
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//objdump_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402f30 <.init>:
  402f30:	stp	x29, x30, [sp, #-16]!
  402f34:	mov	x29, sp
  402f38:	bl	40425c <ferror@plt+0x9bc>
  402f3c:	ldp	x29, x30, [sp], #16
  402f40:	ret

Disassembly of section .plt:

0000000000402f50 <memcpy@plt-0x20>:
  402f50:	stp	x16, x30, [sp, #-16]!
  402f54:	adrp	x16, 464000 <warn@@Base+0x2d468>
  402f58:	ldr	x17, [x16, #4088]
  402f5c:	add	x16, x16, #0xff8
  402f60:	br	x17
  402f64:	nop
  402f68:	nop
  402f6c:	nop

0000000000402f70 <memcpy@plt>:
  402f70:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  402f74:	ldr	x17, [x16]
  402f78:	add	x16, x16, #0x0
  402f7c:	br	x17

0000000000402f80 <memmove@plt>:
  402f80:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  402f84:	ldr	x17, [x16, #8]
  402f88:	add	x16, x16, #0x8
  402f8c:	br	x17

0000000000402f90 <cplus_demangle_print@plt>:
  402f90:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  402f94:	ldr	x17, [x16, #16]
  402f98:	add	x16, x16, #0x10
  402f9c:	br	x17

0000000000402fa0 <mkstemps@plt>:
  402fa0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  402fa4:	ldr	x17, [x16, #24]
  402fa8:	add	x16, x16, #0x18
  402fac:	br	x17

0000000000402fb0 <cplus_demangle_name_to_style@plt>:
  402fb0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  402fb4:	ldr	x17, [x16, #32]
  402fb8:	add	x16, x16, #0x20
  402fbc:	br	x17

0000000000402fc0 <strtoul@plt>:
  402fc0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  402fc4:	ldr	x17, [x16, #40]
  402fc8:	add	x16, x16, #0x28
  402fcc:	br	x17

0000000000402fd0 <strlen@plt>:
  402fd0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  402fd4:	ldr	x17, [x16, #48]
  402fd8:	add	x16, x16, #0x30
  402fdc:	br	x17

0000000000402fe0 <fputs@plt>:
  402fe0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  402fe4:	ldr	x17, [x16, #56]
  402fe8:	add	x16, x16, #0x38
  402fec:	br	x17

0000000000402ff0 <bfd_scan_vma@plt>:
  402ff0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  402ff4:	ldr	x17, [x16, #64]
  402ff8:	add	x16, x16, #0x40
  402ffc:	br	x17

0000000000403000 <exit@plt>:
  403000:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403004:	ldr	x17, [x16, #72]
  403008:	add	x16, x16, #0x48
  40300c:	br	x17

0000000000403010 <ctf_arc_open_by_name@plt>:
  403010:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403014:	ldr	x17, [x16, #80]
  403018:	add	x16, x16, #0x50
  40301c:	br	x17

0000000000403020 <strnlen@plt>:
  403020:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403024:	ldr	x17, [x16, #88]
  403028:	add	x16, x16, #0x58
  40302c:	br	x17

0000000000403030 <strtod@plt>:
  403030:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403034:	ldr	x17, [x16, #96]
  403038:	add	x16, x16, #0x60
  40303c:	br	x17

0000000000403040 <bfd_get_stab_name@plt>:
  403040:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403044:	ldr	x17, [x16, #104]
  403048:	add	x16, x16, #0x68
  40304c:	br	x17

0000000000403050 <ctf_archive_iter@plt>:
  403050:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403054:	ldr	x17, [x16, #112]
  403058:	add	x16, x16, #0x70
  40305c:	br	x17

0000000000403060 <bfd_arch_list@plt>:
  403060:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403064:	ldr	x17, [x16, #120]
  403068:	add	x16, x16, #0x78
  40306c:	br	x17

0000000000403070 <bfd_set_default_target@plt>:
  403070:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403074:	ldr	x17, [x16, #128]
  403078:	add	x16, x16, #0x80
  40307c:	br	x17

0000000000403080 <ctf_errno@plt>:
  403080:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403084:	ldr	x17, [x16, #136]
  403088:	add	x16, x16, #0x88
  40308c:	br	x17

0000000000403090 <ftell@plt>:
  403090:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403094:	ldr	x17, [x16, #144]
  403098:	add	x16, x16, #0x90
  40309c:	br	x17

00000000004030a0 <sprintf@plt>:
  4030a0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  4030a4:	ldr	x17, [x16, #152]
  4030a8:	add	x16, x16, #0x98
  4030ac:	br	x17

00000000004030b0 <putc@plt>:
  4030b0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  4030b4:	ldr	x17, [x16, #160]
  4030b8:	add	x16, x16, #0xa0
  4030bc:	br	x17

00000000004030c0 <fputc@plt>:
  4030c0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  4030c4:	ldr	x17, [x16, #168]
  4030c8:	add	x16, x16, #0xa8
  4030cc:	br	x17

00000000004030d0 <filename_cmp@plt>:
  4030d0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  4030d4:	ldr	x17, [x16, #176]
  4030d8:	add	x16, x16, #0xb0
  4030dc:	br	x17

00000000004030e0 <cplus_demangle_set_style@plt>:
  4030e0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  4030e4:	ldr	x17, [x16, #184]
  4030e8:	add	x16, x16, #0xb8
  4030ec:	br	x17

00000000004030f0 <qsort@plt>:
  4030f0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  4030f4:	ldr	x17, [x16, #192]
  4030f8:	add	x16, x16, #0xc0
  4030fc:	br	x17

0000000000403100 <ctime@plt>:
  403100:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403104:	ldr	x17, [x16, #200]
  403108:	add	x16, x16, #0xc8
  40310c:	br	x17

0000000000403110 <asprintf@plt>:
  403110:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403114:	ldr	x17, [x16, #208]
  403118:	add	x16, x16, #0xd0
  40311c:	br	x17

0000000000403120 <bfd_malloc_and_get_section@plt>:
  403120:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403124:	ldr	x17, [x16, #216]
  403128:	add	x16, x16, #0xd8
  40312c:	br	x17

0000000000403130 <bfd_openr@plt>:
  403130:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403134:	ldr	x17, [x16, #224]
  403138:	add	x16, x16, #0xe0
  40313c:	br	x17

0000000000403140 <lrealpath@plt>:
  403140:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403144:	ldr	x17, [x16, #232]
  403148:	add	x16, x16, #0xe8
  40314c:	br	x17

0000000000403150 <ctf_errmsg@plt>:
  403150:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403154:	ldr	x17, [x16, #240]
  403158:	add	x16, x16, #0xf0
  40315c:	br	x17

0000000000403160 <snprintf@plt>:
  403160:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403164:	ldr	x17, [x16, #248]
  403168:	add	x16, x16, #0xf8
  40316c:	br	x17

0000000000403170 <stpcpy@plt>:
  403170:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403174:	ldr	x17, [x16, #256]
  403178:	add	x16, x16, #0x100
  40317c:	br	x17

0000000000403180 <ctf_dump@plt>:
  403180:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403184:	ldr	x17, [x16, #264]
  403188:	add	x16, x16, #0x108
  40318c:	br	x17

0000000000403190 <bfd_get_section_contents@plt>:
  403190:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403194:	ldr	x17, [x16, #272]
  403198:	add	x16, x16, #0x110
  40319c:	br	x17

00000000004031a0 <bfd_get_mtime@plt>:
  4031a0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  4031a4:	ldr	x17, [x16, #280]
  4031a8:	add	x16, x16, #0x118
  4031ac:	br	x17

00000000004031b0 <fclose@plt>:
  4031b0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  4031b4:	ldr	x17, [x16, #288]
  4031b8:	add	x16, x16, #0x120
  4031bc:	br	x17

00000000004031c0 <fopen@plt>:
  4031c0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  4031c4:	ldr	x17, [x16, #296]
  4031c8:	add	x16, x16, #0x128
  4031cc:	br	x17

00000000004031d0 <malloc@plt>:
  4031d0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  4031d4:	ldr	x17, [x16, #304]
  4031d8:	add	x16, x16, #0x130
  4031dc:	br	x17

00000000004031e0 <open@plt>:
  4031e0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  4031e4:	ldr	x17, [x16, #312]
  4031e8:	add	x16, x16, #0x138
  4031ec:	br	x17

00000000004031f0 <xrealloc@plt>:
  4031f0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  4031f4:	ldr	x17, [x16, #320]
  4031f8:	add	x16, x16, #0x140
  4031fc:	br	x17

0000000000403200 <ctf_bfdopen_ctfsect@plt>:
  403200:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403204:	ldr	x17, [x16, #328]
  403208:	add	x16, x16, #0x148
  40320c:	br	x17

0000000000403210 <concat@plt>:
  403210:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403214:	ldr	x17, [x16, #336]
  403218:	add	x16, x16, #0x150
  40321c:	br	x17

0000000000403220 <strncmp@plt>:
  403220:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403224:	ldr	x17, [x16, #344]
  403228:	add	x16, x16, #0x158
  40322c:	br	x17

0000000000403230 <bindtextdomain@plt>:
  403230:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403234:	ldr	x17, [x16, #352]
  403238:	add	x16, x16, #0x160
  40323c:	br	x17

0000000000403240 <bfd_target_list@plt>:
  403240:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403244:	ldr	x17, [x16, #360]
  403248:	add	x16, x16, #0x168
  40324c:	br	x17

0000000000403250 <__libc_start_main@plt>:
  403250:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403254:	ldr	x17, [x16, #368]
  403258:	add	x16, x16, #0x170
  40325c:	br	x17

0000000000403260 <bfd_get_error@plt>:
  403260:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403264:	ldr	x17, [x16, #376]
  403268:	add	x16, x16, #0x178
  40326c:	br	x17

0000000000403270 <strcat@plt>:
  403270:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403274:	ldr	x17, [x16, #384]
  403278:	add	x16, x16, #0x180
  40327c:	br	x17

0000000000403280 <disassemble_init_for_target@plt>:
  403280:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403284:	ldr	x17, [x16, #392]
  403288:	add	x16, x16, #0x188
  40328c:	br	x17

0000000000403290 <memset@plt>:
  403290:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403294:	ldr	x17, [x16, #400]
  403298:	add	x16, x16, #0x190
  40329c:	br	x17

00000000004032a0 <xmalloc@plt>:
  4032a0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  4032a4:	ldr	x17, [x16, #408]
  4032a8:	add	x16, x16, #0x198
  4032ac:	br	x17

00000000004032b0 <bfd_set_error@plt>:
  4032b0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  4032b4:	ldr	x17, [x16, #416]
  4032b8:	add	x16, x16, #0x1a0
  4032bc:	br	x17

00000000004032c0 <xmalloc_set_program_name@plt>:
  4032c0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  4032c4:	ldr	x17, [x16, #424]
  4032c8:	add	x16, x16, #0x1a8
  4032cc:	br	x17

00000000004032d0 <xstrdup@plt>:
  4032d0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  4032d4:	ldr	x17, [x16, #432]
  4032d8:	add	x16, x16, #0x1b0
  4032dc:	br	x17

00000000004032e0 <bfd_get_section_by_name@plt>:
  4032e0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  4032e4:	ldr	x17, [x16, #440]
  4032e8:	add	x16, x16, #0x1b8
  4032ec:	br	x17

00000000004032f0 <calloc@plt>:
  4032f0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  4032f4:	ldr	x17, [x16, #448]
  4032f8:	add	x16, x16, #0x1c0
  4032fc:	br	x17

0000000000403300 <bfd_get_arch_size@plt>:
  403300:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403304:	ldr	x17, [x16, #456]
  403308:	add	x16, x16, #0x1c8
  40330c:	br	x17

0000000000403310 <bfd_init@plt>:
  403310:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403314:	ldr	x17, [x16, #464]
  403318:	add	x16, x16, #0x1d0
  40331c:	br	x17

0000000000403320 <bfd_get_full_section_contents@plt>:
  403320:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403324:	ldr	x17, [x16, #472]
  403328:	add	x16, x16, #0x1d8
  40332c:	br	x17

0000000000403330 <lbasename@plt>:
  403330:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403334:	ldr	x17, [x16, #480]
  403338:	add	x16, x16, #0x1e0
  40333c:	br	x17

0000000000403340 <getpagesize@plt>:
  403340:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403344:	ldr	x17, [x16, #488]
  403348:	add	x16, x16, #0x1e8
  40334c:	br	x17

0000000000403350 <disassembler_usage@plt>:
  403350:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403354:	ldr	x17, [x16, #496]
  403358:	add	x16, x16, #0x1f0
  40335c:	br	x17

0000000000403360 <getc@plt>:
  403360:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403364:	ldr	x17, [x16, #504]
  403368:	add	x16, x16, #0x1f8
  40336c:	br	x17

0000000000403370 <strdup@plt>:
  403370:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403374:	ldr	x17, [x16, #512]
  403378:	add	x16, x16, #0x200
  40337c:	br	x17

0000000000403380 <strerror@plt>:
  403380:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403384:	ldr	x17, [x16, #520]
  403388:	add	x16, x16, #0x208
  40338c:	br	x17

0000000000403390 <close@plt>:
  403390:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403394:	ldr	x17, [x16, #528]
  403398:	add	x16, x16, #0x210
  40339c:	br	x17

00000000004033a0 <strrchr@plt>:
  4033a0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  4033a4:	ldr	x17, [x16, #536]
  4033a8:	add	x16, x16, #0x218
  4033ac:	br	x17

00000000004033b0 <__gmon_start__@plt>:
  4033b0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  4033b4:	ldr	x17, [x16, #544]
  4033b8:	add	x16, x16, #0x220
  4033bc:	br	x17

00000000004033c0 <bfd_set_format@plt>:
  4033c0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  4033c4:	ldr	x17, [x16, #552]
  4033c8:	add	x16, x16, #0x228
  4033cc:	br	x17

00000000004033d0 <mkdtemp@plt>:
  4033d0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  4033d4:	ldr	x17, [x16, #560]
  4033d8:	add	x16, x16, #0x230
  4033dc:	br	x17

00000000004033e0 <bfd_octets_per_byte@plt>:
  4033e0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  4033e4:	ldr	x17, [x16, #568]
  4033e8:	add	x16, x16, #0x238
  4033ec:	br	x17

00000000004033f0 <fseek@plt>:
  4033f0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  4033f4:	ldr	x17, [x16, #576]
  4033f8:	add	x16, x16, #0x240
  4033fc:	br	x17

0000000000403400 <abort@plt>:
  403400:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403404:	ldr	x17, [x16, #584]
  403408:	add	x16, x16, #0x248
  40340c:	br	x17

0000000000403410 <cplus_demangle_init_info@plt>:
  403410:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403414:	ldr	x17, [x16, #592]
  403418:	add	x16, x16, #0x250
  40341c:	br	x17

0000000000403420 <access@plt>:
  403420:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403424:	ldr	x17, [x16, #600]
  403428:	add	x16, x16, #0x258
  40342c:	br	x17

0000000000403430 <bfd_close_all_done@plt>:
  403430:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403434:	ldr	x17, [x16, #608]
  403438:	add	x16, x16, #0x260
  40343c:	br	x17

0000000000403440 <bfd_get_file_size@plt>:
  403440:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403444:	ldr	x17, [x16, #616]
  403448:	add	x16, x16, #0x268
  40344c:	br	x17

0000000000403450 <puts@plt>:
  403450:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403454:	ldr	x17, [x16, #624]
  403458:	add	x16, x16, #0x270
  40345c:	br	x17

0000000000403460 <bfd_get_arch@plt>:
  403460:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403464:	ldr	x17, [x16, #632]
  403468:	add	x16, x16, #0x278
  40346c:	br	x17

0000000000403470 <textdomain@plt>:
  403470:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403474:	ldr	x17, [x16, #640]
  403478:	add	x16, x16, #0x280
  40347c:	br	x17

0000000000403480 <bfd_cache_section_contents@plt>:
  403480:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403484:	ldr	x17, [x16, #648]
  403488:	add	x16, x16, #0x288
  40348c:	br	x17

0000000000403490 <getopt_long@plt>:
  403490:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403494:	ldr	x17, [x16, #656]
  403498:	add	x16, x16, #0x290
  40349c:	br	x17

00000000004034a0 <strcmp@plt>:
  4034a0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  4034a4:	ldr	x17, [x16, #664]
  4034a8:	add	x16, x16, #0x298
  4034ac:	br	x17

00000000004034b0 <bfd_printable_arch_mach@plt>:
  4034b0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  4034b4:	ldr	x17, [x16, #672]
  4034b8:	add	x16, x16, #0x2a0
  4034bc:	br	x17

00000000004034c0 <bfd_coff_get_auxent@plt>:
  4034c0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  4034c4:	ldr	x17, [x16, #680]
  4034c8:	add	x16, x16, #0x2a8
  4034cc:	br	x17

00000000004034d0 <mmap@plt>:
  4034d0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  4034d4:	ldr	x17, [x16, #688]
  4034d8:	add	x16, x16, #0x2b0
  4034dc:	br	x17

00000000004034e0 <strtol@plt>:
  4034e0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  4034e4:	ldr	x17, [x16, #696]
  4034e8:	add	x16, x16, #0x2b8
  4034ec:	br	x17

00000000004034f0 <fread@plt>:
  4034f0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  4034f4:	ldr	x17, [x16, #704]
  4034f8:	add	x16, x16, #0x2c0
  4034fc:	br	x17

0000000000403500 <bfd_iterate_over_targets@plt>:
  403500:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403504:	ldr	x17, [x16, #712]
  403508:	add	x16, x16, #0x2c8
  40350c:	br	x17

0000000000403510 <free@plt>:
  403510:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403514:	ldr	x17, [x16, #720]
  403518:	add	x16, x16, #0x2d0
  40351c:	br	x17

0000000000403520 <disassembler@plt>:
  403520:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403524:	ldr	x17, [x16, #728]
  403528:	add	x16, x16, #0x2d8
  40352c:	br	x17

0000000000403530 <bfd_get_mach@plt>:
  403530:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403534:	ldr	x17, [x16, #736]
  403538:	add	x16, x16, #0x2e0
  40353c:	br	x17

0000000000403540 <ctf_file_close@plt>:
  403540:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403544:	ldr	x17, [x16, #744]
  403548:	add	x16, x16, #0x2e8
  40354c:	br	x17

0000000000403550 <strspn@plt>:
  403550:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403554:	ldr	x17, [x16, #752]
  403558:	add	x16, x16, #0x2f0
  40355c:	br	x17

0000000000403560 <strchr@plt>:
  403560:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403564:	ldr	x17, [x16, #760]
  403568:	add	x16, x16, #0x2f8
  40356c:	br	x17

0000000000403570 <bfd_openw@plt>:
  403570:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403574:	ldr	x17, [x16, #768]
  403578:	add	x16, x16, #0x300
  40357c:	br	x17

0000000000403580 <bfd_coff_get_syment@plt>:
  403580:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403584:	ldr	x17, [x16, #776]
  403588:	add	x16, x16, #0x308
  40358c:	br	x17

0000000000403590 <cplus_demangle@plt>:
  403590:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403594:	ldr	x17, [x16, #784]
  403598:	add	x16, x16, #0x310
  40359c:	br	x17

00000000004035a0 <cplus_demangle_type@plt>:
  4035a0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  4035a4:	ldr	x17, [x16, #792]
  4035a8:	add	x16, x16, #0x318
  4035ac:	br	x17

00000000004035b0 <fwrite@plt>:
  4035b0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  4035b4:	ldr	x17, [x16, #800]
  4035b8:	add	x16, x16, #0x320
  4035bc:	br	x17

00000000004035c0 <bfd_set_error_program_name@plt>:
  4035c0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  4035c4:	ldr	x17, [x16, #808]
  4035c8:	add	x16, x16, #0x328
  4035cc:	br	x17

00000000004035d0 <dcngettext@plt>:
  4035d0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  4035d4:	ldr	x17, [x16, #816]
  4035d8:	add	x16, x16, #0x330
  4035dc:	br	x17

00000000004035e0 <bfd_demangle@plt>:
  4035e0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  4035e4:	ldr	x17, [x16, #824]
  4035e8:	add	x16, x16, #0x338
  4035ec:	br	x17

00000000004035f0 <fflush@plt>:
  4035f0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  4035f4:	ldr	x17, [x16, #832]
  4035f8:	add	x16, x16, #0x340
  4035fc:	br	x17

0000000000403600 <cplus_demangle_mangled_name@plt>:
  403600:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403604:	ldr	x17, [x16, #840]
  403608:	add	x16, x16, #0x348
  40360c:	br	x17

0000000000403610 <bfd_scan_arch@plt>:
  403610:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403614:	ldr	x17, [x16, #848]
  403618:	add	x16, x16, #0x350
  40361c:	br	x17

0000000000403620 <strcpy@plt>:
  403620:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403624:	ldr	x17, [x16, #856]
  403628:	add	x16, x16, #0x358
  40362c:	br	x17

0000000000403630 <bfd_simple_get_relocated_section_contents@plt>:
  403630:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403634:	ldr	x17, [x16, #864]
  403638:	add	x16, x16, #0x360
  40363c:	br	x17

0000000000403640 <ctf_close@plt>:
  403640:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403644:	ldr	x17, [x16, #872]
  403648:	add	x16, x16, #0x368
  40364c:	br	x17

0000000000403650 <read@plt>:
  403650:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403654:	ldr	x17, [x16, #880]
  403658:	add	x16, x16, #0x370
  40365c:	br	x17

0000000000403660 <mkstemp@plt>:
  403660:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403664:	ldr	x17, [x16, #888]
  403668:	add	x16, x16, #0x378
  40366c:	br	x17

0000000000403670 <xexit@plt>:
  403670:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403674:	ldr	x17, [x16, #896]
  403678:	add	x16, x16, #0x380
  40367c:	br	x17

0000000000403680 <bfd_close@plt>:
  403680:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403684:	ldr	x17, [x16, #904]
  403688:	add	x16, x16, #0x388
  40368c:	br	x17

0000000000403690 <disassemble_free_target@plt>:
  403690:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403694:	ldr	x17, [x16, #912]
  403698:	add	x16, x16, #0x390
  40369c:	br	x17

00000000004036a0 <bfd_sprintf_vma@plt>:
  4036a0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  4036a4:	ldr	x17, [x16, #920]
  4036a8:	add	x16, x16, #0x398
  4036ac:	br	x17

00000000004036b0 <bfd_check_format_matches@plt>:
  4036b0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  4036b4:	ldr	x17, [x16, #928]
  4036b8:	add	x16, x16, #0x3a0
  4036bc:	br	x17

00000000004036c0 <__fxstat@plt>:
  4036c0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  4036c4:	ldr	x17, [x16, #936]
  4036c8:	add	x16, x16, #0x3a8
  4036cc:	br	x17

00000000004036d0 <strstr@plt>:
  4036d0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  4036d4:	ldr	x17, [x16, #944]
  4036d8:	add	x16, x16, #0x3b0
  4036dc:	br	x17

00000000004036e0 <bfd_errmsg@plt>:
  4036e0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  4036e4:	ldr	x17, [x16, #952]
  4036e8:	add	x16, x16, #0x3b8
  4036ec:	br	x17

00000000004036f0 <bfd_canonicalize_reloc@plt>:
  4036f0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  4036f4:	ldr	x17, [x16, #960]
  4036f8:	add	x16, x16, #0x3c0
  4036fc:	br	x17

0000000000403700 <dcgettext@plt>:
  403700:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403704:	ldr	x17, [x16, #968]
  403708:	add	x16, x16, #0x3c8
  40370c:	br	x17

0000000000403710 <vsnprintf@plt>:
  403710:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403714:	ldr	x17, [x16, #976]
  403718:	add	x16, x16, #0x3d0
  40371c:	br	x17

0000000000403720 <remove_whitespace_and_extra_commas@plt>:
  403720:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403724:	ldr	x17, [x16, #984]
  403728:	add	x16, x16, #0x3d8
  40372c:	br	x17

0000000000403730 <strncpy@plt>:
  403730:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403734:	ldr	x17, [x16, #992]
  403738:	add	x16, x16, #0x3e0
  40373c:	br	x17

0000000000403740 <bfd_check_format@plt>:
  403740:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403744:	ldr	x17, [x16, #1000]
  403748:	add	x16, x16, #0x3e8
  40374c:	br	x17

0000000000403750 <bfd_openr_next_archived_file@plt>:
  403750:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403754:	ldr	x17, [x16, #1008]
  403758:	add	x16, x16, #0x3f0
  40375c:	br	x17

0000000000403760 <bfd_fprintf_vma@plt>:
  403760:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403764:	ldr	x17, [x16, #1016]
  403768:	add	x16, x16, #0x3f8
  40376c:	br	x17

0000000000403770 <strcspn@plt>:
  403770:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403774:	ldr	x17, [x16, #1024]
  403778:	add	x16, x16, #0x400
  40377c:	br	x17

0000000000403780 <bfd_get_reloc_upper_bound@plt>:
  403780:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403784:	ldr	x17, [x16, #1032]
  403788:	add	x16, x16, #0x408
  40378c:	br	x17

0000000000403790 <vfprintf@plt>:
  403790:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403794:	ldr	x17, [x16, #1040]
  403798:	add	x16, x16, #0x410
  40379c:	br	x17

00000000004037a0 <printf@plt>:
  4037a0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  4037a4:	ldr	x17, [x16, #1048]
  4037a8:	add	x16, x16, #0x418
  4037ac:	br	x17

00000000004037b0 <bfd_map_over_sections@plt>:
  4037b0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  4037b4:	ldr	x17, [x16, #1056]
  4037b8:	add	x16, x16, #0x420
  4037bc:	br	x17

00000000004037c0 <__assert_fail@plt>:
  4037c0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  4037c4:	ldr	x17, [x16, #1064]
  4037c8:	add	x16, x16, #0x428
  4037cc:	br	x17

00000000004037d0 <__errno_location@plt>:
  4037d0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  4037d4:	ldr	x17, [x16, #1072]
  4037d8:	add	x16, x16, #0x430
  4037dc:	br	x17

00000000004037e0 <iterative_hash@plt>:
  4037e0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  4037e4:	ldr	x17, [x16, #1080]
  4037e8:	add	x16, x16, #0x438
  4037ec:	br	x17

00000000004037f0 <getenv@plt>:
  4037f0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  4037f4:	ldr	x17, [x16, #1088]
  4037f8:	add	x16, x16, #0x440
  4037fc:	br	x17

0000000000403800 <putchar@plt>:
  403800:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403804:	ldr	x17, [x16, #1096]
  403808:	add	x16, x16, #0x448
  40380c:	br	x17

0000000000403810 <__xstat@plt>:
  403810:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403814:	ldr	x17, [x16, #1104]
  403818:	add	x16, x16, #0x450
  40381c:	br	x17

0000000000403820 <bfd_is_local_label@plt>:
  403820:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403824:	ldr	x17, [x16, #1112]
  403828:	add	x16, x16, #0x458
  40382c:	br	x17

0000000000403830 <init_disassemble_info@plt>:
  403830:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403834:	ldr	x17, [x16, #1120]
  403838:	add	x16, x16, #0x460
  40383c:	br	x17

0000000000403840 <xcalloc@plt>:
  403840:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403844:	ldr	x17, [x16, #1128]
  403848:	add	x16, x16, #0x468
  40384c:	br	x17

0000000000403850 <unlink@plt>:
  403850:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403854:	ldr	x17, [x16, #1136]
  403858:	add	x16, x16, #0x470
  40385c:	br	x17

0000000000403860 <ctf_import@plt>:
  403860:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403864:	ldr	x17, [x16, #1144]
  403868:	add	x16, x16, #0x478
  40386c:	br	x17

0000000000403870 <bfd_arch_bits_per_address@plt>:
  403870:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403874:	ldr	x17, [x16, #1152]
  403878:	add	x16, x16, #0x480
  40387c:	br	x17

0000000000403880 <fprintf@plt>:
  403880:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403884:	ldr	x17, [x16, #1160]
  403888:	add	x16, x16, #0x488
  40388c:	br	x17

0000000000403890 <setlocale@plt>:
  403890:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  403894:	ldr	x17, [x16, #1168]
  403898:	add	x16, x16, #0x490
  40389c:	br	x17

00000000004038a0 <ferror@plt>:
  4038a0:	adrp	x16, 465000 <memcpy@GLIBC_2.17>
  4038a4:	ldr	x17, [x16, #1176]
  4038a8:	add	x16, x16, #0x498
  4038ac:	br	x17

Disassembly of section .text:

00000000004038b0 <error@@Base-0x32d10>:
  4038b0:	stp	x29, x30, [sp, #-128]!
  4038b4:	mov	x29, sp
  4038b8:	stp	x19, x20, [sp, #16]
  4038bc:	adrp	x19, 442000 <warn@@Base+0xb468>
  4038c0:	add	x19, x19, #0x270
  4038c4:	stp	x21, x22, [sp, #32]
  4038c8:	stp	x23, x24, [sp, #48]
  4038cc:	stp	x25, x26, [sp, #64]
  4038d0:	str	x27, [sp, #80]
  4038d4:	str	x1, [sp, #96]
  4038d8:	mov	x1, x19
  4038dc:	str	w0, [sp, #108]
  4038e0:	mov	w0, #0x5                   	// #5
  4038e4:	bl	403890 <setlocale@plt>
  4038e8:	mov	x1, x19
  4038ec:	mov	w0, #0x0                   	// #0
  4038f0:	bl	403890 <setlocale@plt>
  4038f4:	adrp	x19, 43c000 <warn@@Base+0x5468>
  4038f8:	adrp	x1, 43c000 <warn@@Base+0x5468>
  4038fc:	add	x1, x1, #0x968
  403900:	add	x19, x19, #0x980
  403904:	mov	x0, x19
  403908:	bl	403230 <bindtextdomain@plt>
  40390c:	mov	x0, x19
  403910:	bl	403470 <textdomain@plt>
  403914:	ldr	x0, [sp, #96]
  403918:	adrp	x19, 46a000 <_bfd_std_section+0x3120>
  40391c:	ldr	x0, [x0]
  403920:	str	x0, [x19, #688]
  403924:	bl	4032c0 <xmalloc_set_program_name@plt>
  403928:	ldr	x0, [x19, #688]
  40392c:	bl	4035c0 <bfd_set_error_program_name@plt>
  403930:	add	x1, sp, #0x60
  403934:	add	x0, sp, #0x6c
  403938:	bl	437e28 <warn@@Base+0x1290>
  40393c:	bl	403310 <bfd_init@plt>
  403940:	cmp	w0, #0x118
  403944:	b.ne	4041e4 <ferror@plt+0x944>  // b.any
  403948:	adrp	x19, 465000 <memcpy@GLIBC_2.17>
  40394c:	adrp	x22, 43c000 <warn@@Base+0x5468>
  403950:	adrp	x21, 43c000 <warn@@Base+0x5468>
  403954:	adrp	x20, 467000 <_bfd_std_section+0x120>
  403958:	add	x19, x19, #0x4b0
  40395c:	add	x22, x22, #0xb90
  403960:	add	x21, x21, #0xf20
  403964:	add	x20, x20, #0x348
  403968:	mov	w23, #0x0                   	// #0
  40396c:	mov	x24, #0x0                   	// #0
  403970:	bl	435868 <ferror@plt+0x31fc8>
  403974:	ldr	w0, [sp, #108]
  403978:	add	x3, x19, #0x18
  40397c:	ldr	x1, [sp, #96]
  403980:	mov	x2, x22
  403984:	mov	x4, #0x0                   	// #0
  403988:	bl	403490 <getopt_long@plt>
  40398c:	cmn	w0, #0x1
  403990:	b.eq	403a18 <ferror@plt+0x178>  // b.none
  403994:	cmp	w0, #0xa7
  403998:	b.hi	40419c <ferror@plt+0x8fc>  // b.pmore
  40399c:	ldrh	w0, [x21, w0, uxtw #1]
  4039a0:	adr	x1, 4039ac <ferror@plt+0x10c>
  4039a4:	add	x0, x1, w0, sxth #2
  4039a8:	br	x0
  4039ac:	adrp	x0, 466000 <_sch_istable+0x1478>
  4039b0:	mov	w26, #0x1                   	// #1
  4039b4:	str	w26, [x20, #320]
  4039b8:	ldr	x25, [x0, #3784]
  4039bc:	str	wzr, [x20, #408]
  4039c0:	str	wzr, [x20, #412]
  4039c4:	cbz	x25, 403974 <ferror@plt+0xd4>
  4039c8:	adrp	x1, 43c000 <warn@@Base+0x5468>
  4039cc:	mov	x0, x25
  4039d0:	add	x1, x1, #0xaf0
  4039d4:	bl	4034a0 <strcmp@plt>
  4039d8:	cbnz	w0, 4040e8 <ferror@plt+0x848>
  4039dc:	str	w26, [x20, #408]
  4039e0:	b	403974 <ferror@plt+0xd4>
  4039e4:	adrp	x0, 466000 <_sch_istable+0x1478>
  4039e8:	ldr	x0, [x0, #3784]
  4039ec:	bl	4032d0 <xstrdup@plt>
  4039f0:	str	x0, [x20, #296]
  4039f4:	ldr	w0, [sp, #108]
  4039f8:	add	x3, x19, #0x18
  4039fc:	ldr	x1, [sp, #96]
  403a00:	mov	x2, x22
  403a04:	mov	x4, #0x0                   	// #0
  403a08:	bl	403490 <getopt_long@plt>
  403a0c:	cmn	w0, #0x1
  403a10:	b.ne	403994 <ferror@plt+0xf4>  // b.any
  403a14:	nop
  403a18:	adrp	x21, 467000 <_bfd_std_section+0x120>
  403a1c:	add	x21, x21, #0x348
  403a20:	ldr	w0, [x21, #424]
  403a24:	cbnz	w0, 404118 <ferror@plt+0x878>
  403a28:	cbz	w23, 4041fc <ferror@plt+0x95c>
  403a2c:	ldr	w0, [x21, #420]
  403a30:	cbnz	w0, 404128 <ferror@plt+0x888>
  403a34:	adrp	x19, 466000 <_sch_istable+0x1478>
  403a38:	ldr	w1, [sp, #108]
  403a3c:	ldr	w0, [x19, #3792]
  403a40:	cmp	w0, w1
  403a44:	b.eq	404154 <ferror@plt+0x8b4>  // b.none
  403a48:	add	x19, x19, #0xed0
  403a4c:	b.ge	403a84 <ferror@plt+0x1e4>  // b.tcont
  403a50:	ldr	x3, [sp, #96]
  403a54:	sub	w1, w1, #0x1
  403a58:	cmp	w1, w0
  403a5c:	mov	x1, x24
  403a60:	cset	w2, eq  // eq = none
  403a64:	ldr	x0, [x3, w0, sxtw #3]
  403a68:	bl	407ef0 <ferror@plt+0x4650>
  403a6c:	ldr	w0, [x19]
  403a70:	ldr	w1, [sp, #108]
  403a74:	add	w0, w0, #0x1
  403a78:	str	w0, [x19]
  403a7c:	cmp	w0, w1
  403a80:	b.lt	403a50 <ferror@plt+0x1b0>  // b.tstop
  403a84:	ldr	x19, [x21, #152]
  403a88:	mov	x0, x19
  403a8c:	cbz	x19, 403afc <ferror@plt+0x25c>
  403a90:	ldr	w1, [x0, #8]
  403a94:	cbnz	w1, 403aa4 <ferror@plt+0x204>
  403a98:	ldr	x0, [x0, #16]
  403a9c:	cbnz	x0, 403a90 <ferror@plt+0x1f0>
  403aa0:	mov	w23, #0x0                   	// #0
  403aa4:	adrp	x22, 43c000 <warn@@Base+0x5468>
  403aa8:	mov	w24, #0x1                   	// #1
  403aac:	add	x22, x22, #0xbd0
  403ab0:	cbz	w23, 403ad0 <ferror@plt+0x230>
  403ab4:	nop
  403ab8:	ldr	x20, [x19, #16]
  403abc:	mov	x0, x19
  403ac0:	bl	403510 <free@plt>
  403ac4:	cbz	x20, 403afc <ferror@plt+0x25c>
  403ac8:	mov	x19, x20
  403acc:	cbnz	w23, 403ab8 <ferror@plt+0x218>
  403ad0:	mov	x1, x22
  403ad4:	mov	w2, #0x5                   	// #5
  403ad8:	mov	x0, #0x0                   	// #0
  403adc:	bl	403700 <dcgettext@plt>
  403ae0:	ldr	x1, [x19]
  403ae4:	bl	4357f0 <ferror@plt+0x31f50>
  403ae8:	str	w24, [x21, #16]
  403aec:	ldr	x20, [x19, #16]
  403af0:	mov	x0, x19
  403af4:	bl	403510 <free@plt>
  403af8:	cbnz	x20, 403ac8 <ferror@plt+0x228>
  403afc:	ldr	x0, [x21, #288]
  403b00:	bl	403510 <free@plt>
  403b04:	ldr	x0, [x21, #296]
  403b08:	bl	403510 <free@plt>
  403b0c:	ldr	x0, [x21, #400]
  403b10:	bl	403510 <free@plt>
  403b14:	ldr	w0, [x21, #16]
  403b18:	ldp	x19, x20, [sp, #16]
  403b1c:	ldp	x21, x22, [sp, #32]
  403b20:	ldp	x23, x24, [sp, #48]
  403b24:	ldp	x25, x26, [sp, #64]
  403b28:	ldr	x27, [sp, #80]
  403b2c:	ldp	x29, x30, [sp], #128
  403b30:	ret
  403b34:	adrp	x1, 466000 <_sch_istable+0x1478>
  403b38:	mov	w0, #0x1                   	// #1
  403b3c:	mov	w23, w0
  403b40:	str	w0, [x20, #284]
  403b44:	ldr	x0, [x1, #3784]
  403b48:	bl	4032d0 <xstrdup@plt>
  403b4c:	str	x0, [x20, #288]
  403b50:	b	403974 <ferror@plt+0xd4>
  403b54:	adrp	x0, 466000 <_sch_istable+0x1478>
  403b58:	mov	w23, #0x1                   	// #1
  403b5c:	str	w23, [x20, #256]
  403b60:	ldr	x0, [x0, #3784]
  403b64:	str	w23, [x20, #344]
  403b68:	cbz	x0, 404134 <ferror@plt+0x894>
  403b6c:	bl	405330 <ferror@plt+0x1a90>
  403b70:	bl	4032d0 <xstrdup@plt>
  403b74:	str	x0, [x20, #400]
  403b78:	b	403974 <ferror@plt+0xd4>
  403b7c:	mov	w0, #0x1                   	// #1
  403b80:	str	w0, [x20, #372]
  403b84:	b	403974 <ferror@plt+0xd4>
  403b88:	ldr	w0, [x19, #4]
  403b8c:	orr	w0, w0, #0x40000
  403b90:	str	w0, [x19, #4]
  403b94:	b	403974 <ferror@plt+0xd4>
  403b98:	ldr	w0, [x19, #4]
  403b9c:	and	w0, w0, #0xfffbffff
  403ba0:	str	w0, [x19, #4]
  403ba4:	b	403974 <ferror@plt+0xd4>
  403ba8:	adrp	x0, 466000 <_sch_istable+0x1478>
  403bac:	add	x1, sp, #0x78
  403bb0:	mov	w2, #0x0                   	// #0
  403bb4:	ldr	x0, [x0, #3784]
  403bb8:	bl	402fc0 <strtoul@plt>
  403bbc:	adrp	x1, 46a000 <_bfd_std_section+0x3120>
  403bc0:	mov	w2, #0x1                   	// #1
  403bc4:	str	w2, [x20, #228]
  403bc8:	str	x0, [x1, #680]
  403bcc:	b	403974 <ferror@plt+0xd4>
  403bd0:	adrp	x0, 468000 <_bfd_std_section+0x1120>
  403bd4:	mov	w1, #0x1                   	// #1
  403bd8:	str	w1, [x0, #128]
  403bdc:	b	403974 <ferror@plt+0xd4>
  403be0:	adrp	x0, 466000 <_sch_istable+0x1478>
  403be4:	add	x1, sp, #0x78
  403be8:	mov	w2, #0x0                   	// #0
  403bec:	ldr	x0, [x0, #3784]
  403bf0:	bl	402fc0 <strtoul@plt>
  403bf4:	adrp	x1, 465000 <memcpy@GLIBC_2.17>
  403bf8:	str	w0, [x1, #3048]
  403bfc:	b	403974 <ferror@plt+0xd4>
  403c00:	adrp	x0, 466000 <_sch_istable+0x1478>
  403c04:	adrp	x1, 43c000 <warn@@Base+0x5468>
  403c08:	add	x1, x1, #0x9e0
  403c0c:	ldr	x0, [x0, #3784]
  403c10:	bl	435fb0 <ferror@plt+0x32710>
  403c14:	str	x0, [x20, #144]
  403c18:	b	403974 <ferror@plt+0xd4>
  403c1c:	adrp	x0, 466000 <_sch_istable+0x1478>
  403c20:	mov	w2, #0x0                   	// #0
  403c24:	mov	x1, #0x0                   	// #0
  403c28:	ldr	x0, [x0, #3784]
  403c2c:	bl	402fc0 <strtoul@plt>
  403c30:	str	w0, [x20, #336]
  403c34:	cmp	w0, #0x0
  403c38:	b.gt	403974 <ferror@plt+0xd4>
  403c3c:	adrp	x1, 43c000 <warn@@Base+0x5468>
  403c40:	add	x1, x1, #0xac0
  403c44:	mov	w2, #0x5                   	// #5
  403c48:	mov	x0, #0x0                   	// #0
  403c4c:	bl	403700 <dcgettext@plt>
  403c50:	bl	435778 <ferror@plt+0x31ed8>
  403c54:	adrp	x0, 466000 <_sch_istable+0x1478>
  403c58:	mov	w2, #0xa                   	// #10
  403c5c:	mov	x1, #0x0                   	// #0
  403c60:	ldr	x0, [x0, #3784]
  403c64:	bl	4034e0 <strtol@plt>
  403c68:	str	w0, [x20, #368]
  403c6c:	tbz	w0, #31, 403974 <ferror@plt+0xd4>
  403c70:	adrp	x1, 43c000 <warn@@Base+0x5468>
  403c74:	add	x1, x1, #0xa90
  403c78:	mov	w2, #0x5                   	// #5
  403c7c:	mov	x0, #0x0                   	// #0
  403c80:	bl	403700 <dcgettext@plt>
  403c84:	bl	435778 <ferror@plt+0x31ed8>
  403c88:	adrp	x0, 466000 <_sch_istable+0x1478>
  403c8c:	ldr	x25, [x0, #3784]
  403c90:	str	x25, [x20, #352]
  403c94:	mov	x0, x25
  403c98:	bl	402fd0 <strlen@plt>
  403c9c:	str	x0, [x20, #360]
  403ca0:	sub	x0, x0, #0x1
  403ca4:	ldrb	w1, [x25, x0]
  403ca8:	cmp	w1, #0x2f
  403cac:	b.ne	403974 <ferror@plt+0xd4>  // b.any
  403cb0:	mov	x2, x0
  403cb4:	sub	x0, x0, #0x1
  403cb8:	ldrb	w1, [x25, x0]
  403cbc:	cmp	w1, #0x2f
  403cc0:	b.eq	403cb0 <ferror@plt+0x410>  // b.none
  403cc4:	str	x2, [x20, #360]
  403cc8:	b	403974 <ferror@plt+0xd4>
  403ccc:	adrp	x0, 466000 <_sch_istable+0x1478>
  403cd0:	mov	w23, #0x1                   	// #1
  403cd4:	str	w23, [x20, #272]
  403cd8:	ldr	x0, [x0, #3784]
  403cdc:	cbz	x0, 404084 <ferror@plt+0x7e4>
  403ce0:	bl	4254f0 <ferror@plt+0x21c50>
  403ce4:	b	403974 <ferror@plt+0xd4>
  403ce8:	adrp	x0, 466000 <_sch_istable+0x1478>
  403cec:	adrp	x1, 43c000 <warn@@Base+0x5468>
  403cf0:	add	x1, x1, #0xa40
  403cf4:	ldr	x0, [x0, #3784]
  403cf8:	bl	435fb0 <ferror@plt+0x32710>
  403cfc:	str	x0, [x19, #16]
  403d00:	ldr	x1, [x19, #8]
  403d04:	cmp	x0, x1
  403d08:	ccmn	x1, #0x1, #0x4, ls  // ls = plast
  403d0c:	b.eq	403974 <ferror@plt+0xd4>  // b.none
  403d10:	adrp	x1, 43c000 <warn@@Base+0x5468>
  403d14:	add	x1, x1, #0xa50
  403d18:	mov	w2, #0x5                   	// #5
  403d1c:	mov	x0, #0x0                   	// #0
  403d20:	bl	403700 <dcgettext@plt>
  403d24:	bl	435778 <ferror@plt+0x31ed8>
  403d28:	adrp	x0, 466000 <_sch_istable+0x1478>
  403d2c:	add	x27, x0, #0xec8
  403d30:	ldr	x26, [x0, #3784]
  403d34:	mov	x0, x26
  403d38:	bl	402fd0 <strlen@plt>
  403d3c:	mov	x25, x0
  403d40:	adrp	x1, 43c000 <warn@@Base+0x5468>
  403d44:	mov	x0, x26
  403d48:	mov	x2, x25
  403d4c:	add	x1, x1, #0xb58
  403d50:	bl	403220 <strncmp@plt>
  403d54:	cbnz	w0, 40409c <ferror@plt+0x7fc>
  403d58:	str	wzr, [x19]
  403d5c:	b	403974 <ferror@plt+0xd4>
  403d60:	mov	w0, #0x1                   	// #1
  403d64:	str	w0, [x20, #340]
  403d68:	b	403974 <ferror@plt+0xd4>
  403d6c:	adrp	x0, 466000 <_sch_istable+0x1478>
  403d70:	adrp	x1, 43c000 <warn@@Base+0x5468>
  403d74:	add	x1, x1, #0x9f0
  403d78:	ldr	x0, [x0, #3784]
  403d7c:	bl	435fb0 <ferror@plt+0x32710>
  403d80:	str	x0, [x19, #8]
  403d84:	ldr	x1, [x19, #16]
  403d88:	cmp	x0, x1
  403d8c:	ccmn	x1, #0x1, #0x4, cs  // cs = hs, nlast
  403d90:	b.eq	403974 <ferror@plt+0xd4>  // b.none
  403d94:	adrp	x1, 43c000 <warn@@Base+0x5468>
  403d98:	add	x1, x1, #0xa00
  403d9c:	mov	w2, #0x5                   	// #5
  403da0:	mov	x0, #0x0                   	// #0
  403da4:	bl	403700 <dcgettext@plt>
  403da8:	bl	435778 <ferror@plt+0x31ed8>
  403dac:	mov	w0, #0x1                   	// #1
  403db0:	mov	w23, w0
  403db4:	stp	w0, w0, [x20, #232]
  403db8:	str	w0, [x20, #240]
  403dbc:	str	w0, [x20, #264]
  403dc0:	str	w0, [x20, #268]
  403dc4:	str	w0, [x20, #276]
  403dc8:	b	403974 <ferror@plt+0xd4>
  403dcc:	adrp	x1, 46a000 <_bfd_std_section+0x3120>
  403dd0:	mov	w0, #0x1                   	// #1
  403dd4:	str	w0, [x20, #180]
  403dd8:	str	w0, [x1, #632]
  403ddc:	b	403974 <ferror@plt+0xd4>
  403de0:	mov	w0, #0x1                   	// #1
  403de4:	mov	w23, w0
  403de8:	str	w0, [x20, #264]
  403dec:	b	403974 <ferror@plt+0xd4>
  403df0:	mov	w0, #0x1                   	// #1
  403df4:	mov	w23, w0
  403df8:	str	w0, [x20, #308]
  403dfc:	b	403974 <ferror@plt+0xd4>
  403e00:	mov	w0, #0x1                   	// #1
  403e04:	mov	w23, w0
  403e08:	str	w0, [x20, #268]
  403e0c:	b	403974 <ferror@plt+0xd4>
  403e10:	mov	w0, #0x1                   	// #1
  403e14:	mov	w23, w0
  403e18:	str	w0, [x20, #240]
  403e1c:	b	403974 <ferror@plt+0xd4>
  403e20:	adrp	x0, 466000 <_sch_istable+0x1478>
  403e24:	ldr	x0, [x0, #3784]
  403e28:	str	x0, [x20, #112]
  403e2c:	b	403974 <ferror@plt+0xd4>
  403e30:	mov	w0, #0x1                   	// #1
  403e34:	str	w0, [x20, #192]
  403e38:	b	403974 <ferror@plt+0xd4>
  403e3c:	ldr	x25, [x20, #152]
  403e40:	adrp	x0, 466000 <_sch_istable+0x1478>
  403e44:	ldr	x26, [x0, #3784]
  403e48:	cbz	x25, 403e68 <ferror@plt+0x5c8>
  403e4c:	nop
  403e50:	ldr	x0, [x25]
  403e54:	mov	x1, x26
  403e58:	bl	4034a0 <strcmp@plt>
  403e5c:	cbz	w0, 403974 <ferror@plt+0xd4>
  403e60:	ldr	x25, [x25, #16]
  403e64:	cbnz	x25, 403e50 <ferror@plt+0x5b0>
  403e68:	mov	x0, #0x18                  	// #24
  403e6c:	bl	4032a0 <xmalloc@plt>
  403e70:	ldr	x1, [x20, #152]
  403e74:	str	x26, [x0]
  403e78:	str	wzr, [x0, #8]
  403e7c:	str	x1, [x0, #16]
  403e80:	str	x0, [x20, #152]
  403e84:	b	403974 <ferror@plt+0xd4>
  403e88:	mov	w0, #0x1                   	// #1
  403e8c:	mov	w23, w0
  403e90:	str	w0, [x20, #420]
  403e94:	b	403974 <ferror@plt+0xd4>
  403e98:	mov	w0, #0x1                   	// #1
  403e9c:	mov	w23, w0
  403ea0:	str	w0, [x20, #236]
  403ea4:	b	403974 <ferror@plt+0xd4>
  403ea8:	mov	w0, #0x1                   	// #1
  403eac:	mov	w23, w0
  403eb0:	str	w0, [x20, #176]
  403eb4:	str	w0, [x20, #224]
  403eb8:	str	w0, [x20, #260]
  403ebc:	b	403974 <ferror@plt+0xd4>
  403ec0:	adrp	x1, 466000 <_sch_istable+0x1478>
  403ec4:	mov	w0, #0x1                   	// #1
  403ec8:	mov	w23, w0
  403ecc:	str	w0, [x20, #256]
  403ed0:	ldr	x0, [x1, #3784]
  403ed4:	str	x0, [x20, #104]
  403ed8:	b	403974 <ferror@plt+0xd4>
  403edc:	adrp	x0, 466000 <_sch_istable+0x1478>
  403ee0:	ldr	x24, [x0, #3784]
  403ee4:	b	403974 <ferror@plt+0xd4>
  403ee8:	mov	w0, #0x1                   	// #1
  403eec:	mov	w23, w0
  403ef0:	str	w0, [x20, #276]
  403ef4:	b	403974 <ferror@plt+0xd4>
  403ef8:	mov	w0, #0x1                   	// #1
  403efc:	mov	w23, w0
  403f00:	str	w0, [x20, #260]
  403f04:	b	403974 <ferror@plt+0xd4>
  403f08:	mov	w0, #0x1                   	// #1
  403f0c:	mov	w23, w0
  403f10:	str	w0, [x20, #232]
  403f14:	b	403974 <ferror@plt+0xd4>
  403f18:	adrp	x0, 466000 <_sch_istable+0x1478>
  403f1c:	mov	w23, #0x1                   	// #1
  403f20:	str	w23, [x20, #272]
  403f24:	ldr	x0, [x0, #3784]
  403f28:	cbz	x0, 404084 <ferror@plt+0x7e4>
  403f2c:	bl	425618 <ferror@plt+0x21d78>
  403f30:	b	403974 <ferror@plt+0xd4>
  403f34:	mov	w0, #0x1                   	// #1
  403f38:	mov	w23, w0
  403f3c:	str	w0, [x20, #424]
  403f40:	b	403974 <ferror@plt+0xd4>
  403f44:	mov	w0, #0x1                   	// #1
  403f48:	mov	w23, w0
  403f4c:	str	w0, [x20, #280]
  403f50:	b	403974 <ferror@plt+0xd4>
  403f54:	mov	w0, #0x1                   	// #1
  403f58:	mov	w23, w0
  403f5c:	str	w0, [x20, #256]
  403f60:	str	w0, [x20, #344]
  403f64:	b	403974 <ferror@plt+0xd4>
  403f68:	mov	w0, #0x1                   	// #1
  403f6c:	mov	w23, w0
  403f70:	str	w0, [x20, #128]
  403f74:	b	403974 <ferror@plt+0xd4>
  403f78:	adrp	x0, 466000 <_sch_istable+0x1478>
  403f7c:	mov	w23, #0x1                   	// #1
  403f80:	ldr	x0, [x0, #3784]
  403f84:	str	x0, [x20, #248]
  403f88:	b	403974 <ferror@plt+0xd4>
  403f8c:	ldr	x1, [x20, #120]
  403f90:	adrp	x0, 466000 <_sch_istable+0x1478>
  403f94:	ldr	x0, [x0, #3784]
  403f98:	cbz	x1, 403fb4 <ferror@plt+0x714>
  403f9c:	mov	x2, x0
  403fa0:	mov	x3, #0x0                   	// #0
  403fa4:	mov	x0, x1
  403fa8:	adrp	x1, 43c000 <warn@@Base+0x5468>
  403fac:	add	x1, x1, #0x9b8
  403fb0:	bl	403210 <concat@plt>
  403fb4:	bl	403720 <remove_whitespace_and_extra_commas@plt>
  403fb8:	str	x0, [x20, #120]
  403fbc:	b	403974 <ferror@plt+0xd4>
  403fc0:	adrp	x0, 466000 <_sch_istable+0x1478>
  403fc4:	ldr	x25, [x0, #3784]
  403fc8:	ldrb	w0, [x25]
  403fcc:	cbz	w0, 403974 <ferror@plt+0xd4>
  403fd0:	ldr	w1, [x20, #376]
  403fd4:	ldr	x0, [x20, #384]
  403fd8:	add	w1, w1, #0x1
  403fdc:	str	w1, [x20, #376]
  403fe0:	sbfiz	x1, x1, #3, #32
  403fe4:	bl	4031f0 <xrealloc@plt>
  403fe8:	str	x0, [x20, #384]
  403fec:	ldr	w1, [x20, #376]
  403ff0:	add	x0, x0, w1, sxtw #3
  403ff4:	stur	x25, [x0, #-8]
  403ff8:	b	403974 <ferror@plt+0xd4>
  403ffc:	mov	w0, #0x1                   	// #1
  404000:	mov	w23, w0
  404004:	str	w0, [x20, #304]
  404008:	b	403974 <ferror@plt+0xd4>
  40400c:	mov	w0, #0x1                   	// #1
  404010:	str	w0, [x20, #184]
  404014:	b	403974 <ferror@plt+0xd4>
  404018:	adrp	x0, 466000 <_sch_istable+0x1478>
  40401c:	ldr	x0, [x0, #3784]
  404020:	ldrb	w1, [x0]
  404024:	cmp	w1, #0x42
  404028:	b.eq	40408c <ferror@plt+0x7ec>  // b.none
  40402c:	adrp	x1, 447000 <warn@@Base+0x10468>
  404030:	add	x1, x1, #0xd98
  404034:	bl	4034a0 <strcmp@plt>
  404038:	cbnz	w0, 4041ac <ferror@plt+0x90c>
  40403c:	mov	w0, #0x1                   	// #1
  404040:	str	w0, [x19]
  404044:	b	403974 <ferror@plt+0xd4>
  404048:	mov	w0, #0x1                   	// #1
  40404c:	mov	w23, w0
  404050:	str	w0, [x20, #256]
  404054:	str	w0, [x20, #316]
  404058:	b	403974 <ferror@plt+0xd4>
  40405c:	adrp	x0, 466000 <_sch_istable+0x1478>
  404060:	add	x25, x0, #0xec8
  404064:	mov	w1, #0x1                   	// #1
  404068:	str	w1, [x20, #176]
  40406c:	ldr	x0, [x0, #3784]
  404070:	cbz	x0, 403974 <ferror@plt+0xd4>
  404074:	bl	402fb0 <cplus_demangle_name_to_style@plt>
  404078:	cbz	w0, 4041c8 <ferror@plt+0x928>
  40407c:	bl	4030e0 <cplus_demangle_set_style@plt>
  404080:	b	403974 <ferror@plt+0xd4>
  404084:	bl	425800 <ferror@plt+0x21f60>
  404088:	b	403974 <ferror@plt+0xd4>
  40408c:	ldrb	w1, [x0, #1]
  404090:	cbnz	w1, 40402c <ferror@plt+0x78c>
  404094:	str	wzr, [x19]
  404098:	b	403974 <ferror@plt+0xd4>
  40409c:	adrp	x1, 43c000 <warn@@Base+0x5468>
  4040a0:	mov	x2, x25
  4040a4:	mov	x0, x26
  4040a8:	add	x1, x1, #0xb60
  4040ac:	bl	403220 <strncmp@plt>
  4040b0:	cbz	w0, 40403c <ferror@plt+0x79c>
  4040b4:	adrp	x1, 43c000 <warn@@Base+0x5468>
  4040b8:	mov	w2, #0x5                   	// #5
  4040bc:	add	x1, x1, #0xb68
  4040c0:	mov	x0, #0x0                   	// #0
  4040c4:	bl	403700 <dcgettext@plt>
  4040c8:	ldr	x1, [x27]
  4040cc:	bl	4357f0 <ferror@plt+0x31f50>
  4040d0:	adrp	x0, 466000 <_sch_istable+0x1478>
  4040d4:	adrp	x2, 467000 <_bfd_std_section+0x120>
  4040d8:	mov	w1, #0x1                   	// #1
  4040dc:	ldr	x0, [x0, #3776]
  4040e0:	str	w1, [x2, #856]
  4040e4:	bl	4043b0 <ferror@plt+0xb10>
  4040e8:	adrp	x1, 43c000 <warn@@Base+0x5468>
  4040ec:	mov	x0, x25
  4040f0:	add	x1, x1, #0xaf8
  4040f4:	bl	4034a0 <strcmp@plt>
  4040f8:	cbz	w0, 404148 <ferror@plt+0x8a8>
  4040fc:	adrp	x1, 43c000 <warn@@Base+0x5468>
  404100:	mov	x0, x25
  404104:	add	x1, x1, #0xb08
  404108:	bl	4034a0 <strcmp@plt>
  40410c:	cbnz	w0, 40416c <ferror@plt+0x8cc>
  404110:	str	wzr, [x20, #320]
  404114:	b	403974 <ferror@plt+0xd4>
  404118:	adrp	x0, 43c000 <warn@@Base+0x5468>
  40411c:	add	x0, x0, #0xbc0
  404120:	bl	436448 <ferror@plt+0x32ba8>
  404124:	b	403a28 <ferror@plt+0x188>
  404128:	bl	435ad0 <ferror@plt+0x32230>
  40412c:	str	w0, [x21, #16]
  404130:	b	403a84 <ferror@plt+0x1e4>
  404134:	adrp	x0, 43c000 <warn@@Base+0x5468>
  404138:	add	x0, x0, #0xb88
  40413c:	bl	4032d0 <xstrdup@plt>
  404140:	str	x0, [x20, #400]
  404144:	b	403974 <ferror@plt+0xd4>
  404148:	str	w26, [x20, #408]
  40414c:	str	w26, [x20, #412]
  404150:	b	403974 <ferror@plt+0xd4>
  404154:	mov	x1, x24
  404158:	adrp	x0, 43c000 <warn@@Base+0x5468>
  40415c:	mov	w2, #0x1                   	// #1
  404160:	add	x0, x0, #0xbc8
  404164:	bl	407ef0 <ferror@plt+0x4650>
  404168:	b	403a84 <ferror@plt+0x1e4>
  40416c:	adrp	x1, 43c000 <warn@@Base+0x5468>
  404170:	add	x1, x1, #0xb10
  404174:	mov	w2, #0x5                   	// #5
  404178:	mov	x0, #0x0                   	// #0
  40417c:	bl	403700 <dcgettext@plt>
  404180:	bl	435450 <ferror@plt+0x31bb0>
  404184:	str	w26, [x20, #16]
  404188:	b	403974 <ferror@plt+0xd4>
  40418c:	adrp	x0, 466000 <_sch_istable+0x1478>
  404190:	mov	w1, #0x0                   	// #0
  404194:	ldr	x0, [x0, #3800]
  404198:	bl	4043b0 <ferror@plt+0xb10>
  40419c:	adrp	x0, 466000 <_sch_istable+0x1478>
  4041a0:	mov	w1, #0x1                   	// #1
  4041a4:	ldr	x0, [x0, #3776]
  4041a8:	bl	4043b0 <ferror@plt+0xb10>
  4041ac:	adrp	x1, 43c000 <warn@@Base+0x5468>
  4041b0:	add	x1, x1, #0xb40
  4041b4:	mov	w2, #0x5                   	// #5
  4041b8:	mov	x0, #0x0                   	// #0
  4041bc:	bl	403700 <dcgettext@plt>
  4041c0:	bl	435450 <ferror@plt+0x31bb0>
  4041c4:	b	4040d0 <ferror@plt+0x830>
  4041c8:	adrp	x1, 43c000 <warn@@Base+0x5468>
  4041cc:	mov	w2, #0x5                   	// #5
  4041d0:	add	x1, x1, #0x9c0
  4041d4:	mov	x0, #0x0                   	// #0
  4041d8:	bl	403700 <dcgettext@plt>
  4041dc:	ldr	x1, [x25]
  4041e0:	bl	435778 <ferror@plt+0x31ed8>
  4041e4:	adrp	x1, 43c000 <warn@@Base+0x5468>
  4041e8:	add	x1, x1, #0x990
  4041ec:	mov	w2, #0x5                   	// #5
  4041f0:	mov	x0, #0x0                   	// #0
  4041f4:	bl	403700 <dcgettext@plt>
  4041f8:	bl	435778 <ferror@plt+0x31ed8>
  4041fc:	adrp	x0, 466000 <_sch_istable+0x1478>
  404200:	mov	w1, #0x2                   	// #2
  404204:	ldr	x0, [x0, #3776]
  404208:	bl	4043b0 <ferror@plt+0xb10>
  40420c:	mov	x29, #0x0                   	// #0
  404210:	mov	x30, #0x0                   	// #0
  404214:	mov	x5, x0
  404218:	ldr	x1, [sp]
  40421c:	add	x2, sp, #0x8
  404220:	mov	x6, sp
  404224:	movz	x0, #0x0, lsl #48
  404228:	movk	x0, #0x0, lsl #32
  40422c:	movk	x0, #0x40, lsl #16
  404230:	movk	x0, #0x38b0
  404234:	movz	x3, #0x0, lsl #48
  404238:	movk	x3, #0x0, lsl #32
  40423c:	movk	x3, #0x43, lsl #16
  404240:	movk	x3, #0xa978
  404244:	movz	x4, #0x0, lsl #48
  404248:	movk	x4, #0x0, lsl #32
  40424c:	movk	x4, #0x43, lsl #16
  404250:	movk	x4, #0xa9f8
  404254:	bl	403250 <__libc_start_main@plt>
  404258:	bl	403400 <abort@plt>
  40425c:	adrp	x0, 464000 <warn@@Base+0x2d468>
  404260:	ldr	x0, [x0, #4048]
  404264:	cbz	x0, 40426c <ferror@plt+0x9cc>
  404268:	b	4033b0 <__gmon_start__@plt>
  40426c:	ret
  404270:	adrp	x0, 466000 <_sch_istable+0x1478>
  404274:	add	x0, x0, #0xec0
  404278:	adrp	x1, 466000 <_sch_istable+0x1478>
  40427c:	add	x1, x1, #0xec0
  404280:	cmp	x1, x0
  404284:	b.eq	40429c <ferror@plt+0x9fc>  // b.none
  404288:	adrp	x1, 43a000 <warn@@Base+0x3468>
  40428c:	ldr	x1, [x1, #2584]
  404290:	cbz	x1, 40429c <ferror@plt+0x9fc>
  404294:	mov	x16, x1
  404298:	br	x16
  40429c:	ret
  4042a0:	adrp	x0, 466000 <_sch_istable+0x1478>
  4042a4:	add	x0, x0, #0xec0
  4042a8:	adrp	x1, 466000 <_sch_istable+0x1478>
  4042ac:	add	x1, x1, #0xec0
  4042b0:	sub	x1, x1, x0
  4042b4:	lsr	x2, x1, #63
  4042b8:	add	x1, x2, x1, asr #3
  4042bc:	cmp	xzr, x1, asr #1
  4042c0:	asr	x1, x1, #1
  4042c4:	b.eq	4042dc <ferror@plt+0xa3c>  // b.none
  4042c8:	adrp	x2, 43a000 <warn@@Base+0x3468>
  4042cc:	ldr	x2, [x2, #2592]
  4042d0:	cbz	x2, 4042dc <ferror@plt+0xa3c>
  4042d4:	mov	x16, x2
  4042d8:	br	x16
  4042dc:	ret
  4042e0:	stp	x29, x30, [sp, #-32]!
  4042e4:	mov	x29, sp
  4042e8:	str	x19, [sp, #16]
  4042ec:	adrp	x19, 467000 <_bfd_std_section+0x120>
  4042f0:	ldrb	w0, [x19, #832]
  4042f4:	cbnz	w0, 404304 <ferror@plt+0xa64>
  4042f8:	bl	404270 <ferror@plt+0x9d0>
  4042fc:	mov	w0, #0x1                   	// #1
  404300:	strb	w0, [x19, #832]
  404304:	ldr	x19, [sp, #16]
  404308:	ldp	x29, x30, [sp], #32
  40430c:	ret
  404310:	b	4042a0 <ferror@plt+0xa00>
  404314:	nop
  404318:	ldr	x2, [x0]
  40431c:	ldr	x1, [x1]
  404320:	ldr	x3, [x2, #8]
  404324:	ldr	x0, [x1, #8]
  404328:	cmp	x3, x0
  40432c:	b.hi	40434c <ferror@plt+0xaac>  // b.pmore
  404330:	mov	w0, #0xffffffff            	// #-1
  404334:	b.cc	404348 <ferror@plt+0xaa8>  // b.lo, b.ul, b.last
  404338:	cmp	x2, x1
  40433c:	mov	w3, #0x1                   	// #1
  404340:	csetm	w0, cc  // cc = lo, ul, last
  404344:	csel	w0, w0, w3, ls  // ls = plast
  404348:	ret
  40434c:	mov	w0, #0x1                   	// #1
  404350:	ret
  404354:	nop
  404358:	mov	w0, #0x1                   	// #1
  40435c:	ret
  404360:	stp	x29, x30, [sp, #-32]!
  404364:	mov	x29, sp
  404368:	stp	x19, x20, [sp, #16]
  40436c:	cbz	x0, 40439c <ferror@plt+0xafc>
  404370:	mov	x19, x0
  404374:	ldr	x20, [x0]
  404378:	ldr	x0, [x0, #16]
  40437c:	cbz	x0, 404384 <ferror@plt+0xae4>
  404380:	bl	403510 <free@plt>
  404384:	mov	x0, x19
  404388:	bl	403510 <free@plt>
  40438c:	mov	x0, x20
  404390:	ldp	x19, x20, [sp, #16]
  404394:	ldp	x29, x30, [sp], #32
  404398:	ret
  40439c:	mov	x20, #0x0                   	// #0
  4043a0:	mov	x0, x20
  4043a4:	ldp	x19, x20, [sp, #16]
  4043a8:	ldp	x29, x30, [sp], #32
  4043ac:	ret
  4043b0:	stp	x29, x30, [sp, #-48]!
  4043b4:	mov	w2, #0x5                   	// #5
  4043b8:	mov	x29, sp
  4043bc:	str	x21, [sp, #32]
  4043c0:	adrp	x21, 46a000 <_bfd_std_section+0x3120>
  4043c4:	stp	x19, x20, [sp, #16]
  4043c8:	mov	x19, x0
  4043cc:	mov	w20, w1
  4043d0:	mov	x0, #0x0                   	// #0
  4043d4:	adrp	x1, 43a000 <warn@@Base+0x3468>
  4043d8:	add	x1, x1, #0xa80
  4043dc:	bl	403700 <dcgettext@plt>
  4043e0:	ldr	x2, [x21, #688]
  4043e4:	mov	x1, x0
  4043e8:	mov	x0, x19
  4043ec:	bl	403880 <fprintf@plt>
  4043f0:	mov	w2, #0x5                   	// #5
  4043f4:	adrp	x1, 43a000 <warn@@Base+0x3468>
  4043f8:	mov	x0, #0x0                   	// #0
  4043fc:	add	x1, x1, #0xaa8
  404400:	bl	403700 <dcgettext@plt>
  404404:	mov	x1, x0
  404408:	mov	x0, x19
  40440c:	bl	403880 <fprintf@plt>
  404410:	mov	w2, #0x5                   	// #5
  404414:	adrp	x1, 43a000 <warn@@Base+0x3468>
  404418:	mov	x0, #0x0                   	// #0
  40441c:	add	x1, x1, #0xad8
  404420:	bl	403700 <dcgettext@plt>
  404424:	mov	x1, x0
  404428:	mov	x0, x19
  40442c:	bl	403880 <fprintf@plt>
  404430:	mov	w2, #0x5                   	// #5
  404434:	adrp	x1, 43a000 <warn@@Base+0x3468>
  404438:	mov	x0, #0x0                   	// #0
  40443c:	add	x1, x1, #0xb10
  404440:	bl	403700 <dcgettext@plt>
  404444:	mov	x1, x0
  404448:	mov	x0, x19
  40444c:	bl	403880 <fprintf@plt>
  404450:	cmp	w20, #0x2
  404454:	b.ne	404460 <ferror@plt+0xbc0>  // b.any
  404458:	mov	w0, w20
  40445c:	bl	403000 <exit@plt>
  404460:	mov	w2, #0x5                   	// #5
  404464:	adrp	x1, 43b000 <warn@@Base+0x4468>
  404468:	mov	x0, #0x0                   	// #0
  40446c:	add	x1, x1, #0x2d8
  404470:	bl	403700 <dcgettext@plt>
  404474:	mov	x1, x0
  404478:	mov	x0, x19
  40447c:	bl	403880 <fprintf@plt>
  404480:	mov	w2, #0x5                   	// #5
  404484:	adrp	x1, 43b000 <warn@@Base+0x4468>
  404488:	mov	x0, #0x0                   	// #0
  40448c:	add	x1, x1, #0x300
  404490:	bl	403700 <dcgettext@plt>
  404494:	mov	x1, x0
  404498:	mov	x0, x19
  40449c:	bl	403880 <fprintf@plt>
  4044a0:	mov	w2, #0x5                   	// #5
  4044a4:	adrp	x1, 43b000 <warn@@Base+0x4468>
  4044a8:	mov	x0, #0x0                   	// #0
  4044ac:	add	x1, x1, #0xb48
  4044b0:	bl	403700 <dcgettext@plt>
  4044b4:	mov	x1, x0
  4044b8:	mov	x0, x19
  4044bc:	bl	403880 <fprintf@plt>
  4044c0:	ldr	x0, [x21, #688]
  4044c4:	mov	x1, x19
  4044c8:	bl	435960 <ferror@plt+0x320c0>
  4044cc:	ldr	x0, [x21, #688]
  4044d0:	mov	x1, x19
  4044d4:	bl	435a18 <ferror@plt+0x32178>
  4044d8:	mov	x0, x19
  4044dc:	bl	403350 <disassembler_usage@plt>
  4044e0:	cbnz	w20, 404458 <ferror@plt+0xbb8>
  4044e4:	mov	w2, #0x5                   	// #5
  4044e8:	adrp	x1, 43b000 <warn@@Base+0x4468>
  4044ec:	mov	x0, #0x0                   	// #0
  4044f0:	add	x1, x1, #0xda8
  4044f4:	bl	403700 <dcgettext@plt>
  4044f8:	mov	x1, x0
  4044fc:	adrp	x2, 43b000 <warn@@Base+0x4468>
  404500:	mov	x0, x19
  404504:	add	x2, x2, #0xdc0
  404508:	bl	403880 <fprintf@plt>
  40450c:	b	404458 <ferror@plt+0xbb8>
  404510:	stp	x29, x30, [sp, #-64]!
  404514:	mov	x4, x1
  404518:	mov	x3, x2
  40451c:	mov	x29, sp
  404520:	str	x19, [sp, #16]
  404524:	adrp	x19, 467000 <_bfd_std_section+0x120>
  404528:	add	x2, sp, #0x28
  40452c:	adrp	x1, 406000 <ferror@plt+0x2760>
  404530:	add	x1, x1, #0xd88
  404534:	stp	x4, x3, [sp, #40]
  404538:	str	wzr, [sp, #56]
  40453c:	bl	4037b0 <bfd_map_over_sections@plt>
  404540:	ldr	x0, [x19, #840]
  404544:	bl	403510 <free@plt>
  404548:	str	xzr, [x19, #840]
  40454c:	ldr	x19, [sp, #16]
  404550:	ldp	x29, x30, [sp], #64
  404554:	ret
  404558:	stp	x29, x30, [sp, #-64]!
  40455c:	mov	x29, sp
  404560:	ldr	w1, [x0, #72]
  404564:	stp	x21, x22, [sp, #32]
  404568:	tbz	w1, #4, 404600 <ferror@plt+0xd60>
  40456c:	ldr	x1, [x0, #8]
  404570:	stp	x19, x20, [sp, #16]
  404574:	mov	x19, x0
  404578:	ldr	x1, [x1, #496]
  40457c:	blr	x1
  404580:	mov	x20, x0
  404584:	cmp	x0, #0x0
  404588:	b.lt	404674 <ferror@plt+0xdd4>  // b.tstop
  40458c:	mov	x21, #0x0                   	// #0
  404590:	b.ne	4045c8 <ferror@plt+0xd28>  // b.any
  404594:	ldr	x2, [x19, #8]
  404598:	mov	x1, x21
  40459c:	mov	x0, x19
  4045a0:	ldr	x2, [x2, #504]
  4045a4:	blr	x2
  4045a8:	adrp	x1, 467000 <_bfd_std_section+0x120>
  4045ac:	str	x0, [x1, #848]
  4045b0:	tbnz	x0, #63, 4046ac <ferror@plt+0xe0c>
  4045b4:	ldp	x19, x20, [sp, #16]
  4045b8:	mov	x0, x21
  4045bc:	ldp	x21, x22, [sp, #32]
  4045c0:	ldp	x29, x30, [sp], #64
  4045c4:	ret
  4045c8:	mov	x0, x19
  4045cc:	bl	403440 <bfd_get_file_size@plt>
  4045d0:	cmp	x0, #0x0
  4045d4:	mov	x22, x0
  4045d8:	ccmp	x20, x0, #0x4, gt
  4045dc:	b.le	4045f0 <ferror@plt+0xd50>
  4045e0:	ldr	x0, [x19, #8]
  4045e4:	ldr	w0, [x0, #8]
  4045e8:	cmp	w0, #0x10
  4045ec:	b.ne	40461c <ferror@plt+0xd7c>  // b.any
  4045f0:	mov	x0, x20
  4045f4:	bl	4032a0 <xmalloc@plt>
  4045f8:	mov	x21, x0
  4045fc:	b	404594 <ferror@plt+0xcf4>
  404600:	adrp	x0, 467000 <_bfd_std_section+0x120>
  404604:	mov	x21, #0x0                   	// #0
  404608:	str	xzr, [x0, #848]
  40460c:	mov	x0, x21
  404610:	ldp	x21, x22, [sp, #32]
  404614:	ldp	x29, x30, [sp], #64
  404618:	ret
  40461c:	str	x23, [sp, #48]
  404620:	mov	w2, #0x5                   	// #5
  404624:	ldr	x23, [x19]
  404628:	adrp	x1, 43b000 <warn@@Base+0x4468>
  40462c:	mov	x0, #0x0                   	// #0
  404630:	add	x1, x1, #0xe28
  404634:	bl	403700 <dcgettext@plt>
  404638:	mov	x3, x0
  40463c:	mov	x1, x19
  404640:	mov	x0, x23
  404644:	mov	x4, x20
  404648:	mov	x5, x22
  40464c:	mov	x2, #0x0                   	// #0
  404650:	bl	436258 <ferror@plt+0x329b8>
  404654:	adrp	x0, 467000 <_bfd_std_section+0x120>
  404658:	add	x0, x0, #0x348
  40465c:	mov	w1, #0x1                   	// #1
  404660:	ldp	x19, x20, [sp, #16]
  404664:	ldr	x23, [sp, #48]
  404668:	str	xzr, [x0, #8]
  40466c:	str	w1, [x0, #16]
  404670:	b	4045b8 <ferror@plt+0xd18>
  404674:	mov	w2, #0x5                   	// #5
  404678:	adrp	x1, 43b000 <warn@@Base+0x4468>
  40467c:	mov	x0, #0x0                   	// #0
  404680:	add	x1, x1, #0xde8
  404684:	str	x23, [sp, #48]
  404688:	bl	403700 <dcgettext@plt>
  40468c:	ldr	x1, [x19]
  404690:	bl	4357f0 <ferror@plt+0x31f50>
  404694:	adrp	x1, 43b000 <warn@@Base+0x4468>
  404698:	add	x1, x1, #0xe10
  40469c:	mov	w2, #0x5                   	// #5
  4046a0:	mov	x0, #0x0                   	// #0
  4046a4:	bl	403700 <dcgettext@plt>
  4046a8:	bl	4356e8 <ferror@plt+0x31e48>
  4046ac:	ldr	x0, [x19]
  4046b0:	str	x23, [sp, #48]
  4046b4:	bl	4356e8 <ferror@plt+0x31e48>
  4046b8:	stp	x29, x30, [sp, #-48]!
  4046bc:	adrp	x0, 441000 <warn@@Base+0xa468>
  4046c0:	mov	x29, sp
  4046c4:	str	x19, [sp, #16]
  4046c8:	mov	x19, x1
  4046cc:	mov	x3, x19
  4046d0:	add	x1, x0, #0x930
  4046d4:	add	x0, sp, #0x28
  4046d8:	bl	403110 <asprintf@plt>
  4046dc:	ldr	x1, [sp, #40]
  4046e0:	cmp	w0, #0x0
  4046e4:	csel	x0, x1, x19, ge  // ge = tcont
  4046e8:	ldr	x19, [sp, #16]
  4046ec:	ldp	x29, x30, [sp], #48
  4046f0:	ret
  4046f4:	nop
  4046f8:	stp	x29, x30, [sp, #-64]!
  4046fc:	mov	x29, sp
  404700:	stp	x19, x20, [sp, #16]
  404704:	mov	x19, x1
  404708:	mov	w20, w2
  40470c:	mov	x2, x0
  404710:	add	x1, sp, #0x20
  404714:	ldr	x0, [x19, #16]
  404718:	ldr	x0, [x0]
  40471c:	bl	4036a0 <bfd_sprintf_vma@plt>
  404720:	add	x2, sp, #0x20
  404724:	cbz	w20, 404750 <ferror@plt+0xeb0>
  404728:	ldrb	w0, [sp, #32]
  40472c:	cmp	w0, #0x30
  404730:	b.ne	404744 <ferror@plt+0xea4>  // b.any
  404734:	nop
  404738:	ldrb	w0, [x2, #1]!
  40473c:	cmp	w0, #0x30
  404740:	b.eq	404738 <ferror@plt+0xe98>  // b.none
  404744:	cmp	w0, #0x0
  404748:	cset	x0, eq  // eq = none
  40474c:	sub	x2, x2, x0
  404750:	ldp	x3, x0, [x19]
  404754:	adrp	x1, 43f000 <warn@@Base+0x8468>
  404758:	add	x1, x1, #0x980
  40475c:	blr	x3
  404760:	ldp	x19, x20, [sp, #16]
  404764:	ldp	x29, x30, [sp], #64
  404768:	ret
  40476c:	nop
  404770:	stp	x29, x30, [sp, #-416]!
  404774:	adrp	x4, 467000 <_bfd_std_section+0x120>
  404778:	mov	w1, #0xffffffff            	// #-1
  40477c:	mov	x29, sp
  404780:	stp	x27, x28, [sp, #80]
  404784:	add	x28, x4, #0x348
  404788:	stp	x23, x24, [sp, #48]
  40478c:	mov	x24, x0
  404790:	ldr	x0, [x28, #8]
  404794:	stp	x19, x20, [sp, #16]
  404798:	stp	xzr, xzr, [x28, #24]
  40479c:	stp	w1, wzr, [x28, #40]
  4047a0:	stp	x25, x26, [sp, #64]
  4047a4:	cbnz	x0, 4047ac <ferror@plt+0xf0c>
  4047a8:	ldr	x0, [x28, #48]
  4047ac:	str	x0, [x28, #56]
  4047b0:	ldr	x1, [x28, #64]
  4047b4:	add	x0, x0, x1
  4047b8:	lsl	x0, x0, #3
  4047bc:	bl	4032a0 <xmalloc@plt>
  4047c0:	ldr	x1, [x28, #8]
  4047c4:	str	x0, [x28, #72]
  4047c8:	mov	x20, x0
  4047cc:	cbz	x1, 404ac0 <ferror@plt+0x1220>
  4047d0:	ldr	x26, [x28, #56]
  4047d4:	mov	x0, x20
  4047d8:	ldr	x1, [x28, #80]
  4047dc:	lsl	x2, x26, #3
  4047e0:	bl	402f70 <memcpy@plt>
  4047e4:	cmp	x26, #0x0
  4047e8:	b.le	404adc <ferror@plt+0x123c>
  4047ec:	adrp	x25, 466000 <_sch_istable+0x1478>
  4047f0:	adrp	x27, 43b000 <warn@@Base+0x4468>
  4047f4:	add	x25, x25, #0xff8
  4047f8:	add	x27, x27, #0xe68
  4047fc:	mov	x23, x20
  404800:	adrp	x0, 43b000 <warn@@Base+0x4468>
  404804:	mov	x19, #0x0                   	// #0
  404808:	add	x0, x0, #0xe70
  40480c:	stp	x21, x22, [sp, #32]
  404810:	str	x0, [sp, #104]
  404814:	nop
  404818:	ldr	x21, [x20, x19, lsl #3]
  40481c:	ldr	x22, [x21, #8]
  404820:	cbz	x22, 404878 <ferror@plt+0xfd8>
  404824:	ldrb	w0, [x22]
  404828:	cbz	w0, 404878 <ferror@plt+0xfd8>
  40482c:	ldr	w0, [x21, #24]
  404830:	mov	w1, #0x104                 	// #260
  404834:	tst	w0, w1
  404838:	b.eq	404860 <ferror@plt+0xfc0>  // b.none
  40483c:	mov	x1, x27
  404840:	mov	x0, x22
  404844:	mov	x2, #0x4                   	// #4
  404848:	bl	403220 <strncmp@plt>
  40484c:	cbz	w0, 404860 <ferror@plt+0xfc0>
  404850:	ldr	x1, [sp, #104]
  404854:	mov	x0, x22
  404858:	bl	4034a0 <strcmp@plt>
  40485c:	cbnz	w0, 404878 <ferror@plt+0xfd8>
  404860:	ldr	x0, [x21, #32]
  404864:	cmp	x0, x25
  404868:	b.eq	404878 <ferror@plt+0xfd8>  // b.none
  40486c:	ldr	w0, [x0, #32]
  404870:	tbnz	w0, #12, 404878 <ferror@plt+0xfd8>
  404874:	str	x21, [x23], #8
  404878:	add	x19, x19, #0x1
  40487c:	cmp	x26, x19
  404880:	b.ne	404818 <ferror@plt+0xf78>  // b.any
  404884:	ldp	x21, x22, [sp, #32]
  404888:	sub	x23, x23, x20
  40488c:	asr	x23, x23, #3
  404890:	ldr	x3, [x28, #64]
  404894:	str	x23, [x28, #56]
  404898:	cmp	x3, #0x0
  40489c:	b.le	4048c8 <ferror@plt+0x1028>
  4048a0:	ldr	x1, [x28, #96]
  4048a4:	add	x0, x3, x3, lsl #1
  4048a8:	add	x2, x20, x23, lsl #3
  4048ac:	add	x0, x1, x0, lsl #4
  4048b0:	str	x1, [x2], #8
  4048b4:	add	x1, x1, #0x30
  4048b8:	cmp	x1, x0
  4048bc:	b.ne	4048b0 <ferror@plt+0x1010>  // b.any
  4048c0:	add	x23, x3, x23
  4048c4:	str	x23, [x28, #56]
  4048c8:	adrp	x1, 466000 <_sch_istable+0x1478>
  4048cc:	add	x0, sp, #0xa8
  4048d0:	adrp	x2, 403000 <exit@plt>
  4048d4:	add	x2, x2, #0x880
  4048d8:	ldr	x1, [x1, #3800]
  4048dc:	bl	403830 <init_disassemble_info@plt>
  4048e0:	str	x24, [sp, #112]
  4048e4:	ldp	x5, x0, [x28, #104]
  4048e8:	add	x3, sp, #0x70
  4048ec:	adrp	x2, 408000 <ferror@plt+0x4760>
  4048f0:	adrp	x1, 408000 <ferror@plt+0x4760>
  4048f4:	add	x2, x2, #0x6c8
  4048f8:	add	x1, x1, #0x550
  4048fc:	str	wzr, [sp, #120]
  404900:	stp	xzr, xzr, [sp, #128]
  404904:	stp	xzr, x5, [sp, #152]
  404908:	str	x3, [sp, #184]
  40490c:	stp	x2, x1, [sp, #288]
  404910:	cbz	x0, 404920 <ferror@plt+0x1080>
  404914:	bl	403610 <bfd_scan_arch@plt>
  404918:	cbz	x0, 404b7c <ferror@plt+0x12dc>
  40491c:	str	x0, [x24, #192]
  404920:	adrp	x19, 465000 <memcpy@GLIBC_2.17>
  404924:	ldr	w0, [x19, #1200]
  404928:	cmp	w0, #0x2
  40492c:	b.eq	404954 <ferror@plt+0x10b4>  // b.none
  404930:	mov	x0, #0x378                 	// #888
  404934:	bl	4032a0 <xmalloc@plt>
  404938:	ldr	x1, [x24, #8]
  40493c:	mov	x20, x0
  404940:	mov	x2, #0x378                 	// #888
  404944:	bl	402f70 <memcpy@plt>
  404948:	str	x20, [x24, #8]
  40494c:	ldr	w0, [x19, #1200]
  404950:	str	w0, [x20, #12]
  404954:	mov	x0, x24
  404958:	bl	403460 <bfd_get_arch@plt>
  40495c:	ldr	x1, [x24, #8]
  404960:	mov	w19, w0
  404964:	mov	x0, x24
  404968:	ldr	w1, [x1, #12]
  40496c:	cmp	w1, #0x0
  404970:	cset	w20, eq  // eq = none
  404974:	bl	403530 <bfd_get_mach@plt>
  404978:	mov	x2, x0
  40497c:	mov	x3, x24
  404980:	mov	w1, w20
  404984:	mov	w0, w19
  404988:	bl	403520 <disassembler@plt>
  40498c:	str	x0, [sp, #144]
  404990:	cbz	x0, 404b20 <ferror@plt+0x1280>
  404994:	ldr	x1, [x24, #8]
  404998:	mov	x0, x24
  40499c:	ldr	w1, [x1, #8]
  4049a0:	str	w1, [sp, #192]
  4049a4:	bl	403460 <bfd_get_arch@plt>
  4049a8:	mov	w1, w0
  4049ac:	mov	x0, x24
  4049b0:	str	w1, [sp, #196]
  4049b4:	bl	403530 <bfd_get_mach@plt>
  4049b8:	mov	x3, x0
  4049bc:	ldr	x2, [x28, #120]
  4049c0:	mov	x1, #0x0                   	// #0
  4049c4:	mov	x0, x24
  4049c8:	str	x3, [sp, #200]
  4049cc:	str	x2, [sp, #392]
  4049d0:	bl	4033e0 <bfd_octets_per_byte@plt>
  4049d4:	str	w0, [sp, #348]
  4049d8:	ldr	x1, [x24, #8]
  4049dc:	mov	x2, #0x8                   	// #8
  4049e0:	movk	x2, #0x3, lsl #32
  4049e4:	str	x2, [sp, #352]
  4049e8:	str	wzr, [sp, #360]
  4049ec:	ldr	w0, [x1, #12]
  4049f0:	cbz	w0, 404ae4 <ferror@plt+0x1244>
  4049f4:	cmp	w0, #0x1
  4049f8:	b.eq	404b70 <ferror@plt+0x12d0>  // b.none
  4049fc:	mov	w0, #0x2                   	// #2
  404a00:	str	w0, [sp, #208]
  404a04:	add	x0, sp, #0xa8
  404a08:	bl	403280 <disassemble_init_for_target@plt>
  404a0c:	ldr	x1, [x24, #8]
  404a10:	mov	x0, x24
  404a14:	ldr	x1, [x1, #856]
  404a18:	blr	x1
  404a1c:	cmp	x0, #0x0
  404a20:	b.lt	404b0c <ferror@plt+0x126c>  // b.tstop
  404a24:	b.eq	404a68 <ferror@plt+0x11c8>  // b.none
  404a28:	bl	4032a0 <xmalloc@plt>
  404a2c:	mov	x1, x0
  404a30:	ldr	x3, [x24, #8]
  404a34:	str	x1, [sp, #128]
  404a38:	ldr	x2, [x28, #88]
  404a3c:	mov	x0, x24
  404a40:	ldr	x3, [x3, #864]
  404a44:	blr	x3
  404a48:	str	x0, [sp, #136]
  404a4c:	mov	x1, x0
  404a50:	tbnz	x0, #63, 404b14 <ferror@plt+0x1274>
  404a54:	ldr	x0, [sp, #128]
  404a58:	adrp	x3, 404000 <ferror@plt+0x760>
  404a5c:	mov	x2, #0x8                   	// #8
  404a60:	add	x3, x3, #0x318
  404a64:	bl	4030f0 <qsort@plt>
  404a68:	ldr	x3, [x28, #56]
  404a6c:	mov	x0, x24
  404a70:	ldr	x5, [x28, #72]
  404a74:	add	x2, sp, #0xa8
  404a78:	adrp	x1, 408000 <ferror@plt+0x4760>
  404a7c:	add	x1, x1, #0x6e0
  404a80:	str	x5, [sp, #240]
  404a84:	str	w3, [sp, #252]
  404a88:	bl	4037b0 <bfd_map_over_sections@plt>
  404a8c:	ldr	x0, [sp, #128]
  404a90:	cbz	x0, 404a98 <ferror@plt+0x11f8>
  404a94:	bl	403510 <free@plt>
  404a98:	ldr	x0, [x28, #72]
  404a9c:	bl	403510 <free@plt>
  404aa0:	add	x0, sp, #0xa8
  404aa4:	bl	403690 <disassemble_free_target@plt>
  404aa8:	ldp	x19, x20, [sp, #16]
  404aac:	ldp	x23, x24, [sp, #48]
  404ab0:	ldp	x25, x26, [sp, #64]
  404ab4:	ldp	x27, x28, [sp, #80]
  404ab8:	ldp	x29, x30, [sp], #416
  404abc:	ret
  404ac0:	ldr	x26, [x28, #56]
  404ac4:	mov	x0, x20
  404ac8:	ldr	x1, [x28, #88]
  404acc:	lsl	x2, x26, #3
  404ad0:	bl	402f70 <memcpy@plt>
  404ad4:	cmp	x26, #0x0
  404ad8:	b.gt	4047ec <ferror@plt+0xf4c>
  404adc:	mov	x23, #0x0                   	// #0
  404ae0:	b	404890 <ferror@plt+0xff0>
  404ae4:	add	x0, sp, #0xa8
  404ae8:	str	wzr, [sp, #208]
  404aec:	str	wzr, [sp, #344]
  404af0:	bl	403280 <disassemble_init_for_target@plt>
  404af4:	ldr	x1, [x24, #8]
  404af8:	mov	x0, x24
  404afc:	ldr	x1, [x1, #856]
  404b00:	blr	x1
  404b04:	cmp	x0, #0x0
  404b08:	b.ge	404a24 <ferror@plt+0x1184>  // b.tcont
  404b0c:	ldr	w0, [x28, #128]
  404b10:	cbz	w0, 404a68 <ferror@plt+0x11c8>
  404b14:	ldr	x0, [x24]
  404b18:	stp	x21, x22, [sp, #32]
  404b1c:	bl	4356e8 <ferror@plt+0x31e48>
  404b20:	adrp	x1, 43b000 <warn@@Base+0x4468>
  404b24:	add	x1, x1, #0xe98
  404b28:	mov	w2, #0x5                   	// #5
  404b2c:	bl	403700 <dcgettext@plt>
  404b30:	mov	x19, x0
  404b34:	mov	x0, x24
  404b38:	bl	403460 <bfd_get_arch@plt>
  404b3c:	mov	x1, #0x0                   	// #0
  404b40:	bl	4034b0 <bfd_printable_arch_mach@plt>
  404b44:	mov	x1, x0
  404b48:	mov	x0, x19
  404b4c:	bl	4357f0 <ferror@plt+0x31f50>
  404b50:	mov	w0, #0x1                   	// #1
  404b54:	str	w0, [x28, #16]
  404b58:	ldp	x19, x20, [sp, #16]
  404b5c:	ldp	x23, x24, [sp, #48]
  404b60:	ldp	x25, x26, [sp, #64]
  404b64:	ldp	x27, x28, [sp, #80]
  404b68:	ldp	x29, x30, [sp], #416
  404b6c:	ret
  404b70:	str	w0, [sp, #208]
  404b74:	str	w0, [sp, #344]
  404b78:	b	404a04 <ferror@plt+0x1164>
  404b7c:	adrp	x1, 43b000 <warn@@Base+0x4468>
  404b80:	mov	w2, #0x5                   	// #5
  404b84:	add	x1, x1, #0xe78
  404b88:	stp	x21, x22, [sp, #32]
  404b8c:	bl	403700 <dcgettext@plt>
  404b90:	ldr	x1, [x28, #112]
  404b94:	bl	435778 <ferror@plt+0x31ed8>
  404b98:	stp	x29, x30, [sp, #-80]!
  404b9c:	mov	x29, sp
  404ba0:	stp	x19, x20, [sp, #16]
  404ba4:	ldr	x19, [x0]
  404ba8:	stp	x21, x22, [sp, #32]
  404bac:	ldr	x20, [x1]
  404bb0:	ldr	x2, [x19, #32]
  404bb4:	ldr	x22, [x20, #32]
  404bb8:	ldr	x4, [x19, #16]
  404bbc:	ldr	x3, [x20, #16]
  404bc0:	ldr	x1, [x2, #40]
  404bc4:	ldr	x0, [x22, #40]
  404bc8:	add	x1, x1, x4
  404bcc:	add	x0, x0, x3
  404bd0:	cmp	x1, x0
  404bd4:	b.hi	404cb8 <ferror@plt+0x1418>  // b.pmore
  404bd8:	b.cc	404e3c <ferror@plt+0x159c>  // b.lo, b.ul, b.last
  404bdc:	adrp	x0, 467000 <_bfd_std_section+0x120>
  404be0:	stp	x23, x24, [sp, #48]
  404be4:	ldr	x0, [x0, #976]
  404be8:	ldr	x1, [x2]
  404bec:	ldr	x23, [x0]
  404bf0:	mov	x0, x23
  404bf4:	bl	4034a0 <strcmp@plt>
  404bf8:	ldr	x1, [x22]
  404bfc:	mov	w21, w0
  404c00:	mov	x0, x23
  404c04:	bl	4034a0 <strcmp@plt>
  404c08:	cmp	w0, #0x0
  404c0c:	cset	w1, eq  // eq = none
  404c10:	cmp	w21, #0x0
  404c14:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  404c18:	b.ne	404d34 <ferror@plt+0x1494>  // b.any
  404c1c:	cmp	w21, #0x0
  404c20:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  404c24:	b.ne	404ca0 <ferror@plt+0x1400>  // b.any
  404c28:	ldr	x23, [x19, #8]
  404c2c:	adrp	x21, 43b000 <warn@@Base+0x4468>
  404c30:	add	x21, x21, #0xec0
  404c34:	mov	x1, x21
  404c38:	mov	x0, x23
  404c3c:	bl	4036d0 <strstr@plt>
  404c40:	mov	x22, x0
  404c44:	ldr	x24, [x20, #8]
  404c48:	mov	x1, x21
  404c4c:	mov	x0, x24
  404c50:	bl	4036d0 <strstr@plt>
  404c54:	mov	x21, x0
  404c58:	cbz	x22, 404d4c <ferror@plt+0x14ac>
  404c5c:	cbz	x0, 404d94 <ferror@plt+0x14f4>
  404c60:	ldr	w21, [x19, #24]
  404c64:	tbz	w21, #14, 404ccc <ferror@plt+0x142c>
  404c68:	ldr	w22, [x20, #24]
  404c6c:	tbz	w22, #14, 404c8c <ferror@plt+0x13ec>
  404c70:	eor	w0, w21, w22
  404c74:	tbz	w0, #2, 404d78 <ferror@plt+0x14d8>
  404c78:	tst	x21, #0x4
  404c7c:	mov	w0, #0x1                   	// #1
  404c80:	cneg	w0, w0, eq  // eq = none
  404c84:	ldp	x23, x24, [sp, #48]
  404c88:	b	404ca8 <ferror@plt+0x1408>
  404c8c:	mov	x0, x24
  404c90:	bl	402fd0 <strlen@plt>
  404c94:	cmp	x0, #0x2
  404c98:	b.hi	404f0c <ferror@plt+0x166c>  // b.pmore
  404c9c:	nop
  404ca0:	ldp	x23, x24, [sp, #48]
  404ca4:	mov	w0, #0x1                   	// #1
  404ca8:	ldp	x19, x20, [sp, #16]
  404cac:	ldp	x21, x22, [sp, #32]
  404cb0:	ldp	x29, x30, [sp], #80
  404cb4:	ret
  404cb8:	mov	w0, #0x1                   	// #1
  404cbc:	ldp	x19, x20, [sp, #16]
  404cc0:	ldp	x21, x22, [sp, #32]
  404cc4:	ldp	x29, x30, [sp], #80
  404cc8:	ret
  404ccc:	mov	x0, x23
  404cd0:	bl	402fd0 <strlen@plt>
  404cd4:	cmp	x0, #0x2
  404cd8:	b.ls	404cec <ferror@plt+0x144c>  // b.plast
  404cdc:	add	x0, x23, x0
  404ce0:	ldurb	w1, [x0, #-2]
  404ce4:	cmp	w1, #0x2e
  404ce8:	b.eq	404de4 <ferror@plt+0x1544>  // b.none
  404cec:	ldr	w22, [x20, #24]
  404cf0:	tbnz	w22, #14, 404d34 <ferror@plt+0x1494>
  404cf4:	mov	x0, x24
  404cf8:	bl	402fd0 <strlen@plt>
  404cfc:	cmp	x0, #0x2
  404d00:	b.ls	404c70 <ferror@plt+0x13d0>  // b.plast
  404d04:	add	x1, x24, x0
  404d08:	mov	w0, #0x0                   	// #0
  404d0c:	ldurb	w2, [x1, #-2]
  404d10:	cmp	w2, #0x2e
  404d14:	b.ne	404c70 <ferror@plt+0x13d0>  // b.any
  404d18:	ldurb	w1, [x1, #-1]
  404d1c:	mov	w2, #0x61                  	// #97
  404d20:	cmp	w1, #0x6f
  404d24:	ccmp	w1, w2, #0x4, ne  // ne = any
  404d28:	b.ne	404d40 <ferror@plt+0x14a0>  // b.any
  404d2c:	cmp	w0, #0x1
  404d30:	b.eq	404c70 <ferror@plt+0x13d0>  // b.none
  404d34:	mov	w0, #0xffffffff            	// #-1
  404d38:	ldp	x23, x24, [sp, #48]
  404d3c:	b	404ca8 <ferror@plt+0x1408>
  404d40:	cbz	w0, 404c70 <ferror@plt+0x13d0>
  404d44:	ldp	x23, x24, [sp, #48]
  404d48:	b	404ca8 <ferror@plt+0x1408>
  404d4c:	adrp	x22, 43b000 <warn@@Base+0x4468>
  404d50:	add	x22, x22, #0xed0
  404d54:	mov	x1, x22
  404d58:	mov	x0, x23
  404d5c:	str	x25, [sp, #64]
  404d60:	bl	4036d0 <strstr@plt>
  404d64:	mov	x25, x0
  404d68:	cbz	x21, 404dc0 <ferror@plt+0x1520>
  404d6c:	cbz	x25, 404dfc <ferror@plt+0x155c>
  404d70:	ldr	x25, [sp, #64]
  404d74:	b	404c60 <ferror@plt+0x13c0>
  404d78:	tbnz	w0, #8, 404dac <ferror@plt+0x150c>
  404d7c:	tbz	w0, #3, 404e0c <ferror@plt+0x156c>
  404d80:	tst	x21, #0x8
  404d84:	mov	w0, #0xffffffff            	// #-1
  404d88:	cneg	w0, w0, eq  // eq = none
  404d8c:	ldp	x23, x24, [sp, #48]
  404d90:	b	404ca8 <ferror@plt+0x1408>
  404d94:	adrp	x1, 43b000 <warn@@Base+0x4468>
  404d98:	mov	x0, x24
  404d9c:	add	x1, x1, #0xed0
  404da0:	bl	4036d0 <strstr@plt>
  404da4:	cbnz	x0, 404c60 <ferror@plt+0x13c0>
  404da8:	b	404ca0 <ferror@plt+0x1400>
  404dac:	tst	x21, #0x100
  404db0:	mov	w0, #0x1                   	// #1
  404db4:	cneg	w0, w0, eq  // eq = none
  404db8:	ldp	x23, x24, [sp, #48]
  404dbc:	b	404ca8 <ferror@plt+0x1408>
  404dc0:	mov	x1, x22
  404dc4:	mov	x0, x24
  404dc8:	bl	4036d0 <strstr@plt>
  404dcc:	cbnz	x0, 404d6c <ferror@plt+0x14cc>
  404dd0:	cbz	x25, 404d70 <ferror@plt+0x14d0>
  404dd4:	mov	w0, #0x1                   	// #1
  404dd8:	ldp	x23, x24, [sp, #48]
  404ddc:	ldr	x25, [sp, #64]
  404de0:	b	404ca8 <ferror@plt+0x1408>
  404de4:	ldurb	w0, [x0, #-1]
  404de8:	mov	w1, #0x61                  	// #97
  404dec:	cmp	w0, #0x6f
  404df0:	ccmp	w0, w1, #0x4, ne  // ne = any
  404df4:	b.eq	404c68 <ferror@plt+0x13c8>  // b.none
  404df8:	b	404cec <ferror@plt+0x144c>
  404dfc:	mov	w0, #0xffffffff            	// #-1
  404e00:	ldp	x23, x24, [sp, #48]
  404e04:	ldr	x25, [sp, #64]
  404e08:	b	404ca8 <ferror@plt+0x1408>
  404e0c:	tbz	w0, #16, 404e24 <ferror@plt+0x1584>
  404e10:	tst	x21, #0x10000
  404e14:	mov	w0, #0xffffffff            	// #-1
  404e18:	cneg	w0, w0, eq  // eq = none
  404e1c:	ldp	x23, x24, [sp, #48]
  404e20:	b	404ca8 <ferror@plt+0x1408>
  404e24:	tbz	w0, #0, 404e44 <ferror@plt+0x15a4>
  404e28:	tst	x21, #0x1
  404e2c:	mov	w0, #0x1                   	// #1
  404e30:	cneg	w0, w0, eq  // eq = none
  404e34:	ldp	x23, x24, [sp, #48]
  404e38:	b	404ca8 <ferror@plt+0x1408>
  404e3c:	mov	w0, #0xffffffff            	// #-1
  404e40:	b	404ca8 <ferror@plt+0x1408>
  404e44:	tbz	w0, #1, 404e5c <ferror@plt+0x15bc>
  404e48:	tst	x21, #0x2
  404e4c:	mov	w0, #0xffffffff            	// #-1
  404e50:	cneg	w0, w0, eq  // eq = none
  404e54:	ldp	x23, x24, [sp, #48]
  404e58:	b	404ca8 <ferror@plt+0x1408>
  404e5c:	ldr	x0, [x19]
  404e60:	ldr	x0, [x0, #8]
  404e64:	ldr	w0, [x0, #8]
  404e68:	cmp	w0, #0x5
  404e6c:	b.eq	404ea4 <ferror@plt+0x1604>  // b.none
  404e70:	ldrb	w1, [x23]
  404e74:	ldrb	w0, [x24]
  404e78:	cmp	w1, #0x2e
  404e7c:	b.eq	404ef0 <ferror@plt+0x1650>  // b.none
  404e80:	cmp	w0, #0x2e
  404e84:	b.eq	404d34 <ferror@plt+0x1494>  // b.none
  404e88:	mov	x1, x24
  404e8c:	mov	x0, x23
  404e90:	ldp	x19, x20, [sp, #16]
  404e94:	ldp	x21, x22, [sp, #32]
  404e98:	ldp	x23, x24, [sp, #48]
  404e9c:	ldp	x29, x30, [sp], #80
  404ea0:	b	4034a0 <strcmp@plt>
  404ea4:	ldr	x0, [x20]
  404ea8:	ldr	x0, [x0, #8]
  404eac:	ldr	w0, [x0, #8]
  404eb0:	cmp	w0, #0x5
  404eb4:	b.ne	404e70 <ferror@plt+0x15d0>  // b.any
  404eb8:	mov	w0, #0x100                 	// #256
  404ebc:	movk	w0, #0x20, lsl #16
  404ec0:	and	w22, w22, w0
  404ec4:	tst	w21, w0
  404ec8:	b.ne	404efc <ferror@plt+0x165c>  // b.any
  404ecc:	ldr	x0, [x19, #56]
  404ed0:	cbz	w22, 404f04 <ferror@plt+0x1664>
  404ed4:	mov	x1, #0x0                   	// #0
  404ed8:	cmp	x1, x0
  404edc:	b.eq	404e70 <ferror@plt+0x15d0>  // b.none
  404ee0:	mov	w0, #0xffffffff            	// #-1
  404ee4:	cneg	w0, w0, cs  // cs = hs, nlast
  404ee8:	ldp	x23, x24, [sp, #48]
  404eec:	b	404ca8 <ferror@plt+0x1408>
  404ef0:	cmp	w0, #0x2e
  404ef4:	b.ne	404ca0 <ferror@plt+0x1400>  // b.any
  404ef8:	b	404e88 <ferror@plt+0x15e8>
  404efc:	cbnz	w22, 404e70 <ferror@plt+0x15d0>
  404f00:	mov	x0, #0x0                   	// #0
  404f04:	ldr	x1, [x20, #56]
  404f08:	b	404ed8 <ferror@plt+0x1638>
  404f0c:	add	x1, x24, x0
  404f10:	ldurb	w0, [x1, #-2]
  404f14:	cmp	w0, #0x2e
  404f18:	mov	w0, #0x1                   	// #1
  404f1c:	b.eq	404d18 <ferror@plt+0x1478>  // b.none
  404f20:	ldp	x23, x24, [sp, #48]
  404f24:	b	404ca8 <ferror@plt+0x1408>
  404f28:	stp	x29, x30, [sp, #-304]!
  404f2c:	mov	x29, sp
  404f30:	stp	x19, x20, [sp, #16]
  404f34:	mov	x19, x0
  404f38:	mov	x20, x1
  404f3c:	stp	x21, x22, [sp, #32]
  404f40:	mov	w22, #0xffffffd0            	// #-48
  404f44:	mov	w21, #0xffffff80            	// #-128
  404f48:	stp	x23, x24, [sp, #48]
  404f4c:	add	x23, sp, #0x100
  404f50:	str	q0, [sp, #128]
  404f54:	str	q1, [sp, #144]
  404f58:	str	q2, [sp, #160]
  404f5c:	str	q3, [sp, #176]
  404f60:	str	q4, [sp, #192]
  404f64:	str	q5, [sp, #208]
  404f68:	str	q6, [sp, #224]
  404f6c:	str	q7, [sp, #240]
  404f70:	stp	x2, x3, [sp, #256]
  404f74:	stp	x4, x5, [sp, #272]
  404f78:	stp	x6, x7, [sp, #288]
  404f7c:	b	404f9c <ferror@plt+0x16fc>
  404f80:	ldr	x2, [x19, #16]
  404f84:	ldr	x0, [x19]
  404f88:	add	x1, x1, x2
  404f8c:	lsl	x1, x1, #1
  404f90:	str	x1, [x19, #16]
  404f94:	bl	4031f0 <xrealloc@plt>
  404f98:	str	x0, [x19]
  404f9c:	ldp	x4, x0, [x19]
  404fa0:	add	x1, sp, #0x130
  404fa4:	ldr	x24, [x19, #16]
  404fa8:	stp	x1, x1, [sp, #96]
  404fac:	add	x3, sp, #0x40
  404fb0:	str	x23, [sp, #112]
  404fb4:	mov	x2, x20
  404fb8:	stp	w22, w21, [sp, #120]
  404fbc:	sub	x24, x24, x0
  404fc0:	add	x0, x4, x0
  404fc4:	mov	x1, x24
  404fc8:	ldp	x6, x7, [sp, #96]
  404fcc:	stp	x6, x7, [sp, #64]
  404fd0:	ldp	x4, x5, [sp, #112]
  404fd4:	stp	x4, x5, [sp, #80]
  404fd8:	bl	403710 <vsnprintf@plt>
  404fdc:	cmp	x24, w0, sxtw
  404fe0:	sxtw	x1, w0
  404fe4:	b.ls	404f80 <ferror@plt+0x16e0>  // b.plast
  404fe8:	ldr	x2, [x19, #8]
  404fec:	ldp	x21, x22, [sp, #32]
  404ff0:	add	x1, x2, x1
  404ff4:	ldp	x23, x24, [sp, #48]
  404ff8:	str	x1, [x19, #8]
  404ffc:	ldp	x19, x20, [sp, #16]
  405000:	ldp	x29, x30, [sp], #304
  405004:	ret
  405008:	stp	x29, x30, [sp, #-112]!
  40500c:	mov	x29, sp
  405010:	stp	x19, x20, [sp, #16]
  405014:	mov	x19, x2
  405018:	stp	x23, x24, [sp, #48]
  40501c:	mov	x23, x1
  405020:	str	x0, [sp, #104]
  405024:	mov	x0, #0x40                  	// #64
  405028:	bl	4032a0 <xmalloc@plt>
  40502c:	mov	x20, x0
  405030:	mov	w1, #0x0                   	// #0
  405034:	mov	x0, x23
  405038:	bl	4031e0 <open@plt>
  40503c:	tbnz	w0, #31, 4051d4 <ferror@plt+0x1934>
  405040:	mov	w1, w0
  405044:	mov	x2, x19
  405048:	stp	x21, x22, [sp, #32]
  40504c:	mov	w21, w0
  405050:	mov	w0, #0x0                   	// #0
  405054:	bl	4036c0 <__fxstat@plt>
  405058:	tbnz	w0, #31, 405274 <ferror@plt+0x19d4>
  40505c:	stp	x25, x26, [sp, #64]
  405060:	stp	x27, x28, [sp, #80]
  405064:	bl	403340 <getpagesize@plt>
  405068:	neg	w1, w0
  40506c:	ldr	x2, [x19, #48]
  405070:	str	x2, [x20, #32]
  405074:	sxtw	x1, w1
  405078:	mov	w3, #0x1                   	// #1
  40507c:	sub	x2, x2, #0x1
  405080:	mov	w4, w21
  405084:	add	x0, x2, w0, sxtw
  405088:	mov	x5, #0x0                   	// #0
  40508c:	and	x1, x0, x1
  405090:	mov	w2, w3
  405094:	mov	x0, #0x0                   	// #0
  405098:	bl	4034d0 <mmap@plt>
  40509c:	mov	x19, x0
  4050a0:	cmn	x0, #0x1
  4050a4:	b.eq	405188 <ferror@plt+0x18e8>  // b.none
  4050a8:	mov	w0, w21
  4050ac:	bl	403390 <close@plt>
  4050b0:	str	x19, [x20, #24]
  4050b4:	cbz	x19, 4051c8 <ferror@plt+0x1928>
  4050b8:	ldr	x24, [x20, #32]
  4050bc:	add	x28, x19, x24
  4050c0:	cmp	x28, x19
  4050c4:	b.ls	405268 <ferror@plt+0x19c8>  // b.plast
  4050c8:	mov	x25, x19
  4050cc:	mov	w26, #0x2d                  	// #45
  4050d0:	mov	x22, #0x0                   	// #0
  4050d4:	mov	w27, #0x0                   	// #0
  4050d8:	mov	x0, #0x0                   	// #0
  4050dc:	b	40515c <ferror@plt+0x18bc>
  4050e0:	cmp	w1, #0xd
  4050e4:	b.ne	4051f4 <ferror@plt+0x1954>  // b.any
  4050e8:	cmp	x28, x21
  4050ec:	b.ls	405100 <ferror@plt+0x1860>  // b.plast
  4050f0:	ldrb	w1, [x19, #1]
  4050f4:	add	x19, x19, #0x2
  4050f8:	cmp	w1, #0xa
  4050fc:	csel	x21, x19, x21, eq  // eq = none
  405100:	add	w4, w27, #0x1
  405104:	add	w1, w27, #0x1
  405108:	cbz	x0, 405114 <ferror@plt+0x1874>
  40510c:	cmp	x1, x22
  405110:	b.ls	405144 <ferror@plt+0x18a4>  // b.plast
  405114:	sub	w26, w26, #0x5
  405118:	str	w4, [sp, #100]
  40511c:	cmp	w26, #0x0
  405120:	csinc	w26, w26, wzr, gt
  405124:	sxtw	x22, w26
  405128:	udiv	x22, x24, x22
  40512c:	add	x22, x22, #0x1
  405130:	cmp	x1, x22
  405134:	csel	x22, x1, x22, cs  // cs = hs, nlast
  405138:	lsl	x1, x22, #3
  40513c:	bl	4031f0 <xrealloc@plt>
  405140:	ldr	w4, [sp, #100]
  405144:	str	x25, [x0, w27, uxtw #3]
  405148:	mov	x19, x21
  40514c:	mov	w27, w4
  405150:	mov	x25, x21
  405154:	cmp	x28, x21
  405158:	b.ls	405200 <ferror@plt+0x1960>  // b.plast
  40515c:	mov	x21, x19
  405160:	ldrb	w1, [x21], #1
  405164:	cmp	w1, #0xa
  405168:	b.ne	4050e0 <ferror@plt+0x1840>  // b.any
  40516c:	cmp	x28, x21
  405170:	b.ls	405100 <ferror@plt+0x1860>  // b.plast
  405174:	ldrb	w1, [x19, #1]
  405178:	add	x19, x19, #0x2
  40517c:	cmp	w1, #0xd
  405180:	csel	x21, x19, x21, eq  // eq = none
  405184:	b	405100 <ferror@plt+0x1860>
  405188:	ldr	x22, [x20, #32]
  40518c:	mov	x0, x22
  405190:	bl	4031d0 <malloc@plt>
  405194:	mov	x19, x0
  405198:	cbz	x0, 4051b8 <ferror@plt+0x1918>
  40519c:	mov	x1, x0
  4051a0:	mov	x2, x22
  4051a4:	mov	w0, w21
  4051a8:	bl	403650 <read@plt>
  4051ac:	ldr	x1, [x20, #32]
  4051b0:	cmp	x0, x1
  4051b4:	b.eq	40524c <ferror@plt+0x19ac>  // b.none
  4051b8:	mov	x0, x19
  4051bc:	bl	403510 <free@plt>
  4051c0:	mov	w0, w21
  4051c4:	bl	403390 <close@plt>
  4051c8:	ldp	x21, x22, [sp, #32]
  4051cc:	ldp	x25, x26, [sp, #64]
  4051d0:	ldp	x27, x28, [sp, #80]
  4051d4:	mov	x0, x20
  4051d8:	mov	x20, #0x0                   	// #0
  4051dc:	bl	403510 <free@plt>
  4051e0:	mov	x0, x20
  4051e4:	ldp	x19, x20, [sp, #16]
  4051e8:	ldp	x23, x24, [sp, #48]
  4051ec:	ldp	x29, x30, [sp], #112
  4051f0:	ret
  4051f4:	mov	x19, x21
  4051f8:	cmp	x28, x21
  4051fc:	b.hi	40515c <ferror@plt+0x18bc>  // b.pmore
  405200:	adrp	x1, 467000 <_bfd_std_section+0x120>
  405204:	add	x1, x1, #0x348
  405208:	mov	x2, #0x100000000           	// #4294967296
  40520c:	str	x2, [x20, #56]
  405210:	ldr	x3, [sp, #104]
  405214:	stp	x3, x23, [x20, #8]
  405218:	ldr	x3, [x1, #24]
  40521c:	str	x0, [x20, #40]
  405220:	stp	w27, wzr, [x20, #48]
  405224:	mov	x0, x20
  405228:	ldp	x21, x22, [sp, #32]
  40522c:	ldp	x25, x26, [sp, #64]
  405230:	ldp	x27, x28, [sp, #80]
  405234:	str	x3, [x20]
  405238:	str	x20, [x1, #24]
  40523c:	ldp	x19, x20, [sp, #16]
  405240:	ldp	x23, x24, [sp, #48]
  405244:	ldp	x29, x30, [sp], #112
  405248:	ret
  40524c:	mov	w0, w21
  405250:	bl	403390 <close@plt>
  405254:	ldr	x24, [x20, #32]
  405258:	str	x19, [x20, #24]
  40525c:	add	x28, x19, x24
  405260:	cmp	x28, x19
  405264:	b.hi	4050c8 <ferror@plt+0x1828>  // b.pmore
  405268:	mov	w27, #0x0                   	// #0
  40526c:	mov	x0, #0x0                   	// #0
  405270:	b	405200 <ferror@plt+0x1960>
  405274:	mov	w0, w21
  405278:	bl	403390 <close@plt>
  40527c:	ldp	x21, x22, [sp, #32]
  405280:	b	4051d4 <ferror@plt+0x1934>
  405284:	nop
  405288:	ldr	w0, [x1, #32]
  40528c:	tbnz	w0, #13, 4052b8 <ferror@plt+0x1a18>
  405290:	adrp	x3, 467000 <_bfd_std_section+0x120>
  405294:	ldr	w4, [x2]
  405298:	ldr	x0, [x1, #40]
  40529c:	ldr	x2, [x3, #984]
  4052a0:	add	x0, x0, x2
  4052a4:	str	x0, [x1, #40]
  4052a8:	cbz	w4, 4052b8 <ferror@plt+0x1a18>
  4052ac:	ldr	x0, [x1, #48]
  4052b0:	add	x2, x0, x2
  4052b4:	str	x2, [x1, #48]
  4052b8:	ret
  4052bc:	nop
  4052c0:	stp	x29, x30, [sp, #-32]!
  4052c4:	adrp	x1, 467000 <_bfd_std_section+0x120>
  4052c8:	mov	x29, sp
  4052cc:	stp	x19, x20, [sp, #16]
  4052d0:	ldr	x19, [x1, #992]
  4052d4:	cbz	x19, 405320 <ferror@plt+0x1a80>
  4052d8:	ldr	x20, [x0]
  4052dc:	nop
  4052e0:	mov	x1, x20
  4052e4:	ldr	x0, [x19]
  4052e8:	bl	4034a0 <strcmp@plt>
  4052ec:	cbz	w0, 405308 <ferror@plt+0x1a68>
  4052f0:	ldr	x19, [x19, #16]
  4052f4:	cbnz	x19, 4052e0 <ferror@plt+0x1a40>
  4052f8:	mov	w0, #0x0                   	// #0
  4052fc:	ldp	x19, x20, [sp, #16]
  405300:	ldp	x29, x30, [sp], #32
  405304:	ret
  405308:	mov	w1, #0x1                   	// #1
  40530c:	str	w1, [x19, #8]
  405310:	mov	w0, w1
  405314:	ldp	x19, x20, [sp, #16]
  405318:	ldp	x29, x30, [sp], #32
  40531c:	ret
  405320:	mov	w0, #0x1                   	// #1
  405324:	ldp	x19, x20, [sp, #16]
  405328:	ldp	x29, x30, [sp], #32
  40532c:	ret
  405330:	cbz	x0, 4053fc <ferror@plt+0x1b5c>
  405334:	stp	x29, x30, [sp, #-48]!
  405338:	mov	x2, x0
  40533c:	mov	x29, sp
  405340:	stp	x19, x20, [sp, #16]
  405344:	adrp	x20, 464000 <warn@@Base+0x2d468>
  405348:	mov	x19, x0
  40534c:	add	x20, x20, #0xb88
  405350:	b	40535c <ferror@plt+0x1abc>
  405354:	ldrh	w1, [x20, w1, sxtw #1]
  405358:	tbnz	w1, #1, 405374 <ferror@plt+0x1ad4>
  40535c:	ldrb	w1, [x2], #1
  405360:	cbnz	w1, 405354 <ferror@plt+0x1ab4>
  405364:	mov	x0, x19
  405368:	ldp	x19, x20, [sp, #16]
  40536c:	ldp	x29, x30, [sp], #48
  405370:	ret
  405374:	str	x21, [sp, #32]
  405378:	adrp	x21, 467000 <_bfd_std_section+0x120>
  40537c:	add	x21, x21, #0x348
  405380:	mov	x0, x19
  405384:	bl	402fd0 <strlen@plt>
  405388:	mov	x2, x0
  40538c:	ldp	x0, x1, [x21, #160]
  405390:	cmp	x1, x2, lsl #1
  405394:	b.cc	405408 <ferror@plt+0x1b68>  // b.lo, b.ul, b.last
  405398:	mov	x2, x19
  40539c:	mov	x4, x0
  4053a0:	ldrb	w1, [x2], #1
  4053a4:	cbz	w1, 4053e8 <ferror@plt+0x1b48>
  4053a8:	mov	w8, #0x5e                  	// #94
  4053ac:	b	4053c0 <ferror@plt+0x1b20>
  4053b0:	strb	w1, [x6], #1
  4053b4:	ldrb	w1, [x2], #1
  4053b8:	mov	x4, x6
  4053bc:	cbz	w1, 4053e8 <ferror@plt+0x1b48>
  4053c0:	ldrh	w3, [x20, w1, sxtw #1]
  4053c4:	mov	x6, x4
  4053c8:	mov	x5, x4
  4053cc:	add	w7, w1, #0x40
  4053d0:	tbz	w3, #1, 4053b0 <ferror@plt+0x1b10>
  4053d4:	strb	w8, [x5], #2
  4053d8:	strb	w7, [x4, #1]
  4053dc:	mov	x4, x5
  4053e0:	ldrb	w1, [x2], #1
  4053e4:	cbnz	w1, 4053c0 <ferror@plt+0x1b20>
  4053e8:	strb	wzr, [x4]
  4053ec:	ldp	x19, x20, [sp, #16]
  4053f0:	ldr	x21, [sp, #32]
  4053f4:	ldp	x29, x30, [sp], #48
  4053f8:	ret
  4053fc:	adrp	x0, 442000 <warn@@Base+0xb468>
  405400:	add	x0, x0, #0x270
  405404:	ret
  405408:	bl	403510 <free@plt>
  40540c:	mov	x0, x19
  405410:	bl	402fd0 <strlen@plt>
  405414:	lsl	x0, x0, #1
  405418:	str	x0, [x21, #168]
  40541c:	add	x0, x0, #0x1
  405420:	bl	4032a0 <xmalloc@plt>
  405424:	str	x0, [x21, #160]
  405428:	b	405398 <ferror@plt+0x1af8>
  40542c:	nop
  405430:	stp	x29, x30, [sp, #-96]!
  405434:	adrp	x3, 467000 <_bfd_std_section+0x120>
  405438:	mov	x29, sp
  40543c:	stp	x19, x20, [sp, #16]
  405440:	mov	x19, x2
  405444:	mov	x20, x1
  405448:	stp	x23, x24, [sp, #48]
  40544c:	mov	x23, #0x0                   	// #0
  405450:	str	x2, [sp, #72]
  405454:	ldr	x24, [x2, #8]
  405458:	stp	x21, x22, [sp, #32]
  40545c:	ldr	w2, [x3, #1016]
  405460:	str	wzr, [sp, #92]
  405464:	mov	x22, x0
  405468:	cbz	w2, 405474 <ferror@plt+0x1bd4>
  40546c:	ldrb	w1, [x24]
  405470:	cbnz	w1, 40558c <ferror@plt+0x1cec>
  405474:	ldr	w1, [x19, #24]
  405478:	mov	x21, #0x0                   	// #0
  40547c:	and	w1, w1, #0x3fff00
  405480:	and	w1, w1, #0xffe001ff
  405484:	cbnz	w1, 4054a4 <ferror@plt+0x1c04>
  405488:	ldr	x3, [x22, #8]
  40548c:	mov	x0, x22
  405490:	add	x2, sp, #0x5c
  405494:	mov	x1, x19
  405498:	ldr	x3, [x3, #536]
  40549c:	blr	x3
  4054a0:	mov	x21, x0
  4054a4:	ldr	x0, [x19, #32]
  4054a8:	adrp	x1, 466000 <_sch_istable+0x1478>
  4054ac:	add	x1, x1, #0xff8
  4054b0:	cmp	x0, x1
  4054b4:	b.eq	405530 <ferror@plt+0x1c90>  // b.none
  4054b8:	mov	x0, x24
  4054bc:	bl	405330 <ferror@plt+0x1a90>
  4054c0:	mov	x2, x0
  4054c4:	cbz	x20, 405548 <ferror@plt+0x1ca8>
  4054c8:	ldp	x3, x0, [x20]
  4054cc:	adrp	x1, 43f000 <warn@@Base+0x8468>
  4054d0:	add	x1, x1, #0x980
  4054d4:	blr	x3
  4054d8:	cbz	x21, 4054e4 <ferror@plt+0x1c44>
  4054dc:	ldrb	w0, [x21]
  4054e0:	cbnz	w0, 405504 <ferror@plt+0x1c64>
  4054e4:	cbz	x23, 4054f0 <ferror@plt+0x1c50>
  4054e8:	mov	x0, x23
  4054ec:	bl	403510 <free@plt>
  4054f0:	ldp	x19, x20, [sp, #16]
  4054f4:	ldp	x21, x22, [sp, #32]
  4054f8:	ldp	x23, x24, [sp, #48]
  4054fc:	ldp	x29, x30, [sp], #96
  405500:	ret
  405504:	ldr	w0, [sp, #92]
  405508:	adrp	x3, 43b000 <warn@@Base+0x4468>
  40550c:	add	x3, x3, #0xee8
  405510:	adrp	x1, 43b000 <warn@@Base+0x4468>
  405514:	cmp	w0, #0x0
  405518:	add	x1, x1, #0xee0
  40551c:	ldp	x4, x0, [x20]
  405520:	mov	x2, x21
  405524:	csel	x1, x1, x3, ne  // ne = any
  405528:	blr	x4
  40552c:	b	4054e4 <ferror@plt+0x1c44>
  405530:	mov	w0, #0x1                   	// #1
  405534:	str	w0, [sp, #92]
  405538:	mov	x0, x24
  40553c:	bl	405330 <ferror@plt+0x1a90>
  405540:	mov	x2, x0
  405544:	cbnz	x20, 4054c8 <ferror@plt+0x1c28>
  405548:	mov	x1, x0
  40554c:	adrp	x0, 43f000 <warn@@Base+0x8468>
  405550:	add	x0, x0, #0x980
  405554:	bl	4037a0 <printf@plt>
  405558:	cbz	x21, 4054e4 <ferror@plt+0x1c44>
  40555c:	ldrb	w0, [x21]
  405560:	cbz	w0, 4054e4 <ferror@plt+0x1c44>
  405564:	ldr	w1, [sp, #92]
  405568:	adrp	x2, 43b000 <warn@@Base+0x4468>
  40556c:	add	x2, x2, #0xee0
  405570:	adrp	x0, 43b000 <warn@@Base+0x4468>
  405574:	cmp	w1, #0x0
  405578:	add	x0, x0, #0xee8
  40557c:	mov	x1, x21
  405580:	csel	x0, x2, x0, ne  // ne = any
  405584:	bl	4037a0 <printf@plt>
  405588:	b	4054e4 <ferror@plt+0x1c44>
  40558c:	adrp	x2, 465000 <memcpy@GLIBC_2.17>
  405590:	mov	x1, x24
  405594:	ldr	w2, [x2, #1204]
  405598:	bl	4035e0 <bfd_demangle@plt>
  40559c:	cmp	x0, #0x0
  4055a0:	mov	x23, x0
  4055a4:	csel	x24, x24, x0, eq  // eq = none
  4055a8:	b	405474 <ferror@plt+0x1bd4>
  4055ac:	nop
  4055b0:	stp	x29, x30, [sp, #-64]!
  4055b4:	mov	x29, sp
  4055b8:	stp	x19, x20, [sp, #16]
  4055bc:	mov	x19, x1
  4055c0:	mov	x20, x2
  4055c4:	stp	x21, x22, [sp, #32]
  4055c8:	mov	x21, x0
  4055cc:	bl	4033e0 <bfd_octets_per_byte@plt>
  4055d0:	ldr	w1, [x19, #32]
  4055d4:	tbz	w1, #20, 4055e8 <ferror@plt+0x1d48>
  4055d8:	ldp	x19, x20, [sp, #16]
  4055dc:	ldp	x21, x22, [sp, #32]
  4055e0:	ldp	x29, x30, [sp], #64
  4055e4:	ret
  4055e8:	mov	w22, w0
  4055ec:	ldr	w20, [x20]
  4055f0:	mov	x0, x19
  4055f4:	bl	4052c0 <ferror@plt+0x1a20>
  4055f8:	cbz	w0, 4055d8 <ferror@plt+0x1d38>
  4055fc:	ldr	x0, [x19]
  405600:	stp	x23, x24, [sp, #48]
  405604:	ldr	w24, [x19, #12]
  405608:	adrp	x23, 466000 <_sch_istable+0x1478>
  40560c:	bl	405330 <ferror@plt+0x1a90>
  405610:	mov	x3, x0
  405614:	ldr	x4, [x19, #56]
  405618:	mov	w2, w20
  40561c:	mov	w1, w24
  405620:	adrp	x0, 43b000 <warn@@Base+0x4468>
  405624:	add	x0, x0, #0xf50
  405628:	adrp	x20, 43b000 <warn@@Base+0x4468>
  40562c:	udiv	x4, x4, x22
  405630:	add	x20, x20, #0xf68
  405634:	bl	4037a0 <printf@plt>
  405638:	ldr	x1, [x23, #3800]
  40563c:	mov	x0, x21
  405640:	ldr	x2, [x19, #40]
  405644:	bl	403760 <bfd_fprintf_vma@plt>
  405648:	mov	x0, x20
  40564c:	bl	4037a0 <printf@plt>
  405650:	ldr	x1, [x23, #3800]
  405654:	mov	x0, x21
  405658:	ldr	x2, [x19, #48]
  40565c:	bl	403760 <bfd_fprintf_vma@plt>
  405660:	ldr	w2, [x19, #112]
  405664:	adrp	x0, 43b000 <warn@@Base+0x4468>
  405668:	ldr	x1, [x19, #144]
  40566c:	add	x0, x0, #0xf70
  405670:	bl	4037a0 <printf@plt>
  405674:	adrp	x0, 467000 <_bfd_std_section+0x120>
  405678:	ldr	w0, [x0, #1020]
  40567c:	cbz	w0, 405a88 <ferror@plt+0x21e8>
  405680:	mov	x0, x20
  405684:	bl	4037a0 <printf@plt>
  405688:	ldr	w0, [x19, #32]
  40568c:	adrp	x20, 442000 <warn@@Base+0xb468>
  405690:	add	x20, x20, #0x270
  405694:	tbnz	w0, #8, 405a5c <ferror@plt+0x21bc>
  405698:	tbnz	w0, #0, 405a30 <ferror@plt+0x2190>
  40569c:	tbnz	w0, #7, 405a04 <ferror@plt+0x2164>
  4056a0:	tbnz	w0, #1, 4059d8 <ferror@plt+0x2138>
  4056a4:	tbnz	w0, #2, 4059ac <ferror@plt+0x210c>
  4056a8:	tbnz	w0, #3, 405980 <ferror@plt+0x20e0>
  4056ac:	tbnz	w0, #4, 405954 <ferror@plt+0x20b4>
  4056b0:	tbnz	w0, #5, 405928 <ferror@plt+0x2088>
  4056b4:	tbnz	w0, #6, 4058fc <ferror@plt+0x205c>
  4056b8:	tbnz	w0, #13, 4058d0 <ferror@plt+0x2030>
  4056bc:	tbnz	w0, #9, 4058a4 <ferror@plt+0x2004>
  4056c0:	tbnz	w0, #15, 405878 <ferror@plt+0x1fd8>
  4056c4:	tbnz	w0, #16, 405854 <ferror@plt+0x1fb4>
  4056c8:	mov	x0, x21
  4056cc:	bl	403460 <bfd_get_arch@plt>
  4056d0:	cmp	w0, #0x26
  4056d4:	ldr	w0, [x19, #32]
  4056d8:	b.eq	4057d0 <ferror@plt+0x1f30>  // b.none
  4056dc:	tbnz	w0, #22, 40582c <ferror@plt+0x1f8c>
  4056e0:	ldr	x1, [x21, #8]
  4056e4:	ldr	w1, [x1, #8]
  4056e8:	cmp	w1, #0x2
  4056ec:	b.eq	405770 <ferror@plt+0x1ed0>  // b.none
  4056f0:	cmp	w1, #0x5
  4056f4:	b.eq	405a98 <ferror@plt+0x21f8>  // b.none
  4056f8:	tbnz	w0, #10, 405804 <ferror@plt+0x1f64>
  4056fc:	tbnz	w0, #25, 405af4 <ferror@plt+0x2254>
  405700:	mov	x0, x21
  405704:	bl	403460 <bfd_get_arch@plt>
  405708:	cmp	w0, #0x34
  40570c:	ldr	w0, [x19, #32]
  405710:	b.eq	4057a4 <ferror@plt+0x1f04>  // b.none
  405714:	tbz	w0, #17, 405758 <ferror@plt+0x1eb8>
  405718:	and	w0, w0, #0xc0000
  40571c:	cmp	w0, #0x80, lsl #12
  405720:	b.eq	405bc0 <ferror@plt+0x2320>  // b.none
  405724:	b.hi	405ae0 <ferror@plt+0x2240>  // b.pmore
  405728:	cbnz	w0, 405acc <ferror@plt+0x222c>
  40572c:	adrp	x2, 43b000 <warn@@Base+0x4468>
  405730:	add	x2, x2, #0xf08
  405734:	nop
  405738:	mov	x1, x20
  40573c:	adrp	x0, 441000 <warn@@Base+0xa468>
  405740:	add	x0, x0, #0x930
  405744:	bl	4037a0 <printf@plt>
  405748:	ldr	x0, [x21, #8]
  40574c:	ldr	w0, [x0, #8]
  405750:	cmp	w0, #0x2
  405754:	b.eq	405b18 <ferror@plt+0x2278>  // b.none
  405758:	ldp	x19, x20, [sp, #16]
  40575c:	mov	w0, #0xa                   	// #10
  405760:	ldp	x21, x22, [sp, #32]
  405764:	ldp	x23, x24, [sp, #48]
  405768:	ldp	x29, x30, [sp], #64
  40576c:	b	403800 <putchar@plt>
  405770:	tbnz	w0, #27, 405b68 <ferror@plt+0x22c8>
  405774:	tbz	w0, #30, 4056f8 <ferror@plt+0x1e58>
  405778:	mov	x1, x20
  40577c:	adrp	x2, 43c000 <warn@@Base+0x5468>
  405780:	adrp	x0, 441000 <warn@@Base+0xa468>
  405784:	add	x2, x2, #0x58
  405788:	add	x0, x0, #0x930
  40578c:	bl	4037a0 <printf@plt>
  405790:	ldr	w0, [x19, #32]
  405794:	adrp	x20, 43c000 <warn@@Base+0x5468>
  405798:	add	x20, x20, #0x4a0
  40579c:	tbz	w0, #10, 4056fc <ferror@plt+0x1e5c>
  4057a0:	b	405804 <ferror@plt+0x1f64>
  4057a4:	tbz	w0, #29, 405714 <ferror@plt+0x1e74>
  4057a8:	mov	x1, x20
  4057ac:	adrp	x2, 43c000 <warn@@Base+0x5468>
  4057b0:	adrp	x0, 441000 <warn@@Base+0xa468>
  4057b4:	add	x2, x2, #0x90
  4057b8:	add	x0, x0, #0x930
  4057bc:	bl	4037a0 <printf@plt>
  4057c0:	adrp	x20, 43c000 <warn@@Base+0x5468>
  4057c4:	ldr	w0, [x19, #32]
  4057c8:	add	x20, x20, #0x4a0
  4057cc:	b	405714 <ferror@plt+0x1e74>
  4057d0:	tbnz	w0, #28, 405b3c <ferror@plt+0x229c>
  4057d4:	tbz	w0, #29, 4056dc <ferror@plt+0x1e3c>
  4057d8:	mov	x1, x20
  4057dc:	adrp	x2, 43c000 <warn@@Base+0x5468>
  4057e0:	adrp	x0, 441000 <warn@@Base+0xa468>
  4057e4:	add	x2, x2, #0x38
  4057e8:	add	x0, x0, #0x930
  4057ec:	bl	4037a0 <printf@plt>
  4057f0:	ldr	w0, [x19, #32]
  4057f4:	adrp	x20, 43c000 <warn@@Base+0x5468>
  4057f8:	add	x20, x20, #0x4a0
  4057fc:	tbz	w0, #22, 4056e0 <ferror@plt+0x1e40>
  405800:	b	40582c <ferror@plt+0x1f8c>
  405804:	mov	x1, x20
  405808:	adrp	x2, 43c000 <warn@@Base+0x5468>
  40580c:	adrp	x0, 441000 <warn@@Base+0xa468>
  405810:	add	x2, x2, #0x78
  405814:	add	x0, x0, #0x930
  405818:	bl	4037a0 <printf@plt>
  40581c:	adrp	x20, 43c000 <warn@@Base+0x5468>
  405820:	ldr	w0, [x19, #32]
  405824:	add	x20, x20, #0x4a0
  405828:	b	4056fc <ferror@plt+0x1e5c>
  40582c:	mov	x1, x20
  405830:	adrp	x2, 43c000 <warn@@Base+0x5468>
  405834:	adrp	x0, 441000 <warn@@Base+0xa468>
  405838:	add	x2, x2, #0x40
  40583c:	add	x0, x0, #0x930
  405840:	bl	4037a0 <printf@plt>
  405844:	adrp	x20, 43c000 <warn@@Base+0x5468>
  405848:	ldr	w0, [x19, #32]
  40584c:	add	x20, x20, #0x4a0
  405850:	b	4056e0 <ferror@plt+0x1e40>
  405854:	mov	x1, x20
  405858:	adrp	x2, 43c000 <warn@@Base+0x5468>
  40585c:	adrp	x0, 441000 <warn@@Base+0xa468>
  405860:	add	x2, x2, #0x20
  405864:	add	x0, x0, #0x930
  405868:	adrp	x20, 43c000 <warn@@Base+0x5468>
  40586c:	bl	4037a0 <printf@plt>
  405870:	add	x20, x20, #0x4a0
  405874:	b	4056c8 <ferror@plt+0x1e28>
  405878:	mov	x1, x20
  40587c:	adrp	x2, 43c000 <warn@@Base+0x5468>
  405880:	adrp	x0, 441000 <warn@@Base+0xa468>
  405884:	add	x2, x2, #0x18
  405888:	add	x0, x0, #0x930
  40588c:	bl	4037a0 <printf@plt>
  405890:	ldr	w0, [x19, #32]
  405894:	adrp	x20, 43c000 <warn@@Base+0x5468>
  405898:	add	x20, x20, #0x4a0
  40589c:	tbz	w0, #16, 4056c8 <ferror@plt+0x1e28>
  4058a0:	b	405854 <ferror@plt+0x1fb4>
  4058a4:	mov	x1, x20
  4058a8:	adrp	x2, 43c000 <warn@@Base+0x5468>
  4058ac:	adrp	x0, 441000 <warn@@Base+0xa468>
  4058b0:	add	x2, x2, #0x8
  4058b4:	add	x0, x0, #0x930
  4058b8:	bl	4037a0 <printf@plt>
  4058bc:	ldr	w0, [x19, #32]
  4058c0:	adrp	x20, 43c000 <warn@@Base+0x5468>
  4058c4:	add	x20, x20, #0x4a0
  4058c8:	tbz	w0, #15, 4056c4 <ferror@plt+0x1e24>
  4058cc:	b	405878 <ferror@plt+0x1fd8>
  4058d0:	mov	x1, x20
  4058d4:	adrp	x2, 43b000 <warn@@Base+0x4468>
  4058d8:	adrp	x0, 441000 <warn@@Base+0xa468>
  4058dc:	add	x2, x2, #0xff8
  4058e0:	add	x0, x0, #0x930
  4058e4:	bl	4037a0 <printf@plt>
  4058e8:	ldr	w0, [x19, #32]
  4058ec:	adrp	x20, 43c000 <warn@@Base+0x5468>
  4058f0:	add	x20, x20, #0x4a0
  4058f4:	tbz	w0, #9, 4056c0 <ferror@plt+0x1e20>
  4058f8:	b	4058a4 <ferror@plt+0x2004>
  4058fc:	mov	x1, x20
  405900:	adrp	x2, 43b000 <warn@@Base+0x4468>
  405904:	adrp	x0, 441000 <warn@@Base+0xa468>
  405908:	add	x2, x2, #0xff0
  40590c:	add	x0, x0, #0x930
  405910:	bl	4037a0 <printf@plt>
  405914:	ldr	w0, [x19, #32]
  405918:	adrp	x20, 43c000 <warn@@Base+0x5468>
  40591c:	add	x20, x20, #0x4a0
  405920:	tbz	w0, #13, 4056bc <ferror@plt+0x1e1c>
  405924:	b	4058d0 <ferror@plt+0x2030>
  405928:	mov	x1, x20
  40592c:	adrp	x2, 43b000 <warn@@Base+0x4468>
  405930:	adrp	x0, 441000 <warn@@Base+0xa468>
  405934:	add	x2, x2, #0xfe8
  405938:	add	x0, x0, #0x930
  40593c:	bl	4037a0 <printf@plt>
  405940:	ldr	w0, [x19, #32]
  405944:	adrp	x20, 43c000 <warn@@Base+0x5468>
  405948:	add	x20, x20, #0x4a0
  40594c:	tbz	w0, #6, 4056b8 <ferror@plt+0x1e18>
  405950:	b	4058fc <ferror@plt+0x205c>
  405954:	mov	x1, x20
  405958:	adrp	x2, 43b000 <warn@@Base+0x4468>
  40595c:	adrp	x0, 441000 <warn@@Base+0xa468>
  405960:	add	x2, x2, #0xfe0
  405964:	add	x0, x0, #0x930
  405968:	bl	4037a0 <printf@plt>
  40596c:	ldr	w0, [x19, #32]
  405970:	adrp	x20, 43c000 <warn@@Base+0x5468>
  405974:	add	x20, x20, #0x4a0
  405978:	tbz	w0, #5, 4056b4 <ferror@plt+0x1e14>
  40597c:	b	405928 <ferror@plt+0x2088>
  405980:	mov	x1, x20
  405984:	adrp	x2, 43b000 <warn@@Base+0x4468>
  405988:	adrp	x0, 441000 <warn@@Base+0xa468>
  40598c:	add	x2, x2, #0xfd0
  405990:	add	x0, x0, #0x930
  405994:	bl	4037a0 <printf@plt>
  405998:	ldr	w0, [x19, #32]
  40599c:	adrp	x20, 43c000 <warn@@Base+0x5468>
  4059a0:	add	x20, x20, #0x4a0
  4059a4:	tbz	w0, #4, 4056b0 <ferror@plt+0x1e10>
  4059a8:	b	405954 <ferror@plt+0x20b4>
  4059ac:	mov	x1, x20
  4059b0:	adrp	x2, 43b000 <warn@@Base+0x4468>
  4059b4:	adrp	x0, 441000 <warn@@Base+0xa468>
  4059b8:	add	x2, x2, #0xfc8
  4059bc:	add	x0, x0, #0x930
  4059c0:	bl	4037a0 <printf@plt>
  4059c4:	ldr	w0, [x19, #32]
  4059c8:	adrp	x20, 43c000 <warn@@Base+0x5468>
  4059cc:	add	x20, x20, #0x4a0
  4059d0:	tbz	w0, #3, 4056ac <ferror@plt+0x1e0c>
  4059d4:	b	405980 <ferror@plt+0x20e0>
  4059d8:	mov	x1, x20
  4059dc:	adrp	x2, 43b000 <warn@@Base+0x4468>
  4059e0:	adrp	x0, 441000 <warn@@Base+0xa468>
  4059e4:	add	x2, x2, #0xfc0
  4059e8:	add	x0, x0, #0x930
  4059ec:	bl	4037a0 <printf@plt>
  4059f0:	ldr	w0, [x19, #32]
  4059f4:	adrp	x20, 43c000 <warn@@Base+0x5468>
  4059f8:	add	x20, x20, #0x4a0
  4059fc:	tbz	w0, #2, 4056a8 <ferror@plt+0x1e08>
  405a00:	b	4059ac <ferror@plt+0x210c>
  405a04:	mov	x1, x20
  405a08:	adrp	x2, 43b000 <warn@@Base+0x4468>
  405a0c:	adrp	x0, 441000 <warn@@Base+0xa468>
  405a10:	add	x2, x2, #0xfb0
  405a14:	add	x0, x0, #0x930
  405a18:	bl	4037a0 <printf@plt>
  405a1c:	ldr	w0, [x19, #32]
  405a20:	adrp	x20, 43c000 <warn@@Base+0x5468>
  405a24:	add	x20, x20, #0x4a0
  405a28:	tbz	w0, #1, 4056a4 <ferror@plt+0x1e04>
  405a2c:	b	4059d8 <ferror@plt+0x2138>
  405a30:	mov	x1, x20
  405a34:	adrp	x2, 43b000 <warn@@Base+0x4468>
  405a38:	adrp	x0, 441000 <warn@@Base+0xa468>
  405a3c:	add	x2, x2, #0xfa8
  405a40:	add	x0, x0, #0x930
  405a44:	bl	4037a0 <printf@plt>
  405a48:	ldr	w0, [x19, #32]
  405a4c:	adrp	x20, 43c000 <warn@@Base+0x5468>
  405a50:	add	x20, x20, #0x4a0
  405a54:	tbz	w0, #7, 4056a0 <ferror@plt+0x1e00>
  405a58:	b	405a04 <ferror@plt+0x2164>
  405a5c:	mov	x1, x20
  405a60:	adrp	x2, 43b000 <warn@@Base+0x4468>
  405a64:	adrp	x0, 441000 <warn@@Base+0xa468>
  405a68:	add	x2, x2, #0xf98
  405a6c:	add	x0, x0, #0x930
  405a70:	bl	4037a0 <printf@plt>
  405a74:	ldr	w0, [x19, #32]
  405a78:	adrp	x20, 43c000 <warn@@Base+0x5468>
  405a7c:	add	x20, x20, #0x4a0
  405a80:	tbz	w0, #0, 40569c <ferror@plt+0x1dfc>
  405a84:	b	405a30 <ferror@plt+0x2190>
  405a88:	adrp	x0, 43b000 <warn@@Base+0x4468>
  405a8c:	add	x0, x0, #0xf80
  405a90:	bl	4037a0 <printf@plt>
  405a94:	b	405680 <ferror@plt+0x1de0>
  405a98:	tbnz	w0, #30, 405b94 <ferror@plt+0x22f4>
  405a9c:	tbz	w0, #31, 4056f8 <ferror@plt+0x1e58>
  405aa0:	mov	x1, x20
  405aa4:	adrp	x2, 43c000 <warn@@Base+0x5468>
  405aa8:	adrp	x0, 441000 <warn@@Base+0xa468>
  405aac:	add	x2, x2, #0x68
  405ab0:	add	x0, x0, #0x930
  405ab4:	bl	4037a0 <printf@plt>
  405ab8:	ldr	w0, [x19, #32]
  405abc:	adrp	x20, 43c000 <warn@@Base+0x5468>
  405ac0:	add	x20, x20, #0x4a0
  405ac4:	tbz	w0, #10, 4056fc <ferror@plt+0x1e5c>
  405ac8:	b	405804 <ferror@plt+0x1f64>
  405acc:	cmp	w0, #0x40, lsl #12
  405ad0:	b.ne	405bcc <ferror@plt+0x232c>  // b.any
  405ad4:	adrp	x2, 43b000 <warn@@Base+0x4468>
  405ad8:	add	x2, x2, #0xef0
  405adc:	b	405738 <ferror@plt+0x1e98>
  405ae0:	cmp	w0, #0xc0, lsl #12
  405ae4:	b.ne	405bcc <ferror@plt+0x232c>  // b.any
  405ae8:	adrp	x2, 43b000 <warn@@Base+0x4468>
  405aec:	add	x2, x2, #0xf38
  405af0:	b	405738 <ferror@plt+0x1e98>
  405af4:	mov	x1, x20
  405af8:	adrp	x2, 43c000 <warn@@Base+0x5468>
  405afc:	adrp	x0, 441000 <warn@@Base+0xa468>
  405b00:	add	x2, x2, #0x88
  405b04:	add	x0, x0, #0x930
  405b08:	adrp	x20, 43c000 <warn@@Base+0x5468>
  405b0c:	bl	4037a0 <printf@plt>
  405b10:	add	x20, x20, #0x4a0
  405b14:	b	405700 <ferror@plt+0x1e60>
  405b18:	ldr	x0, [x19, #224]
  405b1c:	cbz	x0, 405758 <ferror@plt+0x1eb8>
  405b20:	ldr	x2, [x0, #64]
  405b24:	cbz	x2, 405758 <ferror@plt+0x1eb8>
  405b28:	ldp	x1, x2, [x2]
  405b2c:	adrp	x0, 43c000 <warn@@Base+0x5468>
  405b30:	add	x0, x0, #0x98
  405b34:	bl	4037a0 <printf@plt>
  405b38:	b	405758 <ferror@plt+0x1eb8>
  405b3c:	mov	x1, x20
  405b40:	adrp	x2, 43c000 <warn@@Base+0x5468>
  405b44:	adrp	x0, 441000 <warn@@Base+0xa468>
  405b48:	add	x2, x2, #0x30
  405b4c:	add	x0, x0, #0x930
  405b50:	bl	4037a0 <printf@plt>
  405b54:	ldr	w0, [x19, #32]
  405b58:	adrp	x20, 43c000 <warn@@Base+0x5468>
  405b5c:	add	x20, x20, #0x4a0
  405b60:	tbz	w0, #29, 4056dc <ferror@plt+0x1e3c>
  405b64:	b	4057d8 <ferror@plt+0x1f38>
  405b68:	mov	x1, x20
  405b6c:	adrp	x2, 43c000 <warn@@Base+0x5468>
  405b70:	adrp	x0, 441000 <warn@@Base+0xa468>
  405b74:	add	x2, x2, #0x50
  405b78:	add	x0, x0, #0x930
  405b7c:	bl	4037a0 <printf@plt>
  405b80:	ldr	w0, [x19, #32]
  405b84:	adrp	x20, 43c000 <warn@@Base+0x5468>
  405b88:	add	x20, x20, #0x4a0
  405b8c:	tbz	w0, #30, 4056f8 <ferror@plt+0x1e58>
  405b90:	b	405778 <ferror@plt+0x1ed8>
  405b94:	mov	x1, x20
  405b98:	adrp	x2, 43c000 <warn@@Base+0x5468>
  405b9c:	adrp	x0, 441000 <warn@@Base+0xa468>
  405ba0:	add	x2, x2, #0x60
  405ba4:	add	x0, x0, #0x930
  405ba8:	bl	4037a0 <printf@plt>
  405bac:	ldr	w0, [x19, #32]
  405bb0:	adrp	x20, 43c000 <warn@@Base+0x5468>
  405bb4:	add	x20, x20, #0x4a0
  405bb8:	tbz	w0, #31, 4056f8 <ferror@plt+0x1e58>
  405bbc:	b	405aa0 <ferror@plt+0x2200>
  405bc0:	adrp	x2, 43b000 <warn@@Base+0x4468>
  405bc4:	add	x2, x2, #0xf20
  405bc8:	b	405738 <ferror@plt+0x1e98>
  405bcc:	bl	403400 <abort@plt>
  405bd0:	stp	x29, x30, [sp, #-160]!
  405bd4:	adrp	x3, 43d000 <warn@@Base+0x6468>
  405bd8:	add	x3, x3, #0x70
  405bdc:	mov	x29, sp
  405be0:	stp	x21, x22, [sp, #32]
  405be4:	mov	x21, x2
  405be8:	ldp	x8, x9, [x3]
  405bec:	stp	x19, x20, [sp, #16]
  405bf0:	mov	x19, x1
  405bf4:	ldp	x6, x7, [x3, #16]
  405bf8:	mov	x20, x0
  405bfc:	ldp	x4, x5, [x3, #32]
  405c00:	mov	x0, x1
  405c04:	ldp	x2, x3, [x3, #48]
  405c08:	adrp	x1, 43c000 <warn@@Base+0x5468>
  405c0c:	add	x1, x1, #0xb0
  405c10:	stp	x25, x26, [sp, #64]
  405c14:	stp	x8, x9, [sp, #96]
  405c18:	stp	x6, x7, [sp, #112]
  405c1c:	stp	x4, x5, [sp, #128]
  405c20:	stp	x2, x3, [sp, #144]
  405c24:	bl	4034a0 <strcmp@plt>
  405c28:	cbnz	w0, 405d2c <ferror@plt+0x248c>
  405c2c:	ldr	x26, [sp, #96]
  405c30:	ldrb	w0, [x26]
  405c34:	cbz	w0, 405cc4 <ferror@plt+0x2424>
  405c38:	adrp	x25, 43c000 <warn@@Base+0x5468>
  405c3c:	adrp	x22, 404000 <ferror@plt+0x760>
  405c40:	add	x25, x25, #0xd8
  405c44:	add	x22, x22, #0x6b8
  405c48:	stp	x23, x24, [sp, #48]
  405c4c:	adrp	x23, 443000 <warn@@Base+0xc468>
  405c50:	add	x23, x23, #0xb10
  405c54:	mov	x24, #0x0                   	// #0
  405c58:	mov	x1, x26
  405c5c:	mov	x0, x25
  405c60:	mov	w21, w24
  405c64:	str	xzr, [sp, #88]
  405c68:	bl	4037a0 <printf@plt>
  405c6c:	b	405c7c <ferror@plt+0x23dc>
  405c70:	bl	403450 <puts@plt>
  405c74:	mov	x0, x19
  405c78:	bl	403510 <free@plt>
  405c7c:	mov	x4, x23
  405c80:	mov	x3, x22
  405c84:	mov	w2, w21
  405c88:	add	x1, sp, #0x58
  405c8c:	mov	x0, x20
  405c90:	bl	403180 <ctf_dump@plt>
  405c94:	mov	x19, x0
  405c98:	cbnz	x0, 405c70 <ferror@plt+0x23d0>
  405c9c:	mov	x0, x20
  405ca0:	bl	403080 <ctf_errno@plt>
  405ca4:	cbnz	w0, 405cdc <ferror@plt+0x243c>
  405ca8:	add	x0, sp, #0x60
  405cac:	add	x0, x0, x24, lsl #3
  405cb0:	add	x24, x24, #0x1
  405cb4:	ldr	x26, [x0, #8]
  405cb8:	ldrb	w0, [x26]
  405cbc:	cbnz	w0, 405c58 <ferror@plt+0x23b8>
  405cc0:	ldp	x23, x24, [sp, #48]
  405cc4:	mov	w0, #0x0                   	// #0
  405cc8:	ldp	x19, x20, [sp, #16]
  405ccc:	ldp	x21, x22, [sp, #32]
  405cd0:	ldp	x25, x26, [sp, #64]
  405cd4:	ldp	x29, x30, [sp], #160
  405cd8:	ret
  405cdc:	adrp	x1, 43c000 <warn@@Base+0x5468>
  405ce0:	add	x1, x1, #0xe0
  405ce4:	mov	w2, #0x5                   	// #5
  405ce8:	mov	x0, #0x0                   	// #0
  405cec:	bl	403700 <dcgettext@plt>
  405cf0:	mov	x19, x0
  405cf4:	mov	x0, x20
  405cf8:	bl	403080 <ctf_errno@plt>
  405cfc:	bl	403150 <ctf_errmsg@plt>
  405d00:	mov	x2, x0
  405d04:	mov	x1, x26
  405d08:	mov	x0, x19
  405d0c:	bl	4357f0 <ferror@plt+0x31f50>
  405d10:	mov	w0, #0x0                   	// #0
  405d14:	ldp	x19, x20, [sp, #16]
  405d18:	ldp	x21, x22, [sp, #32]
  405d1c:	ldp	x23, x24, [sp, #48]
  405d20:	ldp	x25, x26, [sp, #64]
  405d24:	ldp	x29, x30, [sp], #160
  405d28:	ret
  405d2c:	adrp	x1, 43c000 <warn@@Base+0x5468>
  405d30:	add	x1, x1, #0xb8
  405d34:	mov	w2, #0x5                   	// #5
  405d38:	mov	x0, #0x0                   	// #0
  405d3c:	bl	403700 <dcgettext@plt>
  405d40:	mov	x22, x0
  405d44:	mov	x0, x19
  405d48:	bl	405330 <ferror@plt+0x1a90>
  405d4c:	mov	x1, x0
  405d50:	mov	x0, x22
  405d54:	bl	4037a0 <printf@plt>
  405d58:	mov	x1, x21
  405d5c:	mov	x0, x20
  405d60:	bl	403860 <ctf_import@plt>
  405d64:	b	405c2c <ferror@plt+0x238c>
  405d68:	stp	x29, x30, [sp, #-64]!
  405d6c:	mov	x29, sp
  405d70:	stp	x19, x20, [sp, #16]
  405d74:	mov	x20, x2
  405d78:	mov	x19, x4
  405d7c:	mov	w2, w5
  405d80:	stp	x21, x22, [sp, #32]
  405d84:	mov	x22, x0
  405d88:	mov	x21, x3
  405d8c:	mov	x0, x3
  405d90:	str	x23, [sp, #48]
  405d94:	mov	x23, x1
  405d98:	mov	x1, x4
  405d9c:	bl	4046f8 <ferror@plt+0xe58>
  405da0:	cbz	x20, 405ef4 <ferror@plt+0x2654>
  405da4:	ldp	x2, x0, [x19]
  405da8:	adrp	x1, 43c000 <warn@@Base+0x5468>
  405dac:	add	x1, x1, #0x118
  405db0:	blr	x2
  405db4:	mov	x2, x20
  405db8:	mov	x1, x19
  405dbc:	mov	x0, x22
  405dc0:	bl	405430 <ferror@plt+0x1b90>
  405dc4:	ldr	x0, [x20, #32]
  405dc8:	ldr	x2, [x20, #16]
  405dcc:	ldr	x1, [x0, #40]
  405dd0:	add	x1, x1, x2
  405dd4:	cmp	x21, x1
  405dd8:	b.eq	405e90 <ferror@plt+0x25f0>  // b.none
  405ddc:	ldr	w4, [x22, #72]
  405de0:	mov	w3, #0x42                  	// #66
  405de4:	adrp	x2, 466000 <_sch_istable+0x1478>
  405de8:	add	x2, x2, #0xff8
  405dec:	tst	w4, w3
  405df0:	ccmp	x0, x2, #0x0, ne  // ne = any
  405df4:	ldp	x2, x0, [x19]
  405df8:	b.eq	405e34 <ferror@plt+0x2594>  // b.none
  405dfc:	cmp	x21, x1
  405e00:	b.cs	405e60 <ferror@plt+0x25c0>  // b.hs, b.nlast
  405e04:	adrp	x1, 43c000 <warn@@Base+0x5468>
  405e08:	add	x1, x1, #0x108
  405e0c:	blr	x2
  405e10:	ldr	x0, [x20, #32]
  405e14:	mov	w2, #0x1                   	// #1
  405e18:	ldr	x3, [x20, #16]
  405e1c:	mov	x1, x19
  405e20:	ldr	x0, [x0, #40]
  405e24:	add	x0, x0, x3
  405e28:	sub	x0, x0, x21
  405e2c:	bl	4046f8 <ferror@plt+0xe58>
  405e30:	ldp	x2, x0, [x19]
  405e34:	adrp	x1, 43d000 <warn@@Base+0x6468>
  405e38:	add	x1, x1, #0x290
  405e3c:	blr	x2
  405e40:	adrp	x0, 467000 <_bfd_std_section+0x120>
  405e44:	ldr	w0, [x0, #1024]
  405e48:	cbnz	w0, 405eac <ferror@plt+0x260c>
  405e4c:	ldp	x19, x20, [sp, #16]
  405e50:	ldp	x21, x22, [sp, #32]
  405e54:	ldr	x23, [sp, #48]
  405e58:	ldp	x29, x30, [sp], #64
  405e5c:	ret
  405e60:	b.ls	405e34 <ferror@plt+0x2594>  // b.plast
  405e64:	adrp	x1, 43c000 <warn@@Base+0x5468>
  405e68:	add	x1, x1, #0x110
  405e6c:	blr	x2
  405e70:	ldr	x0, [x20, #32]
  405e74:	mov	x1, x19
  405e78:	ldr	x3, [x20, #16]
  405e7c:	mov	w2, #0x1                   	// #1
  405e80:	ldr	x0, [x0, #40]
  405e84:	sub	x0, x21, x0
  405e88:	sub	x0, x0, x3
  405e8c:	bl	4046f8 <ferror@plt+0xe58>
  405e90:	ldp	x2, x0, [x19]
  405e94:	adrp	x1, 43d000 <warn@@Base+0x6468>
  405e98:	add	x1, x1, #0x290
  405e9c:	blr	x2
  405ea0:	adrp	x0, 467000 <_bfd_std_section+0x120>
  405ea4:	ldr	w0, [x0, #1024]
  405ea8:	cbz	w0, 405e4c <ferror@plt+0x25ac>
  405eac:	ldp	x20, x19, [x19]
  405eb0:	mov	w2, #0x5                   	// #5
  405eb4:	adrp	x1, 43c000 <warn@@Base+0x5468>
  405eb8:	mov	x0, #0x0                   	// #0
  405ebc:	add	x1, x1, #0x120
  405ec0:	bl	403700 <dcgettext@plt>
  405ec4:	ldr	x3, [x23, #40]
  405ec8:	mov	x1, x0
  405ecc:	ldr	x2, [x23, #144]
  405ed0:	mov	x0, x19
  405ed4:	mov	x16, x20
  405ed8:	sub	x2, x2, x3
  405edc:	add	x2, x2, x21
  405ee0:	ldp	x19, x20, [sp, #16]
  405ee4:	ldp	x21, x22, [sp, #32]
  405ee8:	ldr	x23, [sp, #48]
  405eec:	ldp	x29, x30, [sp], #64
  405ef0:	br	x16
  405ef4:	ldp	x20, x22, [x19]
  405ef8:	ldr	x0, [x23]
  405efc:	bl	405330 <ferror@plt+0x1a90>
  405f00:	mov	x2, x0
  405f04:	adrp	x1, 43c000 <warn@@Base+0x5468>
  405f08:	mov	x0, x22
  405f0c:	add	x1, x1, #0x100
  405f10:	blr	x20
  405f14:	ldr	x20, [x23, #40]
  405f18:	ldr	x2, [x19]
  405f1c:	cmp	x21, x20
  405f20:	b.cs	405f4c <ferror@plt+0x26ac>  // b.hs, b.nlast
  405f24:	ldr	x0, [x19, #8]
  405f28:	adrp	x1, 43c000 <warn@@Base+0x5468>
  405f2c:	add	x1, x1, #0x108
  405f30:	blr	x2
  405f34:	sub	x0, x20, x21
  405f38:	mov	w2, #0x1                   	// #1
  405f3c:	mov	x1, x19
  405f40:	bl	4046f8 <ferror@plt+0xe58>
  405f44:	ldp	x2, x0, [x19]
  405f48:	b	405e34 <ferror@plt+0x2594>
  405f4c:	ldr	x0, [x19, #8]
  405f50:	b.ls	405e34 <ferror@plt+0x2594>  // b.plast
  405f54:	adrp	x1, 43c000 <warn@@Base+0x5468>
  405f58:	add	x1, x1, #0x110
  405f5c:	blr	x2
  405f60:	sub	x0, x21, x20
  405f64:	b	405f38 <ferror@plt+0x2698>
  405f68:	stp	x29, x30, [sp, #-208]!
  405f6c:	mov	x29, sp
  405f70:	stp	x25, x26, [sp, #64]
  405f74:	adrp	x25, 467000 <_bfd_std_section+0x120>
  405f78:	add	x25, x25, #0x348
  405f7c:	stp	x19, x20, [sp, #16]
  405f80:	mov	x20, x2
  405f84:	mov	x19, x3
  405f88:	ldr	w5, [x25, #188]
  405f8c:	stp	x21, x22, [sp, #32]
  405f90:	mov	x21, x0
  405f94:	str	x1, [sp, #104]
  405f98:	cbz	w5, 406354 <ferror@plt+0x2ab4>
  405f9c:	adrp	x4, 442000 <warn@@Base+0xb468>
  405fa0:	add	x4, x4, #0x270
  405fa4:	adrp	x0, 43c000 <warn@@Base+0x5468>
  405fa8:	mov	w1, w5
  405fac:	mov	x2, x4
  405fb0:	add	x0, x0, #0x160
  405fb4:	mov	w3, #0xc                   	// #12
  405fb8:	bl	4037a0 <printf@plt>
  405fbc:	cbz	x19, 406340 <ferror@plt+0x2aa0>
  405fc0:	adrp	x22, 465000 <memcpy@GLIBC_2.17>
  405fc4:	add	x22, x22, #0x4b0
  405fc8:	stp	x23, x24, [sp, #48]
  405fcc:	stp	x27, x28, [sp, #80]
  405fd0:	adrp	x28, 43c000 <warn@@Base+0x5468>
  405fd4:	add	x0, x28, #0x110
  405fd8:	stp	x0, xzr, [sp, #112]
  405fdc:	str	xzr, [sp, #128]
  405fe0:	stp	wzr, wzr, [sp, #136]
  405fe4:	nop
  405fe8:	ldr	x28, [x20]
  405fec:	cbz	x28, 4060f8 <ferror@plt+0x2858>
  405ff0:	ldr	x0, [x22, #8]
  405ff4:	ldr	x2, [x28, #8]
  405ff8:	cmn	x0, #0x1
  405ffc:	b.eq	406008 <ferror@plt+0x2768>  // b.none
  406000:	cmp	x0, x2
  406004:	b.hi	406128 <ferror@plt+0x2888>  // b.pmore
  406008:	ldr	x0, [x22, #16]
  40600c:	cmn	x0, #0x1
  406010:	b.eq	40601c <ferror@plt+0x277c>  // b.none
  406014:	cmp	x0, x2
  406018:	b.cc	406128 <ferror@plt+0x2888>  // b.lo, b.ul, b.last
  40601c:	ldr	w0, [x25, #192]
  406020:	cmp	w0, #0x0
  406024:	ldr	x0, [sp, #104]
  406028:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  40602c:	b.ne	406158 <ferror@plt+0x28b8>  // b.any
  406030:	ldr	x26, [x28]
  406034:	mov	x27, #0x0                   	// #0
  406038:	cbz	x26, 406054 <ferror@plt+0x27b4>
  40603c:	ldr	x27, [x26]
  406040:	mov	x26, #0x0                   	// #0
  406044:	cbz	x27, 406054 <ferror@plt+0x27b4>
  406048:	ldr	x0, [x27, #32]
  40604c:	ldr	x26, [x27, #8]
  406050:	ldr	x27, [x0]
  406054:	adrp	x23, 466000 <_sch_istable+0x1478>
  406058:	add	x3, x20, #0x8
  40605c:	mov	x0, x21
  406060:	ldr	x1, [x23, #3800]
  406064:	str	x3, [sp, #96]
  406068:	bl	403760 <bfd_fprintf_vma@plt>
  40606c:	ldr	x0, [x28, #24]
  406070:	cbz	x0, 40630c <ferror@plt+0x2a6c>
  406074:	ldr	x2, [x0, #32]
  406078:	cbz	x2, 406324 <ferror@plt+0x2a84>
  40607c:	ldr	x0, [x21, #8]
  406080:	mov	x24, #0x0                   	// #0
  406084:	ldr	w0, [x0, #8]
  406088:	cmp	w0, #0x5
  40608c:	b.eq	406270 <ferror@plt+0x29d0>  // b.none
  406090:	adrp	x0, 43c000 <warn@@Base+0x5468>
  406094:	mov	x1, x2
  406098:	add	x0, x0, #0x1e0
  40609c:	ldr	x20, [sp, #96]
  4060a0:	bl	4037a0 <printf@plt>
  4060a4:	cbz	x26, 406130 <ferror@plt+0x2890>
  4060a8:	ldr	x2, [x28]
  4060ac:	mov	x0, x21
  4060b0:	mov	x1, #0x0                   	// #0
  4060b4:	ldr	x2, [x2]
  4060b8:	bl	405430 <ferror@plt+0x1b90>
  4060bc:	ldr	x26, [x28, #16]
  4060c0:	cmp	x26, #0x0
  4060c4:	cbz	x26, 4060e4 <ferror@plt+0x2844>
  4060c8:	b.lt	4062f8 <ferror@plt+0x2a58>  // b.tstop
  4060cc:	ldr	x0, [sp, #112]
  4060d0:	bl	4037a0 <printf@plt>
  4060d4:	ldr	x1, [x23, #3800]
  4060d8:	mov	x2, x26
  4060dc:	mov	x0, x21
  4060e0:	bl	403760 <bfd_fprintf_vma@plt>
  4060e4:	cbnz	x24, 406254 <ferror@plt+0x29b4>
  4060e8:	mov	w0, #0xa                   	// #10
  4060ec:	bl	403800 <putchar@plt>
  4060f0:	subs	x19, x19, #0x1
  4060f4:	b.ne	405fe8 <ferror@plt+0x2748>  // b.any
  4060f8:	ldr	x0, [sp, #120]
  4060fc:	cbz	x0, 406104 <ferror@plt+0x2864>
  406100:	bl	403510 <free@plt>
  406104:	ldr	x0, [sp, #128]
  406108:	ldp	x23, x24, [sp, #48]
  40610c:	ldp	x27, x28, [sp, #80]
  406110:	cbz	x0, 406340 <ferror@plt+0x2aa0>
  406114:	ldp	x19, x20, [sp, #16]
  406118:	ldp	x21, x22, [sp, #32]
  40611c:	ldp	x25, x26, [sp, #64]
  406120:	ldp	x29, x30, [sp], #208
  406124:	b	403510 <free@plt>
  406128:	add	x20, x20, #0x8
  40612c:	b	4060f0 <ferror@plt+0x2850>
  406130:	cmp	x27, #0x0
  406134:	adrp	x0, 43c000 <warn@@Base+0x5468>
  406138:	add	x0, x0, #0x150
  40613c:	csel	x0, x0, x27, eq  // eq = none
  406140:	bl	405330 <ferror@plt+0x1a90>
  406144:	mov	x1, x0
  406148:	adrp	x0, 43c000 <warn@@Base+0x5468>
  40614c:	add	x0, x0, #0x200
  406150:	bl	4037a0 <printf@plt>
  406154:	b	4060bc <ferror@plt+0x281c>
  406158:	ldr	x0, [x21, #8]
  40615c:	mov	x3, x2
  406160:	ldr	x1, [x25, #80]
  406164:	add	x7, sp, #0xa4
  406168:	ldr	x2, [sp, #104]
  40616c:	add	x6, sp, #0xa0
  406170:	ldr	x9, [x0, #568]
  406174:	add	x5, sp, #0xb0
  406178:	add	x4, sp, #0xa8
  40617c:	mov	x0, x21
  406180:	blr	x9
  406184:	cbz	w0, 40624c <ferror@plt+0x29ac>
  406188:	ldr	x23, [sp, #176]
  40618c:	cbz	x23, 4061d4 <ferror@plt+0x2934>
  406190:	ldr	x0, [sp, #128]
  406194:	cbz	x0, 4063d8 <ferror@plt+0x2b38>
  406198:	mov	x1, x0
  40619c:	mov	x0, x23
  4061a0:	bl	4034a0 <strcmp@plt>
  4061a4:	cbz	w0, 4061d4 <ferror@plt+0x2934>
  4061a8:	mov	x0, x23
  4061ac:	bl	405330 <ferror@plt+0x1a90>
  4061b0:	adrp	x2, 43c000 <warn@@Base+0x5468>
  4061b4:	mov	x1, x0
  4061b8:	add	x0, x2, #0x208
  4061bc:	bl	4037a0 <printf@plt>
  4061c0:	ldr	x0, [sp, #128]
  4061c4:	bl	403510 <free@plt>
  4061c8:	ldr	x0, [sp, #176]
  4061cc:	bl	4032d0 <xstrdup@plt>
  4061d0:	str	x0, [sp, #128]
  4061d4:	ldr	w0, [sp, #160]
  4061d8:	cbz	w0, 40624c <ferror@plt+0x29ac>
  4061dc:	ldr	w1, [sp, #136]
  4061e0:	cmp	w0, w1
  4061e4:	ldr	x0, [sp, #168]
  4061e8:	b.eq	4063b0 <ferror@plt+0x2b10>  // b.none
  4061ec:	ldr	w3, [sp, #164]
  4061f0:	cbz	w3, 406374 <ferror@plt+0x2ad4>
  4061f4:	cbz	x0, 406398 <ferror@plt+0x2af8>
  4061f8:	bl	405330 <ferror@plt+0x1a90>
  4061fc:	mov	x1, x0
  406200:	ldr	w2, [sp, #160]
  406204:	adrp	x0, 43c000 <warn@@Base+0x5468>
  406208:	add	x0, x0, #0x180
  40620c:	bl	4037a0 <printf@plt>
  406210:	ldr	w0, [sp, #160]
  406214:	str	w0, [sp, #136]
  406218:	ldr	w0, [sp, #164]
  40621c:	str	w0, [sp, #140]
  406220:	ldr	x0, [sp, #120]
  406224:	cbz	x0, 40622c <ferror@plt+0x298c>
  406228:	bl	403510 <free@plt>
  40622c:	ldr	x0, [sp, #168]
  406230:	str	x0, [sp, #120]
  406234:	cbz	x0, 40624c <ferror@plt+0x29ac>
  406238:	ldr	x0, [sp, #120]
  40623c:	bl	4032d0 <xstrdup@plt>
  406240:	str	x0, [sp, #120]
  406244:	ldr	x2, [x28, #8]
  406248:	b	406030 <ferror@plt+0x2790>
  40624c:	ldr	x2, [x28, #8]
  406250:	b	406030 <ferror@plt+0x2790>
  406254:	ldr	x0, [sp, #112]
  406258:	bl	4037a0 <printf@plt>
  40625c:	ldr	x1, [x23, #3800]
  406260:	mov	x2, x24
  406264:	mov	x0, x21
  406268:	bl	403760 <bfd_fprintf_vma@plt>
  40626c:	b	4060e8 <ferror@plt+0x2848>
  406270:	ldr	x0, [x21, #248]
  406274:	ldrh	w0, [x0, #58]
  406278:	cmp	w0, #0x2b
  40627c:	ccmp	x19, #0x1, #0x4, eq  // eq = none
  406280:	b.le	406090 <ferror@plt+0x27f0>
  406284:	mov	x0, x2
  406288:	adrp	x1, 43c000 <warn@@Base+0x5468>
  40628c:	add	x1, x1, #0x1c0
  406290:	str	x2, [sp, #144]
  406294:	bl	4034a0 <strcmp@plt>
  406298:	ldr	x2, [sp, #144]
  40629c:	cbnz	w0, 406090 <ferror@plt+0x27f0>
  4062a0:	ldr	x5, [x20, #8]
  4062a4:	cbz	x5, 406090 <ferror@plt+0x27f0>
  4062a8:	ldr	x0, [x5, #24]
  4062ac:	cbz	x0, 406090 <ferror@plt+0x27f0>
  4062b0:	ldr	x1, [x5, #8]
  4062b4:	ldr	x6, [x28, #8]
  4062b8:	cmp	x6, x1
  4062bc:	b.ne	406090 <ferror@plt+0x27f0>  // b.any
  4062c0:	ldr	x0, [x0, #32]
  4062c4:	adrp	x1, 43c000 <warn@@Base+0x5468>
  4062c8:	add	x1, x1, #0x1d0
  4062cc:	str	x5, [sp, #152]
  4062d0:	bl	4034a0 <strcmp@plt>
  4062d4:	ldr	x2, [sp, #144]
  4062d8:	cbnz	w0, 406090 <ferror@plt+0x27f0>
  4062dc:	ldr	x5, [sp, #152]
  4062e0:	add	x0, x20, #0x10
  4062e4:	adrp	x2, 43c000 <warn@@Base+0x5468>
  4062e8:	add	x2, x2, #0x140
  4062ec:	str	x0, [sp, #96]
  4062f0:	ldr	x24, [x5, #16]
  4062f4:	b	406090 <ferror@plt+0x27f0>
  4062f8:	neg	x26, x26
  4062fc:	adrp	x0, 43c000 <warn@@Base+0x5468>
  406300:	add	x0, x0, #0x108
  406304:	bl	4037a0 <printf@plt>
  406308:	b	4060d4 <ferror@plt+0x2834>
  40630c:	adrp	x0, 43c000 <warn@@Base+0x5468>
  406310:	mov	x24, #0x0                   	// #0
  406314:	add	x0, x0, #0x1a8
  406318:	ldr	x20, [sp, #96]
  40631c:	bl	4037a0 <printf@plt>
  406320:	b	4060a4 <ferror@plt+0x2804>
  406324:	ldr	w1, [x0]
  406328:	mov	x24, #0x0                   	// #0
  40632c:	adrp	x0, 43c000 <warn@@Base+0x5468>
  406330:	add	x0, x0, #0x1f0
  406334:	ldr	x20, [sp, #96]
  406338:	bl	4037a0 <printf@plt>
  40633c:	b	4060a4 <ferror@plt+0x2804>
  406340:	ldp	x19, x20, [sp, #16]
  406344:	ldp	x21, x22, [sp, #32]
  406348:	ldp	x25, x26, [sp, #64]
  40634c:	ldp	x29, x30, [sp], #208
  406350:	ret
  406354:	add	x1, sp, #0xb0
  406358:	mov	x2, #0xffffffffffffffff    	// #-1
  40635c:	bl	4036a0 <bfd_sprintf_vma@plt>
  406360:	add	x0, sp, #0xb0
  406364:	bl	402fd0 <strlen@plt>
  406368:	sub	w5, w0, #0x7
  40636c:	str	w5, [x25, #188]
  406370:	b	405f9c <ferror@plt+0x26fc>
  406374:	cbz	x0, 4063a4 <ferror@plt+0x2b04>
  406378:	bl	405330 <ferror@plt+0x1a90>
  40637c:	mov	x1, x0
  406380:	ldr	w3, [sp, #164]
  406384:	ldr	w2, [sp, #160]
  406388:	adrp	x0, 43c000 <warn@@Base+0x5468>
  40638c:	add	x0, x0, #0x188
  406390:	bl	4037a0 <printf@plt>
  406394:	b	406210 <ferror@plt+0x2970>
  406398:	adrp	x1, 43c000 <warn@@Base+0x5468>
  40639c:	add	x1, x1, #0x138
  4063a0:	b	406200 <ferror@plt+0x2960>
  4063a4:	adrp	x1, 43c000 <warn@@Base+0x5468>
  4063a8:	add	x1, x1, #0x138
  4063ac:	b	406384 <ferror@plt+0x2ae4>
  4063b0:	ldr	x1, [sp, #120]
  4063b4:	cmp	x0, #0x0
  4063b8:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4063bc:	b.ne	4063f4 <ferror@plt+0x2b54>  // b.any
  4063c0:	ldr	w0, [sp, #140]
  4063c4:	ldr	w3, [sp, #164]
  4063c8:	cmp	w3, w0
  4063cc:	b.eq	40624c <ferror@plt+0x29ac>  // b.none
  4063d0:	ldr	x0, [sp, #168]
  4063d4:	b	4061f0 <ferror@plt+0x2950>
  4063d8:	mov	x0, x23
  4063dc:	bl	405330 <ferror@plt+0x1a90>
  4063e0:	adrp	x2, 43c000 <warn@@Base+0x5468>
  4063e4:	mov	x1, x0
  4063e8:	add	x0, x2, #0x208
  4063ec:	bl	4037a0 <printf@plt>
  4063f0:	b	4061c8 <ferror@plt+0x2928>
  4063f4:	bl	4030d0 <filename_cmp@plt>
  4063f8:	cbz	w0, 4063c0 <ferror@plt+0x2b20>
  4063fc:	ldr	w3, [sp, #164]
  406400:	ldr	x0, [sp, #168]
  406404:	b	4061f0 <ferror@plt+0x2950>
  406408:	stp	x29, x30, [sp, #-240]!
  40640c:	mov	x29, sp
  406410:	stp	x27, x28, [sp, #80]
  406414:	mov	x27, x1
  406418:	str	x0, [sp, #120]
  40641c:	str	xzr, [sp, #168]
  406420:	bl	4033e0 <bfd_octets_per_byte@plt>
  406424:	ldr	w1, [x27, #32]
  406428:	str	w0, [sp, #132]
  40642c:	tbnz	w1, #8, 40643c <ferror@plt+0x2b9c>
  406430:	ldp	x27, x28, [sp, #80]
  406434:	ldp	x29, x30, [sp], #240
  406438:	ret
  40643c:	mov	x0, x27
  406440:	bl	4052c0 <ferror@plt+0x1a20>
  406444:	cbz	w0, 406430 <ferror@plt+0x2b90>
  406448:	ldr	x2, [x27, #56]
  40644c:	cbz	x2, 406430 <ferror@plt+0x2b90>
  406450:	adrp	x0, 465000 <memcpy@GLIBC_2.17>
  406454:	add	x0, x0, #0x4b0
  406458:	str	xzr, [sp, #112]
  40645c:	ldr	x1, [x0, #8]
  406460:	cmn	x1, #0x1
  406464:	b.eq	406478 <ferror@plt+0x2bd8>  // b.none
  406468:	ldr	x3, [x27, #40]
  40646c:	subs	x1, x1, x3
  406470:	csel	x1, x1, xzr, cs  // cs = hs, nlast
  406474:	str	x1, [sp, #112]
  406478:	ldr	w1, [sp, #132]
  40647c:	ldr	x0, [x0, #16]
  406480:	udiv	x2, x2, x1
  406484:	cmn	x0, #0x1
  406488:	stp	x2, x1, [sp, #136]
  40648c:	b.eq	4064ac <ferror@plt+0x2c0c>  // b.none
  406490:	ldr	x1, [x27, #40]
  406494:	cmp	x0, x1
  406498:	b.cc	406430 <ferror@plt+0x2b90>  // b.lo, b.ul, b.last
  40649c:	sub	x0, x0, x1
  4064a0:	cmp	x2, x0
  4064a4:	csel	x0, x2, x0, ls  // ls = plast
  4064a8:	str	x0, [sp, #136]
  4064ac:	ldr	x0, [sp, #112]
  4064b0:	ldr	x1, [sp, #136]
  4064b4:	cmp	x0, x1
  4064b8:	b.cs	406430 <ferror@plt+0x2b90>  // b.hs, b.nlast
  4064bc:	mov	w2, #0x5                   	// #5
  4064c0:	adrp	x1, 43c000 <warn@@Base+0x5468>
  4064c4:	mov	x0, #0x0                   	// #0
  4064c8:	add	x1, x1, #0x210
  4064cc:	stp	x19, x20, [sp, #16]
  4064d0:	bl	403700 <dcgettext@plt>
  4064d4:	mov	x19, x0
  4064d8:	ldr	x0, [x27]
  4064dc:	bl	405330 <ferror@plt+0x1a90>
  4064e0:	mov	x1, x0
  4064e4:	mov	x0, x19
  4064e8:	bl	4037a0 <printf@plt>
  4064ec:	adrp	x0, 467000 <_bfd_std_section+0x120>
  4064f0:	ldr	w0, [x0, #1024]
  4064f4:	cbnz	w0, 4067e8 <ferror@plt+0x2f48>
  4064f8:	mov	w0, #0xa                   	// #10
  4064fc:	bl	403800 <putchar@plt>
  406500:	ldr	x0, [sp, #120]
  406504:	add	x2, sp, #0xa8
  406508:	mov	x1, x27
  40650c:	bl	403320 <bfd_get_full_section_contents@plt>
  406510:	cbz	w0, 4067ac <ferror@plt+0x2f0c>
  406514:	ldp	x3, x0, [sp, #112]
  406518:	add	x1, sp, #0xb0
  40651c:	ldr	x2, [x27, #40]
  406520:	stp	x21, x22, [sp, #32]
  406524:	stp	x23, x24, [sp, #48]
  406528:	add	x2, x3, x2
  40652c:	stp	x25, x26, [sp, #64]
  406530:	bl	4036a0 <bfd_sprintf_vma@plt>
  406534:	add	x0, sp, #0xb0
  406538:	bl	402fd0 <strlen@plt>
  40653c:	ldrb	w1, [sp, #176]
  406540:	mov	x3, #0x0                   	// #0
  406544:	b	406558 <ferror@plt+0x2cb8>
  406548:	add	x1, sp, #0xb0
  40654c:	ldrb	w1, [x1, x2]
  406550:	cbz	w1, 406564 <ferror@plt+0x2cc4>
  406554:	mov	x3, x2
  406558:	add	x2, x3, #0x1
  40655c:	cmp	w1, #0x30
  406560:	b.eq	406548 <ferror@plt+0x2ca8>  // b.none
  406564:	sub	w24, w0, w3
  406568:	mov	w0, #0x4                   	// #4
  40656c:	ldr	x2, [x27, #40]
  406570:	cmp	w24, #0x4
  406574:	ldr	x3, [sp, #136]
  406578:	csel	w24, w24, w0, ge  // ge = tcont
  40657c:	ldr	x0, [sp, #120]
  406580:	sub	x2, x2, #0x1
  406584:	add	x1, sp, #0xb0
  406588:	add	x2, x2, x3
  40658c:	bl	4036a0 <bfd_sprintf_vma@plt>
  406590:	add	x0, sp, #0xb0
  406594:	bl	402fd0 <strlen@plt>
  406598:	ldrb	w1, [sp, #176]
  40659c:	mov	x3, #0x0                   	// #0
  4065a0:	b	4065b4 <ferror@plt+0x2d14>
  4065a4:	add	x1, sp, #0xb0
  4065a8:	ldrb	w1, [x1, x2]
  4065ac:	cbz	w1, 4065c0 <ferror@plt+0x2d20>
  4065b0:	mov	x3, x2
  4065b4:	add	x2, x3, #0x1
  4065b8:	cmp	w1, #0x30
  4065bc:	b.eq	4065a4 <ferror@plt+0x2d04>  // b.none
  4065c0:	sub	w3, w0, w3
  4065c4:	adrp	x23, 466000 <_sch_istable+0x1478>
  4065c8:	ldp	x0, x1, [sp, #136]
  4065cc:	cmp	w3, w24
  4065d0:	csel	w24, w3, w24, ge  // ge = tcont
  4065d4:	add	x23, x23, #0xed8
  4065d8:	mul	x22, x0, x1
  4065dc:	adrp	x0, 464000 <warn@@Base+0x2d468>
  4065e0:	add	x0, x0, #0xb88
  4065e4:	str	x0, [sp, #104]
  4065e8:	sxtw	x0, w24
  4065ec:	str	x0, [sp, #152]
  4065f0:	ldp	x3, x0, [sp, #112]
  4065f4:	add	x1, sp, #0xb0
  4065f8:	ldr	x2, [x27, #40]
  4065fc:	add	x2, x3, x2
  406600:	bl	4036a0 <bfd_sprintf_vma@plt>
  406604:	add	x0, sp, #0xb0
  406608:	bl	402fd0 <strlen@plt>
  40660c:	mov	x20, x0
  406610:	ldr	x1, [x23]
  406614:	mov	w0, #0x20                  	// #32
  406618:	mov	w19, w20
  40661c:	bl	4030b0 <putc@plt>
  406620:	cmp	w24, w20
  406624:	b.le	406644 <ferror@plt+0x2da4>
  406628:	ldr	x1, [x23]
  40662c:	add	w19, w19, #0x1
  406630:	mov	w0, #0x30                  	// #48
  406634:	bl	4030b0 <putc@plt>
  406638:	cmp	w24, w19
  40663c:	b.ne	406628 <ferror@plt+0x2d88>  // b.any
  406640:	mov	w19, w24
  406644:	ldr	x2, [sp, #152]
  406648:	sxtw	x0, w19
  40664c:	ldr	x3, [sp, #112]
  406650:	sub	x0, x0, x2
  406654:	ldr	x2, [sp, #144]
  406658:	ldr	x1, [x23]
  40665c:	mul	x21, x2, x3
  406660:	add	x2, sp, #0xb0
  406664:	add	x0, x2, x0
  406668:	bl	402fe0 <fputs@plt>
  40666c:	ldr	x1, [x23]
  406670:	mov	w0, #0x20                  	// #32
  406674:	bl	4030b0 <putc@plt>
  406678:	add	x0, x21, #0x10
  40667c:	cmp	x0, x21
  406680:	b.ls	406810 <ferror@plt+0x2f70>  // b.plast
  406684:	add	x19, x21, #0x1
  406688:	mov	x20, #0x10                  	// #16
  40668c:	cmp	x0, x19
  406690:	adrp	x26, 43b000 <warn@@Base+0x4468>
  406694:	csinc	x20, x20, xzr, cs  // cs = hs, nlast
  406698:	adrp	x25, 43c000 <warn@@Base+0x5468>
  40669c:	add	x26, x26, #0xf68
  4066a0:	add	x20, x20, x21
  4066a4:	mov	x28, x21
  4066a8:	add	x25, x25, #0x278
  4066ac:	b	4066d8 <ferror@plt+0x2e38>
  4066b0:	ldr	x1, [sp, #168]
  4066b4:	mov	x0, x25
  4066b8:	ldrb	w1, [x1, x28]
  4066bc:	bl	4037a0 <printf@plt>
  4066c0:	and	x0, x28, #0x3
  4066c4:	add	x28, x28, #0x1
  4066c8:	cmp	x0, #0x3
  4066cc:	b.eq	4066f8 <ferror@plt+0x2e58>  // b.none
  4066d0:	cmp	x20, x28
  4066d4:	b.eq	406708 <ferror@plt+0x2e68>  // b.none
  4066d8:	cmp	x22, x28
  4066dc:	b.hi	4066b0 <ferror@plt+0x2e10>  // b.pmore
  4066e0:	mov	x0, x26
  4066e4:	bl	4037a0 <printf@plt>
  4066e8:	and	x0, x28, #0x3
  4066ec:	add	x28, x28, #0x1
  4066f0:	cmp	x0, #0x3
  4066f4:	b.ne	4066d0 <ferror@plt+0x2e30>  // b.any
  4066f8:	mov	w0, #0x20                  	// #32
  4066fc:	bl	403800 <putchar@plt>
  406700:	cmp	x20, x28
  406704:	b.ne	4066d8 <ferror@plt+0x2e38>  // b.any
  406708:	mov	w25, #0x2e                  	// #46
  40670c:	mov	w0, #0x20                  	// #32
  406710:	bl	403800 <putchar@plt>
  406714:	b	406744 <ferror@plt+0x2ea4>
  406718:	ldr	x0, [sp, #168]
  40671c:	ldr	x1, [sp, #104]
  406720:	ldrb	w0, [x0, x21]
  406724:	mov	x21, x19
  406728:	ldrh	w1, [x1, w0, sxtw #1]
  40672c:	tst	x1, #0x10
  406730:	csel	w0, w0, w25, ne  // ne = any
  406734:	bl	403800 <putchar@plt>
  406738:	cmp	x20, x19
  40673c:	b.eq	406760 <ferror@plt+0x2ec0>  // b.none
  406740:	add	x19, x19, #0x1
  406744:	cmp	x22, x21
  406748:	b.hi	406718 <ferror@plt+0x2e78>  // b.pmore
  40674c:	mov	w0, #0x20                  	// #32
  406750:	bl	403800 <putchar@plt>
  406754:	cmp	x20, x19
  406758:	mov	x21, x19
  40675c:	b.ne	406740 <ferror@plt+0x2ea0>  // b.any
  406760:	ldr	x1, [x23]
  406764:	mov	w0, #0xa                   	// #10
  406768:	bl	4030b0 <putc@plt>
  40676c:	ldr	w1, [sp, #132]
  406770:	mov	w0, #0x10                  	// #16
  406774:	udiv	w0, w0, w1
  406778:	ldr	x1, [sp, #112]
  40677c:	add	x0, x1, x0
  406780:	str	x0, [sp, #112]
  406784:	ldr	x1, [sp, #136]
  406788:	cmp	x1, x0
  40678c:	b.hi	4065f0 <ferror@plt+0x2d50>  // b.pmore
  406790:	ldr	x0, [sp, #168]
  406794:	bl	403510 <free@plt>
  406798:	ldp	x19, x20, [sp, #16]
  40679c:	ldp	x21, x22, [sp, #32]
  4067a0:	ldp	x23, x24, [sp, #48]
  4067a4:	ldp	x25, x26, [sp, #64]
  4067a8:	b	406430 <ferror@plt+0x2b90>
  4067ac:	adrp	x1, 43c000 <warn@@Base+0x5468>
  4067b0:	add	x1, x1, #0x250
  4067b4:	mov	w2, #0x5                   	// #5
  4067b8:	mov	x0, #0x0                   	// #0
  4067bc:	bl	403700 <dcgettext@plt>
  4067c0:	mov	x19, x0
  4067c4:	ldr	x20, [x27]
  4067c8:	bl	403260 <bfd_get_error@plt>
  4067cc:	bl	4036e0 <bfd_errmsg@plt>
  4067d0:	mov	x2, x0
  4067d4:	mov	x1, x20
  4067d8:	mov	x0, x19
  4067dc:	bl	4357f0 <ferror@plt+0x31f50>
  4067e0:	ldp	x19, x20, [sp, #16]
  4067e4:	b	406430 <ferror@plt+0x2b90>
  4067e8:	mov	w2, #0x5                   	// #5
  4067ec:	adrp	x1, 43c000 <warn@@Base+0x5468>
  4067f0:	mov	x0, #0x0                   	// #0
  4067f4:	add	x1, x1, #0x228
  4067f8:	bl	403700 <dcgettext@plt>
  4067fc:	ldr	x2, [sp, #112]
  406800:	ldr	x1, [x27, #144]
  406804:	add	x1, x2, x1
  406808:	bl	4037a0 <printf@plt>
  40680c:	b	4064f8 <ferror@plt+0x2c58>
  406810:	mov	w0, #0x20                  	// #32
  406814:	bl	403800 <putchar@plt>
  406818:	b	406760 <ferror@plt+0x2ec0>
  40681c:	nop
  406820:	ldr	w0, [x1, #32]
  406824:	tbz	w0, #20, 40682c <ferror@plt+0x2f8c>
  406828:	ret
  40682c:	stp	x29, x30, [sp, #-32]!
  406830:	mov	x0, x1
  406834:	mov	x29, sp
  406838:	stp	x19, x20, [sp, #16]
  40683c:	mov	x19, x1
  406840:	mov	x20, x2
  406844:	bl	4052c0 <ferror@plt+0x1a20>
  406848:	cbz	w0, 406864 <ferror@plt+0x2fc4>
  40684c:	ldr	x0, [x19]
  406850:	bl	402fd0 <strlen@plt>
  406854:	ldr	w1, [x20]
  406858:	cmp	w0, w1
  40685c:	b.le	406864 <ferror@plt+0x2fc4>
  406860:	str	w0, [x20]
  406864:	ldp	x19, x20, [sp, #16]
  406868:	ldp	x29, x30, [sp], #32
  40686c:	ret
  406870:	stp	x29, x30, [sp, #-96]!
  406874:	mov	x29, sp
  406878:	stp	x21, x22, [sp, #32]
  40687c:	stp	x23, x24, [sp, #48]
  406880:	adrp	x23, 467000 <_bfd_std_section+0x120>
  406884:	add	x23, x23, #0x348
  406888:	cbz	w0, 406a14 <ferror@plt+0x3174>
  40688c:	ldr	x22, [x23, #48]
  406890:	adrp	x0, 43c000 <warn@@Base+0x5468>
  406894:	add	x0, x0, #0x280
  406898:	ldr	x21, [x23, #88]
  40689c:	bl	403450 <puts@plt>
  4068a0:	cmp	x22, #0x0
  4068a4:	cbz	x22, 406a30 <ferror@plt+0x3190>
  4068a8:	stp	x19, x20, [sp, #16]
  4068ac:	mov	x19, #0x0                   	// #0
  4068b0:	b.le	406a88 <ferror@plt+0x31e8>
  4068b4:	adrp	x24, 43c000 <warn@@Base+0x5468>
  4068b8:	add	x24, x24, #0x2d0
  4068bc:	stp	x25, x26, [sp, #64]
  4068c0:	adrp	x25, 465000 <memcpy@GLIBC_2.17>
  4068c4:	add	x25, x25, #0x4b0
  4068c8:	b	406944 <ferror@plt+0x30a4>
  4068cc:	ldr	x0, [x0, #32]
  4068d0:	bl	4052c0 <ferror@plt+0x1a20>
  4068d4:	cbz	w0, 406938 <ferror@plt+0x3098>
  4068d8:	ldr	w0, [x23, #196]
  4068dc:	ldr	x2, [x21, x19, lsl #3]
  4068e0:	cbnz	w0, 406900 <ferror@plt+0x3060>
  4068e4:	ldr	x3, [x20, #8]
  4068e8:	mov	x1, x2
  4068ec:	mov	x0, x20
  4068f0:	ldr	x2, [x3, #552]
  4068f4:	blr	x2
  4068f8:	cbnz	w0, 406938 <ferror@plt+0x3098>
  4068fc:	ldr	x2, [x21, x19, lsl #3]
  406900:	ldr	w0, [x23, #176]
  406904:	ldr	x26, [x2, #8]
  406908:	cmp	w0, #0x0
  40690c:	ccmp	x26, #0x0, #0x4, ne  // ne = any
  406910:	b.ne	4069b4 <ferror@plt+0x3114>  // b.any
  406914:	ldr	x4, [x20, #8]
  406918:	adrp	x1, 466000 <_sch_istable+0x1478>
  40691c:	mov	x0, x20
  406920:	mov	w3, #0x2                   	// #2
  406924:	ldr	x1, [x1, #3800]
  406928:	ldr	x4, [x4, #520]
  40692c:	blr	x4
  406930:	mov	w0, #0xa                   	// #10
  406934:	bl	403800 <putchar@plt>
  406938:	add	x19, x19, #0x1
  40693c:	cmp	x22, x19
  406940:	b.eq	406978 <ferror@plt+0x30d8>  // b.none
  406944:	ldr	x0, [x21, x19, lsl #3]
  406948:	cbz	x0, 406998 <ferror@plt+0x30f8>
  40694c:	ldr	x20, [x0]
  406950:	cbnz	x20, 4068cc <ferror@plt+0x302c>
  406954:	mov	w2, #0x5                   	// #5
  406958:	mov	x1, x24
  40695c:	mov	x0, #0x0                   	// #0
  406960:	bl	403700 <dcgettext@plt>
  406964:	mov	x1, x19
  406968:	add	x19, x19, #0x1
  40696c:	bl	4037a0 <printf@plt>
  406970:	cmp	x22, x19
  406974:	b.ne	406944 <ferror@plt+0x30a4>  // b.any
  406978:	ldp	x19, x20, [sp, #16]
  40697c:	ldp	x25, x26, [sp, #64]
  406980:	adrp	x0, 443000 <warn@@Base+0xc468>
  406984:	ldp	x21, x22, [sp, #32]
  406988:	add	x0, x0, #0xac0
  40698c:	ldp	x23, x24, [sp, #48]
  406990:	ldp	x29, x30, [sp], #96
  406994:	b	403450 <puts@plt>
  406998:	mov	w2, #0x5                   	// #5
  40699c:	adrp	x1, 43c000 <warn@@Base+0x5468>
  4069a0:	add	x1, x1, #0x2a8
  4069a4:	bl	403700 <dcgettext@plt>
  4069a8:	mov	x1, x19
  4069ac:	bl	4037a0 <printf@plt>
  4069b0:	b	406938 <ferror@plt+0x3098>
  4069b4:	ldrb	w0, [x26]
  4069b8:	cbz	w0, 406914 <ferror@plt+0x3074>
  4069bc:	ldr	w2, [x25, #4]
  4069c0:	mov	x1, x26
  4069c4:	mov	x0, x20
  4069c8:	str	x27, [sp, #80]
  4069cc:	bl	4035e0 <bfd_demangle@plt>
  4069d0:	mov	x27, x0
  4069d4:	cbz	x0, 406a60 <ferror@plt+0x31c0>
  4069d8:	ldr	x3, [x20, #8]
  4069dc:	adrp	x1, 466000 <_sch_istable+0x1478>
  4069e0:	ldr	x2, [x21, x19, lsl #3]
  4069e4:	mov	x0, x20
  4069e8:	ldr	x1, [x1, #3800]
  4069ec:	ldr	x4, [x3, #520]
  4069f0:	str	x27, [x2, #8]
  4069f4:	mov	w3, #0x2                   	// #2
  4069f8:	blr	x4
  4069fc:	ldr	x1, [x21, x19, lsl #3]
  406a00:	mov	x0, x27
  406a04:	str	x26, [x1, #8]
  406a08:	bl	403510 <free@plt>
  406a0c:	ldr	x27, [sp, #80]
  406a10:	b	406930 <ferror@plt+0x3090>
  406a14:	ldr	x22, [x23, #8]
  406a18:	adrp	x0, 43c000 <warn@@Base+0x5468>
  406a1c:	add	x0, x0, #0x288
  406a20:	ldr	x21, [x23, #80]
  406a24:	bl	403450 <puts@plt>
  406a28:	cmp	x22, #0x0
  406a2c:	cbnz	x22, 4068a8 <ferror@plt+0x3008>
  406a30:	adrp	x1, 43c000 <warn@@Base+0x5468>
  406a34:	add	x1, x1, #0x298
  406a38:	mov	w2, #0x5                   	// #5
  406a3c:	mov	x0, #0x0                   	// #0
  406a40:	bl	403700 <dcgettext@plt>
  406a44:	bl	4037a0 <printf@plt>
  406a48:	ldp	x21, x22, [sp, #32]
  406a4c:	adrp	x0, 443000 <warn@@Base+0xc468>
  406a50:	ldp	x23, x24, [sp, #48]
  406a54:	add	x0, x0, #0xac0
  406a58:	ldp	x29, x30, [sp], #96
  406a5c:	b	403450 <puts@plt>
  406a60:	ldr	x4, [x20, #8]
  406a64:	adrp	x1, 466000 <_sch_istable+0x1478>
  406a68:	ldr	x2, [x21, x19, lsl #3]
  406a6c:	mov	x0, x20
  406a70:	ldr	x1, [x1, #3800]
  406a74:	mov	w3, #0x2                   	// #2
  406a78:	ldr	x4, [x4, #520]
  406a7c:	blr	x4
  406a80:	ldr	x27, [sp, #80]
  406a84:	b	406930 <ferror@plt+0x3090>
  406a88:	ldp	x19, x20, [sp, #16]
  406a8c:	b	406980 <ferror@plt+0x30e0>
  406a90:	stp	x29, x30, [sp, #-48]!
  406a94:	adrp	x2, 466000 <_sch_istable+0x1478>
  406a98:	mov	x29, sp
  406a9c:	stp	x19, x20, [sp, #16]
  406aa0:	mov	x19, x1
  406aa4:	add	x1, x2, #0xff8
  406aa8:	cmp	x19, x1
  406aac:	adrp	x1, 467000 <_bfd_std_section+0x120>
  406ab0:	add	x1, x1, #0x110
  406ab4:	ccmp	x19, x1, #0x4, ne  // ne = any
  406ab8:	b.eq	406ac8 <ferror@plt+0x3228>  // b.none
  406abc:	mov	x20, x0
  406ac0:	ldr	w0, [x19, #32]
  406ac4:	tbz	w0, #12, 406ad4 <ferror@plt+0x3234>
  406ac8:	ldp	x19, x20, [sp, #16]
  406acc:	ldp	x29, x30, [sp], #48
  406ad0:	ret
  406ad4:	mov	x0, x19
  406ad8:	bl	4052c0 <ferror@plt+0x1a20>
  406adc:	cbz	w0, 406ac8 <ferror@plt+0x3228>
  406ae0:	ldr	w0, [x19, #32]
  406ae4:	tbz	w0, #2, 406ac8 <ferror@plt+0x3228>
  406ae8:	ldr	x0, [x19]
  406aec:	bl	405330 <ferror@plt+0x1a90>
  406af0:	mov	x1, x0
  406af4:	adrp	x0, 43c000 <warn@@Base+0x5468>
  406af8:	add	x0, x0, #0x308
  406afc:	bl	4037a0 <printf@plt>
  406b00:	mov	x1, x19
  406b04:	mov	x0, x20
  406b08:	bl	403780 <bfd_get_reloc_upper_bound@plt>
  406b0c:	cmp	x0, #0x0
  406b10:	cbz	x0, 406be4 <ferror@plt+0x3344>
  406b14:	stp	x21, x22, [sp, #32]
  406b18:	b.ge	406b68 <ferror@plt+0x32c8>  // b.tcont
  406b1c:	mov	w0, #0xa                   	// #10
  406b20:	bl	403800 <putchar@plt>
  406b24:	mov	w2, #0x5                   	// #5
  406b28:	adrp	x1, 43c000 <warn@@Base+0x5468>
  406b2c:	mov	x0, #0x0                   	// #0
  406b30:	add	x1, x1, #0x338
  406b34:	bl	403700 <dcgettext@plt>
  406b38:	mov	x19, x0
  406b3c:	ldr	x0, [x20]
  406b40:	bl	405330 <ferror@plt+0x1a90>
  406b44:	mov	x1, x0
  406b48:	mov	x0, x19
  406b4c:	bl	4357f0 <ferror@plt+0x31f50>
  406b50:	adrp	x1, 43b000 <warn@@Base+0x4468>
  406b54:	add	x1, x1, #0xe10
  406b58:	mov	w2, #0x5                   	// #5
  406b5c:	mov	x0, #0x0                   	// #0
  406b60:	bl	403700 <dcgettext@plt>
  406b64:	bl	4356e8 <ferror@plt+0x31e48>
  406b68:	bl	4032a0 <xmalloc@plt>
  406b6c:	mov	x2, x0
  406b70:	adrp	x3, 467000 <_bfd_std_section+0x120>
  406b74:	mov	x21, x0
  406b78:	mov	x1, x19
  406b7c:	mov	x0, x20
  406b80:	ldr	x3, [x3, #920]
  406b84:	bl	4036f0 <bfd_canonicalize_reloc@plt>
  406b88:	mov	x22, x0
  406b8c:	cmp	x0, #0x0
  406b90:	b.lt	406b1c <ferror@plt+0x327c>  // b.tstop
  406b94:	b.ne	406bb8 <ferror@plt+0x3318>  // b.any
  406b98:	adrp	x0, 43c000 <warn@@Base+0x5468>
  406b9c:	add	x0, x0, #0x328
  406ba0:	bl	403450 <puts@plt>
  406ba4:	mov	x0, x21
  406ba8:	ldp	x19, x20, [sp, #16]
  406bac:	ldp	x21, x22, [sp, #32]
  406bb0:	ldp	x29, x30, [sp], #48
  406bb4:	b	403510 <free@plt>
  406bb8:	mov	w0, #0xa                   	// #10
  406bbc:	bl	403800 <putchar@plt>
  406bc0:	mov	x3, x22
  406bc4:	mov	x2, x21
  406bc8:	mov	x1, x19
  406bcc:	mov	x0, x20
  406bd0:	bl	405f68 <ferror@plt+0x26c8>
  406bd4:	adrp	x0, 443000 <warn@@Base+0xc468>
  406bd8:	add	x0, x0, #0xac0
  406bdc:	bl	403450 <puts@plt>
  406be0:	b	406ba4 <ferror@plt+0x3304>
  406be4:	ldp	x19, x20, [sp, #16]
  406be8:	adrp	x0, 43c000 <warn@@Base+0x5468>
  406bec:	ldp	x29, x30, [sp], #48
  406bf0:	add	x0, x0, #0x328
  406bf4:	b	403450 <puts@plt>
  406bf8:	stp	x29, x30, [sp, #-32]!
  406bfc:	adrp	x1, 46a000 <_bfd_std_section+0x3120>
  406c00:	mov	x29, sp
  406c04:	ldr	x1, [x1, #696]
  406c08:	stp	x19, x20, [sp, #16]
  406c0c:	mov	x19, x0
  406c10:	cbz	x1, 406c80 <ferror@plt+0x33e0>
  406c14:	bl	403460 <bfd_get_arch@plt>
  406c18:	cmp	w0, #0x1d
  406c1c:	b.ne	406c68 <ferror@plt+0x33c8>  // b.any
  406c20:	adrp	x0, 46a000 <_bfd_std_section+0x3120>
  406c24:	mov	w1, #0x4                   	// #4
  406c28:	str	w1, [x0, #636]
  406c2c:	mov	x0, x19
  406c30:	bl	403460 <bfd_get_arch@plt>
  406c34:	mov	w20, w0
  406c38:	mov	x0, x19
  406c3c:	bl	403530 <bfd_get_mach@plt>
  406c40:	mov	x1, x0
  406c44:	mov	w0, w20
  406c48:	bl	41d598 <ferror@plt+0x19cf8>
  406c4c:	mov	x0, x19
  406c50:	adrp	x1, 40b000 <ferror@plt+0x7760>
  406c54:	ldp	x19, x20, [sp, #16]
  406c58:	add	x1, x1, #0x320
  406c5c:	ldp	x29, x30, [sp], #32
  406c60:	mov	x2, #0x0                   	// #0
  406c64:	b	4037b0 <bfd_map_over_sections@plt>
  406c68:	mov	x0, x19
  406c6c:	bl	403870 <bfd_arch_bits_per_address@plt>
  406c70:	adrp	x1, 46a000 <_bfd_std_section+0x3120>
  406c74:	lsr	w0, w0, #3
  406c78:	str	w0, [x1, #636]
  406c7c:	b	406c2c <ferror@plt+0x338c>
  406c80:	mov	w2, #0x5                   	// #5
  406c84:	adrp	x1, 43c000 <warn@@Base+0x5468>
  406c88:	mov	x0, #0x0                   	// #0
  406c8c:	add	x1, x1, #0x358
  406c90:	bl	403700 <dcgettext@plt>
  406c94:	ldr	x1, [x19]
  406c98:	ldp	x19, x20, [sp, #16]
  406c9c:	ldp	x29, x30, [sp], #32
  406ca0:	b	436b98 <warn@@Base>
  406ca4:	nop
  406ca8:	stp	x29, x30, [sp, #-64]!
  406cac:	mov	x29, sp
  406cb0:	stp	x19, x20, [sp, #16]
  406cb4:	mov	x20, x0
  406cb8:	stp	x21, x22, [sp, #32]
  406cbc:	mov	x21, x2
  406cc0:	mov	x22, x1
  406cc4:	bl	4032e0 <bfd_get_section_by_name@plt>
  406cc8:	mov	x19, x0
  406ccc:	cbz	x0, 406d58 <ferror@plt+0x34b8>
  406cd0:	mov	x1, x0
  406cd4:	add	x2, sp, #0x38
  406cd8:	mov	x0, x20
  406cdc:	bl	403120 <bfd_malloc_and_get_section@plt>
  406ce0:	cbz	w0, 406d04 <ferror@plt+0x3464>
  406ce4:	ldr	x0, [x19, #56]
  406ce8:	str	x0, [x21]
  406cec:	ldr	x19, [sp, #56]
  406cf0:	mov	x0, x19
  406cf4:	ldp	x19, x20, [sp, #16]
  406cf8:	ldp	x21, x22, [sp, #32]
  406cfc:	ldp	x29, x30, [sp], #64
  406d00:	ret
  406d04:	adrp	x1, 43c000 <warn@@Base+0x5468>
  406d08:	add	x1, x1, #0x3a8
  406d0c:	mov	w2, #0x5                   	// #5
  406d10:	mov	x0, #0x0                   	// #0
  406d14:	bl	403700 <dcgettext@plt>
  406d18:	mov	x19, #0x0                   	// #0
  406d1c:	ldr	x21, [x20]
  406d20:	mov	x20, x0
  406d24:	bl	403260 <bfd_get_error@plt>
  406d28:	bl	4036e0 <bfd_errmsg@plt>
  406d2c:	mov	x3, x0
  406d30:	mov	x2, x21
  406d34:	mov	x1, x22
  406d38:	mov	x0, x20
  406d3c:	bl	4357f0 <ferror@plt+0x31f50>
  406d40:	ldr	x0, [sp, #56]
  406d44:	adrp	x1, 467000 <_bfd_std_section+0x120>
  406d48:	mov	w2, #0x1                   	// #1
  406d4c:	str	w2, [x1, #856]
  406d50:	bl	403510 <free@plt>
  406d54:	b	406cf0 <ferror@plt+0x3450>
  406d58:	adrp	x1, 43c000 <warn@@Base+0x5468>
  406d5c:	add	x1, x1, #0x390
  406d60:	mov	w2, #0x5                   	// #5
  406d64:	bl	403700 <dcgettext@plt>
  406d68:	mov	x20, x0
  406d6c:	mov	x0, x22
  406d70:	bl	405330 <ferror@plt+0x1a90>
  406d74:	mov	x1, x0
  406d78:	mov	x0, x20
  406d7c:	bl	4037a0 <printf@plt>
  406d80:	b	406cf0 <ferror@plt+0x3450>
  406d84:	nop
  406d88:	stp	x29, x30, [sp, #-160]!
  406d8c:	mov	x29, sp
  406d90:	stp	x23, x24, [sp, #48]
  406d94:	ldr	x23, [x2]
  406d98:	stp	x21, x22, [sp, #32]
  406d9c:	mov	x22, x1
  406da0:	stp	x19, x20, [sp, #16]
  406da4:	mov	x20, x2
  406da8:	mov	x19, x0
  406dac:	mov	x0, x23
  406db0:	bl	402fd0 <strlen@plt>
  406db4:	mov	x21, x0
  406db8:	mov	x0, x23
  406dbc:	ldr	x23, [x22]
  406dc0:	sxtw	x21, w21
  406dc4:	mov	x2, x21
  406dc8:	mov	x1, x23
  406dcc:	bl	403220 <strncmp@plt>
  406dd0:	cbnz	w0, 406fd8 <ferror@plt+0x3738>
  406dd4:	ldrb	w0, [x23, x21]
  406dd8:	cbnz	w0, 406fec <ferror@plt+0x374c>
  406ddc:	adrp	x21, 467000 <_bfd_std_section+0x120>
  406de0:	stp	x27, x28, [sp, #80]
  406de4:	add	x27, x21, #0x348
  406de8:	ldr	x0, [x21, #840]
  406dec:	cbz	x0, 406fbc <ferror@plt+0x371c>
  406df0:	mov	x1, x23
  406df4:	add	x2, x27, #0xd0
  406df8:	mov	x0, x19
  406dfc:	bl	406ca8 <ferror@plt+0x3408>
  406e00:	str	x0, [x27, #216]
  406e04:	mov	x28, x0
  406e08:	cbz	x0, 406fd4 <ferror@plt+0x3734>
  406e0c:	ldr	w3, [x20, #16]
  406e10:	adrp	x1, 43c000 <warn@@Base+0x5468>
  406e14:	add	x1, x1, #0x3d0
  406e18:	mov	w2, #0x5                   	// #5
  406e1c:	ldr	x23, [x22]
  406e20:	mov	x0, #0x0                   	// #0
  406e24:	str	w3, [sp, #104]
  406e28:	ldr	x21, [x27, #208]
  406e2c:	bl	403700 <dcgettext@plt>
  406e30:	mov	x22, x0
  406e34:	mov	x0, x23
  406e38:	bl	405330 <ferror@plt+0x1a90>
  406e3c:	mov	x1, x0
  406e40:	mov	x0, x22
  406e44:	bl	4037a0 <printf@plt>
  406e48:	adrp	x0, 43c000 <warn@@Base+0x5468>
  406e4c:	add	x0, x0, #0x3f0
  406e50:	bl	403450 <puts@plt>
  406e54:	sub	x0, x21, #0xc
  406e58:	adds	x0, x28, x0
  406e5c:	str	x0, [sp, #96]
  406e60:	b.cs	40708c <ferror@plt+0x37ec>  // b.hs, b.nlast
  406e64:	adrp	x1, 43c000 <warn@@Base+0x5468>
  406e68:	adrp	x0, 43c000 <warn@@Base+0x5468>
  406e6c:	add	x1, x1, #0x428
  406e70:	add	x0, x0, #0x438
  406e74:	stp	x1, x0, [sp, #112]
  406e78:	adrp	x1, 466000 <_sch_istable+0x1478>
  406e7c:	adrp	x0, 43c000 <warn@@Base+0x5468>
  406e80:	add	x1, x1, #0xed8
  406e84:	add	x0, x0, #0x448
  406e88:	stp	x25, x26, [sp, #64]
  406e8c:	mov	w25, #0xffffffff            	// #-1
  406e90:	str	wzr, [sp, #108]
  406e94:	stp	x1, x0, [sp, #128]
  406e98:	adrp	x1, 43c000 <warn@@Base+0x5468>
  406e9c:	adrp	x0, 43c000 <warn@@Base+0x5468>
  406ea0:	add	x1, x1, #0x468
  406ea4:	add	x0, x0, #0x460
  406ea8:	stp	x1, x0, [sp, #144]
  406eac:	b	406f1c <ferror@plt+0x367c>
  406eb0:	bl	405330 <ferror@plt+0x1a90>
  406eb4:	mov	x1, x0
  406eb8:	adrp	x0, 43c000 <warn@@Base+0x5468>
  406ebc:	add	x0, x0, #0x430
  406ec0:	bl	4037a0 <printf@plt>
  406ec4:	ldr	x0, [sp, #120]
  406ec8:	mov	w2, w23
  406ecc:	mov	w1, w26
  406ed0:	bl	4037a0 <printf@plt>
  406ed4:	ldr	x1, [sp, #128]
  406ed8:	mov	x0, x19
  406edc:	mov	x2, x22
  406ee0:	ldr	x1, [x1]
  406ee4:	bl	403760 <bfd_fprintf_vma@plt>
  406ee8:	ldr	x0, [sp, #136]
  406eec:	mov	x1, x21
  406ef0:	bl	4037a0 <printf@plt>
  406ef4:	cbnz	w24, 407050 <ferror@plt+0x37b0>
  406ef8:	ldr	w0, [sp, #104]
  406efc:	str	w0, [sp, #108]
  406f00:	add	w0, w0, w22
  406f04:	str	w0, [sp, #104]
  406f08:	ldr	x0, [sp, #96]
  406f0c:	add	x28, x28, #0xc
  406f10:	add	w25, w25, #0x1
  406f14:	cmp	x28, x0
  406f18:	b.hi	407088 <ferror@plt+0x37e8>  // b.pmore
  406f1c:	ldr	x1, [x19, #8]
  406f20:	mov	x0, x28
  406f24:	ldr	x1, [x1, #128]
  406f28:	blr	x1
  406f2c:	ldrb	w24, [x28, #4]
  406f30:	ldr	x1, [x19, #8]
  406f34:	mov	x21, x0
  406f38:	ldrb	w26, [x28, #5]
  406f3c:	add	x0, x28, #0x6
  406f40:	ldr	x1, [x1, #152]
  406f44:	blr	x1
  406f48:	and	w23, w0, #0xffff
  406f4c:	ldr	x1, [x19, #8]
  406f50:	add	x0, x28, #0x8
  406f54:	ldr	x1, [x1, #128]
  406f58:	blr	x1
  406f5c:	mov	x22, x0
  406f60:	ldr	x0, [sp, #112]
  406f64:	mov	w1, w25
  406f68:	bl	4037a0 <printf@plt>
  406f6c:	mov	w0, w24
  406f70:	bl	403040 <bfd_get_stab_name@plt>
  406f74:	cbnz	x0, 406eb0 <ferror@plt+0x3610>
  406f78:	cbnz	w24, 407010 <ferror@plt+0x3770>
  406f7c:	adrp	x0, 43c000 <warn@@Base+0x5468>
  406f80:	add	x0, x0, #0x450
  406f84:	bl	4037a0 <printf@plt>
  406f88:	ldr	x0, [sp, #120]
  406f8c:	mov	w2, w23
  406f90:	mov	w1, w26
  406f94:	bl	4037a0 <printf@plt>
  406f98:	ldr	x0, [sp, #128]
  406f9c:	mov	x2, x22
  406fa0:	ldr	x1, [x0]
  406fa4:	mov	x0, x19
  406fa8:	bl	403760 <bfd_fprintf_vma@plt>
  406fac:	ldr	x0, [sp, #136]
  406fb0:	mov	x1, x21
  406fb4:	bl	4037a0 <printf@plt>
  406fb8:	b	406ef8 <ferror@plt+0x3658>
  406fbc:	ldr	x1, [x20, #8]
  406fc0:	add	x2, x27, #0xc8
  406fc4:	mov	x0, x19
  406fc8:	bl	406ca8 <ferror@plt+0x3408>
  406fcc:	str	x0, [x21, #840]
  406fd0:	cbnz	x0, 4070a8 <ferror@plt+0x3808>
  406fd4:	ldp	x27, x28, [sp, #80]
  406fd8:	ldp	x19, x20, [sp, #16]
  406fdc:	ldp	x21, x22, [sp, #32]
  406fe0:	ldp	x23, x24, [sp, #48]
  406fe4:	ldp	x29, x30, [sp], #160
  406fe8:	ret
  406fec:	cmp	w0, #0x2e
  406ff0:	b.ne	406fd8 <ferror@plt+0x3738>  // b.any
  406ff4:	add	x21, x23, x21
  406ff8:	adrp	x0, 464000 <warn@@Base+0x2d468>
  406ffc:	add	x0, x0, #0xb88
  407000:	ldrb	w1, [x21, #1]
  407004:	ldrh	w0, [x0, x1, lsl #1]
  407008:	tbz	w0, #2, 406fd8 <ferror@plt+0x3738>
  40700c:	b	406ddc <ferror@plt+0x353c>
  407010:	mov	w1, w24
  407014:	adrp	x0, 43c000 <warn@@Base+0x5468>
  407018:	add	x0, x0, #0x458
  40701c:	bl	4037a0 <printf@plt>
  407020:	ldr	x0, [sp, #120]
  407024:	mov	w2, w23
  407028:	mov	w1, w26
  40702c:	bl	4037a0 <printf@plt>
  407030:	ldr	x0, [sp, #128]
  407034:	mov	x2, x22
  407038:	ldr	x1, [x0]
  40703c:	mov	x0, x19
  407040:	bl	403760 <bfd_fprintf_vma@plt>
  407044:	ldr	x0, [sp, #136]
  407048:	mov	x1, x21
  40704c:	bl	4037a0 <printf@plt>
  407050:	ldr	w0, [sp, #108]
  407054:	ldr	x1, [x27, #200]
  407058:	add	x21, x21, w0, uxtw
  40705c:	cmp	x21, x1
  407060:	b.cs	40707c <ferror@plt+0x37dc>  // b.hs, b.nlast
  407064:	ldr	x0, [sp, #152]
  407068:	sub	w1, w1, w21
  40706c:	ldr	x2, [x27]
  407070:	add	x2, x2, x21
  407074:	bl	4037a0 <printf@plt>
  407078:	b	406f08 <ferror@plt+0x3668>
  40707c:	ldr	x0, [sp, #144]
  407080:	bl	4037a0 <printf@plt>
  407084:	b	406f08 <ferror@plt+0x3668>
  407088:	ldp	x25, x26, [sp, #64]
  40708c:	adrp	x0, 443000 <warn@@Base+0xc468>
  407090:	add	x0, x0, #0xac0
  407094:	bl	403450 <puts@plt>
  407098:	ldr	w0, [sp, #104]
  40709c:	ldp	x27, x28, [sp, #80]
  4070a0:	str	w0, [x20, #16]
  4070a4:	b	406fd8 <ferror@plt+0x3738>
  4070a8:	ldr	x23, [x22]
  4070ac:	b	406df0 <ferror@plt+0x3550>
  4070b0:	stp	x29, x30, [sp, #-160]!
  4070b4:	mov	x29, sp
  4070b8:	stp	x19, x20, [sp, #16]
  4070bc:	mov	x20, x0
  4070c0:	ldr	x0, [x0, #8]
  4070c4:	stp	x23, x24, [sp, #48]
  4070c8:	mov	w24, w1
  4070cc:	stp	x21, x22, [sp, #32]
  4070d0:	ldr	w1, [x0, #12]
  4070d4:	cbnz	w1, 4075a4 <ferror@plt+0x3d04>
  4070d8:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  4070dc:	adrp	x1, 436000 <ferror@plt+0x32760>
  4070e0:	add	x1, x1, #0x690
  4070e4:	str	x1, [x2, #696]
  4070e8:	cbnz	w24, 4075b8 <ferror@plt+0x3d18>
  4070ec:	ldr	w1, [x0, #8]
  4070f0:	cmp	w1, #0x5
  4070f4:	b.eq	407600 <ferror@plt+0x3d60>  // b.none
  4070f8:	adrp	x19, 467000 <_bfd_std_section+0x120>
  4070fc:	add	x19, x19, #0x348
  407100:	ldr	x0, [x19, #144]
  407104:	cbnz	x0, 407668 <ferror@plt+0x3dc8>
  407108:	ldp	w0, w1, [x19, #224]
  40710c:	orr	w0, w0, w1
  407110:	cbz	w0, 407694 <ferror@plt+0x3df4>
  407114:	ldr	w0, [x19, #232]
  407118:	cbnz	w0, 4076d0 <ferror@plt+0x3e30>
  40711c:	ldr	w0, [x19, #236]
  407120:	cbnz	w0, 4076f0 <ferror@plt+0x3e50>
  407124:	ldr	w0, [x19, #240]
  407128:	cbnz	w0, 4077c4 <ferror@plt+0x3f24>
  40712c:	ldr	x0, [x19, #248]
  407130:	cbz	x0, 40714c <ferror@plt+0x38ac>
  407134:	adrp	x1, 43c000 <warn@@Base+0x5468>
  407138:	add	x1, x1, #0x580
  40713c:	mov	w2, #0x5                   	// #5
  407140:	mov	x0, #0x0                   	// #0
  407144:	bl	403700 <dcgettext@plt>
  407148:	bl	4357f0 <ferror@plt+0x31f50>
  40714c:	ldp	w0, w1, [x19, #224]
  407150:	orr	w0, w0, w1
  407154:	cbz	w0, 407b50 <ferror@plt+0x42b0>
  407158:	add	x4, x19, #0x108
  40715c:	ldp	w0, w2, [x4, #-8]
  407160:	ldp	w1, w3, [x4]
  407164:	orr	w0, w0, w2
  407168:	ldr	w2, [x19, #272]
  40716c:	orr	w1, w1, w3
  407170:	orr	w0, w0, w1
  407174:	orr	w0, w0, w2
  407178:	cbz	w0, 4071a0 <ferror@plt+0x3900>
  40717c:	mov	x0, x20
  407180:	bl	404558 <ferror@plt+0xcb8>
  407184:	adrp	x1, 46a000 <_bfd_std_section+0x3120>
  407188:	str	x0, [x19, #80]
  40718c:	and	w0, w24, #0x1
  407190:	ldr	w1, [x1, #620]
  407194:	cmp	w1, #0x0
  407198:	csel	w0, w0, wzr, ne  // ne = any
  40719c:	cbnz	w0, 40791c <ferror@plt+0x407c>
  4071a0:	ldr	w0, [x19, #276]
  4071a4:	cbnz	w0, 407860 <ferror@plt+0x3fc0>
  4071a8:	ldr	w1, [x19, #128]
  4071ac:	ldr	w0, [x19, #280]
  4071b0:	orr	w0, w0, w1
  4071b4:	cbnz	w0, 407358 <ferror@plt+0x3ab8>
  4071b8:	ldr	w0, [x19, #256]
  4071bc:	cbnz	w0, 407340 <ferror@plt+0x3aa0>
  4071c0:	ldr	w0, [x19, #264]
  4071c4:	cbnz	w0, 4073d4 <ferror@plt+0x3b34>
  4071c8:	ldr	w0, [x19, #280]
  4071cc:	cbnz	w0, 4073e4 <ferror@plt+0x3b44>
  4071d0:	ldr	w0, [x19, #272]
  4071d4:	cbnz	w0, 4073f4 <ferror@plt+0x3b54>
  4071d8:	ldr	w0, [x19, #284]
  4071dc:	cbnz	w0, 407404 <ferror@plt+0x3b64>
  4071e0:	ldr	w0, [x19, #304]
  4071e4:	cbnz	w0, 407528 <ferror@plt+0x3c88>
  4071e8:	ldr	w0, [x19, #268]
  4071ec:	cbz	w0, 407280 <ferror@plt+0x39e0>
  4071f0:	ldr	w0, [x19, #256]
  4071f4:	cbz	w0, 40726c <ferror@plt+0x39cc>
  4071f8:	ldr	w0, [x19, #128]
  4071fc:	cbz	w0, 4072c8 <ferror@plt+0x3a28>
  407200:	ldr	w0, [x19, #308]
  407204:	cbnz	w0, 407848 <ferror@plt+0x3fa8>
  407208:	mov	x0, x20
  40720c:	bl	404770 <ferror@plt+0xed0>
  407210:	ldr	w1, [x19, #260]
  407214:	ldr	x0, [x19, #80]
  407218:	cbnz	w1, 4072e4 <ferror@plt+0x3a44>
  40721c:	cbz	x0, 407228 <ferror@plt+0x3988>
  407220:	bl	403510 <free@plt>
  407224:	str	xzr, [x19, #80]
  407228:	ldr	x0, [x19, #88]
  40722c:	cbz	x0, 407238 <ferror@plt+0x3998>
  407230:	bl	403510 <free@plt>
  407234:	str	xzr, [x19, #88]
  407238:	ldr	x0, [x19, #96]
  40723c:	cbz	x0, 407248 <ferror@plt+0x39a8>
  407240:	bl	403510 <free@plt>
  407244:	str	xzr, [x19, #96]
  407248:	str	xzr, [x19, #8]
  40724c:	str	xzr, [x19, #48]
  407250:	str	xzr, [x19, #64]
  407254:	cbnz	w24, 407904 <ferror@plt+0x4064>
  407258:	ldp	x19, x20, [sp, #16]
  40725c:	ldp	x21, x22, [sp, #32]
  407260:	ldp	x23, x24, [sp, #48]
  407264:	ldp	x29, x30, [sp], #160
  407268:	ret
  40726c:	adrp	x1, 406000 <ferror@plt+0x2760>
  407270:	mov	x0, x20
  407274:	add	x1, x1, #0xa90
  407278:	mov	x2, #0x0                   	// #0
  40727c:	bl	4037b0 <bfd_map_over_sections@plt>
  407280:	ldr	w0, [x19, #128]
  407284:	cbz	w0, 4072c8 <ferror@plt+0x3a28>
  407288:	ldr	w0, [x19, #256]
  40728c:	cbnz	w0, 407200 <ferror@plt+0x3960>
  407290:	ldr	x1, [x20, #8]
  407294:	mov	x0, x20
  407298:	ldr	x1, [x1, #856]
  40729c:	blr	x1
  4072a0:	mov	x21, x0
  4072a4:	tbnz	x0, #63, 407c7c <ferror@plt+0x43dc>
  4072a8:	adrp	x0, 43c000 <warn@@Base+0x5468>
  4072ac:	add	x0, x0, #0x708
  4072b0:	bl	4037a0 <printf@plt>
  4072b4:	cbnz	x21, 407bdc <ferror@plt+0x433c>
  4072b8:	adrp	x0, 43c000 <warn@@Base+0x5468>
  4072bc:	add	x0, x0, #0x328
  4072c0:	bl	403450 <puts@plt>
  4072c4:	nop
  4072c8:	ldr	w0, [x19, #308]
  4072cc:	cbnz	w0, 407848 <ferror@plt+0x3fa8>
  4072d0:	ldr	w0, [x19, #256]
  4072d4:	cbnz	w0, 407208 <ferror@plt+0x3968>
  4072d8:	ldr	w1, [x19, #260]
  4072dc:	ldr	x0, [x19, #80]
  4072e0:	cbz	w1, 40721c <ferror@plt+0x397c>
  4072e4:	ldr	x2, [x19, #8]
  4072e8:	mov	x1, x0
  4072ec:	mov	w3, #0x1                   	// #1
  4072f0:	mov	x0, x20
  4072f4:	bl	429df0 <ferror@plt+0x26550>
  4072f8:	mov	x21, x0
  4072fc:	cbz	x0, 4079b0 <ferror@plt+0x4110>
  407300:	adrp	x0, 466000 <_sch_istable+0x1478>
  407304:	ldr	w1, [x19, #224]
  407308:	ldr	x3, [x19, #80]
  40730c:	cmp	w1, #0x0
  407310:	ldr	x0, [x0, #3800]
  407314:	adrp	x4, 403000 <exit@plt>
  407318:	mov	x2, x20
  40731c:	add	x4, x4, #0x5e0
  407320:	cset	w5, ne  // ne = any
  407324:	mov	x1, x21
  407328:	bl	429ab8 <ferror@plt+0x26218>
  40732c:	cbz	w0, 407c44 <ferror@plt+0x43a4>
  407330:	mov	x0, x21
  407334:	bl	403510 <free@plt>
  407338:	ldr	x0, [x19, #80]
  40733c:	b	40721c <ferror@plt+0x397c>
  407340:	ldr	x1, [x20, #8]
  407344:	mov	x0, x20
  407348:	ldr	x1, [x1, #832]
  40734c:	blr	x1
  407350:	cmp	x0, #0x0
  407354:	b.le	407398 <ferror@plt+0x3af8>
  407358:	ldr	x1, [x20, #8]
  40735c:	mov	x0, x20
  407360:	ldr	x1, [x1, #832]
  407364:	blr	x1
  407368:	cmp	x0, #0x0
  40736c:	b.lt	407810 <ferror@plt+0x3f70>  // b.tstop
  407370:	mov	x21, #0x0                   	// #0
  407374:	b.ne	407b64 <ferror@plt+0x42c4>  // b.any
  407378:	ldr	x2, [x20, #8]
  40737c:	mov	x1, x21
  407380:	mov	x0, x20
  407384:	ldr	x2, [x2, #840]
  407388:	blr	x2
  40738c:	str	x0, [x19, #48]
  407390:	tbnz	x0, #63, 407c7c <ferror@plt+0x43dc>
  407394:	str	x21, [x19, #88]
  407398:	ldr	w0, [x19, #256]
  40739c:	cbz	w0, 4071c0 <ferror@plt+0x3920>
  4073a0:	ldr	x6, [x20, #8]
  4073a4:	add	x5, x19, #0x60
  4073a8:	ldp	x2, x4, [x19, #80]
  4073ac:	mov	x0, x20
  4073b0:	ldr	x1, [x19, #8]
  4073b4:	ldr	x3, [x19, #48]
  4073b8:	ldr	x6, [x6, #848]
  4073bc:	blr	x6
  4073c0:	cmp	x0, #0x0
  4073c4:	csel	x0, x0, xzr, ge  // ge = tcont
  4073c8:	str	x0, [x19, #64]
  4073cc:	ldr	w0, [x19, #264]
  4073d0:	cbz	w0, 4071c8 <ferror@plt+0x3928>
  4073d4:	mov	w0, #0x0                   	// #0
  4073d8:	bl	406870 <ferror@plt+0x2fd0>
  4073dc:	ldr	w0, [x19, #280]
  4073e0:	cbz	w0, 4071d0 <ferror@plt+0x3930>
  4073e4:	mov	w0, #0x1                   	// #1
  4073e8:	bl	406870 <ferror@plt+0x2fd0>
  4073ec:	ldr	w0, [x19, #272]
  4073f0:	cbz	w0, 4071d8 <ferror@plt+0x3938>
  4073f4:	mov	x0, x20
  4073f8:	bl	406bf8 <ferror@plt+0x3358>
  4073fc:	ldr	w0, [x19, #284]
  407400:	cbz	w0, 4071e0 <ferror@plt+0x3940>
  407404:	stp	x27, x28, [sp, #80]
  407408:	add	x2, sp, #0x70
  40740c:	mov	x0, x20
  407410:	ldp	x27, x21, [x19, #288]
  407414:	stp	x25, x26, [sp, #64]
  407418:	mov	x1, x27
  40741c:	bl	406ca8 <ferror@plt+0x3408>
  407420:	mov	x22, x0
  407424:	cbz	x0, 407c84 <ferror@plt+0x43e4>
  407428:	cbz	x21, 407ba4 <ferror@plt+0x4304>
  40742c:	add	x2, sp, #0x78
  407430:	mov	x1, x21
  407434:	mov	x0, x20
  407438:	bl	406ca8 <ferror@plt+0x3408>
  40743c:	mov	x26, x0
  407440:	cbz	x0, 407c84 <ferror@plt+0x43e4>
  407444:	ldr	x3, [sp, #112]
  407448:	add	x23, sp, #0x6c
  40744c:	mov	x2, x23
  407450:	add	x1, sp, #0x80
  407454:	mov	x0, x20
  407458:	mov	x28, #0x1                   	// #1
  40745c:	stp	x27, x22, [sp, #128]
  407460:	stp	x3, x28, [sp, #144]
  407464:	bl	403200 <ctf_bfdopen_ctfsect@plt>
  407468:	mov	x25, x0
  40746c:	cbz	x0, 407c8c <ferror@plt+0x43ec>
  407470:	ldr	x3, [sp, #120]
  407474:	add	x1, sp, #0x80
  407478:	mov	x2, x23
  40747c:	mov	x0, x20
  407480:	stp	x21, x26, [sp, #128]
  407484:	stp	x3, x28, [sp, #144]
  407488:	bl	403200 <ctf_bfdopen_ctfsect@plt>
  40748c:	mov	x21, x0
  407490:	mov	x1, x0
  407494:	cbz	x0, 407cbc <ferror@plt+0x441c>
  407498:	mov	x2, x23
  40749c:	mov	x0, x1
  4074a0:	mov	x1, #0x0                   	// #0
  4074a4:	bl	403010 <ctf_arc_open_by_name@plt>
  4074a8:	mov	x23, x0
  4074ac:	cbz	x0, 407cbc <ferror@plt+0x441c>
  4074b0:	adrp	x1, 43c000 <warn@@Base+0x5468>
  4074b4:	add	x1, x1, #0x648
  4074b8:	mov	w2, #0x5                   	// #5
  4074bc:	mov	x0, #0x0                   	// #0
  4074c0:	bl	403700 <dcgettext@plt>
  4074c4:	mov	x28, x0
  4074c8:	mov	x0, x27
  4074cc:	bl	405330 <ferror@plt+0x1a90>
  4074d0:	mov	x1, x0
  4074d4:	mov	x0, x28
  4074d8:	bl	4037a0 <printf@plt>
  4074dc:	mov	x2, x23
  4074e0:	adrp	x1, 405000 <ferror@plt+0x1760>
  4074e4:	add	x1, x1, #0xbd0
  4074e8:	mov	x0, x25
  4074ec:	bl	403050 <ctf_archive_iter@plt>
  4074f0:	mov	x0, x23
  4074f4:	bl	403540 <ctf_file_close@plt>
  4074f8:	mov	x0, x25
  4074fc:	bl	403640 <ctf_close@plt>
  407500:	mov	x0, x21
  407504:	bl	403640 <ctf_close@plt>
  407508:	mov	x0, x26
  40750c:	bl	403510 <free@plt>
  407510:	mov	x0, x22
  407514:	bl	403510 <free@plt>
  407518:	ldr	w0, [x19, #304]
  40751c:	ldp	x25, x26, [sp, #64]
  407520:	ldp	x27, x28, [sp, #80]
  407524:	cbz	w0, 4071e8 <ferror@plt+0x3948>
  407528:	mov	x0, x20
  40752c:	adrp	x2, 43c000 <warn@@Base+0x5468>
  407530:	adrp	x1, 43c000 <warn@@Base+0x5468>
  407534:	add	x2, x2, #0x668
  407538:	add	x1, x1, #0x678
  40753c:	bl	404510 <ferror@plt+0xc70>
  407540:	mov	x0, x20
  407544:	adrp	x2, 43c000 <warn@@Base+0x5468>
  407548:	adrp	x1, 43c000 <warn@@Base+0x5468>
  40754c:	add	x2, x2, #0x680
  407550:	add	x1, x1, #0x690
  407554:	bl	404510 <ferror@plt+0xc70>
  407558:	mov	x0, x20
  40755c:	adrp	x2, 43c000 <warn@@Base+0x5468>
  407560:	adrp	x1, 43c000 <warn@@Base+0x5468>
  407564:	add	x2, x2, #0x6a0
  407568:	add	x1, x1, #0x6b0
  40756c:	bl	404510 <ferror@plt+0xc70>
  407570:	mov	x0, x20
  407574:	adrp	x2, 43c000 <warn@@Base+0x5468>
  407578:	adrp	x1, 43c000 <warn@@Base+0x5468>
  40757c:	add	x2, x2, #0x6c0
  407580:	add	x1, x1, #0x6d8
  407584:	bl	404510 <ferror@plt+0xc70>
  407588:	mov	x0, x20
  40758c:	adrp	x2, 43c000 <warn@@Base+0x5468>
  407590:	adrp	x1, 43c000 <warn@@Base+0x5468>
  407594:	add	x2, x2, #0x6e8
  407598:	add	x1, x1, #0x6f8
  40759c:	bl	404510 <ferror@plt+0xc70>
  4075a0:	b	4071e8 <ferror@plt+0x3948>
  4075a4:	cmp	w1, #0x1
  4075a8:	b.eq	40799c <ferror@plt+0x40fc>  // b.none
  4075ac:	adrp	x1, 46a000 <_bfd_std_section+0x3120>
  4075b0:	str	xzr, [x1, #696]
  4075b4:	cbz	w24, 4070ec <ferror@plt+0x384c>
  4075b8:	ldr	x1, [x20]
  4075bc:	mov	x0, x20
  4075c0:	bl	425070 <ferror@plt+0x217d0>
  4075c4:	adrp	x0, 46a000 <_bfd_std_section+0x3120>
  4075c8:	ldr	w0, [x0, #620]
  4075cc:	cbz	w0, 4075f0 <ferror@plt+0x3d50>
  4075d0:	adrp	x0, 467000 <_bfd_std_section+0x120>
  4075d4:	ldr	x19, [x0, #2440]
  4075d8:	cbz	x19, 4075f0 <ferror@plt+0x3d50>
  4075dc:	ldr	x0, [x19]
  4075e0:	mov	w1, #0x0                   	// #0
  4075e4:	bl	4070b0 <ferror@plt+0x3810>
  4075e8:	ldr	x19, [x19, #16]
  4075ec:	cbnz	x19, 4075dc <ferror@plt+0x3d3c>
  4075f0:	ldr	x0, [x20, #8]
  4075f4:	ldr	w1, [x0, #8]
  4075f8:	cmp	w1, #0x5
  4075fc:	b.ne	4070f8 <ferror@plt+0x3858>  // b.any
  407600:	ldr	x0, [x0, #880]
  407604:	cbz	x0, 4070f8 <ferror@plt+0x3858>
  407608:	ldrb	w1, [x0, #929]
  40760c:	tbz	w1, #0, 4070f8 <ferror@plt+0x3858>
  407610:	ldr	x0, [x0, #784]
  407614:	adrp	x3, 465000 <memcpy@GLIBC_2.17>
  407618:	add	x3, x3, #0x4b0
  40761c:	mov	x2, #0x1                   	// #1
  407620:	adrp	x19, 467000 <_bfd_std_section+0x120>
  407624:	add	x19, x19, #0x348
  407628:	ldrb	w0, [x0, #10]
  40762c:	ldp	x1, x4, [x3, #8]
  407630:	sub	w0, w0, #0x1
  407634:	lsl	x2, x2, x0
  407638:	lsl	x0, x2, #1
  40763c:	sub	x0, x0, #0x1
  407640:	and	x1, x0, x1
  407644:	and	x0, x0, x4
  407648:	eor	x0, x0, x2
  40764c:	eor	x1, x1, x2
  407650:	sub	x0, x0, x2
  407654:	sub	x1, x1, x2
  407658:	stp	x1, x0, [x3, #8]
  40765c:	ldr	x0, [x19, #144]
  407660:	cbz	x0, 407108 <ferror@plt+0x3868>
  407664:	nop
  407668:	ldr	w3, [x20, #72]
  40766c:	mov	x0, x20
  407670:	add	x2, sp, #0x80
  407674:	adrp	x1, 405000 <ferror@plt+0x1760>
  407678:	and	w3, w3, #0x1
  40767c:	add	x1, x1, #0x288
  407680:	str	w3, [sp, #128]
  407684:	bl	4037b0 <bfd_map_over_sections@plt>
  407688:	ldp	w0, w1, [x19, #224]
  40768c:	orr	w0, w0, w1
  407690:	cbnz	w0, 407114 <ferror@plt+0x3874>
  407694:	mov	w2, #0x5                   	// #5
  407698:	adrp	x1, 43c000 <warn@@Base+0x5468>
  40769c:	mov	x0, #0x0                   	// #0
  4076a0:	add	x1, x1, #0x470
  4076a4:	bl	403700 <dcgettext@plt>
  4076a8:	mov	x21, x0
  4076ac:	ldr	x0, [x20]
  4076b0:	bl	405330 <ferror@plt+0x1a90>
  4076b4:	mov	x1, x0
  4076b8:	ldr	x2, [x20, #8]
  4076bc:	mov	x0, x21
  4076c0:	ldr	x2, [x2]
  4076c4:	bl	4037a0 <printf@plt>
  4076c8:	ldr	w0, [x19, #232]
  4076cc:	cbz	w0, 40711c <ferror@plt+0x387c>
  4076d0:	adrp	x0, 466000 <_sch_istable+0x1478>
  4076d4:	mov	x1, x20
  4076d8:	mov	w3, #0x0                   	// #0
  4076dc:	mov	w2, #0x1                   	// #1
  4076e0:	ldr	x0, [x0, #3800]
  4076e4:	bl	435e18 <ferror@plt+0x32578>
  4076e8:	ldr	w0, [x19, #236]
  4076ec:	cbz	w0, 407124 <ferror@plt+0x3884>
  4076f0:	adrp	x1, 43c000 <warn@@Base+0x5468>
  4076f4:	add	x1, x1, #0x490
  4076f8:	mov	w2, #0x5                   	// #5
  4076fc:	mov	x0, #0x0                   	// #0
  407700:	bl	403700 <dcgettext@plt>
  407704:	mov	x21, x0
  407708:	mov	x0, x20
  40770c:	bl	403460 <bfd_get_arch@plt>
  407710:	mov	w22, w0
  407714:	mov	x0, x20
  407718:	bl	403530 <bfd_get_mach@plt>
  40771c:	mov	x1, x0
  407720:	mov	w0, w22
  407724:	bl	4034b0 <bfd_printable_arch_mach@plt>
  407728:	mov	x1, x0
  40772c:	mov	x0, x21
  407730:	bl	4037a0 <printf@plt>
  407734:	mov	w2, #0x5                   	// #5
  407738:	adrp	x1, 43c000 <warn@@Base+0x5468>
  40773c:	mov	x0, #0x0                   	// #0
  407740:	add	x1, x1, #0x4a8
  407744:	bl	403700 <dcgettext@plt>
  407748:	ldr	w1, [x20, #72]
  40774c:	and	w1, w1, #0xfff003ff
  407750:	bl	4037a0 <printf@plt>
  407754:	ldr	w0, [x20, #72]
  407758:	adrp	x1, 442000 <warn@@Base+0xb468>
  40775c:	add	x1, x1, #0x270
  407760:	tbnz	w0, #0, 407b14 <ferror@plt+0x4274>
  407764:	tbnz	w0, #1, 407aec <ferror@plt+0x424c>
  407768:	tbnz	w0, #2, 407ac4 <ferror@plt+0x4224>
  40776c:	tbnz	w0, #3, 407a9c <ferror@plt+0x41fc>
  407770:	tbnz	w0, #4, 407a74 <ferror@plt+0x41d4>
  407774:	tbnz	w0, #5, 407a4c <ferror@plt+0x41ac>
  407778:	tbnz	w0, #6, 407a24 <ferror@plt+0x4184>
  40777c:	tbnz	w0, #7, 4079fc <ferror@plt+0x415c>
  407780:	tbnz	w0, #8, 4079c0 <ferror@plt+0x4120>
  407784:	tbnz	w0, #9, 4079e4 <ferror@plt+0x4144>
  407788:	adrp	x1, 43c000 <warn@@Base+0x5468>
  40778c:	add	x1, x1, #0x540
  407790:	mov	w2, #0x5                   	// #5
  407794:	mov	x0, #0x0                   	// #0
  407798:	bl	403700 <dcgettext@plt>
  40779c:	bl	4037a0 <printf@plt>
  4077a0:	adrp	x1, 466000 <_sch_istable+0x1478>
  4077a4:	mov	x0, x20
  4077a8:	ldr	x2, [x20, #168]
  4077ac:	ldr	x1, [x1, #3800]
  4077b0:	bl	403760 <bfd_fprintf_vma@plt>
  4077b4:	mov	w0, #0xa                   	// #10
  4077b8:	bl	403800 <putchar@plt>
  4077bc:	ldr	w0, [x19, #240]
  4077c0:	cbz	w0, 40712c <ferror@plt+0x388c>
  4077c4:	ldr	x2, [x20, #8]
  4077c8:	adrp	x1, 466000 <_sch_istable+0x1478>
  4077cc:	mov	x0, x20
  4077d0:	ldr	x1, [x1, #3800]
  4077d4:	ldr	x2, [x2, #368]
  4077d8:	blr	x2
  4077dc:	cbnz	w0, 40712c <ferror@plt+0x388c>
  4077e0:	adrp	x1, 43c000 <warn@@Base+0x5468>
  4077e4:	add	x1, x1, #0x558
  4077e8:	mov	w2, #0x5                   	// #5
  4077ec:	mov	x0, #0x0                   	// #0
  4077f0:	bl	403700 <dcgettext@plt>
  4077f4:	mov	x21, x0
  4077f8:	bl	403260 <bfd_get_error@plt>
  4077fc:	bl	4036e0 <bfd_errmsg@plt>
  407800:	mov	x1, x0
  407804:	mov	x0, x21
  407808:	bl	4357f0 <ferror@plt+0x31f50>
  40780c:	b	40712c <ferror@plt+0x388c>
  407810:	ldr	w0, [x20, #72]
  407814:	tbnz	w0, #6, 407c7c <ferror@plt+0x43dc>
  407818:	mov	w2, #0x5                   	// #5
  40781c:	adrp	x1, 43c000 <warn@@Base+0x5468>
  407820:	mov	x0, #0x0                   	// #0
  407824:	add	x1, x1, #0x610
  407828:	bl	403700 <dcgettext@plt>
  40782c:	mov	x21, #0x0                   	// #0
  407830:	ldr	x1, [x20]
  407834:	bl	4357f0 <ferror@plt+0x31f50>
  407838:	str	xzr, [x19, #48]
  40783c:	mov	w0, #0x1                   	// #1
  407840:	str	w0, [x19, #16]
  407844:	b	407394 <ferror@plt+0x3af4>
  407848:	mov	x0, x20
  40784c:	adrp	x1, 406000 <ferror@plt+0x2760>
  407850:	mov	x2, #0x0                   	// #0
  407854:	add	x1, x1, #0x408
  407858:	bl	4037b0 <bfd_map_over_sections@plt>
  40785c:	b	4072d0 <ferror@plt+0x3a30>
  407860:	mov	w1, #0xd                   	// #13
  407864:	mov	x0, x20
  407868:	str	w1, [sp, #128]
  40786c:	mov	w21, #0xa                   	// #10
  407870:	bl	403300 <bfd_get_arch_size@plt>
  407874:	cmp	w0, #0x20
  407878:	adrp	x1, 43c000 <warn@@Base+0x5468>
  40787c:	add	x1, x1, #0x5b0
  407880:	mov	w3, #0x12                  	// #18
  407884:	mov	w2, #0x5                   	// #5
  407888:	csel	w21, w21, w3, eq  // eq = none
  40788c:	mov	x0, #0x0                   	// #0
  407890:	bl	403700 <dcgettext@plt>
  407894:	bl	4037a0 <printf@plt>
  407898:	ldr	w0, [x19, #180]
  40789c:	cbnz	w0, 407b8c <ferror@plt+0x42ec>
  4078a0:	mov	w2, #0x5                   	// #5
  4078a4:	adrp	x1, 43c000 <warn@@Base+0x5468>
  4078a8:	mov	x0, #0x0                   	// #0
  4078ac:	add	x1, x1, #0x5c0
  4078b0:	bl	403700 <dcgettext@plt>
  4078b4:	ldr	w1, [sp, #128]
  4078b8:	mov	w5, w21
  4078bc:	mov	w3, w21
  4078c0:	adrp	x6, 43c000 <warn@@Base+0x5468>
  4078c4:	adrp	x4, 43c000 <warn@@Base+0x5468>
  4078c8:	add	x6, x6, #0x5f0
  4078cc:	add	x4, x4, #0x5f8
  4078d0:	adrp	x2, 43c000 <warn@@Base+0x5468>
  4078d4:	add	x2, x2, #0x600
  4078d8:	bl	4037a0 <printf@plt>
  4078dc:	ldr	w0, [x19, #180]
  4078e0:	cbnz	w0, 407b70 <ferror@plt+0x42d0>
  4078e4:	mov	w0, #0xa                   	// #10
  4078e8:	bl	403800 <putchar@plt>
  4078ec:	add	x2, sp, #0x80
  4078f0:	mov	x0, x20
  4078f4:	adrp	x1, 405000 <ferror@plt+0x1760>
  4078f8:	add	x1, x1, #0x5b0
  4078fc:	bl	4037b0 <bfd_map_over_sections@plt>
  407900:	b	4071a8 <ferror@plt+0x3908>
  407904:	bl	4253d0 <ferror@plt+0x21b30>
  407908:	ldp	x19, x20, [sp, #16]
  40790c:	ldp	x21, x22, [sp, #32]
  407910:	ldp	x23, x24, [sp, #48]
  407914:	ldp	x29, x30, [sp], #160
  407918:	ret
  40791c:	adrp	x0, 467000 <_bfd_std_section+0x120>
  407920:	ldr	x23, [x0, #2440]
  407924:	cbz	x23, 4071a0 <ferror@plt+0x3900>
  407928:	ldr	x22, [x19, #8]
  40792c:	b	407950 <ferror@plt+0x40b0>
  407930:	ldr	x1, [x19, #8]
  407934:	add	x1, x22, x1
  407938:	cbnz	x22, 40796c <ferror@plt+0x40cc>
  40793c:	mov	x22, x1
  407940:	str	x0, [x19, #80]
  407944:	ldr	x23, [x23, #16]
  407948:	str	x22, [x19, #8]
  40794c:	cbz	x23, 4071a0 <ferror@plt+0x3900>
  407950:	ldr	x0, [x23]
  407954:	bl	404558 <ferror@plt+0xcb8>
  407958:	mov	x21, x0
  40795c:	cbnz	x0, 407930 <ferror@plt+0x4090>
  407960:	ldr	x0, [x19, #8]
  407964:	add	x22, x22, x0
  407968:	b	407944 <ferror@plt+0x40a4>
  40796c:	ldr	x0, [x19, #80]
  407970:	lsl	x1, x1, #3
  407974:	bl	4031f0 <xrealloc@plt>
  407978:	mov	x3, x0
  40797c:	ldr	x2, [x19, #8]
  407980:	add	x0, x0, x22, lsl #3
  407984:	mov	x1, x21
  407988:	str	x3, [x19, #80]
  40798c:	add	x22, x22, x2
  407990:	lsl	x2, x2, #3
  407994:	bl	402f70 <memcpy@plt>
  407998:	b	407944 <ferror@plt+0x40a4>
  40799c:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  4079a0:	adrp	x1, 436000 <ferror@plt+0x32760>
  4079a4:	add	x1, x1, #0xdd8
  4079a8:	str	x1, [x2, #696]
  4079ac:	b	4070e8 <ferror@plt+0x3848>
  4079b0:	ldr	w0, [x19, #272]
  4079b4:	cbz	w0, 407b3c <ferror@plt+0x429c>
  4079b8:	ldr	x0, [x19, #80]
  4079bc:	b	40721c <ferror@plt+0x397c>
  4079c0:	adrp	x2, 43c000 <warn@@Base+0x5468>
  4079c4:	adrp	x0, 441000 <warn@@Base+0xa468>
  4079c8:	add	x2, x2, #0x520
  4079cc:	add	x0, x0, #0x930
  4079d0:	bl	4037a0 <printf@plt>
  4079d4:	ldr	w0, [x20, #72]
  4079d8:	adrp	x1, 43c000 <warn@@Base+0x5468>
  4079dc:	add	x1, x1, #0x4a0
  4079e0:	tbz	w0, #9, 407788 <ferror@plt+0x3ee8>
  4079e4:	adrp	x2, 43c000 <warn@@Base+0x5468>
  4079e8:	adrp	x0, 441000 <warn@@Base+0xa468>
  4079ec:	add	x2, x2, #0x528
  4079f0:	add	x0, x0, #0x930
  4079f4:	bl	4037a0 <printf@plt>
  4079f8:	b	407788 <ferror@plt+0x3ee8>
  4079fc:	adrp	x2, 43c000 <warn@@Base+0x5468>
  407a00:	adrp	x0, 441000 <warn@@Base+0xa468>
  407a04:	add	x2, x2, #0x518
  407a08:	add	x0, x0, #0x930
  407a0c:	bl	4037a0 <printf@plt>
  407a10:	ldr	w0, [x20, #72]
  407a14:	adrp	x1, 43c000 <warn@@Base+0x5468>
  407a18:	add	x1, x1, #0x4a0
  407a1c:	tbz	w0, #8, 407784 <ferror@plt+0x3ee4>
  407a20:	b	4079c0 <ferror@plt+0x4120>
  407a24:	adrp	x2, 43c000 <warn@@Base+0x5468>
  407a28:	adrp	x0, 441000 <warn@@Base+0xa468>
  407a2c:	add	x2, x2, #0x510
  407a30:	add	x0, x0, #0x930
  407a34:	bl	4037a0 <printf@plt>
  407a38:	ldr	w0, [x20, #72]
  407a3c:	adrp	x1, 43c000 <warn@@Base+0x5468>
  407a40:	add	x1, x1, #0x4a0
  407a44:	tbz	w0, #7, 407780 <ferror@plt+0x3ee0>
  407a48:	b	4079fc <ferror@plt+0x415c>
  407a4c:	adrp	x2, 43c000 <warn@@Base+0x5468>
  407a50:	adrp	x0, 441000 <warn@@Base+0xa468>
  407a54:	add	x2, x2, #0x500
  407a58:	add	x0, x0, #0x930
  407a5c:	bl	4037a0 <printf@plt>
  407a60:	ldr	w0, [x20, #72]
  407a64:	adrp	x1, 43c000 <warn@@Base+0x5468>
  407a68:	add	x1, x1, #0x4a0
  407a6c:	tbz	w0, #6, 40777c <ferror@plt+0x3edc>
  407a70:	b	407a24 <ferror@plt+0x4184>
  407a74:	adrp	x2, 43c000 <warn@@Base+0x5468>
  407a78:	adrp	x0, 441000 <warn@@Base+0xa468>
  407a7c:	add	x2, x2, #0x4f0
  407a80:	add	x0, x0, #0x930
  407a84:	bl	4037a0 <printf@plt>
  407a88:	ldr	w0, [x20, #72]
  407a8c:	adrp	x1, 43c000 <warn@@Base+0x5468>
  407a90:	add	x1, x1, #0x4a0
  407a94:	tbz	w0, #5, 407778 <ferror@plt+0x3ed8>
  407a98:	b	407a4c <ferror@plt+0x41ac>
  407a9c:	adrp	x2, 43c000 <warn@@Base+0x5468>
  407aa0:	adrp	x0, 441000 <warn@@Base+0xa468>
  407aa4:	add	x2, x2, #0x4e0
  407aa8:	add	x0, x0, #0x930
  407aac:	bl	4037a0 <printf@plt>
  407ab0:	ldr	w0, [x20, #72]
  407ab4:	adrp	x1, 43c000 <warn@@Base+0x5468>
  407ab8:	add	x1, x1, #0x4a0
  407abc:	tbz	w0, #4, 407774 <ferror@plt+0x3ed4>
  407ac0:	b	407a74 <ferror@plt+0x41d4>
  407ac4:	adrp	x2, 43c000 <warn@@Base+0x5468>
  407ac8:	adrp	x0, 441000 <warn@@Base+0xa468>
  407acc:	add	x2, x2, #0x4d0
  407ad0:	add	x0, x0, #0x930
  407ad4:	bl	4037a0 <printf@plt>
  407ad8:	ldr	w0, [x20, #72]
  407adc:	adrp	x1, 43c000 <warn@@Base+0x5468>
  407ae0:	add	x1, x1, #0x4a0
  407ae4:	tbz	w0, #3, 407770 <ferror@plt+0x3ed0>
  407ae8:	b	407a9c <ferror@plt+0x41fc>
  407aec:	adrp	x2, 43c000 <warn@@Base+0x5468>
  407af0:	adrp	x0, 441000 <warn@@Base+0xa468>
  407af4:	add	x2, x2, #0x4c8
  407af8:	add	x0, x0, #0x930
  407afc:	bl	4037a0 <printf@plt>
  407b00:	ldr	w0, [x20, #72]
  407b04:	adrp	x1, 43c000 <warn@@Base+0x5468>
  407b08:	add	x1, x1, #0x4a0
  407b0c:	tbz	w0, #2, 40776c <ferror@plt+0x3ecc>
  407b10:	b	407ac4 <ferror@plt+0x4224>
  407b14:	adrp	x2, 43c000 <warn@@Base+0x5468>
  407b18:	adrp	x0, 441000 <warn@@Base+0xa468>
  407b1c:	add	x2, x2, #0x4b8
  407b20:	add	x0, x0, #0x930
  407b24:	bl	4037a0 <printf@plt>
  407b28:	ldr	w0, [x20, #72]
  407b2c:	adrp	x1, 43c000 <warn@@Base+0x5468>
  407b30:	add	x1, x1, #0x4a0
  407b34:	tbz	w0, #1, 407768 <ferror@plt+0x3ec8>
  407b38:	b	407aec <ferror@plt+0x424c>
  407b3c:	bl	425800 <ferror@plt+0x21f60>
  407b40:	mov	x0, x20
  407b44:	bl	406bf8 <ferror@plt+0x3358>
  407b48:	ldr	x0, [x19, #80]
  407b4c:	b	40721c <ferror@plt+0x397c>
  407b50:	adrp	x1, 466000 <_sch_istable+0x1478>
  407b54:	mov	w0, #0xa                   	// #10
  407b58:	ldr	x1, [x1, #3800]
  407b5c:	bl	4030b0 <putc@plt>
  407b60:	b	407158 <ferror@plt+0x38b8>
  407b64:	bl	4032a0 <xmalloc@plt>
  407b68:	mov	x21, x0
  407b6c:	b	407378 <ferror@plt+0x3ad8>
  407b70:	adrp	x1, 43c000 <warn@@Base+0x5468>
  407b74:	add	x1, x1, #0x608
  407b78:	mov	w2, #0x5                   	// #5
  407b7c:	mov	x0, #0x0                   	// #0
  407b80:	bl	403700 <dcgettext@plt>
  407b84:	bl	4037a0 <printf@plt>
  407b88:	b	4078e4 <ferror@plt+0x4044>
  407b8c:	add	x2, sp, #0x80
  407b90:	mov	x0, x20
  407b94:	adrp	x1, 406000 <ferror@plt+0x2760>
  407b98:	add	x1, x1, #0x820
  407b9c:	bl	4037b0 <bfd_map_over_sections@plt>
  407ba0:	b	4078a0 <ferror@plt+0x4000>
  407ba4:	ldr	x4, [sp, #112]
  407ba8:	mov	x3, #0x1                   	// #1
  407bac:	add	x1, sp, #0x80
  407bb0:	add	x23, sp, #0x6c
  407bb4:	mov	x2, x23
  407bb8:	mov	x0, x20
  407bbc:	stp	x27, x22, [sp, #128]
  407bc0:	stp	x4, x3, [sp, #144]
  407bc4:	bl	403200 <ctf_bfdopen_ctfsect@plt>
  407bc8:	mov	x1, x0
  407bcc:	cbz	x0, 407c8c <ferror@plt+0x43ec>
  407bd0:	mov	x25, x0
  407bd4:	mov	x26, #0x0                   	// #0
  407bd8:	b	407498 <ferror@plt+0x3bf8>
  407bdc:	mov	x0, x21
  407be0:	bl	4032a0 <xmalloc@plt>
  407be4:	ldr	x3, [x20, #8]
  407be8:	mov	x21, x0
  407bec:	ldr	x2, [x19, #88]
  407bf0:	mov	x0, x20
  407bf4:	ldr	x3, [x3, #864]
  407bf8:	mov	x1, x21
  407bfc:	blr	x3
  407c00:	mov	x22, x0
  407c04:	cmp	x0, #0x0
  407c08:	b.lt	407c7c <ferror@plt+0x43dc>  // b.tstop
  407c0c:	b.eq	407c6c <ferror@plt+0x43cc>  // b.none
  407c10:	mov	w0, #0xa                   	// #10
  407c14:	bl	403800 <putchar@plt>
  407c18:	mov	x3, x22
  407c1c:	mov	x2, x21
  407c20:	mov	x1, #0x0                   	// #0
  407c24:	mov	x0, x20
  407c28:	bl	405f68 <ferror@plt+0x26c8>
  407c2c:	adrp	x0, 443000 <warn@@Base+0xc468>
  407c30:	add	x0, x0, #0xac0
  407c34:	bl	403450 <puts@plt>
  407c38:	mov	x0, x21
  407c3c:	bl	403510 <free@plt>
  407c40:	b	4072c8 <ferror@plt+0x3a28>
  407c44:	mov	w2, #0x5                   	// #5
  407c48:	adrp	x1, 43c000 <warn@@Base+0x5468>
  407c4c:	mov	x0, #0x0                   	// #0
  407c50:	add	x1, x1, #0x728
  407c54:	bl	403700 <dcgettext@plt>
  407c58:	ldr	x1, [x20]
  407c5c:	bl	4357f0 <ferror@plt+0x31f50>
  407c60:	mov	w0, #0x1                   	// #1
  407c64:	str	w0, [x19, #16]
  407c68:	b	407330 <ferror@plt+0x3a90>
  407c6c:	adrp	x0, 43c000 <warn@@Base+0x5468>
  407c70:	add	x0, x0, #0x328
  407c74:	bl	403450 <puts@plt>
  407c78:	b	407c38 <ferror@plt+0x4398>
  407c7c:	stp	x25, x26, [sp, #64]
  407c80:	stp	x27, x28, [sp, #80]
  407c84:	ldr	x0, [x20]
  407c88:	bl	4356e8 <ferror@plt+0x31e48>
  407c8c:	adrp	x1, 43c000 <warn@@Base+0x5468>
  407c90:	add	x1, x1, #0x630
  407c94:	mov	w2, #0x5                   	// #5
  407c98:	mov	x0, #0x0                   	// #0
  407c9c:	bl	403700 <dcgettext@plt>
  407ca0:	mov	x19, x0
  407ca4:	ldr	w0, [sp, #108]
  407ca8:	bl	403150 <ctf_errmsg@plt>
  407cac:	mov	x1, x0
  407cb0:	mov	x0, x19
  407cb4:	bl	4357f0 <ferror@plt+0x31f50>
  407cb8:	b	407c84 <ferror@plt+0x43e4>
  407cbc:	adrp	x1, 43c000 <warn@@Base+0x5468>
  407cc0:	mov	w2, #0x5                   	// #5
  407cc4:	add	x1, x1, #0x630
  407cc8:	b	407c9c <ferror@plt+0x43fc>
  407ccc:	nop
  407cd0:	stp	x29, x30, [sp, #-80]!
  407cd4:	mov	x29, sp
  407cd8:	str	x23, [sp, #48]
  407cdc:	adrp	x23, 467000 <_bfd_std_section+0x120>
  407ce0:	add	x23, x23, #0x348
  407ce4:	stp	x21, x22, [sp, #32]
  407ce8:	mov	x21, x0
  407cec:	mov	w22, w1
  407cf0:	ldr	w0, [x23, #308]
  407cf4:	cbnz	w0, 407d04 <ferror@plt+0x4464>
  407cf8:	ldr	w0, [x21, #72]
  407cfc:	orr	w0, w0, #0x8000
  407d00:	str	w0, [x21, #72]
  407d04:	mov	x0, x21
  407d08:	mov	w1, #0x2                   	// #2
  407d0c:	bl	403740 <bfd_check_format@plt>
  407d10:	cbz	w0, 407e14 <ferror@plt+0x4574>
  407d14:	stp	x19, x20, [sp, #16]
  407d18:	cbz	w22, 407df0 <ferror@plt+0x4550>
  407d1c:	cmp	w22, #0x64
  407d20:	b.gt	407ed8 <ferror@plt+0x4638>
  407d24:	adrp	x1, 43c000 <warn@@Base+0x5468>
  407d28:	add	x1, x1, #0x788
  407d2c:	mov	w2, #0x5                   	// #5
  407d30:	mov	x0, #0x0                   	// #0
  407d34:	bl	403700 <dcgettext@plt>
  407d38:	mov	x19, x0
  407d3c:	mov	x20, #0x0                   	// #0
  407d40:	ldr	x0, [x21]
  407d44:	add	w22, w22, #0x1
  407d48:	bl	405330 <ferror@plt+0x1a90>
  407d4c:	mov	x1, x0
  407d50:	mov	x0, x19
  407d54:	bl	4037a0 <printf@plt>
  407d58:	mov	w0, #0x0                   	// #0
  407d5c:	bl	4032b0 <bfd_set_error@plt>
  407d60:	mov	x1, x20
  407d64:	mov	x0, x21
  407d68:	bl	403750 <bfd_openr_next_archived_file@plt>
  407d6c:	mov	x19, x0
  407d70:	cbz	x0, 407db4 <ferror@plt+0x4514>
  407d74:	nop
  407d78:	mov	w1, w22
  407d7c:	bl	407cd0 <ferror@plt+0x4430>
  407d80:	cbz	x20, 407d94 <ferror@plt+0x44f4>
  407d84:	mov	x0, x20
  407d88:	bl	403680 <bfd_close@plt>
  407d8c:	cmp	x20, x19
  407d90:	b.eq	407e00 <ferror@plt+0x4560>  // b.none
  407d94:	mov	x20, x19
  407d98:	mov	w0, #0x0                   	// #0
  407d9c:	bl	4032b0 <bfd_set_error@plt>
  407da0:	mov	x1, x20
  407da4:	mov	x0, x21
  407da8:	bl	403750 <bfd_openr_next_archived_file@plt>
  407dac:	mov	x19, x0
  407db0:	cbnz	x0, 407d78 <ferror@plt+0x44d8>
  407db4:	bl	403260 <bfd_get_error@plt>
  407db8:	cmp	w0, #0x9
  407dbc:	b.eq	407dd0 <ferror@plt+0x4530>  // b.none
  407dc0:	ldr	x0, [x21]
  407dc4:	bl	435450 <ferror@plt+0x31bb0>
  407dc8:	mov	w0, #0x1                   	// #1
  407dcc:	str	w0, [x23, #16]
  407dd0:	cbz	x20, 407e00 <ferror@plt+0x4560>
  407dd4:	mov	x0, x20
  407dd8:	bl	403680 <bfd_close@plt>
  407ddc:	ldp	x19, x20, [sp, #16]
  407de0:	ldp	x21, x22, [sp, #32]
  407de4:	ldr	x23, [sp, #48]
  407de8:	ldp	x29, x30, [sp], #80
  407dec:	ret
  407df0:	adrp	x1, 43c000 <warn@@Base+0x5468>
  407df4:	mov	w2, #0x5                   	// #5
  407df8:	add	x1, x1, #0x758
  407dfc:	b	407d30 <ferror@plt+0x4490>
  407e00:	ldp	x19, x20, [sp, #16]
  407e04:	ldp	x21, x22, [sp, #32]
  407e08:	ldr	x23, [sp, #48]
  407e0c:	ldp	x29, x30, [sp], #80
  407e10:	ret
  407e14:	add	x2, sp, #0x48
  407e18:	mov	x0, x21
  407e1c:	mov	w1, #0x1                   	// #1
  407e20:	bl	4036b0 <bfd_check_format_matches@plt>
  407e24:	cbnz	w0, 407e54 <ferror@plt+0x45b4>
  407e28:	bl	403260 <bfd_get_error@plt>
  407e2c:	cmp	w0, #0xd
  407e30:	b.eq	407eb4 <ferror@plt+0x4614>  // b.none
  407e34:	bl	403260 <bfd_get_error@plt>
  407e38:	cmp	w0, #0xc
  407e3c:	b.eq	407e70 <ferror@plt+0x45d0>  // b.none
  407e40:	ldr	x0, [x21]
  407e44:	bl	435450 <ferror@plt+0x31bb0>
  407e48:	mov	w0, #0x1                   	// #1
  407e4c:	str	w0, [x23, #16]
  407e50:	b	407e04 <ferror@plt+0x4564>
  407e54:	mov	x0, x21
  407e58:	mov	w1, #0x1                   	// #1
  407e5c:	bl	4070b0 <ferror@plt+0x3810>
  407e60:	ldp	x21, x22, [sp, #32]
  407e64:	ldr	x23, [sp, #48]
  407e68:	ldp	x29, x30, [sp], #80
  407e6c:	ret
  407e70:	add	x2, sp, #0x48
  407e74:	mov	x0, x21
  407e78:	mov	w1, #0x3                   	// #3
  407e7c:	bl	4036b0 <bfd_check_format_matches@plt>
  407e80:	cbnz	w0, 407e54 <ferror@plt+0x45b4>
  407e84:	ldr	x0, [x21]
  407e88:	bl	435450 <ferror@plt+0x31bb0>
  407e8c:	mov	w0, #0x1                   	// #1
  407e90:	str	w0, [x23, #16]
  407e94:	bl	403260 <bfd_get_error@plt>
  407e98:	cmp	w0, #0xd
  407e9c:	b.ne	407e04 <ferror@plt+0x4564>  // b.any
  407ea0:	ldr	x0, [sp, #72]
  407ea4:	bl	4358c8 <ferror@plt+0x32028>
  407ea8:	ldr	x0, [sp, #72]
  407eac:	bl	403510 <free@plt>
  407eb0:	b	407e04 <ferror@plt+0x4564>
  407eb4:	ldr	x0, [x21]
  407eb8:	bl	435450 <ferror@plt+0x31bb0>
  407ebc:	ldr	x0, [sp, #72]
  407ec0:	mov	w1, #0x1                   	// #1
  407ec4:	str	w1, [x23, #16]
  407ec8:	bl	4358c8 <ferror@plt+0x32028>
  407ecc:	ldr	x0, [sp, #72]
  407ed0:	bl	403510 <free@plt>
  407ed4:	b	407e04 <ferror@plt+0x4564>
  407ed8:	adrp	x1, 43c000 <warn@@Base+0x5468>
  407edc:	add	x1, x1, #0x768
  407ee0:	mov	w2, #0x5                   	// #5
  407ee4:	mov	x0, #0x0                   	// #0
  407ee8:	bl	403700 <dcgettext@plt>
  407eec:	bl	435778 <ferror@plt+0x31ed8>
  407ef0:	stp	x29, x30, [sp, #-48]!
  407ef4:	mov	x29, sp
  407ef8:	stp	x19, x20, [sp, #16]
  407efc:	mov	x20, x1
  407f00:	mov	x19, x0
  407f04:	str	x21, [sp, #32]
  407f08:	mov	w21, w2
  407f0c:	bl	436008 <ferror@plt+0x32768>
  407f10:	cmp	x0, #0x0
  407f14:	b.le	407f54 <ferror@plt+0x46b4>
  407f18:	mov	x1, x20
  407f1c:	mov	x0, x19
  407f20:	bl	403130 <bfd_openr@plt>
  407f24:	mov	x20, x0
  407f28:	cbz	x0, 407f4c <ferror@plt+0x46ac>
  407f2c:	mov	w1, #0x0                   	// #0
  407f30:	bl	407cd0 <ferror@plt+0x4430>
  407f34:	mov	x0, x20
  407f38:	cbnz	w21, 407f70 <ferror@plt+0x46d0>
  407f3c:	ldp	x19, x20, [sp, #16]
  407f40:	ldr	x21, [sp, #32]
  407f44:	ldp	x29, x30, [sp], #48
  407f48:	b	403680 <bfd_close@plt>
  407f4c:	mov	x0, x19
  407f50:	bl	435450 <ferror@plt+0x31bb0>
  407f54:	adrp	x0, 467000 <_bfd_std_section+0x120>
  407f58:	mov	w1, #0x1                   	// #1
  407f5c:	ldp	x19, x20, [sp, #16]
  407f60:	str	w1, [x0, #856]
  407f64:	ldr	x21, [sp, #32]
  407f68:	ldp	x29, x30, [sp], #48
  407f6c:	ret
  407f70:	ldp	x19, x20, [sp, #16]
  407f74:	ldr	x21, [sp, #32]
  407f78:	ldp	x29, x30, [sp], #48
  407f7c:	b	403430 <bfd_close_all_done@plt>
  407f80:	stp	x29, x30, [sp, #-144]!
  407f84:	mov	x29, sp
  407f88:	stp	x21, x22, [sp, #32]
  407f8c:	adrp	x22, 467000 <_bfd_std_section+0x120>
  407f90:	add	x22, x22, #0x348
  407f94:	stp	x23, x24, [sp, #48]
  407f98:	ldr	x23, [x22, #56]
  407f9c:	str	x2, [sp, #128]
  407fa0:	cmp	x23, #0x0
  407fa4:	b.le	40847c <ferror@plt+0x4bdc>
  407fa8:	mov	x21, x0
  407fac:	stp	x19, x20, [sp, #16]
  407fb0:	mov	x20, x1
  407fb4:	ldr	x0, [x1, #16]
  407fb8:	str	x0, [sp, #120]
  407fbc:	ldr	x24, [x22, #72]
  407fc0:	stp	x25, x26, [sp, #64]
  407fc4:	mov	x25, #0x0                   	// #0
  407fc8:	ldr	x0, [x0]
  407fcc:	str	x0, [sp, #112]
  407fd0:	ldr	w0, [x20, #180]
  407fd4:	ldr	x1, [x1, #48]
  407fd8:	stp	x27, x28, [sp, #80]
  407fdc:	str	x1, [sp, #104]
  407fe0:	str	w0, [sp, #140]
  407fe4:	add	x8, x25, #0x1
  407fe8:	b	408010 <ferror@plt+0x4770>
  407fec:	asr	x3, x3, #1
  407ff0:	ldr	x19, [x24, x3, lsl #3]
  407ff4:	ldr	x0, [x19, #32]
  407ff8:	ldr	x1, [x19, #16]
  407ffc:	ldr	x4, [x0, #40]
  408000:	add	x7, x4, x1
  408004:	cmp	x21, x7
  408008:	b.cs	408134 <ferror@plt+0x4894>  // b.hs, b.nlast
  40800c:	mov	x23, x3
  408010:	add	x3, x23, x25
  408014:	cmp	x23, x8
  408018:	b.gt	407fec <ferror@plt+0x474c>
  40801c:	cbz	x25, 408330 <ferror@plt+0x4a90>
  408020:	ldr	x19, [x24, x25, lsl #3]
  408024:	ldr	x0, [x19, #32]
  408028:	ldr	x1, [x19, #16]
  40802c:	ldr	x4, [x0, #40]
  408030:	add	x7, x4, x1
  408034:	sub	x10, x24, #0x8
  408038:	b	408058 <ferror@plt+0x47b8>
  40803c:	subs	x25, x25, #0x1
  408040:	b.eq	408330 <ferror@plt+0x4a90>  // b.none
  408044:	ldr	x19, [x24, x25, lsl #3]
  408048:	ldr	x0, [x19, #32]
  40804c:	ldr	x1, [x19, #16]
  408050:	ldr	x4, [x0, #40]
  408054:	add	x7, x4, x1
  408058:	ldr	x3, [x10, x25, lsl #3]
  40805c:	lsl	x28, x25, #3
  408060:	ldr	x9, [x3, #32]
  408064:	ldr	x8, [x3, #16]
  408068:	ldr	x3, [x9, #40]
  40806c:	add	x3, x3, x8
  408070:	cmp	x3, x7
  408074:	b.eq	40803c <ferror@plt+0x479c>  // b.none
  408078:	mov	x26, x19
  40807c:	mov	x27, x25
  408080:	cmp	x23, x25
  408084:	b.le	408140 <ferror@plt+0x48a0>
  408088:	mov	x7, x4
  40808c:	mov	x3, x1
  408090:	mov	x26, x19
  408094:	mov	x27, x25
  408098:	b	4080cc <ferror@plt+0x482c>
  40809c:	ldr	x24, [x22, #72]
  4080a0:	ldr	x26, [x24, x28]
  4080a4:	add	x27, x27, #0x1
  4080a8:	cmp	x23, x27
  4080ac:	b.le	408140 <ferror@plt+0x48a0>
  4080b0:	ldr	x19, [x24, x27, lsl #3]
  4080b4:	ldr	x4, [x26, #32]
  4080b8:	ldr	x0, [x19, #32]
  4080bc:	ldr	x1, [x19, #16]
  4080c0:	ldr	x3, [x26, #16]
  4080c4:	ldr	x7, [x0, #40]
  4080c8:	ldr	x4, [x4, #40]
  4080cc:	add	x4, x3, x4
  4080d0:	add	x1, x1, x7
  4080d4:	cmp	x4, x1
  4080d8:	b.ne	408140 <ferror@plt+0x48a0>  // b.any
  4080dc:	ldr	x1, [sp, #104]
  4080e0:	ldr	x0, [x0]
  4080e4:	ldr	x1, [x1]
  4080e8:	bl	4034a0 <strcmp@plt>
  4080ec:	cbnz	w0, 4080a4 <ferror@plt+0x4804>
  4080f0:	ldr	x3, [x20, #136]
  4080f4:	mov	x0, x19
  4080f8:	mov	x1, x20
  4080fc:	blr	x3
  408100:	cbz	w0, 40809c <ferror@plt+0x47fc>
  408104:	ldr	x0, [sp, #128]
  408108:	cbz	x0, 408110 <ferror@plt+0x4870>
  40810c:	str	x27, [x0]
  408110:	ldr	x0, [x22, #72]
  408114:	ldp	x19, x20, [sp, #16]
  408118:	ldr	x0, [x0, x27, lsl #3]
  40811c:	ldp	x21, x22, [sp, #32]
  408120:	ldp	x23, x24, [sp, #48]
  408124:	ldp	x25, x26, [sp, #64]
  408128:	ldp	x27, x28, [sp, #80]
  40812c:	ldp	x29, x30, [sp], #144
  408130:	ret
  408134:	mov	x25, x3
  408138:	b.hi	407fe4 <ferror@plt+0x4744>  // b.pmore
  40813c:	b	408034 <ferror@plt+0x4794>
  408140:	ldr	x0, [sp, #120]
  408144:	ldr	w0, [x0, #8]
  408148:	cbnz	w0, 408180 <ferror@plt+0x48e0>
  40814c:	ldr	x0, [sp, #112]
  408150:	ldr	w0, [x0, #72]
  408154:	tbz	w0, #0, 4081dc <ferror@plt+0x493c>
  408158:	ldr	x0, [sp, #104]
  40815c:	ldr	x1, [x0, #40]
  408160:	cmp	x21, x1
  408164:	b.cc	4081dc <ferror@plt+0x493c>  // b.lo, b.ul, b.last
  408168:	ldr	x2, [x0, #56]
  40816c:	ldr	w0, [sp, #140]
  408170:	udiv	x0, x2, x0
  408174:	add	x0, x0, x1
  408178:	cmp	x0, x21
  40817c:	b.ls	4081dc <ferror@plt+0x493c>  // b.plast
  408180:	ldr	x0, [x26, #32]
  408184:	ldr	x1, [sp, #104]
  408188:	ldr	x0, [x0]
  40818c:	ldr	x1, [x1]
  408190:	bl	4034a0 <strcmp@plt>
  408194:	cbnz	w0, 408464 <ferror@plt+0x4bc4>
  408198:	ldr	x3, [x20, #136]
  40819c:	mov	x0, x26
  4081a0:	mov	x1, x20
  4081a4:	blr	x3
  4081a8:	cbz	w0, 408348 <ferror@plt+0x4aa8>
  4081ac:	ldr	x0, [x22, #72]
  4081b0:	ldr	x0, [x0, x28]
  4081b4:	ldr	x1, [sp, #128]
  4081b8:	cbz	x1, 408314 <ferror@plt+0x4a74>
  4081bc:	ldp	x19, x20, [sp, #16]
  4081c0:	ldp	x27, x28, [sp, #80]
  4081c4:	str	x25, [x1]
  4081c8:	ldp	x21, x22, [sp, #32]
  4081cc:	ldp	x23, x24, [sp, #48]
  4081d0:	ldp	x25, x26, [sp, #64]
  4081d4:	ldp	x29, x30, [sp], #144
  4081d8:	ret
  4081dc:	ldr	x3, [x20, #136]
  4081e0:	mov	x0, x26
  4081e4:	mov	x1, x20
  4081e8:	blr	x3
  4081ec:	str	w0, [sp, #112]
  4081f0:	cbz	w0, 408350 <ferror@plt+0x4ab0>
  4081f4:	ldr	x0, [sp, #120]
  4081f8:	ldr	x1, [x0, #24]
  4081fc:	cmp	x1, #0x0
  408200:	ldr	x0, [x22, #72]
  408204:	ldr	x0, [x0, x28]
  408208:	ldr	x3, [x0, #16]
  40820c:	ccmp	x3, x21, #0x4, gt
  408210:	b.eq	4081b4 <ferror@plt+0x4914>  // b.none
  408214:	ldr	x2, [sp, #120]
  408218:	ldr	x3, [x2, #16]
  40821c:	cbz	x3, 4081b4 <ferror@plt+0x4914>
  408220:	ldr	x4, [x3]
  408224:	ldr	x4, [x4, #8]
  408228:	cmp	x4, x21
  40822c:	b.hi	4081b4 <ferror@plt+0x4914>  // b.pmore
  408230:	lsl	x1, x1, #3
  408234:	sub	x1, x1, #0x8
  408238:	add	x5, x3, x1
  40823c:	ldr	x1, [x3, x1]
  408240:	ldr	x1, [x1, #8]
  408244:	cmp	x1, x21
  408248:	b.cc	4081b4 <ferror@plt+0x4914>  // b.lo, b.ul, b.last
  40824c:	ldr	w1, [x0, #24]
  408250:	tbz	w1, #21, 408260 <ferror@plt+0x49c0>
  408254:	b	4081b4 <ferror@plt+0x4914>
  408258:	b.ls	40852c <ferror@plt+0x4c8c>  // b.plast
  40825c:	mov	x5, x4
  408260:	sub	x1, x5, x3
  408264:	cmp	x3, x5
  408268:	b.hi	4081b4 <ferror@plt+0x4914>  // b.pmore
  40826c:	lsr	x4, x1, #63
  408270:	add	x1, x4, x1, asr #3
  408274:	asr	x1, x1, #1
  408278:	add	x4, x3, x1, lsl #3
  40827c:	ldr	x1, [x3, x1, lsl #3]
  408280:	ldr	x1, [x1, #8]
  408284:	cmp	x1, x21
  408288:	b.ne	408258 <ferror@plt+0x49b8>  // b.any
  40828c:	sub	x1, x4, #0x8
  408290:	cmp	x3, x1
  408294:	b.ls	4082a8 <ferror@plt+0x4a08>  // b.plast
  408298:	b	4082c0 <ferror@plt+0x4a20>
  40829c:	cmp	x3, x6
  4082a0:	b.hi	408544 <ferror@plt+0x4ca4>  // b.pmore
  4082a4:	mov	x1, x6
  4082a8:	mov	x4, x1
  4082ac:	sub	x6, x1, #0x8
  4082b0:	ldr	x7, [x4], #8
  4082b4:	ldr	x7, [x7, #8]
  4082b8:	cmp	x7, x21
  4082bc:	b.eq	40829c <ferror@plt+0x49fc>  // b.none
  4082c0:	adrp	x6, 467000 <_bfd_std_section+0x120>
  4082c4:	cmp	x4, x5
  4082c8:	add	x6, x6, #0x110
  4082cc:	b.ls	4082dc <ferror@plt+0x4a3c>  // b.plast
  4082d0:	b	4081b4 <ferror@plt+0x4914>
  4082d4:	cmp	x5, x4
  4082d8:	b.cc	4081b4 <ferror@plt+0x4914>  // b.lo, b.ul, b.last
  4082dc:	ldr	x1, [x4]
  4082e0:	add	x4, x4, #0x8
  4082e4:	ldr	x3, [x1, #8]
  4082e8:	cmp	x3, x21
  4082ec:	b.ne	4081b4 <ferror@plt+0x4914>  // b.any
  4082f0:	ldr	x1, [x1]
  4082f4:	cbz	x1, 4082d4 <ferror@plt+0x4a34>
  4082f8:	ldr	x1, [x1]
  4082fc:	ldr	x3, [x1, #32]
  408300:	cmp	x3, x6
  408304:	b.eq	4082d4 <ferror@plt+0x4a34>  // b.none
  408308:	mov	x0, x1
  40830c:	ldr	x1, [sp, #128]
  408310:	cbnz	x1, 4081bc <ferror@plt+0x491c>
  408314:	ldp	x19, x20, [sp, #16]
  408318:	ldp	x21, x22, [sp, #32]
  40831c:	ldp	x23, x24, [sp, #48]
  408320:	ldp	x25, x26, [sp, #64]
  408324:	ldp	x27, x28, [sp, #80]
  408328:	ldp	x29, x30, [sp], #144
  40832c:	ret
  408330:	ldr	x19, [x24]
  408334:	mov	x28, #0x0                   	// #0
  408338:	ldr	x0, [x19, #32]
  40833c:	ldr	x1, [x19, #16]
  408340:	ldr	x4, [x0, #40]
  408344:	b	408088 <ferror@plt+0x47e8>
  408348:	mov	w0, #0x1                   	// #1
  40834c:	str	w0, [sp, #112]
  408350:	ldr	x24, [x22, #72]
  408354:	sub	x26, x27, #0x1
  408358:	ldr	x19, [x22, #56]
  40835c:	cbnz	x27, 4083c0 <ferror@plt+0x4b20>
  408360:	b	4084b4 <ferror@plt+0x4c14>
  408364:	ldr	x4, [x22, #56]
  408368:	lsl	x1, x19, #3
  40836c:	cmp	x4, x19
  408370:	b.ne	40837c <ferror@plt+0x4adc>  // b.any
  408374:	mov	x1, x27
  408378:	mov	x19, x26
  40837c:	ldr	x24, [x22, #72]
  408380:	ldr	x0, [x24, x27]
  408384:	ldr	x1, [x24, x1]
  408388:	ldr	x8, [x0, #32]
  40838c:	ldr	x9, [x1, #32]
  408390:	ldr	x5, [x0, #16]
  408394:	ldr	x7, [x1, #16]
  408398:	ldr	x0, [x8, #40]
  40839c:	ldr	x1, [x9, #40]
  4083a0:	add	x0, x0, x5
  4083a4:	add	x1, x1, x7
  4083a8:	cmp	x1, x0
  4083ac:	b.ne	408410 <ferror@plt+0x4b70>  // b.any
  4083b0:	mov	x19, x26
  4083b4:	sub	x26, x26, #0x1
  4083b8:	cmn	x26, #0x1
  4083bc:	b.eq	40840c <ferror@plt+0x4b6c>  // b.none
  4083c0:	ldr	w0, [sp, #112]
  4083c4:	lsl	x27, x26, #3
  4083c8:	ldr	x23, [x24, x26, lsl #3]
  4083cc:	cbz	w0, 4083e8 <ferror@plt+0x4b48>
  4083d0:	ldr	x0, [sp, #104]
  4083d4:	ldr	x1, [x0]
  4083d8:	ldr	x0, [x23, #32]
  4083dc:	ldr	x0, [x0]
  4083e0:	bl	4034a0 <strcmp@plt>
  4083e4:	cbnz	w0, 4083b4 <ferror@plt+0x4b14>
  4083e8:	ldr	x5, [x20, #136]
  4083ec:	mov	x0, x23
  4083f0:	mov	x1, x20
  4083f4:	blr	x5
  4083f8:	cbnz	w0, 408364 <ferror@plt+0x4ac4>
  4083fc:	sub	x26, x26, #0x1
  408400:	cmn	x26, #0x1
  408404:	ldr	x24, [x22, #72]
  408408:	b.ne	4083c0 <ferror@plt+0x4b20>  // b.any
  40840c:	ldr	x4, [x22, #56]
  408410:	cmp	x19, x4
  408414:	b.eq	4084b8 <ferror@plt+0x4c18>  // b.none
  408418:	lsl	x28, x19, #3
  40841c:	ldr	w0, [sp, #112]
  408420:	ldr	x27, [x24, x28]
  408424:	cbz	w0, 408490 <ferror@plt+0x4bf0>
  408428:	ldr	x0, [x27, #32]
  40842c:	ldr	x1, [sp, #104]
  408430:	ldr	x0, [x0]
  408434:	ldr	x1, [x1]
  408438:	bl	4034a0 <strcmp@plt>
  40843c:	cbnz	w0, 408470 <ferror@plt+0x4bd0>
  408440:	ldr	x2, [x20, #136]
  408444:	mov	x0, x27
  408448:	mov	x1, x20
  40844c:	blr	x2
  408450:	cbz	w0, 408470 <ferror@plt+0x4bd0>
  408454:	ldr	x0, [x22, #72]
  408458:	mov	x25, x19
  40845c:	ldr	x0, [x0, x28]
  408460:	b	4081b4 <ferror@plt+0x4914>
  408464:	mov	w0, #0x1                   	// #1
  408468:	str	w0, [sp, #112]
  40846c:	b	408354 <ferror@plt+0x4ab4>
  408470:	ldp	x19, x20, [sp, #16]
  408474:	ldp	x25, x26, [sp, #64]
  408478:	ldp	x27, x28, [sp, #80]
  40847c:	mov	x0, #0x0                   	// #0
  408480:	ldp	x21, x22, [sp, #32]
  408484:	ldp	x23, x24, [sp, #48]
  408488:	ldp	x29, x30, [sp], #144
  40848c:	ret
  408490:	ldr	x2, [x20, #136]
  408494:	mov	x0, x27
  408498:	mov	x1, x20
  40849c:	blr	x2
  4084a0:	cbz	w0, 408470 <ferror@plt+0x4bd0>
  4084a4:	ldr	x0, [sp, #120]
  4084a8:	mov	x25, x19
  4084ac:	ldr	x1, [x0, #24]
  4084b0:	b	4081fc <ferror@plt+0x495c>
  4084b4:	mov	x4, x19
  4084b8:	add	x19, x25, #0x1
  4084bc:	cmp	x19, x4
  4084c0:	b.lt	4084dc <ferror@plt+0x4c3c>  // b.tstop
  4084c4:	b	408524 <ferror@plt+0x4c84>
  4084c8:	ldr	x24, [x22, #72]
  4084cc:	add	x19, x19, #0x1
  4084d0:	ldr	x0, [x22, #56]
  4084d4:	cmp	x0, x19
  4084d8:	b.le	408524 <ferror@plt+0x4c84>
  4084dc:	ldr	w0, [sp, #112]
  4084e0:	lsl	x27, x19, #3
  4084e4:	ldr	x23, [x24, x19, lsl #3]
  4084e8:	cbz	w0, 408504 <ferror@plt+0x4c64>
  4084ec:	ldr	x0, [sp, #104]
  4084f0:	ldr	x1, [x0]
  4084f4:	ldr	x0, [x23, #32]
  4084f8:	ldr	x0, [x0]
  4084fc:	bl	4034a0 <strcmp@plt>
  408500:	cbnz	w0, 4084cc <ferror@plt+0x4c2c>
  408504:	ldr	x4, [x20, #136]
  408508:	mov	x0, x23
  40850c:	mov	x1, x20
  408510:	blr	x4
  408514:	cbz	w0, 4084c8 <ferror@plt+0x4c28>
  408518:	mov	x28, x27
  40851c:	ldr	x24, [x22, #72]
  408520:	b	40841c <ferror@plt+0x4b7c>
  408524:	mov	x19, x25
  408528:	b	40841c <ferror@plt+0x4b7c>
  40852c:	ldr	x1, [x4, #8]
  408530:	add	x3, x4, #0x8
  408534:	ldr	x1, [x1, #8]
  408538:	cmp	x1, x21
  40853c:	b.ls	408260 <ferror@plt+0x49c0>  // b.plast
  408540:	b	4081b4 <ferror@plt+0x4914>
  408544:	mov	x4, x1
  408548:	b	4082c0 <ferror@plt+0x4a20>
  40854c:	nop
  408550:	stp	x29, x30, [sp, #-32]!
  408554:	mov	x2, #0x0                   	// #0
  408558:	mov	x29, sp
  40855c:	str	x19, [sp, #16]
  408560:	mov	x19, x0
  408564:	bl	407f80 <ferror@plt+0x46e0>
  408568:	cbz	x0, 408590 <ferror@plt+0x4cf0>
  40856c:	ldr	x2, [x0, #32]
  408570:	ldr	x1, [x0, #16]
  408574:	ldr	x0, [x2, #40]
  408578:	add	x0, x0, x1
  40857c:	cmp	x0, x19
  408580:	cset	w0, eq  // eq = none
  408584:	ldr	x19, [sp, #16]
  408588:	ldp	x29, x30, [sp], #32
  40858c:	ret
  408590:	mov	w0, #0x0                   	// #0
  408594:	ldr	x19, [sp, #16]
  408598:	ldp	x29, x30, [sp], #32
  40859c:	ret
  4085a0:	stp	x29, x30, [sp, #-48]!
  4085a4:	mov	x29, sp
  4085a8:	stp	x19, x20, [sp, #16]
  4085ac:	adrp	x20, 467000 <_bfd_std_section+0x120>
  4085b0:	add	x20, x20, #0x348
  4085b4:	stp	x21, x22, [sp, #32]
  4085b8:	mov	x19, x1
  4085bc:	mov	x22, x0
  4085c0:	ldr	x5, [x20, #56]
  4085c4:	mov	w21, w2
  4085c8:	cmp	x5, #0x0
  4085cc:	b.le	408648 <ferror@plt+0x4da8>
  4085d0:	ldr	x20, [x1, #16]
  4085d4:	ldr	x0, [x20, #40]
  4085d8:	cbz	x0, 408610 <ferror@plt+0x4d70>
  4085dc:	ldr	x0, [x0]
  4085e0:	cbz	x0, 408610 <ferror@plt+0x4d70>
  4085e4:	ldr	x2, [x0]
  4085e8:	cbz	x2, 408610 <ferror@plt+0x4d70>
  4085ec:	ldr	x3, [x2, #32]
  4085f0:	adrp	x1, 466000 <_sch_istable+0x1478>
  4085f4:	ldr	x0, [x2, #16]
  4085f8:	add	x1, x1, #0xff8
  4085fc:	ldr	x4, [x3, #40]
  408600:	add	x22, x22, x0
  408604:	cmp	x3, x1
  408608:	add	x22, x22, x4
  40860c:	b.eq	408624 <ferror@plt+0x4d84>  // b.none
  408610:	mov	x2, #0x0                   	// #0
  408614:	mov	x1, x19
  408618:	mov	x0, x22
  40861c:	bl	407f80 <ferror@plt+0x46e0>
  408620:	mov	x2, x0
  408624:	mov	w5, w21
  408628:	mov	x3, x22
  40862c:	mov	x4, x19
  408630:	ldr	x0, [x20]
  408634:	ldp	x21, x22, [sp, #32]
  408638:	ldr	x1, [x19, #48]
  40863c:	ldp	x19, x20, [sp, #16]
  408640:	ldp	x29, x30, [sp], #48
  408644:	b	405d68 <ferror@plt+0x24c8>
  408648:	ldp	x2, x0, [x19]
  40864c:	adrp	x1, 43c000 <warn@@Base+0x5468>
  408650:	add	x1, x1, #0x7a0
  408654:	blr	x2
  408658:	mov	x0, x22
  40865c:	mov	w2, w21
  408660:	mov	x1, x19
  408664:	bl	4046f8 <ferror@plt+0xe58>
  408668:	ldr	w0, [x20, #184]
  40866c:	cbnz	w0, 408680 <ferror@plt+0x4de0>
  408670:	ldp	x19, x20, [sp, #16]
  408674:	ldp	x21, x22, [sp, #32]
  408678:	ldp	x29, x30, [sp], #48
  40867c:	ret
  408680:	mov	w2, #0x5                   	// #5
  408684:	adrp	x1, 43c000 <warn@@Base+0x5468>
  408688:	mov	x0, #0x0                   	// #0
  40868c:	add	x1, x1, #0x120
  408690:	ldp	x20, x21, [x19]
  408694:	bl	403700 <dcgettext@plt>
  408698:	ldr	x3, [x19, #48]
  40869c:	mov	x1, x0
  4086a0:	ldr	x4, [x3, #40]
  4086a4:	mov	x0, x21
  4086a8:	ldr	x2, [x3, #144]
  4086ac:	mov	x16, x20
  4086b0:	ldp	x19, x20, [sp, #16]
  4086b4:	sub	x2, x2, x4
  4086b8:	add	x2, x2, x22
  4086bc:	ldp	x21, x22, [sp, #32]
  4086c0:	ldp	x29, x30, [sp], #48
  4086c4:	br	x16
  4086c8:	adrp	x2, 467000 <_bfd_std_section+0x120>
  4086cc:	ldr	w2, [x2, #1152]
  4086d0:	cmp	w2, #0x0
  4086d4:	cset	w2, eq  // eq = none
  4086d8:	b	4085a0 <ferror@plt+0x4d00>
  4086dc:	nop
  4086e0:	sub	sp, sp, #0x2e0
  4086e4:	adrp	x3, 467000 <_bfd_std_section+0x120>
  4086e8:	stp	x29, x30, [sp]
  4086ec:	mov	x29, sp
  4086f0:	stp	x25, x26, [sp, #64]
  4086f4:	add	x26, x3, #0x348
  4086f8:	stp	x27, x28, [sp, #80]
  4086fc:	mov	x27, x2
  408700:	ldr	w2, [x26, #316]
  408704:	stp	x19, x20, [sp, #16]
  408708:	ldr	w19, [x27, #180]
  40870c:	str	x1, [sp, #232]
  408710:	str	x0, [sp, #312]
  408714:	stp	xzr, xzr, [sp, #408]
  408718:	cbnz	w2, 408724 <ferror@plt+0x4e84>
  40871c:	ldr	x0, [x26, #152]
  408720:	cbz	x0, 4087b0 <ferror@plt+0x4f10>
  408724:	ldr	x20, [sp, #232]
  408728:	mov	x0, x20
  40872c:	bl	4052c0 <ferror@plt+0x1a20>
  408730:	cbz	w0, 408798 <ferror@plt+0x4ef8>
  408734:	mov	x1, x20
  408738:	ldr	x20, [x20, #56]
  40873c:	cbz	x20, 408798 <ferror@plt+0x4ef8>
  408740:	adrp	x0, 465000 <memcpy@GLIBC_2.17>
  408744:	add	x0, x0, #0x4b0
  408748:	str	x0, [sp, #360]
  40874c:	str	xzr, [sp, #96]
  408750:	ldr	x0, [x0, #8]
  408754:	cmn	x0, #0x1
  408758:	b.eq	40876c <ferror@plt+0x4ecc>  // b.none
  40875c:	ldr	x1, [x1, #40]
  408760:	subs	x0, x0, x1
  408764:	csel	x0, x0, xzr, cs  // cs = hs, nlast
  408768:	str	x0, [sp, #96]
  40876c:	mov	w19, w19
  408770:	ldr	x0, [sp, #360]
  408774:	udiv	x2, x20, x19
  408778:	ldr	x0, [x0, #16]
  40877c:	str	x2, [sp, #280]
  408780:	cmn	x0, #0x1
  408784:	b.eq	4087f0 <ferror@plt+0x4f50>  // b.none
  408788:	ldr	x1, [sp, #232]
  40878c:	ldr	x1, [x1, #40]
  408790:	cmp	x0, x1
  408794:	b.cs	4087e0 <ferror@plt+0x4f40>  // b.hs, b.nlast
  408798:	ldp	x29, x30, [sp]
  40879c:	ldp	x19, x20, [sp, #16]
  4087a0:	ldp	x25, x26, [sp, #64]
  4087a4:	ldp	x27, x28, [sp, #80]
  4087a8:	add	sp, sp, #0x2e0
  4087ac:	ret
  4087b0:	mov	x0, x1
  4087b4:	mov	w1, #0x110                 	// #272
  4087b8:	ldr	w0, [x0, #32]
  4087bc:	and	w0, w0, w1
  4087c0:	cmp	w0, w1
  4087c4:	b.eq	408724 <ferror@plt+0x4e84>  // b.none
  4087c8:	ldp	x29, x30, [sp]
  4087cc:	ldp	x19, x20, [sp, #16]
  4087d0:	ldp	x25, x26, [sp, #64]
  4087d4:	ldp	x27, x28, [sp, #80]
  4087d8:	add	sp, sp, #0x2e0
  4087dc:	ret
  4087e0:	sub	x0, x0, x1
  4087e4:	cmp	x2, x0
  4087e8:	csel	x0, x2, x0, ls  // ls = plast
  4087ec:	str	x0, [sp, #280]
  4087f0:	ldr	x1, [sp, #96]
  4087f4:	ldr	x0, [sp, #280]
  4087f8:	cmp	x0, x1
  4087fc:	b.ls	408798 <ferror@plt+0x4ef8>  // b.plast
  408800:	ldr	x1, [x27, #16]
  408804:	str	x1, [sp, #320]
  408808:	ldr	x2, [x1, #16]
  40880c:	str	x2, [sp, #152]
  408810:	cbz	x2, 408ac4 <ferror@plt+0x5224>
  408814:	ldr	w0, [x26, #128]
  408818:	cbz	w0, 408ac4 <ferror@plt+0x5224>
  40881c:	ldr	x0, [x1, #24]
  408820:	str	xzr, [sp, #376]
  408824:	ldr	x1, [sp, #232]
  408828:	add	x0, x2, x0, lsl #3
  40882c:	str	x0, [sp, #184]
  408830:	ldr	x1, [x1, #40]
  408834:	str	x1, [sp, #200]
  408838:	ldr	x1, [sp, #232]
  40883c:	add	x2, sp, #0x198
  408840:	ldr	x0, [sp, #312]
  408844:	bl	403120 <bfd_malloc_and_get_section@plt>
  408848:	cbz	w0, 40a688 <ferror@plt+0x6de8>
  40884c:	ldr	x4, [sp, #232]
  408850:	stp	x21, x22, [sp, #32]
  408854:	adrp	x3, 404000 <ferror@plt+0x760>
  408858:	stp	x23, x24, [sp, #48]
  40885c:	add	x3, x3, #0xb98
  408860:	ldr	x1, [x26, #56]
  408864:	str	x4, [x26, #136]
  408868:	ldr	x0, [x26, #72]
  40886c:	ldr	x2, [sp, #408]
  408870:	str	x2, [x27, #144]
  408874:	ldr	x2, [x4, #40]
  408878:	str	x4, [x27, #48]
  40887c:	stp	x2, x20, [x27, #152]
  408880:	mov	x2, #0x8                   	// #8
  408884:	bl	4030f0 <qsort@plt>
  408888:	ldr	x0, [sp, #152]
  40888c:	ldr	x3, [sp, #184]
  408890:	cmp	x0, x3
  408894:	b.cs	4088c8 <ferror@plt+0x5028>  // b.hs, b.nlast
  408898:	ldr	x2, [sp, #96]
  40889c:	ldr	x1, [sp, #200]
  4088a0:	add	x1, x1, x2
  4088a4:	b	4088b4 <ferror@plt+0x5014>
  4088a8:	add	x0, x0, #0x8
  4088ac:	cmp	x0, x3
  4088b0:	b.cs	4088c4 <ferror@plt+0x5024>  // b.hs, b.nlast
  4088b4:	ldr	x2, [x0]
  4088b8:	ldr	x2, [x2, #8]
  4088bc:	cmp	x2, x1
  4088c0:	b.cc	4088a8 <ferror@plt+0x5008>  // b.lo, b.ul, b.last
  4088c4:	str	x0, [sp, #152]
  4088c8:	mov	w2, #0x5                   	// #5
  4088cc:	adrp	x1, 43c000 <warn@@Base+0x5468>
  4088d0:	mov	x0, #0x0                   	// #0
  4088d4:	add	x1, x1, #0x7a8
  4088d8:	bl	403700 <dcgettext@plt>
  4088dc:	mov	x19, x0
  4088e0:	ldr	x20, [sp, #232]
  4088e4:	mov	x1, #0xffffffffffffffff    	// #-1
  4088e8:	stp	xzr, x1, [sp, #328]
  4088ec:	ldr	x0, [x20]
  4088f0:	bl	405330 <ferror@plt+0x1a90>
  4088f4:	mov	x1, x0
  4088f8:	mov	x0, x19
  4088fc:	bl	4037a0 <printf@plt>
  408900:	ldr	x19, [sp, #320]
  408904:	mov	w1, #0x1                   	// #1
  408908:	ldr	x3, [sp, #96]
  40890c:	add	x2, sp, #0x1a0
  408910:	ldr	x0, [x20, #40]
  408914:	str	w1, [x19, #8]
  408918:	mov	x1, x27
  40891c:	add	x0, x3, x0
  408920:	bl	407f80 <ferror@plt+0x46e0>
  408924:	ldr	x1, [sp, #312]
  408928:	str	x0, [sp, #272]
  40892c:	ldr	x1, [x1, #8]
  408930:	str	wzr, [x19, #8]
  408934:	ldr	w0, [x1, #8]
  408938:	cmp	w0, #0x5
  40893c:	b.eq	40a7c8 <ferror@plt+0x6f28>  // b.none
  408940:	ldr	x0, [sp, #320]
  408944:	str	wzr, [sp, #368]
  408948:	ldr	x0, [x0, #48]
  40894c:	cmp	x0, #0x0
  408950:	cset	w21, eq  // eq = none
  408954:	nop
  408958:	ldr	x0, [sp, #232]
  40895c:	ldr	x1, [sp, #272]
  408960:	ldr	x19, [x0, #40]
  408964:	ldr	x0, [sp, #96]
  408968:	add	x19, x0, x19
  40896c:	ldr	x0, [sp, #336]
  408970:	and	x19, x19, x0
  408974:	ldr	x0, [sp, #328]
  408978:	eor	x19, x19, x0
  40897c:	sub	x19, x19, x0
  408980:	cbz	x1, 408c3c <ferror@plt+0x539c>
  408984:	ldr	x0, [x1, #32]
  408988:	ldr	x20, [x1, #16]
  40898c:	ldr	x23, [x0, #40]
  408990:	add	x23, x23, x20
  408994:	cmp	x19, x23
  408998:	mov	x2, x23
  40899c:	b.cs	40a2e8 <ferror@plt+0x6a48>  // b.hs, b.nlast
  4089a0:	mov	w1, #0xffffffff            	// #-1
  4089a4:	str	xzr, [x27, #56]
  4089a8:	str	wzr, [x27, #64]
  4089ac:	str	w1, [x27, #80]
  4089b0:	ldr	x1, [sp, #320]
  4089b4:	ldr	x1, [x1, #48]
  4089b8:	cbz	x1, 40a228 <ferror@plt+0x6988>
  4089bc:	cbz	w21, 409e10 <ferror@plt+0x6570>
  4089c0:	ldr	w0, [sp, #368]
  4089c4:	cmp	w0, #0x1
  4089c8:	b.eq	40a5f0 <ferror@plt+0x6d50>  // b.none
  4089cc:	cmp	w0, #0x2
  4089d0:	b.ne	40a418 <ferror@plt+0x6b78>  // b.any
  4089d4:	ldr	x0, [sp, #312]
  4089d8:	ldr	x20, [sp, #272]
  4089dc:	mov	x1, x20
  4089e0:	bl	403820 <bfd_is_local_label@plt>
  4089e4:	cbnz	w0, 40a41c <ferror@plt+0x6b7c>
  4089e8:	mov	x1, x20
  4089ec:	mov	w21, #0x0                   	// #0
  4089f0:	ldr	x20, [x20, #16]
  4089f4:	ldr	x0, [x1, #32]
  4089f8:	ldr	x23, [x0, #40]
  4089fc:	add	x23, x20, x23
  408a00:	mov	x2, x23
  408a04:	nop
  408a08:	cmp	x19, x23
  408a0c:	b.cc	408b0c <ferror@plt+0x526c>  // b.lo, b.ul, b.last
  408a10:	ldr	x0, [x26, #56]
  408a14:	ldr	x22, [sp, #416]
  408a18:	cmp	x0, x22
  408a1c:	b.le	408ab0 <ferror@plt+0x5210>
  408a20:	str	x19, [sp, #104]
  408a24:	mov	x19, x23
  408a28:	ldr	x28, [sp, #232]
  408a2c:	ldr	x23, [sp, #272]
  408a30:	ldr	x0, [x26, #72]
  408a34:	ldr	x1, [x28]
  408a38:	ldr	x24, [x0, x22, lsl #3]
  408a3c:	ldr	x25, [x24, #32]
  408a40:	ldr	x0, [x25]
  408a44:	bl	4034a0 <strcmp@plt>
  408a48:	mov	x2, x19
  408a4c:	cbnz	w0, 408a90 <ferror@plt+0x51f0>
  408a50:	ldr	x0, [x24, #16]
  408a54:	ldr	x1, [x25, #40]
  408a58:	add	x0, x0, x1
  408a5c:	cmp	x0, x19
  408a60:	b.ls	408a90 <ferror@plt+0x51f0>  // b.plast
  408a64:	ldr	x2, [x27, #136]
  408a68:	mov	x0, x24
  408a6c:	mov	x1, x27
  408a70:	blr	x2
  408a74:	cbnz	w0, 40a340 <ferror@plt+0x6aa0>
  408a78:	ldr	x0, [x23, #32]
  408a7c:	ldr	x20, [x23, #16]
  408a80:	ldr	x3, [x0, #40]
  408a84:	ldr	x22, [sp, #416]
  408a88:	add	x19, x20, x3
  408a8c:	mov	x2, x19
  408a90:	ldr	x0, [x26, #56]
  408a94:	add	x22, x22, #0x1
  408a98:	str	x22, [sp, #416]
  408a9c:	cmp	x22, x0
  408aa0:	b.lt	408a30 <ferror@plt+0x5190>  // b.tstop
  408aa4:	ldr	x19, [sp, #104]
  408aa8:	cmp	x19, x2
  408aac:	b.cc	40af14 <ferror@plt+0x7674>  // b.lo, b.ul, b.last
  408ab0:	ldr	x0, [sp, #280]
  408ab4:	mov	x25, #0x0                   	// #0
  408ab8:	str	x0, [sp, #144]
  408abc:	mov	w0, #0x0                   	// #0
  408ac0:	b	408b2c <ferror@plt+0x528c>
  408ac4:	ldr	x0, [sp, #232]
  408ac8:	ldr	w0, [x0, #32]
  408acc:	tbz	w0, #2, 408af8 <ferror@plt+0x5258>
  408ad0:	ldr	w0, [x26, #268]
  408ad4:	cbnz	w0, 408ae0 <ferror@plt+0x5240>
  408ad8:	ldr	w0, [x27, #192]
  408adc:	cbz	w0, 408af8 <ferror@plt+0x5258>
  408ae0:	ldr	x1, [sp, #232]
  408ae4:	ldr	x0, [sp, #312]
  408ae8:	bl	403780 <bfd_get_reloc_upper_bound@plt>
  408aec:	cmp	x0, #0x0
  408af0:	b.lt	40af00 <ferror@plt+0x7660>  // b.tstop
  408af4:	b.ne	40a968 <ferror@plt+0x70c8>  // b.any
  408af8:	str	xzr, [sp, #152]
  408afc:	str	xzr, [sp, #184]
  408b00:	str	xzr, [sp, #200]
  408b04:	str	xzr, [sp, #376]
  408b08:	b	408838 <ferror@plt+0x4f98>
  408b0c:	ldr	x25, [sp, #272]
  408b10:	ldr	x0, [sp, #232]
  408b14:	ldr	x1, [sp, #280]
  408b18:	ldr	x0, [x0, #40]
  408b1c:	sub	x0, x2, x0
  408b20:	str	x0, [sp, #144]
  408b24:	cmp	x0, x1
  408b28:	cset	w0, hi  // hi = pmore
  408b2c:	ldr	x2, [sp, #96]
  408b30:	cmp	w0, #0x0
  408b34:	ldr	x1, [sp, #144]
  408b38:	ldr	w0, [x26, #316]
  408b3c:	ccmp	x1, x2, #0x0, eq  // eq = none
  408b40:	mov	w2, #0x1                   	// #1
  408b44:	str	w2, [sp, #216]
  408b48:	ldr	x2, [sp, #280]
  408b4c:	csel	x1, x1, x2, hi  // hi = pmore
  408b50:	cmp	w0, #0x0
  408b54:	ldr	x0, [sp, #272]
  408b58:	str	x1, [sp, #144]
  408b5c:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  408b60:	b.eq	408b74 <ferror@plt+0x52d4>  // b.none
  408b64:	ldr	x0, [x0, #32]
  408b68:	ldr	x1, [sp, #232]
  408b6c:	cmp	x0, x1
  408b70:	b.eq	408bc8 <ferror@plt+0x5328>  // b.none
  408b74:	cbnz	w21, 408c20 <ferror@plt+0x5380>
  408b78:	ldr	x0, [sp, #144]
  408b7c:	str	x0, [sp, #96]
  408b80:	str	x25, [sp, #272]
  408b84:	ldr	x0, [sp, #144]
  408b88:	ldr	x1, [sp, #280]
  408b8c:	cmp	x0, x1
  408b90:	b.cc	408958 <ferror@plt+0x50b8>  // b.lo, b.ul, b.last
  408b94:	nop
  408b98:	ldr	x0, [sp, #408]
  408b9c:	bl	403510 <free@plt>
  408ba0:	ldr	x0, [sp, #376]
  408ba4:	ldp	x21, x22, [sp, #32]
  408ba8:	ldp	x23, x24, [sp, #48]
  408bac:	cbz	x0, 408798 <ferror@plt+0x4ef8>
  408bb0:	ldp	x29, x30, [sp]
  408bb4:	ldp	x19, x20, [sp, #16]
  408bb8:	ldp	x25, x26, [sp, #64]
  408bbc:	ldp	x27, x28, [sp, #80]
  408bc0:	add	sp, sp, #0x2e0
  408bc4:	b	403510 <free@plt>
  408bc8:	ldr	x0, [x1, #40]
  408bcc:	add	x20, x20, x0
  408bd0:	cmp	x19, x20
  408bd4:	b.cc	408b74 <ferror@plt+0x52d4>  // b.lo, b.ul, b.last
  408bd8:	ldr	x0, [sp, #272]
  408bdc:	ldr	w19, [x0, #24]
  408be0:	tbnz	w19, #16, 408c10 <ferror@plt+0x5370>
  408be4:	ldr	x20, [x0, #8]
  408be8:	adrp	x1, 43b000 <warn@@Base+0x4468>
  408bec:	add	x1, x1, #0xec0
  408bf0:	mov	x0, x20
  408bf4:	bl	4036d0 <strstr@plt>
  408bf8:	cbnz	x0, 408c10 <ferror@plt+0x5370>
  408bfc:	adrp	x1, 43b000 <warn@@Base+0x4468>
  408c00:	mov	x0, x20
  408c04:	add	x1, x1, #0xed0
  408c08:	bl	4036d0 <strstr@plt>
  408c0c:	cbz	x0, 408b74 <ferror@plt+0x52d4>
  408c10:	ubfx	x0, x19, #3, #1
  408c14:	str	x0, [sp, #216]
  408c18:	cbz	w21, 408b78 <ferror@plt+0x52d8>
  408c1c:	nop
  408c20:	ldr	w0, [x26, #320]
  408c24:	cmp	w0, #0x0
  408c28:	ldr	x0, [sp, #272]
  408c2c:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  408c30:	b.ne	409ec4 <ferror@plt+0x6624>  // b.any
  408c34:	str	x25, [sp, #272]
  408c38:	b	408c78 <ferror@plt+0x53d8>
  408c3c:	ldr	w0, [x26, #312]
  408c40:	mov	w1, #0xffffffff            	// #-1
  408c44:	str	xzr, [x27, #56]
  408c48:	str	wzr, [x27, #64]
  408c4c:	str	w1, [x27, #80]
  408c50:	cbz	w0, 40a3ac <ferror@plt+0x6b0c>
  408c54:	ldr	x1, [sp, #96]
  408c58:	ldr	x0, [sp, #280]
  408c5c:	cmp	x0, x1
  408c60:	b.hi	40a3c0 <ferror@plt+0x6b20>  // b.pmore
  408c64:	cbz	w21, 408b98 <ferror@plt+0x52f8>
  408c68:	ldr	x0, [sp, #280]
  408c6c:	str	x0, [sp, #144]
  408c70:	mov	w0, #0x1                   	// #1
  408c74:	str	w0, [sp, #216]
  408c78:	ldr	x1, [sp, #408]
  408c7c:	str	x1, [sp, #136]
  408c80:	ldr	x1, [x27, #16]
  408c84:	str	x1, [sp, #120]
  408c88:	ldr	x1, [sp, #320]
  408c8c:	mov	x0, #0x78                  	// #120
  408c90:	ldr	x1, [x1, #32]
  408c94:	str	x1, [sp, #304]
  408c98:	ldr	x1, [x27, #48]
  408c9c:	str	x1, [sp, #104]
  408ca0:	ldr	w1, [x27, #180]
  408ca4:	str	w1, [sp, #212]
  408ca8:	ldr	w1, [x27, #184]
  408cac:	str	w1, [sp, #352]
  408cb0:	ldr	w1, [x27, #188]
  408cb4:	str	w1, [sp, #372]
  408cb8:	str	x0, [sp, #480]
  408cbc:	bl	4032a0 <xmalloc@plt>
  408cc0:	stp	x0, xzr, [sp, #464]
  408cc4:	ldr	w1, [x26, #336]
  408cc8:	str	w1, [sp, #208]
  408ccc:	cbnz	w1, 408ce8 <ferror@plt+0x5448>
  408cd0:	ldr	w0, [sp, #216]
  408cd4:	mov	w1, #0x4                   	// #4
  408cd8:	cmp	w0, #0x0
  408cdc:	mov	w0, #0x10                  	// #16
  408ce0:	csel	w0, w1, w0, ne  // ne = any
  408ce4:	str	w0, [sp, #208]
  408ce8:	ldr	w20, [x26, #312]
  408cec:	cbz	w20, 40a570 <ferror@plt+0x6cd0>
  408cf0:	mov	w20, #0x0                   	// #0
  408cf4:	ldr	x0, [x26, #328]
  408cf8:	strb	wzr, [x27, #196]
  408cfc:	str	x0, [sp, #288]
  408d00:	cbz	x0, 40a604 <ferror@plt+0x6d64>
  408d04:	mov	w1, #0xffffffff            	// #-1
  408d08:	ldr	w2, [x0, #48]
  408d0c:	ldr	x0, [x0]
  408d10:	cmp	w1, w2
  408d14:	csel	w1, w1, w2, ge  // ge = tcont
  408d18:	cbnz	x0, 408d08 <ferror@plt+0x5468>
  408d1c:	add	w19, w1, w1, lsl #1
  408d20:	str	w1, [sp, #356]
  408d24:	add	w19, w19, #0x4
  408d28:	sxtw	x19, w19
  408d2c:	sub	x21, x19, #0x1
  408d30:	mov	x0, x19
  408d34:	bl	4032a0 <xmalloc@plt>
  408d38:	mov	x1, x0
  408d3c:	mov	x0, x19
  408d40:	str	x1, [sp, #264]
  408d44:	strb	wzr, [x1, x21]
  408d48:	bl	4032a0 <xmalloc@plt>
  408d4c:	strb	wzr, [x0, x21]
  408d50:	str	x0, [sp, #288]
  408d54:	ldr	x0, [sp, #96]
  408d58:	ldr	x1, [sp, #144]
  408d5c:	cmp	x0, x1
  408d60:	b.cs	409590 <ferror@plt+0x5cf0>  // b.hs, b.nlast
  408d64:	ldr	w0, [sp, #356]
  408d68:	add	x3, sp, #0x1e8
  408d6c:	ldr	w2, [sp, #212]
  408d70:	add	x3, x3, w20, sxtw
  408d74:	add	w0, w0, #0x1
  408d78:	str	x2, [sp, #192]
  408d7c:	str	x3, [sp, #296]
  408d80:	add	w0, w0, w0, lsl #1
  408d84:	mul	x1, x2, x1
  408d88:	sxtw	x0, w0
  408d8c:	str	x1, [sp, #128]
  408d90:	str	x0, [sp, #344]
  408d94:	nop
  408d98:	ldr	x1, [sp, #96]
  408d9c:	ldr	x0, [sp, #192]
  408da0:	mul	x0, x0, x1
  408da4:	ldr	x1, [sp, #120]
  408da8:	str	x0, [sp, #112]
  408dac:	str	xzr, [x1, #40]
  408db0:	ldr	x1, [sp, #128]
  408db4:	cmp	x0, x1
  408db8:	b.cc	408dd0 <ferror@plt+0x5530>  // b.lo, b.ul, b.last
  408dbc:	b	40a338 <ferror@plt+0x6a98>
  408dc0:	ldr	x1, [sp, #128]
  408dc4:	add	x0, x0, #0x1
  408dc8:	cmp	x0, x1
  408dcc:	b.eq	408ddc <ferror@plt+0x553c>  // b.none
  408dd0:	ldr	x1, [sp, #136]
  408dd4:	ldrb	w1, [x1, x0]
  408dd8:	cbz	w1, 408dc0 <ferror@plt+0x5520>
  408ddc:	ldr	w25, [x26, #340]
  408de0:	cbnz	w25, 408e18 <ferror@plt+0x5578>
  408de4:	ldrb	w1, [x27, #196]
  408de8:	cbz	w1, 408df4 <ferror@plt+0x5554>
  408dec:	ldrb	w1, [x27, #197]
  408df0:	cbnz	w1, 408e18 <ferror@plt+0x5578>
  408df4:	ldr	x1, [sp, #112]
  408df8:	ldr	w2, [sp, #352]
  408dfc:	sub	x1, x0, x1
  408e00:	cmp	x1, w2, uxtw
  408e04:	b.cs	409d50 <ferror@plt+0x64b0>  // b.hs, b.nlast
  408e08:	ldr	x2, [sp, #128]
  408e0c:	cmp	x0, x2
  408e10:	b.eq	40a2d4 <ferror@plt+0x6a34>  // b.none
  408e14:	nop
  408e18:	ldr	w0, [x26, #192]
  408e1c:	cbnz	w0, 408e28 <ferror@plt+0x5588>
  408e20:	ldr	w0, [x26, #344]
  408e24:	cbz	w0, 409150 <ferror@plt+0x58b0>
  408e28:	ldr	x0, [sp, #120]
  408e2c:	add	x7, sp, #0x190
  408e30:	ldp	x3, x2, [sp, #96]
  408e34:	add	x6, sp, #0x18c
  408e38:	ldr	x19, [x0]
  408e3c:	add	x5, sp, #0x1b0
  408e40:	ldr	x1, [x26, #80]
  408e44:	add	x4, sp, #0x1a8
  408e48:	ldr	x0, [x19, #8]
  408e4c:	ldr	x8, [x0, #568]
  408e50:	mov	x0, x19
  408e54:	blr	x8
  408e58:	cbz	w0, 409150 <ferror@plt+0x58b0>
  408e5c:	ldp	x20, x0, [sp, #424]
  408e60:	cbz	x20, 408e70 <ferror@plt+0x55d0>
  408e64:	ldrb	w1, [x20]
  408e68:	cbnz	w1, 409dfc <ferror@plt+0x655c>
  408e6c:	str	xzr, [sp, #424]
  408e70:	cbz	x0, 408e94 <ferror@plt+0x55f4>
  408e74:	ldrb	w0, [x0]
  408e78:	ldr	x20, [sp, #424]
  408e7c:	cbnz	w0, 408e84 <ferror@plt+0x55e4>
  408e80:	str	xzr, [sp, #432]
  408e84:	cbz	x20, 408e94 <ferror@plt+0x55f4>
  408e88:	ldrb	w1, [x20]
  408e8c:	cmp	w1, #0x2f
  408e90:	b.eq	40a248 <ferror@plt+0x69a8>  // b.none
  408e94:	mov	x22, #0x0                   	// #0
  408e98:	mov	w23, #0x0                   	// #0
  408e9c:	ldr	w0, [x26, #192]
  408ea0:	cbz	w0, 408f88 <ferror@plt+0x56e8>
  408ea4:	ldr	x20, [sp, #432]
  408ea8:	cbz	x20, 408ee0 <ferror@plt+0x5640>
  408eac:	ldr	x1, [x26, #32]
  408eb0:	cbz	x1, 408ec0 <ferror@plt+0x5620>
  408eb4:	mov	x0, x20
  408eb8:	bl	4034a0 <strcmp@plt>
  408ebc:	cbz	w0, 408ee0 <ferror@plt+0x5640>
  408ec0:	mov	x0, x20
  408ec4:	bl	405330 <ferror@plt+0x1a90>
  408ec8:	adrp	x2, 43c000 <warn@@Base+0x5468>
  408ecc:	mov	x1, x0
  408ed0:	add	x0, x2, #0x208
  408ed4:	bl	4037a0 <printf@plt>
  408ed8:	mov	w0, #0xffffffff            	// #-1
  408edc:	str	w0, [x26, #40]
  408ee0:	ldr	w2, [sp, #396]
  408ee4:	cbz	w2, 408f20 <ferror@plt+0x5680>
  408ee8:	ldr	w0, [x26, #40]
  408eec:	ldr	w3, [sp, #400]
  408ef0:	cmp	w2, w0
  408ef4:	b.eq	40a614 <ferror@plt+0x6d74>  // b.none
  408ef8:	ldr	x0, [sp, #424]
  408efc:	cbz	w3, 40a518 <ferror@plt+0x6c78>
  408f00:	cbz	x0, 40a6ec <ferror@plt+0x6e4c>
  408f04:	bl	405330 <ferror@plt+0x1a90>
  408f08:	mov	x1, x0
  408f0c:	ldr	w2, [sp, #396]
  408f10:	ldr	w3, [sp, #400]
  408f14:	adrp	x0, 43c000 <warn@@Base+0x5468>
  408f18:	add	x0, x0, #0x188
  408f1c:	bl	4037a0 <printf@plt>
  408f20:	ldr	w0, [x26, #372]
  408f24:	cbz	w0, 408f88 <ferror@plt+0x56e8>
  408f28:	adrp	x21, 43c000 <warn@@Base+0x5468>
  408f2c:	adrp	x20, 43c000 <warn@@Base+0x5468>
  408f30:	add	x21, x21, #0x810
  408f34:	add	x20, x20, #0x828
  408f38:	b	408f68 <ferror@plt+0x56c8>
  408f3c:	ldr	x0, [sp, #440]
  408f40:	bl	405330 <ferror@plt+0x1a90>
  408f44:	mov	x1, x0
  408f48:	ldr	w2, [sp, #404]
  408f4c:	mov	x0, x21
  408f50:	bl	4037a0 <printf@plt>
  408f54:	ldr	x0, [sp, #488]
  408f58:	bl	405330 <ferror@plt+0x1a90>
  408f5c:	mov	x1, x0
  408f60:	mov	x0, x20
  408f64:	bl	4037a0 <printf@plt>
  408f68:	ldr	x4, [x19, #8]
  408f6c:	add	x3, sp, #0x194
  408f70:	add	x2, sp, #0x1e8
  408f74:	add	x1, sp, #0x1b8
  408f78:	mov	x0, x19
  408f7c:	ldr	x4, [x4, #584]
  408f80:	blr	x4
  408f84:	cbnz	w0, 408f3c <ferror@plt+0x569c>
  408f88:	ldr	w0, [x26, #344]
  408f8c:	cbz	w0, 4090d8 <ferror@plt+0x5838>
  408f90:	ldr	x24, [sp, #424]
  408f94:	mov	x1, x24
  408f98:	cbz	x24, 4090d8 <ferror@plt+0x5838>
  408f9c:	ldr	w0, [sp, #396]
  408fa0:	cbz	w0, 40a3d8 <ferror@plt+0x6b38>
  408fa4:	ldr	x0, [x26, #24]
  408fa8:	cbz	x0, 40a634 <ferror@plt+0x6d94>
  408fac:	add	x20, x26, #0x18
  408fb0:	b	408fc4 <ferror@plt+0x5724>
  408fb4:	ldr	x20, [x20]
  408fb8:	ldr	x1, [sp, #424]
  408fbc:	ldr	x0, [x20]
  408fc0:	cbz	x0, 40a634 <ferror@plt+0x6d94>
  408fc4:	ldr	x0, [x0, #8]
  408fc8:	bl	4030d0 <filename_cmp@plt>
  408fcc:	cbnz	w0, 408fb4 <ferror@plt+0x5714>
  408fd0:	ldr	x28, [x20]
  408fd4:	ldr	x1, [sp, #424]
  408fd8:	cbz	x28, 40a634 <ferror@plt+0x6d94>
  408fdc:	ldr	w0, [x28, #52]
  408fe0:	ldr	w19, [sp, #396]
  408fe4:	cmp	w0, w19
  408fe8:	b.eq	4090d8 <ferror@plt+0x5838>  // b.none
  408fec:	ldr	w0, [x26, #392]
  408ff0:	ldr	x1, [x28, #24]
  408ff4:	cbz	w0, 40909c <ferror@plt+0x57fc>
  408ff8:	ldr	w0, [x28, #60]
  408ffc:	cbz	w0, 40909c <ferror@plt+0x57fc>
  409000:	mov	w24, #0x1                   	// #1
  409004:	cbz	x1, 409484 <ferror@plt+0x5be4>
  409008:	cmp	w19, w24
  40900c:	b.cc	409484 <ferror@plt+0x5be4>  // b.lo, b.ul, b.last
  409010:	adrp	x20, 43c000 <warn@@Base+0x5468>
  409014:	adrp	x23, 43f000 <warn@@Base+0x8468>
  409018:	sub	w24, w24, #0x1
  40901c:	add	x20, x20, #0x838
  409020:	add	x23, x23, #0x980
  409024:	adrp	x21, 466000 <_sch_istable+0x1478>
  409028:	b	409058 <ferror@plt+0x57b8>
  40902c:	mov	x3, x1
  409030:	mov	x2, #0x1                   	// #1
  409034:	mov	x1, x0
  409038:	mov	x0, x25
  40903c:	bl	4035b0 <fwrite@plt>
  409040:	cmp	x0, #0x1
  409044:	b.eq	40aa00 <ferror@plt+0x7160>  // b.none
  409048:	add	w0, w24, #0x2
  40904c:	add	w24, w24, #0x1
  409050:	cmp	w19, w0
  409054:	b.cc	409480 <ferror@plt+0x5be0>  // b.lo, b.ul, b.last
  409058:	ldr	w0, [x28, #48]
  40905c:	cmp	w0, w24
  409060:	b.ls	409048 <ferror@plt+0x57a8>  // b.plast
  409064:	ldr	x0, [x28, #40]
  409068:	ldr	x1, [x26, #400]
  40906c:	ldr	x25, [x0, w24, uxtw #3]
  409070:	cbz	x1, 40907c <ferror@plt+0x57dc>
  409074:	ldrb	w0, [x25]
  409078:	cbnz	w0, 40a9f4 <ferror@plt+0x7154>
  40907c:	mov	x1, x20
  409080:	mov	x0, x25
  409084:	bl	403770 <strcspn@plt>
  409088:	ldr	x1, [x21, #3800]
  40908c:	cbnz	x0, 40902c <ferror@plt+0x578c>
  409090:	mov	w0, #0xa                   	// #10
  409094:	bl	4030b0 <putc@plt>
  409098:	b	409048 <ferror@plt+0x57a8>
  40909c:	cmp	w19, #0x4
  4090a0:	ldr	w0, [x28, #56]
  4090a4:	sub	w24, w19, #0x5
  4090a8:	csinc	w24, w24, wzr, hi  // hi = pmore
  4090ac:	cmp	w0, w24
  4090b0:	b.cc	409004 <ferror@plt+0x5764>  // b.lo, b.ul, b.last
  4090b4:	cmp	w19, w0
  4090b8:	b.ls	40adcc <ferror@plt+0x752c>  // b.plast
  4090bc:	add	w24, w0, #0x1
  4090c0:	cbz	x1, 4090cc <ferror@plt+0x582c>
  4090c4:	cmp	w19, w24
  4090c8:	b.cs	409010 <ferror@plt+0x5770>  // b.hs, b.nlast
  4090cc:	str	w19, [x28, #56]
  4090d0:	str	w19, [x28, #52]
  4090d4:	str	wzr, [x28, #60]
  4090d8:	ldr	x0, [sp, #432]
  4090dc:	cbz	x0, 409118 <ferror@plt+0x5878>
  4090e0:	ldr	x19, [x26, #32]
  4090e4:	cbz	x19, 409100 <ferror@plt+0x5860>
  4090e8:	mov	x1, x19
  4090ec:	bl	4034a0 <strcmp@plt>
  4090f0:	cbz	w0, 409118 <ferror@plt+0x5878>
  4090f4:	mov	x0, x19
  4090f8:	bl	403510 <free@plt>
  4090fc:	ldr	x0, [sp, #432]
  409100:	bl	402fd0 <strlen@plt>
  409104:	add	x0, x0, #0x1
  409108:	bl	4032a0 <xmalloc@plt>
  40910c:	ldr	x1, [sp, #432]
  409110:	str	x0, [x26, #32]
  409114:	bl	403620 <strcpy@plt>
  409118:	ldr	w0, [sp, #396]
  40911c:	cbz	w0, 409130 <ferror@plt+0x5890>
  409120:	ldr	w1, [x26, #40]
  409124:	cmp	w0, w1
  409128:	b.eq	409130 <ferror@plt+0x5890>  // b.none
  40912c:	str	w0, [x26, #40]
  409130:	ldr	w1, [x26, #44]
  409134:	ldr	w0, [sp, #400]
  409138:	cmp	w0, w1
  40913c:	b.eq	409144 <ferror@plt+0x58a4>  // b.none
  409140:	str	w0, [x26, #44]
  409144:	cbz	x22, 409150 <ferror@plt+0x58b0>
  409148:	mov	x0, x22
  40914c:	bl	403510 <free@plt>
  409150:	ldr	x1, [sp, #104]
  409154:	ldr	w0, [x26, #312]
  409158:	ldr	x2, [x1, #40]
  40915c:	ldr	x1, [sp, #96]
  409160:	add	x2, x1, x2
  409164:	cbz	w0, 409c7c <ferror@plt+0x63dc>
  409168:	ldr	x19, [sp, #120]
  40916c:	mov	w0, #0x1                   	// #1
  409170:	adrp	x20, 466000 <_sch_istable+0x1478>
  409174:	mov	x1, x27
  409178:	str	w0, [x19, #8]
  40917c:	mov	x0, x2
  409180:	mov	w2, #0x0                   	// #0
  409184:	bl	4085a0 <ferror@plt+0x4d00>
  409188:	str	wzr, [x19, #8]
  40918c:	ldr	x1, [x20, #3800]
  409190:	mov	w0, #0x20                  	// #32
  409194:	bl	4030b0 <putc@plt>
  409198:	ldr	x0, [sp, #264]
  40919c:	cbnz	x0, 409988 <ferror@plt+0x60e8>
  4091a0:	ldr	w0, [sp, #216]
  4091a4:	cbz	w0, 409be0 <ferror@plt+0x6340>
  4091a8:	ldr	w2, [x26, #316]
  4091ac:	adrp	x19, 404000 <ferror@plt+0x760>
  4091b0:	ldr	w1, [x26, #180]
  4091b4:	add	x19, x19, #0xf28
  4091b8:	cmp	w2, #0x0
  4091bc:	ldr	w3, [x27, #192]
  4091c0:	cset	w0, ne  // ne = any
  4091c4:	cmp	w1, #0x0
  4091c8:	ldr	x1, [x26, #112]
  4091cc:	lsl	w0, w0, #30
  4091d0:	orr	w4, w0, #0x10000000
  4091d4:	csel	w0, w4, w0, ne  // ne = any
  4091d8:	cmp	x1, #0x0
  4091dc:	orr	w1, w0, #0x20000000
  4091e0:	add	x4, sp, #0x1d0
  4091e4:	csel	w0, w1, w0, ne  // ne = any
  4091e8:	ldr	x1, [sp, #104]
  4091ec:	ldr	x1, [x1, #40]
  4091f0:	str	x0, [x27, #88]
  4091f4:	ldr	x0, [sp, #96]
  4091f8:	stp	x19, x4, [x27]
  4091fc:	str	xzr, [x27, #168]
  409200:	add	x0, x0, x1
  409204:	str	xzr, [sp, #472]
  409208:	cbz	w3, 409230 <ferror@plt+0x5990>
  40920c:	ldr	x3, [sp, #120]
  409210:	mov	w4, #0x42                  	// #66
  409214:	ldr	x3, [x3]
  409218:	ldr	w5, [x3, #72]
  40921c:	tst	w5, w4
  409220:	ldr	x5, [sp, #152]
  409224:	ldr	x4, [sp, #184]
  409228:	ccmp	x4, x5, #0x0, eq  // eq = none
  40922c:	b.hi	409498 <ferror@plt+0x5bf8>  // b.pmore
  409230:	cbnz	w2, 409258 <ferror@plt+0x59b8>
  409234:	ldr	x2, [sp, #104]
  409238:	mov	w3, #0x110                 	// #272
  40923c:	ldr	w2, [x2, #32]
  409240:	and	w2, w2, w3
  409244:	cmp	w2, w3
  409248:	b.ne	409258 <ferror@plt+0x59b8>  // b.any
  40924c:	ldr	x2, [sp, #144]
  409250:	add	x1, x1, x2
  409254:	str	x1, [x27, #232]
  409258:	ldr	x2, [sp, #304]
  40925c:	adrp	x20, 466000 <_sch_istable+0x1478>
  409260:	ldr	x1, [sp, #144]
  409264:	str	x1, [x27, #240]
  409268:	mov	x1, x27
  40926c:	blr	x2
  409270:	mov	w25, w0
  409274:	ldr	w1, [x26, #336]
  409278:	ldr	x0, [x20, #3800]
  40927c:	str	x0, [x27, #8]
  409280:	adrp	x0, 403000 <exit@plt>
  409284:	add	x0, x0, #0x880
  409288:	str	x0, [x27]
  40928c:	str	xzr, [x27, #232]
  409290:	cbnz	w1, 4092a8 <ferror@plt+0x5a08>
  409294:	ldr	w0, [x27, #168]
  409298:	ldr	w1, [sp, #208]
  40929c:	cmp	w0, #0x0
  4092a0:	csel	w0, w1, w0, eq  // eq = none
  4092a4:	str	w0, [sp, #208]
  4092a8:	ldr	w0, [sp, #212]
  4092ac:	cmp	w0, w25
  4092b0:	b.gt	40a538 <ferror@plt+0x6c98>
  4092b4:	str	w25, [sp, #248]
  4092b8:	ldr	w1, [x26, #312]
  4092bc:	ldr	w0, [x26, #416]
  4092c0:	cbz	w1, 4097a8 <ferror@plt+0x5f08>
  4092c4:	cmp	w0, #0x0
  4092c8:	b.gt	409df4 <ferror@plt+0x6554>
  4092cc:	ldr	w0, [sp, #216]
  4092d0:	mov	w19, #0x0                   	// #0
  4092d4:	mov	w22, #0x0                   	// #0
  4092d8:	cbz	w0, 409dc8 <ferror@plt+0x6528>
  4092dc:	ldr	x0, [sp, #472]
  4092e0:	cbnz	x0, 40991c <ferror@plt+0x607c>
  4092e4:	ldr	w1, [x26, #312]
  4092e8:	ldr	w0, [x26, #416]
  4092ec:	cbz	w1, 4095ec <ferror@plt+0x5d4c>
  4092f0:	cmp	w0, #0x0
  4092f4:	cset	w0, gt
  4092f8:	cbnz	w0, 4095f8 <ferror@plt+0x5d58>
  4092fc:	ldr	w25, [x26, #180]
  409300:	cbz	w25, 409774 <ferror@plt+0x5ed4>
  409304:	ldr	x1, [sp, #152]
  409308:	ldr	x0, [sp, #184]
  40930c:	cmp	x0, x1
  409310:	ldr	w1, [sp, #212]
  409314:	ldr	w0, [sp, #248]
  409318:	b.ls	409930 <ferror@plt+0x6090>  // b.plast
  40931c:	udiv	w24, w0, w1
  409320:	mov	w25, #0x1                   	// #1
  409324:	mov	x21, x24
  409328:	ldr	x1, [sp, #96]
  40932c:	adrp	x22, 43c000 <warn@@Base+0x5468>
  409330:	ldr	x0, [sp, #200]
  409334:	adrp	x23, 43c000 <warn@@Base+0x5468>
  409338:	add	x22, x22, #0x110
  40933c:	add	x23, x23, #0x108
  409340:	add	x20, x0, x1
  409344:	mov	w0, w21
  409348:	add	x20, x20, x24
  40934c:	mov	x21, x20
  409350:	mov	w20, w25
  409354:	mov	w25, w0
  409358:	ldr	x28, [sp, #152]
  40935c:	b	409448 <ferror@plt+0x5ba8>
  409360:	adrp	x1, 466000 <_sch_istable+0x1478>
  409364:	mov	w0, #0x9                   	// #9
  409368:	ldr	x1, [x1, #3800]
  40936c:	bl	4030b0 <putc@plt>
  409370:	ldr	x0, [sp, #104]
  409374:	mov	w2, #0x1                   	// #1
  409378:	ldr	x3, [x19, #8]
  40937c:	ldr	x0, [x0, #40]
  409380:	ldr	x1, [sp, #200]
  409384:	sub	x0, x0, x1
  409388:	mov	x1, x27
  40938c:	add	x0, x0, x3
  409390:	bl	4046f8 <ferror@plt+0xe58>
  409394:	ldr	x0, [x19, #24]
  409398:	cbz	x0, 409558 <ferror@plt+0x5cb8>
  40939c:	ldr	x1, [x0, #32]
  4093a0:	cbz	x1, 409520 <ferror@plt+0x5c80>
  4093a4:	adrp	x0, 43c000 <warn@@Base+0x5468>
  4093a8:	add	x0, x0, #0x8a8
  4093ac:	bl	4037a0 <printf@plt>
  4093b0:	ldr	x0, [x19]
  4093b4:	cbz	x0, 409538 <ferror@plt+0x5c98>
  4093b8:	ldr	x2, [x0]
  4093bc:	cbz	x2, 409538 <ferror@plt+0x5c98>
  4093c0:	ldr	x0, [x2, #8]
  4093c4:	cbz	x0, 4093d0 <ferror@plt+0x5b30>
  4093c8:	ldrb	w0, [x0]
  4093cc:	cbnz	w0, 4095cc <ferror@plt+0x5d2c>
  4093d0:	ldr	x0, [x2, #32]
  4093d4:	ldr	x0, [x0]
  4093d8:	cbz	x0, 4095e0 <ferror@plt+0x5d40>
  4093dc:	ldrb	w2, [x0]
  4093e0:	adrp	x1, 43c000 <warn@@Base+0x5468>
  4093e4:	add	x1, x1, #0x150
  4093e8:	cmp	w2, #0x0
  4093ec:	csel	x0, x1, x0, eq  // eq = none
  4093f0:	bl	405330 <ferror@plt+0x1a90>
  4093f4:	mov	x1, x0
  4093f8:	adrp	x2, 43f000 <warn@@Base+0x8468>
  4093fc:	add	x0, x2, #0x980
  409400:	bl	4037a0 <printf@plt>
  409404:	ldr	x19, [x19, #16]
  409408:	cmp	x19, #0x0
  40940c:	cbz	x19, 40942c <ferror@plt+0x5b8c>
  409410:	b.lt	409548 <ferror@plt+0x5ca8>  // b.tstop
  409414:	mov	x0, x22
  409418:	bl	4037a0 <printf@plt>
  40941c:	mov	x0, x19
  409420:	mov	x1, x27
  409424:	mov	w2, #0x1                   	// #1
  409428:	bl	4046f8 <ferror@plt+0xe58>
  40942c:	mov	w20, #0x0                   	// #0
  409430:	mov	w0, #0xa                   	// #10
  409434:	bl	403800 <putchar@plt>
  409438:	ldr	x0, [sp, #184]
  40943c:	add	x28, x28, #0x8
  409440:	cmp	x28, x0
  409444:	b.cs	409568 <ferror@plt+0x5cc8>  // b.hs, b.nlast
  409448:	ldr	x19, [x28]
  40944c:	ldr	x0, [x19, #8]
  409450:	cmp	x0, x21
  409454:	b.cs	409568 <ferror@plt+0x5cc8>  // b.hs, b.nlast
  409458:	ldr	w1, [x26, #128]
  40945c:	ldr	w0, [x26, #268]
  409460:	orr	w0, w0, w1
  409464:	cbz	w0, 409438 <ferror@plt+0x5b98>
  409468:	ldr	w0, [x26, #180]
  40946c:	cbnz	w0, 409360 <ferror@plt+0x5ac0>
  409470:	adrp	x0, 43c000 <warn@@Base+0x5468>
  409474:	add	x0, x0, #0x890
  409478:	bl	4037a0 <printf@plt>
  40947c:	b	409370 <ferror@plt+0x5ad0>
  409480:	ldr	w19, [sp, #396]
  409484:	ldr	w0, [x28, #56]
  409488:	cmp	w0, w19
  40948c:	b.cs	4090d0 <ferror@plt+0x5830>  // b.hs, b.nlast
  409490:	str	w19, [x28, #56]
  409494:	b	4090d0 <ferror@plt+0x5830>
  409498:	ldr	x5, [x5]
  40949c:	ldr	x6, [sp, #96]
  4094a0:	ldr	x4, [sp, #200]
  4094a4:	add	x20, x4, x6
  4094a8:	ldr	x6, [x5, #8]
  4094ac:	sub	x20, x6, x20
  4094b0:	cmp	x20, #0x0
  4094b4:	b.le	40a6f8 <ferror@plt+0x6e58>
  4094b8:	ldr	x3, [x3, #192]
  4094bc:	ldr	w3, [x3, #80]
  4094c0:	tbnz	w3, #31, 4094cc <ferror@plt+0x5c2c>
  4094c4:	cmp	x20, w3, sxtw
  4094c8:	b.gt	409230 <ferror@plt+0x5990>
  4094cc:	ldr	w3, [x26, #336]
  4094d0:	cbnz	w3, 40a8a4 <ferror@plt+0x7004>
  4094d4:	ldr	x2, [sp, #304]
  4094d8:	adrp	x1, 404000 <ferror@plt+0x760>
  4094dc:	add	x1, x1, #0x358
  4094e0:	str	x1, [x27]
  4094e4:	mov	x1, x27
  4094e8:	blr	x2
  4094ec:	ldr	w2, [sp, #212]
  4094f0:	sdiv	w3, w0, w2
  4094f4:	ldr	w2, [x26, #316]
  4094f8:	ldp	x0, x1, [sp, #96]
  4094fc:	sxtw	x3, w3
  409500:	ldr	x1, [x1, #40]
  409504:	str	x19, [x27]
  409508:	add	x0, x0, x1
  40950c:	cmp	x3, x20
  409510:	b.le	409230 <ferror@plt+0x5990>
  409514:	ldr	x3, [sp, #152]
  409518:	ldr	x5, [x3]
  40951c:	b	40a6fc <ferror@plt+0x6e5c>
  409520:	ldr	w1, [x0]
  409524:	adrp	x0, 43c000 <warn@@Base+0x5468>
  409528:	add	x0, x0, #0x8b0
  40952c:	bl	4037a0 <printf@plt>
  409530:	ldr	x0, [x19]
  409534:	cbnz	x0, 4093b8 <ferror@plt+0x5b18>
  409538:	adrp	x0, 43c000 <warn@@Base+0x5468>
  40953c:	add	x0, x0, #0x150
  409540:	bl	4037a0 <printf@plt>
  409544:	b	409404 <ferror@plt+0x5b64>
  409548:	neg	x19, x19
  40954c:	mov	x0, x23
  409550:	bl	4037a0 <printf@plt>
  409554:	b	40941c <ferror@plt+0x5b7c>
  409558:	adrp	x0, 43c000 <warn@@Base+0x5468>
  40955c:	add	x0, x0, #0x898
  409560:	bl	4037a0 <printf@plt>
  409564:	b	4093b0 <ferror@plt+0x5b10>
  409568:	str	x28, [sp, #152]
  40956c:	mov	w21, w25
  409570:	cbnz	w20, 409938 <ferror@plt+0x6098>
  409574:	ldr	x0, [sp, #96]
  409578:	add	x0, x0, x24
  40957c:	str	x0, [sp, #96]
  409580:	ldr	x0, [sp, #96]
  409584:	ldr	x1, [sp, #144]
  409588:	cmp	x0, x1
  40958c:	b.cc	408d98 <ferror@plt+0x54f8>  // b.lo, b.ul, b.last
  409590:	ldr	x0, [sp, #464]
  409594:	bl	403510 <free@plt>
  409598:	ldr	x0, [sp, #264]
  40959c:	bl	403510 <free@plt>
  4095a0:	ldr	x0, [sp, #288]
  4095a4:	bl	403510 <free@plt>
  4095a8:	ldr	x0, [x26, #328]
  4095ac:	cbz	x0, 4095bc <ferror@plt+0x5d1c>
  4095b0:	bl	404360 <ferror@plt+0xac0>
  4095b4:	str	x0, [x26, #328]
  4095b8:	cbnz	x0, 4095b0 <ferror@plt+0x5d10>
  4095bc:	ldr	x0, [sp, #144]
  4095c0:	mov	w21, #0x1                   	// #1
  4095c4:	str	x0, [sp, #96]
  4095c8:	b	408b84 <ferror@plt+0x52e4>
  4095cc:	ldr	x0, [sp, #120]
  4095d0:	mov	x1, x27
  4095d4:	ldr	x0, [x0]
  4095d8:	bl	405430 <ferror@plt+0x1b90>
  4095dc:	b	409404 <ferror@plt+0x5b64>
  4095e0:	adrp	x0, 43c000 <warn@@Base+0x5468>
  4095e4:	add	x0, x0, #0x150
  4095e8:	b	4093f0 <ferror@plt+0x5b50>
  4095ec:	mvn	w0, w0
  4095f0:	lsr	w0, w0, #31
  4095f4:	cbz	w0, 4092fc <ferror@plt+0x5a5c>
  4095f8:	cmp	w25, w19
  4095fc:	b.le	4092fc <ferror@plt+0x5a5c>
  409600:	sub	w0, w22, #0x1
  409604:	str	w22, [sp, #168]
  409608:	ldr	x22, [sp, #296]
  40960c:	sxtw	x24, w19
  409610:	str	w0, [sp, #252]
  409614:	add	x0, x0, #0x1
  409618:	adrp	x20, 466000 <_sch_istable+0x1478>
  40961c:	add	x20, x20, #0xed8
  409620:	str	x20, [sp, #160]
  409624:	str	x27, [sp, #224]
  409628:	str	x0, [sp, #256]
  40962c:	adrp	x0, 43c000 <warn@@Base+0x5468>
  409630:	add	x0, x0, #0x840
  409634:	str	x0, [sp, #240]
  409638:	ldr	x0, [sp, #160]
  40963c:	ldr	x1, [x0]
  409640:	ldr	x0, [sp, #112]
  409644:	add	x20, x24, x0
  409648:	mov	w0, #0xa                   	// #10
  40964c:	bl	4030b0 <putc@plt>
  409650:	ldr	x0, [sp, #192]
  409654:	add	x1, sp, #0x1e8
  409658:	ldr	x2, [sp, #104]
  40965c:	udiv	x3, x20, x0
  409660:	ldr	x0, [sp, #120]
  409664:	ldr	x2, [x2, #40]
  409668:	ldr	x0, [x0]
  40966c:	add	x2, x3, x2
  409670:	bl	4036a0 <bfd_sprintf_vma@plt>
  409674:	ldrb	w0, [x22]
  409678:	mov	x1, x22
  40967c:	cmp	w0, #0x30
  409680:	b.ne	409698 <ferror@plt+0x5df8>  // b.any
  409684:	mov	w2, #0x20                  	// #32
  409688:	strb	w2, [x1]
  40968c:	ldrb	w0, [x1, #1]!
  409690:	cmp	w0, #0x30
  409694:	b.eq	409688 <ferror@plt+0x5de8>  // b.none
  409698:	cbnz	w0, 4096a4 <ferror@plt+0x5e04>
  40969c:	mov	w0, #0x30                  	// #48
  4096a0:	sturb	w0, [x1, #-1]
  4096a4:	ldr	x0, [sp, #240]
  4096a8:	mov	x1, x22
  4096ac:	adrp	x21, 43c000 <warn@@Base+0x5468>
  4096b0:	add	x21, x21, #0x278
  4096b4:	bl	4037a0 <printf@plt>
  4096b8:	ldrsw	x28, [sp, #168]
  4096bc:	ldr	w0, [sp, #208]
  4096c0:	add	w19, w0, w19
  4096c4:	ldr	x0, [sp, #136]
  4096c8:	cmp	w25, w19
  4096cc:	csel	w19, w25, w19, le
  4096d0:	add	x27, x0, x20
  4096d4:	ldr	x0, [sp, #112]
  4096d8:	sxtw	x24, w19
  4096dc:	add	x23, x24, x0
  4096e0:	cmp	x20, x23
  4096e4:	b.cs	409760 <ferror@plt+0x5ec0>  // b.hs, b.nlast
  4096e8:	str	w19, [sp, #172]
  4096ec:	str	x22, [sp, #176]
  4096f0:	ldr	x0, [sp, #128]
  4096f4:	add	x20, x20, x28
  4096f8:	cmp	x20, x0
  4096fc:	b.hi	40973c <ferror@plt+0x5e9c>  // b.pmore
  409700:	ldr	x0, [sp, #224]
  409704:	ldr	w0, [x0, #176]
  409708:	cmp	w0, #0x1
  40970c:	b.eq	409d28 <ferror@plt+0x6488>  // b.none
  409710:	ldr	w0, [sp, #168]
  409714:	mov	x22, x27
  409718:	cmp	w0, #0x0
  40971c:	ldr	x0, [sp, #256]
  409720:	add	x19, x0, x27
  409724:	b.le	40973c <ferror@plt+0x5e9c>
  409728:	ldrb	w1, [x22], #1
  40972c:	mov	x0, x21
  409730:	bl	4037a0 <printf@plt>
  409734:	cmp	x22, x19
  409738:	b.ne	409728 <ferror@plt+0x5e88>  // b.any
  40973c:	ldr	x0, [sp, #160]
  409740:	add	x27, x27, x28
  409744:	ldr	x1, [x0]
  409748:	mov	w0, #0x20                  	// #32
  40974c:	bl	4030b0 <putc@plt>
  409750:	cmp	x20, x23
  409754:	b.cc	4096f0 <ferror@plt+0x5e50>  // b.lo, b.ul, b.last
  409758:	ldr	w19, [sp, #172]
  40975c:	ldr	x22, [sp, #176]
  409760:	cmp	w25, w19
  409764:	b.gt	409638 <ferror@plt+0x5d98>
  409768:	ldr	w25, [x26, #180]
  40976c:	ldr	x27, [sp, #224]
  409770:	cbnz	w25, 409304 <ferror@plt+0x5a64>
  409774:	adrp	x20, 466000 <_sch_istable+0x1478>
  409778:	mov	w0, #0xa                   	// #10
  40977c:	ldr	x1, [x20, #3800]
  409780:	bl	4030b0 <putc@plt>
  409784:	ldr	x1, [sp, #152]
  409788:	ldr	x0, [sp, #184]
  40978c:	cmp	x0, x1
  409790:	ldr	w1, [sp, #212]
  409794:	ldr	w0, [sp, #248]
  409798:	b.ls	40a800 <ferror@plt+0x6f60>  // b.plast
  40979c:	udiv	w24, w0, w1
  4097a0:	mov	x21, x24
  4097a4:	b	409328 <ferror@plt+0x5a88>
  4097a8:	tbnz	w0, #31, 4092cc <ferror@plt+0x5a2c>
  4097ac:	ldr	w1, [sp, #208]
  4097b0:	mov	w19, w25
  4097b4:	cmp	w1, w25
  4097b8:	b.ge	4097c8 <ferror@plt+0x5f28>  // b.tcont
  4097bc:	ldr	w0, [x26, #180]
  4097c0:	cmp	w0, #0x0
  4097c4:	csel	w19, w25, w1, ne  // ne = any
  4097c8:	ldr	x1, [sp, #112]
  4097cc:	ldr	w22, [x27, #172]
  4097d0:	add	x0, x1, w19, sxtw
  4097d4:	cmp	w22, #0x0
  4097d8:	csinc	w22, w22, wzr, ne  // ne = any
  4097dc:	mov	x3, x0
  4097e0:	cmp	x0, x1
  4097e4:	b.ls	40989c <ferror@plt+0x5ffc>  // b.plast
  4097e8:	ldp	x28, x1, [sp, #128]
  4097ec:	sub	w0, w22, #0x1
  4097f0:	sxtw	x2, w22
  4097f4:	adrp	x20, 466000 <_sch_istable+0x1478>
  4097f8:	ldr	x23, [sp, #112]
  4097fc:	add	x20, x20, #0xed8
  409800:	mov	x24, x3
  409804:	stp	w22, w0, [sp, #168]
  409808:	add	x1, x1, #0x1
  40980c:	sub	x0, x0, x2
  409810:	str	w25, [sp, #176]
  409814:	mov	x25, x2
  409818:	add	x0, x1, x0
  40981c:	str	x0, [sp, #160]
  409820:	str	w19, [sp, #224]
  409824:	nop
  409828:	mov	x2, x23
  40982c:	add	x23, x23, x25
  409830:	cmp	x23, x28
  409834:	b.hi	40987c <ferror@plt+0x5fdc>  // b.pmore
  409838:	ldr	w0, [x27, #176]
  40983c:	cmp	w0, #0x1
  409840:	b.eq	409950 <ferror@plt+0x60b0>  // b.none
  409844:	ldr	w0, [sp, #168]
  409848:	cmp	w0, #0x0
  40984c:	b.le	40987c <ferror@plt+0x5fdc>
  409850:	ldr	x0, [sp, #136]
  409854:	adrp	x21, 43c000 <warn@@Base+0x5468>
  409858:	add	x21, x21, #0x278
  40985c:	add	x22, x2, x0
  409860:	ldr	x0, [sp, #160]
  409864:	add	x19, x0, x23
  409868:	ldrb	w1, [x22], #1
  40986c:	mov	x0, x21
  409870:	bl	4037a0 <printf@plt>
  409874:	cmp	x19, x22
  409878:	b.ne	409868 <ferror@plt+0x5fc8>  // b.any
  40987c:	ldr	x1, [x20]
  409880:	mov	w0, #0x20                  	// #32
  409884:	bl	4030b0 <putc@plt>
  409888:	cmp	x24, x23
  40988c:	b.hi	409828 <ferror@plt+0x5f88>  // b.pmore
  409890:	ldr	w22, [sp, #168]
  409894:	ldr	w25, [sp, #176]
  409898:	ldr	w19, [sp, #224]
  40989c:	ldr	w0, [sp, #208]
  4098a0:	adrp	x20, 466000 <_sch_istable+0x1478>
  4098a4:	adrp	x21, 43b000 <warn@@Base+0x4468>
  4098a8:	add	x20, x20, #0xed8
  4098ac:	add	x21, x21, #0xf68
  4098b0:	cmp	w0, w19
  4098b4:	b.le	4098fc <ferror@plt+0x605c>
  4098b8:	ldr	w24, [sp, #208]
  4098bc:	nop
  4098c0:	cmp	w22, #0x0
  4098c4:	mov	w23, #0x0                   	// #0
  4098c8:	b.le	4098e4 <ferror@plt+0x6044>
  4098cc:	nop
  4098d0:	add	w23, w23, #0x1
  4098d4:	mov	x0, x21
  4098d8:	bl	4037a0 <printf@plt>
  4098dc:	cmp	w22, w23
  4098e0:	b.ne	4098d0 <ferror@plt+0x6030>  // b.any
  4098e4:	ldr	x1, [x20]
  4098e8:	add	w19, w19, w22
  4098ec:	mov	w0, #0x20                  	// #32
  4098f0:	bl	4030b0 <putc@plt>
  4098f4:	cmp	w24, w19
  4098f8:	b.gt	4098c0 <ferror@plt+0x6020>
  4098fc:	ldr	w0, [sp, #216]
  409900:	cbz	w0, 409de4 <ferror@plt+0x6544>
  409904:	adrp	x20, 466000 <_sch_istable+0x1478>
  409908:	mov	w0, #0x9                   	// #9
  40990c:	ldr	x1, [x20, #3800]
  409910:	bl	4030b0 <putc@plt>
  409914:	ldr	x0, [sp, #472]
  409918:	cbz	x0, 4092e4 <ferror@plt+0x5a44>
  40991c:	ldr	x1, [sp, #464]
  409920:	adrp	x0, 43f000 <warn@@Base+0x8468>
  409924:	add	x0, x0, #0x980
  409928:	bl	4037a0 <printf@plt>
  40992c:	b	4092e4 <ferror@plt+0x5a44>
  409930:	udiv	w21, w0, w1
  409934:	nop
  409938:	ldr	x0, [sp, #96]
  40993c:	add	x0, x0, w21, uxtw
  409940:	str	x0, [sp, #96]
  409944:	mov	w0, #0xa                   	// #10
  409948:	bl	403800 <putchar@plt>
  40994c:	b	409580 <ferror@plt+0x5ce0>
  409950:	ldr	w0, [sp, #172]
  409954:	tbnz	w0, #31, 40987c <ferror@plt+0x5fdc>
  409958:	ldr	x1, [sp, #136]
  40995c:	adrp	x21, 43c000 <warn@@Base+0x5468>
  409960:	sxtw	x22, w0
  409964:	add	x21, x21, #0x278
  409968:	add	x19, x1, x2
  40996c:	nop
  409970:	ldrb	w1, [x19, x22]
  409974:	mov	x0, x21
  409978:	sub	x22, x22, #0x1
  40997c:	bl	4037a0 <printf@plt>
  409980:	tbz	w22, #31, 409970 <ferror@plt+0x60d0>
  409984:	b	40987c <ferror@plt+0x5fdc>
  409988:	ldr	x0, [sp, #104]
  40998c:	mov	w1, #0x20                  	// #32
  409990:	ldr	x19, [sp, #344]
  409994:	mov	w20, #0x2d                  	// #45
  409998:	ldr	x22, [x0, #40]
  40999c:	mov	x2, x19
  4099a0:	ldr	x0, [sp, #96]
  4099a4:	ldr	x21, [x26, #328]
  4099a8:	add	x22, x0, x22
  4099ac:	ldr	x0, [sp, #264]
  4099b0:	bl	403290 <memset@plt>
  4099b4:	ldr	x0, [sp, #288]
  4099b8:	mov	x2, x19
  4099bc:	mov	w1, #0x0                   	// #0
  4099c0:	sub	x19, x19, #0x1
  4099c4:	bl	403290 <memset@plt>
  4099c8:	cbz	x21, 409a3c <ferror@plt+0x619c>
  4099cc:	ldr	x23, [sp, #264]
  4099d0:	ldr	x1, [x21, #24]
  4099d4:	ldr	x5, [x21, #40]
  4099d8:	sub	x0, x1, #0x1
  4099dc:	cbz	x1, 409d10 <ferror@plt+0x6470>
  4099e0:	ldr	x3, [x21, #16]
  4099e4:	mov	x1, x5
  4099e8:	mov	x2, x0
  4099ec:	nop
  4099f0:	ldr	x4, [x3, x2, lsl #3]
  4099f4:	sub	x2, x2, #0x1
  4099f8:	cmp	x1, x4
  4099fc:	csel	x1, x1, x4, cs  // cs = hs, nlast
  409a00:	cmn	x2, #0x1
  409a04:	b.ne	4099f0 <ferror@plt+0x6150>  // b.any
  409a08:	cmp	x22, x1
  409a0c:	b.ls	409b04 <ferror@plt+0x6264>  // b.plast
  409a10:	ldp	x1, x0, [x21]
  409a14:	cbz	x1, 409a20 <ferror@plt+0x6180>
  409a18:	str	x0, [x1, #8]
  409a1c:	ldr	x0, [x21, #8]
  409a20:	cbz	x0, 409bd8 <ferror@plt+0x6338>
  409a24:	str	x1, [x0]
  409a28:	stp	xzr, xzr, [x21]
  409a2c:	mov	x0, x21
  409a30:	mov	x21, x1
  409a34:	bl	404360 <ferror@plt+0xac0>
  409a38:	cbnz	x21, 4099d0 <ferror@plt+0x6130>
  409a3c:	ldr	x25, [sp, #264]
  409a40:	adrp	x20, 466000 <_sch_istable+0x1478>
  409a44:	adrp	x23, 43c000 <warn@@Base+0x5468>
  409a48:	adrp	x22, 43c000 <warn@@Base+0x5468>
  409a4c:	mov	x0, x25
  409a50:	bl	402fd0 <strlen@plt>
  409a54:	mov	x19, x0
  409a58:	ldr	w0, [x26, #408]
  409a5c:	add	x20, x20, #0xed8
  409a60:	add	x23, x23, #0x860
  409a64:	add	x22, x22, #0x858
  409a68:	mov	w21, #0x0                   	// #0
  409a6c:	mov	x24, #0x0                   	// #0
  409a70:	ldr	x28, [sp, #288]
  409a74:	cbz	w0, 409af4 <ferror@plt+0x6254>
  409a78:	cmp	x19, x24
  409a7c:	b.ls	409bb4 <ferror@plt+0x6314>  // b.plast
  409a80:	ldrb	w1, [x28, x24]
  409a84:	cmp	w1, w21
  409a88:	b.eq	409ad0 <ferror@plt+0x6230>  // b.none
  409a8c:	cbz	w1, 409bbc <ferror@plt+0x631c>
  409a90:	ldr	w0, [x26, #412]
  409a94:	cbz	w0, 409cd0 <ferror@plt+0x6430>
  409a98:	lsr	w2, w1, #2
  409a9c:	mov	w0, #0x12f7                	// #4855
  409aa0:	movk	w0, #0x4bda, lsl #16
  409aa4:	mov	w3, #0x6c                  	// #108
  409aa8:	mov	w21, w1
  409aac:	umull	x2, w2, w0
  409ab0:	adrp	x0, 43c000 <warn@@Base+0x5468>
  409ab4:	add	x0, x0, #0x848
  409ab8:	lsr	x2, x2, #35
  409abc:	msub	w1, w2, w3, w1
  409ac0:	and	w1, w1, #0xff
  409ac4:	add	w1, w1, #0x7c
  409ac8:	bl	4037a0 <printf@plt>
  409acc:	nop
  409ad0:	ldrb	w0, [x25, x24]
  409ad4:	ldr	x1, [x20]
  409ad8:	bl	4030b0 <putc@plt>
  409adc:	add	x0, x24, #0x1
  409ae0:	cmp	x19, x24
  409ae4:	b.eq	4091a0 <ferror@plt+0x5900>  // b.none
  409ae8:	mov	x24, x0
  409aec:	ldr	w0, [x26, #408]
  409af0:	cbnz	w0, 409a78 <ferror@plt+0x61d8>
  409af4:	cmp	x19, x24
  409af8:	mov	w0, #0x20                  	// #32
  409afc:	b.hi	409ad0 <ferror@plt+0x6230>  // b.pmore
  409b00:	b	409ad4 <ferror@plt+0x6234>
  409b04:	mov	x1, x5
  409b08:	ldr	x2, [x3, x0, lsl #3]
  409b0c:	sub	x0, x0, #0x1
  409b10:	cmp	x1, x2
  409b14:	csel	x1, x1, x2, ls  // ls = plast
  409b18:	cmn	x0, #0x1
  409b1c:	b.ne	409b08 <ferror@plt+0x6268>  // b.any
  409b20:	cmp	x22, x1
  409b24:	b.cs	409b30 <ferror@plt+0x6290>  // b.hs, b.nlast
  409b28:	ldr	x21, [x21]
  409b2c:	b	409a38 <ferror@plt+0x6198>
  409b30:	mov	x1, #0x8                   	// #8
  409b34:	add	x0, sp, #0x1b8
  409b38:	mov	w2, #0x0                   	// #0
  409b3c:	str	x5, [sp, #440]
  409b40:	bl	4037e0 <iterative_hash@plt>
  409b44:	and	w0, w0, #0xff
  409b48:	ldr	w1, [sp, #356]
  409b4c:	ldr	w4, [x21, #48]
  409b50:	sub	w4, w1, w4
  409b54:	ldp	x3, x1, [x21, #16]
  409b58:	add	w4, w4, w4, lsl #1
  409b5c:	add	x3, x3, #0x8
  409b60:	sub	x1, x1, #0x1
  409b64:	b	409b78 <ferror@plt+0x62d8>
  409b68:	sub	x1, x1, #0x1
  409b6c:	ldr	x2, [x3, x1, lsl #3]
  409b70:	cmp	x22, x2
  409b74:	b.eq	40a458 <ferror@plt+0x6bb8>  // b.none
  409b78:	cmn	x1, #0x1
  409b7c:	b.ne	409b68 <ferror@plt+0x62c8>  // b.any
  409b80:	ldr	x1, [x21, #40]
  409b84:	add	x3, x23, w4, sxtw
  409b88:	cmp	x22, x1
  409b8c:	b.eq	40a714 <ferror@plt+0x6e74>  // b.none
  409b90:	ldrb	w1, [x23, w4, sxtw]
  409b94:	cmp	w1, #0x20
  409b98:	b.ne	409b28 <ferror@plt+0x6288>  // b.any
  409b9c:	mov	w1, #0x7c                  	// #124
  409ba0:	strb	w1, [x3]
  409ba4:	ldr	x1, [sp, #288]
  409ba8:	strb	w0, [x1, w4, sxtw]
  409bac:	ldr	x21, [x21]
  409bb0:	b	409a38 <ferror@plt+0x6198>
  409bb4:	mov	w0, #0x20                  	// #32
  409bb8:	cbz	w21, 409ad4 <ferror@plt+0x6234>
  409bbc:	mov	x0, x23
  409bc0:	bl	4037a0 <printf@plt>
  409bc4:	cmp	x19, x24
  409bc8:	mov	w21, #0x0                   	// #0
  409bcc:	mov	w0, #0x20                  	// #32
  409bd0:	b.hi	409ad0 <ferror@plt+0x6230>  // b.pmore
  409bd4:	b	409ad4 <ferror@plt+0x6234>
  409bd8:	str	x1, [x26, #328]
  409bdc:	b	409a28 <ferror@plt+0x6188>
  409be0:	ldp	w25, w1, [sp, #208]
  409be4:	str	w25, [sp, #248]
  409be8:	ldr	x2, [sp, #96]
  409bec:	udiv	w0, w25, w1
  409bf0:	ldr	x3, [sp, #144]
  409bf4:	add	x0, x0, x2
  409bf8:	cmp	x0, x3
  409bfc:	b.ls	409c10 <ferror@plt+0x6370>  // b.plast
  409c00:	sub	x0, x3, x2
  409c04:	mul	w0, w1, w0
  409c08:	str	w0, [sp, #248]
  409c0c:	mov	w25, w0
  409c10:	ldr	x1, [sp, #112]
  409c14:	sxtw	x7, w25
  409c18:	add	x5, x1, x7
  409c1c:	cmp	x1, x5
  409c20:	b.cs	40a62c <ferror@plt+0x6d8c>  // b.hs, b.nlast
  409c24:	add	x2, sp, #0x1e8
  409c28:	adrp	x3, 464000 <warn@@Base+0x2d468>
  409c2c:	mov	x0, x1
  409c30:	add	x3, x3, #0xb88
  409c34:	sub	x4, x2, x1
  409c38:	mov	w6, #0x2e                  	// #46
  409c3c:	ldr	x8, [sp, #136]
  409c40:	b	409c54 <ferror@plt+0x63b4>
  409c44:	strb	w1, [x4, x0]
  409c48:	add	x0, x0, #0x1
  409c4c:	cmp	x0, x5
  409c50:	b.eq	409c70 <ferror@plt+0x63d0>  // b.none
  409c54:	ldrb	w1, [x8, x0]
  409c58:	ldrh	w2, [x3, w1, sxtw #1]
  409c5c:	tbnz	w2, #4, 409c44 <ferror@plt+0x63a4>
  409c60:	strb	w6, [x4, x0]
  409c64:	add	x0, x0, #0x1
  409c68:	cmp	x0, x5
  409c6c:	b.ne	409c54 <ferror@plt+0x63b4>  // b.any
  409c70:	add	x0, sp, #0x1e8
  409c74:	strb	wzr, [x0, x7]
  409c78:	b	4092b8 <ferror@plt+0x5a18>
  409c7c:	ldr	x0, [sp, #120]
  409c80:	add	x1, sp, #0x1e8
  409c84:	ldr	x0, [x0]
  409c88:	bl	4036a0 <bfd_sprintf_vma@plt>
  409c8c:	ldr	x0, [sp, #296]
  409c90:	ldrb	w1, [x0]
  409c94:	cmp	w1, #0x30
  409c98:	b.ne	40a624 <ferror@plt+0x6d84>  // b.any
  409c9c:	mov	w2, #0x20                  	// #32
  409ca0:	strb	w2, [x0]
  409ca4:	ldrb	w1, [x0, #1]!
  409ca8:	cmp	w1, #0x30
  409cac:	b.eq	409ca0 <ferror@plt+0x6400>  // b.none
  409cb0:	cbnz	w1, 409cbc <ferror@plt+0x641c>
  409cb4:	mov	w1, #0x30                  	// #48
  409cb8:	sturb	w1, [x0, #-1]
  409cbc:	ldr	x1, [sp, #296]
  409cc0:	adrp	x0, 43c000 <warn@@Base+0x5468>
  409cc4:	add	x0, x0, #0x840
  409cc8:	bl	4037a0 <printf@plt>
  409ccc:	b	409198 <ferror@plt+0x58f8>
  409cd0:	mov	w0, #0x4925                	// #18725
  409cd4:	mov	w21, w1
  409cd8:	movk	w0, #0x2492, lsl #16
  409cdc:	umull	x2, w1, w0
  409ce0:	mov	x0, x22
  409ce4:	lsr	x3, x2, #32
  409ce8:	sub	w2, w1, w3
  409cec:	add	w2, w3, w2, lsr #1
  409cf0:	lsr	w2, w2, #2
  409cf4:	lsl	w3, w2, #3
  409cf8:	sub	w2, w3, w2
  409cfc:	sub	w1, w1, w2
  409d00:	and	w1, w1, #0xff
  409d04:	add	w1, w1, #0x1f
  409d08:	bl	4037a0 <printf@plt>
  409d0c:	b	409ad0 <ferror@plt+0x6230>
  409d10:	mov	x1, x5
  409d14:	cmp	x22, x5
  409d18:	b.hi	409a10 <ferror@plt+0x6170>  // b.pmore
  409d1c:	cmp	x22, x1
  409d20:	b.cc	409b28 <ferror@plt+0x6288>  // b.lo, b.ul, b.last
  409d24:	b	409b30 <ferror@plt+0x6290>
  409d28:	ldr	w0, [sp, #252]
  409d2c:	tbnz	w0, #31, 40973c <ferror@plt+0x5e9c>
  409d30:	sxtw	x19, w0
  409d34:	nop
  409d38:	ldrb	w1, [x27, x19]
  409d3c:	mov	x0, x21
  409d40:	sub	x19, x19, #0x1
  409d44:	bl	4037a0 <printf@plt>
  409d48:	tbz	w19, #31, 409d38 <ferror@plt+0x6498>
  409d4c:	b	40973c <ferror@plt+0x5e9c>
  409d50:	ldr	x2, [sp, #128]
  409d54:	and	x1, x1, #0xfffffffffffffffc
  409d58:	cmp	x0, x2
  409d5c:	ldr	x0, [sp, #112]
  409d60:	add	x0, x1, x0
  409d64:	csel	x0, x0, x2, ne  // ne = any
  409d68:	ldr	w3, [sp, #96]
  409d6c:	ldr	w2, [sp, #212]
  409d70:	ldr	w1, [x26, #184]
  409d74:	msub	w0, w2, w3, w0
  409d78:	str	w0, [sp, #248]
  409d7c:	cbz	w1, 40a220 <ferror@plt+0x6980>
  409d80:	ldr	w0, [sp, #248]
  409d84:	ldr	w1, [sp, #212]
  409d88:	udiv	w24, w0, w1
  409d8c:	ldr	x0, [sp, #96]
  409d90:	add	x19, x24, x0
  409d94:	mov	x21, x24
  409d98:	ldr	x0, [sp, #144]
  409d9c:	cmp	x19, x0
  409da0:	b.cc	40a3e4 <ferror@plt+0x6b44>  // b.lo, b.ul, b.last
  409da4:	adrp	x0, 43c000 <warn@@Base+0x5468>
  409da8:	add	x0, x0, #0x808
  409dac:	bl	403450 <puts@plt>
  409db0:	mov	w24, w21
  409db4:	ldr	x1, [sp, #152]
  409db8:	ldr	x0, [sp, #184]
  409dbc:	cmp	x0, x1
  409dc0:	b.hi	409328 <ferror@plt+0x5a88>  // b.pmore
  409dc4:	b	409574 <ferror@plt+0x5cd4>
  409dc8:	mov	x22, x0
  409dcc:	mov	w19, w0
  409dd0:	add	x1, sp, #0x1e8
  409dd4:	adrp	x0, 43f000 <warn@@Base+0x8468>
  409dd8:	add	x0, x0, #0x980
  409ddc:	bl	4037a0 <printf@plt>
  409de0:	b	4092e4 <ferror@plt+0x5a44>
  409de4:	adrp	x0, 443000 <warn@@Base+0xc468>
  409de8:	add	x0, x0, #0xb10
  409dec:	bl	4037a0 <printf@plt>
  409df0:	b	409dd0 <ferror@plt+0x6530>
  409df4:	mov	w19, w25
  409df8:	b	4097c8 <ferror@plt+0x5f28>
  409dfc:	cbz	x0, 408e8c <ferror@plt+0x55ec>
  409e00:	ldrb	w0, [x0]
  409e04:	cbnz	w0, 408e88 <ferror@plt+0x55e8>
  409e08:	str	xzr, [sp, #432]
  409e0c:	b	408e84 <ferror@plt+0x55e4>
  409e10:	ldr	w0, [x26, #176]
  409e14:	mov	x22, #0x0                   	// #0
  409e18:	ldr	x2, [sp, #272]
  409e1c:	ldr	x20, [x2, #8]
  409e20:	cbz	w0, 409e2c <ferror@plt+0x658c>
  409e24:	ldrb	w0, [x20]
  409e28:	cbnz	w0, 40a820 <ferror@plt+0x6f80>
  409e2c:	mov	x0, x20
  409e30:	bl	4034a0 <strcmp@plt>
  409e34:	cbnz	w0, 40a434 <ferror@plt+0x6b94>
  409e38:	ldr	x20, [sp, #272]
  409e3c:	ldr	w0, [x20, #24]
  409e40:	tbz	w0, #3, 40a6c4 <ferror@plt+0x6e24>
  409e44:	ldr	x0, [sp, #312]
  409e48:	ldr	x0, [x0, #8]
  409e4c:	ldr	w0, [x0, #8]
  409e50:	cmp	w0, #0x5
  409e54:	b.eq	40acac <ferror@plt+0x740c>  // b.none
  409e58:	mov	x0, x22
  409e5c:	bl	403510 <free@plt>
  409e60:	ldr	w0, [x26, #312]
  409e64:	cbnz	w0, 40a8b4 <ferror@plt+0x7014>
  409e68:	mov	w0, #0x1                   	// #1
  409e6c:	str	w0, [sp, #368]
  409e70:	ldp	x2, x0, [x27]
  409e74:	adrp	x1, 443000 <warn@@Base+0xc468>
  409e78:	add	x1, x1, #0xac0
  409e7c:	mov	w21, #0x1                   	// #1
  409e80:	blr	x2
  409e84:	ldr	x1, [sp, #232]
  409e88:	mov	x4, x27
  409e8c:	ldr	x0, [sp, #312]
  409e90:	mov	x3, x19
  409e94:	ldr	x20, [sp, #272]
  409e98:	mov	w5, #0x0                   	// #0
  409e9c:	mov	x2, x20
  409ea0:	bl	405d68 <ferror@plt+0x24c8>
  409ea4:	ldp	x2, x0, [x27]
  409ea8:	adrp	x1, 440000 <warn@@Base+0x9468>
  409eac:	add	x1, x1, #0xcf8
  409eb0:	blr	x2
  409eb4:	mov	x0, x20
  409eb8:	ldr	x20, [x20, #16]
  409ebc:	ldr	x0, [x0, #32]
  409ec0:	b	40a238 <ferror@plt+0x6998>
  409ec4:	mov	x19, x0
  409ec8:	ldr	x0, [x0, #8]
  409ecc:	cbz	x0, 408c34 <ferror@plt+0x5394>
  409ed0:	bl	402fd0 <strlen@plt>
  409ed4:	add	x0, x0, #0x28
  409ed8:	str	x0, [sp, #456]
  409edc:	bl	4032a0 <xmalloc@plt>
  409ee0:	mov	x3, x0
  409ee4:	stp	x3, xzr, [sp, #440]
  409ee8:	add	x3, sp, #0x1b8
  409eec:	ldr	x0, [sp, #312]
  409ef0:	mov	x2, x19
  409ef4:	add	x1, sp, #0x1e8
  409ef8:	adrp	x22, 404000 <ferror@plt+0x760>
  409efc:	add	x22, x22, #0xf28
  409f00:	str	x22, [sp, #488]
  409f04:	str	x3, [sp, #496]
  409f08:	bl	405430 <ferror@plt+0x1b90>
  409f0c:	ldr	x1, [sp, #320]
  409f10:	mov	x0, #0x78                  	// #120
  409f14:	ldr	w19, [x27, #180]
  409f18:	ldr	x21, [x27, #16]
  409f1c:	ldr	x20, [x1, #32]
  409f20:	str	x0, [sp, #480]
  409f24:	ldr	x23, [x27, #48]
  409f28:	bl	4032a0 <xmalloc@plt>
  409f2c:	ldr	x28, [sp, #96]
  409f30:	add	x1, sp, #0x1d0
  409f34:	ldr	x2, [sp, #144]
  409f38:	stp	x22, x1, [x27]
  409f3c:	mov	w4, w19
  409f40:	strb	wzr, [x27, #196]
  409f44:	cmp	x2, x28
  409f48:	stp	x0, xzr, [sp, #464]
  409f4c:	b.ls	40aeac <ferror@plt+0x760c>  // b.plast
  409f50:	mov	x24, #0x0                   	// #0
  409f54:	stp	x24, x25, [sp, #104]
  409f58:	mov	x24, x28
  409f5c:	mov	x28, x23
  409f60:	mov	x23, x21
  409f64:	ldr	x21, [sp, #152]
  409f68:	mov	x25, x2
  409f6c:	mov	w22, #0x42                  	// #66
  409f70:	ldr	w3, [x26, #316]
  409f74:	ldr	w0, [x26, #180]
  409f78:	cmp	w3, #0x0
  409f7c:	ldr	w7, [x27, #192]
  409f80:	cset	w1, ne  // ne = any
  409f84:	cmp	w0, #0x0
  409f88:	ldr	x0, [x26, #112]
  409f8c:	lsl	w1, w1, #30
  409f90:	orr	w8, w1, #0x10000000
  409f94:	str	xzr, [x27, #168]
  409f98:	csel	w1, w8, w1, ne  // ne = any
  409f9c:	cmp	x0, #0x0
  409fa0:	orr	w0, w1, #0x20000000
  409fa4:	str	xzr, [sp, #472]
  409fa8:	csel	w1, w0, w1, ne  // ne = any
  409fac:	str	x1, [x27, #88]
  409fb0:	cbz	w7, 409fcc <ferror@plt+0x672c>
  409fb4:	ldr	x0, [x23]
  409fb8:	ldr	w0, [x0, #72]
  409fbc:	tst	w0, w22
  409fc0:	ldr	x0, [sp, #184]
  409fc4:	ccmp	x0, x21, #0x0, eq  // eq = none
  409fc8:	b.hi	40ad44 <ferror@plt+0x74a4>  // b.pmore
  409fcc:	ldr	x0, [x28, #40]
  409fd0:	cbnz	w3, 409ff0 <ferror@plt+0x6750>
  409fd4:	ldr	w1, [x28, #32]
  409fd8:	mov	w2, #0x110                 	// #272
  409fdc:	and	w1, w1, w2
  409fe0:	cmp	w1, w2
  409fe4:	b.ne	409ff0 <ferror@plt+0x6750>  // b.any
  409fe8:	add	x1, x25, x0
  409fec:	str	x1, [x27, #232]
  409ff0:	strb	wzr, [x27, #196]
  409ff4:	mov	x1, x27
  409ff8:	str	x25, [x27, #240]
  409ffc:	add	x0, x24, x0
  40a000:	blr	x20
  40a004:	mov	w4, w0
  40a008:	ldrb	w1, [x27, #196]
  40a00c:	cbz	w1, 40a048 <ferror@plt+0x67a8>
  40a010:	ldr	w0, [x27, #200]
  40a014:	sub	w0, w0, #0x2
  40a018:	cmp	w0, #0x3
  40a01c:	b.hi	40a048 <ferror@plt+0x67a8>  // b.pmore
  40a020:	ldr	x0, [x28, #40]
  40a024:	ldr	x1, [sp, #96]
  40a028:	ldr	x3, [x27, #208]
  40a02c:	add	x1, x0, x1
  40a030:	cmp	x3, x1
  40a034:	b.cc	40a048 <ferror@plt+0x67a8>  // b.lo, b.ul, b.last
  40a038:	add	x1, x0, x25
  40a03c:	cmp	x3, x1
  40a040:	b.cc	40add8 <ferror@plt+0x7538>  // b.lo, b.ul, b.last
  40a044:	nop
  40a048:	udiv	w0, w4, w19
  40a04c:	str	xzr, [x27, #232]
  40a050:	add	x24, x24, x0
  40a054:	cmp	x24, x25
  40a058:	b.cc	409f70 <ferror@plt+0x66d0>  // b.lo, b.ul, b.last
  40a05c:	adrp	x2, 466000 <_sch_istable+0x1478>
  40a060:	adrp	x1, 403000 <exit@plt>
  40a064:	ldp	x24, x25, [sp, #104]
  40a068:	add	x1, x1, #0x880
  40a06c:	ldr	x2, [x2, #3800]
  40a070:	stp	x1, x2, [x27]
  40a074:	ldr	x0, [sp, #464]
  40a078:	bl	403510 <free@plt>
  40a07c:	cbz	x24, 40a130 <ferror@plt+0x6890>
  40a080:	mov	x20, x24
  40a084:	nop
  40a088:	ldr	x19, [x20]
  40a08c:	cbnz	x19, 40a09c <ferror@plt+0x67fc>
  40a090:	b	40a130 <ferror@plt+0x6890>
  40a094:	ldr	x19, [x19]
  40a098:	cbz	x19, 40a128 <ferror@plt+0x6888>
  40a09c:	ldr	x0, [x19, #40]
  40a0a0:	ldr	x1, [x20, #40]
  40a0a4:	cmp	x1, x0
  40a0a8:	b.ne	40a094 <ferror@plt+0x67f4>  // b.any
  40a0ac:	ldp	x0, x2, [x20, #24]
  40a0b0:	ldr	x1, [x19, #24]
  40a0b4:	add	x0, x1, x0
  40a0b8:	cmp	x0, x2
  40a0bc:	b.hi	40a84c <ferror@plt+0x6fac>  // b.pmore
  40a0c0:	cbz	x1, 40a0f4 <ferror@plt+0x6854>
  40a0c4:	ldr	x4, [x19, #16]
  40a0c8:	mov	x0, #0x0                   	// #0
  40a0cc:	ldr	x3, [x20, #16]
  40a0d0:	ldr	x1, [x20, #24]
  40a0d4:	add	x2, x1, #0x1
  40a0d8:	str	x2, [x20, #24]
  40a0dc:	ldr	x2, [x4, x0, lsl #3]
  40a0e0:	str	x2, [x3, x1, lsl #3]
  40a0e4:	add	x0, x0, #0x1
  40a0e8:	ldr	x1, [x19, #24]
  40a0ec:	cmp	x0, x1
  40a0f0:	b.cc	40a0d0 <ferror@plt+0x6830>  // b.lo, b.ul, b.last
  40a0f4:	ldp	x0, x1, [x19]
  40a0f8:	mov	x2, x1
  40a0fc:	cbz	x0, 40a108 <ferror@plt+0x6868>
  40a100:	str	x1, [x0, #8]
  40a104:	ldr	x2, [x19, #8]
  40a108:	cbz	x2, 40a9ec <ferror@plt+0x714c>
  40a10c:	str	x0, [x2]
  40a110:	mov	x0, x19
  40a114:	stp	xzr, xzr, [x19]
  40a118:	mov	x19, x1
  40a11c:	bl	404360 <ferror@plt+0xac0>
  40a120:	ldr	x19, [x19]
  40a124:	cbnz	x19, 40a09c <ferror@plt+0x67fc>
  40a128:	ldr	x20, [x20]
  40a12c:	cbnz	x20, 40a088 <ferror@plt+0x67e8>
  40a130:	mov	x7, x24
  40a134:	nop
  40a138:	cbz	x24, 40aa7c <ferror@plt+0x71dc>
  40a13c:	ldr	x3, [x24, #24]
  40a140:	ldr	x11, [x24]
  40a144:	sub	x1, x3, #0x1
  40a148:	ldr	x4, [x24, #40]
  40a14c:	cbz	x3, 40a194 <ferror@plt+0x68f4>
  40a150:	ldr	x5, [x24, #16]
  40a154:	mov	x0, x4
  40a158:	mov	x2, x1
  40a15c:	nop
  40a160:	ldr	x3, [x5, x2, lsl #3]
  40a164:	sub	x2, x2, #0x1
  40a168:	cmp	x0, x3
  40a16c:	csel	x0, x0, x3, cs  // cs = hs, nlast
  40a170:	cmn	x2, #0x1
  40a174:	b.ne	40a160 <ferror@plt+0x68c0>  // b.any
  40a178:	ldr	x2, [x5, x1, lsl #3]
  40a17c:	sub	x1, x1, #0x1
  40a180:	cmp	x4, x2
  40a184:	csel	x4, x4, x2, ls  // ls = plast
  40a188:	cmn	x1, #0x1
  40a18c:	b.ne	40a178 <ferror@plt+0x68d8>  // b.any
  40a190:	sub	x3, x0, x4
  40a194:	cbz	x11, 40aa7c <ferror@plt+0x71dc>
  40a198:	mov	x12, x24
  40a19c:	mov	x1, x11
  40a1a0:	ldr	x8, [x1, #24]
  40a1a4:	ldr	x4, [x1, #40]
  40a1a8:	sub	x2, x8, #0x1
  40a1ac:	cbz	x8, 40aa14 <ferror@plt+0x7174>
  40a1b0:	ldr	x9, [x1, #16]
  40a1b4:	mov	x0, x4
  40a1b8:	mov	x5, x2
  40a1bc:	nop
  40a1c0:	ldr	x6, [x9, x5, lsl #3]
  40a1c4:	sub	x5, x5, #0x1
  40a1c8:	cmp	x0, x6
  40a1cc:	csel	x0, x0, x6, cs  // cs = hs, nlast
  40a1d0:	cmn	x5, #0x1
  40a1d4:	b.ne	40a1c0 <ferror@plt+0x6920>  // b.any
  40a1d8:	mov	x5, x4
  40a1dc:	mov	x6, x2
  40a1e0:	ldr	x10, [x9, x6, lsl #3]
  40a1e4:	sub	x6, x6, #0x1
  40a1e8:	cmp	x5, x10
  40a1ec:	csel	x5, x5, x10, ls  // ls = plast
  40a1f0:	cmn	x6, #0x1
  40a1f4:	b.ne	40a1e0 <ferror@plt+0x6940>  // b.any
  40a1f8:	sub	x0, x0, x5
  40a1fc:	cmp	x3, x0
  40a200:	b.hi	40aa08 <ferror@plt+0x7168>  // b.pmore
  40a204:	b.eq	40aa1c <ferror@plt+0x717c>  // b.none
  40a208:	ldr	x1, [x1]
  40a20c:	cbnz	x1, 40a1a0 <ferror@plt+0x6900>
  40a210:	cmp	x24, x12
  40a214:	b.ne	40ac74 <ferror@plt+0x73d4>  // b.any
  40a218:	mov	x24, x11
  40a21c:	b	40a138 <ferror@plt+0x6898>
  40a220:	udiv	w21, w0, w2
  40a224:	b	409da4 <ferror@plt+0x6504>
  40a228:	ldr	w1, [x26, #312]
  40a22c:	cbnz	w1, 408a08 <ferror@plt+0x5168>
  40a230:	cbnz	w21, 409e70 <ferror@plt+0x65d0>
  40a234:	nop
  40a238:	ldr	x23, [x0, #40]
  40a23c:	add	x23, x20, x23
  40a240:	mov	x2, x23
  40a244:	b	408a08 <ferror@plt+0x5168>
  40a248:	ldr	x0, [x26, #352]
  40a24c:	cbz	x0, 408e94 <ferror@plt+0x55f4>
  40a250:	ldr	x0, [x26, #360]
  40a254:	mov	x1, #0x1001                	// #4097
  40a258:	add	x0, x0, x1
  40a25c:	bl	4032a0 <xmalloc@plt>
  40a260:	ldr	x21, [x26, #360]
  40a264:	mov	x22, x0
  40a268:	cbnz	x21, 40ac54 <ferror@plt+0x73b4>
  40a26c:	ldr	w3, [x26, #368]
  40a270:	add	x21, x22, x21
  40a274:	cmp	w3, #0x0
  40a278:	b.le	40a2b0 <ferror@plt+0x6a10>
  40a27c:	ldrb	w0, [x20, #1]
  40a280:	add	x1, x20, #0x1
  40a284:	cbz	w0, 40a2b0 <ferror@plt+0x6a10>
  40a288:	mov	w2, #0x0                   	// #0
  40a28c:	nop
  40a290:	cmp	w0, #0x2f
  40a294:	b.ne	40a2a0 <ferror@plt+0x6a00>  // b.any
  40a298:	add	w2, w2, #0x1
  40a29c:	mov	x20, x1
  40a2a0:	ldrb	w0, [x1, #1]!
  40a2a4:	cmp	w0, #0x0
  40a2a8:	ccmp	w3, w2, #0x4, ne  // ne = any
  40a2ac:	b.gt	40a290 <ferror@plt+0x69f0>
  40a2b0:	mov	x0, x21
  40a2b4:	add	x21, x21, #0x1, lsl #12
  40a2b8:	mov	x1, x20
  40a2bc:	mov	x2, #0x1000                	// #4096
  40a2c0:	mov	w23, #0x1                   	// #1
  40a2c4:	bl	403730 <strncpy@plt>
  40a2c8:	strb	wzr, [x21]
  40a2cc:	str	x22, [sp, #424]
  40a2d0:	b	408e9c <ferror@plt+0x55fc>
  40a2d4:	ldr	w0, [sp, #372]
  40a2d8:	cmp	x1, w0, uxtw
  40a2dc:	b.cs	408e18 <ferror@plt+0x5578>  // b.hs, b.nlast
  40a2e0:	ldr	x0, [sp, #128]
  40a2e4:	b	409d68 <ferror@plt+0x64c8>
  40a2e8:	ldr	x9, [x26, #56]
  40a2ec:	ldr	x3, [sp, #416]
  40a2f0:	ldr	x5, [x26, #72]
  40a2f4:	sxtw	x1, w3
  40a2f8:	cmp	x9, w3, sxtw
  40a2fc:	b.le	40ae84 <ferror@plt+0x75e4>
  40a300:	ldr	x4, [x5, x1, lsl #3]
  40a304:	mov	w6, w1
  40a308:	ldr	x8, [x4, #32]
  40a30c:	ldr	x7, [x4, #16]
  40a310:	ldr	x4, [x8, #40]
  40a314:	add	x4, x4, x7
  40a318:	cmp	x19, x4
  40a31c:	b.cs	40a5dc <ferror@plt+0x6d3c>  // b.hs, b.nlast
  40a320:	add	x5, x5, x3, lsl #3
  40a324:	sub	w6, w6, w3
  40a328:	str	x5, [x27, #56]
  40a32c:	str	w6, [x27, #64]
  40a330:	str	w3, [x27, #80]
  40a334:	b	4089b0 <ferror@plt+0x5110>
  40a338:	ldr	x0, [sp, #112]
  40a33c:	b	408ddc <ferror@plt+0x553c>
  40a340:	ldr	x2, [sp, #272]
  40a344:	ldr	x0, [sp, #416]
  40a348:	ldr	x1, [x2, #32]
  40a34c:	ldr	x20, [x2, #16]
  40a350:	ldr	x2, [x1, #40]
  40a354:	ldr	x1, [x26, #56]
  40a358:	add	x2, x2, x20
  40a35c:	ldr	x19, [sp, #104]
  40a360:	cmp	x0, x1
  40a364:	b.ge	408aa8 <ferror@plt+0x5208>  // b.tcont
  40a368:	ldr	x1, [x26, #72]
  40a36c:	cmp	x19, x2
  40a370:	ldr	x25, [x1, x0, lsl #3]
  40a374:	b.cc	408b10 <ferror@plt+0x5270>  // b.lo, b.ul, b.last
  40a378:	cbz	x25, 40aef0 <ferror@plt+0x7650>
  40a37c:	ldr	x2, [sp, #232]
  40a380:	ldr	x1, [x25, #32]
  40a384:	ldr	x0, [x25, #16]
  40a388:	ldr	x2, [x2, #40]
  40a38c:	ldr	x1, [x1, #40]
  40a390:	sub	x0, x0, x2
  40a394:	add	x0, x0, x1
  40a398:	str	x0, [sp, #144]
  40a39c:	ldr	x1, [sp, #280]
  40a3a0:	cmp	x0, x1
  40a3a4:	cset	w0, hi  // hi = pmore
  40a3a8:	b	408b2c <ferror@plt+0x528c>
  40a3ac:	cbnz	w21, 40acf4 <ferror@plt+0x7454>
  40a3b0:	ldr	x1, [sp, #96]
  40a3b4:	ldr	x0, [sp, #280]
  40a3b8:	cmp	x0, x1
  40a3bc:	b.ls	408b98 <ferror@plt+0x52f8>  // b.plast
  40a3c0:	ldr	x0, [sp, #280]
  40a3c4:	mov	x25, #0x0                   	// #0
  40a3c8:	str	x0, [sp, #144]
  40a3cc:	mov	w0, #0x1                   	// #1
  40a3d0:	str	w0, [sp, #216]
  40a3d4:	b	408b74 <ferror@plt+0x52d4>
  40a3d8:	ldr	x0, [sp, #432]
  40a3dc:	cbnz	x0, 4090e0 <ferror@plt+0x5840>
  40a3e0:	b	409130 <ferror@plt+0x5890>
  40a3e4:	ldr	x0, [sp, #104]
  40a3e8:	mov	w1, w24
  40a3ec:	ldr	x2, [x0, #144]
  40a3f0:	adrp	x0, 43c000 <warn@@Base+0x5468>
  40a3f4:	add	x0, x0, #0x7c8
  40a3f8:	add	x2, x19, x2
  40a3fc:	bl	4037a0 <printf@plt>
  40a400:	ldr	x1, [sp, #152]
  40a404:	ldr	x0, [sp, #184]
  40a408:	cmp	x0, x1
  40a40c:	b.hi	409328 <ferror@plt+0x5a88>  // b.pmore
  40a410:	str	x19, [sp, #96]
  40a414:	b	408d98 <ferror@plt+0x54f8>
  40a418:	str	wzr, [sp, #368]
  40a41c:	ldr	w0, [x26, #312]
  40a420:	cbz	w0, 409e70 <ferror@plt+0x65d0>
  40a424:	ldr	x0, [sp, #272]
  40a428:	ldr	x20, [x0, #16]
  40a42c:	ldr	x0, [x0, #32]
  40a430:	b	40a238 <ferror@plt+0x6998>
  40a434:	mov	x0, x22
  40a438:	bl	403510 <free@plt>
  40a43c:	ldr	x1, [sp, #272]
  40a440:	ldr	x0, [x1, #32]
  40a444:	ldr	x20, [x1, #16]
  40a448:	ldr	x23, [x0, #40]
  40a44c:	add	x23, x20, x23
  40a450:	mov	x2, x23
  40a454:	b	408a08 <ferror@plt+0x5168>
  40a458:	add	w1, w4, #0x1
  40a45c:	mov	x3, x19
  40a460:	cmp	x19, w1, sxtw
  40a464:	sxtw	x1, w1
  40a468:	b.ls	40ae48 <ferror@plt+0x75a8>  // b.plast
  40a46c:	ldr	x5, [sp, #288]
  40a470:	ldrb	w2, [x23, x1]
  40a474:	cmp	w2, #0x20
  40a478:	b.ne	40a484 <ferror@plt+0x6be4>  // b.any
  40a47c:	strb	w20, [x23, x1]
  40a480:	strb	w0, [x5, x1]
  40a484:	add	x1, x1, #0x1
  40a488:	cmp	x19, x1
  40a48c:	b.ne	40a470 <ferror@plt+0x6bd0>  // b.any
  40a490:	ldrb	w1, [x23, x3]
  40a494:	add	x2, x23, x3
  40a498:	cmp	w1, #0x20
  40a49c:	b.eq	40ac64 <ferror@plt+0x73c4>  // b.none
  40a4a0:	cmp	w1, #0x3e
  40a4a4:	b.ne	40a4b8 <ferror@plt+0x6c18>  // b.any
  40a4a8:	mov	w1, #0x58                  	// #88
  40a4ac:	strb	w1, [x2]
  40a4b0:	ldr	x1, [sp, #288]
  40a4b4:	strb	w0, [x1, x3]
  40a4b8:	ldrb	w1, [x23, w4, sxtw]
  40a4bc:	add	x6, x23, w4, sxtw
  40a4c0:	cmp	w1, #0x20
  40a4c4:	b.ne	409b28 <ferror@plt+0x6288>  // b.any
  40a4c8:	ldr	x3, [x21, #24]
  40a4cc:	ldr	x2, [x21, #40]
  40a4d0:	sub	x1, x3, #0x1
  40a4d4:	cmp	x22, x2
  40a4d8:	b.hi	40ad80 <ferror@plt+0x74e0>  // b.pmore
  40a4dc:	cbz	x3, 40a500 <ferror@plt+0x6c60>
  40a4e0:	ldr	x5, [x21, #16]
  40a4e4:	nop
  40a4e8:	ldr	x3, [x5, x1, lsl #3]
  40a4ec:	sub	x1, x1, #0x1
  40a4f0:	cmp	x2, x3
  40a4f4:	csel	x2, x2, x3, ls  // ls = plast
  40a4f8:	cmn	x1, #0x1
  40a4fc:	b.ne	40a4e8 <ferror@plt+0x6c48>  // b.any
  40a500:	cmp	x22, x2
  40a504:	mov	w1, #0x2f                  	// #47
  40a508:	mov	w2, #0x2b                  	// #43
  40a50c:	csel	w1, w1, w2, eq  // eq = none
  40a510:	strb	w1, [x6]
  40a514:	b	409ba4 <ferror@plt+0x6304>
  40a518:	cbz	x0, 40a6e0 <ferror@plt+0x6e40>
  40a51c:	bl	405330 <ferror@plt+0x1a90>
  40a520:	mov	x1, x0
  40a524:	ldr	w2, [sp, #396]
  40a528:	adrp	x0, 43c000 <warn@@Base+0x5468>
  40a52c:	add	x0, x0, #0x180
  40a530:	bl	4037a0 <printf@plt>
  40a534:	b	408f20 <ferror@plt+0x5680>
  40a538:	ldr	x0, [sp, #472]
  40a53c:	mov	w19, w25
  40a540:	cbnz	x0, 40a870 <ferror@plt+0x6fd0>
  40a544:	tbnz	w19, #31, 409590 <ferror@plt+0x5cf0>
  40a548:	mov	w2, #0x5                   	// #5
  40a54c:	adrp	x1, 43c000 <warn@@Base+0x5468>
  40a550:	mov	x0, #0x0                   	// #0
  40a554:	add	x1, x1, #0x868
  40a558:	bl	403700 <dcgettext@plt>
  40a55c:	mov	w1, w19
  40a560:	bl	4357f0 <ferror@plt+0x31f50>
  40a564:	mov	w0, #0x1                   	// #1
  40a568:	str	w0, [x26, #16]
  40a56c:	b	409590 <ferror@plt+0x5cf0>
  40a570:	ldr	x3, [sp, #104]
  40a574:	ldr	w2, [sp, #212]
  40a578:	ldr	x0, [sp, #120]
  40a57c:	ldr	x1, [x3, #56]
  40a580:	ldr	x0, [x0]
  40a584:	udiv	x2, x1, x2
  40a588:	add	x1, sp, #0x1e8
  40a58c:	ldr	x3, [x3, #40]
  40a590:	add	x2, x2, x3
  40a594:	bl	4036a0 <bfd_sprintf_vma@plt>
  40a598:	ldrb	w0, [sp, #488]
  40a59c:	cmp	w0, #0x30
  40a5a0:	b.ne	408cf4 <ferror@plt+0x5454>  // b.any
  40a5a4:	add	x0, sp, #0x1e8
  40a5a8:	mov	w2, #0x0                   	// #0
  40a5ac:	nop
  40a5b0:	ldrb	w1, [x0, #1]!
  40a5b4:	mov	w3, w2
  40a5b8:	add	w2, w2, #0x1
  40a5bc:	cmp	w1, #0x30
  40a5c0:	b.eq	40a5b0 <ferror@plt+0x6d10>  // b.none
  40a5c4:	cbnz	w1, 40a5d4 <ferror@plt+0x6d34>
  40a5c8:	ldr	x0, [sp, #104]
  40a5cc:	ldr	x0, [x0, #40]
  40a5d0:	cbnz	x0, 408cf4 <ferror@plt+0x5454>
  40a5d4:	and	w20, w3, #0xfffffffc
  40a5d8:	b	408cf4 <ferror@plt+0x5454>
  40a5dc:	add	w6, w1, #0x1
  40a5e0:	add	x1, x1, #0x1
  40a5e4:	cmp	x9, x1
  40a5e8:	b.ne	40a300 <ferror@plt+0x6a60>  // b.any
  40a5ec:	b	40a320 <ferror@plt+0x6a80>
  40a5f0:	ldr	x0, [sp, #272]
  40a5f4:	ldr	w0, [x0, #24]
  40a5f8:	tbz	w0, #3, 40a814 <ferror@plt+0x6f74>
  40a5fc:	mov	w21, #0x0                   	// #0
  40a600:	b	408a08 <ferror@plt+0x5168>
  40a604:	mov	w0, #0xffffffff            	// #-1
  40a608:	str	xzr, [sp, #264]
  40a60c:	str	w0, [sp, #356]
  40a610:	b	408d54 <ferror@plt+0x54b4>
  40a614:	ldr	w0, [x26, #44]
  40a618:	cmp	w0, w3
  40a61c:	b.ne	408ef8 <ferror@plt+0x5658>  // b.any
  40a620:	b	408f20 <ferror@plt+0x5680>
  40a624:	ldr	x0, [sp, #296]
  40a628:	b	409cb0 <ferror@plt+0x6410>
  40a62c:	mov	x7, #0x0                   	// #0
  40a630:	b	409c70 <ferror@plt+0x63d0>
  40a634:	mov	x24, x1
  40a638:	cbnz	w23, 40adb8 <ferror@plt+0x7518>
  40a63c:	add	x2, sp, #0x1e8
  40a640:	mov	x1, x24
  40a644:	mov	x0, x24
  40a648:	bl	405008 <ferror@plt+0x1768>
  40a64c:	mov	x28, x0
  40a650:	cbz	x0, 40a8e8 <ferror@plt+0x7048>
  40a654:	mov	x0, x19
  40a658:	bl	4031a0 <bfd_get_mtime@plt>
  40a65c:	ldr	x1, [sp, #576]
  40a660:	cmp	x0, x1
  40a664:	b.ge	408fdc <ferror@plt+0x573c>  // b.tcont
  40a668:	mov	w2, #0x5                   	// #5
  40a66c:	adrp	x1, 43c000 <warn@@Base+0x5468>
  40a670:	mov	x0, #0x0                   	// #0
  40a674:	add	x1, x1, #0x8b8
  40a678:	bl	403700 <dcgettext@plt>
  40a67c:	mov	x1, x24
  40a680:	bl	436b98 <warn@@Base>
  40a684:	b	408fdc <ferror@plt+0x573c>
  40a688:	mov	w2, #0x5                   	// #5
  40a68c:	adrp	x1, 43c000 <warn@@Base+0x5468>
  40a690:	mov	x0, #0x0                   	// #0
  40a694:	add	x1, x1, #0x250
  40a698:	bl	403700 <dcgettext@plt>
  40a69c:	mov	x19, x0
  40a6a0:	ldr	x1, [sp, #232]
  40a6a4:	ldr	x20, [x1]
  40a6a8:	bl	403260 <bfd_get_error@plt>
  40a6ac:	bl	4036e0 <bfd_errmsg@plt>
  40a6b0:	mov	x2, x0
  40a6b4:	mov	x1, x20
  40a6b8:	mov	x0, x19
  40a6bc:	bl	4357f0 <ferror@plt+0x31f50>
  40a6c0:	b	408798 <ferror@plt+0x4ef8>
  40a6c4:	mov	x0, x22
  40a6c8:	bl	403510 <free@plt>
  40a6cc:	ldr	w0, [x26, #312]
  40a6d0:	cbnz	w0, 40a87c <ferror@plt+0x6fdc>
  40a6d4:	mov	w0, #0x2                   	// #2
  40a6d8:	str	w0, [sp, #368]
  40a6dc:	b	409e70 <ferror@plt+0x65d0>
  40a6e0:	adrp	x1, 43c000 <warn@@Base+0x5468>
  40a6e4:	add	x1, x1, #0x138
  40a6e8:	b	40a528 <ferror@plt+0x6c88>
  40a6ec:	adrp	x1, 43c000 <warn@@Base+0x5468>
  40a6f0:	add	x1, x1, #0x138
  40a6f4:	b	408f14 <ferror@plt+0x5674>
  40a6f8:	b.ne	409230 <ferror@plt+0x5990>  // b.any
  40a6fc:	ldr	x3, [x27, #88]
  40a700:	orr	x3, x3, #0x80000000
  40a704:	str	x3, [x27, #88]
  40a708:	ldr	x3, [sp, #120]
  40a70c:	str	x5, [x3, #40]
  40a710:	b	409230 <ferror@plt+0x5990>
  40a714:	add	w1, w4, #0x1
  40a718:	mov	x5, x19
  40a71c:	cmp	x19, w1, sxtw
  40a720:	sxtw	x1, w1
  40a724:	b.ls	40aea4 <ferror@plt+0x7604>  // b.plast
  40a728:	ldr	x6, [sp, #288]
  40a72c:	nop
  40a730:	ldrb	w2, [x23, x1]
  40a734:	cmp	w2, #0x20
  40a738:	b.ne	40a744 <ferror@plt+0x6ea4>  // b.any
  40a73c:	strb	w20, [x23, x1]
  40a740:	strb	w0, [x6, x1]
  40a744:	add	x1, x1, #0x1
  40a748:	cmp	x19, x1
  40a74c:	b.ne	40a730 <ferror@plt+0x6e90>  // b.any
  40a750:	ldrb	w1, [x23, x5]
  40a754:	add	x2, x23, x5
  40a758:	cmp	w1, #0x20
  40a75c:	b.eq	40a8d4 <ferror@plt+0x7034>  // b.none
  40a760:	cmp	w1, #0x2d
  40a764:	b.ne	40a778 <ferror@plt+0x6ed8>  // b.any
  40a768:	mov	w1, #0x58                  	// #88
  40a76c:	strb	w1, [x2]
  40a770:	ldr	x1, [sp, #288]
  40a774:	strb	w0, [x1, x5]
  40a778:	ldrb	w1, [x3]
  40a77c:	cmp	w1, #0x20
  40a780:	b.ne	409b28 <ferror@plt+0x6288>  // b.any
  40a784:	ldr	x1, [x21, #24]
  40a788:	ldr	x8, [x21, #40]
  40a78c:	sub	x7, x1, #0x1
  40a790:	cbz	x1, 40aee0 <ferror@plt+0x7640>
  40a794:	ldr	x6, [x21, #16]
  40a798:	mov	x2, x8
  40a79c:	mov	x1, x7
  40a7a0:	ldr	x5, [x6, x1, lsl #3]
  40a7a4:	sub	x1, x1, #0x1
  40a7a8:	cmp	x2, x5
  40a7ac:	csel	x2, x2, x5, ls  // ls = plast
  40a7b0:	cmn	x1, #0x1
  40a7b4:	b.ne	40a7a0 <ferror@plt+0x6f00>  // b.any
  40a7b8:	cmp	x22, x2
  40a7bc:	b.hi	40a9c0 <ferror@plt+0x7120>  // b.pmore
  40a7c0:	mov	w1, #0x2f                  	// #47
  40a7c4:	b	409ba0 <ferror@plt+0x6300>
  40a7c8:	ldr	x0, [x1, #880]
  40a7cc:	cbz	x0, 408940 <ferror@plt+0x50a0>
  40a7d0:	ldrb	w1, [x0, #929]
  40a7d4:	tbz	w1, #0, 408940 <ferror@plt+0x50a0>
  40a7d8:	ldr	x0, [x0, #784]
  40a7dc:	mov	x1, #0x1                   	// #1
  40a7e0:	ldrb	w0, [x0, #10]
  40a7e4:	sub	w0, w0, #0x1
  40a7e8:	lsl	x0, x1, x0
  40a7ec:	str	x0, [sp, #328]
  40a7f0:	lsl	x0, x0, #1
  40a7f4:	sub	x0, x0, #0x1
  40a7f8:	str	x0, [sp, #336]
  40a7fc:	b	408940 <ferror@plt+0x50a0>
  40a800:	udiv	w0, w0, w1
  40a804:	ldr	x1, [sp, #96]
  40a808:	add	x0, x1, x0
  40a80c:	str	x0, [sp, #96]
  40a810:	b	409580 <ferror@plt+0x5ce0>
  40a814:	ldr	w0, [x26, #312]
  40a818:	cbz	w0, 409e70 <ferror@plt+0x65d0>
  40a81c:	b	408a08 <ferror@plt+0x5168>
  40a820:	ldr	x0, [sp, #360]
  40a824:	mov	x1, x20
  40a828:	ldr	w2, [x0, #4]
  40a82c:	ldr	x0, [sp, #312]
  40a830:	bl	4035e0 <bfd_demangle@plt>
  40a834:	mov	x22, x0
  40a838:	cbz	x0, 40a9b4 <ferror@plt+0x7114>
  40a83c:	mov	x20, x0
  40a840:	ldr	x0, [sp, #320]
  40a844:	ldr	x1, [x0, #48]
  40a848:	b	409e2c <ferror@plt+0x658c>
  40a84c:	ldr	x1, [x19, #32]
  40a850:	ldr	x0, [x20, #16]
  40a854:	add	x1, x2, x1
  40a858:	str	x1, [x20, #32]
  40a85c:	lsl	x1, x1, #3
  40a860:	bl	4031f0 <xrealloc@plt>
  40a864:	ldr	x1, [x19, #24]
  40a868:	str	x0, [x20, #16]
  40a86c:	b	40a0c0 <ferror@plt+0x6820>
  40a870:	ldr	x0, [sp, #464]
  40a874:	bl	403450 <puts@plt>
  40a878:	b	40a544 <ferror@plt+0x6ca4>
  40a87c:	ldr	x1, [sp, #272]
  40a880:	mov	w21, #0x1                   	// #1
  40a884:	ldr	x0, [x1, #32]
  40a888:	ldr	x20, [x1, #16]
  40a88c:	mov	w1, #0x2                   	// #2
  40a890:	ldr	x23, [x0, #40]
  40a894:	str	w1, [sp, #368]
  40a898:	add	x23, x20, x23
  40a89c:	mov	x2, x23
  40a8a0:	b	408a08 <ferror@plt+0x5168>
  40a8a4:	ldr	w4, [sp, #212]
  40a8a8:	sdiv	w3, w3, w4
  40a8ac:	sxtw	x3, w3
  40a8b0:	b	40950c <ferror@plt+0x5c6c>
  40a8b4:	ldr	x0, [x20, #32]
  40a8b8:	mov	w21, #0x1                   	// #1
  40a8bc:	ldr	x20, [x20, #16]
  40a8c0:	ldr	x23, [x0, #40]
  40a8c4:	str	w21, [sp, #368]
  40a8c8:	add	x23, x20, x23
  40a8cc:	mov	x2, x23
  40a8d0:	b	408a08 <ferror@plt+0x5168>
  40a8d4:	mov	w1, #0x3e                  	// #62
  40a8d8:	strb	w1, [x23, x5]
  40a8dc:	ldr	x1, [sp, #288]
  40a8e0:	strb	w0, [x1, x5]
  40a8e4:	b	40a778 <ferror@plt+0x6ed8>
  40a8e8:	ldr	w0, [x26, #376]
  40a8ec:	cbz	w0, 4090d8 <ferror@plt+0x5838>
  40a8f0:	mov	x0, x24
  40a8f4:	bl	403330 <lbasename@plt>
  40a8f8:	ldr	w1, [x26, #376]
  40a8fc:	mov	x20, x0
  40a900:	cmp	w1, #0x0
  40a904:	b.le	4090d8 <ferror@plt+0x5838>
  40a908:	adrp	x21, 43c000 <warn@@Base+0x5468>
  40a90c:	mov	x25, #0x0                   	// #0
  40a910:	add	x21, x21, #0x830
  40a914:	b	40a930 <ferror@plt+0x7090>
  40a918:	mov	x0, x23
  40a91c:	bl	403510 <free@plt>
  40a920:	ldr	w0, [x26, #376]
  40a924:	add	x25, x25, #0x1
  40a928:	cmp	w0, w25
  40a92c:	b.le	4090d8 <ferror@plt+0x5838>
  40a930:	ldr	x0, [x26, #384]
  40a934:	mov	x3, #0x0                   	// #0
  40a938:	mov	x2, x20
  40a93c:	mov	x1, x21
  40a940:	ldr	x0, [x0, x25, lsl #3]
  40a944:	bl	403210 <concat@plt>
  40a948:	mov	x23, x0
  40a94c:	mov	x1, x0
  40a950:	add	x2, sp, #0x1e8
  40a954:	mov	x0, x24
  40a958:	bl	405008 <ferror@plt+0x1768>
  40a95c:	cbz	x0, 40a918 <ferror@plt+0x7078>
  40a960:	mov	x28, x0
  40a964:	b	40a654 <ferror@plt+0x6db4>
  40a968:	bl	4032a0 <xmalloc@plt>
  40a96c:	mov	x2, x0
  40a970:	str	x0, [sp, #152]
  40a974:	ldr	x3, [x26, #80]
  40a978:	ldr	x1, [sp, #232]
  40a97c:	ldr	x0, [sp, #312]
  40a980:	bl	4036f0 <bfd_canonicalize_reloc@plt>
  40a984:	mov	x1, x0
  40a988:	tbnz	x0, #63, 40af00 <ferror@plt+0x7660>
  40a98c:	ldr	x0, [sp, #152]
  40a990:	adrp	x3, 404000 <ferror@plt+0x760>
  40a994:	add	x3, x3, #0x318
  40a998:	str	xzr, [sp, #200]
  40a99c:	str	x0, [sp, #376]
  40a9a0:	add	x2, x0, x1, lsl #3
  40a9a4:	str	x2, [sp, #184]
  40a9a8:	mov	x2, #0x8                   	// #8
  40a9ac:	bl	4030f0 <qsort@plt>
  40a9b0:	b	408838 <ferror@plt+0x4f98>
  40a9b4:	ldr	x0, [sp, #320]
  40a9b8:	ldr	x1, [x0, #48]
  40a9bc:	b	409e2c <ferror@plt+0x658c>
  40a9c0:	ldr	x1, [x6, x7, lsl #3]
  40a9c4:	sub	x7, x7, #0x1
  40a9c8:	cmp	x8, x1
  40a9cc:	csel	x8, x8, x1, cs  // cs = hs, nlast
  40a9d0:	cmn	x7, #0x1
  40a9d4:	b.ne	40a9c0 <ferror@plt+0x7120>  // b.any
  40a9d8:	cmp	x22, x8
  40a9dc:	mov	w1, #0x3e                  	// #62
  40a9e0:	b.cc	409ba0 <ferror@plt+0x6300>  // b.lo, b.ul, b.last
  40a9e4:	mov	w1, #0x5c                  	// #92
  40a9e8:	b	409ba0 <ferror@plt+0x6300>
  40a9ec:	mov	x24, x0
  40a9f0:	b	40a110 <ferror@plt+0x6870>
  40a9f4:	mov	x0, x23
  40a9f8:	bl	4037a0 <printf@plt>
  40a9fc:	b	40907c <ferror@plt+0x57dc>
  40aa00:	ldr	x1, [x21, #3800]
  40aa04:	b	409090 <ferror@plt+0x57f0>
  40aa08:	mov	x3, x0
  40aa0c:	mov	x12, x1
  40aa10:	b	40a208 <ferror@plt+0x6968>
  40aa14:	mov	x0, #0x0                   	// #0
  40aa18:	b	40a1fc <ferror@plt+0x695c>
  40aa1c:	cbz	x8, 40aa40 <ferror@plt+0x71a0>
  40aa20:	ldr	x5, [x1, #16]
  40aa24:	nop
  40aa28:	ldr	x0, [x5, x2, lsl #3]
  40aa2c:	sub	x2, x2, #0x1
  40aa30:	cmp	x4, x0
  40aa34:	csel	x4, x4, x0, ls  // ls = plast
  40aa38:	cmn	x2, #0x1
  40aa3c:	b.ne	40aa28 <ferror@plt+0x7188>  // b.any
  40aa40:	ldr	x5, [x12, #24]
  40aa44:	ldr	x2, [x12, #40]
  40aa48:	sub	x0, x5, #0x1
  40aa4c:	cbz	x5, 40aa70 <ferror@plt+0x71d0>
  40aa50:	ldr	x6, [x12, #16]
  40aa54:	nop
  40aa58:	ldr	x5, [x6, x0, lsl #3]
  40aa5c:	sub	x0, x0, #0x1
  40aa60:	cmp	x2, x5
  40aa64:	csel	x2, x2, x5, ls  // ls = plast
  40aa68:	cmn	x0, #0x1
  40aa6c:	b.ne	40aa58 <ferror@plt+0x71b8>  // b.any
  40aa70:	cmp	x2, x4
  40aa74:	csel	x12, x12, x1, ls  // ls = plast
  40aa78:	b	40a208 <ferror@plt+0x6968>
  40aa7c:	cbz	x7, 40ac40 <ferror@plt+0x73a0>
  40aa80:	mov	x13, x7
  40aa84:	mov	w14, #0xffffffff            	// #-1
  40aa88:	ldr	x0, [x13]
  40aa8c:	add	w14, w14, #0x1
  40aa90:	str	w14, [x13, #48]
  40aa94:	cbz	x0, 40ac40 <ferror@plt+0x73a0>
  40aa98:	mov	x12, x0
  40aa9c:	nop
  40aaa0:	cmp	x13, x12
  40aaa4:	b.eq	40ab90 <ferror@plt+0x72f0>  // b.none
  40aaa8:	ldr	x10, [x0, #24]
  40aaac:	mov	x1, x13
  40aab0:	ldr	x9, [x0, #40]
  40aab4:	sub	x15, x10, #0x1
  40aab8:	ldr	x8, [x1, #24]
  40aabc:	ldr	x2, [x1, #40]
  40aac0:	sub	x3, x8, #0x1
  40aac4:	cbz	x8, 40abec <ferror@plt+0x734c>
  40aac8:	ldr	x11, [x1, #16]
  40aacc:	mov	x5, x2
  40aad0:	mov	x4, x3
  40aad4:	nop
  40aad8:	ldr	x6, [x11, x4, lsl #3]
  40aadc:	sub	x4, x4, #0x1
  40aae0:	cmp	x5, x6
  40aae4:	csel	x5, x5, x6, cs  // cs = hs, nlast
  40aae8:	cmn	x4, #0x1
  40aaec:	b.ne	40aad8 <ferror@plt+0x7238>  // b.any
  40aaf0:	cbz	x10, 40abe4 <ferror@plt+0x7344>
  40aaf4:	ldr	x16, [x0, #16]
  40aaf8:	mov	x4, x9
  40aafc:	mov	x6, x15
  40ab00:	ldr	x11, [x16, x6, lsl #3]
  40ab04:	sub	x6, x6, #0x1
  40ab08:	cmp	x4, x11
  40ab0c:	csel	x4, x4, x11, ls  // ls = plast
  40ab10:	cmn	x6, #0x1
  40ab14:	b.ne	40ab00 <ferror@plt+0x7260>  // b.any
  40ab18:	cmp	x5, x4
  40ab1c:	b.cc	40ab84 <ferror@plt+0x72e4>  // b.lo, b.ul, b.last
  40ab20:	cbz	x8, 40ab40 <ferror@plt+0x72a0>
  40ab24:	ldr	x5, [x1, #16]
  40ab28:	ldr	x4, [x5, x3, lsl #3]
  40ab2c:	sub	x3, x3, #0x1
  40ab30:	cmp	x2, x4
  40ab34:	csel	x2, x2, x4, ls  // ls = plast
  40ab38:	cmn	x3, #0x1
  40ab3c:	b.ne	40ab28 <ferror@plt+0x7288>  // b.any
  40ab40:	cbz	x10, 40abf4 <ferror@plt+0x7354>
  40ab44:	ldr	x6, [x0, #16]
  40ab48:	mov	x3, x9
  40ab4c:	mov	x4, x15
  40ab50:	ldr	x5, [x6, x4, lsl #3]
  40ab54:	sub	x4, x4, #0x1
  40ab58:	cmp	x3, x5
  40ab5c:	csel	x3, x3, x5, cs  // cs = hs, nlast
  40ab60:	cmn	x4, #0x1
  40ab64:	b.ne	40ab50 <ferror@plt+0x72b0>  // b.any
  40ab68:	cmp	x3, x2
  40ab6c:	b.cc	40ab84 <ferror@plt+0x72e4>  // b.lo, b.ul, b.last
  40ab70:	ldr	x0, [x0]
  40ab74:	cbnz	x0, 40aaa0 <ferror@plt+0x7200>
  40ab78:	cbz	x12, 40ac40 <ferror@plt+0x73a0>
  40ab7c:	mov	x13, x12
  40ab80:	b	40aa88 <ferror@plt+0x71e8>
  40ab84:	ldr	x1, [x1]
  40ab88:	cmp	x1, x12
  40ab8c:	b.ne	40aab8 <ferror@plt+0x7218>  // b.any
  40ab90:	cmp	x12, x0
  40ab94:	ldr	x1, [x0]
  40ab98:	b.eq	40abfc <ferror@plt+0x735c>  // b.none
  40ab9c:	ldr	x2, [x0, #8]
  40aba0:	mov	x3, x2
  40aba4:	cbz	x1, 40abb0 <ferror@plt+0x7310>
  40aba8:	str	x2, [x1, #8]
  40abac:	ldr	x3, [x0, #8]
  40abb0:	cbz	x3, 40ac10 <ferror@plt+0x7370>
  40abb4:	str	x1, [x3]
  40abb8:	stp	x12, xzr, [x0]
  40abbc:	ldr	x1, [x12, #8]
  40abc0:	str	x1, [x0, #8]
  40abc4:	str	x0, [x12, #8]
  40abc8:	ldr	x1, [x0, #8]
  40abcc:	cbz	x1, 40ac2c <ferror@plt+0x738c>
  40abd0:	str	x0, [x1]
  40abd4:	mov	x1, x0
  40abd8:	ldr	x0, [x2]
  40abdc:	str	w14, [x1, #48]
  40abe0:	b	40ab74 <ferror@plt+0x72d4>
  40abe4:	mov	x4, x9
  40abe8:	b	40ab18 <ferror@plt+0x7278>
  40abec:	mov	x5, x2
  40abf0:	b	40aaf0 <ferror@plt+0x7250>
  40abf4:	mov	x3, x9
  40abf8:	b	40ab68 <ferror@plt+0x72c8>
  40abfc:	mov	x0, x1
  40ac00:	mov	x1, x12
  40ac04:	mov	x12, x0
  40ac08:	str	w14, [x1, #48]
  40ac0c:	b	40ab74 <ferror@plt+0x72d4>
  40ac10:	stp	x12, xzr, [x0]
  40ac14:	mov	x7, x1
  40ac18:	ldr	x1, [x12, #8]
  40ac1c:	str	x1, [x0, #8]
  40ac20:	str	x0, [x12, #8]
  40ac24:	ldr	x1, [x0, #8]
  40ac28:	cbnz	x1, 40abd0 <ferror@plt+0x7330>
  40ac2c:	mov	x1, x0
  40ac30:	mov	x7, x0
  40ac34:	ldr	x0, [x2]
  40ac38:	str	w14, [x1, #48]
  40ac3c:	b	40ab74 <ferror@plt+0x72d4>
  40ac40:	ldr	x0, [sp, #440]
  40ac44:	str	x25, [sp, #272]
  40ac48:	str	x7, [x26, #328]
  40ac4c:	bl	403510 <free@plt>
  40ac50:	b	408c78 <ferror@plt+0x53d8>
  40ac54:	ldr	x1, [x26, #352]
  40ac58:	mov	x2, x21
  40ac5c:	bl	402f70 <memcpy@plt>
  40ac60:	b	40a26c <ferror@plt+0x69cc>
  40ac64:	ldr	x1, [sp, #288]
  40ac68:	strb	w20, [x23, x3]
  40ac6c:	strb	w0, [x1, x3]
  40ac70:	b	40a4b8 <ferror@plt+0x6c18>
  40ac74:	ldp	x1, x0, [x12]
  40ac78:	cbz	x1, 40ac84 <ferror@plt+0x73e4>
  40ac7c:	str	x0, [x1, #8]
  40ac80:	ldr	x0, [x12, #8]
  40ac84:	cbz	x0, 40ae94 <ferror@plt+0x75f4>
  40ac88:	str	x1, [x0]
  40ac8c:	stp	x24, xzr, [x12]
  40ac90:	ldr	x0, [x24, #8]
  40ac94:	str	x0, [x12, #8]
  40ac98:	str	x12, [x24, #8]
  40ac9c:	ldr	x0, [x12, #8]
  40aca0:	cbz	x0, 40ae8c <ferror@plt+0x75ec>
  40aca4:	str	x12, [x0]
  40aca8:	b	40a138 <ferror@plt+0x6898>
  40acac:	ldr	x20, [sp, #272]
  40acb0:	ldr	x0, [x20, #56]
  40acb4:	cbz	x0, 40ae50 <ferror@plt+0x75b0>
  40acb8:	ldr	x1, [sp, #96]
  40acbc:	add	x0, x0, x1
  40acc0:	str	x0, [sp, #280]
  40acc4:	mov	x0, x22
  40acc8:	bl	403510 <free@plt>
  40accc:	ldr	w0, [x26, #312]
  40acd0:	cbz	w0, 40ae9c <ferror@plt+0x75fc>
  40acd4:	ldr	x0, [x20, #32]
  40acd8:	mov	w21, #0x1                   	// #1
  40acdc:	ldr	x20, [x20, #16]
  40ace0:	ldr	x23, [x0, #40]
  40ace4:	str	wzr, [sp, #368]
  40ace8:	add	x23, x20, x23
  40acec:	mov	x2, x23
  40acf0:	b	408a08 <ferror@plt+0x5168>
  40acf4:	ldp	x2, x0, [x27]
  40acf8:	adrp	x1, 443000 <warn@@Base+0xc468>
  40acfc:	add	x1, x1, #0xac0
  40ad00:	blr	x2
  40ad04:	ldr	x1, [sp, #232]
  40ad08:	mov	x3, x19
  40ad0c:	ldr	x0, [sp, #312]
  40ad10:	mov	x4, x27
  40ad14:	mov	w5, #0x0                   	// #0
  40ad18:	mov	x2, #0x0                   	// #0
  40ad1c:	bl	405d68 <ferror@plt+0x24c8>
  40ad20:	ldp	x2, x0, [x27]
  40ad24:	adrp	x1, 440000 <warn@@Base+0x9468>
  40ad28:	add	x1, x1, #0xcf8
  40ad2c:	blr	x2
  40ad30:	ldr	x1, [sp, #96]
  40ad34:	ldr	x0, [sp, #280]
  40ad38:	cmp	x0, x1
  40ad3c:	b.ls	408c68 <ferror@plt+0x53c8>  // b.plast
  40ad40:	b	40a3c0 <ferror@plt+0x6b20>
  40ad44:	ldr	x0, [x21]
  40ad48:	ldr	x1, [sp, #200]
  40ad4c:	ldr	x0, [x0, #8]
  40ad50:	sub	x0, x0, x1
  40ad54:	sub	x0, x0, x24
  40ad58:	cmp	x0, #0x0
  40ad5c:	cbz	x0, 40ad70 <ferror@plt+0x74d0>
  40ad60:	b.le	409fcc <ferror@plt+0x672c>
  40ad64:	udiv	w4, w4, w19
  40ad68:	cmp	x0, x4
  40ad6c:	b.ge	409fcc <ferror@plt+0x672c>  // b.tcont
  40ad70:	ldr	x0, [x27, #88]
  40ad74:	orr	x0, x0, #0x80000000
  40ad78:	str	x0, [x27, #88]
  40ad7c:	b	409fcc <ferror@plt+0x672c>
  40ad80:	cbz	x3, 40aed4 <ferror@plt+0x7634>
  40ad84:	ldr	x5, [x21, #16]
  40ad88:	ldr	x3, [x5, x1, lsl #3]
  40ad8c:	sub	x1, x1, #0x1
  40ad90:	cmp	x2, x3
  40ad94:	csel	x2, x2, x3, cs  // cs = hs, nlast
  40ad98:	cmn	x1, #0x1
  40ad9c:	b.ne	40ad88 <ferror@plt+0x74e8>  // b.any
  40ada0:	cmp	x22, x2
  40ada4:	mov	w1, #0x2b                  	// #43
  40ada8:	mov	w2, #0x5c                  	// #92
  40adac:	csel	w1, w1, w2, ne  // ne = any
  40adb0:	strb	w1, [x6]
  40adb4:	b	409ba4 <ferror@plt+0x6304>
  40adb8:	mov	x0, x1
  40adbc:	bl	4032d0 <xstrdup@plt>
  40adc0:	mov	x24, x0
  40adc4:	str	x0, [sp, #424]
  40adc8:	b	40a63c <ferror@plt+0x6d9c>
  40adcc:	cbz	x1, 4090d0 <ferror@plt+0x5830>
  40add0:	mov	w24, w19
  40add4:	b	409010 <ferror@plt+0x5770>
  40add8:	add	x1, x0, x24
  40addc:	mov	x0, #0x38                  	// #56
  40ade0:	stp	x1, x3, [sp, #128]
  40ade4:	str	w4, [sp, #168]
  40ade8:	bl	4032a0 <xmalloc@plt>
  40adec:	mov	x7, x0
  40adf0:	mov	x0, #0x10                  	// #16
  40adf4:	str	x7, [sp, #120]
  40adf8:	stp	xzr, xzr, [x7]
  40adfc:	bl	4032a0 <xmalloc@plt>
  40ae00:	ldr	x7, [sp, #120]
  40ae04:	mov	x1, #0x1                   	// #1
  40ae08:	ldr	x2, [sp, #104]
  40ae0c:	mov	x8, #0x2                   	// #2
  40ae10:	stp	x0, x1, [x7, #16]
  40ae14:	ldr	w4, [sp, #168]
  40ae18:	ldr	x1, [sp, #128]
  40ae1c:	str	x2, [x7]
  40ae20:	ldr	x3, [sp, #136]
  40ae24:	str	x1, [x0]
  40ae28:	stp	x8, x3, [x7, #32]
  40ae2c:	mov	w8, #0xffffffff            	// #-1
  40ae30:	str	w8, [x7, #48]
  40ae34:	cbz	x2, 40ae3c <ferror@plt+0x759c>
  40ae38:	str	x7, [x2, #8]
  40ae3c:	str	xzr, [x7, #8]
  40ae40:	str	x7, [sp, #104]
  40ae44:	b	40a048 <ferror@plt+0x67a8>
  40ae48:	mov	x3, x1
  40ae4c:	b	40a490 <ferror@plt+0x6bf0>
  40ae50:	mov	x0, x22
  40ae54:	bl	403510 <free@plt>
  40ae58:	ldr	w0, [x26, #312]
  40ae5c:	cbz	w0, 409e68 <ferror@plt+0x65c8>
  40ae60:	ldr	x1, [sp, #272]
  40ae64:	mov	w21, #0x1                   	// #1
  40ae68:	ldr	x0, [x1, #32]
  40ae6c:	ldr	x20, [x1, #16]
  40ae70:	ldr	x23, [x0, #40]
  40ae74:	str	w21, [sp, #368]
  40ae78:	add	x23, x20, x23
  40ae7c:	mov	x2, x23
  40ae80:	b	408a08 <ferror@plt+0x5168>
  40ae84:	mov	w6, w3
  40ae88:	b	40a320 <ferror@plt+0x6a80>
  40ae8c:	mov	x7, x12
  40ae90:	b	40a138 <ferror@plt+0x6898>
  40ae94:	mov	x7, x1
  40ae98:	b	40ac8c <ferror@plt+0x73ec>
  40ae9c:	str	wzr, [sp, #368]
  40aea0:	b	409e70 <ferror@plt+0x65d0>
  40aea4:	mov	x5, x1
  40aea8:	b	40a750 <ferror@plt+0x6eb0>
  40aeac:	adrp	x2, 466000 <_sch_istable+0x1478>
  40aeb0:	adrp	x1, 403000 <exit@plt>
  40aeb4:	add	x1, x1, #0x880
  40aeb8:	str	x1, [x27]
  40aebc:	ldr	x1, [x2, #3800]
  40aec0:	str	x1, [x27, #8]
  40aec4:	mov	x24, #0x0                   	// #0
  40aec8:	bl	403510 <free@plt>
  40aecc:	mov	x7, x24
  40aed0:	b	40a138 <ferror@plt+0x6898>
  40aed4:	mov	w1, #0x2b                  	// #43
  40aed8:	strb	w1, [x6]
  40aedc:	b	409ba4 <ferror@plt+0x6304>
  40aee0:	cmp	x22, x8
  40aee4:	b.hi	40a9e4 <ferror@plt+0x7144>  // b.pmore
  40aee8:	mov	w1, #0x2f                  	// #47
  40aeec:	b	409ba0 <ferror@plt+0x6300>
  40aef0:	ldr	x0, [sp, #280]
  40aef4:	str	x0, [sp, #144]
  40aef8:	mov	w0, #0x0                   	// #0
  40aefc:	b	408b2c <ferror@plt+0x528c>
  40af00:	ldr	x0, [sp, #312]
  40af04:	stp	x21, x22, [sp, #32]
  40af08:	stp	x23, x24, [sp, #48]
  40af0c:	ldr	x0, [x0]
  40af10:	bl	4356e8 <ferror@plt+0x31e48>
  40af14:	mov	x25, #0x0                   	// #0
  40af18:	b	408b10 <ferror@plt+0x5270>
  40af1c:	nop
  40af20:	cbz	x0, 40af54 <ferror@plt+0x76b4>
  40af24:	ldr	x2, [x0, #64]
  40af28:	cbz	x2, 40af54 <ferror@plt+0x76b4>
  40af2c:	ldr	x0, [x2]
  40af30:	cbnz	x0, 40af40 <ferror@plt+0x76a0>
  40af34:	b	40af54 <ferror@plt+0x76b4>
  40af38:	ldr	x0, [x2, #8]!
  40af3c:	cbz	x0, 40af50 <ferror@plt+0x76b0>
  40af40:	ldr	x0, [x0, #8]
  40af44:	cmp	x0, x1
  40af48:	b.ne	40af38 <ferror@plt+0x7698>  // b.any
  40af4c:	mov	w0, #0x1                   	// #1
  40af50:	ret
  40af54:	mov	w0, #0x0                   	// #0
  40af58:	ret
  40af5c:	nop
  40af60:	stp	x29, x30, [sp, #-32]!
  40af64:	ubfiz	x1, x0, #3, #32
  40af68:	mov	x29, sp
  40af6c:	stp	x19, x20, [sp, #16]
  40af70:	mov	w20, w0
  40af74:	sub	x1, x1, x20
  40af78:	adrp	x19, 465000 <memcpy@GLIBC_2.17>
  40af7c:	add	x19, x19, #0xbf0
  40af80:	add	x1, x19, x1, lsl #4
  40af84:	ldr	x0, [x1, #32]
  40af88:	cbz	x0, 40afb8 <ferror@plt+0x7718>
  40af8c:	ldr	x1, [x1, #80]
  40af90:	cbz	x1, 40afa0 <ferror@plt+0x7700>
  40af94:	ldr	x2, [x1, #176]
  40af98:	cmp	x0, x2
  40af9c:	b.eq	40afc4 <ferror@plt+0x7724>  // b.none
  40afa0:	bl	403510 <free@plt>
  40afa4:	lsl	x0, x20, #3
  40afa8:	sub	x0, x0, x20
  40afac:	add	x0, x19, x0, lsl #4
  40afb0:	stp	xzr, xzr, [x0, #32]
  40afb4:	str	xzr, [x0, #48]
  40afb8:	ldp	x19, x20, [sp, #16]
  40afbc:	ldp	x29, x30, [sp], #32
  40afc0:	ret
  40afc4:	ldrb	w2, [x1, #36]
  40afc8:	ldr	w3, [x1, #32]
  40afcc:	and	w2, w2, #0xffffffcf
  40afd0:	strb	w2, [x1, #36]
  40afd4:	and	w3, w3, #0xffffbfff
  40afd8:	str	w3, [x1, #32]
  40afdc:	str	xzr, [x1, #176]
  40afe0:	b	40afa0 <ferror@plt+0x7700>
  40afe4:	nop
  40afe8:	stp	x29, x30, [sp, #-80]!
  40afec:	mov	x29, sp
  40aff0:	stp	x23, x24, [sp, #48]
  40aff4:	mov	w23, w0
  40aff8:	mov	x24, x1
  40affc:	ubfiz	x3, x23, #3, #32
  40b000:	stp	x21, x22, [sp, #32]
  40b004:	sub	x3, x3, x23
  40b008:	adrp	x22, 465000 <memcpy@GLIBC_2.17>
  40b00c:	add	x22, x22, #0xbf0
  40b010:	add	x3, x22, x3, lsl #4
  40b014:	stp	x19, x20, [sp, #16]
  40b018:	mov	x21, x2
  40b01c:	mov	x20, x23
  40b020:	ldr	x19, [x3, #32]
  40b024:	ldr	x1, [x2]
  40b028:	cbz	x19, 40b060 <ferror@plt+0x77c0>
  40b02c:	ldr	x0, [x3, #24]
  40b030:	bl	4034a0 <strcmp@plt>
  40b034:	mov	w1, w0
  40b038:	mov	w0, #0x1                   	// #1
  40b03c:	cbnz	w1, 40b054 <ferror@plt+0x77b4>
  40b040:	ldp	x19, x20, [sp, #16]
  40b044:	ldp	x21, x22, [sp, #32]
  40b048:	ldp	x23, x24, [sp, #48]
  40b04c:	ldp	x29, x30, [sp], #80
  40b050:	ret
  40b054:	mov	x0, x19
  40b058:	bl	403510 <free@plt>
  40b05c:	ldr	x1, [x21]
  40b060:	lsl	x19, x23, #3
  40b064:	sub	x19, x19, x23
  40b068:	add	x19, x22, x19, lsl #4
  40b06c:	str	x1, [x19, #24]
  40b070:	stp	xzr, xzr, [x19, #64]
  40b074:	ldr	x0, [x24, #40]
  40b078:	str	x0, [x19, #40]
  40b07c:	str	x24, [x19, #80]
  40b080:	ldr	x0, [x24, #56]
  40b084:	str	x0, [x19, #48]
  40b088:	adds	x0, x0, #0x1
  40b08c:	b.eq	40b0f0 <ferror@plt+0x7850>  // b.none
  40b090:	bl	4031d0 <malloc@plt>
  40b094:	str	x0, [sp, #72]
  40b098:	str	x0, [x19, #32]
  40b09c:	cbz	x0, 40b144 <ferror@plt+0x78a4>
  40b0a0:	add	x2, sp, #0x48
  40b0a4:	mov	x1, x24
  40b0a8:	mov	x0, x21
  40b0ac:	bl	403320 <bfd_get_full_section_contents@plt>
  40b0b0:	cbz	w0, 40b144 <ferror@plt+0x78a4>
  40b0b4:	ldr	x2, [x19, #32]
  40b0b8:	mov	w0, #0x42                  	// #66
  40b0bc:	ldr	x1, [x19, #48]
  40b0c0:	strb	wzr, [x2, x1]
  40b0c4:	ldr	w1, [x21, #72]
  40b0c8:	tst	w1, w0
  40b0cc:	b.ne	40b0d8 <ferror@plt+0x7838>  // b.any
  40b0d0:	ldr	w0, [x19, #104]
  40b0d4:	cbnz	w0, 40b19c <ferror@plt+0x78fc>
  40b0d8:	mov	w0, #0x1                   	// #1
  40b0dc:	ldp	x19, x20, [sp, #16]
  40b0e0:	ldp	x21, x22, [sp, #32]
  40b0e4:	ldp	x23, x24, [sp, #48]
  40b0e8:	ldp	x29, x30, [sp], #80
  40b0ec:	ret
  40b0f0:	str	xzr, [x19, #32]
  40b0f4:	mov	w0, w20
  40b0f8:	bl	40af60 <ferror@plt+0x76c0>
  40b0fc:	mov	w2, #0x5                   	// #5
  40b100:	adrp	x1, 43c000 <warn@@Base+0x5468>
  40b104:	mov	x0, #0x0                   	// #0
  40b108:	add	x1, x1, #0x8e8
  40b10c:	bl	403700 <dcgettext@plt>
  40b110:	mov	x20, x0
  40b114:	ldr	x0, [x19, #16]
  40b118:	bl	405330 <ferror@plt+0x1a90>
  40b11c:	mov	x1, x0
  40b120:	ldr	x2, [x19, #48]
  40b124:	mov	x0, x20
  40b128:	bl	4037a0 <printf@plt>
  40b12c:	mov	w0, #0x0                   	// #0
  40b130:	ldp	x19, x20, [sp, #16]
  40b134:	ldp	x21, x22, [sp, #32]
  40b138:	ldp	x23, x24, [sp, #48]
  40b13c:	ldp	x29, x30, [sp], #80
  40b140:	ret
  40b144:	mov	w0, w20
  40b148:	bl	40af60 <ferror@plt+0x76c0>
  40b14c:	mov	w2, #0x5                   	// #5
  40b150:	adrp	x1, 43c000 <warn@@Base+0x5468>
  40b154:	mov	x0, #0x0                   	// #0
  40b158:	add	x1, x1, #0x918
  40b15c:	bl	403700 <dcgettext@plt>
  40b160:	mov	x19, x0
  40b164:	lsl	x1, x23, #3
  40b168:	sub	x23, x1, x23
  40b16c:	add	x22, x22, x23, lsl #4
  40b170:	ldr	x0, [x22, #16]
  40b174:	bl	405330 <ferror@plt+0x1a90>
  40b178:	mov	x1, x0
  40b17c:	mov	x0, x19
  40b180:	bl	4037a0 <printf@plt>
  40b184:	mov	w0, #0x0                   	// #0
  40b188:	ldp	x19, x20, [sp, #16]
  40b18c:	ldp	x21, x22, [sp, #32]
  40b190:	ldp	x23, x24, [sp, #48]
  40b194:	ldp	x29, x30, [sp], #80
  40b198:	ret
  40b19c:	ldr	x1, [x19, #32]
  40b1a0:	mov	x0, x24
  40b1a4:	bl	403480 <bfd_cache_section_contents@plt>
  40b1a8:	adrp	x0, 467000 <_bfd_std_section+0x120>
  40b1ac:	mov	x1, x24
  40b1b0:	ldr	x2, [x19, #32]
  40b1b4:	ldr	x3, [x0, #920]
  40b1b8:	mov	x0, x21
  40b1bc:	bl	403630 <bfd_simple_get_relocated_section_contents@plt>
  40b1c0:	cbz	x0, 40b208 <ferror@plt+0x7968>
  40b1c4:	mov	x1, x24
  40b1c8:	mov	x0, x21
  40b1cc:	bl	403780 <bfd_get_reloc_upper_bound@plt>
  40b1d0:	cmp	x0, #0x0
  40b1d4:	b.le	40b0d8 <ferror@plt+0x7838>
  40b1d8:	bl	4032a0 <xmalloc@plt>
  40b1dc:	mov	x20, x0
  40b1e0:	mov	x1, x24
  40b1e4:	mov	x0, x21
  40b1e8:	mov	x2, x20
  40b1ec:	mov	x3, #0x0                   	// #0
  40b1f0:	bl	4036f0 <bfd_canonicalize_reloc@plt>
  40b1f4:	mov	x1, x0
  40b1f8:	cbz	x0, 40b234 <ferror@plt+0x7994>
  40b1fc:	mov	w0, #0x1                   	// #1
  40b200:	stp	x20, x1, [x19, #64]
  40b204:	b	40b040 <ferror@plt+0x77a0>
  40b208:	mov	w0, w20
  40b20c:	bl	40af60 <ferror@plt+0x76c0>
  40b210:	adrp	x1, 43c000 <warn@@Base+0x5468>
  40b214:	add	x1, x1, #0x918
  40b218:	mov	w2, #0x5                   	// #5
  40b21c:	mov	x0, #0x0                   	// #0
  40b220:	bl	403700 <dcgettext@plt>
  40b224:	mov	x1, x0
  40b228:	ldr	x0, [x19, #16]
  40b22c:	mov	x19, x1
  40b230:	b	40b174 <ferror@plt+0x78d4>
  40b234:	mov	x0, x20
  40b238:	bl	403510 <free@plt>
  40b23c:	mov	w0, #0x1                   	// #1
  40b240:	b	40b0dc <ferror@plt+0x783c>
  40b244:	nop
  40b248:	stp	x29, x30, [sp, #-64]!
  40b24c:	mov	x29, sp
  40b250:	str	x23, [sp, #48]
  40b254:	mov	w23, w0
  40b258:	stp	x19, x20, [sp, #16]
  40b25c:	adrp	x19, 465000 <memcpy@GLIBC_2.17>
  40b260:	ubfiz	x3, x23, #3, #32
  40b264:	sub	x3, x3, x23
  40b268:	add	x19, x19, #0xbf0
  40b26c:	stp	x21, x22, [sp, #32]
  40b270:	mov	x22, x1
  40b274:	add	x3, x19, x3, lsl #4
  40b278:	mov	x21, x23
  40b27c:	ldr	x0, [x3, #32]
  40b280:	cbz	x0, 40b294 <ferror@plt+0x79f4>
  40b284:	ldr	x1, [x1]
  40b288:	ldr	x0, [x3, #24]
  40b28c:	bl	4034a0 <strcmp@plt>
  40b290:	cbz	w0, 40b2dc <ferror@plt+0x7a3c>
  40b294:	lsl	x20, x23, #3
  40b298:	mov	x0, x22
  40b29c:	sub	x20, x20, x23
  40b2a0:	lsl	x20, x20, #4
  40b2a4:	ldr	x1, [x19, x20]
  40b2a8:	bl	4032e0 <bfd_get_section_by_name@plt>
  40b2ac:	mov	x1, x0
  40b2b0:	cbz	x0, 40b2f4 <ferror@plt+0x7a54>
  40b2b4:	add	x0, x19, x20
  40b2b8:	ldr	x2, [x19, x20]
  40b2bc:	str	x2, [x0, #16]
  40b2c0:	mov	x2, x22
  40b2c4:	mov	w0, w21
  40b2c8:	ldp	x19, x20, [sp, #16]
  40b2cc:	ldp	x21, x22, [sp, #32]
  40b2d0:	ldr	x23, [sp, #48]
  40b2d4:	ldp	x29, x30, [sp], #64
  40b2d8:	b	40afe8 <ferror@plt+0x7748>
  40b2dc:	mov	w0, #0x1                   	// #1
  40b2e0:	ldp	x19, x20, [sp, #16]
  40b2e4:	ldp	x21, x22, [sp, #32]
  40b2e8:	ldr	x23, [sp, #48]
  40b2ec:	ldp	x29, x30, [sp], #64
  40b2f0:	ret
  40b2f4:	add	x19, x19, x20
  40b2f8:	mov	x0, x22
  40b2fc:	ldr	x1, [x19, #8]
  40b300:	bl	4032e0 <bfd_get_section_by_name@plt>
  40b304:	mov	x1, x0
  40b308:	cbz	x0, 40b318 <ferror@plt+0x7a78>
  40b30c:	ldr	x0, [x19, #8]
  40b310:	str	x0, [x19, #16]
  40b314:	b	40b2c0 <ferror@plt+0x7a20>
  40b318:	mov	w0, #0x0                   	// #0
  40b31c:	b	40b2e0 <ferror@plt+0x7a40>
  40b320:	stp	x29, x30, [sp, #-80]!
  40b324:	mov	x2, #0x11                  	// #17
  40b328:	mov	x29, sp
  40b32c:	stp	x25, x26, [sp, #64]
  40b330:	mov	x25, x1
  40b334:	mov	x26, x0
  40b338:	stp	x21, x22, [sp, #32]
  40b33c:	adrp	x1, 43c000 <warn@@Base+0x5468>
  40b340:	add	x1, x1, #0x950
  40b344:	ldr	x22, [x25]
  40b348:	stp	x19, x20, [sp, #16]
  40b34c:	mov	w21, #0x0                   	// #0
  40b350:	mov	x0, x22
  40b354:	stp	x23, x24, [sp, #48]
  40b358:	bl	403220 <strncmp@plt>
  40b35c:	adrp	x24, 465000 <memcpy@GLIBC_2.17>
  40b360:	cmp	w0, #0x0
  40b364:	add	x24, x24, #0xbf0
  40b368:	adrp	x1, 43c000 <warn@@Base+0x5468>
  40b36c:	add	x1, x1, #0x940
  40b370:	mov	x19, x24
  40b374:	csel	x22, x1, x22, eq  // eq = none
  40b378:	b	40b38c <ferror@plt+0x7aec>
  40b37c:	add	w21, w21, #0x1
  40b380:	add	x19, x19, #0x70
  40b384:	cmp	w21, #0x2b
  40b388:	b.eq	40b410 <ferror@plt+0x7b70>  // b.none
  40b38c:	ldr	x23, [x19]
  40b390:	mov	x1, x22
  40b394:	mov	x0, x23
  40b398:	bl	4034a0 <strcmp@plt>
  40b39c:	mov	x1, x22
  40b3a0:	mov	w20, w0
  40b3a4:	cbz	w0, 40b3b4 <ferror@plt+0x7b14>
  40b3a8:	ldr	x0, [x19, #8]
  40b3ac:	bl	4034a0 <strcmp@plt>
  40b3b0:	cbnz	w0, 40b37c <ferror@plt+0x7adc>
  40b3b4:	ldr	x2, [x19, #96]
  40b3b8:	cbz	x2, 40b37c <ferror@plt+0x7adc>
  40b3bc:	ldr	w0, [x2]
  40b3c0:	cbz	w0, 40b37c <ferror@plt+0x7adc>
  40b3c4:	sxtw	x0, w21
  40b3c8:	cbnz	w20, 40b428 <ferror@plt+0x7b88>
  40b3cc:	lsl	x19, x0, #3
  40b3d0:	mov	x1, x25
  40b3d4:	sub	x19, x19, x0
  40b3d8:	mov	x2, x26
  40b3dc:	mov	w0, w21
  40b3e0:	add	x19, x24, x19, lsl #4
  40b3e4:	str	x23, [x19, #16]
  40b3e8:	bl	40afe8 <ferror@plt+0x7748>
  40b3ec:	cbz	w0, 40b410 <ferror@plt+0x7b70>
  40b3f0:	mov	w0, #0x70                  	// #112
  40b3f4:	mov	x1, x26
  40b3f8:	ldr	x2, [x19, #88]
  40b3fc:	smaddl	x0, w21, w0, x24
  40b400:	blr	x2
  40b404:	cmp	w21, #0x0
  40b408:	ccmp	w21, #0x3, #0x4, ne  // ne = any
  40b40c:	b.ne	40b43c <ferror@plt+0x7b9c>  // b.any
  40b410:	ldp	x19, x20, [sp, #16]
  40b414:	ldp	x21, x22, [sp, #32]
  40b418:	ldp	x23, x24, [sp, #48]
  40b41c:	ldp	x25, x26, [sp, #64]
  40b420:	ldp	x29, x30, [sp], #80
  40b424:	ret
  40b428:	lsl	x1, x0, #3
  40b42c:	sub	x1, x1, x0
  40b430:	add	x1, x24, x1, lsl #4
  40b434:	ldr	x23, [x1, #8]
  40b438:	b	40b3cc <ferror@plt+0x7b2c>
  40b43c:	mov	w0, w21
  40b440:	ldp	x19, x20, [sp, #16]
  40b444:	ldp	x21, x22, [sp, #32]
  40b448:	ldp	x23, x24, [sp, #48]
  40b44c:	ldp	x25, x26, [sp, #64]
  40b450:	ldp	x29, x30, [sp], #80
  40b454:	b	40af60 <ferror@plt+0x76c0>
  40b458:	b	403680 <bfd_close@plt>
  40b45c:	nop
  40b460:	stp	x29, x30, [sp, #-32]!
  40b464:	mov	x1, #0x0                   	// #0
  40b468:	mov	x29, sp
  40b46c:	str	x19, [sp, #16]
  40b470:	bl	403130 <bfd_openr@plt>
  40b474:	cbz	x0, 40b498 <ferror@plt+0x7bf8>
  40b478:	mov	x19, x0
  40b47c:	mov	w1, #0x1                   	// #1
  40b480:	bl	403740 <bfd_check_format@plt>
  40b484:	cbz	w0, 40b498 <ferror@plt+0x7bf8>
  40b488:	mov	x0, x19
  40b48c:	ldr	x19, [sp, #16]
  40b490:	ldp	x29, x30, [sp], #32
  40b494:	ret
  40b498:	mov	x19, #0x0                   	// #0
  40b49c:	mov	x0, x19
  40b4a0:	ldr	x19, [sp, #16]
  40b4a4:	ldp	x29, x30, [sp], #32
  40b4a8:	ret
  40b4ac:	nop
  40b4b0:	adrp	x2, 467000 <_bfd_std_section+0x120>
  40b4b4:	ldr	w4, [x0]
  40b4b8:	ldr	w3, [x1]
  40b4bc:	add	x5, x2, #0x4f8
  40b4c0:	ldr	x0, [x2, #1272]
  40b4c4:	ldr	x2, [x0, x4, lsl #3]
  40b4c8:	ldr	x1, [x0, x3, lsl #3]
  40b4cc:	cmp	x2, x1
  40b4d0:	cset	w0, hi  // hi = pmore
  40b4d4:	sbc	w0, w0, wzr
  40b4d8:	cbnz	w0, 40b4f4 <ferror@plt+0x7c54>
  40b4dc:	ldr	x0, [x5, #8]
  40b4e0:	ldr	x2, [x0, x4, lsl #3]
  40b4e4:	ldr	x1, [x0, x3, lsl #3]
  40b4e8:	cmp	x2, x1
  40b4ec:	cset	w0, hi  // hi = pmore
  40b4f0:	sbc	w0, w0, wzr
  40b4f4:	ret
  40b4f8:	ldr	x2, [x0]
  40b4fc:	ldr	x0, [x1]
  40b500:	ldr	x1, [x2, #32]
  40b504:	ldr	x0, [x0, #32]
  40b508:	sub	w0, w1, w0
  40b50c:	ret
  40b510:	ldr	x2, [x0]
  40b514:	ldr	x1, [x1]
  40b518:	cmp	x2, x1
  40b51c:	cset	w0, hi  // hi = pmore
  40b520:	sbc	w0, w0, wzr
  40b524:	ret
  40b528:	adrp	x1, 467000 <_bfd_std_section+0x120>
  40b52c:	add	x1, x1, #0x4f8
  40b530:	mov	w2, w0
  40b534:	ldr	x0, [x1, #16]
  40b538:	cbz	x0, 40b54c <ferror@plt+0x7cac>
  40b53c:	ldr	w1, [x1, #24]
  40b540:	cmp	w1, w2
  40b544:	b.ls	40b550 <ferror@plt+0x7cb0>  // b.plast
  40b548:	ldr	x0, [x0, w2, uxtw #3]
  40b54c:	ret
  40b550:	mov	x0, #0x0                   	// #0
  40b554:	ret
  40b558:	stp	x29, x30, [sp, #-32]!
  40b55c:	mov	w2, #0x5                   	// #5
  40b560:	adrp	x1, 43d000 <warn@@Base+0x6468>
  40b564:	mov	x29, sp
  40b568:	str	x19, [sp, #16]
  40b56c:	mov	x19, x0
  40b570:	add	x1, x1, #0xb0
  40b574:	mov	x0, #0x0                   	// #0
  40b578:	bl	403700 <dcgettext@plt>
  40b57c:	ldr	x1, [x19, #16]
  40b580:	bl	4037a0 <printf@plt>
  40b584:	mov	w0, #0x1                   	// #1
  40b588:	ldr	x19, [sp, #16]
  40b58c:	ldp	x29, x30, [sp], #32
  40b590:	ret
  40b594:	nop
  40b598:	stp	x29, x30, [sp, #-48]!
  40b59c:	mov	x29, sp
  40b5a0:	stp	x19, x20, [sp, #16]
  40b5a4:	ldr	w19, [x0, #16]
  40b5a8:	cmp	w19, w1
  40b5ac:	b.hi	40b668 <ferror@plt+0x7dc8>  // b.pmore
  40b5b0:	mov	x20, x0
  40b5b4:	adrp	x0, 467000 <_bfd_std_section+0x120>
  40b5b8:	str	x21, [sp, #32]
  40b5bc:	mov	w21, w1
  40b5c0:	ldr	w0, [x0, #1296]
  40b5c4:	cmp	w0, #0x0
  40b5c8:	ccmp	w0, w1, #0x2, ne  // ne = any
  40b5cc:	b.cc	40b654 <ferror@plt+0x7db4>  // b.lo, b.ul, b.last
  40b5d0:	add	w1, w1, #0x1
  40b5d4:	str	w1, [x20, #16]
  40b5d8:	cbz	w1, 40b654 <ferror@plt+0x7db4>
  40b5dc:	cmp	w1, #0x400
  40b5e0:	ccmp	w0, #0x0, #0x0, hi  // hi = pmore
  40b5e4:	b.eq	40b678 <ferror@plt+0x7dd8>  // b.none
  40b5e8:	ldr	x0, [x20, #24]
  40b5ec:	ubfiz	x1, x1, #1, #32
  40b5f0:	bl	4031f0 <xrealloc@plt>
  40b5f4:	mov	x1, x0
  40b5f8:	ldr	x0, [x20, #32]
  40b5fc:	str	x1, [x20, #24]
  40b600:	ldr	w1, [x20, #16]
  40b604:	lsl	x1, x1, #2
  40b608:	bl	4031f0 <xrealloc@plt>
  40b60c:	ldr	x2, [x20, #24]
  40b610:	str	x0, [x20, #32]
  40b614:	cbz	x2, 40b6a4 <ferror@plt+0x7e04>
  40b618:	ldr	w1, [x20, #16]
  40b61c:	mov	w3, #0xffffffff            	// #-1
  40b620:	cmp	w19, w1
  40b624:	b.cs	40b640 <ferror@plt+0x7da0>  // b.hs, b.nlast
  40b628:	strh	w3, [x2, w19, uxtw #1]
  40b62c:	str	wzr, [x0, w19, uxtw #2]
  40b630:	add	w19, w19, #0x1
  40b634:	ldr	w1, [x20, #16]
  40b638:	cmp	w1, w19
  40b63c:	b.hi	40b628 <ferror@plt+0x7d88>  // b.pmore
  40b640:	ldr	x21, [sp, #32]
  40b644:	mov	w0, #0x1                   	// #1
  40b648:	ldp	x19, x20, [sp, #16]
  40b64c:	ldp	x29, x30, [sp], #48
  40b650:	ret
  40b654:	mov	w0, #0xffffffff            	// #-1
  40b658:	ldp	x19, x20, [sp, #16]
  40b65c:	ldr	x21, [sp, #32]
  40b660:	ldp	x29, x30, [sp], #48
  40b664:	ret
  40b668:	mov	w0, #0x0                   	// #0
  40b66c:	ldp	x19, x20, [sp, #16]
  40b670:	ldp	x29, x30, [sp], #48
  40b674:	ret
  40b678:	mov	w2, #0x5                   	// #5
  40b67c:	adrp	x1, 43d000 <warn@@Base+0x6468>
  40b680:	mov	x0, #0x0                   	// #0
  40b684:	add	x1, x1, #0xf8
  40b688:	bl	403700 <dcgettext@plt>
  40b68c:	mov	w1, w21
  40b690:	bl	4365c0 <error@@Base>
  40b694:	mov	w0, #0xffffffff            	// #-1
  40b698:	ldr	x21, [sp, #32]
  40b69c:	str	wzr, [x20, #16]
  40b6a0:	b	40b648 <ferror@plt+0x7da8>
  40b6a4:	mov	w2, #0x5                   	// #5
  40b6a8:	adrp	x1, 43d000 <warn@@Base+0x6468>
  40b6ac:	mov	x0, #0x0                   	// #0
  40b6b0:	add	x1, x1, #0x120
  40b6b4:	bl	403700 <dcgettext@plt>
  40b6b8:	ldr	w1, [x20, #16]
  40b6bc:	bl	4365c0 <error@@Base>
  40b6c0:	mov	w0, #0xffffffff            	// #-1
  40b6c4:	ldr	x21, [sp, #32]
  40b6c8:	str	wzr, [x20, #16]
  40b6cc:	b	40b648 <ferror@plt+0x7da8>
  40b6d0:	stp	x29, x30, [sp, #-16]!
  40b6d4:	mov	x29, sp
  40b6d8:	bl	40b460 <ferror@plt+0x7bc0>
  40b6dc:	cmp	x0, #0x0
  40b6e0:	cset	w0, ne  // ne = any
  40b6e4:	ldp	x29, x30, [sp], #16
  40b6e8:	ret
  40b6ec:	nop
  40b6f0:	stp	x29, x30, [sp, #-80]!
  40b6f4:	mov	x29, sp
  40b6f8:	stp	x21, x22, [sp, #32]
  40b6fc:	mov	x22, x1
  40b700:	mov	x21, x0
  40b704:	bl	40b460 <ferror@plt+0x7bc0>
  40b708:	cbz	x0, 40b824 <ferror@plt+0x7f84>
  40b70c:	adrp	x1, 43d000 <warn@@Base+0x6468>
  40b710:	add	x1, x1, #0x160
  40b714:	stp	x19, x20, [sp, #16]
  40b718:	mov	x20, x0
  40b71c:	mov	x19, #0x0                   	// #0
  40b720:	mov	x0, x21
  40b724:	stp	x23, x24, [sp, #48]
  40b728:	adrp	x24, 468000 <_bfd_std_section+0x1120>
  40b72c:	adrp	x23, 445000 <warn@@Base+0xe468>
  40b730:	add	x24, x24, #0x88
  40b734:	add	x23, x23, #0xc40
  40b738:	str	x25, [sp, #64]
  40b73c:	bl	4031c0 <fopen@plt>
  40b740:	mov	x25, x0
  40b744:	cbz	x0, 40b834 <ferror@plt+0x7f94>
  40b748:	mov	x3, x25
  40b74c:	mov	x0, x24
  40b750:	mov	x2, #0x2000                	// #8192
  40b754:	mov	x1, #0x1                   	// #1
  40b758:	bl	4034f0 <fread@plt>
  40b75c:	cbz	x0, 40b7b4 <ferror@plt+0x7f14>
  40b760:	add	x6, x24, x0
  40b764:	eor	x4, x19, #0xffffffff
  40b768:	cmp	x6, x24
  40b76c:	b.ls	40b794 <ferror@plt+0x7ef4>  // b.plast
  40b770:	mov	x5, x24
  40b774:	nop
  40b778:	ldrb	w2, [x5], #1
  40b77c:	eor	x2, x2, x4
  40b780:	cmp	x6, x5
  40b784:	and	x2, x2, #0xff
  40b788:	ldr	x1, [x23, x2, lsl #3]
  40b78c:	eor	x4, x1, x4, lsr #8
  40b790:	b.ne	40b778 <ferror@plt+0x7ed8>  // b.any
  40b794:	mvn	x4, x4
  40b798:	mov	x3, x25
  40b79c:	and	x19, x4, #0xffffffff
  40b7a0:	mov	x0, x24
  40b7a4:	mov	x2, #0x2000                	// #8192
  40b7a8:	mov	x1, #0x1                   	// #1
  40b7ac:	bl	4034f0 <fread@plt>
  40b7b0:	cbnz	x0, 40b760 <ferror@plt+0x7ec0>
  40b7b4:	mov	x0, x25
  40b7b8:	bl	4031b0 <fclose@plt>
  40b7bc:	ldr	x1, [x22]
  40b7c0:	mov	w0, #0x1                   	// #1
  40b7c4:	cmp	x1, x19
  40b7c8:	b.ne	40b7e4 <ferror@plt+0x7f44>  // b.any
  40b7cc:	ldp	x19, x20, [sp, #16]
  40b7d0:	ldp	x21, x22, [sp, #32]
  40b7d4:	ldp	x23, x24, [sp, #48]
  40b7d8:	ldr	x25, [sp, #64]
  40b7dc:	ldp	x29, x30, [sp], #80
  40b7e0:	ret
  40b7e4:	mov	x0, x20
  40b7e8:	bl	40b458 <ferror@plt+0x7bb8>
  40b7ec:	adrp	x1, 43d000 <warn@@Base+0x6468>
  40b7f0:	add	x1, x1, #0x198
  40b7f4:	mov	w2, #0x5                   	// #5
  40b7f8:	mov	x0, #0x0                   	// #0
  40b7fc:	bl	403700 <dcgettext@plt>
  40b800:	mov	x1, x21
  40b804:	bl	436b98 <warn@@Base>
  40b808:	mov	w0, #0x0                   	// #0
  40b80c:	ldp	x19, x20, [sp, #16]
  40b810:	ldp	x21, x22, [sp, #32]
  40b814:	ldp	x23, x24, [sp, #48]
  40b818:	ldr	x25, [sp, #64]
  40b81c:	ldp	x29, x30, [sp], #80
  40b820:	ret
  40b824:	mov	w0, #0x0                   	// #0
  40b828:	ldp	x21, x22, [sp, #32]
  40b82c:	ldp	x29, x30, [sp], #80
  40b830:	ret
  40b834:	mov	x0, x20
  40b838:	bl	40b458 <ferror@plt+0x7bb8>
  40b83c:	adrp	x1, 43d000 <warn@@Base+0x6468>
  40b840:	mov	w2, #0x5                   	// #5
  40b844:	add	x1, x1, #0x168
  40b848:	mov	x0, #0x0                   	// #0
  40b84c:	b	40b7fc <ferror@plt+0x7f5c>
  40b850:	stp	x29, x30, [sp, #-48]!
  40b854:	mov	x29, sp
  40b858:	stp	x19, x20, [sp, #16]
  40b85c:	ldr	x19, [x0, #32]
  40b860:	ldr	x20, [x0, #48]
  40b864:	mov	x0, x19
  40b868:	str	x21, [sp, #32]
  40b86c:	mov	x21, x1
  40b870:	mov	x1, x20
  40b874:	bl	403020 <strnlen@plt>
  40b878:	add	w0, w0, #0x4
  40b87c:	and	w0, w0, #0xfffffffc
  40b880:	add	w2, w0, #0x4
  40b884:	cmp	x20, w2, uxtw
  40b888:	b.cc	40b8b8 <ferror@plt+0x8018>  // b.lo, b.ul, b.last
  40b88c:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  40b890:	add	x0, x19, w0, uxtw
  40b894:	mov	w1, #0x4                   	// #4
  40b898:	ldr	x2, [x2, #696]
  40b89c:	blr	x2
  40b8a0:	str	x0, [x21]
  40b8a4:	mov	x0, x19
  40b8a8:	ldp	x19, x20, [sp, #16]
  40b8ac:	ldr	x21, [sp, #32]
  40b8b0:	ldp	x29, x30, [sp], #48
  40b8b4:	ret
  40b8b8:	mov	x19, #0x0                   	// #0
  40b8bc:	mov	x0, x19
  40b8c0:	ldp	x19, x20, [sp, #16]
  40b8c4:	ldr	x21, [sp, #32]
  40b8c8:	ldp	x29, x30, [sp], #48
  40b8cc:	ret
  40b8d0:	stp	x29, x30, [sp, #-48]!
  40b8d4:	mov	x29, sp
  40b8d8:	stp	x19, x20, [sp, #16]
  40b8dc:	stp	x21, x22, [sp, #32]
  40b8e0:	mov	x22, x1
  40b8e4:	ldr	x21, [x0, #32]
  40b8e8:	ldr	x20, [x0, #48]
  40b8ec:	mov	x0, x21
  40b8f0:	mov	x1, x20
  40b8f4:	bl	403020 <strnlen@plt>
  40b8f8:	add	x19, x0, #0x1
  40b8fc:	cmp	x20, x19
  40b900:	b.ls	40b940 <ferror@plt+0x80a0>  // b.plast
  40b904:	sub	x20, x20, x19
  40b908:	cmp	x20, #0x13
  40b90c:	b.ls	40b940 <ferror@plt+0x80a0>  // b.plast
  40b910:	mov	x1, #0x10                  	// #16
  40b914:	mov	x0, #0x1                   	// #1
  40b918:	bl	4032f0 <calloc@plt>
  40b91c:	cbz	x0, 40b940 <ferror@plt+0x80a0>
  40b920:	add	x19, x21, x19
  40b924:	str	x0, [x22]
  40b928:	stp	x20, x19, [x0]
  40b92c:	mov	x0, x21
  40b930:	ldp	x19, x20, [sp, #16]
  40b934:	ldp	x21, x22, [sp, #32]
  40b938:	ldp	x29, x30, [sp], #48
  40b93c:	ret
  40b940:	mov	x21, #0x0                   	// #0
  40b944:	mov	x0, x21
  40b948:	ldp	x19, x20, [sp, #16]
  40b94c:	ldp	x21, x22, [sp, #32]
  40b950:	ldp	x29, x30, [sp], #48
  40b954:	ret
  40b958:	stp	x29, x30, [sp, #-48]!
  40b95c:	mov	x29, sp
  40b960:	stp	x21, x22, [sp, #32]
  40b964:	adrp	x22, 467000 <_bfd_std_section+0x120>
  40b968:	add	x22, x22, #0x4f8
  40b96c:	stp	x19, x20, [sp, #16]
  40b970:	ldr	x20, [x22, #32]
  40b974:	cbz	x20, 40b9a4 <ferror@plt+0x8104>
  40b978:	mov	x21, x20
  40b97c:	ldr	x20, [x20, #40]
  40b980:	ldr	x19, [x21, #24]
  40b984:	cbz	x19, 40b998 <ferror@plt+0x80f8>
  40b988:	mov	x0, x19
  40b98c:	ldr	x19, [x19, #24]
  40b990:	bl	403510 <free@plt>
  40b994:	cbnz	x19, 40b988 <ferror@plt+0x80e8>
  40b998:	mov	x0, x21
  40b99c:	bl	403510 <free@plt>
  40b9a0:	cbnz	x20, 40b978 <ferror@plt+0x80d8>
  40b9a4:	stp	xzr, xzr, [x22, #32]
  40b9a8:	ldp	x19, x20, [sp, #16]
  40b9ac:	ldp	x21, x22, [sp, #32]
  40b9b0:	ldp	x29, x30, [sp], #48
  40b9b4:	ret
  40b9b8:	adrp	x4, 467000 <_bfd_std_section+0x120>
  40b9bc:	add	x4, x4, #0x4f8
  40b9c0:	stp	x29, x30, [sp, #-80]!
  40b9c4:	mov	x3, x0
  40b9c8:	mov	x29, sp
  40b9cc:	ldr	w5, [x4, #48]
  40b9d0:	stp	x19, x20, [sp, #16]
  40b9d4:	add	x19, x4, #0x38
  40b9d8:	add	w0, w5, #0x1
  40b9dc:	str	x21, [sp, #32]
  40b9e0:	and	w0, w0, #0xf
  40b9e4:	str	w0, [x4, #48]
  40b9e8:	sbfiz	x5, x5, #6, #32
  40b9ec:	add	x19, x19, x5
  40b9f0:	mov	x21, x1
  40b9f4:	cbnz	w2, 40ba5c <ferror@plt+0x81bc>
  40b9f8:	add	x20, sp, #0x30
  40b9fc:	cbz	x3, 40ba40 <ferror@plt+0x81a0>
  40ba00:	adrp	x2, 44b000 <warn@@Base+0x14468>
  40ba04:	adrp	x1, 43d000 <warn@@Base+0x6468>
  40ba08:	mov	x0, x20
  40ba0c:	add	x2, x2, #0xc0
  40ba10:	add	x1, x1, #0x1f0
  40ba14:	bl	4030a0 <sprintf@plt>
  40ba18:	mov	x3, x21
  40ba1c:	mov	x2, x20
  40ba20:	mov	x0, x19
  40ba24:	mov	x1, #0x40                  	// #64
  40ba28:	bl	403160 <snprintf@plt>
  40ba2c:	mov	x0, x19
  40ba30:	ldp	x19, x20, [sp, #16]
  40ba34:	ldr	x21, [sp, #32]
  40ba38:	ldp	x29, x30, [sp], #80
  40ba3c:	ret
  40ba40:	mov	x0, x20
  40ba44:	adrp	x2, 44b000 <warn@@Base+0x14468>
  40ba48:	adrp	x1, 43d000 <warn@@Base+0x6468>
  40ba4c:	add	x2, x2, #0xc0
  40ba50:	add	x1, x1, #0x1f8
  40ba54:	bl	4030a0 <sprintf@plt>
  40ba58:	b	40ba18 <ferror@plt+0x8178>
  40ba5c:	mov	w20, w2
  40ba60:	mov	x3, x1
  40ba64:	mov	x0, x19
  40ba68:	mov	x1, #0x40                  	// #64
  40ba6c:	adrp	x2, 43d000 <warn@@Base+0x6468>
  40ba70:	add	x2, x2, #0x1e0
  40ba74:	bl	403160 <snprintf@plt>
  40ba78:	cmp	w20, #0x8
  40ba7c:	mov	w0, #0x8                   	// #8
  40ba80:	csel	w20, w20, w0, ls  // ls = plast
  40ba84:	sub	w20, w0, w20
  40ba88:	ldr	x21, [sp, #32]
  40ba8c:	lsl	w20, w20, #1
  40ba90:	add	x19, x19, x20
  40ba94:	mov	x0, x19
  40ba98:	ldp	x19, x20, [sp, #16]
  40ba9c:	ldp	x29, x30, [sp], #80
  40baa0:	ret
  40baa4:	nop
  40baa8:	stp	x29, x30, [sp, #-48]!
  40baac:	mov	x29, sp
  40bab0:	stp	x19, x20, [sp, #16]
  40bab4:	mul	x19, x0, x2
  40bab8:	cbz	w3, 40bb70 <ferror@plt+0x82d0>
  40babc:	adrp	x4, 465000 <memcpy@GLIBC_2.17>
  40bac0:	add	x4, x4, #0xbf0
  40bac4:	ldr	x0, [x4, #4064]
  40bac8:	cbz	x0, 40bba8 <ferror@plt+0x8308>
  40bacc:	mov	x5, #0x24                  	// #36
  40bad0:	mov	w20, #0x22                  	// #34
  40bad4:	cbz	x1, 40bae0 <ferror@plt+0x8240>
  40bad8:	ldr	x1, [x1, #56]
  40badc:	add	x19, x19, x1
  40bae0:	lsl	x1, x5, #3
  40bae4:	sub	x1, x1, x5
  40bae8:	add	x1, x4, x1, lsl #4
  40baec:	ldr	x1, [x1, #48]
  40baf0:	cmp	x1, x19
  40baf4:	b.ls	40bbc4 <ferror@plt+0x8324>  // b.plast
  40baf8:	mov	w1, w20
  40bafc:	lsl	x20, x1, #3
  40bb00:	sub	x20, x20, x1
  40bb04:	add	x20, x4, x20, lsl #4
  40bb08:	ldr	x1, [x20, #32]
  40bb0c:	cbz	x1, 40bc18 <ferror@plt+0x8378>
  40bb10:	adrp	x3, 46a000 <_bfd_std_section+0x3120>
  40bb14:	mov	w1, w2
  40bb18:	str	x21, [sp, #32]
  40bb1c:	add	x0, x0, x19
  40bb20:	ldr	x2, [x3, #696]
  40bb24:	blr	x2
  40bb28:	ldp	x2, x19, [x20, #40]
  40bb2c:	sub	x21, x0, x2
  40bb30:	cmp	x19, x21
  40bb34:	b.ls	40bc38 <ferror@plt+0x8398>  // b.plast
  40bb38:	ldr	x20, [x20, #32]
  40bb3c:	add	x2, x2, x19
  40bb40:	sub	x19, x2, x0
  40bb44:	add	x20, x20, x21
  40bb48:	mov	x1, x19
  40bb4c:	mov	x0, x20
  40bb50:	bl	403020 <strnlen@plt>
  40bb54:	cmp	x19, x0
  40bb58:	b.eq	40bc90 <ferror@plt+0x83f0>  // b.none
  40bb5c:	mov	x0, x20
  40bb60:	ldp	x19, x20, [sp, #16]
  40bb64:	ldr	x21, [sp, #32]
  40bb68:	ldp	x29, x30, [sp], #48
  40bb6c:	ret
  40bb70:	adrp	x4, 465000 <memcpy@GLIBC_2.17>
  40bb74:	add	x4, x4, #0xbf0
  40bb78:	ldr	x0, [x4, #3952]
  40bb7c:	cbz	x0, 40bb8c <ferror@plt+0x82ec>
  40bb80:	mov	x5, #0x23                  	// #35
  40bb84:	mov	w20, #0xa                   	// #10
  40bb88:	b	40bad4 <ferror@plt+0x8234>
  40bb8c:	ldp	x19, x20, [sp, #16]
  40bb90:	adrp	x1, 43d000 <warn@@Base+0x6468>
  40bb94:	ldp	x29, x30, [sp], #48
  40bb98:	add	x1, x1, #0x228
  40bb9c:	mov	w2, #0x5                   	// #5
  40bba0:	mov	x0, #0x0                   	// #0
  40bba4:	b	403700 <dcgettext@plt>
  40bba8:	ldp	x19, x20, [sp, #16]
  40bbac:	adrp	x1, 43d000 <warn@@Base+0x6468>
  40bbb0:	ldp	x29, x30, [sp], #48
  40bbb4:	add	x1, x1, #0x200
  40bbb8:	mov	w2, #0x5                   	// #5
  40bbbc:	mov	x0, #0x0                   	// #0
  40bbc0:	b	403700 <dcgettext@plt>
  40bbc4:	mov	w2, #0x5                   	// #5
  40bbc8:	adrp	x1, 43d000 <warn@@Base+0x6468>
  40bbcc:	mov	x0, #0x0                   	// #0
  40bbd0:	add	x1, x1, #0x248
  40bbd4:	bl	403700 <dcgettext@plt>
  40bbd8:	mov	x20, x0
  40bbdc:	mov	w2, #0x0                   	// #0
  40bbe0:	mov	x1, x19
  40bbe4:	adrp	x0, 43c000 <warn@@Base+0x5468>
  40bbe8:	add	x0, x0, #0x550
  40bbec:	bl	40b9b8 <ferror@plt+0x8118>
  40bbf0:	mov	x1, x0
  40bbf4:	mov	x0, x20
  40bbf8:	bl	436b98 <warn@@Base>
  40bbfc:	ldp	x19, x20, [sp, #16]
  40bc00:	mov	w2, #0x5                   	// #5
  40bc04:	ldp	x29, x30, [sp], #48
  40bc08:	adrp	x1, 43d000 <warn@@Base+0x6468>
  40bc0c:	mov	x0, #0x0                   	// #0
  40bc10:	add	x1, x1, #0x278
  40bc14:	b	403700 <dcgettext@plt>
  40bc18:	cbz	w3, 40bcb0 <ferror@plt+0x8410>
  40bc1c:	ldp	x19, x20, [sp, #16]
  40bc20:	adrp	x1, 43d000 <warn@@Base+0x6468>
  40bc24:	ldp	x29, x30, [sp], #48
  40bc28:	add	x1, x1, #0x298
  40bc2c:	mov	w2, #0x5                   	// #5
  40bc30:	mov	x0, #0x0                   	// #0
  40bc34:	b	403700 <dcgettext@plt>
  40bc38:	mov	w2, #0x5                   	// #5
  40bc3c:	adrp	x1, 43d000 <warn@@Base+0x6468>
  40bc40:	mov	x0, #0x0                   	// #0
  40bc44:	add	x1, x1, #0x2d0
  40bc48:	bl	403700 <dcgettext@plt>
  40bc4c:	mov	x19, x0
  40bc50:	mov	w2, #0x0                   	// #0
  40bc54:	mov	x1, x21
  40bc58:	adrp	x0, 43c000 <warn@@Base+0x5468>
  40bc5c:	add	x0, x0, #0x550
  40bc60:	bl	40b9b8 <ferror@plt+0x8118>
  40bc64:	mov	x1, x0
  40bc68:	mov	x0, x19
  40bc6c:	bl	436b98 <warn@@Base>
  40bc70:	ldp	x19, x20, [sp, #16]
  40bc74:	mov	w2, #0x5                   	// #5
  40bc78:	ldr	x21, [sp, #32]
  40bc7c:	adrp	x1, 43d000 <warn@@Base+0x6468>
  40bc80:	ldp	x29, x30, [sp], #48
  40bc84:	add	x1, x1, #0x308
  40bc88:	mov	x0, #0x0                   	// #0
  40bc8c:	b	403700 <dcgettext@plt>
  40bc90:	ldp	x19, x20, [sp, #16]
  40bc94:	adrp	x1, 43d000 <warn@@Base+0x6468>
  40bc98:	ldr	x21, [sp, #32]
  40bc9c:	add	x1, x1, #0x330
  40bca0:	ldp	x29, x30, [sp], #48
  40bca4:	mov	w2, #0x5                   	// #5
  40bca8:	mov	x0, #0x0                   	// #0
  40bcac:	b	403700 <dcgettext@plt>
  40bcb0:	ldp	x19, x20, [sp, #16]
  40bcb4:	adrp	x1, 43d000 <warn@@Base+0x6468>
  40bcb8:	ldp	x29, x30, [sp], #48
  40bcbc:	add	x1, x1, #0x2b8
  40bcc0:	mov	w2, #0x5                   	// #5
  40bcc4:	mov	x0, #0x0                   	// #0
  40bcc8:	b	403700 <dcgettext@plt>
  40bccc:	nop
  40bcd0:	stp	x29, x30, [sp, #-16]!
  40bcd4:	mov	w2, w1
  40bcd8:	mov	x1, x0
  40bcdc:	mov	x29, sp
  40bce0:	mov	x0, #0x0                   	// #0
  40bce4:	bl	40b9b8 <ferror@plt+0x8118>
  40bce8:	ldp	x29, x30, [sp], #16
  40bcec:	mov	x1, x0
  40bcf0:	adrp	x2, 43f000 <warn@@Base+0x8468>
  40bcf4:	add	x0, x2, #0x370
  40bcf8:	b	4037a0 <printf@plt>
  40bcfc:	nop
  40bd00:	stp	x29, x30, [sp, #-96]!
  40bd04:	mov	x29, sp
  40bd08:	stp	x19, x20, [sp, #16]
  40bd0c:	mov	x19, x2
  40bd10:	mov	x20, x3
  40bd14:	stp	x21, x22, [sp, #32]
  40bd18:	mov	x22, x1
  40bd1c:	mov	x21, x0
  40bd20:	stp	x23, x24, [sp, #48]
  40bd24:	mov	x23, x4
  40bd28:	stp	x25, x26, [sp, #64]
  40bd2c:	add	x25, x1, #0x4
  40bd30:	cmp	x25, x2
  40bd34:	stp	x27, x28, [sp, #80]
  40bd38:	b.cc	40be80 <ferror@plt+0x85e0>  // b.lo, b.ul, b.last
  40bd3c:	cmp	x1, x2
  40bd40:	b.cc	40bf00 <ferror@plt+0x8660>  // b.lo, b.ul, b.last
  40bd44:	mov	x1, #0x4                   	// #4
  40bd48:	str	xzr, [x20]
  40bd4c:	mov	x24, #0x4                   	// #4
  40bd50:	mov	w26, w24
  40bd54:	mov	w0, #0x4                   	// #4
  40bd58:	str	w0, [x20, #36]
  40bd5c:	ldr	x0, [x21, #48]
  40bd60:	cmp	x0, x1
  40bd64:	b.cc	40c0bc <ferror@plt+0x881c>  // b.lo, b.ul, b.last
  40bd68:	add	x26, x25, #0x2
  40bd6c:	cmp	x26, x19
  40bd70:	b.cs	40bed8 <ferror@plt+0x8638>  // b.hs, b.nlast
  40bd74:	mov	w1, #0x2                   	// #2
  40bd78:	adrp	x27, 46a000 <_bfd_std_section+0x3120>
  40bd7c:	mov	x0, x25
  40bd80:	ldr	x2, [x27, #696]
  40bd84:	blr	x2
  40bd88:	and	w0, w0, #0xffff
  40bd8c:	sub	w1, w0, #0x2
  40bd90:	strh	w0, [x20, #8]
  40bd94:	and	w1, w1, #0xffff
  40bd98:	cmp	w1, #0x3
  40bd9c:	b.hi	40bef4 <ferror@plt+0x8654>  // b.pmore
  40bda0:	cmp	w0, #0x5
  40bda4:	b.eq	40c0e8 <ferror@plt+0x8848>  // b.none
  40bda8:	ldr	w21, [x20, #36]
  40bdac:	cmp	w21, #0x8
  40bdb0:	mov	w3, w21
  40bdb4:	b.hi	40c158 <ferror@plt+0x88b8>  // b.pmore
  40bdb8:	add	x3, x26, x3
  40bdbc:	cmp	x19, x3
  40bdc0:	b.hi	40bdd0 <ferror@plt+0x8530>  // b.pmore
  40bdc4:	cmp	x26, x19
  40bdc8:	b.cs	40bff8 <ferror@plt+0x8758>  // b.hs, b.nlast
  40bdcc:	sub	w21, w19, w26
  40bdd0:	sub	w0, w21, #0x1
  40bdd4:	mov	w1, w21
  40bdd8:	cmp	w0, #0x7
  40bddc:	b.hi	40bff8 <ferror@plt+0x8758>  // b.pmore
  40bde0:	ldr	x2, [x27, #696]
  40bde4:	mov	x0, x26
  40bde8:	blr	x2
  40bdec:	str	x0, [x20, #16]
  40bdf0:	ldr	w21, [x20, #36]
  40bdf4:	add	x21, x26, x21
  40bdf8:	add	x25, x21, #0x1
  40bdfc:	cmp	x25, x19
  40be00:	b.cc	40bf14 <ferror@plt+0x8674>  // b.lo, b.ul, b.last
  40be04:	cmp	x19, x21
  40be08:	b.ls	40be1c <ferror@plt+0x857c>  // b.plast
  40be0c:	sub	x1, x19, x21
  40be10:	sub	w0, w1, #0x1
  40be14:	cmp	w0, #0x7
  40be18:	b.ls	40bf18 <ferror@plt+0x8678>  // b.plast
  40be1c:	ldrh	w0, [x20, #8]
  40be20:	strb	wzr, [x20, #24]
  40be24:	cmp	w0, #0x3
  40be28:	b.ls	40bf34 <ferror@plt+0x8694>  // b.plast
  40be2c:	add	x21, x21, #0x2
  40be30:	cmp	x21, x19
  40be34:	b.cc	40c194 <ferror@plt+0x88f4>  // b.lo, b.ul, b.last
  40be38:	cmp	x25, x19
  40be3c:	b.cc	40c21c <ferror@plt+0x897c>  // b.lo, b.ul, b.last
  40be40:	strb	wzr, [x20, #25]
  40be44:	adrp	x1, 43d000 <warn@@Base+0x6468>
  40be48:	add	x1, x1, #0x4c8
  40be4c:	mov	w2, #0x5                   	// #5
  40be50:	mov	x21, #0x0                   	// #0
  40be54:	mov	x0, #0x0                   	// #0
  40be58:	bl	403700 <dcgettext@plt>
  40be5c:	bl	436b98 <warn@@Base>
  40be60:	mov	x0, x21
  40be64:	ldp	x19, x20, [sp, #16]
  40be68:	ldp	x21, x22, [sp, #32]
  40be6c:	ldp	x23, x24, [sp, #48]
  40be70:	ldp	x25, x26, [sp, #64]
  40be74:	ldp	x27, x28, [sp, #80]
  40be78:	ldp	x29, x30, [sp], #96
  40be7c:	ret
  40be80:	mov	w1, #0x4                   	// #4
  40be84:	adrp	x27, 46a000 <_bfd_std_section+0x3120>
  40be88:	mov	x0, x22
  40be8c:	ldr	x2, [x27, #696]
  40be90:	blr	x2
  40be94:	mov	x1, x0
  40be98:	str	x1, [x20]
  40be9c:	mov	x0, #0xffffffff            	// #4294967295
  40bea0:	cmp	x1, x0
  40bea4:	b.ne	40c1e4 <ferror@plt+0x8944>  // b.any
  40bea8:	add	x24, x22, #0xc
  40beac:	cmp	x24, x19
  40beb0:	b.cc	40c1b4 <ferror@plt+0x8914>  // b.lo, b.ul, b.last
  40beb4:	cmp	x25, x19
  40beb8:	b.cs	40becc <ferror@plt+0x862c>  // b.hs, b.nlast
  40bebc:	sub	x1, x19, x25
  40bec0:	sub	w0, w1, #0x1
  40bec4:	cmp	w0, #0x7
  40bec8:	b.ls	40c1b8 <ferror@plt+0x8918>  // b.plast
  40becc:	mov	x1, #0xc                   	// #12
  40bed0:	str	xzr, [x20]
  40bed4:	b	40c1cc <ferror@plt+0x892c>
  40bed8:	cmp	x25, x19
  40bedc:	b.cs	40bef0 <ferror@plt+0x8650>  // b.hs, b.nlast
  40bee0:	sub	x1, x19, x25
  40bee4:	sub	w0, w1, #0x1
  40bee8:	cmp	w0, #0x7
  40beec:	b.ls	40bd78 <ferror@plt+0x84d8>  // b.plast
  40bef0:	strh	wzr, [x20, #8]
  40bef4:	adrp	x1, 43d000 <warn@@Base+0x6468>
  40bef8:	add	x1, x1, #0x3a8
  40befc:	b	40be4c <ferror@plt+0x85ac>
  40bf00:	sub	x1, x2, x1
  40bf04:	sub	w0, w1, #0x1
  40bf08:	cmp	w0, #0x7
  40bf0c:	b.hi	40bd44 <ferror@plt+0x84a4>  // b.pmore
  40bf10:	b	40be84 <ferror@plt+0x85e4>
  40bf14:	mov	w1, #0x1                   	// #1
  40bf18:	ldr	x2, [x27, #696]
  40bf1c:	mov	x0, x21
  40bf20:	blr	x2
  40bf24:	strb	w0, [x20, #24]
  40bf28:	ldrh	w0, [x20, #8]
  40bf2c:	cmp	w0, #0x3
  40bf30:	b.hi	40be2c <ferror@plt+0x858c>  // b.pmore
  40bf34:	mov	x21, x25
  40bf38:	mov	w0, #0x1                   	// #1
  40bf3c:	strb	w0, [x20, #25]
  40bf40:	add	x26, x21, #0x1
  40bf44:	cmp	x26, x19
  40bf48:	b.cc	40c070 <ferror@plt+0x87d0>  // b.lo, b.ul, b.last
  40bf4c:	cmp	x21, x19
  40bf50:	b.cs	40bf64 <ferror@plt+0x86c4>  // b.hs, b.nlast
  40bf54:	sub	x1, x19, x21
  40bf58:	sub	w0, w1, #0x1
  40bf5c:	cmp	w0, #0x7
  40bf60:	b.ls	40c000 <ferror@plt+0x8760>  // b.plast
  40bf64:	strb	wzr, [x20, #26]
  40bf68:	add	x28, x21, #0x2
  40bf6c:	cmp	x19, x28
  40bf70:	add	x25, x21, #0x3
  40bf74:	b.hi	40c020 <ferror@plt+0x8780>  // b.pmore
  40bf78:	str	wzr, [x20, #28]
  40bf7c:	cmp	x19, x25
  40bf80:	b.ls	40c048 <ferror@plt+0x87a8>  // b.plast
  40bf84:	mov	w1, #0x1                   	// #1
  40bf88:	ldr	x2, [x27, #696]
  40bf8c:	mov	x0, x28
  40bf90:	add	x21, x21, #0x4
  40bf94:	blr	x2
  40bf98:	strb	w0, [x20, #32]
  40bf9c:	cmp	x21, x19
  40bfa0:	b.cc	40c058 <ferror@plt+0x87b8>  // b.lo, b.ul, b.last
  40bfa4:	cmp	x19, x25
  40bfa8:	b.ls	40bfbc <ferror@plt+0x871c>  // b.plast
  40bfac:	sub	x1, x19, x25
  40bfb0:	sub	w0, w1, #0x1
  40bfb4:	cmp	w0, #0x7
  40bfb8:	b.ls	40c05c <ferror@plt+0x87bc>  // b.plast
  40bfbc:	strb	wzr, [x20, #33]
  40bfc0:	ldr	x1, [x20]
  40bfc4:	add	x1, x24, x1
  40bfc8:	add	x22, x22, x1
  40bfcc:	str	x22, [x23]
  40bfd0:	cmp	x22, x19
  40bfd4:	b.hi	40c230 <ferror@plt+0x8990>  // b.pmore
  40bfd8:	mov	x0, x21
  40bfdc:	ldp	x19, x20, [sp, #16]
  40bfe0:	ldp	x21, x22, [sp, #32]
  40bfe4:	ldp	x23, x24, [sp, #48]
  40bfe8:	ldp	x25, x26, [sp, #64]
  40bfec:	ldp	x27, x28, [sp, #80]
  40bff0:	ldp	x29, x30, [sp], #96
  40bff4:	ret
  40bff8:	str	xzr, [x20, #16]
  40bffc:	b	40bdf0 <ferror@plt+0x8550>
  40c000:	ldr	x2, [x27, #696]
  40c004:	mov	x0, x21
  40c008:	add	x28, x21, #0x2
  40c00c:	add	x25, x21, #0x3
  40c010:	blr	x2
  40c014:	strb	w0, [x20, #26]
  40c018:	cmp	x19, x28
  40c01c:	b.ls	40bf78 <ferror@plt+0x86d8>  // b.plast
  40c020:	mov	x0, x26
  40c024:	mov	w1, #0x1                   	// #1
  40c028:	bl	436f70 <warn@@Base+0x3d8>
  40c02c:	str	w0, [x20, #28]
  40c030:	cmp	x19, x25
  40c034:	b.hi	40bf84 <ferror@plt+0x86e4>  // b.pmore
  40c038:	sub	x1, x19, x28
  40c03c:	sub	w0, w1, #0x1
  40c040:	cmp	w0, #0x7
  40c044:	b.ls	40bf88 <ferror@plt+0x86e8>  // b.plast
  40c048:	strb	wzr, [x20, #32]
  40c04c:	add	x21, x21, #0x4
  40c050:	cmp	x21, x19
  40c054:	b.cs	40bfa4 <ferror@plt+0x8704>  // b.hs, b.nlast
  40c058:	mov	w1, #0x1                   	// #1
  40c05c:	ldr	x2, [x27, #696]
  40c060:	mov	x0, x25
  40c064:	blr	x2
  40c068:	strb	w0, [x20, #33]
  40c06c:	b	40bfc0 <ferror@plt+0x8720>
  40c070:	ldr	x2, [x27, #696]
  40c074:	mov	x0, x21
  40c078:	mov	w1, #0x1                   	// #1
  40c07c:	add	x28, x21, #0x2
  40c080:	add	x25, x21, #0x3
  40c084:	blr	x2
  40c088:	strb	w0, [x20, #26]
  40c08c:	cmp	x19, x28
  40c090:	b.hi	40c020 <ferror@plt+0x8780>  // b.pmore
  40c094:	cmp	w19, w26
  40c098:	sub	x1, x19, x26
  40c09c:	b.eq	40bf78 <ferror@plt+0x86d8>  // b.none
  40c0a0:	mov	x0, x26
  40c0a4:	bl	436f70 <warn@@Base+0x3d8>
  40c0a8:	str	w0, [x20, #28]
  40c0ac:	cmp	x19, x25
  40c0b0:	b.hi	40bf84 <ferror@plt+0x86e4>  // b.pmore
  40c0b4:	strb	wzr, [x20, #32]
  40c0b8:	b	40c04c <ferror@plt+0x87ac>
  40c0bc:	ldr	w2, [x20, #36]
  40c0c0:	mov	x0, x21
  40c0c4:	ldr	x1, [x21, #32]
  40c0c8:	sub	x1, x25, x1
  40c0cc:	sub	x1, x1, x2
  40c0d0:	bl	40af20 <ferror@plt+0x7680>
  40c0d4:	cbz	w0, 40c274 <ferror@plt+0x89d4>
  40c0d8:	sub	x0, x19, x22
  40c0dc:	sub	x26, x0, w26, uxtw
  40c0e0:	str	x26, [x20]
  40c0e4:	b	40bd68 <ferror@plt+0x84c8>
  40c0e8:	add	x28, x25, #0x3
  40c0ec:	cmp	x28, x19
  40c0f0:	b.cc	40c1ec <ferror@plt+0x894c>  // b.lo, b.ul, b.last
  40c0f4:	cmp	x26, x19
  40c0f8:	b.cs	40c10c <ferror@plt+0x886c>  // b.hs, b.nlast
  40c0fc:	sub	x1, x19, x26
  40c100:	sub	w0, w1, #0x1
  40c104:	cmp	w0, #0x7
  40c108:	b.ls	40c298 <ferror@plt+0x89f8>  // b.plast
  40c10c:	add	x26, x25, #0x4
  40c110:	cmp	x19, x26
  40c114:	b.ls	40bda8 <ferror@plt+0x8508>  // b.plast
  40c118:	mov	w1, #0x1                   	// #1
  40c11c:	ldr	x2, [x27, #696]
  40c120:	mov	x0, x28
  40c124:	blr	x2
  40c128:	ands	w25, w0, #0xff
  40c12c:	b.eq	40bda8 <ferror@plt+0x8508>  // b.none
  40c130:	mov	w2, #0x5                   	// #5
  40c134:	adrp	x1, 43d000 <warn@@Base+0x6468>
  40c138:	mov	x0, #0x0                   	// #0
  40c13c:	add	x1, x1, #0x3f0
  40c140:	bl	403700 <dcgettext@plt>
  40c144:	ldr	x1, [x21, #16]
  40c148:	mov	w2, w25
  40c14c:	mov	x21, #0x0                   	// #0
  40c150:	bl	436b98 <warn@@Base>
  40c154:	b	40bfd8 <ferror@plt+0x8738>
  40c158:	mov	w4, #0x5                   	// #5
  40c15c:	adrp	x2, 43d000 <warn@@Base+0x6468>
  40c160:	adrp	x1, 43d000 <warn@@Base+0x6468>
  40c164:	add	x2, x2, #0x430
  40c168:	add	x1, x1, #0x480
  40c16c:	mov	x0, #0x0                   	// #0
  40c170:	bl	4035d0 <dcngettext@plt>
  40c174:	mov	w1, w21
  40c178:	mov	w2, #0x8                   	// #8
  40c17c:	bl	4365c0 <error@@Base>
  40c180:	add	x0, x26, #0x8
  40c184:	cmp	x19, x0
  40c188:	b.ls	40bdc4 <ferror@plt+0x8524>  // b.plast
  40c18c:	mov	w1, #0x8                   	// #8
  40c190:	b	40bde0 <ferror@plt+0x8540>
  40c194:	mov	w1, #0x1                   	// #1
  40c198:	ldr	x2, [x27, #696]
  40c19c:	mov	x0, x25
  40c1a0:	blr	x2
  40c1a4:	and	w0, w0, #0xff
  40c1a8:	strb	w0, [x20, #25]
  40c1ac:	cbnz	w0, 40bf40 <ferror@plt+0x86a0>
  40c1b0:	b	40be44 <ferror@plt+0x85a4>
  40c1b4:	mov	w1, #0x8                   	// #8
  40c1b8:	ldr	x2, [x27, #696]
  40c1bc:	mov	x0, x25
  40c1c0:	blr	x2
  40c1c4:	add	x1, x0, #0xc
  40c1c8:	str	x0, [x20]
  40c1cc:	mov	x25, x24
  40c1d0:	mov	w0, #0x8                   	// #8
  40c1d4:	mov	x24, #0xc                   	// #12
  40c1d8:	mov	w26, w24
  40c1dc:	str	w0, [x20, #36]
  40c1e0:	b	40bd5c <ferror@plt+0x84bc>
  40c1e4:	add	x1, x1, #0x4
  40c1e8:	b	40bd4c <ferror@plt+0x84ac>
  40c1ec:	ldr	x2, [x27, #696]
  40c1f0:	mov	x0, x26
  40c1f4:	mov	w1, #0x1                   	// #1
  40c1f8:	add	x26, x25, #0x4
  40c1fc:	blr	x2
  40c200:	cmp	x19, x26
  40c204:	b.hi	40c118 <ferror@plt+0x8878>  // b.pmore
  40c208:	sub	x1, x19, x28
  40c20c:	sub	w0, w1, #0x1
  40c210:	cmp	w0, #0x7
  40c214:	b.hi	40bda8 <ferror@plt+0x8508>  // b.pmore
  40c218:	b	40c11c <ferror@plt+0x887c>
  40c21c:	sub	x1, x19, x25
  40c220:	sub	w0, w1, #0x1
  40c224:	cmp	w0, #0x7
  40c228:	b.hi	40be40 <ferror@plt+0x85a0>  // b.pmore
  40c22c:	b	40c198 <ferror@plt+0x88f8>
  40c230:	mov	w2, #0x5                   	// #5
  40c234:	adrp	x1, 43d000 <warn@@Base+0x6468>
  40c238:	mov	x0, #0x0                   	// #0
  40c23c:	add	x1, x1, #0x4f0
  40c240:	bl	403700 <dcgettext@plt>
  40c244:	mov	x21, #0x0                   	// #0
  40c248:	ldr	x1, [x20]
  40c24c:	mov	w2, #0x0                   	// #0
  40c250:	mov	x20, x0
  40c254:	adrp	x0, 449000 <warn@@Base+0x12468>
  40c258:	add	x0, x0, #0x920
  40c25c:	bl	40b9b8 <ferror@plt+0x8118>
  40c260:	mov	x1, x0
  40c264:	mov	x0, x20
  40c268:	bl	436b98 <warn@@Base>
  40c26c:	str	x19, [x23]
  40c270:	b	40bfd8 <ferror@plt+0x8738>
  40c274:	mov	w2, #0x5                   	// #5
  40c278:	adrp	x1, 43d000 <warn@@Base+0x6468>
  40c27c:	mov	x0, #0x0                   	// #0
  40c280:	add	x1, x1, #0x350
  40c284:	bl	403700 <dcgettext@plt>
  40c288:	mov	x21, #0x0                   	// #0
  40c28c:	ldr	x1, [x20]
  40c290:	bl	436b98 <warn@@Base>
  40c294:	b	40bfd8 <ferror@plt+0x8738>
  40c298:	ldr	x2, [x27, #696]
  40c29c:	mov	x0, x26
  40c2a0:	add	x26, x25, #0x4
  40c2a4:	blr	x2
  40c2a8:	cmp	x19, x26
  40c2ac:	b.ls	40bda8 <ferror@plt+0x8508>  // b.plast
  40c2b0:	b	40c118 <ferror@plt+0x8878>
  40c2b4:	nop
  40c2b8:	cmp	x0, x1
  40c2bc:	b.cs	40c520 <ferror@plt+0x8c80>  // b.hs, b.nlast
  40c2c0:	stp	x29, x30, [sp, #-128]!
  40c2c4:	mov	x29, sp
  40c2c8:	stp	x19, x20, [sp, #16]
  40c2cc:	mov	x19, x0
  40c2d0:	lsl	w0, w2, #3
  40c2d4:	sub	w0, w0, #0x1
  40c2d8:	stp	x23, x24, [sp, #48]
  40c2dc:	mov	x24, #0xfffffffffffffffe    	// #-2
  40c2e0:	lsl	x24, x24, x0
  40c2e4:	stp	x27, x28, [sp, #80]
  40c2e8:	adrp	x27, 43d000 <warn@@Base+0x6468>
  40c2ec:	add	x0, x27, #0x480
  40c2f0:	adrp	x28, 43d000 <warn@@Base+0x6468>
  40c2f4:	stp	x21, x22, [sp, #32]
  40c2f8:	mov	x21, x1
  40c2fc:	add	x1, x28, #0x430
  40c300:	stp	x1, x0, [sp, #112]
  40c304:	mvn	x0, x24
  40c308:	mov	w20, w2
  40c30c:	mov	x23, x4
  40c310:	stp	x25, x26, [sp, #64]
  40c314:	mov	x26, x3
  40c318:	mov	w25, w2
  40c31c:	str	x0, [sp, #96]
  40c320:	sub	w0, w2, #0x1
  40c324:	str	w0, [sp, #108]
  40c328:	b	40c3c4 <ferror@plt+0x8b24>
  40c32c:	ldr	w0, [sp, #108]
  40c330:	mov	w1, w20
  40c334:	mov	x28, #0x0                   	// #0
  40c338:	cmp	w0, #0x7
  40c33c:	b.ls	40c440 <ferror@plt+0x8ba0>  // b.plast
  40c340:	add	x19, x19, w20, uxtw #1
  40c344:	sub	x1, x21, x27
  40c348:	cmp	x21, x19
  40c34c:	mov	x24, x28
  40c350:	csel	w1, w20, w1, hi  // hi = pmore
  40c354:	mov	x22, #0x0                   	// #0
  40c358:	cbnz	w1, 40c458 <ferror@plt+0x8bb8>
  40c35c:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c360:	mov	x1, x26
  40c364:	add	x0, x0, #0x520
  40c368:	bl	4037a0 <printf@plt>
  40c36c:	cbz	x24, 40c47c <ferror@plt+0x8bdc>
  40c370:	ldr	x0, [sp, #96]
  40c374:	bics	xzr, x0, x28
  40c378:	b.ne	40c384 <ferror@plt+0x8ae4>  // b.any
  40c37c:	bics	xzr, x0, x22
  40c380:	b.ne	40c4f4 <ferror@plt+0x8c54>  // b.any
  40c384:	mov	w1, w20
  40c388:	add	x0, x23, x28
  40c38c:	bl	40bcd0 <ferror@plt+0x8430>
  40c390:	mov	w1, w20
  40c394:	add	x0, x22, x23
  40c398:	bl	40bcd0 <ferror@plt+0x8430>
  40c39c:	cmp	x22, x28
  40c3a0:	b.eq	40c4cc <ferror@plt+0x8c2c>  // b.none
  40c3a4:	adrp	x27, 466000 <_sch_istable+0x1478>
  40c3a8:	add	x22, x27, #0xed8
  40c3ac:	b.cc	40c4ac <ferror@plt+0x8c0c>  // b.lo, b.ul, b.last
  40c3b0:	ldr	x1, [x22]
  40c3b4:	mov	w0, #0xa                   	// #10
  40c3b8:	bl	4030b0 <putc@plt>
  40c3bc:	cmp	x21, x19
  40c3c0:	b.ls	40c3f4 <ferror@plt+0x8b54>  // b.plast
  40c3c4:	cmp	w20, #0x8
  40c3c8:	add	x27, x25, x19
  40c3cc:	b.hi	40c410 <ferror@plt+0x8b70>  // b.pmore
  40c3d0:	cmp	x27, x21
  40c3d4:	b.cc	40c32c <ferror@plt+0x8a8c>  // b.lo, b.ul, b.last
  40c3d8:	sub	x1, x21, x19
  40c3dc:	mov	x28, #0x0                   	// #0
  40c3e0:	sub	w0, w1, #0x1
  40c3e4:	cmp	w0, #0x7
  40c3e8:	b.ls	40c440 <ferror@plt+0x8ba0>  // b.plast
  40c3ec:	cmp	x27, x21
  40c3f0:	b.cc	40c340 <ferror@plt+0x8aa0>  // b.lo, b.ul, b.last
  40c3f4:	ldp	x19, x20, [sp, #16]
  40c3f8:	ldp	x21, x22, [sp, #32]
  40c3fc:	ldp	x23, x24, [sp, #48]
  40c400:	ldp	x25, x26, [sp, #64]
  40c404:	ldp	x27, x28, [sp, #80]
  40c408:	ldp	x29, x30, [sp], #128
  40c40c:	ret
  40c410:	ldp	x2, x1, [sp, #112]
  40c414:	mov	x3, x25
  40c418:	mov	w4, #0x5                   	// #5
  40c41c:	mov	x0, #0x0                   	// #0
  40c420:	bl	4035d0 <dcngettext@plt>
  40c424:	mov	w1, w20
  40c428:	mov	w2, #0x8                   	// #8
  40c42c:	bl	4365c0 <error@@Base>
  40c430:	add	x0, x19, #0x8
  40c434:	cmp	x21, x0
  40c438:	b.ls	40c3d8 <ferror@plt+0x8b38>  // b.plast
  40c43c:	mov	w1, #0x8                   	// #8
  40c440:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  40c444:	mov	x0, x19
  40c448:	ldr	x2, [x2, #696]
  40c44c:	blr	x2
  40c450:	mov	x28, x0
  40c454:	b	40c3ec <ferror@plt+0x8b4c>
  40c458:	mov	x0, x27
  40c45c:	bl	436f70 <warn@@Base+0x3d8>
  40c460:	mov	x1, x26
  40c464:	orr	x24, x0, x28
  40c468:	mov	x22, x0
  40c46c:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c470:	add	x0, x0, #0x520
  40c474:	bl	4037a0 <printf@plt>
  40c478:	cbnz	x24, 40c370 <ferror@plt+0x8ad0>
  40c47c:	mov	w2, #0x5                   	// #5
  40c480:	adrp	x1, 43d000 <warn@@Base+0x6468>
  40c484:	mov	x0, #0x0                   	// #0
  40c488:	add	x1, x1, #0x530
  40c48c:	bl	403700 <dcgettext@plt>
  40c490:	ldp	x19, x20, [sp, #16]
  40c494:	ldp	x21, x22, [sp, #32]
  40c498:	ldp	x23, x24, [sp, #48]
  40c49c:	ldp	x25, x26, [sp, #64]
  40c4a0:	ldp	x27, x28, [sp, #80]
  40c4a4:	ldp	x29, x30, [sp], #128
  40c4a8:	b	4037a0 <printf@plt>
  40c4ac:	mov	w2, #0x5                   	// #5
  40c4b0:	adrp	x1, 43d000 <warn@@Base+0x6468>
  40c4b4:	mov	x0, #0x0                   	// #0
  40c4b8:	add	x1, x1, #0x560
  40c4bc:	bl	403700 <dcgettext@plt>
  40c4c0:	ldr	x1, [x27, #3800]
  40c4c4:	bl	402fe0 <fputs@plt>
  40c4c8:	b	40c3b0 <ferror@plt+0x8b10>
  40c4cc:	mov	w2, #0x5                   	// #5
  40c4d0:	adrp	x1, 43d000 <warn@@Base+0x6468>
  40c4d4:	mov	x0, #0x0                   	// #0
  40c4d8:	add	x1, x1, #0x550
  40c4dc:	bl	403700 <dcgettext@plt>
  40c4e0:	adrp	x1, 466000 <_sch_istable+0x1478>
  40c4e4:	add	x22, x1, #0xed8
  40c4e8:	ldr	x1, [x1, #3800]
  40c4ec:	bl	402fe0 <fputs@plt>
  40c4f0:	b	40c3b0 <ferror@plt+0x8b10>
  40c4f4:	mov	x0, x28
  40c4f8:	mov	w1, w20
  40c4fc:	bl	40bcd0 <ferror@plt+0x8430>
  40c500:	mov	x23, x22
  40c504:	mov	w1, w20
  40c508:	mov	x0, x22
  40c50c:	bl	40bcd0 <ferror@plt+0x8430>
  40c510:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c514:	add	x0, x0, #0x540
  40c518:	bl	403450 <puts@plt>
  40c51c:	b	40c3bc <ferror@plt+0x8b1c>
  40c520:	ret
  40c524:	nop
  40c528:	mov	w2, w0
  40c52c:	cmp	w0, #0x3f
  40c530:	b.hi	40c548 <ferror@plt+0x8ca8>  // b.pmore
  40c534:	adrp	x0, 445000 <warn@@Base+0xe468>
  40c538:	add	x0, x0, #0xc40
  40c53c:	add	x0, x0, #0x800
  40c540:	ldr	x0, [x0, w2, uxtw #3]
  40c544:	ret
  40c548:	sub	w3, w0, #0x1, lsl #12
  40c54c:	mov	x0, #0x0                   	// #0
  40c550:	cmp	w3, #0xfff
  40c554:	b.hi	40c62c <ferror@plt+0x8d8c>  // b.pmore
  40c558:	mov	w0, #0x1c9f                	// #7327
  40c55c:	cmp	w2, w0
  40c560:	b.hi	40c608 <ferror@plt+0x8d68>  // b.pmore
  40c564:	mov	w0, #0x1aff                	// #6911
  40c568:	cmp	w2, w0
  40c56c:	b.ls	40c5b0 <ferror@plt+0x8d10>  // b.plast
  40c570:	mov	w1, #0xffffe500            	// #-6912
  40c574:	add	w2, w2, w1
  40c578:	cmp	w2, #0x19f
  40c57c:	b.hi	40cdec <ferror@plt+0x954c>  // b.pmore
  40c580:	adrp	x1, 444000 <warn@@Base+0xd468>
  40c584:	add	x1, x1, #0xb60
  40c588:	ldrh	w0, [x1, w2, uxtw #1]
  40c58c:	adr	x1, 40c598 <ferror@plt+0x8cf8>
  40c590:	add	x0, x1, w0, sxth #2
  40c594:	br	x0
  40c598:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40c59c:	add	x0, x0, #0x210
  40c5a0:	ret
  40c5a4:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c5a8:	add	x0, x0, #0xe40
  40c5ac:	ret
  40c5b0:	mov	w0, #0x13bf                	// #5055
  40c5b4:	cmp	w2, w0
  40c5b8:	b.hi	40c6ec <ferror@plt+0x8e4c>  // b.pmore
  40c5bc:	mov	w0, #0x10ff                	// #4351
  40c5c0:	cmp	w2, w0
  40c5c4:	b.ls	40c630 <ferror@plt+0x8d90>  // b.plast
  40c5c8:	mov	w0, #0xffffef00            	// #-4352
  40c5cc:	add	w2, w2, w0
  40c5d0:	cmp	w2, #0x2bf
  40c5d4:	b.hi	40cdec <ferror@plt+0x954c>  // b.pmore
  40c5d8:	adrp	x1, 444000 <warn@@Base+0xd468>
  40c5dc:	add	x1, x1, #0xea0
  40c5e0:	ldrh	w0, [x1, w2, uxtw #1]
  40c5e4:	adr	x1, 40c5f0 <ferror@plt+0x8d50>
  40c5e8:	add	x0, x1, w0, sxth #2
  40c5ec:	br	x0
  40c5f0:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c5f4:	add	x0, x0, #0xe38
  40c5f8:	ret
  40c5fc:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40c600:	add	x0, x0, #0x220
  40c604:	ret
  40c608:	mov	w0, #0x1f13                	// #7955
  40c60c:	cmp	w2, w0
  40c610:	b.eq	40c7ec <ferror@plt+0x8f4c>  // b.none
  40c614:	b.ls	40c720 <ferror@plt+0x8e80>  // b.plast
  40c618:	mov	w0, #0x1f14                	// #7956
  40c61c:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40c620:	cmp	w2, w0
  40c624:	add	x0, x1, #0x268
  40c628:	b.ne	40cdec <ferror@plt+0x954c>  // b.any
  40c62c:	ret
  40c630:	mov	w0, #0x1005                	// #4101
  40c634:	cmp	w2, w0
  40c638:	b.eq	40d260 <ferror@plt+0x99c0>  // b.none
  40c63c:	b.ls	40c698 <ferror@plt+0x8df8>  // b.plast
  40c640:	mov	w0, #0x1042                	// #4162
  40c644:	cmp	w2, w0
  40c648:	b.eq	40c804 <ferror@plt+0x8f64>  // b.none
  40c64c:	b.ls	40c674 <ferror@plt+0x8dd4>  // b.plast
  40c650:	mov	w0, #0x1043                	// #4163
  40c654:	cmp	w2, w0
  40c658:	b.eq	40c7bc <ferror@plt+0x8f1c>  // b.none
  40c65c:	mov	w0, #0x1044                	// #4164
  40c660:	cmp	w2, w0
  40c664:	b.ne	40cdec <ferror@plt+0x954c>  // b.any
  40c668:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c66c:	add	x0, x0, #0x660
  40c670:	ret
  40c674:	mov	w0, #0x1040                	// #4160
  40c678:	cmp	w2, w0
  40c67c:	b.eq	40c7b0 <ferror@plt+0x8f10>  // b.none
  40c680:	mov	w0, #0x1041                	// #4161
  40c684:	cmp	w2, w0
  40c688:	b.ne	40cdec <ferror@plt+0x954c>  // b.any
  40c68c:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40c690:	add	x0, x0, #0x240
  40c694:	ret
  40c698:	mov	w0, #0x1002                	// #4098
  40c69c:	cmp	w2, w0
  40c6a0:	b.eq	40c7f8 <ferror@plt+0x8f58>  // b.none
  40c6a4:	b.ls	40c6cc <ferror@plt+0x8e2c>  // b.plast
  40c6a8:	mov	w0, #0x1003                	// #4099
  40c6ac:	cmp	w2, w0
  40c6b0:	b.eq	40c7a4 <ferror@plt+0x8f04>  // b.none
  40c6b4:	mov	w0, #0x1004                	// #4100
  40c6b8:	cmp	w2, w0
  40c6bc:	b.ne	40cdec <ferror@plt+0x954c>  // b.any
  40c6c0:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40c6c4:	add	x0, x0, #0x248
  40c6c8:	ret
  40c6cc:	cmp	w2, #0x1, lsl #12
  40c6d0:	b.eq	40c798 <ferror@plt+0x8ef8>  // b.none
  40c6d4:	mov	w0, #0x1001                	// #4097
  40c6d8:	cmp	w2, w0
  40c6dc:	b.ne	40cdec <ferror@plt+0x954c>  // b.any
  40c6e0:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40c6e4:	add	x0, x0, #0x218
  40c6e8:	ret
  40c6ec:	mov	w0, #0x17a3                	// #6051
  40c6f0:	cmp	w2, w0
  40c6f4:	b.eq	40d254 <ferror@plt+0x99b4>  // b.none
  40c6f8:	b.ls	40c75c <ferror@plt+0x8ebc>  // b.plast
  40c6fc:	mov	w0, #0x17b1                	// #6065
  40c700:	cmp	w2, w0
  40c704:	b.eq	40c7d4 <ferror@plt+0x8f34>  // b.none
  40c708:	mov	w0, #0x17b2                	// #6066
  40c70c:	cmp	w2, w0
  40c710:	b.ne	40c744 <ferror@plt+0x8ea4>  // b.any
  40c714:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c718:	add	x0, x0, #0x650
  40c71c:	ret
  40c720:	mov	w0, #0x1f11                	// #7953
  40c724:	cmp	w2, w0
  40c728:	b.eq	40c7c8 <ferror@plt+0x8f28>  // b.none
  40c72c:	mov	w0, #0x1f12                	// #7954
  40c730:	cmp	w2, w0
  40c734:	b.ne	40cdec <ferror@plt+0x954c>  // b.any
  40c738:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c73c:	add	x0, x0, #0xdb0
  40c740:	ret
  40c744:	mov	w0, #0x17b0                	// #6064
  40c748:	cmp	w2, w0
  40c74c:	b.ne	40cdec <ferror@plt+0x954c>  // b.any
  40c750:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c754:	add	x0, x0, #0xdb8
  40c758:	ret
  40c75c:	mov	w0, #0x17a1                	// #6049
  40c760:	cmp	w2, w0
  40c764:	b.eq	40c7e0 <ferror@plt+0x8f40>  // b.none
  40c768:	mov	w0, #0x17a2                	// #6050
  40c76c:	cmp	w2, w0
  40c770:	b.ne	40c780 <ferror@plt+0x8ee0>  // b.any
  40c774:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c778:	add	x0, x0, #0x678
  40c77c:	ret
  40c780:	mov	w0, #0x17a0                	// #6048
  40c784:	cmp	w2, w0
  40c788:	b.ne	40cdec <ferror@plt+0x954c>  // b.any
  40c78c:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c790:	add	x0, x0, #0x648
  40c794:	ret
  40c798:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40c79c:	add	x0, x0, #0x230
  40c7a0:	ret
  40c7a4:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c7a8:	add	x0, x0, #0x578
  40c7ac:	ret
  40c7b0:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40c7b4:	add	x0, x0, #0x250
  40c7b8:	ret
  40c7bc:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40c7c0:	add	x0, x0, #0x238
  40c7c4:	ret
  40c7c8:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c7cc:	add	x0, x0, #0xdc0
  40c7d0:	ret
  40c7d4:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c7d8:	add	x0, x0, #0x640
  40c7dc:	ret
  40c7e0:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c7e4:	add	x0, x0, #0x668
  40c7e8:	ret
  40c7ec:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c7f0:	add	x0, x0, #0xdd0
  40c7f4:	ret
  40c7f8:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c7fc:	add	x0, x0, #0x570
  40c800:	ret
  40c804:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40c808:	add	x0, x0, #0x260
  40c80c:	ret
  40c810:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c814:	add	x0, x0, #0xc20
  40c818:	ret
  40c81c:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c820:	add	x0, x0, #0xc18
  40c824:	ret
  40c828:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c82c:	add	x0, x0, #0xc08
  40c830:	ret
  40c834:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c838:	add	x0, x0, #0xbf8
  40c83c:	ret
  40c840:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c844:	add	x0, x0, #0xbe8
  40c848:	ret
  40c84c:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c850:	add	x0, x0, #0xbd8
  40c854:	ret
  40c858:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c85c:	add	x0, x0, #0xbc8
  40c860:	ret
  40c864:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c868:	add	x0, x0, #0xbb8
  40c86c:	ret
  40c870:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c874:	add	x0, x0, #0xba8
  40c878:	ret
  40c87c:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c880:	add	x0, x0, #0xb98
  40c884:	ret
  40c888:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c88c:	add	x0, x0, #0xb88
  40c890:	ret
  40c894:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c898:	add	x0, x0, #0xb78
  40c89c:	ret
  40c8a0:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c8a4:	add	x0, x0, #0xb68
  40c8a8:	ret
  40c8ac:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c8b0:	add	x0, x0, #0xb58
  40c8b4:	ret
  40c8b8:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c8bc:	add	x0, x0, #0xb48
  40c8c0:	ret
  40c8c4:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c8c8:	add	x0, x0, #0xb38
  40c8cc:	ret
  40c8d0:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c8d4:	add	x0, x0, #0xb28
  40c8d8:	ret
  40c8dc:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c8e0:	add	x0, x0, #0xb18
  40c8e4:	ret
  40c8e8:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c8ec:	add	x0, x0, #0xb08
  40c8f0:	ret
  40c8f4:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c8f8:	add	x0, x0, #0xaf8
  40c8fc:	ret
  40c900:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c904:	add	x0, x0, #0xae8
  40c908:	ret
  40c90c:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c910:	add	x0, x0, #0xad8
  40c914:	ret
  40c918:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c91c:	add	x0, x0, #0xac8
  40c920:	ret
  40c924:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c928:	add	x0, x0, #0xab8
  40c92c:	ret
  40c930:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c934:	add	x0, x0, #0xaa8
  40c938:	ret
  40c93c:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c940:	add	x0, x0, #0xa98
  40c944:	ret
  40c948:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c94c:	add	x0, x0, #0xa88
  40c950:	ret
  40c954:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c958:	add	x0, x0, #0xa78
  40c95c:	ret
  40c960:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c964:	add	x0, x0, #0xa68
  40c968:	ret
  40c96c:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c970:	add	x0, x0, #0xa58
  40c974:	ret
  40c978:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c97c:	add	x0, x0, #0xa48
  40c980:	ret
  40c984:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c988:	add	x0, x0, #0xa38
  40c98c:	ret
  40c990:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c994:	add	x0, x0, #0xa30
  40c998:	ret
  40c99c:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c9a0:	add	x0, x0, #0xa20
  40c9a4:	ret
  40c9a8:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c9ac:	add	x0, x0, #0xa10
  40c9b0:	ret
  40c9b4:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c9b8:	add	x0, x0, #0xa00
  40c9bc:	ret
  40c9c0:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c9c4:	add	x0, x0, #0x9f0
  40c9c8:	ret
  40c9cc:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c9d0:	add	x0, x0, #0x9e0
  40c9d4:	ret
  40c9d8:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c9dc:	add	x0, x0, #0x9d0
  40c9e0:	ret
  40c9e4:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c9e8:	add	x0, x0, #0x9c0
  40c9ec:	ret
  40c9f0:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40c9f4:	add	x0, x0, #0x9b0
  40c9f8:	ret
  40c9fc:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40ca00:	add	x0, x0, #0x9a0
  40ca04:	ret
  40ca08:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40ca0c:	add	x0, x0, #0x990
  40ca10:	ret
  40ca14:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40ca18:	add	x0, x0, #0x980
  40ca1c:	ret
  40ca20:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40ca24:	add	x0, x0, #0x970
  40ca28:	ret
  40ca2c:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40ca30:	add	x0, x0, #0x960
  40ca34:	ret
  40ca38:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40ca3c:	add	x0, x0, #0x950
  40ca40:	ret
  40ca44:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40ca48:	add	x0, x0, #0x940
  40ca4c:	ret
  40ca50:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40ca54:	add	x0, x0, #0x930
  40ca58:	ret
  40ca5c:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40ca60:	add	x0, x0, #0x920
  40ca64:	ret
  40ca68:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40ca6c:	add	x0, x0, #0x910
  40ca70:	ret
  40ca74:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40ca78:	add	x0, x0, #0x900
  40ca7c:	ret
  40ca80:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40ca84:	add	x0, x0, #0x8f0
  40ca88:	ret
  40ca8c:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40ca90:	add	x0, x0, #0x8e0
  40ca94:	ret
  40ca98:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40ca9c:	add	x0, x0, #0x8d0
  40caa0:	ret
  40caa4:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40caa8:	add	x0, x0, #0x8c0
  40caac:	ret
  40cab0:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cab4:	add	x0, x0, #0x8b0
  40cab8:	ret
  40cabc:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cac0:	add	x0, x0, #0x8a0
  40cac4:	ret
  40cac8:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cacc:	add	x0, x0, #0x890
  40cad0:	ret
  40cad4:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cad8:	add	x0, x0, #0x880
  40cadc:	ret
  40cae0:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cae4:	add	x0, x0, #0x870
  40cae8:	ret
  40caec:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40caf0:	add	x0, x0, #0x860
  40caf4:	ret
  40caf8:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cafc:	add	x0, x0, #0x850
  40cb00:	ret
  40cb04:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40cb08:	add	x0, x0, #0x208
  40cb0c:	ret
  40cb10:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40cb14:	add	x0, x0, #0x1f8
  40cb18:	ret
  40cb1c:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40cb20:	add	x0, x0, #0x1e8
  40cb24:	ret
  40cb28:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40cb2c:	add	x0, x0, #0x1d8
  40cb30:	ret
  40cb34:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40cb38:	add	x0, x0, #0x1c8
  40cb3c:	ret
  40cb40:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40cb44:	add	x0, x0, #0x1b8
  40cb48:	ret
  40cb4c:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40cb50:	add	x0, x0, #0x1a8
  40cb54:	ret
  40cb58:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40cb5c:	add	x0, x0, #0x198
  40cb60:	ret
  40cb64:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40cb68:	add	x0, x0, #0x188
  40cb6c:	ret
  40cb70:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40cb74:	add	x0, x0, #0x178
  40cb78:	ret
  40cb7c:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40cb80:	add	x0, x0, #0x168
  40cb84:	ret
  40cb88:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40cb8c:	add	x0, x0, #0x158
  40cb90:	ret
  40cb94:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40cb98:	add	x0, x0, #0x148
  40cb9c:	ret
  40cba0:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40cba4:	add	x0, x0, #0x138
  40cba8:	ret
  40cbac:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40cbb0:	add	x0, x0, #0x128
  40cbb4:	ret
  40cbb8:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40cbbc:	add	x0, x0, #0x118
  40cbc0:	ret
  40cbc4:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40cbc8:	add	x0, x0, #0x108
  40cbcc:	ret
  40cbd0:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40cbd4:	add	x0, x0, #0xf8
  40cbd8:	ret
  40cbdc:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40cbe0:	add	x0, x0, #0xe8
  40cbe4:	ret
  40cbe8:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40cbec:	add	x0, x0, #0xd8
  40cbf0:	ret
  40cbf4:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40cbf8:	add	x0, x0, #0xc8
  40cbfc:	ret
  40cc00:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40cc04:	add	x0, x0, #0xb8
  40cc08:	ret
  40cc0c:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40cc10:	add	x0, x0, #0xa8
  40cc14:	ret
  40cc18:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40cc1c:	add	x0, x0, #0x98
  40cc20:	ret
  40cc24:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40cc28:	add	x0, x0, #0x88
  40cc2c:	ret
  40cc30:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40cc34:	add	x0, x0, #0x78
  40cc38:	ret
  40cc3c:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40cc40:	add	x0, x0, #0x68
  40cc44:	ret
  40cc48:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40cc4c:	add	x0, x0, #0x58
  40cc50:	ret
  40cc54:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40cc58:	add	x0, x0, #0x48
  40cc5c:	ret
  40cc60:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40cc64:	add	x0, x0, #0x38
  40cc68:	ret
  40cc6c:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40cc70:	add	x0, x0, #0x30
  40cc74:	ret
  40cc78:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40cc7c:	add	x0, x0, #0x28
  40cc80:	ret
  40cc84:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40cc88:	add	x0, x0, #0x18
  40cc8c:	ret
  40cc90:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40cc94:	add	x0, x0, #0x8
  40cc98:	ret
  40cc9c:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cca0:	add	x0, x0, #0xff8
  40cca4:	ret
  40cca8:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40ccac:	add	x0, x0, #0xfe8
  40ccb0:	ret
  40ccb4:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40ccb8:	add	x0, x0, #0xfd8
  40ccbc:	ret
  40ccc0:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40ccc4:	add	x0, x0, #0xfc8
  40ccc8:	ret
  40cccc:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40ccd0:	add	x0, x0, #0xfb8
  40ccd4:	ret
  40ccd8:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40ccdc:	add	x0, x0, #0xfa8
  40cce0:	ret
  40cce4:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cce8:	add	x0, x0, #0xf98
  40ccec:	ret
  40ccf0:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40ccf4:	add	x0, x0, #0xf88
  40ccf8:	ret
  40ccfc:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cd00:	add	x0, x0, #0xf78
  40cd04:	ret
  40cd08:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cd0c:	add	x0, x0, #0xf68
  40cd10:	ret
  40cd14:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cd18:	add	x0, x0, #0xf58
  40cd1c:	ret
  40cd20:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cd24:	add	x0, x0, #0xf48
  40cd28:	ret
  40cd2c:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cd30:	add	x0, x0, #0xf38
  40cd34:	ret
  40cd38:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cd3c:	add	x0, x0, #0xf28
  40cd40:	ret
  40cd44:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cd48:	add	x0, x0, #0xf18
  40cd4c:	ret
  40cd50:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cd54:	add	x0, x0, #0xf08
  40cd58:	ret
  40cd5c:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cd60:	add	x0, x0, #0xef8
  40cd64:	ret
  40cd68:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cd6c:	add	x0, x0, #0xee8
  40cd70:	ret
  40cd74:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cd78:	add	x0, x0, #0xed8
  40cd7c:	ret
  40cd80:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cd84:	add	x0, x0, #0xec8
  40cd88:	ret
  40cd8c:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cd90:	add	x0, x0, #0xeb8
  40cd94:	ret
  40cd98:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cd9c:	add	x0, x0, #0xea8
  40cda0:	ret
  40cda4:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cda8:	add	x0, x0, #0xe98
  40cdac:	ret
  40cdb0:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cdb4:	add	x0, x0, #0xe88
  40cdb8:	ret
  40cdbc:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cdc0:	add	x0, x0, #0xe78
  40cdc4:	ret
  40cdc8:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cdcc:	add	x0, x0, #0xe68
  40cdd0:	ret
  40cdd4:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cdd8:	add	x0, x0, #0xe58
  40cddc:	ret
  40cde0:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cde4:	add	x0, x0, #0xe48
  40cde8:	ret
  40cdec:	stp	x29, x30, [sp, #-32]!
  40cdf0:	adrp	x0, 467000 <_bfd_std_section+0x120>
  40cdf4:	add	x0, x0, #0x4f8
  40cdf8:	mov	x29, sp
  40cdfc:	str	x19, [sp, #16]
  40ce00:	add	x19, x0, #0x438
  40ce04:	mov	x0, x19
  40ce08:	mov	x1, #0xa                   	// #10
  40ce0c:	adrp	x2, 43e000 <warn@@Base+0x7468>
  40ce10:	add	x2, x2, #0x270
  40ce14:	bl	403160 <snprintf@plt>
  40ce18:	mov	x0, x19
  40ce1c:	ldr	x19, [sp, #16]
  40ce20:	ldp	x29, x30, [sp], #32
  40ce24:	ret
  40ce28:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40ce2c:	add	x0, x0, #0xe30
  40ce30:	ret
  40ce34:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40ce38:	add	x0, x0, #0xe28
  40ce3c:	ret
  40ce40:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40ce44:	add	x0, x0, #0xe20
  40ce48:	ret
  40ce4c:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40ce50:	add	x0, x0, #0xe10
  40ce54:	ret
  40ce58:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40ce5c:	add	x0, x0, #0xe00
  40ce60:	ret
  40ce64:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40ce68:	add	x0, x0, #0xdf8
  40ce6c:	ret
  40ce70:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40ce74:	add	x0, x0, #0xdf0
  40ce78:	ret
  40ce7c:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40ce80:	add	x0, x0, #0xde8
  40ce84:	ret
  40ce88:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40ce8c:	add	x0, x0, #0xde0
  40ce90:	ret
  40ce94:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40ce98:	add	x0, x0, #0xdd8
  40ce9c:	ret
  40cea0:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cea4:	add	x0, x0, #0x638
  40cea8:	ret
  40ceac:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40ceb0:	add	x0, x0, #0x630
  40ceb4:	ret
  40ceb8:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cebc:	add	x0, x0, #0x628
  40cec0:	ret
  40cec4:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cec8:	add	x0, x0, #0x620
  40cecc:	ret
  40ced0:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40ced4:	add	x0, x0, #0x618
  40ced8:	ret
  40cedc:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cee0:	add	x0, x0, #0x608
  40cee4:	ret
  40cee8:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40ceec:	add	x0, x0, #0x600
  40cef0:	ret
  40cef4:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cef8:	add	x0, x0, #0x5f8
  40cefc:	ret
  40cf00:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cf04:	add	x0, x0, #0x5e8
  40cf08:	ret
  40cf0c:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cf10:	add	x0, x0, #0x5e0
  40cf14:	ret
  40cf18:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cf1c:	add	x0, x0, #0xda8
  40cf20:	ret
  40cf24:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cf28:	add	x0, x0, #0xda0
  40cf2c:	ret
  40cf30:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cf34:	add	x0, x0, #0xd98
  40cf38:	ret
  40cf3c:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cf40:	add	x0, x0, #0xd90
  40cf44:	ret
  40cf48:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cf4c:	add	x0, x0, #0xd88
  40cf50:	ret
  40cf54:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cf58:	add	x0, x0, #0xd80
  40cf5c:	ret
  40cf60:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cf64:	add	x0, x0, #0xd70
  40cf68:	ret
  40cf6c:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cf70:	add	x0, x0, #0x5a0
  40cf74:	ret
  40cf78:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cf7c:	add	x0, x0, #0x590
  40cf80:	ret
  40cf84:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cf88:	add	x0, x0, #0x580
  40cf8c:	ret
  40cf90:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cf94:	add	x0, x0, #0x840
  40cf98:	ret
  40cf9c:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cfa0:	add	x0, x0, #0x830
  40cfa4:	ret
  40cfa8:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cfac:	add	x0, x0, #0x820
  40cfb0:	ret
  40cfb4:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cfb8:	add	x0, x0, #0x810
  40cfbc:	ret
  40cfc0:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cfc4:	add	x0, x0, #0x800
  40cfc8:	ret
  40cfcc:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cfd0:	add	x0, x0, #0x7f0
  40cfd4:	ret
  40cfd8:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cfdc:	add	x0, x0, #0x7e0
  40cfe0:	ret
  40cfe4:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cfe8:	add	x0, x0, #0x7d0
  40cfec:	ret
  40cff0:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40cff4:	add	x0, x0, #0x7c0
  40cff8:	ret
  40cffc:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40d000:	add	x0, x0, #0x7b0
  40d004:	ret
  40d008:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40d00c:	add	x0, x0, #0x7a0
  40d010:	ret
  40d014:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40d018:	add	x0, x0, #0x790
  40d01c:	ret
  40d020:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40d024:	add	x0, x0, #0x780
  40d028:	ret
  40d02c:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40d030:	add	x0, x0, #0x770
  40d034:	ret
  40d038:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40d03c:	add	x0, x0, #0x760
  40d040:	ret
  40d044:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40d048:	add	x0, x0, #0x750
  40d04c:	ret
  40d050:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40d054:	add	x0, x0, #0x740
  40d058:	ret
  40d05c:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40d060:	add	x0, x0, #0x730
  40d064:	ret
  40d068:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40d06c:	add	x0, x0, #0x720
  40d070:	ret
  40d074:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40d078:	add	x0, x0, #0x710
  40d07c:	ret
  40d080:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40d084:	add	x0, x0, #0x700
  40d088:	ret
  40d08c:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40d090:	add	x0, x0, #0x6f0
  40d094:	ret
  40d098:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40d09c:	add	x0, x0, #0x6e0
  40d0a0:	ret
  40d0a4:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40d0a8:	add	x0, x0, #0x6d0
  40d0ac:	ret
  40d0b0:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40d0b4:	add	x0, x0, #0x6c0
  40d0b8:	ret
  40d0bc:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40d0c0:	add	x0, x0, #0x6b0
  40d0c4:	ret
  40d0c8:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40d0cc:	add	x0, x0, #0x6a0
  40d0d0:	ret
  40d0d4:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40d0d8:	add	x0, x0, #0x690
  40d0dc:	ret
  40d0e0:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40d0e4:	add	x0, x0, #0x680
  40d0e8:	ret
  40d0ec:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40d0f0:	add	x0, x0, #0xd60
  40d0f4:	ret
  40d0f8:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40d0fc:	add	x0, x0, #0xd58
  40d100:	ret
  40d104:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40d108:	add	x0, x0, #0xd50
  40d10c:	ret
  40d110:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40d114:	add	x0, x0, #0xd48
  40d118:	ret
  40d11c:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40d120:	add	x0, x0, #0xd40
  40d124:	ret
  40d128:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40d12c:	add	x0, x0, #0x5d8
  40d130:	ret
  40d134:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40d138:	add	x0, x0, #0x5d0
  40d13c:	ret
  40d140:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40d144:	add	x0, x0, #0x5c8
  40d148:	ret
  40d14c:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40d150:	add	x0, x0, #0x5c0
  40d154:	ret
  40d158:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40d15c:	add	x0, x0, #0x5b8
  40d160:	ret
  40d164:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40d168:	add	x0, x0, #0x5b0
  40d16c:	ret
  40d170:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40d174:	add	x0, x0, #0xd38
  40d178:	ret
  40d17c:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40d180:	add	x0, x0, #0xd30
  40d184:	ret
  40d188:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40d18c:	add	x0, x0, #0xd28
  40d190:	ret
  40d194:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40d198:	add	x0, x0, #0xd20
  40d19c:	ret
  40d1a0:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40d1a4:	add	x0, x0, #0xd10
  40d1a8:	ret
  40d1ac:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40d1b0:	add	x0, x0, #0xd00
  40d1b4:	ret
  40d1b8:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40d1bc:	add	x0, x0, #0xcf0
  40d1c0:	ret
  40d1c4:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40d1c8:	add	x0, x0, #0xce0
  40d1cc:	ret
  40d1d0:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40d1d4:	add	x0, x0, #0xcd0
  40d1d8:	ret
  40d1dc:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40d1e0:	add	x0, x0, #0xcc0
  40d1e4:	ret
  40d1e8:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40d1ec:	add	x0, x0, #0xcb0
  40d1f0:	ret
  40d1f4:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40d1f8:	add	x0, x0, #0xca0
  40d1fc:	ret
  40d200:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40d204:	add	x0, x0, #0xc90
  40d208:	ret
  40d20c:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40d210:	add	x0, x0, #0xc80
  40d214:	ret
  40d218:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40d21c:	add	x0, x0, #0xc70
  40d220:	ret
  40d224:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40d228:	add	x0, x0, #0xc60
  40d22c:	ret
  40d230:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40d234:	add	x0, x0, #0xc50
  40d238:	ret
  40d23c:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40d240:	add	x0, x0, #0xc40
  40d244:	ret
  40d248:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40d24c:	add	x0, x0, #0xc30
  40d250:	ret
  40d254:	adrp	x0, 43d000 <warn@@Base+0x6468>
  40d258:	add	x0, x0, #0x670
  40d25c:	ret
  40d260:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40d264:	add	x0, x0, #0x228
  40d268:	ret
  40d26c:	nop
  40d270:	stp	x29, x30, [sp, #-48]!
  40d274:	mov	x29, sp
  40d278:	stp	x19, x20, [sp, #16]
  40d27c:	adrp	x19, 467000 <_bfd_std_section+0x120>
  40d280:	add	x19, x19, #0x4f8
  40d284:	str	x21, [sp, #32]
  40d288:	mov	w21, w1
  40d28c:	mov	w20, w0
  40d290:	ldr	x1, [x19, #1160]
  40d294:	cbz	x1, 40d2e8 <ferror@plt+0x9a48>
  40d298:	blr	x1
  40d29c:	cbz	x0, 40d2e8 <ferror@plt+0x9a48>
  40d2a0:	cbz	w21, 40d2b4 <ferror@plt+0x9a14>
  40d2a4:	ldp	x19, x20, [sp, #16]
  40d2a8:	ldr	x21, [sp, #32]
  40d2ac:	ldp	x29, x30, [sp], #48
  40d2b0:	ret
  40d2b4:	add	x19, x19, #0x448
  40d2b8:	mov	x4, x0
  40d2bc:	mov	w3, w20
  40d2c0:	mov	x0, x19
  40d2c4:	mov	x1, #0x40                  	// #64
  40d2c8:	adrp	x2, 43e000 <warn@@Base+0x7468>
  40d2cc:	add	x2, x2, #0x278
  40d2d0:	bl	403160 <snprintf@plt>
  40d2d4:	mov	x0, x19
  40d2d8:	ldp	x19, x20, [sp, #16]
  40d2dc:	ldr	x21, [sp, #32]
  40d2e0:	ldp	x29, x30, [sp], #48
  40d2e4:	ret
  40d2e8:	add	x19, x19, #0x448
  40d2ec:	mov	w3, w20
  40d2f0:	mov	x0, x19
  40d2f4:	mov	x1, #0x40                  	// #64
  40d2f8:	adrp	x2, 43e000 <warn@@Base+0x7468>
  40d2fc:	add	x2, x2, #0x288
  40d300:	bl	403160 <snprintf@plt>
  40d304:	mov	x0, x19
  40d308:	ldp	x19, x20, [sp, #16]
  40d30c:	ldr	x21, [sp, #32]
  40d310:	ldp	x29, x30, [sp], #48
  40d314:	ret
  40d318:	stp	x29, x30, [sp, #-192]!
  40d31c:	mov	x29, sp
  40d320:	stp	x19, x20, [sp, #16]
  40d324:	mov	x20, x0
  40d328:	ldr	w0, [x0, #16]
  40d32c:	stp	x21, x22, [sp, #32]
  40d330:	mov	x21, x2
  40d334:	ldr	w2, [x2]
  40d338:	stp	x23, x24, [sp, #48]
  40d33c:	cmp	w2, w0
  40d340:	b.eq	40d348 <ferror@plt+0x9aa8>  // b.none
  40d344:	str	w0, [x21]
  40d348:	ldr	w0, [x1]
  40d34c:	adrp	x22, 46a000 <_bfd_std_section+0x3120>
  40d350:	cbnz	w0, 40d508 <ferror@plt+0x9c68>
  40d354:	ldr	w1, [x22, #636]
  40d358:	ldr	x0, [x20, #56]
  40d35c:	bl	40bcd0 <ferror@plt+0x8430>
  40d360:	ldrb	w0, [x20, #93]
  40d364:	cbz	w0, 40d4dc <ferror@plt+0x9c3c>
  40d368:	mov	w0, #0x7865                	// #30821
  40d36c:	add	x21, sp, #0x58
  40d370:	movk	w0, #0x70, lsl #16
  40d374:	str	w0, [sp, #88]
  40d378:	mov	x1, x21
  40d37c:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40d380:	add	x0, x0, #0x2c0
  40d384:	bl	4037a0 <printf@plt>
  40d388:	ldr	w2, [x20, #16]
  40d38c:	cbz	w2, 40d48c <ferror@plt+0x9bec>
  40d390:	mov	w24, #0x2f6e                	// #12142
  40d394:	str	x25, [sp, #64]
  40d398:	mov	w25, #0x7865                	// #30821
  40d39c:	adrp	x22, 43e000 <warn@@Base+0x7468>
  40d3a0:	mov	w19, #0x0                   	// #0
  40d3a4:	add	x22, x22, #0x2b0
  40d3a8:	movk	w24, #0x61, lsl #16
  40d3ac:	adrp	x23, 43e000 <warn@@Base+0x7468>
  40d3b0:	movk	w25, #0x70, lsl #16
  40d3b4:	b	40d404 <ferror@plt+0x9b64>
  40d3b8:	cmp	w1, #0x8
  40d3bc:	b.eq	40d4b0 <ferror@plt+0x9c10>  // b.none
  40d3c0:	cmp	w1, #0x9
  40d3c4:	b.ne	40d450 <ferror@plt+0x9bb0>  // b.any
  40d3c8:	ldr	x0, [x20, #32]
  40d3cc:	mov	w1, #0x0                   	// #0
  40d3d0:	ldr	w0, [x0, x3, lsl #2]
  40d3d4:	bl	40d270 <ferror@plt+0x99d0>
  40d3d8:	mov	x1, x0
  40d3dc:	mov	x0, x21
  40d3e0:	bl	403620 <strcpy@plt>
  40d3e4:	nop
  40d3e8:	mov	x1, x21
  40d3ec:	mov	x0, x22
  40d3f0:	bl	4037a0 <printf@plt>
  40d3f4:	ldr	w2, [x20, #16]
  40d3f8:	add	w19, w19, #0x1
  40d3fc:	cmp	w2, w19
  40d400:	b.ls	40d488 <ferror@plt+0x9be8>  // b.plast
  40d404:	ldr	x0, [x20, #24]
  40d408:	mov	w3, w19
  40d40c:	ldrsh	w1, [x0, w19, uxtw #1]
  40d410:	cmn	w1, #0x1
  40d414:	b.eq	40d3f8 <ferror@plt+0x9b58>  // b.none
  40d418:	cmp	w1, #0x10
  40d41c:	b.eq	40d4a8 <ferror@plt+0x9c08>  // b.none
  40d420:	b.le	40d3b8 <ferror@plt+0x9b18>
  40d424:	cmp	w1, #0x16
  40d428:	b.eq	40d4bc <ferror@plt+0x9c1c>  // b.none
  40d42c:	cmp	w1, #0x80
  40d430:	b.ne	40d464 <ferror@plt+0x9bc4>  // b.any
  40d434:	ldr	x2, [x20, #32]
  40d438:	mov	x0, x21
  40d43c:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40d440:	add	x1, x1, #0x2c8
  40d444:	ldr	w2, [x2, x3, lsl #2]
  40d448:	bl	4030a0 <sprintf@plt>
  40d44c:	b	40d3e8 <ferror@plt+0x9b48>
  40d450:	cmp	w1, #0x7
  40d454:	b.ne	40d4d4 <ferror@plt+0x9c34>  // b.any
  40d458:	mov	w0, #0x75                  	// #117
  40d45c:	strh	w0, [x21]
  40d460:	b	40d3e8 <ferror@plt+0x9b48>
  40d464:	cmp	w1, #0x14
  40d468:	b.ne	40d4d4 <ferror@plt+0x9c34>  // b.any
  40d46c:	ldr	x2, [x20, #32]
  40d470:	mov	x0, x21
  40d474:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40d478:	add	x1, x1, #0x2d0
  40d47c:	ldr	w2, [x2, x3, lsl #2]
  40d480:	bl	4030a0 <sprintf@plt>
  40d484:	b	40d3e8 <ferror@plt+0x9b48>
  40d488:	ldr	x25, [sp, #64]
  40d48c:	mov	w0, #0xa                   	// #10
  40d490:	bl	403800 <putchar@plt>
  40d494:	ldp	x19, x20, [sp, #16]
  40d498:	ldp	x21, x22, [sp, #32]
  40d49c:	ldp	x23, x24, [sp, #48]
  40d4a0:	ldp	x29, x30, [sp], #192
  40d4a4:	ret
  40d4a8:	str	w25, [x21]
  40d4ac:	b	40d3e8 <ferror@plt+0x9b48>
  40d4b0:	mov	w0, #0x73                  	// #115
  40d4b4:	strh	w0, [x21]
  40d4b8:	b	40d3e8 <ferror@plt+0x9b48>
  40d4bc:	add	x0, x23, #0x2d8
  40d4c0:	ldr	w1, [x0]
  40d4c4:	ldrb	w0, [x0, #4]
  40d4c8:	str	w1, [x21]
  40d4cc:	strb	w0, [x21, #4]
  40d4d0:	b	40d3e8 <ferror@plt+0x9b48>
  40d4d4:	str	w24, [x21]
  40d4d8:	b	40d3e8 <ferror@plt+0x9b48>
  40d4dc:	ldr	w0, [x20, #72]
  40d4e0:	mov	w1, #0x1                   	// #1
  40d4e4:	add	x21, sp, #0x58
  40d4e8:	bl	40d270 <ferror@plt+0x99d0>
  40d4ec:	mov	x2, x0
  40d4f0:	ldr	w3, [x20, #80]
  40d4f4:	mov	x0, x21
  40d4f8:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40d4fc:	add	x1, x1, #0x2b8
  40d500:	bl	4030a0 <sprintf@plt>
  40d504:	b	40d378 <ferror@plt+0x9ad8>
  40d508:	str	wzr, [x1]
  40d50c:	adrp	x2, 43e000 <warn@@Base+0x7468>
  40d510:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40d514:	add	x2, x2, #0x290
  40d518:	ldr	w1, [x22, #636]
  40d51c:	add	x0, x0, #0x298
  40d520:	lsl	w1, w1, #1
  40d524:	bl	4037a0 <printf@plt>
  40d528:	ldr	w3, [x21]
  40d52c:	cbz	w3, 40d5a8 <ferror@plt+0x9d08>
  40d530:	adrp	x23, 43e000 <warn@@Base+0x7468>
  40d534:	adrp	x24, 43e000 <warn@@Base+0x7468>
  40d538:	add	x23, x23, #0x2b0
  40d53c:	add	x24, x24, #0x2a8
  40d540:	mov	w19, #0x0                   	// #0
  40d544:	b	40d568 <ferror@plt+0x9cc8>
  40d548:	bl	40d270 <ferror@plt+0x99d0>
  40d54c:	mov	x1, x0
  40d550:	mov	x0, x23
  40d554:	bl	4037a0 <printf@plt>
  40d558:	ldr	w3, [x21]
  40d55c:	add	w19, w19, #0x1
  40d560:	cmp	w3, w19
  40d564:	b.ls	40d5a8 <ferror@plt+0x9d08>  // b.plast
  40d568:	ldr	x2, [x20, #24]
  40d56c:	mov	w0, w19
  40d570:	mov	w1, #0x1                   	// #1
  40d574:	ldrsh	w2, [x2, w19, uxtw #1]
  40d578:	cmn	w2, #0x1
  40d57c:	b.eq	40d55c <ferror@plt+0x9cbc>  // b.none
  40d580:	ldr	w2, [x20, #88]
  40d584:	cmp	w2, w19
  40d588:	b.ne	40d548 <ferror@plt+0x9ca8>  // b.any
  40d58c:	mov	x0, x24
  40d590:	bl	4037a0 <printf@plt>
  40d594:	ldr	w3, [x21]
  40d598:	add	w19, w19, #0x1
  40d59c:	cmp	w3, w19
  40d5a0:	b.hi	40d568 <ferror@plt+0x9cc8>  // b.pmore
  40d5a4:	nop
  40d5a8:	mov	w0, #0xa                   	// #10
  40d5ac:	bl	403800 <putchar@plt>
  40d5b0:	b	40d354 <ferror@plt+0x9ab4>
  40d5b4:	nop
  40d5b8:	stp	x29, x30, [sp, #-48]!
  40d5bc:	mov	x29, sp
  40d5c0:	stp	x19, x20, [sp, #16]
  40d5c4:	mov	w20, w0
  40d5c8:	mov	x19, x1
  40d5cc:	str	x21, [sp, #32]
  40d5d0:	bl	40b248 <ferror@plt+0x79a8>
  40d5d4:	cbnz	w0, 40d644 <ferror@plt+0x9da4>
  40d5d8:	mov	w21, w0
  40d5dc:	adrp	x0, 46a000 <_bfd_std_section+0x3120>
  40d5e0:	ldr	w0, [x0, #620]
  40d5e4:	cbz	w0, 40d630 <ferror@plt+0x9d90>
  40d5e8:	adrp	x0, 467000 <_bfd_std_section+0x120>
  40d5ec:	ldr	x19, [x0, #2440]
  40d5f0:	cbnz	x19, 40d600 <ferror@plt+0x9d60>
  40d5f4:	b	40d630 <ferror@plt+0x9d90>
  40d5f8:	ldr	x19, [x19, #16]
  40d5fc:	cbz	x19, 40d630 <ferror@plt+0x9d90>
  40d600:	ldr	x1, [x19]
  40d604:	mov	w0, w20
  40d608:	bl	40b248 <ferror@plt+0x79a8>
  40d60c:	cbz	w0, 40d5f8 <ferror@plt+0x9d58>
  40d610:	ubfiz	x0, x20, #3, #32
  40d614:	adrp	x1, 465000 <memcpy@GLIBC_2.17>
  40d618:	sub	x20, x0, w20, uxtw
  40d61c:	add	x0, x1, #0xbf0
  40d620:	ldr	x1, [x19, #8]
  40d624:	add	x20, x0, x20, lsl #4
  40d628:	mov	w21, #0x1                   	// #1
  40d62c:	str	x1, [x20, #24]
  40d630:	mov	w0, w21
  40d634:	ldp	x19, x20, [sp, #16]
  40d638:	ldr	x21, [sp, #32]
  40d63c:	ldp	x29, x30, [sp], #48
  40d640:	ret
  40d644:	mov	w3, w20
  40d648:	ubfiz	x2, x20, #3, #32
  40d64c:	sub	x2, x2, x3
  40d650:	adrp	x1, 465000 <memcpy@GLIBC_2.17>
  40d654:	add	x1, x1, #0xbf0
  40d658:	mov	w21, #0x1                   	// #1
  40d65c:	add	x2, x1, x2, lsl #4
  40d660:	ldr	x0, [x2, #24]
  40d664:	cbnz	x0, 40d630 <ferror@plt+0x9d90>
  40d668:	adrp	x0, 467000 <_bfd_std_section+0x120>
  40d66c:	ldr	x2, [x0, #2440]
  40d670:	cbnz	x2, 40d680 <ferror@plt+0x9de0>
  40d674:	b	40d630 <ferror@plt+0x9d90>
  40d678:	ldr	x2, [x2, #16]
  40d67c:	cbz	x2, 40d6a8 <ferror@plt+0x9e08>
  40d680:	ldr	x0, [x2]
  40d684:	cmp	x0, x19
  40d688:	b.ne	40d678 <ferror@plt+0x9dd8>  // b.any
  40d68c:	lsl	x0, x3, #3
  40d690:	mov	w21, #0x1                   	// #1
  40d694:	sub	x3, x0, x3
  40d698:	ldr	x0, [x2, #8]
  40d69c:	add	x1, x1, x3, lsl #4
  40d6a0:	str	x0, [x1, #24]
  40d6a4:	b	40d630 <ferror@plt+0x9d90>
  40d6a8:	mov	w21, #0x1                   	// #1
  40d6ac:	b	40d630 <ferror@plt+0x9d90>
  40d6b0:	stp	x29, x30, [sp, #-80]!
  40d6b4:	adrp	x3, 46a000 <_bfd_std_section+0x3120>
  40d6b8:	mov	x29, sp
  40d6bc:	ldr	w3, [x3, #632]
  40d6c0:	stp	x19, x20, [sp, #16]
  40d6c4:	mov	x19, x1
  40d6c8:	mov	x20, x2
  40d6cc:	cbnz	w3, 40d794 <ferror@plt+0x9ef4>
  40d6d0:	mov	x1, #0x50                  	// #80
  40d6d4:	sub	x0, x1, x0
  40d6d8:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  40d6dc:	movk	x1, #0xaaab
  40d6e0:	umulh	x0, x0, x1
  40d6e4:	cmp	x2, x0, lsr #1
  40d6e8:	b.cc	40d794 <ferror@plt+0x9ef4>  // b.lo, b.ul, b.last
  40d6ec:	stp	x21, x22, [sp, #32]
  40d6f0:	adrp	x21, 43e000 <warn@@Base+0x7468>
  40d6f4:	mov	x22, #0x0                   	// #0
  40d6f8:	add	x21, x21, #0x2e0
  40d6fc:	cbz	x2, 40d7bc <ferror@plt+0x9f1c>
  40d700:	stp	x23, x24, [sp, #48]
  40d704:	mov	x24, #0x4ec5                	// #20165
  40d708:	mov	x23, #0x89d8                	// #35288
  40d70c:	movk	x24, #0xc4ec, lsl #16
  40d710:	movk	x23, #0xd89d, lsl #16
  40d714:	movk	x24, #0xec4e, lsl #32
  40d718:	movk	x23, #0x9d89, lsl #32
  40d71c:	movk	x24, #0x4ec4, lsl #48
  40d720:	movk	x23, #0x9d8, lsl #48
  40d724:	str	x25, [sp, #64]
  40d728:	adrp	x25, 466000 <_sch_istable+0x1478>
  40d72c:	b	40d748 <ferror@plt+0x9ea8>
  40d730:	ldrb	w1, [x19, x22]
  40d734:	mov	x0, x21
  40d738:	add	x22, x22, #0x1
  40d73c:	bl	4037a0 <printf@plt>
  40d740:	cmp	x20, x22
  40d744:	b.eq	40d77c <ferror@plt+0x9edc>  // b.none
  40d748:	mul	x0, x22, x24
  40d74c:	ror	x0, x0, #1
  40d750:	cmp	x0, x23
  40d754:	b.hi	40d730 <ferror@plt+0x9e90>  // b.pmore
  40d758:	ldr	x1, [x25, #3800]
  40d75c:	mov	w0, #0xa                   	// #10
  40d760:	bl	4030b0 <putc@plt>
  40d764:	ldrb	w1, [x19, x22]
  40d768:	mov	x0, x21
  40d76c:	add	x22, x22, #0x1
  40d770:	bl	4037a0 <printf@plt>
  40d774:	cmp	x20, x22
  40d778:	b.ne	40d748 <ferror@plt+0x9ea8>  // b.any
  40d77c:	ldp	x19, x20, [sp, #16]
  40d780:	ldp	x21, x22, [sp, #32]
  40d784:	ldp	x23, x24, [sp, #48]
  40d788:	ldr	x25, [sp, #64]
  40d78c:	ldp	x29, x30, [sp], #80
  40d790:	ret
  40d794:	cbz	x20, 40d7c0 <ferror@plt+0x9f20>
  40d798:	add	x20, x19, x20
  40d79c:	stp	x21, x22, [sp, #32]
  40d7a0:	adrp	x21, 43e000 <warn@@Base+0x7468>
  40d7a4:	add	x21, x21, #0x2e0
  40d7a8:	ldrb	w1, [x19], #1
  40d7ac:	mov	x0, x21
  40d7b0:	bl	4037a0 <printf@plt>
  40d7b4:	cmp	x20, x19
  40d7b8:	b.ne	40d7a8 <ferror@plt+0x9f08>  // b.any
  40d7bc:	ldp	x21, x22, [sp, #32]
  40d7c0:	ldp	x19, x20, [sp, #16]
  40d7c4:	ldp	x29, x30, [sp], #80
  40d7c8:	ret
  40d7cc:	nop
  40d7d0:	stp	x29, x30, [sp, #-32]!
  40d7d4:	mov	w2, #0x5                   	// #5
  40d7d8:	mov	x29, sp
  40d7dc:	stp	x19, x20, [sp, #16]
  40d7e0:	mov	x20, x1
  40d7e4:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40d7e8:	add	x1, x1, #0x2e8
  40d7ec:	mov	x19, x0
  40d7f0:	mov	x0, #0x0                   	// #0
  40d7f4:	bl	403700 <dcgettext@plt>
  40d7f8:	bl	4037a0 <printf@plt>
  40d7fc:	sxtw	x0, w0
  40d800:	mov	x2, x20
  40d804:	mov	x1, x19
  40d808:	ldp	x19, x20, [sp, #16]
  40d80c:	ldp	x29, x30, [sp], #32
  40d810:	b	40d6b0 <ferror@plt+0x9e10>
  40d814:	nop
  40d818:	stp	x29, x30, [sp, #-32]!
  40d81c:	mov	x29, sp
  40d820:	str	x19, [sp, #16]
  40d824:	mov	x19, x0
  40d828:	ldr	x0, [x0, #48]
  40d82c:	cbz	x0, 40d840 <ferror@plt+0x9fa0>
  40d830:	mov	w0, #0x1                   	// #1
  40d834:	ldr	x19, [sp, #16]
  40d838:	ldp	x29, x30, [sp], #32
  40d83c:	ret
  40d840:	mov	w2, #0x5                   	// #5
  40d844:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40d848:	add	x1, x1, #0x308
  40d84c:	bl	403700 <dcgettext@plt>
  40d850:	ldr	x1, [x19, #16]
  40d854:	bl	4037a0 <printf@plt>
  40d858:	mov	w0, #0x0                   	// #0
  40d85c:	ldr	x19, [sp, #16]
  40d860:	ldp	x29, x30, [sp], #32
  40d864:	ret
  40d868:	stp	x29, x30, [sp, #-64]!
  40d86c:	mov	x29, sp
  40d870:	stp	x19, x20, [sp, #16]
  40d874:	mov	x19, x0
  40d878:	mov	x20, x2
  40d87c:	mov	x0, #0x0                   	// #0
  40d880:	mov	w2, #0x5                   	// #5
  40d884:	stp	x21, x22, [sp, #32]
  40d888:	mov	x21, x1
  40d88c:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40d890:	add	x1, x1, #0x328
  40d894:	str	x23, [sp, #48]
  40d898:	and	w23, w3, #0xff
  40d89c:	bl	403700 <dcgettext@plt>
  40d8a0:	mov	x1, x21
  40d8a4:	mov	x22, x0
  40d8a8:	mov	w2, #0x0                   	// #0
  40d8ac:	adrp	x0, 449000 <warn@@Base+0x12468>
  40d8b0:	add	x0, x0, #0x920
  40d8b4:	bl	40b9b8 <ferror@plt+0x8118>
  40d8b8:	mov	w1, w23
  40d8bc:	mov	x2, x0
  40d8c0:	mov	x0, x22
  40d8c4:	bl	4037a0 <printf@plt>
  40d8c8:	cmp	x19, x20
  40d8cc:	b.hi	40d920 <ferror@plt+0xa080>  // b.pmore
  40d8d0:	sub	x20, x20, x19
  40d8d4:	cmp	x20, x21
  40d8d8:	csel	x20, x20, x21, ls  // ls = plast
  40d8dc:	cbz	x20, 40d938 <ferror@plt+0xa098>
  40d8e0:	adrp	x22, 46a000 <_bfd_std_section+0x3120>
  40d8e4:	adrp	x21, 43e000 <warn@@Base+0x7468>
  40d8e8:	add	x20, x19, x20
  40d8ec:	add	x22, x22, #0x2b8
  40d8f0:	add	x21, x21, #0x340
  40d8f4:	nop
  40d8f8:	ldr	x2, [x22]
  40d8fc:	mov	x0, x19
  40d900:	mov	w1, #0x1                   	// #1
  40d904:	add	x19, x19, #0x1
  40d908:	blr	x2
  40d90c:	mov	x1, x0
  40d910:	mov	x0, x21
  40d914:	bl	4037a0 <printf@plt>
  40d918:	cmp	x19, x20
  40d91c:	b.ne	40d8f8 <ferror@plt+0xa058>  // b.any
  40d920:	mov	x0, x20
  40d924:	ldp	x19, x20, [sp, #16]
  40d928:	ldp	x21, x22, [sp, #32]
  40d92c:	ldr	x23, [sp, #48]
  40d930:	ldp	x29, x30, [sp], #64
  40d934:	ret
  40d938:	mov	x20, x19
  40d93c:	b	40d920 <ferror@plt+0xa080>
  40d940:	stp	x29, x30, [sp, #-32]!
  40d944:	adrp	x1, 465000 <memcpy@GLIBC_2.17>
  40d948:	add	x1, x1, #0xbf0
  40d94c:	mov	x29, sp
  40d950:	stp	x19, x20, [sp, #16]
  40d954:	mov	x19, x0
  40d958:	ldr	x0, [x1, #1152]
  40d95c:	cbz	x0, 40da08 <ferror@plt+0xa168>
  40d960:	ldr	x1, [x1, #1168]
  40d964:	cmp	x1, x19
  40d968:	b.ls	40d998 <ferror@plt+0xa0f8>  // b.plast
  40d96c:	add	x20, x0, x19
  40d970:	sub	x19, x1, x19
  40d974:	mov	x1, x19
  40d978:	mov	x0, x20
  40d97c:	bl	403020 <strnlen@plt>
  40d980:	cmp	x19, x0
  40d984:	b.eq	40d9ec <ferror@plt+0xa14c>  // b.none
  40d988:	mov	x0, x20
  40d98c:	ldp	x19, x20, [sp, #16]
  40d990:	ldp	x29, x30, [sp], #32
  40d994:	ret
  40d998:	mov	w2, #0x5                   	// #5
  40d99c:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40d9a0:	mov	x0, #0x0                   	// #0
  40d9a4:	add	x1, x1, #0x348
  40d9a8:	bl	403700 <dcgettext@plt>
  40d9ac:	mov	x20, x0
  40d9b0:	mov	w2, #0x0                   	// #0
  40d9b4:	mov	x1, x19
  40d9b8:	adrp	x0, 43c000 <warn@@Base+0x5468>
  40d9bc:	add	x0, x0, #0x550
  40d9c0:	bl	40b9b8 <ferror@plt+0x8118>
  40d9c4:	mov	x1, x0
  40d9c8:	mov	x0, x20
  40d9cc:	bl	436b98 <warn@@Base>
  40d9d0:	ldp	x19, x20, [sp, #16]
  40d9d4:	mov	w2, #0x5                   	// #5
  40d9d8:	ldp	x29, x30, [sp], #32
  40d9dc:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40d9e0:	mov	x0, #0x0                   	// #0
  40d9e4:	add	x1, x1, #0x370
  40d9e8:	b	403700 <dcgettext@plt>
  40d9ec:	ldp	x19, x20, [sp, #16]
  40d9f0:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40d9f4:	ldp	x29, x30, [sp], #32
  40d9f8:	add	x1, x1, #0x388
  40d9fc:	mov	w2, #0x5                   	// #5
  40da00:	mov	x0, #0x0                   	// #0
  40da04:	b	403700 <dcgettext@plt>
  40da08:	ldp	x19, x20, [sp, #16]
  40da0c:	adrp	x1, 43d000 <warn@@Base+0x6468>
  40da10:	ldp	x29, x30, [sp], #32
  40da14:	add	x1, x1, #0x2b8
  40da18:	mov	w2, #0x5                   	// #5
  40da1c:	b	403700 <dcgettext@plt>
  40da20:	stp	x29, x30, [sp, #-32]!
  40da24:	adrp	x1, 465000 <memcpy@GLIBC_2.17>
  40da28:	add	x1, x1, #0xbf0
  40da2c:	mov	x29, sp
  40da30:	stp	x19, x20, [sp, #16]
  40da34:	mov	x19, x0
  40da38:	ldr	x0, [x1, #1264]
  40da3c:	cbz	x0, 40dae8 <ferror@plt+0xa248>
  40da40:	ldr	x1, [x1, #1280]
  40da44:	cmp	x1, x19
  40da48:	b.ls	40da78 <ferror@plt+0xa1d8>  // b.plast
  40da4c:	add	x20, x0, x19
  40da50:	sub	x19, x1, x19
  40da54:	mov	x1, x19
  40da58:	mov	x0, x20
  40da5c:	bl	403020 <strnlen@plt>
  40da60:	cmp	x19, x0
  40da64:	b.eq	40dacc <ferror@plt+0xa22c>  // b.none
  40da68:	mov	x0, x20
  40da6c:	ldp	x19, x20, [sp, #16]
  40da70:	ldp	x29, x30, [sp], #32
  40da74:	ret
  40da78:	mov	w2, #0x5                   	// #5
  40da7c:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40da80:	mov	x0, #0x0                   	// #0
  40da84:	add	x1, x1, #0x3d8
  40da88:	bl	403700 <dcgettext@plt>
  40da8c:	mov	x20, x0
  40da90:	mov	w2, #0x0                   	// #0
  40da94:	mov	x1, x19
  40da98:	adrp	x0, 43c000 <warn@@Base+0x5468>
  40da9c:	add	x0, x0, #0x550
  40daa0:	bl	40b9b8 <ferror@plt+0x8118>
  40daa4:	mov	x1, x0
  40daa8:	mov	x0, x20
  40daac:	bl	436b98 <warn@@Base>
  40dab0:	ldp	x19, x20, [sp, #16]
  40dab4:	mov	w2, #0x5                   	// #5
  40dab8:	ldp	x29, x30, [sp], #32
  40dabc:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40dac0:	mov	x0, #0x0                   	// #0
  40dac4:	add	x1, x1, #0x370
  40dac8:	b	403700 <dcgettext@plt>
  40dacc:	ldp	x19, x20, [sp, #16]
  40dad0:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40dad4:	ldp	x29, x30, [sp], #32
  40dad8:	add	x1, x1, #0x400
  40dadc:	mov	w2, #0x5                   	// #5
  40dae0:	mov	x0, #0x0                   	// #0
  40dae4:	b	403700 <dcgettext@plt>
  40dae8:	ldp	x19, x20, [sp, #16]
  40daec:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40daf0:	ldp	x29, x30, [sp], #32
  40daf4:	add	x1, x1, #0x3b8
  40daf8:	mov	w2, #0x5                   	// #5
  40dafc:	b	403700 <dcgettext@plt>
  40db00:	stp	x29, x30, [sp, #-32]!
  40db04:	mov	x29, sp
  40db08:	stp	x19, x20, [sp, #16]
  40db0c:	mov	x20, x0
  40db10:	bl	438598 <warn@@Base+0x1a00>
  40db14:	mov	x19, x0
  40db18:	cbz	x0, 40db2c <ferror@plt+0xa28c>
  40db1c:	mov	x0, x19
  40db20:	ldp	x19, x20, [sp, #16]
  40db24:	ldp	x29, x30, [sp], #32
  40db28:	ret
  40db2c:	mov	x1, #0xffffffffffffbf80    	// #-16512
  40db30:	add	x2, x20, x1
  40db34:	mov	x1, #0xbf7f                	// #49023
  40db38:	cmp	x2, x1
  40db3c:	b.hi	40db80 <ferror@plt+0xa2e0>  // b.pmore
  40db40:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40db44:	add	x1, x1, #0x430
  40db48:	mov	w2, #0x5                   	// #5
  40db4c:	bl	403700 <dcgettext@plt>
  40db50:	mov	x2, x0
  40db54:	adrp	x1, 467000 <_bfd_std_section+0x120>
  40db58:	add	x1, x1, #0x4f8
  40db5c:	add	x19, x1, #0x498
  40db60:	mov	x3, x20
  40db64:	mov	x0, x19
  40db68:	mov	x1, #0x64                  	// #100
  40db6c:	bl	403160 <snprintf@plt>
  40db70:	mov	x0, x19
  40db74:	ldp	x19, x20, [sp, #16]
  40db78:	ldp	x29, x30, [sp], #32
  40db7c:	ret
  40db80:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40db84:	mov	w2, #0x5                   	// #5
  40db88:	add	x1, x1, #0x448
  40db8c:	b	40db4c <ferror@plt+0xa2ac>
  40db90:	cbz	x0, 40dbe8 <ferror@plt+0xa348>
  40db94:	stp	x29, x30, [sp, #-32]!
  40db98:	mov	x29, sp
  40db9c:	stp	x19, x20, [sp, #16]
  40dba0:	mov	x19, x0
  40dba4:	mov	x0, #0x2001                	// #8193
  40dba8:	cmp	x19, x0
  40dbac:	b.eq	40dbd0 <ferror@plt+0xa330>  // b.none
  40dbb0:	mov	w0, w19
  40dbb4:	bl	438d88 <warn@@Base+0x21f0>
  40dbb8:	mov	x1, x0
  40dbbc:	cbz	x0, 40dbf8 <ferror@plt+0xa358>
  40dbc0:	mov	x0, x1
  40dbc4:	ldp	x19, x20, [sp, #16]
  40dbc8:	ldp	x29, x30, [sp], #32
  40dbcc:	ret
  40dbd0:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40dbd4:	add	x1, x1, #0x470
  40dbd8:	mov	x0, x1
  40dbdc:	ldp	x19, x20, [sp, #16]
  40dbe0:	ldp	x29, x30, [sp], #32
  40dbe4:	ret
  40dbe8:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40dbec:	add	x1, x1, #0x460
  40dbf0:	mov	x0, x1
  40dbf4:	ret
  40dbf8:	mov	w2, #0x5                   	// #5
  40dbfc:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40dc00:	add	x1, x1, #0x498
  40dc04:	bl	403700 <dcgettext@plt>
  40dc08:	adrp	x1, 467000 <_bfd_std_section+0x120>
  40dc0c:	add	x1, x1, #0x4f8
  40dc10:	add	x20, x1, #0x500
  40dc14:	mov	x2, x0
  40dc18:	mov	x1, #0x64                  	// #100
  40dc1c:	mov	x3, x19
  40dc20:	mov	x0, x20
  40dc24:	bl	403160 <snprintf@plt>
  40dc28:	mov	x1, x20
  40dc2c:	b	40dbc0 <ferror@plt+0xa320>
  40dc30:	cbnz	x0, 40dc44 <ferror@plt+0xa3a4>
  40dc34:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40dc38:	add	x1, x1, #0x4b0
  40dc3c:	mov	x0, x1
  40dc40:	ret
  40dc44:	stp	x29, x30, [sp, #-32]!
  40dc48:	mov	x29, sp
  40dc4c:	stp	x19, x20, [sp, #16]
  40dc50:	mov	x20, x0
  40dc54:	bl	438ae0 <warn@@Base+0x1f48>
  40dc58:	mov	x1, x0
  40dc5c:	cbz	x0, 40dc70 <ferror@plt+0xa3d0>
  40dc60:	mov	x0, x1
  40dc64:	ldp	x19, x20, [sp, #16]
  40dc68:	ldp	x29, x30, [sp], #32
  40dc6c:	ret
  40dc70:	mov	w2, #0x5                   	// #5
  40dc74:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40dc78:	add	x1, x1, #0x4c8
  40dc7c:	bl	403700 <dcgettext@plt>
  40dc80:	adrp	x1, 467000 <_bfd_std_section+0x120>
  40dc84:	add	x1, x1, #0x4f8
  40dc88:	add	x19, x1, #0x568
  40dc8c:	mov	x2, x0
  40dc90:	mov	x1, #0x64                  	// #100
  40dc94:	mov	x3, x20
  40dc98:	mov	x0, x19
  40dc9c:	bl	403160 <snprintf@plt>
  40dca0:	mov	x1, x19
  40dca4:	b	40dc60 <ferror@plt+0xa3c0>
  40dca8:	stp	x29, x30, [sp, #-80]!
  40dcac:	mov	x29, sp
  40dcb0:	stp	x19, x20, [sp, #16]
  40dcb4:	mov	w19, w1
  40dcb8:	and	w1, w1, #0x7
  40dcbc:	stp	x21, x22, [sp, #32]
  40dcc0:	sub	w1, w1, #0x2
  40dcc4:	mov	x20, x4
  40dcc8:	stp	x23, x24, [sp, #48]
  40dccc:	cmp	w1, #0x2
  40dcd0:	mov	x24, x2
  40dcd4:	stp	x25, x26, [sp, #64]
  40dcd8:	mov	x23, x3
  40dcdc:	mov	x26, x0
  40dce0:	ldr	x22, [x0]
  40dce4:	b.hi	40dd58 <ferror@plt+0xa4b8>  // b.pmore
  40dce8:	adrp	x2, 445000 <warn@@Base+0xe468>
  40dcec:	add	x2, x2, #0xc40
  40dcf0:	add	x2, x2, #0xa00
  40dcf4:	ldr	w21, [x2, w1, uxtw #2]
  40dcf8:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40dcfc:	add	x1, x1, #0x4e0
  40dd00:	add	x25, x22, w21, uxtw
  40dd04:	cmp	x25, x20
  40dd08:	b.cs	40dd74 <ferror@plt+0xa4d4>  // b.hs, b.nlast
  40dd0c:	cmp	w21, #0x8
  40dd10:	b.hi	40ddcc <ferror@plt+0xa52c>  // b.pmore
  40dd14:	cbz	w21, 40de08 <ferror@plt+0xa568>
  40dd18:	tbnz	w19, #3, 40ddbc <ferror@plt+0xa51c>
  40dd1c:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  40dd20:	mov	w1, w21
  40dd24:	mov	x0, x22
  40dd28:	ldr	x2, [x2, #696]
  40dd2c:	blr	x2
  40dd30:	and	w19, w19, #0x70
  40dd34:	cmp	w19, #0x10
  40dd38:	b.eq	40dda4 <ferror@plt+0xa504>  // b.none
  40dd3c:	str	x25, [x26]
  40dd40:	ldp	x19, x20, [sp, #16]
  40dd44:	ldp	x21, x22, [sp, #32]
  40dd48:	ldp	x23, x24, [sp, #48]
  40dd4c:	ldp	x25, x26, [sp, #64]
  40dd50:	ldp	x29, x30, [sp], #80
  40dd54:	ret
  40dd58:	adrp	x0, 46a000 <_bfd_std_section+0x3120>
  40dd5c:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40dd60:	add	x1, x1, #0x4e0
  40dd64:	ldr	w21, [x0, #636]
  40dd68:	add	x25, x22, w21, uxtw
  40dd6c:	cmp	x25, x20
  40dd70:	b.cc	40dd0c <ferror@plt+0xa46c>  // b.lo, b.ul, b.last
  40dd74:	mov	w2, #0x5                   	// #5
  40dd78:	mov	x0, #0x0                   	// #0
  40dd7c:	bl	403700 <dcgettext@plt>
  40dd80:	bl	436b98 <warn@@Base>
  40dd84:	str	x20, [x26]
  40dd88:	mov	x0, #0x0                   	// #0
  40dd8c:	ldp	x19, x20, [sp, #16]
  40dd90:	ldp	x21, x22, [sp, #32]
  40dd94:	ldp	x23, x24, [sp, #48]
  40dd98:	ldp	x25, x26, [sp, #64]
  40dd9c:	ldp	x29, x30, [sp], #80
  40dda0:	ret
  40dda4:	ldr	x2, [x24]
  40dda8:	ldr	x1, [x23]
  40ddac:	sub	x22, x22, x2
  40ddb0:	add	x22, x22, x1
  40ddb4:	add	x0, x0, x22
  40ddb8:	b	40dd3c <ferror@plt+0xa49c>
  40ddbc:	mov	w1, w21
  40ddc0:	mov	x0, x22
  40ddc4:	bl	436f70 <warn@@Base+0x3d8>
  40ddc8:	b	40dd30 <ferror@plt+0xa490>
  40ddcc:	mov	w2, #0x5                   	// #5
  40ddd0:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40ddd4:	mov	x0, #0x0                   	// #0
  40ddd8:	add	x1, x1, #0x510
  40dddc:	bl	403700 <dcgettext@plt>
  40dde0:	mov	w1, w21
  40dde4:	bl	436b98 <warn@@Base>
  40dde8:	str	x20, [x26]
  40ddec:	mov	x0, #0x0                   	// #0
  40ddf0:	ldp	x19, x20, [sp, #16]
  40ddf4:	ldp	x21, x22, [sp, #32]
  40ddf8:	ldp	x23, x24, [sp, #48]
  40ddfc:	ldp	x25, x26, [sp, #64]
  40de00:	ldp	x29, x30, [sp], #80
  40de04:	ret
  40de08:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40de0c:	add	x1, x1, #0x540
  40de10:	mov	w2, #0x5                   	// #5
  40de14:	mov	x0, #0x0                   	// #0
  40de18:	bl	403700 <dcgettext@plt>
  40de1c:	bl	436b98 <warn@@Base>
  40de20:	str	x20, [x26]
  40de24:	mov	x0, #0x0                   	// #0
  40de28:	b	40dd8c <ferror@plt+0xa4ec>
  40de2c:	nop
  40de30:	stp	x29, x30, [sp, #-128]!
  40de34:	mov	x29, sp
  40de38:	stp	x19, x20, [sp, #16]
  40de3c:	mov	x19, x1
  40de40:	mov	x20, x4
  40de44:	stp	x21, x22, [sp, #32]
  40de48:	mov	x1, x4
  40de4c:	mov	x22, x0
  40de50:	stp	x27, x28, [sp, #80]
  40de54:	mov	x21, x3
  40de58:	mov	x0, x19
  40de5c:	blr	x2
  40de60:	mov	x28, x0
  40de64:	cbz	x0, 40e024 <ferror@plt+0xa784>
  40de68:	mov	x0, x22
  40de6c:	stp	x23, x24, [sp, #48]
  40de70:	bl	403140 <lrealpath@plt>
  40de74:	mov	x27, x0
  40de78:	bl	402fd0 <strlen@plt>
  40de7c:	mov	x19, x0
  40de80:	b	40de94 <ferror@plt+0xa5f4>
  40de84:	ldrb	w2, [x27, x1]
  40de88:	cmp	w2, #0x2f
  40de8c:	b.eq	40dfac <ferror@plt+0xa70c>  // b.none
  40de90:	mov	x19, x1
  40de94:	sub	x1, x19, #0x1
  40de98:	cbnz	x19, 40de84 <ferror@plt+0xa5e4>
  40de9c:	mov	x0, x27
  40dea0:	strb	wzr, [x0]
  40dea4:	mov	x0, x28
  40dea8:	bl	402fd0 <strlen@plt>
  40deac:	add	x19, x19, x0
  40deb0:	mov	x23, x0
  40deb4:	add	x0, x19, #0x33
  40deb8:	bl	4031d0 <malloc@plt>
  40debc:	mov	x19, x0
  40dec0:	cbz	x0, 40e2a0 <ferror@plt+0xaa00>
  40dec4:	add	x2, x23, #0x1
  40dec8:	mov	x1, x28
  40decc:	bl	402f70 <memcpy@plt>
  40ded0:	mov	x1, x20
  40ded4:	mov	x0, x19
  40ded8:	blr	x21
  40dedc:	cbnz	w0, 40df38 <ferror@plt+0xa698>
  40dee0:	mov	x2, x28
  40dee4:	adrp	x23, 43e000 <warn@@Base+0x7468>
  40dee8:	add	x23, x23, #0x598
  40deec:	mov	x0, x19
  40def0:	mov	x1, x23
  40def4:	bl	4030a0 <sprintf@plt>
  40def8:	mov	x1, x20
  40defc:	mov	x0, x19
  40df00:	blr	x21
  40df04:	cbnz	w0, 40df38 <ferror@plt+0xa698>
  40df08:	mov	x3, x28
  40df0c:	mov	x2, x27
  40df10:	adrp	x24, 441000 <warn@@Base+0xa468>
  40df14:	add	x24, x24, #0x930
  40df18:	mov	x1, x24
  40df1c:	mov	x0, x19
  40df20:	bl	4030a0 <sprintf@plt>
  40df24:	mov	x1, x20
  40df28:	mov	x0, x19
  40df2c:	blr	x21
  40df30:	cbz	w0, 40dfb4 <ferror@plt+0xa714>
  40df34:	nop
  40df38:	mov	x0, x27
  40df3c:	bl	403510 <free@plt>
  40df40:	mov	x0, x19
  40df44:	bl	40b460 <ferror@plt+0x7bc0>
  40df48:	mov	x28, x0
  40df4c:	cbz	x0, 40e044 <ferror@plt+0xa7a4>
  40df50:	mov	w2, #0x5                   	// #5
  40df54:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40df58:	mov	x0, #0x0                   	// #0
  40df5c:	add	x1, x1, #0x670
  40df60:	bl	403700 <dcgettext@plt>
  40df64:	mov	x2, x19
  40df68:	mov	x1, x22
  40df6c:	bl	4037a0 <printf@plt>
  40df70:	mov	x0, #0x18                  	// #24
  40df74:	bl	4032a0 <xmalloc@plt>
  40df78:	adrp	x1, 467000 <_bfd_std_section+0x120>
  40df7c:	add	x1, x1, #0x4f8
  40df80:	ldp	x23, x24, [sp, #48]
  40df84:	stp	x28, x19, [x0]
  40df88:	ldr	x2, [x1, #1168]
  40df8c:	str	x2, [x0, #16]
  40df90:	str	x0, [x1, #1168]
  40df94:	mov	x0, x28
  40df98:	ldp	x19, x20, [sp, #16]
  40df9c:	ldp	x21, x22, [sp, #32]
  40dfa0:	ldp	x27, x28, [sp, #80]
  40dfa4:	ldp	x29, x30, [sp], #128
  40dfa8:	ret
  40dfac:	add	x0, x27, x19
  40dfb0:	b	40dea0 <ferror@plt+0xa600>
  40dfb4:	mov	x3, x28
  40dfb8:	mov	x2, x27
  40dfbc:	stp	x25, x26, [sp, #64]
  40dfc0:	adrp	x25, 43e000 <warn@@Base+0x7468>
  40dfc4:	add	x25, x25, #0x5a8
  40dfc8:	mov	x1, x25
  40dfcc:	mov	x0, x19
  40dfd0:	bl	4030a0 <sprintf@plt>
  40dfd4:	mov	x1, x20
  40dfd8:	mov	x0, x19
  40dfdc:	blr	x21
  40dfe0:	cbnz	w0, 40e01c <ferror@plt+0xa77c>
  40dfe4:	adrp	x26, 43e000 <warn@@Base+0x7468>
  40dfe8:	add	x26, x26, #0x5b8
  40dfec:	mov	x2, x26
  40dff0:	mov	x3, x28
  40dff4:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40dff8:	add	x0, x0, #0x5c8
  40dffc:	mov	x1, x0
  40e000:	str	x0, [sp, #104]
  40e004:	mov	x0, x19
  40e008:	bl	4030a0 <sprintf@plt>
  40e00c:	mov	x1, x20
  40e010:	mov	x0, x19
  40e014:	blr	x21
  40e018:	cbz	w0, 40e06c <ferror@plt+0xa7cc>
  40e01c:	ldp	x25, x26, [sp, #64]
  40e020:	b	40df38 <ferror@plt+0xa698>
  40e024:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40e028:	mov	w2, #0x5                   	// #5
  40e02c:	add	x1, x1, #0x568
  40e030:	bl	403700 <dcgettext@plt>
  40e034:	ldr	x1, [x19, #16]
  40e038:	cbz	x1, 40e294 <ferror@plt+0xa9f4>
  40e03c:	bl	436b98 <warn@@Base>
  40e040:	b	40df94 <ferror@plt+0xa6f4>
  40e044:	mov	w2, #0x5                   	// #5
  40e048:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40e04c:	add	x1, x1, #0x648
  40e050:	bl	403700 <dcgettext@plt>
  40e054:	mov	x1, x19
  40e058:	bl	436b98 <warn@@Base>
  40e05c:	mov	x0, x19
  40e060:	bl	403510 <free@plt>
  40e064:	ldp	x23, x24, [sp, #48]
  40e068:	b	40df94 <ferror@plt+0xa6f4>
  40e06c:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40e070:	add	x5, x0, #0x5d0
  40e074:	mov	x4, x28
  40e078:	mov	x3, x27
  40e07c:	mov	x2, x26
  40e080:	mov	x1, x5
  40e084:	mov	x0, x19
  40e088:	str	x5, [sp, #112]
  40e08c:	bl	4030a0 <sprintf@plt>
  40e090:	mov	x1, x20
  40e094:	mov	x0, x19
  40e098:	blr	x21
  40e09c:	cbnz	w0, 40e01c <ferror@plt+0xa77c>
  40e0a0:	ldr	x1, [sp, #104]
  40e0a4:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40e0a8:	mov	x3, x28
  40e0ac:	add	x2, x0, #0x5e0
  40e0b0:	mov	x0, x19
  40e0b4:	str	x2, [sp, #120]
  40e0b8:	bl	4030a0 <sprintf@plt>
  40e0bc:	mov	x1, x20
  40e0c0:	mov	x0, x19
  40e0c4:	blr	x21
  40e0c8:	cbnz	w0, 40e01c <ferror@plt+0xa77c>
  40e0cc:	adrp	x2, 43e000 <warn@@Base+0x7468>
  40e0d0:	add	x2, x2, #0x5f8
  40e0d4:	mov	w3, #0x2f                  	// #47
  40e0d8:	strb	w3, [x19, #10]
  40e0dc:	mov	x1, x28
  40e0e0:	add	x0, x19, #0xb
  40e0e4:	ldr	x3, [x2]
  40e0e8:	str	x3, [x19]
  40e0ec:	ldrh	w2, [x2, #8]
  40e0f0:	strh	w2, [x19, #8]
  40e0f4:	bl	403620 <strcpy@plt>
  40e0f8:	mov	x1, x20
  40e0fc:	mov	x0, x19
  40e100:	blr	x21
  40e104:	cbnz	w0, 40e01c <ferror@plt+0xa77c>
  40e108:	mov	w2, #0x5                   	// #5
  40e10c:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40e110:	mov	x0, #0x0                   	// #0
  40e114:	add	x1, x1, #0x608
  40e118:	bl	403700 <dcgettext@plt>
  40e11c:	adrp	x20, 43e000 <warn@@Base+0x7468>
  40e120:	mov	x1, x28
  40e124:	bl	436b98 <warn@@Base>
  40e128:	add	x20, x20, #0x638
  40e12c:	mov	w2, #0x5                   	// #5
  40e130:	mov	x1, x20
  40e134:	mov	x0, #0x0                   	// #0
  40e138:	bl	403700 <dcgettext@plt>
  40e13c:	mov	x1, x19
  40e140:	bl	436b98 <warn@@Base>
  40e144:	ldr	x2, [sp, #120]
  40e148:	mov	x3, x28
  40e14c:	ldr	x21, [sp, #104]
  40e150:	mov	x0, x19
  40e154:	mov	x1, x21
  40e158:	bl	4030a0 <sprintf@plt>
  40e15c:	mov	w2, #0x5                   	// #5
  40e160:	mov	x1, x20
  40e164:	mov	x0, #0x0                   	// #0
  40e168:	bl	403700 <dcgettext@plt>
  40e16c:	mov	x1, x19
  40e170:	bl	436b98 <warn@@Base>
  40e174:	ldr	x1, [sp, #112]
  40e178:	mov	x4, x28
  40e17c:	mov	x3, x27
  40e180:	mov	x2, x26
  40e184:	mov	x0, x19
  40e188:	bl	4030a0 <sprintf@plt>
  40e18c:	mov	w2, #0x5                   	// #5
  40e190:	mov	x1, x20
  40e194:	mov	x0, #0x0                   	// #0
  40e198:	bl	403700 <dcgettext@plt>
  40e19c:	mov	x1, x19
  40e1a0:	bl	436b98 <warn@@Base>
  40e1a4:	mov	x3, x28
  40e1a8:	mov	x2, x26
  40e1ac:	mov	x1, x21
  40e1b0:	mov	x0, x19
  40e1b4:	bl	4030a0 <sprintf@plt>
  40e1b8:	mov	w2, #0x5                   	// #5
  40e1bc:	mov	x1, x20
  40e1c0:	mov	x0, #0x0                   	// #0
  40e1c4:	bl	403700 <dcgettext@plt>
  40e1c8:	mov	x1, x19
  40e1cc:	bl	436b98 <warn@@Base>
  40e1d0:	mov	x3, x28
  40e1d4:	mov	x1, x25
  40e1d8:	mov	x2, x27
  40e1dc:	mov	x0, x19
  40e1e0:	bl	4030a0 <sprintf@plt>
  40e1e4:	mov	w2, #0x5                   	// #5
  40e1e8:	mov	x1, x20
  40e1ec:	mov	x0, #0x0                   	// #0
  40e1f0:	bl	403700 <dcgettext@plt>
  40e1f4:	mov	x1, x19
  40e1f8:	bl	436b98 <warn@@Base>
  40e1fc:	mov	x3, x28
  40e200:	mov	x1, x24
  40e204:	mov	x2, x27
  40e208:	mov	x0, x19
  40e20c:	bl	4030a0 <sprintf@plt>
  40e210:	mov	w2, #0x5                   	// #5
  40e214:	mov	x1, x20
  40e218:	mov	x0, #0x0                   	// #0
  40e21c:	bl	403700 <dcgettext@plt>
  40e220:	mov	x1, x19
  40e224:	bl	436b98 <warn@@Base>
  40e228:	mov	x2, x28
  40e22c:	mov	x1, x23
  40e230:	mov	x0, x19
  40e234:	bl	4030a0 <sprintf@plt>
  40e238:	mov	w2, #0x5                   	// #5
  40e23c:	mov	x1, x20
  40e240:	mov	x0, #0x0                   	// #0
  40e244:	bl	403700 <dcgettext@plt>
  40e248:	mov	x1, x19
  40e24c:	bl	436b98 <warn@@Base>
  40e250:	mov	x1, x28
  40e254:	mov	x0, x19
  40e258:	bl	403620 <strcpy@plt>
  40e25c:	mov	x28, #0x0                   	// #0
  40e260:	mov	w2, #0x5                   	// #5
  40e264:	mov	x1, x20
  40e268:	mov	x0, #0x0                   	// #0
  40e26c:	bl	403700 <dcgettext@plt>
  40e270:	mov	x1, x19
  40e274:	bl	436b98 <warn@@Base>
  40e278:	mov	x0, x27
  40e27c:	bl	403510 <free@plt>
  40e280:	mov	x0, x19
  40e284:	bl	403510 <free@plt>
  40e288:	ldp	x23, x24, [sp, #48]
  40e28c:	ldp	x25, x26, [sp, #64]
  40e290:	b	40df94 <ferror@plt+0xa6f4>
  40e294:	ldr	x1, [x19]
  40e298:	bl	436b98 <warn@@Base>
  40e29c:	b	40df94 <ferror@plt+0xa6f4>
  40e2a0:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40e2a4:	add	x1, x1, #0x588
  40e2a8:	mov	w2, #0x5                   	// #5
  40e2ac:	bl	403700 <dcgettext@plt>
  40e2b0:	mov	x28, #0x0                   	// #0
  40e2b4:	bl	436b98 <warn@@Base>
  40e2b8:	mov	x0, x27
  40e2bc:	bl	403510 <free@plt>
  40e2c0:	ldp	x23, x24, [sp, #48]
  40e2c4:	b	40df94 <ferror@plt+0xa6f4>
  40e2c8:	stp	x29, x30, [sp, #-32]!
  40e2cc:	mov	w3, w0
  40e2d0:	mov	x1, #0xf                   	// #15
  40e2d4:	mov	x29, sp
  40e2d8:	str	x19, [sp, #16]
  40e2dc:	adrp	x19, 467000 <_bfd_std_section+0x120>
  40e2e0:	add	x19, x19, #0x4f8
  40e2e4:	adrp	x2, 442000 <warn@@Base+0xb468>
  40e2e8:	add	x19, x19, #0x5d0
  40e2ec:	add	x2, x2, #0x1c8
  40e2f0:	mov	x0, x19
  40e2f4:	bl	403160 <snprintf@plt>
  40e2f8:	mov	x2, x19
  40e2fc:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40e300:	ldr	x19, [sp, #16]
  40e304:	add	x0, x0, #0x6a0
  40e308:	ldp	x29, x30, [sp], #32
  40e30c:	mov	w1, #0x8                   	// #8
  40e310:	b	4037a0 <printf@plt>
  40e314:	nop
  40e318:	stp	x29, x30, [sp, #-32]!
  40e31c:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  40e320:	mov	x29, sp
  40e324:	stp	x19, x20, [sp, #16]
  40e328:	mov	x20, x0
  40e32c:	ldr	w0, [x2, #620]
  40e330:	cbz	w0, 40e368 <ferror@plt+0xaac8>
  40e334:	ldr	x0, [x1]
  40e338:	mov	x19, x1
  40e33c:	cbz	x0, 40e368 <ferror@plt+0xaac8>
  40e340:	mov	w2, #0x5                   	// #5
  40e344:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40e348:	mov	x0, #0x0                   	// #0
  40e34c:	add	x1, x1, #0x6a8
  40e350:	bl	403700 <dcgettext@plt>
  40e354:	ldr	x2, [x19]
  40e358:	ldr	x1, [x20]
  40e35c:	ldp	x19, x20, [sp, #16]
  40e360:	ldp	x29, x30, [sp], #32
  40e364:	b	4037a0 <printf@plt>
  40e368:	mov	w2, #0x5                   	// #5
  40e36c:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40e370:	mov	x0, #0x0                   	// #0
  40e374:	add	x1, x1, #0x6d8
  40e378:	bl	403700 <dcgettext@plt>
  40e37c:	ldr	x1, [x20]
  40e380:	ldp	x19, x20, [sp, #16]
  40e384:	ldp	x29, x30, [sp], #32
  40e388:	b	4037a0 <printf@plt>
  40e38c:	nop
  40e390:	stp	x29, x30, [sp, #-64]!
  40e394:	add	x1, x0, #0x18
  40e398:	mov	x29, sp
  40e39c:	stp	x19, x20, [sp, #16]
  40e3a0:	mov	x19, x0
  40e3a4:	add	x0, x0, #0x10
  40e3a8:	stp	x21, x22, [sp, #32]
  40e3ac:	bl	40e318 <ferror@plt+0xaa78>
  40e3b0:	ldr	x21, [x19, #48]
  40e3b4:	ldr	x22, [x19, #32]
  40e3b8:	mov	x1, x21
  40e3bc:	mov	x0, x22
  40e3c0:	bl	403020 <strnlen@plt>
  40e3c4:	cmp	x21, w0, uxtw
  40e3c8:	b.eq	40e514 <ferror@plt+0xac74>  // b.none
  40e3cc:	mov	w2, #0x5                   	// #5
  40e3d0:	mov	x20, x0
  40e3d4:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40e3d8:	add	x1, x1, #0x728
  40e3dc:	str	x23, [sp, #48]
  40e3e0:	and	x23, x0, #0xffffffff
  40e3e4:	mov	x0, #0x0                   	// #0
  40e3e8:	bl	403700 <dcgettext@plt>
  40e3ec:	mov	x1, x22
  40e3f0:	bl	4037a0 <printf@plt>
  40e3f4:	ldr	x0, [x19, #16]
  40e3f8:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40e3fc:	mov	x2, #0xe                   	// #14
  40e400:	add	x1, x1, #0x748
  40e404:	bl	403220 <strncmp@plt>
  40e408:	mov	w21, w0
  40e40c:	cbz	w0, 40e490 <ferror@plt+0xabf0>
  40e410:	ldr	x0, [x19, #48]
  40e414:	add	w20, w20, #0x1
  40e418:	mov	w2, #0x5                   	// #5
  40e41c:	sub	x20, x0, x20
  40e420:	cmp	x20, #0x13
  40e424:	b.ls	40e544 <ferror@plt+0xaca4>  // b.plast
  40e428:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40e42c:	mov	x0, #0x0                   	// #0
  40e430:	add	x1, x1, #0x7f8
  40e434:	adrp	x22, 466000 <_sch_istable+0x1478>
  40e438:	ldr	x19, [x19, #32]
  40e43c:	bl	403700 <dcgettext@plt>
  40e440:	mov	x1, x20
  40e444:	bl	4037a0 <printf@plt>
  40e448:	add	x1, x23, #0x1
  40e44c:	sxtw	x0, w0
  40e450:	add	x1, x19, x1
  40e454:	mov	x2, x20
  40e458:	bl	40d6b0 <ferror@plt+0x9e10>
  40e45c:	ldr	x1, [x22, #3800]
  40e460:	mov	w0, #0xa                   	// #10
  40e464:	bl	4030b0 <putc@plt>
  40e468:	ldr	x1, [x22, #3800]
  40e46c:	mov	w0, #0xa                   	// #10
  40e470:	mov	w21, #0x1                   	// #1
  40e474:	bl	4030b0 <putc@plt>
  40e478:	ldr	x23, [sp, #48]
  40e47c:	mov	w0, w21
  40e480:	ldp	x19, x20, [sp, #16]
  40e484:	ldp	x21, x22, [sp, #32]
  40e488:	ldp	x29, x30, [sp], #64
  40e48c:	ret
  40e490:	add	w20, w20, #0x4
  40e494:	ldr	x1, [x19, #48]
  40e498:	and	w20, w20, #0xfffffffc
  40e49c:	add	w23, w20, #0x4
  40e4a0:	cmp	x1, w23, uxtw
  40e4a4:	b.cc	40e578 <ferror@plt+0xacd8>  // b.lo, b.ul, b.last
  40e4a8:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  40e4ac:	add	x0, x22, w20, uxtw
  40e4b0:	mov	w1, #0x4                   	// #4
  40e4b4:	adrp	x22, 466000 <_sch_istable+0x1478>
  40e4b8:	ldr	x2, [x2, #696]
  40e4bc:	blr	x2
  40e4c0:	mov	x20, x0
  40e4c4:	mov	w2, #0x5                   	// #5
  40e4c8:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40e4cc:	mov	x0, #0x0                   	// #0
  40e4d0:	add	x1, x1, #0x778
  40e4d4:	bl	403700 <dcgettext@plt>
  40e4d8:	mov	w1, w20
  40e4dc:	bl	4037a0 <printf@plt>
  40e4e0:	ldr	x0, [x19, #48]
  40e4e4:	cmp	x23, x0
  40e4e8:	b.cs	40e468 <ferror@plt+0xabc8>  // b.hs, b.nlast
  40e4ec:	mov	w2, #0x5                   	// #5
  40e4f0:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40e4f4:	mov	x0, #0x0                   	// #0
  40e4f8:	add	x1, x1, #0x790
  40e4fc:	bl	403700 <dcgettext@plt>
  40e500:	ldr	x1, [x19, #48]
  40e504:	sub	x1, x1, x23
  40e508:	bl	436b98 <warn@@Base>
  40e50c:	ldr	x23, [sp, #48]
  40e510:	b	40e47c <ferror@plt+0xabdc>
  40e514:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40e518:	add	x1, x1, #0x6f8
  40e51c:	mov	w2, #0x5                   	// #5
  40e520:	mov	w21, #0x0                   	// #0
  40e524:	mov	x0, #0x0                   	// #0
  40e528:	bl	403700 <dcgettext@plt>
  40e52c:	bl	436b98 <warn@@Base>
  40e530:	mov	w0, w21
  40e534:	ldp	x19, x20, [sp, #16]
  40e538:	ldp	x21, x22, [sp, #32]
  40e53c:	ldp	x29, x30, [sp], #64
  40e540:	ret
  40e544:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40e548:	mov	x0, #0x0                   	// #0
  40e54c:	add	x1, x1, #0x7d0
  40e550:	bl	403700 <dcgettext@plt>
  40e554:	mov	x1, x20
  40e558:	mov	w21, #0x0                   	// #0
  40e55c:	bl	436b98 <warn@@Base>
  40e560:	mov	w0, w21
  40e564:	ldp	x19, x20, [sp, #16]
  40e568:	ldp	x21, x22, [sp, #32]
  40e56c:	ldr	x23, [sp, #48]
  40e570:	ldp	x29, x30, [sp], #64
  40e574:	ret
  40e578:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40e57c:	add	x1, x1, #0x758
  40e580:	mov	w2, #0x5                   	// #5
  40e584:	mov	x0, #0x0                   	// #0
  40e588:	bl	403700 <dcgettext@plt>
  40e58c:	bl	436b98 <warn@@Base>
  40e590:	ldr	x23, [sp, #48]
  40e594:	b	40e47c <ferror@plt+0xabdc>
  40e598:	stp	x29, x30, [sp, #-160]!
  40e59c:	add	x1, x0, #0x18
  40e5a0:	mov	x29, sp
  40e5a4:	stp	x19, x20, [sp, #16]
  40e5a8:	mov	x19, x0
  40e5ac:	add	x0, x0, #0x10
  40e5b0:	ldr	x20, [x19, #32]
  40e5b4:	bl	40e318 <ferror@plt+0xaa78>
  40e5b8:	ldr	x0, [x19, #48]
  40e5bc:	cmp	x0, #0x17
  40e5c0:	b.ls	40eb64 <ferror@plt+0xb2c4>  // b.plast
  40e5c4:	mov	w1, #0x4                   	// #4
  40e5c8:	mov	x0, x20
  40e5cc:	stp	x21, x22, [sp, #32]
  40e5d0:	bl	436dd8 <warn@@Base+0x240>
  40e5d4:	mov	w2, #0x5                   	// #5
  40e5d8:	mov	x21, x0
  40e5dc:	and	x22, x0, #0xffffffff
  40e5e0:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40e5e4:	mov	x0, #0x0                   	// #0
  40e5e8:	add	x1, x1, #0x840
  40e5ec:	bl	403700 <dcgettext@plt>
  40e5f0:	mov	x1, x22
  40e5f4:	bl	4037a0 <printf@plt>
  40e5f8:	sub	w0, w21, #0x3
  40e5fc:	cmp	w0, #0x5
  40e600:	b.hi	40ebf4 <ferror@plt+0xb354>  // b.pmore
  40e604:	stp	x23, x24, [sp, #48]
  40e608:	cmp	w21, #0x3
  40e60c:	stp	x25, x26, [sp, #64]
  40e610:	stp	x27, x28, [sp, #80]
  40e614:	b.eq	40eb90 <ferror@plt+0xb2f0>  // b.none
  40e618:	cmp	w21, #0x4
  40e61c:	b.eq	40eba8 <ferror@plt+0xb308>  // b.none
  40e620:	cmp	w21, #0x5
  40e624:	b.eq	40ebc0 <ferror@plt+0xb320>  // b.none
  40e628:	cmp	w21, #0x6
  40e62c:	b.eq	40ebd8 <ferror@plt+0xb338>  // b.none
  40e630:	mov	w1, #0x4                   	// #4
  40e634:	add	x0, x20, #0x4
  40e638:	bl	436dd8 <warn@@Base+0x240>
  40e63c:	mov	x27, x0
  40e640:	mov	w1, #0x4                   	// #4
  40e644:	add	x0, x20, #0x8
  40e648:	bl	436dd8 <warn@@Base+0x240>
  40e64c:	mov	x26, x0
  40e650:	mov	w1, #0x4                   	// #4
  40e654:	add	x0, x20, #0xc
  40e658:	bl	436dd8 <warn@@Base+0x240>
  40e65c:	mov	x22, x0
  40e660:	mov	w1, #0x4                   	// #4
  40e664:	add	x0, x20, #0x10
  40e668:	bl	436dd8 <warn@@Base+0x240>
  40e66c:	mov	x21, x0
  40e670:	mov	w1, #0x4                   	// #4
  40e674:	add	x0, x20, #0x14
  40e678:	bl	436dd8 <warn@@Base+0x240>
  40e67c:	and	x24, x27, #0xffffffff
  40e680:	ldr	x1, [x19, #48]
  40e684:	mov	x23, x0
  40e688:	cmp	x1, w27, uxtw
  40e68c:	b.cc	40eb28 <ferror@plt+0xb288>  // b.lo, b.ul, b.last
  40e690:	cmp	x1, w26, uxtw
  40e694:	and	x28, x26, #0xffffffff
  40e698:	b.cc	40eb28 <ferror@plt+0xb288>  // b.lo, b.ul, b.last
  40e69c:	cmp	x1, w22, uxtw
  40e6a0:	and	x25, x22, #0xffffffff
  40e6a4:	b.cc	40eb28 <ferror@plt+0xb288>  // b.lo, b.ul, b.last
  40e6a8:	and	x0, x21, #0xffffffff
  40e6ac:	str	x0, [sp, #120]
  40e6b0:	cmp	x1, w21, uxtw
  40e6b4:	b.cc	40eb28 <ferror@plt+0xb288>  // b.lo, b.ul, b.last
  40e6b8:	and	x0, x23, #0xffffffff
  40e6bc:	str	x0, [sp, #144]
  40e6c0:	cmp	x1, w23, uxtw
  40e6c4:	b.cc	40eb28 <ferror@plt+0xb288>  // b.lo, b.ul, b.last
  40e6c8:	cmp	w27, w26
  40e6cc:	b.hi	40ec80 <ferror@plt+0xb3e0>  // b.pmore
  40e6d0:	cmp	w26, w22
  40e6d4:	b.hi	40eca4 <ferror@plt+0xb404>  // b.pmore
  40e6d8:	cmp	w22, w21
  40e6dc:	b.hi	40ec24 <ferror@plt+0xb384>  // b.pmore
  40e6e0:	sub	w0, w21, w22
  40e6e4:	str	w0, [sp, #116]
  40e6e8:	str	w23, [sp, #152]
  40e6ec:	cmp	w21, w23
  40e6f0:	b.hi	40ece4 <ferror@plt+0xb444>  // b.pmore
  40e6f4:	ldr	x0, [x19, #32]
  40e6f8:	sub	w2, w21, w22
  40e6fc:	add	x25, x20, x25
  40e700:	add	x2, x25, w2, uxtw
  40e704:	add	x1, x0, x1
  40e708:	cmp	x2, x1
  40e70c:	b.hi	40ecc8 <ferror@plt+0xb428>  // b.pmore
  40e710:	sub	w0, w26, w27
  40e714:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40e718:	mov	w3, w0
  40e71c:	add	x1, x1, #0xa90
  40e720:	str	w3, [sp, #156]
  40e724:	mov	w2, #0x5                   	// #5
  40e728:	lsr	w3, w3, #3
  40e72c:	mov	x0, #0x0                   	// #0
  40e730:	mov	w27, w3
  40e734:	str	w3, [sp, #128]
  40e738:	bl	403700 <dcgettext@plt>
  40e73c:	bl	4037a0 <printf@plt>
  40e740:	cbz	w27, 40e7c8 <ferror@plt+0xaf28>
  40e744:	adrp	x27, 43e000 <warn@@Base+0x7468>
  40e748:	add	x24, x20, x24
  40e74c:	add	x0, x27, #0xab0
  40e750:	mov	w27, #0x0                   	// #0
  40e754:	str	x0, [sp, #136]
  40e758:	lsl	w2, w27, #3
  40e75c:	mov	w1, #0x8                   	// #8
  40e760:	add	x0, x24, x2
  40e764:	str	x2, [sp, #96]
  40e768:	bl	436dd8 <warn@@Base+0x240>
  40e76c:	mov	x6, x0
  40e770:	ldr	x2, [sp, #96]
  40e774:	mov	w1, #0x8                   	// #8
  40e778:	str	x6, [sp, #104]
  40e77c:	add	x0, x2, #0x8
  40e780:	add	x0, x24, x0
  40e784:	bl	436dd8 <warn@@Base+0x240>
  40e788:	ldr	x1, [sp, #136]
  40e78c:	mov	x3, x0
  40e790:	mov	w2, #0x5                   	// #5
  40e794:	mov	x0, #0x0                   	// #0
  40e798:	str	x3, [sp, #96]
  40e79c:	bl	403700 <dcgettext@plt>
  40e7a0:	ldp	x3, x6, [sp, #96]
  40e7a4:	lsr	w1, w27, #1
  40e7a8:	add	w27, w27, #0x2
  40e7ac:	add	x3, x6, x3
  40e7b0:	mov	x2, x6
  40e7b4:	sub	x3, x3, #0x1
  40e7b8:	bl	4037a0 <printf@plt>
  40e7bc:	ldr	w0, [sp, #128]
  40e7c0:	cmp	w0, w27
  40e7c4:	b.hi	40e758 <ferror@plt+0xaeb8>  // b.pmore
  40e7c8:	sub	w22, w22, w26
  40e7cc:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40e7d0:	add	x1, x1, #0xaa0
  40e7d4:	mov	w2, #0x5                   	// #5
  40e7d8:	lsr	w3, w22, #3
  40e7dc:	mov	x0, #0x0                   	// #0
  40e7e0:	mov	w22, w3
  40e7e4:	str	w3, [sp, #104]
  40e7e8:	bl	403700 <dcgettext@plt>
  40e7ec:	bl	4037a0 <printf@plt>
  40e7f0:	cbz	w22, 40e898 <ferror@plt+0xaff8>
  40e7f4:	adrp	x27, 43e000 <warn@@Base+0x7468>
  40e7f8:	add	x27, x27, #0xae0
  40e7fc:	add	x24, x20, x28
  40e800:	mov	w28, #0x0                   	// #0
  40e804:	nop
  40e808:	lsl	w26, w28, #3
  40e80c:	mov	w1, #0x8                   	// #8
  40e810:	add	x0, x24, x26
  40e814:	bl	436dd8 <warn@@Base+0x240>
  40e818:	add	x1, x26, #0x8
  40e81c:	mov	x22, x0
  40e820:	add	x0, x24, x1
  40e824:	mov	w1, #0x8                   	// #8
  40e828:	bl	436dd8 <warn@@Base+0x240>
  40e82c:	mov	x3, x0
  40e830:	add	x4, x26, #0x10
  40e834:	mov	w1, #0x8                   	// #8
  40e838:	add	x0, x24, x4
  40e83c:	str	x3, [sp, #96]
  40e840:	bl	436dd8 <warn@@Base+0x240>
  40e844:	mov	x26, x0
  40e848:	mov	x1, x27
  40e84c:	mov	w2, #0x5                   	// #5
  40e850:	mov	x0, #0x0                   	// #0
  40e854:	bl	403700 <dcgettext@plt>
  40e858:	mov	w1, #0xaaab                	// #43691
  40e85c:	mov	x2, x22
  40e860:	movk	w1, #0xaaaa, lsl #16
  40e864:	ldr	x3, [sp, #96]
  40e868:	umull	x1, w28, w1
  40e86c:	add	w28, w28, #0x3
  40e870:	lsr	x1, x1, #33
  40e874:	bl	4037a0 <printf@plt>
  40e878:	mov	w1, #0x8                   	// #8
  40e87c:	mov	x0, x26
  40e880:	bl	40bcd0 <ferror@plt+0x8430>
  40e884:	mov	w0, #0xa                   	// #10
  40e888:	bl	403800 <putchar@plt>
  40e88c:	ldr	w0, [sp, #104]
  40e890:	cmp	w0, w28
  40e894:	b.hi	40e808 <ferror@plt+0xaf68>  // b.pmore
  40e898:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40e89c:	add	x1, x1, #0xac8
  40e8a0:	mov	w2, #0x5                   	// #5
  40e8a4:	mov	x0, #0x0                   	// #0
  40e8a8:	bl	403700 <dcgettext@plt>
  40e8ac:	bl	4037a0 <printf@plt>
  40e8b0:	ldr	w0, [sp, #116]
  40e8b4:	cbz	w0, 40e95c <ferror@plt+0xb0bc>
  40e8b8:	ldr	w0, [sp, #116]
  40e8bc:	adrp	x22, 43e000 <warn@@Base+0x7468>
  40e8c0:	mov	w28, #0x0                   	// #0
  40e8c4:	add	x22, x22, #0xb08
  40e8c8:	sub	w0, w0, #0x14
  40e8cc:	str	w0, [sp, #96]
  40e8d0:	b	40e8e0 <ferror@plt+0xb040>
  40e8d4:	ldr	w0, [sp, #96]
  40e8d8:	cmp	w28, w0
  40e8dc:	b.hi	40e95c <ferror@plt+0xb0bc>  // b.pmore
  40e8e0:	mov	w27, w28
  40e8e4:	mov	w1, #0x8                   	// #8
  40e8e8:	add	x0, x25, x27
  40e8ec:	bl	436dd8 <warn@@Base+0x240>
  40e8f0:	add	x1, x27, #0x8
  40e8f4:	mov	x24, x0
  40e8f8:	add	x27, x27, #0x10
  40e8fc:	add	x0, x25, x1
  40e900:	mov	w1, #0x8                   	// #8
  40e904:	bl	436dd8 <warn@@Base+0x240>
  40e908:	mov	w1, #0x4                   	// #4
  40e90c:	mov	x26, x0
  40e910:	add	x0, x25, x27
  40e914:	bl	436dd8 <warn@@Base+0x240>
  40e918:	mov	w1, #0x8                   	// #8
  40e91c:	mov	x27, x0
  40e920:	mov	x0, x24
  40e924:	bl	40bcd0 <ferror@plt+0x8430>
  40e928:	mov	x0, x26
  40e92c:	mov	w1, #0x8                   	// #8
  40e930:	bl	40bcd0 <ferror@plt+0x8430>
  40e934:	add	w28, w28, #0x14
  40e938:	mov	w2, #0x5                   	// #5
  40e93c:	mov	x1, x22
  40e940:	mov	x0, #0x0                   	// #0
  40e944:	bl	403700 <dcgettext@plt>
  40e948:	mov	w1, w27
  40e94c:	bl	4037a0 <printf@plt>
  40e950:	ldr	w0, [sp, #116]
  40e954:	cmp	w0, w28
  40e958:	b.hi	40e8d4 <ferror@plt+0xb034>  // b.pmore
  40e95c:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40e960:	add	x1, x1, #0xaf8
  40e964:	sub	w21, w23, w21
  40e968:	mov	w2, #0x5                   	// #5
  40e96c:	mov	x0, #0x0                   	// #0
  40e970:	lsr	w24, w21, #3
  40e974:	bl	403700 <dcgettext@plt>
  40e978:	bl	4037a0 <printf@plt>
  40e97c:	cbz	w24, 40ec48 <ferror@plt+0xb3a8>
  40e980:	ldr	x1, [sp, #144]
  40e984:	adrp	x0, 445000 <warn@@Base+0xe468>
  40e988:	add	x0, x0, #0xc40
  40e98c:	mov	w21, #0x0                   	// #0
  40e990:	add	x22, x20, x1
  40e994:	ldr	w1, [sp, #156]
  40e998:	add	x0, x0, #0xa10
  40e99c:	lsr	w1, w1, #4
  40e9a0:	str	w1, [sp, #116]
  40e9a4:	ldr	x1, [sp, #120]
  40e9a8:	str	x0, [sp, #120]
  40e9ac:	add	x20, x20, x1
  40e9b0:	b	40ea38 <ferror@plt+0xb198>
  40e9b4:	mov	w1, #0x4                   	// #4
  40e9b8:	bl	436dd8 <warn@@Base+0x240>
  40e9bc:	mov	x23, x0
  40e9c0:	add	x25, x25, #0x4
  40e9c4:	mov	w27, w0
  40e9c8:	lsl	w0, w0, #2
  40e9cc:	lsl	w1, w23, #2
  40e9d0:	add	x0, x0, x25
  40e9d4:	cmp	w1, w23
  40e9d8:	add	x0, x22, x0
  40e9dc:	b.cc	40e9f8 <ferror@plt+0xb158>  // b.lo, b.ul, b.last
  40e9e0:	ldr	x1, [x19, #32]
  40e9e4:	ldr	x2, [x19, #48]
  40e9e8:	add	x1, x1, x2
  40e9ec:	cmp	x1, x0
  40e9f0:	ccmp	x22, x0, #0x2, hi  // hi = pmore
  40e9f4:	b.ls	40ed08 <ferror@plt+0xb468>  // b.plast
  40e9f8:	mov	w1, w23
  40e9fc:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40ea00:	add	x0, x0, #0xbe8
  40ea04:	bl	4037a0 <printf@plt>
  40ea08:	mov	w2, #0x5                   	// #5
  40ea0c:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40ea10:	mov	x0, #0x0                   	// #0
  40ea14:	add	x1, x1, #0xc08
  40ea18:	bl	403700 <dcgettext@plt>
  40ea1c:	mov	w2, w21
  40ea20:	mov	w1, w23
  40ea24:	bl	436b98 <warn@@Base>
  40ea28:	add	w21, w21, #0x1
  40ea2c:	add	x20, x20, #0x8
  40ea30:	cmp	w24, w21
  40ea34:	b.eq	40ec48 <ferror@plt+0xb3a8>  // b.none
  40ea38:	mov	w1, #0x4                   	// #4
  40ea3c:	mov	x0, x20
  40ea40:	bl	436dd8 <warn@@Base+0x240>
  40ea44:	mov	x23, x0
  40ea48:	mov	w1, #0x4                   	// #4
  40ea4c:	add	x0, x20, #0x4
  40ea50:	bl	436dd8 <warn@@Base+0x240>
  40ea54:	mov	x26, x0
  40ea58:	orr	w0, w0, w23
  40ea5c:	cbz	w0, 40ea28 <ferror@plt+0xb188>
  40ea60:	add	x3, x22, w23, uxtw
  40ea64:	cmp	x22, x3
  40ea68:	b.hi	40ea80 <ferror@plt+0xb1e0>  // b.pmore
  40ea6c:	ldr	x0, [x19, #32]
  40ea70:	ldr	x1, [x19, #48]
  40ea74:	add	x0, x0, x1
  40ea78:	cmp	x3, x0
  40ea7c:	b.cc	40ec60 <ferror@plt+0xb3c0>  // b.lo, b.ul, b.last
  40ea80:	mov	w2, #0x5                   	// #5
  40ea84:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40ea88:	mov	x0, #0x0                   	// #0
  40ea8c:	add	x1, x1, #0xb10
  40ea90:	bl	403700 <dcgettext@plt>
  40ea94:	mov	w2, w23
  40ea98:	mov	w1, w21
  40ea9c:	bl	4037a0 <printf@plt>
  40eaa0:	mov	w2, #0x5                   	// #5
  40eaa4:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40eaa8:	mov	x0, #0x0                   	// #0
  40eaac:	add	x1, x1, #0xb30
  40eab0:	bl	403700 <dcgettext@plt>
  40eab4:	mov	w2, w21
  40eab8:	mov	w1, w23
  40eabc:	bl	436b98 <warn@@Base>
  40eac0:	add	x0, x22, w26, uxtw
  40eac4:	and	x25, x26, #0xffffffff
  40eac8:	cmp	x22, x0
  40eacc:	b.hi	40eae8 <ferror@plt+0xb248>  // b.pmore
  40ead0:	ldr	x2, [x19, #48]
  40ead4:	ldr	x1, [x19, #32]
  40ead8:	sub	x2, x2, #0x3
  40eadc:	add	x1, x1, x2
  40eae0:	cmp	x0, x1
  40eae4:	b.cc	40e9b4 <ferror@plt+0xb114>  // b.lo, b.ul, b.last
  40eae8:	mov	w2, #0x5                   	// #5
  40eaec:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40eaf0:	add	x1, x0, #0xb80
  40eaf4:	mov	x0, #0x0                   	// #0
  40eaf8:	bl	403700 <dcgettext@plt>
  40eafc:	mov	w1, w26
  40eb00:	bl	4037a0 <printf@plt>
  40eb04:	mov	w2, #0x5                   	// #5
  40eb08:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40eb0c:	mov	x0, #0x0                   	// #0
  40eb10:	add	x1, x1, #0xba0
  40eb14:	bl	403700 <dcgettext@plt>
  40eb18:	mov	w2, w21
  40eb1c:	mov	w1, w26
  40eb20:	bl	436b98 <warn@@Base>
  40eb24:	b	40ea28 <ferror@plt+0xb188>
  40eb28:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40eb2c:	mov	w2, #0x5                   	// #5
  40eb30:	add	x1, x1, #0x940
  40eb34:	mov	x0, #0x0                   	// #0
  40eb38:	bl	403700 <dcgettext@plt>
  40eb3c:	ldr	x1, [x19, #16]
  40eb40:	bl	436b98 <warn@@Base>
  40eb44:	ldp	x21, x22, [sp, #32]
  40eb48:	mov	w0, #0x0                   	// #0
  40eb4c:	ldp	x23, x24, [sp, #48]
  40eb50:	ldp	x25, x26, [sp, #64]
  40eb54:	ldp	x27, x28, [sp, #80]
  40eb58:	ldp	x19, x20, [sp, #16]
  40eb5c:	ldp	x29, x30, [sp], #160
  40eb60:	ret
  40eb64:	mov	w2, #0x5                   	// #5
  40eb68:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40eb6c:	mov	x0, #0x0                   	// #0
  40eb70:	add	x1, x1, #0x818
  40eb74:	bl	403700 <dcgettext@plt>
  40eb78:	ldr	x1, [x19, #16]
  40eb7c:	bl	436b98 <warn@@Base>
  40eb80:	mov	w0, #0x0                   	// #0
  40eb84:	ldp	x19, x20, [sp, #16]
  40eb88:	ldp	x29, x30, [sp], #160
  40eb8c:	ret
  40eb90:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40eb94:	add	x1, x1, #0x870
  40eb98:	mov	w2, #0x5                   	// #5
  40eb9c:	mov	x0, #0x0                   	// #0
  40eba0:	bl	403700 <dcgettext@plt>
  40eba4:	bl	436b98 <warn@@Base>
  40eba8:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40ebac:	add	x1, x1, #0x8a8
  40ebb0:	mov	w2, #0x5                   	// #5
  40ebb4:	mov	x0, #0x0                   	// #0
  40ebb8:	bl	403700 <dcgettext@plt>
  40ebbc:	bl	436b98 <warn@@Base>
  40ebc0:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40ebc4:	add	x1, x1, #0x8e0
  40ebc8:	mov	w2, #0x5                   	// #5
  40ebcc:	mov	x0, #0x0                   	// #0
  40ebd0:	bl	403700 <dcgettext@plt>
  40ebd4:	bl	436b98 <warn@@Base>
  40ebd8:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40ebdc:	add	x1, x1, #0x910
  40ebe0:	mov	w2, #0x5                   	// #5
  40ebe4:	mov	x0, #0x0                   	// #0
  40ebe8:	bl	403700 <dcgettext@plt>
  40ebec:	bl	436b98 <warn@@Base>
  40ebf0:	b	40e630 <ferror@plt+0xad90>
  40ebf4:	mov	w2, #0x5                   	// #5
  40ebf8:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40ebfc:	mov	x0, #0x0                   	// #0
  40ec00:	add	x1, x1, #0x850
  40ec04:	bl	403700 <dcgettext@plt>
  40ec08:	mov	x1, x22
  40ec0c:	bl	436b98 <warn@@Base>
  40ec10:	mov	w0, #0x0                   	// #0
  40ec14:	ldp	x19, x20, [sp, #16]
  40ec18:	ldp	x21, x22, [sp, #32]
  40ec1c:	ldp	x29, x30, [sp], #160
  40ec20:	ret
  40ec24:	mov	w2, #0x5                   	// #5
  40ec28:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40ec2c:	mov	x0, #0x0                   	// #0
  40ec30:	add	x1, x1, #0x9d0
  40ec34:	bl	403700 <dcgettext@plt>
  40ec38:	mov	w2, w22
  40ec3c:	mov	w1, w21
  40ec40:	bl	436b98 <warn@@Base>
  40ec44:	b	40eb44 <ferror@plt+0xb2a4>
  40ec48:	mov	w0, #0x1                   	// #1
  40ec4c:	ldp	x21, x22, [sp, #32]
  40ec50:	ldp	x23, x24, [sp, #48]
  40ec54:	ldp	x25, x26, [sp, #64]
  40ec58:	ldp	x27, x28, [sp, #80]
  40ec5c:	b	40eb58 <ferror@plt+0xb2b8>
  40ec60:	ldr	w0, [sp, #152]
  40ec64:	sub	w1, w1, w0
  40ec68:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40ec6c:	sub	w2, w1, w23
  40ec70:	add	x0, x0, #0xb70
  40ec74:	mov	w1, w21
  40ec78:	bl	4037a0 <printf@plt>
  40ec7c:	b	40eac0 <ferror@plt+0xb220>
  40ec80:	mov	w2, #0x5                   	// #5
  40ec84:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40ec88:	mov	x0, #0x0                   	// #0
  40ec8c:	add	x1, x1, #0x968
  40ec90:	bl	403700 <dcgettext@plt>
  40ec94:	mov	w2, w27
  40ec98:	mov	w1, w26
  40ec9c:	bl	436b98 <warn@@Base>
  40eca0:	b	40eb44 <ferror@plt+0xb2a4>
  40eca4:	mov	w2, #0x5                   	// #5
  40eca8:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40ecac:	mov	x0, #0x0                   	// #0
  40ecb0:	add	x1, x1, #0x998
  40ecb4:	bl	403700 <dcgettext@plt>
  40ecb8:	mov	w2, w26
  40ecbc:	mov	w1, w22
  40ecc0:	bl	436b98 <warn@@Base>
  40ecc4:	b	40eb44 <ferror@plt+0xb2a4>
  40ecc8:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40eccc:	add	x1, x1, #0xa60
  40ecd0:	mov	w2, #0x5                   	// #5
  40ecd4:	mov	x0, #0x0                   	// #0
  40ecd8:	bl	403700 <dcgettext@plt>
  40ecdc:	bl	436b98 <warn@@Base>
  40ece0:	b	40eb44 <ferror@plt+0xb2a4>
  40ece4:	mov	w2, #0x5                   	// #5
  40ece8:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40ecec:	mov	x0, #0x0                   	// #0
  40ecf0:	add	x1, x1, #0xa18
  40ecf4:	bl	403700 <dcgettext@plt>
  40ecf8:	mov	w2, w21
  40ecfc:	mov	w1, w23
  40ed00:	bl	436b98 <warn@@Base>
  40ed04:	b	40eb44 <ferror@plt+0xb2a4>
  40ed08:	cmp	w23, #0x1
  40ed0c:	b.hi	40ee38 <ferror@plt+0xb598>  // b.pmore
  40ed10:	cbz	w23, 40edf0 <ferror@plt+0xb550>
  40ed14:	mov	w1, #0x20                  	// #32
  40ed18:	cmp	w23, #0x1
  40ed1c:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40ed20:	add	x0, x0, #0xc60
  40ed24:	mov	w28, #0x9                   	// #9
  40ed28:	mov	w26, #0x0                   	// #0
  40ed2c:	csel	w28, w28, w1, ne  // ne = any
  40ed30:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40ed34:	add	x1, x1, #0xc48
  40ed38:	stp	x0, x1, [sp, #128]
  40ed3c:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40ed40:	add	x0, x0, #0xc40
  40ed44:	str	x0, [sp, #144]
  40ed48:	lsl	w0, w26, #2
  40ed4c:	mov	w1, #0x4                   	// #4
  40ed50:	add	x0, x0, x25
  40ed54:	add	x0, x22, x0
  40ed58:	bl	436dd8 <warn@@Base+0x240>
  40ed5c:	ldr	w5, [sp, #116]
  40ed60:	lsr	w4, w0, #31
  40ed64:	ubfx	w3, w0, #28, #3
  40ed68:	str	w3, [sp, #96]
  40ed6c:	str	w4, [sp, #104]
  40ed70:	and	w2, w0, #0xffffff
  40ed74:	mov	w1, w28
  40ed78:	cmp	w5, w2
  40ed7c:	ldr	x0, [sp, #136]
  40ed80:	b.hi	40ee28 <ferror@plt+0xb588>  // b.pmore
  40ed84:	ldr	x0, [sp, #144]
  40ed88:	sub	w2, w2, w5
  40ed8c:	bl	4037a0 <printf@plt>
  40ed90:	ldr	w4, [sp, #104]
  40ed94:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40ed98:	mov	w2, #0x5                   	// #5
  40ed9c:	add	x1, x1, #0xc58
  40eda0:	mov	x0, #0x0                   	// #0
  40eda4:	adrp	x3, 43e000 <warn@@Base+0x7468>
  40eda8:	cbz	w4, 40ee1c <ferror@plt+0xb57c>
  40edac:	add	x1, x3, #0xc50
  40edb0:	bl	403700 <dcgettext@plt>
  40edb4:	mov	x3, x0
  40edb8:	ldr	w1, [sp, #96]
  40edbc:	mov	w2, #0x5                   	// #5
  40edc0:	str	x3, [sp, #104]
  40edc4:	mov	x0, #0x0                   	// #0
  40edc8:	ldr	x3, [sp, #120]
  40edcc:	ldr	x1, [x3, x1, lsl #3]
  40edd0:	bl	403700 <dcgettext@plt>
  40edd4:	mov	x2, x0
  40edd8:	ldr	x3, [sp, #104]
  40eddc:	ldr	x0, [sp, #128]
  40ede0:	mov	x1, x3
  40ede4:	bl	4037a0 <printf@plt>
  40ede8:	cmp	w27, #0x1
  40edec:	b.ne	40edfc <ferror@plt+0xb55c>  // b.any
  40edf0:	mov	w0, #0xa                   	// #10
  40edf4:	bl	403800 <putchar@plt>
  40edf8:	b	40ea28 <ferror@plt+0xb188>
  40edfc:	add	w26, w26, #0x1
  40ee00:	mov	w0, #0xa                   	// #10
  40ee04:	bl	403800 <putchar@plt>
  40ee08:	cmp	w27, w26
  40ee0c:	b.hi	40ed48 <ferror@plt+0xb4a8>  // b.pmore
  40ee10:	cmp	w23, #0x1
  40ee14:	b.hi	40ea28 <ferror@plt+0xb188>  // b.pmore
  40ee18:	b	40edf0 <ferror@plt+0xb550>
  40ee1c:	bl	403700 <dcgettext@plt>
  40ee20:	mov	x3, x0
  40ee24:	b	40edb8 <ferror@plt+0xb518>
  40ee28:	and	x2, x2, #0xffffff
  40ee2c:	bl	4037a0 <printf@plt>
  40ee30:	ldr	w4, [sp, #104]
  40ee34:	b	40ed94 <ferror@plt+0xb4f4>
  40ee38:	mov	w0, #0xa                   	// #10
  40ee3c:	bl	403800 <putchar@plt>
  40ee40:	b	40ed14 <ferror@plt+0xb474>
  40ee44:	nop
  40ee48:	stp	x29, x30, [sp, #-112]!
  40ee4c:	mov	x29, sp
  40ee50:	stp	x25, x26, [sp, #64]
  40ee54:	ldr	x25, [x0, #48]
  40ee58:	stp	x19, x20, [sp, #16]
  40ee5c:	mov	x19, x0
  40ee60:	cbz	x25, 40efb4 <ferror@plt+0xb714>
  40ee64:	add	x1, x0, #0x18
  40ee68:	add	x0, x0, #0x10
  40ee6c:	stp	x21, x22, [sp, #32]
  40ee70:	adrp	x22, 43e000 <warn@@Base+0x7468>
  40ee74:	add	x22, x22, #0xc80
  40ee78:	stp	x23, x24, [sp, #48]
  40ee7c:	adrp	x23, 43b000 <warn@@Base+0x4468>
  40ee80:	add	x23, x23, #0xf68
  40ee84:	stp	x27, x28, [sp, #80]
  40ee88:	adrp	x28, 43e000 <warn@@Base+0x7468>
  40ee8c:	add	x28, x28, #0xc70
  40ee90:	ldp	x21, x26, [x19, #32]
  40ee94:	bl	40e318 <ferror@plt+0xaa78>
  40ee98:	adrp	x27, 466000 <_sch_istable+0x1478>
  40ee9c:	add	x0, x27, #0xed8
  40eea0:	str	x0, [sp, #104]
  40eea4:	nop
  40eea8:	cmp	x25, #0x10
  40eeac:	mov	x24, #0x10                  	// #16
  40eeb0:	csel	x24, x25, x24, ls  // ls = plast
  40eeb4:	mov	x1, x26
  40eeb8:	mov	w20, w24
  40eebc:	mov	x0, x28
  40eec0:	mov	x19, #0x0                   	// #0
  40eec4:	bl	4037a0 <printf@plt>
  40eec8:	b	40eef0 <ferror@plt+0xb650>
  40eecc:	ldrb	w1, [x21, x19]
  40eed0:	mov	x0, x22
  40eed4:	add	x19, x19, #0x1
  40eed8:	bl	4037a0 <printf@plt>
  40eedc:	and	w2, w27, #0x3
  40eee0:	cmp	w2, #0x3
  40eee4:	b.eq	40ef14 <ferror@plt+0xb674>  // b.none
  40eee8:	cmp	x19, #0x10
  40eeec:	b.eq	40ef24 <ferror@plt+0xb684>  // b.none
  40eef0:	cmp	w20, w19
  40eef4:	mov	w27, w19
  40eef8:	b.gt	40eecc <ferror@plt+0xb62c>
  40eefc:	mov	x0, x23
  40ef00:	bl	4037a0 <printf@plt>
  40ef04:	and	w2, w27, #0x3
  40ef08:	add	x19, x19, #0x1
  40ef0c:	cmp	w2, #0x3
  40ef10:	b.ne	40eee8 <ferror@plt+0xb648>  // b.any
  40ef14:	mov	w0, #0x20                  	// #32
  40ef18:	bl	403800 <putchar@plt>
  40ef1c:	cmp	x19, #0x10
  40ef20:	b.ne	40eef0 <ferror@plt+0xb650>  // b.any
  40ef24:	mov	x19, #0x0                   	// #0
  40ef28:	b	40ef40 <ferror@plt+0xb6a0>
  40ef2c:	mov	w0, w1
  40ef30:	add	x19, x19, #0x1
  40ef34:	bl	403800 <putchar@plt>
  40ef38:	cmp	w20, w19
  40ef3c:	b.le	40ef64 <ferror@plt+0xb6c4>
  40ef40:	ldrb	w1, [x21, x19]
  40ef44:	mov	w0, #0x2e                  	// #46
  40ef48:	sub	w2, w1, #0x20
  40ef4c:	cmp	w2, #0x5f
  40ef50:	b.ls	40ef2c <ferror@plt+0xb68c>  // b.plast
  40ef54:	add	x19, x19, #0x1
  40ef58:	bl	403800 <putchar@plt>
  40ef5c:	cmp	w20, w19
  40ef60:	b.gt	40ef40 <ferror@plt+0xb6a0>
  40ef64:	ldr	x0, [sp, #104]
  40ef68:	add	x21, x21, x24
  40ef6c:	add	x26, x26, x24
  40ef70:	ldr	x1, [x0]
  40ef74:	mov	w0, #0xa                   	// #10
  40ef78:	bl	4030b0 <putc@plt>
  40ef7c:	subs	x25, x25, x24
  40ef80:	b.ne	40eea8 <ferror@plt+0xb608>  // b.any
  40ef84:	ldr	x0, [sp, #104]
  40ef88:	ldr	x1, [x0]
  40ef8c:	mov	w0, #0xa                   	// #10
  40ef90:	bl	4030b0 <putc@plt>
  40ef94:	mov	w0, #0x1                   	// #1
  40ef98:	ldp	x19, x20, [sp, #16]
  40ef9c:	ldp	x21, x22, [sp, #32]
  40efa0:	ldp	x23, x24, [sp, #48]
  40efa4:	ldp	x25, x26, [sp, #64]
  40efa8:	ldp	x27, x28, [sp, #80]
  40efac:	ldp	x29, x30, [sp], #112
  40efb0:	ret
  40efb4:	mov	w2, #0x5                   	// #5
  40efb8:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40efbc:	mov	x0, #0x0                   	// #0
  40efc0:	add	x1, x1, #0x308
  40efc4:	bl	403700 <dcgettext@plt>
  40efc8:	ldr	x1, [x19, #16]
  40efcc:	bl	4037a0 <printf@plt>
  40efd0:	mov	w0, #0x0                   	// #0
  40efd4:	ldp	x19, x20, [sp, #16]
  40efd8:	ldp	x25, x26, [sp, #64]
  40efdc:	ldp	x29, x30, [sp], #112
  40efe0:	ret
  40efe4:	nop
  40efe8:	stp	x29, x30, [sp, #-32]!
  40efec:	mov	x29, sp
  40eff0:	stp	x19, x20, [sp, #16]
  40eff4:	mov	x20, x1
  40eff8:	mov	x19, x2
  40effc:	cbnz	x0, 40f028 <ferror@plt+0xb788>
  40f000:	mov	x3, x1
  40f004:	mov	x0, x19
  40f008:	mov	x1, #0x40                  	// #64
  40f00c:	adrp	x2, 43e000 <warn@@Base+0x7468>
  40f010:	add	x2, x2, #0xc88
  40f014:	bl	403160 <snprintf@plt>
  40f018:	mov	x0, x19
  40f01c:	ldp	x19, x20, [sp, #16]
  40f020:	ldp	x29, x30, [sp], #32
  40f024:	ret
  40f028:	mov	x3, x0
  40f02c:	mov	x1, #0x40                  	// #64
  40f030:	mov	x0, x19
  40f034:	adrp	x2, 43e000 <warn@@Base+0x7468>
  40f038:	add	x2, x2, #0xc88
  40f03c:	bl	403160 <snprintf@plt>
  40f040:	mov	x3, x20
  40f044:	mov	w1, #0x40                  	// #64
  40f048:	adrp	x2, 43e000 <warn@@Base+0x7468>
  40f04c:	sub	w1, w1, w0
  40f050:	add	x2, x2, #0xc90
  40f054:	add	x0, x19, w0, sxtw
  40f058:	bl	403160 <snprintf@plt>
  40f05c:	mov	x0, x19
  40f060:	ldp	x19, x20, [sp, #16]
  40f064:	ldp	x29, x30, [sp], #32
  40f068:	ret
  40f06c:	nop
  40f070:	cmp	w1, #0x0
  40f074:	lsl	w1, w1, #1
  40f078:	sub	w1, w1, #0x1
  40f07c:	mov	x2, x0
  40f080:	mov	w3, #0x3                   	// #3
  40f084:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40f088:	csel	w1, w1, w3, ne  // ne = any
  40f08c:	add	x0, x0, #0xc98
  40f090:	b	4037a0 <printf@plt>
  40f094:	nop
  40f098:	mov	x5, x0
  40f09c:	mov	w8, #0x1                   	// #1
  40f0a0:	mov	w6, #0x0                   	// #0
  40f0a4:	mov	w9, #0x0                   	// #0
  40f0a8:	mov	x0, #0x0                   	// #0
  40f0ac:	mov	w11, #0x3                   	// #3
  40f0b0:	cmp	x5, x1
  40f0b4:	b.cs	40f10c <ferror@plt+0xb86c>  // b.hs, b.nlast
  40f0b8:	ldrb	w7, [x5], #1
  40f0bc:	add	w9, w9, #0x1
  40f0c0:	cmp	w6, #0x3f
  40f0c4:	b.hi	40f120 <ferror@plt+0xb880>  // b.pmore
  40f0c8:	and	x10, x7, #0x7f
  40f0cc:	lsl	x12, x10, x6
  40f0d0:	orr	x0, x0, x12
  40f0d4:	lsr	x12, x0, x6
  40f0d8:	cmp	x10, x12
  40f0dc:	csel	w8, w8, w11, eq  // eq = none
  40f0e0:	add	w6, w6, #0x7
  40f0e4:	tbnz	w7, #7, 40f0b0 <ferror@plt+0xb810>
  40f0e8:	cmp	w6, #0x3f
  40f0ec:	and	w8, w8, #0xfffffffe
  40f0f0:	ccmp	w2, #0x0, #0x4, ls  // ls = plast
  40f0f4:	b.eq	40f10c <ferror@plt+0xb86c>  // b.none
  40f0f8:	mov	x1, #0xffffffffffffffff    	// #-1
  40f0fc:	tst	x7, #0x40
  40f100:	lsl	x1, x1, x6
  40f104:	orr	x1, x0, x1
  40f108:	csel	x0, x1, x0, ne  // ne = any
  40f10c:	cbz	x3, 40f114 <ferror@plt+0xb874>
  40f110:	str	w9, [x3]
  40f114:	cbz	x4, 40f11c <ferror@plt+0xb87c>
  40f118:	str	w8, [x4]
  40f11c:	ret
  40f120:	tst	x7, #0x7f
  40f124:	csel	w8, w8, w11, eq  // eq = none
  40f128:	tbnz	w7, #7, 40f0b0 <ferror@plt+0xb810>
  40f12c:	b	40f0e8 <ferror@plt+0xb848>
  40f130:	stp	x29, x30, [sp, #-96]!
  40f134:	mov	x29, sp
  40f138:	stp	x19, x20, [sp, #16]
  40f13c:	mov	x19, x0
  40f140:	mov	x20, x1
  40f144:	stp	x21, x22, [sp, #32]
  40f148:	adrp	x22, 43e000 <warn@@Base+0x7468>
  40f14c:	add	x22, x22, #0xcb8
  40f150:	stp	x23, x24, [sp, #48]
  40f154:	str	x25, [sp, #64]
  40f158:	cmp	x20, x19
  40f15c:	b.ls	40f2e8 <ferror@plt+0xba48>  // b.plast
  40f160:	mov	x1, x20
  40f164:	mov	x0, x19
  40f168:	mov	w2, #0x0                   	// #0
  40f16c:	add	x4, sp, #0x5c
  40f170:	add	x3, sp, #0x58
  40f174:	bl	40f098 <ferror@plt+0xb7f8>
  40f178:	ldp	w2, w1, [sp, #88]
  40f17c:	mov	x21, x0
  40f180:	add	x19, x19, x2
  40f184:	tbnz	w1, #0, 40f3dc <ferror@plt+0xbb3c>
  40f188:	tbnz	w1, #1, 40f440 <ferror@plt+0xbba0>
  40f18c:	cmp	x20, x19
  40f190:	b.eq	40f3fc <ferror@plt+0xbb5c>  // b.none
  40f194:	cbz	x21, 40f304 <ferror@plt+0xba64>
  40f198:	mov	x1, x20
  40f19c:	mov	x0, x19
  40f1a0:	mov	w2, #0x0                   	// #0
  40f1a4:	add	x4, sp, #0x5c
  40f1a8:	add	x3, sp, #0x58
  40f1ac:	bl	40f098 <ferror@plt+0xb7f8>
  40f1b0:	ldp	w2, w1, [sp, #88]
  40f1b4:	mov	x23, x0
  40f1b8:	add	x19, x19, x2
  40f1bc:	tbnz	w1, #0, 40f41c <ferror@plt+0xbb7c>
  40f1c0:	tbnz	w1, #1, 40f458 <ferror@plt+0xbbb8>
  40f1c4:	cmp	x20, x19
  40f1c8:	b.eq	40f3fc <ferror@plt+0xbb5c>  // b.none
  40f1cc:	ldrb	w24, [x19], #1
  40f1d0:	mov	x0, #0x30                  	// #48
  40f1d4:	bl	4031d0 <malloc@plt>
  40f1d8:	mov	x1, x0
  40f1dc:	cbz	x0, 40f20c <ferror@plt+0xb96c>
  40f1e0:	adrp	x2, 467000 <_bfd_std_section+0x120>
  40f1e4:	add	x2, x2, #0x4f8
  40f1e8:	stp	x21, x23, [x1]
  40f1ec:	ldr	x0, [x2, #32]
  40f1f0:	str	w24, [x1, #16]
  40f1f4:	stp	xzr, xzr, [x1, #24]
  40f1f8:	str	xzr, [x1, #40]
  40f1fc:	cbz	x0, 40f438 <ferror@plt+0xbb98>
  40f200:	ldr	x0, [x2, #40]
  40f204:	str	x1, [x0, #40]
  40f208:	str	x1, [x2, #40]
  40f20c:	adrp	x24, 43e000 <warn@@Base+0x7468>
  40f210:	add	x24, x24, #0xca0
  40f214:	nop
  40f218:	mov	x1, x20
  40f21c:	mov	x0, x19
  40f220:	mov	w2, #0x0                   	// #0
  40f224:	add	x4, sp, #0x5c
  40f228:	add	x3, sp, #0x58
  40f22c:	bl	40f098 <ferror@plt+0xb7f8>
  40f230:	ldp	w2, w1, [sp, #88]
  40f234:	mov	x21, x0
  40f238:	add	x19, x19, x2
  40f23c:	tbnz	w1, #0, 40f2c8 <ferror@plt+0xba28>
  40f240:	tbnz	w1, #1, 40f37c <ferror@plt+0xbadc>
  40f244:	cmp	x20, x19
  40f248:	b.eq	40f2e8 <ferror@plt+0xba48>  // b.none
  40f24c:	mov	x1, x20
  40f250:	mov	x0, x19
  40f254:	mov	w2, #0x0                   	// #0
  40f258:	add	x4, sp, #0x5c
  40f25c:	add	x3, sp, #0x58
  40f260:	bl	40f098 <ferror@plt+0xb7f8>
  40f264:	ldp	w2, w1, [sp, #88]
  40f268:	mov	x23, x0
  40f26c:	add	x19, x19, x2
  40f270:	tbnz	w1, #0, 40f358 <ferror@plt+0xbab8>
  40f274:	tbnz	w1, #1, 40f394 <ferror@plt+0xbaf4>
  40f278:	cmp	x20, x19
  40f27c:	b.eq	40f2e8 <ferror@plt+0xba48>  // b.none
  40f280:	cmp	x23, #0x21
  40f284:	mov	x25, #0xffffffffffffffff    	// #-1
  40f288:	b.eq	40f320 <ferror@plt+0xba80>  // b.none
  40f28c:	mov	x0, #0x20                  	// #32
  40f290:	bl	4031d0 <malloc@plt>
  40f294:	mov	x2, x0
  40f298:	cbz	x0, 40f2c0 <ferror@plt+0xba20>
  40f29c:	adrp	x0, 467000 <_bfd_std_section+0x120>
  40f2a0:	ldr	x1, [x0, #1312]
  40f2a4:	ldr	x0, [x1, #24]
  40f2a8:	stp	x21, x23, [x2]
  40f2ac:	stp	x25, xzr, [x2, #16]
  40f2b0:	cbz	x0, 40f370 <ferror@plt+0xbad0>
  40f2b4:	ldr	x0, [x1, #32]
  40f2b8:	str	x2, [x0, #24]
  40f2bc:	str	x2, [x1, #32]
  40f2c0:	cbnz	x21, 40f218 <ferror@plt+0xb978>
  40f2c4:	b	40f158 <ferror@plt+0xb8b8>
  40f2c8:	mov	x1, x24
  40f2cc:	mov	w2, #0x5                   	// #5
  40f2d0:	mov	x0, #0x0                   	// #0
  40f2d4:	bl	403700 <dcgettext@plt>
  40f2d8:	bl	4365c0 <error@@Base>
  40f2dc:	cmp	x20, x19
  40f2e0:	b.ne	40f24c <ferror@plt+0xb9ac>  // b.any
  40f2e4:	nop
  40f2e8:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40f2ec:	add	x1, x1, #0xcd0
  40f2f0:	mov	w2, #0x5                   	// #5
  40f2f4:	mov	x0, #0x0                   	// #0
  40f2f8:	mov	x19, #0x0                   	// #0
  40f2fc:	bl	403700 <dcgettext@plt>
  40f300:	bl	4365c0 <error@@Base>
  40f304:	mov	x0, x19
  40f308:	ldp	x19, x20, [sp, #16]
  40f30c:	ldp	x21, x22, [sp, #32]
  40f310:	ldp	x23, x24, [sp, #48]
  40f314:	ldr	x25, [sp, #64]
  40f318:	ldp	x29, x30, [sp], #96
  40f31c:	ret
  40f320:	mov	x1, x20
  40f324:	mov	x0, x19
  40f328:	mov	w2, #0x1                   	// #1
  40f32c:	add	x4, sp, #0x5c
  40f330:	add	x3, sp, #0x58
  40f334:	bl	40f098 <ferror@plt+0xb7f8>
  40f338:	ldp	w2, w1, [sp, #88]
  40f33c:	mov	x25, x0
  40f340:	add	x19, x19, x2
  40f344:	tbnz	w1, #0, 40f3ac <ferror@plt+0xbb0c>
  40f348:	tbnz	w1, #1, 40f3c4 <ferror@plt+0xbb24>
  40f34c:	cmp	x20, x19
  40f350:	b.ne	40f28c <ferror@plt+0xb9ec>  // b.any
  40f354:	b	40f2e8 <ferror@plt+0xba48>
  40f358:	mov	x1, x24
  40f35c:	mov	w2, #0x5                   	// #5
  40f360:	mov	x0, #0x0                   	// #0
  40f364:	bl	403700 <dcgettext@plt>
  40f368:	bl	4365c0 <error@@Base>
  40f36c:	b	40f278 <ferror@plt+0xb9d8>
  40f370:	str	x2, [x1, #24]
  40f374:	str	x2, [x1, #32]
  40f378:	b	40f2c0 <ferror@plt+0xba20>
  40f37c:	mov	x1, x22
  40f380:	mov	w2, #0x5                   	// #5
  40f384:	mov	x0, #0x0                   	// #0
  40f388:	bl	403700 <dcgettext@plt>
  40f38c:	bl	4365c0 <error@@Base>
  40f390:	b	40f244 <ferror@plt+0xb9a4>
  40f394:	mov	x1, x22
  40f398:	mov	w2, #0x5                   	// #5
  40f39c:	mov	x0, #0x0                   	// #0
  40f3a0:	bl	403700 <dcgettext@plt>
  40f3a4:	bl	4365c0 <error@@Base>
  40f3a8:	b	40f278 <ferror@plt+0xb9d8>
  40f3ac:	mov	x1, x24
  40f3b0:	mov	w2, #0x5                   	// #5
  40f3b4:	mov	x0, #0x0                   	// #0
  40f3b8:	bl	403700 <dcgettext@plt>
  40f3bc:	bl	4365c0 <error@@Base>
  40f3c0:	b	40f34c <ferror@plt+0xbaac>
  40f3c4:	mov	x1, x22
  40f3c8:	mov	w2, #0x5                   	// #5
  40f3cc:	mov	x0, #0x0                   	// #0
  40f3d0:	bl	403700 <dcgettext@plt>
  40f3d4:	bl	4365c0 <error@@Base>
  40f3d8:	b	40f34c <ferror@plt+0xbaac>
  40f3dc:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40f3e0:	add	x1, x1, #0xca0
  40f3e4:	mov	w2, #0x5                   	// #5
  40f3e8:	mov	x0, #0x0                   	// #0
  40f3ec:	bl	403700 <dcgettext@plt>
  40f3f0:	bl	4365c0 <error@@Base>
  40f3f4:	cmp	x20, x19
  40f3f8:	b.ne	40f194 <ferror@plt+0xb8f4>  // b.any
  40f3fc:	mov	x19, #0x0                   	// #0
  40f400:	mov	x0, x19
  40f404:	ldp	x19, x20, [sp, #16]
  40f408:	ldp	x21, x22, [sp, #32]
  40f40c:	ldp	x23, x24, [sp, #48]
  40f410:	ldr	x25, [sp, #64]
  40f414:	ldp	x29, x30, [sp], #96
  40f418:	ret
  40f41c:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40f420:	add	x1, x1, #0xca0
  40f424:	mov	w2, #0x5                   	// #5
  40f428:	mov	x0, #0x0                   	// #0
  40f42c:	bl	403700 <dcgettext@plt>
  40f430:	bl	4365c0 <error@@Base>
  40f434:	b	40f1c4 <ferror@plt+0xb924>
  40f438:	str	x1, [x2, #32]
  40f43c:	b	40f208 <ferror@plt+0xb968>
  40f440:	mov	x1, x22
  40f444:	mov	w2, #0x5                   	// #5
  40f448:	mov	x0, #0x0                   	// #0
  40f44c:	bl	403700 <dcgettext@plt>
  40f450:	bl	4365c0 <error@@Base>
  40f454:	b	40f18c <ferror@plt+0xb8ec>
  40f458:	mov	x1, x22
  40f45c:	mov	w2, #0x5                   	// #5
  40f460:	mov	x0, #0x0                   	// #0
  40f464:	bl	403700 <dcgettext@plt>
  40f468:	bl	4365c0 <error@@Base>
  40f46c:	b	40f1c4 <ferror@plt+0xb924>
  40f470:	stp	x29, x30, [sp, #-112]!
  40f474:	mov	x2, x0
  40f478:	add	x1, x0, #0x18
  40f47c:	mov	x29, sp
  40f480:	stp	x25, x26, [sp, #64]
  40f484:	add	x0, x0, #0x10
  40f488:	adrp	x26, 467000 <_bfd_std_section+0x120>
  40f48c:	stp	x27, x28, [sp, #80]
  40f490:	add	x26, x26, #0x4f8
  40f494:	ldr	x25, [x2, #32]
  40f498:	str	x2, [sp, #104]
  40f49c:	ldr	x28, [x2, #48]
  40f4a0:	stp	x19, x20, [sp, #16]
  40f4a4:	add	x2, x25, x28
  40f4a8:	stp	x21, x22, [sp, #32]
  40f4ac:	adrp	x22, 43f000 <warn@@Base+0x8468>
  40f4b0:	add	x22, x22, #0x258
  40f4b4:	stp	x23, x24, [sp, #48]
  40f4b8:	str	x2, [sp, #96]
  40f4bc:	bl	40e318 <ferror@plt+0xaa78>
  40f4c0:	bl	40b958 <ferror@plt+0x80b8>
  40f4c4:	ldr	x0, [x26, #32]
  40f4c8:	cbnz	x0, 40f514 <ferror@plt+0xbc74>
  40f4cc:	ldr	x1, [sp, #96]
  40f4d0:	mov	x0, x25
  40f4d4:	bl	40f130 <ferror@plt+0xb890>
  40f4d8:	mov	x19, x0
  40f4dc:	ldr	x1, [x26, #32]
  40f4e0:	cbnz	x1, 40f644 <ferror@plt+0xbda4>
  40f4e4:	mov	x25, x0
  40f4e8:	cbnz	x25, 40f4c0 <ferror@plt+0xbc20>
  40f4ec:	mov	w0, #0xa                   	// #10
  40f4f0:	bl	403800 <putchar@plt>
  40f4f4:	mov	w0, #0x1                   	// #1
  40f4f8:	ldp	x19, x20, [sp, #16]
  40f4fc:	ldp	x21, x22, [sp, #32]
  40f500:	ldp	x23, x24, [sp, #48]
  40f504:	ldp	x25, x26, [sp, #64]
  40f508:	ldp	x27, x28, [sp, #80]
  40f50c:	ldp	x29, x30, [sp], #112
  40f510:	ret
  40f514:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40f518:	mov	w2, #0x5                   	// #5
  40f51c:	add	x1, x0, #0xd00
  40f520:	mov	x0, #0x0                   	// #0
  40f524:	bl	403700 <dcgettext@plt>
  40f528:	ldr	x1, [sp, #104]
  40f52c:	ldr	x1, [x1, #32]
  40f530:	sub	x1, x25, x1
  40f534:	bl	4037a0 <printf@plt>
  40f538:	ldr	x21, [x26, #32]
  40f53c:	cbz	x21, 40f4ec <ferror@plt+0xbc4c>
  40f540:	mov	x25, #0x0                   	// #0
  40f544:	ldp	x19, x0, [x21]
  40f548:	adrp	x23, 43e000 <warn@@Base+0x7468>
  40f54c:	adrp	x24, 43e000 <warn@@Base+0x7468>
  40f550:	add	x23, x23, #0xd38
  40f554:	add	x24, x24, #0xd28
  40f558:	bl	40db00 <ferror@plt+0xa260>
  40f55c:	mov	x20, x0
  40f560:	ldr	w1, [x21, #16]
  40f564:	cbz	w1, 40f62c <ferror@plt+0xbd8c>
  40f568:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40f56c:	mov	w2, #0x5                   	// #5
  40f570:	add	x1, x1, #0xd18
  40f574:	mov	x0, #0x0                   	// #0
  40f578:	bl	403700 <dcgettext@plt>
  40f57c:	mov	x3, x0
  40f580:	mov	x2, x20
  40f584:	mov	x1, x19
  40f588:	mov	x0, x23
  40f58c:	bl	4037a0 <printf@plt>
  40f590:	ldr	x28, [x21, #24]
  40f594:	cbz	x28, 40f610 <ferror@plt+0xbd70>
  40f598:	adrp	x20, 43e000 <warn@@Base+0x7468>
  40f59c:	adrp	x19, 466000 <_sch_istable+0x1478>
  40f5a0:	add	x20, x20, #0xd50
  40f5a4:	add	x19, x19, #0xed8
  40f5a8:	b	40f5c0 <ferror@plt+0xbd20>
  40f5ac:	ldr	x1, [x19]
  40f5b0:	mov	w0, #0xa                   	// #10
  40f5b4:	bl	4030b0 <putc@plt>
  40f5b8:	ldr	x28, [x28, #24]
  40f5bc:	cbz	x28, 40f610 <ferror@plt+0xbd70>
  40f5c0:	ldr	x0, [x28]
  40f5c4:	bl	40db90 <ferror@plt+0xa2f0>
  40f5c8:	mov	x27, x0
  40f5cc:	ldr	x0, [x28, #8]
  40f5d0:	bl	40dc30 <ferror@plt+0xa390>
  40f5d4:	mov	x2, x0
  40f5d8:	mov	x1, x27
  40f5dc:	mov	x0, x20
  40f5e0:	bl	4037a0 <printf@plt>
  40f5e4:	ldr	x0, [x28, #8]
  40f5e8:	cmp	x0, #0x21
  40f5ec:	b.ne	40f5ac <ferror@plt+0xbd0c>  // b.any
  40f5f0:	ldr	x1, [x28, #16]
  40f5f4:	mov	x0, x22
  40f5f8:	bl	4037a0 <printf@plt>
  40f5fc:	ldr	x1, [x19]
  40f600:	mov	w0, #0xa                   	// #10
  40f604:	bl	4030b0 <putc@plt>
  40f608:	ldr	x28, [x28, #24]
  40f60c:	cbnz	x28, 40f5c0 <ferror@plt+0xbd20>
  40f610:	ldr	x21, [x21, #40]
  40f614:	cbz	x21, 40f4e8 <ferror@plt+0xbc48>
  40f618:	ldp	x19, x0, [x21]
  40f61c:	bl	40db00 <ferror@plt+0xa260>
  40f620:	mov	x20, x0
  40f624:	ldr	w1, [x21, #16]
  40f628:	cbnz	w1, 40f568 <ferror@plt+0xbcc8>
  40f62c:	mov	x1, x24
  40f630:	mov	w2, #0x5                   	// #5
  40f634:	mov	x0, #0x0                   	// #0
  40f638:	bl	403700 <dcgettext@plt>
  40f63c:	mov	x3, x0
  40f640:	b	40f580 <ferror@plt+0xbce0>
  40f644:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40f648:	mov	w2, #0x5                   	// #5
  40f64c:	add	x1, x0, #0xd00
  40f650:	mov	x0, #0x0                   	// #0
  40f654:	bl	403700 <dcgettext@plt>
  40f658:	ldr	x1, [sp, #104]
  40f65c:	ldr	x1, [x1, #32]
  40f660:	sub	x1, x25, x1
  40f664:	bl	4037a0 <printf@plt>
  40f668:	ldr	x21, [x26, #32]
  40f66c:	mov	x25, x19
  40f670:	cbnz	x21, 40f544 <ferror@plt+0xbca4>
  40f674:	cbnz	x25, 40f4c0 <ferror@plt+0xbc20>
  40f678:	b	40f4ec <ferror@plt+0xbc4c>
  40f67c:	nop
  40f680:	mov	w13, w3
  40f684:	stp	x29, x30, [sp, #-32]!
  40f688:	mov	x3, x1
  40f68c:	mov	x29, sp
  40f690:	mov	x1, x2
  40f694:	add	x4, sp, #0x1c
  40f698:	mov	w2, w13
  40f69c:	bl	40f098 <ferror@plt+0xb7f8>
  40f6a0:	ldr	w2, [sp, #28]
  40f6a4:	cbnz	w2, 40f6e4 <ferror@plt+0xbe44>
  40f6a8:	cmp	w13, #0x0
  40f6ac:	adrp	x3, 449000 <warn@@Base+0x12468>
  40f6b0:	add	x3, x3, #0x920
  40f6b4:	mov	x1, x0
  40f6b8:	mov	w2, #0x0                   	// #0
  40f6bc:	adrp	x0, 43c000 <warn@@Base+0x5468>
  40f6c0:	add	x0, x0, #0x888
  40f6c4:	csel	x0, x0, x3, ne  // ne = any
  40f6c8:	bl	40b9b8 <ferror@plt+0x8118>
  40f6cc:	mov	x1, x0
  40f6d0:	adrp	x0, 43f000 <warn@@Base+0x8468>
  40f6d4:	add	x0, x0, #0x980
  40f6d8:	bl	4037a0 <printf@plt>
  40f6dc:	ldp	x29, x30, [sp], #32
  40f6e0:	ret
  40f6e4:	tbnz	w2, #0, 40f708 <ferror@plt+0xbe68>
  40f6e8:	tbz	w2, #1, 40f6dc <ferror@plt+0xbe3c>
  40f6ec:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40f6f0:	add	x1, x1, #0xcb8
  40f6f4:	mov	w2, #0x5                   	// #5
  40f6f8:	mov	x0, #0x0                   	// #0
  40f6fc:	bl	403700 <dcgettext@plt>
  40f700:	bl	4365c0 <error@@Base>
  40f704:	b	40f6dc <ferror@plt+0xbe3c>
  40f708:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40f70c:	add	x1, x1, #0xca0
  40f710:	mov	w2, #0x5                   	// #5
  40f714:	mov	x0, #0x0                   	// #0
  40f718:	bl	403700 <dcgettext@plt>
  40f71c:	bl	4365c0 <error@@Base>
  40f720:	ldp	x29, x30, [sp], #32
  40f724:	ret
  40f728:	stp	x29, x30, [sp, #-144]!
  40f72c:	mov	x29, sp
  40f730:	stp	x19, x20, [sp, #16]
  40f734:	add	x19, x0, x4
  40f738:	cmp	x0, x19
  40f73c:	stp	x27, x28, [sp, #80]
  40f740:	str	x6, [sp, #96]
  40f744:	b.cs	411308 <ferror@plt+0xda68>  // b.hs, b.nlast
  40f748:	adrp	x20, 445000 <warn@@Base+0xe468>
  40f74c:	add	x20, x20, #0x420
  40f750:	stp	x21, x22, [sp, #32]
  40f754:	mov	w22, w3
  40f758:	mov	x21, x5
  40f75c:	stp	x23, x24, [sp, #48]
  40f760:	mov	w23, w1
  40f764:	mov	w24, w2
  40f768:	mov	x7, x0
  40f76c:	mov	w27, #0x0                   	// #0
  40f770:	stp	x25, x26, [sp, #64]
  40f774:	adrp	x26, 43f000 <warn@@Base+0x8468>
  40f778:	add	x0, x26, #0x5c0
  40f77c:	str	x0, [sp, #104]
  40f780:	add	x0, x7, #0x1
  40f784:	str	x0, [sp, #120]
  40f788:	ldrb	w26, [x7]
  40f78c:	sub	w1, w26, #0x3
  40f790:	cmp	w1, #0xfa
  40f794:	b.ls	40f7e0 <ferror@plt+0xbf40>  // b.plast
  40f798:	sub	w0, w26, #0xe0
  40f79c:	mov	w2, #0x5                   	// #5
  40f7a0:	cmp	w0, #0x1f
  40f7a4:	b.hi	40f8f8 <ferror@plt+0xc058>  // b.pmore
  40f7a8:	adrp	x1, 43f000 <warn@@Base+0x8468>
  40f7ac:	add	x1, x1, #0x5e0
  40f7b0:	mov	x0, #0x0                   	// #0
  40f7b4:	bl	403700 <dcgettext@plt>
  40f7b8:	mov	w1, w26
  40f7bc:	bl	4037a0 <printf@plt>
  40f7c0:	mov	w0, w27
  40f7c4:	ldp	x19, x20, [sp, #16]
  40f7c8:	ldp	x21, x22, [sp, #32]
  40f7cc:	ldp	x23, x24, [sp, #48]
  40f7d0:	ldp	x25, x26, [sp, #64]
  40f7d4:	ldp	x27, x28, [sp, #80]
  40f7d8:	ldp	x29, x30, [sp], #144
  40f7dc:	ret
  40f7e0:	ldrh	w1, [x20, w1, uxtw #1]
  40f7e4:	adr	x2, 40f7f0 <ferror@plt+0xbf50>
  40f7e8:	add	x1, x2, w1, sxth #2
  40f7ec:	br	x1
  40f7f0:	mov	x1, x19
  40f7f4:	mov	w2, #0x1                   	// #1
  40f7f8:	add	x4, sp, #0x8c
  40f7fc:	add	x3, sp, #0x88
  40f800:	bl	40f098 <ferror@plt+0xb7f8>
  40f804:	mov	x28, x0
  40f808:	ldp	w2, w0, [sp, #136]
  40f80c:	ldr	x1, [sp, #120]
  40f810:	add	x1, x1, x2
  40f814:	str	x1, [sp, #120]
  40f818:	tbnz	w0, #0, 410f40 <ferror@plt+0xd6a0>
  40f81c:	tbnz	w0, #1, 411438 <ferror@plt+0xdb98>
  40f820:	sub	w26, w26, #0x70
  40f824:	mov	w1, #0x1                   	// #1
  40f828:	mov	w0, w26
  40f82c:	bl	40d270 <ferror@plt+0x99d0>
  40f830:	mov	x1, x28
  40f834:	mov	w2, #0x0                   	// #0
  40f838:	mov	x28, x0
  40f83c:	adrp	x0, 43c000 <warn@@Base+0x5468>
  40f840:	add	x0, x0, #0x888
  40f844:	bl	40b9b8 <ferror@plt+0x8118>
  40f848:	mov	x2, x28
  40f84c:	mov	x3, x0
  40f850:	mov	w1, w26
  40f854:	adrp	x0, 43f000 <warn@@Base+0x8468>
  40f858:	add	x0, x0, #0x1e0
  40f85c:	bl	4037a0 <printf@plt>
  40f860:	ldr	x0, [sp, #120]
  40f864:	nop
  40f868:	cmp	x19, x0
  40f86c:	b.hi	40f8b0 <ferror@plt+0xc010>  // b.pmore
  40f870:	ldp	x21, x22, [sp, #32]
  40f874:	ldp	x23, x24, [sp, #48]
  40f878:	ldp	x25, x26, [sp, #64]
  40f87c:	mov	w0, w27
  40f880:	ldp	x19, x20, [sp, #16]
  40f884:	ldp	x27, x28, [sp, #80]
  40f888:	ldp	x29, x30, [sp], #144
  40f88c:	ret
  40f890:	sub	w1, w26, #0x30
  40f894:	adrp	x0, 43f000 <warn@@Base+0x8468>
  40f898:	add	x0, x0, #0x1b8
  40f89c:	bl	4037a0 <printf@plt>
  40f8a0:	ldr	x0, [sp, #120]
  40f8a4:	cmp	x19, x0
  40f8a8:	b.ls	40f870 <ferror@plt+0xbfd0>  // b.plast
  40f8ac:	nop
  40f8b0:	adrp	x0, 43f000 <warn@@Base+0x8468>
  40f8b4:	add	x0, x0, #0x620
  40f8b8:	bl	4037a0 <printf@plt>
  40f8bc:	ldr	x7, [sp, #120]
  40f8c0:	cmp	x7, x19
  40f8c4:	b.cc	40f780 <ferror@plt+0xbee0>  // b.lo, b.ul, b.last
  40f8c8:	b	40f870 <ferror@plt+0xbfd0>
  40f8cc:	sub	w26, w26, #0x50
  40f8d0:	mov	w1, #0x1                   	// #1
  40f8d4:	mov	w0, w26
  40f8d8:	bl	40d270 <ferror@plt+0x99d0>
  40f8dc:	mov	w1, w26
  40f8e0:	mov	x2, x0
  40f8e4:	adrp	x0, 43f000 <warn@@Base+0x8468>
  40f8e8:	add	x0, x0, #0x1c8
  40f8ec:	bl	4037a0 <printf@plt>
  40f8f0:	ldr	x0, [sp, #120]
  40f8f4:	b	40f868 <ferror@plt+0xbfc8>
  40f8f8:	adrp	x1, 43f000 <warn@@Base+0x8468>
  40f8fc:	mov	x0, #0x0                   	// #0
  40f900:	add	x1, x1, #0x600
  40f904:	b	40f7b4 <ferror@plt+0xbf14>
  40f908:	add	x25, sp, #0x88
  40f90c:	mov	x1, x19
  40f910:	mov	x3, x25
  40f914:	mov	w2, #0x0                   	// #0
  40f918:	add	x4, sp, #0x8c
  40f91c:	bl	40f098 <ferror@plt+0xb7f8>
  40f920:	mov	x3, x0
  40f924:	ldp	w2, w0, [sp, #136]
  40f928:	ldr	x1, [sp, #120]
  40f92c:	add	x1, x1, x2
  40f930:	str	x1, [sp, #120]
  40f934:	tbnz	w0, #0, 410f5c <ferror@plt+0xd6bc>
  40f938:	tbnz	w0, #1, 411428 <ferror@plt+0xdb88>
  40f93c:	cmp	w26, #0xa5
  40f940:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40f944:	adrp	x28, 43e000 <warn@@Base+0x7468>
  40f948:	add	x0, x0, #0xe10
  40f94c:	add	x28, x28, #0xdf8
  40f950:	mov	x1, x3
  40f954:	csel	x28, x28, x0, eq  // eq = none
  40f958:	mov	w2, #0x0                   	// #0
  40f95c:	adrp	x0, 449000 <warn@@Base+0x12468>
  40f960:	add	x0, x0, #0x920
  40f964:	str	x3, [sp, #112]
  40f968:	bl	40b9b8 <ferror@plt+0x8118>
  40f96c:	ldr	x3, [sp, #112]
  40f970:	mov	x26, x0
  40f974:	mov	w1, #0x1                   	// #1
  40f978:	mov	w0, w3
  40f97c:	bl	40d270 <ferror@plt+0x99d0>
  40f980:	mov	x3, x0
  40f984:	mov	x1, x28
  40f988:	mov	x2, x26
  40f98c:	adrp	x0, 43f000 <warn@@Base+0x8468>
  40f990:	add	x0, x0, #0x458
  40f994:	bl	4037a0 <printf@plt>
  40f998:	ldr	x0, [sp, #120]
  40f99c:	mov	x1, x19
  40f9a0:	mov	w2, #0x0                   	// #0
  40f9a4:	add	x4, sp, #0x8c
  40f9a8:	mov	x3, x25
  40f9ac:	bl	40f098 <ferror@plt+0xb7f8>
  40f9b0:	mov	x28, x0
  40f9b4:	ldp	w2, w0, [sp, #136]
  40f9b8:	ldr	x1, [sp, #120]
  40f9bc:	add	x1, x1, x2
  40f9c0:	str	x1, [sp, #120]
  40f9c4:	tbnz	w0, #0, 40fa7c <ferror@plt+0xc1dc>
  40f9c8:	tbnz	w0, #1, 410f00 <ferror@plt+0xd660>
  40f9cc:	mov	w2, #0x0                   	// #0
  40f9d0:	add	x1, x21, x28
  40f9d4:	adrp	x0, 43c000 <warn@@Base+0x5468>
  40f9d8:	add	x0, x0, #0x550
  40f9dc:	bl	40b9b8 <ferror@plt+0x8118>
  40f9e0:	mov	x1, x0
  40f9e4:	adrp	x0, 43f000 <warn@@Base+0x8468>
  40f9e8:	add	x0, x0, #0x498
  40f9ec:	bl	4037a0 <printf@plt>
  40f9f0:	ldr	x0, [sp, #120]
  40f9f4:	b	40f868 <ferror@plt+0xbfc8>
  40f9f8:	add	x7, x7, #0x2
  40f9fc:	cmp	x19, x7
  40fa00:	b.hi	410ee4 <ferror@plt+0xd644>  // b.pmore
  40fa04:	cmp	x0, x19
  40fa08:	mov	x2, #0x0                   	// #0
  40fa0c:	b.cs	40fa20 <ferror@plt+0xc180>  // b.hs, b.nlast
  40fa10:	sub	x1, x19, x0
  40fa14:	sub	w3, w1, #0x1
  40fa18:	cmp	w3, #0x7
  40fa1c:	b.ls	410ee8 <ferror@plt+0xd648>  // b.plast
  40fa20:	add	x4, x0, #0x1
  40fa24:	cmp	w26, #0xa6
  40fa28:	adrp	x3, 43e000 <warn@@Base+0x7468>
  40fa2c:	add	x3, x3, #0xe28
  40fa30:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40fa34:	add	x1, x1, #0xe40
  40fa38:	csel	x1, x3, x1, eq  // eq = none
  40fa3c:	adrp	x0, 43f000 <warn@@Base+0x8468>
  40fa40:	add	x0, x0, #0x468
  40fa44:	str	x4, [sp, #120]
  40fa48:	bl	4037a0 <printf@plt>
  40fa4c:	ldr	x0, [sp, #120]
  40fa50:	mov	x1, x19
  40fa54:	mov	w2, #0x0                   	// #0
  40fa58:	add	x4, sp, #0x8c
  40fa5c:	add	x3, sp, #0x88
  40fa60:	bl	40f098 <ferror@plt+0xb7f8>
  40fa64:	mov	x28, x0
  40fa68:	ldp	w2, w0, [sp, #136]
  40fa6c:	ldr	x1, [sp, #120]
  40fa70:	add	x1, x1, x2
  40fa74:	str	x1, [sp, #120]
  40fa78:	tbz	w0, #0, 40f9c8 <ferror@plt+0xc128>
  40fa7c:	adrp	x1, 43e000 <warn@@Base+0x7468>
  40fa80:	add	x1, x1, #0xca0
  40fa84:	mov	w2, #0x5                   	// #5
  40fa88:	mov	x0, #0x0                   	// #0
  40fa8c:	bl	403700 <dcgettext@plt>
  40fa90:	bl	4365c0 <error@@Base>
  40fa94:	b	40f9cc <ferror@plt+0xc12c>
  40fa98:	add	x3, sp, #0x88
  40fa9c:	mov	x1, x19
  40faa0:	mov	w2, #0x0                   	// #0
  40faa4:	add	x4, sp, #0x8c
  40faa8:	bl	40f098 <ferror@plt+0xb7f8>
  40faac:	mov	x3, x0
  40fab0:	ldp	w2, w0, [sp, #136]
  40fab4:	ldr	x1, [sp, #120]
  40fab8:	add	x1, x1, x2
  40fabc:	str	x1, [sp, #120]
  40fac0:	tbnz	w0, #0, 410f1c <ferror@plt+0xd67c>
  40fac4:	tbnz	w0, #1, 41132c <ferror@plt+0xda8c>
  40fac8:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40facc:	adrp	x28, 43e000 <warn@@Base+0x7468>
  40fad0:	cmp	w26, #0xa8
  40fad4:	add	x0, x0, #0xe68
  40fad8:	add	x28, x28, #0xe58
  40fadc:	csel	x28, x28, x0, eq  // eq = none
  40fae0:	cmp	x3, #0x0
  40fae4:	add	x1, x3, x21
  40fae8:	mov	w2, #0x0                   	// #0
  40faec:	csel	x1, x1, x3, ne  // ne = any
  40faf0:	adrp	x0, 43c000 <warn@@Base+0x5468>
  40faf4:	add	x0, x0, #0x550
  40faf8:	bl	40b9b8 <ferror@plt+0x8118>
  40fafc:	mov	x1, x28
  40fb00:	mov	x2, x0
  40fb04:	adrp	x0, 43f000 <warn@@Base+0x8468>
  40fb08:	add	x0, x0, #0x470
  40fb0c:	bl	4037a0 <printf@plt>
  40fb10:	ldr	x0, [sp, #120]
  40fb14:	b	40f868 <ferror@plt+0xbfc8>
  40fb18:	add	x3, sp, #0x88
  40fb1c:	mov	x1, x19
  40fb20:	mov	w2, #0x0                   	// #0
  40fb24:	add	x4, sp, #0x8c
  40fb28:	bl	40f098 <ferror@plt+0xb7f8>
  40fb2c:	mov	x3, x0
  40fb30:	ldp	w2, w0, [sp, #136]
  40fb34:	ldr	x1, [sp, #120]
  40fb38:	add	x1, x1, x2
  40fb3c:	str	x1, [sp, #120]
  40fb40:	tbnz	w0, #0, 411094 <ferror@plt+0xd7f4>
  40fb44:	tbnz	w0, #1, 411454 <ferror@plt+0xdbb4>
  40fb48:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40fb4c:	adrp	x28, 43e000 <warn@@Base+0x7468>
  40fb50:	cmp	w26, #0xa9
  40fb54:	add	x0, x0, #0xe98
  40fb58:	add	x28, x28, #0xe80
  40fb5c:	b	40fadc <ferror@plt+0xc23c>
  40fb60:	cmn	w22, #0x1
  40fb64:	b.eq	4115a4 <ferror@plt+0xdd04>  // b.none
  40fb68:	cmp	w22, #0x2
  40fb6c:	b.eq	4111a4 <ferror@plt+0xd904>  // b.none
  40fb70:	cmp	w24, #0x8
  40fb74:	mov	w28, w24
  40fb78:	b.hi	4114c4 <ferror@plt+0xdc24>  // b.pmore
  40fb7c:	add	x1, x0, x28
  40fb80:	cmp	x19, x1
  40fb84:	b.hi	411214 <ferror@plt+0xd974>  // b.pmore
  40fb88:	cmp	x0, x19
  40fb8c:	b.cc	4111e8 <ferror@plt+0xd948>  // b.lo, b.ul, b.last
  40fb90:	mov	x25, #0x0                   	// #0
  40fb94:	ldr	x0, [sp, #120]
  40fb98:	mov	x1, x19
  40fb9c:	mov	w2, #0x1                   	// #1
  40fba0:	add	x4, sp, #0x8c
  40fba4:	add	x0, x0, x28
  40fba8:	add	x3, sp, #0x88
  40fbac:	str	x0, [sp, #120]
  40fbb0:	bl	40f098 <ferror@plt+0xb7f8>
  40fbb4:	mov	x28, x0
  40fbb8:	ldp	w2, w0, [sp, #136]
  40fbbc:	ldr	x1, [sp, #120]
  40fbc0:	add	x1, x1, x2
  40fbc4:	str	x1, [sp, #120]
  40fbc8:	tbnz	w0, #0, 4111c4 <ferror@plt+0xd924>
  40fbcc:	tbnz	w0, #1, 41151c <ferror@plt+0xdc7c>
  40fbd0:	cmp	w26, #0xa0
  40fbd4:	adrp	x4, 43e000 <warn@@Base+0x7468>
  40fbd8:	add	x4, x4, #0xd60
  40fbdc:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40fbe0:	add	x0, x0, #0xd78
  40fbe4:	mov	x1, x25
  40fbe8:	csel	x26, x4, x0, eq  // eq = none
  40fbec:	mov	w2, #0x0                   	// #0
  40fbf0:	adrp	x0, 43c000 <warn@@Base+0x5468>
  40fbf4:	add	x0, x0, #0x550
  40fbf8:	bl	40b9b8 <ferror@plt+0x8118>
  40fbfc:	mov	x25, x0
  40fc00:	mov	x1, x28
  40fc04:	mov	w2, #0x0                   	// #0
  40fc08:	adrp	x0, 43c000 <warn@@Base+0x5468>
  40fc0c:	add	x0, x0, #0x888
  40fc10:	bl	40b9b8 <ferror@plt+0x8118>
  40fc14:	mov	x3, x0
  40fc18:	mov	x1, x26
  40fc1c:	mov	x2, x25
  40fc20:	adrp	x0, 43f000 <warn@@Base+0x8468>
  40fc24:	add	x0, x0, #0x430
  40fc28:	bl	4037a0 <printf@plt>
  40fc2c:	ldr	x0, [sp, #120]
  40fc30:	b	40f868 <ferror@plt+0xbfc8>
  40fc34:	mov	x1, x19
  40fc38:	mov	w2, #0x0                   	// #0
  40fc3c:	add	x4, sp, #0x8c
  40fc40:	add	x3, sp, #0x88
  40fc44:	bl	40f098 <ferror@plt+0xb7f8>
  40fc48:	mov	x28, x0
  40fc4c:	ldp	w2, w0, [sp, #136]
  40fc50:	ldr	x1, [sp, #120]
  40fc54:	add	x1, x1, x2
  40fc58:	str	x1, [sp, #120]
  40fc5c:	tbnz	w0, #0, 411060 <ferror@plt+0xd7c0>
  40fc60:	tbnz	w0, #1, 4114b8 <ferror@plt+0xdc18>
  40fc64:	sub	x1, x19, x1
  40fc68:	adrp	x2, 43e000 <warn@@Base+0x7468>
  40fc6c:	cmp	x1, x28
  40fc70:	add	x2, x2, #0xd98
  40fc74:	csel	x28, x1, x28, ls  // ls = plast
  40fc78:	cmp	w26, #0xa3
  40fc7c:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40fc80:	add	x1, x0, #0xdb0
  40fc84:	csel	x1, x2, x1, eq  // eq = none
  40fc88:	adrp	x0, 43f000 <warn@@Base+0x8468>
  40fc8c:	add	x0, x0, #0x440
  40fc90:	bl	4037a0 <printf@plt>
  40fc94:	ldr	x6, [sp, #96]
  40fc98:	mov	x5, x21
  40fc9c:	ldr	x0, [sp, #120]
  40fca0:	mov	x4, x28
  40fca4:	mov	w3, w22
  40fca8:	mov	w2, w24
  40fcac:	mov	w1, w23
  40fcb0:	bl	40f728 <ferror@plt+0xbe88>
  40fcb4:	cmp	w0, #0x0
  40fcb8:	adrp	x1, 466000 <_sch_istable+0x1478>
  40fcbc:	csinc	w27, w27, wzr, eq  // eq = none
  40fcc0:	mov	w0, #0x29                  	// #41
  40fcc4:	ldr	x1, [x1, #3800]
  40fcc8:	bl	4030b0 <putc@plt>
  40fccc:	ldr	x0, [sp, #120]
  40fcd0:	add	x0, x0, x28
  40fcd4:	str	x0, [sp, #120]
  40fcd8:	cmp	x0, x19
  40fcdc:	b.hi	40f870 <ferror@plt+0xbfd0>  // b.pmore
  40fce0:	b	40f868 <ferror@plt+0xbfc8>
  40fce4:	mov	x1, x19
  40fce8:	mov	w2, #0x0                   	// #0
  40fcec:	add	x4, sp, #0x8c
  40fcf0:	add	x3, sp, #0x88
  40fcf4:	bl	40f098 <ferror@plt+0xb7f8>
  40fcf8:	mov	x25, x0
  40fcfc:	ldp	w2, w0, [sp, #136]
  40fd00:	ldr	x1, [sp, #120]
  40fd04:	add	x1, x1, x2
  40fd08:	str	x1, [sp, #120]
  40fd0c:	tbnz	w0, #0, 411044 <ferror@plt+0xd7a4>
  40fd10:	tbnz	w0, #1, 41149c <ferror@plt+0xdbfc>
  40fd14:	cmp	w26, #0xa4
  40fd18:	adrp	x2, 43e000 <warn@@Base+0x7468>
  40fd1c:	adrp	x28, 43e000 <warn@@Base+0x7468>
  40fd20:	add	x2, x2, #0xde0
  40fd24:	add	x28, x28, #0xdc8
  40fd28:	add	x1, x21, x25
  40fd2c:	csel	x28, x28, x2, eq  // eq = none
  40fd30:	adrp	x0, 43c000 <warn@@Base+0x5468>
  40fd34:	mov	w2, #0x0                   	// #0
  40fd38:	add	x0, x0, #0x550
  40fd3c:	bl	40b9b8 <ferror@plt+0x8118>
  40fd40:	mov	x2, x0
  40fd44:	mov	x1, x28
  40fd48:	adrp	x0, 43f000 <warn@@Base+0x8468>
  40fd4c:	add	x0, x0, #0x448
  40fd50:	bl	4037a0 <printf@plt>
  40fd54:	ldr	x2, [sp, #120]
  40fd58:	add	x0, x2, #0x1
  40fd5c:	cmp	x0, x19
  40fd60:	b.cc	40fd88 <ferror@plt+0xc4e8>  // b.lo, b.ul, b.last
  40fd64:	cmp	x2, x19
  40fd68:	mov	x1, #0x0                   	// #0
  40fd6c:	b.cs	40fda8 <ferror@plt+0xc508>  // b.hs, b.nlast
  40fd70:	sub	x3, x19, x2
  40fd74:	sub	w4, w3, #0x1
  40fd78:	cmp	w4, #0x7
  40fd7c:	b.hi	40fda8 <ferror@plt+0xc508>  // b.pmore
  40fd80:	mov	w1, w3
  40fd84:	b	40fd8c <ferror@plt+0xc4ec>
  40fd88:	mov	w1, #0x1                   	// #1
  40fd8c:	adrp	x3, 46a000 <_bfd_std_section+0x3120>
  40fd90:	mov	x0, x2
  40fd94:	ldr	x2, [x3, #696]
  40fd98:	blr	x2
  40fd9c:	mov	x1, x0
  40fda0:	ldr	x2, [sp, #120]
  40fda4:	add	x0, x2, #0x1
  40fda8:	mov	x2, x19
  40fdac:	mov	w3, #0x20                  	// #32
  40fdb0:	str	x0, [sp, #120]
  40fdb4:	bl	40d868 <ferror@plt+0x9fc8>
  40fdb8:	str	x0, [sp, #120]
  40fdbc:	b	40f868 <ferror@plt+0xbfc8>
  40fdc0:	mov	x1, x19
  40fdc4:	mov	w2, #0x1                   	// #1
  40fdc8:	add	x4, sp, #0x8c
  40fdcc:	add	x3, sp, #0x88
  40fdd0:	bl	40f098 <ferror@plt+0xb7f8>
  40fdd4:	mov	x28, x0
  40fdd8:	ldp	w2, w0, [sp, #136]
  40fddc:	ldr	x1, [sp, #120]
  40fde0:	add	x1, x1, x2
  40fde4:	str	x1, [sp, #120]
  40fde8:	tbnz	w0, #0, 410f9c <ferror@plt+0xd6fc>
  40fdec:	tbnz	w0, #1, 41140c <ferror@plt+0xdb6c>
  40fdf0:	mov	w2, #0x0                   	// #0
  40fdf4:	mov	x1, x28
  40fdf8:	adrp	x0, 43c000 <warn@@Base+0x5468>
  40fdfc:	add	x0, x0, #0x888
  40fe00:	bl	40b9b8 <ferror@plt+0x8118>
  40fe04:	mov	x1, x0
  40fe08:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40fe0c:	add	x0, x0, #0xfb8
  40fe10:	bl	4037a0 <printf@plt>
  40fe14:	ldr	x0, [sp, #120]
  40fe18:	b	40f868 <ferror@plt+0xbfc8>
  40fe1c:	adrp	x0, 43f000 <warn@@Base+0x8468>
  40fe20:	add	x0, x0, #0x40
  40fe24:	bl	4037a0 <printf@plt>
  40fe28:	ldr	x0, [sp, #120]
  40fe2c:	b	40f868 <ferror@plt+0xbfc8>
  40fe30:	add	x7, x7, #0x2
  40fe34:	cmp	x19, x7
  40fe38:	b.hi	40fe60 <ferror@plt+0xc5c0>  // b.pmore
  40fe3c:	cmp	x0, x19
  40fe40:	mov	x1, #0x0                   	// #0
  40fe44:	b.cs	40fe78 <ferror@plt+0xc5d8>  // b.hs, b.nlast
  40fe48:	sub	x2, x19, x0
  40fe4c:	sub	w3, w2, #0x1
  40fe50:	cmp	w3, #0x7
  40fe54:	b.hi	40fe78 <ferror@plt+0xc5d8>  // b.pmore
  40fe58:	mov	w1, w2
  40fe5c:	b	40fe64 <ferror@plt+0xc5c4>
  40fe60:	mov	w1, #0x1                   	// #1
  40fe64:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  40fe68:	ldr	x2, [x2, #696]
  40fe6c:	blr	x2
  40fe70:	mov	x1, x0
  40fe74:	ldr	x0, [sp, #120]
  40fe78:	add	x2, x0, #0x1
  40fe7c:	adrp	x0, 43f000 <warn@@Base+0x8468>
  40fe80:	add	x0, x0, #0x0
  40fe84:	str	x2, [sp, #120]
  40fe88:	bl	4037a0 <printf@plt>
  40fe8c:	ldr	x0, [sp, #120]
  40fe90:	b	40f868 <ferror@plt+0xbfc8>
  40fe94:	adrp	x0, 43f000 <warn@@Base+0x8468>
  40fe98:	add	x0, x0, #0x10
  40fe9c:	bl	4037a0 <printf@plt>
  40fea0:	ldr	x0, [sp, #120]
  40fea4:	b	40f868 <ferror@plt+0xbfc8>
  40fea8:	adrp	x0, 43f000 <warn@@Base+0x8468>
  40feac:	add	x0, x0, #0x20
  40feb0:	bl	4037a0 <printf@plt>
  40feb4:	ldr	x0, [sp, #120]
  40feb8:	b	40f868 <ferror@plt+0xbfc8>
  40febc:	adrp	x0, 43f000 <warn@@Base+0x8468>
  40fec0:	add	x0, x0, #0x30
  40fec4:	bl	4037a0 <printf@plt>
  40fec8:	ldr	x0, [sp, #120]
  40fecc:	b	40f868 <ferror@plt+0xbfc8>
  40fed0:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40fed4:	add	x0, x0, #0xfe0
  40fed8:	bl	4037a0 <printf@plt>
  40fedc:	ldr	x0, [sp, #120]
  40fee0:	b	40f868 <ferror@plt+0xbfc8>
  40fee4:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40fee8:	add	x0, x0, #0xff0
  40feec:	bl	4037a0 <printf@plt>
  40fef0:	ldr	x0, [sp, #120]
  40fef4:	b	40f868 <ferror@plt+0xbfc8>
  40fef8:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40fefc:	add	x0, x0, #0xfd0
  40ff00:	bl	4037a0 <printf@plt>
  40ff04:	ldr	x0, [sp, #120]
  40ff08:	b	40f868 <ferror@plt+0xbfc8>
  40ff0c:	adrp	x0, 43f000 <warn@@Base+0x8468>
  40ff10:	add	x0, x0, #0x80
  40ff14:	bl	4037a0 <printf@plt>
  40ff18:	ldr	x0, [sp, #120]
  40ff1c:	b	40f868 <ferror@plt+0xbfc8>
  40ff20:	cmp	w23, #0x8
  40ff24:	mov	w28, w23
  40ff28:	b.hi	410e98 <ferror@plt+0xd5f8>  // b.pmore
  40ff2c:	add	x1, x0, x28
  40ff30:	cmp	x19, x1
  40ff34:	b.ls	410ed4 <ferror@plt+0xd634>  // b.plast
  40ff38:	mov	w1, w23
  40ff3c:	sub	w2, w1, #0x1
  40ff40:	cmp	w2, #0x7
  40ff44:	b.hi	410edc <ferror@plt+0xd63c>  // b.pmore
  40ff48:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  40ff4c:	ldr	x2, [x2, #696]
  40ff50:	blr	x2
  40ff54:	mov	x1, x0
  40ff58:	ldr	x4, [sp, #120]
  40ff5c:	mov	w2, #0x0                   	// #0
  40ff60:	adrp	x0, 43c000 <warn@@Base+0x5468>
  40ff64:	add	x0, x0, #0x550
  40ff68:	add	x3, x4, x28
  40ff6c:	str	x3, [sp, #120]
  40ff70:	bl	40b9b8 <ferror@plt+0x8118>
  40ff74:	mov	x1, x0
  40ff78:	adrp	x2, 43e000 <warn@@Base+0x7468>
  40ff7c:	add	x0, x2, #0xeb0
  40ff80:	bl	4037a0 <printf@plt>
  40ff84:	ldr	x0, [sp, #120]
  40ff88:	b	40f868 <ferror@plt+0xbfc8>
  40ff8c:	adrp	x0, 43e000 <warn@@Base+0x7468>
  40ff90:	add	x0, x0, #0xec0
  40ff94:	bl	4037a0 <printf@plt>
  40ff98:	ldr	x0, [sp, #120]
  40ff9c:	b	40f868 <ferror@plt+0xbfc8>
  40ffa0:	adrp	x0, 43f000 <warn@@Base+0x8468>
  40ffa4:	add	x0, x0, #0x60
  40ffa8:	bl	4037a0 <printf@plt>
  40ffac:	ldr	x0, [sp, #120]
  40ffb0:	b	40f868 <ferror@plt+0xbfc8>
  40ffb4:	adrp	x0, 43f000 <warn@@Base+0x8468>
  40ffb8:	add	x0, x0, #0x70
  40ffbc:	bl	4037a0 <printf@plt>
  40ffc0:	ldr	x0, [sp, #120]
  40ffc4:	b	40f868 <ferror@plt+0xbfc8>
  40ffc8:	adrp	x0, 43f000 <warn@@Base+0x8468>
  40ffcc:	add	x0, x0, #0x50
  40ffd0:	bl	4037a0 <printf@plt>
  40ffd4:	ldr	x0, [sp, #120]
  40ffd8:	b	40f868 <ferror@plt+0xbfc8>
  40ffdc:	add	x7, x7, #0x2
  40ffe0:	cmp	x19, x7
  40ffe4:	b.hi	41000c <ferror@plt+0xc76c>  // b.pmore
  40ffe8:	cmp	x0, x19
  40ffec:	mov	x1, #0x0                   	// #0
  40fff0:	b.cs	410024 <ferror@plt+0xc784>  // b.hs, b.nlast
  40fff4:	sub	x2, x19, x0
  40fff8:	sub	w3, w2, #0x1
  40fffc:	cmp	w3, #0x7
  410000:	b.hi	410024 <ferror@plt+0xc784>  // b.pmore
  410004:	mov	w1, w2
  410008:	b	410010 <ferror@plt+0xc770>
  41000c:	mov	w1, #0x1                   	// #1
  410010:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  410014:	ldr	x2, [x2, #696]
  410018:	blr	x2
  41001c:	mov	x1, x0
  410020:	ldr	x0, [sp, #120]
  410024:	add	x2, x0, #0x1
  410028:	adrp	x0, 43e000 <warn@@Base+0x7468>
  41002c:	add	x0, x0, #0xed0
  410030:	str	x2, [sp, #120]
  410034:	bl	4037a0 <printf@plt>
  410038:	ldr	x0, [sp, #120]
  41003c:	b	40f868 <ferror@plt+0xbfc8>
  410040:	adrp	x1, 43f000 <warn@@Base+0x8468>
  410044:	add	x1, x1, #0x3a8
  410048:	mov	w2, #0x5                   	// #5
  41004c:	mov	x0, #0x0                   	// #0
  410050:	bl	403700 <dcgettext@plt>
  410054:	bl	4037a0 <printf@plt>
  410058:	ldr	x0, [sp, #120]
  41005c:	b	40f868 <ferror@plt+0xbfc8>
  410060:	adrp	x0, 43f000 <warn@@Base+0x8468>
  410064:	add	x0, x0, #0x598
  410068:	bl	4037a0 <printf@plt>
  41006c:	ldr	x0, [sp, #120]
  410070:	b	40f868 <ferror@plt+0xbfc8>
  410074:	adrp	x0, 43f000 <warn@@Base+0x8468>
  410078:	add	x0, x0, #0x5b0
  41007c:	bl	4037a0 <printf@plt>
  410080:	ldr	x0, [sp, #120]
  410084:	b	40f868 <ferror@plt+0xbfc8>
  410088:	adrp	x0, 43f000 <warn@@Base+0x8468>
  41008c:	add	x0, x0, #0x3d8
  410090:	bl	4037a0 <printf@plt>
  410094:	ldr	x0, [sp, #120]
  410098:	b	40f868 <ferror@plt+0xbfc8>
  41009c:	cmp	x0, x19
  4100a0:	mov	w28, #0x0                   	// #0
  4100a4:	b.cs	4100b4 <ferror@plt+0xc814>  // b.hs, b.nlast
  4100a8:	add	x0, x7, #0x2
  4100ac:	str	x0, [sp, #120]
  4100b0:	ldrb	w28, [x7, #1]
  4100b4:	ldr	x0, [sp, #96]
  4100b8:	mov	x4, x19
  4100bc:	mov	w1, w28
  4100c0:	add	x3, x0, #0x28
  4100c4:	add	x2, x0, #0x20
  4100c8:	add	x0, sp, #0x78
  4100cc:	bl	40dca8 <ferror@plt+0xa408>
  4100d0:	mov	w1, w28
  4100d4:	mov	x28, x0
  4100d8:	adrp	x0, 43f000 <warn@@Base+0x8468>
  4100dc:	add	x0, x0, #0x3f0
  4100e0:	bl	4037a0 <printf@plt>
  4100e4:	mov	x0, x28
  4100e8:	mov	w1, w23
  4100ec:	bl	40bcd0 <ferror@plt+0x8430>
  4100f0:	ldr	x0, [sp, #120]
  4100f4:	b	40f868 <ferror@plt+0xbfc8>
  4100f8:	add	x7, x7, #0x5
  4100fc:	cmp	x19, x7
  410100:	b.hi	410128 <ferror@plt+0xc888>  // b.pmore
  410104:	cmp	x0, x19
  410108:	mov	x1, #0x0                   	// #0
  41010c:	b.cs	410140 <ferror@plt+0xc8a0>  // b.hs, b.nlast
  410110:	sub	x2, x19, x0
  410114:	sub	w3, w2, #0x1
  410118:	cmp	w3, #0x7
  41011c:	b.hi	410140 <ferror@plt+0xc8a0>  // b.pmore
  410120:	mov	w1, w2
  410124:	b	41012c <ferror@plt+0xc88c>
  410128:	mov	w1, #0x4                   	// #4
  41012c:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  410130:	ldr	x2, [x2, #696]
  410134:	blr	x2
  410138:	mov	x1, x0
  41013c:	ldr	x0, [sp, #120]
  410140:	add	x2, x0, #0x4
  410144:	adrp	x0, 43e000 <warn@@Base+0x7468>
  410148:	add	x0, x0, #0xf60
  41014c:	str	x2, [sp, #120]
  410150:	bl	4037a0 <printf@plt>
  410154:	ldr	x0, [sp, #120]
  410158:	add	x2, x0, #0x4
  41015c:	cmp	x2, x19
  410160:	b.cc	410188 <ferror@plt+0xc8e8>  // b.lo, b.ul, b.last
  410164:	cmp	x0, x19
  410168:	mov	x1, #0x0                   	// #0
  41016c:	b.cs	4101a4 <ferror@plt+0xc904>  // b.hs, b.nlast
  410170:	sub	x3, x19, x0
  410174:	sub	w4, w3, #0x1
  410178:	cmp	w4, #0x7
  41017c:	b.hi	4101a4 <ferror@plt+0xc904>  // b.pmore
  410180:	mov	w1, w3
  410184:	b	41018c <ferror@plt+0xc8ec>
  410188:	mov	w1, #0x4                   	// #4
  41018c:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  410190:	ldr	x2, [x2, #696]
  410194:	blr	x2
  410198:	mov	x1, x0
  41019c:	ldr	x2, [sp, #120]
  4101a0:	add	x2, x2, #0x4
  4101a4:	adrp	x0, 43e000 <warn@@Base+0x7468>
  4101a8:	add	x0, x0, #0xf78
  4101ac:	str	x2, [sp, #120]
  4101b0:	bl	4037a0 <printf@plt>
  4101b4:	ldr	x0, [sp, #120]
  4101b8:	b	40f868 <ferror@plt+0xbfc8>
  4101bc:	add	x7, x7, #0x5
  4101c0:	cmp	x19, x7
  4101c4:	b.hi	411080 <ferror@plt+0xd7e0>  // b.pmore
  4101c8:	cmp	x0, x19
  4101cc:	mov	x1, #0x0                   	// #0
  4101d0:	b.cs	4101e0 <ferror@plt+0xc940>  // b.hs, b.nlast
  4101d4:	cmp	w19, w0
  4101d8:	sub	x2, x19, x0
  4101dc:	b.ne	411224 <ferror@plt+0xd984>  // b.any
  4101e0:	add	x2, x0, #0x4
  4101e4:	adrp	x0, 43e000 <warn@@Base+0x7468>
  4101e8:	add	x0, x0, #0xf80
  4101ec:	str	x2, [sp, #120]
  4101f0:	bl	4037a0 <printf@plt>
  4101f4:	ldr	x0, [sp, #120]
  4101f8:	add	x2, x0, #0x4
  4101fc:	cmp	x2, x19
  410200:	b.cc	410d48 <ferror@plt+0xd4a8>  // b.lo, b.ul, b.last
  410204:	cmp	x0, x19
  410208:	mov	x1, #0x0                   	// #0
  41020c:	b.cs	410d5c <ferror@plt+0xd4bc>  // b.hs, b.nlast
  410210:	cmp	w19, w0
  410214:	sub	x3, x19, x0
  410218:	b.eq	410d5c <ferror@plt+0xd4bc>  // b.none
  41021c:	mov	w1, w3
  410220:	b	410d4c <ferror@plt+0xd4ac>
  410224:	mov	x1, x19
  410228:	mov	w2, #0x0                   	// #0
  41022c:	add	x4, sp, #0x8c
  410230:	add	x3, sp, #0x88
  410234:	bl	40f098 <ferror@plt+0xb7f8>
  410238:	mov	x28, x0
  41023c:	ldp	w2, w0, [sp, #136]
  410240:	ldr	x1, [sp, #120]
  410244:	add	x1, x1, x2
  410248:	str	x1, [sp, #120]
  41024c:	tbnz	w0, #0, 410fd4 <ferror@plt+0xd734>
  410250:	tbnz	w0, #1, 411480 <ferror@plt+0xdbe0>
  410254:	mov	w2, #0x0                   	// #0
  410258:	mov	x1, x28
  41025c:	adrp	x0, 449000 <warn@@Base+0x12468>
  410260:	add	x0, x0, #0x920
  410264:	bl	40b9b8 <ferror@plt+0x8118>
  410268:	mov	x1, x0
  41026c:	adrp	x0, 43e000 <warn@@Base+0x7468>
  410270:	add	x0, x0, #0xfa0
  410274:	bl	4037a0 <printf@plt>
  410278:	ldr	x0, [sp, #120]
  41027c:	b	40f868 <ferror@plt+0xbfc8>
  410280:	adrp	x0, 43f000 <warn@@Base+0x8468>
  410284:	add	x0, x0, #0xd0
  410288:	bl	4037a0 <printf@plt>
  41028c:	ldr	x0, [sp, #120]
  410290:	b	40f868 <ferror@plt+0xbfc8>
  410294:	add	x7, x7, #0x2
  410298:	cmp	x19, x7
  41029c:	b.hi	410e20 <ferror@plt+0xd580>  // b.pmore
  4102a0:	cmp	x0, x19
  4102a4:	mov	x1, #0x0                   	// #0
  4102a8:	b.cs	410e30 <ferror@plt+0xd590>  // b.hs, b.nlast
  4102ac:	cmp	w19, w0
  4102b0:	sub	x2, x19, x0
  4102b4:	b.eq	410e30 <ferror@plt+0xd590>  // b.none
  4102b8:	mov	w1, w2
  4102bc:	b	410e24 <ferror@plt+0xd584>
  4102c0:	add	x7, x7, #0x3
  4102c4:	cmp	x19, x7
  4102c8:	b.hi	4102f0 <ferror@plt+0xca50>  // b.pmore
  4102cc:	cmp	x0, x19
  4102d0:	mov	x1, #0x0                   	// #0
  4102d4:	b.cs	410308 <ferror@plt+0xca68>  // b.hs, b.nlast
  4102d8:	sub	x2, x19, x0
  4102dc:	sub	w3, w2, #0x1
  4102e0:	cmp	w3, #0x7
  4102e4:	b.hi	410308 <ferror@plt+0xca68>  // b.pmore
  4102e8:	mov	w1, w2
  4102ec:	b	4102f4 <ferror@plt+0xca54>
  4102f0:	mov	w1, #0x2                   	// #2
  4102f4:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  4102f8:	ldr	x2, [x2, #696]
  4102fc:	blr	x2
  410300:	mov	x1, x0
  410304:	ldr	x0, [sp, #120]
  410308:	add	x2, x0, #0x2
  41030c:	adrp	x0, 43e000 <warn@@Base+0x7468>
  410310:	add	x0, x0, #0xf00
  410314:	str	x2, [sp, #120]
  410318:	bl	4037a0 <printf@plt>
  41031c:	ldr	x0, [sp, #120]
  410320:	b	40f868 <ferror@plt+0xbfc8>
  410324:	add	x7, x7, #0x3
  410328:	cmp	x19, x7
  41032c:	b.hi	410e4c <ferror@plt+0xd5ac>  // b.pmore
  410330:	cmp	x0, x19
  410334:	mov	x1, #0x0                   	// #0
  410338:	b.cs	410e5c <ferror@plt+0xd5bc>  // b.hs, b.nlast
  41033c:	cmp	w19, w0
  410340:	sub	x2, x19, x0
  410344:	b.eq	410e5c <ferror@plt+0xd5bc>  // b.none
  410348:	mov	w1, w2
  41034c:	b	410e50 <ferror@plt+0xd5b0>
  410350:	add	x7, x7, #0x5
  410354:	cmp	x19, x7
  410358:	b.hi	410380 <ferror@plt+0xcae0>  // b.pmore
  41035c:	cmp	x0, x19
  410360:	mov	x1, #0x0                   	// #0
  410364:	b.cs	410398 <ferror@plt+0xcaf8>  // b.hs, b.nlast
  410368:	sub	x2, x19, x0
  41036c:	sub	w3, w2, #0x1
  410370:	cmp	w3, #0x7
  410374:	b.hi	410398 <ferror@plt+0xcaf8>  // b.pmore
  410378:	mov	w1, w2
  41037c:	b	410384 <ferror@plt+0xcae4>
  410380:	mov	w1, #0x4                   	// #4
  410384:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  410388:	ldr	x2, [x2, #696]
  41038c:	blr	x2
  410390:	mov	x1, x0
  410394:	ldr	x0, [sp, #120]
  410398:	add	x2, x0, #0x4
  41039c:	adrp	x0, 43e000 <warn@@Base+0x7468>
  4103a0:	add	x0, x0, #0xf30
  4103a4:	str	x2, [sp, #120]
  4103a8:	bl	4037a0 <printf@plt>
  4103ac:	ldr	x0, [sp, #120]
  4103b0:	b	40f868 <ferror@plt+0xbfc8>
  4103b4:	add	x7, x7, #0x5
  4103b8:	cmp	x19, x7
  4103bc:	b.hi	410df4 <ferror@plt+0xd554>  // b.pmore
  4103c0:	cmp	x0, x19
  4103c4:	mov	x1, #0x0                   	// #0
  4103c8:	b.cs	410e04 <ferror@plt+0xd564>  // b.hs, b.nlast
  4103cc:	cmp	w19, w0
  4103d0:	sub	x2, x19, x0
  4103d4:	b.eq	410e04 <ferror@plt+0xd564>  // b.none
  4103d8:	mov	w1, w2
  4103dc:	b	410df8 <ferror@plt+0xd558>
  4103e0:	ldr	x0, [sp, #104]
  4103e4:	bl	4037a0 <printf@plt>
  4103e8:	ldr	x0, [sp, #120]
  4103ec:	b	40f868 <ferror@plt+0xbfc8>
  4103f0:	add	x7, x7, #0x5
  4103f4:	cmp	x19, x7
  4103f8:	b.hi	410420 <ferror@plt+0xcb80>  // b.pmore
  4103fc:	cmp	x0, x19
  410400:	mov	x1, x21
  410404:	b.cs	410438 <ferror@plt+0xcb98>  // b.hs, b.nlast
  410408:	sub	x2, x19, x0
  41040c:	sub	w3, w2, #0x1
  410410:	cmp	w3, #0x7
  410414:	b.hi	410438 <ferror@plt+0xcb98>  // b.pmore
  410418:	mov	w1, w2
  41041c:	b	410424 <ferror@plt+0xcb84>
  410420:	mov	w1, #0x4                   	// #4
  410424:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  410428:	ldr	x2, [x2, #696]
  41042c:	blr	x2
  410430:	add	x1, x0, x21
  410434:	ldr	x0, [sp, #120]
  410438:	add	x3, x0, #0x4
  41043c:	mov	w2, #0x0                   	// #0
  410440:	adrp	x0, 43c000 <warn@@Base+0x5468>
  410444:	add	x0, x0, #0x550
  410448:	str	x3, [sp, #120]
  41044c:	bl	40b9b8 <ferror@plt+0x8118>
  410450:	mov	x1, x0
  410454:	adrp	x0, 43f000 <warn@@Base+0x8468>
  410458:	add	x0, x0, #0x480
  41045c:	bl	4037a0 <printf@plt>
  410460:	ldr	x0, [sp, #120]
  410464:	b	40f868 <ferror@plt+0xbfc8>
  410468:	mov	x1, x19
  41046c:	mov	w2, #0x0                   	// #0
  410470:	add	x4, sp, #0x8c
  410474:	add	x3, sp, #0x88
  410478:	bl	40f098 <ferror@plt+0xb7f8>
  41047c:	mov	x28, x0
  410480:	ldp	w2, w0, [sp, #136]
  410484:	ldr	x1, [sp, #120]
  410488:	add	x1, x1, x2
  41048c:	str	x1, [sp, #120]
  410490:	tbnz	w0, #0, 4110f0 <ferror@plt+0xd850>
  410494:	tbnz	w0, #1, 4113b8 <ferror@plt+0xdb18>
  410498:	mov	w2, #0x0                   	// #0
  41049c:	mov	x1, x28
  4104a0:	adrp	x0, 43c000 <warn@@Base+0x5468>
  4104a4:	add	x0, x0, #0x550
  4104a8:	bl	40b9b8 <ferror@plt+0x8118>
  4104ac:	mov	x1, x0
  4104b0:	adrp	x0, 43f000 <warn@@Base+0x8468>
  4104b4:	add	x0, x0, #0x4a0
  4104b8:	bl	4037a0 <printf@plt>
  4104bc:	ldr	x0, [sp, #120]
  4104c0:	b	40f868 <ferror@plt+0xbfc8>
  4104c4:	mov	x1, x19
  4104c8:	mov	w2, #0x0                   	// #0
  4104cc:	add	x4, sp, #0x8c
  4104d0:	add	x3, sp, #0x88
  4104d4:	bl	40f098 <ferror@plt+0xb7f8>
  4104d8:	mov	x28, x0
  4104dc:	ldp	w2, w0, [sp, #136]
  4104e0:	ldr	x1, [sp, #120]
  4104e4:	add	x1, x1, x2
  4104e8:	str	x1, [sp, #120]
  4104ec:	tbnz	w0, #0, 411028 <ferror@plt+0xd788>
  4104f0:	tbnz	w0, #1, 41139c <ferror@plt+0xdafc>
  4104f4:	mov	w2, #0x0                   	// #0
  4104f8:	mov	x1, x28
  4104fc:	adrp	x0, 43c000 <warn@@Base+0x5468>
  410500:	add	x0, x0, #0x550
  410504:	bl	40b9b8 <ferror@plt+0x8118>
  410508:	mov	x1, x0
  41050c:	adrp	x0, 43f000 <warn@@Base+0x8468>
  410510:	add	x0, x0, #0x4c0
  410514:	bl	4037a0 <printf@plt>
  410518:	ldr	x0, [sp, #120]
  41051c:	b	40f868 <ferror@plt+0xbfc8>
  410520:	adrp	x0, 43f000 <warn@@Base+0x8468>
  410524:	add	x0, x0, #0x158
  410528:	bl	4037a0 <printf@plt>
  41052c:	ldr	x0, [sp, #120]
  410530:	b	40f868 <ferror@plt+0xbfc8>
  410534:	add	x7, x7, #0x2
  410538:	cmp	x19, x7
  41053c:	b.hi	410564 <ferror@plt+0xccc4>  // b.pmore
  410540:	cmp	x0, x19
  410544:	mov	x1, #0x0                   	// #0
  410548:	b.cs	41057c <ferror@plt+0xccdc>  // b.hs, b.nlast
  41054c:	sub	x2, x19, x0
  410550:	sub	w3, w2, #0x1
  410554:	cmp	w3, #0x7
  410558:	b.hi	41057c <ferror@plt+0xccdc>  // b.pmore
  41055c:	mov	w1, w2
  410560:	b	410568 <ferror@plt+0xccc8>
  410564:	mov	w1, #0x1                   	// #1
  410568:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  41056c:	ldr	x2, [x2, #696]
  410570:	blr	x2
  410574:	mov	x1, x0
  410578:	ldr	x0, [sp, #120]
  41057c:	add	x2, x0, #0x1
  410580:	adrp	x0, 43f000 <warn@@Base+0x8468>
  410584:	add	x0, x0, #0x248
  410588:	str	x2, [sp, #120]
  41058c:	bl	4037a0 <printf@plt>
  410590:	ldr	x0, [sp, #120]
  410594:	b	40f868 <ferror@plt+0xbfc8>
  410598:	add	x7, x7, #0x2
  41059c:	cmp	x19, x7
  4105a0:	b.hi	4105c8 <ferror@plt+0xcd28>  // b.pmore
  4105a4:	cmp	x0, x19
  4105a8:	mov	x1, #0x0                   	// #0
  4105ac:	b.cs	4105e0 <ferror@plt+0xcd40>  // b.hs, b.nlast
  4105b0:	sub	x2, x19, x0
  4105b4:	sub	w3, w2, #0x1
  4105b8:	cmp	w3, #0x7
  4105bc:	b.hi	4105e0 <ferror@plt+0xcd40>  // b.pmore
  4105c0:	mov	w1, w2
  4105c4:	b	4105cc <ferror@plt+0xcd2c>
  4105c8:	mov	w1, #0x1                   	// #1
  4105cc:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  4105d0:	ldr	x2, [x2, #696]
  4105d4:	blr	x2
  4105d8:	mov	x1, x0
  4105dc:	ldr	x0, [sp, #120]
  4105e0:	add	x2, x0, #0x1
  4105e4:	adrp	x0, 43f000 <warn@@Base+0x8468>
  4105e8:	add	x0, x0, #0x260
  4105ec:	str	x2, [sp, #120]
  4105f0:	bl	4037a0 <printf@plt>
  4105f4:	ldr	x0, [sp, #120]
  4105f8:	b	40f868 <ferror@plt+0xbfc8>
  4105fc:	adrp	x0, 43f000 <warn@@Base+0x8468>
  410600:	add	x0, x0, #0x278
  410604:	bl	4037a0 <printf@plt>
  410608:	ldr	x0, [sp, #120]
  41060c:	b	40f868 <ferror@plt+0xbfc8>
  410610:	adrp	x0, 43f000 <warn@@Base+0x8468>
  410614:	add	x0, x0, #0x288
  410618:	bl	4037a0 <printf@plt>
  41061c:	ldr	x0, [sp, #120]
  410620:	b	40f868 <ferror@plt+0xbfc8>
  410624:	add	x7, x7, #0x3
  410628:	cmp	x19, x7
  41062c:	b.hi	410d74 <ferror@plt+0xd4d4>  // b.pmore
  410630:	cmp	x0, x19
  410634:	mov	x1, x21
  410638:	b.cs	410d84 <ferror@plt+0xd4e4>  // b.hs, b.nlast
  41063c:	cmp	w19, w0
  410640:	sub	x2, x19, x0
  410644:	b.eq	410d84 <ferror@plt+0xd4e4>  // b.none
  410648:	mov	w1, w2
  41064c:	b	410d78 <ferror@plt+0xd4d8>
  410650:	add	x7, x7, #0x5
  410654:	cmp	x19, x7
  410658:	b.hi	410db4 <ferror@plt+0xd514>  // b.pmore
  41065c:	cmp	x0, x19
  410660:	mov	x1, x21
  410664:	b.cs	410dc4 <ferror@plt+0xd524>  // b.hs, b.nlast
  410668:	cmp	w19, w0
  41066c:	sub	x2, x19, x0
  410670:	b.eq	410dc4 <ferror@plt+0xd524>  // b.none
  410674:	mov	w1, w2
  410678:	b	410db8 <ferror@plt+0xd518>
  41067c:	cmn	w22, #0x1
  410680:	b.eq	41157c <ferror@plt+0xdcdc>  // b.none
  410684:	cmp	w22, #0x2
  410688:	b.eq	411184 <ferror@plt+0xd8e4>  // b.none
  41068c:	cmp	w24, #0x8
  410690:	mov	w28, w24
  410694:	b.hi	4114f0 <ferror@plt+0xdc50>  // b.pmore
  410698:	add	x1, x0, x28
  41069c:	cmp	x19, x1
  4106a0:	b.hi	41121c <ferror@plt+0xd97c>  // b.pmore
  4106a4:	cmp	x19, x0
  4106a8:	b.ls	4106d0 <ferror@plt+0xce30>  // b.plast
  4106ac:	sub	w1, w19, w0
  4106b0:	sub	w2, w1, #0x1
  4106b4:	cmp	w2, #0x7
  4106b8:	b.hi	4106d0 <ferror@plt+0xce30>  // b.pmore
  4106bc:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  4106c0:	ldr	x2, [x2, #696]
  4106c4:	blr	x2
  4106c8:	mov	x1, x0
  4106cc:	b	4106d4 <ferror@plt+0xce34>
  4106d0:	mov	x1, #0x0                   	// #0
  4106d4:	ldr	x0, [sp, #120]
  4106d8:	mov	w2, #0x0                   	// #0
  4106dc:	add	x0, x0, x28
  4106e0:	str	x0, [sp, #120]
  4106e4:	adrp	x0, 43c000 <warn@@Base+0x5468>
  4106e8:	add	x0, x0, #0x550
  4106ec:	bl	40b9b8 <ferror@plt+0x8118>
  4106f0:	mov	x1, x0
  4106f4:	adrp	x0, 43f000 <warn@@Base+0x8468>
  4106f8:	add	x0, x0, #0x2f8
  4106fc:	bl	4037a0 <printf@plt>
  410700:	ldr	x0, [sp, #120]
  410704:	b	40f868 <ferror@plt+0xbfc8>
  410708:	adrp	x0, 43f000 <warn@@Base+0x8468>
  41070c:	add	x0, x0, #0x310
  410710:	bl	4037a0 <printf@plt>
  410714:	ldr	x0, [sp, #120]
  410718:	b	40f868 <ferror@plt+0xbfc8>
  41071c:	adrp	x0, 43f000 <warn@@Base+0x8468>
  410720:	add	x0, x0, #0x328
  410724:	bl	4037a0 <printf@plt>
  410728:	ldr	x0, [sp, #120]
  41072c:	b	40f868 <ferror@plt+0xbfc8>
  410730:	adrp	x0, 43f000 <warn@@Base+0x8468>
  410734:	add	x0, x0, #0x340
  410738:	bl	4037a0 <printf@plt>
  41073c:	add	x25, sp, #0x88
  410740:	ldr	x0, [sp, #120]
  410744:	mov	x1, x19
  410748:	mov	w2, #0x0                   	// #0
  41074c:	mov	x3, x25
  410750:	add	x4, sp, #0x8c
  410754:	bl	40f098 <ferror@plt+0xb7f8>
  410758:	ldr	x1, [sp, #120]
  41075c:	ldr	w2, [sp, #136]
  410760:	add	x1, x1, x2
  410764:	stp	x0, x1, [sp, #112]
  410768:	ldr	w0, [sp, #140]
  41076c:	tbnz	w0, #0, 4110d4 <ferror@plt+0xd834>
  410770:	tbnz	w0, #1, 411380 <ferror@plt+0xdae0>
  410774:	mov	w2, #0x5                   	// #5
  410778:	adrp	x1, 43f000 <warn@@Base+0x8468>
  41077c:	mov	x0, #0x0                   	// #0
  410780:	add	x1, x1, #0x358
  410784:	bl	403700 <dcgettext@plt>
  410788:	adrp	x28, 449000 <warn@@Base+0x12468>
  41078c:	ldr	x1, [sp, #112]
  410790:	mov	w2, #0x0                   	// #0
  410794:	add	x28, x28, #0x920
  410798:	mov	x26, x0
  41079c:	mov	x0, x28
  4107a0:	bl	40b9b8 <ferror@plt+0x8118>
  4107a4:	mov	x1, x0
  4107a8:	mov	x0, x26
  4107ac:	bl	4037a0 <printf@plt>
  4107b0:	ldr	x0, [sp, #120]
  4107b4:	mov	x1, x19
  4107b8:	mov	w2, #0x0                   	// #0
  4107bc:	add	x4, sp, #0x8c
  4107c0:	mov	x3, x25
  4107c4:	bl	40f098 <ferror@plt+0xb7f8>
  4107c8:	mov	x26, x0
  4107cc:	ldp	w2, w0, [sp, #136]
  4107d0:	ldr	x1, [sp, #120]
  4107d4:	add	x1, x1, x2
  4107d8:	str	x1, [sp, #120]
  4107dc:	tbnz	w0, #0, 4110b8 <ferror@plt+0xd818>
  4107e0:	tbnz	w0, #1, 411364 <ferror@plt+0xdac4>
  4107e4:	mov	w2, #0x5                   	// #5
  4107e8:	adrp	x1, 43f000 <warn@@Base+0x8468>
  4107ec:	mov	x0, #0x0                   	// #0
  4107f0:	add	x1, x1, #0x368
  4107f4:	bl	403700 <dcgettext@plt>
  4107f8:	mov	x25, x0
  4107fc:	mov	w2, #0x0                   	// #0
  410800:	mov	x1, x26
  410804:	mov	x0, x28
  410808:	bl	40b9b8 <ferror@plt+0x8118>
  41080c:	mov	x1, x0
  410810:	mov	x0, x25
  410814:	bl	4037a0 <printf@plt>
  410818:	ldr	x0, [sp, #120]
  41081c:	b	40f868 <ferror@plt+0xbfc8>
  410820:	adrp	x0, 43f000 <warn@@Base+0x8468>
  410824:	add	x0, x0, #0x390
  410828:	bl	4037a0 <printf@plt>
  41082c:	ldr	x0, [sp, #120]
  410830:	mov	x1, x19
  410834:	mov	w2, #0x0                   	// #0
  410838:	add	x4, sp, #0x8c
  41083c:	add	x3, sp, #0x88
  410840:	bl	40f098 <ferror@plt+0xb7f8>
  410844:	mov	x28, x0
  410848:	ldp	w0, w1, [sp, #136]
  41084c:	ldr	x2, [sp, #120]
  410850:	add	x0, x2, x0
  410854:	str	x0, [sp, #120]
  410858:	tbnz	w1, #0, 41110c <ferror@plt+0xd86c>
  41085c:	tbnz	w1, #1, 411358 <ferror@plt+0xdab8>
  410860:	mov	x1, x28
  410864:	mov	x2, x19
  410868:	mov	w3, #0x20                  	// #32
  41086c:	bl	40d868 <ferror@plt+0x9fc8>
  410870:	str	x0, [sp, #120]
  410874:	b	40f868 <ferror@plt+0xbfc8>
  410878:	adrp	x0, 43f000 <warn@@Base+0x8468>
  41087c:	add	x0, x0, #0x378
  410880:	bl	4037a0 <printf@plt>
  410884:	ldr	x0, [sp, #120]
  410888:	b	40f868 <ferror@plt+0xbfc8>
  41088c:	adrp	x0, 43f000 <warn@@Base+0x8468>
  410890:	add	x0, x0, #0x90
  410894:	bl	4037a0 <printf@plt>
  410898:	ldr	x0, [sp, #120]
  41089c:	b	40f868 <ferror@plt+0xbfc8>
  4108a0:	adrp	x0, 43f000 <warn@@Base+0x8468>
  4108a4:	add	x0, x0, #0xa0
  4108a8:	bl	4037a0 <printf@plt>
  4108ac:	ldr	x0, [sp, #120]
  4108b0:	b	40f868 <ferror@plt+0xbfc8>
  4108b4:	adrp	x0, 43f000 <warn@@Base+0x8468>
  4108b8:	add	x0, x0, #0xb0
  4108bc:	bl	4037a0 <printf@plt>
  4108c0:	ldr	x0, [sp, #120]
  4108c4:	b	40f868 <ferror@plt+0xbfc8>
  4108c8:	adrp	x0, 43f000 <warn@@Base+0x8468>
  4108cc:	add	x0, x0, #0xc0
  4108d0:	bl	4037a0 <printf@plt>
  4108d4:	ldr	x0, [sp, #120]
  4108d8:	b	40f868 <ferror@plt+0xbfc8>
  4108dc:	mov	x1, x19
  4108e0:	mov	w2, #0x0                   	// #0
  4108e4:	add	x4, sp, #0x8c
  4108e8:	add	x3, sp, #0x88
  4108ec:	bl	40f098 <ferror@plt+0xb7f8>
  4108f0:	mov	x28, x0
  4108f4:	ldp	w2, w0, [sp, #136]
  4108f8:	ldr	x1, [sp, #120]
  4108fc:	add	x1, x1, x2
  410900:	str	x1, [sp, #120]
  410904:	tbnz	w0, #0, 41112c <ferror@plt+0xd88c>
  410908:	tbnz	w0, #1, 41133c <ferror@plt+0xda9c>
  41090c:	mov	w2, #0x0                   	// #0
  410910:	mov	x1, x28
  410914:	adrp	x0, 449000 <warn@@Base+0x12468>
  410918:	add	x0, x0, #0x920
  41091c:	bl	40b9b8 <ferror@plt+0x8118>
  410920:	mov	x25, x0
  410924:	mov	w1, #0x1                   	// #1
  410928:	mov	w0, w28
  41092c:	bl	40d270 <ferror@plt+0x99d0>
  410930:	mov	x2, x0
  410934:	mov	x1, x25
  410938:	adrp	x0, 43f000 <warn@@Base+0x8468>
  41093c:	add	x0, x0, #0x1f8
  410940:	bl	4037a0 <printf@plt>
  410944:	ldr	x0, [sp, #120]
  410948:	b	40f868 <ferror@plt+0xbfc8>
  41094c:	mov	x1, x19
  410950:	mov	w2, #0x1                   	// #1
  410954:	add	x4, sp, #0x8c
  410958:	add	x3, sp, #0x88
  41095c:	bl	40f098 <ferror@plt+0xb7f8>
  410960:	mov	x27, x0
  410964:	ldp	w2, w0, [sp, #136]
  410968:	ldr	x1, [sp, #120]
  41096c:	add	x1, x1, x2
  410970:	str	x1, [sp, #120]
  410974:	tbnz	w0, #0, 410fb8 <ferror@plt+0xd718>
  410978:	tbnz	w0, #1, 4113d4 <ferror@plt+0xdb34>
  41097c:	mov	w2, #0x0                   	// #0
  410980:	mov	x1, x27
  410984:	adrp	x0, 43c000 <warn@@Base+0x5468>
  410988:	add	x0, x0, #0x888
  41098c:	bl	40b9b8 <ferror@plt+0x8118>
  410990:	mov	x1, x0
  410994:	adrp	x0, 43f000 <warn@@Base+0x8468>
  410998:	add	x0, x0, #0x210
  41099c:	bl	4037a0 <printf@plt>
  4109a0:	mov	w27, #0x1                   	// #1
  4109a4:	ldr	x0, [sp, #120]
  4109a8:	b	40f868 <ferror@plt+0xbfc8>
  4109ac:	adrp	x0, 43f000 <warn@@Base+0x8468>
  4109b0:	add	x0, x0, #0x118
  4109b4:	bl	4037a0 <printf@plt>
  4109b8:	ldr	x0, [sp, #120]
  4109bc:	b	40f868 <ferror@plt+0xbfc8>
  4109c0:	adrp	x0, 43f000 <warn@@Base+0x8468>
  4109c4:	add	x0, x0, #0x198
  4109c8:	bl	4037a0 <printf@plt>
  4109cc:	ldr	x0, [sp, #120]
  4109d0:	b	40f868 <ferror@plt+0xbfc8>
  4109d4:	add	x7, x7, #0x3
  4109d8:	cmp	x19, x7
  4109dc:	b.hi	410d1c <ferror@plt+0xd47c>  // b.pmore
  4109e0:	cmp	x0, x19
  4109e4:	mov	x1, #0x0                   	// #0
  4109e8:	b.cs	410d2c <ferror@plt+0xd48c>  // b.hs, b.nlast
  4109ec:	cmp	w19, w0
  4109f0:	sub	x2, x19, x0
  4109f4:	b.eq	410d2c <ferror@plt+0xd48c>  // b.none
  4109f8:	mov	w1, w2
  4109fc:	b	410d20 <ferror@plt+0xd480>
  410a00:	cmn	w22, #0x1
  410a04:	b.eq	4115e4 <ferror@plt+0xdd44>  // b.none
  410a08:	cmp	w22, #0x2
  410a0c:	b.eq	411148 <ferror@plt+0xd8a8>  // b.none
  410a10:	cmp	w24, #0x8
  410a14:	mov	w28, w24
  410a18:	b.hi	411538 <ferror@plt+0xdc98>  // b.pmore
  410a1c:	add	x1, x0, x28
  410a20:	cmp	x19, x1
  410a24:	b.hi	41120c <ferror@plt+0xd96c>  // b.pmore
  410a28:	cmp	x19, x0
  410a2c:	b.hi	411278 <ferror@plt+0xd9d8>  // b.pmore
  410a30:	mov	x1, #0x0                   	// #0
  410a34:	ldr	x0, [sp, #120]
  410a38:	mov	w2, #0x0                   	// #0
  410a3c:	add	x0, x0, x28
  410a40:	str	x0, [sp, #120]
  410a44:	adrp	x0, 43c000 <warn@@Base+0x5468>
  410a48:	add	x0, x0, #0x550
  410a4c:	bl	40b9b8 <ferror@plt+0x8118>
  410a50:	mov	x1, x0
  410a54:	adrp	x0, 43f000 <warn@@Base+0x8468>
  410a58:	add	x0, x0, #0x510
  410a5c:	bl	4037a0 <printf@plt>
  410a60:	ldr	x0, [sp, #120]
  410a64:	b	40f868 <ferror@plt+0xbfc8>
  410a68:	adrp	x0, 43f000 <warn@@Base+0x8468>
  410a6c:	add	x0, x0, #0x538
  410a70:	bl	4037a0 <printf@plt>
  410a74:	ldr	x0, [sp, #120]
  410a78:	b	40f868 <ferror@plt+0xbfc8>
  410a7c:	add	x25, sp, #0x88
  410a80:	mov	x1, x19
  410a84:	mov	w2, #0x0                   	// #0
  410a88:	mov	x3, x25
  410a8c:	add	x4, sp, #0x8c
  410a90:	bl	40f098 <ferror@plt+0xb7f8>
  410a94:	mov	x28, x0
  410a98:	ldp	w0, w2, [sp, #136]
  410a9c:	ldr	x1, [sp, #120]
  410aa0:	add	x0, x1, x0
  410aa4:	str	x0, [sp, #120]
  410aa8:	adrp	x1, 43e000 <warn@@Base+0x7468>
  410aac:	add	x1, x1, #0xca0
  410ab0:	tbnz	w2, #0, 410e80 <ferror@plt+0xd5e0>
  410ab4:	tbnz	w2, #1, 410e78 <ferror@plt+0xd5d8>
  410ab8:	mov	x1, x19
  410abc:	mov	w2, #0x1                   	// #1
  410ac0:	mov	x3, x25
  410ac4:	add	x4, sp, #0x8c
  410ac8:	bl	40f098 <ferror@plt+0xb7f8>
  410acc:	mov	x26, x0
  410ad0:	ldp	w2, w0, [sp, #136]
  410ad4:	ldr	x1, [sp, #120]
  410ad8:	add	x1, x1, x2
  410adc:	str	x1, [sp, #120]
  410ae0:	tbnz	w0, #0, 410f80 <ferror@plt+0xd6e0>
  410ae4:	tbnz	w0, #1, 411310 <ferror@plt+0xda70>
  410ae8:	mov	w2, #0x0                   	// #0
  410aec:	mov	x1, x28
  410af0:	adrp	x0, 449000 <warn@@Base+0x12468>
  410af4:	add	x0, x0, #0x920
  410af8:	bl	40b9b8 <ferror@plt+0x8118>
  410afc:	mov	x25, x0
  410b00:	mov	w1, #0x1                   	// #1
  410b04:	mov	w0, w28
  410b08:	bl	40d270 <ferror@plt+0x99d0>
  410b0c:	mov	x28, x0
  410b10:	mov	x1, x26
  410b14:	mov	w2, #0x0                   	// #0
  410b18:	adrp	x0, 43c000 <warn@@Base+0x5468>
  410b1c:	add	x0, x0, #0x888
  410b20:	bl	40b9b8 <ferror@plt+0x8118>
  410b24:	mov	x3, x0
  410b28:	mov	x2, x28
  410b2c:	mov	x1, x25
  410b30:	adrp	x0, 43f000 <warn@@Base+0x8468>
  410b34:	add	x0, x0, #0x220
  410b38:	bl	4037a0 <printf@plt>
  410b3c:	ldr	x0, [sp, #120]
  410b40:	b	40f868 <ferror@plt+0xbfc8>
  410b44:	mov	x1, x19
  410b48:	mov	w2, #0x0                   	// #0
  410b4c:	add	x4, sp, #0x8c
  410b50:	add	x3, sp, #0x88
  410b54:	bl	40f098 <ferror@plt+0xb7f8>
  410b58:	mov	x28, x0
  410b5c:	ldp	w2, w0, [sp, #136]
  410b60:	ldr	x1, [sp, #120]
  410b64:	add	x1, x1, x2
  410b68:	str	x1, [sp, #120]
  410b6c:	tbnz	w0, #0, 410ff0 <ferror@plt+0xd750>
  410b70:	tbnz	w0, #1, 411464 <ferror@plt+0xdbc4>
  410b74:	mov	w2, #0x0                   	// #0
  410b78:	mov	x1, x28
  410b7c:	adrp	x0, 449000 <warn@@Base+0x12468>
  410b80:	add	x0, x0, #0x920
  410b84:	bl	40b9b8 <ferror@plt+0x8118>
  410b88:	mov	x1, x0
  410b8c:	adrp	x0, 43f000 <warn@@Base+0x8468>
  410b90:	add	x0, x0, #0x238
  410b94:	bl	4037a0 <printf@plt>
  410b98:	ldr	x0, [sp, #120]
  410b9c:	b	40f868 <ferror@plt+0xbfc8>
  410ba0:	adrp	x0, 43f000 <warn@@Base+0x8468>
  410ba4:	add	x0, x0, #0xf8
  410ba8:	bl	4037a0 <printf@plt>
  410bac:	ldr	x0, [sp, #120]
  410bb0:	b	40f868 <ferror@plt+0xbfc8>
  410bb4:	adrp	x0, 43f000 <warn@@Base+0x8468>
  410bb8:	add	x0, x0, #0x178
  410bbc:	bl	4037a0 <printf@plt>
  410bc0:	ldr	x0, [sp, #120]
  410bc4:	b	40f868 <ferror@plt+0xbfc8>
  410bc8:	adrp	x0, 43f000 <warn@@Base+0x8468>
  410bcc:	add	x0, x0, #0x188
  410bd0:	bl	4037a0 <printf@plt>
  410bd4:	ldr	x0, [sp, #120]
  410bd8:	b	40f868 <ferror@plt+0xbfc8>
  410bdc:	adrp	x0, 43f000 <warn@@Base+0x8468>
  410be0:	add	x0, x0, #0x168
  410be4:	bl	4037a0 <printf@plt>
  410be8:	ldr	x0, [sp, #120]
  410bec:	b	40f868 <ferror@plt+0xbfc8>
  410bf0:	adrp	x0, 43f000 <warn@@Base+0x8468>
  410bf4:	add	x0, x0, #0x568
  410bf8:	bl	4037a0 <printf@plt>
  410bfc:	ldr	x0, [sp, #120]
  410c00:	b	40f868 <ferror@plt+0xbfc8>
  410c04:	adrp	x0, 43f000 <warn@@Base+0x8468>
  410c08:	add	x0, x0, #0x580
  410c0c:	bl	4037a0 <printf@plt>
  410c10:	ldr	x0, [sp, #120]
  410c14:	b	40f868 <ferror@plt+0xbfc8>
  410c18:	adrp	x0, 43f000 <warn@@Base+0x8468>
  410c1c:	add	x0, x0, #0x550
  410c20:	bl	4037a0 <printf@plt>
  410c24:	ldr	x0, [sp, #120]
  410c28:	b	40f868 <ferror@plt+0xbfc8>
  410c2c:	add	x7, x7, #0x3
  410c30:	cmp	x19, x7
  410c34:	b.hi	410cf0 <ferror@plt+0xd450>  // b.pmore
  410c38:	cmp	x0, x19
  410c3c:	mov	x1, #0x0                   	// #0
  410c40:	b.cs	410d00 <ferror@plt+0xd460>  // b.hs, b.nlast
  410c44:	cmp	w19, w0
  410c48:	sub	x2, x19, x0
  410c4c:	b.eq	410d00 <ferror@plt+0xd460>  // b.none
  410c50:	mov	w1, w2
  410c54:	b	410cf4 <ferror@plt+0xd454>
  410c58:	adrp	x0, 43f000 <warn@@Base+0x8468>
  410c5c:	add	x0, x0, #0x148
  410c60:	bl	4037a0 <printf@plt>
  410c64:	ldr	x0, [sp, #120]
  410c68:	b	40f868 <ferror@plt+0xbfc8>
  410c6c:	adrp	x0, 43f000 <warn@@Base+0x8468>
  410c70:	add	x0, x0, #0x128
  410c74:	bl	4037a0 <printf@plt>
  410c78:	ldr	x0, [sp, #120]
  410c7c:	b	40f868 <ferror@plt+0xbfc8>
  410c80:	mov	x1, x19
  410c84:	mov	w2, #0x0                   	// #0
  410c88:	add	x4, sp, #0x8c
  410c8c:	add	x3, sp, #0x88
  410c90:	bl	40f098 <ferror@plt+0xb7f8>
  410c94:	mov	x28, x0
  410c98:	ldp	w2, w0, [sp, #136]
  410c9c:	ldr	x1, [sp, #120]
  410ca0:	add	x1, x1, x2
  410ca4:	str	x1, [sp, #120]
  410ca8:	tbnz	w0, #0, 41100c <ferror@plt+0xd76c>
  410cac:	tbnz	w0, #1, 4113f0 <ferror@plt+0xdb50>
  410cb0:	mov	w2, #0x0                   	// #0
  410cb4:	mov	x1, x28
  410cb8:	adrp	x0, 449000 <warn@@Base+0x12468>
  410cbc:	add	x0, x0, #0x920
  410cc0:	bl	40b9b8 <ferror@plt+0x8118>
  410cc4:	mov	x1, x0
  410cc8:	adrp	x0, 43f000 <warn@@Base+0x8468>
  410ccc:	add	x0, x0, #0xe0
  410cd0:	bl	4037a0 <printf@plt>
  410cd4:	ldr	x0, [sp, #120]
  410cd8:	b	40f868 <ferror@plt+0xbfc8>
  410cdc:	adrp	x0, 43f000 <warn@@Base+0x8468>
  410ce0:	add	x0, x0, #0x108
  410ce4:	bl	4037a0 <printf@plt>
  410ce8:	ldr	x0, [sp, #120]
  410cec:	b	40f868 <ferror@plt+0xbfc8>
  410cf0:	mov	w1, #0x2                   	// #2
  410cf4:	bl	436f70 <warn@@Base+0x3d8>
  410cf8:	mov	x1, x0
  410cfc:	ldr	x0, [sp, #120]
  410d00:	add	x2, x0, #0x2
  410d04:	adrp	x0, 43f000 <warn@@Base+0x8468>
  410d08:	add	x0, x0, #0x138
  410d0c:	str	x2, [sp, #120]
  410d10:	bl	4037a0 <printf@plt>
  410d14:	ldr	x0, [sp, #120]
  410d18:	b	40f868 <ferror@plt+0xbfc8>
  410d1c:	mov	w1, #0x2                   	// #2
  410d20:	bl	436f70 <warn@@Base+0x3d8>
  410d24:	mov	x1, x0
  410d28:	ldr	x0, [sp, #120]
  410d2c:	add	x2, x0, #0x2
  410d30:	adrp	x0, 43f000 <warn@@Base+0x8468>
  410d34:	add	x0, x0, #0x1a8
  410d38:	str	x2, [sp, #120]
  410d3c:	bl	4037a0 <printf@plt>
  410d40:	ldr	x0, [sp, #120]
  410d44:	b	40f868 <ferror@plt+0xbfc8>
  410d48:	mov	w1, #0x4                   	// #4
  410d4c:	bl	436f70 <warn@@Base+0x3d8>
  410d50:	mov	x1, x0
  410d54:	ldr	x2, [sp, #120]
  410d58:	add	x2, x2, #0x4
  410d5c:	adrp	x0, 43e000 <warn@@Base+0x7468>
  410d60:	add	x0, x0, #0xf98
  410d64:	str	x2, [sp, #120]
  410d68:	bl	4037a0 <printf@plt>
  410d6c:	ldr	x0, [sp, #120]
  410d70:	b	40f868 <ferror@plt+0xbfc8>
  410d74:	mov	w1, #0x2                   	// #2
  410d78:	bl	436f70 <warn@@Base+0x3d8>
  410d7c:	add	x1, x0, x21
  410d80:	ldr	x0, [sp, #120]
  410d84:	add	x3, x0, #0x2
  410d88:	mov	w2, #0x0                   	// #0
  410d8c:	adrp	x0, 43c000 <warn@@Base+0x5468>
  410d90:	add	x0, x0, #0x550
  410d94:	str	x3, [sp, #120]
  410d98:	bl	40b9b8 <ferror@plt+0x8118>
  410d9c:	mov	x1, x0
  410da0:	adrp	x0, 43f000 <warn@@Base+0x8468>
  410da4:	add	x0, x0, #0x2a8
  410da8:	bl	4037a0 <printf@plt>
  410dac:	ldr	x0, [sp, #120]
  410db0:	b	40f868 <ferror@plt+0xbfc8>
  410db4:	mov	w1, #0x4                   	// #4
  410db8:	bl	436f70 <warn@@Base+0x3d8>
  410dbc:	add	x1, x0, x21
  410dc0:	ldr	x0, [sp, #120]
  410dc4:	add	x3, x0, #0x4
  410dc8:	mov	w2, #0x0                   	// #0
  410dcc:	adrp	x0, 43c000 <warn@@Base+0x5468>
  410dd0:	add	x0, x0, #0x550
  410dd4:	str	x3, [sp, #120]
  410dd8:	bl	40b9b8 <ferror@plt+0x8118>
  410ddc:	mov	x1, x0
  410de0:	adrp	x0, 43f000 <warn@@Base+0x8468>
  410de4:	add	x0, x0, #0x2c0
  410de8:	bl	4037a0 <printf@plt>
  410dec:	ldr	x0, [sp, #120]
  410df0:	b	40f868 <ferror@plt+0xbfc8>
  410df4:	mov	w1, #0x4                   	// #4
  410df8:	bl	436f70 <warn@@Base+0x3d8>
  410dfc:	mov	x1, x0
  410e00:	ldr	x0, [sp, #120]
  410e04:	add	x2, x0, #0x4
  410e08:	adrp	x0, 43e000 <warn@@Base+0x7468>
  410e0c:	add	x0, x0, #0xf48
  410e10:	str	x2, [sp, #120]
  410e14:	bl	4037a0 <printf@plt>
  410e18:	ldr	x0, [sp, #120]
  410e1c:	b	40f868 <ferror@plt+0xbfc8>
  410e20:	mov	w1, #0x1                   	// #1
  410e24:	bl	436f70 <warn@@Base+0x3d8>
  410e28:	mov	x1, x0
  410e2c:	ldr	x0, [sp, #120]
  410e30:	add	x2, x0, #0x1
  410e34:	adrp	x0, 43e000 <warn@@Base+0x7468>
  410e38:	add	x0, x0, #0xee8
  410e3c:	str	x2, [sp, #120]
  410e40:	bl	4037a0 <printf@plt>
  410e44:	ldr	x0, [sp, #120]
  410e48:	b	40f868 <ferror@plt+0xbfc8>
  410e4c:	mov	w1, #0x2                   	// #2
  410e50:	bl	436f70 <warn@@Base+0x3d8>
  410e54:	mov	x1, x0
  410e58:	ldr	x0, [sp, #120]
  410e5c:	add	x2, x0, #0x2
  410e60:	adrp	x0, 43e000 <warn@@Base+0x7468>
  410e64:	add	x0, x0, #0xf18
  410e68:	str	x2, [sp, #120]
  410e6c:	bl	4037a0 <printf@plt>
  410e70:	ldr	x0, [sp, #120]
  410e74:	b	40f868 <ferror@plt+0xbfc8>
  410e78:	adrp	x1, 43e000 <warn@@Base+0x7468>
  410e7c:	add	x1, x1, #0xcb8
  410e80:	mov	w2, #0x5                   	// #5
  410e84:	mov	x0, #0x0                   	// #0
  410e88:	bl	403700 <dcgettext@plt>
  410e8c:	bl	4365c0 <error@@Base>
  410e90:	ldr	x0, [sp, #120]
  410e94:	b	410ab8 <ferror@plt+0xd218>
  410e98:	mov	x3, x28
  410e9c:	mov	w4, #0x5                   	// #5
  410ea0:	adrp	x2, 43d000 <warn@@Base+0x6468>
  410ea4:	adrp	x1, 43d000 <warn@@Base+0x6468>
  410ea8:	add	x2, x2, #0x430
  410eac:	add	x1, x1, #0x480
  410eb0:	mov	x0, #0x0                   	// #0
  410eb4:	bl	4035d0 <dcngettext@plt>
  410eb8:	mov	w1, w23
  410ebc:	mov	w2, #0x8                   	// #8
  410ec0:	bl	4365c0 <error@@Base>
  410ec4:	ldr	x0, [sp, #120]
  410ec8:	add	x1, x0, #0x8
  410ecc:	cmp	x19, x1
  410ed0:	b.hi	41122c <ferror@plt+0xd98c>  // b.pmore
  410ed4:	cmp	x19, x0
  410ed8:	b.hi	4111e0 <ferror@plt+0xd940>  // b.pmore
  410edc:	mov	x1, #0x0                   	// #0
  410ee0:	b	40ff58 <ferror@plt+0xc6b8>
  410ee4:	mov	w1, #0x1                   	// #1
  410ee8:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  410eec:	ldr	x2, [x2, #696]
  410ef0:	blr	x2
  410ef4:	mov	x2, x0
  410ef8:	ldr	x0, [sp, #120]
  410efc:	b	40fa20 <ferror@plt+0xc180>
  410f00:	adrp	x1, 43e000 <warn@@Base+0x7468>
  410f04:	add	x1, x1, #0xcb8
  410f08:	mov	w2, #0x5                   	// #5
  410f0c:	mov	x0, #0x0                   	// #0
  410f10:	bl	403700 <dcgettext@plt>
  410f14:	bl	4365c0 <error@@Base>
  410f18:	b	40f9cc <ferror@plt+0xc12c>
  410f1c:	adrp	x1, 43e000 <warn@@Base+0x7468>
  410f20:	add	x1, x1, #0xca0
  410f24:	str	x3, [sp, #112]
  410f28:	mov	w2, #0x5                   	// #5
  410f2c:	mov	x0, #0x0                   	// #0
  410f30:	bl	403700 <dcgettext@plt>
  410f34:	bl	4365c0 <error@@Base>
  410f38:	ldr	x3, [sp, #112]
  410f3c:	b	40fac8 <ferror@plt+0xc228>
  410f40:	adrp	x1, 43e000 <warn@@Base+0x7468>
  410f44:	add	x1, x1, #0xca0
  410f48:	mov	w2, #0x5                   	// #5
  410f4c:	mov	x0, #0x0                   	// #0
  410f50:	bl	403700 <dcgettext@plt>
  410f54:	bl	4365c0 <error@@Base>
  410f58:	b	40f820 <ferror@plt+0xbf80>
  410f5c:	adrp	x1, 43e000 <warn@@Base+0x7468>
  410f60:	add	x1, x1, #0xca0
  410f64:	str	x3, [sp, #112]
  410f68:	mov	w2, #0x5                   	// #5
  410f6c:	mov	x0, #0x0                   	// #0
  410f70:	bl	403700 <dcgettext@plt>
  410f74:	bl	4365c0 <error@@Base>
  410f78:	ldr	x3, [sp, #112]
  410f7c:	b	40f93c <ferror@plt+0xc09c>
  410f80:	adrp	x1, 43e000 <warn@@Base+0x7468>
  410f84:	add	x1, x1, #0xca0
  410f88:	mov	w2, #0x5                   	// #5
  410f8c:	mov	x0, #0x0                   	// #0
  410f90:	bl	403700 <dcgettext@plt>
  410f94:	bl	4365c0 <error@@Base>
  410f98:	b	410ae8 <ferror@plt+0xd248>
  410f9c:	adrp	x1, 43e000 <warn@@Base+0x7468>
  410fa0:	add	x1, x1, #0xca0
  410fa4:	mov	w2, #0x5                   	// #5
  410fa8:	mov	x0, #0x0                   	// #0
  410fac:	bl	403700 <dcgettext@plt>
  410fb0:	bl	4365c0 <error@@Base>
  410fb4:	b	40fdf0 <ferror@plt+0xc550>
  410fb8:	adrp	x1, 43e000 <warn@@Base+0x7468>
  410fbc:	add	x1, x1, #0xca0
  410fc0:	mov	w2, #0x5                   	// #5
  410fc4:	mov	x0, #0x0                   	// #0
  410fc8:	bl	403700 <dcgettext@plt>
  410fcc:	bl	4365c0 <error@@Base>
  410fd0:	b	41097c <ferror@plt+0xd0dc>
  410fd4:	adrp	x1, 43e000 <warn@@Base+0x7468>
  410fd8:	add	x1, x1, #0xca0
  410fdc:	mov	w2, #0x5                   	// #5
  410fe0:	mov	x0, #0x0                   	// #0
  410fe4:	bl	403700 <dcgettext@plt>
  410fe8:	bl	4365c0 <error@@Base>
  410fec:	b	410254 <ferror@plt+0xc9b4>
  410ff0:	adrp	x1, 43e000 <warn@@Base+0x7468>
  410ff4:	add	x1, x1, #0xca0
  410ff8:	mov	w2, #0x5                   	// #5
  410ffc:	mov	x0, #0x0                   	// #0
  411000:	bl	403700 <dcgettext@plt>
  411004:	bl	4365c0 <error@@Base>
  411008:	b	410b74 <ferror@plt+0xd2d4>
  41100c:	adrp	x1, 43e000 <warn@@Base+0x7468>
  411010:	add	x1, x1, #0xca0
  411014:	mov	w2, #0x5                   	// #5
  411018:	mov	x0, #0x0                   	// #0
  41101c:	bl	403700 <dcgettext@plt>
  411020:	bl	4365c0 <error@@Base>
  411024:	b	410cb0 <ferror@plt+0xd410>
  411028:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41102c:	add	x1, x1, #0xca0
  411030:	mov	w2, #0x5                   	// #5
  411034:	mov	x0, #0x0                   	// #0
  411038:	bl	403700 <dcgettext@plt>
  41103c:	bl	4365c0 <error@@Base>
  411040:	b	4104f4 <ferror@plt+0xcc54>
  411044:	adrp	x1, 43e000 <warn@@Base+0x7468>
  411048:	add	x1, x1, #0xca0
  41104c:	mov	w2, #0x5                   	// #5
  411050:	mov	x0, #0x0                   	// #0
  411054:	bl	403700 <dcgettext@plt>
  411058:	bl	4365c0 <error@@Base>
  41105c:	b	40fd14 <ferror@plt+0xc474>
  411060:	adrp	x1, 43e000 <warn@@Base+0x7468>
  411064:	add	x1, x1, #0xca0
  411068:	mov	w2, #0x5                   	// #5
  41106c:	mov	x0, #0x0                   	// #0
  411070:	bl	403700 <dcgettext@plt>
  411074:	bl	4365c0 <error@@Base>
  411078:	ldr	x1, [sp, #120]
  41107c:	b	40fc64 <ferror@plt+0xc3c4>
  411080:	mov	w1, #0x4                   	// #4
  411084:	bl	436f70 <warn@@Base+0x3d8>
  411088:	mov	x1, x0
  41108c:	ldr	x0, [sp, #120]
  411090:	b	4101e0 <ferror@plt+0xc940>
  411094:	adrp	x1, 43e000 <warn@@Base+0x7468>
  411098:	add	x1, x1, #0xca0
  41109c:	str	x3, [sp, #112]
  4110a0:	mov	w2, #0x5                   	// #5
  4110a4:	mov	x0, #0x0                   	// #0
  4110a8:	bl	403700 <dcgettext@plt>
  4110ac:	bl	4365c0 <error@@Base>
  4110b0:	ldr	x3, [sp, #112]
  4110b4:	b	40fb48 <ferror@plt+0xc2a8>
  4110b8:	adrp	x1, 43e000 <warn@@Base+0x7468>
  4110bc:	add	x1, x1, #0xca0
  4110c0:	mov	w2, #0x5                   	// #5
  4110c4:	mov	x0, #0x0                   	// #0
  4110c8:	bl	403700 <dcgettext@plt>
  4110cc:	bl	4365c0 <error@@Base>
  4110d0:	b	4107e4 <ferror@plt+0xcf44>
  4110d4:	adrp	x1, 43e000 <warn@@Base+0x7468>
  4110d8:	add	x1, x1, #0xca0
  4110dc:	mov	w2, #0x5                   	// #5
  4110e0:	mov	x0, #0x0                   	// #0
  4110e4:	bl	403700 <dcgettext@plt>
  4110e8:	bl	4365c0 <error@@Base>
  4110ec:	b	410774 <ferror@plt+0xced4>
  4110f0:	adrp	x1, 43e000 <warn@@Base+0x7468>
  4110f4:	add	x1, x1, #0xca0
  4110f8:	mov	w2, #0x5                   	// #5
  4110fc:	mov	x0, #0x0                   	// #0
  411100:	bl	403700 <dcgettext@plt>
  411104:	bl	4365c0 <error@@Base>
  411108:	b	410498 <ferror@plt+0xcbf8>
  41110c:	adrp	x1, 43e000 <warn@@Base+0x7468>
  411110:	add	x1, x1, #0xca0
  411114:	mov	w2, #0x5                   	// #5
  411118:	mov	x0, #0x0                   	// #0
  41111c:	bl	403700 <dcgettext@plt>
  411120:	bl	4365c0 <error@@Base>
  411124:	ldr	x0, [sp, #120]
  411128:	b	410860 <ferror@plt+0xcfc0>
  41112c:	adrp	x1, 43e000 <warn@@Base+0x7468>
  411130:	add	x1, x1, #0xca0
  411134:	mov	w2, #0x5                   	// #5
  411138:	mov	x0, #0x0                   	// #0
  41113c:	bl	403700 <dcgettext@plt>
  411140:	bl	4365c0 <error@@Base>
  411144:	b	41090c <ferror@plt+0xd06c>
  411148:	cmp	w23, #0x8
  41114c:	mov	w28, w23
  411150:	b.hi	411234 <ferror@plt+0xd994>  // b.pmore
  411154:	add	x1, x0, x28
  411158:	cmp	x19, x1
  41115c:	b.ls	411270 <ferror@plt+0xd9d0>  // b.plast
  411160:	mov	w1, w23
  411164:	sub	w2, w1, #0x1
  411168:	cmp	w2, #0x7
  41116c:	b.hi	410a30 <ferror@plt+0xd190>  // b.pmore
  411170:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  411174:	ldr	x2, [x2, #696]
  411178:	blr	x2
  41117c:	mov	x1, x0
  411180:	b	410a34 <ferror@plt+0xd194>
  411184:	cmp	w23, #0x8
  411188:	mov	w28, w23
  41118c:	b.hi	4112c4 <ferror@plt+0xda24>  // b.pmore
  411190:	add	x1, x0, x28
  411194:	cmp	x19, x1
  411198:	b.ls	4106a4 <ferror@plt+0xce04>  // b.plast
  41119c:	mov	w1, w23
  4111a0:	b	4106b0 <ferror@plt+0xce10>
  4111a4:	cmp	w23, #0x8
  4111a8:	mov	w28, w23
  4111ac:	b.hi	411280 <ferror@plt+0xd9e0>  // b.pmore
  4111b0:	add	x1, x0, x28
  4111b4:	cmp	x19, x1
  4111b8:	b.ls	40fb88 <ferror@plt+0xc2e8>  // b.plast
  4111bc:	mov	w1, w23
  4111c0:	b	4111ec <ferror@plt+0xd94c>
  4111c4:	adrp	x1, 43e000 <warn@@Base+0x7468>
  4111c8:	add	x1, x1, #0xca0
  4111cc:	mov	w2, #0x5                   	// #5
  4111d0:	mov	x0, #0x0                   	// #0
  4111d4:	bl	403700 <dcgettext@plt>
  4111d8:	bl	4365c0 <error@@Base>
  4111dc:	b	40fbd0 <ferror@plt+0xc330>
  4111e0:	sub	w1, w19, w0
  4111e4:	b	40ff3c <ferror@plt+0xc69c>
  4111e8:	sub	w1, w19, w0
  4111ec:	sub	w2, w1, #0x1
  4111f0:	cmp	w2, #0x7
  4111f4:	b.hi	40fb90 <ferror@plt+0xc2f0>  // b.pmore
  4111f8:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  4111fc:	ldr	x2, [x2, #696]
  411200:	blr	x2
  411204:	mov	x25, x0
  411208:	b	40fb94 <ferror@plt+0xc2f4>
  41120c:	mov	w1, w24
  411210:	b	411164 <ferror@plt+0xd8c4>
  411214:	mov	w1, w24
  411218:	b	4111ec <ferror@plt+0xd94c>
  41121c:	mov	w1, w24
  411220:	b	4106b0 <ferror@plt+0xce10>
  411224:	mov	w1, w2
  411228:	b	411084 <ferror@plt+0xd7e4>
  41122c:	mov	w1, #0x8                   	// #8
  411230:	b	40ff48 <ferror@plt+0xc6a8>
  411234:	mov	x3, x28
  411238:	mov	w4, #0x5                   	// #5
  41123c:	adrp	x2, 43d000 <warn@@Base+0x6468>
  411240:	adrp	x1, 43d000 <warn@@Base+0x6468>
  411244:	add	x2, x2, #0x430
  411248:	add	x1, x1, #0x480
  41124c:	mov	x0, #0x0                   	// #0
  411250:	bl	4035d0 <dcngettext@plt>
  411254:	mov	w1, w23
  411258:	mov	w2, #0x8                   	// #8
  41125c:	bl	4365c0 <error@@Base>
  411260:	ldr	x0, [sp, #120]
  411264:	add	x1, x0, #0x8
  411268:	cmp	x19, x1
  41126c:	b.hi	411574 <ferror@plt+0xdcd4>  // b.pmore
  411270:	cmp	x0, x19
  411274:	b.cs	410a30 <ferror@plt+0xd190>  // b.hs, b.nlast
  411278:	sub	w1, w19, w0
  41127c:	b	411164 <ferror@plt+0xd8c4>
  411280:	mov	x3, x28
  411284:	mov	w4, #0x5                   	// #5
  411288:	adrp	x2, 43d000 <warn@@Base+0x6468>
  41128c:	adrp	x1, 43d000 <warn@@Base+0x6468>
  411290:	add	x2, x2, #0x430
  411294:	add	x1, x1, #0x480
  411298:	mov	x0, #0x0                   	// #0
  41129c:	bl	4035d0 <dcngettext@plt>
  4112a0:	mov	w1, w23
  4112a4:	mov	w2, #0x8                   	// #8
  4112a8:	bl	4365c0 <error@@Base>
  4112ac:	ldr	x0, [sp, #120]
  4112b0:	add	x1, x0, #0x8
  4112b4:	cmp	x19, x1
  4112b8:	b.ls	40fb88 <ferror@plt+0xc2e8>  // b.plast
  4112bc:	mov	w1, #0x8                   	// #8
  4112c0:	b	4111f8 <ferror@plt+0xd958>
  4112c4:	mov	x3, x28
  4112c8:	mov	w4, #0x5                   	// #5
  4112cc:	adrp	x2, 43d000 <warn@@Base+0x6468>
  4112d0:	adrp	x1, 43d000 <warn@@Base+0x6468>
  4112d4:	add	x2, x2, #0x430
  4112d8:	add	x1, x1, #0x480
  4112dc:	mov	x0, #0x0                   	// #0
  4112e0:	bl	4035d0 <dcngettext@plt>
  4112e4:	mov	w1, w23
  4112e8:	mov	w2, #0x8                   	// #8
  4112ec:	bl	4365c0 <error@@Base>
  4112f0:	ldr	x0, [sp, #120]
  4112f4:	add	x1, x0, #0x8
  4112f8:	cmp	x19, x1
  4112fc:	b.ls	4106a4 <ferror@plt+0xce04>  // b.plast
  411300:	mov	w1, #0x8                   	// #8
  411304:	b	4106bc <ferror@plt+0xce1c>
  411308:	mov	w27, #0x0                   	// #0
  41130c:	b	40f87c <ferror@plt+0xbfdc>
  411310:	adrp	x1, 43e000 <warn@@Base+0x7468>
  411314:	add	x1, x1, #0xcb8
  411318:	mov	w2, #0x5                   	// #5
  41131c:	mov	x0, #0x0                   	// #0
  411320:	bl	403700 <dcgettext@plt>
  411324:	bl	4365c0 <error@@Base>
  411328:	b	410ae8 <ferror@plt+0xd248>
  41132c:	adrp	x1, 43e000 <warn@@Base+0x7468>
  411330:	add	x1, x1, #0xcb8
  411334:	str	x3, [sp, #112]
  411338:	b	410f28 <ferror@plt+0xd688>
  41133c:	adrp	x1, 43e000 <warn@@Base+0x7468>
  411340:	add	x1, x1, #0xcb8
  411344:	mov	w2, #0x5                   	// #5
  411348:	mov	x0, #0x0                   	// #0
  41134c:	bl	403700 <dcgettext@plt>
  411350:	bl	4365c0 <error@@Base>
  411354:	b	41090c <ferror@plt+0xd06c>
  411358:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41135c:	add	x1, x1, #0xcb8
  411360:	b	411114 <ferror@plt+0xd874>
  411364:	adrp	x1, 43e000 <warn@@Base+0x7468>
  411368:	add	x1, x1, #0xcb8
  41136c:	mov	w2, #0x5                   	// #5
  411370:	mov	x0, #0x0                   	// #0
  411374:	bl	403700 <dcgettext@plt>
  411378:	bl	4365c0 <error@@Base>
  41137c:	b	4107e4 <ferror@plt+0xcf44>
  411380:	adrp	x1, 43e000 <warn@@Base+0x7468>
  411384:	add	x1, x1, #0xcb8
  411388:	mov	w2, #0x5                   	// #5
  41138c:	mov	x0, #0x0                   	// #0
  411390:	bl	403700 <dcgettext@plt>
  411394:	bl	4365c0 <error@@Base>
  411398:	b	410774 <ferror@plt+0xced4>
  41139c:	adrp	x1, 43e000 <warn@@Base+0x7468>
  4113a0:	add	x1, x1, #0xcb8
  4113a4:	mov	w2, #0x5                   	// #5
  4113a8:	mov	x0, #0x0                   	// #0
  4113ac:	bl	403700 <dcgettext@plt>
  4113b0:	bl	4365c0 <error@@Base>
  4113b4:	b	4104f4 <ferror@plt+0xcc54>
  4113b8:	adrp	x1, 43e000 <warn@@Base+0x7468>
  4113bc:	add	x1, x1, #0xcb8
  4113c0:	mov	w2, #0x5                   	// #5
  4113c4:	mov	x0, #0x0                   	// #0
  4113c8:	bl	403700 <dcgettext@plt>
  4113cc:	bl	4365c0 <error@@Base>
  4113d0:	b	410498 <ferror@plt+0xcbf8>
  4113d4:	adrp	x1, 43e000 <warn@@Base+0x7468>
  4113d8:	add	x1, x1, #0xcb8
  4113dc:	mov	w2, #0x5                   	// #5
  4113e0:	mov	x0, #0x0                   	// #0
  4113e4:	bl	403700 <dcgettext@plt>
  4113e8:	bl	4365c0 <error@@Base>
  4113ec:	b	41097c <ferror@plt+0xd0dc>
  4113f0:	adrp	x1, 43e000 <warn@@Base+0x7468>
  4113f4:	add	x1, x1, #0xcb8
  4113f8:	mov	w2, #0x5                   	// #5
  4113fc:	mov	x0, #0x0                   	// #0
  411400:	bl	403700 <dcgettext@plt>
  411404:	bl	4365c0 <error@@Base>
  411408:	b	410cb0 <ferror@plt+0xd410>
  41140c:	adrp	x1, 43e000 <warn@@Base+0x7468>
  411410:	add	x1, x1, #0xcb8
  411414:	mov	w2, #0x5                   	// #5
  411418:	mov	x0, #0x0                   	// #0
  41141c:	bl	403700 <dcgettext@plt>
  411420:	bl	4365c0 <error@@Base>
  411424:	b	40fdf0 <ferror@plt+0xc550>
  411428:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41142c:	add	x1, x1, #0xcb8
  411430:	str	x3, [sp, #112]
  411434:	b	410f68 <ferror@plt+0xd6c8>
  411438:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41143c:	add	x1, x1, #0xcb8
  411440:	mov	w2, #0x5                   	// #5
  411444:	mov	x0, #0x0                   	// #0
  411448:	bl	403700 <dcgettext@plt>
  41144c:	bl	4365c0 <error@@Base>
  411450:	b	40f820 <ferror@plt+0xbf80>
  411454:	adrp	x1, 43e000 <warn@@Base+0x7468>
  411458:	add	x1, x1, #0xcb8
  41145c:	str	x3, [sp, #112]
  411460:	b	4110a0 <ferror@plt+0xd800>
  411464:	adrp	x1, 43e000 <warn@@Base+0x7468>
  411468:	add	x1, x1, #0xcb8
  41146c:	mov	w2, #0x5                   	// #5
  411470:	mov	x0, #0x0                   	// #0
  411474:	bl	403700 <dcgettext@plt>
  411478:	bl	4365c0 <error@@Base>
  41147c:	b	410b74 <ferror@plt+0xd2d4>
  411480:	adrp	x1, 43e000 <warn@@Base+0x7468>
  411484:	add	x1, x1, #0xcb8
  411488:	mov	w2, #0x5                   	// #5
  41148c:	mov	x0, #0x0                   	// #0
  411490:	bl	403700 <dcgettext@plt>
  411494:	bl	4365c0 <error@@Base>
  411498:	b	410254 <ferror@plt+0xc9b4>
  41149c:	adrp	x1, 43e000 <warn@@Base+0x7468>
  4114a0:	add	x1, x1, #0xcb8
  4114a4:	mov	w2, #0x5                   	// #5
  4114a8:	mov	x0, #0x0                   	// #0
  4114ac:	bl	403700 <dcgettext@plt>
  4114b0:	bl	4365c0 <error@@Base>
  4114b4:	b	40fd14 <ferror@plt+0xc474>
  4114b8:	adrp	x1, 43e000 <warn@@Base+0x7468>
  4114bc:	add	x1, x1, #0xcb8
  4114c0:	b	411068 <ferror@plt+0xd7c8>
  4114c4:	mov	x3, x28
  4114c8:	mov	w4, #0x5                   	// #5
  4114cc:	adrp	x2, 43d000 <warn@@Base+0x6468>
  4114d0:	adrp	x1, 43d000 <warn@@Base+0x6468>
  4114d4:	add	x2, x2, #0x430
  4114d8:	add	x1, x1, #0x480
  4114dc:	mov	x0, #0x0                   	// #0
  4114e0:	bl	4035d0 <dcngettext@plt>
  4114e4:	mov	w1, w24
  4114e8:	mov	w2, #0x8                   	// #8
  4114ec:	b	4112a8 <ferror@plt+0xda08>
  4114f0:	mov	x3, x28
  4114f4:	mov	w4, #0x5                   	// #5
  4114f8:	adrp	x2, 43d000 <warn@@Base+0x6468>
  4114fc:	adrp	x1, 43d000 <warn@@Base+0x6468>
  411500:	add	x2, x2, #0x430
  411504:	add	x1, x1, #0x480
  411508:	mov	x0, #0x0                   	// #0
  41150c:	bl	4035d0 <dcngettext@plt>
  411510:	mov	w1, w24
  411514:	mov	w2, #0x8                   	// #8
  411518:	b	4112ec <ferror@plt+0xda4c>
  41151c:	adrp	x1, 43e000 <warn@@Base+0x7468>
  411520:	add	x1, x1, #0xcb8
  411524:	mov	w2, #0x5                   	// #5
  411528:	mov	x0, #0x0                   	// #0
  41152c:	bl	403700 <dcgettext@plt>
  411530:	bl	4365c0 <error@@Base>
  411534:	b	40fbd0 <ferror@plt+0xc330>
  411538:	mov	x3, x28
  41153c:	mov	w4, #0x5                   	// #5
  411540:	adrp	x2, 43d000 <warn@@Base+0x6468>
  411544:	adrp	x1, 43d000 <warn@@Base+0x6468>
  411548:	add	x2, x2, #0x430
  41154c:	add	x1, x1, #0x480
  411550:	mov	x0, #0x0                   	// #0
  411554:	bl	4035d0 <dcngettext@plt>
  411558:	mov	w1, w24
  41155c:	mov	w2, #0x8                   	// #8
  411560:	bl	4365c0 <error@@Base>
  411564:	ldr	x0, [sp, #120]
  411568:	add	x1, x0, #0x8
  41156c:	cmp	x19, x1
  411570:	b.ls	410a28 <ferror@plt+0xd188>  // b.plast
  411574:	mov	w1, #0x8                   	// #8
  411578:	b	411170 <ferror@plt+0xd8d0>
  41157c:	adrp	x1, 43f000 <warn@@Base+0x8468>
  411580:	add	x1, x1, #0x2d8
  411584:	mov	w2, #0x5                   	// #5
  411588:	mov	x0, #0x0                   	// #0
  41158c:	bl	403700 <dcgettext@plt>
  411590:	bl	4037a0 <printf@plt>
  411594:	ldp	x21, x22, [sp, #32]
  411598:	ldp	x23, x24, [sp, #48]
  41159c:	ldp	x25, x26, [sp, #64]
  4115a0:	b	40f87c <ferror@plt+0xbfdc>
  4115a4:	mov	w2, #0x5                   	// #5
  4115a8:	adrp	x1, 43f000 <warn@@Base+0x8468>
  4115ac:	mov	x0, #0x0                   	// #0
  4115b0:	add	x1, x1, #0x418
  4115b4:	bl	403700 <dcgettext@plt>
  4115b8:	cmp	w26, #0xa0
  4115bc:	adrp	x2, 43e000 <warn@@Base+0x7468>
  4115c0:	add	x2, x2, #0xd60
  4115c4:	adrp	x1, 43e000 <warn@@Base+0x7468>
  4115c8:	add	x1, x1, #0xd78
  4115cc:	csel	x1, x2, x1, eq  // eq = none
  4115d0:	bl	4037a0 <printf@plt>
  4115d4:	ldp	x21, x22, [sp, #32]
  4115d8:	ldp	x23, x24, [sp, #48]
  4115dc:	ldp	x25, x26, [sp, #64]
  4115e0:	b	40f87c <ferror@plt+0xbfdc>
  4115e4:	adrp	x1, 43f000 <warn@@Base+0x8468>
  4115e8:	add	x1, x1, #0x4e0
  4115ec:	b	411584 <ferror@plt+0xdce4>
  4115f0:	stp	x29, x30, [sp, #-160]!
  4115f4:	mov	x29, sp
  4115f8:	stp	x21, x22, [sp, #32]
  4115fc:	add	x22, x0, #0x1
  411600:	cmp	x1, x22
  411604:	stp	x25, x26, [sp, #64]
  411608:	mov	x25, x3
  41160c:	b.cc	41176c <ferror@plt+0xdecc>  // b.lo, b.ul, b.last
  411610:	stp	x23, x24, [sp, #48]
  411614:	mov	x24, x0
  411618:	adrp	x0, 43f000 <warn@@Base+0x8468>
  41161c:	add	x0, x0, #0x660
  411620:	mov	w21, w2
  411624:	mov	x26, x4
  411628:	stp	x19, x20, [sp, #16]
  41162c:	mov	x20, x1
  411630:	mov	x19, x24
  411634:	mov	x1, x3
  411638:	stp	x27, x28, [sp, #80]
  41163c:	adrp	x27, 43d000 <warn@@Base+0x6468>
  411640:	adrp	x28, 43d000 <warn@@Base+0x6468>
  411644:	add	x27, x27, #0x520
  411648:	str	x0, [sp, #112]
  41164c:	add	x0, x28, #0x430
  411650:	str	x0, [sp, #96]
  411654:	sub	w0, w2, #0x1
  411658:	str	w0, [sp, #136]
  41165c:	nop
  411660:	mov	x0, x27
  411664:	bl	4037a0 <printf@plt>
  411668:	cmp	x20, x22
  41166c:	b.hi	411868 <ferror@plt+0xdfc8>  // b.pmore
  411670:	cmp	x19, x20
  411674:	b.cs	4118e4 <ferror@plt+0xe044>  // b.hs, b.nlast
  411678:	sub	x1, x20, x19
  41167c:	sub	w0, w1, #0x1
  411680:	cmp	w0, #0x7
  411684:	b.hi	4118e4 <ferror@plt+0xe044>  // b.pmore
  411688:	adrp	x28, 46a000 <_bfd_std_section+0x3120>
  41168c:	mov	x0, x19
  411690:	ldr	x2, [x28, #696]
  411694:	blr	x2
  411698:	cmp	w0, #0x5
  41169c:	mov	w19, w0
  4116a0:	b.eq	411888 <ferror@plt+0xdfe8>  // b.none
  4116a4:	b.hi	411798 <ferror@plt+0xdef8>  // b.pmore
  4116a8:	cbz	w0, 4118e4 <ferror@plt+0xe044>
  4116ac:	cmp	w0, #0x4
  4116b0:	b.ne	4119e0 <ferror@plt+0xe140>  // b.any
  4116b4:	mov	x1, x20
  4116b8:	add	x4, sp, #0x9c
  4116bc:	add	x3, sp, #0x98
  4116c0:	mov	x0, x22
  4116c4:	mov	w2, #0x0                   	// #0
  4116c8:	bl	40f098 <ferror@plt+0xb7f8>
  4116cc:	ldp	w19, w1, [sp, #152]
  4116d0:	mov	x23, x0
  4116d4:	add	x19, x22, x19
  4116d8:	tbnz	w1, #0, 411be0 <ferror@plt+0xe340>
  4116dc:	tbnz	w1, #1, 411b30 <ferror@plt+0xe290>
  4116e0:	add	x3, sp, #0x98
  4116e4:	mov	x1, x20
  4116e8:	mov	x0, x19
  4116ec:	add	x4, sp, #0x9c
  4116f0:	mov	w2, #0x0                   	// #0
  4116f4:	bl	40f098 <ferror@plt+0xb7f8>
  4116f8:	ldp	w3, w1, [sp, #152]
  4116fc:	mov	x22, x0
  411700:	add	x19, x19, x3
  411704:	tbnz	w1, #0, 411bfc <ferror@plt+0xe35c>
  411708:	tbnz	w1, #1, 411b4c <ferror@plt+0xe2ac>
  41170c:	add	x6, x23, x26
  411710:	add	x28, x22, x26
  411714:	mov	x0, x6
  411718:	mov	w1, w21
  41171c:	bl	40bcd0 <ferror@plt+0x8430>
  411720:	mov	w1, w21
  411724:	mov	x0, x28
  411728:	bl	40bcd0 <ferror@plt+0x8430>
  41172c:	cmp	x22, x23
  411730:	b.eq	411840 <ferror@plt+0xdfa0>  // b.none
  411734:	adrp	x23, 466000 <_sch_istable+0x1478>
  411738:	add	x22, x23, #0xed8
  41173c:	b.cc	411918 <ferror@plt+0xe078>  // b.lo, b.ul, b.last
  411740:	ldr	x1, [x22]
  411744:	mov	w0, #0xa                   	// #10
  411748:	bl	4030b0 <putc@plt>
  41174c:	sub	x1, x19, x24
  411750:	add	x22, x19, #0x1
  411754:	add	x1, x1, x25
  411758:	cmp	x22, x20
  41175c:	b.ls	411660 <ferror@plt+0xddc0>  // b.plast
  411760:	ldp	x19, x20, [sp, #16]
  411764:	ldp	x23, x24, [sp, #48]
  411768:	ldp	x27, x28, [sp, #80]
  41176c:	mov	w2, #0x5                   	// #5
  411770:	adrp	x1, 43f000 <warn@@Base+0x8468>
  411774:	mov	x0, #0x0                   	// #0
  411778:	add	x1, x1, #0x628
  41177c:	bl	403700 <dcgettext@plt>
  411780:	mov	x1, x25
  411784:	bl	436b98 <warn@@Base>
  411788:	ldp	x21, x22, [sp, #32]
  41178c:	ldp	x25, x26, [sp, #64]
  411790:	ldp	x29, x30, [sp], #160
  411794:	ret
  411798:	cmp	w0, #0x6
  41179c:	b.eq	411938 <ferror@plt+0xe098>  // b.none
  4117a0:	cmp	w0, #0x7
  4117a4:	b.ne	4119e0 <ferror@plt+0xe140>  // b.any
  4117a8:	mov	w3, w21
  4117ac:	cmp	w21, #0x8
  4117b0:	add	x19, x22, x3
  4117b4:	b.hi	411a64 <ferror@plt+0xe1c4>  // b.pmore
  4117b8:	mov	w1, w21
  4117bc:	cmp	x20, x19
  4117c0:	b.ls	411a94 <ferror@plt+0xe1f4>  // b.plast
  4117c4:	sub	w0, w1, #0x1
  4117c8:	cmp	w0, #0x7
  4117cc:	b.hi	411b24 <ferror@plt+0xe284>  // b.pmore
  4117d0:	ldr	x2, [x28, #696]
  4117d4:	mov	x0, x22
  4117d8:	blr	x2
  4117dc:	mov	x23, x0
  4117e0:	add	x6, x0, x26
  4117e4:	add	x3, sp, #0x98
  4117e8:	mov	x1, x20
  4117ec:	mov	x0, x19
  4117f0:	add	x4, sp, #0x9c
  4117f4:	mov	w2, #0x0                   	// #0
  4117f8:	str	x6, [sp, #104]
  4117fc:	bl	40f098 <ferror@plt+0xb7f8>
  411800:	mov	x22, x0
  411804:	ldp	w3, w1, [sp, #152]
  411808:	ldr	x6, [sp, #104]
  41180c:	add	x19, x19, x3
  411810:	tbnz	w1, #0, 411c18 <ferror@plt+0xe378>
  411814:	tbnz	w1, #1, 411c38 <ferror@plt+0xe398>
  411818:	add	x22, x23, x22
  41181c:	mov	x0, x6
  411820:	mov	w1, w21
  411824:	add	x28, x22, x26
  411828:	bl	40bcd0 <ferror@plt+0x8430>
  41182c:	mov	w1, w21
  411830:	mov	x0, x28
  411834:	bl	40bcd0 <ferror@plt+0x8430>
  411838:	cmp	x22, x23
  41183c:	b.ne	411734 <ferror@plt+0xde94>  // b.any
  411840:	mov	w2, #0x5                   	// #5
  411844:	adrp	x1, 43d000 <warn@@Base+0x6468>
  411848:	mov	x0, #0x0                   	// #0
  41184c:	add	x1, x1, #0x550
  411850:	bl	403700 <dcgettext@plt>
  411854:	adrp	x1, 466000 <_sch_istable+0x1478>
  411858:	add	x22, x1, #0xed8
  41185c:	ldr	x1, [x1, #3800]
  411860:	bl	402fe0 <fputs@plt>
  411864:	b	411740 <ferror@plt+0xdea0>
  411868:	adrp	x28, 46a000 <_bfd_std_section+0x3120>
  41186c:	mov	x0, x19
  411870:	mov	w1, #0x1                   	// #1
  411874:	ldr	x2, [x28, #696]
  411878:	blr	x2
  41187c:	cmp	w0, #0x5
  411880:	mov	w19, w0
  411884:	b.ne	4116a4 <ferror@plt+0xde04>  // b.any
  411888:	mov	w3, w21
  41188c:	cmp	w21, #0x8
  411890:	add	x19, x22, x3
  411894:	b.hi	411a18 <ferror@plt+0xe178>  // b.pmore
  411898:	mov	w1, w21
  41189c:	cmp	x20, x19
  4118a0:	b.ls	411a48 <ferror@plt+0xe1a8>  // b.plast
  4118a4:	sub	w0, w1, #0x1
  4118a8:	cmp	w0, #0x7
  4118ac:	b.hi	411b1c <ferror@plt+0xe27c>  // b.pmore
  4118b0:	ldr	x2, [x28, #696]
  4118b4:	mov	x0, x22
  4118b8:	blr	x2
  4118bc:	mov	x26, x0
  4118c0:	mov	w1, w21
  4118c4:	mov	x0, x26
  4118c8:	bl	40bcd0 <ferror@plt+0x8430>
  4118cc:	ldr	x1, [sp, #112]
  4118d0:	mov	w2, #0x5                   	// #5
  4118d4:	mov	x0, #0x0                   	// #0
  4118d8:	bl	403700 <dcgettext@plt>
  4118dc:	bl	4037a0 <printf@plt>
  4118e0:	b	41174c <ferror@plt+0xdeac>
  4118e4:	adrp	x1, 43d000 <warn@@Base+0x6468>
  4118e8:	add	x1, x1, #0x530
  4118ec:	mov	w2, #0x5                   	// #5
  4118f0:	mov	x0, #0x0                   	// #0
  4118f4:	bl	403700 <dcgettext@plt>
  4118f8:	bl	4037a0 <printf@plt>
  4118fc:	ldp	x19, x20, [sp, #16]
  411900:	ldp	x21, x22, [sp, #32]
  411904:	ldp	x23, x24, [sp, #48]
  411908:	ldp	x25, x26, [sp, #64]
  41190c:	ldp	x27, x28, [sp, #80]
  411910:	ldp	x29, x30, [sp], #160
  411914:	ret
  411918:	mov	w2, #0x5                   	// #5
  41191c:	adrp	x1, 43d000 <warn@@Base+0x6468>
  411920:	mov	x0, #0x0                   	// #0
  411924:	add	x1, x1, #0x560
  411928:	bl	403700 <dcgettext@plt>
  41192c:	ldr	x1, [x23, #3800]
  411930:	bl	402fe0 <fputs@plt>
  411934:	b	411740 <ferror@plt+0xdea0>
  411938:	mov	w3, w21
  41193c:	cmp	w21, #0x8
  411940:	add	x19, x22, x3
  411944:	b.hi	411b78 <ferror@plt+0xe2d8>  // b.pmore
  411948:	cmp	x20, x19
  41194c:	b.ls	411ab0 <ferror@plt+0xe210>  // b.plast
  411950:	ldr	w0, [sp, #136]
  411954:	cmp	w0, #0x7
  411958:	b.hi	411ab8 <ferror@plt+0xe218>  // b.pmore
  41195c:	mov	w9, w21
  411960:	mov	x8, x3
  411964:	mov	w1, w21
  411968:	ldr	x2, [x28, #696]
  41196c:	mov	x0, x22
  411970:	str	x3, [sp, #104]
  411974:	str	x8, [sp, #120]
  411978:	str	w9, [sp, #128]
  41197c:	blr	x2
  411980:	adrp	x1, 43d000 <warn@@Base+0x6468>
  411984:	ldr	w9, [sp, #128]
  411988:	mov	x23, x0
  41198c:	add	x7, x1, #0x480
  411990:	cmp	w21, #0x8
  411994:	add	x6, x0, x26
  411998:	ldr	x3, [sp, #104]
  41199c:	ldr	x8, [sp, #120]
  4119a0:	b.ls	411ac8 <ferror@plt+0xe228>  // b.plast
  4119a4:	ldr	x2, [sp, #96]
  4119a8:	mov	w4, #0x5                   	// #5
  4119ac:	mov	x1, x7
  4119b0:	mov	x0, #0x0                   	// #0
  4119b4:	str	x3, [sp, #104]
  4119b8:	stp	x6, x8, [sp, #120]
  4119bc:	str	w9, [sp, #140]
  4119c0:	bl	4035d0 <dcngettext@plt>
  4119c4:	mov	w1, w21
  4119c8:	mov	w2, #0x8                   	// #8
  4119cc:	bl	4365c0 <error@@Base>
  4119d0:	ldr	w9, [sp, #140]
  4119d4:	ldr	x3, [sp, #104]
  4119d8:	ldp	x6, x8, [sp, #120]
  4119dc:	b	411ac8 <ferror@plt+0xe228>
  4119e0:	mov	w2, #0x5                   	// #5
  4119e4:	adrp	x1, 43f000 <warn@@Base+0x8468>
  4119e8:	mov	x0, #0x0                   	// #0
  4119ec:	add	x1, x1, #0x670
  4119f0:	bl	403700 <dcgettext@plt>
  4119f4:	mov	w1, w19
  4119f8:	bl	4365c0 <error@@Base>
  4119fc:	ldp	x19, x20, [sp, #16]
  411a00:	ldp	x21, x22, [sp, #32]
  411a04:	ldp	x23, x24, [sp, #48]
  411a08:	ldp	x25, x26, [sp, #64]
  411a0c:	ldp	x27, x28, [sp, #80]
  411a10:	ldp	x29, x30, [sp], #160
  411a14:	ret
  411a18:	ldr	x2, [sp, #96]
  411a1c:	mov	w4, w0
  411a20:	adrp	x1, 43d000 <warn@@Base+0x6468>
  411a24:	mov	x0, #0x0                   	// #0
  411a28:	add	x1, x1, #0x480
  411a2c:	bl	4035d0 <dcngettext@plt>
  411a30:	mov	w1, w21
  411a34:	mov	w2, #0x8                   	// #8
  411a38:	bl	4365c0 <error@@Base>
  411a3c:	add	x0, x22, #0x8
  411a40:	cmp	x20, x0
  411a44:	b.hi	411c64 <ferror@plt+0xe3c4>  // b.pmore
  411a48:	cmp	x20, x22
  411a4c:	b.ls	411b1c <ferror@plt+0xe27c>  // b.plast
  411a50:	sub	w1, w20, w22
  411a54:	sub	w0, w1, #0x1
  411a58:	cmp	w0, #0x7
  411a5c:	b.ls	4118b0 <ferror@plt+0xe010>  // b.plast
  411a60:	b	411b1c <ferror@plt+0xe27c>
  411a64:	ldr	x2, [sp, #96]
  411a68:	mov	w4, #0x5                   	// #5
  411a6c:	adrp	x1, 43d000 <warn@@Base+0x6468>
  411a70:	mov	x0, #0x0                   	// #0
  411a74:	add	x1, x1, #0x480
  411a78:	bl	4035d0 <dcngettext@plt>
  411a7c:	mov	w1, w21
  411a80:	mov	w2, #0x8                   	// #8
  411a84:	bl	4365c0 <error@@Base>
  411a88:	add	x0, x22, #0x8
  411a8c:	cmp	x20, x0
  411a90:	b.hi	411c6c <ferror@plt+0xe3cc>  // b.pmore
  411a94:	cmp	x20, x22
  411a98:	b.ls	411b24 <ferror@plt+0xe284>  // b.plast
  411a9c:	sub	w1, w20, w22
  411aa0:	sub	w0, w1, #0x1
  411aa4:	cmp	w0, #0x7
  411aa8:	b.ls	4117d0 <ferror@plt+0xdf30>  // b.plast
  411aac:	b	411b24 <ferror@plt+0xe284>
  411ab0:	cmp	x20, x22
  411ab4:	b.hi	411c48 <ferror@plt+0xe3a8>  // b.pmore
  411ab8:	mov	w9, w21
  411abc:	mov	x8, x3
  411ac0:	mov	x6, x26
  411ac4:	mov	x23, #0x0                   	// #0
  411ac8:	add	x0, x19, x8
  411acc:	cmp	x20, x0
  411ad0:	b.hi	411ae0 <ferror@plt+0xe240>  // b.pmore
  411ad4:	cmp	x20, x19
  411ad8:	b.ls	411b68 <ferror@plt+0xe2c8>  // b.plast
  411adc:	sub	w9, w20, w19
  411ae0:	sub	w0, w9, #0x1
  411ae4:	cmp	w0, #0x7
  411ae8:	b.hi	411b68 <ferror@plt+0xe2c8>  // b.pmore
  411aec:	ldr	x2, [x28, #696]
  411af0:	mov	x0, x19
  411af4:	mov	w1, w9
  411af8:	str	x3, [sp, #104]
  411afc:	str	x6, [sp, #120]
  411b00:	blr	x2
  411b04:	mov	x22, x0
  411b08:	ldr	x3, [sp, #104]
  411b0c:	add	x28, x0, x26
  411b10:	ldr	x6, [sp, #120]
  411b14:	add	x19, x19, x3
  411b18:	b	411714 <ferror@plt+0xde74>
  411b1c:	mov	x26, #0x0                   	// #0
  411b20:	b	4118c0 <ferror@plt+0xe020>
  411b24:	mov	x6, x26
  411b28:	mov	x23, #0x0                   	// #0
  411b2c:	b	4117e4 <ferror@plt+0xdf44>
  411b30:	adrp	x1, 43e000 <warn@@Base+0x7468>
  411b34:	add	x1, x1, #0xcb8
  411b38:	mov	w2, #0x5                   	// #5
  411b3c:	mov	x0, #0x0                   	// #0
  411b40:	bl	403700 <dcgettext@plt>
  411b44:	bl	4365c0 <error@@Base>
  411b48:	b	4116e0 <ferror@plt+0xde40>
  411b4c:	adrp	x1, 43e000 <warn@@Base+0x7468>
  411b50:	add	x1, x1, #0xcb8
  411b54:	mov	w2, #0x5                   	// #5
  411b58:	mov	x0, #0x0                   	// #0
  411b5c:	bl	403700 <dcgettext@plt>
  411b60:	bl	4365c0 <error@@Base>
  411b64:	b	41170c <ferror@plt+0xde6c>
  411b68:	mov	x28, x26
  411b6c:	add	x19, x19, x3
  411b70:	mov	x22, #0x0                   	// #0
  411b74:	b	411714 <ferror@plt+0xde74>
  411b78:	ldr	x2, [sp, #96]
  411b7c:	adrp	x1, 43d000 <warn@@Base+0x6468>
  411b80:	add	x7, x1, #0x480
  411b84:	mov	w4, #0x5                   	// #5
  411b88:	mov	x1, x7
  411b8c:	mov	x0, #0x0                   	// #0
  411b90:	str	x7, [sp, #104]
  411b94:	str	x3, [sp, #120]
  411b98:	bl	4035d0 <dcngettext@plt>
  411b9c:	mov	w1, w21
  411ba0:	mov	w2, #0x8                   	// #8
  411ba4:	bl	4365c0 <error@@Base>
  411ba8:	add	x0, x22, #0x8
  411bac:	cmp	x20, x0
  411bb0:	ldr	x7, [sp, #104]
  411bb4:	ldr	x3, [sp, #120]
  411bb8:	b.hi	411c74 <ferror@plt+0xe3d4>  // b.pmore
  411bbc:	cmp	x20, x22
  411bc0:	b.ls	411c84 <ferror@plt+0xe3e4>  // b.plast
  411bc4:	sub	x1, x20, x22
  411bc8:	sub	w0, w1, #0x1
  411bcc:	cmp	w0, #0x7
  411bd0:	b.hi	411c84 <ferror@plt+0xe3e4>  // b.pmore
  411bd4:	mov	w9, #0x8                   	// #8
  411bd8:	mov	x8, #0x8                   	// #8
  411bdc:	b	411968 <ferror@plt+0xe0c8>
  411be0:	adrp	x1, 43e000 <warn@@Base+0x7468>
  411be4:	add	x1, x1, #0xca0
  411be8:	mov	w2, #0x5                   	// #5
  411bec:	mov	x0, #0x0                   	// #0
  411bf0:	bl	403700 <dcgettext@plt>
  411bf4:	bl	4365c0 <error@@Base>
  411bf8:	b	4116e0 <ferror@plt+0xde40>
  411bfc:	adrp	x1, 43e000 <warn@@Base+0x7468>
  411c00:	add	x1, x1, #0xca0
  411c04:	mov	w2, #0x5                   	// #5
  411c08:	mov	x0, #0x0                   	// #0
  411c0c:	bl	403700 <dcgettext@plt>
  411c10:	bl	4365c0 <error@@Base>
  411c14:	b	41170c <ferror@plt+0xde6c>
  411c18:	adrp	x1, 43e000 <warn@@Base+0x7468>
  411c1c:	add	x1, x1, #0xca0
  411c20:	mov	w2, #0x5                   	// #5
  411c24:	mov	x0, #0x0                   	// #0
  411c28:	bl	403700 <dcgettext@plt>
  411c2c:	bl	4365c0 <error@@Base>
  411c30:	ldr	x6, [sp, #104]
  411c34:	b	411818 <ferror@plt+0xdf78>
  411c38:	adrp	x1, 43e000 <warn@@Base+0x7468>
  411c3c:	add	x1, x1, #0xcb8
  411c40:	str	x6, [sp, #104]
  411c44:	b	411c20 <ferror@plt+0xe380>
  411c48:	sub	x1, x20, x22
  411c4c:	sub	w0, w1, #0x1
  411c50:	cmp	w0, #0x7
  411c54:	b.hi	411ab8 <ferror@plt+0xe218>  // b.pmore
  411c58:	mov	w9, w21
  411c5c:	mov	x8, x3
  411c60:	b	411968 <ferror@plt+0xe0c8>
  411c64:	mov	w1, #0x8                   	// #8
  411c68:	b	4118b0 <ferror@plt+0xe010>
  411c6c:	mov	w1, #0x8                   	// #8
  411c70:	b	4117d0 <ferror@plt+0xdf30>
  411c74:	mov	w1, #0x8                   	// #8
  411c78:	mov	x8, #0x8                   	// #8
  411c7c:	mov	w9, w1
  411c80:	b	411968 <ferror@plt+0xe0c8>
  411c84:	mov	x6, x26
  411c88:	mov	w9, #0x8                   	// #8
  411c8c:	mov	x8, #0x8                   	// #8
  411c90:	mov	x23, #0x0                   	// #0
  411c94:	b	4119a4 <ferror@plt+0xe104>
  411c98:	stp	x29, x30, [sp, #-128]!
  411c9c:	mov	w5, #0x68                  	// #104
  411ca0:	mov	x29, sp
  411ca4:	stp	x23, x24, [sp, #48]
  411ca8:	mov	x24, x0
  411cac:	adrp	x0, 467000 <_bfd_std_section+0x120>
  411cb0:	stp	x19, x20, [sp, #16]
  411cb4:	umull	x3, w3, w5
  411cb8:	ldr	x19, [x24]
  411cbc:	stp	x27, x28, [sp, #80]
  411cc0:	adrp	x28, 466000 <_sch_istable+0x1478>
  411cc4:	add	x19, x19, x1
  411cc8:	str	x2, [sp, #104]
  411ccc:	ldr	x1, [x28, #3800]
  411cd0:	cmp	x19, x4
  411cd4:	ldr	x27, [x2]
  411cd8:	csel	x19, x19, x4, ls  // ls = plast
  411cdc:	ldr	x2, [x0, #2776]
  411ce0:	mov	w0, #0xa                   	// #10
  411ce4:	ldr	w23, [x2, x3]
  411ce8:	bl	4030b0 <putc@plt>
  411cec:	cmp	x27, x19
  411cf0:	b.cs	411df8 <ferror@plt+0xe558>  // b.hs, b.nlast
  411cf4:	stp	x21, x22, [sp, #32]
  411cf8:	stp	x25, x26, [sp, #64]
  411cfc:	adrp	x26, 43e000 <warn@@Base+0x7468>
  411d00:	adrp	x25, 43e000 <warn@@Base+0x7468>
  411d04:	add	x26, x26, #0xcb8
  411d08:	add	x25, x25, #0xca0
  411d0c:	b	411d90 <ferror@plt+0xe4f0>
  411d10:	tbnz	w1, #1, 411e38 <ferror@plt+0xe598>
  411d14:	add	x4, sp, #0x7c
  411d18:	add	x3, sp, #0x78
  411d1c:	mov	x1, x19
  411d20:	mov	x0, x27
  411d24:	cmp	x19, x27
  411d28:	mov	w2, #0x0                   	// #0
  411d2c:	b.eq	411df0 <ferror@plt+0xe550>  // b.none
  411d30:	bl	40f098 <ferror@plt+0xb7f8>
  411d34:	mov	x22, x0
  411d38:	ldp	w0, w1, [sp, #120]
  411d3c:	add	x27, x27, x0
  411d40:	tbnz	w1, #0, 411e20 <ferror@plt+0xe580>
  411d44:	tbnz	w1, #1, 411e50 <ferror@plt+0xe5b0>
  411d48:	mov	x1, x21
  411d4c:	adrp	x0, 43d000 <warn@@Base+0x6468>
  411d50:	add	x0, x0, #0x520
  411d54:	bl	4037a0 <printf@plt>
  411d58:	mov	w1, w23
  411d5c:	mov	x0, x20
  411d60:	bl	40f070 <ferror@plt+0xb7d0>
  411d64:	mov	w1, w23
  411d68:	mov	x0, x22
  411d6c:	bl	40f070 <ferror@plt+0xb7d0>
  411d70:	adrp	x1, 43f000 <warn@@Base+0x8468>
  411d74:	add	x1, x1, #0x698
  411d78:	mov	w2, #0x5                   	// #5
  411d7c:	mov	x0, #0x0                   	// #0
  411d80:	bl	403700 <dcgettext@plt>
  411d84:	bl	4037a0 <printf@plt>
  411d88:	cmp	x19, x27
  411d8c:	b.ls	411df0 <ferror@plt+0xe550>  // b.plast
  411d90:	mov	x1, x19
  411d94:	mov	x0, x27
  411d98:	mov	w2, #0x0                   	// #0
  411d9c:	add	x4, sp, #0x7c
  411da0:	add	x3, sp, #0x78
  411da4:	ldr	x21, [x24]
  411da8:	bl	40f098 <ferror@plt+0xb7f8>
  411dac:	ldp	w2, w1, [sp, #120]
  411db0:	sub	x21, x27, x21
  411db4:	mov	x20, x0
  411db8:	add	x27, x27, x2
  411dbc:	tbz	w1, #0, 411d10 <ferror@plt+0xe470>
  411dc0:	mov	x1, x25
  411dc4:	mov	w2, #0x5                   	// #5
  411dc8:	mov	x0, #0x0                   	// #0
  411dcc:	bl	403700 <dcgettext@plt>
  411dd0:	bl	4365c0 <error@@Base>
  411dd4:	add	x4, sp, #0x7c
  411dd8:	add	x3, sp, #0x78
  411ddc:	mov	x1, x19
  411de0:	mov	x0, x27
  411de4:	cmp	x19, x27
  411de8:	mov	w2, #0x0                   	// #0
  411dec:	b.ne	411d30 <ferror@plt+0xe490>  // b.any
  411df0:	ldp	x21, x22, [sp, #32]
  411df4:	ldp	x25, x26, [sp, #64]
  411df8:	mov	w0, #0xa                   	// #10
  411dfc:	ldr	x1, [x28, #3800]
  411e00:	bl	4030b0 <putc@plt>
  411e04:	ldr	x0, [sp, #104]
  411e08:	ldp	x19, x20, [sp, #16]
  411e0c:	ldp	x23, x24, [sp, #48]
  411e10:	str	x27, [x0]
  411e14:	ldp	x27, x28, [sp, #80]
  411e18:	ldp	x29, x30, [sp], #128
  411e1c:	ret
  411e20:	mov	x1, x25
  411e24:	mov	w2, #0x5                   	// #5
  411e28:	mov	x0, #0x0                   	// #0
  411e2c:	bl	403700 <dcgettext@plt>
  411e30:	bl	4365c0 <error@@Base>
  411e34:	b	411d48 <ferror@plt+0xe4a8>
  411e38:	mov	x1, x26
  411e3c:	mov	w2, #0x5                   	// #5
  411e40:	mov	x0, #0x0                   	// #0
  411e44:	bl	403700 <dcgettext@plt>
  411e48:	bl	4365c0 <error@@Base>
  411e4c:	b	411d14 <ferror@plt+0xe474>
  411e50:	mov	x1, x26
  411e54:	mov	w2, #0x5                   	// #5
  411e58:	mov	x0, #0x0                   	// #0
  411e5c:	bl	403700 <dcgettext@plt>
  411e60:	bl	4365c0 <error@@Base>
  411e64:	b	411d48 <ferror@plt+0xe4a8>
  411e68:	stp	x29, x30, [sp, #-80]!
  411e6c:	mov	x2, x0
  411e70:	add	x1, x0, #0x18
  411e74:	mov	x29, sp
  411e78:	stp	x19, x20, [sp, #16]
  411e7c:	add	x0, x0, #0x10
  411e80:	ldr	x19, [x2, #32]
  411e84:	ldr	x20, [x2, #48]
  411e88:	bl	40e318 <ferror@plt+0xaa78>
  411e8c:	add	x20, x19, x20
  411e90:	cmp	x19, x20
  411e94:	b.cs	4120a8 <ferror@plt+0xe808>  // b.hs, b.nlast
  411e98:	stp	x21, x22, [sp, #32]
  411e9c:	adrp	x22, 43f000 <warn@@Base+0x8468>
  411ea0:	add	x22, x22, #0x6b0
  411ea4:	str	x23, [sp, #48]
  411ea8:	b	411f48 <ferror@plt+0xe6a8>
  411eac:	cmp	w0, #0x1
  411eb0:	b.eq	4120b8 <ferror@plt+0xe818>  // b.none
  411eb4:	cmp	w0, #0x2
  411eb8:	b.ne	411f40 <ferror@plt+0xe6a0>  // b.any
  411ebc:	add	x4, sp, #0x4c
  411ec0:	add	x3, sp, #0x48
  411ec4:	mov	x1, x20
  411ec8:	mov	x0, x19
  411ecc:	mov	w2, #0x0                   	// #0
  411ed0:	bl	40f098 <ferror@plt+0xb7f8>
  411ed4:	mov	x23, x0
  411ed8:	tst	x0, #0xffffffff00000000
  411edc:	ldp	w21, w0, [sp, #72]
  411ee0:	add	x21, x19, x21
  411ee4:	b.eq	412144 <ferror@plt+0xe8a4>  // b.none
  411ee8:	orr	w1, w0, #0x2
  411eec:	str	w1, [sp, #76]
  411ef0:	tbz	w0, #0, 412150 <ferror@plt+0xe8b0>
  411ef4:	adrp	x1, 43e000 <warn@@Base+0x7468>
  411ef8:	add	x1, x1, #0xca0
  411efc:	mov	w2, #0x5                   	// #5
  411f00:	mov	x0, #0x0                   	// #0
  411f04:	bl	403700 <dcgettext@plt>
  411f08:	bl	4365c0 <error@@Base>
  411f0c:	sub	x1, x20, x21
  411f10:	mov	x0, x21
  411f14:	bl	403020 <strnlen@plt>
  411f18:	add	x19, x0, #0x1
  411f1c:	adrp	x1, 43f000 <warn@@Base+0x8468>
  411f20:	add	x19, x21, x19
  411f24:	add	x1, x1, #0x730
  411f28:	mov	w2, #0x5                   	// #5
  411f2c:	mov	x0, #0x0                   	// #0
  411f30:	bl	403700 <dcgettext@plt>
  411f34:	mov	x2, x21
  411f38:	mov	w1, w23
  411f3c:	bl	4037a0 <printf@plt>
  411f40:	cmp	x19, x20
  411f44:	b.cs	4120a0 <ferror@plt+0xe800>  // b.hs, b.nlast
  411f48:	ldrb	w0, [x19], #1
  411f4c:	cmp	w0, #0x3
  411f50:	b.eq	411fd8 <ferror@plt+0xe738>  // b.none
  411f54:	b.ls	411eac <ferror@plt+0xe60c>  // b.plast
  411f58:	cmp	w0, #0x4
  411f5c:	b.eq	412128 <ferror@plt+0xe888>  // b.none
  411f60:	cmp	w0, #0xff
  411f64:	b.ne	411f40 <ferror@plt+0xe6a0>  // b.any
  411f68:	add	x4, sp, #0x4c
  411f6c:	add	x3, sp, #0x48
  411f70:	mov	x1, x20
  411f74:	mov	x0, x19
  411f78:	mov	w2, #0x0                   	// #0
  411f7c:	bl	40f098 <ferror@plt+0xb7f8>
  411f80:	mov	x23, x0
  411f84:	tst	x0, #0xffffffff00000000
  411f88:	ldp	w21, w0, [sp, #72]
  411f8c:	add	x21, x19, x21
  411f90:	b.eq	4121e4 <ferror@plt+0xe944>  // b.none
  411f94:	orr	w1, w0, #0x2
  411f98:	str	w1, [sp, #76]
  411f9c:	tbz	w0, #0, 4121f0 <ferror@plt+0xe950>
  411fa0:	adrp	x1, 43e000 <warn@@Base+0x7468>
  411fa4:	add	x1, x1, #0xca0
  411fa8:	mov	w2, #0x5                   	// #5
  411fac:	mov	x0, #0x0                   	// #0
  411fb0:	bl	403700 <dcgettext@plt>
  411fb4:	bl	4365c0 <error@@Base>
  411fb8:	sub	x1, x20, x21
  411fbc:	mov	x0, x21
  411fc0:	bl	403020 <strnlen@plt>
  411fc4:	add	x19, x0, #0x1
  411fc8:	adrp	x1, 43f000 <warn@@Base+0x8468>
  411fcc:	add	x19, x21, x19
  411fd0:	add	x1, x1, #0x760
  411fd4:	b	411f28 <ferror@plt+0xe688>
  411fd8:	mov	x0, x19
  411fdc:	mov	w2, #0x0                   	// #0
  411fe0:	add	x4, sp, #0x4c
  411fe4:	add	x3, sp, #0x48
  411fe8:	mov	x1, x20
  411fec:	bl	40f098 <ferror@plt+0xb7f8>
  411ff0:	mov	x23, x0
  411ff4:	tst	x0, #0xffffffff00000000
  411ff8:	ldp	w2, w0, [sp, #72]
  411ffc:	add	x19, x19, x2
  412000:	b.eq	4121bc <ferror@plt+0xe91c>  // b.none
  412004:	orr	w1, w0, #0x2
  412008:	str	w1, [sp, #76]
  41200c:	tbz	w0, #0, 4121c8 <ferror@plt+0xe928>
  412010:	adrp	x1, 43e000 <warn@@Base+0x7468>
  412014:	add	x1, x1, #0xca0
  412018:	mov	w2, #0x5                   	// #5
  41201c:	mov	x0, #0x0                   	// #0
  412020:	bl	403700 <dcgettext@plt>
  412024:	bl	4365c0 <error@@Base>
  412028:	mov	x1, x20
  41202c:	mov	x0, x19
  412030:	add	x4, sp, #0x4c
  412034:	add	x3, sp, #0x48
  412038:	mov	w2, #0x0                   	// #0
  41203c:	bl	40f098 <ferror@plt+0xb7f8>
  412040:	mov	x21, x0
  412044:	tst	x0, #0xffffffff00000000
  412048:	ldp	w1, w0, [sp, #72]
  41204c:	add	x19, x19, x1
  412050:	b.eq	412194 <ferror@plt+0xe8f4>  // b.none
  412054:	orr	w1, w0, #0x2
  412058:	str	w1, [sp, #76]
  41205c:	tbz	w0, #0, 4121a0 <ferror@plt+0xe900>
  412060:	adrp	x1, 43e000 <warn@@Base+0x7468>
  412064:	add	x1, x1, #0xca0
  412068:	mov	w2, #0x5                   	// #5
  41206c:	mov	x0, #0x0                   	// #0
  412070:	bl	403700 <dcgettext@plt>
  412074:	bl	4365c0 <error@@Base>
  412078:	mov	x1, x22
  41207c:	mov	w2, #0x5                   	// #5
  412080:	mov	x0, #0x0                   	// #0
  412084:	bl	403700 <dcgettext@plt>
  412088:	mov	w2, w21
  41208c:	mov	w1, w23
  412090:	bl	4037a0 <printf@plt>
  412094:	cmp	x19, x20
  412098:	b.cc	411f48 <ferror@plt+0xe6a8>  // b.lo, b.ul, b.last
  41209c:	nop
  4120a0:	ldp	x21, x22, [sp, #32]
  4120a4:	ldr	x23, [sp, #48]
  4120a8:	mov	w0, #0x1                   	// #1
  4120ac:	ldp	x19, x20, [sp, #16]
  4120b0:	ldp	x29, x30, [sp], #80
  4120b4:	ret
  4120b8:	add	x4, sp, #0x4c
  4120bc:	add	x3, sp, #0x48
  4120c0:	mov	x1, x20
  4120c4:	mov	x0, x19
  4120c8:	mov	w2, #0x0                   	// #0
  4120cc:	bl	40f098 <ferror@plt+0xb7f8>
  4120d0:	mov	x23, x0
  4120d4:	tst	x0, #0xffffffff00000000
  4120d8:	ldp	w21, w0, [sp, #72]
  4120dc:	add	x21, x19, x21
  4120e0:	b.eq	41216c <ferror@plt+0xe8cc>  // b.none
  4120e4:	orr	w1, w0, #0x2
  4120e8:	str	w1, [sp, #76]
  4120ec:	tbz	w0, #0, 412178 <ferror@plt+0xe8d8>
  4120f0:	adrp	x1, 43e000 <warn@@Base+0x7468>
  4120f4:	add	x1, x1, #0xca0
  4120f8:	mov	w2, #0x5                   	// #5
  4120fc:	mov	x0, #0x0                   	// #0
  412100:	bl	403700 <dcgettext@plt>
  412104:	bl	4365c0 <error@@Base>
  412108:	sub	x1, x20, x21
  41210c:	mov	x0, x21
  412110:	bl	403020 <strnlen@plt>
  412114:	add	x19, x0, #0x1
  412118:	adrp	x1, 43f000 <warn@@Base+0x8468>
  41211c:	add	x19, x21, x19
  412120:	add	x1, x1, #0x700
  412124:	b	411f28 <ferror@plt+0xe688>
  412128:	adrp	x1, 43f000 <warn@@Base+0x8468>
  41212c:	add	x1, x1, #0x6e8
  412130:	mov	w2, #0x5                   	// #5
  412134:	mov	x0, #0x0                   	// #0
  412138:	bl	403700 <dcgettext@plt>
  41213c:	bl	4037a0 <printf@plt>
  412140:	b	411f40 <ferror@plt+0xe6a0>
  412144:	tbnz	w0, #0, 411ef4 <ferror@plt+0xe654>
  412148:	tbz	w0, #1, 411f0c <ferror@plt+0xe66c>
  41214c:	nop
  412150:	adrp	x1, 43e000 <warn@@Base+0x7468>
  412154:	add	x1, x1, #0xcb8
  412158:	mov	w2, #0x5                   	// #5
  41215c:	mov	x0, #0x0                   	// #0
  412160:	bl	403700 <dcgettext@plt>
  412164:	bl	4365c0 <error@@Base>
  412168:	b	411f0c <ferror@plt+0xe66c>
  41216c:	tbnz	w0, #0, 4120f0 <ferror@plt+0xe850>
  412170:	tbz	w0, #1, 412108 <ferror@plt+0xe868>
  412174:	nop
  412178:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41217c:	add	x1, x1, #0xcb8
  412180:	mov	w2, #0x5                   	// #5
  412184:	mov	x0, #0x0                   	// #0
  412188:	bl	403700 <dcgettext@plt>
  41218c:	bl	4365c0 <error@@Base>
  412190:	b	412108 <ferror@plt+0xe868>
  412194:	tbnz	w0, #0, 412060 <ferror@plt+0xe7c0>
  412198:	tbz	w0, #1, 412078 <ferror@plt+0xe7d8>
  41219c:	nop
  4121a0:	adrp	x1, 43e000 <warn@@Base+0x7468>
  4121a4:	add	x1, x1, #0xcb8
  4121a8:	mov	w2, #0x5                   	// #5
  4121ac:	mov	x0, #0x0                   	// #0
  4121b0:	bl	403700 <dcgettext@plt>
  4121b4:	bl	4365c0 <error@@Base>
  4121b8:	b	412078 <ferror@plt+0xe7d8>
  4121bc:	tbnz	w0, #0, 412010 <ferror@plt+0xe770>
  4121c0:	tbz	w0, #1, 412028 <ferror@plt+0xe788>
  4121c4:	nop
  4121c8:	adrp	x1, 43e000 <warn@@Base+0x7468>
  4121cc:	add	x1, x1, #0xcb8
  4121d0:	mov	w2, #0x5                   	// #5
  4121d4:	mov	x0, #0x0                   	// #0
  4121d8:	bl	403700 <dcgettext@plt>
  4121dc:	bl	4365c0 <error@@Base>
  4121e0:	b	412028 <ferror@plt+0xe788>
  4121e4:	tbnz	w0, #0, 411fa0 <ferror@plt+0xe700>
  4121e8:	tbz	w0, #1, 411fb8 <ferror@plt+0xe718>
  4121ec:	nop
  4121f0:	adrp	x1, 43e000 <warn@@Base+0x7468>
  4121f4:	add	x1, x1, #0xcb8
  4121f8:	mov	w2, #0x5                   	// #5
  4121fc:	mov	x0, #0x0                   	// #0
  412200:	bl	403700 <dcgettext@plt>
  412204:	bl	4365c0 <error@@Base>
  412208:	b	411fb8 <ferror@plt+0xe718>
  41220c:	nop
  412210:	stp	x29, x30, [sp, #-128]!
  412214:	mov	x29, sp
  412218:	stp	x19, x20, [sp, #16]
  41221c:	mov	x20, x1
  412220:	stp	x21, x22, [sp, #32]
  412224:	mov	x22, x4
  412228:	mov	x21, x5
  41222c:	stp	x23, x24, [sp, #48]
  412230:	mov	x24, x2
  412234:	mov	x23, x3
  412238:	stp	x25, x26, [sp, #64]
  41223c:	mov	x26, x0
  412240:	mov	x0, #0x60                  	// #96
  412244:	stp	x27, x28, [sp, #80]
  412248:	bl	4032a0 <xmalloc@plt>
  41224c:	mov	x27, x0
  412250:	mov	x0, #0x2                   	// #2
  412254:	stp	xzr, xzr, [x27]
  412258:	stp	xzr, xzr, [x27, #16]
  41225c:	stp	xzr, xzr, [x27, #32]
  412260:	stp	xzr, xzr, [x27, #48]
  412264:	stp	xzr, xzr, [x27, #64]
  412268:	stp	xzr, xzr, [x27, #80]
  41226c:	bl	4032a0 <xmalloc@plt>
  412270:	mov	x1, x0
  412274:	str	x1, [x27, #24]
  412278:	mov	x0, #0x4                   	// #4
  41227c:	bl	4032a0 <xmalloc@plt>
  412280:	mov	x2, x26
  412284:	ldrb	w25, [x2], #1
  412288:	stp	x0, x2, [x27, #32]
  41228c:	mov	x19, x2
  412290:	b	41229c <ferror@plt+0xe9fc>
  412294:	ldrb	w1, [x19], #1
  412298:	cbz	w1, 4122a4 <ferror@plt+0xea04>
  41229c:	cmp	x19, x20
  4122a0:	b.cc	412294 <ferror@plt+0xe9f4>  // b.lo, b.ul, b.last
  4122a4:	cmp	x20, x19
  4122a8:	b.eq	412720 <ferror@plt+0xee80>  // b.none
  4122ac:	ldrb	w0, [x26, #1]
  4122b0:	cmp	w0, #0x65
  4122b4:	b.ne	4122d8 <ferror@plt+0xea38>  // b.any
  4122b8:	ldrb	w0, [x2, #1]
  4122bc:	cmp	w0, #0x68
  4122c0:	b.ne	4122d8 <ferror@plt+0xea38>  // b.any
  4122c4:	ldrb	w0, [x2, #2]
  4122c8:	cbnz	w0, 4122d8 <ferror@plt+0xea38>
  4122cc:	adrp	x0, 46a000 <_bfd_std_section+0x3120>
  4122d0:	ldr	w0, [x0, #636]
  4122d4:	add	x19, x19, x0
  4122d8:	cmp	w25, #0x3
  4122dc:	b.gt	41240c <ferror@plt+0xeb6c>
  4122e0:	adrp	x26, 46a000 <_bfd_std_section+0x3120>
  4122e4:	strb	wzr, [x27, #95]
  4122e8:	ldr	w0, [x26, #636]
  4122ec:	strb	w0, [x27, #94]
  4122f0:	mov	x1, x20
  4122f4:	mov	x0, x19
  4122f8:	add	x4, sp, #0x7c
  4122fc:	add	x3, sp, #0x78
  412300:	mov	w2, #0x0                   	// #0
  412304:	bl	40f098 <ferror@plt+0xb7f8>
  412308:	ldr	w1, [sp, #120]
  41230c:	tst	x0, #0xffffffff00000000
  412310:	str	w0, [x27, #48]
  412314:	add	x19, x19, x1
  412318:	ldr	w0, [sp, #124]
  41231c:	b.eq	412644 <ferror@plt+0xeda4>  // b.none
  412320:	orr	w1, w0, #0x2
  412324:	str	w1, [sp, #124]
  412328:	tbz	w0, #0, 412650 <ferror@plt+0xedb0>
  41232c:	adrp	x1, 43e000 <warn@@Base+0x7468>
  412330:	add	x1, x1, #0xca0
  412334:	mov	w2, #0x5                   	// #5
  412338:	mov	x0, #0x0                   	// #0
  41233c:	bl	403700 <dcgettext@plt>
  412340:	bl	4365c0 <error@@Base>
  412344:	mov	x1, x20
  412348:	mov	x0, x19
  41234c:	add	x4, sp, #0x7c
  412350:	add	x3, sp, #0x78
  412354:	mov	w2, #0x1                   	// #1
  412358:	bl	40f098 <ferror@plt+0xb7f8>
  41235c:	ldr	w1, [sp, #120]
  412360:	cmp	x0, w0, sxtw
  412364:	str	w0, [x27, #52]
  412368:	add	x19, x19, x1
  41236c:	ldr	w0, [sp, #124]
  412370:	b.eq	412620 <ferror@plt+0xed80>  // b.none
  412374:	orr	w1, w0, #0x2
  412378:	str	w1, [sp, #124]
  41237c:	tbz	w0, #0, 412628 <ferror@plt+0xed88>
  412380:	adrp	x1, 43e000 <warn@@Base+0x7468>
  412384:	add	x1, x1, #0xca0
  412388:	mov	w2, #0x5                   	// #5
  41238c:	mov	x0, #0x0                   	// #0
  412390:	bl	403700 <dcgettext@plt>
  412394:	bl	4365c0 <error@@Base>
  412398:	cmp	w25, #0x1
  41239c:	b.ne	41247c <ferror@plt+0xebdc>  // b.any
  4123a0:	add	x28, x19, #0x1
  4123a4:	cmp	x20, x28
  4123a8:	b.ls	412694 <ferror@plt+0xedf4>  // b.plast
  4123ac:	mov	w1, w25
  4123b0:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  4123b4:	mov	x0, x19
  4123b8:	ldr	x2, [x2, #696]
  4123bc:	blr	x2
  4123c0:	str	w0, [x27, #88]
  4123c4:	ldr	x0, [x27, #40]
  4123c8:	mov	x19, #0x0                   	// #0
  4123cc:	mov	x6, #0x0                   	// #0
  4123d0:	ldrb	w0, [x0]
  4123d4:	cmp	w0, #0x7a
  4123d8:	b.eq	4124e8 <ferror@plt+0xec48>  // b.none
  4123dc:	str	x27, [x24]
  4123e0:	mov	x0, x28
  4123e4:	str	w25, [x23]
  4123e8:	str	x6, [x22]
  4123ec:	str	x19, [x21]
  4123f0:	ldp	x19, x20, [sp, #16]
  4123f4:	ldp	x21, x22, [sp, #32]
  4123f8:	ldp	x23, x24, [sp, #48]
  4123fc:	ldp	x25, x26, [sp, #64]
  412400:	ldp	x27, x28, [sp, #80]
  412404:	ldp	x29, x30, [sp], #128
  412408:	ret
  41240c:	add	x26, x19, #0x1
  412410:	cmp	x20, x26
  412414:	b.hi	412598 <ferror@plt+0xecf8>  // b.pmore
  412418:	cmp	x20, x19
  41241c:	b.hi	4126b4 <ferror@plt+0xee14>  // b.pmore
  412420:	strb	wzr, [x27, #94]
  412424:	adrp	x1, 43f000 <warn@@Base+0x8468>
  412428:	mov	w2, #0x5                   	// #5
  41242c:	add	x1, x1, #0x7c0
  412430:	mov	x0, #0x0                   	// #0
  412434:	bl	403700 <dcgettext@plt>
  412438:	ldrb	w1, [x27, #94]
  41243c:	bl	436b98 <warn@@Base>
  412440:	ldr	x0, [x27, #32]
  412444:	mov	x28, x20
  412448:	bl	403510 <free@plt>
  41244c:	ldr	x0, [x27, #24]
  412450:	bl	403510 <free@plt>
  412454:	mov	x0, x27
  412458:	bl	403510 <free@plt>
  41245c:	mov	x0, x28
  412460:	ldp	x19, x20, [sp, #16]
  412464:	ldp	x21, x22, [sp, #32]
  412468:	ldp	x23, x24, [sp, #48]
  41246c:	ldp	x25, x26, [sp, #64]
  412470:	ldp	x27, x28, [sp, #80]
  412474:	ldp	x29, x30, [sp], #128
  412478:	ret
  41247c:	add	x4, sp, #0x7c
  412480:	add	x3, sp, #0x78
  412484:	mov	x1, x20
  412488:	mov	x0, x19
  41248c:	mov	w2, #0x0                   	// #0
  412490:	bl	40f098 <ferror@plt+0xb7f8>
  412494:	ldr	w28, [sp, #120]
  412498:	tst	x0, #0xffffffff00000000
  41249c:	str	w0, [x27, #88]
  4124a0:	add	x28, x19, x28
  4124a4:	ldr	w0, [sp, #124]
  4124a8:	b.eq	4126c8 <ferror@plt+0xee28>  // b.none
  4124ac:	orr	w1, w0, #0x2
  4124b0:	str	w1, [sp, #124]
  4124b4:	tbz	w0, #0, 4126d0 <ferror@plt+0xee30>
  4124b8:	adrp	x1, 43e000 <warn@@Base+0x7468>
  4124bc:	add	x1, x1, #0xca0
  4124c0:	mov	w2, #0x5                   	// #5
  4124c4:	mov	x0, #0x0                   	// #0
  4124c8:	bl	403700 <dcgettext@plt>
  4124cc:	mov	x19, #0x0                   	// #0
  4124d0:	bl	4365c0 <error@@Base>
  4124d4:	ldr	x0, [x27, #40]
  4124d8:	mov	x6, #0x0                   	// #0
  4124dc:	ldrb	w0, [x0]
  4124e0:	cmp	w0, #0x7a
  4124e4:	b.ne	4123dc <ferror@plt+0xeb3c>  // b.any
  4124e8:	mov	x1, x20
  4124ec:	add	x4, sp, #0x7c
  4124f0:	add	x3, sp, #0x78
  4124f4:	mov	x0, x28
  4124f8:	mov	w2, #0x0                   	// #0
  4124fc:	bl	40f098 <ferror@plt+0xb7f8>
  412500:	ldp	w19, w1, [sp, #120]
  412504:	mov	x6, x0
  412508:	add	x19, x28, x19
  41250c:	tbnz	w1, #0, 41273c <ferror@plt+0xee9c>
  412510:	tbnz	w1, #1, 412760 <ferror@plt+0xeec0>
  412514:	sub	x28, x20, x19
  412518:	cmp	x6, x28
  41251c:	b.hi	412770 <ferror@plt+0xeed0>  // b.pmore
  412520:	add	x28, x19, x6
  412524:	cbz	x6, 4123dc <ferror@plt+0xeb3c>
  412528:	ldr	x1, [x27, #40]
  41252c:	add	x1, x1, #0x1
  412530:	cmp	x20, x1
  412534:	ccmp	x19, x28, #0x2, hi  // hi = pmore
  412538:	b.cs	4123dc <ferror@plt+0xeb3c>  // b.hs, b.nlast
  41253c:	adrp	x5, 445000 <warn@@Base+0xe468>
  412540:	add	x5, x5, #0xc40
  412544:	ldr	w7, [x26, #636]
  412548:	mov	x3, x19
  41254c:	add	x5, x5, #0xa00
  412550:	mov	w0, #0x42                  	// #66
  412554:	b	412584 <ferror@plt+0xece4>
  412558:	cmp	w2, #0x50
  41255c:	b.eq	4126ec <ferror@plt+0xee4c>  // b.none
  412560:	cmp	w2, #0x52
  412564:	b.eq	412714 <ferror@plt+0xee74>  // b.none
  412568:	cmp	w2, #0x53
  41256c:	ccmp	w2, w0, #0x4, ne  // ne = any
  412570:	b.ne	4123dc <ferror@plt+0xeb3c>  // b.any
  412574:	add	x1, x1, #0x1
  412578:	cmp	x20, x1
  41257c:	ccmp	x28, x3, #0x0, hi  // hi = pmore
  412580:	b.ls	4123dc <ferror@plt+0xeb3c>  // b.plast
  412584:	ldrb	w2, [x1]
  412588:	cmp	w2, #0x4c
  41258c:	b.ne	412558 <ferror@plt+0xecb8>  // b.any
  412590:	add	x3, x3, #0x1
  412594:	b	412574 <ferror@plt+0xecd4>
  412598:	mov	w1, #0x1                   	// #1
  41259c:	adrp	x28, 46a000 <_bfd_std_section+0x3120>
  4125a0:	mov	x0, x19
  4125a4:	ldr	x2, [x28, #696]
  4125a8:	blr	x2
  4125ac:	and	w0, w0, #0xff
  4125b0:	sub	w1, w0, #0x1
  4125b4:	strb	w0, [x27, #94]
  4125b8:	and	w1, w1, #0xff
  4125bc:	cmp	w1, #0x7
  4125c0:	b.hi	412424 <ferror@plt+0xeb84>  // b.pmore
  4125c4:	add	x19, x19, #0x2
  4125c8:	cmp	x20, x19
  4125cc:	b.ls	41266c <ferror@plt+0xedcc>  // b.plast
  4125d0:	mov	w1, #0x1                   	// #1
  4125d4:	ldr	x2, [x28, #696]
  4125d8:	mov	x0, x26
  4125dc:	blr	x2
  4125e0:	and	w1, w0, #0xff
  4125e4:	strb	w1, [x27, #95]
  4125e8:	cmp	w1, #0x8
  4125ec:	b.hi	412600 <ferror@plt+0xed60>  // b.pmore
  4125f0:	ldrb	w0, [x27, #94]
  4125f4:	add	w1, w1, w0
  4125f8:	cmp	w1, #0x8
  4125fc:	b.le	412688 <ferror@plt+0xede8>
  412600:	mov	w2, #0x5                   	// #5
  412604:	adrp	x1, 43f000 <warn@@Base+0x8468>
  412608:	mov	x0, #0x0                   	// #0
  41260c:	add	x1, x1, #0x7e8
  412610:	bl	403700 <dcgettext@plt>
  412614:	ldrb	w1, [x27, #95]
  412618:	bl	436b98 <warn@@Base>
  41261c:	b	412440 <ferror@plt+0xeba0>
  412620:	tbnz	w0, #0, 412380 <ferror@plt+0xeae0>
  412624:	tbz	w0, #1, 412398 <ferror@plt+0xeaf8>
  412628:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41262c:	add	x1, x1, #0xcb8
  412630:	mov	w2, #0x5                   	// #5
  412634:	mov	x0, #0x0                   	// #0
  412638:	bl	403700 <dcgettext@plt>
  41263c:	bl	4365c0 <error@@Base>
  412640:	b	412398 <ferror@plt+0xeaf8>
  412644:	tbnz	w0, #0, 41232c <ferror@plt+0xea8c>
  412648:	tbz	w0, #1, 412344 <ferror@plt+0xeaa4>
  41264c:	nop
  412650:	adrp	x1, 43e000 <warn@@Base+0x7468>
  412654:	add	x1, x1, #0xcb8
  412658:	mov	w2, #0x5                   	// #5
  41265c:	mov	x0, #0x0                   	// #0
  412660:	bl	403700 <dcgettext@plt>
  412664:	bl	4365c0 <error@@Base>
  412668:	b	412344 <ferror@plt+0xeaa4>
  41266c:	cmp	x20, x26
  412670:	b.ls	412684 <ferror@plt+0xede4>  // b.plast
  412674:	sub	x1, x20, x26
  412678:	sub	w2, w1, #0x1
  41267c:	cmp	w2, #0x7
  412680:	b.ls	4125d4 <ferror@plt+0xed34>  // b.plast
  412684:	strb	wzr, [x27, #95]
  412688:	adrp	x26, 46a000 <_bfd_std_section+0x3120>
  41268c:	str	w0, [x26, #636]
  412690:	b	4122f0 <ferror@plt+0xea50>
  412694:	cmp	x20, x19
  412698:	b.ls	4126ac <ferror@plt+0xee0c>  // b.plast
  41269c:	sub	x1, x20, x19
  4126a0:	sub	w0, w1, #0x1
  4126a4:	cmp	w0, #0x7
  4126a8:	b.ls	4123b0 <ferror@plt+0xeb10>  // b.plast
  4126ac:	str	wzr, [x27, #88]
  4126b0:	b	4123c4 <ferror@plt+0xeb24>
  4126b4:	sub	x1, x20, x19
  4126b8:	sub	w0, w1, #0x1
  4126bc:	cmp	w0, #0x7
  4126c0:	b.hi	412420 <ferror@plt+0xeb80>  // b.pmore
  4126c4:	b	41259c <ferror@plt+0xecfc>
  4126c8:	tbnz	w0, #0, 4124b8 <ferror@plt+0xec18>
  4126cc:	tbz	w0, #1, 4123c4 <ferror@plt+0xeb24>
  4126d0:	adrp	x1, 43e000 <warn@@Base+0x7468>
  4126d4:	add	x1, x1, #0xcb8
  4126d8:	mov	w2, #0x5                   	// #5
  4126dc:	mov	x0, #0x0                   	// #0
  4126e0:	bl	403700 <dcgettext@plt>
  4126e4:	bl	4365c0 <error@@Base>
  4126e8:	b	4123c4 <ferror@plt+0xeb24>
  4126ec:	ldrb	w2, [x3]
  4126f0:	mov	w4, w7
  4126f4:	and	w2, w2, #0x7
  4126f8:	sub	w2, w2, #0x2
  4126fc:	cmp	w2, #0x2
  412700:	b.hi	412708 <ferror@plt+0xee68>  // b.pmore
  412704:	ldr	w4, [x5, w2, uxtw #2]
  412708:	add	w4, w4, #0x1
  41270c:	add	x3, x3, x4
  412710:	b	412574 <ferror@plt+0xecd4>
  412714:	ldrb	w2, [x3], #1
  412718:	strb	w2, [x27, #92]
  41271c:	b	412574 <ferror@plt+0xecd4>
  412720:	adrp	x1, 43f000 <warn@@Base+0x8468>
  412724:	add	x1, x1, #0x798
  412728:	mov	w2, #0x5                   	// #5
  41272c:	mov	x0, #0x0                   	// #0
  412730:	bl	403700 <dcgettext@plt>
  412734:	bl	436b98 <warn@@Base>
  412738:	b	412440 <ferror@plt+0xeba0>
  41273c:	adrp	x1, 43e000 <warn@@Base+0x7468>
  412740:	add	x1, x1, #0xca0
  412744:	str	x0, [sp, #104]
  412748:	mov	w2, #0x5                   	// #5
  41274c:	mov	x0, #0x0                   	// #0
  412750:	bl	403700 <dcgettext@plt>
  412754:	bl	4365c0 <error@@Base>
  412758:	ldr	x6, [sp, #104]
  41275c:	b	412514 <ferror@plt+0xec74>
  412760:	adrp	x1, 43e000 <warn@@Base+0x7468>
  412764:	add	x1, x1, #0xcb8
  412768:	str	x0, [sp, #104]
  41276c:	b	412748 <ferror@plt+0xeea8>
  412770:	mov	w2, #0x5                   	// #5
  412774:	adrp	x1, 43f000 <warn@@Base+0x8468>
  412778:	mov	x0, #0x0                   	// #0
  41277c:	add	x1, x1, #0x810
  412780:	str	x6, [sp, #104]
  412784:	bl	403700 <dcgettext@plt>
  412788:	ldr	x6, [sp, #104]
  41278c:	mov	x19, x0
  412790:	mov	w2, #0x0                   	// #0
  412794:	adrp	x0, 43c000 <warn@@Base+0x5468>
  412798:	mov	x1, x6
  41279c:	add	x0, x0, #0x550
  4127a0:	bl	40b9b8 <ferror@plt+0x8118>
  4127a4:	mov	x1, x0
  4127a8:	mov	x2, x28
  4127ac:	mov	x0, x19
  4127b0:	bl	436b98 <warn@@Base>
  4127b4:	b	412440 <ferror@plt+0xeba0>
  4127b8:	stp	x29, x30, [sp, #-128]!
  4127bc:	mov	x29, sp
  4127c0:	stp	x19, x20, [sp, #16]
  4127c4:	mov	x20, x6
  4127c8:	mov	x19, x0
  4127cc:	stp	x21, x22, [sp, #32]
  4127d0:	mov	x22, x3
  4127d4:	mov	x21, x4
  4127d8:	stp	x23, x24, [sp, #48]
  4127dc:	add	x4, sp, #0x7c
  4127e0:	mov	x24, x2
  4127e4:	stp	x25, x26, [sp, #64]
  4127e8:	mov	w23, w5
  4127ec:	add	x3, sp, #0x78
  4127f0:	stp	x27, x28, [sp, #80]
  4127f4:	mov	x28, x1
  4127f8:	mov	x0, x28
  4127fc:	str	wzr, [x6]
  412800:	mov	x1, x2
  412804:	mov	w2, #0x0                   	// #0
  412808:	str	w7, [sp, #96]
  41280c:	bl	40f098 <ferror@plt+0xb7f8>
  412810:	mov	x25, x0
  412814:	ldp	w0, w1, [sp, #120]
  412818:	add	x28, x28, x0
  41281c:	tbnz	w1, #0, 412cf0 <ferror@plt+0xf450>
  412820:	tbnz	w1, #1, 412cd4 <ferror@plt+0xf434>
  412824:	adrp	x0, 467000 <_bfd_std_section+0x120>
  412828:	ldr	x1, [x0, #1304]
  41282c:	cbz	x1, 412844 <ferror@plt+0xefa4>
  412830:	ldr	x0, [x1]
  412834:	cmp	x0, x25
  412838:	b.eq	412860 <ferror@plt+0xefc0>  // b.none
  41283c:	ldr	x1, [x1, #40]
  412840:	cbnz	x1, 412830 <ferror@plt+0xef90>
  412844:	ldp	x19, x20, [sp, #16]
  412848:	ldp	x21, x22, [sp, #32]
  41284c:	ldp	x23, x24, [sp, #48]
  412850:	ldp	x25, x26, [sp, #64]
  412854:	ldp	x27, x28, [sp, #80]
  412858:	ldp	x29, x30, [sp], #128
  41285c:	ret
  412860:	ldr	x27, [x1, #24]
  412864:	cbz	x27, 412844 <ferror@plt+0xefa4>
  412868:	adrp	x26, 43e000 <warn@@Base+0x7468>
  41286c:	adrp	x25, 43e000 <warn@@Base+0x7468>
  412870:	add	x26, x26, #0xcb8
  412874:	add	x25, x25, #0xca0
  412878:	sub	w0, w23, #0x3
  41287c:	str	w0, [sp, #100]
  412880:	ldr	x0, [x27]
  412884:	cbz	x0, 412844 <ferror@plt+0xefa4>
  412888:	ldr	x8, [x27, #8]
  41288c:	cmp	x8, #0x20
  412890:	b.hi	412944 <ferror@plt+0xf0a4>  // b.pmore
  412894:	cbz	x8, 412844 <ferror@plt+0xefa4>
  412898:	sub	x8, x8, #0x1
  41289c:	cmp	x8, #0x1f
  4128a0:	b.hi	412844 <ferror@plt+0xefa4>  // b.pmore
  4128a4:	cmp	w8, #0x1f
  4128a8:	b.hi	412844 <ferror@plt+0xefa4>  // b.pmore
  4128ac:	adrp	x0, 445000 <warn@@Base+0xe468>
  4128b0:	add	x0, x0, #0x618
  4128b4:	ldrh	w0, [x0, w8, uxtw #1]
  4128b8:	adr	x1, 4128c4 <ferror@plt+0xf024>
  4128bc:	add	x0, x1, w0, sxth #2
  4128c0:	br	x0
  4128c4:	mov	x3, #0x1                   	// #1
  4128c8:	cmp	x28, x24
  4128cc:	csel	x28, x28, x24, ls  // ls = plast
  4128d0:	cbz	x28, 412844 <ferror@plt+0xefa4>
  4128d4:	ldr	x0, [x27]
  4128d8:	cmp	x0, #0x3e
  4128dc:	b.eq	4129a0 <ferror@plt+0xf100>  // b.none
  4128e0:	cmp	x0, #0x49
  4128e4:	b.ne	412920 <ferror@plt+0xf080>  // b.any
  4128e8:	ldr	w0, [sp, #96]
  4128ec:	cbnz	w0, 412844 <ferror@plt+0xefa4>
  4128f0:	sub	x0, x24, x19
  4128f4:	cmp	x0, x3
  4128f8:	b.ls	412844 <ferror@plt+0xefa4>  // b.plast
  4128fc:	add	x1, x19, x3
  412900:	mov	x6, x20
  412904:	mov	w5, w23
  412908:	mov	x4, x21
  41290c:	mov	x3, x22
  412910:	mov	x2, x24
  412914:	mov	x0, x19
  412918:	mov	w7, #0x1                   	// #1
  41291c:	bl	4127b8 <ferror@plt+0xef18>
  412920:	ldr	x27, [x27, #24]
  412924:	cbnz	x27, 412880 <ferror@plt+0xefe0>
  412928:	ldp	x19, x20, [sp, #16]
  41292c:	ldp	x21, x22, [sp, #32]
  412930:	ldp	x23, x24, [sp, #48]
  412934:	ldp	x25, x26, [sp, #64]
  412938:	ldp	x27, x28, [sp, #80]
  41293c:	ldp	x29, x30, [sp], #128
  412940:	ret
  412944:	mov	x0, #0x1f02                	// #7938
  412948:	cmp	x8, x0
  41294c:	b.hi	4129c8 <ferror@plt+0xf128>  // b.pmore
  412950:	mov	x0, #0x1f00                	// #7936
  412954:	cmp	x8, x0
  412958:	b.ls	412844 <ferror@plt+0xefa4>  // b.plast
  41295c:	add	x3, sp, #0x78
  412960:	mov	x1, x24
  412964:	mov	x0, x28
  412968:	mov	w2, #0x0                   	// #0
  41296c:	add	x4, sp, #0x7c
  412970:	bl	40f098 <ferror@plt+0xb7f8>
  412974:	ldp	w2, w1, [sp, #120]
  412978:	mov	x3, x0
  41297c:	add	x28, x28, x2
  412980:	tbnz	w1, #0, 412a50 <ferror@plt+0xf1b0>
  412984:	tbz	w1, #1, 4128c8 <ferror@plt+0xf028>
  412988:	mov	x1, x26
  41298c:	str	x0, [sp, #104]
  412990:	b	412a58 <ferror@plt+0xf1b8>
  412994:	add	x28, x28, #0x8
  412998:	mov	x3, #0x0                   	// #0
  41299c:	b	4128c8 <ferror@plt+0xf028>
  4129a0:	cmp	x3, #0xe
  4129a4:	b.hi	4129bc <ferror@plt+0xf11c>  // b.pmore
  4129a8:	mov	x0, #0x1                   	// #1
  4129ac:	mov	x1, #0x4186                	// #16774
  4129b0:	lsl	x0, x0, x3
  4129b4:	tst	x0, x1
  4129b8:	b.ne	412a20 <ferror@plt+0xf180>  // b.any
  4129bc:	mov	w0, #0x1                   	// #1
  4129c0:	str	w0, [x20]
  4129c4:	b	412920 <ferror@plt+0xf080>
  4129c8:	mov	x0, #0xffffffffffffe0e0    	// #-7968
  4129cc:	add	x8, x8, x0
  4129d0:	cmp	x8, #0x1
  4129d4:	b.hi	412844 <ferror@plt+0xefa4>  // b.pmore
  4129d8:	cmp	x21, #0x8
  4129dc:	mov	w1, w21
  4129e0:	add	x5, x28, x21
  4129e4:	b.hi	412b94 <ferror@plt+0xf2f4>  // b.pmore
  4129e8:	cmp	x24, x5
  4129ec:	b.ls	412cb0 <ferror@plt+0xf410>  // b.plast
  4129f0:	sub	w0, w1, #0x1
  4129f4:	cmp	w0, #0x7
  4129f8:	b.hi	412cc8 <ferror@plt+0xf428>  // b.pmore
  4129fc:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  412a00:	str	x5, [sp, #104]
  412a04:	mov	x0, x28
  412a08:	ldr	x2, [x2, #696]
  412a0c:	blr	x2
  412a10:	mov	x3, x0
  412a14:	ldr	x5, [sp, #104]
  412a18:	mov	x28, x5
  412a1c:	b	4128c8 <ferror@plt+0xf028>
  412a20:	str	wzr, [x20]
  412a24:	b	412920 <ferror@plt+0xf080>
  412a28:	add	x3, sp, #0x78
  412a2c:	mov	x1, x24
  412a30:	mov	x0, x28
  412a34:	mov	w2, #0x1                   	// #1
  412a38:	add	x4, sp, #0x7c
  412a3c:	bl	40f098 <ferror@plt+0xb7f8>
  412a40:	ldp	w2, w1, [sp, #120]
  412a44:	mov	x3, x0
  412a48:	add	x28, x28, x2
  412a4c:	tbz	w1, #0, 412984 <ferror@plt+0xf0e4>
  412a50:	mov	x1, x25
  412a54:	str	x0, [sp, #104]
  412a58:	mov	w2, #0x5                   	// #5
  412a5c:	mov	x0, #0x0                   	// #0
  412a60:	bl	403700 <dcgettext@plt>
  412a64:	bl	4365c0 <error@@Base>
  412a68:	ldr	x3, [sp, #104]
  412a6c:	b	4128c8 <ferror@plt+0xf028>
  412a70:	add	x2, x28, #0x1
  412a74:	cmp	x24, x2
  412a78:	b.hi	412d34 <ferror@plt+0xf494>  // b.pmore
  412a7c:	cmp	x24, x28
  412a80:	b.ls	412a94 <ferror@plt+0xf1f4>  // b.plast
  412a84:	sub	x1, x24, x28
  412a88:	sub	w0, w1, #0x1
  412a8c:	cmp	w0, #0x7
  412a90:	b.ls	412c14 <ferror@plt+0xf374>  // b.plast
  412a94:	mov	x28, x2
  412a98:	mov	x3, #0x0                   	// #0
  412a9c:	b	4128c8 <ferror@plt+0xf028>
  412aa0:	add	x0, x28, #0x1
  412aa4:	cmp	x24, x0
  412aa8:	b.hi	412d7c <ferror@plt+0xf4dc>  // b.pmore
  412aac:	cmp	x24, x28
  412ab0:	mov	x3, #0x0                   	// #0
  412ab4:	b.ls	412ac8 <ferror@plt+0xf228>  // b.plast
  412ab8:	sub	x1, x24, x28
  412abc:	sub	w2, w1, #0x1
  412ac0:	cmp	w2, #0x7
  412ac4:	b.ls	412d80 <ferror@plt+0xf4e0>  // b.plast
  412ac8:	mov	x28, x0
  412acc:	b	4128c8 <ferror@plt+0xf028>
  412ad0:	add	x0, x28, #0x4
  412ad4:	cmp	x24, x0
  412ad8:	b.hi	412d54 <ferror@plt+0xf4b4>  // b.pmore
  412adc:	cmp	x24, x28
  412ae0:	mov	x3, #0x0                   	// #0
  412ae4:	b.ls	412ac8 <ferror@plt+0xf228>  // b.plast
  412ae8:	sub	x1, x24, x28
  412aec:	sub	w2, w1, #0x1
  412af0:	cmp	w2, #0x7
  412af4:	b.ls	412d58 <ferror@plt+0xf4b8>  // b.plast
  412af8:	mov	x28, x0
  412afc:	b	4128c8 <ferror@plt+0xf028>
  412b00:	add	x0, x28, #0x2
  412b04:	cmp	x24, x0
  412b08:	b.hi	412d0c <ferror@plt+0xf46c>  // b.pmore
  412b0c:	cmp	x24, x28
  412b10:	mov	x3, #0x0                   	// #0
  412b14:	b.ls	412ac8 <ferror@plt+0xf228>  // b.plast
  412b18:	sub	x1, x24, x28
  412b1c:	sub	w2, w1, #0x1
  412b20:	cmp	w2, #0x7
  412b24:	b.ls	412d10 <ferror@plt+0xf470>  // b.plast
  412b28:	mov	x28, x0
  412b2c:	b	4128c8 <ferror@plt+0xf028>
  412b30:	cmp	x22, #0x8
  412b34:	mov	w1, w22
  412b38:	add	x5, x28, x22
  412b3c:	b.ls	4129e8 <ferror@plt+0xf148>  // b.plast
  412b40:	mov	x3, x22
  412b44:	mov	w4, #0x5                   	// #5
  412b48:	adrp	x2, 43d000 <warn@@Base+0x6468>
  412b4c:	adrp	x1, 43d000 <warn@@Base+0x6468>
  412b50:	add	x2, x2, #0x430
  412b54:	add	x1, x1, #0x480
  412b58:	mov	x0, #0x0                   	// #0
  412b5c:	str	x5, [sp, #104]
  412b60:	bl	4035d0 <dcngettext@plt>
  412b64:	mov	w1, w22
  412b68:	mov	w2, #0x8                   	// #8
  412b6c:	b	412bc0 <ferror@plt+0xf320>
  412b70:	cmp	w23, #0x2
  412b74:	b.eq	412c5c <ferror@plt+0xf3bc>  // b.none
  412b78:	ldr	w0, [sp, #100]
  412b7c:	cmp	w0, #0x1
  412b80:	b.hi	412844 <ferror@plt+0xefa4>  // b.pmore
  412b84:	cmp	x21, #0x8
  412b88:	mov	w1, w21
  412b8c:	add	x5, x28, x21
  412b90:	b.ls	4129e8 <ferror@plt+0xf148>  // b.plast
  412b94:	mov	x3, x21
  412b98:	mov	w4, #0x5                   	// #5
  412b9c:	adrp	x2, 43d000 <warn@@Base+0x6468>
  412ba0:	adrp	x1, 43d000 <warn@@Base+0x6468>
  412ba4:	add	x2, x2, #0x430
  412ba8:	add	x1, x1, #0x480
  412bac:	mov	x0, #0x0                   	// #0
  412bb0:	str	x5, [sp, #104]
  412bb4:	bl	4035d0 <dcngettext@plt>
  412bb8:	mov	w1, w21
  412bbc:	mov	w2, #0x8                   	// #8
  412bc0:	bl	4365c0 <error@@Base>
  412bc4:	add	x0, x28, #0x8
  412bc8:	cmp	x24, x0
  412bcc:	ldr	x5, [sp, #104]
  412bd0:	b.ls	412cb0 <ferror@plt+0xf410>  // b.plast
  412bd4:	mov	w1, #0x8                   	// #8
  412bd8:	b	4129fc <ferror@plt+0xf15c>
  412bdc:	add	x28, x28, #0x10
  412be0:	mov	x3, #0x0                   	// #0
  412be4:	b	4128c8 <ferror@plt+0xf028>
  412be8:	sub	x1, x24, x28
  412bec:	mov	x0, x28
  412bf0:	bl	403020 <strnlen@plt>
  412bf4:	add	x0, x0, #0x1
  412bf8:	add	x28, x28, x0
  412bfc:	mov	x3, #0x0                   	// #0
  412c00:	b	4128c8 <ferror@plt+0xf028>
  412c04:	add	x2, x28, #0x4
  412c08:	cmp	x24, x2
  412c0c:	b.ls	412a7c <ferror@plt+0xf1dc>  // b.plast
  412c10:	mov	w1, #0x4                   	// #4
  412c14:	adrp	x3, 46a000 <_bfd_std_section+0x3120>
  412c18:	mov	x0, x28
  412c1c:	mov	x28, x2
  412c20:	ldr	x2, [x3, #696]
  412c24:	blr	x2
  412c28:	mov	x3, x0
  412c2c:	b	4128c8 <ferror@plt+0xf028>
  412c30:	add	x2, x28, #0x2
  412c34:	cmp	x24, x2
  412c38:	b.ls	412a7c <ferror@plt+0xf1dc>  // b.plast
  412c3c:	adrp	x3, 46a000 <_bfd_std_section+0x3120>
  412c40:	mov	x0, x28
  412c44:	mov	x28, x2
  412c48:	mov	w1, #0x2                   	// #2
  412c4c:	ldr	x2, [x3, #696]
  412c50:	blr	x2
  412c54:	mov	x3, x0
  412c58:	b	4128c8 <ferror@plt+0xf028>
  412c5c:	cmp	x22, #0x8
  412c60:	mov	w1, w22
  412c64:	add	x5, x28, x22
  412c68:	b.ls	4129e8 <ferror@plt+0xf148>  // b.plast
  412c6c:	mov	x3, x22
  412c70:	mov	w4, #0x5                   	// #5
  412c74:	adrp	x2, 43d000 <warn@@Base+0x6468>
  412c78:	adrp	x1, 43d000 <warn@@Base+0x6468>
  412c7c:	add	x2, x2, #0x430
  412c80:	add	x1, x1, #0x480
  412c84:	mov	x0, #0x0                   	// #0
  412c88:	str	x5, [sp, #104]
  412c8c:	bl	4035d0 <dcngettext@plt>
  412c90:	mov	w1, w22
  412c94:	mov	w2, #0x8                   	// #8
  412c98:	bl	4365c0 <error@@Base>
  412c9c:	add	x0, x28, #0x8
  412ca0:	mov	w1, #0x8                   	// #8
  412ca4:	cmp	x24, x0
  412ca8:	ldr	x5, [sp, #104]
  412cac:	b.hi	4129fc <ferror@plt+0xf15c>  // b.pmore
  412cb0:	cmp	x24, x28
  412cb4:	b.ls	412cc8 <ferror@plt+0xf428>  // b.plast
  412cb8:	sub	w1, w24, w28
  412cbc:	sub	w0, w1, #0x1
  412cc0:	cmp	w0, #0x7
  412cc4:	b.ls	4129fc <ferror@plt+0xf15c>  // b.plast
  412cc8:	mov	x28, x5
  412ccc:	mov	x3, #0x0                   	// #0
  412cd0:	b	4128c8 <ferror@plt+0xf028>
  412cd4:	adrp	x1, 43e000 <warn@@Base+0x7468>
  412cd8:	add	x1, x1, #0xcb8
  412cdc:	mov	w2, #0x5                   	// #5
  412ce0:	mov	x0, #0x0                   	// #0
  412ce4:	bl	403700 <dcgettext@plt>
  412ce8:	bl	4365c0 <error@@Base>
  412cec:	b	412824 <ferror@plt+0xef84>
  412cf0:	adrp	x1, 43e000 <warn@@Base+0x7468>
  412cf4:	add	x1, x1, #0xca0
  412cf8:	mov	w2, #0x5                   	// #5
  412cfc:	mov	x0, #0x0                   	// #0
  412d00:	bl	403700 <dcgettext@plt>
  412d04:	bl	4365c0 <error@@Base>
  412d08:	b	412824 <ferror@plt+0xef84>
  412d0c:	mov	w1, #0x2                   	// #2
  412d10:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  412d14:	mov	x0, x28
  412d18:	ldr	x2, [x2, #696]
  412d1c:	blr	x2
  412d20:	mov	x3, x0
  412d24:	add	x0, x0, #0x2
  412d28:	add	x0, x28, x0
  412d2c:	mov	x28, x0
  412d30:	b	4128c8 <ferror@plt+0xf028>
  412d34:	adrp	x3, 46a000 <_bfd_std_section+0x3120>
  412d38:	mov	x0, x28
  412d3c:	mov	x28, x2
  412d40:	mov	w1, #0x1                   	// #1
  412d44:	ldr	x2, [x3, #696]
  412d48:	blr	x2
  412d4c:	mov	x3, x0
  412d50:	b	4128c8 <ferror@plt+0xf028>
  412d54:	mov	w1, #0x4                   	// #4
  412d58:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  412d5c:	mov	x0, x28
  412d60:	ldr	x2, [x2, #696]
  412d64:	blr	x2
  412d68:	mov	x3, x0
  412d6c:	add	x0, x0, #0x4
  412d70:	add	x0, x28, x0
  412d74:	mov	x28, x0
  412d78:	b	4128c8 <ferror@plt+0xf028>
  412d7c:	mov	w1, #0x1                   	// #1
  412d80:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  412d84:	mov	x0, x28
  412d88:	ldr	x2, [x2, #696]
  412d8c:	blr	x2
  412d90:	mov	x3, x0
  412d94:	add	x0, x0, #0x1
  412d98:	add	x0, x28, x0
  412d9c:	mov	x28, x0
  412da0:	b	4128c8 <ferror@plt+0xf028>
  412da4:	nop
  412da8:	sub	sp, sp, #0x140
  412dac:	cmp	x4, x5
  412db0:	stp	x29, x30, [sp, #64]
  412db4:	add	x29, sp, #0x40
  412db8:	stp	x25, x26, [sp, #128]
  412dbc:	mov	x26, x0
  412dc0:	ldr	w0, [sp, #376]
  412dc4:	stp	x21, x22, [sp, #96]
  412dc8:	ldr	w21, [sp, #344]
  412dcc:	stp	x23, x24, [sp, #112]
  412dd0:	ldrb	w23, [sp, #368]
  412dd4:	stp	x27, x28, [sp, #144]
  412dd8:	mov	x27, x4
  412ddc:	str	x6, [sp, #168]
  412de0:	str	w0, [sp, #180]
  412de4:	str	x3, [sp, #184]
  412de8:	str	xzr, [sp, #224]
  412dec:	b.hi	413204 <ferror@plt+0xf964>  // b.pmore
  412df0:	stp	x19, x20, [sp, #80]
  412df4:	ccmp	x1, #0x19, #0x4, eq  // eq = none
  412df8:	mov	x19, x1
  412dfc:	b.ne	413200 <ferror@plt+0xf960>  // b.any
  412e00:	mov	x22, x5
  412e04:	mov	x20, x7
  412e08:	cmp	x1, #0x10
  412e0c:	b.eq	41417c <ferror@plt+0x108dc>  // b.none
  412e10:	mov	x24, x2
  412e14:	b.ls	412f50 <ferror@plt+0xf6b0>  // b.plast
  412e18:	cmp	x1, #0x16
  412e1c:	b.eq	4140d8 <ferror@plt+0x10838>  // b.none
  412e20:	b.ls	4130bc <ferror@plt+0xf81c>  // b.plast
  412e24:	cmp	x1, #0x19
  412e28:	b.eq	4140a8 <ferror@plt+0x10808>  // b.none
  412e2c:	b.ls	413144 <ferror@plt+0xf8a4>  // b.plast
  412e30:	mov	x0, #0x1f02                	// #7938
  412e34:	cmp	x1, x0
  412e38:	b.hi	412ff0 <ferror@plt+0xf750>  // b.pmore
  412e3c:	mov	x0, #0x1f00                	// #7936
  412e40:	cmp	x1, x0
  412e44:	b.hi	4130d8 <ferror@plt+0xf838>  // b.pmore
  412e48:	cmp	x1, #0x1f
  412e4c:	b.ne	4140cc <ferror@plt+0x1082c>  // b.any
  412e50:	ldr	x0, [sp, #320]
  412e54:	ldr	w1, [sp, #320]
  412e58:	cmp	x0, #0x8
  412e5c:	add	x28, x27, x0
  412e60:	b.hi	414648 <ferror@plt+0x10da8>  // b.pmore
  412e64:	cmp	x22, x28
  412e68:	b.hi	412e78 <ferror@plt+0xf5d8>  // b.pmore
  412e6c:	cmp	x27, x22
  412e70:	b.cs	4143fc <ferror@plt+0x10b5c>  // b.hs, b.nlast
  412e74:	sub	w1, w22, w27
  412e78:	sub	w0, w1, #0x1
  412e7c:	cmp	w0, #0x7
  412e80:	b.hi	4143fc <ferror@plt+0x10b5c>  // b.pmore
  412e84:	nop
  412e88:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  412e8c:	mov	x0, x27
  412e90:	ldr	x2, [x2, #696]
  412e94:	blr	x2
  412e98:	str	x0, [sp, #224]
  412e9c:	cmp	x19, #0x21
  412ea0:	b.hi	413004 <ferror@plt+0xf764>  // b.pmore
  412ea4:	cbnz	x19, 413150 <ferror@plt+0xf8b0>
  412ea8:	mov	w2, #0x5                   	// #5
  412eac:	adrp	x1, 43f000 <warn@@Base+0x8468>
  412eb0:	mov	x0, #0x0                   	// #0
  412eb4:	add	x1, x1, #0xaf8
  412eb8:	bl	403700 <dcgettext@plt>
  412ebc:	mov	x1, x19
  412ec0:	bl	436b98 <warn@@Base>
  412ec4:	mov	x25, #0x0                   	// #0
  412ec8:	cbnz	w21, 413028 <ferror@plt+0xf788>
  412ecc:	adrp	x0, 46a000 <_bfd_std_section+0x3120>
  412ed0:	adrp	x1, 46a000 <_bfd_std_section+0x3120>
  412ed4:	ldr	w0, [x0, #612]
  412ed8:	ldr	w1, [x1, #648]
  412edc:	orr	w0, w0, w1
  412ee0:	cbz	w0, 412f00 <ferror@plt+0xf660>
  412ee4:	adrp	x24, 467000 <_bfd_std_section+0x120>
  412ee8:	add	x24, x24, #0x4f8
  412eec:	ldr	w0, [x24, #1512]
  412ef0:	cmp	w0, #0x0
  412ef4:	ldr	x0, [sp, #336]
  412ef8:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  412efc:	b.ne	413044 <ferror@plt+0xf7a4>  // b.any
  412f00:	cmp	x26, #0x0
  412f04:	and	w9, w21, #0x1
  412f08:	csinc	w9, w9, wzr, ne  // ne = any
  412f0c:	cbnz	w9, 413318 <ferror@plt+0xfa78>
  412f10:	cmp	x26, #0x8b
  412f14:	b.hi	413400 <ferror@plt+0xfb60>  // b.pmore
  412f18:	cmp	x26, #0x1
  412f1c:	b.ls	4132f4 <ferror@plt+0xfa54>  // b.plast
  412f20:	sub	x8, x26, #0x2
  412f24:	cmp	x8, #0x89
  412f28:	b.ls	41328c <ferror@plt+0xf9ec>  // b.plast
  412f2c:	mov	x0, x28
  412f30:	ldp	x29, x30, [sp, #64]
  412f34:	ldp	x19, x20, [sp, #80]
  412f38:	ldp	x21, x22, [sp, #96]
  412f3c:	ldp	x23, x24, [sp, #112]
  412f40:	ldp	x25, x26, [sp, #128]
  412f44:	ldp	x27, x28, [sp, #144]
  412f48:	add	sp, sp, #0x140
  412f4c:	ret
  412f50:	cmp	x1, #0xc
  412f54:	b.hi	412f98 <ferror@plt+0xf6f8>  // b.pmore
  412f58:	cmp	x1, #0xa
  412f5c:	b.hi	413130 <ferror@plt+0xf890>  // b.pmore
  412f60:	cmp	x1, #0x5
  412f64:	b.eq	4140b8 <ferror@plt+0x10818>  // b.none
  412f68:	cmp	x1, #0x6
  412f6c:	b.ne	41317c <ferror@plt+0xf8dc>  // b.any
  412f70:	add	x28, x27, #0x4
  412f74:	cmp	x28, x22
  412f78:	b.cc	414214 <ferror@plt+0x10974>  // b.lo, b.ul, b.last
  412f7c:	cmp	x27, x22
  412f80:	b.cs	412e9c <ferror@plt+0xf5fc>  // b.hs, b.nlast
  412f84:	sub	x1, x22, x27
  412f88:	sub	w0, w1, #0x1
  412f8c:	cmp	w0, #0x7
  412f90:	b.hi	412e9c <ferror@plt+0xf5fc>  // b.pmore
  412f94:	b	412e88 <ferror@plt+0xf5e8>
  412f98:	cmp	x1, #0xd
  412f9c:	b.ne	412fe4 <ferror@plt+0xf744>  // b.any
  412fa0:	mov	x1, x5
  412fa4:	add	x4, sp, #0x100
  412fa8:	add	x3, sp, #0xf8
  412fac:	mov	x0, x27
  412fb0:	mov	w2, #0x1                   	// #1
  412fb4:	bl	40f098 <ferror@plt+0xb7f8>
  412fb8:	ldr	w1, [sp, #256]
  412fbc:	mov	x24, x0
  412fc0:	ldr	w11, [sp, #248]
  412fc4:	add	x28, x27, x11
  412fc8:	tbnz	w1, #0, 414598 <ferror@plt+0x10cf8>
  412fcc:	tbnz	w1, #1, 4142b0 <ferror@plt+0x10a10>
  412fd0:	str	x24, [sp, #224]
  412fd4:	mov	x25, #0x0                   	// #0
  412fd8:	cbnz	w21, 413028 <ferror@plt+0xf788>
  412fdc:	ldr	x1, [sp, #224]
  412fe0:	b	413878 <ferror@plt+0xffd8>
  412fe4:	cmp	x1, #0xe
  412fe8:	b.ne	4130d8 <ferror@plt+0xf838>  // b.any
  412fec:	b	412e50 <ferror@plt+0xf5b0>
  412ff0:	mov	x1, #0xffffffffffffe0e0    	// #-7968
  412ff4:	add	x0, x19, x1
  412ff8:	cmp	x0, #0x1
  412ffc:	b.ls	412e50 <ferror@plt+0xf5b0>  // b.plast
  413000:	mov	x28, x27
  413004:	mov	x0, #0x1f20                	// #7968
  413008:	cmp	x19, x0
  41300c:	b.eq	4144b8 <ferror@plt+0x10c18>  // b.none
  413010:	b.ls	41333c <ferror@plt+0xfa9c>  // b.plast
  413014:	mov	x0, #0x1f21                	// #7969
  413018:	cmp	x19, x0
  41301c:	b.ne	412ea8 <ferror@plt+0xf608>  // b.any
  413020:	mov	x25, #0x0                   	// #0
  413024:	cbz	w21, 4142d0 <ferror@plt+0x10a30>
  413028:	adrp	x24, 467000 <_bfd_std_section+0x120>
  41302c:	add	x24, x24, #0x4f8
  413030:	ldr	w0, [x24, #1512]
  413034:	cmp	w0, #0x0
  413038:	ldr	x0, [sp, #336]
  41303c:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  413040:	b.eq	413680 <ferror@plt+0xfde0>  // b.none
  413044:	cmp	x26, #0x86
  413048:	b.hi	4134bc <ferror@plt+0xfc1c>  // b.pmore
  41304c:	cmp	x26, #0x47
  413050:	b.hi	413240 <ferror@plt+0xf9a0>  // b.pmore
  413054:	b.eq	414930 <ferror@plt+0x11090>  // b.none
  413058:	cmp	x26, #0x18
  41305c:	b.ls	413490 <ferror@plt+0xfbf0>  // b.plast
  413060:	sub	x1, x26, #0x19
  413064:	mov	x0, #0x1                   	// #1
  413068:	mov	x23, #0x1                   	// #1
  41306c:	movk	x0, #0x8002, lsl #16
  413070:	movk	x0, #0x2000, lsl #32
  413074:	lsl	x1, x23, x1
  413078:	tst	x1, x0
  41307c:	b.ne	4135dc <ferror@plt+0xfd3c>  // b.any
  413080:	tbnz	w1, #2, 41472c <ferror@plt+0x10e8c>
  413084:	tbnz	x1, #39, 414724 <ferror@plt+0x10e84>
  413088:	cmp	x26, #0x0
  41308c:	and	w9, w21, #0x1
  413090:	csinc	w9, w9, wzr, ne  // ne = any
  413094:	cbz	w9, 412f20 <ferror@plt+0xf680>
  413098:	mov	x0, x28
  41309c:	ldp	x29, x30, [sp, #64]
  4130a0:	ldp	x19, x20, [sp, #80]
  4130a4:	ldp	x21, x22, [sp, #96]
  4130a8:	ldp	x23, x24, [sp, #112]
  4130ac:	ldp	x25, x26, [sp, #128]
  4130b0:	ldp	x27, x28, [sp, #144]
  4130b4:	add	sp, sp, #0x140
  4130b8:	ret
  4130bc:	cmp	x1, #0x12
  4130c0:	b.eq	4140b8 <ferror@plt+0x10818>  // b.none
  4130c4:	b.ls	413124 <ferror@plt+0xf884>  // b.plast
  4130c8:	cmp	x1, #0x13
  4130cc:	b.eq	412f70 <ferror@plt+0xf6d0>  // b.none
  4130d0:	cmp	x1, #0x15
  4130d4:	b.ne	41314c <ferror@plt+0xf8ac>  // b.any
  4130d8:	mov	x1, x22
  4130dc:	add	x4, sp, #0x100
  4130e0:	add	x3, sp, #0xf8
  4130e4:	mov	x0, x27
  4130e8:	mov	w2, #0x0                   	// #0
  4130ec:	bl	40f098 <ferror@plt+0xb7f8>
  4130f0:	ldr	w1, [sp, #256]
  4130f4:	ldr	w11, [sp, #248]
  4130f8:	str	x0, [sp, #224]
  4130fc:	add	x28, x27, x11
  413100:	tbnz	w1, #0, 41421c <ferror@plt+0x1097c>
  413104:	tbz	w1, #1, 412e9c <ferror@plt+0xf5fc>
  413108:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41310c:	add	x1, x1, #0xcb8
  413110:	mov	w2, #0x5                   	// #5
  413114:	mov	x0, #0x0                   	// #0
  413118:	bl	403700 <dcgettext@plt>
  41311c:	bl	4365c0 <error@@Base>
  413120:	b	412e9c <ferror@plt+0xf5fc>
  413124:	mov	x28, x4
  413128:	cmp	x1, #0x11
  41312c:	b.ne	4138a0 <ferror@plt+0x10000>  // b.any
  413130:	add	x28, x27, #0x1
  413134:	cmp	x28, x22
  413138:	b.cs	412f7c <ferror@plt+0xf6dc>  // b.hs, b.nlast
  41313c:	mov	w1, #0x1                   	// #1
  413140:	b	412e88 <ferror@plt+0xf5e8>
  413144:	cmp	x1, #0x17
  413148:	b.eq	412e50 <ferror@plt+0xf5b0>  // b.none
  41314c:	mov	x28, x27
  413150:	sub	x3, x19, #0x1
  413154:	cmp	x3, #0x20
  413158:	b.hi	412ea8 <ferror@plt+0xf608>  // b.pmore
  41315c:	cmp	w3, #0x20
  413160:	b.hi	412ea8 <ferror@plt+0xf608>  // b.pmore
  413164:	adrp	x1, 445000 <warn@@Base+0xe468>
  413168:	add	x1, x1, #0x658
  41316c:	ldrh	w0, [x1, w3, uxtw #1]
  413170:	adr	x1, 41317c <ferror@plt+0xf8dc>
  413174:	add	x0, x1, w0, sxth #2
  413178:	br	x0
  41317c:	mov	x28, x4
  413180:	cmp	x1, #0x1
  413184:	b.ne	412ea4 <ferror@plt+0xf604>  // b.any
  413188:	cmp	x7, #0x8
  41318c:	mov	w1, w7
  413190:	add	x28, x4, x7
  413194:	b.hi	414238 <ferror@plt+0x10998>  // b.pmore
  413198:	cmp	x5, x28
  41319c:	b.hi	4131ac <ferror@plt+0xf90c>  // b.pmore
  4131a0:	cmp	x27, x22
  4131a4:	b.cs	414404 <ferror@plt+0x10b64>  // b.hs, b.nlast
  4131a8:	sub	w1, w22, w27
  4131ac:	sub	w0, w1, #0x1
  4131b0:	cmp	w0, #0x7
  4131b4:	b.hi	414404 <ferror@plt+0x10b64>  // b.pmore
  4131b8:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  4131bc:	mov	x0, x27
  4131c0:	ldr	x2, [x2, #696]
  4131c4:	blr	x2
  4131c8:	str	x0, [sp, #224]
  4131cc:	mov	x25, #0x0                   	// #0
  4131d0:	cbnz	w21, 413028 <ferror@plt+0xf788>
  4131d4:	ldr	x1, [sp, #224]
  4131d8:	mov	w2, #0x0                   	// #0
  4131dc:	adrp	x0, 43c000 <warn@@Base+0x5468>
  4131e0:	add	x0, x0, #0x550
  4131e4:	bl	40b9b8 <ferror@plt+0x8118>
  4131e8:	mov	x2, x0
  4131ec:	mov	w1, w23
  4131f0:	adrp	x0, 43f000 <warn@@Base+0x8468>
  4131f4:	add	x0, x0, #0x8e0
  4131f8:	bl	4037a0 <printf@plt>
  4131fc:	b	412ecc <ferror@plt+0xf62c>
  413200:	ldp	x19, x20, [sp, #80]
  413204:	adrp	x1, 43f000 <warn@@Base+0x8468>
  413208:	add	x1, x1, #0x868
  41320c:	mov	w2, #0x5                   	// #5
  413210:	mov	x28, x27
  413214:	mov	x0, #0x0                   	// #0
  413218:	bl	403700 <dcgettext@plt>
  41321c:	bl	436b98 <warn@@Base>
  413220:	mov	x0, x28
  413224:	ldp	x29, x30, [sp, #64]
  413228:	ldp	x21, x22, [sp, #96]
  41322c:	ldp	x23, x24, [sp, #112]
  413230:	ldp	x25, x26, [sp, #128]
  413234:	ldp	x27, x28, [sp, #144]
  413238:	add	sp, sp, #0x140
  41323c:	ret
  413240:	sub	x2, x26, #0x48
  413244:	mov	x1, #0x1                   	// #1
  413248:	mov	x0, #0x25                  	// #37
  41324c:	movk	x0, #0x5840, lsl #48
  413250:	lsl	x1, x1, x2
  413254:	tst	x1, x0
  413258:	b.ne	4135dc <ferror@plt+0xfd3c>  // b.any
  41325c:	tbnz	x1, #46, 41356c <ferror@plt+0xfccc>
  413260:	tbz	w1, #13, 413088 <ferror@plt+0xf7e8>
  413264:	ldr	w0, [sp, #328]
  413268:	cmp	w0, #0x3
  41326c:	b.gt	41327c <ferror@plt+0xf9dc>
  413270:	sub	x0, x19, #0x6
  413274:	cmp	x0, #0x1
  413278:	b.ls	4149e0 <ferror@plt+0x11140>  // b.plast
  41327c:	cmp	x19, #0x17
  413280:	b.eq	4149e0 <ferror@plt+0x11140>  // b.none
  413284:	ldp	x19, x20, [sp, #80]
  413288:	b	413220 <ferror@plt+0xf980>
  41328c:	cmp	w8, #0x89
  413290:	b.hi	4132d0 <ferror@plt+0xfa30>  // b.pmore
  413294:	adrp	x1, 445000 <warn@@Base+0xe468>
  413298:	add	x1, x1, #0x69c
  41329c:	ldrh	w0, [x1, w8, uxtw #1]
  4132a0:	adr	x1, 4132ac <ferror@plt+0xfa0c>
  4132a4:	add	x0, x1, w0, sxth #2
  4132a8:	br	x0
  4132ac:	mov	x0, x28
  4132b0:	ldp	x29, x30, [sp, #64]
  4132b4:	ldp	x19, x20, [sp, #80]
  4132b8:	ldp	x21, x22, [sp, #96]
  4132bc:	ldp	x23, x24, [sp, #112]
  4132c0:	ldp	x25, x26, [sp, #128]
  4132c4:	ldp	x27, x28, [sp, #144]
  4132c8:	add	sp, sp, #0x140
  4132cc:	ret
  4132d0:	mov	x0, x28
  4132d4:	ldp	x29, x30, [sp, #64]
  4132d8:	ldp	x19, x20, [sp, #80]
  4132dc:	ldp	x21, x22, [sp, #96]
  4132e0:	ldp	x23, x24, [sp, #112]
  4132e4:	ldp	x25, x26, [sp, #128]
  4132e8:	ldp	x27, x28, [sp, #144]
  4132ec:	add	sp, sp, #0x140
  4132f0:	ret
  4132f4:	mov	x0, x28
  4132f8:	ldp	x29, x30, [sp, #64]
  4132fc:	ldp	x19, x20, [sp, #80]
  413300:	ldp	x21, x22, [sp, #96]
  413304:	ldp	x23, x24, [sp, #112]
  413308:	ldp	x25, x26, [sp, #128]
  41330c:	ldp	x27, x28, [sp, #144]
  413310:	add	sp, sp, #0x140
  413314:	ret
  413318:	mov	x0, x28
  41331c:	ldp	x29, x30, [sp, #64]
  413320:	ldp	x19, x20, [sp, #80]
  413324:	ldp	x21, x22, [sp, #96]
  413328:	ldp	x23, x24, [sp, #112]
  41332c:	ldp	x25, x26, [sp, #128]
  413330:	ldp	x27, x28, [sp, #144]
  413334:	add	sp, sp, #0x140
  413338:	ret
  41333c:	mov	x0, #0x1f01                	// #7937
  413340:	cmp	x19, x0
  413344:	b.eq	41440c <ferror@plt+0x10b6c>  // b.none
  413348:	mov	x0, #0x1f02                	// #7938
  41334c:	cmp	x19, x0
  413350:	b.ne	412ea8 <ferror@plt+0xf608>  // b.any
  413354:	cbnz	w21, 41428c <ferror@plt+0x109ec>
  413358:	ldr	x0, [sp, #352]
  41335c:	mov	w1, #0x2e                  	// #46
  413360:	mov	w24, #0x0                   	// #0
  413364:	ldr	x0, [x0, #16]
  413368:	bl	4033a0 <strrchr@plt>
  41336c:	cbz	x0, 413384 <ferror@plt+0xfae4>
  413370:	adrp	x1, 43f000 <warn@@Base+0x8468>
  413374:	add	x1, x1, #0x988
  413378:	bl	4034a0 <strcmp@plt>
  41337c:	cmp	w0, #0x0
  413380:	cset	w24, eq  // eq = none
  413384:	mov	w2, #0x5                   	// #5
  413388:	adrp	x1, 43f000 <warn@@Base+0x8468>
  41338c:	mov	x0, #0x0                   	// #0
  413390:	add	x1, x1, #0x990
  413394:	bl	403700 <dcgettext@plt>
  413398:	mov	x4, x0
  41339c:	ldr	x1, [sp, #224]
  4133a0:	mov	w2, #0x0                   	// #0
  4133a4:	adrp	x0, 43c000 <warn@@Base+0x5468>
  4133a8:	add	x0, x0, #0x550
  4133ac:	str	x4, [sp, #200]
  4133b0:	mov	x25, #0x0                   	// #0
  4133b4:	bl	40b9b8 <ferror@plt+0x8118>
  4133b8:	mov	x5, x0
  4133bc:	ldr	x0, [sp, #224]
  4133c0:	mov	w3, w24
  4133c4:	ldr	x2, [sp, #320]
  4133c8:	str	x5, [sp, #192]
  4133cc:	ldr	x1, [sp, #360]
  4133d0:	bl	40baa8 <ferror@plt+0x8208>
  4133d4:	mov	x3, x0
  4133d8:	ldp	x5, x4, [sp, #192]
  4133dc:	mov	w1, w23
  4133e0:	mov	x2, x5
  4133e4:	mov	x0, x4
  4133e8:	bl	4037a0 <printf@plt>
  4133ec:	b	412ecc <ferror@plt+0xf62c>
  4133f0:	mov	x0, #0x2137                	// #8503
  4133f4:	cmp	x26, x0
  4133f8:	b.eq	4135dc <ferror@plt+0xfd3c>  // b.none
  4133fc:	tbnz	w21, #0, 415728 <ferror@plt+0x11e88>
  413400:	mov	x0, #0xffffffffffffdeef    	// #-8465
  413404:	add	x8, x26, x0
  413408:	cmp	x8, #0x3
  41340c:	b.hi	415754 <ferror@plt+0x11eb4>  // b.pmore
  413410:	ldr	w0, [sp, #328]
  413414:	cmp	w0, #0x3
  413418:	b.le	414278 <ferror@plt+0x109d8>
  41341c:	cmp	x19, #0x17
  413420:	b.ne	41343c <ferror@plt+0xfb9c>  // b.any
  413424:	adrp	x1, 440000 <warn@@Base+0x9468>
  413428:	add	x1, x1, #0x4d0
  41342c:	mov	w2, #0x5                   	// #5
  413430:	mov	x0, #0x0                   	// #0
  413434:	bl	403700 <dcgettext@plt>
  413438:	bl	4037a0 <printf@plt>
  41343c:	cbz	x25, 4144ec <ferror@plt+0x10c4c>
  413440:	adrp	x0, 440000 <warn@@Base+0x9468>
  413444:	add	x0, x0, #0x4e8
  413448:	bl	4037a0 <printf@plt>
  41344c:	ldr	w2, [sp, #320]
  413450:	mov	w1, w20
  413454:	ldr	w3, [sp, #328]
  413458:	mov	x0, x25
  41345c:	ldr	x5, [sp, #168]
  413460:	ldr	x4, [sp, #224]
  413464:	ldr	x6, [sp, #352]
  413468:	bl	40f728 <ferror@plt+0xbe88>
  41346c:	mov	w19, w0
  413470:	mov	w0, #0x29                  	// #41
  413474:	bl	403800 <putchar@plt>
  413478:	cbz	w19, 4147a0 <ferror@plt+0x10f00>
  41347c:	adrp	x0, 467000 <_bfd_std_section+0x120>
  413480:	ldr	w0, [x0, #2788]
  413484:	cbz	w0, 414c00 <ferror@plt+0x11360>
  413488:	ldp	x19, x20, [sp, #80]
  41348c:	b	413220 <ferror@plt+0xf980>
  413490:	cmp	x26, #0x2
  413494:	b.eq	4135dc <ferror@plt+0xfd3c>  // b.none
  413498:	cmp	x26, #0x11
  41349c:	b.ne	414930 <ferror@plt+0x11090>  // b.any
  4134a0:	ldr	w0, [x24, #1520]
  4134a4:	cbz	w0, 414398 <ferror@plt+0x10af8>
  4134a8:	ldr	x1, [sp, #336]
  4134ac:	ldr	x0, [sp, #224]
  4134b0:	ldp	x19, x20, [sp, #80]
  4134b4:	str	x0, [x1, #24]
  4134b8:	b	413220 <ferror@plt+0xf980>
  4134bc:	mov	x0, #0x2132                	// #8498
  4134c0:	cmp	x26, x0
  4134c4:	b.eq	414710 <ferror@plt+0x10e70>  // b.none
  4134c8:	b.ls	4134ec <ferror@plt+0xfc4c>  // b.plast
  4134cc:	mov	x0, #0x2133                	// #8499
  4134d0:	cmp	x26, x0
  4134d4:	b.ne	4133f0 <ferror@plt+0xfb50>  // b.any
  4134d8:	ldr	x1, [sp, #336]
  4134dc:	ldr	x0, [sp, #224]
  4134e0:	ldp	x19, x20, [sp, #80]
  4134e4:	str	x0, [x1, #32]
  4134e8:	b	413220 <ferror@plt+0xf980>
  4134ec:	mov	x1, #0x2131                	// #8497
  4134f0:	cmp	x26, x1
  4134f4:	b.ne	41354c <ferror@plt+0xfcac>  // b.any
  4134f8:	ldr	w0, [x24, #1524]
  4134fc:	cbz	w0, 414390 <ferror@plt+0x10af0>
  413500:	cmp	x19, #0x7
  413504:	b.eq	415108 <ferror@plt+0x11868>  // b.none
  413508:	adrp	x1, 43f000 <warn@@Base+0x8468>
  41350c:	add	x1, x1, #0xbe0
  413510:	mov	w2, #0x5                   	// #5
  413514:	mov	x0, #0x0                   	// #0
  413518:	bl	403700 <dcgettext@plt>
  41351c:	mov	x20, x0
  413520:	mov	x0, x19
  413524:	bl	40dc30 <ferror@plt+0xa390>
  413528:	mov	x19, x0
  41352c:	mov	x0, x26
  413530:	bl	40db90 <ferror@plt+0xa2f0>
  413534:	mov	x2, x0
  413538:	mov	x1, x19
  41353c:	mov	x0, x20
  413540:	bl	436b98 <warn@@Base>
  413544:	ldp	x19, x20, [sp, #80]
  413548:	b	413220 <ferror@plt+0xf980>
  41354c:	cmp	x26, x0
  413550:	b.eq	4133fc <ferror@plt+0xfb5c>  // b.none
  413554:	mov	x0, #0x2114                	// #8468
  413558:	cmp	x26, x0
  41355c:	b.ls	4135d0 <ferror@plt+0xfd30>  // b.plast
  413560:	mov	x0, #0x2130                	// #8496
  413564:	cmp	x26, x0
  413568:	b.ne	4133fc <ferror@plt+0xfb5c>  // b.any
  41356c:	ldr	w0, [x24, #1524]
  413570:	cbz	w0, 412f00 <ferror@plt+0xf660>
  413574:	cmp	x19, #0xe
  413578:	b.eq	4151e8 <ferror@plt+0x11948>  // b.none
  41357c:	mov	x0, #0x1f02                	// #7938
  413580:	cmp	x19, x0
  413584:	b.eq	4151b4 <ferror@plt+0x11914>  // b.none
  413588:	cmp	x19, #0x8
  41358c:	b.eq	4151f4 <ferror@plt+0x11954>  // b.none
  413590:	adrp	x1, 43f000 <warn@@Base+0x8468>
  413594:	add	x1, x1, #0xbe0
  413598:	mov	w2, #0x5                   	// #5
  41359c:	mov	x0, #0x0                   	// #0
  4135a0:	bl	403700 <dcgettext@plt>
  4135a4:	mov	x23, x0
  4135a8:	mov	x0, x19
  4135ac:	bl	40dc30 <ferror@plt+0xa390>
  4135b0:	mov	x24, x0
  4135b4:	mov	x0, x26
  4135b8:	bl	40db90 <ferror@plt+0xa2f0>
  4135bc:	mov	x2, x0
  4135c0:	mov	x1, x24
  4135c4:	mov	x0, x23
  4135c8:	bl	436b98 <warn@@Base>
  4135cc:	b	412f00 <ferror@plt+0xf660>
  4135d0:	mov	x0, #0x2110                	// #8464
  4135d4:	cmp	x26, x0
  4135d8:	b.ls	412f00 <ferror@plt+0xf660>  // b.plast
  4135dc:	ldr	w0, [sp, #328]
  4135e0:	cmp	w0, #0x3
  4135e4:	b.gt	4135f4 <ferror@plt+0xfd54>
  4135e8:	sub	x0, x19, #0x6
  4135ec:	cmp	x0, #0x1
  4135f0:	b.ls	4135fc <ferror@plt+0xfd5c>  // b.plast
  4135f4:	cmp	x19, #0x17
  4135f8:	b.ne	412f00 <ferror@plt+0xf660>  // b.any
  4135fc:	ldr	x0, [sp, #336]
  413600:	ldp	w4, w1, [x0, #72]
  413604:	cmp	w1, #0x0
  413608:	ccmp	w1, w4, #0x0, ne  // ne = any
  41360c:	b.ls	414b88 <ferror@plt+0x112e8>  // b.plast
  413610:	ldr	x0, [x0, #64]
  413614:	ldr	x1, [sp, #360]
  413618:	cbz	x1, 413630 <ferror@plt+0xfd90>
  41361c:	ldr	x2, [sp, #360]
  413620:	ldr	x1, [sp, #224]
  413624:	ldr	x2, [x2, #48]
  413628:	add	x1, x1, x2
  41362c:	str	x1, [sp, #224]
  413630:	mov	w1, w4
  413634:	ldr	w2, [x24, #1516]
  413638:	mov	x3, #0x2137                	// #8503
  41363c:	cmp	x26, x3
  413640:	str	w2, [x0, x1, lsl #2]
  413644:	ldr	x0, [sp, #336]
  413648:	b.eq	414b48 <ferror@plt+0x112a8>  // b.none
  41364c:	ldr	x2, [sp, #336]
  413650:	ldr	w0, [x0, #72]
  413654:	ldr	w2, [x2, #80]
  413658:	cmp	w0, w2
  41365c:	b.hi	415018 <ferror@plt+0x11778>  // b.pmore
  413660:	ldr	x2, [sp, #336]
  413664:	add	w0, w0, #0x1
  413668:	ldr	x3, [sp, #224]
  41366c:	ldr	x2, [x2, #48]
  413670:	str	x3, [x2, x1, lsl #3]
  413674:	ldr	x1, [sp, #336]
  413678:	str	w0, [x1, #72]
  41367c:	b	412f00 <ferror@plt+0xf660>
  413680:	ldp	x19, x20, [sp, #80]
  413684:	b	413220 <ferror@plt+0xf980>
  413688:	add	x23, x28, #0x10
  41368c:	cbnz	w21, 41487c <ferror@plt+0x10fdc>
  413690:	add	x24, x28, #0x8
  413694:	cmp	x24, x22
  413698:	b.ls	414e70 <ferror@plt+0x115d0>  // b.plast
  41369c:	stp	xzr, xzr, [sp, #232]
  4136a0:	cmp	x22, x23
  4136a4:	b.cs	414e20 <ferror@plt+0x11580>  // b.hs, b.nlast
  4136a8:	mov	x4, #0x0                   	// #0
  4136ac:	mov	x3, #0x0                   	// #0
  4136b0:	stp	xzr, xzr, [sp, #248]
  4136b4:	adrp	x1, 46a000 <_bfd_std_section+0x3120>
  4136b8:	adrp	x0, 436000 <ferror@plt+0x32760>
  4136bc:	add	x0, x0, #0xdd8
  4136c0:	ldr	x2, [x1, #696]
  4136c4:	cmp	x2, x0
  4136c8:	ldp	x1, x2, [sp, #232]
  4136cc:	b.eq	414ea0 <ferror@plt+0x11600>  // b.none
  4136d0:	mov	x28, x23
  4136d4:	adrp	x0, 43f000 <warn@@Base+0x8468>
  4136d8:	mov	x25, #0x0                   	// #0
  4136dc:	add	x0, x0, #0x8e8
  4136e0:	bl	4037a0 <printf@plt>
  4136e4:	b	412ecc <ferror@plt+0xf62c>
  4136e8:	mov	x25, #0x0                   	// #0
  4136ec:	cbnz	w21, 413028 <ferror@plt+0xf788>
  4136f0:	mov	w2, #0x5                   	// #5
  4136f4:	adrp	x1, 43f000 <warn@@Base+0x8468>
  4136f8:	mov	x0, #0x0                   	// #0
  4136fc:	add	x1, x1, #0x930
  413700:	bl	403700 <dcgettext@plt>
  413704:	mov	x24, x0
  413708:	ldr	x1, [sp, #224]
  41370c:	adrp	x0, 43c000 <warn@@Base+0x5468>
  413710:	mov	w2, #0x0                   	// #0
  413714:	add	x0, x0, #0x550
  413718:	bl	40b9b8 <ferror@plt+0x8118>
  41371c:	mov	x1, x0
  413720:	ldr	x0, [sp, #224]
  413724:	str	x1, [sp, #192]
  413728:	bl	40d940 <ferror@plt+0xa0a0>
  41372c:	ldr	x2, [sp, #192]
  413730:	mov	x3, x0
  413734:	mov	w1, w23
  413738:	mov	x0, x24
  41373c:	bl	4037a0 <printf@plt>
  413740:	b	412ecc <ferror@plt+0xf62c>
  413744:	add	x25, x28, #0x1
  413748:	cmp	x25, x22
  41374c:	b.cs	4143a0 <ferror@plt+0x10b00>  // b.hs, b.nlast
  413750:	mov	w1, #0x1                   	// #1
  413754:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  413758:	mov	x0, x28
  41375c:	ldr	x2, [x2, #696]
  413760:	blr	x2
  413764:	str	x0, [sp, #224]
  413768:	cmp	x25, x22
  41376c:	b.cs	4143bc <ferror@plt+0x10b1c>  // b.hs, b.nlast
  413770:	ldr	x28, [sp, #224]
  413774:	sub	x24, x22, x25
  413778:	cmp	x28, x24
  41377c:	b.ls	4137a0 <ferror@plt+0xff00>  // b.plast
  413780:	mov	w2, #0x5                   	// #5
  413784:	adrp	x1, 43f000 <warn@@Base+0x8468>
  413788:	mov	x0, #0x0                   	// #0
  41378c:	add	x1, x1, #0x908
  413790:	bl	403700 <dcgettext@plt>
  413794:	mov	x1, x28
  413798:	mov	x28, x24
  41379c:	bl	436b98 <warn@@Base>
  4137a0:	str	x28, [sp, #224]
  4137a4:	cbz	w21, 4143e0 <ferror@plt+0x10b40>
  4137a8:	add	x28, x25, x28
  4137ac:	b	413028 <ferror@plt+0xf788>
  4137b0:	mov	x1, x22
  4137b4:	add	x4, sp, #0x100
  4137b8:	add	x3, sp, #0xf8
  4137bc:	mov	x0, x28
  4137c0:	mov	w2, #0x0                   	// #0
  4137c4:	bl	40f098 <ferror@plt+0xb7f8>
  4137c8:	ldr	w1, [sp, #256]
  4137cc:	ldr	w25, [sp, #248]
  4137d0:	str	x0, [sp, #224]
  4137d4:	add	x25, x28, x25
  4137d8:	tbnz	w1, #0, 414974 <ferror@plt+0x110d4>
  4137dc:	tbz	w1, #1, 413768 <ferror@plt+0xfec8>
  4137e0:	adrp	x1, 43e000 <warn@@Base+0x7468>
  4137e4:	add	x1, x1, #0xcb8
  4137e8:	mov	w2, #0x5                   	// #5
  4137ec:	mov	x0, #0x0                   	// #0
  4137f0:	bl	403700 <dcgettext@plt>
  4137f4:	bl	4365c0 <error@@Base>
  4137f8:	b	413768 <ferror@plt+0xfec8>
  4137fc:	add	x24, x28, #0x8
  413800:	cbnz	w21, 414288 <ferror@plt+0x109e8>
  413804:	cmp	x22, x24
  413808:	b.cs	414e84 <ferror@plt+0x115e4>  // b.hs, b.nlast
  41380c:	mov	x1, #0x0                   	// #0
  413810:	mov	x0, #0x0                   	// #0
  413814:	str	xzr, [sp, #224]
  413818:	str	xzr, [sp, #248]
  41381c:	add	x2, sp, #0x100
  413820:	bl	40efe8 <ferror@plt+0xb748>
  413824:	mov	x28, x24
  413828:	mov	x2, x0
  41382c:	mov	w1, w23
  413830:	adrp	x0, 43f000 <warn@@Base+0x8468>
  413834:	mov	x25, #0x0                   	// #0
  413838:	add	x0, x0, #0xa78
  41383c:	bl	4037a0 <printf@plt>
  413840:	b	412ecc <ferror@plt+0xf62c>
  413844:	add	x25, x28, #0x4
  413848:	cmp	x25, x22
  41384c:	b.cs	4143a0 <ferror@plt+0x10b00>  // b.hs, b.nlast
  413850:	mov	w1, #0x4                   	// #4
  413854:	b	413754 <ferror@plt+0xfeb4>
  413858:	add	x25, x28, #0x2
  41385c:	cmp	x25, x22
  413860:	b.cs	4143a0 <ferror@plt+0x10b00>  // b.hs, b.nlast
  413864:	mov	w1, #0x2                   	// #2
  413868:	b	413754 <ferror@plt+0xfeb4>
  41386c:	mov	x25, #0x0                   	// #0
  413870:	cbnz	w21, 413028 <ferror@plt+0xf788>
  413874:	mov	x1, x24
  413878:	mov	w2, #0x0                   	// #0
  41387c:	adrp	x0, 43c000 <warn@@Base+0x5468>
  413880:	add	x0, x0, #0x888
  413884:	bl	40b9b8 <ferror@plt+0x8118>
  413888:	mov	w1, w23
  41388c:	mov	x2, x0
  413890:	adrp	x0, 43f000 <warn@@Base+0x8468>
  413894:	add	x0, x0, #0x8b8
  413898:	bl	4037a0 <printf@plt>
  41389c:	b	412ecc <ferror@plt+0xf62c>
  4138a0:	mov	x25, #0x0                   	// #0
  4138a4:	cbnz	w21, 413028 <ferror@plt+0xf788>
  4138a8:	ldr	x3, [sp, #168]
  4138ac:	mov	w2, #0x0                   	// #0
  4138b0:	ldr	x1, [sp, #224]
  4138b4:	adrp	x0, 43c000 <warn@@Base+0x5468>
  4138b8:	add	x0, x0, #0x550
  4138bc:	add	x1, x3, x1
  4138c0:	bl	40b9b8 <ferror@plt+0x8118>
  4138c4:	mov	w1, w23
  4138c8:	mov	x2, x0
  4138cc:	adrp	x0, 43f000 <warn@@Base+0x8468>
  4138d0:	add	x0, x0, #0x8c0
  4138d4:	bl	4037a0 <printf@plt>
  4138d8:	b	412ecc <ferror@plt+0xf62c>
  4138dc:	mov	x25, #0x0                   	// #0
  4138e0:	cbnz	w21, 413028 <ferror@plt+0xf788>
  4138e4:	mov	w2, #0x5                   	// #5
  4138e8:	adrp	x1, 43f000 <warn@@Base+0x8468>
  4138ec:	mov	x0, #0x0                   	// #0
  4138f0:	add	x1, x1, #0x958
  4138f4:	bl	403700 <dcgettext@plt>
  4138f8:	mov	x24, x0
  4138fc:	ldr	x1, [sp, #224]
  413900:	mov	w2, #0x0                   	// #0
  413904:	adrp	x0, 43c000 <warn@@Base+0x5468>
  413908:	add	x0, x0, #0x550
  41390c:	bl	40b9b8 <ferror@plt+0x8118>
  413910:	mov	x1, x0
  413914:	ldr	x0, [sp, #224]
  413918:	str	x1, [sp, #192]
  41391c:	bl	40da20 <ferror@plt+0xa180>
  413920:	b	41372c <ferror@plt+0xfe8c>
  413924:	add	x24, x28, #0x8
  413928:	cbnz	w21, 413980 <ferror@plt+0x100e0>
  41392c:	cmp	x22, x24
  413930:	b.cs	414e38 <ferror@plt+0x11598>  // b.hs, b.nlast
  413934:	ldr	x1, [sp, #168]
  413938:	cmp	x19, #0x14
  41393c:	mov	x0, #0x0                   	// #0
  413940:	str	xzr, [sp, #224]
  413944:	csel	x1, x1, xzr, eq  // eq = none
  413948:	str	xzr, [sp, #248]
  41394c:	add	x2, sp, #0x100
  413950:	bl	40efe8 <ferror@plt+0xb748>
  413954:	mov	w1, w23
  413958:	mov	x2, x0
  41395c:	adrp	x0, 43f000 <warn@@Base+0x8468>
  413960:	add	x0, x0, #0x8e0
  413964:	bl	4037a0 <printf@plt>
  413968:	adrp	x0, 46a000 <_bfd_std_section+0x3120>
  41396c:	adrp	x1, 46a000 <_bfd_std_section+0x3120>
  413970:	ldr	w0, [x0, #612]
  413974:	ldr	w1, [x1, #648]
  413978:	orr	w0, w0, w1
  41397c:	cbz	w0, 4139b0 <ferror@plt+0x10110>
  413980:	adrp	x0, 467000 <_bfd_std_section+0x120>
  413984:	ldr	w0, [x0, #2784]
  413988:	cbnz	w0, 4139b0 <ferror@plt+0x10110>
  41398c:	cmp	x22, x24
  413990:	b.hi	414b28 <ferror@plt+0x11288>  // b.pmore
  413994:	cmp	x22, x28
  413998:	b.ls	4139ac <ferror@plt+0x1010c>  // b.plast
  41399c:	sub	x1, x22, x28
  4139a0:	sub	w0, w1, #0x1
  4139a4:	cmp	w0, #0x7
  4139a8:	b.ls	414b2c <ferror@plt+0x1128c>  // b.plast
  4139ac:	str	xzr, [sp, #224]
  4139b0:	mov	x28, x24
  4139b4:	b	412ec4 <ferror@plt+0xf624>
  4139b8:	sub	x24, x22, x28
  4139bc:	cbz	w21, 414958 <ferror@plt+0x110b8>
  4139c0:	mov	x0, x28
  4139c4:	mov	x1, x24
  4139c8:	bl	403020 <strnlen@plt>
  4139cc:	add	x0, x0, #0x1
  4139d0:	add	x28, x28, x0
  4139d4:	b	412ec4 <ferror@plt+0xf624>
  4139d8:	mov	w0, #0x9                   	// #9
  4139dc:	bl	403800 <putchar@plt>
  4139e0:	ldr	x0, [sp, #224]
  4139e4:	cmp	x0, #0x2
  4139e8:	b.eq	414d18 <ferror@plt+0x11478>  // b.none
  4139ec:	cmp	x0, #0x3
  4139f0:	b.eq	414d04 <ferror@plt+0x11464>  // b.none
  4139f4:	cmp	x0, #0x1
  4139f8:	b.eq	414d2c <ferror@plt+0x1148c>  // b.none
  4139fc:	adrp	x1, 440000 <warn@@Base+0x9468>
  413a00:	add	x1, x1, #0xe8
  413a04:	mov	w2, #0x5                   	// #5
  413a08:	mov	x0, #0x0                   	// #0
  413a0c:	bl	403700 <dcgettext@plt>
  413a10:	bl	4037a0 <printf@plt>
  413a14:	ldp	x19, x20, [sp, #80]
  413a18:	b	413220 <ferror@plt+0xf980>
  413a1c:	mov	w0, #0x9                   	// #9
  413a20:	bl	403800 <putchar@plt>
  413a24:	ldr	x2, [sp, #224]
  413a28:	cmp	x2, #0x3
  413a2c:	b.eq	415034 <ferror@plt+0x11794>  // b.none
  413a30:	b.hi	4145d4 <ferror@plt+0x10d34>  // b.pmore
  413a34:	cmp	x2, #0x1
  413a38:	b.eq	415074 <ferror@plt+0x117d4>  // b.none
  413a3c:	cmp	x2, #0x2
  413a40:	b.ne	415054 <ferror@plt+0x117b4>  // b.any
  413a44:	adrp	x1, 440000 <warn@@Base+0x9468>
  413a48:	add	x1, x1, #0x308
  413a4c:	mov	w2, #0x5                   	// #5
  413a50:	mov	x0, #0x0                   	// #0
  413a54:	bl	403700 <dcgettext@plt>
  413a58:	bl	4037a0 <printf@plt>
  413a5c:	ldp	x19, x20, [sp, #80]
  413a60:	b	413220 <ferror@plt+0xf980>
  413a64:	ldr	w0, [sp, #180]
  413a68:	cmp	w0, #0xff
  413a6c:	b.hi	414948 <ferror@plt+0x110a8>  // b.pmore
  413a70:	ldr	x0, [sp, #184]
  413a74:	ldr	x1, [sp, #224]
  413a78:	sub	x0, x22, x0
  413a7c:	cmp	x0, x1
  413a80:	b.hi	4150c0 <ferror@plt+0x11820>  // b.pmore
  413a84:	ldp	x19, x20, [sp, #80]
  413a88:	b	413220 <ferror@plt+0xf980>
  413a8c:	mov	w0, #0x9                   	// #9
  413a90:	bl	403800 <putchar@plt>
  413a94:	ldr	x0, [sp, #224]
  413a98:	cmp	x0, #0x2
  413a9c:	b.eq	414fb4 <ferror@plt+0x11714>  // b.none
  413aa0:	b.hi	41454c <ferror@plt+0x10cac>  // b.pmore
  413aa4:	cbz	x0, 414f64 <ferror@plt+0x116c4>
  413aa8:	adrp	x0, 440000 <warn@@Base+0x9468>
  413aac:	add	x0, x0, #0x1f0
  413ab0:	bl	4037a0 <printf@plt>
  413ab4:	ldp	x19, x20, [sp, #80]
  413ab8:	b	413220 <ferror@plt+0xf980>
  413abc:	mov	w0, #0x9                   	// #9
  413ac0:	bl	403800 <putchar@plt>
  413ac4:	ldr	x0, [sp, #224]
  413ac8:	cmp	x0, #0x1
  413acc:	b.eq	414e00 <ferror@plt+0x11560>  // b.none
  413ad0:	cmp	x0, #0x2
  413ad4:	b.eq	414de0 <ferror@plt+0x11540>  // b.none
  413ad8:	cbz	x0, 414c70 <ferror@plt+0x113d0>
  413adc:	adrp	x1, 440000 <warn@@Base+0x9468>
  413ae0:	add	x1, x1, #0x368
  413ae4:	mov	w2, #0x5                   	// #5
  413ae8:	mov	x0, #0x0                   	// #0
  413aec:	bl	403700 <dcgettext@plt>
  413af0:	bl	4037a0 <printf@plt>
  413af4:	ldp	x19, x20, [sp, #80]
  413af8:	b	413220 <ferror@plt+0xf980>
  413afc:	mov	w0, #0x9                   	// #9
  413b00:	bl	403800 <putchar@plt>
  413b04:	ldr	x0, [sp, #224]
  413b08:	cmp	x0, #0x2
  413b0c:	b.eq	414c34 <ferror@plt+0x11394>  // b.none
  413b10:	cmp	x0, #0x3
  413b14:	b.eq	414c20 <ferror@plt+0x11380>  // b.none
  413b18:	cmp	x0, #0x1
  413b1c:	b.eq	414c48 <ferror@plt+0x113a8>  // b.none
  413b20:	adrp	x1, 440000 <warn@@Base+0x9468>
  413b24:	add	x1, x1, #0x128
  413b28:	mov	w2, #0x5                   	// #5
  413b2c:	mov	x0, #0x0                   	// #0
  413b30:	bl	403700 <dcgettext@plt>
  413b34:	bl	4037a0 <printf@plt>
  413b38:	ldp	x19, x20, [sp, #80]
  413b3c:	b	413220 <ferror@plt+0xf980>
  413b40:	cmp	x19, #0x18
  413b44:	b.eq	414f78 <ferror@plt+0x116d8>  // b.none
  413b48:	ldp	x19, x20, [sp, #80]
  413b4c:	b	413220 <ferror@plt+0xf980>
  413b50:	mov	w0, #0x9                   	// #9
  413b54:	bl	403800 <putchar@plt>
  413b58:	ldr	x0, [sp, #224]
  413b5c:	cmp	x0, #0x1
  413b60:	b.eq	414c5c <ferror@plt+0x113bc>  // b.none
  413b64:	b.hi	414568 <ferror@plt+0x10cc8>  // b.pmore
  413b68:	adrp	x0, 440000 <warn@@Base+0x9468>
  413b6c:	add	x0, x0, #0x2e8
  413b70:	bl	4037a0 <printf@plt>
  413b74:	ldp	x19, x20, [sp, #80]
  413b78:	b	413220 <ferror@plt+0xf980>
  413b7c:	mov	w0, #0x9                   	// #9
  413b80:	bl	403800 <putchar@plt>
  413b84:	ldr	x0, [sp, #224]
  413b88:	cmp	x0, #0x1
  413b8c:	b.eq	414cf0 <ferror@plt+0x11450>  // b.none
  413b90:	cmp	x0, #0x2
  413b94:	b.eq	414cdc <ferror@plt+0x1143c>  // b.none
  413b98:	cbz	x0, 414cc8 <ferror@plt+0x11428>
  413b9c:	sub	x0, x0, #0x40
  413ba0:	cmp	x0, #0xbf
  413ba4:	b.hi	415158 <ferror@plt+0x118b8>  // b.pmore
  413ba8:	adrp	x1, 440000 <warn@@Base+0x9468>
  413bac:	add	x1, x1, #0x168
  413bb0:	mov	w2, #0x5                   	// #5
  413bb4:	mov	x0, #0x0                   	// #0
  413bb8:	bl	403700 <dcgettext@plt>
  413bbc:	bl	4037a0 <printf@plt>
  413bc0:	ldp	x19, x20, [sp, #80]
  413bc4:	b	413220 <ferror@plt+0xf980>
  413bc8:	adrp	x0, 467000 <_bfd_std_section+0x120>
  413bcc:	mov	w1, #0x1                   	// #1
  413bd0:	str	w1, [x0, #2788]
  413bd4:	b	413410 <ferror@plt+0xfb70>
  413bd8:	mov	w0, #0x9                   	// #9
  413bdc:	bl	403800 <putchar@plt>
  413be0:	ldr	x0, [sp, #224]
  413be4:	cmp	x0, #0x86
  413be8:	b.ls	414ff8 <ferror@plt+0x11758>  // b.plast
  413bec:	sub	x0, x0, #0x80
  413bf0:	cmp	x0, #0x7f
  413bf4:	b.hi	41565c <ferror@plt+0x11dbc>  // b.pmore
  413bf8:	adrp	x1, 440000 <warn@@Base+0x9468>
  413bfc:	add	x1, x1, #0x90
  413c00:	mov	w2, #0x5                   	// #5
  413c04:	mov	x0, #0x0                   	// #0
  413c08:	bl	403700 <dcgettext@plt>
  413c0c:	bl	4037a0 <printf@plt>
  413c10:	ldp	x19, x20, [sp, #80]
  413c14:	b	413220 <ferror@plt+0xf980>
  413c18:	mov	w0, #0x9                   	// #9
  413c1c:	bl	403800 <putchar@plt>
  413c20:	ldr	x20, [sp, #224]
  413c24:	cbz	x20, 414fc8 <ferror@plt+0x11728>
  413c28:	cmp	x19, #0x4
  413c2c:	b.hi	4147a8 <ferror@plt+0x10f08>  // b.pmore
  413c30:	cmp	x19, #0x2
  413c34:	b.hi	4147b4 <ferror@plt+0x10f14>  // b.pmore
  413c38:	adrp	x0, 440000 <warn@@Base+0x9468>
  413c3c:	add	x0, x0, #0x3b0
  413c40:	bl	403450 <puts@plt>
  413c44:	adrp	x1, 440000 <warn@@Base+0x9468>
  413c48:	add	x1, x1, #0x3c0
  413c4c:	mov	w2, #0x5                   	// #5
  413c50:	mov	x0, #0x0                   	// #0
  413c54:	bl	403700 <dcgettext@plt>
  413c58:	bl	436b98 <warn@@Base>
  413c5c:	ldp	x19, x20, [sp, #80]
  413c60:	b	413220 <ferror@plt+0xf980>
  413c64:	mov	w0, #0x9                   	// #9
  413c68:	bl	403800 <putchar@plt>
  413c6c:	ldr	x0, [sp, #224]
  413c70:	cmp	x0, #0x4
  413c74:	b.eq	4151a0 <ferror@plt+0x11900>  // b.none
  413c78:	b.hi	414688 <ferror@plt+0x10de8>  // b.pmore
  413c7c:	cmp	x0, #0x2
  413c80:	b.eq	41518c <ferror@plt+0x118ec>  // b.none
  413c84:	cmp	x0, #0x3
  413c88:	b.ne	41462c <ferror@plt+0x10d8c>  // b.any
  413c8c:	adrp	x0, 440000 <warn@@Base+0x9468>
  413c90:	add	x0, x0, #0x258
  413c94:	bl	4037a0 <printf@plt>
  413c98:	ldp	x19, x20, [sp, #80]
  413c9c:	b	413220 <ferror@plt+0xf980>
  413ca0:	mov	w0, #0x9                   	// #9
  413ca4:	bl	403800 <putchar@plt>
  413ca8:	ldr	x0, [sp, #224]
  413cac:	cmp	x0, #0x2
  413cb0:	b.eq	414f44 <ferror@plt+0x116a4>  // b.none
  413cb4:	b.hi	4146cc <ferror@plt+0x10e2c>  // b.pmore
  413cb8:	cbz	x0, 414f24 <ferror@plt+0x11684>
  413cbc:	adrp	x1, 43f000 <warn@@Base+0x8468>
  413cc0:	add	x1, x1, #0xc18
  413cc4:	mov	w2, #0x5                   	// #5
  413cc8:	mov	x0, #0x0                   	// #0
  413ccc:	bl	403700 <dcgettext@plt>
  413cd0:	bl	4037a0 <printf@plt>
  413cd4:	ldp	x19, x20, [sp, #80]
  413cd8:	b	413220 <ferror@plt+0xf980>
  413cdc:	cmp	x19, #0x20
  413ce0:	mov	x0, #0x1f20                	// #7968
  413ce4:	ccmp	x19, x0, #0x4, ne  // ne = any
  413ce8:	b.eq	414950 <ferror@plt+0x110b0>  // b.none
  413cec:	sub	x0, x19, #0x11
  413cf0:	cmp	x0, #0x2
  413cf4:	ccmp	x19, #0x15, #0x4, hi  // hi = pmore
  413cf8:	ldr	x0, [sp, #224]
  413cfc:	b.ne	413d0c <ferror@plt+0x1046c>  // b.any
  413d00:	ldr	x1, [sp, #168]
  413d04:	add	x0, x0, x1
  413d08:	str	x0, [sp, #224]
  413d0c:	ldr	x1, [sp, #352]
  413d10:	ldr	x1, [x1, #48]
  413d14:	cmp	x1, x0
  413d18:	b.hi	414d40 <ferror@plt+0x114a0>  // b.pmore
  413d1c:	mov	w2, #0x5                   	// #5
  413d20:	adrp	x1, 440000 <warn@@Base+0x9468>
  413d24:	mov	x0, #0x0                   	// #0
  413d28:	add	x1, x1, #0x510
  413d2c:	bl	403700 <dcgettext@plt>
  413d30:	mov	x19, x0
  413d34:	ldr	x1, [sp, #224]
  413d38:	mov	w2, #0x0                   	// #0
  413d3c:	adrp	x0, 43c000 <warn@@Base+0x5468>
  413d40:	add	x0, x0, #0x550
  413d44:	bl	40b9b8 <ferror@plt+0x8118>
  413d48:	mov	x1, x0
  413d4c:	ldr	x0, [sp, #352]
  413d50:	ldr	x2, [x0, #32]
  413d54:	mov	x0, x19
  413d58:	sub	x2, x27, x2
  413d5c:	bl	436b98 <warn@@Base>
  413d60:	ldp	x19, x20, [sp, #80]
  413d64:	b	413220 <ferror@plt+0xf980>
  413d68:	mov	w0, #0x9                   	// #9
  413d6c:	bl	403800 <putchar@plt>
  413d70:	ldr	x0, [sp, #224]
  413d74:	cmp	x0, #0x1
  413d78:	b.eq	414cb4 <ferror@plt+0x11414>  // b.none
  413d7c:	cmp	x0, #0x2
  413d80:	b.eq	414ca0 <ferror@plt+0x11400>  // b.none
  413d84:	cbz	x0, 414c8c <ferror@plt+0x113ec>
  413d88:	adrp	x1, 440000 <warn@@Base+0x9468>
  413d8c:	add	x1, x1, #0x1c0
  413d90:	mov	w2, #0x5                   	// #5
  413d94:	mov	x0, #0x0                   	// #0
  413d98:	bl	403700 <dcgettext@plt>
  413d9c:	bl	4037a0 <printf@plt>
  413da0:	ldp	x19, x20, [sp, #80]
  413da4:	b	413220 <ferror@plt+0xf980>
  413da8:	mov	w0, #0x9                   	// #9
  413dac:	bl	403800 <putchar@plt>
  413db0:	ldr	x0, [sp, #224]
  413db4:	cmp	x0, #0x24
  413db8:	b.hi	414600 <ferror@plt+0x10d60>  // b.pmore
  413dbc:	cbz	x0, 4156e0 <ferror@plt+0x11e40>
  413dc0:	sub	x0, x0, #0x2
  413dc4:	cmp	x0, #0x22
  413dc8:	b.hi	415634 <ferror@plt+0x11d94>  // b.pmore
  413dcc:	cmp	w0, #0x22
  413dd0:	b.hi	415634 <ferror@plt+0x11d94>  // b.pmore
  413dd4:	adrp	x1, 445000 <warn@@Base+0xe468>
  413dd8:	add	x1, x1, #0x7b0
  413ddc:	ldrh	w0, [x1, w0, uxtw #1]
  413de0:	adr	x1, 413dec <ferror@plt+0x1054c>
  413de4:	add	x0, x1, w0, sxth #2
  413de8:	br	x0
  413dec:	adrp	x0, 43f000 <warn@@Base+0x8468>
  413df0:	add	x0, x0, #0xe40
  413df4:	bl	4037a0 <printf@plt>
  413df8:	ldp	x19, x20, [sp, #80]
  413dfc:	b	413220 <ferror@plt+0xf980>
  413e00:	adrp	x0, 43f000 <warn@@Base+0x8468>
  413e04:	add	x0, x0, #0xe38
  413e08:	bl	4037a0 <printf@plt>
  413e0c:	ldp	x19, x20, [sp, #80]
  413e10:	b	413220 <ferror@plt+0xf980>
  413e14:	adrp	x0, 43f000 <warn@@Base+0x8468>
  413e18:	add	x0, x0, #0xe30
  413e1c:	bl	4037a0 <printf@plt>
  413e20:	ldp	x19, x20, [sp, #80]
  413e24:	b	413220 <ferror@plt+0xf980>
  413e28:	adrp	x0, 43f000 <warn@@Base+0x8468>
  413e2c:	add	x0, x0, #0xe28
  413e30:	bl	4037a0 <printf@plt>
  413e34:	ldp	x19, x20, [sp, #80]
  413e38:	b	413220 <ferror@plt+0xf980>
  413e3c:	adrp	x0, 43f000 <warn@@Base+0x8468>
  413e40:	add	x0, x0, #0xe20
  413e44:	bl	4037a0 <printf@plt>
  413e48:	ldp	x19, x20, [sp, #80]
  413e4c:	b	413220 <ferror@plt+0xf980>
  413e50:	adrp	x0, 43f000 <warn@@Base+0x8468>
  413e54:	add	x0, x0, #0xe18
  413e58:	bl	4037a0 <printf@plt>
  413e5c:	ldp	x19, x20, [sp, #80]
  413e60:	b	413220 <ferror@plt+0xf980>
  413e64:	adrp	x0, 43f000 <warn@@Base+0x8468>
  413e68:	add	x0, x0, #0xe10
  413e6c:	bl	4037a0 <printf@plt>
  413e70:	ldp	x19, x20, [sp, #80]
  413e74:	b	413220 <ferror@plt+0xf980>
  413e78:	adrp	x0, 43f000 <warn@@Base+0x8468>
  413e7c:	add	x0, x0, #0xe08
  413e80:	bl	4037a0 <printf@plt>
  413e84:	ldp	x19, x20, [sp, #80]
  413e88:	b	413220 <ferror@plt+0xf980>
  413e8c:	adrp	x0, 43f000 <warn@@Base+0x8468>
  413e90:	add	x0, x0, #0xe00
  413e94:	bl	4037a0 <printf@plt>
  413e98:	ldp	x19, x20, [sp, #80]
  413e9c:	b	413220 <ferror@plt+0xf980>
  413ea0:	adrp	x0, 43f000 <warn@@Base+0x8468>
  413ea4:	add	x0, x0, #0xdf8
  413ea8:	bl	4037a0 <printf@plt>
  413eac:	ldp	x19, x20, [sp, #80]
  413eb0:	b	413220 <ferror@plt+0xf980>
  413eb4:	adrp	x0, 43f000 <warn@@Base+0x8468>
  413eb8:	add	x0, x0, #0xde8
  413ebc:	bl	4037a0 <printf@plt>
  413ec0:	ldp	x19, x20, [sp, #80]
  413ec4:	b	413220 <ferror@plt+0xf980>
  413ec8:	adrp	x0, 43f000 <warn@@Base+0x8468>
  413ecc:	add	x0, x0, #0xdd8
  413ed0:	bl	4037a0 <printf@plt>
  413ed4:	ldp	x19, x20, [sp, #80]
  413ed8:	b	413220 <ferror@plt+0xf980>
  413edc:	adrp	x0, 43f000 <warn@@Base+0x8468>
  413ee0:	add	x0, x0, #0xdd0
  413ee4:	bl	4037a0 <printf@plt>
  413ee8:	ldp	x19, x20, [sp, #80]
  413eec:	b	413220 <ferror@plt+0xf980>
  413ef0:	adrp	x0, 43f000 <warn@@Base+0x8468>
  413ef4:	add	x0, x0, #0xdc0
  413ef8:	bl	4037a0 <printf@plt>
  413efc:	ldp	x19, x20, [sp, #80]
  413f00:	b	413220 <ferror@plt+0xf980>
  413f04:	adrp	x0, 43f000 <warn@@Base+0x8468>
  413f08:	add	x0, x0, #0xdb0
  413f0c:	bl	4037a0 <printf@plt>
  413f10:	ldp	x19, x20, [sp, #80]
  413f14:	b	413220 <ferror@plt+0xf980>
  413f18:	adrp	x0, 43f000 <warn@@Base+0x8468>
  413f1c:	add	x0, x0, #0xda8
  413f20:	bl	4037a0 <printf@plt>
  413f24:	ldp	x19, x20, [sp, #80]
  413f28:	b	413220 <ferror@plt+0xf980>
  413f2c:	adrp	x0, 43f000 <warn@@Base+0x8468>
  413f30:	add	x0, x0, #0xd90
  413f34:	bl	4037a0 <printf@plt>
  413f38:	ldp	x19, x20, [sp, #80]
  413f3c:	b	413220 <ferror@plt+0xf980>
  413f40:	adrp	x0, 43f000 <warn@@Base+0x8468>
  413f44:	add	x0, x0, #0xd80
  413f48:	bl	4037a0 <printf@plt>
  413f4c:	ldp	x19, x20, [sp, #80]
  413f50:	b	413220 <ferror@plt+0xf980>
  413f54:	adrp	x0, 43f000 <warn@@Base+0x8468>
  413f58:	add	x0, x0, #0xd70
  413f5c:	bl	4037a0 <printf@plt>
  413f60:	ldp	x19, x20, [sp, #80]
  413f64:	b	413220 <ferror@plt+0xf980>
  413f68:	adrp	x0, 43f000 <warn@@Base+0x8468>
  413f6c:	add	x0, x0, #0xd68
  413f70:	bl	4037a0 <printf@plt>
  413f74:	ldp	x19, x20, [sp, #80]
  413f78:	b	413220 <ferror@plt+0xf980>
  413f7c:	adrp	x0, 43f000 <warn@@Base+0x8468>
  413f80:	add	x0, x0, #0xd58
  413f84:	bl	4037a0 <printf@plt>
  413f88:	ldp	x19, x20, [sp, #80]
  413f8c:	b	413220 <ferror@plt+0xf980>
  413f90:	adrp	x0, 43f000 <warn@@Base+0x8468>
  413f94:	add	x0, x0, #0xd48
  413f98:	bl	4037a0 <printf@plt>
  413f9c:	ldp	x19, x20, [sp, #80]
  413fa0:	b	413220 <ferror@plt+0xf980>
  413fa4:	adrp	x0, 43f000 <warn@@Base+0x8468>
  413fa8:	add	x0, x0, #0xd38
  413fac:	bl	4037a0 <printf@plt>
  413fb0:	ldp	x19, x20, [sp, #80]
  413fb4:	b	413220 <ferror@plt+0xf980>
  413fb8:	adrp	x0, 43f000 <warn@@Base+0x8468>
  413fbc:	add	x0, x0, #0xd30
  413fc0:	bl	4037a0 <printf@plt>
  413fc4:	ldp	x19, x20, [sp, #80]
  413fc8:	b	413220 <ferror@plt+0xf980>
  413fcc:	adrp	x0, 43f000 <warn@@Base+0x8468>
  413fd0:	add	x0, x0, #0xd20
  413fd4:	bl	4037a0 <printf@plt>
  413fd8:	ldp	x19, x20, [sp, #80]
  413fdc:	b	413220 <ferror@plt+0xf980>
  413fe0:	adrp	x0, 43f000 <warn@@Base+0x8468>
  413fe4:	add	x0, x0, #0xd10
  413fe8:	bl	4037a0 <printf@plt>
  413fec:	ldp	x19, x20, [sp, #80]
  413ff0:	b	413220 <ferror@plt+0xf980>
  413ff4:	adrp	x0, 43f000 <warn@@Base+0x8468>
  413ff8:	add	x0, x0, #0xd00
  413ffc:	bl	4037a0 <printf@plt>
  414000:	ldp	x19, x20, [sp, #80]
  414004:	b	413220 <ferror@plt+0xf980>
  414008:	adrp	x0, 43f000 <warn@@Base+0x8468>
  41400c:	add	x0, x0, #0xcf0
  414010:	bl	4037a0 <printf@plt>
  414014:	ldp	x19, x20, [sp, #80]
  414018:	b	413220 <ferror@plt+0xf980>
  41401c:	adrp	x0, 43f000 <warn@@Base+0x8468>
  414020:	add	x0, x0, #0xce0
  414024:	bl	4037a0 <printf@plt>
  414028:	ldp	x19, x20, [sp, #80]
  41402c:	b	413220 <ferror@plt+0xf980>
  414030:	adrp	x0, 43f000 <warn@@Base+0x8468>
  414034:	add	x0, x0, #0xcd0
  414038:	bl	4037a0 <printf@plt>
  41403c:	ldp	x19, x20, [sp, #80]
  414040:	b	413220 <ferror@plt+0xf980>
  414044:	adrp	x0, 43f000 <warn@@Base+0x8468>
  414048:	add	x0, x0, #0xcc8
  41404c:	bl	4037a0 <printf@plt>
  414050:	ldp	x19, x20, [sp, #80]
  414054:	b	413220 <ferror@plt+0xf980>
  414058:	adrp	x0, 43f000 <warn@@Base+0x8468>
  41405c:	add	x0, x0, #0xcc0
  414060:	bl	4037a0 <printf@plt>
  414064:	ldp	x19, x20, [sp, #80]
  414068:	b	413220 <ferror@plt+0xf980>
  41406c:	adrp	x0, 43f000 <warn@@Base+0x8468>
  414070:	add	x0, x0, #0xcb0
  414074:	bl	4037a0 <printf@plt>
  414078:	ldp	x19, x20, [sp, #80]
  41407c:	b	413220 <ferror@plt+0xf980>
  414080:	adrp	x0, 43f000 <warn@@Base+0x8468>
  414084:	add	x0, x0, #0xe50
  414088:	bl	4037a0 <printf@plt>
  41408c:	ldp	x19, x20, [sp, #80]
  414090:	b	413220 <ferror@plt+0xf980>
  414094:	adrp	x0, 43f000 <warn@@Base+0x8468>
  414098:	add	x0, x0, #0xe60
  41409c:	bl	4037a0 <printf@plt>
  4140a0:	ldp	x19, x20, [sp, #80]
  4140a4:	b	413220 <ferror@plt+0xf980>
  4140a8:	mov	x0, #0x1                   	// #1
  4140ac:	mov	x28, x4
  4140b0:	str	x0, [sp, #224]
  4140b4:	b	412fd4 <ferror@plt+0xf734>
  4140b8:	add	x28, x27, #0x2
  4140bc:	cmp	x28, x22
  4140c0:	b.cs	412f7c <ferror@plt+0xf6dc>  // b.hs, b.nlast
  4140c4:	mov	w1, #0x2                   	// #2
  4140c8:	b	412e88 <ferror@plt+0xf5e8>
  4140cc:	cmp	x1, #0x21
  4140d0:	b.ls	41314c <ferror@plt+0xf8ac>  // b.plast
  4140d4:	b	413000 <ferror@plt+0xf760>
  4140d8:	mov	x1, x5
  4140dc:	add	x4, sp, #0x100
  4140e0:	add	x3, sp, #0xf8
  4140e4:	mov	x0, x27
  4140e8:	mov	w2, #0x0                   	// #0
  4140ec:	bl	40f098 <ferror@plt+0xb7f8>
  4140f0:	ldr	w1, [sp, #256]
  4140f4:	mov	x19, x0
  4140f8:	ldr	w25, [sp, #248]
  4140fc:	add	x25, x27, x25
  414100:	tbnz	w1, #0, 4145b8 <ferror@plt+0x10d18>
  414104:	tbnz	w1, #1, 414294 <ferror@plt+0x109f4>
  414108:	cbz	w21, 4146ac <ferror@plt+0x10e0c>
  41410c:	cmp	x19, #0x21
  414110:	b.eq	4148e4 <ferror@plt+0x11044>  // b.none
  414114:	ldr	x0, [sp, #320]
  414118:	str	x0, [sp]
  41411c:	ldr	w0, [sp, #328]
  414120:	mov	x7, x20
  414124:	str	w0, [sp, #8]
  414128:	mov	x1, x19
  41412c:	ldr	x0, [sp, #336]
  414130:	str	x0, [sp, #16]
  414134:	ldr	x0, [sp, #352]
  414138:	str	x0, [sp, #32]
  41413c:	ldr	x6, [sp, #168]
  414140:	str	w21, [sp, #24]
  414144:	ldr	x3, [sp, #184]
  414148:	strb	w23, [sp, #48]
  41414c:	ldr	x0, [sp, #360]
  414150:	str	x0, [sp, #40]
  414154:	ldr	w0, [sp, #180]
  414158:	mov	x5, x22
  41415c:	str	w0, [sp, #56]
  414160:	mov	x4, x25
  414164:	mov	x2, x24
  414168:	mov	x0, x26
  41416c:	bl	412da8 <ferror@plt+0xf508>
  414170:	mov	x28, x0
  414174:	ldp	x19, x20, [sp, #80]
  414178:	b	413220 <ferror@plt+0xf980>
  41417c:	ldr	w0, [sp, #328]
  414180:	cmp	w0, #0x2
  414184:	b.eq	4144fc <ferror@plt+0x10c5c>  // b.none
  414188:	ldr	w0, [sp, #328]
  41418c:	sub	w0, w0, #0x3
  414190:	cmp	w0, #0x1
  414194:	b.hi	414780 <ferror@plt+0x10ee0>  // b.pmore
  414198:	ldr	x0, [sp, #320]
  41419c:	ldr	w1, [sp, #320]
  4141a0:	cmp	x0, #0x8
  4141a4:	add	x28, x4, x0
  4141a8:	b.hi	414ae8 <ferror@plt+0x11248>  // b.pmore
  4141ac:	cmp	x22, x28
  4141b0:	b.hi	4141c0 <ferror@plt+0x10920>  // b.pmore
  4141b4:	cmp	x27, x22
  4141b8:	b.cs	4144f4 <ferror@plt+0x10c54>  // b.hs, b.nlast
  4141bc:	sub	w1, w22, w27
  4141c0:	sub	w0, w1, #0x1
  4141c4:	cmp	w0, #0x7
  4141c8:	b.hi	4144f4 <ferror@plt+0x10c54>  // b.pmore
  4141cc:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  4141d0:	mov	x0, x27
  4141d4:	ldr	x2, [x2, #696]
  4141d8:	blr	x2
  4141dc:	str	x0, [sp, #224]
  4141e0:	mov	x25, #0x0                   	// #0
  4141e4:	cbnz	w21, 413028 <ferror@plt+0xf788>
  4141e8:	ldr	x1, [sp, #224]
  4141ec:	mov	w2, #0x0                   	// #0
  4141f0:	adrp	x0, 43c000 <warn@@Base+0x5468>
  4141f4:	add	x0, x0, #0x550
  4141f8:	bl	40b9b8 <ferror@plt+0x8118>
  4141fc:	mov	x2, x0
  414200:	mov	w1, w23
  414204:	adrp	x0, 43f000 <warn@@Base+0x8468>
  414208:	add	x0, x0, #0x8c0
  41420c:	bl	4037a0 <printf@plt>
  414210:	b	412ecc <ferror@plt+0xf62c>
  414214:	mov	w1, #0x4                   	// #4
  414218:	b	412e88 <ferror@plt+0xf5e8>
  41421c:	adrp	x1, 43e000 <warn@@Base+0x7468>
  414220:	add	x1, x1, #0xca0
  414224:	mov	w2, #0x5                   	// #5
  414228:	mov	x0, #0x0                   	// #0
  41422c:	bl	403700 <dcgettext@plt>
  414230:	bl	4365c0 <error@@Base>
  414234:	b	412e9c <ferror@plt+0xf5fc>
  414238:	mov	x3, x7
  41423c:	mov	w4, #0x5                   	// #5
  414240:	adrp	x2, 43d000 <warn@@Base+0x6468>
  414244:	adrp	x1, 43d000 <warn@@Base+0x6468>
  414248:	add	x2, x2, #0x430
  41424c:	add	x1, x1, #0x480
  414250:	mov	x0, #0x0                   	// #0
  414254:	bl	4035d0 <dcngettext@plt>
  414258:	mov	w1, w20
  41425c:	mov	w2, #0x8                   	// #8
  414260:	bl	4365c0 <error@@Base>
  414264:	add	x0, x27, #0x8
  414268:	mov	w1, #0x8                   	// #8
  41426c:	cmp	x22, x0
  414270:	b.hi	4131b8 <ferror@plt+0xf918>  // b.pmore
  414274:	b	4131a0 <ferror@plt+0xf900>
  414278:	sub	x0, x19, #0x6
  41427c:	cmp	x0, #0x1
  414280:	b.hi	41341c <ferror@plt+0xfb7c>  // b.pmore
  414284:	b	413424 <ferror@plt+0xfb84>
  414288:	mov	x28, x24
  41428c:	mov	x25, #0x0                   	// #0
  414290:	b	413028 <ferror@plt+0xf788>
  414294:	adrp	x1, 43e000 <warn@@Base+0x7468>
  414298:	add	x1, x1, #0xcb8
  41429c:	mov	w2, #0x5                   	// #5
  4142a0:	mov	x0, #0x0                   	// #0
  4142a4:	bl	403700 <dcgettext@plt>
  4142a8:	bl	4365c0 <error@@Base>
  4142ac:	b	414108 <ferror@plt+0x10868>
  4142b0:	adrp	x1, 43e000 <warn@@Base+0x7468>
  4142b4:	add	x1, x1, #0xcb8
  4142b8:	mov	w2, #0x5                   	// #5
  4142bc:	mov	x0, #0x0                   	// #0
  4142c0:	bl	403700 <dcgettext@plt>
  4142c4:	bl	4365c0 <error@@Base>
  4142c8:	str	x24, [sp, #224]
  4142cc:	b	412fd4 <ferror@plt+0xf734>
  4142d0:	mov	w2, #0x5                   	// #5
  4142d4:	adrp	x1, 43f000 <warn@@Base+0x8468>
  4142d8:	mov	x0, #0x0                   	// #0
  4142dc:	add	x1, x1, #0x9b0
  4142e0:	bl	403700 <dcgettext@plt>
  4142e4:	adrp	x24, 43c000 <warn@@Base+0x5468>
  4142e8:	ldr	x1, [sp, #224]
  4142ec:	add	x24, x24, #0x550
  4142f0:	mov	w2, #0x0                   	// #0
  4142f4:	str	x0, [sp, #192]
  4142f8:	mov	x0, x24
  4142fc:	bl	40b9b8 <ferror@plt+0x8118>
  414300:	str	x0, [sp, #200]
  414304:	adrp	x1, 46a000 <_bfd_std_section+0x3120>
  414308:	ldr	w0, [x1, #620]
  41430c:	cbz	w0, 415094 <ferror@plt+0x117f4>
  414310:	adrp	x0, 467000 <_bfd_std_section+0x120>
  414314:	ldr	x25, [x0, #2440]
  414318:	cbz	x25, 4155fc <ferror@plt+0x11d5c>
  41431c:	ldr	x0, [sp, #224]
  414320:	str	x0, [sp, #216]
  414324:	adrp	x0, 465000 <memcpy@GLIBC_2.17>
  414328:	add	x0, x0, #0xbf0
  41432c:	str	x0, [sp, #208]
  414330:	ldr	x1, [x25]
  414334:	mov	w0, #0x2a                  	// #42
  414338:	bl	40b248 <ferror@plt+0x79a8>
  41433c:	cbz	w0, 414a90 <ferror@plt+0x111f0>
  414340:	ldr	x1, [sp, #208]
  414344:	ldr	x0, [x1, #4736]
  414348:	cbz	x0, 414a90 <ferror@plt+0x111f0>
  41434c:	ldr	x2, [sp, #216]
  414350:	ldr	x1, [x1, #4752]
  414354:	cmp	x2, x1
  414358:	b.cs	414a90 <ferror@plt+0x111f0>  // b.hs, b.nlast
  41435c:	sub	x25, x1, x2
  414360:	add	x24, x0, x2
  414364:	mov	x1, x25
  414368:	mov	x0, x24
  41436c:	bl	403020 <strnlen@plt>
  414370:	cmp	x25, x0
  414374:	b.eq	415618 <ferror@plt+0x11d78>  // b.none
  414378:	ldp	x0, x2, [sp, #192]
  41437c:	mov	x3, x24
  414380:	mov	w1, w23
  414384:	mov	x25, #0x0                   	// #0
  414388:	bl	4037a0 <printf@plt>
  41438c:	b	412ecc <ferror@plt+0xf62c>
  414390:	ldp	x19, x20, [sp, #80]
  414394:	b	413220 <ferror@plt+0xf980>
  414398:	ldp	x19, x20, [sp, #80]
  41439c:	b	413220 <ferror@plt+0xf980>
  4143a0:	cmp	x22, x28
  4143a4:	b.ls	4143b8 <ferror@plt+0x10b18>  // b.plast
  4143a8:	sub	x1, x22, x28
  4143ac:	sub	w0, w1, #0x1
  4143b0:	cmp	w0, #0x7
  4143b4:	b.ls	413754 <ferror@plt+0xfeb4>  // b.plast
  4143b8:	str	xzr, [sp, #224]
  4143bc:	adrp	x1, 440000 <warn@@Base+0x9468>
  4143c0:	add	x1, x1, #0x588
  4143c4:	mov	w2, #0x5                   	// #5
  4143c8:	mov	x25, x22
  4143cc:	mov	x0, #0x0                   	// #0
  4143d0:	mov	x28, #0x0                   	// #0
  4143d4:	bl	403700 <dcgettext@plt>
  4143d8:	bl	436b98 <warn@@Base>
  4143dc:	b	4137a0 <ferror@plt+0xff00>
  4143e0:	mov	x1, x28
  4143e4:	mov	w3, w23
  4143e8:	mov	x2, x22
  4143ec:	mov	x0, x25
  4143f0:	bl	40d868 <ferror@plt+0x9fc8>
  4143f4:	mov	x28, x0
  4143f8:	b	412ecc <ferror@plt+0xf62c>
  4143fc:	str	xzr, [sp, #224]
  414400:	b	412e9c <ferror@plt+0xf5fc>
  414404:	str	xzr, [sp, #224]
  414408:	b	4131cc <ferror@plt+0xf92c>
  41440c:	mov	x25, #0x0                   	// #0
  414410:	cbnz	w21, 413028 <ferror@plt+0xf788>
  414414:	mov	w2, #0x5                   	// #5
  414418:	adrp	x1, 43f000 <warn@@Base+0x8468>
  41441c:	mov	x0, #0x0                   	// #0
  414420:	add	x1, x1, #0xa90
  414424:	bl	403700 <dcgettext@plt>
  414428:	adrp	x25, 465000 <memcpy@GLIBC_2.17>
  41442c:	ldr	x1, [sp, #224]
  414430:	add	x25, x25, #0xbf0
  414434:	adrp	x2, 43c000 <warn@@Base+0x5468>
  414438:	add	x24, x2, #0x550
  41443c:	mov	w2, #0x0                   	// #0
  414440:	str	x0, [sp, #192]
  414444:	mov	x0, x24
  414448:	bl	40b9b8 <ferror@plt+0x8118>
  41444c:	mov	x4, x0
  414450:	ldr	x1, [sp, #224]
  414454:	ldr	x0, [x25, #4176]
  414458:	mul	x5, x20, x1
  41445c:	cbz	x0, 4153d4 <ferror@plt+0x11b34>
  414460:	ldr	x1, [x25, #4192]
  414464:	add	x2, x5, x20
  414468:	cmp	x2, x1
  41446c:	b.hi	4152c8 <ferror@plt+0x11a28>  // b.pmore
  414470:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  414474:	add	x0, x0, x5
  414478:	mov	w1, w20
  41447c:	str	x4, [sp, #200]
  414480:	ldr	x2, [x2, #696]
  414484:	blr	x2
  414488:	mov	x1, x0
  41448c:	mov	w2, #0x0                   	// #0
  414490:	mov	x0, x24
  414494:	bl	40b9b8 <ferror@plt+0x8118>
  414498:	mov	x3, x0
  41449c:	ldr	x4, [sp, #200]
  4144a0:	mov	x2, x4
  4144a4:	ldr	x0, [sp, #192]
  4144a8:	mov	w1, w23
  4144ac:	mov	x25, #0x0                   	// #0
  4144b0:	bl	4037a0 <printf@plt>
  4144b4:	b	412ecc <ferror@plt+0xf62c>
  4144b8:	mov	x25, #0x0                   	// #0
  4144bc:	cbnz	w21, 413028 <ferror@plt+0xf788>
  4144c0:	ldr	x1, [sp, #224]
  4144c4:	mov	w2, #0x0                   	// #0
  4144c8:	adrp	x0, 43c000 <warn@@Base+0x5468>
  4144cc:	add	x0, x0, #0x550
  4144d0:	bl	40b9b8 <ferror@plt+0x8118>
  4144d4:	mov	x2, x0
  4144d8:	mov	w1, w23
  4144dc:	adrp	x0, 43f000 <warn@@Base+0x8468>
  4144e0:	add	x0, x0, #0x8d0
  4144e4:	bl	4037a0 <printf@plt>
  4144e8:	b	412ecc <ferror@plt+0xf62c>
  4144ec:	ldp	x19, x20, [sp, #80]
  4144f0:	b	413220 <ferror@plt+0xf980>
  4144f4:	str	xzr, [sp, #224]
  4144f8:	b	4141e0 <ferror@plt+0x10940>
  4144fc:	cmp	x7, #0x8
  414500:	mov	w1, w7
  414504:	add	x28, x4, x7
  414508:	b.ls	4141ac <ferror@plt+0x1090c>  // b.plast
  41450c:	mov	x3, x7
  414510:	mov	w4, #0x5                   	// #5
  414514:	adrp	x2, 43d000 <warn@@Base+0x6468>
  414518:	adrp	x1, 43d000 <warn@@Base+0x6468>
  41451c:	add	x2, x2, #0x430
  414520:	add	x1, x1, #0x480
  414524:	mov	x0, #0x0                   	// #0
  414528:	bl	4035d0 <dcngettext@plt>
  41452c:	mov	w1, w20
  414530:	mov	w2, #0x8                   	// #8
  414534:	bl	4365c0 <error@@Base>
  414538:	add	x0, x27, #0x8
  41453c:	mov	w1, #0x8                   	// #8
  414540:	cmp	x22, x0
  414544:	b.hi	4141cc <ferror@plt+0x1092c>  // b.pmore
  414548:	b	4141b4 <ferror@plt+0x10914>
  41454c:	cmp	x0, #0x3
  414550:	b.ne	414ec4 <ferror@plt+0x11624>  // b.any
  414554:	adrp	x0, 440000 <warn@@Base+0x9468>
  414558:	add	x0, x0, #0x210
  41455c:	bl	4037a0 <printf@plt>
  414560:	ldp	x19, x20, [sp, #80]
  414564:	b	413220 <ferror@plt+0xf980>
  414568:	cmp	x0, #0xff
  41456c:	b.eq	414578 <ferror@plt+0x10cd8>  // b.none
  414570:	cmn	x0, #0x1
  414574:	b.ne	415720 <ferror@plt+0x11e80>  // b.any
  414578:	adrp	x1, 440000 <warn@@Base+0x9468>
  41457c:	add	x1, x1, #0x2d8
  414580:	mov	w2, #0x5                   	// #5
  414584:	mov	x0, #0x0                   	// #0
  414588:	bl	403700 <dcgettext@plt>
  41458c:	bl	4037a0 <printf@plt>
  414590:	ldp	x19, x20, [sp, #80]
  414594:	b	413220 <ferror@plt+0xf980>
  414598:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41459c:	add	x1, x1, #0xca0
  4145a0:	mov	w2, #0x5                   	// #5
  4145a4:	mov	x0, #0x0                   	// #0
  4145a8:	bl	403700 <dcgettext@plt>
  4145ac:	bl	4365c0 <error@@Base>
  4145b0:	str	x24, [sp, #224]
  4145b4:	b	412fd4 <ferror@plt+0xf734>
  4145b8:	adrp	x1, 43e000 <warn@@Base+0x7468>
  4145bc:	add	x1, x1, #0xca0
  4145c0:	mov	w2, #0x5                   	// #5
  4145c4:	mov	x0, #0x0                   	// #0
  4145c8:	bl	403700 <dcgettext@plt>
  4145cc:	bl	4365c0 <error@@Base>
  4145d0:	b	414108 <ferror@plt+0x10868>
  4145d4:	cmp	x2, #0x4
  4145d8:	b.eq	4150a0 <ferror@plt+0x11800>  // b.none
  4145dc:	cmp	x2, #0x5
  4145e0:	b.ne	415054 <ferror@plt+0x117b4>  // b.any
  4145e4:	adrp	x1, 440000 <warn@@Base+0x9468>
  4145e8:	add	x1, x1, #0x350
  4145ec:	mov	x0, #0x0                   	// #0
  4145f0:	bl	403700 <dcgettext@plt>
  4145f4:	bl	4037a0 <printf@plt>
  4145f8:	ldp	x19, x20, [sp, #80]
  4145fc:	b	413220 <ferror@plt+0xf980>
  414600:	mov	x1, #0x8001                	// #32769
  414604:	cmp	x0, x1
  414608:	b.eq	415648 <ferror@plt+0x11da8>  // b.none
  41460c:	mov	x1, #0x8765                	// #34661
  414610:	cmp	x0, x1
  414614:	b.ne	415690 <ferror@plt+0x11df0>  // b.any
  414618:	adrp	x0, 43f000 <warn@@Base+0x8468>
  41461c:	add	x0, x0, #0xd90
  414620:	bl	4037a0 <printf@plt>
  414624:	ldp	x19, x20, [sp, #80]
  414628:	b	413220 <ferror@plt+0xf980>
  41462c:	cmp	x0, #0x1
  414630:	b.ne	41536c <ferror@plt+0x11acc>  // b.any
  414634:	adrp	x0, 440000 <warn@@Base+0x9468>
  414638:	add	x0, x0, #0x238
  41463c:	bl	4037a0 <printf@plt>
  414640:	ldp	x19, x20, [sp, #80]
  414644:	b	413220 <ferror@plt+0xf980>
  414648:	mov	x3, x0
  41464c:	mov	w4, #0x5                   	// #5
  414650:	adrp	x2, 43d000 <warn@@Base+0x6468>
  414654:	adrp	x1, 43d000 <warn@@Base+0x6468>
  414658:	add	x2, x2, #0x430
  41465c:	add	x1, x1, #0x480
  414660:	mov	x0, #0x0                   	// #0
  414664:	bl	4035d0 <dcngettext@plt>
  414668:	ldr	w1, [sp, #320]
  41466c:	mov	w2, #0x8                   	// #8
  414670:	bl	4365c0 <error@@Base>
  414674:	add	x0, x27, #0x8
  414678:	mov	w1, #0x8                   	// #8
  41467c:	cmp	x22, x0
  414680:	b.hi	412e88 <ferror@plt+0xf5e8>  // b.pmore
  414684:	b	412e6c <ferror@plt+0xf5cc>
  414688:	cmp	x0, #0x40
  41468c:	b.eq	415178 <ferror@plt+0x118d8>  // b.none
  414690:	cmp	x0, #0x41
  414694:	b.ne	4146f4 <ferror@plt+0x10e54>  // b.any
  414698:	adrp	x0, 440000 <warn@@Base+0x9468>
  41469c:	add	x0, x0, #0x298
  4146a0:	bl	4037a0 <printf@plt>
  4146a4:	ldp	x19, x20, [sp, #80]
  4146a8:	b	413220 <ferror@plt+0xf980>
  4146ac:	mov	x0, x19
  4146b0:	bl	40dc30 <ferror@plt+0xa390>
  4146b4:	adrp	x1, 43f000 <warn@@Base+0x8468>
  4146b8:	mov	x2, x0
  4146bc:	add	x0, x1, #0x8b8
  4146c0:	mov	w1, w23
  4146c4:	bl	4037a0 <printf@plt>
  4146c8:	b	41410c <ferror@plt+0x1086c>
  4146cc:	cmp	x0, #0x3
  4146d0:	b.ne	414ee4 <ferror@plt+0x11644>  // b.any
  4146d4:	adrp	x1, 43f000 <warn@@Base+0x8468>
  4146d8:	add	x1, x1, #0xc50
  4146dc:	mov	w2, #0x5                   	// #5
  4146e0:	mov	x0, #0x0                   	// #0
  4146e4:	bl	403700 <dcgettext@plt>
  4146e8:	bl	4037a0 <printf@plt>
  4146ec:	ldp	x19, x20, [sp, #80]
  4146f0:	b	413220 <ferror@plt+0xf980>
  4146f4:	cmp	x0, #0x5
  4146f8:	b.ne	41538c <ferror@plt+0x11aec>  // b.any
  4146fc:	adrp	x0, 440000 <warn@@Base+0x9468>
  414700:	add	x0, x0, #0x278
  414704:	bl	4037a0 <printf@plt>
  414708:	ldp	x19, x20, [sp, #80]
  41470c:	b	413220 <ferror@plt+0xf980>
  414710:	ldr	x1, [sp, #336]
  414714:	ldr	x0, [sp, #224]
  414718:	ldp	x19, x20, [sp, #80]
  41471c:	str	x0, [x1, #40]
  414720:	b	413220 <ferror@plt+0xf980>
  414724:	str	w23, [x24, #1516]
  414728:	b	4135dc <ferror@plt+0xfd3c>
  41472c:	ldr	w0, [x24, #1524]
  414730:	cbz	w0, 4149d8 <ferror@plt+0x11138>
  414734:	cmp	x19, #0x1f
  414738:	b.eq	41529c <ferror@plt+0x119fc>  // b.none
  41473c:	b.hi	414990 <ferror@plt+0x110f0>  // b.pmore
  414740:	cmp	x19, #0x8
  414744:	b.eq	415278 <ferror@plt+0x119d8>  // b.none
  414748:	cmp	x19, #0xe
  41474c:	b.ne	415234 <ferror@plt+0x11994>  // b.any
  414750:	ldr	x0, [sp, #224]
  414754:	bl	40d940 <ferror@plt+0xa0a0>
  414758:	mov	x19, x0
  41475c:	mov	x0, #0x18                  	// #24
  414760:	bl	4032a0 <xmalloc@plt>
  414764:	ldr	x1, [x24, #1528]
  414768:	mov	w2, #0x1                   	// #1
  41476c:	str	w2, [x0]
  414770:	stp	x19, x1, [x0, #8]
  414774:	ldp	x19, x20, [sp, #80]
  414778:	str	x0, [x24, #1528]
  41477c:	b	413220 <ferror@plt+0xf980>
  414780:	adrp	x1, 43f000 <warn@@Base+0x8468>
  414784:	add	x1, x1, #0x880
  414788:	mov	w2, #0x5                   	// #5
  41478c:	mov	x28, x4
  414790:	mov	x0, #0x0                   	// #0
  414794:	bl	403700 <dcgettext@plt>
  414798:	bl	4365c0 <error@@Base>
  41479c:	b	4141e0 <ferror@plt+0x10940>
  4147a0:	ldp	x19, x20, [sp, #80]
  4147a4:	b	413220 <ferror@plt+0xf980>
  4147a8:	sub	x19, x19, #0x9
  4147ac:	cmp	x19, #0x1
  4147b0:	b.hi	413c38 <ferror@plt+0x10398>  // b.pmore
  4147b4:	cmp	x20, #0x1
  4147b8:	sub	x19, x28, x20
  4147bc:	b.ls	415324 <ferror@plt+0x11a84>  // b.plast
  4147c0:	ldr	w0, [sp, #180]
  4147c4:	mov	w25, #0x0                   	// #0
  4147c8:	sub	w1, w0, #0x1
  4147cc:	cmp	w1, #0xff
  4147d0:	b.hi	4147e4 <ferror@plt+0x10f44>  // b.pmore
  4147d4:	adrp	x0, 467000 <_bfd_std_section+0x120>
  4147d8:	add	x0, x0, #0x4f8
  4147dc:	add	x0, x0, #0x600
  4147e0:	ldr	w25, [x0, w1, sxtw #2]
  4147e4:	adrp	x24, 440000 <warn@@Base+0x9468>
  4147e8:	adrp	x23, 440000 <warn@@Base+0x9468>
  4147ec:	add	x24, x24, #0x430
  4147f0:	add	x23, x23, #0x460
  4147f4:	mov	w0, #0x28                  	// #40
  4147f8:	bl	403800 <putchar@plt>
  4147fc:	add	x21, x19, #0x1
  414800:	cmp	x22, x21
  414804:	b.hi	414888 <ferror@plt+0x10fe8>  // b.pmore
  414808:	cmp	x22, x19
  41480c:	b.ls	414820 <ferror@plt+0x10f80>  // b.plast
  414810:	sub	x1, x22, x19
  414814:	sub	w0, w1, #0x1
  414818:	cmp	w0, #0x7
  41481c:	b.ls	41488c <ferror@plt+0x10fec>  // b.plast
  414820:	subs	x20, x20, #0x1
  414824:	b.eq	4157c8 <ferror@plt+0x11f28>  // b.none
  414828:	mov	x0, x24
  41482c:	bl	4037a0 <printf@plt>
  414830:	mov	w3, w25
  414834:	mov	x2, x22
  414838:	add	x1, sp, #0x100
  41483c:	mov	x0, x21
  414840:	bl	40f680 <ferror@plt+0xbde0>
  414844:	ldr	w19, [sp, #256]
  414848:	cmp	w19, #0x0
  41484c:	mov	w19, w19
  414850:	ccmp	x20, x19, #0x0, ne  // ne = any
  414854:	b.cc	4157a4 <ferror@plt+0x11f04>  // b.lo, b.ul, b.last
  414858:	sub	x20, x20, x19
  41485c:	add	x19, x21, x19
  414860:	cbnz	x20, 414bf0 <ferror@plt+0x11350>
  414864:	cbz	w25, 41567c <ferror@plt+0x11ddc>
  414868:	adrp	x0, 440000 <warn@@Base+0x9468>
  41486c:	add	x0, x0, #0x4b0
  414870:	bl	4037a0 <printf@plt>
  414874:	ldp	x19, x20, [sp, #80]
  414878:	b	413220 <ferror@plt+0xf980>
  41487c:	mov	x28, x23
  414880:	mov	x25, #0x0                   	// #0
  414884:	b	413028 <ferror@plt+0xf788>
  414888:	mov	w1, #0x1                   	// #1
  41488c:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  414890:	mov	x0, x19
  414894:	ldr	x2, [x2, #696]
  414898:	blr	x2
  41489c:	and	w19, w0, #0xff
  4148a0:	subs	x20, x20, #0x1
  4148a4:	b.eq	4157c8 <ferror@plt+0x11f28>  // b.none
  4148a8:	cbz	w19, 414828 <ferror@plt+0x10f88>
  4148ac:	cmp	w19, #0x1
  4148b0:	b.eq	414a18 <ferror@plt+0x11178>  // b.none
  4148b4:	adrp	x0, 440000 <warn@@Base+0x9468>
  4148b8:	add	x0, x0, #0x3b0
  4148bc:	bl	403450 <puts@plt>
  4148c0:	mov	w2, #0x5                   	// #5
  4148c4:	adrp	x1, 440000 <warn@@Base+0x9468>
  4148c8:	mov	x0, #0x0                   	// #0
  4148cc:	add	x1, x1, #0x470
  4148d0:	bl	403700 <dcgettext@plt>
  4148d4:	mov	w1, w19
  4148d8:	bl	436b98 <warn@@Base>
  4148dc:	ldp	x19, x20, [sp, #80]
  4148e0:	b	413220 <ferror@plt+0xf980>
  4148e4:	add	x3, sp, #0xf8
  4148e8:	mov	x1, x22
  4148ec:	mov	x0, x25
  4148f0:	add	x4, sp, #0x100
  4148f4:	mov	w2, #0x1                   	// #1
  4148f8:	bl	40f098 <ferror@plt+0xb7f8>
  4148fc:	ldr	w1, [sp, #256]
  414900:	mov	x24, x0
  414904:	ldr	w3, [sp, #248]
  414908:	add	x25, x25, x3
  41490c:	tbnz	w1, #0, 414fdc <ferror@plt+0x1173c>
  414910:	tbz	w1, #1, 414114 <ferror@plt+0x10874>
  414914:	adrp	x1, 43e000 <warn@@Base+0x7468>
  414918:	add	x1, x1, #0xcb8
  41491c:	mov	w2, #0x5                   	// #5
  414920:	mov	x0, #0x0                   	// #0
  414924:	bl	403700 <dcgettext@plt>
  414928:	bl	4365c0 <error@@Base>
  41492c:	b	414114 <ferror@plt+0x10874>
  414930:	cmp	x26, #0x0
  414934:	and	w0, w21, #0x1
  414938:	csinc	w0, w0, wzr, ne  // ne = any
  41493c:	cbz	w0, 412f18 <ferror@plt+0xf678>
  414940:	ldp	x19, x20, [sp, #80]
  414944:	b	413220 <ferror@plt+0xf980>
  414948:	ldp	x19, x20, [sp, #80]
  41494c:	b	413220 <ferror@plt+0xf980>
  414950:	ldp	x19, x20, [sp, #80]
  414954:	b	413220 <ferror@plt+0xf980>
  414958:	mov	w1, w23
  41495c:	mov	x3, x28
  414960:	mov	w2, w24
  414964:	adrp	x0, 43f000 <warn@@Base+0x8468>
  414968:	add	x0, x0, #0x900
  41496c:	bl	4037a0 <printf@plt>
  414970:	b	4139c0 <ferror@plt+0x10120>
  414974:	adrp	x1, 43e000 <warn@@Base+0x7468>
  414978:	add	x1, x1, #0xca0
  41497c:	mov	w2, #0x5                   	// #5
  414980:	mov	x0, #0x0                   	// #0
  414984:	bl	403700 <dcgettext@plt>
  414988:	bl	4365c0 <error@@Base>
  41498c:	b	413768 <ferror@plt+0xfec8>
  414990:	mov	x0, #0x1f02                	// #7938
  414994:	cmp	x19, x0
  414998:	b.ne	415234 <ferror@plt+0x11994>  // b.any
  41499c:	ldr	x0, [sp, #224]
  4149a0:	mov	w3, #0x0                   	// #0
  4149a4:	ldr	x2, [sp, #320]
  4149a8:	ldr	x1, [sp, #360]
  4149ac:	bl	40baa8 <ferror@plt+0x8208>
  4149b0:	mov	x19, x0
  4149b4:	mov	x0, #0x18                  	// #24
  4149b8:	bl	4032a0 <xmalloc@plt>
  4149bc:	ldr	x1, [x24, #1528]
  4149c0:	mov	w2, #0x1                   	// #1
  4149c4:	str	w2, [x0]
  4149c8:	stp	x19, x1, [x0, #8]
  4149cc:	ldp	x19, x20, [sp, #80]
  4149d0:	str	x0, [x24, #1528]
  4149d4:	b	413220 <ferror@plt+0xf980>
  4149d8:	ldp	x19, x20, [sp, #80]
  4149dc:	b	413220 <ferror@plt+0xf980>
  4149e0:	ldr	x0, [sp, #336]
  4149e4:	ldp	w20, w2, [x0, #96]
  4149e8:	ldr	x0, [x0, #88]
  4149ec:	cmp	w2, #0x0
  4149f0:	ccmp	w2, w20, #0x0, ne  // ne = any
  4149f4:	mov	w1, w20
  4149f8:	b.ls	415130 <ferror@plt+0x11890>  // b.plast
  4149fc:	ldr	x2, [sp, #224]
  414a00:	str	x2, [x0, w20, uxtw #3]
  414a04:	ldr	x0, [sp, #336]
  414a08:	add	w1, w1, #0x1
  414a0c:	ldp	x19, x20, [sp, #80]
  414a10:	str	w1, [x0, #96]
  414a14:	b	413220 <ferror@plt+0xf980>
  414a18:	mov	x0, x23
  414a1c:	bl	4037a0 <printf@plt>
  414a20:	mov	x0, x21
  414a24:	mov	w3, w25
  414a28:	mov	x2, x22
  414a2c:	add	x1, sp, #0x100
  414a30:	bl	40f680 <ferror@plt+0xbde0>
  414a34:	ldr	w0, [sp, #256]
  414a38:	cmp	w0, #0x0
  414a3c:	mov	w0, w0
  414a40:	ccmp	x20, x0, #0x0, ne  // ne = any
  414a44:	b.cc	415780 <ferror@plt+0x11ee0>  // b.lo, b.ul, b.last
  414a48:	sub	x20, x20, x0
  414a4c:	add	x19, x21, x0
  414a50:	adrp	x0, 440000 <warn@@Base+0x9468>
  414a54:	add	x0, x0, #0x468
  414a58:	bl	4037a0 <printf@plt>
  414a5c:	mov	x0, x19
  414a60:	mov	w3, w25
  414a64:	mov	x2, x22
  414a68:	add	x1, sp, #0x100
  414a6c:	bl	40f680 <ferror@plt+0xbde0>
  414a70:	ldr	w0, [sp, #256]
  414a74:	cmp	w0, #0x0
  414a78:	mov	w0, w0
  414a7c:	ccmp	x20, x0, #0x0, ne  // ne = any
  414a80:	b.cc	41575c <ferror@plt+0x11ebc>  // b.lo, b.ul, b.last
  414a84:	sub	x20, x20, x0
  414a88:	add	x19, x19, x0
  414a8c:	b	414860 <ferror@plt+0x10fc0>
  414a90:	ldr	x25, [x25, #16]
  414a94:	cbnz	x25, 414330 <ferror@plt+0x10a90>
  414a98:	mov	w2, #0x5                   	// #5
  414a9c:	adrp	x1, 43f000 <warn@@Base+0x8468>
  414aa0:	mov	x0, #0x0                   	// #0
  414aa4:	add	x1, x1, #0xa28
  414aa8:	bl	403700 <dcgettext@plt>
  414aac:	mov	x25, x0
  414ab0:	ldr	x1, [sp, #216]
  414ab4:	mov	w2, #0x0                   	// #0
  414ab8:	mov	x0, x24
  414abc:	bl	40b9b8 <ferror@plt+0x8118>
  414ac0:	mov	x1, x0
  414ac4:	mov	x0, x25
  414ac8:	bl	436b98 <warn@@Base>
  414acc:	adrp	x1, 43e000 <warn@@Base+0x7468>
  414ad0:	mov	w2, #0x5                   	// #5
  414ad4:	add	x1, x1, #0x370
  414ad8:	mov	x0, #0x0                   	// #0
  414adc:	bl	403700 <dcgettext@plt>
  414ae0:	mov	x24, x0
  414ae4:	b	414378 <ferror@plt+0x10ad8>
  414ae8:	mov	x3, x0
  414aec:	mov	w4, #0x5                   	// #5
  414af0:	adrp	x2, 43d000 <warn@@Base+0x6468>
  414af4:	adrp	x1, 43d000 <warn@@Base+0x6468>
  414af8:	add	x2, x2, #0x430
  414afc:	add	x1, x1, #0x480
  414b00:	mov	x0, #0x0                   	// #0
  414b04:	bl	4035d0 <dcngettext@plt>
  414b08:	ldr	w1, [sp, #320]
  414b0c:	mov	w2, #0x8                   	// #8
  414b10:	bl	4365c0 <error@@Base>
  414b14:	add	x0, x27, #0x8
  414b18:	cmp	x22, x0
  414b1c:	b.ls	4141b4 <ferror@plt+0x10914>  // b.plast
  414b20:	mov	w1, #0x8                   	// #8
  414b24:	b	4141cc <ferror@plt+0x1092c>
  414b28:	mov	w1, #0x8                   	// #8
  414b2c:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  414b30:	mov	x0, x28
  414b34:	mov	x28, x24
  414b38:	ldr	x2, [x2, #696]
  414b3c:	blr	x2
  414b40:	str	x0, [sp, #224]
  414b44:	b	412ec4 <ferror@plt+0xf624>
  414b48:	ldr	w0, [x0, #80]
  414b4c:	cmp	w0, w4
  414b50:	b.hi	415730 <ferror@plt+0x11e90>  // b.pmore
  414b54:	ldr	x1, [sp, #336]
  414b58:	ldr	w1, [x1, #72]
  414b5c:	cmp	w0, w1
  414b60:	b.hi	415214 <ferror@plt+0x11974>  // b.pmore
  414b64:	ldr	x1, [sp, #336]
  414b68:	ldr	x3, [sp, #224]
  414b6c:	ldr	x2, [x1, #56]
  414b70:	add	w1, w0, #0x1
  414b74:	ldp	x19, x20, [sp, #80]
  414b78:	str	x3, [x2, w0, uxtw #3]
  414b7c:	ldr	x0, [sp, #336]
  414b80:	str	w1, [x0, #80]
  414b84:	b	413220 <ferror@plt+0xf980>
  414b88:	ldr	x0, [sp, #336]
  414b8c:	add	w2, w1, #0x400
  414b90:	add	w23, w1, #0x400
  414b94:	str	w4, [sp, #208]
  414b98:	lsl	x1, x2, #3
  414b9c:	stp	x1, x2, [sp, #192]
  414ba0:	ldr	x0, [x0, #48]
  414ba4:	bl	4031f0 <xrealloc@plt>
  414ba8:	ldr	x1, [sp, #336]
  414bac:	str	x0, [x1, #48]
  414bb0:	ldr	x0, [x1, #56]
  414bb4:	ldr	x1, [sp, #192]
  414bb8:	bl	4031f0 <xrealloc@plt>
  414bbc:	mov	x1, x0
  414bc0:	ldr	x2, [sp, #336]
  414bc4:	ldr	x0, [sp, #336]
  414bc8:	ldr	x0, [x0, #64]
  414bcc:	str	x1, [x2, #56]
  414bd0:	ldr	x2, [sp, #200]
  414bd4:	lsl	x1, x2, #2
  414bd8:	bl	4031f0 <xrealloc@plt>
  414bdc:	ldr	x1, [sp, #336]
  414be0:	ldr	w4, [sp, #208]
  414be4:	str	x0, [x1, #64]
  414be8:	str	w23, [x1, #76]
  414bec:	b	413614 <ferror@plt+0xfd74>
  414bf0:	adrp	x0, 43c000 <warn@@Base+0x5468>
  414bf4:	add	x0, x0, #0x4a0
  414bf8:	bl	4037a0 <printf@plt>
  414bfc:	b	4147fc <ferror@plt+0x10f5c>
  414c00:	adrp	x1, 440000 <warn@@Base+0x9468>
  414c04:	add	x1, x1, #0x4f0
  414c08:	mov	w2, #0x5                   	// #5
  414c0c:	mov	x0, #0x0                   	// #0
  414c10:	bl	403700 <dcgettext@plt>
  414c14:	bl	4037a0 <printf@plt>
  414c18:	ldp	x19, x20, [sp, #80]
  414c1c:	b	413220 <ferror@plt+0xf980>
  414c20:	adrp	x0, 440000 <warn@@Base+0x9468>
  414c24:	add	x0, x0, #0x118
  414c28:	bl	4037a0 <printf@plt>
  414c2c:	ldp	x19, x20, [sp, #80]
  414c30:	b	413220 <ferror@plt+0xf980>
  414c34:	adrp	x0, 440000 <warn@@Base+0x9468>
  414c38:	add	x0, x0, #0x108
  414c3c:	bl	4037a0 <printf@plt>
  414c40:	ldp	x19, x20, [sp, #80]
  414c44:	b	413220 <ferror@plt+0xf980>
  414c48:	adrp	x0, 440000 <warn@@Base+0x9468>
  414c4c:	add	x0, x0, #0x100
  414c50:	bl	4037a0 <printf@plt>
  414c54:	ldp	x19, x20, [sp, #80]
  414c58:	b	413220 <ferror@plt+0xf980>
  414c5c:	adrp	x0, 440000 <warn@@Base+0x9468>
  414c60:	add	x0, x0, #0x2f8
  414c64:	bl	4037a0 <printf@plt>
  414c68:	ldp	x19, x20, [sp, #80]
  414c6c:	b	413220 <ferror@plt+0xf980>
  414c70:	adrp	x1, 440000 <warn@@Base+0x9468>
  414c74:	add	x1, x1, #0x378
  414c78:	mov	w2, #0x5                   	// #5
  414c7c:	bl	403700 <dcgettext@plt>
  414c80:	bl	4037a0 <printf@plt>
  414c84:	ldp	x19, x20, [sp, #80]
  414c88:	b	413220 <ferror@plt+0xf980>
  414c8c:	adrp	x0, 440000 <warn@@Base+0x9468>
  414c90:	add	x0, x0, #0x198
  414c94:	bl	4037a0 <printf@plt>
  414c98:	ldp	x19, x20, [sp, #80]
  414c9c:	b	413220 <ferror@plt+0xf980>
  414ca0:	adrp	x0, 440000 <warn@@Base+0x9468>
  414ca4:	add	x0, x0, #0x1b0
  414ca8:	bl	4037a0 <printf@plt>
  414cac:	ldp	x19, x20, [sp, #80]
  414cb0:	b	413220 <ferror@plt+0xf980>
  414cb4:	adrp	x0, 440000 <warn@@Base+0x9468>
  414cb8:	add	x0, x0, #0x1a0
  414cbc:	bl	4037a0 <printf@plt>
  414cc0:	ldp	x19, x20, [sp, #80]
  414cc4:	b	413220 <ferror@plt+0xf980>
  414cc8:	adrp	x0, 440000 <warn@@Base+0x9468>
  414ccc:	add	x0, x0, #0x140
  414cd0:	bl	4037a0 <printf@plt>
  414cd4:	ldp	x19, x20, [sp, #80]
  414cd8:	b	413220 <ferror@plt+0xf980>
  414cdc:	adrp	x0, 440000 <warn@@Base+0x9468>
  414ce0:	add	x0, x0, #0x158
  414ce4:	bl	4037a0 <printf@plt>
  414ce8:	ldp	x19, x20, [sp, #80]
  414cec:	b	413220 <ferror@plt+0xf980>
  414cf0:	adrp	x0, 440000 <warn@@Base+0x9468>
  414cf4:	add	x0, x0, #0x150
  414cf8:	bl	4037a0 <printf@plt>
  414cfc:	ldp	x19, x20, [sp, #80]
  414d00:	b	413220 <ferror@plt+0xf980>
  414d04:	adrp	x0, 440000 <warn@@Base+0x9468>
  414d08:	add	x0, x0, #0xd8
  414d0c:	bl	4037a0 <printf@plt>
  414d10:	ldp	x19, x20, [sp, #80]
  414d14:	b	413220 <ferror@plt+0xf980>
  414d18:	adrp	x0, 440000 <warn@@Base+0x9468>
  414d1c:	add	x0, x0, #0xc8
  414d20:	bl	4037a0 <printf@plt>
  414d24:	ldp	x19, x20, [sp, #80]
  414d28:	b	413220 <ferror@plt+0xf980>
  414d2c:	adrp	x0, 440000 <warn@@Base+0x9468>
  414d30:	add	x0, x0, #0xb8
  414d34:	bl	4037a0 <printf@plt>
  414d38:	ldp	x19, x20, [sp, #80]
  414d3c:	b	413220 <ferror@plt+0xf980>
  414d40:	ldr	x1, [sp, #352]
  414d44:	add	x4, sp, #0x100
  414d48:	add	x3, sp, #0xf8
  414d4c:	ldr	x2, [x1, #32]
  414d50:	mov	x1, x22
  414d54:	add	x0, x2, x0
  414d58:	mov	w2, #0x0                   	// #0
  414d5c:	bl	40f098 <ferror@plt+0xb7f8>
  414d60:	mov	x20, x0
  414d64:	ldr	w1, [sp, #256]
  414d68:	tbnz	w1, #0, 415350 <ferror@plt+0x11ab0>
  414d6c:	tbnz	w1, #1, 4153b8 <ferror@plt+0x11b18>
  414d70:	mov	w2, #0x5                   	// #5
  414d74:	adrp	x1, 440000 <warn@@Base+0x9468>
  414d78:	mov	x0, #0x0                   	// #0
  414d7c:	add	x1, x1, #0x568
  414d80:	bl	403700 <dcgettext@plt>
  414d84:	mov	x1, x20
  414d88:	bl	4037a0 <printf@plt>
  414d8c:	cmp	x19, #0x10
  414d90:	b.eq	414dd0 <ferror@plt+0x11530>  // b.none
  414d94:	adrp	x0, 467000 <_bfd_std_section+0x120>
  414d98:	ldr	x0, [x0, #1304]
  414d9c:	cbnz	x0, 414dac <ferror@plt+0x1150c>
  414da0:	b	414dd0 <ferror@plt+0x11530>
  414da4:	ldr	x0, [x0, #40]
  414da8:	cbz	x0, 414dd0 <ferror@plt+0x11530>
  414dac:	ldr	x1, [x0]
  414db0:	cmp	x1, x20
  414db4:	b.ne	414da4 <ferror@plt+0x11504>  // b.any
  414db8:	ldr	x0, [x0, #8]
  414dbc:	bl	40db00 <ferror@plt+0xa260>
  414dc0:	mov	x1, x0
  414dc4:	adrp	x0, 440000 <warn@@Base+0x9468>
  414dc8:	add	x0, x0, #0x580
  414dcc:	bl	4037a0 <printf@plt>
  414dd0:	mov	w0, #0x5d                  	// #93
  414dd4:	bl	403800 <putchar@plt>
  414dd8:	ldp	x19, x20, [sp, #80]
  414ddc:	b	413220 <ferror@plt+0xf980>
  414de0:	adrp	x1, 440000 <warn@@Base+0x9468>
  414de4:	add	x1, x1, #0x390
  414de8:	mov	w2, #0x5                   	// #5
  414dec:	mov	x0, #0x0                   	// #0
  414df0:	bl	403700 <dcgettext@plt>
  414df4:	bl	4037a0 <printf@plt>
  414df8:	ldp	x19, x20, [sp, #80]
  414dfc:	b	413220 <ferror@plt+0xf980>
  414e00:	adrp	x1, 440000 <warn@@Base+0x9468>
  414e04:	add	x1, x1, #0x380
  414e08:	mov	w2, #0x5                   	// #5
  414e0c:	mov	x0, #0x0                   	// #0
  414e10:	bl	403700 <dcgettext@plt>
  414e14:	bl	4037a0 <printf@plt>
  414e18:	ldp	x19, x20, [sp, #80]
  414e1c:	b	413220 <ferror@plt+0xf980>
  414e20:	mov	x0, x24
  414e24:	add	x2, sp, #0x100
  414e28:	add	x1, sp, #0xf8
  414e2c:	bl	437018 <warn@@Base+0x480>
  414e30:	ldp	x3, x4, [sp, #248]
  414e34:	b	4136b4 <ferror@plt+0xfe14>
  414e38:	add	x1, sp, #0xf8
  414e3c:	mov	x0, x28
  414e40:	add	x2, sp, #0xe0
  414e44:	bl	437018 <warn@@Base+0x480>
  414e48:	cmp	x19, #0x14
  414e4c:	ldr	x1, [sp, #224]
  414e50:	ldr	x0, [sp, #248]
  414e54:	b.ne	41394c <ferror@plt+0x100ac>  // b.any
  414e58:	ldr	x2, [sp, #168]
  414e5c:	adds	x1, x2, x1
  414e60:	b.cc	41394c <ferror@plt+0x100ac>  // b.lo, b.ul, b.last
  414e64:	add	x0, x0, #0x1
  414e68:	str	x0, [sp, #248]
  414e6c:	b	41394c <ferror@plt+0x100ac>
  414e70:	mov	x0, x28
  414e74:	add	x2, sp, #0xf0
  414e78:	add	x1, sp, #0xe8
  414e7c:	bl	437018 <warn@@Base+0x480>
  414e80:	b	4136a0 <ferror@plt+0xfe00>
  414e84:	mov	x0, x28
  414e88:	add	x1, sp, #0xf8
  414e8c:	add	x2, sp, #0xe0
  414e90:	bl	437018 <warn@@Base+0x480>
  414e94:	ldr	x1, [sp, #224]
  414e98:	ldr	x0, [sp, #248]
  414e9c:	b	41381c <ferror@plt+0xff7c>
  414ea0:	mov	x6, x1
  414ea4:	mov	x0, x2
  414ea8:	stp	x3, x4, [sp, #232]
  414eac:	stp	x1, x2, [sp, #248]
  414eb0:	mov	x1, x3
  414eb4:	mov	x2, x4
  414eb8:	mov	x3, x6
  414ebc:	mov	x4, x0
  414ec0:	b	4136d0 <ferror@plt+0xfe30>
  414ec4:	adrp	x1, 440000 <warn@@Base+0x9468>
  414ec8:	add	x1, x1, #0x228
  414ecc:	mov	w2, #0x5                   	// #5
  414ed0:	mov	x0, #0x0                   	// #0
  414ed4:	bl	403700 <dcgettext@plt>
  414ed8:	bl	4037a0 <printf@plt>
  414edc:	ldp	x19, x20, [sp, #80]
  414ee0:	b	413220 <ferror@plt+0xf980>
  414ee4:	mov	w2, #0x5                   	// #5
  414ee8:	adrp	x1, 43f000 <warn@@Base+0x8468>
  414eec:	mov	x0, #0x0                   	// #0
  414ef0:	add	x1, x1, #0xc78
  414ef4:	bl	403700 <dcgettext@plt>
  414ef8:	mov	x19, x0
  414efc:	ldr	x1, [sp, #224]
  414f00:	mov	w2, #0x0                   	// #0
  414f04:	adrp	x0, 43c000 <warn@@Base+0x5468>
  414f08:	add	x0, x0, #0x550
  414f0c:	bl	40b9b8 <ferror@plt+0x8118>
  414f10:	mov	x1, x0
  414f14:	mov	x0, x19
  414f18:	bl	4037a0 <printf@plt>
  414f1c:	ldp	x19, x20, [sp, #80]
  414f20:	b	413220 <ferror@plt+0xf980>
  414f24:	adrp	x1, 43f000 <warn@@Base+0x8468>
  414f28:	add	x1, x1, #0xc08
  414f2c:	mov	w2, #0x5                   	// #5
  414f30:	mov	x0, #0x0                   	// #0
  414f34:	bl	403700 <dcgettext@plt>
  414f38:	bl	4037a0 <printf@plt>
  414f3c:	ldp	x19, x20, [sp, #80]
  414f40:	b	413220 <ferror@plt+0xf980>
  414f44:	adrp	x1, 43f000 <warn@@Base+0x8468>
  414f48:	add	x1, x1, #0xc28
  414f4c:	mov	w2, #0x5                   	// #5
  414f50:	mov	x0, #0x0                   	// #0
  414f54:	bl	403700 <dcgettext@plt>
  414f58:	bl	4037a0 <printf@plt>
  414f5c:	ldp	x19, x20, [sp, #80]
  414f60:	b	413220 <ferror@plt+0xf980>
  414f64:	adrp	x0, 440000 <warn@@Base+0x9468>
  414f68:	add	x0, x0, #0x1d8
  414f6c:	bl	4037a0 <printf@plt>
  414f70:	ldp	x19, x20, [sp, #80]
  414f74:	b	413220 <ferror@plt+0xf980>
  414f78:	adrp	x0, 440000 <warn@@Base+0x9468>
  414f7c:	add	x0, x0, #0x4e8
  414f80:	bl	4037a0 <printf@plt>
  414f84:	ldr	w2, [sp, #320]
  414f88:	mov	w1, w20
  414f8c:	ldr	w3, [sp, #328]
  414f90:	mov	x0, x25
  414f94:	ldr	x5, [sp, #168]
  414f98:	ldr	x4, [sp, #224]
  414f9c:	ldr	x6, [sp, #352]
  414fa0:	bl	40f728 <ferror@plt+0xbe88>
  414fa4:	mov	w0, #0x29                  	// #41
  414fa8:	bl	403800 <putchar@plt>
  414fac:	ldp	x19, x20, [sp, #80]
  414fb0:	b	413220 <ferror@plt+0xf980>
  414fb4:	adrp	x0, 440000 <warn@@Base+0x9468>
  414fb8:	add	x0, x0, #0x200
  414fbc:	bl	4037a0 <printf@plt>
  414fc0:	ldp	x19, x20, [sp, #80]
  414fc4:	b	413220 <ferror@plt+0xf980>
  414fc8:	adrp	x0, 440000 <warn@@Base+0x9468>
  414fcc:	add	x0, x0, #0x3a0
  414fd0:	bl	4037a0 <printf@plt>
  414fd4:	ldp	x19, x20, [sp, #80]
  414fd8:	b	413220 <ferror@plt+0xf980>
  414fdc:	adrp	x1, 43e000 <warn@@Base+0x7468>
  414fe0:	add	x1, x1, #0xca0
  414fe4:	mov	w2, #0x5                   	// #5
  414fe8:	mov	x0, #0x0                   	// #0
  414fec:	bl	403700 <dcgettext@plt>
  414ff0:	bl	4365c0 <error@@Base>
  414ff4:	b	414114 <ferror@plt+0x10874>
  414ff8:	cmp	w0, #0x86
  414ffc:	b.hi	413bec <ferror@plt+0x1034c>  // b.pmore
  415000:	adrp	x1, 445000 <warn@@Base+0xe468>
  415004:	add	x1, x1, #0x7f8
  415008:	ldrh	w1, [x1, w0, uxtw #1]
  41500c:	adr	x2, 415018 <ferror@plt+0x11778>
  415010:	add	x1, x2, w1, sxth #2
  415014:	br	x1
  415018:	adrp	x1, 43f000 <warn@@Base+0x8468>
  41501c:	add	x1, x1, #0xb10
  415020:	mov	w2, #0x5                   	// #5
  415024:	mov	x0, #0x0                   	// #0
  415028:	bl	403700 <dcgettext@plt>
  41502c:	bl	436b98 <warn@@Base>
  415030:	b	412f00 <ferror@plt+0xf660>
  415034:	adrp	x1, 440000 <warn@@Base+0x9468>
  415038:	add	x1, x1, #0x320
  41503c:	mov	w2, #0x5                   	// #5
  415040:	mov	x0, #0x0                   	// #0
  415044:	bl	403700 <dcgettext@plt>
  415048:	bl	4037a0 <printf@plt>
  41504c:	ldp	x19, x20, [sp, #80]
  415050:	b	413220 <ferror@plt+0xf980>
  415054:	adrp	x1, 440000 <warn@@Base+0x9468>
  415058:	add	x1, x1, #0x368
  41505c:	mov	w2, #0x5                   	// #5
  415060:	mov	x0, #0x0                   	// #0
  415064:	bl	403700 <dcgettext@plt>
  415068:	bl	4037a0 <printf@plt>
  41506c:	ldp	x19, x20, [sp, #80]
  415070:	b	413220 <ferror@plt+0xf980>
  415074:	adrp	x1, 43f000 <warn@@Base+0x8468>
  415078:	add	x1, x1, #0xf20
  41507c:	mov	w2, #0x5                   	// #5
  415080:	mov	x0, #0x0                   	// #0
  415084:	bl	403700 <dcgettext@plt>
  415088:	bl	4037a0 <printf@plt>
  41508c:	ldp	x19, x20, [sp, #80]
  415090:	b	413220 <ferror@plt+0xf980>
  415094:	adrp	x24, 442000 <warn@@Base+0xb468>
  415098:	add	x24, x24, #0x270
  41509c:	b	414378 <ferror@plt+0x10ad8>
  4150a0:	adrp	x1, 440000 <warn@@Base+0x9468>
  4150a4:	add	x1, x1, #0x338
  4150a8:	mov	w2, #0x5                   	// #5
  4150ac:	mov	x0, #0x0                   	// #0
  4150b0:	bl	403700 <dcgettext@plt>
  4150b4:	bl	4037a0 <printf@plt>
  4150b8:	ldp	x19, x20, [sp, #80]
  4150bc:	b	413220 <ferror@plt+0xf980>
  4150c0:	ldr	w5, [sp, #328]
  4150c4:	mov	x3, x20
  4150c8:	ldr	x0, [sp, #184]
  4150cc:	mov	x2, x22
  4150d0:	ldr	x4, [sp, #320]
  4150d4:	add	x1, x0, x1
  4150d8:	add	x6, sp, #0x100
  4150dc:	mov	w7, #0x0                   	// #0
  4150e0:	str	wzr, [sp, #256]
  4150e4:	bl	4127b8 <ferror@plt+0xef18>
  4150e8:	ldr	w2, [sp, #180]
  4150ec:	adrp	x0, 467000 <_bfd_std_section+0x120>
  4150f0:	add	x0, x0, #0x4f8
  4150f4:	ldr	w1, [sp, #256]
  4150f8:	add	x0, x0, #0x600
  4150fc:	ldp	x19, x20, [sp, #80]
  415100:	str	w1, [x0, w2, sxtw #2]
  415104:	b	413220 <ferror@plt+0xf980>
  415108:	mov	x0, #0x18                  	// #24
  41510c:	bl	4032a0 <xmalloc@plt>
  415110:	ldr	x2, [x24, #1528]
  415114:	sub	x1, x28, #0x8
  415118:	mov	w3, #0x2                   	// #2
  41511c:	ldp	x19, x20, [sp, #80]
  415120:	str	w3, [x0]
  415124:	stp	x1, x2, [x0, #8]
  415128:	str	x0, [x24, #1528]
  41512c:	b	413220 <ferror@plt+0xf980>
  415130:	add	w1, w2, #0x400
  415134:	add	w19, w2, #0x400
  415138:	lsl	x1, x1, #3
  41513c:	bl	4031f0 <xrealloc@plt>
  415140:	ldr	x2, [sp, #336]
  415144:	ldr	x1, [sp, #336]
  415148:	ldr	w1, [x1, #96]
  41514c:	str	x0, [x2, #88]
  415150:	str	w19, [x2, #100]
  415154:	b	4149fc <ferror@plt+0x1115c>
  415158:	adrp	x1, 440000 <warn@@Base+0x9468>
  41515c:	add	x1, x1, #0x180
  415160:	mov	w2, #0x5                   	// #5
  415164:	mov	x0, #0x0                   	// #0
  415168:	bl	403700 <dcgettext@plt>
  41516c:	bl	4037a0 <printf@plt>
  415170:	ldp	x19, x20, [sp, #80]
  415174:	b	413220 <ferror@plt+0xf980>
  415178:	adrp	x0, 440000 <warn@@Base+0x9468>
  41517c:	add	x0, x0, #0x288
  415180:	bl	4037a0 <printf@plt>
  415184:	ldp	x19, x20, [sp, #80]
  415188:	b	413220 <ferror@plt+0xf980>
  41518c:	adrp	x0, 440000 <warn@@Base+0x9468>
  415190:	add	x0, x0, #0x248
  415194:	bl	4037a0 <printf@plt>
  415198:	ldp	x19, x20, [sp, #80]
  41519c:	b	413220 <ferror@plt+0xf980>
  4151a0:	adrp	x0, 440000 <warn@@Base+0x9468>
  4151a4:	add	x0, x0, #0x268
  4151a8:	bl	4037a0 <printf@plt>
  4151ac:	ldp	x19, x20, [sp, #80]
  4151b0:	b	413220 <ferror@plt+0xf980>
  4151b4:	ldr	x0, [sp, #224]
  4151b8:	mov	w3, #0x0                   	// #0
  4151bc:	ldr	x2, [sp, #320]
  4151c0:	ldr	x1, [sp, #360]
  4151c4:	bl	40baa8 <ferror@plt+0x8208>
  4151c8:	mov	x23, x0
  4151cc:	mov	x0, #0x18                  	// #24
  4151d0:	bl	4032a0 <xmalloc@plt>
  4151d4:	ldr	x1, [x24, #1528]
  4151d8:	str	x0, [x24, #1528]
  4151dc:	str	wzr, [x0]
  4151e0:	stp	x23, x1, [x0, #8]
  4151e4:	b	412f00 <ferror@plt+0xf660>
  4151e8:	ldr	x0, [sp, #224]
  4151ec:	bl	40d940 <ferror@plt+0xa0a0>
  4151f0:	b	4151c8 <ferror@plt+0x11928>
  4151f4:	mov	x0, #0x18                  	// #24
  4151f8:	bl	4032a0 <xmalloc@plt>
  4151fc:	ldr	x1, [x24, #1528]
  415200:	str	x0, [x24, #1528]
  415204:	str	wzr, [x0]
  415208:	str	x27, [x0, #8]
  41520c:	str	x1, [x0, #16]
  415210:	b	412f00 <ferror@plt+0xf660>
  415214:	adrp	x1, 43f000 <warn@@Base+0x8468>
  415218:	add	x1, x1, #0xb98
  41521c:	mov	w2, #0x5                   	// #5
  415220:	mov	x0, #0x0                   	// #0
  415224:	bl	403700 <dcgettext@plt>
  415228:	bl	436b98 <warn@@Base>
  41522c:	ldp	x19, x20, [sp, #80]
  415230:	b	413220 <ferror@plt+0xf980>
  415234:	adrp	x1, 43f000 <warn@@Base+0x8468>
  415238:	add	x1, x1, #0xbe0
  41523c:	mov	w2, #0x5                   	// #5
  415240:	mov	x0, #0x0                   	// #0
  415244:	bl	403700 <dcgettext@plt>
  415248:	mov	x20, x0
  41524c:	mov	x0, x19
  415250:	bl	40dc30 <ferror@plt+0xa390>
  415254:	mov	x19, x0
  415258:	mov	x0, #0x1b                  	// #27
  41525c:	bl	40db90 <ferror@plt+0xa2f0>
  415260:	mov	x2, x0
  415264:	mov	x1, x19
  415268:	mov	x0, x20
  41526c:	bl	436b98 <warn@@Base>
  415270:	ldp	x19, x20, [sp, #80]
  415274:	b	413220 <ferror@plt+0xf980>
  415278:	mov	x0, #0x18                  	// #24
  41527c:	bl	4032a0 <xmalloc@plt>
  415280:	ldr	x1, [x24, #1528]
  415284:	mov	w2, #0x1                   	// #1
  415288:	ldp	x19, x20, [sp, #80]
  41528c:	str	w2, [x0]
  415290:	stp	x27, x1, [x0, #8]
  415294:	str	x0, [x24, #1528]
  415298:	b	413220 <ferror@plt+0xf980>
  41529c:	ldr	x0, [sp, #224]
  4152a0:	bl	40da20 <ferror@plt+0xa180>
  4152a4:	mov	x19, x0
  4152a8:	mov	x0, #0x18                  	// #24
  4152ac:	bl	4032a0 <xmalloc@plt>
  4152b0:	ldr	x1, [x24, #1528]
  4152b4:	str	w23, [x0]
  4152b8:	stp	x19, x1, [x0, #8]
  4152bc:	ldp	x19, x20, [sp, #80]
  4152c0:	str	x0, [x24, #1528]
  4152c4:	b	413220 <ferror@plt+0xf980>
  4152c8:	mov	w2, #0x5                   	// #5
  4152cc:	adrp	x1, 43f000 <warn@@Base+0x8468>
  4152d0:	mov	x0, #0x0                   	// #0
  4152d4:	add	x1, x1, #0xad0
  4152d8:	stp	x5, x4, [sp, #208]
  4152dc:	bl	403700 <dcgettext@plt>
  4152e0:	mov	w2, #0x0                   	// #0
  4152e4:	ldr	x5, [sp, #208]
  4152e8:	ldr	x3, [x25, #4160]
  4152ec:	mov	x1, x5
  4152f0:	mov	x25, x0
  4152f4:	mov	x0, x24
  4152f8:	str	x3, [sp, #200]
  4152fc:	bl	40b9b8 <ferror@plt+0x8118>
  415300:	mov	x2, x0
  415304:	ldr	x3, [sp, #200]
  415308:	mov	x0, x25
  41530c:	mov	x1, x3
  415310:	bl	436b98 <warn@@Base>
  415314:	adrp	x3, 43f000 <warn@@Base+0x8468>
  415318:	add	x3, x3, #0x850
  41531c:	ldr	x4, [sp, #216]
  415320:	b	4144a0 <ferror@plt+0x10c00>
  415324:	adrp	x0, 440000 <warn@@Base+0x9468>
  415328:	add	x0, x0, #0x3b0
  41532c:	bl	403450 <puts@plt>
  415330:	adrp	x1, 440000 <warn@@Base+0x9468>
  415334:	add	x1, x1, #0x3f0
  415338:	mov	w2, #0x5                   	// #5
  41533c:	mov	x0, #0x0                   	// #0
  415340:	bl	403700 <dcgettext@plt>
  415344:	bl	436b98 <warn@@Base>
  415348:	ldp	x19, x20, [sp, #80]
  41534c:	b	413220 <ferror@plt+0xf980>
  415350:	adrp	x1, 43e000 <warn@@Base+0x7468>
  415354:	add	x1, x1, #0xca0
  415358:	mov	w2, #0x5                   	// #5
  41535c:	mov	x0, #0x0                   	// #0
  415360:	bl	403700 <dcgettext@plt>
  415364:	bl	4365c0 <error@@Base>
  415368:	b	414d70 <ferror@plt+0x114d0>
  41536c:	adrp	x1, 440000 <warn@@Base+0x9468>
  415370:	add	x1, x1, #0x2c0
  415374:	mov	w2, #0x5                   	// #5
  415378:	mov	x0, #0x0                   	// #0
  41537c:	bl	403700 <dcgettext@plt>
  415380:	bl	4037a0 <printf@plt>
  415384:	ldp	x19, x20, [sp, #80]
  415388:	b	413220 <ferror@plt+0xf980>
  41538c:	sub	x0, x0, #0x40
  415390:	cmp	x0, #0xbf
  415394:	b.hi	41536c <ferror@plt+0x11acc>  // b.pmore
  415398:	adrp	x1, 440000 <warn@@Base+0x9468>
  41539c:	add	x1, x1, #0x2b0
  4153a0:	mov	w2, #0x5                   	// #5
  4153a4:	mov	x0, #0x0                   	// #0
  4153a8:	bl	403700 <dcgettext@plt>
  4153ac:	bl	4037a0 <printf@plt>
  4153b0:	ldp	x19, x20, [sp, #80]
  4153b4:	b	413220 <ferror@plt+0xf980>
  4153b8:	adrp	x1, 43e000 <warn@@Base+0x7468>
  4153bc:	add	x1, x1, #0xcb8
  4153c0:	mov	w2, #0x5                   	// #5
  4153c4:	mov	x0, #0x0                   	// #0
  4153c8:	bl	403700 <dcgettext@plt>
  4153cc:	bl	4365c0 <error@@Base>
  4153d0:	b	414d70 <ferror@plt+0x114d0>
  4153d4:	adrp	x1, 43f000 <warn@@Base+0x8468>
  4153d8:	mov	w2, #0x5                   	// #5
  4153dc:	add	x1, x1, #0xab0
  4153e0:	str	x4, [sp, #200]
  4153e4:	bl	403700 <dcgettext@plt>
  4153e8:	mov	x3, x0
  4153ec:	ldr	x4, [sp, #200]
  4153f0:	b	4144a0 <ferror@plt+0x10c00>
  4153f4:	adrp	x0, 440000 <warn@@Base+0x9468>
  4153f8:	add	x0, x0, #0x78
  4153fc:	bl	4037a0 <printf@plt>
  415400:	ldp	x19, x20, [sp, #80]
  415404:	b	413220 <ferror@plt+0xf980>
  415408:	adrp	x0, 440000 <warn@@Base+0x9468>
  41540c:	add	x0, x0, #0x60
  415410:	bl	4037a0 <printf@plt>
  415414:	ldp	x19, x20, [sp, #80]
  415418:	b	413220 <ferror@plt+0xf980>
  41541c:	adrp	x0, 440000 <warn@@Base+0x9468>
  415420:	add	x0, x0, #0x48
  415424:	bl	4037a0 <printf@plt>
  415428:	ldp	x19, x20, [sp, #80]
  41542c:	b	413220 <ferror@plt+0xf980>
  415430:	adrp	x0, 440000 <warn@@Base+0x9468>
  415434:	add	x0, x0, #0x30
  415438:	bl	4037a0 <printf@plt>
  41543c:	ldp	x19, x20, [sp, #80]
  415440:	b	413220 <ferror@plt+0xf980>
  415444:	adrp	x0, 440000 <warn@@Base+0x9468>
  415448:	add	x0, x0, #0x20
  41544c:	bl	4037a0 <printf@plt>
  415450:	ldp	x19, x20, [sp, #80]
  415454:	b	413220 <ferror@plt+0xf980>
  415458:	adrp	x0, 440000 <warn@@Base+0x9468>
  41545c:	add	x0, x0, #0x8
  415460:	bl	4037a0 <printf@plt>
  415464:	ldp	x19, x20, [sp, #80]
  415468:	b	413220 <ferror@plt+0xf980>
  41546c:	adrp	x0, 43f000 <warn@@Base+0x8468>
  415470:	add	x0, x0, #0xff8
  415474:	bl	4037a0 <printf@plt>
  415478:	ldp	x19, x20, [sp, #80]
  41547c:	b	413220 <ferror@plt+0xf980>
  415480:	adrp	x0, 43f000 <warn@@Base+0x8468>
  415484:	add	x0, x0, #0xff0
  415488:	bl	4037a0 <printf@plt>
  41548c:	ldp	x19, x20, [sp, #80]
  415490:	b	413220 <ferror@plt+0xf980>
  415494:	adrp	x0, 43f000 <warn@@Base+0x8468>
  415498:	add	x0, x0, #0xfe8
  41549c:	bl	4037a0 <printf@plt>
  4154a0:	ldp	x19, x20, [sp, #80]
  4154a4:	b	413220 <ferror@plt+0xf980>
  4154a8:	adrp	x0, 43f000 <warn@@Base+0x8468>
  4154ac:	add	x0, x0, #0xfd0
  4154b0:	bl	4037a0 <printf@plt>
  4154b4:	ldp	x19, x20, [sp, #80]
  4154b8:	b	413220 <ferror@plt+0xf980>
  4154bc:	adrp	x0, 43f000 <warn@@Base+0x8468>
  4154c0:	add	x0, x0, #0xf58
  4154c4:	bl	4037a0 <printf@plt>
  4154c8:	ldp	x19, x20, [sp, #80]
  4154cc:	b	413220 <ferror@plt+0xf980>
  4154d0:	adrp	x0, 43f000 <warn@@Base+0x8468>
  4154d4:	add	x0, x0, #0xfb8
  4154d8:	bl	4037a0 <printf@plt>
  4154dc:	ldp	x19, x20, [sp, #80]
  4154e0:	b	413220 <ferror@plt+0xf980>
  4154e4:	adrp	x0, 43f000 <warn@@Base+0x8468>
  4154e8:	add	x0, x0, #0xfa8
  4154ec:	bl	4037a0 <printf@plt>
  4154f0:	ldp	x19, x20, [sp, #80]
  4154f4:	b	413220 <ferror@plt+0xf980>
  4154f8:	adrp	x0, 43f000 <warn@@Base+0x8468>
  4154fc:	add	x0, x0, #0xf98
  415500:	bl	4037a0 <printf@plt>
  415504:	ldp	x19, x20, [sp, #80]
  415508:	b	413220 <ferror@plt+0xf980>
  41550c:	adrp	x0, 43f000 <warn@@Base+0x8468>
  415510:	add	x0, x0, #0xf80
  415514:	bl	4037a0 <printf@plt>
  415518:	ldp	x19, x20, [sp, #80]
  41551c:	b	413220 <ferror@plt+0xf980>
  415520:	adrp	x0, 43f000 <warn@@Base+0x8468>
  415524:	add	x0, x0, #0xf68
  415528:	bl	4037a0 <printf@plt>
  41552c:	ldp	x19, x20, [sp, #80]
  415530:	b	413220 <ferror@plt+0xf980>
  415534:	adrp	x0, 43f000 <warn@@Base+0x8468>
  415538:	add	x0, x0, #0xf40
  41553c:	bl	4037a0 <printf@plt>
  415540:	ldp	x19, x20, [sp, #80]
  415544:	b	413220 <ferror@plt+0xf980>
  415548:	adrp	x0, 43f000 <warn@@Base+0x8468>
  41554c:	add	x0, x0, #0xf30
  415550:	bl	4037a0 <printf@plt>
  415554:	ldp	x19, x20, [sp, #80]
  415558:	b	413220 <ferror@plt+0xf980>
  41555c:	adrp	x0, 43f000 <warn@@Base+0x8468>
  415560:	add	x0, x0, #0xf20
  415564:	bl	4037a0 <printf@plt>
  415568:	ldp	x19, x20, [sp, #80]
  41556c:	b	413220 <ferror@plt+0xf980>
  415570:	adrp	x0, 43f000 <warn@@Base+0x8468>
  415574:	add	x0, x0, #0xf10
  415578:	bl	4037a0 <printf@plt>
  41557c:	ldp	x19, x20, [sp, #80]
  415580:	b	413220 <ferror@plt+0xf980>
  415584:	adrp	x0, 43f000 <warn@@Base+0x8468>
  415588:	add	x0, x0, #0xf00
  41558c:	bl	4037a0 <printf@plt>
  415590:	ldp	x19, x20, [sp, #80]
  415594:	b	413220 <ferror@plt+0xf980>
  415598:	adrp	x0, 43f000 <warn@@Base+0x8468>
  41559c:	add	x0, x0, #0xef8
  4155a0:	bl	4037a0 <printf@plt>
  4155a4:	ldp	x19, x20, [sp, #80]
  4155a8:	b	413220 <ferror@plt+0xf980>
  4155ac:	adrp	x0, 43f000 <warn@@Base+0x8468>
  4155b0:	add	x0, x0, #0xee8
  4155b4:	bl	4037a0 <printf@plt>
  4155b8:	ldp	x19, x20, [sp, #80]
  4155bc:	b	413220 <ferror@plt+0xf980>
  4155c0:	adrp	x0, 43f000 <warn@@Base+0x8468>
  4155c4:	add	x0, x0, #0xed8
  4155c8:	bl	4037a0 <printf@plt>
  4155cc:	ldp	x19, x20, [sp, #80]
  4155d0:	b	413220 <ferror@plt+0xf980>
  4155d4:	adrp	x0, 43f000 <warn@@Base+0x8468>
  4155d8:	add	x0, x0, #0xec0
  4155dc:	bl	4037a0 <printf@plt>
  4155e0:	ldp	x19, x20, [sp, #80]
  4155e4:	b	413220 <ferror@plt+0xf980>
  4155e8:	adrp	x0, 43f000 <warn@@Base+0x8468>
  4155ec:	add	x0, x0, #0xeb8
  4155f0:	bl	4037a0 <printf@plt>
  4155f4:	ldp	x19, x20, [sp, #80]
  4155f8:	b	413220 <ferror@plt+0xf980>
  4155fc:	adrp	x1, 43f000 <warn@@Base+0x8468>
  415600:	mov	w2, #0x5                   	// #5
  415604:	add	x1, x1, #0x9e0
  415608:	mov	x0, #0x0                   	// #0
  41560c:	bl	403700 <dcgettext@plt>
  415610:	mov	x24, x0
  415614:	b	414378 <ferror@plt+0x10ad8>
  415618:	adrp	x1, 43f000 <warn@@Base+0x8468>
  41561c:	mov	w2, #0x5                   	// #5
  415620:	add	x1, x1, #0x9f8
  415624:	mov	x0, #0x0                   	// #0
  415628:	bl	403700 <dcgettext@plt>
  41562c:	mov	x24, x0
  415630:	b	414378 <ferror@plt+0x10ad8>
  415634:	adrp	x0, 43f000 <warn@@Base+0x8468>
  415638:	add	x0, x0, #0xca0
  41563c:	bl	4037a0 <printf@plt>
  415640:	ldp	x19, x20, [sp, #80]
  415644:	b	413220 <ferror@plt+0xf980>
  415648:	adrp	x0, 43f000 <warn@@Base+0x8468>
  41564c:	add	x0, x0, #0xe70
  415650:	bl	4037a0 <printf@plt>
  415654:	ldp	x19, x20, [sp, #80]
  415658:	b	413220 <ferror@plt+0xf980>
  41565c:	adrp	x1, 440000 <warn@@Base+0x9468>
  415660:	add	x1, x1, #0xa8
  415664:	mov	w2, #0x5                   	// #5
  415668:	mov	x0, #0x0                   	// #0
  41566c:	bl	403700 <dcgettext@plt>
  415670:	bl	4037a0 <printf@plt>
  415674:	ldp	x19, x20, [sp, #80]
  415678:	b	413220 <ferror@plt+0xf980>
  41567c:	adrp	x0, 440000 <warn@@Base+0x9468>
  415680:	add	x0, x0, #0x4c0
  415684:	bl	4037a0 <printf@plt>
  415688:	ldp	x19, x20, [sp, #80]
  41568c:	b	413220 <ferror@plt+0xf980>
  415690:	sub	x0, x0, #0x8, lsl #12
  415694:	mov	x1, #0x7fff                	// #32767
  415698:	cmp	x0, x1
  41569c:	b.hi	4156e0 <ferror@plt+0x11e40>  // b.pmore
  4156a0:	mov	w2, #0x5                   	// #5
  4156a4:	adrp	x1, 43f000 <warn@@Base+0x8468>
  4156a8:	mov	x0, #0x0                   	// #0
  4156ac:	add	x1, x1, #0xe88
  4156b0:	bl	403700 <dcgettext@plt>
  4156b4:	mov	x19, x0
  4156b8:	ldr	x1, [sp, #224]
  4156bc:	mov	w2, #0x0                   	// #0
  4156c0:	adrp	x0, 43c000 <warn@@Base+0x5468>
  4156c4:	add	x0, x0, #0x550
  4156c8:	bl	40b9b8 <ferror@plt+0x8118>
  4156cc:	mov	x1, x0
  4156d0:	mov	x0, x19
  4156d4:	bl	4037a0 <printf@plt>
  4156d8:	ldp	x19, x20, [sp, #80]
  4156dc:	b	413220 <ferror@plt+0xf980>
  4156e0:	mov	w2, #0x5                   	// #5
  4156e4:	adrp	x1, 43f000 <warn@@Base+0x8468>
  4156e8:	mov	x0, #0x0                   	// #0
  4156ec:	add	x1, x1, #0xea8
  4156f0:	bl	403700 <dcgettext@plt>
  4156f4:	mov	x19, x0
  4156f8:	ldr	x1, [sp, #224]
  4156fc:	mov	w2, #0x0                   	// #0
  415700:	adrp	x0, 43c000 <warn@@Base+0x5468>
  415704:	add	x0, x0, #0x550
  415708:	bl	40b9b8 <ferror@plt+0x8118>
  41570c:	mov	x1, x0
  415710:	mov	x0, x19
  415714:	bl	4037a0 <printf@plt>
  415718:	ldp	x19, x20, [sp, #80]
  41571c:	b	413220 <ferror@plt+0xf980>
  415720:	ldp	x19, x20, [sp, #80]
  415724:	b	413220 <ferror@plt+0xf980>
  415728:	ldp	x19, x20, [sp, #80]
  41572c:	b	413220 <ferror@plt+0xf980>
  415730:	adrp	x3, 445000 <warn@@Base+0xe468>
  415734:	add	x3, x3, #0xc40
  415738:	adrp	x1, 43f000 <warn@@Base+0x8468>
  41573c:	adrp	x0, 43f000 <warn@@Base+0x8468>
  415740:	add	x3, x3, #0xa50
  415744:	add	x1, x1, #0xb58
  415748:	add	x0, x0, #0xb70
  41574c:	mov	w2, #0x9aa                 	// #2474
  415750:	bl	4037c0 <__assert_fail@plt>
  415754:	ldp	x19, x20, [sp, #80]
  415758:	b	413220 <ferror@plt+0xf980>
  41575c:	adrp	x3, 445000 <warn@@Base+0xe468>
  415760:	add	x3, x3, #0xc40
  415764:	adrp	x1, 43f000 <warn@@Base+0x8468>
  415768:	adrp	x0, 440000 <warn@@Base+0x9468>
  41576c:	add	x3, x3, #0xa70
  415770:	add	x1, x1, #0xb58
  415774:	add	x0, x0, #0x438
  415778:	mov	w2, #0x825                 	// #2085
  41577c:	bl	4037c0 <__assert_fail@plt>
  415780:	adrp	x3, 445000 <warn@@Base+0xe468>
  415784:	add	x3, x3, #0xc40
  415788:	adrp	x1, 43f000 <warn@@Base+0x8468>
  41578c:	adrp	x0, 440000 <warn@@Base+0x9468>
  415790:	add	x3, x3, #0xa70
  415794:	add	x1, x1, #0xb58
  415798:	add	x0, x0, #0x438
  41579c:	mov	w2, #0x81f                 	// #2079
  4157a0:	bl	4037c0 <__assert_fail@plt>
  4157a4:	adrp	x3, 445000 <warn@@Base+0xe468>
  4157a8:	add	x3, x3, #0xc40
  4157ac:	adrp	x1, 43f000 <warn@@Base+0x8468>
  4157b0:	adrp	x0, 440000 <warn@@Base+0x9468>
  4157b4:	add	x3, x3, #0xa70
  4157b8:	add	x1, x1, #0xb58
  4157bc:	add	x0, x0, #0x438
  4157c0:	mov	w2, #0x817                 	// #2071
  4157c4:	bl	4037c0 <__assert_fail@plt>
  4157c8:	adrp	x3, 445000 <warn@@Base+0xe468>
  4157cc:	add	x3, x3, #0xc40
  4157d0:	adrp	x1, 43f000 <warn@@Base+0x8468>
  4157d4:	adrp	x0, 440000 <warn@@Base+0x9468>
  4157d8:	add	x3, x3, #0xa70
  4157dc:	add	x1, x1, #0xb58
  4157e0:	add	x0, x0, #0x420
  4157e4:	mov	w2, #0x811                 	// #2065
  4157e8:	bl	4037c0 <__assert_fail@plt>
  4157ec:	nop
  4157f0:	sub	sp, sp, #0x1b0
  4157f4:	stp	x29, x30, [sp, #64]
  4157f8:	add	x29, sp, #0x40
  4157fc:	stp	x19, x20, [sp, #80]
  415800:	mov	w19, w2
  415804:	mov	x20, x1
  415808:	ldr	x2, [x0, #32]
  41580c:	stp	x0, x2, [sp, #208]
  415810:	ldr	x0, [x0, #48]
  415814:	stp	x21, x22, [sp, #96]
  415818:	stp	x27, x28, [sp, #144]
  41581c:	add	x28, x2, x0
  415820:	str	w4, [sp, #188]
  415824:	str	w3, [sp, #228]
  415828:	cbnz	w3, 415914 <ferror@plt+0x12074>
  41582c:	adrp	x0, 46a000 <_bfd_std_section+0x3120>
  415830:	adrp	x1, 46a000 <_bfd_std_section+0x3120>
  415834:	ldr	w0, [x0, #612]
  415838:	ldr	w1, [x1, #648]
  41583c:	orr	w0, w0, w1
  415840:	cbz	w0, 415d4c <ferror@plt+0x124ac>
  415844:	adrp	x0, 467000 <_bfd_std_section+0x120>
  415848:	add	x0, x0, #0x4f8
  41584c:	ldr	w1, [sp, #188]
  415850:	str	x0, [sp, #192]
  415854:	ldr	w0, [x0, #1512]
  415858:	orr	w0, w1, w0
  41585c:	cbnz	w0, 415d4c <ferror@plt+0x124ac>
  415860:	stp	x23, x24, [sp, #112]
  415864:	mov	w27, #0x0                   	// #0
  415868:	ldr	x23, [sp, #216]
  41586c:	cmp	x23, x28
  415870:	mov	x24, x23
  415874:	b.cs	416cb8 <ferror@plt+0x13418>  // b.hs, b.nlast
  415878:	mov	x22, #0xffffffffffff0010    	// #-65520
  41587c:	mov	x21, #0xffffffff            	// #4294967295
  415880:	movk	x22, #0x0, lsl #16
  415884:	stp	x25, x26, [sp, #128]
  415888:	adrp	x26, 46a000 <_bfd_std_section+0x3120>
  41588c:	nop
  415890:	add	x25, x24, #0x4
  415894:	cmp	x25, x28
  415898:	b.cc	4161d0 <ferror@plt+0x12930>  // b.lo, b.ul, b.last
  41589c:	sub	x1, x28, x24
  4158a0:	sub	w0, w1, #0x1
  4158a4:	cmp	w0, #0x7
  4158a8:	b.ls	4161d4 <ferror@plt+0x12934>  // b.plast
  4158ac:	mov	x25, #0x0                   	// #0
  4158b0:	adrp	x1, 440000 <warn@@Base+0x9468>
  4158b4:	add	x1, x1, #0x608
  4158b8:	mov	w2, #0x5                   	// #5
  4158bc:	mov	x0, #0x0                   	// #0
  4158c0:	bl	403700 <dcgettext@plt>
  4158c4:	mov	x1, x25
  4158c8:	mov	x19, x0
  4158cc:	mov	w2, #0x0                   	// #0
  4158d0:	adrp	x0, 43c000 <warn@@Base+0x5468>
  4158d4:	add	x0, x0, #0x550
  4158d8:	bl	40b9b8 <ferror@plt+0x8118>
  4158dc:	ldr	x2, [sp, #208]
  4158e0:	mov	x1, x0
  4158e4:	mov	x0, x19
  4158e8:	ldr	x2, [x2, #16]
  4158ec:	bl	436b98 <warn@@Base>
  4158f0:	mov	w0, #0x0                   	// #0
  4158f4:	ldp	x29, x30, [sp, #64]
  4158f8:	ldp	x19, x20, [sp, #80]
  4158fc:	ldp	x21, x22, [sp, #96]
  415900:	ldp	x23, x24, [sp, #112]
  415904:	ldp	x25, x26, [sp, #128]
  415908:	ldp	x27, x28, [sp, #144]
  41590c:	add	sp, sp, #0x1b0
  415910:	ret
  415914:	adrp	x0, 467000 <_bfd_std_section+0x120>
  415918:	add	x0, x0, #0x4f8
  41591c:	ldr	w2, [sp, #188]
  415920:	str	x0, [sp, #192]
  415924:	ldr	w0, [x0, #1512]
  415928:	orr	w0, w2, w0
  41592c:	cbz	w0, 415860 <ferror@plt+0x11fc0>
  415930:	mov	w0, w19
  415934:	bl	40d5b8 <ferror@plt+0x9d18>
  415938:	mov	w21, w19
  41593c:	ubfiz	x0, x19, #3, #32
  415940:	sub	x0, x0, x21
  415944:	adrp	x19, 465000 <memcpy@GLIBC_2.17>
  415948:	add	x19, x19, #0xbf0
  41594c:	add	x0, x19, x0, lsl #4
  415950:	ldr	x0, [x0, #32]
  415954:	cbz	x0, 41628c <ferror@plt+0x129ec>
  415958:	ldr	x0, [sp, #216]
  41595c:	str	wzr, [sp, #324]
  415960:	cmp	x0, x28
  415964:	b.cs	416c40 <ferror@plt+0x133a0>  // b.hs, b.nlast
  415968:	stp	x23, x24, [sp, #112]
  41596c:	stp	x25, x26, [sp, #128]
  415970:	lsl	x0, x21, #3
  415974:	sub	x0, x0, x21
  415978:	adrp	x1, 46a000 <_bfd_std_section+0x3120>
  41597c:	ldr	x27, [sp, #216]
  415980:	add	x1, x1, #0x2a8
  415984:	add	x0, x19, x0, lsl #4
  415988:	str	wzr, [sp, #224]
  41598c:	str	x1, [sp, #232]
  415990:	str	x0, [sp, #272]
  415994:	stp	xzr, xzr, [sp, #352]
  415998:	add	x20, x27, #0x4
  41599c:	cmp	x20, x28
  4159a0:	b.cc	415ea0 <ferror@plt+0x12600>  // b.lo, b.ul, b.last
  4159a4:	sub	x1, x28, x27
  4159a8:	sub	w0, w1, #0x1
  4159ac:	cmp	w0, #0x7
  4159b0:	b.ls	415ea4 <ferror@plt+0x12604>  // b.plast
  4159b4:	mov	x0, #0x4                   	// #4
  4159b8:	mov	x21, x0
  4159bc:	mov	w26, w0
  4159c0:	str	x0, [sp, #176]
  4159c4:	add	x3, x20, #0x2
  4159c8:	cmp	x28, x3
  4159cc:	b.ls	415f18 <ferror@plt+0x12678>  // b.plast
  4159d0:	adrp	x4, 46a000 <_bfd_std_section+0x3120>
  4159d4:	add	x4, x4, #0x2b8
  4159d8:	mov	w1, #0x2                   	// #2
  4159dc:	mov	x23, #0x0                   	// #0
  4159e0:	ldr	x2, [x4]
  4159e4:	mov	x0, x20
  4159e8:	str	x3, [sp, #200]
  4159ec:	blr	x2
  4159f0:	and	w0, w0, #0xffff
  4159f4:	ldr	x3, [sp, #200]
  4159f8:	str	w0, [sp, #168]
  4159fc:	ldr	x0, [sp, #216]
  415a00:	sub	x25, x27, x0
  415a04:	ldr	w0, [sp, #188]
  415a08:	cbz	w0, 415e8c <ferror@plt+0x125ec>
  415a0c:	ldr	x1, [sp, #192]
  415a10:	mov	x2, #0x2                   	// #2
  415a14:	ldr	w0, [x1, #2576]
  415a18:	ldr	x22, [x1, #2568]
  415a1c:	cbz	w0, 415e34 <ferror@plt+0x12594>
  415a20:	sub	w0, w0, #0x1
  415a24:	add	x0, x0, #0x1
  415a28:	add	x0, x0, x0, lsl #4
  415a2c:	add	x0, x22, x0, lsl #3
  415a30:	b	415a40 <ferror@plt+0x121a0>
  415a34:	add	x22, x22, #0x88
  415a38:	cmp	x0, x22
  415a3c:	b.eq	415e34 <ferror@plt+0x12594>  // b.none
  415a40:	add	x1, x22, #0x8
  415a44:	ldr	x1, [x1, x2, lsl #3]
  415a48:	cmp	x25, x1
  415a4c:	b.ne	415a34 <ferror@plt+0x12194>  // b.any
  415a50:	ldr	w0, [sp, #168]
  415a54:	cmp	w0, #0x4
  415a58:	b.ls	415e44 <ferror@plt+0x125a4>  // b.plast
  415a5c:	add	x5, x20, #0x3
  415a60:	cmp	x5, x28
  415a64:	b.cc	4162ec <ferror@plt+0x12a4c>  // b.lo, b.ul, b.last
  415a68:	cmp	x28, x3
  415a6c:	b.ls	415a80 <ferror@plt+0x121e0>  // b.plast
  415a70:	sub	x1, x28, x3
  415a74:	sub	w0, w1, #0x1
  415a78:	cmp	w0, #0x7
  415a7c:	b.ls	416cf8 <ferror@plt+0x13458>  // b.plast
  415a80:	add	x3, x20, #0x4
  415a84:	cmp	x28, x3
  415a88:	b.ls	4166f0 <ferror@plt+0x12e50>  // b.plast
  415a8c:	adrp	x4, 46a000 <_bfd_std_section+0x3120>
  415a90:	add	x4, x4, #0x2b8
  415a94:	mov	w24, #0x0                   	// #0
  415a98:	str	wzr, [sp, #188]
  415a9c:	mov	w1, #0x1                   	// #1
  415aa0:	ldr	x2, [x4]
  415aa4:	mov	x0, x5
  415aa8:	str	x3, [sp, #240]
  415aac:	blr	x2
  415ab0:	and	w0, w0, #0xff
  415ab4:	str	w0, [sp, #200]
  415ab8:	ldr	x0, [sp, #176]
  415abc:	ldr	x3, [sp, #240]
  415ac0:	add	x19, x3, x0
  415ac4:	cmp	x19, x28
  415ac8:	b.cc	415e60 <ferror@plt+0x125c0>  // b.lo, b.ul, b.last
  415acc:	str	xzr, [sp, #240]
  415ad0:	cmp	x3, x28
  415ad4:	b.cs	415ae8 <ferror@plt+0x12248>  // b.hs, b.nlast
  415ad8:	sub	x1, x28, x3
  415adc:	sub	w0, w1, #0x1
  415ae0:	cmp	w0, #0x7
  415ae4:	b.ls	415e64 <ferror@plt+0x125c4>  // b.plast
  415ae8:	cbz	x22, 415e7c <ferror@plt+0x125dc>
  415aec:	ldr	x0, [x22, #32]
  415af0:	str	x0, [sp, #256]
  415af4:	ldr	x0, [x22, #96]
  415af8:	str	x0, [sp, #248]
  415afc:	ldr	w0, [sp, #168]
  415b00:	cmp	w0, #0x4
  415b04:	b.hi	415e14 <ferror@plt+0x12574>  // b.pmore
  415b08:	add	x3, x19, #0x1
  415b0c:	cmp	x3, x28
  415b10:	b.cc	415df4 <ferror@plt+0x12554>  // b.lo, b.ul, b.last
  415b14:	cmp	x28, x19
  415b18:	b.ls	41673c <ferror@plt+0x12e9c>  // b.plast
  415b1c:	sub	x1, x28, x19
  415b20:	mov	w20, #0x0                   	// #0
  415b24:	sub	w0, w1, #0x1
  415b28:	cmp	w0, #0x7
  415b2c:	b.ls	415df8 <ferror@plt+0x12558>  // b.plast
  415b30:	and	w0, w26, #0xff
  415b34:	mov	w2, #0x5                   	// #5
  415b38:	mov	x19, x3
  415b3c:	adrp	x1, 440000 <warn@@Base+0x9468>
  415b40:	add	x1, x1, #0x658
  415b44:	str	w0, [sp, #200]
  415b48:	mov	x0, #0x0                   	// #0
  415b4c:	bl	403700 <dcgettext@plt>
  415b50:	mov	w2, w26
  415b54:	mov	w1, w20
  415b58:	bl	436b98 <warn@@Base>
  415b5c:	ldr	w0, [sp, #188]
  415b60:	mov	x4, #0x0                   	// #0
  415b64:	cbz	w0, 415ba8 <ferror@plt+0x12308>
  415b68:	add	x20, x19, #0x8
  415b6c:	cmp	x20, x28
  415b70:	b.ls	416644 <ferror@plt+0x12da4>  // b.plast
  415b74:	stp	xzr, xzr, [sp, #352]
  415b78:	ldr	x0, [sp, #176]
  415b7c:	add	x19, x20, x0
  415b80:	cmp	x19, x28
  415b84:	b.cc	4162d0 <ferror@plt+0x12a30>  // b.lo, b.ul, b.last
  415b88:	cmp	x20, x28
  415b8c:	mov	x4, #0x0                   	// #0
  415b90:	b.cs	415ba8 <ferror@plt+0x12308>  // b.hs, b.nlast
  415b94:	sub	x1, x28, x20
  415b98:	sub	w0, w1, #0x1
  415b9c:	cmp	w0, #0x7
  415ba0:	b.ls	4162d4 <ferror@plt+0x12a34>  // b.plast
  415ba4:	nop
  415ba8:	ldr	x0, [sp, #232]
  415bac:	add	x3, x23, x21
  415bb0:	add	x2, x25, x3
  415bb4:	ldr	x1, [x0]
  415bb8:	cmp	x2, x1
  415bbc:	b.cc	4161c4 <ferror@plt+0x12924>  // b.lo, b.ul, b.last
  415bc0:	ldr	w0, [sp, #228]
  415bc4:	cbnz	w0, 4161b4 <ferror@plt+0x12914>
  415bc8:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  415bcc:	adrp	x0, 46a000 <_bfd_std_section+0x3120>
  415bd0:	ldr	w2, [x2, #612]
  415bd4:	ldr	w0, [x0, #648]
  415bd8:	orr	w2, w2, w0
  415bdc:	cbz	w2, 415f24 <ferror@plt+0x12684>
  415be0:	ldr	x0, [sp, #192]
  415be4:	ldr	w0, [x0, #1512]
  415be8:	cbnz	w0, 415f24 <ferror@plt+0x12684>
  415bec:	ldr	w0, [sp, #188]
  415bf0:	cbnz	w0, 415c34 <ferror@plt+0x12394>
  415bf4:	ldr	x2, [sp, #192]
  415bf8:	mov	w0, #0x68                  	// #104
  415bfc:	ldr	w5, [sp, #200]
  415c00:	mov	x7, #0xffffffff            	// #4294967295
  415c04:	ldr	x9, [x2, #1504]
  415c08:	ldr	w2, [sp, #224]
  415c0c:	umull	x0, w2, w0
  415c10:	add	x2, x9, x0
  415c14:	str	x25, [x2, #16]
  415c18:	str	w5, [x9, x0]
  415c1c:	ldr	w0, [sp, #168]
  415c20:	stp	w26, w0, [x2, #4]
  415c24:	stp	xzr, x7, [x2, #24]
  415c28:	stp	x7, xzr, [x2, #40]
  415c2c:	stp	xzr, xzr, [x2, #64]
  415c30:	stp	xzr, xzr, [x2, #88]
  415c34:	ldr	w0, [sp, #228]
  415c38:	cbz	w0, 415f24 <ferror@plt+0x12684>
  415c3c:	add	x21, x25, x21
  415c40:	adds	x21, x23, x21
  415c44:	b.cs	416bec <ferror@plt+0x1334c>  // b.hs, b.nlast
  415c48:	ldr	x0, [sp, #208]
  415c4c:	ldr	x0, [x0, #48]
  415c50:	cmp	x21, x0
  415c54:	b.hi	416bec <ferror@plt+0x1334c>  // b.pmore
  415c58:	ldr	w0, [sp, #168]
  415c5c:	add	x27, x27, x3
  415c60:	sub	w0, w0, #0x2
  415c64:	and	w0, w0, #0xffff
  415c68:	cmp	w0, #0x3
  415c6c:	b.hi	4166fc <ferror@plt+0x12e5c>  // b.pmore
  415c70:	sub	w0, w24, #0x1
  415c74:	cmp	w0, #0x1
  415c78:	b.ls	41635c <ferror@plt+0x12abc>  // b.plast
  415c7c:	mov	w2, #0x5                   	// #5
  415c80:	adrp	x1, 440000 <warn@@Base+0x9468>
  415c84:	mov	x0, #0x0                   	// #0
  415c88:	add	x1, x1, #0x8c0
  415c8c:	bl	403700 <dcgettext@plt>
  415c90:	mov	x19, x0
  415c94:	mov	x1, x25
  415c98:	mov	w2, #0x0                   	// #0
  415c9c:	adrp	x0, 43c000 <warn@@Base+0x5468>
  415ca0:	add	x0, x0, #0x550
  415ca4:	bl	40b9b8 <ferror@plt+0x8118>
  415ca8:	mov	x1, x0
  415cac:	mov	w2, w24
  415cb0:	mov	x0, x19
  415cb4:	bl	436b98 <warn@@Base>
  415cb8:	ldr	w0, [sp, #224]
  415cbc:	cmp	x27, x28
  415cc0:	add	w0, w0, #0x1
  415cc4:	str	w0, [sp, #224]
  415cc8:	b.cc	415994 <ferror@plt+0x120f4>  // b.lo, b.ul, b.last
  415ccc:	ldr	w0, [sp, #228]
  415cd0:	ldp	x23, x24, [sp, #112]
  415cd4:	ldp	x25, x26, [sp, #128]
  415cd8:	cbnz	w0, 416c40 <ferror@plt+0x133a0>
  415cdc:	adrp	x0, 46a000 <_bfd_std_section+0x3120>
  415ce0:	adrp	x1, 46a000 <_bfd_std_section+0x3120>
  415ce4:	ldr	w0, [x0, #612]
  415ce8:	ldr	w1, [x1, #648]
  415cec:	orr	w0, w0, w1
  415cf0:	cbz	w0, 416b60 <ferror@plt+0x132c0>
  415cf4:	adrp	x0, 467000 <_bfd_std_section+0x120>
  415cf8:	add	x0, x0, #0x4f8
  415cfc:	ldr	w1, [sp, #188]
  415d00:	str	x0, [sp, #192]
  415d04:	ldr	w0, [x0, #1512]
  415d08:	orr	w0, w1, w0
  415d0c:	cbnz	w0, 416b60 <ferror@plt+0x132c0>
  415d10:	ldr	x1, [sp, #192]
  415d14:	ldr	w2, [sp, #324]
  415d18:	ldr	w0, [x1, #2560]
  415d1c:	cmp	w0, w2
  415d20:	csel	w0, w2, w0, cs  // cs = hs, nlast
  415d24:	str	w0, [x1, #1512]
  415d28:	ldr	w0, [sp, #228]
  415d2c:	cbz	w0, 416b60 <ferror@plt+0x132c0>
  415d30:	mov	w0, #0x1                   	// #1
  415d34:	ldp	x29, x30, [sp, #64]
  415d38:	ldp	x19, x20, [sp, #80]
  415d3c:	ldp	x21, x22, [sp, #96]
  415d40:	ldp	x27, x28, [sp, #144]
  415d44:	add	sp, sp, #0x1b0
  415d48:	ret
  415d4c:	str	wzr, [sp, #324]
  415d50:	mov	x1, x20
  415d54:	mov	w0, #0xa                   	// #10
  415d58:	bl	40d5b8 <ferror@plt+0x9d18>
  415d5c:	mov	w21, w19
  415d60:	mov	x1, x20
  415d64:	mov	w0, #0xb                   	// #11
  415d68:	bl	40d5b8 <ferror@plt+0x9d18>
  415d6c:	mov	x1, x20
  415d70:	mov	w0, #0x22                  	// #34
  415d74:	bl	40d5b8 <ferror@plt+0x9d18>
  415d78:	mov	x1, x20
  415d7c:	mov	w0, #0x23                  	// #35
  415d80:	bl	40d5b8 <ferror@plt+0x9d18>
  415d84:	mov	x1, x20
  415d88:	mov	w0, #0x24                  	// #36
  415d8c:	bl	40d5b8 <ferror@plt+0x9d18>
  415d90:	mov	x1, x20
  415d94:	mov	w0, #0x25                  	// #37
  415d98:	bl	40d5b8 <ferror@plt+0x9d18>
  415d9c:	mov	w0, w19
  415da0:	mov	x1, x20
  415da4:	bl	40d5b8 <ferror@plt+0x9d18>
  415da8:	ubfiz	x0, x19, #3, #32
  415dac:	adrp	x19, 465000 <memcpy@GLIBC_2.17>
  415db0:	sub	x0, x0, x21
  415db4:	add	x19, x19, #0xbf0
  415db8:	add	x0, x19, x0, lsl #4
  415dbc:	ldr	x0, [x0, #32]
  415dc0:	cbz	x0, 41628c <ferror@plt+0x129ec>
  415dc4:	adrp	x0, 46a000 <_bfd_std_section+0x3120>
  415dc8:	ldr	x0, [x0, #680]
  415dcc:	cbz	x0, 416bd8 <ferror@plt+0x13338>
  415dd0:	ldr	x0, [sp, #216]
  415dd4:	cmp	x0, x28
  415dd8:	b.cs	415cdc <ferror@plt+0x1243c>  // b.hs, b.nlast
  415ddc:	adrp	x0, 467000 <_bfd_std_section+0x120>
  415de0:	add	x0, x0, #0x4f8
  415de4:	stp	x23, x24, [sp, #112]
  415de8:	stp	x25, x26, [sp, #128]
  415dec:	str	x0, [sp, #192]
  415df0:	b	415970 <ferror@plt+0x120d0>
  415df4:	mov	w1, #0x1                   	// #1
  415df8:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  415dfc:	mov	x0, x19
  415e00:	mov	x19, x3
  415e04:	ldr	x2, [x2, #696]
  415e08:	blr	x2
  415e0c:	and	w0, w0, #0xff
  415e10:	str	w0, [sp, #200]
  415e14:	ldr	w0, [sp, #200]
  415e18:	sub	w0, w0, #0x2
  415e1c:	and	w0, w0, #0xff
  415e20:	cmp	w0, #0x6
  415e24:	b.ls	415b5c <ferror@plt+0x122bc>  // b.plast
  415e28:	ldr	w20, [sp, #200]
  415e2c:	mov	x3, x19
  415e30:	b	415b30 <ferror@plt+0x12290>
  415e34:	ldr	w0, [sp, #168]
  415e38:	mov	x22, #0x0                   	// #0
  415e3c:	cmp	w0, #0x4
  415e40:	b.hi	415a5c <ferror@plt+0x121bc>  // b.pmore
  415e44:	mov	w0, #0xff                  	// #255
  415e48:	str	w0, [sp, #200]
  415e4c:	ldr	x0, [sp, #176]
  415e50:	mov	w24, #0x1                   	// #1
  415e54:	add	x19, x3, x0
  415e58:	cmp	x19, x28
  415e5c:	b.cs	415acc <ferror@plt+0x1222c>  // b.hs, b.nlast
  415e60:	mov	w1, w26
  415e64:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  415e68:	mov	x0, x3
  415e6c:	ldr	x2, [x2, #696]
  415e70:	blr	x2
  415e74:	str	x0, [sp, #240]
  415e78:	cbnz	x22, 415aec <ferror@plt+0x1224c>
  415e7c:	ldr	x0, [sp, #272]
  415e80:	ldr	x0, [x0, #48]
  415e84:	stp	x0, xzr, [sp, #248]
  415e88:	b	415afc <ferror@plt+0x1225c>
  415e8c:	ldr	x1, [sp, #192]
  415e90:	mov	x2, #0x1                   	// #1
  415e94:	ldr	w0, [x1, #2592]
  415e98:	ldr	x22, [x1, #2584]
  415e9c:	b	415a1c <ferror@plt+0x1217c>
  415ea0:	mov	w1, #0x4                   	// #4
  415ea4:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  415ea8:	add	x4, x2, #0x2b8
  415eac:	mov	x0, x27
  415eb0:	str	x4, [sp, #168]
  415eb4:	ldr	x2, [x2, #696]
  415eb8:	blr	x2
  415ebc:	mov	x23, x0
  415ec0:	mov	x0, #0xffffffff            	// #4294967295
  415ec4:	cmp	x23, x0
  415ec8:	ldr	x4, [sp, #168]
  415ecc:	b.ne	416658 <ferror@plt+0x12db8>  // b.any
  415ed0:	add	x2, x27, #0xc
  415ed4:	cmp	x2, x28
  415ed8:	b.cc	4165e8 <ferror@plt+0x12d48>  // b.lo, b.ul, b.last
  415edc:	cmp	x20, x28
  415ee0:	b.cs	416a0c <ferror@plt+0x1316c>  // b.hs, b.nlast
  415ee4:	sub	x1, x28, x20
  415ee8:	sub	w0, w1, #0x1
  415eec:	cmp	w0, #0x7
  415ef0:	b.ls	4165ec <ferror@plt+0x12d4c>  // b.plast
  415ef4:	mov	x0, #0x8                   	// #8
  415ef8:	mov	x20, x2
  415efc:	str	x0, [sp, #176]
  415f00:	add	x3, x20, #0x2
  415f04:	mov	w26, w0
  415f08:	cmp	x28, x3
  415f0c:	mov	x21, #0xc                   	// #12
  415f10:	b.hi	4159d0 <ferror@plt+0x12130>  // b.pmore
  415f14:	nop
  415f18:	mov	x23, #0x0                   	// #0
  415f1c:	str	wzr, [sp, #168]
  415f20:	b	4159fc <ferror@plt+0x1215c>
  415f24:	cbnz	x1, 415c3c <ferror@plt+0x1239c>
  415f28:	mov	w2, #0x5                   	// #5
  415f2c:	adrp	x1, 440000 <warn@@Base+0x9468>
  415f30:	mov	x0, #0x0                   	// #0
  415f34:	add	x1, x1, #0x698
  415f38:	stp	x4, x3, [sp, #280]
  415f3c:	bl	403700 <dcgettext@plt>
  415f40:	mov	x7, x0
  415f44:	adrp	x20, 43c000 <warn@@Base+0x5468>
  415f48:	add	x20, x20, #0x550
  415f4c:	mov	w2, #0x0                   	// #0
  415f50:	mov	x1, x25
  415f54:	mov	x0, x20
  415f58:	str	x7, [sp, #264]
  415f5c:	bl	40b9b8 <ferror@plt+0x8118>
  415f60:	mov	x1, x0
  415f64:	ldr	x7, [sp, #264]
  415f68:	mov	x0, x7
  415f6c:	bl	4037a0 <printf@plt>
  415f70:	mov	w2, #0x5                   	// #5
  415f74:	adrp	x1, 440000 <warn@@Base+0x9468>
  415f78:	mov	x0, #0x0                   	// #0
  415f7c:	add	x1, x1, #0x6c0
  415f80:	bl	403700 <dcgettext@plt>
  415f84:	mov	x9, x0
  415f88:	mov	x1, x23
  415f8c:	mov	w2, #0x0                   	// #0
  415f90:	mov	x0, x20
  415f94:	str	x9, [sp, #264]
  415f98:	bl	40b9b8 <ferror@plt+0x8118>
  415f9c:	mov	x1, x0
  415fa0:	ldr	x9, [sp, #264]
  415fa4:	cmp	w26, #0x8
  415fa8:	adrp	x7, 440000 <warn@@Base+0x9468>
  415fac:	add	x7, x7, #0x5a0
  415fb0:	adrp	x2, 440000 <warn@@Base+0x9468>
  415fb4:	add	x2, x2, #0x5a8
  415fb8:	csel	x2, x7, x2, ne  // ne = any
  415fbc:	mov	x0, x9
  415fc0:	bl	4037a0 <printf@plt>
  415fc4:	mov	w2, #0x5                   	// #5
  415fc8:	adrp	x1, 440000 <warn@@Base+0x9468>
  415fcc:	mov	x0, #0x0                   	// #0
  415fd0:	add	x1, x1, #0x6e0
  415fd4:	bl	403700 <dcgettext@plt>
  415fd8:	ldr	w1, [sp, #168]
  415fdc:	bl	4037a0 <printf@plt>
  415fe0:	mov	w2, #0x5                   	// #5
  415fe4:	adrp	x1, 440000 <warn@@Base+0x9468>
  415fe8:	mov	x0, #0x0                   	// #0
  415fec:	add	x1, x1, #0x6f8
  415ff0:	bl	403700 <dcgettext@plt>
  415ff4:	mov	x26, x0
  415ff8:	ldr	x1, [sp, #240]
  415ffc:	mov	w2, #0x0                   	// #0
  416000:	mov	x0, x20
  416004:	bl	40b9b8 <ferror@plt+0x8118>
  416008:	mov	x1, x0
  41600c:	mov	x0, x26
  416010:	bl	4037a0 <printf@plt>
  416014:	mov	w2, #0x5                   	// #5
  416018:	adrp	x1, 440000 <warn@@Base+0x9468>
  41601c:	mov	x0, #0x0                   	// #0
  416020:	add	x1, x1, #0x710
  416024:	bl	403700 <dcgettext@plt>
  416028:	ldr	w1, [sp, #200]
  41602c:	bl	4037a0 <printf@plt>
  416030:	ldr	w0, [sp, #188]
  416034:	ldp	x4, x3, [sp, #280]
  416038:	cbnz	w0, 416ad0 <ferror@plt+0x13230>
  41603c:	cbz	x22, 415c3c <ferror@plt+0x1239c>
  416040:	adrp	x1, 440000 <warn@@Base+0x9468>
  416044:	add	x1, x1, #0x758
  416048:	mov	w2, #0x5                   	// #5
  41604c:	mov	x0, #0x0                   	// #0
  416050:	str	x3, [sp, #280]
  416054:	bl	403700 <dcgettext@plt>
  416058:	bl	4037a0 <printf@plt>
  41605c:	mov	w2, #0x5                   	// #5
  416060:	adrp	x1, 440000 <warn@@Base+0x9468>
  416064:	mov	x0, #0x0                   	// #0
  416068:	add	x1, x1, #0x778
  41606c:	bl	403700 <dcgettext@plt>
  416070:	mov	x26, x0
  416074:	ldr	x1, [x22, #32]
  416078:	mov	w2, #0x0                   	// #0
  41607c:	mov	x0, x20
  416080:	bl	40b9b8 <ferror@plt+0x8118>
  416084:	mov	x4, x0
  416088:	ldr	x1, [x22, #96]
  41608c:	mov	w2, #0x0                   	// #0
  416090:	mov	x0, x20
  416094:	str	x4, [sp, #264]
  416098:	bl	40b9b8 <ferror@plt+0x8118>
  41609c:	mov	x2, x0
  4160a0:	ldr	x4, [sp, #264]
  4160a4:	mov	x0, x26
  4160a8:	mov	x1, x4
  4160ac:	bl	4037a0 <printf@plt>
  4160b0:	mov	w2, #0x5                   	// #5
  4160b4:	adrp	x1, 440000 <warn@@Base+0x9468>
  4160b8:	mov	x0, #0x0                   	// #0
  4160bc:	add	x1, x1, #0x7a8
  4160c0:	bl	403700 <dcgettext@plt>
  4160c4:	mov	x26, x0
  4160c8:	ldr	x1, [x22, #40]
  4160cc:	mov	w2, #0x0                   	// #0
  4160d0:	mov	x0, x20
  4160d4:	bl	40b9b8 <ferror@plt+0x8118>
  4160d8:	mov	x4, x0
  4160dc:	ldr	x1, [x22, #104]
  4160e0:	mov	w2, #0x0                   	// #0
  4160e4:	mov	x0, x20
  4160e8:	str	x4, [sp, #264]
  4160ec:	bl	40b9b8 <ferror@plt+0x8118>
  4160f0:	mov	x2, x0
  4160f4:	ldr	x4, [sp, #264]
  4160f8:	mov	x0, x26
  4160fc:	mov	x1, x4
  416100:	bl	4037a0 <printf@plt>
  416104:	mov	w2, #0x5                   	// #5
  416108:	adrp	x1, 440000 <warn@@Base+0x9468>
  41610c:	mov	x0, #0x0                   	// #0
  416110:	add	x1, x1, #0x7d8
  416114:	bl	403700 <dcgettext@plt>
  416118:	mov	x26, x0
  41611c:	ldr	x1, [x22, #48]
  416120:	mov	w2, #0x0                   	// #0
  416124:	mov	x0, x20
  416128:	bl	40b9b8 <ferror@plt+0x8118>
  41612c:	mov	x4, x0
  416130:	ldr	x1, [x22, #112]
  416134:	mov	w2, #0x0                   	// #0
  416138:	mov	x0, x20
  41613c:	str	x4, [sp, #264]
  416140:	bl	40b9b8 <ferror@plt+0x8118>
  416144:	mov	x2, x0
  416148:	ldr	x4, [sp, #264]
  41614c:	mov	x0, x26
  416150:	mov	x1, x4
  416154:	bl	4037a0 <printf@plt>
  416158:	mov	w2, #0x5                   	// #5
  41615c:	adrp	x1, 440000 <warn@@Base+0x9468>
  416160:	mov	x0, #0x0                   	// #0
  416164:	add	x1, x1, #0x808
  416168:	bl	403700 <dcgettext@plt>
  41616c:	mov	x26, x0
  416170:	ldr	x1, [x22, #56]
  416174:	mov	w2, #0x0                   	// #0
  416178:	mov	x0, x20
  41617c:	bl	40b9b8 <ferror@plt+0x8118>
  416180:	mov	x4, x0
  416184:	ldr	x1, [x22, #120]
  416188:	mov	w2, #0x0                   	// #0
  41618c:	mov	x0, x20
  416190:	str	x4, [sp, #264]
  416194:	bl	40b9b8 <ferror@plt+0x8118>
  416198:	mov	x2, x0
  41619c:	ldr	x4, [sp, #264]
  4161a0:	mov	x0, x26
  4161a4:	mov	x1, x4
  4161a8:	bl	4037a0 <printf@plt>
  4161ac:	ldr	x3, [sp, #280]
  4161b0:	b	415c3c <ferror@plt+0x1239c>
  4161b4:	ldr	x0, [sp, #192]
  4161b8:	ldr	w0, [x0, #1512]
  4161bc:	cbnz	w0, 415c3c <ferror@plt+0x1239c>
  4161c0:	b	415bec <ferror@plt+0x1234c>
  4161c4:	ldr	x0, [sp, #216]
  4161c8:	add	x27, x0, x2
  4161cc:	b	415cb8 <ferror@plt+0x12418>
  4161d0:	mov	w1, #0x4                   	// #4
  4161d4:	ldr	x2, [x26, #696]
  4161d8:	mov	x0, x24
  4161dc:	blr	x2
  4161e0:	cmp	x0, x21
  4161e4:	b.eq	416744 <ferror@plt+0x12ea4>  // b.none
  4161e8:	add	x1, x0, x22
  4161ec:	cmp	x1, #0xe
  4161f0:	b.ls	416c5c <ferror@plt+0x133bc>  // b.plast
  4161f4:	add	x1, x0, #0x4
  4161f8:	cmp	x0, #0x0
  4161fc:	add	x24, x24, x1
  416200:	cset	w1, le
  416204:	cmp	x23, x24
  416208:	cset	w2, hi  // hi = pmore
  41620c:	orr	w1, w1, w2
  416210:	cbnz	w1, 416ce4 <ferror@plt+0x13444>
  416214:	add	w27, w27, #0x1
  416218:	cmp	x24, x28
  41621c:	b.cc	415890 <ferror@plt+0x11ff0>  // b.lo, b.ul, b.last
  416220:	str	w27, [sp, #324]
  416224:	cbz	w27, 416cb4 <ferror@plt+0x13414>
  416228:	mov	w21, #0x68                  	// #104
  41622c:	umull	x21, w27, w21
  416230:	mov	x0, x21
  416234:	bl	4032a0 <xmalloc@plt>
  416238:	mov	x2, x21
  41623c:	mov	w1, #0x0                   	// #0
  416240:	ldr	x21, [sp, #192]
  416244:	str	x0, [x21, #1504]
  416248:	bl	403290 <memset@plt>
  41624c:	ldr	w0, [sp, #228]
  416250:	str	w27, [x21, #2560]
  416254:	cbz	w0, 416cec <ferror@plt+0x1344c>
  416258:	mov	w0, w19
  41625c:	mov	x1, x20
  416260:	bl	40d5b8 <ferror@plt+0x9d18>
  416264:	mov	w21, w19
  416268:	ubfiz	x0, x19, #3, #32
  41626c:	adrp	x19, 465000 <memcpy@GLIBC_2.17>
  416270:	sub	x0, x0, x21
  416274:	add	x19, x19, #0xbf0
  416278:	add	x0, x19, x0, lsl #4
  41627c:	ldr	x0, [x0, #32]
  416280:	cbnz	x0, 415970 <ferror@plt+0x120d0>
  416284:	ldp	x23, x24, [sp, #112]
  416288:	ldp	x25, x26, [sp, #128]
  41628c:	mov	w2, #0x5                   	// #5
  416290:	adrp	x1, 440000 <warn@@Base+0x9468>
  416294:	mov	x0, #0x0                   	// #0
  416298:	add	x1, x1, #0x638
  41629c:	bl	403700 <dcgettext@plt>
  4162a0:	lsl	x1, x21, #3
  4162a4:	sub	x1, x1, x21
  4162a8:	lsl	x1, x1, #4
  4162ac:	ldr	x1, [x19, x1]
  4162b0:	bl	436b98 <warn@@Base>
  4162b4:	mov	w0, #0x0                   	// #0
  4162b8:	ldp	x29, x30, [sp, #64]
  4162bc:	ldp	x19, x20, [sp, #80]
  4162c0:	ldp	x21, x22, [sp, #96]
  4162c4:	ldp	x27, x28, [sp, #144]
  4162c8:	add	sp, sp, #0x1b0
  4162cc:	ret
  4162d0:	mov	w1, w26
  4162d4:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  4162d8:	mov	x0, x20
  4162dc:	ldr	x2, [x2, #696]
  4162e0:	blr	x2
  4162e4:	mov	x4, x0
  4162e8:	b	415ba8 <ferror@plt+0x12308>
  4162ec:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  4162f0:	add	x4, x2, #0x2b8
  4162f4:	mov	x0, x3
  4162f8:	add	x3, x20, #0x4
  4162fc:	ldr	x2, [x2, #696]
  416300:	mov	w1, #0x1                   	// #1
  416304:	str	x3, [sp, #200]
  416308:	stp	x4, x5, [sp, #240]
  41630c:	blr	x2
  416310:	cmp	w0, #0x2
  416314:	mov	x24, x0
  416318:	ldr	x3, [sp, #200]
  41631c:	cset	w0, eq  // eq = none
  416320:	str	w0, [sp, #188]
  416324:	cmp	x28, x3
  416328:	ldp	x4, x5, [sp, #240]
  41632c:	b.hi	415a9c <ferror@plt+0x121fc>  // b.pmore
  416330:	sub	x1, x28, x5
  416334:	sub	w0, w1, #0x1
  416338:	cmp	w0, #0x7
  41633c:	b.ls	415aa0 <ferror@plt+0x12200>  // b.plast
  416340:	ldr	x0, [sp, #176]
  416344:	str	wzr, [sp, #200]
  416348:	add	x19, x3, x0
  41634c:	cmp	x28, x19
  416350:	b.hi	415e60 <ferror@plt+0x125c0>  // b.pmore
  416354:	str	xzr, [sp, #240]
  416358:	b	415ae8 <ferror@plt+0x12248>
  41635c:	bl	40b958 <ferror@plt+0x80b8>
  416360:	ldp	x1, x0, [sp, #240]
  416364:	cmp	x0, x1
  416368:	b.ls	416a34 <ferror@plt+0x13194>  // b.plast
  41636c:	ldp	x2, x1, [sp, #248]
  416370:	ldr	x0, [sp, #272]
  416374:	ldr	x0, [x0, #48]
  416378:	add	x20, x1, x2
  41637c:	cmp	x20, x0
  416380:	b.hi	416b70 <ferror@plt+0x132d0>  // b.pmore
  416384:	ldr	x0, [sp, #192]
  416388:	ldr	x0, [x0, #32]
  41638c:	cbnz	x0, 4163b0 <ferror@plt+0x12b10>
  416390:	ldr	x0, [sp, #272]
  416394:	ldr	x2, [sp, #240]
  416398:	ldr	x1, [x0, #32]
  41639c:	ldr	x0, [sp, #256]
  4163a0:	add	x0, x0, x2
  4163a4:	add	x0, x1, x0
  4163a8:	add	x1, x1, x20
  4163ac:	bl	40f130 <ferror@plt+0xb890>
  4163b0:	cmp	x19, x27
  4163b4:	b.cs	415cb8 <ferror@plt+0x12418>  // b.hs, b.nlast
  4163b8:	adrp	x2, 43e000 <warn@@Base+0x7468>
  4163bc:	add	x2, x2, #0xcb8
  4163c0:	str	x2, [sp, #312]
  4163c4:	mov	w1, #0x68                  	// #104
  4163c8:	ldr	w2, [sp, #224]
  4163cc:	adrp	x0, 440000 <warn@@Base+0x9468>
  4163d0:	ldr	x26, [sp, #216]
  4163d4:	add	x0, x0, #0xb30
  4163d8:	str	x22, [sp, #240]
  4163dc:	mov	x22, x19
  4163e0:	umull	x1, w2, w1
  4163e4:	mov	w21, #0x0                   	// #0
  4163e8:	str	x0, [sp, #288]
  4163ec:	mov	w0, #0xffffffff            	// #-1
  4163f0:	str	w0, [sp, #280]
  4163f4:	str	wzr, [sp, #320]
  4163f8:	str	x1, [sp, #328]
  4163fc:	mov	x1, x27
  416400:	mov	x0, x22
  416404:	mov	w2, #0x0                   	// #0
  416408:	add	x4, sp, #0x170
  41640c:	add	x3, sp, #0x15c
  416410:	bl	40f098 <ferror@plt+0xb7f8>
  416414:	ldr	w1, [sp, #368]
  416418:	sub	x20, x22, x26
  41641c:	ldr	w2, [sp, #348]
  416420:	mov	x19, x0
  416424:	add	x22, x22, x2
  416428:	tbnz	w1, #0, 41656c <ferror@plt+0x12ccc>
  41642c:	tbnz	w1, #1, 4164bc <ferror@plt+0x12c1c>
  416430:	cbnz	x19, 4164d4 <ferror@plt+0x12c34>
  416434:	cmp	w21, #0x0
  416438:	ccmp	x28, x27, #0x0, eq  // eq = none
  41643c:	b.eq	4166a0 <ferror@plt+0x12e00>  // b.none
  416440:	ldr	w0, [sp, #228]
  416444:	sub	w19, w21, #0x1
  416448:	cbnz	w0, 4164fc <ferror@plt+0x12c5c>
  41644c:	ldr	x0, [sp, #232]
  416450:	ldr	x0, [x0]
  416454:	cmp	x0, x20
  416458:	b.hi	4164fc <ferror@plt+0x12c5c>  // b.pmore
  41645c:	adrp	x0, 465000 <memcpy@GLIBC_2.17>
  416460:	ldr	w0, [x0, #3048]
  416464:	cmp	w0, w21
  416468:	ccmn	w0, #0x1, #0x4, le
  41646c:	b.ne	4164fc <ferror@plt+0x12c5c>  // b.any
  416470:	mov	w2, #0x5                   	// #5
  416474:	adrp	x1, 440000 <warn@@Base+0x9468>
  416478:	mov	x0, #0x0                   	// #0
  41647c:	add	x1, x1, #0x9b0
  416480:	bl	403700 <dcgettext@plt>
  416484:	mov	w1, w21
  416488:	mov	x2, x20
  41648c:	mov	w21, w19
  416490:	bl	4037a0 <printf@plt>
  416494:	tbnz	w19, #31, 416504 <ferror@plt+0x12c64>
  416498:	ldr	x0, [sp, #232]
  41649c:	ldr	x0, [x0]
  4164a0:	cmp	x0, #0x0
  4164a4:	ldr	w0, [sp, #280]
  4164a8:	ccmp	w21, w0, #0x0, ne  // ne = any
  4164ac:	b.lt	41667c <ferror@plt+0x12ddc>  // b.tstop
  4164b0:	cmp	x27, x22
  4164b4:	b.hi	4163fc <ferror@plt+0x12b5c>  // b.pmore
  4164b8:	b	415cb8 <ferror@plt+0x12418>
  4164bc:	ldr	x1, [sp, #312]
  4164c0:	mov	w2, #0x5                   	// #5
  4164c4:	mov	x0, #0x0                   	// #0
  4164c8:	bl	403700 <dcgettext@plt>
  4164cc:	bl	4365c0 <error@@Base>
  4164d0:	cbz	x19, 416434 <ferror@plt+0x12b94>
  4164d4:	ldr	w0, [sp, #228]
  4164d8:	cbnz	w0, 41676c <ferror@plt+0x12ecc>
  4164dc:	ldr	x0, [sp, #232]
  4164e0:	ldr	x0, [x0]
  4164e4:	cbz	x0, 416594 <ferror@plt+0x12cf4>
  4164e8:	cmp	x0, x20
  4164ec:	b.ls	416588 <ferror@plt+0x12ce8>  // b.plast
  4164f0:	mov	w2, #0x0                   	// #0
  4164f4:	str	wzr, [sp, #248]
  4164f8:	b	416774 <ferror@plt+0x12ed4>
  4164fc:	mov	w21, w19
  416500:	tbz	w19, #31, 416498 <ferror@plt+0x12bf8>
  416504:	ldr	x0, [sp, #192]
  416508:	ldr	w0, [x0, #2596]
  41650c:	cmp	w0, #0x2
  416510:	b.hi	416498 <ferror@plt+0x12bf8>  // b.pmore
  416514:	mov	w2, #0x5                   	// #5
  416518:	adrp	x1, 440000 <warn@@Base+0x9468>
  41651c:	mov	x0, #0x0                   	// #0
  416520:	add	x1, x1, #0x9d0
  416524:	bl	403700 <dcgettext@plt>
  416528:	ldr	x1, [sp, #208]
  41652c:	ldr	x2, [x1, #16]
  416530:	mov	x1, x20
  416534:	bl	436b98 <warn@@Base>
  416538:	ldr	x1, [sp, #192]
  41653c:	ldr	w0, [x1, #2596]
  416540:	add	w0, w0, #0x1
  416544:	str	w0, [x1, #2596]
  416548:	cmp	w0, #0x3
  41654c:	b.ne	416498 <ferror@plt+0x12bf8>  // b.any
  416550:	adrp	x1, 440000 <warn@@Base+0x9468>
  416554:	add	x1, x1, #0xa18
  416558:	mov	w2, #0x5                   	// #5
  41655c:	mov	x0, #0x0                   	// #0
  416560:	bl	403700 <dcgettext@plt>
  416564:	bl	436b98 <warn@@Base>
  416568:	b	416498 <ferror@plt+0x12bf8>
  41656c:	adrp	x1, 43e000 <warn@@Base+0x7468>
  416570:	add	x1, x1, #0xca0
  416574:	mov	w2, #0x5                   	// #5
  416578:	mov	x0, #0x0                   	// #0
  41657c:	bl	403700 <dcgettext@plt>
  416580:	bl	4365c0 <error@@Base>
  416584:	b	416430 <ferror@plt+0x12b90>
  416588:	ldr	w0, [sp, #280]
  41658c:	csel	w0, w0, w21, ne  // ne = any
  416590:	str	w0, [sp, #280]
  416594:	adrp	x0, 465000 <memcpy@GLIBC_2.17>
  416598:	ldr	w0, [x0, #3048]
  41659c:	cmn	w0, #0x1
  4165a0:	cset	w23, eq  // eq = none
  4165a4:	cmp	w0, w21
  4165a8:	cset	w1, gt
  4165ac:	orr	w1, w23, w1
  4165b0:	str	w1, [sp, #248]
  4165b4:	cbz	w1, 416b48 <ferror@plt+0x132a8>
  4165b8:	mov	w2, #0x5                   	// #5
  4165bc:	adrp	x1, 440000 <warn@@Base+0x9468>
  4165c0:	mov	x0, #0x0                   	// #0
  4165c4:	add	x1, x1, #0xa58
  4165c8:	bl	403700 <dcgettext@plt>
  4165cc:	mov	x2, x20
  4165d0:	mov	x3, x19
  4165d4:	mov	w1, w21
  4165d8:	bl	4037a0 <printf@plt>
  4165dc:	mov	w2, #0x1                   	// #1
  4165e0:	str	w21, [sp, #320]
  4165e4:	b	416774 <ferror@plt+0x12ed4>
  4165e8:	mov	w1, #0x8                   	// #8
  4165ec:	ldr	x3, [x4]
  4165f0:	str	x4, [sp, #168]
  4165f4:	mov	x4, #0x8                   	// #8
  4165f8:	mov	x0, x20
  4165fc:	mov	w26, w4
  416600:	mov	x20, x2
  416604:	str	x4, [sp, #176]
  416608:	blr	x3
  41660c:	add	x3, x20, #0x2
  416610:	mov	x23, x0
  416614:	cmp	x3, x28
  416618:	mov	x21, #0xc                   	// #12
  41661c:	ldr	x4, [sp, #168]
  416620:	b.cc	416674 <ferror@plt+0x12dd4>  // b.lo, b.ul, b.last
  416624:	cmp	x20, x28
  416628:	b.cs	415f1c <ferror@plt+0x1267c>  // b.hs, b.nlast
  41662c:	sub	x1, x28, x20
  416630:	str	wzr, [sp, #168]
  416634:	sub	w0, w1, #0x1
  416638:	cmp	w0, #0x7
  41663c:	b.hi	4159fc <ferror@plt+0x1215c>  // b.pmore
  416640:	b	4159e0 <ferror@plt+0x12140>
  416644:	mov	x0, x19
  416648:	add	x2, sp, #0x168
  41664c:	add	x1, sp, #0x160
  416650:	bl	437018 <warn@@Base+0x480>
  416654:	b	415b78 <ferror@plt+0x122d8>
  416658:	mov	x0, #0x4                   	// #4
  41665c:	str	x0, [sp, #176]
  416660:	add	x3, x20, #0x2
  416664:	mov	x21, x0
  416668:	mov	w26, w0
  41666c:	cmp	x3, x28
  416670:	b.cs	416624 <ferror@plt+0x12d84>  // b.hs, b.nlast
  416674:	mov	w1, #0x2                   	// #2
  416678:	b	4159e0 <ferror@plt+0x12140>
  41667c:	ldp	x23, x24, [sp, #112]
  416680:	mov	w0, #0x1                   	// #1
  416684:	ldp	x25, x26, [sp, #128]
  416688:	ldp	x29, x30, [sp, #64]
  41668c:	ldp	x19, x20, [sp, #80]
  416690:	ldp	x21, x22, [sp, #96]
  416694:	ldp	x27, x28, [sp, #144]
  416698:	add	sp, sp, #0x1b0
  41669c:	ret
  4166a0:	mov	x0, x22
  4166a4:	cmp	x27, x22
  4166a8:	b.hi	4166bc <ferror@plt+0x12e1c>  // b.pmore
  4166ac:	b	4166c4 <ferror@plt+0x12e24>
  4166b0:	add	x0, x0, #0x1
  4166b4:	cmp	x27, x0
  4166b8:	b.eq	415cb8 <ferror@plt+0x12418>  // b.none
  4166bc:	ldrb	w1, [x0]
  4166c0:	cbz	w1, 4166b0 <ferror@plt+0x12e10>
  4166c4:	cmp	x27, x0
  4166c8:	b.eq	415cb8 <ferror@plt+0x12418>  // b.none
  4166cc:	ldr	w0, [sp, #228]
  4166d0:	cbnz	w0, 4166e8 <ferror@plt+0x12e48>
  4166d4:	ldr	x0, [sp, #232]
  4166d8:	mov	w19, #0xffffffff            	// #-1
  4166dc:	ldr	x0, [x0]
  4166e0:	cmp	x0, x20
  4166e4:	b.ls	41645c <ferror@plt+0x12bbc>  // b.plast
  4166e8:	mov	w21, #0xffffffff            	// #-1
  4166ec:	b	416504 <ferror@plt+0x12c64>
  4166f0:	mov	w24, #0x0                   	// #0
  4166f4:	str	wzr, [sp, #188]
  4166f8:	b	416340 <ferror@plt+0x12aa0>
  4166fc:	mov	w2, #0x5                   	// #5
  416700:	adrp	x1, 440000 <warn@@Base+0x9468>
  416704:	mov	x0, #0x0                   	// #0
  416708:	add	x1, x1, #0x878
  41670c:	bl	403700 <dcgettext@plt>
  416710:	mov	x20, x0
  416714:	mov	x1, x25
  416718:	mov	w2, #0x0                   	// #0
  41671c:	adrp	x0, 43c000 <warn@@Base+0x5468>
  416720:	add	x0, x0, #0x550
  416724:	bl	40b9b8 <ferror@plt+0x8118>
  416728:	mov	x1, x0
  41672c:	ldr	w2, [sp, #168]
  416730:	mov	x0, x20
  416734:	bl	436b98 <warn@@Base>
  416738:	b	415cb8 <ferror@plt+0x12418>
  41673c:	mov	w20, #0x0                   	// #0
  416740:	b	415b30 <ferror@plt+0x12290>
  416744:	add	x0, x24, #0xc
  416748:	cmp	x28, x0
  41674c:	b.hi	416aa0 <ferror@plt+0x13200>  // b.pmore
  416750:	cmp	x25, x28
  416754:	b.cs	4158ac <ferror@plt+0x1200c>  // b.hs, b.nlast
  416758:	sub	x1, x28, x25
  41675c:	sub	w0, w1, #0x1
  416760:	cmp	w0, #0x7
  416764:	b.hi	4158ac <ferror@plt+0x1200c>  // b.pmore
  416768:	b	416aa4 <ferror@plt+0x13204>
  41676c:	ldr	w2, [sp, #228]
  416770:	str	wzr, [sp, #248]
  416774:	ldr	x0, [sp, #192]
  416778:	ldr	x24, [x0, #32]
  41677c:	cbz	x24, 416794 <ferror@plt+0x12ef4>
  416780:	ldr	x0, [x24]
  416784:	cmp	x0, x19
  416788:	b.eq	4167d4 <ferror@plt+0x12f34>  // b.none
  41678c:	ldr	x24, [x24, #40]
  416790:	cbnz	x24, 416780 <ferror@plt+0x12ee0>
  416794:	ldr	w0, [sp, #248]
  416798:	mov	x23, x20
  41679c:	mov	x24, x19
  4167a0:	cbnz	w0, 416c70 <ferror@plt+0x133d0>
  4167a4:	mov	w2, #0x5                   	// #5
  4167a8:	adrp	x1, 440000 <warn@@Base+0x9468>
  4167ac:	mov	x0, #0x0                   	// #0
  4167b0:	add	x1, x1, #0xa90
  4167b4:	bl	403700 <dcgettext@plt>
  4167b8:	mov	x2, x24
  4167bc:	mov	x1, x23
  4167c0:	bl	436b98 <warn@@Base>
  4167c4:	mov	w0, #0x0                   	// #0
  4167c8:	ldp	x23, x24, [sp, #112]
  4167cc:	ldp	x25, x26, [sp, #128]
  4167d0:	b	416688 <ferror@plt+0x12de8>
  4167d4:	ldr	w1, [sp, #248]
  4167d8:	ldr	x0, [x24, #8]
  4167dc:	cbnz	w1, 416a7c <ferror@plt+0x131dc>
  4167e0:	cmp	x0, #0x11
  4167e4:	b.eq	416a64 <ferror@plt+0x131c4>  // b.none
  4167e8:	cmp	x0, #0x2e
  4167ec:	b.eq	416a54 <ferror@plt+0x131b4>  // b.none
  4167f0:	cmp	x0, #0x3
  4167f4:	b.eq	416a54 <ferror@plt+0x131b4>  // b.none
  4167f8:	ldr	x0, [sp, #192]
  4167fc:	str	wzr, [x0, #1520]
  416800:	ldr	x0, [sp, #192]
  416804:	ldr	x20, [x0, #1504]
  416808:	cbz	x20, 416834 <ferror@plt+0x12f94>
  41680c:	ldr	w0, [x0, #2560]
  416810:	ldr	w1, [sp, #224]
  416814:	cmp	w0, w1
  416818:	b.ls	416a24 <ferror@plt+0x13184>  // b.plast
  41681c:	ldr	x0, [sp, #328]
  416820:	add	x20, x20, x0
  416824:	ldr	w1, [x20, #72]
  416828:	ldr	w0, [x20, #80]
  41682c:	cmp	w1, w0
  416830:	b.ne	416d3c <ferror@plt+0x1349c>  // b.any
  416834:	ldr	x23, [x24, #24]
  416838:	cbz	x23, 4169d4 <ferror@plt+0x13134>
  41683c:	ldrb	w19, [sp, #200]
  416840:	eor	w2, w2, #0x1
  416844:	ldr	w0, [sp, #228]
  416848:	mov	x1, x19
  41684c:	mov	x19, x22
  416850:	orr	w0, w2, w0
  416854:	mov	x22, x1
  416858:	stp	x27, x24, [sp, #296]
  41685c:	mov	w27, w0
  416860:	ldr	w24, [sp, #248]
  416864:	b	4168d4 <ferror@plt+0x13034>
  416868:	ldp	x3, x2, [x23, #8]
  41686c:	cbz	w27, 4168f8 <ferror@plt+0x13058>
  416870:	ldr	x1, [sp, #176]
  416874:	str	x1, [sp]
  416878:	ldr	w1, [sp, #168]
  41687c:	mov	w5, #0x20                  	// #32
  416880:	str	w1, [sp, #8]
  416884:	mov	x1, x3
  416888:	ldr	x3, [sp, #208]
  41688c:	str	x3, [sp, #32]
  416890:	ldr	x3, [sp, #240]
  416894:	mov	w0, #0x1                   	// #1
  416898:	str	x20, [sp, #16]
  41689c:	mov	x4, x19
  4168a0:	str	w0, [sp, #24]
  4168a4:	mov	x7, x22
  4168a8:	str	x3, [sp, #40]
  4168ac:	mov	x6, x25
  4168b0:	strb	w5, [sp, #48]
  4168b4:	mov	x0, x9
  4168b8:	str	w21, [sp, #56]
  4168bc:	mov	x5, x28
  4168c0:	mov	x3, x26
  4168c4:	bl	412da8 <ferror@plt+0xf508>
  4168c8:	mov	x19, x0
  4168cc:	ldr	x23, [x23, #24]
  4168d0:	cbz	x23, 416988 <ferror@plt+0x130e8>
  4168d4:	ldr	x9, [x23]
  4168d8:	cbz	x9, 416988 <ferror@plt+0x130e8>
  4168dc:	cbz	w24, 416868 <ferror@plt+0x12fc8>
  4168e0:	ldr	x0, [sp, #288]
  4168e4:	sub	x1, x19, x26
  4168e8:	bl	4037a0 <printf@plt>
  4168ec:	ldr	x9, [x23]
  4168f0:	ldp	x3, x2, [x23, #8]
  4168f4:	cbnz	w27, 416870 <ferror@plt+0x12fd0>
  4168f8:	mov	x0, x9
  4168fc:	stp	x9, x3, [sp, #248]
  416900:	str	x2, [sp, #264]
  416904:	bl	40db90 <ferror@plt+0xa2f0>
  416908:	adrp	x5, 440000 <warn@@Base+0x9468>
  41690c:	mov	x1, x0
  416910:	add	x0, x5, #0xb40
  416914:	bl	4037a0 <printf@plt>
  416918:	str	x20, [sp, #16]
  41691c:	ldp	x9, x3, [sp, #248]
  416920:	mov	x4, x19
  416924:	ldr	x8, [sp, #208]
  416928:	str	x8, [sp, #32]
  41692c:	ldr	x0, [sp, #176]
  416930:	str	x0, [sp]
  416934:	ldr	x8, [sp, #240]
  416938:	mov	x1, x3
  41693c:	ldr	x2, [sp, #264]
  416940:	mov	w10, #0x20                  	// #32
  416944:	ldr	w0, [sp, #168]
  416948:	mov	x7, x22
  41694c:	mov	x6, x25
  416950:	mov	x5, x28
  416954:	mov	x3, x26
  416958:	str	w0, [sp, #8]
  41695c:	str	wzr, [sp, #24]
  416960:	mov	x0, x9
  416964:	str	x8, [sp, #40]
  416968:	strb	w10, [sp, #48]
  41696c:	str	w21, [sp, #56]
  416970:	bl	412da8 <ferror@plt+0xf508>
  416974:	mov	x19, x0
  416978:	mov	w0, #0xa                   	// #10
  41697c:	bl	403800 <putchar@plt>
  416980:	ldr	x23, [x23, #24]
  416984:	cbnz	x23, 4168d4 <ferror@plt+0x13034>
  416988:	mov	x22, x19
  41698c:	ldp	x27, x24, [sp, #296]
  416990:	cbz	x20, 4169d4 <ferror@plt+0x13134>
  416994:	ldr	w2, [x20, #72]
  416998:	ldr	w1, [x20, #80]
  41699c:	sub	w0, w2, w1
  4169a0:	cmp	w0, #0x1
  4169a4:	b.eq	416b98 <ferror@plt+0x132f8>  // b.none
  4169a8:	cmn	w0, #0x1
  4169ac:	b.ne	4169e4 <ferror@plt+0x13144>  // b.any
  4169b0:	adrp	x1, 440000 <warn@@Base+0x9468>
  4169b4:	add	x1, x1, #0xb90
  4169b8:	mov	w2, #0x5                   	// #5
  4169bc:	mov	x0, #0x0                   	// #0
  4169c0:	bl	403700 <dcgettext@plt>
  4169c4:	bl	436b98 <warn@@Base>
  4169c8:	ldr	w0, [x20, #80]
  4169cc:	sub	w0, w0, #0x1
  4169d0:	str	w0, [x20, #80]
  4169d4:	ldr	w0, [x24, #16]
  4169d8:	cmp	w0, #0x0
  4169dc:	cinc	w21, w21, ne  // ne = any
  4169e0:	b	4164b0 <ferror@plt+0x12c10>
  4169e4:	cbz	w0, 4169d4 <ferror@plt+0x13134>
  4169e8:	adrp	x3, 445000 <warn@@Base+0xe468>
  4169ec:	add	x3, x3, #0xc40
  4169f0:	adrp	x1, 43f000 <warn@@Base+0x8468>
  4169f4:	adrp	x0, 447000 <warn@@Base+0x10468>
  4169f8:	add	x3, x3, #0xa88
  4169fc:	add	x1, x1, #0xb58
  416a00:	add	x0, x0, #0xb90
  416a04:	mov	w2, #0xddf                 	// #3551
  416a08:	bl	4037c0 <__assert_fail@plt>
  416a0c:	mov	x0, #0x8                   	// #8
  416a10:	mov	x20, x2
  416a14:	mov	w26, w0
  416a18:	mov	x21, #0xc                   	// #12
  416a1c:	str	x0, [sp, #176]
  416a20:	b	4159c4 <ferror@plt+0x12124>
  416a24:	ldr	x23, [x24, #24]
  416a28:	mov	x20, #0x0                   	// #0
  416a2c:	cbnz	x23, 41683c <ferror@plt+0x12f9c>
  416a30:	b	4169d4 <ferror@plt+0x13134>
  416a34:	mov	w2, #0x5                   	// #5
  416a38:	adrp	x1, 440000 <warn@@Base+0x9468>
  416a3c:	mov	x0, #0x0                   	// #0
  416a40:	add	x1, x1, #0x900
  416a44:	bl	403700 <dcgettext@plt>
  416a48:	ldp	x1, x2, [sp, #240]
  416a4c:	bl	436b98 <warn@@Base>
  416a50:	b	4163b0 <ferror@plt+0x12b10>
  416a54:	ldr	x0, [sp, #192]
  416a58:	str	wzr, [x0, #1516]
  416a5c:	str	wzr, [x0, #1520]
  416a60:	b	416800 <ferror@plt+0x12f60>
  416a64:	ldr	x1, [sp, #192]
  416a68:	mov	w0, #0x1                   	// #1
  416a6c:	str	w0, [x1, #1520]
  416a70:	ldr	w0, [sp, #228]
  416a74:	str	w0, [x1, #1524]
  416a78:	b	416800 <ferror@plt+0x12f60>
  416a7c:	str	w2, [sp, #256]
  416a80:	bl	40db00 <ferror@plt+0xa260>
  416a84:	adrp	x3, 43c000 <warn@@Base+0x5468>
  416a88:	mov	x1, x0
  416a8c:	add	x0, x3, #0x828
  416a90:	bl	4037a0 <printf@plt>
  416a94:	ldr	w2, [sp, #256]
  416a98:	ldr	x0, [x24, #8]
  416a9c:	b	4167e0 <ferror@plt+0x12f40>
  416aa0:	mov	w1, #0x8                   	// #8
  416aa4:	ldr	x2, [x26, #696]
  416aa8:	mov	x0, x25
  416aac:	blr	x2
  416ab0:	add	x1, x0, #0xc
  416ab4:	add	x24, x24, x1
  416ab8:	cmp	x23, x24
  416abc:	cset	w1, hi  // hi = pmore
  416ac0:	cmp	x0, #0x0
  416ac4:	cset	w2, le
  416ac8:	orr	w1, w1, w2
  416acc:	b	416210 <ferror@plt+0x12970>
  416ad0:	mov	w2, #0x5                   	// #5
  416ad4:	adrp	x1, 440000 <warn@@Base+0x9468>
  416ad8:	mov	x0, #0x0                   	// #0
  416adc:	add	x1, x1, #0x728
  416ae0:	str	x4, [sp, #264]
  416ae4:	str	x3, [sp, #280]
  416ae8:	bl	403700 <dcgettext@plt>
  416aec:	mov	x26, x0
  416af0:	add	x2, sp, #0x170
  416af4:	ldp	x0, x1, [sp, #352]
  416af8:	bl	40efe8 <ferror@plt+0xb748>
  416afc:	mov	x1, x0
  416b00:	mov	x0, x26
  416b04:	bl	4037a0 <printf@plt>
  416b08:	mov	w2, #0x5                   	// #5
  416b0c:	adrp	x1, 440000 <warn@@Base+0x9468>
  416b10:	mov	x0, #0x0                   	// #0
  416b14:	add	x1, x1, #0x740
  416b18:	bl	403700 <dcgettext@plt>
  416b1c:	mov	x26, x0
  416b20:	ldr	x4, [sp, #264]
  416b24:	mov	w2, #0x0                   	// #0
  416b28:	mov	x0, x20
  416b2c:	mov	x1, x4
  416b30:	bl	40b9b8 <ferror@plt+0x8118>
  416b34:	mov	x1, x0
  416b38:	mov	x0, x26
  416b3c:	bl	4037a0 <printf@plt>
  416b40:	ldr	x3, [sp, #280]
  416b44:	b	41603c <ferror@plt+0x1279c>
  416b48:	ldr	w1, [sp, #320]
  416b4c:	cmp	w0, w1
  416b50:	b.gt	416c88 <ferror@plt+0x133e8>
  416b54:	mov	w2, #0x0                   	// #0
  416b58:	str	w21, [sp, #320]
  416b5c:	b	416774 <ferror@plt+0x12ed4>
  416b60:	mov	w0, #0xa                   	// #10
  416b64:	bl	403800 <putchar@plt>
  416b68:	mov	w0, #0x1                   	// #1
  416b6c:	b	416688 <ferror@plt+0x12de8>
  416b70:	mov	w2, #0x5                   	// #5
  416b74:	adrp	x1, 440000 <warn@@Base+0x9468>
  416b78:	mov	x0, #0x0                   	// #0
  416b7c:	add	x1, x1, #0x958
  416b80:	bl	403700 <dcgettext@plt>
  416b84:	ldr	x1, [sp, #272]
  416b88:	ldr	x2, [x1, #48]
  416b8c:	mov	x1, x20
  416b90:	bl	436b98 <warn@@Base>
  416b94:	b	4163b0 <ferror@plt+0x12b10>
  416b98:	ldr	x3, [x20, #56]
  416b9c:	mov	x4, #0xffffffffffffffff    	// #-1
  416ba0:	add	w0, w1, #0x1
  416ba4:	cmp	w0, w2
  416ba8:	str	x4, [x3, w1, uxtw #3]
  416bac:	str	w0, [x20, #80]
  416bb0:	b.eq	4169d4 <ferror@plt+0x13134>  // b.none
  416bb4:	adrp	x3, 445000 <warn@@Base+0xe468>
  416bb8:	add	x3, x3, #0xc40
  416bbc:	adrp	x1, 43f000 <warn@@Base+0x8468>
  416bc0:	adrp	x0, 440000 <warn@@Base+0x9468>
  416bc4:	add	x3, x3, #0xa88
  416bc8:	add	x1, x1, #0xb58
  416bcc:	add	x0, x0, #0xb50
  416bd0:	mov	w2, #0xdd2                 	// #3538
  416bd4:	bl	4037c0 <__assert_fail@plt>
  416bd8:	ldr	x0, [sp, #208]
  416bdc:	add	x1, x0, #0x18
  416be0:	add	x0, x0, #0x10
  416be4:	bl	40e318 <ferror@plt+0xaa78>
  416be8:	b	415dd0 <ferror@plt+0x12530>
  416bec:	mov	w2, #0x5                   	// #5
  416bf0:	adrp	x1, 440000 <warn@@Base+0x9468>
  416bf4:	mov	x0, #0x0                   	// #0
  416bf8:	add	x1, x1, #0x838
  416bfc:	bl	403700 <dcgettext@plt>
  416c00:	mov	x19, x0
  416c04:	ldr	x1, [sp, #208]
  416c08:	mov	w2, #0x0                   	// #0
  416c0c:	adrp	x0, 43c000 <warn@@Base+0x5468>
  416c10:	add	x0, x0, #0x550
  416c14:	ldr	x21, [x1, #16]
  416c18:	ldr	w1, [sp, #224]
  416c1c:	str	w1, [sp, #324]
  416c20:	mov	x1, x23
  416c24:	bl	40b9b8 <ferror@plt+0x8118>
  416c28:	mov	x3, x0
  416c2c:	mov	x2, x25
  416c30:	mov	x1, x21
  416c34:	mov	x0, x19
  416c38:	bl	436b98 <warn@@Base>
  416c3c:	b	415ccc <ferror@plt+0x1242c>
  416c40:	ldr	x0, [sp, #192]
  416c44:	ldr	w1, [sp, #188]
  416c48:	ldr	w0, [x0, #1512]
  416c4c:	orr	w0, w1, w0
  416c50:	cbz	w0, 415d10 <ferror@plt+0x12470>
  416c54:	mov	w0, #0x1                   	// #1
  416c58:	b	415d34 <ferror@plt+0x12494>
  416c5c:	adrp	x1, 440000 <warn@@Base+0x9468>
  416c60:	mov	x25, x0
  416c64:	add	x1, x1, #0x5d0
  416c68:	mov	w2, #0x5                   	// #5
  416c6c:	b	4158bc <ferror@plt+0x1201c>
  416c70:	mov	w0, #0xa                   	// #10
  416c74:	bl	403800 <putchar@plt>
  416c78:	adrp	x0, 466000 <_sch_istable+0x1478>
  416c7c:	ldr	x0, [x0, #3800]
  416c80:	bl	4035f0 <fflush@plt>
  416c84:	b	4167a4 <ferror@plt+0x12f04>
  416c88:	mov	w2, #0x5                   	// #5
  416c8c:	adrp	x1, 440000 <warn@@Base+0x9468>
  416c90:	mov	x0, #0x0                   	// #0
  416c94:	add	x1, x1, #0xa78
  416c98:	bl	403700 <dcgettext@plt>
  416c9c:	mov	x2, x20
  416ca0:	mov	w1, w21
  416ca4:	bl	4037a0 <printf@plt>
  416ca8:	str	w21, [sp, #320]
  416cac:	mov	w2, #0x0                   	// #0
  416cb0:	b	416774 <ferror@plt+0x12ed4>
  416cb4:	ldp	x25, x26, [sp, #128]
  416cb8:	mov	w2, #0x5                   	// #5
  416cbc:	adrp	x1, 440000 <warn@@Base+0x9468>
  416cc0:	mov	x0, #0x0                   	// #0
  416cc4:	add	x1, x1, #0x5b0
  416cc8:	bl	403700 <dcgettext@plt>
  416ccc:	ldr	x1, [sp, #208]
  416cd0:	ldr	x1, [x1, #16]
  416cd4:	bl	4365c0 <error@@Base>
  416cd8:	mov	w0, #0x0                   	// #0
  416cdc:	ldp	x23, x24, [sp, #112]
  416ce0:	b	416688 <ferror@plt+0x12de8>
  416ce4:	mov	x25, x0
  416ce8:	b	4158b0 <ferror@plt+0x12010>
  416cec:	ldp	x23, x24, [sp, #112]
  416cf0:	ldp	x25, x26, [sp, #128]
  416cf4:	b	415d50 <ferror@plt+0x124b0>
  416cf8:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  416cfc:	add	x4, x2, #0x2b8
  416d00:	mov	x0, x3
  416d04:	add	x3, x20, #0x4
  416d08:	ldr	x2, [x2, #696]
  416d0c:	str	x3, [sp, #200]
  416d10:	stp	x4, x5, [sp, #240]
  416d14:	blr	x2
  416d18:	cmp	w0, #0x2
  416d1c:	ldr	x3, [sp, #200]
  416d20:	mov	x24, x0
  416d24:	cset	w0, eq  // eq = none
  416d28:	str	w0, [sp, #188]
  416d2c:	cmp	x28, x3
  416d30:	ldp	x4, x5, [sp, #240]
  416d34:	b.hi	415a9c <ferror@plt+0x121fc>  // b.pmore
  416d38:	b	416340 <ferror@plt+0x12aa0>
  416d3c:	adrp	x3, 445000 <warn@@Base+0xe468>
  416d40:	add	x3, x3, #0xc40
  416d44:	adrp	x1, 43f000 <warn@@Base+0x8468>
  416d48:	adrp	x0, 440000 <warn@@Base+0x9468>
  416d4c:	add	x3, x3, #0xa88
  416d50:	add	x1, x1, #0xb58
  416d54:	add	x0, x0, #0xae0
  416d58:	mov	w2, #0xdad                 	// #3501
  416d5c:	bl	4037c0 <__assert_fail@plt>
  416d60:	ldr	w2, [x0, #56]
  416d64:	mov	w4, #0x1                   	// #1
  416d68:	mov	w3, #0x0                   	// #0
  416d6c:	b	4157f0 <ferror@plt+0x11f50>
  416d70:	b	416d60 <ferror@plt+0x134c0>
  416d74:	nop
  416d78:	ldr	w2, [x0, #56]
  416d7c:	mov	w4, #0x0                   	// #0
  416d80:	mov	w3, #0x0                   	// #0
  416d84:	b	4157f0 <ferror@plt+0x11f50>
  416d88:	sub	sp, sp, #0x130
  416d8c:	stp	x29, x30, [sp, #64]
  416d90:	add	x29, sp, #0x40
  416d94:	ldr	x2, [x0, #48]
  416d98:	stp	x25, x26, [sp, #128]
  416d9c:	ldr	x26, [x0, #32]
  416da0:	stp	x19, x20, [sp, #80]
  416da4:	mov	x19, x1
  416da8:	add	x2, x26, x2
  416dac:	add	x1, x0, #0x18
  416db0:	mov	x20, x2
  416db4:	stp	x0, x2, [sp, #264]
  416db8:	add	x0, x0, #0x10
  416dbc:	bl	40e318 <ferror@plt+0xaa78>
  416dc0:	mov	x1, x19
  416dc4:	mov	w0, #0xa                   	// #10
  416dc8:	bl	40d5b8 <ferror@plt+0x9d18>
  416dcc:	cmp	x26, x20
  416dd0:	b.cs	4180c4 <ferror@plt+0x14824>  // b.hs, b.nlast
  416dd4:	adrp	x0, 467000 <_bfd_std_section+0x120>
  416dd8:	add	x0, x0, #0x4f8
  416ddc:	add	x0, x0, #0xa28
  416de0:	stp	x21, x22, [sp, #96]
  416de4:	stp	x23, x24, [sp, #112]
  416de8:	stp	x27, x28, [sp, #144]
  416dec:	str	x0, [sp, #200]
  416df0:	ldr	x0, [sp, #272]
  416df4:	add	x20, x26, #0x4
  416df8:	cmp	x20, x0
  416dfc:	b.cc	416ea8 <ferror@plt+0x13608>  // b.lo, b.ul, b.last
  416e00:	sub	x1, x0, x26
  416e04:	mov	w0, #0x4                   	// #4
  416e08:	str	w0, [sp, #224]
  416e0c:	sub	w0, w1, #0x1
  416e10:	cmp	w0, #0x7
  416e14:	b.ls	416eac <ferror@plt+0x1360c>  // b.plast
  416e18:	ldr	x0, [sp, #264]
  416e1c:	mov	x27, x20
  416e20:	mov	x19, #0x0                   	// #0
  416e24:	ldr	x0, [x0, #32]
  416e28:	sub	x0, x20, x0
  416e2c:	ldr	x1, [sp, #264]
  416e30:	ldr	x1, [x1, #48]
  416e34:	cmp	x1, x0
  416e38:	b.cc	416ef4 <ferror@plt+0x13654>  // b.lo, b.ul, b.last
  416e3c:	add	x22, x20, #0x2
  416e40:	cmp	x22, x27
  416e44:	b.cc	416f68 <ferror@plt+0x136c8>  // b.lo, b.ul, b.last
  416e48:	cmp	x20, x27
  416e4c:	b.cc	417f28 <ferror@plt+0x14688>  // b.lo, b.ul, b.last
  416e50:	mov	w2, #0x5                   	// #5
  416e54:	adrp	x1, 43e000 <warn@@Base+0x7468>
  416e58:	mov	x0, #0x0                   	// #0
  416e5c:	add	x1, x1, #0x840
  416e60:	bl	403700 <dcgettext@plt>
  416e64:	mov	x1, #0x0                   	// #0
  416e68:	bl	4037a0 <printf@plt>
  416e6c:	adrp	x1, 440000 <warn@@Base+0x9468>
  416e70:	add	x1, x1, #0xbc0
  416e74:	mov	w2, #0x5                   	// #5
  416e78:	mov	x0, #0x0                   	// #0
  416e7c:	bl	403700 <dcgettext@plt>
  416e80:	bl	436b98 <warn@@Base>
  416e84:	mov	w0, #0x0                   	// #0
  416e88:	ldp	x29, x30, [sp, #64]
  416e8c:	ldp	x19, x20, [sp, #80]
  416e90:	ldp	x21, x22, [sp, #96]
  416e94:	ldp	x23, x24, [sp, #112]
  416e98:	ldp	x25, x26, [sp, #128]
  416e9c:	ldp	x27, x28, [sp, #144]
  416ea0:	add	sp, sp, #0x130
  416ea4:	ret
  416ea8:	mov	w1, #0x4                   	// #4
  416eac:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  416eb0:	add	x0, x2, #0x2b8
  416eb4:	mov	w3, #0x4                   	// #4
  416eb8:	str	x0, [sp, #208]
  416ebc:	ldr	x2, [x2, #696]
  416ec0:	mov	x0, x26
  416ec4:	str	w3, [sp, #224]
  416ec8:	blr	x2
  416ecc:	mov	x19, x0
  416ed0:	mov	x0, #0xffffffff            	// #4294967295
  416ed4:	cmp	x19, x0
  416ed8:	b.eq	417f3c <ferror@plt+0x1469c>  // b.none
  416edc:	ldr	x0, [sp, #264]
  416ee0:	add	x27, x20, x19
  416ee4:	ldr	x0, [x0, #32]
  416ee8:	sub	x0, x20, x0
  416eec:	adds	x0, x19, x0
  416ef0:	b.cc	416e2c <ferror@plt+0x1358c>  // b.lo, b.ul, b.last
  416ef4:	mov	w2, #0x5                   	// #5
  416ef8:	adrp	x1, 440000 <warn@@Base+0x9468>
  416efc:	mov	x0, #0x0                   	// #0
  416f00:	add	x1, x1, #0x838
  416f04:	bl	403700 <dcgettext@plt>
  416f08:	mov	x20, x0
  416f0c:	ldr	x1, [sp, #264]
  416f10:	mov	w2, #0x0                   	// #0
  416f14:	adrp	x0, 43c000 <warn@@Base+0x5468>
  416f18:	add	x0, x0, #0x550
  416f1c:	ldr	x3, [x1, #32]
  416f20:	ldr	x21, [x1, #16]
  416f24:	sub	x26, x26, x3
  416f28:	mov	x1, x19
  416f2c:	bl	40b9b8 <ferror@plt+0x8118>
  416f30:	mov	x2, x26
  416f34:	mov	x3, x0
  416f38:	mov	x1, x21
  416f3c:	mov	x0, x20
  416f40:	bl	436b98 <warn@@Base>
  416f44:	mov	w0, #0x0                   	// #0
  416f48:	ldp	x29, x30, [sp, #64]
  416f4c:	ldp	x19, x20, [sp, #80]
  416f50:	ldp	x21, x22, [sp, #96]
  416f54:	ldp	x23, x24, [sp, #112]
  416f58:	ldp	x25, x26, [sp, #128]
  416f5c:	ldp	x27, x28, [sp, #144]
  416f60:	add	sp, sp, #0x130
  416f64:	ret
  416f68:	mov	w1, #0x2                   	// #2
  416f6c:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  416f70:	add	x0, x2, #0x2b8
  416f74:	str	x0, [sp, #208]
  416f78:	mov	x0, x20
  416f7c:	ldr	x2, [x2, #696]
  416f80:	blr	x2
  416f84:	mov	x21, x0
  416f88:	mov	w2, #0x5                   	// #5
  416f8c:	adrp	x1, 43e000 <warn@@Base+0x7468>
  416f90:	mov	x0, #0x0                   	// #0
  416f94:	add	x1, x1, #0x840
  416f98:	bl	403700 <dcgettext@plt>
  416f9c:	and	x1, x21, #0xffff
  416fa0:	and	w21, w21, #0xffff
  416fa4:	bl	4037a0 <printf@plt>
  416fa8:	cmp	w21, #0x5
  416fac:	b.ne	416e6c <ferror@plt+0x135cc>  // b.any
  416fb0:	add	x21, x20, #0x4
  416fb4:	cmp	x21, x27
  416fb8:	b.cc	417ee4 <ferror@plt+0x14644>  // b.lo, b.ul, b.last
  416fbc:	cmp	x22, x27
  416fc0:	b.cs	416fd4 <ferror@plt+0x13734>  // b.hs, b.nlast
  416fc4:	sub	w0, w19, #0x3
  416fc8:	sub	x1, x19, #0x2
  416fcc:	cmp	w0, #0x7
  416fd0:	b.ls	417ee8 <ferror@plt+0x14648>  // b.plast
  416fd4:	add	x19, x20, #0x8
  416fd8:	cmp	x19, x27
  416fdc:	b.cc	41719c <ferror@plt+0x138fc>  // b.lo, b.ul, b.last
  416fe0:	adrp	x1, 440000 <warn@@Base+0x9468>
  416fe4:	add	x1, x1, #0xc38
  416fe8:	mov	w2, #0x5                   	// #5
  416fec:	add	x21, x20, #0xc
  416ff0:	mov	x0, #0x0                   	// #0
  416ff4:	str	wzr, [sp, #256]
  416ff8:	bl	403700 <dcgettext@plt>
  416ffc:	bl	436b98 <warn@@Base>
  417000:	cmp	x21, x27
  417004:	b.cc	4171c4 <ferror@plt+0x13924>  // b.lo, b.ul, b.last
  417008:	cmp	x19, x27
  41700c:	b.cs	417020 <ferror@plt+0x13780>  // b.hs, b.nlast
  417010:	sub	x1, x27, x19
  417014:	sub	w0, w1, #0x1
  417018:	cmp	w0, #0x7
  41701c:	b.ls	4171c8 <ferror@plt+0x13928>  // b.plast
  417020:	str	wzr, [sp, #232]
  417024:	add	x19, x20, #0x10
  417028:	cmp	x27, x19
  41702c:	b.hi	417ea4 <ferror@plt+0x14604>  // b.pmore
  417030:	add	x22, x20, #0x14
  417034:	mov	w24, #0x0                   	// #0
  417038:	cmp	x27, x22
  41703c:	b.hi	417210 <ferror@plt+0x13970>  // b.pmore
  417040:	str	xzr, [sp, #184]
  417044:	add	x23, x20, #0x18
  417048:	str	xzr, [sp, #240]
  41704c:	cmp	x27, x23
  417050:	mov	w21, #0x0                   	// #0
  417054:	b.hi	417cf0 <ferror@plt+0x14450>  // b.pmore
  417058:	str	xzr, [sp, #160]
  41705c:	add	x19, x20, #0x1c
  417060:	str	xzr, [sp, #192]
  417064:	cmp	x19, x27
  417068:	str	wzr, [sp, #228]
  41706c:	str	xzr, [sp, #248]
  417070:	b.cc	417298 <ferror@plt+0x139f8>  // b.lo, b.ul, b.last
  417074:	str	xzr, [sp, #176]
  417078:	add	x20, x20, #0x20
  41707c:	cmp	x20, x27
  417080:	b.cc	417d74 <ferror@plt+0x144d4>  // b.lo, b.ul, b.last
  417084:	adrp	x1, 440000 <warn@@Base+0x9468>
  417088:	add	x1, x1, #0xc70
  41708c:	mov	w2, #0x5                   	// #5
  417090:	mov	x0, #0x0                   	// #0
  417094:	bl	403700 <dcgettext@plt>
  417098:	bl	4037a0 <printf@plt>
  41709c:	adrp	x0, 440000 <warn@@Base+0x9468>
  4170a0:	add	x0, x0, #0xc88
  4170a4:	bl	4037a0 <printf@plt>
  4170a8:	adrp	x0, 466000 <_sch_istable+0x1478>
  4170ac:	add	x0, x0, #0xed8
  4170b0:	str	x0, [sp, #216]
  4170b4:	adrp	x0, 440000 <warn@@Base+0x9468>
  4170b8:	mov	x19, x20
  4170bc:	add	x0, x0, #0xce8
  4170c0:	bl	4037a0 <printf@plt>
  4170c4:	ldr	x0, [sp, #216]
  4170c8:	ldr	x1, [x0]
  4170cc:	mov	w0, #0xa                   	// #10
  4170d0:	bl	4030b0 <putc@plt>
  4170d4:	adrp	x1, 440000 <warn@@Base+0x9468>
  4170d8:	add	x1, x1, #0xcf0
  4170dc:	mov	w2, #0x5                   	// #5
  4170e0:	mov	x0, #0x0                   	// #0
  4170e4:	bl	403700 <dcgettext@plt>
  4170e8:	bl	4037a0 <printf@plt>
  4170ec:	ldr	w25, [sp, #256]
  4170f0:	cbz	w25, 4172f4 <ferror@plt+0x13a54>
  4170f4:	ldr	w0, [sp, #224]
  4170f8:	adrp	x22, 440000 <warn@@Base+0x9468>
  4170fc:	str	w24, [sp, #280]
  417100:	add	x22, x22, #0xd00
  417104:	mov	w23, w0
  417108:	mov	w24, w0
  41710c:	mov	w0, w21
  417110:	mov	x20, #0x0                   	// #0
  417114:	mov	x21, x19
  417118:	mov	w28, w0
  41711c:	str	x19, [sp, #168]
  417120:	str	x26, [sp, #256]
  417124:	ldr	x19, [sp, #208]
  417128:	b	417178 <ferror@plt+0x138d8>
  41712c:	sub	x1, x21, x23
  417130:	mov	x26, #0x0                   	// #0
  417134:	cmp	x27, x1
  417138:	b.ls	41714c <ferror@plt+0x138ac>  // b.plast
  41713c:	sub	x1, x27, x0
  417140:	sub	w2, w1, #0x1
  417144:	cmp	w2, #0x7
  417148:	b.ls	41718c <ferror@plt+0x138ec>  // b.plast
  41714c:	mov	x1, x22
  417150:	mov	w2, #0x5                   	// #5
  417154:	mov	x0, #0x0                   	// #0
  417158:	bl	403700 <dcgettext@plt>
  41715c:	mov	x2, x26
  417160:	mov	w1, w20
  417164:	bl	4037a0 <printf@plt>
  417168:	add	w0, w20, #0x1
  41716c:	cmp	w25, w0
  417170:	b.eq	4172dc <ferror@plt+0x13a3c>  // b.none
  417174:	mov	w20, w0
  417178:	mov	x0, x21
  41717c:	add	x21, x21, x23
  417180:	cmp	x21, x27
  417184:	b.cs	41712c <ferror@plt+0x1388c>  // b.hs, b.nlast
  417188:	mov	w1, w24
  41718c:	ldr	x2, [x19]
  417190:	blr	x2
  417194:	mov	x26, x0
  417198:	b	41714c <ferror@plt+0x138ac>
  41719c:	mov	w1, #0x4                   	// #4
  4171a0:	ldr	x0, [sp, #208]
  4171a4:	ldr	x2, [x0]
  4171a8:	mov	x0, x21
  4171ac:	blr	x2
  4171b0:	str	w0, [sp, #256]
  4171b4:	cbz	w0, 416fe0 <ferror@plt+0x13740>
  4171b8:	add	x21, x20, #0xc
  4171bc:	cmp	x21, x27
  4171c0:	b.cs	417008 <ferror@plt+0x13768>  // b.hs, b.nlast
  4171c4:	mov	w1, #0x4                   	// #4
  4171c8:	ldr	x0, [sp, #208]
  4171cc:	ldr	x2, [x0]
  4171d0:	mov	x0, x19
  4171d4:	add	x19, x20, #0x10
  4171d8:	blr	x2
  4171dc:	str	w0, [sp, #232]
  4171e0:	cmp	x19, x27
  4171e4:	b.cc	417ea4 <ferror@plt+0x14604>  // b.lo, b.ul, b.last
  4171e8:	cmp	x21, x27
  4171ec:	b.cs	417030 <ferror@plt+0x13790>  // b.hs, b.nlast
  4171f0:	sub	x1, x27, x21
  4171f4:	sub	w0, w1, #0x1
  4171f8:	cmp	w0, #0x7
  4171fc:	b.ls	417ea8 <ferror@plt+0x14608>  // b.plast
  417200:	add	x22, x20, #0x14
  417204:	mov	w24, #0x0                   	// #0
  417208:	cmp	x27, x22
  41720c:	b.ls	417040 <ferror@plt+0x137a0>  // b.plast
  417210:	mov	w1, #0x4                   	// #4
  417214:	ldr	x0, [sp, #208]
  417218:	add	x23, x20, #0x18
  41721c:	ldr	x2, [x0]
  417220:	mov	x0, x19
  417224:	blr	x2
  417228:	and	x1, x0, #0xffffffff
  41722c:	mov	w21, w0
  417230:	ubfiz	x0, x0, #2, #32
  417234:	str	x1, [sp, #184]
  417238:	cmp	x23, x27
  41723c:	str	x0, [sp, #240]
  417240:	b.cc	417cf0 <ferror@plt+0x14450>  // b.lo, b.ul, b.last
  417244:	cmp	x27, x22
  417248:	b.ls	417058 <ferror@plt+0x137b8>  // b.plast
  41724c:	sub	x1, x27, x22
  417250:	sub	w0, w1, #0x1
  417254:	cmp	w0, #0x7
  417258:	b.hi	417058 <ferror@plt+0x137b8>  // b.pmore
  41725c:	ldr	x0, [sp, #208]
  417260:	add	x19, x20, #0x1c
  417264:	ldr	x2, [x0]
  417268:	mov	x0, x22
  41726c:	blr	x2
  417270:	and	x1, x0, #0xffffffff
  417274:	str	x1, [sp, #160]
  417278:	ubfiz	x1, x0, #2, #32
  41727c:	str	x1, [sp, #192]
  417280:	cmp	x27, x19
  417284:	ldr	w1, [sp, #224]
  417288:	str	w0, [sp, #228]
  41728c:	mul	w0, w1, w0
  417290:	str	x0, [sp, #248]
  417294:	b.ls	417074 <ferror@plt+0x137d4>  // b.plast
  417298:	ldr	x0, [sp, #208]
  41729c:	add	x20, x20, #0x20
  4172a0:	mov	w1, #0x4                   	// #4
  4172a4:	ldr	x2, [x0]
  4172a8:	mov	x0, x23
  4172ac:	blr	x2
  4172b0:	mov	x28, x0
  4172b4:	cmp	x20, x27
  4172b8:	mov	w0, w0
  4172bc:	b.cc	417d70 <ferror@plt+0x144d0>  // b.lo, b.ul, b.last
  4172c0:	and	x0, x28, #0xffffffff
  4172c4:	sub	x1, x27, x19
  4172c8:	str	x0, [sp, #176]
  4172cc:	sub	w0, w1, #0x1
  4172d0:	cmp	w0, #0x7
  4172d4:	b.hi	417084 <ferror@plt+0x137e4>  // b.pmore
  4172d8:	b	417d78 <ferror@plt+0x144d8>
  4172dc:	ldr	x19, [sp, #168]
  4172e0:	madd	x20, x20, x23, x23
  4172e4:	ldr	w24, [sp, #280]
  4172e8:	mov	w21, w28
  4172ec:	ldr	x26, [sp, #256]
  4172f0:	add	x19, x19, x20
  4172f4:	ldr	x0, [sp, #216]
  4172f8:	ldr	x1, [x0]
  4172fc:	mov	w0, #0xa                   	// #10
  417300:	bl	4030b0 <putc@plt>
  417304:	adrp	x1, 440000 <warn@@Base+0x9468>
  417308:	add	x1, x1, #0xd18
  41730c:	mov	w2, #0x5                   	// #5
  417310:	mov	x0, #0x0                   	// #0
  417314:	bl	403700 <dcgettext@plt>
  417318:	bl	4037a0 <printf@plt>
  41731c:	ldr	w28, [sp, #232]
  417320:	cbz	w28, 4173d8 <ferror@plt+0x13b38>
  417324:	ldr	w0, [sp, #224]
  417328:	adrp	x22, 440000 <warn@@Base+0x9468>
  41732c:	mov	x20, #0x0                   	// #0
  417330:	add	x22, x22, #0xd00
  417334:	mov	w25, w0
  417338:	mov	w23, w0
  41733c:	str	x19, [sp, #168]
  417340:	str	w24, [sp, #232]
  417344:	str	w21, [sp, #256]
  417348:	mov	x21, x19
  41734c:	ldr	x19, [sp, #208]
  417350:	b	4173a0 <ferror@plt+0x13b00>
  417354:	sub	x1, x21, x25
  417358:	mov	x24, #0x0                   	// #0
  41735c:	cmp	x27, x1
  417360:	b.ls	417374 <ferror@plt+0x13ad4>  // b.plast
  417364:	sub	x1, x27, x0
  417368:	sub	w2, w1, #0x1
  41736c:	cmp	w2, #0x7
  417370:	b.ls	4173b4 <ferror@plt+0x13b14>  // b.plast
  417374:	mov	x1, x22
  417378:	mov	w2, #0x5                   	// #5
  41737c:	mov	x0, #0x0                   	// #0
  417380:	bl	403700 <dcgettext@plt>
  417384:	mov	x2, x24
  417388:	mov	w1, w20
  41738c:	bl	4037a0 <printf@plt>
  417390:	add	w0, w20, #0x1
  417394:	cmp	w0, w28
  417398:	b.eq	4173c4 <ferror@plt+0x13b24>  // b.none
  41739c:	mov	w20, w0
  4173a0:	mov	x0, x21
  4173a4:	add	x21, x21, x25
  4173a8:	cmp	x21, x27
  4173ac:	b.cs	417354 <ferror@plt+0x13ab4>  // b.hs, b.nlast
  4173b0:	mov	w1, w23
  4173b4:	ldr	x2, [x19]
  4173b8:	blr	x2
  4173bc:	mov	x24, x0
  4173c0:	b	417374 <ferror@plt+0x13ad4>
  4173c4:	ldr	x19, [sp, #168]
  4173c8:	madd	x20, x20, x25, x25
  4173cc:	ldr	w24, [sp, #232]
  4173d0:	ldr	w21, [sp, #256]
  4173d4:	add	x19, x19, x20
  4173d8:	ldr	x25, [sp, #216]
  4173dc:	mov	w0, #0xa                   	// #10
  4173e0:	ldr	x1, [x25]
  4173e4:	bl	4030b0 <putc@plt>
  4173e8:	adrp	x1, 440000 <warn@@Base+0x9468>
  4173ec:	add	x1, x1, #0xd10
  4173f0:	mov	w2, #0x5                   	// #5
  4173f4:	mov	x0, #0x0                   	// #0
  4173f8:	bl	403700 <dcgettext@plt>
  4173fc:	bl	4037a0 <printf@plt>
  417400:	cbz	w24, 4174b4 <ferror@plt+0x13c14>
  417404:	adrp	x22, 440000 <warn@@Base+0x9468>
  417408:	mov	x23, x19
  41740c:	add	x22, x22, #0xd28
  417410:	mov	w20, #0x0                   	// #0
  417414:	str	x19, [sp, #168]
  417418:	ldr	x28, [sp, #208]
  41741c:	b	417480 <ferror@plt+0x13be0>
  417420:	sub	x1, x23, #0x8
  417424:	mov	x19, #0x0                   	// #0
  417428:	cmp	x27, x1
  41742c:	b.ls	417440 <ferror@plt+0x13ba0>  // b.plast
  417430:	sub	x1, x27, x0
  417434:	sub	w2, w1, #0x1
  417438:	cmp	w2, #0x7
  41743c:	b.ls	417494 <ferror@plt+0x13bf4>  // b.plast
  417440:	mov	w2, #0x5                   	// #5
  417444:	mov	x1, x22
  417448:	mov	x0, #0x0                   	// #0
  41744c:	bl	403700 <dcgettext@plt>
  417450:	mov	w1, w20
  417454:	bl	4037a0 <printf@plt>
  417458:	mov	x0, x19
  41745c:	mov	w1, #0x8                   	// #8
  417460:	bl	40bcd0 <ferror@plt+0x8430>
  417464:	ldr	x1, [x25]
  417468:	mov	w0, #0xa                   	// #10
  41746c:	bl	4030b0 <putc@plt>
  417470:	add	w0, w20, #0x1
  417474:	cmp	w0, w24
  417478:	b.eq	4174a4 <ferror@plt+0x13c04>  // b.none
  41747c:	mov	w20, w0
  417480:	mov	x0, x23
  417484:	add	x23, x23, #0x8
  417488:	cmp	x23, x27
  41748c:	b.cs	417420 <ferror@plt+0x13b80>  // b.hs, b.nlast
  417490:	mov	w1, #0x8                   	// #8
  417494:	ldr	x2, [x28]
  417498:	blr	x2
  41749c:	mov	x19, x0
  4174a0:	b	417440 <ferror@plt+0x13ba0>
  4174a4:	ldr	x19, [sp, #168]
  4174a8:	ubfiz	x0, x20, #3, #32
  4174ac:	add	x0, x0, #0x8
  4174b0:	add	x19, x19, x0
  4174b4:	ldr	x0, [sp, #240]
  4174b8:	ldr	x3, [sp, #192]
  4174bc:	add	x2, x19, x0
  4174c0:	str	x2, [sp, #232]
  4174c4:	mov	w0, #0xa                   	// #10
  4174c8:	add	x2, x2, x3
  4174cc:	str	x2, [sp, #240]
  4174d0:	ldr	x1, [sp, #216]
  4174d4:	ldr	x3, [sp, #248]
  4174d8:	ldr	x1, [x1]
  4174dc:	add	x2, x2, x3
  4174e0:	add	x24, x2, x3
  4174e4:	str	x2, [sp, #248]
  4174e8:	ldr	x2, [sp, #176]
  4174ec:	add	x28, x24, x2
  4174f0:	bl	4030b0 <putc@plt>
  4174f4:	cmp	x28, x27
  4174f8:	b.hi	418068 <ferror@plt+0x147c8>  // b.pmore
  4174fc:	ldr	x0, [sp, #184]
  417500:	cbz	x0, 417f94 <ferror@plt+0x146f4>
  417504:	ldr	x0, [sp, #184]
  417508:	mov	x20, #0x0                   	// #0
  41750c:	add	x1, x19, x0, lsl #2
  417510:	ldr	w0, [x19], #4
  417514:	cmp	w0, #0x0
  417518:	cinc	x20, x20, ne  // ne = any
  41751c:	cmp	x19, x1
  417520:	b.ne	417510 <ferror@plt+0x13c70>  // b.any
  417524:	ldr	x19, [sp, #184]
  417528:	mov	w4, #0x5                   	// #5
  41752c:	adrp	x2, 440000 <warn@@Base+0x9468>
  417530:	adrp	x1, 440000 <warn@@Base+0x9468>
  417534:	mov	x3, x19
  417538:	add	x2, x2, #0xd88
  41753c:	add	x1, x1, #0xda8
  417540:	mov	x0, #0x0                   	// #0
  417544:	bl	4035d0 <dcngettext@plt>
  417548:	mov	x22, #0x0                   	// #0
  41754c:	mov	x2, x19
  417550:	mov	x1, x20
  417554:	bl	4037a0 <printf@plt>
  417558:	mov	x19, #0x0                   	// #0
  41755c:	ldr	x0, [sp, #160]
  417560:	cbz	x0, 4175d0 <ferror@plt+0x13d30>
  417564:	ldr	x0, [sp, #232]
  417568:	mov	x6, #0x0                   	// #0
  41756c:	ldr	x1, [sp, #160]
  417570:	mov	x2, x0
  417574:	mov	x19, #0x0                   	// #0
  417578:	mov	x22, #0x0                   	// #0
  41757c:	add	x7, x0, x1, lsl #2
  417580:	ldr	w0, [x2], #4
  417584:	b	417594 <ferror@plt+0x13cf4>
  417588:	mov	x6, #0x0                   	// #0
  41758c:	add	x2, x2, #0x4
  417590:	mov	w0, w1
  417594:	cmp	x7, x2
  417598:	b.eq	4175cc <ferror@plt+0x13d2c>  // b.none
  41759c:	udiv	w4, w0, w21
  4175a0:	ldr	w1, [x2]
  4175a4:	udiv	w3, w1, w21
  4175a8:	msub	w4, w4, w21, w0
  4175ac:	msub	w0, w3, w21, w1
  4175b0:	cmp	w4, w0
  4175b4:	b.ne	417588 <ferror@plt+0x13ce8>  // b.any
  4175b8:	add	x6, x6, #0x1
  4175bc:	add	x22, x22, #0x1
  4175c0:	cmp	x19, x6
  4175c4:	csel	x19, x19, x6, cs  // cs = hs, nlast
  4175c8:	b	41758c <ferror@plt+0x13cec>
  4175cc:	add	x20, x20, x22
  4175d0:	mov	w2, #0x5                   	// #5
  4175d4:	adrp	x1, 440000 <warn@@Base+0x9468>
  4175d8:	mov	x0, #0x0                   	// #0
  4175dc:	add	x1, x1, #0xdc8
  4175e0:	bl	403700 <dcgettext@plt>
  4175e4:	mov	x3, x19
  4175e8:	mov	x2, x22
  4175ec:	ldr	x19, [sp, #160]
  4175f0:	mov	x1, x19
  4175f4:	bl	4037a0 <printf@plt>
  4175f8:	cmp	x20, x19
  4175fc:	b.ne	4180dc <ferror@plt+0x1483c>  // b.any
  417600:	stp	x26, x27, [sp, #168]
  417604:	mov	x27, x24
  417608:	adrp	x22, 43e000 <warn@@Base+0x7468>
  41760c:	ldr	x24, [sp, #264]
  417610:	adrp	x20, 43e000 <warn@@Base+0x7468>
  417614:	add	x22, x22, #0xcb8
  417618:	add	x20, x20, #0xca0
  41761c:	mov	x23, #0x0                   	// #0
  417620:	mov	x21, #0x0                   	// #0
  417624:	mov	x25, #0x0                   	// #0
  417628:	mov	x1, x28
  41762c:	mov	x0, x27
  417630:	add	x4, sp, #0x12c
  417634:	add	x3, sp, #0x128
  417638:	mov	w2, #0x0                   	// #0
  41763c:	bl	40f098 <ferror@plt+0xb7f8>
  417640:	ldr	w1, [sp, #300]
  417644:	mov	x26, x0
  417648:	ldr	w19, [sp, #296]
  41764c:	add	x27, x27, x19
  417650:	tbnz	w1, #0, 417a80 <ferror@plt+0x141e0>
  417654:	tbnz	w1, #1, 41776c <ferror@plt+0x13ecc>
  417658:	cbz	x26, 417784 <ferror@plt+0x13ee4>
  41765c:	cmp	x21, x23
  417660:	b.eq	417a98 <ferror@plt+0x141f8>  // b.none
  417664:	cmp	x21, x23
  417668:	b.cs	418094 <ferror@plt+0x147f4>  // b.hs, b.nlast
  41766c:	add	x19, x25, x21, lsl #4
  417670:	mov	x1, x25
  417674:	cmp	x25, x19
  417678:	b.cc	41768c <ferror@plt+0x13dec>  // b.lo, b.ul, b.last
  41767c:	b	4176c0 <ferror@plt+0x13e20>
  417680:	add	x1, x1, #0x10
  417684:	cmp	x1, x19
  417688:	b.cs	4176c0 <ferror@plt+0x13e20>  // b.hs, b.nlast
  41768c:	ldr	x2, [x1]
  417690:	cmp	x2, x26
  417694:	b.ne	417680 <ferror@plt+0x13de0>  // b.any
  417698:	mov	w2, #0x5                   	// #5
  41769c:	adrp	x1, 440000 <warn@@Base+0x9468>
  4176a0:	mov	x0, #0x0                   	// #0
  4176a4:	add	x1, x1, #0xe78
  4176a8:	bl	403700 <dcgettext@plt>
  4176ac:	ldr	x3, [sp, #168]
  4176b0:	mov	x1, x26
  4176b4:	ldr	x2, [x24, #32]
  4176b8:	sub	x2, x3, x2
  4176bc:	bl	436b98 <warn@@Base>
  4176c0:	stp	x26, x27, [x19]
  4176c4:	mov	x0, x27
  4176c8:	add	x3, sp, #0x12c
  4176cc:	mov	x1, x28
  4176d0:	mov	x4, #0x0                   	// #0
  4176d4:	mov	w2, #0x0                   	// #0
  4176d8:	bl	40f098 <ferror@plt+0xb7f8>
  4176dc:	ldr	w5, [sp, #300]
  4176e0:	add	x21, x21, #0x1
  4176e4:	add	x27, x27, x5
  4176e8:	b	417728 <ferror@plt+0x13e88>
  4176ec:	tbnz	w1, #1, 417a50 <ferror@plt+0x141b0>
  4176f0:	mov	x1, x28
  4176f4:	mov	x0, x27
  4176f8:	mov	w2, #0x0                   	// #0
  4176fc:	add	x4, sp, #0x12c
  417700:	add	x3, sp, #0x128
  417704:	bl	40f098 <ferror@plt+0xb7f8>
  417708:	ldr	w1, [sp, #300]
  41770c:	mov	x26, x0
  417710:	ldr	w2, [sp, #296]
  417714:	add	x27, x27, x2
  417718:	tbnz	w1, #0, 417a38 <ferror@plt+0x14198>
  41771c:	tbnz	w1, #1, 417a68 <ferror@plt+0x141c8>
  417720:	orr	x19, x19, x26
  417724:	cbz	x19, 417628 <ferror@plt+0x13d88>
  417728:	mov	x1, x28
  41772c:	mov	x0, x27
  417730:	mov	w2, #0x0                   	// #0
  417734:	add	x4, sp, #0x12c
  417738:	add	x3, sp, #0x128
  41773c:	bl	40f098 <ferror@plt+0xb7f8>
  417740:	ldr	w1, [sp, #300]
  417744:	mov	x19, x0
  417748:	ldr	w2, [sp, #296]
  41774c:	add	x27, x27, x2
  417750:	tbz	w1, #0, 4176ec <ferror@plt+0x13e4c>
  417754:	mov	x1, x20
  417758:	mov	w2, #0x5                   	// #5
  41775c:	mov	x0, #0x0                   	// #0
  417760:	bl	403700 <dcgettext@plt>
  417764:	bl	4365c0 <error@@Base>
  417768:	b	4176f0 <ferror@plt+0x13e50>
  41776c:	mov	x1, x22
  417770:	mov	w2, #0x5                   	// #5
  417774:	mov	x0, #0x0                   	// #0
  417778:	bl	403700 <dcgettext@plt>
  41777c:	bl	4365c0 <error@@Base>
  417780:	cbnz	x26, 41765c <ferror@plt+0x13dbc>
  417784:	adrp	x1, 43e000 <warn@@Base+0x7468>
  417788:	add	x1, x1, #0xaf8
  41778c:	mov	w2, #0x5                   	// #5
  417790:	mov	x0, #0x0                   	// #0
  417794:	str	x25, [sp, #160]
  417798:	ldp	x26, x27, [sp, #168]
  41779c:	bl	403700 <dcgettext@plt>
  4177a0:	bl	4037a0 <printf@plt>
  4177a4:	ldr	w0, [sp, #228]
  4177a8:	cbz	w0, 417c74 <ferror@plt+0x143d4>
  4177ac:	ldr	x0, [sp, #160]
  4177b0:	str	xzr, [sp, #184]
  4177b4:	ldr	w25, [sp, #224]
  4177b8:	str	wzr, [sp, #192]
  4177bc:	add	x24, x0, x21, lsl #4
  4177c0:	adrp	x0, 440000 <warn@@Base+0x9468>
  4177c4:	add	x0, x0, #0xec0
  4177c8:	str	x0, [sp, #256]
  4177cc:	nop
  4177d0:	ldr	w20, [sp, #192]
  4177d4:	ldr	x1, [sp, #240]
  4177d8:	add	x21, x20, x25
  4177dc:	ldr	w19, [sp, #184]
  4177e0:	add	x0, x1, x20
  4177e4:	add	x1, x1, x21
  4177e8:	cmp	x27, x1
  4177ec:	b.hi	417c90 <ferror@plt+0x143f0>  // b.pmore
  4177f0:	cmp	x0, x27
  4177f4:	mov	x23, #0x0                   	// #0
  4177f8:	b.cs	41780c <ferror@plt+0x13f6c>  // b.hs, b.nlast
  4177fc:	sub	x1, x27, x0
  417800:	sub	w2, w1, #0x1
  417804:	cmp	w2, #0x7
  417808:	b.ls	417c94 <ferror@plt+0x143f4>  // b.plast
  41780c:	ldr	x0, [sp, #248]
  417810:	add	x21, x0, x21
  417814:	add	x0, x0, x20
  417818:	cmp	x27, x21
  41781c:	b.hi	417cb8 <ferror@plt+0x14418>  // b.pmore
  417820:	str	x28, [sp, #176]
  417824:	cmp	x0, x27
  417828:	b.cs	41783c <ferror@plt+0x13f9c>  // b.hs, b.nlast
  41782c:	sub	x1, x27, x0
  417830:	sub	w2, w1, #0x1
  417834:	cmp	w2, #0x7
  417838:	b.ls	417cbc <ferror@plt+0x1441c>  // b.plast
  41783c:	ldp	x21, x1, [sp, #176]
  417840:	mov	w22, #0xfffffffe            	// #-2
  417844:	ldr	x0, [sp, #232]
  417848:	ldr	w20, [x0, x1, lsl #2]
  41784c:	mov	x0, #0xffffffffffffffff    	// #-1
  417850:	str	x0, [sp, #168]
  417854:	mov	x0, x23
  417858:	bl	40d940 <ferror@plt+0xa0a0>
  41785c:	mov	x3, x0
  417860:	ldr	x0, [sp, #256]
  417864:	mov	w2, w20
  417868:	mov	w1, w19
  41786c:	bl	4037a0 <printf@plt>
  417870:	adrp	x19, 43e000 <warn@@Base+0x7468>
  417874:	add	x19, x19, #0xca0
  417878:	mov	x1, x27
  41787c:	add	x4, sp, #0x12c
  417880:	add	x3, sp, #0x128
  417884:	mov	x0, x21
  417888:	mov	w2, #0x0                   	// #0
  41788c:	bl	40f098 <ferror@plt+0xb7f8>
  417890:	ldr	w1, [sp, #300]
  417894:	mov	x23, x0
  417898:	ldr	w20, [sp, #296]
  41789c:	tbnz	w1, #0, 417b74 <ferror@plt+0x142d4>
  4178a0:	tbnz	w1, #1, 417bf0 <ferror@plt+0x14350>
  4178a4:	cmn	w22, #0x1
  4178a8:	b.eq	417b90 <ferror@plt+0x142f0>  // b.none
  4178ac:	cbz	x23, 417c34 <ferror@plt+0x14394>
  4178b0:	cmp	w22, #0x0
  4178b4:	b.lt	4178e4 <ferror@plt+0x14044>  // b.tstop
  4178b8:	ldr	x0, [sp, #168]
  4178bc:	adrp	x1, 440000 <warn@@Base+0x9468>
  4178c0:	adrp	x2, 43b000 <warn@@Base+0x4468>
  4178c4:	add	x1, x1, #0xbb8
  4178c8:	ccmp	x0, #0x0, #0x0, eq  // eq = none
  4178cc:	add	x2, x2, #0xf90
  4178d0:	csel	x1, x2, x1, eq  // eq = none
  4178d4:	adrp	x0, 440000 <warn@@Base+0x9468>
  4178d8:	mov	x2, x23
  4178dc:	add	x0, x0, #0xed0
  4178e0:	bl	4037a0 <printf@plt>
  4178e4:	ldr	x0, [sp, #160]
  4178e8:	cmp	x0, x24
  4178ec:	b.cs	417c0c <ferror@plt+0x1436c>  // b.hs, b.nlast
  4178f0:	mov	x1, x0
  4178f4:	b	417904 <ferror@plt+0x14064>
  4178f8:	add	x1, x1, #0x10
  4178fc:	cmp	x1, x24
  417900:	b.cs	417c0c <ferror@plt+0x1436c>  // b.hs, b.nlast
  417904:	ldr	x0, [x1]
  417908:	cmp	x0, x23
  41790c:	b.ne	4178f8 <ferror@plt+0x14058>  // b.any
  417910:	cmp	x1, x24
  417914:	b.cs	417c0c <ferror@plt+0x1436c>  // b.hs, b.nlast
  417918:	ldr	x19, [x1, #8]
  41791c:	add	x4, sp, #0x12c
  417920:	mov	x1, x28
  417924:	add	x3, sp, #0x128
  417928:	mov	x0, x19
  41792c:	mov	w2, #0x0                   	// #0
  417930:	bl	40f098 <ferror@plt+0xb7f8>
  417934:	mov	x23, x0
  417938:	ldr	w1, [sp, #300]
  41793c:	ldr	w0, [sp, #296]
  417940:	add	x19, x19, x0
  417944:	tbnz	w1, #0, 417ba0 <ferror@plt+0x14300>
  417948:	tbnz	w1, #1, 417ad8 <ferror@plt+0x14238>
  41794c:	tbz	w22, #31, 417abc <ferror@plt+0x1421c>
  417950:	add	x21, x21, w20, uxtw
  417954:	b	4179ac <ferror@plt+0x1410c>
  417958:	lsr	w3, w22, #31
  41795c:	mov	w0, #0xffffffff            	// #-1
  417960:	mov	w2, #0x3d                  	// #61
  417964:	mov	w1, #0x5                   	// #5
  417968:	str	x25, [sp]
  41796c:	mov	x4, x21
  417970:	str	w1, [sp, #8]
  417974:	mov	x5, x27
  417978:	str	xzr, [sp, #16]
  41797c:	mov	x1, x23
  417980:	str	w3, [sp, #24]
  417984:	mov	x7, #0x0                   	// #0
  417988:	stp	xzr, xzr, [sp, #32]
  41798c:	mov	x3, x26
  417990:	mov	x6, #0x0                   	// #0
  417994:	strb	w2, [sp, #48]
  417998:	mov	x2, #0x0                   	// #0
  41799c:	str	w0, [sp, #56]
  4179a0:	mov	x0, #0x0                   	// #0
  4179a4:	bl	412da8 <ferror@plt+0xf508>
  4179a8:	mov	x21, x0
  4179ac:	mov	x1, x28
  4179b0:	mov	x0, x19
  4179b4:	mov	w2, #0x0                   	// #0
  4179b8:	add	x4, sp, #0x12c
  4179bc:	add	x3, sp, #0x128
  4179c0:	bl	40f098 <ferror@plt+0xb7f8>
  4179c4:	ldr	w2, [sp, #300]
  4179c8:	mov	x20, x0
  4179cc:	ldr	w1, [sp, #296]
  4179d0:	add	x19, x19, x1
  4179d4:	tbnz	w2, #0, 417b20 <ferror@plt+0x14280>
  4179d8:	tbnz	w2, #1, 417b58 <ferror@plt+0x142b8>
  4179dc:	mov	x1, x28
  4179e0:	mov	x0, x19
  4179e4:	mov	w2, #0x0                   	// #0
  4179e8:	add	x4, sp, #0x12c
  4179ec:	add	x3, sp, #0x128
  4179f0:	bl	40f098 <ferror@plt+0xb7f8>
  4179f4:	ldr	w1, [sp, #300]
  4179f8:	mov	x23, x0
  4179fc:	ldr	w2, [sp, #296]
  417a00:	add	x19, x19, x2
  417a04:	tbnz	w1, #0, 417af8 <ferror@plt+0x14258>
  417a08:	tbnz	w1, #1, 417b3c <ferror@plt+0x1429c>
  417a0c:	orr	x0, x20, x23
  417a10:	cbz	x0, 417b18 <ferror@plt+0x14278>
  417a14:	tbnz	w22, #31, 417958 <ferror@plt+0x140b8>
  417a18:	mov	w0, w20
  417a1c:	bl	43a5c0 <warn@@Base+0x3a28>
  417a20:	mov	x1, x0
  417a24:	cbz	x0, 417bc0 <ferror@plt+0x14320>
  417a28:	adrp	x0, 43c000 <warn@@Base+0x5468>
  417a2c:	add	x0, x0, #0x3c8
  417a30:	bl	4037a0 <printf@plt>
  417a34:	b	417958 <ferror@plt+0x140b8>
  417a38:	mov	x1, x20
  417a3c:	mov	w2, #0x5                   	// #5
  417a40:	mov	x0, #0x0                   	// #0
  417a44:	bl	403700 <dcgettext@plt>
  417a48:	bl	4365c0 <error@@Base>
  417a4c:	b	417720 <ferror@plt+0x13e80>
  417a50:	mov	x1, x22
  417a54:	mov	w2, #0x5                   	// #5
  417a58:	mov	x0, #0x0                   	// #0
  417a5c:	bl	403700 <dcgettext@plt>
  417a60:	bl	4365c0 <error@@Base>
  417a64:	b	4176f0 <ferror@plt+0x13e50>
  417a68:	mov	x1, x22
  417a6c:	mov	w2, #0x5                   	// #5
  417a70:	mov	x0, #0x0                   	// #0
  417a74:	bl	403700 <dcgettext@plt>
  417a78:	bl	4365c0 <error@@Base>
  417a7c:	b	417720 <ferror@plt+0x13e80>
  417a80:	mov	x1, x20
  417a84:	mov	w2, #0x5                   	// #5
  417a88:	mov	x0, #0x0                   	// #0
  417a8c:	bl	403700 <dcgettext@plt>
  417a90:	bl	4365c0 <error@@Base>
  417a94:	b	417658 <ferror@plt+0x13db8>
  417a98:	lsl	x23, x21, #1
  417a9c:	mov	x1, #0x100                 	// #256
  417aa0:	cmp	x23, x1
  417aa4:	mov	x0, x25
  417aa8:	csel	x23, x23, x1, cs  // cs = hs, nlast
  417aac:	lsl	x1, x23, #4
  417ab0:	bl	4031f0 <xrealloc@plt>
  417ab4:	mov	x25, x0
  417ab8:	b	417664 <ferror@plt+0x13dc4>
  417abc:	mov	x0, x23
  417ac0:	bl	40db00 <ferror@plt+0xa260>
  417ac4:	adrp	x2, 43c000 <warn@@Base+0x5468>
  417ac8:	mov	x1, x0
  417acc:	add	x0, x2, #0x3c8
  417ad0:	bl	4037a0 <printf@plt>
  417ad4:	b	417950 <ferror@plt+0x140b0>
  417ad8:	adrp	x0, 43e000 <warn@@Base+0x7468>
  417adc:	add	x1, x0, #0xcb8
  417ae0:	mov	w2, #0x5                   	// #5
  417ae4:	mov	x0, #0x0                   	// #0
  417ae8:	bl	403700 <dcgettext@plt>
  417aec:	bl	4365c0 <error@@Base>
  417af0:	tbnz	w22, #31, 417950 <ferror@plt+0x140b0>
  417af4:	b	417abc <ferror@plt+0x1421c>
  417af8:	adrp	x1, 43e000 <warn@@Base+0x7468>
  417afc:	add	x1, x1, #0xca0
  417b00:	mov	w2, #0x5                   	// #5
  417b04:	mov	x0, #0x0                   	// #0
  417b08:	bl	403700 <dcgettext@plt>
  417b0c:	bl	4365c0 <error@@Base>
  417b10:	orr	x0, x20, x23
  417b14:	cbnz	x0, 417a14 <ferror@plt+0x14174>
  417b18:	add	w22, w22, #0x1
  417b1c:	b	417870 <ferror@plt+0x13fd0>
  417b20:	adrp	x1, 43e000 <warn@@Base+0x7468>
  417b24:	add	x1, x1, #0xca0
  417b28:	mov	w2, #0x5                   	// #5
  417b2c:	mov	x0, #0x0                   	// #0
  417b30:	bl	403700 <dcgettext@plt>
  417b34:	bl	4365c0 <error@@Base>
  417b38:	b	4179dc <ferror@plt+0x1413c>
  417b3c:	adrp	x0, 43e000 <warn@@Base+0x7468>
  417b40:	add	x1, x0, #0xcb8
  417b44:	mov	w2, #0x5                   	// #5
  417b48:	mov	x0, #0x0                   	// #0
  417b4c:	bl	403700 <dcgettext@plt>
  417b50:	bl	4365c0 <error@@Base>
  417b54:	b	417a0c <ferror@plt+0x1416c>
  417b58:	adrp	x0, 43e000 <warn@@Base+0x7468>
  417b5c:	add	x1, x0, #0xcb8
  417b60:	mov	w2, #0x5                   	// #5
  417b64:	mov	x0, #0x0                   	// #0
  417b68:	bl	403700 <dcgettext@plt>
  417b6c:	bl	4365c0 <error@@Base>
  417b70:	b	4179dc <ferror@plt+0x1413c>
  417b74:	mov	x1, x19
  417b78:	mov	w2, #0x5                   	// #5
  417b7c:	mov	x0, #0x0                   	// #0
  417b80:	bl	403700 <dcgettext@plt>
  417b84:	bl	4365c0 <error@@Base>
  417b88:	cmn	w22, #0x1
  417b8c:	b.ne	4178ac <ferror@plt+0x1400c>  // b.any
  417b90:	mov	w22, #0x0                   	// #0
  417b94:	str	x23, [sp, #168]
  417b98:	ldr	x21, [sp, #176]
  417b9c:	b	417878 <ferror@plt+0x13fd8>
  417ba0:	adrp	x1, 43e000 <warn@@Base+0x7468>
  417ba4:	add	x1, x1, #0xca0
  417ba8:	mov	w2, #0x5                   	// #5
  417bac:	mov	x0, #0x0                   	// #0
  417bb0:	bl	403700 <dcgettext@plt>
  417bb4:	bl	4365c0 <error@@Base>
  417bb8:	tbnz	w22, #31, 417950 <ferror@plt+0x140b0>
  417bbc:	b	417abc <ferror@plt+0x1421c>
  417bc0:	mov	w2, #0x5                   	// #5
  417bc4:	adrp	x1, 440000 <warn@@Base+0x9468>
  417bc8:	add	x1, x1, #0xf20
  417bcc:	bl	403700 <dcgettext@plt>
  417bd0:	mov	x3, x20
  417bd4:	mov	x2, x0
  417bd8:	ldr	x20, [sp, #200]
  417bdc:	mov	x1, #0x64                  	// #100
  417be0:	mov	x0, x20
  417be4:	bl	403160 <snprintf@plt>
  417be8:	mov	x1, x20
  417bec:	b	417a28 <ferror@plt+0x14188>
  417bf0:	adrp	x0, 43e000 <warn@@Base+0x7468>
  417bf4:	add	x1, x0, #0xcb8
  417bf8:	mov	w2, #0x5                   	// #5
  417bfc:	mov	x0, #0x0                   	// #0
  417c00:	bl	403700 <dcgettext@plt>
  417c04:	bl	4365c0 <error@@Base>
  417c08:	b	4178a4 <ferror@plt+0x14004>
  417c0c:	mov	w2, #0x5                   	// #5
  417c10:	adrp	x1, 440000 <warn@@Base+0x9468>
  417c14:	mov	x0, #0x0                   	// #0
  417c18:	add	x1, x1, #0xed8
  417c1c:	bl	403700 <dcgettext@plt>
  417c20:	ldr	x1, [sp, #264]
  417c24:	ldr	x2, [x1, #32]
  417c28:	mov	x1, x23
  417c2c:	sub	x2, x26, x2
  417c30:	bl	436b98 <warn@@Base>
  417c34:	cmp	w22, #0x0
  417c38:	b.le	417cd4 <ferror@plt+0x14434>
  417c3c:	ldr	x0, [sp, #216]
  417c40:	ldr	w2, [sp, #192]
  417c44:	ldr	w3, [sp, #224]
  417c48:	ldr	x1, [x0]
  417c4c:	add	w2, w2, w3
  417c50:	ldr	x0, [sp, #184]
  417c54:	str	w2, [sp, #192]
  417c58:	add	x19, x0, #0x1
  417c5c:	mov	w0, #0xa                   	// #10
  417c60:	str	x19, [sp, #184]
  417c64:	bl	4030b0 <putc@plt>
  417c68:	ldr	w0, [sp, #228]
  417c6c:	cmp	w0, w19
  417c70:	b.hi	4177d0 <ferror@plt+0x13f30>  // b.pmore
  417c74:	ldr	x0, [sp, #160]
  417c78:	bl	403510 <free@plt>
  417c7c:	ldr	x0, [sp, #272]
  417c80:	cmp	x0, x27
  417c84:	b.ls	4180b8 <ferror@plt+0x14818>  // b.plast
  417c88:	mov	x26, x27
  417c8c:	b	416df0 <ferror@plt+0x13550>
  417c90:	ldr	w1, [sp, #224]
  417c94:	ldr	x2, [sp, #208]
  417c98:	ldr	x2, [x2]
  417c9c:	blr	x2
  417ca0:	mov	x23, x0
  417ca4:	ldr	x0, [sp, #248]
  417ca8:	add	x21, x0, x21
  417cac:	add	x0, x0, x20
  417cb0:	cmp	x27, x21
  417cb4:	b.ls	417820 <ferror@plt+0x13f80>  // b.plast
  417cb8:	ldr	w1, [sp, #224]
  417cbc:	ldr	x2, [sp, #208]
  417cc0:	ldr	x2, [x2]
  417cc4:	blr	x2
  417cc8:	add	x0, x28, x0
  417ccc:	str	x0, [sp, #176]
  417cd0:	b	41783c <ferror@plt+0x13f9c>
  417cd4:	adrp	x1, 440000 <warn@@Base+0x9468>
  417cd8:	add	x1, x1, #0xf38
  417cdc:	mov	w2, #0x5                   	// #5
  417ce0:	mov	x0, #0x0                   	// #0
  417ce4:	bl	403700 <dcgettext@plt>
  417ce8:	bl	4037a0 <printf@plt>
  417cec:	b	417c3c <ferror@plt+0x1439c>
  417cf0:	ldr	x0, [sp, #208]
  417cf4:	mov	w1, #0x4                   	// #4
  417cf8:	add	x19, x20, #0x1c
  417cfc:	ldr	x2, [x0]
  417d00:	mov	x0, x22
  417d04:	blr	x2
  417d08:	and	x1, x0, #0xffffffff
  417d0c:	str	x1, [sp, #160]
  417d10:	ubfiz	x1, x0, #2, #32
  417d14:	str	x1, [sp, #192]
  417d18:	cmp	x27, x19
  417d1c:	ldr	w1, [sp, #224]
  417d20:	str	w0, [sp, #228]
  417d24:	mul	w0, w1, w0
  417d28:	str	x0, [sp, #248]
  417d2c:	b.hi	417298 <ferror@plt+0x139f8>  // b.pmore
  417d30:	sub	x1, x27, x23
  417d34:	sub	w0, w1, #0x1
  417d38:	cmp	w0, #0x7
  417d3c:	b.hi	417074 <ferror@plt+0x137d4>  // b.pmore
  417d40:	ldr	x0, [sp, #208]
  417d44:	add	x20, x20, #0x20
  417d48:	ldr	x2, [x0]
  417d4c:	mov	x0, x23
  417d50:	blr	x2
  417d54:	mov	x28, x0
  417d58:	cmp	x20, x27
  417d5c:	mov	w0, w0
  417d60:	b.cc	417d70 <ferror@plt+0x144d0>  // b.lo, b.ul, b.last
  417d64:	and	x0, x28, #0xffffffff
  417d68:	str	x0, [sp, #176]
  417d6c:	b	417084 <ferror@plt+0x137e4>
  417d70:	str	x0, [sp, #176]
  417d74:	mov	w1, #0x4                   	// #4
  417d78:	ldr	x0, [sp, #208]
  417d7c:	ldr	x2, [x0]
  417d80:	mov	x0, x19
  417d84:	blr	x2
  417d88:	mov	x19, x0
  417d8c:	mov	w22, w0
  417d90:	tst	x0, #0x3
  417d94:	b.eq	417dc0 <ferror@plt+0x14520>  // b.none
  417d98:	neg	w22, w19
  417d9c:	mov	w2, #0x5                   	// #5
  417da0:	and	w22, w22, #0x3
  417da4:	adrp	x1, 440000 <warn@@Base+0x9468>
  417da8:	add	w22, w22, w19
  417dac:	add	x1, x1, #0xc90
  417db0:	mov	x0, #0x0                   	// #0
  417db4:	bl	403700 <dcgettext@plt>
  417db8:	mov	w1, w19
  417dbc:	bl	436b98 <warn@@Base>
  417dc0:	adrp	x1, 440000 <warn@@Base+0x9468>
  417dc4:	add	x1, x1, #0xc70
  417dc8:	mov	w2, #0x5                   	// #5
  417dcc:	mov	x0, #0x0                   	// #0
  417dd0:	bl	403700 <dcgettext@plt>
  417dd4:	bl	4037a0 <printf@plt>
  417dd8:	cbz	w22, 41709c <ferror@plt+0x137fc>
  417ddc:	sub	w0, w22, #0x1
  417de0:	adrp	x28, 464000 <warn@@Base+0x2d468>
  417de4:	add	x19, x0, #0x1
  417de8:	adrp	x22, 43e000 <warn@@Base+0x7468>
  417dec:	add	x19, x20, x19
  417df0:	add	x22, x22, #0x2e0
  417df4:	mov	x23, x20
  417df8:	str	x0, [sp, #216]
  417dfc:	add	x0, x28, #0xb88
  417e00:	mov	w28, #0x1                   	// #1
  417e04:	str	x0, [sp, #168]
  417e08:	str	x20, [sp, #280]
  417e0c:	ldr	x25, [sp, #208]
  417e10:	b	417e44 <ferror@plt+0x145a4>
  417e14:	sub	x1, x23, #0x1
  417e18:	cmp	x27, x1
  417e1c:	b.ls	417e30 <ferror@plt+0x14590>  // b.plast
  417e20:	sub	x1, x27, x0
  417e24:	sub	w2, w1, #0x1
  417e28:	cmp	w2, #0x7
  417e2c:	b.ls	417e58 <ferror@plt+0x145b8>  // b.plast
  417e30:	mov	x0, x22
  417e34:	mov	w1, #0x0                   	// #0
  417e38:	bl	4037a0 <printf@plt>
  417e3c:	cmp	x19, x23
  417e40:	b.eq	417e8c <ferror@plt+0x145ec>  // b.none
  417e44:	mov	x0, x23
  417e48:	add	x23, x23, #0x1
  417e4c:	cmp	x23, x27
  417e50:	b.cs	417e14 <ferror@plt+0x14574>  // b.hs, b.nlast
  417e54:	mov	w1, #0x1                   	// #1
  417e58:	ldr	x2, [x25]
  417e5c:	blr	x2
  417e60:	and	w20, w0, #0xff
  417e64:	mov	w1, w20
  417e68:	mov	x0, x22
  417e6c:	bl	4037a0 <printf@plt>
  417e70:	cbz	w20, 417e3c <ferror@plt+0x1459c>
  417e74:	ldr	x0, [sp, #168]
  417e78:	ldrh	w0, [x0, w20, sxtw #1]
  417e7c:	tst	x0, #0x10
  417e80:	csel	w28, w28, wzr, ne  // ne = any
  417e84:	cmp	x19, x23
  417e88:	b.ne	417e44 <ferror@plt+0x145a4>  // b.any
  417e8c:	ldr	x20, [sp, #280]
  417e90:	cbnz	w28, 417ff4 <ferror@plt+0x14754>
  417e94:	adrp	x0, 466000 <_sch_istable+0x1478>
  417e98:	add	x0, x0, #0xed8
  417e9c:	str	x0, [sp, #216]
  417ea0:	b	4170c4 <ferror@plt+0x13824>
  417ea4:	mov	w1, #0x4                   	// #4
  417ea8:	ldr	x0, [sp, #208]
  417eac:	add	x22, x20, #0x14
  417eb0:	ldr	x2, [x0]
  417eb4:	mov	x0, x21
  417eb8:	blr	x2
  417ebc:	mov	w24, w0
  417ec0:	cmp	x22, x27
  417ec4:	b.cc	417210 <ferror@plt+0x13970>  // b.lo, b.ul, b.last
  417ec8:	cmp	x27, x19
  417ecc:	b.ls	417040 <ferror@plt+0x137a0>  // b.plast
  417ed0:	sub	x1, x27, x19
  417ed4:	sub	w0, w1, #0x1
  417ed8:	cmp	w0, #0x7
  417edc:	b.hi	417040 <ferror@plt+0x137a0>  // b.pmore
  417ee0:	b	417214 <ferror@plt+0x13974>
  417ee4:	mov	w1, #0x2                   	// #2
  417ee8:	ldr	x0, [sp, #208]
  417eec:	ldr	x2, [x0]
  417ef0:	mov	x0, x22
  417ef4:	blr	x2
  417ef8:	ands	w19, w0, #0xffff
  417efc:	b.ne	417f74 <ferror@plt+0x146d4>  // b.any
  417f00:	add	x19, x20, #0x8
  417f04:	cmp	x19, x27
  417f08:	b.cc	41719c <ferror@plt+0x138fc>  // b.lo, b.ul, b.last
  417f0c:	cmp	x21, x27
  417f10:	b.cs	416fe0 <ferror@plt+0x13740>  // b.hs, b.nlast
  417f14:	sub	x1, x27, x21
  417f18:	sub	w0, w1, #0x1
  417f1c:	cmp	w0, #0x7
  417f20:	b.ls	4171a0 <ferror@plt+0x13900>  // b.plast
  417f24:	b	416fe0 <ferror@plt+0x13740>
  417f28:	sub	w0, w19, #0x1
  417f2c:	cmp	w0, #0x7
  417f30:	b.hi	416e50 <ferror@plt+0x135b0>  // b.pmore
  417f34:	mov	w1, w19
  417f38:	b	416f6c <ferror@plt+0x136cc>
  417f3c:	ldr	x0, [sp, #272]
  417f40:	add	x2, x26, #0xc
  417f44:	cmp	x2, x0
  417f48:	b.cc	418040 <ferror@plt+0x147a0>  // b.lo, b.ul, b.last
  417f4c:	cmp	x20, x0
  417f50:	b.cs	417f64 <ferror@plt+0x146c4>  // b.hs, b.nlast
  417f54:	sub	x1, x0, x20
  417f58:	sub	w0, w1, #0x1
  417f5c:	cmp	w0, #0x7
  417f60:	b.ls	418044 <ferror@plt+0x147a4>  // b.plast
  417f64:	mov	w0, #0x8                   	// #8
  417f68:	mov	x20, x2
  417f6c:	str	w0, [sp, #224]
  417f70:	b	416e18 <ferror@plt+0x13578>
  417f74:	mov	w2, #0x5                   	// #5
  417f78:	adrp	x1, 440000 <warn@@Base+0x9468>
  417f7c:	mov	x0, #0x0                   	// #0
  417f80:	add	x1, x1, #0xc00
  417f84:	bl	403700 <dcgettext@plt>
  417f88:	mov	w1, w19
  417f8c:	bl	436b98 <warn@@Base>
  417f90:	b	417f00 <ferror@plt+0x14660>
  417f94:	mov	w4, #0x5                   	// #5
  417f98:	mov	x3, #0x0                   	// #0
  417f9c:	adrp	x2, 440000 <warn@@Base+0x9468>
  417fa0:	adrp	x1, 440000 <warn@@Base+0x9468>
  417fa4:	add	x2, x2, #0xd88
  417fa8:	add	x1, x1, #0xda8
  417fac:	mov	x0, #0x0                   	// #0
  417fb0:	bl	4035d0 <dcngettext@plt>
  417fb4:	mov	x2, #0x0                   	// #0
  417fb8:	mov	x1, #0x0                   	// #0
  417fbc:	bl	4037a0 <printf@plt>
  417fc0:	mov	x20, #0x0                   	// #0
  417fc4:	ldr	x0, [sp, #160]
  417fc8:	cbnz	x0, 417564 <ferror@plt+0x13cc4>
  417fcc:	mov	w2, #0x5                   	// #5
  417fd0:	adrp	x1, 440000 <warn@@Base+0x9468>
  417fd4:	mov	x0, #0x0                   	// #0
  417fd8:	add	x1, x1, #0xdc8
  417fdc:	bl	403700 <dcgettext@plt>
  417fe0:	mov	x3, #0x0                   	// #0
  417fe4:	mov	x2, #0x0                   	// #0
  417fe8:	mov	x1, #0x0                   	// #0
  417fec:	bl	4037a0 <printf@plt>
  417ff0:	b	417600 <ferror@plt+0x13d60>
  417ff4:	adrp	x0, 440000 <warn@@Base+0x9468>
  417ff8:	add	x0, x0, #0xc88
  417ffc:	bl	4037a0 <printf@plt>
  418000:	add	x22, x20, #0x1
  418004:	ldr	x1, [sp, #216]
  418008:	adrp	x0, 466000 <_sch_istable+0x1478>
  41800c:	add	x23, x0, #0xed8
  418010:	str	x23, [sp, #216]
  418014:	add	x22, x22, x1
  418018:	b	418030 <ferror@plt+0x14790>
  41801c:	ldr	x1, [x23]
  418020:	add	x20, x20, #0x1
  418024:	bl	4030b0 <putc@plt>
  418028:	cmp	x22, x20
  41802c:	b.eq	418038 <ferror@plt+0x14798>  // b.none
  418030:	ldrb	w0, [x20]
  418034:	cbnz	w0, 41801c <ferror@plt+0x1477c>
  418038:	mov	x20, x19
  41803c:	b	4170b4 <ferror@plt+0x13814>
  418040:	mov	w1, #0x8                   	// #8
  418044:	ldr	x0, [sp, #208]
  418048:	ldr	x3, [x0]
  41804c:	mov	x0, x20
  418050:	mov	x20, x2
  418054:	mov	w2, #0x8                   	// #8
  418058:	str	w2, [sp, #224]
  41805c:	blr	x3
  418060:	mov	x19, x0
  418064:	b	416edc <ferror@plt+0x1363c>
  418068:	mov	w2, #0x5                   	// #5
  41806c:	adrp	x1, 440000 <warn@@Base+0x9468>
  418070:	mov	x0, #0x0                   	// #0
  418074:	add	x1, x1, #0xd30
  418078:	bl	403700 <dcgettext@plt>
  41807c:	ldr	x1, [sp, #264]
  418080:	ldr	x1, [x1, #32]
  418084:	sub	x3, x26, x1
  418088:	sub	x2, x27, x1
  41808c:	sub	x1, x28, x1
  418090:	b	416f40 <ferror@plt+0x136a0>
  418094:	adrp	x3, 445000 <warn@@Base+0xe468>
  418098:	add	x3, x3, #0xc40
  41809c:	adrp	x1, 43f000 <warn@@Base+0x8468>
  4180a0:	adrp	x0, 440000 <warn@@Base+0x9468>
  4180a4:	add	x3, x3, #0xaa0
  4180a8:	add	x1, x1, #0xb58
  4180ac:	add	x0, x0, #0xe48
  4180b0:	mov	w2, #0x2323                	// #8995
  4180b4:	bl	4037c0 <__assert_fail@plt>
  4180b8:	ldp	x21, x22, [sp, #96]
  4180bc:	ldp	x23, x24, [sp, #112]
  4180c0:	ldp	x27, x28, [sp, #144]
  4180c4:	mov	w0, #0x1                   	// #1
  4180c8:	ldp	x29, x30, [sp, #64]
  4180cc:	ldp	x19, x20, [sp, #80]
  4180d0:	ldp	x25, x26, [sp, #128]
  4180d4:	add	sp, sp, #0x130
  4180d8:	ret
  4180dc:	adrp	x3, 445000 <warn@@Base+0xe468>
  4180e0:	add	x3, x3, #0xc40
  4180e4:	adrp	x1, 43f000 <warn@@Base+0x8468>
  4180e8:	adrp	x0, 440000 <warn@@Base+0x9468>
  4180ec:	add	x3, x3, #0xaa0
  4180f0:	add	x1, x1, #0xb58
  4180f4:	add	x0, x0, #0xe18
  4180f8:	mov	w2, #0x2308                	// #8968
  4180fc:	bl	4037c0 <__assert_fail@plt>
  418100:	sub	sp, sp, #0x900
  418104:	stp	x29, x30, [sp, #64]
  418108:	add	x29, sp, #0x40
  41810c:	stp	x19, x20, [sp, #80]
  418110:	mov	x20, x1
  418114:	stp	x23, x24, [sp, #112]
  418118:	ldr	x24, [x0, #32]
  41811c:	stp	x21, x22, [sp, #96]
  418120:	mov	x21, x0
  418124:	ldr	x19, [x0, #48]
  418128:	str	x0, [sp, #232]
  41812c:	mov	w0, #0xa                   	// #10
  418130:	bl	40d5b8 <ferror@plt+0x9d18>
  418134:	mov	x1, x20
  418138:	mov	w0, #0x4                   	// #4
  41813c:	bl	40d5b8 <ferror@plt+0x9d18>
  418140:	add	x19, x24, x19
  418144:	add	x1, x21, #0x18
  418148:	add	x0, x21, #0x10
  41814c:	bl	40e318 <ferror@plt+0xaa78>
  418150:	cmp	x24, x19
  418154:	b.cs	419420 <ferror@plt+0x15b80>  // b.hs, b.nlast
  418158:	stp	x27, x28, [sp, #144]
  41815c:	mov	x28, x24
  418160:	adrp	x0, 443000 <warn@@Base+0xc468>
  418164:	add	x0, x0, #0xac0
  418168:	stp	x25, x26, [sp, #128]
  41816c:	str	x0, [sp, #224]
  418170:	add	x21, x28, #0x2
  418174:	sub	x25, x28, x24
  418178:	cmp	x21, x19
  41817c:	b.cc	4181d4 <ferror@plt+0x14934>  // b.lo, b.ul, b.last
  418180:	sub	x1, x19, x28
  418184:	sub	w0, w1, #0x1
  418188:	cmp	w0, #0x7
  41818c:	b.ls	4181d8 <ferror@plt+0x14938>  // b.plast
  418190:	mov	w2, #0x5                   	// #5
  418194:	adrp	x1, 440000 <warn@@Base+0x9468>
  418198:	mov	x0, #0x0                   	// #0
  41819c:	add	x1, x1, #0xf48
  4181a0:	bl	403700 <dcgettext@plt>
  4181a4:	ldr	x1, [sp, #232]
  4181a8:	ldr	x1, [x1, #16]
  4181ac:	bl	4365c0 <error@@Base>
  4181b0:	ldp	x25, x26, [sp, #128]
  4181b4:	mov	w0, #0x0                   	// #0
  4181b8:	ldp	x27, x28, [sp, #144]
  4181bc:	ldp	x29, x30, [sp, #64]
  4181c0:	ldp	x19, x20, [sp, #80]
  4181c4:	ldp	x21, x22, [sp, #96]
  4181c8:	ldp	x23, x24, [sp, #112]
  4181cc:	add	sp, sp, #0x900
  4181d0:	ret
  4181d4:	mov	w1, #0x2                   	// #2
  4181d8:	adrp	x26, 46a000 <_bfd_std_section+0x3120>
  4181dc:	mov	x0, x28
  4181e0:	add	x20, x26, #0x2b8
  4181e4:	ldr	x2, [x26, #696]
  4181e8:	blr	x2
  4181ec:	mov	x23, x0
  4181f0:	sub	w0, w0, #0x4
  4181f4:	mov	w22, w23
  4181f8:	cmp	w0, #0x1
  4181fc:	b.hi	418190 <ferror@plt+0x148f0>  // b.pmore
  418200:	add	x27, x28, #0x3
  418204:	cmp	x27, x19
  418208:	b.cc	4182bc <ferror@plt+0x14a1c>  // b.lo, b.ul, b.last
  41820c:	cmp	x21, x19
  418210:	b.cs	418224 <ferror@plt+0x14984>  // b.hs, b.nlast
  418214:	sub	x1, x19, x21
  418218:	sub	w0, w1, #0x1
  41821c:	cmp	w0, #0x7
  418220:	b.ls	4182c0 <ferror@plt+0x14a20>  // b.plast
  418224:	mov	w2, #0x5                   	// #5
  418228:	adrp	x1, 440000 <warn@@Base+0x9468>
  41822c:	mov	x0, #0x0                   	// #0
  418230:	add	x1, x1, #0xf90
  418234:	bl	403700 <dcgettext@plt>
  418238:	mov	x1, x25
  41823c:	bl	4037a0 <printf@plt>
  418240:	mov	w2, #0x5                   	// #5
  418244:	adrp	x1, 440000 <warn@@Base+0x9468>
  418248:	mov	x0, #0x0                   	// #0
  41824c:	add	x1, x1, #0xfb8
  418250:	bl	403700 <dcgettext@plt>
  418254:	mov	w1, w22
  418258:	bl	4037a0 <printf@plt>
  41825c:	mov	w2, #0x5                   	// #5
  418260:	adrp	x1, 440000 <warn@@Base+0x9468>
  418264:	mov	x0, #0x0                   	// #0
  418268:	add	x1, x1, #0xfe0
  41826c:	bl	403700 <dcgettext@plt>
  418270:	mov	w1, #0x4                   	// #4
  418274:	bl	4037a0 <printf@plt>
  418278:	mov	w0, #0xa                   	// #10
  41827c:	bl	403800 <putchar@plt>
  418280:	adrp	x1, 441000 <warn@@Base+0xa468>
  418284:	add	x1, x1, #0xc0
  418288:	mov	w2, #0x5                   	// #5
  41828c:	mov	x0, #0x0                   	// #0
  418290:	bl	403700 <dcgettext@plt>
  418294:	bl	4365c0 <error@@Base>
  418298:	mov	w0, #0x0                   	// #0
  41829c:	ldp	x29, x30, [sp, #64]
  4182a0:	ldp	x19, x20, [sp, #80]
  4182a4:	ldp	x21, x22, [sp, #96]
  4182a8:	ldp	x23, x24, [sp, #112]
  4182ac:	ldp	x25, x26, [sp, #128]
  4182b0:	ldp	x27, x28, [sp, #144]
  4182b4:	add	sp, sp, #0x900
  4182b8:	ret
  4182bc:	mov	w1, #0x1                   	// #1
  4182c0:	ldr	x2, [x26, #696]
  4182c4:	mov	x0, x21
  4182c8:	mov	w21, #0x4                   	// #4
  4182cc:	blr	x2
  4182d0:	mov	x28, x0
  4182d4:	mov	w2, #0x5                   	// #5
  4182d8:	mov	w0, #0x8                   	// #8
  4182dc:	tst	x28, #0x1
  4182e0:	adrp	x1, 440000 <warn@@Base+0x9468>
  4182e4:	csel	w21, w21, w0, eq  // eq = none
  4182e8:	add	x1, x1, #0xf90
  4182ec:	mov	x0, #0x0                   	// #0
  4182f0:	and	w22, w28, #0x4
  4182f4:	bl	403700 <dcgettext@plt>
  4182f8:	mov	x1, x25
  4182fc:	bl	4037a0 <printf@plt>
  418300:	mov	w2, #0x5                   	// #5
  418304:	adrp	x1, 440000 <warn@@Base+0x9468>
  418308:	mov	x0, #0x0                   	// #0
  41830c:	add	x1, x1, #0xfb8
  418310:	bl	403700 <dcgettext@plt>
  418314:	mov	w1, w23
  418318:	bl	4037a0 <printf@plt>
  41831c:	and	w3, w28, #0x2
  418320:	mov	w2, #0x5                   	// #5
  418324:	adrp	x1, 440000 <warn@@Base+0x9468>
  418328:	mov	x0, #0x0                   	// #0
  41832c:	add	x1, x1, #0xfe0
  418330:	str	w3, [sp, #204]
  418334:	bl	403700 <dcgettext@plt>
  418338:	mov	w1, w21
  41833c:	bl	4037a0 <printf@plt>
  418340:	tbz	w28, #1, 419428 <ferror@plt+0x15b88>
  418344:	add	x25, x27, w21, uxtw
  418348:	cmp	x25, x19
  41834c:	b.cc	418614 <ferror@plt+0x14d74>  // b.lo, b.ul, b.last
  418350:	str	xzr, [sp, #208]
  418354:	cmp	x27, x19
  418358:	b.cs	41836c <ferror@plt+0x14acc>  // b.hs, b.nlast
  41835c:	sub	x1, x19, x27
  418360:	sub	w0, w1, #0x1
  418364:	cmp	w0, #0x7
  418368:	b.ls	418618 <ferror@plt+0x14d78>  // b.plast
  41836c:	mov	w2, #0x5                   	// #5
  418370:	adrp	x1, 441000 <warn@@Base+0xa468>
  418374:	mov	x0, #0x0                   	// #0
  418378:	add	x1, x1, #0x8
  41837c:	bl	403700 <dcgettext@plt>
  418380:	ldr	x1, [sp, #208]
  418384:	bl	4037a0 <printf@plt>
  418388:	cbz	w22, 419310 <ferror@plt+0x15a70>
  41838c:	add	x27, x25, #0x1
  418390:	cmp	x27, x19
  418394:	b.cc	4184ac <ferror@plt+0x14c0c>  // b.lo, b.ul, b.last
  418398:	cmp	x25, x19
  41839c:	b.cs	418278 <ferror@plt+0x149d8>  // b.hs, b.nlast
  4183a0:	sub	x1, x19, x25
  4183a4:	sub	w0, w1, #0x1
  4183a8:	cmp	w0, #0x7
  4183ac:	b.hi	418278 <ferror@plt+0x149d8>  // b.pmore
  4183b0:	ldr	x2, [x26, #696]
  4183b4:	mov	x0, x25
  4183b8:	blr	x2
  4183bc:	mov	x22, x0
  4183c0:	mov	x2, #0x800                 	// #2048
  4183c4:	add	x0, sp, #0x100
  4183c8:	mov	w1, #0x0                   	// #0
  4183cc:	str	w22, [sp, #192]
  4183d0:	bl	403290 <memset@plt>
  4183d4:	cbz	w22, 418278 <ferror@plt+0x149d8>
  4183d8:	adrp	x1, 441000 <warn@@Base+0xa468>
  4183dc:	add	x1, x1, #0x30
  4183e0:	mov	w2, #0x5                   	// #5
  4183e4:	mov	x0, #0x0                   	// #0
  4183e8:	str	wzr, [sp, #184]
  4183ec:	bl	403700 <dcgettext@plt>
  4183f0:	bl	4037a0 <printf@plt>
  4183f4:	b	418480 <ferror@plt+0x14be0>
  4183f8:	cmp	x19, x27
  4183fc:	b.ls	418410 <ferror@plt+0x14b70>  // b.plast
  418400:	sub	x1, x19, x27
  418404:	sub	w0, w1, #0x1
  418408:	cmp	w0, #0x7
  41840c:	b.ls	418490 <ferror@plt+0x14bf0>  // b.plast
  418410:	add	x5, sp, #0x100
  418414:	mov	w22, #0x0                   	// #0
  418418:	str	x25, [x5]
  41841c:	mov	x1, x19
  418420:	add	x4, sp, #0xfc
  418424:	add	x3, sp, #0xf8
  418428:	mov	x0, x25
  41842c:	mov	w2, #0x0                   	// #0
  418430:	bl	40f098 <ferror@plt+0xb7f8>
  418434:	mov	x28, x0
  418438:	ldp	w6, w1, [sp, #248]
  41843c:	add	x27, x25, x6
  418440:	tbnz	w1, #0, 418edc <ferror@plt+0x1563c>
  418444:	tbnz	w1, #1, 419290 <ferror@plt+0x159f0>
  418448:	mov	w2, #0x5                   	// #5
  41844c:	cbnz	x28, 418efc <ferror@plt+0x1565c>
  418450:	adrp	x1, 441000 <warn@@Base+0xa468>
  418454:	mov	x0, #0x0                   	// #0
  418458:	add	x1, x1, #0x50
  41845c:	bl	403700 <dcgettext@plt>
  418460:	mov	w1, w22
  418464:	bl	4037a0 <printf@plt>
  418468:	ldr	w0, [sp, #184]
  41846c:	ldr	w1, [sp, #192]
  418470:	add	w0, w0, #0x1
  418474:	str	w0, [sp, #184]
  418478:	cmp	w1, w0
  41847c:	b.ls	4193a0 <ferror@plt+0x15b00>  // b.plast
  418480:	add	x25, x27, #0x1
  418484:	cmp	x25, x19
  418488:	b.cs	4183f8 <ferror@plt+0x14b58>  // b.hs, b.nlast
  41848c:	mov	w1, #0x1                   	// #1
  418490:	ldr	x2, [x20]
  418494:	mov	x0, x27
  418498:	blr	x2
  41849c:	mov	w22, w0
  4184a0:	add	x1, sp, #0x100
  4184a4:	add	x5, x1, w0, uxtw #3
  4184a8:	b	418418 <ferror@plt+0x14b78>
  4184ac:	ldr	x2, [x26, #696]
  4184b0:	mov	w1, #0x1                   	// #1
  4184b4:	mov	x0, x25
  4184b8:	blr	x2
  4184bc:	mov	x22, x0
  4184c0:	mov	x2, #0x800                 	// #2048
  4184c4:	add	x0, sp, #0x100
  4184c8:	mov	w1, #0x0                   	// #0
  4184cc:	str	w22, [sp, #192]
  4184d0:	bl	403290 <memset@plt>
  4184d4:	cbnz	w22, 4183d8 <ferror@plt+0x14b38>
  4184d8:	add	x1, sp, #0x100
  4184dc:	mov	w0, #0xa                   	// #10
  4184e0:	str	x1, [sp, #216]
  4184e4:	bl	403800 <putchar@plt>
  4184e8:	adrp	x26, 441000 <warn@@Base+0xa468>
  4184ec:	add	x0, x26, #0x208
  4184f0:	str	x0, [sp, #192]
  4184f4:	b	4185e4 <ferror@plt+0x14d44>
  4184f8:	sub	x1, x19, x27
  4184fc:	sub	w0, w1, #0x1
  418500:	cmp	w0, #0x7
  418504:	b.hi	419408 <ferror@plt+0x15b68>  // b.pmore
  418508:	ldr	x2, [x20]
  41850c:	mov	x0, x27
  418510:	blr	x2
  418514:	mov	w26, w0
  418518:	cbz	w0, 419408 <ferror@plt+0x15b68>
  41851c:	cmp	w26, #0x6
  418520:	b.eq	418998 <ferror@plt+0x150f8>  // b.none
  418524:	b.hi	4186e0 <ferror@plt+0x14e40>  // b.pmore
  418528:	cmp	w26, #0x3
  41852c:	b.eq	4188a4 <ferror@plt+0x15004>  // b.none
  418530:	b.ls	418648 <ferror@plt+0x14da8>  // b.plast
  418534:	cmp	w26, #0x4
  418538:	b.eq	418a24 <ferror@plt+0x15184>  // b.none
  41853c:	mov	x1, x19
  418540:	mov	x0, x28
  418544:	add	x4, sp, #0xfc
  418548:	add	x3, sp, #0xf8
  41854c:	mov	w2, #0x0                   	// #0
  418550:	bl	40f098 <ferror@plt+0xb7f8>
  418554:	mov	x22, x0
  418558:	tst	x0, #0xffffffff00000000
  41855c:	ldp	w1, w0, [sp, #248]
  418560:	add	x28, x28, x1
  418564:	b.eq	418e44 <ferror@plt+0x155a4>  // b.none
  418568:	orr	w1, w0, #0x2
  41856c:	str	w1, [sp, #252]
  418570:	tbz	w0, #0, 418e50 <ferror@plt+0x155b0>
  418574:	adrp	x1, 43e000 <warn@@Base+0x7468>
  418578:	add	x1, x1, #0xca0
  41857c:	mov	w2, #0x5                   	// #5
  418580:	mov	x0, #0x0                   	// #0
  418584:	bl	403700 <dcgettext@plt>
  418588:	bl	4365c0 <error@@Base>
  41858c:	add	x27, x28, w21, uxtw
  418590:	cmp	x27, x19
  418594:	b.cc	418d1c <ferror@plt+0x1547c>  // b.lo, b.ul, b.last
  418598:	cmp	x19, x28
  41859c:	mov	x0, #0x0                   	// #0
  4185a0:	b.ls	4185b4 <ferror@plt+0x14d14>  // b.plast
  4185a4:	sub	x1, x19, x28
  4185a8:	sub	w2, w1, #0x1
  4185ac:	cmp	w2, #0x7
  4185b0:	b.ls	418d20 <ferror@plt+0x15480>  // b.plast
  4185b4:	bl	40d940 <ferror@plt+0xa0a0>
  4185b8:	mov	x25, x0
  4185bc:	adrp	x1, 441000 <warn@@Base+0xa468>
  4185c0:	add	x1, x1, #0x1d8
  4185c4:	mov	w2, #0x5                   	// #5
  4185c8:	mov	x0, #0x0                   	// #0
  4185cc:	bl	403700 <dcgettext@plt>
  4185d0:	mov	x2, x25
  4185d4:	mov	w1, w22
  4185d8:	bl	4037a0 <printf@plt>
  4185dc:	cmp	x19, x27
  4185e0:	b.ls	418280 <ferror@plt+0x149e0>  // b.plast
  4185e4:	add	x28, x27, #0x1
  4185e8:	cmp	x28, x19
  4185ec:	b.cs	4184f8 <ferror@plt+0x14c58>  // b.hs, b.nlast
  4185f0:	ldr	x2, [x20]
  4185f4:	mov	x0, x27
  4185f8:	mov	w1, #0x1                   	// #1
  4185fc:	blr	x2
  418600:	mov	w26, w0
  418604:	cbnz	w0, 41851c <ferror@plt+0x14c7c>
  418608:	mov	w0, #0xa                   	// #10
  41860c:	bl	403800 <putchar@plt>
  418610:	b	418170 <ferror@plt+0x148d0>
  418614:	mov	w1, w21
  418618:	ldr	x2, [x26, #696]
  41861c:	mov	x0, x27
  418620:	blr	x2
  418624:	str	x0, [sp, #208]
  418628:	mov	w2, #0x5                   	// #5
  41862c:	adrp	x1, 441000 <warn@@Base+0xa468>
  418630:	mov	x0, #0x0                   	// #0
  418634:	add	x1, x1, #0x8
  418638:	bl	403700 <dcgettext@plt>
  41863c:	ldr	x1, [sp, #208]
  418640:	bl	4037a0 <printf@plt>
  418644:	b	418388 <ferror@plt+0x14ae8>
  418648:	cmp	w26, #0x1
  41864c:	b.eq	418bc0 <ferror@plt+0x15320>  // b.none
  418650:	cmp	w26, #0x2
  418654:	b.ne	418a44 <ferror@plt+0x151a4>  // b.any
  418658:	mov	x1, x19
  41865c:	mov	x0, x28
  418660:	add	x4, sp, #0xfc
  418664:	add	x3, sp, #0xf8
  418668:	mov	w2, #0x0                   	// #0
  41866c:	bl	40f098 <ferror@plt+0xb7f8>
  418670:	mov	x22, x0
  418674:	tst	x0, #0xffffffff00000000
  418678:	ldp	w1, w0, [sp, #248]
  41867c:	add	x28, x28, x1
  418680:	b.eq	418df4 <ferror@plt+0x15554>  // b.none
  418684:	orr	w1, w0, #0x2
  418688:	str	w1, [sp, #252]
  41868c:	tbz	w0, #0, 418e00 <ferror@plt+0x15560>
  418690:	adrp	x1, 43e000 <warn@@Base+0x7468>
  418694:	add	x1, x1, #0xca0
  418698:	mov	w2, #0x5                   	// #5
  41869c:	mov	x0, #0x0                   	// #0
  4186a0:	bl	403700 <dcgettext@plt>
  4186a4:	bl	4365c0 <error@@Base>
  4186a8:	sub	x1, x19, x28
  4186ac:	mov	x0, x28
  4186b0:	bl	403020 <strnlen@plt>
  4186b4:	add	x6, x0, #0x1
  4186b8:	adrp	x1, 441000 <warn@@Base+0xa468>
  4186bc:	add	x27, x28, x6
  4186c0:	add	x1, x1, #0x1a8
  4186c4:	mov	w2, #0x5                   	// #5
  4186c8:	mov	x0, #0x0                   	// #0
  4186cc:	bl	403700 <dcgettext@plt>
  4186d0:	mov	x2, x28
  4186d4:	mov	w1, w22
  4186d8:	bl	4037a0 <printf@plt>
  4186dc:	b	4185dc <ferror@plt+0x14d3c>
  4186e0:	cmp	w26, #0x9
  4186e4:	b.eq	41881c <ferror@plt+0x14f7c>  // b.none
  4186e8:	b.ls	41873c <ferror@plt+0x14e9c>  // b.plast
  4186ec:	cmp	w26, #0xa
  4186f0:	b.ne	418a44 <ferror@plt+0x151a4>  // b.any
  4186f4:	add	x27, x28, w21, uxtw
  4186f8:	cmp	x27, x19
  4186fc:	b.cc	418c5c <ferror@plt+0x153bc>  // b.lo, b.ul, b.last
  418700:	cmp	x28, x19
  418704:	mov	x22, #0x0                   	// #0
  418708:	b.cs	41871c <ferror@plt+0x14e7c>  // b.hs, b.nlast
  41870c:	sub	x1, x19, x28
  418710:	sub	w0, w1, #0x1
  418714:	cmp	w0, #0x7
  418718:	b.ls	418c60 <ferror@plt+0x153c0>  // b.plast
  41871c:	mov	w2, #0x5                   	// #5
  418720:	adrp	x1, 441000 <warn@@Base+0xa468>
  418724:	mov	x0, #0x0                   	// #0
  418728:	add	x1, x1, #0x2d8
  41872c:	bl	403700 <dcgettext@plt>
  418730:	mov	x1, x22
  418734:	bl	4037a0 <printf@plt>
  418738:	b	4185dc <ferror@plt+0x14d3c>
  41873c:	cmp	w26, #0x7
  418740:	b.eq	4187d4 <ferror@plt+0x14f34>  // b.none
  418744:	cmp	w26, #0x8
  418748:	b.ne	418a44 <ferror@plt+0x151a4>  // b.any
  41874c:	mov	x1, x19
  418750:	mov	x0, x28
  418754:	add	x4, sp, #0xfc
  418758:	add	x3, sp, #0xf8
  41875c:	mov	w2, #0x0                   	// #0
  418760:	bl	40f098 <ferror@plt+0xb7f8>
  418764:	mov	x22, x0
  418768:	tst	x0, #0xffffffff00000000
  41876c:	ldp	w1, w0, [sp, #248]
  418770:	add	x28, x28, x1
  418774:	b.eq	418e1c <ferror@plt+0x1557c>  // b.none
  418778:	orr	w1, w0, #0x2
  41877c:	str	w1, [sp, #252]
  418780:	tbz	w0, #0, 418e28 <ferror@plt+0x15588>
  418784:	adrp	x1, 43e000 <warn@@Base+0x7468>
  418788:	add	x1, x1, #0xca0
  41878c:	mov	w2, #0x5                   	// #5
  418790:	mov	x0, #0x0                   	// #0
  418794:	bl	403700 <dcgettext@plt>
  418798:	bl	4365c0 <error@@Base>
  41879c:	add	x27, x28, w21, uxtw
  4187a0:	cmp	x27, x19
  4187a4:	b.cc	418c74 <ferror@plt+0x153d4>  // b.lo, b.ul, b.last
  4187a8:	cmp	x19, x28
  4187ac:	mov	x25, #0x0                   	// #0
  4187b0:	b.ls	4187c4 <ferror@plt+0x14f24>  // b.plast
  4187b4:	sub	x1, x19, x28
  4187b8:	sub	w0, w1, #0x1
  4187bc:	cmp	w0, #0x7
  4187c0:	b.ls	418c78 <ferror@plt+0x153d8>  // b.plast
  4187c4:	adrp	x1, 441000 <warn@@Base+0xa468>
  4187c8:	mov	w2, #0x5                   	// #5
  4187cc:	add	x1, x1, #0x260
  4187d0:	b	4185c8 <ferror@plt+0x14d28>
  4187d4:	add	x27, x28, w21, uxtw
  4187d8:	cmp	x27, x19
  4187dc:	b.cc	418c44 <ferror@plt+0x153a4>  // b.lo, b.ul, b.last
  4187e0:	cmp	x28, x19
  4187e4:	mov	x22, #0x0                   	// #0
  4187e8:	b.cs	4187fc <ferror@plt+0x14f5c>  // b.hs, b.nlast
  4187ec:	sub	x1, x19, x28
  4187f0:	sub	w0, w1, #0x1
  4187f4:	cmp	w0, #0x7
  4187f8:	b.ls	418c48 <ferror@plt+0x153a8>  // b.plast
  4187fc:	mov	w2, #0x5                   	// #5
  418800:	adrp	x1, 441000 <warn@@Base+0xa468>
  418804:	mov	x0, #0x0                   	// #0
  418808:	add	x1, x1, #0x238
  41880c:	bl	403700 <dcgettext@plt>
  418810:	mov	x1, x22
  418814:	bl	4037a0 <printf@plt>
  418818:	b	4185dc <ferror@plt+0x14d3c>
  41881c:	mov	x1, x19
  418820:	mov	x0, x28
  418824:	add	x4, sp, #0xfc
  418828:	add	x3, sp, #0xf8
  41882c:	mov	w2, #0x0                   	// #0
  418830:	bl	40f098 <ferror@plt+0xb7f8>
  418834:	mov	x22, x0
  418838:	tst	x0, #0xffffffff00000000
  41883c:	ldp	w1, w0, [sp, #248]
  418840:	add	x28, x28, x1
  418844:	b.eq	418d7c <ferror@plt+0x154dc>  // b.none
  418848:	orr	w1, w0, #0x2
  41884c:	str	w1, [sp, #252]
  418850:	tbz	w0, #0, 418d88 <ferror@plt+0x154e8>
  418854:	adrp	x1, 43e000 <warn@@Base+0x7468>
  418858:	add	x1, x1, #0xca0
  41885c:	mov	w2, #0x5                   	// #5
  418860:	mov	x0, #0x0                   	// #0
  418864:	bl	403700 <dcgettext@plt>
  418868:	bl	4365c0 <error@@Base>
  41886c:	add	x27, x28, w21, uxtw
  418870:	cmp	x27, x19
  418874:	b.cc	418d04 <ferror@plt+0x15464>  // b.lo, b.ul, b.last
  418878:	cmp	x19, x28
  41887c:	mov	x25, #0x0                   	// #0
  418880:	b.ls	418894 <ferror@plt+0x14ff4>  // b.plast
  418884:	sub	x1, x19, x28
  418888:	sub	w0, w1, #0x1
  41888c:	cmp	w0, #0x7
  418890:	b.ls	418d08 <ferror@plt+0x15468>  // b.plast
  418894:	adrp	x1, 441000 <warn@@Base+0xa468>
  418898:	mov	w2, #0x5                   	// #5
  41889c:	add	x1, x1, #0x2a0
  4188a0:	b	4185c8 <ferror@plt+0x14d28>
  4188a4:	add	x4, sp, #0xfc
  4188a8:	add	x3, sp, #0xf8
  4188ac:	mov	x1, x19
  4188b0:	mov	x0, x28
  4188b4:	mov	w2, #0x0                   	// #0
  4188b8:	bl	40f098 <ferror@plt+0xb7f8>
  4188bc:	ldr	w6, [sp, #248]
  4188c0:	tst	x0, #0xffffffff00000000
  4188c4:	stp	x0, x0, [sp, #168]
  4188c8:	add	x27, x28, x6
  4188cc:	ldr	w0, [sp, #252]
  4188d0:	b.eq	418d30 <ferror@plt+0x15490>  // b.none
  4188d4:	orr	w1, w0, #0x2
  4188d8:	str	w1, [sp, #252]
  4188dc:	tbz	w0, #0, 418d38 <ferror@plt+0x15498>
  4188e0:	adrp	x1, 43e000 <warn@@Base+0x7468>
  4188e4:	add	x1, x1, #0xca0
  4188e8:	mov	w2, #0x5                   	// #5
  4188ec:	mov	x0, #0x0                   	// #0
  4188f0:	bl	403700 <dcgettext@plt>
  4188f4:	bl	4365c0 <error@@Base>
  4188f8:	mov	x0, x27
  4188fc:	add	x4, sp, #0xfc
  418900:	add	x3, sp, #0xf8
  418904:	mov	x1, x19
  418908:	mov	w2, #0x0                   	// #0
  41890c:	bl	40f098 <ferror@plt+0xb7f8>
  418910:	str	x0, [sp, #168]
  418914:	ldr	w0, [sp, #248]
  418918:	ldr	x22, [sp, #168]
  41891c:	add	x27, x27, x0
  418920:	ldr	w0, [sp, #252]
  418924:	tst	x22, #0xffffffff00000000
  418928:	and	x28, x22, #0xffffffff
  41892c:	b.eq	418d54 <ferror@plt+0x154b4>  // b.none
  418930:	orr	w1, w0, #0x2
  418934:	str	w1, [sp, #252]
  418938:	tbz	w0, #0, 418d60 <ferror@plt+0x154c0>
  41893c:	adrp	x1, 43e000 <warn@@Base+0x7468>
  418940:	add	x1, x1, #0xca0
  418944:	mov	w2, #0x5                   	// #5
  418948:	mov	x0, #0x0                   	// #0
  41894c:	bl	403700 <dcgettext@plt>
  418950:	bl	4365c0 <error@@Base>
  418954:	ldr	w0, [sp, #204]
  418958:	cbnz	w0, 418c8c <ferror@plt+0x153ec>
  41895c:	adrp	x1, 441000 <warn@@Base+0xa468>
  418960:	add	x1, x1, #0xf0
  418964:	mov	w2, #0x5                   	// #5
  418968:	mov	x0, #0x0                   	// #0
  41896c:	bl	403700 <dcgettext@plt>
  418970:	bl	4365c0 <error@@Base>
  418974:	mov	w2, #0x5                   	// #5
  418978:	adrp	x1, 441000 <warn@@Base+0xa468>
  41897c:	mov	x0, #0x0                   	// #0
  418980:	add	x1, x1, #0x130
  418984:	bl	403700 <dcgettext@plt>
  418988:	ldr	w1, [sp, #176]
  41898c:	mov	w2, w22
  418990:	bl	4037a0 <printf@plt>
  418994:	b	4185dc <ferror@plt+0x14d3c>
  418998:	mov	x1, x19
  41899c:	mov	x0, x28
  4189a0:	add	x4, sp, #0xfc
  4189a4:	add	x3, sp, #0xf8
  4189a8:	mov	w2, #0x0                   	// #0
  4189ac:	bl	40f098 <ferror@plt+0xb7f8>
  4189b0:	mov	x22, x0
  4189b4:	tst	x0, #0xffffffff00000000
  4189b8:	ldp	w1, w0, [sp, #248]
  4189bc:	add	x28, x28, x1
  4189c0:	b.eq	418dcc <ferror@plt+0x1552c>  // b.none
  4189c4:	orr	w1, w0, #0x2
  4189c8:	str	w1, [sp, #252]
  4189cc:	tbz	w0, #0, 418dd8 <ferror@plt+0x15538>
  4189d0:	adrp	x1, 43e000 <warn@@Base+0x7468>
  4189d4:	add	x1, x1, #0xca0
  4189d8:	mov	w2, #0x5                   	// #5
  4189dc:	mov	x0, #0x0                   	// #0
  4189e0:	bl	403700 <dcgettext@plt>
  4189e4:	bl	4365c0 <error@@Base>
  4189e8:	add	x27, x28, w21, uxtw
  4189ec:	cmp	x27, x19
  4189f0:	b.cc	418c30 <ferror@plt+0x15390>  // b.lo, b.ul, b.last
  4189f4:	cmp	x19, x28
  4189f8:	mov	x0, #0x0                   	// #0
  4189fc:	b.ls	418a10 <ferror@plt+0x15170>  // b.plast
  418a00:	sub	x1, x19, x28
  418a04:	sub	w2, w1, #0x1
  418a08:	cmp	w2, #0x7
  418a0c:	b.ls	418c34 <ferror@plt+0x15394>  // b.plast
  418a10:	bl	40d940 <ferror@plt+0xa0a0>
  418a14:	mov	x25, x0
  418a18:	mov	w2, #0x5                   	// #5
  418a1c:	ldr	x1, [sp, #192]
  418a20:	b	4185c8 <ferror@plt+0x14d28>
  418a24:	adrp	x1, 441000 <warn@@Base+0xa468>
  418a28:	add	x1, x1, #0x160
  418a2c:	mov	w2, #0x5                   	// #5
  418a30:	mov	x27, x28
  418a34:	mov	x0, #0x0                   	// #0
  418a38:	bl	403700 <dcgettext@plt>
  418a3c:	bl	4037a0 <printf@plt>
  418a40:	b	4185dc <ferror@plt+0x14d3c>
  418a44:	ldr	x1, [sp, #216]
  418a48:	cbz	x1, 41932c <ferror@plt+0x15a8c>
  418a4c:	ldr	x25, [x1, w0, uxtw #3]
  418a50:	cbz	x25, 41932c <ferror@plt+0x15a8c>
  418a54:	mov	x1, x19
  418a58:	add	x4, sp, #0xfc
  418a5c:	add	x3, sp, #0xf8
  418a60:	mov	x0, x25
  418a64:	mov	w2, #0x0                   	// #0
  418a68:	bl	40f098 <ferror@plt+0xb7f8>
  418a6c:	ldp	w27, w1, [sp, #248]
  418a70:	mov	x22, x0
  418a74:	tbnz	w1, #0, 418e6c <ferror@plt+0x155cc>
  418a78:	tbnz	w1, #1, 418aa4 <ferror@plt+0x15204>
  418a7c:	cbnz	x22, 418ac0 <ferror@plt+0x15220>
  418a80:	mov	w2, #0x5                   	// #5
  418a84:	adrp	x1, 441000 <warn@@Base+0xa468>
  418a88:	mov	x0, #0x0                   	// #0
  418a8c:	add	x1, x1, #0x328
  418a90:	bl	403700 <dcgettext@plt>
  418a94:	mov	x27, x28
  418a98:	mov	w1, w26
  418a9c:	bl	4037a0 <printf@plt>
  418aa0:	b	4185dc <ferror@plt+0x14d3c>
  418aa4:	adrp	x1, 43e000 <warn@@Base+0x7468>
  418aa8:	add	x1, x1, #0xcb8
  418aac:	mov	w2, #0x5                   	// #5
  418ab0:	mov	x0, #0x0                   	// #0
  418ab4:	bl	403700 <dcgettext@plt>
  418ab8:	bl	4365c0 <error@@Base>
  418abc:	cbz	x22, 418a80 <ferror@plt+0x151e0>
  418ac0:	add	x25, x25, w27, uxtw
  418ac4:	mov	x27, x28
  418ac8:	mov	x28, x25
  418acc:	mov	w2, #0x5                   	// #5
  418ad0:	mvn	x0, x28
  418ad4:	str	x0, [sp, #184]
  418ad8:	mov	w0, w21
  418adc:	adrp	x1, 441000 <warn@@Base+0xa468>
  418ae0:	add	x1, x1, #0x338
  418ae4:	str	x0, [sp, #168]
  418ae8:	mov	x0, #0x0                   	// #0
  418aec:	str	w23, [sp, #176]
  418af0:	bl	403700 <dcgettext@plt>
  418af4:	add	x25, x25, x22
  418af8:	mov	w1, w26
  418afc:	sub	x22, x22, #0x1
  418b00:	mov	w26, #0x20                  	// #32
  418b04:	bl	4037a0 <printf@plt>
  418b08:	b	418b90 <ferror@plt+0x152f0>
  418b0c:	sub	x2, x19, x0
  418b10:	cmp	x19, x3
  418b14:	sub	w3, w2, #0x1
  418b18:	b.ls	418b24 <ferror@plt+0x15284>  // b.plast
  418b1c:	cmp	w3, #0x7
  418b20:	b.ls	418bac <ferror@plt+0x1530c>  // b.plast
  418b24:	ldr	x0, [sp, #168]
  418b28:	str	x0, [sp]
  418b2c:	ldr	w0, [sp, #176]
  418b30:	mov	x4, x27
  418b34:	str	w0, [sp, #8]
  418b38:	mov	x5, x19
  418b3c:	mov	w0, #0xffffffff            	// #-1
  418b40:	str	xzr, [sp, #16]
  418b44:	str	wzr, [sp, #24]
  418b48:	mov	x3, x24
  418b4c:	stp	xzr, xzr, [sp, #32]
  418b50:	mov	x7, #0x0                   	// #0
  418b54:	mov	x6, #0x0                   	// #0
  418b58:	strb	w26, [sp, #48]
  418b5c:	mov	x2, #0x0                   	// #0
  418b60:	str	w0, [sp, #56]
  418b64:	mov	x0, #0x0                   	// #0
  418b68:	bl	412da8 <ferror@plt+0xf508>
  418b6c:	mov	x27, x0
  418b70:	ldr	x1, [sp, #184]
  418b74:	add	x1, x28, x1
  418b78:	cmp	x22, x1
  418b7c:	b.eq	418b88 <ferror@plt+0x152e8>  // b.none
  418b80:	mov	w0, #0x2c                  	// #44
  418b84:	bl	403800 <putchar@plt>
  418b88:	cmp	x28, x25
  418b8c:	b.eq	418e88 <ferror@plt+0x155e8>  // b.none
  418b90:	mov	x0, x28
  418b94:	add	x28, x28, #0x1
  418b98:	sub	x3, x28, #0x1
  418b9c:	cmp	x28, x19
  418ba0:	mov	w2, #0x1                   	// #1
  418ba4:	mov	x1, #0x0                   	// #0
  418ba8:	b.cs	418b0c <ferror@plt+0x1526c>  // b.hs, b.nlast
  418bac:	ldr	x3, [x20]
  418bb0:	mov	w1, w2
  418bb4:	blr	x3
  418bb8:	sxtw	x1, w0
  418bbc:	b	418b24 <ferror@plt+0x15284>
  418bc0:	mov	x1, x19
  418bc4:	mov	x0, x28
  418bc8:	add	x4, sp, #0xfc
  418bcc:	add	x3, sp, #0xf8
  418bd0:	mov	w2, #0x0                   	// #0
  418bd4:	bl	40f098 <ferror@plt+0xb7f8>
  418bd8:	mov	x22, x0
  418bdc:	tst	x0, #0xffffffff00000000
  418be0:	ldp	w1, w0, [sp, #248]
  418be4:	add	x28, x28, x1
  418be8:	b.eq	418da4 <ferror@plt+0x15504>  // b.none
  418bec:	orr	w1, w0, #0x2
  418bf0:	str	w1, [sp, #252]
  418bf4:	tbz	w0, #0, 418db0 <ferror@plt+0x15510>
  418bf8:	adrp	x1, 43e000 <warn@@Base+0x7468>
  418bfc:	add	x1, x1, #0xca0
  418c00:	mov	w2, #0x5                   	// #5
  418c04:	mov	x0, #0x0                   	// #0
  418c08:	bl	403700 <dcgettext@plt>
  418c0c:	bl	4365c0 <error@@Base>
  418c10:	sub	x1, x19, x28
  418c14:	mov	x0, x28
  418c18:	bl	403020 <strnlen@plt>
  418c1c:	add	x6, x0, #0x1
  418c20:	adrp	x1, 441000 <warn@@Base+0xa468>
  418c24:	add	x27, x28, x6
  418c28:	add	x1, x1, #0x178
  418c2c:	b	4186c4 <ferror@plt+0x14e24>
  418c30:	mov	w1, w21
  418c34:	ldr	x2, [x20]
  418c38:	mov	x0, x28
  418c3c:	blr	x2
  418c40:	b	418a10 <ferror@plt+0x15170>
  418c44:	mov	w1, w21
  418c48:	ldr	x2, [x20]
  418c4c:	mov	x0, x28
  418c50:	blr	x2
  418c54:	mov	x22, x0
  418c58:	b	4187fc <ferror@plt+0x14f5c>
  418c5c:	mov	w1, w21
  418c60:	ldr	x2, [x20]
  418c64:	mov	x0, x28
  418c68:	blr	x2
  418c6c:	mov	x22, x0
  418c70:	b	41871c <ferror@plt+0x14e7c>
  418c74:	mov	w1, w21
  418c78:	ldr	x2, [x20]
  418c7c:	mov	x0, x28
  418c80:	blr	x2
  418c84:	mov	x25, x0
  418c88:	b	4187c4 <ferror@plt+0x14f24>
  418c8c:	adrp	x2, 465000 <memcpy@GLIBC_2.17>
  418c90:	add	x2, x2, #0xbf0
  418c94:	ldr	x7, [x2, #480]
  418c98:	cbz	x7, 418974 <ferror@plt+0x150d4>
  418c9c:	ldr	x0, [sp, #208]
  418ca0:	cmp	x28, #0x0
  418ca4:	ldr	x1, [x2, #496]
  418ca8:	ccmp	x0, x1, #0x2, ne  // ne = any
  418cac:	b.cs	418974 <ferror@plt+0x150d4>  // b.hs, b.nlast
  418cb0:	add	x4, x7, x0
  418cb4:	add	x25, x7, x1
  418cb8:	add	x26, x4, #0x4
  418cbc:	cmp	x25, x26
  418cc0:	b.hi	418e94 <ferror@plt+0x155f4>  // b.pmore
  418cc4:	cmp	x4, x25
  418cc8:	b.cc	4192ac <ferror@plt+0x15a0c>  // b.lo, b.ul, b.last
  418ccc:	mov	x0, #0x4                   	// #4
  418cd0:	mov	w3, w0
  418cd4:	cmp	x1, x0
  418cd8:	b.cc	418974 <ferror@plt+0x150d4>  // b.lo, b.ul, b.last
  418cdc:	add	x0, x26, #0x2
  418ce0:	cmp	x25, x0
  418ce4:	b.hi	41905c <ferror@plt+0x157bc>  // b.pmore
  418ce8:	cmp	x25, x26
  418cec:	b.ls	418974 <ferror@plt+0x150d4>  // b.plast
  418cf0:	sub	x1, x25, x26
  418cf4:	sub	w0, w1, #0x1
  418cf8:	cmp	w0, #0x7
  418cfc:	b.ls	419060 <ferror@plt+0x157c0>  // b.plast
  418d00:	b	418974 <ferror@plt+0x150d4>
  418d04:	mov	w1, w21
  418d08:	ldr	x2, [x20]
  418d0c:	mov	x0, x28
  418d10:	blr	x2
  418d14:	mov	x25, x0
  418d18:	b	418894 <ferror@plt+0x14ff4>
  418d1c:	mov	w1, w21
  418d20:	ldr	x2, [x20]
  418d24:	mov	x0, x28
  418d28:	blr	x2
  418d2c:	b	4185b4 <ferror@plt+0x14d14>
  418d30:	tbnz	w0, #0, 4188e0 <ferror@plt+0x15040>
  418d34:	tbz	w0, #1, 4188f8 <ferror@plt+0x15058>
  418d38:	adrp	x1, 43e000 <warn@@Base+0x7468>
  418d3c:	add	x1, x1, #0xcb8
  418d40:	mov	w2, #0x5                   	// #5
  418d44:	mov	x0, #0x0                   	// #0
  418d48:	bl	403700 <dcgettext@plt>
  418d4c:	bl	4365c0 <error@@Base>
  418d50:	b	4188f8 <ferror@plt+0x15058>
  418d54:	tbnz	w0, #0, 41893c <ferror@plt+0x1509c>
  418d58:	tbz	w0, #1, 418954 <ferror@plt+0x150b4>
  418d5c:	nop
  418d60:	adrp	x1, 43e000 <warn@@Base+0x7468>
  418d64:	add	x1, x1, #0xcb8
  418d68:	mov	w2, #0x5                   	// #5
  418d6c:	mov	x0, #0x0                   	// #0
  418d70:	bl	403700 <dcgettext@plt>
  418d74:	bl	4365c0 <error@@Base>
  418d78:	b	418954 <ferror@plt+0x150b4>
  418d7c:	tbnz	w0, #0, 418854 <ferror@plt+0x14fb4>
  418d80:	tbz	w0, #1, 41886c <ferror@plt+0x14fcc>
  418d84:	nop
  418d88:	adrp	x1, 43e000 <warn@@Base+0x7468>
  418d8c:	add	x1, x1, #0xcb8
  418d90:	mov	w2, #0x5                   	// #5
  418d94:	mov	x0, #0x0                   	// #0
  418d98:	bl	403700 <dcgettext@plt>
  418d9c:	bl	4365c0 <error@@Base>
  418da0:	b	41886c <ferror@plt+0x14fcc>
  418da4:	tbnz	w0, #0, 418bf8 <ferror@plt+0x15358>
  418da8:	tbz	w0, #1, 418c10 <ferror@plt+0x15370>
  418dac:	nop
  418db0:	adrp	x1, 43e000 <warn@@Base+0x7468>
  418db4:	add	x1, x1, #0xcb8
  418db8:	mov	w2, #0x5                   	// #5
  418dbc:	mov	x0, #0x0                   	// #0
  418dc0:	bl	403700 <dcgettext@plt>
  418dc4:	bl	4365c0 <error@@Base>
  418dc8:	b	418c10 <ferror@plt+0x15370>
  418dcc:	tbnz	w0, #0, 4189d0 <ferror@plt+0x15130>
  418dd0:	tbz	w0, #1, 4189e8 <ferror@plt+0x15148>
  418dd4:	nop
  418dd8:	adrp	x1, 43e000 <warn@@Base+0x7468>
  418ddc:	add	x1, x1, #0xcb8
  418de0:	mov	w2, #0x5                   	// #5
  418de4:	mov	x0, #0x0                   	// #0
  418de8:	bl	403700 <dcgettext@plt>
  418dec:	bl	4365c0 <error@@Base>
  418df0:	b	4189e8 <ferror@plt+0x15148>
  418df4:	tbnz	w0, #0, 418690 <ferror@plt+0x14df0>
  418df8:	tbz	w0, #1, 4186a8 <ferror@plt+0x14e08>
  418dfc:	nop
  418e00:	adrp	x1, 43e000 <warn@@Base+0x7468>
  418e04:	add	x1, x1, #0xcb8
  418e08:	mov	w2, #0x5                   	// #5
  418e0c:	mov	x0, #0x0                   	// #0
  418e10:	bl	403700 <dcgettext@plt>
  418e14:	bl	4365c0 <error@@Base>
  418e18:	b	4186a8 <ferror@plt+0x14e08>
  418e1c:	tbnz	w0, #0, 418784 <ferror@plt+0x14ee4>
  418e20:	tbz	w0, #1, 41879c <ferror@plt+0x14efc>
  418e24:	nop
  418e28:	adrp	x1, 43e000 <warn@@Base+0x7468>
  418e2c:	add	x1, x1, #0xcb8
  418e30:	mov	w2, #0x5                   	// #5
  418e34:	mov	x0, #0x0                   	// #0
  418e38:	bl	403700 <dcgettext@plt>
  418e3c:	bl	4365c0 <error@@Base>
  418e40:	b	41879c <ferror@plt+0x14efc>
  418e44:	tbnz	w0, #0, 418574 <ferror@plt+0x14cd4>
  418e48:	tbz	w0, #1, 41858c <ferror@plt+0x14cec>
  418e4c:	nop
  418e50:	adrp	x1, 43e000 <warn@@Base+0x7468>
  418e54:	add	x1, x1, #0xcb8
  418e58:	mov	w2, #0x5                   	// #5
  418e5c:	mov	x0, #0x0                   	// #0
  418e60:	bl	403700 <dcgettext@plt>
  418e64:	bl	4365c0 <error@@Base>
  418e68:	b	41858c <ferror@plt+0x14cec>
  418e6c:	adrp	x1, 43e000 <warn@@Base+0x7468>
  418e70:	add	x1, x1, #0xca0
  418e74:	mov	w2, #0x5                   	// #5
  418e78:	mov	x0, #0x0                   	// #0
  418e7c:	bl	403700 <dcgettext@plt>
  418e80:	bl	4365c0 <error@@Base>
  418e84:	b	418a7c <ferror@plt+0x151dc>
  418e88:	mov	w0, #0xa                   	// #10
  418e8c:	bl	403800 <putchar@plt>
  418e90:	b	4185dc <ferror@plt+0x14d3c>
  418e94:	mov	w1, #0x4                   	// #4
  418e98:	ldr	x3, [x20]
  418e9c:	mov	x0, x4
  418ea0:	str	x4, [sp, #184]
  418ea4:	blr	x3
  418ea8:	str	x0, [sp, #168]
  418eac:	mov	x3, #0xffffffff            	// #4294967295
  418eb0:	mov	x1, #0x4                   	// #4
  418eb4:	cmp	x0, x3
  418eb8:	adrp	x2, 465000 <memcpy@GLIBC_2.17>
  418ebc:	mov	w3, w1
  418ec0:	add	x2, x2, #0xbf0
  418ec4:	ldr	x4, [sp, #184]
  418ec8:	b.eq	4192d8 <ferror@plt+0x15a38>  // b.none
  418ecc:	adds	x0, x0, x1
  418ed0:	b.cs	418974 <ferror@plt+0x150d4>  // b.hs, b.nlast
  418ed4:	ldr	x1, [x2, #496]
  418ed8:	b	418cd4 <ferror@plt+0x15434>
  418edc:	adrp	x1, 43e000 <warn@@Base+0x7468>
  418ee0:	add	x1, x1, #0xca0
  418ee4:	mov	w2, #0x5                   	// #5
  418ee8:	mov	x0, #0x0                   	// #0
  418eec:	bl	403700 <dcgettext@plt>
  418ef0:	bl	4365c0 <error@@Base>
  418ef4:	mov	w2, #0x5                   	// #5
  418ef8:	cbz	x28, 418450 <ferror@plt+0x14bb0>
  418efc:	adrp	x1, 441000 <warn@@Base+0xa468>
  418f00:	mov	x0, #0x0                   	// #0
  418f04:	add	x1, x1, #0x78
  418f08:	bl	403700 <dcgettext@plt>
  418f0c:	sub	x2, x28, #0x1
  418f10:	mov	x26, x27
  418f14:	mov	w1, w22
  418f18:	add	x27, x27, x28
  418f1c:	adrp	x25, 441000 <warn@@Base+0xa468>
  418f20:	mvn	x28, x26
  418f24:	add	x25, x25, #0x930
  418f28:	str	x2, [sp, #168]
  418f2c:	bl	4037a0 <printf@plt>
  418f30:	adrp	x0, 43c000 <warn@@Base+0x5468>
  418f34:	add	x0, x0, #0x4a0
  418f38:	str	x0, [sp, #216]
  418f3c:	nop
  418f40:	mov	x0, x26
  418f44:	add	x26, x26, #0x1
  418f48:	sub	x2, x26, #0x1
  418f4c:	cmp	x26, x19
  418f50:	mov	w1, #0x1                   	// #1
  418f54:	b.cc	418ff0 <ferror@plt+0x15750>  // b.lo, b.ul, b.last
  418f58:	sub	x1, x19, x0
  418f5c:	cmp	x19, x2
  418f60:	sub	w2, w1, #0x1
  418f64:	b.ls	418f70 <ferror@plt+0x156d0>  // b.plast
  418f68:	cmp	w2, #0x7
  418f6c:	b.ls	418ff0 <ferror@plt+0x15750>  // b.plast
  418f70:	mov	x0, #0x0                   	// #0
  418f74:	bl	40dc30 <ferror@plt+0xa390>
  418f78:	mov	x1, x0
  418f7c:	add	x28, x26, x28
  418f80:	ldr	x0, [sp, #168]
  418f84:	cmp	x0, x28
  418f88:	mov	x0, x25
  418f8c:	b.eq	4192c4 <ferror@plt+0x15a24>  // b.none
  418f90:	adrp	x2, 43c000 <warn@@Base+0x5468>
  418f94:	mov	x22, #0x0                   	// #0
  418f98:	add	x2, x2, #0x4a0
  418f9c:	bl	4037a0 <printf@plt>
  418fa0:	adrp	x1, 441000 <warn@@Base+0xa468>
  418fa4:	add	x1, x1, #0x98
  418fa8:	mov	w2, #0x5                   	// #5
  418fac:	mov	x0, #0x0                   	// #0
  418fb0:	bl	403700 <dcgettext@plt>
  418fb4:	mov	x19, x0
  418fb8:	mov	x0, x22
  418fbc:	bl	40dc30 <ferror@plt+0xa390>
  418fc0:	mov	x1, x0
  418fc4:	mov	x0, x19
  418fc8:	bl	4365c0 <error@@Base>
  418fcc:	mov	w0, #0x0                   	// #0
  418fd0:	ldp	x29, x30, [sp, #64]
  418fd4:	ldp	x19, x20, [sp, #80]
  418fd8:	ldp	x21, x22, [sp, #96]
  418fdc:	ldp	x23, x24, [sp, #112]
  418fe0:	ldp	x25, x26, [sp, #128]
  418fe4:	ldp	x27, x28, [sp, #144]
  418fe8:	add	sp, sp, #0x900
  418fec:	ret
  418ff0:	ldr	x2, [x20]
  418ff4:	blr	x2
  418ff8:	mov	x4, x0
  418ffc:	and	x22, x0, #0xffffffff
  419000:	str	x4, [sp, #176]
  419004:	mov	x0, x22
  419008:	bl	40dc30 <ferror@plt+0xa390>
  41900c:	ldr	x2, [sp, #168]
  419010:	add	x1, x26, x28
  419014:	cmp	x2, x1
  419018:	mov	x1, x0
  41901c:	ldp	x0, x2, [sp, #216]
  419020:	csel	x2, x0, x2, ne  // ne = any
  419024:	mov	x0, x25
  419028:	bl	4037a0 <printf@plt>
  41902c:	ldr	x4, [sp, #176]
  419030:	cmp	w4, #0xf
  419034:	b.ls	419050 <ferror@plt+0x157b0>  // b.plast
  419038:	cmp	w4, #0x17
  41903c:	b.ne	418fa0 <ferror@plt+0x15700>  // b.any
  419040:	cmp	x26, x27
  419044:	b.ne	418f40 <ferror@plt+0x156a0>  // b.any
  419048:	mov	x27, x26
  41904c:	b	418468 <ferror@plt+0x14bc8>
  419050:	cmp	w4, #0x2
  419054:	b.hi	419040 <ferror@plt+0x157a0>  // b.pmore
  419058:	b	418fa0 <ferror@plt+0x15700>
  41905c:	mov	w1, #0x2                   	// #2
  419060:	ldr	x2, [x20]
  419064:	mov	x0, x26
  419068:	str	w3, [sp, #184]
  41906c:	blr	x2
  419070:	str	x0, [sp, #168]
  419074:	mov	x1, x0
  419078:	sub	w0, w0, #0x2
  41907c:	cmp	w0, #0x2
  419080:	b.hi	418974 <ferror@plt+0x150d4>  // b.pmore
  419084:	ldr	w3, [sp, #184]
  419088:	cmp	w1, #0x4
  41908c:	add	w0, w3, #0x1
  419090:	add	x0, x0, #0x2
  419094:	add	x0, x26, x0
  419098:	cinc	x0, x0, eq  // eq = none
  41909c:	add	x26, x0, #0x4
  4190a0:	add	x0, x0, #0x3
  4190a4:	cmp	x25, x26
  4190a8:	b.ls	419274 <ferror@plt+0x159d4>  // b.plast
  4190ac:	mov	w1, #0x1                   	// #1
  4190b0:	ldr	x3, [x20]
  4190b4:	blr	x3
  4190b8:	cbz	w0, 418974 <ferror@plt+0x150d4>
  4190bc:	sub	w0, w0, #0x1
  4190c0:	add	x0, x26, x0
  4190c4:	str	x0, [sp, #184]
  4190c8:	cmp	x25, x0
  4190cc:	b.ls	418974 <ferror@plt+0x150d4>  // b.plast
  4190d0:	mov	x2, x0
  4190d4:	b	4190f4 <ferror@plt+0x15854>
  4190d8:	str	x2, [sp, #168]
  4190dc:	bl	403020 <strnlen@plt>
  4190e0:	ldr	x2, [sp, #168]
  4190e4:	add	x0, x0, #0x1
  4190e8:	add	x2, x2, x0
  4190ec:	cmp	x25, x2
  4190f0:	b.ls	418974 <ferror@plt+0x150d4>  // b.plast
  4190f4:	ldrb	w3, [x2]
  4190f8:	sub	x1, x25, x2
  4190fc:	mov	x0, x2
  419100:	cbnz	w3, 4190d8 <ferror@plt+0x15838>
  419104:	add	x26, x2, #0x1
  419108:	cmp	x25, x26
  41910c:	b.ls	418974 <ferror@plt+0x150d4>  // b.plast
  419110:	ldrb	w0, [x2, #1]
  419114:	cmp	w0, #0x0
  419118:	ccmp	x28, #0x1, #0x4, ne  // ne = any
  41911c:	b.eq	4191b0 <ferror@plt+0x15910>  // b.none
  419120:	sub	x1, x25, x26
  419124:	mov	x0, x26
  419128:	bl	403020 <strnlen@plt>
  41912c:	add	x13, x0, #0x1
  419130:	add	x13, x26, x13
  419134:	add	x3, sp, #0xfc
  419138:	mov	x0, x13
  41913c:	mov	x1, x25
  419140:	mov	x4, #0x0                   	// #0
  419144:	mov	w2, #0x0                   	// #0
  419148:	bl	40f098 <ferror@plt+0xb7f8>
  41914c:	sub	x28, x28, #0x1
  419150:	ldr	w0, [sp, #252]
  419154:	add	x3, sp, #0xfc
  419158:	mov	x1, x25
  41915c:	mov	x4, #0x0                   	// #0
  419160:	add	x13, x13, x0
  419164:	mov	w2, #0x0                   	// #0
  419168:	mov	x0, x13
  41916c:	bl	40f098 <ferror@plt+0xb7f8>
  419170:	ldr	w0, [sp, #252]
  419174:	add	x3, sp, #0xfc
  419178:	mov	x1, x25
  41917c:	mov	x4, #0x0                   	// #0
  419180:	add	x13, x13, x0
  419184:	mov	w2, #0x0                   	// #0
  419188:	mov	x0, x13
  41918c:	bl	40f098 <ferror@plt+0xb7f8>
  419190:	ldr	w0, [sp, #252]
  419194:	add	x26, x13, x0
  419198:	cmp	x25, x26
  41919c:	b.ls	418974 <ferror@plt+0x150d4>  // b.plast
  4191a0:	ldrb	w0, [x13, x0]
  4191a4:	cmp	w0, #0x0
  4191a8:	ccmp	x28, #0x1, #0x4, ne  // ne = any
  4191ac:	b.ne	419120 <ferror@plt+0x15880>  // b.any
  4191b0:	cbz	w0, 418974 <ferror@plt+0x150d4>
  4191b4:	sub	x1, x25, x26
  4191b8:	mov	x0, x26
  4191bc:	bl	403020 <strnlen@plt>
  4191c0:	add	x0, x0, #0x1
  4191c4:	add	x0, x26, x0
  4191c8:	cmp	x25, x0
  4191cc:	b.ls	418974 <ferror@plt+0x150d4>  // b.plast
  4191d0:	mov	x1, x25
  4191d4:	add	x4, sp, #0xfc
  4191d8:	add	x3, sp, #0xf8
  4191dc:	mov	w2, #0x0                   	// #0
  4191e0:	bl	40f098 <ferror@plt+0xb7f8>
  4191e4:	mov	x28, x0
  4191e8:	ldr	w1, [sp, #252]
  4191ec:	tbnz	w1, #0, 4193ac <ferror@plt+0x15b0c>
  4191f0:	tbnz	w1, #1, 4193c8 <ferror@plt+0x15b28>
  4191f4:	cbnz	x28, 41921c <ferror@plt+0x1597c>
  4191f8:	b	4193e4 <ferror@plt+0x15b44>
  4191fc:	bl	403020 <strnlen@plt>
  419200:	add	x0, x0, #0x1
  419204:	ldr	x1, [sp, #184]
  419208:	sub	x28, x28, #0x1
  41920c:	add	x0, x1, x0
  419210:	str	x0, [sp, #184]
  419214:	cmp	x25, x0
  419218:	b.ls	418974 <ferror@plt+0x150d4>  // b.plast
  41921c:	ldr	x0, [sp, #184]
  419220:	sub	x1, x25, x0
  419224:	ldrb	w2, [x0]
  419228:	cmp	w2, #0x0
  41922c:	ccmp	x28, #0x1, #0x0, ne  // ne = any
  419230:	b.hi	4191fc <ferror@plt+0x1595c>  // b.pmore
  419234:	cmp	x25, x0
  419238:	b.ls	418974 <ferror@plt+0x150d4>  // b.plast
  41923c:	cbz	w2, 418974 <ferror@plt+0x150d4>
  419240:	adrp	x1, 441000 <warn@@Base+0xa468>
  419244:	mov	w2, #0x5                   	// #5
  419248:	add	x1, x1, #0x350
  41924c:	mov	x0, #0x0                   	// #0
  419250:	bl	403700 <dcgettext@plt>
  419254:	adrp	x4, 43c000 <warn@@Base+0x5468>
  419258:	add	x4, x4, #0x830
  41925c:	ldr	w1, [sp, #176]
  419260:	mov	x5, x26
  419264:	ldr	x3, [sp, #184]
  419268:	mov	w2, w22
  41926c:	bl	4037a0 <printf@plt>
  419270:	b	4185dc <ferror@plt+0x14d3c>
  419274:	cmp	x25, x0
  419278:	b.ls	418974 <ferror@plt+0x150d4>  // b.plast
  41927c:	sub	x1, x25, x0
  419280:	sub	w3, w1, #0x1
  419284:	cmp	w3, #0x7
  419288:	b.ls	4190b0 <ferror@plt+0x15810>  // b.plast
  41928c:	b	418974 <ferror@plt+0x150d4>
  419290:	adrp	x1, 43e000 <warn@@Base+0x7468>
  419294:	add	x1, x1, #0xcb8
  419298:	mov	w2, #0x5                   	// #5
  41929c:	mov	x0, #0x0                   	// #0
  4192a0:	bl	403700 <dcgettext@plt>
  4192a4:	bl	4365c0 <error@@Base>
  4192a8:	b	418448 <ferror@plt+0x14ba8>
  4192ac:	sub	x0, x1, x0
  4192b0:	sub	w3, w0, #0x1
  4192b4:	cmp	w3, #0x7
  4192b8:	b.hi	418ccc <ferror@plt+0x1542c>  // b.pmore
  4192bc:	mov	w1, w0
  4192c0:	b	418e98 <ferror@plt+0x155f8>
  4192c4:	adrp	x2, 443000 <warn@@Base+0xc468>
  4192c8:	mov	x22, #0x0                   	// #0
  4192cc:	add	x2, x2, #0xac0
  4192d0:	bl	4037a0 <printf@plt>
  4192d4:	b	418fa0 <ferror@plt+0x15700>
  4192d8:	add	x4, x4, #0xc
  4192dc:	cmp	x25, x4
  4192e0:	b.hi	41936c <ferror@plt+0x15acc>  // b.pmore
  4192e4:	cmp	x25, x26
  4192e8:	b.ls	4192fc <ferror@plt+0x15a5c>  // b.plast
  4192ec:	sub	x1, x25, x26
  4192f0:	sub	w0, w1, #0x1
  4192f4:	cmp	w0, #0x7
  4192f8:	b.ls	419370 <ferror@plt+0x15ad0>  // b.plast
  4192fc:	mov	x26, x4
  419300:	mov	x0, #0xc                   	// #12
  419304:	mov	w3, #0x8                   	// #8
  419308:	ldr	x1, [x2, #496]
  41930c:	b	418cd4 <ferror@plt+0x15434>
  419310:	mov	x27, x25
  419314:	str	xzr, [sp, #216]
  419318:	mov	w0, #0xa                   	// #10
  41931c:	bl	403800 <putchar@plt>
  419320:	cmp	x27, x19
  419324:	b.cc	4184e8 <ferror@plt+0x14c48>  // b.lo, b.ul, b.last
  419328:	b	418280 <ferror@plt+0x149e0>
  41932c:	mov	w2, #0x5                   	// #5
  419330:	adrp	x1, 441000 <warn@@Base+0xa468>
  419334:	mov	x0, #0x0                   	// #0
  419338:	add	x1, x1, #0x300
  41933c:	bl	403700 <dcgettext@plt>
  419340:	mov	w1, w26
  419344:	bl	4365c0 <error@@Base>
  419348:	mov	w0, #0x0                   	// #0
  41934c:	ldp	x29, x30, [sp, #64]
  419350:	ldp	x19, x20, [sp, #80]
  419354:	ldp	x21, x22, [sp, #96]
  419358:	ldp	x23, x24, [sp, #112]
  41935c:	ldp	x25, x26, [sp, #128]
  419360:	ldp	x27, x28, [sp, #144]
  419364:	add	sp, sp, #0x900
  419368:	ret
  41936c:	mov	w1, #0x8                   	// #8
  419370:	ldr	x8, [x20]
  419374:	mov	w3, #0x8                   	// #8
  419378:	mov	x0, x26
  41937c:	mov	x26, x4
  419380:	str	w3, [sp, #184]
  419384:	blr	x8
  419388:	str	x0, [sp, #168]
  41938c:	adrp	x2, 465000 <memcpy@GLIBC_2.17>
  419390:	ldr	w3, [sp, #184]
  419394:	add	x2, x2, #0xbf0
  419398:	mov	x1, #0xc                   	// #12
  41939c:	b	418ecc <ferror@plt+0x1562c>
  4193a0:	add	x0, sp, #0x100
  4193a4:	str	x0, [sp, #216]
  4193a8:	b	419318 <ferror@plt+0x15a78>
  4193ac:	adrp	x1, 43e000 <warn@@Base+0x7468>
  4193b0:	add	x1, x1, #0xca0
  4193b4:	mov	w2, #0x5                   	// #5
  4193b8:	mov	x0, #0x0                   	// #0
  4193bc:	bl	403700 <dcgettext@plt>
  4193c0:	bl	4365c0 <error@@Base>
  4193c4:	b	4191f4 <ferror@plt+0x15954>
  4193c8:	adrp	x1, 43e000 <warn@@Base+0x7468>
  4193cc:	add	x1, x1, #0xcb8
  4193d0:	mov	w2, #0x5                   	// #5
  4193d4:	mov	x0, #0x0                   	// #0
  4193d8:	bl	403700 <dcgettext@plt>
  4193dc:	bl	4365c0 <error@@Base>
  4193e0:	b	4191f4 <ferror@plt+0x15954>
  4193e4:	adrp	x1, 441000 <warn@@Base+0xa468>
  4193e8:	mov	w2, #0x5                   	// #5
  4193ec:	add	x1, x1, #0x350
  4193f0:	mov	x0, #0x0                   	// #0
  4193f4:	bl	403700 <dcgettext@plt>
  4193f8:	adrp	x1, 442000 <warn@@Base+0xb468>
  4193fc:	add	x4, x1, #0x270
  419400:	str	x4, [sp, #184]
  419404:	b	41925c <ferror@plt+0x159bc>
  419408:	mov	w0, #0xa                   	// #10
  41940c:	bl	403800 <putchar@plt>
  419410:	mov	w0, #0x1                   	// #1
  419414:	ldp	x25, x26, [sp, #128]
  419418:	ldp	x27, x28, [sp, #144]
  41941c:	b	4181bc <ferror@plt+0x1491c>
  419420:	mov	w0, #0x1                   	// #1
  419424:	b	4181bc <ferror@plt+0x1491c>
  419428:	mov	x25, x27
  41942c:	str	xzr, [sp, #208]
  419430:	b	418388 <ferror@plt+0x14ae8>
  419434:	nop
  419438:	sub	sp, sp, #0x110
  41943c:	stp	x29, x30, [sp, #64]
  419440:	add	x29, sp, #0x40
  419444:	stp	x19, x20, [sp, #80]
  419448:	stp	x21, x22, [sp, #96]
  41944c:	mov	x21, x2
  419450:	add	x2, x0, #0x1
  419454:	stp	x23, x24, [sp, #112]
  419458:	cmp	x2, x21
  41945c:	stp	x25, x26, [sp, #128]
  419460:	stp	x27, x28, [sp, #144]
  419464:	mov	x27, x1
  419468:	stp	x3, x4, [sp, #160]
  41946c:	str	x5, [sp, #176]
  419470:	str	x2, [sp, #224]
  419474:	str	w6, [sp, #252]
  419478:	b.cc	419620 <ferror@plt+0x15d80>  // b.lo, b.ul, b.last
  41947c:	cmp	x0, x21
  419480:	b.cc	4196e0 <ferror@plt+0x15e40>  // b.lo, b.ul, b.last
  419484:	ldr	x20, [sp, #224]
  419488:	add	x23, sp, #0x10c
  41948c:	mov	w25, #0x0                   	// #0
  419490:	mov	x1, x21
  419494:	mov	x4, x23
  419498:	add	x3, sp, #0x108
  41949c:	mov	x0, x20
  4194a0:	mov	w2, #0x0                   	// #0
  4194a4:	bl	40f098 <ferror@plt+0xb7f8>
  4194a8:	ldr	w1, [sp, #268]
  4194ac:	str	x0, [sp, #232]
  4194b0:	ldr	w0, [sp, #264]
  4194b4:	add	x0, x20, x0
  4194b8:	str	x0, [sp, #208]
  4194bc:	tbnz	w1, #0, 419710 <ferror@plt+0x15e70>
  4194c0:	tbnz	w1, #1, 419a68 <ferror@plt+0x161c8>
  4194c4:	ldr	x0, [sp, #208]
  4194c8:	cmp	x21, x0
  4194cc:	b.eq	419a84 <ferror@plt+0x161e4>  // b.none
  4194d0:	ldr	x0, [sp, #232]
  4194d4:	cbz	x0, 419a1c <ferror@plt+0x1617c>
  4194d8:	ldr	x0, [sp, #208]
  4194dc:	mov	w2, #0x5                   	// #5
  4194e0:	sub	x19, x0, x27
  4194e4:	ldr	w0, [sp, #252]
  4194e8:	cbnz	w0, 41972c <ferror@plt+0x15e8c>
  4194ec:	adrp	x1, 441000 <warn@@Base+0xa468>
  4194f0:	mov	x0, #0x0                   	// #0
  4194f4:	add	x1, x1, #0x488
  4194f8:	bl	403700 <dcgettext@plt>
  4194fc:	mov	x1, x19
  419500:	bl	4037a0 <printf@plt>
  419504:	adrp	x1, 441000 <warn@@Base+0xa468>
  419508:	add	x1, x1, #0x4b0
  41950c:	mov	w3, #0x2                   	// #2
  419510:	mov	w2, #0x5                   	// #5
  419514:	adrp	x26, 43e000 <warn@@Base+0x7468>
  419518:	adrp	x24, 43e000 <warn@@Base+0x7468>
  41951c:	add	x26, x26, #0xcb8
  419520:	add	x24, x24, #0xca0
  419524:	mov	x0, #0x0                   	// #0
  419528:	str	w3, [sp, #184]
  41952c:	bl	403700 <dcgettext@plt>
  419530:	bl	4037a0 <printf@plt>
  419534:	str	x27, [sp, #192]
  419538:	ldr	w0, [sp, #184]
  41953c:	mov	w20, #0x0                   	// #0
  419540:	ldr	x19, [sp, #224]
  419544:	and	w22, w0, #0x1
  419548:	cbnz	w25, 4195a8 <ferror@plt+0x15d08>
  41954c:	b	419778 <ferror@plt+0x15ed8>
  419550:	cmp	x28, #0x1
  419554:	b.eq	4197e8 <ferror@plt+0x15f48>  // b.none
  419558:	cmp	x28, #0x2
  41955c:	b.ne	4197ac <ferror@plt+0x15f0c>  // b.any
  419560:	adrp	x1, 441000 <warn@@Base+0xa468>
  419564:	add	x1, x1, #0x4c0
  419568:	mov	w2, #0x5                   	// #5
  41956c:	mov	x0, #0x0                   	// #0
  419570:	bl	403700 <dcgettext@plt>
  419574:	bl	4037a0 <printf@plt>
  419578:	mov	x1, x21
  41957c:	mov	x0, x19
  419580:	mov	x3, x23
  419584:	mov	x4, #0x0                   	// #0
  419588:	mov	w2, #0x0                   	// #0
  41958c:	bl	40f098 <ferror@plt+0xb7f8>
  419590:	add	w0, w20, #0x1
  419594:	ldr	w1, [sp, #268]
  419598:	and	w20, w0, #0xff
  41959c:	cmp	w25, w0, uxtb
  4195a0:	add	x19, x19, x1
  4195a4:	b.eq	419778 <ferror@plt+0x15ed8>  // b.none
  4195a8:	mov	x1, x21
  4195ac:	mov	x0, x19
  4195b0:	mov	w2, #0x0                   	// #0
  4195b4:	mov	x4, x23
  4195b8:	add	x3, sp, #0x108
  4195bc:	bl	40f098 <ferror@plt+0xb7f8>
  4195c0:	ldr	w1, [sp, #268]
  4195c4:	mov	x28, x0
  4195c8:	ldr	w2, [sp, #264]
  4195cc:	add	x19, x19, x2
  4195d0:	tbnz	w1, #0, 419748 <ferror@plt+0x15ea8>
  4195d4:	tbnz	w1, #1, 419760 <ferror@plt+0x15ec0>
  4195d8:	cmp	x28, #0x1
  4195dc:	cset	w0, ne  // ne = any
  4195e0:	cmp	w0, w22
  4195e4:	b.eq	419578 <ferror@plt+0x15cd8>  // b.none
  4195e8:	cmp	x28, #0x3
  4195ec:	b.eq	419790 <ferror@plt+0x15ef0>  // b.none
  4195f0:	b.ls	419550 <ferror@plt+0x15cb0>  // b.plast
  4195f4:	cmp	x28, #0x4
  4195f8:	b.eq	419804 <ferror@plt+0x15f64>  // b.none
  4195fc:	cmp	x28, #0x5
  419600:	b.ne	4197ac <ferror@plt+0x15f0c>  // b.any
  419604:	mov	w2, w28
  419608:	adrp	x1, 441000 <warn@@Base+0xa468>
  41960c:	add	x1, x1, #0x4d8
  419610:	mov	x0, #0x0                   	// #0
  419614:	bl	403700 <dcgettext@plt>
  419618:	bl	4037a0 <printf@plt>
  41961c:	b	419578 <ferror@plt+0x15cd8>
  419620:	mov	w1, #0x1                   	// #1
  419624:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  419628:	add	x23, sp, #0x10c
  41962c:	mov	w25, #0x0                   	// #0
  419630:	ldr	x2, [x2, #696]
  419634:	blr	x2
  419638:	ands	w13, w0, #0xff
  41963c:	ldr	x20, [sp, #224]
  419640:	b.eq	419490 <ferror@plt+0x15bf0>  // b.none
  419644:	mov	x3, x23
  419648:	b	419654 <ferror@plt+0x15db4>
  41964c:	cmp	w13, w0, uxtb
  419650:	b.eq	419ae0 <ferror@plt+0x16240>  // b.none
  419654:	mov	x1, x21
  419658:	mov	x0, x20
  41965c:	mov	x4, #0x0                   	// #0
  419660:	mov	w2, #0x0                   	// #0
  419664:	bl	40f098 <ferror@plt+0xb7f8>
  419668:	ldr	w0, [sp, #268]
  41966c:	mov	x1, x21
  419670:	mov	x4, #0x0                   	// #0
  419674:	mov	w2, #0x0                   	// #0
  419678:	add	x20, x20, x0
  41967c:	mov	x0, x20
  419680:	bl	40f098 <ferror@plt+0xb7f8>
  419684:	ldr	w1, [sp, #268]
  419688:	add	w0, w25, #0x1
  41968c:	and	w25, w0, #0xff
  419690:	add	x20, x20, x1
  419694:	cmp	x21, x20
  419698:	b.ne	41964c <ferror@plt+0x15dac>  // b.any
  41969c:	ldr	w0, [sp, #252]
  4196a0:	cbz	w0, 4196f4 <ferror@plt+0x15e54>
  4196a4:	adrp	x1, 441000 <warn@@Base+0xa468>
  4196a8:	add	x1, x1, #0x390
  4196ac:	mov	w2, #0x5                   	// #5
  4196b0:	mov	x0, #0x0                   	// #0
  4196b4:	bl	403700 <dcgettext@plt>
  4196b8:	bl	436b98 <warn@@Base>
  4196bc:	mov	x0, x20
  4196c0:	ldp	x29, x30, [sp, #64]
  4196c4:	ldp	x19, x20, [sp, #80]
  4196c8:	ldp	x21, x22, [sp, #96]
  4196cc:	ldp	x23, x24, [sp, #112]
  4196d0:	ldp	x25, x26, [sp, #128]
  4196d4:	ldp	x27, x28, [sp, #144]
  4196d8:	add	sp, sp, #0x110
  4196dc:	ret
  4196e0:	sub	x1, x21, x0
  4196e4:	sub	w2, w1, #0x1
  4196e8:	cmp	w2, #0x7
  4196ec:	b.hi	419484 <ferror@plt+0x15be4>  // b.pmore
  4196f0:	b	419624 <ferror@plt+0x15d84>
  4196f4:	adrp	x1, 441000 <warn@@Base+0xa468>
  4196f8:	add	x1, x1, #0x3b8
  4196fc:	mov	w2, #0x5                   	// #5
  419700:	mov	x0, #0x0                   	// #0
  419704:	bl	403700 <dcgettext@plt>
  419708:	bl	436b98 <warn@@Base>
  41970c:	b	4196bc <ferror@plt+0x15e1c>
  419710:	adrp	x1, 43e000 <warn@@Base+0x7468>
  419714:	add	x1, x1, #0xca0
  419718:	mov	w2, #0x5                   	// #5
  41971c:	mov	x0, #0x0                   	// #0
  419720:	bl	403700 <dcgettext@plt>
  419724:	bl	4365c0 <error@@Base>
  419728:	b	4194c4 <ferror@plt+0x15c24>
  41972c:	adrp	x1, 441000 <warn@@Base+0xa468>
  419730:	mov	x0, #0x0                   	// #0
  419734:	add	x1, x1, #0x460
  419738:	bl	403700 <dcgettext@plt>
  41973c:	mov	x1, x19
  419740:	bl	4037a0 <printf@plt>
  419744:	b	419504 <ferror@plt+0x15c64>
  419748:	mov	x1, x24
  41974c:	mov	w2, #0x5                   	// #5
  419750:	mov	x0, #0x0                   	// #0
  419754:	bl	403700 <dcgettext@plt>
  419758:	bl	4365c0 <error@@Base>
  41975c:	b	4195d8 <ferror@plt+0x15d38>
  419760:	mov	x1, x26
  419764:	mov	w2, #0x5                   	// #5
  419768:	mov	x0, #0x0                   	// #0
  41976c:	bl	403700 <dcgettext@plt>
  419770:	bl	4365c0 <error@@Base>
  419774:	b	4195d8 <ferror@plt+0x15d38>
  419778:	ldr	w0, [sp, #184]
  41977c:	cmp	w0, #0x1
  419780:	b.eq	419820 <ferror@plt+0x15f80>  // b.none
  419784:	mov	w0, #0x1                   	// #1
  419788:	str	w0, [sp, #184]
  41978c:	b	419538 <ferror@plt+0x15c98>
  419790:	adrp	x1, 441000 <warn@@Base+0xa468>
  419794:	add	x1, x1, #0x4c8
  419798:	mov	w2, #0x5                   	// #5
  41979c:	mov	x0, #0x0                   	// #0
  4197a0:	bl	403700 <dcgettext@plt>
  4197a4:	bl	4037a0 <printf@plt>
  4197a8:	b	419578 <ferror@plt+0x15cd8>
  4197ac:	mov	w2, #0x5                   	// #5
  4197b0:	adrp	x1, 441000 <warn@@Base+0xa468>
  4197b4:	mov	x0, #0x0                   	// #0
  4197b8:	add	x1, x1, #0x4e0
  4197bc:	bl	403700 <dcgettext@plt>
  4197c0:	mov	x27, x0
  4197c4:	mov	w2, #0x0                   	// #0
  4197c8:	mov	x1, x28
  4197cc:	adrp	x0, 449000 <warn@@Base+0x12468>
  4197d0:	add	x0, x0, #0x920
  4197d4:	bl	40b9b8 <ferror@plt+0x8118>
  4197d8:	mov	x1, x0
  4197dc:	mov	x0, x27
  4197e0:	bl	4037a0 <printf@plt>
  4197e4:	b	419578 <ferror@plt+0x15cd8>
  4197e8:	adrp	x1, 441000 <warn@@Base+0xa468>
  4197ec:	add	x1, x1, #0x4b8
  4197f0:	mov	w2, #0x5                   	// #5
  4197f4:	mov	x0, #0x0                   	// #0
  4197f8:	bl	403700 <dcgettext@plt>
  4197fc:	bl	4037a0 <printf@plt>
  419800:	b	419578 <ferror@plt+0x15cd8>
  419804:	adrp	x1, 441000 <warn@@Base+0xa468>
  419808:	add	x1, x1, #0x4d0
  41980c:	mov	w2, #0x5                   	// #5
  419810:	mov	x0, #0x0                   	// #0
  419814:	bl	403700 <dcgettext@plt>
  419818:	bl	4037a0 <printf@plt>
  41981c:	b	419578 <ferror@plt+0x15cd8>
  419820:	adrp	x1, 466000 <_sch_istable+0x1478>
  419824:	mov	w0, #0xa                   	// #10
  419828:	str	xzr, [sp, #216]
  41982c:	ldr	x1, [x1, #3800]
  419830:	ldr	x27, [sp, #192]
  419834:	bl	4030b0 <putc@plt>
  419838:	adrp	x1, 441000 <warn@@Base+0xa468>
  41983c:	adrp	x0, 43e000 <warn@@Base+0x7468>
  419840:	add	x1, x1, #0x508
  419844:	add	x0, x0, #0xcb8
  419848:	str	x0, [sp, #192]
  41984c:	str	x1, [sp, #240]
  419850:	ldr	w1, [sp, #216]
  419854:	mov	w2, #0x2                   	// #2
  419858:	ldr	x0, [sp, #240]
  41985c:	adrp	x28, 43e000 <warn@@Base+0x7468>
  419860:	add	x28, x28, #0xca0
  419864:	str	w2, [sp, #200]
  419868:	bl	4037a0 <printf@plt>
  41986c:	cbz	w25, 4199c4 <ferror@plt+0x16124>
  419870:	ldp	x0, x20, [sp, #200]
  419874:	mov	w24, #0x0                   	// #0
  419878:	ldr	x19, [sp, #224]
  41987c:	sbfx	x26, x0, #0, #1
  419880:	and	w26, w26, #0x1
  419884:	b	41990c <ferror@plt+0x1606c>
  419888:	tbnz	w1, #1, 4199b8 <ferror@plt+0x16118>
  41988c:	ldr	x0, [sp, #160]
  419890:	cmp	x22, #0x1
  419894:	cset	w2, eq  // eq = none
  419898:	mov	w8, #0x9                   	// #9
  41989c:	eor	w2, w26, w2
  4198a0:	mov	x5, x21
  4198a4:	ldrh	w1, [x0]
  4198a8:	mov	x7, #0x0                   	// #0
  4198ac:	ldr	x0, [sp, #168]
  4198b0:	mov	x6, #0x0                   	// #0
  4198b4:	ldr	w4, [x0]
  4198b8:	mov	w0, #0xffffffff            	// #-1
  4198bc:	str	w2, [sp, #24]
  4198c0:	ldr	x2, [sp, #176]
  4198c4:	str	x4, [sp]
  4198c8:	str	w1, [sp, #8]
  4198cc:	mov	x4, x20
  4198d0:	str	xzr, [sp, #16]
  4198d4:	mov	x1, x3
  4198d8:	str	x2, [sp, #32]
  4198dc:	mov	x3, x27
  4198e0:	str	xzr, [sp, #40]
  4198e4:	mov	x2, #0x0                   	// #0
  4198e8:	strb	w8, [sp, #48]
  4198ec:	str	w0, [sp, #56]
  4198f0:	mov	x0, #0x0                   	// #0
  4198f4:	bl	412da8 <ferror@plt+0xf508>
  4198f8:	mov	x20, x0
  4198fc:	add	w1, w24, #0x1
  419900:	and	w24, w1, #0xff
  419904:	cmp	w25, w1, uxtb
  419908:	b.eq	4199c8 <ferror@plt+0x16128>  // b.none
  41990c:	mov	x1, x21
  419910:	mov	x0, x19
  419914:	mov	w2, #0x0                   	// #0
  419918:	mov	x4, x23
  41991c:	add	x3, sp, #0x108
  419920:	bl	40f098 <ferror@plt+0xb7f8>
  419924:	ldr	w2, [sp, #268]
  419928:	mov	x22, x0
  41992c:	ldr	w1, [sp, #264]
  419930:	add	x19, x19, x1
  419934:	tbnz	w2, #0, 419988 <ferror@plt+0x160e8>
  419938:	tbnz	w2, #1, 4199a0 <ferror@plt+0x16100>
  41993c:	add	x3, sp, #0x108
  419940:	mov	x1, x21
  419944:	mov	x0, x19
  419948:	mov	w2, #0x0                   	// #0
  41994c:	mov	x4, x23
  419950:	bl	40f098 <ferror@plt+0xb7f8>
  419954:	ldr	w1, [sp, #268]
  419958:	mov	x3, x0
  41995c:	ldr	w2, [sp, #264]
  419960:	add	x19, x19, x2
  419964:	tbz	w1, #0, 419888 <ferror@plt+0x15fe8>
  419968:	mov	x1, x28
  41996c:	str	x0, [sp, #184]
  419970:	mov	w2, #0x5                   	// #5
  419974:	mov	x0, #0x0                   	// #0
  419978:	bl	403700 <dcgettext@plt>
  41997c:	bl	4365c0 <error@@Base>
  419980:	ldr	x3, [sp, #184]
  419984:	b	41988c <ferror@plt+0x15fec>
  419988:	mov	x1, x28
  41998c:	mov	w2, #0x5                   	// #5
  419990:	mov	x0, #0x0                   	// #0
  419994:	bl	403700 <dcgettext@plt>
  419998:	bl	4365c0 <error@@Base>
  41999c:	b	41993c <ferror@plt+0x1609c>
  4199a0:	ldr	x1, [sp, #192]
  4199a4:	mov	w2, #0x5                   	// #5
  4199a8:	mov	x0, #0x0                   	// #0
  4199ac:	bl	403700 <dcgettext@plt>
  4199b0:	bl	4365c0 <error@@Base>
  4199b4:	b	41993c <ferror@plt+0x1609c>
  4199b8:	str	x0, [sp, #184]
  4199bc:	ldr	x1, [sp, #192]
  4199c0:	b	419970 <ferror@plt+0x160d0>
  4199c4:	ldr	x20, [sp, #208]
  4199c8:	ldr	w0, [sp, #200]
  4199cc:	cmp	w0, #0x1
  4199d0:	b.eq	4199e0 <ferror@plt+0x16140>  // b.none
  4199d4:	mov	w0, #0x1                   	// #1
  4199d8:	str	w0, [sp, #200]
  4199dc:	b	41986c <ferror@plt+0x15fcc>
  4199e0:	cmp	x21, x20
  4199e4:	b.eq	419a44 <ferror@plt+0x161a4>  // b.none
  4199e8:	adrp	x0, 466000 <_sch_istable+0x1478>
  4199ec:	ldr	x1, [x0, #3800]
  4199f0:	ldr	x0, [sp, #216]
  4199f4:	add	x0, x0, #0x1
  4199f8:	mov	x19, x0
  4199fc:	mov	w0, #0xa                   	// #10
  419a00:	str	x19, [sp, #216]
  419a04:	bl	4030b0 <putc@plt>
  419a08:	ldr	x1, [sp, #232]
  419a0c:	cmp	x1, x19
  419a10:	b.eq	4196bc <ferror@plt+0x15e1c>  // b.none
  419a14:	str	x20, [sp, #208]
  419a18:	b	419850 <ferror@plt+0x15fb0>
  419a1c:	ldr	w0, [sp, #252]
  419a20:	cbz	w0, 419aac <ferror@plt+0x1620c>
  419a24:	adrp	x1, 441000 <warn@@Base+0xa468>
  419a28:	add	x1, x1, #0x410
  419a2c:	mov	w2, #0x5                   	// #5
  419a30:	mov	x0, #0x0                   	// #0
  419a34:	ldr	x20, [sp, #208]
  419a38:	bl	403700 <dcgettext@plt>
  419a3c:	bl	4037a0 <printf@plt>
  419a40:	b	4196bc <ferror@plt+0x15e1c>
  419a44:	ldr	w0, [sp, #252]
  419a48:	cbz	w0, 419ab8 <ferror@plt+0x16218>
  419a4c:	adrp	x1, 441000 <warn@@Base+0xa468>
  419a50:	add	x1, x1, #0x510
  419a54:	mov	w2, #0x5                   	// #5
  419a58:	mov	x0, #0x0                   	// #0
  419a5c:	bl	403700 <dcgettext@plt>
  419a60:	bl	436b98 <warn@@Base>
  419a64:	b	4196bc <ferror@plt+0x15e1c>
  419a68:	adrp	x1, 43e000 <warn@@Base+0x7468>
  419a6c:	add	x1, x1, #0xcb8
  419a70:	mov	w2, #0x5                   	// #5
  419a74:	mov	x0, #0x0                   	// #0
  419a78:	bl	403700 <dcgettext@plt>
  419a7c:	bl	4365c0 <error@@Base>
  419a80:	b	4194c4 <ferror@plt+0x15c24>
  419a84:	ldr	w0, [sp, #252]
  419a88:	cbnz	w0, 419ad4 <ferror@plt+0x16234>
  419a8c:	adrp	x1, 441000 <warn@@Base+0xa468>
  419a90:	add	x1, x1, #0x3f8
  419a94:	mov	w2, #0x5                   	// #5
  419a98:	mov	x20, x21
  419a9c:	mov	x0, #0x0                   	// #0
  419aa0:	bl	403700 <dcgettext@plt>
  419aa4:	bl	436b98 <warn@@Base>
  419aa8:	b	4196bc <ferror@plt+0x15e1c>
  419aac:	adrp	x1, 441000 <warn@@Base+0xa468>
  419ab0:	add	x1, x1, #0x438
  419ab4:	b	419a2c <ferror@plt+0x1618c>
  419ab8:	adrp	x1, 441000 <warn@@Base+0xa468>
  419abc:	add	x1, x1, #0x530
  419ac0:	mov	w2, #0x5                   	// #5
  419ac4:	mov	x0, #0x0                   	// #0
  419ac8:	bl	403700 <dcgettext@plt>
  419acc:	bl	436b98 <warn@@Base>
  419ad0:	b	4196bc <ferror@plt+0x15e1c>
  419ad4:	adrp	x1, 441000 <warn@@Base+0xa468>
  419ad8:	add	x1, x1, #0x3e0
  419adc:	b	419a94 <ferror@plt+0x161f4>
  419ae0:	mov	x23, x3
  419ae4:	b	419490 <ferror@plt+0x15bf0>
  419ae8:	stp	x29, x30, [sp, #-240]!
  419aec:	adrp	x4, 46a000 <_bfd_std_section+0x3120>
  419af0:	mov	x29, sp
  419af4:	ldr	w4, [x4, #620]
  419af8:	stp	x21, x22, [sp, #32]
  419afc:	mov	x21, x2
  419b00:	stp	x23, x24, [sp, #48]
  419b04:	mov	x23, x1
  419b08:	stp	x25, x26, [sp, #64]
  419b0c:	stp	x27, x28, [sp, #80]
  419b10:	mov	x27, x0
  419b14:	str	x3, [sp, #144]
  419b18:	ldr	x26, [x0, #32]
  419b1c:	cbz	w4, 419b48 <ferror@plt+0x162a8>
  419b20:	ldr	x0, [x0, #24]
  419b24:	cbz	x0, 419b48 <ferror@plt+0x162a8>
  419b28:	mov	w2, #0x5                   	// #5
  419b2c:	adrp	x1, 441000 <warn@@Base+0xa468>
  419b30:	mov	x0, #0x0                   	// #0
  419b34:	add	x1, x1, #0x550
  419b38:	bl	403700 <dcgettext@plt>
  419b3c:	ldp	x1, x2, [x27, #16]
  419b40:	bl	4037a0 <printf@plt>
  419b44:	b	419b64 <ferror@plt+0x162c4>
  419b48:	adrp	x1, 441000 <warn@@Base+0xa468>
  419b4c:	mov	w2, #0x5                   	// #5
  419b50:	add	x1, x1, #0x590
  419b54:	mov	x0, #0x0                   	// #0
  419b58:	bl	403700 <dcgettext@plt>
  419b5c:	ldr	x1, [x27, #16]
  419b60:	bl	4037a0 <printf@plt>
  419b64:	cmp	x23, x21
  419b68:	b.cs	419f3c <ferror@plt+0x1669c>  // b.hs, b.nlast
  419b6c:	stp	x19, x20, [sp, #16]
  419b70:	adrp	x20, 467000 <_bfd_std_section+0x120>
  419b74:	add	x20, x20, #0x4f8
  419b78:	adrp	x0, 441000 <warn@@Base+0xa468>
  419b7c:	add	x25, x20, #0xa90
  419b80:	add	x0, x0, #0x5c0
  419b84:	str	x0, [sp, #112]
  419b88:	b	419bac <ferror@plt+0x1630c>
  419b8c:	adrp	x1, 441000 <warn@@Base+0xa468>
  419b90:	add	x1, x1, #0x8b0
  419b94:	mov	w2, #0x5                   	// #5
  419b98:	mov	x0, #0x0                   	// #0
  419b9c:	bl	403700 <dcgettext@plt>
  419ba0:	bl	4037a0 <printf@plt>
  419ba4:	cmp	x23, x21
  419ba8:	b.cs	419f38 <ferror@plt+0x16698>  // b.hs, b.nlast
  419bac:	ldr	x1, [sp, #112]
  419bb0:	mov	x2, #0xc                   	// #12
  419bb4:	ldr	x19, [x27, #16]
  419bb8:	mov	x0, x19
  419bbc:	bl	403220 <strncmp@plt>
  419bc0:	cbnz	w0, 41a4dc <ferror@plt+0x16c3c>
  419bc4:	adrp	x1, 441000 <warn@@Base+0xa468>
  419bc8:	mov	x0, x19
  419bcc:	add	x1, x1, #0x5d0
  419bd0:	bl	4034a0 <strcmp@plt>
  419bd4:	cbz	w0, 41a4dc <ferror@plt+0x16c3c>
  419bd8:	ldp	x0, x1, [x25]
  419bdc:	stp	x0, x1, [sp, #200]
  419be0:	ldp	x2, x3, [x25, #16]
  419be4:	str	x21, [sp, #192]
  419be8:	ldr	x0, [x25, #32]
  419bec:	stp	x2, x3, [sp, #216]
  419bf0:	str	x0, [sp, #232]
  419bf4:	tst	w0, #0xff
  419bf8:	b.eq	41aea0 <ferror@plt+0x17600>  // b.none
  419bfc:	ldrb	w2, [sp, #226]
  419c00:	mov	x1, x21
  419c04:	mov	x4, #0x100000000           	// #4294967296
  419c08:	mov	x3, #0x1                   	// #1
  419c0c:	mov	x22, #0x0                   	// #0
  419c10:	str	xzr, [x20, #2744]
  419c14:	str	x4, [x20, #2752]
  419c18:	str	x3, [x20, #2760]
  419c1c:	str	w2, [x20, #2768]
  419c20:	str	wzr, [x20, #2772]
  419c24:	strh	wzr, [x20, #2776]
  419c28:	str	wzr, [x20, #2780]
  419c2c:	cmp	x23, x1
  419c30:	b.cs	419b8c <ferror@plt+0x162ec>  // b.hs, b.nlast
  419c34:	adrp	x1, 441000 <warn@@Base+0xa468>
  419c38:	add	x1, x1, #0x8d0
  419c3c:	mov	w2, #0x5                   	// #5
  419c40:	mov	x0, #0x0                   	// #0
  419c44:	bl	403700 <dcgettext@plt>
  419c48:	bl	4037a0 <printf@plt>
  419c4c:	ldr	x0, [sp, #192]
  419c50:	cmp	x23, x0
  419c54:	b.cs	419f20 <ferror@plt+0x16680>  // b.hs, b.nlast
  419c58:	adrp	x0, 441000 <warn@@Base+0xa468>
  419c5c:	add	x0, x0, #0xdb8
  419c60:	adrp	x19, 441000 <warn@@Base+0xa468>
  419c64:	add	x19, x19, #0x8f0
  419c68:	str	x0, [sp, #128]
  419c6c:	adrp	x0, 43e000 <warn@@Base+0x7468>
  419c70:	add	x0, x0, #0xcb8
  419c74:	str	x0, [sp, #120]
  419c78:	b	419dec <ferror@plt+0x1654c>
  419c7c:	sub	w24, w24, w0
  419c80:	ldrb	w23, [sp, #232]
  419c84:	and	w24, w24, #0xff
  419c88:	ldrb	w1, [sp, #225]
  419c8c:	ldrb	w0, [sp, #224]
  419c90:	add	x4, x20, #0xab8
  419c94:	cmp	w1, #0x1
  419c98:	udiv	w23, w24, w23
  419c9c:	ldr	x5, [x20, #2744]
  419ca0:	and	x6, x23, #0xff
  419ca4:	b.eq	41a744 <ferror@plt+0x16ea4>  // b.none
  419ca8:	ldrb	w3, [x4, #32]
  419cac:	and	x1, x1, #0xff
  419cb0:	add	x3, x3, x6
  419cb4:	udiv	x2, x3, x1
  419cb8:	mul	w0, w0, w2
  419cbc:	msub	x1, x2, x1, x3
  419cc0:	mov	w2, w0
  419cc4:	strb	w1, [x4, #32]
  419cc8:	add	x5, x2, x5
  419ccc:	str	x5, [x20, #2744]
  419cd0:	cbz	w0, 419cd8 <ferror@plt+0x16438>
  419cd4:	str	wzr, [x4, #8]
  419cd8:	mov	w2, #0x5                   	// #5
  419cdc:	adrp	x1, 441000 <warn@@Base+0xa468>
  419ce0:	mov	x0, #0x0                   	// #0
  419ce4:	add	x1, x1, #0x938
  419ce8:	str	x6, [sp, #96]
  419cec:	bl	403700 <dcgettext@plt>
  419cf0:	ldr	x6, [sp, #96]
  419cf4:	mov	x23, x0
  419cf8:	mov	w2, #0x0                   	// #0
  419cfc:	adrp	x0, 449000 <warn@@Base+0x12468>
  419d00:	mov	x1, x6
  419d04:	add	x0, x0, #0x920
  419d08:	bl	40b9b8 <ferror@plt+0x8118>
  419d0c:	mov	x5, x0
  419d10:	ldr	x1, [x20, #2744]
  419d14:	add	x4, x20, #0xab8
  419d18:	adrp	x3, 43c000 <warn@@Base+0x5468>
  419d1c:	mov	w2, #0x0                   	// #0
  419d20:	add	x0, x3, #0x550
  419d24:	stp	x5, x4, [sp, #96]
  419d28:	bl	40b9b8 <ferror@plt+0x8118>
  419d2c:	ldp	x5, x4, [sp, #96]
  419d30:	mov	x3, x0
  419d34:	mov	w1, w24
  419d38:	mov	x0, x23
  419d3c:	ldrb	w4, [x4, #32]
  419d40:	mov	x2, x5
  419d44:	adrp	x5, 442000 <warn@@Base+0xb468>
  419d48:	add	x5, x5, #0x270
  419d4c:	bl	4037a0 <printf@plt>
  419d50:	ldrb	w5, [sp, #232]
  419d54:	mov	w2, #0x5                   	// #5
  419d58:	ldr	w6, [sp, #228]
  419d5c:	adrp	x1, 441000 <warn@@Base+0xa468>
  419d60:	ldr	w4, [x20, #2760]
  419d64:	add	x1, x1, #0x978
  419d68:	mov	x0, #0x0                   	// #0
  419d6c:	udiv	w3, w24, w5
  419d70:	msub	w24, w3, w5, w24
  419d74:	add	w24, w6, w24, uxtb
  419d78:	add	w3, w4, w24
  419d7c:	str	w3, [x20, #2760]
  419d80:	bl	403700 <dcgettext@plt>
  419d84:	sxtw	x1, w24
  419d88:	mov	w2, #0x0                   	// #0
  419d8c:	mov	x24, x0
  419d90:	adrp	x0, 43c000 <warn@@Base+0x5468>
  419d94:	add	x0, x0, #0x888
  419d98:	bl	40b9b8 <ferror@plt+0x8118>
  419d9c:	ldr	w2, [x20, #2760]
  419da0:	mov	x1, x0
  419da4:	mov	x0, x24
  419da8:	bl	4037a0 <printf@plt>
  419dac:	ldr	w23, [x20, #2752]
  419db0:	cbz	w23, 41a4c8 <ferror@plt+0x16c28>
  419db4:	mov	w2, #0x5                   	// #5
  419db8:	adrp	x1, 441000 <warn@@Base+0xa468>
  419dbc:	mov	x0, #0x0                   	// #0
  419dc0:	add	x1, x1, #0x990
  419dc4:	bl	403700 <dcgettext@plt>
  419dc8:	mov	w1, w23
  419dcc:	bl	4037a0 <printf@plt>
  419dd0:	ldr	w0, [x20, #2752]
  419dd4:	mov	x23, x28
  419dd8:	add	w0, w0, #0x1
  419ddc:	str	w0, [x20, #2752]
  419de0:	ldr	x0, [sp, #192]
  419de4:	cmp	x23, x0
  419de8:	b.cs	419f20 <ferror@plt+0x16680>  // b.hs, b.nlast
  419dec:	mov	x28, x23
  419df0:	sub	x1, x23, x26
  419df4:	mov	x0, x19
  419df8:	bl	4037a0 <printf@plt>
  419dfc:	ldrb	w0, [sp, #233]
  419e00:	ldrb	w24, [x28], #1
  419e04:	cmp	w0, w24
  419e08:	b.ls	419c7c <ferror@plt+0x163dc>  // b.plast
  419e0c:	cmp	w24, #0x6
  419e10:	b.eq	41a910 <ferror@plt+0x17070>  // b.none
  419e14:	b.hi	41a350 <ferror@plt+0x16ab0>  // b.pmore
  419e18:	cmp	w24, #0x3
  419e1c:	b.eq	41a88c <ferror@plt+0x16fec>  // b.none
  419e20:	b.hi	41a2dc <ferror@plt+0x16a3c>  // b.pmore
  419e24:	cmp	w24, #0x1
  419e28:	b.eq	41a4a4 <ferror@plt+0x16c04>  // b.none
  419e2c:	cmp	w24, #0x2
  419e30:	b.ne	419f58 <ferror@plt+0x166b8>  // b.any
  419e34:	mov	x1, x21
  419e38:	add	x4, sp, #0xbc
  419e3c:	add	x3, sp, #0xb8
  419e40:	mov	x0, x28
  419e44:	mov	w2, #0x0                   	// #0
  419e48:	bl	40f098 <ferror@plt+0xb7f8>
  419e4c:	ldp	w23, w1, [sp, #184]
  419e50:	mov	x24, x0
  419e54:	add	x23, x28, x23
  419e58:	tbnz	w1, #0, 41b024 <ferror@plt+0x17784>
  419e5c:	tbnz	w1, #1, 41b0b4 <ferror@plt+0x17814>
  419e60:	ldrb	w2, [sp, #225]
  419e64:	add	x5, x20, #0xab8
  419e68:	ldrb	w1, [sp, #224]
  419e6c:	cmp	w2, #0x1
  419e70:	ldr	x0, [x20, #2744]
  419e74:	b.eq	41af6c <ferror@plt+0x176cc>  // b.none
  419e78:	ldrb	w4, [x5, #32]
  419e7c:	and	x2, x2, #0xff
  419e80:	add	x4, x4, x24
  419e84:	udiv	x3, x4, x2
  419e88:	mul	w1, w1, w3
  419e8c:	msub	x2, x3, x2, x4
  419e90:	strb	w2, [x5, #32]
  419e94:	add	x0, x0, w1, uxtw
  419e98:	str	x0, [x20, #2744]
  419e9c:	cbz	w1, 419ea4 <ferror@plt+0x16604>
  419ea0:	str	wzr, [x5, #8]
  419ea4:	mov	w2, #0x5                   	// #5
  419ea8:	adrp	x1, 441000 <warn@@Base+0xa468>
  419eac:	mov	x0, #0x0                   	// #0
  419eb0:	add	x1, x1, #0xd20
  419eb4:	bl	403700 <dcgettext@plt>
  419eb8:	mov	x28, x0
  419ebc:	mov	x1, x24
  419ec0:	mov	w2, #0x0                   	// #0
  419ec4:	adrp	x0, 449000 <warn@@Base+0x12468>
  419ec8:	add	x0, x0, #0x920
  419ecc:	bl	40b9b8 <ferror@plt+0x8118>
  419ed0:	mov	x24, x0
  419ed4:	ldr	x1, [x20, #2744]
  419ed8:	add	x4, x20, #0xab8
  419edc:	adrp	x3, 43c000 <warn@@Base+0x5468>
  419ee0:	mov	w2, #0x0                   	// #0
  419ee4:	add	x0, x3, #0x550
  419ee8:	str	x4, [sp, #96]
  419eec:	bl	40b9b8 <ferror@plt+0x8118>
  419ef0:	mov	x2, x0
  419ef4:	ldr	x4, [sp, #96]
  419ef8:	mov	x1, x24
  419efc:	mov	x0, x28
  419f00:	ldrb	w3, [x4, #32]
  419f04:	adrp	x4, 442000 <warn@@Base+0xb468>
  419f08:	add	x4, x4, #0x270
  419f0c:	bl	4037a0 <printf@plt>
  419f10:	ldr	x0, [sp, #192]
  419f14:	cmp	x23, x0
  419f18:	b.cc	419dec <ferror@plt+0x1654c>  // b.lo, b.ul, b.last
  419f1c:	nop
  419f20:	adrp	x1, 466000 <_sch_istable+0x1478>
  419f24:	mov	w0, #0xa                   	// #10
  419f28:	ldr	x1, [x1, #3800]
  419f2c:	bl	4030b0 <putc@plt>
  419f30:	cmp	x23, x21
  419f34:	b.cc	419bac <ferror@plt+0x1630c>  // b.lo, b.ul, b.last
  419f38:	ldp	x19, x20, [sp, #16]
  419f3c:	mov	w0, #0x1                   	// #1
  419f40:	ldp	x21, x22, [sp, #32]
  419f44:	ldp	x23, x24, [sp, #48]
  419f48:	ldp	x25, x26, [sp, #64]
  419f4c:	ldp	x27, x28, [sp, #80]
  419f50:	ldp	x29, x30, [sp], #240
  419f54:	ret
  419f58:	cbnz	w24, 41aa74 <ferror@plt+0x171d4>
  419f5c:	ldrb	w0, [sp, #226]
  419f60:	add	x3, sp, #0xb8
  419f64:	add	x4, sp, #0xbc
  419f68:	mov	x1, x21
  419f6c:	mov	w2, #0x0                   	// #0
  419f70:	str	x3, [sp, #96]
  419f74:	str	w0, [sp, #136]
  419f78:	mov	x0, x28
  419f7c:	bl	40f098 <ferror@plt+0xb7f8>
  419f80:	mov	x24, x0
  419f84:	ldp	w4, w1, [sp, #184]
  419f88:	add	x23, x28, x4
  419f8c:	tbnz	w1, #0, 41b000 <ferror@plt+0x17760>
  419f90:	tbnz	w1, #1, 41b12c <ferror@plt+0x1788c>
  419f94:	cmp	x24, #0x0
  419f98:	ccmp	x21, x23, #0x4, ne  // ne = any
  419f9c:	b.eq	41ad78 <ferror@plt+0x174d8>  // b.none
  419fa0:	sub	x0, x21, x23
  419fa4:	cmp	x24, x0
  419fa8:	b.hi	41ad78 <ferror@plt+0x174d8>  // b.pmore
  419fac:	mov	x3, x23
  419fb0:	add	x4, x24, x4
  419fb4:	str	x4, [sp, #152]
  419fb8:	mov	w2, #0x5                   	// #5
  419fbc:	adrp	x1, 441000 <warn@@Base+0xa468>
  419fc0:	mov	x0, #0x0                   	// #0
  419fc4:	ldrb	w4, [x3], #1
  419fc8:	add	x1, x1, #0x9d0
  419fcc:	str	x3, [sp, #104]
  419fd0:	str	w4, [sp, #160]
  419fd4:	bl	403700 <dcgettext@plt>
  419fd8:	ldr	w4, [sp, #160]
  419fdc:	str	w4, [sp, #160]
  419fe0:	mov	w1, w4
  419fe4:	bl	4037a0 <printf@plt>
  419fe8:	ldr	w4, [sp, #160]
  419fec:	cmp	w4, #0x14
  419ff0:	b.eq	41b450 <ferror@plt+0x17bb0>  // b.none
  419ff4:	b.hi	41a02c <ferror@plt+0x1678c>  // b.pmore
  419ff8:	cmp	w4, #0x4
  419ffc:	b.eq	41b220 <ferror@plt+0x17980>  // b.none
  41a000:	b.ls	41a108 <ferror@plt+0x16868>  // b.plast
  41a004:	cmp	w4, #0x12
  41a008:	b.eq	41b200 <ferror@plt+0x17960>  // b.none
  41a00c:	cmp	w4, #0x13
  41a010:	b.ne	41af54 <ferror@plt+0x176b4>  // b.any
  41a014:	adrp	x0, 441000 <warn@@Base+0xa468>
  41a018:	add	x0, x0, #0xb00
  41a01c:	bl	403450 <puts@plt>
  41a020:	ldr	x0, [sp, #152]
  41a024:	add	x23, x28, x0
  41a028:	b	419de0 <ferror@plt+0x16540>
  41a02c:	cmp	w4, #0x18
  41a030:	b.eq	41b280 <ferror@plt+0x179e0>  // b.none
  41a034:	b.ls	41a2bc <ferror@plt+0x16a1c>  // b.plast
  41a038:	cmp	w4, #0x20
  41a03c:	b.eq	41b210 <ferror@plt+0x17970>  // b.none
  41a040:	cmp	w4, #0x80
  41a044:	b.ne	41af3c <ferror@plt+0x1769c>  // b.any
  41a048:	adrp	x0, 441000 <warn@@Base+0xa468>
  41a04c:	add	x0, x0, #0xbf0
  41a050:	bl	403450 <puts@plt>
  41a054:	add	x24, x23, x24
  41a058:	ldr	x0, [sp, #104]
  41a05c:	cmp	x0, x24
  41a060:	b.cs	41a020 <ferror@plt+0x16780>  // b.hs, b.nlast
  41a064:	adrp	x0, 43e000 <warn@@Base+0x7468>
  41a068:	add	x0, x0, #0xca0
  41a06c:	str	x0, [sp, #136]
  41a070:	ldp	x3, x13, [sp, #96]
  41a074:	mov	x1, x24
  41a078:	add	x4, sp, #0xbc
  41a07c:	mov	w2, #0x0                   	// #0
  41a080:	mov	x0, x13
  41a084:	bl	40f098 <ferror@plt+0xb7f8>
  41a088:	ldr	w1, [sp, #184]
  41a08c:	mov	x3, x0
  41a090:	tst	x0, #0xffffffff00000000
  41a094:	mov	w23, w0
  41a098:	add	x0, x13, x1
  41a09c:	str	x0, [sp, #104]
  41a0a0:	ldr	w0, [sp, #188]
  41a0a4:	b.eq	41b2ac <ferror@plt+0x17a0c>  // b.none
  41a0a8:	orr	w1, w0, #0x2
  41a0ac:	str	w1, [sp, #188]
  41a0b0:	tbz	w0, #0, 41b2b4 <ferror@plt+0x17a14>
  41a0b4:	ldr	x1, [sp, #136]
  41a0b8:	str	x3, [sp, #160]
  41a0bc:	mov	w2, #0x5                   	// #5
  41a0c0:	mov	x0, #0x0                   	// #0
  41a0c4:	bl	403700 <dcgettext@plt>
  41a0c8:	bl	4365c0 <error@@Base>
  41a0cc:	ldr	x3, [sp, #160]
  41a0d0:	cmp	w3, #0x2
  41a0d4:	b.eq	41b3e8 <ferror@plt+0x17b48>  // b.none
  41a0d8:	cmp	w3, #0x3
  41a0dc:	b.eq	41b2c0 <ferror@plt+0x17a20>  // b.none
  41a0e0:	cmp	w3, #0x1
  41a0e4:	b.eq	41b440 <ferror@plt+0x17ba0>  // b.none
  41a0e8:	mov	w2, #0x5                   	// #5
  41a0ec:	adrp	x1, 441000 <warn@@Base+0xa468>
  41a0f0:	mov	x0, #0x0                   	// #0
  41a0f4:	add	x1, x1, #0xca0
  41a0f8:	bl	403700 <dcgettext@plt>
  41a0fc:	mov	w1, w23
  41a100:	bl	4037a0 <printf@plt>
  41a104:	b	41a020 <ferror@plt+0x16780>
  41a108:	cmp	w4, #0x2
  41a10c:	b.eq	41b164 <ferror@plt+0x178c4>  // b.none
  41a110:	cmp	w4, #0x3
  41a114:	b.ne	41aed8 <ferror@plt+0x17638>  // b.any
  41a118:	adrp	x1, 441000 <warn@@Base+0xa468>
  41a11c:	add	x1, x1, #0xa50
  41a120:	mov	w2, #0x5                   	// #5
  41a124:	mov	x0, #0x0                   	// #0
  41a128:	bl	403700 <dcgettext@plt>
  41a12c:	bl	4037a0 <printf@plt>
  41a130:	adrp	x1, 441000 <warn@@Base+0xa468>
  41a134:	add	x1, x1, #0x858
  41a138:	mov	w2, #0x5                   	// #5
  41a13c:	mov	x0, #0x0                   	// #0
  41a140:	bl	403700 <dcgettext@plt>
  41a144:	bl	4037a0 <printf@plt>
  41a148:	ldr	w1, [x20, #2780]
  41a14c:	adrp	x0, 441000 <warn@@Base+0xa468>
  41a150:	add	x0, x0, #0xa70
  41a154:	add	w1, w1, #0x1
  41a158:	str	w1, [x20, #2780]
  41a15c:	bl	4037a0 <printf@plt>
  41a160:	ldr	x23, [sp, #104]
  41a164:	sub	x1, x21, x23
  41a168:	mov	x0, x23
  41a16c:	bl	403020 <strnlen@plt>
  41a170:	add	x13, x0, #0x1
  41a174:	ldr	x3, [sp, #96]
  41a178:	add	x13, x23, x13
  41a17c:	mov	x1, x21
  41a180:	add	x4, sp, #0xbc
  41a184:	mov	w2, #0x0                   	// #0
  41a188:	str	x0, [sp, #136]
  41a18c:	mov	x0, x13
  41a190:	bl	40f098 <ferror@plt+0xb7f8>
  41a194:	mov	x24, x0
  41a198:	ldp	w0, w1, [sp, #184]
  41a19c:	add	x0, x13, x0
  41a1a0:	str	x0, [sp, #160]
  41a1a4:	tbnz	w1, #0, 41b290 <ferror@plt+0x179f0>
  41a1a8:	tbnz	w1, #1, 41b648 <ferror@plt+0x17da8>
  41a1ac:	mov	w2, #0x0                   	// #0
  41a1b0:	adrp	x23, 449000 <warn@@Base+0x12468>
  41a1b4:	add	x23, x23, #0x920
  41a1b8:	mov	x1, x24
  41a1bc:	mov	x0, x23
  41a1c0:	adrp	x24, 441000 <warn@@Base+0xa468>
  41a1c4:	bl	40b9b8 <ferror@plt+0x8118>
  41a1c8:	add	x24, x24, #0x880
  41a1cc:	mov	x1, x0
  41a1d0:	mov	x0, x24
  41a1d4:	bl	4037a0 <printf@plt>
  41a1d8:	ldr	x3, [sp, #96]
  41a1dc:	mov	x1, x21
  41a1e0:	ldr	x13, [sp, #160]
  41a1e4:	mov	w2, #0x0                   	// #0
  41a1e8:	add	x4, sp, #0xbc
  41a1ec:	mov	x0, x13
  41a1f0:	bl	40f098 <ferror@plt+0xb7f8>
  41a1f4:	str	x0, [sp, #160]
  41a1f8:	ldp	w2, w1, [sp, #184]
  41a1fc:	add	x0, x13, x2
  41a200:	str	x0, [sp, #168]
  41a204:	tbnz	w1, #0, 41b62c <ferror@plt+0x17d8c>
  41a208:	tbnz	w1, #1, 41b690 <ferror@plt+0x17df0>
  41a20c:	ldr	x1, [sp, #160]
  41a210:	mov	w2, #0x0                   	// #0
  41a214:	mov	x0, x23
  41a218:	bl	40b9b8 <ferror@plt+0x8118>
  41a21c:	mov	x1, x0
  41a220:	mov	x0, x24
  41a224:	bl	4037a0 <printf@plt>
  41a228:	ldr	x3, [sp, #96]
  41a22c:	mov	x1, x21
  41a230:	ldr	x13, [sp, #168]
  41a234:	mov	w2, #0x0                   	// #0
  41a238:	add	x4, sp, #0xbc
  41a23c:	mov	x0, x13
  41a240:	bl	40f098 <ferror@plt+0xb7f8>
  41a244:	str	x0, [sp, #96]
  41a248:	ldp	w2, w1, [sp, #184]
  41a24c:	add	x0, x13, x2
  41a250:	str	x0, [sp, #160]
  41a254:	tbnz	w1, #0, 41b610 <ferror@plt+0x17d70>
  41a258:	tbnz	w1, #1, 41b660 <ferror@plt+0x17dc0>
  41a25c:	ldr	x1, [sp, #96]
  41a260:	mov	w2, #0x0                   	// #0
  41a264:	mov	x0, x23
  41a268:	bl	40b9b8 <ferror@plt+0x8118>
  41a26c:	mov	x1, x0
  41a270:	mov	x0, x24
  41a274:	bl	4037a0 <printf@plt>
  41a278:	ldr	w1, [sp, #136]
  41a27c:	adrp	x0, 441000 <warn@@Base+0xa468>
  41a280:	ldr	x2, [sp, #104]
  41a284:	add	x0, x0, #0xa78
  41a288:	bl	4037a0 <printf@plt>
  41a28c:	ldp	x2, x1, [sp, #152]
  41a290:	sub	x0, x1, x28
  41a294:	cmp	x0, x2
  41a298:	ccmp	x21, x1, #0x4, eq  // eq = none
  41a29c:	b.ne	41a020 <ferror@plt+0x16780>  // b.any
  41a2a0:	adrp	x1, 441000 <warn@@Base+0xa468>
  41a2a4:	add	x1, x1, #0xa80
  41a2a8:	mov	w2, #0x5                   	// #5
  41a2ac:	mov	x0, #0x0                   	// #0
  41a2b0:	bl	403700 <dcgettext@plt>
  41a2b4:	bl	436b98 <warn@@Base>
  41a2b8:	b	41a020 <ferror@plt+0x16780>
  41a2bc:	cmp	w4, #0x16
  41a2c0:	b.eq	41b154 <ferror@plt+0x178b4>  // b.none
  41a2c4:	cmp	w4, #0x17
  41a2c8:	b.ne	41af24 <ferror@plt+0x17684>  // b.any
  41a2cc:	adrp	x0, 441000 <warn@@Base+0xa468>
  41a2d0:	add	x0, x0, #0xb70
  41a2d4:	bl	403450 <puts@plt>
  41a2d8:	b	41a020 <ferror@plt+0x16780>
  41a2dc:	cmp	w24, #0x4
  41a2e0:	b.eq	41a968 <ferror@plt+0x170c8>  // b.none
  41a2e4:	mov	x1, x21
  41a2e8:	add	x4, sp, #0xbc
  41a2ec:	add	x3, sp, #0xb8
  41a2f0:	mov	x0, x28
  41a2f4:	mov	w2, #0x0                   	// #0
  41a2f8:	bl	40f098 <ferror@plt+0xb7f8>
  41a2fc:	ldp	w23, w1, [sp, #184]
  41a300:	mov	x24, x0
  41a304:	add	x23, x28, x23
  41a308:	tbnz	w1, #0, 41afe4 <ferror@plt+0x17744>
  41a30c:	tbnz	w1, #1, 41b114 <ferror@plt+0x17874>
  41a310:	mov	w2, #0x5                   	// #5
  41a314:	adrp	x1, 441000 <warn@@Base+0xa468>
  41a318:	mov	x0, #0x0                   	// #0
  41a31c:	add	x1, x1, #0xda0
  41a320:	bl	403700 <dcgettext@plt>
  41a324:	mov	x28, x0
  41a328:	mov	w2, #0x0                   	// #0
  41a32c:	mov	x1, x24
  41a330:	adrp	x0, 449000 <warn@@Base+0x12468>
  41a334:	add	x0, x0, #0x920
  41a338:	bl	40b9b8 <ferror@plt+0x8118>
  41a33c:	mov	x1, x0
  41a340:	mov	x0, x28
  41a344:	bl	4037a0 <printf@plt>
  41a348:	str	w24, [x20, #2764]
  41a34c:	b	419de0 <ferror@plt+0x16540>
  41a350:	cmp	w24, #0xa
  41a354:	b.eq	41a880 <ferror@plt+0x16fe0>  // b.none
  41a358:	b.hi	41a42c <ferror@plt+0x16b8c>  // b.pmore
  41a35c:	cmp	w24, #0x8
  41a360:	b.eq	41a9d4 <ferror@plt+0x17134>  // b.none
  41a364:	cmp	w24, #0x9
  41a368:	b.ne	41a3fc <ferror@plt+0x16b5c>  // b.any
  41a36c:	add	x23, x23, #0x3
  41a370:	cmp	x23, x21
  41a374:	b.cc	41ad98 <ferror@plt+0x174f8>  // b.lo, b.ul, b.last
  41a378:	cmp	x21, x28
  41a37c:	mov	x24, #0x0                   	// #0
  41a380:	b.ls	41a394 <ferror@plt+0x16af4>  // b.plast
  41a384:	sub	x1, x21, x28
  41a388:	sub	w0, w1, #0x1
  41a38c:	cmp	w0, #0x7
  41a390:	b.ls	41ad9c <ferror@plt+0x174fc>  // b.plast
  41a394:	ldr	x3, [x20, #2744]
  41a398:	mov	w2, #0x5                   	// #5
  41a39c:	adrp	x1, 441000 <warn@@Base+0xa468>
  41a3a0:	mov	x0, #0x0                   	// #0
  41a3a4:	add	x3, x3, x24
  41a3a8:	add	x1, x1, #0xe10
  41a3ac:	str	x3, [x20, #2744]
  41a3b0:	strb	wzr, [x20, #2776]
  41a3b4:	bl	403700 <dcgettext@plt>
  41a3b8:	mov	x1, x24
  41a3bc:	mov	w2, #0x0                   	// #0
  41a3c0:	mov	x24, x0
  41a3c4:	adrp	x0, 449000 <warn@@Base+0x12468>
  41a3c8:	add	x0, x0, #0x920
  41a3cc:	bl	40b9b8 <ferror@plt+0x8118>
  41a3d0:	ldr	x1, [x20, #2744]
  41a3d4:	adrp	x3, 43c000 <warn@@Base+0x5468>
  41a3d8:	mov	x28, x0
  41a3dc:	mov	w2, #0x0                   	// #0
  41a3e0:	add	x0, x3, #0x550
  41a3e4:	bl	40b9b8 <ferror@plt+0x8118>
  41a3e8:	mov	x2, x0
  41a3ec:	mov	x1, x28
  41a3f0:	mov	x0, x24
  41a3f4:	bl	4037a0 <printf@plt>
  41a3f8:	b	419de0 <ferror@plt+0x16540>
  41a3fc:	cmp	w24, #0x7
  41a400:	b.ne	41aa74 <ferror@plt+0x171d4>  // b.any
  41a404:	adrp	x1, 441000 <warn@@Base+0xa468>
  41a408:	add	x1, x1, #0xdd0
  41a40c:	mov	w2, #0x5                   	// #5
  41a410:	mov	x0, #0x0                   	// #0
  41a414:	bl	403700 <dcgettext@plt>
  41a418:	mov	x23, x28
  41a41c:	bl	4037a0 <printf@plt>
  41a420:	mov	w0, #0x1                   	// #1
  41a424:	str	w0, [x20, #2772]
  41a428:	b	419de0 <ferror@plt+0x16540>
  41a42c:	cmp	w24, #0xb
  41a430:	b.eq	41a860 <ferror@plt+0x16fc0>  // b.none
  41a434:	cmp	w24, #0xc
  41a438:	b.ne	41aa74 <ferror@plt+0x171d4>  // b.any
  41a43c:	mov	x1, x21
  41a440:	add	x4, sp, #0xbc
  41a444:	add	x3, sp, #0xb8
  41a448:	mov	x0, x28
  41a44c:	mov	w2, #0x0                   	// #0
  41a450:	bl	40f098 <ferror@plt+0xb7f8>
  41a454:	ldp	w23, w1, [sp, #184]
  41a458:	mov	x24, x0
  41a45c:	add	x23, x28, x23
  41a460:	tbnz	w1, #0, 41b040 <ferror@plt+0x177a0>
  41a464:	tbnz	w1, #1, 41b0fc <ferror@plt+0x1785c>
  41a468:	mov	w2, #0x5                   	// #5
  41a46c:	adrp	x1, 441000 <warn@@Base+0xa468>
  41a470:	mov	x0, #0x0                   	// #0
  41a474:	add	x1, x1, #0xe80
  41a478:	bl	403700 <dcgettext@plt>
  41a47c:	mov	x28, x0
  41a480:	mov	w2, #0x0                   	// #0
  41a484:	mov	x1, x24
  41a488:	adrp	x0, 449000 <warn@@Base+0x12468>
  41a48c:	add	x0, x0, #0x920
  41a490:	bl	40b9b8 <ferror@plt+0x8118>
  41a494:	mov	x1, x0
  41a498:	mov	x0, x28
  41a49c:	bl	4037a0 <printf@plt>
  41a4a0:	b	419de0 <ferror@plt+0x16540>
  41a4a4:	adrp	x1, 441000 <warn@@Base+0xa468>
  41a4a8:	add	x1, x1, #0xcf8
  41a4ac:	mov	w2, #0x5                   	// #5
  41a4b0:	mov	x0, #0x0                   	// #0
  41a4b4:	bl	403700 <dcgettext@plt>
  41a4b8:	bl	4037a0 <printf@plt>
  41a4bc:	ldr	w23, [x20, #2752]
  41a4c0:	cbnz	w23, 419db4 <ferror@plt+0x16514>
  41a4c4:	nop
  41a4c8:	adrp	x1, 466000 <_sch_istable+0x1478>
  41a4cc:	mov	w0, #0xa                   	// #10
  41a4d0:	ldr	x1, [x1, #3800]
  41a4d4:	bl	4030b0 <putc@plt>
  41a4d8:	b	419dd0 <ferror@plt+0x16530>
  41a4dc:	add	x4, sp, #0xc0
  41a4e0:	add	x3, sp, #0xc8
  41a4e4:	mov	x2, x21
  41a4e8:	mov	x1, x23
  41a4ec:	mov	x0, x27
  41a4f0:	bl	40bd00 <ferror@plt+0x8460>
  41a4f4:	mov	x22, x0
  41a4f8:	cbz	x0, 41aeb8 <ferror@plt+0x17618>
  41a4fc:	mov	w2, #0x5                   	// #5
  41a500:	adrp	x1, 440000 <warn@@Base+0x9468>
  41a504:	mov	x0, #0x0                   	// #0
  41a508:	add	x1, x1, #0xf90
  41a50c:	bl	403700 <dcgettext@plt>
  41a510:	sub	x1, x23, x26
  41a514:	bl	4037a0 <printf@plt>
  41a518:	mov	w2, #0x5                   	// #5
  41a51c:	adrp	x1, 441000 <warn@@Base+0xa468>
  41a520:	mov	x0, #0x0                   	// #0
  41a524:	add	x1, x1, #0x638
  41a528:	bl	403700 <dcgettext@plt>
  41a52c:	ldr	x1, [sp, #200]
  41a530:	bl	4037a0 <printf@plt>
  41a534:	mov	w2, #0x5                   	// #5
  41a538:	adrp	x1, 441000 <warn@@Base+0xa468>
  41a53c:	mov	x0, #0x0                   	// #0
  41a540:	add	x1, x1, #0x660
  41a544:	bl	403700 <dcgettext@plt>
  41a548:	ldrh	w1, [sp, #208]
  41a54c:	bl	4037a0 <printf@plt>
  41a550:	mov	w2, #0x5                   	// #5
  41a554:	adrp	x1, 441000 <warn@@Base+0xa468>
  41a558:	mov	x0, #0x0                   	// #0
  41a55c:	add	x1, x1, #0x688
  41a560:	bl	403700 <dcgettext@plt>
  41a564:	ldr	w1, [sp, #216]
  41a568:	bl	4037a0 <printf@plt>
  41a56c:	mov	w2, #0x5                   	// #5
  41a570:	adrp	x1, 441000 <warn@@Base+0xa468>
  41a574:	mov	x0, #0x0                   	// #0
  41a578:	add	x1, x1, #0x6b0
  41a57c:	bl	403700 <dcgettext@plt>
  41a580:	ldrb	w1, [sp, #224]
  41a584:	bl	4037a0 <printf@plt>
  41a588:	ldrh	w0, [sp, #208]
  41a58c:	cmp	w0, #0x3
  41a590:	b.hi	41a7e8 <ferror@plt+0x16f48>  // b.pmore
  41a594:	mov	w2, #0x5                   	// #5
  41a598:	adrp	x1, 441000 <warn@@Base+0xa468>
  41a59c:	mov	x0, #0x0                   	// #0
  41a5a0:	add	x1, x1, #0x700
  41a5a4:	bl	403700 <dcgettext@plt>
  41a5a8:	ldrb	w1, [sp, #226]
  41a5ac:	bl	4037a0 <printf@plt>
  41a5b0:	mov	w2, #0x5                   	// #5
  41a5b4:	adrp	x1, 441000 <warn@@Base+0xa468>
  41a5b8:	mov	x0, #0x0                   	// #0
  41a5bc:	add	x1, x1, #0x728
  41a5c0:	bl	403700 <dcgettext@plt>
  41a5c4:	ldr	w1, [sp, #228]
  41a5c8:	bl	4037a0 <printf@plt>
  41a5cc:	mov	w2, #0x5                   	// #5
  41a5d0:	adrp	x1, 441000 <warn@@Base+0xa468>
  41a5d4:	mov	x0, #0x0                   	// #0
  41a5d8:	add	x1, x1, #0x750
  41a5dc:	bl	403700 <dcgettext@plt>
  41a5e0:	ldrb	w1, [sp, #232]
  41a5e4:	bl	4037a0 <printf@plt>
  41a5e8:	mov	w2, #0x5                   	// #5
  41a5ec:	adrp	x1, 441000 <warn@@Base+0xa468>
  41a5f0:	mov	x0, #0x0                   	// #0
  41a5f4:	add	x1, x1, #0x778
  41a5f8:	bl	403700 <dcgettext@plt>
  41a5fc:	ldrb	w1, [sp, #233]
  41a600:	bl	4037a0 <printf@plt>
  41a604:	ldrb	w0, [sp, #232]
  41a608:	cbz	w0, 41a7c4 <ferror@plt+0x16f24>
  41a60c:	ldrb	w1, [sp, #233]
  41a610:	mov	x3, #0x100000000           	// #4294967296
  41a614:	ldrb	w2, [sp, #226]
  41a618:	mov	x28, #0x1                   	// #1
  41a61c:	str	xzr, [x20, #2744]
  41a620:	add	x1, x22, x1
  41a624:	str	x3, [x20, #2752]
  41a628:	cmp	x21, x1
  41a62c:	str	x28, [x20, #2760]
  41a630:	str	w2, [x20, #2768]
  41a634:	str	wzr, [x20, #2772]
  41a638:	strh	wzr, [x20, #2776]
  41a63c:	str	wzr, [x20, #2780]
  41a640:	b.ls	41b138 <ferror@plt+0x17898>  // b.plast
  41a644:	adrp	x1, 441000 <warn@@Base+0xa468>
  41a648:	add	x1, x1, #0x800
  41a64c:	mov	w2, #0x5                   	// #5
  41a650:	mov	x0, #0x0                   	// #0
  41a654:	bl	403700 <dcgettext@plt>
  41a658:	bl	4037a0 <printf@plt>
  41a65c:	ldrb	w0, [sp, #233]
  41a660:	cmp	w0, #0x1
  41a664:	b.ls	41a6b4 <ferror@plt+0x16e14>  // b.plast
  41a668:	adrp	x24, 441000 <warn@@Base+0xa468>
  41a66c:	adrp	x23, 441000 <warn@@Base+0xa468>
  41a670:	add	x24, x24, #0x810
  41a674:	add	x23, x23, #0x830
  41a678:	sub	x19, x22, #0x1
  41a67c:	nop
  41a680:	ldrb	w3, [x19, x28]
  41a684:	mov	x2, x24
  41a688:	mov	x1, x23
  41a68c:	mov	w4, #0x5                   	// #5
  41a690:	mov	x0, #0x0                   	// #0
  41a694:	bl	4035d0 <dcngettext@plt>
  41a698:	ldrb	w2, [x19, x28]
  41a69c:	mov	w1, w28
  41a6a0:	add	x28, x28, #0x1
  41a6a4:	bl	4037a0 <printf@plt>
  41a6a8:	ldrb	w0, [sp, #233]
  41a6ac:	cmp	w0, w28
  41a6b0:	b.gt	41a680 <ferror@plt+0x16de0>
  41a6b4:	ldrh	w1, [sp, #208]
  41a6b8:	and	x0, x0, #0xff
  41a6bc:	sub	x0, x0, #0x1
  41a6c0:	add	x19, x22, x0
  41a6c4:	cmp	w1, #0x4
  41a6c8:	b.hi	41a808 <ferror@plt+0x16f68>  // b.pmore
  41a6cc:	ldrb	w0, [x22, x0]
  41a6d0:	cbnz	w0, 41aaac <ferror@plt+0x1720c>
  41a6d4:	adrp	x1, 441000 <warn@@Base+0xa468>
  41a6d8:	add	x1, x1, #0x410
  41a6dc:	mov	w2, #0x5                   	// #5
  41a6e0:	mov	x0, #0x0                   	// #0
  41a6e4:	bl	403700 <dcgettext@plt>
  41a6e8:	bl	4037a0 <printf@plt>
  41a6ec:	ldrb	w0, [x19, #1]
  41a6f0:	add	x19, x19, #0x1
  41a6f4:	cbnz	w0, 41ab38 <ferror@plt+0x17298>
  41a6f8:	adrp	x1, 441000 <warn@@Base+0xa468>
  41a6fc:	add	x1, x1, #0x438
  41a700:	mov	w2, #0x5                   	// #5
  41a704:	mov	x0, #0x0                   	// #0
  41a708:	bl	403700 <dcgettext@plt>
  41a70c:	bl	4037a0 <printf@plt>
  41a710:	add	x23, x19, #0x1
  41a714:	adrp	x1, 466000 <_sch_istable+0x1478>
  41a718:	mov	w0, #0xa                   	// #10
  41a71c:	ldr	x1, [x1, #3800]
  41a720:	bl	4030b0 <putc@plt>
  41a724:	ldp	x2, x3, [sp, #200]
  41a728:	stp	x2, x3, [x25]
  41a72c:	ldp	x2, x3, [sp, #216]
  41a730:	stp	x2, x3, [x25, #16]
  41a734:	ldr	x0, [sp, #232]
  41a738:	str	x0, [x25, #32]
  41a73c:	ldr	x1, [sp, #192]
  41a740:	b	419c2c <ferror@plt+0x1638c>
  41a744:	umull	x23, w0, w23
  41a748:	add	x5, x23, x5
  41a74c:	str	x5, [x20, #2744]
  41a750:	cbz	x23, 41a758 <ferror@plt+0x16eb8>
  41a754:	str	wzr, [x4, #8]
  41a758:	mov	w2, #0x5                   	// #5
  41a75c:	adrp	x1, 441000 <warn@@Base+0xa468>
  41a760:	mov	x0, #0x0                   	// #0
  41a764:	add	x1, x1, #0x900
  41a768:	bl	403700 <dcgettext@plt>
  41a76c:	mov	x4, x0
  41a770:	mov	x1, x23
  41a774:	mov	w2, #0x0                   	// #0
  41a778:	adrp	x0, 449000 <warn@@Base+0x12468>
  41a77c:	add	x0, x0, #0x920
  41a780:	str	x4, [sp, #96]
  41a784:	bl	40b9b8 <ferror@plt+0x8118>
  41a788:	ldr	x1, [x20, #2744]
  41a78c:	adrp	x3, 43c000 <warn@@Base+0x5468>
  41a790:	mov	x23, x0
  41a794:	mov	w2, #0x0                   	// #0
  41a798:	add	x0, x3, #0x550
  41a79c:	bl	40b9b8 <ferror@plt+0x8118>
  41a7a0:	mov	x3, x0
  41a7a4:	ldr	x4, [sp, #96]
  41a7a8:	mov	x2, x23
  41a7ac:	mov	w1, w24
  41a7b0:	mov	x0, x4
  41a7b4:	adrp	x4, 442000 <warn@@Base+0xb468>
  41a7b8:	add	x4, x4, #0x270
  41a7bc:	bl	4037a0 <printf@plt>
  41a7c0:	b	419d50 <ferror@plt+0x164b0>
  41a7c4:	adrp	x1, 441000 <warn@@Base+0xa468>
  41a7c8:	add	x1, x1, #0x7a0
  41a7cc:	mov	w2, #0x5                   	// #5
  41a7d0:	mov	x0, #0x0                   	// #0
  41a7d4:	bl	403700 <dcgettext@plt>
  41a7d8:	bl	436b98 <warn@@Base>
  41a7dc:	mov	w0, #0x1                   	// #1
  41a7e0:	strb	w0, [sp, #232]
  41a7e4:	b	41a60c <ferror@plt+0x16d6c>
  41a7e8:	mov	w2, #0x5                   	// #5
  41a7ec:	adrp	x1, 441000 <warn@@Base+0xa468>
  41a7f0:	mov	x0, #0x0                   	// #0
  41a7f4:	add	x1, x1, #0x6d8
  41a7f8:	bl	403700 <dcgettext@plt>
  41a7fc:	ldrb	w1, [sp, #225]
  41a800:	bl	4037a0 <printf@plt>
  41a804:	b	41a594 <ferror@plt+0x16cf4>
  41a808:	ldr	x1, [sp, #144]
  41a80c:	mov	w0, #0xb                   	// #11
  41a810:	add	x23, sp, #0xec
  41a814:	bl	40d5b8 <ferror@plt+0x9d18>
  41a818:	add	x3, sp, #0xd0
  41a81c:	mov	x4, x23
  41a820:	mov	x0, x19
  41a824:	mov	x5, x27
  41a828:	mov	x19, x3
  41a82c:	mov	x2, x21
  41a830:	mov	x1, x26
  41a834:	mov	w6, #0x1                   	// #1
  41a838:	bl	419438 <ferror@plt+0x15b98>
  41a83c:	mov	x4, x23
  41a840:	mov	x3, x19
  41a844:	mov	x5, x27
  41a848:	mov	x2, x21
  41a84c:	mov	x1, x26
  41a850:	mov	w6, #0x0                   	// #0
  41a854:	bl	419438 <ferror@plt+0x15b98>
  41a858:	mov	x23, x0
  41a85c:	b	41a714 <ferror@plt+0x16e74>
  41a860:	adrp	x1, 441000 <warn@@Base+0xa468>
  41a864:	add	x1, x1, #0xe60
  41a868:	mov	w2, #0x5                   	// #5
  41a86c:	mov	x23, x28
  41a870:	mov	x0, #0x0                   	// #0
  41a874:	bl	403700 <dcgettext@plt>
  41a878:	bl	4037a0 <printf@plt>
  41a87c:	b	419de0 <ferror@plt+0x16540>
  41a880:	adrp	x1, 441000 <warn@@Base+0xa468>
  41a884:	add	x1, x1, #0xe40
  41a888:	b	41a868 <ferror@plt+0x16fc8>
  41a88c:	mov	x1, x21
  41a890:	add	x4, sp, #0xbc
  41a894:	add	x3, sp, #0xb8
  41a898:	mov	x0, x28
  41a89c:	mov	w2, #0x1                   	// #1
  41a8a0:	bl	40f098 <ferror@plt+0xb7f8>
  41a8a4:	ldp	w23, w1, [sp, #184]
  41a8a8:	mov	x24, x0
  41a8ac:	add	x23, x28, x23
  41a8b0:	tbnz	w1, #0, 41b078 <ferror@plt+0x177d8>
  41a8b4:	tbnz	w1, #1, 41b0e4 <ferror@plt+0x17844>
  41a8b8:	ldr	w4, [x20, #2760]
  41a8bc:	add	x3, x20, #0xab8
  41a8c0:	mov	w2, #0x5                   	// #5
  41a8c4:	adrp	x1, 441000 <warn@@Base+0xa468>
  41a8c8:	add	w4, w4, w24
  41a8cc:	add	x1, x1, #0xd48
  41a8d0:	mov	x0, #0x0                   	// #0
  41a8d4:	str	x3, [sp, #96]
  41a8d8:	str	w4, [x20, #2760]
  41a8dc:	bl	403700 <dcgettext@plt>
  41a8e0:	mov	x28, x0
  41a8e4:	mov	x1, x24
  41a8e8:	mov	w2, #0x0                   	// #0
  41a8ec:	adrp	x0, 43c000 <warn@@Base+0x5468>
  41a8f0:	add	x0, x0, #0x888
  41a8f4:	bl	40b9b8 <ferror@plt+0x8118>
  41a8f8:	mov	x1, x0
  41a8fc:	ldr	x3, [sp, #96]
  41a900:	mov	x0, x28
  41a904:	ldr	w2, [x3, #16]
  41a908:	bl	4037a0 <printf@plt>
  41a90c:	b	419de0 <ferror@plt+0x16540>
  41a910:	ldr	w4, [x20, #2768]
  41a914:	add	x3, x20, #0xab8
  41a918:	ldr	x1, [sp, #128]
  41a91c:	cmp	w4, #0x0
  41a920:	cset	w24, eq  // eq = none
  41a924:	mov	w2, #0x5                   	// #5
  41a928:	mov	x0, #0x0                   	// #0
  41a92c:	str	x3, [sp, #96]
  41a930:	bl	403700 <dcgettext@plt>
  41a934:	mov	x23, x28
  41a938:	mov	w2, #0x0                   	// #0
  41a93c:	mov	x28, x0
  41a940:	and	x1, x24, #0x1
  41a944:	adrp	x0, 43c000 <warn@@Base+0x5468>
  41a948:	add	x0, x0, #0x888
  41a94c:	bl	40b9b8 <ferror@plt+0x8118>
  41a950:	mov	x1, x0
  41a954:	mov	x0, x28
  41a958:	bl	4037a0 <printf@plt>
  41a95c:	ldr	x3, [sp, #96]
  41a960:	str	w24, [x3, #24]
  41a964:	b	419de0 <ferror@plt+0x16540>
  41a968:	mov	x1, x21
  41a96c:	add	x4, sp, #0xbc
  41a970:	add	x3, sp, #0xb8
  41a974:	mov	x0, x28
  41a978:	mov	w2, #0x0                   	// #0
  41a97c:	bl	40f098 <ferror@plt+0xb7f8>
  41a980:	ldp	w23, w1, [sp, #184]
  41a984:	mov	x24, x0
  41a988:	add	x23, x28, x23
  41a98c:	tbnz	w1, #0, 41b05c <ferror@plt+0x177bc>
  41a990:	tbnz	w1, #1, 41b0cc <ferror@plt+0x1782c>
  41a994:	mov	w2, #0x5                   	// #5
  41a998:	adrp	x1, 441000 <warn@@Base+0xa468>
  41a99c:	mov	x0, #0x0                   	// #0
  41a9a0:	add	x1, x1, #0xd68
  41a9a4:	bl	403700 <dcgettext@plt>
  41a9a8:	mov	x28, x0
  41a9ac:	mov	w2, #0x0                   	// #0
  41a9b0:	mov	x1, x24
  41a9b4:	adrp	x0, 449000 <warn@@Base+0x12468>
  41a9b8:	add	x0, x0, #0x920
  41a9bc:	bl	40b9b8 <ferror@plt+0x8118>
  41a9c0:	mov	x1, x0
  41a9c4:	mov	x0, x28
  41a9c8:	bl	4037a0 <printf@plt>
  41a9cc:	str	w24, [x20, #2756]
  41a9d0:	b	419de0 <ferror@plt+0x16540>
  41a9d4:	ldrb	w1, [sp, #225]
  41a9d8:	cbz	w1, 41ad94 <ferror@plt+0x174f4>
  41a9dc:	ldrb	w2, [sp, #232]
  41a9e0:	mov	w23, #0xff                  	// #255
  41a9e4:	sub	w23, w23, w0
  41a9e8:	ldrb	w1, [sp, #224]
  41a9ec:	ldr	x0, [x20, #2744]
  41a9f0:	udiv	w23, w23, w2
  41a9f4:	smull	x23, w23, w1
  41a9f8:	add	x0, x0, x23
  41a9fc:	str	x0, [x20, #2744]
  41aa00:	cbz	x23, 41aa08 <ferror@plt+0x17168>
  41aa04:	str	wzr, [x20, #2752]
  41aa08:	mov	w2, #0x5                   	// #5
  41aa0c:	adrp	x1, 441000 <warn@@Base+0xa468>
  41aa10:	mov	x0, #0x0                   	// #0
  41aa14:	add	x1, x1, #0xde8
  41aa18:	bl	403700 <dcgettext@plt>
  41aa1c:	mov	x24, x0
  41aa20:	mov	x1, x23
  41aa24:	mov	w2, #0x0                   	// #0
  41aa28:	adrp	x0, 449000 <warn@@Base+0x12468>
  41aa2c:	add	x0, x0, #0x920
  41aa30:	bl	40b9b8 <ferror@plt+0x8118>
  41aa34:	mov	x4, x0
  41aa38:	ldr	x1, [x20, #2744]
  41aa3c:	adrp	x3, 43c000 <warn@@Base+0x5468>
  41aa40:	mov	w2, #0x0                   	// #0
  41aa44:	add	x0, x3, #0x550
  41aa48:	str	x4, [sp, #96]
  41aa4c:	mov	x23, x28
  41aa50:	bl	40b9b8 <ferror@plt+0x8118>
  41aa54:	mov	x2, x0
  41aa58:	ldr	x4, [sp, #96]
  41aa5c:	mov	x0, x24
  41aa60:	adrp	x3, 442000 <warn@@Base+0xb468>
  41aa64:	add	x3, x3, #0x270
  41aa68:	mov	x1, x4
  41aa6c:	bl	4037a0 <printf@plt>
  41aa70:	b	419de0 <ferror@plt+0x16540>
  41aa74:	mov	w2, #0x5                   	// #5
  41aa78:	adrp	x1, 441000 <warn@@Base+0xa468>
  41aa7c:	mov	x0, #0x0                   	// #0
  41aa80:	add	x1, x1, #0xe98
  41aa84:	bl	403700 <dcgettext@plt>
  41aa88:	mov	w1, w24
  41aa8c:	bl	4037a0 <printf@plt>
  41aa90:	cbnz	x22, 41adb4 <ferror@plt+0x17514>
  41aa94:	adrp	x1, 466000 <_sch_istable+0x1478>
  41aa98:	mov	x23, x28
  41aa9c:	mov	w0, #0xa                   	// #10
  41aaa0:	ldr	x1, [x1, #3800]
  41aaa4:	bl	4030b0 <putc@plt>
  41aaa8:	b	419de0 <ferror@plt+0x16540>
  41aaac:	mov	w2, #0x5                   	// #5
  41aab0:	adrp	x1, 441000 <warn@@Base+0xa468>
  41aab4:	mov	x0, #0x0                   	// #0
  41aab8:	add	x1, x1, #0x460
  41aabc:	bl	403700 <dcgettext@plt>
  41aac0:	adrp	x23, 441000 <warn@@Base+0xa468>
  41aac4:	sub	x1, x19, x26
  41aac8:	bl	4037a0 <printf@plt>
  41aacc:	cmp	x21, x19
  41aad0:	add	x23, x23, #0x848
  41aad4:	mov	w24, #0x0                   	// #0
  41aad8:	b.hi	41ab18 <ferror@plt+0x17278>  // b.pmore
  41aadc:	b	41ab20 <ferror@plt+0x17280>
  41aae0:	sub	x28, x21, x19
  41aae4:	mov	x3, x19
  41aae8:	mov	w2, w28
  41aaec:	add	w24, w24, #0x1
  41aaf0:	mov	w1, w24
  41aaf4:	mov	x0, x23
  41aaf8:	bl	4037a0 <printf@plt>
  41aafc:	mov	x0, x19
  41ab00:	mov	x1, x28
  41ab04:	bl	403020 <strnlen@plt>
  41ab08:	add	x0, x0, #0x1
  41ab0c:	add	x19, x19, x0
  41ab10:	cmp	x21, x19
  41ab14:	b.ls	41ab20 <ferror@plt+0x17280>  // b.plast
  41ab18:	ldrb	w0, [x19]
  41ab1c:	cbnz	w0, 41aae0 <ferror@plt+0x17240>
  41ab20:	sub	x0, x21, #0x1
  41ab24:	cmp	x19, x0
  41ab28:	b.cc	41a6ec <ferror@plt+0x16e4c>  // b.lo, b.ul, b.last
  41ab2c:	mov	w0, #0x1                   	// #1
  41ab30:	ldp	x19, x20, [sp, #16]
  41ab34:	b	41aec0 <ferror@plt+0x17620>
  41ab38:	mov	w2, #0x5                   	// #5
  41ab3c:	adrp	x1, 441000 <warn@@Base+0xa468>
  41ab40:	mov	x0, #0x0                   	// #0
  41ab44:	add	x1, x1, #0x488
  41ab48:	bl	403700 <dcgettext@plt>
  41ab4c:	sub	x1, x19, x26
  41ab50:	bl	4037a0 <printf@plt>
  41ab54:	adrp	x1, 441000 <warn@@Base+0xa468>
  41ab58:	add	x1, x1, #0x858
  41ab5c:	mov	w2, #0x5                   	// #5
  41ab60:	mov	x0, #0x0                   	// #0
  41ab64:	bl	403700 <dcgettext@plt>
  41ab68:	bl	4037a0 <printf@plt>
  41ab6c:	adrp	x0, 441000 <warn@@Base+0xa468>
  41ab70:	add	x0, x0, #0x878
  41ab74:	str	x0, [sp, #104]
  41ab78:	b	41ac70 <ferror@plt+0x173d0>
  41ab7c:	tbnz	w1, #1, 41ad4c <ferror@plt+0x174ac>
  41ab80:	mov	w2, #0x0                   	// #0
  41ab84:	adrp	x23, 449000 <warn@@Base+0x12468>
  41ab88:	add	x23, x23, #0x920
  41ab8c:	mov	x1, x24
  41ab90:	mov	x0, x23
  41ab94:	adrp	x24, 441000 <warn@@Base+0xa468>
  41ab98:	bl	40b9b8 <ferror@plt+0x8118>
  41ab9c:	add	x24, x24, #0x880
  41aba0:	mov	x1, x0
  41aba4:	mov	x0, x24
  41aba8:	bl	4037a0 <printf@plt>
  41abac:	ldr	x13, [sp, #96]
  41abb0:	add	x3, sp, #0xb8
  41abb4:	mov	x1, x21
  41abb8:	mov	w2, #0x0                   	// #0
  41abbc:	add	x4, sp, #0xbc
  41abc0:	mov	x0, x13
  41abc4:	bl	40f098 <ferror@plt+0xb7f8>
  41abc8:	mov	x3, x0
  41abcc:	ldp	w2, w1, [sp, #184]
  41abd0:	add	x0, x13, x2
  41abd4:	str	x0, [sp, #96]
  41abd8:	tbnz	w1, #0, 41ad18 <ferror@plt+0x17478>
  41abdc:	tbnz	w1, #1, 41ad3c <ferror@plt+0x1749c>
  41abe0:	mov	w2, #0x0                   	// #0
  41abe4:	mov	x1, x3
  41abe8:	mov	x0, x23
  41abec:	bl	40b9b8 <ferror@plt+0x8118>
  41abf0:	mov	x1, x0
  41abf4:	mov	x0, x24
  41abf8:	bl	4037a0 <printf@plt>
  41abfc:	ldr	x13, [sp, #96]
  41ac00:	add	x3, sp, #0xb8
  41ac04:	mov	x1, x21
  41ac08:	mov	w2, #0x0                   	// #0
  41ac0c:	add	x4, sp, #0xbc
  41ac10:	mov	x0, x13
  41ac14:	bl	40f098 <ferror@plt+0xb7f8>
  41ac18:	mov	x3, x0
  41ac1c:	ldp	w2, w1, [sp, #184]
  41ac20:	add	x0, x13, x2
  41ac24:	str	x0, [sp, #96]
  41ac28:	tbnz	w1, #0, 41acf4 <ferror@plt+0x17454>
  41ac2c:	tbnz	w1, #1, 41ad68 <ferror@plt+0x174c8>
  41ac30:	mov	w2, #0x0                   	// #0
  41ac34:	mov	x1, x3
  41ac38:	mov	x0, x23
  41ac3c:	bl	40b9b8 <ferror@plt+0x8118>
  41ac40:	mov	x1, x0
  41ac44:	mov	x0, x24
  41ac48:	bl	4037a0 <printf@plt>
  41ac4c:	mov	x2, x19
  41ac50:	mov	w1, w28
  41ac54:	adrp	x0, 441000 <warn@@Base+0xa468>
  41ac58:	add	x0, x0, #0x888
  41ac5c:	bl	4037a0 <printf@plt>
  41ac60:	ldr	x0, [sp, #96]
  41ac64:	cmp	x21, x0
  41ac68:	b.eq	41b094 <ferror@plt+0x177f4>  // b.none
  41ac6c:	ldr	x19, [sp, #96]
  41ac70:	cmp	x19, x21
  41ac74:	b.cs	41a710 <ferror@plt+0x16e70>  // b.hs, b.nlast
  41ac78:	ldrb	w0, [x19]
  41ac7c:	cbz	w0, 41a710 <ferror@plt+0x16e70>
  41ac80:	ldr	x0, [sp, #104]
  41ac84:	sub	x28, x21, x19
  41ac88:	ldr	w1, [x20, #2780]
  41ac8c:	add	w1, w1, #0x1
  41ac90:	str	w1, [x20, #2780]
  41ac94:	bl	4037a0 <printf@plt>
  41ac98:	mov	x1, x28
  41ac9c:	mov	x0, x19
  41aca0:	bl	403020 <strnlen@plt>
  41aca4:	add	x13, x0, #0x1
  41aca8:	add	x13, x19, x13
  41acac:	mov	x1, x21
  41acb0:	mov	w2, #0x0                   	// #0
  41acb4:	add	x4, sp, #0xbc
  41acb8:	add	x3, sp, #0xb8
  41acbc:	mov	x0, x13
  41acc0:	bl	40f098 <ferror@plt+0xb7f8>
  41acc4:	mov	x24, x0
  41acc8:	ldp	w2, w1, [sp, #184]
  41accc:	add	x0, x13, x2
  41acd0:	str	x0, [sp, #96]
  41acd4:	tbz	w1, #0, 41ab7c <ferror@plt+0x172dc>
  41acd8:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41acdc:	add	x1, x1, #0xca0
  41ace0:	mov	w2, #0x5                   	// #5
  41ace4:	mov	x0, #0x0                   	// #0
  41ace8:	bl	403700 <dcgettext@plt>
  41acec:	bl	4365c0 <error@@Base>
  41acf0:	b	41ab80 <ferror@plt+0x172e0>
  41acf4:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41acf8:	add	x1, x1, #0xca0
  41acfc:	str	x3, [sp, #120]
  41ad00:	mov	w2, #0x5                   	// #5
  41ad04:	mov	x0, #0x0                   	// #0
  41ad08:	bl	403700 <dcgettext@plt>
  41ad0c:	bl	4365c0 <error@@Base>
  41ad10:	ldr	x3, [sp, #120]
  41ad14:	b	41ac30 <ferror@plt+0x17390>
  41ad18:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41ad1c:	add	x1, x1, #0xca0
  41ad20:	str	x3, [sp, #120]
  41ad24:	mov	w2, #0x5                   	// #5
  41ad28:	mov	x0, #0x0                   	// #0
  41ad2c:	bl	403700 <dcgettext@plt>
  41ad30:	bl	4365c0 <error@@Base>
  41ad34:	ldr	x3, [sp, #120]
  41ad38:	b	41abe0 <ferror@plt+0x17340>
  41ad3c:	adrp	x0, 43e000 <warn@@Base+0x7468>
  41ad40:	add	x1, x0, #0xcb8
  41ad44:	str	x3, [sp, #120]
  41ad48:	b	41ad24 <ferror@plt+0x17484>
  41ad4c:	adrp	x0, 43e000 <warn@@Base+0x7468>
  41ad50:	add	x1, x0, #0xcb8
  41ad54:	mov	w2, #0x5                   	// #5
  41ad58:	mov	x0, #0x0                   	// #0
  41ad5c:	bl	403700 <dcgettext@plt>
  41ad60:	bl	4365c0 <error@@Base>
  41ad64:	b	41ab80 <ferror@plt+0x172e0>
  41ad68:	adrp	x0, 43e000 <warn@@Base+0x7468>
  41ad6c:	add	x1, x0, #0xcb8
  41ad70:	str	x3, [sp, #120]
  41ad74:	b	41ad00 <ferror@plt+0x17460>
  41ad78:	adrp	x1, 441000 <warn@@Base+0xa468>
  41ad7c:	add	x1, x1, #0x9a0
  41ad80:	mov	w2, #0x5                   	// #5
  41ad84:	mov	x0, #0x0                   	// #0
  41ad88:	bl	403700 <dcgettext@plt>
  41ad8c:	bl	436b98 <warn@@Base>
  41ad90:	b	419de0 <ferror@plt+0x16540>
  41ad94:	brk	#0x3e8
  41ad98:	mov	w1, #0x2                   	// #2
  41ad9c:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  41ada0:	mov	x0, x28
  41ada4:	ldr	x2, [x2, #696]
  41ada8:	blr	x2
  41adac:	mov	x24, x0
  41adb0:	b	41a394 <ferror@plt+0x16af4>
  41adb4:	add	x24, x22, w24, uxtb
  41adb8:	ldurb	w23, [x24, #-1]
  41adbc:	cbz	w23, 41aa94 <ferror@plt+0x171f4>
  41adc0:	adrp	x3, 43c000 <warn@@Base+0x5468>
  41adc4:	adrp	x0, 441000 <warn@@Base+0xa468>
  41adc8:	add	x24, x3, #0x550
  41adcc:	add	x0, x0, #0xec0
  41add0:	add	x1, sp, #0xb8
  41add4:	stp	x1, x0, [sp, #96]
  41add8:	adrp	x0, 43e000 <warn@@Base+0x7468>
  41addc:	add	x0, x0, #0xca0
  41ade0:	str	x0, [sp, #152]
  41ade4:	nop
  41ade8:	ldr	x3, [sp, #96]
  41adec:	mov	x1, x21
  41adf0:	mov	x0, x28
  41adf4:	mov	w2, #0x0                   	// #0
  41adf8:	add	x4, sp, #0xbc
  41adfc:	bl	40f098 <ferror@plt+0xb7f8>
  41ae00:	mov	x3, x0
  41ae04:	ldp	w2, w1, [sp, #184]
  41ae08:	add	x28, x28, x2
  41ae0c:	tbnz	w1, #0, 41ae48 <ferror@plt+0x175a8>
  41ae10:	tbnz	w1, #1, 41ae94 <ferror@plt+0x175f4>
  41ae14:	mov	x1, x3
  41ae18:	mov	x0, x24
  41ae1c:	mov	w2, #0x0                   	// #0
  41ae20:	bl	40b9b8 <ferror@plt+0x8118>
  41ae24:	cmp	w23, #0x1
  41ae28:	mov	x1, x0
  41ae2c:	b.eq	41ae80 <ferror@plt+0x175e0>  // b.none
  41ae30:	ldr	x0, [sp, #104]
  41ae34:	sub	w23, w23, #0x1
  41ae38:	adrp	x2, 43c000 <warn@@Base+0x5468>
  41ae3c:	add	x2, x2, #0x4a0
  41ae40:	bl	4037a0 <printf@plt>
  41ae44:	b	41ade8 <ferror@plt+0x17548>
  41ae48:	ldr	x1, [sp, #152]
  41ae4c:	str	x0, [sp, #136]
  41ae50:	mov	w2, #0x5                   	// #5
  41ae54:	mov	x0, #0x0                   	// #0
  41ae58:	bl	403700 <dcgettext@plt>
  41ae5c:	bl	4365c0 <error@@Base>
  41ae60:	ldr	x3, [sp, #136]
  41ae64:	mov	x0, x24
  41ae68:	mov	w2, #0x0                   	// #0
  41ae6c:	mov	x1, x3
  41ae70:	bl	40b9b8 <ferror@plt+0x8118>
  41ae74:	mov	x1, x0
  41ae78:	cmp	w23, #0x1
  41ae7c:	b.ne	41ae30 <ferror@plt+0x17590>  // b.any
  41ae80:	ldr	x0, [sp, #104]
  41ae84:	adrp	x2, 442000 <warn@@Base+0xb468>
  41ae88:	add	x2, x2, #0x270
  41ae8c:	bl	4037a0 <printf@plt>
  41ae90:	b	41aa94 <ferror@plt+0x171f4>
  41ae94:	str	x0, [sp, #136]
  41ae98:	ldr	x1, [sp, #120]
  41ae9c:	b	41ae50 <ferror@plt+0x175b0>
  41aea0:	adrp	x1, 441000 <warn@@Base+0xa468>
  41aea4:	add	x1, x1, #0x5e0
  41aea8:	mov	w2, #0x5                   	// #5
  41aeac:	mov	x0, #0x0                   	// #0
  41aeb0:	bl	403700 <dcgettext@plt>
  41aeb4:	bl	436b98 <warn@@Base>
  41aeb8:	ldp	x19, x20, [sp, #16]
  41aebc:	mov	w0, #0x0                   	// #0
  41aec0:	ldp	x21, x22, [sp, #32]
  41aec4:	ldp	x23, x24, [sp, #48]
  41aec8:	ldp	x25, x26, [sp, #64]
  41aecc:	ldp	x27, x28, [sp, #80]
  41aed0:	ldp	x29, x30, [sp], #240
  41aed4:	ret
  41aed8:	cmp	w4, #0x1
  41aedc:	b.ne	41b6a8 <ferror@plt+0x17e08>  // b.any
  41aee0:	adrp	x1, 441000 <warn@@Base+0xa468>
  41aee4:	add	x1, x1, #0x9e8
  41aee8:	mov	w2, #0x5                   	// #5
  41aeec:	mov	x0, #0x0                   	// #0
  41aef0:	bl	403700 <dcgettext@plt>
  41aef4:	bl	4037a0 <printf@plt>
  41aef8:	str	xzr, [x20, #2744]
  41aefc:	mov	x1, #0x1                   	// #1
  41af00:	str	x1, [x20, #2760]
  41af04:	ldr	w1, [sp, #136]
  41af08:	mov	x2, #0x100000000           	// #4294967296
  41af0c:	str	x2, [x20, #2752]
  41af10:	str	w1, [x20, #2768]
  41af14:	str	wzr, [x20, #2772]
  41af18:	strh	wzr, [x20, #2776]
  41af1c:	str	wzr, [x20, #2780]
  41af20:	b	41a020 <ferror@plt+0x16780>
  41af24:	cmp	w4, #0x15
  41af28:	b.ne	41b6a8 <ferror@plt+0x17e08>  // b.any
  41af2c:	adrp	x0, 441000 <warn@@Base+0xa468>
  41af30:	add	x0, x0, #0xb38
  41af34:	bl	403450 <puts@plt>
  41af38:	b	41a020 <ferror@plt+0x16780>
  41af3c:	cmp	w4, #0x19
  41af40:	b.ne	41b460 <ferror@plt+0x17bc0>  // b.any
  41af44:	adrp	x0, 441000 <warn@@Base+0xa468>
  41af48:	add	x0, x0, #0xbb0
  41af4c:	bl	403450 <puts@plt>
  41af50:	b	41a020 <ferror@plt+0x16780>
  41af54:	cmp	w4, #0x11
  41af58:	b.ne	41b6a8 <ferror@plt+0x17e08>  // b.any
  41af5c:	adrp	x0, 441000 <warn@@Base+0xa468>
  41af60:	add	x0, x0, #0xac8
  41af64:	bl	403450 <puts@plt>
  41af68:	b	41a020 <ferror@plt+0x16780>
  41af6c:	and	x1, x1, #0xff
  41af70:	mul	x24, x1, x24
  41af74:	add	x0, x24, x0
  41af78:	str	x0, [x20, #2744]
  41af7c:	cbz	x24, 41af84 <ferror@plt+0x176e4>
  41af80:	str	wzr, [x5, #8]
  41af84:	mov	w2, #0x5                   	// #5
  41af88:	adrp	x1, 441000 <warn@@Base+0xa468>
  41af8c:	mov	x0, #0x0                   	// #0
  41af90:	add	x1, x1, #0xd00
  41af94:	bl	403700 <dcgettext@plt>
  41af98:	mov	x28, x0
  41af9c:	mov	x1, x24
  41afa0:	mov	w2, #0x0                   	// #0
  41afa4:	adrp	x0, 449000 <warn@@Base+0x12468>
  41afa8:	add	x0, x0, #0x920
  41afac:	bl	40b9b8 <ferror@plt+0x8118>
  41afb0:	mov	x24, x0
  41afb4:	ldr	x1, [x20, #2744]
  41afb8:	adrp	x3, 43c000 <warn@@Base+0x5468>
  41afbc:	mov	w2, #0x0                   	// #0
  41afc0:	add	x0, x3, #0x550
  41afc4:	bl	40b9b8 <ferror@plt+0x8118>
  41afc8:	mov	x2, x0
  41afcc:	mov	x1, x24
  41afd0:	mov	x0, x28
  41afd4:	adrp	x3, 442000 <warn@@Base+0xb468>
  41afd8:	add	x3, x3, #0x270
  41afdc:	bl	4037a0 <printf@plt>
  41afe0:	b	419de0 <ferror@plt+0x16540>
  41afe4:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41afe8:	add	x1, x1, #0xca0
  41afec:	mov	w2, #0x5                   	// #5
  41aff0:	mov	x0, #0x0                   	// #0
  41aff4:	bl	403700 <dcgettext@plt>
  41aff8:	bl	4365c0 <error@@Base>
  41affc:	b	41a310 <ferror@plt+0x16a70>
  41b000:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41b004:	add	x1, x1, #0xca0
  41b008:	str	x4, [sp, #104]
  41b00c:	mov	w2, #0x5                   	// #5
  41b010:	mov	x0, #0x0                   	// #0
  41b014:	bl	403700 <dcgettext@plt>
  41b018:	bl	4365c0 <error@@Base>
  41b01c:	ldr	x4, [sp, #104]
  41b020:	b	419f94 <ferror@plt+0x166f4>
  41b024:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41b028:	add	x1, x1, #0xca0
  41b02c:	mov	w2, #0x5                   	// #5
  41b030:	mov	x0, #0x0                   	// #0
  41b034:	bl	403700 <dcgettext@plt>
  41b038:	bl	4365c0 <error@@Base>
  41b03c:	b	419e60 <ferror@plt+0x165c0>
  41b040:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41b044:	add	x1, x1, #0xca0
  41b048:	mov	w2, #0x5                   	// #5
  41b04c:	mov	x0, #0x0                   	// #0
  41b050:	bl	403700 <dcgettext@plt>
  41b054:	bl	4365c0 <error@@Base>
  41b058:	b	41a468 <ferror@plt+0x16bc8>
  41b05c:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41b060:	add	x1, x1, #0xca0
  41b064:	mov	w2, #0x5                   	// #5
  41b068:	mov	x0, #0x0                   	// #0
  41b06c:	bl	403700 <dcgettext@plt>
  41b070:	bl	4365c0 <error@@Base>
  41b074:	b	41a994 <ferror@plt+0x170f4>
  41b078:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41b07c:	add	x1, x1, #0xca0
  41b080:	mov	w2, #0x5                   	// #5
  41b084:	mov	x0, #0x0                   	// #0
  41b088:	bl	403700 <dcgettext@plt>
  41b08c:	bl	4365c0 <error@@Base>
  41b090:	b	41a8b8 <ferror@plt+0x17018>
  41b094:	adrp	x1, 441000 <warn@@Base+0xa468>
  41b098:	add	x1, x1, #0x890
  41b09c:	mov	w2, #0x5                   	// #5
  41b0a0:	mov	x19, x21
  41b0a4:	mov	x0, #0x0                   	// #0
  41b0a8:	bl	403700 <dcgettext@plt>
  41b0ac:	bl	436b98 <warn@@Base>
  41b0b0:	b	41a710 <ferror@plt+0x16e70>
  41b0b4:	ldr	x1, [sp, #120]
  41b0b8:	mov	w2, #0x5                   	// #5
  41b0bc:	mov	x0, #0x0                   	// #0
  41b0c0:	bl	403700 <dcgettext@plt>
  41b0c4:	bl	4365c0 <error@@Base>
  41b0c8:	b	419e60 <ferror@plt+0x165c0>
  41b0cc:	ldr	x1, [sp, #120]
  41b0d0:	mov	w2, #0x5                   	// #5
  41b0d4:	mov	x0, #0x0                   	// #0
  41b0d8:	bl	403700 <dcgettext@plt>
  41b0dc:	bl	4365c0 <error@@Base>
  41b0e0:	b	41a994 <ferror@plt+0x170f4>
  41b0e4:	ldr	x1, [sp, #120]
  41b0e8:	mov	w2, #0x5                   	// #5
  41b0ec:	mov	x0, #0x0                   	// #0
  41b0f0:	bl	403700 <dcgettext@plt>
  41b0f4:	bl	4365c0 <error@@Base>
  41b0f8:	b	41a8b8 <ferror@plt+0x17018>
  41b0fc:	ldr	x1, [sp, #120]
  41b100:	mov	w2, #0x5                   	// #5
  41b104:	mov	x0, #0x0                   	// #0
  41b108:	bl	403700 <dcgettext@plt>
  41b10c:	bl	4365c0 <error@@Base>
  41b110:	b	41a468 <ferror@plt+0x16bc8>
  41b114:	ldr	x1, [sp, #120]
  41b118:	mov	w2, #0x5                   	// #5
  41b11c:	mov	x0, #0x0                   	// #0
  41b120:	bl	403700 <dcgettext@plt>
  41b124:	bl	4365c0 <error@@Base>
  41b128:	b	41a310 <ferror@plt+0x16a70>
  41b12c:	str	x4, [sp, #104]
  41b130:	ldr	x1, [sp, #120]
  41b134:	b	41b00c <ferror@plt+0x1776c>
  41b138:	adrp	x1, 441000 <warn@@Base+0xa468>
  41b13c:	add	x1, x1, #0x7d0
  41b140:	mov	w2, #0x5                   	// #5
  41b144:	mov	x0, #0x0                   	// #0
  41b148:	bl	403700 <dcgettext@plt>
  41b14c:	bl	436b98 <warn@@Base>
  41b150:	b	41aeb8 <ferror@plt+0x17618>
  41b154:	adrp	x0, 441000 <warn@@Base+0xa468>
  41b158:	add	x0, x0, #0xb58
  41b15c:	bl	403450 <puts@plt>
  41b160:	b	41a020 <ferror@plt+0x16780>
  41b164:	sub	x3, x24, #0x1
  41b168:	cmp	x3, #0x8
  41b16c:	b.hi	41b598 <ferror@plt+0x17cf8>  // b.pmore
  41b170:	ldr	x2, [sp, #104]
  41b174:	sub	w1, w24, #0x1
  41b178:	add	x0, x2, w1, uxtw
  41b17c:	cmp	x21, x0
  41b180:	b.hi	41b194 <ferror@plt+0x178f4>  // b.pmore
  41b184:	cmp	x21, x2
  41b188:	mov	x23, #0x0                   	// #0
  41b18c:	b.ls	41b1b8 <ferror@plt+0x17918>  // b.plast
  41b190:	sub	w1, w21, w2
  41b194:	sub	w0, w1, #0x1
  41b198:	mov	x23, #0x0                   	// #0
  41b19c:	cmp	w0, #0x7
  41b1a0:	b.hi	41b1b8 <ferror@plt+0x17918>  // b.pmore
  41b1a4:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  41b1a8:	ldr	x0, [sp, #104]
  41b1ac:	ldr	x2, [x2, #696]
  41b1b0:	blr	x2
  41b1b4:	mov	x23, x0
  41b1b8:	mov	w2, #0x5                   	// #5
  41b1bc:	adrp	x1, 441000 <warn@@Base+0xa468>
  41b1c0:	mov	x0, #0x0                   	// #0
  41b1c4:	add	x1, x1, #0xa38
  41b1c8:	bl	403700 <dcgettext@plt>
  41b1cc:	mov	x24, x0
  41b1d0:	adrp	x3, 43c000 <warn@@Base+0x5468>
  41b1d4:	mov	w2, #0x0                   	// #0
  41b1d8:	mov	x1, x23
  41b1dc:	add	x0, x3, #0x550
  41b1e0:	bl	40b9b8 <ferror@plt+0x8118>
  41b1e4:	mov	x1, x0
  41b1e8:	mov	x0, x24
  41b1ec:	bl	4037a0 <printf@plt>
  41b1f0:	str	x23, [x20, #2744]
  41b1f4:	str	wzr, [x20, #2752]
  41b1f8:	strb	wzr, [x20, #2776]
  41b1fc:	b	41a020 <ferror@plt+0x16780>
  41b200:	adrp	x0, 441000 <warn@@Base+0xa468>
  41b204:	add	x0, x0, #0xae8
  41b208:	bl	403450 <puts@plt>
  41b20c:	b	41a020 <ferror@plt+0x16780>
  41b210:	adrp	x0, 441000 <warn@@Base+0xa468>
  41b214:	add	x0, x0, #0xbd8
  41b218:	bl	403450 <puts@plt>
  41b21c:	b	41a020 <ferror@plt+0x16780>
  41b220:	ldp	x3, x0, [sp, #96]
  41b224:	mov	x1, x21
  41b228:	add	x4, sp, #0xbc
  41b22c:	mov	w2, #0x0                   	// #0
  41b230:	bl	40f098 <ferror@plt+0xb7f8>
  41b234:	mov	x23, x0
  41b238:	ldr	w1, [sp, #188]
  41b23c:	tbnz	w1, #0, 41b5f4 <ferror@plt+0x17d54>
  41b240:	tbnz	w1, #1, 41b678 <ferror@plt+0x17dd8>
  41b244:	mov	w2, #0x5                   	// #5
  41b248:	adrp	x1, 441000 <warn@@Base+0xa468>
  41b24c:	mov	x0, #0x0                   	// #0
  41b250:	add	x1, x1, #0xaa8
  41b254:	bl	403700 <dcgettext@plt>
  41b258:	mov	x24, x0
  41b25c:	mov	w2, #0x0                   	// #0
  41b260:	mov	x1, x23
  41b264:	adrp	x0, 449000 <warn@@Base+0x12468>
  41b268:	add	x0, x0, #0x920
  41b26c:	bl	40b9b8 <ferror@plt+0x8118>
  41b270:	mov	x1, x0
  41b274:	mov	x0, x24
  41b278:	bl	4037a0 <printf@plt>
  41b27c:	b	41a020 <ferror@plt+0x16780>
  41b280:	adrp	x0, 441000 <warn@@Base+0xa468>
  41b284:	add	x0, x0, #0xb90
  41b288:	bl	403450 <puts@plt>
  41b28c:	b	41a020 <ferror@plt+0x16780>
  41b290:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41b294:	add	x1, x1, #0xca0
  41b298:	mov	w2, #0x5                   	// #5
  41b29c:	mov	x0, #0x0                   	// #0
  41b2a0:	bl	403700 <dcgettext@plt>
  41b2a4:	bl	4365c0 <error@@Base>
  41b2a8:	b	41a1ac <ferror@plt+0x1690c>
  41b2ac:	tbnz	w0, #0, 41a0b4 <ferror@plt+0x16814>
  41b2b0:	tbz	w0, #1, 41a0d0 <ferror@plt+0x16830>
  41b2b4:	str	x3, [sp, #160]
  41b2b8:	ldr	x1, [sp, #120]
  41b2bc:	b	41a0bc <ferror@plt+0x1681c>
  41b2c0:	adrp	x0, 441000 <warn@@Base+0xa468>
  41b2c4:	add	x0, x0, #0xc68
  41b2c8:	bl	4037a0 <printf@plt>
  41b2cc:	ldp	x3, x13, [sp, #96]
  41b2d0:	mov	x1, x24
  41b2d4:	add	x4, sp, #0xbc
  41b2d8:	mov	w2, #0x0                   	// #0
  41b2dc:	mov	x0, x13
  41b2e0:	bl	40f098 <ferror@plt+0xb7f8>
  41b2e4:	ldr	w1, [sp, #188]
  41b2e8:	str	x0, [sp, #104]
  41b2ec:	ldr	w0, [sp, #184]
  41b2f0:	add	x0, x13, x0
  41b2f4:	str	x0, [sp, #160]
  41b2f8:	tbnz	w1, #0, 41b51c <ferror@plt+0x17c7c>
  41b2fc:	tbnz	w1, #1, 41b5c4 <ferror@plt+0x17d24>
  41b300:	ldr	x1, [sp, #104]
  41b304:	adrp	x23, 449000 <warn@@Base+0x12468>
  41b308:	add	x23, x23, #0x920
  41b30c:	mov	w2, #0x0                   	// #0
  41b310:	mov	x0, x23
  41b314:	bl	40b9b8 <ferror@plt+0x8118>
  41b318:	mov	x1, x0
  41b31c:	adrp	x2, 441000 <warn@@Base+0xa468>
  41b320:	add	x0, x2, #0xc88
  41b324:	bl	4037a0 <printf@plt>
  41b328:	ldr	x3, [sp, #96]
  41b32c:	mov	x1, x24
  41b330:	ldr	x13, [sp, #160]
  41b334:	add	x4, sp, #0xbc
  41b338:	mov	w2, #0x0                   	// #0
  41b33c:	mov	x0, x13
  41b340:	bl	40f098 <ferror@plt+0xb7f8>
  41b344:	str	x0, [sp, #104]
  41b348:	ldr	w1, [sp, #188]
  41b34c:	ldr	w0, [sp, #184]
  41b350:	add	x0, x13, x0
  41b354:	str	x0, [sp, #160]
  41b358:	tbnz	w1, #0, 41b504 <ferror@plt+0x17c64>
  41b35c:	tbnz	w1, #1, 41b564 <ferror@plt+0x17cc4>
  41b360:	ldr	x1, [sp, #104]
  41b364:	mov	w2, #0x0                   	// #0
  41b368:	mov	x0, x23
  41b36c:	bl	40b9b8 <ferror@plt+0x8118>
  41b370:	mov	x1, x0
  41b374:	adrp	x2, 441000 <warn@@Base+0xa468>
  41b378:	add	x0, x2, #0xc90
  41b37c:	bl	4037a0 <printf@plt>
  41b380:	ldr	x3, [sp, #96]
  41b384:	mov	x1, x24
  41b388:	ldr	x13, [sp, #160]
  41b38c:	add	x4, sp, #0xbc
  41b390:	mov	w2, #0x0                   	// #0
  41b394:	mov	x0, x13
  41b398:	bl	40f098 <ferror@plt+0xb7f8>
  41b39c:	str	x0, [sp, #160]
  41b3a0:	ldr	w1, [sp, #188]
  41b3a4:	ldr	w0, [sp, #184]
  41b3a8:	add	x0, x13, x0
  41b3ac:	str	x0, [sp, #104]
  41b3b0:	tbnz	w1, #0, 41b4ec <ferror@plt+0x17c4c>
  41b3b4:	tbnz	w1, #1, 41b54c <ferror@plt+0x17cac>
  41b3b8:	ldr	x1, [sp, #160]
  41b3bc:	mov	w2, #0x0                   	// #0
  41b3c0:	mov	x0, x23
  41b3c4:	bl	40b9b8 <ferror@plt+0x8118>
  41b3c8:	mov	x1, x0
  41b3cc:	adrp	x2, 441000 <warn@@Base+0xa468>
  41b3d0:	add	x0, x2, #0xc98
  41b3d4:	bl	4037a0 <printf@plt>
  41b3d8:	ldr	x0, [sp, #104]
  41b3dc:	cmp	x24, x0
  41b3e0:	b.hi	41a070 <ferror@plt+0x167d0>  // b.pmore
  41b3e4:	b	41a020 <ferror@plt+0x16780>
  41b3e8:	ldp	x3, x13, [sp, #96]
  41b3ec:	mov	x1, x24
  41b3f0:	mov	w2, #0x0                   	// #0
  41b3f4:	add	x4, sp, #0xbc
  41b3f8:	mov	x0, x13
  41b3fc:	bl	40f098 <ferror@plt+0xb7f8>
  41b400:	ldp	w2, w1, [sp, #184]
  41b404:	mov	x23, x0
  41b408:	add	x0, x13, x2
  41b40c:	str	x0, [sp, #104]
  41b410:	tbnz	w1, #0, 41b534 <ferror@plt+0x17c94>
  41b414:	tbnz	w1, #1, 41b5dc <ferror@plt+0x17d3c>
  41b418:	mov	w2, #0x0                   	// #0
  41b41c:	mov	x1, x23
  41b420:	adrp	x0, 449000 <warn@@Base+0x12468>
  41b424:	add	x0, x0, #0x920
  41b428:	bl	40b9b8 <ferror@plt+0x8118>
  41b42c:	mov	x1, x0
  41b430:	adrp	x0, 441000 <warn@@Base+0xa468>
  41b434:	add	x0, x0, #0xc38
  41b438:	bl	4037a0 <printf@plt>
  41b43c:	b	41b3d8 <ferror@plt+0x17b38>
  41b440:	adrp	x0, 441000 <warn@@Base+0xa468>
  41b444:	add	x0, x0, #0xc18
  41b448:	bl	403450 <puts@plt>
  41b44c:	b	41b3d8 <ferror@plt+0x17b38>
  41b450:	adrp	x0, 441000 <warn@@Base+0xa468>
  41b454:	add	x0, x0, #0xb18
  41b458:	bl	403450 <puts@plt>
  41b45c:	b	41a020 <ferror@plt+0x16780>
  41b460:	str	w24, [sp, #96]
  41b464:	sub	w24, w24, #0x1
  41b468:	tbnz	w4, #7, 41b57c <ferror@plt+0x17cdc>
  41b46c:	adrp	x1, 441000 <warn@@Base+0xa468>
  41b470:	add	x1, x1, #0xcd8
  41b474:	mov	w2, #0x5                   	// #5
  41b478:	mov	x0, #0x0                   	// #0
  41b47c:	bl	403700 <dcgettext@plt>
  41b480:	bl	4037a0 <printf@plt>
  41b484:	mov	w2, #0x5                   	// #5
  41b488:	adrp	x1, 441000 <warn@@Base+0xa468>
  41b48c:	mov	x0, #0x0                   	// #0
  41b490:	add	x1, x1, #0xce8
  41b494:	bl	403700 <dcgettext@plt>
  41b498:	mov	w1, w24
  41b49c:	bl	4037a0 <printf@plt>
  41b4a0:	cbz	w24, 41b4dc <ferror@plt+0x17c3c>
  41b4a4:	ldr	w0, [sp, #96]
  41b4a8:	adrp	x24, 43e000 <warn@@Base+0x7468>
  41b4ac:	add	x24, x24, #0x2e0
  41b4b0:	sub	w0, w0, #0x2
  41b4b4:	add	x0, x0, #0x2
  41b4b8:	add	x23, x23, x0
  41b4bc:	ldr	x0, [sp, #104]
  41b4c0:	ldrb	w1, [x0], #1
  41b4c4:	str	x0, [sp, #104]
  41b4c8:	mov	x0, x24
  41b4cc:	bl	4037a0 <printf@plt>
  41b4d0:	ldr	x0, [sp, #104]
  41b4d4:	cmp	x0, x23
  41b4d8:	b.ne	41b4bc <ferror@plt+0x17c1c>  // b.any
  41b4dc:	adrp	x0, 43e000 <warn@@Base+0x7468>
  41b4e0:	add	x0, x0, #0xc68
  41b4e4:	bl	403450 <puts@plt>
  41b4e8:	b	41a020 <ferror@plt+0x16780>
  41b4ec:	ldr	x1, [sp, #136]
  41b4f0:	mov	w2, #0x5                   	// #5
  41b4f4:	mov	x0, #0x0                   	// #0
  41b4f8:	bl	403700 <dcgettext@plt>
  41b4fc:	bl	4365c0 <error@@Base>
  41b500:	b	41b3b8 <ferror@plt+0x17b18>
  41b504:	ldr	x1, [sp, #136]
  41b508:	mov	w2, #0x5                   	// #5
  41b50c:	mov	x0, #0x0                   	// #0
  41b510:	bl	403700 <dcgettext@plt>
  41b514:	bl	4365c0 <error@@Base>
  41b518:	b	41b360 <ferror@plt+0x17ac0>
  41b51c:	ldr	x1, [sp, #136]
  41b520:	mov	w2, #0x5                   	// #5
  41b524:	mov	x0, #0x0                   	// #0
  41b528:	bl	403700 <dcgettext@plt>
  41b52c:	bl	4365c0 <error@@Base>
  41b530:	b	41b300 <ferror@plt+0x17a60>
  41b534:	ldr	x1, [sp, #136]
  41b538:	mov	w2, #0x5                   	// #5
  41b53c:	mov	x0, #0x0                   	// #0
  41b540:	bl	403700 <dcgettext@plt>
  41b544:	bl	4365c0 <error@@Base>
  41b548:	b	41b418 <ferror@plt+0x17b78>
  41b54c:	ldr	x1, [sp, #120]
  41b550:	mov	w2, #0x5                   	// #5
  41b554:	mov	x0, #0x0                   	// #0
  41b558:	bl	403700 <dcgettext@plt>
  41b55c:	bl	4365c0 <error@@Base>
  41b560:	b	41b3b8 <ferror@plt+0x17b18>
  41b564:	ldr	x1, [sp, #120]
  41b568:	mov	w2, #0x5                   	// #5
  41b56c:	mov	x0, #0x0                   	// #0
  41b570:	bl	403700 <dcgettext@plt>
  41b574:	bl	4365c0 <error@@Base>
  41b578:	b	41b360 <ferror@plt+0x17ac0>
  41b57c:	adrp	x1, 441000 <warn@@Base+0xa468>
  41b580:	add	x1, x1, #0xcc8
  41b584:	mov	w2, #0x5                   	// #5
  41b588:	mov	x0, #0x0                   	// #0
  41b58c:	bl	403700 <dcgettext@plt>
  41b590:	bl	4037a0 <printf@plt>
  41b594:	b	41b484 <ferror@plt+0x17be4>
  41b598:	mov	w2, #0x5                   	// #5
  41b59c:	adrp	x1, 441000 <warn@@Base+0xa468>
  41b5a0:	mov	x0, #0x0                   	// #0
  41b5a4:	add	x1, x1, #0xa00
  41b5a8:	str	x3, [sp, #96]
  41b5ac:	bl	403700 <dcgettext@plt>
  41b5b0:	ldr	x3, [sp, #96]
  41b5b4:	mov	x23, #0x0                   	// #0
  41b5b8:	mov	x1, x3
  41b5bc:	bl	436b98 <warn@@Base>
  41b5c0:	b	41b1b8 <ferror@plt+0x17918>
  41b5c4:	ldr	x1, [sp, #120]
  41b5c8:	mov	w2, #0x5                   	// #5
  41b5cc:	mov	x0, #0x0                   	// #0
  41b5d0:	bl	403700 <dcgettext@plt>
  41b5d4:	bl	4365c0 <error@@Base>
  41b5d8:	b	41b300 <ferror@plt+0x17a60>
  41b5dc:	ldr	x1, [sp, #120]
  41b5e0:	mov	w2, #0x5                   	// #5
  41b5e4:	mov	x0, #0x0                   	// #0
  41b5e8:	bl	403700 <dcgettext@plt>
  41b5ec:	bl	4365c0 <error@@Base>
  41b5f0:	b	41b418 <ferror@plt+0x17b78>
  41b5f4:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41b5f8:	add	x1, x1, #0xca0
  41b5fc:	mov	w2, #0x5                   	// #5
  41b600:	mov	x0, #0x0                   	// #0
  41b604:	bl	403700 <dcgettext@plt>
  41b608:	bl	4365c0 <error@@Base>
  41b60c:	b	41b244 <ferror@plt+0x179a4>
  41b610:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41b614:	add	x1, x1, #0xca0
  41b618:	mov	w2, #0x5                   	// #5
  41b61c:	mov	x0, #0x0                   	// #0
  41b620:	bl	403700 <dcgettext@plt>
  41b624:	bl	4365c0 <error@@Base>
  41b628:	b	41a25c <ferror@plt+0x169bc>
  41b62c:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41b630:	add	x1, x1, #0xca0
  41b634:	mov	w2, #0x5                   	// #5
  41b638:	mov	x0, #0x0                   	// #0
  41b63c:	bl	403700 <dcgettext@plt>
  41b640:	bl	4365c0 <error@@Base>
  41b644:	b	41a20c <ferror@plt+0x1696c>
  41b648:	ldr	x1, [sp, #120]
  41b64c:	mov	w2, #0x5                   	// #5
  41b650:	mov	x0, #0x0                   	// #0
  41b654:	bl	403700 <dcgettext@plt>
  41b658:	bl	4365c0 <error@@Base>
  41b65c:	b	41a1ac <ferror@plt+0x1690c>
  41b660:	ldr	x1, [sp, #120]
  41b664:	mov	w2, #0x5                   	// #5
  41b668:	mov	x0, #0x0                   	// #0
  41b66c:	bl	403700 <dcgettext@plt>
  41b670:	bl	4365c0 <error@@Base>
  41b674:	b	41a25c <ferror@plt+0x169bc>
  41b678:	ldr	x1, [sp, #120]
  41b67c:	mov	w2, #0x5                   	// #5
  41b680:	mov	x0, #0x0                   	// #0
  41b684:	bl	403700 <dcgettext@plt>
  41b688:	bl	4365c0 <error@@Base>
  41b68c:	b	41b244 <ferror@plt+0x179a4>
  41b690:	ldr	x1, [sp, #120]
  41b694:	mov	w2, #0x5                   	// #5
  41b698:	mov	x0, #0x0                   	// #0
  41b69c:	bl	403700 <dcgettext@plt>
  41b6a0:	bl	4365c0 <error@@Base>
  41b6a4:	b	41a20c <ferror@plt+0x1696c>
  41b6a8:	str	w24, [sp, #96]
  41b6ac:	sub	w24, w24, #0x1
  41b6b0:	b	41b46c <ferror@plt+0x17bcc>
  41b6b4:	nop
  41b6b8:	sub	sp, sp, #0x160
  41b6bc:	mov	x2, x0
  41b6c0:	stp	x29, x30, [sp, #64]
  41b6c4:	add	x29, sp, #0x40
  41b6c8:	stp	x19, x20, [sp, #80]
  41b6cc:	adrp	x19, 46a000 <_bfd_std_section+0x3120>
  41b6d0:	str	x0, [sp, #200]
  41b6d4:	ldr	w0, [x19, #644]
  41b6d8:	str	x1, [sp, #168]
  41b6dc:	str	x1, [sp, #248]
  41b6e0:	ldr	x1, [x2, #48]
  41b6e4:	stp	x23, x24, [sp, #112]
  41b6e8:	ldr	x2, [x2, #32]
  41b6ec:	str	x2, [sp, #216]
  41b6f0:	add	x24, x2, x1
  41b6f4:	cbnz	w0, 41b748 <ferror@plt+0x17ea8>
  41b6f8:	mov	w0, #0x1                   	// #1
  41b6fc:	str	w0, [x19, #644]
  41b700:	ldr	x0, [sp, #200]
  41b704:	mov	x2, x24
  41b708:	ldr	x1, [sp, #216]
  41b70c:	ldr	x3, [sp, #248]
  41b710:	bl	419ae8 <ferror@plt+0x16248>
  41b714:	str	w0, [sp, #168]
  41b718:	ldr	w0, [x19, #644]
  41b71c:	ldr	w1, [sp, #168]
  41b720:	str	w1, [sp, #284]
  41b724:	tbnz	w0, #1, 41d330 <ferror@plt+0x19a90>
  41b728:	ldr	w0, [sp, #284]
  41b72c:	ldp	x29, x30, [sp, #64]
  41b730:	cmp	w0, #0x0
  41b734:	cset	w0, ne  // ne = any
  41b738:	ldp	x19, x20, [sp, #80]
  41b73c:	ldp	x23, x24, [sp, #112]
  41b740:	add	sp, sp, #0x160
  41b744:	ret
  41b748:	tbnz	w0, #0, 41b700 <ferror@plt+0x17e60>
  41b74c:	tbnz	w0, #1, 41b768 <ferror@plt+0x17ec8>
  41b750:	mov	w0, #0x1                   	// #1
  41b754:	ldp	x29, x30, [sp, #64]
  41b758:	ldp	x19, x20, [sp, #80]
  41b75c:	ldp	x23, x24, [sp, #112]
  41b760:	add	sp, sp, #0x160
  41b764:	ret
  41b768:	mov	w0, #0x1                   	// #1
  41b76c:	stp	x21, x22, [sp, #96]
  41b770:	str	w0, [sp, #284]
  41b774:	ldr	x0, [sp, #200]
  41b778:	add	x1, x0, #0x18
  41b77c:	add	x0, x0, #0x10
  41b780:	bl	40e318 <ferror@plt+0xaa78>
  41b784:	ldr	x21, [sp, #216]
  41b788:	cmp	x21, x24
  41b78c:	b.cs	41d434 <ferror@plt+0x19b94>  // b.hs, b.nlast
  41b790:	adrp	x0, 43e000 <warn@@Base+0x7468>
  41b794:	add	x23, x0, #0xcb8
  41b798:	adrp	x1, 441000 <warn@@Base+0xa468>
  41b79c:	add	x1, x1, #0x5c0
  41b7a0:	stp	x25, x26, [sp, #128]
  41b7a4:	stp	x27, x28, [sp, #144]
  41b7a8:	str	x1, [sp, #272]
  41b7ac:	nop
  41b7b0:	ldr	x0, [sp, #200]
  41b7b4:	mov	x2, #0xc                   	// #12
  41b7b8:	ldr	x1, [sp, #272]
  41b7bc:	ldr	x19, [x0, #16]
  41b7c0:	mov	x0, x19
  41b7c4:	bl	403220 <strncmp@plt>
  41b7c8:	cbnz	w0, 41c0a4 <ferror@plt+0x18804>
  41b7cc:	adrp	x1, 441000 <warn@@Base+0xa468>
  41b7d0:	mov	x0, x19
  41b7d4:	add	x1, x1, #0x5d0
  41b7d8:	bl	4034a0 <strcmp@plt>
  41b7dc:	cbz	w0, 41c0a4 <ferror@plt+0x18804>
  41b7e0:	adrp	x19, 467000 <_bfd_std_section+0x120>
  41b7e4:	add	x19, x19, #0x4f8
  41b7e8:	add	x0, x19, #0xae0
  41b7ec:	add	x1, sp, #0x200
  41b7f0:	str	x24, [sp, #304]
  41b7f4:	ldp	x2, x3, [x0]
  41b7f8:	stp	x2, x3, [x1, #-200]
  41b7fc:	ldp	x2, x3, [x0, #16]
  41b800:	stp	x2, x3, [x1, #-184]
  41b804:	ldr	x0, [x19, #2816]
  41b808:	str	x0, [sp, #344]
  41b80c:	tst	w0, #0xff
  41b810:	b.eq	41d120 <ferror@plt+0x19880>  // b.none
  41b814:	ldrb	w2, [sp, #338]
  41b818:	mov	x22, x21
  41b81c:	mov	x1, x24
  41b820:	mov	x4, #0x100000000           	// #4294967296
  41b824:	mov	x3, #0x1                   	// #1
  41b828:	stp	xzr, xzr, [sp, #168]
  41b82c:	str	xzr, [sp, #184]
  41b830:	str	wzr, [sp, #192]
  41b834:	str	xzr, [sp, #208]
  41b838:	str	xzr, [x19, #2744]
  41b83c:	str	x4, [x19, #2752]
  41b840:	str	x3, [x19, #2760]
  41b844:	str	w2, [x19, #2768]
  41b848:	str	wzr, [x19, #2772]
  41b84c:	strh	wzr, [x19, #2776]
  41b850:	str	wzr, [x19, #2780]
  41b854:	adrp	x0, 442000 <warn@@Base+0xb468>
  41b858:	add	x0, x0, #0x1d8
  41b85c:	str	x0, [sp, #224]
  41b860:	mov	x21, x22
  41b864:	cmp	x1, x22
  41b868:	b.ls	41ba60 <ferror@plt+0x181c0>  // b.plast
  41b86c:	mov	x21, x22
  41b870:	ldrb	w0, [sp, #345]
  41b874:	ldrb	w20, [x21], #1
  41b878:	cmp	w20, w0
  41b87c:	b.cc	41ba00 <ferror@plt+0x18160>  // b.lo, b.ul, b.last
  41b880:	sub	w0, w20, w0
  41b884:	ldrb	w8, [sp, #344]
  41b888:	and	w1, w0, #0xff
  41b88c:	ldrb	w3, [sp, #337]
  41b890:	ldrb	w2, [sp, #336]
  41b894:	add	x9, x19, #0xab8
  41b898:	cmp	w3, #0x1
  41b89c:	udiv	w0, w1, w8
  41b8a0:	ldr	x4, [x19, #2744]
  41b8a4:	and	w7, w0, #0xff
  41b8a8:	and	x5, x0, #0xff
  41b8ac:	b.eq	41baa0 <ferror@plt+0x18200>  // b.none
  41b8b0:	ldrb	w6, [x9, #32]
  41b8b4:	and	x3, x3, #0xff
  41b8b8:	add	x6, x6, x5
  41b8bc:	udiv	x5, x6, x3
  41b8c0:	mul	w2, w2, w5
  41b8c4:	msub	x3, x5, x3, x6
  41b8c8:	mov	w5, w2
  41b8cc:	strb	w3, [x9, #32]
  41b8d0:	add	x4, x5, x4
  41b8d4:	str	x4, [x19, #2744]
  41b8d8:	cbnz	w2, 41bab0 <ferror@plt+0x18210>
  41b8dc:	msub	w0, w0, w8, w1
  41b8e0:	ldr	w3, [sp, #340]
  41b8e4:	ldr	w1, [x19, #2760]
  41b8e8:	add	w0, w3, w0, uxtb
  41b8ec:	add	w0, w0, w1
  41b8f0:	str	w0, [x19, #2760]
  41b8f4:	ldr	x0, [sp, #168]
  41b8f8:	cbz	x0, 41be50 <ferror@plt+0x185b0>
  41b8fc:	ldr	w22, [x19, #2756]
  41b900:	ldr	w0, [sp, #192]
  41b904:	sub	w22, w22, #0x1
  41b908:	cmp	w22, w0
  41b90c:	b.cs	41c058 <ferror@plt+0x187b8>  // b.hs, b.nlast
  41b910:	mov	w0, #0x18                  	// #24
  41b914:	umull	x22, w22, w0
  41b918:	ldr	x0, [sp, #168]
  41b91c:	ldr	x26, [x0, x22]
  41b920:	mov	x0, x26
  41b924:	bl	402fd0 <strlen@plt>
  41b928:	mov	x25, x0
  41b92c:	cmp	x0, #0x23
  41b930:	b.ls	41be80 <ferror@plt+0x185e0>  // b.plast
  41b934:	adrp	x27, 46a000 <_bfd_std_section+0x3120>
  41b938:	ldr	w0, [x27, #632]
  41b93c:	cbz	w0, 41bb28 <ferror@plt+0x18288>
  41b940:	add	x25, x25, #0x1
  41b944:	mov	x0, x25
  41b948:	bl	4032a0 <xmalloc@plt>
  41b94c:	mov	x2, x25
  41b950:	mov	x1, x26
  41b954:	mov	x22, x0
  41b958:	bl	403730 <strncpy@plt>
  41b95c:	ldr	w0, [x27, #632]
  41b960:	cbnz	w0, 41bb4c <ferror@plt+0x182ac>
  41b964:	ldrb	w1, [sp, #337]
  41b968:	add	x0, x19, #0xab8
  41b96c:	ldr	w2, [x0, #16]
  41b970:	cmp	w1, #0x1
  41b974:	ldr	x3, [x19, #2744]
  41b978:	b.eq	41bb14 <ferror@plt+0x18274>  // b.none
  41b97c:	ldrb	w4, [x0, #32]
  41b980:	mov	x1, x22
  41b984:	adrp	x0, 442000 <warn@@Base+0xb468>
  41b988:	add	x0, x0, #0x188
  41b98c:	bl	4037a0 <printf@plt>
  41b990:	ldr	w1, [x19, #2752]
  41b994:	cbz	w1, 41bb04 <ferror@plt+0x18264>
  41b998:	adrp	x0, 442000 <warn@@Base+0xb468>
  41b99c:	add	x0, x0, #0x1d0
  41b9a0:	bl	4037a0 <printf@plt>
  41b9a4:	ldr	w0, [x19, #2768]
  41b9a8:	cbnz	w0, 41baf8 <ferror@plt+0x18258>
  41b9ac:	adrp	x0, 466000 <_sch_istable+0x1478>
  41b9b0:	add	x0, x0, #0xed8
  41b9b4:	ldr	x1, [x0]
  41b9b8:	mov	w0, #0xa                   	// #10
  41b9bc:	bl	4030b0 <putc@plt>
  41b9c0:	ldr	w0, [x19, #2752]
  41b9c4:	cmn	w20, #0x1
  41b9c8:	add	w0, w0, #0x1
  41b9cc:	str	w0, [x19, #2752]
  41b9d0:	b.eq	41bab8 <ferror@plt+0x18218>  // b.none
  41b9d4:	mov	x0, x22
  41b9d8:	bl	403510 <free@plt>
  41b9dc:	ldr	x1, [sp, #304]
  41b9e0:	cmp	x1, x21
  41b9e4:	b.ls	41ba60 <ferror@plt+0x181c0>  // b.plast
  41b9e8:	mov	x22, x21
  41b9ec:	ldrb	w0, [sp, #345]
  41b9f0:	mov	x21, x22
  41b9f4:	ldrb	w20, [x21], #1
  41b9f8:	cmp	w20, w0
  41b9fc:	b.cs	41b880 <ferror@plt+0x17fe0>  // b.hs, b.nlast
  41ba00:	cmp	w20, #0x6
  41ba04:	b.eq	41bf8c <ferror@plt+0x186ec>  // b.none
  41ba08:	b.hi	41bf20 <ferror@plt+0x18680>  // b.pmore
  41ba0c:	cmp	w20, #0x3
  41ba10:	b.eq	41bebc <ferror@plt+0x1861c>  // b.none
  41ba14:	b.ls	41bc84 <ferror@plt+0x183e4>  // b.plast
  41ba18:	cmp	w20, #0x4
  41ba1c:	b.eq	41bb98 <ferror@plt+0x182f8>  // b.none
  41ba20:	mov	x1, x24
  41ba24:	mov	x0, x21
  41ba28:	mov	w2, #0x0                   	// #0
  41ba2c:	add	x4, sp, #0x12c
  41ba30:	add	x3, sp, #0x128
  41ba34:	bl	40f098 <ferror@plt+0xb7f8>
  41ba38:	ldr	w1, [sp, #300]
  41ba3c:	mov	x20, x0
  41ba40:	ldr	w2, [sp, #296]
  41ba44:	add	x21, x21, x2
  41ba48:	tbnz	w1, #0, 41c3b8 <ferror@plt+0x18b18>
  41ba4c:	tbnz	w1, #1, 41bb7c <ferror@plt+0x182dc>
  41ba50:	str	w20, [x19, #2764]
  41ba54:	ldr	x1, [sp, #304]
  41ba58:	cmp	x1, x21
  41ba5c:	b.hi	41b9e8 <ferror@plt+0x18148>  // b.pmore
  41ba60:	ldr	x0, [sp, #168]
  41ba64:	cbz	x0, 41ba6c <ferror@plt+0x181cc>
  41ba68:	bl	403510 <free@plt>
  41ba6c:	ldr	x0, [sp, #176]
  41ba70:	cbz	x0, 41ba78 <ferror@plt+0x181d8>
  41ba74:	bl	403510 <free@plt>
  41ba78:	adrp	x0, 466000 <_sch_istable+0x1478>
  41ba7c:	ldr	x1, [x0, #3800]
  41ba80:	mov	w0, #0xa                   	// #10
  41ba84:	bl	4030b0 <putc@plt>
  41ba88:	cmp	x24, x21
  41ba8c:	b.hi	41b7b0 <ferror@plt+0x17f10>  // b.pmore
  41ba90:	ldp	x21, x22, [sp, #96]
  41ba94:	ldp	x25, x26, [sp, #128]
  41ba98:	ldp	x27, x28, [sp, #144]
  41ba9c:	b	41b728 <ferror@plt+0x17e88>
  41baa0:	umull	x2, w7, w2
  41baa4:	add	x4, x4, x2
  41baa8:	str	x4, [x19, #2744]
  41baac:	cbz	x2, 41b8dc <ferror@plt+0x1803c>
  41bab0:	str	wzr, [x19, #2752]
  41bab4:	b	41b8dc <ferror@plt+0x1803c>
  41bab8:	adrp	x0, 466000 <_sch_istable+0x1478>
  41babc:	add	x0, x0, #0xed8
  41bac0:	strh	wzr, [x19, #2776]
  41bac4:	str	xzr, [x19, #2744]
  41bac8:	ldr	x1, [x0]
  41bacc:	str	wzr, [x19, #2772]
  41bad0:	ldrb	w0, [sp, #338]
  41bad4:	str	w0, [x19, #2768]
  41bad8:	mov	x0, #0x100000000           	// #4294967296
  41badc:	str	x0, [x19, #2752]
  41bae0:	mov	x0, #0x1                   	// #1
  41bae4:	str	x0, [x19, #2760]
  41bae8:	mov	w0, #0xa                   	// #10
  41baec:	str	wzr, [x19, #2780]
  41baf0:	bl	4030b0 <putc@plt>
  41baf4:	b	41b9d4 <ferror@plt+0x18134>
  41baf8:	ldr	x0, [sp, #224]
  41bafc:	bl	4037a0 <printf@plt>
  41bb00:	b	41b9ac <ferror@plt+0x1810c>
  41bb04:	adrp	x0, 44a000 <warn@@Base+0x13468>
  41bb08:	add	x0, x0, #0x38
  41bb0c:	bl	4037a0 <printf@plt>
  41bb10:	b	41b9a4 <ferror@plt+0x18104>
  41bb14:	mov	x1, x22
  41bb18:	adrp	x0, 442000 <warn@@Base+0xb468>
  41bb1c:	add	x0, x0, #0x170
  41bb20:	bl	4037a0 <printf@plt>
  41bb24:	b	41b990 <ferror@plt+0x180f0>
  41bb28:	sub	x25, x25, #0x23
  41bb2c:	mov	x0, #0x24                  	// #36
  41bb30:	bl	4032a0 <xmalloc@plt>
  41bb34:	mov	x22, x0
  41bb38:	add	x1, x26, x25
  41bb3c:	mov	x2, #0x24                  	// #36
  41bb40:	bl	403730 <strncpy@plt>
  41bb44:	ldr	w0, [x27, #632]
  41bb48:	cbz	w0, 41b964 <ferror@plt+0x180c4>
  41bb4c:	ldrb	w1, [sp, #337]
  41bb50:	add	x0, x19, #0xab8
  41bb54:	ldr	w2, [x0, #16]
  41bb58:	cmp	w1, #0x1
  41bb5c:	ldr	x3, [x19, #2744]
  41bb60:	b.eq	41c090 <ferror@plt+0x187f0>  // b.none
  41bb64:	ldrb	w4, [x0, #32]
  41bb68:	mov	x1, x22
  41bb6c:	adrp	x0, 442000 <warn@@Base+0xb468>
  41bb70:	add	x0, x0, #0x1b8
  41bb74:	bl	4037a0 <printf@plt>
  41bb78:	b	41b990 <ferror@plt+0x180f0>
  41bb7c:	mov	x1, x23
  41bb80:	mov	w2, #0x5                   	// #5
  41bb84:	mov	x0, #0x0                   	// #0
  41bb88:	bl	403700 <dcgettext@plt>
  41bb8c:	bl	4365c0 <error@@Base>
  41bb90:	str	w20, [x19, #2764]
  41bb94:	b	41ba54 <ferror@plt+0x181b4>
  41bb98:	mov	x1, x24
  41bb9c:	mov	x0, x21
  41bba0:	mov	w2, #0x0                   	// #0
  41bba4:	add	x4, sp, #0x12c
  41bba8:	add	x3, sp, #0x128
  41bbac:	bl	40f098 <ferror@plt+0xb7f8>
  41bbb0:	ldr	w1, [sp, #300]
  41bbb4:	mov	x22, x0
  41bbb8:	ldr	w2, [sp, #296]
  41bbbc:	add	x21, x21, x2
  41bbc0:	tbnz	w1, #0, 41c3f8 <ferror@plt+0x18b58>
  41bbc4:	tbnz	w1, #1, 41cf40 <ferror@plt+0x196a0>
  41bbc8:	ldr	x0, [sp, #168]
  41bbcc:	str	w22, [x19, #2756]
  41bbd0:	sub	w20, w22, #0x1
  41bbd4:	cmp	x0, #0x0
  41bbd8:	ldr	w0, [sp, #192]
  41bbdc:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  41bbe0:	b.eq	41c3d8 <ferror@plt+0x18b38>  // b.none
  41bbe4:	ldr	w0, [sp, #192]
  41bbe8:	cmp	w20, w0
  41bbec:	b.cs	41cf00 <ferror@plt+0x19660>  // b.hs, b.nlast
  41bbf0:	mov	w0, #0x18                  	// #24
  41bbf4:	umull	x20, w20, w0
  41bbf8:	ldr	x0, [sp, #168]
  41bbfc:	add	x25, x0, x20
  41bc00:	ldr	w22, [x25, #8]
  41bc04:	cbz	w22, 41d004 <ferror@plt+0x19764>
  41bc08:	ldr	x0, [sp, #176]
  41bc0c:	cmp	x0, #0x0
  41bc10:	ldr	x0, [sp, #184]
  41bc14:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  41bc18:	b.eq	41d19c <ferror@plt+0x198fc>  // b.none
  41bc1c:	ldr	x26, [sp, #184]
  41bc20:	cmp	x26, w22, uxtw
  41bc24:	b.cs	41d0ac <ferror@plt+0x1980c>  // b.hs, b.nlast
  41bc28:	mov	w2, #0x5                   	// #5
  41bc2c:	adrp	x1, 441000 <warn@@Base+0xa468>
  41bc30:	mov	x0, #0x0                   	// #0
  41bc34:	add	x1, x1, #0xf88
  41bc38:	bl	403700 <dcgettext@plt>
  41bc3c:	mov	x20, x0
  41bc40:	mov	x1, x26
  41bc44:	mov	w2, #0x0                   	// #0
  41bc48:	adrp	x0, 449000 <warn@@Base+0x12468>
  41bc4c:	add	x0, x0, #0x920
  41bc50:	bl	40b9b8 <ferror@plt+0x8118>
  41bc54:	mov	x2, x0
  41bc58:	mov	w1, w22
  41bc5c:	mov	x0, x20
  41bc60:	bl	436b98 <warn@@Base>
  41bc64:	mov	w2, #0x5                   	// #5
  41bc68:	adrp	x1, 442000 <warn@@Base+0xb468>
  41bc6c:	mov	x0, #0x0                   	// #0
  41bc70:	add	x1, x1, #0xf0
  41bc74:	bl	403700 <dcgettext@plt>
  41bc78:	mov	w1, w22
  41bc7c:	bl	4037a0 <printf@plt>
  41bc80:	b	41b9dc <ferror@plt+0x1813c>
  41bc84:	cmp	w20, #0x1
  41bc88:	b.eq	41b8f4 <ferror@plt+0x18054>  // b.none
  41bc8c:	cmp	w20, #0x2
  41bc90:	b.ne	41bd0c <ferror@plt+0x1846c>  // b.any
  41bc94:	mov	x1, x24
  41bc98:	mov	x0, x21
  41bc9c:	mov	w2, #0x0                   	// #0
  41bca0:	add	x4, sp, #0x12c
  41bca4:	add	x3, sp, #0x128
  41bca8:	bl	40f098 <ferror@plt+0xb7f8>
  41bcac:	ldr	w1, [sp, #300]
  41bcb0:	mov	x20, x0
  41bcb4:	ldr	w2, [sp, #296]
  41bcb8:	add	x21, x21, x2
  41bcbc:	tbnz	w1, #0, 41c430 <ferror@plt+0x18b90>
  41bcc0:	tbnz	w1, #1, 41cee8 <ferror@plt+0x19648>
  41bcc4:	ldrb	w2, [sp, #337]
  41bcc8:	add	x5, x19, #0xab8
  41bccc:	ldrb	w1, [sp, #336]
  41bcd0:	cmp	w2, #0x1
  41bcd4:	ldr	x3, [x19, #2744]
  41bcd8:	b.eq	41c384 <ferror@plt+0x18ae4>  // b.none
  41bcdc:	ldrb	w4, [x5, #32]
  41bce0:	and	x2, x2, #0xff
  41bce4:	add	x0, x4, x20
  41bce8:	udiv	x4, x0, x2
  41bcec:	mul	w1, w1, w4
  41bcf0:	msub	x2, x4, x2, x0
  41bcf4:	strb	w2, [x5, #32]
  41bcf8:	add	x3, x3, w1, uxtw
  41bcfc:	str	x3, [x19, #2744]
  41bd00:	cbz	w1, 41b9dc <ferror@plt+0x1813c>
  41bd04:	str	wzr, [x5, #8]
  41bd08:	b	41b9dc <ferror@plt+0x1813c>
  41bd0c:	cbnz	w20, 41be04 <ferror@plt+0x18564>
  41bd10:	add	x26, sp, #0x12c
  41bd14:	add	x25, sp, #0x128
  41bd18:	mov	x3, x25
  41bd1c:	mov	x4, x26
  41bd20:	mov	x0, x21
  41bd24:	mov	w2, #0x0                   	// #0
  41bd28:	bl	40f098 <ferror@plt+0xb7f8>
  41bd2c:	mov	x20, x0
  41bd30:	tst	x0, #0xffffffff00000000
  41bd34:	and	x27, x0, #0xffffffff
  41bd38:	ldr	w3, [sp, #296]
  41bd3c:	ldr	w0, [sp, #300]
  41bd40:	b.eq	41c370 <ferror@plt+0x18ad0>  // b.none
  41bd44:	orr	w1, w0, #0x2
  41bd48:	str	w1, [sp, #300]
  41bd4c:	tbz	w0, #0, 41c378 <ferror@plt+0x18ad8>
  41bd50:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41bd54:	add	x1, x1, #0xca0
  41bd58:	str	w3, [sp, #232]
  41bd5c:	mov	w2, #0x5                   	// #5
  41bd60:	mov	x0, #0x0                   	// #0
  41bd64:	bl	403700 <dcgettext@plt>
  41bd68:	bl	4365c0 <error@@Base>
  41bd6c:	ldr	w3, [sp, #232]
  41bd70:	cbz	w20, 41bea0 <ferror@plt+0x18600>
  41bd74:	ldr	x0, [sp, #304]
  41bd78:	add	x28, x21, w3, uxtw
  41bd7c:	add	x22, x28, x27
  41bd80:	cmp	x22, x0
  41bd84:	b.hi	41bea0 <ferror@plt+0x18600>  // b.pmore
  41bd88:	ldrb	w20, [x21, w3, uxtw]
  41bd8c:	add	x5, x28, #0x1
  41bd90:	cmp	w20, #0x3
  41bd94:	b.eq	41d1c0 <ferror@plt+0x19920>  // b.none
  41bd98:	b.hi	41c3a0 <ferror@plt+0x18b00>  // b.pmore
  41bd9c:	cmp	w20, #0x1
  41bda0:	b.eq	41d338 <ferror@plt+0x19a98>  // b.none
  41bda4:	cmp	w20, #0x2
  41bda8:	b.ne	41d070 <ferror@plt+0x197d0>  // b.any
  41bdac:	sub	x27, x27, #0x1
  41bdb0:	cmp	w27, #0x8
  41bdb4:	and	x3, x27, #0xffffffff
  41bdb8:	b.hi	41d364 <ferror@plt+0x19ac4>  // b.pmore
  41bdbc:	add	x3, x5, x3
  41bdc0:	cmp	x22, x3
  41bdc4:	b.hi	41bdd0 <ferror@plt+0x18530>  // b.pmore
  41bdc8:	cmp	x22, x5
  41bdcc:	b.ls	41d0f0 <ferror@plt+0x19850>  // b.plast
  41bdd0:	sub	w0, w27, #0x1
  41bdd4:	mov	w1, w27
  41bdd8:	cmp	w0, #0x7
  41bddc:	b.hi	41d0f0 <ferror@plt+0x19850>  // b.pmore
  41bde0:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  41bde4:	mov	x0, x5
  41bde8:	ldr	x2, [x2, #696]
  41bdec:	blr	x2
  41bdf0:	str	x0, [x19, #2744]
  41bdf4:	mov	x21, x22
  41bdf8:	str	wzr, [x19, #2752]
  41bdfc:	strb	wzr, [x19, #2776]
  41be00:	b	41b9dc <ferror@plt+0x1813c>
  41be04:	mov	w2, #0x5                   	// #5
  41be08:	adrp	x1, 441000 <warn@@Base+0xa468>
  41be0c:	mov	x0, #0x0                   	// #0
  41be10:	add	x1, x1, #0xe98
  41be14:	bl	403700 <dcgettext@plt>
  41be18:	mov	w1, w20
  41be1c:	bl	4037a0 <printf@plt>
  41be20:	ldr	x0, [sp, #208]
  41be24:	cbnz	x0, 41c1cc <ferror@plt+0x1892c>
  41be28:	adrp	x0, 466000 <_sch_istable+0x1478>
  41be2c:	add	x0, x0, #0xed8
  41be30:	ldr	x1, [x0]
  41be34:	mov	w0, #0xa                   	// #10
  41be38:	bl	4030b0 <putc@plt>
  41be3c:	nop
  41be40:	cmp	w20, #0x1
  41be44:	b.ne	41b9dc <ferror@plt+0x1813c>  // b.any
  41be48:	ldr	x0, [sp, #168]
  41be4c:	cbnz	x0, 41b8fc <ferror@plt+0x1805c>
  41be50:	adrp	x1, 441000 <warn@@Base+0xa468>
  41be54:	add	x1, x1, #0xf78
  41be58:	mov	w2, #0x5                   	// #5
  41be5c:	mov	x0, #0x0                   	// #0
  41be60:	bl	403700 <dcgettext@plt>
  41be64:	mov	x26, x0
  41be68:	mov	x0, x26
  41be6c:	bl	402fd0 <strlen@plt>
  41be70:	mov	x25, x0
  41be74:	cmp	x0, #0x23
  41be78:	b.hi	41b934 <ferror@plt+0x18094>  // b.pmore
  41be7c:	nop
  41be80:	add	x25, x0, #0x1
  41be84:	mov	x0, x25
  41be88:	bl	4032a0 <xmalloc@plt>
  41be8c:	mov	x2, x25
  41be90:	mov	x1, x26
  41be94:	mov	x22, x0
  41be98:	bl	403730 <strncpy@plt>
  41be9c:	b	41b964 <ferror@plt+0x180c4>
  41bea0:	adrp	x1, 441000 <warn@@Base+0xa468>
  41bea4:	add	x1, x1, #0x9a0
  41bea8:	mov	w2, #0x5                   	// #5
  41beac:	mov	x0, #0x0                   	// #0
  41beb0:	bl	403700 <dcgettext@plt>
  41beb4:	bl	436b98 <warn@@Base>
  41beb8:	b	41b9dc <ferror@plt+0x1813c>
  41bebc:	mov	x1, x24
  41bec0:	mov	x0, x21
  41bec4:	add	x4, sp, #0x12c
  41bec8:	add	x3, sp, #0x128
  41becc:	mov	w2, #0x1                   	// #1
  41bed0:	bl	40f098 <ferror@plt+0xb7f8>
  41bed4:	ldr	w1, [sp, #296]
  41bed8:	mov	x20, x0
  41bedc:	cmp	x0, w0, sxtw
  41bee0:	ldr	w0, [sp, #300]
  41bee4:	add	x21, x21, x1
  41bee8:	b.eq	41c338 <ferror@plt+0x18a98>  // b.none
  41beec:	orr	w1, w0, #0x2
  41bef0:	str	w1, [sp, #300]
  41bef4:	tbz	w0, #0, 41c340 <ferror@plt+0x18aa0>
  41bef8:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41befc:	add	x1, x1, #0xca0
  41bf00:	mov	w2, #0x5                   	// #5
  41bf04:	mov	x0, #0x0                   	// #0
  41bf08:	bl	403700 <dcgettext@plt>
  41bf0c:	bl	4365c0 <error@@Base>
  41bf10:	ldr	w0, [x19, #2760]
  41bf14:	add	w20, w0, w20
  41bf18:	str	w20, [x19, #2760]
  41bf1c:	b	41b9dc <ferror@plt+0x1813c>
  41bf20:	cmp	w20, #0x9
  41bf24:	b.eq	41c00c <ferror@plt+0x1876c>  // b.none
  41bf28:	b.ls	41bfa0 <ferror@plt+0x18700>  // b.plast
  41bf2c:	cmp	w20, #0xb
  41bf30:	b.ls	41be40 <ferror@plt+0x185a0>  // b.plast
  41bf34:	cmp	w20, #0xc
  41bf38:	b.ne	41be04 <ferror@plt+0x18564>  // b.any
  41bf3c:	mov	x1, x24
  41bf40:	mov	x0, x21
  41bf44:	mov	w2, #0x0                   	// #0
  41bf48:	add	x4, sp, #0x12c
  41bf4c:	add	x3, sp, #0x128
  41bf50:	bl	40f098 <ferror@plt+0xb7f8>
  41bf54:	ldr	w1, [sp, #300]
  41bf58:	mov	x20, x0
  41bf5c:	ldr	w2, [sp, #296]
  41bf60:	add	x21, x21, x2
  41bf64:	tbnz	w1, #0, 41c414 <ferror@plt+0x18b74>
  41bf68:	tbnz	w1, #1, 41cf58 <ferror@plt+0x196b8>
  41bf6c:	mov	w2, #0x5                   	// #5
  41bf70:	adrp	x1, 442000 <warn@@Base+0xb468>
  41bf74:	mov	x0, #0x0                   	// #0
  41bf78:	add	x1, x1, #0x130
  41bf7c:	bl	403700 <dcgettext@plt>
  41bf80:	mov	x1, x20
  41bf84:	bl	4037a0 <printf@plt>
  41bf88:	b	41b9dc <ferror@plt+0x1813c>
  41bf8c:	ldr	w1, [x19, #2768]
  41bf90:	cmp	w1, #0x0
  41bf94:	cset	w1, eq  // eq = none
  41bf98:	str	w1, [x19, #2768]
  41bf9c:	b	41b9dc <ferror@plt+0x1813c>
  41bfa0:	cmp	w20, #0x7
  41bfa4:	b.eq	41c04c <ferror@plt+0x187ac>  // b.none
  41bfa8:	cmp	w20, #0x8
  41bfac:	b.ne	41be04 <ferror@plt+0x18564>  // b.any
  41bfb0:	ldrb	w3, [sp, #344]
  41bfb4:	mov	w1, #0xff                  	// #255
  41bfb8:	sub	w1, w1, w0
  41bfbc:	ldrb	w2, [sp, #337]
  41bfc0:	ldrb	w0, [sp, #336]
  41bfc4:	add	x5, x19, #0xab8
  41bfc8:	cmp	w2, #0x1
  41bfcc:	udiv	w1, w1, w3
  41bfd0:	ldr	x3, [x19, #2744]
  41bfd4:	sxtw	x6, w1
  41bfd8:	b.eq	41c358 <ferror@plt+0x18ab8>  // b.none
  41bfdc:	ldrb	w4, [x5, #32]
  41bfe0:	and	x1, x2, #0xff
  41bfe4:	add	x4, x4, x6
  41bfe8:	udiv	x2, x4, x1
  41bfec:	mul	w0, w0, w2
  41bff0:	msub	x1, x2, x1, x4
  41bff4:	strb	w1, [x5, #32]
  41bff8:	add	x3, x3, w0, uxtw
  41bffc:	str	x3, [x19, #2744]
  41c000:	cbz	w0, 41b9dc <ferror@plt+0x1813c>
  41c004:	str	wzr, [x5, #8]
  41c008:	b	41b9dc <ferror@plt+0x1813c>
  41c00c:	add	x22, x22, #0x3
  41c010:	cmp	x24, x22
  41c014:	b.hi	41c1b4 <ferror@plt+0x18914>  // b.pmore
  41c018:	cmp	x24, x21
  41c01c:	mov	x0, #0x0                   	// #0
  41c020:	b.ls	41c034 <ferror@plt+0x18794>  // b.plast
  41c024:	sub	x1, x24, x21
  41c028:	sub	w2, w1, #0x1
  41c02c:	cmp	w2, #0x7
  41c030:	b.ls	41c1b8 <ferror@plt+0x18918>  // b.plast
  41c034:	ldr	x1, [x19, #2744]
  41c038:	mov	x21, x22
  41c03c:	strb	wzr, [x19, #2776]
  41c040:	add	x0, x1, x0
  41c044:	str	x0, [x19, #2744]
  41c048:	b	41b9dc <ferror@plt+0x1813c>
  41c04c:	mov	w0, #0x1                   	// #1
  41c050:	str	w0, [x19, #2772]
  41c054:	b	41b9dc <ferror@plt+0x1813c>
  41c058:	mov	w2, #0x5                   	// #5
  41c05c:	adrp	x1, 442000 <warn@@Base+0xb468>
  41c060:	mov	x0, #0x0                   	// #0
  41c064:	add	x1, x1, #0x148
  41c068:	bl	403700 <dcgettext@plt>
  41c06c:	mov	w1, w22
  41c070:	bl	436b98 <warn@@Base>
  41c074:	adrp	x1, 440000 <warn@@Base+0x9468>
  41c078:	mov	w2, #0x5                   	// #5
  41c07c:	add	x1, x1, #0x3b0
  41c080:	mov	x0, #0x0                   	// #0
  41c084:	bl	403700 <dcgettext@plt>
  41c088:	mov	x26, x0
  41c08c:	b	41b920 <ferror@plt+0x18080>
  41c090:	mov	x1, x22
  41c094:	adrp	x0, 442000 <warn@@Base+0xb468>
  41c098:	add	x0, x0, #0x1a0
  41c09c:	bl	4037a0 <printf@plt>
  41c0a0:	b	41b990 <ferror@plt+0x180f0>
  41c0a4:	ldr	x0, [sp, #200]
  41c0a8:	mov	x1, x21
  41c0ac:	add	x4, sp, #0x130
  41c0b0:	add	x3, sp, #0x138
  41c0b4:	mov	x2, x24
  41c0b8:	bl	40bd00 <ferror@plt+0x8460>
  41c0bc:	str	x0, [sp, #208]
  41c0c0:	cbz	x0, 41d138 <ferror@plt+0x19898>
  41c0c4:	ldrb	w0, [sp, #344]
  41c0c8:	cbz	w0, 41c190 <ferror@plt+0x188f0>
  41c0cc:	adrp	x19, 467000 <_bfd_std_section+0x120>
  41c0d0:	add	x19, x19, #0x4f8
  41c0d4:	mov	x0, #0x100000000           	// #4294967296
  41c0d8:	ldrb	w1, [sp, #345]
  41c0dc:	ldrb	w3, [sp, #338]
  41c0e0:	mov	x20, #0x1                   	// #1
  41c0e4:	str	x0, [x19, #2752]
  41c0e8:	sub	x22, x1, #0x1
  41c0ec:	ldr	x0, [sp, #208]
  41c0f0:	str	xzr, [x19, #2744]
  41c0f4:	str	x20, [x19, #2760]
  41c0f8:	str	w3, [x19, #2768]
  41c0fc:	add	x26, x0, x22
  41c100:	str	wzr, [x19, #2772]
  41c104:	cmp	x24, x26
  41c108:	strh	wzr, [x19, #2776]
  41c10c:	str	wzr, [x19, #2780]
  41c110:	b.ls	41d344 <ferror@plt+0x19aa4>  // b.plast
  41c114:	ldrh	w0, [sp, #320]
  41c118:	cmp	w0, #0x4
  41c11c:	b.hi	41c44c <ferror@plt+0x18bac>  // b.pmore
  41c120:	ldrb	w0, [x26]
  41c124:	stp	xzr, xzr, [sp, #176]
  41c128:	cbnz	w0, 41c2c0 <ferror@plt+0x18a20>
  41c12c:	add	x28, x26, #0x1
  41c130:	cmp	x24, x28
  41c134:	b.ls	41c140 <ferror@plt+0x188a0>  // b.plast
  41c138:	ldrb	w0, [x26, #1]
  41c13c:	cbnz	w0, 41cc74 <ferror@plt+0x193d4>
  41c140:	add	x22, x26, #0x2
  41c144:	str	xzr, [sp, #168]
  41c148:	str	wzr, [sp, #192]
  41c14c:	adrp	x1, 441000 <warn@@Base+0xa468>
  41c150:	add	x1, x1, #0xfc8
  41c154:	mov	w2, #0x5                   	// #5
  41c158:	mov	x0, #0x0                   	// #0
  41c15c:	bl	403700 <dcgettext@plt>
  41c160:	bl	4037a0 <printf@plt>
  41c164:	add	x1, sp, #0x200
  41c168:	add	x0, x19, #0xae0
  41c16c:	ldp	x2, x3, [x1, #-200]
  41c170:	stp	x2, x3, [x0]
  41c174:	add	x2, sp, #0x200
  41c178:	ldr	x1, [sp, #344]
  41c17c:	str	x1, [x19, #2816]
  41c180:	ldp	x2, x3, [x2, #-184]
  41c184:	stp	x2, x3, [x0, #16]
  41c188:	ldr	x1, [sp, #304]
  41c18c:	b	41b854 <ferror@plt+0x17fb4>
  41c190:	adrp	x1, 441000 <warn@@Base+0xa468>
  41c194:	add	x1, x1, #0x7a0
  41c198:	mov	w2, #0x5                   	// #5
  41c19c:	mov	x0, #0x0                   	// #0
  41c1a0:	bl	403700 <dcgettext@plt>
  41c1a4:	bl	436b98 <warn@@Base>
  41c1a8:	mov	w0, #0x1                   	// #1
  41c1ac:	strb	w0, [sp, #344]
  41c1b0:	b	41c0cc <ferror@plt+0x1882c>
  41c1b4:	mov	w1, #0x2                   	// #2
  41c1b8:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  41c1bc:	mov	x0, x21
  41c1c0:	ldr	x2, [x2, #696]
  41c1c4:	blr	x2
  41c1c8:	b	41c034 <ferror@plt+0x18794>
  41c1cc:	add	x0, x0, w20, uxtb
  41c1d0:	ldurb	w22, [x0, #-1]
  41c1d4:	cbz	w22, 41be28 <ferror@plt+0x18588>
  41c1d8:	adrp	x28, 441000 <warn@@Base+0xa468>
  41c1dc:	adrp	x0, 43c000 <warn@@Base+0x5468>
  41c1e0:	add	x28, x28, #0xec0
  41c1e4:	add	x0, x0, #0x550
  41c1e8:	add	x26, sp, #0x12c
  41c1ec:	add	x25, sp, #0x128
  41c1f0:	str	x0, [sp, #232]
  41c1f4:	adrp	x0, 43e000 <warn@@Base+0x7468>
  41c1f8:	add	x0, x0, #0xca0
  41c1fc:	str	x0, [sp, #240]
  41c200:	mov	x1, x24
  41c204:	mov	x0, x21
  41c208:	mov	w2, #0x0                   	// #0
  41c20c:	mov	x4, x26
  41c210:	mov	x3, x25
  41c214:	bl	40f098 <ferror@plt+0xb7f8>
  41c218:	ldr	w1, [sp, #300]
  41c21c:	mov	x27, x0
  41c220:	ldr	w2, [sp, #296]
  41c224:	add	x21, x21, x2
  41c228:	tbnz	w1, #0, 41c264 <ferror@plt+0x189c4>
  41c22c:	tbnz	w1, #1, 41c2a8 <ferror@plt+0x18a08>
  41c230:	ldr	x0, [sp, #232]
  41c234:	mov	x1, x27
  41c238:	mov	w2, #0x0                   	// #0
  41c23c:	bl	40b9b8 <ferror@plt+0x8118>
  41c240:	mov	x1, x0
  41c244:	cmp	w22, #0x1
  41c248:	b.eq	41c294 <ferror@plt+0x189f4>  // b.none
  41c24c:	sub	w22, w22, #0x1
  41c250:	mov	x0, x28
  41c254:	adrp	x2, 43c000 <warn@@Base+0x5468>
  41c258:	add	x2, x2, #0x4a0
  41c25c:	bl	4037a0 <printf@plt>
  41c260:	b	41c200 <ferror@plt+0x18960>
  41c264:	ldr	x1, [sp, #240]
  41c268:	mov	w2, #0x5                   	// #5
  41c26c:	mov	x0, #0x0                   	// #0
  41c270:	bl	403700 <dcgettext@plt>
  41c274:	bl	4365c0 <error@@Base>
  41c278:	ldr	x0, [sp, #232]
  41c27c:	mov	x1, x27
  41c280:	mov	w2, #0x0                   	// #0
  41c284:	bl	40b9b8 <ferror@plt+0x8118>
  41c288:	mov	x1, x0
  41c28c:	cmp	w22, #0x1
  41c290:	b.ne	41c24c <ferror@plt+0x189ac>  // b.any
  41c294:	mov	x0, x28
  41c298:	adrp	x2, 442000 <warn@@Base+0xb468>
  41c29c:	add	x2, x2, #0x270
  41c2a0:	bl	4037a0 <printf@plt>
  41c2a4:	b	41be28 <ferror@plt+0x18588>
  41c2a8:	mov	x1, x23
  41c2ac:	mov	w2, #0x5                   	// #5
  41c2b0:	mov	x0, #0x0                   	// #0
  41c2b4:	bl	403700 <dcgettext@plt>
  41c2b8:	bl	4365c0 <error@@Base>
  41c2bc:	b	41c230 <ferror@plt+0x18990>
  41c2c0:	mov	x20, x26
  41c2c4:	mov	x21, #0x0                   	// #0
  41c2c8:	sub	x1, x24, x20
  41c2cc:	mov	x0, x20
  41c2d0:	bl	403020 <strnlen@plt>
  41c2d4:	add	x0, x0, #0x1
  41c2d8:	add	x20, x20, x0
  41c2dc:	add	x21, x21, #0x1
  41c2e0:	cmp	x24, x20
  41c2e4:	b.ls	41d410 <ferror@plt+0x19b70>  // b.plast
  41c2e8:	ldrb	w0, [x20]
  41c2ec:	cbnz	w0, 41c2c8 <ferror@plt+0x18a28>
  41c2f0:	lsl	x0, x21, #3
  41c2f4:	str	x21, [sp, #184]
  41c2f8:	bl	4032a0 <xmalloc@plt>
  41c2fc:	str	x0, [sp, #176]
  41c300:	ldrb	w1, [x26]
  41c304:	cbz	w1, 41c330 <ferror@plt+0x18a90>
  41c308:	mov	x21, x0
  41c30c:	nop
  41c310:	str	x26, [x21], #8
  41c314:	sub	x1, x26, x24
  41c318:	mov	x0, x26
  41c31c:	bl	403020 <strnlen@plt>
  41c320:	add	x0, x0, #0x1
  41c324:	add	x26, x26, x0
  41c328:	ldrb	w0, [x26]
  41c32c:	cbnz	w0, 41c310 <ferror@plt+0x18a70>
  41c330:	mov	x26, x20
  41c334:	b	41c12c <ferror@plt+0x1888c>
  41c338:	tbnz	w0, #0, 41bef8 <ferror@plt+0x18658>
  41c33c:	tbz	w0, #1, 41bf10 <ferror@plt+0x18670>
  41c340:	mov	x1, x23
  41c344:	mov	w2, #0x5                   	// #5
  41c348:	mov	x0, #0x0                   	// #0
  41c34c:	bl	403700 <dcgettext@plt>
  41c350:	bl	4365c0 <error@@Base>
  41c354:	b	41bf10 <ferror@plt+0x18670>
  41c358:	smull	x0, w0, w1
  41c35c:	add	x3, x0, x3
  41c360:	str	x3, [x19, #2744]
  41c364:	cbz	x0, 41b9dc <ferror@plt+0x1813c>
  41c368:	str	wzr, [x5, #8]
  41c36c:	b	41b9dc <ferror@plt+0x1813c>
  41c370:	tbnz	w0, #0, 41bd50 <ferror@plt+0x184b0>
  41c374:	tbz	w0, #1, 41bd70 <ferror@plt+0x184d0>
  41c378:	mov	x1, x23
  41c37c:	str	w3, [sp, #232]
  41c380:	b	41bd5c <ferror@plt+0x184bc>
  41c384:	and	x1, x1, #0xff
  41c388:	mul	x1, x1, x20
  41c38c:	add	x3, x3, x1
  41c390:	str	x3, [x19, #2744]
  41c394:	cbz	x1, 41b9dc <ferror@plt+0x1813c>
  41c398:	str	wzr, [x5, #8]
  41c39c:	b	41b9dc <ferror@plt+0x1813c>
  41c3a0:	cmp	w20, #0x4
  41c3a4:	b.eq	41c3b0 <ferror@plt+0x18b10>  // b.none
  41c3a8:	cmp	w20, #0x16
  41c3ac:	b.ne	41d070 <ferror@plt+0x197d0>  // b.any
  41c3b0:	mov	x21, x22
  41c3b4:	b	41b9dc <ferror@plt+0x1813c>
  41c3b8:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41c3bc:	add	x1, x1, #0xca0
  41c3c0:	mov	w2, #0x5                   	// #5
  41c3c4:	mov	x0, #0x0                   	// #0
  41c3c8:	bl	403700 <dcgettext@plt>
  41c3cc:	bl	4365c0 <error@@Base>
  41c3d0:	str	w20, [x19, #2764]
  41c3d4:	b	41ba54 <ferror@plt+0x181b4>
  41c3d8:	mov	w2, #0x5                   	// #5
  41c3dc:	adrp	x1, 442000 <warn@@Base+0xb468>
  41c3e0:	mov	x0, #0x0                   	// #0
  41c3e4:	add	x1, x1, #0x40
  41c3e8:	bl	403700 <dcgettext@plt>
  41c3ec:	mov	w1, w20
  41c3f0:	bl	4037a0 <printf@plt>
  41c3f4:	b	41b9dc <ferror@plt+0x1813c>
  41c3f8:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41c3fc:	add	x1, x1, #0xca0
  41c400:	mov	w2, #0x5                   	// #5
  41c404:	mov	x0, #0x0                   	// #0
  41c408:	bl	403700 <dcgettext@plt>
  41c40c:	bl	4365c0 <error@@Base>
  41c410:	b	41bbc8 <ferror@plt+0x18328>
  41c414:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41c418:	add	x1, x1, #0xca0
  41c41c:	mov	w2, #0x5                   	// #5
  41c420:	mov	x0, #0x0                   	// #0
  41c424:	bl	403700 <dcgettext@plt>
  41c428:	bl	4365c0 <error@@Base>
  41c42c:	b	41bf6c <ferror@plt+0x186cc>
  41c430:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41c434:	add	x1, x1, #0xca0
  41c438:	mov	w2, #0x5                   	// #5
  41c43c:	mov	x0, #0x0                   	// #0
  41c440:	bl	403700 <dcgettext@plt>
  41c444:	bl	4365c0 <error@@Base>
  41c448:	b	41bcc4 <ferror@plt+0x18424>
  41c44c:	ldr	x0, [sp, #208]
  41c450:	add	x0, x0, x1
  41c454:	ldr	x1, [sp, #248]
  41c458:	mov	x21, x0
  41c45c:	mov	w0, #0xb                   	// #11
  41c460:	str	x21, [sp, #224]
  41c464:	bl	40d5b8 <ferror@plt+0x9d18>
  41c468:	cmp	x24, x21
  41c46c:	b.hi	41cf88 <ferror@plt+0x196e8>  // b.pmore
  41c470:	sub	x1, x24, x26
  41c474:	sub	w0, w1, #0x1
  41c478:	cmp	w0, #0x7
  41c47c:	b.ls	41cf8c <ferror@plt+0x196ec>  // b.plast
  41c480:	ldr	x20, [sp, #224]
  41c484:	add	x21, sp, #0x12c
  41c488:	str	xzr, [sp, #168]
  41c48c:	add	x27, sp, #0x128
  41c490:	mov	x1, x24
  41c494:	mov	x0, x20
  41c498:	mov	x4, x21
  41c49c:	mov	x3, x27
  41c4a0:	mov	w2, #0x0                   	// #0
  41c4a4:	bl	40f098 <ferror@plt+0xb7f8>
  41c4a8:	str	x0, [sp, #184]
  41c4ac:	ldr	w1, [sp, #300]
  41c4b0:	ldr	w0, [sp, #296]
  41c4b4:	add	x20, x20, x0
  41c4b8:	tbnz	w1, #0, 41d180 <ferror@plt+0x198e0>
  41c4bc:	tbnz	w1, #1, 41d318 <ferror@plt+0x19a78>
  41c4c0:	cmp	x24, x20
  41c4c4:	b.eq	41d41c <ferror@plt+0x19b7c>  // b.none
  41c4c8:	ldr	x22, [sp, #184]
  41c4cc:	lsl	x0, x22, #3
  41c4d0:	bl	4032a0 <xmalloc@plt>
  41c4d4:	str	x0, [sp, #176]
  41c4d8:	cbz	x22, 41c620 <ferror@plt+0x18d80>
  41c4dc:	adrp	x28, 43e000 <warn@@Base+0x7468>
  41c4e0:	mov	x26, #0x0                   	// #0
  41c4e4:	add	x0, x28, #0xca0
  41c4e8:	str	x0, [sp, #192]
  41c4ec:	str	x19, [sp, #240]
  41c4f0:	ldr	x0, [sp, #168]
  41c4f4:	cbz	x0, 41c604 <ferror@plt+0x18d64>
  41c4f8:	mov	x28, #0x0                   	// #0
  41c4fc:	ldr	x22, [sp, #224]
  41c500:	b	41c5c0 <ferror@plt+0x18d20>
  41c504:	tbnz	w1, #1, 41cc34 <ferror@plt+0x19394>
  41c508:	mov	x1, x24
  41c50c:	mov	x0, x22
  41c510:	mov	w2, #0x0                   	// #0
  41c514:	mov	x4, x21
  41c518:	mov	x3, x27
  41c51c:	bl	40f098 <ferror@plt+0xb7f8>
  41c520:	ldr	w1, [sp, #300]
  41c524:	mov	x25, x0
  41c528:	ldr	w2, [sp, #296]
  41c52c:	add	x22, x22, x2
  41c530:	tbnz	w1, #0, 41cc1c <ferror@plt+0x1937c>
  41c534:	tbnz	w1, #1, 41cc04 <ferror@plt+0x19364>
  41c538:	cmp	x24, x20
  41c53c:	b.eq	41cbb0 <ferror@plt+0x19310>  // b.none
  41c540:	ldr	x0, [sp, #232]
  41c544:	ldr	w19, [sp, #348]
  41c548:	cmp	x0, #0x1
  41c54c:	mov	w3, w19
  41c550:	b.eq	41cafc <ferror@plt+0x1925c>  // b.none
  41c554:	str	x3, [sp]
  41c558:	mov	w0, #0xffffffff            	// #-1
  41c55c:	ldr	x3, [sp, #200]
  41c560:	str	x3, [sp, #32]
  41c564:	ldr	x3, [sp, #216]
  41c568:	mov	w2, #0x9                   	// #9
  41c56c:	ldrh	w1, [sp, #320]
  41c570:	mov	w5, #0x1                   	// #1
  41c574:	str	w1, [sp, #8]
  41c578:	mov	x4, x20
  41c57c:	str	xzr, [sp, #16]
  41c580:	mov	x1, x25
  41c584:	str	w5, [sp, #24]
  41c588:	mov	x7, #0x0                   	// #0
  41c58c:	str	xzr, [sp, #40]
  41c590:	mov	x5, x24
  41c594:	strb	w2, [sp, #48]
  41c598:	mov	x6, #0x0                   	// #0
  41c59c:	str	w0, [sp, #56]
  41c5a0:	mov	x2, #0x0                   	// #0
  41c5a4:	mov	x0, #0x0                   	// #0
  41c5a8:	add	x28, x28, #0x1
  41c5ac:	bl	412da8 <ferror@plt+0xf508>
  41c5b0:	mov	x20, x0
  41c5b4:	ldr	x1, [sp, #168]
  41c5b8:	cmp	x28, x1
  41c5bc:	b.eq	41c604 <ferror@plt+0x18d64>  // b.none
  41c5c0:	mov	x1, x24
  41c5c4:	mov	x0, x22
  41c5c8:	mov	w2, #0x0                   	// #0
  41c5cc:	mov	x4, x21
  41c5d0:	mov	x3, x27
  41c5d4:	bl	40f098 <ferror@plt+0xb7f8>
  41c5d8:	ldr	w1, [sp, #300]
  41c5dc:	ldr	w2, [sp, #296]
  41c5e0:	str	x0, [sp, #232]
  41c5e4:	add	x22, x22, x2
  41c5e8:	tbz	w1, #0, 41c504 <ferror@plt+0x18c64>
  41c5ec:	ldr	x1, [sp, #192]
  41c5f0:	mov	w2, #0x5                   	// #5
  41c5f4:	mov	x0, #0x0                   	// #0
  41c5f8:	bl	403700 <dcgettext@plt>
  41c5fc:	bl	4365c0 <error@@Base>
  41c600:	b	41c508 <ferror@plt+0x18c68>
  41c604:	cmp	x24, x20
  41c608:	b.eq	41d44c <ferror@plt+0x19bac>  // b.none
  41c60c:	ldr	x0, [sp, #184]
  41c610:	add	x26, x26, #0x1
  41c614:	cmp	x0, x26
  41c618:	b.ne	41c4f0 <ferror@plt+0x18c50>  // b.any
  41c61c:	ldr	x19, [sp, #240]
  41c620:	add	x0, x20, #0x1
  41c624:	str	x0, [sp, #240]
  41c628:	cmp	x24, x0
  41c62c:	b.ls	41d0cc <ferror@plt+0x1982c>  // b.plast
  41c630:	mov	w1, #0x1                   	// #1
  41c634:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  41c638:	mov	x0, x20
  41c63c:	ldr	x2, [x2, #696]
  41c640:	blr	x2
  41c644:	ands	x14, x0, #0xff
  41c648:	str	x14, [sp, #232]
  41c64c:	ldr	x22, [sp, #240]
  41c650:	b.eq	41c6a8 <ferror@plt+0x18e08>  // b.none
  41c654:	mov	x3, x21
  41c658:	mov	x13, #0x0                   	// #0
  41c65c:	nop
  41c660:	mov	x1, x24
  41c664:	mov	x0, x22
  41c668:	mov	x4, #0x0                   	// #0
  41c66c:	mov	w2, #0x0                   	// #0
  41c670:	bl	40f098 <ferror@plt+0xb7f8>
  41c674:	ldr	w0, [sp, #300]
  41c678:	mov	x1, x24
  41c67c:	mov	x4, #0x0                   	// #0
  41c680:	mov	w2, #0x0                   	// #0
  41c684:	add	x22, x22, x0
  41c688:	mov	x0, x22
  41c68c:	bl	40f098 <ferror@plt+0xb7f8>
  41c690:	ldr	w0, [sp, #300]
  41c694:	add	x13, x13, #0x1
  41c698:	cmp	x14, x13
  41c69c:	add	x22, x22, x0
  41c6a0:	b.ne	41c660 <ferror@plt+0x18dc0>  // b.any
  41c6a4:	mov	x21, x3
  41c6a8:	mov	x1, x24
  41c6ac:	mov	x0, x22
  41c6b0:	mov	x4, x21
  41c6b4:	mov	x3, x27
  41c6b8:	mov	w2, #0x0                   	// #0
  41c6bc:	bl	40f098 <ferror@plt+0xb7f8>
  41c6c0:	ldr	w1, [sp, #296]
  41c6c4:	tst	x0, #0xffffffff00000000
  41c6c8:	str	w0, [sp, #192]
  41c6cc:	and	x20, x0, #0xffffffff
  41c6d0:	add	x22, x22, x1
  41c6d4:	ldr	w0, [sp, #300]
  41c6d8:	b.eq	41d15c <ferror@plt+0x198bc>  // b.none
  41c6dc:	orr	w1, w0, #0x2
  41c6e0:	str	w1, [sp, #300]
  41c6e4:	tbz	w0, #0, 41d168 <ferror@plt+0x198c8>
  41c6e8:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41c6ec:	add	x1, x1, #0xca0
  41c6f0:	mov	w2, #0x5                   	// #5
  41c6f4:	mov	x0, #0x0                   	// #0
  41c6f8:	bl	403700 <dcgettext@plt>
  41c6fc:	bl	4365c0 <error@@Base>
  41c700:	cmp	x24, x22
  41c704:	b.eq	41d428 <ferror@plt+0x19b88>  // b.none
  41c708:	add	x25, x20, x20, lsl #1
  41c70c:	mov	x0, #0x1                   	// #1
  41c710:	lsl	x25, x25, #3
  41c714:	mov	x1, x25
  41c718:	bl	403840 <xcalloc@plt>
  41c71c:	str	x0, [sp, #168]
  41c720:	mov	x28, x0
  41c724:	cbz	x20, 41c898 <ferror@plt+0x18ff8>
  41c728:	add	x0, x25, x0
  41c72c:	stp	x19, x0, [sp, #256]
  41c730:	adrp	x0, 43e000 <warn@@Base+0x7468>
  41c734:	add	x0, x0, #0xca0
  41c738:	str	x0, [sp, #224]
  41c73c:	nop
  41c740:	ldr	x0, [sp, #232]
  41c744:	cbz	x0, 41c87c <ferror@plt+0x18fdc>
  41c748:	ldr	x25, [sp, #240]
  41c74c:	mov	x26, #0x0                   	// #0
  41c750:	mov	x3, x27
  41c754:	mov	x0, x25
  41c758:	mov	w2, #0x0                   	// #0
  41c75c:	mov	x4, x21
  41c760:	mov	x1, x24
  41c764:	bl	40f098 <ferror@plt+0xb7f8>
  41c768:	ldr	w2, [sp, #300]
  41c76c:	mov	x20, x0
  41c770:	ldr	w3, [sp, #296]
  41c774:	add	x25, x25, x3
  41c778:	tbnz	w2, #0, 41c8f8 <ferror@plt+0x19058>
  41c77c:	tbnz	w2, #1, 41cae4 <ferror@plt+0x19244>
  41c780:	mov	x1, x24
  41c784:	mov	x0, x25
  41c788:	mov	w2, #0x0                   	// #0
  41c78c:	mov	x4, x21
  41c790:	mov	x3, x27
  41c794:	bl	40f098 <ferror@plt+0xb7f8>
  41c798:	ldr	w1, [sp, #300]
  41c79c:	mov	x19, x0
  41c7a0:	ldr	w2, [sp, #296]
  41c7a4:	add	x25, x25, x2
  41c7a8:	tbnz	w1, #0, 41cacc <ferror@plt+0x1922c>
  41c7ac:	tbnz	w1, #1, 41cab4 <ferror@plt+0x19214>
  41c7b0:	cmp	x24, x22
  41c7b4:	b.eq	41ca7c <ferror@plt+0x191dc>  // b.none
  41c7b8:	cmp	x20, #0x1
  41c7bc:	b.eq	41c964 <ferror@plt+0x190c4>  // b.none
  41c7c0:	cmp	x20, #0x2
  41c7c4:	b.ne	41c7e0 <ferror@plt+0x18f40>  // b.any
  41c7c8:	cmp	x19, #0xb
  41c7cc:	b.eq	41ca68 <ferror@plt+0x191c8>  // b.none
  41c7d0:	cmp	x19, #0xf
  41c7d4:	b.eq	41ca18 <ferror@plt+0x19178>  // b.none
  41c7d8:	cmp	x19, #0x5
  41c7dc:	b.eq	41c7e8 <ferror@plt+0x18f48>  // b.none
  41c7e0:	ldr	w3, [sp, #348]
  41c7e4:	b	41c810 <ferror@plt+0x18f70>
  41c7e8:	add	x0, x22, #0x2
  41c7ec:	cmp	x24, x0
  41c7f0:	b.ls	41c940 <ferror@plt+0x190a0>  // b.plast
  41c7f4:	mov	w1, w20
  41c7f8:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  41c7fc:	mov	x0, x22
  41c800:	ldr	x2, [x2, #696]
  41c804:	blr	x2
  41c808:	ldr	w3, [sp, #348]
  41c80c:	str	w0, [x28, #8]
  41c810:	str	x3, [sp]
  41c814:	mov	w0, #0xffffffff            	// #-1
  41c818:	ldr	x3, [sp, #200]
  41c81c:	str	x3, [sp, #32]
  41c820:	ldr	x3, [sp, #216]
  41c824:	mov	w2, #0x9                   	// #9
  41c828:	ldrh	w1, [sp, #320]
  41c82c:	mov	w5, #0x1                   	// #1
  41c830:	str	w1, [sp, #8]
  41c834:	mov	x4, x22
  41c838:	str	xzr, [sp, #16]
  41c83c:	mov	x1, x19
  41c840:	str	w5, [sp, #24]
  41c844:	mov	x7, #0x0                   	// #0
  41c848:	str	xzr, [sp, #40]
  41c84c:	mov	x5, x24
  41c850:	strb	w2, [sp, #48]
  41c854:	mov	x6, #0x0                   	// #0
  41c858:	str	w0, [sp, #56]
  41c85c:	mov	x2, #0x0                   	// #0
  41c860:	mov	x0, #0x0                   	// #0
  41c864:	add	x26, x26, #0x1
  41c868:	bl	412da8 <ferror@plt+0xf508>
  41c86c:	mov	x22, x0
  41c870:	ldr	x1, [sp, #232]
  41c874:	cmp	x26, x1
  41c878:	b.ne	41c750 <ferror@plt+0x18eb0>  // b.any
  41c87c:	cmp	x24, x22
  41c880:	b.eq	41d43c <ferror@plt+0x19b9c>  // b.none
  41c884:	ldr	x0, [sp, #264]
  41c888:	add	x28, x28, #0x18
  41c88c:	cmp	x28, x0
  41c890:	b.ne	41c740 <ferror@plt+0x18ea0>  // b.any
  41c894:	ldr	x19, [sp, #256]
  41c898:	ldr	x0, [sp, #168]
  41c89c:	ldr	w20, [x0, #8]
  41c8a0:	cbz	w20, 41c910 <ferror@plt+0x19070>
  41c8a4:	ldr	x0, [sp, #184]
  41c8a8:	cbz	x0, 41cf70 <ferror@plt+0x196d0>
  41c8ac:	ldr	x0, [sp, #184]
  41c8b0:	cmp	x0, w20, uxtw
  41c8b4:	b.cc	41d018 <ferror@plt+0x19778>  // b.lo, b.ul, b.last
  41c8b8:	ldr	x0, [sp, #176]
  41c8bc:	sub	w20, w20, #0x1
  41c8c0:	ldr	x20, [x0, x20, lsl #3]
  41c8c4:	adrp	x0, 46a000 <_bfd_std_section+0x3120>
  41c8c8:	ldr	w0, [x0, #632]
  41c8cc:	cbnz	w0, 41c918 <ferror@plt+0x19078>
  41c8d0:	mov	x0, x20
  41c8d4:	bl	402fd0 <strlen@plt>
  41c8d8:	cmp	x0, #0x4b
  41c8dc:	b.ls	41c918 <ferror@plt+0x19078>  // b.plast
  41c8e0:	ldr	x0, [sp, #168]
  41c8e4:	ldr	x1, [x0]
  41c8e8:	adrp	x0, 43c000 <warn@@Base+0x5468>
  41c8ec:	add	x0, x0, #0x660
  41c8f0:	bl	4037a0 <printf@plt>
  41c8f4:	b	41c14c <ferror@plt+0x188ac>
  41c8f8:	ldr	x1, [sp, #224]
  41c8fc:	mov	w2, #0x5                   	// #5
  41c900:	mov	x0, #0x0                   	// #0
  41c904:	bl	403700 <dcgettext@plt>
  41c908:	bl	4365c0 <error@@Base>
  41c90c:	b	41c780 <ferror@plt+0x18ee0>
  41c910:	adrp	x20, 43c000 <warn@@Base+0x5468>
  41c914:	add	x20, x20, #0x960
  41c918:	mov	w2, #0x5                   	// #5
  41c91c:	adrp	x1, 441000 <warn@@Base+0xa468>
  41c920:	mov	x0, #0x0                   	// #0
  41c924:	add	x1, x1, #0xfb8
  41c928:	bl	403700 <dcgettext@plt>
  41c92c:	ldr	x1, [sp, #168]
  41c930:	ldr	x2, [x1]
  41c934:	mov	x1, x20
  41c938:	bl	4037a0 <printf@plt>
  41c93c:	b	41c14c <ferror@plt+0x188ac>
  41c940:	cmp	x24, x22
  41c944:	b.ls	41c958 <ferror@plt+0x190b8>  // b.plast
  41c948:	sub	x1, x24, x22
  41c94c:	sub	w0, w1, #0x1
  41c950:	cmp	w0, #0x7
  41c954:	b.ls	41c7f8 <ferror@plt+0x18f58>  // b.plast
  41c958:	ldr	w3, [sp, #348]
  41c95c:	str	wzr, [x28, #8]
  41c960:	b	41c810 <ferror@plt+0x18f70>
  41c964:	ldr	w20, [sp, #348]
  41c968:	cmp	x19, #0x8
  41c96c:	mov	w3, w20
  41c970:	b.eq	41ca08 <ferror@plt+0x19168>  // b.none
  41c974:	cmp	x19, #0x1f
  41c978:	b.ne	41c810 <ferror@plt+0x18f70>  // b.any
  41c97c:	cmp	w20, #0x8
  41c980:	b.hi	41c9cc <ferror@plt+0x1912c>  // b.pmore
  41c984:	add	x3, x22, x3
  41c988:	cmp	x24, x3
  41c98c:	b.hi	41c99c <ferror@plt+0x190fc>  // b.pmore
  41c990:	cmp	x24, x22
  41c994:	b.ls	41ca10 <ferror@plt+0x19170>  // b.plast
  41c998:	sub	w20, w24, w22
  41c99c:	sub	w0, w20, #0x1
  41c9a0:	mov	w1, w20
  41c9a4:	cmp	w0, #0x7
  41c9a8:	b.hi	41ca10 <ferror@plt+0x19170>  // b.pmore
  41c9ac:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  41c9b0:	mov	x0, x22
  41c9b4:	ldr	x2, [x2, #696]
  41c9b8:	blr	x2
  41c9bc:	bl	40da20 <ferror@plt+0xa180>
  41c9c0:	str	x0, [x28]
  41c9c4:	ldr	w3, [sp, #348]
  41c9c8:	b	41c810 <ferror@plt+0x18f70>
  41c9cc:	mov	w4, #0x5                   	// #5
  41c9d0:	adrp	x2, 43d000 <warn@@Base+0x6468>
  41c9d4:	adrp	x1, 43d000 <warn@@Base+0x6468>
  41c9d8:	add	x2, x2, #0x430
  41c9dc:	add	x1, x1, #0x480
  41c9e0:	mov	x0, #0x0                   	// #0
  41c9e4:	bl	4035d0 <dcngettext@plt>
  41c9e8:	mov	w1, w20
  41c9ec:	mov	w2, #0x8                   	// #8
  41c9f0:	bl	4365c0 <error@@Base>
  41c9f4:	add	x0, x22, #0x8
  41c9f8:	cmp	x24, x0
  41c9fc:	b.ls	41c990 <ferror@plt+0x190f0>  // b.plast
  41ca00:	mov	w1, #0x8                   	// #8
  41ca04:	b	41c9ac <ferror@plt+0x1910c>
  41ca08:	str	x22, [x28]
  41ca0c:	b	41c810 <ferror@plt+0x18f70>
  41ca10:	mov	x0, #0x0                   	// #0
  41ca14:	b	41c9bc <ferror@plt+0x1911c>
  41ca18:	mov	x4, x21
  41ca1c:	mov	x3, x27
  41ca20:	mov	x1, x24
  41ca24:	mov	x0, x22
  41ca28:	mov	w2, #0x0                   	// #0
  41ca2c:	bl	40f098 <ferror@plt+0xb7f8>
  41ca30:	str	w0, [x28, #8]
  41ca34:	tst	x0, #0xffffffff00000000
  41ca38:	ldr	w0, [sp, #300]
  41ca3c:	b.eq	41cc4c <ferror@plt+0x193ac>  // b.none
  41ca40:	orr	w1, w0, #0x2
  41ca44:	str	w1, [sp, #300]
  41ca48:	tbz	w0, #0, 41cc58 <ferror@plt+0x193b8>
  41ca4c:	ldr	x1, [sp, #224]
  41ca50:	mov	w2, #0x5                   	// #5
  41ca54:	mov	x0, #0x0                   	// #0
  41ca58:	bl	403700 <dcgettext@plt>
  41ca5c:	bl	4365c0 <error@@Base>
  41ca60:	ldr	w3, [sp, #348]
  41ca64:	b	41c810 <ferror@plt+0x18f70>
  41ca68:	add	x0, x22, #0x1
  41ca6c:	cmp	x24, x0
  41ca70:	b.ls	41c940 <ferror@plt+0x190a0>  // b.plast
  41ca74:	mov	w1, #0x1                   	// #1
  41ca78:	b	41c7f8 <ferror@plt+0x18f58>
  41ca7c:	adrp	x20, 441000 <warn@@Base+0xa468>
  41ca80:	add	x20, x20, #0x3f8
  41ca84:	mov	x1, x20
  41ca88:	mov	w2, #0x5                   	// #5
  41ca8c:	mov	x0, #0x0                   	// #0
  41ca90:	ldr	x19, [sp, #256]
  41ca94:	bl	403700 <dcgettext@plt>
  41ca98:	bl	436b98 <warn@@Base>
  41ca9c:	mov	x1, x20
  41caa0:	mov	w2, #0x5                   	// #5
  41caa4:	mov	x0, #0x0                   	// #0
  41caa8:	bl	403700 <dcgettext@plt>
  41caac:	bl	436b98 <warn@@Base>
  41cab0:	b	41c898 <ferror@plt+0x18ff8>
  41cab4:	mov	x1, x23
  41cab8:	mov	w2, #0x5                   	// #5
  41cabc:	mov	x0, #0x0                   	// #0
  41cac0:	bl	403700 <dcgettext@plt>
  41cac4:	bl	4365c0 <error@@Base>
  41cac8:	b	41c7b0 <ferror@plt+0x18f10>
  41cacc:	ldr	x1, [sp, #224]
  41cad0:	mov	w2, #0x5                   	// #5
  41cad4:	mov	x0, #0x0                   	// #0
  41cad8:	bl	403700 <dcgettext@plt>
  41cadc:	bl	4365c0 <error@@Base>
  41cae0:	b	41c7b0 <ferror@plt+0x18f10>
  41cae4:	mov	x1, x23
  41cae8:	mov	w2, #0x5                   	// #5
  41caec:	mov	x0, #0x0                   	// #0
  41caf0:	bl	403700 <dcgettext@plt>
  41caf4:	bl	4365c0 <error@@Base>
  41caf8:	b	41c780 <ferror@plt+0x18ee0>
  41cafc:	cmp	x25, #0x8
  41cb00:	b.eq	41cb9c <ferror@plt+0x192fc>  // b.none
  41cb04:	cmp	x25, #0x1f
  41cb08:	b.ne	41c554 <ferror@plt+0x18cb4>  // b.any
  41cb0c:	cmp	w19, #0x8
  41cb10:	b.hi	41cb60 <ferror@plt+0x192c0>  // b.pmore
  41cb14:	add	x3, x20, x3
  41cb18:	cmp	x24, x3
  41cb1c:	b.hi	41cb2c <ferror@plt+0x1928c>  // b.pmore
  41cb20:	cmp	x24, x20
  41cb24:	b.ls	41cba8 <ferror@plt+0x19308>  // b.plast
  41cb28:	sub	w19, w24, w20
  41cb2c:	sub	w0, w19, #0x1
  41cb30:	mov	w1, w19
  41cb34:	cmp	w0, #0x7
  41cb38:	b.hi	41cba8 <ferror@plt+0x19308>  // b.pmore
  41cb3c:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  41cb40:	mov	x0, x20
  41cb44:	ldr	x2, [x2, #696]
  41cb48:	blr	x2
  41cb4c:	bl	40da20 <ferror@plt+0xa180>
  41cb50:	ldr	x1, [sp, #176]
  41cb54:	ldr	w3, [sp, #348]
  41cb58:	str	x0, [x1, x26, lsl #3]
  41cb5c:	b	41c554 <ferror@plt+0x18cb4>
  41cb60:	mov	w4, #0x5                   	// #5
  41cb64:	adrp	x2, 43d000 <warn@@Base+0x6468>
  41cb68:	adrp	x1, 43d000 <warn@@Base+0x6468>
  41cb6c:	add	x2, x2, #0x430
  41cb70:	add	x1, x1, #0x480
  41cb74:	mov	x0, #0x0                   	// #0
  41cb78:	bl	4035d0 <dcngettext@plt>
  41cb7c:	mov	w1, w19
  41cb80:	mov	w2, #0x8                   	// #8
  41cb84:	bl	4365c0 <error@@Base>
  41cb88:	add	x0, x20, #0x8
  41cb8c:	cmp	x24, x0
  41cb90:	b.ls	41cb20 <ferror@plt+0x19280>  // b.plast
  41cb94:	mov	w1, #0x8                   	// #8
  41cb98:	b	41cb3c <ferror@plt+0x1929c>
  41cb9c:	ldr	x0, [sp, #176]
  41cba0:	str	x20, [x0, x26, lsl #3]
  41cba4:	b	41c554 <ferror@plt+0x18cb4>
  41cba8:	mov	x0, #0x0                   	// #0
  41cbac:	b	41cb4c <ferror@plt+0x192ac>
  41cbb0:	adrp	x22, 441000 <warn@@Base+0xa468>
  41cbb4:	add	x22, x22, #0xf00
  41cbb8:	mov	x1, x22
  41cbbc:	mov	w2, #0x5                   	// #5
  41cbc0:	mov	x0, #0x0                   	// #0
  41cbc4:	ldr	x19, [sp, #240]
  41cbc8:	bl	403700 <dcgettext@plt>
  41cbcc:	bl	436b98 <warn@@Base>
  41cbd0:	add	x3, x20, #0x1
  41cbd4:	mov	x1, x22
  41cbd8:	mov	w2, #0x5                   	// #5
  41cbdc:	mov	x22, x3
  41cbe0:	mov	x0, #0x0                   	// #0
  41cbe4:	str	x3, [sp, #240]
  41cbe8:	bl	403700 <dcgettext@plt>
  41cbec:	bl	436b98 <warn@@Base>
  41cbf0:	cmp	x24, x22
  41cbf4:	b.hi	41c630 <ferror@plt+0x18d90>  // b.pmore
  41cbf8:	str	xzr, [sp, #232]
  41cbfc:	ldr	x22, [sp, #240]
  41cc00:	b	41c6a8 <ferror@plt+0x18e08>
  41cc04:	mov	x1, x23
  41cc08:	mov	w2, #0x5                   	// #5
  41cc0c:	mov	x0, #0x0                   	// #0
  41cc10:	bl	403700 <dcgettext@plt>
  41cc14:	bl	4365c0 <error@@Base>
  41cc18:	b	41c538 <ferror@plt+0x18c98>
  41cc1c:	ldr	x1, [sp, #192]
  41cc20:	mov	w2, #0x5                   	// #5
  41cc24:	mov	x0, #0x0                   	// #0
  41cc28:	bl	403700 <dcgettext@plt>
  41cc2c:	bl	4365c0 <error@@Base>
  41cc30:	b	41c538 <ferror@plt+0x18c98>
  41cc34:	mov	x1, x23
  41cc38:	mov	w2, #0x5                   	// #5
  41cc3c:	mov	x0, #0x0                   	// #0
  41cc40:	bl	403700 <dcgettext@plt>
  41cc44:	bl	4365c0 <error@@Base>
  41cc48:	b	41c508 <ferror@plt+0x18c68>
  41cc4c:	tbnz	w0, #0, 41ca4c <ferror@plt+0x191ac>
  41cc50:	tbz	w0, #1, 41c7e0 <ferror@plt+0x18f40>
  41cc54:	nop
  41cc58:	mov	x1, x23
  41cc5c:	mov	w2, #0x5                   	// #5
  41cc60:	mov	x0, #0x0                   	// #0
  41cc64:	bl	403700 <dcgettext@plt>
  41cc68:	bl	4365c0 <error@@Base>
  41cc6c:	ldr	w3, [sp, #348]
  41cc70:	b	41c810 <ferror@plt+0x18f70>
  41cc74:	mov	x25, x28
  41cc78:	add	x21, sp, #0x12c
  41cc7c:	mov	w20, #0x0                   	// #0
  41cc80:	sub	x1, x24, x25
  41cc84:	mov	x0, x25
  41cc88:	bl	403020 <strnlen@plt>
  41cc8c:	add	x0, x0, #0x1
  41cc90:	add	x25, x25, x0
  41cc94:	mov	x3, x21
  41cc98:	mov	x0, x25
  41cc9c:	mov	x1, x24
  41cca0:	mov	x4, #0x0                   	// #0
  41cca4:	mov	w2, #0x0                   	// #0
  41cca8:	bl	40f098 <ferror@plt+0xb7f8>
  41ccac:	add	w20, w20, #0x1
  41ccb0:	ldr	w0, [sp, #300]
  41ccb4:	mov	x1, x24
  41ccb8:	mov	x4, #0x0                   	// #0
  41ccbc:	mov	w2, #0x0                   	// #0
  41ccc0:	add	x25, x25, x0
  41ccc4:	mov	x0, x25
  41ccc8:	bl	40f098 <ferror@plt+0xb7f8>
  41cccc:	ldr	w13, [sp, #300]
  41ccd0:	mov	x1, x24
  41ccd4:	mov	x4, #0x0                   	// #0
  41ccd8:	mov	w2, #0x0                   	// #0
  41ccdc:	add	x13, x25, x13
  41cce0:	mov	x0, x13
  41cce4:	bl	40f098 <ferror@plt+0xb7f8>
  41cce8:	ldr	w0, [sp, #300]
  41ccec:	add	x25, x13, x0
  41ccf0:	cmp	x24, x25
  41ccf4:	b.ls	41d0f8 <ferror@plt+0x19858>  // b.plast
  41ccf8:	ldrb	w0, [x13, x0]
  41ccfc:	cbnz	w0, 41cc80 <ferror@plt+0x193e0>
  41cd00:	mov	w0, #0x18                  	// #24
  41cd04:	str	w20, [sp, #192]
  41cd08:	add	x27, sp, #0x128
  41cd0c:	umull	x0, w20, w0
  41cd10:	bl	4032a0 <xmalloc@plt>
  41cd14:	str	x0, [sp, #168]
  41cd18:	ldrb	w1, [x26, #1]
  41cd1c:	mov	x22, x0
  41cd20:	adrp	x26, 43e000 <warn@@Base+0x7468>
  41cd24:	add	x26, x26, #0xca0
  41cd28:	cbz	w1, 41ce74 <ferror@plt+0x195d4>
  41cd2c:	str	x19, [sp, #224]
  41cd30:	mov	x19, x28
  41cd34:	mov	x28, x26
  41cd38:	b	41ce08 <ferror@plt+0x19568>
  41cd3c:	orr	w1, w0, #0x2
  41cd40:	str	w1, [sp, #300]
  41cd44:	tbz	w0, #0, 41ce58 <ferror@plt+0x195b8>
  41cd48:	mov	x1, x28
  41cd4c:	mov	w2, #0x5                   	// #5
  41cd50:	mov	x0, #0x0                   	// #0
  41cd54:	bl	403700 <dcgettext@plt>
  41cd58:	bl	4365c0 <error@@Base>
  41cd5c:	mov	x1, x24
  41cd60:	mov	x0, x20
  41cd64:	mov	x4, x21
  41cd68:	mov	x3, x27
  41cd6c:	mov	w2, #0x0                   	// #0
  41cd70:	bl	40f098 <ferror@plt+0xb7f8>
  41cd74:	ldr	w1, [sp, #296]
  41cd78:	tst	x0, #0xffffffff00000000
  41cd7c:	str	w0, [x22, #12]
  41cd80:	add	x20, x20, x1
  41cd84:	ldr	w0, [sp, #300]
  41cd88:	b.eq	41cec8 <ferror@plt+0x19628>  // b.none
  41cd8c:	orr	w1, w0, #0x2
  41cd90:	str	w1, [sp, #300]
  41cd94:	tbz	w0, #0, 41ced0 <ferror@plt+0x19630>
  41cd98:	mov	x1, x28
  41cd9c:	mov	w2, #0x5                   	// #5
  41cda0:	mov	x0, #0x0                   	// #0
  41cda4:	bl	403700 <dcgettext@plt>
  41cda8:	bl	4365c0 <error@@Base>
  41cdac:	mov	x4, x21
  41cdb0:	mov	x3, x27
  41cdb4:	mov	x1, x24
  41cdb8:	mov	x0, x20
  41cdbc:	mov	w2, #0x0                   	// #0
  41cdc0:	bl	40f098 <ferror@plt+0xb7f8>
  41cdc4:	ldr	w26, [sp, #296]
  41cdc8:	tst	x0, #0xffffffff00000000
  41cdcc:	str	w0, [x22, #16]
  41cdd0:	add	x19, x20, x26
  41cdd4:	ldr	w0, [sp, #300]
  41cdd8:	b.eq	41cea4 <ferror@plt+0x19604>  // b.none
  41cddc:	orr	w1, w0, #0x2
  41cde0:	str	w1, [sp, #300]
  41cde4:	tbz	w0, #0, 41ceb0 <ferror@plt+0x19610>
  41cde8:	mov	x1, x28
  41cdec:	mov	w2, #0x5                   	// #5
  41cdf0:	mov	x0, #0x0                   	// #0
  41cdf4:	bl	403700 <dcgettext@plt>
  41cdf8:	bl	4365c0 <error@@Base>
  41cdfc:	ldrb	w0, [x20, x26]
  41ce00:	add	x22, x22, #0x18
  41ce04:	cbz	w0, 41ce70 <ferror@plt+0x195d0>
  41ce08:	str	x19, [x22]
  41ce0c:	sub	x1, x24, x19
  41ce10:	mov	x0, x19
  41ce14:	bl	403020 <strnlen@plt>
  41ce18:	add	x20, x0, #0x1
  41ce1c:	add	x20, x19, x20
  41ce20:	mov	x3, x27
  41ce24:	mov	x0, x20
  41ce28:	mov	x4, x21
  41ce2c:	mov	x1, x24
  41ce30:	mov	w2, #0x0                   	// #0
  41ce34:	bl	40f098 <ferror@plt+0xb7f8>
  41ce38:	str	w0, [x22, #8]
  41ce3c:	ldr	w3, [sp, #296]
  41ce40:	tst	x0, #0xffffffff00000000
  41ce44:	ldr	w0, [sp, #300]
  41ce48:	add	x20, x20, x3
  41ce4c:	b.ne	41cd3c <ferror@plt+0x1949c>  // b.any
  41ce50:	tbnz	w0, #0, 41cd48 <ferror@plt+0x194a8>
  41ce54:	tbz	w0, #1, 41cd5c <ferror@plt+0x194bc>
  41ce58:	mov	x1, x23
  41ce5c:	mov	w2, #0x5                   	// #5
  41ce60:	mov	x0, #0x0                   	// #0
  41ce64:	bl	403700 <dcgettext@plt>
  41ce68:	bl	4365c0 <error@@Base>
  41ce6c:	b	41cd5c <ferror@plt+0x194bc>
  41ce70:	ldr	x19, [sp, #224]
  41ce74:	add	x22, x25, #0x1
  41ce78:	ldr	x0, [sp, #176]
  41ce7c:	cbnz	x0, 41c898 <ferror@plt+0x18ff8>
  41ce80:	mov	w2, #0x5                   	// #5
  41ce84:	adrp	x1, 441000 <warn@@Base+0xa468>
  41ce88:	mov	x0, #0x0                   	// #0
  41ce8c:	add	x1, x1, #0xf68
  41ce90:	bl	403700 <dcgettext@plt>
  41ce94:	ldr	x1, [sp, #168]
  41ce98:	ldr	x1, [x1]
  41ce9c:	bl	4037a0 <printf@plt>
  41cea0:	b	41c14c <ferror@plt+0x188ac>
  41cea4:	tbnz	w0, #0, 41cde8 <ferror@plt+0x19548>
  41cea8:	tbz	w0, #1, 41cdfc <ferror@plt+0x1955c>
  41ceac:	nop
  41ceb0:	mov	x1, x23
  41ceb4:	mov	w2, #0x5                   	// #5
  41ceb8:	mov	x0, #0x0                   	// #0
  41cebc:	bl	403700 <dcgettext@plt>
  41cec0:	bl	4365c0 <error@@Base>
  41cec4:	b	41cdfc <ferror@plt+0x1955c>
  41cec8:	tbnz	w0, #0, 41cd98 <ferror@plt+0x194f8>
  41cecc:	tbz	w0, #1, 41cdac <ferror@plt+0x1950c>
  41ced0:	mov	x1, x23
  41ced4:	mov	w2, #0x5                   	// #5
  41ced8:	mov	x0, #0x0                   	// #0
  41cedc:	bl	403700 <dcgettext@plt>
  41cee0:	bl	4365c0 <error@@Base>
  41cee4:	b	41cdac <ferror@plt+0x1950c>
  41cee8:	mov	x1, x23
  41ceec:	mov	w2, #0x5                   	// #5
  41cef0:	mov	x0, #0x0                   	// #0
  41cef4:	bl	403700 <dcgettext@plt>
  41cef8:	bl	4365c0 <error@@Base>
  41cefc:	b	41bcc4 <ferror@plt+0x18424>
  41cf00:	mov	w2, #0x5                   	// #5
  41cf04:	adrp	x1, 442000 <warn@@Base+0xb468>
  41cf08:	mov	x0, #0x0                   	// #0
  41cf0c:	add	x1, x1, #0x60
  41cf10:	bl	403700 <dcgettext@plt>
  41cf14:	ldr	w2, [sp, #192]
  41cf18:	mov	w1, w22
  41cf1c:	bl	436b98 <warn@@Base>
  41cf20:	mov	w2, #0x5                   	// #5
  41cf24:	adrp	x1, 442000 <warn@@Base+0xb468>
  41cf28:	mov	x0, #0x0                   	// #0
  41cf2c:	add	x1, x1, #0x88
  41cf30:	bl	403700 <dcgettext@plt>
  41cf34:	mov	w1, w20
  41cf38:	bl	4037a0 <printf@plt>
  41cf3c:	b	41b9dc <ferror@plt+0x1813c>
  41cf40:	mov	x1, x23
  41cf44:	mov	w2, #0x5                   	// #5
  41cf48:	mov	x0, #0x0                   	// #0
  41cf4c:	bl	403700 <dcgettext@plt>
  41cf50:	bl	4365c0 <error@@Base>
  41cf54:	b	41bbc8 <ferror@plt+0x18328>
  41cf58:	mov	x1, x23
  41cf5c:	mov	w2, #0x5                   	// #5
  41cf60:	mov	x0, #0x0                   	// #0
  41cf64:	bl	403700 <dcgettext@plt>
  41cf68:	bl	4365c0 <error@@Base>
  41cf6c:	b	41bf6c <ferror@plt+0x186cc>
  41cf70:	adrp	x1, 441000 <warn@@Base+0xa468>
  41cf74:	mov	w2, #0x5                   	// #5
  41cf78:	add	x1, x1, #0xf78
  41cf7c:	bl	403700 <dcgettext@plt>
  41cf80:	mov	x20, x0
  41cf84:	b	41c8c4 <ferror@plt+0x19024>
  41cf88:	mov	w1, w20
  41cf8c:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  41cf90:	mov	x0, x26
  41cf94:	add	x21, sp, #0x12c
  41cf98:	ldr	x2, [x2, #696]
  41cf9c:	blr	x2
  41cfa0:	ands	x14, x0, #0xff
  41cfa4:	str	x14, [sp, #168]
  41cfa8:	ldr	x20, [sp, #224]
  41cfac:	b.eq	41c48c <ferror@plt+0x18bec>  // b.none
  41cfb0:	mov	x3, x21
  41cfb4:	mov	x13, #0x0                   	// #0
  41cfb8:	mov	x1, x24
  41cfbc:	mov	x0, x20
  41cfc0:	mov	x4, #0x0                   	// #0
  41cfc4:	mov	w2, #0x0                   	// #0
  41cfc8:	bl	40f098 <ferror@plt+0xb7f8>
  41cfcc:	ldr	w0, [sp, #300]
  41cfd0:	mov	x1, x24
  41cfd4:	mov	x4, #0x0                   	// #0
  41cfd8:	mov	w2, #0x0                   	// #0
  41cfdc:	add	x20, x20, x0
  41cfe0:	mov	x0, x20
  41cfe4:	bl	40f098 <ferror@plt+0xb7f8>
  41cfe8:	ldr	w0, [sp, #300]
  41cfec:	add	x13, x13, #0x1
  41cff0:	cmp	x14, x13
  41cff4:	add	x20, x20, x0
  41cff8:	b.ne	41cfb8 <ferror@plt+0x19718>  // b.any
  41cffc:	mov	x21, x3
  41d000:	b	41c48c <ferror@plt+0x18bec>
  41d004:	ldr	x1, [x0, x20]
  41d008:	adrp	x0, 442000 <warn@@Base+0xb468>
  41d00c:	add	x0, x0, #0xb0
  41d010:	bl	4037a0 <printf@plt>
  41d014:	b	41b9dc <ferror@plt+0x1813c>
  41d018:	mov	w2, #0x5                   	// #5
  41d01c:	adrp	x1, 441000 <warn@@Base+0xa468>
  41d020:	mov	x0, #0x0                   	// #0
  41d024:	add	x1, x1, #0xf88
  41d028:	bl	403700 <dcgettext@plt>
  41d02c:	mov	x21, x0
  41d030:	ldr	x1, [sp, #184]
  41d034:	mov	w2, #0x0                   	// #0
  41d038:	adrp	x0, 449000 <warn@@Base+0x12468>
  41d03c:	add	x0, x0, #0x920
  41d040:	bl	40b9b8 <ferror@plt+0x8118>
  41d044:	mov	x2, x0
  41d048:	mov	w1, w20
  41d04c:	mov	x0, x21
  41d050:	bl	436b98 <warn@@Base>
  41d054:	adrp	x1, 440000 <warn@@Base+0x9468>
  41d058:	mov	w2, #0x5                   	// #5
  41d05c:	add	x1, x1, #0x3b0
  41d060:	mov	x0, #0x0                   	// #0
  41d064:	bl	403700 <dcgettext@plt>
  41d068:	mov	x20, x0
  41d06c:	b	41c8c4 <ferror@plt+0x19024>
  41d070:	mov	w2, #0x5                   	// #5
  41d074:	adrp	x1, 442000 <warn@@Base+0xb468>
  41d078:	mov	x0, #0x0                   	// #0
  41d07c:	add	x1, x1, #0x20
  41d080:	str	x5, [sp, #232]
  41d084:	bl	403700 <dcgettext@plt>
  41d088:	ldr	x5, [sp, #232]
  41d08c:	mov	w1, w20
  41d090:	sub	x2, x5, x21
  41d094:	mov	x21, x22
  41d098:	bl	4037a0 <printf@plt>
  41d09c:	cmp	w20, #0x1
  41d0a0:	b.ne	41b9dc <ferror@plt+0x1813c>  // b.any
  41d0a4:	mov	w20, #0xffffffff            	// #-1
  41d0a8:	b	41b8f4 <ferror@plt+0x18054>
  41d0ac:	ldr	x1, [sp, #176]
  41d0b0:	sub	w22, w22, #0x1
  41d0b4:	ldr	x2, [x25]
  41d0b8:	adrp	x0, 442000 <warn@@Base+0xb468>
  41d0bc:	ldr	x1, [x1, x22, lsl #3]
  41d0c0:	add	x0, x0, #0x120
  41d0c4:	bl	4037a0 <printf@plt>
  41d0c8:	b	41b9dc <ferror@plt+0x1813c>
  41d0cc:	cmp	x24, x20
  41d0d0:	b.ls	41cbf8 <ferror@plt+0x19358>  // b.plast
  41d0d4:	sub	x1, x24, x20
  41d0d8:	sub	w0, w1, #0x1
  41d0dc:	cmp	w0, #0x7
  41d0e0:	b.ls	41c634 <ferror@plt+0x18d94>  // b.plast
  41d0e4:	str	xzr, [sp, #232]
  41d0e8:	ldr	x22, [sp, #240]
  41d0ec:	b	41c6a8 <ferror@plt+0x18e08>
  41d0f0:	str	xzr, [x19, #2744]
  41d0f4:	b	41bdf4 <ferror@plt+0x18554>
  41d0f8:	adrp	x1, 441000 <warn@@Base+0xa468>
  41d0fc:	add	x1, x1, #0xf48
  41d100:	mov	w2, #0x5                   	// #5
  41d104:	mov	x0, #0x0                   	// #0
  41d108:	bl	403700 <dcgettext@plt>
  41d10c:	bl	436b98 <warn@@Base>
  41d110:	ldp	x21, x22, [sp, #96]
  41d114:	ldp	x25, x26, [sp, #128]
  41d118:	ldp	x27, x28, [sp, #144]
  41d11c:	b	41b728 <ferror@plt+0x17e88>
  41d120:	adrp	x1, 441000 <warn@@Base+0xa468>
  41d124:	add	x1, x1, #0x5e0
  41d128:	mov	w2, #0x5                   	// #5
  41d12c:	mov	x0, #0x0                   	// #0
  41d130:	bl	403700 <dcgettext@plt>
  41d134:	bl	436b98 <warn@@Base>
  41d138:	mov	w0, #0x0                   	// #0
  41d13c:	ldp	x29, x30, [sp, #64]
  41d140:	ldp	x19, x20, [sp, #80]
  41d144:	ldp	x21, x22, [sp, #96]
  41d148:	ldp	x23, x24, [sp, #112]
  41d14c:	ldp	x25, x26, [sp, #128]
  41d150:	ldp	x27, x28, [sp, #144]
  41d154:	add	sp, sp, #0x160
  41d158:	ret
  41d15c:	tbnz	w0, #0, 41c6e8 <ferror@plt+0x18e48>
  41d160:	tbz	w0, #1, 41c700 <ferror@plt+0x18e60>
  41d164:	nop
  41d168:	mov	x1, x23
  41d16c:	mov	w2, #0x5                   	// #5
  41d170:	mov	x0, #0x0                   	// #0
  41d174:	bl	403700 <dcgettext@plt>
  41d178:	bl	4365c0 <error@@Base>
  41d17c:	b	41c700 <ferror@plt+0x18e60>
  41d180:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41d184:	add	x1, x1, #0xca0
  41d188:	mov	w2, #0x5                   	// #5
  41d18c:	mov	x0, #0x0                   	// #0
  41d190:	bl	403700 <dcgettext@plt>
  41d194:	bl	4365c0 <error@@Base>
  41d198:	b	41c4c0 <ferror@plt+0x18c20>
  41d19c:	mov	w2, #0x5                   	// #5
  41d1a0:	adrp	x1, 442000 <warn@@Base+0xb468>
  41d1a4:	mov	x0, #0x0                   	// #0
  41d1a8:	add	x1, x1, #0xc0
  41d1ac:	bl	403700 <dcgettext@plt>
  41d1b0:	ldr	x1, [x25]
  41d1b4:	mov	w2, w22
  41d1b8:	bl	4037a0 <printf@plt>
  41d1bc:	b	41b9dc <ferror@plt+0x1813c>
  41d1c0:	ldr	w27, [sp, #192]
  41d1c4:	mov	w21, #0x18                  	// #24
  41d1c8:	ldr	x0, [sp, #168]
  41d1cc:	add	w20, w27, #0x1
  41d1d0:	str	x5, [sp, #232]
  41d1d4:	umull	x1, w20, w21
  41d1d8:	bl	4031f0 <xrealloc@plt>
  41d1dc:	mov	x3, x0
  41d1e0:	umull	x1, w27, w21
  41d1e4:	str	x3, [sp, #168]
  41d1e8:	ldr	x5, [sp, #232]
  41d1ec:	add	x21, x0, x1
  41d1f0:	str	x5, [sp, #192]
  41d1f4:	str	x5, [x3, x1]
  41d1f8:	mov	x0, x5
  41d1fc:	ldr	w1, [x19, #2780]
  41d200:	add	w1, w1, #0x1
  41d204:	str	w1, [x19, #2780]
  41d208:	bl	402fd0 <strlen@plt>
  41d20c:	add	x27, x0, #0x1
  41d210:	ldr	x5, [sp, #192]
  41d214:	mov	x1, x22
  41d218:	mov	x4, x26
  41d21c:	mov	x3, x25
  41d220:	add	x27, x5, x27
  41d224:	mov	w2, #0x0                   	// #0
  41d228:	mov	x0, x27
  41d22c:	bl	40f098 <ferror@plt+0xb7f8>
  41d230:	ldr	w1, [sp, #296]
  41d234:	tst	x0, #0xffffffff00000000
  41d238:	str	w0, [x21, #8]
  41d23c:	add	x27, x27, x1
  41d240:	ldr	w0, [sp, #300]
  41d244:	b.eq	41d3f0 <ferror@plt+0x19b50>  // b.none
  41d248:	orr	w1, w0, #0x2
  41d24c:	str	w1, [sp, #300]
  41d250:	tbz	w0, #0, 41d3f8 <ferror@plt+0x19b58>
  41d254:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41d258:	add	x1, x1, #0xca0
  41d25c:	mov	w2, #0x5                   	// #5
  41d260:	mov	x0, #0x0                   	// #0
  41d264:	bl	403700 <dcgettext@plt>
  41d268:	bl	4365c0 <error@@Base>
  41d26c:	mov	x1, x22
  41d270:	mov	x0, x27
  41d274:	mov	x4, x26
  41d278:	mov	x3, x25
  41d27c:	mov	w2, #0x0                   	// #0
  41d280:	bl	40f098 <ferror@plt+0xb7f8>
  41d284:	ldr	w1, [sp, #296]
  41d288:	tst	x0, #0xffffffff00000000
  41d28c:	str	w0, [x21, #12]
  41d290:	add	x27, x27, x1
  41d294:	ldr	w0, [sp, #300]
  41d298:	b.eq	41d3cc <ferror@plt+0x19b2c>  // b.none
  41d29c:	orr	w1, w0, #0x2
  41d2a0:	str	w1, [sp, #300]
  41d2a4:	tbz	w0, #0, 41d3d8 <ferror@plt+0x19b38>
  41d2a8:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41d2ac:	add	x1, x1, #0xca0
  41d2b0:	mov	w2, #0x5                   	// #5
  41d2b4:	mov	x0, #0x0                   	// #0
  41d2b8:	bl	403700 <dcgettext@plt>
  41d2bc:	bl	4365c0 <error@@Base>
  41d2c0:	mov	x4, x26
  41d2c4:	mov	x3, x25
  41d2c8:	mov	x0, x27
  41d2cc:	mov	x1, x22
  41d2d0:	mov	w2, #0x0                   	// #0
  41d2d4:	bl	40f098 <ferror@plt+0xb7f8>
  41d2d8:	str	w0, [x21, #16]
  41d2dc:	tst	x0, #0xffffffff00000000
  41d2e0:	ldr	w0, [sp, #300]
  41d2e4:	b.eq	41d3a8 <ferror@plt+0x19b08>  // b.none
  41d2e8:	orr	w1, w0, #0x2
  41d2ec:	str	w1, [sp, #300]
  41d2f0:	tbz	w0, #0, 41d3b0 <ferror@plt+0x19b10>
  41d2f4:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41d2f8:	add	x1, x1, #0xca0
  41d2fc:	mov	w2, #0x5                   	// #5
  41d300:	mov	x0, #0x0                   	// #0
  41d304:	bl	403700 <dcgettext@plt>
  41d308:	bl	4365c0 <error@@Base>
  41d30c:	str	w20, [sp, #192]
  41d310:	mov	x21, x22
  41d314:	b	41b9dc <ferror@plt+0x1813c>
  41d318:	mov	x1, x23
  41d31c:	mov	w2, #0x5                   	// #5
  41d320:	mov	x0, #0x0                   	// #0
  41d324:	bl	403700 <dcgettext@plt>
  41d328:	bl	4365c0 <error@@Base>
  41d32c:	b	41c4c0 <ferror@plt+0x18c20>
  41d330:	stp	x21, x22, [sp, #96]
  41d334:	b	41b774 <ferror@plt+0x17ed4>
  41d338:	mov	x21, x22
  41d33c:	mov	w20, #0xffffffff            	// #-1
  41d340:	b	41b8f4 <ferror@plt+0x18054>
  41d344:	mov	w2, #0x5                   	// #5
  41d348:	adrp	x1, 441000 <warn@@Base+0xa468>
  41d34c:	mov	x0, #0x0                   	// #0
  41d350:	add	x1, x1, #0xec8
  41d354:	bl	403700 <dcgettext@plt>
  41d358:	ldrb	w1, [sp, #345]
  41d35c:	bl	436b98 <warn@@Base>
  41d360:	b	41d138 <ferror@plt+0x19898>
  41d364:	mov	w4, #0x5                   	// #5
  41d368:	adrp	x2, 43d000 <warn@@Base+0x6468>
  41d36c:	adrp	x1, 43d000 <warn@@Base+0x6468>
  41d370:	add	x2, x2, #0x430
  41d374:	add	x1, x1, #0x480
  41d378:	mov	x0, #0x0                   	// #0
  41d37c:	str	x5, [sp, #232]
  41d380:	bl	4035d0 <dcngettext@plt>
  41d384:	add	x28, x28, #0x9
  41d388:	mov	w1, w27
  41d38c:	mov	w2, #0x8                   	// #8
  41d390:	bl	4365c0 <error@@Base>
  41d394:	cmp	x22, x28
  41d398:	ldr	x5, [sp, #232]
  41d39c:	b.ls	41bdc8 <ferror@plt+0x18528>  // b.plast
  41d3a0:	mov	w1, #0x8                   	// #8
  41d3a4:	b	41bde0 <ferror@plt+0x18540>
  41d3a8:	tbnz	w0, #0, 41d2f4 <ferror@plt+0x19a54>
  41d3ac:	tbz	w0, #1, 41d30c <ferror@plt+0x19a6c>
  41d3b0:	mov	x1, x23
  41d3b4:	mov	w2, #0x5                   	// #5
  41d3b8:	mov	x0, #0x0                   	// #0
  41d3bc:	bl	403700 <dcgettext@plt>
  41d3c0:	bl	4365c0 <error@@Base>
  41d3c4:	str	w20, [sp, #192]
  41d3c8:	b	41d310 <ferror@plt+0x19a70>
  41d3cc:	tbnz	w0, #0, 41d2a8 <ferror@plt+0x19a08>
  41d3d0:	tbz	w0, #1, 41d2c0 <ferror@plt+0x19a20>
  41d3d4:	nop
  41d3d8:	mov	x1, x23
  41d3dc:	mov	w2, #0x5                   	// #5
  41d3e0:	mov	x0, #0x0                   	// #0
  41d3e4:	bl	403700 <dcgettext@plt>
  41d3e8:	bl	4365c0 <error@@Base>
  41d3ec:	b	41d2c0 <ferror@plt+0x19a20>
  41d3f0:	tbnz	w0, #0, 41d254 <ferror@plt+0x199b4>
  41d3f4:	tbz	w0, #1, 41d26c <ferror@plt+0x199cc>
  41d3f8:	mov	x1, x23
  41d3fc:	mov	w2, #0x5                   	// #5
  41d400:	mov	x0, #0x0                   	// #0
  41d404:	bl	403700 <dcgettext@plt>
  41d408:	bl	4365c0 <error@@Base>
  41d40c:	b	41d26c <ferror@plt+0x199cc>
  41d410:	adrp	x1, 441000 <warn@@Base+0xa468>
  41d414:	add	x1, x1, #0xf20
  41d418:	b	41d100 <ferror@plt+0x19860>
  41d41c:	adrp	x1, 441000 <warn@@Base+0xa468>
  41d420:	add	x1, x1, #0xf00
  41d424:	b	41d100 <ferror@plt+0x19860>
  41d428:	adrp	x1, 441000 <warn@@Base+0xa468>
  41d42c:	add	x1, x1, #0x3f8
  41d430:	b	41d100 <ferror@plt+0x19860>
  41d434:	ldp	x21, x22, [sp, #96]
  41d438:	b	41b728 <ferror@plt+0x17e88>
  41d43c:	adrp	x20, 441000 <warn@@Base+0xa468>
  41d440:	add	x20, x20, #0x3f8
  41d444:	ldr	x19, [sp, #256]
  41d448:	b	41ca9c <ferror@plt+0x191fc>
  41d44c:	adrp	x22, 441000 <warn@@Base+0xa468>
  41d450:	add	x22, x22, #0xf00
  41d454:	ldr	x19, [sp, #240]
  41d458:	b	41cbd0 <ferror@plt+0x19330>
  41d45c:	nop
  41d460:	adrp	x1, 467000 <_bfd_std_section+0x120>
  41d464:	add	x1, x1, #0x4f8
  41d468:	cmp	w0, #0x3e
  41d46c:	str	xzr, [x1, #1160]
  41d470:	b.eq	41d51c <ferror@plt+0x19c7c>  // b.none
  41d474:	b.hi	41d4e0 <ferror@plt+0x19c40>  // b.pmore
  41d478:	cmp	w0, #0x6
  41d47c:	b.eq	41d56c <ferror@plt+0x19ccc>  // b.none
  41d480:	cmp	w0, #0x16
  41d484:	b.ne	41d4b0 <ferror@plt+0x19c10>  // b.any
  41d488:	adrp	x0, 446000 <warn@@Base+0xf468>
  41d48c:	add	x0, x0, #0xd40
  41d490:	add	x0, x0, #0x7f8
  41d494:	adrp	x2, 40b000 <ferror@plt+0x7760>
  41d498:	mov	w3, #0x54                  	// #84
  41d49c:	add	x2, x2, #0x528
  41d4a0:	str	x0, [x1, #16]
  41d4a4:	str	w3, [x1, #24]
  41d4a8:	str	x2, [x1, #1160]
  41d4ac:	ret
  41d4b0:	cmp	w0, #0x3
  41d4b4:	b.ne	41d4ac <ferror@plt+0x19c0c>  // b.any
  41d4b8:	adrp	x0, 445000 <warn@@Base+0xe468>
  41d4bc:	add	x0, x0, #0xc40
  41d4c0:	add	x0, x0, #0xab8
  41d4c4:	adrp	x2, 40b000 <ferror@plt+0x7760>
  41d4c8:	mov	w3, #0x65                  	// #101
  41d4cc:	add	x2, x2, #0x528
  41d4d0:	str	x0, [x1, #16]
  41d4d4:	str	w3, [x1, #24]
  41d4d8:	str	x2, [x1, #1160]
  41d4dc:	ret
  41d4e0:	cmp	w0, #0xb7
  41d4e4:	b.eq	41d544 <ferror@plt+0x19ca4>  // b.none
  41d4e8:	b.ls	41d510 <ferror@plt+0x19c70>  // b.plast
  41d4ec:	cmp	w0, #0xf3
  41d4f0:	b.ne	41d4ac <ferror@plt+0x19c0c>  // b.any
  41d4f4:	mov	w2, #0x2000                	// #8192
  41d4f8:	adrp	x0, 40c000 <ferror@plt+0x8760>
  41d4fc:	add	x0, x0, #0x528
  41d500:	str	xzr, [x1, #16]
  41d504:	str	w2, [x1, #24]
  41d508:	str	x0, [x1, #1160]
  41d50c:	ret
  41d510:	sub	w0, w0, #0xb4
  41d514:	cmp	w0, #0x1
  41d518:	b.hi	41d4ac <ferror@plt+0x19c0c>  // b.pmore
  41d51c:	adrp	x0, 446000 <warn@@Base+0xf468>
  41d520:	add	x0, x0, #0xd40
  41d524:	add	x0, x0, #0x8
  41d528:	mov	w3, #0x7e                  	// #126
  41d52c:	adrp	x2, 40b000 <ferror@plt+0x7760>
  41d530:	add	x2, x2, #0x528
  41d534:	str	x0, [x1, #16]
  41d538:	str	w3, [x1, #24]
  41d53c:	str	x2, [x1, #1160]
  41d540:	ret
  41d544:	adrp	x0, 446000 <warn@@Base+0xf468>
  41d548:	add	x0, x0, #0xd40
  41d54c:	add	x0, x0, #0x3f8
  41d550:	mov	w3, #0x80                  	// #128
  41d554:	adrp	x2, 40b000 <ferror@plt+0x7760>
  41d558:	add	x2, x2, #0x528
  41d55c:	str	x0, [x1, #16]
  41d560:	str	w3, [x1, #24]
  41d564:	str	x2, [x1, #1160]
  41d568:	ret
  41d56c:	adrp	x0, 445000 <warn@@Base+0xe468>
  41d570:	add	x0, x0, #0xc40
  41d574:	add	x0, x0, #0xde0
  41d578:	adrp	x2, 40b000 <ferror@plt+0x7760>
  41d57c:	mov	w3, #0x65                  	// #101
  41d580:	add	x2, x2, #0x528
  41d584:	str	x0, [x1, #16]
  41d588:	str	w3, [x1, #24]
  41d58c:	str	x2, [x1, #1160]
  41d590:	b	41d4dc <ferror@plt+0x19c3c>
  41d594:	nop
  41d598:	adrp	x2, 467000 <_bfd_std_section+0x120>
  41d59c:	add	x2, x2, #0x4f8
  41d5a0:	cmp	w0, #0x42
  41d5a4:	str	xzr, [x2, #1160]
  41d5a8:	b.eq	41d64c <ferror@plt+0x19dac>  // b.none
  41d5ac:	b.ls	41d5e8 <ferror@plt+0x19d48>  // b.plast
  41d5b0:	cmp	w0, #0x45
  41d5b4:	b.eq	41d668 <ferror@plt+0x19dc8>  // b.none
  41d5b8:	cmp	w0, #0x52
  41d5bc:	b.ne	41d5e4 <ferror@plt+0x19d44>  // b.any
  41d5c0:	adrp	x0, 446000 <warn@@Base+0xf468>
  41d5c4:	add	x0, x0, #0xd40
  41d5c8:	add	x0, x0, #0x3f8
  41d5cc:	adrp	x1, 40b000 <ferror@plt+0x7760>
  41d5d0:	mov	w3, #0x80                  	// #128
  41d5d4:	add	x1, x1, #0x528
  41d5d8:	str	x0, [x2, #16]
  41d5dc:	str	w3, [x2, #24]
  41d5e0:	str	x1, [x2, #1160]
  41d5e4:	ret
  41d5e8:	cmp	w0, #0x8
  41d5ec:	b.eq	41d620 <ferror@plt+0x19d80>  // b.none
  41d5f0:	cmp	w0, #0xb
  41d5f4:	b.ne	41d5e4 <ferror@plt+0x19d44>  // b.any
  41d5f8:	adrp	x0, 445000 <warn@@Base+0xe468>
  41d5fc:	add	x0, x0, #0xc40
  41d600:	add	x0, x0, #0xde0
  41d604:	mov	w3, #0x65                  	// #101
  41d608:	adrp	x1, 40b000 <ferror@plt+0x7760>
  41d60c:	add	x1, x1, #0x528
  41d610:	str	x0, [x2, #16]
  41d614:	str	w3, [x2, #24]
  41d618:	str	x1, [x2, #1160]
  41d61c:	ret
  41d620:	cmp	x1, #0x88
  41d624:	b.eq	41d69c <ferror@plt+0x19dfc>  // b.none
  41d628:	b.hi	41d6c4 <ferror@plt+0x19e24>  // b.pmore
  41d62c:	cmp	x1, #0x9
  41d630:	b.hi	41d690 <ferror@plt+0x19df0>  // b.pmore
  41d634:	cmp	x1, #0x7
  41d638:	b.hi	41d69c <ferror@plt+0x19dfc>  // b.pmore
  41d63c:	adrp	x0, 445000 <warn@@Base+0xe468>
  41d640:	add	x0, x0, #0xc40
  41d644:	add	x0, x0, #0xab8
  41d648:	b	41d604 <ferror@plt+0x19d64>
  41d64c:	mov	w1, #0x2000                	// #8192
  41d650:	adrp	x0, 40c000 <ferror@plt+0x8760>
  41d654:	add	x0, x0, #0x528
  41d658:	str	xzr, [x2, #16]
  41d65c:	str	w1, [x2, #24]
  41d660:	str	x0, [x2, #1160]
  41d664:	ret
  41d668:	adrp	x0, 446000 <warn@@Base+0xf468>
  41d66c:	add	x0, x0, #0xd40
  41d670:	add	x0, x0, #0x7f8
  41d674:	mov	w3, #0x54                  	// #84
  41d678:	adrp	x1, 40b000 <ferror@plt+0x7760>
  41d67c:	add	x1, x1, #0x528
  41d680:	str	x0, [x2, #16]
  41d684:	str	w3, [x2, #24]
  41d688:	str	x1, [x2, #1160]
  41d68c:	ret
  41d690:	sub	x1, x1, #0x10
  41d694:	cmp	x1, #0x1
  41d698:	b.hi	41d63c <ferror@plt+0x19d9c>  // b.pmore
  41d69c:	adrp	x0, 446000 <warn@@Base+0xf468>
  41d6a0:	add	x0, x0, #0xd40
  41d6a4:	add	x0, x0, #0x8
  41d6a8:	mov	w3, #0x7e                  	// #126
  41d6ac:	adrp	x1, 40b000 <ferror@plt+0x7760>
  41d6b0:	add	x1, x1, #0x528
  41d6b4:	str	x0, [x2, #16]
  41d6b8:	str	w3, [x2, #24]
  41d6bc:	str	x1, [x2, #1160]
  41d6c0:	ret
  41d6c4:	cmp	x1, #0x90
  41d6c8:	b.ne	41d63c <ferror@plt+0x19d9c>  // b.any
  41d6cc:	b	41d69c <ferror@plt+0x19dfc>
  41d6d0:	mov	x2, #0xffffffffffffffff    	// #-1
  41d6d4:	udiv	x2, x2, x1
  41d6d8:	cmp	x2, x0
  41d6dc:	b.ls	41d6e8 <ferror@plt+0x19e48>  // b.plast
  41d6e0:	mul	x0, x1, x0
  41d6e4:	b	4032a0 <xmalloc@plt>
  41d6e8:	mov	x0, #0x0                   	// #0
  41d6ec:	ret
  41d6f0:	mov	x2, #0xffffffffffffffff    	// #-1
  41d6f4:	stp	x29, x30, [sp, #-32]!
  41d6f8:	udiv	x2, x2, x1
  41d6fc:	mov	x29, sp
  41d700:	stp	x19, x20, [sp, #16]
  41d704:	mov	x19, x0
  41d708:	cmp	x2, x0
  41d70c:	b.ls	41d720 <ferror@plt+0x19e80>  // b.plast
  41d710:	ldp	x19, x20, [sp, #16]
  41d714:	mul	x0, x1, x0
  41d718:	ldp	x29, x30, [sp], #32
  41d71c:	b	4032a0 <xmalloc@plt>
  41d720:	adrp	x0, 466000 <_sch_istable+0x1478>
  41d724:	mov	w2, #0x5                   	// #5
  41d728:	adrp	x1, 442000 <warn@@Base+0xb468>
  41d72c:	add	x1, x1, #0x1e8
  41d730:	ldr	x20, [x0, #3776]
  41d734:	mov	x0, #0x0                   	// #0
  41d738:	bl	403700 <dcgettext@plt>
  41d73c:	mov	x1, x0
  41d740:	mov	x2, x19
  41d744:	mov	x0, x20
  41d748:	bl	403880 <fprintf@plt>
  41d74c:	mov	w0, #0x1                   	// #1
  41d750:	bl	403670 <xexit@plt>
  41d754:	nop
  41d758:	stp	x29, x30, [sp, #-240]!
  41d75c:	adrp	x1, 442000 <warn@@Base+0xb468>
  41d760:	add	x1, x1, #0x238
  41d764:	mov	x29, sp
  41d768:	stp	x19, x20, [sp, #16]
  41d76c:	mov	x19, x0
  41d770:	str	x0, [sp, #168]
  41d774:	ldr	x2, [x0, #32]
  41d778:	stp	x27, x28, [sp, #80]
  41d77c:	ldr	x20, [x0, #48]
  41d780:	str	x2, [sp, #120]
  41d784:	ldr	x0, [x0, #16]
  41d788:	add	x20, x2, x20
  41d78c:	str	x2, [sp, #208]
  41d790:	bl	4034a0 <strcmp@plt>
  41d794:	str	w0, [sp, #156]
  41d798:	mov	w2, #0x5                   	// #5
  41d79c:	adrp	x1, 442000 <warn@@Base+0xb468>
  41d7a0:	mov	x0, #0x0                   	// #0
  41d7a4:	add	x1, x1, #0x248
  41d7a8:	str	wzr, [sp, #192]
  41d7ac:	bl	403700 <dcgettext@plt>
  41d7b0:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  41d7b4:	add	x1, x19, #0x18
  41d7b8:	str	x0, [sp, #128]
  41d7bc:	add	x0, x19, #0x10
  41d7c0:	ldr	w2, [x2, #636]
  41d7c4:	str	w2, [sp, #152]
  41d7c8:	bl	40e318 <ferror@plt+0xaa78>
  41d7cc:	ldr	x28, [sp, #208]
  41d7d0:	cmp	x28, x20
  41d7d4:	b.cs	4208a0 <ferror@plt+0x1d000>  // b.hs, b.nlast
  41d7d8:	stp	x23, x24, [sp, #48]
  41d7dc:	adrp	x23, 445000 <warn@@Base+0xe468>
  41d7e0:	add	x23, x23, #0x908
  41d7e4:	stp	x21, x22, [sp, #32]
  41d7e8:	stp	x25, x26, [sp, #64]
  41d7ec:	str	xzr, [sp, #160]
  41d7f0:	stp	xzr, xzr, [sp, #176]
  41d7f4:	nop
  41d7f8:	mov	w0, #0x1                   	// #1
  41d7fc:	str	w0, [sp, #196]
  41d800:	add	x0, x28, #0x4
  41d804:	stp	xzr, xzr, [sp, #224]
  41d808:	cmp	x20, x0
  41d80c:	b.hi	41d930 <ferror@plt+0x1a090>  // b.pmore
  41d810:	sub	x1, x20, x28
  41d814:	sub	w0, w1, #0x1
  41d818:	cmp	w0, #0x7
  41d81c:	b.ls	41d934 <ferror@plt+0x1a094>  // b.plast
  41d820:	ldr	x0, [sp, #208]
  41d824:	add	x0, x0, #0x4
  41d828:	str	x0, [sp, #208]
  41d82c:	ldr	x0, [sp, #120]
  41d830:	sub	x1, x28, x0
  41d834:	adrp	x0, 442000 <warn@@Base+0xb468>
  41d838:	add	x0, x0, #0x258
  41d83c:	bl	4037a0 <printf@plt>
  41d840:	ldr	x28, [sp, #208]
  41d844:	cmp	x28, x20
  41d848:	b.cc	41d860 <ferror@plt+0x19fc0>  // b.lo, b.ul, b.last
  41d84c:	b	41d870 <ferror@plt+0x19fd0>
  41d850:	add	x28, x28, #0x1
  41d854:	str	x28, [sp, #208]
  41d858:	cmp	x28, x20
  41d85c:	b.eq	41d870 <ferror@plt+0x19fd0>  // b.none
  41d860:	ldrb	w0, [x28]
  41d864:	cbz	w0, 41d850 <ferror@plt+0x19fb0>
  41d868:	ldr	x28, [sp, #208]
  41d86c:	nop
  41d870:	cmp	x20, x28
  41d874:	b.hi	41d7f8 <ferror@plt+0x19f58>  // b.pmore
  41d878:	mov	w0, #0xa                   	// #10
  41d87c:	bl	403800 <putchar@plt>
  41d880:	ldr	x0, [sp, #160]
  41d884:	cbz	x0, 41d8b0 <ferror@plt+0x1a010>
  41d888:	ldr	x19, [sp, #160]
  41d88c:	mov	x20, x19
  41d890:	ldr	x19, [x19]
  41d894:	ldr	x0, [x20, #24]
  41d898:	bl	403510 <free@plt>
  41d89c:	ldr	x0, [x20, #32]
  41d8a0:	bl	403510 <free@plt>
  41d8a4:	mov	x0, x20
  41d8a8:	bl	403510 <free@plt>
  41d8ac:	cbnz	x19, 41d88c <ferror@plt+0x19fec>
  41d8b0:	ldr	x0, [sp, #176]
  41d8b4:	cbz	x0, 41d8e0 <ferror@plt+0x1a040>
  41d8b8:	ldr	x19, [sp, #176]
  41d8bc:	mov	x20, x19
  41d8c0:	ldr	x19, [x19]
  41d8c4:	ldr	x0, [x20, #24]
  41d8c8:	bl	403510 <free@plt>
  41d8cc:	ldr	x0, [x20, #32]
  41d8d0:	bl	403510 <free@plt>
  41d8d4:	mov	x0, x20
  41d8d8:	bl	403510 <free@plt>
  41d8dc:	cbnz	x19, 41d8bc <ferror@plt+0x1a01c>
  41d8e0:	ldr	x0, [sp, #184]
  41d8e4:	cbz	x0, 41d910 <ferror@plt+0x1a070>
  41d8e8:	mov	x19, x0
  41d8ec:	mov	x20, x19
  41d8f0:	ldr	x19, [x19]
  41d8f4:	ldr	x0, [x20, #24]
  41d8f8:	bl	403510 <free@plt>
  41d8fc:	ldr	x0, [x20, #32]
  41d900:	bl	403510 <free@plt>
  41d904:	mov	x0, x20
  41d908:	bl	403510 <free@plt>
  41d90c:	cbnz	x19, 41d8ec <ferror@plt+0x1a04c>
  41d910:	ldp	x21, x22, [sp, #32]
  41d914:	ldp	x23, x24, [sp, #48]
  41d918:	ldp	x25, x26, [sp, #64]
  41d91c:	mov	w0, #0x1                   	// #1
  41d920:	ldp	x19, x20, [sp, #16]
  41d924:	ldp	x27, x28, [sp, #80]
  41d928:	ldp	x29, x30, [sp], #240
  41d92c:	ret
  41d930:	mov	w1, #0x4                   	// #4
  41d934:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  41d938:	mov	x0, x28
  41d93c:	ldr	x2, [x2, #696]
  41d940:	blr	x2
  41d944:	mov	x22, x0
  41d948:	ldr	x2, [sp, #208]
  41d94c:	add	x0, x2, #0x4
  41d950:	str	x0, [sp, #208]
  41d954:	cbz	x22, 41d82c <ferror@plt+0x19f8c>
  41d958:	mov	x1, #0xffffffff            	// #4294967295
  41d95c:	cmp	x22, x1
  41d960:	b.eq	41f6b0 <ferror@plt+0x1be10>  // b.none
  41d964:	mov	x21, #0x4                   	// #4
  41d968:	add	x19, x22, x21
  41d96c:	add	x19, x28, x19
  41d970:	mov	w26, w21
  41d974:	cmp	x20, x19
  41d978:	ccmp	x19, x0, #0x0, cs  // cs = hs, nlast
  41d97c:	b.cc	41f6fc <ferror@plt+0x1be5c>  // b.lo, b.ul, b.last
  41d980:	add	x2, x0, x21
  41d984:	cmp	x2, x20
  41d988:	b.cc	41f48c <ferror@plt+0x1bbec>  // b.lo, b.ul, b.last
  41d98c:	cmp	x20, x0
  41d990:	b.ls	41d9a4 <ferror@plt+0x1a104>  // b.plast
  41d994:	sub	x1, x20, x0
  41d998:	sub	w3, w1, #0x1
  41d99c:	cmp	w3, #0x7
  41d9a0:	b.ls	41f490 <ferror@plt+0x1bbf0>  // b.plast
  41d9a4:	ldr	w0, [sp, #156]
  41d9a8:	str	x2, [sp, #208]
  41d9ac:	cbz	w0, 41dd34 <ferror@plt+0x1a494>
  41d9b0:	mov	x25, #0x0                   	// #0
  41d9b4:	ldr	x0, [sp, #120]
  41d9b8:	add	x24, x0, x25
  41d9bc:	cmp	x24, x28
  41d9c0:	b.hi	41f5cc <ferror@plt+0x1bd2c>  // b.pmore
  41d9c4:	ldr	x0, [sp, #176]
  41d9c8:	str	x0, [sp, #216]
  41d9cc:	cbz	x0, 41f78c <ferror@plt+0x1beec>
  41d9d0:	mov	w2, #0x0                   	// #0
  41d9d4:	b	41d9e4 <ferror@plt+0x1a144>
  41d9d8:	ldr	x0, [x0]
  41d9dc:	mov	w2, #0x1                   	// #1
  41d9e0:	cbz	x0, 41f788 <ferror@plt+0x1bee8>
  41d9e4:	ldr	x1, [x0, #8]
  41d9e8:	cmp	x1, x24
  41d9ec:	b.ne	41d9d8 <ferror@plt+0x1a138>  // b.any
  41d9f0:	cbz	w2, 41e20c <ferror@plt+0x1a96c>
  41d9f4:	str	x0, [sp, #216]
  41d9f8:	ldr	w27, [sp, #152]
  41d9fc:	adrp	x1, 46a000 <_bfd_std_section+0x3120>
  41da00:	add	x1, x1, #0x27c
  41da04:	str	x1, [sp, #112]
  41da08:	adrp	x24, 467000 <_bfd_std_section+0x120>
  41da0c:	add	x24, x24, #0x4f8
  41da10:	add	x1, x24, #0xb08
  41da14:	stp	xzr, xzr, [x1]
  41da18:	stp	xzr, xzr, [x1, #16]
  41da1c:	stp	xzr, xzr, [x1, #32]
  41da20:	stp	xzr, xzr, [x1, #48]
  41da24:	stp	xzr, xzr, [x1, #64]
  41da28:	stp	xzr, xzr, [x1, #80]
  41da2c:	ldr	w2, [x0, #16]
  41da30:	mov	x1, #0x2                   	// #2
  41da34:	str	w2, [x24, #2840]
  41da38:	mov	w0, w2
  41da3c:	add	x21, x24, #0xb08
  41da40:	bl	41d6f0 <ferror@plt+0x19e50>
  41da44:	mov	x2, x0
  41da48:	ldr	w0, [x21, #16]
  41da4c:	mov	x1, #0x4                   	// #4
  41da50:	str	x2, [x21, #24]
  41da54:	bl	41d6f0 <ferror@plt+0x19e50>
  41da58:	ldr	x1, [sp, #216]
  41da5c:	ldr	w2, [x21, #16]
  41da60:	ldr	x1, [x1, #24]
  41da64:	str	x0, [x21, #32]
  41da68:	ldr	x0, [x21, #24]
  41da6c:	lsl	x2, x2, #1
  41da70:	bl	402f70 <memcpy@plt>
  41da74:	ldr	x1, [sp, #216]
  41da78:	ldr	x0, [x21, #32]
  41da7c:	ldr	x1, [x1, #32]
  41da80:	ldr	w2, [x21, #16]
  41da84:	lsl	x2, x2, #2
  41da88:	bl	402f70 <memcpy@plt>
  41da8c:	ldr	x2, [sp, #216]
  41da90:	mov	x0, x21
  41da94:	ldr	w1, [sp, #192]
  41da98:	ldr	x3, [sp, #112]
  41da9c:	cmp	w1, #0x0
  41daa0:	ldrb	w4, [x2, #94]
  41daa4:	cset	w7, ne  // ne = any
  41daa8:	ldr	x9, [x2, #40]
  41daac:	strb	w4, [x21, #94]
  41dab0:	ldrb	w5, [x2, #95]
  41dab4:	sub	w1, w1, w7
  41dab8:	ldrb	w4, [x2, #94]
  41dabc:	strb	w5, [x21, #95]
  41dac0:	str	w4, [x3]
  41dac4:	ldp	w8, w7, [x2, #48]
  41dac8:	str	x9, [x21, #40]
  41dacc:	ldr	w5, [x2, #72]
  41dad0:	ldr	x4, [x2, #80]
  41dad4:	stp	w8, w7, [x21, #48]
  41dad8:	ldr	w2, [x2, #88]
  41dadc:	str	w5, [x21, #72]
  41dae0:	str	x4, [x21, #80]
  41dae4:	str	w2, [x21, #88]
  41dae8:	bl	40b598 <ferror@plt+0x7cf8>
  41daec:	tbnz	w0, #31, 4207e4 <ferror@plt+0x1cf44>
  41daf0:	ldr	x0, [sp, #216]
  41daf4:	ldr	x1, [sp, #120]
  41daf8:	ldrb	w0, [x0, #92]
  41dafc:	sub	x1, x28, x1
  41db00:	strb	w0, [x21, #92]
  41db04:	str	x1, [sp, #104]
  41db08:	ldrb	w1, [x21, #95]
  41db0c:	cbz	w0, 41db30 <ferror@plt+0x1a290>
  41db10:	and	w0, w0, #0x7
  41db14:	sub	w0, w0, #0x2
  41db18:	cmp	w0, #0x2
  41db1c:	b.hi	41f880 <ferror@plt+0x1bfe0>  // b.pmore
  41db20:	adrp	x2, 445000 <warn@@Base+0xe468>
  41db24:	add	x2, x2, #0xc40
  41db28:	add	x2, x2, #0xa00
  41db2c:	ldr	w27, [x2, w0, uxtw #2]
  41db30:	str	xzr, [sp, #144]
  41db34:	cbz	w1, 41dbac <ferror@plt+0x1a30c>
  41db38:	and	x2, x1, #0xff
  41db3c:	cmp	w1, #0x8
  41db40:	b.ls	41db74 <ferror@plt+0x1a2d4>  // b.plast
  41db44:	mov	w2, #0x5                   	// #5
  41db48:	adrp	x1, 442000 <warn@@Base+0xb468>
  41db4c:	mov	x0, #0x0                   	// #0
  41db50:	add	x1, x1, #0x418
  41db54:	bl	403700 <dcgettext@plt>
  41db58:	add	x28, x24, #0xb08
  41db5c:	ldrb	w1, [x24, #2919]
  41db60:	bl	436b98 <warn@@Base>
  41db64:	mov	x2, #0x4                   	// #4
  41db68:	mov	w1, w2
  41db6c:	mov	w0, #0x4                   	// #4
  41db70:	strb	w0, [x28, #95]
  41db74:	ldr	x0, [sp, #208]
  41db78:	add	x2, x0, x2
  41db7c:	cmp	x20, x2
  41db80:	b.hi	41f864 <ferror@plt+0x1bfc4>  // b.pmore
  41db84:	str	xzr, [sp, #144]
  41db88:	cmp	x0, x20
  41db8c:	b.cs	41dba0 <ferror@plt+0x1a300>  // b.hs, b.nlast
  41db90:	sub	x1, x20, x0
  41db94:	sub	w2, w1, #0x1
  41db98:	cmp	w2, #0x7
  41db9c:	b.ls	41f864 <ferror@plt+0x1bfc4>  // b.plast
  41dba0:	ldrb	w1, [x24, #2919]
  41dba4:	add	x0, x0, x1
  41dba8:	str	x0, [sp, #208]
  41dbac:	ldrb	w1, [x24, #2916]
  41dbb0:	add	x5, x24, #0xb08
  41dbb4:	ldr	x0, [sp, #168]
  41dbb8:	mov	x4, x20
  41dbbc:	str	x5, [sp, #136]
  41dbc0:	mov	w28, w27
  41dbc4:	add	x3, x0, #0x28
  41dbc8:	add	x2, x0, #0x20
  41dbcc:	add	x0, sp, #0xd0
  41dbd0:	bl	40dca8 <ferror@plt+0xa408>
  41dbd4:	ldr	x5, [sp, #136]
  41dbd8:	cmp	w27, #0x8
  41dbdc:	str	x0, [x5, #56]
  41dbe0:	b.hi	41f744 <ferror@plt+0x1bea4>  // b.pmore
  41dbe4:	ldr	x0, [sp, #208]
  41dbe8:	add	x1, x0, x28
  41dbec:	cmp	x20, x1
  41dbf0:	b.ls	41f62c <ferror@plt+0x1bd8c>  // b.plast
  41dbf4:	mov	w1, w27
  41dbf8:	sub	w2, w1, #0x1
  41dbfc:	cmp	w2, #0x7
  41dc00:	b.hi	41f638 <ferror@plt+0x1bd98>  // b.pmore
  41dc04:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  41dc08:	ldr	x2, [x2, #696]
  41dc0c:	blr	x2
  41dc10:	mov	x1, x0
  41dc14:	str	x1, [x24, #2888]
  41dc18:	ldr	x1, [sp, #216]
  41dc1c:	ldr	x0, [sp, #208]
  41dc20:	ldr	x1, [x1, #40]
  41dc24:	add	x0, x0, x28
  41dc28:	str	x0, [sp, #208]
  41dc2c:	ldrb	w1, [x1]
  41dc30:	cmp	w1, #0x7a
  41dc34:	b.eq	41f658 <ferror@plt+0x1bdb8>  // b.none
  41dc38:	ldrb	w2, [x24, #2918]
  41dc3c:	mov	x1, x22
  41dc40:	mov	x0, #0x0                   	// #0
  41dc44:	bl	40b9b8 <ferror@plt+0x8118>
  41dc48:	mov	x28, x0
  41dc4c:	mov	w2, w26
  41dc50:	mov	x1, x25
  41dc54:	mov	x0, #0x0                   	// #0
  41dc58:	bl	40b9b8 <ferror@plt+0x8118>
  41dc5c:	ldr	x4, [sp, #216]
  41dc60:	mov	x3, x0
  41dc64:	ldr	x1, [sp, #104]
  41dc68:	mov	x2, x28
  41dc6c:	ldr	x5, [sp, #120]
  41dc70:	adrp	x0, 442000 <warn@@Base+0xb468>
  41dc74:	ldr	x4, [x4, #8]
  41dc78:	add	x0, x0, #0x450
  41dc7c:	sub	x4, x4, x5
  41dc80:	bl	4037a0 <printf@plt>
  41dc84:	ldrb	w0, [x24, #2919]
  41dc88:	cbnz	w0, 41f730 <ferror@plt+0x1be90>
  41dc8c:	ldrb	w2, [x24, #2918]
  41dc90:	mov	x0, #0x0                   	// #0
  41dc94:	ldr	x1, [x24, #2880]
  41dc98:	add	x22, x24, #0xb08
  41dc9c:	mov	x21, x22
  41dca0:	bl	40b9b8 <ferror@plt+0x8118>
  41dca4:	mov	x25, x0
  41dca8:	ldrb	w2, [x24, #2918]
  41dcac:	mov	x0, #0x0                   	// #0
  41dcb0:	ldr	x3, [x24, #2880]
  41dcb4:	ldr	x1, [x24, #2888]
  41dcb8:	add	x1, x3, x1
  41dcbc:	bl	40b9b8 <ferror@plt+0x8118>
  41dcc0:	mov	x1, x25
  41dcc4:	mov	x2, x0
  41dcc8:	adrp	x0, 442000 <warn@@Base+0xb468>
  41dccc:	add	x0, x0, #0x478
  41dcd0:	bl	4037a0 <printf@plt>
  41dcd4:	adrp	x0, 46a000 <_bfd_std_section+0x3120>
  41dcd8:	add	x26, x0, #0x298
  41dcdc:	ldr	w0, [x0, #664]
  41dce0:	cbnz	w0, 41dcec <ferror@plt+0x1a44c>
  41dce4:	ldr	x1, [sp, #232]
  41dce8:	cbnz	x1, 41fd38 <ferror@plt+0x1c498>
  41dcec:	ldr	x22, [sp, #208]
  41dcf0:	mov	x2, x22
  41dcf4:	nop
  41dcf8:	cmp	x19, x2
  41dcfc:	b.ls	41dd48 <ferror@plt+0x1a4a8>  // b.plast
  41dd00:	add	x0, x2, #0x1
  41dd04:	str	x0, [sp, #208]
  41dd08:	ldurb	w1, [x0, #-1]
  41dd0c:	ands	w3, w1, #0xc0
  41dd10:	and	w25, w1, #0x3f
  41dd14:	csel	w1, w1, w3, eq  // eq = none
  41dd18:	sub	w1, w1, #0x1
  41dd1c:	cmp	w1, #0xbf
  41dd20:	b.hi	41dd3c <ferror@plt+0x1a49c>  // b.pmore
  41dd24:	ldrh	w1, [x23, w1, uxtw #1]
  41dd28:	adr	x3, 41dd34 <ferror@plt+0x1a494>
  41dd2c:	add	x1, x3, w1, sxth #2
  41dd30:	br	x1
  41dd34:	str	x20, [sp, #208]
  41dd38:	b	41d878 <ferror@plt+0x19fd8>
  41dd3c:	mov	x2, x0
  41dd40:	cmp	x19, x2
  41dd44:	b.hi	41dd00 <ferror@plt+0x1a460>  // b.pmore
  41dd48:	str	x22, [sp, #208]
  41dd4c:	cmp	x19, x22
  41dd50:	b.ls	41dde8 <ferror@plt+0x1a548>  // b.plast
  41dd54:	adrp	x25, 445000 <warn@@Base+0xe468>
  41dd58:	mov	w3, #0x1                   	// #1
  41dd5c:	add	x25, x25, #0xa88
  41dd60:	b	41dd80 <ferror@plt+0x1a4e0>
  41dd64:	cbnz	w1, 420874 <ferror@plt+0x1cfd4>
  41dd68:	ldr	w1, [x26]
  41dd6c:	mov	x22, x0
  41dd70:	cbz	w1, 420078 <ferror@plt+0x1c7d8>
  41dd74:	nop
  41dd78:	cmp	x19, x22
  41dd7c:	b.ls	41e318 <ferror@plt+0x1aa78>  // b.plast
  41dd80:	add	x0, x22, #0x1
  41dd84:	str	x0, [sp, #208]
  41dd88:	ldrb	w1, [x22]
  41dd8c:	and	w28, w1, #0x3f
  41dd90:	ands	w2, w1, #0xc0
  41dd94:	b.eq	41dd64 <ferror@plt+0x1a4c4>  // b.none
  41dd98:	mov	w27, w2
  41dd9c:	sub	w2, w2, #0x1
  41dda0:	cmp	w2, #0xbf
  41dda4:	b.ls	41e274 <ferror@plt+0x1a9d4>  // b.plast
  41dda8:	sub	w0, w27, #0x1c
  41ddac:	mov	w2, #0x5                   	// #5
  41ddb0:	cmp	w0, #0x23
  41ddb4:	b.hi	41fb9c <ferror@plt+0x1c2fc>  // b.pmore
  41ddb8:	adrp	x1, 442000 <warn@@Base+0xb468>
  41ddbc:	mov	x0, #0x0                   	// #0
  41ddc0:	add	x1, x1, #0x9b8
  41ddc4:	bl	403700 <dcgettext@plt>
  41ddc8:	mov	w1, w27
  41ddcc:	bl	4037a0 <printf@plt>
  41ddd0:	ldr	w1, [x26]
  41ddd4:	mov	w0, #0x1                   	// #1
  41ddd8:	str	x19, [sp, #208]
  41dddc:	cmp	w1, #0x0
  41dde0:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  41dde4:	b.ne	41e330 <ferror@plt+0x1aa90>  // b.any
  41dde8:	ldr	x0, [x24, #2848]
  41ddec:	cbz	x0, 41ddf8 <ferror@plt+0x1a558>
  41ddf0:	bl	403510 <free@plt>
  41ddf4:	str	xzr, [x24, #2848]
  41ddf8:	ldr	x0, [x24, #2856]
  41ddfc:	add	x24, x24, #0xb08
  41de00:	cbz	x0, 41de0c <ferror@plt+0x1a56c>
  41de04:	bl	403510 <free@plt>
  41de08:	str	xzr, [x24, #32]
  41de0c:	ldr	x0, [sp, #112]
  41de10:	mov	x28, x19
  41de14:	ldr	w1, [sp, #152]
  41de18:	str	x19, [sp, #208]
  41de1c:	str	w1, [x0]
  41de20:	b	41d870 <ferror@plt+0x19fd0>
  41de24:	mov	x1, x20
  41de28:	mov	w2, #0x0                   	// #0
  41de2c:	add	x4, sp, #0xcc
  41de30:	add	x3, sp, #0xc8
  41de34:	bl	40f098 <ferror@plt+0xb7f8>
  41de38:	mov	x28, x0
  41de3c:	ldr	x1, [sp, #208]
  41de40:	tst	x0, #0xffffffff00000000
  41de44:	ldr	w2, [sp, #200]
  41de48:	and	x25, x0, #0xffffffff
  41de4c:	add	x0, x1, x2
  41de50:	str	x0, [sp, #208]
  41de54:	b.eq	41e23c <ferror@plt+0x1a99c>  // b.none
  41de58:	ldr	w0, [sp, #204]
  41de5c:	orr	w1, w0, #0x2
  41de60:	str	w1, [sp, #204]
  41de64:	tbz	w0, #0, 41e248 <ferror@plt+0x1a9a8>
  41de68:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41de6c:	add	x1, x1, #0xca0
  41de70:	mov	w2, #0x5                   	// #5
  41de74:	mov	x0, #0x0                   	// #0
  41de78:	bl	403700 <dcgettext@plt>
  41de7c:	bl	4365c0 <error@@Base>
  41de80:	ldr	x0, [sp, #208]
  41de84:	add	x3, sp, #0xcc
  41de88:	mov	x4, #0x0                   	// #0
  41de8c:	mov	w2, #0x0                   	// #0
  41de90:	mov	x1, x20
  41de94:	bl	40f098 <ferror@plt+0xb7f8>
  41de98:	ldr	x2, [sp, #208]
  41de9c:	mov	w1, w28
  41dea0:	ldr	w3, [sp, #204]
  41dea4:	mov	x0, x21
  41dea8:	add	x2, x2, x3
  41deac:	str	x2, [sp, #208]
  41deb0:	bl	40b598 <ferror@plt+0x7cf8>
  41deb4:	tbnz	w0, #31, 41df34 <ferror@plt+0x1a694>
  41deb8:	ldr	x0, [x21, #24]
  41debc:	mov	w1, #0x7                   	// #7
  41dec0:	ldr	x2, [sp, #208]
  41dec4:	strh	w1, [x0, x25, lsl #1]
  41dec8:	b	41dcf8 <ferror@plt+0x1a458>
  41decc:	mov	x1, x20
  41ded0:	mov	w2, #0x0                   	// #0
  41ded4:	add	x4, sp, #0xcc
  41ded8:	add	x3, sp, #0xc8
  41dedc:	bl	40f098 <ferror@plt+0xb7f8>
  41dee0:	mov	x28, x0
  41dee4:	tst	x0, #0xffffffff00000000
  41dee8:	and	x25, x0, #0xffffffff
  41deec:	ldp	w2, w0, [sp, #200]
  41def0:	ldr	x1, [sp, #208]
  41def4:	add	x1, x1, x2
  41def8:	str	x1, [sp, #208]
  41defc:	b.eq	41e214 <ferror@plt+0x1a974>  // b.none
  41df00:	orr	w1, w0, #0x2
  41df04:	str	w1, [sp, #204]
  41df08:	tbz	w0, #0, 41e220 <ferror@plt+0x1a980>
  41df0c:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41df10:	add	x1, x1, #0xca0
  41df14:	mov	w2, #0x5                   	// #5
  41df18:	mov	x0, #0x0                   	// #0
  41df1c:	bl	403700 <dcgettext@plt>
  41df20:	bl	4365c0 <error@@Base>
  41df24:	mov	w1, w28
  41df28:	mov	x0, x21
  41df2c:	bl	40b598 <ferror@plt+0x7cf8>
  41df30:	tbz	w0, #31, 41deb8 <ferror@plt+0x1a618>
  41df34:	ldr	x2, [sp, #208]
  41df38:	b	41dcf8 <ferror@plt+0x1a458>
  41df3c:	add	x3, sp, #0xcc
  41df40:	mov	x4, #0x0                   	// #0
  41df44:	mov	w2, #0x0                   	// #0
  41df48:	mov	x1, x20
  41df4c:	bl	40f098 <ferror@plt+0xb7f8>
  41df50:	ldr	x2, [sp, #208]
  41df54:	ldr	w0, [sp, #204]
  41df58:	add	x2, x2, x0
  41df5c:	b	41dcf8 <ferror@plt+0x1a458>
  41df60:	mov	x1, x20
  41df64:	mov	w2, #0x0                   	// #0
  41df68:	add	x4, sp, #0xcc
  41df6c:	add	x3, sp, #0xc8
  41df70:	bl	40f098 <ferror@plt+0xb7f8>
  41df74:	mov	x28, x0
  41df78:	ldr	x1, [sp, #208]
  41df7c:	tst	x0, #0xffffffff00000000
  41df80:	ldr	w2, [sp, #200]
  41df84:	and	x25, x0, #0xffffffff
  41df88:	add	x0, x1, x2
  41df8c:	str	x0, [sp, #208]
  41df90:	b.eq	41f404 <ferror@plt+0x1bb64>  // b.none
  41df94:	ldr	w0, [sp, #204]
  41df98:	orr	w1, w0, #0x2
  41df9c:	str	w1, [sp, #204]
  41dfa0:	tbz	w0, #0, 41f410 <ferror@plt+0x1bb70>
  41dfa4:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41dfa8:	add	x1, x1, #0xca0
  41dfac:	mov	w2, #0x5                   	// #5
  41dfb0:	mov	x0, #0x0                   	// #0
  41dfb4:	bl	403700 <dcgettext@plt>
  41dfb8:	bl	4365c0 <error@@Base>
  41dfbc:	ldr	x0, [sp, #208]
  41dfc0:	add	x3, sp, #0xcc
  41dfc4:	mov	x4, #0x0                   	// #0
  41dfc8:	mov	w2, #0x1                   	// #1
  41dfcc:	b	41de90 <ferror@plt+0x1a5f0>
  41dfd0:	mov	x1, x20
  41dfd4:	mov	w2, #0x0                   	// #0
  41dfd8:	add	x4, sp, #0xcc
  41dfdc:	add	x3, sp, #0xc8
  41dfe0:	bl	40f098 <ferror@plt+0xb7f8>
  41dfe4:	mov	x28, x0
  41dfe8:	ldr	x1, [sp, #208]
  41dfec:	tst	x0, #0xffffffff00000000
  41dff0:	ldr	w2, [sp, #200]
  41dff4:	and	x0, x0, #0xffffffff
  41dff8:	str	x0, [sp, #104]
  41dffc:	add	x0, x1, x2
  41e000:	str	x0, [sp, #208]
  41e004:	b.eq	41f41c <ferror@plt+0x1bb7c>  // b.none
  41e008:	ldr	w0, [sp, #204]
  41e00c:	orr	w1, w0, #0x2
  41e010:	str	w1, [sp, #204]
  41e014:	tbz	w0, #0, 41f428 <ferror@plt+0x1bb88>
  41e018:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41e01c:	add	x1, x1, #0xca0
  41e020:	mov	w2, #0x5                   	// #5
  41e024:	mov	x0, #0x0                   	// #0
  41e028:	bl	403700 <dcgettext@plt>
  41e02c:	bl	4365c0 <error@@Base>
  41e030:	ldr	x0, [sp, #208]
  41e034:	mov	x1, x20
  41e038:	mov	w2, #0x0                   	// #0
  41e03c:	add	x4, sp, #0xcc
  41e040:	add	x3, sp, #0xc8
  41e044:	bl	40f098 <ferror@plt+0xb7f8>
  41e048:	mov	x25, x0
  41e04c:	ldp	w2, w0, [sp, #200]
  41e050:	ldr	x1, [sp, #208]
  41e054:	add	x1, x1, x2
  41e058:	str	x1, [sp, #208]
  41e05c:	tbnz	w0, #0, 41f458 <ferror@plt+0x1bbb8>
  41e060:	tbnz	w0, #1, 41f5c0 <ferror@plt+0x1bd20>
  41e064:	adds	x1, x1, x25
  41e068:	b.cs	41f434 <ferror@plt+0x1bb94>  // b.hs, b.nlast
  41e06c:	str	x1, [sp, #208]
  41e070:	mov	w1, w28
  41e074:	mov	x0, x21
  41e078:	bl	40b598 <ferror@plt+0x7cf8>
  41e07c:	tbnz	w0, #31, 41df34 <ferror@plt+0x1a694>
  41e080:	ldr	x0, [x21, #24]
  41e084:	mov	w1, #0x7                   	// #7
  41e088:	ldr	x3, [sp, #104]
  41e08c:	ldr	x2, [sp, #208]
  41e090:	strh	w1, [x0, x3, lsl #1]
  41e094:	b	41dcf8 <ferror@plt+0x1a458>
  41e098:	add	x3, sp, #0xcc
  41e09c:	mov	x4, #0x0                   	// #0
  41e0a0:	mov	w2, #0x0                   	// #0
  41e0a4:	mov	x1, x20
  41e0a8:	bl	40f098 <ferror@plt+0xb7f8>
  41e0ac:	ldr	w5, [sp, #204]
  41e0b0:	add	x3, sp, #0xcc
  41e0b4:	ldr	x0, [sp, #208]
  41e0b8:	mov	x4, #0x0                   	// #0
  41e0bc:	mov	w2, #0x1                   	// #1
  41e0c0:	add	x0, x0, x5
  41e0c4:	mov	x1, x20
  41e0c8:	str	x0, [sp, #208]
  41e0cc:	bl	40f098 <ferror@plt+0xb7f8>
  41e0d0:	ldr	x2, [sp, #208]
  41e0d4:	ldr	w0, [sp, #204]
  41e0d8:	add	x2, x2, x0
  41e0dc:	b	41dcf8 <ferror@plt+0x1a458>
  41e0e0:	mov	x1, x20
  41e0e4:	mov	w2, #0x0                   	// #0
  41e0e8:	add	x4, sp, #0xcc
  41e0ec:	add	x3, sp, #0xc8
  41e0f0:	bl	40f098 <ferror@plt+0xb7f8>
  41e0f4:	mov	x25, x0
  41e0f8:	ldp	w1, w0, [sp, #200]
  41e0fc:	ldr	x2, [sp, #208]
  41e100:	add	x2, x2, x1
  41e104:	str	x2, [sp, #208]
  41e108:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41e10c:	add	x1, x1, #0xca0
  41e110:	tbnz	w0, #0, 41e25c <ferror@plt+0x1a9bc>
  41e114:	tbnz	w0, #1, 41e254 <ferror@plt+0x1a9b4>
  41e118:	adds	x2, x2, x25
  41e11c:	b.cc	41dcf8 <ferror@plt+0x1a458>  // b.lo, b.ul, b.last
  41e120:	mov	w2, #0x5                   	// #5
  41e124:	adrp	x1, 442000 <warn@@Base+0xb468>
  41e128:	mov	x0, #0x0                   	// #0
  41e12c:	add	x1, x1, #0x480
  41e130:	bl	403700 <dcgettext@plt>
  41e134:	mov	x1, x25
  41e138:	bl	436b98 <warn@@Base>
  41e13c:	mov	x2, x19
  41e140:	b	41dcf8 <ferror@plt+0x1a458>
  41e144:	add	x2, x2, #0x9
  41e148:	b	41dcf8 <ferror@plt+0x1a458>
  41e14c:	add	x3, sp, #0xcc
  41e150:	mov	x1, x20
  41e154:	mov	w2, #0x0                   	// #0
  41e158:	mov	x4, #0x0                   	// #0
  41e15c:	bl	40f098 <ferror@plt+0xb7f8>
  41e160:	ldr	x2, [sp, #208]
  41e164:	mov	w1, w25
  41e168:	ldr	w3, [sp, #204]
  41e16c:	mov	x0, x21
  41e170:	add	x2, x2, x3
  41e174:	str	x2, [sp, #208]
  41e178:	bl	40b598 <ferror@plt+0x7cf8>
  41e17c:	tbnz	w0, #31, 41df34 <ferror@plt+0x1a694>
  41e180:	ldr	x0, [x21, #24]
  41e184:	ubfiz	x25, x25, #1, #6
  41e188:	mov	w1, #0x7                   	// #7
  41e18c:	ldr	x2, [sp, #208]
  41e190:	strh	w1, [x0, x25]
  41e194:	b	41dcf8 <ferror@plt+0x1a458>
  41e198:	mov	w1, w25
  41e19c:	mov	x0, x21
  41e1a0:	bl	40b598 <ferror@plt+0x7cf8>
  41e1a4:	tbz	w0, #31, 41e180 <ferror@plt+0x1a8e0>
  41e1a8:	ldr	x2, [sp, #208]
  41e1ac:	b	41dcf8 <ferror@plt+0x1a458>
  41e1b0:	add	x3, sp, #0xcc
  41e1b4:	mov	x4, #0x0                   	// #0
  41e1b8:	mov	w2, #0x0                   	// #0
  41e1bc:	mov	x1, x20
  41e1c0:	bl	40f098 <ferror@plt+0xb7f8>
  41e1c4:	ldr	w5, [sp, #204]
  41e1c8:	add	x3, sp, #0xcc
  41e1cc:	mov	x4, #0x0                   	// #0
  41e1d0:	mov	w2, #0x0                   	// #0
  41e1d4:	ldr	x0, [sp, #208]
  41e1d8:	b	41e0c0 <ferror@plt+0x1a820>
  41e1dc:	add	x3, sp, #0xcc
  41e1e0:	mov	x4, #0x0                   	// #0
  41e1e4:	mov	w2, #0x1                   	// #1
  41e1e8:	b	41df48 <ferror@plt+0x1a6a8>
  41e1ec:	add	x2, x2, #0x5
  41e1f0:	b	41dcf8 <ferror@plt+0x1a458>
  41e1f4:	add	x2, x2, #0x3
  41e1f8:	b	41dcf8 <ferror@plt+0x1a458>
  41e1fc:	add	x2, x2, #0x2
  41e200:	b	41dcf8 <ferror@plt+0x1a458>
  41e204:	add	x2, x0, w27, uxtw
  41e208:	b	41dcf8 <ferror@plt+0x1a458>
  41e20c:	ldr	x0, [sp, #176]
  41e210:	b	41d9f8 <ferror@plt+0x1a158>
  41e214:	tbnz	w0, #0, 41df0c <ferror@plt+0x1a66c>
  41e218:	tbz	w0, #1, 41df24 <ferror@plt+0x1a684>
  41e21c:	nop
  41e220:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41e224:	add	x1, x1, #0xcb8
  41e228:	mov	w2, #0x5                   	// #5
  41e22c:	mov	x0, #0x0                   	// #0
  41e230:	bl	403700 <dcgettext@plt>
  41e234:	bl	4365c0 <error@@Base>
  41e238:	b	41df24 <ferror@plt+0x1a684>
  41e23c:	ldr	w1, [sp, #204]
  41e240:	tbnz	w1, #0, 41de68 <ferror@plt+0x1a5c8>
  41e244:	tbz	w1, #1, 41de84 <ferror@plt+0x1a5e4>
  41e248:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41e24c:	add	x1, x1, #0xcb8
  41e250:	b	41de70 <ferror@plt+0x1a5d0>
  41e254:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41e258:	add	x1, x1, #0xcb8
  41e25c:	mov	w2, #0x5                   	// #5
  41e260:	mov	x0, #0x0                   	// #0
  41e264:	bl	403700 <dcgettext@plt>
  41e268:	bl	4365c0 <error@@Base>
  41e26c:	ldr	x2, [sp, #208]
  41e270:	b	41e118 <ferror@plt+0x1a878>
  41e274:	ldrh	w1, [x25, w2, uxtw #1]
  41e278:	adr	x2, 41e284 <ferror@plt+0x1a9e4>
  41e27c:	add	x1, x2, w1, sxth #2
  41e280:	br	x1
  41e284:	mov	x1, x20
  41e288:	mov	w2, #0x0                   	// #0
  41e28c:	add	x4, sp, #0xcc
  41e290:	add	x3, sp, #0xc8
  41e294:	bl	40f098 <ferror@plt+0xb7f8>
  41e298:	mov	x22, x0
  41e29c:	ldp	w2, w0, [sp, #200]
  41e2a0:	ldr	x1, [sp, #208]
  41e2a4:	add	x1, x1, x2
  41e2a8:	str	x1, [sp, #208]
  41e2ac:	tbnz	w0, #0, 420134 <ferror@plt+0x1c894>
  41e2b0:	tbnz	w0, #1, 420360 <ferror@plt+0x1cac0>
  41e2b4:	ldr	w0, [x21, #16]
  41e2b8:	ldr	w1, [x26]
  41e2bc:	cmp	w0, w28
  41e2c0:	b.hi	41fa3c <ferror@plt+0x1c19c>  // b.pmore
  41e2c4:	cbz	w1, 41e2d4 <ferror@plt+0x1aa34>
  41e2c8:	ldr	x0, [sp, #128]
  41e2cc:	ldrb	w0, [x0]
  41e2d0:	cbz	w0, 41fa40 <ferror@plt+0x1c1a0>
  41e2d4:	mov	w1, #0x0                   	// #0
  41e2d8:	mov	w0, w28
  41e2dc:	bl	40d270 <ferror@plt+0x99d0>
  41e2e0:	mov	x2, x0
  41e2e4:	ldrsw	x3, [x21, #52]
  41e2e8:	adrp	x0, 442000 <warn@@Base+0xb468>
  41e2ec:	ldr	x27, [sp, #128]
  41e2f0:	add	x0, x0, #0x4f0
  41e2f4:	mul	x3, x3, x22
  41e2f8:	mov	x1, x27
  41e2fc:	bl	4037a0 <printf@plt>
  41e300:	ldrb	w0, [x27]
  41e304:	cbz	w0, 41fa40 <ferror@plt+0x1c1a0>
  41e308:	mov	w3, #0x0                   	// #0
  41e30c:	ldr	x22, [sp, #208]
  41e310:	cmp	x19, x22
  41e314:	b.hi	41dd80 <ferror@plt+0x1a4e0>  // b.pmore
  41e318:	ldr	w1, [x26]
  41e31c:	eor	w0, w3, #0x1
  41e320:	and	w0, w0, #0x1
  41e324:	cmp	w1, #0x0
  41e328:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  41e32c:	b.eq	41dde8 <ferror@plt+0x1a548>  // b.none
  41e330:	mov	x0, x21
  41e334:	add	x2, sp, #0xc0
  41e338:	add	x1, sp, #0xc4
  41e33c:	bl	40d318 <ferror@plt+0x9a78>
  41e340:	b	41dde8 <ferror@plt+0x1a548>
  41e344:	ldr	w0, [x26]
  41e348:	cbz	w0, 41fa68 <ferror@plt+0x1c1c8>
  41e34c:	add	x2, sp, #0xc0
  41e350:	add	x1, sp, #0xc4
  41e354:	mov	x0, x21
  41e358:	bl	40d318 <ferror@plt+0x9a78>
  41e35c:	ldr	w1, [x21, #48]
  41e360:	mov	w3, #0x0                   	// #0
  41e364:	ldr	x0, [x21, #56]
  41e368:	ldr	x22, [sp, #208]
  41e36c:	mul	w28, w28, w1
  41e370:	add	x0, x0, x28
  41e374:	str	x0, [x21, #56]
  41e378:	b	41dd78 <ferror@plt+0x1a4d8>
  41e37c:	mov	x1, x20
  41e380:	mov	w2, #0x0                   	// #0
  41e384:	add	x4, sp, #0xcc
  41e388:	add	x3, sp, #0xc8
  41e38c:	bl	40f098 <ferror@plt+0xb7f8>
  41e390:	mov	x22, x0
  41e394:	ldr	x1, [sp, #208]
  41e398:	tst	x0, #0xffffffff00000000
  41e39c:	ldr	w2, [sp, #200]
  41e3a0:	and	x28, x0, #0xffffffff
  41e3a4:	add	x0, x1, x2
  41e3a8:	str	x0, [sp, #208]
  41e3ac:	b.eq	41fe44 <ferror@plt+0x1c5a4>  // b.none
  41e3b0:	ldr	w0, [sp, #204]
  41e3b4:	orr	w1, w0, #0x2
  41e3b8:	str	w1, [sp, #204]
  41e3bc:	tbz	w0, #0, 41fe50 <ferror@plt+0x1c5b0>
  41e3c0:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41e3c4:	add	x1, x1, #0xca0
  41e3c8:	mov	w2, #0x5                   	// #5
  41e3cc:	mov	x0, #0x0                   	// #0
  41e3d0:	bl	403700 <dcgettext@plt>
  41e3d4:	bl	4365c0 <error@@Base>
  41e3d8:	ldr	x0, [sp, #208]
  41e3dc:	mov	x1, x20
  41e3e0:	mov	w2, #0x1                   	// #1
  41e3e4:	add	x4, sp, #0xcc
  41e3e8:	add	x3, sp, #0xc8
  41e3ec:	bl	40f098 <ferror@plt+0xb7f8>
  41e3f0:	mov	x27, x0
  41e3f4:	ldp	w2, w0, [sp, #200]
  41e3f8:	ldr	x1, [sp, #208]
  41e3fc:	add	x1, x1, x2
  41e400:	str	x1, [sp, #208]
  41e404:	tbnz	w0, #0, 4200f8 <ferror@plt+0x1c858>
  41e408:	tbnz	w0, #1, 4203b4 <ferror@plt+0x1cb14>
  41e40c:	neg	x27, x27
  41e410:	mov	w1, w22
  41e414:	mov	x0, x21
  41e418:	bl	40b598 <ferror@plt+0x7cf8>
  41e41c:	tbnz	w0, #31, 41fdb8 <ferror@plt+0x1c518>
  41e420:	ldr	w0, [x26]
  41e424:	cbz	w0, 420588 <ferror@plt+0x1cce8>
  41e428:	ldr	x2, [x21, #24]
  41e42c:	mov	w4, #0x80                  	// #128
  41e430:	ldr	w0, [x21, #52]
  41e434:	mov	w3, #0x0                   	// #0
  41e438:	ldr	x1, [x21, #32]
  41e43c:	strh	w4, [x2, x28, lsl #1]
  41e440:	ldr	x22, [sp, #208]
  41e444:	mul	w27, w0, w27
  41e448:	str	w27, [x1, x28, lsl #2]
  41e44c:	b	41dd78 <ferror@plt+0x1a4d8>
  41e450:	mov	x1, x20
  41e454:	mov	w2, #0x0                   	// #0
  41e458:	add	x4, sp, #0xcc
  41e45c:	add	x3, sp, #0xc8
  41e460:	bl	40f098 <ferror@plt+0xb7f8>
  41e464:	mov	x27, x0
  41e468:	ldr	x1, [sp, #208]
  41e46c:	tst	x0, #0xffffffff00000000
  41e470:	ldr	w2, [sp, #200]
  41e474:	and	x0, x0, #0xffffffff
  41e478:	str	x0, [sp, #104]
  41e47c:	add	x0, x1, x2
  41e480:	str	x0, [sp, #208]
  41e484:	b.eq	41fec8 <ferror@plt+0x1c628>  // b.none
  41e488:	ldr	w0, [sp, #204]
  41e48c:	orr	w1, w0, #0x2
  41e490:	str	w1, [sp, #204]
  41e494:	tbz	w0, #0, 41fed4 <ferror@plt+0x1c634>
  41e498:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41e49c:	add	x1, x1, #0xca0
  41e4a0:	mov	w2, #0x5                   	// #5
  41e4a4:	mov	x0, #0x0                   	// #0
  41e4a8:	bl	403700 <dcgettext@plt>
  41e4ac:	bl	4365c0 <error@@Base>
  41e4b0:	ldr	x0, [sp, #208]
  41e4b4:	mov	x1, x20
  41e4b8:	mov	w2, #0x0                   	// #0
  41e4bc:	add	x4, sp, #0xcc
  41e4c0:	add	x3, sp, #0xc8
  41e4c4:	bl	40f098 <ferror@plt+0xb7f8>
  41e4c8:	mov	x28, x0
  41e4cc:	ldp	w0, w2, [sp, #200]
  41e4d0:	ldr	x1, [sp, #208]
  41e4d4:	add	x1, x1, x0
  41e4d8:	str	x1, [sp, #208]
  41e4dc:	tbnz	w2, #0, 420114 <ferror@plt+0x1c874>
  41e4e0:	tbnz	w2, #1, 4203d0 <ferror@plt+0x1cb30>
  41e4e4:	ldr	w0, [x21, #16]
  41e4e8:	adrp	x2, 442000 <warn@@Base+0xb468>
  41e4ec:	add	x2, x2, #0x270
  41e4f0:	cmp	w0, w27
  41e4f4:	ldr	x0, [sp, #128]
  41e4f8:	csel	x7, x2, x0, hi  // hi = pmore
  41e4fc:	adds	x22, x1, x28
  41e500:	ccmp	x19, x22, #0x0, cc  // cc = lo, ul, last
  41e504:	ccmp	x19, x1, #0x0, cs  // cs = hs, nlast
  41e508:	b.hi	420534 <ferror@plt+0x1cc94>  // b.pmore
  41e50c:	mov	w3, #0x0                   	// #0
  41e510:	mov	x1, x28
  41e514:	adrp	x0, 442000 <warn@@Base+0xb468>
  41e518:	add	x0, x0, #0x828
  41e51c:	str	w3, [sp, #104]
  41e520:	bl	4037a0 <printf@plt>
  41e524:	ldr	w3, [sp, #104]
  41e528:	ldr	x22, [sp, #208]
  41e52c:	b	41dd78 <ferror@plt+0x1a4d8>
  41e530:	mov	x1, x20
  41e534:	mov	w2, #0x0                   	// #0
  41e538:	add	x4, sp, #0xcc
  41e53c:	add	x3, sp, #0xc8
  41e540:	bl	40f098 <ferror@plt+0xb7f8>
  41e544:	mov	x22, x0
  41e548:	ldr	x1, [sp, #208]
  41e54c:	tst	x0, #0xffffffff00000000
  41e550:	ldr	w2, [sp, #200]
  41e554:	and	x28, x0, #0xffffffff
  41e558:	add	x0, x1, x2
  41e55c:	str	x0, [sp, #208]
  41e560:	b.eq	41fe98 <ferror@plt+0x1c5f8>  // b.none
  41e564:	ldr	w0, [sp, #204]
  41e568:	orr	w1, w0, #0x2
  41e56c:	str	w1, [sp, #204]
  41e570:	tbz	w0, #0, 41fea4 <ferror@plt+0x1c604>
  41e574:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41e578:	add	x1, x1, #0xca0
  41e57c:	mov	w2, #0x5                   	// #5
  41e580:	mov	x0, #0x0                   	// #0
  41e584:	bl	403700 <dcgettext@plt>
  41e588:	bl	4365c0 <error@@Base>
  41e58c:	ldr	x0, [sp, #208]
  41e590:	mov	x1, x20
  41e594:	mov	w2, #0x1                   	// #1
  41e598:	add	x4, sp, #0xcc
  41e59c:	add	x3, sp, #0xc8
  41e5a0:	bl	40f098 <ferror@plt+0xb7f8>
  41e5a4:	mov	x27, x0
  41e5a8:	ldp	w2, w0, [sp, #200]
  41e5ac:	ldr	x1, [sp, #208]
  41e5b0:	add	x1, x1, x2
  41e5b4:	str	x1, [sp, #208]
  41e5b8:	tbnz	w0, #0, 4200dc <ferror@plt+0x1c83c>
  41e5bc:	tbnz	w0, #1, 420344 <ferror@plt+0x1caa4>
  41e5c0:	mov	w1, w22
  41e5c4:	mov	x0, x21
  41e5c8:	bl	40b598 <ferror@plt+0x7cf8>
  41e5cc:	tbnz	w0, #31, 41fdf4 <ferror@plt+0x1c554>
  41e5d0:	ldr	w0, [x26]
  41e5d4:	cbz	w0, 4205b8 <ferror@plt+0x1cd18>
  41e5d8:	mov	w4, #0x14                  	// #20
  41e5dc:	ldr	x2, [x21, #24]
  41e5e0:	b	41e430 <ferror@plt+0x1ab90>
  41e5e4:	ldr	w3, [x26]
  41e5e8:	cbz	w3, 42016c <ferror@plt+0x1c8cc>
  41e5ec:	mov	x22, x0
  41e5f0:	mov	w3, #0x0                   	// #0
  41e5f4:	b	41dd78 <ferror@plt+0x1a4d8>
  41e5f8:	add	x22, x22, #0x9
  41e5fc:	cmp	x19, x22
  41e600:	b.hi	41fa1c <ferror@plt+0x1c17c>  // b.pmore
  41e604:	cmp	x0, x19
  41e608:	mov	x27, #0x0                   	// #0
  41e60c:	b.cs	41e620 <ferror@plt+0x1ad80>  // b.hs, b.nlast
  41e610:	sub	x1, x19, x0
  41e614:	sub	w2, w1, #0x1
  41e618:	cmp	w2, #0x7
  41e61c:	b.ls	41fa20 <ferror@plt+0x1c180>  // b.plast
  41e620:	ldr	w1, [x26]
  41e624:	add	x0, x0, #0x8
  41e628:	str	x0, [sp, #208]
  41e62c:	cbnz	w1, 41f478 <ferror@plt+0x1bbd8>
  41e630:	ldr	w22, [x21, #48]
  41e634:	mov	x0, #0x0                   	// #0
  41e638:	ldrb	w2, [x21, #94]
  41e63c:	ldr	x1, [x21, #56]
  41e640:	mul	x22, x22, x27
  41e644:	add	x1, x22, x1
  41e648:	bl	40b9b8 <ferror@plt+0x8118>
  41e64c:	mov	x1, x22
  41e650:	mov	x2, x0
  41e654:	adrp	x0, 442000 <warn@@Base+0xb468>
  41e658:	add	x0, x0, #0x918
  41e65c:	bl	4037a0 <printf@plt>
  41e660:	ldr	w0, [x21, #48]
  41e664:	mov	w3, #0x0                   	// #0
  41e668:	ldr	x1, [x21, #56]
  41e66c:	ldr	x22, [sp, #208]
  41e670:	madd	x0, x0, x27, x1
  41e674:	str	x0, [x21, #56]
  41e678:	b	41dd78 <ferror@plt+0x1a4d8>
  41e67c:	add	x22, x22, #0x2
  41e680:	cmp	x20, x22
  41e684:	b.hi	41fc74 <ferror@plt+0x1c3d4>  // b.pmore
  41e688:	cmp	x0, x20
  41e68c:	mov	x27, #0x0                   	// #0
  41e690:	b.cs	41e6a4 <ferror@plt+0x1ae04>  // b.hs, b.nlast
  41e694:	sub	x1, x20, x0
  41e698:	sub	w2, w1, #0x1
  41e69c:	cmp	w2, #0x7
  41e6a0:	b.ls	41fc78 <ferror@plt+0x1c3d8>  // b.plast
  41e6a4:	ldr	w1, [x26]
  41e6a8:	add	x0, x0, #0x1
  41e6ac:	str	x0, [sp, #208]
  41e6b0:	cbnz	w1, 41f478 <ferror@plt+0x1bbd8>
  41e6b4:	ldr	w22, [x21, #48]
  41e6b8:	mov	x0, #0x0                   	// #0
  41e6bc:	ldrb	w2, [x21, #94]
  41e6c0:	ldr	x1, [x21, #56]
  41e6c4:	mul	x22, x22, x27
  41e6c8:	add	x1, x22, x1
  41e6cc:	bl	40b9b8 <ferror@plt+0x8118>
  41e6d0:	mov	x1, x22
  41e6d4:	mov	x2, x0
  41e6d8:	adrp	x0, 442000 <warn@@Base+0xb468>
  41e6dc:	add	x0, x0, #0x548
  41e6e0:	bl	4037a0 <printf@plt>
  41e6e4:	b	41e660 <ferror@plt+0x1adc0>
  41e6e8:	mov	x1, x20
  41e6ec:	mov	w2, #0x0                   	// #0
  41e6f0:	add	x4, sp, #0xcc
  41e6f4:	add	x3, sp, #0xc8
  41e6f8:	bl	40f098 <ferror@plt+0xb7f8>
  41e6fc:	tst	x0, #0xffffffff00000000
  41e700:	ldr	x1, [sp, #208]
  41e704:	ldr	w2, [sp, #200]
  41e708:	str	w0, [x21, #72]
  41e70c:	add	x0, x1, x2
  41e710:	str	x0, [sp, #208]
  41e714:	b.eq	41feb0 <ferror@plt+0x1c610>  // b.none
  41e718:	ldr	w0, [sp, #204]
  41e71c:	orr	w1, w0, #0x2
  41e720:	str	w1, [sp, #204]
  41e724:	tbz	w0, #0, 41febc <ferror@plt+0x1c61c>
  41e728:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41e72c:	add	x1, x1, #0xca0
  41e730:	mov	w2, #0x5                   	// #5
  41e734:	mov	x0, #0x0                   	// #0
  41e738:	bl	403700 <dcgettext@plt>
  41e73c:	bl	4365c0 <error@@Base>
  41e740:	ldr	x0, [sp, #208]
  41e744:	add	x3, sp, #0xc8
  41e748:	mov	x1, x20
  41e74c:	mov	w2, #0x0                   	// #0
  41e750:	add	x4, sp, #0xcc
  41e754:	bl	40f098 <ferror@plt+0xb7f8>
  41e758:	ldp	w3, w2, [sp, #200]
  41e75c:	str	x0, [x21, #80]
  41e760:	ldr	x1, [sp, #208]
  41e764:	add	x1, x1, x3
  41e768:	str	x1, [sp, #208]
  41e76c:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41e770:	add	x1, x1, #0xca0
  41e774:	tbnz	w2, #0, 41fa04 <ferror@plt+0x1c164>
  41e778:	tbnz	w2, #1, 41f9fc <ferror@plt+0x1c15c>
  41e77c:	ldrsw	x1, [x21, #52]
  41e780:	ldr	w3, [x26]
  41e784:	strb	wzr, [x21, #93]
  41e788:	mul	x0, x1, x0
  41e78c:	str	x0, [x21, #80]
  41e790:	cbnz	w3, 41e308 <ferror@plt+0x1aa68>
  41e794:	ldr	w0, [x21, #72]
  41e798:	mov	w1, #0x0                   	// #0
  41e79c:	str	w3, [sp, #104]
  41e7a0:	bl	40d270 <ferror@plt+0x99d0>
  41e7a4:	mov	x1, x0
  41e7a8:	ldr	w2, [x21, #80]
  41e7ac:	adrp	x0, 442000 <warn@@Base+0xb468>
  41e7b0:	add	x0, x0, #0x8d8
  41e7b4:	bl	4037a0 <printf@plt>
  41e7b8:	ldr	w3, [sp, #104]
  41e7bc:	ldr	x22, [sp, #208]
  41e7c0:	b	41dd78 <ferror@plt+0x1a4d8>
  41e7c4:	mov	x1, x20
  41e7c8:	mov	w2, #0x0                   	// #0
  41e7cc:	add	x4, sp, #0xcc
  41e7d0:	add	x3, sp, #0xc8
  41e7d4:	bl	40f098 <ferror@plt+0xb7f8>
  41e7d8:	mov	x22, x0
  41e7dc:	ldr	x1, [sp, #208]
  41e7e0:	tst	x0, #0xffffffff00000000
  41e7e4:	ldr	w2, [sp, #200]
  41e7e8:	and	x28, x0, #0xffffffff
  41e7ec:	add	x0, x1, x2
  41e7f0:	str	x0, [sp, #208]
  41e7f4:	b.eq	41fe80 <ferror@plt+0x1c5e0>  // b.none
  41e7f8:	ldr	w0, [sp, #204]
  41e7fc:	orr	w1, w0, #0x2
  41e800:	str	w1, [sp, #204]
  41e804:	tbz	w0, #0, 41fe8c <ferror@plt+0x1c5ec>
  41e808:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41e80c:	add	x1, x1, #0xca0
  41e810:	mov	w2, #0x5                   	// #5
  41e814:	mov	x0, #0x0                   	// #0
  41e818:	bl	403700 <dcgettext@plt>
  41e81c:	bl	4365c0 <error@@Base>
  41e820:	ldr	x0, [sp, #208]
  41e824:	mov	x1, x20
  41e828:	mov	w2, #0x1                   	// #1
  41e82c:	add	x4, sp, #0xcc
  41e830:	add	x3, sp, #0xc8
  41e834:	bl	40f098 <ferror@plt+0xb7f8>
  41e838:	mov	x27, x0
  41e83c:	ldp	w2, w0, [sp, #200]
  41e840:	ldr	x1, [sp, #208]
  41e844:	add	x1, x1, x2
  41e848:	str	x1, [sp, #208]
  41e84c:	tbnz	w0, #0, 420150 <ferror@plt+0x1c8b0>
  41e850:	tbnz	w0, #1, 42037c <ferror@plt+0x1cadc>
  41e854:	mov	w1, w22
  41e858:	mov	x0, x21
  41e85c:	bl	40b598 <ferror@plt+0x7cf8>
  41e860:	tbnz	w0, #31, 41fd68 <ferror@plt+0x1c4c8>
  41e864:	ldr	w0, [x26]
  41e868:	cbnz	w0, 41e428 <ferror@plt+0x1ab88>
  41e86c:	mov	w0, w22
  41e870:	mov	w1, #0x0                   	// #0
  41e874:	bl	40d270 <ferror@plt+0x99d0>
  41e878:	mov	x2, x0
  41e87c:	ldrsw	x3, [x21, #52]
  41e880:	adrp	x1, 442000 <warn@@Base+0xb468>
  41e884:	adrp	x0, 442000 <warn@@Base+0xb468>
  41e888:	add	x1, x1, #0x270
  41e88c:	add	x0, x0, #0x878
  41e890:	mul	x3, x3, x27
  41e894:	bl	4037a0 <printf@plt>
  41e898:	b	41e428 <ferror@plt+0x1ab88>
  41e89c:	mov	x1, x20
  41e8a0:	mov	w2, #0x0                   	// #0
  41e8a4:	add	x4, sp, #0xcc
  41e8a8:	add	x3, sp, #0xc8
  41e8ac:	bl	40f098 <ferror@plt+0xb7f8>
  41e8b0:	mov	x27, x0
  41e8b4:	ldr	x1, [sp, #208]
  41e8b8:	tst	x0, #0xffffffff00000000
  41e8bc:	ldr	w2, [sp, #200]
  41e8c0:	and	x0, x0, #0xffffffff
  41e8c4:	str	x0, [sp, #104]
  41e8c8:	add	x0, x1, x2
  41e8cc:	str	x0, [sp, #208]
  41e8d0:	b.eq	41ffac <ferror@plt+0x1c70c>  // b.none
  41e8d4:	ldr	w0, [sp, #204]
  41e8d8:	orr	w1, w0, #0x2
  41e8dc:	str	w1, [sp, #204]
  41e8e0:	tbz	w0, #0, 41ffb8 <ferror@plt+0x1c718>
  41e8e4:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41e8e8:	add	x1, x1, #0xca0
  41e8ec:	mov	w2, #0x5                   	// #5
  41e8f0:	mov	x0, #0x0                   	// #0
  41e8f4:	bl	403700 <dcgettext@plt>
  41e8f8:	bl	4365c0 <error@@Base>
  41e8fc:	ldr	x0, [sp, #208]
  41e900:	mov	x1, x20
  41e904:	mov	w2, #0x0                   	// #0
  41e908:	add	x4, sp, #0xcc
  41e90c:	add	x3, sp, #0xc8
  41e910:	bl	40f098 <ferror@plt+0xb7f8>
  41e914:	mov	x28, x0
  41e918:	ldp	w0, w2, [sp, #200]
  41e91c:	ldr	x1, [sp, #208]
  41e920:	add	x1, x1, x0
  41e924:	str	x1, [sp, #208]
  41e928:	tbnz	w2, #0, 41fffc <ferror@plt+0x1c75c>
  41e92c:	tbnz	w2, #1, 420278 <ferror@plt+0x1c9d8>
  41e930:	ldr	w0, [x21, #16]
  41e934:	adrp	x2, 442000 <warn@@Base+0xb468>
  41e938:	add	x2, x2, #0x270
  41e93c:	cmp	w0, w27
  41e940:	ldr	x0, [sp, #128]
  41e944:	csel	x7, x2, x0, hi  // hi = pmore
  41e948:	adds	x22, x1, x28
  41e94c:	ccmp	x19, x22, #0x0, cc  // cc = lo, ul, last
  41e950:	ccmp	x1, x19, #0x2, cs  // cs = hs, nlast
  41e954:	b.cc	4203f8 <ferror@plt+0x1cb58>  // b.lo, b.ul, b.last
  41e958:	mov	w3, #0x0                   	// #0
  41e95c:	mov	w2, #0x5                   	// #5
  41e960:	adrp	x1, 442000 <warn@@Base+0xb468>
  41e964:	mov	x0, #0x0                   	// #0
  41e968:	add	x1, x1, #0x7e0
  41e96c:	str	w3, [sp, #104]
  41e970:	bl	403700 <dcgettext@plt>
  41e974:	mov	x1, x28
  41e978:	bl	4037a0 <printf@plt>
  41e97c:	ldr	w3, [sp, #104]
  41e980:	ldr	x22, [sp, #208]
  41e984:	b	41dd78 <ferror@plt+0x1a4d8>
  41e988:	mov	x1, x20
  41e98c:	mov	w2, #0x0                   	// #0
  41e990:	add	x4, sp, #0xcc
  41e994:	add	x3, sp, #0xc8
  41e998:	bl	40f098 <ferror@plt+0xb7f8>
  41e99c:	ldr	x1, [sp, #208]
  41e9a0:	ldr	w2, [sp, #200]
  41e9a4:	str	x0, [x21, #80]
  41e9a8:	ldr	w0, [sp, #204]
  41e9ac:	add	x1, x1, x2
  41e9b0:	str	x1, [sp, #208]
  41e9b4:	tbnz	w0, #0, 420094 <ferror@plt+0x1c7f4>
  41e9b8:	tbnz	w0, #1, 420398 <ferror@plt+0x1caf8>
  41e9bc:	ldr	w3, [x26]
  41e9c0:	cbnz	w3, 41e308 <ferror@plt+0x1aa68>
  41e9c4:	ldr	w1, [x21, #80]
  41e9c8:	adrp	x0, 442000 <warn@@Base+0xb468>
  41e9cc:	add	x0, x0, #0x760
  41e9d0:	str	w3, [sp, #104]
  41e9d4:	bl	4037a0 <printf@plt>
  41e9d8:	ldr	w3, [sp, #104]
  41e9dc:	ldr	x22, [sp, #208]
  41e9e0:	b	41dd78 <ferror@plt+0x1a4d8>
  41e9e4:	mov	x1, x20
  41e9e8:	mov	w2, #0x0                   	// #0
  41e9ec:	add	x4, sp, #0xcc
  41e9f0:	add	x3, sp, #0xc8
  41e9f4:	bl	40f098 <ferror@plt+0xb7f8>
  41e9f8:	tst	x0, #0xffffffff00000000
  41e9fc:	ldr	x1, [sp, #208]
  41ea00:	ldr	w2, [sp, #200]
  41ea04:	str	w0, [x21, #72]
  41ea08:	add	x0, x1, x2
  41ea0c:	str	x0, [sp, #208]
  41ea10:	b.eq	41ff94 <ferror@plt+0x1c6f4>  // b.none
  41ea14:	ldr	w0, [sp, #204]
  41ea18:	orr	w1, w0, #0x2
  41ea1c:	str	w1, [sp, #204]
  41ea20:	tbz	w0, #0, 41ffa0 <ferror@plt+0x1c700>
  41ea24:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41ea28:	add	x1, x1, #0xca0
  41ea2c:	mov	w2, #0x5                   	// #5
  41ea30:	mov	x0, #0x0                   	// #0
  41ea34:	bl	403700 <dcgettext@plt>
  41ea38:	bl	4365c0 <error@@Base>
  41ea3c:	ldr	x0, [sp, #208]
  41ea40:	add	x3, sp, #0xc8
  41ea44:	mov	x1, x20
  41ea48:	mov	w2, #0x0                   	// #0
  41ea4c:	add	x4, sp, #0xcc
  41ea50:	bl	40f098 <ferror@plt+0xb7f8>
  41ea54:	ldp	w3, w2, [sp, #200]
  41ea58:	str	x0, [x21, #80]
  41ea5c:	ldr	x1, [sp, #208]
  41ea60:	add	x1, x1, x3
  41ea64:	str	x1, [sp, #208]
  41ea68:	tbnz	w2, #0, 42005c <ferror@plt+0x1c7bc>
  41ea6c:	tbnz	w2, #1, 4202d4 <ferror@plt+0x1ca34>
  41ea70:	ldr	w3, [x26]
  41ea74:	strb	wzr, [x21, #93]
  41ea78:	cbnz	w3, 41e308 <ferror@plt+0x1aa68>
  41ea7c:	ldr	w0, [x21, #72]
  41ea80:	mov	w1, #0x0                   	// #0
  41ea84:	str	w3, [sp, #104]
  41ea88:	bl	40d270 <ferror@plt+0x99d0>
  41ea8c:	mov	x1, x0
  41ea90:	ldr	w2, [x21, #80]
  41ea94:	adrp	x0, 442000 <warn@@Base+0xb468>
  41ea98:	add	x0, x0, #0x720
  41ea9c:	bl	4037a0 <printf@plt>
  41eaa0:	ldr	w3, [sp, #104]
  41eaa4:	ldr	x22, [sp, #208]
  41eaa8:	b	41dd78 <ferror@plt+0x1a4d8>
  41eaac:	ldr	w0, [x26]
  41eab0:	cbz	w0, 42001c <ferror@plt+0x1c77c>
  41eab4:	ldr	x0, [sp, #160]
  41eab8:	cbz	x0, 420038 <ferror@plt+0x1c798>
  41eabc:	ldr	x4, [sp, #160]
  41eac0:	mov	x0, x21
  41eac4:	ldr	w1, [x4, #88]
  41eac8:	ldr	w3, [x4, #72]
  41eacc:	ldr	x2, [x4, #80]
  41ead0:	ldr	x22, [x4]
  41ead4:	str	w3, [x21, #72]
  41ead8:	str	x2, [x21, #80]
  41eadc:	str	w1, [x21, #88]
  41eae0:	ldrb	w1, [x4, #93]
  41eae4:	strb	w1, [x21, #93]
  41eae8:	ldr	w1, [x4, #16]
  41eaec:	sub	w1, w1, #0x1
  41eaf0:	bl	40b598 <ferror@plt+0x7cf8>
  41eaf4:	tbnz	w0, #31, 420284 <ferror@plt+0x1c9e4>
  41eaf8:	ldr	x27, [sp, #160]
  41eafc:	mov	w3, #0x0                   	// #0
  41eb00:	ldr	x0, [x21, #24]
  41eb04:	str	w3, [sp, #104]
  41eb08:	ldr	x1, [x27, #24]
  41eb0c:	ldr	w2, [x27, #16]
  41eb10:	lsl	x2, x2, #1
  41eb14:	bl	402f70 <memcpy@plt>
  41eb18:	ldr	x1, [x27, #32]
  41eb1c:	ldr	x0, [x21, #32]
  41eb20:	ldr	w2, [x27, #16]
  41eb24:	lsl	x2, x2, #2
  41eb28:	bl	402f70 <memcpy@plt>
  41eb2c:	ldr	x0, [x27, #24]
  41eb30:	bl	403510 <free@plt>
  41eb34:	ldr	x0, [x27, #32]
  41eb38:	bl	403510 <free@plt>
  41eb3c:	str	x22, [sp, #160]
  41eb40:	mov	x0, x27
  41eb44:	bl	403510 <free@plt>
  41eb48:	ldr	w3, [sp, #104]
  41eb4c:	ldr	x22, [sp, #208]
  41eb50:	b	41dd78 <ferror@plt+0x1a4d8>
  41eb54:	mov	x1, x20
  41eb58:	mov	w2, #0x0                   	// #0
  41eb5c:	add	x4, sp, #0xcc
  41eb60:	add	x3, sp, #0xc8
  41eb64:	bl	40f098 <ferror@plt+0xb7f8>
  41eb68:	tst	x0, #0xffffffff00000000
  41eb6c:	ldr	x1, [sp, #208]
  41eb70:	ldr	w2, [sp, #200]
  41eb74:	str	w0, [x21, #72]
  41eb78:	add	x1, x1, x2
  41eb7c:	str	x1, [sp, #208]
  41eb80:	ldr	w0, [sp, #204]
  41eb84:	b.eq	41ff70 <ferror@plt+0x1c6d0>  // b.none
  41eb88:	orr	w1, w0, #0x2
  41eb8c:	str	w1, [sp, #204]
  41eb90:	tbz	w0, #0, 41ff78 <ferror@plt+0x1c6d8>
  41eb94:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41eb98:	add	x1, x1, #0xca0
  41eb9c:	mov	w2, #0x5                   	// #5
  41eba0:	mov	x0, #0x0                   	// #0
  41eba4:	bl	403700 <dcgettext@plt>
  41eba8:	bl	4365c0 <error@@Base>
  41ebac:	ldr	w3, [x26]
  41ebb0:	strb	wzr, [x21, #93]
  41ebb4:	cbnz	w3, 41e308 <ferror@plt+0x1aa68>
  41ebb8:	ldr	w0, [x21, #72]
  41ebbc:	mov	w1, #0x0                   	// #0
  41ebc0:	str	w3, [sp, #104]
  41ebc4:	bl	40d270 <ferror@plt+0x99d0>
  41ebc8:	mov	x1, x0
  41ebcc:	adrp	x0, 442000 <warn@@Base+0xb468>
  41ebd0:	add	x0, x0, #0x740
  41ebd4:	bl	4037a0 <printf@plt>
  41ebd8:	ldr	w3, [sp, #104]
  41ebdc:	ldr	x22, [sp, #208]
  41ebe0:	b	41dd78 <ferror@plt+0x1a4d8>
  41ebe4:	ldr	w0, [x21, #16]
  41ebe8:	ldr	w1, [x26]
  41ebec:	cmp	w0, w28
  41ebf0:	b.hi	41fb48 <ferror@plt+0x1c2a8>  // b.pmore
  41ebf4:	cbz	w1, 41ec04 <ferror@plt+0x1b364>
  41ebf8:	ldr	x0, [sp, #128]
  41ebfc:	ldrb	w0, [x0]
  41ec00:	cbz	w0, 41fb4c <ferror@plt+0x1c2ac>
  41ec04:	mov	w1, #0x0                   	// #0
  41ec08:	mov	w0, w28
  41ec0c:	bl	40d270 <ferror@plt+0x99d0>
  41ec10:	mov	x2, x0
  41ec14:	ldr	x22, [sp, #128]
  41ec18:	adrp	x0, 442000 <warn@@Base+0xb468>
  41ec1c:	add	x0, x0, #0x518
  41ec20:	mov	x1, x22
  41ec24:	bl	4037a0 <printf@plt>
  41ec28:	ldrb	w0, [x22]
  41ec2c:	cbz	w0, 41fb4c <ferror@plt+0x1c2ac>
  41ec30:	mov	w3, #0x0                   	// #0
  41ec34:	b	41e30c <ferror@plt+0x1aa6c>
  41ec38:	ldrb	w1, [x21, #92]
  41ec3c:	mov	x4, x19
  41ec40:	ldr	x0, [sp, #168]
  41ec44:	add	x3, x0, #0x28
  41ec48:	add	x2, x0, #0x20
  41ec4c:	add	x0, sp, #0xd0
  41ec50:	bl	40dca8 <ferror@plt+0xa408>
  41ec54:	ldr	w1, [x26]
  41ec58:	mov	x22, x0
  41ec5c:	cbz	w1, 41fc50 <ferror@plt+0x1c3b0>
  41ec60:	add	x2, sp, #0xc0
  41ec64:	add	x1, sp, #0xc4
  41ec68:	mov	x0, x21
  41ec6c:	bl	40d318 <ferror@plt+0x9a78>
  41ec70:	mov	w3, #0x0                   	// #0
  41ec74:	str	x22, [x21, #56]
  41ec78:	ldr	x22, [sp, #208]
  41ec7c:	b	41dd78 <ferror@plt+0x1a4d8>
  41ec80:	mov	x1, x20
  41ec84:	mov	w2, #0x0                   	// #0
  41ec88:	add	x4, sp, #0xcc
  41ec8c:	add	x3, sp, #0xc8
  41ec90:	bl	40f098 <ferror@plt+0xb7f8>
  41ec94:	mov	x28, x0
  41ec98:	ldr	x1, [sp, #208]
  41ec9c:	tst	x0, #0xffffffff00000000
  41eca0:	ldr	w2, [sp, #200]
  41eca4:	and	x27, x0, #0xffffffff
  41eca8:	add	x0, x1, x2
  41ecac:	str	x0, [sp, #208]
  41ecb0:	b.eq	41fee0 <ferror@plt+0x1c640>  // b.none
  41ecb4:	ldr	w0, [sp, #204]
  41ecb8:	orr	w1, w0, #0x2
  41ecbc:	str	w1, [sp, #204]
  41ecc0:	tbz	w0, #0, 41feec <ferror@plt+0x1c64c>
  41ecc4:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41ecc8:	add	x1, x1, #0xca0
  41eccc:	mov	w2, #0x5                   	// #5
  41ecd0:	mov	x0, #0x0                   	// #0
  41ecd4:	bl	403700 <dcgettext@plt>
  41ecd8:	bl	4365c0 <error@@Base>
  41ecdc:	ldr	x0, [sp, #208]
  41ece0:	mov	x1, x20
  41ece4:	mov	w2, #0x0                   	// #0
  41ece8:	add	x4, sp, #0xcc
  41ecec:	add	x3, sp, #0xc8
  41ecf0:	bl	40f098 <ferror@plt+0xb7f8>
  41ecf4:	mov	x22, x0
  41ecf8:	ldp	w2, w0, [sp, #200]
  41ecfc:	ldr	x1, [sp, #208]
  41ed00:	add	x1, x1, x2
  41ed04:	str	x1, [sp, #208]
  41ed08:	tbnz	w0, #0, 41ffc4 <ferror@plt+0x1c724>
  41ed0c:	tbnz	w0, #1, 4202f0 <ferror@plt+0x1ca50>
  41ed10:	ldr	w0, [x21, #16]
  41ed14:	ldr	w1, [x26]
  41ed18:	cmp	w0, w28
  41ed1c:	b.hi	41fcfc <ferror@plt+0x1c45c>  // b.pmore
  41ed20:	cbz	w1, 41ed30 <ferror@plt+0x1b490>
  41ed24:	ldr	x0, [sp, #128]
  41ed28:	ldrb	w0, [x0]
  41ed2c:	cbz	w0, 41ed64 <ferror@plt+0x1b4c4>
  41ed30:	mov	w0, w28
  41ed34:	mov	w1, #0x0                   	// #0
  41ed38:	bl	40d270 <ferror@plt+0x99d0>
  41ed3c:	mov	x2, x0
  41ed40:	ldrsw	x3, [x21, #52]
  41ed44:	adrp	x0, 442000 <warn@@Base+0xb468>
  41ed48:	ldr	x28, [sp, #128]
  41ed4c:	add	x0, x0, #0x5f0
  41ed50:	mul	x3, x3, x22
  41ed54:	mov	x1, x28
  41ed58:	bl	4037a0 <printf@plt>
  41ed5c:	ldrb	w0, [x28]
  41ed60:	cbnz	w0, 41e308 <ferror@plt+0x1aa68>
  41ed64:	ldrsw	x0, [x21, #52]
  41ed68:	mov	w4, #0x14                  	// #20
  41ed6c:	b	41faa8 <ferror@plt+0x1c208>
  41ed70:	ldr	w0, [x26]
  41ed74:	cbz	w0, 4200b0 <ferror@plt+0x1c810>
  41ed78:	mov	x0, #0x60                  	// #96
  41ed7c:	bl	4032a0 <xmalloc@plt>
  41ed80:	mov	x22, x0
  41ed84:	ldr	w3, [x21, #72]
  41ed88:	ldr	w0, [x21, #88]
  41ed8c:	mov	x1, #0x2                   	// #2
  41ed90:	ldr	x2, [x21, #80]
  41ed94:	str	w3, [x22, #72]
  41ed98:	str	x2, [x22, #80]
  41ed9c:	mov	w3, #0x0                   	// #0
  41eda0:	str	w0, [x22, #88]
  41eda4:	str	w3, [sp, #104]
  41eda8:	ldrb	w0, [x21, #93]
  41edac:	strb	w0, [x22, #93]
  41edb0:	ldr	w0, [x21, #16]
  41edb4:	str	w0, [x22, #16]
  41edb8:	mov	w0, w0
  41edbc:	bl	41d6f0 <ferror@plt+0x19e50>
  41edc0:	mov	x2, x0
  41edc4:	ldr	w0, [x22, #16]
  41edc8:	mov	x1, #0x4                   	// #4
  41edcc:	str	x2, [x22, #24]
  41edd0:	bl	41d6f0 <ferror@plt+0x19e50>
  41edd4:	ldr	x1, [x21, #24]
  41edd8:	str	x0, [x22, #32]
  41eddc:	ldr	x0, [x22, #24]
  41ede0:	ldr	w2, [x22, #16]
  41ede4:	lsl	x2, x2, #1
  41ede8:	bl	402f70 <memcpy@plt>
  41edec:	ldr	x0, [x22, #32]
  41edf0:	ldr	x1, [x21, #32]
  41edf4:	ldr	w2, [x22, #16]
  41edf8:	lsl	x2, x2, #2
  41edfc:	bl	402f70 <memcpy@plt>
  41ee00:	ldr	x0, [sp, #160]
  41ee04:	str	x0, [x22]
  41ee08:	ldr	w3, [sp, #104]
  41ee0c:	str	x22, [sp, #160]
  41ee10:	ldr	x22, [sp, #208]
  41ee14:	b	41dd78 <ferror@plt+0x1a4d8>
  41ee18:	mov	x1, x20
  41ee1c:	mov	w2, #0x0                   	// #0
  41ee20:	add	x4, sp, #0xcc
  41ee24:	add	x3, sp, #0xc8
  41ee28:	bl	40f098 <ferror@plt+0xb7f8>
  41ee2c:	mov	x22, x0
  41ee30:	ldr	x1, [sp, #208]
  41ee34:	tst	x0, #0xffffffff00000000
  41ee38:	ldr	w2, [sp, #200]
  41ee3c:	and	x28, x0, #0xffffffff
  41ee40:	add	x0, x1, x2
  41ee44:	str	x0, [sp, #208]
  41ee48:	b.eq	41fef8 <ferror@plt+0x1c658>  // b.none
  41ee4c:	ldr	w0, [sp, #204]
  41ee50:	orr	w1, w0, #0x2
  41ee54:	str	w1, [sp, #204]
  41ee58:	tbz	w0, #0, 41ff04 <ferror@plt+0x1c664>
  41ee5c:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41ee60:	add	x1, x1, #0xca0
  41ee64:	mov	w2, #0x5                   	// #5
  41ee68:	mov	x0, #0x0                   	// #0
  41ee6c:	bl	403700 <dcgettext@plt>
  41ee70:	bl	4365c0 <error@@Base>
  41ee74:	ldr	x0, [sp, #208]
  41ee78:	add	x3, sp, #0xc8
  41ee7c:	mov	x1, x20
  41ee80:	mov	w2, #0x0                   	// #0
  41ee84:	add	x4, sp, #0xcc
  41ee88:	bl	40f098 <ferror@plt+0xb7f8>
  41ee8c:	ldp	w3, w2, [sp, #200]
  41ee90:	mov	x27, x0
  41ee94:	ldr	x1, [sp, #208]
  41ee98:	add	x1, x1, x3
  41ee9c:	str	x1, [sp, #208]
  41eea0:	tbnz	w2, #0, 4200c0 <ferror@plt+0x1c820>
  41eea4:	tbnz	w2, #1, 420328 <ferror@plt+0x1ca88>
  41eea8:	ldr	w1, [x21, #16]
  41eeac:	ldr	w0, [x26]
  41eeb0:	cmp	w1, w22
  41eeb4:	b.hi	41fb28 <ferror@plt+0x1c288>  // b.pmore
  41eeb8:	cbz	w0, 41eec8 <ferror@plt+0x1b628>
  41eebc:	ldr	x0, [sp, #128]
  41eec0:	ldrb	w0, [x0]
  41eec4:	cbz	w0, 41fb2c <ferror@plt+0x1c28c>
  41eec8:	mov	w0, w22
  41eecc:	mov	w1, #0x0                   	// #0
  41eed0:	bl	40d270 <ferror@plt+0x99d0>
  41eed4:	mov	x2, x0
  41eed8:	ldr	x22, [sp, #128]
  41eedc:	adrp	x0, 442000 <warn@@Base+0xb468>
  41eee0:	add	x0, x0, #0x680
  41eee4:	mov	x1, x22
  41eee8:	bl	4037a0 <printf@plt>
  41eeec:	mov	w1, #0x0                   	// #0
  41eef0:	mov	w0, w27
  41eef4:	bl	40d270 <ferror@plt+0x99d0>
  41eef8:	bl	403450 <puts@plt>
  41eefc:	ldrb	w0, [x22]
  41ef00:	cbz	w0, 41fb2c <ferror@plt+0x1c28c>
  41ef04:	mov	w3, #0x0                   	// #0
  41ef08:	b	41e30c <ferror@plt+0x1aa6c>
  41ef0c:	mov	x1, x20
  41ef10:	mov	w2, #0x0                   	// #0
  41ef14:	add	x4, sp, #0xcc
  41ef18:	add	x3, sp, #0xc8
  41ef1c:	bl	40f098 <ferror@plt+0xb7f8>
  41ef20:	mov	x22, x0
  41ef24:	tst	x0, #0xffffffff00000000
  41ef28:	and	x27, x0, #0xffffffff
  41ef2c:	ldp	w2, w0, [sp, #200]
  41ef30:	ldr	x1, [sp, #208]
  41ef34:	add	x1, x1, x2
  41ef38:	str	x1, [sp, #208]
  41ef3c:	b.eq	41ff4c <ferror@plt+0x1c6ac>  // b.none
  41ef40:	orr	w1, w0, #0x2
  41ef44:	str	w1, [sp, #204]
  41ef48:	tbz	w0, #0, 41ff54 <ferror@plt+0x1c6b4>
  41ef4c:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41ef50:	add	x1, x1, #0xca0
  41ef54:	mov	w2, #0x5                   	// #5
  41ef58:	mov	x0, #0x0                   	// #0
  41ef5c:	bl	403700 <dcgettext@plt>
  41ef60:	bl	4365c0 <error@@Base>
  41ef64:	ldr	w0, [x21, #16]
  41ef68:	ldr	w1, [x26]
  41ef6c:	cmp	w0, w22
  41ef70:	b.hi	41fcc8 <ferror@plt+0x1c428>  // b.pmore
  41ef74:	cbz	w1, 41ef84 <ferror@plt+0x1b6e4>
  41ef78:	ldr	x0, [sp, #128]
  41ef7c:	ldrb	w0, [x0]
  41ef80:	cbz	w0, 41efb0 <ferror@plt+0x1b710>
  41ef84:	mov	w0, w22
  41ef88:	mov	w1, #0x0                   	// #0
  41ef8c:	bl	40d270 <ferror@plt+0x99d0>
  41ef90:	mov	x2, x0
  41ef94:	ldr	x22, [sp, #128]
  41ef98:	adrp	x0, 442000 <warn@@Base+0xb468>
  41ef9c:	add	x0, x0, #0x660
  41efa0:	mov	x1, x22
  41efa4:	bl	4037a0 <printf@plt>
  41efa8:	ldrb	w0, [x22]
  41efac:	cbnz	w0, 41e308 <ferror@plt+0x1aa68>
  41efb0:	mov	w2, #0x8                   	// #8
  41efb4:	ldr	x1, [x21, #24]
  41efb8:	b	41fb10 <ferror@plt+0x1c270>
  41efbc:	mov	x1, x20
  41efc0:	mov	w2, #0x0                   	// #0
  41efc4:	add	x4, sp, #0xcc
  41efc8:	add	x3, sp, #0xc8
  41efcc:	bl	40f098 <ferror@plt+0xb7f8>
  41efd0:	mov	x22, x0
  41efd4:	tst	x0, #0xffffffff00000000
  41efd8:	and	x27, x0, #0xffffffff
  41efdc:	ldp	w2, w0, [sp, #200]
  41efe0:	ldr	x1, [sp, #208]
  41efe4:	add	x1, x1, x2
  41efe8:	str	x1, [sp, #208]
  41efec:	b.eq	41ff28 <ferror@plt+0x1c688>  // b.none
  41eff0:	orr	w1, w0, #0x2
  41eff4:	str	w1, [sp, #204]
  41eff8:	tbz	w0, #0, 41ff30 <ferror@plt+0x1c690>
  41effc:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41f000:	add	x1, x1, #0xca0
  41f004:	mov	w2, #0x5                   	// #5
  41f008:	mov	x0, #0x0                   	// #0
  41f00c:	bl	403700 <dcgettext@plt>
  41f010:	bl	4365c0 <error@@Base>
  41f014:	ldr	w0, [x21, #16]
  41f018:	ldr	w1, [x26]
  41f01c:	cmp	w0, w22
  41f020:	b.hi	41fb04 <ferror@plt+0x1c264>  // b.pmore
  41f024:	cbz	w1, 41f034 <ferror@plt+0x1b794>
  41f028:	ldr	x0, [sp, #128]
  41f02c:	ldrb	w0, [x0]
  41f030:	cbz	w0, 41fb08 <ferror@plt+0x1c268>
  41f034:	mov	w0, w22
  41f038:	mov	w1, #0x0                   	// #0
  41f03c:	bl	40d270 <ferror@plt+0x99d0>
  41f040:	mov	x2, x0
  41f044:	ldr	x22, [sp, #128]
  41f048:	adrp	x0, 442000 <warn@@Base+0xb468>
  41f04c:	add	x0, x0, #0x640
  41f050:	mov	x1, x22
  41f054:	bl	4037a0 <printf@plt>
  41f058:	ldrb	w0, [x22]
  41f05c:	cbz	w0, 41fb08 <ferror@plt+0x1c268>
  41f060:	mov	w3, #0x0                   	// #0
  41f064:	b	41e30c <ferror@plt+0x1aa6c>
  41f068:	mov	x1, x20
  41f06c:	mov	w2, #0x0                   	// #0
  41f070:	add	x4, sp, #0xcc
  41f074:	add	x3, sp, #0xc8
  41f078:	bl	40f098 <ferror@plt+0xb7f8>
  41f07c:	mov	x22, x0
  41f080:	tst	x0, #0xffffffff00000000
  41f084:	and	x27, x0, #0xffffffff
  41f088:	ldp	w2, w0, [sp, #200]
  41f08c:	ldr	x1, [sp, #208]
  41f090:	add	x1, x1, x2
  41f094:	str	x1, [sp, #208]
  41f098:	b.eq	41fe5c <ferror@plt+0x1c5bc>  // b.none
  41f09c:	orr	w1, w0, #0x2
  41f0a0:	str	w1, [sp, #204]
  41f0a4:	tbz	w0, #0, 41fe64 <ferror@plt+0x1c5c4>
  41f0a8:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41f0ac:	add	x1, x1, #0xca0
  41f0b0:	mov	w2, #0x5                   	// #5
  41f0b4:	mov	x0, #0x0                   	// #0
  41f0b8:	bl	403700 <dcgettext@plt>
  41f0bc:	bl	4365c0 <error@@Base>
  41f0c0:	ldr	w0, [x21, #16]
  41f0c4:	ldr	w1, [x26]
  41f0c8:	cmp	w0, w22
  41f0cc:	b.hi	41fc94 <ferror@plt+0x1c3f4>  // b.pmore
  41f0d0:	cbz	w1, 41f0e0 <ferror@plt+0x1b840>
  41f0d4:	ldr	x0, [sp, #128]
  41f0d8:	ldrb	w0, [x0]
  41f0dc:	cbz	w0, 41fc98 <ferror@plt+0x1c3f8>
  41f0e0:	mov	w1, #0x0                   	// #0
  41f0e4:	mov	w0, w22
  41f0e8:	bl	40d270 <ferror@plt+0x99d0>
  41f0ec:	mov	x2, x0
  41f0f0:	ldr	x28, [sp, #128]
  41f0f4:	adrp	x0, 442000 <warn@@Base+0xb468>
  41f0f8:	add	x0, x0, #0x618
  41f0fc:	mov	x1, x28
  41f100:	bl	4037a0 <printf@plt>
  41f104:	ldrb	w0, [x28]
  41f108:	cbz	w0, 41fc98 <ferror@plt+0x1c3f8>
  41f10c:	mov	w3, #0x0                   	// #0
  41f110:	b	41e30c <ferror@plt+0x1aa6c>
  41f114:	mov	x1, x20
  41f118:	mov	w2, #0x0                   	// #0
  41f11c:	add	x4, sp, #0xcc
  41f120:	add	x3, sp, #0xc8
  41f124:	bl	40f098 <ferror@plt+0xb7f8>
  41f128:	mov	x28, x0
  41f12c:	ldr	x1, [sp, #208]
  41f130:	tst	x0, #0xffffffff00000000
  41f134:	ldr	w2, [sp, #200]
  41f138:	and	x27, x0, #0xffffffff
  41f13c:	add	x0, x1, x2
  41f140:	str	x0, [sp, #208]
  41f144:	b.eq	41ff10 <ferror@plt+0x1c670>  // b.none
  41f148:	ldr	w0, [sp, #204]
  41f14c:	orr	w1, w0, #0x2
  41f150:	str	w1, [sp, #204]
  41f154:	tbz	w0, #0, 41ff1c <ferror@plt+0x1c67c>
  41f158:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41f15c:	add	x1, x1, #0xca0
  41f160:	mov	w2, #0x5                   	// #5
  41f164:	mov	x0, #0x0                   	// #0
  41f168:	bl	403700 <dcgettext@plt>
  41f16c:	bl	4365c0 <error@@Base>
  41f170:	ldr	x0, [sp, #208]
  41f174:	mov	x1, x20
  41f178:	mov	w2, #0x0                   	// #0
  41f17c:	add	x4, sp, #0xcc
  41f180:	add	x3, sp, #0xc8
  41f184:	bl	40f098 <ferror@plt+0xb7f8>
  41f188:	mov	x22, x0
  41f18c:	ldp	w2, w0, [sp, #200]
  41f190:	ldr	x1, [sp, #208]
  41f194:	add	x1, x1, x2
  41f198:	str	x1, [sp, #208]
  41f19c:	tbnz	w0, #0, 41ffe0 <ferror@plt+0x1c740>
  41f1a0:	tbnz	w0, #1, 4202b8 <ferror@plt+0x1ca18>
  41f1a4:	ldr	w0, [x21, #16]
  41f1a8:	ldr	w1, [x26]
  41f1ac:	cmp	w0, w28
  41f1b0:	b.hi	41fa9c <ferror@plt+0x1c1fc>  // b.pmore
  41f1b4:	cbz	w1, 41f1c4 <ferror@plt+0x1b924>
  41f1b8:	ldr	x0, [sp, #128]
  41f1bc:	ldrb	w0, [x0]
  41f1c0:	cbz	w0, 41faa0 <ferror@plt+0x1c200>
  41f1c4:	mov	w0, w28
  41f1c8:	mov	w1, #0x0                   	// #0
  41f1cc:	bl	40d270 <ferror@plt+0x99d0>
  41f1d0:	mov	x2, x0
  41f1d4:	ldrsw	x3, [x21, #52]
  41f1d8:	adrp	x0, 442000 <warn@@Base+0xb468>
  41f1dc:	ldr	x28, [sp, #128]
  41f1e0:	add	x0, x0, #0x5c0
  41f1e4:	mul	x3, x3, x22
  41f1e8:	mov	x1, x28
  41f1ec:	bl	4037a0 <printf@plt>
  41f1f0:	ldrb	w0, [x28]
  41f1f4:	cbz	w0, 41faa0 <ferror@plt+0x1c200>
  41f1f8:	mov	w3, #0x0                   	// #0
  41f1fc:	b	41e30c <ferror@plt+0x1aa6c>
  41f200:	add	x22, x22, #0x5
  41f204:	cmp	x19, x22
  41f208:	b.hi	41fae4 <ferror@plt+0x1c244>  // b.pmore
  41f20c:	cmp	x0, x19
  41f210:	mov	x27, #0x0                   	// #0
  41f214:	b.cs	41f228 <ferror@plt+0x1b988>  // b.hs, b.nlast
  41f218:	sub	x1, x19, x0
  41f21c:	sub	w2, w1, #0x1
  41f220:	cmp	w2, #0x7
  41f224:	b.ls	41fae8 <ferror@plt+0x1c248>  // b.plast
  41f228:	ldr	w1, [x26]
  41f22c:	add	x0, x0, #0x4
  41f230:	str	x0, [sp, #208]
  41f234:	cbnz	w1, 41f478 <ferror@plt+0x1bbd8>
  41f238:	ldr	w22, [x21, #48]
  41f23c:	mov	x0, #0x0                   	// #0
  41f240:	ldrb	w2, [x21, #94]
  41f244:	ldr	x1, [x21, #56]
  41f248:	mul	x22, x22, x27
  41f24c:	add	x1, x22, x1
  41f250:	bl	40b9b8 <ferror@plt+0x8118>
  41f254:	mov	x1, x22
  41f258:	mov	x2, x0
  41f25c:	adrp	x0, 442000 <warn@@Base+0xb468>
  41f260:	add	x0, x0, #0x598
  41f264:	bl	4037a0 <printf@plt>
  41f268:	b	41e660 <ferror@plt+0x1adc0>
  41f26c:	add	x22, x22, #0x3
  41f270:	cmp	x19, x22
  41f274:	b.hi	41fac4 <ferror@plt+0x1c224>  // b.pmore
  41f278:	cmp	x0, x19
  41f27c:	mov	x27, #0x0                   	// #0
  41f280:	b.cs	41f294 <ferror@plt+0x1b9f4>  // b.hs, b.nlast
  41f284:	sub	x1, x19, x0
  41f288:	sub	w2, w1, #0x1
  41f28c:	cmp	w2, #0x7
  41f290:	b.ls	41fac8 <ferror@plt+0x1c228>  // b.plast
  41f294:	ldr	w1, [x26]
  41f298:	add	x0, x0, #0x2
  41f29c:	str	x0, [sp, #208]
  41f2a0:	cbnz	w1, 41f478 <ferror@plt+0x1bbd8>
  41f2a4:	ldr	w22, [x21, #48]
  41f2a8:	mov	x0, #0x0                   	// #0
  41f2ac:	ldrb	w2, [x21, #94]
  41f2b0:	ldr	x1, [x21, #56]
  41f2b4:	mul	x22, x22, x27
  41f2b8:	add	x1, x22, x1
  41f2bc:	bl	40b9b8 <ferror@plt+0x8118>
  41f2c0:	mov	x1, x22
  41f2c4:	mov	x2, x0
  41f2c8:	adrp	x0, 442000 <warn@@Base+0xb468>
  41f2cc:	add	x0, x0, #0x570
  41f2d0:	bl	4037a0 <printf@plt>
  41f2d4:	b	41e660 <ferror@plt+0x1adc0>
  41f2d8:	mov	x1, x20
  41f2dc:	add	x4, sp, #0xcc
  41f2e0:	add	x3, sp, #0xc8
  41f2e4:	mov	w2, #0x0                   	// #0
  41f2e8:	bl	40f098 <ferror@plt+0xb7f8>
  41f2ec:	mov	x27, x0
  41f2f0:	ldp	w1, w0, [sp, #200]
  41f2f4:	ldr	x22, [sp, #208]
  41f2f8:	add	x22, x22, x1
  41f2fc:	str	x22, [sp, #208]
  41f300:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41f304:	add	x1, x1, #0xca0
  41f308:	tbnz	w0, #0, 41f9e4 <ferror@plt+0x1c144>
  41f30c:	tbnz	w0, #1, 41f9dc <ferror@plt+0x1c13c>
  41f310:	cmp	x19, x22
  41f314:	b.ls	41f88c <ferror@plt+0x1bfec>  // b.plast
  41f318:	sub	x0, x19, x22
  41f31c:	cmp	x0, x27
  41f320:	b.cc	41f88c <ferror@plt+0x1bfec>  // b.lo, b.ul, b.last
  41f324:	ldr	w0, [x26]
  41f328:	cbz	w0, 4206f0 <ferror@plt+0x1ce50>
  41f32c:	add	x22, x22, x27
  41f330:	mov	w0, #0x1                   	// #1
  41f334:	mov	w3, #0x0                   	// #0
  41f338:	strb	w0, [x21, #93]
  41f33c:	str	x22, [sp, #208]
  41f340:	b	41dd78 <ferror@plt+0x1a4d8>
  41f344:	mov	x1, x20
  41f348:	mov	w2, #0x0                   	// #0
  41f34c:	add	x4, sp, #0xcc
  41f350:	add	x3, sp, #0xc8
  41f354:	bl	40f098 <ferror@plt+0xb7f8>
  41f358:	mov	x22, x0
  41f35c:	ldp	w2, w0, [sp, #200]
  41f360:	ldr	x1, [sp, #208]
  41f364:	add	x1, x1, x2
  41f368:	str	x1, [sp, #208]
  41f36c:	tbnz	w0, #0, 420188 <ferror@plt+0x1c8e8>
  41f370:	tbnz	w0, #1, 42030c <ferror@plt+0x1ca6c>
  41f374:	ldr	w3, [x26]
  41f378:	cbnz	w3, 41e308 <ferror@plt+0x1aa68>
  41f37c:	mov	x1, x22
  41f380:	adrp	x0, 442000 <warn@@Base+0xb468>
  41f384:	add	x0, x0, #0x960
  41f388:	str	w3, [sp, #104]
  41f38c:	bl	4037a0 <printf@plt>
  41f390:	ldr	w3, [sp, #104]
  41f394:	ldr	x22, [sp, #208]
  41f398:	b	41dd78 <ferror@plt+0x1a4d8>
  41f39c:	add	x3, sp, #0xc8
  41f3a0:	mov	x1, x20
  41f3a4:	mov	w2, #0x0                   	// #0
  41f3a8:	add	x4, sp, #0xcc
  41f3ac:	bl	40f098 <ferror@plt+0xb7f8>
  41f3b0:	ldp	w3, w2, [sp, #200]
  41f3b4:	str	x0, [x21, #80]
  41f3b8:	ldr	x1, [sp, #208]
  41f3bc:	add	x1, x1, x3
  41f3c0:	str	x1, [sp, #208]
  41f3c4:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41f3c8:	add	x1, x1, #0xca0
  41f3cc:	tbnz	w2, #0, 41f9c4 <ferror@plt+0x1c124>
  41f3d0:	tbnz	w2, #1, 41f9bc <ferror@plt+0x1c11c>
  41f3d4:	ldrsw	x1, [x21, #52]
  41f3d8:	ldr	w3, [x26]
  41f3dc:	mul	x1, x1, x0
  41f3e0:	str	x1, [x21, #80]
  41f3e4:	cbnz	w3, 41e308 <ferror@plt+0x1aa68>
  41f3e8:	adrp	x0, 442000 <warn@@Base+0xb468>
  41f3ec:	add	x0, x0, #0x8f8
  41f3f0:	str	w3, [sp, #104]
  41f3f4:	bl	4037a0 <printf@plt>
  41f3f8:	ldr	w3, [sp, #104]
  41f3fc:	ldr	x22, [sp, #208]
  41f400:	b	41dd78 <ferror@plt+0x1a4d8>
  41f404:	ldr	w1, [sp, #204]
  41f408:	tbnz	w1, #0, 41dfa4 <ferror@plt+0x1a704>
  41f40c:	tbz	w1, #1, 41dfc0 <ferror@plt+0x1a720>
  41f410:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41f414:	add	x1, x1, #0xcb8
  41f418:	b	41dfac <ferror@plt+0x1a70c>
  41f41c:	ldr	w1, [sp, #204]
  41f420:	tbnz	w1, #0, 41e018 <ferror@plt+0x1a778>
  41f424:	tbz	w1, #1, 41e034 <ferror@plt+0x1a794>
  41f428:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41f42c:	add	x1, x1, #0xcb8
  41f430:	b	41e020 <ferror@plt+0x1a780>
  41f434:	mov	w2, #0x5                   	// #5
  41f438:	adrp	x1, 442000 <warn@@Base+0xb468>
  41f43c:	mov	x0, #0x0                   	// #0
  41f440:	add	x1, x1, #0x4a8
  41f444:	bl	403700 <dcgettext@plt>
  41f448:	mov	x1, x25
  41f44c:	bl	436b98 <warn@@Base>
  41f450:	str	x19, [sp, #208]
  41f454:	b	41e070 <ferror@plt+0x1a7d0>
  41f458:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41f45c:	add	x1, x1, #0xca0
  41f460:	mov	w2, #0x5                   	// #5
  41f464:	mov	x0, #0x0                   	// #0
  41f468:	bl	403700 <dcgettext@plt>
  41f46c:	bl	4365c0 <error@@Base>
  41f470:	ldr	x1, [sp, #208]
  41f474:	b	41e064 <ferror@plt+0x1a7c4>
  41f478:	add	x2, sp, #0xc0
  41f47c:	add	x1, sp, #0xc4
  41f480:	mov	x0, x21
  41f484:	bl	40d318 <ferror@plt+0x9a78>
  41f488:	b	41e660 <ferror@plt+0x1adc0>
  41f48c:	mov	w1, w26
  41f490:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  41f494:	ldr	x2, [x2, #696]
  41f498:	blr	x2
  41f49c:	mov	x25, x0
  41f4a0:	ldr	x24, [sp, #208]
  41f4a4:	ldr	w1, [sp, #156]
  41f4a8:	add	x0, x24, x21
  41f4ac:	str	x0, [sp, #208]
  41f4b0:	cbz	w1, 41f604 <ferror@plt+0x1bd64>
  41f4b4:	cmp	w26, #0x4
  41f4b8:	mov	x1, #0xffffffff            	// #4294967295
  41f4bc:	ccmp	x25, x1, #0x0, eq  // eq = none
  41f4c0:	b.ne	41fd54 <ferror@plt+0x1c4b4>  // b.any
  41f4c4:	mov	x25, x1
  41f4c8:	str	xzr, [sp, #216]
  41f4cc:	cmp	x0, x20
  41f4d0:	b.cs	41dd34 <ferror@plt+0x1a494>  // b.hs, b.nlast
  41f4d4:	add	x5, sp, #0xe0
  41f4d8:	add	x4, sp, #0xe8
  41f4dc:	add	x3, sp, #0xcc
  41f4e0:	add	x2, sp, #0xd8
  41f4e4:	mov	x1, x20
  41f4e8:	bl	412210 <ferror@plt+0xe970>
  41f4ec:	ldr	x21, [sp, #216]
  41f4f0:	str	x0, [sp, #208]
  41f4f4:	cbz	x21, 41d878 <ferror@plt+0x19fd8>
  41f4f8:	ldr	w1, [sp, #192]
  41f4fc:	mov	x0, x21
  41f500:	ldr	x3, [sp, #176]
  41f504:	cmp	w1, #0x0
  41f508:	ldr	w2, [x21, #88]
  41f50c:	stp	x3, x28, [x21]
  41f510:	cset	w3, ne  // ne = any
  41f514:	sub	w1, w1, w3
  41f518:	cmp	w2, w1
  41f51c:	csel	w1, w2, w1, cs  // cs = hs, nlast
  41f520:	bl	40b598 <ferror@plt+0x7cf8>
  41f524:	tbnz	w0, #31, 42086c <ferror@plt+0x1cfcc>
  41f528:	ldrb	w0, [x21, #92]
  41f52c:	cbz	w0, 41fc3c <ferror@plt+0x1c39c>
  41f530:	and	w0, w0, #0x7
  41f534:	sub	w0, w0, #0x2
  41f538:	cmp	w0, #0x2
  41f53c:	b.hi	420260 <ferror@plt+0x1c9c0>  // b.pmore
  41f540:	adrp	x1, 445000 <warn@@Base+0xe468>
  41f544:	add	x1, x1, #0xc40
  41f548:	add	x1, x1, #0xa00
  41f54c:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  41f550:	add	x2, x2, #0x27c
  41f554:	str	x2, [sp, #112]
  41f558:	ldr	w27, [x1, w0, uxtw #2]
  41f55c:	ldr	x0, [sp, #120]
  41f560:	sub	x1, x28, x0
  41f564:	adrp	x0, 442000 <warn@@Base+0xb468>
  41f568:	add	x0, x0, #0x2a0
  41f56c:	bl	4037a0 <printf@plt>
  41f570:	ldrb	w1, [x21, #94]
  41f574:	mov	x0, x22
  41f578:	bl	40bcd0 <ferror@plt+0x8430>
  41f57c:	mov	w1, w26
  41f580:	mov	x0, x25
  41f584:	bl	40bcd0 <ferror@plt+0x8430>
  41f588:	adrp	x0, 46a000 <_bfd_std_section+0x3120>
  41f58c:	add	x26, x0, #0x298
  41f590:	ldr	w0, [x0, #664]
  41f594:	cbz	w0, 41fbb8 <ferror@plt+0x1c318>
  41f598:	ldp	w2, w3, [x21, #48]
  41f59c:	adrp	x0, 442000 <warn@@Base+0xb468>
  41f5a0:	ldr	w4, [x21, #88]
  41f5a4:	add	x0, x0, #0x2a8
  41f5a8:	ldr	x1, [x21, #40]
  41f5ac:	bl	4037a0 <printf@plt>
  41f5b0:	adrp	x24, 467000 <_bfd_std_section+0x120>
  41f5b4:	add	x24, x24, #0x4f8
  41f5b8:	str	x21, [sp, #176]
  41f5bc:	b	41dcec <ferror@plt+0x1a44c>
  41f5c0:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41f5c4:	add	x1, x1, #0xcb8
  41f5c8:	b	41f460 <ferror@plt+0x1bbc0>
  41f5cc:	ldr	x0, [sp, #184]
  41f5d0:	str	x0, [sp, #216]
  41f5d4:	cbz	x0, 41f8c0 <ferror@plt+0x1c020>
  41f5d8:	mov	w2, #0x0                   	// #0
  41f5dc:	b	41f5ec <ferror@plt+0x1bd4c>
  41f5e0:	ldr	x0, [x0]
  41f5e4:	mov	w2, #0x1                   	// #1
  41f5e8:	cbz	x0, 41f8bc <ferror@plt+0x1c01c>
  41f5ec:	ldr	x1, [x0, #8]
  41f5f0:	cmp	x1, x24
  41f5f4:	b.ne	41f5e0 <ferror@plt+0x1bd40>  // b.any
  41f5f8:	cbnz	w2, 41d9f4 <ferror@plt+0x1a154>
  41f5fc:	ldr	x0, [sp, #184]
  41f600:	b	41d9f8 <ferror@plt+0x1a158>
  41f604:	cbz	x25, 41f4c8 <ferror@plt+0x1bc28>
  41f608:	lsl	w2, w26, #3
  41f60c:	mov	x1, #0x1                   	// #1
  41f610:	sub	w2, w2, #0x1
  41f614:	lsl	x1, x1, x2
  41f618:	sub	x24, x1, #0x4
  41f61c:	eor	x1, x25, x1
  41f620:	sub	x1, x24, x1
  41f624:	add	x24, x0, x1
  41f628:	b	41d9bc <ferror@plt+0x1a11c>
  41f62c:	sub	w1, w20, w0
  41f630:	cmp	x20, x0
  41f634:	b.hi	41dbf8 <ferror@plt+0x1a358>  // b.pmore
  41f638:	ldr	x1, [sp, #216]
  41f63c:	add	x0, x0, x28
  41f640:	str	x0, [sp, #208]
  41f644:	str	xzr, [x24, #2888]
  41f648:	ldr	x1, [x1, #40]
  41f64c:	ldrb	w1, [x1]
  41f650:	cmp	w1, #0x7a
  41f654:	b.ne	41dc38 <ferror@plt+0x1a398>  // b.any
  41f658:	add	x4, sp, #0xcc
  41f65c:	add	x3, sp, #0xc8
  41f660:	mov	x1, x20
  41f664:	mov	w2, #0x0                   	// #0
  41f668:	bl	40f098 <ferror@plt+0xb7f8>
  41f66c:	mov	x2, x0
  41f670:	ldp	w4, w3, [sp, #200]
  41f674:	str	x2, [sp, #232]
  41f678:	ldr	x1, [sp, #208]
  41f67c:	add	x0, x1, x4
  41f680:	str	x0, [sp, #208]
  41f684:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41f688:	add	x1, x1, #0xca0
  41f68c:	tbnz	w3, #0, 4201ac <ferror@plt+0x1c90c>
  41f690:	tbnz	w3, #1, 4201a4 <ferror@plt+0x1c904>
  41f694:	str	x0, [sp, #224]
  41f698:	sub	x1, x20, x0
  41f69c:	cmp	x1, x2
  41f6a0:	b.cc	4201d4 <ferror@plt+0x1c934>  // b.lo, b.ul, b.last
  41f6a4:	add	x0, x0, x2
  41f6a8:	str	x0, [sp, #208]
  41f6ac:	b	41dc38 <ferror@plt+0x1a398>
  41f6b0:	add	x2, x2, #0xc
  41f6b4:	cmp	x20, x2
  41f6b8:	b.hi	41f99c <ferror@plt+0x1c0fc>  // b.pmore
  41f6bc:	cmp	x0, x20
  41f6c0:	b.cs	41f6d4 <ferror@plt+0x1be34>  // b.hs, b.nlast
  41f6c4:	sub	x1, x20, x0
  41f6c8:	sub	w2, w1, #0x1
  41f6cc:	cmp	w2, #0x7
  41f6d0:	b.ls	41f9a0 <ferror@plt+0x1c100>  // b.plast
  41f6d4:	mov	x19, #0xc                   	// #12
  41f6d8:	mov	x22, #0x0                   	// #0
  41f6dc:	add	x19, x28, x19
  41f6e0:	mov	x21, #0x8                   	// #8
  41f6e4:	add	x0, x0, x21
  41f6e8:	str	x0, [sp, #208]
  41f6ec:	cmp	x20, x19
  41f6f0:	mov	w26, w21
  41f6f4:	ccmp	x19, x0, #0x0, cs  // cs = hs, nlast
  41f6f8:	b.cs	41d980 <ferror@plt+0x1a0e0>  // b.hs, b.nlast
  41f6fc:	mov	w2, w26
  41f700:	mov	x1, x22
  41f704:	mov	x0, #0x0                   	// #0
  41f708:	bl	40b9b8 <ferror@plt+0x8118>
  41f70c:	adrp	x2, 442000 <warn@@Base+0xb468>
  41f710:	mov	x1, x0
  41f714:	add	x0, x2, #0x278
  41f718:	mov	x19, x20
  41f71c:	ldr	x2, [sp, #120]
  41f720:	sub	x2, x28, x2
  41f724:	bl	436b98 <warn@@Base>
  41f728:	ldr	x0, [sp, #208]
  41f72c:	b	41d980 <ferror@plt+0x1a0e0>
  41f730:	ldr	x1, [sp, #144]
  41f734:	adrp	x0, 442000 <warn@@Base+0xb468>
  41f738:	add	x0, x0, #0x470
  41f73c:	bl	4037a0 <printf@plt>
  41f740:	b	41dc8c <ferror@plt+0x1a3ec>
  41f744:	mov	x3, x28
  41f748:	mov	w4, #0x5                   	// #5
  41f74c:	adrp	x2, 43d000 <warn@@Base+0x6468>
  41f750:	adrp	x1, 43d000 <warn@@Base+0x6468>
  41f754:	add	x2, x2, #0x430
  41f758:	add	x1, x1, #0x480
  41f75c:	mov	x0, #0x0                   	// #0
  41f760:	bl	4035d0 <dcngettext@plt>
  41f764:	mov	w1, w27
  41f768:	mov	w2, #0x8                   	// #8
  41f76c:	bl	4365c0 <error@@Base>
  41f770:	ldr	x0, [sp, #208]
  41f774:	add	x1, x0, #0x8
  41f778:	cmp	x20, x1
  41f77c:	b.ls	41f62c <ferror@plt+0x1bd8c>  // b.plast
  41f780:	mov	w1, #0x8                   	// #8
  41f784:	b	41dc04 <ferror@plt+0x1a364>
  41f788:	str	xzr, [sp, #216]
  41f78c:	adrp	x24, 467000 <_bfd_std_section+0x120>
  41f790:	add	x24, x24, #0x4f8
  41f794:	add	x0, x24, #0xb08
  41f798:	stp	xzr, xzr, [x0]
  41f79c:	stp	xzr, xzr, [x0, #16]
  41f7a0:	stp	xzr, xzr, [x0, #32]
  41f7a4:	stp	xzr, xzr, [x0, #48]
  41f7a8:	stp	xzr, xzr, [x0, #64]
  41f7ac:	stp	xzr, xzr, [x0, #80]
  41f7b0:	mov	w2, w26
  41f7b4:	ldr	x0, [sp, #120]
  41f7b8:	mov	x1, x25
  41f7bc:	sub	x0, x28, x0
  41f7c0:	mov	x21, x0
  41f7c4:	mov	x0, #0x0                   	// #0
  41f7c8:	str	x21, [sp, #104]
  41f7cc:	bl	40b9b8 <ferror@plt+0x8118>
  41f7d0:	mov	x2, x21
  41f7d4:	mov	x1, x0
  41f7d8:	add	x21, x24, #0xb08
  41f7dc:	adrp	x0, 442000 <warn@@Base+0xb468>
  41f7e0:	add	x0, x0, #0x3e8
  41f7e4:	bl	436b98 <warn@@Base>
  41f7e8:	mov	x0, #0x2                   	// #2
  41f7ec:	str	wzr, [x21, #16]
  41f7f0:	bl	4032a0 <xmalloc@plt>
  41f7f4:	mov	x1, x0
  41f7f8:	mov	x0, #0x4                   	// #4
  41f7fc:	str	x1, [x21, #24]
  41f800:	bl	4032a0 <xmalloc@plt>
  41f804:	mov	x2, x0
  41f808:	ldr	w1, [sp, #192]
  41f80c:	mov	x0, x21
  41f810:	str	x2, [x21, #32]
  41f814:	cmp	w1, #0x0
  41f818:	cset	w2, ne  // ne = any
  41f81c:	sub	w1, w1, w2
  41f820:	bl	40b598 <ferror@plt+0x7cf8>
  41f824:	tbnz	w0, #31, 4207e4 <ferror@plt+0x1cf44>
  41f828:	adrp	x0, 46a000 <_bfd_std_section+0x3120>
  41f82c:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  41f830:	ldr	w27, [sp, #152]
  41f834:	add	x2, x2, #0x27c
  41f838:	ldr	w1, [x0, #636]
  41f83c:	adrp	x0, 442000 <warn@@Base+0xb468>
  41f840:	add	x0, x0, #0x270
  41f844:	str	x0, [x21, #40]
  41f848:	strb	wzr, [x21, #92]
  41f84c:	strb	w1, [x21, #94]
  41f850:	strb	wzr, [x21, #95]
  41f854:	str	x2, [sp, #112]
  41f858:	str	xzr, [sp, #144]
  41f85c:	str	x21, [sp, #216]
  41f860:	b	41dbac <ferror@plt+0x1a30c>
  41f864:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  41f868:	ldr	x2, [x2, #696]
  41f86c:	blr	x2
  41f870:	mov	x1, x0
  41f874:	str	x1, [sp, #144]
  41f878:	ldr	x0, [sp, #208]
  41f87c:	b	41dba0 <ferror@plt+0x1a300>
  41f880:	ldr	x0, [sp, #112]
  41f884:	ldr	w27, [x0]
  41f888:	b	41db30 <ferror@plt+0x1a290>
  41f88c:	mov	w3, #0x0                   	// #0
  41f890:	mov	w2, #0x5                   	// #5
  41f894:	adrp	x1, 442000 <warn@@Base+0xb468>
  41f898:	mov	x0, #0x0                   	// #0
  41f89c:	add	x1, x1, #0x790
  41f8a0:	str	w3, [sp, #104]
  41f8a4:	bl	403700 <dcgettext@plt>
  41f8a8:	mov	x1, x27
  41f8ac:	bl	4037a0 <printf@plt>
  41f8b0:	ldr	w3, [sp, #104]
  41f8b4:	ldr	x22, [sp, #208]
  41f8b8:	b	41dd78 <ferror@plt+0x1a4d8>
  41f8bc:	str	xzr, [sp, #216]
  41f8c0:	add	x21, x24, #0x4
  41f8c4:	mov	w1, #0x4                   	// #4
  41f8c8:	cmp	x21, x20
  41f8cc:	b.cs	4203dc <ferror@plt+0x1cb3c>  // b.hs, b.nlast
  41f8d0:	adrp	x0, 46a000 <_bfd_std_section+0x3120>
  41f8d4:	mov	w27, #0x4                   	// #4
  41f8d8:	ldr	x2, [x0, #696]
  41f8dc:	mov	x0, x24
  41f8e0:	blr	x2
  41f8e4:	mov	x22, x0
  41f8e8:	mov	x0, #0xffffffff            	// #4294967295
  41f8ec:	cmp	x22, x0
  41f8f0:	b.eq	41f944 <ferror@plt+0x1c0a4>  // b.none
  41f8f4:	cbz	x22, 4206e8 <ferror@plt+0x1ce48>
  41f8f8:	add	x2, x21, w27, uxtw
  41f8fc:	cmp	x2, x20
  41f900:	b.cc	4206b8 <ferror@plt+0x1ce18>  // b.lo, b.ul, b.last
  41f904:	cmp	x21, x20
  41f908:	b.cs	41f91c <ferror@plt+0x1c07c>  // b.hs, b.nlast
  41f90c:	sub	x1, x20, x21
  41f910:	sub	w0, w1, #0x1
  41f914:	cmp	w0, #0x7
  41f918:	b.ls	4206bc <ferror@plt+0x1ce1c>  // b.plast
  41f91c:	ldr	w0, [sp, #156]
  41f920:	cbnz	w0, 4206e8 <ferror@plt+0x1ce48>
  41f924:	str	xzr, [sp, #216]
  41f928:	adrp	x1, 442000 <warn@@Base+0xb468>
  41f92c:	add	x1, x1, #0x3b0
  41f930:	mov	w2, #0x5                   	// #5
  41f934:	mov	x0, #0x0                   	// #0
  41f938:	bl	403700 <dcgettext@plt>
  41f93c:	bl	436b98 <warn@@Base>
  41f940:	b	41d878 <ferror@plt+0x19fd8>
  41f944:	add	x2, x24, #0xc
  41f948:	cmp	x2, x20
  41f94c:	b.cc	420818 <ferror@plt+0x1cf78>  // b.lo, b.ul, b.last
  41f950:	cmp	x21, x20
  41f954:	b.cc	420858 <ferror@plt+0x1cfb8>  // b.lo, b.ul, b.last
  41f958:	ldr	x0, [sp, #216]
  41f95c:	mov	x22, #0x0                   	// #0
  41f960:	adrp	x24, 467000 <_bfd_std_section+0x120>
  41f964:	add	x24, x24, #0x4f8
  41f968:	add	x1, x24, #0xb08
  41f96c:	stp	xzr, xzr, [x1]
  41f970:	stp	xzr, xzr, [x1, #16]
  41f974:	stp	xzr, xzr, [x1, #32]
  41f978:	stp	xzr, xzr, [x1, #48]
  41f97c:	stp	xzr, xzr, [x1, #64]
  41f980:	stp	xzr, xzr, [x1, #80]
  41f984:	cbz	x0, 41f7b0 <ferror@plt+0x1bf10>
  41f988:	adrp	x1, 46a000 <_bfd_std_section+0x3120>
  41f98c:	ldr	w27, [sp, #152]
  41f990:	add	x1, x1, #0x27c
  41f994:	str	x1, [sp, #112]
  41f998:	b	41da2c <ferror@plt+0x1a18c>
  41f99c:	mov	w1, #0x8                   	// #8
  41f9a0:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  41f9a4:	ldr	x2, [x2, #696]
  41f9a8:	blr	x2
  41f9ac:	mov	x22, x0
  41f9b0:	add	x19, x0, #0xc
  41f9b4:	ldr	x0, [sp, #208]
  41f9b8:	b	41f6dc <ferror@plt+0x1be3c>
  41f9bc:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41f9c0:	add	x1, x1, #0xcb8
  41f9c4:	mov	w2, #0x5                   	// #5
  41f9c8:	mov	x0, #0x0                   	// #0
  41f9cc:	bl	403700 <dcgettext@plt>
  41f9d0:	bl	4365c0 <error@@Base>
  41f9d4:	ldr	x0, [x21, #80]
  41f9d8:	b	41f3d4 <ferror@plt+0x1bb34>
  41f9dc:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41f9e0:	add	x1, x1, #0xcb8
  41f9e4:	mov	w2, #0x5                   	// #5
  41f9e8:	mov	x0, #0x0                   	// #0
  41f9ec:	bl	403700 <dcgettext@plt>
  41f9f0:	bl	4365c0 <error@@Base>
  41f9f4:	ldr	x22, [sp, #208]
  41f9f8:	b	41f310 <ferror@plt+0x1ba70>
  41f9fc:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41fa00:	add	x1, x1, #0xcb8
  41fa04:	mov	w2, #0x5                   	// #5
  41fa08:	mov	x0, #0x0                   	// #0
  41fa0c:	bl	403700 <dcgettext@plt>
  41fa10:	bl	4365c0 <error@@Base>
  41fa14:	ldr	x0, [x21, #80]
  41fa18:	b	41e77c <ferror@plt+0x1aedc>
  41fa1c:	mov	w1, #0x8                   	// #8
  41fa20:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  41fa24:	add	x2, x2, #0x2b8
  41fa28:	ldr	x2, [x2]
  41fa2c:	blr	x2
  41fa30:	mov	x27, x0
  41fa34:	ldr	x0, [sp, #208]
  41fa38:	b	41e620 <ferror@plt+0x1ad80>
  41fa3c:	cbz	w1, 420504 <ferror@plt+0x1cc64>
  41fa40:	ldp	x3, x1, [x21, #24]
  41fa44:	ubfiz	x2, x28, #1, #6
  41fa48:	ldrsw	x0, [x21, #52]
  41fa4c:	mov	w4, #0x80                  	// #128
  41fa50:	strh	w4, [x3, x2]
  41fa54:	mov	w3, #0x0                   	// #0
  41fa58:	mul	w22, w0, w22
  41fa5c:	str	w22, [x1, x28, lsl #2]
  41fa60:	ldr	x22, [sp, #208]
  41fa64:	b	41dd78 <ferror@plt+0x1a4d8>
  41fa68:	ldr	w22, [x21, #48]
  41fa6c:	mov	x0, #0x0                   	// #0
  41fa70:	ldrb	w2, [x21, #94]
  41fa74:	ldr	x1, [x21, #56]
  41fa78:	mul	w22, w28, w22
  41fa7c:	add	x1, x1, w22, uxtw
  41fa80:	bl	40b9b8 <ferror@plt+0x8118>
  41fa84:	mov	w1, w22
  41fa88:	mov	x2, x0
  41fa8c:	adrp	x0, 442000 <warn@@Base+0xb468>
  41fa90:	add	x0, x0, #0x4d0
  41fa94:	bl	4037a0 <printf@plt>
  41fa98:	b	41e35c <ferror@plt+0x1aabc>
  41fa9c:	cbz	w1, 420558 <ferror@plt+0x1ccb8>
  41faa0:	ldrsw	x0, [x21, #52]
  41faa4:	mov	w4, #0x80                  	// #128
  41faa8:	ldp	x2, x1, [x21, #24]
  41faac:	mul	w0, w0, w22
  41fab0:	strh	w4, [x2, x27, lsl #1]
  41fab4:	mov	w3, #0x0                   	// #0
  41fab8:	ldr	x22, [sp, #208]
  41fabc:	str	w0, [x1, x27, lsl #2]
  41fac0:	b	41dd78 <ferror@plt+0x1a4d8>
  41fac4:	mov	w1, #0x2                   	// #2
  41fac8:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  41facc:	add	x2, x2, #0x2b8
  41fad0:	ldr	x2, [x2]
  41fad4:	blr	x2
  41fad8:	mov	x27, x0
  41fadc:	ldr	x0, [sp, #208]
  41fae0:	b	41f294 <ferror@plt+0x1b9f4>
  41fae4:	mov	w1, #0x4                   	// #4
  41fae8:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  41faec:	add	x2, x2, #0x2b8
  41faf0:	ldr	x2, [x2]
  41faf4:	blr	x2
  41faf8:	mov	x27, x0
  41fafc:	ldr	x0, [sp, #208]
  41fb00:	b	41f228 <ferror@plt+0x1b988>
  41fb04:	cbz	w1, 4204a4 <ferror@plt+0x1cc04>
  41fb08:	ldr	x1, [x21, #24]
  41fb0c:	mov	w2, #0x7                   	// #7
  41fb10:	ldr	x0, [x21, #32]
  41fb14:	strh	w2, [x1, x27, lsl #1]
  41fb18:	mov	w3, #0x0                   	// #0
  41fb1c:	ldr	x22, [sp, #208]
  41fb20:	str	wzr, [x0, x27, lsl #2]
  41fb24:	b	41dd78 <ferror@plt+0x1a4d8>
  41fb28:	cbz	w0, 4204cc <ferror@plt+0x1cc2c>
  41fb2c:	ldp	x1, x0, [x21, #24]
  41fb30:	mov	w2, #0x9                   	// #9
  41fb34:	strh	w2, [x1, x28, lsl #1]
  41fb38:	mov	w3, #0x0                   	// #0
  41fb3c:	ldr	x22, [sp, #208]
  41fb40:	str	w27, [x0, x28, lsl #2]
  41fb44:	b	41dd78 <ferror@plt+0x1a4d8>
  41fb48:	cbz	w1, 42044c <ferror@plt+0x1cbac>
  41fb4c:	ldr	x0, [sp, #216]
  41fb50:	mov	w1, w28
  41fb54:	ubfiz	x2, x28, #1, #6
  41fb58:	ldr	w3, [x0, #16]
  41fb5c:	cmp	w3, w28
  41fb60:	b.ls	420224 <ferror@plt+0x1c984>  // b.plast
  41fb64:	ldr	w3, [x26]
  41fb68:	ldr	x4, [x0, #24]
  41fb6c:	ldrsh	w4, [x4, x2]
  41fb70:	cbz	w3, 41fb7c <ferror@plt+0x1c2dc>
  41fb74:	cmn	w4, #0x1
  41fb78:	b.eq	420224 <ferror@plt+0x1c984>  // b.none
  41fb7c:	ldr	x5, [x0, #32]
  41fb80:	mov	w3, #0x0                   	// #0
  41fb84:	ldp	x6, x0, [x21, #24]
  41fb88:	strh	w4, [x6, x2]
  41fb8c:	ldr	w2, [x5, x1, lsl #2]
  41fb90:	ldr	x22, [sp, #208]
  41fb94:	str	w2, [x0, x1, lsl #2]
  41fb98:	b	41dd78 <ferror@plt+0x1a4d8>
  41fb9c:	adrp	x1, 442000 <warn@@Base+0xb468>
  41fba0:	mov	x0, #0x0                   	// #0
  41fba4:	add	x1, x1, #0x9e8
  41fba8:	bl	403700 <dcgettext@plt>
  41fbac:	mov	w1, w27
  41fbb0:	bl	436b98 <warn@@Base>
  41fbb4:	b	41ddd0 <ferror@plt+0x1a530>
  41fbb8:	adrp	x0, 442000 <warn@@Base+0xb468>
  41fbbc:	add	x0, x0, #0x2c8
  41fbc0:	bl	403450 <puts@plt>
  41fbc4:	ldr	w1, [sp, #204]
  41fbc8:	adrp	x0, 442000 <warn@@Base+0xb468>
  41fbcc:	add	x0, x0, #0x2d0
  41fbd0:	bl	4037a0 <printf@plt>
  41fbd4:	ldr	x1, [x21, #40]
  41fbd8:	adrp	x0, 442000 <warn@@Base+0xb468>
  41fbdc:	add	x0, x0, #0x2f0
  41fbe0:	bl	4037a0 <printf@plt>
  41fbe4:	ldr	w0, [sp, #204]
  41fbe8:	cmp	w0, #0x3
  41fbec:	b.gt	420480 <ferror@plt+0x1cbe0>
  41fbf0:	ldr	w1, [x21, #48]
  41fbf4:	adrp	x0, 442000 <warn@@Base+0xb468>
  41fbf8:	add	x0, x0, #0x350
  41fbfc:	bl	4037a0 <printf@plt>
  41fc00:	ldr	w1, [x21, #52]
  41fc04:	adrp	x0, 442000 <warn@@Base+0xb468>
  41fc08:	add	x0, x0, #0x370
  41fc0c:	bl	4037a0 <printf@plt>
  41fc10:	ldr	w1, [x21, #88]
  41fc14:	adrp	x0, 442000 <warn@@Base+0xb468>
  41fc18:	add	x0, x0, #0x390
  41fc1c:	bl	4037a0 <printf@plt>
  41fc20:	ldr	x1, [sp, #232]
  41fc24:	cbnz	x1, 420474 <ferror@plt+0x1cbd4>
  41fc28:	adrp	x1, 466000 <_sch_istable+0x1478>
  41fc2c:	mov	w0, #0xa                   	// #10
  41fc30:	ldr	x1, [x1, #3800]
  41fc34:	bl	4030b0 <putc@plt>
  41fc38:	b	41f5b0 <ferror@plt+0x1bd10>
  41fc3c:	adrp	x0, 46a000 <_bfd_std_section+0x3120>
  41fc40:	ldr	w27, [sp, #152]
  41fc44:	add	x0, x0, #0x27c
  41fc48:	str	x0, [sp, #112]
  41fc4c:	b	41f55c <ferror@plt+0x1bcbc>
  41fc50:	ldrb	w2, [x21, #94]
  41fc54:	mov	x1, x0
  41fc58:	mov	x0, #0x0                   	// #0
  41fc5c:	bl	40b9b8 <ferror@plt+0x8118>
  41fc60:	mov	x1, x0
  41fc64:	adrp	x0, 442000 <warn@@Base+0xb468>
  41fc68:	add	x0, x0, #0x530
  41fc6c:	bl	4037a0 <printf@plt>
  41fc70:	b	41ec70 <ferror@plt+0x1b3d0>
  41fc74:	mov	w1, #0x1                   	// #1
  41fc78:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  41fc7c:	add	x2, x2, #0x2b8
  41fc80:	ldr	x2, [x2]
  41fc84:	blr	x2
  41fc88:	mov	x27, x0
  41fc8c:	ldr	x0, [sp, #208]
  41fc90:	b	41e6a4 <ferror@plt+0x1ae04>
  41fc94:	cbz	w1, 420424 <ferror@plt+0x1cb84>
  41fc98:	ldr	x0, [sp, #216]
  41fc9c:	lsl	x1, x27, #1
  41fca0:	ldp	x4, x2, [x21, #24]
  41fca4:	ldr	w3, [x0, #16]
  41fca8:	cmp	w3, w22
  41fcac:	b.hi	420240 <ferror@plt+0x1c9a0>  // b.pmore
  41fcb0:	mov	w0, #0x7                   	// #7
  41fcb4:	strh	w0, [x4, x1]
  41fcb8:	mov	w3, #0x0                   	// #0
  41fcbc:	str	wzr, [x2, x27, lsl #2]
  41fcc0:	ldr	x22, [sp, #208]
  41fcc4:	b	41dd78 <ferror@plt+0x1a4d8>
  41fcc8:	cbnz	w1, 41efb0 <ferror@plt+0x1b710>
  41fccc:	mov	w1, #0x0                   	// #0
  41fcd0:	mov	w0, w22
  41fcd4:	bl	40d270 <ferror@plt+0x99d0>
  41fcd8:	mov	x2, x0
  41fcdc:	adrp	x1, 442000 <warn@@Base+0xb468>
  41fce0:	adrp	x0, 442000 <warn@@Base+0xb468>
  41fce4:	add	x1, x1, #0x270
  41fce8:	add	x0, x0, #0x660
  41fcec:	bl	4037a0 <printf@plt>
  41fcf0:	mov	w2, #0x8                   	// #8
  41fcf4:	ldr	x1, [x21, #24]
  41fcf8:	b	41fb10 <ferror@plt+0x1c270>
  41fcfc:	cbnz	w1, 41ed64 <ferror@plt+0x1b4c4>
  41fd00:	mov	w1, #0x0                   	// #0
  41fd04:	mov	w0, w28
  41fd08:	bl	40d270 <ferror@plt+0x99d0>
  41fd0c:	mov	x2, x0
  41fd10:	ldrsw	x3, [x21, #52]
  41fd14:	adrp	x1, 442000 <warn@@Base+0xb468>
  41fd18:	adrp	x0, 442000 <warn@@Base+0xb468>
  41fd1c:	add	x1, x1, #0x270
  41fd20:	add	x0, x0, #0x5f0
  41fd24:	mul	x3, x3, x22
  41fd28:	bl	4037a0 <printf@plt>
  41fd2c:	ldrsw	x0, [x21, #52]
  41fd30:	mov	w4, #0x14                  	// #20
  41fd34:	b	41faa8 <ferror@plt+0x1c208>
  41fd38:	ldr	x0, [sp, #224]
  41fd3c:	bl	40d7d0 <ferror@plt+0x9f30>
  41fd40:	adrp	x1, 466000 <_sch_istable+0x1478>
  41fd44:	mov	w0, #0xa                   	// #10
  41fd48:	ldr	x1, [x1, #3800]
  41fd4c:	bl	4030b0 <putc@plt>
  41fd50:	b	41dcec <ferror@plt+0x1a44c>
  41fd54:	cmp	w26, #0x8
  41fd58:	ccmn	x25, #0x1, #0x0, eq  // eq = none
  41fd5c:	b.ne	41d9b4 <ferror@plt+0x1a114>  // b.any
  41fd60:	mov	x25, #0xffffffffffffffff    	// #-1
  41fd64:	b	41f4c8 <ferror@plt+0x1bc28>
  41fd68:	ldr	w0, [x26]
  41fd6c:	cbz	w0, 41fd7c <ferror@plt+0x1c4dc>
  41fd70:	ldr	x0, [sp, #128]
  41fd74:	ldrb	w0, [x0]
  41fd78:	cbz	w0, 41e428 <ferror@plt+0x1ab88>
  41fd7c:	mov	w0, w22
  41fd80:	mov	w1, #0x0                   	// #0
  41fd84:	bl	40d270 <ferror@plt+0x99d0>
  41fd88:	mov	x2, x0
  41fd8c:	ldr	x22, [sp, #128]
  41fd90:	adrp	x0, 442000 <warn@@Base+0xb468>
  41fd94:	ldrsw	x3, [x21, #52]
  41fd98:	add	x0, x0, #0x878
  41fd9c:	mov	x1, x22
  41fda0:	mul	x3, x3, x27
  41fda4:	bl	4037a0 <printf@plt>
  41fda8:	ldrb	w0, [x22]
  41fdac:	cbz	w0, 41e428 <ferror@plt+0x1ab88>
  41fdb0:	mov	w3, #0x0                   	// #0
  41fdb4:	b	41e30c <ferror@plt+0x1aa6c>
  41fdb8:	ldr	w0, [x26]
  41fdbc:	cbz	w0, 41fdcc <ferror@plt+0x1c52c>
  41fdc0:	ldr	x0, [sp, #128]
  41fdc4:	ldrb	w0, [x0]
  41fdc8:	cbz	w0, 41e428 <ferror@plt+0x1ab88>
  41fdcc:	mov	w0, w22
  41fdd0:	mov	w1, #0x0                   	// #0
  41fdd4:	bl	40d270 <ferror@plt+0x99d0>
  41fdd8:	mov	x2, x0
  41fddc:	ldr	x22, [sp, #128]
  41fde0:	adrp	x0, 442000 <warn@@Base+0xb468>
  41fde4:	ldrsw	x3, [x21, #52]
  41fde8:	add	x0, x0, #0x980
  41fdec:	mov	x1, x22
  41fdf0:	b	41fda0 <ferror@plt+0x1c500>
  41fdf4:	ldr	w0, [x26]
  41fdf8:	cbz	w0, 41fe08 <ferror@plt+0x1c568>
  41fdfc:	ldr	x0, [sp, #128]
  41fe00:	ldrb	w0, [x0]
  41fe04:	cbz	w0, 41e5d8 <ferror@plt+0x1ad38>
  41fe08:	mov	w0, w22
  41fe0c:	mov	w1, #0x0                   	// #0
  41fe10:	bl	40d270 <ferror@plt+0x99d0>
  41fe14:	mov	x2, x0
  41fe18:	ldrsw	x3, [x21, #52]
  41fe1c:	adrp	x0, 442000 <warn@@Base+0xb468>
  41fe20:	ldr	x22, [sp, #128]
  41fe24:	add	x0, x0, #0x8a8
  41fe28:	mul	x3, x3, x27
  41fe2c:	mov	x1, x22
  41fe30:	bl	4037a0 <printf@plt>
  41fe34:	ldrb	w0, [x22]
  41fe38:	cbz	w0, 41e5d8 <ferror@plt+0x1ad38>
  41fe3c:	mov	w3, #0x0                   	// #0
  41fe40:	b	41e30c <ferror@plt+0x1aa6c>
  41fe44:	ldr	w1, [sp, #204]
  41fe48:	tbnz	w1, #0, 41e3c0 <ferror@plt+0x1ab20>
  41fe4c:	tbz	w1, #1, 41e3dc <ferror@plt+0x1ab3c>
  41fe50:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41fe54:	add	x1, x1, #0xcb8
  41fe58:	b	41e3c8 <ferror@plt+0x1ab28>
  41fe5c:	tbnz	w0, #0, 41f0a8 <ferror@plt+0x1b808>
  41fe60:	tbz	w0, #1, 41f0c0 <ferror@plt+0x1b820>
  41fe64:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41fe68:	add	x1, x1, #0xcb8
  41fe6c:	mov	w2, #0x5                   	// #5
  41fe70:	mov	x0, #0x0                   	// #0
  41fe74:	bl	403700 <dcgettext@plt>
  41fe78:	bl	4365c0 <error@@Base>
  41fe7c:	b	41f0c0 <ferror@plt+0x1b820>
  41fe80:	ldr	w1, [sp, #204]
  41fe84:	tbnz	w1, #0, 41e808 <ferror@plt+0x1af68>
  41fe88:	tbz	w1, #1, 41e824 <ferror@plt+0x1af84>
  41fe8c:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41fe90:	add	x1, x1, #0xcb8
  41fe94:	b	41e810 <ferror@plt+0x1af70>
  41fe98:	ldr	w1, [sp, #204]
  41fe9c:	tbnz	w1, #0, 41e574 <ferror@plt+0x1acd4>
  41fea0:	tbz	w1, #1, 41e590 <ferror@plt+0x1acf0>
  41fea4:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41fea8:	add	x1, x1, #0xcb8
  41feac:	b	41e57c <ferror@plt+0x1acdc>
  41feb0:	ldr	w1, [sp, #204]
  41feb4:	tbnz	w1, #0, 41e728 <ferror@plt+0x1ae88>
  41feb8:	tbz	w1, #1, 41e744 <ferror@plt+0x1aea4>
  41febc:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41fec0:	add	x1, x1, #0xcb8
  41fec4:	b	41e730 <ferror@plt+0x1ae90>
  41fec8:	ldr	w1, [sp, #204]
  41fecc:	tbnz	w1, #0, 41e498 <ferror@plt+0x1abf8>
  41fed0:	tbz	w1, #1, 41e4b4 <ferror@plt+0x1ac14>
  41fed4:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41fed8:	add	x1, x1, #0xcb8
  41fedc:	b	41e4a0 <ferror@plt+0x1ac00>
  41fee0:	ldr	w1, [sp, #204]
  41fee4:	tbnz	w1, #0, 41ecc4 <ferror@plt+0x1b424>
  41fee8:	tbz	w1, #1, 41ece0 <ferror@plt+0x1b440>
  41feec:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41fef0:	add	x1, x1, #0xcb8
  41fef4:	b	41eccc <ferror@plt+0x1b42c>
  41fef8:	ldr	w1, [sp, #204]
  41fefc:	tbnz	w1, #0, 41ee5c <ferror@plt+0x1b5bc>
  41ff00:	tbz	w1, #1, 41ee78 <ferror@plt+0x1b5d8>
  41ff04:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41ff08:	add	x1, x1, #0xcb8
  41ff0c:	b	41ee64 <ferror@plt+0x1b5c4>
  41ff10:	ldr	w1, [sp, #204]
  41ff14:	tbnz	w1, #0, 41f158 <ferror@plt+0x1b8b8>
  41ff18:	tbz	w1, #1, 41f174 <ferror@plt+0x1b8d4>
  41ff1c:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41ff20:	add	x1, x1, #0xcb8
  41ff24:	b	41f160 <ferror@plt+0x1b8c0>
  41ff28:	tbnz	w0, #0, 41effc <ferror@plt+0x1b75c>
  41ff2c:	tbz	w0, #1, 41f014 <ferror@plt+0x1b774>
  41ff30:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41ff34:	add	x1, x1, #0xcb8
  41ff38:	mov	w2, #0x5                   	// #5
  41ff3c:	mov	x0, #0x0                   	// #0
  41ff40:	bl	403700 <dcgettext@plt>
  41ff44:	bl	4365c0 <error@@Base>
  41ff48:	b	41f014 <ferror@plt+0x1b774>
  41ff4c:	tbnz	w0, #0, 41ef4c <ferror@plt+0x1b6ac>
  41ff50:	tbz	w0, #1, 41ef64 <ferror@plt+0x1b6c4>
  41ff54:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41ff58:	add	x1, x1, #0xcb8
  41ff5c:	mov	w2, #0x5                   	// #5
  41ff60:	mov	x0, #0x0                   	// #0
  41ff64:	bl	403700 <dcgettext@plt>
  41ff68:	bl	4365c0 <error@@Base>
  41ff6c:	b	41ef64 <ferror@plt+0x1b6c4>
  41ff70:	tbnz	w0, #0, 41eb94 <ferror@plt+0x1b2f4>
  41ff74:	tbz	w0, #1, 41ebac <ferror@plt+0x1b30c>
  41ff78:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41ff7c:	add	x1, x1, #0xcb8
  41ff80:	mov	w2, #0x5                   	// #5
  41ff84:	mov	x0, #0x0                   	// #0
  41ff88:	bl	403700 <dcgettext@plt>
  41ff8c:	bl	4365c0 <error@@Base>
  41ff90:	b	41ebac <ferror@plt+0x1b30c>
  41ff94:	ldr	w1, [sp, #204]
  41ff98:	tbnz	w1, #0, 41ea24 <ferror@plt+0x1b184>
  41ff9c:	tbz	w1, #1, 41ea40 <ferror@plt+0x1b1a0>
  41ffa0:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41ffa4:	add	x1, x1, #0xcb8
  41ffa8:	b	41ea2c <ferror@plt+0x1b18c>
  41ffac:	ldr	w1, [sp, #204]
  41ffb0:	tbnz	w1, #0, 41e8e4 <ferror@plt+0x1b044>
  41ffb4:	tbz	w1, #1, 41e900 <ferror@plt+0x1b060>
  41ffb8:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41ffbc:	add	x1, x1, #0xcb8
  41ffc0:	b	41e8ec <ferror@plt+0x1b04c>
  41ffc4:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41ffc8:	add	x1, x1, #0xca0
  41ffcc:	mov	w2, #0x5                   	// #5
  41ffd0:	mov	x0, #0x0                   	// #0
  41ffd4:	bl	403700 <dcgettext@plt>
  41ffd8:	bl	4365c0 <error@@Base>
  41ffdc:	b	41ed10 <ferror@plt+0x1b470>
  41ffe0:	adrp	x1, 43e000 <warn@@Base+0x7468>
  41ffe4:	add	x1, x1, #0xca0
  41ffe8:	mov	w2, #0x5                   	// #5
  41ffec:	mov	x0, #0x0                   	// #0
  41fff0:	bl	403700 <dcgettext@plt>
  41fff4:	bl	4365c0 <error@@Base>
  41fff8:	b	41f1a4 <ferror@plt+0x1b904>
  41fffc:	adrp	x1, 43e000 <warn@@Base+0x7468>
  420000:	add	x1, x1, #0xca0
  420004:	mov	w2, #0x5                   	// #5
  420008:	mov	x0, #0x0                   	// #0
  42000c:	bl	403700 <dcgettext@plt>
  420010:	bl	4365c0 <error@@Base>
  420014:	ldr	x1, [sp, #208]
  420018:	b	41e930 <ferror@plt+0x1b090>
  42001c:	adrp	x0, 442000 <warn@@Base+0xb468>
  420020:	add	x0, x0, #0x6b8
  420024:	bl	403450 <puts@plt>
  420028:	ldr	x0, [sp, #160]
  42002c:	cbnz	x0, 41eabc <ferror@plt+0x1b21c>
  420030:	ldr	w3, [x26]
  420034:	cbz	w3, 41e30c <ferror@plt+0x1aa6c>
  420038:	mov	w3, #0x0                   	// #0
  42003c:	adrp	x0, 442000 <warn@@Base+0xb468>
  420040:	add	x0, x0, #0x700
  420044:	str	w3, [sp, #104]
  420048:	str	xzr, [sp, #160]
  42004c:	bl	403450 <puts@plt>
  420050:	ldr	w3, [sp, #104]
  420054:	ldr	x22, [sp, #208]
  420058:	b	41dd78 <ferror@plt+0x1a4d8>
  42005c:	adrp	x1, 43e000 <warn@@Base+0x7468>
  420060:	add	x1, x1, #0xca0
  420064:	mov	w2, #0x5                   	// #5
  420068:	mov	x0, #0x0                   	// #0
  42006c:	bl	403700 <dcgettext@plt>
  420070:	bl	4365c0 <error@@Base>
  420074:	b	41ea70 <ferror@plt+0x1b1d0>
  420078:	adrp	x0, 442000 <warn@@Base+0xb468>
  42007c:	add	x0, x0, #0x780
  420080:	str	w3, [sp, #104]
  420084:	bl	403450 <puts@plt>
  420088:	ldr	w3, [sp, #104]
  42008c:	ldr	x22, [sp, #208]
  420090:	b	41dd78 <ferror@plt+0x1a4d8>
  420094:	adrp	x1, 43e000 <warn@@Base+0x7468>
  420098:	add	x1, x1, #0xca0
  42009c:	mov	w2, #0x5                   	// #5
  4200a0:	mov	x0, #0x0                   	// #0
  4200a4:	bl	403700 <dcgettext@plt>
  4200a8:	bl	4365c0 <error@@Base>
  4200ac:	b	41e9bc <ferror@plt+0x1b11c>
  4200b0:	adrp	x0, 442000 <warn@@Base+0xb468>
  4200b4:	add	x0, x0, #0x6a0
  4200b8:	bl	403450 <puts@plt>
  4200bc:	b	41ed78 <ferror@plt+0x1b4d8>
  4200c0:	adrp	x1, 43e000 <warn@@Base+0x7468>
  4200c4:	add	x1, x1, #0xca0
  4200c8:	mov	w2, #0x5                   	// #5
  4200cc:	mov	x0, #0x0                   	// #0
  4200d0:	bl	403700 <dcgettext@plt>
  4200d4:	bl	4365c0 <error@@Base>
  4200d8:	b	41eea8 <ferror@plt+0x1b608>
  4200dc:	adrp	x1, 43e000 <warn@@Base+0x7468>
  4200e0:	add	x1, x1, #0xca0
  4200e4:	mov	w2, #0x5                   	// #5
  4200e8:	mov	x0, #0x0                   	// #0
  4200ec:	bl	403700 <dcgettext@plt>
  4200f0:	bl	4365c0 <error@@Base>
  4200f4:	b	41e5c0 <ferror@plt+0x1ad20>
  4200f8:	adrp	x1, 43e000 <warn@@Base+0x7468>
  4200fc:	add	x1, x1, #0xca0
  420100:	mov	w2, #0x5                   	// #5
  420104:	mov	x0, #0x0                   	// #0
  420108:	bl	403700 <dcgettext@plt>
  42010c:	bl	4365c0 <error@@Base>
  420110:	b	41e40c <ferror@plt+0x1ab6c>
  420114:	adrp	x1, 43e000 <warn@@Base+0x7468>
  420118:	add	x1, x1, #0xca0
  42011c:	mov	w2, #0x5                   	// #5
  420120:	mov	x0, #0x0                   	// #0
  420124:	bl	403700 <dcgettext@plt>
  420128:	bl	4365c0 <error@@Base>
  42012c:	ldr	x1, [sp, #208]
  420130:	b	41e4e4 <ferror@plt+0x1ac44>
  420134:	adrp	x1, 43e000 <warn@@Base+0x7468>
  420138:	add	x1, x1, #0xca0
  42013c:	mov	w2, #0x5                   	// #5
  420140:	mov	x0, #0x0                   	// #0
  420144:	bl	403700 <dcgettext@plt>
  420148:	bl	4365c0 <error@@Base>
  42014c:	b	41e2b4 <ferror@plt+0x1aa14>
  420150:	adrp	x1, 43e000 <warn@@Base+0x7468>
  420154:	add	x1, x1, #0xca0
  420158:	mov	w2, #0x5                   	// #5
  42015c:	mov	x0, #0x0                   	// #0
  420160:	bl	403700 <dcgettext@plt>
  420164:	bl	4365c0 <error@@Base>
  420168:	b	41e854 <ferror@plt+0x1afb4>
  42016c:	adrp	x0, 442000 <warn@@Base+0xb468>
  420170:	add	x0, x0, #0x940
  420174:	str	w3, [sp, #104]
  420178:	bl	403450 <puts@plt>
  42017c:	ldr	w3, [sp, #104]
  420180:	ldr	x22, [sp, #208]
  420184:	b	41dd78 <ferror@plt+0x1a4d8>
  420188:	adrp	x1, 43e000 <warn@@Base+0x7468>
  42018c:	add	x1, x1, #0xca0
  420190:	mov	w2, #0x5                   	// #5
  420194:	mov	x0, #0x0                   	// #0
  420198:	bl	403700 <dcgettext@plt>
  42019c:	bl	4365c0 <error@@Base>
  4201a0:	b	41f374 <ferror@plt+0x1bad4>
  4201a4:	adrp	x1, 43e000 <warn@@Base+0x7468>
  4201a8:	add	x1, x1, #0xcb8
  4201ac:	mov	w2, #0x5                   	// #5
  4201b0:	mov	x0, #0x0                   	// #0
  4201b4:	bl	403700 <dcgettext@plt>
  4201b8:	bl	4365c0 <error@@Base>
  4201bc:	ldr	x0, [sp, #208]
  4201c0:	str	x0, [sp, #224]
  4201c4:	ldr	x2, [sp, #232]
  4201c8:	sub	x1, x20, x0
  4201cc:	cmp	x1, x2
  4201d0:	b.cs	41f6a4 <ferror@plt+0x1be04>  // b.hs, b.nlast
  4201d4:	mov	w2, #0x5                   	// #5
  4201d8:	adrp	x1, 43f000 <warn@@Base+0x8468>
  4201dc:	mov	x0, #0x0                   	// #0
  4201e0:	add	x1, x1, #0x810
  4201e4:	bl	403700 <dcgettext@plt>
  4201e8:	mov	x28, x0
  4201ec:	ldr	x1, [sp, #232]
  4201f0:	mov	w2, #0x0                   	// #0
  4201f4:	adrp	x0, 43c000 <warn@@Base+0x5468>
  4201f8:	add	x0, x0, #0x550
  4201fc:	bl	40b9b8 <ferror@plt+0x8118>
  420200:	mov	x1, x0
  420204:	ldr	x2, [sp, #208]
  420208:	mov	x0, x28
  42020c:	sub	x2, x20, x2
  420210:	bl	436b98 <warn@@Base>
  420214:	mov	x0, x20
  420218:	str	x0, [sp, #208]
  42021c:	stp	xzr, xzr, [sp, #224]
  420220:	b	41dc38 <ferror@plt+0x1a398>
  420224:	ldp	x4, x0, [x21, #24]
  420228:	mov	w5, #0x7                   	// #7
  42022c:	strh	w5, [x4, x2]
  420230:	mov	w3, #0x0                   	// #0
  420234:	ldr	x22, [sp, #208]
  420238:	str	wzr, [x0, x1, lsl #2]
  42023c:	b	41dd78 <ferror@plt+0x1a4d8>
  420240:	ldp	x5, x0, [x0, #24]
  420244:	mov	w3, #0x0                   	// #0
  420248:	ldr	x22, [sp, #208]
  42024c:	ldrsh	w5, [x5, x1]
  420250:	ldr	w0, [x0, x27, lsl #2]
  420254:	strh	w5, [x4, x1]
  420258:	str	w0, [x2, x27, lsl #2]
  42025c:	b	41dd78 <ferror@plt+0x1a4d8>
  420260:	adrp	x0, 46a000 <_bfd_std_section+0x3120>
  420264:	add	x0, x0, #0x27c
  420268:	str	x0, [sp, #112]
  42026c:	adrp	x0, 46a000 <_bfd_std_section+0x3120>
  420270:	ldr	w27, [x0, #636]
  420274:	b	41f55c <ferror@plt+0x1bcbc>
  420278:	adrp	x1, 43e000 <warn@@Base+0x7468>
  42027c:	add	x1, x1, #0xcb8
  420280:	b	420004 <ferror@plt+0x1c764>
  420284:	adrp	x1, 442000 <warn@@Base+0xb468>
  420288:	add	x1, x1, #0x6d0
  42028c:	mov	w3, #0x0                   	// #0
  420290:	mov	w2, #0x5                   	// #5
  420294:	mov	x0, #0x0                   	// #0
  420298:	str	w3, [sp, #104]
  42029c:	str	x22, [sp, #160]
  4202a0:	bl	403700 <dcgettext@plt>
  4202a4:	bl	436b98 <warn@@Base>
  4202a8:	str	wzr, [x21, #16]
  4202ac:	ldr	w3, [sp, #104]
  4202b0:	ldr	x22, [sp, #208]
  4202b4:	b	41dd78 <ferror@plt+0x1a4d8>
  4202b8:	adrp	x1, 43e000 <warn@@Base+0x7468>
  4202bc:	add	x1, x1, #0xcb8
  4202c0:	mov	w2, #0x5                   	// #5
  4202c4:	mov	x0, #0x0                   	// #0
  4202c8:	bl	403700 <dcgettext@plt>
  4202cc:	bl	4365c0 <error@@Base>
  4202d0:	b	41f1a4 <ferror@plt+0x1b904>
  4202d4:	adrp	x1, 43e000 <warn@@Base+0x7468>
  4202d8:	add	x1, x1, #0xcb8
  4202dc:	mov	w2, #0x5                   	// #5
  4202e0:	mov	x0, #0x0                   	// #0
  4202e4:	bl	403700 <dcgettext@plt>
  4202e8:	bl	4365c0 <error@@Base>
  4202ec:	b	41ea70 <ferror@plt+0x1b1d0>
  4202f0:	adrp	x1, 43e000 <warn@@Base+0x7468>
  4202f4:	add	x1, x1, #0xcb8
  4202f8:	mov	w2, #0x5                   	// #5
  4202fc:	mov	x0, #0x0                   	// #0
  420300:	bl	403700 <dcgettext@plt>
  420304:	bl	4365c0 <error@@Base>
  420308:	b	41ed10 <ferror@plt+0x1b470>
  42030c:	adrp	x1, 43e000 <warn@@Base+0x7468>
  420310:	add	x1, x1, #0xcb8
  420314:	mov	w2, #0x5                   	// #5
  420318:	mov	x0, #0x0                   	// #0
  42031c:	bl	403700 <dcgettext@plt>
  420320:	bl	4365c0 <error@@Base>
  420324:	b	41f374 <ferror@plt+0x1bad4>
  420328:	adrp	x1, 43e000 <warn@@Base+0x7468>
  42032c:	add	x1, x1, #0xcb8
  420330:	mov	w2, #0x5                   	// #5
  420334:	mov	x0, #0x0                   	// #0
  420338:	bl	403700 <dcgettext@plt>
  42033c:	bl	4365c0 <error@@Base>
  420340:	b	41eea8 <ferror@plt+0x1b608>
  420344:	adrp	x1, 43e000 <warn@@Base+0x7468>
  420348:	add	x1, x1, #0xcb8
  42034c:	mov	w2, #0x5                   	// #5
  420350:	mov	x0, #0x0                   	// #0
  420354:	bl	403700 <dcgettext@plt>
  420358:	bl	4365c0 <error@@Base>
  42035c:	b	41e5c0 <ferror@plt+0x1ad20>
  420360:	adrp	x1, 43e000 <warn@@Base+0x7468>
  420364:	add	x1, x1, #0xcb8
  420368:	mov	w2, #0x5                   	// #5
  42036c:	mov	x0, #0x0                   	// #0
  420370:	bl	403700 <dcgettext@plt>
  420374:	bl	4365c0 <error@@Base>
  420378:	b	41e2b4 <ferror@plt+0x1aa14>
  42037c:	adrp	x1, 43e000 <warn@@Base+0x7468>
  420380:	add	x1, x1, #0xcb8
  420384:	mov	w2, #0x5                   	// #5
  420388:	mov	x0, #0x0                   	// #0
  42038c:	bl	403700 <dcgettext@plt>
  420390:	bl	4365c0 <error@@Base>
  420394:	b	41e854 <ferror@plt+0x1afb4>
  420398:	adrp	x1, 43e000 <warn@@Base+0x7468>
  42039c:	add	x1, x1, #0xcb8
  4203a0:	mov	w2, #0x5                   	// #5
  4203a4:	mov	x0, #0x0                   	// #0
  4203a8:	bl	403700 <dcgettext@plt>
  4203ac:	bl	4365c0 <error@@Base>
  4203b0:	b	41e9bc <ferror@plt+0x1b11c>
  4203b4:	adrp	x1, 43e000 <warn@@Base+0x7468>
  4203b8:	add	x1, x1, #0xcb8
  4203bc:	mov	w2, #0x5                   	// #5
  4203c0:	mov	x0, #0x0                   	// #0
  4203c4:	bl	403700 <dcgettext@plt>
  4203c8:	bl	4365c0 <error@@Base>
  4203cc:	b	41e40c <ferror@plt+0x1ab6c>
  4203d0:	adrp	x1, 43e000 <warn@@Base+0x7468>
  4203d4:	add	x1, x1, #0xcb8
  4203d8:	b	42011c <ferror@plt+0x1c87c>
  4203dc:	cmp	x24, x20
  4203e0:	b.cs	41f958 <ferror@plt+0x1c0b8>  // b.hs, b.nlast
  4203e4:	sub	x1, x20, x24
  4203e8:	sub	w0, w1, #0x1
  4203ec:	cmp	w0, #0x7
  4203f0:	b.hi	41f958 <ferror@plt+0x1c0b8>  // b.pmore
  4203f4:	b	41f8d0 <ferror@plt+0x1c030>
  4203f8:	ldr	w0, [x26]
  4203fc:	cbz	w0, 4205e8 <ferror@plt+0x1cd48>
  420400:	ldrb	w0, [x7]
  420404:	cbnz	w0, 4205e8 <ferror@plt+0x1cd48>
  420408:	ldr	x0, [x21, #24]
  42040c:	mov	w1, #0x10                  	// #16
  420410:	ldr	x2, [sp, #104]
  420414:	strh	w1, [x0, x2, lsl #1]
  420418:	mov	w3, #0x0                   	// #0
  42041c:	str	x22, [sp, #208]
  420420:	b	41dd78 <ferror@plt+0x1a4d8>
  420424:	mov	w0, w22
  420428:	mov	w1, #0x0                   	// #0
  42042c:	bl	40d270 <ferror@plt+0x99d0>
  420430:	mov	x2, x0
  420434:	adrp	x1, 442000 <warn@@Base+0xb468>
  420438:	adrp	x0, 442000 <warn@@Base+0xb468>
  42043c:	add	x1, x1, #0x270
  420440:	add	x0, x0, #0x618
  420444:	bl	4037a0 <printf@plt>
  420448:	b	41fc98 <ferror@plt+0x1c3f8>
  42044c:	mov	w0, w28
  420450:	mov	w1, #0x0                   	// #0
  420454:	bl	40d270 <ferror@plt+0x99d0>
  420458:	mov	x2, x0
  42045c:	adrp	x1, 442000 <warn@@Base+0xb468>
  420460:	adrp	x0, 442000 <warn@@Base+0xb468>
  420464:	add	x1, x1, #0x270
  420468:	add	x0, x0, #0x518
  42046c:	bl	4037a0 <printf@plt>
  420470:	b	41fb4c <ferror@plt+0x1c2ac>
  420474:	ldr	x0, [sp, #224]
  420478:	bl	40d7d0 <ferror@plt+0x9f30>
  42047c:	b	41fc28 <ferror@plt+0x1c388>
  420480:	ldrb	w1, [x21, #94]
  420484:	adrp	x0, 442000 <warn@@Base+0xb468>
  420488:	add	x0, x0, #0x310
  42048c:	bl	4037a0 <printf@plt>
  420490:	ldrb	w1, [x21, #95]
  420494:	adrp	x0, 442000 <warn@@Base+0xb468>
  420498:	add	x0, x0, #0x330
  42049c:	bl	4037a0 <printf@plt>
  4204a0:	b	41fbf0 <ferror@plt+0x1c350>
  4204a4:	mov	w0, w22
  4204a8:	mov	w1, #0x0                   	// #0
  4204ac:	bl	40d270 <ferror@plt+0x99d0>
  4204b0:	mov	x2, x0
  4204b4:	adrp	x1, 442000 <warn@@Base+0xb468>
  4204b8:	adrp	x0, 442000 <warn@@Base+0xb468>
  4204bc:	add	x1, x1, #0x270
  4204c0:	add	x0, x0, #0x640
  4204c4:	bl	4037a0 <printf@plt>
  4204c8:	b	41fb08 <ferror@plt+0x1c268>
  4204cc:	mov	w0, w22
  4204d0:	mov	w1, #0x0                   	// #0
  4204d4:	bl	40d270 <ferror@plt+0x99d0>
  4204d8:	mov	x2, x0
  4204dc:	adrp	x1, 442000 <warn@@Base+0xb468>
  4204e0:	adrp	x0, 442000 <warn@@Base+0xb468>
  4204e4:	add	x1, x1, #0x270
  4204e8:	add	x0, x0, #0x680
  4204ec:	bl	4037a0 <printf@plt>
  4204f0:	mov	w1, #0x0                   	// #0
  4204f4:	mov	w0, w27
  4204f8:	bl	40d270 <ferror@plt+0x99d0>
  4204fc:	bl	403450 <puts@plt>
  420500:	b	41fb2c <ferror@plt+0x1c28c>
  420504:	mov	w0, w28
  420508:	mov	w1, #0x0                   	// #0
  42050c:	bl	40d270 <ferror@plt+0x99d0>
  420510:	mov	x2, x0
  420514:	ldrsw	x3, [x21, #52]
  420518:	adrp	x1, 442000 <warn@@Base+0xb468>
  42051c:	adrp	x0, 442000 <warn@@Base+0xb468>
  420520:	add	x1, x1, #0x270
  420524:	add	x0, x0, #0x4f0
  420528:	mul	x3, x3, x22
  42052c:	bl	4037a0 <printf@plt>
  420530:	b	41fa40 <ferror@plt+0x1c1a0>
  420534:	ldr	w0, [x26]
  420538:	cbz	w0, 420650 <ferror@plt+0x1cdb0>
  42053c:	ldrb	w0, [x7]
  420540:	cbnz	w0, 420650 <ferror@plt+0x1cdb0>
  420544:	ldr	x0, [x21, #24]
  420548:	mov	w1, #0x16                  	// #22
  42054c:	ldr	x2, [sp, #104]
  420550:	strh	w1, [x0, x2, lsl #1]
  420554:	b	420418 <ferror@plt+0x1cb78>
  420558:	mov	w0, w28
  42055c:	mov	w1, #0x0                   	// #0
  420560:	bl	40d270 <ferror@plt+0x99d0>
  420564:	mov	x2, x0
  420568:	ldrsw	x3, [x21, #52]
  42056c:	adrp	x1, 442000 <warn@@Base+0xb468>
  420570:	adrp	x0, 442000 <warn@@Base+0xb468>
  420574:	add	x1, x1, #0x270
  420578:	add	x0, x0, #0x5c0
  42057c:	mul	x3, x3, x22
  420580:	bl	4037a0 <printf@plt>
  420584:	b	41faa0 <ferror@plt+0x1c200>
  420588:	mov	w0, w22
  42058c:	mov	w1, #0x0                   	// #0
  420590:	bl	40d270 <ferror@plt+0x99d0>
  420594:	mov	x2, x0
  420598:	ldrsw	x3, [x21, #52]
  42059c:	adrp	x1, 442000 <warn@@Base+0xb468>
  4205a0:	adrp	x0, 442000 <warn@@Base+0xb468>
  4205a4:	add	x1, x1, #0x270
  4205a8:	add	x0, x0, #0x980
  4205ac:	mul	x3, x3, x27
  4205b0:	bl	4037a0 <printf@plt>
  4205b4:	b	41e428 <ferror@plt+0x1ab88>
  4205b8:	mov	w0, w22
  4205bc:	mov	w1, #0x0                   	// #0
  4205c0:	bl	40d270 <ferror@plt+0x99d0>
  4205c4:	mov	x2, x0
  4205c8:	ldrsw	x3, [x21, #52]
  4205cc:	adrp	x1, 442000 <warn@@Base+0xb468>
  4205d0:	adrp	x0, 442000 <warn@@Base+0xb468>
  4205d4:	add	x1, x1, #0x270
  4205d8:	add	x0, x0, #0x8a8
  4205dc:	mul	x3, x3, x27
  4205e0:	bl	4037a0 <printf@plt>
  4205e4:	b	41e5d8 <ferror@plt+0x1ad38>
  4205e8:	mov	w1, #0x0                   	// #0
  4205ec:	mov	w0, w27
  4205f0:	str	x7, [sp, #136]
  4205f4:	bl	40d270 <ferror@plt+0x99d0>
  4205f8:	ldr	x7, [sp, #136]
  4205fc:	mov	x2, x0
  420600:	adrp	x0, 442000 <warn@@Base+0xb468>
  420604:	add	x0, x0, #0x808
  420608:	mov	x1, x7
  42060c:	bl	4037a0 <printf@plt>
  420610:	ldr	x1, [sp, #112]
  420614:	mov	x4, x28
  420618:	ldr	x6, [sp, #168]
  42061c:	mov	x5, #0x0                   	// #0
  420620:	ldr	w1, [x1]
  420624:	mov	w3, #0xffffffff            	// #-1
  420628:	ldr	x0, [sp, #208]
  42062c:	mov	w2, #0x0                   	// #0
  420630:	bl	40f728 <ferror@plt+0xbe88>
  420634:	adrp	x0, 440000 <warn@@Base+0x9468>
  420638:	add	x0, x0, #0x4b8
  42063c:	bl	403450 <puts@plt>
  420640:	ldr	x7, [sp, #136]
  420644:	ldrb	w0, [x7]
  420648:	cbnz	w0, 420418 <ferror@plt+0x1cb78>
  42064c:	b	420408 <ferror@plt+0x1cb68>
  420650:	mov	w1, #0x0                   	// #0
  420654:	mov	w0, w27
  420658:	str	x7, [sp, #136]
  42065c:	bl	40d270 <ferror@plt+0x99d0>
  420660:	ldr	x7, [sp, #136]
  420664:	mov	x2, x0
  420668:	adrp	x0, 442000 <warn@@Base+0xb468>
  42066c:	add	x0, x0, #0x858
  420670:	mov	x1, x7
  420674:	bl	4037a0 <printf@plt>
  420678:	ldr	x1, [sp, #112]
  42067c:	mov	x4, x28
  420680:	ldr	x6, [sp, #168]
  420684:	mov	x5, #0x0                   	// #0
  420688:	ldr	w1, [x1]
  42068c:	mov	w3, #0xffffffff            	// #-1
  420690:	ldr	x0, [sp, #208]
  420694:	mov	w2, #0x0                   	// #0
  420698:	bl	40f728 <ferror@plt+0xbe88>
  42069c:	adrp	x0, 440000 <warn@@Base+0x9468>
  4206a0:	add	x0, x0, #0x4b8
  4206a4:	bl	403450 <puts@plt>
  4206a8:	ldr	x7, [sp, #136]
  4206ac:	ldrb	w0, [x7]
  4206b0:	cbnz	w0, 420418 <ferror@plt+0x1cb78>
  4206b4:	b	420544 <ferror@plt+0x1cca4>
  4206b8:	mov	w1, w27
  4206bc:	adrp	x0, 46a000 <_bfd_std_section+0x3120>
  4206c0:	str	x2, [sp, #104]
  4206c4:	ldr	x3, [x0, #696]
  4206c8:	mov	x0, x21
  4206cc:	blr	x3
  4206d0:	ldr	w1, [sp, #156]
  4206d4:	ldr	x2, [sp, #104]
  4206d8:	cbnz	w1, 420734 <ferror@plt+0x1ce94>
  4206dc:	cmp	x0, #0x0
  4206e0:	cset	w0, eq  // eq = none
  4206e4:	cbnz	w0, 420744 <ferror@plt+0x1cea4>
  4206e8:	ldr	x0, [sp, #216]
  4206ec:	b	41f960 <ferror@plt+0x1c0c0>
  4206f0:	adrp	x0, 442000 <warn@@Base+0xb468>
  4206f4:	add	x0, x0, #0x7c0
  4206f8:	bl	4037a0 <printf@plt>
  4206fc:	ldr	x1, [sp, #112]
  420700:	mov	x4, x27
  420704:	ldr	x6, [sp, #168]
  420708:	mov	x5, #0x0                   	// #0
  42070c:	ldr	w1, [x1]
  420710:	mov	w3, #0xffffffff            	// #-1
  420714:	ldr	x0, [sp, #208]
  420718:	mov	w2, #0x0                   	// #0
  42071c:	bl	40f728 <ferror@plt+0xbe88>
  420720:	adrp	x0, 440000 <warn@@Base+0x9468>
  420724:	add	x0, x0, #0x4b8
  420728:	bl	403450 <puts@plt>
  42072c:	ldr	x22, [sp, #208]
  420730:	b	41f32c <ferror@plt+0x1ba8c>
  420734:	cmp	w27, #0x4
  420738:	mov	x1, #0xffffffff            	// #4294967295
  42073c:	ccmp	x0, x1, #0x0, eq  // eq = none
  420740:	b.ne	4208ac <ferror@plt+0x1d00c>  // b.any
  420744:	str	xzr, [sp, #216]
  420748:	cmp	x2, x20
  42074c:	b.cs	41f928 <ferror@plt+0x1c088>  // b.hs, b.nlast
  420750:	mov	x0, x2
  420754:	add	x5, sp, #0xe0
  420758:	add	x4, sp, #0xe8
  42075c:	add	x3, sp, #0xcc
  420760:	add	x2, sp, #0xd8
  420764:	mov	x1, x20
  420768:	bl	412210 <ferror@plt+0xe970>
  42076c:	ldr	x21, [sp, #216]
  420770:	cbz	x21, 41f928 <ferror@plt+0x1c088>
  420774:	ldr	w1, [sp, #192]
  420778:	mov	x0, x21
  42077c:	ldr	x3, [sp, #184]
  420780:	cmp	w1, #0x0
  420784:	ldr	w2, [x21, #88]
  420788:	stp	x3, x24, [x21]
  42078c:	cset	w3, ne  // ne = any
  420790:	sub	w1, w1, w3
  420794:	cmp	w2, w1
  420798:	csel	w1, w2, w1, cs  // cs = hs, nlast
  42079c:	bl	40b598 <ferror@plt+0x7cf8>
  4207a0:	tbnz	w0, #31, 420880 <ferror@plt+0x1cfe0>
  4207a4:	ldr	x0, [sp, #216]
  4207a8:	ldrb	w1, [x0, #92]
  4207ac:	cbz	w1, 420800 <ferror@plt+0x1cf60>
  4207b0:	and	w1, w1, #0x7
  4207b4:	sub	w1, w1, #0x2
  4207b8:	cmp	w1, #0x2
  4207bc:	b.hi	42083c <ferror@plt+0x1cf9c>  // b.pmore
  4207c0:	adrp	x2, 445000 <warn@@Base+0xe468>
  4207c4:	add	x2, x2, #0xc40
  4207c8:	add	x2, x2, #0xa00
  4207cc:	adrp	x3, 46a000 <_bfd_std_section+0x3120>
  4207d0:	add	x3, x3, #0x27c
  4207d4:	str	x3, [sp, #112]
  4207d8:	str	x21, [sp, #184]
  4207dc:	ldr	w27, [x2, w1, uxtw #2]
  4207e0:	b	41da08 <ferror@plt+0x1a168>
  4207e4:	adrp	x1, 442000 <warn@@Base+0xb468>
  4207e8:	add	x1, x1, #0x3d0
  4207ec:	mov	w2, #0x5                   	// #5
  4207f0:	mov	x0, #0x0                   	// #0
  4207f4:	bl	403700 <dcgettext@plt>
  4207f8:	bl	436b98 <warn@@Base>
  4207fc:	b	41d878 <ferror@plt+0x19fd8>
  420800:	adrp	x1, 46a000 <_bfd_std_section+0x3120>
  420804:	ldr	w27, [sp, #152]
  420808:	add	x1, x1, #0x27c
  42080c:	str	x1, [sp, #112]
  420810:	str	x21, [sp, #184]
  420814:	b	41da08 <ferror@plt+0x1a168>
  420818:	mov	w1, #0x8                   	// #8
  42081c:	adrp	x0, 46a000 <_bfd_std_section+0x3120>
  420820:	mov	w27, #0x8                   	// #8
  420824:	ldr	x3, [x0, #696]
  420828:	mov	x0, x21
  42082c:	mov	x21, x2
  420830:	blr	x3
  420834:	mov	x22, x0
  420838:	b	41f8f4 <ferror@plt+0x1c054>
  42083c:	adrp	x1, 46a000 <_bfd_std_section+0x3120>
  420840:	add	x1, x1, #0x27c
  420844:	str	x1, [sp, #112]
  420848:	adrp	x1, 46a000 <_bfd_std_section+0x3120>
  42084c:	str	x21, [sp, #184]
  420850:	ldr	w27, [x1, #636]
  420854:	b	41da08 <ferror@plt+0x1a168>
  420858:	sub	x1, x20, x21
  42085c:	sub	w0, w1, #0x1
  420860:	cmp	w0, #0x7
  420864:	b.hi	41f958 <ferror@plt+0x1c0b8>  // b.pmore
  420868:	b	42081c <ferror@plt+0x1cf7c>
  42086c:	str	x21, [sp, #176]
  420870:	b	41d878 <ferror@plt+0x19fd8>
  420874:	mov	w27, w1
  420878:	mov	w2, w1
  42087c:	b	41dd9c <ferror@plt+0x1a4fc>
  420880:	adrp	x1, 442000 <warn@@Base+0xb468>
  420884:	add	x1, x1, #0x3d0
  420888:	mov	w2, #0x5                   	// #5
  42088c:	mov	x0, #0x0                   	// #0
  420890:	str	x21, [sp, #184]
  420894:	bl	403700 <dcgettext@plt>
  420898:	bl	436b98 <warn@@Base>
  42089c:	b	41d878 <ferror@plt+0x19fd8>
  4208a0:	mov	w0, #0xa                   	// #10
  4208a4:	bl	403800 <putchar@plt>
  4208a8:	b	41d91c <ferror@plt+0x1a07c>
  4208ac:	cmp	w27, #0x8
  4208b0:	cset	w1, eq  // eq = none
  4208b4:	cmn	x0, #0x1
  4208b8:	csel	w0, w1, wzr, eq  // eq = none
  4208bc:	cbz	w0, 4206e8 <ferror@plt+0x1ce48>
  4208c0:	b	420744 <ferror@plt+0x1cea4>
  4208c4:	nop
  4208c8:	mov	x3, #0xffffffffffffffff    	// #-1
  4208cc:	stp	x29, x30, [sp, #-32]!
  4208d0:	udiv	x3, x3, x2
  4208d4:	mov	x29, sp
  4208d8:	str	x19, [sp, #16]
  4208dc:	mov	x19, x1
  4208e0:	cmp	x3, x1
  4208e4:	b.ls	4208f8 <ferror@plt+0x1d058>  // b.plast
  4208e8:	ldr	x19, [sp, #16]
  4208ec:	mul	x1, x2, x1
  4208f0:	ldp	x29, x30, [sp], #32
  4208f4:	b	4031f0 <xrealloc@plt>
  4208f8:	mov	w2, #0x5                   	// #5
  4208fc:	adrp	x1, 442000 <warn@@Base+0xb468>
  420900:	mov	x0, #0x0                   	// #0
  420904:	add	x1, x1, #0xa30
  420908:	bl	403700 <dcgettext@plt>
  42090c:	mov	x1, x19
  420910:	bl	4365c0 <error@@Base>
  420914:	mov	w0, #0x1                   	// #1
  420918:	bl	403670 <xexit@plt>
  42091c:	nop
  420920:	mov	x2, #0xffffffffffffffff    	// #-1
  420924:	udiv	x2, x2, x1
  420928:	cmp	x2, x0
  42092c:	b.ls	420934 <ferror@plt+0x1d094>  // b.plast
  420930:	b	403840 <xcalloc@plt>
  420934:	stp	x29, x30, [sp, #-32]!
  420938:	mov	w2, #0x5                   	// #5
  42093c:	adrp	x1, 442000 <warn@@Base+0xb468>
  420940:	mov	x29, sp
  420944:	add	x1, x1, #0xa80
  420948:	str	x19, [sp, #16]
  42094c:	mov	x19, x0
  420950:	mov	x0, #0x0                   	// #0
  420954:	bl	403700 <dcgettext@plt>
  420958:	mov	x1, x19
  42095c:	bl	4365c0 <error@@Base>
  420960:	mov	w0, #0x1                   	// #1
  420964:	bl	403670 <xexit@plt>
  420968:	stp	x29, x30, [sp, #-288]!
  42096c:	mov	x29, sp
  420970:	stp	x19, x20, [sp, #16]
  420974:	ldr	x19, [x0, #32]
  420978:	stp	x21, x22, [sp, #32]
  42097c:	stp	x23, x24, [sp, #48]
  420980:	mov	x23, x0
  420984:	ldr	x21, [x0, #48]
  420988:	cbz	x19, 420e1c <ferror@plt+0x1d57c>
  42098c:	cmp	x21, #0x17
  420990:	b.ls	420cec <ferror@plt+0x1d44c>  // b.plast
  420994:	stp	x25, x26, [sp, #64]
  420998:	add	x22, x19, #0x4
  42099c:	add	x26, x19, x21
  4209a0:	stp	x27, x28, [sp, #80]
  4209a4:	mov	w20, w1
  4209a8:	cmp	x22, x26
  4209ac:	add	x27, x19, #0x8
  4209b0:	b.cs	420a88 <ferror@plt+0x1d1e8>  // b.hs, b.nlast
  4209b4:	mov	w1, #0x4                   	// #4
  4209b8:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  4209bc:	mov	x0, x19
  4209c0:	str	x2, [sp, #104]
  4209c4:	ldr	x3, [x2, #696]
  4209c8:	blr	x3
  4209cc:	mov	x25, x0
  4209d0:	cmp	w0, #0x1
  4209d4:	b.ls	420d20 <ferror@plt+0x1d480>  // b.plast
  4209d8:	cmp	x26, x27
  4209dc:	ldr	x2, [sp, #104]
  4209e0:	b.hi	420c5c <ferror@plt+0x1d3bc>  // b.pmore
  4209e4:	cmp	x22, x26
  4209e8:	b.cs	4209fc <ferror@plt+0x1d15c>  // b.hs, b.nlast
  4209ec:	sub	w0, w21, #0x5
  4209f0:	sub	x1, x21, #0x4
  4209f4:	cmp	w0, #0x7
  4209f8:	b.ls	420c60 <ferror@plt+0x1d3c0>  // b.plast
  4209fc:	add	x22, x19, #0xc
  420a00:	mov	w24, #0x0                   	// #0
  420a04:	cmp	x26, x22
  420a08:	b.hi	420bcc <ferror@plt+0x1d32c>  // b.pmore
  420a0c:	nop
  420a10:	add	x19, x19, #0x10
  420a14:	cmp	x19, x26
  420a18:	b.cc	420c1c <ferror@plt+0x1d37c>  // b.lo, b.ul, b.last
  420a1c:	mov	x21, x19
  420a20:	mov	x22, x19
  420a24:	mov	x27, #0x0                   	// #0
  420a28:	str	wzr, [sp, #104]
  420a2c:	str	wzr, [sp, #144]
  420a30:	cbnz	w20, 420b10 <ferror@plt+0x1d270>
  420a34:	cmp	x19, x26
  420a38:	b.hi	420b80 <ferror@plt+0x1d2e0>  // b.pmore
  420a3c:	cmp	x19, x22
  420a40:	ccmp	x22, x26, #0x2, ls  // ls = plast
  420a44:	b.hi	420b80 <ferror@plt+0x1d2e0>  // b.pmore
  420a48:	cmp	x21, x22
  420a4c:	ccmp	x21, x26, #0x2, cs  // cs = hs, nlast
  420a50:	b.hi	420b80 <ferror@plt+0x1d2e0>  // b.pmore
  420a54:	cmp	w25, #0x1
  420a58:	b.eq	420c94 <ferror@plt+0x1d3f4>  // b.none
  420a5c:	cmp	w25, #0x2
  420a60:	b.eq	420ed8 <ferror@plt+0x1d638>  // b.none
  420a64:	cbnz	w20, 42125c <ferror@plt+0x1d9bc>
  420a68:	mov	w0, #0x1                   	// #1
  420a6c:	ldp	x19, x20, [sp, #16]
  420a70:	ldp	x21, x22, [sp, #32]
  420a74:	ldp	x23, x24, [sp, #48]
  420a78:	ldp	x25, x26, [sp, #64]
  420a7c:	ldp	x27, x28, [sp, #80]
  420a80:	ldp	x29, x30, [sp], #288
  420a84:	ret
  420a88:	cmp	x19, x26
  420a8c:	b.cc	420c48 <ferror@plt+0x1d3a8>  // b.lo, b.ul, b.last
  420a90:	mov	w25, #0x0                   	// #0
  420a94:	mov	w24, #0x0                   	// #0
  420a98:	add	x22, x19, #0xc
  420a9c:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  420aa0:	cmp	x22, x26
  420aa4:	b.cc	420bcc <ferror@plt+0x1d32c>  // b.lo, b.ul, b.last
  420aa8:	cmp	x26, x27
  420aac:	b.ls	420a10 <ferror@plt+0x1d170>  // b.plast
  420ab0:	sub	w0, w21, #0x9
  420ab4:	sub	x21, x21, #0x8
  420ab8:	cmp	w0, #0x7
  420abc:	b.hi	420a10 <ferror@plt+0x1d170>  // b.pmore
  420ac0:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  420ac4:	mov	w1, w21
  420ac8:	mov	x0, x27
  420acc:	str	x2, [sp, #104]
  420ad0:	ldr	x3, [x2, #696]
  420ad4:	add	x19, x19, #0x10
  420ad8:	blr	x3
  420adc:	str	w0, [sp, #144]
  420ae0:	cmp	x26, x19
  420ae4:	b.ls	420c08 <ferror@plt+0x1d368>  // b.plast
  420ae8:	ldr	x2, [sp, #104]
  420aec:	mov	w1, #0x4                   	// #4
  420af0:	ldr	x2, [x2, #696]
  420af4:	mov	x0, x22
  420af8:	blr	x2
  420afc:	add	x22, x19, w0, uxtw #3
  420b00:	and	x27, x0, #0xffffffff
  420b04:	add	x21, x22, w0, uxtw #2
  420b08:	str	w0, [sp, #104]
  420b0c:	cbz	w20, 420a34 <ferror@plt+0x1d194>
  420b10:	add	x1, x23, #0x18
  420b14:	add	x0, x23, #0x10
  420b18:	bl	40e318 <ferror@plt+0xaa78>
  420b1c:	mov	w2, #0x5                   	// #5
  420b20:	adrp	x1, 442000 <warn@@Base+0xb468>
  420b24:	mov	x0, #0x0                   	// #0
  420b28:	add	x1, x1, #0xb28
  420b2c:	bl	403700 <dcgettext@plt>
  420b30:	mov	w1, w25
  420b34:	bl	4037a0 <printf@plt>
  420b38:	cmp	w25, #0x1
  420b3c:	b.hi	420c74 <ferror@plt+0x1d3d4>  // b.pmore
  420b40:	mov	w2, #0x5                   	// #5
  420b44:	adrp	x1, 442000 <warn@@Base+0xb468>
  420b48:	mov	x0, #0x0                   	// #0
  420b4c:	add	x1, x1, #0xb68
  420b50:	bl	403700 <dcgettext@plt>
  420b54:	ldr	w1, [sp, #144]
  420b58:	bl	4037a0 <printf@plt>
  420b5c:	mov	w2, #0x5                   	// #5
  420b60:	adrp	x1, 442000 <warn@@Base+0xb468>
  420b64:	mov	x0, #0x0                   	// #0
  420b68:	add	x1, x1, #0xb88
  420b6c:	bl	403700 <dcgettext@plt>
  420b70:	ldr	w1, [sp, #104]
  420b74:	bl	4037a0 <printf@plt>
  420b78:	cmp	x19, x26
  420b7c:	b.ls	420a3c <ferror@plt+0x1d19c>  // b.plast
  420b80:	mov	x3, x27
  420b84:	mov	w4, #0x5                   	// #5
  420b88:	adrp	x2, 442000 <warn@@Base+0xb468>
  420b8c:	adrp	x1, 442000 <warn@@Base+0xb468>
  420b90:	add	x2, x2, #0xba8
  420b94:	add	x1, x1, #0xbd0
  420b98:	mov	x0, #0x0                   	// #0
  420b9c:	bl	4035d0 <dcngettext@plt>
  420ba0:	ldr	w2, [sp, #104]
  420ba4:	ldr	x1, [x23, #16]
  420ba8:	bl	436b98 <warn@@Base>
  420bac:	ldp	x25, x26, [sp, #64]
  420bb0:	mov	w0, #0x0                   	// #0
  420bb4:	ldp	x27, x28, [sp, #80]
  420bb8:	ldp	x19, x20, [sp, #16]
  420bbc:	ldp	x21, x22, [sp, #32]
  420bc0:	ldp	x23, x24, [sp, #48]
  420bc4:	ldp	x29, x30, [sp], #288
  420bc8:	ret
  420bcc:	ldr	x3, [x2, #696]
  420bd0:	mov	w1, #0x4                   	// #4
  420bd4:	mov	x0, x27
  420bd8:	str	x2, [sp, #104]
  420bdc:	add	x19, x19, #0x10
  420be0:	blr	x3
  420be4:	str	w0, [sp, #144]
  420be8:	cmp	x19, x26
  420bec:	mov	w1, #0x4                   	// #4
  420bf0:	ldr	x2, [sp, #104]
  420bf4:	b.cc	420af0 <ferror@plt+0x1d250>  // b.lo, b.ul, b.last
  420bf8:	sub	w0, w21, #0xd
  420bfc:	sub	x21, x21, #0xc
  420c00:	cmp	w0, #0x7
  420c04:	b.ls	42185c <ferror@plt+0x1dfbc>  // b.plast
  420c08:	mov	x21, x19
  420c0c:	mov	x22, x19
  420c10:	mov	x27, #0x0                   	// #0
  420c14:	str	wzr, [sp, #104]
  420c18:	b	420a30 <ferror@plt+0x1d190>
  420c1c:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  420c20:	mov	x0, x22
  420c24:	mov	w1, #0x4                   	// #4
  420c28:	str	wzr, [sp, #144]
  420c2c:	ldr	x2, [x2, #696]
  420c30:	blr	x2
  420c34:	add	x22, x19, w0, uxtw #3
  420c38:	and	x27, x0, #0xffffffff
  420c3c:	add	x21, x22, w0, uxtw #2
  420c40:	str	w0, [sp, #104]
  420c44:	b	420b0c <ferror@plt+0x1d26c>
  420c48:	sub	w0, w21, #0x1
  420c4c:	mov	w1, w21
  420c50:	cmp	w0, #0x7
  420c54:	b.hi	420a90 <ferror@plt+0x1d1f0>  // b.pmore
  420c58:	b	4209b8 <ferror@plt+0x1d118>
  420c5c:	mov	w1, #0x4                   	// #4
  420c60:	ldr	x2, [x2, #696]
  420c64:	mov	x0, x22
  420c68:	blr	x2
  420c6c:	mov	w24, w0
  420c70:	b	420a98 <ferror@plt+0x1d1f8>
  420c74:	mov	w2, #0x5                   	// #5
  420c78:	adrp	x1, 442000 <warn@@Base+0xb468>
  420c7c:	mov	x0, #0x0                   	// #0
  420c80:	add	x1, x1, #0xb48
  420c84:	bl	403700 <dcgettext@plt>
  420c88:	mov	w1, w24
  420c8c:	bl	4037a0 <printf@plt>
  420c90:	b	420b40 <ferror@plt+0x1d2a0>
  420c94:	cbz	w20, 4212b4 <ferror@plt+0x1da14>
  420c98:	ldr	w0, [sp, #104]
  420c9c:	cbz	w0, 420ce0 <ferror@plt+0x1d440>
  420ca0:	adrp	x24, 467000 <_bfd_std_section+0x120>
  420ca4:	add	x24, x24, #0x4f8
  420ca8:	mov	w25, #0x0                   	// #0
  420cac:	mov	x0, x19
  420cb0:	add	x19, x19, #0x8
  420cb4:	mov	x27, x22
  420cb8:	cmp	x19, x26
  420cbc:	add	x22, x22, #0x4
  420cc0:	b.ls	420d28 <ferror@plt+0x1d488>  // b.plast
  420cc4:	stp	xzr, xzr, [sp, #208]
  420cc8:	ldr	w0, [sp, #104]
  420ccc:	add	w25, w25, #0x1
  420cd0:	cmp	w0, w25
  420cd4:	b.hi	420cac <ferror@plt+0x1d40c>  // b.pmore
  420cd8:	cbz	w20, 420a68 <ferror@plt+0x1d1c8>
  420cdc:	nop
  420ce0:	mov	w0, #0xa                   	// #10
  420ce4:	bl	403800 <putchar@plt>
  420ce8:	b	420a68 <ferror@plt+0x1d1c8>
  420cec:	adrp	x1, 442000 <warn@@Base+0xb468>
  420cf0:	add	x1, x1, #0xaf0
  420cf4:	mov	w2, #0x5                   	// #5
  420cf8:	mov	x0, #0x0                   	// #0
  420cfc:	bl	403700 <dcgettext@plt>
  420d00:	ldr	x1, [x23, #16]
  420d04:	bl	436b98 <warn@@Base>
  420d08:	mov	w0, #0x0                   	// #0
  420d0c:	ldp	x19, x20, [sp, #16]
  420d10:	ldp	x21, x22, [sp, #32]
  420d14:	ldp	x23, x24, [sp, #48]
  420d18:	ldp	x29, x30, [sp], #288
  420d1c:	ret
  420d20:	mov	w24, #0x0                   	// #0
  420d24:	b	420a98 <ferror@plt+0x1d1f8>
  420d28:	add	x2, sp, #0xd8
  420d2c:	add	x1, sp, #0xd0
  420d30:	bl	437018 <warn@@Base+0x480>
  420d34:	ldr	x0, [sp, #208]
  420d38:	cbz	x0, 4212f8 <ferror@plt+0x1da58>
  420d3c:	cmp	x26, x22
  420d40:	mov	w1, #0x4                   	// #4
  420d44:	b.ls	420e2c <ferror@plt+0x1d58c>  // b.plast
  420d48:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  420d4c:	mov	x0, x27
  420d50:	ldr	x2, [x2, #696]
  420d54:	blr	x2
  420d58:	lsl	w28, w0, #2
  420d5c:	adds	x28, x21, x28
  420d60:	b.cs	421134 <ferror@plt+0x1d894>  // b.hs, b.nlast
  420d64:	cbnz	w20, 420e7c <ferror@plt+0x1d5dc>
  420d68:	cmp	x26, x28
  420d6c:	b.ls	420e50 <ferror@plt+0x1d5b0>  // b.plast
  420d70:	adrp	x27, 442000 <warn@@Base+0xb468>
  420d74:	add	x27, x27, #0xc88
  420d78:	b	420d94 <ferror@plt+0x1d4f4>
  420d7c:	mov	w1, w0
  420d80:	adrp	x0, 442000 <warn@@Base+0xb468>
  420d84:	add	x0, x0, #0xc80
  420d88:	bl	4037a0 <printf@plt>
  420d8c:	cmp	x28, x26
  420d90:	b.cs	420e50 <ferror@plt+0x1d5b0>  // b.hs, b.nlast
  420d94:	mov	x0, x28
  420d98:	add	x28, x28, #0x4
  420d9c:	cmp	x28, x26
  420da0:	b.cc	420dec <ferror@plt+0x1d54c>  // b.lo, b.ul, b.last
  420da4:	sub	x1, x26, x0
  420da8:	sub	w2, w1, #0x1
  420dac:	cmp	w2, #0x7
  420db0:	b.hi	420e0c <ferror@plt+0x1d56c>  // b.pmore
  420db4:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  420db8:	ldr	x2, [x2, #696]
  420dbc:	blr	x2
  420dc0:	cbz	w0, 420e0c <ferror@plt+0x1d56c>
  420dc4:	cbnz	w20, 420d7c <ferror@plt+0x1d4dc>
  420dc8:	ldr	w2, [x24, #2944]
  420dcc:	ldr	w1, [x24, #2948]
  420dd0:	cmp	w1, w2
  420dd4:	b.cs	420df4 <ferror@plt+0x1d554>  // b.hs, b.nlast
  420dd8:	ldr	x2, [x24, #2936]
  420ddc:	add	w3, w1, #0x1
  420de0:	str	w3, [x24, #2948]
  420de4:	str	w0, [x2, w1, uxtw #2]
  420de8:	b	420d8c <ferror@plt+0x1d4ec>
  420dec:	mov	w1, #0x4                   	// #4
  420df0:	b	420db4 <ferror@plt+0x1d514>
  420df4:	mov	x1, x27
  420df8:	mov	w2, #0x5                   	// #5
  420dfc:	mov	x0, #0x0                   	// #0
  420e00:	bl	403700 <dcgettext@plt>
  420e04:	bl	4365c0 <error@@Base>
  420e08:	b	420d8c <ferror@plt+0x1d4ec>
  420e0c:	cbz	w20, 420eb4 <ferror@plt+0x1d614>
  420e10:	mov	w0, #0xa                   	// #10
  420e14:	bl	403800 <putchar@plt>
  420e18:	b	420cc8 <ferror@plt+0x1d428>
  420e1c:	adrp	x1, 442000 <warn@@Base+0xb468>
  420e20:	mov	w2, #0x5                   	// #5
  420e24:	add	x1, x1, #0xad8
  420e28:	b	420cf8 <ferror@plt+0x1d458>
  420e2c:	sub	x0, x22, #0x4
  420e30:	cmp	x26, x0
  420e34:	b.ls	4210d0 <ferror@plt+0x1d830>  // b.plast
  420e38:	sub	x1, x26, x27
  420e3c:	mov	x28, x21
  420e40:	sub	w0, w1, #0x1
  420e44:	cmp	w0, #0x7
  420e48:	b.hi	420d64 <ferror@plt+0x1d4c4>  // b.pmore
  420e4c:	b	420d48 <ferror@plt+0x1d4a8>
  420e50:	adrp	x1, 442000 <warn@@Base+0xb468>
  420e54:	add	x1, x1, #0xc58
  420e58:	mov	w2, #0x5                   	// #5
  420e5c:	mov	x0, #0x0                   	// #0
  420e60:	bl	403700 <dcgettext@plt>
  420e64:	ldr	x1, [x23, #16]
  420e68:	bl	436b98 <warn@@Base>
  420e6c:	mov	w0, #0x0                   	// #0
  420e70:	ldp	x25, x26, [sp, #64]
  420e74:	ldp	x27, x28, [sp, #80]
  420e78:	b	420bb8 <ferror@plt+0x1d318>
  420e7c:	mov	w2, #0x5                   	// #5
  420e80:	adrp	x1, 442000 <warn@@Base+0xb468>
  420e84:	mov	x0, #0x0                   	// #0
  420e88:	add	x1, x1, #0xc30
  420e8c:	bl	403700 <dcgettext@plt>
  420e90:	mov	x27, x0
  420e94:	ldp	x0, x1, [sp, #208]
  420e98:	add	x2, sp, #0xe0
  420e9c:	bl	40efe8 <ferror@plt+0xb748>
  420ea0:	mov	x2, x0
  420ea4:	mov	w1, w25
  420ea8:	mov	x0, x27
  420eac:	bl	4037a0 <printf@plt>
  420eb0:	b	420d68 <ferror@plt+0x1d4c8>
  420eb4:	ldr	w1, [x24, #2944]
  420eb8:	ldr	w0, [x24, #2948]
  420ebc:	cmp	w0, w1
  420ec0:	b.cs	421118 <ferror@plt+0x1d878>  // b.hs, b.nlast
  420ec4:	ldr	x1, [x24, #2936]
  420ec8:	add	w2, w0, #0x1
  420ecc:	str	w2, [x24, #2948]
  420ed0:	str	wzr, [x1, w0, uxtw #2]
  420ed4:	b	420cc8 <ferror@plt+0x1d428>
  420ed8:	ldr	w25, [sp, #144]
  420edc:	ubfiz	x0, x24, #2, #32
  420ee0:	add	x2, x21, x0
  420ee4:	str	x2, [sp, #168]
  420ee8:	mul	x1, x0, x25
  420eec:	add	x3, x2, x1
  420ef0:	str	x3, [sp, #192]
  420ef4:	cbnz	w24, 4210d8 <ferror@plt+0x1d838>
  420ef8:	ldr	x0, [x23, #16]
  420efc:	adrp	x1, 442000 <warn@@Base+0xb468>
  420f00:	add	x1, x1, #0xcf8
  420f04:	bl	4034a0 <strcmp@plt>
  420f08:	str	w0, [sp, #204]
  420f0c:	cbnz	w20, 421638 <ferror@plt+0x1dd98>
  420f10:	ldr	w0, [sp, #204]
  420f14:	adrp	x23, 467000 <_bfd_std_section+0x120>
  420f18:	add	x23, x23, #0x4f8
  420f1c:	cbnz	w0, 421618 <ferror@plt+0x1dd78>
  420f20:	ldr	w2, [sp, #144]
  420f24:	mov	x0, x25
  420f28:	mov	x1, #0x88                  	// #136
  420f2c:	str	w2, [x23, #2576]
  420f30:	bl	420920 <ferror@plt+0x1d080>
  420f34:	str	x0, [sp, #176]
  420f38:	str	x0, [x23, #2568]
  420f3c:	ldr	w0, [sp, #104]
  420f40:	cbz	w0, 421308 <ferror@plt+0x1da68>
  420f44:	adrp	x0, 442000 <warn@@Base+0xb468>
  420f48:	mov	x28, x22
  420f4c:	add	x0, x0, #0xe20
  420f50:	mov	x25, x19
  420f54:	str	wzr, [sp, #112]
  420f58:	str	x0, [sp, #184]
  420f5c:	b	420f94 <ferror@plt+0x1d6f4>
  420f60:	cmp	x26, x28
  420f64:	b.ls	420f78 <ferror@plt+0x1d6d8>  // b.plast
  420f68:	sub	x1, x26, x28
  420f6c:	sub	w0, w1, #0x1
  420f70:	cmp	w0, #0x7
  420f74:	b.ls	420fbc <ferror@plt+0x1d71c>  // b.plast
  420f78:	ldr	w0, [sp, #112]
  420f7c:	ldr	w1, [sp, #104]
  420f80:	add	w0, w0, #0x1
  420f84:	str	w0, [sp, #112]
  420f88:	cmp	w1, w0
  420f8c:	b.ls	421304 <ferror@plt+0x1da64>  // b.plast
  420f90:	ldr	x28, [sp, #120]
  420f94:	mov	x23, x25
  420f98:	add	x25, x25, #0x8
  420f9c:	cmp	x25, x26
  420fa0:	b.ls	4211d0 <ferror@plt+0x1d930>  // b.plast
  420fa4:	stp	xzr, xzr, [sp, #208]
  420fa8:	add	x0, x28, #0x4
  420fac:	str	x0, [sp, #120]
  420fb0:	cmp	x0, x26
  420fb4:	b.cs	420f60 <ferror@plt+0x1d6c0>  // b.hs, b.nlast
  420fb8:	mov	w1, #0x4                   	// #4
  420fbc:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  420fc0:	mov	x0, x28
  420fc4:	add	x28, x2, #0x2b8
  420fc8:	ldr	x2, [x2, #696]
  420fcc:	blr	x2
  420fd0:	mov	x3, x0
  420fd4:	mov	w5, w0
  420fd8:	cbz	w0, 420f78 <ferror@plt+0x1d6d8>
  420fdc:	ldr	w0, [sp, #144]
  420fe0:	cmp	w3, w0
  420fe4:	b.hi	4217cc <ferror@plt+0x1df2c>  // b.pmore
  420fe8:	cbnz	w20, 4211ec <ferror@plt+0x1d94c>
  420fec:	cmp	x25, x26
  420ff0:	b.cs	421820 <ferror@plt+0x1df80>  // b.hs, b.nlast
  420ff4:	sub	w3, w3, #0x1
  420ff8:	mov	w0, #0x88                  	// #136
  420ffc:	ldr	x2, [sp, #176]
  421000:	umull	x0, w3, w0
  421004:	mul	w23, w3, w24
  421008:	ldur	x1, [x25, #-8]
  42100c:	add	x3, x2, x0
  421010:	str	x1, [x2, x0]
  421014:	lsl	w23, w23, #2
  421018:	ldr	x0, [sp, #168]
  42101c:	str	x3, [sp, #152]
  421020:	adds	x23, x0, x23
  421024:	ccmp	x26, x23, #0x0, cc  // cc = lo, ul, last
  421028:	b.cc	42127c <ferror@plt+0x1d9dc>  // b.lo, b.ul, b.last
  42102c:	cbz	w24, 420f78 <ferror@plt+0x1d6d8>
  421030:	adrp	x0, 442000 <warn@@Base+0xb468>
  421034:	mov	w27, #0x0                   	// #0
  421038:	add	x0, x0, #0xe18
  42103c:	str	x0, [sp, #160]
  421040:	lsl	w2, w27, #2
  421044:	add	x5, x2, #0x4
  421048:	add	x0, x23, x2
  42104c:	add	x1, x23, x5
  421050:	cmp	x26, x1
  421054:	b.hi	42115c <ferror@plt+0x1d8bc>  // b.pmore
  421058:	cmp	x0, x26
  42105c:	mov	w6, #0x0                   	// #0
  421060:	b.cs	421074 <ferror@plt+0x1d7d4>  // b.hs, b.nlast
  421064:	sub	x1, x26, x0
  421068:	sub	w7, w1, #0x1
  42106c:	cmp	w7, #0x7
  421070:	b.ls	421160 <ferror@plt+0x1d8c0>  // b.plast
  421074:	cbnz	w20, 421178 <ferror@plt+0x1d8d8>
  421078:	add	x5, x21, x5
  42107c:	add	x0, x21, x2
  421080:	cmp	x26, x5
  421084:	b.hi	421188 <ferror@plt+0x1d8e8>  // b.pmore
  421088:	cmp	x0, x26
  42108c:	b.cs	4211e4 <ferror@plt+0x1d944>  // b.hs, b.nlast
  421090:	sub	x2, x26, x0
  421094:	mov	w1, #0x0                   	// #0
  421098:	sub	w5, w2, #0x1
  42109c:	cmp	w5, #0x7
  4210a0:	b.ls	42184c <ferror@plt+0x1dfac>  // b.plast
  4210a4:	ldr	x0, [sp, #152]
  4210a8:	mov	w6, w6
  4210ac:	add	x1, x0, w1, uxtw #3
  4210b0:	str	x6, [x1, #8]
  4210b4:	add	w27, w27, #0x1
  4210b8:	cmp	w24, w27
  4210bc:	b.hi	421040 <ferror@plt+0x1d7a0>  // b.pmore
  4210c0:	cbz	w20, 420f78 <ferror@plt+0x1d6d8>
  4210c4:	mov	w0, #0xa                   	// #10
  4210c8:	bl	403800 <putchar@plt>
  4210cc:	b	420f78 <ferror@plt+0x1d6d8>
  4210d0:	mov	x28, x21
  4210d4:	b	420d64 <ferror@plt+0x1d4c4>
  4210d8:	udiv	x0, x1, x0
  4210dc:	cmp	x25, x0
  4210e0:	b.ne	421108 <ferror@plt+0x1d868>  // b.any
  4210e4:	cmp	x21, x2
  4210e8:	ccmp	x26, x2, #0x0, ls  // ls = plast
  4210ec:	b.cc	421108 <ferror@plt+0x1d868>  // b.lo, b.ul, b.last
  4210f0:	cmp	x2, x3
  4210f4:	ccmp	x26, x3, #0x0, ls  // ls = plast
  4210f8:	b.cc	421108 <ferror@plt+0x1d868>  // b.lo, b.ul, b.last
  4210fc:	adds	x1, x3, x1
  421100:	ccmp	x26, x1, #0x0, cc  // cc = lo, ul, last
  421104:	b.cs	420ef8 <ferror@plt+0x1d658>  // b.hs, b.nlast
  421108:	adrp	x1, 442000 <warn@@Base+0xb468>
  42110c:	mov	w2, #0x5                   	// #5
  421110:	add	x1, x1, #0xcc0
  421114:	b	420e5c <ferror@plt+0x1d5bc>
  421118:	adrp	x1, 442000 <warn@@Base+0xb468>
  42111c:	add	x1, x1, #0xc88
  421120:	mov	w2, #0x5                   	// #5
  421124:	mov	x0, #0x0                   	// #0
  421128:	bl	403700 <dcgettext@plt>
  42112c:	bl	4365c0 <error@@Base>
  421130:	b	420cc8 <ferror@plt+0x1d428>
  421134:	adrp	x1, 442000 <warn@@Base+0xb468>
  421138:	add	x1, x1, #0xbf8
  42113c:	mov	w2, #0x5                   	// #5
  421140:	mov	x0, #0x0                   	// #0
  421144:	bl	403700 <dcgettext@plt>
  421148:	bl	436b98 <warn@@Base>
  42114c:	mov	w0, #0x0                   	// #0
  421150:	ldp	x25, x26, [sp, #64]
  421154:	ldp	x27, x28, [sp, #80]
  421158:	b	420bb8 <ferror@plt+0x1d318>
  42115c:	mov	w1, #0x4                   	// #4
  421160:	ldr	x6, [x28]
  421164:	stp	x2, x5, [sp, #128]
  421168:	blr	x6
  42116c:	mov	w6, w0
  421170:	ldp	x2, x5, [sp, #128]
  421174:	cbz	w20, 421078 <ferror@plt+0x1d7d8>
  421178:	ldr	x0, [sp, #160]
  42117c:	mov	w1, w6
  421180:	bl	4037a0 <printf@plt>
  421184:	b	4210b4 <ferror@plt+0x1d814>
  421188:	mov	w1, #0x4                   	// #4
  42118c:	ldr	x2, [x28]
  421190:	str	w6, [sp, #128]
  421194:	blr	x2
  421198:	mov	x5, x0
  42119c:	ldr	w6, [sp, #128]
  4211a0:	cmp	w0, #0x7
  4211a4:	mov	w1, w0
  4211a8:	b.ls	4210a4 <ferror@plt+0x1d804>  // b.plast
  4211ac:	ldr	x1, [sp, #184]
  4211b0:	mov	w2, #0x5                   	// #5
  4211b4:	mov	x0, #0x0                   	// #0
  4211b8:	str	x5, [sp, #128]
  4211bc:	bl	403700 <dcgettext@plt>
  4211c0:	ldr	x5, [sp, #128]
  4211c4:	mov	w1, w5
  4211c8:	bl	436b98 <warn@@Base>
  4211cc:	b	4210b4 <ferror@plt+0x1d814>
  4211d0:	add	x2, sp, #0xd8
  4211d4:	add	x1, sp, #0xd0
  4211d8:	mov	x0, x23
  4211dc:	bl	437018 <warn@@Base+0x480>
  4211e0:	b	420fa8 <ferror@plt+0x1d708>
  4211e4:	mov	w1, #0x0                   	// #0
  4211e8:	b	4210a4 <ferror@plt+0x1d804>
  4211ec:	sub	w3, w3, #0x1
  4211f0:	ldr	x0, [sp, #168]
  4211f4:	mul	w23, w24, w3
  4211f8:	lsl	w23, w23, #2
  4211fc:	adds	x23, x0, x23
  421200:	ccmp	x26, x23, #0x0, cc  // cc = lo, ul, last
  421204:	b.cc	42127c <ferror@plt+0x1d9dc>  // b.lo, b.ul, b.last
  421208:	mov	w2, #0x5                   	// #5
  42120c:	adrp	x1, 442000 <warn@@Base+0xb468>
  421210:	mov	x0, #0x0                   	// #0
  421214:	add	x1, x1, #0xe08
  421218:	str	w3, [sp, #128]
  42121c:	bl	403700 <dcgettext@plt>
  421220:	mov	x27, x0
  421224:	add	x2, sp, #0xe0
  421228:	ldp	x0, x1, [sp, #208]
  42122c:	bl	40efe8 <ferror@plt+0xb748>
  421230:	mov	x2, x0
  421234:	ldr	w1, [sp, #112]
  421238:	mov	x0, x27
  42123c:	bl	4037a0 <printf@plt>
  421240:	ldr	w3, [sp, #128]
  421244:	cbz	w24, 4210c4 <ferror@plt+0x1d824>
  421248:	ldr	x1, [sp, #176]
  42124c:	mov	w0, #0x88                  	// #136
  421250:	umaddl	x0, w3, w0, x1
  421254:	str	x0, [sp, #152]
  421258:	b	421030 <ferror@plt+0x1d790>
  42125c:	mov	w2, #0x5                   	// #5
  421260:	adrp	x1, 442000 <warn@@Base+0xb468>
  421264:	mov	x0, #0x0                   	// #0
  421268:	add	x1, x1, #0xe60
  42126c:	bl	403700 <dcgettext@plt>
  421270:	mov	w1, w25
  421274:	bl	4037a0 <printf@plt>
  421278:	b	420ce0 <ferror@plt+0x1d440>
  42127c:	mov	w2, #0x5                   	// #5
  421280:	adrp	x1, 442000 <warn@@Base+0xb468>
  421284:	mov	x0, #0x0                   	// #0
  421288:	add	x1, x1, #0xdc8
  42128c:	str	w5, [sp, #104]
  421290:	bl	403700 <dcgettext@plt>
  421294:	ldr	w5, [sp, #104]
  421298:	mov	w2, w24
  42129c:	mov	w1, w5
  4212a0:	bl	436b98 <warn@@Base>
  4212a4:	mov	w0, #0x0                   	// #0
  4212a8:	ldp	x25, x26, [sp, #64]
  4212ac:	ldp	x27, x28, [sp, #80]
  4212b0:	b	420bb8 <ferror@plt+0x1d318>
  4212b4:	adrp	x24, 467000 <_bfd_std_section+0x120>
  4212b8:	add	x24, x24, #0x4f8
  4212bc:	subs	x1, x26, x21
  4212c0:	add	x2, x1, #0x3
  4212c4:	ldr	x0, [x24, #2936]
  4212c8:	csel	x2, x2, x1, mi  // mi = first
  4212cc:	asr	x2, x2, #2
  4212d0:	cbz	x0, 421750 <ferror@plt+0x1deb0>
  4212d4:	ldr	w1, [x24, #2948]
  4212d8:	add	w1, w1, w2
  4212dc:	str	w1, [x24, #2944]
  4212e0:	ubfiz	x1, x1, #2, #32
  4212e4:	bl	4031f0 <xrealloc@plt>
  4212e8:	str	x0, [x24, #2936]
  4212ec:	ldr	w0, [sp, #104]
  4212f0:	cbnz	w0, 420ca0 <ferror@plt+0x1d400>
  4212f4:	b	420a68 <ferror@plt+0x1d1c8>
  4212f8:	ldr	x0, [sp, #216]
  4212fc:	cbnz	x0, 420d3c <ferror@plt+0x1d49c>
  421300:	b	420cc8 <ferror@plt+0x1d428>
  421304:	cbnz	w20, 4214c0 <ferror@plt+0x1dc20>
  421308:	cbz	w24, 42136c <ferror@plt+0x1dacc>
  42130c:	adrp	x23, 467000 <_bfd_std_section+0x120>
  421310:	add	x23, x23, #0x4f8
  421314:	adrp	x25, 442000 <warn@@Base+0xb468>
  421318:	add	x23, x23, #0xb68
  42131c:	add	x25, x25, #0xd48
  421320:	mov	w27, #0x0                   	// #0
  421324:	nop
  421328:	lsl	w0, w27, #2
  42132c:	add	x1, x0, #0x4
  421330:	add	x0, x21, x0
  421334:	add	x1, x21, x1
  421338:	cmp	x26, x1
  42133c:	b.hi	421548 <ferror@plt+0x1dca8>  // b.pmore
  421340:	cmp	x0, x26
  421344:	b.cs	421358 <ferror@plt+0x1dab8>  // b.hs, b.nlast
  421348:	sub	x1, x26, x0
  42134c:	sub	w2, w1, #0x1
  421350:	cmp	w2, #0x7
  421354:	b.ls	42154c <ferror@plt+0x1dcac>  // b.plast
  421358:	cbnz	w20, 4215f4 <ferror@plt+0x1dd54>
  42135c:	add	w27, w27, #0x1
  421360:	cmp	w24, w27
  421364:	b.hi	421328 <ferror@plt+0x1da88>  // b.pmore
  421368:	cbnz	w20, 421518 <ferror@plt+0x1dc78>
  42136c:	ldr	w0, [sp, #104]
  421370:	cbz	w0, 420a68 <ferror@plt+0x1d1c8>
  421374:	adrp	x0, 442000 <warn@@Base+0xb468>
  421378:	mov	w23, #0x0                   	// #0
  42137c:	add	x0, x0, #0xe20
  421380:	str	x0, [sp, #144]
  421384:	b	4213b4 <ferror@plt+0x1db14>
  421388:	cmp	x26, x22
  42138c:	b.ls	4213a0 <ferror@plt+0x1db00>  // b.plast
  421390:	sub	x1, x26, x22
  421394:	sub	w0, w1, #0x1
  421398:	cmp	w0, #0x7
  42139c:	b.ls	4213d8 <ferror@plt+0x1db38>  // b.plast
  4213a0:	ldr	w0, [sp, #104]
  4213a4:	add	w23, w23, #0x1
  4213a8:	cmp	w0, w23
  4213ac:	b.ls	420cd8 <ferror@plt+0x1d438>  // b.plast
  4213b0:	mov	x22, x25
  4213b4:	mov	x0, x19
  4213b8:	add	x19, x19, #0x8
  4213bc:	cmp	x19, x26
  4213c0:	b.ls	4215dc <ferror@plt+0x1dd3c>  // b.plast
  4213c4:	stp	xzr, xzr, [sp, #208]
  4213c8:	add	x25, x22, #0x4
  4213cc:	cmp	x25, x26
  4213d0:	b.cs	421388 <ferror@plt+0x1dae8>  // b.hs, b.nlast
  4213d4:	mov	w1, #0x4                   	// #4
  4213d8:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  4213dc:	add	x28, x2, #0x2b8
  4213e0:	mov	x0, x22
  4213e4:	ldr	x2, [x2, #696]
  4213e8:	blr	x2
  4213ec:	cbz	w0, 4213a0 <ferror@plt+0x1db00>
  4213f0:	sub	w5, w0, #0x1
  4213f4:	ldr	x0, [sp, #192]
  4213f8:	mul	w22, w5, w24
  4213fc:	lsl	w22, w22, #2
  421400:	add	x22, x0, x22
  421404:	cbnz	w20, 42176c <ferror@plt+0x1decc>
  421408:	cbz	w24, 4213a0 <ferror@plt+0x1db00>
  42140c:	adrp	x1, 442000 <warn@@Base+0xb468>
  421410:	add	x1, x1, #0xe18
  421414:	str	x1, [sp, #136]
  421418:	mov	w0, #0x88                  	// #136
  42141c:	ldr	x1, [sp, #176]
  421420:	mov	w27, #0x0                   	// #0
  421424:	umaddl	x0, w5, w0, x1
  421428:	str	x0, [sp, #128]
  42142c:	nop
  421430:	lsl	w2, w27, #2
  421434:	add	x5, x2, #0x4
  421438:	add	x0, x22, x2
  42143c:	add	x1, x22, x5
  421440:	cmp	x26, x1
  421444:	b.hi	42152c <ferror@plt+0x1dc8c>  // b.pmore
  421448:	cmp	x26, x0
  42144c:	mov	w6, #0x0                   	// #0
  421450:	b.ls	421464 <ferror@plt+0x1dbc4>  // b.plast
  421454:	sub	x1, x26, x0
  421458:	sub	w7, w1, #0x1
  42145c:	cmp	w7, #0x7
  421460:	b.ls	421530 <ferror@plt+0x1dc90>  // b.plast
  421464:	cbnz	w20, 4215cc <ferror@plt+0x1dd2c>
  421468:	add	x5, x21, x5
  42146c:	add	x0, x21, x2
  421470:	cmp	x26, x5
  421474:	b.hi	421584 <ferror@plt+0x1dce4>  // b.pmore
  421478:	cmp	x26, x0
  42147c:	b.ls	4215ec <ferror@plt+0x1dd4c>  // b.plast
  421480:	sub	x2, x26, x0
  421484:	mov	w1, #0x0                   	// #0
  421488:	sub	w5, w2, #0x1
  42148c:	cmp	w5, #0x7
  421490:	b.ls	421854 <ferror@plt+0x1dfb4>  // b.plast
  421494:	ldr	x0, [sp, #128]
  421498:	mov	w6, w6
  42149c:	add	x1, x0, w1, uxtw #3
  4214a0:	str	x6, [x1, #72]
  4214a4:	add	w27, w27, #0x1
  4214a8:	cmp	w24, w27
  4214ac:	b.hi	421430 <ferror@plt+0x1db90>  // b.pmore
  4214b0:	cbz	w20, 4213a0 <ferror@plt+0x1db00>
  4214b4:	mov	w0, #0xa                   	// #10
  4214b8:	bl	403800 <putchar@plt>
  4214bc:	b	4213a0 <ferror@plt+0x1db00>
  4214c0:	adrp	x0, 442000 <warn@@Base+0xb468>
  4214c4:	add	x0, x0, #0xd30
  4214c8:	str	x0, [sp, #112]
  4214cc:	mov	w0, #0xa                   	// #10
  4214d0:	bl	403800 <putchar@plt>
  4214d4:	adrp	x1, 442000 <warn@@Base+0xb468>
  4214d8:	add	x1, x1, #0xe50
  4214dc:	mov	w2, #0x5                   	// #5
  4214e0:	mov	x0, #0x0                   	// #0
  4214e4:	bl	403700 <dcgettext@plt>
  4214e8:	bl	4037a0 <printf@plt>
  4214ec:	ldr	w0, [sp, #204]
  4214f0:	cbnz	w0, 421804 <ferror@plt+0x1df64>
  4214f4:	adrp	x1, 442000 <warn@@Base+0xb468>
  4214f8:	add	x1, x1, #0xd18
  4214fc:	mov	w2, #0x5                   	// #5
  421500:	mov	x0, #0x0                   	// #0
  421504:	bl	403700 <dcgettext@plt>
  421508:	mov	x1, x0
  42150c:	ldr	x0, [sp, #112]
  421510:	bl	4037a0 <printf@plt>
  421514:	cbnz	w24, 42130c <ferror@plt+0x1da6c>
  421518:	mov	w0, #0xa                   	// #10
  42151c:	bl	403800 <putchar@plt>
  421520:	ldr	w0, [sp, #104]
  421524:	cbnz	w0, 421374 <ferror@plt+0x1dad4>
  421528:	b	420ce0 <ferror@plt+0x1d440>
  42152c:	mov	w1, #0x4                   	// #4
  421530:	ldr	x6, [x28]
  421534:	stp	x2, x5, [sp, #112]
  421538:	blr	x6
  42153c:	mov	w6, w0
  421540:	ldp	x2, x5, [sp, #112]
  421544:	b	421464 <ferror@plt+0x1dbc4>
  421548:	mov	w1, #0x4                   	// #4
  42154c:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  421550:	ldr	x2, [x2, #696]
  421554:	blr	x2
  421558:	cbz	w20, 42135c <ferror@plt+0x1dabc>
  42155c:	sub	w1, w0, #0x1
  421560:	cmp	w1, #0x7
  421564:	b.hi	4215f8 <ferror@plt+0x1dd58>  // b.pmore
  421568:	adrp	x0, 446000 <warn@@Base+0xf468>
  42156c:	add	x0, x0, #0xd40
  421570:	add	x0, x0, #0xa98
  421574:	ldr	x1, [x0, w1, uxtw #3]
  421578:	mov	x0, x25
  42157c:	bl	4037a0 <printf@plt>
  421580:	b	42135c <ferror@plt+0x1dabc>
  421584:	mov	w1, #0x4                   	// #4
  421588:	ldr	x2, [x28]
  42158c:	str	w6, [sp, #112]
  421590:	blr	x2
  421594:	mov	x5, x0
  421598:	ldr	w6, [sp, #112]
  42159c:	cmp	w0, #0x7
  4215a0:	mov	w1, w0
  4215a4:	b.ls	421494 <ferror@plt+0x1dbf4>  // b.plast
  4215a8:	ldr	x1, [sp, #144]
  4215ac:	mov	w2, #0x5                   	// #5
  4215b0:	mov	x0, #0x0                   	// #0
  4215b4:	str	x5, [sp, #112]
  4215b8:	bl	403700 <dcgettext@plt>
  4215bc:	ldr	x5, [sp, #112]
  4215c0:	mov	w1, w5
  4215c4:	bl	436b98 <warn@@Base>
  4215c8:	b	4214a4 <ferror@plt+0x1dc04>
  4215cc:	ldr	x0, [sp, #136]
  4215d0:	mov	w1, w6
  4215d4:	bl	4037a0 <printf@plt>
  4215d8:	b	4214a4 <ferror@plt+0x1dc04>
  4215dc:	add	x2, sp, #0xd8
  4215e0:	add	x1, sp, #0xd0
  4215e4:	bl	437018 <warn@@Base+0x480>
  4215e8:	b	4213c8 <ferror@plt+0x1db28>
  4215ec:	mov	w1, #0x0                   	// #0
  4215f0:	b	421494 <ferror@plt+0x1dbf4>
  4215f4:	mov	w0, #0x0                   	// #0
  4215f8:	mov	w3, w0
  4215fc:	mov	x1, #0x10                  	// #16
  421600:	mov	x0, x23
  421604:	adrp	x2, 442000 <warn@@Base+0xb468>
  421608:	add	x2, x2, #0xd40
  42160c:	bl	403160 <snprintf@plt>
  421610:	mov	x1, x23
  421614:	b	421578 <ferror@plt+0x1dcd8>
  421618:	ldr	w2, [sp, #144]
  42161c:	mov	x0, x25
  421620:	mov	x1, #0x88                  	// #136
  421624:	str	w2, [x23, #2592]
  421628:	bl	420920 <ferror@plt+0x1d080>
  42162c:	str	x0, [sp, #176]
  421630:	str	x0, [x23, #2584]
  421634:	b	420f3c <ferror@plt+0x1d69c>
  421638:	adrp	x1, 442000 <warn@@Base+0xb468>
  42163c:	add	x1, x1, #0xd08
  421640:	mov	w2, #0x5                   	// #5
  421644:	mov	x0, #0x0                   	// #0
  421648:	bl	403700 <dcgettext@plt>
  42164c:	bl	4037a0 <printf@plt>
  421650:	ldr	w0, [sp, #204]
  421654:	cbnz	w0, 4217b0 <ferror@plt+0x1df10>
  421658:	adrp	x1, 442000 <warn@@Base+0xb468>
  42165c:	add	x1, x1, #0xd18
  421660:	mov	w2, #0x5                   	// #5
  421664:	mov	x0, #0x0                   	// #0
  421668:	bl	403700 <dcgettext@plt>
  42166c:	mov	x1, x0
  421670:	adrp	x0, 442000 <warn@@Base+0xb468>
  421674:	adrp	x25, 442000 <warn@@Base+0xb468>
  421678:	add	x0, x0, #0xd30
  42167c:	add	x25, x25, #0xd48
  421680:	mov	w23, #0x0                   	// #0
  421684:	str	x0, [sp, #112]
  421688:	bl	4037a0 <printf@plt>
  42168c:	cbz	w24, 421738 <ferror@plt+0x1de98>
  421690:	adrp	x27, 467000 <_bfd_std_section+0x120>
  421694:	add	x27, x27, #0x4f8
  421698:	adrp	x28, 442000 <warn@@Base+0xb468>
  42169c:	add	x27, x27, #0xb68
  4216a0:	add	x28, x28, #0xd40
  4216a4:	b	4216ec <ferror@plt+0x1de4c>
  4216a8:	sub	x1, x26, x0
  4216ac:	cmp	x0, x26
  4216b0:	sub	w2, w1, #0x1
  4216b4:	mov	w3, #0x0                   	// #0
  4216b8:	b.cs	4216c4 <ferror@plt+0x1de24>  // b.hs, b.nlast
  4216bc:	cmp	w2, #0x7
  4216c0:	b.ls	421708 <ferror@plt+0x1de68>  // b.plast
  4216c4:	mov	x1, #0x10                  	// #16
  4216c8:	mov	x2, x28
  4216cc:	mov	x0, x27
  4216d0:	bl	403160 <snprintf@plt>
  4216d4:	mov	x1, x27
  4216d8:	add	w23, w23, #0x1
  4216dc:	mov	x0, x25
  4216e0:	bl	4037a0 <printf@plt>
  4216e4:	cmp	w24, w23
  4216e8:	b.eq	421738 <ferror@plt+0x1de98>  // b.none
  4216ec:	lsl	w0, w23, #2
  4216f0:	mov	w1, #0x4                   	// #4
  4216f4:	add	x2, x0, #0x4
  4216f8:	add	x0, x21, x0
  4216fc:	add	x2, x21, x2
  421700:	cmp	x26, x2
  421704:	b.ls	4216a8 <ferror@plt+0x1de08>  // b.plast
  421708:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  42170c:	ldr	x2, [x2, #696]
  421710:	blr	x2
  421714:	sub	w2, w0, #0x1
  421718:	adrp	x1, 446000 <warn@@Base+0xf468>
  42171c:	add	x1, x1, #0xd40
  421720:	add	x1, x1, #0xa98
  421724:	mov	w3, w0
  421728:	cmp	w2, #0x7
  42172c:	b.hi	4216c4 <ferror@plt+0x1de24>  // b.pmore
  421730:	ldr	x1, [x1, w2, uxtw #3]
  421734:	b	4216d8 <ferror@plt+0x1de38>
  421738:	mov	w0, #0xa                   	// #10
  42173c:	str	xzr, [sp, #176]
  421740:	bl	403800 <putchar@plt>
  421744:	ldr	w0, [sp, #104]
  421748:	cbnz	w0, 420f44 <ferror@plt+0x1d6a4>
  42174c:	b	4214cc <ferror@plt+0x1dc2c>
  421750:	mov	w0, w2
  421754:	mov	x1, #0x4                   	// #4
  421758:	str	w2, [x24, #2944]
  42175c:	str	wzr, [x24, #2948]
  421760:	bl	41d6f0 <ferror@plt+0x19e50>
  421764:	str	x0, [x24, #2936]
  421768:	b	4212ec <ferror@plt+0x1da4c>
  42176c:	mov	w2, #0x5                   	// #5
  421770:	adrp	x1, 442000 <warn@@Base+0xb468>
  421774:	mov	x0, #0x0                   	// #0
  421778:	add	x1, x1, #0xe08
  42177c:	str	w5, [sp, #112]
  421780:	bl	403700 <dcgettext@plt>
  421784:	mov	x27, x0
  421788:	add	x2, sp, #0xe0
  42178c:	ldp	x0, x1, [sp, #208]
  421790:	bl	40efe8 <ferror@plt+0xb748>
  421794:	mov	x2, x0
  421798:	mov	w1, w23
  42179c:	mov	x0, x27
  4217a0:	bl	4037a0 <printf@plt>
  4217a4:	ldr	w5, [sp, #112]
  4217a8:	cbnz	w24, 42140c <ferror@plt+0x1db6c>
  4217ac:	b	4214b4 <ferror@plt+0x1dc14>
  4217b0:	adrp	x1, 442000 <warn@@Base+0xb468>
  4217b4:	add	x1, x1, #0xd28
  4217b8:	mov	w2, #0x5                   	// #5
  4217bc:	mov	x0, #0x0                   	// #0
  4217c0:	bl	403700 <dcgettext@plt>
  4217c4:	mov	x1, x0
  4217c8:	b	421670 <ferror@plt+0x1ddd0>
  4217cc:	mov	w2, #0x5                   	// #5
  4217d0:	adrp	x1, 442000 <warn@@Base+0xb468>
  4217d4:	mov	x0, #0x0                   	// #0
  4217d8:	add	x1, x1, #0xd50
  4217dc:	str	x3, [sp, #104]
  4217e0:	bl	403700 <dcgettext@plt>
  4217e4:	ldr	w2, [sp, #144]
  4217e8:	ldr	x3, [sp, #104]
  4217ec:	mov	w1, w3
  4217f0:	bl	436b98 <warn@@Base>
  4217f4:	mov	w0, #0x0                   	// #0
  4217f8:	ldp	x25, x26, [sp, #64]
  4217fc:	ldp	x27, x28, [sp, #80]
  421800:	b	420bb8 <ferror@plt+0x1d318>
  421804:	adrp	x1, 442000 <warn@@Base+0xb468>
  421808:	add	x1, x1, #0xd28
  42180c:	mov	w2, #0x5                   	// #5
  421810:	mov	x0, #0x0                   	// #0
  421814:	bl	403700 <dcgettext@plt>
  421818:	mov	x1, x0
  42181c:	b	42150c <ferror@plt+0x1dc6c>
  421820:	mov	w2, #0x5                   	// #5
  421824:	adrp	x1, 442000 <warn@@Base+0xb468>
  421828:	mov	x0, #0x0                   	// #0
  42182c:	add	x1, x1, #0xd90
  421830:	bl	403700 <dcgettext@plt>
  421834:	mov	x1, x23
  421838:	bl	436b98 <warn@@Base>
  42183c:	mov	w0, #0x0                   	// #0
  421840:	ldp	x25, x26, [sp, #64]
  421844:	ldp	x27, x28, [sp, #80]
  421848:	b	420bb8 <ferror@plt+0x1d318>
  42184c:	mov	w1, w2
  421850:	b	42118c <ferror@plt+0x1d8ec>
  421854:	mov	w1, w2
  421858:	b	421588 <ferror@plt+0x1dce8>
  42185c:	mov	w1, w21
  421860:	b	420af0 <ferror@plt+0x1d250>
  421864:	nop
  421868:	stp	x29, x30, [sp, #-32]!
  42186c:	mov	x29, sp
  421870:	stp	x19, x20, [sp, #16]
  421874:	adrp	x19, 465000 <memcpy@GLIBC_2.17>
  421878:	add	x19, x19, #0xbe8
  42187c:	mov	x20, x0
  421880:	ldr	w0, [x19, #4]
  421884:	cmn	w0, #0x1
  421888:	b.eq	421898 <ferror@plt+0x1dff8>  // b.none
  42188c:	ldp	x19, x20, [sp, #16]
  421890:	ldp	x29, x30, [sp], #32
  421894:	ret
  421898:	mov	w2, #0x1                   	// #1
  42189c:	mov	x1, x20
  4218a0:	mov	w0, #0x26                  	// #38
  4218a4:	str	w2, [x19, #4]
  4218a8:	bl	40d5b8 <ferror@plt+0x9d18>
  4218ac:	cbnz	w0, 4218ec <ferror@plt+0x1e04c>
  4218b0:	mov	x1, x20
  4218b4:	mov	w0, #0x27                  	// #39
  4218b8:	bl	40d5b8 <ferror@plt+0x9d18>
  4218bc:	cbnz	w0, 4218d0 <ferror@plt+0x1e030>
  4218c0:	ldr	w0, [x19, #4]
  4218c4:	ldp	x19, x20, [sp, #16]
  4218c8:	ldp	x29, x30, [sp], #32
  4218cc:	ret
  4218d0:	adrp	x0, 466000 <_sch_istable+0x1478>
  4218d4:	mov	w1, #0x0                   	// #0
  4218d8:	add	x0, x0, #0xd00
  4218dc:	bl	420968 <ferror@plt+0x1d0c8>
  4218e0:	cbnz	w0, 4218c0 <ferror@plt+0x1e020>
  4218e4:	str	wzr, [x19, #4]
  4218e8:	b	42188c <ferror@plt+0x1dfec>
  4218ec:	adrp	x0, 466000 <_sch_istable+0x1478>
  4218f0:	mov	w1, #0x0                   	// #0
  4218f4:	add	x0, x0, #0xc90
  4218f8:	bl	420968 <ferror@plt+0x1d0c8>
  4218fc:	cbnz	w0, 4218b0 <ferror@plt+0x1e010>
  421900:	str	wzr, [x19, #4]
  421904:	b	4218b0 <ferror@plt+0x1e010>
  421908:	stp	x29, x30, [sp, #-32]!
  42190c:	mov	x29, sp
  421910:	str	x19, [sp, #16]
  421914:	mov	w19, w1
  421918:	bl	421868 <ferror@plt+0x1dfc8>
  42191c:	cbz	w0, 42197c <ferror@plt+0x1e0dc>
  421920:	adrp	x0, 467000 <_bfd_std_section+0x120>
  421924:	add	x0, x0, #0x4f8
  421928:	ldr	w1, [x0, #2948]
  42192c:	cbz	w1, 42197c <ferror@plt+0x1e0dc>
  421930:	mov	x2, #0x0                   	// #0
  421934:	ldr	x0, [x0, #2936]
  421938:	b	421944 <ferror@plt+0x1e0a4>
  42193c:	cmp	w1, w2
  421940:	b.ls	42197c <ferror@plt+0x1e0dc>  // b.plast
  421944:	ldr	w4, [x0, x2, lsl #2]
  421948:	mov	w3, w2
  42194c:	add	x2, x2, #0x1
  421950:	cmp	w4, w19
  421954:	b.ne	42193c <ferror@plt+0x1e09c>  // b.any
  421958:	b	421968 <ferror@plt+0x1e0c8>
  42195c:	ldr	w2, [x0, w1, uxtw #2]
  421960:	cbz	w2, 42198c <ferror@plt+0x1e0ec>
  421964:	mov	w3, w1
  421968:	sub	w1, w3, #0x1
  42196c:	cbnz	w3, 42195c <ferror@plt+0x1e0bc>
  421970:	ldr	x19, [sp, #16]
  421974:	ldp	x29, x30, [sp], #32
  421978:	ret
  42197c:	mov	x0, #0x0                   	// #0
  421980:	ldr	x19, [sp, #16]
  421984:	ldp	x29, x30, [sp], #32
  421988:	ret
  42198c:	add	x0, x0, w3, uxtw #2
  421990:	ldr	x19, [sp, #16]
  421994:	ldp	x29, x30, [sp], #32
  421998:	ret
  42199c:	nop
  4219a0:	stp	x29, x30, [sp, #-48]!
  4219a4:	mov	x29, sp
  4219a8:	stp	x19, x20, [sp, #16]
  4219ac:	adrp	x19, 467000 <_bfd_std_section+0x120>
  4219b0:	add	x19, x19, #0x4f8
  4219b4:	ldr	w20, [x19, #1512]
  4219b8:	cmn	w20, #0x1
  4219bc:	b.eq	421a54 <ferror@plt+0x1e1b4>  // b.none
  4219c0:	cbz	w20, 4219d4 <ferror@plt+0x1e134>
  4219c4:	mov	w0, w20
  4219c8:	ldp	x19, x20, [sp, #16]
  4219cc:	ldp	x29, x30, [sp], #48
  4219d0:	ret
  4219d4:	str	x21, [sp, #32]
  4219d8:	mov	x21, x0
  4219dc:	bl	421868 <ferror@plt+0x1dfc8>
  4219e0:	mov	x1, x21
  4219e4:	mov	w0, #0x3                   	// #3
  4219e8:	bl	40d5b8 <ferror@plt+0x9d18>
  4219ec:	cbz	w0, 421a28 <ferror@plt+0x1e188>
  4219f0:	adrp	x0, 465000 <memcpy@GLIBC_2.17>
  4219f4:	mov	x1, x21
  4219f8:	add	x0, x0, #0xd40
  4219fc:	mov	w4, #0x0                   	// #0
  421a00:	mov	w3, #0x1                   	// #1
  421a04:	mov	w2, #0x0                   	// #0
  421a08:	bl	4157f0 <ferror@plt+0x11f50>
  421a0c:	cbz	w0, 421a28 <ferror@plt+0x1e188>
  421a10:	ldr	w20, [x19, #1512]
  421a14:	ldr	x21, [sp, #32]
  421a18:	mov	w0, w20
  421a1c:	ldp	x19, x20, [sp, #16]
  421a20:	ldp	x29, x30, [sp], #48
  421a24:	ret
  421a28:	mov	x1, x21
  421a2c:	mov	w0, #0x1b                  	// #27
  421a30:	bl	40d5b8 <ferror@plt+0x9d18>
  421a34:	cbnz	w0, 421a68 <ferror@plt+0x1e1c8>
  421a38:	mov	w0, #0xffffffff            	// #-1
  421a3c:	str	w0, [x19, #1512]
  421a40:	mov	w0, w20
  421a44:	ldp	x19, x20, [sp, #16]
  421a48:	ldr	x21, [sp, #32]
  421a4c:	ldp	x29, x30, [sp], #48
  421a50:	ret
  421a54:	mov	w20, #0x0                   	// #0
  421a58:	mov	w0, w20
  421a5c:	ldp	x19, x20, [sp, #16]
  421a60:	ldp	x29, x30, [sp], #48
  421a64:	ret
  421a68:	adrp	x0, 466000 <_sch_istable+0x1478>
  421a6c:	mov	x1, x21
  421a70:	add	x0, x0, #0x7c0
  421a74:	mov	w4, #0x0                   	// #0
  421a78:	mov	w3, #0x1                   	// #1
  421a7c:	mov	w2, #0x1c                  	// #28
  421a80:	bl	4157f0 <ferror@plt+0x11f50>
  421a84:	cbz	w0, 421a38 <ferror@plt+0x1e198>
  421a88:	b	421a10 <ferror@plt+0x1e170>
  421a8c:	nop
  421a90:	stp	x29, x30, [sp, #-144]!
  421a94:	mov	x29, sp
  421a98:	stp	x25, x26, [sp, #64]
  421a9c:	mov	x26, x0
  421aa0:	mov	x0, x1
  421aa4:	ldr	x1, [x26, #48]
  421aa8:	cbz	x1, 421d4c <ferror@plt+0x1e4ac>
  421aac:	bl	4219a0 <ferror@plt+0x1e100>
  421ab0:	cbz	w0, 421d20 <ferror@plt+0x1e480>
  421ab4:	stp	x21, x22, [sp, #32]
  421ab8:	adrp	x21, 467000 <_bfd_std_section+0x120>
  421abc:	add	x21, x21, #0x4f8
  421ac0:	add	x1, x26, #0x18
  421ac4:	add	x0, x26, #0x10
  421ac8:	bl	40e318 <ferror@plt+0xaa78>
  421acc:	ldr	w0, [x21, #1512]
  421ad0:	mov	x1, #0x8                   	// #8
  421ad4:	add	w0, w0, #0x1
  421ad8:	bl	403840 <xcalloc@plt>
  421adc:	ldr	w1, [x21, #1512]
  421ae0:	str	x0, [sp, #104]
  421ae4:	cbz	w1, 421d78 <ferror@plt+0x1e4d8>
  421ae8:	adrp	x3, 442000 <warn@@Base+0xb468>
  421aec:	mov	w22, #0x0                   	// #0
  421af0:	add	x3, x3, #0xed8
  421af4:	mov	x25, #0xffffffff            	// #4294967295
  421af8:	stp	x19, x20, [sp, #16]
  421afc:	mov	w20, #0x0                   	// #0
  421b00:	stp	x23, x24, [sp, #48]
  421b04:	mov	x23, #0x0                   	// #0
  421b08:	stp	x27, x28, [sp, #80]
  421b0c:	mov	w28, #0x68                  	// #104
  421b10:	b	421b38 <ferror@plt+0x1e298>
  421b14:	ldr	x0, [sp, #104]
  421b18:	add	w23, w22, #0x1
  421b1c:	mov	x22, x23
  421b20:	add	x24, x0, w23, uxtw #3
  421b24:	str	x19, [x0, x1]
  421b28:	ldr	w0, [x21, #1512]
  421b2c:	add	w20, w20, #0x1
  421b30:	cmp	w20, w0
  421b34:	b.cs	421b98 <ferror@plt+0x1e2f8>  // b.hs, b.nlast
  421b38:	ldr	x19, [x21, #1504]
  421b3c:	lsl	x1, x23, #3
  421b40:	ldr	x0, [sp, #104]
  421b44:	umaddl	x19, w20, w28, x19
  421b48:	add	x24, x0, x1
  421b4c:	ldr	x0, [x19, #32]
  421b50:	cmp	x0, x25
  421b54:	b.eq	421b28 <ferror@plt+0x1e288>  // b.none
  421b58:	ldr	x2, [x26, #48]
  421b5c:	cmp	x0, x2
  421b60:	b.cc	421b14 <ferror@plt+0x1e274>  // b.lo, b.ul, b.last
  421b64:	mov	x1, x3
  421b68:	mov	w2, #0x5                   	// #5
  421b6c:	mov	x0, #0x0                   	// #0
  421b70:	bl	403700 <dcgettext@plt>
  421b74:	ldr	x1, [x19, #32]
  421b78:	mov	w2, w20
  421b7c:	add	w20, w20, #0x1
  421b80:	bl	436b98 <warn@@Base>
  421b84:	adrp	x0, 442000 <warn@@Base+0xb468>
  421b88:	add	x3, x0, #0xed8
  421b8c:	ldr	w0, [x21, #1512]
  421b90:	cmp	w20, w0
  421b94:	b.cc	421b38 <ferror@plt+0x1e298>  // b.lo, b.ul, b.last
  421b98:	mov	x0, #0x68                  	// #104
  421b9c:	bl	4032a0 <xmalloc@plt>
  421ba0:	mov	x4, x0
  421ba4:	str	x4, [x24]
  421ba8:	ldr	x5, [x26, #48]
  421bac:	adrp	x3, 40b000 <ferror@plt+0x7760>
  421bb0:	ldr	x25, [sp, #104]
  421bb4:	str	x5, [x4, #32]
  421bb8:	mov	x1, x23
  421bbc:	add	x3, x3, #0x4f8
  421bc0:	mov	x0, x25
  421bc4:	mov	x2, #0x8                   	// #8
  421bc8:	bl	4030f0 <qsort@plt>
  421bcc:	cbz	w22, 421cf0 <ferror@plt+0x1e450>
  421bd0:	sub	w22, w22, #0x1
  421bd4:	add	x0, x25, #0x8
  421bd8:	adrp	x28, 442000 <warn@@Base+0xb468>
  421bdc:	adrp	x1, 43c000 <warn@@Base+0x5468>
  421be0:	add	x0, x0, w22, uxtw #3
  421be4:	str	x0, [sp, #112]
  421be8:	add	x0, x28, #0xf10
  421bec:	adrp	x24, 442000 <warn@@Base+0xb468>
  421bf0:	add	x24, x24, #0xf48
  421bf4:	str	x0, [sp, #120]
  421bf8:	add	x0, x1, #0x550
  421bfc:	str	x0, [sp, #136]
  421c00:	adrp	x0, 442000 <warn@@Base+0xb468>
  421c04:	add	x0, x0, #0xf38
  421c08:	str	x0, [sp, #128]
  421c0c:	nop
  421c10:	ldr	x3, [x25]
  421c14:	adrp	x4, 46a000 <_bfd_std_section+0x3120>
  421c18:	ldr	x1, [sp, #120]
  421c1c:	add	x23, x4, #0x2b8
  421c20:	ldr	w20, [x3]
  421c24:	mov	w2, #0x5                   	// #5
  421c28:	mov	x0, #0x0                   	// #0
  421c2c:	mov	w19, #0x0                   	// #0
  421c30:	bl	403700 <dcgettext@plt>
  421c34:	mov	x21, x0
  421c38:	ldr	x1, [x25]
  421c3c:	mov	w2, #0x0                   	// #0
  421c40:	ldr	x0, [sp, #136]
  421c44:	mov	w22, w20
  421c48:	ldr	x1, [x1, #16]
  421c4c:	bl	40b9b8 <ferror@plt+0x8118>
  421c50:	mov	x1, x0
  421c54:	mov	x0, x21
  421c58:	bl	4037a0 <printf@plt>
  421c5c:	ldr	x1, [sp, #128]
  421c60:	mov	w2, #0x5                   	// #5
  421c64:	mov	x0, #0x0                   	// #0
  421c68:	bl	403700 <dcgettext@plt>
  421c6c:	bl	4037a0 <printf@plt>
  421c70:	ldp	x1, x0, [x25]
  421c74:	ldr	x21, [x26, #32]
  421c78:	ldr	x0, [x0, #32]
  421c7c:	ldr	x3, [x1, #32]
  421c80:	add	x28, x21, x3
  421c84:	add	x21, x21, x0
  421c88:	cmp	x28, x21
  421c8c:	b.cs	421ce0 <ferror@plt+0x1e440>  // b.hs, b.nlast
  421c90:	ldr	x2, [x23]
  421c94:	mov	w1, w20
  421c98:	mov	x0, x28
  421c9c:	add	x28, x28, x22
  421ca0:	blr	x2
  421ca4:	mov	x27, x0
  421ca8:	mov	w2, #0x5                   	// #5
  421cac:	mov	x1, x24
  421cb0:	mov	x0, #0x0                   	// #0
  421cb4:	bl	403700 <dcgettext@plt>
  421cb8:	mov	w1, w19
  421cbc:	bl	4037a0 <printf@plt>
  421cc0:	mov	w1, w20
  421cc4:	mov	x0, x27
  421cc8:	bl	40bcd0 <ferror@plt+0x8430>
  421ccc:	add	w19, w19, #0x1
  421cd0:	mov	w0, #0xa                   	// #10
  421cd4:	bl	403800 <putchar@plt>
  421cd8:	cmp	x21, x28
  421cdc:	b.hi	421c90 <ferror@plt+0x1e3f0>  // b.pmore
  421ce0:	ldr	x0, [sp, #112]
  421ce4:	add	x25, x25, #0x8
  421ce8:	cmp	x0, x25
  421cec:	b.ne	421c10 <ferror@plt+0x1e370>  // b.any
  421cf0:	ldp	x19, x20, [sp, #16]
  421cf4:	ldp	x23, x24, [sp, #48]
  421cf8:	ldp	x27, x28, [sp, #80]
  421cfc:	mov	w0, #0xa                   	// #10
  421d00:	bl	403800 <putchar@plt>
  421d04:	ldr	x0, [sp, #104]
  421d08:	bl	403510 <free@plt>
  421d0c:	mov	w0, #0x1                   	// #1
  421d10:	ldp	x21, x22, [sp, #32]
  421d14:	ldp	x25, x26, [sp, #64]
  421d18:	ldp	x29, x30, [sp], #144
  421d1c:	ret
  421d20:	mov	w2, #0x5                   	// #5
  421d24:	adrp	x1, 442000 <warn@@Base+0xb468>
  421d28:	mov	x0, #0x0                   	// #0
  421d2c:	add	x1, x1, #0xe80
  421d30:	bl	403700 <dcgettext@plt>
  421d34:	ldr	x1, [x26, #16]
  421d38:	bl	436b98 <warn@@Base>
  421d3c:	mov	w0, #0x0                   	// #0
  421d40:	ldp	x25, x26, [sp, #64]
  421d44:	ldp	x29, x30, [sp], #144
  421d48:	ret
  421d4c:	mov	w2, #0x5                   	// #5
  421d50:	adrp	x1, 43e000 <warn@@Base+0x7468>
  421d54:	mov	x0, #0x0                   	// #0
  421d58:	add	x1, x1, #0x308
  421d5c:	bl	403700 <dcgettext@plt>
  421d60:	ldr	x1, [x26, #16]
  421d64:	bl	4037a0 <printf@plt>
  421d68:	mov	w0, #0x0                   	// #0
  421d6c:	ldp	x25, x26, [sp, #64]
  421d70:	ldp	x29, x30, [sp], #144
  421d74:	ret
  421d78:	mov	x0, #0x68                  	// #104
  421d7c:	bl	4032a0 <xmalloc@plt>
  421d80:	mov	x4, x0
  421d84:	adrp	x3, 40b000 <ferror@plt+0x7760>
  421d88:	ldr	x0, [sp, #104]
  421d8c:	add	x3, x3, #0x4f8
  421d90:	ldr	x5, [x26, #48]
  421d94:	str	x5, [x4, #32]
  421d98:	str	x4, [x0]
  421d9c:	mov	x2, #0x8                   	// #8
  421da0:	mov	x1, #0x0                   	// #0
  421da4:	bl	4030f0 <qsort@plt>
  421da8:	b	421cfc <ferror@plt+0x1e45c>
  421dac:	nop
  421db0:	stp	x29, x30, [sp, #-176]!
  421db4:	mov	x29, sp
  421db8:	stp	x23, x24, [sp, #48]
  421dbc:	ldr	x24, [x0, #48]
  421dc0:	stp	x19, x20, [sp, #16]
  421dc4:	mov	x19, x0
  421dc8:	ldr	x20, [x0, #32]
  421dcc:	stp	x21, x22, [sp, #32]
  421dd0:	add	x21, x20, x24
  421dd4:	cbz	x24, 421f94 <ferror@plt+0x1e6f4>
  421dd8:	ldr	x0, [x0, #16]
  421ddc:	stp	x25, x26, [sp, #64]
  421de0:	mov	x25, x1
  421de4:	adrp	x1, 442000 <warn@@Base+0xb468>
  421de8:	add	x1, x1, #0xf50
  421dec:	stp	x27, x28, [sp, #80]
  421df0:	bl	4036d0 <strstr@plt>
  421df4:	mov	x23, x0
  421df8:	cbz	x0, 42232c <ferror@plt+0x1ea8c>
  421dfc:	add	x22, x20, #0x4
  421e00:	cmp	x22, x21
  421e04:	b.cs	421e90 <ferror@plt+0x1e5f0>  // b.hs, b.nlast
  421e08:	mov	w1, #0x4                   	// #4
  421e0c:	adrp	x28, 46a000 <_bfd_std_section+0x3120>
  421e10:	mov	x0, x20
  421e14:	ldr	x2, [x28, #696]
  421e18:	blr	x2
  421e1c:	mov	x26, x0
  421e20:	mov	x0, #0xffffffff            	// #4294967295
  421e24:	cmp	x26, x0
  421e28:	b.eq	422338 <ferror@plt+0x1ea98>  // b.none
  421e2c:	ldr	x24, [x19, #48]
  421e30:	add	x0, x26, #0x4
  421e34:	mov	w1, #0x4                   	// #4
  421e38:	cmp	x0, x24
  421e3c:	b.hi	421ebc <ferror@plt+0x1e61c>  // b.pmore
  421e40:	add	x24, x22, #0x2
  421e44:	cmp	x24, x21
  421e48:	b.cc	421f00 <ferror@plt+0x1e660>  // b.lo, b.ul, b.last
  421e4c:	cmp	x22, x21
  421e50:	b.cc	421fd8 <ferror@plt+0x1e738>  // b.lo, b.ul, b.last
  421e54:	adrp	x1, 442000 <warn@@Base+0xb468>
  421e58:	add	x1, x1, #0xfc0
  421e5c:	mov	w2, #0x5                   	// #5
  421e60:	mov	x0, #0x0                   	// #0
  421e64:	bl	403700 <dcgettext@plt>
  421e68:	mov	w24, #0x0                   	// #0
  421e6c:	bl	436b98 <warn@@Base>
  421e70:	ldp	x25, x26, [sp, #64]
  421e74:	ldp	x27, x28, [sp, #80]
  421e78:	mov	w0, w24
  421e7c:	ldp	x19, x20, [sp, #16]
  421e80:	ldp	x21, x22, [sp, #32]
  421e84:	ldp	x23, x24, [sp, #48]
  421e88:	ldp	x29, x30, [sp], #176
  421e8c:	ret
  421e90:	cmp	x20, x21
  421e94:	b.cs	421fc8 <ferror@plt+0x1e728>  // b.hs, b.nlast
  421e98:	sub	w0, w24, #0x1
  421e9c:	mov	w1, w24
  421ea0:	cmp	w0, #0x7
  421ea4:	b.ls	421e0c <ferror@plt+0x1e56c>  // b.plast
  421ea8:	mov	x0, #0x4                   	// #4
  421eac:	mov	x26, #0x0                   	// #0
  421eb0:	mov	w1, w0
  421eb4:	cmp	x0, x24
  421eb8:	b.ls	421e40 <ferror@plt+0x1e5a0>  // b.plast
  421ebc:	ldr	x2, [x19, #32]
  421ec0:	mov	x0, x19
  421ec4:	sub	x2, x22, x2
  421ec8:	sub	x1, x2, w1, uxtw
  421ecc:	bl	40af20 <ferror@plt+0x7680>
  421ed0:	mov	w24, w0
  421ed4:	cbnz	w0, 421e40 <ferror@plt+0x1e5a0>
  421ed8:	mov	w2, #0x5                   	// #5
  421edc:	adrp	x1, 442000 <warn@@Base+0xb468>
  421ee0:	mov	x0, #0x0                   	// #0
  421ee4:	add	x1, x1, #0xf60
  421ee8:	bl	403700 <dcgettext@plt>
  421eec:	mov	x1, x26
  421ef0:	bl	436b98 <warn@@Base>
  421ef4:	ldp	x25, x26, [sp, #64]
  421ef8:	ldp	x27, x28, [sp, #80]
  421efc:	b	421e78 <ferror@plt+0x1e5d8>
  421f00:	mov	w1, #0x2                   	// #2
  421f04:	adrp	x28, 46a000 <_bfd_std_section+0x3120>
  421f08:	mov	x0, x22
  421f0c:	ldr	x2, [x28, #696]
  421f10:	blr	x2
  421f14:	and	w0, w0, #0xffff
  421f18:	cmp	w0, #0x5
  421f1c:	b.ne	421e54 <ferror@plt+0x1e5b4>  // b.any
  421f20:	add	x26, x22, #0x3
  421f24:	cmp	x26, x21
  421f28:	b.cc	421fec <ferror@plt+0x1e74c>  // b.lo, b.ul, b.last
  421f2c:	cmp	x24, x21
  421f30:	b.cs	421f44 <ferror@plt+0x1e6a4>  // b.hs, b.nlast
  421f34:	sub	x1, x21, x24
  421f38:	sub	w0, w1, #0x1
  421f3c:	cmp	w0, #0x7
  421f40:	b.ls	4224ac <ferror@plt+0x1ec0c>  // b.plast
  421f44:	str	wzr, [sp, #108]
  421f48:	add	x24, x22, #0x4
  421f4c:	cmp	x21, x24
  421f50:	b.ls	422020 <ferror@plt+0x1e780>  // b.plast
  421f54:	mov	w1, #0x1                   	// #1
  421f58:	ldr	x2, [x28, #696]
  421f5c:	mov	x0, x26
  421f60:	blr	x2
  421f64:	ands	w26, w0, #0xff
  421f68:	b.ne	422458 <ferror@plt+0x1ebb8>  // b.any
  421f6c:	add	x22, x22, #0x8
  421f70:	cmp	x22, x21
  421f74:	b.cc	42202c <ferror@plt+0x1e78c>  // b.lo, b.ul, b.last
  421f78:	cmp	x24, x21
  421f7c:	b.cs	422044 <ferror@plt+0x1e7a4>  // b.hs, b.nlast
  421f80:	sub	x1, x21, x24
  421f84:	sub	w0, w1, #0x1
  421f88:	cmp	w0, #0x7
  421f8c:	b.hi	422044 <ferror@plt+0x1e7a4>  // b.pmore
  421f90:	b	422030 <ferror@plt+0x1e790>
  421f94:	mov	w2, #0x5                   	// #5
  421f98:	adrp	x1, 43e000 <warn@@Base+0x7468>
  421f9c:	mov	x0, #0x0                   	// #0
  421fa0:	add	x1, x1, #0x308
  421fa4:	bl	403700 <dcgettext@plt>
  421fa8:	ldr	x1, [x19, #16]
  421fac:	bl	4037a0 <printf@plt>
  421fb0:	mov	w0, w24
  421fb4:	ldp	x19, x20, [sp, #16]
  421fb8:	ldp	x21, x22, [sp, #32]
  421fbc:	ldp	x23, x24, [sp, #48]
  421fc0:	ldp	x29, x30, [sp], #176
  421fc4:	ret
  421fc8:	mov	x0, #0x4                   	// #4
  421fcc:	mov	x26, #0x0                   	// #0
  421fd0:	mov	w1, w0
  421fd4:	b	421e38 <ferror@plt+0x1e598>
  421fd8:	sub	x1, x21, x22
  421fdc:	sub	w0, w1, #0x1
  421fe0:	cmp	w0, #0x7
  421fe4:	b.ls	421f04 <ferror@plt+0x1e664>  // b.plast
  421fe8:	b	421e54 <ferror@plt+0x1e5b4>
  421fec:	ldr	x2, [x28, #696]
  421ff0:	mov	x0, x24
  421ff4:	mov	w1, #0x1                   	// #1
  421ff8:	add	x24, x22, #0x4
  421ffc:	blr	x2
  422000:	and	w0, w0, #0xff
  422004:	str	w0, [sp, #108]
  422008:	cmp	x21, x24
  42200c:	b.hi	421f54 <ferror@plt+0x1e6b4>  // b.pmore
  422010:	sub	x1, x21, x26
  422014:	sub	w0, w1, #0x1
  422018:	cmp	w0, #0x7
  42201c:	b.ls	421f58 <ferror@plt+0x1e6b8>  // b.plast
  422020:	add	x22, x22, #0x8
  422024:	cmp	x22, x21
  422028:	b.cs	422044 <ferror@plt+0x1e7a4>  // b.hs, b.nlast
  42202c:	mov	w1, #0x4                   	// #4
  422030:	ldr	x2, [x28, #696]
  422034:	mov	x0, x24
  422038:	blr	x2
  42203c:	mov	x24, x0
  422040:	cbnz	w0, 422488 <ferror@plt+0x1ebe8>
  422044:	mov	x0, x25
  422048:	bl	4219a0 <ferror@plt+0x1e100>
  42204c:	cbz	w0, 4223dc <ferror@plt+0x1eb3c>
  422050:	adrp	x24, 467000 <_bfd_std_section+0x120>
  422054:	add	x24, x24, #0x4f8
  422058:	ldr	w1, [x24, #1512]
  42205c:	cbz	w1, 4223b4 <ferror@plt+0x1eb14>
  422060:	ldr	x0, [x24, #1504]
  422064:	sub	w1, w1, #0x1
  422068:	mov	w3, #0x68                  	// #104
  42206c:	mov	w27, #0x0                   	// #0
  422070:	add	x2, x0, #0xc8
  422074:	add	x0, x0, #0x60
  422078:	umaddl	x2, w1, w3, x2
  42207c:	nop
  422080:	ldr	w1, [x0], #104
  422084:	add	w27, w27, w1
  422088:	cmp	x0, x2
  42208c:	b.ne	422080 <ferror@plt+0x1e7e0>  // b.any
  422090:	cbz	w27, 4223b4 <ferror@plt+0x1eb14>
  422094:	ubfiz	x0, x27, #4, #32
  422098:	bl	4032a0 <xmalloc@plt>
  42209c:	ldr	w2, [x24, #1512]
  4220a0:	mov	w1, w27
  4220a4:	str	x0, [sp, #120]
  4220a8:	cbz	w2, 422118 <ferror@plt+0x1e878>
  4220ac:	ldr	x5, [x24, #1504]
  4220b0:	sub	w2, w2, #0x1
  4220b4:	mov	w10, #0x68                  	// #104
  4220b8:	add	x8, x5, #0x68
  4220bc:	ldr	x9, [sp, #120]
  4220c0:	umaddl	x10, w2, w10, x8
  4220c4:	nop
  4220c8:	ldr	w4, [x5, #96]
  4220cc:	cbz	w4, 422104 <ferror@plt+0x1e864>
  4220d0:	ldr	x6, [x5, #88]
  4220d4:	mov	x2, x9
  4220d8:	mov	x0, #0x0                   	// #0
  4220dc:	nop
  4220e0:	ldr	x3, [x6, x0, lsl #3]
  4220e4:	stp	x3, x5, [x2]
  4220e8:	add	x0, x0, #0x1
  4220ec:	cmp	w4, w0
  4220f0:	add	x2, x2, #0x10
  4220f4:	b.hi	4220e0 <ferror@plt+0x1e840>  // b.pmore
  4220f8:	sub	w4, w4, #0x1
  4220fc:	add	x4, x4, #0x1
  422100:	add	x9, x9, x4, lsl #4
  422104:	cmp	x10, x8
  422108:	mov	x5, x8
  42210c:	b.eq	422118 <ferror@plt+0x1e878>  // b.none
  422110:	add	x8, x8, #0x68
  422114:	b	4220c8 <ferror@plt+0x1e828>
  422118:	ldr	x0, [sp, #120]
  42211c:	adrp	x3, 40b000 <ferror@plt+0x7760>
  422120:	mov	x2, #0x10                  	// #16
  422124:	add	x3, x3, #0x510
  422128:	bl	4030f0 <qsort@plt>
  42212c:	ldr	w0, [x24, #2952]
  422130:	cbz	w0, 422140 <ferror@plt+0x1e8a0>
  422134:	ldr	x0, [sp, #120]
  422138:	ldr	x0, [x0]
  42213c:	cbnz	x0, 422430 <ferror@plt+0x1eb90>
  422140:	add	x1, x19, #0x18
  422144:	add	x0, x19, #0x10
  422148:	bl	40e318 <ferror@plt+0xaa78>
  42214c:	adrp	x26, 411000 <ferror@plt+0xd760>
  422150:	adrp	x1, 443000 <warn@@Base+0xc468>
  422154:	add	x1, x1, #0xa0
  422158:	mov	w2, #0x5                   	// #5
  42215c:	mov	x0, #0x0                   	// #0
  422160:	bl	403700 <dcgettext@plt>
  422164:	add	x26, x26, #0x5f0
  422168:	ldr	x28, [sp, #120]
  42216c:	bl	4037a0 <printf@plt>
  422170:	cmp	x23, #0x0
  422174:	adrp	x0, 40c000 <ferror@plt+0x8760>
  422178:	add	x0, x0, #0x2b8
  42217c:	adrp	x1, 443000 <warn@@Base+0xc468>
  422180:	csel	x0, x26, x0, ne  // ne = any
  422184:	add	x1, x1, #0x160
  422188:	mov	x25, x20
  42218c:	mov	w26, #0x0                   	// #0
  422190:	str	x0, [sp, #112]
  422194:	adrp	x0, 443000 <warn@@Base+0xc468>
  422198:	add	x0, x0, #0x130
  42219c:	str	x0, [sp, #144]
  4221a0:	str	x1, [sp, #152]
  4221a4:	b	422210 <ferror@plt+0x1e970>
  4221a8:	ldr	w10, [sp, #108]
  4221ac:	ldr	x9, [x28]
  4221b0:	sub	w0, w10, #0x2
  4221b4:	cmp	w0, #0x6
  4221b8:	add	x6, x20, x9
  4221bc:	b.hi	422230 <ferror@plt+0x1e990>  // b.pmore
  4221c0:	cmp	x20, x6
  4221c4:	ccmp	x21, x6, #0x0, ls  // ls = plast
  4221c8:	b.ls	422300 <ferror@plt+0x1ea60>  // b.plast
  4221cc:	ldr	w0, [x24, #2952]
  4221d0:	ldr	x4, [x1, #24]
  4221d4:	cmp	w0, #0x0
  4221d8:	ccmp	w26, #0x0, #0x4, ne  // ne = any
  4221dc:	b.ne	4222ac <ferror@plt+0x1ea0c>  // b.any
  4221e0:	ldr	x5, [sp, #112]
  4221e4:	mov	x25, x6
  4221e8:	mov	x22, x6
  4221ec:	mov	x3, x9
  4221f0:	mov	w2, w10
  4221f4:	mov	x1, x21
  4221f8:	mov	x0, x6
  4221fc:	blr	x5
  422200:	add	w26, w26, #0x1
  422204:	add	x28, x28, #0x10
  422208:	cmp	w26, w27
  42220c:	b.eq	422270 <ferror@plt+0x1e9d0>  // b.none
  422210:	ldr	x1, [x28, #8]
  422214:	cbnz	x23, 4221a8 <ferror@plt+0x1e908>
  422218:	ldr	w10, [x1]
  42221c:	ldr	x9, [x28]
  422220:	sub	w0, w10, #0x2
  422224:	cmp	w0, #0x6
  422228:	add	x6, x20, x9
  42222c:	b.ls	4221c0 <ferror@plt+0x1e920>  // b.plast
  422230:	mov	w2, #0x5                   	// #5
  422234:	adrp	x1, 443000 <warn@@Base+0xc468>
  422238:	mov	x0, #0x0                   	// #0
  42223c:	add	x1, x1, #0xc0
  422240:	str	w10, [sp, #128]
  422244:	add	w26, w26, #0x1
  422248:	str	x9, [sp, #136]
  42224c:	bl	403700 <dcgettext@plt>
  422250:	ldr	w10, [sp, #128]
  422254:	add	x28, x28, #0x10
  422258:	ldr	x9, [sp, #136]
  42225c:	mov	w1, w10
  422260:	mov	x2, x9
  422264:	bl	436b98 <warn@@Base>
  422268:	cmp	w26, w27
  42226c:	b.ne	422210 <ferror@plt+0x1e970>  // b.any
  422270:	adrp	x1, 466000 <_sch_istable+0x1478>
  422274:	mov	w0, #0xa                   	// #10
  422278:	mov	w24, #0x1                   	// #1
  42227c:	ldr	x1, [x1, #3800]
  422280:	bl	4030b0 <putc@plt>
  422284:	ldr	x0, [sp, #120]
  422288:	bl	403510 <free@plt>
  42228c:	mov	w0, w24
  422290:	ldp	x19, x20, [sp, #16]
  422294:	ldp	x21, x22, [sp, #32]
  422298:	ldp	x23, x24, [sp, #48]
  42229c:	ldp	x25, x26, [sp, #64]
  4222a0:	ldp	x27, x28, [sp, #80]
  4222a4:	ldp	x29, x30, [sp], #176
  4222a8:	ret
  4222ac:	cmp	x6, x22
  4222b0:	b.hi	422374 <ferror@plt+0x1ead4>  // b.pmore
  4222b4:	b.cs	4221e0 <ferror@plt+0x1e940>  // b.hs, b.nlast
  4222b8:	str	x6, [sp, #128]
  4222bc:	cmp	x6, x25
  4222c0:	str	w10, [sp, #136]
  4222c4:	stp	x9, x4, [sp, #160]
  4222c8:	b.eq	422200 <ferror@plt+0x1e960>  // b.none
  4222cc:	ldr	x1, [sp, #152]
  4222d0:	mov	w2, #0x5                   	// #5
  4222d4:	mov	x0, #0x0                   	// #0
  4222d8:	bl	403700 <dcgettext@plt>
  4222dc:	ldr	x3, [x19, #16]
  4222e0:	sub	x1, x22, x20
  4222e4:	ldr	x9, [sp, #160]
  4222e8:	mov	x2, x9
  4222ec:	bl	436b98 <warn@@Base>
  4222f0:	ldr	w10, [sp, #136]
  4222f4:	ldr	x6, [sp, #128]
  4222f8:	ldp	x9, x4, [sp, #160]
  4222fc:	b	4221e0 <ferror@plt+0x1e940>
  422300:	mov	w2, #0x5                   	// #5
  422304:	adrp	x1, 443000 <warn@@Base+0xc468>
  422308:	mov	x0, #0x0                   	// #0
  42230c:	add	x1, x1, #0x100
  422310:	str	x9, [sp, #128]
  422314:	bl	403700 <dcgettext@plt>
  422318:	ldr	x9, [sp, #128]
  42231c:	mov	w2, w26
  422320:	mov	x1, x9
  422324:	bl	436b98 <warn@@Base>
  422328:	b	422200 <ferror@plt+0x1e960>
  42232c:	mov	x22, x20
  422330:	str	wzr, [sp, #108]
  422334:	b	422044 <ferror@plt+0x1e7a4>
  422338:	add	x2, x20, #0xc
  42233c:	cmp	x2, x21
  422340:	b.cc	422408 <ferror@plt+0x1eb68>  // b.lo, b.ul, b.last
  422344:	cmp	x22, x21
  422348:	b.cs	42235c <ferror@plt+0x1eabc>  // b.hs, b.nlast
  42234c:	sub	w1, w24, #0x5
  422350:	sub	x0, x24, #0x4
  422354:	cmp	w1, #0x7
  422358:	b.ls	4224a4 <ferror@plt+0x1ec04>  // b.plast
  42235c:	mov	x22, x2
  422360:	mov	x0, #0xc                   	// #12
  422364:	mov	w1, #0x8                   	// #8
  422368:	mov	x26, #0x0                   	// #0
  42236c:	ldr	x24, [x19, #48]
  422370:	b	421e38 <ferror@plt+0x1e598>
  422374:	ldr	x1, [sp, #144]
  422378:	mov	w2, #0x5                   	// #5
  42237c:	mov	x0, #0x0                   	// #0
  422380:	str	x9, [sp, #128]
  422384:	str	w10, [sp, #136]
  422388:	stp	x6, x4, [sp, #160]
  42238c:	bl	403700 <dcgettext@plt>
  422390:	sub	x1, x22, x20
  422394:	ldr	x3, [x19, #16]
  422398:	ldr	x9, [sp, #128]
  42239c:	mov	x2, x9
  4223a0:	bl	436b98 <warn@@Base>
  4223a4:	ldr	w10, [sp, #136]
  4223a8:	ldr	x9, [sp, #128]
  4223ac:	ldp	x6, x4, [sp, #160]
  4223b0:	b	4221e0 <ferror@plt+0x1e940>
  4223b4:	adrp	x1, 443000 <warn@@Base+0xc468>
  4223b8:	add	x1, x1, #0x48
  4223bc:	mov	w2, #0x5                   	// #5
  4223c0:	mov	x0, #0x0                   	// #0
  4223c4:	mov	w24, #0x1                   	// #1
  4223c8:	bl	403700 <dcgettext@plt>
  4223cc:	bl	4037a0 <printf@plt>
  4223d0:	ldp	x25, x26, [sp, #64]
  4223d4:	ldp	x27, x28, [sp, #80]
  4223d8:	b	421e78 <ferror@plt+0x1e5d8>
  4223dc:	mov	w2, #0x5                   	// #5
  4223e0:	adrp	x1, 442000 <warn@@Base+0xb468>
  4223e4:	mov	x0, #0x0                   	// #0
  4223e8:	add	x1, x1, #0xe80
  4223ec:	bl	403700 <dcgettext@plt>
  4223f0:	mov	w24, #0x0                   	// #0
  4223f4:	ldr	x1, [x19, #16]
  4223f8:	bl	436b98 <warn@@Base>
  4223fc:	ldp	x25, x26, [sp, #64]
  422400:	ldp	x27, x28, [sp, #80]
  422404:	b	421e78 <ferror@plt+0x1e5d8>
  422408:	mov	w1, #0x8                   	// #8
  42240c:	ldr	x3, [x28, #696]
  422410:	mov	x0, x22
  422414:	mov	x22, x2
  422418:	blr	x3
  42241c:	mov	x26, x0
  422420:	mov	w1, #0x8                   	// #8
  422424:	add	x0, x0, #0xc
  422428:	ldr	x24, [x19, #48]
  42242c:	b	421e38 <ferror@plt+0x1e598>
  422430:	mov	w2, #0x5                   	// #5
  422434:	adrp	x1, 443000 <warn@@Base+0xc468>
  422438:	mov	x0, #0x0                   	// #0
  42243c:	add	x1, x1, #0x70
  422440:	bl	403700 <dcgettext@plt>
  422444:	ldr	x1, [sp, #120]
  422448:	ldr	x2, [x1]
  42244c:	ldr	x1, [x19, #16]
  422450:	bl	436b98 <warn@@Base>
  422454:	b	422140 <ferror@plt+0x1e8a0>
  422458:	mov	w2, #0x5                   	// #5
  42245c:	adrp	x1, 43d000 <warn@@Base+0x6468>
  422460:	mov	x0, #0x0                   	// #0
  422464:	add	x1, x1, #0x3f0
  422468:	bl	403700 <dcgettext@plt>
  42246c:	mov	w2, w26
  422470:	ldr	x1, [x19, #16]
  422474:	mov	w24, #0x0                   	// #0
  422478:	bl	436b98 <warn@@Base>
  42247c:	ldp	x25, x26, [sp, #64]
  422480:	ldp	x27, x28, [sp, #80]
  422484:	b	421e78 <ferror@plt+0x1e5d8>
  422488:	mov	w2, #0x5                   	// #5
  42248c:	adrp	x1, 443000 <warn@@Base+0xc468>
  422490:	mov	x0, #0x0                   	// #0
  422494:	add	x1, x1, #0x8
  422498:	bl	403700 <dcgettext@plt>
  42249c:	mov	w2, w24
  4224a0:	b	422470 <ferror@plt+0x1ebd0>
  4224a4:	mov	w1, w0
  4224a8:	b	42240c <ferror@plt+0x1eb6c>
  4224ac:	ldr	x2, [x28, #696]
  4224b0:	mov	x0, x24
  4224b4:	add	x24, x22, #0x4
  4224b8:	blr	x2
  4224bc:	and	w0, w0, #0xff
  4224c0:	str	w0, [sp, #108]
  4224c4:	cmp	x21, x24
  4224c8:	b.ls	422020 <ferror@plt+0x1e780>  // b.plast
  4224cc:	b	421f54 <ferror@plt+0x1e6b4>
  4224d0:	stp	x29, x30, [sp, #-320]!
  4224d4:	mov	x29, sp
  4224d8:	stp	x19, x20, [sp, #16]
  4224dc:	mov	x20, x1
  4224e0:	mov	w1, #0x2e                  	// #46
  4224e4:	ldr	x19, [x0, #16]
  4224e8:	stp	x25, x26, [sp, #64]
  4224ec:	mov	x26, x0
  4224f0:	ldr	x0, [x0, #32]
  4224f4:	str	x0, [sp, #176]
  4224f8:	str	wzr, [sp, #228]
  4224fc:	stp	x0, xzr, [sp, #304]
  422500:	mov	x0, x19
  422504:	bl	4033a0 <strrchr@plt>
  422508:	cbz	x0, 422524 <ferror@plt+0x1ec84>
  42250c:	adrp	x1, 43f000 <warn@@Base+0x8468>
  422510:	add	x1, x1, #0x988
  422514:	bl	4034a0 <strcmp@plt>
  422518:	cmp	w0, #0x0
  42251c:	cset	w0, eq  // eq = none
  422520:	str	w0, [sp, #228]
  422524:	ldr	x0, [x26, #48]
  422528:	str	x0, [sp, #152]
  42252c:	cbz	x0, 422698 <ferror@plt+0x1edf8>
  422530:	mov	x0, x19
  422534:	adrp	x1, 443000 <warn@@Base+0xc468>
  422538:	add	x1, x1, #0x198
  42253c:	stp	x21, x22, [sp, #32]
  422540:	stp	x23, x24, [sp, #48]
  422544:	bl	4036d0 <strstr@plt>
  422548:	str	x0, [sp, #256]
  42254c:	cbz	x0, 424058 <ferror@plt+0x207b8>
  422550:	ldr	x1, [sp, #152]
  422554:	ldr	x0, [sp, #176]
  422558:	add	x22, x0, x1
  42255c:	add	x19, x0, #0x4
  422560:	cmp	x19, x22
  422564:	b.cs	4225b4 <ferror@plt+0x1ed14>  // b.hs, b.nlast
  422568:	mov	w1, #0x4                   	// #4
  42256c:	adrp	x23, 46a000 <_bfd_std_section+0x3120>
  422570:	ldr	x0, [sp, #176]
  422574:	ldr	x2, [x23, #696]
  422578:	blr	x2
  42257c:	mov	x1, #0xffffffff            	// #4294967295
  422580:	cmp	x0, x1
  422584:	b.eq	424060 <ferror@plt+0x207c0>  // b.none
  422588:	add	x21, x19, #0x2
  42258c:	cmp	x21, x22
  422590:	b.cc	422adc <ferror@plt+0x1f23c>  // b.lo, b.ul, b.last
  422594:	cmp	x19, x22
  422598:	b.cs	4225ac <ferror@plt+0x1ed0c>  // b.hs, b.nlast
  42259c:	sub	x1, x22, x19
  4225a0:	sub	w0, w1, #0x1
  4225a4:	cmp	w0, #0x7
  4225a8:	b.ls	4225d0 <ferror@plt+0x1ed30>  // b.plast
  4225ac:	mov	w19, #0x0                   	// #0
  4225b0:	b	4225ec <ferror@plt+0x1ed4c>
  4225b4:	cmp	x0, x22
  4225b8:	b.cc	4226c4 <ferror@plt+0x1ee24>  // b.lo, b.ul, b.last
  4225bc:	add	x21, x19, #0x2
  4225c0:	cmp	x22, x21
  4225c4:	b.ls	4225ac <ferror@plt+0x1ed0c>  // b.plast
  4225c8:	mov	w1, #0x2                   	// #2
  4225cc:	adrp	x23, 46a000 <_bfd_std_section+0x3120>
  4225d0:	ldr	x2, [x23, #696]
  4225d4:	mov	x0, x19
  4225d8:	blr	x2
  4225dc:	and	w2, w0, #0xffff
  4225e0:	cmp	w2, #0x5
  4225e4:	b.eq	422628 <ferror@plt+0x1ed88>  // b.none
  4225e8:	mov	w19, w2
  4225ec:	mov	w2, #0x5                   	// #5
  4225f0:	adrp	x1, 443000 <warn@@Base+0xc468>
  4225f4:	mov	x0, #0x0                   	// #0
  4225f8:	add	x1, x1, #0x1a8
  4225fc:	bl	403700 <dcgettext@plt>
  422600:	mov	w2, w19
  422604:	ldr	x1, [x26, #16]
  422608:	bl	436b98 <warn@@Base>
  42260c:	ldp	x21, x22, [sp, #32]
  422610:	mov	w0, #0x0                   	// #0
  422614:	ldp	x23, x24, [sp, #48]
  422618:	ldp	x19, x20, [sp, #16]
  42261c:	ldp	x25, x26, [sp, #64]
  422620:	ldp	x29, x30, [sp], #320
  422624:	ret
  422628:	add	x24, x19, #0x3
  42262c:	cmp	x24, x22
  422630:	b.cc	4226d8 <ferror@plt+0x1ee38>  // b.lo, b.ul, b.last
  422634:	cmp	x22, x21
  422638:	b.ls	42264c <ferror@plt+0x1edac>  // b.plast
  42263c:	sub	x1, x22, x21
  422640:	sub	w0, w1, #0x1
  422644:	cmp	w0, #0x7
  422648:	b.ls	424244 <ferror@plt+0x209a4>  // b.plast
  42264c:	add	x21, x19, #0x4
  422650:	cmp	x22, x21
  422654:	b.ls	422704 <ferror@plt+0x1ee64>  // b.plast
  422658:	mov	w1, #0x1                   	// #1
  42265c:	ldr	x2, [x23, #696]
  422660:	mov	x0, x24
  422664:	blr	x2
  422668:	ands	w24, w0, #0xff
  42266c:	b.ne	42420c <ferror@plt+0x2096c>  // b.any
  422670:	add	x19, x19, #0x8
  422674:	cmp	x19, x22
  422678:	b.cc	422710 <ferror@plt+0x1ee70>  // b.lo, b.ul, b.last
  42267c:	cmp	x22, x21
  422680:	b.ls	422728 <ferror@plt+0x1ee88>  // b.plast
  422684:	sub	x1, x22, x21
  422688:	sub	w0, w1, #0x1
  42268c:	cmp	w0, #0x7
  422690:	b.hi	422728 <ferror@plt+0x1ee88>  // b.pmore
  422694:	b	422714 <ferror@plt+0x1ee74>
  422698:	mov	w2, #0x5                   	// #5
  42269c:	adrp	x1, 43e000 <warn@@Base+0x7468>
  4226a0:	add	x1, x1, #0x308
  4226a4:	bl	403700 <dcgettext@plt>
  4226a8:	ldr	x1, [x26, #16]
  4226ac:	bl	4037a0 <printf@plt>
  4226b0:	mov	w0, #0x0                   	// #0
  4226b4:	ldp	x19, x20, [sp, #16]
  4226b8:	ldp	x25, x26, [sp, #64]
  4226bc:	ldp	x29, x30, [sp], #320
  4226c0:	ret
  4226c4:	sub	w0, w1, #0x1
  4226c8:	ldr	w1, [sp, #152]
  4226cc:	cmp	w0, #0x7
  4226d0:	b.hi	4225bc <ferror@plt+0x1ed1c>  // b.pmore
  4226d4:	b	42256c <ferror@plt+0x1eccc>
  4226d8:	ldr	x2, [x23, #696]
  4226dc:	mov	x0, x21
  4226e0:	mov	w1, #0x1                   	// #1
  4226e4:	add	x21, x19, #0x4
  4226e8:	blr	x2
  4226ec:	cmp	x22, x21
  4226f0:	b.hi	422658 <ferror@plt+0x1edb8>  // b.pmore
  4226f4:	sub	x1, x22, x24
  4226f8:	sub	w0, w1, #0x1
  4226fc:	cmp	w0, #0x7
  422700:	b.ls	42265c <ferror@plt+0x1edbc>  // b.plast
  422704:	add	x19, x19, #0x8
  422708:	cmp	x22, x19
  42270c:	b.ls	422728 <ferror@plt+0x1ee88>  // b.plast
  422710:	mov	w1, #0x4                   	// #4
  422714:	ldr	x2, [x23, #696]
  422718:	mov	x0, x21
  42271c:	blr	x2
  422720:	mov	x21, x0
  422724:	cbnz	w0, 424228 <ferror@plt+0x20988>
  422728:	ldr	x0, [sp, #176]
  42272c:	sub	x19, x19, x0
  422730:	mov	x0, x20
  422734:	bl	4219a0 <ferror@plt+0x1e100>
  422738:	cbz	w0, 424164 <ferror@plt+0x208c4>
  42273c:	adrp	x0, 467000 <_bfd_std_section+0x120>
  422740:	add	x0, x0, #0x4f8
  422744:	str	x0, [sp, #128]
  422748:	ldr	w9, [x0, #1512]
  42274c:	cbz	w9, 4240bc <ferror@plt+0x2081c>
  422750:	ldr	x0, [sp, #128]
  422754:	mov	w3, #0x1                   	// #1
  422758:	mov	w2, #0x0                   	// #0
  42275c:	mov	w8, #0x0                   	// #0
  422760:	mov	x6, #0x0                   	// #0
  422764:	mov	x4, #0x0                   	// #0
  422768:	ldr	x21, [x0, #1504]
  42276c:	mov	w20, #0x0                   	// #0
  422770:	str	wzr, [sp, #172]
  422774:	add	x5, x21, #0x30
  422778:	b	42278c <ferror@plt+0x1eeec>
  42277c:	add	w8, w8, #0x1
  422780:	add	x5, x5, #0x68
  422784:	cmp	w8, w9
  422788:	b.eq	422848 <ferror@plt+0x1efa8>  // b.none
  42278c:	ldr	w0, [x5, #24]
  422790:	cmp	w20, w0
  422794:	csel	w20, w20, w0, cs  // cs = hs, nlast
  422798:	cmp	w0, #0x0
  42279c:	csel	w1, w3, wzr, ne  // ne = any
  4227a0:	cbz	w1, 42277c <ferror@plt+0x1eedc>
  4227a4:	mov	w1, #0x0                   	// #0
  4227a8:	cbnz	w2, 4227c0 <ferror@plt+0x1ef20>
  4227ac:	ldp	x3, x2, [x5]
  4227b0:	mov	w1, #0x1                   	// #1
  4227b4:	str	w8, [sp, #172]
  4227b8:	ldr	x6, [x2]
  4227bc:	ldr	x4, [x3]
  4227c0:	mov	w3, #0x1                   	// #1
  4227c4:	cmp	w0, w1
  4227c8:	mov	w2, w3
  4227cc:	b.ls	42277c <ferror@plt+0x1eedc>  // b.plast
  4227d0:	sub	w2, w0, #0x1
  4227d4:	mov	w0, w1
  4227d8:	sub	w2, w2, w1
  4227dc:	add	x1, x0, #0x1
  4227e0:	add	x2, x2, x1
  4227e4:	lsl	x0, x0, #3
  4227e8:	mov	x1, x4
  4227ec:	lsl	x2, x2, #3
  4227f0:	ldr	x7, [x5]
  4227f4:	b	422804 <ferror@plt+0x1ef64>
  4227f8:	mov	x6, x3
  4227fc:	cmp	x2, x0
  422800:	b.eq	423ee8 <ferror@plt+0x20648>  // b.none
  422804:	mov	x4, x1
  422808:	ldr	x1, [x7, x0]
  42280c:	cmp	x1, x4
  422810:	b.cc	42282c <ferror@plt+0x1ef8c>  // b.lo, b.ul, b.last
  422814:	ldr	x3, [x5, #8]
  422818:	ldr	x3, [x3, x0]
  42281c:	add	x0, x0, #0x8
  422820:	b.ne	4227f8 <ferror@plt+0x1ef58>  // b.any
  422824:	cmp	x3, x6
  422828:	b.cs	4227f8 <ferror@plt+0x1ef58>  // b.hs, b.nlast
  42282c:	add	w8, w8, #0x1
  422830:	add	x5, x5, #0x68
  422834:	cmp	w8, w9
  422838:	mov	w3, #0x0                   	// #0
  42283c:	mov	w2, #0x1                   	// #1
  422840:	b.ne	42278c <ferror@plt+0x1eeec>  // b.any
  422844:	nop
  422848:	ldr	w0, [sp, #172]
  42284c:	mov	w22, #0x68                  	// #104
  422850:	str	w3, [sp, #224]
  422854:	umull	x22, w0, w22
  422858:	cbz	w2, 4240d0 <ferror@plt+0x20830>
  42285c:	add	x21, x21, x22
  422860:	ldr	w0, [x21, #72]
  422864:	cbz	w0, 422888 <ferror@plt+0x1efe8>
  422868:	ldr	x0, [x21, #48]
  42286c:	ldr	x0, [x0]
  422870:	cmp	x0, x19
  422874:	b.eq	422888 <ferror@plt+0x1efe8>  // b.none
  422878:	ldr	x0, [x21, #56]
  42287c:	ldr	x0, [x0]
  422880:	cmp	x0, x19
  422884:	b.ne	4241bc <ferror@plt+0x2091c>  // b.any
  422888:	ldr	w0, [sp, #224]
  42288c:	str	xzr, [sp, #208]
  422890:	cbz	w0, 4240f4 <ferror@plt+0x20854>
  422894:	add	x1, x26, #0x18
  422898:	add	x0, x26, #0x10
  42289c:	bl	40e318 <ferror@plt+0xaa78>
  4228a0:	mov	x0, x26
  4228a4:	mov	x1, #0x0                   	// #0
  4228a8:	bl	40af20 <ferror@plt+0x7680>
  4228ac:	cbnz	w0, 424108 <ferror@plt+0x20868>
  4228b0:	adrp	x1, 443000 <warn@@Base+0xc468>
  4228b4:	add	x1, x1, #0x2e8
  4228b8:	mov	w2, #0x5                   	// #5
  4228bc:	mov	x0, #0x0                   	// #0
  4228c0:	bl	403700 <dcgettext@plt>
  4228c4:	mov	w19, #0x0                   	// #0
  4228c8:	bl	4037a0 <printf@plt>
  4228cc:	ldr	x0, [sp, #128]
  4228d0:	ldr	w1, [sp, #172]
  4228d4:	ldr	w0, [x0, #1512]
  4228d8:	cmp	w1, w0
  4228dc:	b.cs	422b44 <ferror@plt+0x1f2a4>  // b.hs, b.nlast
  4228e0:	stp	x27, x28, [sp, #80]
  4228e4:	str	x26, [sp, #144]
  4228e8:	ldr	x0, [sp, #128]
  4228ec:	mov	w1, #0x68                  	// #104
  4228f0:	ldr	w2, [sp, #172]
  4228f4:	ldr	x0, [x0, #1504]
  4228f8:	umull	x1, w2, w1
  4228fc:	ldr	w2, [sp, #224]
  422900:	str	x1, [sp, #160]
  422904:	add	x0, x0, x1
  422908:	ldr	w1, [x0, #72]
  42290c:	cbz	w2, 423c2c <ferror@plt+0x2038c>
  422910:	mov	w2, #0x1                   	// #1
  422914:	str	w2, [sp, #140]
  422918:	mov	w26, #0x0                   	// #0
  42291c:	mov	w28, w26
  422920:	cbnz	w1, 422ac0 <ferror@plt+0x1f220>
  422924:	b	422b20 <ferror@plt+0x1f280>
  422928:	ldr	x1, [sp, #208]
  42292c:	ldr	w1, [x1, w28, uxtw #2]
  422930:	lsl	x2, x1, #3
  422934:	cbnz	w28, 422b90 <ferror@plt+0x1f2f0>
  422938:	ldp	x3, x5, [x0, #48]
  42293c:	lsl	x1, x1, #2
  422940:	ldr	x4, [x0, #64]
  422944:	ldr	x20, [x3, x2]
  422948:	ldr	x3, [sp, #176]
  42294c:	ldr	w1, [x4, x1]
  422950:	ldr	x21, [x5, x2]
  422954:	add	x2, x3, x20
  422958:	ldr	x0, [x0, #24]
  42295c:	str	x2, [sp, #104]
  422960:	str	x0, [sp, #120]
  422964:	cmn	x21, #0x1
  422968:	str	w1, [sp, #168]
  42296c:	b.eq	422ae4 <ferror@plt+0x1f244>  // b.none
  422970:	adds	x5, x3, x21
  422974:	str	x5, [sp, #112]
  422978:	cset	w1, ne  // ne = any
  42297c:	cmp	x2, x5
  422980:	str	w1, [sp, #136]
  422984:	cset	w0, hi  // hi = pmore
  422988:	mov	x23, x5
  42298c:	ands	w22, w1, w0
  422990:	b.eq	4229c4 <ferror@plt+0x1f124>  // b.none
  422994:	ldr	x0, [sp, #144]
  422998:	mov	x4, x2
  42299c:	ldr	w3, [sp, #172]
  4229a0:	add	x2, sp, #0x138
  4229a4:	add	x0, x0, #0x20
  4229a8:	str	x5, [sp, #312]
  4229ac:	ldr	x1, [x0, #16]
  4229b0:	bl	411c98 <ferror@plt+0xe3f8>
  4229b4:	str	w22, [sp, #136]
  4229b8:	ldr	x0, [sp, #304]
  4229bc:	cmp	x0, x23
  4229c0:	b.eq	423268 <ferror@plt+0x1f9c8>  // b.none
  4229c4:	ldr	w0, [sp, #140]
  4229c8:	eor	w19, w19, #0x1
  4229cc:	eor	w0, w0, #0x1
  4229d0:	orr	w19, w19, w0
  4229d4:	cbnz	w19, 4229ec <ferror@plt+0x1f14c>
  4229d8:	ldr	x1, [sp, #104]
  4229dc:	ldr	x0, [sp, #304]
  4229e0:	cmp	x0, x1
  4229e4:	b.cc	423194 <ferror@plt+0x1f8f4>  // b.lo, b.ul, b.last
  4229e8:	b.hi	423248 <ferror@plt+0x1f9a8>  // b.pmore
  4229ec:	ldr	x0, [sp, #104]
  4229f0:	str	x0, [sp, #304]
  4229f4:	ldr	x0, [sp, #152]
  4229f8:	cmp	x0, x20
  4229fc:	ldr	x0, [sp, #112]
  422a00:	str	x0, [sp, #312]
  422a04:	b.ls	423090 <ferror@plt+0x1f7f0>  // b.plast
  422a08:	ldr	w0, [sp, #136]
  422a0c:	cmp	w0, #0x0
  422a10:	ldr	x0, [sp, #152]
  422a14:	ccmp	x0, x21, #0x2, ne  // ne = any
  422a18:	b.ls	4231c0 <ferror@plt+0x1f920>  // b.plast
  422a1c:	ldr	x0, [sp, #256]
  422a20:	cbz	x0, 4230b4 <ferror@plt+0x1f814>
  422a24:	ldr	w0, [sp, #228]
  422a28:	cbz	w0, 422c00 <ferror@plt+0x1f360>
  422a2c:	adrp	x1, 443000 <warn@@Base+0xc468>
  422a30:	add	x1, x1, #0x5a0
  422a34:	mov	w2, #0x5                   	// #5
  422a38:	mov	x0, #0x0                   	// #0
  422a3c:	bl	403700 <dcgettext@plt>
  422a40:	bl	436b98 <warn@@Base>
  422a44:	ldp	w0, w1, [sp, #136]
  422a48:	tst	w0, w1
  422a4c:	b.eq	422af0 <ferror@plt+0x1f250>  // b.none
  422a50:	ldp	x0, x4, [sp, #304]
  422a54:	ldr	x1, [sp, #112]
  422a58:	cmp	x0, x1
  422a5c:	b.eq	423274 <ferror@plt+0x1f9d4>  // b.none
  422a60:	ldr	x0, [sp, #104]
  422a64:	cmp	x0, x4
  422a68:	b.eq	423258 <ferror@plt+0x1f9b8>  // b.none
  422a6c:	adrp	x1, 443000 <warn@@Base+0xc468>
  422a70:	add	x1, x1, #0x698
  422a74:	mov	w2, #0x5                   	// #5
  422a78:	mov	x0, #0x0                   	// #0
  422a7c:	str	wzr, [sp, #140]
  422a80:	bl	403700 <dcgettext@plt>
  422a84:	bl	436b98 <warn@@Base>
  422a88:	ldr	x1, [sp, #112]
  422a8c:	mov	w19, #0x1                   	// #1
  422a90:	ldr	x0, [sp, #304]
  422a94:	ldr	x4, [sp, #312]
  422a98:	cmp	x0, x1
  422a9c:	b.eq	42327c <ferror@plt+0x1f9dc>  // b.none
  422aa0:	ldr	x0, [sp, #128]
  422aa4:	add	w28, w28, #0x1
  422aa8:	ldr	x1, [sp, #160]
  422aac:	ldr	x0, [x0, #1504]
  422ab0:	add	x0, x0, x1
  422ab4:	ldr	w1, [x0, #72]
  422ab8:	cmp	w1, w28
  422abc:	b.ls	422b20 <ferror@plt+0x1f280>  // b.plast
  422ac0:	ldr	w1, [sp, #224]
  422ac4:	cbz	w1, 422928 <ferror@plt+0x1f088>
  422ac8:	cbnz	w28, 422bc0 <ferror@plt+0x1f320>
  422acc:	mov	x2, #0x0                   	// #0
  422ad0:	mov	x1, #0x0                   	// #0
  422ad4:	ldp	x3, x5, [x0, #48]
  422ad8:	b	422940 <ferror@plt+0x1f0a0>
  422adc:	mov	w1, #0x2                   	// #2
  422ae0:	b	4225d0 <ferror@plt+0x1ed30>
  422ae4:	str	xzr, [sp, #112]
  422ae8:	str	wzr, [sp, #136]
  422aec:	b	4229c4 <ferror@plt+0x1f124>
  422af0:	ldr	x0, [sp, #112]
  422af4:	mov	w19, #0x1                   	// #1
  422af8:	cbnz	x0, 422a88 <ferror@plt+0x1f1e8>
  422afc:	ldr	x0, [sp, #128]
  422b00:	add	w28, w28, #0x1
  422b04:	ldr	x1, [sp, #160]
  422b08:	ldr	x0, [x0, #1504]
  422b0c:	add	x0, x0, x1
  422b10:	ldr	w1, [x0, #72]
  422b14:	cmp	w1, w28
  422b18:	b.hi	422ac0 <ferror@plt+0x1f220>  // b.pmore
  422b1c:	nop
  422b20:	ldr	x0, [sp, #128]
  422b24:	ldr	w1, [sp, #172]
  422b28:	ldr	w0, [x0, #1512]
  422b2c:	add	w1, w1, #0x1
  422b30:	str	w1, [sp, #172]
  422b34:	cmp	w0, w1
  422b38:	b.hi	4228e8 <ferror@plt+0x1f048>  // b.pmore
  422b3c:	ldp	x27, x28, [sp, #80]
  422b40:	ldr	x26, [sp, #144]
  422b44:	ldr	x0, [x26, #32]
  422b48:	ldr	x1, [x26, #48]
  422b4c:	ldr	x3, [sp, #304]
  422b50:	add	x0, x0, x1
  422b54:	cmp	x0, x3
  422b58:	b.hi	424124 <ferror@plt+0x20884>  // b.pmore
  422b5c:	adrp	x0, 466000 <_sch_istable+0x1478>
  422b60:	ldr	x1, [x0, #3800]
  422b64:	mov	w0, #0xa                   	// #10
  422b68:	bl	4030b0 <putc@plt>
  422b6c:	ldr	x0, [sp, #208]
  422b70:	bl	403510 <free@plt>
  422b74:	mov	w0, #0x1                   	// #1
  422b78:	ldp	x19, x20, [sp, #16]
  422b7c:	ldp	x21, x22, [sp, #32]
  422b80:	ldp	x23, x24, [sp, #48]
  422b84:	ldp	x25, x26, [sp, #64]
  422b88:	ldp	x29, x30, [sp], #320
  422b8c:	ret
  422b90:	ldr	x4, [sp, #208]
  422b94:	sub	w3, w28, #0x1
  422b98:	ldr	w4, [x4, x3, lsl #2]
  422b9c:	ldr	x3, [x0, #48]
  422ba0:	lsl	x4, x4, #3
  422ba4:	ldr	x5, [x3, x2]
  422ba8:	ldr	x6, [x3, x4]
  422bac:	cmp	x6, x5
  422bb0:	b.eq	422be4 <ferror@plt+0x1f344>  // b.none
  422bb4:	lsl	x1, x1, #2
  422bb8:	ldr	x5, [x0, #56]
  422bbc:	b	422940 <ferror@plt+0x1f0a0>
  422bc0:	sub	w4, w28, #0x1
  422bc4:	ubfiz	x2, x28, #3, #32
  422bc8:	ldr	x3, [x0, #48]
  422bcc:	lsl	x4, x4, #3
  422bd0:	mov	w1, w28
  422bd4:	ldr	x6, [x3, x4]
  422bd8:	ldr	x5, [x3, x2]
  422bdc:	cmp	x6, x5
  422be0:	b.ne	422bb4 <ferror@plt+0x1f314>  // b.any
  422be4:	ldr	x5, [x0, #56]
  422be8:	ldr	x6, [x5, x4]
  422bec:	ldr	x4, [x5, x2]
  422bf0:	cmp	x6, x4
  422bf4:	b.eq	422aa0 <ferror@plt+0x1f200>  // b.none
  422bf8:	lsl	x1, x1, #2
  422bfc:	b	422940 <ferror@plt+0x1f0a0>
  422c00:	ldr	x0, [sp, #128]
  422c04:	ldr	w1, [sp, #172]
  422c08:	ldr	w0, [x0, #1512]
  422c0c:	cmp	w0, w1
  422c10:	b.ls	423adc <ferror@plt+0x2023c>  // b.plast
  422c14:	ldr	x0, [sp, #128]
  422c18:	ldr	x2, [sp, #160]
  422c1c:	ldr	x1, [x0, #1504]
  422c20:	add	x0, x1, x2
  422c24:	ldr	w23, [x1, x2]
  422c28:	sub	w1, w23, #0x2
  422c2c:	cmp	w1, #0x6
  422c30:	b.hi	423c08 <ferror@plt+0x20368>  // b.pmore
  422c34:	ldr	x1, [sp, #144]
  422c38:	ldr	x2, [sp, #104]
  422c3c:	ldr	x21, [x1, #32]
  422c40:	add	x19, x2, #0x1
  422c44:	ldr	x1, [x1, #48]
  422c48:	add	x21, x21, x1
  422c4c:	cmp	x19, x21
  422c50:	b.hi	424190 <ferror@plt+0x208f0>  // b.pmore
  422c54:	ldr	w1, [x0, #4]
  422c58:	mov	x22, #0xffffffffffffffff    	// #-1
  422c5c:	str	w1, [sp, #232]
  422c60:	mov	x26, x22
  422c64:	ldr	w1, [x0, #8]
  422c68:	ldr	x0, [x0, #16]
  422c6c:	str	x0, [sp, #216]
  422c70:	ldp	x24, x27, [sp, #104]
  422c74:	adrp	x0, 43d000 <warn@@Base+0x6468>
  422c78:	add	x0, x0, #0x520
  422c7c:	str	w1, [sp, #240]
  422c80:	adrp	x1, 443000 <warn@@Base+0xc468>
  422c84:	add	x1, x1, #0x590
  422c88:	str	w28, [sp, #184]
  422c8c:	mov	x28, x0
  422c90:	str	x1, [sp, #248]
  422c94:	mov	x1, x20
  422c98:	mov	x0, x28
  422c9c:	bl	4037a0 <printf@plt>
  422ca0:	cmp	x21, x19
  422ca4:	b.hi	422cf8 <ferror@plt+0x1f458>  // b.pmore
  422ca8:	cmp	x21, x24
  422cac:	b.hi	4231e4 <ferror@plt+0x1f944>  // b.pmore
  422cb0:	adrp	x1, 43d000 <warn@@Base+0x6468>
  422cb4:	add	x1, x1, #0x530
  422cb8:	mov	w2, #0x5                   	// #5
  422cbc:	ldr	w28, [sp, #184]
  422cc0:	and	x22, x22, x26
  422cc4:	mov	x0, #0x0                   	// #0
  422cc8:	bl	403700 <dcgettext@plt>
  422ccc:	bl	4037a0 <printf@plt>
  422cd0:	cmn	x22, #0x1
  422cd4:	b.eq	422cf0 <ferror@plt+0x1f450>  // b.none
  422cd8:	adrp	x1, 443000 <warn@@Base+0xc468>
  422cdc:	add	x1, x1, #0x670
  422ce0:	mov	w2, #0x5                   	// #5
  422ce4:	mov	x0, #0x0                   	// #0
  422ce8:	bl	403700 <dcgettext@plt>
  422cec:	bl	4037a0 <printf@plt>
  422cf0:	stp	x19, x27, [sp, #304]
  422cf4:	b	422a44 <ferror@plt+0x1f1a4>
  422cf8:	mov	w1, #0x1                   	// #1
  422cfc:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  422d00:	add	x25, x2, #0x2b8
  422d04:	mov	x0, x24
  422d08:	ldr	x2, [x2, #696]
  422d0c:	blr	x2
  422d10:	mov	w24, w0
  422d14:	cmp	x27, #0x0
  422d18:	ccmp	w0, #0x4, #0x0, ne  // ne = any
  422d1c:	b.ne	422f98 <ferror@plt+0x1f6f8>  // b.any
  422d20:	add	x24, sp, #0x128
  422d24:	mov	x1, x21
  422d28:	mov	x0, x27
  422d2c:	mov	w2, #0x0                   	// #0
  422d30:	mov	x3, x24
  422d34:	add	x4, sp, #0x12c
  422d38:	ldr	x25, [sp, #304]
  422d3c:	bl	40f098 <ferror@plt+0xb7f8>
  422d40:	ldr	w1, [sp, #300]
  422d44:	mov	x26, x0
  422d48:	ldr	w2, [sp, #296]
  422d4c:	sub	x25, x27, x25
  422d50:	add	x25, x25, x20
  422d54:	add	x27, x27, x2
  422d58:	tbnz	w1, #0, 423a60 <ferror@plt+0x201c0>
  422d5c:	tbnz	w1, #1, 423afc <ferror@plt+0x2025c>
  422d60:	mov	w1, w23
  422d64:	mov	x0, x26
  422d68:	bl	40f070 <ferror@plt+0xb7d0>
  422d6c:	mov	x1, x21
  422d70:	mov	x0, x27
  422d74:	add	x4, sp, #0x12c
  422d78:	mov	x3, x24
  422d7c:	mov	w2, #0x0                   	// #0
  422d80:	bl	40f098 <ferror@plt+0xb7f8>
  422d84:	ldr	w1, [sp, #300]
  422d88:	mov	x22, x0
  422d8c:	ldr	w0, [sp, #296]
  422d90:	add	x27, x27, x0
  422d94:	tbnz	w1, #0, 423a44 <ferror@plt+0x201a4>
  422d98:	tbnz	w1, #1, 423b18 <ferror@plt+0x20278>
  422d9c:	mov	w1, w23
  422da0:	mov	x0, x22
  422da4:	bl	40f070 <ferror@plt+0xb7d0>
  422da8:	mov	w2, #0x5                   	// #5
  422dac:	adrp	x1, 443000 <warn@@Base+0xc468>
  422db0:	mov	x0, #0x0                   	// #0
  422db4:	add	x1, x1, #0x4c8
  422db8:	bl	403700 <dcgettext@plt>
  422dbc:	adrp	x3, 442000 <warn@@Base+0xb468>
  422dc0:	mov	x1, x25
  422dc4:	add	x3, x3, #0x270
  422dc8:	mov	w2, #0x8                   	// #8
  422dcc:	bl	4037a0 <printf@plt>
  422dd0:	mov	x1, x21
  422dd4:	mov	x0, x19
  422dd8:	mov	w2, #0x0                   	// #0
  422ddc:	add	x4, sp, #0x12c
  422de0:	mov	x3, x24
  422de4:	bl	40f098 <ferror@plt+0xb7f8>
  422de8:	ldr	w2, [sp, #300]
  422dec:	ldr	w1, [sp, #296]
  422df0:	str	x0, [sp, #192]
  422df4:	add	x19, x19, x1
  422df8:	tbnz	w2, #0, 423b98 <ferror@plt+0x202f8>
  422dfc:	tbnz	w2, #1, 423e0c <ferror@plt+0x2056c>
  422e00:	mov	x1, x21
  422e04:	mov	x0, x19
  422e08:	mov	w2, #0x0                   	// #0
  422e0c:	add	x4, sp, #0x12c
  422e10:	mov	x3, x24
  422e14:	bl	40f098 <ferror@plt+0xb7f8>
  422e18:	ldr	w1, [sp, #300]
  422e1c:	mov	x25, x0
  422e20:	ldr	w2, [sp, #296]
  422e24:	add	x19, x19, x2
  422e28:	tbnz	w1, #0, 423b64 <ferror@plt+0x202c4>
  422e2c:	tbnz	w1, #1, 423df0 <ferror@plt+0x20550>
  422e30:	add	x0, x19, #0x2
  422e34:	cmp	x21, x0
  422e38:	b.cc	423b88 <ferror@plt+0x202e8>  // b.lo, b.ul, b.last
  422e3c:	mov	x3, x24
  422e40:	mov	x1, x21
  422e44:	mov	x0, x19
  422e48:	mov	w2, #0x0                   	// #0
  422e4c:	add	x4, sp, #0x12c
  422e50:	bl	40f098 <ferror@plt+0xb7f8>
  422e54:	ldr	w1, [sp, #300]
  422e58:	mov	x24, x0
  422e5c:	ldr	w2, [sp, #296]
  422e60:	add	x19, x19, x2
  422e64:	tbnz	w1, #0, 423ac0 <ferror@plt+0x20220>
  422e68:	tbnz	w1, #1, 423bec <ferror@plt+0x2034c>
  422e6c:	ldr	x2, [sp, #192]
  422e70:	mov	w1, w23
  422e74:	ldr	x0, [sp, #120]
  422e78:	add	x0, x2, x0
  422e7c:	bl	40bcd0 <ferror@plt+0x8430>
  422e80:	ldr	x0, [sp, #120]
  422e84:	mov	w1, w23
  422e88:	add	x0, x25, x0
  422e8c:	bl	40bcd0 <ferror@plt+0x8430>
  422e90:	adrp	x0, 466000 <_sch_istable+0x1478>
  422e94:	ldr	x1, [x0, #3800]
  422e98:	mov	w0, #0x28                  	// #40
  422e9c:	bl	4030b0 <putc@plt>
  422ea0:	ldr	w2, [sp, #232]
  422ea4:	mov	x4, x24
  422ea8:	ldr	w3, [sp, #240]
  422eac:	mov	w1, w23
  422eb0:	ldr	x6, [sp, #144]
  422eb4:	mov	x0, x19
  422eb8:	ldr	x5, [sp, #216]
  422ebc:	bl	40f728 <ferror@plt+0xbe88>
  422ec0:	mov	w2, w0
  422ec4:	adrp	x1, 466000 <_sch_istable+0x1478>
  422ec8:	mov	w0, #0x29                  	// #41
  422ecc:	str	w2, [sp, #200]
  422ed0:	ldr	x1, [x1, #3800]
  422ed4:	bl	4030b0 <putc@plt>
  422ed8:	ldr	w2, [sp, #200]
  422edc:	ldr	w0, [sp, #168]
  422ee0:	cmp	w2, #0x0
  422ee4:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  422ee8:	b.eq	423aa4 <ferror@plt+0x20204>  // b.none
  422eec:	ldr	x0, [sp, #192]
  422ef0:	cmp	x0, x25
  422ef4:	cset	w0, eq  // eq = none
  422ef8:	cmp	w0, #0x0
  422efc:	ccmp	x26, x22, #0x0, ne  // ne = any
  422f00:	b.eq	423a94 <ferror@plt+0x201f4>  // b.none
  422f04:	ldr	x1, [sp, #192]
  422f08:	cmp	x1, x25
  422f0c:	b.hi	422f1c <ferror@plt+0x1f67c>  // b.pmore
  422f10:	cmp	w0, #0x0
  422f14:	ccmp	x26, x22, #0x0, ne  // ne = any
  422f18:	b.ls	422f38 <ferror@plt+0x1f698>  // b.plast
  422f1c:	ldr	x1, [sp, #248]
  422f20:	mov	w2, #0x5                   	// #5
  422f24:	mov	x0, #0x0                   	// #0
  422f28:	bl	403700 <dcgettext@plt>
  422f2c:	adrp	x1, 466000 <_sch_istable+0x1478>
  422f30:	ldr	x1, [x1, #3800]
  422f34:	bl	402fe0 <fputs@plt>
  422f38:	adrp	x0, 466000 <_sch_istable+0x1478>
  422f3c:	mov	x22, #0xffffffffffffffff    	// #-1
  422f40:	add	x24, x19, x24
  422f44:	mov	x26, x22
  422f48:	ldr	x1, [x0, #3800]
  422f4c:	mov	w0, #0xa                   	// #10
  422f50:	bl	4030b0 <putc@plt>
  422f54:	ldr	x1, [sp, #304]
  422f58:	add	x19, x24, #0x1
  422f5c:	cmp	x21, x19
  422f60:	sub	x1, x24, x1
  422f64:	add	x1, x1, x20
  422f68:	b.cs	422c98 <ferror@plt+0x1f3f8>  // b.hs, b.nlast
  422f6c:	ldr	w28, [sp, #184]
  422f70:	and	x22, x22, x26
  422f74:	mov	x19, x24
  422f78:	mov	w2, #0x5                   	// #5
  422f7c:	adrp	x1, 443000 <warn@@Base+0xc468>
  422f80:	mov	x0, #0x0                   	// #0
  422f84:	add	x1, x1, #0x488
  422f88:	bl	403700 <dcgettext@plt>
  422f8c:	mov	x1, x20
  422f90:	bl	436b98 <warn@@Base>
  422f94:	b	422cd0 <ferror@plt+0x1f430>
  422f98:	cmp	w0, #0x6
  422f9c:	b.eq	4231f8 <ferror@plt+0x1f958>  // b.none
  422fa0:	b.ls	423060 <ferror@plt+0x1f7c0>  // b.plast
  422fa4:	cmp	w0, #0x9
  422fa8:	b.ne	42306c <ferror@plt+0x1f7cc>  // b.any
  422fac:	cbz	x27, 422fc8 <ferror@plt+0x1f728>
  422fb0:	adrp	x1, 443000 <warn@@Base+0xc468>
  422fb4:	add	x1, x1, #0x600
  422fb8:	mov	w2, #0x5                   	// #5
  422fbc:	mov	x0, #0x0                   	// #0
  422fc0:	bl	403700 <dcgettext@plt>
  422fc4:	bl	4037a0 <printf@plt>
  422fc8:	add	x24, sp, #0x128
  422fcc:	mov	x1, x21
  422fd0:	mov	x0, x19
  422fd4:	add	x4, sp, #0x12c
  422fd8:	mov	x3, x24
  422fdc:	mov	w2, #0x0                   	// #0
  422fe0:	bl	40f098 <ferror@plt+0xb7f8>
  422fe4:	mov	x26, x0
  422fe8:	ldr	w1, [sp, #300]
  422fec:	ldr	w0, [sp, #296]
  422ff0:	add	x19, x19, x0
  422ff4:	tbnz	w1, #0, 423bd0 <ferror@plt+0x20330>
  422ff8:	tbnz	w1, #1, 423e44 <ferror@plt+0x205a4>
  422ffc:	mov	w1, w23
  423000:	mov	x0, x26
  423004:	bl	40f070 <ferror@plt+0xb7d0>
  423008:	mov	x3, x24
  42300c:	mov	x1, x21
  423010:	add	x4, sp, #0x12c
  423014:	mov	x0, x19
  423018:	mov	w2, #0x0                   	// #0
  42301c:	bl	40f098 <ferror@plt+0xb7f8>
  423020:	ldr	w1, [sp, #300]
  423024:	mov	x22, x0
  423028:	ldr	w24, [sp, #296]
  42302c:	add	x24, x19, x24
  423030:	tbnz	w1, #0, 423bb4 <ferror@plt+0x20314>
  423034:	tbnz	w1, #1, 423e28 <ferror@plt+0x20588>
  423038:	mov	w1, w23
  42303c:	mov	x0, x22
  423040:	bl	40f070 <ferror@plt+0xb7d0>
  423044:	adrp	x1, 443000 <warn@@Base+0xc468>
  423048:	add	x1, x1, #0x638
  42304c:	mov	w2, #0x5                   	// #5
  423050:	mov	x0, #0x0                   	// #0
  423054:	bl	403700 <dcgettext@plt>
  423058:	bl	4037a0 <printf@plt>
  42305c:	b	422f54 <ferror@plt+0x1f6b4>
  423060:	cbz	w0, 422cb0 <ferror@plt+0x1f410>
  423064:	cmp	w0, #0x4
  423068:	b.eq	424260 <ferror@plt+0x209c0>  // b.none
  42306c:	mov	w2, #0x5                   	// #5
  423070:	ldr	w28, [sp, #184]
  423074:	adrp	x1, 443000 <warn@@Base+0xc468>
  423078:	mov	x0, #0x0                   	// #0
  42307c:	add	x1, x1, #0x648
  423080:	bl	403700 <dcgettext@plt>
  423084:	mov	w1, w24
  423088:	bl	4365c0 <error@@Base>
  42308c:	b	422a44 <ferror@plt+0x1f1a4>
  423090:	mov	w2, #0x5                   	// #5
  423094:	adrp	x1, 443000 <warn@@Base+0xc468>
  423098:	mov	x0, #0x0                   	// #0
  42309c:	add	x1, x1, #0x3a0
  4230a0:	bl	403700 <dcgettext@plt>
  4230a4:	mov	w19, #0x1                   	// #1
  4230a8:	mov	x1, x20
  4230ac:	bl	436b98 <warn@@Base>
  4230b0:	b	422aa0 <ferror@plt+0x1f200>
  4230b4:	ldr	x0, [sp, #144]
  4230b8:	ldr	x1, [sp, #128]
  4230bc:	ldr	x19, [x0, #32]
  4230c0:	ldr	x0, [x0, #48]
  4230c4:	ldr	w1, [x1, #1512]
  4230c8:	add	x19, x19, x0
  4230cc:	ldr	w0, [sp, #228]
  4230d0:	cbz	w0, 42329c <ferror@plt+0x1f9fc>
  4230d4:	ldr	w0, [sp, #172]
  4230d8:	cmp	w1, w0
  4230dc:	b.ls	423e80 <ferror@plt+0x205e0>  // b.plast
  4230e0:	ldr	x0, [sp, #128]
  4230e4:	ldr	x1, [sp, #160]
  4230e8:	ldr	x0, [x0, #1504]
  4230ec:	add	x2, x0, x1
  4230f0:	ldr	w26, [x0, x1]
  4230f4:	sub	w0, w26, #0x2
  4230f8:	cmp	w0, #0x6
  4230fc:	b.hi	423ec4 <ferror@plt+0x20624>  // b.pmore
  423100:	ldp	x21, x24, [sp, #104]
  423104:	adrp	x0, 43d000 <warn@@Base+0x6468>
  423108:	adrp	x1, 443000 <warn@@Base+0xc468>
  42310c:	add	x25, x0, #0x520
  423110:	add	x0, x1, #0x4c8
  423114:	str	x0, [sp, #216]
  423118:	ldr	w0, [x2, #4]
  42311c:	mov	w22, w26
  423120:	str	w0, [sp, #184]
  423124:	ldr	w0, [x2, #8]
  423128:	mov	x1, x21
  42312c:	str	w0, [sp, #192]
  423130:	ldr	x0, [x2, #16]
  423134:	str	x0, [sp, #120]
  423138:	str	w28, [sp, #232]
  42313c:	sub	x1, x21, x1
  423140:	mov	x0, x25
  423144:	add	x1, x1, x20
  423148:	bl	4037a0 <printf@plt>
  42314c:	cmp	x21, x19
  423150:	b.cs	424094 <ferror@plt+0x207f4>  // b.hs, b.nlast
  423154:	add	x26, x21, #0x1
  423158:	cmp	x26, x19
  42315c:	b.cc	423760 <ferror@plt+0x1fec0>  // b.lo, b.ul, b.last
  423160:	sub	x1, x19, x21
  423164:	sub	w0, w1, #0x1
  423168:	cmp	w0, #0x7
  42316c:	b.ls	423764 <ferror@plt+0x1fec4>  // b.plast
  423170:	adrp	x1, 43d000 <warn@@Base+0x6468>
  423174:	add	x1, x1, #0x530
  423178:	mov	w2, #0x5                   	// #5
  42317c:	ldr	w28, [sp, #232]
  423180:	mov	x0, #0x0                   	// #0
  423184:	stp	x26, x24, [sp, #304]
  423188:	bl	403700 <dcgettext@plt>
  42318c:	bl	4037a0 <printf@plt>
  423190:	b	422a44 <ferror@plt+0x1f1a4>
  423194:	adrp	x1, 443000 <warn@@Base+0xc468>
  423198:	add	x1, x1, #0x328
  42319c:	mov	w2, #0x5                   	// #5
  4231a0:	mov	x0, #0x0                   	// #0
  4231a4:	bl	403700 <dcgettext@plt>
  4231a8:	ldr	x3, [sp, #176]
  4231ac:	mov	x2, x20
  4231b0:	ldr	x1, [sp, #304]
  4231b4:	sub	x1, x1, x3
  4231b8:	bl	436b98 <warn@@Base>
  4231bc:	b	4229ec <ferror@plt+0x1f14c>
  4231c0:	mov	w2, #0x5                   	// #5
  4231c4:	adrp	x1, 443000 <warn@@Base+0xc468>
  4231c8:	mov	x0, #0x0                   	// #0
  4231cc:	add	x1, x1, #0x3d8
  4231d0:	bl	403700 <dcgettext@plt>
  4231d4:	mov	w19, #0x1                   	// #1
  4231d8:	mov	x1, x21
  4231dc:	bl	436b98 <warn@@Base>
  4231e0:	b	422aa0 <ferror@plt+0x1f200>
  4231e4:	sub	x1, x21, x24
  4231e8:	sub	w0, w1, #0x1
  4231ec:	cmp	w0, #0x7
  4231f0:	b.ls	422cfc <ferror@plt+0x1f45c>  // b.plast
  4231f4:	b	422cb0 <ferror@plt+0x1f410>
  4231f8:	add	x24, x19, w23, uxtw
  4231fc:	cmp	x21, x24
  423200:	b.hi	423a7c <ferror@plt+0x201dc>  // b.pmore
  423204:	str	xzr, [sp, #120]
  423208:	cmp	x21, x19
  42320c:	b.ls	423220 <ferror@plt+0x1f980>  // b.plast
  423210:	sub	x1, x21, x19
  423214:	sub	w0, w1, #0x1
  423218:	cmp	w0, #0x7
  42321c:	b.ls	423a80 <ferror@plt+0x201e0>  // b.plast
  423220:	ldr	x0, [sp, #120]
  423224:	mov	w1, w23
  423228:	bl	40bcd0 <ferror@plt+0x8430>
  42322c:	adrp	x1, 43f000 <warn@@Base+0x8468>
  423230:	add	x1, x1, #0x660
  423234:	mov	w2, #0x5                   	// #5
  423238:	mov	x0, #0x0                   	// #0
  42323c:	bl	403700 <dcgettext@plt>
  423240:	bl	4037a0 <printf@plt>
  423244:	b	422f54 <ferror@plt+0x1f6b4>
  423248:	adrp	x1, 443000 <warn@@Base+0xc468>
  42324c:	mov	w2, #0x5                   	// #5
  423250:	add	x1, x1, #0x360
  423254:	b	4231a0 <ferror@plt+0x1f900>
  423258:	mov	w0, #0x1                   	// #1
  42325c:	mov	w19, w0
  423260:	str	w0, [sp, #140]
  423264:	b	422aa0 <ferror@plt+0x1f200>
  423268:	ldr	x0, [sp, #312]
  42326c:	str	x0, [sp, #304]
  423270:	b	4229c4 <ferror@plt+0x1f124>
  423274:	mov	w0, #0x1                   	// #1
  423278:	str	w0, [sp, #140]
  42327c:	ldr	x0, [sp, #144]
  423280:	add	x2, sp, #0x130
  423284:	ldr	w3, [sp, #172]
  423288:	mov	w19, #0x1                   	// #1
  42328c:	add	x0, x0, #0x20
  423290:	ldr	x1, [x0, #16]
  423294:	bl	411c98 <ferror@plt+0xe3f8>
  423298:	b	422aa0 <ferror@plt+0x1f200>
  42329c:	ldr	w0, [sp, #172]
  4232a0:	cmp	w1, w0
  4232a4:	b.ls	423e60 <ferror@plt+0x205c0>  // b.plast
  4232a8:	ldr	x0, [sp, #128]
  4232ac:	ldr	x1, [sp, #160]
  4232b0:	ldr	x0, [x0, #1504]
  4232b4:	add	x2, x0, x1
  4232b8:	ldr	w25, [x0, x1]
  4232bc:	sub	w0, w25, #0x2
  4232c0:	cmp	w0, #0x6
  4232c4:	b.hi	423ea0 <ferror@plt+0x20600>  // b.pmore
  4232c8:	ldr	x1, [sp, #104]
  4232cc:	lsl	w0, w25, #1
  4232d0:	str	x0, [sp, #232]
  4232d4:	add	x0, x1, x0
  4232d8:	cmp	x19, x0
  4232dc:	b.cc	424204 <ferror@plt+0x20964>  // b.lo, b.ul, b.last
  4232e0:	ldr	w0, [x2, #4]
  4232e4:	lsl	w1, w25, #3
  4232e8:	str	w0, [sp, #248]
  4232ec:	sub	w1, w1, #0x1
  4232f0:	ldr	w0, [x2, #8]
  4232f4:	mov	x3, #0xfffffffffffffffe    	// #-2
  4232f8:	ldp	x21, x23, [sp, #104]
  4232fc:	str	w0, [sp, #280]
  423300:	adrp	x0, 43d000 <warn@@Base+0x6468>
  423304:	add	x0, x0, #0x520
  423308:	lsl	x1, x3, x1
  42330c:	str	x0, [sp, #216]
  423310:	mvn	x0, x1
  423314:	mov	x27, x20
  423318:	str	x0, [sp, #192]
  42331c:	adrp	x0, 443000 <warn@@Base+0xc468>
  423320:	add	x0, x0, #0x580
  423324:	adrp	x1, 443000 <warn@@Base+0xc468>
  423328:	ldr	x2, [x2, #16]
  42332c:	add	x1, x1, #0x590
  423330:	str	x20, [sp, #184]
  423334:	str	x2, [sp, #240]
  423338:	str	x1, [sp, #264]
  42333c:	str	x0, [sp, #272]
  423340:	mov	w0, w25
  423344:	str	x0, [sp, #200]
  423348:	str	w28, [sp, #284]
  42334c:	nop
  423350:	ldr	x0, [sp, #216]
  423354:	mov	x1, x27
  423358:	bl	4037a0 <printf@plt>
  42335c:	ldr	x0, [sp, #200]
  423360:	add	x22, x21, x0
  423364:	cmp	x22, x19
  423368:	add	x26, x22, x0
  42336c:	b.cc	423604 <ferror@plt+0x1fd64>  // b.lo, b.ul, b.last
  423370:	cmp	x19, x21
  423374:	b.ls	423388 <ferror@plt+0x1fae8>  // b.plast
  423378:	sub	x1, x19, x21
  42337c:	sub	w0, w1, #0x1
  423380:	cmp	w0, #0x7
  423384:	b.ls	424268 <ferror@plt+0x209c8>  // b.plast
  423388:	cmp	x26, x19
  42338c:	b.cs	42371c <ferror@plt+0x1fe7c>  // b.hs, b.nlast
  423390:	adrp	x21, 46a000 <_bfd_std_section+0x3120>
  423394:	add	x21, x21, #0x2b8
  423398:	mov	x20, #0x0                   	// #0
  42339c:	mov	w1, w25
  4233a0:	ldr	x2, [x21]
  4233a4:	mov	x0, x22
  4233a8:	blr	x2
  4233ac:	mov	x22, x0
  4233b0:	orr	x0, x20, x0
  4233b4:	cbz	x0, 423648 <ferror@plt+0x1fda8>
  4233b8:	ldr	x0, [sp, #192]
  4233bc:	bics	xzr, x0, x20
  4233c0:	b.eq	4235c0 <ferror@plt+0x1fd20>  // b.none
  4233c4:	cbz	x23, 4236cc <ferror@plt+0x1fe2c>
  4233c8:	ldr	x21, [sp, #304]
  4233cc:	add	x24, sp, #0x128
  4233d0:	ldr	x0, [sp, #184]
  4233d4:	sub	x21, x23, x21
  4233d8:	mov	x1, x19
  4233dc:	mov	w2, #0x0                   	// #0
  4233e0:	mov	x3, x24
  4233e4:	add	x4, sp, #0x12c
  4233e8:	add	x21, x21, x0
  4233ec:	mov	x0, x23
  4233f0:	bl	40f098 <ferror@plt+0xb7f8>
  4233f4:	mov	x27, x0
  4233f8:	ldr	w1, [sp, #300]
  4233fc:	ldr	w2, [sp, #296]
  423400:	add	x23, x23, x2
  423404:	tbnz	w1, #0, 423728 <ferror@plt+0x1fe88>
  423408:	tbnz	w1, #1, 423a0c <ferror@plt+0x2016c>
  42340c:	mov	w1, w25
  423410:	mov	x0, x27
  423414:	bl	40f070 <ferror@plt+0xb7d0>
  423418:	mov	x3, x24
  42341c:	mov	x1, x19
  423420:	mov	x0, x23
  423424:	add	x4, sp, #0x12c
  423428:	mov	w2, #0x0                   	// #0
  42342c:	bl	40f098 <ferror@plt+0xb7f8>
  423430:	ldr	w1, [sp, #300]
  423434:	mov	x24, x0
  423438:	ldr	w0, [sp, #296]
  42343c:	add	x23, x23, x0
  423440:	tbnz	w1, #0, 423744 <ferror@plt+0x1fea4>
  423444:	tbnz	w1, #1, 423a28 <ferror@plt+0x20188>
  423448:	mov	w1, w25
  42344c:	mov	x0, x24
  423450:	bl	40f070 <ferror@plt+0xb7d0>
  423454:	add	x28, x26, #0x2
  423458:	mov	w2, #0x5                   	// #5
  42345c:	adrp	x1, 443000 <warn@@Base+0xc468>
  423460:	mov	x0, #0x0                   	// #0
  423464:	add	x1, x1, #0x4c8
  423468:	bl	403700 <dcgettext@plt>
  42346c:	mov	x1, x21
  423470:	adrp	x3, 442000 <warn@@Base+0xb468>
  423474:	mov	w2, #0x8                   	// #8
  423478:	add	x3, x3, #0x270
  42347c:	bl	4037a0 <printf@plt>
  423480:	cmp	x28, x19
  423484:	b.hi	4236e0 <ferror@plt+0x1fe40>  // b.pmore
  423488:	b.ne	423694 <ferror@plt+0x1fdf4>  // b.any
  42348c:	cmp	x26, x19
  423490:	b.cs	4234a4 <ferror@plt+0x1fc04>  // b.hs, b.nlast
  423494:	sub	x1, x19, x26
  423498:	sub	w0, w1, #0x1
  42349c:	cmp	w0, #0x7
  4234a0:	b.ls	423698 <ferror@plt+0x1fdf8>  // b.plast
  4234a4:	mov	x21, x19
  4234a8:	mov	x26, #0x0                   	// #0
  4234ac:	ldr	x0, [sp, #120]
  4234b0:	mov	w1, w25
  4234b4:	add	x0, x20, x0
  4234b8:	bl	40bcd0 <ferror@plt+0x8430>
  4234bc:	ldr	x0, [sp, #120]
  4234c0:	mov	w1, w25
  4234c4:	add	x0, x22, x0
  4234c8:	bl	40bcd0 <ferror@plt+0x8430>
  4234cc:	adrp	x0, 466000 <_sch_istable+0x1478>
  4234d0:	ldr	x1, [x0, #3800]
  4234d4:	mov	w0, #0x28                  	// #40
  4234d8:	bl	4030b0 <putc@plt>
  4234dc:	ldr	w2, [sp, #248]
  4234e0:	mov	x4, x26
  4234e4:	ldr	w3, [sp, #280]
  4234e8:	mov	w1, w25
  4234ec:	ldr	x6, [sp, #144]
  4234f0:	mov	x0, x28
  4234f4:	ldr	x5, [sp, #240]
  4234f8:	bl	40f728 <ferror@plt+0xbe88>
  4234fc:	mov	w26, w0
  423500:	adrp	x1, 466000 <_sch_istable+0x1478>
  423504:	mov	w0, #0x29                  	// #41
  423508:	ldr	x1, [x1, #3800]
  42350c:	bl	4030b0 <putc@plt>
  423510:	ldr	w0, [sp, #168]
  423514:	cmp	w26, #0x0
  423518:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  42351c:	b.eq	423700 <ferror@plt+0x1fe60>  // b.none
  423520:	cmp	x20, x22
  423524:	cset	w0, eq  // eq = none
  423528:	cmp	w0, #0x0
  42352c:	ccmp	x27, x24, #0x0, ne  // ne = any
  423530:	b.eq	4236f4 <ferror@plt+0x1fe54>  // b.none
  423534:	cmp	x20, x22
  423538:	b.hi	423548 <ferror@plt+0x1fca8>  // b.pmore
  42353c:	cmp	w0, #0x0
  423540:	ccmp	x27, x24, #0x0, ne  // ne = any
  423544:	b.ls	423564 <ferror@plt+0x1fcc4>  // b.plast
  423548:	ldr	x1, [sp, #264]
  42354c:	mov	w2, #0x5                   	// #5
  423550:	mov	x0, #0x0                   	// #0
  423554:	bl	403700 <dcgettext@plt>
  423558:	adrp	x1, 466000 <_sch_istable+0x1478>
  42355c:	ldr	x1, [x1, #3800]
  423560:	bl	402fe0 <fputs@plt>
  423564:	adrp	x0, 466000 <_sch_istable+0x1478>
  423568:	ldr	x1, [x0, #3800]
  42356c:	mov	w0, #0xa                   	// #10
  423570:	bl	4030b0 <putc@plt>
  423574:	ldr	x0, [sp, #232]
  423578:	ldr	x27, [sp, #304]
  42357c:	add	x0, x21, x0
  423580:	cmp	x19, x0
  423584:	ldr	x0, [sp, #184]
  423588:	sub	x27, x21, x27
  42358c:	add	x27, x27, x0
  423590:	b.cs	423350 <ferror@plt+0x1fab0>  // b.hs, b.nlast
  423594:	ldr	w28, [sp, #284]
  423598:	mov	x20, x0
  42359c:	mov	w2, #0x5                   	// #5
  4235a0:	adrp	x1, 443000 <warn@@Base+0xc468>
  4235a4:	mov	x0, #0x0                   	// #0
  4235a8:	add	x1, x1, #0x488
  4235ac:	bl	403700 <dcgettext@plt>
  4235b0:	mov	x1, x20
  4235b4:	bl	436b98 <warn@@Base>
  4235b8:	stp	x21, x23, [sp, #304]
  4235bc:	b	422a44 <ferror@plt+0x1f1a4>
  4235c0:	bics	xzr, x0, x22
  4235c4:	b.eq	4233c4 <ferror@plt+0x1fb24>  // b.none
  4235c8:	mov	x0, x20
  4235cc:	mov	w1, w25
  4235d0:	bl	40bcd0 <ferror@plt+0x8430>
  4235d4:	mov	x21, x26
  4235d8:	mov	w1, w25
  4235dc:	mov	x0, x22
  4235e0:	bl	40bcd0 <ferror@plt+0x8430>
  4235e4:	str	x22, [sp, #120]
  4235e8:	adrp	x1, 43f000 <warn@@Base+0x8468>
  4235ec:	add	x1, x1, #0x660
  4235f0:	mov	w2, #0x5                   	// #5
  4235f4:	mov	x0, #0x0                   	// #0
  4235f8:	bl	403700 <dcgettext@plt>
  4235fc:	bl	4037a0 <printf@plt>
  423600:	b	423574 <ferror@plt+0x1fcd4>
  423604:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  423608:	mov	x0, x21
  42360c:	add	x21, x2, #0x2b8
  423610:	mov	w1, w25
  423614:	ldr	x2, [x2, #696]
  423618:	blr	x2
  42361c:	mov	x20, x0
  423620:	cmp	x26, x19
  423624:	b.cc	42339c <ferror@plt+0x1fafc>  // b.lo, b.ul, b.last
  423628:	sub	x1, x19, x22
  42362c:	sub	w0, w1, #0x1
  423630:	cmp	w0, #0x7
  423634:	b.ls	4233a0 <ferror@plt+0x1fb00>  // b.plast
  423638:	mov	x0, x20
  42363c:	mov	x22, #0x0                   	// #0
  423640:	cbnz	x0, 4233b8 <ferror@plt+0x1fb18>
  423644:	nop
  423648:	ldr	x0, [sp, #144]
  42364c:	mov	x1, x27
  423650:	bl	40af20 <ferror@plt+0x7680>
  423654:	cbnz	w0, 4233b8 <ferror@plt+0x1fb18>
  423658:	ldr	x0, [sp, #200]
  42365c:	add	x1, x0, x27
  423660:	ldr	x0, [sp, #144]
  423664:	bl	40af20 <ferror@plt+0x7680>
  423668:	cbnz	w0, 4233b8 <ferror@plt+0x1fb18>
  42366c:	adrp	x1, 43d000 <warn@@Base+0x6468>
  423670:	add	x1, x1, #0x530
  423674:	mov	w2, #0x5                   	// #5
  423678:	ldr	w28, [sp, #284]
  42367c:	mov	x21, x26
  423680:	mov	x0, #0x0                   	// #0
  423684:	bl	403700 <dcgettext@plt>
  423688:	bl	4037a0 <printf@plt>
  42368c:	stp	x21, x23, [sp, #304]
  423690:	b	422a44 <ferror@plt+0x1f1a4>
  423694:	mov	w1, #0x2                   	// #2
  423698:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  42369c:	mov	x0, x26
  4236a0:	ldr	x2, [x2, #696]
  4236a4:	blr	x2
  4236a8:	add	x21, x28, w0, uxth
  4236ac:	and	x26, x0, #0xffff
  4236b0:	cmp	x21, x19
  4236b4:	b.ls	4234ac <ferror@plt+0x1fc0c>  // b.plast
  4236b8:	mov	x21, x28
  4236bc:	mov	w2, #0x5                   	// #5
  4236c0:	ldr	w28, [sp, #284]
  4236c4:	ldr	x20, [sp, #184]
  4236c8:	b	4235a0 <ferror@plt+0x1fd00>
  4236cc:	add	x28, x26, #0x2
  4236d0:	mov	x24, #0xffffffffffffffff    	// #-1
  4236d4:	cmp	x28, x19
  4236d8:	mov	x27, x24
  4236dc:	b.ls	423488 <ferror@plt+0x1fbe8>  // b.plast
  4236e0:	ldr	w28, [sp, #284]
  4236e4:	mov	x21, x26
  4236e8:	mov	w2, #0x5                   	// #5
  4236ec:	ldr	x20, [sp, #184]
  4236f0:	b	4235a0 <ferror@plt+0x1fd00>
  4236f4:	mov	w2, #0x5                   	// #5
  4236f8:	ldr	x1, [sp, #272]
  4236fc:	b	423550 <ferror@plt+0x1fcb0>
  423700:	adrp	x1, 440000 <warn@@Base+0x9468>
  423704:	add	x1, x1, #0x4f0
  423708:	mov	w2, #0x5                   	// #5
  42370c:	mov	x0, #0x0                   	// #0
  423710:	bl	403700 <dcgettext@plt>
  423714:	bl	4037a0 <printf@plt>
  423718:	b	423520 <ferror@plt+0x1fc80>
  42371c:	mov	x20, #0x0                   	// #0
  423720:	mov	x22, #0x0                   	// #0
  423724:	b	423648 <ferror@plt+0x1fda8>
  423728:	adrp	x1, 43e000 <warn@@Base+0x7468>
  42372c:	add	x1, x1, #0xca0
  423730:	mov	w2, #0x5                   	// #5
  423734:	mov	x0, #0x0                   	// #0
  423738:	bl	403700 <dcgettext@plt>
  42373c:	bl	4365c0 <error@@Base>
  423740:	b	42340c <ferror@plt+0x1fb6c>
  423744:	adrp	x1, 43e000 <warn@@Base+0x7468>
  423748:	add	x1, x1, #0xca0
  42374c:	mov	w2, #0x5                   	// #5
  423750:	mov	x0, #0x0                   	// #0
  423754:	bl	403700 <dcgettext@plt>
  423758:	bl	4365c0 <error@@Base>
  42375c:	b	423448 <ferror@plt+0x1fba8>
  423760:	ldr	w1, [sp, #228]
  423764:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  423768:	add	x27, x2, #0x2b8
  42376c:	mov	x0, x21
  423770:	ldr	x2, [x2, #696]
  423774:	blr	x2
  423778:	str	w0, [sp, #200]
  42377c:	mov	x28, x0
  423780:	cbz	x24, 423838 <ferror@plt+0x1ff98>
  423784:	sub	w0, w0, #0x2
  423788:	cmp	w0, #0x2
  42378c:	b.hi	423838 <ferror@plt+0x1ff98>  // b.pmore
  423790:	add	x3, sp, #0x128
  423794:	mov	x1, x19
  423798:	mov	x0, x24
  42379c:	add	x4, sp, #0x12c
  4237a0:	mov	w2, #0x0                   	// #0
  4237a4:	ldr	x23, [sp, #304]
  4237a8:	bl	40f098 <ferror@plt+0xb7f8>
  4237ac:	ldr	w1, [sp, #300]
  4237b0:	mov	x3, x0
  4237b4:	ldr	w0, [sp, #296]
  4237b8:	sub	x23, x24, x23
  4237bc:	add	x23, x23, x20
  4237c0:	add	x24, x24, x0
  4237c4:	tbnz	w1, #0, 423f84 <ferror@plt+0x206e4>
  4237c8:	tbnz	w1, #1, 424048 <ferror@plt+0x207a8>
  4237cc:	mov	x0, x3
  4237d0:	mov	w1, #0x8                   	// #8
  4237d4:	bl	40f070 <ferror@plt+0xb7d0>
  4237d8:	add	x3, sp, #0x128
  4237dc:	mov	x1, x19
  4237e0:	mov	x0, x24
  4237e4:	add	x4, sp, #0x12c
  4237e8:	mov	w2, #0x0                   	// #0
  4237ec:	bl	40f098 <ferror@plt+0xb7f8>
  4237f0:	ldr	w1, [sp, #300]
  4237f4:	mov	x3, x0
  4237f8:	ldr	w0, [sp, #296]
  4237fc:	add	x24, x24, x0
  423800:	tbnz	w1, #0, 423f60 <ferror@plt+0x206c0>
  423804:	tbnz	w1, #1, 424038 <ferror@plt+0x20798>
  423808:	mov	x0, x3
  42380c:	mov	w1, #0x8                   	// #8
  423810:	bl	40f070 <ferror@plt+0xb7d0>
  423814:	ldr	x1, [sp, #216]
  423818:	mov	w2, #0x5                   	// #5
  42381c:	mov	x0, #0x0                   	// #0
  423820:	bl	403700 <dcgettext@plt>
  423824:	adrp	x3, 442000 <warn@@Base+0xb468>
  423828:	mov	x1, x23
  42382c:	add	x3, x3, #0x270
  423830:	mov	w2, #0x8                   	// #8
  423834:	bl	4037a0 <printf@plt>
  423838:	cmp	w28, #0x2
  42383c:	b.eq	423d18 <ferror@plt+0x20478>  // b.none
  423840:	b.le	423960 <ferror@plt+0x200c0>
  423844:	cmp	w28, #0x3
  423848:	b.eq	423c84 <ferror@plt+0x203e4>  // b.none
  42384c:	cmp	w28, #0x4
  423850:	b.ne	4242c8 <ferror@plt+0x20a28>  // b.any
  423854:	add	x2, x21, #0x5
  423858:	str	x2, [sp, #240]
  42385c:	cmp	x2, x19
  423860:	b.cc	423ef8 <ferror@plt+0x20658>  // b.lo, b.ul, b.last
  423864:	cmp	x26, x19
  423868:	b.cs	42387c <ferror@plt+0x1ffdc>  // b.hs, b.nlast
  42386c:	sub	x1, x19, x26
  423870:	sub	w0, w1, #0x1
  423874:	cmp	w0, #0x7
  423878:	b.ls	424294 <ferror@plt+0x209f4>  // b.plast
  42387c:	adrp	x23, 443000 <warn@@Base+0xc468>
  423880:	add	x23, x23, #0x510
  423884:	mov	w1, #0x0                   	// #0
  423888:	add	x21, x21, #0x9
  42388c:	mov	x0, x23
  423890:	bl	4037a0 <printf@plt>
  423894:	cmp	x21, x19
  423898:	mov	w1, #0x0                   	// #0
  42389c:	b.cc	423944 <ferror@plt+0x200a4>  // b.lo, b.ul, b.last
  4238a0:	mov	x0, x23
  4238a4:	bl	4037a0 <printf@plt>
  4238a8:	add	x23, x21, #0x2
  4238ac:	cmp	x23, x19
  4238b0:	b.hi	424094 <ferror@plt+0x207f4>  // b.pmore
  4238b4:	b.ne	423b34 <ferror@plt+0x20294>  // b.any
  4238b8:	cmp	x21, x19
  4238bc:	b.cs	4238d0 <ferror@plt+0x20030>  // b.hs, b.nlast
  4238c0:	sub	x1, x19, x21
  4238c4:	sub	w0, w1, #0x1
  4238c8:	cmp	w0, #0x7
  4238cc:	b.ls	423b38 <ferror@plt+0x20298>  // b.plast
  4238d0:	mov	x21, x19
  4238d4:	mov	x26, #0x0                   	// #0
  4238d8:	adrp	x0, 466000 <_sch_istable+0x1478>
  4238dc:	ldr	x1, [x0, #3800]
  4238e0:	mov	w0, #0x28                  	// #40
  4238e4:	bl	4030b0 <putc@plt>
  4238e8:	ldr	w2, [sp, #184]
  4238ec:	mov	x4, x26
  4238f0:	ldr	w3, [sp, #192]
  4238f4:	mov	w1, w22
  4238f8:	ldr	x5, [sp, #120]
  4238fc:	mov	x0, x23
  423900:	ldr	x6, [sp, #144]
  423904:	bl	40f728 <ferror@plt+0xbe88>
  423908:	mov	w23, w0
  42390c:	adrp	x1, 466000 <_sch_istable+0x1478>
  423910:	mov	w0, #0x29                  	// #41
  423914:	ldr	x1, [x1, #3800]
  423918:	bl	4030b0 <putc@plt>
  42391c:	ldr	w0, [sp, #168]
  423920:	cmp	w23, #0x0
  423924:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  423928:	b.eq	423dd4 <ferror@plt+0x20534>  // b.none
  42392c:	adrp	x0, 466000 <_sch_istable+0x1478>
  423930:	ldr	x1, [x0, #3800]
  423934:	mov	w0, #0xa                   	// #10
  423938:	bl	4030b0 <putc@plt>
  42393c:	ldr	x1, [sp, #304]
  423940:	b	42313c <ferror@plt+0x1f89c>
  423944:	ldr	x2, [sp, #240]
  423948:	mov	x0, x2
  42394c:	ldr	w1, [sp, #200]
  423950:	ldr	x3, [x27]
  423954:	blr	x3
  423958:	mov	w1, w0
  42395c:	b	4238a0 <ferror@plt+0x20000>
  423960:	cbz	w28, 423170 <ferror@plt+0x1f8d0>
  423964:	cmp	w28, #0x1
  423968:	b.ne	4242c8 <ferror@plt+0x20a28>  // b.any
  42396c:	add	x4, sp, #0x12c
  423970:	add	x3, sp, #0x128
  423974:	mov	x1, x19
  423978:	mov	x0, x26
  42397c:	mov	w2, #0x0                   	// #0
  423980:	bl	40f098 <ferror@plt+0xb7f8>
  423984:	ldr	w21, [sp, #296]
  423988:	mov	x23, x0
  42398c:	tst	x0, #0xffffffff00000000
  423990:	ldr	w0, [sp, #300]
  423994:	add	x21, x26, x21
  423998:	b.eq	423fcc <ferror@plt+0x2072c>  // b.none
  42399c:	orr	w1, w0, #0x2
  4239a0:	str	w1, [sp, #300]
  4239a4:	tbz	w0, #0, 423fd4 <ferror@plt+0x20734>
  4239a8:	adrp	x1, 43e000 <warn@@Base+0x7468>
  4239ac:	add	x1, x1, #0xca0
  4239b0:	mov	w2, #0x5                   	// #5
  4239b4:	mov	x0, #0x0                   	// #0
  4239b8:	bl	403700 <dcgettext@plt>
  4239bc:	bl	4365c0 <error@@Base>
  4239c0:	mov	w0, w23
  4239c4:	bl	40e2c8 <ferror@plt+0xaa28>
  4239c8:	cmp	x24, #0x0
  4239cc:	mov	w0, #0x9                   	// #9
  4239d0:	mov	w1, #0x15                  	// #21
  4239d4:	adrp	x2, 442000 <warn@@Base+0xb468>
  4239d8:	csel	w1, w1, w0, ne  // ne = any
  4239dc:	add	x2, x2, #0x270
  4239e0:	adrp	x0, 443000 <warn@@Base+0xc468>
  4239e4:	add	x0, x0, #0x4e8
  4239e8:	bl	4037a0 <printf@plt>
  4239ec:	adrp	x1, 443000 <warn@@Base+0xc468>
  4239f0:	add	x1, x1, #0x4f0
  4239f4:	mov	w2, #0x5                   	// #5
  4239f8:	mov	x0, #0x0                   	// #0
  4239fc:	bl	403700 <dcgettext@plt>
  423a00:	bl	4037a0 <printf@plt>
  423a04:	ldr	x1, [sp, #304]
  423a08:	b	42313c <ferror@plt+0x1f89c>
  423a0c:	adrp	x1, 43e000 <warn@@Base+0x7468>
  423a10:	add	x1, x1, #0xcb8
  423a14:	mov	w2, #0x5                   	// #5
  423a18:	mov	x0, #0x0                   	// #0
  423a1c:	bl	403700 <dcgettext@plt>
  423a20:	bl	4365c0 <error@@Base>
  423a24:	b	42340c <ferror@plt+0x1fb6c>
  423a28:	adrp	x1, 43e000 <warn@@Base+0x7468>
  423a2c:	add	x1, x1, #0xcb8
  423a30:	mov	w2, #0x5                   	// #5
  423a34:	mov	x0, #0x0                   	// #0
  423a38:	bl	403700 <dcgettext@plt>
  423a3c:	bl	4365c0 <error@@Base>
  423a40:	b	423448 <ferror@plt+0x1fba8>
  423a44:	adrp	x1, 43e000 <warn@@Base+0x7468>
  423a48:	add	x1, x1, #0xca0
  423a4c:	mov	w2, #0x5                   	// #5
  423a50:	mov	x0, #0x0                   	// #0
  423a54:	bl	403700 <dcgettext@plt>
  423a58:	bl	4365c0 <error@@Base>
  423a5c:	b	422d9c <ferror@plt+0x1f4fc>
  423a60:	adrp	x1, 43e000 <warn@@Base+0x7468>
  423a64:	add	x1, x1, #0xca0
  423a68:	mov	w2, #0x5                   	// #5
  423a6c:	mov	x0, #0x0                   	// #0
  423a70:	bl	403700 <dcgettext@plt>
  423a74:	bl	4365c0 <error@@Base>
  423a78:	b	422d60 <ferror@plt+0x1f4c0>
  423a7c:	mov	w1, w23
  423a80:	ldr	x2, [x25]
  423a84:	mov	x0, x19
  423a88:	blr	x2
  423a8c:	str	x0, [sp, #120]
  423a90:	b	423220 <ferror@plt+0x1f980>
  423a94:	adrp	x1, 443000 <warn@@Base+0xc468>
  423a98:	mov	w2, #0x5                   	// #5
  423a9c:	add	x1, x1, #0x580
  423aa0:	b	422f24 <ferror@plt+0x1f684>
  423aa4:	adrp	x1, 440000 <warn@@Base+0x9468>
  423aa8:	add	x1, x1, #0x4f0
  423aac:	mov	w2, #0x5                   	// #5
  423ab0:	mov	x0, #0x0                   	// #0
  423ab4:	bl	403700 <dcgettext@plt>
  423ab8:	bl	4037a0 <printf@plt>
  423abc:	b	422eec <ferror@plt+0x1f64c>
  423ac0:	adrp	x1, 43e000 <warn@@Base+0x7468>
  423ac4:	add	x1, x1, #0xca0
  423ac8:	mov	w2, #0x5                   	// #5
  423acc:	mov	x0, #0x0                   	// #0
  423ad0:	bl	403700 <dcgettext@plt>
  423ad4:	bl	4365c0 <error@@Base>
  423ad8:	b	422e6c <ferror@plt+0x1f5cc>
  423adc:	mov	w2, #0x5                   	// #5
  423ae0:	adrp	x1, 443000 <warn@@Base+0xc468>
  423ae4:	mov	x0, #0x0                   	// #0
  423ae8:	add	x1, x1, #0x5c0
  423aec:	bl	403700 <dcgettext@plt>
  423af0:	ldr	w1, [sp, #172]
  423af4:	bl	436b98 <warn@@Base>
  423af8:	b	422a44 <ferror@plt+0x1f1a4>
  423afc:	adrp	x1, 43e000 <warn@@Base+0x7468>
  423b00:	add	x1, x1, #0xcb8
  423b04:	mov	w2, #0x5                   	// #5
  423b08:	mov	x0, #0x0                   	// #0
  423b0c:	bl	403700 <dcgettext@plt>
  423b10:	bl	4365c0 <error@@Base>
  423b14:	b	422d60 <ferror@plt+0x1f4c0>
  423b18:	adrp	x1, 43e000 <warn@@Base+0x7468>
  423b1c:	add	x1, x1, #0xcb8
  423b20:	mov	w2, #0x5                   	// #5
  423b24:	mov	x0, #0x0                   	// #0
  423b28:	bl	403700 <dcgettext@plt>
  423b2c:	bl	4365c0 <error@@Base>
  423b30:	b	422d9c <ferror@plt+0x1f4fc>
  423b34:	mov	w1, #0x2                   	// #2
  423b38:	ldr	x2, [x27]
  423b3c:	mov	x0, x21
  423b40:	blr	x2
  423b44:	add	x21, x23, w0, uxth
  423b48:	and	x26, x0, #0xffff
  423b4c:	cmp	x21, x19
  423b50:	b.ls	4238d8 <ferror@plt+0x20038>  // b.plast
  423b54:	ldr	w28, [sp, #232]
  423b58:	mov	x21, x23
  423b5c:	mov	w2, #0x5                   	// #5
  423b60:	b	42409c <ferror@plt+0x207fc>
  423b64:	adrp	x1, 43e000 <warn@@Base+0x7468>
  423b68:	add	x1, x1, #0xca0
  423b6c:	mov	w2, #0x5                   	// #5
  423b70:	mov	x0, #0x0                   	// #0
  423b74:	bl	403700 <dcgettext@plt>
  423b78:	bl	4365c0 <error@@Base>
  423b7c:	add	x0, x19, #0x2
  423b80:	cmp	x21, x0
  423b84:	b.cs	422e3c <ferror@plt+0x1f59c>  // b.hs, b.nlast
  423b88:	ldr	w28, [sp, #184]
  423b8c:	and	x22, x26, x22
  423b90:	mov	w2, #0x5                   	// #5
  423b94:	b	422f7c <ferror@plt+0x1f6dc>
  423b98:	adrp	x1, 43e000 <warn@@Base+0x7468>
  423b9c:	add	x1, x1, #0xca0
  423ba0:	mov	w2, #0x5                   	// #5
  423ba4:	mov	x0, #0x0                   	// #0
  423ba8:	bl	403700 <dcgettext@plt>
  423bac:	bl	4365c0 <error@@Base>
  423bb0:	b	422e00 <ferror@plt+0x1f560>
  423bb4:	adrp	x1, 43e000 <warn@@Base+0x7468>
  423bb8:	add	x1, x1, #0xca0
  423bbc:	mov	w2, #0x5                   	// #5
  423bc0:	mov	x0, #0x0                   	// #0
  423bc4:	bl	403700 <dcgettext@plt>
  423bc8:	bl	4365c0 <error@@Base>
  423bcc:	b	423038 <ferror@plt+0x1f798>
  423bd0:	adrp	x1, 43e000 <warn@@Base+0x7468>
  423bd4:	add	x1, x1, #0xca0
  423bd8:	mov	w2, #0x5                   	// #5
  423bdc:	mov	x0, #0x0                   	// #0
  423be0:	bl	403700 <dcgettext@plt>
  423be4:	bl	4365c0 <error@@Base>
  423be8:	b	422ffc <ferror@plt+0x1f75c>
  423bec:	adrp	x1, 43e000 <warn@@Base+0x7468>
  423bf0:	add	x1, x1, #0xcb8
  423bf4:	mov	w2, #0x5                   	// #5
  423bf8:	mov	x0, #0x0                   	// #0
  423bfc:	bl	403700 <dcgettext@plt>
  423c00:	bl	4365c0 <error@@Base>
  423c04:	b	422e6c <ferror@plt+0x1f5cc>
  423c08:	mov	w2, #0x5                   	// #5
  423c0c:	adrp	x1, 443000 <warn@@Base+0xc468>
  423c10:	mov	x0, #0x0                   	// #0
  423c14:	add	x1, x1, #0x450
  423c18:	bl	403700 <dcgettext@plt>
  423c1c:	ldr	w2, [sp, #172]
  423c20:	mov	w1, w23
  423c24:	bl	436b98 <warn@@Base>
  423c28:	b	422a44 <ferror@plt+0x1f1a4>
  423c2c:	cbz	w1, 42419c <ferror@plt+0x208fc>
  423c30:	ldr	x3, [sp, #208]
  423c34:	mov	w1, #0x0                   	// #0
  423c38:	str	w1, [x3, w1, uxtw #2]
  423c3c:	add	w1, w1, #0x1
  423c40:	ldr	w2, [x0, #72]
  423c44:	cmp	w2, w1
  423c48:	b.hi	423c38 <ferror@plt+0x20398>  // b.pmore
  423c4c:	mov	w1, w2
  423c50:	ldp	x5, x4, [x0, #48]
  423c54:	adrp	x3, 40b000 <ferror@plt+0x7760>
  423c58:	ldr	x20, [sp, #128]
  423c5c:	add	x3, x3, #0x4b0
  423c60:	ldr	x0, [sp, #208]
  423c64:	mov	x2, #0x4                   	// #4
  423c68:	stp	x5, x4, [x20]
  423c6c:	bl	4030f0 <qsort@plt>
  423c70:	ldr	x1, [sp, #160]
  423c74:	ldr	x0, [x20, #1504]
  423c78:	add	x0, x0, x1
  423c7c:	ldr	w1, [x0, #72]
  423c80:	b	422910 <ferror@plt+0x1f070>
  423c84:	add	x4, sp, #0x12c
  423c88:	add	x3, sp, #0x128
  423c8c:	mov	x1, x19
  423c90:	mov	x0, x26
  423c94:	mov	w2, #0x0                   	// #0
  423c98:	bl	40f098 <ferror@plt+0xb7f8>
  423c9c:	ldr	w23, [sp, #296]
  423ca0:	mov	x21, x0
  423ca4:	tst	x0, #0xffffffff00000000
  423ca8:	ldr	w0, [sp, #300]
  423cac:	add	x23, x26, x23
  423cb0:	b.eq	423fa8 <ferror@plt+0x20708>  // b.none
  423cb4:	orr	w1, w0, #0x2
  423cb8:	str	w1, [sp, #300]
  423cbc:	tbz	w0, #0, 423fb0 <ferror@plt+0x20710>
  423cc0:	adrp	x1, 43e000 <warn@@Base+0x7468>
  423cc4:	add	x1, x1, #0xca0
  423cc8:	mov	w2, #0x5                   	// #5
  423ccc:	mov	x0, #0x0                   	// #0
  423cd0:	bl	403700 <dcgettext@plt>
  423cd4:	bl	4365c0 <error@@Base>
  423cd8:	mov	w0, w21
  423cdc:	add	x21, x23, #0x4
  423ce0:	bl	40e2c8 <ferror@plt+0xaa28>
  423ce4:	cmp	x21, x19
  423ce8:	b.cc	423f48 <ferror@plt+0x206a8>  // b.lo, b.ul, b.last
  423cec:	cmp	x23, x19
  423cf0:	mov	w1, #0x0                   	// #0
  423cf4:	b.cs	423d08 <ferror@plt+0x20468>  // b.hs, b.nlast
  423cf8:	sub	x0, x19, x23
  423cfc:	sub	w2, w0, #0x1
  423d00:	cmp	w2, #0x7
  423d04:	b.ls	42428c <ferror@plt+0x209ec>  // b.plast
  423d08:	adrp	x0, 443000 <warn@@Base+0xc468>
  423d0c:	add	x0, x0, #0x510
  423d10:	bl	4037a0 <printf@plt>
  423d14:	b	4238a8 <ferror@plt+0x20008>
  423d18:	add	x4, sp, #0x12c
  423d1c:	add	x3, sp, #0x128
  423d20:	mov	x1, x19
  423d24:	mov	x0, x26
  423d28:	mov	w2, #0x0                   	// #0
  423d2c:	bl	40f098 <ferror@plt+0xb7f8>
  423d30:	ldr	w21, [sp, #296]
  423d34:	mov	x23, x0
  423d38:	tst	x0, #0xffffffff00000000
  423d3c:	ldr	w0, [sp, #300]
  423d40:	add	x21, x26, x21
  423d44:	b.eq	424014 <ferror@plt+0x20774>  // b.none
  423d48:	orr	w1, w0, #0x2
  423d4c:	str	w1, [sp, #300]
  423d50:	tbz	w0, #0, 42401c <ferror@plt+0x2077c>
  423d54:	adrp	x1, 43e000 <warn@@Base+0x7468>
  423d58:	add	x1, x1, #0xca0
  423d5c:	mov	w2, #0x5                   	// #5
  423d60:	mov	x0, #0x0                   	// #0
  423d64:	bl	403700 <dcgettext@plt>
  423d68:	bl	4365c0 <error@@Base>
  423d6c:	mov	w0, w23
  423d70:	bl	40e2c8 <ferror@plt+0xaa28>
  423d74:	mov	x1, x19
  423d78:	mov	x0, x21
  423d7c:	add	x4, sp, #0x12c
  423d80:	add	x3, sp, #0x128
  423d84:	mov	w2, #0x0                   	// #0
  423d88:	bl	40f098 <ferror@plt+0xb7f8>
  423d8c:	ldr	w1, [sp, #296]
  423d90:	mov	x23, x0
  423d94:	tst	x0, #0xffffffff00000000
  423d98:	ldr	w0, [sp, #300]
  423d9c:	add	x21, x21, x1
  423da0:	b.eq	423ff0 <ferror@plt+0x20750>  // b.none
  423da4:	orr	w1, w0, #0x2
  423da8:	str	w1, [sp, #300]
  423dac:	tbz	w0, #0, 423ff8 <ferror@plt+0x20758>
  423db0:	adrp	x1, 43e000 <warn@@Base+0x7468>
  423db4:	add	x1, x1, #0xca0
  423db8:	mov	w2, #0x5                   	// #5
  423dbc:	mov	x0, #0x0                   	// #0
  423dc0:	bl	403700 <dcgettext@plt>
  423dc4:	bl	4365c0 <error@@Base>
  423dc8:	mov	w0, w23
  423dcc:	bl	40e2c8 <ferror@plt+0xaa28>
  423dd0:	b	4238a8 <ferror@plt+0x20008>
  423dd4:	adrp	x1, 440000 <warn@@Base+0x9468>
  423dd8:	add	x1, x1, #0x4f0
  423ddc:	mov	w2, #0x5                   	// #5
  423de0:	mov	x0, #0x0                   	// #0
  423de4:	bl	403700 <dcgettext@plt>
  423de8:	bl	4037a0 <printf@plt>
  423dec:	b	42392c <ferror@plt+0x2008c>
  423df0:	adrp	x1, 43e000 <warn@@Base+0x7468>
  423df4:	add	x1, x1, #0xcb8
  423df8:	mov	w2, #0x5                   	// #5
  423dfc:	mov	x0, #0x0                   	// #0
  423e00:	bl	403700 <dcgettext@plt>
  423e04:	bl	4365c0 <error@@Base>
  423e08:	b	422e30 <ferror@plt+0x1f590>
  423e0c:	adrp	x1, 43e000 <warn@@Base+0x7468>
  423e10:	add	x1, x1, #0xcb8
  423e14:	mov	w2, #0x5                   	// #5
  423e18:	mov	x0, #0x0                   	// #0
  423e1c:	bl	403700 <dcgettext@plt>
  423e20:	bl	4365c0 <error@@Base>
  423e24:	b	422e00 <ferror@plt+0x1f560>
  423e28:	adrp	x1, 43e000 <warn@@Base+0x7468>
  423e2c:	add	x1, x1, #0xcb8
  423e30:	mov	w2, #0x5                   	// #5
  423e34:	mov	x0, #0x0                   	// #0
  423e38:	bl	403700 <dcgettext@plt>
  423e3c:	bl	4365c0 <error@@Base>
  423e40:	b	423038 <ferror@plt+0x1f798>
  423e44:	adrp	x1, 43e000 <warn@@Base+0x7468>
  423e48:	add	x1, x1, #0xcb8
  423e4c:	mov	w2, #0x5                   	// #5
  423e50:	mov	x0, #0x0                   	// #0
  423e54:	bl	403700 <dcgettext@plt>
  423e58:	bl	4365c0 <error@@Base>
  423e5c:	b	422ffc <ferror@plt+0x1f75c>
  423e60:	mov	w2, #0x5                   	// #5
  423e64:	adrp	x1, 443000 <warn@@Base+0xc468>
  423e68:	mov	x0, #0x0                   	// #0
  423e6c:	add	x1, x1, #0x540
  423e70:	bl	403700 <dcgettext@plt>
  423e74:	ldr	w1, [sp, #172]
  423e78:	bl	436b98 <warn@@Base>
  423e7c:	b	422a44 <ferror@plt+0x1f1a4>
  423e80:	mov	w2, #0x5                   	// #5
  423e84:	adrp	x1, 443000 <warn@@Base+0xc468>
  423e88:	mov	x0, #0x0                   	// #0
  423e8c:	add	x1, x1, #0x418
  423e90:	bl	403700 <dcgettext@plt>
  423e94:	ldr	w1, [sp, #172]
  423e98:	bl	436b98 <warn@@Base>
  423e9c:	b	422a44 <ferror@plt+0x1f1a4>
  423ea0:	mov	w2, #0x5                   	// #5
  423ea4:	adrp	x1, 443000 <warn@@Base+0xc468>
  423ea8:	mov	x0, #0x0                   	// #0
  423eac:	add	x1, x1, #0x450
  423eb0:	bl	403700 <dcgettext@plt>
  423eb4:	ldr	w2, [sp, #172]
  423eb8:	mov	w1, w25
  423ebc:	bl	436b98 <warn@@Base>
  423ec0:	b	422a44 <ferror@plt+0x1f1a4>
  423ec4:	mov	w2, #0x5                   	// #5
  423ec8:	adrp	x1, 443000 <warn@@Base+0xc468>
  423ecc:	mov	x0, #0x0                   	// #0
  423ed0:	add	x1, x1, #0x450
  423ed4:	bl	403700 <dcgettext@plt>
  423ed8:	ldr	w2, [sp, #172]
  423edc:	mov	w1, w26
  423ee0:	bl	436b98 <warn@@Base>
  423ee4:	b	422a44 <ferror@plt+0x1f1a4>
  423ee8:	mov	w3, #0x1                   	// #1
  423eec:	mov	x4, x1
  423ef0:	mov	w2, w3
  423ef4:	b	42277c <ferror@plt+0x1eedc>
  423ef8:	ldr	x3, [x27]
  423efc:	mov	w1, w28
  423f00:	mov	x0, x26
  423f04:	adrp	x23, 443000 <warn@@Base+0xc468>
  423f08:	add	x23, x23, #0x510
  423f0c:	add	x21, x21, #0x9
  423f10:	blr	x3
  423f14:	mov	w1, w0
  423f18:	mov	x0, x23
  423f1c:	bl	4037a0 <printf@plt>
  423f20:	cmp	x21, x19
  423f24:	ldr	x2, [sp, #240]
  423f28:	b.cc	423948 <ferror@plt+0x200a8>  // b.lo, b.ul, b.last
  423f2c:	sub	x26, x19, x2
  423f30:	mov	w1, #0x0                   	// #0
  423f34:	sub	w0, w26, #0x1
  423f38:	cmp	w0, #0x7
  423f3c:	b.hi	4238a0 <ferror@plt+0x20000>  // b.pmore
  423f40:	str	w26, [sp, #200]
  423f44:	b	423948 <ferror@plt+0x200a8>
  423f48:	mov	w1, #0x4                   	// #4
  423f4c:	ldr	x2, [x27]
  423f50:	mov	x0, x23
  423f54:	blr	x2
  423f58:	mov	w1, w0
  423f5c:	b	423d08 <ferror@plt+0x20468>
  423f60:	adrp	x1, 43e000 <warn@@Base+0x7468>
  423f64:	add	x1, x1, #0xca0
  423f68:	str	x3, [sp, #240]
  423f6c:	mov	w2, #0x5                   	// #5
  423f70:	mov	x0, #0x0                   	// #0
  423f74:	bl	403700 <dcgettext@plt>
  423f78:	bl	4365c0 <error@@Base>
  423f7c:	ldr	x3, [sp, #240]
  423f80:	b	423808 <ferror@plt+0x1ff68>
  423f84:	adrp	x1, 43e000 <warn@@Base+0x7468>
  423f88:	add	x1, x1, #0xca0
  423f8c:	str	x3, [sp, #240]
  423f90:	mov	w2, #0x5                   	// #5
  423f94:	mov	x0, #0x0                   	// #0
  423f98:	bl	403700 <dcgettext@plt>
  423f9c:	bl	4365c0 <error@@Base>
  423fa0:	ldr	x3, [sp, #240]
  423fa4:	b	4237cc <ferror@plt+0x1ff2c>
  423fa8:	tbnz	w0, #0, 423cc0 <ferror@plt+0x20420>
  423fac:	tbz	w0, #1, 423cd8 <ferror@plt+0x20438>
  423fb0:	adrp	x1, 43e000 <warn@@Base+0x7468>
  423fb4:	add	x1, x1, #0xcb8
  423fb8:	mov	w2, #0x5                   	// #5
  423fbc:	mov	x0, #0x0                   	// #0
  423fc0:	bl	403700 <dcgettext@plt>
  423fc4:	bl	4365c0 <error@@Base>
  423fc8:	b	423cd8 <ferror@plt+0x20438>
  423fcc:	tbnz	w0, #0, 4239a8 <ferror@plt+0x20108>
  423fd0:	tbz	w0, #1, 4239c0 <ferror@plt+0x20120>
  423fd4:	adrp	x1, 43e000 <warn@@Base+0x7468>
  423fd8:	add	x1, x1, #0xcb8
  423fdc:	mov	w2, #0x5                   	// #5
  423fe0:	mov	x0, #0x0                   	// #0
  423fe4:	bl	403700 <dcgettext@plt>
  423fe8:	bl	4365c0 <error@@Base>
  423fec:	b	4239c0 <ferror@plt+0x20120>
  423ff0:	tbnz	w0, #0, 423db0 <ferror@plt+0x20510>
  423ff4:	tbz	w0, #1, 423dc8 <ferror@plt+0x20528>
  423ff8:	adrp	x1, 43e000 <warn@@Base+0x7468>
  423ffc:	add	x1, x1, #0xcb8
  424000:	mov	w2, #0x5                   	// #5
  424004:	mov	x0, #0x0                   	// #0
  424008:	bl	403700 <dcgettext@plt>
  42400c:	bl	4365c0 <error@@Base>
  424010:	b	423dc8 <ferror@plt+0x20528>
  424014:	tbnz	w0, #0, 423d54 <ferror@plt+0x204b4>
  424018:	tbz	w0, #1, 423d6c <ferror@plt+0x204cc>
  42401c:	adrp	x1, 43e000 <warn@@Base+0x7468>
  424020:	add	x1, x1, #0xcb8
  424024:	mov	w2, #0x5                   	// #5
  424028:	mov	x0, #0x0                   	// #0
  42402c:	bl	403700 <dcgettext@plt>
  424030:	bl	4365c0 <error@@Base>
  424034:	b	423d6c <ferror@plt+0x204cc>
  424038:	adrp	x1, 43e000 <warn@@Base+0x7468>
  42403c:	add	x1, x1, #0xcb8
  424040:	str	x3, [sp, #240]
  424044:	b	423f6c <ferror@plt+0x206cc>
  424048:	adrp	x1, 43e000 <warn@@Base+0x7468>
  42404c:	add	x1, x1, #0xcb8
  424050:	str	x3, [sp, #240]
  424054:	b	423f90 <ferror@plt+0x206f0>
  424058:	mov	x19, #0x0                   	// #0
  42405c:	b	422730 <ferror@plt+0x1ee90>
  424060:	ldr	x0, [sp, #176]
  424064:	add	x2, x0, #0xc
  424068:	cmp	x2, x22
  42406c:	b.cc	4241a4 <ferror@plt+0x20904>  // b.lo, b.ul, b.last
  424070:	cmp	x19, x22
  424074:	b.cs	42408c <ferror@plt+0x207ec>  // b.hs, b.nlast
  424078:	ldr	x1, [sp, #152]
  42407c:	sub	w0, w1, #0x5
  424080:	sub	x1, x1, #0x4
  424084:	cmp	w0, #0x7
  424088:	b.ls	4241a8 <ferror@plt+0x20908>  // b.plast
  42408c:	mov	x19, x2
  424090:	b	4225bc <ferror@plt+0x1ed1c>
  424094:	ldr	w28, [sp, #232]
  424098:	mov	w2, #0x5                   	// #5
  42409c:	adrp	x1, 443000 <warn@@Base+0xc468>
  4240a0:	mov	x0, #0x0                   	// #0
  4240a4:	add	x1, x1, #0x488
  4240a8:	bl	403700 <dcgettext@plt>
  4240ac:	mov	x1, x20
  4240b0:	bl	436b98 <warn@@Base>
  4240b4:	stp	x21, x24, [sp, #304]
  4240b8:	b	422a44 <ferror@plt+0x1f1a4>
  4240bc:	mov	w0, #0x1                   	// #1
  4240c0:	mov	w20, #0x0                   	// #0
  4240c4:	mov	x22, #0x0                   	// #0
  4240c8:	str	wzr, [sp, #172]
  4240cc:	str	w0, [sp, #224]
  4240d0:	adrp	x1, 443000 <warn@@Base+0xc468>
  4240d4:	add	x1, x1, #0x230
  4240d8:	mov	w2, #0x5                   	// #5
  4240dc:	mov	x0, #0x0                   	// #0
  4240e0:	bl	403700 <dcgettext@plt>
  4240e4:	bl	4365c0 <error@@Base>
  4240e8:	ldr	x0, [sp, #128]
  4240ec:	ldr	x21, [x0, #1504]
  4240f0:	b	42285c <ferror@plt+0x1efbc>
  4240f4:	mov	w0, w20
  4240f8:	mov	x1, #0x4                   	// #4
  4240fc:	bl	41d6f0 <ferror@plt+0x19e50>
  424100:	str	x0, [sp, #208]
  424104:	b	422894 <ferror@plt+0x1eff4>
  424108:	adrp	x1, 443000 <warn@@Base+0xc468>
  42410c:	add	x1, x1, #0x290
  424110:	mov	w2, #0x5                   	// #5
  424114:	mov	x0, #0x0                   	// #0
  424118:	bl	403700 <dcgettext@plt>
  42411c:	bl	4037a0 <printf@plt>
  424120:	b	4228b0 <ferror@plt+0x1f010>
  424124:	sub	x3, x0, x3
  424128:	mov	w4, #0x5                   	// #5
  42412c:	adrp	x2, 443000 <warn@@Base+0xc468>
  424130:	adrp	x1, 443000 <warn@@Base+0xc468>
  424134:	add	x2, x2, #0x6e0
  424138:	add	x1, x1, #0x718
  42413c:	mov	x0, #0x0                   	// #0
  424140:	bl	4035d0 <dcngettext@plt>
  424144:	ldr	x2, [x26, #16]
  424148:	ldr	x1, [x26, #32]
  42414c:	ldr	x4, [x26, #48]
  424150:	ldr	x3, [sp, #304]
  424154:	add	x1, x1, x4
  424158:	sub	x1, x1, x3
  42415c:	bl	436b98 <warn@@Base>
  424160:	b	422b5c <ferror@plt+0x1f2bc>
  424164:	mov	w2, #0x5                   	// #5
  424168:	adrp	x1, 442000 <warn@@Base+0xb468>
  42416c:	mov	x0, #0x0                   	// #0
  424170:	add	x1, x1, #0xe80
  424174:	bl	403700 <dcgettext@plt>
  424178:	ldr	x1, [x26, #16]
  42417c:	bl	436b98 <warn@@Base>
  424180:	mov	w0, #0x0                   	// #0
  424184:	ldp	x21, x22, [sp, #32]
  424188:	ldp	x23, x24, [sp, #48]
  42418c:	b	422618 <ferror@plt+0x1ed78>
  424190:	mov	x22, #0xffffffffffffffff    	// #-1
  424194:	ldp	x19, x27, [sp, #104]
  424198:	b	422f78 <ferror@plt+0x1f6d8>
  42419c:	mov	x1, #0x0                   	// #0
  4241a0:	b	423c50 <ferror@plt+0x203b0>
  4241a4:	mov	w1, #0x8                   	// #8
  4241a8:	ldr	x3, [x23, #696]
  4241ac:	mov	x0, x19
  4241b0:	mov	x19, x2
  4241b4:	blr	x3
  4241b8:	b	422588 <ferror@plt+0x1ece8>
  4241bc:	mov	w2, #0x5                   	// #5
  4241c0:	adrp	x1, 443000 <warn@@Base+0xc468>
  4241c4:	mov	x0, #0x0                   	// #0
  4241c8:	add	x1, x1, #0x260
  4241cc:	bl	403700 <dcgettext@plt>
  4241d0:	mov	x19, x0
  4241d4:	ldr	x1, [x21, #48]
  4241d8:	mov	w2, #0x0                   	// #0
  4241dc:	ldr	x21, [x26, #16]
  4241e0:	adrp	x0, 43c000 <warn@@Base+0x5468>
  4241e4:	ldr	x1, [x1]
  4241e8:	add	x0, x0, #0x550
  4241ec:	bl	40b9b8 <ferror@plt+0x8118>
  4241f0:	mov	x2, x0
  4241f4:	mov	x1, x21
  4241f8:	mov	x0, x19
  4241fc:	bl	436b98 <warn@@Base>
  424200:	b	422888 <ferror@plt+0x1efe8>
  424204:	ldp	x21, x23, [sp, #104]
  424208:	b	42359c <ferror@plt+0x1fcfc>
  42420c:	mov	w2, #0x5                   	// #5
  424210:	adrp	x1, 43d000 <warn@@Base+0x6468>
  424214:	mov	x0, #0x0                   	// #0
  424218:	add	x1, x1, #0x3f0
  42421c:	bl	403700 <dcgettext@plt>
  424220:	mov	w2, w24
  424224:	b	422604 <ferror@plt+0x1ed64>
  424228:	mov	w2, #0x5                   	// #5
  42422c:	adrp	x1, 443000 <warn@@Base+0xc468>
  424230:	mov	x0, #0x0                   	// #0
  424234:	add	x1, x1, #0x1f0
  424238:	bl	403700 <dcgettext@plt>
  42423c:	mov	w2, w21
  424240:	b	422604 <ferror@plt+0x1ed64>
  424244:	ldr	x2, [x23, #696]
  424248:	mov	x0, x21
  42424c:	add	x21, x19, #0x4
  424250:	blr	x2
  424254:	cmp	x22, x21
  424258:	b.ls	422704 <ferror@plt+0x1ee64>  // b.plast
  42425c:	b	422658 <ferror@plt+0x1edb8>
  424260:	add	x24, sp, #0x128
  424264:	b	422dd0 <ferror@plt+0x1f530>
  424268:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  42426c:	mov	x0, x21
  424270:	add	x21, x2, #0x2b8
  424274:	ldr	x2, [x2, #696]
  424278:	blr	x2
  42427c:	mov	x20, x0
  424280:	cmp	x26, x19
  424284:	b.cs	423638 <ferror@plt+0x1fd98>  // b.hs, b.nlast
  424288:	b	42339c <ferror@plt+0x1fafc>
  42428c:	mov	w1, w0
  424290:	b	423f4c <ferror@plt+0x206ac>
  424294:	ldr	x3, [x27]
  424298:	mov	x0, x26
  42429c:	adrp	x23, 443000 <warn@@Base+0xc468>
  4242a0:	add	x23, x23, #0x510
  4242a4:	add	x21, x21, #0x9
  4242a8:	blr	x3
  4242ac:	mov	w1, w0
  4242b0:	mov	x0, x23
  4242b4:	bl	4037a0 <printf@plt>
  4242b8:	cmp	x21, x19
  4242bc:	b.cc	423944 <ferror@plt+0x200a4>  // b.lo, b.ul, b.last
  4242c0:	mov	w1, #0x0                   	// #0
  4242c4:	b	4238a0 <ferror@plt+0x20000>
  4242c8:	mov	w2, #0x5                   	// #5
  4242cc:	ldr	w28, [sp, #232]
  4242d0:	adrp	x1, 443000 <warn@@Base+0xc468>
  4242d4:	mov	x0, #0x0                   	// #0
  4242d8:	add	x1, x1, #0x518
  4242dc:	bl	403700 <dcgettext@plt>
  4242e0:	ldr	w1, [sp, #200]
  4242e4:	bl	436b98 <warn@@Base>
  4242e8:	stp	x26, x24, [sp, #304]
  4242ec:	b	422a44 <ferror@plt+0x1f1a4>
  4242f0:	stp	x29, x30, [sp, #-128]!
  4242f4:	mov	x29, sp
  4242f8:	stp	x27, x28, [sp, #80]
  4242fc:	mov	x27, x0
  424300:	mov	x0, x1
  424304:	stp	x19, x20, [sp, #16]
  424308:	stp	x21, x22, [sp, #32]
  42430c:	str	w2, [sp, #100]
  424310:	ldr	x22, [x27, #32]
  424314:	ldr	x19, [x27, #48]
  424318:	bl	4219a0 <ferror@plt+0x1e100>
  42431c:	add	x0, x27, #0x10
  424320:	add	x1, x27, #0x18
  424324:	bl	40e318 <ferror@plt+0xaa78>
  424328:	add	x19, x22, x19
  42432c:	adrp	x0, 445000 <warn@@Base+0xe468>
  424330:	add	x0, x0, #0xc40
  424334:	add	x0, x0, #0xa10
  424338:	str	x0, [sp, #120]
  42433c:	cmp	x22, x19
  424340:	b.cs	4244cc <ferror@plt+0x20c2c>  // b.hs, b.nlast
  424344:	stp	x23, x24, [sp, #48]
  424348:	stp	x25, x26, [sp, #64]
  42434c:	nop
  424350:	add	x20, x22, #0x4
  424354:	cmp	x20, x19
  424358:	b.cc	4244ec <ferror@plt+0x20c4c>  // b.lo, b.ul, b.last
  42435c:	sub	x1, x19, x22
  424360:	sub	w0, w1, #0x1
  424364:	cmp	w0, #0x7
  424368:	b.ls	4244f0 <ferror@plt+0x20c50>  // b.plast
  42436c:	mov	w23, #0x4                   	// #4
  424370:	mov	w25, w23
  424374:	ldr	x0, [x27, #32]
  424378:	mov	x21, #0x0                   	// #0
  42437c:	sub	x0, x20, x0
  424380:	mov	x22, x0
  424384:	ldr	x1, [x27, #48]
  424388:	cmp	x1, x0
  42438c:	b.cc	424864 <ferror@plt+0x20fc4>  // b.lo, b.ul, b.last
  424390:	add	x4, x20, #0x2
  424394:	add	x22, x20, x21
  424398:	cmp	x4, x19
  42439c:	b.cc	424564 <ferror@plt+0x20cc4>  // b.lo, b.ul, b.last
  4243a0:	cmp	x19, x20
  4243a4:	b.ls	4243b8 <ferror@plt+0x20b18>  // b.plast
  4243a8:	sub	x1, x19, x20
  4243ac:	sub	w0, w1, #0x1
  4243b0:	cmp	w0, #0x7
  4243b4:	b.ls	4247d0 <ferror@plt+0x20f30>  // b.plast
  4243b8:	mov	w24, w25
  4243bc:	add	x5, x4, x24
  4243c0:	cmp	x19, x5
  4243c4:	b.ls	4247c0 <ferror@plt+0x20f20>  // b.plast
  4243c8:	adrp	x23, 46a000 <_bfd_std_section+0x3120>
  4243cc:	add	x23, x23, #0x2b8
  4243d0:	mov	w26, #0xfffe                	// #65534
  4243d4:	str	wzr, [sp, #104]
  4243d8:	mov	w1, w25
  4243dc:	ldr	x2, [x23]
  4243e0:	mov	x0, x4
  4243e4:	str	x5, [sp, #112]
  4243e8:	blr	x2
  4243ec:	mov	x20, x0
  4243f0:	ldr	x5, [sp, #112]
  4243f4:	adrp	x4, 467000 <_bfd_std_section+0x120>
  4243f8:	add	x28, x4, #0x4f8
  4243fc:	ldr	w2, [x28, #1512]
  424400:	sub	w2, w2, #0x1
  424404:	cmn	w2, #0x3
  424408:	b.ls	4245d0 <ferror@plt+0x20d30>  // b.plast
  42440c:	add	x23, x5, x24
  424410:	cmp	x23, x19
  424414:	b.cc	424548 <ferror@plt+0x20ca8>  // b.lo, b.ul, b.last
  424418:	cmp	x19, x5
  42441c:	mov	x6, #0x0                   	// #0
  424420:	b.ls	424434 <ferror@plt+0x20b94>  // b.plast
  424424:	sub	x1, x19, x5
  424428:	sub	w0, w1, #0x1
  42442c:	cmp	w0, #0x7
  424430:	b.ls	42454c <ferror@plt+0x20cac>  // b.plast
  424434:	mov	w2, #0x5                   	// #5
  424438:	adrp	x1, 443000 <warn@@Base+0xc468>
  42443c:	mov	x0, #0x0                   	// #0
  424440:	add	x1, x1, #0x750
  424444:	str	x6, [sp, #112]
  424448:	bl	403700 <dcgettext@plt>
  42444c:	mov	x1, x21
  424450:	bl	4037a0 <printf@plt>
  424454:	mov	w2, #0x5                   	// #5
  424458:	adrp	x1, 443000 <warn@@Base+0xc468>
  42445c:	mov	x0, #0x0                   	// #0
  424460:	add	x1, x1, #0x780
  424464:	bl	403700 <dcgettext@plt>
  424468:	ldr	w1, [sp, #104]
  42446c:	bl	4037a0 <printf@plt>
  424470:	mov	w2, #0x5                   	// #5
  424474:	adrp	x1, 443000 <warn@@Base+0xc468>
  424478:	mov	x0, #0x0                   	// #0
  42447c:	add	x1, x1, #0x7b0
  424480:	bl	403700 <dcgettext@plt>
  424484:	mov	x1, x20
  424488:	bl	4037a0 <printf@plt>
  42448c:	mov	w2, #0x5                   	// #5
  424490:	adrp	x1, 443000 <warn@@Base+0xc468>
  424494:	mov	x0, #0x0                   	// #0
  424498:	add	x1, x1, #0x7e0
  42449c:	bl	403700 <dcgettext@plt>
  4244a0:	ldr	x6, [sp, #112]
  4244a4:	mov	x1, x6
  4244a8:	bl	4037a0 <printf@plt>
  4244ac:	cmp	w26, #0x1
  4244b0:	b.ls	42462c <ferror@plt+0x20d8c>  // b.plast
  4244b4:	ldr	w0, [x28, #2956]
  4244b8:	cbz	w0, 424810 <ferror@plt+0x20f70>
  4244bc:	cmp	x19, x22
  4244c0:	b.hi	424350 <ferror@plt+0x20ab0>  // b.pmore
  4244c4:	ldp	x23, x24, [sp, #48]
  4244c8:	ldp	x25, x26, [sp, #64]
  4244cc:	mov	w0, #0xa                   	// #10
  4244d0:	bl	403800 <putchar@plt>
  4244d4:	mov	w0, #0x1                   	// #1
  4244d8:	ldp	x19, x20, [sp, #16]
  4244dc:	ldp	x21, x22, [sp, #32]
  4244e0:	ldp	x27, x28, [sp, #80]
  4244e4:	ldp	x29, x30, [sp], #128
  4244e8:	ret
  4244ec:	mov	w1, #0x4                   	// #4
  4244f0:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  4244f4:	add	x23, x2, #0x2b8
  4244f8:	mov	x0, x22
  4244fc:	ldr	x2, [x2, #696]
  424500:	blr	x2
  424504:	mov	x21, x0
  424508:	mov	x0, #0xffffffff            	// #4294967295
  42450c:	cmp	x21, x0
  424510:	b.ne	4248d4 <ferror@plt+0x21034>  // b.any
  424514:	add	x22, x22, #0xc
  424518:	cmp	x22, x19
  42451c:	b.cc	424834 <ferror@plt+0x20f94>  // b.lo, b.ul, b.last
  424520:	cmp	x20, x19
  424524:	b.cs	424538 <ferror@plt+0x20c98>  // b.hs, b.nlast
  424528:	sub	x1, x19, x20
  42452c:	sub	w0, w1, #0x1
  424530:	cmp	w0, #0x7
  424534:	b.ls	424838 <ferror@plt+0x20f98>  // b.plast
  424538:	mov	x20, x22
  42453c:	mov	w23, #0xc                   	// #12
  424540:	mov	w25, #0x8                   	// #8
  424544:	b	424374 <ferror@plt+0x20ad4>
  424548:	mov	w1, w25
  42454c:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  424550:	mov	x0, x5
  424554:	ldr	x2, [x2, #696]
  424558:	blr	x2
  42455c:	mov	x6, x0
  424560:	b	424434 <ferror@plt+0x20b94>
  424564:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  424568:	mov	w24, w25
  42456c:	add	x23, x2, #0x2b8
  424570:	add	x5, x4, x24
  424574:	ldr	x2, [x2, #696]
  424578:	mov	x0, x20
  42457c:	mov	w1, #0x2                   	// #2
  424580:	stp	x5, x4, [sp, #104]
  424584:	blr	x2
  424588:	and	w28, w0, #0xffff
  42458c:	ldp	x5, x4, [sp, #104]
  424590:	cmp	x5, x19
  424594:	b.cc	424800 <ferror@plt+0x20f60>  // b.lo, b.ul, b.last
  424598:	sub	x1, x19, x4
  42459c:	str	w28, [sp, #104]
  4245a0:	sub	w20, w28, #0x2
  4245a4:	sub	w0, w1, #0x1
  4245a8:	and	w26, w20, #0xffff
  4245ac:	cmp	w0, #0x7
  4245b0:	mov	x20, #0x0                   	// #0
  4245b4:	b.ls	4243dc <ferror@plt+0x20b3c>  // b.plast
  4245b8:	adrp	x4, 467000 <_bfd_std_section+0x120>
  4245bc:	add	x28, x4, #0x4f8
  4245c0:	ldr	w2, [x28, #1512]
  4245c4:	sub	w2, w2, #0x1
  4245c8:	cmn	w2, #0x3
  4245cc:	b.hi	42440c <ferror@plt+0x20b6c>  // b.pmore
  4245d0:	ldr	x1, [x28, #1504]
  4245d4:	mov	w6, #0x68                  	// #104
  4245d8:	add	x0, x1, #0x78
  4245dc:	add	x1, x1, #0x10
  4245e0:	umaddl	x2, w2, w6, x0
  4245e4:	nop
  4245e8:	ldr	x0, [x1]
  4245ec:	add	x1, x1, #0x68
  4245f0:	cmp	x20, x0
  4245f4:	b.eq	42440c <ferror@plt+0x20b6c>  // b.none
  4245f8:	cmp	x1, x2
  4245fc:	b.ne	4245e8 <ferror@plt+0x20d48>  // b.any
  424600:	mov	w2, #0x5                   	// #5
  424604:	adrp	x1, 443000 <warn@@Base+0xc468>
  424608:	mov	x0, #0x0                   	// #0
  42460c:	add	x1, x1, #0x8c0
  424610:	str	x5, [sp, #112]
  424614:	bl	403700 <dcgettext@plt>
  424618:	ldr	x2, [x27, #16]
  42461c:	mov	x1, x20
  424620:	bl	436b98 <warn@@Base>
  424624:	ldr	x5, [sp, #112]
  424628:	b	42440c <ferror@plt+0x20b6c>
  42462c:	ldr	w0, [sp, #100]
  424630:	cbz	w0, 4248e0 <ferror@plt+0x21040>
  424634:	adrp	x1, 443000 <warn@@Base+0xc468>
  424638:	add	x1, x1, #0x848
  42463c:	mov	w2, #0x5                   	// #5
  424640:	mov	x0, #0x0                   	// #0
  424644:	bl	403700 <dcgettext@plt>
  424648:	bl	4037a0 <printf@plt>
  42464c:	adrp	x28, 443000 <warn@@Base+0xc468>
  424650:	add	x0, x28, #0x8a8
  424654:	str	x0, [sp, #104]
  424658:	add	x26, x23, x24
  42465c:	cmp	x26, x19
  424660:	b.cc	424690 <ferror@plt+0x20df0>  // b.lo, b.ul, b.last
  424664:	cmp	x23, x19
  424668:	b.cs	4244bc <ferror@plt+0x20c1c>  // b.hs, b.nlast
  42466c:	sub	x1, x19, x23
  424670:	sub	w0, w1, #0x1
  424674:	cmp	w0, #0x7
  424678:	b.hi	4244bc <ferror@plt+0x20c1c>  // b.pmore
  42467c:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  424680:	mov	x0, x23
  424684:	ldr	x2, [x2, #696]
  424688:	blr	x2
  42468c:	b	4244bc <ferror@plt+0x20c1c>
  424690:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  424694:	mov	x0, x23
  424698:	add	x23, x2, #0x2b8
  42469c:	mov	w1, w25
  4246a0:	ldr	x2, [x2, #696]
  4246a4:	blr	x2
  4246a8:	cmp	x0, #0x0
  4246ac:	mov	x28, x0
  4246b0:	ccmp	x26, x19, #0x2, ne  // ne = any
  4246b4:	b.cs	4244bc <ferror@plt+0x20c1c>  // b.hs, b.nlast
  4246b8:	ldr	w1, [sp, #100]
  4246bc:	sub	x0, x19, x26
  4246c0:	cbz	w1, 4247a0 <ferror@plt+0x20f00>
  4246c4:	add	x20, x26, #0x1
  4246c8:	sub	x21, x0, #0x2
  4246cc:	cmp	x20, x19
  4246d0:	b.cc	42474c <ferror@plt+0x20eac>  // b.lo, b.ul, b.last
  4246d4:	sub	w1, w0, #0x1
  4246d8:	cmp	w1, #0x7
  4246dc:	b.ls	4248fc <ferror@plt+0x2105c>  // b.plast
  4246e0:	adrp	x1, 443000 <warn@@Base+0xc468>
  4246e4:	mov	w2, #0x5                   	// #5
  4246e8:	add	x1, x1, #0x8b8
  4246ec:	mov	x0, #0x0                   	// #0
  4246f0:	bl	403700 <dcgettext@plt>
  4246f4:	mov	x23, x0
  4246f8:	mov	w2, #0x5                   	// #5
  4246fc:	adrp	x1, 43f000 <warn@@Base+0x8468>
  424700:	mov	x0, #0x0                   	// #0
  424704:	add	x1, x1, #0xa8
  424708:	bl	403700 <dcgettext@plt>
  42470c:	mov	x2, x0
  424710:	adrp	x0, 443000 <warn@@Base+0xc468>
  424714:	mov	x3, x23
  424718:	mov	x1, x28
  42471c:	mov	x5, x20
  424720:	add	x0, x0, #0x888
  424724:	mov	w4, w21
  424728:	bl	4037a0 <printf@plt>
  42472c:	mov	x1, x21
  424730:	mov	x0, x20
  424734:	bl	403020 <strnlen@plt>
  424738:	add	x23, x0, #0x1
  42473c:	add	x23, x20, x23
  424740:	cmp	x19, x23
  424744:	b.hi	424658 <ferror@plt+0x20db8>  // b.pmore
  424748:	b	4244bc <ferror@plt+0x20c1c>
  42474c:	ldr	w1, [sp, #100]
  424750:	ldr	x2, [x23]
  424754:	mov	x0, x26
  424758:	blr	x2
  42475c:	mov	x26, x0
  424760:	ldr	x1, [sp, #120]
  424764:	ubfx	x5, x26, #4, #3
  424768:	mov	w2, #0x5                   	// #5
  42476c:	mov	x0, #0x0                   	// #0
  424770:	lsl	w26, w26, #24
  424774:	ldr	x1, [x1, x5, lsl #3]
  424778:	bl	403700 <dcgettext@plt>
  42477c:	mov	x23, x0
  424780:	tbz	w26, #31, 4246f8 <ferror@plt+0x20e58>
  424784:	mov	w2, #0x5                   	// #5
  424788:	adrp	x1, 43e000 <warn@@Base+0x7468>
  42478c:	mov	x0, #0x0                   	// #0
  424790:	add	x1, x1, #0x5a0
  424794:	bl	403700 <dcgettext@plt>
  424798:	mov	x2, x0
  42479c:	b	424710 <ferror@plt+0x20e70>
  4247a0:	sub	x21, x0, #0x1
  4247a4:	mov	x20, x26
  4247a8:	ldr	x0, [sp, #104]
  4247ac:	mov	x1, x28
  4247b0:	mov	w2, w21
  4247b4:	mov	x3, x26
  4247b8:	bl	4037a0 <printf@plt>
  4247bc:	b	42472c <ferror@plt+0x20e8c>
  4247c0:	mov	w26, #0xfffe                	// #65534
  4247c4:	mov	x20, #0x0                   	// #0
  4247c8:	str	wzr, [sp, #104]
  4247cc:	b	4243f4 <ferror@plt+0x20b54>
  4247d0:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  4247d4:	add	x23, x2, #0x2b8
  4247d8:	add	x5, x4, w25, uxtw
  4247dc:	mov	x0, x20
  4247e0:	ldr	x2, [x2, #696]
  4247e4:	stp	x5, x4, [sp, #104]
  4247e8:	mov	w24, w25
  4247ec:	blr	x2
  4247f0:	and	w28, w0, #0xffff
  4247f4:	ldp	x5, x4, [sp, #104]
  4247f8:	cmp	x19, x5
  4247fc:	b.ls	424904 <ferror@plt+0x21064>  // b.plast
  424800:	sub	w20, w28, #0x2
  424804:	str	w28, [sp, #104]
  424808:	and	w26, w20, #0xffff
  42480c:	b	4243d8 <ferror@plt+0x20b38>
  424810:	adrp	x1, 443000 <warn@@Base+0xc468>
  424814:	add	x1, x1, #0x810
  424818:	mov	w2, #0x5                   	// #5
  42481c:	mov	x0, #0x0                   	// #0
  424820:	bl	403700 <dcgettext@plt>
  424824:	bl	436b98 <warn@@Base>
  424828:	mov	w0, #0x1                   	// #1
  42482c:	str	w0, [x28, #2956]
  424830:	b	4244bc <ferror@plt+0x20c1c>
  424834:	mov	w1, #0x8                   	// #8
  424838:	ldr	x2, [x23]
  42483c:	mov	x0, x20
  424840:	mov	x20, x22
  424844:	mov	w25, #0x8                   	// #8
  424848:	mov	w23, #0xc                   	// #12
  42484c:	blr	x2
  424850:	mov	x21, x0
  424854:	ldr	x22, [x27, #32]
  424858:	sub	x22, x20, x22
  42485c:	adds	x0, x22, x21
  424860:	b.cc	424384 <ferror@plt+0x20ae4>  // b.lo, b.ul, b.last
  424864:	mov	w2, #0x5                   	// #5
  424868:	adrp	x1, 440000 <warn@@Base+0x9468>
  42486c:	mov	x0, #0x0                   	// #0
  424870:	add	x1, x1, #0x838
  424874:	bl	403700 <dcgettext@plt>
  424878:	sub	x22, x22, w23, uxtw
  42487c:	ldr	x20, [x27, #16]
  424880:	mov	x19, x0
  424884:	mov	x1, x21
  424888:	mov	w2, #0x0                   	// #0
  42488c:	adrp	x0, 43c000 <warn@@Base+0x5468>
  424890:	add	x0, x0, #0x550
  424894:	bl	40b9b8 <ferror@plt+0x8118>
  424898:	mov	x3, x0
  42489c:	mov	x2, x22
  4248a0:	mov	x1, x20
  4248a4:	mov	x0, x19
  4248a8:	bl	436b98 <warn@@Base>
  4248ac:	mov	w0, #0xa                   	// #10
  4248b0:	ldp	x23, x24, [sp, #48]
  4248b4:	ldp	x25, x26, [sp, #64]
  4248b8:	bl	403800 <putchar@plt>
  4248bc:	mov	w0, #0x1                   	// #1
  4248c0:	ldp	x19, x20, [sp, #16]
  4248c4:	ldp	x21, x22, [sp, #32]
  4248c8:	ldp	x27, x28, [sp, #80]
  4248cc:	ldp	x29, x30, [sp], #128
  4248d0:	ret
  4248d4:	mov	w23, #0x4                   	// #4
  4248d8:	mov	w25, w23
  4248dc:	b	424854 <ferror@plt+0x20fb4>
  4248e0:	adrp	x1, 443000 <warn@@Base+0xc468>
  4248e4:	add	x1, x1, #0x870
  4248e8:	mov	w2, #0x5                   	// #5
  4248ec:	mov	x0, #0x0                   	// #0
  4248f0:	bl	403700 <dcgettext@plt>
  4248f4:	bl	4037a0 <printf@plt>
  4248f8:	b	42464c <ferror@plt+0x20dac>
  4248fc:	mov	w1, w0
  424900:	b	424750 <ferror@plt+0x20eb0>
  424904:	sub	w0, w28, #0x2
  424908:	mov	x20, #0x0                   	// #0
  42490c:	and	w26, w0, #0xffff
  424910:	str	w28, [sp, #104]
  424914:	b	4243f4 <ferror@plt+0x20b54>
  424918:	mov	w2, #0x1                   	// #1
  42491c:	b	4242f0 <ferror@plt+0x20a50>
  424920:	mov	w2, #0x0                   	// #0
  424924:	b	4242f0 <ferror@plt+0x20a50>
  424928:	stp	x29, x30, [sp, #-144]!
  42492c:	mov	x29, sp
  424930:	stp	x19, x20, [sp, #16]
  424934:	mov	x19, x1
  424938:	add	x1, x0, #0x18
  42493c:	stp	x21, x22, [sp, #32]
  424940:	stp	x23, x24, [sp, #48]
  424944:	ldr	x24, [x0, #32]
  424948:	str	x0, [sp, #128]
  42494c:	ldr	x21, [x0, #48]
  424950:	add	x0, x0, #0x10
  424954:	bl	40e318 <ferror@plt+0xaa78>
  424958:	add	x21, x24, x21
  42495c:	mov	x0, x19
  424960:	bl	4219a0 <ferror@plt+0x1e100>
  424964:	cmp	x24, x21
  424968:	b.cs	424c7c <ferror@plt+0x213dc>  // b.hs, b.nlast
  42496c:	adrp	x0, 467000 <_bfd_std_section+0x120>
  424970:	add	x0, x0, #0x4f8
  424974:	stp	x25, x26, [sp, #64]
  424978:	stp	x27, x28, [sp, #80]
  42497c:	str	x0, [sp, #136]
  424980:	add	x20, x24, #0x4
  424984:	cmp	x20, x21
  424988:	b.cc	424ce8 <ferror@plt+0x21448>  // b.lo, b.ul, b.last
  42498c:	sub	x1, x21, x24
  424990:	sub	w0, w1, #0x1
  424994:	cmp	w0, #0x7
  424998:	b.ls	424cec <ferror@plt+0x2144c>  // b.plast
  42499c:	mov	w26, #0x4                   	// #4
  4249a0:	mov	w22, w26
  4249a4:	ldr	x0, [sp, #128]
  4249a8:	mov	x19, #0x0                   	// #0
  4249ac:	ldr	x0, [x0, #32]
  4249b0:	sub	x0, x20, x0
  4249b4:	mov	x23, x0
  4249b8:	ldr	x1, [sp, #128]
  4249bc:	ldr	x1, [x1, #48]
  4249c0:	cmp	x1, x0
  4249c4:	b.cc	424f48 <ferror@plt+0x216a8>  // b.lo, b.ul, b.last
  4249c8:	add	x28, x20, #0x2
  4249cc:	cmp	x28, x21
  4249d0:	b.cc	424de0 <ferror@plt+0x21540>  // b.lo, b.ul, b.last
  4249d4:	cmp	x21, x20
  4249d8:	b.ls	4249ec <ferror@plt+0x2114c>  // b.plast
  4249dc:	sub	x1, x21, x20
  4249e0:	sub	w0, w1, #0x1
  4249e4:	cmp	w0, #0x7
  4249e8:	b.ls	424edc <ferror@plt+0x2163c>  // b.plast
  4249ec:	add	x20, x28, w22, uxtw
  4249f0:	cmp	x21, x20
  4249f4:	b.ls	424ec0 <ferror@plt+0x21620>  // b.plast
  4249f8:	adrp	x4, 46a000 <_bfd_std_section+0x3120>
  4249fc:	add	x4, x4, #0x2b8
  424a00:	mov	w23, #0xfffe                	// #65534
  424a04:	mov	w25, #0x0                   	// #0
  424a08:	ldr	x2, [x4]
  424a0c:	mov	w1, w22
  424a10:	mov	x0, x28
  424a14:	blr	x2
  424a18:	mov	x5, x0
  424a1c:	ldr	x0, [sp, #136]
  424a20:	ldr	w2, [x0, #1512]
  424a24:	sub	w2, w2, #0x1
  424a28:	cmn	w2, #0x3
  424a2c:	b.ls	424e40 <ferror@plt+0x215a0>  // b.plast
  424a30:	add	x28, x20, #0x1
  424a34:	cmp	x28, x21
  424a38:	b.cc	424d4c <ferror@plt+0x214ac>  // b.lo, b.ul, b.last
  424a3c:	cmp	x21, x20
  424a40:	b.ls	424a54 <ferror@plt+0x211b4>  // b.plast
  424a44:	sub	x1, x21, x20
  424a48:	sub	w0, w1, #0x1
  424a4c:	cmp	w0, #0x7
  424a50:	b.ls	42501c <ferror@plt+0x2177c>  // b.plast
  424a54:	add	x27, x20, #0x2
  424a58:	cmp	x21, x27
  424a5c:	b.ls	424ed0 <ferror@plt+0x21630>  // b.plast
  424a60:	adrp	x4, 46a000 <_bfd_std_section+0x3120>
  424a64:	add	x4, x4, #0x2b8
  424a68:	mov	w1, #0x1                   	// #1
  424a6c:	mov	w22, #0x0                   	// #0
  424a70:	ldr	x2, [x4]
  424a74:	mov	x0, x28
  424a78:	str	x5, [sp, #96]
  424a7c:	blr	x2
  424a80:	and	w20, w0, #0xff
  424a84:	ldr	x5, [sp, #96]
  424a88:	cmp	w23, #0x1
  424a8c:	b.hi	424d9c <ferror@plt+0x214fc>  // b.pmore
  424a90:	mov	w2, #0x5                   	// #5
  424a94:	adrp	x1, 443000 <warn@@Base+0xc468>
  424a98:	mov	x0, #0x0                   	// #0
  424a9c:	add	x1, x1, #0x948
  424aa0:	str	x5, [sp, #96]
  424aa4:	bl	403700 <dcgettext@plt>
  424aa8:	mov	x1, x19
  424aac:	bl	4037a0 <printf@plt>
  424ab0:	mov	w2, #0x5                   	// #5
  424ab4:	adrp	x1, 443000 <warn@@Base+0xc468>
  424ab8:	mov	x0, #0x0                   	// #0
  424abc:	add	x1, x1, #0x970
  424ac0:	bl	403700 <dcgettext@plt>
  424ac4:	mov	w1, w25
  424ac8:	bl	4037a0 <printf@plt>
  424acc:	mov	w2, #0x5                   	// #5
  424ad0:	adrp	x1, 443000 <warn@@Base+0xc468>
  424ad4:	mov	x0, #0x0                   	// #0
  424ad8:	add	x1, x1, #0x990
  424adc:	bl	403700 <dcgettext@plt>
  424ae0:	ldr	x5, [sp, #96]
  424ae4:	mov	x1, x5
  424ae8:	bl	4037a0 <printf@plt>
  424aec:	mov	w2, #0x5                   	// #5
  424af0:	adrp	x1, 443000 <warn@@Base+0xc468>
  424af4:	mov	x0, #0x0                   	// #0
  424af8:	add	x1, x1, #0x9b8
  424afc:	bl	403700 <dcgettext@plt>
  424b00:	mov	w1, w22
  424b04:	bl	4037a0 <printf@plt>
  424b08:	mov	w2, #0x5                   	// #5
  424b0c:	adrp	x1, 443000 <warn@@Base+0xc468>
  424b10:	mov	x0, #0x0                   	// #0
  424b14:	add	x1, x1, #0x9d8
  424b18:	bl	403700 <dcgettext@plt>
  424b1c:	mov	w1, w20
  424b20:	add	w20, w20, w22
  424b24:	bl	4037a0 <printf@plt>
  424b28:	and	w20, w20, #0xff
  424b2c:	sub	w0, w20, #0x1
  424b30:	and	w1, w0, #0xff
  424b34:	cmp	w1, #0x7
  424b38:	b.hi	424fc8 <ferror@plt+0x21728>  // b.pmore
  424b3c:	tst	w0, w20
  424b40:	b.ne	425010 <ferror@plt+0x21770>  // b.any
  424b44:	cmp	w20, #0x4
  424b48:	b.ls	424ea4 <ferror@plt+0x21604>  // b.plast
  424b4c:	adrp	x1, 443000 <warn@@Base+0xc468>
  424b50:	add	x1, x1, #0xa58
  424b54:	mov	w2, #0x5                   	// #5
  424b58:	mov	x0, #0x0                   	// #0
  424b5c:	bl	403700 <dcgettext@plt>
  424b60:	bl	4037a0 <printf@plt>
  424b64:	sub	x2, x27, x24
  424b68:	ubfiz	x25, x20, #1, #8
  424b6c:	lsl	w0, w20, #1
  424b70:	add	x19, x19, w26, uxtw
  424b74:	add	x24, x24, x19
  424b78:	sdiv	x1, x2, x25
  424b7c:	msub	x1, x1, x25, x2
  424b80:	sub	w0, w0, w1
  424b84:	cmp	x1, #0x0
  424b88:	add	x0, x27, w0, sxtw
  424b8c:	csel	x27, x0, x27, ne  // ne = any
  424b90:	add	x0, x27, x25
  424b94:	cmp	x24, x0
  424b98:	b.cc	424c6c <ferror@plt+0x213cc>  // b.lo, b.ul, b.last
  424b9c:	and	x0, x20, #0xff
  424ba0:	adrp	x28, 443000 <warn@@Base+0xc468>
  424ba4:	sub	x1, x25, x0
  424ba8:	add	x28, x28, #0xb10
  424bac:	neg	x0, x0, lsl #1
  424bb0:	ubfiz	x23, x20, #1, #8
  424bb4:	add	x19, x27, w20, uxtb
  424bb8:	adrp	x26, 46a000 <_bfd_std_section+0x3120>
  424bbc:	str	x1, [sp, #96]
  424bc0:	str	x0, [sp, #120]
  424bc4:	adrp	x0, 466000 <_sch_istable+0x1478>
  424bc8:	add	x0, x0, #0xed8
  424bcc:	str	x0, [sp, #104]
  424bd0:	add	x25, x27, x23
  424bd4:	mov	x0, x27
  424bd8:	cmp	x19, x21
  424bdc:	mov	x27, x25
  424be0:	b.cc	424ca4 <ferror@plt+0x21404>  // b.lo, b.ul, b.last
  424be4:	ldr	x1, [sp, #120]
  424be8:	add	x1, x25, x1
  424bec:	cmp	x21, x1
  424bf0:	b.ls	424c04 <ferror@plt+0x21364>  // b.plast
  424bf4:	sub	x1, x21, x0
  424bf8:	sub	w4, w1, #0x1
  424bfc:	cmp	w4, #0x7
  424c00:	b.ls	424ca8 <ferror@plt+0x21408>  // b.plast
  424c04:	add	x4, x26, #0x2b8
  424c08:	cmp	x27, x21
  424c0c:	mov	x22, #0x0                   	// #0
  424c10:	b.cs	424c9c <ferror@plt+0x213fc>  // b.hs, b.nlast
  424c14:	mov	w1, w20
  424c18:	ldr	x2, [x4]
  424c1c:	mov	x0, x19
  424c20:	blr	x2
  424c24:	mov	x25, x0
  424c28:	mov	x0, x28
  424c2c:	bl	4037a0 <printf@plt>
  424c30:	mov	w1, w20
  424c34:	mov	x0, x22
  424c38:	bl	40bcd0 <ferror@plt+0x8430>
  424c3c:	add	x19, x19, x23
  424c40:	mov	w1, w20
  424c44:	mov	x0, x25
  424c48:	bl	40bcd0 <ferror@plt+0x8430>
  424c4c:	ldr	x0, [sp, #104]
  424c50:	ldr	x1, [x0]
  424c54:	mov	w0, #0xa                   	// #10
  424c58:	bl	4030b0 <putc@plt>
  424c5c:	ldr	x0, [sp, #96]
  424c60:	add	x0, x0, x19
  424c64:	cmp	x24, x0
  424c68:	b.cs	424bd0 <ferror@plt+0x21330>  // b.hs, b.nlast
  424c6c:	cmp	x21, x24
  424c70:	b.hi	424980 <ferror@plt+0x210e0>  // b.pmore
  424c74:	ldp	x25, x26, [sp, #64]
  424c78:	ldp	x27, x28, [sp, #80]
  424c7c:	mov	w0, #0xa                   	// #10
  424c80:	bl	403800 <putchar@plt>
  424c84:	mov	w0, #0x1                   	// #1
  424c88:	ldp	x19, x20, [sp, #16]
  424c8c:	ldp	x21, x22, [sp, #32]
  424c90:	ldp	x23, x24, [sp, #48]
  424c94:	ldp	x29, x30, [sp], #144
  424c98:	ret
  424c9c:	mov	x25, #0x0                   	// #0
  424ca0:	b	424c28 <ferror@plt+0x21388>
  424ca4:	mov	w1, w20
  424ca8:	ldr	x5, [x26, #696]
  424cac:	add	x4, x26, #0x2b8
  424cb0:	str	x4, [sp, #112]
  424cb4:	blr	x5
  424cb8:	mov	x22, x0
  424cbc:	cmp	x25, x21
  424cc0:	ldr	x4, [sp, #112]
  424cc4:	b.cc	424c14 <ferror@plt+0x21374>  // b.lo, b.ul, b.last
  424cc8:	cmp	x19, x21
  424ccc:	b.cs	424c9c <ferror@plt+0x213fc>  // b.hs, b.nlast
  424cd0:	sub	x1, x21, x19
  424cd4:	mov	x25, #0x0                   	// #0
  424cd8:	sub	w0, w1, #0x1
  424cdc:	cmp	w0, #0x7
  424ce0:	b.hi	424c28 <ferror@plt+0x21388>  // b.pmore
  424ce4:	b	424c18 <ferror@plt+0x21378>
  424ce8:	mov	w1, #0x4                   	// #4
  424cec:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  424cf0:	add	x4, x2, #0x2b8
  424cf4:	mov	x0, x24
  424cf8:	str	x4, [sp, #96]
  424cfc:	ldr	x2, [x2, #696]
  424d00:	blr	x2
  424d04:	mov	x19, x0
  424d08:	mov	x0, #0xffffffff            	// #4294967295
  424d0c:	cmp	x19, x0
  424d10:	b.ne	424fbc <ferror@plt+0x2171c>  // b.any
  424d14:	add	x2, x24, #0xc
  424d18:	cmp	x2, x21
  424d1c:	ldr	x4, [sp, #96]
  424d20:	b.cc	424f14 <ferror@plt+0x21674>  // b.lo, b.ul, b.last
  424d24:	cmp	x20, x21
  424d28:	b.cs	424d3c <ferror@plt+0x2149c>  // b.hs, b.nlast
  424d2c:	sub	x1, x21, x20
  424d30:	sub	w0, w1, #0x1
  424d34:	cmp	w0, #0x7
  424d38:	b.ls	424f18 <ferror@plt+0x21678>  // b.plast
  424d3c:	mov	x20, x2
  424d40:	mov	w26, #0xc                   	// #12
  424d44:	mov	w22, #0x8                   	// #8
  424d48:	b	4249a4 <ferror@plt+0x21104>
  424d4c:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  424d50:	add	x4, x2, #0x2b8
  424d54:	mov	w1, #0x1                   	// #1
  424d58:	mov	x0, x20
  424d5c:	ldr	x2, [x2, #696]
  424d60:	add	x27, x20, #0x2
  424d64:	stp	x4, x5, [sp, #96]
  424d68:	blr	x2
  424d6c:	and	w22, w0, #0xff
  424d70:	cmp	x27, x21
  424d74:	mov	w1, #0x1                   	// #1
  424d78:	ldp	x4, x5, [sp, #96]
  424d7c:	b.cc	424a70 <ferror@plt+0x211d0>  // b.lo, b.ul, b.last
  424d80:	sub	x1, x21, x28
  424d84:	mov	w20, #0x0                   	// #0
  424d88:	sub	w0, w1, #0x1
  424d8c:	cmp	w0, #0x7
  424d90:	b.ls	424a70 <ferror@plt+0x211d0>  // b.plast
  424d94:	cmp	w23, #0x1
  424d98:	b.ls	424a90 <ferror@plt+0x211f0>  // b.plast
  424d9c:	adrp	x1, 443000 <warn@@Base+0xc468>
  424da0:	add	x1, x1, #0x910
  424da4:	cbz	w25, 424c74 <ferror@plt+0x213d4>
  424da8:	mov	w2, #0x5                   	// #5
  424dac:	mov	x0, #0x0                   	// #0
  424db0:	bl	403700 <dcgettext@plt>
  424db4:	bl	436b98 <warn@@Base>
  424db8:	mov	w0, #0xa                   	// #10
  424dbc:	ldp	x25, x26, [sp, #64]
  424dc0:	ldp	x27, x28, [sp, #80]
  424dc4:	bl	403800 <putchar@plt>
  424dc8:	mov	w0, #0x1                   	// #1
  424dcc:	ldp	x19, x20, [sp, #16]
  424dd0:	ldp	x21, x22, [sp, #32]
  424dd4:	ldp	x23, x24, [sp, #48]
  424dd8:	ldp	x29, x30, [sp], #144
  424ddc:	ret
  424de0:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  424de4:	add	x4, x2, #0x2b8
  424de8:	mov	x0, x20
  424dec:	mov	w1, #0x2                   	// #2
  424df0:	ldr	x2, [x2, #696]
  424df4:	add	x20, x28, w22, uxtw
  424df8:	str	x4, [sp, #96]
  424dfc:	blr	x2
  424e00:	and	w25, w0, #0xffff
  424e04:	cmp	x21, x20
  424e08:	ldr	x4, [sp, #96]
  424e0c:	b.hi	424f08 <ferror@plt+0x21668>  // b.pmore
  424e10:	sub	x22, x21, x28
  424e14:	sub	w23, w25, #0x2
  424e18:	sub	w0, w22, #0x1
  424e1c:	and	w23, w23, #0xffff
  424e20:	cmp	w0, #0x7
  424e24:	mov	x5, #0x0                   	// #0
  424e28:	b.ls	424a08 <ferror@plt+0x21168>  // b.plast
  424e2c:	ldr	x0, [sp, #136]
  424e30:	ldr	w2, [x0, #1512]
  424e34:	sub	w2, w2, #0x1
  424e38:	cmn	w2, #0x3
  424e3c:	b.hi	424a30 <ferror@plt+0x21190>  // b.pmore
  424e40:	ldr	x1, [x0, #1504]
  424e44:	mov	w3, #0x68                  	// #104
  424e48:	add	x0, x1, #0x78
  424e4c:	add	x1, x1, #0x10
  424e50:	umaddl	x2, w2, w3, x0
  424e54:	nop
  424e58:	ldr	x0, [x1]
  424e5c:	add	x1, x1, #0x68
  424e60:	cmp	x5, x0
  424e64:	b.eq	424a30 <ferror@plt+0x21190>  // b.none
  424e68:	cmp	x1, x2
  424e6c:	b.ne	424e58 <ferror@plt+0x215b8>  // b.any
  424e70:	mov	w2, #0x5                   	// #5
  424e74:	adrp	x1, 443000 <warn@@Base+0xc468>
  424e78:	mov	x0, #0x0                   	// #0
  424e7c:	add	x1, x1, #0x8c0
  424e80:	str	x5, [sp, #96]
  424e84:	bl	403700 <dcgettext@plt>
  424e88:	ldr	x1, [sp, #128]
  424e8c:	ldr	x5, [sp, #96]
  424e90:	ldr	x2, [x1, #16]
  424e94:	mov	x1, x5
  424e98:	bl	436b98 <warn@@Base>
  424e9c:	ldr	x5, [sp, #96]
  424ea0:	b	424a30 <ferror@plt+0x21190>
  424ea4:	adrp	x1, 443000 <warn@@Base+0xc468>
  424ea8:	add	x1, x1, #0xa78
  424eac:	mov	w2, #0x5                   	// #5
  424eb0:	mov	x0, #0x0                   	// #0
  424eb4:	bl	403700 <dcgettext@plt>
  424eb8:	bl	4037a0 <printf@plt>
  424ebc:	b	424b64 <ferror@plt+0x212c4>
  424ec0:	mov	w23, #0xfffe                	// #65534
  424ec4:	mov	w25, #0x0                   	// #0
  424ec8:	mov	x5, #0x0                   	// #0
  424ecc:	b	424a1c <ferror@plt+0x2117c>
  424ed0:	mov	w22, #0x0                   	// #0
  424ed4:	mov	w20, #0x0                   	// #0
  424ed8:	b	424a88 <ferror@plt+0x211e8>
  424edc:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  424ee0:	add	x4, x2, #0x2b8
  424ee4:	mov	x0, x20
  424ee8:	add	x20, x28, w22, uxtw
  424eec:	ldr	x2, [x2, #696]
  424ef0:	str	x4, [sp, #96]
  424ef4:	blr	x2
  424ef8:	and	w25, w0, #0xffff
  424efc:	cmp	x21, x20
  424f00:	b.ls	425054 <ferror@plt+0x217b4>  // b.plast
  424f04:	ldr	x4, [sp, #96]
  424f08:	sub	w23, w25, #0x2
  424f0c:	and	w23, w23, #0xffff
  424f10:	b	424a08 <ferror@plt+0x21168>
  424f14:	mov	w1, #0x8                   	// #8
  424f18:	ldr	x3, [x4]
  424f1c:	mov	x0, x20
  424f20:	mov	x20, x2
  424f24:	mov	w26, #0xc                   	// #12
  424f28:	mov	w22, #0x8                   	// #8
  424f2c:	blr	x3
  424f30:	mov	x19, x0
  424f34:	ldr	x0, [sp, #128]
  424f38:	ldr	x23, [x0, #32]
  424f3c:	sub	x23, x20, x23
  424f40:	adds	x0, x19, x23
  424f44:	b.cc	4249b8 <ferror@plt+0x21118>  // b.lo, b.ul, b.last
  424f48:	mov	w2, #0x5                   	// #5
  424f4c:	adrp	x1, 440000 <warn@@Base+0x9468>
  424f50:	mov	x0, #0x0                   	// #0
  424f54:	add	x1, x1, #0x838
  424f58:	bl	403700 <dcgettext@plt>
  424f5c:	sub	x23, x23, w26, uxtw
  424f60:	ldr	x1, [sp, #128]
  424f64:	mov	x20, x0
  424f68:	mov	w2, #0x0                   	// #0
  424f6c:	adrp	x0, 43c000 <warn@@Base+0x5468>
  424f70:	add	x0, x0, #0x550
  424f74:	ldr	x21, [x1, #16]
  424f78:	mov	x1, x19
  424f7c:	bl	40b9b8 <ferror@plt+0x8118>
  424f80:	mov	x3, x0
  424f84:	mov	x2, x23
  424f88:	mov	x1, x21
  424f8c:	mov	x0, x20
  424f90:	bl	436b98 <warn@@Base>
  424f94:	mov	w0, #0xa                   	// #10
  424f98:	ldp	x25, x26, [sp, #64]
  424f9c:	ldp	x27, x28, [sp, #80]
  424fa0:	bl	403800 <putchar@plt>
  424fa4:	mov	w0, #0x1                   	// #1
  424fa8:	ldp	x19, x20, [sp, #16]
  424fac:	ldp	x21, x22, [sp, #32]
  424fb0:	ldp	x23, x24, [sp, #48]
  424fb4:	ldp	x29, x30, [sp], #144
  424fb8:	ret
  424fbc:	mov	w26, #0x4                   	// #4
  424fc0:	mov	w22, w26
  424fc4:	b	424f34 <ferror@plt+0x21694>
  424fc8:	mov	w2, #0x5                   	// #5
  424fcc:	adrp	x1, 443000 <warn@@Base+0xc468>
  424fd0:	mov	x0, #0x0                   	// #0
  424fd4:	add	x1, x1, #0x9f8
  424fd8:	bl	403700 <dcgettext@plt>
  424fdc:	ldr	x1, [sp, #128]
  424fe0:	ldr	x1, [x1, #16]
  424fe4:	bl	4365c0 <error@@Base>
  424fe8:	mov	w0, #0xa                   	// #10
  424fec:	ldp	x25, x26, [sp, #64]
  424ff0:	ldp	x27, x28, [sp, #80]
  424ff4:	bl	403800 <putchar@plt>
  424ff8:	mov	w0, #0x1                   	// #1
  424ffc:	ldp	x19, x20, [sp, #16]
  425000:	ldp	x21, x22, [sp, #32]
  425004:	ldp	x23, x24, [sp, #48]
  425008:	ldp	x29, x30, [sp], #144
  42500c:	ret
  425010:	adrp	x1, 443000 <warn@@Base+0xc468>
  425014:	add	x1, x1, #0xa20
  425018:	b	424da8 <ferror@plt+0x21508>
  42501c:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  425020:	add	x4, x2, #0x2b8
  425024:	mov	x0, x20
  425028:	add	x27, x20, #0x2
  42502c:	ldr	x2, [x2, #696]
  425030:	stp	x4, x5, [sp, #96]
  425034:	blr	x2
  425038:	and	w22, w0, #0xff
  42503c:	cmp	x27, x21
  425040:	ldr	x5, [sp, #104]
  425044:	b.cs	424ed4 <ferror@plt+0x21634>  // b.hs, b.nlast
  425048:	mov	w1, #0x1                   	// #1
  42504c:	ldr	x4, [sp, #96]
  425050:	b	424a70 <ferror@plt+0x211d0>
  425054:	sub	w23, w25, #0x2
  425058:	mov	x5, #0x0                   	// #0
  42505c:	and	w23, w23, #0xffff
  425060:	b	424a1c <ferror@plt+0x2117c>
  425064:	nop
  425068:	mov	w1, #0x1                   	// #1
  42506c:	b	420968 <ferror@plt+0x1d0c8>
  425070:	stp	x29, x30, [sp, #-144]!
  425074:	mov	x29, sp
  425078:	stp	x19, x20, [sp, #16]
  42507c:	adrp	x20, 46a000 <_bfd_std_section+0x3120>
  425080:	stp	x21, x22, [sp, #32]
  425084:	adrp	x21, 46a000 <_bfd_std_section+0x3120>
  425088:	ldr	w2, [x20, #620]
  42508c:	stp	x27, x28, [sp, #80]
  425090:	mov	x28, x0
  425094:	ldr	w0, [x21, #668]
  425098:	orr	w2, w2, w0
  42509c:	cbz	w2, 4250bc <ferror@plt+0x2181c>
  4250a0:	mov	x19, x1
  4250a4:	mov	w0, #0xa                   	// #10
  4250a8:	mov	x1, x28
  4250ac:	bl	40b248 <ferror@plt+0x79a8>
  4250b0:	cbnz	w0, 42510c <ferror@plt+0x2186c>
  4250b4:	ldr	w0, [x20, #620]
  4250b8:	cbnz	w0, 4250d4 <ferror@plt+0x21834>
  4250bc:	mov	w0, #0x0                   	// #0
  4250c0:	ldp	x19, x20, [sp, #16]
  4250c4:	ldp	x21, x22, [sp, #32]
  4250c8:	ldp	x27, x28, [sp, #80]
  4250cc:	ldp	x29, x30, [sp], #144
  4250d0:	ret
  4250d4:	mov	x1, x28
  4250d8:	mov	w0, #0x29                  	// #41
  4250dc:	bl	40b248 <ferror@plt+0x79a8>
  4250e0:	cbnz	w0, 425208 <ferror@plt+0x21968>
  4250e4:	mov	x1, x28
  4250e8:	mov	w0, #0x28                  	// #40
  4250ec:	bl	40b248 <ferror@plt+0x79a8>
  4250f0:	cbnz	w0, 4251e0 <ferror@plt+0x21940>
  4250f4:	adrp	x1, 467000 <_bfd_std_section+0x120>
  4250f8:	mov	w0, #0x1                   	// #1
  4250fc:	ldr	x1, [x1, #2440]
  425100:	cbnz	x1, 4250c0 <ferror@plt+0x21820>
  425104:	str	wzr, [x20, #620]
  425108:	b	4250bc <ferror@plt+0x2181c>
  42510c:	mov	x1, x28
  425110:	mov	w0, #0x0                   	// #0
  425114:	bl	40b248 <ferror@plt+0x79a8>
  425118:	cbz	w0, 4250b4 <ferror@plt+0x21814>
  42511c:	mov	x1, x28
  425120:	mov	w0, #0x3                   	// #3
  425124:	bl	40b248 <ferror@plt+0x79a8>
  425128:	cbz	w0, 4250b4 <ferror@plt+0x21814>
  42512c:	adrp	x22, 467000 <_bfd_std_section+0x120>
  425130:	add	x22, x22, #0x4f8
  425134:	stp	x23, x24, [sp, #48]
  425138:	ldr	x23, [x22, #1528]
  42513c:	cbz	x23, 425150 <ferror@plt+0x218b0>
  425140:	mov	x0, x23
  425144:	ldr	x23, [x23, #16]
  425148:	bl	403510 <free@plt>
  42514c:	cbnz	x23, 425140 <ferror@plt+0x218a0>
  425150:	adrp	x0, 465000 <memcpy@GLIBC_2.17>
  425154:	mov	x1, x28
  425158:	add	x0, x0, #0xd40
  42515c:	mov	w4, #0x0                   	// #0
  425160:	mov	w3, #0x1                   	// #1
  425164:	mov	w2, #0x0                   	// #0
  425168:	str	xzr, [x22, #1528]
  42516c:	bl	4157f0 <ferror@plt+0x11f50>
  425170:	cbz	w0, 425348 <ferror@plt+0x21aa8>
  425174:	stp	x25, x26, [sp, #64]
  425178:	ldr	x26, [x22, #1528]
  42517c:	cbz	x26, 42533c <ferror@plt+0x21a9c>
  425180:	adrp	x24, 443000 <warn@@Base+0xc468>
  425184:	adrp	x0, 43c000 <warn@@Base+0x5468>
  425188:	add	x24, x24, #0xb80
  42518c:	add	x0, x0, #0x830
  425190:	mov	x25, #0x0                   	// #0
  425194:	mov	x23, #0x0                   	// #0
  425198:	str	wzr, [sp, #108]
  42519c:	str	x0, [sp, #112]
  4251a0:	b	4251c4 <ferror@plt+0x21924>
  4251a4:	cbz	w0, 425238 <ferror@plt+0x21998>
  4251a8:	mov	x1, x24
  4251ac:	mov	w2, #0x5                   	// #5
  4251b0:	mov	x0, #0x0                   	// #0
  4251b4:	bl	403700 <dcgettext@plt>
  4251b8:	bl	4365c0 <error@@Base>
  4251bc:	ldr	x26, [x26, #16]
  4251c0:	cbz	x26, 42533c <ferror@plt+0x21a9c>
  4251c4:	ldr	w0, [x26]
  4251c8:	cmp	w0, #0x1
  4251cc:	b.eq	425230 <ferror@plt+0x21990>  // b.none
  4251d0:	cmp	w0, #0x2
  4251d4:	b.ne	4251a4 <ferror@plt+0x21904>  // b.any
  4251d8:	ldr	x25, [x26, #8]
  4251dc:	b	4251bc <ferror@plt+0x2191c>
  4251e0:	mov	x0, x19
  4251e4:	add	x4, sp, #0x88
  4251e8:	adrp	x3, 40b000 <ferror@plt+0x7760>
  4251ec:	adrp	x2, 40b000 <ferror@plt+0x7760>
  4251f0:	add	x3, x3, #0x6f0
  4251f4:	add	x2, x2, #0x850
  4251f8:	adrp	x1, 466000 <_sch_istable+0x1478>
  4251fc:	add	x1, x1, #0xd70
  425200:	bl	40de30 <ferror@plt+0xa590>
  425204:	b	4250f4 <ferror@plt+0x21854>
  425208:	add	x4, sp, #0x88
  42520c:	mov	x0, x19
  425210:	adrp	x3, 40b000 <ferror@plt+0x7760>
  425214:	adrp	x2, 40b000 <ferror@plt+0x7760>
  425218:	add	x3, x3, #0x6d0
  42521c:	add	x2, x2, #0x8d0
  425220:	adrp	x1, 466000 <_sch_istable+0x1478>
  425224:	add	x1, x1, #0xde0
  425228:	bl	40de30 <ferror@plt+0xa590>
  42522c:	b	4250e4 <ferror@plt+0x21844>
  425230:	ldr	x23, [x26, #8]
  425234:	b	4251bc <ferror@plt+0x2191c>
  425238:	ldr	w0, [x21, #668]
  42523c:	cbz	w0, 4252cc <ferror@plt+0x21a2c>
  425240:	ldr	w0, [sp, #108]
  425244:	cbz	w0, 425350 <ferror@plt+0x21ab0>
  425248:	mov	w2, #0x5                   	// #5
  42524c:	adrp	x1, 443000 <warn@@Base+0xc468>
  425250:	mov	x0, #0x0                   	// #0
  425254:	add	x1, x1, #0xac8
  425258:	bl	403700 <dcgettext@plt>
  42525c:	ldr	x1, [x26, #8]
  425260:	bl	4037a0 <printf@plt>
  425264:	adrp	x1, 443000 <warn@@Base+0xc468>
  425268:	mov	w2, #0x5                   	// #5
  42526c:	add	x1, x1, #0xae0
  425270:	mov	x0, #0x0                   	// #0
  425274:	bl	403700 <dcgettext@plt>
  425278:	mov	x27, x0
  42527c:	mov	x1, x23
  425280:	cbz	x23, 425390 <ferror@plt+0x21af0>
  425284:	mov	x0, x27
  425288:	bl	4037a0 <printf@plt>
  42528c:	cbz	x25, 425374 <ferror@plt+0x21ad4>
  425290:	adrp	x1, 443000 <warn@@Base+0xc468>
  425294:	add	x1, x1, #0xb08
  425298:	mov	w2, #0x5                   	// #5
  42529c:	mov	x0, #0x0                   	// #0
  4252a0:	bl	403700 <dcgettext@plt>
  4252a4:	bl	4037a0 <printf@plt>
  4252a8:	sxtw	x0, w0
  4252ac:	mov	x1, x25
  4252b0:	mov	x2, #0x8                   	// #8
  4252b4:	bl	40d6b0 <ferror@plt+0x9e10>
  4252b8:	mov	w0, #0x1                   	// #1
  4252bc:	str	w0, [sp, #108]
  4252c0:	adrp	x0, 443000 <warn@@Base+0xc468>
  4252c4:	add	x0, x0, #0xac0
  4252c8:	bl	403450 <puts@plt>
  4252cc:	ldr	w0, [x20, #620]
  4252d0:	cbz	w0, 4251bc <ferror@plt+0x2191c>
  4252d4:	ldr	x2, [x26, #8]
  4252d8:	mov	x3, #0x0                   	// #0
  4252dc:	ldr	x1, [sp, #112]
  4252e0:	mov	x0, x23
  4252e4:	bl	403210 <concat@plt>
  4252e8:	mov	x27, x0
  4252ec:	bl	40b460 <ferror@plt+0x7bc0>
  4252f0:	mov	x3, x0
  4252f4:	cbz	x0, 4253ac <ferror@plt+0x21b0c>
  4252f8:	mov	w2, #0x5                   	// #5
  4252fc:	adrp	x1, 443000 <warn@@Base+0xc468>
  425300:	mov	x0, #0x0                   	// #0
  425304:	add	x1, x1, #0xb50
  425308:	str	x3, [sp, #120]
  42530c:	bl	403700 <dcgettext@plt>
  425310:	mov	x1, x19
  425314:	mov	x2, x27
  425318:	bl	4037a0 <printf@plt>
  42531c:	mov	x0, #0x18                  	// #24
  425320:	bl	4032a0 <xmalloc@plt>
  425324:	ldr	x3, [sp, #120]
  425328:	stp	x3, x27, [x0]
  42532c:	ldr	x1, [x22, #1168]
  425330:	str	x1, [x0, #16]
  425334:	str	x0, [x22, #1168]
  425338:	b	4251bc <ferror@plt+0x2191c>
  42533c:	ldp	x23, x24, [sp, #48]
  425340:	ldp	x25, x26, [sp, #64]
  425344:	b	4250b4 <ferror@plt+0x21814>
  425348:	ldp	x23, x24, [sp, #48]
  42534c:	b	4250b4 <ferror@plt+0x21814>
  425350:	mov	w2, #0x5                   	// #5
  425354:	adrp	x1, 443000 <warn@@Base+0xc468>
  425358:	mov	x0, #0x0                   	// #0
  42535c:	add	x1, x1, #0xa90
  425360:	bl	403700 <dcgettext@plt>
  425364:	adrp	x1, 465000 <memcpy@GLIBC_2.17>
  425368:	ldr	x1, [x1, #3392]
  42536c:	bl	4037a0 <printf@plt>
  425370:	b	425248 <ferror@plt+0x219a8>
  425374:	adrp	x1, 443000 <warn@@Base+0xc468>
  425378:	add	x1, x1, #0xb18
  42537c:	mov	w2, #0x5                   	// #5
  425380:	mov	x0, #0x0                   	// #0
  425384:	bl	403700 <dcgettext@plt>
  425388:	bl	4037a0 <printf@plt>
  42538c:	b	4252b8 <ferror@plt+0x21a18>
  425390:	adrp	x1, 443000 <warn@@Base+0xc468>
  425394:	add	x1, x1, #0xaf8
  425398:	mov	w2, #0x5                   	// #5
  42539c:	mov	x0, #0x0                   	// #0
  4253a0:	bl	403700 <dcgettext@plt>
  4253a4:	mov	x1, x0
  4253a8:	b	425284 <ferror@plt+0x219e4>
  4253ac:	mov	w2, #0x5                   	// #5
  4253b0:	adrp	x1, 443000 <warn@@Base+0xc468>
  4253b4:	add	x1, x1, #0xb30
  4253b8:	bl	403700 <dcgettext@plt>
  4253bc:	mov	x1, x27
  4253c0:	bl	436b98 <warn@@Base>
  4253c4:	mov	x0, x27
  4253c8:	bl	403510 <free@plt>
  4253cc:	b	4251bc <ferror@plt+0x2191c>
  4253d0:	stp	x29, x30, [sp, #-48]!
  4253d4:	mov	x29, sp
  4253d8:	stp	x19, x20, [sp, #16]
  4253dc:	mov	w19, #0x0                   	// #0
  4253e0:	stp	x21, x22, [sp, #32]
  4253e4:	bl	40b958 <ferror@plt+0x80b8>
  4253e8:	mov	w0, w19
  4253ec:	add	w19, w19, #0x1
  4253f0:	bl	40af60 <ferror@plt+0x76c0>
  4253f4:	cmp	w19, #0x2b
  4253f8:	b.ne	4253e8 <ferror@plt+0x21b48>  // b.any
  4253fc:	adrp	x20, 467000 <_bfd_std_section+0x120>
  425400:	add	x20, x20, #0x4f8
  425404:	ldr	x22, [x20, #1504]
  425408:	cbz	x22, 42548c <ferror@plt+0x21bec>
  42540c:	ldr	w21, [x20, #1512]
  425410:	sub	w21, w21, #0x1
  425414:	cmn	w21, #0x3
  425418:	b.hi	425478 <ferror@plt+0x21bd8>  // b.pmore
  42541c:	add	x0, x22, #0x98
  425420:	mov	w1, #0x68                  	// #104
  425424:	add	x19, x22, #0x30
  425428:	umaddl	x21, w21, w1, x0
  42542c:	b	425444 <ferror@plt+0x21ba4>
  425430:	ldr	w0, [x19, #52]
  425434:	cbz	w0, 425464 <ferror@plt+0x21bc4>
  425438:	add	x19, x19, #0x68
  42543c:	cmp	x19, x21
  425440:	b.eq	425478 <ferror@plt+0x21bd8>  // b.none
  425444:	ldr	w0, [x19, #28]
  425448:	cbnz	w0, 425430 <ferror@plt+0x21b90>
  42544c:	ldr	x0, [x19]
  425450:	bl	403510 <free@plt>
  425454:	ldr	x0, [x19, #16]
  425458:	bl	403510 <free@plt>
  42545c:	ldr	w0, [x19, #52]
  425460:	cbnz	w0, 425438 <ferror@plt+0x21b98>
  425464:	ldr	x0, [x19, #40]
  425468:	add	x19, x19, #0x68
  42546c:	bl	403510 <free@plt>
  425470:	cmp	x19, x21
  425474:	b.ne	425444 <ferror@plt+0x21ba4>  // b.any
  425478:	mov	x0, x22
  42547c:	bl	403510 <free@plt>
  425480:	str	xzr, [x20, #1504]
  425484:	str	wzr, [x20, #1512]
  425488:	str	wzr, [x20, #2560]
  42548c:	ldr	x19, [x20, #1168]
  425490:	cbz	x19, 4254b8 <ferror@plt+0x21c18>
  425494:	nop
  425498:	ldr	x0, [x19]
  42549c:	bl	40b458 <ferror@plt+0x7bb8>
  4254a0:	ldr	x0, [x19, #8]
  4254a4:	bl	403510 <free@plt>
  4254a8:	mov	x0, x19
  4254ac:	ldr	x19, [x19, #16]
  4254b0:	bl	403510 <free@plt>
  4254b4:	cbnz	x19, 425498 <ferror@plt+0x21bf8>
  4254b8:	ldr	x19, [x20, #1528]
  4254bc:	str	xzr, [x20, #1168]
  4254c0:	cbz	x19, 4254d8 <ferror@plt+0x21c38>
  4254c4:	nop
  4254c8:	mov	x0, x19
  4254cc:	ldr	x19, [x19, #16]
  4254d0:	bl	403510 <free@plt>
  4254d4:	cbnz	x19, 4254c8 <ferror@plt+0x21c28>
  4254d8:	str	xzr, [x20, #1528]
  4254dc:	ldp	x19, x20, [sp, #16]
  4254e0:	ldp	x21, x22, [sp, #32]
  4254e4:	ldp	x29, x30, [sp], #48
  4254e8:	ret
  4254ec:	nop
  4254f0:	stp	x29, x30, [sp, #-80]!
  4254f4:	mov	x29, sp
  4254f8:	stp	x21, x22, [sp, #32]
  4254fc:	mov	x21, x0
  425500:	ldrb	w0, [x0]
  425504:	cbz	w0, 4255cc <ferror@plt+0x21d2c>
  425508:	stp	x23, x24, [sp, #48]
  42550c:	adrp	x24, 446000 <warn@@Base+0xf468>
  425510:	adrp	x23, 443000 <warn@@Base+0xc468>
  425514:	add	x24, x24, #0xd40
  425518:	add	x23, x23, #0xba0
  42551c:	stp	x25, x26, [sp, #64]
  425520:	adrp	x26, 443000 <warn@@Base+0xc468>
  425524:	adrp	x25, 46a000 <_bfd_std_section+0x3120>
  425528:	add	x26, x26, #0xba8
  42552c:	add	x25, x25, #0x298
  425530:	stp	x19, x20, [sp, #16]
  425534:	nop
  425538:	add	x22, x24, #0xad8
  42553c:	mov	x20, x23
  425540:	mov	x19, #0x6                   	// #6
  425544:	b	425550 <ferror@plt+0x21cb0>
  425548:	bl	402fd0 <strlen@plt>
  42554c:	mov	x19, x0
  425550:	mov	x1, x20
  425554:	mov	x2, x19
  425558:	mov	x0, x21
  42555c:	bl	403220 <strncmp@plt>
  425560:	cbnz	w0, 425578 <ferror@plt+0x21cd8>
  425564:	ldrb	w0, [x21, x19]
  425568:	add	x19, x21, x19
  42556c:	cmp	w0, #0x2c
  425570:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  425574:	b.eq	4255e8 <ferror@plt+0x21d48>  // b.none
  425578:	ldr	x20, [x22, #24]!
  42557c:	mov	x0, x20
  425580:	cbnz	x20, 425548 <ferror@plt+0x21ca8>
  425584:	mov	w2, #0x5                   	// #5
  425588:	mov	x1, x26
  42558c:	mov	x0, #0x0                   	// #0
  425590:	bl	403700 <dcgettext@plt>
  425594:	mov	x1, x21
  425598:	bl	436b98 <warn@@Base>
  42559c:	mov	x0, x21
  4255a0:	mov	w1, #0x2c                  	// #44
  4255a4:	bl	403560 <strchr@plt>
  4255a8:	mov	x21, x0
  4255ac:	cbz	x0, 4255c0 <ferror@plt+0x21d20>
  4255b0:	ldrb	w0, [x21]
  4255b4:	cmp	w0, #0x2c
  4255b8:	b.eq	4255d8 <ferror@plt+0x21d38>  // b.none
  4255bc:	cbnz	w0, 425538 <ferror@plt+0x21c98>
  4255c0:	ldp	x19, x20, [sp, #16]
  4255c4:	ldp	x23, x24, [sp, #48]
  4255c8:	ldp	x25, x26, [sp, #64]
  4255cc:	ldp	x21, x22, [sp, #32]
  4255d0:	ldp	x29, x30, [sp], #80
  4255d4:	ret
  4255d8:	ldrb	w0, [x21, #1]
  4255dc:	add	x21, x21, #0x1
  4255e0:	cbnz	w0, 425538 <ferror@plt+0x21c98>
  4255e4:	b	4255c0 <ferror@plt+0x21d20>
  4255e8:	ldr	x1, [x22, #8]
  4255ec:	mov	x21, x19
  4255f0:	ldr	w2, [x22, #16]
  4255f4:	ldr	w0, [x1]
  4255f8:	orr	w0, w0, w2
  4255fc:	str	w0, [x1]
  425600:	ldr	w0, [x25]
  425604:	cbz	w0, 4255b0 <ferror@plt+0x21d10>
  425608:	adrp	x0, 46a000 <_bfd_std_section+0x3120>
  42560c:	mov	w1, #0x1                   	// #1
  425610:	str	w1, [x0, #604]
  425614:	b	4255b0 <ferror@plt+0x21d10>
  425618:	ldrb	w1, [x0]
  42561c:	cbz	w1, 4257f8 <ferror@plt+0x21f58>
  425620:	stp	x29, x30, [sp, #-48]!
  425624:	mov	x29, sp
  425628:	stp	x19, x20, [sp, #16]
  42562c:	mov	x20, x0
  425630:	mov	w19, #0x0                   	// #0
  425634:	adrp	x0, 443000 <warn@@Base+0xc468>
  425638:	stp	x21, x22, [sp, #32]
  42563c:	adrp	x21, 445000 <warn@@Base+0xe468>
  425640:	add	x22, x0, #0xba8
  425644:	add	x21, x21, #0xc08
  425648:	b	425670 <ferror@plt+0x21dd0>
  42564c:	mov	w2, #0x5                   	// #5
  425650:	mov	x1, x22
  425654:	mov	x0, #0x0                   	// #0
  425658:	bl	403700 <dcgettext@plt>
  42565c:	mov	x1, x20
  425660:	bl	436b98 <warn@@Base>
  425664:	nop
  425668:	ldrb	w1, [x20, w19, uxtw]
  42566c:	cbz	w1, 4256b0 <ferror@plt+0x21e10>
  425670:	sub	w1, w1, #0x41
  425674:	add	w19, w19, #0x1
  425678:	cmp	w1, #0x34
  42567c:	b.hi	42564c <ferror@plt+0x21dac>  // b.pmore
  425680:	ldrb	w0, [x21, w1, uxtw]
  425684:	adr	x1, 425690 <ferror@plt+0x21df0>
  425688:	add	x0, x1, w0, sxtb #2
  42568c:	br	x0
  425690:	adrp	x0, 46a000 <_bfd_std_section+0x3120>
  425694:	mov	w1, #0x1                   	// #1
  425698:	str	w1, [x0, #664]
  42569c:	adrp	x0, 46a000 <_bfd_std_section+0x3120>
  4256a0:	mov	w1, #0x1                   	// #1
  4256a4:	str	w1, [x0, #604]
  4256a8:	ldrb	w1, [x20, w19, uxtw]
  4256ac:	cbnz	w1, 425670 <ferror@plt+0x21dd0>
  4256b0:	ldp	x19, x20, [sp, #16]
  4256b4:	ldp	x21, x22, [sp, #32]
  4256b8:	ldp	x29, x30, [sp], #48
  4256bc:	ret
  4256c0:	adrp	x0, 46a000 <_bfd_std_section+0x3120>
  4256c4:	mov	w1, #0x1                   	// #1
  4256c8:	str	w1, [x0, #640]
  4256cc:	b	425668 <ferror@plt+0x21dc8>
  4256d0:	adrp	x0, 46a000 <_bfd_std_section+0x3120>
  4256d4:	mov	w1, #0x1                   	// #1
  4256d8:	str	w1, [x0, #656]
  4256dc:	b	425668 <ferror@plt+0x21dc8>
  4256e0:	adrp	x0, 46a000 <_bfd_std_section+0x3120>
  4256e4:	mov	w1, #0x1                   	// #1
  4256e8:	str	w1, [x0, #592]
  4256ec:	b	425668 <ferror@plt+0x21dc8>
  4256f0:	adrp	x0, 46a000 <_bfd_std_section+0x3120>
  4256f4:	mov	w1, #0x1                   	// #1
  4256f8:	str	w1, [x0, #600]
  4256fc:	b	425668 <ferror@plt+0x21dc8>
  425700:	adrp	x0, 46a000 <_bfd_std_section+0x3120>
  425704:	mov	w1, #0x1                   	// #1
  425708:	str	w1, [x0, #608]
  42570c:	b	425668 <ferror@plt+0x21dc8>
  425710:	adrp	x0, 46a000 <_bfd_std_section+0x3120>
  425714:	mov	w1, #0x1                   	// #1
  425718:	str	w1, [x0, #612]
  42571c:	b	425668 <ferror@plt+0x21dc8>
  425720:	adrp	x0, 46a000 <_bfd_std_section+0x3120>
  425724:	mov	w1, #0x1                   	// #1
  425728:	str	w1, [x0, #660]
  42572c:	b	425668 <ferror@plt+0x21dc8>
  425730:	adrp	x1, 46a000 <_bfd_std_section+0x3120>
  425734:	ldr	w0, [x1, #644]
  425738:	orr	w0, w0, #0x1
  42573c:	str	w0, [x1, #644]
  425740:	b	425668 <ferror@plt+0x21dc8>
  425744:	adrp	x0, 46a000 <_bfd_std_section+0x3120>
  425748:	mov	w1, #0x1                   	// #1
  42574c:	str	w1, [x0, #668]
  425750:	b	425668 <ferror@plt+0x21dc8>
  425754:	adrp	x0, 46a000 <_bfd_std_section+0x3120>
  425758:	mov	w1, #0x1                   	// #1
  42575c:	str	w1, [x0, #596]
  425760:	b	425668 <ferror@plt+0x21dc8>
  425764:	adrp	x0, 46a000 <_bfd_std_section+0x3120>
  425768:	mov	w1, #0x1                   	// #1
  42576c:	str	w1, [x0, #672]
  425770:	b	425668 <ferror@plt+0x21dc8>
  425774:	adrp	x0, 46a000 <_bfd_std_section+0x3120>
  425778:	mov	w1, #0x1                   	// #1
  42577c:	str	w1, [x0, #676]
  425780:	b	425668 <ferror@plt+0x21dc8>
  425784:	adrp	x0, 46a000 <_bfd_std_section+0x3120>
  425788:	mov	w1, #0x1                   	// #1
  42578c:	str	w1, [x0, #616]
  425790:	b	425668 <ferror@plt+0x21dc8>
  425794:	adrp	x0, 46a000 <_bfd_std_section+0x3120>
  425798:	mov	w1, #0x1                   	// #1
  42579c:	str	w1, [x0, #652]
  4257a0:	b	425668 <ferror@plt+0x21dc8>
  4257a4:	adrp	x0, 46a000 <_bfd_std_section+0x3120>
  4257a8:	mov	w1, #0x1                   	// #1
  4257ac:	str	w1, [x0, #628]
  4257b0:	b	425668 <ferror@plt+0x21dc8>
  4257b4:	adrp	x0, 46a000 <_bfd_std_section+0x3120>
  4257b8:	mov	w1, #0x1                   	// #1
  4257bc:	str	w1, [x0, #648]
  4257c0:	b	425668 <ferror@plt+0x21dc8>
  4257c4:	adrp	x1, 46a000 <_bfd_std_section+0x3120>
  4257c8:	ldr	w0, [x1, #644]
  4257cc:	orr	w0, w0, #0x2
  4257d0:	str	w0, [x1, #644]
  4257d4:	b	425668 <ferror@plt+0x21dc8>
  4257d8:	adrp	x0, 46a000 <_bfd_std_section+0x3120>
  4257dc:	mov	w1, #0x1                   	// #1
  4257e0:	str	w1, [x0, #620]
  4257e4:	b	425668 <ferror@plt+0x21dc8>
  4257e8:	adrp	x0, 46a000 <_bfd_std_section+0x3120>
  4257ec:	mov	w1, #0x1                   	// #1
  4257f0:	str	w1, [x0, #624]
  4257f4:	b	425668 <ferror@plt+0x21dc8>
  4257f8:	ret
  4257fc:	nop
  425800:	stp	x29, x30, [sp, #-16]!
  425804:	adrp	x18, 46a000 <_bfd_std_section+0x3120>
  425808:	adrp	x30, 46a000 <_bfd_std_section+0x3120>
  42580c:	adrp	x17, 46a000 <_bfd_std_section+0x3120>
  425810:	adrp	x16, 46a000 <_bfd_std_section+0x3120>
  425814:	adrp	x15, 46a000 <_bfd_std_section+0x3120>
  425818:	adrp	x14, 46a000 <_bfd_std_section+0x3120>
  42581c:	adrp	x13, 46a000 <_bfd_std_section+0x3120>
  425820:	adrp	x12, 46a000 <_bfd_std_section+0x3120>
  425824:	adrp	x11, 46a000 <_bfd_std_section+0x3120>
  425828:	adrp	x10, 46a000 <_bfd_std_section+0x3120>
  42582c:	adrp	x9, 46a000 <_bfd_std_section+0x3120>
  425830:	adrp	x8, 46a000 <_bfd_std_section+0x3120>
  425834:	adrp	x7, 46a000 <_bfd_std_section+0x3120>
  425838:	adrp	x6, 46a000 <_bfd_std_section+0x3120>
  42583c:	adrp	x5, 46a000 <_bfd_std_section+0x3120>
  425840:	adrp	x4, 46a000 <_bfd_std_section+0x3120>
  425844:	adrp	x3, 46a000 <_bfd_std_section+0x3120>
  425848:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  42584c:	adrp	x1, 46a000 <_bfd_std_section+0x3120>
  425850:	mov	x29, sp
  425854:	mov	w0, #0x1                   	// #1
  425858:	str	w0, [x30, #596]
  42585c:	str	w0, [x18, #616]
  425860:	ldp	x29, x30, [sp], #16
  425864:	str	w0, [x17, #644]
  425868:	str	w0, [x16, #608]
  42586c:	str	w0, [x15, #656]
  425870:	str	w0, [x14, #600]
  425874:	str	w0, [x13, #648]
  425878:	str	w0, [x12, #604]
  42587c:	str	w0, [x11, #660]
  425880:	str	w0, [x10, #592]
  425884:	str	w0, [x9, #612]
  425888:	str	w0, [x8, #672]
  42588c:	str	w0, [x7, #652]
  425890:	str	w0, [x6, #640]
  425894:	str	w0, [x5, #628]
  425898:	str	w0, [x4, #624]
  42589c:	str	w0, [x3, #676]
  4258a0:	str	w0, [x2, #620]
  4258a4:	str	w0, [x1, #668]
  4258a8:	ret
  4258ac:	nop
  4258b0:	mov	x1, x0
  4258b4:	mov	w0, #0x1                   	// #1
  4258b8:	ldr	x1, [x1, #16]
  4258bc:	str	xzr, [x1, #24]
  4258c0:	ret
  4258c4:	nop
  4258c8:	mov	w0, #0x1                   	// #1
  4258cc:	ret
  4258d0:	mov	w0, #0x1                   	// #1
  4258d4:	ret
  4258d8:	mov	w0, #0x1                   	// #1
  4258dc:	ret
  4258e0:	stp	x29, x30, [sp, #-48]!
  4258e4:	mov	x29, sp
  4258e8:	stp	x19, x20, [sp, #16]
  4258ec:	mov	x20, x0
  4258f0:	ldr	w0, [x0, #8]
  4258f4:	str	x21, [sp, #32]
  4258f8:	mov	x21, x1
  4258fc:	str	d8, [sp, #40]
  425900:	fmov	d8, d0
  425904:	cbz	w0, 42592c <ferror@plt+0x2208c>
  425908:	mov	w19, #0x0                   	// #0
  42590c:	nop
  425910:	ldr	x1, [x20]
  425914:	mov	w0, #0x20                  	// #32
  425918:	add	w19, w19, #0x1
  42591c:	bl	4030b0 <putc@plt>
  425920:	ldr	w0, [x20, #8]
  425924:	cmp	w19, w0
  425928:	b.cc	425910 <ferror@plt+0x22070>  // b.lo, b.ul, b.last
  42592c:	fmov	d0, d8
  425930:	mov	x2, x21
  425934:	ldr	x0, [x20]
  425938:	adrp	x1, 447000 <warn@@Base+0x10468>
  42593c:	add	x1, x1, #0xa58
  425940:	bl	403880 <fprintf@plt>
  425944:	mov	w0, #0x1                   	// #1
  425948:	ldr	d8, [sp, #40]
  42594c:	ldp	x19, x20, [sp, #16]
  425950:	ldr	x21, [sp, #32]
  425954:	ldp	x29, x30, [sp], #48
  425958:	ret
  42595c:	nop
  425960:	stp	x29, x30, [sp, #-48]!
  425964:	mov	x29, sp
  425968:	stp	x19, x20, [sp, #16]
  42596c:	mov	x20, x0
  425970:	ldr	w0, [x0, #8]
  425974:	str	x21, [sp, #32]
  425978:	mov	x21, x1
  42597c:	str	d8, [sp, #40]
  425980:	fmov	d8, d0
  425984:	cbz	w0, 4259ac <ferror@plt+0x2210c>
  425988:	mov	w19, #0x0                   	// #0
  42598c:	nop
  425990:	ldr	x1, [x20]
  425994:	mov	w0, #0x20                  	// #32
  425998:	add	w19, w19, #0x1
  42599c:	bl	4030b0 <putc@plt>
  4259a0:	ldr	w0, [x20, #8]
  4259a4:	cmp	w19, w0
  4259a8:	b.cc	425990 <ferror@plt+0x220f0>  // b.lo, b.ul, b.last
  4259ac:	fmov	d0, d8
  4259b0:	mov	x2, x21
  4259b4:	ldr	x0, [x20]
  4259b8:	adrp	x1, 447000 <warn@@Base+0x10468>
  4259bc:	ldr	x3, [x20, #32]
  4259c0:	add	x1, x1, #0xa70
  4259c4:	bl	403880 <fprintf@plt>
  4259c8:	mov	w0, #0x1                   	// #1
  4259cc:	ldr	d8, [sp, #40]
  4259d0:	ldp	x19, x20, [sp, #16]
  4259d4:	ldr	x21, [sp, #32]
  4259d8:	ldp	x29, x30, [sp], #48
  4259dc:	ret
  4259e0:	stp	x29, x30, [sp, #-96]!
  4259e4:	mov	x29, sp
  4259e8:	stp	x19, x20, [sp, #16]
  4259ec:	mov	x20, x0
  4259f0:	ldr	w0, [x0, #8]
  4259f4:	stp	x21, x22, [sp, #32]
  4259f8:	mov	x21, x1
  4259fc:	mov	x22, x2
  425a00:	str	x23, [sp, #48]
  425a04:	mov	x23, x3
  425a08:	cbz	w0, 425a2c <ferror@plt+0x2218c>
  425a0c:	mov	w19, #0x0                   	// #0
  425a10:	ldr	x1, [x20]
  425a14:	mov	w0, #0x20                  	// #32
  425a18:	add	w19, w19, #0x1
  425a1c:	bl	4030b0 <putc@plt>
  425a20:	ldr	w0, [x20, #8]
  425a24:	cmp	w19, w0
  425a28:	b.cc	425a10 <ferror@plt+0x22170>  // b.lo, b.ul, b.last
  425a2c:	mov	x2, x23
  425a30:	add	x0, sp, #0x48
  425a34:	adrp	x1, 447000 <warn@@Base+0x10468>
  425a38:	add	x1, x1, #0xaa0
  425a3c:	bl	4030a0 <sprintf@plt>
  425a40:	ldr	x0, [x20]
  425a44:	add	x4, sp, #0x48
  425a48:	mov	x3, x22
  425a4c:	mov	x2, x21
  425a50:	adrp	x1, 447000 <warn@@Base+0x10468>
  425a54:	add	x1, x1, #0xaa8
  425a58:	bl	403880 <fprintf@plt>
  425a5c:	mov	w0, #0x1                   	// #1
  425a60:	ldp	x19, x20, [sp, #16]
  425a64:	ldp	x21, x22, [sp, #32]
  425a68:	ldr	x23, [sp, #48]
  425a6c:	ldp	x29, x30, [sp], #96
  425a70:	ret
  425a74:	nop
  425a78:	stp	x29, x30, [sp, #-80]!
  425a7c:	mov	x29, sp
  425a80:	stp	x19, x20, [sp, #16]
  425a84:	mov	x20, x0
  425a88:	ldr	w0, [x0, #8]
  425a8c:	str	x21, [sp, #32]
  425a90:	mov	x21, x1
  425a94:	sub	w0, w0, #0x2
  425a98:	str	w0, [x20, #8]
  425a9c:	cbz	w0, 425ac4 <ferror@plt+0x22224>
  425aa0:	mov	w19, #0x0                   	// #0
  425aa4:	nop
  425aa8:	ldr	x1, [x20]
  425aac:	mov	w0, #0x20                  	// #32
  425ab0:	add	w19, w19, #0x1
  425ab4:	bl	4030b0 <putc@plt>
  425ab8:	ldr	w0, [x20, #8]
  425abc:	cmp	w19, w0
  425ac0:	b.cc	425aa8 <ferror@plt+0x22208>  // b.lo, b.ul, b.last
  425ac4:	mov	x2, x21
  425ac8:	add	x0, sp, #0x38
  425acc:	adrp	x1, 447000 <warn@@Base+0x10468>
  425ad0:	add	x1, x1, #0xaa0
  425ad4:	bl	4030a0 <sprintf@plt>
  425ad8:	ldr	x0, [x20]
  425adc:	add	x2, sp, #0x38
  425ae0:	adrp	x1, 447000 <warn@@Base+0x10468>
  425ae4:	add	x1, x1, #0xac8
  425ae8:	bl	403880 <fprintf@plt>
  425aec:	mov	w0, #0x1                   	// #1
  425af0:	ldp	x19, x20, [sp, #16]
  425af4:	ldr	x21, [sp, #32]
  425af8:	ldp	x29, x30, [sp], #80
  425afc:	ret
  425b00:	stp	x29, x30, [sp, #-80]!
  425b04:	mov	x29, sp
  425b08:	stp	x19, x20, [sp, #16]
  425b0c:	mov	x20, x0
  425b10:	ldr	w0, [x0, #24]
  425b14:	str	x21, [sp, #32]
  425b18:	mov	x21, x1
  425b1c:	cmp	w0, #0x0
  425b20:	b.le	425b40 <ferror@plt+0x222a0>
  425b24:	ldr	x3, [x20]
  425b28:	adrp	x0, 442000 <warn@@Base+0xb468>
  425b2c:	mov	x2, #0x2                   	// #2
  425b30:	add	x0, x0, #0xd88
  425b34:	mov	x1, #0x1                   	// #1
  425b38:	bl	4035b0 <fwrite@plt>
  425b3c:	str	wzr, [x20, #24]
  425b40:	ldr	w0, [x20, #8]
  425b44:	cbz	w0, 425b6c <ferror@plt+0x222cc>
  425b48:	mov	w19, #0x0                   	// #0
  425b4c:	nop
  425b50:	ldr	x1, [x20]
  425b54:	mov	w0, #0x20                  	// #32
  425b58:	add	w19, w19, #0x1
  425b5c:	bl	4030b0 <putc@plt>
  425b60:	ldr	w0, [x20, #8]
  425b64:	cmp	w19, w0
  425b68:	b.cc	425b50 <ferror@plt+0x222b0>  // b.lo, b.ul, b.last
  425b6c:	mov	x2, x21
  425b70:	add	x0, sp, #0x38
  425b74:	adrp	x1, 447000 <warn@@Base+0x10468>
  425b78:	add	x1, x1, #0xaa0
  425b7c:	bl	4030a0 <sprintf@plt>
  425b80:	ldr	x0, [x20]
  425b84:	add	x2, sp, #0x38
  425b88:	adrp	x1, 447000 <warn@@Base+0x10468>
  425b8c:	add	x1, x1, #0xad8
  425b90:	bl	403880 <fprintf@plt>
  425b94:	ldr	w1, [x20, #8]
  425b98:	mov	w0, #0x1                   	// #1
  425b9c:	ldr	x21, [sp, #32]
  425ba0:	add	w1, w1, #0x2
  425ba4:	str	w1, [x20, #8]
  425ba8:	ldp	x19, x20, [sp, #16]
  425bac:	ldp	x29, x30, [sp], #80
  425bb0:	ret
  425bb4:	nop
  425bb8:	stp	x29, x30, [sp, #-32]!
  425bbc:	mov	x29, sp
  425bc0:	stp	x19, x20, [sp, #16]
  425bc4:	mov	x19, x0
  425bc8:	mov	x20, x1
  425bcc:	ldr	x0, [x0, #32]
  425bd0:	bl	403510 <free@plt>
  425bd4:	mov	x0, x20
  425bd8:	bl	403370 <strdup@plt>
  425bdc:	mov	x1, x0
  425be0:	str	x1, [x19, #32]
  425be4:	mov	w0, #0x1                   	// #1
  425be8:	ldp	x19, x20, [sp, #16]
  425bec:	ldp	x29, x30, [sp], #32
  425bf0:	ret
  425bf4:	nop
  425bf8:	b	425bb8 <ferror@plt+0x22318>
  425bfc:	nop
  425c00:	stp	x29, x30, [sp, #-32]!
  425c04:	mov	x29, sp
  425c08:	str	x19, [sp, #16]
  425c0c:	adrp	x19, 46a000 <_bfd_std_section+0x3120>
  425c10:	ldr	w3, [x19, #136]
  425c14:	cbnz	w3, 425c74 <ferror@plt+0x223d4>
  425c18:	ldr	w3, [x1, #32]
  425c1c:	mov	x5, x1
  425c20:	tbz	w3, #0, 425c74 <ferror@plt+0x223d4>
  425c24:	add	x4, x19, #0x88
  425c28:	ldr	x3, [x1, #40]
  425c2c:	ldr	x6, [x4, #8]
  425c30:	cmp	x3, x6
  425c34:	b.hi	425c74 <ferror@plt+0x223d4>  // b.pmore
  425c38:	ldr	x7, [x1, #56]
  425c3c:	add	x7, x3, x7
  425c40:	cmp	x6, x7
  425c44:	b.cs	425c74 <ferror@plt+0x223d4>  // b.hs, b.nlast
  425c48:	ldr	x8, [x0, #8]
  425c4c:	mov	x1, x2
  425c50:	sub	x3, x6, x3
  425c54:	mov	x2, x5
  425c58:	add	x6, x4, #0x10
  425c5c:	add	x5, x4, #0x18
  425c60:	ldr	x8, [x8, #568]
  425c64:	add	x4, x4, #0x20
  425c68:	mov	x7, #0x0                   	// #0
  425c6c:	blr	x8
  425c70:	str	w0, [x19, #136]
  425c74:	ldr	x19, [sp, #16]
  425c78:	ldp	x29, x30, [sp], #32
  425c7c:	ret
  425c80:	stp	x29, x30, [sp, #-32]!
  425c84:	mov	x1, x0
  425c88:	mov	x29, sp
  425c8c:	ldr	x0, [x0]
  425c90:	str	x19, [sp, #16]
  425c94:	cbz	x0, 425cb4 <ferror@plt+0x22414>
  425c98:	ldp	x2, x19, [x0]
  425c9c:	str	x2, [x1]
  425ca0:	bl	403510 <free@plt>
  425ca4:	mov	x0, x19
  425ca8:	ldr	x19, [sp, #16]
  425cac:	ldp	x29, x30, [sp], #32
  425cb0:	ret
  425cb4:	adrp	x3, 448000 <warn@@Base+0x11468>
  425cb8:	adrp	x1, 447000 <warn@@Base+0x10468>
  425cbc:	adrp	x0, 447000 <warn@@Base+0x10468>
  425cc0:	add	x3, x3, #0x320
  425cc4:	add	x1, x1, #0xae8
  425cc8:	add	x0, x0, #0xb00
  425ccc:	mov	w2, #0x1e0                 	// #480
  425cd0:	bl	4037c0 <__assert_fail@plt>
  425cd4:	nop
  425cd8:	stp	x29, x30, [sp, #-48]!
  425cdc:	mov	x29, sp
  425ce0:	stp	x19, x20, [sp, #16]
  425ce4:	mov	x20, x0
  425ce8:	add	x0, x0, #0x10
  425cec:	bl	425c80 <ferror@plt+0x223e0>
  425cf0:	cbz	x0, 425d54 <ferror@plt+0x224b4>
  425cf4:	str	x21, [sp, #32]
  425cf8:	mov	x21, x0
  425cfc:	ldr	w0, [x20, #8]
  425d00:	cbz	w0, 425d24 <ferror@plt+0x22484>
  425d04:	mov	w19, #0x0                   	// #0
  425d08:	ldr	x1, [x20]
  425d0c:	mov	w0, #0x20                  	// #32
  425d10:	add	w19, w19, #0x1
  425d14:	bl	4030b0 <putc@plt>
  425d18:	ldr	w1, [x20, #8]
  425d1c:	cmp	w19, w1
  425d20:	b.cc	425d08 <ferror@plt+0x22468>  // b.lo, b.ul, b.last
  425d24:	ldr	x0, [x20]
  425d28:	mov	x2, x21
  425d2c:	adrp	x1, 447000 <warn@@Base+0x10468>
  425d30:	add	x1, x1, #0xe48
  425d34:	bl	403880 <fprintf@plt>
  425d38:	mov	x0, x21
  425d3c:	bl	403510 <free@plt>
  425d40:	mov	w0, #0x1                   	// #1
  425d44:	ldp	x19, x20, [sp, #16]
  425d48:	ldr	x21, [sp, #32]
  425d4c:	ldp	x29, x30, [sp], #48
  425d50:	ret
  425d54:	mov	w0, #0x0                   	// #0
  425d58:	ldp	x19, x20, [sp, #16]
  425d5c:	ldp	x29, x30, [sp], #48
  425d60:	ret
  425d64:	nop
  425d68:	stp	x29, x30, [sp, #-16]!
  425d6c:	add	x0, x0, #0x10
  425d70:	mov	x29, sp
  425d74:	bl	425c80 <ferror@plt+0x223e0>
  425d78:	cbz	x0, 425d8c <ferror@plt+0x224ec>
  425d7c:	bl	403510 <free@plt>
  425d80:	mov	w0, #0x1                   	// #1
  425d84:	ldp	x29, x30, [sp], #16
  425d88:	ret
  425d8c:	mov	w0, #0x0                   	// #0
  425d90:	ldp	x29, x30, [sp], #16
  425d94:	ret
  425d98:	stp	x29, x30, [sp, #-48]!
  425d9c:	mov	x29, sp
  425da0:	stp	x19, x20, [sp, #16]
  425da4:	mov	x20, x0
  425da8:	add	x0, x0, #0x10
  425dac:	str	x21, [sp, #32]
  425db0:	mov	x21, x1
  425db4:	bl	425c80 <ferror@plt+0x223e0>
  425db8:	cbz	x0, 425df8 <ferror@plt+0x22558>
  425dbc:	mov	x4, x0
  425dc0:	mov	x19, x0
  425dc4:	ldr	x0, [x20]
  425dc8:	mov	x2, x21
  425dcc:	ldr	x3, [x20, #32]
  425dd0:	adrp	x1, 447000 <warn@@Base+0x10468>
  425dd4:	add	x1, x1, #0xb18
  425dd8:	bl	403880 <fprintf@plt>
  425ddc:	mov	x0, x19
  425de0:	bl	403510 <free@plt>
  425de4:	mov	w0, #0x1                   	// #1
  425de8:	ldp	x19, x20, [sp, #16]
  425dec:	ldr	x21, [sp, #32]
  425df0:	ldp	x29, x30, [sp], #48
  425df4:	ret
  425df8:	mov	w0, #0x0                   	// #0
  425dfc:	ldp	x19, x20, [sp, #16]
  425e00:	ldr	x21, [sp, #32]
  425e04:	ldp	x29, x30, [sp], #48
  425e08:	ret
  425e0c:	nop
  425e10:	stp	x29, x30, [sp, #-64]!
  425e14:	mov	x29, sp
  425e18:	stp	x19, x20, [sp, #16]
  425e1c:	mov	x19, x0
  425e20:	add	x0, x0, #0x10
  425e24:	stp	x21, x22, [sp, #32]
  425e28:	mov	x21, x1
  425e2c:	str	x23, [sp, #48]
  425e30:	mov	w23, w2
  425e34:	bl	425c80 <ferror@plt+0x223e0>
  425e38:	cbz	x0, 425f94 <ferror@plt+0x226f4>
  425e3c:	ldr	x3, [x19, #56]
  425e40:	mov	x20, x0
  425e44:	cbz	x3, 425ec0 <ferror@plt+0x22620>
  425e48:	ldr	x0, [x19, #40]
  425e4c:	mov	x1, x21
  425e50:	mov	w2, #0x3                   	// #3
  425e54:	blr	x3
  425e58:	mov	x22, x0
  425e5c:	cbz	x0, 425ec0 <ferror@plt+0x22620>
  425e60:	adrp	x1, 43c000 <warn@@Base+0x5468>
  425e64:	add	x1, x1, #0xbb8
  425e68:	bl	4036d0 <strstr@plt>
  425e6c:	cbz	x0, 425fac <ferror@plt+0x2270c>
  425e70:	mov	x2, x0
  425e74:	mov	x4, x20
  425e78:	adrp	x1, 447000 <warn@@Base+0x10468>
  425e7c:	add	x1, x1, #0xb38
  425e80:	strb	wzr, [x2], #2
  425e84:	ldr	x0, [x19]
  425e88:	ldr	x3, [x19, #32]
  425e8c:	bl	403880 <fprintf@plt>
  425e90:	cmp	w23, #0x3
  425e94:	b.hi	425f30 <ferror@plt+0x22690>  // b.pmore
  425e98:	cmp	w23, #0x1
  425e9c:	b.hi	425f78 <ferror@plt+0x226d8>  // b.pmore
  425ea0:	ldr	x0, [x19]
  425ea4:	adrp	x1, 447000 <warn@@Base+0x10468>
  425ea8:	mov	x2, x22
  425eac:	add	x1, x1, #0xb70
  425eb0:	bl	403880 <fprintf@plt>
  425eb4:	mov	x0, x22
  425eb8:	bl	403510 <free@plt>
  425ebc:	b	425f04 <ferror@plt+0x22664>
  425ec0:	ldr	x0, [x19]
  425ec4:	mov	x2, x21
  425ec8:	ldr	x3, [x19, #32]
  425ecc:	mov	x4, x20
  425ed0:	adrp	x1, 447000 <warn@@Base+0x10468>
  425ed4:	add	x1, x1, #0xb38
  425ed8:	bl	403880 <fprintf@plt>
  425edc:	cmp	w23, #0x3
  425ee0:	b.hi	425f54 <ferror@plt+0x226b4>  // b.pmore
  425ee4:	cmp	w23, #0x1
  425ee8:	b.ls	425f04 <ferror@plt+0x22664>  // b.plast
  425eec:	ldr	x3, [x19]
  425ef0:	adrp	x0, 447000 <warn@@Base+0x10468>
  425ef4:	mov	x2, #0x6                   	// #6
  425ef8:	add	x0, x0, #0xb58
  425efc:	mov	x1, #0x1                   	// #1
  425f00:	bl	4035b0 <fwrite@plt>
  425f04:	ldr	x1, [x19]
  425f08:	mov	w0, #0xa                   	// #10
  425f0c:	bl	4030c0 <fputc@plt>
  425f10:	mov	x0, x20
  425f14:	bl	403510 <free@plt>
  425f18:	mov	w0, #0x1                   	// #1
  425f1c:	ldp	x19, x20, [sp, #16]
  425f20:	ldp	x21, x22, [sp, #32]
  425f24:	ldr	x23, [sp, #48]
  425f28:	ldp	x29, x30, [sp], #64
  425f2c:	ret
  425f30:	cmp	w23, #0x5
  425f34:	b.ne	425ea0 <ferror@plt+0x22600>  // b.any
  425f38:	ldr	x3, [x19]
  425f3c:	adrp	x0, 447000 <warn@@Base+0x10468>
  425f40:	mov	x2, #0xa                   	// #10
  425f44:	mov	x1, #0x1                   	// #1
  425f48:	add	x0, x0, #0xb60
  425f4c:	bl	4035b0 <fwrite@plt>
  425f50:	b	425ea0 <ferror@plt+0x22600>
  425f54:	cmp	w23, #0x5
  425f58:	b.ne	425f04 <ferror@plt+0x22664>  // b.any
  425f5c:	ldr	x3, [x19]
  425f60:	adrp	x0, 447000 <warn@@Base+0x10468>
  425f64:	mov	x2, #0xa                   	// #10
  425f68:	mov	x1, #0x1                   	// #1
  425f6c:	add	x0, x0, #0xb60
  425f70:	bl	4035b0 <fwrite@plt>
  425f74:	b	425f04 <ferror@plt+0x22664>
  425f78:	ldr	x3, [x19]
  425f7c:	adrp	x0, 447000 <warn@@Base+0x10468>
  425f80:	mov	x2, #0x6                   	// #6
  425f84:	mov	x1, #0x1                   	// #1
  425f88:	add	x0, x0, #0xb58
  425f8c:	bl	4035b0 <fwrite@plt>
  425f90:	b	425ea0 <ferror@plt+0x22600>
  425f94:	mov	w0, #0x0                   	// #0
  425f98:	ldp	x19, x20, [sp, #16]
  425f9c:	ldp	x21, x22, [sp, #32]
  425fa0:	ldr	x23, [sp, #48]
  425fa4:	ldp	x29, x30, [sp], #64
  425fa8:	ret
  425fac:	ldr	x0, [x19]
  425fb0:	mov	x4, x20
  425fb4:	ldr	x3, [x19, #32]
  425fb8:	mov	x2, x22
  425fbc:	adrp	x1, 447000 <warn@@Base+0x10468>
  425fc0:	add	x1, x1, #0xb38
  425fc4:	bl	403880 <fprintf@plt>
  425fc8:	cmp	w23, #0x3
  425fcc:	b.hi	425ff4 <ferror@plt+0x22754>  // b.pmore
  425fd0:	cmp	w23, #0x1
  425fd4:	b.ls	425eb4 <ferror@plt+0x22614>  // b.plast
  425fd8:	ldr	x3, [x19]
  425fdc:	adrp	x0, 447000 <warn@@Base+0x10468>
  425fe0:	mov	x2, #0x6                   	// #6
  425fe4:	mov	x1, #0x1                   	// #1
  425fe8:	add	x0, x0, #0xb58
  425fec:	bl	4035b0 <fwrite@plt>
  425ff0:	b	425eb4 <ferror@plt+0x22614>
  425ff4:	cmp	w23, #0x5
  425ff8:	b.ne	425eb4 <ferror@plt+0x22614>  // b.any
  425ffc:	ldr	x3, [x19]
  426000:	adrp	x0, 447000 <warn@@Base+0x10468>
  426004:	mov	x2, #0xa                   	// #10
  426008:	mov	x1, #0x1                   	// #1
  42600c:	add	x0, x0, #0xb60
  426010:	bl	4035b0 <fwrite@plt>
  426014:	b	425eb4 <ferror@plt+0x22614>
  426018:	ldr	x2, [x0, #16]
  42601c:	cbz	x2, 42602c <ferror@plt+0x2278c>
  426020:	mov	w0, #0x1                   	// #1
  426024:	str	x1, [x2, #24]
  426028:	ret
  42602c:	stp	x29, x30, [sp, #-16]!
  426030:	adrp	x3, 448000 <warn@@Base+0x11468>
  426034:	add	x3, x3, #0x320
  426038:	mov	x29, sp
  42603c:	adrp	x1, 447000 <warn@@Base+0x10468>
  426040:	adrp	x0, 447000 <warn@@Base+0x10468>
  426044:	add	x3, x3, #0x10
  426048:	add	x1, x1, #0xae8
  42604c:	add	x0, x0, #0xb00
  426050:	mov	w2, #0x59a                 	// #1434
  426054:	bl	4037c0 <__assert_fail@plt>
  426058:	stp	x29, x30, [sp, #-16]!
  42605c:	mov	x2, x1
  426060:	mov	x29, sp
  426064:	ldr	w1, [x0, #8]
  426068:	cbnz	w1, 426088 <ferror@plt+0x227e8>
  42606c:	ldr	x0, [x0]
  426070:	adrp	x1, 447000 <warn@@Base+0x10468>
  426074:	add	x1, x1, #0xb98
  426078:	bl	403880 <fprintf@plt>
  42607c:	mov	w0, #0x1                   	// #1
  426080:	ldp	x29, x30, [sp], #16
  426084:	ret
  426088:	adrp	x3, 448000 <warn@@Base+0x11468>
  42608c:	add	x3, x3, #0x320
  426090:	adrp	x1, 447000 <warn@@Base+0x10468>
  426094:	adrp	x0, 447000 <warn@@Base+0x10468>
  426098:	add	x3, x3, #0x28
  42609c:	add	x1, x1, #0xae8
  4260a0:	add	x0, x0, #0xb80
  4260a4:	mov	w2, #0x229                 	// #553
  4260a8:	bl	4037c0 <__assert_fail@plt>
  4260ac:	nop
  4260b0:	stp	x29, x30, [sp, #-16]!
  4260b4:	mov	x2, x1
  4260b8:	mov	x29, sp
  4260bc:	ldr	w1, [x0, #8]
  4260c0:	cbnz	w1, 4260e0 <ferror@plt+0x22840>
  4260c4:	ldr	x0, [x0]
  4260c8:	adrp	x1, 43c000 <warn@@Base+0x5468>
  4260cc:	add	x1, x1, #0x660
  4260d0:	bl	403880 <fprintf@plt>
  4260d4:	mov	w0, #0x1                   	// #1
  4260d8:	ldp	x29, x30, [sp], #16
  4260dc:	ret
  4260e0:	adrp	x3, 448000 <warn@@Base+0x11468>
  4260e4:	add	x3, x3, #0x320
  4260e8:	adrp	x1, 447000 <warn@@Base+0x10468>
  4260ec:	adrp	x0, 447000 <warn@@Base+0x10468>
  4260f0:	add	x3, x3, #0x38
  4260f4:	add	x1, x1, #0xae8
  4260f8:	add	x0, x0, #0xb80
  4260fc:	mov	w2, #0x21b                 	// #539
  426100:	bl	4037c0 <__assert_fail@plt>
  426104:	nop
  426108:	stp	x29, x30, [sp, #-16]!
  42610c:	mov	x29, sp
  426110:	cbz	x0, 426138 <ferror@plt+0x22898>
  426114:	ldr	w2, [x0, #16]
  426118:	cmp	w2, w1
  42611c:	b.eq	42612c <ferror@plt+0x2288c>  // b.none
  426120:	cmp	w2, #0x3
  426124:	b.eq	42615c <ferror@plt+0x228bc>  // b.none
  426128:	str	w1, [x0, #16]
  42612c:	mov	w0, #0x1                   	// #1
  426130:	ldp	x29, x30, [sp], #16
  426134:	ret
  426138:	adrp	x3, 448000 <warn@@Base+0x11468>
  42613c:	add	x3, x3, #0x320
  426140:	adrp	x1, 447000 <warn@@Base+0x10468>
  426144:	adrp	x0, 447000 <warn@@Base+0x10468>
  426148:	add	x3, x3, #0x58
  42614c:	add	x1, x1, #0xae8
  426150:	add	x0, x0, #0xb00
  426154:	mov	w2, #0x80c                 	// #2060
  426158:	bl	4037c0 <__assert_fail@plt>
  42615c:	adrp	x3, 448000 <warn@@Base+0x11468>
  426160:	add	x3, x3, #0x320
  426164:	adrp	x1, 447000 <warn@@Base+0x10468>
  426168:	adrp	x0, 447000 <warn@@Base+0x10468>
  42616c:	add	x3, x3, #0x58
  426170:	add	x1, x1, #0xae8
  426174:	add	x0, x0, #0xba0
  426178:	mov	w2, #0x811                 	// #2065
  42617c:	bl	4037c0 <__assert_fail@plt>
  426180:	stp	x29, x30, [sp, #-48]!
  426184:	mov	x29, sp
  426188:	stp	x19, x20, [sp, #16]
  42618c:	mov	x19, x0
  426190:	add	x0, x0, #0x10
  426194:	stp	x21, x22, [sp, #32]
  426198:	mov	x22, x1
  42619c:	mov	w21, w4
  4261a0:	bl	425c80 <ferror@plt+0x223e0>
  4261a4:	cbz	x0, 426214 <ferror@plt+0x22974>
  4261a8:	mov	x20, x0
  4261ac:	mov	w1, w21
  4261b0:	ldr	x0, [x19, #16]
  4261b4:	bl	426108 <ferror@plt+0x22868>
  4261b8:	cbz	w0, 426214 <ferror@plt+0x22974>
  4261bc:	ldrb	w0, [x22]
  4261c0:	cbz	w0, 426228 <ferror@plt+0x22988>
  4261c4:	ldr	x1, [x19, #16]
  4261c8:	cmp	w21, #0x3
  4261cc:	ldr	x0, [x19]
  4261d0:	ldr	x6, [x1, #8]
  4261d4:	ldr	x3, [x19, #32]
  4261d8:	ldr	x5, [x1, #32]
  4261dc:	b.hi	42623c <ferror@plt+0x2299c>  // b.pmore
  4261e0:	adrp	x1, 448000 <warn@@Base+0x11468>
  4261e4:	add	x1, x1, #0x420
  4261e8:	mov	x4, x20
  4261ec:	mov	x2, x22
  4261f0:	ldr	x7, [x1, w21, uxtw #3]
  4261f4:	adrp	x1, 447000 <warn@@Base+0x10468>
  4261f8:	add	x1, x1, #0xbd8
  4261fc:	bl	403880 <fprintf@plt>
  426200:	mov	w0, #0x1                   	// #1
  426204:	ldp	x19, x20, [sp, #16]
  426208:	ldp	x21, x22, [sp, #32]
  42620c:	ldp	x29, x30, [sp], #48
  426210:	ret
  426214:	mov	w0, #0x0                   	// #0
  426218:	ldp	x19, x20, [sp, #16]
  42621c:	ldp	x21, x22, [sp, #32]
  426220:	ldp	x29, x30, [sp], #48
  426224:	ret
  426228:	mov	w0, #0x1                   	// #1
  42622c:	ldp	x19, x20, [sp, #16]
  426230:	ldp	x21, x22, [sp, #32]
  426234:	ldp	x29, x30, [sp], #48
  426238:	ret
  42623c:	bl	403400 <abort@plt>
  426240:	stp	x29, x30, [sp, #-16]!
  426244:	adrp	x3, 448000 <warn@@Base+0x11468>
  426248:	add	x3, x3, #0x320
  42624c:	mov	x29, sp
  426250:	adrp	x1, 447000 <warn@@Base+0x10468>
  426254:	adrp	x0, 447000 <warn@@Base+0x10468>
  426258:	add	x3, x3, #0x70
  42625c:	add	x1, x1, #0xae8
  426260:	add	x0, x0, #0xc08
  426264:	mov	w2, #0x839                 	// #2105
  426268:	bl	4037c0 <__assert_fail@plt>
  42626c:	nop
  426270:	ldr	x0, [x0, #16]
  426274:	cbz	x0, 426280 <ferror@plt+0x229e0>
  426278:	mov	w0, #0x1                   	// #1
  42627c:	ret
  426280:	stp	x29, x30, [sp, #-16]!
  426284:	mov	x29, sp
  426288:	bl	426240 <ferror@plt+0x229a0>
  42628c:	nop
  426290:	stp	x29, x30, [sp, #-32]!
  426294:	adrp	x1, 447000 <warn@@Base+0x10468>
  426298:	add	x1, x1, #0xc30
  42629c:	mov	x29, sp
  4262a0:	ldr	x3, [x0, #16]
  4262a4:	ldr	x2, [x3, #8]
  4262a8:	ldr	x4, [x3, #32]
  4262ac:	str	x19, [sp, #16]
  4262b0:	mov	x19, x0
  4262b4:	ldr	x0, [x0]
  4262b8:	ldr	x3, [x19, #32]
  4262bc:	bl	403880 <fprintf@plt>
  4262c0:	ldr	x2, [x19, #16]
  4262c4:	ldr	w0, [x2, #48]
  4262c8:	cbnz	w0, 4262f0 <ferror@plt+0x22a50>
  4262cc:	ldr	x1, [x19]
  4262d0:	mov	w0, #0xa                   	// #10
  4262d4:	bl	4030c0 <fputc@plt>
  4262d8:	ldr	x0, [x19, #16]
  4262dc:	cbz	x0, 426314 <ferror@plt+0x22a74>
  4262e0:	mov	w0, #0x1                   	// #1
  4262e4:	ldr	x19, [sp, #16]
  4262e8:	ldp	x29, x30, [sp], #32
  4262ec:	ret
  4262f0:	ldr	x0, [x19]
  4262f4:	adrp	x1, 447000 <warn@@Base+0x10468>
  4262f8:	ldr	x2, [x2, #40]
  4262fc:	add	x1, x1, #0xc50
  426300:	bl	403880 <fprintf@plt>
  426304:	ldr	x0, [x19, #16]
  426308:	ldr	x0, [x0, #40]
  42630c:	bl	403510 <free@plt>
  426310:	b	4262cc <ferror@plt+0x22a2c>
  426314:	bl	426240 <ferror@plt+0x229a0>
  426318:	stp	x29, x30, [sp, #-32]!
  42631c:	mov	x29, sp
  426320:	ldr	x2, [x0, #16]
  426324:	str	x19, [sp, #16]
  426328:	cbz	x2, 4263d4 <ferror@plt+0x22b34>
  42632c:	ldr	w1, [x0, #8]
  426330:	cmp	w1, #0x1
  426334:	b.ls	4263b0 <ferror@plt+0x22b10>  // b.plast
  426338:	sub	w1, w1, #0x2
  42633c:	ldr	x19, [x2, #8]
  426340:	str	w1, [x0, #8]
  426344:	mov	x0, x19
  426348:	bl	402fd0 <strlen@plt>
  42634c:	sub	x1, x0, #0x2
  426350:	add	x0, x19, x1
  426354:	ldrb	w2, [x19, x1]
  426358:	cmp	w2, #0x20
  42635c:	b.ne	42638c <ferror@plt+0x22aec>  // b.any
  426360:	ldrb	w2, [x0, #1]
  426364:	cmp	w2, #0x20
  426368:	b.ne	42638c <ferror@plt+0x22aec>  // b.any
  42636c:	ldrb	w0, [x0, #2]
  426370:	cbnz	w0, 42638c <ferror@plt+0x22aec>
  426374:	mov	w2, #0x7d                  	// #125
  426378:	strh	w2, [x19, x1]
  42637c:	mov	w0, #0x1                   	// #1
  426380:	ldr	x19, [sp, #16]
  426384:	ldp	x29, x30, [sp], #32
  426388:	ret
  42638c:	adrp	x3, 448000 <warn@@Base+0x11468>
  426390:	add	x3, x3, #0x320
  426394:	adrp	x1, 447000 <warn@@Base+0x10468>
  426398:	adrp	x0, 447000 <warn@@Base+0x10468>
  42639c:	add	x3, x3, #0x88
  4263a0:	add	x1, x1, #0xae8
  4263a4:	add	x0, x0, #0xc78
  4263a8:	mov	w2, #0x4b6                 	// #1206
  4263ac:	bl	4037c0 <__assert_fail@plt>
  4263b0:	adrp	x3, 448000 <warn@@Base+0x11468>
  4263b4:	add	x3, x3, #0x320
  4263b8:	adrp	x1, 447000 <warn@@Base+0x10468>
  4263bc:	adrp	x0, 447000 <warn@@Base+0x10468>
  4263c0:	add	x3, x3, #0x88
  4263c4:	add	x1, x1, #0xae8
  4263c8:	add	x0, x0, #0xc60
  4263cc:	mov	w2, #0x4b0                 	// #1200
  4263d0:	bl	4037c0 <__assert_fail@plt>
  4263d4:	adrp	x3, 448000 <warn@@Base+0x11468>
  4263d8:	add	x3, x3, #0x320
  4263dc:	adrp	x1, 447000 <warn@@Base+0x10468>
  4263e0:	adrp	x0, 447000 <warn@@Base+0x10468>
  4263e4:	add	x3, x3, #0x88
  4263e8:	add	x1, x1, #0xae8
  4263ec:	add	x0, x0, #0xb00
  4263f0:	mov	w2, #0x4af                 	// #1199
  4263f4:	bl	4037c0 <__assert_fail@plt>
  4263f8:	b	426318 <ferror@plt+0x22a78>
  4263fc:	nop
  426400:	stp	x29, x30, [sp, #-48]!
  426404:	mov	x29, sp
  426408:	stp	x21, x22, [sp, #32]
  42640c:	ldr	x22, [x0]
  426410:	stp	x19, x20, [sp, #16]
  426414:	cbz	x22, 426484 <ferror@plt+0x22be4>
  426418:	mov	x21, x1
  42641c:	mov	x19, x0
  426420:	mov	x0, x1
  426424:	bl	402fd0 <strlen@plt>
  426428:	mov	x20, x0
  42642c:	ldr	x0, [x22, #8]
  426430:	bl	402fd0 <strlen@plt>
  426434:	add	x0, x20, x0
  426438:	add	x0, x0, #0x1
  42643c:	bl	4032a0 <xmalloc@plt>
  426440:	ldr	x3, [x19]
  426444:	mov	x2, x21
  426448:	mov	x20, x0
  42644c:	adrp	x1, 441000 <warn@@Base+0xa468>
  426450:	add	x1, x1, #0x930
  426454:	ldr	x3, [x3, #8]
  426458:	bl	4030a0 <sprintf@plt>
  42645c:	ldr	x0, [x19]
  426460:	ldr	x0, [x0, #8]
  426464:	bl	403510 <free@plt>
  426468:	ldr	x1, [x19]
  42646c:	mov	w0, #0x1                   	// #1
  426470:	ldp	x21, x22, [sp, #32]
  426474:	str	x20, [x1, #8]
  426478:	ldp	x19, x20, [sp, #16]
  42647c:	ldp	x29, x30, [sp], #48
  426480:	ret
  426484:	adrp	x3, 448000 <warn@@Base+0x11468>
  426488:	add	x3, x3, #0x320
  42648c:	adrp	x1, 447000 <warn@@Base+0x10468>
  426490:	adrp	x0, 447000 <warn@@Base+0x10468>
  426494:	add	x3, x3, #0xa0
  426498:	add	x1, x1, #0xae8
  42649c:	add	x0, x0, #0xb00
  4264a0:	mov	w2, #0x16a                 	// #362
  4264a4:	bl	4037c0 <__assert_fail@plt>
  4264a8:	cbz	x1, 426530 <ferror@plt+0x22c90>
  4264ac:	stp	x29, x30, [sp, #-64]!
  4264b0:	mov	x29, sp
  4264b4:	stp	x21, x22, [sp, #32]
  4264b8:	ldr	x22, [x0]
  4264bc:	stp	x19, x20, [sp, #16]
  4264c0:	mov	x20, x0
  4264c4:	str	x23, [sp, #48]
  4264c8:	cbz	x22, 426538 <ferror@plt+0x22c98>
  4264cc:	ldr	x23, [x22, #8]
  4264d0:	mov	x19, x1
  4264d4:	mov	x0, x23
  4264d8:	bl	402fd0 <strlen@plt>
  4264dc:	mov	x21, x0
  4264e0:	mov	x0, x19
  4264e4:	bl	402fd0 <strlen@plt>
  4264e8:	mov	x1, x0
  4264ec:	mov	w21, w21
  4264f0:	add	x1, x1, #0x1
  4264f4:	add	x1, x1, x21
  4264f8:	mov	x0, x23
  4264fc:	bl	4031f0 <xrealloc@plt>
  426500:	str	x0, [x22, #8]
  426504:	ldr	x0, [x20]
  426508:	mov	x1, x19
  42650c:	ldr	x0, [x0, #8]
  426510:	add	x0, x0, x21
  426514:	bl	403620 <strcpy@plt>
  426518:	mov	w0, #0x1                   	// #1
  42651c:	ldp	x19, x20, [sp, #16]
  426520:	ldp	x21, x22, [sp, #32]
  426524:	ldr	x23, [sp, #48]
  426528:	ldp	x29, x30, [sp], #64
  42652c:	ret
  426530:	mov	w0, #0x0                   	// #0
  426534:	ret
  426538:	adrp	x3, 448000 <warn@@Base+0x11468>
  42653c:	add	x3, x3, #0x320
  426540:	adrp	x1, 447000 <warn@@Base+0x10468>
  426544:	adrp	x0, 447000 <warn@@Base+0x10468>
  426548:	add	x3, x3, #0xb0
  42654c:	add	x1, x1, #0xae8
  426550:	add	x0, x0, #0xb00
  426554:	mov	w2, #0x17e                 	// #382
  426558:	bl	4037c0 <__assert_fail@plt>
  42655c:	nop
  426560:	stp	x29, x30, [sp, #-64]!
  426564:	mov	x29, sp
  426568:	stp	x19, x20, [sp, #16]
  42656c:	mov	x19, x0
  426570:	ldr	x0, [x0, #16]
  426574:	stp	x21, x22, [sp, #32]
  426578:	cbz	x0, 4266c4 <ferror@plt+0x22e24>
  42657c:	ldr	x22, [x0, #8]
  426580:	mov	x21, x1
  426584:	mov	w1, #0x7c                  	// #124
  426588:	mov	x0, x22
  42658c:	bl	403560 <strchr@plt>
  426590:	mov	x20, x0
  426594:	cbnz	x0, 426634 <ferror@plt+0x22d94>
  426598:	mov	x0, x21
  42659c:	mov	w1, #0x7c                  	// #124
  4265a0:	bl	403560 <strchr@plt>
  4265a4:	cbz	x0, 4265f8 <ferror@plt+0x22d58>
  4265a8:	mov	x0, x22
  4265ac:	mov	w1, #0x7b                  	// #123
  4265b0:	bl	403560 <strchr@plt>
  4265b4:	cbz	x0, 4266b0 <ferror@plt+0x22e10>
  4265b8:	add	x20, x19, #0x10
  4265bc:	adrp	x1, 447000 <warn@@Base+0x10468>
  4265c0:	mov	x0, x20
  4265c4:	add	x1, x1, #0xca8
  4265c8:	bl	426400 <ferror@plt+0x22b60>
  4265cc:	cbnz	w0, 4265e4 <ferror@plt+0x22d44>
  4265d0:	mov	w0, #0x0                   	// #0
  4265d4:	ldp	x19, x20, [sp, #16]
  4265d8:	ldp	x21, x22, [sp, #32]
  4265dc:	ldp	x29, x30, [sp], #64
  4265e0:	ret
  4265e4:	adrp	x1, 440000 <warn@@Base+0x9468>
  4265e8:	mov	x0, x20
  4265ec:	add	x1, x1, #0x4b8
  4265f0:	bl	4264a8 <ferror@plt+0x22c08>
  4265f4:	cbz	w0, 4265d0 <ferror@plt+0x22d30>
  4265f8:	ldrb	w1, [x21]
  4265fc:	mov	w0, #0x1                   	// #1
  426600:	cbz	w1, 4265d4 <ferror@plt+0x22d34>
  426604:	add	x19, x19, #0x10
  426608:	adrp	x1, 43b000 <warn@@Base+0x4468>
  42660c:	mov	x0, x19
  426610:	add	x1, x1, #0xf90
  426614:	bl	4264a8 <ferror@plt+0x22c08>
  426618:	cbz	w0, 4265d0 <ferror@plt+0x22d30>
  42661c:	mov	x1, x21
  426620:	mov	x0, x19
  426624:	bl	4264a8 <ferror@plt+0x22c08>
  426628:	cmp	w0, #0x0
  42662c:	cset	w0, ne  // ne = any
  426630:	b	4265d4 <ferror@plt+0x22d34>
  426634:	mov	x0, x22
  426638:	str	x23, [sp, #48]
  42663c:	bl	402fd0 <strlen@plt>
  426640:	mov	x22, x0
  426644:	mov	x0, x21
  426648:	bl	402fd0 <strlen@plt>
  42664c:	add	x0, x22, x0
  426650:	bl	4032a0 <xmalloc@plt>
  426654:	ldr	x23, [x19, #16]
  426658:	mov	x22, x0
  42665c:	ldr	x1, [x23, #8]
  426660:	sub	x2, x20, x1
  426664:	bl	402f70 <memcpy@plt>
  426668:	ldr	x0, [x23, #8]
  42666c:	mov	x1, x21
  426670:	sub	x0, x20, x0
  426674:	add	x0, x22, x0
  426678:	bl	403620 <strcpy@plt>
  42667c:	add	x1, x20, #0x1
  426680:	mov	x0, x22
  426684:	bl	403270 <strcat@plt>
  426688:	ldr	x0, [x23, #8]
  42668c:	bl	403510 <free@plt>
  426690:	ldr	x1, [x19, #16]
  426694:	mov	w0, #0x1                   	// #1
  426698:	ldr	x23, [sp, #48]
  42669c:	str	x22, [x1, #8]
  4266a0:	ldp	x19, x20, [sp, #16]
  4266a4:	ldp	x21, x22, [sp, #32]
  4266a8:	ldp	x29, x30, [sp], #64
  4266ac:	ret
  4266b0:	mov	x0, x22
  4266b4:	mov	w1, #0x28                  	// #40
  4266b8:	bl	403560 <strchr@plt>
  4266bc:	cbnz	x0, 4265b8 <ferror@plt+0x22d18>
  4266c0:	b	4265f8 <ferror@plt+0x22d58>
  4266c4:	adrp	x3, 448000 <warn@@Base+0x11468>
  4266c8:	add	x3, x3, #0x320
  4266cc:	adrp	x1, 447000 <warn@@Base+0x10468>
  4266d0:	adrp	x0, 447000 <warn@@Base+0x10468>
  4266d4:	add	x3, x3, #0xc0
  4266d8:	add	x1, x1, #0xae8
  4266dc:	add	x0, x0, #0xb00
  4266e0:	mov	w2, #0x1a5                 	// #421
  4266e4:	str	x23, [sp, #48]
  4266e8:	bl	4037c0 <__assert_fail@plt>
  4266ec:	nop
  4266f0:	adrp	x1, 447000 <warn@@Base+0x10468>
  4266f4:	add	x1, x1, #0xcb0
  4266f8:	b	426560 <ferror@plt+0x22cc0>
  4266fc:	nop
  426700:	adrp	x1, 447000 <warn@@Base+0x10468>
  426704:	add	x1, x1, #0xcc0
  426708:	b	426560 <ferror@plt+0x22cc0>
  42670c:	nop
  426710:	stp	x29, x30, [sp, #-64]!
  426714:	mov	x29, sp
  426718:	stp	x19, x20, [sp, #16]
  42671c:	mov	x20, x0
  426720:	mov	x0, x1
  426724:	stp	x21, x22, [sp, #32]
  426728:	mov	w22, w3
  42672c:	mov	x21, x1
  426730:	stp	x23, x24, [sp, #48]
  426734:	bl	402fd0 <strlen@plt>
  426738:	mov	x19, x0
  42673c:	ldr	x1, [x20, #16]
  426740:	ldr	x0, [x1]
  426744:	ldr	x0, [x0, #8]
  426748:	bl	402fd0 <strlen@plt>
  42674c:	add	w19, w19, w0
  426750:	add	w19, w19, #0x3
  426754:	sxtw	x0, w19
  426758:	bl	4032a0 <xmalloc@plt>
  42675c:	ldr	x2, [x20, #16]
  426760:	mov	x3, x21
  426764:	mov	x23, x0
  426768:	adrp	x1, 447000 <warn@@Base+0x10468>
  42676c:	add	x1, x1, #0xcc8
  426770:	ldr	x2, [x2]
  426774:	ldr	x2, [x2, #8]
  426778:	bl	4030a0 <sprintf@plt>
  42677c:	mov	x1, x23
  426780:	mov	x0, x20
  426784:	bl	426560 <ferror@plt+0x22cc0>
  426788:	cbz	w0, 426830 <ferror@plt+0x22f90>
  42678c:	add	x24, x20, #0x10
  426790:	adrp	x1, 447000 <warn@@Base+0x10468>
  426794:	mov	x0, x24
  426798:	add	x1, x1, #0xcd0
  42679c:	bl	426400 <ferror@plt+0x22b60>
  4267a0:	mov	w19, w0
  4267a4:	cbz	w0, 426810 <ferror@plt+0x22f70>
  4267a8:	mov	x0, x24
  4267ac:	bl	425c80 <ferror@plt+0x223e0>
  4267b0:	mov	x24, x0
  4267b4:	cbz	x0, 426854 <ferror@plt+0x22fb4>
  4267b8:	ldr	x0, [x20, #16]
  4267bc:	mov	w1, w22
  4267c0:	bl	426108 <ferror@plt+0x22868>
  4267c4:	mov	w19, w0
  4267c8:	cbz	w0, 426808 <ferror@plt+0x22f68>
  4267cc:	ldr	x1, [x20, #16]
  4267d0:	cmp	w22, #0x3
  4267d4:	ldr	x0, [x20]
  4267d8:	ldr	x5, [x1, #8]
  4267dc:	ldr	x3, [x20, #32]
  4267e0:	b.hi	426864 <ferror@plt+0x22fc4>  // b.pmore
  4267e4:	adrp	x4, 448000 <warn@@Base+0x11468>
  4267e8:	add	x4, x4, #0x420
  4267ec:	adrp	x1, 447000 <warn@@Base+0x10468>
  4267f0:	mov	x2, x21
  4267f4:	add	x1, x1, #0xcd8
  4267f8:	mov	w19, #0x1                   	// #1
  4267fc:	ldr	x6, [x4, w22, uxtw #3]
  426800:	mov	x4, x24
  426804:	bl	403880 <fprintf@plt>
  426808:	mov	x0, x24
  42680c:	bl	403510 <free@plt>
  426810:	mov	x0, x23
  426814:	bl	403510 <free@plt>
  426818:	mov	w0, w19
  42681c:	ldp	x19, x20, [sp, #16]
  426820:	ldp	x21, x22, [sp, #32]
  426824:	ldp	x23, x24, [sp, #48]
  426828:	ldp	x29, x30, [sp], #64
  42682c:	ret
  426830:	mov	w19, w0
  426834:	mov	x0, x23
  426838:	bl	403510 <free@plt>
  42683c:	mov	w0, w19
  426840:	ldp	x19, x20, [sp, #16]
  426844:	ldp	x21, x22, [sp, #32]
  426848:	ldp	x23, x24, [sp, #48]
  42684c:	ldp	x29, x30, [sp], #64
  426850:	ret
  426854:	mov	x0, x23
  426858:	mov	w19, #0x0                   	// #0
  42685c:	bl	403510 <free@plt>
  426860:	b	426818 <ferror@plt+0x22f78>
  426864:	bl	403400 <abort@plt>
  426868:	stp	x29, x30, [sp, #-112]!
  42686c:	mov	x29, sp
  426870:	stp	x19, x20, [sp, #16]
  426874:	mov	w20, w2
  426878:	stp	x21, x22, [sp, #32]
  42687c:	mov	x22, x0
  426880:	stp	x25, x26, [sp, #64]
  426884:	mov	w25, w1
  426888:	mov	w26, w3
  42688c:	stp	x27, x28, [sp, #80]
  426890:	cbnz	w1, 426a2c <ferror@plt+0x2318c>
  426894:	mov	x28, #0x0                   	// #0
  426898:	mov	w21, #0xa                   	// #10
  42689c:	stp	x23, x24, [sp, #48]
  4268a0:	cmp	w20, #0x0
  4268a4:	b.gt	4269a0 <ferror@plt+0x23100>
  4268a8:	add	w21, w21, #0xf
  4268ac:	mov	x23, #0x0                   	// #0
  4268b0:	mov	w0, w21
  4268b4:	bl	4032a0 <xmalloc@plt>
  4268b8:	mov	x21, x0
  4268bc:	cbnz	w25, 426a20 <ferror@plt+0x23180>
  4268c0:	strb	wzr, [x0]
  4268c4:	mov	x0, x21
  4268c8:	bl	402fd0 <strlen@plt>
  4268cc:	adrp	x1, 447000 <warn@@Base+0x10468>
  4268d0:	add	x1, x1, #0xd20
  4268d4:	add	x2, x21, x0
  4268d8:	cmp	w20, #0x0
  4268dc:	ldr	w3, [x1]
  4268e0:	ldrh	w1, [x1, #4]
  4268e4:	str	w3, [x21, x0]
  4268e8:	strh	w1, [x2, #4]
  4268ec:	b.lt	426af8 <ferror@plt+0x23258>  // b.tstop
  4268f0:	b.eq	426b84 <ferror@plt+0x232e4>  // b.none
  4268f4:	sub	w20, w20, #0x1
  4268f8:	adrp	x24, 43c000 <warn@@Base+0x5468>
  4268fc:	mov	x19, x23
  426900:	add	x24, x24, #0x4a0
  426904:	add	x20, x23, w20, uxtw #3
  426908:	b	42691c <ferror@plt+0x2307c>
  42690c:	ldrh	w2, [x24]
  426910:	ldrb	w1, [x24, #2]
  426914:	strh	w2, [x0]
  426918:	strb	w1, [x0, #2]
  42691c:	mov	x0, x21
  426920:	bl	402fd0 <strlen@plt>
  426924:	ldr	x1, [x19]
  426928:	add	x0, x21, x0
  42692c:	bl	403170 <stpcpy@plt>
  426930:	cmp	x20, x19
  426934:	add	x19, x19, #0x8
  426938:	b.ne	42690c <ferror@plt+0x2306c>  // b.any
  42693c:	cbnz	w26, 426a5c <ferror@plt+0x231bc>
  426940:	mov	x0, x23
  426944:	bl	403510 <free@plt>
  426948:	mov	x0, x21
  42694c:	bl	402fd0 <strlen@plt>
  426950:	mov	x2, x0
  426954:	mov	w3, #0x29                  	// #41
  426958:	mov	x0, x22
  42695c:	mov	x1, x21
  426960:	strh	w3, [x21, x2]
  426964:	bl	426560 <ferror@plt+0x22cc0>
  426968:	cbz	w0, 426af0 <ferror@plt+0x23250>
  42696c:	mov	w1, #0x1                   	// #1
  426970:	mov	x0, x21
  426974:	str	w1, [sp, #108]
  426978:	bl	403510 <free@plt>
  42697c:	ldr	w1, [sp, #108]
  426980:	ldp	x19, x20, [sp, #16]
  426984:	mov	w0, w1
  426988:	ldp	x21, x22, [sp, #32]
  42698c:	ldp	x23, x24, [sp, #48]
  426990:	ldp	x25, x26, [sp, #64]
  426994:	ldp	x27, x28, [sp, #80]
  426998:	ldp	x29, x30, [sp], #112
  42699c:	ret
  4269a0:	sub	w19, w20, #0x1
  4269a4:	sbfiz	x0, x20, #3, #32
  4269a8:	bl	4032a0 <xmalloc@plt>
  4269ac:	add	x27, x22, #0x10
  4269b0:	adrp	x1, 442000 <warn@@Base+0xb468>
  4269b4:	mov	x23, x0
  4269b8:	sxtw	x19, w19
  4269bc:	add	x24, x1, #0x270
  4269c0:	mov	x1, x24
  4269c4:	mov	x0, x22
  4269c8:	bl	426560 <ferror@plt+0x22cc0>
  4269cc:	mov	w1, w0
  4269d0:	mov	x0, x27
  4269d4:	cbz	w1, 426b1c <ferror@plt+0x2327c>
  4269d8:	bl	425c80 <ferror@plt+0x223e0>
  4269dc:	str	x0, [x23, x19, lsl #3]
  4269e0:	mov	x1, x0
  4269e4:	sub	x19, x19, #0x1
  4269e8:	cbz	x0, 426b4c <ferror@plt+0x232ac>
  4269ec:	bl	402fd0 <strlen@plt>
  4269f0:	add	w0, w0, #0x2
  4269f4:	cmn	w19, #0x1
  4269f8:	add	w21, w21, w0
  4269fc:	b.ne	4269c0 <ferror@plt+0x23120>  // b.any
  426a00:	cmp	w26, #0x0
  426a04:	add	w0, w21, #0x5
  426a08:	csel	w21, w0, w21, ne  // ne = any
  426a0c:	mov	w0, w21
  426a10:	bl	4032a0 <xmalloc@plt>
  426a14:	mov	x21, x0
  426a18:	cbz	w25, 4268c0 <ferror@plt+0x23020>
  426a1c:	nop
  426a20:	mov	x1, x28
  426a24:	bl	403620 <strcpy@plt>
  426a28:	b	4268c4 <ferror@plt+0x23024>
  426a2c:	adrp	x1, 442000 <warn@@Base+0xb468>
  426a30:	add	x1, x1, #0x270
  426a34:	bl	426560 <ferror@plt+0x22cc0>
  426a38:	cbnz	w0, 426a74 <ferror@plt+0x231d4>
  426a3c:	mov	w1, #0x0                   	// #0
  426a40:	mov	w0, w1
  426a44:	ldp	x19, x20, [sp, #16]
  426a48:	ldp	x21, x22, [sp, #32]
  426a4c:	ldp	x25, x26, [sp, #64]
  426a50:	ldp	x27, x28, [sp, #80]
  426a54:	ldp	x29, x30, [sp], #112
  426a58:	ret
  426a5c:	mov	w1, #0x2e2e                	// #11822
  426a60:	mov	w2, #0x202c                	// #8236
  426a64:	movk	w1, #0x2e, lsl #16
  426a68:	strh	w2, [x0]
  426a6c:	stur	w1, [x0, #2]
  426a70:	b	426940 <ferror@plt+0x230a0>
  426a74:	add	x0, x22, #0x10
  426a78:	bl	425c80 <ferror@plt+0x223e0>
  426a7c:	mov	x28, x0
  426a80:	cbz	x0, 426a3c <ferror@plt+0x2319c>
  426a84:	adrp	x1, 447000 <warn@@Base+0x10468>
  426a88:	mov	x2, #0x6                   	// #6
  426a8c:	add	x1, x1, #0xd08
  426a90:	stp	x23, x24, [sp, #48]
  426a94:	bl	403220 <strncmp@plt>
  426a98:	cbnz	w0, 426ab0 <ferror@plt+0x23210>
  426a9c:	add	x19, x28, #0x6
  426aa0:	mov	w1, #0x20                  	// #32
  426aa4:	mov	x0, x19
  426aa8:	bl	403560 <strchr@plt>
  426aac:	cbz	x0, 426b7c <ferror@plt+0x232dc>
  426ab0:	adrp	x1, 447000 <warn@@Base+0x10468>
  426ab4:	mov	x0, x28
  426ab8:	add	x1, x1, #0xd10
  426abc:	mov	x2, #0xc                   	// #12
  426ac0:	bl	403220 <strncmp@plt>
  426ac4:	cbnz	w0, 426ae0 <ferror@plt+0x23240>
  426ac8:	add	x19, x28, #0xc
  426acc:	mov	w1, #0x20                  	// #32
  426ad0:	mov	x0, x19
  426ad4:	bl	403560 <strchr@plt>
  426ad8:	cmp	x0, #0x0
  426adc:	csel	x28, x28, x19, ne  // ne = any
  426ae0:	mov	x0, x28
  426ae4:	bl	402fd0 <strlen@plt>
  426ae8:	add	w21, w0, #0xa
  426aec:	b	4268a0 <ferror@plt+0x23000>
  426af0:	ldp	x23, x24, [sp, #48]
  426af4:	b	426a3c <ferror@plt+0x2319c>
  426af8:	adrp	x1, 447000 <warn@@Base+0x10468>
  426afc:	add	x1, x1, #0xd28
  426b00:	add	x0, x0, #0x5
  426b04:	add	x2, x21, x0
  426b08:	ldr	x3, [x1]
  426b0c:	str	x3, [x21, x0]
  426b10:	ldur	x0, [x1, #6]
  426b14:	stur	x0, [x2, #6]
  426b18:	b	426948 <ferror@plt+0x230a8>
  426b1c:	mov	x0, x23
  426b20:	str	w1, [sp, #108]
  426b24:	bl	403510 <free@plt>
  426b28:	ldr	w1, [sp, #108]
  426b2c:	ldp	x19, x20, [sp, #16]
  426b30:	mov	w0, w1
  426b34:	ldp	x21, x22, [sp, #32]
  426b38:	ldp	x23, x24, [sp, #48]
  426b3c:	ldp	x25, x26, [sp, #64]
  426b40:	ldp	x27, x28, [sp, #80]
  426b44:	ldp	x29, x30, [sp], #112
  426b48:	ret
  426b4c:	mov	x0, x23
  426b50:	str	w1, [sp, #108]
  426b54:	bl	403510 <free@plt>
  426b58:	ldr	w1, [sp, #108]
  426b5c:	ldp	x19, x20, [sp, #16]
  426b60:	mov	w0, w1
  426b64:	ldp	x21, x22, [sp, #32]
  426b68:	ldp	x23, x24, [sp, #48]
  426b6c:	ldp	x25, x26, [sp, #64]
  426b70:	ldp	x27, x28, [sp, #80]
  426b74:	ldp	x29, x30, [sp], #112
  426b78:	ret
  426b7c:	mov	x28, x19
  426b80:	b	426ae0 <ferror@plt+0x23240>
  426b84:	cbz	w26, 426948 <ferror@plt+0x230a8>
  426b88:	add	x0, x0, #0x5
  426b8c:	mov	w1, #0x2e2e                	// #11822
  426b90:	movk	w1, #0x2e, lsl #16
  426b94:	str	w1, [x21, x0]
  426b98:	b	426948 <ferror@plt+0x230a8>
  426b9c:	nop
  426ba0:	stp	x29, x30, [sp, #-96]!
  426ba4:	mov	x29, sp
  426ba8:	stp	x21, x22, [sp, #32]
  426bac:	mov	x22, x0
  426bb0:	ldr	x0, [x0, #16]
  426bb4:	stp	x19, x20, [sp, #16]
  426bb8:	stp	x25, x26, [sp, #64]
  426bbc:	str	x27, [sp, #80]
  426bc0:	cbz	x0, 426df8 <ferror@plt+0x23558>
  426bc4:	mov	w19, w1
  426bc8:	mov	w26, w2
  426bcc:	cmp	w1, #0x0
  426bd0:	b.le	426d48 <ferror@plt+0x234a8>
  426bd4:	sub	w25, w1, #0x1
  426bd8:	sbfiz	x0, x1, #3, #32
  426bdc:	stp	x23, x24, [sp, #48]
  426be0:	adrp	x23, 442000 <warn@@Base+0xb468>
  426be4:	bl	4032a0 <xmalloc@plt>
  426be8:	sxtw	x19, w25
  426bec:	mov	x20, x0
  426bf0:	add	x24, x22, #0x10
  426bf4:	add	x23, x23, #0x270
  426bf8:	mov	w21, #0xa                   	// #10
  426bfc:	nop
  426c00:	mov	x1, x23
  426c04:	mov	x0, x22
  426c08:	bl	426560 <ferror@plt+0x22cc0>
  426c0c:	mov	w27, w0
  426c10:	cbz	w0, 426d88 <ferror@plt+0x234e8>
  426c14:	mov	x0, x24
  426c18:	bl	425c80 <ferror@plt+0x223e0>
  426c1c:	str	x0, [x20, x19, lsl #3]
  426c20:	cbz	x0, 426db0 <ferror@plt+0x23510>
  426c24:	bl	402fd0 <strlen@plt>
  426c28:	sub	x19, x19, #0x1
  426c2c:	add	w0, w0, #0x2
  426c30:	cmn	w19, #0x1
  426c34:	add	w21, w21, w0
  426c38:	b.ne	426c00 <ferror@plt+0x23360>  // b.any
  426c3c:	cmp	w26, #0x0
  426c40:	add	w0, w21, #0x5
  426c44:	csel	w0, w0, w21, ne  // ne = any
  426c48:	adrp	x23, 43c000 <warn@@Base+0x5468>
  426c4c:	mov	w25, w25
  426c50:	add	x23, x23, #0x4a0
  426c54:	bl	4032a0 <xmalloc@plt>
  426c58:	mov	x21, x0
  426c5c:	adrp	x1, 447000 <warn@@Base+0x10468>
  426c60:	add	x1, x1, #0xd38
  426c64:	mov	x19, #0x0                   	// #0
  426c68:	ldrh	w0, [x1, #4]
  426c6c:	ldr	w2, [x1]
  426c70:	str	w2, [x21]
  426c74:	strh	w0, [x21, #4]
  426c78:	cbz	x19, 426c98 <ferror@plt+0x233f8>
  426c7c:	mov	x0, x21
  426c80:	bl	402fd0 <strlen@plt>
  426c84:	add	x1, x21, x0
  426c88:	ldrh	w3, [x23]
  426c8c:	ldrb	w2, [x23, #2]
  426c90:	strh	w3, [x21, x0]
  426c94:	strb	w2, [x1, #2]
  426c98:	mov	x0, x21
  426c9c:	bl	402fd0 <strlen@plt>
  426ca0:	ldr	x1, [x20, x19, lsl #3]
  426ca4:	add	x0, x21, x0
  426ca8:	bl	403170 <stpcpy@plt>
  426cac:	mov	x1, x0
  426cb0:	cmp	x25, x19
  426cb4:	add	x19, x19, #0x1
  426cb8:	b.ne	426c78 <ferror@plt+0x233d8>  // b.any
  426cbc:	cbz	w26, 426cec <ferror@plt+0x2344c>
  426cc0:	adrp	x2, 43c000 <warn@@Base+0x5468>
  426cc4:	add	x2, x2, #0x4a0
  426cc8:	mov	x0, x21
  426ccc:	ldrh	w3, [x2]
  426cd0:	ldrb	w2, [x2, #2]
  426cd4:	strh	w3, [x1]
  426cd8:	strb	w2, [x1, #2]
  426cdc:	bl	402fd0 <strlen@plt>
  426ce0:	mov	w1, #0x2e2e                	// #11822
  426ce4:	movk	w1, #0x2e, lsl #16
  426ce8:	str	w1, [x21, x0]
  426cec:	mov	x0, x20
  426cf0:	bl	403510 <free@plt>
  426cf4:	ldp	x23, x24, [sp, #48]
  426cf8:	mov	x0, x21
  426cfc:	bl	402fd0 <strlen@plt>
  426d00:	mov	x2, x0
  426d04:	mov	w3, #0x29                  	// #41
  426d08:	mov	x0, x22
  426d0c:	mov	x1, x21
  426d10:	strh	w3, [x21, x2]
  426d14:	bl	426560 <ferror@plt+0x22cc0>
  426d18:	mov	w27, w0
  426d1c:	cbz	w0, 426d2c <ferror@plt+0x2348c>
  426d20:	mov	x0, x21
  426d24:	mov	w27, #0x1                   	// #1
  426d28:	bl	403510 <free@plt>
  426d2c:	mov	w0, w27
  426d30:	ldp	x19, x20, [sp, #16]
  426d34:	ldp	x21, x22, [sp, #32]
  426d38:	ldp	x25, x26, [sp, #64]
  426d3c:	ldr	x27, [sp, #80]
  426d40:	ldp	x29, x30, [sp], #96
  426d44:	ret
  426d48:	mov	x0, #0x19                  	// #25
  426d4c:	bl	4032a0 <xmalloc@plt>
  426d50:	adrp	x1, 447000 <warn@@Base+0x10468>
  426d54:	add	x1, x1, #0xd38
  426d58:	mov	x21, x0
  426d5c:	ldr	w2, [x1]
  426d60:	ldrh	w1, [x1, #4]
  426d64:	str	w2, [x0]
  426d68:	strh	w1, [x0, #4]
  426d6c:	cbnz	w19, 426ddc <ferror@plt+0x2353c>
  426d70:	cbz	w26, 426cf8 <ferror@plt+0x23458>
  426d74:	bl	402fd0 <strlen@plt>
  426d78:	mov	w1, #0x2e2e                	// #11822
  426d7c:	movk	w1, #0x2e, lsl #16
  426d80:	str	w1, [x21, x0]
  426d84:	b	426cf8 <ferror@plt+0x23458>
  426d88:	mov	x0, x20
  426d8c:	bl	403510 <free@plt>
  426d90:	mov	w0, w27
  426d94:	ldp	x19, x20, [sp, #16]
  426d98:	ldp	x21, x22, [sp, #32]
  426d9c:	ldp	x23, x24, [sp, #48]
  426da0:	ldp	x25, x26, [sp, #64]
  426da4:	ldr	x27, [sp, #80]
  426da8:	ldp	x29, x30, [sp], #96
  426dac:	ret
  426db0:	mov	x0, x20
  426db4:	mov	w27, #0x0                   	// #0
  426db8:	bl	403510 <free@plt>
  426dbc:	mov	w0, w27
  426dc0:	ldp	x19, x20, [sp, #16]
  426dc4:	ldp	x21, x22, [sp, #32]
  426dc8:	ldp	x23, x24, [sp, #48]
  426dcc:	ldp	x25, x26, [sp, #64]
  426dd0:	ldr	x27, [sp, #80]
  426dd4:	ldp	x29, x30, [sp], #96
  426dd8:	ret
  426ddc:	adrp	x0, 447000 <warn@@Base+0x10468>
  426de0:	add	x0, x0, #0xd28
  426de4:	ldr	x1, [x0]
  426de8:	stur	x1, [x21, #5]
  426dec:	ldur	x0, [x0, #6]
  426df0:	stur	x0, [x21, #11]
  426df4:	b	426cf8 <ferror@plt+0x23458>
  426df8:	adrp	x3, 448000 <warn@@Base+0x11468>
  426dfc:	add	x3, x3, #0x320
  426e00:	adrp	x1, 447000 <warn@@Base+0x10468>
  426e04:	adrp	x0, 447000 <warn@@Base+0x10468>
  426e08:	add	x3, x3, #0xd0
  426e0c:	add	x1, x1, #0xae8
  426e10:	add	x0, x0, #0xb00
  426e14:	mov	w2, #0x2cf                 	// #719
  426e18:	stp	x23, x24, [sp, #48]
  426e1c:	bl	4037c0 <__assert_fail@plt>
  426e20:	stp	x29, x30, [sp, #-64]!
  426e24:	mov	x29, sp
  426e28:	stp	x19, x20, [sp, #16]
  426e2c:	mov	x19, x0
  426e30:	ldr	x0, [x0, #16]
  426e34:	stp	x21, x22, [sp, #32]
  426e38:	cbz	x0, 426f38 <ferror@plt+0x23698>
  426e3c:	mov	w21, w1
  426e40:	ldr	w1, [x0, #16]
  426e44:	cmp	w1, w21
  426e48:	b.eq	426f04 <ferror@plt+0x23664>  // b.none
  426e4c:	str	x23, [sp, #48]
  426e50:	cmp	w21, #0x3
  426e54:	b.hi	426f7c <ferror@plt+0x236dc>  // b.pmore
  426e58:	adrp	x20, 448000 <warn@@Base+0x11468>
  426e5c:	add	x20, x20, #0x320
  426e60:	add	x1, x20, #0x100
  426e64:	ldr	x22, [x0, #8]
  426e68:	ldr	x23, [x1, w21, uxtw #3]
  426e6c:	mov	x0, x22
  426e70:	bl	402fd0 <strlen@plt>
  426e74:	sub	w0, w0, #0x1
  426e78:	ldrb	w1, [x22, w0, uxtw]
  426e7c:	cmp	w1, #0x20
  426e80:	b.ne	426f60 <ferror@plt+0x236c0>  // b.any
  426e84:	strb	wzr, [x22, w0, uxtw]
  426e88:	add	x22, x19, #0x10
  426e8c:	mov	x1, x23
  426e90:	mov	x0, x22
  426e94:	bl	4264a8 <ferror@plt+0x22c08>
  426e98:	cbnz	w0, 426eb4 <ferror@plt+0x23614>
  426e9c:	mov	w0, #0x0                   	// #0
  426ea0:	ldp	x19, x20, [sp, #16]
  426ea4:	ldp	x21, x22, [sp, #32]
  426ea8:	ldr	x23, [sp, #48]
  426eac:	ldp	x29, x30, [sp], #64
  426eb0:	ret
  426eb4:	adrp	x1, 440000 <warn@@Base+0x9468>
  426eb8:	mov	x0, x22
  426ebc:	add	x1, x1, #0xcf8
  426ec0:	bl	4264a8 <ferror@plt+0x22c08>
  426ec4:	cbz	w0, 426e9c <ferror@plt+0x235fc>
  426ec8:	ldr	w0, [x19, #8]
  426ecc:	cbz	w0, 426f18 <ferror@plt+0x23678>
  426ed0:	adrp	x23, 43b000 <warn@@Base+0x4468>
  426ed4:	mov	w20, #0x0                   	// #0
  426ed8:	add	x23, x23, #0xf90
  426edc:	b	426ef0 <ferror@plt+0x23650>
  426ee0:	ldr	w0, [x19, #8]
  426ee4:	add	w20, w20, #0x1
  426ee8:	cmp	w20, w0
  426eec:	b.cs	426f18 <ferror@plt+0x23678>  // b.hs, b.nlast
  426ef0:	mov	x1, x23
  426ef4:	mov	x0, x22
  426ef8:	bl	4264a8 <ferror@plt+0x22c08>
  426efc:	cbnz	w0, 426ee0 <ferror@plt+0x23640>
  426f00:	b	426e9c <ferror@plt+0x235fc>
  426f04:	mov	w0, #0x1                   	// #1
  426f08:	ldp	x19, x20, [sp, #16]
  426f0c:	ldp	x21, x22, [sp, #32]
  426f10:	ldp	x29, x30, [sp], #64
  426f14:	ret
  426f18:	ldr	x1, [x19, #16]
  426f1c:	mov	w0, #0x1                   	// #1
  426f20:	ldr	x23, [sp, #48]
  426f24:	str	w21, [x1, #16]
  426f28:	ldp	x19, x20, [sp, #16]
  426f2c:	ldp	x21, x22, [sp, #32]
  426f30:	ldp	x29, x30, [sp], #64
  426f34:	ret
  426f38:	adrp	x3, 448000 <warn@@Base+0x11468>
  426f3c:	add	x3, x3, #0x320
  426f40:	adrp	x1, 447000 <warn@@Base+0x10468>
  426f44:	adrp	x0, 447000 <warn@@Base+0x10468>
  426f48:	add	x3, x3, #0xe8
  426f4c:	add	x1, x1, #0xae8
  426f50:	add	x0, x0, #0xb00
  426f54:	mov	w2, #0x453                 	// #1107
  426f58:	str	x23, [sp, #48]
  426f5c:	bl	4037c0 <__assert_fail@plt>
  426f60:	adrp	x1, 447000 <warn@@Base+0x10468>
  426f64:	adrp	x0, 447000 <warn@@Base+0x10468>
  426f68:	add	x3, x20, #0xe8
  426f6c:	add	x1, x1, #0xae8
  426f70:	add	x0, x0, #0xd40
  426f74:	mov	w2, #0x470                 	// #1136
  426f78:	bl	4037c0 <__assert_fail@plt>
  426f7c:	bl	403400 <abort@plt>
  426f80:	stp	x29, x30, [sp, #-64]!
  426f84:	mov	x29, sp
  426f88:	stp	x19, x20, [sp, #16]
  426f8c:	mov	x19, x0
  426f90:	ldr	x0, [x0, #16]
  426f94:	stp	x21, x22, [sp, #32]
  426f98:	str	x23, [sp, #48]
  426f9c:	cbz	x0, 4270e8 <ferror@plt+0x23848>
  426fa0:	ldr	x0, [x0]
  426fa4:	cbz	x0, 427130 <ferror@plt+0x23890>
  426fa8:	ldr	x0, [x0, #24]
  426fac:	cbz	x0, 42710c <ferror@plt+0x2386c>
  426fb0:	mov	x22, x1
  426fb4:	mov	w21, w2
  426fb8:	mov	w20, w3
  426fbc:	add	x23, x19, #0x10
  426fc0:	cbnz	w4, 4270c4 <ferror@plt+0x23824>
  426fc4:	cbz	w20, 426fdc <ferror@plt+0x2373c>
  426fc8:	adrp	x1, 447000 <warn@@Base+0x10468>
  426fcc:	mov	x0, x23
  426fd0:	add	x1, x1, #0xdb0
  426fd4:	bl	4264a8 <ferror@plt+0x22c08>
  426fd8:	cbz	w0, 426ff0 <ferror@plt+0x23750>
  426fdc:	adrp	x1, 447000 <warn@@Base+0x10468>
  426fe0:	mov	x0, x23
  426fe4:	add	x1, x1, #0xcd0
  426fe8:	bl	426400 <ferror@plt+0x22b60>
  426fec:	cbnz	w0, 427008 <ferror@plt+0x23768>
  426ff0:	mov	w0, #0x0                   	// #0
  426ff4:	ldp	x19, x20, [sp, #16]
  426ff8:	ldp	x21, x22, [sp, #32]
  426ffc:	ldr	x23, [sp, #48]
  427000:	ldp	x29, x30, [sp], #64
  427004:	ret
  427008:	ldr	x1, [x19, #16]
  42700c:	mov	x0, x19
  427010:	ldr	x1, [x1]
  427014:	ldr	x1, [x1, #24]
  427018:	bl	426560 <ferror@plt+0x22cc0>
  42701c:	cbz	w0, 426ff0 <ferror@plt+0x23750>
  427020:	mov	x0, x23
  427024:	bl	425c80 <ferror@plt+0x223e0>
  427028:	mov	x20, x0
  42702c:	cbz	x0, 426ff0 <ferror@plt+0x23750>
  427030:	mov	w1, w21
  427034:	mov	x0, x19
  427038:	bl	426e20 <ferror@plt+0x23580>
  42703c:	cbz	w0, 426ff0 <ferror@plt+0x23750>
  427040:	mov	x1, x20
  427044:	mov	x0, x23
  427048:	bl	4264a8 <ferror@plt+0x22c08>
  42704c:	cbz	w0, 426ff0 <ferror@plt+0x23750>
  427050:	adrp	x1, 447000 <warn@@Base+0x10468>
  427054:	mov	x0, x23
  427058:	add	x1, x1, #0xdb8
  42705c:	bl	4264a8 <ferror@plt+0x22c08>
  427060:	cbz	w0, 426ff0 <ferror@plt+0x23750>
  427064:	mov	x1, x22
  427068:	mov	x0, x23
  42706c:	bl	4264a8 <ferror@plt+0x22c08>
  427070:	cbz	w0, 426ff0 <ferror@plt+0x23750>
  427074:	adrp	x1, 447000 <warn@@Base+0x10468>
  427078:	mov	x0, x23
  42707c:	add	x1, x1, #0xe38
  427080:	bl	4264a8 <ferror@plt+0x22c08>
  427084:	cbz	w0, 426ff0 <ferror@plt+0x23750>
  427088:	ldr	w0, [x19, #8]
  42708c:	adrp	x21, 43b000 <warn@@Base+0x4468>
  427090:	mov	w20, #0x0                   	// #0
  427094:	add	x21, x21, #0xf90
  427098:	cbnz	w0, 4270b0 <ferror@plt+0x23810>
  42709c:	b	4270e0 <ferror@plt+0x23840>
  4270a0:	ldr	w0, [x19, #8]
  4270a4:	add	w20, w20, #0x1
  4270a8:	cmp	w20, w0
  4270ac:	b.cs	4270e0 <ferror@plt+0x23840>  // b.hs, b.nlast
  4270b0:	mov	x1, x21
  4270b4:	mov	x0, x23
  4270b8:	bl	4264a8 <ferror@plt+0x22c08>
  4270bc:	cbnz	w0, 4270a0 <ferror@plt+0x23800>
  4270c0:	b	426ff0 <ferror@plt+0x23750>
  4270c4:	adrp	x1, 447000 <warn@@Base+0x10468>
  4270c8:	mov	x0, x23
  4270cc:	add	x1, x1, #0xda0
  4270d0:	bl	4264a8 <ferror@plt+0x22c08>
  4270d4:	cbz	w0, 426ff0 <ferror@plt+0x23750>
  4270d8:	cbnz	w20, 426fc8 <ferror@plt+0x23728>
  4270dc:	b	426fdc <ferror@plt+0x2373c>
  4270e0:	mov	w0, #0x1                   	// #1
  4270e4:	b	426ff4 <ferror@plt+0x23754>
  4270e8:	adrp	x3, 448000 <warn@@Base+0x11468>
  4270ec:	add	x3, x3, #0x320
  4270f0:	adrp	x1, 447000 <warn@@Base+0x10468>
  4270f4:	adrp	x0, 447000 <warn@@Base+0x10468>
  4270f8:	add	x3, x3, #0x120
  4270fc:	add	x1, x1, #0xae8
  427100:	add	x0, x0, #0xb00
  427104:	mov	w2, #0x5f9                 	// #1529
  427108:	bl	4037c0 <__assert_fail@plt>
  42710c:	adrp	x3, 448000 <warn@@Base+0x11468>
  427110:	add	x3, x3, #0x320
  427114:	adrp	x1, 447000 <warn@@Base+0x10468>
  427118:	adrp	x0, 447000 <warn@@Base+0x10468>
  42711c:	add	x3, x3, #0x120
  427120:	add	x1, x1, #0xae8
  427124:	add	x0, x0, #0xd78
  427128:	mov	w2, #0x5fb                 	// #1531
  42712c:	bl	4037c0 <__assert_fail@plt>
  427130:	adrp	x3, 448000 <warn@@Base+0x11468>
  427134:	add	x3, x3, #0x320
  427138:	adrp	x1, 447000 <warn@@Base+0x10468>
  42713c:	adrp	x0, 447000 <warn@@Base+0x10468>
  427140:	add	x3, x3, #0x120
  427144:	add	x1, x1, #0xae8
  427148:	add	x0, x0, #0xd58
  42714c:	mov	w2, #0x5fa                 	// #1530
  427150:	bl	4037c0 <__assert_fail@plt>
  427154:	nop
  427158:	stp	x29, x30, [sp, #-48]!
  42715c:	cmp	w2, #0x0
  427160:	mov	x29, sp
  427164:	stp	x19, x20, [sp, #16]
  427168:	mov	x19, x0
  42716c:	adrp	x0, 43e000 <warn@@Base+0x7468>
  427170:	add	x0, x0, #0xc50
  427174:	stp	x21, x22, [sp, #32]
  427178:	csel	x0, x0, xzr, eq  // eq = none
  42717c:	ldr	x2, [x19, #16]
  427180:	mov	x20, x1
  427184:	ldr	x3, [x19, #56]
  427188:	str	x0, [x2, #32]
  42718c:	cbz	x3, 427224 <ferror@plt+0x23984>
  427190:	ldr	x0, [x19, #40]
  427194:	mov	w2, #0x3                   	// #3
  427198:	blr	x3
  42719c:	mov	x21, x0
  4271a0:	cbz	x0, 427224 <ferror@plt+0x23984>
  4271a4:	mov	x1, x0
  4271a8:	mov	x0, x19
  4271ac:	bl	426560 <ferror@plt+0x22cc0>
  4271b0:	cbz	w0, 427234 <ferror@plt+0x23994>
  4271b4:	ldr	x22, [x19, #16]
  4271b8:	mov	x0, x21
  4271bc:	adrp	x1, 43c000 <warn@@Base+0x5468>
  4271c0:	add	x1, x1, #0xbb8
  4271c4:	str	xzr, [x22, #24]
  4271c8:	bl	4036d0 <strstr@plt>
  4271cc:	mov	x20, x0
  4271d0:	cbz	x0, 427280 <ferror@plt+0x239e0>
  4271d4:	str	x21, [x22, #24]
  4271d8:	strb	wzr, [x20], #2
  4271dc:	mov	x0, x20
  4271e0:	mov	w1, #0x28                  	// #40
  4271e4:	bl	403560 <strchr@plt>
  4271e8:	cbz	x0, 4271f0 <ferror@plt+0x23950>
  4271ec:	strb	wzr, [x0]
  4271f0:	ldr	x21, [x19, #16]
  4271f4:	mov	x0, x20
  4271f8:	bl	403370 <strdup@plt>
  4271fc:	ldr	x1, [x21, #24]
  427200:	str	x0, [x21, #40]
  427204:	cbz	x1, 427264 <ferror@plt+0x239c4>
  427208:	mov	w1, #0x1                   	// #1
  42720c:	str	w1, [x19, #24]
  427210:	mov	w0, w1
  427214:	ldp	x19, x20, [sp, #16]
  427218:	ldp	x21, x22, [sp, #32]
  42721c:	ldp	x29, x30, [sp], #48
  427220:	ret
  427224:	mov	x1, x20
  427228:	mov	x0, x19
  42722c:	bl	426560 <ferror@plt+0x22cc0>
  427230:	cbnz	w0, 427248 <ferror@plt+0x239a8>
  427234:	mov	w0, #0x0                   	// #0
  427238:	ldp	x19, x20, [sp, #16]
  42723c:	ldp	x21, x22, [sp, #32]
  427240:	ldp	x29, x30, [sp], #48
  427244:	ret
  427248:	ldr	x21, [x19, #16]
  42724c:	mov	x0, x20
  427250:	str	xzr, [x21, #24]
  427254:	bl	403370 <strdup@plt>
  427258:	str	x0, [x21, #40]
  42725c:	ldr	x1, [x21, #24]
  427260:	cbnz	x1, 427208 <ferror@plt+0x23968>
  427264:	adrp	x1, 447000 <warn@@Base+0x10468>
  427268:	add	x0, x19, #0x10
  42726c:	add	x1, x1, #0xca8
  427270:	bl	4264a8 <ferror@plt+0x22c08>
  427274:	cbnz	w0, 427208 <ferror@plt+0x23968>
  427278:	mov	w0, #0x0                   	// #0
  42727c:	b	427238 <ferror@plt+0x23998>
  427280:	adrp	x0, 442000 <warn@@Base+0xb468>
  427284:	mov	x20, x21
  427288:	add	x0, x0, #0x270
  42728c:	str	x0, [x22, #24]
  427290:	b	4271dc <ferror@plt+0x2393c>
  427294:	nop
  427298:	stp	x29, x30, [sp, #-64]!
  42729c:	mov	x29, sp
  4272a0:	stp	x19, x20, [sp, #16]
  4272a4:	mov	x19, x0
  4272a8:	ldr	x0, [x0, #16]
  4272ac:	cbz	x0, 427400 <ferror@plt+0x23b60>
  4272b0:	ldr	x0, [x0]
  4272b4:	cbz	x0, 427454 <ferror@plt+0x23bb4>
  4272b8:	ldr	x0, [x0, #24]
  4272bc:	stp	x21, x22, [sp, #32]
  4272c0:	cbz	x0, 42742c <ferror@plt+0x23b8c>
  4272c4:	mov	w21, w2
  4272c8:	mov	w20, w3
  4272cc:	add	x22, x19, #0x10
  4272d0:	cbnz	w4, 4273d0 <ferror@plt+0x23b30>
  4272d4:	cbz	w20, 4272ec <ferror@plt+0x23a4c>
  4272d8:	adrp	x1, 447000 <warn@@Base+0x10468>
  4272dc:	mov	x0, x22
  4272e0:	add	x1, x1, #0xdb0
  4272e4:	bl	4264a8 <ferror@plt+0x22c08>
  4272e8:	cbz	w0, 427300 <ferror@plt+0x23a60>
  4272ec:	adrp	x1, 447000 <warn@@Base+0x10468>
  4272f0:	mov	x0, x22
  4272f4:	add	x1, x1, #0xcd0
  4272f8:	bl	426400 <ferror@plt+0x22b60>
  4272fc:	cbnz	w0, 427318 <ferror@plt+0x23a78>
  427300:	mov	w20, #0x0                   	// #0
  427304:	mov	w0, w20
  427308:	ldp	x19, x20, [sp, #16]
  42730c:	ldp	x21, x22, [sp, #32]
  427310:	ldp	x29, x30, [sp], #64
  427314:	ret
  427318:	ldr	x0, [x19, #16]
  42731c:	ldr	x0, [x0]
  427320:	ldr	x20, [x0, #24]
  427324:	str	x23, [sp, #48]
  427328:	mov	x0, x20
  42732c:	bl	403370 <strdup@plt>
  427330:	mov	x1, x20
  427334:	mov	x23, x0
  427338:	mov	x0, x19
  42733c:	bl	426560 <ferror@plt+0x22cc0>
  427340:	mov	w20, w0
  427344:	cbz	w0, 4273b0 <ferror@plt+0x23b10>
  427348:	mov	x0, x22
  42734c:	bl	425c80 <ferror@plt+0x223e0>
  427350:	mov	x22, x0
  427354:	cbz	x0, 4273ec <ferror@plt+0x23b4c>
  427358:	ldr	x0, [x19, #16]
  42735c:	mov	w1, w21
  427360:	bl	426108 <ferror@plt+0x22868>
  427364:	mov	w20, w0
  427368:	cbz	w0, 4273a8 <ferror@plt+0x23b08>
  42736c:	ldr	x1, [x19, #16]
  427370:	cmp	w21, #0x3
  427374:	ldr	x0, [x19]
  427378:	ldr	x5, [x1, #8]
  42737c:	ldr	x3, [x19, #32]
  427380:	b.hi	427480 <ferror@plt+0x23be0>  // b.pmore
  427384:	adrp	x2, 448000 <warn@@Base+0x11468>
  427388:	add	x2, x2, #0x420
  42738c:	adrp	x1, 447000 <warn@@Base+0x10468>
  427390:	mov	x4, x22
  427394:	add	x1, x1, #0xdc0
  427398:	mov	w20, #0x1                   	// #1
  42739c:	ldr	x6, [x2, w21, uxtw #3]
  4273a0:	mov	x2, x23
  4273a4:	bl	403880 <fprintf@plt>
  4273a8:	mov	x0, x22
  4273ac:	bl	403510 <free@plt>
  4273b0:	mov	x0, x23
  4273b4:	bl	403510 <free@plt>
  4273b8:	mov	w0, w20
  4273bc:	ldp	x19, x20, [sp, #16]
  4273c0:	ldp	x21, x22, [sp, #32]
  4273c4:	ldr	x23, [sp, #48]
  4273c8:	ldp	x29, x30, [sp], #64
  4273cc:	ret
  4273d0:	adrp	x1, 447000 <warn@@Base+0x10468>
  4273d4:	mov	x0, x22
  4273d8:	add	x1, x1, #0xda0
  4273dc:	bl	4264a8 <ferror@plt+0x22c08>
  4273e0:	cbz	w0, 427300 <ferror@plt+0x23a60>
  4273e4:	cbnz	w20, 4272d8 <ferror@plt+0x23a38>
  4273e8:	b	4272ec <ferror@plt+0x23a4c>
  4273ec:	mov	x0, x23
  4273f0:	mov	w20, #0x0                   	// #0
  4273f4:	bl	403510 <free@plt>
  4273f8:	ldr	x23, [sp, #48]
  4273fc:	b	427304 <ferror@plt+0x23a64>
  427400:	adrp	x3, 448000 <warn@@Base+0x11468>
  427404:	add	x3, x3, #0x320
  427408:	adrp	x1, 447000 <warn@@Base+0x10468>
  42740c:	adrp	x0, 447000 <warn@@Base+0x10468>
  427410:	add	x3, x3, #0x140
  427414:	add	x1, x1, #0xae8
  427418:	add	x0, x0, #0xb00
  42741c:	mov	w2, #0x94d                 	// #2381
  427420:	stp	x21, x22, [sp, #32]
  427424:	str	x23, [sp, #48]
  427428:	bl	4037c0 <__assert_fail@plt>
  42742c:	adrp	x3, 448000 <warn@@Base+0x11468>
  427430:	add	x3, x3, #0x320
  427434:	adrp	x1, 447000 <warn@@Base+0x10468>
  427438:	adrp	x0, 447000 <warn@@Base+0x10468>
  42743c:	add	x3, x3, #0x140
  427440:	add	x1, x1, #0xae8
  427444:	add	x0, x0, #0xd78
  427448:	mov	w2, #0x94f                 	// #2383
  42744c:	str	x23, [sp, #48]
  427450:	bl	4037c0 <__assert_fail@plt>
  427454:	adrp	x3, 448000 <warn@@Base+0x11468>
  427458:	add	x3, x3, #0x320
  42745c:	adrp	x1, 447000 <warn@@Base+0x10468>
  427460:	adrp	x0, 447000 <warn@@Base+0x10468>
  427464:	add	x3, x3, #0x140
  427468:	add	x1, x1, #0xae8
  42746c:	add	x0, x0, #0xd58
  427470:	mov	w2, #0x94e                 	// #2382
  427474:	stp	x21, x22, [sp, #32]
  427478:	str	x23, [sp, #48]
  42747c:	bl	4037c0 <__assert_fail@plt>
  427480:	bl	403400 <abort@plt>
  427484:	nop
  427488:	stp	x29, x30, [sp, #-64]!
  42748c:	mov	x29, sp
  427490:	stp	x19, x20, [sp, #16]
  427494:	mov	x19, x0
  427498:	ldr	x0, [x0, #16]
  42749c:	stp	x21, x22, [sp, #32]
  4274a0:	stp	x23, x24, [sp, #48]
  4274a4:	cbz	x0, 427660 <ferror@plt+0x23dc0>
  4274a8:	ldr	x0, [x0]
  4274ac:	cbz	x0, 42763c <ferror@plt+0x23d9c>
  4274b0:	mov	w21, w2
  4274b4:	mov	w20, w3
  4274b8:	mov	w23, w6
  4274bc:	cbnz	w4, 4275c8 <ferror@plt+0x23d28>
  4274c0:	cbnz	w20, 4275f8 <ferror@plt+0x23d58>
  4274c4:	ldr	x0, [x19, #16]
  4274c8:	ldr	x0, [x0]
  4274cc:	cbnz	w23, 427584 <ferror@plt+0x23ce4>
  4274d0:	ldr	x0, [x0, #24]
  4274d4:	bl	403370 <strdup@plt>
  4274d8:	mov	x24, x0
  4274dc:	mov	x1, x24
  4274e0:	mov	x0, x19
  4274e4:	bl	426560 <ferror@plt+0x22cc0>
  4274e8:	mov	w20, w0
  4274ec:	cbz	w0, 4275a8 <ferror@plt+0x23d08>
  4274f0:	add	x20, x19, #0x10
  4274f4:	mov	x0, x20
  4274f8:	bl	425c80 <ferror@plt+0x223e0>
  4274fc:	mov	x22, x0
  427500:	cbz	x0, 42761c <ferror@plt+0x23d7c>
  427504:	cbz	w23, 427614 <ferror@plt+0x23d74>
  427508:	mov	x0, x20
  42750c:	bl	425c80 <ferror@plt+0x223e0>
  427510:	mov	x23, x0
  427514:	cbz	x0, 42762c <ferror@plt+0x23d8c>
  427518:	ldr	x0, [x19, #16]
  42751c:	mov	w1, w21
  427520:	bl	426108 <ferror@plt+0x22868>
  427524:	mov	w20, w0
  427528:	cbz	w0, 427554 <ferror@plt+0x23cb4>
  42752c:	ldr	x2, [x19, #16]
  427530:	adrp	x1, 447000 <warn@@Base+0x10468>
  427534:	ldr	x0, [x19]
  427538:	add	x1, x1, #0xdf0
  42753c:	ldr	x5, [x2, #8]
  427540:	mov	x4, x22
  427544:	ldr	x3, [x19, #32]
  427548:	mov	x2, x24
  42754c:	mov	w20, #0x1                   	// #1
  427550:	bl	403880 <fprintf@plt>
  427554:	mov	x0, x22
  427558:	bl	403510 <free@plt>
  42755c:	mov	x0, x24
  427560:	bl	403510 <free@plt>
  427564:	mov	x0, x23
  427568:	bl	403510 <free@plt>
  42756c:	mov	w0, w20
  427570:	ldp	x19, x20, [sp, #16]
  427574:	ldp	x21, x22, [sp, #32]
  427578:	ldp	x23, x24, [sp, #48]
  42757c:	ldp	x29, x30, [sp], #64
  427580:	ret
  427584:	ldr	x0, [x0]
  427588:	ldr	x0, [x0, #24]
  42758c:	bl	403370 <strdup@plt>
  427590:	mov	x24, x0
  427594:	mov	x1, x24
  427598:	mov	x0, x19
  42759c:	bl	426560 <ferror@plt+0x22cc0>
  4275a0:	mov	w20, w0
  4275a4:	cbnz	w0, 4274f0 <ferror@plt+0x23c50>
  4275a8:	mov	x0, x24
  4275ac:	bl	403510 <free@plt>
  4275b0:	mov	w0, w20
  4275b4:	ldp	x19, x20, [sp, #16]
  4275b8:	ldp	x21, x22, [sp, #32]
  4275bc:	ldp	x23, x24, [sp, #48]
  4275c0:	ldp	x29, x30, [sp], #64
  4275c4:	ret
  4275c8:	adrp	x1, 447000 <warn@@Base+0x10468>
  4275cc:	add	x0, x19, #0x10
  4275d0:	add	x1, x1, #0xda0
  4275d4:	bl	4264a8 <ferror@plt+0x22c08>
  4275d8:	cbnz	w0, 4274c0 <ferror@plt+0x23c20>
  4275dc:	mov	w20, #0x0                   	// #0
  4275e0:	mov	w0, w20
  4275e4:	ldp	x19, x20, [sp, #16]
  4275e8:	ldp	x21, x22, [sp, #32]
  4275ec:	ldp	x23, x24, [sp, #48]
  4275f0:	ldp	x29, x30, [sp], #64
  4275f4:	ret
  4275f8:	adrp	x1, 447000 <warn@@Base+0x10468>
  4275fc:	add	x0, x19, #0x10
  427600:	add	x1, x1, #0xdb0
  427604:	bl	4264a8 <ferror@plt+0x22c08>
  427608:	cbnz	w0, 4274c4 <ferror@plt+0x23c24>
  42760c:	mov	w20, #0x0                   	// #0
  427610:	b	4275e0 <ferror@plt+0x23d40>
  427614:	mov	x23, #0x0                   	// #0
  427618:	b	427518 <ferror@plt+0x23c78>
  42761c:	mov	x0, x24
  427620:	mov	w20, #0x0                   	// #0
  427624:	bl	403510 <free@plt>
  427628:	b	42756c <ferror@plt+0x23ccc>
  42762c:	mov	x0, x22
  427630:	mov	w20, #0x0                   	// #0
  427634:	bl	403510 <free@plt>
  427638:	b	4275a8 <ferror@plt+0x23d08>
  42763c:	adrp	x3, 448000 <warn@@Base+0x11468>
  427640:	add	x3, x3, #0x320
  427644:	adrp	x1, 447000 <warn@@Base+0x10468>
  427648:	adrp	x0, 447000 <warn@@Base+0x10468>
  42764c:	add	x3, x3, #0x160
  427650:	add	x1, x1, #0xae8
  427654:	add	x0, x0, #0xd58
  427658:	mov	w2, #0x901                 	// #2305
  42765c:	bl	4037c0 <__assert_fail@plt>
  427660:	adrp	x3, 448000 <warn@@Base+0x11468>
  427664:	add	x3, x3, #0x320
  427668:	adrp	x1, 447000 <warn@@Base+0x10468>
  42766c:	adrp	x0, 447000 <warn@@Base+0x10468>
  427670:	add	x3, x3, #0x160
  427674:	add	x1, x1, #0xae8
  427678:	add	x0, x0, #0xb00
  42767c:	mov	w2, #0x900                 	// #2304
  427680:	bl	4037c0 <__assert_fail@plt>
  427684:	nop
  427688:	stp	x29, x30, [sp, #-48]!
  42768c:	mov	x29, sp
  427690:	stp	x19, x20, [sp, #16]
  427694:	mov	x19, x0
  427698:	stp	x21, x22, [sp, #32]
  42769c:	mov	w21, w2
  4276a0:	bl	426560 <ferror@plt+0x22cc0>
  4276a4:	cbnz	w0, 4276bc <ferror@plt+0x23e1c>
  4276a8:	mov	w0, #0x0                   	// #0
  4276ac:	ldp	x19, x20, [sp, #16]
  4276b0:	ldp	x21, x22, [sp, #32]
  4276b4:	ldp	x29, x30, [sp], #48
  4276b8:	ret
  4276bc:	add	x0, x19, #0x10
  4276c0:	bl	425c80 <ferror@plt+0x223e0>
  4276c4:	mov	x22, x0
  4276c8:	cbz	x0, 4276a8 <ferror@plt+0x23e08>
  4276cc:	ldr	w0, [x19, #8]
  4276d0:	mov	w20, #0x0                   	// #0
  4276d4:	cbz	w0, 4276f4 <ferror@plt+0x23e54>
  4276d8:	ldr	x1, [x19]
  4276dc:	mov	w0, #0x20                  	// #32
  4276e0:	add	w20, w20, #0x1
  4276e4:	bl	4030b0 <putc@plt>
  4276e8:	ldr	w1, [x19, #8]
  4276ec:	cmp	w20, w1
  4276f0:	b.cc	4276d8 <ferror@plt+0x23e38>  // b.lo, b.ul, b.last
  4276f4:	ldr	x0, [x19]
  4276f8:	cbz	w21, 427728 <ferror@plt+0x23e88>
  4276fc:	mov	x2, x22
  427700:	adrp	x1, 447000 <warn@@Base+0x10468>
  427704:	add	x1, x1, #0xe18
  427708:	bl	403880 <fprintf@plt>
  42770c:	mov	w1, #0x1                   	// #1
  427710:	str	w1, [x19, #24]
  427714:	mov	w0, w1
  427718:	ldp	x19, x20, [sp, #16]
  42771c:	ldp	x21, x22, [sp, #32]
  427720:	ldp	x29, x30, [sp], #48
  427724:	ret
  427728:	mov	x3, x0
  42772c:	mov	x2, #0x7                   	// #7
  427730:	adrp	x0, 447000 <warn@@Base+0x10468>
  427734:	mov	x1, #0x1                   	// #1
  427738:	add	x0, x0, #0xcd0
  42773c:	bl	4035b0 <fwrite@plt>
  427740:	ldr	x0, [x19]
  427744:	b	4276fc <ferror@plt+0x23e5c>
  427748:	stp	x29, x30, [sp, #-96]!
  42774c:	mov	x29, sp
  427750:	stp	x19, x20, [sp, #16]
  427754:	mov	x19, x0
  427758:	stp	x21, x22, [sp, #32]
  42775c:	mov	w21, w2
  427760:	str	x23, [sp, #48]
  427764:	mov	x23, x3
  427768:	bl	426560 <ferror@plt+0x22cc0>
  42776c:	cbnz	w0, 427784 <ferror@plt+0x23ee4>
  427770:	ldp	x19, x20, [sp, #16]
  427774:	ldp	x21, x22, [sp, #32]
  427778:	ldr	x23, [sp, #48]
  42777c:	ldp	x29, x30, [sp], #96
  427780:	ret
  427784:	add	x0, x19, #0x10
  427788:	bl	425c80 <ferror@plt+0x223e0>
  42778c:	mov	x22, x0
  427790:	cbz	x0, 427854 <ferror@plt+0x23fb4>
  427794:	ldr	w0, [x19, #8]
  427798:	cbz	w0, 4277bc <ferror@plt+0x23f1c>
  42779c:	mov	w20, #0x0                   	// #0
  4277a0:	ldr	x1, [x19]
  4277a4:	mov	w0, #0x20                  	// #32
  4277a8:	add	w20, w20, #0x1
  4277ac:	bl	4030b0 <putc@plt>
  4277b0:	ldr	w1, [x19, #8]
  4277b4:	cmp	w20, w1
  4277b8:	b.cc	4277a0 <ferror@plt+0x23f00>  // b.lo, b.ul, b.last
  4277bc:	cmp	w21, #0x3
  4277c0:	b.hi	427830 <ferror@plt+0x23f90>  // b.pmore
  4277c4:	cmp	w21, #0x1
  4277c8:	b.ls	4277e4 <ferror@plt+0x23f44>  // b.plast
  4277cc:	ldr	x3, [x19]
  4277d0:	adrp	x0, 447000 <warn@@Base+0x10468>
  4277d4:	mov	x2, #0x7                   	// #7
  4277d8:	add	x0, x0, #0xcd0
  4277dc:	mov	x1, #0x1                   	// #1
  4277e0:	bl	4035b0 <fwrite@plt>
  4277e4:	mov	x2, x23
  4277e8:	add	x0, sp, #0x48
  4277ec:	adrp	x1, 447000 <warn@@Base+0x10468>
  4277f0:	add	x1, x1, #0xaa0
  4277f4:	bl	4030a0 <sprintf@plt>
  4277f8:	ldr	x0, [x19]
  4277fc:	add	x3, sp, #0x48
  427800:	mov	x2, x22
  427804:	adrp	x1, 447000 <warn@@Base+0x10468>
  427808:	add	x1, x1, #0xe30
  42780c:	bl	403880 <fprintf@plt>
  427810:	mov	x0, x22
  427814:	bl	403510 <free@plt>
  427818:	mov	w0, #0x1                   	// #1
  42781c:	ldp	x19, x20, [sp, #16]
  427820:	ldp	x21, x22, [sp, #32]
  427824:	ldr	x23, [sp, #48]
  427828:	ldp	x29, x30, [sp], #96
  42782c:	ret
  427830:	cmp	w21, #0x5
  427834:	b.ne	4277e4 <ferror@plt+0x23f44>  // b.any
  427838:	ldr	x3, [x19]
  42783c:	adrp	x0, 447000 <warn@@Base+0x10468>
  427840:	mov	x2, #0x9                   	// #9
  427844:	mov	x1, #0x1                   	// #1
  427848:	add	x0, x0, #0xe20
  42784c:	bl	4035b0 <fwrite@plt>
  427850:	b	4277e4 <ferror@plt+0x23f44>
  427854:	mov	w0, #0x0                   	// #0
  427858:	b	427770 <ferror@plt+0x23ed0>
  42785c:	nop
  427860:	stp	x29, x30, [sp, #-48]!
  427864:	mov	x29, sp
  427868:	stp	x19, x20, [sp, #16]
  42786c:	mov	x19, x0
  427870:	bl	426560 <ferror@plt+0x22cc0>
  427874:	cbnz	w0, 427888 <ferror@plt+0x23fe8>
  427878:	mov	w0, #0x0                   	// #0
  42787c:	ldp	x19, x20, [sp, #16]
  427880:	ldp	x29, x30, [sp], #48
  427884:	ret
  427888:	add	x0, x19, #0x10
  42788c:	str	x21, [sp, #32]
  427890:	bl	425c80 <ferror@plt+0x223e0>
  427894:	mov	x21, x0
  427898:	cbz	x0, 4278f4 <ferror@plt+0x24054>
  42789c:	ldr	w0, [x19, #8]
  4278a0:	cbz	w0, 4278c4 <ferror@plt+0x24024>
  4278a4:	mov	w20, #0x0                   	// #0
  4278a8:	ldr	x1, [x19]
  4278ac:	mov	w0, #0x20                  	// #32
  4278b0:	add	w20, w20, #0x1
  4278b4:	bl	4030b0 <putc@plt>
  4278b8:	ldr	w1, [x19, #8]
  4278bc:	cmp	w20, w1
  4278c0:	b.cc	4278a8 <ferror@plt+0x24008>  // b.lo, b.ul, b.last
  4278c4:	ldr	x0, [x19]
  4278c8:	mov	x2, x21
  4278cc:	adrp	x1, 447000 <warn@@Base+0x10468>
  4278d0:	add	x1, x1, #0xe40
  4278d4:	bl	403880 <fprintf@plt>
  4278d8:	mov	x0, x21
  4278dc:	bl	403510 <free@plt>
  4278e0:	mov	w0, #0x1                   	// #1
  4278e4:	ldp	x19, x20, [sp, #16]
  4278e8:	ldr	x21, [sp, #32]
  4278ec:	ldp	x29, x30, [sp], #48
  4278f0:	ret
  4278f4:	ldr	x21, [sp, #32]
  4278f8:	b	427878 <ferror@plt+0x23fd8>
  4278fc:	nop
  427900:	ldr	x1, [x0, #16]
  427904:	cbz	x1, 427914 <ferror@plt+0x24074>
  427908:	adrp	x1, 447000 <warn@@Base+0x10468>
  42790c:	add	x1, x1, #0xe50
  427910:	b	426560 <ferror@plt+0x22cc0>
  427914:	stp	x29, x30, [sp, #-16]!
  427918:	adrp	x3, 448000 <warn@@Base+0x11468>
  42791c:	add	x3, x3, #0x320
  427920:	mov	x29, sp
  427924:	adrp	x1, 447000 <warn@@Base+0x10468>
  427928:	adrp	x0, 447000 <warn@@Base+0x10468>
  42792c:	add	x3, x3, #0x178
  427930:	add	x1, x1, #0xae8
  427934:	add	x0, x0, #0xb00
  427938:	mov	w2, #0x31c                 	// #796
  42793c:	bl	4037c0 <__assert_fail@plt>
  427940:	stp	x29, x30, [sp, #-80]!
  427944:	sub	w4, w2, #0x3
  427948:	cmp	w4, #0x1
  42794c:	mov	x29, sp
  427950:	stp	x19, x20, [sp, #16]
  427954:	mov	x20, x1
  427958:	mov	x19, x0
  42795c:	stp	x21, x22, [sp, #32]
  427960:	mov	w21, w2
  427964:	mov	x22, x3
  427968:	b.ls	427a0c <ferror@plt+0x2416c>  // b.plast
  42796c:	mov	x1, x20
  427970:	mov	x0, x19
  427974:	bl	426560 <ferror@plt+0x22cc0>
  427978:	cbnz	w0, 427990 <ferror@plt+0x240f0>
  42797c:	mov	w0, #0x0                   	// #0
  427980:	ldp	x19, x20, [sp, #16]
  427984:	ldp	x21, x22, [sp, #32]
  427988:	ldp	x29, x30, [sp], #80
  42798c:	ret
  427990:	add	x0, x19, #0x10
  427994:	bl	425c80 <ferror@plt+0x223e0>
  427998:	mov	x20, x0
  42799c:	cbz	x0, 42797c <ferror@plt+0x240dc>
  4279a0:	ldr	w0, [x19, #24]
  4279a4:	cmp	w0, #0x1
  4279a8:	b.ne	427a18 <ferror@plt+0x24178>  // b.any
  4279ac:	sub	w2, w21, #0x2
  4279b0:	tst	w2, #0xfffffffd
  4279b4:	b.eq	427a3c <ferror@plt+0x2419c>  // b.none
  4279b8:	mov	x2, x22
  4279bc:	add	x0, sp, #0x38
  4279c0:	adrp	x1, 447000 <warn@@Base+0x10468>
  4279c4:	add	x1, x1, #0xaa0
  4279c8:	bl	4030a0 <sprintf@plt>
  4279cc:	ldr	x0, [x19]
  4279d0:	add	x3, sp, #0x38
  4279d4:	mov	x2, x20
  4279d8:	adrp	x1, 447000 <warn@@Base+0x10468>
  4279dc:	add	x1, x1, #0xe58
  4279e0:	bl	403880 <fprintf@plt>
  4279e4:	mov	x0, x20
  4279e8:	bl	403510 <free@plt>
  4279ec:	ldr	w1, [x19, #24]
  4279f0:	mov	w0, #0x1                   	// #1
  4279f4:	ldp	x21, x22, [sp, #32]
  4279f8:	add	w1, w1, w0
  4279fc:	str	w1, [x19, #24]
  427a00:	ldp	x19, x20, [sp, #16]
  427a04:	ldp	x29, x30, [sp], #80
  427a08:	ret
  427a0c:	bl	427900 <ferror@plt+0x24060>
  427a10:	cbnz	w0, 42796c <ferror@plt+0x240cc>
  427a14:	b	42797c <ferror@plt+0x240dc>
  427a18:	ldr	x3, [x19]
  427a1c:	mov	x2, #0x2                   	// #2
  427a20:	adrp	x0, 43c000 <warn@@Base+0x5468>
  427a24:	mov	x1, #0x1                   	// #1
  427a28:	add	x0, x0, #0x4a0
  427a2c:	bl	4035b0 <fwrite@plt>
  427a30:	sub	w2, w21, #0x2
  427a34:	tst	w2, #0xfffffffd
  427a38:	b.ne	4279b8 <ferror@plt+0x24118>  // b.any
  427a3c:	ldr	x3, [x19]
  427a40:	adrp	x0, 447000 <warn@@Base+0x10468>
  427a44:	mov	x2, #0x9                   	// #9
  427a48:	mov	x1, #0x1                   	// #1
  427a4c:	add	x0, x0, #0xe20
  427a50:	bl	4035b0 <fwrite@plt>
  427a54:	b	4279b8 <ferror@plt+0x24118>
  427a58:	stp	x29, x30, [sp, #-32]!
  427a5c:	mov	x29, sp
  427a60:	str	x19, [sp, #16]
  427a64:	mov	x19, x0
  427a68:	ldr	x0, [x0, #16]
  427a6c:	cbz	x0, 427abc <ferror@plt+0x2421c>
  427a70:	ldr	x0, [x0, #8]
  427a74:	mov	w1, #0x7c                  	// #124
  427a78:	bl	403560 <strchr@plt>
  427a7c:	cbz	x0, 427a8c <ferror@plt+0x241ec>
  427a80:	ldrb	w0, [x0, #1]
  427a84:	cmp	w0, #0x5b
  427a88:	b.eq	427aa4 <ferror@plt+0x24204>  // b.none
  427a8c:	mov	x0, x19
  427a90:	adrp	x1, 447000 <warn@@Base+0x10468>
  427a94:	ldr	x19, [sp, #16]
  427a98:	add	x1, x1, #0xe70
  427a9c:	ldp	x29, x30, [sp], #32
  427aa0:	b	426560 <ferror@plt+0x22cc0>
  427aa4:	mov	x0, x19
  427aa8:	adrp	x1, 447000 <warn@@Base+0x10468>
  427aac:	ldr	x19, [sp, #16]
  427ab0:	add	x1, x1, #0xe68
  427ab4:	ldp	x29, x30, [sp], #32
  427ab8:	b	426560 <ferror@plt+0x22cc0>
  427abc:	adrp	x3, 448000 <warn@@Base+0x11468>
  427ac0:	add	x3, x3, #0x320
  427ac4:	adrp	x1, 447000 <warn@@Base+0x10468>
  427ac8:	adrp	x0, 447000 <warn@@Base+0x10468>
  427acc:	add	x3, x3, #0x190
  427ad0:	add	x1, x1, #0xae8
  427ad4:	add	x0, x0, #0xb00
  427ad8:	mov	w2, #0x2bd                 	// #701
  427adc:	bl	4037c0 <__assert_fail@plt>
  427ae0:	stp	x29, x30, [sp, #-48]!
  427ae4:	mov	x29, sp
  427ae8:	stp	x19, x20, [sp, #16]
  427aec:	adrp	x19, 442000 <warn@@Base+0xb468>
  427af0:	add	x19, x19, #0x270
  427af4:	mov	x20, x0
  427af8:	mov	x1, x19
  427afc:	bl	426560 <ferror@plt+0x22cc0>
  427b00:	cbnz	w0, 427b14 <ferror@plt+0x24274>
  427b04:	mov	w0, #0x0                   	// #0
  427b08:	ldp	x19, x20, [sp, #16]
  427b0c:	ldp	x29, x30, [sp], #48
  427b10:	ret
  427b14:	stp	x21, x22, [sp, #32]
  427b18:	add	x22, x20, #0x10
  427b1c:	mov	x0, x22
  427b20:	bl	425c80 <ferror@plt+0x223e0>
  427b24:	mov	x21, x0
  427b28:	cbz	x0, 427b3c <ferror@plt+0x2429c>
  427b2c:	mov	x1, x19
  427b30:	mov	x0, x20
  427b34:	bl	426560 <ferror@plt+0x22cc0>
  427b38:	cbnz	w0, 427b44 <ferror@plt+0x242a4>
  427b3c:	ldp	x21, x22, [sp, #32]
  427b40:	b	427b04 <ferror@plt+0x24264>
  427b44:	adrp	x1, 43b000 <warn@@Base+0x4468>
  427b48:	mov	x0, x22
  427b4c:	add	x1, x1, #0xf90
  427b50:	bl	426400 <ferror@plt+0x22b60>
  427b54:	cbz	w0, 427b3c <ferror@plt+0x2429c>
  427b58:	mov	x1, x21
  427b5c:	mov	x0, x22
  427b60:	bl	426400 <ferror@plt+0x22b60>
  427b64:	cbz	w0, 427b3c <ferror@plt+0x2429c>
  427b68:	mov	x0, x22
  427b6c:	adrp	x1, 447000 <warn@@Base+0x10468>
  427b70:	add	x1, x1, #0xe78
  427b74:	bl	4264a8 <ferror@plt+0x22c08>
  427b78:	cmp	w0, #0x0
  427b7c:	cset	w0, ne  // ne = any
  427b80:	ldp	x21, x22, [sp, #32]
  427b84:	b	427b08 <ferror@plt+0x24268>
  427b88:	stp	x29, x30, [sp, #-32]!
  427b8c:	mov	x29, sp
  427b90:	stp	x19, x20, [sp, #16]
  427b94:	mov	w20, w1
  427b98:	mov	x19, x0
  427b9c:	adrp	x1, 442000 <warn@@Base+0xb468>
  427ba0:	add	x1, x1, #0x270
  427ba4:	bl	426560 <ferror@plt+0x22cc0>
  427ba8:	cbnz	w0, 427bbc <ferror@plt+0x2431c>
  427bac:	mov	w0, #0x0                   	// #0
  427bb0:	ldp	x19, x20, [sp, #16]
  427bb4:	ldp	x29, x30, [sp], #32
  427bb8:	ret
  427bbc:	add	x19, x19, #0x10
  427bc0:	adrp	x1, 447000 <warn@@Base+0x10468>
  427bc4:	mov	x0, x19
  427bc8:	add	x1, x1, #0xe80
  427bcc:	bl	426400 <ferror@plt+0x22b60>
  427bd0:	cbz	w0, 427bac <ferror@plt+0x2430c>
  427bd4:	adrp	x1, 447000 <warn@@Base+0x10468>
  427bd8:	mov	x0, x19
  427bdc:	add	x1, x1, #0xe88
  427be0:	bl	4264a8 <ferror@plt+0x22c08>
  427be4:	cbz	w0, 427bac <ferror@plt+0x2430c>
  427be8:	mov	w0, #0x1                   	// #1
  427bec:	cbz	w20, 427bb0 <ferror@plt+0x24310>
  427bf0:	mov	x0, x19
  427bf4:	adrp	x1, 447000 <warn@@Base+0x10468>
  427bf8:	add	x1, x1, #0xe90
  427bfc:	bl	4264a8 <ferror@plt+0x22c08>
  427c00:	cmp	w0, #0x0
  427c04:	cset	w0, ne  // ne = any
  427c08:	b	427bb0 <ferror@plt+0x24310>
  427c0c:	nop
  427c10:	stp	x29, x30, [sp, #-48]!
  427c14:	mov	x29, sp
  427c18:	stp	x19, x20, [sp, #16]
  427c1c:	mov	w20, w2
  427c20:	sub	w2, w2, #0x3
  427c24:	stp	x21, x22, [sp, #32]
  427c28:	cmp	w2, #0x1
  427c2c:	mov	x21, x1
  427c30:	mov	x19, x0
  427c34:	b.ls	427ca4 <ferror@plt+0x24404>  // b.plast
  427c38:	mov	x1, x21
  427c3c:	mov	x0, x19
  427c40:	bl	426560 <ferror@plt+0x22cc0>
  427c44:	cbnz	w0, 427c5c <ferror@plt+0x243bc>
  427c48:	mov	w0, #0x0                   	// #0
  427c4c:	ldp	x19, x20, [sp, #16]
  427c50:	ldp	x21, x22, [sp, #32]
  427c54:	ldp	x29, x30, [sp], #48
  427c58:	ret
  427c5c:	add	x22, x19, #0x10
  427c60:	mov	x0, x22
  427c64:	bl	425c80 <ferror@plt+0x223e0>
  427c68:	mov	x21, x0
  427c6c:	cbz	x0, 427c48 <ferror@plt+0x243a8>
  427c70:	ldr	x0, [x19, #16]
  427c74:	ldr	x0, [x0, #24]
  427c78:	cbz	x0, 427cb0 <ferror@plt+0x24410>
  427c7c:	mov	x0, x21
  427c80:	bl	403510 <free@plt>
  427c84:	ldr	w1, [x19, #24]
  427c88:	mov	w0, #0x1                   	// #1
  427c8c:	ldp	x21, x22, [sp, #32]
  427c90:	add	w1, w1, w0
  427c94:	str	w1, [x19, #24]
  427c98:	ldp	x19, x20, [sp, #16]
  427c9c:	ldp	x29, x30, [sp], #48
  427ca0:	ret
  427ca4:	bl	427900 <ferror@plt+0x24060>
  427ca8:	cbnz	w0, 427c38 <ferror@plt+0x24398>
  427cac:	b	427c48 <ferror@plt+0x243a8>
  427cb0:	ldr	w0, [x19, #24]
  427cb4:	cmp	w0, #0x1
  427cb8:	b.eq	427cd0 <ferror@plt+0x24430>  // b.none
  427cbc:	adrp	x1, 43c000 <warn@@Base+0x5468>
  427cc0:	mov	x0, x22
  427cc4:	add	x1, x1, #0x4a0
  427cc8:	bl	4264a8 <ferror@plt+0x22c08>
  427ccc:	cbz	w0, 427c48 <ferror@plt+0x243a8>
  427cd0:	sub	w20, w20, #0x2
  427cd4:	tst	w20, #0xfffffffd
  427cd8:	b.ne	427cf0 <ferror@plt+0x24450>  // b.any
  427cdc:	adrp	x1, 447000 <warn@@Base+0x10468>
  427ce0:	mov	x0, x22
  427ce4:	add	x1, x1, #0xe20
  427ce8:	bl	4264a8 <ferror@plt+0x22c08>
  427cec:	cbz	w0, 427c48 <ferror@plt+0x243a8>
  427cf0:	mov	x0, x22
  427cf4:	mov	x1, x21
  427cf8:	bl	4264a8 <ferror@plt+0x22c08>
  427cfc:	cbnz	w0, 427c7c <ferror@plt+0x243dc>
  427d00:	b	427c48 <ferror@plt+0x243a8>
  427d04:	nop
  427d08:	cbz	x1, 427d94 <ferror@plt+0x244f4>
  427d0c:	stp	x29, x30, [sp, #-64]!
  427d10:	mov	x29, sp
  427d14:	stp	x21, x22, [sp, #32]
  427d18:	ldr	x22, [x0]
  427d1c:	stp	x19, x20, [sp, #16]
  427d20:	mov	x20, x0
  427d24:	str	x23, [sp, #48]
  427d28:	cbz	x22, 427d9c <ferror@plt+0x244fc>
  427d2c:	ldr	x23, [x22, #40]
  427d30:	mov	x19, x1
  427d34:	mov	x21, #0x0                   	// #0
  427d38:	cbz	x23, 427d48 <ferror@plt+0x244a8>
  427d3c:	mov	x0, x23
  427d40:	bl	402fd0 <strlen@plt>
  427d44:	mov	w21, w0
  427d48:	mov	x0, x19
  427d4c:	bl	402fd0 <strlen@plt>
  427d50:	mov	x1, x0
  427d54:	mov	x0, x23
  427d58:	add	x1, x1, x21
  427d5c:	add	x1, x1, #0x1
  427d60:	bl	4031f0 <xrealloc@plt>
  427d64:	str	x0, [x22, #40]
  427d68:	mov	x1, x19
  427d6c:	ldr	x0, [x20]
  427d70:	ldr	x0, [x0, #40]
  427d74:	add	x0, x0, x21
  427d78:	bl	403620 <strcpy@plt>
  427d7c:	mov	w0, #0x1                   	// #1
  427d80:	ldp	x19, x20, [sp, #16]
  427d84:	ldp	x21, x22, [sp, #32]
  427d88:	ldr	x23, [sp, #48]
  427d8c:	ldp	x29, x30, [sp], #64
  427d90:	ret
  427d94:	mov	w0, #0x0                   	// #0
  427d98:	ret
  427d9c:	adrp	x3, 448000 <warn@@Base+0x11468>
  427da0:	add	x3, x3, #0x320
  427da4:	adrp	x1, 447000 <warn@@Base+0x10468>
  427da8:	adrp	x0, 447000 <warn@@Base+0x10468>
  427dac:	add	x3, x3, #0x1a0
  427db0:	add	x1, x1, #0xae8
  427db4:	add	x0, x0, #0xb00
  427db8:	mov	w2, #0x192                 	// #402
  427dbc:	bl	4037c0 <__assert_fail@plt>
  427dc0:	stp	x29, x30, [sp, #-64]!
  427dc4:	mov	x29, sp
  427dc8:	stp	x19, x20, [sp, #16]
  427dcc:	mov	x20, x2
  427dd0:	mov	x19, x0
  427dd4:	stp	x21, x22, [sp, #32]
  427dd8:	mov	w21, w3
  427ddc:	bl	426560 <ferror@plt+0x22cc0>
  427de0:	cbnz	w0, 427df8 <ferror@plt+0x24558>
  427de4:	mov	w0, #0x0                   	// #0
  427de8:	ldp	x19, x20, [sp, #16]
  427dec:	ldp	x21, x22, [sp, #32]
  427df0:	ldp	x29, x30, [sp], #64
  427df4:	ret
  427df8:	add	x22, x19, #0x10
  427dfc:	adrp	x1, 447000 <warn@@Base+0x10468>
  427e00:	mov	x0, x22
  427e04:	add	x1, x1, #0xcd0
  427e08:	bl	426400 <ferror@plt+0x22b60>
  427e0c:	cbz	w0, 427de4 <ferror@plt+0x24544>
  427e10:	adrp	x1, 447000 <warn@@Base+0x10468>
  427e14:	mov	x0, x22
  427e18:	add	x1, x1, #0xea0
  427e1c:	bl	4264a8 <ferror@plt+0x22c08>
  427e20:	cbz	w0, 427de4 <ferror@plt+0x24544>
  427e24:	mov	x1, x20
  427e28:	mov	x0, x22
  427e2c:	bl	4264a8 <ferror@plt+0x22c08>
  427e30:	cbz	w0, 427de4 <ferror@plt+0x24544>
  427e34:	adrp	x1, 447000 <warn@@Base+0x10468>
  427e38:	mov	x0, x22
  427e3c:	add	x1, x1, #0xea8
  427e40:	bl	4264a8 <ferror@plt+0x22c08>
  427e44:	cbz	w0, 427de4 <ferror@plt+0x24544>
  427e48:	ldr	w0, [x19, #8]
  427e4c:	cbz	w0, 427e90 <ferror@plt+0x245f0>
  427e50:	mov	w20, #0x0                   	// #0
  427e54:	str	x23, [sp, #48]
  427e58:	adrp	x23, 43b000 <warn@@Base+0x4468>
  427e5c:	add	x23, x23, #0xf90
  427e60:	b	427e70 <ferror@plt+0x245d0>
  427e64:	ldr	w0, [x19, #8]
  427e68:	cmp	w20, w0
  427e6c:	b.cs	427e8c <ferror@plt+0x245ec>  // b.hs, b.nlast
  427e70:	add	w20, w20, #0x1
  427e74:	mov	x1, x23
  427e78:	mov	x0, x22
  427e7c:	bl	4264a8 <ferror@plt+0x22c08>
  427e80:	cbnz	w0, 427e64 <ferror@plt+0x245c4>
  427e84:	ldr	x23, [sp, #48]
  427e88:	b	427de4 <ferror@plt+0x24544>
  427e8c:	ldr	x23, [sp, #48]
  427e90:	mov	x0, x22
  427e94:	bl	425c80 <ferror@plt+0x223e0>
  427e98:	mov	x20, x0
  427e9c:	cbz	x0, 427de4 <ferror@plt+0x24544>
  427ea0:	mov	w1, w21
  427ea4:	mov	x0, x19
  427ea8:	bl	426e20 <ferror@plt+0x23580>
  427eac:	cbz	w0, 427de4 <ferror@plt+0x24544>
  427eb0:	mov	x1, x20
  427eb4:	mov	x0, x22
  427eb8:	ldp	x19, x20, [sp, #16]
  427ebc:	ldp	x21, x22, [sp, #32]
  427ec0:	ldp	x29, x30, [sp], #64
  427ec4:	b	4264a8 <ferror@plt+0x22c08>
  427ec8:	stp	x29, x30, [sp, #-48]!
  427ecc:	mov	x29, sp
  427ed0:	stp	x19, x20, [sp, #16]
  427ed4:	mov	x20, x0
  427ed8:	mov	x0, #0x38                  	// #56
  427edc:	str	x21, [sp, #32]
  427ee0:	mov	x21, x1
  427ee4:	bl	4032a0 <xmalloc@plt>
  427ee8:	mov	x19, x0
  427eec:	mov	x0, x21
  427ef0:	stp	xzr, xzr, [x19]
  427ef4:	stp	xzr, xzr, [x19, #16]
  427ef8:	stp	xzr, xzr, [x19, #32]
  427efc:	str	xzr, [x19, #48]
  427f00:	bl	4032d0 <xstrdup@plt>
  427f04:	mov	x2, x0
  427f08:	ldr	x3, [x20]
  427f0c:	mov	w1, #0x3                   	// #3
  427f10:	ldr	x21, [sp, #32]
  427f14:	stp	x3, x2, [x19]
  427f18:	mov	w0, #0x1                   	// #1
  427f1c:	str	x19, [x20]
  427f20:	str	w1, [x19, #16]
  427f24:	str	xzr, [x19, #24]
  427f28:	ldp	x19, x20, [sp, #16]
  427f2c:	ldp	x29, x30, [sp], #48
  427f30:	ret
  427f34:	nop
  427f38:	stp	x29, x30, [sp, #-80]!
  427f3c:	mov	x29, sp
  427f40:	stp	x19, x20, [sp, #16]
  427f44:	mov	w20, w3
  427f48:	sub	w3, w3, #0x7
  427f4c:	stp	x21, x22, [sp, #32]
  427f50:	cmp	w3, #0x4
  427f54:	b.hi	428018 <ferror@plt+0x24778>  // b.pmore
  427f58:	adrp	x4, 448000 <warn@@Base+0x11468>
  427f5c:	add	x4, x4, #0x320
  427f60:	add	x4, x4, #0x1b0
  427f64:	mov	x21, x1
  427f68:	add	x19, x0, #0x10
  427f6c:	mov	w22, w2
  427f70:	mov	x0, x19
  427f74:	ldr	x1, [x4, w3, uxtw #3]
  427f78:	bl	427ec8 <ferror@plt+0x24628>
  427f7c:	cbz	w0, 427fd8 <ferror@plt+0x24738>
  427f80:	cbz	x21, 427fec <ferror@plt+0x2474c>
  427f84:	mov	x1, x21
  427f88:	mov	x0, x19
  427f8c:	bl	4264a8 <ferror@plt+0x22c08>
  427f90:	cbz	w0, 427fd8 <ferror@plt+0x24738>
  427f94:	cmp	w20, #0xb
  427f98:	mov	w0, #0x1                   	// #1
  427f9c:	b.eq	427fdc <ferror@plt+0x2473c>  // b.none
  427fa0:	mov	w2, w22
  427fa4:	add	x0, sp, #0x38
  427fa8:	adrp	x1, 447000 <warn@@Base+0x10468>
  427fac:	add	x1, x1, #0xec0
  427fb0:	bl	4030a0 <sprintf@plt>
  427fb4:	add	x1, sp, #0x38
  427fb8:	mov	x0, x19
  427fbc:	bl	4264a8 <ferror@plt+0x22c08>
  427fc0:	cmp	w0, #0x0
  427fc4:	cset	w0, ne  // ne = any
  427fc8:	ldp	x19, x20, [sp, #16]
  427fcc:	ldp	x21, x22, [sp, #32]
  427fd0:	ldp	x29, x30, [sp], #80
  427fd4:	ret
  427fd8:	mov	w0, #0x0                   	// #0
  427fdc:	ldp	x19, x20, [sp, #16]
  427fe0:	ldp	x21, x22, [sp, #32]
  427fe4:	ldp	x29, x30, [sp], #80
  427fe8:	ret
  427fec:	mov	w2, w22
  427ff0:	add	x0, sp, #0x38
  427ff4:	adrp	x1, 447000 <warn@@Base+0x10468>
  427ff8:	add	x1, x1, #0xeb0
  427ffc:	bl	4030a0 <sprintf@plt>
  428000:	add	x1, sp, #0x38
  428004:	mov	x0, x19
  428008:	bl	4264a8 <ferror@plt+0x22c08>
  42800c:	cbz	w0, 427fd8 <ferror@plt+0x24738>
  428010:	mov	w0, #0x1                   	// #1
  428014:	b	427fdc <ferror@plt+0x2473c>
  428018:	bl	403400 <abort@plt>
  42801c:	nop
  428020:	cbz	x1, 42802c <ferror@plt+0x2478c>
  428024:	add	x0, x0, #0x10
  428028:	b	427ec8 <ferror@plt+0x24628>
  42802c:	mov	w0, #0x0                   	// #0
  428030:	ret
  428034:	nop
  428038:	stp	x29, x30, [sp, #-128]!
  42803c:	cmp	w5, #0x0
  428040:	ccmp	w6, #0x0, #0x0, ne  // ne = any
  428044:	mov	x29, sp
  428048:	stp	x19, x20, [sp, #16]
  42804c:	mov	x19, x0
  428050:	add	x20, x0, #0x10
  428054:	ldr	w0, [x0, #8]
  428058:	stp	x21, x22, [sp, #32]
  42805c:	mov	w22, w5
  428060:	add	w0, w0, #0x2
  428064:	stp	x23, x24, [sp, #48]
  428068:	mov	x21, x1
  42806c:	mov	w23, w6
  428070:	stp	x25, x26, [sp, #64]
  428074:	mov	w24, w3
  428078:	mov	w26, w2
  42807c:	str	x27, [sp, #80]
  428080:	mov	w25, w4
  428084:	str	w0, [x19, #8]
  428088:	mov	x27, #0x0                   	// #0
  42808c:	b.eq	4281b8 <ferror@plt+0x24918>  // b.none
  428090:	cmp	w24, #0x0
  428094:	adrp	x3, 447000 <warn@@Base+0x10468>
  428098:	add	x3, x3, #0xd10
  42809c:	adrp	x1, 447000 <warn@@Base+0x10468>
  4280a0:	add	x1, x1, #0xd08
  4280a4:	mov	x0, x20
  4280a8:	csel	x1, x1, x3, ne  // ne = any
  4280ac:	bl	427ec8 <ferror@plt+0x24628>
  4280b0:	cbz	w0, 428198 <ferror@plt+0x248f8>
  4280b4:	cbz	x21, 4281cc <ferror@plt+0x2492c>
  4280b8:	mov	x1, x21
  4280bc:	mov	x0, x20
  4280c0:	bl	4264a8 <ferror@plt+0x22c08>
  4280c4:	cbz	w0, 428198 <ferror@plt+0x248f8>
  4280c8:	adrp	x1, 447000 <warn@@Base+0x10468>
  4280cc:	mov	x0, x20
  4280d0:	add	x1, x1, #0xed0
  4280d4:	bl	4264a8 <ferror@plt+0x22c08>
  4280d8:	cbz	w0, 428198 <ferror@plt+0x248f8>
  4280dc:	orr	w0, w22, w25
  4280e0:	cbnz	w0, 4281f4 <ferror@plt+0x24954>
  4280e4:	cmp	w23, #0x0
  4280e8:	ccmp	x21, #0x0, #0x0, eq  // eq = none
  4280ec:	b.eq	428140 <ferror@plt+0x248a0>  // b.none
  4280f0:	adrp	x1, 447000 <warn@@Base+0x10468>
  4280f4:	mov	x0, x20
  4280f8:	add	x1, x1, #0xed8
  4280fc:	bl	4264a8 <ferror@plt+0x22c08>
  428100:	cbz	w0, 428198 <ferror@plt+0x248f8>
  428104:	cbz	x21, 42812c <ferror@plt+0x2488c>
  428108:	mov	w2, w26
  42810c:	add	x0, sp, #0x60
  428110:	adrp	x1, 447000 <warn@@Base+0x10468>
  428114:	add	x1, x1, #0xf08
  428118:	bl	4030a0 <sprintf@plt>
  42811c:	add	x1, sp, #0x60
  428120:	mov	x0, x20
  428124:	bl	4264a8 <ferror@plt+0x22c08>
  428128:	cbz	w0, 42819c <ferror@plt+0x248fc>
  42812c:	adrp	x1, 447000 <warn@@Base+0x10468>
  428130:	mov	x0, x20
  428134:	add	x1, x1, #0xe60
  428138:	bl	4264a8 <ferror@plt+0x22c08>
  42813c:	cbz	w0, 428198 <ferror@plt+0x248f8>
  428140:	ldr	x2, [x19, #16]
  428144:	mov	w3, #0x2                   	// #2
  428148:	adrp	x1, 443000 <warn@@Base+0xc468>
  42814c:	mov	x0, x20
  428150:	add	x1, x1, #0xac0
  428154:	str	w3, [x2, #16]
  428158:	bl	4264a8 <ferror@plt+0x22c08>
  42815c:	cbz	w0, 428198 <ferror@plt+0x248f8>
  428160:	ldr	w0, [x19, #8]
  428164:	adrp	x22, 43b000 <warn@@Base+0x4468>
  428168:	mov	w21, #0x0                   	// #0
  42816c:	add	x22, x22, #0xf90
  428170:	cbnz	w0, 428184 <ferror@plt+0x248e4>
  428174:	b	428278 <ferror@plt+0x249d8>
  428178:	ldr	w0, [x19, #8]
  42817c:	cmp	w21, w0
  428180:	b.cs	428278 <ferror@plt+0x249d8>  // b.hs, b.nlast
  428184:	add	w21, w21, #0x1
  428188:	mov	x1, x22
  42818c:	mov	x0, x20
  428190:	bl	4264a8 <ferror@plt+0x22c08>
  428194:	cbnz	w0, 428178 <ferror@plt+0x248d8>
  428198:	mov	w0, #0x0                   	// #0
  42819c:	ldp	x19, x20, [sp, #16]
  4281a0:	ldp	x21, x22, [sp, #32]
  4281a4:	ldp	x23, x24, [sp, #48]
  4281a8:	ldp	x25, x26, [sp, #64]
  4281ac:	ldr	x27, [sp, #80]
  4281b0:	ldp	x29, x30, [sp], #128
  4281b4:	ret
  4281b8:	mov	x0, x20
  4281bc:	bl	425c80 <ferror@plt+0x223e0>
  4281c0:	mov	x27, x0
  4281c4:	cbnz	x0, 428090 <ferror@plt+0x247f0>
  4281c8:	b	428198 <ferror@plt+0x248f8>
  4281cc:	mov	w2, w26
  4281d0:	add	x0, sp, #0x60
  4281d4:	adrp	x1, 447000 <warn@@Base+0x10468>
  4281d8:	add	x1, x1, #0xeb0
  4281dc:	bl	4030a0 <sprintf@plt>
  4281e0:	add	x1, sp, #0x60
  4281e4:	mov	x0, x20
  4281e8:	bl	4264a8 <ferror@plt+0x22c08>
  4281ec:	cbnz	w0, 4280c8 <ferror@plt+0x24828>
  4281f0:	b	42819c <ferror@plt+0x248fc>
  4281f4:	adrp	x1, 447000 <warn@@Base+0x10468>
  4281f8:	mov	x0, x20
  4281fc:	add	x1, x1, #0xed8
  428200:	bl	4264a8 <ferror@plt+0x22c08>
  428204:	cbz	w0, 428198 <ferror@plt+0x248f8>
  428208:	cbz	w25, 428244 <ferror@plt+0x249a4>
  42820c:	mov	w2, w25
  428210:	add	x0, sp, #0x60
  428214:	adrp	x1, 447000 <warn@@Base+0x10468>
  428218:	add	x1, x1, #0xee0
  42821c:	bl	4030a0 <sprintf@plt>
  428220:	adrp	x1, 447000 <warn@@Base+0x10468>
  428224:	mov	x0, x20
  428228:	add	x1, x1, #0xee8
  42822c:	bl	4264a8 <ferror@plt+0x22c08>
  428230:	cbz	w0, 428198 <ferror@plt+0x248f8>
  428234:	add	x1, sp, #0x60
  428238:	mov	x0, x20
  42823c:	bl	4264a8 <ferror@plt+0x22c08>
  428240:	cbz	w0, 428198 <ferror@plt+0x248f8>
  428244:	cbz	w22, 428104 <ferror@plt+0x24864>
  428248:	adrp	x1, 447000 <warn@@Base+0x10468>
  42824c:	mov	x0, x20
  428250:	add	x1, x1, #0xef0
  428254:	bl	4264a8 <ferror@plt+0x22c08>
  428258:	cbz	w0, 428198 <ferror@plt+0x248f8>
  42825c:	cbz	w23, 428280 <ferror@plt+0x249e0>
  428260:	adrp	x1, 447000 <warn@@Base+0x10468>
  428264:	mov	x0, x20
  428268:	add	x1, x1, #0xf00
  42826c:	bl	4264a8 <ferror@plt+0x22c08>
  428270:	cbnz	w0, 428104 <ferror@plt+0x24864>
  428274:	b	428198 <ferror@plt+0x248f8>
  428278:	mov	w0, #0x1                   	// #1
  42827c:	b	42819c <ferror@plt+0x248fc>
  428280:	mov	x1, x27
  428284:	mov	x0, x20
  428288:	bl	4264a8 <ferror@plt+0x22c08>
  42828c:	cbz	w0, 428198 <ferror@plt+0x248f8>
  428290:	adrp	x22, 43b000 <warn@@Base+0x4468>
  428294:	mov	x0, x20
  428298:	add	x1, x22, #0xf90
  42829c:	bl	4264a8 <ferror@plt+0x22c08>
  4282a0:	cbnz	w0, 428104 <ferror@plt+0x24864>
  4282a4:	b	428198 <ferror@plt+0x248f8>
  4282a8:	stp	x29, x30, [sp, #-96]!
  4282ac:	cmp	w3, #0x0
  4282b0:	adrp	x3, 447000 <warn@@Base+0x10468>
  4282b4:	mov	x29, sp
  4282b8:	stp	x19, x20, [sp, #16]
  4282bc:	mov	x19, x0
  4282c0:	add	x3, x3, #0xf10
  4282c4:	stp	x21, x22, [sp, #32]
  4282c8:	add	x20, x19, #0x10
  4282cc:	ldr	w5, [x19, #8]
  4282d0:	str	x23, [sp, #48]
  4282d4:	adrp	x0, 447000 <warn@@Base+0x10468>
  4282d8:	add	w5, w5, #0x2
  4282dc:	str	w5, [x19, #8]
  4282e0:	add	x0, x0, #0xf18
  4282e4:	mov	x21, x1
  4282e8:	mov	w22, w2
  4282ec:	csel	x1, x3, x0, ne  // ne = any
  4282f0:	mov	w23, w4
  4282f4:	mov	x0, x20
  4282f8:	bl	427ec8 <ferror@plt+0x24628>
  4282fc:	cbz	w0, 428328 <ferror@plt+0x24a88>
  428300:	cbz	x21, 428340 <ferror@plt+0x24aa0>
  428304:	mov	x1, x21
  428308:	mov	x0, x20
  42830c:	bl	4264a8 <ferror@plt+0x22c08>
  428310:	cbz	w0, 428328 <ferror@plt+0x24a88>
  428314:	adrp	x1, 447000 <warn@@Base+0x10468>
  428318:	mov	x0, x20
  42831c:	add	x1, x1, #0xed0
  428320:	bl	4264a8 <ferror@plt+0x22c08>
  428324:	cbnz	w0, 4283d4 <ferror@plt+0x24b34>
  428328:	mov	w0, #0x0                   	// #0
  42832c:	ldp	x19, x20, [sp, #16]
  428330:	ldp	x21, x22, [sp, #32]
  428334:	ldr	x23, [sp, #48]
  428338:	ldp	x29, x30, [sp], #96
  42833c:	ret
  428340:	mov	w2, w22
  428344:	add	x0, sp, #0x40
  428348:	adrp	x1, 447000 <warn@@Base+0x10468>
  42834c:	add	x1, x1, #0xeb0
  428350:	bl	4030a0 <sprintf@plt>
  428354:	add	x1, sp, #0x40
  428358:	mov	x0, x20
  42835c:	bl	4264a8 <ferror@plt+0x22c08>
  428360:	cbz	w0, 42832c <ferror@plt+0x24a8c>
  428364:	adrp	x1, 447000 <warn@@Base+0x10468>
  428368:	mov	x0, x20
  42836c:	add	x1, x1, #0xed0
  428370:	bl	4264a8 <ferror@plt+0x22c08>
  428374:	cbz	w0, 428328 <ferror@plt+0x24a88>
  428378:	cbnz	w23, 428460 <ferror@plt+0x24bc0>
  42837c:	adrp	x1, 443000 <warn@@Base+0xc468>
  428380:	mov	x0, x20
  428384:	add	x1, x1, #0xac0
  428388:	bl	4264a8 <ferror@plt+0x22c08>
  42838c:	cbz	w0, 428328 <ferror@plt+0x24a88>
  428390:	ldr	x1, [x19, #16]
  428394:	adrp	x22, 43b000 <warn@@Base+0x4468>
  428398:	ldr	w0, [x19, #8]
  42839c:	add	x22, x22, #0xf90
  4283a0:	mov	w21, #0x0                   	// #0
  4283a4:	str	wzr, [x1, #16]
  4283a8:	cbnz	w0, 4283bc <ferror@plt+0x24b1c>
  4283ac:	b	42842c <ferror@plt+0x24b8c>
  4283b0:	ldr	w0, [x19, #8]
  4283b4:	cmp	w21, w0
  4283b8:	b.cs	42842c <ferror@plt+0x24b8c>  // b.hs, b.nlast
  4283bc:	add	w21, w21, #0x1
  4283c0:	mov	x1, x22
  4283c4:	mov	x0, x20
  4283c8:	bl	4264a8 <ferror@plt+0x22c08>
  4283cc:	cbnz	w0, 4283b0 <ferror@plt+0x24b10>
  4283d0:	b	428328 <ferror@plt+0x24a88>
  4283d4:	adrp	x1, 447000 <warn@@Base+0x10468>
  4283d8:	mov	x0, x20
  4283dc:	add	x1, x1, #0xed8
  4283e0:	bl	4264a8 <ferror@plt+0x22c08>
  4283e4:	cbz	w0, 428328 <ferror@plt+0x24a88>
  4283e8:	add	x21, sp, #0x40
  4283ec:	cbnz	w23, 428434 <ferror@plt+0x24b94>
  4283f0:	mov	w2, w22
  4283f4:	mov	x0, x21
  4283f8:	adrp	x1, 447000 <warn@@Base+0x10468>
  4283fc:	add	x1, x1, #0xf08
  428400:	bl	4030a0 <sprintf@plt>
  428404:	mov	x1, x21
  428408:	mov	x0, x20
  42840c:	bl	4264a8 <ferror@plt+0x22c08>
  428410:	cbz	w0, 428328 <ferror@plt+0x24a88>
  428414:	adrp	x1, 447000 <warn@@Base+0x10468>
  428418:	mov	x0, x20
  42841c:	add	x1, x1, #0xe60
  428420:	bl	4264a8 <ferror@plt+0x22c08>
  428424:	cbnz	w0, 42837c <ferror@plt+0x24adc>
  428428:	b	428328 <ferror@plt+0x24a88>
  42842c:	mov	w0, #0x1                   	// #1
  428430:	b	42832c <ferror@plt+0x24a8c>
  428434:	mov	w2, w23
  428438:	add	x21, sp, #0x40
  42843c:	mov	x0, x21
  428440:	adrp	x1, 447000 <warn@@Base+0x10468>
  428444:	add	x1, x1, #0xf20
  428448:	bl	4030a0 <sprintf@plt>
  42844c:	mov	x1, x21
  428450:	mov	x0, x20
  428454:	bl	4264a8 <ferror@plt+0x22c08>
  428458:	cbz	w0, 428328 <ferror@plt+0x24a88>
  42845c:	b	4283f0 <ferror@plt+0x24b50>
  428460:	adrp	x1, 447000 <warn@@Base+0x10468>
  428464:	mov	x0, x20
  428468:	add	x1, x1, #0xed8
  42846c:	bl	4264a8 <ferror@plt+0x22c08>
  428470:	cbz	w0, 428328 <ferror@plt+0x24a88>
  428474:	mov	w2, w23
  428478:	add	x0, sp, #0x40
  42847c:	adrp	x1, 447000 <warn@@Base+0x10468>
  428480:	add	x1, x1, #0xf20
  428484:	bl	4030a0 <sprintf@plt>
  428488:	add	x1, sp, #0x40
  42848c:	mov	x0, x20
  428490:	bl	4264a8 <ferror@plt+0x22c08>
  428494:	cbnz	w0, 428414 <ferror@plt+0x24b74>
  428498:	b	428328 <ferror@plt+0x24a88>
  42849c:	nop
  4284a0:	stp	x29, x30, [sp, #-80]!
  4284a4:	lsl	w2, w1, #3
  4284a8:	adrp	x1, 447000 <warn@@Base+0x10468>
  4284ac:	mov	x29, sp
  4284b0:	add	x1, x1, #0xf30
  4284b4:	str	x19, [sp, #16]
  4284b8:	mov	x19, x0
  4284bc:	add	x0, sp, #0x28
  4284c0:	bl	4030a0 <sprintf@plt>
  4284c4:	add	x1, sp, #0x28
  4284c8:	add	x0, x19, #0x10
  4284cc:	bl	427ec8 <ferror@plt+0x24628>
  4284d0:	ldr	x19, [sp, #16]
  4284d4:	ldp	x29, x30, [sp], #80
  4284d8:	ret
  4284dc:	nop
  4284e0:	stp	x29, x30, [sp, #-80]!
  4284e4:	cmp	w2, #0x0
  4284e8:	adrp	x4, 442000 <warn@@Base+0xb468>
  4284ec:	adrp	x2, 449000 <warn@@Base+0x12468>
  4284f0:	add	x4, x4, #0x270
  4284f4:	add	x2, x2, #0x920
  4284f8:	lsl	w3, w1, #3
  4284fc:	csel	x2, x2, x4, ne  // ne = any
  428500:	mov	x29, sp
  428504:	adrp	x1, 447000 <warn@@Base+0x10468>
  428508:	add	x1, x1, #0xf38
  42850c:	str	x19, [sp, #16]
  428510:	mov	x19, x0
  428514:	add	x0, sp, #0x28
  428518:	bl	4030a0 <sprintf@plt>
  42851c:	add	x1, sp, #0x28
  428520:	add	x0, x19, #0x10
  428524:	bl	427ec8 <ferror@plt+0x24628>
  428528:	ldr	x19, [sp, #16]
  42852c:	ldp	x29, x30, [sp], #80
  428530:	ret
  428534:	nop
  428538:	add	x0, x0, #0x10
  42853c:	adrp	x1, 447000 <warn@@Base+0x10468>
  428540:	add	x1, x1, #0xf40
  428544:	b	427ec8 <ferror@plt+0x24628>
  428548:	add	x0, x0, #0x10
  42854c:	adrp	x1, 447000 <warn@@Base+0x10468>
  428550:	add	x1, x1, #0xf48
  428554:	b	427ec8 <ferror@plt+0x24628>
  428558:	stp	x29, x30, [sp, #-80]!
  42855c:	sub	w3, w3, #0x7
  428560:	cmp	w3, #0x4
  428564:	mov	x29, sp
  428568:	stp	x19, x20, [sp, #16]
  42856c:	str	x21, [sp, #32]
  428570:	b.hi	4285dc <ferror@plt+0x24d3c>  // b.pmore
  428574:	mov	x20, x1
  428578:	adrp	x1, 448000 <warn@@Base+0x11468>
  42857c:	add	x1, x1, #0x4d0
  428580:	add	x19, x0, #0x10
  428584:	mov	w21, w2
  428588:	mov	x0, x19
  42858c:	ldr	x1, [x1, w3, uxtw #3]
  428590:	bl	427ec8 <ferror@plt+0x24628>
  428594:	cbz	w0, 4285b0 <ferror@plt+0x24d10>
  428598:	cbz	x20, 4285c0 <ferror@plt+0x24d20>
  42859c:	mov	x1, x20
  4285a0:	mov	x0, x19
  4285a4:	bl	4264a8 <ferror@plt+0x22c08>
  4285a8:	cmp	w0, #0x0
  4285ac:	cset	w0, ne  // ne = any
  4285b0:	ldp	x19, x20, [sp, #16]
  4285b4:	ldr	x21, [sp, #32]
  4285b8:	ldp	x29, x30, [sp], #80
  4285bc:	ret
  4285c0:	add	x20, sp, #0x38
  4285c4:	mov	w2, w21
  4285c8:	mov	x0, x20
  4285cc:	adrp	x1, 447000 <warn@@Base+0x10468>
  4285d0:	add	x1, x1, #0xeb0
  4285d4:	bl	4030a0 <sprintf@plt>
  4285d8:	b	42859c <ferror@plt+0x24cfc>
  4285dc:	bl	403400 <abort@plt>
  4285e0:	stp	x29, x30, [sp, #-128]!
  4285e4:	cmp	w5, #0x0
  4285e8:	mov	x29, sp
  4285ec:	stp	x19, x20, [sp, #16]
  4285f0:	mov	x19, x0
  4285f4:	mov	w20, w5
  4285f8:	stp	x27, x28, [sp, #80]
  4285fc:	add	x28, x0, #0x10
  428600:	ldr	w0, [x0, #8]
  428604:	stp	x21, x22, [sp, #32]
  428608:	cset	w27, ne  // ne = any
  42860c:	add	w0, w0, #0x2
  428610:	stp	x23, x24, [sp, #48]
  428614:	cmp	w6, #0x0
  428618:	mov	w22, w6
  42861c:	stp	x25, x26, [sp, #64]
  428620:	mov	x21, x1
  428624:	mov	w25, w2
  428628:	str	w0, [x19, #8]
  42862c:	mov	w23, w3
  428630:	mov	w24, w4
  428634:	ccmp	w27, #0x0, #0x4, eq  // eq = none
  428638:	mov	x26, #0x0                   	// #0
  42863c:	b.ne	4286b0 <ferror@plt+0x24e10>  // b.any
  428640:	cbz	x21, 4286e0 <ferror@plt+0x24e40>
  428644:	mov	x1, x21
  428648:	mov	x0, x28
  42864c:	bl	427ec8 <ferror@plt+0x24628>
  428650:	cbz	w0, 4286c0 <ferror@plt+0x24e20>
  428654:	ldr	x2, [x19, #16]
  428658:	cmp	w23, #0x0
  42865c:	adrp	x0, 447000 <warn@@Base+0x10468>
  428660:	adrp	x1, 447000 <warn@@Base+0x10468>
  428664:	add	x0, x0, #0xf60
  428668:	add	x1, x1, #0xf58
  42866c:	csel	x1, x1, x0, ne  // ne = any
  428670:	orr	w20, w20, w24
  428674:	stp	x1, xzr, [x2, #32]
  428678:	cmp	w20, #0x0
  42867c:	ccmp	w27, #0x0, #0x4, ne  // ne = any
  428680:	str	wzr, [x2, #48]
  428684:	b.ne	4286fc <ferror@plt+0x24e5c>  // b.any
  428688:	mov	w1, #0x2                   	// #2
  42868c:	str	w1, [x2, #16]
  428690:	mov	w0, #0x1                   	// #1
  428694:	ldp	x19, x20, [sp, #16]
  428698:	ldp	x21, x22, [sp, #32]
  42869c:	ldp	x23, x24, [sp, #48]
  4286a0:	ldp	x25, x26, [sp, #64]
  4286a4:	ldp	x27, x28, [sp, #80]
  4286a8:	ldp	x29, x30, [sp], #128
  4286ac:	ret
  4286b0:	mov	x0, x28
  4286b4:	bl	425c80 <ferror@plt+0x223e0>
  4286b8:	mov	x26, x0
  4286bc:	cbnz	x0, 428640 <ferror@plt+0x24da0>
  4286c0:	mov	w0, #0x0                   	// #0
  4286c4:	ldp	x19, x20, [sp, #16]
  4286c8:	ldp	x21, x22, [sp, #32]
  4286cc:	ldp	x23, x24, [sp, #48]
  4286d0:	ldp	x25, x26, [sp, #64]
  4286d4:	ldp	x27, x28, [sp, #80]
  4286d8:	ldp	x29, x30, [sp], #128
  4286dc:	ret
  4286e0:	add	x0, sp, #0x68
  4286e4:	mov	w2, w25
  4286e8:	mov	x21, x0
  4286ec:	adrp	x1, 447000 <warn@@Base+0x10468>
  4286f0:	add	x1, x1, #0xeb0
  4286f4:	bl	4030a0 <sprintf@plt>
  4286f8:	b	428644 <ferror@plt+0x24da4>
  4286fc:	adrp	x1, 447000 <warn@@Base+0x10468>
  428700:	mov	x0, x28
  428704:	add	x1, x1, #0xef0
  428708:	bl	4264a8 <ferror@plt+0x22c08>
  42870c:	cbz	w0, 4286c0 <ferror@plt+0x24e20>
  428710:	cbnz	w22, 428740 <ferror@plt+0x24ea0>
  428714:	mov	x1, x26
  428718:	mov	x0, x28
  42871c:	bl	4264a8 <ferror@plt+0x22c08>
  428720:	cbz	w0, 4286c0 <ferror@plt+0x24e20>
  428724:	adrp	x1, 43b000 <warn@@Base+0x4468>
  428728:	mov	x0, x28
  42872c:	add	x1, x1, #0xf90
  428730:	bl	4264a8 <ferror@plt+0x22c08>
  428734:	cbz	w0, 4286c0 <ferror@plt+0x24e20>
  428738:	ldr	x2, [x19, #16]
  42873c:	b	428688 <ferror@plt+0x24de8>
  428740:	adrp	x1, 447000 <warn@@Base+0x10468>
  428744:	mov	x0, x28
  428748:	add	x1, x1, #0xf00
  42874c:	bl	4264a8 <ferror@plt+0x22c08>
  428750:	cbz	w0, 4286c0 <ferror@plt+0x24e20>
  428754:	ldr	x2, [x19, #16]
  428758:	b	428688 <ferror@plt+0x24de8>
  42875c:	nop
  428760:	stp	x29, x30, [sp, #-80]!
  428764:	mov	x29, sp
  428768:	stp	x19, x20, [sp, #16]
  42876c:	mov	x20, x0
  428770:	mov	x19, x1
  428774:	stp	x21, x22, [sp, #32]
  428778:	mov	w22, w3
  42877c:	cbz	x1, 42883c <ferror@plt+0x24f9c>
  428780:	add	x21, x20, #0x10
  428784:	mov	x1, x19
  428788:	mov	x0, x21
  42878c:	bl	427ec8 <ferror@plt+0x24628>
  428790:	cbz	w0, 428804 <ferror@plt+0x24f64>
  428794:	cbnz	w22, 42882c <ferror@plt+0x24f8c>
  428798:	adrp	x1, 447000 <warn@@Base+0x10468>
  42879c:	add	x1, x1, #0xf78
  4287a0:	mov	w4, #0x75                  	// #117
  4287a4:	ldr	x5, [x20, #16]
  4287a8:	mov	x2, x19
  4287ac:	ldr	x0, [x20]
  4287b0:	adrp	x22, 43b000 <warn@@Base+0x4468>
  4287b4:	ldr	x3, [x20, #32]
  4287b8:	str	x1, [x5, #32]
  4287bc:	adrp	x1, 447000 <warn@@Base+0x10468>
  4287c0:	add	x1, x1, #0xf80
  4287c4:	add	x22, x22, #0xf90
  4287c8:	mov	w19, #0x0                   	// #0
  4287cc:	bl	403880 <fprintf@plt>
  4287d0:	ldr	x1, [x20, #16]
  4287d4:	ldr	w0, [x20, #8]
  4287d8:	str	wzr, [x1, #16]
  4287dc:	cbnz	w0, 4287f0 <ferror@plt+0x24f50>
  4287e0:	b	428818 <ferror@plt+0x24f78>
  4287e4:	ldr	w0, [x20, #8]
  4287e8:	cmp	w19, w0
  4287ec:	b.cs	428818 <ferror@plt+0x24f78>  // b.hs, b.nlast
  4287f0:	add	w19, w19, #0x1
  4287f4:	mov	x1, x22
  4287f8:	mov	x0, x21
  4287fc:	bl	4264a8 <ferror@plt+0x22c08>
  428800:	cbnz	w0, 4287e4 <ferror@plt+0x24f44>
  428804:	mov	w0, #0x0                   	// #0
  428808:	ldp	x19, x20, [sp, #16]
  42880c:	ldp	x21, x22, [sp, #32]
  428810:	ldp	x29, x30, [sp], #80
  428814:	ret
  428818:	mov	w0, #0x1                   	// #1
  42881c:	ldp	x19, x20, [sp, #16]
  428820:	ldp	x21, x22, [sp, #32]
  428824:	ldp	x29, x30, [sp], #80
  428828:	ret
  42882c:	adrp	x1, 447000 <warn@@Base+0x10468>
  428830:	mov	w4, #0x73                  	// #115
  428834:	add	x1, x1, #0xf70
  428838:	b	4287a4 <ferror@plt+0x24f04>
  42883c:	add	x0, sp, #0x38
  428840:	adrp	x1, 447000 <warn@@Base+0x10468>
  428844:	mov	x19, x0
  428848:	add	x1, x1, #0xeb0
  42884c:	bl	4030a0 <sprintf@plt>
  428850:	b	428780 <ferror@plt+0x24ee0>
  428854:	nop
  428858:	stp	x29, x30, [sp, #-64]!
  42885c:	mov	x29, sp
  428860:	stp	x19, x20, [sp, #16]
  428864:	mov	x20, x0
  428868:	ldr	x0, [x0, #16]
  42886c:	stp	x21, x22, [sp, #32]
  428870:	str	x23, [sp, #48]
  428874:	cbz	x0, 428980 <ferror@plt+0x250e0>
  428878:	ldr	x0, [x0]
  42887c:	cbz	x0, 428980 <ferror@plt+0x250e0>
  428880:	add	x21, x20, #0x10
  428884:	mov	w23, w2
  428888:	mov	w22, w3
  42888c:	mov	x0, x21
  428890:	bl	425c80 <ferror@plt+0x223e0>
  428894:	mov	x19, x0
  428898:	cbz	x0, 428958 <ferror@plt+0x250b8>
  42889c:	adrp	x1, 447000 <warn@@Base+0x10468>
  4288a0:	mov	x2, #0x6                   	// #6
  4288a4:	add	x1, x1, #0xd08
  4288a8:	bl	403220 <strncmp@plt>
  4288ac:	cmp	w0, #0x0
  4288b0:	add	x1, x19, #0x6
  4288b4:	mov	x0, x21
  4288b8:	csel	x1, x1, x19, eq  // eq = none
  4288bc:	bl	427ec8 <ferror@plt+0x24628>
  4288c0:	cbz	w0, 428958 <ferror@plt+0x250b8>
  4288c4:	cbnz	w23, 428944 <ferror@plt+0x250a4>
  4288c8:	cmp	w22, #0x2
  4288cc:	b.ls	428970 <ferror@plt+0x250d0>  // b.plast
  4288d0:	adrp	x1, 447000 <warn@@Base+0x10468>
  4288d4:	add	x1, x1, #0xf98
  4288d8:	mov	x0, x21
  4288dc:	bl	426400 <ferror@plt+0x22b60>
  4288e0:	cbz	w0, 428958 <ferror@plt+0x250b8>
  4288e4:	mov	x0, x21
  4288e8:	bl	425c80 <ferror@plt+0x223e0>
  4288ec:	mov	x19, x0
  4288f0:	cbz	x0, 428958 <ferror@plt+0x250b8>
  4288f4:	ldr	x0, [x20, #16]
  4288f8:	ldr	w0, [x0, #48]
  4288fc:	cbz	w0, 428914 <ferror@plt+0x25074>
  428900:	adrp	x1, 43c000 <warn@@Base+0x5468>
  428904:	mov	x0, x21
  428908:	add	x1, x1, #0x4a0
  42890c:	bl	427d08 <ferror@plt+0x24468>
  428910:	cbz	w0, 428958 <ferror@plt+0x250b8>
  428914:	mov	x0, x21
  428918:	mov	x1, x19
  42891c:	bl	427d08 <ferror@plt+0x24468>
  428920:	cbz	w0, 428958 <ferror@plt+0x250b8>
  428924:	ldr	x2, [x20, #16]
  428928:	mov	x0, x19
  42892c:	ldr	w1, [x2, #48]
  428930:	add	w1, w1, #0x1
  428934:	str	w1, [x2, #48]
  428938:	bl	403510 <free@plt>
  42893c:	mov	w0, #0x1                   	// #1
  428940:	b	42895c <ferror@plt+0x250bc>
  428944:	adrp	x1, 447000 <warn@@Base+0x10468>
  428948:	mov	x0, x21
  42894c:	add	x1, x1, #0xff0
  428950:	bl	426400 <ferror@plt+0x22b60>
  428954:	cbnz	w0, 4288c8 <ferror@plt+0x25028>
  428958:	mov	w0, #0x0                   	// #0
  42895c:	ldp	x19, x20, [sp, #16]
  428960:	ldp	x21, x22, [sp, #32]
  428964:	ldr	x23, [sp, #48]
  428968:	ldp	x29, x30, [sp], #64
  42896c:	ret
  428970:	adrp	x0, 448000 <warn@@Base+0x11468>
  428974:	add	x0, x0, #0x528
  428978:	ldr	x1, [x0, w22, uxtw #3]
  42897c:	b	4288d8 <ferror@plt+0x25038>
  428980:	adrp	x3, 448000 <warn@@Base+0x11468>
  428984:	add	x3, x3, #0x320
  428988:	adrp	x1, 447000 <warn@@Base+0x10468>
  42898c:	adrp	x0, 447000 <warn@@Base+0x10468>
  428990:	add	x3, x3, #0x1d8
  428994:	add	x1, x1, #0xae8
  428998:	add	x0, x0, #0xfb8
  42899c:	mov	w2, #0x8bb                 	// #2235
  4289a0:	bl	4037c0 <__assert_fail@plt>
  4289a4:	nop
  4289a8:	stp	x29, x30, [sp, #-80]!
  4289ac:	cmp	w1, #0x4
  4289b0:	mov	x29, sp
  4289b4:	str	x19, [sp, #16]
  4289b8:	add	x19, x0, #0x10
  4289bc:	b.eq	428a10 <ferror@plt+0x25170>  // b.none
  4289c0:	cmp	w1, #0x8
  4289c4:	b.eq	4289f4 <ferror@plt+0x25154>  // b.none
  4289c8:	lsl	w2, w1, #3
  4289cc:	add	x0, sp, #0x28
  4289d0:	adrp	x1, 448000 <warn@@Base+0x11468>
  4289d4:	add	x1, x1, #0x10
  4289d8:	bl	4030a0 <sprintf@plt>
  4289dc:	add	x1, sp, #0x28
  4289e0:	mov	x0, x19
  4289e4:	bl	427ec8 <ferror@plt+0x24628>
  4289e8:	ldr	x19, [sp, #16]
  4289ec:	ldp	x29, x30, [sp], #80
  4289f0:	ret
  4289f4:	mov	x0, x19
  4289f8:	adrp	x1, 448000 <warn@@Base+0x11468>
  4289fc:	add	x1, x1, #0x8
  428a00:	bl	427ec8 <ferror@plt+0x24628>
  428a04:	ldr	x19, [sp, #16]
  428a08:	ldp	x29, x30, [sp], #80
  428a0c:	ret
  428a10:	mov	x0, x19
  428a14:	adrp	x1, 448000 <warn@@Base+0x11468>
  428a18:	add	x1, x1, #0x0
  428a1c:	bl	427ec8 <ferror@plt+0x24628>
  428a20:	ldr	x19, [sp, #16]
  428a24:	ldp	x29, x30, [sp], #80
  428a28:	ret
  428a2c:	nop
  428a30:	stp	x29, x30, [sp, #-32]!
  428a34:	mov	x29, sp
  428a38:	str	x19, [sp, #16]
  428a3c:	mov	x19, x0
  428a40:	bl	4289a8 <ferror@plt+0x25108>
  428a44:	cbnz	w0, 428a54 <ferror@plt+0x251b4>
  428a48:	ldr	x19, [sp, #16]
  428a4c:	ldp	x29, x30, [sp], #32
  428a50:	ret
  428a54:	add	x0, x19, #0x10
  428a58:	adrp	x1, 448000 <warn@@Base+0x11468>
  428a5c:	ldr	x19, [sp, #16]
  428a60:	add	x1, x1, #0x18
  428a64:	ldp	x29, x30, [sp], #32
  428a68:	b	426400 <ferror@plt+0x22b60>
  428a6c:	nop
  428a70:	stp	x29, x30, [sp, #-96]!
  428a74:	mov	x29, sp
  428a78:	stp	x19, x20, [sp, #16]
  428a7c:	mov	x19, x0
  428a80:	ldr	w0, [x0, #24]
  428a84:	cmp	w0, #0x0
  428a88:	b.gt	428a9c <ferror@plt+0x251fc>
  428a8c:	mov	w0, #0x1                   	// #1
  428a90:	ldp	x19, x20, [sp, #16]
  428a94:	ldp	x29, x30, [sp], #96
  428a98:	ret
  428a9c:	ldr	x2, [x19, #16]
  428aa0:	stp	x21, x22, [sp, #32]
  428aa4:	mov	x20, x1
  428aa8:	ldr	x0, [x19]
  428aac:	stp	x23, x24, [sp, #48]
  428ab0:	adrp	x1, 448000 <warn@@Base+0x11468>
  428ab4:	ldr	x3, [x19, #32]
  428ab8:	add	x1, x1, #0x28
  428abc:	ldr	x2, [x2, #40]
  428ac0:	str	wzr, [x19, #24]
  428ac4:	adrp	x21, 46a000 <_bfd_std_section+0x3120>
  428ac8:	add	x22, x21, #0x88
  428acc:	bl	403880 <fprintf@plt>
  428ad0:	ldr	x0, [x19, #16]
  428ad4:	ldr	x0, [x0, #40]
  428ad8:	bl	403510 <free@plt>
  428adc:	mov	x2, x20
  428ae0:	add	x0, sp, #0x48
  428ae4:	adrp	x1, 447000 <warn@@Base+0x10468>
  428ae8:	add	x1, x1, #0xaa0
  428aec:	bl	4030a0 <sprintf@plt>
  428af0:	ldp	x23, x24, [x19, #40]
  428af4:	mov	w2, #0x10                  	// #16
  428af8:	mov	x1, #0x0                   	// #0
  428afc:	add	x0, sp, #0x48
  428b00:	ldr	x20, [x19]
  428b04:	bl	402ff0 <bfd_scan_vma@plt>
  428b08:	mov	x3, x0
  428b0c:	str	wzr, [x21, #136]
  428b10:	mov	x0, x23
  428b14:	mov	x2, x24
  428b18:	adrp	x1, 425000 <ferror@plt+0x21760>
  428b1c:	add	x1, x1, #0xc00
  428b20:	str	x3, [x22, #8]
  428b24:	bl	4037b0 <bfd_map_over_sections@plt>
  428b28:	ldr	w0, [x21, #136]
  428b2c:	cbnz	w0, 428bec <ferror@plt+0x2534c>
  428b30:	mov	x21, x19
  428b34:	mov	x3, x20
  428b38:	adrp	x0, 448000 <warn@@Base+0x11468>
  428b3c:	mov	x2, #0x2                   	// #2
  428b40:	add	x0, x0, #0x30
  428b44:	mov	x1, #0x1                   	// #1
  428b48:	bl	4035b0 <fwrite@plt>
  428b4c:	ldr	x0, [x21, #16]!
  428b50:	ldp	x20, x23, [x0, #24]
  428b54:	cbz	x20, 428c10 <ferror@plt+0x25370>
  428b58:	ldrb	w0, [x20]
  428b5c:	mov	w22, #0x6d                  	// #109
  428b60:	cbz	w0, 428c28 <ferror@plt+0x25388>
  428b64:	mov	x0, x21
  428b68:	bl	425c80 <ferror@plt+0x223e0>
  428b6c:	mov	x3, x0
  428b70:	cbz	x0, 428c40 <ferror@plt+0x253a0>
  428b74:	ldr	x0, [x19]
  428b78:	adrp	x1, 448000 <warn@@Base+0x11468>
  428b7c:	mov	w2, w22
  428b80:	add	x1, x1, #0x38
  428b84:	bl	403880 <fprintf@plt>
  428b88:	cbz	x23, 428ba4 <ferror@plt+0x25304>
  428b8c:	ldr	x3, [x19]
  428b90:	adrp	x0, 447000 <warn@@Base+0x10468>
  428b94:	mov	x2, #0x6                   	// #6
  428b98:	add	x0, x0, #0xb58
  428b9c:	mov	x1, #0x1                   	// #1
  428ba0:	bl	4035b0 <fwrite@plt>
  428ba4:	ldr	x0, [x19]
  428ba8:	cbz	x20, 428bc8 <ferror@plt+0x25328>
  428bac:	mov	x2, x20
  428bb0:	adrp	x1, 447000 <warn@@Base+0x10468>
  428bb4:	add	x1, x1, #0xb70
  428bb8:	bl	403880 <fprintf@plt>
  428bbc:	mov	x0, x20
  428bc0:	bl	403510 <free@plt>
  428bc4:	ldr	x0, [x19]
  428bc8:	mov	x1, x0
  428bcc:	mov	w0, #0xa                   	// #10
  428bd0:	bl	4030c0 <fputc@plt>
  428bd4:	mov	w0, #0x1                   	// #1
  428bd8:	ldp	x19, x20, [sp, #16]
  428bdc:	ldp	x21, x22, [sp, #32]
  428be0:	ldp	x23, x24, [sp, #48]
  428be4:	ldp	x29, x30, [sp], #96
  428be8:	ret
  428bec:	ldr	w2, [x22, #16]
  428bf0:	mov	x21, x19
  428bf4:	mov	x0, x20
  428bf8:	adrp	x1, 447000 <warn@@Base+0x10468>
  428bfc:	add	x1, x1, #0xee0
  428c00:	bl	403880 <fprintf@plt>
  428c04:	ldr	x0, [x21, #16]!
  428c08:	ldp	x20, x23, [x0, #24]
  428c0c:	cbnz	x20, 428b58 <ferror@plt+0x252b8>
  428c10:	adrp	x1, 440000 <warn@@Base+0x9468>
  428c14:	mov	x0, x21
  428c18:	add	x1, x1, #0x4b8
  428c1c:	bl	4264a8 <ferror@plt+0x22c08>
  428c20:	cbz	w0, 428c40 <ferror@plt+0x253a0>
  428c24:	nop
  428c28:	mov	x0, x21
  428c2c:	mov	x20, #0x0                   	// #0
  428c30:	bl	425c80 <ferror@plt+0x223e0>
  428c34:	mov	w22, #0x66                  	// #102
  428c38:	mov	x3, x0
  428c3c:	cbnz	x0, 428b74 <ferror@plt+0x252d4>
  428c40:	mov	w0, #0x0                   	// #0
  428c44:	ldp	x19, x20, [sp, #16]
  428c48:	ldp	x21, x22, [sp, #32]
  428c4c:	ldp	x23, x24, [sp, #48]
  428c50:	ldp	x29, x30, [sp], #96
  428c54:	ret
  428c58:	stp	x29, x30, [sp, #-96]!
  428c5c:	mov	x29, sp
  428c60:	ldr	x4, [x0, #16]
  428c64:	stp	x19, x20, [sp, #16]
  428c68:	stp	x21, x22, [sp, #32]
  428c6c:	stp	x23, x24, [sp, #48]
  428c70:	cbz	x4, 428e9c <ferror@plt+0x255fc>
  428c74:	mov	x22, x1
  428c78:	ldr	x1, [x4]
  428c7c:	cbz	x1, 428e9c <ferror@plt+0x255fc>
  428c80:	adrp	x1, 442000 <warn@@Base+0xb468>
  428c84:	mov	x19, x0
  428c88:	mov	w23, w2
  428c8c:	mov	w21, w3
  428c90:	add	x1, x1, #0x270
  428c94:	bl	426560 <ferror@plt+0x22cc0>
  428c98:	cbnz	w0, 428cb0 <ferror@plt+0x25410>
  428c9c:	ldp	x19, x20, [sp, #16]
  428ca0:	ldp	x21, x22, [sp, #32]
  428ca4:	ldp	x23, x24, [sp, #48]
  428ca8:	ldp	x29, x30, [sp], #96
  428cac:	ret
  428cb0:	add	x24, x19, #0x10
  428cb4:	mov	x0, x24
  428cb8:	bl	425c80 <ferror@plt+0x223e0>
  428cbc:	mov	x20, x0
  428cc0:	cbz	x0, 428e28 <ferror@plt+0x25588>
  428cc4:	adrp	x1, 447000 <warn@@Base+0x10468>
  428cc8:	mov	x2, #0x6                   	// #6
  428ccc:	add	x1, x1, #0xd08
  428cd0:	bl	403220 <strncmp@plt>
  428cd4:	cmp	w0, #0x0
  428cd8:	add	x1, x20, #0x6
  428cdc:	mov	x0, x24
  428ce0:	csel	x1, x1, x20, eq  // eq = none
  428ce4:	bl	427ec8 <ferror@plt+0x24628>
  428ce8:	cbz	w0, 428e28 <ferror@plt+0x25588>
  428cec:	cbnz	w23, 428e4c <ferror@plt+0x255ac>
  428cf0:	cmp	w21, #0x2
  428cf4:	b.hi	428e40 <ferror@plt+0x255a0>  // b.pmore
  428cf8:	adrp	x0, 448000 <warn@@Base+0x11468>
  428cfc:	add	x0, x0, #0x320
  428d00:	add	x0, x0, #0x208
  428d04:	ldr	x1, [x0, w21, uxtw #3]
  428d08:	mov	x0, x24
  428d0c:	bl	426400 <ferror@plt+0x22b60>
  428d10:	cbz	w0, 428e28 <ferror@plt+0x25588>
  428d14:	cbnz	x22, 428e00 <ferror@plt+0x25560>
  428d18:	ldr	x0, [x19, #16]
  428d1c:	mov	w1, #0x7b                  	// #123
  428d20:	ldr	x0, [x0]
  428d24:	ldr	x20, [x0, #8]
  428d28:	mov	x0, x20
  428d2c:	bl	403560 <strchr@plt>
  428d30:	cbz	x0, 428ec0 <ferror@plt+0x25620>
  428d34:	sub	x21, x0, #0x1
  428d38:	cmp	x20, x21
  428d3c:	b.ne	428d50 <ferror@plt+0x254b0>  // b.any
  428d40:	b	428e64 <ferror@plt+0x255c4>
  428d44:	add	x20, x20, #0x1
  428d48:	cmp	x21, x20
  428d4c:	b.eq	428e64 <ferror@plt+0x255c4>  // b.none
  428d50:	ldrb	w0, [x20]
  428d54:	cmp	w0, #0x3a
  428d58:	b.ne	428d44 <ferror@plt+0x254a4>  // b.any
  428d5c:	cmp	x21, x20
  428d60:	b.eq	428e64 <ferror@plt+0x255c4>  // b.none
  428d64:	adrp	x1, 43c000 <warn@@Base+0x5468>
  428d68:	add	x1, x1, #0x4a0
  428d6c:	mov	x0, x24
  428d70:	bl	426400 <ferror@plt+0x22b60>
  428d74:	cbz	w0, 428e28 <ferror@plt+0x25588>
  428d78:	mov	x0, x24
  428d7c:	bl	425c80 <ferror@plt+0x223e0>
  428d80:	mov	x20, x0
  428d84:	cbz	x0, 428e28 <ferror@plt+0x25588>
  428d88:	ldr	x0, [x19, #16]
  428d8c:	ldr	x0, [x0, #8]
  428d90:	bl	402fd0 <strlen@plt>
  428d94:	mov	x22, x0
  428d98:	mov	x0, x20
  428d9c:	bl	402fd0 <strlen@plt>
  428da0:	add	x0, x22, x0
  428da4:	add	x0, x0, #0x1
  428da8:	bl	4032a0 <xmalloc@plt>
  428dac:	ldr	x23, [x19, #16]
  428db0:	mov	x22, x0
  428db4:	ldr	x1, [x23, #8]
  428db8:	sub	x2, x21, x1
  428dbc:	bl	402f70 <memcpy@plt>
  428dc0:	ldr	x0, [x23, #8]
  428dc4:	mov	x1, x20
  428dc8:	sub	x0, x21, x0
  428dcc:	add	x0, x22, x0
  428dd0:	bl	403620 <strcpy@plt>
  428dd4:	mov	x1, x21
  428dd8:	mov	x0, x22
  428ddc:	bl	403270 <strcat@plt>
  428de0:	ldr	x0, [x23, #8]
  428de4:	bl	403510 <free@plt>
  428de8:	ldr	x1, [x19, #16]
  428dec:	mov	x0, x20
  428df0:	str	x22, [x1, #8]
  428df4:	bl	403510 <free@plt>
  428df8:	mov	w0, #0x1                   	// #1
  428dfc:	b	428c9c <ferror@plt+0x253fc>
  428e00:	mov	x2, x22
  428e04:	add	x0, sp, #0x48
  428e08:	adrp	x1, 43e000 <warn@@Base+0x7468>
  428e0c:	add	x1, x1, #0xf78
  428e10:	bl	4030a0 <sprintf@plt>
  428e14:	adrp	x1, 448000 <warn@@Base+0x11468>
  428e18:	mov	x0, x24
  428e1c:	add	x1, x1, #0x58
  428e20:	bl	4264a8 <ferror@plt+0x22c08>
  428e24:	cbnz	w0, 428e70 <ferror@plt+0x255d0>
  428e28:	mov	w0, #0x0                   	// #0
  428e2c:	ldp	x19, x20, [sp, #16]
  428e30:	ldp	x21, x22, [sp, #32]
  428e34:	ldp	x23, x24, [sp, #48]
  428e38:	ldp	x29, x30, [sp], #96
  428e3c:	ret
  428e40:	adrp	x1, 447000 <warn@@Base+0x10468>
  428e44:	add	x1, x1, #0xf98
  428e48:	b	428d08 <ferror@plt+0x25468>
  428e4c:	adrp	x1, 447000 <warn@@Base+0x10468>
  428e50:	mov	x0, x24
  428e54:	add	x1, x1, #0xff0
  428e58:	bl	426400 <ferror@plt+0x22b60>
  428e5c:	cbnz	w0, 428cf0 <ferror@plt+0x25450>
  428e60:	b	428e28 <ferror@plt+0x25588>
  428e64:	adrp	x1, 448000 <warn@@Base+0x11468>
  428e68:	add	x1, x1, #0x50
  428e6c:	b	428d6c <ferror@plt+0x254cc>
  428e70:	add	x1, sp, #0x48
  428e74:	mov	x0, x24
  428e78:	bl	4264a8 <ferror@plt+0x22c08>
  428e7c:	cbz	w0, 428e28 <ferror@plt+0x25588>
  428e80:	adrp	x1, 447000 <warn@@Base+0x10468>
  428e84:	mov	x0, x24
  428e88:	add	x1, x1, #0xe60
  428e8c:	bl	4264a8 <ferror@plt+0x22c08>
  428e90:	cbnz	w0, 428d18 <ferror@plt+0x25478>
  428e94:	mov	w0, #0x0                   	// #0
  428e98:	b	428e2c <ferror@plt+0x2558c>
  428e9c:	adrp	x3, 448000 <warn@@Base+0x11468>
  428ea0:	add	x3, x3, #0x320
  428ea4:	adrp	x1, 447000 <warn@@Base+0x10468>
  428ea8:	adrp	x0, 447000 <warn@@Base+0x10468>
  428eac:	add	x3, x3, #0x1f0
  428eb0:	add	x1, x1, #0xae8
  428eb4:	add	x0, x0, #0xfb8
  428eb8:	mov	w2, #0x53f                 	// #1343
  428ebc:	bl	4037c0 <__assert_fail@plt>
  428ec0:	adrp	x3, 448000 <warn@@Base+0x11468>
  428ec4:	add	x3, x3, #0x320
  428ec8:	adrp	x1, 447000 <warn@@Base+0x10468>
  428ecc:	adrp	x0, 448000 <warn@@Base+0x11468>
  428ed0:	add	x3, x3, #0x1f0
  428ed4:	add	x1, x1, #0xae8
  428ed8:	add	x0, x0, #0x68
  428edc:	mov	w2, #0x577                 	// #1399
  428ee0:	bl	4037c0 <__assert_fail@plt>
  428ee4:	nop
  428ee8:	stp	x29, x30, [sp, #-128]!
  428eec:	mov	x29, sp
  428ef0:	stp	x19, x20, [sp, #16]
  428ef4:	add	x19, x0, #0x10
  428ef8:	mov	x20, x1
  428efc:	mov	x0, x19
  428f00:	adrp	x1, 448000 <warn@@Base+0x11468>
  428f04:	add	x1, x1, #0x78
  428f08:	stp	x23, x24, [sp, #48]
  428f0c:	mov	x23, x2
  428f10:	mov	x24, x3
  428f14:	bl	427ec8 <ferror@plt+0x24628>
  428f18:	cbz	w0, 429038 <ferror@plt+0x25798>
  428f1c:	cbz	x20, 428f44 <ferror@plt+0x256a4>
  428f20:	mov	x1, x20
  428f24:	mov	x0, x19
  428f28:	bl	4264a8 <ferror@plt+0x22c08>
  428f2c:	cbz	w0, 429038 <ferror@plt+0x25798>
  428f30:	adrp	x1, 43b000 <warn@@Base+0x4468>
  428f34:	mov	x0, x19
  428f38:	add	x1, x1, #0xf90
  428f3c:	bl	4264a8 <ferror@plt+0x22c08>
  428f40:	cbz	w0, 429038 <ferror@plt+0x25798>
  428f44:	adrp	x1, 448000 <warn@@Base+0x11468>
  428f48:	mov	x0, x19
  428f4c:	add	x1, x1, #0x80
  428f50:	bl	4264a8 <ferror@plt+0x22c08>
  428f54:	cbz	w0, 429038 <ferror@plt+0x25798>
  428f58:	cbz	x23, 429080 <ferror@plt+0x257e0>
  428f5c:	ldr	x4, [x23]
  428f60:	stp	x21, x22, [sp, #32]
  428f64:	mov	w20, #0x0                   	// #0
  428f68:	mov	x22, #0x0                   	// #0
  428f6c:	mov	x21, #0x0                   	// #0
  428f70:	cbz	x4, 429098 <ferror@plt+0x257f8>
  428f74:	stp	x25, x26, [sp, #64]
  428f78:	adrp	x25, 43e000 <warn@@Base+0x7468>
  428f7c:	adrp	x26, 448000 <warn@@Base+0x11468>
  428f80:	add	x25, x25, #0xf98
  428f84:	add	x26, x26, #0x98
  428f88:	str	x27, [sp, #80]
  428f8c:	nop
  428f90:	add	w20, w20, #0x1
  428f94:	mov	x1, x4
  428f98:	mov	x0, x19
  428f9c:	bl	4264a8 <ferror@plt+0x22c08>
  428fa0:	cbz	w0, 429028 <ferror@plt+0x25788>
  428fa4:	ldr	x2, [x24, x21]
  428fa8:	add	x27, x24, x21
  428fac:	mov	x1, x25
  428fb0:	ubfiz	x21, x20, #3, #32
  428fb4:	cmp	x2, x22
  428fb8:	b.eq	428fe8 <ferror@plt+0x25748>  // b.none
  428fbc:	add	x0, sp, #0x68
  428fc0:	bl	4030a0 <sprintf@plt>
  428fc4:	mov	x1, x26
  428fc8:	mov	x0, x19
  428fcc:	bl	4264a8 <ferror@plt+0x22c08>
  428fd0:	cbz	w0, 42906c <ferror@plt+0x257cc>
  428fd4:	add	x1, sp, #0x68
  428fd8:	mov	x0, x19
  428fdc:	bl	4264a8 <ferror@plt+0x22c08>
  428fe0:	cbz	w0, 42906c <ferror@plt+0x257cc>
  428fe4:	ldr	x22, [x27]
  428fe8:	adrp	x1, 43c000 <warn@@Base+0x5468>
  428fec:	ldr	x4, [x23, w20, uxtw #3]
  428ff0:	add	x27, x23, x21
  428ff4:	add	x22, x22, #0x1
  428ff8:	mov	x0, x19
  428ffc:	add	x1, x1, #0x4a0
  429000:	cbz	x4, 42904c <ferror@plt+0x257ac>
  429004:	cbz	w20, 428f90 <ferror@plt+0x256f0>
  429008:	bl	4264a8 <ferror@plt+0x22c08>
  42900c:	cbz	w0, 429028 <ferror@plt+0x25788>
  429010:	ldr	x4, [x27]
  429014:	add	w20, w20, #0x1
  429018:	mov	x0, x19
  42901c:	mov	x1, x4
  429020:	bl	4264a8 <ferror@plt+0x22c08>
  429024:	cbnz	w0, 428fa4 <ferror@plt+0x25704>
  429028:	ldp	x21, x22, [sp, #32]
  42902c:	ldp	x25, x26, [sp, #64]
  429030:	ldr	x27, [sp, #80]
  429034:	nop
  429038:	mov	w0, #0x0                   	// #0
  42903c:	ldp	x19, x20, [sp, #16]
  429040:	ldp	x23, x24, [sp, #48]
  429044:	ldp	x29, x30, [sp], #128
  429048:	ret
  42904c:	ldp	x21, x22, [sp, #32]
  429050:	ldp	x25, x26, [sp, #64]
  429054:	ldr	x27, [sp, #80]
  429058:	mov	x0, x19
  42905c:	adrp	x1, 447000 <warn@@Base+0x10468>
  429060:	add	x1, x1, #0xe88
  429064:	bl	4264a8 <ferror@plt+0x22c08>
  429068:	b	42903c <ferror@plt+0x2579c>
  42906c:	mov	w0, #0x0                   	// #0
  429070:	ldp	x21, x22, [sp, #32]
  429074:	ldp	x25, x26, [sp, #64]
  429078:	ldr	x27, [sp, #80]
  42907c:	b	42903c <ferror@plt+0x2579c>
  429080:	adrp	x1, 448000 <warn@@Base+0x11468>
  429084:	mov	x0, x19
  429088:	add	x1, x1, #0x88
  42908c:	bl	4264a8 <ferror@plt+0x22c08>
  429090:	cbnz	w0, 429058 <ferror@plt+0x257b8>
  429094:	b	429038 <ferror@plt+0x25798>
  429098:	ldp	x21, x22, [sp, #32]
  42909c:	b	429058 <ferror@plt+0x257b8>
  4290a0:	stp	x29, x30, [sp, #-112]!
  4290a4:	mov	x29, sp
  4290a8:	stp	x19, x20, [sp, #16]
  4290ac:	mov	x20, x2
  4290b0:	stp	x21, x22, [sp, #32]
  4290b4:	mov	x21, x0
  4290b8:	mov	x22, x1
  4290bc:	stp	x23, x24, [sp, #48]
  4290c0:	mov	x24, x3
  4290c4:	bl	428ee8 <ferror@plt+0x25648>
  4290c8:	cbz	w0, 429168 <ferror@plt+0x258c8>
  4290cc:	cbz	x22, 42917c <ferror@plt+0x258dc>
  4290d0:	ldr	x2, [x21, #16]
  4290d4:	adrp	x1, 448000 <warn@@Base+0x11468>
  4290d8:	ldr	x0, [x21]
  4290dc:	add	x1, x1, #0xd0
  4290e0:	ldr	x4, [x2, #8]
  4290e4:	mov	x2, x22
  4290e8:	ldr	x3, [x21, #32]
  4290ec:	bl	403880 <fprintf@plt>
  4290f0:	cbz	x20, 429164 <ferror@plt+0x258c4>
  4290f4:	ldr	x0, [x20]
  4290f8:	cbz	x0, 429164 <ferror@plt+0x258c4>
  4290fc:	mov	x23, x20
  429100:	stp	x25, x26, [sp, #64]
  429104:	adrp	x26, 43e000 <warn@@Base+0x7468>
  429108:	adrp	x25, 448000 <warn@@Base+0x11468>
  42910c:	add	x26, x26, #0xf98
  429110:	add	x25, x25, #0xa8
  429114:	mov	w19, #0x0                   	// #0
  429118:	mov	x2, #0x0                   	// #0
  42911c:	nop
  429120:	ldr	x2, [x24, x2]
  429124:	mov	x1, x26
  429128:	add	x0, sp, #0x58
  42912c:	add	w19, w19, #0x1
  429130:	bl	4030a0 <sprintf@plt>
  429134:	ldr	x2, [x23]
  429138:	add	x5, sp, #0x58
  42913c:	ldr	x0, [x21]
  429140:	mov	x4, x22
  429144:	ldr	x3, [x21, #32]
  429148:	mov	x1, x25
  42914c:	bl	403880 <fprintf@plt>
  429150:	ldr	x0, [x20, w19, uxtw #3]
  429154:	ubfiz	x2, x19, #3, #32
  429158:	add	x23, x20, x2
  42915c:	cbnz	x0, 429120 <ferror@plt+0x25880>
  429160:	ldp	x25, x26, [sp, #64]
  429164:	mov	w0, #0x1                   	// #1
  429168:	ldp	x19, x20, [sp, #16]
  42916c:	ldp	x21, x22, [sp, #32]
  429170:	ldp	x23, x24, [sp, #48]
  429174:	ldp	x29, x30, [sp], #112
  429178:	ret
  42917c:	adrp	x22, 448000 <warn@@Base+0x11468>
  429180:	add	x22, x22, #0xa0
  429184:	b	4290f0 <ferror@plt+0x25850>
  429188:	stp	x29, x30, [sp, #-192]!
  42918c:	mov	x29, sp
  429190:	stp	x23, x24, [sp, #48]
  429194:	add	x23, x0, #0x10
  429198:	mov	w24, w3
  42919c:	stp	x19, x20, [sp, #16]
  4291a0:	mov	x19, x0
  4291a4:	mov	x0, x23
  4291a8:	stp	x21, x22, [sp, #32]
  4291ac:	mov	x22, x1
  4291b0:	mov	x21, x2
  4291b4:	bl	425c80 <ferror@plt+0x223e0>
  4291b8:	cbz	x0, 429278 <ferror@plt+0x259d8>
  4291bc:	mov	x20, x0
  4291c0:	cbnz	x22, 429290 <ferror@plt+0x259f0>
  4291c4:	cmn	x21, #0x1
  4291c8:	b.eq	4292e0 <ferror@plt+0x25a40>  // b.none
  4291cc:	add	x2, x21, #0x1
  4291d0:	add	x0, sp, #0x70
  4291d4:	add	x21, sp, #0x88
  4291d8:	adrp	x1, 43e000 <warn@@Base+0x7468>
  4291dc:	add	x1, x1, #0xf98
  4291e0:	bl	4030a0 <sprintf@plt>
  4291e4:	adrp	x1, 448000 <warn@@Base+0x11468>
  4291e8:	add	x2, sp, #0x70
  4291ec:	mov	x0, x21
  4291f0:	add	x1, x1, #0xf0
  4291f4:	bl	4030a0 <sprintf@plt>
  4291f8:	mov	x1, x21
  4291fc:	mov	x0, x19
  429200:	bl	426560 <ferror@plt+0x22cc0>
  429204:	cbz	w0, 429278 <ferror@plt+0x259d8>
  429208:	adrp	x1, 448000 <warn@@Base+0x11468>
  42920c:	mov	x0, x20
  429210:	add	x1, x1, #0x108
  429214:	bl	4034a0 <strcmp@plt>
  429218:	cbnz	w0, 429250 <ferror@plt+0x259b0>
  42921c:	mov	w0, #0x1                   	// #1
  429220:	cbz	w24, 42927c <ferror@plt+0x259dc>
  429224:	mov	x0, x23
  429228:	adrp	x1, 448000 <warn@@Base+0x11468>
  42922c:	add	x1, x1, #0x110
  429230:	bl	4264a8 <ferror@plt+0x22c08>
  429234:	cmp	w0, #0x0
  429238:	cset	w0, ne  // ne = any
  42923c:	ldp	x19, x20, [sp, #16]
  429240:	ldp	x21, x22, [sp, #32]
  429244:	ldp	x23, x24, [sp, #48]
  429248:	ldp	x29, x30, [sp], #192
  42924c:	ret
  429250:	adrp	x1, 440000 <warn@@Base+0x9468>
  429254:	mov	x0, x23
  429258:	add	x1, x1, #0xb48
  42925c:	bl	4264a8 <ferror@plt+0x22c08>
  429260:	cbz	w0, 429278 <ferror@plt+0x259d8>
  429264:	mov	x1, x20
  429268:	mov	x0, x23
  42926c:	bl	4264a8 <ferror@plt+0x22c08>
  429270:	cbnz	w0, 42921c <ferror@plt+0x2597c>
  429274:	nop
  429278:	mov	w0, #0x0                   	// #0
  42927c:	ldp	x19, x20, [sp, #16]
  429280:	ldp	x21, x22, [sp, #32]
  429284:	ldp	x23, x24, [sp, #48]
  429288:	ldp	x29, x30, [sp], #192
  42928c:	ret
  429290:	str	x25, [sp, #64]
  429294:	adrp	x25, 43e000 <warn@@Base+0x7468>
  429298:	add	x25, x25, #0xf98
  42929c:	mov	x2, x22
  4292a0:	mov	x1, x25
  4292a4:	add	x0, sp, #0x58
  4292a8:	bl	4030a0 <sprintf@plt>
  4292ac:	mov	x1, x25
  4292b0:	mov	x2, x21
  4292b4:	add	x0, sp, #0x70
  4292b8:	add	x21, sp, #0x88
  4292bc:	bl	4030a0 <sprintf@plt>
  4292c0:	add	x3, sp, #0x70
  4292c4:	add	x2, sp, #0x58
  4292c8:	mov	x0, x21
  4292cc:	adrp	x1, 448000 <warn@@Base+0x11468>
  4292d0:	add	x1, x1, #0xf8
  4292d4:	bl	4030a0 <sprintf@plt>
  4292d8:	ldr	x25, [sp, #64]
  4292dc:	b	4291f8 <ferror@plt+0x25958>
  4292e0:	mov	w0, #0x5b7c                	// #23420
  4292e4:	add	x21, sp, #0x88
  4292e8:	movk	w0, #0x5d, lsl #16
  4292ec:	str	w0, [sp, #136]
  4292f0:	b	4291f8 <ferror@plt+0x25958>
  4292f4:	nop
  4292f8:	stp	x29, x30, [sp, #-112]!
  4292fc:	mov	x29, sp
  429300:	stp	x19, x20, [sp, #16]
  429304:	mov	x19, x0
  429308:	ldr	x0, [x0, #16]
  42930c:	cbz	x0, 429548 <ferror@plt+0x25ca8>
  429310:	ldr	x0, [x0]
  429314:	stp	x21, x22, [sp, #32]
  429318:	stp	x23, x24, [sp, #48]
  42931c:	cbz	x0, 429520 <ferror@plt+0x25c80>
  429320:	mov	x21, x1
  429324:	mov	w22, w2
  429328:	mov	w20, w3
  42932c:	mov	x24, x5
  429330:	mov	w23, w6
  429334:	cbnz	w4, 4293e0 <ferror@plt+0x25b40>
  429338:	cbnz	w20, 4293f8 <ferror@plt+0x25b58>
  42933c:	ldr	x0, [x19, #16]
  429340:	ldr	x0, [x0]
  429344:	cbnz	w23, 4293d4 <ferror@plt+0x25b34>
  429348:	ldr	x1, [x0, #24]
  42934c:	mov	x0, x19
  429350:	bl	426560 <ferror@plt+0x22cc0>
  429354:	cbz	w0, 4293bc <ferror@plt+0x25b1c>
  429358:	stp	x25, x26, [sp, #64]
  42935c:	add	x25, x19, #0x10
  429360:	mov	x0, x25
  429364:	bl	425c80 <ferror@plt+0x223e0>
  429368:	mov	x20, x0
  42936c:	cbz	x0, 4293b8 <ferror@plt+0x25b18>
  429370:	cbz	w23, 429410 <ferror@plt+0x25b70>
  429374:	mov	x0, x25
  429378:	bl	425c80 <ferror@plt+0x223e0>
  42937c:	mov	x26, x0
  429380:	cbz	x0, 4293b8 <ferror@plt+0x25b18>
  429384:	mov	w1, w22
  429388:	mov	x0, x19
  42938c:	bl	426e20 <ferror@plt+0x23580>
  429390:	cbz	w0, 4293b8 <ferror@plt+0x25b18>
  429394:	mov	x1, x20
  429398:	mov	x0, x25
  42939c:	bl	4264a8 <ferror@plt+0x22c08>
  4293a0:	cbz	w0, 4293b8 <ferror@plt+0x25b18>
  4293a4:	adrp	x1, 447000 <warn@@Base+0x10468>
  4293a8:	mov	x0, x25
  4293ac:	add	x1, x1, #0xdb8
  4293b0:	bl	4264a8 <ferror@plt+0x22c08>
  4293b4:	cbnz	w0, 429418 <ferror@plt+0x25b78>
  4293b8:	ldp	x25, x26, [sp, #64]
  4293bc:	mov	w0, #0x0                   	// #0
  4293c0:	ldp	x19, x20, [sp, #16]
  4293c4:	ldp	x21, x22, [sp, #32]
  4293c8:	ldp	x23, x24, [sp, #48]
  4293cc:	ldp	x29, x30, [sp], #112
  4293d0:	ret
  4293d4:	ldr	x0, [x0]
  4293d8:	ldr	x1, [x0, #24]
  4293dc:	b	42934c <ferror@plt+0x25aac>
  4293e0:	adrp	x1, 447000 <warn@@Base+0x10468>
  4293e4:	add	x0, x19, #0x10
  4293e8:	add	x1, x1, #0xda0
  4293ec:	bl	4264a8 <ferror@plt+0x22c08>
  4293f0:	cbz	w0, 4293bc <ferror@plt+0x25b1c>
  4293f4:	cbz	w20, 42933c <ferror@plt+0x25a9c>
  4293f8:	adrp	x1, 447000 <warn@@Base+0x10468>
  4293fc:	add	x0, x19, #0x10
  429400:	add	x1, x1, #0xdb0
  429404:	bl	4264a8 <ferror@plt+0x22c08>
  429408:	cbnz	w0, 42933c <ferror@plt+0x25a9c>
  42940c:	b	4293bc <ferror@plt+0x25b1c>
  429410:	mov	x26, #0x0                   	// #0
  429414:	b	429384 <ferror@plt+0x25ae4>
  429418:	mov	x1, x21
  42941c:	mov	x0, x25
  429420:	bl	4264a8 <ferror@plt+0x22c08>
  429424:	cbz	w0, 4293b8 <ferror@plt+0x25b18>
  429428:	adrp	x20, 43b000 <warn@@Base+0x4468>
  42942c:	add	x20, x20, #0xf90
  429430:	mov	x1, x20
  429434:	mov	x0, x25
  429438:	bl	4264a8 <ferror@plt+0x22c08>
  42943c:	cbz	w0, 4293b8 <ferror@plt+0x25b18>
  429440:	cmp	w23, #0x0
  429444:	ccmp	x24, #0x0, #0x0, eq  // eq = none
  429448:	b.eq	4294bc <ferror@plt+0x25c1c>  // b.none
  42944c:	cbz	w23, 429484 <ferror@plt+0x25be4>
  429450:	adrp	x1, 448000 <warn@@Base+0x11468>
  429454:	mov	x0, x25
  429458:	add	x1, x1, #0x130
  42945c:	bl	4264a8 <ferror@plt+0x22c08>
  429460:	cbz	w0, 429508 <ferror@plt+0x25c68>
  429464:	mov	x1, x26
  429468:	mov	x0, x25
  42946c:	bl	4264a8 <ferror@plt+0x22c08>
  429470:	cbz	w0, 429508 <ferror@plt+0x25c68>
  429474:	mov	x1, x20
  429478:	mov	x0, x25
  42947c:	bl	4264a8 <ferror@plt+0x22c08>
  429480:	cbz	w0, 429508 <ferror@plt+0x25c68>
  429484:	mov	x2, x24
  429488:	add	x0, sp, #0x58
  42948c:	adrp	x1, 43e000 <warn@@Base+0x7468>
  429490:	add	x1, x1, #0xf78
  429494:	bl	4030a0 <sprintf@plt>
  429498:	adrp	x1, 448000 <warn@@Base+0x11468>
  42949c:	mov	x0, x25
  4294a0:	add	x1, x1, #0x120
  4294a4:	bl	4264a8 <ferror@plt+0x22c08>
  4294a8:	cbz	w0, 429508 <ferror@plt+0x25c68>
  4294ac:	add	x1, sp, #0x58
  4294b0:	mov	x0, x25
  4294b4:	bl	4264a8 <ferror@plt+0x22c08>
  4294b8:	cbz	w0, 429508 <ferror@plt+0x25c68>
  4294bc:	adrp	x1, 447000 <warn@@Base+0x10468>
  4294c0:	mov	x0, x25
  4294c4:	add	x1, x1, #0xe38
  4294c8:	bl	4264a8 <ferror@plt+0x22c08>
  4294cc:	cbz	w0, 4293b8 <ferror@plt+0x25b18>
  4294d0:	ldr	w0, [x19, #8]
  4294d4:	mov	w21, #0x0                   	// #0
  4294d8:	cbnz	w0, 4294f0 <ferror@plt+0x25c50>
  4294dc:	b	429514 <ferror@plt+0x25c74>
  4294e0:	ldr	w0, [x19, #8]
  4294e4:	add	w21, w21, #0x1
  4294e8:	cmp	w21, w0
  4294ec:	b.cs	429514 <ferror@plt+0x25c74>  // b.hs, b.nlast
  4294f0:	mov	x1, x20
  4294f4:	mov	x0, x25
  4294f8:	bl	4264a8 <ferror@plt+0x22c08>
  4294fc:	cbnz	w0, 4294e0 <ferror@plt+0x25c40>
  429500:	ldp	x25, x26, [sp, #64]
  429504:	b	4293bc <ferror@plt+0x25b1c>
  429508:	mov	w0, #0x0                   	// #0
  42950c:	ldp	x25, x26, [sp, #64]
  429510:	b	4293c0 <ferror@plt+0x25b20>
  429514:	mov	w0, #0x1                   	// #1
  429518:	ldp	x25, x26, [sp, #64]
  42951c:	b	4293c0 <ferror@plt+0x25b20>
  429520:	adrp	x3, 448000 <warn@@Base+0x11468>
  429524:	add	x3, x3, #0x320
  429528:	adrp	x1, 447000 <warn@@Base+0x10468>
  42952c:	adrp	x0, 447000 <warn@@Base+0x10468>
  429530:	add	x3, x3, #0x220
  429534:	add	x1, x1, #0xae8
  429538:	add	x0, x0, #0xd58
  42953c:	mov	w2, #0x5ac                 	// #1452
  429540:	stp	x25, x26, [sp, #64]
  429544:	bl	4037c0 <__assert_fail@plt>
  429548:	adrp	x3, 448000 <warn@@Base+0x11468>
  42954c:	add	x3, x3, #0x320
  429550:	adrp	x1, 447000 <warn@@Base+0x10468>
  429554:	adrp	x0, 447000 <warn@@Base+0x10468>
  429558:	add	x3, x3, #0x220
  42955c:	add	x1, x1, #0xae8
  429560:	add	x0, x0, #0xb00
  429564:	mov	w2, #0x5ab                 	// #1451
  429568:	stp	x21, x22, [sp, #32]
  42956c:	stp	x23, x24, [sp, #48]
  429570:	stp	x25, x26, [sp, #64]
  429574:	bl	4037c0 <__assert_fail@plt>
  429578:	stp	x29, x30, [sp, #-80]!
  42957c:	mov	x29, sp
  429580:	stp	x19, x20, [sp, #16]
  429584:	mov	x20, x0
  429588:	ldr	w0, [x0, #8]
  42958c:	stp	x21, x22, [sp, #32]
  429590:	mov	x21, x1
  429594:	mov	x22, x2
  429598:	cbz	w0, 4295bc <ferror@plt+0x25d1c>
  42959c:	mov	w19, #0x0                   	// #0
  4295a0:	ldr	x1, [x20]
  4295a4:	mov	w0, #0x20                  	// #32
  4295a8:	add	w19, w19, #0x1
  4295ac:	bl	4030b0 <putc@plt>
  4295b0:	ldr	w0, [x20, #8]
  4295b4:	cmp	w19, w0
  4295b8:	b.cc	4295a0 <ferror@plt+0x25d00>  // b.lo, b.ul, b.last
  4295bc:	mov	x2, x22
  4295c0:	add	x0, sp, #0x38
  4295c4:	adrp	x1, 43e000 <warn@@Base+0x7468>
  4295c8:	add	x1, x1, #0xf98
  4295cc:	bl	4030a0 <sprintf@plt>
  4295d0:	ldr	x0, [x20]
  4295d4:	add	x3, sp, #0x38
  4295d8:	mov	x2, x21
  4295dc:	adrp	x1, 448000 <warn@@Base+0x11468>
  4295e0:	add	x1, x1, #0x140
  4295e4:	bl	403880 <fprintf@plt>
  4295e8:	mov	w0, #0x1                   	// #1
  4295ec:	ldp	x19, x20, [sp, #16]
  4295f0:	ldp	x21, x22, [sp, #32]
  4295f4:	ldp	x29, x30, [sp], #80
  4295f8:	ret
  4295fc:	nop
  429600:	stp	x29, x30, [sp, #-96]!
  429604:	mov	x29, sp
  429608:	stp	x19, x20, [sp, #16]
  42960c:	mov	x20, x0
  429610:	add	x0, x0, #0x10
  429614:	stp	x21, x22, [sp, #32]
  429618:	mov	x22, x1
  42961c:	str	x23, [sp, #48]
  429620:	mov	x23, x2
  429624:	bl	425c80 <ferror@plt+0x223e0>
  429628:	cbz	x0, 4296ac <ferror@plt+0x25e0c>
  42962c:	mov	x21, x0
  429630:	ldr	w0, [x20, #8]
  429634:	cbz	w0, 42965c <ferror@plt+0x25dbc>
  429638:	mov	w19, #0x0                   	// #0
  42963c:	nop
  429640:	ldr	x1, [x20]
  429644:	mov	w0, #0x20                  	// #32
  429648:	add	w19, w19, #0x1
  42964c:	bl	4030b0 <putc@plt>
  429650:	ldr	w3, [x20, #8]
  429654:	cmp	w19, w3
  429658:	b.cc	429640 <ferror@plt+0x25da0>  // b.lo, b.ul, b.last
  42965c:	mov	x2, x23
  429660:	add	x0, sp, #0x48
  429664:	adrp	x1, 43e000 <warn@@Base+0x7468>
  429668:	add	x1, x1, #0xf98
  42966c:	bl	4030a0 <sprintf@plt>
  429670:	ldr	x0, [x20]
  429674:	add	x4, sp, #0x48
  429678:	mov	x3, x22
  42967c:	mov	x2, x21
  429680:	adrp	x1, 448000 <warn@@Base+0x11468>
  429684:	add	x1, x1, #0x158
  429688:	bl	403880 <fprintf@plt>
  42968c:	mov	x0, x21
  429690:	bl	403510 <free@plt>
  429694:	mov	w0, #0x1                   	// #1
  429698:	ldp	x19, x20, [sp, #16]
  42969c:	ldp	x21, x22, [sp, #32]
  4296a0:	ldr	x23, [sp, #48]
  4296a4:	ldp	x29, x30, [sp], #96
  4296a8:	ret
  4296ac:	mov	w0, #0x0                   	// #0
  4296b0:	ldp	x19, x20, [sp, #16]
  4296b4:	ldp	x21, x22, [sp, #32]
  4296b8:	ldr	x23, [sp, #48]
  4296bc:	ldp	x29, x30, [sp], #96
  4296c0:	ret
  4296c4:	nop
  4296c8:	stp	x29, x30, [sp, #-80]!
  4296cc:	mov	x29, sp
  4296d0:	stp	x19, x20, [sp, #16]
  4296d4:	mov	x20, x0
  4296d8:	ldr	w0, [x0, #8]
  4296dc:	stp	x21, x22, [sp, #32]
  4296e0:	mov	x21, x1
  4296e4:	mov	x22, x2
  4296e8:	cbz	w0, 42970c <ferror@plt+0x25e6c>
  4296ec:	mov	w19, #0x0                   	// #0
  4296f0:	ldr	x1, [x20]
  4296f4:	mov	w0, #0x20                  	// #32
  4296f8:	add	w19, w19, #0x1
  4296fc:	bl	4030b0 <putc@plt>
  429700:	ldr	w0, [x20, #8]
  429704:	cmp	w19, w0
  429708:	b.cc	4296f0 <ferror@plt+0x25e50>  // b.lo, b.ul, b.last
  42970c:	mov	x2, x22
  429710:	add	x0, sp, #0x38
  429714:	adrp	x1, 43e000 <warn@@Base+0x7468>
  429718:	add	x1, x1, #0xf98
  42971c:	bl	4030a0 <sprintf@plt>
  429720:	ldr	x0, [x20]
  429724:	add	x4, sp, #0x38
  429728:	ldr	x3, [x20, #32]
  42972c:	mov	x2, x21
  429730:	adrp	x1, 448000 <warn@@Base+0x11468>
  429734:	add	x1, x1, #0x170
  429738:	bl	403880 <fprintf@plt>
  42973c:	mov	w0, #0x1                   	// #1
  429740:	ldp	x19, x20, [sp, #16]
  429744:	ldp	x21, x22, [sp, #32]
  429748:	ldp	x29, x30, [sp], #80
  42974c:	ret
  429750:	stp	x29, x30, [sp, #-96]!
  429754:	mov	x29, sp
  429758:	stp	x19, x20, [sp, #16]
  42975c:	mov	x20, x0
  429760:	add	x0, x0, #0x10
  429764:	stp	x21, x22, [sp, #32]
  429768:	mov	x22, x1
  42976c:	str	x23, [sp, #48]
  429770:	mov	x23, x2
  429774:	bl	425c80 <ferror@plt+0x223e0>
  429778:	cbz	x0, 429800 <ferror@plt+0x25f60>
  42977c:	mov	x21, x0
  429780:	ldr	w0, [x20, #8]
  429784:	cbz	w0, 4297ac <ferror@plt+0x25f0c>
  429788:	mov	w19, #0x0                   	// #0
  42978c:	nop
  429790:	ldr	x1, [x20]
  429794:	mov	w0, #0x20                  	// #32
  429798:	add	w19, w19, #0x1
  42979c:	bl	4030b0 <putc@plt>
  4297a0:	ldr	w3, [x20, #8]
  4297a4:	cmp	w19, w3
  4297a8:	b.cc	429790 <ferror@plt+0x25ef0>  // b.lo, b.ul, b.last
  4297ac:	mov	x2, x23
  4297b0:	add	x0, sp, #0x48
  4297b4:	adrp	x1, 43e000 <warn@@Base+0x7468>
  4297b8:	add	x1, x1, #0xf98
  4297bc:	bl	4030a0 <sprintf@plt>
  4297c0:	ldr	x0, [x20]
  4297c4:	add	x5, sp, #0x48
  4297c8:	ldr	x3, [x20, #32]
  4297cc:	mov	x2, x22
  4297d0:	mov	x4, x21
  4297d4:	adrp	x1, 448000 <warn@@Base+0x11468>
  4297d8:	add	x1, x1, #0x1a0
  4297dc:	bl	403880 <fprintf@plt>
  4297e0:	mov	x0, x21
  4297e4:	bl	403510 <free@plt>
  4297e8:	mov	w0, #0x1                   	// #1
  4297ec:	ldp	x19, x20, [sp, #16]
  4297f0:	ldp	x21, x22, [sp, #32]
  4297f4:	ldr	x23, [sp, #48]
  4297f8:	ldp	x29, x30, [sp], #96
  4297fc:	ret
  429800:	mov	w0, #0x0                   	// #0
  429804:	ldp	x19, x20, [sp, #16]
  429808:	ldp	x21, x22, [sp, #32]
  42980c:	ldr	x23, [sp, #48]
  429810:	ldp	x29, x30, [sp], #96
  429814:	ret
  429818:	stp	x29, x30, [sp, #-96]!
  42981c:	mov	x29, sp
  429820:	stp	x21, x22, [sp, #32]
  429824:	mov	x21, x1
  429828:	ldr	x1, [x0, #16]
  42982c:	stp	x19, x20, [sp, #16]
  429830:	cbz	x1, 429900 <ferror@plt+0x26060>
  429834:	adrp	x1, 442000 <warn@@Base+0xb468>
  429838:	mov	x19, x0
  42983c:	mov	x20, x2
  429840:	add	x1, x1, #0x270
  429844:	bl	426560 <ferror@plt+0x22cc0>
  429848:	cbnz	w0, 42985c <ferror@plt+0x25fbc>
  42984c:	ldp	x19, x20, [sp, #16]
  429850:	ldp	x21, x22, [sp, #32]
  429854:	ldp	x29, x30, [sp], #96
  429858:	ret
  42985c:	adrp	x22, 43e000 <warn@@Base+0x7468>
  429860:	add	x22, x22, #0xf98
  429864:	mov	x2, x21
  429868:	mov	x1, x22
  42986c:	add	x0, sp, #0x30
  429870:	bl	4030a0 <sprintf@plt>
  429874:	mov	x2, x20
  429878:	mov	x1, x22
  42987c:	add	x19, x19, #0x10
  429880:	add	x0, sp, #0x48
  429884:	bl	4030a0 <sprintf@plt>
  429888:	adrp	x1, 448000 <warn@@Base+0x11468>
  42988c:	mov	x0, x19
  429890:	add	x1, x1, #0x1d0
  429894:	bl	426400 <ferror@plt+0x22b60>
  429898:	cbnz	w0, 4298b0 <ferror@plt+0x26010>
  42989c:	mov	w0, #0x0                   	// #0
  4298a0:	ldp	x19, x20, [sp, #16]
  4298a4:	ldp	x21, x22, [sp, #32]
  4298a8:	ldp	x29, x30, [sp], #96
  4298ac:	ret
  4298b0:	adrp	x1, 448000 <warn@@Base+0x11468>
  4298b4:	mov	x0, x19
  4298b8:	add	x1, x1, #0x1d8
  4298bc:	bl	4264a8 <ferror@plt+0x22c08>
  4298c0:	cbz	w0, 42989c <ferror@plt+0x25ffc>
  4298c4:	add	x1, sp, #0x30
  4298c8:	mov	x0, x19
  4298cc:	bl	4264a8 <ferror@plt+0x22c08>
  4298d0:	cbz	w0, 42989c <ferror@plt+0x25ffc>
  4298d4:	adrp	x1, 440000 <warn@@Base+0x9468>
  4298d8:	mov	x0, x19
  4298dc:	add	x1, x1, #0xb48
  4298e0:	bl	4264a8 <ferror@plt+0x22c08>
  4298e4:	cbz	w0, 42989c <ferror@plt+0x25ffc>
  4298e8:	add	x1, sp, #0x48
  4298ec:	mov	x0, x19
  4298f0:	bl	4264a8 <ferror@plt+0x22c08>
  4298f4:	cmp	w0, #0x0
  4298f8:	cset	w0, ne  // ne = any
  4298fc:	b	42984c <ferror@plt+0x25fac>
  429900:	adrp	x3, 448000 <warn@@Base+0x11468>
  429904:	add	x3, x3, #0x320
  429908:	adrp	x1, 447000 <warn@@Base+0x10468>
  42990c:	adrp	x0, 447000 <warn@@Base+0x10468>
  429910:	add	x3, x3, #0x238
  429914:	add	x1, x1, #0xae8
  429918:	add	x0, x0, #0xb00
  42991c:	mov	w2, #0x329                 	// #809
  429920:	bl	4037c0 <__assert_fail@plt>
  429924:	nop
  429928:	stp	x29, x30, [sp, #-96]!
  42992c:	mov	x29, sp
  429930:	stp	x19, x20, [sp, #16]
  429934:	mov	x20, x3
  429938:	mov	x19, x0
  42993c:	stp	x21, x22, [sp, #32]
  429940:	mov	x22, x2
  429944:	mov	w21, w4
  429948:	bl	426560 <ferror@plt+0x22cc0>
  42994c:	cbnz	w0, 429960 <ferror@plt+0x260c0>
  429950:	ldp	x19, x20, [sp, #16]
  429954:	ldp	x21, x22, [sp, #32]
  429958:	ldp	x29, x30, [sp], #96
  42995c:	ret
  429960:	stp	x23, x24, [sp, #48]
  429964:	add	x23, x19, #0x10
  429968:	adrp	x1, 447000 <warn@@Base+0x10468>
  42996c:	mov	x0, x23
  429970:	add	x1, x1, #0xea0
  429974:	bl	4264a8 <ferror@plt+0x22c08>
  429978:	cbz	w0, 4299c0 <ferror@plt+0x26120>
  42997c:	cbnz	x20, 4299d8 <ferror@plt+0x26138>
  429980:	adrp	x20, 43e000 <warn@@Base+0x7468>
  429984:	add	x24, sp, #0x48
  429988:	add	x20, x20, #0xf78
  42998c:	mov	x2, x22
  429990:	mov	x1, x20
  429994:	mov	x0, x24
  429998:	bl	4030a0 <sprintf@plt>
  42999c:	adrp	x1, 448000 <warn@@Base+0x11468>
  4299a0:	mov	x0, x23
  4299a4:	add	x1, x1, #0x1e0
  4299a8:	bl	4264a8 <ferror@plt+0x22c08>
  4299ac:	cbz	w0, 4299c0 <ferror@plt+0x26120>
  4299b0:	mov	x1, x24
  4299b4:	mov	x0, x23
  4299b8:	bl	4264a8 <ferror@plt+0x22c08>
  4299bc:	cbnz	w0, 429a30 <ferror@plt+0x26190>
  4299c0:	mov	w0, #0x0                   	// #0
  4299c4:	ldp	x19, x20, [sp, #16]
  4299c8:	ldp	x21, x22, [sp, #32]
  4299cc:	ldp	x23, x24, [sp, #48]
  4299d0:	ldp	x29, x30, [sp], #96
  4299d4:	ret
  4299d8:	mov	x2, x20
  4299dc:	add	x24, sp, #0x48
  4299e0:	adrp	x20, 43e000 <warn@@Base+0x7468>
  4299e4:	add	x20, x20, #0xf78
  4299e8:	mov	x1, x20
  4299ec:	mov	x0, x24
  4299f0:	bl	4030a0 <sprintf@plt>
  4299f4:	adrp	x1, 448000 <warn@@Base+0x11468>
  4299f8:	mov	x0, x23
  4299fc:	add	x1, x1, #0x1e8
  429a00:	bl	4264a8 <ferror@plt+0x22c08>
  429a04:	cbz	w0, 4299c0 <ferror@plt+0x26120>
  429a08:	mov	x1, x24
  429a0c:	mov	x0, x23
  429a10:	bl	4264a8 <ferror@plt+0x22c08>
  429a14:	cbz	w0, 4299c0 <ferror@plt+0x26120>
  429a18:	adrp	x1, 43c000 <warn@@Base+0x5468>
  429a1c:	mov	x0, x23
  429a20:	add	x1, x1, #0x4a0
  429a24:	bl	4264a8 <ferror@plt+0x22c08>
  429a28:	cbnz	w0, 42998c <ferror@plt+0x260ec>
  429a2c:	b	4299c0 <ferror@plt+0x26120>
  429a30:	adrp	x1, 447000 <warn@@Base+0x10468>
  429a34:	mov	x0, x23
  429a38:	add	x1, x1, #0xea8
  429a3c:	bl	4264a8 <ferror@plt+0x22c08>
  429a40:	cbz	w0, 4299c0 <ferror@plt+0x26120>
  429a44:	ldr	w0, [x19, #8]
  429a48:	cbz	w0, 429a80 <ferror@plt+0x261e0>
  429a4c:	adrp	x22, 43b000 <warn@@Base+0x4468>
  429a50:	mov	w20, #0x0                   	// #0
  429a54:	add	x22, x22, #0xf90
  429a58:	b	429a68 <ferror@plt+0x261c8>
  429a5c:	ldr	w0, [x19, #8]
  429a60:	cmp	w20, w0
  429a64:	b.cs	429a80 <ferror@plt+0x261e0>  // b.hs, b.nlast
  429a68:	add	w20, w20, #0x1
  429a6c:	mov	x1, x22
  429a70:	mov	x0, x23
  429a74:	bl	4264a8 <ferror@plt+0x22c08>
  429a78:	cbnz	w0, 429a5c <ferror@plt+0x261bc>
  429a7c:	b	4299c0 <ferror@plt+0x26120>
  429a80:	mov	x0, x23
  429a84:	bl	425c80 <ferror@plt+0x223e0>
  429a88:	mov	x20, x0
  429a8c:	cbz	x0, 4299c0 <ferror@plt+0x26120>
  429a90:	mov	w1, w21
  429a94:	mov	x0, x19
  429a98:	bl	426e20 <ferror@plt+0x23580>
  429a9c:	cbz	w0, 4299c0 <ferror@plt+0x26120>
  429aa0:	mov	x0, x23
  429aa4:	mov	x1, x20
  429aa8:	bl	4264a8 <ferror@plt+0x22c08>
  429aac:	ldp	x23, x24, [sp, #48]
  429ab0:	b	429950 <ferror@plt+0x260b0>
  429ab4:	nop
  429ab8:	stp	x29, x30, [sp, #-96]!
  429abc:	mov	x29, sp
  429ac0:	stp	x19, x20, [sp, #16]
  429ac4:	mov	x20, x1
  429ac8:	str	x0, [sp, #32]
  429acc:	str	wzr, [sp, #40]
  429ad0:	str	xzr, [sp, #48]
  429ad4:	str	wzr, [sp, #56]
  429ad8:	stp	xzr, x2, [sp, #64]
  429adc:	stp	x3, x4, [sp, #80]
  429ae0:	cbnz	w5, 429b08 <ferror@plt+0x26268>
  429ae4:	adrp	x1, 448000 <warn@@Base+0x11468>
  429ae8:	add	x1, x1, #0x320
  429aec:	add	x2, sp, #0x20
  429af0:	mov	x0, x20
  429af4:	add	x1, x1, #0x3a8
  429af8:	bl	42db30 <ferror@plt+0x2a290>
  429afc:	ldp	x19, x20, [sp, #16]
  429b00:	ldp	x29, x30, [sp], #96
  429b04:	ret
  429b08:	mov	x19, x0
  429b0c:	mov	x2, #0x26                  	// #38
  429b10:	mov	x3, x19
  429b14:	mov	x1, #0x1                   	// #1
  429b18:	adrp	x0, 448000 <warn@@Base+0x11468>
  429b1c:	add	x0, x0, #0x1f8
  429b20:	bl	4035b0 <fwrite@plt>
  429b24:	mov	x3, x19
  429b28:	mov	x2, #0x2b                  	// #43
  429b2c:	mov	x1, #0x1                   	// #1
  429b30:	adrp	x0, 448000 <warn@@Base+0x11468>
  429b34:	add	x0, x0, #0x220
  429b38:	bl	4035b0 <fwrite@plt>
  429b3c:	mov	x3, x19
  429b40:	mov	x2, #0x48                  	// #72
  429b44:	mov	x1, #0x1                   	// #1
  429b48:	adrp	x0, 448000 <warn@@Base+0x11468>
  429b4c:	add	x0, x0, #0x250
  429b50:	bl	4035b0 <fwrite@plt>
  429b54:	mov	x3, x19
  429b58:	mov	x2, #0x2f                  	// #47
  429b5c:	mov	x1, #0x1                   	// #1
  429b60:	adrp	x0, 448000 <warn@@Base+0x11468>
  429b64:	add	x0, x0, #0x2a0
  429b68:	bl	4035b0 <fwrite@plt>
  429b6c:	adrp	x1, 448000 <warn@@Base+0x11468>
  429b70:	add	x1, x1, #0x320
  429b74:	add	x2, sp, #0x20
  429b78:	mov	x0, x20
  429b7c:	add	x1, x1, #0x248
  429b80:	bl	42db30 <ferror@plt+0x2a290>
  429b84:	ldp	x19, x20, [sp, #16]
  429b88:	ldp	x29, x30, [sp], #96
  429b8c:	ret
  429b90:	stp	x29, x30, [sp, #-48]!
  429b94:	mov	x29, sp
  429b98:	str	x21, [sp, #32]
  429b9c:	adrp	x21, 46a000 <_bfd_std_section+0x3120>
  429ba0:	add	x21, x21, #0xb0
  429ba4:	stp	x19, x20, [sp, #16]
  429ba8:	add	x19, x21, #0x10
  429bac:	add	x20, x21, #0x190
  429bb0:	ldr	x0, [x19]
  429bb4:	cbz	x0, 429bc0 <ferror@plt+0x26320>
  429bb8:	bl	403510 <free@plt>
  429bbc:	str	xzr, [x19]
  429bc0:	add	x19, x19, #0x18
  429bc4:	cmp	x19, x20
  429bc8:	b.ne	429bb0 <ferror@plt+0x26310>  // b.any
  429bcc:	str	wzr, [x21, #384]
  429bd0:	ldp	x19, x20, [sp, #16]
  429bd4:	ldr	x21, [sp, #32]
  429bd8:	ldp	x29, x30, [sp], #48
  429bdc:	ret
  429be0:	stp	x29, x30, [sp, #-64]!
  429be4:	mov	x29, sp
  429be8:	stp	x19, x20, [sp, #16]
  429bec:	adrp	x20, 46a000 <_bfd_std_section+0x3120>
  429bf0:	add	x20, x20, #0xb0
  429bf4:	stp	x23, x24, [sp, #48]
  429bf8:	mov	w24, w0
  429bfc:	mov	w23, w1
  429c00:	ldrsw	x19, [x20, #384]
  429c04:	stp	x21, x22, [sp, #32]
  429c08:	mov	x22, x2
  429c0c:	mov	x21, x3
  429c10:	add	x0, x19, x19, lsl #1
  429c14:	add	x0, x20, x0, lsl #3
  429c18:	ldr	x0, [x0, #16]
  429c1c:	cbz	x0, 429c24 <ferror@plt+0x26384>
  429c20:	bl	403510 <free@plt>
  429c24:	add	x19, x19, x19, lsl #1
  429c28:	mov	x0, x21
  429c2c:	lsl	x19, x19, #3
  429c30:	add	x21, x20, x19
  429c34:	str	w24, [x20, x19]
  429c38:	str	w23, [x21, #4]
  429c3c:	str	x22, [x21, #8]
  429c40:	bl	4032d0 <xstrdup@plt>
  429c44:	ldr	w1, [x20, #384]
  429c48:	ldp	x23, x24, [sp, #48]
  429c4c:	str	x0, [x21, #16]
  429c50:	add	w0, w1, #0x1
  429c54:	negs	w1, w0
  429c58:	and	w0, w0, #0xf
  429c5c:	and	w1, w1, #0xf
  429c60:	csneg	w0, w0, w1, mi  // mi = first
  429c64:	str	w0, [x20, #384]
  429c68:	ldp	x19, x20, [sp, #16]
  429c6c:	ldp	x21, x22, [sp, #32]
  429c70:	ldp	x29, x30, [sp], #64
  429c74:	ret
  429c78:	stp	x29, x30, [sp, #-96]!
  429c7c:	mov	w2, #0x5                   	// #5
  429c80:	adrp	x1, 448000 <warn@@Base+0x11468>
  429c84:	mov	x29, sp
  429c88:	stp	x21, x22, [sp, #32]
  429c8c:	adrp	x21, 466000 <_sch_istable+0x1478>
  429c90:	add	x1, x1, #0x828
  429c94:	stp	x19, x20, [sp, #16]
  429c98:	mov	x0, #0x0                   	// #0
  429c9c:	adrp	x20, 46a000 <_bfd_std_section+0x3120>
  429ca0:	ldr	x19, [x21, #3776]
  429ca4:	stp	x23, x24, [sp, #48]
  429ca8:	add	x20, x20, #0xb0
  429cac:	stp	x25, x26, [sp, #64]
  429cb0:	adrp	x24, 448000 <warn@@Base+0x11468>
  429cb4:	adrp	x23, 448000 <warn@@Base+0x11468>
  429cb8:	str	x27, [sp, #80]
  429cbc:	bl	403700 <dcgettext@plt>
  429cc0:	mov	x1, x0
  429cc4:	mov	x0, x19
  429cc8:	bl	403880 <fprintf@plt>
  429ccc:	add	x24, x24, #0x870
  429cd0:	ldr	x3, [x21, #3776]
  429cd4:	adrp	x0, 448000 <warn@@Base+0x11468>
  429cd8:	mov	x2, #0x1e                  	// #30
  429cdc:	add	x0, x0, #0x850
  429ce0:	mov	x1, #0x1                   	// #1
  429ce4:	add	x23, x23, #0x878
  429ce8:	bl	4035b0 <fwrite@plt>
  429cec:	mov	w22, #0x18                  	// #24
  429cf0:	ldr	w19, [x20, #384]
  429cf4:	b	429d5c <ferror@plt+0x264bc>
  429cf8:	ldr	x0, [x21, #3776]
  429cfc:	adrp	x1, 43c000 <warn@@Base+0x5468>
  429d00:	add	x1, x1, #0x430
  429d04:	bl	403880 <fprintf@plt>
  429d08:	ldr	w2, [x26, #4]
  429d0c:	mov	x1, x24
  429d10:	ldr	x0, [x27]
  429d14:	bl	403880 <fprintf@plt>
  429d18:	ldr	x0, [x27]
  429d1c:	mov	x1, x23
  429d20:	ldr	x2, [x26, #8]
  429d24:	bl	403880 <fprintf@plt>
  429d28:	ldr	w0, [x20, x25]
  429d2c:	cbnz	w0, 429da8 <ferror@plt+0x26508>
  429d30:	ldr	x1, [x27]
  429d34:	mov	w0, #0xa                   	// #10
  429d38:	bl	4030c0 <fputc@plt>
  429d3c:	add	w19, w19, #0x1
  429d40:	ldr	w1, [x20, #384]
  429d44:	negs	w0, w19
  429d48:	and	w19, w19, #0xf
  429d4c:	and	w0, w0, #0xf
  429d50:	csneg	w19, w19, w0, mi  // mi = first
  429d54:	cmp	w1, w19
  429d58:	b.eq	429dd4 <ferror@plt+0x26534>  // b.none
  429d5c:	smull	x25, w19, w22
  429d60:	add	x26, x20, x25
  429d64:	ldr	x0, [x26, #16]
  429d68:	cbz	x0, 429d3c <ferror@plt+0x2649c>
  429d6c:	ldr	w0, [x20, x25]
  429d70:	add	x27, x21, #0xec0
  429d74:	bl	403040 <bfd_get_stab_name@plt>
  429d78:	mov	x2, x0
  429d7c:	cbnz	x0, 429cf8 <ferror@plt+0x26458>
  429d80:	ldr	w2, [x20, x25]
  429d84:	adrp	x0, 43c000 <warn@@Base+0x5468>
  429d88:	ldr	x3, [x21, #3776]
  429d8c:	add	x27, x21, #0xec0
  429d90:	add	x0, x0, #0x450
  429d94:	cbnz	w2, 429dc0 <ferror@plt+0x26520>
  429d98:	mov	x2, #0x6                   	// #6
  429d9c:	mov	x1, #0x1                   	// #1
  429da0:	bl	4035b0 <fwrite@plt>
  429da4:	b	429d08 <ferror@plt+0x26468>
  429da8:	ldr	x0, [x27]
  429dac:	adrp	x1, 43c000 <warn@@Base+0x5468>
  429db0:	ldr	x2, [x26, #16]
  429db4:	add	x1, x1, #0x3c8
  429db8:	bl	403880 <fprintf@plt>
  429dbc:	b	429d30 <ferror@plt+0x26490>
  429dc0:	mov	x0, x3
  429dc4:	adrp	x1, 43c000 <warn@@Base+0x5468>
  429dc8:	add	x1, x1, #0x458
  429dcc:	bl	403880 <fprintf@plt>
  429dd0:	b	429d08 <ferror@plt+0x26468>
  429dd4:	ldp	x19, x20, [sp, #16]
  429dd8:	ldp	x21, x22, [sp, #32]
  429ddc:	ldp	x23, x24, [sp, #48]
  429de0:	ldp	x25, x26, [sp, #64]
  429de4:	ldr	x27, [sp, #80]
  429de8:	ldp	x29, x30, [sp], #96
  429dec:	ret
  429df0:	stp	x29, x30, [sp, #-272]!
  429df4:	mov	x29, sp
  429df8:	stp	x19, x20, [sp, #16]
  429dfc:	mov	x19, x0
  429e00:	stp	x27, x28, [sp, #80]
  429e04:	str	x2, [sp, #168]
  429e08:	str	x1, [sp, #192]
  429e0c:	str	w3, [sp, #212]
  429e10:	bl	42c108 <ferror@plt+0x28868>
  429e14:	cbz	x0, 429efc <ferror@plt+0x2665c>
  429e18:	mov	x28, x0
  429e1c:	adrp	x0, 448000 <warn@@Base+0x11468>
  429e20:	stp	x23, x24, [sp, #48]
  429e24:	add	x24, x0, #0x920
  429e28:	add	x0, x24, #0x30
  429e2c:	adrp	x1, 43c000 <warn@@Base+0x5468>
  429e30:	stp	x25, x26, [sp, #64]
  429e34:	add	x25, x1, #0x678
  429e38:	stp	x21, x22, [sp, #32]
  429e3c:	mov	w21, #0x0                   	// #0
  429e40:	str	xzr, [sp, #96]
  429e44:	str	x28, [sp, #136]
  429e48:	str	x0, [sp, #160]
  429e4c:	adrp	x0, 448000 <warn@@Base+0x11468>
  429e50:	add	x0, x0, #0x8d0
  429e54:	str	x0, [sp, #200]
  429e58:	mov	x1, x25
  429e5c:	mov	x0, x19
  429e60:	bl	4032e0 <bfd_get_section_by_name@plt>
  429e64:	mov	x22, x0
  429e68:	ldr	x20, [x24, #8]
  429e6c:	mov	x0, x19
  429e70:	mov	x1, x20
  429e74:	bl	4032e0 <bfd_get_section_by_name@plt>
  429e78:	cmp	x22, #0x0
  429e7c:	mov	x23, x0
  429e80:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  429e84:	b.ne	429f14 <ferror@plt+0x26674>  // b.any
  429e88:	ldr	x0, [sp, #160]
  429e8c:	add	x24, x24, #0x10
  429e90:	cmp	x0, x24
  429e94:	b.eq	429ea0 <ferror@plt+0x26600>  // b.none
  429e98:	ldr	x25, [x24]
  429e9c:	b	429e58 <ferror@plt+0x265b8>
  429ea0:	ldr	x0, [sp, #96]
  429ea4:	ldr	x28, [sp, #136]
  429ea8:	cbz	x0, 429ebc <ferror@plt+0x2661c>
  429eac:	ldr	x1, [sp, #96]
  429eb0:	mov	x0, x28
  429eb4:	bl	433320 <ferror@plt+0x2fa80>
  429eb8:	cbz	w0, 429ef0 <ferror@plt+0x26650>
  429ebc:	ldr	x0, [x19, #8]
  429ec0:	ldr	w1, [x0, #8]
  429ec4:	cmp	w1, #0x1
  429ec8:	b.eq	42a280 <ferror@plt+0x269e0>  // b.none
  429ecc:	cbnz	w21, 42a260 <ferror@plt+0x269c0>
  429ed0:	ldr	x0, [x19, #8]
  429ed4:	ldr	x1, [sp, #168]
  429ed8:	ldr	w0, [x0, #8]
  429edc:	cmp	x1, #0x0
  429ee0:	ccmp	w0, #0x2, #0x0, gt
  429ee4:	b.eq	42a434 <ferror@plt+0x26b94>  // b.none
  429ee8:	ldr	w0, [sp, #212]
  429eec:	cbz	w0, 42a404 <ferror@plt+0x26b64>
  429ef0:	ldp	x21, x22, [sp, #32]
  429ef4:	ldp	x23, x24, [sp, #48]
  429ef8:	ldp	x25, x26, [sp, #64]
  429efc:	mov	x28, #0x0                   	// #0
  429f00:	mov	x0, x28
  429f04:	ldp	x19, x20, [sp, #16]
  429f08:	ldp	x27, x28, [sp, #80]
  429f0c:	ldp	x29, x30, [sp], #272
  429f10:	ret
  429f14:	ldr	x21, [x22, #56]
  429f18:	mov	x0, x21
  429f1c:	bl	4032a0 <xmalloc@plt>
  429f20:	mov	x1, x22
  429f24:	mov	x26, x0
  429f28:	mov	x2, x0
  429f2c:	mov	x4, x21
  429f30:	mov	x0, x19
  429f34:	mov	x3, #0x0                   	// #0
  429f38:	bl	403190 <bfd_get_section_contents@plt>
  429f3c:	cbz	w0, 42a478 <ferror@plt+0x26bd8>
  429f40:	ldr	x28, [x23, #56]
  429f44:	add	x0, x28, #0x1
  429f48:	bl	4032a0 <xmalloc@plt>
  429f4c:	mov	x1, x23
  429f50:	mov	x2, x0
  429f54:	mov	x4, x28
  429f58:	mov	x3, #0x0                   	// #0
  429f5c:	str	x0, [sp, #112]
  429f60:	mov	x0, x19
  429f64:	bl	403190 <bfd_get_section_contents@plt>
  429f68:	cbz	w0, 42a4b4 <ferror@plt+0x26c14>
  429f6c:	ldr	x0, [sp, #112]
  429f70:	strb	wzr, [x0, x28]
  429f74:	ldr	x0, [sp, #96]
  429f78:	cbz	x0, 42a228 <ferror@plt+0x26988>
  429f7c:	sub	x0, x21, #0xc
  429f80:	add	x1, x26, x21
  429f84:	adds	x0, x26, x0
  429f88:	str	xzr, [sp, #104]
  429f8c:	str	xzr, [sp, #128]
  429f90:	mov	x20, x26
  429f94:	stp	x0, x1, [sp, #176]
  429f98:	b.cs	42a1bc <ferror@plt+0x2691c>  // b.hs, b.nlast
  429f9c:	str	x26, [sp, #120]
  429fa0:	str	x28, [sp, #144]
  429fa4:	str	x24, [sp, #216]
  429fa8:	b	429fcc <ferror@plt+0x2672c>
  429fac:	ldr	x0, [sp, #128]
  429fb0:	str	x0, [sp, #104]
  429fb4:	add	x0, x21, x0
  429fb8:	str	x0, [sp, #128]
  429fbc:	ldr	x0, [sp, #176]
  429fc0:	add	x20, x20, #0xc
  429fc4:	cmp	x20, x0
  429fc8:	b.hi	42a1b4 <ferror@plt+0x26914>  // b.pmore
  429fcc:	ldr	x1, [x19, #8]
  429fd0:	mov	x0, x20
  429fd4:	ldr	x1, [x1, #56]
  429fd8:	blr	x1
  429fdc:	ldrb	w22, [x20, #4]
  429fe0:	ldr	x1, [x19, #8]
  429fe4:	mov	x27, x0
  429fe8:	add	x0, x20, #0x6
  429fec:	ldr	x1, [x1, #80]
  429ff0:	blr	x1
  429ff4:	str	x0, [sp, #152]
  429ff8:	ldr	x1, [x19, #8]
  429ffc:	add	x0, x20, #0x8
  42a000:	ldr	x1, [x1, #56]
  42a004:	blr	x1
  42a008:	mov	x21, x0
  42a00c:	cbz	w22, 429fac <ferror@plt+0x2670c>
  42a010:	ldr	x0, [sp, #104]
  42a014:	mov	x24, #0x0                   	// #0
  42a018:	add	x5, x0, w27, uxtw
  42a01c:	ldr	x0, [sp, #144]
  42a020:	cmp	x0, x5
  42a024:	ldr	x0, [sp, #112]
  42a028:	add	x26, x0, x5
  42a02c:	b.hi	42a0a4 <ferror@plt+0x26804>  // b.pmore
  42a030:	b	42a148 <ferror@plt+0x268a8>
  42a034:	ldrb	w28, [x26, x2]
  42a038:	add	x27, x26, x2
  42a03c:	cmp	w28, #0x5c
  42a040:	b.ne	42a0c0 <ferror@plt+0x26820>  // b.any
  42a044:	ldr	x1, [sp, #184]
  42a048:	cmp	x23, x1
  42a04c:	b.cs	42a0c0 <ferror@plt+0x26820>  // b.hs, b.nlast
  42a050:	ldr	x1, [x19, #8]
  42a054:	strb	wzr, [x27]
  42a058:	mov	x20, x23
  42a05c:	ldr	x1, [x1, #56]
  42a060:	blr	x1
  42a064:	mov	x3, x0
  42a068:	ldr	w1, [sp, #104]
  42a06c:	mov	x0, x26
  42a070:	ldr	x4, [sp, #144]
  42a074:	add	w3, w3, w1
  42a078:	ldr	x1, [sp, #112]
  42a07c:	cmp	x4, x3
  42a080:	mov	x2, #0x0                   	// #0
  42a084:	add	x1, x1, x3
  42a088:	b.ls	42a1d0 <ferror@plt+0x26930>  // b.plast
  42a08c:	bl	403210 <concat@plt>
  42a090:	strb	w28, [x27]
  42a094:	mov	x26, x0
  42a098:	mov	x0, x24
  42a09c:	mov	x24, x26
  42a0a0:	bl	403510 <free@plt>
  42a0a4:	mov	x0, x26
  42a0a8:	add	x23, x20, #0xc
  42a0ac:	bl	402fd0 <strlen@plt>
  42a0b0:	mov	x1, x0
  42a0b4:	sub	x2, x1, #0x1
  42a0b8:	mov	x0, x23
  42a0bc:	cbnz	x1, 42a034 <ferror@plt+0x26794>
  42a0c0:	ldr	x23, [sp, #152]
  42a0c4:	mov	x3, x26
  42a0c8:	mov	x2, x21
  42a0cc:	mov	w0, w22
  42a0d0:	mov	w1, w23
  42a0d4:	bl	429be0 <ferror@plt+0x26340>
  42a0d8:	ldr	x1, [sp, #96]
  42a0dc:	mov	x5, x26
  42a0e0:	ldr	x0, [sp, #136]
  42a0e4:	mov	x4, x21
  42a0e8:	mov	w3, w23
  42a0ec:	mov	w2, w22
  42a0f0:	bl	4333d0 <ferror@plt+0x2fb30>
  42a0f4:	cbnz	w0, 429fbc <ferror@plt+0x2671c>
  42a0f8:	ldr	x26, [sp, #120]
  42a0fc:	bl	429c78 <ferror@plt+0x263d8>
  42a100:	bl	429b90 <ferror@plt+0x262f0>
  42a104:	mov	x28, #0x0                   	// #0
  42a108:	mov	x0, x24
  42a10c:	bl	403510 <free@plt>
  42a110:	ldr	x0, [sp, #96]
  42a114:	bl	403510 <free@plt>
  42a118:	mov	x0, x26
  42a11c:	bl	403510 <free@plt>
  42a120:	ldr	x0, [sp, #112]
  42a124:	bl	403510 <free@plt>
  42a128:	mov	x0, x28
  42a12c:	ldp	x19, x20, [sp, #16]
  42a130:	ldp	x21, x22, [sp, #32]
  42a134:	ldp	x23, x24, [sp, #48]
  42a138:	ldp	x25, x26, [sp, #64]
  42a13c:	ldp	x27, x28, [sp, #80]
  42a140:	ldp	x29, x30, [sp], #272
  42a144:	ret
  42a148:	adrp	x0, 466000 <_sch_istable+0x1478>
  42a14c:	mov	w2, #0x5                   	// #5
  42a150:	adrp	x1, 448000 <warn@@Base+0x11468>
  42a154:	add	x1, x1, #0x890
  42a158:	ldr	x21, [x0, #3776]
  42a15c:	mov	x0, #0x0                   	// #0
  42a160:	bl	403700 <dcgettext@plt>
  42a164:	mov	x1, x0
  42a168:	ldr	x0, [sp, #120]
  42a16c:	mov	x3, #0xaaab                	// #43691
  42a170:	movk	x3, #0xaaaa, lsl #16
  42a174:	mov	w6, w22
  42a178:	sub	x7, x20, x0
  42a17c:	movk	x3, #0xaaaa, lsl #32
  42a180:	movk	x3, #0x2aaa, lsl #48
  42a184:	mov	w5, w27
  42a188:	ldr	x2, [x19]
  42a18c:	smulh	x4, x7, x3
  42a190:	mov	x0, x21
  42a194:	mov	x3, x25
  42a198:	add	x20, x20, #0xc
  42a19c:	asr	x4, x4, #1
  42a1a0:	sub	x4, x4, x7, asr #63
  42a1a4:	bl	403880 <fprintf@plt>
  42a1a8:	ldr	x0, [sp, #176]
  42a1ac:	cmp	x20, x0
  42a1b0:	b.ls	429fcc <ferror@plt+0x2672c>  // b.plast
  42a1b4:	ldr	x26, [sp, #120]
  42a1b8:	ldr	x24, [sp, #216]
  42a1bc:	bl	429b90 <ferror@plt+0x262f0>
  42a1c0:	mov	x0, x26
  42a1c4:	mov	w21, #0x1                   	// #1
  42a1c8:	bl	403510 <free@plt>
  42a1cc:	b	429e88 <ferror@plt+0x265e8>
  42a1d0:	ldr	x1, [sp, #200]
  42a1d4:	adrp	x4, 466000 <_sch_istable+0x1478>
  42a1d8:	mov	w2, #0x5                   	// #5
  42a1dc:	mov	x0, #0x0                   	// #0
  42a1e0:	ldr	x20, [x4, #3776]
  42a1e4:	bl	403700 <dcgettext@plt>
  42a1e8:	mov	x1, x0
  42a1ec:	mov	x3, #0xaaab                	// #43691
  42a1f0:	ldr	x0, [sp, #120]
  42a1f4:	movk	x3, #0xaaaa, lsl #16
  42a1f8:	movk	x3, #0xaaaa, lsl #32
  42a1fc:	sub	x4, x23, x0
  42a200:	movk	x3, #0x2aaa, lsl #48
  42a204:	ldr	x2, [x19]
  42a208:	mov	x0, x20
  42a20c:	smulh	x6, x4, x3
  42a210:	mov	x20, x23
  42a214:	mov	x3, x25
  42a218:	asr	x6, x6, #1
  42a21c:	sub	x4, x6, x4, asr #63
  42a220:	bl	403880 <fprintf@plt>
  42a224:	b	42a0c0 <ferror@plt+0x26820>
  42a228:	ldr	x0, [sp, #136]
  42a22c:	mov	x1, x19
  42a230:	ldr	x4, [sp, #168]
  42a234:	mov	w2, #0x1                   	// #1
  42a238:	ldr	x3, [sp, #192]
  42a23c:	bl	433298 <ferror@plt+0x2f9f8>
  42a240:	str	x0, [sp, #96]
  42a244:	cbnz	x0, 429f7c <ferror@plt+0x266dc>
  42a248:	ldr	x0, [sp, #112]
  42a24c:	mov	x28, #0x0                   	// #0
  42a250:	bl	403510 <free@plt>
  42a254:	mov	x0, x26
  42a258:	bl	403510 <free@plt>
  42a25c:	nop
  42a260:	ldp	x21, x22, [sp, #32]
  42a264:	ldp	x23, x24, [sp, #48]
  42a268:	ldp	x25, x26, [sp, #64]
  42a26c:	mov	x0, x28
  42a270:	ldp	x19, x20, [sp, #16]
  42a274:	ldp	x27, x28, [sp, #80]
  42a278:	ldp	x29, x30, [sp], #272
  42a27c:	ret
  42a280:	ldr	x26, [sp, #168]
  42a284:	ldr	x1, [sp, #192]
  42a288:	add	x24, x1, x26, lsl #3
  42a28c:	cmp	x1, x24
  42a290:	b.cs	42a4f8 <ferror@plt+0x26c58>  // b.hs, b.nlast
  42a294:	mov	x22, x1
  42a298:	mov	x23, #0x0                   	// #0
  42a29c:	b	42a2b0 <ferror@plt+0x26a10>
  42a2a0:	add	x22, x22, #0x8
  42a2a4:	cmp	x24, x22
  42a2a8:	b.ls	42a3e4 <ferror@plt+0x26b44>  // b.plast
  42a2ac:	ldr	x0, [x19, #8]
  42a2b0:	add	x2, sp, #0xe8
  42a2b4:	ldr	x1, [x22]
  42a2b8:	ldr	x3, [x0, #528]
  42a2bc:	mov	x0, x19
  42a2c0:	blr	x3
  42a2c4:	ldrb	w0, [sp, #240]
  42a2c8:	cmp	w0, #0x2d
  42a2cc:	b.ne	42a2a0 <ferror@plt+0x26a00>  // b.any
  42a2d0:	cbz	x23, 42a3ac <ferror@plt+0x26b0c>
  42a2d4:	ldr	x20, [sp, #248]
  42a2d8:	cbz	x20, 42a3d0 <ferror@plt+0x26b30>
  42a2dc:	ldrb	w0, [x20]
  42a2e0:	cbz	w0, 42a3d0 <ferror@plt+0x26b30>
  42a2e4:	mov	x25, #0x0                   	// #0
  42a2e8:	b	42a344 <ferror@plt+0x26aa4>
  42a2ec:	cmp	x24, x21
  42a2f0:	b.ls	42a368 <ferror@plt+0x26ac8>  // b.plast
  42a2f4:	bl	4032d0 <xstrdup@plt>
  42a2f8:	mov	x27, x0
  42a2fc:	bl	402fd0 <strlen@plt>
  42a300:	add	x1, x27, x0
  42a304:	ldr	x4, [x22, #8]
  42a308:	mov	x2, #0x0                   	// #0
  42a30c:	sturb	wzr, [x1, #-1]
  42a310:	mov	x0, x27
  42a314:	mov	x22, x21
  42a318:	ldr	x1, [x4, #8]
  42a31c:	bl	403210 <concat@plt>
  42a320:	mov	x20, x0
  42a324:	mov	x0, x27
  42a328:	bl	403510 <free@plt>
  42a32c:	cbz	x25, 42a338 <ferror@plt+0x26a98>
  42a330:	mov	x0, x25
  42a334:	bl	403510 <free@plt>
  42a338:	ldrb	w0, [x20]
  42a33c:	mov	x25, x20
  42a340:	cbz	w0, 42a3a4 <ferror@plt+0x26b04>
  42a344:	mov	x0, x20
  42a348:	bl	402fd0 <strlen@plt>
  42a34c:	mov	x1, x0
  42a350:	add	x21, x22, #0x8
  42a354:	add	x1, x20, x1
  42a358:	mov	x0, x20
  42a35c:	ldurb	w1, [x1, #-1]
  42a360:	cmp	w1, #0x5c
  42a364:	b.eq	42a2ec <ferror@plt+0x26a4c>  // b.none
  42a368:	ldrsh	w1, [sp, #258]
  42a36c:	mov	x3, x20
  42a370:	ldrb	w0, [sp, #256]
  42a374:	ldr	x2, [sp, #232]
  42a378:	bl	429be0 <ferror@plt+0x26340>
  42a37c:	ldrsh	w3, [sp, #258]
  42a380:	mov	x5, x20
  42a384:	ldrb	w2, [sp, #256]
  42a388:	mov	x1, x23
  42a38c:	ldr	x4, [sp, #232]
  42a390:	mov	x0, x28
  42a394:	bl	4333d0 <ferror@plt+0x2fb30>
  42a398:	cbz	w0, 42a45c <ferror@plt+0x26bbc>
  42a39c:	mov	w21, #0x1                   	// #1
  42a3a0:	b	42a2a0 <ferror@plt+0x26a00>
  42a3a4:	mov	x22, x21
  42a3a8:	b	42a368 <ferror@plt+0x26ac8>
  42a3ac:	ldr	x3, [sp, #192]
  42a3b0:	mov	x4, x26
  42a3b4:	mov	x1, x19
  42a3b8:	mov	x0, x28
  42a3bc:	mov	w2, #0x0                   	// #0
  42a3c0:	bl	433298 <ferror@plt+0x2f9f8>
  42a3c4:	mov	x23, x0
  42a3c8:	cbnz	x0, 42a2d4 <ferror@plt+0x26a34>
  42a3cc:	nop
  42a3d0:	mov	x28, #0x0                   	// #0
  42a3d4:	ldp	x21, x22, [sp, #32]
  42a3d8:	ldp	x23, x24, [sp, #48]
  42a3dc:	ldp	x25, x26, [sp, #64]
  42a3e0:	b	42a26c <ferror@plt+0x269cc>
  42a3e4:	bl	429b90 <ferror@plt+0x262f0>
  42a3e8:	cbz	x23, 429ecc <ferror@plt+0x2662c>
  42a3ec:	mov	x1, x23
  42a3f0:	mov	x0, x28
  42a3f4:	bl	433320 <ferror@plt+0x2fa80>
  42a3f8:	cbz	w0, 429ef0 <ferror@plt+0x26650>
  42a3fc:	cbz	w21, 429ed0 <ferror@plt+0x26630>
  42a400:	b	42a260 <ferror@plt+0x269c0>
  42a404:	mov	w2, #0x5                   	// #5
  42a408:	adrp	x1, 448000 <warn@@Base+0x11468>
  42a40c:	mov	x0, #0x0                   	// #0
  42a410:	add	x1, x1, #0x8f8
  42a414:	bl	403700 <dcgettext@plt>
  42a418:	mov	x28, #0x0                   	// #0
  42a41c:	ldr	x1, [x19]
  42a420:	bl	4357f0 <ferror@plt+0x31f50>
  42a424:	ldp	x21, x22, [sp, #32]
  42a428:	ldp	x23, x24, [sp, #48]
  42a42c:	ldp	x25, x26, [sp, #64]
  42a430:	b	42a26c <ferror@plt+0x269cc>
  42a434:	mov	x2, x1
  42a438:	mov	x0, x19
  42a43c:	ldr	x1, [sp, #192]
  42a440:	mov	x3, x28
  42a444:	bl	434e80 <ferror@plt+0x315e0>
  42a448:	ldp	x21, x22, [sp, #32]
  42a44c:	ldp	x23, x24, [sp, #48]
  42a450:	ldp	x25, x26, [sp, #64]
  42a454:	cbnz	w0, 42a26c <ferror@plt+0x269cc>
  42a458:	b	429efc <ferror@plt+0x2665c>
  42a45c:	bl	429c78 <ferror@plt+0x263d8>
  42a460:	mov	x28, #0x0                   	// #0
  42a464:	bl	429b90 <ferror@plt+0x262f0>
  42a468:	ldp	x21, x22, [sp, #32]
  42a46c:	ldp	x23, x24, [sp, #48]
  42a470:	ldp	x25, x26, [sp, #64]
  42a474:	b	42a26c <ferror@plt+0x269cc>
  42a478:	adrp	x0, 466000 <_sch_istable+0x1478>
  42a47c:	mov	x28, #0x0                   	// #0
  42a480:	ldr	x20, [x19]
  42a484:	ldr	x19, [x0, #3776]
  42a488:	bl	403260 <bfd_get_error@plt>
  42a48c:	bl	4036e0 <bfd_errmsg@plt>
  42a490:	mov	x4, x0
  42a494:	mov	x2, x20
  42a498:	mov	x3, x25
  42a49c:	mov	x0, x19
  42a4a0:	adrp	x1, 448000 <warn@@Base+0x11468>
  42a4a4:	add	x1, x1, #0x880
  42a4a8:	bl	403880 <fprintf@plt>
  42a4ac:	ldr	x0, [sp, #96]
  42a4b0:	b	42a250 <ferror@plt+0x269b0>
  42a4b4:	adrp	x0, 466000 <_sch_istable+0x1478>
  42a4b8:	mov	x28, #0x0                   	// #0
  42a4bc:	ldr	x21, [x19]
  42a4c0:	ldr	x19, [x0, #3776]
  42a4c4:	bl	403260 <bfd_get_error@plt>
  42a4c8:	bl	4036e0 <bfd_errmsg@plt>
  42a4cc:	mov	x4, x0
  42a4d0:	mov	x2, x21
  42a4d4:	mov	x3, x20
  42a4d8:	mov	x0, x19
  42a4dc:	adrp	x1, 448000 <warn@@Base+0x11468>
  42a4e0:	add	x1, x1, #0x880
  42a4e4:	bl	403880 <fprintf@plt>
  42a4e8:	ldr	x0, [sp, #96]
  42a4ec:	bl	403510 <free@plt>
  42a4f0:	ldr	x0, [sp, #112]
  42a4f4:	b	42a250 <ferror@plt+0x269b0>
  42a4f8:	bl	429b90 <ferror@plt+0x262f0>
  42a4fc:	cbz	w21, 429ed0 <ferror@plt+0x26630>
  42a500:	b	42a260 <ferror@plt+0x269c0>
  42a504:	nop
  42a508:	stp	x29, x30, [sp, #-48]!
  42a50c:	mov	x5, x0
  42a510:	mov	x29, sp
  42a514:	ldr	w4, [x1]
  42a518:	stp	x19, x20, [sp, #16]
  42a51c:	mov	x19, x1
  42a520:	cmp	w4, #0x1
  42a524:	b.eq	42a538 <ferror@plt+0x26c98>  // b.none
  42a528:	sub	w1, w4, #0x16
  42a52c:	mov	x0, x19
  42a530:	cmp	w1, #0x1
  42a534:	b.hi	42a5c8 <ferror@plt+0x26d28>  // b.pmore
  42a538:	mov	x3, x2
  42a53c:	nop
  42a540:	cbz	x3, 42a5d4 <ferror@plt+0x26d34>
  42a544:	ldr	x1, [x3, #8]
  42a548:	cmp	x1, x19
  42a54c:	b.eq	42a560 <ferror@plt+0x26cc0>  // b.none
  42a550:	ldr	x1, [x3]
  42a554:	cmp	x1, x3
  42a558:	mov	x3, x1
  42a55c:	b.ne	42a540 <ferror@plt+0x26ca0>  // b.any
  42a560:	adrp	x0, 466000 <_sch_istable+0x1478>
  42a564:	adrp	x1, 448000 <warn@@Base+0x11468>
  42a568:	add	x1, x1, #0x950
  42a56c:	mov	w2, #0x5                   	// #5
  42a570:	ldr	x20, [x0, #3776]
  42a574:	mov	x0, #0x0                   	// #0
  42a578:	bl	403700 <dcgettext@plt>
  42a57c:	mov	x1, x0
  42a580:	b	42a594 <ferror@plt+0x26cf4>
  42a584:	ldr	x2, [x19, #16]
  42a588:	ldr	x3, [x2]
  42a58c:	ldr	x19, [x3]
  42a590:	cbz	x19, 42a608 <ferror@plt+0x26d68>
  42a594:	ldr	w2, [x19]
  42a598:	cmp	w2, #0x1
  42a59c:	b.eq	42a584 <ferror@plt+0x26ce4>  // b.none
  42a5a0:	sub	w3, w2, #0x16
  42a5a4:	mov	x2, #0x0                   	// #0
  42a5a8:	cmp	w3, #0x1
  42a5ac:	b.hi	42a5bc <ferror@plt+0x26d1c>  // b.pmore
  42a5b0:	ldr	x0, [x19, #16]
  42a5b4:	ldr	x0, [x0]
  42a5b8:	ldr	x2, [x0, #8]
  42a5bc:	mov	x0, x20
  42a5c0:	bl	403880 <fprintf@plt>
  42a5c4:	mov	x0, #0x0                   	// #0
  42a5c8:	ldp	x19, x20, [sp, #16]
  42a5cc:	ldp	x29, x30, [sp], #48
  42a5d0:	ret
  42a5d4:	stp	x2, x19, [sp, #32]
  42a5d8:	sub	w4, w4, #0x16
  42a5dc:	cmp	w4, #0x1
  42a5e0:	ldr	x0, [x19, #16]
  42a5e4:	b.ls	42a610 <ferror@plt+0x26d70>  // b.plast
  42a5e8:	ldr	x1, [x0]
  42a5ec:	mov	x0, x19
  42a5f0:	ldr	x1, [x1]
  42a5f4:	cbz	x1, 42a5c8 <ferror@plt+0x26d28>
  42a5f8:	mov	x0, x5
  42a5fc:	add	x2, sp, #0x20
  42a600:	bl	42a508 <ferror@plt+0x26c68>
  42a604:	b	42a5c8 <ferror@plt+0x26d28>
  42a608:	ldr	x2, [x2, #8]
  42a60c:	b	42a5bc <ferror@plt+0x26d1c>
  42a610:	ldr	x1, [x0, #8]
  42a614:	b	42a5f8 <ferror@plt+0x26d58>
  42a618:	stp	x29, x30, [sp, #-64]!
  42a61c:	mov	x29, sp
  42a620:	stp	x21, x22, [sp, #32]
  42a624:	ldr	x22, [x0]
  42a628:	cbz	x22, 42a6c0 <ferror@plt+0x26e20>
  42a62c:	ldr	w5, [x1]
  42a630:	mov	x21, x0
  42a634:	stp	x19, x20, [sp, #16]
  42a638:	mov	x20, x3
  42a63c:	mov	x19, x4
  42a640:	stp	x23, x24, [sp, #48]
  42a644:	cmp	w5, #0x9
  42a648:	mov	x23, x1
  42a64c:	mov	x24, x2
  42a650:	b.ls	42a690 <ferror@plt+0x26df0>  // b.plast
  42a654:	b	42a6a0 <ferror@plt+0x26e00>
  42a658:	ldr	x3, [x5, #96]
  42a65c:	cmp	x3, x19
  42a660:	b.cs	42a6b8 <ferror@plt+0x26e18>  // b.hs, b.nlast
  42a664:	ldr	x0, [x22, #8]
  42a668:	ldr	x4, [x24]
  42a66c:	ldr	x1, [x0, #8]
  42a670:	mov	x0, x20
  42a674:	blr	x4
  42a678:	cbz	w0, 42a6d0 <ferror@plt+0x26e30>
  42a67c:	ldr	w5, [x23]
  42a680:	add	w5, w5, #0x1
  42a684:	str	w5, [x23]
  42a688:	cmp	w5, #0x9
  42a68c:	b.hi	42a6a0 <ferror@plt+0x26e00>  // b.pmore
  42a690:	add	x5, x22, w5, uxtw #3
  42a694:	ldr	x2, [x5, #16]
  42a698:	cmn	x2, #0x1
  42a69c:	b.ne	42a658 <ferror@plt+0x26db8>  // b.any
  42a6a0:	ldr	x22, [x22]
  42a6a4:	str	x22, [x21]
  42a6a8:	str	wzr, [x23]
  42a6ac:	mov	w5, #0x0                   	// #0
  42a6b0:	cbnz	x22, 42a690 <ferror@plt+0x26df0>
  42a6b4:	nop
  42a6b8:	ldp	x19, x20, [sp, #16]
  42a6bc:	ldp	x23, x24, [sp, #48]
  42a6c0:	mov	w0, #0x1                   	// #1
  42a6c4:	ldp	x21, x22, [sp, #32]
  42a6c8:	ldp	x29, x30, [sp], #64
  42a6cc:	ret
  42a6d0:	ldp	x19, x20, [sp, #16]
  42a6d4:	ldp	x21, x22, [sp, #32]
  42a6d8:	ldp	x23, x24, [sp, #48]
  42a6dc:	ldp	x29, x30, [sp], #64
  42a6e0:	ret
  42a6e4:	nop
  42a6e8:	stp	x29, x30, [sp, #-64]!
  42a6ec:	mov	x29, sp
  42a6f0:	stp	x19, x20, [sp, #16]
  42a6f4:	mov	x20, x0
  42a6f8:	mov	x0, #0x28                  	// #40
  42a6fc:	stp	x21, x22, [sp, #32]
  42a700:	mov	w22, w2
  42a704:	mov	w21, w3
  42a708:	str	x23, [sp, #48]
  42a70c:	mov	x23, x1
  42a710:	bl	4032a0 <xmalloc@plt>
  42a714:	stp	xzr, xzr, [x0]
  42a718:	mov	x19, x0
  42a71c:	ldr	x4, [x20]
  42a720:	stp	xzr, xzr, [x0, #16]
  42a724:	str	x23, [x0, #8]
  42a728:	stp	w22, w21, [x0, #20]
  42a72c:	str	xzr, [x0, #32]
  42a730:	cbz	x4, 42a758 <ferror@plt+0x26eb8>
  42a734:	ldr	x0, [x4, #8]
  42a738:	ldp	x21, x22, [sp, #32]
  42a73c:	ldr	x23, [sp, #48]
  42a740:	str	x19, [x0]
  42a744:	str	x19, [x4, #8]
  42a748:	mov	x0, x19
  42a74c:	ldp	x19, x20, [sp, #16]
  42a750:	ldp	x29, x30, [sp], #64
  42a754:	ret
  42a758:	mov	x0, #0x10                  	// #16
  42a75c:	bl	4032a0 <xmalloc@plt>
  42a760:	mov	x4, x0
  42a764:	stp	xzr, xzr, [x0]
  42a768:	str	x0, [x20]
  42a76c:	str	x0, [x0, #8]
  42a770:	ldp	x21, x22, [sp, #32]
  42a774:	ldr	x23, [sp, #48]
  42a778:	str	x19, [x0]
  42a77c:	str	x19, [x4, #8]
  42a780:	mov	x0, x19
  42a784:	ldp	x19, x20, [sp, #16]
  42a788:	ldp	x29, x30, [sp], #64
  42a78c:	ret
  42a790:	stp	x29, x30, [sp, #-32]!
  42a794:	mov	x29, sp
  42a798:	stp	x19, x20, [sp, #16]
  42a79c:	mov	w19, w1
  42a7a0:	mov	w20, w0
  42a7a4:	mov	x0, #0x18                  	// #24
  42a7a8:	bl	4032a0 <xmalloc@plt>
  42a7ac:	stp	w20, w19, [x0]
  42a7b0:	stp	xzr, xzr, [x0, #8]
  42a7b4:	ldp	x19, x20, [sp, #16]
  42a7b8:	ldp	x29, x30, [sp], #32
  42a7bc:	ret
  42a7c0:	stp	x29, x30, [sp, #-128]!
  42a7c4:	mov	x29, sp
  42a7c8:	stp	x19, x20, [sp, #16]
  42a7cc:	mov	x19, x1
  42a7d0:	mov	x20, x2
  42a7d4:	stp	x21, x22, [sp, #32]
  42a7d8:	mov	x21, x0
  42a7dc:	b	42a7f0 <ferror@plt+0x26f50>
  42a7e0:	ldr	x1, [x19, #16]
  42a7e4:	ldr	x1, [x1]
  42a7e8:	ldr	x19, [x1]
  42a7ec:	cbz	x19, 42a8c0 <ferror@plt+0x27020>
  42a7f0:	ldr	w1, [x19]
  42a7f4:	cmp	w1, #0x1
  42a7f8:	b.eq	42a7e0 <ferror@plt+0x26f40>  // b.none
  42a7fc:	b	42a810 <ferror@plt+0x26f70>
  42a800:	ldr	x2, [x20, #16]
  42a804:	ldr	x2, [x2]
  42a808:	ldr	x20, [x2]
  42a80c:	cbz	x20, 42a8c0 <ferror@plt+0x27020>
  42a810:	ldr	w3, [x20]
  42a814:	cmp	w3, #0x1
  42a818:	b.eq	42a800 <ferror@plt+0x26f60>  // b.none
  42a81c:	cmp	x19, x20
  42a820:	b.eq	42a890 <ferror@plt+0x26ff0>  // b.none
  42a824:	cmp	w1, #0x16
  42a828:	b.eq	42a8a4 <ferror@plt+0x27004>  // b.none
  42a82c:	cmp	w3, #0x16
  42a830:	ccmp	w1, #0x17, #0x0, eq  // eq = none
  42a834:	b.eq	42ac30 <ferror@plt+0x27390>  // b.none
  42a838:	ldr	x2, [x19]
  42a83c:	ldr	x0, [x20]
  42a840:	cmp	x2, x0
  42a844:	b.ne	42a8c0 <ferror@plt+0x27020>  // b.any
  42a848:	cmp	w1, #0x3
  42a84c:	b.eq	42a940 <ferror@plt+0x270a0>  // b.none
  42a850:	b.hi	42a8d4 <ferror@plt+0x27034>  // b.pmore
  42a854:	cmp	w1, #0x2
  42a858:	mov	w0, #0x1                   	// #1
  42a85c:	b.eq	42a8c4 <ferror@plt+0x27024>  // b.none
  42a860:	ldr	x22, [x21, #88]
  42a864:	cbz	x22, 42a9fc <ferror@plt+0x2715c>
  42a868:	mov	x0, x22
  42a86c:	b	42a878 <ferror@plt+0x26fd8>
  42a870:	ldr	x0, [x0]
  42a874:	cbz	x0, 42a8e8 <ferror@plt+0x27048>
  42a878:	ldr	x2, [x0, #8]
  42a87c:	cmp	x19, x2
  42a880:	b.ne	42a870 <ferror@plt+0x26fd0>  // b.any
  42a884:	ldr	x2, [x0, #16]
  42a888:	cmp	x20, x2
  42a88c:	b.ne	42a870 <ferror@plt+0x26fd0>  // b.any
  42a890:	mov	w0, #0x1                   	// #1
  42a894:	ldp	x19, x20, [sp, #16]
  42a898:	ldp	x21, x22, [sp, #32]
  42a89c:	ldp	x29, x30, [sp], #128
  42a8a0:	ret
  42a8a4:	cmp	w3, #0x17
  42a8a8:	b.eq	42ac48 <ferror@plt+0x273a8>  // b.none
  42a8ac:	ldr	x2, [x19]
  42a8b0:	ldr	x0, [x20]
  42a8b4:	cmp	x2, x0
  42a8b8:	b.eq	42a954 <ferror@plt+0x270b4>  // b.none
  42a8bc:	nop
  42a8c0:	mov	w0, #0x0                   	// #0
  42a8c4:	ldp	x19, x20, [sp, #16]
  42a8c8:	ldp	x21, x22, [sp, #32]
  42a8cc:	ldp	x29, x30, [sp], #128
  42a8d0:	ret
  42a8d4:	sub	w0, w1, #0x4
  42a8d8:	cmp	w0, #0x2
  42a8dc:	b.ls	42a890 <ferror@plt+0x26ff0>  // b.plast
  42a8e0:	ldr	x22, [x21, #88]
  42a8e4:	cbnz	x22, 42a868 <ferror@plt+0x26fc8>
  42a8e8:	add	x0, sp, #0x68
  42a8ec:	str	x0, [x21, #88]
  42a8f0:	stp	x22, x19, [sp, #104]
  42a8f4:	cmp	w1, #0x10
  42a8f8:	str	x20, [sp, #120]
  42a8fc:	b.eq	42aca8 <ferror@plt+0x27408>  // b.none
  42a900:	b.hi	42aba0 <ferror@plt+0x27300>  // b.pmore
  42a904:	cmp	w1, #0xd
  42a908:	b.eq	42ad74 <ferror@plt+0x274d4>  // b.none
  42a90c:	b.hi	42a9a4 <ferror@plt+0x27104>  // b.pmore
  42a910:	cmp	w1, #0xb
  42a914:	b.eq	42acec <ferror@plt+0x2744c>  // b.none
  42a918:	b.ls	42aa0c <ferror@plt+0x2716c>  // b.plast
  42a91c:	cmp	w1, #0xc
  42a920:	b.ne	42b044 <ferror@plt+0x277a4>  // b.any
  42a924:	ldr	x1, [x19, #16]
  42a928:	mov	x0, x21
  42a92c:	ldr	x2, [x20, #16]
  42a930:	bl	42b060 <ferror@plt+0x277c0>
  42a934:	ldr	x22, [sp, #104]
  42a938:	str	x22, [x21, #88]
  42a93c:	b	42a8c4 <ferror@plt+0x27024>
  42a940:	ldr	w0, [x20, #16]
  42a944:	ldr	w1, [x19, #16]
  42a948:	cmp	w1, w0
  42a94c:	cset	w0, eq  // eq = none
  42a950:	b	42a8c4 <ferror@plt+0x27024>
  42a954:	ldr	x22, [x21, #88]
  42a958:	cbnz	x22, 42a868 <ferror@plt+0x26fc8>
  42a95c:	add	x0, sp, #0x68
  42a960:	str	x0, [x21, #88]
  42a964:	stp	xzr, x19, [sp, #104]
  42a968:	str	x20, [sp, #120]
  42a96c:	sub	w1, w1, #0x16
  42a970:	cmp	w1, #0x1
  42a974:	b.hi	42b044 <ferror@plt+0x277a4>  // b.pmore
  42a978:	ldr	x19, [x19, #16]
  42a97c:	ldr	x20, [x20, #16]
  42a980:	ldr	x0, [x19]
  42a984:	ldr	x1, [x20]
  42a988:	ldr	x0, [x0, #8]
  42a98c:	ldr	x1, [x1, #8]
  42a990:	bl	4034a0 <strcmp@plt>
  42a994:	cbz	w0, 42adf0 <ferror@plt+0x27550>
  42a998:	mov	w0, #0x0                   	// #0
  42a99c:	str	x22, [x21, #88]
  42a9a0:	b	42a8c4 <ferror@plt+0x27024>
  42a9a4:	cmp	w1, #0xe
  42a9a8:	b.eq	42a924 <ferror@plt+0x27084>  // b.none
  42a9ac:	ldr	x1, [x19, #16]
  42a9b0:	mov	w0, #0x0                   	// #0
  42a9b4:	ldr	x2, [x20, #16]
  42a9b8:	ldr	x4, [x1, #8]
  42a9bc:	ldr	x3, [x2, #8]
  42a9c0:	cmp	x4, x3
  42a9c4:	b.ne	42a938 <ferror@plt+0x27098>  // b.any
  42a9c8:	ldr	x4, [x1, #16]
  42a9cc:	ldr	x3, [x2, #16]
  42a9d0:	cmp	x4, x3
  42a9d4:	b.ne	42a938 <ferror@plt+0x27098>  // b.any
  42a9d8:	ldr	x1, [x1]
  42a9dc:	mov	x0, x21
  42a9e0:	ldr	x2, [x2]
  42a9e4:	bl	42b060 <ferror@plt+0x277c0>
  42a9e8:	cmp	w0, #0x0
  42a9ec:	ldr	x22, [sp, #104]
  42a9f0:	cset	w0, ne  // ne = any
  42a9f4:	str	x22, [x21, #88]
  42a9f8:	b	42a8c4 <ferror@plt+0x27024>
  42a9fc:	add	x0, sp, #0x68
  42aa00:	str	x0, [x21, #88]
  42aa04:	stp	xzr, x19, [sp, #104]
  42aa08:	str	x20, [sp, #120]
  42aa0c:	sub	w1, w1, #0x7
  42aa10:	cmp	w1, #0x3
  42aa14:	b.hi	42b044 <ferror@plt+0x277a4>  // b.pmore
  42aa18:	stp	x23, x24, [sp, #48]
  42aa1c:	ldr	x23, [x19, #16]
  42aa20:	ldr	x19, [x20, #16]
  42aa24:	cbz	x23, 42ae10 <ferror@plt+0x27570>
  42aa28:	cbz	x19, 42ad64 <ferror@plt+0x274c4>
  42aa2c:	ldr	w1, [x21, #56]
  42aa30:	ldr	w0, [x23, #12]
  42aa34:	cmp	w0, w1
  42aa38:	b.ls	42aa48 <ferror@plt+0x271a8>  // b.plast
  42aa3c:	ldr	w1, [x19, #12]
  42aa40:	cmp	w0, w1
  42aa44:	b.eq	42af70 <ferror@plt+0x276d0>  // b.none
  42aa48:	ldr	x24, [x23]
  42aa4c:	stp	x25, x26, [sp, #64]
  42aa50:	ldr	x25, [x19]
  42aa54:	cmp	x24, #0x0
  42aa58:	cset	w1, eq  // eq = none
  42aa5c:	cmp	x25, #0x0
  42aa60:	cset	w0, eq  // eq = none
  42aa64:	cmp	w1, w0
  42aa68:	b.ne	42addc <ferror@plt+0x2753c>  // b.any
  42aa6c:	ldr	x1, [x23, #16]
  42aa70:	ldr	x0, [x19, #16]
  42aa74:	cmp	x1, #0x0
  42aa78:	cset	w1, eq  // eq = none
  42aa7c:	cmp	x0, #0x0
  42aa80:	cset	w0, eq  // eq = none
  42aa84:	cmp	w1, w0
  42aa88:	b.ne	42addc <ferror@plt+0x2753c>  // b.any
  42aa8c:	ldr	x1, [x23, #24]
  42aa90:	ldr	x0, [x19, #24]
  42aa94:	cmp	x1, #0x0
  42aa98:	cset	w1, eq  // eq = none
  42aa9c:	cmp	x0, #0x0
  42aaa0:	cset	w0, eq  // eq = none
  42aaa4:	cmp	w1, w0
  42aaa8:	b.ne	42addc <ferror@plt+0x2753c>  // b.any
  42aaac:	ldr	x1, [x23, #32]
  42aab0:	ldr	x0, [x19, #32]
  42aab4:	cmp	x1, #0x0
  42aab8:	cset	w2, eq  // eq = none
  42aabc:	cmp	x0, #0x0
  42aac0:	cset	w0, eq  // eq = none
  42aac4:	cmp	w2, w0
  42aac8:	b.ne	42addc <ferror@plt+0x2753c>  // b.any
  42aacc:	cbz	x24, 42ae74 <ferror@plt+0x275d4>
  42aad0:	mov	x26, #0x0                   	// #0
  42aad4:	b	42ab30 <ferror@plt+0x27290>
  42aad8:	bl	4034a0 <strcmp@plt>
  42aadc:	cbnz	w0, 42ab84 <ferror@plt+0x272e4>
  42aae0:	mov	x1, x28
  42aae4:	mov	x0, x27
  42aae8:	bl	4034a0 <strcmp@plt>
  42aaec:	cbnz	w0, 42ab84 <ferror@plt+0x272e4>
  42aaf0:	ldr	x1, [x22, #8]
  42aaf4:	mov	x2, #0x0                   	// #0
  42aaf8:	mov	x0, x21
  42aafc:	add	x26, x26, #0x8
  42ab00:	bl	42a508 <ferror@plt+0x26c68>
  42ab04:	ldr	x1, [x20, #8]
  42ab08:	mov	x2, #0x0                   	// #0
  42ab0c:	mov	x20, x0
  42ab10:	mov	x0, x21
  42ab14:	bl	42a508 <ferror@plt+0x26c68>
  42ab18:	mov	x2, x0
  42ab1c:	mov	x1, x20
  42ab20:	mov	x0, x21
  42ab24:	bl	42b060 <ferror@plt+0x277c0>
  42ab28:	cbz	w0, 42ae40 <ferror@plt+0x275a0>
  42ab2c:	ldp	x27, x28, [sp, #80]
  42ab30:	ldr	x22, [x24, x26]
  42ab34:	ldr	x20, [x25, x26]
  42ab38:	cbz	x22, 42ae24 <ferror@plt+0x27584>
  42ab3c:	cbz	x20, 42ab88 <ferror@plt+0x272e8>
  42ab40:	stp	x27, x28, [sp, #80]
  42ab44:	ldr	x28, [x20]
  42ab48:	ldr	x27, [x22]
  42ab4c:	ldrb	w0, [x28]
  42ab50:	ldrb	w1, [x27]
  42ab54:	cmp	w1, w0
  42ab58:	b.ne	42ab84 <ferror@plt+0x272e4>  // b.any
  42ab5c:	ldr	x0, [x20, #16]
  42ab60:	ldr	x1, [x22, #16]
  42ab64:	cmp	x1, x0
  42ab68:	b.ne	42ab84 <ferror@plt+0x272e4>  // b.any
  42ab6c:	ldr	w2, [x22, #20]
  42ab70:	ldr	x1, [x20, #24]
  42ab74:	ldr	x0, [x22, #24]
  42ab78:	cbnz	w2, 42aad8 <ferror@plt+0x27238>
  42ab7c:	cmp	x1, x0
  42ab80:	b.eq	42aae0 <ferror@plt+0x27240>  // b.none
  42ab84:	ldp	x27, x28, [sp, #80]
  42ab88:	mov	w0, #0x0                   	// #0
  42ab8c:	ldr	x22, [sp, #104]
  42ab90:	ldp	x23, x24, [sp, #48]
  42ab94:	ldp	x25, x26, [sp, #64]
  42ab98:	str	x22, [x21, #88]
  42ab9c:	b	42a8c4 <ferror@plt+0x27024>
  42aba0:	cmp	w1, #0x14
  42aba4:	b.eq	42a924 <ferror@plt+0x27084>  // b.none
  42aba8:	b.hi	42ac24 <ferror@plt+0x27384>  // b.pmore
  42abac:	cmp	w1, #0x12
  42abb0:	b.eq	42ac60 <ferror@plt+0x273c0>  // b.none
  42abb4:	cmp	w1, #0x13
  42abb8:	b.ne	42abf8 <ferror@plt+0x27358>  // b.any
  42abbc:	ldr	x1, [x19, #16]
  42abc0:	mov	w0, #0x0                   	// #0
  42abc4:	ldr	x2, [x20, #16]
  42abc8:	ldr	w4, [x1, #24]
  42abcc:	ldr	w3, [x2, #24]
  42abd0:	cmp	w4, w3
  42abd4:	b.ne	42a938 <ferror@plt+0x27098>  // b.any
  42abd8:	ldr	x1, [x1]
  42abdc:	mov	x0, x21
  42abe0:	ldr	x2, [x2]
  42abe4:	bl	42b060 <ferror@plt+0x277c0>
  42abe8:	cbnz	w0, 42afac <ferror@plt+0x2770c>
  42abec:	ldr	x22, [sp, #104]
  42abf0:	str	x22, [x21, #88]
  42abf4:	b	42a8c4 <ferror@plt+0x27024>
  42abf8:	cmp	w1, #0x11
  42abfc:	b.ne	42b044 <ferror@plt+0x277a4>  // b.any
  42ac00:	ldr	x1, [x19, #16]
  42ac04:	mov	w0, #0x0                   	// #0
  42ac08:	ldr	x2, [x20, #16]
  42ac0c:	ldr	w4, [x1, #8]
  42ac10:	ldr	w3, [x2, #8]
  42ac14:	cmp	w4, w3
  42ac18:	b.eq	42a9d8 <ferror@plt+0x27138>  // b.none
  42ac1c:	str	x22, [x21, #88]
  42ac20:	b	42a8c4 <ferror@plt+0x27024>
  42ac24:	cmp	w1, #0x15
  42ac28:	b.eq	42a924 <ferror@plt+0x27084>  // b.none
  42ac2c:	b	42a96c <ferror@plt+0x270cc>
  42ac30:	ldr	x2, [x20, #16]
  42ac34:	mov	x1, x19
  42ac38:	mov	x0, x21
  42ac3c:	ldr	x2, [x2, #8]
  42ac40:	bl	42b060 <ferror@plt+0x277c0>
  42ac44:	b	42a8c4 <ferror@plt+0x27024>
  42ac48:	ldr	x1, [x19, #16]
  42ac4c:	mov	x2, x20
  42ac50:	mov	x0, x21
  42ac54:	ldr	x1, [x1, #8]
  42ac58:	bl	42b060 <ferror@plt+0x277c0>
  42ac5c:	b	42a8c4 <ferror@plt+0x27024>
  42ac60:	ldr	x1, [x19, #16]
  42ac64:	mov	x0, x21
  42ac68:	ldr	x2, [x20, #16]
  42ac6c:	ldr	x1, [x1]
  42ac70:	ldr	x2, [x2]
  42ac74:	bl	42b060 <ferror@plt+0x277c0>
  42ac78:	cbz	w0, 42abec <ferror@plt+0x2734c>
  42ac7c:	ldr	x1, [x19, #16]
  42ac80:	mov	x0, x21
  42ac84:	ldr	x2, [x20, #16]
  42ac88:	ldr	x1, [x1, #8]
  42ac8c:	ldr	x2, [x2, #8]
  42ac90:	bl	42b060 <ferror@plt+0x277c0>
  42ac94:	cmp	w0, #0x0
  42ac98:	ldr	x22, [sp, #104]
  42ac9c:	cset	w0, ne  // ne = any
  42aca0:	str	x22, [x21, #88]
  42aca4:	b	42a8c4 <ferror@plt+0x27024>
  42aca8:	ldr	x1, [x19, #16]
  42acac:	mov	w0, #0x0                   	// #0
  42acb0:	ldr	x2, [x20, #16]
  42acb4:	ldr	x4, [x1, #16]
  42acb8:	ldr	x3, [x2, #16]
  42acbc:	cmp	x4, x3
  42acc0:	b.ne	42a938 <ferror@plt+0x27098>  // b.any
  42acc4:	ldr	x4, [x1, #24]
  42acc8:	ldr	x3, [x2, #24]
  42accc:	cmp	x4, x3
  42acd0:	b.ne	42a938 <ferror@plt+0x27098>  // b.any
  42acd4:	ldr	w4, [x1, #32]
  42acd8:	ldr	w3, [x2, #32]
  42acdc:	cmp	w4, w3
  42ace0:	b.eq	42a9d8 <ferror@plt+0x27138>  // b.none
  42ace4:	str	x22, [x21, #88]
  42ace8:	b	42a8c4 <ferror@plt+0x27024>
  42acec:	ldr	x1, [x20, #16]
  42acf0:	ldr	x2, [x19, #16]
  42acf4:	cmp	x1, #0x0
  42acf8:	cset	w0, eq  // eq = none
  42acfc:	cbz	x2, 42a938 <ferror@plt+0x27098>
  42ad00:	mov	w0, #0x0                   	// #0
  42ad04:	cbz	x1, 42a938 <ferror@plt+0x27098>
  42ad08:	stp	x23, x24, [sp, #48]
  42ad0c:	ldp	x24, x23, [x2]
  42ad10:	ldp	x19, x20, [x1]
  42ad14:	ldr	x0, [x24]
  42ad18:	cbnz	x0, 42ad5c <ferror@plt+0x274bc>
  42ad1c:	b	42ae58 <ferror@plt+0x275b8>
  42ad20:	ldrb	w3, [x0]
  42ad24:	ldrb	w2, [x1]
  42ad28:	cmp	w3, w2
  42ad2c:	b.ne	42ad64 <ferror@plt+0x274c4>  // b.any
  42ad30:	ldr	x2, [x20]
  42ad34:	ldr	x3, [x23]
  42ad38:	cmp	x3, x2
  42ad3c:	b.ne	42ad64 <ferror@plt+0x274c4>  // b.any
  42ad40:	bl	4034a0 <strcmp@plt>
  42ad44:	cbnz	w0, 42ad64 <ferror@plt+0x274c4>
  42ad48:	ldr	x0, [x24, #8]!
  42ad4c:	add	x19, x19, #0x8
  42ad50:	add	x23, x23, #0x8
  42ad54:	add	x20, x20, #0x8
  42ad58:	cbz	x0, 42ae58 <ferror@plt+0x275b8>
  42ad5c:	ldr	x1, [x19]
  42ad60:	cbnz	x1, 42ad20 <ferror@plt+0x27480>
  42ad64:	mov	w0, #0x0                   	// #0
  42ad68:	ldp	x23, x24, [sp, #48]
  42ad6c:	str	x22, [x21, #88]
  42ad70:	b	42a8c4 <ferror@plt+0x27024>
  42ad74:	ldr	x1, [x19, #16]
  42ad78:	mov	w0, #0x0                   	// #0
  42ad7c:	ldr	x2, [x20, #16]
  42ad80:	ldr	w4, [x1, #16]
  42ad84:	ldr	w3, [x2, #16]
  42ad88:	cmp	w4, w3
  42ad8c:	b.ne	42a938 <ferror@plt+0x27098>  // b.any
  42ad90:	ldr	x1, [x1]
  42ad94:	mov	x0, x21
  42ad98:	ldr	x2, [x2]
  42ad9c:	bl	42b060 <ferror@plt+0x277c0>
  42ada0:	cbz	w0, 42adcc <ferror@plt+0x2752c>
  42ada4:	ldr	x1, [x19, #16]
  42ada8:	ldr	x0, [x20, #16]
  42adac:	ldr	x19, [x1, #8]
  42adb0:	ldr	x20, [x0, #8]
  42adb4:	cmp	x19, #0x0
  42adb8:	cset	w1, eq  // eq = none
  42adbc:	cmp	x20, #0x0
  42adc0:	cset	w0, eq  // eq = none
  42adc4:	cmp	w1, w0
  42adc8:	b.eq	42af80 <ferror@plt+0x276e0>  // b.none
  42adcc:	ldr	x22, [sp, #104]
  42add0:	mov	w0, #0x0                   	// #0
  42add4:	str	x22, [x21, #88]
  42add8:	b	42a8c4 <ferror@plt+0x27024>
  42addc:	mov	w0, #0x0                   	// #0
  42ade0:	ldp	x23, x24, [sp, #48]
  42ade4:	ldp	x25, x26, [sp, #64]
  42ade8:	str	x22, [x21, #88]
  42adec:	b	42a8c4 <ferror@plt+0x27024>
  42adf0:	ldr	x1, [x19, #8]
  42adf4:	mov	x0, x21
  42adf8:	ldr	x2, [x20, #8]
  42adfc:	bl	42b060 <ferror@plt+0x277c0>
  42ae00:	cmp	w0, #0x0
  42ae04:	cset	w0, ne  // ne = any
  42ae08:	ldr	x22, [sp, #104]
  42ae0c:	b	42abf0 <ferror@plt+0x27350>
  42ae10:	cmp	x19, #0x0
  42ae14:	cset	w0, eq  // eq = none
  42ae18:	ldp	x23, x24, [sp, #48]
  42ae1c:	str	x22, [x21, #88]
  42ae20:	b	42a8c4 <ferror@plt+0x27024>
  42ae24:	cbz	x20, 42ae70 <ferror@plt+0x275d0>
  42ae28:	mov	w0, #0x0                   	// #0
  42ae2c:	ldr	x22, [sp, #104]
  42ae30:	ldp	x23, x24, [sp, #48]
  42ae34:	ldp	x25, x26, [sp, #64]
  42ae38:	str	x22, [x21, #88]
  42ae3c:	b	42a8c4 <ferror@plt+0x27024>
  42ae40:	ldr	x22, [sp, #104]
  42ae44:	ldp	x23, x24, [sp, #48]
  42ae48:	ldp	x25, x26, [sp, #64]
  42ae4c:	ldp	x27, x28, [sp, #80]
  42ae50:	str	x22, [x21, #88]
  42ae54:	b	42a8c4 <ferror@plt+0x27024>
  42ae58:	ldr	x0, [x19]
  42ae5c:	ldp	x23, x24, [sp, #48]
  42ae60:	cmp	x0, #0x0
  42ae64:	cset	w0, eq  // eq = none
  42ae68:	str	x22, [x21, #88]
  42ae6c:	b	42a8c4 <ferror@plt+0x27024>
  42ae70:	ldr	x1, [x23, #32]
  42ae74:	cbz	x1, 42ae88 <ferror@plt+0x275e8>
  42ae78:	ldr	x2, [x19, #32]
  42ae7c:	mov	x0, x21
  42ae80:	bl	42b060 <ferror@plt+0x277c0>
  42ae84:	cbz	w0, 42ae2c <ferror@plt+0x2758c>
  42ae88:	ldr	x22, [x23, #16]
  42ae8c:	cbz	x22, 42aee8 <ferror@plt+0x27648>
  42ae90:	mov	x20, #0x0                   	// #0
  42ae94:	ldr	x24, [x19, #16]
  42ae98:	b	42aed8 <ferror@plt+0x27638>
  42ae9c:	cbz	x0, 42ab88 <ferror@plt+0x272e8>
  42aea0:	ldr	x2, [x0, #8]
  42aea4:	ldr	x3, [x1, #8]
  42aea8:	cmp	x3, x2
  42aeac:	b.ne	42ab88 <ferror@plt+0x272e8>  // b.any
  42aeb0:	ldr	w2, [x0, #16]
  42aeb4:	ldr	w3, [x1, #16]
  42aeb8:	cmp	w3, w2
  42aebc:	b.ne	42ab88 <ferror@plt+0x272e8>  // b.any
  42aec0:	ldr	x2, [x0]
  42aec4:	add	x20, x20, #0x8
  42aec8:	ldr	x1, [x1]
  42aecc:	mov	x0, x21
  42aed0:	bl	42b060 <ferror@plt+0x277c0>
  42aed4:	cbz	w0, 42ae2c <ferror@plt+0x2758c>
  42aed8:	ldr	x1, [x22, x20]
  42aedc:	ldr	x0, [x24, x20]
  42aee0:	cbnz	x1, 42ae9c <ferror@plt+0x275fc>
  42aee4:	cbnz	x0, 42ae28 <ferror@plt+0x27588>
  42aee8:	ldr	x23, [x23, #24]
  42aeec:	cbz	x23, 42b03c <ferror@plt+0x2779c>
  42aef0:	mov	x20, #0x0                   	// #0
  42aef4:	ldr	x24, [x19, #24]
  42aef8:	b	42af48 <ferror@plt+0x276a8>
  42aefc:	cbz	x19, 42ae28 <ferror@plt+0x27588>
  42af00:	ldr	x1, [x19]
  42af04:	ldr	x0, [x22]
  42af08:	ldrb	w2, [x1]
  42af0c:	ldrb	w3, [x0]
  42af10:	cmp	w3, w2
  42af14:	b.ne	42ae28 <ferror@plt+0x27588>  // b.any
  42af18:	bl	4034a0 <strcmp@plt>
  42af1c:	cbnz	w0, 42ae28 <ferror@plt+0x27588>
  42af20:	ldr	x0, [x22, #8]
  42af24:	ldr	x1, [x19, #8]
  42af28:	cmp	x0, #0x0
  42af2c:	cset	w2, eq  // eq = none
  42af30:	cmp	x1, #0x0
  42af34:	cset	w1, eq  // eq = none
  42af38:	cmp	w2, w1
  42af3c:	b.ne	42ae28 <ferror@plt+0x27588>  // b.any
  42af40:	add	x20, x20, #0x8
  42af44:	cbz	x0, 42b054 <ferror@plt+0x277b4>
  42af48:	ldr	x22, [x23, x20]
  42af4c:	ldr	x19, [x24, x20]
  42af50:	cbnz	x22, 42aefc <ferror@plt+0x2765c>
  42af54:	cmp	x19, #0x0
  42af58:	ldr	x22, [sp, #104]
  42af5c:	cset	w0, eq  // eq = none
  42af60:	ldp	x23, x24, [sp, #48]
  42af64:	ldp	x25, x26, [sp, #64]
  42af68:	str	x22, [x21, #88]
  42af6c:	b	42a8c4 <ferror@plt+0x27024>
  42af70:	mov	w0, #0x1                   	// #1
  42af74:	ldp	x23, x24, [sp, #48]
  42af78:	str	x22, [x21, #88]
  42af7c:	b	42a8c4 <ferror@plt+0x27024>
  42af80:	cbz	x19, 42b02c <ferror@plt+0x2778c>
  42af84:	ldr	x1, [x19]
  42af88:	ldr	x2, [x20]
  42af8c:	cbz	x1, 42b024 <ferror@plt+0x27784>
  42af90:	cbz	x2, 42adcc <ferror@plt+0x2752c>
  42af94:	mov	x0, x21
  42af98:	bl	42b060 <ferror@plt+0x277c0>
  42af9c:	cbz	w0, 42b01c <ferror@plt+0x2777c>
  42afa0:	add	x19, x19, #0x8
  42afa4:	add	x20, x20, #0x8
  42afa8:	b	42af84 <ferror@plt+0x276e4>
  42afac:	ldr	x1, [x19, #16]
  42afb0:	mov	x0, x21
  42afb4:	ldr	x2, [x20, #16]
  42afb8:	ldr	x1, [x1, #8]
  42afbc:	ldr	x2, [x2, #8]
  42afc0:	bl	42b060 <ferror@plt+0x277c0>
  42afc4:	cbz	w0, 42adcc <ferror@plt+0x2752c>
  42afc8:	ldr	x1, [x19, #16]
  42afcc:	ldr	x0, [x20, #16]
  42afd0:	ldr	x19, [x1, #16]
  42afd4:	ldr	x20, [x0, #16]
  42afd8:	cmp	x19, #0x0
  42afdc:	cset	w1, eq  // eq = none
  42afe0:	cmp	x20, #0x0
  42afe4:	cset	w0, eq  // eq = none
  42afe8:	cmp	w1, w0
  42afec:	b.ne	42adcc <ferror@plt+0x2752c>  // b.any
  42aff0:	cbz	x19, 42b02c <ferror@plt+0x2778c>
  42aff4:	ldr	x1, [x19]
  42aff8:	ldr	x2, [x20]
  42affc:	cbz	x1, 42b024 <ferror@plt+0x27784>
  42b000:	cbz	x2, 42adcc <ferror@plt+0x2752c>
  42b004:	mov	x0, x21
  42b008:	bl	42b060 <ferror@plt+0x277c0>
  42b00c:	cbz	w0, 42b01c <ferror@plt+0x2777c>
  42b010:	add	x19, x19, #0x8
  42b014:	add	x20, x20, #0x8
  42b018:	b	42aff4 <ferror@plt+0x27754>
  42b01c:	ldr	x0, [x19]
  42b020:	cbnz	x0, 42adcc <ferror@plt+0x2752c>
  42b024:	ldr	x0, [x20]
  42b028:	cbnz	x0, 42adcc <ferror@plt+0x2752c>
  42b02c:	ldr	x22, [sp, #104]
  42b030:	mov	w0, #0x1                   	// #1
  42b034:	str	x22, [x21, #88]
  42b038:	b	42a8c4 <ferror@plt+0x27024>
  42b03c:	mov	w0, #0x1                   	// #1
  42b040:	b	42ae2c <ferror@plt+0x2758c>
  42b044:	stp	x23, x24, [sp, #48]
  42b048:	stp	x25, x26, [sp, #64]
  42b04c:	stp	x27, x28, [sp, #80]
  42b050:	bl	403400 <abort@plt>
  42b054:	stp	x27, x28, [sp, #80]
  42b058:	ldr	x0, [x0]
  42b05c:	brk	#0x3e8
  42b060:	cbz	x1, 42b06c <ferror@plt+0x277cc>
  42b064:	cbz	x2, 42b078 <ferror@plt+0x277d8>
  42b068:	b	42a7c0 <ferror@plt+0x26f20>
  42b06c:	cmp	x2, #0x0
  42b070:	cset	w0, eq  // eq = none
  42b074:	ret
  42b078:	mov	w0, #0x0                   	// #0
  42b07c:	ret
  42b080:	stp	x29, x30, [sp, #-64]!
  42b084:	mov	x29, sp
  42b088:	ldr	w3, [x2]
  42b08c:	stp	x23, x24, [sp, #48]
  42b090:	mov	x23, x0
  42b094:	sub	w0, w3, #0x7
  42b098:	cmp	w0, #0x3
  42b09c:	b.hi	42b190 <ferror@plt+0x278f0>  // b.pmore
  42b0a0:	ldr	x24, [x2, #16]
  42b0a4:	stp	x21, x22, [sp, #32]
  42b0a8:	ldr	w0, [x23, #56]
  42b0ac:	mov	x22, x1
  42b0b0:	mov	x21, x2
  42b0b4:	ldr	w1, [x24, #12]
  42b0b8:	cmp	w1, w0
  42b0bc:	b.hi	42b164 <ferror@plt+0x278c4>  // b.pmore
  42b0c0:	stp	x19, x20, [sp, #16]
  42b0c4:	ldr	x19, [x23, #80]
  42b0c8:	cbnz	x19, 42b114 <ferror@plt+0x27874>
  42b0cc:	b	42b138 <ferror@plt+0x27898>
  42b0d0:	cbz	x0, 42b108 <ferror@plt+0x27868>
  42b0d4:	ldrb	w2, [x0]
  42b0d8:	ldrb	w1, [x22]
  42b0dc:	cmp	w2, w1
  42b0e0:	b.ne	42b108 <ferror@plt+0x27868>  // b.any
  42b0e4:	mov	x1, x22
  42b0e8:	bl	4034a0 <strcmp@plt>
  42b0ec:	cbnz	w0, 42b108 <ferror@plt+0x27868>
  42b0f0:	mov	x1, x20
  42b0f4:	mov	x2, x21
  42b0f8:	mov	x0, x23
  42b0fc:	bl	42a7c0 <ferror@plt+0x26f20>
  42b100:	cbnz	w0, 42b178 <ferror@plt+0x278d8>
  42b104:	nop
  42b108:	ldr	x19, [x19]
  42b10c:	cbz	x19, 42b138 <ferror@plt+0x27898>
  42b110:	ldr	w3, [x21]
  42b114:	ldr	x20, [x19, #8]
  42b118:	ldr	w4, [x20]
  42b11c:	cmp	w4, w3
  42b120:	b.ne	42b108 <ferror@plt+0x27868>  // b.any
  42b124:	ldr	x0, [x19, #16]
  42b128:	cbnz	x22, 42b0d0 <ferror@plt+0x27830>
  42b12c:	cbz	x0, 42b0f0 <ferror@plt+0x27850>
  42b130:	ldr	x19, [x19]
  42b134:	cbnz	x19, 42b110 <ferror@plt+0x27870>
  42b138:	ldr	w1, [x23, #52]
  42b13c:	mov	x0, #0x18                  	// #24
  42b140:	add	w1, w1, #0x1
  42b144:	str	w1, [x23, #52]
  42b148:	str	w1, [x24, #12]
  42b14c:	bl	4032a0 <xmalloc@plt>
  42b150:	ldr	x1, [x23, #80]
  42b154:	ldp	x19, x20, [sp, #16]
  42b158:	stp	x1, x21, [x0]
  42b15c:	str	x22, [x0, #16]
  42b160:	str	x0, [x23, #80]
  42b164:	mov	w0, #0x1                   	// #1
  42b168:	ldp	x21, x22, [sp, #32]
  42b16c:	ldp	x23, x24, [sp, #48]
  42b170:	ldp	x29, x30, [sp], #64
  42b174:	ret
  42b178:	ldr	x0, [x19, #8]
  42b17c:	ldp	x19, x20, [sp, #16]
  42b180:	ldr	x0, [x0, #16]
  42b184:	ldr	w0, [x0, #12]
  42b188:	str	w0, [x24, #12]
  42b18c:	b	42b164 <ferror@plt+0x278c4>
  42b190:	adrp	x3, 448000 <warn@@Base+0x11468>
  42b194:	adrp	x1, 448000 <warn@@Base+0x11468>
  42b198:	adrp	x0, 448000 <warn@@Base+0x11468>
  42b19c:	add	x3, x3, #0xe70
  42b1a0:	add	x1, x1, #0x988
  42b1a4:	add	x0, x0, #0x9a0
  42b1a8:	mov	w2, #0xb7e                 	// #2942
  42b1ac:	stp	x19, x20, [sp, #16]
  42b1b0:	stp	x21, x22, [sp, #32]
  42b1b4:	bl	4037c0 <__assert_fail@plt>
  42b1b8:	stp	x29, x30, [sp, #-80]!
  42b1bc:	mov	x29, sp
  42b1c0:	stp	x21, x22, [sp, #32]
  42b1c4:	mov	x22, x1
  42b1c8:	mov	x21, x2
  42b1cc:	cbz	x3, 42b27c <ferror@plt+0x279dc>
  42b1d0:	stp	x19, x20, [sp, #16]
  42b1d4:	mov	x19, x3
  42b1d8:	mov	x20, x0
  42b1dc:	adrp	x3, 448000 <warn@@Base+0x11468>
  42b1e0:	add	x5, x3, #0xe40
  42b1e4:	ldr	w3, [x19]
  42b1e8:	sub	w6, w3, #0x16
  42b1ec:	cmp	w6, #0x1
  42b1f0:	b.ls	42b244 <ferror@plt+0x279a4>  // b.plast
  42b1f4:	stp	x23, x24, [sp, #48]
  42b1f8:	cbz	x4, 42b294 <ferror@plt+0x279f4>
  42b1fc:	ldr	w0, [x20, #48]
  42b200:	cmp	w3, #0x16
  42b204:	str	w0, [x4, #16]
  42b208:	b.eq	42b29c <ferror@plt+0x279fc>  // b.none
  42b20c:	cmp	w3, #0x17
  42b210:	b.eq	42b7e0 <ferror@plt+0x27f40>  // b.none
  42b214:	ldr	w0, [x4, #20]
  42b218:	cmp	w0, #0x1
  42b21c:	b.ne	42bc30 <ferror@plt+0x28390>  // b.any
  42b220:	ldr	x23, [x4, #8]
  42b224:	cmp	w3, #0x17
  42b228:	b.ls	42b234 <ferror@plt+0x27994>  // b.plast
  42b22c:	stp	x25, x26, [sp, #64]
  42b230:	bl	403400 <abort@plt>
  42b234:	ldrh	w0, [x5, w3, uxtw #1]
  42b238:	adr	x1, 42b244 <ferror@plt+0x279a4>
  42b23c:	add	x0, x1, w0, sxth #2
  42b240:	br	x0
  42b244:	ldr	x2, [x19, #16]
  42b248:	ldr	w1, [x20, #48]
  42b24c:	ldr	x0, [x2]
  42b250:	ldr	w6, [x0, #16]
  42b254:	cmp	w6, w1
  42b258:	b.eq	42b9e0 <ferror@plt+0x28140>  // b.none
  42b25c:	cmp	w3, #0x17
  42b260:	b.ne	42b1f4 <ferror@plt+0x27954>  // b.any
  42b264:	cmp	x0, x4
  42b268:	b.ne	42b9e8 <ferror@plt+0x28148>  // b.any
  42b26c:	str	w1, [x4, #16]
  42b270:	ldp	x4, x19, [x2]
  42b274:	cbnz	x19, 42b1e4 <ferror@plt+0x27944>
  42b278:	ldp	x19, x20, [sp, #16]
  42b27c:	mov	x0, x21
  42b280:	ldr	x1, [x22, #16]
  42b284:	ldp	x21, x22, [sp, #32]
  42b288:	mov	x16, x1
  42b28c:	ldp	x29, x30, [sp], #80
  42b290:	br	x16
  42b294:	mov	x23, #0x0                   	// #0
  42b298:	b	42b224 <ferror@plt+0x27984>
  42b29c:	ldr	x0, [x19, #16]
  42b2a0:	mov	x4, #0x0                   	// #0
  42b2a4:	ldp	x23, x24, [sp, #48]
  42b2a8:	ldr	x19, [x0, #8]
  42b2ac:	cbnz	x19, 42b1e4 <ferror@plt+0x27944>
  42b2b0:	b	42b278 <ferror@plt+0x279d8>
  42b2b4:	ldr	x24, [x19, #16]
  42b2b8:	stp	x25, x26, [sp, #64]
  42b2bc:	cbz	x24, 42b7f0 <ferror@plt+0x27f50>
  42b2c0:	ldr	w0, [x20, #56]
  42b2c4:	ldr	w25, [x24, #12]
  42b2c8:	cmp	w25, w0
  42b2cc:	b.ls	42b900 <ferror@plt+0x28060>  // b.plast
  42b2d0:	ldr	w0, [x20, #48]
  42b2d4:	ldr	w1, [x24, #8]
  42b2d8:	cmp	w0, w1
  42b2dc:	b.eq	42b938 <ferror@plt+0x28098>  // b.none
  42b2e0:	str	w0, [x24, #8]
  42b2e4:	ldr	x24, [x24, #32]
  42b2e8:	cmp	x24, #0x0
  42b2ec:	cset	w5, ne  // ne = any
  42b2f0:	cmp	w5, #0x0
  42b2f4:	ccmp	x24, x19, #0x4, ne  // ne = any
  42b2f8:	b.ne	42b8d8 <ferror@plt+0x28038>  // b.any
  42b2fc:	ldr	w3, [x19]
  42b300:	b	42b7f8 <ferror@plt+0x27f58>
  42b304:	ldr	x0, [x19, #16]
  42b308:	cbz	x0, 42b8b8 <ferror@plt+0x28018>
  42b30c:	ldr	w2, [x0, #12]
  42b310:	ldr	w1, [x20, #56]
  42b314:	cmp	w2, w1
  42b318:	b.ls	42b964 <ferror@plt+0x280c4>  // b.plast
  42b31c:	ldr	w4, [x0, #8]
  42b320:	ldr	w1, [x20, #48]
  42b324:	cmp	w4, w1
  42b328:	b.eq	42b9ac <ferror@plt+0x2810c>  // b.none
  42b32c:	ldr	x5, [x22, #152]
  42b330:	str	w1, [x0, #8]
  42b334:	ldr	w4, [x19, #4]
  42b338:	cmp	w3, #0x7
  42b33c:	mov	x1, x23
  42b340:	cset	w3, eq  // eq = none
  42b344:	mov	x0, x21
  42b348:	blr	x5
  42b34c:	cbz	w0, 42b4b8 <ferror@plt+0x27c18>
  42b350:	ldr	x0, [x19, #16]
  42b354:	cbz	x0, 42b3b8 <ferror@plt+0x27b18>
  42b358:	ldr	x0, [x0]
  42b35c:	cbz	x0, 42b3b8 <ferror@plt+0x27b18>
  42b360:	ldr	x23, [x0]
  42b364:	cbz	x23, 42b3b8 <ferror@plt+0x27b18>
  42b368:	mov	w24, #0x0                   	// #0
  42b36c:	ldr	x3, [x23, #8]
  42b370:	mov	x2, x21
  42b374:	mov	x1, x22
  42b378:	mov	x0, x20
  42b37c:	mov	x4, #0x0                   	// #0
  42b380:	bl	42b1b8 <ferror@plt+0x27918>
  42b384:	cbz	w0, 42b4b8 <ferror@plt+0x27c18>
  42b388:	ldr	w4, [x23, #16]
  42b38c:	mov	x0, x21
  42b390:	ldp	w2, w3, [x23, #24]
  42b394:	ldr	x1, [x23]
  42b398:	ldr	x5, [x22, #160]
  42b39c:	blr	x5
  42b3a0:	cbz	w0, 42b4b8 <ferror@plt+0x27c18>
  42b3a4:	ldr	x0, [x19, #16]
  42b3a8:	add	w24, w24, #0x1
  42b3ac:	ldr	x0, [x0]
  42b3b0:	ldr	x23, [x0, w24, uxtw #3]
  42b3b4:	cbnz	x23, 42b36c <ferror@plt+0x27acc>
  42b3b8:	ldr	x1, [x22, #168]
  42b3bc:	b	42b5dc <ferror@plt+0x27d3c>
  42b3c0:	ldr	x3, [x19, #16]
  42b3c4:	mov	x2, x21
  42b3c8:	mov	x1, x22
  42b3cc:	mov	x0, x20
  42b3d0:	mov	x4, #0x0                   	// #0
  42b3d4:	ldr	x3, [x3]
  42b3d8:	bl	42b1b8 <ferror@plt+0x27918>
  42b3dc:	cbz	w0, 42b4b8 <ferror@plt+0x27c18>
  42b3e0:	ldr	x0, [x19, #16]
  42b3e4:	ldr	x1, [x0, #8]
  42b3e8:	cbz	x1, 42b9d0 <ferror@plt+0x28130>
  42b3ec:	ldr	x3, [x1]
  42b3f0:	cbz	x3, 42bc20 <ferror@plt+0x28380>
  42b3f4:	mov	x23, #0x8                   	// #8
  42b3f8:	mov	w24, #0x0                   	// #0
  42b3fc:	mov	x2, x21
  42b400:	mov	x1, x22
  42b404:	mov	x0, x20
  42b408:	mov	x4, #0x0                   	// #0
  42b40c:	bl	42b1b8 <ferror@plt+0x27918>
  42b410:	cbz	w0, 42b4b8 <ferror@plt+0x27c18>
  42b414:	ldr	x0, [x19, #16]
  42b418:	add	w24, w24, #0x1
  42b41c:	ldr	x1, [x0, #8]
  42b420:	ldr	x3, [x1, x23]
  42b424:	add	x23, x23, #0x8
  42b428:	cbnz	x3, 42b3fc <ferror@plt+0x27b5c>
  42b42c:	ldr	w2, [x0, #16]
  42b430:	mov	w1, w24
  42b434:	mov	x0, x21
  42b438:	ldr	x3, [x22, #80]
  42b43c:	b	42b5c0 <ferror@plt+0x27d20>
  42b440:	ldr	x3, [x19, #16]
  42b444:	mov	x0, x20
  42b448:	mov	x2, x21
  42b44c:	mov	x1, x22
  42b450:	mov	x4, #0x0                   	// #0
  42b454:	bl	42b1b8 <ferror@plt+0x27918>
  42b458:	cbz	w0, 42b4b8 <ferror@plt+0x27c18>
  42b45c:	ldr	x1, [x22, #72]
  42b460:	b	42b5dc <ferror@plt+0x27d3c>
  42b464:	ldr	x3, [x19, #16]
  42b468:	mov	x0, x20
  42b46c:	mov	x2, x21
  42b470:	mov	x1, x22
  42b474:	mov	x4, #0x0                   	// #0
  42b478:	ldr	x3, [x3]
  42b47c:	bl	42b1b8 <ferror@plt+0x27918>
  42b480:	cbz	w0, 42b4b8 <ferror@plt+0x27c18>
  42b484:	ldr	x1, [x19, #16]
  42b488:	mov	x0, x21
  42b48c:	ldr	x2, [x22, #112]
  42b490:	ldr	w1, [x1, #8]
  42b494:	b	42b578 <ferror@plt+0x27cd8>
  42b498:	ldr	x3, [x19, #16]
  42b49c:	mov	x2, x21
  42b4a0:	mov	x1, x22
  42b4a4:	mov	x0, x20
  42b4a8:	mov	x4, #0x0                   	// #0
  42b4ac:	ldr	x3, [x3]
  42b4b0:	bl	42b1b8 <ferror@plt+0x27918>
  42b4b4:	cbnz	w0, 42b794 <ferror@plt+0x27ef4>
  42b4b8:	mov	w0, #0x0                   	// #0
  42b4bc:	ldp	x19, x20, [sp, #16]
  42b4c0:	ldp	x21, x22, [sp, #32]
  42b4c4:	ldp	x23, x24, [sp, #48]
  42b4c8:	ldp	x29, x30, [sp], #80
  42b4cc:	ret
  42b4d0:	ldr	x3, [x19, #16]
  42b4d4:	mov	x0, x20
  42b4d8:	mov	x2, x21
  42b4dc:	mov	x1, x22
  42b4e0:	mov	x4, #0x0                   	// #0
  42b4e4:	ldr	x3, [x3]
  42b4e8:	bl	42b1b8 <ferror@plt+0x27918>
  42b4ec:	cbz	w0, 42b4b8 <ferror@plt+0x27c18>
  42b4f0:	ldr	x2, [x19, #16]
  42b4f4:	mov	x0, x21
  42b4f8:	ldp	x19, x20, [sp, #16]
  42b4fc:	ldp	x1, x2, [x2, #8]
  42b500:	ldp	x23, x24, [sp, #48]
  42b504:	ldr	x3, [x22, #96]
  42b508:	ldp	x21, x22, [sp, #32]
  42b50c:	mov	x16, x3
  42b510:	ldp	x29, x30, [sp], #80
  42b514:	br	x16
  42b518:	ldr	x3, [x19, #16]
  42b51c:	mov	x0, x20
  42b520:	mov	x2, x21
  42b524:	mov	x1, x22
  42b528:	mov	x4, #0x0                   	// #0
  42b52c:	bl	42b1b8 <ferror@plt+0x27918>
  42b530:	cbz	w0, 42b4b8 <ferror@plt+0x27c18>
  42b534:	ldr	x1, [x22, #88]
  42b538:	b	42b5dc <ferror@plt+0x27d3c>
  42b53c:	ldr	x0, [x19, #16]
  42b540:	ldr	x4, [x22, #64]
  42b544:	cbz	x0, 42b8c4 <ferror@plt+0x28024>
  42b548:	mov	x1, x23
  42b54c:	ldp	x2, x3, [x0]
  42b550:	mov	x0, x21
  42b554:	ldp	x19, x20, [sp, #16]
  42b558:	mov	x16, x4
  42b55c:	ldp	x21, x22, [sp, #32]
  42b560:	ldp	x23, x24, [sp, #48]
  42b564:	ldp	x29, x30, [sp], #80
  42b568:	br	x16
  42b56c:	ldr	w1, [x19, #4]
  42b570:	mov	x0, x21
  42b574:	ldr	x2, [x22, #56]
  42b578:	mov	x16, x2
  42b57c:	ldp	x19, x20, [sp, #16]
  42b580:	ldp	x21, x22, [sp, #32]
  42b584:	ldp	x23, x24, [sp, #48]
  42b588:	ldp	x29, x30, [sp], #80
  42b58c:	br	x16
  42b590:	ldr	w1, [x19, #4]
  42b594:	mov	x0, x21
  42b598:	ldr	x2, [x22, #48]
  42b59c:	b	42b578 <ferror@plt+0x27cd8>
  42b5a0:	ldr	w1, [x19, #4]
  42b5a4:	mov	x0, x21
  42b5a8:	ldr	x2, [x22, #40]
  42b5ac:	b	42b578 <ferror@plt+0x27cd8>
  42b5b0:	ldr	w1, [x19, #4]
  42b5b4:	mov	x0, x21
  42b5b8:	ldr	w2, [x19, #16]
  42b5bc:	ldr	x3, [x22, #32]
  42b5c0:	mov	x16, x3
  42b5c4:	ldp	x19, x20, [sp, #16]
  42b5c8:	ldp	x21, x22, [sp, #32]
  42b5cc:	ldp	x23, x24, [sp, #48]
  42b5d0:	ldp	x29, x30, [sp], #80
  42b5d4:	br	x16
  42b5d8:	ldr	x1, [x22, #24]
  42b5dc:	mov	x0, x21
  42b5e0:	ldp	x19, x20, [sp, #16]
  42b5e4:	mov	x16, x1
  42b5e8:	ldp	x21, x22, [sp, #32]
  42b5ec:	ldp	x23, x24, [sp, #48]
  42b5f0:	ldp	x29, x30, [sp], #80
  42b5f4:	br	x16
  42b5f8:	ldr	x0, [x19, #16]
  42b5fc:	ldp	x23, x24, [sp, #48]
  42b600:	ldr	x0, [x0]
  42b604:	ldr	x19, [x0]
  42b608:	cbnz	x19, 42b1e4 <ferror@plt+0x27944>
  42b60c:	b	42b278 <ferror@plt+0x279d8>
  42b610:	mov	w2, #0x5                   	// #5
  42b614:	adrp	x1, 448000 <warn@@Base+0x11468>
  42b618:	mov	x0, #0x0                   	// #0
  42b61c:	add	x1, x1, #0xa50
  42b620:	bl	403700 <dcgettext@plt>
  42b624:	mov	x2, x0
  42b628:	adrp	x3, 466000 <_sch_istable+0x1478>
  42b62c:	adrp	x1, 43f000 <warn@@Base+0x8468>
  42b630:	add	x1, x1, #0x790
  42b634:	ldr	x0, [x3, #3776]
  42b638:	bl	403880 <fprintf@plt>
  42b63c:	b	42b4b8 <ferror@plt+0x27c18>
  42b640:	ldr	x3, [x19, #16]
  42b644:	mov	x0, x20
  42b648:	mov	x2, x21
  42b64c:	mov	x1, x22
  42b650:	mov	x4, #0x0                   	// #0
  42b654:	bl	42b1b8 <ferror@plt+0x27918>
  42b658:	cbz	w0, 42b4b8 <ferror@plt+0x27c18>
  42b65c:	ldr	x1, [x22, #144]
  42b660:	b	42b5dc <ferror@plt+0x27d3c>
  42b664:	ldr	x3, [x19, #16]
  42b668:	mov	x0, x20
  42b66c:	mov	x2, x21
  42b670:	mov	x1, x22
  42b674:	mov	x4, #0x0                   	// #0
  42b678:	bl	42b1b8 <ferror@plt+0x27918>
  42b67c:	cbz	w0, 42b4b8 <ferror@plt+0x27c18>
  42b680:	ldr	x1, [x22, #136]
  42b684:	b	42b5dc <ferror@plt+0x27d3c>
  42b688:	ldr	x3, [x19, #16]
  42b68c:	mov	x2, x21
  42b690:	mov	x1, x22
  42b694:	mov	x0, x20
  42b698:	mov	x4, #0x0                   	// #0
  42b69c:	ldr	x3, [x3]
  42b6a0:	bl	42b1b8 <ferror@plt+0x27918>
  42b6a4:	cbz	w0, 42b4b8 <ferror@plt+0x27c18>
  42b6a8:	ldr	x0, [x19, #16]
  42b6ac:	ldr	x1, [x0, #16]
  42b6b0:	cbz	x1, 42b9d8 <ferror@plt+0x28138>
  42b6b4:	ldr	x3, [x1]
  42b6b8:	cbz	x3, 42bc18 <ferror@plt+0x28378>
  42b6bc:	mov	x23, #0x8                   	// #8
  42b6c0:	mov	w24, #0x0                   	// #0
  42b6c4:	mov	x2, x21
  42b6c8:	mov	x1, x22
  42b6cc:	mov	x0, x20
  42b6d0:	mov	x4, #0x0                   	// #0
  42b6d4:	bl	42b1b8 <ferror@plt+0x27918>
  42b6d8:	cbz	w0, 42b4b8 <ferror@plt+0x27c18>
  42b6dc:	ldr	x0, [x19, #16]
  42b6e0:	add	w24, w24, #0x1
  42b6e4:	ldr	x1, [x0, #16]
  42b6e8:	ldr	x3, [x1, x23]
  42b6ec:	add	x23, x23, #0x8
  42b6f0:	cbnz	x3, 42b6c4 <ferror@plt+0x27e24>
  42b6f4:	ldr	x3, [x0, #8]
  42b6f8:	cbz	x3, 42b71c <ferror@plt+0x27e7c>
  42b6fc:	mov	x0, x20
  42b700:	mov	x2, x21
  42b704:	mov	x1, x22
  42b708:	mov	x4, #0x0                   	// #0
  42b70c:	bl	42b1b8 <ferror@plt+0x27918>
  42b710:	cbz	w0, 42b4b8 <ferror@plt+0x27c18>
  42b714:	ldr	x0, [x19, #16]
  42b718:	ldr	x3, [x0, #8]
  42b71c:	cmp	x3, #0x0
  42b720:	mov	w2, w24
  42b724:	ldr	w3, [x0, #24]
  42b728:	mov	x0, x21
  42b72c:	cset	w1, ne  // ne = any
  42b730:	ldp	x19, x20, [sp, #16]
  42b734:	ldp	x23, x24, [sp, #48]
  42b738:	ldr	x4, [x22, #128]
  42b73c:	ldp	x21, x22, [sp, #32]
  42b740:	mov	x16, x4
  42b744:	ldp	x29, x30, [sp], #80
  42b748:	br	x16
  42b74c:	ldr	x3, [x19, #16]
  42b750:	mov	x2, x21
  42b754:	mov	x1, x22
  42b758:	mov	x0, x20
  42b75c:	mov	x4, #0x0                   	// #0
  42b760:	ldr	x3, [x3]
  42b764:	bl	42b1b8 <ferror@plt+0x27918>
  42b768:	cbz	w0, 42b4b8 <ferror@plt+0x27c18>
  42b76c:	ldr	x3, [x19, #16]
  42b770:	mov	x0, x20
  42b774:	mov	x2, x21
  42b778:	mov	x1, x22
  42b77c:	mov	x4, #0x0                   	// #0
  42b780:	ldr	x3, [x3, #8]
  42b784:	bl	42b1b8 <ferror@plt+0x27918>
  42b788:	cbz	w0, 42b4b8 <ferror@plt+0x27c18>
  42b78c:	ldr	x1, [x22, #120]
  42b790:	b	42b5dc <ferror@plt+0x27d3c>
  42b794:	ldr	x3, [x19, #16]
  42b798:	mov	x0, x20
  42b79c:	mov	x2, x21
  42b7a0:	mov	x1, x22
  42b7a4:	mov	x4, #0x0                   	// #0
  42b7a8:	ldr	x3, [x3, #8]
  42b7ac:	bl	42b1b8 <ferror@plt+0x27918>
  42b7b0:	cbz	w0, 42b4b8 <ferror@plt+0x27c18>
  42b7b4:	ldr	x3, [x19, #16]
  42b7b8:	mov	x0, x21
  42b7bc:	ldp	x19, x20, [sp, #16]
  42b7c0:	ldp	x1, x2, [x3, #16]
  42b7c4:	ldp	x23, x24, [sp, #48]
  42b7c8:	ldr	x4, [x22, #104]
  42b7cc:	ldp	x21, x22, [sp, #32]
  42b7d0:	mov	x16, x4
  42b7d4:	ldp	x29, x30, [sp], #80
  42b7d8:	ldr	w3, [x3, #32]
  42b7dc:	br	x16
  42b7e0:	ldr	x2, [x19, #16]
  42b7e4:	ldp	x23, x24, [sp, #48]
  42b7e8:	ldp	x4, x19, [x2]
  42b7ec:	b	42b274 <ferror@plt+0x279d4>
  42b7f0:	mov	w5, #0x0                   	// #0
  42b7f4:	mov	w25, #0x0                   	// #0
  42b7f8:	cmp	x24, x19
  42b7fc:	ldr	w4, [x19, #4]
  42b800:	ldr	x7, [x22, #176]
  42b804:	cset	w6, eq  // eq = none
  42b808:	cmp	w3, #0x9
  42b80c:	mov	w2, w25
  42b810:	mov	x1, x23
  42b814:	cset	w3, eq  // eq = none
  42b818:	mov	x0, x21
  42b81c:	blr	x7
  42b820:	cbz	w0, 42b8b0 <ferror@plt+0x28010>
  42b824:	ldr	x0, [x19, #16]
  42b828:	cbz	x0, 42baf4 <ferror@plt+0x28254>
  42b82c:	ldr	x1, [x0]
  42b830:	cbz	x1, 42ba68 <ferror@plt+0x281c8>
  42b834:	ldr	x23, [x1]
  42b838:	cbz	x23, 42ba68 <ferror@plt+0x281c8>
  42b83c:	mov	w24, #0x0                   	// #0
  42b840:	b	42b870 <ferror@plt+0x27fd0>
  42b844:	mov	w3, w4
  42b848:	mov	x0, x21
  42b84c:	ldr	x2, [x23, #24]
  42b850:	ldr	x4, [x22, #184]
  42b854:	blr	x4
  42b858:	cbz	w0, 42b8b0 <ferror@plt+0x28010>
  42b85c:	ldr	x0, [x19, #16]
  42b860:	add	w24, w24, #0x1
  42b864:	ldr	x1, [x0]
  42b868:	ldr	x23, [x1, w24, uxtw #3]
  42b86c:	cbz	x23, 42ba68 <ferror@plt+0x281c8>
  42b870:	ldr	x3, [x23, #8]
  42b874:	mov	x2, x21
  42b878:	mov	x1, x22
  42b87c:	mov	x0, x20
  42b880:	mov	x4, #0x0                   	// #0
  42b884:	bl	42b1b8 <ferror@plt+0x27918>
  42b888:	cbz	w0, 42b8b0 <ferror@plt+0x28010>
  42b88c:	ldp	w4, w0, [x23, #16]
  42b890:	ldr	x1, [x23]
  42b894:	cbnz	w0, 42b844 <ferror@plt+0x27fa4>
  42b898:	ldp	w2, w3, [x23, #24]
  42b89c:	mov	x0, x21
  42b8a0:	ldr	x5, [x22, #160]
  42b8a4:	blr	x5
  42b8a8:	cbnz	w0, 42b85c <ferror@plt+0x27fbc>
  42b8ac:	nop
  42b8b0:	ldp	x25, x26, [sp, #64]
  42b8b4:	b	42b4b8 <ferror@plt+0x27c18>
  42b8b8:	mov	w2, #0x0                   	// #0
  42b8bc:	ldr	x5, [x22, #152]
  42b8c0:	b	42b334 <ferror@plt+0x27a94>
  42b8c4:	mov	x1, x23
  42b8c8:	mov	x0, x21
  42b8cc:	mov	x3, #0x0                   	// #0
  42b8d0:	mov	x2, #0x0                   	// #0
  42b8d4:	b	42b554 <ferror@plt+0x27cb4>
  42b8d8:	mov	x3, x24
  42b8dc:	mov	x2, x21
  42b8e0:	mov	x1, x22
  42b8e4:	mov	x0, x20
  42b8e8:	mov	x4, #0x0                   	// #0
  42b8ec:	bl	42b1b8 <ferror@plt+0x27918>
  42b8f0:	cbz	w0, 42b8b0 <ferror@plt+0x28010>
  42b8f4:	ldr	w3, [x19]
  42b8f8:	mov	w5, #0x1                   	// #1
  42b8fc:	b	42b7f8 <ferror@plt+0x27f58>
  42b900:	mov	x2, x19
  42b904:	mov	x1, x23
  42b908:	mov	x0, x20
  42b90c:	bl	42b080 <ferror@plt+0x277e0>
  42b910:	cbz	w0, 42b8b0 <ferror@plt+0x28010>
  42b914:	ldr	x24, [x19, #16]
  42b918:	ldr	w0, [x20, #48]
  42b91c:	ldp	w1, w25, [x24, #8]
  42b920:	cmp	w0, w1
  42b924:	b.ne	42b2e0 <ferror@plt+0x27a40>  // b.any
  42b928:	ldr	w0, [x20, #56]
  42b92c:	cmp	w0, w25
  42b930:	b.cs	42bc58 <ferror@plt+0x283b8>  // b.hs, b.nlast
  42b934:	ldr	w3, [x19]
  42b938:	mov	w2, w25
  42b93c:	mov	x1, x23
  42b940:	mov	x0, x21
  42b944:	ldp	x19, x20, [sp, #16]
  42b948:	ldp	x23, x24, [sp, #48]
  42b94c:	ldp	x25, x26, [sp, #64]
  42b950:	ldr	x4, [x22, #248]
  42b954:	ldp	x21, x22, [sp, #32]
  42b958:	mov	x16, x4
  42b95c:	ldp	x29, x30, [sp], #80
  42b960:	br	x16
  42b964:	mov	x2, x19
  42b968:	mov	x1, x23
  42b96c:	mov	x0, x20
  42b970:	bl	42b080 <ferror@plt+0x277e0>
  42b974:	cbz	w0, 42b4b8 <ferror@plt+0x27c18>
  42b978:	ldr	x0, [x19, #16]
  42b97c:	ldr	w1, [x20, #48]
  42b980:	ldr	w2, [x0, #8]
  42b984:	cmp	w1, w2
  42b988:	b.eq	42b998 <ferror@plt+0x280f8>  // b.none
  42b98c:	ldr	w2, [x0, #12]
  42b990:	ldr	w3, [x19]
  42b994:	b	42b32c <ferror@plt+0x27a8c>
  42b998:	ldr	w2, [x0, #12]
  42b99c:	ldr	w0, [x20, #56]
  42b9a0:	cmp	w2, w0
  42b9a4:	b.ls	42bc7c <ferror@plt+0x283dc>  // b.plast
  42b9a8:	ldr	w3, [x19]
  42b9ac:	ldr	x4, [x22, #248]
  42b9b0:	mov	x1, x23
  42b9b4:	mov	x0, x21
  42b9b8:	mov	x16, x4
  42b9bc:	ldp	x19, x20, [sp, #16]
  42b9c0:	ldp	x21, x22, [sp, #32]
  42b9c4:	ldp	x23, x24, [sp, #48]
  42b9c8:	ldp	x29, x30, [sp], #80
  42b9cc:	br	x16
  42b9d0:	mov	w24, #0xffffffff            	// #-1
  42b9d4:	b	42b42c <ferror@plt+0x27b8c>
  42b9d8:	mov	w24, #0xffffffff            	// #-1
  42b9dc:	b	42b6f4 <ferror@plt+0x27e54>
  42b9e0:	cmp	w3, #0x16
  42b9e4:	b.eq	42bbec <ferror@plt+0x2834c>  // b.none
  42b9e8:	mov	x1, x19
  42b9ec:	mov	x0, x20
  42b9f0:	mov	x2, #0x0                   	// #0
  42b9f4:	stp	x23, x24, [sp, #48]
  42b9f8:	bl	42a508 <ferror@plt+0x26c68>
  42b9fc:	mov	x23, x0
  42ba00:	cbz	x0, 42bc28 <ferror@plt+0x28388>
  42ba04:	ldr	w3, [x0]
  42ba08:	ldr	x0, [x19, #16]
  42ba0c:	sub	w1, w3, #0x7
  42ba10:	cmp	w1, #0x3
  42ba14:	ldr	x0, [x0]
  42ba18:	ldr	x1, [x0, #8]
  42ba1c:	b.hi	42bc0c <ferror@plt+0x2836c>  // b.pmore
  42ba20:	ldr	x0, [x23, #16]
  42ba24:	cbz	x0, 42bc0c <ferror@plt+0x2836c>
  42ba28:	ldr	w2, [x0, #12]
  42ba2c:	ldr	w0, [x20, #56]
  42ba30:	cmp	w2, w0
  42ba34:	b.hi	42ba60 <ferror@plt+0x281c0>  // b.pmore
  42ba38:	mov	x0, x20
  42ba3c:	mov	x2, x23
  42ba40:	bl	42b080 <ferror@plt+0x277e0>
  42ba44:	cbz	w0, 42b4b8 <ferror@plt+0x27c18>
  42ba48:	ldr	x0, [x19, #16]
  42ba4c:	ldr	x1, [x23, #16]
  42ba50:	ldr	x0, [x0]
  42ba54:	ldr	w2, [x1, #12]
  42ba58:	ldr	w3, [x23]
  42ba5c:	ldr	x1, [x0, #8]
  42ba60:	ldr	x4, [x22, #248]
  42ba64:	b	42b9b4 <ferror@plt+0x28114>
  42ba68:	ldr	x1, [x0, #16]
  42ba6c:	cbz	x1, 42bb18 <ferror@plt+0x28278>
  42ba70:	ldr	x23, [x1]
  42ba74:	cbz	x23, 42bb18 <ferror@plt+0x28278>
  42ba78:	mov	w24, #0x0                   	// #0
  42ba7c:	b	42baac <ferror@plt+0x2820c>
  42ba80:	ldp	w1, w2, [x23, #8]
  42ba84:	mov	x0, x21
  42ba88:	ldr	w3, [x23, #16]
  42ba8c:	ldr	x4, [x22, #192]
  42ba90:	blr	x4
  42ba94:	cbz	w0, 42b8b0 <ferror@plt+0x28010>
  42ba98:	ldr	x0, [x19, #16]
  42ba9c:	add	w24, w24, #0x1
  42baa0:	ldr	x1, [x0, #16]
  42baa4:	ldr	x23, [x1, w24, uxtw #3]
  42baa8:	cbz	x23, 42bb18 <ferror@plt+0x28278>
  42baac:	ldr	x3, [x23]
  42bab0:	mov	x2, x21
  42bab4:	mov	x1, x22
  42bab8:	mov	x0, x20
  42babc:	mov	x4, #0x0                   	// #0
  42bac0:	bl	42b1b8 <ferror@plt+0x27918>
  42bac4:	cbnz	w0, 42ba80 <ferror@plt+0x281e0>
  42bac8:	ldp	x25, x26, [sp, #64]
  42bacc:	b	42b4b8 <ferror@plt+0x27c18>
  42bad0:	ldr	x1, [x22, #224]
  42bad4:	mov	x0, x21
  42bad8:	blr	x1
  42badc:	cbz	w0, 42b8b0 <ferror@plt+0x28010>
  42bae0:	ldr	x0, [x19, #16]
  42bae4:	add	w26, w26, #0x1
  42bae8:	ldr	x0, [x0, #24]
  42baec:	ldr	x25, [x0, w26, uxtw #3]
  42baf0:	cbnz	x25, 42bb2c <ferror@plt+0x2828c>
  42baf4:	mov	x0, x21
  42baf8:	ldp	x19, x20, [sp, #16]
  42bafc:	ldp	x23, x24, [sp, #48]
  42bb00:	ldp	x25, x26, [sp, #64]
  42bb04:	ldr	x1, [x22, #232]
  42bb08:	ldp	x21, x22, [sp, #32]
  42bb0c:	mov	x16, x1
  42bb10:	ldp	x29, x30, [sp], #80
  42bb14:	br	x16
  42bb18:	ldr	x0, [x0, #24]
  42bb1c:	cbz	x0, 42baf4 <ferror@plt+0x28254>
  42bb20:	ldr	x25, [x0]
  42bb24:	cbz	x25, 42baf4 <ferror@plt+0x28254>
  42bb28:	mov	w26, #0x0                   	// #0
  42bb2c:	ldr	x1, [x25]
  42bb30:	mov	x0, x21
  42bb34:	ldr	x2, [x22, #200]
  42bb38:	blr	x2
  42bb3c:	cbz	w0, 42b8b0 <ferror@plt+0x28010>
  42bb40:	ldr	x0, [x25, #8]
  42bb44:	mov	w24, #0x0                   	// #0
  42bb48:	ldr	x23, [x0]
  42bb4c:	cbnz	x23, 42bb80 <ferror@plt+0x282e0>
  42bb50:	b	42bad0 <ferror@plt+0x28230>
  42bb54:	ldr	x0, [x23, #40]
  42bb58:	ldr	x7, [x22, #208]
  42bb5c:	cmp	x0, #0x0
  42bb60:	cset	w6, ne  // ne = any
  42bb64:	mov	x0, x21
  42bb68:	blr	x7
  42bb6c:	cbz	w0, 42b8b0 <ferror@plt+0x28010>
  42bb70:	ldr	x0, [x25, #8]
  42bb74:	add	w24, w24, #0x1
  42bb78:	ldr	x23, [x0, w24, uxtw #3]
  42bb7c:	cbz	x23, 42bad0 <ferror@plt+0x28230>
  42bb80:	ldr	x3, [x23, #40]
  42bb84:	cbz	x3, 42bba0 <ferror@plt+0x28300>
  42bb88:	mov	x2, x21
  42bb8c:	mov	x1, x22
  42bb90:	mov	x0, x20
  42bb94:	mov	x4, #0x0                   	// #0
  42bb98:	bl	42b1b8 <ferror@plt+0x27918>
  42bb9c:	cbz	w0, 42b8b0 <ferror@plt+0x28010>
  42bba0:	ldr	x3, [x23, #8]
  42bba4:	mov	x2, x21
  42bba8:	mov	x1, x22
  42bbac:	mov	x0, x20
  42bbb0:	mov	x4, #0x0                   	// #0
  42bbb4:	bl	42b1b8 <ferror@plt+0x27918>
  42bbb8:	cbz	w0, 42b8b0 <ferror@plt+0x28010>
  42bbbc:	ldr	x5, [x23, #32]
  42bbc0:	ldp	w2, w3, [x23, #16]
  42bbc4:	cmn	x5, #0x1
  42bbc8:	ldr	w4, [x23, #24]
  42bbcc:	ldr	x1, [x23]
  42bbd0:	b.ne	42bb54 <ferror@plt+0x282b4>  // b.any
  42bbd4:	ldr	x5, [x22, #216]
  42bbd8:	mov	x0, x21
  42bbdc:	blr	x5
  42bbe0:	cbnz	w0, 42bb70 <ferror@plt+0x282d0>
  42bbe4:	ldp	x25, x26, [sp, #64]
  42bbe8:	b	42b4b8 <ferror@plt+0x27c18>
  42bbec:	ldr	x1, [x0, #8]
  42bbf0:	mov	x0, x21
  42bbf4:	ldp	x19, x20, [sp, #16]
  42bbf8:	ldr	x2, [x22, #240]
  42bbfc:	ldp	x21, x22, [sp, #32]
  42bc00:	mov	x16, x2
  42bc04:	ldp	x29, x30, [sp], #80
  42bc08:	br	x16
  42bc0c:	mov	w2, #0x0                   	// #0
  42bc10:	ldr	x4, [x22, #248]
  42bc14:	b	42b9b4 <ferror@plt+0x28114>
  42bc18:	mov	w24, #0x0                   	// #0
  42bc1c:	b	42b6f4 <ferror@plt+0x27e54>
  42bc20:	mov	w24, #0x0                   	// #0
  42bc24:	b	42b42c <ferror@plt+0x27b8c>
  42bc28:	ldr	x1, [x22, #16]
  42bc2c:	b	42b5dc <ferror@plt+0x27d3c>
  42bc30:	adrp	x3, 448000 <warn@@Base+0x11468>
  42bc34:	add	x3, x3, #0xe70
  42bc38:	adrp	x1, 448000 <warn@@Base+0x11468>
  42bc3c:	adrp	x0, 448000 <warn@@Base+0x11468>
  42bc40:	add	x3, x3, #0x18
  42bc44:	add	x1, x1, #0x988
  42bc48:	add	x0, x0, #0xa30
  42bc4c:	mov	w2, #0x9ad                 	// #2477
  42bc50:	stp	x25, x26, [sp, #64]
  42bc54:	bl	4037c0 <__assert_fail@plt>
  42bc58:	adrp	x3, 448000 <warn@@Base+0x11468>
  42bc5c:	add	x3, x3, #0xe70
  42bc60:	adrp	x1, 448000 <warn@@Base+0x11468>
  42bc64:	adrp	x0, 448000 <warn@@Base+0x11468>
  42bc68:	add	x3, x3, #0x30
  42bc6c:	add	x1, x1, #0x988
  42bc70:	add	x0, x0, #0xa80
  42bc74:	mov	w2, #0xa7e                 	// #2686
  42bc78:	bl	4037c0 <__assert_fail@plt>
  42bc7c:	adrp	x3, 448000 <warn@@Base+0x11468>
  42bc80:	add	x3, x3, #0xe70
  42bc84:	adrp	x1, 448000 <warn@@Base+0x11468>
  42bc88:	adrp	x0, 448000 <warn@@Base+0x11468>
  42bc8c:	add	x3, x3, #0x18
  42bc90:	add	x1, x1, #0x988
  42bc94:	add	x0, x0, #0xa80
  42bc98:	mov	w2, #0x9d2                 	// #2514
  42bc9c:	stp	x25, x26, [sp, #64]
  42bca0:	bl	4037c0 <__assert_fail@plt>
  42bca4:	nop
  42bca8:	stp	x29, x30, [sp, #-64]!
  42bcac:	mov	x29, sp
  42bcb0:	ldr	w4, [x3, #20]
  42bcb4:	stp	x19, x20, [sp, #16]
  42bcb8:	mov	x19, x3
  42bcbc:	mov	x20, x1
  42bcc0:	stp	x21, x22, [sp, #32]
  42bcc4:	cmp	w4, #0x3
  42bcc8:	mov	x21, x2
  42bccc:	b.eq	42bdcc <ferror@plt+0x2852c>  // b.none
  42bcd0:	b.hi	42bd24 <ferror@plt+0x28484>  // b.pmore
  42bcd4:	cmp	w4, #0x1
  42bcd8:	b.eq	42be38 <ferror@plt+0x28598>  // b.none
  42bcdc:	cmp	w4, #0x2
  42bce0:	b.ne	42bd70 <ferror@plt+0x284d0>  // b.any
  42bce4:	ldr	x3, [x3, #32]
  42bce8:	mov	x4, #0x0                   	// #0
  42bcec:	ldr	x3, [x3, #8]
  42bcf0:	bl	42b1b8 <ferror@plt+0x27918>
  42bcf4:	cbz	w0, 42be24 <ferror@plt+0x28584>
  42bcf8:	ldr	x3, [x19, #32]
  42bcfc:	mov	x0, x21
  42bd00:	ldr	x1, [x19, #8]
  42bd04:	ldp	x21, x22, [sp, #32]
  42bd08:	ldr	x4, [x20, #296]
  42bd0c:	ldp	x19, x20, [sp, #16]
  42bd10:	mov	x16, x4
  42bd14:	ldp	x29, x30, [sp], #64
  42bd18:	ldr	w2, [x3]
  42bd1c:	ldr	x3, [x3, #16]
  42bd20:	br	x16
  42bd24:	cmp	w4, #0x5
  42bd28:	b.eq	42be68 <ferror@plt+0x285c8>  // b.none
  42bd2c:	cmp	w4, #0x6
  42bd30:	b.ne	42bda0 <ferror@plt+0x28500>  // b.any
  42bd34:	ldr	x3, [x3, #32]
  42bd38:	mov	x4, #0x0                   	// #0
  42bd3c:	ldr	x3, [x3]
  42bd40:	bl	42b1b8 <ferror@plt+0x27918>
  42bd44:	cbz	w0, 42be24 <ferror@plt+0x28584>
  42bd48:	ldr	x2, [x19, #32]
  42bd4c:	mov	x0, x21
  42bd50:	ldr	x1, [x19, #8]
  42bd54:	ldp	x21, x22, [sp, #32]
  42bd58:	ldr	x3, [x20, #288]
  42bd5c:	ldp	x19, x20, [sp, #16]
  42bd60:	mov	x16, x3
  42bd64:	ldp	x29, x30, [sp], #64
  42bd68:	ldr	x2, [x2, #8]
  42bd6c:	br	x16
  42bd70:	cbnz	w4, 42bf50 <ferror@plt+0x286b0>
  42bd74:	mov	x4, x3
  42bd78:	ldr	x3, [x3, #32]
  42bd7c:	bl	42b1b8 <ferror@plt+0x27918>
  42bd80:	cbz	w0, 42be24 <ferror@plt+0x28584>
  42bd84:	ldr	x1, [x19, #8]
  42bd88:	mov	x0, x21
  42bd8c:	ldr	x2, [x20, #256]
  42bd90:	blr	x2
  42bd94:	cmp	w0, #0x0
  42bd98:	cset	w0, ne  // ne = any
  42bd9c:	b	42be28 <ferror@plt+0x28588>
  42bda0:	cmp	w4, #0x4
  42bda4:	b.ne	42bf50 <ferror@plt+0x286b0>  // b.any
  42bda8:	mov	x0, x2
  42bdac:	ldr	x1, [x3, #8]
  42bdb0:	ldp	x21, x22, [sp, #32]
  42bdb4:	ldr	x2, [x3, #32]
  42bdb8:	ldr	x3, [x20, #272]
  42bdbc:	ldp	x19, x20, [sp, #16]
  42bdc0:	mov	x16, x3
  42bdc4:	ldp	x29, x30, [sp], #64
  42bdc8:	br	x16
  42bdcc:	stp	x23, x24, [sp, #48]
  42bdd0:	mov	x22, x0
  42bdd4:	ldr	w24, [x19, #24]
  42bdd8:	ldr	x23, [x19, #32]
  42bddc:	mov	x3, x2
  42bde0:	add	x2, x1, #0x158
  42bde4:	add	x1, x0, #0x48
  42bde8:	add	x0, x0, #0x40
  42bdec:	ldr	x4, [x23, #16]
  42bdf0:	ldr	x19, [x19, #8]
  42bdf4:	ldr	x4, [x4, #24]
  42bdf8:	bl	42a618 <ferror@plt+0x26d78>
  42bdfc:	cbz	w0, 42be20 <ferror@plt+0x28580>
  42be00:	ldr	x3, [x23]
  42be04:	mov	x2, x21
  42be08:	mov	x1, x20
  42be0c:	mov	x0, x22
  42be10:	mov	x4, #0x0                   	// #0
  42be14:	bl	42b1b8 <ferror@plt+0x27918>
  42be18:	cbnz	w0, 42be8c <ferror@plt+0x285ec>
  42be1c:	nop
  42be20:	ldp	x23, x24, [sp, #48]
  42be24:	mov	w0, #0x0                   	// #0
  42be28:	ldp	x19, x20, [sp, #16]
  42be2c:	ldp	x21, x22, [sp, #32]
  42be30:	ldp	x29, x30, [sp], #64
  42be34:	ret
  42be38:	mov	x4, x3
  42be3c:	ldr	x3, [x3, #32]
  42be40:	bl	42b1b8 <ferror@plt+0x27918>
  42be44:	cbz	w0, 42be24 <ferror@plt+0x28584>
  42be48:	mov	x0, x21
  42be4c:	ldr	x1, [x19, #8]
  42be50:	ldp	x21, x22, [sp, #32]
  42be54:	ldr	x2, [x20, #264]
  42be58:	ldp	x19, x20, [sp, #16]
  42be5c:	mov	x16, x2
  42be60:	ldp	x29, x30, [sp], #64
  42be64:	br	x16
  42be68:	mov	x0, x2
  42be6c:	ldr	d0, [x3, #32]
  42be70:	ldp	x21, x22, [sp, #32]
  42be74:	ldr	x2, [x20, #280]
  42be78:	ldp	x19, x20, [sp, #16]
  42be7c:	mov	x16, x2
  42be80:	ldp	x29, x30, [sp], #64
  42be84:	ldr	x1, [x3, #8]
  42be88:	br	x16
  42be8c:	ldr	x3, [x20, #304]
  42be90:	cmp	w24, #0x2
  42be94:	mov	x1, x19
  42be98:	cset	w2, eq  // eq = none
  42be9c:	mov	x0, x21
  42bea0:	blr	x3
  42bea4:	cbz	w0, 42be20 <ferror@plt+0x28580>
  42bea8:	ldr	x19, [x23, #8]
  42beac:	cbnz	x19, 42bed8 <ferror@plt+0x28638>
  42beb0:	b	42befc <ferror@plt+0x2865c>
  42beb4:	ldr	w2, [x19, #24]
  42beb8:	mov	x0, x21
  42bebc:	ldr	x1, [x19, #8]
  42bec0:	ldr	x3, [x19, #32]
  42bec4:	ldr	x4, [x20, #312]
  42bec8:	blr	x4
  42becc:	cbz	w0, 42be20 <ferror@plt+0x28580>
  42bed0:	ldr	x19, [x19]
  42bed4:	cbz	x19, 42befc <ferror@plt+0x2865c>
  42bed8:	ldr	x3, [x19, #16]
  42bedc:	mov	x2, x21
  42bee0:	mov	x1, x20
  42bee4:	mov	x0, x22
  42bee8:	mov	x4, #0x0                   	// #0
  42beec:	bl	42b1b8 <ferror@plt+0x27918>
  42bef0:	cbnz	w0, 42beb4 <ferror@plt+0x28614>
  42bef4:	ldp	x23, x24, [sp, #48]
  42bef8:	b	42be24 <ferror@plt+0x28584>
  42befc:	ldr	x19, [x23, #16]
  42bf00:	cbnz	x19, 42bf10 <ferror@plt+0x28670>
  42bf04:	b	42bf30 <ferror@plt+0x28690>
  42bf08:	ldr	x19, [x19]
  42bf0c:	cbz	x19, 42bf30 <ferror@plt+0x28690>
  42bf10:	mov	x3, x19
  42bf14:	mov	x2, x21
  42bf18:	mov	x1, x20
  42bf1c:	mov	x0, x22
  42bf20:	bl	42bf58 <ferror@plt+0x286b8>
  42bf24:	cbnz	w0, 42bf08 <ferror@plt+0x28668>
  42bf28:	ldp	x23, x24, [sp, #48]
  42bf2c:	b	42be24 <ferror@plt+0x28584>
  42bf30:	mov	x0, x21
  42bf34:	ldp	x21, x22, [sp, #32]
  42bf38:	ldp	x23, x24, [sp, #48]
  42bf3c:	ldr	x1, [x20, #336]
  42bf40:	ldp	x19, x20, [sp, #16]
  42bf44:	mov	x16, x1
  42bf48:	ldp	x29, x30, [sp], #64
  42bf4c:	br	x16
  42bf50:	stp	x23, x24, [sp, #48]
  42bf54:	bl	403400 <abort@plt>
  42bf58:	stp	x29, x30, [sp, #-80]!
  42bf5c:	mov	x29, sp
  42bf60:	ldr	x4, [x3, #24]
  42bf64:	stp	x21, x22, [sp, #32]
  42bf68:	mov	x21, x2
  42bf6c:	stp	x23, x24, [sp, #48]
  42bf70:	add	x24, x0, #0x40
  42bf74:	mov	x23, x3
  42bf78:	stp	x25, x26, [sp, #64]
  42bf7c:	add	x25, x0, #0x48
  42bf80:	add	x26, x1, #0x158
  42bf84:	mov	x22, x1
  42bf88:	mov	x2, x26
  42bf8c:	mov	x1, x25
  42bf90:	mov	x3, x21
  42bf94:	stp	x19, x20, [sp, #16]
  42bf98:	mov	x20, x0
  42bf9c:	mov	x0, x24
  42bfa0:	bl	42a618 <ferror@plt+0x26d78>
  42bfa4:	cbz	w0, 42bff8 <ferror@plt+0x28758>
  42bfa8:	ldr	x0, [x23, #40]
  42bfac:	cbz	x0, 42c014 <ferror@plt+0x28774>
  42bfb0:	ldr	x1, [x23, #24]
  42bfb4:	mov	x0, x21
  42bfb8:	ldr	x2, [x22, #320]
  42bfbc:	blr	x2
  42bfc0:	cbz	w0, 42bff8 <ferror@plt+0x28758>
  42bfc4:	ldr	x0, [x23, #40]
  42bfc8:	cbz	x0, 42c01c <ferror@plt+0x2877c>
  42bfcc:	ldr	x19, [x0]
  42bfd0:	cbnz	x19, 42bfe0 <ferror@plt+0x28740>
  42bfd4:	b	42c01c <ferror@plt+0x2877c>
  42bfd8:	ldr	x19, [x19]
  42bfdc:	cbz	x19, 42c01c <ferror@plt+0x2877c>
  42bfe0:	mov	x3, x19
  42bfe4:	mov	x2, x21
  42bfe8:	mov	x1, x22
  42bfec:	mov	x0, x20
  42bff0:	bl	42bca8 <ferror@plt+0x28408>
  42bff4:	cbnz	w0, 42bfd8 <ferror@plt+0x28738>
  42bff8:	mov	w0, #0x0                   	// #0
  42bffc:	ldp	x19, x20, [sp, #16]
  42c000:	ldp	x21, x22, [sp, #32]
  42c004:	ldp	x23, x24, [sp, #48]
  42c008:	ldp	x25, x26, [sp, #64]
  42c00c:	ldp	x29, x30, [sp], #80
  42c010:	ret
  42c014:	ldr	x0, [x23, #8]
  42c018:	cbz	x0, 42bfb0 <ferror@plt+0x28710>
  42c01c:	ldr	x19, [x23, #16]
  42c020:	cbz	x19, 42c044 <ferror@plt+0x287a4>
  42c024:	mov	x3, x19
  42c028:	mov	x2, x21
  42c02c:	mov	x1, x22
  42c030:	mov	x0, x20
  42c034:	bl	42bf58 <ferror@plt+0x286b8>
  42c038:	cbz	w0, 42bff8 <ferror@plt+0x28758>
  42c03c:	ldr	x19, [x19]
  42c040:	cbnz	x19, 42c024 <ferror@plt+0x28784>
  42c044:	ldr	x4, [x23, #32]
  42c048:	mov	x2, x26
  42c04c:	mov	x1, x25
  42c050:	mov	x0, x24
  42c054:	mov	x3, x21
  42c058:	bl	42a618 <ferror@plt+0x26d78>
  42c05c:	cbz	w0, 42bff8 <ferror@plt+0x28758>
  42c060:	ldr	x0, [x23, #40]
  42c064:	cbz	x0, 42c084 <ferror@plt+0x287e4>
  42c068:	ldr	x1, [x23, #32]
  42c06c:	mov	x0, x21
  42c070:	ldr	x2, [x22, #328]
  42c074:	blr	x2
  42c078:	cmp	w0, #0x0
  42c07c:	cset	w0, ne  // ne = any
  42c080:	b	42bffc <ferror@plt+0x2875c>
  42c084:	ldr	x1, [x23, #8]
  42c088:	mov	w0, #0x1                   	// #1
  42c08c:	cbnz	x1, 42bffc <ferror@plt+0x2875c>
  42c090:	b	42c068 <ferror@plt+0x287c8>
  42c094:	nop
  42c098:	ldr	x3, [x0, #8]
  42c09c:	cbz	x3, 42c0c4 <ferror@plt+0x28824>
  42c0a0:	ldr	x3, [x0, #16]
  42c0a4:	cbz	x3, 42c0c4 <ferror@plt+0x28824>
  42c0a8:	ldr	x4, [x0, #32]
  42c0ac:	add	x0, x3, #0x10
  42c0b0:	mov	w3, #0x3                   	// #3
  42c0b4:	cmp	x4, #0x0
  42c0b8:	add	x4, x4, #0x28
  42c0bc:	csel	x0, x0, x4, eq  // eq = none
  42c0c0:	b	42a6e8 <ferror@plt+0x26e48>
  42c0c4:	stp	x29, x30, [sp, #-16]!
  42c0c8:	mov	w2, #0x5                   	// #5
  42c0cc:	adrp	x1, 448000 <warn@@Base+0x11468>
  42c0d0:	mov	x29, sp
  42c0d4:	add	x1, x1, #0xaa8
  42c0d8:	mov	x0, #0x0                   	// #0
  42c0dc:	bl	403700 <dcgettext@plt>
  42c0e0:	mov	x2, x0
  42c0e4:	adrp	x3, 466000 <_sch_istable+0x1478>
  42c0e8:	adrp	x1, 43f000 <warn@@Base+0x8468>
  42c0ec:	add	x1, x1, #0x790
  42c0f0:	ldr	x0, [x3, #3776]
  42c0f4:	bl	403880 <fprintf@plt>
  42c0f8:	mov	x0, #0x0                   	// #0
  42c0fc:	ldp	x29, x30, [sp], #16
  42c100:	ret
  42c104:	nop
  42c108:	stp	x29, x30, [sp, #-16]!
  42c10c:	mov	x0, #0x60                  	// #96
  42c110:	mov	x29, sp
  42c114:	bl	4032a0 <xmalloc@plt>
  42c118:	stp	xzr, xzr, [x0]
  42c11c:	stp	xzr, xzr, [x0, #16]
  42c120:	stp	xzr, xzr, [x0, #32]
  42c124:	stp	xzr, xzr, [x0, #48]
  42c128:	stp	xzr, xzr, [x0, #64]
  42c12c:	stp	xzr, xzr, [x0, #80]
  42c130:	ldp	x29, x30, [sp], #16
  42c134:	ret
  42c138:	stp	x29, x30, [sp, #-48]!
  42c13c:	mov	x29, sp
  42c140:	str	x21, [sp, #32]
  42c144:	mov	x21, x1
  42c148:	cmp	x21, #0x0
  42c14c:	adrp	x1, 442000 <warn@@Base+0xb468>
  42c150:	add	x1, x1, #0x270
  42c154:	stp	x19, x20, [sp, #16]
  42c158:	csel	x21, x1, x21, eq  // eq = none
  42c15c:	mov	x19, x0
  42c160:	mov	x0, #0x18                  	// #24
  42c164:	bl	4032a0 <xmalloc@plt>
  42c168:	mov	x20, x0
  42c16c:	mov	x0, #0x18                  	// #24
  42c170:	stp	xzr, xzr, [x20]
  42c174:	stp	x21, xzr, [x20, #8]
  42c178:	bl	4032a0 <xmalloc@plt>
  42c17c:	mov	x1, x0
  42c180:	stp	xzr, xzr, [x0]
  42c184:	ldr	x0, [x19, #8]
  42c188:	stp	x20, xzr, [x1, #8]
  42c18c:	str	x20, [x19, #16]
  42c190:	cbz	x0, 42c1b8 <ferror@plt+0x28918>
  42c194:	str	x1, [x0]
  42c198:	mov	w0, #0x1                   	// #1
  42c19c:	ldr	x21, [sp, #32]
  42c1a0:	str	x1, [x19, #8]
  42c1a4:	stp	xzr, xzr, [x19, #24]
  42c1a8:	str	xzr, [x19, #40]
  42c1ac:	ldp	x19, x20, [sp, #16]
  42c1b0:	ldp	x29, x30, [sp], #48
  42c1b4:	ret
  42c1b8:	ldr	x0, [x19]
  42c1bc:	cbnz	x0, 42c1e4 <ferror@plt+0x28944>
  42c1c0:	str	x1, [x19]
  42c1c4:	mov	w0, #0x1                   	// #1
  42c1c8:	ldr	x21, [sp, #32]
  42c1cc:	str	x1, [x19, #8]
  42c1d0:	stp	xzr, xzr, [x19, #24]
  42c1d4:	str	xzr, [x19, #40]
  42c1d8:	ldp	x19, x20, [sp, #16]
  42c1dc:	ldp	x29, x30, [sp], #48
  42c1e0:	ret
  42c1e4:	adrp	x3, 448000 <warn@@Base+0x11468>
  42c1e8:	add	x3, x3, #0xe70
  42c1ec:	adrp	x1, 448000 <warn@@Base+0x11468>
  42c1f0:	adrp	x0, 448000 <warn@@Base+0x11468>
  42c1f4:	add	x3, x3, #0x48
  42c1f8:	add	x1, x1, #0x988
  42c1fc:	add	x0, x0, #0xad8
  42c200:	mov	w2, #0x2bb                 	// #699
  42c204:	bl	4037c0 <__assert_fail@plt>
  42c208:	stp	x29, x30, [sp, #-48]!
  42c20c:	cmp	x1, #0x0
  42c210:	mov	x29, sp
  42c214:	str	x21, [sp, #32]
  42c218:	mov	x21, x0
  42c21c:	adrp	x0, 442000 <warn@@Base+0xb468>
  42c220:	add	x0, x0, #0x270
  42c224:	stp	x19, x20, [sp, #16]
  42c228:	csel	x20, x0, x1, eq  // eq = none
  42c22c:	ldr	x1, [x21, #8]
  42c230:	cbz	x1, 42c2b8 <ferror@plt+0x28a18>
  42c234:	ldr	x19, [x1, #8]
  42c238:	cbnz	x19, 42c248 <ferror@plt+0x289a8>
  42c23c:	b	42c270 <ferror@plt+0x289d0>
  42c240:	ldr	x19, [x19]
  42c244:	cbz	x19, 42c270 <ferror@plt+0x289d0>
  42c248:	ldr	x0, [x19, #8]
  42c24c:	mov	x1, x20
  42c250:	bl	4030d0 <filename_cmp@plt>
  42c254:	cbnz	w0, 42c240 <ferror@plt+0x289a0>
  42c258:	mov	w0, #0x1                   	// #1
  42c25c:	str	x19, [x21, #16]
  42c260:	ldp	x19, x20, [sp, #16]
  42c264:	ldr	x21, [sp, #32]
  42c268:	ldp	x29, x30, [sp], #48
  42c26c:	ret
  42c270:	mov	x0, #0x18                  	// #24
  42c274:	bl	4032a0 <xmalloc@plt>
  42c278:	ldr	x2, [x21, #16]
  42c27c:	stp	xzr, xzr, [x0]
  42c280:	mov	x3, x0
  42c284:	stp	x20, xzr, [x0, #8]
  42c288:	ldr	x1, [x2]
  42c28c:	cbz	x1, 42c29c <ferror@plt+0x289fc>
  42c290:	mov	x2, x1
  42c294:	ldr	x1, [x1]
  42c298:	cbnz	x1, 42c290 <ferror@plt+0x289f0>
  42c29c:	str	x3, [x2]
  42c2a0:	mov	w0, #0x1                   	// #1
  42c2a4:	str	x3, [x21, #16]
  42c2a8:	ldp	x19, x20, [sp, #16]
  42c2ac:	ldr	x21, [sp, #32]
  42c2b0:	ldp	x29, x30, [sp], #48
  42c2b4:	ret
  42c2b8:	mov	w2, #0x5                   	// #5
  42c2bc:	adrp	x1, 448000 <warn@@Base+0x11468>
  42c2c0:	mov	x0, #0x0                   	// #0
  42c2c4:	add	x1, x1, #0xaf0
  42c2c8:	bl	403700 <dcgettext@plt>
  42c2cc:	mov	x2, x0
  42c2d0:	adrp	x3, 466000 <_sch_istable+0x1478>
  42c2d4:	adrp	x1, 43f000 <warn@@Base+0x8468>
  42c2d8:	add	x1, x1, #0x790
  42c2dc:	ldr	x0, [x3, #3776]
  42c2e0:	bl	403880 <fprintf@plt>
  42c2e4:	mov	w0, #0x0                   	// #0
  42c2e8:	b	42c260 <ferror@plt+0x289c0>
  42c2ec:	nop
  42c2f0:	stp	x29, x30, [sp, #-64]!
  42c2f4:	cmp	x1, #0x0
  42c2f8:	mov	x29, sp
  42c2fc:	stp	x19, x20, [sp, #16]
  42c300:	mov	x19, x1
  42c304:	adrp	x1, 442000 <warn@@Base+0xb468>
  42c308:	add	x1, x1, #0x270
  42c30c:	csel	x19, x1, x19, eq  // eq = none
  42c310:	cbz	x2, 42c3dc <ferror@plt+0x28b3c>
  42c314:	mov	x20, x0
  42c318:	ldr	x0, [x0, #8]
  42c31c:	cbz	x0, 42c3b4 <ferror@plt+0x28b14>
  42c320:	mov	x0, #0x18                  	// #24
  42c324:	stp	x21, x22, [sp, #32]
  42c328:	mov	x22, x2
  42c32c:	stp	x23, x24, [sp, #48]
  42c330:	mov	w24, w3
  42c334:	mov	x23, x4
  42c338:	bl	4032a0 <xmalloc@plt>
  42c33c:	mov	x21, x0
  42c340:	mov	x0, #0x30                  	// #48
  42c344:	str	x22, [x21]
  42c348:	stp	xzr, xzr, [x21, #8]
  42c34c:	bl	4032a0 <xmalloc@plt>
  42c350:	mov	x5, x0
  42c354:	cmp	w24, #0x0
  42c358:	stp	xzr, xzr, [x0]
  42c35c:	mov	x4, #0xffffffffffffffff    	// #-1
  42c360:	stp	xzr, xzr, [x0, #16]
  42c364:	cset	w3, ne  // ne = any
  42c368:	mov	x1, x19
  42c36c:	stp	xzr, xzr, [x0, #32]
  42c370:	add	w3, w3, #0x1
  42c374:	mov	w2, #0x3                   	// #3
  42c378:	ldr	x0, [x20, #16]
  42c37c:	str	x5, [x21, #16]
  42c380:	stp	x23, x4, [x5, #24]
  42c384:	add	x0, x0, #0x10
  42c388:	stp	x21, x5, [x20, #24]
  42c38c:	bl	42a6e8 <ferror@plt+0x26e48>
  42c390:	mov	x1, x0
  42c394:	cbz	x0, 42c3ec <ferror@plt+0x28b4c>
  42c398:	ldp	x23, x24, [sp, #48]
  42c39c:	str	x21, [x1, #32]
  42c3a0:	mov	w0, #0x1                   	// #1
  42c3a4:	ldp	x19, x20, [sp, #16]
  42c3a8:	ldp	x21, x22, [sp, #32]
  42c3ac:	ldp	x29, x30, [sp], #64
  42c3b0:	ret
  42c3b4:	mov	w2, #0x5                   	// #5
  42c3b8:	adrp	x1, 448000 <warn@@Base+0x11468>
  42c3bc:	add	x1, x1, #0xb20
  42c3c0:	bl	403700 <dcgettext@plt>
  42c3c4:	adrp	x3, 466000 <_sch_istable+0x1478>
  42c3c8:	mov	x2, x0
  42c3cc:	adrp	x1, 43f000 <warn@@Base+0x8468>
  42c3d0:	add	x1, x1, #0x790
  42c3d4:	ldr	x0, [x3, #3776]
  42c3d8:	bl	403880 <fprintf@plt>
  42c3dc:	mov	w0, #0x0                   	// #0
  42c3e0:	ldp	x19, x20, [sp, #16]
  42c3e4:	ldp	x29, x30, [sp], #64
  42c3e8:	ret
  42c3ec:	mov	w0, #0x0                   	// #0
  42c3f0:	ldp	x21, x22, [sp, #32]
  42c3f4:	ldp	x23, x24, [sp, #48]
  42c3f8:	b	42c3e0 <ferror@plt+0x28b40>
  42c3fc:	nop
  42c400:	cmp	x1, #0x0
  42c404:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  42c408:	b.eq	42c4d4 <ferror@plt+0x28c34>  // b.none
  42c40c:	stp	x29, x30, [sp, #-64]!
  42c410:	mov	x29, sp
  42c414:	stp	x19, x20, [sp, #16]
  42c418:	mov	x19, x0
  42c41c:	ldr	x0, [x0, #8]
  42c420:	cbz	x0, 42c498 <ferror@plt+0x28bf8>
  42c424:	ldr	x0, [x19, #24]
  42c428:	cbz	x0, 42c498 <ferror@plt+0x28bf8>
  42c42c:	mov	x20, x2
  42c430:	mov	x0, #0x28                  	// #40
  42c434:	stp	x21, x22, [sp, #32]
  42c438:	mov	x21, x1
  42c43c:	mov	x22, x4
  42c440:	str	x23, [sp, #48]
  42c444:	mov	w23, w3
  42c448:	bl	4032a0 <xmalloc@plt>
  42c44c:	stp	xzr, xzr, [x0]
  42c450:	mov	x2, x0
  42c454:	ldr	x6, [x19, #24]
  42c458:	stp	xzr, xzr, [x0, #16]
  42c45c:	ldr	x5, [x6, #8]
  42c460:	stp	x21, x20, [x0, #8]
  42c464:	str	w23, [x0, #24]
  42c468:	str	x22, [x0, #32]
  42c46c:	cbz	x5, 42c4dc <ferror@plt+0x28c3c>
  42c470:	mov	x1, x5
  42c474:	ldr	x5, [x5]
  42c478:	cbnz	x5, 42c470 <ferror@plt+0x28bd0>
  42c47c:	ldp	x21, x22, [sp, #32]
  42c480:	mov	w0, #0x1                   	// #1
  42c484:	ldr	x23, [sp, #48]
  42c488:	str	x2, [x1]
  42c48c:	ldp	x19, x20, [sp, #16]
  42c490:	ldp	x29, x30, [sp], #64
  42c494:	ret
  42c498:	mov	w2, #0x5                   	// #5
  42c49c:	adrp	x1, 448000 <warn@@Base+0x11468>
  42c4a0:	mov	x0, #0x0                   	// #0
  42c4a4:	add	x1, x1, #0xb58
  42c4a8:	bl	403700 <dcgettext@plt>
  42c4ac:	mov	x2, x0
  42c4b0:	adrp	x3, 466000 <_sch_istable+0x1478>
  42c4b4:	adrp	x1, 43f000 <warn@@Base+0x8468>
  42c4b8:	add	x1, x1, #0x790
  42c4bc:	ldr	x0, [x3, #3776]
  42c4c0:	bl	403880 <fprintf@plt>
  42c4c4:	mov	w0, #0x0                   	// #0
  42c4c8:	ldp	x19, x20, [sp, #16]
  42c4cc:	ldp	x29, x30, [sp], #64
  42c4d0:	ret
  42c4d4:	mov	w0, #0x0                   	// #0
  42c4d8:	ret
  42c4dc:	add	x1, x6, #0x8
  42c4e0:	b	42c47c <ferror@plt+0x28bdc>
  42c4e4:	nop
  42c4e8:	stp	x29, x30, [sp, #-16]!
  42c4ec:	mov	x2, x0
  42c4f0:	mov	x29, sp
  42c4f4:	ldr	x0, [x0, #8]
  42c4f8:	cbz	x0, 42c560 <ferror@plt+0x28cc0>
  42c4fc:	ldr	x0, [x2, #32]
  42c500:	cbz	x0, 42c560 <ferror@plt+0x28cc0>
  42c504:	ldr	x3, [x2, #24]
  42c508:	cbz	x3, 42c560 <ferror@plt+0x28cc0>
  42c50c:	ldr	x3, [x0, #8]
  42c510:	cbnz	x3, 42c528 <ferror@plt+0x28c88>
  42c514:	str	x1, [x0, #32]
  42c518:	mov	w0, #0x1                   	// #1
  42c51c:	stp	xzr, xzr, [x2, #24]
  42c520:	ldp	x29, x30, [sp], #16
  42c524:	ret
  42c528:	adrp	x1, 448000 <warn@@Base+0x11468>
  42c52c:	add	x1, x1, #0xbb0
  42c530:	mov	w2, #0x5                   	// #5
  42c534:	mov	x0, #0x0                   	// #0
  42c538:	bl	403700 <dcgettext@plt>
  42c53c:	adrp	x3, 466000 <_sch_istable+0x1478>
  42c540:	mov	x2, x0
  42c544:	adrp	x1, 43f000 <warn@@Base+0x8468>
  42c548:	add	x1, x1, #0x790
  42c54c:	ldr	x0, [x3, #3776]
  42c550:	bl	403880 <fprintf@plt>
  42c554:	mov	w0, #0x0                   	// #0
  42c558:	ldp	x29, x30, [sp], #16
  42c55c:	ret
  42c560:	adrp	x1, 448000 <warn@@Base+0x11468>
  42c564:	mov	w2, #0x5                   	// #5
  42c568:	add	x1, x1, #0xb88
  42c56c:	b	42c534 <ferror@plt+0x28c94>
  42c570:	stp	x29, x30, [sp, #-32]!
  42c574:	mov	x29, sp
  42c578:	stp	x19, x20, [sp, #16]
  42c57c:	mov	x19, x0
  42c580:	ldr	x0, [x0, #8]
  42c584:	cbz	x0, 42c5ec <ferror@plt+0x28d4c>
  42c588:	ldr	x0, [x19, #32]
  42c58c:	cbz	x0, 42c5ec <ferror@plt+0x28d4c>
  42c590:	mov	x20, x1
  42c594:	mov	x0, #0x30                  	// #48
  42c598:	bl	4032a0 <xmalloc@plt>
  42c59c:	stp	xzr, xzr, [x0]
  42c5a0:	mov	x1, #0xffffffffffffffff    	// #-1
  42c5a4:	ldr	x3, [x19, #32]
  42c5a8:	str	x3, [x0, #8]
  42c5ac:	stp	xzr, xzr, [x0, #16]
  42c5b0:	mov	x4, x0
  42c5b4:	stp	xzr, xzr, [x0, #32]
  42c5b8:	ldr	x2, [x3, #16]
  42c5bc:	stp	x20, x1, [x0, #24]
  42c5c0:	cbz	x2, 42c628 <ferror@plt+0x28d88>
  42c5c4:	nop
  42c5c8:	mov	x1, x2
  42c5cc:	ldr	x2, [x2]
  42c5d0:	cbnz	x2, 42c5c8 <ferror@plt+0x28d28>
  42c5d4:	str	x4, [x1]
  42c5d8:	mov	w0, #0x1                   	// #1
  42c5dc:	str	x4, [x19, #32]
  42c5e0:	ldp	x19, x20, [sp, #16]
  42c5e4:	ldp	x29, x30, [sp], #32
  42c5e8:	ret
  42c5ec:	mov	w2, #0x5                   	// #5
  42c5f0:	adrp	x1, 448000 <warn@@Base+0x11468>
  42c5f4:	mov	x0, #0x0                   	// #0
  42c5f8:	add	x1, x1, #0xbe0
  42c5fc:	bl	403700 <dcgettext@plt>
  42c600:	mov	x2, x0
  42c604:	adrp	x3, 466000 <_sch_istable+0x1478>
  42c608:	adrp	x1, 43f000 <warn@@Base+0x8468>
  42c60c:	add	x1, x1, #0x790
  42c610:	ldr	x0, [x3, #3776]
  42c614:	bl	403880 <fprintf@plt>
  42c618:	mov	w0, #0x0                   	// #0
  42c61c:	ldp	x19, x20, [sp, #16]
  42c620:	ldp	x29, x30, [sp], #32
  42c624:	ret
  42c628:	add	x1, x3, #0x10
  42c62c:	b	42c5d4 <ferror@plt+0x28d34>
  42c630:	stp	x29, x30, [sp, #-16]!
  42c634:	mov	x2, x0
  42c638:	mov	x29, sp
  42c63c:	ldr	x0, [x0, #8]
  42c640:	cbz	x0, 42c668 <ferror@plt+0x28dc8>
  42c644:	ldr	x0, [x2, #32]
  42c648:	cbz	x0, 42c668 <ferror@plt+0x28dc8>
  42c64c:	ldr	x3, [x0, #8]
  42c650:	cbz	x3, 42c6a0 <ferror@plt+0x28e00>
  42c654:	str	x1, [x0, #32]
  42c658:	mov	w0, #0x1                   	// #1
  42c65c:	str	x3, [x2, #32]
  42c660:	ldp	x29, x30, [sp], #16
  42c664:	ret
  42c668:	adrp	x1, 448000 <warn@@Base+0x11468>
  42c66c:	add	x1, x1, #0xc08
  42c670:	mov	w2, #0x5                   	// #5
  42c674:	mov	x0, #0x0                   	// #0
  42c678:	bl	403700 <dcgettext@plt>
  42c67c:	adrp	x3, 466000 <_sch_istable+0x1478>
  42c680:	mov	x2, x0
  42c684:	adrp	x1, 43f000 <warn@@Base+0x8468>
  42c688:	add	x1, x1, #0x790
  42c68c:	ldr	x0, [x3, #3776]
  42c690:	bl	403880 <fprintf@plt>
  42c694:	mov	w0, #0x0                   	// #0
  42c698:	ldp	x29, x30, [sp], #16
  42c69c:	ret
  42c6a0:	adrp	x1, 448000 <warn@@Base+0x11468>
  42c6a4:	mov	w2, #0x5                   	// #5
  42c6a8:	add	x1, x1, #0xc30
  42c6ac:	b	42c674 <ferror@plt+0x28dd4>
  42c6b0:	stp	x29, x30, [sp, #-48]!
  42c6b4:	mov	x29, sp
  42c6b8:	stp	x19, x20, [sp, #16]
  42c6bc:	mov	x19, x0
  42c6c0:	ldr	x0, [x0, #8]
  42c6c4:	cbz	x0, 42c7b8 <ferror@plt+0x28f18>
  42c6c8:	ldr	x3, [x19, #40]
  42c6cc:	str	x21, [sp, #32]
  42c6d0:	mov	x20, x2
  42c6d4:	mov	x21, x1
  42c6d8:	cbz	x3, 42c6ec <ferror@plt+0x28e4c>
  42c6dc:	ldr	x1, [x3, #8]
  42c6e0:	ldr	x0, [x19, #16]
  42c6e4:	cmp	x1, x0
  42c6e8:	b.eq	42c77c <ferror@plt+0x28edc>  // b.none
  42c6ec:	mov	x0, #0xb0                  	// #176
  42c6f0:	bl	4032a0 <xmalloc@plt>
  42c6f4:	mov	x4, x0
  42c6f8:	add	x3, x0, #0x18
  42c6fc:	add	x0, x0, #0x60
  42c700:	mov	x5, #0xffffffffffffffff    	// #-1
  42c704:	ldr	x1, [x19, #16]
  42c708:	stp	xzr, xzr, [x4]
  42c70c:	stp	xzr, xzr, [x4, #16]
  42c710:	stp	xzr, xzr, [x4, #96]
  42c714:	stp	x1, x21, [x4, #8]
  42c718:	stp	xzr, xzr, [x4, #32]
  42c71c:	stp	xzr, xzr, [x4, #48]
  42c720:	stp	xzr, xzr, [x4, #64]
  42c724:	stp	xzr, xzr, [x4, #80]
  42c728:	str	x20, [x4, #96]
  42c72c:	stp	xzr, xzr, [x4, #112]
  42c730:	stp	xzr, xzr, [x4, #128]
  42c734:	stp	xzr, xzr, [x4, #144]
  42c738:	stp	xzr, xzr, [x4, #160]
  42c73c:	nop
  42c740:	str	x5, [x3], #8
  42c744:	cmp	x3, x0
  42c748:	b.ne	42c740 <ferror@plt+0x28ea0>  // b.any
  42c74c:	ldr	x0, [x19, #40]
  42c750:	cbz	x0, 42c770 <ferror@plt+0x28ed0>
  42c754:	str	x4, [x0]
  42c758:	mov	w0, #0x1                   	// #1
  42c75c:	ldr	x21, [sp, #32]
  42c760:	str	x4, [x19, #40]
  42c764:	ldp	x19, x20, [sp, #16]
  42c768:	ldp	x29, x30, [sp], #48
  42c76c:	ret
  42c770:	ldr	x0, [x19, #8]
  42c774:	str	x4, [x0, #16]
  42c778:	b	42c758 <ferror@plt+0x28eb8>
  42c77c:	add	x2, x3, #0x10
  42c780:	mov	x0, #0x0                   	// #0
  42c784:	b	42c794 <ferror@plt+0x28ef4>
  42c788:	add	x0, x0, #0x1
  42c78c:	cmp	x0, #0xa
  42c790:	b.eq	42c6ec <ferror@plt+0x28e4c>  // b.none
  42c794:	ldr	x1, [x2, x0, lsl #3]
  42c798:	cmn	x1, #0x1
  42c79c:	b.ne	42c788 <ferror@plt+0x28ee8>  // b.any
  42c7a0:	add	x3, x3, x0, lsl #3
  42c7a4:	mov	w0, #0x1                   	// #1
  42c7a8:	str	x21, [x3, #16]
  42c7ac:	str	x20, [x3, #96]
  42c7b0:	ldr	x21, [sp, #32]
  42c7b4:	b	42c764 <ferror@plt+0x28ec4>
  42c7b8:	mov	w2, #0x5                   	// #5
  42c7bc:	adrp	x1, 448000 <warn@@Base+0x11468>
  42c7c0:	add	x1, x1, #0xc68
  42c7c4:	bl	403700 <dcgettext@plt>
  42c7c8:	adrp	x3, 466000 <_sch_istable+0x1478>
  42c7cc:	mov	x2, x0
  42c7d0:	adrp	x1, 43f000 <warn@@Base+0x8468>
  42c7d4:	add	x1, x1, #0x790
  42c7d8:	ldr	x0, [x3, #3776]
  42c7dc:	bl	403880 <fprintf@plt>
  42c7e0:	mov	w0, #0x0                   	// #0
  42c7e4:	b	42c764 <ferror@plt+0x28ec4>
  42c7e8:	stp	x29, x30, [sp, #-16]!
  42c7ec:	mov	w2, #0x5                   	// #5
  42c7f0:	adrp	x1, 448000 <warn@@Base+0x11468>
  42c7f4:	mov	x29, sp
  42c7f8:	add	x1, x1, #0xc90
  42c7fc:	mov	x0, #0x0                   	// #0
  42c800:	bl	403700 <dcgettext@plt>
  42c804:	mov	x2, x0
  42c808:	adrp	x3, 466000 <_sch_istable+0x1478>
  42c80c:	adrp	x1, 43f000 <warn@@Base+0x8468>
  42c810:	add	x1, x1, #0x790
  42c814:	ldr	x0, [x3, #3776]
  42c818:	bl	403880 <fprintf@plt>
  42c81c:	mov	w0, #0x0                   	// #0
  42c820:	ldp	x29, x30, [sp], #16
  42c824:	ret
  42c828:	stp	x29, x30, [sp, #-16]!
  42c82c:	mov	w2, #0x5                   	// #5
  42c830:	adrp	x1, 448000 <warn@@Base+0x11468>
  42c834:	mov	x29, sp
  42c838:	add	x1, x1, #0xcc0
  42c83c:	mov	x0, #0x0                   	// #0
  42c840:	bl	403700 <dcgettext@plt>
  42c844:	mov	x2, x0
  42c848:	adrp	x3, 466000 <_sch_istable+0x1478>
  42c84c:	adrp	x1, 43f000 <warn@@Base+0x8468>
  42c850:	add	x1, x1, #0x790
  42c854:	ldr	x0, [x3, #3776]
  42c858:	bl	403880 <fprintf@plt>
  42c85c:	mov	w0, #0x0                   	// #0
  42c860:	ldp	x29, x30, [sp], #16
  42c864:	ret
  42c868:	cbz	x1, 42c8b0 <ferror@plt+0x29010>
  42c86c:	stp	x29, x30, [sp, #-32]!
  42c870:	mov	x29, sp
  42c874:	str	x19, [sp, #16]
  42c878:	mov	x19, x2
  42c87c:	mov	w2, #0x4                   	// #4
  42c880:	bl	42c098 <ferror@plt+0x287f8>
  42c884:	mov	x1, x0
  42c888:	cbz	x0, 42c8a0 <ferror@plt+0x29000>
  42c88c:	str	x19, [x1, #32]
  42c890:	mov	w0, #0x1                   	// #1
  42c894:	ldr	x19, [sp, #16]
  42c898:	ldp	x29, x30, [sp], #32
  42c89c:	ret
  42c8a0:	mov	w0, #0x0                   	// #0
  42c8a4:	ldr	x19, [sp, #16]
  42c8a8:	ldp	x29, x30, [sp], #32
  42c8ac:	ret
  42c8b0:	mov	w0, #0x0                   	// #0
  42c8b4:	ret
  42c8b8:	cbz	x1, 42c900 <ferror@plt+0x29060>
  42c8bc:	stp	x29, x30, [sp, #-32]!
  42c8c0:	mov	w2, #0x5                   	// #5
  42c8c4:	mov	x29, sp
  42c8c8:	str	d8, [sp, #16]
  42c8cc:	fmov	d8, d0
  42c8d0:	bl	42c098 <ferror@plt+0x287f8>
  42c8d4:	mov	x1, x0
  42c8d8:	cbz	x0, 42c8f0 <ferror@plt+0x29050>
  42c8dc:	mov	w0, #0x1                   	// #1
  42c8e0:	str	d8, [x1, #32]
  42c8e4:	ldr	d8, [sp, #16]
  42c8e8:	ldp	x29, x30, [sp], #32
  42c8ec:	ret
  42c8f0:	mov	w0, #0x0                   	// #0
  42c8f4:	ldr	d8, [sp, #16]
  42c8f8:	ldp	x29, x30, [sp], #32
  42c8fc:	ret
  42c900:	mov	w0, #0x0                   	// #0
  42c904:	ret
  42c908:	cmp	x1, #0x0
  42c90c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  42c910:	b.ne	42c91c <ferror@plt+0x2907c>  // b.any
  42c914:	mov	w0, #0x0                   	// #0
  42c918:	ret
  42c91c:	stp	x29, x30, [sp, #-48]!
  42c920:	mov	x29, sp
  42c924:	stp	x19, x20, [sp, #16]
  42c928:	mov	x19, x2
  42c92c:	mov	x20, x3
  42c930:	mov	w2, #0x6                   	// #6
  42c934:	str	x21, [sp, #32]
  42c938:	bl	42c098 <ferror@plt+0x287f8>
  42c93c:	mov	x21, x0
  42c940:	mov	w0, #0x0                   	// #0
  42c944:	cbz	x21, 42c960 <ferror@plt+0x290c0>
  42c948:	mov	x0, #0x10                  	// #16
  42c94c:	bl	4032a0 <xmalloc@plt>
  42c950:	mov	x1, x0
  42c954:	mov	w0, #0x1                   	// #1
  42c958:	stp	x19, x20, [x1]
  42c95c:	str	x1, [x21, #32]
  42c960:	ldp	x19, x20, [sp, #16]
  42c964:	ldr	x21, [sp, #32]
  42c968:	ldp	x29, x30, [sp], #48
  42c96c:	ret
  42c970:	stp	x29, x30, [sp, #-16]!
  42c974:	mov	w2, #0x5                   	// #5
  42c978:	adrp	x1, 448000 <warn@@Base+0x11468>
  42c97c:	mov	x29, sp
  42c980:	add	x1, x1, #0xce8
  42c984:	mov	x0, #0x0                   	// #0
  42c988:	bl	403700 <dcgettext@plt>
  42c98c:	mov	x2, x0
  42c990:	adrp	x3, 466000 <_sch_istable+0x1478>
  42c994:	adrp	x1, 43f000 <warn@@Base+0x8468>
  42c998:	add	x1, x1, #0x790
  42c99c:	ldr	x0, [x3, #3776]
  42c9a0:	bl	403880 <fprintf@plt>
  42c9a4:	mov	w0, #0x0                   	// #0
  42c9a8:	ldp	x29, x30, [sp], #16
  42c9ac:	ret
  42c9b0:	cmp	x1, #0x0
  42c9b4:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  42c9b8:	b.eq	42cab4 <ferror@plt+0x29214>  // b.none
  42c9bc:	stp	x29, x30, [sp, #-48]!
  42c9c0:	mov	x29, sp
  42c9c4:	stp	x19, x20, [sp, #16]
  42c9c8:	mov	x19, x2
  42c9cc:	ldr	x2, [x0, #8]
  42c9d0:	cbz	x2, 42ca64 <ferror@plt+0x291c4>
  42c9d4:	mov	w20, w3
  42c9d8:	ldr	x3, [x0, #16]
  42c9dc:	cbz	x3, 42ca64 <ferror@plt+0x291c4>
  42c9e0:	stp	x21, x22, [sp, #32]
  42c9e4:	sub	w2, w20, #0x1
  42c9e8:	mov	x21, x4
  42c9ec:	cmp	w2, #0x1
  42c9f0:	b.ls	42caa0 <ferror@plt+0x29200>  // b.plast
  42c9f4:	ldr	x2, [x0, #32]
  42c9f8:	add	x4, x3, #0x10
  42c9fc:	mov	w3, #0x0                   	// #0
  42ca00:	cmp	x2, #0x0
  42ca04:	add	x0, x2, #0x28
  42ca08:	csel	x0, x0, x4, ne  // ne = any
  42ca0c:	mov	w2, #0x2                   	// #2
  42ca10:	bl	42a6e8 <ferror@plt+0x26e48>
  42ca14:	mov	x22, x0
  42ca18:	cbz	x0, 42ca50 <ferror@plt+0x291b0>
  42ca1c:	mov	x0, #0x18                  	// #24
  42ca20:	bl	4032a0 <xmalloc@plt>
  42ca24:	mov	x1, x0
  42ca28:	mov	w0, #0x1                   	// #1
  42ca2c:	add	x2, x1, #0x4
  42ca30:	stp	xzr, xzr, [x2]
  42ca34:	str	w20, [x1]
  42ca38:	stp	x19, x21, [x1, #8]
  42ca3c:	str	x1, [x22, #32]
  42ca40:	ldp	x19, x20, [sp, #16]
  42ca44:	ldp	x21, x22, [sp, #32]
  42ca48:	ldp	x29, x30, [sp], #48
  42ca4c:	ret
  42ca50:	mov	w0, #0x0                   	// #0
  42ca54:	ldp	x19, x20, [sp, #16]
  42ca58:	ldp	x21, x22, [sp, #32]
  42ca5c:	ldp	x29, x30, [sp], #48
  42ca60:	ret
  42ca64:	mov	w2, #0x5                   	// #5
  42ca68:	adrp	x1, 448000 <warn@@Base+0x11468>
  42ca6c:	mov	x0, #0x0                   	// #0
  42ca70:	add	x1, x1, #0xd10
  42ca74:	bl	403700 <dcgettext@plt>
  42ca78:	mov	x2, x0
  42ca7c:	adrp	x3, 466000 <_sch_istable+0x1478>
  42ca80:	adrp	x1, 43f000 <warn@@Base+0x8468>
  42ca84:	add	x1, x1, #0x790
  42ca88:	ldr	x0, [x3, #3776]
  42ca8c:	bl	403880 <fprintf@plt>
  42ca90:	mov	w0, #0x0                   	// #0
  42ca94:	ldp	x19, x20, [sp, #16]
  42ca98:	ldp	x29, x30, [sp], #48
  42ca9c:	ret
  42caa0:	cmp	w20, #0x1
  42caa4:	add	x0, x3, #0x10
  42caa8:	cset	w3, eq  // eq = none
  42caac:	add	w3, w3, #0x1
  42cab0:	b	42ca0c <ferror@plt+0x2916c>
  42cab4:	mov	w0, #0x0                   	// #0
  42cab8:	ret
  42cabc:	nop
  42cac0:	stp	x29, x30, [sp, #-48]!
  42cac4:	mov	w0, #0x1                   	// #1
  42cac8:	mov	x29, sp
  42cacc:	stp	x19, x20, [sp, #16]
  42cad0:	mov	x20, x2
  42cad4:	str	x21, [sp, #32]
  42cad8:	mov	x21, x1
  42cadc:	mov	w1, #0x0                   	// #0
  42cae0:	bl	42a790 <ferror@plt+0x26ef0>
  42cae4:	mov	x19, x0
  42cae8:	cbz	x0, 42cafc <ferror@plt+0x2925c>
  42caec:	mov	x0, #0x10                  	// #16
  42caf0:	bl	4032a0 <xmalloc@plt>
  42caf4:	stp	x21, x20, [x0]
  42caf8:	str	x0, [x19, #16]
  42cafc:	mov	x0, x19
  42cb00:	ldp	x19, x20, [sp, #16]
  42cb04:	ldr	x21, [sp, #32]
  42cb08:	ldp	x29, x30, [sp], #48
  42cb0c:	ret
  42cb10:	mov	w1, #0x0                   	// #0
  42cb14:	mov	w0, #0x2                   	// #2
  42cb18:	b	42a790 <ferror@plt+0x26ef0>
  42cb1c:	nop
  42cb20:	stp	x29, x30, [sp, #-32]!
  42cb24:	mov	w0, #0x3                   	// #3
  42cb28:	mov	x29, sp
  42cb2c:	str	x19, [sp, #16]
  42cb30:	mov	w19, w2
  42cb34:	bl	42a790 <ferror@plt+0x26ef0>
  42cb38:	cbz	x0, 42cb40 <ferror@plt+0x292a0>
  42cb3c:	str	w19, [x0, #16]
  42cb40:	ldr	x19, [sp, #16]
  42cb44:	ldp	x29, x30, [sp], #32
  42cb48:	ret
  42cb4c:	nop
  42cb50:	mov	w0, #0x4                   	// #4
  42cb54:	b	42a790 <ferror@plt+0x26ef0>
  42cb58:	mov	w0, #0x6                   	// #6
  42cb5c:	b	42a790 <ferror@plt+0x26ef0>
  42cb60:	mov	w0, #0x5                   	// #5
  42cb64:	b	42a790 <ferror@plt+0x26ef0>
  42cb68:	stp	x29, x30, [sp, #-32]!
  42cb6c:	cmp	w1, #0x0
  42cb70:	cset	w0, eq  // eq = none
  42cb74:	mov	x29, sp
  42cb78:	mov	w1, w2
  42cb7c:	add	w0, w0, #0x7
  42cb80:	stp	x19, x20, [sp, #16]
  42cb84:	mov	x20, x3
  42cb88:	bl	42a790 <ferror@plt+0x26ef0>
  42cb8c:	mov	x19, x0
  42cb90:	cbz	x0, 42cbac <ferror@plt+0x2930c>
  42cb94:	mov	x0, #0x28                  	// #40
  42cb98:	bl	4032a0 <xmalloc@plt>
  42cb9c:	str	x20, [x0]
  42cba0:	stp	xzr, xzr, [x0, #8]
  42cba4:	stp	xzr, xzr, [x0, #24]
  42cba8:	str	x0, [x19, #16]
  42cbac:	mov	x0, x19
  42cbb0:	ldp	x19, x20, [sp, #16]
  42cbb4:	ldp	x29, x30, [sp], #32
  42cbb8:	ret
  42cbbc:	nop
  42cbc0:	stp	x29, x30, [sp, #-64]!
  42cbc4:	cmp	w1, #0x0
  42cbc8:	cset	w0, eq  // eq = none
  42cbcc:	mov	x29, sp
  42cbd0:	mov	w1, w2
  42cbd4:	add	w0, w0, #0x9
  42cbd8:	stp	x19, x20, [sp, #16]
  42cbdc:	mov	x20, x6
  42cbe0:	stp	x21, x22, [sp, #32]
  42cbe4:	mov	x22, x4
  42cbe8:	mov	x21, x5
  42cbec:	stp	x23, x24, [sp, #48]
  42cbf0:	mov	x23, x3
  42cbf4:	mov	w24, w7
  42cbf8:	bl	42a790 <ferror@plt+0x26ef0>
  42cbfc:	mov	x19, x0
  42cc00:	cbz	x0, 42cc28 <ferror@plt+0x29388>
  42cc04:	mov	x0, #0x28                  	// #40
  42cc08:	bl	4032a0 <xmalloc@plt>
  42cc0c:	cmp	w24, #0x0
  42cc10:	stp	xzr, xzr, [x0, #8]
  42cc14:	csel	x20, x20, x19, eq  // eq = none
  42cc18:	str	x23, [x0]
  42cc1c:	stp	x22, x21, [x0, #16]
  42cc20:	str	x20, [x0, #32]
  42cc24:	str	x0, [x19, #16]
  42cc28:	mov	x0, x19
  42cc2c:	ldp	x19, x20, [sp, #16]
  42cc30:	ldp	x21, x22, [sp, #32]
  42cc34:	ldp	x23, x24, [sp, #48]
  42cc38:	ldp	x29, x30, [sp], #64
  42cc3c:	ret
  42cc40:	stp	x29, x30, [sp, #-48]!
  42cc44:	mov	w0, #0xb                   	// #11
  42cc48:	mov	x29, sp
  42cc4c:	stp	x19, x20, [sp, #16]
  42cc50:	mov	x20, x2
  42cc54:	str	x21, [sp, #32]
  42cc58:	mov	x21, x1
  42cc5c:	mov	w1, #0x0                   	// #0
  42cc60:	bl	42a790 <ferror@plt+0x26ef0>
  42cc64:	mov	x19, x0
  42cc68:	cbz	x0, 42cc7c <ferror@plt+0x293dc>
  42cc6c:	mov	x0, #0x10                  	// #16
  42cc70:	bl	4032a0 <xmalloc@plt>
  42cc74:	stp	x21, x20, [x0]
  42cc78:	str	x0, [x19, #16]
  42cc7c:	mov	x0, x19
  42cc80:	ldp	x19, x20, [sp, #16]
  42cc84:	ldr	x21, [sp, #32]
  42cc88:	ldp	x29, x30, [sp], #48
  42cc8c:	ret
  42cc90:	cbz	x1, 42ccdc <ferror@plt+0x2943c>
  42cc94:	stp	x29, x30, [sp, #-32]!
  42cc98:	mov	x29, sp
  42cc9c:	ldr	x0, [x1, #8]
  42cca0:	str	x19, [sp, #16]
  42cca4:	mov	x19, x1
  42cca8:	cbz	x0, 42ccb8 <ferror@plt+0x29418>
  42ccac:	ldr	x19, [sp, #16]
  42ccb0:	ldp	x29, x30, [sp], #32
  42ccb4:	ret
  42ccb8:	mov	w1, #0x0                   	// #0
  42ccbc:	mov	w0, #0xc                   	// #12
  42ccc0:	bl	42a790 <ferror@plt+0x26ef0>
  42ccc4:	cbz	x0, 42ccac <ferror@plt+0x2940c>
  42ccc8:	str	x19, [x0, #16]
  42cccc:	str	x0, [x19, #8]
  42ccd0:	ldr	x19, [sp, #16]
  42ccd4:	ldp	x29, x30, [sp], #32
  42ccd8:	ret
  42ccdc:	mov	x0, #0x0                   	// #0
  42cce0:	ret
  42cce4:	nop
  42cce8:	stp	x29, x30, [sp, #-48]!
  42ccec:	mov	x29, sp
  42ccf0:	stp	x19, x20, [sp, #16]
  42ccf4:	cbz	x1, 42cd44 <ferror@plt+0x294a4>
  42ccf8:	mov	x20, x1
  42ccfc:	mov	w0, #0xd                   	// #13
  42cd00:	mov	w1, #0x0                   	// #0
  42cd04:	stp	x21, x22, [sp, #32]
  42cd08:	mov	x22, x2
  42cd0c:	mov	w21, w3
  42cd10:	bl	42a790 <ferror@plt+0x26ef0>
  42cd14:	mov	x19, x0
  42cd18:	cbz	x0, 42cd58 <ferror@plt+0x294b8>
  42cd1c:	mov	x0, #0x18                  	// #24
  42cd20:	bl	4032a0 <xmalloc@plt>
  42cd24:	stp	w21, wzr, [x0, #16]
  42cd28:	stp	x20, x22, [x0]
  42cd2c:	ldp	x21, x22, [sp, #32]
  42cd30:	str	x0, [x19, #16]
  42cd34:	mov	x0, x19
  42cd38:	ldp	x19, x20, [sp, #16]
  42cd3c:	ldp	x29, x30, [sp], #48
  42cd40:	ret
  42cd44:	mov	x19, #0x0                   	// #0
  42cd48:	mov	x0, x19
  42cd4c:	ldp	x19, x20, [sp, #16]
  42cd50:	ldp	x29, x30, [sp], #48
  42cd54:	ret
  42cd58:	mov	x0, x19
  42cd5c:	ldp	x19, x20, [sp, #16]
  42cd60:	ldp	x21, x22, [sp, #32]
  42cd64:	ldp	x29, x30, [sp], #48
  42cd68:	ret
  42cd6c:	nop
  42cd70:	cbz	x1, 42cda4 <ferror@plt+0x29504>
  42cd74:	stp	x29, x30, [sp, #-32]!
  42cd78:	mov	w0, #0xe                   	// #14
  42cd7c:	mov	x29, sp
  42cd80:	str	x19, [sp, #16]
  42cd84:	mov	x19, x1
  42cd88:	mov	w1, #0x0                   	// #0
  42cd8c:	bl	42a790 <ferror@plt+0x26ef0>
  42cd90:	cbz	x0, 42cd98 <ferror@plt+0x294f8>
  42cd94:	str	x19, [x0, #16]
  42cd98:	ldr	x19, [sp, #16]
  42cd9c:	ldp	x29, x30, [sp], #32
  42cda0:	ret
  42cda4:	mov	x0, #0x0                   	// #0
  42cda8:	ret
  42cdac:	nop
  42cdb0:	stp	x29, x30, [sp, #-48]!
  42cdb4:	mov	x29, sp
  42cdb8:	stp	x19, x20, [sp, #16]
  42cdbc:	cbz	x1, 42ce0c <ferror@plt+0x2956c>
  42cdc0:	mov	x20, x1
  42cdc4:	mov	w0, #0xf                   	// #15
  42cdc8:	mov	w1, #0x0                   	// #0
  42cdcc:	stp	x21, x22, [sp, #32]
  42cdd0:	mov	x22, x2
  42cdd4:	mov	x21, x3
  42cdd8:	bl	42a790 <ferror@plt+0x26ef0>
  42cddc:	mov	x19, x0
  42cde0:	cbz	x0, 42ce20 <ferror@plt+0x29580>
  42cde4:	mov	x0, #0x18                  	// #24
  42cde8:	bl	4032a0 <xmalloc@plt>
  42cdec:	stp	x20, x22, [x0]
  42cdf0:	str	x21, [x0, #16]
  42cdf4:	ldp	x21, x22, [sp, #32]
  42cdf8:	str	x0, [x19, #16]
  42cdfc:	mov	x0, x19
  42ce00:	ldp	x19, x20, [sp, #16]
  42ce04:	ldp	x29, x30, [sp], #48
  42ce08:	ret
  42ce0c:	mov	x19, #0x0                   	// #0
  42ce10:	mov	x0, x19
  42ce14:	ldp	x19, x20, [sp, #16]
  42ce18:	ldp	x29, x30, [sp], #48
  42ce1c:	ret
  42ce20:	mov	x0, x19
  42ce24:	ldp	x19, x20, [sp, #16]
  42ce28:	ldp	x21, x22, [sp, #32]
  42ce2c:	ldp	x29, x30, [sp], #48
  42ce30:	ret
  42ce34:	nop
  42ce38:	stp	x29, x30, [sp, #-64]!
  42ce3c:	cmp	x1, #0x0
  42ce40:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  42ce44:	mov	x29, sp
  42ce48:	stp	x19, x20, [sp, #16]
  42ce4c:	mov	x19, #0x0                   	// #0
  42ce50:	b.eq	42cea4 <ferror@plt+0x29604>  // b.none
  42ce54:	mov	x20, x2
  42ce58:	mov	w0, #0x10                  	// #16
  42ce5c:	stp	x21, x22, [sp, #32]
  42ce60:	mov	x21, x1
  42ce64:	mov	w22, w5
  42ce68:	mov	w1, #0x0                   	// #0
  42ce6c:	stp	x23, x24, [sp, #48]
  42ce70:	mov	x23, x3
  42ce74:	mov	x24, x4
  42ce78:	bl	42a790 <ferror@plt+0x26ef0>
  42ce7c:	mov	x19, x0
  42ce80:	cbz	x0, 42ceb4 <ferror@plt+0x29614>
  42ce84:	mov	x0, #0x28                  	// #40
  42ce88:	bl	4032a0 <xmalloc@plt>
  42ce8c:	stp	w22, wzr, [x0, #32]
  42ce90:	stp	x21, x20, [x0]
  42ce94:	stp	x23, x24, [x0, #16]
  42ce98:	ldp	x21, x22, [sp, #32]
  42ce9c:	ldp	x23, x24, [sp, #48]
  42cea0:	str	x0, [x19, #16]
  42cea4:	mov	x0, x19
  42cea8:	ldp	x19, x20, [sp, #16]
  42ceac:	ldp	x29, x30, [sp], #64
  42ceb0:	ret
  42ceb4:	mov	x0, x19
  42ceb8:	ldp	x19, x20, [sp, #16]
  42cebc:	ldp	x21, x22, [sp, #32]
  42cec0:	ldp	x23, x24, [sp, #48]
  42cec4:	ldp	x29, x30, [sp], #64
  42cec8:	ret
  42cecc:	nop
  42ced0:	stp	x29, x30, [sp, #-48]!
  42ced4:	mov	x29, sp
  42ced8:	stp	x19, x20, [sp, #16]
  42cedc:	cbz	x1, 42cf28 <ferror@plt+0x29688>
  42cee0:	mov	x20, x1
  42cee4:	mov	w0, #0x11                  	// #17
  42cee8:	mov	w1, #0x0                   	// #0
  42ceec:	str	x21, [sp, #32]
  42cef0:	mov	w21, w2
  42cef4:	bl	42a790 <ferror@plt+0x26ef0>
  42cef8:	mov	x19, x0
  42cefc:	cbz	x0, 42cf3c <ferror@plt+0x2969c>
  42cf00:	mov	x0, #0x10                  	// #16
  42cf04:	bl	4032a0 <xmalloc@plt>
  42cf08:	stp	w21, wzr, [x0, #8]
  42cf0c:	str	x20, [x0]
  42cf10:	ldr	x21, [sp, #32]
  42cf14:	str	x0, [x19, #16]
  42cf18:	mov	x0, x19
  42cf1c:	ldp	x19, x20, [sp, #16]
  42cf20:	ldp	x29, x30, [sp], #48
  42cf24:	ret
  42cf28:	mov	x19, #0x0                   	// #0
  42cf2c:	mov	x0, x19
  42cf30:	ldp	x19, x20, [sp, #16]
  42cf34:	ldp	x29, x30, [sp], #48
  42cf38:	ret
  42cf3c:	mov	x0, x19
  42cf40:	ldp	x19, x20, [sp, #16]
  42cf44:	ldr	x21, [sp, #32]
  42cf48:	ldp	x29, x30, [sp], #48
  42cf4c:	ret
  42cf50:	stp	x29, x30, [sp, #-48]!
  42cf54:	cmp	x1, #0x0
  42cf58:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  42cf5c:	mov	x29, sp
  42cf60:	stp	x19, x20, [sp, #16]
  42cf64:	mov	x19, #0x0                   	// #0
  42cf68:	b.eq	42cfa0 <ferror@plt+0x29700>  // b.none
  42cf6c:	mov	x20, x2
  42cf70:	mov	w0, #0x12                  	// #18
  42cf74:	str	x21, [sp, #32]
  42cf78:	mov	x21, x1
  42cf7c:	mov	w1, #0x0                   	// #0
  42cf80:	bl	42a790 <ferror@plt+0x26ef0>
  42cf84:	mov	x19, x0
  42cf88:	cbz	x0, 42cfb0 <ferror@plt+0x29710>
  42cf8c:	mov	x0, #0x10                  	// #16
  42cf90:	bl	4032a0 <xmalloc@plt>
  42cf94:	stp	x21, x20, [x0]
  42cf98:	ldr	x21, [sp, #32]
  42cf9c:	str	x0, [x19, #16]
  42cfa0:	mov	x0, x19
  42cfa4:	ldp	x19, x20, [sp, #16]
  42cfa8:	ldp	x29, x30, [sp], #48
  42cfac:	ret
  42cfb0:	mov	x0, x19
  42cfb4:	ldp	x19, x20, [sp, #16]
  42cfb8:	ldr	x21, [sp, #32]
  42cfbc:	ldp	x29, x30, [sp], #48
  42cfc0:	ret
  42cfc4:	nop
  42cfc8:	stp	x29, x30, [sp, #-64]!
  42cfcc:	mov	x29, sp
  42cfd0:	stp	x19, x20, [sp, #16]
  42cfd4:	cbz	x1, 42d034 <ferror@plt+0x29794>
  42cfd8:	mov	x20, x1
  42cfdc:	mov	w0, #0x13                  	// #19
  42cfe0:	mov	w1, #0x0                   	// #0
  42cfe4:	stp	x21, x22, [sp, #32]
  42cfe8:	mov	x22, x3
  42cfec:	mov	w21, w4
  42cff0:	str	x23, [sp, #48]
  42cff4:	mov	x23, x2
  42cff8:	bl	42a790 <ferror@plt+0x26ef0>
  42cffc:	mov	x19, x0
  42d000:	cbz	x0, 42d048 <ferror@plt+0x297a8>
  42d004:	mov	x0, #0x20                  	// #32
  42d008:	bl	4032a0 <xmalloc@plt>
  42d00c:	stp	w21, wzr, [x0, #24]
  42d010:	stp	x20, x23, [x0]
  42d014:	str	x22, [x0, #16]
  42d018:	ldp	x21, x22, [sp, #32]
  42d01c:	ldr	x23, [sp, #48]
  42d020:	str	x0, [x19, #16]
  42d024:	mov	x0, x19
  42d028:	ldp	x19, x20, [sp, #16]
  42d02c:	ldp	x29, x30, [sp], #64
  42d030:	ret
  42d034:	mov	x19, #0x0                   	// #0
  42d038:	mov	x0, x19
  42d03c:	ldp	x19, x20, [sp, #16]
  42d040:	ldp	x29, x30, [sp], #64
  42d044:	ret
  42d048:	mov	x0, x19
  42d04c:	ldp	x19, x20, [sp, #16]
  42d050:	ldp	x21, x22, [sp, #32]
  42d054:	ldr	x23, [sp, #48]
  42d058:	ldp	x29, x30, [sp], #64
  42d05c:	ret
  42d060:	cbz	x1, 42d094 <ferror@plt+0x297f4>
  42d064:	stp	x29, x30, [sp, #-32]!
  42d068:	mov	w0, #0x14                  	// #20
  42d06c:	mov	x29, sp
  42d070:	str	x19, [sp, #16]
  42d074:	mov	x19, x1
  42d078:	mov	w1, #0x0                   	// #0
  42d07c:	bl	42a790 <ferror@plt+0x26ef0>
  42d080:	cbz	x0, 42d088 <ferror@plt+0x297e8>
  42d084:	str	x19, [x0, #16]
  42d088:	ldr	x19, [sp, #16]
  42d08c:	ldp	x29, x30, [sp], #32
  42d090:	ret
  42d094:	mov	x0, #0x0                   	// #0
  42d098:	ret
  42d09c:	nop
  42d0a0:	cbz	x1, 42d0d4 <ferror@plt+0x29834>
  42d0a4:	stp	x29, x30, [sp, #-32]!
  42d0a8:	mov	w0, #0x15                  	// #21
  42d0ac:	mov	x29, sp
  42d0b0:	str	x19, [sp, #16]
  42d0b4:	mov	x19, x1
  42d0b8:	mov	w1, #0x0                   	// #0
  42d0bc:	bl	42a790 <ferror@plt+0x26ef0>
  42d0c0:	cbz	x0, 42d0c8 <ferror@plt+0x29828>
  42d0c4:	str	x19, [x0, #16]
  42d0c8:	ldr	x19, [sp, #16]
  42d0cc:	ldp	x29, x30, [sp], #32
  42d0d0:	ret
  42d0d4:	mov	x0, #0x0                   	// #0
  42d0d8:	ret
  42d0dc:	nop
  42d0e0:	stp	x29, x30, [sp, #-48]!
  42d0e4:	mov	x0, #0x18                  	// #24
  42d0e8:	mov	x29, sp
  42d0ec:	stp	x19, x20, [sp, #16]
  42d0f0:	mov	w20, w3
  42d0f4:	mov	w19, w4
  42d0f8:	stp	x21, x22, [sp, #32]
  42d0fc:	mov	x22, x1
  42d100:	mov	x21, x2
  42d104:	bl	4032a0 <xmalloc@plt>
  42d108:	str	x22, [x0]
  42d10c:	stp	w21, w20, [x0, #8]
  42d110:	stp	w19, wzr, [x0, #16]
  42d114:	ldp	x19, x20, [sp, #16]
  42d118:	ldp	x21, x22, [sp, #32]
  42d11c:	ldp	x29, x30, [sp], #48
  42d120:	ret
  42d124:	nop
  42d128:	stp	x29, x30, [sp, #-64]!
  42d12c:	mov	x0, #0x20                  	// #32
  42d130:	mov	x29, sp
  42d134:	stp	x19, x20, [sp, #16]
  42d138:	mov	x20, x3
  42d13c:	mov	x19, x4
  42d140:	stp	x21, x22, [sp, #32]
  42d144:	mov	x22, x2
  42d148:	mov	w21, w5
  42d14c:	str	x23, [sp, #48]
  42d150:	mov	x23, x1
  42d154:	bl	4032a0 <xmalloc@plt>
  42d158:	stur	xzr, [x0, #20]
  42d15c:	stp	x23, x22, [x0]
  42d160:	str	w21, [x0, #16]
  42d164:	stp	w20, w19, [x0, #24]
  42d168:	ldp	x19, x20, [sp, #16]
  42d16c:	ldp	x21, x22, [sp, #32]
  42d170:	ldr	x23, [sp, #48]
  42d174:	ldp	x29, x30, [sp], #64
  42d178:	ret
  42d17c:	nop
  42d180:	stp	x29, x30, [sp, #-48]!
  42d184:	mov	x0, #0x20                  	// #32
  42d188:	mov	x29, sp
  42d18c:	stp	x19, x20, [sp, #16]
  42d190:	mov	x19, x3
  42d194:	mov	w20, w4
  42d198:	stp	x21, x22, [sp, #32]
  42d19c:	mov	x22, x1
  42d1a0:	mov	x21, x2
  42d1a4:	bl	4032a0 <xmalloc@plt>
  42d1a8:	stp	x22, x21, [x0]
  42d1ac:	mov	w1, #0x1                   	// #1
  42d1b0:	stp	w20, w1, [x0, #16]
  42d1b4:	str	x19, [x0, #24]
  42d1b8:	ldp	x19, x20, [sp, #16]
  42d1bc:	ldp	x21, x22, [sp, #32]
  42d1c0:	ldp	x29, x30, [sp], #48
  42d1c4:	ret
  42d1c8:	stp	x29, x30, [sp, #-32]!
  42d1cc:	mov	x0, #0x10                  	// #16
  42d1d0:	mov	x29, sp
  42d1d4:	stp	x19, x20, [sp, #16]
  42d1d8:	mov	x20, x1
  42d1dc:	mov	x19, x2
  42d1e0:	bl	4032a0 <xmalloc@plt>
  42d1e4:	stp	x20, x19, [x0]
  42d1e8:	ldp	x19, x20, [sp, #16]
  42d1ec:	ldp	x29, x30, [sp], #32
  42d1f0:	ret
  42d1f4:	nop
  42d1f8:	stp	x29, x30, [sp, #-80]!
  42d1fc:	mov	x0, #0x30                  	// #48
  42d200:	mov	x29, sp
  42d204:	stp	x19, x20, [sp, #16]
  42d208:	mov	x20, x6
  42d20c:	mov	x19, x7
  42d210:	stp	x21, x22, [sp, #32]
  42d214:	mov	w22, w4
  42d218:	mov	w21, w5
  42d21c:	stp	x23, x24, [sp, #48]
  42d220:	mov	x24, x2
  42d224:	mov	w23, w3
  42d228:	str	x25, [sp, #64]
  42d22c:	mov	x25, x1
  42d230:	bl	4032a0 <xmalloc@plt>
  42d234:	add	x1, x0, #0x1c
  42d238:	stp	xzr, xzr, [x1]
  42d23c:	stp	x25, x24, [x0]
  42d240:	stp	w23, w22, [x0, #16]
  42d244:	str	w21, [x0, #24]
  42d248:	stp	x20, x19, [x0, #32]
  42d24c:	ldp	x19, x20, [sp, #16]
  42d250:	ldp	x21, x22, [sp, #32]
  42d254:	ldp	x23, x24, [sp, #48]
  42d258:	ldr	x25, [sp, #64]
  42d25c:	ldp	x29, x30, [sp], #80
  42d260:	ret
  42d264:	nop
  42d268:	stp	x29, x30, [sp, #-64]!
  42d26c:	mov	x0, #0x30                  	// #48
  42d270:	mov	x29, sp
  42d274:	stp	x19, x20, [sp, #16]
  42d278:	mov	w20, w4
  42d27c:	mov	w19, w5
  42d280:	stp	x21, x22, [sp, #32]
  42d284:	mov	x22, x2
  42d288:	mov	w21, w3
  42d28c:	str	x23, [sp, #48]
  42d290:	mov	x23, x1
  42d294:	bl	4032a0 <xmalloc@plt>
  42d298:	stp	xzr, xzr, [x0, #24]
  42d29c:	mov	x1, #0xffffffffffffffff    	// #-1
  42d2a0:	stp	x23, x22, [x0]
  42d2a4:	stp	w21, w20, [x0, #16]
  42d2a8:	str	w19, [x0, #24]
  42d2ac:	stp	x1, xzr, [x0, #32]
  42d2b0:	ldp	x19, x20, [sp, #16]
  42d2b4:	ldp	x21, x22, [sp, #32]
  42d2b8:	ldr	x23, [sp, #48]
  42d2bc:	ldp	x29, x30, [sp], #64
  42d2c0:	ret
  42d2c4:	nop
  42d2c8:	stp	x29, x30, [sp, #-48]!
  42d2cc:	cmp	x1, #0x0
  42d2d0:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  42d2d4:	mov	x29, sp
  42d2d8:	stp	x19, x20, [sp, #16]
  42d2dc:	b.eq	42d368 <ferror@plt+0x29ac8>  // b.none
  42d2e0:	mov	x20, x0
  42d2e4:	ldr	x0, [x0, #8]
  42d2e8:	cbz	x0, 42d37c <ferror@plt+0x29adc>
  42d2ec:	ldr	x0, [x20, #16]
  42d2f0:	cbz	x0, 42d37c <ferror@plt+0x29adc>
  42d2f4:	mov	w0, #0x16                  	// #22
  42d2f8:	stp	x21, x22, [sp, #32]
  42d2fc:	mov	x22, x1
  42d300:	mov	x21, x2
  42d304:	mov	w1, #0x0                   	// #0
  42d308:	bl	42a790 <ferror@plt+0x26ef0>
  42d30c:	mov	x19, x0
  42d310:	cbz	x0, 42d364 <ferror@plt+0x29ac4>
  42d314:	mov	x0, #0x10                  	// #16
  42d318:	bl	4032a0 <xmalloc@plt>
  42d31c:	mov	x1, x22
  42d320:	mov	x22, x0
  42d324:	stp	xzr, xzr, [x0]
  42d328:	mov	w3, #0x3                   	// #3
  42d32c:	mov	w2, #0x0                   	// #0
  42d330:	str	x21, [x22, #8]
  42d334:	ldr	x0, [x20, #16]
  42d338:	str	x22, [x19, #16]
  42d33c:	add	x0, x0, #0x10
  42d340:	bl	42a6e8 <ferror@plt+0x26e48>
  42d344:	cbz	x0, 42d364 <ferror@plt+0x29ac4>
  42d348:	str	x19, [x0, #32]
  42d34c:	str	x0, [x22]
  42d350:	mov	x0, x19
  42d354:	ldp	x19, x20, [sp, #16]
  42d358:	ldp	x21, x22, [sp, #32]
  42d35c:	ldp	x29, x30, [sp], #48
  42d360:	ret
  42d364:	ldp	x21, x22, [sp, #32]
  42d368:	mov	x19, #0x0                   	// #0
  42d36c:	mov	x0, x19
  42d370:	ldp	x19, x20, [sp, #16]
  42d374:	ldp	x29, x30, [sp], #48
  42d378:	ret
  42d37c:	mov	w2, #0x5                   	// #5
  42d380:	adrp	x1, 448000 <warn@@Base+0x11468>
  42d384:	mov	x0, #0x0                   	// #0
  42d388:	add	x1, x1, #0xd38
  42d38c:	bl	403700 <dcgettext@plt>
  42d390:	mov	x2, x0
  42d394:	adrp	x3, 466000 <_sch_istable+0x1478>
  42d398:	mov	x19, #0x0                   	// #0
  42d39c:	adrp	x1, 43f000 <warn@@Base+0x8468>
  42d3a0:	add	x1, x1, #0x790
  42d3a4:	ldr	x0, [x3, #3776]
  42d3a8:	bl	403880 <fprintf@plt>
  42d3ac:	mov	x0, x19
  42d3b0:	ldp	x19, x20, [sp, #16]
  42d3b4:	ldp	x29, x30, [sp], #48
  42d3b8:	ret
  42d3bc:	nop
  42d3c0:	stp	x29, x30, [sp, #-48]!
  42d3c4:	cmp	x1, #0x0
  42d3c8:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  42d3cc:	mov	x29, sp
  42d3d0:	stp	x19, x20, [sp, #16]
  42d3d4:	b.eq	42d490 <ferror@plt+0x29bf0>  // b.none
  42d3d8:	ldr	x20, [x0, #16]
  42d3dc:	stp	x21, x22, [sp, #32]
  42d3e0:	mov	x22, x0
  42d3e4:	cbz	x20, 42d4dc <ferror@plt+0x29c3c>
  42d3e8:	ldr	w0, [x2]
  42d3ec:	mov	x19, x2
  42d3f0:	cmp	w0, #0x17
  42d3f4:	b.ne	42d424 <ferror@plt+0x29b84>  // b.any
  42d3f8:	ldr	x0, [x2, #16]
  42d3fc:	mov	x20, x2
  42d400:	ldr	x0, [x0]
  42d404:	ldr	x0, [x0, #8]
  42d408:	bl	4034a0 <strcmp@plt>
  42d40c:	cbnz	w0, 42d4a4 <ferror@plt+0x29c04>
  42d410:	ldp	x21, x22, [sp, #32]
  42d414:	mov	x0, x20
  42d418:	ldp	x19, x20, [sp, #16]
  42d41c:	ldp	x29, x30, [sp], #48
  42d420:	ret
  42d424:	mov	x21, x1
  42d428:	mov	w0, #0x17                  	// #23
  42d42c:	mov	w1, #0x0                   	// #0
  42d430:	bl	42a790 <ferror@plt+0x26ef0>
  42d434:	mov	x20, x0
  42d438:	cbz	x0, 42d48c <ferror@plt+0x29bec>
  42d43c:	mov	x0, #0x10                  	// #16
  42d440:	bl	4032a0 <xmalloc@plt>
  42d444:	mov	x1, x21
  42d448:	mov	x21, x0
  42d44c:	stp	xzr, xzr, [x0]
  42d450:	mov	w3, #0x3                   	// #3
  42d454:	mov	w2, #0x1                   	// #1
  42d458:	str	x19, [x21, #8]
  42d45c:	ldr	x0, [x22, #16]
  42d460:	str	x21, [x20, #16]
  42d464:	add	x0, x0, #0x10
  42d468:	bl	42a6e8 <ferror@plt+0x26e48>
  42d46c:	cbz	x0, 42d48c <ferror@plt+0x29bec>
  42d470:	str	x20, [x0, #32]
  42d474:	str	x0, [x21]
  42d478:	mov	x0, x20
  42d47c:	ldp	x19, x20, [sp, #16]
  42d480:	ldp	x21, x22, [sp, #32]
  42d484:	ldp	x29, x30, [sp], #48
  42d488:	ret
  42d48c:	ldp	x21, x22, [sp, #32]
  42d490:	mov	x20, #0x0                   	// #0
  42d494:	mov	x0, x20
  42d498:	ldp	x19, x20, [sp, #16]
  42d49c:	ldp	x29, x30, [sp], #48
  42d4a0:	ret
  42d4a4:	mov	w2, #0x5                   	// #5
  42d4a8:	adrp	x1, 448000 <warn@@Base+0x11468>
  42d4ac:	mov	x0, #0x0                   	// #0
  42d4b0:	add	x1, x1, #0xd80
  42d4b4:	bl	403700 <dcgettext@plt>
  42d4b8:	mov	x2, x0
  42d4bc:	adrp	x3, 466000 <_sch_istable+0x1478>
  42d4c0:	adrp	x1, 43f000 <warn@@Base+0x8468>
  42d4c4:	mov	x20, #0x0                   	// #0
  42d4c8:	add	x1, x1, #0x790
  42d4cc:	ldr	x0, [x3, #3776]
  42d4d0:	bl	403880 <fprintf@plt>
  42d4d4:	ldp	x21, x22, [sp, #32]
  42d4d8:	b	42d414 <ferror@plt+0x29b74>
  42d4dc:	mov	w2, #0x5                   	// #5
  42d4e0:	adrp	x1, 448000 <warn@@Base+0x11468>
  42d4e4:	mov	x0, #0x0                   	// #0
  42d4e8:	add	x1, x1, #0xd60
  42d4ec:	bl	403700 <dcgettext@plt>
  42d4f0:	mov	x2, x0
  42d4f4:	adrp	x3, 466000 <_sch_istable+0x1478>
  42d4f8:	adrp	x1, 43f000 <warn@@Base+0x8468>
  42d4fc:	add	x1, x1, #0x790
  42d500:	ldr	x0, [x3, #3776]
  42d504:	bl	403880 <fprintf@plt>
  42d508:	ldp	x21, x22, [sp, #32]
  42d50c:	b	42d414 <ferror@plt+0x29b74>
  42d510:	cbz	x1, 42d598 <ferror@plt+0x29cf8>
  42d514:	stp	x29, x30, [sp, #-32]!
  42d518:	mov	x29, sp
  42d51c:	stp	x19, x20, [sp, #16]
  42d520:	mov	x19, x1
  42d524:	sub	w1, w2, #0x7
  42d528:	mov	x20, x0
  42d52c:	cmp	w1, #0x4
  42d530:	mov	w0, w2
  42d534:	b.hi	42d55c <ferror@plt+0x29cbc>  // b.pmore
  42d538:	mov	w1, #0x0                   	// #0
  42d53c:	bl	42a790 <ferror@plt+0x26ef0>
  42d540:	mov	x2, x0
  42d544:	cbz	x0, 42d588 <ferror@plt+0x29ce8>
  42d548:	mov	x1, x19
  42d54c:	mov	x0, x20
  42d550:	ldp	x19, x20, [sp, #16]
  42d554:	ldp	x29, x30, [sp], #32
  42d558:	b	42d3c0 <ferror@plt+0x29b20>
  42d55c:	mov	w2, #0x5                   	// #5
  42d560:	adrp	x1, 448000 <warn@@Base+0x11468>
  42d564:	mov	x0, #0x0                   	// #0
  42d568:	add	x1, x1, #0xda8
  42d56c:	bl	403700 <dcgettext@plt>
  42d570:	mov	x2, x0
  42d574:	adrp	x3, 466000 <_sch_istable+0x1478>
  42d578:	adrp	x1, 43f000 <warn@@Base+0x8468>
  42d57c:	add	x1, x1, #0x790
  42d580:	ldr	x0, [x3, #3776]
  42d584:	bl	403880 <fprintf@plt>
  42d588:	mov	x0, #0x0                   	// #0
  42d58c:	ldp	x19, x20, [sp, #16]
  42d590:	ldp	x29, x30, [sp], #32
  42d594:	ret
  42d598:	mov	x0, #0x0                   	// #0
  42d59c:	ret
  42d5a0:	stp	x29, x30, [sp, #-48]!
  42d5a4:	mov	x29, sp
  42d5a8:	ldr	w0, [x1, #4]
  42d5ac:	stp	x19, x20, [sp, #16]
  42d5b0:	mov	x19, x1
  42d5b4:	cmp	w0, #0x0
  42d5b8:	mov	w20, w2
  42d5bc:	ccmp	w0, w2, #0x4, ne  // ne = any
  42d5c0:	b.ne	42d5d8 <ferror@plt+0x29d38>  // b.any
  42d5c4:	str	w20, [x19, #4]
  42d5c8:	mov	w0, #0x1                   	// #1
  42d5cc:	ldp	x19, x20, [sp, #16]
  42d5d0:	ldp	x29, x30, [sp], #48
  42d5d4:	ret
  42d5d8:	adrp	x0, 466000 <_sch_istable+0x1478>
  42d5dc:	mov	w2, #0x5                   	// #5
  42d5e0:	adrp	x1, 448000 <warn@@Base+0x11468>
  42d5e4:	add	x1, x1, #0xdd8
  42d5e8:	str	x21, [sp, #32]
  42d5ec:	ldr	x21, [x0, #3776]
  42d5f0:	mov	x0, #0x0                   	// #0
  42d5f4:	bl	403700 <dcgettext@plt>
  42d5f8:	mov	x1, x0
  42d5fc:	ldr	w2, [x19, #4]
  42d600:	mov	w3, w20
  42d604:	mov	x0, x21
  42d608:	bl	403880 <fprintf@plt>
  42d60c:	ldr	x21, [sp, #32]
  42d610:	str	w20, [x19, #4]
  42d614:	mov	w0, #0x1                   	// #1
  42d618:	ldp	x19, x20, [sp, #16]
  42d61c:	ldp	x29, x30, [sp], #48
  42d620:	ret
  42d624:	nop
  42d628:	stp	x29, x30, [sp, #-48]!
  42d62c:	mov	x29, sp
  42d630:	stp	x21, x22, [sp, #32]
  42d634:	ldr	x22, [x0, #8]
  42d638:	cbz	x22, 42d724 <ferror@plt+0x29e84>
  42d63c:	ldr	x21, [x0, #32]
  42d640:	stp	x19, x20, [sp, #16]
  42d644:	mov	x20, x1
  42d648:	cbnz	x21, 42d658 <ferror@plt+0x29db8>
  42d64c:	b	42d6b4 <ferror@plt+0x29e14>
  42d650:	ldr	x21, [x21, #8]
  42d654:	cbz	x21, 42d6b4 <ferror@plt+0x29e14>
  42d658:	ldr	x0, [x21, #40]
  42d65c:	cbz	x0, 42d650 <ferror@plt+0x29db0>
  42d660:	ldr	x19, [x0]
  42d664:	cbnz	x19, 42d674 <ferror@plt+0x29dd4>
  42d668:	b	42d650 <ferror@plt+0x29db0>
  42d66c:	ldr	x19, [x19]
  42d670:	cbz	x19, 42d650 <ferror@plt+0x29db0>
  42d674:	ldr	w0, [x19, #20]
  42d678:	cbnz	w0, 42d66c <ferror@plt+0x29dcc>
  42d67c:	ldr	x0, [x19, #8]
  42d680:	ldrb	w1, [x20]
  42d684:	ldrb	w2, [x0]
  42d688:	cmp	w2, w1
  42d68c:	b.ne	42d66c <ferror@plt+0x29dcc>  // b.any
  42d690:	mov	x1, x20
  42d694:	bl	4034a0 <strcmp@plt>
  42d698:	cbnz	w0, 42d66c <ferror@plt+0x29dcc>
  42d69c:	ldr	x22, [x19, #32]
  42d6a0:	ldp	x19, x20, [sp, #16]
  42d6a4:	mov	x0, x22
  42d6a8:	ldp	x21, x22, [sp, #32]
  42d6ac:	ldp	x29, x30, [sp], #48
  42d6b0:	ret
  42d6b4:	ldr	x22, [x22, #8]
  42d6b8:	cbnz	x22, 42d6c8 <ferror@plt+0x29e28>
  42d6bc:	b	42d710 <ferror@plt+0x29e70>
  42d6c0:	ldr	x22, [x22]
  42d6c4:	cbz	x22, 42d710 <ferror@plt+0x29e70>
  42d6c8:	ldr	x0, [x22, #16]
  42d6cc:	cbz	x0, 42d6c0 <ferror@plt+0x29e20>
  42d6d0:	ldr	x19, [x0]
  42d6d4:	cbnz	x19, 42d6e4 <ferror@plt+0x29e44>
  42d6d8:	b	42d6c0 <ferror@plt+0x29e20>
  42d6dc:	ldr	x19, [x19]
  42d6e0:	cbz	x19, 42d6c0 <ferror@plt+0x29e20>
  42d6e4:	ldr	w0, [x19, #20]
  42d6e8:	cbnz	w0, 42d6dc <ferror@plt+0x29e3c>
  42d6ec:	ldr	x0, [x19, #8]
  42d6f0:	ldrb	w1, [x20]
  42d6f4:	ldrb	w2, [x0]
  42d6f8:	cmp	w2, w1
  42d6fc:	b.ne	42d6dc <ferror@plt+0x29e3c>  // b.any
  42d700:	mov	x1, x20
  42d704:	bl	4034a0 <strcmp@plt>
  42d708:	cbnz	w0, 42d6dc <ferror@plt+0x29e3c>
  42d70c:	b	42d69c <ferror@plt+0x29dfc>
  42d710:	mov	x0, x22
  42d714:	ldp	x19, x20, [sp, #16]
  42d718:	ldp	x21, x22, [sp, #32]
  42d71c:	ldp	x29, x30, [sp], #48
  42d720:	ret
  42d724:	mov	w2, #0x5                   	// #5
  42d728:	adrp	x1, 448000 <warn@@Base+0x11468>
  42d72c:	mov	x0, #0x0                   	// #0
  42d730:	add	x1, x1, #0xe08
  42d734:	bl	403700 <dcgettext@plt>
  42d738:	mov	x2, x0
  42d73c:	adrp	x3, 466000 <_sch_istable+0x1478>
  42d740:	adrp	x1, 43f000 <warn@@Base+0x8468>
  42d744:	add	x1, x1, #0x790
  42d748:	ldr	x0, [x3, #3776]
  42d74c:	bl	403880 <fprintf@plt>
  42d750:	b	42d6a4 <ferror@plt+0x29e04>
  42d754:	nop
  42d758:	stp	x29, x30, [sp, #-64]!
  42d75c:	mov	x29, sp
  42d760:	stp	x21, x22, [sp, #32]
  42d764:	ldr	x22, [x0]
  42d768:	cbz	x22, 42d7f8 <ferror@plt+0x29f58>
  42d76c:	mov	w21, w2
  42d770:	str	x23, [sp, #48]
  42d774:	mov	x23, x1
  42d778:	stp	x19, x20, [sp, #16]
  42d77c:	ldr	x20, [x22, #8]
  42d780:	cbnz	x20, 42d790 <ferror@plt+0x29ef0>
  42d784:	b	42d808 <ferror@plt+0x29f68>
  42d788:	ldr	x20, [x20]
  42d78c:	cbz	x20, 42d808 <ferror@plt+0x29f68>
  42d790:	ldr	x0, [x20, #16]
  42d794:	cbz	x0, 42d788 <ferror@plt+0x29ee8>
  42d798:	ldr	x19, [x0]
  42d79c:	cbnz	x19, 42d7ac <ferror@plt+0x29f0c>
  42d7a0:	b	42d788 <ferror@plt+0x29ee8>
  42d7a4:	ldr	x19, [x19]
  42d7a8:	cbz	x19, 42d788 <ferror@plt+0x29ee8>
  42d7ac:	ldr	w0, [x19, #20]
  42d7b0:	cmp	w0, #0x1
  42d7b4:	b.ne	42d7a4 <ferror@plt+0x29f04>  // b.any
  42d7b8:	cbz	w21, 42d7cc <ferror@plt+0x29f2c>
  42d7bc:	ldr	x0, [x19, #32]
  42d7c0:	ldr	w0, [x0]
  42d7c4:	cmp	w0, w21
  42d7c8:	b.ne	42d7a4 <ferror@plt+0x29f04>  // b.any
  42d7cc:	ldr	x0, [x19, #8]
  42d7d0:	ldrb	w2, [x23]
  42d7d4:	ldrb	w3, [x0]
  42d7d8:	cmp	w3, w2
  42d7dc:	b.ne	42d7a4 <ferror@plt+0x29f04>  // b.any
  42d7e0:	mov	x1, x23
  42d7e4:	bl	4034a0 <strcmp@plt>
  42d7e8:	cbnz	w0, 42d7a4 <ferror@plt+0x29f04>
  42d7ec:	ldr	x22, [x19, #32]
  42d7f0:	ldp	x19, x20, [sp, #16]
  42d7f4:	ldr	x23, [sp, #48]
  42d7f8:	mov	x0, x22
  42d7fc:	ldp	x21, x22, [sp, #32]
  42d800:	ldp	x29, x30, [sp], #64
  42d804:	ret
  42d808:	ldr	x22, [x22]
  42d80c:	cbnz	x22, 42d77c <ferror@plt+0x29edc>
  42d810:	ldp	x19, x20, [sp, #16]
  42d814:	ldr	x23, [sp, #48]
  42d818:	b	42d7f8 <ferror@plt+0x29f58>
  42d81c:	nop
  42d820:	cbz	x1, 42d850 <ferror@plt+0x29fb0>
  42d824:	stp	x29, x30, [sp, #-16]!
  42d828:	mov	x2, #0x0                   	// #0
  42d82c:	mov	x29, sp
  42d830:	bl	42a508 <ferror@plt+0x26c68>
  42d834:	cbz	x0, 42d844 <ferror@plt+0x29fa4>
  42d838:	ldr	w0, [x0]
  42d83c:	ldp	x29, x30, [sp], #16
  42d840:	ret
  42d844:	mov	w0, #0x0                   	// #0
  42d848:	ldp	x29, x30, [sp], #16
  42d84c:	ret
  42d850:	mov	w0, #0x0                   	// #0
  42d854:	ret
  42d858:	ldr	w0, [x1]
  42d85c:	cmp	w0, #0x1
  42d860:	b.ne	42d87c <ferror@plt+0x29fdc>  // b.any
  42d864:	ldr	x0, [x1, #16]
  42d868:	ldr	x1, [x0]
  42d86c:	ldr	x1, [x1]
  42d870:	cbnz	x1, 42d858 <ferror@plt+0x29fb8>
  42d874:	ldr	x0, [x0, #8]
  42d878:	ret
  42d87c:	sub	w2, w0, #0x16
  42d880:	mov	x0, #0x0                   	// #0
  42d884:	cmp	w2, #0x1
  42d888:	b.hi	42d878 <ferror@plt+0x29fd8>  // b.pmore
  42d88c:	ldr	x0, [x1, #16]
  42d890:	ldr	x0, [x0]
  42d894:	ldr	x0, [x0, #8]
  42d898:	b	42d878 <ferror@plt+0x29fd8>
  42d89c:	nop
  42d8a0:	cbnz	x1, 42d8bc <ferror@plt+0x2a01c>
  42d8a4:	b	42d8e4 <ferror@plt+0x2a044>
  42d8a8:	cmp	w2, #0x1
  42d8ac:	b.hi	42d8e4 <ferror@plt+0x2a044>  // b.pmore
  42d8b0:	ldr	x0, [x1, #16]
  42d8b4:	ldr	x1, [x0, #8]
  42d8b8:	cbz	x1, 42d8e4 <ferror@plt+0x2a044>
  42d8bc:	ldr	w0, [x1, #4]
  42d8c0:	cbnz	w0, 42d8ec <ferror@plt+0x2a04c>
  42d8c4:	ldr	w0, [x1]
  42d8c8:	sub	w2, w0, #0x16
  42d8cc:	cmp	w0, #0x1
  42d8d0:	b.ne	42d8a8 <ferror@plt+0x2a008>  // b.any
  42d8d4:	ldr	x0, [x1, #16]
  42d8d8:	ldr	x0, [x0]
  42d8dc:	ldr	x1, [x0]
  42d8e0:	b	42d8a0 <ferror@plt+0x2a000>
  42d8e4:	mov	x0, #0x0                   	// #0
  42d8e8:	ret
  42d8ec:	mov	w0, w0
  42d8f0:	ret
  42d8f4:	nop
  42d8f8:	cbz	x1, 42d940 <ferror@plt+0x2a0a0>
  42d8fc:	stp	x29, x30, [sp, #-16]!
  42d900:	mov	x2, #0x0                   	// #0
  42d904:	mov	x29, sp
  42d908:	bl	42a508 <ferror@plt+0x26c68>
  42d90c:	cbz	x0, 42d924 <ferror@plt+0x2a084>
  42d910:	ldr	w1, [x0]
  42d914:	cmp	w1, #0xd
  42d918:	b.eq	42d930 <ferror@plt+0x2a090>  // b.none
  42d91c:	cmp	w1, #0x13
  42d920:	b.eq	42d930 <ferror@plt+0x2a090>  // b.none
  42d924:	mov	x0, #0x0                   	// #0
  42d928:	ldp	x29, x30, [sp], #16
  42d92c:	ret
  42d930:	ldr	x0, [x0, #16]
  42d934:	ldp	x29, x30, [sp], #16
  42d938:	ldr	x0, [x0]
  42d93c:	ret
  42d940:	mov	x0, #0x0                   	// #0
  42d944:	ret
  42d948:	cbz	x1, 42d9cc <ferror@plt+0x2a12c>
  42d94c:	stp	x29, x30, [sp, #-32]!
  42d950:	mov	x29, sp
  42d954:	str	x19, [sp, #16]
  42d958:	mov	x19, x2
  42d95c:	mov	x2, #0x0                   	// #0
  42d960:	bl	42a508 <ferror@plt+0x26c68>
  42d964:	cbz	x0, 42d97c <ferror@plt+0x2a0dc>
  42d968:	ldr	w1, [x0]
  42d96c:	cmp	w1, #0xd
  42d970:	b.eq	42d9ac <ferror@plt+0x2a10c>  // b.none
  42d974:	cmp	w1, #0x13
  42d978:	b.eq	42d98c <ferror@plt+0x2a0ec>  // b.none
  42d97c:	mov	x0, #0x0                   	// #0
  42d980:	ldr	x19, [sp, #16]
  42d984:	ldp	x29, x30, [sp], #32
  42d988:	ret
  42d98c:	ldr	x1, [x0, #16]
  42d990:	ldr	w1, [x1, #24]
  42d994:	str	w1, [x19]
  42d998:	ldr	x19, [sp, #16]
  42d99c:	ldr	x0, [x0, #16]
  42d9a0:	ldp	x29, x30, [sp], #32
  42d9a4:	ldr	x0, [x0, #16]
  42d9a8:	ret
  42d9ac:	ldr	x1, [x0, #16]
  42d9b0:	ldr	w1, [x1, #16]
  42d9b4:	str	w1, [x19]
  42d9b8:	ldr	x19, [sp, #16]
  42d9bc:	ldr	x0, [x0, #16]
  42d9c0:	ldp	x29, x30, [sp], #32
  42d9c4:	ldr	x0, [x0, #8]
  42d9c8:	ret
  42d9cc:	mov	x0, #0x0                   	// #0
  42d9d0:	ret
  42d9d4:	nop
  42d9d8:	cbz	x1, 42da30 <ferror@plt+0x2a190>
  42d9dc:	stp	x29, x30, [sp, #-16]!
  42d9e0:	mov	x2, #0x0                   	// #0
  42d9e4:	mov	x29, sp
  42d9e8:	bl	42a508 <ferror@plt+0x26c68>
  42d9ec:	cbz	x0, 42da24 <ferror@plt+0x2a184>
  42d9f0:	ldr	w1, [x0]
  42d9f4:	cmp	w1, #0x14
  42d9f8:	b.eq	42da10 <ferror@plt+0x2a170>  // b.none
  42d9fc:	b.hi	42da1c <ferror@plt+0x2a17c>  // b.pmore
  42da00:	cmp	w1, #0xc
  42da04:	b.eq	42da10 <ferror@plt+0x2a170>  // b.none
  42da08:	cmp	w1, #0xe
  42da0c:	b.ne	42da24 <ferror@plt+0x2a184>  // b.any
  42da10:	ldp	x29, x30, [sp], #16
  42da14:	ldr	x0, [x0, #16]
  42da18:	ret
  42da1c:	cmp	w1, #0x15
  42da20:	b.eq	42da10 <ferror@plt+0x2a170>  // b.none
  42da24:	mov	x0, #0x0                   	// #0
  42da28:	ldp	x29, x30, [sp], #16
  42da2c:	ret
  42da30:	mov	x0, #0x0                   	// #0
  42da34:	ret
  42da38:	cbz	x1, 42da7c <ferror@plt+0x2a1dc>
  42da3c:	stp	x29, x30, [sp, #-16]!
  42da40:	mov	x2, #0x0                   	// #0
  42da44:	mov	x29, sp
  42da48:	bl	42a508 <ferror@plt+0x26c68>
  42da4c:	cbz	x0, 42da70 <ferror@plt+0x2a1d0>
  42da50:	ldr	w1, [x0]
  42da54:	sub	w1, w1, #0x7
  42da58:	cmp	w1, #0x3
  42da5c:	b.hi	42da70 <ferror@plt+0x2a1d0>  // b.pmore
  42da60:	ldr	x0, [x0, #16]
  42da64:	ldp	x29, x30, [sp], #16
  42da68:	ldr	x0, [x0]
  42da6c:	ret
  42da70:	mov	x0, #0x0                   	// #0
  42da74:	ldp	x29, x30, [sp], #16
  42da78:	ret
  42da7c:	mov	x0, #0x0                   	// #0
  42da80:	ret
  42da84:	nop
  42da88:	cbz	x1, 42da94 <ferror@plt+0x2a1f4>
  42da8c:	ldr	x0, [x1, #8]
  42da90:	ret
  42da94:	mov	x0, #0x0                   	// #0
  42da98:	ret
  42da9c:	nop
  42daa0:	cbz	x1, 42daac <ferror@plt+0x2a20c>
  42daa4:	ldr	x0, [x1]
  42daa8:	ret
  42daac:	mov	x0, #0x0                   	// #0
  42dab0:	ret
  42dab4:	nop
  42dab8:	cbz	x1, 42dad0 <ferror@plt+0x2a230>
  42dabc:	ldr	w2, [x1, #20]
  42dac0:	mov	x0, #0xffffffffffffffff    	// #-1
  42dac4:	cbnz	w2, 42dacc <ferror@plt+0x2a22c>
  42dac8:	ldr	w0, [x1, #24]
  42dacc:	ret
  42dad0:	mov	x0, #0xffffffffffffffff    	// #-1
  42dad4:	ret
  42dad8:	cbz	x1, 42daf0 <ferror@plt+0x2a250>
  42dadc:	ldr	w2, [x1, #20]
  42dae0:	mov	x0, #0xffffffffffffffff    	// #-1
  42dae4:	cbnz	w2, 42daec <ferror@plt+0x2a24c>
  42dae8:	ldr	w0, [x1, #28]
  42daec:	ret
  42daf0:	mov	x0, #0xffffffffffffffff    	// #-1
  42daf4:	ret
  42daf8:	cbz	x1, 42db04 <ferror@plt+0x2a264>
  42dafc:	ldr	w0, [x1, #16]
  42db00:	ret
  42db04:	mov	w0, #0x3                   	// #3
  42db08:	ret
  42db0c:	nop
  42db10:	cbz	x1, 42db24 <ferror@plt+0x2a284>
  42db14:	ldr	w0, [x1, #20]
  42db18:	cbz	w0, 42db24 <ferror@plt+0x2a284>
  42db1c:	ldr	x0, [x1, #24]
  42db20:	ret
  42db24:	mov	x0, #0x0                   	// #0
  42db28:	ret
  42db2c:	nop
  42db30:	stp	x29, x30, [sp, #-96]!
  42db34:	mov	x29, sp
  42db38:	stp	x19, x20, [sp, #16]
  42db3c:	mov	x20, x0
  42db40:	stp	x21, x22, [sp, #32]
  42db44:	mov	x21, x1
  42db48:	ldr	w1, [x0, #52]
  42db4c:	stp	x23, x24, [sp, #48]
  42db50:	str	xzr, [x0, #80]
  42db54:	ldr	x24, [x0]
  42db58:	ldr	w0, [x0, #48]
  42db5c:	str	w1, [x20, #56]
  42db60:	add	w0, w0, #0x1
  42db64:	str	w0, [x20, #48]
  42db68:	cbz	x24, 42dc4c <ferror@plt+0x2a3ac>
  42db6c:	mov	x22, x2
  42db70:	stp	x25, x26, [sp, #64]
  42db74:	add	x26, x20, #0x48
  42db78:	add	x25, x20, #0x40
  42db7c:	str	x27, [sp, #80]
  42db80:	add	x27, x21, #0x158
  42db84:	ldp	x1, x3, [x24, #8]
  42db88:	mov	x0, x22
  42db8c:	ldr	x2, [x21]
  42db90:	ldr	x1, [x1, #8]
  42db94:	str	x3, [x20, #64]
  42db98:	str	wzr, [x20, #72]
  42db9c:	blr	x2
  42dba0:	cbz	w0, 42dbd0 <ferror@plt+0x2a330>
  42dba4:	ldr	x23, [x24, #8]
  42dba8:	cbz	x23, 42dc20 <ferror@plt+0x2a380>
  42dbac:	ldr	x0, [x23, #16]
  42dbb0:	cbnz	x0, 42dbf0 <ferror@plt+0x2a350>
  42dbb4:	ldr	x23, [x23]
  42dbb8:	cbz	x23, 42dc20 <ferror@plt+0x2a380>
  42dbbc:	ldr	x2, [x21, #8]
  42dbc0:	mov	x0, x22
  42dbc4:	ldr	x1, [x23, #8]
  42dbc8:	blr	x2
  42dbcc:	cbnz	w0, 42dbac <ferror@plt+0x2a30c>
  42dbd0:	ldp	x25, x26, [sp, #64]
  42dbd4:	mov	w0, #0x0                   	// #0
  42dbd8:	ldr	x27, [sp, #80]
  42dbdc:	ldp	x19, x20, [sp, #16]
  42dbe0:	ldp	x21, x22, [sp, #32]
  42dbe4:	ldp	x23, x24, [sp, #48]
  42dbe8:	ldp	x29, x30, [sp], #96
  42dbec:	ret
  42dbf0:	ldr	x19, [x0]
  42dbf4:	cbnz	x19, 42dc04 <ferror@plt+0x2a364>
  42dbf8:	b	42dbb4 <ferror@plt+0x2a314>
  42dbfc:	ldr	x19, [x19]
  42dc00:	cbz	x19, 42dbb4 <ferror@plt+0x2a314>
  42dc04:	mov	x3, x19
  42dc08:	mov	x2, x22
  42dc0c:	mov	x1, x21
  42dc10:	mov	x0, x20
  42dc14:	bl	42bca8 <ferror@plt+0x28408>
  42dc18:	cbnz	w0, 42dbfc <ferror@plt+0x2a35c>
  42dc1c:	b	42dbd0 <ferror@plt+0x2a330>
  42dc20:	mov	x3, x22
  42dc24:	mov	x2, x27
  42dc28:	mov	x1, x26
  42dc2c:	mov	x0, x25
  42dc30:	mov	x4, #0xffffffffffffffff    	// #-1
  42dc34:	bl	42a618 <ferror@plt+0x26d78>
  42dc38:	cbz	w0, 42dbd0 <ferror@plt+0x2a330>
  42dc3c:	ldr	x24, [x24]
  42dc40:	cbnz	x24, 42db84 <ferror@plt+0x2a2e4>
  42dc44:	ldp	x25, x26, [sp, #64]
  42dc48:	ldr	x27, [sp, #80]
  42dc4c:	mov	w0, #0x1                   	// #1
  42dc50:	b	42dbdc <ferror@plt+0x2a33c>
  42dc54:	nop
  42dc58:	ldr	x3, [x0]
  42dc5c:	adrp	x5, 464000 <warn@@Base+0x2d468>
  42dc60:	add	x5, x5, #0xb88
  42dc64:	mov	x7, x0
  42dc68:	ldrb	w2, [x3]
  42dc6c:	ldrh	w0, [x5, w2, sxtw #1]
  42dc70:	tbz	w0, #2, 42dcc4 <ferror@plt+0x2a424>
  42dc74:	sub	w2, w2, #0x30
  42dc78:	str	w2, [x1]
  42dc7c:	add	x4, x3, #0x1
  42dc80:	str	x4, [x7]
  42dc84:	mov	w0, #0x1                   	// #1
  42dc88:	ldrb	w3, [x3, #1]
  42dc8c:	ldrh	w6, [x5, w3, sxtw #1]
  42dc90:	tbz	w6, #2, 42dcc0 <ferror@plt+0x2a420>
  42dc94:	nop
  42dc98:	add	w2, w2, w2, lsl #2
  42dc9c:	mov	x8, x4
  42dca0:	add	w2, w3, w2, lsl #1
  42dca4:	ldrb	w3, [x4, #1]!
  42dca8:	sub	w2, w2, #0x30
  42dcac:	ldrh	w6, [x5, w3, sxtw #1]
  42dcb0:	tbnz	w6, #2, 42dc98 <ferror@plt+0x2a3f8>
  42dcb4:	cmp	w3, #0x5f
  42dcb8:	mov	w0, #0x1                   	// #1
  42dcbc:	b.eq	42dccc <ferror@plt+0x2a42c>  // b.none
  42dcc0:	ret
  42dcc4:	mov	w0, #0x0                   	// #0
  42dcc8:	ret
  42dccc:	add	x8, x8, #0x2
  42dcd0:	str	x8, [x7]
  42dcd4:	str	w2, [x1]
  42dcd8:	ret
  42dcdc:	nop
  42dce0:	stp	x29, x30, [sp, #-48]!
  42dce4:	adrp	x2, 466000 <_sch_istable+0x1478>
  42dce8:	mov	x29, sp
  42dcec:	str	x21, [sp, #32]
  42dcf0:	ldr	x21, [x2, #3776]
  42dcf4:	mov	w2, #0x5                   	// #5
  42dcf8:	stp	x19, x20, [sp, #16]
  42dcfc:	mov	x20, x0
  42dd00:	mov	x19, x1
  42dd04:	mov	x0, #0x0                   	// #0
  42dd08:	adrp	x1, 448000 <warn@@Base+0x11468>
  42dd0c:	add	x1, x1, #0xed0
  42dd10:	bl	403700 <dcgettext@plt>
  42dd14:	mov	x3, x20
  42dd18:	mov	x2, x19
  42dd1c:	mov	x1, x0
  42dd20:	mov	x0, x21
  42dd24:	ldp	x19, x20, [sp, #16]
  42dd28:	ldr	x21, [sp, #32]
  42dd2c:	ldp	x29, x30, [sp], #48
  42dd30:	b	403880 <fprintf@plt>
  42dd34:	nop
  42dd38:	stp	x29, x30, [sp, #-32]!
  42dd3c:	adrp	x2, 466000 <_sch_istable+0x1478>
  42dd40:	adrp	x1, 448000 <warn@@Base+0x11468>
  42dd44:	mov	x29, sp
  42dd48:	stp	x19, x20, [sp, #16]
  42dd4c:	add	x1, x1, #0xee8
  42dd50:	mov	x19, x0
  42dd54:	ldr	x20, [x2, #3776]
  42dd58:	mov	x0, #0x0                   	// #0
  42dd5c:	mov	w2, #0x5                   	// #5
  42dd60:	bl	403700 <dcgettext@plt>
  42dd64:	mov	x2, x19
  42dd68:	mov	x1, x0
  42dd6c:	mov	x0, x20
  42dd70:	ldp	x19, x20, [sp, #16]
  42dd74:	ldp	x29, x30, [sp], #32
  42dd78:	b	403880 <fprintf@plt>
  42dd7c:	nop
  42dd80:	stp	x29, x30, [sp, #-32]!
  42dd84:	adrp	x2, 466000 <_sch_istable+0x1478>
  42dd88:	adrp	x1, 448000 <warn@@Base+0x11468>
  42dd8c:	mov	x29, sp
  42dd90:	stp	x19, x20, [sp, #16]
  42dd94:	add	x1, x1, #0xf00
  42dd98:	mov	x19, x0
  42dd9c:	ldr	x20, [x2, #3776]
  42dda0:	mov	x0, #0x0                   	// #0
  42dda4:	mov	w2, #0x5                   	// #5
  42dda8:	bl	403700 <dcgettext@plt>
  42ddac:	mov	x2, x19
  42ddb0:	mov	x1, x0
  42ddb4:	mov	x0, x20
  42ddb8:	ldp	x19, x20, [sp, #16]
  42ddbc:	ldp	x29, x30, [sp], #32
  42ddc0:	b	403880 <fprintf@plt>
  42ddc4:	nop
  42ddc8:	stp	x29, x30, [sp, #-48]!
  42ddcc:	mov	x29, sp
  42ddd0:	ldr	w3, [x0, #40]
  42ddd4:	stp	x19, x20, [sp, #16]
  42ddd8:	mov	x19, x0
  42dddc:	mov	w20, w2
  42dde0:	ldr	x4, [x0, #32]
  42dde4:	str	x21, [sp, #32]
  42dde8:	mov	x21, x1
  42ddec:	ldr	w1, [x0, #44]
  42ddf0:	cmp	w3, w1
  42ddf4:	b.cs	42de24 <ferror@plt+0x2a584>  // b.hs, b.nlast
  42ddf8:	ubfiz	x1, x3, #4, #32
  42ddfc:	add	w3, w3, #0x1
  42de00:	add	x2, x4, x1
  42de04:	mov	w0, #0x1                   	// #1
  42de08:	str	x21, [x4, x1]
  42de0c:	ldr	x21, [sp, #32]
  42de10:	str	w20, [x2, #8]
  42de14:	str	w3, [x19, #40]
  42de18:	ldp	x19, x20, [sp, #16]
  42de1c:	ldp	x29, x30, [sp], #48
  42de20:	ret
  42de24:	add	w1, w1, #0xa
  42de28:	str	w1, [x19, #44]
  42de2c:	mov	x0, x4
  42de30:	ubfiz	x1, x1, #4, #32
  42de34:	bl	4031f0 <xrealloc@plt>
  42de38:	ldr	w3, [x19, #40]
  42de3c:	mov	x4, x0
  42de40:	str	x0, [x19, #32]
  42de44:	b	42ddf8 <ferror@plt+0x2a558>
  42de48:	stp	x29, x30, [sp, #-32]!
  42de4c:	mov	x29, sp
  42de50:	stp	x19, x20, [sp, #16]
  42de54:	mov	x20, x0
  42de58:	add	w0, w1, #0x1
  42de5c:	mov	w19, w1
  42de60:	sxtw	x0, w0
  42de64:	bl	4032a0 <xmalloc@plt>
  42de68:	mov	x1, x20
  42de6c:	mov	x20, x0
  42de70:	sxtw	x2, w19
  42de74:	bl	402f70 <memcpy@plt>
  42de78:	mov	x0, x20
  42de7c:	strb	wzr, [x20, w19, sxtw]
  42de80:	ldp	x19, x20, [sp, #16]
  42de84:	ldp	x29, x30, [sp], #32
  42de88:	ret
  42de8c:	nop
  42de90:	stp	x29, x30, [sp, #-48]!
  42de94:	mov	x29, sp
  42de98:	stp	x19, x20, [sp, #16]
  42de9c:	mov	x20, x0
  42dea0:	mov	x19, x1
  42dea4:	stp	x21, x22, [sp, #32]
  42dea8:	cbz	x1, 42deb0 <ferror@plt+0x2a610>
  42deac:	str	wzr, [x1]
  42deb0:	ldr	x21, [x20]
  42deb4:	mov	x0, #0x0                   	// #0
  42deb8:	cmp	x2, x21
  42debc:	b.ls	42dec8 <ferror@plt+0x2a628>  // b.plast
  42dec0:	ldrb	w1, [x21]
  42dec4:	cbnz	w1, 42ded8 <ferror@plt+0x2a638>
  42dec8:	ldp	x19, x20, [sp, #16]
  42decc:	ldp	x21, x22, [sp, #32]
  42ded0:	ldp	x29, x30, [sp], #48
  42ded4:	ret
  42ded8:	bl	4037d0 <__errno_location@plt>
  42dedc:	mov	x22, x0
  42dee0:	mov	x1, x20
  42dee4:	mov	x0, x21
  42dee8:	mov	w2, #0x0                   	// #0
  42deec:	str	wzr, [x22]
  42def0:	bl	402fc0 <strtoul@plt>
  42def4:	cmn	x0, #0x1
  42def8:	b.ne	42dec8 <ferror@plt+0x2a628>  // b.any
  42defc:	ldr	w1, [x22]
  42df00:	cbz	w1, 42dec8 <ferror@plt+0x2a628>
  42df04:	cbz	x19, 42df18 <ferror@plt+0x2a678>
  42df08:	mov	w1, #0x1                   	// #1
  42df0c:	mov	x0, #0x0                   	// #0
  42df10:	str	w1, [x19]
  42df14:	b	42dec8 <ferror@plt+0x2a628>
  42df18:	mov	w2, #0x5                   	// #5
  42df1c:	adrp	x1, 448000 <warn@@Base+0x11468>
  42df20:	mov	x0, #0x0                   	// #0
  42df24:	add	x1, x1, #0xf10
  42df28:	bl	403700 <dcgettext@plt>
  42df2c:	mov	x1, x0
  42df30:	mov	x0, x21
  42df34:	bl	42dce0 <ferror@plt+0x2a440>
  42df38:	mov	x0, #0x0                   	// #0
  42df3c:	b	42dec8 <ferror@plt+0x2a628>
  42df40:	stp	x29, x30, [sp, #-48]!
  42df44:	mov	x29, sp
  42df48:	stp	x21, x22, [sp, #32]
  42df4c:	ldr	x22, [x0]
  42df50:	stp	x19, x20, [sp, #16]
  42df54:	mov	x20, x1
  42df58:	ldrb	w1, [x22]
  42df5c:	cmp	w1, #0x28
  42df60:	b.eq	42df8c <ferror@plt+0x2a6ec>  // b.none
  42df64:	str	wzr, [x20]
  42df68:	mov	x1, #0x0                   	// #0
  42df6c:	bl	42de90 <ferror@plt+0x2a5f0>
  42df70:	mov	x1, x0
  42df74:	str	w1, [x20, #4]
  42df78:	mov	w0, #0x1                   	// #1
  42df7c:	ldp	x19, x20, [sp, #16]
  42df80:	ldp	x21, x22, [sp, #32]
  42df84:	ldp	x29, x30, [sp], #48
  42df88:	ret
  42df8c:	mov	x19, x0
  42df90:	add	x1, x22, #0x1
  42df94:	str	x1, [x0]
  42df98:	mov	x21, x2
  42df9c:	mov	x1, #0x0                   	// #0
  42dfa0:	bl	42de90 <ferror@plt+0x2a5f0>
  42dfa4:	ldr	x1, [x19]
  42dfa8:	str	w0, [x20]
  42dfac:	ldrb	w0, [x1]
  42dfb0:	cmp	w0, #0x2c
  42dfb4:	b.ne	42e000 <ferror@plt+0x2a760>  // b.any
  42dfb8:	add	x1, x1, #0x1
  42dfbc:	str	x1, [x19]
  42dfc0:	mov	x2, x21
  42dfc4:	mov	x1, #0x0                   	// #0
  42dfc8:	mov	x0, x19
  42dfcc:	bl	42de90 <ferror@plt+0x2a5f0>
  42dfd0:	str	w0, [x20, #4]
  42dfd4:	ldr	x0, [x19]
  42dfd8:	ldrb	w1, [x0]
  42dfdc:	cmp	w1, #0x29
  42dfe0:	b.ne	42e000 <ferror@plt+0x2a760>  // b.any
  42dfe4:	add	x1, x0, #0x1
  42dfe8:	str	x1, [x19]
  42dfec:	mov	w0, #0x1                   	// #1
  42dff0:	ldp	x19, x20, [sp, #16]
  42dff4:	ldp	x21, x22, [sp, #32]
  42dff8:	ldp	x29, x30, [sp], #48
  42dffc:	ret
  42e000:	mov	x0, x22
  42e004:	bl	42dd80 <ferror@plt+0x2a4e0>
  42e008:	mov	w0, #0x0                   	// #0
  42e00c:	ldp	x19, x20, [sp, #16]
  42e010:	ldp	x21, x22, [sp, #32]
  42e014:	ldp	x29, x30, [sp], #48
  42e018:	ret
  42e01c:	nop
  42e020:	stp	x29, x30, [sp, #-64]!
  42e024:	mov	x29, sp
  42e028:	stp	x19, x20, [sp, #16]
  42e02c:	mov	w20, w4
  42e030:	sub	w4, w4, #0x1
  42e034:	stp	x21, x22, [sp, #32]
  42e038:	cmp	w4, #0x1
  42e03c:	mov	x22, x3
  42e040:	str	x23, [sp, #48]
  42e044:	mov	x21, x5
  42e048:	mov	x23, x2
  42e04c:	b.ls	42e0ac <ferror@plt+0x2a80c>  // b.plast
  42e050:	mov	x19, x1
  42e054:	ldr	w1, [x1, #96]
  42e058:	cbz	w1, 42e0ac <ferror@plt+0x2a80c>
  42e05c:	ldr	w1, [x19, #64]
  42e060:	cbnz	w1, 42e06c <ferror@plt+0x2a7cc>
  42e064:	ldr	w1, [x19, #68]
  42e068:	cbnz	w1, 42e0ac <ferror@plt+0x2a80c>
  42e06c:	mov	x0, #0x28                  	// #40
  42e070:	bl	4032a0 <xmalloc@plt>
  42e074:	mov	x6, x0
  42e078:	mov	w0, #0x1                   	// #1
  42e07c:	ldr	x1, [x19, #120]
  42e080:	stur	xzr, [x6, #28]
  42e084:	stp	x1, x23, [x6]
  42e088:	str	x22, [x6, #16]
  42e08c:	str	w20, [x6, #24]
  42e090:	str	x21, [x6, #32]
  42e094:	ldp	x21, x22, [sp, #32]
  42e098:	ldr	x23, [sp, #48]
  42e09c:	str	x6, [x19, #120]
  42e0a0:	ldp	x19, x20, [sp, #16]
  42e0a4:	ldp	x29, x30, [sp], #64
  42e0a8:	ret
  42e0ac:	mov	x4, x21
  42e0b0:	mov	w3, w20
  42e0b4:	mov	x2, x22
  42e0b8:	mov	x1, x23
  42e0bc:	ldp	x19, x20, [sp, #16]
  42e0c0:	ldp	x21, x22, [sp, #32]
  42e0c4:	ldr	x23, [sp, #48]
  42e0c8:	ldp	x29, x30, [sp], #64
  42e0cc:	b	42c9b0 <ferror@plt+0x29110>
  42e0d0:	stp	x29, x30, [sp, #-48]!
  42e0d4:	mov	x29, sp
  42e0d8:	stp	x19, x20, [sp, #16]
  42e0dc:	ldr	x19, [x1]
  42e0e0:	stp	x21, x22, [sp, #32]
  42e0e4:	mov	x22, x1
  42e0e8:	cbz	x19, 42e130 <ferror@plt+0x2a890>
  42e0ec:	mov	x21, x0
  42e0f0:	b	42e108 <ferror@plt+0x2a868>
  42e0f4:	ldr	x20, [x19]
  42e0f8:	mov	x0, x19
  42e0fc:	bl	403510 <free@plt>
  42e100:	mov	x19, x20
  42e104:	cbz	x20, 42e130 <ferror@plt+0x2a890>
  42e108:	ldp	x1, x2, [x19, #8]
  42e10c:	mov	x0, x21
  42e110:	ldr	w3, [x19, #24]
  42e114:	ldr	x4, [x19, #32]
  42e118:	bl	42c9b0 <ferror@plt+0x29110>
  42e11c:	cbnz	w0, 42e0f4 <ferror@plt+0x2a854>
  42e120:	ldp	x19, x20, [sp, #16]
  42e124:	ldp	x21, x22, [sp, #32]
  42e128:	ldp	x29, x30, [sp], #48
  42e12c:	ret
  42e130:	str	xzr, [x22]
  42e134:	mov	w0, #0x1                   	// #1
  42e138:	ldp	x19, x20, [sp, #16]
  42e13c:	ldp	x21, x22, [sp, #32]
  42e140:	ldp	x29, x30, [sp], #48
  42e144:	ret
  42e148:	stp	x29, x30, [sp, #-48]!
  42e14c:	mov	x29, sp
  42e150:	stp	x19, x20, [sp, #16]
  42e154:	ldr	w19, [x2]
  42e158:	tbnz	w19, #31, 42e20c <ferror@plt+0x2a96c>
  42e15c:	ldr	w0, [x0]
  42e160:	cmp	w0, w19
  42e164:	b.ls	42e20c <ferror@plt+0x2a96c>  // b.plast
  42e168:	str	x21, [sp, #32]
  42e16c:	ldr	w21, [x2, #4]
  42e170:	tbnz	w21, #31, 42e280 <ferror@plt+0x2a9e0>
  42e174:	ldr	x0, [x1]
  42e178:	cmp	w21, #0xf
  42e17c:	add	x19, x0, w19, sxtw #3
  42e180:	b.le	42e1ec <ferror@plt+0x2a94c>
  42e184:	mov	w20, w21
  42e188:	b	42e198 <ferror@plt+0x2a8f8>
  42e18c:	cmp	w20, #0xf
  42e190:	mov	x19, x1
  42e194:	b.le	42e1e8 <ferror@plt+0x2a948>
  42e198:	ldr	x1, [x19]
  42e19c:	sub	w20, w20, #0x10
  42e1a0:	cbnz	x1, 42e18c <ferror@plt+0x2a8ec>
  42e1a4:	mov	x0, #0x88                  	// #136
  42e1a8:	bl	4032a0 <xmalloc@plt>
  42e1ac:	str	x0, [x19]
  42e1b0:	cmp	w20, #0xf
  42e1b4:	stp	xzr, xzr, [x0]
  42e1b8:	stp	xzr, xzr, [x0, #16]
  42e1bc:	stp	xzr, xzr, [x0, #32]
  42e1c0:	stp	xzr, xzr, [x0, #48]
  42e1c4:	stp	xzr, xzr, [x0, #64]
  42e1c8:	stp	xzr, xzr, [x0, #80]
  42e1cc:	stp	xzr, xzr, [x0, #96]
  42e1d0:	stp	xzr, xzr, [x0, #112]
  42e1d4:	str	xzr, [x0, #128]
  42e1d8:	ldr	x1, [x19]
  42e1dc:	mov	x19, x1
  42e1e0:	b.gt	42e198 <ferror@plt+0x2a8f8>
  42e1e4:	nop
  42e1e8:	and	w21, w21, #0xf
  42e1ec:	ldr	x0, [x19]
  42e1f0:	cbz	x0, 42e248 <ferror@plt+0x2a9a8>
  42e1f4:	add	x0, x0, #0x8
  42e1f8:	add	x0, x0, w21, sxtw #3
  42e1fc:	ldr	x21, [sp, #32]
  42e200:	ldp	x19, x20, [sp, #16]
  42e204:	ldp	x29, x30, [sp], #48
  42e208:	ret
  42e20c:	adrp	x0, 466000 <_sch_istable+0x1478>
  42e210:	mov	w2, #0x5                   	// #5
  42e214:	adrp	x1, 448000 <warn@@Base+0x11468>
  42e218:	add	x1, x1, #0xf28
  42e21c:	ldr	x20, [x0, #3776]
  42e220:	mov	x0, #0x0                   	// #0
  42e224:	bl	403700 <dcgettext@plt>
  42e228:	mov	x1, x0
  42e22c:	mov	w2, w19
  42e230:	mov	x0, x20
  42e234:	bl	403880 <fprintf@plt>
  42e238:	mov	x0, #0x0                   	// #0
  42e23c:	ldp	x19, x20, [sp, #16]
  42e240:	ldp	x29, x30, [sp], #48
  42e244:	ret
  42e248:	mov	x0, #0x88                  	// #136
  42e24c:	bl	4032a0 <xmalloc@plt>
  42e250:	str	x0, [x19]
  42e254:	stp	xzr, xzr, [x0]
  42e258:	stp	xzr, xzr, [x0, #16]
  42e25c:	stp	xzr, xzr, [x0, #32]
  42e260:	stp	xzr, xzr, [x0, #48]
  42e264:	stp	xzr, xzr, [x0, #64]
  42e268:	stp	xzr, xzr, [x0, #80]
  42e26c:	stp	xzr, xzr, [x0, #96]
  42e270:	stp	xzr, xzr, [x0, #112]
  42e274:	str	xzr, [x0, #128]
  42e278:	ldr	x0, [x19]
  42e27c:	b	42e1f4 <ferror@plt+0x2a954>
  42e280:	adrp	x0, 466000 <_sch_istable+0x1478>
  42e284:	mov	w2, #0x5                   	// #5
  42e288:	adrp	x1, 448000 <warn@@Base+0x11468>
  42e28c:	add	x1, x1, #0xf50
  42e290:	ldr	x19, [x0, #3776]
  42e294:	mov	x0, #0x0                   	// #0
  42e298:	bl	403700 <dcgettext@plt>
  42e29c:	mov	x1, x0
  42e2a0:	mov	w2, w21
  42e2a4:	mov	x0, x19
  42e2a8:	bl	403880 <fprintf@plt>
  42e2ac:	mov	x0, #0x0                   	// #0
  42e2b0:	ldr	x21, [sp, #32]
  42e2b4:	b	42e200 <ferror@plt+0x2a960>
  42e2b8:	stp	x29, x30, [sp, #-48]!
  42e2bc:	mov	x29, sp
  42e2c0:	stp	x19, x20, [sp, #16]
  42e2c4:	mov	x20, x1
  42e2c8:	ldr	w1, [x2]
  42e2cc:	str	x21, [sp, #32]
  42e2d0:	mov	x21, x0
  42e2d4:	cbnz	w1, 42e2e0 <ferror@plt+0x2aa40>
  42e2d8:	ldr	w19, [x2, #4]
  42e2dc:	tbnz	w19, #31, 42e30c <ferror@plt+0x2aa6c>
  42e2e0:	add	x1, x20, #0x88
  42e2e4:	add	x0, x20, #0x80
  42e2e8:	bl	42e148 <ferror@plt+0x2a8a8>
  42e2ec:	cbz	x0, 42e380 <ferror@plt+0x2aae0>
  42e2f0:	ldr	x2, [x0]
  42e2f4:	cbz	x2, 42e368 <ferror@plt+0x2aac8>
  42e2f8:	mov	x0, x2
  42e2fc:	ldp	x19, x20, [sp, #16]
  42e300:	ldr	x21, [sp, #32]
  42e304:	ldp	x29, x30, [sp], #48
  42e308:	ret
  42e30c:	add	w1, w19, #0x22
  42e310:	cmp	w1, #0x21
  42e314:	b.hi	42e74c <ferror@plt+0x2aeac>  // b.pmore
  42e318:	neg	w19, w19
  42e31c:	add	x20, x20, w19, sxtw #3
  42e320:	ldr	x2, [x20, #144]
  42e324:	cbnz	x2, 42e2f8 <ferror@plt+0x2aa58>
  42e328:	sub	w1, w19, #0x2
  42e32c:	cmp	w1, #0x20
  42e330:	b.hi	42e780 <ferror@plt+0x2aee0>  // b.pmore
  42e334:	adrp	x3, 449000 <warn@@Base+0x12468>
  42e338:	add	x3, x3, #0x61c
  42e33c:	ldrh	w0, [x3, w1, uxtw #1]
  42e340:	adr	x1, 42e34c <ferror@plt+0x2aaac>
  42e344:	add	x0, x1, w0, sxth #2
  42e348:	br	x0
  42e34c:	adrp	x1, 449000 <warn@@Base+0x12468>
  42e350:	add	x1, x1, #0x100
  42e354:	mov	x0, x21
  42e358:	bl	42d2c8 <ferror@plt+0x29a28>
  42e35c:	mov	x2, x0
  42e360:	str	x0, [x20, #144]
  42e364:	b	42e2f8 <ferror@plt+0x2aa58>
  42e368:	mov	x1, x0
  42e36c:	mov	x0, x21
  42e370:	ldp	x19, x20, [sp, #16]
  42e374:	ldr	x21, [sp, #32]
  42e378:	ldp	x29, x30, [sp], #48
  42e37c:	b	42cac0 <ferror@plt+0x29220>
  42e380:	mov	x2, #0x0                   	// #0
  42e384:	b	42e2f8 <ferror@plt+0x2aa58>
  42e388:	mov	w1, #0x8                   	// #8
  42e38c:	mov	x0, x21
  42e390:	bl	42cb58 <ferror@plt+0x292b8>
  42e394:	mov	x2, x0
  42e398:	adrp	x1, 449000 <warn@@Base+0x12468>
  42e39c:	add	x1, x1, #0xf0
  42e3a0:	b	42e354 <ferror@plt+0x2aab4>
  42e3a4:	mov	w2, #0x1                   	// #1
  42e3a8:	mov	w1, #0x8                   	// #8
  42e3ac:	mov	x0, x21
  42e3b0:	bl	42cb20 <ferror@plt+0x29280>
  42e3b4:	adrp	x1, 449000 <warn@@Base+0x12468>
  42e3b8:	mov	x2, x0
  42e3bc:	add	x1, x1, #0xd8
  42e3c0:	b	42e354 <ferror@plt+0x2aab4>
  42e3c4:	mov	w2, #0x0                   	// #0
  42e3c8:	mov	w1, #0x8                   	// #8
  42e3cc:	mov	x0, x21
  42e3d0:	bl	42cb20 <ferror@plt+0x29280>
  42e3d4:	adrp	x1, 449000 <warn@@Base+0x12468>
  42e3d8:	mov	x2, x0
  42e3dc:	add	x1, x1, #0xc8
  42e3e0:	b	42e354 <ferror@plt+0x2aab4>
  42e3e4:	mov	w2, #0x0                   	// #0
  42e3e8:	mov	w1, #0x2                   	// #2
  42e3ec:	mov	x0, x21
  42e3f0:	bl	42cb20 <ferror@plt+0x29280>
  42e3f4:	adrp	x1, 449000 <warn@@Base+0x12468>
  42e3f8:	mov	x2, x0
  42e3fc:	add	x1, x1, #0xc0
  42e400:	b	42e354 <ferror@plt+0x2aab4>
  42e404:	mov	w2, #0x0                   	// #0
  42e408:	mov	w1, #0x4                   	// #4
  42e40c:	mov	x0, x21
  42e410:	bl	42cb20 <ferror@plt+0x29280>
  42e414:	adrp	x1, 449000 <warn@@Base+0x12468>
  42e418:	mov	x2, x0
  42e41c:	add	x1, x1, #0xb0
  42e420:	b	42e354 <ferror@plt+0x2aab4>
  42e424:	mov	w2, #0x0                   	// #0
  42e428:	mov	w1, #0x2                   	// #2
  42e42c:	mov	x0, x21
  42e430:	bl	42cb20 <ferror@plt+0x29280>
  42e434:	adrp	x1, 449000 <warn@@Base+0x12468>
  42e438:	mov	x2, x0
  42e43c:	add	x1, x1, #0xa0
  42e440:	b	42e354 <ferror@plt+0x2aab4>
  42e444:	mov	w2, #0x0                   	// #0
  42e448:	mov	w1, #0x1                   	// #1
  42e44c:	mov	x0, x21
  42e450:	bl	42cb20 <ferror@plt+0x29280>
  42e454:	adrp	x1, 449000 <warn@@Base+0x12468>
  42e458:	mov	x2, x0
  42e45c:	add	x1, x1, #0x90
  42e460:	b	42e354 <ferror@plt+0x2aab4>
  42e464:	mov	w1, #0x10                  	// #16
  42e468:	mov	x0, x21
  42e46c:	bl	42cb60 <ferror@plt+0x292c0>
  42e470:	mov	x2, x0
  42e474:	adrp	x1, 449000 <warn@@Base+0x12468>
  42e478:	add	x1, x1, #0x80
  42e47c:	b	42e354 <ferror@plt+0x2aab4>
  42e480:	mov	w1, #0x8                   	// #8
  42e484:	mov	x0, x21
  42e488:	bl	42cb60 <ferror@plt+0x292c0>
  42e48c:	mov	x2, x0
  42e490:	adrp	x1, 449000 <warn@@Base+0x12468>
  42e494:	add	x1, x1, #0x78
  42e498:	b	42e354 <ferror@plt+0x2aab4>
  42e49c:	mov	w1, #0x4                   	// #4
  42e4a0:	mov	x0, x21
  42e4a4:	bl	42cb58 <ferror@plt+0x292b8>
  42e4a8:	mov	x2, x0
  42e4ac:	adrp	x1, 449000 <warn@@Base+0x12468>
  42e4b0:	add	x1, x1, #0x70
  42e4b4:	b	42e354 <ferror@plt+0x2aab4>
  42e4b8:	mov	w1, #0x4                   	// #4
  42e4bc:	mov	x0, x21
  42e4c0:	bl	42cb58 <ferror@plt+0x292b8>
  42e4c4:	mov	x2, x0
  42e4c8:	adrp	x1, 449000 <warn@@Base+0x12468>
  42e4cc:	add	x1, x1, #0x60
  42e4d0:	b	42e354 <ferror@plt+0x2aab4>
  42e4d4:	mov	w1, #0x2                   	// #2
  42e4d8:	mov	x0, x21
  42e4dc:	bl	42cb58 <ferror@plt+0x292b8>
  42e4e0:	mov	x2, x0
  42e4e4:	adrp	x1, 449000 <warn@@Base+0x12468>
  42e4e8:	add	x1, x1, #0x50
  42e4ec:	b	42e354 <ferror@plt+0x2aab4>
  42e4f0:	mov	w1, #0x1                   	// #1
  42e4f4:	mov	x0, x21
  42e4f8:	bl	42cb58 <ferror@plt+0x292b8>
  42e4fc:	mov	x2, x0
  42e500:	adrp	x1, 449000 <warn@@Base+0x12468>
  42e504:	add	x1, x1, #0x40
  42e508:	b	42e354 <ferror@plt+0x2aab4>
  42e50c:	mov	w2, #0x1                   	// #1
  42e510:	mov	x0, x21
  42e514:	mov	w1, w2
  42e518:	bl	42cb20 <ferror@plt+0x29280>
  42e51c:	adrp	x1, 449000 <warn@@Base+0x12468>
  42e520:	mov	x2, x0
  42e524:	add	x1, x1, #0x30
  42e528:	b	42e354 <ferror@plt+0x2aab4>
  42e52c:	mov	w1, #0x8                   	// #8
  42e530:	mov	x0, x21
  42e534:	bl	42cb50 <ferror@plt+0x292b0>
  42e538:	mov	x2, x0
  42e53c:	adrp	x1, 449000 <warn@@Base+0x12468>
  42e540:	add	x1, x1, #0x28
  42e544:	b	42e354 <ferror@plt+0x2aab4>
  42e548:	mov	w1, #0x4                   	// #4
  42e54c:	mov	x0, x21
  42e550:	bl	42cb50 <ferror@plt+0x292b0>
  42e554:	mov	x2, x0
  42e558:	adrp	x1, 449000 <warn@@Base+0x12468>
  42e55c:	add	x1, x1, #0x18
  42e560:	b	42e354 <ferror@plt+0x2aab4>
  42e564:	mov	w1, #0x4                   	// #4
  42e568:	mov	x0, x21
  42e56c:	bl	42cb58 <ferror@plt+0x292b8>
  42e570:	mov	x2, x0
  42e574:	adrp	x1, 449000 <warn@@Base+0x12468>
  42e578:	add	x1, x1, #0x10
  42e57c:	b	42e354 <ferror@plt+0x2aab4>
  42e580:	mov	w2, #0x0                   	// #0
  42e584:	mov	w1, #0x4                   	// #4
  42e588:	mov	x0, x21
  42e58c:	bl	42cb20 <ferror@plt+0x29280>
  42e590:	adrp	x1, 449000 <warn@@Base+0x12468>
  42e594:	mov	x2, x0
  42e598:	add	x1, x1, #0x8
  42e59c:	b	42e354 <ferror@plt+0x2aab4>
  42e5a0:	mov	w1, #0x8                   	// #8
  42e5a4:	mov	x0, x21
  42e5a8:	bl	42cb50 <ferror@plt+0x292b0>
  42e5ac:	mov	x2, x0
  42e5b0:	adrp	x1, 448000 <warn@@Base+0x11468>
  42e5b4:	add	x1, x1, #0xff8
  42e5b8:	b	42e354 <ferror@plt+0x2aab4>
  42e5bc:	mov	w1, #0x8                   	// #8
  42e5c0:	mov	x0, x21
  42e5c4:	bl	42cb50 <ferror@plt+0x292b0>
  42e5c8:	mov	x2, x0
  42e5cc:	adrp	x1, 448000 <warn@@Base+0x11468>
  42e5d0:	add	x1, x1, #0x8
  42e5d4:	b	42e354 <ferror@plt+0x2aab4>
  42e5d8:	mov	w1, #0x4                   	// #4
  42e5dc:	mov	x0, x21
  42e5e0:	bl	42cb50 <ferror@plt+0x292b0>
  42e5e4:	mov	x2, x0
  42e5e8:	adrp	x1, 448000 <warn@@Base+0x11468>
  42e5ec:	add	x1, x1, #0x0
  42e5f0:	b	42e354 <ferror@plt+0x2aab4>
  42e5f4:	mov	x0, x21
  42e5f8:	bl	42cb10 <ferror@plt+0x29270>
  42e5fc:	adrp	x1, 447000 <warn@@Base+0x10468>
  42e600:	mov	x2, x0
  42e604:	add	x1, x1, #0xf40
  42e608:	b	42e354 <ferror@plt+0x2aab4>
  42e60c:	mov	w2, #0x1                   	// #1
  42e610:	mov	w1, #0x4                   	// #4
  42e614:	mov	x0, x21
  42e618:	bl	42cb20 <ferror@plt+0x29280>
  42e61c:	adrp	x1, 448000 <warn@@Base+0x11468>
  42e620:	mov	x2, x0
  42e624:	add	x1, x1, #0xfe8
  42e628:	b	42e354 <ferror@plt+0x2aab4>
  42e62c:	mov	w2, #0x1                   	// #1
  42e630:	mov	w1, #0x4                   	// #4
  42e634:	mov	x0, x21
  42e638:	bl	42cb20 <ferror@plt+0x29280>
  42e63c:	adrp	x1, 448000 <warn@@Base+0x11468>
  42e640:	mov	x2, x0
  42e644:	add	x1, x1, #0xfd8
  42e648:	b	42e354 <ferror@plt+0x2aab4>
  42e64c:	mov	w2, #0x1                   	// #1
  42e650:	mov	w1, #0x4                   	// #4
  42e654:	mov	x0, x21
  42e658:	bl	42cb20 <ferror@plt+0x29280>
  42e65c:	adrp	x1, 448000 <warn@@Base+0x11468>
  42e660:	mov	x2, x0
  42e664:	add	x1, x1, #0xfc8
  42e668:	b	42e354 <ferror@plt+0x2aab4>
  42e66c:	mov	w2, #0x1                   	// #1
  42e670:	mov	w1, #0x2                   	// #2
  42e674:	mov	x0, x21
  42e678:	bl	42cb20 <ferror@plt+0x29280>
  42e67c:	adrp	x1, 448000 <warn@@Base+0x11468>
  42e680:	mov	x2, x0
  42e684:	add	x1, x1, #0xfb8
  42e688:	b	42e354 <ferror@plt+0x2aab4>
  42e68c:	mov	w2, #0x0                   	// #0
  42e690:	mov	w1, #0x1                   	// #1
  42e694:	mov	x0, x21
  42e698:	bl	42cb20 <ferror@plt+0x29280>
  42e69c:	adrp	x1, 448000 <warn@@Base+0x11468>
  42e6a0:	mov	x2, x0
  42e6a4:	add	x1, x1, #0xfa8
  42e6a8:	b	42e354 <ferror@plt+0x2aab4>
  42e6ac:	mov	w2, #0x1                   	// #1
  42e6b0:	mov	x0, x21
  42e6b4:	mov	w1, w2
  42e6b8:	bl	42cb20 <ferror@plt+0x29280>
  42e6bc:	adrp	x1, 448000 <warn@@Base+0x11468>
  42e6c0:	mov	x2, x0
  42e6c4:	add	x1, x1, #0xf98
  42e6c8:	b	42e354 <ferror@plt+0x2aab4>
  42e6cc:	mov	w2, #0x0                   	// #0
  42e6d0:	mov	w1, #0x4                   	// #4
  42e6d4:	mov	x0, x21
  42e6d8:	bl	42cb20 <ferror@plt+0x29280>
  42e6dc:	adrp	x1, 448000 <warn@@Base+0x11468>
  42e6e0:	mov	x2, x0
  42e6e4:	add	x1, x1, #0xf90
  42e6e8:	b	42e354 <ferror@plt+0x2aab4>
  42e6ec:	mov	w2, #0x0                   	// #0
  42e6f0:	mov	w1, #0x2                   	// #2
  42e6f4:	mov	x0, x21
  42e6f8:	bl	42cb20 <ferror@plt+0x29280>
  42e6fc:	adrp	x1, 448000 <warn@@Base+0x11468>
  42e700:	mov	x2, x0
  42e704:	add	x1, x1, #0xf88
  42e708:	b	42e354 <ferror@plt+0x2aab4>
  42e70c:	mov	w2, #0x0                   	// #0
  42e710:	mov	w1, #0x1                   	// #1
  42e714:	mov	x0, x21
  42e718:	bl	42cb20 <ferror@plt+0x29280>
  42e71c:	adrp	x1, 44c000 <warn@@Base+0x15468>
  42e720:	mov	x2, x0
  42e724:	add	x1, x1, #0xbb0
  42e728:	b	42e354 <ferror@plt+0x2aab4>
  42e72c:	mov	w2, #0x0                   	// #0
  42e730:	mov	w1, #0x8                   	// #8
  42e734:	mov	x0, x21
  42e738:	bl	42cb20 <ferror@plt+0x29280>
  42e73c:	adrp	x1, 448000 <warn@@Base+0x11468>
  42e740:	mov	x2, x0
  42e744:	add	x1, x1, #0xf78
  42e748:	b	42e354 <ferror@plt+0x2aab4>
  42e74c:	adrp	x0, 466000 <_sch_istable+0x1478>
  42e750:	mov	w2, #0x5                   	// #5
  42e754:	adrp	x1, 449000 <warn@@Base+0x12468>
  42e758:	add	x1, x1, #0x110
  42e75c:	ldr	x20, [x0, #3776]
  42e760:	mov	x0, #0x0                   	// #0
  42e764:	bl	403700 <dcgettext@plt>
  42e768:	mov	x1, x0
  42e76c:	mov	w2, w19
  42e770:	mov	x0, x20
  42e774:	bl	403880 <fprintf@plt>
  42e778:	mov	x2, #0x0                   	// #0
  42e77c:	b	42e2f8 <ferror@plt+0x2aa58>
  42e780:	mov	w2, #0x0                   	// #0
  42e784:	mov	w1, #0x4                   	// #4
  42e788:	bl	42cb20 <ferror@plt+0x29280>
  42e78c:	mov	x2, x0
  42e790:	adrp	x1, 448000 <warn@@Base+0x11468>
  42e794:	add	x1, x1, #0x108
  42e798:	b	42e354 <ferror@plt+0x2aab4>
  42e79c:	nop
  42e7a0:	stp	x29, x30, [sp, #-64]!
  42e7a4:	adrp	x2, 464000 <warn@@Base+0x2d468>
  42e7a8:	mov	x29, sp
  42e7ac:	stp	x19, x20, [sp, #16]
  42e7b0:	mov	x20, x0
  42e7b4:	add	x0, x2, #0xb88
  42e7b8:	str	x23, [sp, #48]
  42e7bc:	ldr	x23, [x20]
  42e7c0:	stp	x21, x22, [sp, #32]
  42e7c4:	mov	x22, x1
  42e7c8:	ldrb	w3, [x23]
  42e7cc:	ldrh	w1, [x0, w3, sxtw #1]
  42e7d0:	tbz	w1, #2, 42e860 <ferror@plt+0x2afc0>
  42e7d4:	add	x2, x23, #0x1
  42e7d8:	mov	w19, #0x0                   	// #0
  42e7dc:	nop
  42e7e0:	add	w19, w19, w19, lsl #2
  42e7e4:	str	x2, [x20]
  42e7e8:	mov	x21, x2
  42e7ec:	add	w19, w3, w19, lsl #1
  42e7f0:	ldrb	w3, [x2], #1
  42e7f4:	sub	w19, w19, #0x30
  42e7f8:	ldrh	w4, [x0, w3, sxtw #1]
  42e7fc:	tbnz	w4, #2, 42e7e0 <ferror@plt+0x2af40>
  42e800:	mov	x0, x21
  42e804:	bl	402fd0 <strlen@plt>
  42e808:	mov	w2, w19
  42e80c:	cmp	x0, w19, uxtw
  42e810:	b.cc	42e840 <ferror@plt+0x2afa0>  // b.lo, b.ul, b.last
  42e814:	cbz	x22, 42e81c <ferror@plt+0x2af7c>
  42e818:	str	x21, [x22]
  42e81c:	ldr	x1, [x20]
  42e820:	mov	w0, #0x1                   	// #1
  42e824:	ldp	x21, x22, [sp, #32]
  42e828:	add	x1, x1, x2
  42e82c:	str	x1, [x20]
  42e830:	ldp	x19, x20, [sp, #16]
  42e834:	ldr	x23, [sp, #48]
  42e838:	ldp	x29, x30, [sp], #64
  42e83c:	ret
  42e840:	mov	x0, x23
  42e844:	bl	42dd38 <ferror@plt+0x2a498>
  42e848:	mov	w0, #0x0                   	// #0
  42e84c:	ldp	x19, x20, [sp, #16]
  42e850:	ldp	x21, x22, [sp, #32]
  42e854:	ldr	x23, [sp, #48]
  42e858:	ldp	x29, x30, [sp], #64
  42e85c:	ret
  42e860:	mov	x21, x23
  42e864:	mov	x2, #0x0                   	// #0
  42e868:	b	42e814 <ferror@plt+0x2af74>
  42e86c:	nop
  42e870:	stp	x29, x30, [sp, #-64]!
  42e874:	mov	x29, sp
  42e878:	stp	x19, x20, [sp, #16]
  42e87c:	stp	x21, x22, [sp, #32]
  42e880:	mov	x22, x0
  42e884:	mov	x0, x2
  42e888:	stp	x23, x24, [sp, #48]
  42e88c:	mov	x23, x1
  42e890:	mov	w24, w4
  42e894:	mov	w1, w3
  42e898:	bl	42de48 <ferror@plt+0x2a5a8>
  42e89c:	mov	x21, x0
  42e8a0:	mov	w2, #0x0                   	// #0
  42e8a4:	mov	x0, x22
  42e8a8:	mov	x1, x21
  42e8ac:	bl	42d758 <ferror@plt+0x29eb8>
  42e8b0:	cbnz	x0, 42e918 <ferror@plt+0x2b078>
  42e8b4:	ldr	x19, [x23]
  42e8b8:	cbz	x19, 42e93c <ferror@plt+0x2b09c>
  42e8bc:	ldrb	w20, [x21]
  42e8c0:	b	42e8cc <ferror@plt+0x2b02c>
  42e8c4:	ldr	x19, [x19]
  42e8c8:	cbz	x19, 42e93c <ferror@plt+0x2b09c>
  42e8cc:	ldr	x0, [x19, #8]
  42e8d0:	ldrb	w2, [x0]
  42e8d4:	cmp	w2, w20
  42e8d8:	b.ne	42e8c4 <ferror@plt+0x2b024>  // b.any
  42e8dc:	mov	x1, x21
  42e8e0:	bl	4034a0 <strcmp@plt>
  42e8e4:	cbnz	w0, 42e8c4 <ferror@plt+0x2b024>
  42e8e8:	ldr	w0, [x19, #16]
  42e8ec:	cbnz	w0, 42e8f4 <ferror@plt+0x2b054>
  42e8f0:	str	w24, [x19, #16]
  42e8f4:	mov	x0, x21
  42e8f8:	bl	403510 <free@plt>
  42e8fc:	ldr	x19, [x19, #32]
  42e900:	ldp	x21, x22, [sp, #32]
  42e904:	mov	x0, x19
  42e908:	ldp	x19, x20, [sp, #16]
  42e90c:	ldp	x23, x24, [sp, #48]
  42e910:	ldp	x29, x30, [sp], #64
  42e914:	ret
  42e918:	mov	x19, x0
  42e91c:	mov	x0, x21
  42e920:	bl	403510 <free@plt>
  42e924:	mov	x0, x19
  42e928:	ldp	x19, x20, [sp, #16]
  42e92c:	ldp	x21, x22, [sp, #32]
  42e930:	ldp	x23, x24, [sp, #48]
  42e934:	ldp	x29, x30, [sp], #64
  42e938:	ret
  42e93c:	mov	x0, #0x28                  	// #40
  42e940:	bl	4032a0 <xmalloc@plt>
  42e944:	mov	x20, x0
  42e948:	mov	x2, x21
  42e94c:	ldr	x3, [x23]
  42e950:	add	x1, x20, #0x18
  42e954:	stp	xzr, xzr, [x20, #16]
  42e958:	mov	x0, x22
  42e95c:	stp	x3, x21, [x20]
  42e960:	str	w24, [x20, #16]
  42e964:	str	xzr, [x20, #32]
  42e968:	bl	42cac0 <ferror@plt+0x29220>
  42e96c:	str	x20, [x23]
  42e970:	str	x0, [x20, #32]
  42e974:	mov	x19, x0
  42e978:	mov	x0, x19
  42e97c:	ldp	x19, x20, [sp, #16]
  42e980:	ldp	x21, x22, [sp, #32]
  42e984:	ldp	x23, x24, [sp, #48]
  42e988:	ldp	x29, x30, [sp], #64
  42e98c:	ret
  42e990:	stp	x29, x30, [sp, #-80]!
  42e994:	mov	x29, sp
  42e998:	stp	x19, x20, [sp, #16]
  42e99c:	mov	x20, x2
  42e9a0:	stp	x21, x22, [sp, #32]
  42e9a4:	mov	x21, x0
  42e9a8:	mov	x22, x1
  42e9ac:	stp	x23, x24, [sp, #48]
  42e9b0:	mov	x23, x4
  42e9b4:	cbz	x4, 42e9bc <ferror@plt+0x2b11c>
  42e9b8:	str	wzr, [x4]
  42e9bc:	ldr	w5, [x20]
  42e9c0:	cmp	w5, #0x18
  42e9c4:	b.eq	42ebd0 <ferror@plt+0x2b330>  // b.none
  42e9c8:	b.hi	42ea38 <ferror@plt+0x2b198>  // b.pmore
  42e9cc:	cmp	w5, #0x1
  42e9d0:	b.eq	42ec20 <ferror@plt+0x2b380>  // b.none
  42e9d4:	cmp	w5, #0x4
  42e9d8:	b.ne	42eaa4 <ferror@plt+0x2b204>  // b.any
  42e9dc:	mov	x1, x20
  42e9e0:	add	x3, sp, #0x48
  42e9e4:	mov	w2, #0x14                  	// #20
  42e9e8:	mov	w0, #0x3                   	// #3
  42e9ec:	bl	402f90 <cplus_demangle_print@plt>
  42e9f0:	mov	x20, x0
  42e9f4:	cbz	x0, 42eeb8 <ferror@plt+0x2b618>
  42e9f8:	bl	402fd0 <strlen@plt>
  42e9fc:	mov	w3, w0
  42ea00:	add	x1, x22, #0x1a0
  42ea04:	mov	x2, x20
  42ea08:	mov	w4, #0x9                   	// #9
  42ea0c:	mov	x0, x21
  42ea10:	bl	42e870 <ferror@plt+0x2afd0>
  42ea14:	mov	x19, x0
  42ea18:	mov	x0, x20
  42ea1c:	bl	403510 <free@plt>
  42ea20:	mov	x0, x19
  42ea24:	ldp	x19, x20, [sp, #16]
  42ea28:	ldp	x21, x22, [sp, #32]
  42ea2c:	ldp	x23, x24, [sp, #48]
  42ea30:	ldp	x29, x30, [sp], #80
  42ea34:	ret
  42ea38:	cmp	w5, #0x27
  42ea3c:	b.eq	42ec6c <ferror@plt+0x2b3cc>  // b.none
  42ea40:	b.ls	42eb20 <ferror@plt+0x2b280>  // b.plast
  42ea44:	cmp	w5, #0x29
  42ea48:	b.ne	42eb88 <ferror@plt+0x2b2e8>  // b.any
  42ea4c:	ldr	x2, [x20, #16]
  42ea50:	cbz	x2, 42eea8 <ferror@plt+0x2b608>
  42ea54:	mov	x1, x22
  42ea58:	mov	x0, x21
  42ea5c:	mov	x4, #0x0                   	// #0
  42ea60:	mov	x3, #0x0                   	// #0
  42ea64:	bl	42e990 <ferror@plt+0x2b0f0>
  42ea68:	mov	x19, x0
  42ea6c:	cbz	x19, 42ec04 <ferror@plt+0x2b364>
  42ea70:	ldr	x2, [x20, #24]
  42ea74:	mov	x1, x22
  42ea78:	add	x3, sp, #0x48
  42ea7c:	mov	x0, x21
  42ea80:	bl	42f0c0 <ferror@plt+0x2b820>
  42ea84:	mov	x2, x0
  42ea88:	cbz	x0, 42ec04 <ferror@plt+0x2b364>
  42ea8c:	ldr	w3, [sp, #72]
  42ea90:	mov	x1, x19
  42ea94:	mov	x0, x21
  42ea98:	bl	42cce8 <ferror@plt+0x29448>
  42ea9c:	mov	x19, x0
  42eaa0:	b	42ebec <ferror@plt+0x2b34c>
  42eaa4:	cbnz	w5, 42eb88 <ferror@plt+0x2b2e8>
  42eaa8:	cbz	x3, 42ebd0 <ferror@plt+0x2b330>
  42eaac:	mov	x1, x3
  42eab0:	mov	x0, x21
  42eab4:	bl	42da38 <ferror@plt+0x2a198>
  42eab8:	mov	x24, x0
  42eabc:	cbz	x0, 42ebd0 <ferror@plt+0x2b330>
  42eac0:	ldr	x1, [x0]
  42eac4:	cbnz	x1, 42ead4 <ferror@plt+0x2b234>
  42eac8:	b	42ebd0 <ferror@plt+0x2b330>
  42eacc:	ldr	x1, [x24, #8]!
  42ead0:	cbz	x1, 42ebd0 <ferror@plt+0x2b330>
  42ead4:	mov	x0, x21
  42ead8:	bl	42da88 <ferror@plt+0x2a1e8>
  42eadc:	mov	x19, x0
  42eae0:	cbz	x0, 42ec04 <ferror@plt+0x2b364>
  42eae4:	mov	x1, x0
  42eae8:	mov	x0, x21
  42eaec:	bl	42d858 <ferror@plt+0x29fb8>
  42eaf0:	mov	x23, x0
  42eaf4:	cbz	x0, 42eacc <ferror@plt+0x2b22c>
  42eaf8:	bl	402fd0 <strlen@plt>
  42eafc:	ldr	w2, [x20, #24]
  42eb00:	cmp	w2, w0
  42eb04:	b.ne	42eacc <ferror@plt+0x2b22c>  // b.any
  42eb08:	ldr	x1, [x20, #16]
  42eb0c:	sxtw	x2, w2
  42eb10:	mov	x0, x23
  42eb14:	bl	403220 <strncmp@plt>
  42eb18:	cbnz	w0, 42eacc <ferror@plt+0x2b22c>
  42eb1c:	b	42ebec <ferror@plt+0x2b34c>
  42eb20:	cmp	w5, #0x1b
  42eb24:	b.hi	42eb7c <ferror@plt+0x2b2dc>  // b.pmore
  42eb28:	ldr	x2, [x20, #16]
  42eb2c:	mov	x1, x22
  42eb30:	mov	x0, x21
  42eb34:	mov	x4, #0x0                   	// #0
  42eb38:	mov	x3, #0x0                   	// #0
  42eb3c:	bl	42e990 <ferror@plt+0x2b0f0>
  42eb40:	mov	x19, x0
  42eb44:	cbz	x0, 42ec04 <ferror@plt+0x2b364>
  42eb48:	ldr	w0, [x20]
  42eb4c:	cmp	w0, #0x1b
  42eb50:	b.eq	42eef8 <ferror@plt+0x2b658>  // b.none
  42eb54:	b.hi	42ee70 <ferror@plt+0x2b5d0>  // b.pmore
  42eb58:	cmp	w0, #0x19
  42eb5c:	b.eq	42ebec <ferror@plt+0x2b34c>  // b.none
  42eb60:	cmp	w0, #0x1a
  42eb64:	b.ne	42f0bc <ferror@plt+0x2b81c>  // b.any
  42eb68:	mov	x1, x19
  42eb6c:	mov	x0, x21
  42eb70:	bl	42d0a0 <ferror@plt+0x29800>
  42eb74:	mov	x19, x0
  42eb78:	b	42ebec <ferror@plt+0x2b34c>
  42eb7c:	sub	w5, w5, #0x22
  42eb80:	cmp	w5, #0x1
  42eb84:	b.ls	42eb28 <ferror@plt+0x2b288>  // b.plast
  42eb88:	adrp	x0, 466000 <_sch_istable+0x1478>
  42eb8c:	mov	w2, #0x5                   	// #5
  42eb90:	adrp	x1, 449000 <warn@@Base+0x12468>
  42eb94:	add	x1, x1, #0x130
  42eb98:	ldr	x19, [x0, #3776]
  42eb9c:	mov	x0, #0x0                   	// #0
  42eba0:	bl	403700 <dcgettext@plt>
  42eba4:	mov	x1, x0
  42eba8:	ldr	w2, [x20]
  42ebac:	mov	x0, x19
  42ebb0:	mov	x19, #0x0                   	// #0
  42ebb4:	bl	403880 <fprintf@plt>
  42ebb8:	mov	x0, x19
  42ebbc:	ldp	x19, x20, [sp, #16]
  42ebc0:	ldp	x21, x22, [sp, #32]
  42ebc4:	ldp	x23, x24, [sp, #48]
  42ebc8:	ldp	x29, x30, [sp], #80
  42ebcc:	ret
  42ebd0:	ldr	w3, [x20, #24]
  42ebd4:	add	x1, x22, #0x1a0
  42ebd8:	ldr	x2, [x20, #16]
  42ebdc:	mov	x0, x21
  42ebe0:	mov	w4, #0x0                   	// #0
  42ebe4:	bl	42e870 <ferror@plt+0x2afd0>
  42ebe8:	mov	x19, x0
  42ebec:	mov	x0, x19
  42ebf0:	ldp	x19, x20, [sp, #16]
  42ebf4:	ldp	x21, x22, [sp, #32]
  42ebf8:	ldp	x23, x24, [sp, #48]
  42ebfc:	ldp	x29, x30, [sp], #80
  42ec00:	ret
  42ec04:	mov	x19, #0x0                   	// #0
  42ec08:	mov	x0, x19
  42ec0c:	ldp	x19, x20, [sp, #16]
  42ec10:	ldp	x21, x22, [sp, #32]
  42ec14:	ldp	x23, x24, [sp, #48]
  42ec18:	ldp	x29, x30, [sp], #80
  42ec1c:	ret
  42ec20:	ldr	x2, [x20, #16]
  42ec24:	mov	x1, x22
  42ec28:	mov	x0, x21
  42ec2c:	mov	x4, #0x0                   	// #0
  42ec30:	bl	42e990 <ferror@plt+0x2b0f0>
  42ec34:	mov	x3, x0
  42ec38:	cbz	x0, 42ec04 <ferror@plt+0x2b364>
  42ec3c:	ldr	x2, [x20, #24]
  42ec40:	mov	x1, x22
  42ec44:	mov	x0, x21
  42ec48:	mov	x4, #0x0                   	// #0
  42ec4c:	bl	42e990 <ferror@plt+0x2b0f0>
  42ec50:	mov	x19, x0
  42ec54:	mov	x0, x19
  42ec58:	ldp	x19, x20, [sp, #16]
  42ec5c:	ldp	x21, x22, [sp, #32]
  42ec60:	ldp	x23, x24, [sp, #48]
  42ec64:	ldp	x29, x30, [sp], #80
  42ec68:	ret
  42ec6c:	mov	x1, x20
  42ec70:	add	x3, sp, #0x48
  42ec74:	mov	w2, #0x14                  	// #20
  42ec78:	mov	w0, #0x3                   	// #3
  42ec7c:	bl	402f90 <cplus_demangle_print@plt>
  42ec80:	mov	x20, x0
  42ec84:	cbz	x0, 42ef20 <ferror@plt+0x2b680>
  42ec88:	adrp	x1, 448000 <warn@@Base+0x11468>
  42ec8c:	add	x1, x1, #0xfa8
  42ec90:	bl	4034a0 <strcmp@plt>
  42ec94:	cbz	w0, 42ee3c <ferror@plt+0x2b59c>
  42ec98:	adrp	x1, 449000 <warn@@Base+0x12468>
  42ec9c:	mov	x0, x20
  42eca0:	add	x1, x1, #0x1a8
  42eca4:	bl	4034a0 <strcmp@plt>
  42eca8:	cbz	w0, 42eee4 <ferror@plt+0x2b644>
  42ecac:	adrp	x1, 44c000 <warn@@Base+0x15468>
  42ecb0:	mov	x0, x20
  42ecb4:	add	x1, x1, #0xbb0
  42ecb8:	bl	4034a0 <strcmp@plt>
  42ecbc:	cbz	w0, 42ee3c <ferror@plt+0x2b59c>
  42ecc0:	adrp	x1, 448000 <warn@@Base+0x11468>
  42ecc4:	mov	x0, x20
  42ecc8:	add	x1, x1, #0x8
  42eccc:	bl	4034a0 <strcmp@plt>
  42ecd0:	cbz	w0, 42ef0c <ferror@plt+0x2b66c>
  42ecd4:	adrp	x1, 448000 <warn@@Base+0x11468>
  42ecd8:	mov	x0, x20
  42ecdc:	add	x1, x1, #0xff8
  42ece0:	bl	4034a0 <strcmp@plt>
  42ece4:	cbz	w0, 42ef0c <ferror@plt+0x2b66c>
  42ece8:	adrp	x1, 448000 <warn@@Base+0x11468>
  42ecec:	mov	x0, x20
  42ecf0:	add	x1, x1, #0x0
  42ecf4:	bl	4034a0 <strcmp@plt>
  42ecf8:	cbz	w0, 42ef4c <ferror@plt+0x2b6ac>
  42ecfc:	adrp	x1, 449000 <warn@@Base+0x12468>
  42ed00:	mov	x0, x20
  42ed04:	add	x1, x1, #0x1b0
  42ed08:	bl	4034a0 <strcmp@plt>
  42ed0c:	cbz	w0, 42ef60 <ferror@plt+0x2b6c0>
  42ed10:	adrp	x1, 448000 <warn@@Base+0x11468>
  42ed14:	mov	x0, x20
  42ed18:	add	x1, x1, #0xf98
  42ed1c:	bl	4034a0 <strcmp@plt>
  42ed20:	cbz	w0, 42ef74 <ferror@plt+0x2b6d4>
  42ed24:	adrp	x1, 448000 <warn@@Base+0x11468>
  42ed28:	mov	x0, x20
  42ed2c:	add	x1, x1, #0x108
  42ed30:	bl	4034a0 <strcmp@plt>
  42ed34:	cbz	w0, 42ef8c <ferror@plt+0x2b6ec>
  42ed38:	adrp	x1, 448000 <warn@@Base+0x11468>
  42ed3c:	mov	x0, x20
  42ed40:	add	x1, x1, #0xfc8
  42ed44:	bl	4034a0 <strcmp@plt>
  42ed48:	cbz	w0, 42efa4 <ferror@plt+0x2b704>
  42ed4c:	adrp	x1, 448000 <warn@@Base+0x11468>
  42ed50:	mov	x0, x20
  42ed54:	add	x1, x1, #0xf90
  42ed58:	bl	4034a0 <strcmp@plt>
  42ed5c:	cbz	w0, 42ef8c <ferror@plt+0x2b6ec>
  42ed60:	adrp	x1, 448000 <warn@@Base+0x11468>
  42ed64:	mov	x0, x20
  42ed68:	add	x1, x1, #0xfe8
  42ed6c:	bl	4034a0 <strcmp@plt>
  42ed70:	cbz	w0, 42efa4 <ferror@plt+0x2b704>
  42ed74:	adrp	x1, 449000 <warn@@Base+0x12468>
  42ed78:	mov	x0, x20
  42ed7c:	add	x1, x1, #0x1c0
  42ed80:	bl	4034a0 <strcmp@plt>
  42ed84:	cbz	w0, 42efbc <ferror@plt+0x2b71c>
  42ed88:	adrp	x1, 449000 <warn@@Base+0x12468>
  42ed8c:	mov	x0, x20
  42ed90:	add	x1, x1, #0x1d0
  42ed94:	bl	4034a0 <strcmp@plt>
  42ed98:	cbz	w0, 42efd4 <ferror@plt+0x2b734>
  42ed9c:	adrp	x1, 448000 <warn@@Base+0x11468>
  42eda0:	mov	x0, x20
  42eda4:	add	x1, x1, #0xf88
  42eda8:	bl	4034a0 <strcmp@plt>
  42edac:	cbz	w0, 42f014 <ferror@plt+0x2b774>
  42edb0:	adrp	x1, 448000 <warn@@Base+0x11468>
  42edb4:	mov	x0, x20
  42edb8:	add	x1, x1, #0xfb8
  42edbc:	bl	4034a0 <strcmp@plt>
  42edc0:	cbz	w0, 42effc <ferror@plt+0x2b75c>
  42edc4:	adrp	x1, 447000 <warn@@Base+0x10468>
  42edc8:	mov	x0, x20
  42edcc:	add	x1, x1, #0xf40
  42edd0:	bl	4034a0 <strcmp@plt>
  42edd4:	cbz	w0, 42efec <ferror@plt+0x2b74c>
  42edd8:	adrp	x1, 449000 <warn@@Base+0x12468>
  42eddc:	mov	x0, x20
  42ede0:	add	x1, x1, #0x1e8
  42ede4:	bl	4034a0 <strcmp@plt>
  42ede8:	cbz	w0, 42efa4 <ferror@plt+0x2b704>
  42edec:	adrp	x1, 449000 <warn@@Base+0x12468>
  42edf0:	mov	x0, x20
  42edf4:	add	x1, x1, #0xc8
  42edf8:	bl	4034a0 <strcmp@plt>
  42edfc:	cbz	w0, 42f02c <ferror@plt+0x2b78c>
  42ee00:	adrp	x1, 449000 <warn@@Base+0x12468>
  42ee04:	mov	x0, x20
  42ee08:	add	x1, x1, #0xd8
  42ee0c:	bl	4034a0 <strcmp@plt>
  42ee10:	cbz	w0, 42f074 <ferror@plt+0x2b7d4>
  42ee14:	adrp	x1, 449000 <warn@@Base+0x12468>
  42ee18:	mov	x0, x20
  42ee1c:	add	x1, x1, #0x1f0
  42ee20:	bl	4034a0 <strcmp@plt>
  42ee24:	cbnz	w0, 42f044 <ferror@plt+0x2b7a4>
  42ee28:	cbz	x23, 42f08c <ferror@plt+0x2b7ec>
  42ee2c:	mov	w0, #0x1                   	// #1
  42ee30:	mov	x19, #0x0                   	// #0
  42ee34:	str	w0, [x23]
  42ee38:	b	42ee50 <ferror@plt+0x2b5b0>
  42ee3c:	mov	x0, x21
  42ee40:	mov	w2, #0x0                   	// #0
  42ee44:	mov	w1, #0x1                   	// #1
  42ee48:	bl	42cb20 <ferror@plt+0x29280>
  42ee4c:	mov	x19, x0
  42ee50:	mov	x0, x20
  42ee54:	bl	403510 <free@plt>
  42ee58:	mov	x0, x19
  42ee5c:	ldp	x19, x20, [sp, #16]
  42ee60:	ldp	x21, x22, [sp, #32]
  42ee64:	ldp	x23, x24, [sp, #48]
  42ee68:	ldp	x29, x30, [sp], #80
  42ee6c:	ret
  42ee70:	cmp	w0, #0x22
  42ee74:	b.ne	42ee8c <ferror@plt+0x2b5ec>  // b.any
  42ee78:	mov	x1, x19
  42ee7c:	mov	x0, x21
  42ee80:	bl	42cc90 <ferror@plt+0x293f0>
  42ee84:	mov	x19, x0
  42ee88:	b	42ebec <ferror@plt+0x2b34c>
  42ee8c:	cmp	w0, #0x23
  42ee90:	b.ne	42f0bc <ferror@plt+0x2b81c>  // b.any
  42ee94:	mov	x1, x19
  42ee98:	mov	x0, x21
  42ee9c:	bl	42cd70 <ferror@plt+0x294d0>
  42eea0:	mov	x19, x0
  42eea4:	b	42ebec <ferror@plt+0x2b34c>
  42eea8:	mov	x0, x21
  42eeac:	bl	42cb10 <ferror@plt+0x29270>
  42eeb0:	mov	x19, x0
  42eeb4:	b	42ea6c <ferror@plt+0x2b1cc>
  42eeb8:	adrp	x3, 466000 <_sch_istable+0x1478>
  42eebc:	mov	w2, #0x5                   	// #5
  42eec0:	adrp	x1, 449000 <warn@@Base+0x12468>
  42eec4:	add	x1, x1, #0x158
  42eec8:	ldr	x20, [x3, #3776]
  42eecc:	bl	403700 <dcgettext@plt>
  42eed0:	mov	x19, #0x0                   	// #0
  42eed4:	mov	x1, x0
  42eed8:	mov	x0, x20
  42eedc:	bl	403880 <fprintf@plt>
  42eee0:	b	42ebec <ferror@plt+0x2b34c>
  42eee4:	mov	x0, x21
  42eee8:	mov	w1, #0x1                   	// #1
  42eeec:	bl	42cb58 <ferror@plt+0x292b8>
  42eef0:	mov	x19, x0
  42eef4:	b	42ee50 <ferror@plt+0x2b5b0>
  42eef8:	mov	x1, x19
  42eefc:	mov	x0, x21
  42ef00:	bl	42d060 <ferror@plt+0x297c0>
  42ef04:	mov	x19, x0
  42ef08:	b	42ebec <ferror@plt+0x2b34c>
  42ef0c:	mov	x0, x21
  42ef10:	mov	w1, #0x8                   	// #8
  42ef14:	bl	42cb50 <ferror@plt+0x292b0>
  42ef18:	mov	x19, x0
  42ef1c:	b	42ee50 <ferror@plt+0x2b5b0>
  42ef20:	adrp	x3, 466000 <_sch_istable+0x1478>
  42ef24:	mov	w2, #0x5                   	// #5
  42ef28:	adrp	x1, 449000 <warn@@Base+0x12468>
  42ef2c:	add	x1, x1, #0x180
  42ef30:	ldr	x20, [x3, #3776]
  42ef34:	bl	403700 <dcgettext@plt>
  42ef38:	mov	x19, #0x0                   	// #0
  42ef3c:	mov	x1, x0
  42ef40:	mov	x0, x20
  42ef44:	bl	403880 <fprintf@plt>
  42ef48:	b	42ebec <ferror@plt+0x2b34c>
  42ef4c:	mov	x0, x21
  42ef50:	mov	w1, #0x4                   	// #4
  42ef54:	bl	42cb50 <ferror@plt+0x292b0>
  42ef58:	mov	x19, x0
  42ef5c:	b	42ee50 <ferror@plt+0x2b5b0>
  42ef60:	mov	x0, x21
  42ef64:	mov	w1, #0x10                  	// #16
  42ef68:	bl	42cb50 <ferror@plt+0x292b0>
  42ef6c:	mov	x19, x0
  42ef70:	b	42ee50 <ferror@plt+0x2b5b0>
  42ef74:	mov	w2, #0x1                   	// #1
  42ef78:	mov	x0, x21
  42ef7c:	mov	w1, w2
  42ef80:	bl	42cb20 <ferror@plt+0x29280>
  42ef84:	mov	x19, x0
  42ef88:	b	42ee50 <ferror@plt+0x2b5b0>
  42ef8c:	mov	x0, x21
  42ef90:	mov	w2, #0x0                   	// #0
  42ef94:	mov	w1, #0x4                   	// #4
  42ef98:	bl	42cb20 <ferror@plt+0x29280>
  42ef9c:	mov	x19, x0
  42efa0:	b	42ee50 <ferror@plt+0x2b5b0>
  42efa4:	mov	x0, x21
  42efa8:	mov	w2, #0x1                   	// #1
  42efac:	mov	w1, #0x4                   	// #4
  42efb0:	bl	42cb20 <ferror@plt+0x29280>
  42efb4:	mov	x19, x0
  42efb8:	b	42ee50 <ferror@plt+0x2b5b0>
  42efbc:	mov	x0, x21
  42efc0:	mov	w2, #0x0                   	// #0
  42efc4:	mov	w1, #0x10                  	// #16
  42efc8:	bl	42cb20 <ferror@plt+0x29280>
  42efcc:	mov	x19, x0
  42efd0:	b	42ee50 <ferror@plt+0x2b5b0>
  42efd4:	mov	x0, x21
  42efd8:	mov	w2, #0x1                   	// #1
  42efdc:	mov	w1, #0x10                  	// #16
  42efe0:	bl	42cb20 <ferror@plt+0x29280>
  42efe4:	mov	x19, x0
  42efe8:	b	42ee50 <ferror@plt+0x2b5b0>
  42efec:	mov	x0, x21
  42eff0:	bl	42cb10 <ferror@plt+0x29270>
  42eff4:	mov	x19, x0
  42eff8:	b	42ee50 <ferror@plt+0x2b5b0>
  42effc:	mov	x0, x21
  42f000:	mov	w2, #0x1                   	// #1
  42f004:	mov	w1, #0x2                   	// #2
  42f008:	bl	42cb20 <ferror@plt+0x29280>
  42f00c:	mov	x19, x0
  42f010:	b	42ee50 <ferror@plt+0x2b5b0>
  42f014:	mov	x0, x21
  42f018:	mov	w2, #0x0                   	// #0
  42f01c:	mov	w1, #0x2                   	// #2
  42f020:	bl	42cb20 <ferror@plt+0x29280>
  42f024:	mov	x19, x0
  42f028:	b	42ee50 <ferror@plt+0x2b5b0>
  42f02c:	mov	x0, x21
  42f030:	mov	w2, #0x0                   	// #0
  42f034:	mov	w1, #0x8                   	// #8
  42f038:	bl	42cb20 <ferror@plt+0x29280>
  42f03c:	mov	x19, x0
  42f040:	b	42ee50 <ferror@plt+0x2b5b0>
  42f044:	adrp	x0, 466000 <_sch_istable+0x1478>
  42f048:	mov	w2, #0x5                   	// #5
  42f04c:	adrp	x1, 449000 <warn@@Base+0x12468>
  42f050:	add	x1, x1, #0x218
  42f054:	ldr	x21, [x0, #3776]
  42f058:	mov	x0, #0x0                   	// #0
  42f05c:	bl	403700 <dcgettext@plt>
  42f060:	mov	x19, #0x0                   	// #0
  42f064:	mov	x1, x0
  42f068:	mov	x0, x21
  42f06c:	bl	403880 <fprintf@plt>
  42f070:	b	42ee50 <ferror@plt+0x2b5b0>
  42f074:	mov	x0, x21
  42f078:	mov	w2, #0x1                   	// #1
  42f07c:	mov	w1, #0x8                   	// #8
  42f080:	bl	42cb20 <ferror@plt+0x29280>
  42f084:	mov	x19, x0
  42f088:	b	42ee50 <ferror@plt+0x2b5b0>
  42f08c:	adrp	x3, 466000 <_sch_istable+0x1478>
  42f090:	mov	w2, #0x5                   	// #5
  42f094:	adrp	x1, 449000 <warn@@Base+0x12468>
  42f098:	mov	x0, #0x0                   	// #0
  42f09c:	ldr	x21, [x3, #3776]
  42f0a0:	add	x1, x1, #0x1f8
  42f0a4:	bl	403700 <dcgettext@plt>
  42f0a8:	mov	x19, #0x0                   	// #0
  42f0ac:	mov	x1, x0
  42f0b0:	mov	x0, x21
  42f0b4:	bl	403880 <fprintf@plt>
  42f0b8:	b	42ee50 <ferror@plt+0x2b5b0>
  42f0bc:	bl	403400 <abort@plt>
  42f0c0:	stp	x29, x30, [sp, #-112]!
  42f0c4:	mov	x29, sp
  42f0c8:	stp	x25, x26, [sp, #64]
  42f0cc:	mov	x26, x3
  42f0d0:	mov	x25, x1
  42f0d4:	stp	x19, x20, [sp, #16]
  42f0d8:	mov	x19, x2
  42f0dc:	stp	x21, x22, [sp, #32]
  42f0e0:	stp	x23, x24, [sp, #48]
  42f0e4:	mov	x24, x0
  42f0e8:	mov	x0, #0x50                  	// #80
  42f0ec:	stp	x27, x28, [sp, #80]
  42f0f0:	bl	4032a0 <xmalloc@plt>
  42f0f4:	mov	x22, x0
  42f0f8:	str	wzr, [x26]
  42f0fc:	cbz	x19, 42f214 <ferror@plt+0x2b974>
  42f100:	mov	w28, #0x0                   	// #0
  42f104:	mov	w23, #0xa                   	// #10
  42f108:	mov	w27, #0x1                   	// #1
  42f10c:	b	42f128 <ferror@plt+0x2b888>
  42f110:	cmp	w21, w23
  42f114:	b.cs	42f198 <ferror@plt+0x2b8f8>  // b.hs, b.nlast
  42f118:	ldr	x19, [x19, #24]
  42f11c:	str	x20, [x22, w28, uxtw #3]
  42f120:	mov	w28, w21
  42f124:	cbz	x19, 42f170 <ferror@plt+0x2b8d0>
  42f128:	ldr	w2, [x19]
  42f12c:	add	x4, sp, #0x6c
  42f130:	mov	x1, x25
  42f134:	mov	x0, x24
  42f138:	add	w21, w28, #0x1
  42f13c:	cmp	w2, #0x2e
  42f140:	mov	x3, #0x0                   	// #0
  42f144:	b.ne	42f1dc <ferror@plt+0x2b93c>  // b.any
  42f148:	ldr	x2, [x19, #16]
  42f14c:	cbz	x2, 42f170 <ferror@plt+0x2b8d0>
  42f150:	bl	42e990 <ferror@plt+0x2b0f0>
  42f154:	mov	x20, x0
  42f158:	cbnz	x0, 42f110 <ferror@plt+0x2b870>
  42f15c:	ldr	w0, [sp, #108]
  42f160:	cbz	w0, 42f1b0 <ferror@plt+0x2b910>
  42f164:	str	w27, [x26]
  42f168:	ldr	x19, [x19, #24]
  42f16c:	cbnz	x19, 42f128 <ferror@plt+0x2b888>
  42f170:	add	x28, x22, w28, uxtw #3
  42f174:	str	xzr, [x28]
  42f178:	mov	x0, x22
  42f17c:	ldp	x19, x20, [sp, #16]
  42f180:	ldp	x21, x22, [sp, #32]
  42f184:	ldp	x23, x24, [sp, #48]
  42f188:	ldp	x25, x26, [sp, #64]
  42f18c:	ldp	x27, x28, [sp, #80]
  42f190:	ldp	x29, x30, [sp], #112
  42f194:	ret
  42f198:	add	w23, w23, #0xa
  42f19c:	mov	x0, x22
  42f1a0:	ubfiz	x1, x23, #3, #32
  42f1a4:	bl	4031f0 <xrealloc@plt>
  42f1a8:	mov	x22, x0
  42f1ac:	b	42f118 <ferror@plt+0x2b878>
  42f1b0:	mov	x0, x22
  42f1b4:	mov	x22, #0x0                   	// #0
  42f1b8:	bl	403510 <free@plt>
  42f1bc:	mov	x0, x22
  42f1c0:	ldp	x19, x20, [sp, #16]
  42f1c4:	ldp	x21, x22, [sp, #32]
  42f1c8:	ldp	x23, x24, [sp, #48]
  42f1cc:	ldp	x25, x26, [sp, #64]
  42f1d0:	ldp	x27, x28, [sp, #80]
  42f1d4:	ldp	x29, x30, [sp], #112
  42f1d8:	ret
  42f1dc:	adrp	x0, 466000 <_sch_istable+0x1478>
  42f1e0:	adrp	x1, 449000 <warn@@Base+0x12468>
  42f1e4:	add	x1, x1, #0x240
  42f1e8:	mov	w2, #0x5                   	// #5
  42f1ec:	ldr	x19, [x0, #3776]
  42f1f0:	mov	x0, #0x0                   	// #0
  42f1f4:	bl	403700 <dcgettext@plt>
  42f1f8:	mov	x1, x0
  42f1fc:	mov	x0, x19
  42f200:	bl	403880 <fprintf@plt>
  42f204:	mov	x0, x22
  42f208:	mov	x22, #0x0                   	// #0
  42f20c:	bl	403510 <free@plt>
  42f210:	b	42f1bc <ferror@plt+0x2b91c>
  42f214:	mov	x28, x0
  42f218:	b	42f174 <ferror@plt+0x2b8d4>
  42f21c:	nop
  42f220:	stp	x29, x30, [sp, #-112]!
  42f224:	mov	x29, sp
  42f228:	stp	x23, x24, [sp, #48]
  42f22c:	ldr	x23, [x1]
  42f230:	stp	x19, x20, [sp, #16]
  42f234:	mov	x19, x1
  42f238:	stp	x21, x22, [sp, #32]
  42f23c:	mov	x22, x0
  42f240:	mov	x21, x2
  42f244:	ldrb	w3, [x23]
  42f248:	cmp	w3, #0x4f
  42f24c:	b.eq	42f29c <ferror@plt+0x2b9fc>  // b.none
  42f250:	b.hi	42f3a0 <ferror@plt+0x2bb00>  // b.pmore
  42f254:	cmp	w3, #0x46
  42f258:	b.eq	42f50c <ferror@plt+0x2bc6c>  // b.none
  42f25c:	b.ls	42f364 <ferror@plt+0x2bac4>  // b.plast
  42f260:	cmp	w3, #0x47
  42f264:	b.ne	42f294 <ferror@plt+0x2b9f4>  // b.any
  42f268:	add	x23, x23, #0x1
  42f26c:	str	x23, [x1]
  42f270:	bl	42f220 <ferror@plt+0x2b980>
  42f274:	cmp	w0, #0x0
  42f278:	cset	w20, ne  // ne = any
  42f27c:	mov	w0, w20
  42f280:	ldp	x19, x20, [sp, #16]
  42f284:	ldp	x21, x22, [sp, #32]
  42f288:	ldp	x23, x24, [sp, #48]
  42f28c:	ldp	x29, x30, [sp], #112
  42f290:	ret
  42f294:	cmp	w3, #0x4d
  42f298:	b.ne	42f760 <ferror@plt+0x2bec0>  // b.any
  42f29c:	mov	x0, x23
  42f2a0:	str	xzr, [sp, #96]
  42f2a4:	adrp	x3, 464000 <warn@@Base+0x2d468>
  42f2a8:	add	x3, x3, #0xb88
  42f2ac:	ldrb	w24, [x0], #1
  42f2b0:	str	x0, [x19]
  42f2b4:	str	wzr, [sp, #92]
  42f2b8:	str	xzr, [sp, #104]
  42f2bc:	ldrb	w1, [x23, #1]
  42f2c0:	ldrh	w0, [x3, w1, sxtw #1]
  42f2c4:	tbnz	w0, #2, 42f490 <ferror@plt+0x2bbf0>
  42f2c8:	cmp	w1, #0x51
  42f2cc:	b.ne	42f548 <ferror@plt+0x2bca8>  // b.any
  42f2d0:	cmp	x21, #0x0
  42f2d4:	add	x2, sp, #0x60
  42f2d8:	csel	x2, x2, xzr, ne  // ne = any
  42f2dc:	mov	x1, x19
  42f2e0:	mov	x0, x22
  42f2e4:	bl	430230 <ferror@plt+0x2c990>
  42f2e8:	cbz	w0, 42f400 <ferror@plt+0x2bb60>
  42f2ec:	ldr	x0, [x19]
  42f2f0:	cmp	w24, #0x4d
  42f2f4:	ldrb	w1, [x0]
  42f2f8:	b.eq	42f69c <ferror@plt+0x2bdfc>  // b.none
  42f2fc:	cmp	w1, #0x5f
  42f300:	b.ne	42f548 <ferror@plt+0x2bca8>  // b.any
  42f304:	add	x0, x0, #0x1
  42f308:	str	x0, [x19]
  42f30c:	mov	x1, x19
  42f310:	mov	x2, x21
  42f314:	mov	x0, x22
  42f318:	bl	42f220 <ferror@plt+0x2b980>
  42f31c:	cbz	w0, 42f400 <ferror@plt+0x2bb60>
  42f320:	cbz	x21, 42f348 <ferror@plt+0x2baa8>
  42f324:	cmp	w24, #0x4d
  42f328:	ldr	x5, [x21]
  42f32c:	ldr	x0, [x22]
  42f330:	ldr	x1, [sp, #96]
  42f334:	b.eq	42f72c <ferror@plt+0x2be8c>  // b.none
  42f338:	mov	x2, x5
  42f33c:	bl	42cf50 <ferror@plt+0x296b0>
  42f340:	str	x0, [x21]
  42f344:	nop
  42f348:	mov	w20, #0x1                   	// #1
  42f34c:	mov	w0, w20
  42f350:	ldp	x19, x20, [sp, #16]
  42f354:	ldp	x21, x22, [sp, #32]
  42f358:	ldp	x23, x24, [sp, #48]
  42f35c:	ldp	x29, x30, [sp], #112
  42f360:	ret
  42f364:	cmp	w3, #0x41
  42f368:	b.eq	42f558 <ferror@plt+0x2bcb8>  // b.none
  42f36c:	cmp	w3, #0x43
  42f370:	b.ne	42f760 <ferror@plt+0x2bec0>  // b.any
  42f374:	add	x23, x23, #0x1
  42f378:	str	x23, [x1]
  42f37c:	bl	42f220 <ferror@plt+0x2b980>
  42f380:	cbz	w0, 42f400 <ferror@plt+0x2bb60>
  42f384:	cbz	x21, 42f348 <ferror@plt+0x2baa8>
  42f388:	ldr	x1, [x21]
  42f38c:	mov	w20, #0x1                   	// #1
  42f390:	ldr	x0, [x22]
  42f394:	bl	42d060 <ferror@plt+0x297c0>
  42f398:	str	x0, [x21]
  42f39c:	b	42f27c <ferror@plt+0x2b9dc>
  42f3a0:	cmp	w3, #0x52
  42f3a4:	b.eq	42f5c4 <ferror@plt+0x2bd24>  // b.none
  42f3a8:	b.ls	42f41c <ferror@plt+0x2bb7c>  // b.plast
  42f3ac:	cmp	w3, #0x54
  42f3b0:	b.ne	42f450 <ferror@plt+0x2bbb0>  // b.any
  42f3b4:	add	x0, x23, #0x1
  42f3b8:	str	x0, [x19]
  42f3bc:	add	x1, sp, #0x60
  42f3c0:	mov	x0, x19
  42f3c4:	bl	42dc58 <ferror@plt+0x2a3b8>
  42f3c8:	cbz	w0, 42f548 <ferror@plt+0x2bca8>
  42f3cc:	ldr	w1, [x22, #40]
  42f3d0:	ldr	w0, [sp, #96]
  42f3d4:	cmp	w1, w0
  42f3d8:	b.ls	42f548 <ferror@plt+0x2bca8>  // b.plast
  42f3dc:	ldr	x4, [x22, #32]
  42f3e0:	ubfiz	x3, x0, #4, #32
  42f3e4:	mov	x2, x21
  42f3e8:	mov	x0, x22
  42f3ec:	add	x1, sp, #0x68
  42f3f0:	ldr	x3, [x4, x3]
  42f3f4:	str	x3, [sp, #104]
  42f3f8:	bl	42f220 <ferror@plt+0x2b980>
  42f3fc:	cbnz	w0, 42f348 <ferror@plt+0x2baa8>
  42f400:	mov	w20, #0x0                   	// #0
  42f404:	mov	w0, w20
  42f408:	ldp	x19, x20, [sp, #16]
  42f40c:	ldp	x21, x22, [sp, #32]
  42f410:	ldp	x23, x24, [sp, #48]
  42f414:	ldp	x29, x30, [sp], #112
  42f418:	ret
  42f41c:	cmp	w3, #0x50
  42f420:	b.eq	42f458 <ferror@plt+0x2bbb8>  // b.none
  42f424:	cmp	w3, #0x51
  42f428:	b.ne	42f760 <ferror@plt+0x2bec0>  // b.any
  42f42c:	bl	430230 <ferror@plt+0x2c990>
  42f430:	cmp	w0, #0x0
  42f434:	cset	w20, ne  // ne = any
  42f438:	mov	w0, w20
  42f43c:	ldp	x19, x20, [sp, #16]
  42f440:	ldp	x21, x22, [sp, #32]
  42f444:	ldp	x23, x24, [sp, #48]
  42f448:	ldp	x29, x30, [sp], #112
  42f44c:	ret
  42f450:	cmp	w3, #0x70
  42f454:	b.ne	42f760 <ferror@plt+0x2bec0>  // b.any
  42f458:	add	x23, x23, #0x1
  42f45c:	str	x23, [x19]
  42f460:	mov	x1, x19
  42f464:	mov	x2, x21
  42f468:	mov	x0, x22
  42f46c:	bl	42f220 <ferror@plt+0x2b980>
  42f470:	cbz	w0, 42f400 <ferror@plt+0x2bb60>
  42f474:	cbz	x21, 42f348 <ferror@plt+0x2baa8>
  42f478:	ldr	x1, [x21]
  42f47c:	mov	w20, #0x1                   	// #1
  42f480:	ldr	x0, [x22]
  42f484:	bl	42cc90 <ferror@plt+0x293f0>
  42f488:	str	x0, [x21]
  42f48c:	b	42f27c <ferror@plt+0x2b9dc>
  42f490:	add	x0, x23, #0x2
  42f494:	mov	w20, #0x0                   	// #0
  42f498:	str	x25, [sp, #64]
  42f49c:	nop
  42f4a0:	add	w20, w20, w20, lsl #2
  42f4a4:	str	x0, [x19]
  42f4a8:	mov	x25, x0
  42f4ac:	add	w20, w1, w20, lsl #1
  42f4b0:	ldrb	w1, [x0], #1
  42f4b4:	sub	w20, w20, #0x30
  42f4b8:	ldrh	w4, [x3, w1, sxtw #1]
  42f4bc:	tbnz	w4, #2, 42f4a0 <ferror@plt+0x2bc00>
  42f4c0:	mov	x0, x25
  42f4c4:	bl	402fd0 <strlen@plt>
  42f4c8:	mov	w1, w20
  42f4cc:	cmp	x0, w20, uxtw
  42f4d0:	b.cc	42f700 <ferror@plt+0x2be60>  // b.lo, b.ul, b.last
  42f4d4:	add	x0, x25, x1
  42f4d8:	str	x0, [x19]
  42f4dc:	cbz	x21, 42f6e4 <ferror@plt+0x2be44>
  42f4e0:	ldp	x0, x1, [x22]
  42f4e4:	mov	w3, w20
  42f4e8:	mov	x2, x25
  42f4ec:	mov	w4, #0x9                   	// #9
  42f4f0:	add	x1, x1, #0x1a0
  42f4f4:	bl	42e870 <ferror@plt+0x2afd0>
  42f4f8:	str	x0, [sp, #96]
  42f4fc:	cbz	x0, 42f720 <ferror@plt+0x2be80>
  42f500:	ldr	x0, [x19]
  42f504:	ldr	x25, [sp, #64]
  42f508:	b	42f2f0 <ferror@plt+0x2ba50>
  42f50c:	add	x0, x23, #0x1
  42f510:	str	x0, [x1]
  42f514:	mov	x2, #0x0                   	// #0
  42f518:	mov	x3, #0x0                   	// #0
  42f51c:	cbz	x21, 42f528 <ferror@plt+0x2bc88>
  42f520:	add	x2, sp, #0x68
  42f524:	add	x3, sp, #0x60
  42f528:	mov	x1, x19
  42f52c:	mov	x0, x22
  42f530:	bl	4306a8 <ferror@plt+0x2ce08>
  42f534:	cbz	w0, 42f400 <ferror@plt+0x2bb60>
  42f538:	ldr	x0, [x19]
  42f53c:	ldrb	w1, [x0]
  42f540:	cmp	w1, #0x5f
  42f544:	b.eq	42f65c <ferror@plt+0x2bdbc>  // b.none
  42f548:	mov	x0, x23
  42f54c:	mov	w20, #0x0                   	// #0
  42f550:	bl	42dd38 <ferror@plt+0x2a498>
  42f554:	b	42f404 <ferror@plt+0x2bb64>
  42f558:	add	x4, x23, #0x1
  42f55c:	str	x4, [x1]
  42f560:	ldrb	w1, [x23, #1]
  42f564:	cmp	w1, #0x5f
  42f568:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  42f56c:	b.eq	42f5f0 <ferror@plt+0x2bd50>  // b.none
  42f570:	adrp	x3, 464000 <warn@@Base+0x2d468>
  42f574:	add	x0, x23, #0x2
  42f578:	add	x3, x3, #0xb88
  42f57c:	mov	x20, #0x0                   	// #0
  42f580:	b	42f598 <ferror@plt+0x2bcf8>
  42f584:	str	x0, [x19]
  42f588:	ldrb	w1, [x0], #1
  42f58c:	cmp	w1, #0x5f
  42f590:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  42f594:	b.eq	42f5f8 <ferror@plt+0x2bd58>  // b.none
  42f598:	ldrh	w2, [x3, w1, sxtw #1]
  42f59c:	sub	w1, w1, #0x30
  42f5a0:	add	x20, x20, x20, lsl #2
  42f5a4:	mov	x4, x0
  42f5a8:	sxtw	x1, w1
  42f5ac:	add	x20, x1, x20, lsl #1
  42f5b0:	tbnz	w2, #2, 42f584 <ferror@plt+0x2bce4>
  42f5b4:	mov	x0, x23
  42f5b8:	mov	w20, #0x0                   	// #0
  42f5bc:	bl	42dd38 <ferror@plt+0x2a498>
  42f5c0:	b	42f27c <ferror@plt+0x2b9dc>
  42f5c4:	add	x23, x23, #0x1
  42f5c8:	str	x23, [x1]
  42f5cc:	bl	42f220 <ferror@plt+0x2b980>
  42f5d0:	cbz	w0, 42f400 <ferror@plt+0x2bb60>
  42f5d4:	cbz	x21, 42f348 <ferror@plt+0x2baa8>
  42f5d8:	ldr	x1, [x21]
  42f5dc:	mov	w20, #0x1                   	// #1
  42f5e0:	ldr	x0, [x22]
  42f5e4:	bl	42cd70 <ferror@plt+0x294d0>
  42f5e8:	str	x0, [x21]
  42f5ec:	b	42f27c <ferror@plt+0x2b9dc>
  42f5f0:	mov	x20, #0x0                   	// #0
  42f5f4:	nop
  42f5f8:	cmp	w1, #0x5f
  42f5fc:	b.ne	42f5b4 <ferror@plt+0x2bd14>  // b.any
  42f600:	add	x4, x4, #0x1
  42f604:	str	x4, [x19]
  42f608:	mov	x1, x19
  42f60c:	mov	x2, x21
  42f610:	mov	x0, x22
  42f614:	bl	42f220 <ferror@plt+0x2b980>
  42f618:	cbz	w0, 42f400 <ferror@plt+0x2bb60>
  42f61c:	cbz	x21, 42f348 <ferror@plt+0x2baa8>
  42f620:	ldr	x0, [x22]
  42f624:	adrp	x1, 448000 <warn@@Base+0x11468>
  42f628:	add	x1, x1, #0x108
  42f62c:	bl	42d628 <ferror@plt+0x29d88>
  42f630:	mov	x2, x0
  42f634:	cbz	x0, 42f74c <ferror@plt+0x2beac>
  42f638:	ldr	x1, [x21]
  42f63c:	mov	x4, x20
  42f640:	ldr	x0, [x22]
  42f644:	mov	w5, #0x0                   	// #0
  42f648:	mov	x3, #0x0                   	// #0
  42f64c:	mov	w20, #0x1                   	// #1
  42f650:	bl	42ce38 <ferror@plt+0x29598>
  42f654:	str	x0, [x21]
  42f658:	b	42f27c <ferror@plt+0x2b9dc>
  42f65c:	add	x0, x0, #0x1
  42f660:	str	x0, [x19]
  42f664:	mov	x1, x19
  42f668:	mov	x2, x21
  42f66c:	mov	x0, x22
  42f670:	bl	42f220 <ferror@plt+0x2b980>
  42f674:	cbz	w0, 42f400 <ferror@plt+0x2bb60>
  42f678:	cbz	x21, 42f348 <ferror@plt+0x2baa8>
  42f67c:	ldr	w3, [sp, #96]
  42f680:	mov	w20, #0x1                   	// #1
  42f684:	ldr	x1, [x21]
  42f688:	ldr	x0, [x22]
  42f68c:	ldr	x2, [sp, #104]
  42f690:	bl	42cce8 <ferror@plt+0x29448>
  42f694:	str	x0, [x21]
  42f698:	b	42f34c <ferror@plt+0x2baac>
  42f69c:	cmp	w1, #0x43
  42f6a0:	b.eq	42f6ec <ferror@plt+0x2be4c>  // b.none
  42f6a4:	cmp	w1, #0x56
  42f6a8:	b.eq	42f6ec <ferror@plt+0x2be4c>  // b.none
  42f6ac:	cmp	w1, #0x46
  42f6b0:	b.ne	42f548 <ferror@plt+0x2bca8>  // b.any
  42f6b4:	add	x0, x0, #0x1
  42f6b8:	str	x0, [x19]
  42f6bc:	cbz	x21, 42f714 <ferror@plt+0x2be74>
  42f6c0:	add	x2, sp, #0x68
  42f6c4:	add	x3, sp, #0x5c
  42f6c8:	mov	x1, x19
  42f6cc:	mov	x0, x22
  42f6d0:	bl	4306a8 <ferror@plt+0x2ce08>
  42f6d4:	cbz	w0, 42f400 <ferror@plt+0x2bb60>
  42f6d8:	ldr	x0, [x19]
  42f6dc:	ldrb	w1, [x0]
  42f6e0:	b	42f2fc <ferror@plt+0x2ba5c>
  42f6e4:	ldr	x25, [sp, #64]
  42f6e8:	b	42f2f0 <ferror@plt+0x2ba50>
  42f6ec:	add	x2, x0, #0x1
  42f6f0:	str	x2, [x19]
  42f6f4:	ldrb	w1, [x0, #1]
  42f6f8:	mov	x0, x2
  42f6fc:	b	42f6ac <ferror@plt+0x2be0c>
  42f700:	mov	x0, x23
  42f704:	mov	w20, #0x0                   	// #0
  42f708:	bl	42dd38 <ferror@plt+0x2a498>
  42f70c:	ldr	x25, [sp, #64]
  42f710:	b	42f404 <ferror@plt+0x2bb64>
  42f714:	mov	x2, #0x0                   	// #0
  42f718:	mov	x3, #0x0                   	// #0
  42f71c:	b	42f6c8 <ferror@plt+0x2be28>
  42f720:	mov	w20, #0x0                   	// #0
  42f724:	ldr	x25, [sp, #64]
  42f728:	b	42f404 <ferror@plt+0x2bb64>
  42f72c:	ldr	w4, [sp, #92]
  42f730:	mov	x2, x1
  42f734:	ldr	x3, [sp, #104]
  42f738:	mov	x1, x5
  42f73c:	mov	w20, #0x1                   	// #1
  42f740:	bl	42cfc8 <ferror@plt+0x29728>
  42f744:	str	x0, [x21]
  42f748:	b	42f34c <ferror@plt+0x2baac>
  42f74c:	ldr	x0, [x22]
  42f750:	mov	w1, #0x4                   	// #4
  42f754:	bl	42cb20 <ferror@plt+0x29280>
  42f758:	mov	x2, x0
  42f75c:	b	42f638 <ferror@plt+0x2bd98>
  42f760:	mov	x1, x23
  42f764:	mov	w2, #0x0                   	// #0
  42f768:	mov	w20, #0x0                   	// #0
  42f76c:	mov	w24, #0x0                   	// #0
  42f770:	str	x25, [sp, #64]
  42f774:	mov	w25, #0x0                   	// #0
  42f778:	b	42f798 <ferror@plt+0x2bef8>
  42f77c:	cmp	w3, #0x53
  42f780:	b.ne	42fad4 <ferror@plt+0x2c234>  // b.any
  42f784:	add	x0, x1, #0x1
  42f788:	mov	w2, #0x1                   	// #1
  42f78c:	str	x0, [x19]
  42f790:	ldrb	w3, [x1, #1]
  42f794:	ldr	x1, [x19]
  42f798:	cmp	w3, #0x55
  42f79c:	b.eq	42f7d4 <ferror@plt+0x2bf34>  // b.none
  42f7a0:	b.hi	42f7bc <ferror@plt+0x2bf1c>  // b.pmore
  42f7a4:	cmp	w3, #0x43
  42f7a8:	b.ne	42f77c <ferror@plt+0x2bedc>  // b.any
  42f7ac:	add	x0, x1, #0x1
  42f7b0:	mov	w24, #0x1                   	// #1
  42f7b4:	str	x0, [x19]
  42f7b8:	b	42f790 <ferror@plt+0x2bef0>
  42f7bc:	add	x0, x1, #0x1
  42f7c0:	cmp	w3, #0x56
  42f7c4:	b.ne	42f7e4 <ferror@plt+0x2bf44>  // b.any
  42f7c8:	mov	w20, #0x1                   	// #1
  42f7cc:	str	x0, [x19]
  42f7d0:	b	42f790 <ferror@plt+0x2bef0>
  42f7d4:	add	x0, x1, #0x1
  42f7d8:	mov	w25, #0x1                   	// #1
  42f7dc:	str	x0, [x19]
  42f7e0:	b	42f790 <ferror@plt+0x2bef0>
  42f7e4:	cmp	w3, #0x69
  42f7e8:	b.eq	42fc20 <ferror@plt+0x2c380>  // b.none
  42f7ec:	b.hi	42f904 <ferror@plt+0x2c064>  // b.pmore
  42f7f0:	cmp	w3, #0x62
  42f7f4:	b.eq	42fbec <ferror@plt+0x2c34c>  // b.none
  42f7f8:	b.ls	42f8e8 <ferror@plt+0x2c048>  // b.plast
  42f7fc:	cmp	w3, #0x64
  42f800:	b.eq	42fbcc <ferror@plt+0x2c32c>  // b.none
  42f804:	cmp	w3, #0x66
  42f808:	b.ne	42f894 <ferror@plt+0x2bff4>  // b.any
  42f80c:	cbz	x21, 42f82c <ferror@plt+0x2bf8c>
  42f810:	ldr	x0, [x22]
  42f814:	adrp	x1, 448000 <warn@@Base+0x11468>
  42f818:	add	x1, x1, #0x0
  42f81c:	bl	42d628 <ferror@plt+0x29d88>
  42f820:	str	x0, [x21]
  42f824:	cbz	x0, 42f87c <ferror@plt+0x2bfdc>
  42f828:	ldr	x1, [x19]
  42f82c:	add	x1, x1, #0x1
  42f830:	str	x1, [x19]
  42f834:	cbz	x21, 42f840 <ferror@plt+0x2bfa0>
  42f838:	cbnz	w24, 42f864 <ferror@plt+0x2bfc4>
  42f83c:	cbnz	w20, 42f84c <ferror@plt+0x2bfac>
  42f840:	ldr	x25, [sp, #64]
  42f844:	mov	w20, #0x1                   	// #1
  42f848:	b	42f34c <ferror@plt+0x2baac>
  42f84c:	ldr	x1, [x21]
  42f850:	ldr	x0, [x22]
  42f854:	bl	42d0a0 <ferror@plt+0x29800>
  42f858:	ldr	x25, [sp, #64]
  42f85c:	str	x0, [x21]
  42f860:	b	42f27c <ferror@plt+0x2b9dc>
  42f864:	ldr	x1, [x21]
  42f868:	ldr	x0, [x22]
  42f86c:	bl	42d060 <ferror@plt+0x297c0>
  42f870:	str	x0, [x21]
  42f874:	cbz	w20, 42f840 <ferror@plt+0x2bfa0>
  42f878:	b	42f84c <ferror@plt+0x2bfac>
  42f87c:	ldr	x0, [x22]
  42f880:	mov	w1, #0x4                   	// #4
  42f884:	bl	42cb50 <ferror@plt+0x292b0>
  42f888:	ldr	x1, [x19]
  42f88c:	str	x0, [x21]
  42f890:	b	42f82c <ferror@plt+0x2bf8c>
  42f894:	cmp	w3, #0x63
  42f898:	b.ne	42faf8 <ferror@plt+0x2c258>  // b.any
  42f89c:	cbz	x21, 42f82c <ferror@plt+0x2bf8c>
  42f8a0:	ldr	x0, [x22]
  42f8a4:	cbnz	w25, 42fc50 <ferror@plt+0x2c3b0>
  42f8a8:	cmp	w2, #0x0
  42f8ac:	adrp	x1, 448000 <warn@@Base+0x11468>
  42f8b0:	adrp	x2, 44c000 <warn@@Base+0x15468>
  42f8b4:	add	x1, x1, #0xfa8
  42f8b8:	add	x2, x2, #0xbb0
  42f8bc:	csel	x1, x1, x2, ne  // ne = any
  42f8c0:	bl	42d628 <ferror@plt+0x29d88>
  42f8c4:	str	x0, [x21]
  42f8c8:	cbnz	x0, 42f828 <ferror@plt+0x2bf88>
  42f8cc:	ldr	x0, [x22]
  42f8d0:	mov	w1, #0x1                   	// #1
  42f8d4:	mov	w2, w25
  42f8d8:	bl	42cb20 <ferror@plt+0x29280>
  42f8dc:	ldr	x1, [x19]
  42f8e0:	str	x0, [x21]
  42f8e4:	b	42f82c <ferror@plt+0x2bf8c>
  42f8e8:	cmp	w3, #0x47
  42f8ec:	b.ls	42f968 <ferror@plt+0x2c0c8>  // b.plast
  42f8f0:	cmp	w3, #0x5f
  42f8f4:	b.ne	42faf8 <ferror@plt+0x2c258>  // b.any
  42f8f8:	mov	x0, x23
  42f8fc:	bl	42dd38 <ferror@plt+0x2a498>
  42f900:	b	42f834 <ferror@plt+0x2bf94>
  42f904:	cmp	w3, #0x74
  42f908:	b.eq	42fb44 <ferror@plt+0x2c2a4>  // b.none
  42f90c:	b.ls	42fa2c <ferror@plt+0x2c18c>  // b.plast
  42f910:	cmp	w3, #0x77
  42f914:	b.eq	42fb0c <ferror@plt+0x2c26c>  // b.none
  42f918:	cmp	w3, #0x78
  42f91c:	b.ne	42f9f4 <ferror@plt+0x2c154>  // b.any
  42f920:	cbz	x21, 42f82c <ferror@plt+0x2bf8c>
  42f924:	ldr	x0, [x22]
  42f928:	cmp	w25, #0x0
  42f92c:	adrp	x2, 449000 <warn@@Base+0x12468>
  42f930:	add	x2, x2, #0x270
  42f934:	adrp	x1, 449000 <warn@@Base+0x12468>
  42f938:	add	x1, x1, #0x288
  42f93c:	csel	x1, x2, x1, ne  // ne = any
  42f940:	bl	42d628 <ferror@plt+0x29d88>
  42f944:	str	x0, [x21]
  42f948:	cbnz	x0, 42f828 <ferror@plt+0x2bf88>
  42f94c:	ldr	x0, [x22]
  42f950:	mov	w1, #0x8                   	// #8
  42f954:	mov	w2, w25
  42f958:	bl	42cb20 <ferror@plt+0x29280>
  42f95c:	ldr	x1, [x19]
  42f960:	str	x0, [x21]
  42f964:	b	42f82c <ferror@plt+0x2bf8c>
  42f968:	cbz	w3, 42f8f8 <ferror@plt+0x2c058>
  42f96c:	sub	w3, w3, #0x30
  42f970:	and	w3, w3, #0xff
  42f974:	cmp	w3, #0x9
  42f978:	b.hi	42faf8 <ferror@plt+0x2c258>  // b.pmore
  42f97c:	add	x1, sp, #0x68
  42f980:	mov	x0, x19
  42f984:	bl	42e7a0 <ferror@plt+0x2af00>
  42f988:	cbz	w0, 42f9e8 <ferror@plt+0x2c148>
  42f98c:	cbz	x21, 42f840 <ferror@plt+0x2bfa0>
  42f990:	ldr	x0, [sp, #104]
  42f994:	ldr	x1, [x19]
  42f998:	sub	w1, w1, w0
  42f99c:	bl	42de48 <ferror@plt+0x2a5a8>
  42f9a0:	mov	x1, x0
  42f9a4:	mov	x23, x0
  42f9a8:	ldr	x0, [x22]
  42f9ac:	bl	42d628 <ferror@plt+0x29d88>
  42f9b0:	str	x0, [x21]
  42f9b4:	mov	x0, x23
  42f9b8:	bl	403510 <free@plt>
  42f9bc:	ldr	x0, [x21]
  42f9c0:	cbnz	x0, 42f834 <ferror@plt+0x2bf94>
  42f9c4:	ldp	x0, x1, [x22]
  42f9c8:	mov	w4, #0x0                   	// #0
  42f9cc:	ldr	x2, [sp, #104]
  42f9d0:	ldr	x3, [x19]
  42f9d4:	add	x1, x1, #0x1a0
  42f9d8:	sub	w3, w3, w2
  42f9dc:	bl	42e870 <ferror@plt+0x2afd0>
  42f9e0:	str	x0, [x21]
  42f9e4:	cbnz	x0, 42f834 <ferror@plt+0x2bf94>
  42f9e8:	mov	w20, #0x0                   	// #0
  42f9ec:	ldr	x25, [sp, #64]
  42f9f0:	b	42f27c <ferror@plt+0x2b9dc>
  42f9f4:	cmp	w3, #0x76
  42f9f8:	b.ne	42faf8 <ferror@plt+0x2c258>  // b.any
  42f9fc:	cbz	x21, 42f82c <ferror@plt+0x2bf8c>
  42fa00:	ldr	x0, [x22]
  42fa04:	adrp	x1, 447000 <warn@@Base+0x10468>
  42fa08:	add	x1, x1, #0xf40
  42fa0c:	bl	42d628 <ferror@plt+0x29d88>
  42fa10:	str	x0, [x21]
  42fa14:	cbnz	x0, 42f828 <ferror@plt+0x2bf88>
  42fa18:	ldr	x0, [x22]
  42fa1c:	bl	42cb10 <ferror@plt+0x29270>
  42fa20:	ldr	x1, [x19]
  42fa24:	str	x0, [x21]
  42fa28:	b	42f82c <ferror@plt+0x2bf8c>
  42fa2c:	cmp	w3, #0x72
  42fa30:	b.eq	42fb98 <ferror@plt+0x2c2f8>  // b.none
  42fa34:	cmp	w3, #0x73
  42fa38:	b.ne	42fa84 <ferror@plt+0x2c1e4>  // b.any
  42fa3c:	cbz	x21, 42f82c <ferror@plt+0x2bf8c>
  42fa40:	ldr	x0, [x22]
  42fa44:	cmp	w25, #0x0
  42fa48:	adrp	x2, 449000 <warn@@Base+0x12468>
  42fa4c:	add	x2, x2, #0x2c0
  42fa50:	adrp	x1, 449000 <warn@@Base+0x12468>
  42fa54:	add	x1, x1, #0x2d8
  42fa58:	csel	x1, x2, x1, ne  // ne = any
  42fa5c:	bl	42d628 <ferror@plt+0x29d88>
  42fa60:	str	x0, [x21]
  42fa64:	cbnz	x0, 42f828 <ferror@plt+0x2bf88>
  42fa68:	ldr	x0, [x22]
  42fa6c:	mov	w1, #0x2                   	// #2
  42fa70:	mov	w2, w25
  42fa74:	bl	42cb20 <ferror@plt+0x29280>
  42fa78:	ldr	x1, [x19]
  42fa7c:	str	x0, [x21]
  42fa80:	b	42f82c <ferror@plt+0x2bf8c>
  42fa84:	cmp	w3, #0x6c
  42fa88:	b.ne	42faf8 <ferror@plt+0x2c258>  // b.any
  42fa8c:	cbz	x21, 42f82c <ferror@plt+0x2bf8c>
  42fa90:	ldr	x0, [x22]
  42fa94:	cmp	w25, #0x0
  42fa98:	adrp	x2, 449000 <warn@@Base+0x12468>
  42fa9c:	add	x2, x2, #0x298
  42faa0:	adrp	x1, 449000 <warn@@Base+0x12468>
  42faa4:	add	x1, x1, #0x2b0
  42faa8:	csel	x1, x2, x1, ne  // ne = any
  42faac:	bl	42d628 <ferror@plt+0x29d88>
  42fab0:	str	x0, [x21]
  42fab4:	cbnz	x0, 42f828 <ferror@plt+0x2bf88>
  42fab8:	ldr	x0, [x22]
  42fabc:	mov	w1, #0x4                   	// #4
  42fac0:	mov	w2, w25
  42fac4:	bl	42cb20 <ferror@plt+0x29280>
  42fac8:	ldr	x1, [x19]
  42facc:	str	x0, [x21]
  42fad0:	b	42f82c <ferror@plt+0x2bf8c>
  42fad4:	cmp	w3, #0x47
  42fad8:	b.ne	42f8e8 <ferror@plt+0x2c048>  // b.any
  42fadc:	add	x0, x1, #0x1
  42fae0:	str	x0, [x19]
  42fae4:	adrp	x0, 464000 <warn@@Base+0x2d468>
  42fae8:	add	x0, x0, #0xb88
  42faec:	ldrb	w1, [x1, #1]
  42faf0:	ldrh	w0, [x0, x1, lsl #1]
  42faf4:	tbnz	w0, #2, 42f97c <ferror@plt+0x2c0dc>
  42faf8:	mov	x0, x23
  42fafc:	mov	w20, #0x0                   	// #0
  42fb00:	bl	42dd38 <ferror@plt+0x2a498>
  42fb04:	ldr	x25, [sp, #64]
  42fb08:	b	42f27c <ferror@plt+0x2b9dc>
  42fb0c:	cbz	x21, 42f82c <ferror@plt+0x2bf8c>
  42fb10:	ldr	x0, [x22]
  42fb14:	adrp	x1, 449000 <warn@@Base+0x12468>
  42fb18:	add	x1, x1, #0x2e8
  42fb1c:	bl	42d628 <ferror@plt+0x29d88>
  42fb20:	str	x0, [x21]
  42fb24:	cbnz	x0, 42f828 <ferror@plt+0x2bf88>
  42fb28:	ldr	x0, [x22]
  42fb2c:	mov	w1, #0x2                   	// #2
  42fb30:	mov	w2, #0x1                   	// #1
  42fb34:	bl	42cb20 <ferror@plt+0x29280>
  42fb38:	ldr	x1, [x19]
  42fb3c:	str	x0, [x21]
  42fb40:	b	42f82c <ferror@plt+0x2bf8c>
  42fb44:	cbz	x21, 42fc5c <ferror@plt+0x2c3bc>
  42fb48:	mov	x1, x19
  42fb4c:	add	x2, sp, #0x68
  42fb50:	mov	x0, x22
  42fb54:	bl	42fc78 <ferror@plt+0x2c3d8>
  42fb58:	cbz	w0, 42f9e8 <ferror@plt+0x2c148>
  42fb5c:	ldr	x19, [sp, #104]
  42fb60:	mov	x0, x19
  42fb64:	bl	402fd0 <strlen@plt>
  42fb68:	mov	x3, x0
  42fb6c:	mov	x2, x19
  42fb70:	ldp	x0, x1, [x22]
  42fb74:	mov	w4, #0x9                   	// #9
  42fb78:	add	x1, x1, #0x1a0
  42fb7c:	bl	42e870 <ferror@plt+0x2afd0>
  42fb80:	str	x0, [x21]
  42fb84:	ldr	x0, [sp, #104]
  42fb88:	bl	403510 <free@plt>
  42fb8c:	ldr	x0, [x21]
  42fb90:	cbnz	x0, 42f834 <ferror@plt+0x2bf94>
  42fb94:	b	42f9e8 <ferror@plt+0x2c148>
  42fb98:	cbz	x21, 42f82c <ferror@plt+0x2bf8c>
  42fb9c:	ldr	x0, [x22]
  42fba0:	adrp	x1, 448000 <warn@@Base+0x11468>
  42fba4:	add	x1, x1, #0xff8
  42fba8:	bl	42d628 <ferror@plt+0x29d88>
  42fbac:	str	x0, [x21]
  42fbb0:	cbnz	x0, 42f828 <ferror@plt+0x2bf88>
  42fbb4:	ldr	x0, [x22]
  42fbb8:	mov	w1, #0x8                   	// #8
  42fbbc:	bl	42cb50 <ferror@plt+0x292b0>
  42fbc0:	ldr	x1, [x19]
  42fbc4:	str	x0, [x21]
  42fbc8:	b	42f82c <ferror@plt+0x2bf8c>
  42fbcc:	cbz	x21, 42f82c <ferror@plt+0x2bf8c>
  42fbd0:	ldr	x0, [x22]
  42fbd4:	adrp	x1, 448000 <warn@@Base+0x11468>
  42fbd8:	add	x1, x1, #0x8
  42fbdc:	bl	42d628 <ferror@plt+0x29d88>
  42fbe0:	str	x0, [x21]
  42fbe4:	cbnz	x0, 42f828 <ferror@plt+0x2bf88>
  42fbe8:	b	42fbb4 <ferror@plt+0x2c314>
  42fbec:	cbz	x21, 42f82c <ferror@plt+0x2bf8c>
  42fbf0:	ldr	x0, [x22]
  42fbf4:	adrp	x1, 449000 <warn@@Base+0x12468>
  42fbf8:	add	x1, x1, #0x1a8
  42fbfc:	bl	42d628 <ferror@plt+0x29d88>
  42fc00:	str	x0, [x21]
  42fc04:	cbnz	x0, 42f828 <ferror@plt+0x2bf88>
  42fc08:	ldr	x0, [x22]
  42fc0c:	mov	w1, #0x4                   	// #4
  42fc10:	bl	42cb58 <ferror@plt+0x292b8>
  42fc14:	ldr	x1, [x19]
  42fc18:	str	x0, [x21]
  42fc1c:	b	42f82c <ferror@plt+0x2bf8c>
  42fc20:	cbz	x21, 42f82c <ferror@plt+0x2bf8c>
  42fc24:	ldr	x0, [x22]
  42fc28:	cmp	w25, #0x0
  42fc2c:	adrp	x2, 448000 <warn@@Base+0x11468>
  42fc30:	add	x2, x2, #0xfc8
  42fc34:	adrp	x1, 448000 <warn@@Base+0x11468>
  42fc38:	add	x1, x1, #0x108
  42fc3c:	csel	x1, x2, x1, ne  // ne = any
  42fc40:	bl	42d628 <ferror@plt+0x29d88>
  42fc44:	str	x0, [x21]
  42fc48:	cbnz	x0, 42f828 <ferror@plt+0x2bf88>
  42fc4c:	b	42fab8 <ferror@plt+0x2c218>
  42fc50:	adrp	x1, 448000 <warn@@Base+0x11468>
  42fc54:	add	x1, x1, #0xf98
  42fc58:	b	42f8c0 <ferror@plt+0x2c020>
  42fc5c:	mov	x1, x19
  42fc60:	mov	x0, x22
  42fc64:	mov	x2, #0x0                   	// #0
  42fc68:	bl	42fc78 <ferror@plt+0x2c3d8>
  42fc6c:	cbz	w0, 42f9e8 <ferror@plt+0x2c148>
  42fc70:	ldr	x25, [sp, #64]
  42fc74:	b	42f844 <ferror@plt+0x2bfa4>
  42fc78:	stp	x29, x30, [sp, #-112]!
  42fc7c:	mov	x29, sp
  42fc80:	stp	x19, x20, [sp, #16]
  42fc84:	mov	x19, x0
  42fc88:	ldr	x20, [x1]
  42fc8c:	stp	x21, x22, [sp, #32]
  42fc90:	stp	x23, x24, [sp, #48]
  42fc94:	add	x23, x20, #0x1
  42fc98:	stp	x25, x26, [sp, #64]
  42fc9c:	adrp	x26, 464000 <warn@@Base+0x2d468>
  42fca0:	add	x26, x26, #0xb88
  42fca4:	str	x23, [x1]
  42fca8:	mov	x25, x1
  42fcac:	ldrb	w0, [x20, #1]
  42fcb0:	ldrh	w1, [x26, w0, sxtw #1]
  42fcb4:	tbz	w1, #2, 4301bc <ferror@plt+0x2c91c>
  42fcb8:	mov	x21, x2
  42fcbc:	mov	w22, #0x0                   	// #0
  42fcc0:	add	x23, x23, #0x1
  42fcc4:	add	w22, w22, w22, lsl #2
  42fcc8:	str	x23, [x25]
  42fccc:	add	w22, w0, w22, lsl #1
  42fcd0:	ldrb	w0, [x23]
  42fcd4:	sub	w22, w22, #0x30
  42fcd8:	ldrh	w1, [x26, w0, sxtw #1]
  42fcdc:	tbnz	w1, #2, 42fcc0 <ferror@plt+0x2c420>
  42fce0:	str	w22, [sp, #108]
  42fce4:	cbz	w22, 42fcfc <ferror@plt+0x2c45c>
  42fce8:	mov	x0, x23
  42fcec:	bl	402fd0 <strlen@plt>
  42fcf0:	mov	w1, w22
  42fcf4:	cmp	x0, w22, uxtw
  42fcf8:	b.cs	42fd24 <ferror@plt+0x2c484>  // b.hs, b.nlast
  42fcfc:	mov	x0, x20
  42fd00:	mov	w22, #0x0                   	// #0
  42fd04:	bl	42dd38 <ferror@plt+0x2a498>
  42fd08:	mov	w0, w22
  42fd0c:	ldp	x19, x20, [sp, #16]
  42fd10:	ldp	x21, x22, [sp, #32]
  42fd14:	ldp	x23, x24, [sp, #48]
  42fd18:	ldp	x25, x26, [sp, #64]
  42fd1c:	ldp	x29, x30, [sp], #112
  42fd20:	ret
  42fd24:	add	x23, x23, x1
  42fd28:	str	x23, [x25]
  42fd2c:	add	x1, sp, #0x6c
  42fd30:	mov	x0, x25
  42fd34:	bl	42dc58 <ferror@plt+0x2a3b8>
  42fd38:	mov	w22, w0
  42fd3c:	cbz	w0, 4301c4 <ferror@plt+0x2c924>
  42fd40:	ldr	w0, [sp, #108]
  42fd44:	str	x27, [sp, #80]
  42fd48:	mov	w27, #0x0                   	// #0
  42fd4c:	cbz	w0, 42febc <ferror@plt+0x2c61c>
  42fd50:	mov	x24, #0x1409                	// #5129
  42fd54:	movk	x24, #0x1, lsl #16
  42fd58:	b	42fd88 <ferror@plt+0x2c4e8>
  42fd5c:	add	x23, x23, #0x1
  42fd60:	str	x23, [x25]
  42fd64:	mov	x1, x25
  42fd68:	mov	x0, x19
  42fd6c:	mov	x2, #0x0                   	// #0
  42fd70:	bl	42f220 <ferror@plt+0x2b980>
  42fd74:	cbz	w0, 430198 <ferror@plt+0x2c8f8>
  42fd78:	ldr	w0, [sp, #108]
  42fd7c:	add	w27, w27, #0x1
  42fd80:	cmp	w0, w27
  42fd84:	b.ls	42febc <ferror@plt+0x2c61c>  // b.plast
  42fd88:	ldr	x23, [x25]
  42fd8c:	ldrb	w0, [x23]
  42fd90:	cmp	w0, #0x5a
  42fd94:	b.eq	42fd5c <ferror@plt+0x2c4bc>  // b.none
  42fd98:	mov	x1, x25
  42fd9c:	mov	x0, x19
  42fda0:	mov	x2, #0x0                   	// #0
  42fda4:	bl	42f220 <ferror@plt+0x2b980>
  42fda8:	cbz	w0, 430198 <ferror@plt+0x2c8f8>
  42fdac:	ldrb	w4, [x23]
  42fdb0:	mov	w3, #0x0                   	// #0
  42fdb4:	mov	w11, #0x0                   	// #0
  42fdb8:	mov	w1, #0x0                   	// #0
  42fdbc:	mov	w22, #0x0                   	// #0
  42fdc0:	mov	w7, #0x0                   	// #0
  42fdc4:	mov	w8, #0x0                   	// #0
  42fdc8:	mov	x10, #0x1                   	// #1
  42fdcc:	mov	x9, #0xa000                	// #40960
  42fdd0:	cmp	w4, #0x0
  42fdd4:	sub	w5, w4, #0x43
  42fdd8:	cset	w6, ne  // ne = any
  42fddc:	eor	w3, w3, #0x1
  42fde0:	lsl	x5, x10, x5
  42fde4:	tst	w6, w3
  42fde8:	and	x2, x5, x24
  42fdec:	and	x0, x5, x9
  42fdf0:	b.eq	42fe54 <ferror@plt+0x2c5b4>  // b.none
  42fdf4:	cmp	w4, #0x62
  42fdf8:	b.eq	42ffe0 <ferror@plt+0x2c740>  // b.none
  42fdfc:	b.ls	42ffa0 <ferror@plt+0x2c700>  // b.plast
  42fe00:	cmp	w4, #0x64
  42fe04:	b.eq	42fe20 <ferror@plt+0x2c580>  // b.none
  42fe08:	b.ls	42ff8c <ferror@plt+0x2c6ec>  // b.plast
  42fe0c:	cmp	w4, #0x70
  42fe10:	b.eq	42fe40 <ferror@plt+0x2c5a0>  // b.none
  42fe14:	b.ls	42ff78 <ferror@plt+0x2c6d8>  // b.plast
  42fe18:	cmp	w4, #0x72
  42fe1c:	b.ne	42fe2c <ferror@plt+0x2c58c>  // b.any
  42fe20:	mov	w3, #0x1                   	// #1
  42fe24:	mov	w7, w3
  42fe28:	b	42fdd0 <ferror@plt+0x2c530>
  42fe2c:	cmp	w4, #0x76
  42fe30:	b.eq	42ffbc <ferror@plt+0x2c71c>  // b.none
  42fe34:	mov	w3, #0x1                   	// #1
  42fe38:	mov	w22, w3
  42fe3c:	b	42fdd0 <ferror@plt+0x2c530>
  42fe40:	mov	w3, #0x1                   	// #1
  42fe44:	mov	w8, w3
  42fe48:	eor	w3, w3, #0x1
  42fe4c:	tst	w6, w3
  42fe50:	b.ne	42fdf4 <ferror@plt+0x2c554>  // b.any
  42fe54:	cbnz	w22, 42ffec <ferror@plt+0x2c74c>
  42fe58:	cbnz	w1, 430030 <ferror@plt+0x2c790>
  42fe5c:	cbnz	w11, 430080 <ferror@plt+0x2c7e0>
  42fe60:	cbnz	w7, 4300d0 <ferror@plt+0x2c830>
  42fe64:	cbz	w8, 42fd78 <ferror@plt+0x2c4d8>
  42fe68:	ldr	x1, [x25]
  42fe6c:	ldrb	w2, [x1]
  42fe70:	ldrh	w0, [x26, w2, sxtw #1]
  42fe74:	tbz	w0, #2, 4300bc <ferror@plt+0x2c81c>
  42fe78:	add	x1, x1, #0x1
  42fe7c:	mov	w0, #0x0                   	// #0
  42fe80:	add	w0, w0, w0, lsl #2
  42fe84:	str	x1, [x25]
  42fe88:	mov	x4, x1
  42fe8c:	add	w0, w2, w0, lsl #1
  42fe90:	ldrb	w2, [x1], #1
  42fe94:	sub	w0, w0, #0x30
  42fe98:	ldrh	w3, [x26, w2, sxtw #1]
  42fe9c:	tbnz	w3, #2, 42fe80 <ferror@plt+0x2c5e0>
  42fea0:	cbz	w0, 4300bc <ferror@plt+0x2c81c>
  42fea4:	add	x0, x4, w0, uxtw
  42fea8:	str	x0, [x25]
  42feac:	ldr	w0, [sp, #108]
  42feb0:	add	w27, w27, #0x1
  42feb4:	cmp	w0, w27
  42feb8:	b.hi	42fd88 <ferror@plt+0x2c4e8>  // b.pmore
  42febc:	cbz	x21, 4301d0 <ferror@plt+0x2c930>
  42fec0:	ldr	x1, [x25]
  42fec4:	mov	x0, x20
  42fec8:	sub	w1, w1, w20
  42fecc:	bl	42de48 <ferror@plt+0x2a5a8>
  42fed0:	mov	x19, x0
  42fed4:	mov	x2, #0x0                   	// #0
  42fed8:	mov	x1, x19
  42fedc:	adrp	x0, 449000 <warn@@Base+0x12468>
  42fee0:	add	x0, x0, #0x2f8
  42fee4:	bl	403210 <concat@plt>
  42fee8:	mov	x22, x0
  42feec:	mov	x0, x19
  42fef0:	bl	403510 <free@plt>
  42fef4:	mov	w1, #0x2                   	// #2
  42fef8:	mov	x0, x22
  42fefc:	bl	403590 <cplus_demangle@plt>
  42ff00:	mov	x19, x0
  42ff04:	mov	x0, x22
  42ff08:	bl	403510 <free@plt>
  42ff0c:	cbz	x19, 4300bc <ferror@plt+0x2c81c>
  42ff10:	mov	x0, x19
  42ff14:	adrp	x1, 449000 <warn@@Base+0x12468>
  42ff18:	add	x1, x1, #0x308
  42ff1c:	bl	4036d0 <strstr@plt>
  42ff20:	mov	x3, x0
  42ff24:	cbz	x0, 430214 <ferror@plt+0x2c974>
  42ff28:	cmp	x19, x0
  42ff2c:	b.eq	43020c <ferror@plt+0x2c96c>  // b.none
  42ff30:	mov	x1, x19
  42ff34:	mov	x0, x19
  42ff38:	ldrb	w2, [x0]
  42ff3c:	cmp	w2, #0x20
  42ff40:	b.eq	430178 <ferror@plt+0x2c8d8>  // b.none
  42ff44:	strb	w2, [x1], #1
  42ff48:	add	x0, x0, #0x1
  42ff4c:	cmp	x3, x0
  42ff50:	b.ne	42ff38 <ferror@plt+0x2c698>  // b.any
  42ff54:	sub	w1, w1, w19
  42ff58:	mov	x0, x19
  42ff5c:	bl	42de48 <ferror@plt+0x2a5a8>
  42ff60:	str	x0, [x21]
  42ff64:	mov	w22, #0x1                   	// #1
  42ff68:	mov	x0, x19
  42ff6c:	bl	403510 <free@plt>
  42ff70:	ldr	x27, [sp, #80]
  42ff74:	b	42fd08 <ferror@plt+0x2c468>
  42ff78:	cmp	w4, #0x66
  42ff7c:	mov	w3, #0x1                   	// #1
  42ff80:	b.eq	42fe24 <ferror@plt+0x2c584>  // b.none
  42ff84:	mov	w22, w3
  42ff88:	b	42fdd0 <ferror@plt+0x2c530>
  42ff8c:	cmp	w4, #0x63
  42ff90:	mov	w3, #0x1                   	// #1
  42ff94:	b.ne	42ff84 <ferror@plt+0x2c6e4>  // b.any
  42ff98:	mov	w1, w3
  42ff9c:	b	42fdd0 <ferror@plt+0x2c530>
  42ffa0:	cmp	w4, #0x54
  42ffa4:	b.hi	42ffc0 <ferror@plt+0x2c720>  // b.pmore
  42ffa8:	cmp	w4, #0x42
  42ffac:	b.ls	42fe34 <ferror@plt+0x2c594>  // b.plast
  42ffb0:	cbnz	x2, 42ffd0 <ferror@plt+0x2c730>
  42ffb4:	cbnz	x0, 42fe40 <ferror@plt+0x2c5a0>
  42ffb8:	tbz	w5, #17, 42fe34 <ferror@plt+0x2c594>
  42ffbc:	bl	403400 <abort@plt>
  42ffc0:	sub	w3, w4, #0x55
  42ffc4:	and	w3, w3, #0xff
  42ffc8:	cmp	w3, #0x1
  42ffcc:	b.hi	42fe34 <ferror@plt+0x2c594>  // b.pmore
  42ffd0:	ldrb	w4, [x23, #1]
  42ffd4:	mov	w3, #0x0                   	// #0
  42ffd8:	add	x23, x23, #0x1
  42ffdc:	b	42fdd0 <ferror@plt+0x2c530>
  42ffe0:	mov	w3, #0x1                   	// #1
  42ffe4:	mov	w11, w3
  42ffe8:	b	42fdd0 <ferror@plt+0x2c530>
  42ffec:	ldr	x0, [x25]
  42fff0:	ldrb	w1, [x0]
  42fff4:	cmp	w1, #0x6d
  42fff8:	b.ne	43000c <ferror@plt+0x2c76c>  // b.any
  42fffc:	add	x2, x0, #0x1
  430000:	str	x2, [x25]
  430004:	ldrb	w1, [x0, #1]
  430008:	mov	x0, x2
  43000c:	ldrh	w1, [x26, w1, sxtw #1]
  430010:	tbz	w1, #2, 42fd78 <ferror@plt+0x2c4d8>
  430014:	add	x0, x0, #0x1
  430018:	str	x0, [x25]
  43001c:	add	x0, x0, #0x1
  430020:	ldurb	w1, [x0, #-1]
  430024:	ldrh	w1, [x26, x1, lsl #1]
  430028:	tbnz	w1, #2, 430018 <ferror@plt+0x2c778>
  43002c:	b	42fd78 <ferror@plt+0x2c4d8>
  430030:	ldr	x1, [x25]
  430034:	ldrb	w2, [x1]
  430038:	cmp	w2, #0x6d
  43003c:	b.eq	43015c <ferror@plt+0x2c8bc>  // b.none
  430040:	ldrh	w0, [x26, w2, sxtw #1]
  430044:	tbz	w0, #2, 430070 <ferror@plt+0x2c7d0>
  430048:	add	x1, x1, #0x1
  43004c:	mov	w0, #0x0                   	// #0
  430050:	add	w0, w0, w0, lsl #2
  430054:	str	x1, [x25]
  430058:	add	w0, w2, w0, lsl #1
  43005c:	ldrb	w2, [x1], #1
  430060:	sub	w0, w0, #0x30
  430064:	ldrh	w3, [x26, w2, sxtw #1]
  430068:	tbnz	w3, #2, 430050 <ferror@plt+0x2c7b0>
  43006c:	cbnz	w0, 42fd78 <ferror@plt+0x2c4d8>
  430070:	mov	x0, x20
  430074:	bl	42dd38 <ferror@plt+0x2a498>
  430078:	ldr	x27, [sp, #80]
  43007c:	b	42fd08 <ferror@plt+0x2c468>
  430080:	ldr	x1, [x25]
  430084:	ldrb	w2, [x1]
  430088:	ldrh	w0, [x26, w2, sxtw #1]
  43008c:	tbz	w0, #2, 42fd78 <ferror@plt+0x2c4d8>
  430090:	add	x1, x1, #0x1
  430094:	mov	w0, #0x0                   	// #0
  430098:	add	w0, w0, w0, lsl #2
  43009c:	str	x1, [x25]
  4300a0:	add	w0, w2, w0, lsl #1
  4300a4:	ldrb	w2, [x1], #1
  4300a8:	sub	w0, w0, #0x30
  4300ac:	ldrh	w3, [x26, w2, sxtw #1]
  4300b0:	tbnz	w3, #2, 430098 <ferror@plt+0x2c7f8>
  4300b4:	cmp	w0, #0x1
  4300b8:	b.ls	42fd78 <ferror@plt+0x2c4d8>  // b.plast
  4300bc:	mov	x0, x20
  4300c0:	mov	w22, #0x0                   	// #0
  4300c4:	bl	42dd38 <ferror@plt+0x2a498>
  4300c8:	ldr	x27, [sp, #80]
  4300cc:	b	42fd08 <ferror@plt+0x2c468>
  4300d0:	ldr	x2, [x25]
  4300d4:	ldrb	w1, [x2]
  4300d8:	cmp	w1, #0x6d
  4300dc:	b.ne	4300f0 <ferror@plt+0x2c850>  // b.any
  4300e0:	add	x0, x2, #0x1
  4300e4:	str	x0, [x25]
  4300e8:	ldrb	w1, [x2, #1]
  4300ec:	mov	x2, x0
  4300f0:	ldrh	w0, [x26, w1, sxtw #1]
  4300f4:	tbz	w0, #2, 430114 <ferror@plt+0x2c874>
  4300f8:	add	x0, x2, #0x1
  4300fc:	nop
  430100:	str	x0, [x25]
  430104:	mov	x2, x0
  430108:	ldrb	w1, [x0], #1
  43010c:	ldrh	w3, [x26, w1, sxtw #1]
  430110:	tbnz	w3, #2, 430100 <ferror@plt+0x2c860>
  430114:	cmp	w1, #0x2e
  430118:	b.eq	4301dc <ferror@plt+0x2c93c>  // b.none
  43011c:	ldr	x0, [x25]
  430120:	ldrb	w1, [x0]
  430124:	cmp	w1, #0x65
  430128:	b.ne	42fd78 <ferror@plt+0x2c4d8>  // b.any
  43012c:	add	x1, x0, #0x1
  430130:	str	x1, [x25]
  430134:	ldrb	w1, [x0, #1]
  430138:	ldrh	w1, [x26, x1, lsl #1]
  43013c:	tbz	w1, #2, 42fd78 <ferror@plt+0x2c4d8>
  430140:	add	x0, x0, #0x2
  430144:	str	x0, [x25]
  430148:	add	x0, x0, #0x1
  43014c:	ldurb	w1, [x0, #-1]
  430150:	ldrh	w1, [x26, x1, lsl #1]
  430154:	tbnz	w1, #2, 430144 <ferror@plt+0x2c8a4>
  430158:	b	42fd78 <ferror@plt+0x2c4d8>
  43015c:	add	x0, x1, #0x1
  430160:	str	x0, [x25]
  430164:	ldrb	w2, [x1, #1]
  430168:	ldrh	w1, [x26, w2, sxtw #1]
  43016c:	tbz	w1, #2, 430070 <ferror@plt+0x2c7d0>
  430170:	mov	x1, x0
  430174:	b	430048 <ferror@plt+0x2c7a8>
  430178:	ldrb	w4, [x0, #1]
  43017c:	cmp	w4, #0x3e
  430180:	ccmp	x19, x0, #0x2, eq  // eq = none
  430184:	b.cs	42ff48 <ferror@plt+0x2c6a8>  // b.hs, b.nlast
  430188:	ldurb	w4, [x0, #-1]
  43018c:	cmp	w4, #0x3e
  430190:	b.ne	42ff48 <ferror@plt+0x2c6a8>  // b.any
  430194:	b	42ff44 <ferror@plt+0x2c6a4>
  430198:	mov	w22, #0x0                   	// #0
  43019c:	mov	w0, w22
  4301a0:	ldp	x19, x20, [sp, #16]
  4301a4:	ldp	x21, x22, [sp, #32]
  4301a8:	ldp	x23, x24, [sp, #48]
  4301ac:	ldp	x25, x26, [sp, #64]
  4301b0:	ldr	x27, [sp, #80]
  4301b4:	ldp	x29, x30, [sp], #112
  4301b8:	ret
  4301bc:	str	wzr, [sp, #108]
  4301c0:	b	42fcfc <ferror@plt+0x2c45c>
  4301c4:	mov	x0, x20
  4301c8:	bl	42dd38 <ferror@plt+0x2a498>
  4301cc:	b	42fd08 <ferror@plt+0x2c468>
  4301d0:	mov	w22, #0x1                   	// #1
  4301d4:	ldr	x27, [sp, #80]
  4301d8:	b	42fd08 <ferror@plt+0x2c468>
  4301dc:	add	x0, x2, #0x1
  4301e0:	str	x0, [x25]
  4301e4:	ldrb	w1, [x2, #1]
  4301e8:	ldrh	w3, [x26, w1, sxtw #1]
  4301ec:	tbz	w3, #2, 430124 <ferror@plt+0x2c884>
  4301f0:	add	x2, x2, #0x2
  4301f4:	str	x2, [x25]
  4301f8:	mov	x0, x2
  4301fc:	ldrb	w1, [x2], #1
  430200:	ldrh	w3, [x26, w1, sxtw #1]
  430204:	tbnz	w3, #2, 4301f4 <ferror@plt+0x2c954>
  430208:	b	430124 <ferror@plt+0x2c884>
  43020c:	mov	w1, #0x0                   	// #0
  430210:	b	42ff58 <ferror@plt+0x2c6b8>
  430214:	mov	x0, x20
  430218:	bl	42dd38 <ferror@plt+0x2a498>
  43021c:	mov	x0, x19
  430220:	mov	w22, #0x0                   	// #0
  430224:	bl	403510 <free@plt>
  430228:	ldr	x27, [sp, #80]
  43022c:	b	42fd08 <ferror@plt+0x2c468>
  430230:	stp	x29, x30, [sp, #-128]!
  430234:	mov	x29, sp
  430238:	stp	x23, x24, [sp, #48]
  43023c:	mov	x23, x0
  430240:	mov	x24, x2
  430244:	ldr	x0, [x1]
  430248:	stp	x21, x22, [sp, #32]
  43024c:	stp	x25, x26, [sp, #64]
  430250:	mov	x25, x1
  430254:	ldrb	w22, [x0, #1]
  430258:	str	x0, [sp, #104]
  43025c:	cmp	w22, #0x39
  430260:	b.hi	43028c <ferror@plt+0x2c9ec>  // b.pmore
  430264:	cmp	w22, #0x30
  430268:	b.hi	430310 <ferror@plt+0x2ca70>  // b.pmore
  43026c:	ldr	x0, [sp, #104]
  430270:	bl	42dd38 <ferror@plt+0x2a498>
  430274:	mov	w0, #0x0                   	// #0
  430278:	ldp	x21, x22, [sp, #32]
  43027c:	ldp	x23, x24, [sp, #48]
  430280:	ldp	x25, x26, [sp, #64]
  430284:	ldp	x29, x30, [sp], #128
  430288:	ret
  43028c:	cmp	w22, #0x5f
  430290:	b.ne	43026c <ferror@plt+0x2c9cc>  // b.any
  430294:	ldr	x1, [sp, #104]
  430298:	stp	x19, x20, [sp, #16]
  43029c:	adrp	x20, 464000 <warn@@Base+0x2d468>
  4302a0:	add	x20, x20, #0xb88
  4302a4:	ldrb	w0, [x1, #2]
  4302a8:	cmp	w0, #0x30
  4302ac:	ldrh	w0, [x20, w0, sxtw #1]
  4302b0:	and	w0, w0, #0x4
  4302b4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4302b8:	b.eq	430560 <ferror@plt+0x2ccc0>  // b.none
  4302bc:	ldr	x21, [sp, #104]
  4302c0:	mov	w2, #0xa                   	// #10
  4302c4:	mov	x1, #0x0                   	// #0
  4302c8:	add	x19, x21, #0x2
  4302cc:	mov	x0, x19
  4302d0:	bl	4034e0 <strtol@plt>
  4302d4:	ldrb	w1, [x21, #2]
  4302d8:	ldrh	w2, [x20, w1, sxtw #1]
  4302dc:	tbz	w2, #2, 4302ec <ferror@plt+0x2ca4c>
  4302e0:	ldrb	w1, [x19, #1]!
  4302e4:	ldrh	w2, [x20, w1, sxtw #1]
  4302e8:	tbnz	w2, #2, 4302e0 <ferror@plt+0x2ca40>
  4302ec:	cmp	w1, #0x5f
  4302f0:	b.ne	4305a8 <ferror@plt+0x2cd08>  // b.any
  4302f4:	add	x19, x19, #0x1
  4302f8:	str	x19, [x25]
  4302fc:	sub	w22, w0, #0x1
  430300:	mov	x20, #0x0                   	// #0
  430304:	cbz	w0, 430464 <ferror@plt+0x2cbc4>
  430308:	stp	x27, x28, [sp, #80]
  43030c:	b	430334 <ferror@plt+0x2ca94>
  430310:	ldr	x1, [sp, #104]
  430314:	stp	x19, x20, [sp, #16]
  430318:	sub	w22, w22, #0x31
  43031c:	stp	x27, x28, [sp, #80]
  430320:	ldrb	w0, [x1, #2]
  430324:	cmp	w0, #0x5f
  430328:	cinc	x0, x1, eq  // eq = none
  43032c:	add	x0, x0, #0x2
  430330:	str	x0, [x25]
  430334:	adrp	x21, 464000 <warn@@Base+0x2d468>
  430338:	mov	x20, #0x0                   	// #0
  43033c:	add	x21, x21, #0xb88
  430340:	b	43039c <ferror@plt+0x2cafc>
  430344:	cbz	x24, 4304f0 <ferror@plt+0x2cc50>
  430348:	add	x2, sp, #0x78
  43034c:	mov	x1, x25
  430350:	mov	x0, x23
  430354:	bl	42fc78 <ferror@plt+0x2c3d8>
  430358:	cbz	w0, 430504 <ferror@plt+0x2cc64>
  43035c:	ldr	x19, [sp, #120]
  430360:	mov	x0, x19
  430364:	bl	402fd0 <strlen@plt>
  430368:	mov	x3, x0
  43036c:	mov	x2, x19
  430370:	ldp	x0, x1, [x23]
  430374:	mov	w4, #0x9                   	// #9
  430378:	add	x1, x1, #0x1a0
  43037c:	bl	42e870 <ferror@plt+0x2afd0>
  430380:	mov	x20, x0
  430384:	ldr	x0, [sp, #120]
  430388:	bl	403510 <free@plt>
  43038c:	cbz	x20, 430504 <ferror@plt+0x2cc64>
  430390:	sub	w22, w22, #0x1
  430394:	cmn	w22, #0x1
  430398:	b.eq	430460 <ferror@plt+0x2cbc0>  // b.none
  43039c:	ldr	x4, [x25]
  4303a0:	ldrb	w5, [x4]
  4303a4:	cmp	w5, #0x5f
  4303a8:	b.ne	4303bc <ferror@plt+0x2cb1c>  // b.any
  4303ac:	add	x0, x4, #0x1
  4303b0:	str	x0, [x25]
  4303b4:	ldrb	w5, [x4, #1]
  4303b8:	mov	x4, x0
  4303bc:	cmp	w5, #0x74
  4303c0:	b.eq	430344 <ferror@plt+0x2caa4>  // b.none
  4303c4:	ldrh	w0, [x21, w5, sxtw #1]
  4303c8:	add	x4, x4, #0x1
  4303cc:	mov	w19, #0x0                   	// #0
  4303d0:	mov	x27, #0x0                   	// #0
  4303d4:	tbz	w0, #2, 430408 <ferror@plt+0x2cb68>
  4303d8:	add	w19, w19, w19, lsl #2
  4303dc:	str	x4, [x25]
  4303e0:	mov	x0, x4
  4303e4:	add	w19, w5, w19, lsl #1
  4303e8:	ldrb	w5, [x4], #1
  4303ec:	sub	w19, w19, #0x30
  4303f0:	ldrh	w1, [x21, w5, sxtw #1]
  4303f4:	tbnz	w1, #2, 4303d8 <ferror@plt+0x2cb38>
  4303f8:	bl	402fd0 <strlen@plt>
  4303fc:	mov	w27, w19
  430400:	cmp	x0, w19, uxtw
  430404:	b.cc	430584 <ferror@plt+0x2cce4>  // b.lo, b.ul, b.last
  430408:	cbz	x24, 430448 <ferror@plt+0x2cba8>
  43040c:	cbz	x20, 430424 <ferror@plt+0x2cb84>
  430410:	ldr	x0, [x23]
  430414:	mov	x1, x20
  430418:	bl	42da38 <ferror@plt+0x2a198>
  43041c:	mov	x26, x0
  430420:	cbnz	x0, 430478 <ferror@plt+0x2cbd8>
  430424:	cbz	w22, 430524 <ferror@plt+0x2cc84>
  430428:	ldp	x0, x1, [x23]
  43042c:	mov	w4, #0x9                   	// #9
  430430:	ldr	x2, [x25]
  430434:	mov	w3, w19
  430438:	add	x1, x1, #0x1a0
  43043c:	bl	42e870 <ferror@plt+0x2afd0>
  430440:	mov	x20, x0
  430444:	cbz	x0, 430504 <ferror@plt+0x2cc64>
  430448:	ldr	x0, [x25]
  43044c:	sub	w22, w22, #0x1
  430450:	cmn	w22, #0x1
  430454:	add	x27, x0, x27
  430458:	str	x27, [x25]
  43045c:	b.ne	43039c <ferror@plt+0x2cafc>  // b.any
  430460:	ldp	x27, x28, [sp, #80]
  430464:	mov	w0, #0x1                   	// #1
  430468:	cbz	x24, 4305bc <ferror@plt+0x2cd1c>
  43046c:	str	x20, [x24]
  430470:	ldp	x19, x20, [sp, #16]
  430474:	b	430278 <ferror@plt+0x2c9d8>
  430478:	ldr	x0, [x25]
  43047c:	mov	w1, w19
  430480:	bl	42de48 <ferror@plt+0x2a5a8>
  430484:	mov	x28, x0
  430488:	ldr	x1, [x26]
  43048c:	cbnz	x1, 4304b8 <ferror@plt+0x2cc18>
  430490:	b	430590 <ferror@plt+0x2ccf0>
  430494:	mov	x1, x0
  430498:	ldr	x0, [x23]
  43049c:	bl	42d858 <ferror@plt+0x29fb8>
  4304a0:	cbz	x0, 4304b0 <ferror@plt+0x2cc10>
  4304a4:	mov	x1, x28
  4304a8:	bl	4034a0 <strcmp@plt>
  4304ac:	cbz	w0, 43059c <ferror@plt+0x2ccfc>
  4304b0:	ldr	x1, [x26, #8]!
  4304b4:	cbz	x1, 430590 <ferror@plt+0x2ccf0>
  4304b8:	ldr	x0, [x23]
  4304bc:	bl	42da88 <ferror@plt+0x2a1e8>
  4304c0:	mov	x20, x0
  4304c4:	cbnz	x0, 430494 <ferror@plt+0x2cbf4>
  4304c8:	mov	x0, x28
  4304cc:	bl	403510 <free@plt>
  4304d0:	mov	w0, #0x0                   	// #0
  4304d4:	ldp	x19, x20, [sp, #16]
  4304d8:	ldp	x21, x22, [sp, #32]
  4304dc:	ldp	x23, x24, [sp, #48]
  4304e0:	ldp	x25, x26, [sp, #64]
  4304e4:	ldp	x27, x28, [sp, #80]
  4304e8:	ldp	x29, x30, [sp], #128
  4304ec:	ret
  4304f0:	mov	x1, x25
  4304f4:	mov	x0, x23
  4304f8:	mov	x2, #0x0                   	// #0
  4304fc:	bl	42fc78 <ferror@plt+0x2c3d8>
  430500:	cbnz	w0, 430390 <ferror@plt+0x2caf0>
  430504:	mov	w0, #0x0                   	// #0
  430508:	ldp	x19, x20, [sp, #16]
  43050c:	ldp	x21, x22, [sp, #32]
  430510:	ldp	x23, x24, [sp, #48]
  430514:	ldp	x25, x26, [sp, #64]
  430518:	ldp	x27, x28, [sp, #80]
  43051c:	ldp	x29, x30, [sp], #128
  430520:	ret
  430524:	ldr	x0, [x25]
  430528:	mov	w1, w19
  43052c:	bl	42de48 <ferror@plt+0x2a5a8>
  430530:	mov	x26, x0
  430534:	mov	x1, x0
  430538:	ldr	x0, [x23]
  43053c:	bl	42d628 <ferror@plt+0x29d88>
  430540:	mov	x20, x0
  430544:	mov	x0, x26
  430548:	bl	403510 <free@plt>
  43054c:	cbnz	x20, 430448 <ferror@plt+0x2cba8>
  430550:	mov	w4, #0x0                   	// #0
  430554:	ldp	x0, x1, [x23]
  430558:	ldr	x2, [x25]
  43055c:	b	430434 <ferror@plt+0x2cb94>
  430560:	mov	x0, x1
  430564:	bl	42dd38 <ferror@plt+0x2a498>
  430568:	mov	w0, #0x0                   	// #0
  43056c:	ldp	x19, x20, [sp, #16]
  430570:	ldp	x21, x22, [sp, #32]
  430574:	ldp	x23, x24, [sp, #48]
  430578:	ldp	x25, x26, [sp, #64]
  43057c:	ldp	x29, x30, [sp], #128
  430580:	ret
  430584:	ldr	x0, [sp, #104]
  430588:	bl	42dd38 <ferror@plt+0x2a498>
  43058c:	b	430504 <ferror@plt+0x2cc64>
  430590:	mov	x0, x28
  430594:	bl	403510 <free@plt>
  430598:	b	430424 <ferror@plt+0x2cb84>
  43059c:	mov	x0, x28
  4305a0:	bl	403510 <free@plt>
  4305a4:	b	430448 <ferror@plt+0x2cba8>
  4305a8:	ldr	x0, [sp, #104]
  4305ac:	bl	42dd38 <ferror@plt+0x2a498>
  4305b0:	mov	w0, #0x0                   	// #0
  4305b4:	ldp	x19, x20, [sp, #16]
  4305b8:	b	430278 <ferror@plt+0x2c9d8>
  4305bc:	ldp	x19, x20, [sp, #16]
  4305c0:	b	430278 <ferror@plt+0x2c9d8>
  4305c4:	nop
  4305c8:	stp	x29, x30, [sp, #-80]!
  4305cc:	cmp	x2, #0x0
  4305d0:	mov	x29, sp
  4305d4:	stp	x19, x20, [sp, #16]
  4305d8:	mov	x19, x2
  4305dc:	add	x2, sp, #0x48
  4305e0:	mov	x20, x1
  4305e4:	csel	x2, x2, xzr, ne  // ne = any
  4305e8:	stp	x21, x22, [sp, #32]
  4305ec:	mov	x22, x4
  4305f0:	mov	x21, x0
  4305f4:	stp	x23, x24, [sp, #48]
  4305f8:	mov	x23, x3
  4305fc:	ldr	x24, [x1]
  430600:	bl	42f220 <ferror@plt+0x2b980>
  430604:	cbnz	w0, 430620 <ferror@plt+0x2cd80>
  430608:	mov	w0, #0x0                   	// #0
  43060c:	ldp	x19, x20, [sp, #16]
  430610:	ldp	x21, x22, [sp, #32]
  430614:	ldp	x23, x24, [sp, #48]
  430618:	ldp	x29, x30, [sp], #80
  43061c:	ret
  430620:	ldr	x2, [x20]
  430624:	mov	x1, x24
  430628:	mov	x0, x21
  43062c:	sub	w2, w2, w24
  430630:	bl	42ddc8 <ferror@plt+0x2a528>
  430634:	cbz	w0, 430608 <ferror@plt+0x2cd68>
  430638:	mov	w0, #0x1                   	// #1
  43063c:	cbz	x19, 43060c <ferror@plt+0x2cd6c>
  430640:	ldr	x1, [sp, #72]
  430644:	cbz	x1, 430608 <ferror@plt+0x2cd68>
  430648:	ldr	w2, [x23]
  43064c:	ldr	w4, [x22]
  430650:	add	w3, w2, w0
  430654:	cmp	w3, w4
  430658:	ldr	x0, [x19]
  43065c:	b.cs	430680 <ferror@plt+0x2cde0>  // b.hs, b.nlast
  430660:	str	x1, [x0, w2, uxtw #3]
  430664:	mov	w0, #0x1                   	// #1
  430668:	str	w3, [x23]
  43066c:	ldp	x19, x20, [sp, #16]
  430670:	ldp	x21, x22, [sp, #32]
  430674:	ldp	x23, x24, [sp, #48]
  430678:	ldp	x29, x30, [sp], #80
  43067c:	ret
  430680:	add	w1, w4, #0xa
  430684:	str	w1, [x22]
  430688:	ubfiz	x1, x1, #3, #32
  43068c:	bl	4031f0 <xrealloc@plt>
  430690:	ldr	w2, [x23]
  430694:	str	x0, [x19]
  430698:	add	w3, w2, #0x1
  43069c:	ldr	x1, [sp, #72]
  4306a0:	b	430660 <ferror@plt+0x2cdc0>
  4306a4:	nop
  4306a8:	stp	x29, x30, [sp, #-96]!
  4306ac:	mov	w4, #0xa                   	// #10
  4306b0:	mov	x29, sp
  4306b4:	stp	x19, x20, [sp, #16]
  4306b8:	mov	x19, x0
  4306bc:	mov	x20, x2
  4306c0:	stp	x21, x22, [sp, #32]
  4306c4:	mov	x21, x1
  4306c8:	mov	x22, x3
  4306cc:	str	x23, [sp, #48]
  4306d0:	str	w4, [sp, #72]
  4306d4:	ldr	x23, [x1]
  4306d8:	cbz	x2, 43083c <ferror@plt+0x2cf9c>
  4306dc:	mov	x0, #0x50                  	// #80
  4306e0:	bl	4032a0 <xmalloc@plt>
  4306e4:	ldr	x2, [x21]
  4306e8:	str	x0, [x20]
  4306ec:	str	wzr, [x22]
  4306f0:	mov	w3, #0x65                  	// #101
  4306f4:	str	wzr, [sp, #76]
  4306f8:	ldrb	w1, [x2]
  4306fc:	cmp	w1, #0x5f
  430700:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  430704:	ccmp	w1, w3, #0x4, ne  // ne = any
  430708:	b.eq	430808 <ferror@plt+0x2cf68>  // b.none
  43070c:	cmp	w1, #0x4e
  430710:	mov	w0, #0x54                  	// #84
  430714:	ccmp	w1, w0, #0x4, ne  // ne = any
  430718:	b.ne	4307c0 <ferror@plt+0x2cf20>  // b.any
  43071c:	add	x2, x2, #0x1
  430720:	str	x2, [x21]
  430724:	cmp	w1, w0
  430728:	b.ne	430820 <ferror@plt+0x2cf80>  // b.any
  43072c:	mov	w0, #0x1                   	// #1
  430730:	str	w0, [sp, #80]
  430734:	add	x1, sp, #0x54
  430738:	mov	x0, x21
  43073c:	bl	42dc58 <ferror@plt+0x2a3b8>
  430740:	cbz	w0, 430830 <ferror@plt+0x2cf90>
  430744:	ldr	w0, [x19, #40]
  430748:	ldr	w4, [sp, #84]
  43074c:	cmp	w0, w4
  430750:	b.ls	430830 <ferror@plt+0x2cf90>  // b.plast
  430754:	ldr	w0, [sp, #80]
  430758:	sub	w1, w0, #0x1
  43075c:	str	w1, [sp, #80]
  430760:	cbnz	w0, 43077c <ferror@plt+0x2cedc>
  430764:	b	4307dc <ferror@plt+0x2cf3c>
  430768:	ldr	w4, [sp, #80]
  43076c:	sub	w0, w4, #0x1
  430770:	str	w0, [sp, #80]
  430774:	cbz	w4, 4307dc <ferror@plt+0x2cf3c>
  430778:	ldr	w4, [sp, #84]
  43077c:	ldr	x0, [x19, #32]
  430780:	ubfiz	x5, x4, #4, #32
  430784:	add	x3, sp, #0x4c
  430788:	add	x4, sp, #0x48
  43078c:	mov	x2, x20
  430790:	add	x1, sp, #0x58
  430794:	ldr	x5, [x0, x5]
  430798:	mov	x0, x19
  43079c:	str	x5, [sp, #88]
  4307a0:	bl	4305c8 <ferror@plt+0x2cd28>
  4307a4:	cbnz	w0, 430768 <ferror@plt+0x2cec8>
  4307a8:	mov	w0, #0x0                   	// #0
  4307ac:	ldp	x19, x20, [sp, #16]
  4307b0:	ldp	x21, x22, [sp, #32]
  4307b4:	ldr	x23, [sp, #48]
  4307b8:	ldp	x29, x30, [sp], #96
  4307bc:	ret
  4307c0:	add	x4, sp, #0x48
  4307c4:	add	x3, sp, #0x4c
  4307c8:	mov	x2, x20
  4307cc:	mov	x1, x21
  4307d0:	mov	x0, x19
  4307d4:	bl	4305c8 <ferror@plt+0x2cd28>
  4307d8:	cbz	w0, 4307ac <ferror@plt+0x2cf0c>
  4307dc:	ldr	x2, [x21]
  4307e0:	mov	w0, #0x65                  	// #101
  4307e4:	ldrb	w1, [x2]
  4307e8:	cmp	w1, #0x5f
  4307ec:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  4307f0:	ccmp	w1, w0, #0x4, ne  // ne = any
  4307f4:	b.ne	43070c <ferror@plt+0x2ce6c>  // b.any
  4307f8:	cbz	x20, 430884 <ferror@plt+0x2cfe4>
  4307fc:	ldr	x1, [x20]
  430800:	ldr	w0, [sp, #76]
  430804:	add	x0, x1, x0, lsl #3
  430808:	str	xzr, [x0]
  43080c:	ldrb	w0, [x2]
  430810:	cmp	w0, #0x65
  430814:	b.eq	43086c <ferror@plt+0x2cfcc>  // b.none
  430818:	mov	w0, #0x1                   	// #1
  43081c:	b	4307ac <ferror@plt+0x2cf0c>
  430820:	add	x1, sp, #0x50
  430824:	mov	x0, x21
  430828:	bl	42dc58 <ferror@plt+0x2a3b8>
  43082c:	cbnz	w0, 430734 <ferror@plt+0x2ce94>
  430830:	mov	x0, x23
  430834:	bl	42dd38 <ferror@plt+0x2a498>
  430838:	b	4307a8 <ferror@plt+0x2cf08>
  43083c:	str	wzr, [sp, #76]
  430840:	mov	w0, #0x65                  	// #101
  430844:	mov	x2, x23
  430848:	ldrb	w1, [x23]
  43084c:	cmp	w1, #0x5f
  430850:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  430854:	ccmp	w1, w0, #0x4, ne  // ne = any
  430858:	b.ne	43070c <ferror@plt+0x2ce6c>  // b.any
  43085c:	cmp	w1, #0x65
  430860:	b.ne	430818 <ferror@plt+0x2cf78>  // b.any
  430864:	mov	x2, x23
  430868:	b	430874 <ferror@plt+0x2cfd4>
  43086c:	mov	w0, #0x1                   	// #1
  430870:	str	w0, [x22]
  430874:	add	x2, x2, #0x1
  430878:	mov	w0, #0x1                   	// #1
  43087c:	str	x2, [x21]
  430880:	b	4307ac <ferror@plt+0x2cf0c>
  430884:	mov	x23, x2
  430888:	b	43085c <ferror@plt+0x2cfbc>
  43088c:	nop
  430890:	stp	x29, x30, [sp, #-48]!
  430894:	add	x2, x2, #0x2
  430898:	mov	x29, sp
  43089c:	stp	x19, x20, [sp, #16]
  4308a0:	mov	x20, x0
  4308a4:	ldr	x19, [x1]
  4308a8:	str	x2, [x1]
  4308ac:	sub	x2, x2, x19
  4308b0:	cmp	x2, #0x4
  4308b4:	b.le	4308d0 <ferror@plt+0x2d030>
  4308b8:	adrp	x1, 44a000 <warn@@Base+0x13468>
  4308bc:	mov	x0, x19
  4308c0:	add	x1, x1, #0x848
  4308c4:	mov	x2, #0x4                   	// #4
  4308c8:	bl	403220 <strncmp@plt>
  4308cc:	cbz	w0, 4308ec <ferror@plt+0x2d04c>
  4308d0:	ldrb	w1, [x19]
  4308d4:	mov	w0, #0x1                   	// #1
  4308d8:	cmp	w1, #0x5f
  4308dc:	b.eq	430924 <ferror@plt+0x2d084>  // b.none
  4308e0:	ldp	x19, x20, [sp, #16]
  4308e4:	ldp	x29, x30, [sp], #48
  4308e8:	ret
  4308ec:	ldrb	w0, [x19, #4]
  4308f0:	mov	w1, #0x2e                  	// #46
  4308f4:	cmp	w0, #0x24
  4308f8:	ccmp	w0, w1, #0x4, ne  // ne = any
  4308fc:	b.ne	4308d0 <ferror@plt+0x2d030>  // b.any
  430900:	add	x19, x19, #0x5
  430904:	mov	x0, x20
  430908:	add	x1, sp, #0x28
  43090c:	mov	x2, #0x0                   	// #0
  430910:	str	x19, [sp, #40]
  430914:	bl	42f220 <ferror@plt+0x2b980>
  430918:	cmp	w0, #0x0
  43091c:	csinc	w0, w0, wzr, eq  // eq = none
  430920:	b	4308e0 <ferror@plt+0x2d040>
  430924:	ldrb	w1, [x19, #1]
  430928:	cmp	w1, #0x5f
  43092c:	b.ne	4308e0 <ferror@plt+0x2d040>  // b.any
  430930:	ldrb	w1, [x19, #2]
  430934:	cmp	w1, #0x6f
  430938:	b.ne	4308e0 <ferror@plt+0x2d040>  // b.any
  43093c:	ldrb	w1, [x19, #3]
  430940:	cmp	w1, #0x70
  430944:	b.ne	4308e0 <ferror@plt+0x2d040>  // b.any
  430948:	add	x19, x19, #0x4
  43094c:	b	430904 <ferror@plt+0x2d064>
  430950:	stp	x29, x30, [sp, #-368]!
  430954:	mov	x29, sp
  430958:	stp	x19, x20, [sp, #16]
  43095c:	mov	x19, x4
  430960:	stp	x21, x22, [sp, #32]
  430964:	mov	x22, x5
  430968:	stp	x23, x24, [sp, #48]
  43096c:	mov	x23, x1
  430970:	mov	x24, x2
  430974:	stp	x25, x26, [sp, #64]
  430978:	mov	x26, x0
  43097c:	stp	x27, x28, [sp, #80]
  430980:	mov	x27, x3
  430984:	cbz	x4, 43098c <ferror@plt+0x2d0ec>
  430988:	str	xzr, [x4]
  43098c:	ldr	x20, [x27]
  430990:	cmp	x20, x22
  430994:	b.cs	430c70 <ferror@plt+0x2d3d0>  // b.hs, b.nlast
  430998:	str	wzr, [x23, #424]
  43099c:	adrp	x0, 464000 <warn@@Base+0x2d468>
  4309a0:	add	x21, x0, #0xb88
  4309a4:	mov	w1, #0x28                  	// #40
  4309a8:	ldrb	w0, [x20]
  4309ac:	cmp	w0, #0x2d
  4309b0:	ccmp	w0, w1, #0x4, ne  // ne = any
  4309b4:	ldrh	w0, [x21, w0, sxtw #1]
  4309b8:	and	w0, w0, #0x4
  4309bc:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  4309c0:	b.eq	430ce0 <ferror@plt+0x2d440>  // b.none
  4309c4:	mov	x2, x22
  4309c8:	add	x1, sp, #0x130
  4309cc:	mov	x0, x27
  4309d0:	bl	42df40 <ferror@plt+0x2a6a0>
  4309d4:	cbz	w0, 430c70 <ferror@plt+0x2d3d0>
  4309d8:	ldr	x0, [x27]
  4309dc:	ldrb	w1, [x0]
  4309e0:	cmp	w1, #0x3d
  4309e4:	b.ne	430d54 <ferror@plt+0x2d4b4>  // b.any
  4309e8:	cbz	x19, 430a18 <ferror@plt+0x2d178>
  4309ec:	ldr	w1, [sp, #304]
  4309f0:	tbnz	w1, #31, 430a18 <ferror@plt+0x2d178>
  4309f4:	ldr	w1, [sp, #308]
  4309f8:	tbnz	w1, #31, 430a18 <ferror@plt+0x2d178>
  4309fc:	add	x2, sp, #0x130
  430a00:	add	x1, x23, #0x88
  430a04:	add	x0, x23, #0x80
  430a08:	bl	42e148 <ferror@plt+0x2a8a8>
  430a0c:	str	x0, [x19]
  430a10:	ldr	x0, [x27]
  430a14:	nop
  430a18:	add	x19, x0, #0x1
  430a1c:	str	x19, [x27]
  430a20:	mov	w6, #0x0                   	// #0
  430a24:	ldrb	w10, [x0, #1]
  430a28:	mov	w0, #0xffffffff            	// #-1
  430a2c:	str	w0, [sp, #108]
  430a30:	cmp	w10, #0x40
  430a34:	b.ne	430ca0 <ferror@plt+0x2d400>  // b.any
  430a38:	mov	w28, w6
  430a3c:	mov	w25, #0x28                  	// #40
  430a40:	ldrb	w1, [x19, #1]
  430a44:	add	x2, x19, #0x1
  430a48:	cmp	w1, #0x2d
  430a4c:	ccmp	w1, w25, #0x4, ne  // ne = any
  430a50:	ldrh	w3, [x21, w1, sxtw #1]
  430a54:	and	w3, w3, #0x4
  430a58:	ccmp	w3, #0x0, #0x0, ne  // ne = any
  430a5c:	b.eq	430a6c <ferror@plt+0x2d1cc>  // b.none
  430a60:	b	430c94 <ferror@plt+0x2d3f4>
  430a64:	cbz	w1, 430cb4 <ferror@plt+0x2d414>
  430a68:	ldrb	w1, [x2, #1]!
  430a6c:	cmp	w1, #0x3b
  430a70:	b.ne	430a64 <ferror@plt+0x2d1c4>  // b.any
  430a74:	add	x2, x2, #0x1
  430a78:	str	x2, [x27]
  430a7c:	ldrb	w0, [x19, #1]
  430a80:	cmp	w0, #0x53
  430a84:	b.eq	430d4c <ferror@plt+0x2d4ac>  // b.none
  430a88:	cmp	w0, #0x73
  430a8c:	b.eq	430d24 <ferror@plt+0x2d484>  // b.none
  430a90:	cbz	w0, 430cb4 <ferror@plt+0x2d414>
  430a94:	ldrb	w10, [x2]
  430a98:	cmp	w10, #0x40
  430a9c:	b.ne	431e18 <ferror@plt+0x2e578>  // b.any
  430aa0:	mov	x19, x2
  430aa4:	b	430a40 <ferror@plt+0x2d1a0>
  430aa8:	add	x0, x1, #0x1
  430aac:	str	x0, [x27]
  430ab0:	mov	x20, x1
  430ab4:	mov	x2, x22
  430ab8:	mov	x1, #0x0                   	// #0
  430abc:	mov	x0, x27
  430ac0:	str	w10, [sp, #112]
  430ac4:	bl	42de90 <ferror@plt+0x2a5f0>
  430ac8:	ldr	x1, [x27]
  430acc:	mov	x19, x0
  430ad0:	ldr	w10, [sp, #112]
  430ad4:	ldrb	w0, [x1]
  430ad8:	cmp	w0, #0x2c
  430adc:	b.ne	430cb4 <ferror@plt+0x2d414>  // b.any
  430ae0:	add	x1, x1, #0x1
  430ae4:	add	w0, w19, #0x1
  430ae8:	str	x1, [x27]
  430aec:	mov	w28, w19
  430af0:	lsl	x0, x0, #3
  430af4:	str	w10, [sp, #112]
  430af8:	bl	4032a0 <xmalloc@plt>
  430afc:	str	x0, [sp, #184]
  430b00:	ldr	w10, [sp, #112]
  430b04:	cbz	w19, 430c58 <ferror@plt+0x2d3b8>
  430b08:	adrp	x1, 449000 <warn@@Base+0x12468>
  430b0c:	add	x1, x1, #0x410
  430b10:	adrp	x2, 449000 <warn@@Base+0x12468>
  430b14:	add	x2, x2, #0x3e8
  430b18:	stp	x2, x1, [sp, #112]
  430b1c:	mov	x1, x27
  430b20:	mov	x19, #0x0                   	// #0
  430b24:	ldr	x0, [x27]
  430b28:	mov	x27, x24
  430b2c:	mov	x24, x1
  430b30:	str	w10, [sp, #136]
  430b34:	ldrb	w0, [x0]
  430b38:	cmp	w0, #0x30
  430b3c:	b.eq	432018 <ferror@plt+0x2e778>  // b.none
  430b40:	cmp	w0, #0x31
  430b44:	b.eq	432010 <ferror@plt+0x2e770>  // b.none
  430b48:	cbz	w0, 431fc4 <ferror@plt+0x2e724>
  430b4c:	ldr	x1, [sp, #112]
  430b50:	mov	w2, #0x5                   	// #5
  430b54:	mov	x0, #0x0                   	// #0
  430b58:	mov	w25, #0x0                   	// #0
  430b5c:	bl	403700 <dcgettext@plt>
  430b60:	mov	x1, x0
  430b64:	ldr	x0, [sp, #128]
  430b68:	bl	42dce0 <ferror@plt+0x2a440>
  430b6c:	ldr	x0, [x24]
  430b70:	mov	x1, x0
  430b74:	add	x0, x0, #0x1
  430b78:	str	x0, [x24]
  430b7c:	ldrb	w1, [x1, #1]
  430b80:	cmp	w1, #0x31
  430b84:	b.eq	432d74 <ferror@plt+0x2f4d4>  // b.none
  430b88:	b.hi	431e8c <ferror@plt+0x2e5ec>  // b.pmore
  430b8c:	cbz	w1, 431fc4 <ferror@plt+0x2e724>
  430b90:	cmp	w1, #0x30
  430b94:	mov	w20, #0x2                   	// #2
  430b98:	b.ne	431e98 <ferror@plt+0x2e5f8>  // b.any
  430b9c:	add	x0, x0, #0x1
  430ba0:	str	x0, [x24]
  430ba4:	mov	x1, #0x0                   	// #0
  430ba8:	mov	x2, x22
  430bac:	mov	x0, x24
  430bb0:	bl	42de90 <ferror@plt+0x2a5f0>
  430bb4:	ldr	x1, [x24]
  430bb8:	mov	x7, x0
  430bbc:	ldrb	w0, [x1]
  430bc0:	cmp	w0, #0x2c
  430bc4:	b.ne	431fc4 <ferror@plt+0x2e724>  // b.any
  430bc8:	add	x1, x1, #0x1
  430bcc:	str	x1, [x24]
  430bd0:	mov	x1, x23
  430bd4:	mov	x5, x22
  430bd8:	mov	x3, x24
  430bdc:	mov	x0, x26
  430be0:	mov	x4, #0x0                   	// #0
  430be4:	mov	x2, #0x0                   	// #0
  430be8:	str	x7, [sp, #144]
  430bec:	bl	430950 <ferror@plt+0x2d0b0>
  430bf0:	mov	x1, x0
  430bf4:	cbz	x0, 430c70 <ferror@plt+0x2d3d0>
  430bf8:	ldr	x7, [sp, #144]
  430bfc:	mov	w4, w20
  430c00:	mov	w3, w25
  430c04:	mov	x0, x26
  430c08:	mov	x2, x7
  430c0c:	bl	42d0e0 <ferror@plt+0x29840>
  430c10:	ldr	x1, [sp, #184]
  430c14:	str	x0, [x1, x19, lsl #3]
  430c18:	cbz	x0, 430c70 <ferror@plt+0x2d3d0>
  430c1c:	ldr	x0, [x24]
  430c20:	ldrb	w1, [x0]
  430c24:	cmp	w1, #0x3b
  430c28:	b.ne	430c70 <ferror@plt+0x2d3d0>  // b.any
  430c2c:	add	x0, x0, #0x1
  430c30:	str	x0, [x24]
  430c34:	add	w1, w19, #0x1
  430c38:	add	x19, x19, #0x1
  430c3c:	cmp	w28, w19
  430c40:	b.hi	430b34 <ferror@plt+0x2d294>  // b.pmore
  430c44:	mov	x0, x24
  430c48:	ldr	w10, [sp, #136]
  430c4c:	mov	x24, x27
  430c50:	mov	w28, w1
  430c54:	mov	x27, x0
  430c58:	ldr	x1, [sp, #184]
  430c5c:	ldr	x0, [x27]
  430c60:	str	x0, [sp, #128]
  430c64:	str	xzr, [x1, w28, uxtw #3]
  430c68:	cmp	x22, x0
  430c6c:	b.hi	430ea8 <ferror@plt+0x2d608>  // b.pmore
  430c70:	mov	x28, #0x0                   	// #0
  430c74:	mov	x0, x28
  430c78:	ldp	x19, x20, [sp, #16]
  430c7c:	ldp	x21, x22, [sp, #32]
  430c80:	ldp	x23, x24, [sp, #48]
  430c84:	ldp	x25, x26, [sp, #64]
  430c88:	ldp	x27, x28, [sp, #80]
  430c8c:	ldp	x29, x30, [sp], #368
  430c90:	ret
  430c94:	ldr	x19, [x27]
  430c98:	mov	w6, w28
  430c9c:	ldrb	w10, [x19]
  430ca0:	add	x25, x19, #0x1
  430ca4:	str	x25, [x27]
  430ca8:	sub	w0, w10, #0x23
  430cac:	cmp	w0, #0x55
  430cb0:	b.ls	430d0c <ferror@plt+0x2d46c>  // b.plast
  430cb4:	mov	x0, x20
  430cb8:	mov	x28, #0x0                   	// #0
  430cbc:	bl	42dd80 <ferror@plt+0x2a4e0>
  430cc0:	mov	x0, x28
  430cc4:	ldp	x19, x20, [sp, #16]
  430cc8:	ldp	x21, x22, [sp, #32]
  430ccc:	ldp	x23, x24, [sp, #48]
  430cd0:	ldp	x25, x26, [sp, #64]
  430cd4:	ldp	x27, x28, [sp, #80]
  430cd8:	ldp	x29, x30, [sp], #368
  430cdc:	ret
  430ce0:	mov	x0, #0xffffffffffffffff    	// #-1
  430ce4:	str	x0, [sp, #304]
  430ce8:	mov	x19, x20
  430cec:	str	w0, [sp, #108]
  430cf0:	ldrb	w10, [x20]
  430cf4:	add	x25, x19, #0x1
  430cf8:	str	x25, [x27]
  430cfc:	mov	w6, #0x0                   	// #0
  430d00:	sub	w0, w10, #0x23
  430d04:	cmp	w0, #0x55
  430d08:	b.hi	430cb4 <ferror@plt+0x2d414>  // b.pmore
  430d0c:	adrp	x1, 449000 <warn@@Base+0x12468>
  430d10:	add	x1, x1, #0x660
  430d14:	ldrh	w0, [x1, w0, uxtw #1]
  430d18:	adr	x1, 430d24 <ferror@plt+0x2d484>
  430d1c:	add	x0, x1, w0, sxth #2
  430d20:	br	x0
  430d24:	add	x0, x19, #0x2
  430d28:	mov	w2, #0xa                   	// #10
  430d2c:	mov	x1, #0x0                   	// #0
  430d30:	bl	4034e0 <strtol@plt>
  430d34:	cmp	w0, #0x7
  430d38:	b.gt	430d88 <ferror@plt+0x2d4e8>
  430d3c:	mov	w0, #0xffffffff            	// #-1
  430d40:	str	w0, [sp, #108]
  430d44:	ldr	x2, [x27]
  430d48:	b	430a94 <ferror@plt+0x2d1f4>
  430d4c:	mov	w28, #0x1                   	// #1
  430d50:	b	430a94 <ferror@plt+0x2d1f4>
  430d54:	add	x2, sp, #0x130
  430d58:	mov	x1, x23
  430d5c:	mov	x0, x26
  430d60:	bl	42e2b8 <ferror@plt+0x2aa18>
  430d64:	mov	x28, x0
  430d68:	mov	x0, x28
  430d6c:	ldp	x19, x20, [sp, #16]
  430d70:	ldp	x21, x22, [sp, #32]
  430d74:	ldp	x23, x24, [sp, #48]
  430d78:	ldp	x25, x26, [sp, #64]
  430d7c:	ldp	x27, x28, [sp, #80]
  430d80:	ldp	x29, x30, [sp], #368
  430d84:	ret
  430d88:	asr	w0, w0, #3
  430d8c:	str	w0, [sp, #108]
  430d90:	ldr	x2, [x27]
  430d94:	b	430a94 <ferror@plt+0x2d1f4>
  430d98:	str	x19, [x27]
  430d9c:	mov	x2, x22
  430da0:	add	x1, sp, #0x140
  430da4:	mov	x0, x27
  430da8:	bl	42df40 <ferror@plt+0x2a6a0>
  430dac:	cbz	w0, 430c70 <ferror@plt+0x2d3d0>
  430db0:	ldr	w1, [sp, #304]
  430db4:	ldr	w0, [sp, #320]
  430db8:	cmp	w1, w0
  430dbc:	b.ne	430dd0 <ferror@plt+0x2d530>  // b.any
  430dc0:	ldr	w1, [sp, #308]
  430dc4:	ldr	w0, [sp, #324]
  430dc8:	cmp	w1, w0
  430dcc:	b.eq	432000 <ferror@plt+0x2e760>  // b.none
  430dd0:	str	x19, [x27]
  430dd4:	mov	x5, x22
  430dd8:	mov	x3, x27
  430ddc:	mov	x1, x23
  430de0:	mov	x0, x26
  430de4:	mov	x4, #0x0                   	// #0
  430de8:	mov	x2, #0x0                   	// #0
  430dec:	bl	430950 <ferror@plt+0x2d0b0>
  430df0:	mov	x28, x0
  430df4:	cbz	x0, 430c70 <ferror@plt+0x2d3d0>
  430df8:	ldr	w0, [sp, #304]
  430dfc:	cmn	w0, #0x1
  430e00:	b.eq	430e20 <ferror@plt+0x2d580>  // b.none
  430e04:	add	x2, sp, #0x130
  430e08:	add	x1, x23, #0x88
  430e0c:	add	x0, x23, #0x80
  430e10:	bl	42e148 <ferror@plt+0x2a8a8>
  430e14:	cbz	x0, 430c70 <ferror@plt+0x2d3d0>
  430e18:	str	x28, [x0]
  430e1c:	nop
  430e20:	cbz	x28, 430c70 <ferror@plt+0x2d3d0>
  430e24:	ldr	w0, [sp, #304]
  430e28:	cmn	w0, #0x1
  430e2c:	b.eq	430e48 <ferror@plt+0x2d5a8>  // b.none
  430e30:	add	x2, sp, #0x130
  430e34:	add	x1, x23, #0x88
  430e38:	add	x0, x23, #0x80
  430e3c:	bl	42e148 <ferror@plt+0x2a8a8>
  430e40:	cbz	x0, 430c70 <ferror@plt+0x2d3d0>
  430e44:	str	x28, [x0]
  430e48:	ldr	w0, [sp, #108]
  430e4c:	cmn	w0, #0x1
  430e50:	b.eq	430c74 <ferror@plt+0x2d3d4>  // b.none
  430e54:	mov	w2, w0
  430e58:	mov	x1, x28
  430e5c:	mov	x0, x26
  430e60:	bl	42d5a0 <ferror@plt+0x29d00>
  430e64:	cbnz	w0, 430c74 <ferror@plt+0x2d3d4>
  430e68:	b	430c70 <ferror@plt+0x2d3d0>
  430e6c:	mov	x1, #0x0                   	// #0
  430e70:	mov	x2, x22
  430e74:	mov	x0, x27
  430e78:	str	w10, [sp, #112]
  430e7c:	bl	42de90 <ferror@plt+0x2a5f0>
  430e80:	str	x0, [sp, #232]
  430e84:	ldr	x1, [x27]
  430e88:	str	x1, [sp, #128]
  430e8c:	cmp	x22, x1
  430e90:	b.ls	430c70 <ferror@plt+0x2d3d0>  // b.plast
  430e94:	ldrb	w0, [x1]
  430e98:	str	xzr, [sp, #184]
  430e9c:	ldr	w10, [sp, #112]
  430ea0:	cmp	w0, #0x21
  430ea4:	b.eq	430aa8 <ferror@plt+0x2d208>  // b.none
  430ea8:	mov	x0, #0x50                  	// #80
  430eac:	str	w10, [sp, #136]
  430eb0:	bl	4032a0 <xmalloc@plt>
  430eb4:	str	x0, [sp, #112]
  430eb8:	ldr	x25, [x27]
  430ebc:	mov	w0, #0xa                   	// #10
  430ec0:	str	w0, [sp, #120]
  430ec4:	mov	w19, #0x1                   	// #1
  430ec8:	str	wzr, [sp, #260]
  430ecc:	ldrb	w1, [x25]
  430ed0:	ldr	w10, [sp, #136]
  430ed4:	cmp	w1, #0x3b
  430ed8:	b.eq	432e84 <ferror@plt+0x2f5e4>  // b.none
  430edc:	mov	x28, x27
  430ee0:	mov	x27, x24
  430ee4:	adrp	x2, 449000 <warn@@Base+0x12468>
  430ee8:	adrp	x0, 449000 <warn@@Base+0x12468>
  430eec:	add	x2, x2, #0x480
  430ef0:	add	x0, x0, #0x458
  430ef4:	str	w10, [sp, #152]
  430ef8:	stp	x2, x0, [sp, #160]
  430efc:	cmp	w1, #0x24
  430f00:	mov	w0, #0x2e                  	// #46
  430f04:	sub	w20, w19, #0x1
  430f08:	ccmp	w1, w0, #0x4, ne  // ne = any
  430f0c:	b.ne	431a38 <ferror@plt+0x2e198>  // b.any
  430f10:	ldrb	w0, [x25, #1]
  430f14:	cmp	w0, #0x5f
  430f18:	b.eq	431a38 <ferror@plt+0x2e198>  // b.none
  430f1c:	ldr	x0, [x28]
  430f20:	ldr	x1, [sp, #112]
  430f24:	add	x25, x0, #0x1
  430f28:	str	x25, [x28]
  430f2c:	cmp	x22, x25
  430f30:	str	xzr, [x1, w20, uxtw #3]
  430f34:	add	x24, x1, w20, uxtw #3
  430f38:	b.ls	431c48 <ferror@plt+0x2e3a8>  // b.plast
  430f3c:	ldrb	w1, [x0, #1]
  430f40:	cmp	w1, #0x76
  430f44:	b.ne	431d9c <ferror@plt+0x2e4fc>  // b.any
  430f48:	add	x1, x0, #0x2
  430f4c:	str	x1, [x28]
  430f50:	ldrb	w20, [x0, #2]
  430f54:	cbz	w20, 431d9c <ferror@plt+0x2e4fc>
  430f58:	add	x0, x0, #0x3
  430f5c:	str	x0, [x28]
  430f60:	mov	x1, x23
  430f64:	mov	x5, x22
  430f68:	mov	x3, x28
  430f6c:	mov	x0, x26
  430f70:	mov	x4, #0x0                   	// #0
  430f74:	mov	x2, #0x0                   	// #0
  430f78:	bl	430950 <ferror@plt+0x2d0b0>
  430f7c:	mov	x1, x0
  430f80:	cbz	x0, 431c48 <ferror@plt+0x2e3a8>
  430f84:	cmp	w20, #0x62
  430f88:	b.eq	432b84 <ferror@plt+0x2f2e4>  // b.none
  430f8c:	cmp	w20, #0x66
  430f90:	b.eq	432b78 <ferror@plt+0x2f2d8>  // b.none
  430f94:	adrp	x20, 449000 <warn@@Base+0x12468>
  430f98:	add	x20, x20, #0x320
  430f9c:	mov	w2, #0x5                   	// #5
  430fa0:	adrp	x1, 449000 <warn@@Base+0x12468>
  430fa4:	mov	x0, #0x0                   	// #0
  430fa8:	add	x1, x1, #0x460
  430fac:	bl	403700 <dcgettext@plt>
  430fb0:	mov	x1, x0
  430fb4:	mov	x0, x25
  430fb8:	bl	42dce0 <ferror@plt+0x2a440>
  430fbc:	ldr	x0, [x28]
  430fc0:	ldrb	w1, [x0]
  430fc4:	cmp	w1, #0x3a
  430fc8:	b.ne	431d9c <ferror@plt+0x2e4fc>  // b.any
  430fcc:	add	x0, x0, #0x1
  430fd0:	str	x0, [x28]
  430fd4:	mov	x1, x23
  430fd8:	mov	x4, #0x0                   	// #0
  430fdc:	mov	x5, x22
  430fe0:	mov	x3, x28
  430fe4:	mov	x0, x26
  430fe8:	mov	x2, #0x0                   	// #0
  430fec:	bl	430950 <ferror@plt+0x2d0b0>
  430ff0:	mov	x4, x0
  430ff4:	ldr	x1, [x28]
  430ff8:	ldrb	w0, [x1]
  430ffc:	cmp	w0, #0x2c
  431000:	b.ne	431d9c <ferror@plt+0x2e4fc>  // b.any
  431004:	add	x1, x1, #0x1
  431008:	str	x1, [x28]
  43100c:	mov	x2, x22
  431010:	mov	x1, #0x0                   	// #0
  431014:	mov	x0, x28
  431018:	str	x4, [sp, #136]
  43101c:	bl	42de90 <ferror@plt+0x2a5f0>
  431020:	mov	x3, x0
  431024:	ldr	x1, [x28]
  431028:	ldr	x4, [sp, #136]
  43102c:	ldrb	w0, [x1]
  431030:	cmp	w0, #0x3b
  431034:	b.ne	431d9c <ferror@plt+0x2e4fc>  // b.any
  431038:	add	x1, x1, #0x1
  43103c:	str	x1, [x28]
  431040:	mov	x2, x4
  431044:	mov	x0, x26
  431048:	mov	x1, x20
  43104c:	mov	w5, #0x2                   	// #2
  431050:	mov	x4, #0x0                   	// #0
  431054:	bl	42d128 <ferror@plt+0x29888>
  431058:	str	x0, [x24]
  43105c:	cbz	x0, 431c48 <ferror@plt+0x2e3a8>
  431060:	ldr	x25, [x28]
  431064:	ldrb	w1, [x25]
  431068:	cmp	w1, #0x3b
  43106c:	b.eq	432030 <ferror@plt+0x2e790>  // b.none
  431070:	ldr	w0, [sp, #120]
  431074:	add	w19, w19, #0x1
  431078:	cmp	w19, w0
  43107c:	b.cc	430efc <ferror@plt+0x2d65c>  // b.lo, b.ul, b.last
  431080:	add	w0, w0, #0xa
  431084:	mov	w1, w0
  431088:	str	w1, [sp, #120]
  43108c:	ldr	x0, [sp, #112]
  431090:	ubfiz	x1, x1, #3, #32
  431094:	bl	4031f0 <xrealloc@plt>
  431098:	str	x0, [sp, #112]
  43109c:	ldrb	w1, [x25]
  4310a0:	b	430efc <ferror@plt+0x2d65c>
  4310a4:	ldrb	w0, [x19, #1]
  4310a8:	cmp	w0, #0x73
  4310ac:	b.eq	431e24 <ferror@plt+0x2e584>  // b.none
  4310b0:	b.hi	431ba4 <ferror@plt+0x2e304>  // b.pmore
  4310b4:	cbz	w0, 430cb4 <ferror@plt+0x2d414>
  4310b8:	cmp	w0, #0x65
  4310bc:	mov	w21, #0xb                   	// #11
  4310c0:	b.ne	431bb0 <ferror@plt+0x2e310>  // b.any
  4310c4:	add	x25, x25, #0x1
  4310c8:	str	x25, [x27]
  4310cc:	mov	w1, #0x3c                  	// #60
  4310d0:	mov	x0, x25
  4310d4:	bl	403560 <strchr@plt>
  4310d8:	mov	x19, x0
  4310dc:	mov	w1, #0x3a                  	// #58
  4310e0:	mov	x0, x25
  4310e4:	bl	403560 <strchr@plt>
  4310e8:	mov	x22, x0
  4310ec:	cbz	x0, 430cb4 <ferror@plt+0x2d414>
  4310f0:	cmp	x19, #0x0
  4310f4:	ccmp	x19, x0, #0x2, ne  // ne = any
  4310f8:	b.cs	431108 <ferror@plt+0x2d868>  // b.hs, b.nlast
  4310fc:	ldrb	w0, [x0, #1]
  431100:	cmp	w0, #0x3a
  431104:	b.eq	431ecc <ferror@plt+0x2e62c>  // b.none
  431108:	sub	x19, x22, x25
  43110c:	cbz	x24, 431134 <ferror@plt+0x2d894>
  431110:	mov	x2, x19
  431114:	mov	x1, x25
  431118:	mov	x0, x24
  43111c:	bl	403220 <strncmp@plt>
  431120:	cbnz	w0, 431134 <ferror@plt+0x2d894>
  431124:	ldrb	w0, [x24, x19]
  431128:	cbnz	w0, 431134 <ferror@plt+0x2d894>
  43112c:	mov	w0, #0x1                   	// #1
  431130:	str	w0, [x23, #424]
  431134:	mov	w4, w21
  431138:	mov	w3, w19
  43113c:	mov	x2, x25
  431140:	add	x1, x23, #0x1a0
  431144:	mov	x0, x26
  431148:	add	x22, x22, #0x1
  43114c:	bl	42e870 <ferror@plt+0x2afd0>
  431150:	mov	x28, x0
  431154:	str	x22, [x27]
  431158:	b	430e20 <ferror@plt+0x2d580>
  43115c:	mov	x5, x22
  431160:	mov	x3, x27
  431164:	mov	x4, #0x0                   	// #0
  431168:	mov	x2, #0x0                   	// #0
  43116c:	mov	x1, x23
  431170:	mov	x0, x26
  431174:	bl	430950 <ferror@plt+0x2d0b0>
  431178:	mov	x1, x0
  43117c:	mov	x0, x26
  431180:	bl	42cc90 <ferror@plt+0x293f0>
  431184:	mov	x28, x0
  431188:	b	430e20 <ferror@plt+0x2d580>
  43118c:	mov	x5, x22
  431190:	mov	x3, x27
  431194:	mov	x4, #0x0                   	// #0
  431198:	mov	x2, #0x0                   	// #0
  43119c:	mov	x1, x23
  4311a0:	mov	x0, x26
  4311a4:	bl	430950 <ferror@plt+0x2d0b0>
  4311a8:	mov	x1, x0
  4311ac:	mov	x0, x26
  4311b0:	bl	42d0a0 <ferror@plt+0x29800>
  4311b4:	mov	x28, x0
  4311b8:	b	430e20 <ferror@plt+0x2d580>
  4311bc:	mov	x5, x22
  4311c0:	mov	x3, x27
  4311c4:	mov	x1, x23
  4311c8:	mov	x0, x26
  4311cc:	mov	x4, #0x0                   	// #0
  4311d0:	mov	x2, #0x0                   	// #0
  4311d4:	bl	430950 <ferror@plt+0x2d0b0>
  4311d8:	mov	x19, x0
  4311dc:	cbz	x0, 430c70 <ferror@plt+0x2d3d0>
  4311e0:	ldr	x0, [x27]
  4311e4:	ldrb	w1, [x0]
  4311e8:	cmp	w1, #0x2c
  4311ec:	b.ne	430cb4 <ferror@plt+0x2d414>  // b.any
  4311f0:	add	x0, x0, #0x1
  4311f4:	str	x0, [x27]
  4311f8:	mov	x2, #0x0                   	// #0
  4311fc:	mov	x5, x22
  431200:	mov	x3, x27
  431204:	mov	x1, x23
  431208:	mov	x0, x26
  43120c:	mov	x4, #0x0                   	// #0
  431210:	bl	430950 <ferror@plt+0x2d0b0>
  431214:	mov	x2, x0
  431218:	cbz	x0, 430c70 <ferror@plt+0x2d3d0>
  43121c:	mov	x1, x19
  431220:	mov	x0, x26
  431224:	bl	42cf50 <ferror@plt+0x296b0>
  431228:	mov	x28, x0
  43122c:	b	430e20 <ferror@plt+0x2d580>
  431230:	mov	x5, x22
  431234:	mov	x3, x27
  431238:	mov	x4, #0x0                   	// #0
  43123c:	mov	x2, #0x0                   	// #0
  431240:	mov	x1, x23
  431244:	mov	x0, x26
  431248:	bl	430950 <ferror@plt+0x2d0b0>
  43124c:	mov	x1, x0
  431250:	mov	x0, x26
  431254:	bl	42cd70 <ferror@plt+0x294d0>
  431258:	mov	x28, x0
  43125c:	b	430e20 <ferror@plt+0x2d580>
  431260:	ldrb	w0, [x19, #1]
  431264:	cmp	w0, #0x23
  431268:	b.eq	431d0c <ferror@plt+0x2e46c>  // b.none
  43126c:	mov	x5, x22
  431270:	mov	x3, x27
  431274:	mov	x1, x23
  431278:	mov	x0, x26
  43127c:	mov	x4, #0x0                   	// #0
  431280:	mov	x2, #0x0                   	// #0
  431284:	bl	430950 <ferror@plt+0x2d0b0>
  431288:	mov	x19, x0
  43128c:	cbz	x0, 430c70 <ferror@plt+0x2d3d0>
  431290:	ldr	x0, [x27]
  431294:	ldrb	w1, [x0]
  431298:	cmp	w1, #0x2c
  43129c:	b.ne	430cb4 <ferror@plt+0x2d414>  // b.any
  4312a0:	add	x0, x0, #0x1
  4312a4:	str	x0, [x27]
  4312a8:	mov	x5, x22
  4312ac:	mov	x3, x27
  4312b0:	mov	x1, x23
  4312b4:	mov	x0, x26
  4312b8:	mov	x4, #0x0                   	// #0
  4312bc:	mov	x2, #0x0                   	// #0
  4312c0:	bl	430950 <ferror@plt+0x2d0b0>
  4312c4:	str	x0, [sp, #112]
  4312c8:	cbz	x0, 430c70 <ferror@plt+0x2d3d0>
  4312cc:	mov	x0, #0x50                  	// #80
  4312d0:	bl	4032a0 <xmalloc@plt>
  4312d4:	mov	x24, x0
  4312d8:	mov	w21, #0xa                   	// #10
  4312dc:	ldr	x0, [x27]
  4312e0:	mov	x28, #0x0                   	// #0
  4312e4:	ldrb	w1, [x0]
  4312e8:	cmp	w1, #0x3b
  4312ec:	b.eq	431344 <ferror@plt+0x2daa4>  // b.none
  4312f0:	cmp	w1, #0x2c
  4312f4:	b.ne	430cb4 <ferror@plt+0x2d414>  // b.any
  4312f8:	add	x0, x0, #0x1
  4312fc:	str	x0, [x27]
  431300:	add	w25, w28, #0x1
  431304:	cmp	w25, w21
  431308:	b.cs	431c58 <ferror@plt+0x2e3b8>  // b.hs, b.nlast
  43130c:	mov	x5, x22
  431310:	mov	x3, x27
  431314:	mov	x1, x23
  431318:	mov	x0, x26
  43131c:	mov	x4, #0x0                   	// #0
  431320:	mov	x2, #0x0                   	// #0
  431324:	bl	430950 <ferror@plt+0x2d0b0>
  431328:	str	x0, [x24, x28, lsl #3]
  43132c:	cbz	x0, 430c70 <ferror@plt+0x2d3d0>
  431330:	ldr	x0, [x27]
  431334:	mov	w28, w25
  431338:	ldrb	w1, [x0]
  43133c:	cmp	w1, #0x3b
  431340:	b.ne	4312f0 <ferror@plt+0x2da50>  // b.any
  431344:	add	x0, x0, #0x1
  431348:	str	x0, [x27]
  43134c:	mov	x20, x24
  431350:	mov	w21, #0x1                   	// #1
  431354:	cbnz	w28, 432ba8 <ferror@plt+0x2f308>
  431358:	ldr	x1, [sp, #112]
  43135c:	str	xzr, [x20]
  431360:	mov	w4, w21
  431364:	mov	x3, x24
  431368:	mov	x2, x19
  43136c:	mov	x0, x26
  431370:	bl	42cfc8 <ferror@plt+0x29728>
  431374:	mov	x28, x0
  431378:	b	430e20 <ferror@plt+0x2d580>
  43137c:	cmp	x25, x22
  431380:	b.cs	430c70 <ferror@plt+0x2d3d0>  // b.hs, b.nlast
  431384:	mov	x2, x22
  431388:	add	x1, sp, #0x140
  43138c:	mov	x0, x27
  431390:	bl	42df40 <ferror@plt+0x2a6a0>
  431394:	cbz	w0, 430c70 <ferror@plt+0x2d3d0>
  431398:	ldr	w0, [sp, #304]
  43139c:	mov	w21, #0x0                   	// #0
  4313a0:	ldr	w1, [sp, #320]
  4313a4:	cmp	w1, w0
  4313a8:	b.ne	4313bc <ferror@plt+0x2db1c>  // b.any
  4313ac:	ldr	w0, [sp, #308]
  4313b0:	ldr	w1, [sp, #324]
  4313b4:	cmp	w1, w0
  4313b8:	cset	w21, eq  // eq = none
  4313bc:	ldr	x28, [x27]
  4313c0:	mov	x20, #0x0                   	// #0
  4313c4:	ldrb	w0, [x28]
  4313c8:	cmp	w0, #0x3d
  4313cc:	b.eq	431f90 <ferror@plt+0x2e6f0>  // b.none
  4313d0:	cmp	w0, #0x3b
  4313d4:	b.ne	4313e0 <ferror@plt+0x2db40>  // b.any
  4313d8:	add	x28, x28, #0x1
  4313dc:	str	x28, [x27]
  4313e0:	mov	x2, x22
  4313e4:	add	x1, sp, #0x12c
  4313e8:	mov	x0, x27
  4313ec:	bl	42de90 <ferror@plt+0x2a5f0>
  4313f0:	ldr	x19, [x27]
  4313f4:	mov	x4, x0
  4313f8:	ldrb	w0, [x19]
  4313fc:	cmp	w0, #0x3b
  431400:	b.ne	431b94 <ferror@plt+0x2e2f4>  // b.any
  431404:	add	x19, x19, #0x1
  431408:	str	x19, [x27]
  43140c:	mov	x2, x22
  431410:	add	x1, sp, #0x138
  431414:	mov	x0, x27
  431418:	str	x4, [sp, #112]
  43141c:	bl	42de90 <ferror@plt+0x2a5f0>
  431420:	mov	x22, x0
  431424:	ldr	x1, [x27]
  431428:	ldr	x4, [sp, #112]
  43142c:	ldrb	w0, [x1]
  431430:	cmp	w0, #0x3b
  431434:	b.ne	431b94 <ferror@plt+0x2e2f4>  // b.any
  431438:	ldr	w0, [sp, #312]
  43143c:	add	x1, x1, #0x1
  431440:	str	x1, [x27]
  431444:	ldr	w27, [sp, #300]
  431448:	orr	w0, w27, w0
  43144c:	cbz	w0, 43147c <ferror@plt+0x2dbdc>
  431450:	cbz	x20, 431f10 <ferror@plt+0x2e670>
  431454:	mov	w2, #0x5                   	// #5
  431458:	adrp	x1, 448000 <warn@@Base+0x11468>
  43145c:	mov	x0, #0x0                   	// #0
  431460:	add	x1, x1, #0xf10
  431464:	str	x4, [sp, #112]
  431468:	bl	403700 <dcgettext@plt>
  43146c:	mov	x1, x0
  431470:	mov	x0, x25
  431474:	bl	42dce0 <ferror@plt+0x2a440>
  431478:	ldr	x4, [sp, #112]
  43147c:	cbz	x20, 431974 <ferror@plt+0x2e0d4>
  431480:	cbnz	w21, 431b94 <ferror@plt+0x2e2f4>
  431484:	mov	x1, x23
  431488:	add	x2, sp, #0x140
  43148c:	mov	x0, x26
  431490:	str	x4, [sp, #112]
  431494:	bl	42e2b8 <ferror@plt+0x2aa18>
  431498:	mov	x1, x0
  43149c:	ldr	x4, [sp, #112]
  4314a0:	cbz	x0, 432bec <ferror@plt+0x2f34c>
  4314a4:	mov	x3, x22
  4314a8:	mov	x2, x4
  4314ac:	mov	x0, x26
  4314b0:	bl	42cdb0 <ferror@plt+0x29510>
  4314b4:	mov	x28, x0
  4314b8:	b	430e20 <ferror@plt+0x2d580>
  4314bc:	mov	x5, x22
  4314c0:	mov	x4, #0x0                   	// #0
  4314c4:	mov	x3, x27
  4314c8:	mov	x1, x23
  4314cc:	mov	x2, #0x0                   	// #0
  4314d0:	mov	x0, x26
  4314d4:	bl	430950 <ferror@plt+0x2d0b0>
  4314d8:	mov	x1, x0
  4314dc:	mov	w3, #0x0                   	// #0
  4314e0:	mov	x0, x26
  4314e4:	mov	x2, #0x0                   	// #0
  4314e8:	bl	42cce8 <ferror@plt+0x29448>
  4314ec:	mov	x28, x0
  4314f0:	b	430e20 <ferror@plt+0x2d580>
  4314f4:	cmp	x25, x22
  4314f8:	b.cs	430c70 <ferror@plt+0x2d3d0>  // b.hs, b.nlast
  4314fc:	ldrb	w0, [x19, #1]
  431500:	cmp	w0, #0x2d
  431504:	b.ne	431538 <ferror@plt+0x2dc98>  // b.any
  431508:	mov	x0, x25
  43150c:	nop
  431510:	mov	x2, x0
  431514:	add	x0, x0, #0x1
  431518:	str	x0, [x27]
  43151c:	ldrb	w1, [x0]
  431520:	cmp	w1, #0x3a
  431524:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  431528:	b.ne	431510 <ferror@plt+0x2dc70>  // b.any
  43152c:	cbz	w1, 431b94 <ferror@plt+0x2e2f4>
  431530:	add	x2, x2, #0x2
  431534:	str	x2, [x27]
  431538:	mov	x0, #0x50                  	// #80
  43153c:	bl	4032a0 <xmalloc@plt>
  431540:	mov	x19, x0
  431544:	mov	x0, #0x50                  	// #80
  431548:	bl	4032a0 <xmalloc@plt>
  43154c:	mov	x20, x0
  431550:	ldr	x0, [x27]
  431554:	mov	w2, #0x2c                  	// #44
  431558:	mov	w21, #0xa                   	// #10
  43155c:	mov	w3, w2
  431560:	mov	w28, #0x0                   	// #0
  431564:	ldrb	w1, [x0]
  431568:	cmp	w1, #0x3b
  43156c:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  431570:	ccmp	w1, w2, #0x4, ne  // ne = any
  431574:	mov	w2, #0x0                   	// #0
  431578:	b.eq	431c94 <ferror@plt+0x2e3f4>  // b.none
  43157c:	stp	x25, x26, [sp, #112]
  431580:	mov	w25, w28
  431584:	mov	x26, x27
  431588:	str	x23, [sp, #128]
  43158c:	mov	w23, w3
  431590:	cmp	w1, #0x3a
  431594:	mov	x24, x0
  431598:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  43159c:	b.eq	4315b0 <ferror@plt+0x2dd10>  // b.none
  4315a0:	ldrb	w1, [x24, #1]!
  4315a4:	cmp	w1, #0x3a
  4315a8:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  4315ac:	b.ne	4315a0 <ferror@plt+0x2dd00>  // b.any
  4315b0:	cbz	w1, 431e68 <ferror@plt+0x2e5c8>
  4315b4:	sub	w1, w24, w0
  4315b8:	add	x24, x24, #0x1
  4315bc:	bl	42de48 <ferror@plt+0x2a5a8>
  4315c0:	str	x24, [x26]
  4315c4:	mov	x1, #0x0                   	// #0
  4315c8:	mov	x2, x22
  4315cc:	mov	x24, x0
  4315d0:	mov	x0, x26
  4315d4:	bl	42de90 <ferror@plt+0x2a5f0>
  4315d8:	mov	x28, x0
  4315dc:	ldr	x1, [x26]
  4315e0:	ldrb	w0, [x1]
  4315e4:	cmp	w0, #0x2c
  4315e8:	b.ne	431e3c <ferror@plt+0x2e59c>  // b.any
  4315ec:	add	x1, x1, #0x1
  4315f0:	str	x1, [x26]
  4315f4:	add	w27, w25, #0x1
  4315f8:	cmp	w27, w21
  4315fc:	b.cs	431a0c <ferror@plt+0x2e16c>  // b.hs, b.nlast
  431600:	mov	w0, w25
  431604:	str	x24, [x19, x0, lsl #3]
  431608:	str	x28, [x20, x0, lsl #3]
  43160c:	ldr	x0, [x26]
  431610:	ldrb	w1, [x0]
  431614:	cmp	w1, #0x3b
  431618:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  43161c:	ccmp	w1, w23, #0x4, ne  // ne = any
  431620:	b.eq	431c88 <ferror@plt+0x2e3e8>  // b.none
  431624:	mov	w25, w27
  431628:	b	431590 <ferror@plt+0x2dcf0>
  43162c:	cmp	x25, x22
  431630:	b.cs	430c70 <ferror@plt+0x2d3d0>  // b.hs, b.nlast
  431634:	ldrb	w0, [x19, #1]
  431638:	cmp	w0, #0x73
  43163c:	b.eq	431da8 <ferror@plt+0x2e508>  // b.none
  431640:	cmp	w0, #0x75
  431644:	b.ne	431b94 <ferror@plt+0x2e2f4>  // b.any
  431648:	mov	w20, #0x1                   	// #1
  43164c:	add	x5, x19, #0x2
  431650:	str	x5, [x27]
  431654:	add	x3, x19, #0x3
  431658:	mov	x1, #0x0                   	// #0
  43165c:	ldrb	w6, [x19, #2]
  431660:	mov	x2, x22
  431664:	mov	x0, x27
  431668:	sub	w4, w6, #0x62
  43166c:	cmp	w6, #0x76
  431670:	and	w4, w4, #0xff
  431674:	ccmp	w4, #0x1, #0x0, ne  // ne = any
  431678:	csel	x3, x3, x5, ls  // ls = plast
  43167c:	str	x3, [x27]
  431680:	bl	42de90 <ferror@plt+0x2a5f0>
  431684:	ldr	x0, [x27]
  431688:	ldrb	w1, [x0]
  43168c:	cmp	w1, #0x3b
  431690:	b.ne	431b94 <ferror@plt+0x2e2f4>  // b.any
  431694:	add	x0, x0, #0x1
  431698:	str	x0, [x27]
  43169c:	mov	x1, #0x0                   	// #0
  4316a0:	mov	x2, x22
  4316a4:	mov	x0, x27
  4316a8:	bl	42de90 <ferror@plt+0x2a5f0>
  4316ac:	ldr	x0, [x27]
  4316b0:	ldrb	w1, [x0]
  4316b4:	cmp	w1, #0x3b
  4316b8:	b.ne	431b94 <ferror@plt+0x2e2f4>  // b.any
  4316bc:	add	x0, x0, #0x1
  4316c0:	str	x0, [x27]
  4316c4:	mov	x2, x22
  4316c8:	mov	x1, #0x0                   	// #0
  4316cc:	mov	x0, x27
  4316d0:	bl	42de90 <ferror@plt+0x2a5f0>
  4316d4:	ldr	x2, [x27]
  4316d8:	mov	x1, x0
  4316dc:	ldrb	w0, [x2]
  4316e0:	cmp	w0, #0x3b
  4316e4:	b.eq	431968 <ferror@plt+0x2e0c8>  // b.none
  4316e8:	cbz	x1, 431fd4 <ferror@plt+0x2e734>
  4316ec:	mov	w2, w20
  4316f0:	ubfx	x1, x1, #3, #32
  4316f4:	mov	x0, x26
  4316f8:	bl	42cb20 <ferror@plt+0x29280>
  4316fc:	mov	x28, x0
  431700:	b	430e20 <ferror@plt+0x2d580>
  431704:	ldrb	w0, [x19, #1]
  431708:	cmp	w0, #0x72
  43170c:	b.ne	430cb4 <ferror@plt+0x2d414>  // b.any
  431710:	add	x19, x19, #0x2
  431714:	str	x19, [x27]
  431718:	cmp	x19, x22
  43171c:	b.cs	430c70 <ferror@plt+0x2d3d0>  // b.hs, b.nlast
  431720:	mov	x2, x22
  431724:	add	x1, sp, #0x140
  431728:	add	x0, sp, #0x138
  43172c:	str	w6, [sp, #112]
  431730:	str	x19, [sp, #312]
  431734:	bl	42df40 <ferror@plt+0x2a6a0>
  431738:	cbz	w0, 430c70 <ferror@plt+0x2d3d0>
  43173c:	ldr	w0, [sp, #320]
  431740:	ldr	w1, [sp, #324]
  431744:	ldr	w6, [sp, #112]
  431748:	orr	w0, w0, w1
  43174c:	cbnz	w0, 431d6c <ferror@plt+0x2e4cc>
  431750:	ldr	x0, [x27]
  431754:	ldrb	w0, [x0]
  431758:	cmp	w0, #0x3d
  43175c:	b.eq	431d6c <ferror@plt+0x2e4cc>  // b.none
  431760:	mov	x0, x26
  431764:	adrp	x1, 448000 <warn@@Base+0x11468>
  431768:	add	x1, x1, #0x108
  43176c:	str	w6, [sp, #112]
  431770:	bl	42d628 <ferror@plt+0x29d88>
  431774:	mov	x20, x0
  431778:	ldr	w6, [sp, #112]
  43177c:	cbz	x0, 433190 <ferror@plt+0x2f8f0>
  431780:	ldr	x1, [sp, #312]
  431784:	str	x1, [x27]
  431788:	ldrb	w0, [x1]
  43178c:	cmp	w0, #0x3b
  431790:	b.ne	431e2c <ferror@plt+0x2e58c>  // b.any
  431794:	add	x0, x1, #0x1
  431798:	str	x0, [x27]
  43179c:	mov	w25, #0x0                   	// #0
  4317a0:	ldrb	w0, [x1, #1]
  4317a4:	cmp	w0, #0x2d
  4317a8:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4317ac:	ldrh	w0, [x21, w0, sxtw #1]
  4317b0:	and	w0, w0, #0x4
  4317b4:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  4317b8:	b.eq	432020 <ferror@plt+0x2e780>  // b.none
  4317bc:	mov	x1, #0x0                   	// #0
  4317c0:	mov	x2, x22
  4317c4:	mov	x0, x27
  4317c8:	str	w6, [sp, #112]
  4317cc:	bl	42de90 <ferror@plt+0x2a5f0>
  4317d0:	mov	x28, x0
  4317d4:	ldr	x1, [x27]
  4317d8:	ldr	w6, [sp, #112]
  4317dc:	ldrb	w0, [x1]
  4317e0:	cmp	w0, #0x3b
  4317e4:	b.ne	431e2c <ferror@plt+0x2e58c>  // b.any
  4317e8:	add	x0, x1, #0x1
  4317ec:	str	x0, [x27]
  4317f0:	ldrb	w0, [x1, #1]
  4317f4:	cmp	w0, #0x2d
  4317f8:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4317fc:	ldrh	w0, [x21, w0, sxtw #1]
  431800:	and	w0, w0, #0x4
  431804:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  431808:	b.eq	432a90 <ferror@plt+0x2f1f0>  // b.none
  43180c:	mov	x1, #0x0                   	// #0
  431810:	mov	x2, x22
  431814:	mov	x0, x27
  431818:	str	w6, [sp, #112]
  43181c:	bl	42de90 <ferror@plt+0x2a5f0>
  431820:	mov	x24, x0
  431824:	ldr	x1, [x27]
  431828:	ldr	w6, [sp, #112]
  43182c:	ldrb	w0, [x1]
  431830:	cmp	w0, #0x3b
  431834:	b.ne	431e2c <ferror@plt+0x2e58c>  // b.any
  431838:	add	x1, x1, #0x1
  43183c:	str	x1, [x27]
  431840:	mov	x1, x23
  431844:	mov	x5, x22
  431848:	mov	x3, x27
  43184c:	mov	x0, x26
  431850:	mov	x4, #0x0                   	// #0
  431854:	mov	x2, #0x0                   	// #0
  431858:	str	w6, [sp, #112]
  43185c:	bl	430950 <ferror@plt+0x2d0b0>
  431860:	mov	x1, x0
  431864:	cbz	x0, 430c70 <ferror@plt+0x2d3d0>
  431868:	ldr	w6, [sp, #112]
  43186c:	cmp	w25, #0x0
  431870:	csel	x3, x28, xzr, eq  // eq = none
  431874:	csinv	x4, x24, xzr, eq  // eq = none
  431878:	mov	x2, x20
  43187c:	mov	x0, x26
  431880:	mov	w5, w6
  431884:	bl	42ce38 <ferror@plt+0x29598>
  431888:	mov	x28, x0
  43188c:	b	430e20 <ferror@plt+0x2d580>
  431890:	mov	x5, x22
  431894:	mov	x3, x27
  431898:	mov	x4, #0x0                   	// #0
  43189c:	mov	x2, #0x0                   	// #0
  4318a0:	mov	x1, x23
  4318a4:	mov	x0, x26
  4318a8:	bl	430950 <ferror@plt+0x2d0b0>
  4318ac:	mov	x1, x0
  4318b0:	mov	x0, x26
  4318b4:	bl	42d060 <ferror@plt+0x297c0>
  4318b8:	mov	x28, x0
  4318bc:	b	430e20 <ferror@plt+0x2d580>
  4318c0:	mov	x5, x22
  4318c4:	mov	x3, x27
  4318c8:	mov	x1, x23
  4318cc:	mov	x4, #0x0                   	// #0
  4318d0:	mov	x2, #0x0                   	// #0
  4318d4:	mov	x0, x26
  4318d8:	str	w6, [sp, #112]
  4318dc:	bl	430950 <ferror@plt+0x2d0b0>
  4318e0:	ldr	w6, [sp, #112]
  4318e4:	mov	x1, x0
  4318e8:	mov	x0, x26
  4318ec:	mov	w2, w6
  4318f0:	bl	42ced0 <ferror@plt+0x29630>
  4318f4:	mov	x28, x0
  4318f8:	b	430e20 <ferror@plt+0x2d580>
  4318fc:	cmp	x25, x22
  431900:	b.cs	430c70 <ferror@plt+0x2d3d0>  // b.hs, b.nlast
  431904:	mov	x1, #0x0                   	// #0
  431908:	mov	x2, x22
  43190c:	mov	x0, x27
  431910:	bl	42de90 <ferror@plt+0x2a5f0>
  431914:	ldr	x1, [x27]
  431918:	mov	x19, x0
  43191c:	ldrb	w0, [x1]
  431920:	cmp	w0, #0x3b
  431924:	b.ne	431b94 <ferror@plt+0x2e2f4>  // b.any
  431928:	mov	x2, x22
  43192c:	mov	x1, #0x0                   	// #0
  431930:	mov	x0, x27
  431934:	bl	42de90 <ferror@plt+0x2a5f0>
  431938:	ldr	x2, [x27]
  43193c:	mov	x1, x0
  431940:	ldrb	w0, [x2]
  431944:	cmp	w0, #0x3b
  431948:	b.ne	431b94 <ferror@plt+0x2e2f4>  // b.any
  43194c:	sub	x0, x19, #0x3
  431950:	cmp	x0, #0x2
  431954:	mov	x0, x26
  431958:	b.ls	431ec0 <ferror@plt+0x2e620>  // b.plast
  43195c:	bl	42cb50 <ferror@plt+0x292b0>
  431960:	mov	x28, x0
  431964:	b	430e20 <ferror@plt+0x2d580>
  431968:	add	x2, x2, #0x1
  43196c:	str	x2, [x27]
  431970:	b	4316e8 <ferror@plt+0x2de48>
  431974:	cmp	x4, #0x0
  431978:	mov	w0, w21
  43197c:	cset	w2, eq  // eq = none
  431980:	cmp	w21, #0x0
  431984:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  431988:	b.eq	432afc <ferror@plt+0x2f25c>  // b.none
  43198c:	cbz	x22, 431fd4 <ferror@plt+0x2e734>
  431990:	cmn	x22, #0x1
  431994:	b.ne	4319dc <ferror@plt+0x2e13c>  // b.any
  431998:	cbz	x24, 4319c4 <ferror@plt+0x2e124>
  43199c:	adrp	x1, 449000 <warn@@Base+0x12468>
  4319a0:	mov	x0, x24
  4319a4:	add	x1, x1, #0x288
  4319a8:	bl	4034a0 <strcmp@plt>
  4319ac:	cbz	w0, 432b60 <ferror@plt+0x2f2c0>
  4319b0:	adrp	x1, 449000 <warn@@Base+0x12468>
  4319b4:	mov	x0, x24
  4319b8:	add	x1, x1, #0x270
  4319bc:	bl	4034a0 <strcmp@plt>
  4319c0:	cbz	w0, 431f78 <ferror@plt+0x2e6d8>
  4319c4:	mov	x0, x26
  4319c8:	mov	w2, #0x1                   	// #1
  4319cc:	mov	w1, #0x4                   	// #4
  4319d0:	bl	42cb20 <ferror@plt+0x29280>
  4319d4:	mov	x28, x0
  4319d8:	b	430e20 <ferror@plt+0x2d580>
  4319dc:	cmp	x22, #0x7f
  4319e0:	b.eq	4331bc <ferror@plt+0x2f91c>  // b.none
  4319e4:	tbnz	x22, #63, 432e6c <ferror@plt+0x2f5cc>
  4319e8:	cmp	x22, #0xff
  4319ec:	b.eq	432e54 <ferror@plt+0x2f5b4>  // b.none
  4319f0:	mov	x0, #0xffff                	// #65535
  4319f4:	cmp	x22, x0
  4319f8:	b.eq	432df8 <ferror@plt+0x2f558>  // b.none
  4319fc:	mov	x0, #0xffffffff            	// #4294967295
  431a00:	cmp	x22, x0
  431a04:	b.ne	431480 <ferror@plt+0x2dbe0>  // b.any
  431a08:	b	4319c4 <ferror@plt+0x2e124>
  431a0c:	add	w21, w21, #0xa
  431a10:	mov	x0, x19
  431a14:	ubfiz	x19, x21, #3, #32
  431a18:	mov	x1, x19
  431a1c:	bl	4031f0 <xrealloc@plt>
  431a20:	mov	x1, x19
  431a24:	mov	x19, x0
  431a28:	mov	x0, x20
  431a2c:	bl	4031f0 <xrealloc@plt>
  431a30:	mov	x20, x0
  431a34:	b	431600 <ferror@plt+0x2dd60>
  431a38:	mov	x0, x25
  431a3c:	mov	w1, #0x3a                  	// #58
  431a40:	bl	403560 <strchr@plt>
  431a44:	mov	x24, x0
  431a48:	cbz	x0, 432c3c <ferror@plt+0x2f39c>
  431a4c:	ldrb	w0, [x0, #1]
  431a50:	ldr	x25, [x28]
  431a54:	cmp	w0, #0x3a
  431a58:	b.eq	432c2c <ferror@plt+0x2f38c>  // b.none
  431a5c:	cmp	x22, x25
  431a60:	b.ls	430c70 <ferror@plt+0x2d3d0>  // b.plast
  431a64:	sub	w1, w24, w25
  431a68:	mov	x0, x25
  431a6c:	bl	42de48 <ferror@plt+0x2a5a8>
  431a70:	str	x0, [sp, #136]
  431a74:	add	x1, x24, #0x1
  431a78:	str	x1, [x28]
  431a7c:	ldrb	w0, [x24, #1]
  431a80:	cmp	w0, #0x2f
  431a84:	b.ne	431d04 <ferror@plt+0x2e464>  // b.any
  431a88:	add	x0, x24, #0x2
  431a8c:	str	x0, [x28]
  431a90:	ldrb	w1, [x24, #2]
  431a94:	cmp	w1, #0x31
  431a98:	b.eq	431ff4 <ferror@plt+0x2e754>  // b.none
  431a9c:	b.hi	431cd0 <ferror@plt+0x2e430>  // b.pmore
  431aa0:	cbz	w1, 431b94 <ferror@plt+0x2e2f4>
  431aa4:	cmp	w1, #0x30
  431aa8:	mov	w1, #0x2                   	// #2
  431aac:	str	w1, [sp, #144]
  431ab0:	b.ne	431cdc <ferror@plt+0x2e43c>  // b.any
  431ab4:	add	x0, x0, #0x1
  431ab8:	str	x0, [x28]
  431abc:	mov	x5, x22
  431ac0:	mov	x3, x28
  431ac4:	mov	x1, x23
  431ac8:	mov	x0, x26
  431acc:	mov	x4, #0x0                   	// #0
  431ad0:	mov	x2, #0x0                   	// #0
  431ad4:	bl	430950 <ferror@plt+0x2d0b0>
  431ad8:	mov	x24, x0
  431adc:	cbz	x0, 431fe4 <ferror@plt+0x2e744>
  431ae0:	ldr	x0, [x28]
  431ae4:	ldr	x1, [sp, #112]
  431ae8:	add	x20, x1, w20, uxtw #3
  431aec:	ldrb	w1, [x0]
  431af0:	cmp	w1, #0x3a
  431af4:	b.eq	431db0 <ferror@plt+0x2e510>  // b.none
  431af8:	cmp	w1, #0x2c
  431afc:	b.ne	431c70 <ferror@plt+0x2e3d0>  // b.any
  431b00:	add	x0, x0, #0x1
  431b04:	str	x0, [x28]
  431b08:	mov	x1, #0x0                   	// #0
  431b0c:	mov	x2, x22
  431b10:	mov	x0, x28
  431b14:	bl	42de90 <ferror@plt+0x2a5f0>
  431b18:	ldr	x1, [x28]
  431b1c:	mov	x3, x0
  431b20:	ldrb	w0, [x1]
  431b24:	cmp	w0, #0x2c
  431b28:	b.ne	431c70 <ferror@plt+0x2e3d0>  // b.any
  431b2c:	add	x1, x1, #0x1
  431b30:	str	x1, [x28]
  431b34:	mov	x2, x22
  431b38:	mov	x1, #0x0                   	// #0
  431b3c:	mov	x0, x28
  431b40:	str	x3, [sp, #176]
  431b44:	bl	42de90 <ferror@plt+0x2a5f0>
  431b48:	mov	x4, x0
  431b4c:	ldr	x1, [x28]
  431b50:	ldr	x3, [sp, #176]
  431b54:	ldrb	w0, [x1]
  431b58:	cmp	w0, #0x3b
  431b5c:	b.ne	431c70 <ferror@plt+0x2e3d0>  // b.any
  431b60:	add	x1, x1, #0x1
  431b64:	orr	x0, x3, x4
  431b68:	str	x1, [x28]
  431b6c:	cmp	x0, #0x0
  431b70:	ldr	x1, [sp, #136]
  431b74:	mov	x2, x24
  431b78:	ldr	w0, [sp, #144]
  431b7c:	mov	w5, #0x3                   	// #3
  431b80:	csel	w5, w0, w5, ne  // ne = any
  431b84:	mov	x0, x26
  431b88:	bl	42d128 <ferror@plt+0x29888>
  431b8c:	str	x0, [x20]
  431b90:	b	431060 <ferror@plt+0x2d7c0>
  431b94:	mov	x0, x25
  431b98:	mov	x28, #0x0                   	// #0
  431b9c:	bl	42dd80 <ferror@plt+0x2a4e0>
  431ba0:	b	430c74 <ferror@plt+0x2d3d4>
  431ba4:	cmp	w0, #0x75
  431ba8:	mov	w21, #0x8                   	// #8
  431bac:	b.eq	4310c4 <ferror@plt+0x2d824>  // b.none
  431bb0:	mov	w2, #0x5                   	// #5
  431bb4:	adrp	x1, 449000 <warn@@Base+0x12468>
  431bb8:	mov	x0, #0x0                   	// #0
  431bbc:	add	x1, x1, #0x350
  431bc0:	bl	403700 <dcgettext@plt>
  431bc4:	mov	w21, #0x7                   	// #7
  431bc8:	mov	x1, x0
  431bcc:	mov	x0, x20
  431bd0:	bl	42dce0 <ferror@plt+0x2a440>
  431bd4:	ldr	x25, [x27]
  431bd8:	b	4310c4 <ferror@plt+0x2d824>
  431bdc:	ldr	x1, [sp, #120]
  431be0:	mov	x3, x26
  431be4:	ldr	x5, [sp, #192]
  431be8:	mov	x0, x28
  431bec:	mov	x4, #0x0                   	// #0
  431bf0:	mov	x2, #0x0                   	// #0
  431bf4:	bl	430950 <ferror@plt+0x2d0b0>
  431bf8:	mov	x19, x0
  431bfc:	cbz	x0, 43281c <ferror@plt+0x2ef7c>
  431c00:	ldr	x0, [x26]
  431c04:	ldrb	w1, [x0]
  431c08:	cmp	w1, #0x3a
  431c0c:	b.eq	432110 <ferror@plt+0x2e870>  // b.none
  431c10:	ldr	x0, [sp, #136]
  431c14:	mov	x28, x27
  431c18:	bl	42dd80 <ferror@plt+0x2a4e0>
  431c1c:	ldr	x0, [sp, #160]
  431c20:	cbz	x0, 431c34 <ferror@plt+0x2e394>
  431c24:	ldr	x0, [sp, #160]
  431c28:	bl	403510 <free@plt>
  431c2c:	ldr	x0, [sp, #128]
  431c30:	cbz	x0, 431c3c <ferror@plt+0x2e39c>
  431c34:	ldr	x0, [sp, #128]
  431c38:	bl	403510 <free@plt>
  431c3c:	cbz	x28, 431c48 <ferror@plt+0x2e3a8>
  431c40:	mov	x0, x28
  431c44:	bl	403510 <free@plt>
  431c48:	ldr	x0, [sp, #112]
  431c4c:	mov	x28, #0x0                   	// #0
  431c50:	bl	403510 <free@plt>
  431c54:	b	430c74 <ferror@plt+0x2d3d4>
  431c58:	add	w21, w21, #0xa
  431c5c:	mov	x0, x24
  431c60:	ubfiz	x1, x21, #3, #32
  431c64:	bl	4031f0 <xrealloc@plt>
  431c68:	mov	x24, x0
  431c6c:	b	43130c <ferror@plt+0x2da6c>
  431c70:	mov	x0, x25
  431c74:	bl	42dd80 <ferror@plt+0x2a4e0>
  431c78:	ldr	x0, [sp, #136]
  431c7c:	mov	x28, #0x0                   	// #0
  431c80:	bl	403510 <free@plt>
  431c84:	b	430c74 <ferror@plt+0x2d3d4>
  431c88:	mov	w2, w27
  431c8c:	mov	x27, x26
  431c90:	ldp	x26, x23, [sp, #120]
  431c94:	mov	w0, w2
  431c98:	str	xzr, [x19, x0, lsl #3]
  431c9c:	str	xzr, [x20, x0, lsl #3]
  431ca0:	ldr	x0, [x27]
  431ca4:	ldrb	w1, [x0]
  431ca8:	cmp	w1, #0x3b
  431cac:	b.ne	431cb8 <ferror@plt+0x2e418>  // b.any
  431cb0:	add	x0, x0, #0x1
  431cb4:	str	x0, [x27]
  431cb8:	mov	x2, x20
  431cbc:	mov	x1, x19
  431cc0:	mov	x0, x26
  431cc4:	bl	42cc40 <ferror@plt+0x293a0>
  431cc8:	mov	x28, x0
  431ccc:	b	430e20 <ferror@plt+0x2d580>
  431cd0:	str	wzr, [sp, #144]
  431cd4:	cmp	w1, #0x32
  431cd8:	b.eq	431ab4 <ferror@plt+0x2e214>  // b.none
  431cdc:	ldr	x1, [sp, #160]
  431ce0:	mov	w2, #0x5                   	// #5
  431ce4:	mov	x0, #0x0                   	// #0
  431ce8:	bl	403700 <dcgettext@plt>
  431cec:	mov	x1, x0
  431cf0:	mov	x0, x25
  431cf4:	str	wzr, [sp, #144]
  431cf8:	bl	42dce0 <ferror@plt+0x2a440>
  431cfc:	ldr	x0, [x28]
  431d00:	b	431ab4 <ferror@plt+0x2e214>
  431d04:	str	wzr, [sp, #144]
  431d08:	b	431abc <ferror@plt+0x2e21c>
  431d0c:	add	x19, x19, #0x2
  431d10:	str	x19, [x27]
  431d14:	mov	x1, x23
  431d18:	mov	x5, x22
  431d1c:	mov	x3, x27
  431d20:	mov	x0, x26
  431d24:	mov	x4, #0x0                   	// #0
  431d28:	mov	x2, #0x0                   	// #0
  431d2c:	bl	430950 <ferror@plt+0x2d0b0>
  431d30:	mov	x1, x0
  431d34:	cbz	x0, 430c70 <ferror@plt+0x2d3d0>
  431d38:	ldr	x0, [x27]
  431d3c:	ldrb	w2, [x0]
  431d40:	cmp	w2, #0x3b
  431d44:	b.ne	430cb4 <ferror@plt+0x2d414>  // b.any
  431d48:	add	x0, x0, #0x1
  431d4c:	str	x0, [x27]
  431d50:	mov	w4, #0x0                   	// #0
  431d54:	mov	x0, x26
  431d58:	mov	x3, #0x0                   	// #0
  431d5c:	mov	x2, #0x0                   	// #0
  431d60:	bl	42cfc8 <ferror@plt+0x29728>
  431d64:	mov	x28, x0
  431d68:	b	430e20 <ferror@plt+0x2d580>
  431d6c:	mov	x1, x23
  431d70:	mov	x5, x22
  431d74:	mov	x3, x27
  431d78:	mov	x0, x26
  431d7c:	mov	x4, #0x0                   	// #0
  431d80:	mov	x2, #0x0                   	// #0
  431d84:	str	w6, [sp, #112]
  431d88:	bl	430950 <ferror@plt+0x2d0b0>
  431d8c:	ldr	w6, [sp, #112]
  431d90:	mov	x20, x0
  431d94:	ldr	x1, [x27]
  431d98:	b	431788 <ferror@plt+0x2dee8>
  431d9c:	mov	x0, x25
  431da0:	bl	42dd80 <ferror@plt+0x2a4e0>
  431da4:	b	431c48 <ferror@plt+0x2e3a8>
  431da8:	mov	w20, #0x0                   	// #0
  431dac:	b	43164c <ferror@plt+0x2ddac>
  431db0:	add	x2, x0, #0x1
  431db4:	str	x2, [x28]
  431db8:	mov	x0, x2
  431dbc:	mov	w1, #0x3b                  	// #59
  431dc0:	str	x2, [sp, #176]
  431dc4:	bl	403560 <strchr@plt>
  431dc8:	mov	x4, x0
  431dcc:	ldr	x2, [sp, #176]
  431dd0:	cbz	x0, 431c70 <ferror@plt+0x2e3d0>
  431dd4:	sub	w1, w0, w2
  431dd8:	mov	x0, x2
  431ddc:	str	x4, [sp, #176]
  431de0:	bl	42de48 <ferror@plt+0x2a5a8>
  431de4:	ldr	x4, [sp, #176]
  431de8:	mov	w5, #0x1                   	// #1
  431dec:	ldr	x1, [sp, #136]
  431df0:	add	x4, x4, #0x1
  431df4:	str	x4, [x28]
  431df8:	mov	x3, x0
  431dfc:	ldr	w4, [sp, #144]
  431e00:	mov	x2, x24
  431e04:	mov	x0, x26
  431e08:	str	w5, [sp, #260]
  431e0c:	bl	42d180 <ferror@plt+0x298e0>
  431e10:	str	x0, [x20]
  431e14:	b	431060 <ferror@plt+0x2d7c0>
  431e18:	mov	w6, w28
  431e1c:	mov	x19, x2
  431e20:	b	430ca0 <ferror@plt+0x2d400>
  431e24:	mov	w21, #0x7                   	// #7
  431e28:	b	4310c4 <ferror@plt+0x2d824>
  431e2c:	mov	x0, x19
  431e30:	mov	x28, #0x0                   	// #0
  431e34:	bl	42dd80 <ferror@plt+0x2a4e0>
  431e38:	b	430c74 <ferror@plt+0x2d3d4>
  431e3c:	ldr	x25, [sp, #112]
  431e40:	mov	x28, #0x0                   	// #0
  431e44:	mov	x0, x25
  431e48:	bl	42dd80 <ferror@plt+0x2a4e0>
  431e4c:	mov	x0, x24
  431e50:	bl	403510 <free@plt>
  431e54:	mov	x0, x19
  431e58:	bl	403510 <free@plt>
  431e5c:	mov	x0, x20
  431e60:	bl	403510 <free@plt>
  431e64:	b	430c74 <ferror@plt+0x2d3d4>
  431e68:	ldr	x25, [sp, #112]
  431e6c:	mov	x28, #0x0                   	// #0
  431e70:	mov	x0, x25
  431e74:	bl	42dd80 <ferror@plt+0x2a4e0>
  431e78:	mov	x0, x19
  431e7c:	bl	403510 <free@plt>
  431e80:	mov	x0, x20
  431e84:	bl	403510 <free@plt>
  431e88:	b	430c74 <ferror@plt+0x2d3d4>
  431e8c:	cmp	w1, #0x32
  431e90:	mov	w20, #0x0                   	// #0
  431e94:	b.eq	430b9c <ferror@plt+0x2d2fc>  // b.none
  431e98:	ldr	x1, [sp, #120]
  431e9c:	mov	w2, #0x5                   	// #5
  431ea0:	mov	x0, #0x0                   	// #0
  431ea4:	mov	w20, #0x0                   	// #0
  431ea8:	bl	403700 <dcgettext@plt>
  431eac:	mov	x1, x0
  431eb0:	ldr	x0, [sp, #128]
  431eb4:	bl	42dce0 <ferror@plt+0x2a440>
  431eb8:	ldr	x0, [x24]
  431ebc:	b	430b9c <ferror@plt+0x2d2fc>
  431ec0:	bl	42cb60 <ferror@plt+0x292c0>
  431ec4:	mov	x28, x0
  431ec8:	b	430e20 <ferror@plt+0x2d580>
  431ecc:	ldrb	w0, [x19]
  431ed0:	cbz	w0, 430cb4 <ferror@plt+0x2d414>
  431ed4:	mov	w1, #0x0                   	// #0
  431ed8:	b	431ef8 <ferror@plt+0x2e658>
  431edc:	cmp	w0, #0x3e
  431ee0:	b.eq	431f08 <ferror@plt+0x2e668>  // b.none
  431ee4:	cmp	w0, #0x3a
  431ee8:	ccmp	w1, #0x0, #0x0, eq  // eq = none
  431eec:	b.eq	432d7c <ferror@plt+0x2f4dc>  // b.none
  431ef0:	ldrb	w0, [x19, #1]!
  431ef4:	cbz	w0, 430cb4 <ferror@plt+0x2d414>
  431ef8:	cmp	w0, #0x3c
  431efc:	b.ne	431edc <ferror@plt+0x2e63c>  // b.any
  431f00:	add	w1, w1, #0x1
  431f04:	b	431ef0 <ferror@plt+0x2e650>
  431f08:	sub	w1, w1, #0x1
  431f0c:	b	431ef0 <ferror@plt+0x2e650>
  431f10:	mov	x0, x28
  431f14:	adrp	x1, 449000 <warn@@Base+0x12468>
  431f18:	mov	x2, #0x18                  	// #24
  431f1c:	add	x1, x1, #0x378
  431f20:	str	x4, [sp, #112]
  431f24:	bl	403220 <strncmp@plt>
  431f28:	ldr	x4, [sp, #112]
  431f2c:	cbnz	w0, 431f4c <ferror@plt+0x2e6ac>
  431f30:	mov	x0, x19
  431f34:	adrp	x1, 449000 <warn@@Base+0x12468>
  431f38:	mov	x2, #0x17                  	// #23
  431f3c:	add	x1, x1, #0x398
  431f40:	bl	403220 <strncmp@plt>
  431f44:	ldr	x4, [sp, #112]
  431f48:	cbz	w0, 432b60 <ferror@plt+0x2f2c0>
  431f4c:	cmp	x4, #0x0
  431f50:	ccmp	w27, #0x0, #0x0, eq  // eq = none
  431f54:	b.ne	431454 <ferror@plt+0x2dbb4>  // b.any
  431f58:	mov	x0, x19
  431f5c:	adrp	x1, 449000 <warn@@Base+0x12468>
  431f60:	mov	x2, #0x18                  	// #24
  431f64:	add	x1, x1, #0x3b0
  431f68:	str	x4, [sp, #112]
  431f6c:	bl	403220 <strncmp@plt>
  431f70:	ldr	x4, [sp, #112]
  431f74:	cbnz	w0, 431454 <ferror@plt+0x2dbb4>
  431f78:	mov	x0, x26
  431f7c:	mov	w2, #0x1                   	// #1
  431f80:	mov	w1, #0x8                   	// #8
  431f84:	bl	42cb20 <ferror@plt+0x29280>
  431f88:	mov	x28, x0
  431f8c:	b	430e20 <ferror@plt+0x2d580>
  431f90:	str	x25, [x27]
  431f94:	mov	x5, x22
  431f98:	mov	x3, x27
  431f9c:	mov	x1, x23
  431fa0:	mov	x0, x26
  431fa4:	mov	x4, #0x0                   	// #0
  431fa8:	mov	x2, #0x0                   	// #0
  431fac:	bl	430950 <ferror@plt+0x2d0b0>
  431fb0:	mov	x20, x0
  431fb4:	cbz	x0, 430c70 <ferror@plt+0x2d3d0>
  431fb8:	ldr	x28, [x27]
  431fbc:	ldrb	w0, [x28]
  431fc0:	b	4313d0 <ferror@plt+0x2db30>
  431fc4:	ldr	x0, [sp, #128]
  431fc8:	mov	x28, #0x0                   	// #0
  431fcc:	bl	42dd80 <ferror@plt+0x2a4e0>
  431fd0:	b	430c74 <ferror@plt+0x2d3d4>
  431fd4:	mov	x0, x26
  431fd8:	bl	42cb10 <ferror@plt+0x29270>
  431fdc:	mov	x28, x0
  431fe0:	b	430e20 <ferror@plt+0x2d580>
  431fe4:	mov	x28, x0
  431fe8:	ldr	x0, [sp, #136]
  431fec:	bl	403510 <free@plt>
  431ff0:	b	430c74 <ferror@plt+0x2d3d4>
  431ff4:	mov	w1, #0x1                   	// #1
  431ff8:	str	w1, [sp, #144]
  431ffc:	b	431ab4 <ferror@plt+0x2e214>
  432000:	mov	x0, x26
  432004:	bl	42cb10 <ferror@plt+0x29270>
  432008:	mov	x28, x0
  43200c:	b	430df8 <ferror@plt+0x2d558>
  432010:	mov	w25, #0x1                   	// #1
  432014:	b	430b6c <ferror@plt+0x2d2cc>
  432018:	mov	w25, #0x0                   	// #0
  43201c:	b	430b6c <ferror@plt+0x2d2cc>
  432020:	add	x1, x1, #0x2
  432024:	mov	w25, #0x1                   	// #1
  432028:	str	x1, [x27]
  43202c:	b	4317bc <ferror@plt+0x2df1c>
  432030:	ldr	w10, [sp, #152]
  432034:	mov	x24, x27
  432038:	mov	w20, w19
  43203c:	mov	x27, x28
  432040:	ldr	x0, [sp, #112]
  432044:	str	x25, [sp, #136]
  432048:	cmp	x22, x25
  43204c:	str	xzr, [x0, w20, uxtw #3]
  432050:	b.ls	431c48 <ferror@plt+0x2e3a8>  // b.plast
  432054:	ldrb	w19, [x25]
  432058:	cmp	w19, #0x3b
  43205c:	b.eq	4330d0 <ferror@plt+0x2f830>  // b.none
  432060:	add	x0, sp, #0x158
  432064:	mov	x28, #0x0                   	// #0
  432068:	str	x0, [sp, #248]
  43206c:	mov	x0, x27
  432070:	mov	x27, x28
  432074:	mov	x28, x26
  432078:	mov	x26, x0
  43207c:	stp	x23, xzr, [sp, #120]
  432080:	stp	x24, xzr, [sp, #152]
  432084:	str	xzr, [sp, #176]
  432088:	str	x22, [sp, #192]
  43208c:	str	wzr, [sp, #224]
  432090:	str	wzr, [sp, #244]
  432094:	str	w10, [sp, #256]
  432098:	mov	w1, #0x3a                  	// #58
  43209c:	mov	x0, x25
  4320a0:	bl	403560 <strchr@plt>
  4320a4:	mov	x1, x0
  4320a8:	cbz	x0, 433134 <ferror@plt+0x2f894>
  4320ac:	ldrb	w0, [x0, #1]
  4320b0:	cmp	w0, #0x3a
  4320b4:	b.ne	433134 <ferror@plt+0x2f894>  // b.any
  4320b8:	cmp	w19, #0x6f
  4320bc:	add	x20, x1, #0x2
  4320c0:	b.ne	4320d0 <ferror@plt+0x2e830>  // b.any
  4320c4:	ldrb	w0, [x25, #1]
  4320c8:	cmp	w0, #0x70
  4320cc:	b.eq	4329e8 <ferror@plt+0x2f148>  // b.none
  4320d0:	sub	w1, w1, w25
  4320d4:	mov	x0, x25
  4320d8:	bl	42de48 <ferror@plt+0x2a5a8>
  4320dc:	str	x20, [x26]
  4320e0:	str	x0, [sp, #160]
  4320e4:	mov	x0, #0x50                  	// #80
  4320e8:	bl	4032a0 <xmalloc@plt>
  4320ec:	ldr	x24, [sp, #160]
  4320f0:	mov	x25, #0x0                   	// #0
  4320f4:	str	x0, [sp, #128]
  4320f8:	mov	w0, #0xa                   	// #10
  4320fc:	str	wzr, [sp, #200]
  432100:	str	w0, [sp, #240]
  432104:	cbz	x25, 431bdc <ferror@plt+0x2e33c>
  432108:	ldr	x0, [x26]
  43210c:	mov	x19, x25
  432110:	add	x0, x0, #0x1
  432114:	str	x0, [x26]
  432118:	mov	w1, #0x3b                  	// #59
  43211c:	bl	403560 <strchr@plt>
  432120:	mov	x23, x0
  432124:	cbz	x0, 431c10 <ferror@plt+0x2e370>
  432128:	mov	x1, x19
  43212c:	mov	x0, x28
  432130:	bl	42d820 <ferror@plt+0x29f80>
  432134:	str	wzr, [sp, #216]
  432138:	cmp	w0, #0x13
  43213c:	b.eq	43268c <ferror@plt+0x2edec>  // b.none
  432140:	ldr	x0, [x26]
  432144:	sub	w1, w23, w0
  432148:	bl	42de48 <ferror@plt+0x2a5a8>
  43214c:	mov	x27, x0
  432150:	add	x1, x23, #0x1
  432154:	str	x1, [x26]
  432158:	ldrb	w0, [x23, #1]
  43215c:	cmp	w0, #0x30
  432160:	b.eq	432328 <ferror@plt+0x2ea88>  // b.none
  432164:	cmp	w0, #0x31
  432168:	b.eq	43231c <ferror@plt+0x2ea7c>  // b.none
  43216c:	cbz	w0, 431c10 <ferror@plt+0x2e370>
  432170:	str	wzr, [sp, #204]
  432174:	add	x1, x23, #0x2
  432178:	str	x1, [x26]
  43217c:	ldrb	w0, [x23, #2]
  432180:	cmp	w0, #0x42
  432184:	b.eq	4327b8 <ferror@plt+0x2ef18>  // b.none
  432188:	b.hi	4322ac <ferror@plt+0x2ea0c>  // b.pmore
  43218c:	cmp	w0, #0x41
  432190:	b.eq	4327a0 <ferror@plt+0x2ef00>  // b.none
  432194:	cmp	w0, #0x3f
  432198:	b.ne	432264 <ferror@plt+0x2e9c4>  // b.any
  43219c:	mov	w20, #0x0                   	// #0
  4321a0:	mov	w22, #0x0                   	// #0
  4321a4:	add	x1, x1, #0x1
  4321a8:	str	x1, [x26]
  4321ac:	mov	x0, x24
  4321b0:	bl	402fd0 <strlen@plt>
  4321b4:	mov	x2, x0
  4321b8:	mov	x1, x24
  4321bc:	mov	x0, x27
  4321c0:	bl	403220 <strncmp@plt>
  4321c4:	cbnz	w0, 43235c <ferror@plt+0x2eabc>
  4321c8:	mov	w0, #0x1                   	// #1
  4321cc:	mov	x25, #0x0                   	// #0
  4321d0:	str	w0, [sp, #144]
  4321d4:	str	xzr, [sp, #168]
  4321d8:	str	xzr, [sp, #208]
  4321dc:	ldr	w0, [sp, #216]
  4321e0:	mov	x23, x27
  4321e4:	cbnz	w0, 432370 <ferror@plt+0x2ead0>
  4321e8:	ldr	w0, [sp, #200]
  4321ec:	add	w8, w0, #0x1
  4321f0:	ldr	w0, [sp, #240]
  4321f4:	cmp	w8, w0
  4321f8:	b.cs	432334 <ferror@plt+0x2ea94>  // b.hs, b.nlast
  4321fc:	ldr	w0, [sp, #144]
  432200:	ldr	w9, [sp, #200]
  432204:	cbnz	w0, 4322e4 <ferror@plt+0x2ea44>
  432208:	ldr	w3, [sp, #204]
  43220c:	mov	x1, x23
  432210:	ldr	x7, [sp, #168]
  432214:	mov	w5, w20
  432218:	ldr	x6, [sp, #208]
  43221c:	mov	w4, w22
  432220:	mov	x2, x19
  432224:	mov	x0, x28
  432228:	str	x9, [sp, #144]
  43222c:	str	w8, [sp, #200]
  432230:	bl	42d1f8 <ferror@plt+0x29958>
  432234:	ldr	x1, [sp, #128]
  432238:	ldr	x9, [sp, #144]
  43223c:	ldr	w8, [sp, #200]
  432240:	str	x0, [x1, x9, lsl #3]
  432244:	cbz	x0, 43281c <ferror@plt+0x2ef7c>
  432248:	ldr	x0, [x26]
  43224c:	ldrb	w1, [x0]
  432250:	cmp	w1, #0x3b
  432254:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  432258:	b.eq	432d0c <ferror@plt+0x2f46c>  // b.none
  43225c:	str	w8, [sp, #200]
  432260:	b	432104 <ferror@plt+0x2e864>
  432264:	and	w2, w0, #0xfffffffb
  432268:	cmp	w2, #0x2a
  43226c:	b.ne	43276c <ferror@plt+0x2eecc>  // b.any
  432270:	cmp	w0, #0x2e
  432274:	mov	w20, #0x0                   	// #0
  432278:	mov	w22, #0x0                   	// #0
  43227c:	b.eq	432704 <ferror@plt+0x2ee64>  // b.none
  432280:	cmp	w0, #0x2a
  432284:	b.eq	4326ac <ferror@plt+0x2ee0c>  // b.none
  432288:	ldr	x0, [sp, #136]
  43228c:	adrp	x1, 449000 <warn@@Base+0x12468>
  432290:	mov	x25, #0x0                   	// #0
  432294:	add	x1, x1, #0x4d0
  432298:	str	xzr, [sp, #168]
  43229c:	bl	42dce0 <ferror@plt+0x2a440>
  4322a0:	str	wzr, [sp, #144]
  4322a4:	str	xzr, [sp, #208]
  4322a8:	b	4321dc <ferror@plt+0x2e93c>
  4322ac:	cmp	w0, #0x43
  4322b0:	b.eq	4327d0 <ferror@plt+0x2ef30>  // b.none
  4322b4:	cmp	w0, #0x44
  4322b8:	b.ne	43276c <ferror@plt+0x2eecc>  // b.any
  4322bc:	add	x1, x23, #0x3
  4322c0:	str	x1, [x26]
  4322c4:	mov	w20, #0x1                   	// #1
  4322c8:	mov	w22, w20
  4322cc:	ldrb	w0, [x23, #3]
  4322d0:	cmp	w0, #0x2e
  4322d4:	b.eq	432704 <ferror@plt+0x2ee64>  // b.none
  4322d8:	cmp	w0, #0x3f
  4322dc:	b.ne	432280 <ferror@plt+0x2e9e0>  // b.any
  4322e0:	b	4321a4 <ferror@plt+0x2e904>
  4322e4:	ldr	w3, [sp, #204]
  4322e8:	mov	x1, x23
  4322ec:	mov	w5, w20
  4322f0:	mov	w4, w22
  4322f4:	mov	x2, x19
  4322f8:	mov	x0, x28
  4322fc:	str	x9, [sp, #144]
  432300:	str	w8, [sp, #168]
  432304:	bl	42d268 <ferror@plt+0x299c8>
  432308:	ldr	x1, [sp, #128]
  43230c:	ldr	x9, [sp, #144]
  432310:	ldr	w8, [sp, #168]
  432314:	str	x0, [x1, x9, lsl #3]
  432318:	b	432244 <ferror@plt+0x2e9a4>
  43231c:	mov	w0, #0x1                   	// #1
  432320:	str	w0, [sp, #204]
  432324:	b	432174 <ferror@plt+0x2e8d4>
  432328:	mov	w0, #0x2                   	// #2
  43232c:	str	w0, [sp, #204]
  432330:	b	432174 <ferror@plt+0x2e8d4>
  432334:	add	w0, w0, #0xa
  432338:	str	w8, [sp, #216]
  43233c:	mov	w1, w0
  432340:	str	w1, [sp, #240]
  432344:	ldr	x0, [sp, #128]
  432348:	ubfiz	x1, x1, #3, #32
  43234c:	bl	4031f0 <xrealloc@plt>
  432350:	str	x0, [sp, #128]
  432354:	ldr	w8, [sp, #216]
  432358:	b	4321fc <ferror@plt+0x2e95c>
  43235c:	mov	w0, #0x1                   	// #1
  432360:	mov	x25, #0x0                   	// #0
  432364:	str	w0, [sp, #144]
  432368:	str	xzr, [sp, #168]
  43236c:	str	xzr, [sp, #208]
  432370:	ldr	x1, [sp, #120]
  432374:	add	x2, sp, #0x130
  432378:	mov	x0, x28
  43237c:	bl	42e2b8 <ferror@plt+0x2aa18>
  432380:	str	x0, [sp, #264]
  432384:	cbz	x0, 43281c <ferror@plt+0x2ef7c>
  432388:	mov	x1, x19
  43238c:	mov	x0, x28
  432390:	bl	42d8f8 <ferror@plt+0x2a058>
  432394:	str	x0, [sp, #272]
  432398:	cbz	x0, 431c10 <ferror@plt+0x2e370>
  43239c:	ldrb	w0, [x27]
  4323a0:	str	w0, [sp, #216]
  4323a4:	cmp	w0, #0x5f
  4323a8:	b.eq	432824 <ferror@plt+0x2ef84>  // b.none
  4323ac:	adrp	x1, 449000 <warn@@Base+0x12468>
  4323b0:	mov	x0, x27
  4323b4:	add	x1, x1, #0x570
  4323b8:	mov	x2, #0x4                   	// #4
  4323bc:	bl	403220 <strncmp@plt>
  4323c0:	cbnz	w0, 432930 <ferror@plt+0x2f090>
  4323c4:	mov	w19, #0x1                   	// #1
  4323c8:	mov	w3, w19
  4323cc:	adrp	x1, 449000 <warn@@Base+0x12468>
  4323d0:	mov	x0, x27
  4323d4:	add	x1, x1, #0x4f0
  4323d8:	mov	x2, #0x4                   	// #4
  4323dc:	str	w3, [sp, #280]
  4323e0:	bl	403220 <strncmp@plt>
  4323e4:	cbz	w0, 4327f0 <ferror@plt+0x2ef50>
  4323e8:	ldr	w3, [sp, #280]
  4323ec:	cbnz	w3, 4331b4 <ferror@plt+0x2f914>
  4323f0:	ldr	x0, [sp, #152]
  4323f4:	mov	w23, #0x0                   	// #0
  4323f8:	cbz	x0, 432404 <ferror@plt+0x2eb64>
  4323fc:	bl	402fd0 <strlen@plt>
  432400:	mov	w23, w0
  432404:	cmp	w22, #0x0
  432408:	adrp	x0, 442000 <warn@@Base+0xb468>
  43240c:	adrp	x2, 43c000 <warn@@Base+0x5468>
  432410:	add	x0, x0, #0x270
  432414:	add	x2, x2, #0x4c0
  432418:	adrp	x3, 449000 <warn@@Base+0x12468>
  43241c:	csel	x2, x2, x0, ne  // ne = any
  432420:	add	x3, x3, #0x348
  432424:	cmp	w20, #0x0
  432428:	csel	x3, x3, x0, ne  // ne = any
  43242c:	cbz	w23, 432ddc <ferror@plt+0x2f53c>
  432430:	ldr	x0, [sp, #152]
  432434:	cbz	x0, 4329c8 <ferror@plt+0x2f128>
  432438:	mov	w1, #0x3c                  	// #60
  43243c:	str	x2, [sp, #216]
  432440:	str	x3, [sp, #280]
  432444:	bl	403560 <strchr@plt>
  432448:	ldr	x2, [sp, #216]
  43244c:	ldr	x3, [sp, #280]
  432450:	cbz	x0, 4329c8 <ferror@plt+0x2f128>
  432454:	add	x0, sp, #0x140
  432458:	adrp	x1, 449000 <warn@@Base+0x12468>
  43245c:	mov	w23, #0x0                   	// #0
  432460:	add	x1, x1, #0x4f8
  432464:	bl	4030a0 <sprintf@plt>
  432468:	str	xzr, [sp, #216]
  43246c:	add	x0, sp, #0x140
  432470:	add	w23, w23, #0x1
  432474:	bl	402fd0 <strlen@plt>
  432478:	add	w23, w23, w0
  43247c:	mov	x0, x27
  432480:	bl	402fd0 <strlen@plt>
  432484:	mov	x1, x0
  432488:	cbnz	w19, 432954 <ferror@plt+0x2f0b4>
  43248c:	mov	x0, x24
  432490:	str	x1, [sp, #280]
  432494:	bl	402fd0 <strlen@plt>
  432498:	ldr	x1, [sp, #280]
  43249c:	ldrb	w2, [x24]
  4324a0:	add	w0, w0, w1
  4324a4:	cmp	w2, #0x6f
  4324a8:	add	w0, w0, w23
  4324ac:	b.ne	432cc8 <ferror@plt+0x2f428>  // b.any
  4324b0:	ldrb	w1, [x24, #1]
  4324b4:	cmp	w1, #0x70
  4324b8:	b.ne	432cc8 <ferror@plt+0x2f428>  // b.any
  4324bc:	ldrb	w1, [x24, #2]
  4324c0:	mov	w2, #0x2e                  	// #46
  4324c4:	cmp	w1, #0x24
  4324c8:	ccmp	w1, w2, #0x4, ne  // ne = any
  4324cc:	b.eq	4331d4 <ferror@plt+0x2f934>  // b.none
  4324d0:	bl	4032a0 <xmalloc@plt>
  4324d4:	mov	x23, x0
  4324d8:	cbz	w19, 432cd0 <ferror@plt+0x2f430>
  4324dc:	strb	wzr, [x23]
  4324e0:	mov	x0, x23
  4324e4:	bl	402fd0 <strlen@plt>
  4324e8:	add	x1, sp, #0x140
  4324ec:	mov	w19, w0
  4324f0:	add	x0, x23, x0
  4324f4:	bl	403170 <stpcpy@plt>
  4324f8:	ldr	x1, [sp, #216]
  4324fc:	cbz	x1, 432504 <ferror@plt+0x2ec64>
  432500:	bl	403620 <strcpy@plt>
  432504:	mov	x1, x27
  432508:	mov	x0, x23
  43250c:	bl	403270 <strcat@plt>
  432510:	ldrb	w0, [x27]
  432514:	str	w0, [sp, #216]
  432518:	mov	w0, #0x0                   	// #0
  43251c:	ldr	w1, [sp, #216]
  432520:	cmp	w1, #0x0
  432524:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  432528:	b.ne	4327f4 <ferror@plt+0x2ef54>  // b.any
  43252c:	str	x23, [sp, #312]
  432530:	ldrb	w0, [x23]
  432534:	cmp	w0, #0x5f
  432538:	b.ne	432548 <ferror@plt+0x2eca8>  // b.any
  43253c:	ldrb	w0, [x23, #1]
  432540:	cmp	w0, #0x5a
  432544:	b.eq	4331e0 <ferror@plt+0x2f940>  // b.none
  432548:	mov	w1, #0xa                   	// #10
  43254c:	str	xzr, [sp, #336]
  432550:	ldr	x0, [sp, #120]
  432554:	stp	x28, x0, [sp, #320]
  432558:	mov	x0, #0xa0                  	// #160
  43255c:	str	wzr, [sp, #344]
  432560:	str	w1, [sp, #364]
  432564:	bl	4032a0 <xmalloc@plt>
  432568:	str	x0, [sp, #352]
  43256c:	str	wzr, [sp, #360]
  432570:	cbz	w19, 4328dc <ferror@plt+0x2f03c>
  432574:	ldr	x2, [sp, #312]
  432578:	add	x19, x2, w19, uxtw
  43257c:	ldrb	w0, [x19, #2]
  432580:	cmp	x2, x19
  432584:	b.eq	432db4 <ferror@plt+0x2f514>  // b.none
  432588:	cbz	w0, 432914 <ferror@plt+0x2f074>
  43258c:	mov	x2, x19
  432590:	add	x1, sp, #0x138
  432594:	add	x0, sp, #0x140
  432598:	bl	430890 <ferror@plt+0x2cff0>
  43259c:	cbz	w0, 432748 <ferror@plt+0x2eea8>
  4325a0:	ldr	x0, [sp, #312]
  4325a4:	str	x0, [sp, #216]
  4325a8:	ldrb	w0, [x0]
  4325ac:	cbz	w0, 432abc <ferror@plt+0x2f21c>
  4325b0:	mov	w1, #0x0                   	// #0
  4325b4:	mov	x19, #0x0                   	// #0
  4325b8:	str	wzr, [sp, #280]
  4325bc:	ldr	x3, [sp, #216]
  4325c0:	b	432614 <ferror@plt+0x2ed74>
  4325c4:	cmp	w0, #0x43
  4325c8:	b.eq	432758 <ferror@plt+0x2eeb8>  // b.none
  4325cc:	b.ls	432720 <ferror@plt+0x2ee80>  // b.plast
  4325d0:	cmp	w0, #0x46
  4325d4:	b.ne	432cec <ferror@plt+0x2f44c>  // b.any
  4325d8:	add	x0, x3, #0x1
  4325dc:	add	x2, sp, #0x150
  4325e0:	ldr	x3, [sp, #248]
  4325e4:	add	x1, sp, #0x138
  4325e8:	str	x0, [sp, #312]
  4325ec:	add	x0, sp, #0x140
  4325f0:	bl	4306a8 <ferror@plt+0x2ce08>
  4325f4:	cbz	w0, 432748 <ferror@plt+0x2eea8>
  4325f8:	mov	x19, #0x0                   	// #0
  4325fc:	mov	w1, #0x1                   	// #1
  432600:	ldr	w0, [sp, #280]
  432604:	cbnz	w0, 432668 <ferror@plt+0x2edc8>
  432608:	ldr	x3, [sp, #312]
  43260c:	ldrb	w0, [x3]
  432610:	cbz	w0, 432aa0 <ferror@plt+0x2f200>
  432614:	cmp	w0, #0x51
  432618:	b.eq	432c54 <ferror@plt+0x2f3b4>  // b.none
  43261c:	b.ls	4325c4 <ferror@plt+0x2ed24>  // b.plast
  432620:	cmp	w0, #0x5f
  432624:	b.eq	432c90 <ferror@plt+0x2f3f0>  // b.none
  432628:	cmp	w0, #0x74
  43262c:	b.ne	432750 <ferror@plt+0x2eeb0>  // b.any
  432630:	cmp	x19, #0x0
  432634:	add	x1, sp, #0x138
  432638:	csel	x19, x19, x3, ne  // ne = any
  43263c:	add	x0, sp, #0x140
  432640:	mov	x2, #0x0                   	// #0
  432644:	bl	42fc78 <ferror@plt+0x2c3d8>
  432648:	cbz	w0, 432748 <ferror@plt+0x2eea8>
  43264c:	ldr	x2, [sp, #312]
  432650:	mov	x1, x19
  432654:	add	x0, sp, #0x140
  432658:	sub	w2, w2, w19
  43265c:	bl	42ddc8 <ferror@plt+0x2a528>
  432660:	cbz	w0, 432748 <ferror@plt+0x2eea8>
  432664:	mov	x19, #0x0                   	// #0
  432668:	add	x0, sp, #0x140
  43266c:	add	x3, sp, #0x158
  432670:	add	x2, x0, #0x10
  432674:	add	x1, sp, #0x138
  432678:	bl	4306a8 <ferror@plt+0x2ce08>
  43267c:	cbz	w0, 432748 <ferror@plt+0x2eea8>
  432680:	mov	w1, #0x1                   	// #1
  432684:	str	w1, [sp, #280]
  432688:	b	432608 <ferror@plt+0x2ed68>
  43268c:	add	x2, sp, #0x128
  432690:	mov	x1, x19
  432694:	mov	x0, x28
  432698:	bl	42d948 <ferror@plt+0x2a0a8>
  43269c:	cmp	x0, #0x0
  4326a0:	cset	w0, eq  // eq = none
  4326a4:	str	w0, [sp, #216]
  4326a8:	b	432140 <ferror@plt+0x2e8a0>
  4326ac:	ldr	x2, [sp, #192]
  4326b0:	add	x1, x1, #0x1
  4326b4:	str	x1, [x26]
  4326b8:	mov	x0, x26
  4326bc:	mov	x1, #0x0                   	// #0
  4326c0:	bl	42de90 <ferror@plt+0x2a5f0>
  4326c4:	ldr	x1, [x26]
  4326c8:	ldrb	w2, [x1]
  4326cc:	cmp	w2, #0x3b
  4326d0:	b.ne	431c10 <ferror@plt+0x2e370>  // b.any
  4326d4:	add	x2, x1, #0x1
  4326d8:	str	x2, [x26]
  4326dc:	and	x0, x0, #0x7fffffff
  4326e0:	str	x0, [sp, #208]
  4326e4:	ldrb	w0, [x1, #1]
  4326e8:	cmp	w0, #0x3b
  4326ec:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4326f0:	b.ne	432a40 <ferror@plt+0x2f1a0>  // b.any
  4326f4:	mov	x25, #0x0                   	// #0
  4326f8:	str	wzr, [sp, #144]
  4326fc:	str	xzr, [sp, #168]
  432700:	b	4321dc <ferror@plt+0x2e93c>
  432704:	add	x1, x1, #0x1
  432708:	mov	x25, #0x0                   	// #0
  43270c:	str	x1, [x26]
  432710:	str	wzr, [sp, #144]
  432714:	str	xzr, [sp, #168]
  432718:	str	xzr, [sp, #208]
  43271c:	b	4321dc <ferror@plt+0x2e93c>
  432720:	sub	w0, w0, #0x30
  432724:	and	w0, w0, #0xff
  432728:	cmp	w0, #0x9
  43272c:	b.hi	432cec <ferror@plt+0x2f44c>  // b.pmore
  432730:	cmp	x19, #0x0
  432734:	add	x0, sp, #0x138
  432738:	csel	x19, x19, x3, ne  // ne = any
  43273c:	mov	x1, #0x0                   	// #0
  432740:	bl	42e7a0 <ferror@plt+0x2af00>
  432744:	cbnz	w0, 43264c <ferror@plt+0x2edac>
  432748:	mov	x28, x27
  43274c:	b	432920 <ferror@plt+0x2f080>
  432750:	cmp	w0, #0x53
  432754:	b.ne	432cec <ferror@plt+0x2f44c>  // b.any
  432758:	cmp	x19, #0x0
  43275c:	add	x0, x3, #0x1
  432760:	csel	x19, x19, x3, ne  // ne = any
  432764:	str	x0, [sp, #312]
  432768:	b	432600 <ferror@plt+0x2ed60>
  43276c:	mov	w2, #0x5                   	// #5
  432770:	adrp	x1, 449000 <warn@@Base+0x12468>
  432774:	mov	x0, #0x0                   	// #0
  432778:	add	x1, x1, #0x4a8
  43277c:	bl	403700 <dcgettext@plt>
  432780:	mov	x1, x0
  432784:	ldr	x0, [sp, #136]
  432788:	mov	w20, #0x0                   	// #0
  43278c:	mov	w22, #0x0                   	// #0
  432790:	bl	42dce0 <ferror@plt+0x2a440>
  432794:	ldr	x1, [x26]
  432798:	ldrb	w0, [x1]
  43279c:	b	4322d0 <ferror@plt+0x2ea30>
  4327a0:	add	x1, x23, #0x3
  4327a4:	str	x1, [x26]
  4327a8:	mov	w20, #0x0                   	// #0
  4327ac:	mov	w22, #0x0                   	// #0
  4327b0:	ldrb	w0, [x23, #3]
  4327b4:	b	4322d0 <ferror@plt+0x2ea30>
  4327b8:	add	x1, x23, #0x3
  4327bc:	str	x1, [x26]
  4327c0:	mov	w20, #0x0                   	// #0
  4327c4:	mov	w22, #0x1                   	// #1
  4327c8:	ldrb	w0, [x23, #3]
  4327cc:	b	4322d0 <ferror@plt+0x2ea30>
  4327d0:	add	x1, x23, #0x3
  4327d4:	str	x1, [x26]
  4327d8:	mov	w20, #0x1                   	// #1
  4327dc:	mov	w22, #0x0                   	// #0
  4327e0:	ldrb	w0, [x23, #3]
  4327e4:	b	4322d0 <ferror@plt+0x2ea30>
  4327e8:	cmp	w23, #0x5a
  4327ec:	b.ne	4329b8 <ferror@plt+0x2f118>  // b.any
  4327f0:	mov	x23, x27
  4327f4:	mov	x0, #0x8                   	// #8
  4327f8:	bl	4032a0 <xmalloc@plt>
  4327fc:	ldp	x2, x1, [sp, #264]
  432800:	mov	x3, x0
  432804:	mov	w4, #0x0                   	// #0
  432808:	mov	x0, x28
  43280c:	str	xzr, [x3]
  432810:	bl	42cfc8 <ferror@plt+0x29728>
  432814:	mov	x19, x0
  432818:	cbnz	x19, 4321e8 <ferror@plt+0x2e948>
  43281c:	mov	x28, x27
  432820:	b	431c1c <ferror@plt+0x2e37c>
  432824:	ldrb	w23, [x27, #1]
  432828:	cmp	w23, #0x5f
  43282c:	b.eq	43297c <ferror@plt+0x2f0dc>  // b.none
  432830:	adrp	x1, 449000 <warn@@Base+0x12468>
  432834:	mov	x0, x27
  432838:	add	x1, x1, #0x570
  43283c:	mov	x2, #0x4                   	// #4
  432840:	bl	403220 <strncmp@plt>
  432844:	cbnz	w0, 432d90 <ferror@plt+0x2f4f0>
  432848:	mov	w19, #0x1                   	// #1
  43284c:	mov	w3, w19
  432850:	cmp	w23, #0x24
  432854:	mov	w0, #0x2e                  	// #46
  432858:	ccmp	w23, w0, #0x4, ne  // ne = any
  43285c:	b.ne	43286c <ferror@plt+0x2efcc>  // b.any
  432860:	ldrb	w0, [x27, #2]
  432864:	cmp	w0, #0x5f
  432868:	b.eq	4327e8 <ferror@plt+0x2ef48>  // b.none
  43286c:	adrp	x1, 449000 <warn@@Base+0x12468>
  432870:	mov	x0, x27
  432874:	add	x1, x1, #0x4f0
  432878:	mov	x2, #0x4                   	// #4
  43287c:	str	w3, [sp, #280]
  432880:	bl	403220 <strncmp@plt>
  432884:	cbz	w0, 4327e8 <ferror@plt+0x2ef48>
  432888:	ldr	w3, [sp, #280]
  43288c:	cmp	w23, #0x5a
  432890:	b.ne	4323ec <ferror@plt+0x2eb4c>  // b.any
  432894:	str	x27, [sp, #312]
  432898:	ldrb	w0, [x27]
  43289c:	cmp	w0, #0x5f
  4328a0:	b.ne	4328b0 <ferror@plt+0x2f010>  // b.any
  4328a4:	ldrb	w0, [x27, #1]
  4328a8:	cmp	w0, #0x5a
  4328ac:	b.eq	4331dc <ferror@plt+0x2f93c>  // b.none
  4328b0:	mov	w1, #0xa                   	// #10
  4328b4:	mov	x23, x27
  4328b8:	ldr	x0, [sp, #120]
  4328bc:	stp	x28, x0, [sp, #320]
  4328c0:	mov	x0, #0xa0                  	// #160
  4328c4:	str	xzr, [sp, #336]
  4328c8:	str	wzr, [sp, #344]
  4328cc:	str	w1, [sp, #364]
  4328d0:	bl	4032a0 <xmalloc@plt>
  4328d4:	str	x0, [sp, #352]
  4328d8:	str	wzr, [sp, #360]
  4328dc:	ldr	x2, [sp, #312]
  4328e0:	mov	x1, x2
  4328e4:	b	4328f8 <ferror@plt+0x2f058>
  4328e8:	ldrb	w3, [x0, #1]
  4328ec:	add	x1, x0, #0x1
  4328f0:	cmp	w3, #0x5f
  4328f4:	b.eq	432ca0 <ferror@plt+0x2f400>  // b.none
  4328f8:	mov	x0, x1
  4328fc:	mov	w1, #0x5f                  	// #95
  432900:	str	x2, [sp, #216]
  432904:	bl	403560 <strchr@plt>
  432908:	mov	x19, x0
  43290c:	ldr	x2, [sp, #216]
  432910:	cbnz	x0, 4328e8 <ferror@plt+0x2f048>
  432914:	mov	x28, x27
  432918:	mov	x0, x2
  43291c:	bl	42dd38 <ferror@plt+0x2a498>
  432920:	ldr	x0, [sp, #352]
  432924:	cbz	x0, 431c1c <ferror@plt+0x2e37c>
  432928:	bl	403510 <free@plt>
  43292c:	b	431c1c <ferror@plt+0x2e37c>
  432930:	ldr	x0, [sp, #152]
  432934:	cbz	x0, 432ce0 <ferror@plt+0x2f440>
  432938:	mov	x1, x0
  43293c:	mov	x0, x24
  432940:	bl	4034a0 <strcmp@plt>
  432944:	cmp	w0, #0x0
  432948:	cset	w19, eq  // eq = none
  43294c:	mov	w3, #0x0                   	// #0
  432950:	b	4323cc <ferror@plt+0x2eb2c>
  432954:	ldrb	w2, [x24]
  432958:	add	w0, w23, w0
  43295c:	cmp	w2, #0x6f
  432960:	b.ne	432970 <ferror@plt+0x2f0d0>  // b.any
  432964:	ldrb	w1, [x24, #1]
  432968:	cmp	w1, #0x70
  43296c:	b.eq	4324bc <ferror@plt+0x2ec1c>  // b.none
  432970:	bl	4032a0 <xmalloc@plt>
  432974:	mov	x23, x0
  432978:	b	4324dc <ferror@plt+0x2ec3c>
  43297c:	ldrb	w0, [x27, #2]
  432980:	mov	w2, #0x74                  	// #116
  432984:	ldrb	w1, [x27, #2]
  432988:	cmp	w1, #0x51
  43298c:	ldrh	w0, [x21, x0, lsl #1]
  432990:	ccmp	w1, w2, #0x4, ne  // ne = any
  432994:	and	w0, w0, #0x4
  432998:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  43299c:	b.eq	432e10 <ferror@plt+0x2f570>  // b.none
  4329a0:	adrp	x1, 449000 <warn@@Base+0x12468>
  4329a4:	mov	x0, x27
  4329a8:	add	x1, x1, #0x4f0
  4329ac:	mov	x2, #0x4                   	// #4
  4329b0:	bl	403220 <strncmp@plt>
  4329b4:	cbnz	w0, 4331b4 <ferror@plt+0x2f914>
  4329b8:	mov	w0, #0x1                   	// #1
  4329bc:	mov	x23, x27
  4329c0:	mov	w19, #0x0                   	// #0
  4329c4:	b	43251c <ferror@plt+0x2ec7c>
  4329c8:	ldr	x0, [sp, #152]
  4329cc:	mov	w4, w23
  4329d0:	adrp	x1, 449000 <warn@@Base+0x12468>
  4329d4:	add	x1, x1, #0x500
  4329d8:	str	x0, [sp, #216]
  4329dc:	add	x0, sp, #0x140
  4329e0:	bl	4030a0 <sprintf@plt>
  4329e4:	b	43246c <ferror@plt+0x2ebcc>
  4329e8:	ldrb	w0, [x25, #2]
  4329ec:	cmp	w0, #0x24
  4329f0:	b.ne	4320d0 <ferror@plt+0x2e830>  // b.any
  4329f4:	str	x20, [x26]
  4329f8:	mov	x19, x20
  4329fc:	ldrb	w0, [x1, #2]
  432a00:	cmp	w0, #0x2e
  432a04:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  432a08:	b.eq	432a1c <ferror@plt+0x2f17c>  // b.none
  432a0c:	ldrb	w0, [x19, #1]!
  432a10:	cmp	w0, #0x2e
  432a14:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  432a18:	b.ne	432a0c <ferror@plt+0x2f16c>  // b.any
  432a1c:	cmp	w0, #0x2e
  432a20:	b.ne	433234 <ferror@plt+0x2f994>  // b.any
  432a24:	sub	w1, w19, w20
  432a28:	mov	x0, x20
  432a2c:	add	x19, x19, #0x1
  432a30:	bl	42de48 <ferror@plt+0x2a5a8>
  432a34:	str	x19, [x26]
  432a38:	str	x0, [sp, #160]
  432a3c:	b	4320e4 <ferror@plt+0x2e844>
  432a40:	ldr	x1, [sp, #120]
  432a44:	mov	x3, x26
  432a48:	ldr	x5, [sp, #192]
  432a4c:	mov	x0, x28
  432a50:	mov	x4, #0x0                   	// #0
  432a54:	mov	x2, #0x0                   	// #0
  432a58:	bl	430950 <ferror@plt+0x2d0b0>
  432a5c:	mov	x25, x0
  432a60:	ldr	x1, [x26]
  432a64:	ldrb	w0, [x1]
  432a68:	cmp	w0, #0x3a
  432a6c:	b.eq	432d84 <ferror@plt+0x2f4e4>  // b.none
  432a70:	cmp	w0, #0x3b
  432a74:	b.ne	431c10 <ferror@plt+0x2e370>  // b.any
  432a78:	add	x1, x1, #0x1
  432a7c:	str	x1, [x26]
  432a80:	str	wzr, [sp, #144]
  432a84:	str	x25, [sp, #168]
  432a88:	mov	x25, #0x0                   	// #0
  432a8c:	b	4321dc <ferror@plt+0x2e93c>
  432a90:	add	x1, x1, #0x2
  432a94:	mov	w25, #0x1                   	// #1
  432a98:	str	x1, [x27]
  432a9c:	b	43180c <ferror@plt+0x2df6c>
  432aa0:	cbnz	w1, 432abc <ferror@plt+0x2f21c>
  432aa4:	ldr	x3, [sp, #248]
  432aa8:	add	x0, sp, #0x140
  432aac:	add	x2, sp, #0x150
  432ab0:	add	x1, sp, #0x138
  432ab4:	bl	4306a8 <ferror@plt+0x2ce08>
  432ab8:	cbz	w0, 432748 <ferror@plt+0x2eea8>
  432abc:	ldr	x0, [sp, #352]
  432ac0:	bl	403510 <free@plt>
  432ac4:	str	xzr, [sp, #352]
  432ac8:	ldr	x19, [sp, #336]
  432acc:	cbz	x19, 432ef4 <ferror@plt+0x2f654>
  432ad0:	ldr	w0, [sp, #344]
  432ad4:	str	w0, [sp, #300]
  432ad8:	cbz	x19, 43281c <ferror@plt+0x2ef7c>
  432adc:	ldp	x2, x1, [sp, #264]
  432ae0:	mov	x3, x19
  432ae4:	ldr	w4, [sp, #300]
  432ae8:	mov	x0, x28
  432aec:	bl	42cfc8 <ferror@plt+0x29728>
  432af0:	mov	x19, x0
  432af4:	cbnz	x19, 4321e8 <ferror@plt+0x2e948>
  432af8:	b	43281c <ferror@plt+0x2ef7c>
  432afc:	cmp	x22, #0x0
  432b00:	cset	w1, eq  // eq = none
  432b04:	cmp	w21, #0x0
  432b08:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  432b0c:	b.eq	432bcc <ferror@plt+0x2f32c>  // b.none
  432b10:	cmp	x4, #0x0
  432b14:	b.gt	432f24 <ferror@plt+0x2f684>
  432b18:	b.lt	432edc <ferror@plt+0x2f63c>  // b.tstop
  432b1c:	mvn	x0, x22
  432b20:	cmp	x4, x0
  432b24:	b.eq	432b34 <ferror@plt+0x2f294>  // b.none
  432b28:	add	x0, x22, #0x1
  432b2c:	cmp	x4, x0
  432b30:	b.ne	431480 <ferror@plt+0x2dbe0>  // b.any
  432b34:	cmp	x22, #0x7f
  432b38:	b.eq	4331bc <ferror@plt+0x2f91c>  // b.none
  432b3c:	mov	x0, #0x7fff                	// #32767
  432b40:	cmp	x22, x0
  432b44:	b.eq	432f50 <ferror@plt+0x2f6b0>  // b.none
  432b48:	mov	x0, #0x7fffffff            	// #2147483647
  432b4c:	cmp	x22, x0
  432b50:	b.eq	432f38 <ferror@plt+0x2f698>  // b.none
  432b54:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  432b58:	cmp	x22, x0
  432b5c:	b.ne	431480 <ferror@plt+0x2dbe0>  // b.any
  432b60:	mov	x0, x26
  432b64:	mov	w2, #0x0                   	// #0
  432b68:	mov	w1, #0x8                   	// #8
  432b6c:	bl	42cb20 <ferror@plt+0x29280>
  432b70:	mov	x28, x0
  432b74:	b	430e20 <ferror@plt+0x2d580>
  432b78:	adrp	x20, 449000 <warn@@Base+0x12468>
  432b7c:	add	x20, x20, #0x340
  432b80:	b	430fbc <ferror@plt+0x2d71c>
  432b84:	mov	x0, x26
  432b88:	bl	42d858 <ferror@plt+0x29fb8>
  432b8c:	mov	x1, x0
  432b90:	cbz	x0, 432e8c <ferror@plt+0x2f5ec>
  432b94:	ldr	x0, [sp, #168]
  432b98:	mov	x2, #0x0                   	// #0
  432b9c:	bl	403210 <concat@plt>
  432ba0:	mov	x20, x0
  432ba4:	b	430fbc <ferror@plt+0x2d71c>
  432ba8:	sub	w1, w28, #0x1
  432bac:	mov	x0, x26
  432bb0:	add	x20, x24, x1, lsl #3
  432bb4:	ldr	x1, [x24, x1, lsl #3]
  432bb8:	bl	42d820 <ferror@plt+0x29f80>
  432bbc:	cmp	w0, #0x2
  432bc0:	b.eq	432c24 <ferror@plt+0x2f384>  // b.none
  432bc4:	add	x20, x24, w28, uxtw #3
  432bc8:	b	431358 <ferror@plt+0x2dab8>
  432bcc:	cmp	x4, #0x0
  432bd0:	ccmp	w1, #0x0, #0x4, gt
  432bd4:	b.eq	432eb4 <ferror@plt+0x2f614>  // b.none
  432bd8:	mov	w1, w4
  432bdc:	mov	x0, x26
  432be0:	bl	42cb50 <ferror@plt+0x292b0>
  432be4:	mov	x28, x0
  432be8:	b	430e20 <ferror@plt+0x2d580>
  432bec:	mov	w2, #0x5                   	// #5
  432bf0:	adrp	x1, 449000 <warn@@Base+0x12468>
  432bf4:	add	x1, x1, #0x3d0
  432bf8:	bl	403700 <dcgettext@plt>
  432bfc:	mov	x1, x0
  432c00:	mov	x0, x25
  432c04:	bl	42dce0 <ferror@plt+0x2a440>
  432c08:	mov	w1, #0x4                   	// #4
  432c0c:	mov	x0, x26
  432c10:	mov	w2, #0x0                   	// #0
  432c14:	bl	42cb20 <ferror@plt+0x29280>
  432c18:	mov	x1, x0
  432c1c:	ldr	x4, [sp, #112]
  432c20:	b	4314a4 <ferror@plt+0x2dc04>
  432c24:	mov	w21, #0x0                   	// #0
  432c28:	b	431358 <ferror@plt+0x2dab8>
  432c2c:	mov	x24, x27
  432c30:	ldr	w10, [sp, #152]
  432c34:	mov	x27, x28
  432c38:	b	432040 <ferror@plt+0x2e7a0>
  432c3c:	mov	x28, x0
  432c40:	ldr	x0, [sp, #128]
  432c44:	bl	42dd80 <ferror@plt+0x2a4e0>
  432c48:	ldr	x0, [sp, #112]
  432c4c:	bl	403510 <free@plt>
  432c50:	b	430c74 <ferror@plt+0x2d3d4>
  432c54:	add	x1, sp, #0x138
  432c58:	add	x0, sp, #0x140
  432c5c:	mov	x2, #0x0                   	// #0
  432c60:	str	x3, [sp, #280]
  432c64:	bl	430230 <ferror@plt+0x2c990>
  432c68:	cbz	w0, 432748 <ferror@plt+0x2eea8>
  432c6c:	ldr	x3, [sp, #280]
  432c70:	add	x0, sp, #0x140
  432c74:	ldr	x2, [sp, #312]
  432c78:	mov	x1, x3
  432c7c:	sub	w2, w2, w3
  432c80:	bl	42ddc8 <ferror@plt+0x2a528>
  432c84:	cbnz	w0, 432664 <ferror@plt+0x2edc4>
  432c88:	mov	x28, x27
  432c8c:	b	432920 <ferror@plt+0x2f080>
  432c90:	ldr	x0, [sp, #216]
  432c94:	mov	x28, x27
  432c98:	bl	42dd38 <ferror@plt+0x2a498>
  432c9c:	b	432920 <ferror@plt+0x2f080>
  432ca0:	adrp	x1, 449000 <warn@@Base+0x12468>
  432ca4:	add	x1, x1, #0x568
  432ca8:	str	x2, [sp, #216]
  432cac:	bl	403550 <strspn@plt>
  432cb0:	cmp	w0, #0x2
  432cb4:	ldr	x2, [sp, #216]
  432cb8:	b.ls	43257c <ferror@plt+0x2ecdc>  // b.plast
  432cbc:	sub	w0, w0, #0x2
  432cc0:	add	x19, x19, x0
  432cc4:	b	43257c <ferror@plt+0x2ecdc>
  432cc8:	bl	4032a0 <xmalloc@plt>
  432ccc:	mov	x23, x0
  432cd0:	mov	x1, x24
  432cd4:	mov	x0, x23
  432cd8:	bl	403620 <strcpy@plt>
  432cdc:	b	4324e0 <ferror@plt+0x2ec40>
  432ce0:	mov	w19, #0x0                   	// #0
  432ce4:	mov	w3, #0x0                   	// #0
  432ce8:	b	4323cc <ferror@plt+0x2eb2c>
  432cec:	ldr	x3, [sp, #248]
  432cf0:	add	x0, sp, #0x140
  432cf4:	add	x2, sp, #0x150
  432cf8:	add	x1, sp, #0x138
  432cfc:	bl	4306a8 <ferror@plt+0x2ce08>
  432d00:	cbz	w0, 432748 <ferror@plt+0x2eea8>
  432d04:	mov	w1, #0x1                   	// #1
  432d08:	b	432600 <ferror@plt+0x2ed60>
  432d0c:	ldr	x1, [sp, #128]
  432d10:	mov	w24, w8
  432d14:	str	xzr, [x1, w24, uxtw #3]
  432d18:	ldrb	w1, [x0]
  432d1c:	cbz	w1, 432d28 <ferror@plt+0x2f488>
  432d20:	add	x0, x0, #0x1
  432d24:	str	x0, [x26]
  432d28:	ldr	w0, [sp, #224]
  432d2c:	add	w20, w0, #0x1
  432d30:	ldr	w0, [sp, #244]
  432d34:	cmp	w20, w0
  432d38:	b.cs	4330e0 <ferror@plt+0x2f840>  // b.hs, b.nlast
  432d3c:	ldr	x2, [sp, #128]
  432d40:	ldr	x1, [sp, #160]
  432d44:	ldr	x0, [sp, #224]
  432d48:	ubfiz	x19, x0, #3, #32
  432d4c:	mov	x0, x28
  432d50:	bl	42d1c8 <ferror@plt+0x29928>
  432d54:	ldr	x1, [sp, #176]
  432d58:	ldr	x25, [x26]
  432d5c:	str	x0, [x1, x19]
  432d60:	ldrb	w19, [x25]
  432d64:	cmp	w19, #0x3b
  432d68:	b.eq	432f68 <ferror@plt+0x2f6c8>  // b.none
  432d6c:	str	w20, [sp, #224]
  432d70:	b	432098 <ferror@plt+0x2e7f8>
  432d74:	mov	w20, #0x1                   	// #1
  432d78:	b	430b9c <ferror@plt+0x2d2fc>
  432d7c:	mov	x22, x19
  432d80:	b	431108 <ferror@plt+0x2d868>
  432d84:	str	wzr, [sp, #144]
  432d88:	str	xzr, [sp, #168]
  432d8c:	b	4321dc <ferror@plt+0x2e93c>
  432d90:	ldr	x0, [sp, #152]
  432d94:	cbz	x0, 433128 <ferror@plt+0x2f888>
  432d98:	ldr	x1, [sp, #152]
  432d9c:	mov	x0, x24
  432da0:	bl	4034a0 <strcmp@plt>
  432da4:	cmp	w0, #0x0
  432da8:	cset	w19, eq  // eq = none
  432dac:	mov	w3, #0x0                   	// #0
  432db0:	b	432850 <ferror@plt+0x2efb0>
  432db4:	ldrh	w1, [x21, w0, sxtw #1]
  432db8:	cmp	w0, #0x51
  432dbc:	mov	w3, #0x74                  	// #116
  432dc0:	ccmp	w0, w3, #0x4, ne  // ne = any
  432dc4:	and	w0, w1, #0x4
  432dc8:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  432dcc:	b.eq	43314c <ferror@plt+0x2f8ac>  // b.none
  432dd0:	add	x2, x2, #0x2
  432dd4:	str	x2, [sp, #312]
  432dd8:	b	4325a0 <ferror@plt+0x2ed00>
  432ddc:	add	x0, sp, #0x140
  432de0:	adrp	x1, 449000 <warn@@Base+0x12468>
  432de4:	add	x1, x1, #0x4f8
  432de8:	bl	4030a0 <sprintf@plt>
  432dec:	ldr	x0, [sp, #152]
  432df0:	str	x0, [sp, #216]
  432df4:	b	43246c <ferror@plt+0x2ebcc>
  432df8:	mov	x0, x26
  432dfc:	mov	w2, #0x1                   	// #1
  432e00:	mov	w1, #0x2                   	// #2
  432e04:	bl	42cb20 <ferror@plt+0x29280>
  432e08:	mov	x28, x0
  432e0c:	b	430e20 <ferror@plt+0x2d580>
  432e10:	adrp	x1, 449000 <warn@@Base+0x12468>
  432e14:	mov	x0, x27
  432e18:	add	x1, x1, #0x570
  432e1c:	mov	x2, #0x4                   	// #4
  432e20:	bl	403220 <strncmp@plt>
  432e24:	cbz	w0, 4329a0 <ferror@plt+0x2f100>
  432e28:	ldr	x0, [sp, #152]
  432e2c:	cbnz	x0, 432d98 <ferror@plt+0x2f4f8>
  432e30:	adrp	x1, 449000 <warn@@Base+0x12468>
  432e34:	mov	x0, x27
  432e38:	add	x1, x1, #0x4f0
  432e3c:	mov	x2, #0x4                   	// #4
  432e40:	bl	403220 <strncmp@plt>
  432e44:	cbz	w0, 4329b8 <ferror@plt+0x2f118>
  432e48:	mov	w19, #0x0                   	// #0
  432e4c:	mov	w3, #0x0                   	// #0
  432e50:	b	4323ec <ferror@plt+0x2eb4c>
  432e54:	mov	w2, #0x1                   	// #1
  432e58:	mov	x0, x26
  432e5c:	mov	w1, w2
  432e60:	bl	42cb20 <ferror@plt+0x29280>
  432e64:	mov	x28, x0
  432e68:	b	430e20 <ferror@plt+0x2d580>
  432e6c:	neg	w1, w22
  432e70:	mov	x0, x26
  432e74:	mov	w2, #0x1                   	// #1
  432e78:	bl	42cb20 <ferror@plt+0x29280>
  432e7c:	mov	x28, x0
  432e80:	b	430e20 <ferror@plt+0x2d580>
  432e84:	mov	w20, #0x0                   	// #0
  432e88:	b	432040 <ferror@plt+0x2e7a0>
  432e8c:	mov	w2, #0x5                   	// #5
  432e90:	adrp	x1, 449000 <warn@@Base+0x12468>
  432e94:	add	x1, x1, #0x440
  432e98:	bl	403700 <dcgettext@plt>
  432e9c:	mov	x1, x0
  432ea0:	mov	x0, x25
  432ea4:	bl	42dce0 <ferror@plt+0x2a440>
  432ea8:	adrp	x1, 449000 <warn@@Base+0x12468>
  432eac:	add	x1, x1, #0x318
  432eb0:	b	432b94 <ferror@plt+0x2f2f4>
  432eb4:	cmp	w2, #0x0
  432eb8:	ccmn	x22, #0x1, #0x0, ne  // ne = any
  432ebc:	b.eq	431998 <ferror@plt+0x2e0f8>  // b.none
  432ec0:	cmp	x4, #0x0
  432ec4:	cbz	x4, 4319e4 <ferror@plt+0x2e144>
  432ec8:	ccmp	w1, #0x0, #0x4, lt  // lt = tstop
  432ecc:	b.eq	432b1c <ferror@plt+0x2f27c>  // b.none
  432ed0:	cmp	w0, #0x0
  432ed4:	ccmn	x4, #0x8, #0x4, eq  // eq = none
  432ed8:	b.ne	432b1c <ferror@plt+0x2f27c>  // b.any
  432edc:	neg	w1, w4
  432ee0:	mov	x0, x26
  432ee4:	mov	w2, #0x1                   	// #1
  432ee8:	bl	42cb20 <ferror@plt+0x29280>
  432eec:	mov	x28, x0
  432ef0:	b	430e20 <ferror@plt+0x2d580>
  432ef4:	adrp	x3, 466000 <_sch_istable+0x1478>
  432ef8:	mov	w2, #0x5                   	// #5
  432efc:	adrp	x1, 449000 <warn@@Base+0x12468>
  432f00:	mov	x0, #0x0                   	// #0
  432f04:	ldr	x19, [x3, #3776]
  432f08:	add	x1, x1, #0x540
  432f0c:	bl	403700 <dcgettext@plt>
  432f10:	mov	x1, x0
  432f14:	mov	x0, x19
  432f18:	bl	403880 <fprintf@plt>
  432f1c:	ldr	x19, [sp, #336]
  432f20:	b	432ad0 <ferror@plt+0x2f230>
  432f24:	mov	w1, w4
  432f28:	mov	x0, x26
  432f2c:	bl	42cb60 <ferror@plt+0x292c0>
  432f30:	mov	x28, x0
  432f34:	b	430e20 <ferror@plt+0x2d580>
  432f38:	mov	x0, x26
  432f3c:	mov	w2, #0x0                   	// #0
  432f40:	mov	w1, #0x4                   	// #4
  432f44:	bl	42cb20 <ferror@plt+0x29280>
  432f48:	mov	x28, x0
  432f4c:	b	430e20 <ferror@plt+0x2d580>
  432f50:	mov	x0, x26
  432f54:	mov	w2, #0x0                   	// #0
  432f58:	mov	w1, #0x2                   	// #2
  432f5c:	bl	42cb20 <ferror@plt+0x29280>
  432f60:	mov	x28, x0
  432f64:	b	430e20 <ferror@plt+0x2d580>
  432f68:	ldr	w10, [sp, #256]
  432f6c:	mov	x27, x26
  432f70:	ldr	x23, [sp, #120]
  432f74:	mov	x26, x28
  432f78:	ldr	x22, [sp, #192]
  432f7c:	str	w20, [sp, #224]
  432f80:	ldr	x0, [sp, #176]
  432f84:	cbz	x0, 432f90 <ferror@plt+0x2f6f0>
  432f88:	ldr	w1, [sp, #224]
  432f8c:	str	xzr, [x0, w1, uxtw #3]
  432f90:	cmp	x22, x25
  432f94:	b.ls	431c48 <ferror@plt+0x2e3a8>  // b.plast
  432f98:	ldrb	w0, [x25]
  432f9c:	mov	x1, x25
  432fa0:	cmp	w0, #0x3b
  432fa4:	b.eq	4330d4 <ferror@plt+0x2f834>  // b.none
  432fa8:	ldrb	w0, [x1]
  432fac:	cmp	w10, #0x73
  432fb0:	cset	w20, eq  // eq = none
  432fb4:	cmp	w0, #0x7e
  432fb8:	b.ne	432ff0 <ferror@plt+0x2f750>  // b.any
  432fbc:	add	x0, x1, #0x1
  432fc0:	str	x0, [x27]
  432fc4:	mov	w3, #0x2b                  	// #43
  432fc8:	ldrb	w2, [x1, #1]
  432fcc:	and	w4, w2, #0xffffffef
  432fd0:	cmp	w4, #0x2d
  432fd4:	ccmp	w2, w3, #0x4, ne  // ne = any
  432fd8:	b.ne	432fe4 <ferror@plt+0x2f744>  // b.any
  432fdc:	add	x0, x1, #0x2
  432fe0:	str	x0, [x27]
  432fe4:	ldrb	w1, [x0]
  432fe8:	cmp	w1, #0x25
  432fec:	b.eq	433038 <ferror@plt+0x2f798>  // b.none
  432ff0:	mov	x6, #0x0                   	// #0
  432ff4:	ldp	x1, x0, [sp, #176]
  432ff8:	mov	w7, #0x0                   	// #0
  432ffc:	orr	x1, x0, x1
  433000:	ldr	w0, [sp, #260]
  433004:	orr	x1, x6, x1
  433008:	cmp	x1, #0x0
  43300c:	eor	w0, w0, #0x1
  433010:	csel	w0, w0, wzr, eq  // eq = none
  433014:	cbnz	w0, 433100 <ferror@plt+0x2f860>
  433018:	ldp	x5, x4, [sp, #176]
  43301c:	mov	w1, w20
  433020:	ldr	x3, [sp, #112]
  433024:	mov	x0, x26
  433028:	ldr	x2, [sp, #232]
  43302c:	bl	42cbc0 <ferror@plt+0x29320>
  433030:	mov	x28, x0
  433034:	b	430e20 <ferror@plt+0x2d580>
  433038:	add	x19, x0, #0x1
  43303c:	str	x19, [x27]
  433040:	mov	x2, x22
  433044:	add	x1, sp, #0x140
  433048:	mov	x0, x27
  43304c:	bl	42df40 <ferror@plt+0x2a6a0>
  433050:	cbz	w0, 431c48 <ferror@plt+0x2e3a8>
  433054:	ldr	w0, [sp, #304]
  433058:	ldr	w1, [sp, #320]
  43305c:	cmp	w1, w0
  433060:	b.ne	433074 <ferror@plt+0x2f7d4>  // b.any
  433064:	ldr	w0, [sp, #308]
  433068:	ldr	w1, [sp, #324]
  43306c:	cmp	w1, w0
  433070:	b.eq	43311c <ferror@plt+0x2f87c>  // b.none
  433074:	str	x19, [x27]
  433078:	mov	x1, x23
  43307c:	mov	x5, x22
  433080:	mov	x3, x27
  433084:	mov	x0, x26
  433088:	mov	x4, #0x0                   	// #0
  43308c:	mov	x2, #0x0                   	// #0
  433090:	bl	430950 <ferror@plt+0x2d0b0>
  433094:	ldr	x1, [x27]
  433098:	mov	x6, x0
  43309c:	ldrb	w0, [x1]
  4330a0:	cmp	w0, #0x3b
  4330a4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4330a8:	b.eq	4330bc <ferror@plt+0x2f81c>  // b.none
  4330ac:	ldrb	w0, [x1, #1]!
  4330b0:	cmp	w0, #0x3b
  4330b4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4330b8:	b.ne	4330ac <ferror@plt+0x2f80c>  // b.any
  4330bc:	cmp	w0, #0x3b
  4330c0:	b.ne	431d9c <ferror@plt+0x2e4fc>  // b.any
  4330c4:	add	x1, x1, #0x1
  4330c8:	str	x1, [x27]
  4330cc:	b	432ff4 <ferror@plt+0x2f754>
  4330d0:	str	xzr, [sp, #176]
  4330d4:	add	x1, x25, #0x1
  4330d8:	str	x1, [x27]
  4330dc:	b	432fa8 <ferror@plt+0x2f708>
  4330e0:	add	w0, w0, #0xa
  4330e4:	mov	w1, w0
  4330e8:	str	w1, [sp, #244]
  4330ec:	ldr	x0, [sp, #176]
  4330f0:	ubfiz	x1, x1, #3, #32
  4330f4:	bl	4031f0 <xrealloc@plt>
  4330f8:	str	x0, [sp, #176]
  4330fc:	b	432d3c <ferror@plt+0x2f49c>
  433100:	ldr	x3, [sp, #112]
  433104:	mov	w1, w20
  433108:	ldr	x2, [sp, #232]
  43310c:	mov	x0, x26
  433110:	bl	42cb68 <ferror@plt+0x292c8>
  433114:	mov	x28, x0
  433118:	b	430e20 <ferror@plt+0x2d580>
  43311c:	mov	w7, #0x1                   	// #1
  433120:	mov	x6, #0x0                   	// #0
  433124:	b	433018 <ferror@plt+0x2f778>
  433128:	mov	w19, #0x0                   	// #0
  43312c:	mov	w3, #0x0                   	// #0
  433130:	b	432850 <ferror@plt+0x2efb0>
  433134:	mov	x27, x26
  433138:	ldr	w10, [sp, #256]
  43313c:	mov	x26, x28
  433140:	ldr	x23, [sp, #120]
  433144:	ldr	x22, [sp, #192]
  433148:	b	432f80 <ferror@plt+0x2f6e0>
  43314c:	mov	x0, x19
  433150:	b	433158 <ferror@plt+0x2f8b8>
  433154:	add	x0, x0, #0x1
  433158:	ldrb	w1, [x0]
  43315c:	cmp	w1, #0x5f
  433160:	b.eq	433154 <ferror@plt+0x2f8b4>  // b.none
  433164:	adrp	x1, 449000 <warn@@Base+0x12468>
  433168:	add	x1, x1, #0x538
  43316c:	bl	4036d0 <strstr@plt>
  433170:	mov	x2, x0
  433174:	cbz	x0, 433180 <ferror@plt+0x2f8e0>
  433178:	ldrb	w0, [x0, #2]
  43317c:	cbnz	w0, 432590 <ferror@plt+0x2ecf0>
  433180:	mov	x28, x27
  433184:	mov	x0, x19
  433188:	bl	42dd38 <ferror@plt+0x2a498>
  43318c:	b	432920 <ferror@plt+0x2f080>
  433190:	mov	x0, x26
  433194:	mov	w2, #0x0                   	// #0
  433198:	mov	w1, #0x4                   	// #4
  43319c:	str	w6, [sp, #112]
  4331a0:	bl	42cb20 <ferror@plt+0x29280>
  4331a4:	mov	x20, x0
  4331a8:	ldr	w6, [sp, #112]
  4331ac:	cbnz	x0, 431780 <ferror@plt+0x2dee0>
  4331b0:	b	430c70 <ferror@plt+0x2d3d0>
  4331b4:	mov	w0, #0x0                   	// #0
  4331b8:	b	4329bc <ferror@plt+0x2f11c>
  4331bc:	mov	x0, x26
  4331c0:	mov	w2, #0x0                   	// #0
  4331c4:	mov	w1, #0x1                   	// #1
  4331c8:	bl	42cb20 <ferror@plt+0x29280>
  4331cc:	mov	x28, x0
  4331d0:	b	430e20 <ferror@plt+0x2d580>
  4331d4:	mov	x28, x27
  4331d8:	b	431c24 <ferror@plt+0x2e384>
  4331dc:	mov	x23, x27
  4331e0:	add	x2, sp, #0x140
  4331e4:	mov	x0, x23
  4331e8:	mov	w1, #0x3                   	// #3
  4331ec:	bl	438400 <warn@@Base+0x1868>
  4331f0:	cbz	x0, 433284 <ferror@plt+0x2f9e4>
  4331f4:	ldr	w1, [x0]
  4331f8:	cmp	w1, #0x3
  4331fc:	b.ne	43324c <ferror@plt+0x2f9ac>  // b.any
  433200:	ldr	x0, [x0, #24]
  433204:	ldr	w1, [x0]
  433208:	cmp	w1, #0x29
  43320c:	b.ne	43324c <ferror@plt+0x2f9ac>  // b.any
  433210:	ldr	x2, [x0, #24]
  433214:	add	x3, sp, #0x12c
  433218:	ldr	x1, [sp, #120]
  43321c:	mov	x0, x28
  433220:	bl	42f0c0 <ferror@plt+0x2b820>
  433224:	mov	x19, x0
  433228:	ldr	x0, [sp, #320]
  43322c:	bl	403510 <free@plt>
  433230:	b	432ad8 <ferror@plt+0x2f238>
  433234:	ldr	x0, [sp, #136]
  433238:	mov	x28, x27
  43323c:	bl	42dd80 <ferror@plt+0x2a4e0>
  433240:	ldr	x0, [sp, #160]
  433244:	cbnz	x0, 431c24 <ferror@plt+0x2e384>
  433248:	b	431c2c <ferror@plt+0x2e38c>
  43324c:	adrp	x3, 466000 <_sch_istable+0x1478>
  433250:	mov	w2, #0x5                   	// #5
  433254:	adrp	x1, 449000 <warn@@Base+0x12468>
  433258:	mov	x0, #0x0                   	// #0
  43325c:	ldr	x19, [x3, #3776]
  433260:	add	x1, x1, #0x510
  433264:	bl	403700 <dcgettext@plt>
  433268:	mov	x1, x0
  43326c:	mov	x0, x19
  433270:	bl	403880 <fprintf@plt>
  433274:	ldr	x0, [sp, #320]
  433278:	mov	x28, x27
  43327c:	bl	403510 <free@plt>
  433280:	b	431c1c <ferror@plt+0x2e37c>
  433284:	mov	x28, x27
  433288:	mov	x0, x23
  43328c:	bl	42dd38 <ferror@plt+0x2a498>
  433290:	b	431c1c <ferror@plt+0x2e37c>
  433294:	nop
  433298:	stp	x29, x30, [sp, #-64]!
  43329c:	mov	x0, #0x1b0                 	// #432
  4332a0:	mov	x29, sp
  4332a4:	stp	x19, x20, [sp, #16]
  4332a8:	mov	x20, x4
  4332ac:	stp	x21, x22, [sp, #32]
  4332b0:	mov	x21, x3
  4332b4:	mov	w22, w2
  4332b8:	str	x23, [sp, #48]
  4332bc:	mov	x23, x1
  4332c0:	bl	4032a0 <xmalloc@plt>
  4332c4:	mov	x19, x0
  4332c8:	mov	x2, #0x1b0                 	// #432
  4332cc:	mov	w1, #0x0                   	// #0
  4332d0:	bl	403290 <memset@plt>
  4332d4:	mov	w1, #0x1                   	// #1
  4332d8:	mov	x0, #0x8                   	// #8
  4332dc:	str	x23, [x19]
  4332e0:	str	w22, [x19, #8]
  4332e4:	stp	x21, x20, [x19, #16]
  4332e8:	str	w1, [x19, #128]
  4332ec:	bl	4032a0 <xmalloc@plt>
  4332f0:	mov	x1, x0
  4332f4:	mov	x2, #0xffffffffffffffff    	// #-1
  4332f8:	ldp	x21, x22, [sp, #32]
  4332fc:	mov	x0, x19
  433300:	ldr	x23, [sp, #48]
  433304:	str	xzr, [x1]
  433308:	str	x2, [x19, #104]
  43330c:	str	x1, [x19, #136]
  433310:	ldp	x19, x20, [sp, #16]
  433314:	ldp	x29, x30, [sp], #64
  433318:	ret
  43331c:	nop
  433320:	stp	x29, x30, [sp, #-48]!
  433324:	mov	x29, sp
  433328:	stp	x19, x20, [sp, #16]
  43332c:	mov	x19, x1
  433330:	ldr	w1, [x1, #96]
  433334:	mov	x20, x0
  433338:	cbnz	w1, 4333a0 <ferror@plt+0x2fb00>
  43333c:	str	x21, [sp, #32]
  433340:	ldr	x19, [x19, #416]
  433344:	mov	w21, #0x7                   	// #7
  433348:	cbnz	x19, 433358 <ferror@plt+0x2fab8>
  43334c:	b	43338c <ferror@plt+0x2faec>
  433350:	ldr	x19, [x19]
  433354:	cbz	x19, 43338c <ferror@plt+0x2faec>
  433358:	ldr	w2, [x19, #16]
  43335c:	mov	x0, x20
  433360:	ldr	x1, [x19, #8]
  433364:	cmp	w2, #0x0
  433368:	csel	w2, w2, w21, ne  // ne = any
  43336c:	bl	42d510 <ferror@plt+0x29c70>
  433370:	str	x0, [x19, #24]
  433374:	cbnz	x0, 433350 <ferror@plt+0x2fab0>
  433378:	ldr	x21, [sp, #32]
  43337c:	mov	w0, #0x0                   	// #0
  433380:	ldp	x19, x20, [sp, #16]
  433384:	ldp	x29, x30, [sp], #48
  433388:	ret
  43338c:	mov	w0, #0x1                   	// #1
  433390:	ldp	x19, x20, [sp, #16]
  433394:	ldr	x21, [sp, #32]
  433398:	ldp	x29, x30, [sp], #48
  43339c:	ret
  4333a0:	add	x1, x19, #0x78
  4333a4:	bl	42e0d0 <ferror@plt+0x2a830>
  4333a8:	cbz	w0, 43337c <ferror@plt+0x2fadc>
  4333ac:	ldr	x1, [x19, #104]
  4333b0:	mov	x0, x20
  4333b4:	bl	42c4e8 <ferror@plt+0x28c48>
  4333b8:	cbz	w0, 43337c <ferror@plt+0x2fadc>
  4333bc:	str	x21, [sp, #32]
  4333c0:	mov	x0, #0xffffffffffffffff    	// #-1
  4333c4:	str	wzr, [x19, #96]
  4333c8:	str	x0, [x19, #104]
  4333cc:	b	433340 <ferror@plt+0x2faa0>
  4333d0:	stp	x29, x30, [sp, #-128]!
  4333d4:	mov	x29, sp
  4333d8:	stp	x19, x20, [sp, #16]
  4333dc:	mov	w19, w2
  4333e0:	ldr	x20, [x1, #32]
  4333e4:	stp	x21, x22, [sp, #32]
  4333e8:	mov	x21, x0
  4333ec:	stp	x23, x24, [sp, #48]
  4333f0:	mov	x22, x5
  4333f4:	mov	w24, w3
  4333f8:	stp	x25, x26, [sp, #64]
  4333fc:	mov	x23, x4
  433400:	mov	x25, x1
  433404:	cbz	x20, 4334bc <ferror@plt+0x2fc1c>
  433408:	cmp	w2, #0x64
  43340c:	b.ne	433478 <ferror@plt+0x2fbd8>  // b.any
  433410:	ldrb	w0, [x5]
  433414:	cbz	w0, 433478 <ferror@plt+0x2fbd8>
  433418:	ldr	x1, [x1, #40]
  43341c:	cmp	x1, x4
  433420:	b.ne	433478 <ferror@plt+0x2fbd8>  // b.any
  433424:	ldr	w1, [x25, #96]
  433428:	cbnz	w1, 433ad0 <ferror@plt+0x30230>
  43342c:	cbz	x20, 433be0 <ferror@plt+0x30340>
  433430:	cmp	w0, #0x2f
  433434:	b.eq	433bd0 <ferror@plt+0x30330>  // b.none
  433438:	mov	x1, x22
  43343c:	mov	x0, x20
  433440:	mov	x2, #0x0                   	// #0
  433444:	bl	403210 <concat@plt>
  433448:	str	x0, [x25, #32]
  43344c:	mov	x0, x20
  433450:	bl	403510 <free@plt>
  433454:	mov	w24, #0x1                   	// #1
  433458:	str	x23, [x25, #40]
  43345c:	mov	w0, w24
  433460:	ldp	x19, x20, [sp, #16]
  433464:	ldp	x21, x22, [sp, #32]
  433468:	ldp	x23, x24, [sp, #48]
  43346c:	ldp	x25, x26, [sp, #64]
  433470:	ldp	x29, x30, [sp], #128
  433474:	ret
  433478:	mov	x1, x20
  43347c:	mov	x0, x21
  433480:	bl	42c138 <ferror@plt+0x28898>
  433484:	cbz	w0, 4337ac <ferror@plt+0x2ff0c>
  433488:	ldr	w0, [x25, #8]
  43348c:	ldr	x1, [x25, #32]
  433490:	stp	xzr, x1, [x25, #64]
  433494:	cbnz	w0, 4334a0 <ferror@plt+0x2fc00>
  433498:	ldr	x0, [x25, #40]
  43349c:	str	x0, [x25, #48]
  4334a0:	mov	w0, #0x1                   	// #1
  4334a4:	str	w0, [x25, #128]
  4334a8:	mov	x0, #0x8                   	// #8
  4334ac:	bl	4032a0 <xmalloc@plt>
  4334b0:	str	xzr, [x0]
  4334b4:	str	xzr, [x25, #32]
  4334b8:	str	x0, [x25, #136]
  4334bc:	mov	x0, x22
  4334c0:	bl	402fd0 <strlen@plt>
  4334c4:	cmp	w19, #0xa2
  4334c8:	mov	x20, x0
  4334cc:	b.eq	433a14 <ferror@plt+0x30174>  // b.none
  4334d0:	b.gt	43350c <ferror@plt+0x2fc6c>
  4334d4:	cmp	w19, #0x44
  4334d8:	b.eq	4339e8 <ferror@plt+0x30148>  // b.none
  4334dc:	b.le	433540 <ferror@plt+0x2fca0>
  4334e0:	cmp	w19, #0x82
  4334e4:	b.eq	43390c <ferror@plt+0x3006c>  // b.none
  4334e8:	b.le	4336ac <ferror@plt+0x2fe0c>
  4334ec:	cmp	w19, #0x84
  4334f0:	b.ne	4336c0 <ferror@plt+0x2fe20>  // b.any
  4334f4:	mov	x1, x22
  4334f8:	mov	x0, x21
  4334fc:	bl	42c208 <ferror@plt+0x28968>
  433500:	cmp	w0, #0x0
  433504:	cset	w24, ne  // ne = any
  433508:	b	43345c <ferror@plt+0x2fbbc>
  43350c:	cmp	w19, #0xe0
  433510:	b.eq	433970 <ferror@plt+0x300d0>  // b.none
  433514:	b.le	433628 <ferror@plt+0x2fd88>
  433518:	cmp	w19, #0xe2
  43351c:	b.eq	4338f4 <ferror@plt+0x30054>  // b.none
  433520:	cmp	w19, #0xe4
  433524:	b.ne	4336c0 <ferror@plt+0x2fe20>  // b.any
  433528:	mov	x1, x22
  43352c:	mov	x0, x21
  433530:	bl	42c828 <ferror@plt+0x28f88>
  433534:	cmp	w0, #0x0
  433538:	cset	w24, ne  // ne = any
  43353c:	b	43345c <ferror@plt+0x2fbbc>
  433540:	cmp	w19, #0x2a
  433544:	b.eq	433880 <ferror@plt+0x2ffe0>  // b.none
  433548:	b.le	433594 <ferror@plt+0x2fcf4>
  43354c:	cmp	w19, #0x38
  433550:	b.eq	433880 <ferror@plt+0x2ffe0>  // b.none
  433554:	cmp	w19, #0x3c
  433558:	b.ne	4336c0 <ferror@plt+0x2fe20>  // b.any
  43355c:	adrp	x1, 449000 <warn@@Base+0x12468>
  433560:	mov	x0, x22
  433564:	add	x1, x1, #0x5e8
  433568:	bl	4034a0 <strcmp@plt>
  43356c:	cbz	w0, 433a90 <ferror@plt+0x301f0>
  433570:	adrp	x1, 449000 <warn@@Base+0x12468>
  433574:	mov	x0, x22
  433578:	add	x1, x1, #0x5f8
  43357c:	bl	4034a0 <strcmp@plt>
  433580:	cbnz	w0, 433b5c <ferror@plt+0x302bc>
  433584:	mov	w0, #0x1                   	// #1
  433588:	mov	w24, w0
  43358c:	str	w0, [x25, #64]
  433590:	b	43345c <ferror@plt+0x2fbbc>
  433594:	cmp	w19, #0x24
  433598:	b.ne	4335f0 <ferror@plt+0x2fd50>  // b.any
  43359c:	ldrb	w0, [x22]
  4335a0:	ldr	w1, [x25, #96]
  4335a4:	cbnz	w0, 433aa0 <ferror@plt+0x30200>
  4335a8:	cbz	w1, 433880 <ferror@plt+0x2ffe0>
  4335ac:	ldr	w0, [x25, #8]
  4335b0:	cbz	w0, 4335bc <ferror@plt+0x2fd1c>
  4335b4:	ldr	x0, [x25, #56]
  4335b8:	add	x23, x23, x0
  4335bc:	add	x1, x25, #0x78
  4335c0:	mov	x0, x21
  4335c4:	bl	42e0d0 <ferror@plt+0x2a830>
  4335c8:	cbz	w0, 4337ac <ferror@plt+0x2ff0c>
  4335cc:	mov	x1, x23
  4335d0:	mov	x0, x21
  4335d4:	bl	42c4e8 <ferror@plt+0x28c48>
  4335d8:	cbz	w0, 4337ac <ferror@plt+0x2ff0c>
  4335dc:	mov	x0, #0xffffffffffffffff    	// #-1
  4335e0:	mov	w24, #0x1                   	// #1
  4335e4:	str	wzr, [x25, #96]
  4335e8:	str	x0, [x25, #104]
  4335ec:	b	43345c <ferror@plt+0x2fbbc>
  4335f0:	b.gt	4336c0 <ferror@plt+0x2fe20>
  4335f4:	cmp	w19, #0xc
  4335f8:	mov	w24, #0x1                   	// #1
  4335fc:	b.eq	43345c <ferror@plt+0x2fbbc>  // b.none
  433600:	sub	w0, w19, #0x1e
  433604:	cmp	w0, w24
  433608:	b.hi	4336c0 <ferror@plt+0x2fe20>  // b.pmore
  43360c:	mov	w0, w24
  433610:	ldp	x19, x20, [sp, #16]
  433614:	ldp	x21, x22, [sp, #32]
  433618:	ldp	x23, x24, [sp, #48]
  43361c:	ldp	x25, x26, [sp, #64]
  433620:	ldp	x29, x30, [sp], #128
  433624:	ret
  433628:	cmp	w19, #0xc0
  43362c:	b.eq	4338a0 <ferror@plt+0x30000>  // b.none
  433630:	cmp	w19, #0xc2
  433634:	b.ne	4336c0 <ferror@plt+0x2fe20>  // b.any
  433638:	ldr	w1, [x25, #128]
  43363c:	ldr	x0, [x25, #136]
  433640:	add	w1, w1, #0x1
  433644:	str	w1, [x25, #128]
  433648:	ubfiz	x1, x1, #3, #32
  43364c:	bl	4031f0 <xrealloc@plt>
  433650:	str	x0, [x25, #136]
  433654:	ldr	x19, [x25, #88]
  433658:	mov	x20, x0
  43365c:	cbz	x19, 433674 <ferror@plt+0x2fdd4>
  433660:	ldr	x1, [x19, #24]
  433664:	cmp	x23, x1
  433668:	b.eq	433760 <ferror@plt+0x2fec0>  // b.none
  43366c:	ldr	x19, [x19]
  433670:	cbnz	x19, 433660 <ferror@plt+0x2fdc0>
  433674:	mov	w2, #0x5                   	// #5
  433678:	adrp	x1, 449000 <warn@@Base+0x12468>
  43367c:	mov	x0, #0x0                   	// #0
  433680:	add	x1, x1, #0x608
  433684:	bl	403700 <dcgettext@plt>
  433688:	mov	x1, x0
  43368c:	mov	x0, x22
  433690:	bl	42dce0 <ferror@plt+0x2a440>
  433694:	ldr	w0, [x25, #128]
  433698:	mov	w24, #0x1                   	// #1
  43369c:	ldr	x1, [x25, #136]
  4336a0:	sub	w0, w0, #0x1
  4336a4:	str	xzr, [x1, x0, lsl #3]
  4336a8:	b	43345c <ferror@plt+0x2fbbc>
  4336ac:	cmp	w19, #0x62
  4336b0:	mov	w24, #0x1                   	// #1
  4336b4:	b.eq	43345c <ferror@plt+0x2fbbc>  // b.none
  4336b8:	cmp	w19, #0x64
  4336bc:	b.eq	433abc <ferror@plt+0x3021c>  // b.none
  4336c0:	mov	x0, x22
  4336c4:	mov	w1, #0x3a                  	// #58
  4336c8:	bl	403560 <strchr@plt>
  4336cc:	mov	x2, x0
  4336d0:	cbz	x0, 433880 <ferror@plt+0x2ffe0>
  4336d4:	ldrb	w1, [x0, #1]
  4336d8:	and	w0, w1, #0xffffffdf
  4336dc:	cmp	w0, #0x46
  4336e0:	b.ne	433a5c <ferror@plt+0x301bc>  // b.any
  4336e4:	ldr	w0, [x25, #96]
  4336e8:	cbz	w0, 43372c <ferror@plt+0x2fe8c>
  4336ec:	ldr	x0, [x25, #104]
  4336f0:	mov	x24, x23
  4336f4:	cmn	x0, #0x1
  4336f8:	b.eq	433704 <ferror@plt+0x2fe64>  // b.none
  4336fc:	cmp	x0, x23
  433700:	csel	x24, x0, x23, ls  // ls = plast
  433704:	add	x1, x25, #0x78
  433708:	mov	x0, x21
  43370c:	bl	42e0d0 <ferror@plt+0x2a830>
  433710:	cbz	w0, 4337ac <ferror@plt+0x2ff0c>
  433714:	mov	x1, x24
  433718:	mov	x0, x21
  43371c:	bl	42c4e8 <ferror@plt+0x28c48>
  433720:	cbz	w0, 4337ac <ferror@plt+0x2ff0c>
  433724:	mov	x0, #0xffffffffffffffff    	// #-1
  433728:	str	x0, [x25, #104]
  43372c:	ldr	w0, [x25, #8]
  433730:	cbz	w0, 433738 <ferror@plt+0x2fe98>
  433734:	str	x23, [x25, #56]
  433738:	mov	w0, #0x1                   	// #1
  43373c:	str	w0, [x25, #96]
  433740:	mov	w1, #0x3a                  	// #58
  433744:	mov	x0, x22
  433748:	bl	403560 <strchr@plt>
  43374c:	str	x0, [sp, #112]
  433750:	mov	x2, x0
  433754:	cbz	x0, 433880 <ferror@plt+0x2ffe0>
  433758:	ldrb	w1, [x2, #1]
  43375c:	b	433a60 <ferror@plt+0x301c0>
  433760:	ldr	x0, [x19, #16]
  433764:	mov	x1, x22
  433768:	bl	4034a0 <strcmp@plt>
  43376c:	cbnz	w0, 43366c <ferror@plt+0x2fdcc>
  433770:	ldr	w1, [x25, #128]
  433774:	mov	w24, #0x1                   	// #1
  433778:	ldr	x0, [x19, #40]
  43377c:	sub	w1, w1, #0x1
  433780:	str	x0, [x20, x1, lsl #3]
  433784:	b	43345c <ferror@plt+0x2fbbc>
  433788:	cbz	w1, 433a80 <ferror@plt+0x301e0>
  43378c:	add	x0, x2, #0x2
  433790:	str	x0, [sp, #112]
  433794:	ldrb	w20, [x2, #1]
  433798:	sub	w0, w20, #0x43
  43379c:	cmp	w0, #0x33
  4337a0:	b.ls	433bf0 <ferror@plt+0x30350>  // b.plast
  4337a4:	mov	x0, x22
  4337a8:	bl	42dd80 <ferror@plt+0x2a4e0>
  4337ac:	mov	w24, #0x0                   	// #0
  4337b0:	mov	w0, w24
  4337b4:	ldp	x19, x20, [sp, #16]
  4337b8:	ldp	x21, x22, [sp, #32]
  4337bc:	ldp	x23, x24, [sp, #48]
  4337c0:	ldp	x25, x26, [sp, #64]
  4337c4:	ldp	x29, x30, [sp], #128
  4337c8:	ret
  4337cc:	ldrb	w0, [x22]
  4337d0:	cmp	w0, #0x24
  4337d4:	b.eq	433b6c <ferror@plt+0x302cc>  // b.none
  4337d8:	cmp	x22, x2
  4337dc:	mov	x26, #0x0                   	// #0
  4337e0:	b.eq	433810 <ferror@plt+0x2ff70>  // b.none
  4337e4:	ldrb	w0, [x22]
  4337e8:	cmp	w0, #0x20
  4337ec:	b.ne	4337fc <ferror@plt+0x2ff5c>  // b.any
  4337f0:	add	x0, x22, #0x1
  4337f4:	cmp	x2, x0
  4337f8:	b.eq	433810 <ferror@plt+0x2ff70>  // b.none
  4337fc:	sub	w1, w2, w22
  433800:	mov	x0, x22
  433804:	bl	42de48 <ferror@plt+0x2a5a8>
  433808:	mov	x26, x0
  43380c:	ldr	x2, [sp, #112]
  433810:	add	x1, x2, #0x1
  433814:	str	x1, [sp, #112]
  433818:	adrp	x3, 464000 <warn@@Base+0x2d468>
  43381c:	add	x3, x3, #0xb88
  433820:	mov	w4, #0x28                  	// #40
  433824:	ldrb	w1, [x2, #1]
  433828:	add	x5, x22, x20
  43382c:	cmp	w1, #0x2d
  433830:	ccmp	w1, w4, #0x4, ne  // ne = any
  433834:	ldrh	w3, [x3, w1, sxtw #1]
  433838:	and	w3, w3, #0x4
  43383c:	ccmp	w3, #0x0, #0x0, ne  // ne = any
  433840:	b.eq	433788 <ferror@plt+0x2fee8>  // b.none
  433844:	add	x3, sp, #0x70
  433848:	mov	x1, x25
  43384c:	mov	x0, x21
  433850:	mov	x4, #0x0                   	// #0
  433854:	mov	x2, #0x0                   	// #0
  433858:	bl	430950 <ferror@plt+0x2d0b0>
  43385c:	mov	x3, x0
  433860:	cbz	x0, 4337ac <ferror@plt+0x2ff0c>
  433864:	mov	x5, x23
  433868:	mov	x2, x26
  43386c:	mov	x1, x25
  433870:	mov	x0, x21
  433874:	mov	w4, #0x4                   	// #4
  433878:	bl	42e020 <ferror@plt+0x2a780>
  43387c:	cbz	w0, 4337ac <ferror@plt+0x2ff0c>
  433880:	mov	w24, #0x1                   	// #1
  433884:	mov	w0, w24
  433888:	ldp	x19, x20, [sp, #16]
  43388c:	ldp	x21, x22, [sp, #32]
  433890:	ldp	x23, x24, [sp, #48]
  433894:	ldp	x25, x26, [sp, #64]
  433898:	ldp	x29, x30, [sp], #128
  43389c:	ret
  4338a0:	ldr	w0, [x25, #68]
  4338a4:	cmp	w0, #0x0
  4338a8:	ccmp	w24, #0x1, #0x0, ne  // ne = any
  4338ac:	b.eq	433880 <ferror@plt+0x2ffe0>  // b.none
  4338b0:	ldr	w24, [x25, #96]
  4338b4:	cbz	w24, 433b30 <ferror@plt+0x30290>
  4338b8:	ldp	x1, x2, [x25, #48]
  4338bc:	mov	x0, x21
  4338c0:	add	x1, x1, x2
  4338c4:	add	x1, x1, x23
  4338c8:	bl	42c570 <ferror@plt+0x28cd0>
  4338cc:	cbz	w0, 4337ac <ferror@plt+0x2ff0c>
  4338d0:	mov	x0, x21
  4338d4:	add	x1, x25, #0x78
  4338d8:	bl	42e0d0 <ferror@plt+0x2a830>
  4338dc:	cbz	w0, 4337ac <ferror@plt+0x2ff0c>
  4338e0:	ldr	w0, [x25, #112]
  4338e4:	mov	w24, #0x1                   	// #1
  4338e8:	add	w0, w0, w24
  4338ec:	str	w0, [x25, #112]
  4338f0:	b	43345c <ferror@plt+0x2fbbc>
  4338f4:	mov	x1, x22
  4338f8:	mov	x0, x21
  4338fc:	bl	42c7e8 <ferror@plt+0x28f48>
  433900:	cmp	w0, #0x0
  433904:	cset	w24, ne  // ne = any
  433908:	b	43345c <ferror@plt+0x2fbbc>
  43390c:	mov	x0, #0x30                  	// #48
  433910:	bl	4032a0 <xmalloc@plt>
  433914:	ldp	x3, x4, [x25, #80]
  433918:	mov	x19, x0
  43391c:	ldr	w2, [x25, #128]
  433920:	ldr	x0, [x25, #136]
  433924:	add	w1, w2, #0x1
  433928:	stp	x4, x3, [x19]
  43392c:	stp	x22, x23, [x19, #16]
  433930:	str	w2, [x19, #32]
  433934:	str	xzr, [x19, #40]
  433938:	stp	x19, x19, [x25, #80]
  43393c:	str	w1, [x25, #128]
  433940:	ubfiz	x1, x1, #3, #32
  433944:	bl	4031f0 <xrealloc@plt>
  433948:	mov	x2, x0
  43394c:	ldr	w3, [x19, #32]
  433950:	mov	x1, x22
  433954:	str	x2, [x25, #136]
  433958:	mov	x0, x21
  43395c:	str	xzr, [x2, x3, lsl #3]
  433960:	bl	42c208 <ferror@plt+0x28968>
  433964:	cmp	w0, #0x0
  433968:	cset	w24, ne  // ne = any
  43396c:	b	43345c <ferror@plt+0x2fbbc>
  433970:	ldr	w0, [x25, #68]
  433974:	cmp	w0, #0x0
  433978:	ccmp	w24, #0x1, #0x0, ne  // ne = any
  43397c:	b.eq	433880 <ferror@plt+0x2ffe0>  // b.none
  433980:	add	x1, x25, #0x78
  433984:	mov	x0, x21
  433988:	bl	42e0d0 <ferror@plt+0x2a830>
  43398c:	cbz	w0, 4337ac <ferror@plt+0x2ff0c>
  433990:	ldp	x1, x2, [x25, #48]
  433994:	mov	x0, x21
  433998:	add	x1, x1, x2
  43399c:	add	x1, x1, x23
  4339a0:	bl	42c630 <ferror@plt+0x28d90>
  4339a4:	cbz	w0, 4337ac <ferror@plt+0x2ff0c>
  4339a8:	ldr	w0, [x25, #112]
  4339ac:	sub	w0, w0, #0x1
  4339b0:	str	w0, [x25, #112]
  4339b4:	tbz	w0, #31, 433880 <ferror@plt+0x2ffe0>
  4339b8:	adrp	x3, 466000 <_sch_istable+0x1478>
  4339bc:	mov	w2, #0x5                   	// #5
  4339c0:	adrp	x1, 449000 <warn@@Base+0x12468>
  4339c4:	mov	x0, #0x0                   	// #0
  4339c8:	ldr	x19, [x3, #3776]
  4339cc:	add	x1, x1, #0x5b0
  4339d0:	bl	403700 <dcgettext@plt>
  4339d4:	mov	w24, #0x0                   	// #0
  4339d8:	mov	x1, x0
  4339dc:	mov	x0, x19
  4339e0:	bl	403880 <fprintf@plt>
  4339e4:	b	43345c <ferror@plt+0x2fbbc>
  4339e8:	ldr	w0, [x25, #96]
  4339ec:	sxtw	x1, w24
  4339f0:	cbz	w0, 4339fc <ferror@plt+0x3015c>
  4339f4:	ldr	x0, [x25, #56]
  4339f8:	add	x23, x23, x0
  4339fc:	mov	x2, x23
  433a00:	mov	x0, x21
  433a04:	bl	42c6b0 <ferror@plt+0x28e10>
  433a08:	cmp	w0, #0x0
  433a0c:	cset	w24, ne  // ne = any
  433a10:	b	43345c <ferror@plt+0x2fbbc>
  433a14:	ldr	x0, [x25, #80]
  433a18:	cbz	x0, 433b20 <ferror@plt+0x30280>
  433a1c:	ldr	x1, [x0, #8]
  433a20:	ldr	w2, [x0, #32]
  433a24:	ldr	w3, [x25, #128]
  433a28:	str	x1, [x25, #80]
  433a2c:	cmp	w2, w3
  433a30:	b.cs	433b20 <ferror@plt+0x30280>  // b.hs, b.nlast
  433a34:	ldr	x3, [x25, #136]
  433a38:	ldr	x2, [x3, w2, uxtw #3]
  433a3c:	str	x2, [x0, #40]
  433a40:	cbz	x1, 433b20 <ferror@plt+0x30280>
  433a44:	ldr	x1, [x1, #16]
  433a48:	mov	x0, x21
  433a4c:	bl	42c208 <ferror@plt+0x28968>
  433a50:	cmp	w0, #0x0
  433a54:	cset	w24, ne  // ne = any
  433a58:	b	43345c <ferror@plt+0x2fbbc>
  433a5c:	str	x2, [sp, #112]
  433a60:	cmp	w1, #0x3a
  433a64:	b.ne	4337cc <ferror@plt+0x2ff2c>  // b.any
  433a68:	add	x0, x2, #0x2
  433a6c:	str	x0, [sp, #112]
  433a70:	bl	403560 <strchr@plt>
  433a74:	str	x0, [sp, #112]
  433a78:	mov	x2, x0
  433a7c:	cbnz	x0, 433758 <ferror@plt+0x2feb8>
  433a80:	mov	x0, x22
  433a84:	mov	w24, #0x0                   	// #0
  433a88:	bl	42dd80 <ferror@plt+0x2a4e0>
  433a8c:	b	43345c <ferror@plt+0x2fbbc>
  433a90:	mov	w0, #0x2                   	// #2
  433a94:	mov	w24, #0x1                   	// #1
  433a98:	str	w0, [x25, #64]
  433a9c:	b	43345c <ferror@plt+0x2fbbc>
  433aa0:	cbz	w1, 4336c0 <ferror@plt+0x2fe20>
  433aa4:	ldr	x0, [x25, #104]
  433aa8:	cmp	x0, x23
  433aac:	ccmn	x0, #0x1, #0x4, ls  // ls = plast
  433ab0:	b.ne	4336c0 <ferror@plt+0x2fe20>  // b.any
  433ab4:	str	x23, [x25, #104]
  433ab8:	b	4336c0 <ferror@plt+0x2fe20>
  433abc:	ldr	w1, [x25, #96]
  433ac0:	ldrb	w0, [x22]
  433ac4:	cbz	w1, 433b14 <ferror@plt+0x30274>
  433ac8:	cbz	w0, 433b28 <ferror@plt+0x30288>
  433acc:	nop
  433ad0:	ldr	x0, [x25, #104]
  433ad4:	cmn	x0, #0x1
  433ad8:	b.eq	433b28 <ferror@plt+0x30288>  // b.none
  433adc:	cmp	x0, x23
  433ae0:	csel	x19, x0, x23, ls  // ls = plast
  433ae4:	add	x1, x25, #0x78
  433ae8:	mov	x0, x21
  433aec:	bl	42e0d0 <ferror@plt+0x2a830>
  433af0:	cbz	w0, 4337ac <ferror@plt+0x2ff0c>
  433af4:	mov	x1, x19
  433af8:	mov	x0, x21
  433afc:	bl	42c4e8 <ferror@plt+0x28c48>
  433b00:	cbz	w0, 4337ac <ferror@plt+0x2ff0c>
  433b04:	mov	x0, #0xffffffffffffffff    	// #-1
  433b08:	str	wzr, [x25, #96]
  433b0c:	str	x0, [x25, #104]
  433b10:	ldrb	w0, [x22]
  433b14:	cbz	w0, 433880 <ferror@plt+0x2ffe0>
  433b18:	ldr	x20, [x25, #32]
  433b1c:	b	43342c <ferror@plt+0x2fb8c>
  433b20:	ldr	x1, [x25, #72]
  433b24:	b	433a48 <ferror@plt+0x301a8>
  433b28:	mov	x19, x23
  433b2c:	b	433ae4 <ferror@plt+0x30244>
  433b30:	adrp	x3, 466000 <_sch_istable+0x1478>
  433b34:	mov	w2, #0x5                   	// #5
  433b38:	adrp	x1, 449000 <warn@@Base+0x12468>
  433b3c:	mov	x0, #0x0                   	// #0
  433b40:	ldr	x19, [x3, #3776]
  433b44:	add	x1, x1, #0x590
  433b48:	bl	403700 <dcgettext@plt>
  433b4c:	mov	x1, x0
  433b50:	mov	x0, x19
  433b54:	bl	403880 <fprintf@plt>
  433b58:	b	43345c <ferror@plt+0x2fbbc>
  433b5c:	mov	w0, #0x1                   	// #1
  433b60:	mov	w24, w0
  433b64:	str	w0, [x25, #68]
  433b68:	b	43345c <ferror@plt+0x2fbbc>
  433b6c:	ldrb	w1, [x22, #1]
  433b70:	cmp	w1, #0x65
  433b74:	b.eq	4341a0 <ferror@plt+0x30900>  // b.none
  433b78:	b.ls	433bbc <ferror@plt+0x3031c>  // b.plast
  433b7c:	adrp	x26, 449000 <warn@@Base+0x12468>
  433b80:	cmp	w1, #0x74
  433b84:	add	x26, x26, #0x578
  433b88:	b.eq	433810 <ferror@plt+0x2ff70>  // b.none
  433b8c:	cmp	w1, #0x76
  433b90:	b.eq	4337d8 <ferror@plt+0x2ff38>  // b.none
  433b94:	mov	w2, #0x5                   	// #5
  433b98:	adrp	x1, 449000 <warn@@Base+0x12468>
  433b9c:	mov	x0, #0x0                   	// #0
  433ba0:	add	x1, x1, #0x5c8
  433ba4:	bl	403700 <dcgettext@plt>
  433ba8:	mov	x1, x0
  433bac:	mov	x0, x22
  433bb0:	bl	42dce0 <ferror@plt+0x2a440>
  433bb4:	ldr	x2, [sp, #112]
  433bb8:	b	4337d8 <ferror@plt+0x2ff38>
  433bbc:	cmp	w1, #0x58
  433bc0:	b.eq	4337d8 <ferror@plt+0x2ff38>  // b.none
  433bc4:	cmp	w1, #0x5f
  433bc8:	b.eq	4337d8 <ferror@plt+0x2ff38>  // b.none
  433bcc:	b	433b94 <ferror@plt+0x302f4>
  433bd0:	mov	x0, x22
  433bd4:	bl	4032d0 <xstrdup@plt>
  433bd8:	str	x0, [x25, #32]
  433bdc:	b	43344c <ferror@plt+0x2fbac>
  433be0:	mov	x0, x22
  433be4:	bl	4032d0 <xstrdup@plt>
  433be8:	str	x0, [x25, #32]
  433bec:	b	433454 <ferror@plt+0x2fbb4>
  433bf0:	adrp	x1, 449000 <warn@@Base+0x12468>
  433bf4:	add	x1, x1, #0x70c
  433bf8:	ldrh	w0, [x1, w0, uxtw #1]
  433bfc:	adr	x1, 433c08 <ferror@plt+0x30368>
  433c00:	add	x0, x1, w0, sxth #2
  433c04:	br	x0
  433c08:	mov	x2, #0x0                   	// #0
  433c0c:	add	x3, sp, #0x70
  433c10:	mov	x1, x25
  433c14:	mov	x0, x21
  433c18:	mov	x4, #0x0                   	// #0
  433c1c:	str	x5, [sp, #104]
  433c20:	bl	430950 <ferror@plt+0x2d0b0>
  433c24:	mov	x2, x0
  433c28:	cbz	x0, 4337ac <ferror@plt+0x2ff0c>
  433c2c:	cmp	w20, #0x46
  433c30:	mov	x4, x23
  433c34:	mov	x1, x26
  433c38:	cset	w3, eq  // eq = none
  433c3c:	mov	x0, x21
  433c40:	bl	42c2f0 <ferror@plt+0x28a50>
  433c44:	ldr	x5, [sp, #104]
  433c48:	cbnz	w0, 433c78 <ferror@plt+0x303d8>
  433c4c:	b	4337ac <ferror@plt+0x2ff0c>
  433c50:	add	x6, x0, #0x1
  433c54:	add	x3, sp, #0x70
  433c58:	mov	x1, x25
  433c5c:	mov	x0, x21
  433c60:	mov	x4, #0x0                   	// #0
  433c64:	mov	x2, #0x0                   	// #0
  433c68:	stp	x5, x6, [sp, #104]
  433c6c:	bl	430950 <ferror@plt+0x2d0b0>
  433c70:	ldr	x5, [sp, #104]
  433c74:	cbz	x0, 4337ac <ferror@plt+0x2ff0c>
  433c78:	ldr	x0, [sp, #112]
  433c7c:	ldrb	w1, [x0]
  433c80:	cmp	w1, #0x3b
  433c84:	b.eq	433c50 <ferror@plt+0x303b0>  // b.none
  433c88:	mov	w24, #0x1                   	// #1
  433c8c:	b	433884 <ferror@plt+0x2ffe4>
  433c90:	mov	x2, #0x0                   	// #0
  433c94:	mov	x1, x25
  433c98:	add	x3, sp, #0x70
  433c9c:	mov	x0, x21
  433ca0:	mov	x4, #0x0                   	// #0
  433ca4:	bl	430950 <ferror@plt+0x2d0b0>
  433ca8:	mov	x2, x0
  433cac:	cbz	x0, 4337ac <ferror@plt+0x2ff0c>
  433cb0:	mov	x4, x23
  433cb4:	mov	x1, x26
  433cb8:	mov	x0, x21
  433cbc:	mov	w3, #0x2                   	// #2
  433cc0:	bl	42c400 <ferror@plt+0x28b60>
  433cc4:	cbz	w0, 4337ac <ferror@plt+0x2ff0c>
  433cc8:	mov	w24, #0x1                   	// #1
  433ccc:	b	433884 <ferror@plt+0x2ffe4>
  433cd0:	add	x3, sp, #0x70
  433cd4:	mov	x1, x25
  433cd8:	mov	x0, x21
  433cdc:	mov	x4, #0x0                   	// #0
  433ce0:	mov	x2, #0x0                   	// #0
  433ce4:	bl	430950 <ferror@plt+0x2d0b0>
  433ce8:	mov	x3, x0
  433cec:	cbz	x0, 4337ac <ferror@plt+0x2ff0c>
  433cf0:	mov	x5, x23
  433cf4:	mov	x2, x26
  433cf8:	mov	x1, x25
  433cfc:	mov	x0, x21
  433d00:	mov	w4, #0x2                   	// #2
  433d04:	bl	42e020 <ferror@plt+0x2a780>
  433d08:	cbz	w0, 4337ac <ferror@plt+0x2ff0c>
  433d0c:	mov	w24, #0x1                   	// #1
  433d10:	b	433884 <ferror@plt+0x2ffe4>
  433d14:	cmp	w19, #0x24
  433d18:	b.ne	433c90 <ferror@plt+0x303f0>  // b.any
  433d1c:	b	433d48 <ferror@plt+0x304a8>
  433d20:	add	x6, x0, #0x1
  433d24:	add	x3, sp, #0x70
  433d28:	mov	x1, x25
  433d2c:	mov	x0, x21
  433d30:	mov	x4, #0x0                   	// #0
  433d34:	mov	x2, #0x0                   	// #0
  433d38:	stp	x5, x6, [sp, #104]
  433d3c:	bl	430950 <ferror@plt+0x2d0b0>
  433d40:	ldr	x5, [sp, #104]
  433d44:	cbz	x0, 4337ac <ferror@plt+0x2ff0c>
  433d48:	ldr	x0, [sp, #112]
  433d4c:	ldrb	w1, [x0]
  433d50:	cmp	w1, #0x3b
  433d54:	b.eq	433d20 <ferror@plt+0x30480>  // b.none
  433d58:	mov	w24, #0x1                   	// #1
  433d5c:	b	433884 <ferror@plt+0x2ffe4>
  433d60:	add	x3, sp, #0x70
  433d64:	mov	x1, x25
  433d68:	mov	x0, x21
  433d6c:	mov	x4, #0x0                   	// #0
  433d70:	mov	x2, #0x0                   	// #0
  433d74:	bl	430950 <ferror@plt+0x2d0b0>
  433d78:	mov	x24, x0
  433d7c:	cbz	x0, 4337ac <ferror@plt+0x2ff0c>
  433d80:	cbz	x26, 433df8 <ferror@plt+0x30558>
  433d84:	ldr	x0, [x25]
  433d88:	stp	x27, x28, [sp, #80]
  433d8c:	ldp	x20, x19, [x25, #16]
  433d90:	ldr	x0, [x0, #8]
  433d94:	cmp	x19, #0x0
  433d98:	ldrb	w27, [x0, #28]
  433d9c:	b.le	4341ac <ferror@plt+0x3090c>
  433da0:	ldrb	w28, [x26]
  433da4:	b	433db4 <ferror@plt+0x30514>
  433da8:	add	x20, x20, #0x8
  433dac:	subs	x19, x19, #0x1
  433db0:	b.eq	4341ac <ferror@plt+0x3090c>  // b.none
  433db4:	ldr	x22, [x20]
  433db8:	ldr	x0, [x22, #8]
  433dbc:	cbz	w27, 433dcc <ferror@plt+0x3052c>
  433dc0:	ldrb	w1, [x0]
  433dc4:	cmp	w1, w27
  433dc8:	cinc	x0, x0, eq  // eq = none
  433dcc:	ldrb	w1, [x0]
  433dd0:	cmp	w1, w28
  433dd4:	b.ne	433da8 <ferror@plt+0x30508>  // b.any
  433dd8:	mov	x1, x26
  433ddc:	bl	4034a0 <strcmp@plt>
  433de0:	cbnz	w0, 433da8 <ferror@plt+0x30508>
  433de4:	ldr	x1, [x22, #32]
  433de8:	ldr	x0, [x22, #16]
  433dec:	ldr	x4, [x1, #40]
  433df0:	ldp	x27, x28, [sp, #80]
  433df4:	add	x23, x4, x0
  433df8:	mov	x5, x23
  433dfc:	mov	x3, x24
  433e00:	mov	x2, x26
  433e04:	mov	x1, x25
  433e08:	mov	x0, x21
  433e0c:	mov	w4, #0x1                   	// #1
  433e10:	bl	42e020 <ferror@plt+0x2a780>
  433e14:	cbz	w0, 4337ac <ferror@plt+0x2ff0c>
  433e18:	mov	w24, #0x1                   	// #1
  433e1c:	b	433884 <ferror@plt+0x2ffe4>
  433e20:	mov	x2, #0x0                   	// #0
  433e24:	mov	x1, x25
  433e28:	add	x3, sp, #0x70
  433e2c:	mov	x0, x21
  433e30:	mov	x4, #0x0                   	// #0
  433e34:	bl	430950 <ferror@plt+0x2d0b0>
  433e38:	mov	x2, x0
  433e3c:	cbz	x0, 4337ac <ferror@plt+0x2ff0c>
  433e40:	mov	x4, x23
  433e44:	mov	x1, x26
  433e48:	mov	x0, x21
  433e4c:	mov	w3, #0x4                   	// #4
  433e50:	bl	42c400 <ferror@plt+0x28b60>
  433e54:	cbz	w0, 4337ac <ferror@plt+0x2ff0c>
  433e58:	mov	w24, #0x1                   	// #1
  433e5c:	b	433884 <ferror@plt+0x2ffe4>
  433e60:	add	x0, x2, #0x3
  433e64:	str	x0, [sp, #112]
  433e68:	ldrb	w0, [x2, #3]
  433e6c:	cmp	w0, #0x6e
  433e70:	b.ne	4337a4 <ferror@plt+0x2ff04>  // b.any
  433e74:	add	x0, x2, #0x4
  433e78:	str	x0, [sp, #112]
  433e7c:	ldrb	w0, [x2, #4]
  433e80:	cmp	w0, #0x30
  433e84:	b.ne	4337a4 <ferror@plt+0x2ff04>  // b.any
  433e88:	b	433e94 <ferror@plt+0x305f4>
  433e8c:	add	x0, x0, #0x1
  433e90:	str	x0, [sp, #112]
  433e94:	ldr	x0, [sp, #112]
  433e98:	ldrb	w1, [x0]
  433e9c:	cmp	w1, #0x3b
  433ea0:	b.ne	433e8c <ferror@plt+0x305ec>  // b.any
  433ea4:	mov	w24, #0x1                   	// #1
  433ea8:	b	433884 <ferror@plt+0x2ffe4>
  433eac:	add	x3, sp, #0x70
  433eb0:	mov	x1, x25
  433eb4:	mov	x0, x21
  433eb8:	mov	x4, #0x0                   	// #0
  433ebc:	mov	x2, #0x0                   	// #0
  433ec0:	bl	430950 <ferror@plt+0x2d0b0>
  433ec4:	mov	x3, x0
  433ec8:	cbz	x0, 4337ac <ferror@plt+0x2ff0c>
  433ecc:	mov	x5, x23
  433ed0:	mov	x2, x26
  433ed4:	mov	x1, x25
  433ed8:	mov	x0, x21
  433edc:	mov	w4, #0x3                   	// #3
  433ee0:	bl	42e020 <ferror@plt+0x2a780>
  433ee4:	cbz	w0, 4337ac <ferror@plt+0x2ff0c>
  433ee8:	mov	w24, #0x1                   	// #1
  433eec:	b	433884 <ferror@plt+0x2ffe4>
  433ef0:	ldrb	w0, [x2, #2]
  433ef4:	cmp	w0, #0x74
  433ef8:	b.eq	43424c <ferror@plt+0x309ac>  // b.none
  433efc:	mov	w24, #0x0                   	// #0
  433f00:	mov	x2, x26
  433f04:	add	x4, sp, #0x78
  433f08:	add	x3, sp, #0x70
  433f0c:	mov	x1, x25
  433f10:	mov	x0, x21
  433f14:	bl	430950 <ferror@plt+0x2d0b0>
  433f18:	mov	x2, x0
  433f1c:	cbz	x0, 4337ac <ferror@plt+0x2ff0c>
  433f20:	cbz	x26, 433880 <ferror@plt+0x2ffe0>
  433f24:	ldr	w19, [x25, #424]
  433f28:	mov	x1, x26
  433f2c:	mov	x0, x21
  433f30:	bl	42d3c0 <ferror@plt+0x29b20>
  433f34:	mov	x20, x0
  433f38:	cbz	x0, 4337ac <ferror@plt+0x2ff0c>
  433f3c:	ldr	x0, [sp, #120]
  433f40:	cbz	x0, 433f48 <ferror@plt+0x306a8>
  433f44:	str	x20, [x0]
  433f48:	cbnz	w19, 433f94 <ferror@plt+0x306f4>
  433f4c:	ldr	x19, [x25, #416]
  433f50:	add	x25, x25, #0x1a0
  433f54:	cbz	x19, 433f94 <ferror@plt+0x306f4>
  433f58:	ldrb	w22, [x26]
  433f5c:	b	433f6c <ferror@plt+0x306cc>
  433f60:	mov	x25, x19
  433f64:	ldr	x19, [x19]
  433f68:	cbz	x19, 433f94 <ferror@plt+0x306f4>
  433f6c:	ldr	x0, [x19, #8]
  433f70:	ldrb	w1, [x0]
  433f74:	cmp	w1, w22
  433f78:	b.ne	433f60 <ferror@plt+0x306c0>  // b.any
  433f7c:	mov	x1, x26
  433f80:	bl	4034a0 <strcmp@plt>
  433f84:	cbnz	w0, 433f60 <ferror@plt+0x306c0>
  433f88:	str	x20, [x19, #24]
  433f8c:	ldr	x0, [x19]
  433f90:	str	x0, [x25]
  433f94:	cbz	w24, 433880 <ferror@plt+0x2ffe0>
  433f98:	mov	x2, x20
  433f9c:	mov	x1, x26
  433fa0:	mov	x0, x21
  433fa4:	bl	42d2c8 <ferror@plt+0x29a28>
  433fa8:	cbz	x0, 4337ac <ferror@plt+0x2ff0c>
  433fac:	ldr	x1, [sp, #120]
  433fb0:	cbz	x1, 433880 <ferror@plt+0x2ffe0>
  433fb4:	str	x0, [x1]
  433fb8:	b	43345c <ferror@plt+0x2fbbc>
  433fbc:	mov	x2, #0x0                   	// #0
  433fc0:	mov	x1, x25
  433fc4:	add	x3, sp, #0x70
  433fc8:	mov	x0, x21
  433fcc:	mov	x4, #0x0                   	// #0
  433fd0:	bl	430950 <ferror@plt+0x2d0b0>
  433fd4:	mov	x2, x0
  433fd8:	cbz	x0, 4337ac <ferror@plt+0x2ff0c>
  433fdc:	mov	x3, x23
  433fe0:	mov	x1, x26
  433fe4:	mov	x0, x21
  433fe8:	bl	42c970 <ferror@plt+0x290d0>
  433fec:	cbz	w0, 4337ac <ferror@plt+0x2ff0c>
  433ff0:	mov	w24, #0x1                   	// #1
  433ff4:	b	433884 <ferror@plt+0x2ffe4>
  433ff8:	mov	x2, x26
  433ffc:	mov	x1, x25
  434000:	add	x4, sp, #0x78
  434004:	add	x3, sp, #0x70
  434008:	mov	x0, x21
  43400c:	bl	430950 <ferror@plt+0x2d0b0>
  434010:	mov	x2, x0
  434014:	cbz	x0, 4337ac <ferror@plt+0x2ff0c>
  434018:	cbz	x26, 433880 <ferror@plt+0x2ffe0>
  43401c:	mov	x1, x26
  434020:	mov	x0, x21
  434024:	bl	42d2c8 <ferror@plt+0x29a28>
  434028:	cbz	x0, 4337ac <ferror@plt+0x2ff0c>
  43402c:	ldr	x1, [sp, #120]
  434030:	cbz	x1, 433880 <ferror@plt+0x2ffe0>
  434034:	mov	w24, #0x1                   	// #1
  434038:	str	x0, [x1]
  43403c:	b	43345c <ferror@plt+0x2fbbc>
  434040:	add	x3, sp, #0x70
  434044:	mov	x1, x25
  434048:	mov	x0, x21
  43404c:	mov	x4, #0x0                   	// #0
  434050:	mov	x2, #0x0                   	// #0
  434054:	bl	430950 <ferror@plt+0x2d0b0>
  434058:	mov	x3, x0
  43405c:	cbz	x0, 4337ac <ferror@plt+0x2ff0c>
  434060:	mov	x5, x23
  434064:	mov	x2, x26
  434068:	mov	x1, x25
  43406c:	mov	x0, x21
  434070:	mov	w4, #0x5                   	// #5
  434074:	bl	42e020 <ferror@plt+0x2a780>
  434078:	cbz	w0, 4337ac <ferror@plt+0x2ff0c>
  43407c:	mov	w24, #0x1                   	// #1
  434080:	b	433884 <ferror@plt+0x2ffe4>
  434084:	ldrb	w0, [x2, #2]
  434088:	cmp	w0, #0x46
  43408c:	b.eq	4341b4 <ferror@plt+0x30914>  // b.none
  434090:	mov	x2, #0x0                   	// #0
  434094:	mov	x1, x25
  434098:	add	x3, sp, #0x70
  43409c:	mov	x0, x21
  4340a0:	mov	x4, #0x0                   	// #0
  4340a4:	bl	430950 <ferror@plt+0x2d0b0>
  4340a8:	mov	x2, x0
  4340ac:	cbz	x2, 4337ac <ferror@plt+0x2ff0c>
  4340b0:	mov	x4, x23
  4340b4:	mov	x1, x26
  4340b8:	mov	x0, x21
  4340bc:	mov	w3, #0x1                   	// #1
  4340c0:	bl	42c400 <ferror@plt+0x28b60>
  4340c4:	cbz	w0, 4337ac <ferror@plt+0x2ff0c>
  4340c8:	mov	w24, #0x1                   	// #1
  4340cc:	b	433884 <ferror@plt+0x2ffe4>
  4340d0:	mov	x2, #0x0                   	// #0
  4340d4:	mov	x1, x25
  4340d8:	add	x3, sp, #0x70
  4340dc:	mov	x0, x21
  4340e0:	mov	x4, #0x0                   	// #0
  4340e4:	bl	430950 <ferror@plt+0x2d0b0>
  4340e8:	mov	x2, x0
  4340ec:	cbz	x0, 4337ac <ferror@plt+0x2ff0c>
  4340f0:	mov	x4, x23
  4340f4:	mov	x1, x26
  4340f8:	mov	x0, x21
  4340fc:	mov	w3, #0x3                   	// #3
  434100:	bl	42c400 <ferror@plt+0x28b60>
  434104:	cbz	w0, 4337ac <ferror@plt+0x2ff0c>
  434108:	mov	w24, #0x1                   	// #1
  43410c:	b	433884 <ferror@plt+0x2ffe4>
  434110:	ldrb	w0, [x2, #2]
  434114:	cmp	w0, #0x3d
  434118:	b.ne	433a80 <ferror@plt+0x301e0>  // b.any
  43411c:	add	x0, x2, #0x4
  434120:	str	x0, [sp, #112]
  434124:	ldrb	w1, [x2, #3]
  434128:	cmp	w1, #0x69
  43412c:	b.eq	434220 <ferror@plt+0x30980>  // b.none
  434130:	cmp	w1, #0x72
  434134:	b.eq	434200 <ferror@plt+0x30960>  // b.none
  434138:	cmp	w1, #0x65
  43413c:	b.ne	433a80 <ferror@plt+0x301e0>  // b.any
  434140:	mov	x1, x25
  434144:	add	x3, sp, #0x70
  434148:	mov	x0, x21
  43414c:	mov	x4, #0x0                   	// #0
  434150:	mov	x2, #0x0                   	// #0
  434154:	bl	430950 <ferror@plt+0x2d0b0>
  434158:	mov	x19, x0
  43415c:	cbz	x0, 4337ac <ferror@plt+0x2ff0c>
  434160:	ldr	x0, [sp, #112]
  434164:	ldrb	w1, [x0]
  434168:	cmp	w1, #0x2c
  43416c:	b.ne	433a80 <ferror@plt+0x301e0>  // b.any
  434170:	mov	w2, #0xa                   	// #10
  434174:	mov	x1, #0x0                   	// #0
  434178:	bl	4034e0 <strtol@plt>
  43417c:	mov	x3, x0
  434180:	mov	x2, x19
  434184:	mov	x1, x26
  434188:	mov	x0, x21
  43418c:	sxtw	x3, w3
  434190:	bl	42c908 <ferror@plt+0x29068>
  434194:	cbz	w0, 4337ac <ferror@plt+0x2ff0c>
  434198:	mov	w24, #0x1                   	// #1
  43419c:	b	433884 <ferror@plt+0x2ffe4>
  4341a0:	adrp	x26, 449000 <warn@@Base+0x12468>
  4341a4:	add	x26, x26, #0x580
  4341a8:	b	433810 <ferror@plt+0x2ff70>
  4341ac:	ldp	x27, x28, [sp, #80]
  4341b0:	b	433df8 <ferror@plt+0x30558>
  4341b4:	add	x6, x2, #0x3
  4341b8:	mov	x1, x25
  4341bc:	add	x3, sp, #0x70
  4341c0:	mov	x0, x21
  4341c4:	mov	x4, #0x0                   	// #0
  4341c8:	mov	x2, #0x0                   	// #0
  4341cc:	str	x6, [sp, #112]
  4341d0:	bl	430950 <ferror@plt+0x2d0b0>
  4341d4:	mov	x1, x0
  4341d8:	cbz	x0, 4337ac <ferror@plt+0x2ff0c>
  4341dc:	mov	x2, #0x0                   	// #0
  4341e0:	mov	w3, #0x0                   	// #0
  4341e4:	mov	x0, x21
  4341e8:	bl	42cce8 <ferror@plt+0x29448>
  4341ec:	mov	x1, x0
  4341f0:	mov	x0, x21
  4341f4:	bl	42cc90 <ferror@plt+0x293f0>
  4341f8:	mov	x2, x0
  4341fc:	b	4340ac <ferror@plt+0x3080c>
  434200:	mov	x1, #0x0                   	// #0
  434204:	bl	403030 <strtod@plt>
  434208:	mov	x1, x26
  43420c:	mov	x0, x21
  434210:	bl	42c8b8 <ferror@plt+0x29018>
  434214:	cbz	w0, 4337ac <ferror@plt+0x2ff0c>
  434218:	mov	w24, #0x1                   	// #1
  43421c:	b	433884 <ferror@plt+0x2ffe4>
  434220:	mov	w2, #0xa                   	// #10
  434224:	mov	x1, #0x0                   	// #0
  434228:	bl	4034e0 <strtol@plt>
  43422c:	mov	x2, x0
  434230:	mov	x1, x26
  434234:	mov	x0, x21
  434238:	sxtw	x2, w2
  43423c:	bl	42c868 <ferror@plt+0x28fc8>
  434240:	cbz	w0, 4337ac <ferror@plt+0x2ff0c>
  434244:	mov	w24, #0x1                   	// #1
  434248:	b	433884 <ferror@plt+0x2ffe4>
  43424c:	add	x2, x2, #0x3
  434250:	mov	w24, #0x1                   	// #1
  434254:	str	x2, [sp, #112]
  434258:	b	433f00 <ferror@plt+0x30660>
  43425c:	nop
  434260:	stp	x29, x30, [sp, #-48]!
  434264:	mov	x29, sp
  434268:	stp	x19, x20, [sp, #16]
  43426c:	mov	x20, x0
  434270:	mov	x0, #0x3e8f                	// #16015
  434274:	str	x21, [sp, #32]
  434278:	cmp	x1, x0
  43427c:	mov	x21, x1
  434280:	b.gt	434360 <ferror@plt+0x30ac0>
  434284:	cmp	x1, #0xf
  434288:	mov	x19, x1
  43428c:	b.gt	4342a4 <ferror@plt+0x30a04>
  434290:	b	4342f4 <ferror@plt+0x30a54>
  434294:	sub	x19, x19, #0x10
  434298:	mov	x20, x2
  43429c:	cmp	x19, #0xf
  4342a0:	b.le	4342f0 <ferror@plt+0x30a50>
  4342a4:	ldr	x2, [x20]
  4342a8:	cbnz	x2, 434294 <ferror@plt+0x309f4>
  4342ac:	mov	x0, #0x88                  	// #136
  4342b0:	bl	4032a0 <xmalloc@plt>
  4342b4:	str	x0, [x20]
  4342b8:	sub	x19, x19, #0x10
  4342bc:	stp	xzr, xzr, [x0]
  4342c0:	cmp	x19, #0xf
  4342c4:	stp	xzr, xzr, [x0, #16]
  4342c8:	stp	xzr, xzr, [x0, #32]
  4342cc:	stp	xzr, xzr, [x0, #48]
  4342d0:	stp	xzr, xzr, [x0, #64]
  4342d4:	stp	xzr, xzr, [x0, #80]
  4342d8:	stp	xzr, xzr, [x0, #96]
  4342dc:	stp	xzr, xzr, [x0, #112]
  4342e0:	str	xzr, [x0, #128]
  4342e4:	ldr	x2, [x20]
  4342e8:	mov	x20, x2
  4342ec:	b.gt	4342a4 <ferror@plt+0x30a04>
  4342f0:	and	x21, x21, #0xf
  4342f4:	ldr	x0, [x20]
  4342f8:	cbz	x0, 434314 <ferror@plt+0x30a74>
  4342fc:	add	x0, x0, #0x8
  434300:	add	x0, x0, x21, lsl #3
  434304:	ldp	x19, x20, [sp, #16]
  434308:	ldr	x21, [sp, #32]
  43430c:	ldp	x29, x30, [sp], #48
  434310:	ret
  434314:	mov	x0, #0x88                  	// #136
  434318:	bl	4032a0 <xmalloc@plt>
  43431c:	str	x0, [x20]
  434320:	stp	xzr, xzr, [x0]
  434324:	stp	xzr, xzr, [x0, #16]
  434328:	stp	xzr, xzr, [x0, #32]
  43432c:	stp	xzr, xzr, [x0, #48]
  434330:	stp	xzr, xzr, [x0, #64]
  434334:	stp	xzr, xzr, [x0, #80]
  434338:	stp	xzr, xzr, [x0, #96]
  43433c:	stp	xzr, xzr, [x0, #112]
  434340:	str	xzr, [x0, #128]
  434344:	ldr	x0, [x20]
  434348:	ldp	x19, x20, [sp, #16]
  43434c:	add	x0, x0, #0x8
  434350:	add	x0, x0, x21, lsl #3
  434354:	ldr	x21, [sp, #32]
  434358:	ldp	x29, x30, [sp], #48
  43435c:	ret
  434360:	mov	w2, #0x5                   	// #5
  434364:	adrp	x1, 449000 <warn@@Base+0x12468>
  434368:	mov	x0, #0x0                   	// #0
  43436c:	add	x1, x1, #0x778
  434370:	bl	403700 <dcgettext@plt>
  434374:	mov	x1, x21
  434378:	bl	435778 <ferror@plt+0x31ed8>
  43437c:	nop
  434380:	stp	x29, x30, [sp, #-48]!
  434384:	and	w3, w3, #0xff
  434388:	mov	x7, x1
  43438c:	mov	x29, sp
  434390:	stp	x19, x20, [sp, #16]
  434394:	cmp	w3, #0x9
  434398:	mov	x20, x2
  43439c:	mov	x2, x5
  4343a0:	b.eq	434554 <ferror@plt+0x30cb4>  // b.none
  4343a4:	b.ls	4343f0 <ferror@plt+0x30b50>  // b.plast
  4343a8:	mov	x19, x0
  4343ac:	cmp	w3, #0xf
  4343b0:	b.eq	4344c8 <ferror@plt+0x30c28>  // b.none
  4343b4:	b.ls	434494 <ferror@plt+0x30bf4>  // b.plast
  4343b8:	cmp	w3, #0x11
  4343bc:	b.ne	434434 <ferror@plt+0x30b94>  // b.any
  4343c0:	ldr	x5, [x7, #32]
  4343c4:	mov	x0, x4
  4343c8:	ldp	x1, x4, [x1, #8]
  4343cc:	mov	w3, #0x2                   	// #2
  4343d0:	ldr	x5, [x5, #40]
  4343d4:	add	x4, x5, x4
  4343d8:	bl	42c400 <ferror@plt+0x28b60>
  4343dc:	cmp	w0, #0x0
  4343e0:	cset	w0, ne  // ne = any
  4343e4:	ldp	x19, x20, [sp, #16]
  4343e8:	ldp	x29, x30, [sp], #48
  4343ec:	ret
  4343f0:	cmp	w3, #0x3
  4343f4:	b.eq	43451c <ferror@plt+0x30c7c>  // b.none
  4343f8:	b.ls	434464 <ferror@plt+0x30bc4>  // b.plast
  4343fc:	cmp	w3, #0x4
  434400:	b.ne	43450c <ferror@plt+0x30c6c>  // b.any
  434404:	ldr	x5, [x7, #32]
  434408:	mov	x0, x4
  43440c:	ldp	x1, x4, [x1, #8]
  434410:	mov	w3, #0x5                   	// #5
  434414:	ldr	x5, [x5, #40]
  434418:	add	x4, x5, x4
  43441c:	bl	42c9b0 <ferror@plt+0x29110>
  434420:	cmp	w0, #0x0
  434424:	cset	w0, ne  // ne = any
  434428:	ldp	x19, x20, [sp, #16]
  43442c:	ldp	x29, x30, [sp], #48
  434430:	ret
  434434:	cmp	w3, #0x7f
  434438:	b.ne	43450c <ferror@plt+0x30c6c>  // b.any
  43443c:	ldr	x5, [x7, #32]
  434440:	mov	x0, x4
  434444:	ldp	x1, x4, [x7, #8]
  434448:	mov	w3, #0x1                   	// #1
  43444c:	ldr	x5, [x5, #40]
  434450:	add	x4, x5, x4
  434454:	bl	42c9b0 <ferror@plt+0x29110>
  434458:	cmp	w0, #0x0
  43445c:	cset	w0, ne  // ne = any
  434460:	b	434428 <ferror@plt+0x30b88>
  434464:	cmp	w3, #0x1
  434468:	b.ne	434504 <ferror@plt+0x30c64>  // b.any
  43446c:	ldr	x5, [x7, #32]
  434470:	mov	x0, x4
  434474:	ldp	x1, x4, [x1, #8]
  434478:	mov	w3, #0x4                   	// #4
  43447c:	ldr	x5, [x5, #40]
  434480:	add	x4, x5, x4
  434484:	bl	42c9b0 <ferror@plt+0x29110>
  434488:	cmp	w0, #0x0
  43448c:	cset	w0, ne  // ne = any
  434490:	b	434428 <ferror@plt+0x30b88>
  434494:	cmp	w3, #0xd
  434498:	b.ne	4344bc <ferror@plt+0x30c1c>  // b.any
  43449c:	ldr	x1, [x1, #8]
  4344a0:	mov	x0, x4
  4344a4:	bl	42d2c8 <ferror@plt+0x29a28>
  4344a8:	cmp	x0, #0x0
  4344ac:	cset	w0, ne  // ne = any
  4344b0:	ldp	x19, x20, [sp, #16]
  4344b4:	ldp	x29, x30, [sp], #48
  4344b8:	ret
  4344bc:	mov	w0, #0x1                   	// #1
  4344c0:	b.hi	4343e4 <ferror@plt+0x30b44>  // b.pmore
  4344c4:	tbnz	w3, #0, 4343e4 <ferror@plt+0x30b44>
  4344c8:	ldr	x1, [x7, #8]
  4344cc:	mov	x0, x4
  4344d0:	str	x21, [sp, #32]
  4344d4:	bl	42d3c0 <ferror@plt+0x29b20>
  4344d8:	mov	x21, x0
  4344dc:	mov	w0, #0x0                   	// #0
  4344e0:	cbz	x21, 43457c <ferror@plt+0x30cdc>
  4344e4:	mov	x1, x20
  4344e8:	mov	x0, x19
  4344ec:	bl	434260 <ferror@plt+0x309c0>
  4344f0:	mov	x1, x0
  4344f4:	mov	w0, #0x1                   	// #1
  4344f8:	str	x21, [x1]
  4344fc:	ldr	x21, [sp, #32]
  434500:	b	4343e4 <ferror@plt+0x30b44>
  434504:	cmp	w3, #0x2
  434508:	b.eq	43443c <ferror@plt+0x30b9c>  // b.none
  43450c:	mov	w0, #0x1                   	// #1
  434510:	ldp	x19, x20, [sp, #16]
  434514:	ldp	x29, x30, [sp], #48
  434518:	ret
  43451c:	ldr	x0, [x7, #32]
  434520:	cmp	w6, #0x0
  434524:	ldp	x1, x5, [x1, #8]
  434528:	cset	w3, ne  // ne = any
  43452c:	ldr	x6, [x0, #40]
  434530:	add	w3, w3, #0x2
  434534:	mov	x0, x4
  434538:	add	x4, x6, x5
  43453c:	bl	42c9b0 <ferror@plt+0x29110>
  434540:	cmp	w0, #0x0
  434544:	cset	w0, ne  // ne = any
  434548:	ldp	x19, x20, [sp, #16]
  43454c:	ldp	x29, x30, [sp], #48
  434550:	ret
  434554:	ldr	x5, [x7, #32]
  434558:	mov	x0, x4
  43455c:	ldp	x1, x4, [x1, #8]
  434560:	mov	w3, #0x1                   	// #1
  434564:	ldr	x5, [x5, #40]
  434568:	add	x4, x5, x4
  43456c:	bl	42c400 <ferror@plt+0x28b60>
  434570:	cmp	w0, #0x0
  434574:	cset	w0, ne  // ne = any
  434578:	b	4343e4 <ferror@plt+0x30b44>
  43457c:	ldr	x21, [sp, #32]
  434580:	b	4343e4 <ferror@plt+0x30b44>
  434584:	nop
  434588:	stp	x29, x30, [sp, #-160]!
  43458c:	mov	x8, x5
  434590:	mov	x29, sp
  434594:	ldr	x9, [x0, #248]
  434598:	stp	x19, x20, [sp, #16]
  43459c:	mov	w19, w4
  4345a0:	stp	x21, x22, [sp, #32]
  4345a4:	mov	x20, x7
  4345a8:	ldr	w12, [x9, #56]
  4345ac:	stp	x23, x24, [sp, #48]
  4345b0:	mov	x21, x0
  4345b4:	mov	x24, x1
  4345b8:	stp	x25, x26, [sp, #64]
  4345bc:	mov	x22, x2
  4345c0:	mov	x26, x3
  4345c4:	bics	wzr, w4, w12
  4345c8:	b.eq	4346bc <ferror@plt+0x30e1c>  // b.none
  4345cc:	sxtw	x14, w4
  4345d0:	ldr	w4, [x9, #68]
  4345d4:	ldp	w15, w10, [x9, #60]
  4345d8:	mov	x13, #0x1                   	// #1
  4345dc:	asr	w11, w19, w4
  4345e0:	eor	w4, w19, w11
  4345e4:	and	x9, x10, x14
  4345e8:	and	w4, w4, w12
  4345ec:	lsl	x10, x13, x15
  4345f0:	eor	w4, w4, w11
  4345f4:	cmp	x9, x10
  4345f8:	b.eq	434798 <ferror@plt+0x30ef8>  // b.none
  4345fc:	mov	x10, #0x2                   	// #2
  434600:	lsl	x10, x10, x15
  434604:	cmp	x9, x10
  434608:	b.eq	43498c <ferror@plt+0x310ec>  // b.none
  43460c:	mov	x0, #0x3                   	// #3
  434610:	lsl	x15, x0, x15
  434614:	cmp	x9, x15
  434618:	b.ne	434950 <ferror@plt+0x310b0>  // b.any
  43461c:	mov	x19, #0xffffffffffffffff    	// #-1
  434620:	cbz	x5, 434658 <ferror@plt+0x30db8>
  434624:	ldrh	w19, [x5, #16]
  434628:	add	x0, x5, #0x10
  43462c:	cbz	w19, 43464c <ferror@plt+0x30dac>
  434630:	mov	w1, #0x0                   	// #0
  434634:	ldrh	w2, [x0, #2]
  434638:	add	w1, w1, #0x1
  43463c:	strh	w2, [x0], #2
  434640:	cmp	w2, #0x0
  434644:	ccmp	w1, #0x3, #0x4, ne  // ne = any
  434648:	b.ne	434634 <ferror@plt+0x30d94>  // b.any
  43464c:	sub	w19, w19, #0x1
  434650:	strh	wzr, [x0]
  434654:	sxtw	x19, w19
  434658:	mov	x0, x21
  43465c:	mov	x2, x22
  434660:	mov	x5, x8
  434664:	mov	x3, x26
  434668:	mov	x1, x24
  43466c:	mov	x7, x20
  434670:	mov	w6, #0x0                   	// #0
  434674:	bl	434588 <ferror@plt+0x30ce8>
  434678:	ldr	x2, [x22, #40]
  43467c:	mov	x21, x0
  434680:	cbz	x2, 4346fc <ferror@plt+0x30e5c>
  434684:	mov	x4, x19
  434688:	mov	x1, x21
  43468c:	mov	x0, x20
  434690:	mov	w5, #0x0                   	// #0
  434694:	mov	x3, #0x0                   	// #0
  434698:	bl	42ce38 <ferror@plt+0x29598>
  43469c:	mov	x23, x0
  4346a0:	mov	x0, x23
  4346a4:	ldp	x19, x20, [sp, #16]
  4346a8:	ldp	x21, x22, [sp, #32]
  4346ac:	ldp	x23, x24, [sp, #48]
  4346b0:	ldp	x25, x26, [sp, #64]
  4346b4:	ldp	x29, x30, [sp], #160
  4346b8:	ret
  4346bc:	mov	w4, w6
  4346c0:	cbz	x5, 4346d0 <ferror@plt+0x30e30>
  4346c4:	ldr	x1, [x5]
  4346c8:	cmp	x1, #0x0
  4346cc:	b.gt	434900 <ferror@plt+0x31060>
  4346d0:	cmp	w19, #0x10
  4346d4:	cbnz	w4, 434728 <ferror@plt+0x30e88>
  4346d8:	b.hi	434928 <ferror@plt+0x31088>  // b.pmore
  4346dc:	add	x0, x22, w19, sxtw #3
  4346e0:	sxtw	x25, w19
  4346e4:	ldr	x23, [x0, #8]
  4346e8:	cbnz	x23, 4346a0 <ferror@plt+0x30e00>
  4346ec:	cmp	w19, #0x8
  4346f0:	b.eq	434b50 <ferror@plt+0x312b0>  // b.none
  4346f4:	mov	x8, #0x0                   	// #0
  4346f8:	b	434744 <ferror@plt+0x30ea4>
  4346fc:	mov	w1, #0x4                   	// #4
  434700:	mov	x0, x20
  434704:	bl	42cb20 <ferror@plt+0x29280>
  434708:	mov	x2, x0
  43470c:	adrp	x1, 448000 <warn@@Base+0x11468>
  434710:	mov	x0, x20
  434714:	add	x1, x1, #0x108
  434718:	bl	42d2c8 <ferror@plt+0x29a28>
  43471c:	mov	x2, x0
  434720:	str	x0, [x22, #40]
  434724:	b	434684 <ferror@plt+0x30de4>
  434728:	b.hi	434928 <ferror@plt+0x31088>  // b.pmore
  43472c:	add	x0, x22, w19, sxtw #3
  434730:	sxtw	x25, w19
  434734:	ldr	x23, [x0, #8]
  434738:	cbnz	x23, 4346a0 <ferror@plt+0x30e00>
  43473c:	cmp	w19, #0x8
  434740:	b.eq	434b4c <ferror@plt+0x312ac>  // b.none
  434744:	cmp	w19, #0x8
  434748:	b.gt	43480c <ferror@plt+0x30f6c>
  43474c:	cmp	w19, #0x4
  434750:	b.eq	434b2c <ferror@plt+0x3128c>  // b.none
  434754:	b.le	4347d8 <ferror@plt+0x30f38>
  434758:	cmp	w19, #0x6
  43475c:	b.eq	4349e8 <ferror@plt+0x31148>  // b.none
  434760:	cmp	w19, #0x7
  434764:	b.ne	4347b0 <ferror@plt+0x30f10>  // b.any
  434768:	mov	w1, #0x8                   	// #8
  43476c:	mov	x0, x20
  434770:	bl	42cb50 <ferror@plt+0x292b0>
  434774:	mov	x2, x0
  434778:	adrp	x1, 448000 <warn@@Base+0x11468>
  43477c:	add	x1, x1, #0x8
  434780:	mov	x0, x20
  434784:	bl	42d2c8 <ferror@plt+0x29a28>
  434788:	mov	x23, x0
  43478c:	add	x22, x22, x25, lsl #3
  434790:	str	x23, [x22, #8]
  434794:	b	4346a0 <ferror@plt+0x30e00>
  434798:	bl	434588 <ferror@plt+0x30ce8>
  43479c:	mov	x1, x0
  4347a0:	mov	x0, x20
  4347a4:	bl	42cc90 <ferror@plt+0x293f0>
  4347a8:	mov	x23, x0
  4347ac:	b	4346a0 <ferror@plt+0x30e00>
  4347b0:	cmp	w19, #0x5
  4347b4:	b.ne	434c00 <ferror@plt+0x31360>  // b.any
  4347b8:	mov	w2, #0x0                   	// #0
  4347bc:	mov	w1, #0x4                   	// #4
  4347c0:	mov	x0, x20
  4347c4:	bl	42cb20 <ferror@plt+0x29280>
  4347c8:	adrp	x1, 448000 <warn@@Base+0x11468>
  4347cc:	mov	x2, x0
  4347d0:	add	x1, x1, #0xf90
  4347d4:	b	434780 <ferror@plt+0x30ee0>
  4347d8:	cmp	w19, #0x2
  4347dc:	b.eq	4349c8 <ferror@plt+0x31128>  // b.none
  4347e0:	b.le	434844 <ferror@plt+0x30fa4>
  4347e4:	cmp	w19, #0x3
  4347e8:	b.ne	434c00 <ferror@plt+0x31360>  // b.any
  4347ec:	mov	w2, #0x0                   	// #0
  4347f0:	mov	w1, #0x2                   	// #2
  4347f4:	mov	x0, x20
  4347f8:	bl	42cb20 <ferror@plt+0x29280>
  4347fc:	adrp	x1, 448000 <warn@@Base+0x11468>
  434800:	mov	x2, x0
  434804:	add	x1, x1, #0xf88
  434808:	b	434780 <ferror@plt+0x30ee0>
  43480c:	cmp	w19, #0xd
  434810:	b.eq	434b0c <ferror@plt+0x3126c>  // b.none
  434814:	b.le	43488c <ferror@plt+0x30fec>
  434818:	cmp	w19, #0xf
  43481c:	b.eq	434a04 <ferror@plt+0x31164>  // b.none
  434820:	cmp	w19, #0x10
  434824:	b.ne	434864 <ferror@plt+0x30fc4>  // b.any
  434828:	mov	w1, #0xc                   	// #12
  43482c:	mov	x0, x20
  434830:	bl	42cb50 <ferror@plt+0x292b0>
  434834:	mov	x2, x0
  434838:	adrp	x1, 448000 <warn@@Base+0x11468>
  43483c:	add	x1, x1, #0xff8
  434840:	b	434780 <ferror@plt+0x30ee0>
  434844:	cmp	w19, #0x1
  434848:	b.hi	434c00 <ferror@plt+0x31360>  // b.pmore
  43484c:	mov	x0, x20
  434850:	bl	42cb10 <ferror@plt+0x29270>
  434854:	adrp	x1, 447000 <warn@@Base+0x10468>
  434858:	mov	x2, x0
  43485c:	add	x1, x1, #0xf40
  434860:	b	434780 <ferror@plt+0x30ee0>
  434864:	cmp	w19, #0xe
  434868:	b.ne	434c00 <ferror@plt+0x31360>  // b.any
  43486c:	mov	w2, #0x1                   	// #1
  434870:	mov	w1, #0x4                   	// #4
  434874:	mov	x0, x20
  434878:	bl	42cb20 <ferror@plt+0x29280>
  43487c:	adrp	x1, 448000 <warn@@Base+0x11468>
  434880:	mov	x2, x0
  434884:	add	x1, x1, #0xfc8
  434888:	b	434780 <ferror@plt+0x30ee0>
  43488c:	cmp	w19, #0xa
  434890:	b.eq	434a24 <ferror@plt+0x31184>  // b.none
  434894:	cmp	w19, #0xc
  434898:	b.ne	4348bc <ferror@plt+0x3101c>  // b.any
  43489c:	mov	w2, #0x1                   	// #1
  4348a0:	mov	x0, x20
  4348a4:	mov	w1, w2
  4348a8:	bl	42cb20 <ferror@plt+0x29280>
  4348ac:	adrp	x1, 448000 <warn@@Base+0x11468>
  4348b0:	mov	x2, x0
  4348b4:	add	x1, x1, #0xf98
  4348b8:	b	434780 <ferror@plt+0x30ee0>
  4348bc:	cmp	w19, #0x9
  4348c0:	b.ne	434c00 <ferror@plt+0x31360>  // b.any
  4348c4:	cbz	x8, 4349ac <ferror@plt+0x3110c>
  4348c8:	ldr	x5, [x8, #24]
  4348cc:	mov	x6, x20
  4348d0:	mov	w3, w19
  4348d4:	mov	x1, x24
  4348d8:	mov	x0, x21
  4348dc:	add	x4, x8, #0xa
  4348e0:	mov	x2, x22
  4348e4:	bl	434c18 <ferror@plt+0x31378>
  4348e8:	mov	x23, x0
  4348ec:	mov	x1, x26
  4348f0:	mov	x0, x22
  4348f4:	bl	434260 <ferror@plt+0x309c0>
  4348f8:	str	x23, [x0]
  4348fc:	b	4346a0 <ferror@plt+0x30e00>
  434900:	mov	x0, x2
  434904:	bl	434260 <ferror@plt+0x309c0>
  434908:	ldr	x23, [x0]
  43490c:	cbnz	x23, 4346a0 <ferror@plt+0x30e00>
  434910:	mov	x1, x0
  434914:	mov	x2, #0x0                   	// #0
  434918:	mov	x0, x20
  43491c:	bl	42cac0 <ferror@plt+0x29220>
  434920:	mov	x23, x0
  434924:	b	4346a0 <ferror@plt+0x30e00>
  434928:	mov	x0, x20
  43492c:	bl	42cb10 <ferror@plt+0x29270>
  434930:	mov	x23, x0
  434934:	mov	x0, x23
  434938:	ldp	x19, x20, [sp, #16]
  43493c:	ldp	x21, x22, [sp, #32]
  434940:	ldp	x23, x24, [sp, #48]
  434944:	ldp	x25, x26, [sp, #64]
  434948:	ldp	x29, x30, [sp], #160
  43494c:	ret
  434950:	mov	w2, #0x5                   	// #5
  434954:	adrp	x1, 449000 <warn@@Base+0x12468>
  434958:	mov	x0, #0x0                   	// #0
  43495c:	add	x1, x1, #0x7a0
  434960:	bl	403700 <dcgettext@plt>
  434964:	mov	x23, #0x0                   	// #0
  434968:	mov	w1, w19
  43496c:	bl	4357f0 <ferror@plt+0x31f50>
  434970:	mov	x0, x23
  434974:	ldp	x19, x20, [sp, #16]
  434978:	ldp	x21, x22, [sp, #32]
  43497c:	ldp	x23, x24, [sp, #48]
  434980:	ldp	x25, x26, [sp, #64]
  434984:	ldp	x29, x30, [sp], #160
  434988:	ret
  43498c:	bl	434588 <ferror@plt+0x30ce8>
  434990:	mov	x1, x0
  434994:	mov	w3, #0x0                   	// #0
  434998:	mov	x0, x20
  43499c:	mov	x2, #0x0                   	// #0
  4349a0:	bl	42cce8 <ferror@plt+0x29448>
  4349a4:	mov	x23, x0
  4349a8:	b	4346a0 <ferror@plt+0x30e00>
  4349ac:	mov	x0, x20
  4349b0:	mov	x3, #0x0                   	// #0
  4349b4:	mov	x2, #0x0                   	// #0
  4349b8:	mov	w1, #0x0                   	// #0
  4349bc:	bl	42cb68 <ferror@plt+0x292c8>
  4349c0:	mov	x23, x0
  4349c4:	b	4348ec <ferror@plt+0x3104c>
  4349c8:	mov	w2, #0x0                   	// #0
  4349cc:	mov	w1, #0x1                   	// #1
  4349d0:	mov	x0, x20
  4349d4:	bl	42cb20 <ferror@plt+0x29280>
  4349d8:	adrp	x1, 44c000 <warn@@Base+0x15468>
  4349dc:	mov	x2, x0
  4349e0:	add	x1, x1, #0xbb0
  4349e4:	b	434780 <ferror@plt+0x30ee0>
  4349e8:	mov	w1, #0x4                   	// #4
  4349ec:	mov	x0, x20
  4349f0:	bl	42cb50 <ferror@plt+0x292b0>
  4349f4:	mov	x2, x0
  4349f8:	adrp	x1, 448000 <warn@@Base+0x11468>
  4349fc:	add	x1, x1, #0x0
  434a00:	b	434780 <ferror@plt+0x30ee0>
  434a04:	mov	w2, #0x1                   	// #1
  434a08:	mov	w1, #0x4                   	// #4
  434a0c:	mov	x0, x20
  434a10:	bl	42cb20 <ferror@plt+0x29280>
  434a14:	adrp	x1, 448000 <warn@@Base+0x11468>
  434a18:	mov	x2, x0
  434a1c:	add	x1, x1, #0xfe8
  434a20:	b	434780 <ferror@plt+0x30ee0>
  434a24:	cbz	x8, 434ba0 <ferror@plt+0x31300>
  434a28:	mov	x0, #0x50                  	// #80
  434a2c:	stp	x27, x28, [sp, #80]
  434a30:	mov	w23, #0x0                   	// #0
  434a34:	ldr	x28, [x8, #24]
  434a38:	bl	4032a0 <xmalloc@plt>
  434a3c:	mov	x25, x0
  434a40:	mov	x0, #0x50                  	// #80
  434a44:	bl	4032a0 <xmalloc@plt>
  434a48:	str	x0, [sp, #96]
  434a4c:	ldr	x1, [x24, #24]
  434a50:	cmp	x1, x28
  434a54:	b.ge	434aac <ferror@plt+0x3120c>  // b.tcont
  434a58:	ldp	x3, x1, [x24, #8]
  434a5c:	add	x2, sp, #0x78
  434a60:	mov	x0, x21
  434a64:	cmp	x1, x3
  434a68:	b.ge	434aac <ferror@plt+0x3120c>  // b.tcont
  434a6c:	ldr	x3, [x24]
  434a70:	ldr	x27, [x3, x1, lsl #3]
  434a74:	mov	x1, x27
  434a78:	bl	403580 <bfd_coff_get_syment@plt>
  434a7c:	cbz	w0, 434bb8 <ferror@plt+0x31318>
  434a80:	ldp	x1, x4, [x24, #16]
  434a84:	ldrb	w0, [sp, #153]
  434a88:	ldrb	w2, [sp, #152]
  434a8c:	add	x0, x0, #0x1
  434a90:	cmp	w2, #0x10
  434a94:	add	x1, x1, #0x1
  434a98:	add	x0, x0, x4
  434a9c:	stp	x1, x0, [x24, #16]
  434aa0:	b.eq	434acc <ferror@plt+0x3122c>  // b.none
  434aa4:	cmp	w2, #0x66
  434aa8:	b.ne	434b00 <ferror@plt+0x31260>  // b.any
  434aac:	ldr	x2, [sp, #96]
  434ab0:	str	xzr, [x25, w23, sxtw #3]
  434ab4:	mov	x1, x25
  434ab8:	mov	x0, x20
  434abc:	bl	42cc40 <ferror@plt+0x293a0>
  434ac0:	mov	x23, x0
  434ac4:	ldp	x27, x28, [sp, #80]
  434ac8:	b	4348ec <ferror@plt+0x3104c>
  434acc:	add	w2, w23, #0x1
  434ad0:	cmp	w19, w2
  434ad4:	b.le	434b6c <ferror@plt+0x312cc>
  434ad8:	ldr	x0, [x27, #32]
  434adc:	sxtw	x1, w23
  434ae0:	mov	w23, w2
  434ae4:	ldp	x2, x4, [x27, #8]
  434ae8:	ldr	x0, [x0, #40]
  434aec:	str	x2, [x25, x1, lsl #3]
  434af0:	ldr	x2, [sp, #96]
  434af4:	add	x0, x0, x4
  434af8:	str	x0, [x2, x1, lsl #3]
  434afc:	ldr	x0, [x24, #24]
  434b00:	cmp	x0, x28
  434b04:	b.lt	434a58 <ferror@plt+0x311b8>  // b.tstop
  434b08:	b	434aac <ferror@plt+0x3120c>
  434b0c:	mov	w2, #0x1                   	// #1
  434b10:	mov	w1, #0x2                   	// #2
  434b14:	mov	x0, x20
  434b18:	bl	42cb20 <ferror@plt+0x29280>
  434b1c:	adrp	x1, 448000 <warn@@Base+0x11468>
  434b20:	mov	x2, x0
  434b24:	add	x1, x1, #0xfb8
  434b28:	b	434780 <ferror@plt+0x30ee0>
  434b2c:	mov	w1, w19
  434b30:	mov	w2, #0x0                   	// #0
  434b34:	mov	x0, x20
  434b38:	bl	42cb20 <ferror@plt+0x29280>
  434b3c:	adrp	x1, 448000 <warn@@Base+0x11468>
  434b40:	mov	x2, x0
  434b44:	add	x1, x1, #0x108
  434b48:	b	434780 <ferror@plt+0x30ee0>
  434b4c:	cbnz	x8, 4348c8 <ferror@plt+0x31028>
  434b50:	mov	x0, x20
  434b54:	mov	x3, #0x0                   	// #0
  434b58:	mov	x2, #0x0                   	// #0
  434b5c:	mov	w1, #0x1                   	// #1
  434b60:	bl	42cb68 <ferror@plt+0x292c8>
  434b64:	mov	x23, x0
  434b68:	b	4348ec <ferror@plt+0x3104c>
  434b6c:	add	w19, w19, #0xa
  434b70:	mov	x0, x25
  434b74:	str	w2, [sp, #108]
  434b78:	sbfiz	x25, x19, #3, #32
  434b7c:	mov	x1, x25
  434b80:	bl	4031f0 <xrealloc@plt>
  434b84:	mov	x1, x25
  434b88:	mov	x25, x0
  434b8c:	ldr	x0, [sp, #96]
  434b90:	bl	4031f0 <xrealloc@plt>
  434b94:	str	x0, [sp, #96]
  434b98:	ldr	w2, [sp, #108]
  434b9c:	b	434ad8 <ferror@plt+0x31238>
  434ba0:	mov	x0, x20
  434ba4:	mov	x2, #0x0                   	// #0
  434ba8:	mov	x1, #0x0                   	// #0
  434bac:	bl	42cc40 <ferror@plt+0x293a0>
  434bb0:	mov	x23, x0
  434bb4:	b	4348ec <ferror@plt+0x3104c>
  434bb8:	adrp	x1, 449000 <warn@@Base+0x12468>
  434bbc:	add	x1, x1, #0x7c8
  434bc0:	mov	w2, #0x5                   	// #5
  434bc4:	mov	x0, #0x0                   	// #0
  434bc8:	bl	403700 <dcgettext@plt>
  434bcc:	mov	x19, x0
  434bd0:	bl	403260 <bfd_get_error@plt>
  434bd4:	mov	x23, #0x0                   	// #0
  434bd8:	bl	4036e0 <bfd_errmsg@plt>
  434bdc:	mov	x1, x0
  434be0:	mov	x0, x19
  434be4:	bl	4357f0 <ferror@plt+0x31f50>
  434be8:	mov	x0, x25
  434bec:	bl	403510 <free@plt>
  434bf0:	ldr	x0, [sp, #96]
  434bf4:	bl	403510 <free@plt>
  434bf8:	ldp	x27, x28, [sp, #80]
  434bfc:	b	4348ec <ferror@plt+0x3104c>
  434c00:	mov	x0, x20
  434c04:	bl	42cb10 <ferror@plt+0x29270>
  434c08:	cmp	w19, #0x10
  434c0c:	mov	x23, x0
  434c10:	b.hi	4346a0 <ferror@plt+0x30e00>  // b.pmore
  434c14:	b	43478c <ferror@plt+0x30eec>
  434c18:	stp	x29, x30, [sp, #-208]!
  434c1c:	mov	x29, sp
  434c20:	stp	x27, x28, [sp, #80]
  434c24:	mov	x28, x1
  434c28:	stp	x19, x20, [sp, #16]
  434c2c:	mov	x19, #0x0                   	// #0
  434c30:	mov	w20, w19
  434c34:	stp	x21, x22, [sp, #32]
  434c38:	mov	x22, x5
  434c3c:	mov	x21, x0
  434c40:	mov	x0, #0x50                  	// #80
  434c44:	stp	x23, x24, [sp, #48]
  434c48:	mov	w24, w19
  434c4c:	stp	x25, x26, [sp, #64]
  434c50:	mov	x25, x6
  434c54:	mov	w26, #0xa                   	// #10
  434c58:	str	x2, [sp, #104]
  434c5c:	str	w3, [sp, #116]
  434c60:	str	x4, [sp, #120]
  434c64:	bl	4032a0 <xmalloc@plt>
  434c68:	mov	x23, x0
  434c6c:	ldr	x0, [x28, #24]
  434c70:	cmp	x0, x22
  434c74:	b.ge	434d6c <ferror@plt+0x314cc>  // b.tcont
  434c78:	ldp	x0, x1, [x28, #8]
  434c7c:	cmp	x1, x0
  434c80:	b.ge	434d6c <ferror@plt+0x314cc>  // b.tcont
  434c84:	ldr	x3, [x28]
  434c88:	add	x2, sp, #0x80
  434c8c:	mov	x0, x21
  434c90:	ldr	x27, [x3, x1, lsl #3]
  434c94:	mov	x1, x27
  434c98:	bl	403580 <bfd_coff_get_syment@plt>
  434c9c:	cbz	w0, 434e20 <ferror@plt+0x31580>
  434ca0:	ldp	x0, x6, [x28, #16]
  434ca4:	mov	x5, #0x0                   	// #0
  434ca8:	ldrb	w2, [sp, #161]
  434cac:	add	w1, w2, #0x1
  434cb0:	add	x0, x0, #0x1
  434cb4:	add	x1, x6, w1, sxtw
  434cb8:	stp	x0, x1, [x28, #16]
  434cbc:	cbnz	w2, 434dc0 <ferror@plt+0x31520>
  434cc0:	ldrb	w0, [sp, #160]
  434cc4:	cmp	w0, #0x12
  434cc8:	b.eq	434df0 <ferror@plt+0x31550>  // b.none
  434ccc:	b.hi	434dac <ferror@plt+0x3150c>  // b.pmore
  434cd0:	cmp	w0, #0x8
  434cd4:	b.eq	434ce0 <ferror@plt+0x31440>  // b.none
  434cd8:	cmp	w0, #0xb
  434cdc:	b.ne	434db4 <ferror@plt+0x31514>  // b.any
  434ce0:	ldr	x1, [x27, #32]
  434ce4:	mov	x10, #0x0                   	// #0
  434ce8:	ldr	x0, [x27, #16]
  434cec:	ldr	x24, [x1, #40]
  434cf0:	add	x24, x24, x0
  434cf4:	lsl	x24, x24, #3
  434cf8:	ldrh	w4, [sp, #158]
  434cfc:	mov	x3, x6
  434d00:	ldr	x2, [sp, #104]
  434d04:	mov	x7, x25
  434d08:	mov	x1, x28
  434d0c:	mov	w6, #0x1                   	// #1
  434d10:	mov	x0, x21
  434d14:	str	x10, [sp, #96]
  434d18:	bl	434588 <ferror@plt+0x30ce8>
  434d1c:	mov	x2, x0
  434d20:	ldr	x1, [x27, #8]
  434d24:	mov	x3, x24
  434d28:	ldr	x10, [sp, #96]
  434d2c:	mov	x0, x25
  434d30:	mov	w5, #0x0                   	// #0
  434d34:	mov	x4, x10
  434d38:	bl	42d128 <ferror@plt+0x29888>
  434d3c:	mov	x24, x0
  434d40:	cbz	x0, 434e54 <ferror@plt+0x315b4>
  434d44:	add	w20, w20, #0x1
  434d48:	cmp	w20, w26
  434d4c:	b.ge	434e08 <ferror@plt+0x31568>  // b.tcont
  434d50:	ldr	x0, [x28, #24]
  434d54:	str	x24, [x23, x19, lsl #3]
  434d58:	add	x19, x19, #0x1
  434d5c:	mov	w20, w19
  434d60:	mov	w24, w19
  434d64:	cmp	x0, x22
  434d68:	b.lt	434c78 <ferror@plt+0x313d8>  // b.tstop
  434d6c:	ldr	x0, [sp, #120]
  434d70:	mov	x3, x23
  434d74:	ldrh	w2, [x0]
  434d78:	ldr	w0, [sp, #116]
  434d7c:	str	xzr, [x23, w24, sxtw #3]
  434d80:	cmp	w0, #0x8
  434d84:	mov	x0, x25
  434d88:	cset	w1, eq  // eq = none
  434d8c:	bl	42cb68 <ferror@plt+0x292c8>
  434d90:	ldp	x19, x20, [sp, #16]
  434d94:	ldp	x21, x22, [sp, #32]
  434d98:	ldp	x23, x24, [sp, #48]
  434d9c:	ldp	x25, x26, [sp, #64]
  434da0:	ldp	x27, x28, [sp, #80]
  434da4:	ldp	x29, x30, [sp], #208
  434da8:	ret
  434dac:	cmp	w0, #0x66
  434db0:	b.eq	434d6c <ferror@plt+0x314cc>  // b.none
  434db4:	mov	x10, #0x0                   	// #0
  434db8:	mov	x24, #0x0                   	// #0
  434dbc:	b	434cf8 <ferror@plt+0x31458>
  434dc0:	add	x3, sp, #0xa8
  434dc4:	mov	x1, x27
  434dc8:	mov	x0, x21
  434dcc:	mov	w2, #0x0                   	// #0
  434dd0:	str	x6, [sp, #96]
  434dd4:	bl	4034c0 <bfd_coff_get_auxent@plt>
  434dd8:	ldr	x6, [sp, #96]
  434ddc:	cbz	w0, 434e74 <ferror@plt+0x315d4>
  434de0:	ldrb	w0, [sp, #160]
  434de4:	add	x5, sp, #0xa8
  434de8:	cmp	w0, #0x12
  434dec:	b.ne	434ccc <ferror@plt+0x3142c>  // b.any
  434df0:	ldr	x1, [x27, #32]
  434df4:	ldr	x0, [x27, #16]
  434df8:	ldr	x24, [x1, #40]
  434dfc:	ldrh	w10, [sp, #178]
  434e00:	add	x24, x24, x0
  434e04:	b	434cf8 <ferror@plt+0x31458>
  434e08:	add	w26, w26, #0xa
  434e0c:	mov	x0, x23
  434e10:	sbfiz	x1, x26, #3, #32
  434e14:	bl	4031f0 <xrealloc@plt>
  434e18:	mov	x23, x0
  434e1c:	b	434d50 <ferror@plt+0x314b0>
  434e20:	adrp	x1, 449000 <warn@@Base+0x12468>
  434e24:	add	x1, x1, #0x7c8
  434e28:	mov	w2, #0x5                   	// #5
  434e2c:	mov	x0, #0x0                   	// #0
  434e30:	bl	403700 <dcgettext@plt>
  434e34:	mov	x19, x0
  434e38:	bl	403260 <bfd_get_error@plt>
  434e3c:	bl	4036e0 <bfd_errmsg@plt>
  434e40:	mov	x1, x0
  434e44:	mov	x0, x19
  434e48:	bl	4357f0 <ferror@plt+0x31f50>
  434e4c:	mov	x0, x23
  434e50:	bl	403510 <free@plt>
  434e54:	mov	x0, #0x0                   	// #0
  434e58:	ldp	x19, x20, [sp, #16]
  434e5c:	ldp	x21, x22, [sp, #32]
  434e60:	ldp	x23, x24, [sp, #48]
  434e64:	ldp	x25, x26, [sp, #64]
  434e68:	ldp	x27, x28, [sp, #80]
  434e6c:	ldp	x29, x30, [sp], #208
  434e70:	ret
  434e74:	adrp	x1, 449000 <warn@@Base+0x12468>
  434e78:	add	x1, x1, #0x7e8
  434e7c:	b	434e28 <ferror@plt+0x31588>
  434e80:	stp	x29, x30, [sp, #-400]!
  434e84:	mov	x29, sp
  434e88:	stp	x19, x20, [sp, #16]
  434e8c:	mov	x19, x0
  434e90:	mov	x20, x3
  434e94:	add	x0, sp, #0x108
  434e98:	add	x3, sp, #0x190
  434e9c:	stp	x21, x22, [sp, #32]
  434ea0:	mov	x22, x1
  434ea4:	mov	x21, x2
  434ea8:	stp	x1, x2, [sp, #144]
  434eac:	stp	xzr, xzr, [sp, #160]
  434eb0:	str	xzr, [sp, #256]
  434eb4:	str	xzr, [x0], #8
  434eb8:	cmp	x3, x0
  434ebc:	b.ne	434eb4 <ferror@plt+0x31614>  // b.any
  434ec0:	cmp	x21, #0x0
  434ec4:	b.le	435030 <ferror@plt+0x31790>
  434ec8:	adrp	x0, 449000 <warn@@Base+0x12468>
  434ecc:	add	x0, x0, #0x870
  434ed0:	adrp	x1, 449000 <warn@@Base+0x12468>
  434ed4:	add	x1, x1, #0x868
  434ed8:	stp	x23, x24, [sp, #48]
  434edc:	mov	x23, #0xffffffffffffffff    	// #-1
  434ee0:	stp	x25, x26, [sp, #64]
  434ee4:	mov	w26, #0x0                   	// #0
  434ee8:	stp	x27, x28, [sp, #80]
  434eec:	stp	xzr, xzr, [sp, #96]
  434ef0:	stp	wzr, wzr, [sp, #112]
  434ef4:	stp	xzr, x1, [sp, #120]
  434ef8:	str	x0, [sp, #136]
  434efc:	mov	x0, #0x0                   	// #0
  434f00:	b	434f24 <ferror@plt+0x31684>
  434f04:	cmp	w0, #0x3
  434f08:	b.eq	435170 <ferror@plt+0x318d0>  // b.none
  434f0c:	b.ls	435058 <ferror@plt+0x317b8>  // b.plast
  434f10:	cmp	w0, #0xe
  434f14:	b.ne	435044 <ferror@plt+0x317a4>  // b.any
  434f18:	ldr	x0, [sp, #160]
  434f1c:	cmp	x0, x21
  434f20:	b.ge	435024 <ferror@plt+0x31784>  // b.tcont
  434f24:	ldr	x28, [x22, x0, lsl #3]
  434f28:	add	x2, sp, #0xb0
  434f2c:	mov	x0, x19
  434f30:	mov	x1, x28
  434f34:	bl	403580 <bfd_coff_get_syment@plt>
  434f38:	cbz	w0, 4352e8 <ferror@plt+0x31a48>
  434f3c:	ldp	x1, x25, [sp, #160]
  434f40:	mov	x24, #0x0                   	// #0
  434f44:	ldrb	w2, [sp, #209]
  434f48:	ldr	x27, [x28, #8]
  434f4c:	add	w0, w2, #0x1
  434f50:	add	x1, x1, #0x1
  434f54:	add	x0, x25, w0, sxtw
  434f58:	stp	x1, x0, [sp, #160]
  434f5c:	cbnz	w2, 4350f0 <ferror@plt+0x31850>
  434f60:	ldrb	w0, [sp, #208]
  434f64:	cmp	x25, x23
  434f68:	b.eq	4350d0 <ferror@plt+0x31830>  // b.none
  434f6c:	cmp	w0, #0x64
  434f70:	b.eq	435130 <ferror@plt+0x31890>  // b.none
  434f74:	b.ls	434f04 <ferror@plt+0x31664>  // b.plast
  434f78:	cmp	w0, #0x65
  434f7c:	b.eq	43517c <ferror@plt+0x318dc>  // b.none
  434f80:	cmp	w0, #0x7f
  434f84:	b.eq	435060 <ferror@plt+0x317c0>  // b.none
  434f88:	tbz	w0, #7, 435000 <ferror@plt+0x31760>
  434f8c:	cmp	w0, #0xff
  434f90:	b.eq	434f18 <ferror@plt+0x31678>  // b.none
  434f94:	ldrh	w4, [sp, #206]
  434f98:	mov	x5, x24
  434f9c:	mov	x7, x20
  434fa0:	mov	x3, x25
  434fa4:	add	x2, sp, #0x100
  434fa8:	add	x1, sp, #0x90
  434fac:	mov	x0, x19
  434fb0:	mov	w6, #0x1                   	// #1
  434fb4:	bl	434588 <ferror@plt+0x30ce8>
  434fb8:	mov	x5, x0
  434fbc:	cbz	x0, 434fe0 <ferror@plt+0x31740>
  434fc0:	ldrb	w3, [sp, #208]
  434fc4:	mov	x2, x25
  434fc8:	mov	x1, x28
  434fcc:	mov	w6, w26
  434fd0:	mov	x4, x20
  434fd4:	add	x0, sp, #0x100
  434fd8:	bl	434380 <ferror@plt+0x30ae0>
  434fdc:	cbnz	w0, 434f18 <ferror@plt+0x31678>
  434fe0:	mov	w0, #0x0                   	// #0
  434fe4:	ldp	x19, x20, [sp, #16]
  434fe8:	ldp	x21, x22, [sp, #32]
  434fec:	ldp	x23, x24, [sp, #48]
  434ff0:	ldp	x25, x26, [sp, #64]
  434ff4:	ldp	x27, x28, [sp, #80]
  434ff8:	ldp	x29, x30, [sp], #400
  434ffc:	ret
  435000:	cmp	w0, #0x67
  435004:	b.eq	4350d8 <ferror@plt+0x31838>  // b.none
  435008:	sub	w0, w0, #0x68
  43500c:	and	w0, w0, #0xff
  435010:	cmp	w0, #0x2
  435014:	b.hi	434f94 <ferror@plt+0x316f4>  // b.pmore
  435018:	ldr	x0, [sp, #160]
  43501c:	cmp	x0, x21
  435020:	b.lt	434f24 <ferror@plt+0x31684>  // b.tstop
  435024:	ldp	x23, x24, [sp, #48]
  435028:	ldp	x25, x26, [sp, #64]
  43502c:	ldp	x27, x28, [sp, #80]
  435030:	mov	w0, #0x1                   	// #1
  435034:	ldp	x19, x20, [sp, #16]
  435038:	ldp	x21, x22, [sp, #32]
  43503c:	ldp	x29, x30, [sp], #400
  435040:	ret
  435044:	and	w0, w0, #0xfffffffd
  435048:	and	w0, w0, #0xff
  43504c:	cmp	w0, #0x5
  435050:	b.eq	434f18 <ferror@plt+0x31678>  // b.none
  435054:	b	434f94 <ferror@plt+0x316f4>
  435058:	cmp	w0, #0x2
  43505c:	b.ne	434f94 <ferror@plt+0x316f4>  // b.any
  435060:	ldrh	w4, [sp, #206]
  435064:	ldr	x3, [x19, #248]
  435068:	mov	x1, #0x2                   	// #2
  43506c:	ldr	w2, [x3, #64]
  435070:	ldr	w3, [x3, #60]
  435074:	and	x2, x2, x4
  435078:	lsl	x1, x1, x3
  43507c:	cmp	x2, x1
  435080:	b.ne	434f98 <ferror@plt+0x316f8>  // b.any
  435084:	ldrb	w1, [sp, #209]
  435088:	str	xzr, [sp, #104]
  43508c:	cbz	w1, 4350ac <ferror@plt+0x3180c>
  435090:	ldr	x1, [x28, #32]
  435094:	ldr	x2, [x28, #16]
  435098:	ldr	x25, [sp, #224]
  43509c:	ldr	x1, [x1, #40]
  4350a0:	add	x25, x25, x2
  4350a4:	add	x1, x25, x1
  4350a8:	str	x1, [sp, #104]
  4350ac:	ldr	x2, [x19, #8]
  4350b0:	mov	x1, x28
  4350b4:	str	x27, [sp, #96]
  4350b8:	stp	w4, w0, [sp, #112]
  4350bc:	mov	x0, x19
  4350c0:	ldr	x2, [x2, #560]
  4350c4:	blr	x2
  4350c8:	str	x0, [sp, #120]
  4350cc:	b	434f18 <ferror@plt+0x31678>
  4350d0:	cmp	w0, #0x67
  4350d4:	b.ne	435110 <ferror@plt+0x31870>  // b.any
  4350d8:	mov	x1, x27
  4350dc:	mov	x0, x20
  4350e0:	ldr	x23, [sp, #192]
  4350e4:	bl	42c138 <ferror@plt+0x28898>
  4350e8:	cbnz	w0, 434f18 <ferror@plt+0x31678>
  4350ec:	b	434fe0 <ferror@plt+0x31740>
  4350f0:	add	x3, sp, #0xd8
  4350f4:	mov	x1, x28
  4350f8:	mov	x0, x19
  4350fc:	mov	w2, #0x0                   	// #0
  435100:	bl	4034c0 <bfd_coff_get_auxent@plt>
  435104:	cbz	w0, 435338 <ferror@plt+0x31a98>
  435108:	add	x24, sp, #0xd8
  43510c:	b	434f60 <ferror@plt+0x316c0>
  435110:	adrp	x1, 449000 <warn@@Base+0x12468>
  435114:	mov	x0, x20
  435118:	add	x1, x1, #0x808
  43511c:	bl	42c138 <ferror@plt+0x28898>
  435120:	cbz	w0, 434fe0 <ferror@plt+0x31740>
  435124:	ldrb	w0, [sp, #208]
  435128:	cmp	w0, #0x64
  43512c:	b.ne	434f74 <ferror@plt+0x316d4>  // b.any
  435130:	ldr	x1, [sp, #128]
  435134:	mov	x0, x27
  435138:	bl	4034a0 <strcmp@plt>
  43513c:	cbz	w0, 43527c <ferror@plt+0x319dc>
  435140:	ldr	x1, [sp, #136]
  435144:	mov	x0, x27
  435148:	bl	4034a0 <strcmp@plt>
  43514c:	cbnz	w0, 434f18 <ferror@plt+0x31678>
  435150:	ldr	x2, [x28, #32]
  435154:	mov	x0, x20
  435158:	ldr	x1, [x28, #16]
  43515c:	ldr	x2, [x2, #40]
  435160:	add	x1, x2, x1
  435164:	bl	42c630 <ferror@plt+0x28d90>
  435168:	cbnz	w0, 434f18 <ferror@plt+0x31678>
  43516c:	b	434fe0 <ferror@plt+0x31740>
  435170:	ldrh	w4, [sp, #206]
  435174:	cbz	w4, 434f18 <ferror@plt+0x31678>
  435178:	b	435064 <ferror@plt+0x317c4>
  43517c:	adrp	x1, 449000 <warn@@Base+0x12468>
  435180:	mov	x0, x27
  435184:	add	x1, x1, #0x818
  435188:	bl	4034a0 <strcmp@plt>
  43518c:	cbnz	w0, 435230 <ferror@plt+0x31990>
  435190:	ldr	x0, [sp, #96]
  435194:	cbz	x0, 435344 <ferror@plt+0x31aa4>
  435198:	ldr	x0, [x19, #248]
  43519c:	mov	x5, x24
  4351a0:	ldr	w8, [sp, #112]
  4351a4:	add	x2, sp, #0x100
  4351a8:	mov	x3, x25
  4351ac:	mov	x7, x20
  4351b0:	ldr	w4, [x0, #68]
  4351b4:	add	x1, sp, #0x90
  4351b8:	ldr	w9, [x0, #56]
  4351bc:	mov	w6, #0x0                   	// #0
  4351c0:	mov	x0, x19
  4351c4:	asr	w4, w8, w4
  4351c8:	eor	w24, w8, w4
  4351cc:	and	w24, w24, w9
  4351d0:	eor	w4, w24, w4
  4351d4:	bl	434588 <ferror@plt+0x30ce8>
  4351d8:	mov	x2, x0
  4351dc:	cbz	x0, 434fe0 <ferror@plt+0x31740>
  4351e0:	ldr	w0, [sp, #116]
  4351e4:	mov	w3, #0x1                   	// #1
  4351e8:	cmp	w0, #0x2
  4351ec:	b.eq	4351f8 <ferror@plt+0x31958>  // b.none
  4351f0:	cmp	w0, #0x7f
  4351f4:	cset	w3, eq  // eq = none
  4351f8:	ldr	x0, [x28, #32]
  4351fc:	ldr	x1, [sp, #96]
  435200:	ldr	x5, [x0, #40]
  435204:	mov	x0, x20
  435208:	ldr	x4, [x28, #16]
  43520c:	add	x4, x5, x4
  435210:	bl	42c2f0 <ferror@plt+0x28a50>
  435214:	cbz	w0, 434fe0 <ferror@plt+0x31740>
  435218:	ldr	x0, [sp, #120]
  43521c:	cbnz	x0, 43529c <ferror@plt+0x319fc>
  435220:	mov	w26, #0x1                   	// #1
  435224:	str	xzr, [sp, #96]
  435228:	stp	wzr, wzr, [sp, #112]
  43522c:	b	434f18 <ferror@plt+0x31678>
  435230:	adrp	x1, 449000 <warn@@Base+0x12468>
  435234:	mov	x0, x27
  435238:	add	x1, x1, #0x848
  43523c:	bl	4034a0 <strcmp@plt>
  435240:	cbnz	w0, 434f18 <ferror@plt+0x31678>
  435244:	cbz	w26, 435360 <ferror@plt+0x31ac0>
  435248:	ldr	x1, [x28, #32]
  43524c:	mov	x0, x20
  435250:	ldr	x2, [x28, #16]
  435254:	ldr	x1, [x1, #40]
  435258:	add	x1, x1, x2
  43525c:	ldr	x2, [sp, #104]
  435260:	cmp	x1, x2
  435264:	csel	x1, x1, x2, cs  // cs = hs, nlast
  435268:	bl	42c4e8 <ferror@plt+0x28c48>
  43526c:	cbz	w0, 434fe0 <ferror@plt+0x31740>
  435270:	mov	w26, #0x0                   	// #0
  435274:	str	xzr, [sp, #104]
  435278:	b	434f18 <ferror@plt+0x31678>
  43527c:	ldr	x2, [x28, #32]
  435280:	mov	x0, x20
  435284:	ldr	x1, [x28, #16]
  435288:	ldr	x2, [x2, #40]
  43528c:	add	x1, x2, x1
  435290:	bl	42c570 <ferror@plt+0x28cd0>
  435294:	cbnz	w0, 434f18 <ferror@plt+0x31678>
  435298:	b	434fe0 <ferror@plt+0x31740>
  43529c:	ldrb	w0, [sp, #209]
  4352a0:	mov	w24, #0x0                   	// #0
  4352a4:	cbnz	w0, 435318 <ferror@plt+0x31a78>
  4352a8:	ldr	x0, [sp, #120]
  4352ac:	add	x27, x0, #0x10
  4352b0:	ldr	w1, [x0, #16]
  4352b4:	ldr	x0, [x28, #32]
  4352b8:	ldr	x26, [x0, #40]
  4352bc:	cbnz	w1, 4352cc <ferror@plt+0x31a2c>
  4352c0:	b	435324 <ferror@plt+0x31a84>
  4352c4:	ldr	w1, [x27, #16]!
  4352c8:	cbz	w1, 435324 <ferror@plt+0x31a84>
  4352cc:	ldr	x2, [x27, #8]
  4352d0:	add	w1, w1, w24
  4352d4:	mov	x0, x20
  4352d8:	add	x2, x26, x2
  4352dc:	bl	42c6b0 <ferror@plt+0x28e10>
  4352e0:	cbnz	w0, 4352c4 <ferror@plt+0x31a24>
  4352e4:	b	434fe0 <ferror@plt+0x31740>
  4352e8:	adrp	x1, 449000 <warn@@Base+0x12468>
  4352ec:	add	x1, x1, #0x7c8
  4352f0:	mov	w2, #0x5                   	// #5
  4352f4:	mov	x0, #0x0                   	// #0
  4352f8:	bl	403700 <dcgettext@plt>
  4352fc:	mov	x19, x0
  435300:	bl	403260 <bfd_get_error@plt>
  435304:	bl	4036e0 <bfd_errmsg@plt>
  435308:	mov	x1, x0
  43530c:	mov	x0, x19
  435310:	bl	4357f0 <ferror@plt+0x31f50>
  435314:	b	434fe0 <ferror@plt+0x31740>
  435318:	ldrh	w24, [sp, #224]
  43531c:	sub	w24, w24, #0x1
  435320:	b	4352a8 <ferror@plt+0x31a08>
  435324:	mov	w26, #0x1                   	// #1
  435328:	str	xzr, [sp, #96]
  43532c:	stp	wzr, wzr, [sp, #112]
  435330:	str	xzr, [sp, #120]
  435334:	b	434f18 <ferror@plt+0x31678>
  435338:	adrp	x1, 449000 <warn@@Base+0x12468>
  43533c:	add	x1, x1, #0x7e8
  435340:	b	4352f0 <ferror@plt+0x31a50>
  435344:	mov	w2, #0x5                   	// #5
  435348:	adrp	x1, 449000 <warn@@Base+0x12468>
  43534c:	add	x1, x1, #0x820
  435350:	bl	403700 <dcgettext@plt>
  435354:	mov	x1, x25
  435358:	bl	4357f0 <ferror@plt+0x31f50>
  43535c:	b	434fe0 <ferror@plt+0x31740>
  435360:	mov	w2, #0x5                   	// #5
  435364:	adrp	x1, 449000 <warn@@Base+0x12468>
  435368:	mov	x0, #0x0                   	// #0
  43536c:	add	x1, x1, #0x850
  435370:	bl	403700 <dcgettext@plt>
  435374:	mov	x1, x25
  435378:	bl	4357f0 <ferror@plt+0x31f50>
  43537c:	b	434fe0 <ferror@plt+0x31740>
  435380:	stp	x29, x30, [sp, #-32]!
  435384:	mov	w1, #0x2f                  	// #47
  435388:	mov	x29, sp
  43538c:	stp	x19, x20, [sp, #16]
  435390:	mov	x20, x0
  435394:	bl	4033a0 <strrchr@plt>
  435398:	cbz	x0, 4353f0 <ferror@plt+0x31b50>
  43539c:	sub	x19, x0, x20
  4353a0:	add	x0, x19, #0xb
  4353a4:	bl	4032a0 <xmalloc@plt>
  4353a8:	mov	x1, x20
  4353ac:	mov	x2, x19
  4353b0:	mov	x20, x0
  4353b4:	bl	402f70 <memcpy@plt>
  4353b8:	add	x2, x19, #0x1
  4353bc:	mov	w0, #0x2f                  	// #47
  4353c0:	add	x2, x20, x2
  4353c4:	strb	w0, [x20, x19]
  4353c8:	adrp	x1, 449000 <warn@@Base+0x12468>
  4353cc:	add	x1, x1, #0x878
  4353d0:	mov	x0, x20
  4353d4:	ldr	x3, [x1]
  4353d8:	str	x3, [x2]
  4353dc:	ldrb	w1, [x1, #8]
  4353e0:	strb	w1, [x2, #8]
  4353e4:	ldp	x19, x20, [sp, #16]
  4353e8:	ldp	x29, x30, [sp], #32
  4353ec:	ret
  4353f0:	mov	x0, #0x9                   	// #9
  4353f4:	bl	4032a0 <xmalloc@plt>
  4353f8:	mov	x20, x0
  4353fc:	mov	x2, x0
  435400:	b	4353c8 <ferror@plt+0x31b28>
  435404:	nop
  435408:	cbz	w0, 435428 <ferror@plt+0x31b88>
  43540c:	cmp	w0, #0x1
  435410:	b.eq	43543c <ferror@plt+0x31b9c>  // b.none
  435414:	adrp	x1, 449000 <warn@@Base+0x12468>
  435418:	mov	w2, #0x5                   	// #5
  43541c:	add	x1, x1, #0x8a8
  435420:	mov	x0, #0x0                   	// #0
  435424:	b	403700 <dcgettext@plt>
  435428:	adrp	x1, 449000 <warn@@Base+0x12468>
  43542c:	mov	w2, #0x5                   	// #5
  435430:	add	x1, x1, #0x888
  435434:	mov	x0, #0x0                   	// #0
  435438:	b	403700 <dcgettext@plt>
  43543c:	adrp	x1, 449000 <warn@@Base+0x12468>
  435440:	mov	w2, #0x5                   	// #5
  435444:	add	x1, x1, #0x898
  435448:	mov	x0, #0x0                   	// #0
  43544c:	b	403700 <dcgettext@plt>
  435450:	stp	x29, x30, [sp, #-32]!
  435454:	mov	x29, sp
  435458:	stp	x19, x20, [sp, #16]
  43545c:	mov	x19, x0
  435460:	bl	403260 <bfd_get_error@plt>
  435464:	cbnz	w0, 4354bc <ferror@plt+0x31c1c>
  435468:	adrp	x1, 449000 <warn@@Base+0x12468>
  43546c:	mov	w2, #0x5                   	// #5
  435470:	add	x1, x1, #0x8c0
  435474:	mov	x0, #0x0                   	// #0
  435478:	bl	403700 <dcgettext@plt>
  43547c:	mov	x20, x0
  435480:	adrp	x0, 466000 <_sch_istable+0x1478>
  435484:	ldr	x0, [x0, #3800]
  435488:	bl	4035f0 <fflush@plt>
  43548c:	cbz	x19, 4354d4 <ferror@plt+0x31c34>
  435490:	mov	x4, x20
  435494:	mov	x3, x19
  435498:	adrp	x1, 46a000 <_bfd_std_section+0x3120>
  43549c:	adrp	x0, 466000 <_sch_istable+0x1478>
  4354a0:	ldp	x19, x20, [sp, #16]
  4354a4:	ldp	x29, x30, [sp], #32
  4354a8:	ldr	x2, [x1, #688]
  4354ac:	adrp	x1, 448000 <warn@@Base+0x11468>
  4354b0:	ldr	x0, [x0, #3776]
  4354b4:	add	x1, x1, #0x880
  4354b8:	b	403880 <fprintf@plt>
  4354bc:	bl	4036e0 <bfd_errmsg@plt>
  4354c0:	mov	x20, x0
  4354c4:	adrp	x0, 466000 <_sch_istable+0x1478>
  4354c8:	ldr	x0, [x0, #3800]
  4354cc:	bl	4035f0 <fflush@plt>
  4354d0:	cbnz	x19, 435490 <ferror@plt+0x31bf0>
  4354d4:	mov	x3, x20
  4354d8:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  4354dc:	adrp	x0, 466000 <_sch_istable+0x1478>
  4354e0:	adrp	x1, 44d000 <warn@@Base+0x16468>
  4354e4:	ldp	x19, x20, [sp, #16]
  4354e8:	add	x1, x1, #0xba0
  4354ec:	ldp	x29, x30, [sp], #32
  4354f0:	ldr	x2, [x2, #688]
  4354f4:	ldr	x0, [x0, #3776]
  4354f8:	b	403880 <fprintf@plt>
  4354fc:	nop
  435500:	stp	x29, x30, [sp, #-80]!
  435504:	mov	x29, sp
  435508:	stp	x21, x22, [sp, #32]
  43550c:	mov	x21, x1
  435510:	ldr	w1, [x1, #12]
  435514:	stp	x19, x20, [sp, #16]
  435518:	mov	w20, #0x60                  	// #96
  43551c:	add	w1, w1, #0x1
  435520:	stp	x23, x24, [sp, #48]
  435524:	mov	x22, x0
  435528:	ldr	x2, [x21, #16]
  43552c:	smull	x0, w1, w20
  435530:	str	w1, [x21, #12]
  435534:	cmp	x2, x0
  435538:	b.cs	435580 <ferror@plt+0x31ce0>  // b.hs, b.nlast
  43553c:	mov	w19, #0xc0                  	// #192
  435540:	cmp	w1, #0x3f
  435544:	ldr	x0, [x21, #24]
  435548:	smull	x1, w1, w19
  43554c:	mov	x19, #0x3000                	// #12288
  435550:	csel	x19, x1, x19, gt
  435554:	mov	x1, x19
  435558:	bl	4031f0 <xrealloc@plt>
  43555c:	ldr	x2, [x21, #16]
  435560:	str	x0, [x21, #24]
  435564:	mov	w1, #0x0                   	// #0
  435568:	add	x0, x0, x2
  43556c:	sub	x2, x19, x2
  435570:	bl	403290 <memset@plt>
  435574:	str	x19, [x21, #16]
  435578:	ldr	w0, [x21, #12]
  43557c:	smull	x0, w0, w20
  435580:	ldr	x3, [x21, #24]
  435584:	mov	w2, #0x5                   	// #5
  435588:	ldr	x4, [x22]
  43558c:	add	x3, x3, x0
  435590:	adrp	x1, 449000 <warn@@Base+0x12468>
  435594:	mov	x0, #0x0                   	// #0
  435598:	add	x1, x1, #0x8d8
  43559c:	stur	x4, [x3, #-96]
  4355a0:	bl	403700 <dcgettext@plt>
  4355a4:	mov	x19, x0
  4355a8:	ldr	w0, [x22, #16]
  4355ac:	ldr	x23, [x22]
  4355b0:	bl	435408 <ferror@plt+0x31b68>
  4355b4:	mov	x20, x0
  4355b8:	ldr	w0, [x22, #12]
  4355bc:	bl	435408 <ferror@plt+0x31b68>
  4355c0:	mov	x3, x0
  4355c4:	mov	x2, x20
  4355c8:	mov	x1, x23
  4355cc:	mov	x0, x19
  4355d0:	bl	4037a0 <printf@plt>
  4355d4:	ldr	x0, [x21]
  4355d8:	ldr	x1, [x22]
  4355dc:	bl	403570 <bfd_openw@plt>
  4355e0:	mov	x20, x0
  4355e4:	cbz	x0, 4356c0 <ferror@plt+0x31e20>
  4355e8:	mov	w1, #0x1                   	// #1
  4355ec:	mov	w19, #0x2                   	// #2
  4355f0:	bl	4033c0 <bfd_set_format@plt>
  4355f4:	cbz	w0, 4356a0 <ferror@plt+0x31e00>
  4355f8:	adrp	x22, 449000 <warn@@Base+0x12468>
  4355fc:	mov	x24, #0xffffffffffffffa0    	// #-96
  435600:	add	x22, x22, #0x8f8
  435604:	mov	w23, #0x1                   	// #1
  435608:	str	x25, [sp, #64]
  43560c:	mov	w25, #0x60                  	// #96
  435610:	b	435620 <ferror@plt+0x31d80>
  435614:	add	w19, w19, #0x1
  435618:	cmp	w19, #0x59
  43561c:	b.eq	43567c <ferror@plt+0x31ddc>  // b.none
  435620:	ldr	x3, [x20, #8]
  435624:	mov	w1, w19
  435628:	mov	x0, x20
  43562c:	mov	x2, #0x0                   	// #0
  435630:	ldr	x3, [x3, #656]
  435634:	blr	x3
  435638:	cbz	w0, 435614 <ferror@plt+0x31d74>
  43563c:	mov	w0, w19
  435640:	mov	x1, #0x0                   	// #0
  435644:	bl	4034b0 <bfd_printable_arch_mach@plt>
  435648:	mov	x1, x0
  43564c:	mov	x0, x22
  435650:	bl	4037a0 <printf@plt>
  435654:	ldr	w2, [x21, #12]
  435658:	sub	w0, w19, #0x2
  43565c:	ldr	x1, [x21, #24]
  435660:	add	w19, w19, #0x1
  435664:	cmp	w19, #0x59
  435668:	smaddl	x2, w2, w25, x24
  43566c:	add	x1, x1, x2
  435670:	add	x0, x1, x0
  435674:	strb	w23, [x0, #8]
  435678:	b.ne	435620 <ferror@plt+0x31d80>  // b.any
  43567c:	ldr	x25, [sp, #64]
  435680:	mov	x0, x20
  435684:	bl	403430 <bfd_close_all_done@plt>
  435688:	ldr	w0, [x21, #8]
  43568c:	ldp	x19, x20, [sp, #16]
  435690:	ldp	x21, x22, [sp, #32]
  435694:	ldp	x23, x24, [sp, #48]
  435698:	ldp	x29, x30, [sp], #80
  43569c:	ret
  4356a0:	bl	403260 <bfd_get_error@plt>
  4356a4:	cmp	w0, #0x5
  4356a8:	b.eq	435680 <ferror@plt+0x31de0>  // b.none
  4356ac:	ldr	x0, [x22]
  4356b0:	bl	435450 <ferror@plt+0x31bb0>
  4356b4:	mov	w0, #0x1                   	// #1
  4356b8:	str	w0, [x21, #8]
  4356bc:	b	435680 <ferror@plt+0x31de0>
  4356c0:	ldr	x0, [x21]
  4356c4:	bl	435450 <ferror@plt+0x31bb0>
  4356c8:	mov	w1, #0x1                   	// #1
  4356cc:	str	w1, [x21, #8]
  4356d0:	mov	w0, w1
  4356d4:	ldp	x19, x20, [sp, #16]
  4356d8:	ldp	x21, x22, [sp, #32]
  4356dc:	ldp	x23, x24, [sp, #48]
  4356e0:	ldp	x29, x30, [sp], #80
  4356e4:	ret
  4356e8:	stp	x29, x30, [sp, #-16]!
  4356ec:	mov	x29, sp
  4356f0:	bl	435450 <ferror@plt+0x31bb0>
  4356f4:	mov	w0, #0x1                   	// #1
  4356f8:	bl	403670 <xexit@plt>
  4356fc:	nop
  435700:	stp	x29, x30, [sp, #-80]!
  435704:	adrp	x2, 466000 <_sch_istable+0x1478>
  435708:	mov	x29, sp
  43570c:	str	x21, [sp, #32]
  435710:	mov	x21, x0
  435714:	ldr	x0, [x2, #3800]
  435718:	stp	x19, x20, [sp, #16]
  43571c:	mov	x19, x1
  435720:	adrp	x20, 466000 <_sch_istable+0x1478>
  435724:	bl	4035f0 <fflush@plt>
  435728:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  43572c:	adrp	x1, 449000 <warn@@Base+0x12468>
  435730:	ldr	x0, [x20, #3776]
  435734:	add	x1, x1, #0x900
  435738:	ldr	x2, [x2, #688]
  43573c:	bl	403880 <fprintf@plt>
  435740:	ldp	x6, x7, [x19]
  435744:	mov	x1, x21
  435748:	ldp	x4, x5, [x19, #16]
  43574c:	add	x2, sp, #0x30
  435750:	ldr	x0, [x20, #3776]
  435754:	stp	x6, x7, [sp, #48]
  435758:	stp	x4, x5, [sp, #64]
  43575c:	bl	403790 <vfprintf@plt>
  435760:	ldr	x1, [x20, #3776]
  435764:	mov	w0, #0xa                   	// #10
  435768:	ldp	x19, x20, [sp, #16]
  43576c:	ldr	x21, [sp, #32]
  435770:	ldp	x29, x30, [sp], #80
  435774:	b	4030b0 <putc@plt>
  435778:	stp	x29, x30, [sp, #-272]!
  43577c:	mov	w9, #0xffffffc8            	// #-56
  435780:	mov	w8, #0xffffff80            	// #-128
  435784:	mov	x29, sp
  435788:	add	x10, sp, #0xd0
  43578c:	add	x11, sp, #0x110
  435790:	stp	x11, x11, [sp, #48]
  435794:	str	x10, [sp, #64]
  435798:	stp	w9, w8, [sp, #72]
  43579c:	ldp	x10, x11, [sp, #48]
  4357a0:	stp	x1, x2, [sp, #216]
  4357a4:	add	x1, sp, #0x10
  4357a8:	ldp	x8, x9, [sp, #64]
  4357ac:	stp	x10, x11, [sp, #16]
  4357b0:	stp	x8, x9, [sp, #32]
  4357b4:	str	q0, [sp, #80]
  4357b8:	str	q1, [sp, #96]
  4357bc:	str	q2, [sp, #112]
  4357c0:	str	q3, [sp, #128]
  4357c4:	str	q4, [sp, #144]
  4357c8:	str	q5, [sp, #160]
  4357cc:	str	q6, [sp, #176]
  4357d0:	str	q7, [sp, #192]
  4357d4:	stp	x3, x4, [sp, #232]
  4357d8:	stp	x5, x6, [sp, #248]
  4357dc:	str	x7, [sp, #264]
  4357e0:	bl	435700 <ferror@plt+0x31e60>
  4357e4:	mov	w0, #0x1                   	// #1
  4357e8:	bl	403670 <xexit@plt>
  4357ec:	nop
  4357f0:	stp	x29, x30, [sp, #-272]!
  4357f4:	mov	w9, #0xffffffc8            	// #-56
  4357f8:	mov	w8, #0xffffff80            	// #-128
  4357fc:	mov	x29, sp
  435800:	add	x10, sp, #0xd0
  435804:	add	x11, sp, #0x110
  435808:	stp	x11, x11, [sp, #48]
  43580c:	str	x10, [sp, #64]
  435810:	stp	w9, w8, [sp, #72]
  435814:	ldp	x10, x11, [sp, #48]
  435818:	stp	x10, x11, [sp, #16]
  43581c:	ldp	x8, x9, [sp, #64]
  435820:	stp	x8, x9, [sp, #32]
  435824:	str	q0, [sp, #80]
  435828:	str	q1, [sp, #96]
  43582c:	str	q2, [sp, #112]
  435830:	str	q3, [sp, #128]
  435834:	str	q4, [sp, #144]
  435838:	str	q5, [sp, #160]
  43583c:	str	q6, [sp, #176]
  435840:	str	q7, [sp, #192]
  435844:	stp	x1, x2, [sp, #216]
  435848:	add	x1, sp, #0x10
  43584c:	stp	x3, x4, [sp, #232]
  435850:	stp	x5, x6, [sp, #248]
  435854:	str	x7, [sp, #264]
  435858:	bl	435700 <ferror@plt+0x31e60>
  43585c:	ldp	x29, x30, [sp], #272
  435860:	ret
  435864:	nop
  435868:	stp	x29, x30, [sp, #-32]!
  43586c:	mov	x29, sp
  435870:	stp	x19, x20, [sp, #16]
  435874:	adrp	x19, 449000 <warn@@Base+0x12468>
  435878:	add	x19, x19, #0x908
  43587c:	mov	x0, x19
  435880:	bl	403070 <bfd_set_default_target@plt>
  435884:	cbz	w0, 435894 <ferror@plt+0x31ff4>
  435888:	ldp	x19, x20, [sp, #16]
  43588c:	ldp	x29, x30, [sp], #32
  435890:	ret
  435894:	adrp	x1, 449000 <warn@@Base+0x12468>
  435898:	add	x1, x1, #0x928
  43589c:	mov	w2, #0x5                   	// #5
  4358a0:	mov	x0, #0x0                   	// #0
  4358a4:	bl	403700 <dcgettext@plt>
  4358a8:	mov	x20, x0
  4358ac:	bl	403260 <bfd_get_error@plt>
  4358b0:	bl	4036e0 <bfd_errmsg@plt>
  4358b4:	mov	x2, x0
  4358b8:	mov	x1, x19
  4358bc:	mov	x0, x20
  4358c0:	bl	435778 <ferror@plt+0x31ed8>
  4358c4:	nop
  4358c8:	stp	x29, x30, [sp, #-48]!
  4358cc:	adrp	x1, 466000 <_sch_istable+0x1478>
  4358d0:	mov	x29, sp
  4358d4:	stp	x19, x20, [sp, #16]
  4358d8:	mov	x19, x0
  4358dc:	ldr	x0, [x1, #3800]
  4358e0:	stp	x21, x22, [sp, #32]
  4358e4:	adrp	x22, 466000 <_sch_istable+0x1478>
  4358e8:	bl	4035f0 <fflush@plt>
  4358ec:	mov	w2, #0x5                   	// #5
  4358f0:	adrp	x1, 449000 <warn@@Base+0x12468>
  4358f4:	ldr	x20, [x22, #3776]
  4358f8:	add	x1, x1, #0x958
  4358fc:	mov	x0, #0x0                   	// #0
  435900:	bl	403700 <dcgettext@plt>
  435904:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  435908:	mov	x1, x0
  43590c:	mov	x0, x20
  435910:	ldr	x2, [x2, #688]
  435914:	bl	403880 <fprintf@plt>
  435918:	ldr	x2, [x19]
  43591c:	cbz	x2, 435944 <ferror@plt+0x320a4>
  435920:	adrp	x20, 43c000 <warn@@Base+0x5468>
  435924:	add	x21, x22, #0xec0
  435928:	add	x20, x20, #0x3c8
  43592c:	nop
  435930:	ldr	x0, [x21]
  435934:	mov	x1, x20
  435938:	bl	403880 <fprintf@plt>
  43593c:	ldr	x2, [x19, #8]!
  435940:	cbnz	x2, 435930 <ferror@plt+0x32090>
  435944:	ldr	x1, [x22, #3776]
  435948:	mov	w0, #0xa                   	// #10
  43594c:	ldp	x19, x20, [sp, #16]
  435950:	ldp	x21, x22, [sp, #32]
  435954:	ldp	x29, x30, [sp], #48
  435958:	b	4030c0 <fputc@plt>
  43595c:	nop
  435960:	stp	x29, x30, [sp, #-48]!
  435964:	mov	x29, sp
  435968:	stp	x19, x20, [sp, #16]
  43596c:	mov	x20, x1
  435970:	stp	x21, x22, [sp, #32]
  435974:	cbz	x0, 4359f4 <ferror@plt+0x32154>
  435978:	mov	x19, x0
  43597c:	mov	w2, #0x5                   	// #5
  435980:	adrp	x1, 449000 <warn@@Base+0x12468>
  435984:	mov	x0, #0x0                   	// #0
  435988:	add	x1, x1, #0x988
  43598c:	bl	403700 <dcgettext@plt>
  435990:	mov	x2, x19
  435994:	mov	x1, x0
  435998:	mov	x0, x20
  43599c:	bl	403880 <fprintf@plt>
  4359a0:	bl	403240 <bfd_target_list@plt>
  4359a4:	mov	x22, x0
  4359a8:	ldr	x2, [x0]
  4359ac:	cbz	x2, 4359d4 <ferror@plt+0x32134>
  4359b0:	adrp	x21, 43c000 <warn@@Base+0x5468>
  4359b4:	add	x19, x0, #0x8
  4359b8:	add	x21, x21, #0x3c8
  4359bc:	nop
  4359c0:	mov	x1, x21
  4359c4:	mov	x0, x20
  4359c8:	bl	403880 <fprintf@plt>
  4359cc:	ldr	x2, [x19], #8
  4359d0:	cbnz	x2, 4359c0 <ferror@plt+0x32120>
  4359d4:	mov	x1, x20
  4359d8:	mov	w0, #0xa                   	// #10
  4359dc:	bl	4030c0 <fputc@plt>
  4359e0:	mov	x0, x22
  4359e4:	ldp	x19, x20, [sp, #16]
  4359e8:	ldp	x21, x22, [sp, #32]
  4359ec:	ldp	x29, x30, [sp], #48
  4359f0:	b	403510 <free@plt>
  4359f4:	mov	w2, #0x5                   	// #5
  4359f8:	adrp	x1, 449000 <warn@@Base+0x12468>
  4359fc:	add	x1, x1, #0x970
  435a00:	bl	403700 <dcgettext@plt>
  435a04:	mov	x1, x0
  435a08:	mov	x0, x20
  435a0c:	bl	403880 <fprintf@plt>
  435a10:	b	4359a0 <ferror@plt+0x32100>
  435a14:	nop
  435a18:	stp	x29, x30, [sp, #-48]!
  435a1c:	mov	x29, sp
  435a20:	stp	x19, x20, [sp, #16]
  435a24:	mov	x20, x1
  435a28:	stp	x21, x22, [sp, #32]
  435a2c:	cbz	x0, 435aac <ferror@plt+0x3220c>
  435a30:	mov	x19, x0
  435a34:	mov	w2, #0x5                   	// #5
  435a38:	adrp	x1, 449000 <warn@@Base+0x12468>
  435a3c:	mov	x0, #0x0                   	// #0
  435a40:	add	x1, x1, #0x9c0
  435a44:	bl	403700 <dcgettext@plt>
  435a48:	mov	x2, x19
  435a4c:	mov	x1, x0
  435a50:	mov	x0, x20
  435a54:	bl	403880 <fprintf@plt>
  435a58:	bl	403060 <bfd_arch_list@plt>
  435a5c:	mov	x22, x0
  435a60:	ldr	x2, [x0]
  435a64:	cbz	x2, 435a8c <ferror@plt+0x321ec>
  435a68:	adrp	x21, 43c000 <warn@@Base+0x5468>
  435a6c:	mov	x19, x0
  435a70:	add	x21, x21, #0x3c8
  435a74:	nop
  435a78:	mov	x1, x21
  435a7c:	mov	x0, x20
  435a80:	bl	403880 <fprintf@plt>
  435a84:	ldr	x2, [x19, #8]!
  435a88:	cbnz	x2, 435a78 <ferror@plt+0x321d8>
  435a8c:	mov	x1, x20
  435a90:	mov	w0, #0xa                   	// #10
  435a94:	bl	4030c0 <fputc@plt>
  435a98:	mov	x0, x22
  435a9c:	ldp	x19, x20, [sp, #16]
  435aa0:	ldp	x21, x22, [sp, #32]
  435aa4:	ldp	x29, x30, [sp], #48
  435aa8:	b	403510 <free@plt>
  435aac:	mov	w2, #0x5                   	// #5
  435ab0:	adrp	x1, 449000 <warn@@Base+0x12468>
  435ab4:	add	x1, x1, #0x9a0
  435ab8:	bl	403700 <dcgettext@plt>
  435abc:	mov	x1, x0
  435ac0:	mov	x0, x20
  435ac4:	bl	403880 <fprintf@plt>
  435ac8:	b	435a58 <ferror@plt+0x321b8>
  435acc:	nop
  435ad0:	stp	x29, x30, [sp, #-192]!
  435ad4:	mov	w2, #0x5                   	// #5
  435ad8:	adrp	x1, 449000 <warn@@Base+0x12468>
  435adc:	mov	x29, sp
  435ae0:	add	x1, x1, #0x9e0
  435ae4:	mov	x0, #0x0                   	// #0
  435ae8:	stp	x19, x20, [sp, #16]
  435aec:	bl	403700 <dcgettext@plt>
  435af0:	adrp	x1, 449000 <warn@@Base+0x12468>
  435af4:	add	x1, x1, #0xa00
  435af8:	bl	4037a0 <printf@plt>
  435afc:	mov	x0, #0x0                   	// #0
  435b00:	bl	43a968 <warn@@Base+0x3dd0>
  435b04:	mov	x2, x0
  435b08:	add	x1, sp, #0xa0
  435b0c:	adrp	x0, 435000 <ferror@plt+0x31760>
  435b10:	add	x0, x0, #0x500
  435b14:	stp	x2, xzr, [sp, #160]
  435b18:	stp	xzr, xzr, [sp, #176]
  435b1c:	bl	403500 <bfd_iterate_over_targets@plt>
  435b20:	ldr	x0, [sp, #160]
  435b24:	bl	403850 <unlink@plt>
  435b28:	ldr	x0, [sp, #160]
  435b2c:	bl	403510 <free@plt>
  435b30:	ldr	w19, [sp, #168]
  435b34:	cbz	w19, 435b48 <ferror@plt+0x322a8>
  435b38:	mov	w0, w19
  435b3c:	ldp	x19, x20, [sp, #16]
  435b40:	ldp	x29, x30, [sp], #192
  435b44:	ret
  435b48:	mov	w20, #0x2                   	// #2
  435b4c:	stp	x21, x22, [sp, #32]
  435b50:	stp	x23, x24, [sp, #48]
  435b54:	stp	x25, x26, [sp, #64]
  435b58:	mov	w26, #0x0                   	// #0
  435b5c:	stp	x27, x28, [sp, #80]
  435b60:	mov	x1, #0x0                   	// #0
  435b64:	mov	w0, w20
  435b68:	bl	4034b0 <bfd_printable_arch_mach@plt>
  435b6c:	add	w20, w20, #0x1
  435b70:	bl	402fd0 <strlen@plt>
  435b74:	cmp	w26, w0
  435b78:	csel	w26, w26, w0, ge  // ge = tcont
  435b7c:	cmp	w20, #0x59
  435b80:	b.ne	435b60 <ferror@plt+0x322c0>  // b.any
  435b84:	adrp	x0, 449000 <warn@@Base+0x12468>
  435b88:	add	x0, x0, #0xa18
  435b8c:	bl	4037f0 <getenv@plt>
  435b90:	cbz	x0, 435ba8 <ferror@plt+0x32308>
  435b94:	mov	w2, #0xa                   	// #10
  435b98:	mov	x1, #0x0                   	// #0
  435b9c:	bl	4034e0 <strtol@plt>
  435ba0:	mov	w2, w0
  435ba4:	cbnz	w0, 435bac <ferror@plt+0x3230c>
  435ba8:	mov	w2, #0x50                  	// #80
  435bac:	ldr	w1, [sp, #172]
  435bb0:	cmp	w1, #0x0
  435bb4:	b.le	435de4 <ferror@plt+0x32544>
  435bb8:	sub	w2, w2, w26
  435bbc:	adrp	x28, 43b000 <warn@@Base+0x4468>
  435bc0:	sub	w0, w2, #0x1
  435bc4:	adrp	x27, 449000 <warn@@Base+0x12468>
  435bc8:	adrp	x23, 466000 <_sch_istable+0x1478>
  435bcc:	adrp	x2, 449000 <warn@@Base+0x12468>
  435bd0:	add	x28, x28, #0xf90
  435bd4:	add	x2, x2, #0xa28
  435bd8:	add	x27, x27, #0xa20
  435bdc:	add	x23, x23, #0xed8
  435be0:	str	w0, [sp, #124]
  435be4:	adrp	x0, 43f000 <warn@@Base+0x8468>
  435be8:	add	x0, x0, #0x370
  435bec:	str	x2, [sp, #128]
  435bf0:	add	w2, w26, #0x1
  435bf4:	str	x0, [sp, #144]
  435bf8:	adrp	x0, 43e000 <warn@@Base+0x7468>
  435bfc:	add	x0, x0, #0x6a0
  435c00:	str	x0, [sp, #136]
  435c04:	str	w2, [sp, #152]
  435c08:	mov	w24, #0x60                  	// #96
  435c0c:	ldr	w22, [sp, #124]
  435c10:	ldr	x21, [sp, #184]
  435c14:	smull	x24, w19, w24
  435c18:	sxtw	x25, w19
  435c1c:	mov	w20, w19
  435c20:	add	x21, x21, x24
  435c24:	nop
  435c28:	ldr	x0, [x21]
  435c2c:	sub	w22, w22, #0x1
  435c30:	add	x21, x21, #0x60
  435c34:	str	w1, [sp, #104]
  435c38:	bl	402fd0 <strlen@plt>
  435c3c:	subs	w22, w22, w0
  435c40:	b.mi	435c54 <ferror@plt+0x323b4>  // b.first
  435c44:	ldr	w1, [sp, #104]
  435c48:	add	w20, w20, #0x1
  435c4c:	cmp	w1, w20
  435c50:	b.gt	435c28 <ferror@plt+0x32388>
  435c54:	ldr	w1, [sp, #152]
  435c58:	mov	x2, x28
  435c5c:	mov	x0, x27
  435c60:	bl	4037a0 <printf@plt>
  435c64:	cmp	w20, w19
  435c68:	b.eq	435e08 <ferror@plt+0x32568>  // b.none
  435c6c:	mvn	w21, w19
  435c70:	add	x25, x25, #0x1
  435c74:	add	w0, w21, w20
  435c78:	mov	x2, x24
  435c7c:	add	x0, x0, x25
  435c80:	add	x0, x0, x0, lsl #1
  435c84:	lsl	x22, x0, #5
  435c88:	ldr	x1, [sp, #184]
  435c8c:	ldr	x0, [sp, #144]
  435c90:	ldr	x1, [x1, x2]
  435c94:	add	x2, x2, #0x60
  435c98:	stp	x2, x2, [sp, #104]
  435c9c:	bl	4037a0 <printf@plt>
  435ca0:	ldr	x2, [sp, #104]
  435ca4:	cmp	x22, x2
  435ca8:	b.ne	435c88 <ferror@plt+0x323e8>  // b.any
  435cac:	add	w21, w21, w20
  435cb0:	mov	w0, #0xa                   	// #10
  435cb4:	add	x25, x21, x25
  435cb8:	mov	w22, #0x2                   	// #2
  435cbc:	ldr	x1, [x23]
  435cc0:	add	x25, x25, x25, lsl #1
  435cc4:	lsl	x25, x25, #5
  435cc8:	bl	4030b0 <putc@plt>
  435ccc:	nop
  435cd0:	mov	x1, #0x0                   	// #0
  435cd4:	mov	w0, w22
  435cd8:	bl	4034b0 <bfd_printable_arch_mach@plt>
  435cdc:	ldr	x1, [sp, #128]
  435ce0:	bl	4034a0 <strcmp@plt>
  435ce4:	cbnz	w0, 435d08 <ferror@plt+0x32468>
  435ce8:	add	w22, w22, #0x1
  435cec:	cmp	w22, #0x59
  435cf0:	b.ne	435cd0 <ferror@plt+0x32430>  // b.any
  435cf4:	ldr	w1, [sp, #172]
  435cf8:	cmp	w1, w20
  435cfc:	b.le	435de4 <ferror@plt+0x32544>
  435d00:	mov	w19, w20
  435d04:	b	435c08 <ferror@plt+0x32368>
  435d08:	mov	x1, #0x0                   	// #0
  435d0c:	mov	w0, w22
  435d10:	bl	4034b0 <bfd_printable_arch_mach@plt>
  435d14:	mov	x2, x0
  435d18:	ldr	x0, [sp, #136]
  435d1c:	mov	w1, w26
  435d20:	bl	4037a0 <printf@plt>
  435d24:	cmp	w20, w19
  435d28:	b.eq	435dd0 <ferror@plt+0x32530>  // b.none
  435d2c:	sub	w0, w22, #0x2
  435d30:	str	x0, [sp, #104]
  435d34:	ldr	x0, [sp, #184]
  435d38:	mov	x21, x24
  435d3c:	ldr	x3, [sp, #104]
  435d40:	add	x2, x0, x21
  435d44:	ldr	x1, [x23]
  435d48:	add	x2, x2, x3
  435d4c:	ldr	x0, [x0, x21]
  435d50:	ldrb	w2, [x2, #8]
  435d54:	cbz	w2, 435d94 <ferror@plt+0x324f4>
  435d58:	bl	402fe0 <fputs@plt>
  435d5c:	ldr	x1, [x23]
  435d60:	add	x21, x21, #0x60
  435d64:	cmp	x25, x21
  435d68:	b.eq	435dd8 <ferror@plt+0x32538>  // b.none
  435d6c:	mov	w0, #0x20                  	// #32
  435d70:	bl	4030b0 <putc@plt>
  435d74:	ldr	x0, [sp, #184]
  435d78:	ldr	x3, [sp, #104]
  435d7c:	add	x2, x0, x21
  435d80:	ldr	x1, [x23]
  435d84:	add	x2, x2, x3
  435d88:	ldr	x0, [x0, x21]
  435d8c:	ldrb	w2, [x2, #8]
  435d90:	cbnz	w2, 435d58 <ferror@plt+0x324b8>
  435d94:	str	x1, [sp, #112]
  435d98:	bl	402fd0 <strlen@plt>
  435d9c:	sub	w2, w0, #0x1
  435da0:	ldr	x1, [sp, #112]
  435da4:	cbz	w0, 435d60 <ferror@plt+0x324c0>
  435da8:	sub	w2, w2, #0x1
  435dac:	mov	w0, #0x2d                  	// #45
  435db0:	str	w2, [sp, #112]
  435db4:	str	w2, [sp, #156]
  435db8:	bl	4030b0 <putc@plt>
  435dbc:	ldr	w2, [sp, #112]
  435dc0:	ldr	x1, [x23]
  435dc4:	cmn	w2, #0x1
  435dc8:	b.ne	435da8 <ferror@plt+0x32508>  // b.any
  435dcc:	b	435d60 <ferror@plt+0x324c0>
  435dd0:	ldr	x1, [x23]
  435dd4:	nop
  435dd8:	mov	w0, #0xa                   	// #10
  435ddc:	bl	4030b0 <putc@plt>
  435de0:	b	435ce8 <ferror@plt+0x32448>
  435de4:	ldr	w19, [sp, #168]
  435de8:	ldp	x21, x22, [sp, #32]
  435dec:	mov	w0, w19
  435df0:	ldp	x19, x20, [sp, #16]
  435df4:	ldp	x23, x24, [sp, #48]
  435df8:	ldp	x25, x26, [sp, #64]
  435dfc:	ldp	x27, x28, [sp, #80]
  435e00:	ldp	x29, x30, [sp], #192
  435e04:	ret
  435e08:	add	x25, x25, #0x1
  435e0c:	mvn	w21, w20
  435e10:	b	435cac <ferror@plt+0x3240c>
  435e14:	nop
  435e18:	stp	x29, x30, [sp, #-240]!
  435e1c:	mov	x29, sp
  435e20:	stp	x19, x20, [sp, #16]
  435e24:	mov	x20, x0
  435e28:	mov	x19, x1
  435e2c:	stp	x21, x22, [sp, #32]
  435e30:	mov	w21, w3
  435e34:	cbz	w2, 435e50 <ferror@plt+0x325b0>
  435e38:	ldr	x2, [x19, #8]
  435e3c:	add	x1, sp, #0x70
  435e40:	mov	x0, x19
  435e44:	ldr	x2, [x2, #480]
  435e48:	blr	x2
  435e4c:	cbz	w0, 435ec0 <ferror@plt+0x32620>
  435e50:	ldr	x0, [x19]
  435e54:	mov	x1, x20
  435e58:	bl	402fe0 <fputs@plt>
  435e5c:	cbz	w21, 435e70 <ferror@plt+0x325d0>
  435e60:	ldrb	w0, [x19, #76]
  435e64:	tbz	w0, #7, 435e8c <ferror@plt+0x325ec>
  435e68:	ldr	x2, [x19, #96]
  435e6c:	cbnz	x2, 435e94 <ferror@plt+0x325f4>
  435e70:	mov	x1, x20
  435e74:	mov	w0, #0xa                   	// #10
  435e78:	bl	4030c0 <fputc@plt>
  435e7c:	ldp	x19, x20, [sp, #16]
  435e80:	ldp	x21, x22, [sp, #32]
  435e84:	ldp	x29, x30, [sp], #240
  435e88:	ret
  435e8c:	ldr	x2, [x19, #88]
  435e90:	cbz	x2, 435e70 <ferror@plt+0x325d0>
  435e94:	mov	x0, x20
  435e98:	adrp	x1, 449000 <warn@@Base+0x12468>
  435e9c:	add	x1, x1, #0xa78
  435ea0:	bl	403880 <fprintf@plt>
  435ea4:	mov	x1, x20
  435ea8:	mov	w0, #0xa                   	// #10
  435eac:	bl	4030c0 <fputc@plt>
  435eb0:	ldp	x19, x20, [sp, #16]
  435eb4:	ldp	x21, x22, [sp, #32]
  435eb8:	ldp	x29, x30, [sp], #240
  435ebc:	ret
  435ec0:	ldr	x1, [sp, #200]
  435ec4:	add	x0, sp, #0x30
  435ec8:	str	x1, [sp, #48]
  435ecc:	bl	403100 <ctime@plt>
  435ed0:	mov	x2, x0
  435ed4:	cbz	x0, 435f28 <ferror@plt+0x32688>
  435ed8:	add	x22, sp, #0x48
  435edc:	add	x3, x2, #0x14
  435ee0:	adrp	x1, 449000 <warn@@Base+0x12468>
  435ee4:	mov	x0, x22
  435ee8:	add	x1, x1, #0xa50
  435eec:	add	x2, x2, #0x4
  435ef0:	bl	4030a0 <sprintf@plt>
  435ef4:	ldr	w0, [sp, #128]
  435ef8:	add	x1, sp, #0x38
  435efc:	bl	4364a0 <ferror@plt+0x32c00>
  435f00:	strb	wzr, [sp, #66]
  435f04:	ldp	w3, w4, [sp, #136]
  435f08:	add	x2, sp, #0x39
  435f0c:	ldr	x5, [sp, #160]
  435f10:	mov	x6, x22
  435f14:	mov	x0, x20
  435f18:	adrp	x1, 449000 <warn@@Base+0x12468>
  435f1c:	add	x1, x1, #0xa60
  435f20:	bl	403880 <fprintf@plt>
  435f24:	b	435e50 <ferror@plt+0x325b0>
  435f28:	mov	w2, #0x5                   	// #5
  435f2c:	add	x22, sp, #0x48
  435f30:	adrp	x1, 449000 <warn@@Base+0x12468>
  435f34:	add	x1, x1, #0xa38
  435f38:	bl	403700 <dcgettext@plt>
  435f3c:	mov	x1, x0
  435f40:	mov	x0, x22
  435f44:	bl	4030a0 <sprintf@plt>
  435f48:	b	435ef4 <ferror@plt+0x32654>
  435f4c:	nop
  435f50:	stp	x29, x30, [sp, #-32]!
  435f54:	mov	x29, sp
  435f58:	str	x19, [sp, #16]
  435f5c:	bl	435380 <ferror@plt+0x31ae0>
  435f60:	mov	x19, x0
  435f64:	bl	403660 <mkstemp@plt>
  435f68:	cmn	w0, #0x1
  435f6c:	b.eq	435f84 <ferror@plt+0x326e4>  // b.none
  435f70:	bl	403390 <close@plt>
  435f74:	mov	x0, x19
  435f78:	ldr	x19, [sp, #16]
  435f7c:	ldp	x29, x30, [sp], #32
  435f80:	ret
  435f84:	mov	x0, x19
  435f88:	mov	x19, #0x0                   	// #0
  435f8c:	bl	403510 <free@plt>
  435f90:	b	435f74 <ferror@plt+0x326d4>
  435f94:	nop
  435f98:	stp	x29, x30, [sp, #-16]!
  435f9c:	mov	x29, sp
  435fa0:	bl	435380 <ferror@plt+0x31ae0>
  435fa4:	ldp	x29, x30, [sp], #16
  435fa8:	b	4033d0 <mkdtemp@plt>
  435fac:	nop
  435fb0:	stp	x29, x30, [sp, #-48]!
  435fb4:	mov	w2, #0x0                   	// #0
  435fb8:	mov	x29, sp
  435fbc:	stp	x19, x20, [sp, #16]
  435fc0:	mov	x19, x1
  435fc4:	mov	x20, x0
  435fc8:	add	x1, sp, #0x28
  435fcc:	bl	402ff0 <bfd_scan_vma@plt>
  435fd0:	ldr	x1, [sp, #40]
  435fd4:	ldrb	w1, [x1]
  435fd8:	cbnz	w1, 435fe8 <ferror@plt+0x32748>
  435fdc:	ldp	x19, x20, [sp, #16]
  435fe0:	ldp	x29, x30, [sp], #48
  435fe4:	ret
  435fe8:	mov	w2, #0x5                   	// #5
  435fec:	adrp	x1, 449000 <warn@@Base+0x12468>
  435ff0:	mov	x0, #0x0                   	// #0
  435ff4:	add	x1, x1, #0xa80
  435ff8:	bl	403700 <dcgettext@plt>
  435ffc:	mov	x2, x20
  436000:	mov	x1, x19
  436004:	bl	435778 <ferror@plt+0x31ed8>
  436008:	cbz	x0, 436104 <ferror@plt+0x32864>
  43600c:	stp	x29, x30, [sp, #-160]!
  436010:	mov	x1, x0
  436014:	mov	x29, sp
  436018:	add	x2, sp, #0x20
  43601c:	stp	x19, x20, [sp, #16]
  436020:	mov	x19, x0
  436024:	mov	w0, #0x0                   	// #0
  436028:	bl	403810 <__xstat@plt>
  43602c:	tbnz	w0, #31, 43605c <ferror@plt+0x327bc>
  436030:	ldr	w0, [sp, #48]
  436034:	and	w0, w0, #0xf000
  436038:	cmp	w0, #0x4, lsl #12
  43603c:	b.eq	436130 <ferror@plt+0x32890>  // b.none
  436040:	cmp	w0, #0x8, lsl #12
  436044:	b.ne	4360e0 <ferror@plt+0x32840>  // b.any
  436048:	ldr	x0, [sp, #80]
  43604c:	tbnz	x0, #63, 43610c <ferror@plt+0x3286c>
  436050:	ldp	x19, x20, [sp, #16]
  436054:	ldp	x29, x30, [sp], #160
  436058:	ret
  43605c:	bl	4037d0 <__errno_location@plt>
  436060:	mov	x20, x0
  436064:	ldr	w0, [x0]
  436068:	cmp	w0, #0x2
  43606c:	b.eq	4360b4 <ferror@plt+0x32814>  // b.none
  436070:	mov	w2, #0x5                   	// #5
  436074:	adrp	x1, 449000 <warn@@Base+0x12468>
  436078:	mov	x0, #0x0                   	// #0
  43607c:	add	x1, x1, #0xab0
  436080:	bl	403700 <dcgettext@plt>
  436084:	mov	x1, x0
  436088:	ldr	w0, [x20]
  43608c:	mov	x20, x1
  436090:	bl	403380 <strerror@plt>
  436094:	mov	x2, x0
  436098:	mov	x1, x19
  43609c:	mov	x0, x20
  4360a0:	bl	4357f0 <ferror@plt+0x31f50>
  4360a4:	mov	x0, #0xffffffffffffffff    	// #-1
  4360a8:	ldp	x19, x20, [sp, #16]
  4360ac:	ldp	x29, x30, [sp], #160
  4360b0:	ret
  4360b4:	mov	w2, #0x5                   	// #5
  4360b8:	adrp	x1, 449000 <warn@@Base+0x12468>
  4360bc:	mov	x0, #0x0                   	// #0
  4360c0:	add	x1, x1, #0xa98
  4360c4:	bl	403700 <dcgettext@plt>
  4360c8:	mov	x1, x19
  4360cc:	bl	4357f0 <ferror@plt+0x31f50>
  4360d0:	mov	x0, #0xffffffffffffffff    	// #-1
  4360d4:	ldp	x19, x20, [sp, #16]
  4360d8:	ldp	x29, x30, [sp], #160
  4360dc:	ret
  4360e0:	mov	w2, #0x5                   	// #5
  4360e4:	adrp	x1, 449000 <warn@@Base+0x12468>
  4360e8:	mov	x0, #0x0                   	// #0
  4360ec:	add	x1, x1, #0xb00
  4360f0:	bl	403700 <dcgettext@plt>
  4360f4:	mov	x1, x19
  4360f8:	bl	4357f0 <ferror@plt+0x31f50>
  4360fc:	mov	x0, #0xffffffffffffffff    	// #-1
  436100:	b	436050 <ferror@plt+0x327b0>
  436104:	mov	x0, #0xffffffffffffffff    	// #-1
  436108:	ret
  43610c:	mov	w2, #0x5                   	// #5
  436110:	adrp	x1, 449000 <warn@@Base+0x12468>
  436114:	mov	x0, #0x0                   	// #0
  436118:	add	x1, x1, #0xb28
  43611c:	bl	403700 <dcgettext@plt>
  436120:	mov	x1, x19
  436124:	bl	4357f0 <ferror@plt+0x31f50>
  436128:	mov	x0, #0xffffffffffffffff    	// #-1
  43612c:	b	436050 <ferror@plt+0x327b0>
  436130:	mov	w2, #0x5                   	// #5
  436134:	adrp	x1, 449000 <warn@@Base+0x12468>
  436138:	mov	x0, #0x0                   	// #0
  43613c:	add	x1, x1, #0xae0
  436140:	bl	403700 <dcgettext@plt>
  436144:	mov	x1, x19
  436148:	bl	4357f0 <ferror@plt+0x31f50>
  43614c:	mov	x0, #0xffffffffffffffff    	// #-1
  436150:	b	436050 <ferror@plt+0x327b0>
  436154:	nop
  436158:	stp	x29, x30, [sp, #-64]!
  43615c:	mov	x29, sp
  436160:	stp	x19, x20, [sp, #16]
  436164:	cbz	x0, 43622c <ferror@plt+0x3298c>
  436168:	mov	x19, x0
  43616c:	ldr	x0, [x0, #208]
  436170:	cbz	x0, 436210 <ferror@plt+0x32970>
  436174:	ldrb	w1, [x0, #76]
  436178:	tbnz	w1, #7, 436210 <ferror@plt+0x32970>
  43617c:	stp	x21, x22, [sp, #32]
  436180:	ldr	x21, [x0]
  436184:	stp	x23, x24, [sp, #48]
  436188:	adrp	x24, 46a000 <_bfd_std_section+0x3120>
  43618c:	mov	x0, x21
  436190:	bl	402fd0 <strlen@plt>
  436194:	ldr	x23, [x19]
  436198:	mov	x20, x0
  43619c:	add	x22, x24, #0x238
  4361a0:	mov	x0, x23
  4361a4:	bl	402fd0 <strlen@plt>
  4361a8:	ldr	x1, [x24, #568]
  4361ac:	add	x20, x20, x0
  4361b0:	add	x20, x20, #0x3
  4361b4:	cmp	x1, x20
  4361b8:	b.cc	4361ec <ferror@plt+0x3294c>  // b.lo, b.ul, b.last
  4361bc:	ldr	x0, [x22, #8]
  4361c0:	mov	x3, x23
  4361c4:	mov	x2, x21
  4361c8:	adrp	x1, 449000 <warn@@Base+0x12468>
  4361cc:	add	x1, x1, #0xb90
  4361d0:	bl	4030a0 <sprintf@plt>
  4361d4:	ldr	x0, [x22, #8]
  4361d8:	ldp	x19, x20, [sp, #16]
  4361dc:	ldp	x21, x22, [sp, #32]
  4361e0:	ldp	x23, x24, [sp, #48]
  4361e4:	ldp	x29, x30, [sp], #64
  4361e8:	ret
  4361ec:	cbnz	x1, 436220 <ferror@plt+0x32980>
  4361f0:	add	x0, x20, x20, lsr #1
  4361f4:	str	x0, [x24, #568]
  4361f8:	bl	4032a0 <xmalloc@plt>
  4361fc:	str	x0, [x22, #8]
  436200:	ldr	x1, [x19, #208]
  436204:	ldr	x23, [x19]
  436208:	ldr	x21, [x1]
  43620c:	b	4361c0 <ferror@plt+0x32920>
  436210:	ldr	x0, [x19]
  436214:	ldp	x19, x20, [sp, #16]
  436218:	ldp	x29, x30, [sp], #64
  43621c:	ret
  436220:	ldr	x0, [x22, #8]
  436224:	bl	403510 <free@plt>
  436228:	b	4361f0 <ferror@plt+0x32950>
  43622c:	adrp	x3, 449000 <warn@@Base+0x12468>
  436230:	adrp	x1, 449000 <warn@@Base+0x12468>
  436234:	adrp	x0, 449000 <warn@@Base+0x12468>
  436238:	add	x3, x3, #0xbb0
  43623c:	add	x1, x1, #0xb68
  436240:	add	x0, x0, #0xb80
  436244:	mov	w2, #0x281                 	// #641
  436248:	stp	x21, x22, [sp, #32]
  43624c:	stp	x23, x24, [sp, #48]
  436250:	bl	4037c0 <__assert_fail@plt>
  436254:	nop
  436258:	stp	x29, x30, [sp, #-288]!
  43625c:	mov	x29, sp
  436260:	stp	x19, x20, [sp, #16]
  436264:	mov	x19, x0
  436268:	stp	x21, x22, [sp, #32]
  43626c:	mov	x22, x2
  436270:	mov	x21, x3
  436274:	stp	x23, x24, [sp, #48]
  436278:	mov	x23, x1
  43627c:	str	q0, [sp, #128]
  436280:	str	q1, [sp, #144]
  436284:	str	q2, [sp, #160]
  436288:	str	q3, [sp, #176]
  43628c:	str	q4, [sp, #192]
  436290:	str	q5, [sp, #208]
  436294:	str	q6, [sp, #224]
  436298:	str	q7, [sp, #240]
  43629c:	stp	x4, x5, [sp, #256]
  4362a0:	stp	x6, x7, [sp, #272]
  4362a4:	bl	403260 <bfd_get_error@plt>
  4362a8:	cbnz	w0, 4363a8 <ferror@plt+0x32b08>
  4362ac:	adrp	x1, 449000 <warn@@Base+0x12468>
  4362b0:	mov	w2, #0x5                   	// #5
  4362b4:	add	x1, x1, #0x8c0
  4362b8:	mov	x0, #0x0                   	// #0
  4362bc:	bl	403700 <dcgettext@plt>
  4362c0:	mov	x24, x0
  4362c4:	adrp	x0, 466000 <_sch_istable+0x1478>
  4362c8:	adrp	x20, 466000 <_sch_istable+0x1478>
  4362cc:	ldr	x0, [x0, #3800]
  4362d0:	bl	4035f0 <fflush@plt>
  4362d4:	adrp	x0, 46a000 <_bfd_std_section+0x3120>
  4362d8:	add	x4, sp, #0x100
  4362dc:	ldr	x1, [x20, #3776]
  4362e0:	add	x5, sp, #0x120
  4362e4:	ldr	x0, [x0, #688]
  4362e8:	mov	w3, #0xffffffe0            	// #-32
  4362ec:	mov	w2, #0xffffff80            	// #-128
  4362f0:	stp	x5, x5, [sp, #96]
  4362f4:	str	x4, [sp, #112]
  4362f8:	stp	w3, w2, [sp, #120]
  4362fc:	bl	402fe0 <fputs@plt>
  436300:	cbz	x23, 43632c <ferror@plt+0x32a8c>
  436304:	cbz	x19, 4363b4 <ferror@plt+0x32b14>
  436308:	ldr	x0, [x20, #3776]
  43630c:	cbz	x22, 436330 <ferror@plt+0x32a90>
  436310:	ldr	x3, [x22]
  436314:	cbz	x3, 436330 <ferror@plt+0x32a90>
  436318:	mov	x2, x19
  43631c:	adrp	x1, 449000 <warn@@Base+0x12468>
  436320:	add	x1, x1, #0xb98
  436324:	bl	403880 <fprintf@plt>
  436328:	b	436340 <ferror@plt+0x32aa0>
  43632c:	ldr	x0, [x20, #3776]
  436330:	adrp	x1, 43f000 <warn@@Base+0x8468>
  436334:	mov	x2, x19
  436338:	add	x1, x1, #0x9a8
  43633c:	bl	403880 <fprintf@plt>
  436340:	ldr	x0, [x20, #3776]
  436344:	cbz	x21, 436384 <ferror@plt+0x32ae4>
  436348:	mov	x3, x0
  43634c:	mov	x2, #0x2                   	// #2
  436350:	mov	x1, #0x1                   	// #1
  436354:	adrp	x0, 449000 <warn@@Base+0x12468>
  436358:	add	x0, x0, #0xba8
  43635c:	bl	4035b0 <fwrite@plt>
  436360:	ldp	x6, x7, [sp, #96]
  436364:	mov	x1, x21
  436368:	ldp	x4, x5, [sp, #112]
  43636c:	add	x2, sp, #0x40
  436370:	ldr	x0, [x20, #3776]
  436374:	stp	x6, x7, [sp, #64]
  436378:	stp	x4, x5, [sp, #80]
  43637c:	bl	403790 <vfprintf@plt>
  436380:	ldr	x0, [x20, #3776]
  436384:	mov	x2, x24
  436388:	adrp	x1, 448000 <warn@@Base+0x11468>
  43638c:	add	x1, x1, #0xf08
  436390:	bl	403880 <fprintf@plt>
  436394:	ldp	x19, x20, [sp, #16]
  436398:	ldp	x21, x22, [sp, #32]
  43639c:	ldp	x23, x24, [sp, #48]
  4363a0:	ldp	x29, x30, [sp], #288
  4363a4:	ret
  4363a8:	bl	4036e0 <bfd_errmsg@plt>
  4363ac:	mov	x24, x0
  4363b0:	b	4362c4 <ferror@plt+0x32a24>
  4363b4:	mov	x0, x23
  4363b8:	bl	436158 <ferror@plt+0x328b8>
  4363bc:	mov	x19, x0
  4363c0:	b	436308 <ferror@plt+0x32a68>
  4363c4:	nop
  4363c8:	ldrb	w1, [x0]
  4363cc:	cmp	w1, #0x2f
  4363d0:	b.eq	43643c <ferror@plt+0x32b9c>  // b.none
  4363d4:	cbz	w1, 43640c <ferror@plt+0x32b6c>
  4363d8:	cmp	w1, #0x2e
  4363dc:	b.eq	436414 <ferror@plt+0x32b74>  // b.none
  4363e0:	ldrb	w1, [x0]
  4363e4:	nop
  4363e8:	cmp	w1, #0x2f
  4363ec:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  4363f0:	b.eq	436400 <ferror@plt+0x32b60>  // b.none
  4363f4:	ldrb	w1, [x0, #1]!
  4363f8:	b	4363e8 <ferror@plt+0x32b48>
  4363fc:	ldrb	w1, [x0, #1]!
  436400:	cmp	w1, #0x2f
  436404:	b.eq	4363fc <ferror@plt+0x32b5c>  // b.none
  436408:	cbnz	w1, 4363d8 <ferror@plt+0x32b38>
  43640c:	mov	w0, #0x1                   	// #1
  436410:	ret
  436414:	ldrb	w1, [x0, #1]
  436418:	cmp	w1, #0x2e
  43641c:	b.eq	436428 <ferror@plt+0x32b88>  // b.none
  436420:	add	x0, x0, #0x1
  436424:	b	4363e8 <ferror@plt+0x32b48>
  436428:	ldrb	w1, [x0, #2]
  43642c:	add	x0, x0, #0x2
  436430:	cmp	w1, #0x2f
  436434:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  436438:	b.ne	4363f4 <ferror@plt+0x32b54>  // b.any
  43643c:	mov	w0, #0x0                   	// #0
  436440:	ret
  436444:	nop
  436448:	stp	x29, x30, [sp, #-16]!
  43644c:	mov	x1, x0
  436450:	adrp	x2, 449000 <warn@@Base+0x12468>
  436454:	mov	x29, sp
  436458:	add	x2, x2, #0xa00
  43645c:	adrp	x0, 449000 <warn@@Base+0x12468>
  436460:	add	x0, x0, #0xbd0
  436464:	bl	4037a0 <printf@plt>
  436468:	adrp	x1, 449000 <warn@@Base+0x12468>
  43646c:	add	x1, x1, #0xbe0
  436470:	mov	w2, #0x5                   	// #5
  436474:	mov	x0, #0x0                   	// #0
  436478:	bl	403700 <dcgettext@plt>
  43647c:	bl	4037a0 <printf@plt>
  436480:	adrp	x1, 449000 <warn@@Base+0x12468>
  436484:	add	x1, x1, #0xc18
  436488:	mov	w2, #0x5                   	// #5
  43648c:	mov	x0, #0x0                   	// #0
  436490:	bl	403700 <dcgettext@plt>
  436494:	bl	4037a0 <printf@plt>
  436498:	mov	w0, #0x0                   	// #0
  43649c:	bl	403000 <exit@plt>
  4364a0:	and	x2, x0, #0xf000
  4364a4:	mov	w6, #0x64                  	// #100
  4364a8:	cmp	x2, #0x4, lsl #12
  4364ac:	b.eq	4364f0 <ferror@plt+0x32c50>  // b.none
  4364b0:	cmp	x2, #0xa, lsl #12
  4364b4:	mov	w6, #0x6c                  	// #108
  4364b8:	b.eq	4364f0 <ferror@plt+0x32c50>  // b.none
  4364bc:	cmp	x2, #0x6, lsl #12
  4364c0:	mov	w6, #0x62                  	// #98
  4364c4:	b.eq	4364f0 <ferror@plt+0x32c50>  // b.none
  4364c8:	cmp	x2, #0x2, lsl #12
  4364cc:	mov	w6, #0x63                  	// #99
  4364d0:	b.eq	4364f0 <ferror@plt+0x32c50>  // b.none
  4364d4:	cmp	x2, #0xc, lsl #12
  4364d8:	mov	w6, #0x73                  	// #115
  4364dc:	b.eq	4364f0 <ferror@plt+0x32c50>  // b.none
  4364e0:	cmp	x2, #0x1, lsl #12
  4364e4:	mov	w6, #0x70                  	// #112
  4364e8:	mov	w2, #0x2d                  	// #45
  4364ec:	csel	w6, w6, w2, eq  // eq = none
  4364f0:	tst	x0, #0x100
  4364f4:	mov	w2, #0x2d                  	// #45
  4364f8:	mov	w5, #0x72                  	// #114
  4364fc:	csel	w11, w5, w2, ne  // ne = any
  436500:	tst	x0, #0x80
  436504:	mov	w4, #0x77                  	// #119
  436508:	csel	w10, w4, w2, ne  // ne = any
  43650c:	tst	x0, #0x40
  436510:	mov	w3, #0x78                  	// #120
  436514:	csel	w7, w3, w2, ne  // ne = any
  436518:	tst	x0, #0x20
  43651c:	strb	w6, [x1]
  436520:	csel	w9, w5, w2, ne  // ne = any
  436524:	tst	x0, #0x10
  436528:	csel	w8, w4, w2, ne  // ne = any
  43652c:	tst	x0, #0x8
  436530:	csel	w6, w3, w2, ne  // ne = any
  436534:	tst	x0, #0x4
  436538:	csel	w5, w5, w2, ne  // ne = any
  43653c:	tst	x0, #0x2
  436540:	csel	w4, w4, w2, ne  // ne = any
  436544:	tst	x0, #0x1
  436548:	csel	w2, w3, w2, ne  // ne = any
  43654c:	strb	w11, [x1, #1]
  436550:	strb	w10, [x1, #2]
  436554:	strb	w7, [x1, #3]
  436558:	strb	w9, [x1, #4]
  43655c:	strb	w8, [x1, #5]
  436560:	strb	w6, [x1, #6]
  436564:	strb	w5, [x1, #7]
  436568:	strb	w4, [x1, #8]
  43656c:	strb	w2, [x1, #9]
  436570:	tbz	w0, #11, 436588 <ferror@plt+0x32ce8>
  436574:	cmp	w7, w3
  436578:	mov	w4, #0x73                  	// #115
  43657c:	mov	w3, #0x53                  	// #83
  436580:	csel	w3, w3, w4, ne  // ne = any
  436584:	strb	w3, [x1, #3]
  436588:	tbz	w0, #10, 4365a0 <ferror@plt+0x32d00>
  43658c:	cmp	w6, #0x78
  436590:	mov	w4, #0x73                  	// #115
  436594:	mov	w3, #0x53                  	// #83
  436598:	csel	w3, w3, w4, ne  // ne = any
  43659c:	strb	w3, [x1, #6]
  4365a0:	tbz	w0, #9, 4365b8 <ferror@plt+0x32d18>
  4365a4:	cmp	w2, #0x78
  4365a8:	mov	w0, #0x54                  	// #84
  4365ac:	mov	w2, #0x74                  	// #116
  4365b0:	csel	w0, w0, w2, ne  // ne = any
  4365b4:	strb	w0, [x1, #9]
  4365b8:	ret
  4365bc:	nop

00000000004365c0 <error@@Base>:
  4365c0:	stp	x29, x30, [sp, #-304]!
  4365c4:	adrp	x8, 466000 <_sch_istable+0x1478>
  4365c8:	mov	x29, sp
  4365cc:	stp	x19, x20, [sp, #16]
  4365d0:	mov	x19, x0
  4365d4:	adrp	x20, 466000 <_sch_istable+0x1478>
  4365d8:	ldr	x0, [x8, #3800]
  4365dc:	str	x21, [sp, #32]
  4365e0:	str	q0, [sp, #112]
  4365e4:	str	q1, [sp, #128]
  4365e8:	str	q2, [sp, #144]
  4365ec:	str	q3, [sp, #160]
  4365f0:	str	q4, [sp, #176]
  4365f4:	str	q5, [sp, #192]
  4365f8:	str	q6, [sp, #208]
  4365fc:	str	q7, [sp, #224]
  436600:	stp	x1, x2, [sp, #248]
  436604:	stp	x3, x4, [sp, #264]
  436608:	stp	x5, x6, [sp, #280]
  43660c:	str	x7, [sp, #296]
  436610:	bl	4035f0 <fflush@plt>
  436614:	add	x5, sp, #0xf0
  436618:	add	x6, sp, #0x130
  43661c:	mov	w3, #0xffffff80            	// #-128
  436620:	mov	w4, #0xffffffc8            	// #-56
  436624:	ldr	x21, [x20, #3776]
  436628:	mov	w2, #0x5                   	// #5
  43662c:	adrp	x1, 449000 <warn@@Base+0x12468>
  436630:	mov	x0, #0x0                   	// #0
  436634:	add	x1, x1, #0xce0
  436638:	stp	x6, x6, [sp, #80]
  43663c:	str	x5, [sp, #96]
  436640:	stp	w4, w3, [sp, #104]
  436644:	bl	403700 <dcgettext@plt>
  436648:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  43664c:	mov	x1, x0
  436650:	mov	x0, x21
  436654:	ldr	x2, [x2, #688]
  436658:	bl	403880 <fprintf@plt>
  43665c:	ldp	x6, x7, [sp, #80]
  436660:	mov	x1, x19
  436664:	ldp	x4, x5, [sp, #96]
  436668:	add	x2, sp, #0x30
  43666c:	ldr	x0, [x20, #3776]
  436670:	stp	x6, x7, [sp, #48]
  436674:	stp	x4, x5, [sp, #64]
  436678:	bl	403790 <vfprintf@plt>
  43667c:	ldp	x19, x20, [sp, #16]
  436680:	ldr	x21, [sp, #32]
  436684:	ldp	x29, x30, [sp], #304
  436688:	ret
  43668c:	nop
  436690:	cmp	w1, #0x5
  436694:	b.eq	436750 <error@@Base+0x190>  // b.none
  436698:	stp	x29, x30, [sp, #-32]!
  43669c:	mov	x29, sp
  4366a0:	str	x19, [sp, #16]
  4366a4:	mov	w19, w1
  4366a8:	b.gt	4366e4 <error@@Base+0x124>
  4366ac:	cmp	w1, #0x3
  4366b0:	b.eq	436780 <error@@Base+0x1c0>  // b.none
  4366b4:	cmp	w1, #0x4
  4366b8:	b.eq	4367a4 <error@@Base+0x1e4>  // b.none
  4366bc:	cmp	w1, #0x1
  4366c0:	b.eq	4367b8 <error@@Base+0x1f8>  // b.none
  4366c4:	cmp	w1, #0x2
  4366c8:	b.ne	436814 <error@@Base+0x254>  // b.any
  4366cc:	ldrh	w0, [x0]
  4366d0:	ldr	x19, [sp, #16]
  4366d4:	rev16	w0, w0
  4366d8:	and	x0, x0, #0xffff
  4366dc:	ldp	x29, x30, [sp], #32
  4366e0:	ret
  4366e4:	cmp	w1, #0x7
  4366e8:	b.eq	4367c8 <error@@Base+0x208>  // b.none
  4366ec:	cmp	w1, #0x8
  4366f0:	b.ne	436708 <error@@Base+0x148>  // b.any
  4366f4:	ldr	x0, [x0]
  4366f8:	ldr	x19, [sp, #16]
  4366fc:	rev	x0, x0
  436700:	ldp	x29, x30, [sp], #32
  436704:	ret
  436708:	cmp	w1, #0x6
  43670c:	b.ne	436814 <error@@Base+0x254>  // b.any
  436710:	ldrb	w5, [x0, #3]
  436714:	ldrb	w4, [x0, #1]
  436718:	ldrb	w1, [x0, #4]
  43671c:	ldrb	w3, [x0, #2]
  436720:	lsl	x5, x5, #16
  436724:	ldrb	w2, [x0]
  436728:	lsl	x4, x4, #32
  43672c:	ldrb	w6, [x0, #5]
  436730:	orr	x0, x5, x1, lsl #8
  436734:	orr	x3, x4, x3, lsl #24
  436738:	orr	x0, x0, x3
  43673c:	orr	x1, x6, x2, lsl #40
  436740:	orr	x0, x0, x1
  436744:	ldr	x19, [sp, #16]
  436748:	ldp	x29, x30, [sp], #32
  43674c:	ret
  436750:	ldrb	w4, [x0, #2]
  436754:	ldrb	w3, [x0]
  436758:	ldrb	w1, [x0, #3]
  43675c:	ldrb	w2, [x0, #1]
  436760:	lsl	x4, x4, #16
  436764:	lsl	x3, x3, #32
  436768:	ldrb	w5, [x0, #4]
  43676c:	orr	x0, x4, x1, lsl #8
  436770:	orr	x1, x3, x2, lsl #24
  436774:	orr	x0, x0, x1
  436778:	orr	x0, x0, x5
  43677c:	ret
  436780:	ldrb	w2, [x0]
  436784:	ldrb	w1, [x0, #1]
  436788:	ldrb	w3, [x0, #2]
  43678c:	lsl	x0, x2, #16
  436790:	orr	x0, x0, x1, lsl #8
  436794:	orr	x0, x0, x3
  436798:	ldr	x19, [sp, #16]
  43679c:	ldp	x29, x30, [sp], #32
  4367a0:	ret
  4367a4:	ldr	w0, [x0]
  4367a8:	ldr	x19, [sp, #16]
  4367ac:	rev	w0, w0
  4367b0:	ldp	x29, x30, [sp], #32
  4367b4:	ret
  4367b8:	ldrb	w0, [x0]
  4367bc:	ldr	x19, [sp, #16]
  4367c0:	ldp	x29, x30, [sp], #32
  4367c4:	ret
  4367c8:	ldrb	w6, [x0, #4]
  4367cc:	ldrb	w5, [x0, #2]
  4367d0:	ldrb	w1, [x0, #5]
  4367d4:	ldrb	w4, [x0, #3]
  4367d8:	lsl	x6, x6, #16
  4367dc:	ldrb	w3, [x0]
  4367e0:	lsl	x5, x5, #32
  4367e4:	ldrb	w2, [x0, #1]
  4367e8:	orr	x1, x6, x1, lsl #8
  4367ec:	orr	x4, x5, x4, lsl #24
  4367f0:	ldrb	w5, [x0, #6]
  4367f4:	lsl	x3, x3, #48
  4367f8:	orr	x0, x1, x4
  4367fc:	orr	x1, x3, x2, lsl #40
  436800:	orr	x0, x0, x1
  436804:	orr	x0, x0, x5
  436808:	ldr	x19, [sp, #16]
  43680c:	ldp	x29, x30, [sp], #32
  436810:	ret
  436814:	mov	w2, #0x5                   	// #5
  436818:	adrp	x1, 449000 <warn@@Base+0x12468>
  43681c:	mov	x0, #0x0                   	// #0
  436820:	add	x1, x1, #0xcf0
  436824:	bl	403700 <dcgettext@plt>
  436828:	mov	w1, w19
  43682c:	bl	4365c0 <error@@Base>
  436830:	bl	403400 <abort@plt>
  436834:	nop
  436838:	stp	x29, x30, [sp, #-96]!
  43683c:	mov	x29, sp
  436840:	stp	x19, x20, [sp, #16]
  436844:	mov	x19, x0
  436848:	add	x0, x0, #0x88
  43684c:	stp	x21, x22, [sp, #32]
  436850:	mov	w21, w1
  436854:	mov	w22, w2
  436858:	ldrb	w20, [x19, #146]
  43685c:	mov	w2, #0xa                   	// #10
  436860:	strb	wzr, [x19, #146]
  436864:	mov	x1, #0x0                   	// #0
  436868:	bl	402fc0 <strtoul@plt>
  43686c:	strb	w20, [x19, #146]
  436870:	mov	x20, x0
  436874:	tbnz	x0, #63, 4369c0 <error@@Base+0x400>
  436878:	add	x20, x0, #0x1
  43687c:	ldr	x0, [x19, #72]
  436880:	and	x20, x20, #0xfffffffffffffffe
  436884:	add	x0, x0, #0x3c
  436888:	add	x0, x0, x20
  43688c:	str	x0, [x19, #72]
  436890:	cbz	w22, 43692c <error@@Base+0x36c>
  436894:	cmp	x20, w21, uxtw
  436898:	mov	w22, w21
  43689c:	b.cc	436978 <error@@Base+0x3b8>  // b.lo, b.ul, b.last
  4368a0:	ldr	x3, [x19, #8]
  4368a4:	add	x0, sp, #0x58
  4368a8:	mov	x2, x22
  4368ac:	mov	x1, #0x1                   	// #1
  4368b0:	bl	4034f0 <fread@plt>
  4368b4:	cmp	x22, x0
  4368b8:	b.ne	43699c <error@@Base+0x3dc>  // b.any
  4368bc:	mov	w1, w21
  4368c0:	add	x0, sp, #0x58
  4368c4:	stp	x23, x24, [sp, #48]
  4368c8:	bl	436690 <error@@Base+0xd0>
  4368cc:	mov	x23, x0
  4368d0:	mul	x0, x22, x0
  4368d4:	str	x23, [x19, #16]
  4368d8:	sub	x20, x20, x22
  4368dc:	cmp	x23, x0
  4368e0:	csel	x1, x23, x0, cs  // cs = hs, nlast
  4368e4:	cmp	x1, x20
  4368e8:	b.ls	4369f4 <error@@Base+0x434>  // b.plast
  4368ec:	mov	w2, #0x5                   	// #5
  4368f0:	adrp	x1, 449000 <warn@@Base+0x12468>
  4368f4:	mov	x0, #0x0                   	// #0
  4368f8:	add	x1, x1, #0xdb0
  4368fc:	bl	403700 <dcgettext@plt>
  436900:	ldr	x1, [x19]
  436904:	mov	x4, x20
  436908:	ldr	x2, [x19, #16]
  43690c:	mov	w3, w21
  436910:	bl	4365c0 <error@@Base>
  436914:	ldp	x23, x24, [sp, #48]
  436918:	mov	w0, #0x0                   	// #0
  43691c:	ldp	x19, x20, [sp, #16]
  436920:	ldp	x21, x22, [sp, #32]
  436924:	ldp	x29, x30, [sp], #96
  436928:	ret
  43692c:	ldr	x0, [x19, #8]
  436930:	mov	x1, x20
  436934:	mov	w2, #0x1                   	// #1
  436938:	bl	4033f0 <fseek@plt>
  43693c:	cbnz	w0, 436ab4 <error@@Base+0x4f4>
  436940:	ldr	x3, [x19, #8]
  436944:	mov	x1, #0x1                   	// #1
  436948:	add	x0, x19, #0x58
  43694c:	mov	x2, #0x3c                  	// #60
  436950:	bl	4034f0 <fread@plt>
  436954:	mov	x1, x0
  436958:	cmp	x1, #0x3c
  43695c:	mov	w0, #0x1                   	// #1
  436960:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  436964:	b.eq	43691c <error@@Base+0x35c>  // b.none
  436968:	adrp	x1, 449000 <warn@@Base+0x12468>
  43696c:	mov	w2, #0x5                   	// #5
  436970:	add	x1, x1, #0xf40
  436974:	b	436ac0 <error@@Base+0x500>
  436978:	mov	w2, #0x5                   	// #5
  43697c:	adrp	x1, 449000 <warn@@Base+0x12468>
  436980:	mov	x0, #0x0                   	// #0
  436984:	add	x1, x1, #0xd68
  436988:	bl	403700 <dcgettext@plt>
  43698c:	ldr	x1, [x19]
  436990:	bl	4365c0 <error@@Base>
  436994:	mov	w0, #0x0                   	// #0
  436998:	b	43691c <error@@Base+0x35c>
  43699c:	mov	w2, #0x5                   	// #5
  4369a0:	adrp	x1, 449000 <warn@@Base+0x12468>
  4369a4:	mov	x0, #0x0                   	// #0
  4369a8:	add	x1, x1, #0xd88
  4369ac:	bl	403700 <dcgettext@plt>
  4369b0:	ldr	x1, [x19]
  4369b4:	bl	4365c0 <error@@Base>
  4369b8:	mov	w0, #0x0                   	// #0
  4369bc:	b	43691c <error@@Base+0x35c>
  4369c0:	mov	w2, #0x5                   	// #5
  4369c4:	adrp	x1, 449000 <warn@@Base+0x12468>
  4369c8:	mov	x0, #0x0                   	// #0
  4369cc:	add	x1, x1, #0xd10
  4369d0:	bl	403700 <dcgettext@plt>
  4369d4:	ldr	x1, [x19]
  4369d8:	mov	x2, x20
  4369dc:	bl	4365c0 <error@@Base>
  4369e0:	mov	w0, #0x0                   	// #0
  4369e4:	ldp	x19, x20, [sp, #16]
  4369e8:	ldp	x21, x22, [sp, #32]
  4369ec:	ldp	x29, x30, [sp], #96
  4369f0:	ret
  4369f4:	stp	x25, x26, [sp, #64]
  4369f8:	bl	4031d0 <malloc@plt>
  4369fc:	mov	x26, x0
  436a00:	cbz	x0, 436b58 <error@@Base+0x598>
  436a04:	ldr	x3, [x19, #8]
  436a08:	mov	x2, x23
  436a0c:	mov	x1, x22
  436a10:	bl	4034f0 <fread@plt>
  436a14:	ldr	x23, [x19, #16]
  436a18:	cmp	x23, x0
  436a1c:	b.ne	436ad8 <error@@Base+0x518>  // b.any
  436a20:	lsl	x0, x23, #3
  436a24:	bl	4031d0 <malloc@plt>
  436a28:	str	x0, [x19, #24]
  436a2c:	msub	x20, x22, x23, x20
  436a30:	mov	x25, x0
  436a34:	cbz	x0, 436b64 <error@@Base+0x5a4>
  436a38:	cbz	x23, 436a70 <error@@Base+0x4b0>
  436a3c:	mov	x24, x26
  436a40:	mov	x23, #0x0                   	// #0
  436a44:	b	436a4c <error@@Base+0x48c>
  436a48:	ldr	x25, [x19, #24]
  436a4c:	mov	x0, x24
  436a50:	mov	w1, w21
  436a54:	bl	436690 <error@@Base+0xd0>
  436a58:	str	x0, [x25, x23, lsl #3]
  436a5c:	add	x23, x23, #0x1
  436a60:	add	x24, x24, x22
  436a64:	ldr	x0, [x19, #16]
  436a68:	cmp	x0, x23
  436a6c:	b.hi	436a48 <error@@Base+0x488>  // b.pmore
  436a70:	mov	x0, x26
  436a74:	bl	403510 <free@plt>
  436a78:	cbz	x20, 436b0c <error@@Base+0x54c>
  436a7c:	mov	x0, x20
  436a80:	bl	4031d0 <malloc@plt>
  436a84:	str	x0, [x19, #32]
  436a88:	cbz	x0, 436b34 <error@@Base+0x574>
  436a8c:	ldr	x3, [x19, #8]
  436a90:	str	x20, [x19, #40]
  436a94:	mov	x2, x20
  436a98:	mov	x1, #0x1                   	// #1
  436a9c:	bl	4034f0 <fread@plt>
  436aa0:	cmp	x20, x0
  436aa4:	b.ne	436b20 <error@@Base+0x560>  // b.any
  436aa8:	ldp	x23, x24, [sp, #48]
  436aac:	ldp	x25, x26, [sp, #64]
  436ab0:	b	436940 <error@@Base+0x380>
  436ab4:	adrp	x1, 449000 <warn@@Base+0x12468>
  436ab8:	add	x1, x1, #0xd38
  436abc:	mov	w2, #0x5                   	// #5
  436ac0:	mov	x0, #0x0                   	// #0
  436ac4:	bl	403700 <dcgettext@plt>
  436ac8:	ldr	x1, [x19]
  436acc:	bl	4365c0 <error@@Base>
  436ad0:	mov	w0, #0x0                   	// #0
  436ad4:	b	43691c <error@@Base+0x35c>
  436ad8:	mov	x0, x26
  436adc:	bl	403510 <free@plt>
  436ae0:	adrp	x1, 449000 <warn@@Base+0x12468>
  436ae4:	add	x1, x1, #0xd88
  436ae8:	mov	w2, #0x5                   	// #5
  436aec:	mov	x0, #0x0                   	// #0
  436af0:	bl	403700 <dcgettext@plt>
  436af4:	ldr	x1, [x19]
  436af8:	bl	4365c0 <error@@Base>
  436afc:	mov	w0, #0x0                   	// #0
  436b00:	ldp	x23, x24, [sp, #48]
  436b04:	ldp	x25, x26, [sp, #64]
  436b08:	b	43691c <error@@Base+0x35c>
  436b0c:	adrp	x1, 449000 <warn@@Base+0x12468>
  436b10:	mov	w2, #0x5                   	// #5
  436b14:	add	x1, x1, #0xea0
  436b18:	mov	x0, #0x0                   	// #0
  436b1c:	b	436af0 <error@@Base+0x530>
  436b20:	adrp	x1, 449000 <warn@@Base+0x12468>
  436b24:	mov	w2, #0x5                   	// #5
  436b28:	add	x1, x1, #0xf10
  436b2c:	mov	x0, #0x0                   	// #0
  436b30:	b	436af0 <error@@Base+0x530>
  436b34:	adrp	x1, 449000 <warn@@Base+0x12468>
  436b38:	add	x1, x1, #0xed0
  436b3c:	mov	w2, #0x5                   	// #5
  436b40:	bl	403700 <dcgettext@plt>
  436b44:	bl	4365c0 <error@@Base>
  436b48:	mov	w0, #0x0                   	// #0
  436b4c:	ldp	x23, x24, [sp, #48]
  436b50:	ldp	x25, x26, [sp, #64]
  436b54:	b	43691c <error@@Base+0x35c>
  436b58:	adrp	x1, 449000 <warn@@Base+0x12468>
  436b5c:	add	x1, x1, #0xe18
  436b60:	b	436b3c <error@@Base+0x57c>
  436b64:	mov	x0, x26
  436b68:	bl	403510 <free@plt>
  436b6c:	adrp	x1, 449000 <warn@@Base+0x12468>
  436b70:	add	x1, x1, #0xe58
  436b74:	mov	w2, #0x5                   	// #5
  436b78:	mov	x0, #0x0                   	// #0
  436b7c:	bl	403700 <dcgettext@plt>
  436b80:	bl	4365c0 <error@@Base>
  436b84:	mov	w0, #0x0                   	// #0
  436b88:	ldp	x23, x24, [sp, #48]
  436b8c:	ldp	x25, x26, [sp, #64]
  436b90:	b	43691c <error@@Base+0x35c>
  436b94:	nop

0000000000436b98 <warn@@Base>:
  436b98:	stp	x29, x30, [sp, #-304]!
  436b9c:	adrp	x8, 466000 <_sch_istable+0x1478>
  436ba0:	mov	x29, sp
  436ba4:	stp	x19, x20, [sp, #16]
  436ba8:	mov	x19, x0
  436bac:	adrp	x20, 466000 <_sch_istable+0x1478>
  436bb0:	ldr	x0, [x8, #3800]
  436bb4:	str	x21, [sp, #32]
  436bb8:	str	q0, [sp, #112]
  436bbc:	str	q1, [sp, #128]
  436bc0:	str	q2, [sp, #144]
  436bc4:	str	q3, [sp, #160]
  436bc8:	str	q4, [sp, #176]
  436bcc:	str	q5, [sp, #192]
  436bd0:	str	q6, [sp, #208]
  436bd4:	str	q7, [sp, #224]
  436bd8:	stp	x1, x2, [sp, #248]
  436bdc:	stp	x3, x4, [sp, #264]
  436be0:	stp	x5, x6, [sp, #280]
  436be4:	str	x7, [sp, #296]
  436be8:	bl	4035f0 <fflush@plt>
  436bec:	add	x5, sp, #0xf0
  436bf0:	add	x6, sp, #0x130
  436bf4:	mov	w3, #0xffffff80            	// #-128
  436bf8:	mov	w4, #0xffffffc8            	// #-56
  436bfc:	ldr	x21, [x20, #3776]
  436c00:	mov	w2, #0x5                   	// #5
  436c04:	adrp	x1, 449000 <warn@@Base+0x12468>
  436c08:	mov	x0, #0x0                   	// #0
  436c0c:	add	x1, x1, #0xf80
  436c10:	stp	x6, x6, [sp, #80]
  436c14:	str	x5, [sp, #96]
  436c18:	stp	w4, w3, [sp, #104]
  436c1c:	bl	403700 <dcgettext@plt>
  436c20:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  436c24:	mov	x1, x0
  436c28:	mov	x0, x21
  436c2c:	ldr	x2, [x2, #688]
  436c30:	bl	403880 <fprintf@plt>
  436c34:	ldp	x6, x7, [sp, #80]
  436c38:	mov	x1, x19
  436c3c:	ldp	x4, x5, [sp, #96]
  436c40:	add	x2, sp, #0x30
  436c44:	ldr	x0, [x20, #3776]
  436c48:	stp	x6, x7, [sp, #48]
  436c4c:	stp	x4, x5, [sp, #64]
  436c50:	bl	403790 <vfprintf@plt>
  436c54:	ldp	x19, x20, [sp, #16]
  436c58:	ldr	x21, [sp, #32]
  436c5c:	ldp	x29, x30, [sp], #304
  436c60:	ret
  436c64:	nop
  436c68:	cmp	w2, #0x3
  436c6c:	b.eq	436cf0 <warn@@Base+0x158>  // b.none
  436c70:	stp	x29, x30, [sp, #-32]!
  436c74:	mov	x29, sp
  436c78:	str	x19, [sp, #16]
  436c7c:	mov	w19, w2
  436c80:	b.gt	436cac <warn@@Base+0x114>
  436c84:	cmp	w2, #0x1
  436c88:	b.eq	436c9c <warn@@Base+0x104>  // b.none
  436c8c:	cmp	w2, #0x2
  436c90:	b.ne	436d08 <warn@@Base+0x170>  // b.any
  436c94:	lsr	x2, x1, #8
  436c98:	strb	w2, [x0, #1]
  436c9c:	strb	w1, [x0]
  436ca0:	ldr	x19, [sp, #16]
  436ca4:	ldp	x29, x30, [sp], #32
  436ca8:	ret
  436cac:	cmp	w2, #0x4
  436cb0:	b.eq	436cdc <warn@@Base+0x144>  // b.none
  436cb4:	cmp	w2, #0x8
  436cb8:	b.ne	436d08 <warn@@Base+0x170>  // b.any
  436cbc:	lsr	x2, x1, #56
  436cc0:	lsr	x3, x1, #48
  436cc4:	lsr	x4, x1, #40
  436cc8:	lsr	x5, x1, #32
  436ccc:	strb	w5, [x0, #4]
  436cd0:	strb	w4, [x0, #5]
  436cd4:	strb	w3, [x0, #6]
  436cd8:	strb	w2, [x0, #7]
  436cdc:	lsr	x2, x1, #24
  436ce0:	strb	w2, [x0, #3]
  436ce4:	lsr	x2, x1, #16
  436ce8:	strb	w2, [x0, #2]
  436cec:	b	436c94 <warn@@Base+0xfc>
  436cf0:	lsr	x2, x1, #16
  436cf4:	strb	w1, [x0]
  436cf8:	strb	w2, [x0, #2]
  436cfc:	lsr	x2, x1, #8
  436d00:	strb	w2, [x0, #1]
  436d04:	ret
  436d08:	mov	w2, #0x5                   	// #5
  436d0c:	adrp	x1, 449000 <warn@@Base+0x12468>
  436d10:	mov	x0, #0x0                   	// #0
  436d14:	add	x1, x1, #0xcf0
  436d18:	bl	403700 <dcgettext@plt>
  436d1c:	mov	w1, w19
  436d20:	bl	4365c0 <error@@Base>
  436d24:	bl	403400 <abort@plt>
  436d28:	cmp	w2, #0x3
  436d2c:	b.eq	436d9c <warn@@Base+0x204>  // b.none
  436d30:	stp	x29, x30, [sp, #-32]!
  436d34:	mov	x29, sp
  436d38:	str	x19, [sp, #16]
  436d3c:	mov	w19, w2
  436d40:	b.gt	436d6c <warn@@Base+0x1d4>
  436d44:	cmp	w2, #0x1
  436d48:	b.eq	436d5c <warn@@Base+0x1c4>  // b.none
  436d4c:	cmp	w2, #0x2
  436d50:	b.ne	436db4 <warn@@Base+0x21c>  // b.any
  436d54:	strb	w1, [x0, #1]
  436d58:	lsr	x1, x1, #8
  436d5c:	strb	w1, [x0]
  436d60:	ldr	x19, [sp, #16]
  436d64:	ldp	x29, x30, [sp], #32
  436d68:	ret
  436d6c:	cmp	w2, #0x4
  436d70:	b.eq	436d88 <warn@@Base+0x1f0>  // b.none
  436d74:	cmp	w2, #0x8
  436d78:	b.ne	436db4 <warn@@Base+0x21c>  // b.any
  436d7c:	rev	w2, w1
  436d80:	lsr	x1, x1, #32
  436d84:	str	w2, [x0, #4]
  436d88:	strb	w1, [x0, #3]
  436d8c:	lsr	x1, x1, #8
  436d90:	strb	w1, [x0, #2]
  436d94:	lsr	x1, x1, #8
  436d98:	b	436d54 <warn@@Base+0x1bc>
  436d9c:	strb	w1, [x0, #2]
  436da0:	lsr	x1, x1, #8
  436da4:	strb	w1, [x0, #1]
  436da8:	lsr	x1, x1, #8
  436dac:	strb	w1, [x0]
  436db0:	ret
  436db4:	mov	w2, #0x5                   	// #5
  436db8:	adrp	x1, 449000 <warn@@Base+0x12468>
  436dbc:	mov	x0, #0x0                   	// #0
  436dc0:	add	x1, x1, #0xcf0
  436dc4:	bl	403700 <dcgettext@plt>
  436dc8:	mov	w1, w19
  436dcc:	bl	4365c0 <error@@Base>
  436dd0:	bl	403400 <abort@plt>
  436dd4:	nop
  436dd8:	cmp	w1, #0x5
  436ddc:	b.eq	436e8c <warn@@Base+0x2f4>  // b.none
  436de0:	stp	x29, x30, [sp, #-32]!
  436de4:	mov	x29, sp
  436de8:	str	x19, [sp, #16]
  436dec:	mov	w19, w1
  436df0:	b.gt	436e24 <warn@@Base+0x28c>
  436df4:	cmp	w1, #0x3
  436df8:	b.eq	436ebc <warn@@Base+0x324>  // b.none
  436dfc:	cmp	w1, #0x4
  436e00:	b.eq	436ee0 <warn@@Base+0x348>  // b.none
  436e04:	cmp	w1, #0x1
  436e08:	b.eq	436ef0 <warn@@Base+0x358>  // b.none
  436e0c:	cmp	w1, #0x2
  436e10:	b.ne	436f4c <warn@@Base+0x3b4>  // b.any
  436e14:	ldrh	w0, [x0]
  436e18:	ldr	x19, [sp, #16]
  436e1c:	ldp	x29, x30, [sp], #32
  436e20:	ret
  436e24:	cmp	w1, #0x7
  436e28:	b.eq	436f00 <warn@@Base+0x368>  // b.none
  436e2c:	cmp	w1, #0x8
  436e30:	b.ne	436e44 <warn@@Base+0x2ac>  // b.any
  436e34:	ldr	x0, [x0]
  436e38:	ldr	x19, [sp, #16]
  436e3c:	ldp	x29, x30, [sp], #32
  436e40:	ret
  436e44:	cmp	w1, #0x6
  436e48:	b.ne	436f4c <warn@@Base+0x3b4>  // b.any
  436e4c:	ldrb	w5, [x0, #2]
  436e50:	ldrb	w4, [x0, #4]
  436e54:	ldrb	w1, [x0, #1]
  436e58:	ldrb	w3, [x0, #3]
  436e5c:	lsl	x5, x5, #16
  436e60:	ldrb	w2, [x0, #5]
  436e64:	lsl	x4, x4, #32
  436e68:	ldrb	w6, [x0]
  436e6c:	orr	x0, x5, x1, lsl #8
  436e70:	orr	x3, x4, x3, lsl #24
  436e74:	orr	x0, x0, x3
  436e78:	orr	x1, x6, x2, lsl #40
  436e7c:	orr	x0, x0, x1
  436e80:	ldr	x19, [sp, #16]
  436e84:	ldp	x29, x30, [sp], #32
  436e88:	ret
  436e8c:	ldrb	w4, [x0, #2]
  436e90:	ldrb	w3, [x0, #4]
  436e94:	ldrb	w1, [x0, #1]
  436e98:	ldrb	w2, [x0, #3]
  436e9c:	lsl	x4, x4, #16
  436ea0:	lsl	x3, x3, #32
  436ea4:	ldrb	w5, [x0]
  436ea8:	orr	x0, x4, x1, lsl #8
  436eac:	orr	x1, x3, x2, lsl #24
  436eb0:	orr	x0, x0, x1
  436eb4:	orr	x0, x0, x5
  436eb8:	ret
  436ebc:	ldrb	w2, [x0, #2]
  436ec0:	ldrb	w1, [x0, #1]
  436ec4:	ldrb	w3, [x0]
  436ec8:	lsl	x0, x2, #16
  436ecc:	orr	x0, x0, x1, lsl #8
  436ed0:	orr	x0, x0, x3
  436ed4:	ldr	x19, [sp, #16]
  436ed8:	ldp	x29, x30, [sp], #32
  436edc:	ret
  436ee0:	ldr	w0, [x0]
  436ee4:	ldr	x19, [sp, #16]
  436ee8:	ldp	x29, x30, [sp], #32
  436eec:	ret
  436ef0:	ldrb	w0, [x0]
  436ef4:	ldr	x19, [sp, #16]
  436ef8:	ldp	x29, x30, [sp], #32
  436efc:	ret
  436f00:	ldrb	w6, [x0, #2]
  436f04:	ldrb	w5, [x0, #4]
  436f08:	ldrb	w1, [x0, #1]
  436f0c:	ldrb	w4, [x0, #3]
  436f10:	lsl	x6, x6, #16
  436f14:	ldrb	w3, [x0, #6]
  436f18:	lsl	x5, x5, #32
  436f1c:	ldrb	w2, [x0, #5]
  436f20:	orr	x1, x6, x1, lsl #8
  436f24:	orr	x4, x5, x4, lsl #24
  436f28:	ldrb	w5, [x0]
  436f2c:	lsl	x3, x3, #48
  436f30:	orr	x0, x1, x4
  436f34:	orr	x1, x3, x2, lsl #40
  436f38:	orr	x0, x0, x1
  436f3c:	orr	x0, x0, x5
  436f40:	ldr	x19, [sp, #16]
  436f44:	ldp	x29, x30, [sp], #32
  436f48:	ret
  436f4c:	mov	w2, #0x5                   	// #5
  436f50:	adrp	x1, 449000 <warn@@Base+0x12468>
  436f54:	mov	x0, #0x0                   	// #0
  436f58:	add	x1, x1, #0xcf0
  436f5c:	bl	403700 <dcgettext@plt>
  436f60:	mov	w1, w19
  436f64:	bl	4365c0 <error@@Base>
  436f68:	bl	403400 <abort@plt>
  436f6c:	nop
  436f70:	stp	x29, x30, [sp, #-32]!
  436f74:	adrp	x2, 46a000 <_bfd_std_section+0x3120>
  436f78:	mov	x29, sp
  436f7c:	ldr	x2, [x2, #696]
  436f80:	str	x19, [sp, #16]
  436f84:	mov	w19, w1
  436f88:	blr	x2
  436f8c:	cmp	w19, #0x3
  436f90:	b.eq	437000 <warn@@Base+0x468>  // b.none
  436f94:	b.le	436fc8 <warn@@Base+0x430>
  436f98:	cmp	w19, #0x4
  436f9c:	b.ne	436fb8 <warn@@Base+0x420>  // b.any
  436fa0:	eor	x0, x0, #0x80000000
  436fa4:	mov	x1, #0xffffffff80000000    	// #-2147483648
  436fa8:	add	x0, x0, x1
  436fac:	ldr	x19, [sp, #16]
  436fb0:	ldp	x29, x30, [sp], #32
  436fb4:	ret
  436fb8:	sub	w19, w19, #0x5
  436fbc:	cmp	w19, #0x3
  436fc0:	b.ls	436fac <warn@@Base+0x414>  // b.plast
  436fc4:	bl	403400 <abort@plt>
  436fc8:	cmp	w19, #0x1
  436fcc:	b.ne	436fe4 <warn@@Base+0x44c>  // b.any
  436fd0:	eor	x0, x0, #0x80
  436fd4:	sub	x0, x0, #0x80
  436fd8:	ldr	x19, [sp, #16]
  436fdc:	ldp	x29, x30, [sp], #32
  436fe0:	ret
  436fe4:	cmp	w19, #0x2
  436fe8:	b.ne	436fc4 <warn@@Base+0x42c>  // b.any
  436fec:	eor	x0, x0, #0x8000
  436ff0:	sub	x0, x0, #0x8, lsl #12
  436ff4:	ldr	x19, [sp, #16]
  436ff8:	ldp	x29, x30, [sp], #32
  436ffc:	ret
  437000:	eor	x0, x0, #0x800000
  437004:	sub	x0, x0, #0x800, lsl #12
  437008:	ldr	x19, [sp, #16]
  43700c:	ldp	x29, x30, [sp], #32
  437010:	ret
  437014:	nop
  437018:	stp	x29, x30, [sp, #-48]!
  43701c:	adrp	x3, 46a000 <_bfd_std_section+0x3120>
  437020:	mov	x29, sp
  437024:	ldr	x4, [x3, #696]
  437028:	stp	x19, x20, [sp, #16]
  43702c:	adrp	x3, 436000 <ferror@plt+0x32760>
  437030:	stp	x21, x22, [sp, #32]
  437034:	add	x3, x3, #0x690
  437038:	mov	x21, x1
  43703c:	mov	x20, x2
  437040:	cmp	x4, x3
  437044:	add	x22, x0, #0x4
  437048:	b.eq	437080 <warn@@Base+0x4e8>  // b.none
  43704c:	mov	x19, x0
  437050:	mov	w1, #0x4                   	// #4
  437054:	mov	x0, x22
  437058:	bl	436dd8 <warn@@Base+0x240>
  43705c:	str	x0, [x21]
  437060:	mov	w1, #0x4                   	// #4
  437064:	mov	x0, x19
  437068:	bl	436dd8 <warn@@Base+0x240>
  43706c:	str	x0, [x20]
  437070:	ldp	x19, x20, [sp, #16]
  437074:	ldp	x21, x22, [sp, #32]
  437078:	ldp	x29, x30, [sp], #48
  43707c:	ret
  437080:	mov	w1, #0x4                   	// #4
  437084:	bl	436690 <error@@Base+0xd0>
  437088:	str	x0, [x21]
  43708c:	mov	w1, #0x4                   	// #4
  437090:	mov	x0, x22
  437094:	bl	436690 <error@@Base+0xd0>
  437098:	str	x0, [x20]
  43709c:	ldp	x19, x20, [sp, #16]
  4370a0:	ldp	x21, x22, [sp, #32]
  4370a4:	ldp	x29, x30, [sp], #48
  4370a8:	ret
  4370ac:	nop
  4370b0:	stp	x29, x30, [sp, #-64]!
  4370b4:	mov	x29, sp
  4370b8:	stp	x23, x24, [sp, #48]
  4370bc:	mov	x23, x1
  4370c0:	stp	x19, x20, [sp, #16]
  4370c4:	mov	x20, x2
  4370c8:	stp	x21, x22, [sp, #32]
  4370cc:	mov	x22, x0
  4370d0:	bl	403330 <lbasename@plt>
  4370d4:	ldrb	w1, [x23]
  4370d8:	cmp	w1, #0x2f
  4370dc:	ccmp	x22, x0, #0x4, ne  // ne = any
  4370e0:	b.ne	437124 <warn@@Base+0x58c>  // b.any
  4370e4:	adds	x0, x20, #0x1
  4370e8:	mov	x21, #0x0                   	// #0
  4370ec:	b.eq	43710c <warn@@Base+0x574>  // b.none
  4370f0:	bl	4031d0 <malloc@plt>
  4370f4:	mov	x21, x0
  4370f8:	cbz	x0, 4371a8 <warn@@Base+0x610>
  4370fc:	mov	x1, x23
  437100:	mov	x2, x20
  437104:	bl	402f70 <memcpy@plt>
  437108:	strb	wzr, [x21, x20]
  43710c:	mov	x0, x21
  437110:	ldp	x19, x20, [sp, #16]
  437114:	ldp	x21, x22, [sp, #32]
  437118:	ldp	x23, x24, [sp, #48]
  43711c:	ldp	x29, x30, [sp], #64
  437120:	ret
  437124:	sub	x19, x0, x22
  437128:	cmp	x19, x20
  43712c:	add	x24, x19, x20
  437130:	csel	x1, x19, x20, cs  // cs = hs, nlast
  437134:	add	x0, x24, #0x1
  437138:	cmp	x0, x1
  43713c:	b.cc	437184 <warn@@Base+0x5ec>  // b.lo, b.ul, b.last
  437140:	bl	4031d0 <malloc@plt>
  437144:	mov	x21, x0
  437148:	cbz	x0, 4371a8 <warn@@Base+0x610>
  43714c:	mov	x1, x22
  437150:	mov	x2, x19
  437154:	bl	402f70 <memcpy@plt>
  437158:	mov	x2, x20
  43715c:	mov	x1, x23
  437160:	add	x0, x21, x19
  437164:	bl	402f70 <memcpy@plt>
  437168:	strb	wzr, [x21, x24]
  43716c:	mov	x0, x21
  437170:	ldp	x19, x20, [sp, #16]
  437174:	ldp	x21, x22, [sp, #32]
  437178:	ldp	x23, x24, [sp, #48]
  43717c:	ldp	x29, x30, [sp], #64
  437180:	ret
  437184:	mov	w2, #0x5                   	// #5
  437188:	adrp	x1, 449000 <warn@@Base+0x12468>
  43718c:	mov	x0, #0x0                   	// #0
  437190:	add	x1, x1, #0xfa0
  437194:	bl	403700 <dcgettext@plt>
  437198:	mov	x21, #0x0                   	// #0
  43719c:	mov	x1, x20
  4371a0:	bl	4365c0 <error@@Base>
  4371a4:	b	43710c <warn@@Base+0x574>
  4371a8:	adrp	x1, 449000 <warn@@Base+0x12468>
  4371ac:	add	x1, x1, #0xf90
  4371b0:	mov	w2, #0x5                   	// #5
  4371b4:	bl	403700 <dcgettext@plt>
  4371b8:	bl	4365c0 <error@@Base>
  4371bc:	b	43710c <warn@@Base+0x574>
  4371c0:	stp	x29, x30, [sp, #-80]!
  4371c4:	mov	x29, sp
  4371c8:	stp	x19, x20, [sp, #16]
  4371cc:	mov	x19, x0
  4371d0:	mov	x20, x2
  4371d4:	mov	x0, x1
  4371d8:	stp	x21, x22, [sp, #32]
  4371dc:	mov	x22, x1
  4371e0:	mov	w21, w3
  4371e4:	stp	x23, x24, [sp, #48]
  4371e8:	mov	x24, #0x8                   	// #8
  4371ec:	mov	w23, w4
  4371f0:	bl	403370 <strdup@plt>
  4371f4:	stp	x0, x20, [x19]
  4371f8:	mov	x1, x24
  4371fc:	mov	x0, x20
  437200:	stp	xzr, xzr, [x19, #16]
  437204:	mov	w2, #0x0                   	// #0
  437208:	stp	xzr, xzr, [x19, #32]
  43720c:	stp	xzr, xzr, [x19, #48]
  437210:	stp	xzr, x24, [x19, #64]
  437214:	stp	w21, wzr, [x19, #80]
  437218:	bl	4033f0 <fseek@plt>
  43721c:	cbnz	w0, 437338 <warn@@Base+0x7a0>
  437220:	str	x25, [sp, #64]
  437224:	add	x25, x19, #0x58
  437228:	mov	w21, w0
  43722c:	mov	x3, x20
  437230:	mov	x0, x25
  437234:	mov	x2, #0x3c                  	// #60
  437238:	mov	x1, #0x1                   	// #1
  43723c:	bl	4034f0 <fread@plt>
  437240:	cmp	x0, #0x3c
  437244:	b.eq	437268 <warn@@Base+0x6d0>  // b.none
  437248:	cbnz	x0, 437370 <warn@@Base+0x7d8>
  43724c:	ldr	x25, [sp, #64]
  437250:	mov	w0, w21
  437254:	ldp	x19, x20, [sp, #16]
  437258:	ldp	x21, x22, [sp, #32]
  43725c:	ldp	x23, x24, [sp, #48]
  437260:	ldp	x29, x30, [sp], #80
  437264:	ret
  437268:	adrp	x1, 44a000 <warn@@Base+0x13468>
  43726c:	mov	x0, x25
  437270:	add	x1, x1, #0x30
  437274:	mov	x2, #0x10                  	// #16
  437278:	bl	403220 <strncmp@plt>
  43727c:	cbz	w0, 4373ac <warn@@Base+0x814>
  437280:	adrp	x1, 44a000 <warn@@Base+0x13468>
  437284:	mov	x0, x25
  437288:	add	x1, x1, #0x48
  43728c:	mov	x2, #0x10                  	// #16
  437290:	bl	403220 <strncmp@plt>
  437294:	cbz	w0, 4373f8 <warn@@Base+0x860>
  437298:	cbnz	w23, 437418 <warn@@Base+0x880>
  43729c:	adrp	x1, 44a000 <warn@@Base+0x13468>
  4372a0:	mov	x0, x25
  4372a4:	add	x1, x1, #0x80
  4372a8:	mov	x2, #0x10                  	// #16
  4372ac:	bl	403220 <strncmp@plt>
  4372b0:	cbnz	w0, 43724c <warn@@Base+0x6b4>
  4372b4:	ldrb	w23, [x19, #146]
  4372b8:	add	x0, x19, #0x88
  4372bc:	strb	wzr, [x19, #146]
  4372c0:	mov	w2, #0xa                   	// #10
  4372c4:	mov	x1, #0x0                   	// #0
  4372c8:	bl	402fc0 <strtoul@plt>
  4372cc:	str	x0, [x19, #56]
  4372d0:	strb	w23, [x19, #146]
  4372d4:	mov	x21, x0
  4372d8:	cmp	x0, #0x7
  4372dc:	b.ls	4373cc <warn@@Base+0x834>  // b.plast
  4372e0:	tbnz	x0, #63, 437438 <warn@@Base+0x8a0>
  4372e4:	ldr	x1, [x19, #72]
  4372e8:	add	x0, x0, #0x1
  4372ec:	add	x1, x1, #0x3c
  4372f0:	add	x1, x1, x21
  4372f4:	str	x1, [x19, #72]
  4372f8:	bl	4031d0 <malloc@plt>
  4372fc:	str	x0, [x19, #48]
  437300:	cbz	x0, 43748c <warn@@Base+0x8f4>
  437304:	mov	x1, x21
  437308:	mov	x3, x20
  43730c:	mov	x2, #0x1                   	// #1
  437310:	bl	4034f0 <fread@plt>
  437314:	cmp	x0, #0x1
  437318:	b.ne	437448 <warn@@Base+0x8b0>  // b.any
  43731c:	ldr	x0, [x19, #56]
  437320:	tbnz	w0, #0, 43747c <warn@@Base+0x8e4>
  437324:	ldr	x1, [x19, #48]
  437328:	mov	w21, #0x0                   	// #0
  43732c:	strb	wzr, [x1, x0]
  437330:	ldr	x25, [sp, #64]
  437334:	b	437250 <warn@@Base+0x6b8>
  437338:	mov	w2, #0x5                   	// #5
  43733c:	adrp	x1, 449000 <warn@@Base+0x12468>
  437340:	mov	x0, #0x0                   	// #0
  437344:	add	x1, x1, #0xfd8
  437348:	bl	403700 <dcgettext@plt>
  43734c:	mov	w21, #0x1                   	// #1
  437350:	mov	x1, x22
  437354:	bl	4365c0 <error@@Base>
  437358:	mov	w0, w21
  43735c:	ldp	x19, x20, [sp, #16]
  437360:	ldp	x21, x22, [sp, #32]
  437364:	ldp	x23, x24, [sp, #48]
  437368:	ldp	x29, x30, [sp], #80
  43736c:	ret
  437370:	mov	w2, #0x5                   	// #5
  437374:	adrp	x1, 44a000 <warn@@Base+0x13468>
  437378:	mov	x0, #0x0                   	// #0
  43737c:	add	x1, x1, #0x8
  437380:	bl	403700 <dcgettext@plt>
  437384:	mov	w21, #0x1                   	// #1
  437388:	mov	x1, x22
  43738c:	bl	4365c0 <error@@Base>
  437390:	mov	w0, w21
  437394:	ldp	x19, x20, [sp, #16]
  437398:	ldp	x21, x22, [sp, #32]
  43739c:	ldp	x23, x24, [sp, #48]
  4373a0:	ldr	x25, [sp, #64]
  4373a4:	ldp	x29, x30, [sp], #80
  4373a8:	ret
  4373ac:	mov	w2, w23
  4373b0:	mov	x0, x19
  4373b4:	mov	w1, #0x4                   	// #4
  4373b8:	bl	436838 <error@@Base+0x278>
  4373bc:	cbnz	w0, 43729c <warn@@Base+0x704>
  4373c0:	mov	w21, #0x1                   	// #1
  4373c4:	ldr	x25, [sp, #64]
  4373c8:	b	437250 <warn@@Base+0x6b8>
  4373cc:	adrp	x1, 44a000 <warn@@Base+0x13468>
  4373d0:	add	x1, x1, #0x98
  4373d4:	mov	w2, #0x5                   	// #5
  4373d8:	mov	x0, #0x0                   	// #0
  4373dc:	bl	403700 <dcgettext@plt>
  4373e0:	ldr	x2, [x19, #56]
  4373e4:	mov	x1, x22
  4373e8:	mov	w21, #0x1                   	// #1
  4373ec:	bl	4365c0 <error@@Base>
  4373f0:	ldr	x25, [sp, #64]
  4373f4:	b	437250 <warn@@Base+0x6b8>
  4373f8:	mov	w0, #0x1                   	// #1
  4373fc:	str	w0, [x19, #84]
  437400:	mov	w2, w23
  437404:	mov	w1, w24
  437408:	mov	x0, x19
  43740c:	bl	436838 <error@@Base+0x278>
  437410:	cbnz	w0, 43729c <warn@@Base+0x704>
  437414:	b	4373c0 <warn@@Base+0x828>
  437418:	mov	w2, #0x5                   	// #5
  43741c:	adrp	x1, 44a000 <warn@@Base+0x13468>
  437420:	mov	x0, #0x0                   	// #0
  437424:	add	x1, x1, #0x60
  437428:	bl	403700 <dcgettext@plt>
  43742c:	mov	x1, x22
  437430:	bl	4037a0 <printf@plt>
  437434:	b	43729c <warn@@Base+0x704>
  437438:	adrp	x1, 44a000 <warn@@Base+0x13468>
  43743c:	mov	w2, #0x5                   	// #5
  437440:	add	x1, x1, #0xc8
  437444:	b	4373d8 <warn@@Base+0x840>
  437448:	ldr	x0, [x19, #48]
  43744c:	mov	w21, #0x1                   	// #1
  437450:	bl	403510 <free@plt>
  437454:	str	xzr, [x19, #48]
  437458:	mov	w2, #0x5                   	// #5
  43745c:	adrp	x1, 44a000 <warn@@Base+0x13468>
  437460:	mov	x0, #0x0                   	// #0
  437464:	add	x1, x1, #0x130
  437468:	bl	403700 <dcgettext@plt>
  43746c:	mov	x1, x22
  437470:	bl	4365c0 <error@@Base>
  437474:	ldr	x25, [sp, #64]
  437478:	b	437250 <warn@@Base+0x6b8>
  43747c:	mov	x0, x20
  437480:	bl	403360 <getc@plt>
  437484:	ldr	x0, [x19, #56]
  437488:	b	437324 <warn@@Base+0x78c>
  43748c:	adrp	x1, 44a000 <warn@@Base+0x13468>
  437490:	add	x1, x1, #0xf8
  437494:	mov	w2, #0x5                   	// #5
  437498:	mov	w21, #0x1                   	// #1
  43749c:	bl	403700 <dcgettext@plt>
  4374a0:	bl	4365c0 <error@@Base>
  4374a4:	ldr	x25, [sp, #64]
  4374a8:	b	437250 <warn@@Base+0x6b8>
  4374ac:	nop
  4374b0:	stp	x29, x30, [sp, #-32]!
  4374b4:	mov	x29, sp
  4374b8:	str	x19, [sp, #16]
  4374bc:	mov	x19, x0
  4374c0:	ldr	x0, [x0]
  4374c4:	cbz	x0, 4374cc <warn@@Base+0x934>
  4374c8:	bl	403510 <free@plt>
  4374cc:	ldr	x0, [x19, #24]
  4374d0:	cbz	x0, 4374d8 <warn@@Base+0x940>
  4374d4:	bl	403510 <free@plt>
  4374d8:	ldr	x0, [x19, #32]
  4374dc:	cbz	x0, 4374e4 <warn@@Base+0x94c>
  4374e0:	bl	403510 <free@plt>
  4374e4:	ldr	x0, [x19, #48]
  4374e8:	cbz	x0, 4374f8 <warn@@Base+0x960>
  4374ec:	ldr	x19, [sp, #16]
  4374f0:	ldp	x29, x30, [sp], #32
  4374f4:	b	403510 <free@plt>
  4374f8:	ldr	x19, [sp, #16]
  4374fc:	ldp	x29, x30, [sp], #32
  437500:	ret
  437504:	nop
  437508:	stp	x29, x30, [sp, #-32]!
  43750c:	mov	x29, sp
  437510:	stp	x19, x20, [sp, #16]
  437514:	mov	x19, x0
  437518:	mov	x20, x1
  43751c:	ldr	x0, [x0]
  437520:	cbz	x0, 43752c <warn@@Base+0x994>
  437524:	bl	4034a0 <strcmp@plt>
  437528:	cbz	w0, 437578 <warn@@Base+0x9e0>
  43752c:	ldr	x0, [x19, #8]
  437530:	cbz	x0, 437538 <warn@@Base+0x9a0>
  437534:	bl	4031b0 <fclose@plt>
  437538:	mov	x0, x19
  43753c:	bl	4374b0 <warn@@Base+0x918>
  437540:	mov	x0, x20
  437544:	adrp	x1, 43d000 <warn@@Base+0x6468>
  437548:	add	x1, x1, #0x160
  43754c:	bl	4031c0 <fopen@plt>
  437550:	mov	x2, x0
  437554:	cbz	x0, 437574 <warn@@Base+0x9dc>
  437558:	mov	x1, x20
  43755c:	mov	x0, x19
  437560:	ldp	x19, x20, [sp, #16]
  437564:	mov	w4, #0x0                   	// #0
  437568:	ldp	x29, x30, [sp], #32
  43756c:	mov	w3, #0x0                   	// #0
  437570:	b	4371c0 <warn@@Base+0x628>
  437574:	mov	w0, #0x1                   	// #1
  437578:	ldp	x19, x20, [sp, #16]
  43757c:	ldp	x29, x30, [sp], #32
  437580:	ret
  437584:	nop
  437588:	stp	x29, x30, [sp, #-32]!
  43758c:	mov	x29, sp
  437590:	stp	x19, x20, [sp, #16]
  437594:	mov	x19, x0
  437598:	mov	x20, x2
  43759c:	ldr	x0, [x0, #8]
  4375a0:	mov	w2, #0x0                   	// #0
  4375a4:	bl	4033f0 <fseek@plt>
  4375a8:	cbnz	w0, 4375e8 <warn@@Base+0xa50>
  4375ac:	ldr	x3, [x19, #8]
  4375b0:	add	x0, x19, #0x58
  4375b4:	mov	x2, #0x3c                  	// #60
  4375b8:	mov	x1, #0x1                   	// #1
  4375bc:	bl	4034f0 <fread@plt>
  4375c0:	cmp	x0, #0x3c
  4375c4:	b.ne	437614 <warn@@Base+0xa7c>  // b.any
  4375c8:	ldrh	w0, [x19, #146]
  4375cc:	cmp	w0, #0xa60
  4375d0:	b.ne	437640 <warn@@Base+0xaa8>  // b.any
  4375d4:	mov	x1, x20
  4375d8:	mov	x0, x19
  4375dc:	ldp	x19, x20, [sp, #16]
  4375e0:	ldp	x29, x30, [sp], #32
  4375e4:	b	437670 <warn@@Base+0xad8>
  4375e8:	mov	w2, #0x5                   	// #5
  4375ec:	adrp	x1, 44a000 <warn@@Base+0x13468>
  4375f0:	mov	x0, #0x0                   	// #0
  4375f4:	add	x1, x1, #0x168
  4375f8:	bl	403700 <dcgettext@plt>
  4375fc:	ldr	x1, [x19]
  437600:	bl	4365c0 <error@@Base>
  437604:	mov	x0, #0x0                   	// #0
  437608:	ldp	x19, x20, [sp, #16]
  43760c:	ldp	x29, x30, [sp], #32
  437610:	ret
  437614:	mov	w2, #0x5                   	// #5
  437618:	adrp	x1, 44a000 <warn@@Base+0x13468>
  43761c:	mov	x0, #0x0                   	// #0
  437620:	add	x1, x1, #0x8
  437624:	bl	403700 <dcgettext@plt>
  437628:	ldr	x1, [x19]
  43762c:	bl	4365c0 <error@@Base>
  437630:	mov	x0, #0x0                   	// #0
  437634:	ldp	x19, x20, [sp, #16]
  437638:	ldp	x29, x30, [sp], #32
  43763c:	ret
  437640:	mov	w2, #0x5                   	// #5
  437644:	adrp	x1, 44a000 <warn@@Base+0x13468>
  437648:	mov	x0, #0x0                   	// #0
  43764c:	add	x1, x1, #0x190
  437650:	bl	403700 <dcgettext@plt>
  437654:	ldr	x1, [x19]
  437658:	bl	4365c0 <error@@Base>
  43765c:	mov	x0, #0x0                   	// #0
  437660:	ldp	x19, x20, [sp, #16]
  437664:	ldp	x29, x30, [sp], #32
  437668:	ret
  43766c:	nop
  437670:	stp	x29, x30, [sp, #-64]!
  437674:	add	x3, x0, #0x58
  437678:	mov	x2, #0x0                   	// #0
  43767c:	mov	x29, sp
  437680:	stp	x19, x20, [sp, #16]
  437684:	mov	x20, x0
  437688:	ldrb	w0, [x0, #88]
  43768c:	cmp	w0, #0x2f
  437690:	b.ne	4376a4 <warn@@Base+0xb0c>  // b.any
  437694:	b	4376d8 <warn@@Base+0xb40>
  437698:	ldrb	w1, [x3, x2]
  43769c:	cmp	w1, #0x2f
  4376a0:	b.eq	437718 <warn@@Base+0xb80>  // b.none
  4376a4:	add	x2, x2, #0x1
  4376a8:	cmp	x2, #0x10
  4376ac:	b.ne	437698 <warn@@Base+0xb00>  // b.any
  4376b0:	mov	x0, #0x11                  	// #17
  4376b4:	bl	4032a0 <xmalloc@plt>
  4376b8:	mov	x19, x0
  4376bc:	ldp	x0, x1, [x20, #88]
  4376c0:	stp	x0, x1, [x19]
  4376c4:	strb	wzr, [x19, #16]
  4376c8:	mov	x0, x19
  4376cc:	ldp	x19, x20, [sp, #16]
  4376d0:	ldp	x29, x30, [sp], #64
  4376d4:	ret
  4376d8:	ldr	x0, [x20, #48]
  4376dc:	mov	x19, x1
  4376e0:	cbz	x0, 4376ec <warn@@Base+0xb54>
  4376e4:	ldr	x0, [x20, #56]
  4376e8:	cbnz	x0, 437734 <warn@@Base+0xb9c>
  4376ec:	adrp	x1, 44a000 <warn@@Base+0x13468>
  4376f0:	add	x1, x1, #0x1c0
  4376f4:	mov	w2, #0x5                   	// #5
  4376f8:	mov	x19, #0x0                   	// #0
  4376fc:	mov	x0, #0x0                   	// #0
  437700:	bl	403700 <dcgettext@plt>
  437704:	bl	4365c0 <error@@Base>
  437708:	mov	x0, x19
  43770c:	ldp	x19, x20, [sp, #16]
  437710:	ldp	x29, x30, [sp], #64
  437714:	ret
  437718:	add	x2, x20, x2
  43771c:	mov	x19, x3
  437720:	mov	x0, x19
  437724:	strb	wzr, [x2, #88]
  437728:	ldp	x19, x20, [sp, #16]
  43772c:	ldp	x29, x30, [sp], #64
  437730:	ret
  437734:	stp	x21, x22, [sp, #32]
  437738:	add	x1, sp, #0x38
  43773c:	add	x0, x20, #0x59
  437740:	ldrb	w22, [x20, #146]
  437744:	mov	w2, #0xa                   	// #10
  437748:	str	xzr, [x20, #64]
  43774c:	strb	wzr, [x20, #146]
  437750:	bl	402fc0 <strtoul@plt>
  437754:	mov	x21, x0
  437758:	ldr	w1, [x20, #80]
  43775c:	cbz	w1, 437774 <warn@@Base+0xbdc>
  437760:	ldr	x0, [sp, #56]
  437764:	cbz	x0, 437774 <warn@@Base+0xbdc>
  437768:	ldrb	w1, [x0]
  43776c:	cmp	w1, #0x3a
  437770:	b.eq	43788c <warn@@Base+0xcf4>  // b.none
  437774:	ldr	x4, [x20, #56]
  437778:	strb	w22, [x20, #146]
  43777c:	cmp	x21, x4
  437780:	b.hi	4378ac <warn@@Base+0xd14>  // b.pmore
  437784:	mov	x2, x21
  437788:	ldr	x1, [x20, #48]
  43778c:	b.cc	4377a0 <warn@@Base+0xc08>  // b.lo, b.ul, b.last
  437790:	b	4377b0 <warn@@Base+0xc18>
  437794:	add	x2, x2, #0x1
  437798:	cmp	x4, x2
  43779c:	b.eq	4378a4 <warn@@Base+0xd0c>  // b.none
  4377a0:	ldrb	w3, [x1, x2]
  4377a4:	cmp	w3, #0x0
  4377a8:	ccmp	w3, #0xa, #0x4, ne  // ne = any
  4377ac:	b.ne	437794 <warn@@Base+0xbfc>  // b.any
  4377b0:	cbz	x2, 4377d0 <warn@@Base+0xc38>
  4377b4:	sub	x0, x2, #0x1
  4377b8:	ldrb	w3, [x1, x0]
  4377bc:	cmp	w3, #0x2f
  4377c0:	b.eq	437858 <warn@@Base+0xcc0>  // b.none
  4377c4:	cmp	x2, x4
  4377c8:	csel	x2, x2, x4, ls  // ls = plast
  4377cc:	add	x1, x1, x2
  4377d0:	strb	wzr, [x1]
  4377d4:	ldr	w0, [x20, #80]
  4377d8:	cbz	w0, 437848 <warn@@Base+0xcb0>
  4377dc:	ldr	x0, [x20, #64]
  4377e0:	cbz	x0, 437848 <warn@@Base+0xcb0>
  4377e4:	cmp	x21, x2
  4377e8:	b.cs	437868 <warn@@Base+0xcd0>  // b.hs, b.nlast
  4377ec:	ldr	x0, [x20]
  4377f0:	sub	x2, x2, x21
  4377f4:	ldr	x1, [x20, #48]
  4377f8:	add	x1, x1, x21
  4377fc:	bl	4370b0 <warn@@Base+0x518>
  437800:	mov	x22, x0
  437804:	cbz	x0, 437840 <warn@@Base+0xca8>
  437808:	mov	x1, x0
  43780c:	mov	x0, x19
  437810:	bl	437508 <warn@@Base+0x970>
  437814:	cbnz	w0, 437840 <warn@@Base+0xca8>
  437818:	ldr	x1, [x20, #64]
  43781c:	mov	x0, x19
  437820:	mov	x2, #0x0                   	// #0
  437824:	bl	437588 <warn@@Base+0x9f0>
  437828:	mov	x19, x0
  43782c:	cbz	x0, 437840 <warn@@Base+0xca8>
  437830:	mov	x0, x22
  437834:	bl	403510 <free@plt>
  437838:	ldp	x21, x22, [sp, #32]
  43783c:	b	4376c8 <warn@@Base+0xb30>
  437840:	mov	x0, x22
  437844:	bl	403510 <free@plt>
  437848:	ldr	x3, [x20, #48]
  43784c:	add	x19, x3, x21
  437850:	ldp	x21, x22, [sp, #32]
  437854:	b	4376c8 <warn@@Base+0xb30>
  437858:	cmp	x4, x0
  43785c:	csel	x2, x4, x0, ls  // ls = plast
  437860:	add	x1, x1, x2
  437864:	b	4377d0 <warn@@Base+0xc38>
  437868:	adrp	x1, 44a000 <warn@@Base+0x13468>
  43786c:	add	x1, x1, #0x240
  437870:	mov	w2, #0x5                   	// #5
  437874:	mov	x0, #0x0                   	// #0
  437878:	mov	x19, #0x0                   	// #0
  43787c:	bl	403700 <dcgettext@plt>
  437880:	bl	4365c0 <error@@Base>
  437884:	ldp	x21, x22, [sp, #32]
  437888:	b	4376c8 <warn@@Base+0xb30>
  43788c:	add	x0, x0, #0x1
  437890:	mov	w2, #0xa                   	// #10
  437894:	mov	x1, #0x0                   	// #0
  437898:	bl	402fc0 <strtoul@plt>
  43789c:	str	x0, [x20, #64]
  4378a0:	b	437774 <warn@@Base+0xbdc>
  4378a4:	mov	x2, x4
  4378a8:	b	4377b0 <warn@@Base+0xc18>
  4378ac:	mov	w2, #0x5                   	// #5
  4378b0:	adrp	x1, 44a000 <warn@@Base+0x13468>
  4378b4:	mov	x0, #0x0                   	// #0
  4378b8:	add	x1, x1, #0x200
  4378bc:	bl	403700 <dcgettext@plt>
  4378c0:	mov	x19, #0x0                   	// #0
  4378c4:	mov	x1, x21
  4378c8:	bl	4365c0 <error@@Base>
  4378cc:	ldp	x21, x22, [sp, #32]
  4378d0:	b	4376c8 <warn@@Base+0xb30>
  4378d4:	nop
  4378d8:	stp	x29, x30, [sp, #-64]!
  4378dc:	mov	x29, sp
  4378e0:	stp	x19, x20, [sp, #16]
  4378e4:	mov	x20, x0
  4378e8:	mov	x0, #0x0                   	// #0
  4378ec:	stp	x21, x22, [sp, #32]
  4378f0:	mov	x21, x2
  4378f4:	mov	w2, #0x5                   	// #5
  4378f8:	stp	x23, x24, [sp, #48]
  4378fc:	mov	x23, x1
  437900:	adrp	x1, 440000 <warn@@Base+0x9468>
  437904:	add	x1, x1, #0x3b0
  437908:	bl	403700 <dcgettext@plt>
  43790c:	ldr	x24, [x20]
  437910:	mov	x22, x0
  437914:	mov	x0, x24
  437918:	bl	402fd0 <strlen@plt>
  43791c:	mov	x19, x0
  437920:	mov	x0, x21
  437924:	bl	402fd0 <strlen@plt>
  437928:	add	x5, x19, x0
  43792c:	ldr	w2, [x20, #80]
  437930:	add	x19, x5, #0x3
  437934:	cbz	w2, 437980 <warn@@Base+0xde8>
  437938:	ldr	x0, [x20, #64]
  43793c:	cbnz	x0, 4379c0 <warn@@Base+0xe28>
  437940:	mov	x0, x19
  437944:	bl	4031d0 <malloc@plt>
  437948:	mov	x20, x0
  43794c:	cbz	x0, 437a44 <warn@@Base+0xeac>
  437950:	mov	x4, x21
  437954:	mov	x3, x24
  437958:	mov	x1, x19
  43795c:	adrp	x2, 44a000 <warn@@Base+0x13468>
  437960:	add	x2, x2, #0x278
  437964:	bl	403160 <snprintf@plt>
  437968:	mov	x0, x20
  43796c:	ldp	x19, x20, [sp, #16]
  437970:	ldp	x21, x22, [sp, #32]
  437974:	ldp	x23, x24, [sp, #48]
  437978:	ldp	x29, x30, [sp], #64
  43797c:	ret
  437980:	mov	x0, x19
  437984:	bl	4031d0 <malloc@plt>
  437988:	mov	x20, x0
  43798c:	cbz	x0, 437a44 <warn@@Base+0xeac>
  437990:	adrp	x2, 449000 <warn@@Base+0x12468>
  437994:	mov	x4, x21
  437998:	mov	x3, x24
  43799c:	mov	x1, x19
  4379a0:	add	x2, x2, #0xb90
  4379a4:	bl	403160 <snprintf@plt>
  4379a8:	mov	x0, x20
  4379ac:	ldp	x19, x20, [sp, #16]
  4379b0:	ldp	x21, x22, [sp, #32]
  4379b4:	ldp	x23, x24, [sp, #48]
  4379b8:	ldp	x29, x30, [sp], #64
  4379bc:	ret
  4379c0:	ldr	x23, [x23]
  4379c4:	add	x19, x5, #0x5
  4379c8:	cbz	x23, 437a1c <warn@@Base+0xe84>
  4379cc:	mov	x0, x23
  4379d0:	bl	402fd0 <strlen@plt>
  4379d4:	add	x19, x0, x19
  4379d8:	mov	x0, x19
  4379dc:	bl	4031d0 <malloc@plt>
  4379e0:	mov	x20, x0
  4379e4:	cbz	x0, 437a44 <warn@@Base+0xeac>
  4379e8:	mov	x5, x21
  4379ec:	mov	x4, x23
  4379f0:	mov	x3, x24
  4379f4:	mov	x1, x19
  4379f8:	adrp	x2, 44a000 <warn@@Base+0x13468>
  4379fc:	add	x2, x2, #0x268
  437a00:	bl	403160 <snprintf@plt>
  437a04:	mov	x0, x20
  437a08:	ldp	x19, x20, [sp, #16]
  437a0c:	ldp	x21, x22, [sp, #32]
  437a10:	ldp	x23, x24, [sp, #48]
  437a14:	ldp	x29, x30, [sp], #64
  437a18:	ret
  437a1c:	mov	x0, x22
  437a20:	bl	402fd0 <strlen@plt>
  437a24:	add	x19, x19, x0
  437a28:	mov	x0, x19
  437a2c:	bl	4031d0 <malloc@plt>
  437a30:	mov	x20, x0
  437a34:	cbz	x0, 437a44 <warn@@Base+0xeac>
  437a38:	mov	x5, x21
  437a3c:	mov	x4, x22
  437a40:	b	4379f0 <warn@@Base+0xe58>
  437a44:	adrp	x1, 449000 <warn@@Base+0x12468>
  437a48:	add	x1, x1, #0xf90
  437a4c:	mov	w2, #0x5                   	// #5
  437a50:	mov	x20, #0x0                   	// #0
  437a54:	mov	x0, #0x0                   	// #0
  437a58:	bl	403700 <dcgettext@plt>
  437a5c:	bl	4365c0 <error@@Base>
  437a60:	b	4379a8 <warn@@Base+0xe10>
  437a64:	nop
  437a68:	stp	x29, x30, [sp, #-48]!
  437a6c:	mov	x29, sp
  437a70:	str	x21, [sp, #32]
  437a74:	cbz	x0, 437b10 <warn@@Base+0xf78>
  437a78:	stp	x19, x20, [sp, #16]
  437a7c:	mov	x20, x0
  437a80:	ldr	x0, [x0]
  437a84:	cbz	x0, 437af0 <warn@@Base+0xf58>
  437a88:	sub	x3, x20, #0x8
  437a8c:	mov	x1, #0x1                   	// #1
  437a90:	mov	w0, w1
  437a94:	add	x1, x1, #0x1
  437a98:	ldr	x2, [x3, x1, lsl #3]
  437a9c:	cbnz	x2, 437a90 <warn@@Base+0xef8>
  437aa0:	add	w0, w0, #0x1
  437aa4:	sbfiz	x0, x0, #3, #32
  437aa8:	bl	4032a0 <xmalloc@plt>
  437aac:	mov	x21, x0
  437ab0:	ldr	x0, [x20]
  437ab4:	cbz	x0, 437b08 <warn@@Base+0xf70>
  437ab8:	mov	x19, #0x0                   	// #0
  437abc:	nop
  437ac0:	bl	4032d0 <xstrdup@plt>
  437ac4:	str	x0, [x21, x19]
  437ac8:	add	x19, x19, #0x8
  437acc:	ldr	x0, [x20, x19]
  437ad0:	cbnz	x0, 437ac0 <warn@@Base+0xf28>
  437ad4:	add	x19, x21, x19
  437ad8:	str	xzr, [x19]
  437adc:	ldp	x19, x20, [sp, #16]
  437ae0:	mov	x0, x21
  437ae4:	ldr	x21, [sp, #32]
  437ae8:	ldp	x29, x30, [sp], #48
  437aec:	ret
  437af0:	mov	x0, #0x8                   	// #8
  437af4:	bl	4032a0 <xmalloc@plt>
  437af8:	mov	x21, x0
  437afc:	ldr	x0, [x20]
  437b00:	cbnz	x0, 437ab8 <warn@@Base+0xf20>
  437b04:	nop
  437b08:	mov	x19, x21
  437b0c:	b	437ad8 <warn@@Base+0xf40>
  437b10:	mov	x21, #0x0                   	// #0
  437b14:	b	437ae0 <warn@@Base+0xf48>
  437b18:	cbz	x0, 437b54 <warn@@Base+0xfbc>
  437b1c:	stp	x29, x30, [sp, #-32]!
  437b20:	mov	x29, sp
  437b24:	stp	x19, x20, [sp, #16]
  437b28:	mov	x20, x0
  437b2c:	ldr	x0, [x0]
  437b30:	cbz	x0, 437b44 <warn@@Base+0xfac>
  437b34:	mov	x19, x20
  437b38:	bl	403510 <free@plt>
  437b3c:	ldr	x0, [x19, #8]!
  437b40:	cbnz	x0, 437b38 <warn@@Base+0xfa0>
  437b44:	mov	x0, x20
  437b48:	ldp	x19, x20, [sp, #16]
  437b4c:	ldp	x29, x30, [sp], #32
  437b50:	b	403510 <free@plt>
  437b54:	ret
  437b58:	stp	x29, x30, [sp, #-112]!
  437b5c:	mov	x29, sp
  437b60:	stp	x27, x28, [sp, #80]
  437b64:	mov	x27, #0x0                   	// #0
  437b68:	cbz	x0, 437c94 <warn@@Base+0x10fc>
  437b6c:	stp	x19, x20, [sp, #16]
  437b70:	mov	x19, x0
  437b74:	mov	x27, #0x0                   	// #0
  437b78:	stp	x21, x22, [sp, #32]
  437b7c:	mov	w20, #0x0                   	// #0
  437b80:	adrp	x21, 464000 <warn@@Base+0x2d468>
  437b84:	stp	x23, x24, [sp, #48]
  437b88:	mov	w24, #0x0                   	// #0
  437b8c:	mov	w23, #0x0                   	// #0
  437b90:	stp	x25, x26, [sp, #64]
  437b94:	bl	402fd0 <strlen@plt>
  437b98:	add	x0, x0, #0x1
  437b9c:	bl	4032a0 <xmalloc@plt>
  437ba0:	mov	x22, x0
  437ba4:	mov	x25, #0x0                   	// #0
  437ba8:	mov	w26, #0x0                   	// #0
  437bac:	nop
  437bb0:	ldr	x2, [x21, #4040]
  437bb4:	ldrb	w0, [x19]
  437bb8:	ldrh	w0, [x2, x0, lsl #1]
  437bbc:	tbz	w0, #6, 437bcc <warn@@Base+0x1034>
  437bc0:	ldrb	w1, [x19, #1]!
  437bc4:	ldrh	w1, [x2, x1, lsl #1]
  437bc8:	tbnz	w1, #6, 437bc0 <warn@@Base+0x1028>
  437bcc:	lsl	x2, x25, #3
  437bd0:	cbz	w26, 437be4 <warn@@Base+0x104c>
  437bd4:	sub	w0, w26, #0x1
  437bd8:	add	x28, x27, x2
  437bdc:	cmp	w0, w25
  437be0:	b.gt	437c0c <warn@@Base+0x1074>
  437be4:	str	x2, [sp, #104]
  437be8:	cbz	x27, 437d1c <warn@@Base+0x1184>
  437bec:	lsl	w26, w26, #1
  437bf0:	mov	x0, x27
  437bf4:	sbfiz	x1, x26, #3, #32
  437bf8:	bl	4031f0 <xrealloc@plt>
  437bfc:	ldr	x2, [sp, #104]
  437c00:	mov	x27, x0
  437c04:	add	x28, x27, x2
  437c08:	str	xzr, [x27, x2]
  437c0c:	ldrb	w1, [x19]
  437c10:	cbz	w1, 437d40 <warn@@Base+0x11a8>
  437c14:	ldr	x4, [x21, #4040]
  437c18:	mov	x2, x22
  437c1c:	nop
  437c20:	ldrh	w3, [x4, w1, sxtw #1]
  437c24:	tbz	w3, #6, 437c34 <warn@@Base+0x109c>
  437c28:	orr	w3, w24, w23
  437c2c:	orr	w3, w3, w20
  437c30:	cbz	w3, 437ca4 <warn@@Base+0x110c>
  437c34:	cbz	w20, 437cb4 <warn@@Base+0x111c>
  437c38:	mov	w20, #0x0                   	// #0
  437c3c:	strb	w1, [x2], #1
  437c40:	ldrb	w1, [x19, #1]!
  437c44:	cbnz	w1, 437c20 <warn@@Base+0x1088>
  437c48:	strb	wzr, [x2]
  437c4c:	mov	x0, x22
  437c50:	bl	4032d0 <xstrdup@plt>
  437c54:	stp	x0, xzr, [x28]
  437c58:	ldr	x3, [x21, #4040]
  437c5c:	ldrb	w1, [x19]
  437c60:	ldrh	w0, [x3, w1, sxtw #1]
  437c64:	tbz	w0, #6, 437c74 <warn@@Base+0x10dc>
  437c68:	ldrb	w1, [x19, #1]!
  437c6c:	ldrh	w2, [x3, w1, sxtw #1]
  437c70:	tbnz	w2, #6, 437c68 <warn@@Base+0x10d0>
  437c74:	add	x25, x25, #0x1
  437c78:	cbnz	w1, 437bb0 <warn@@Base+0x1018>
  437c7c:	mov	x0, x22
  437c80:	bl	403510 <free@plt>
  437c84:	ldp	x19, x20, [sp, #16]
  437c88:	ldp	x21, x22, [sp, #32]
  437c8c:	ldp	x23, x24, [sp, #48]
  437c90:	ldp	x25, x26, [sp, #64]
  437c94:	mov	x0, x27
  437c98:	ldp	x27, x28, [sp, #80]
  437c9c:	ldp	x29, x30, [sp], #112
  437ca0:	ret
  437ca4:	mov	w24, #0x0                   	// #0
  437ca8:	mov	w23, #0x0                   	// #0
  437cac:	mov	w20, #0x0                   	// #0
  437cb0:	b	437c48 <warn@@Base+0x10b0>
  437cb4:	cmp	w1, #0x5c
  437cb8:	b.eq	437cd8 <warn@@Base+0x1140>  // b.none
  437cbc:	cbz	w23, 437ce0 <warn@@Base+0x1148>
  437cc0:	cmp	w1, #0x27
  437cc4:	b.eq	437cd0 <warn@@Base+0x1138>  // b.none
  437cc8:	strb	w1, [x2], #1
  437ccc:	b	437c40 <warn@@Base+0x10a8>
  437cd0:	mov	w23, #0x0                   	// #0
  437cd4:	b	437c40 <warn@@Base+0x10a8>
  437cd8:	mov	w20, #0x1                   	// #1
  437cdc:	b	437c40 <warn@@Base+0x10a8>
  437ce0:	cbz	w24, 437cf8 <warn@@Base+0x1160>
  437ce4:	mov	w20, w23
  437ce8:	cmp	w1, #0x22
  437cec:	b.ne	437cc8 <warn@@Base+0x1130>  // b.any
  437cf0:	mov	w24, #0x0                   	// #0
  437cf4:	b	437c40 <warn@@Base+0x10a8>
  437cf8:	mov	w20, w24
  437cfc:	cmp	w1, #0x27
  437d00:	mov	w23, #0x1                   	// #1
  437d04:	b.eq	437c40 <warn@@Base+0x10a8>  // b.none
  437d08:	cmp	w1, #0x22
  437d0c:	b.eq	437d34 <warn@@Base+0x119c>  // b.none
  437d10:	mov	w23, w24
  437d14:	strb	w1, [x2], #1
  437d18:	b	437c40 <warn@@Base+0x10a8>
  437d1c:	mov	x0, #0x40                  	// #64
  437d20:	bl	4032a0 <xmalloc@plt>
  437d24:	mov	w26, #0x8                   	// #8
  437d28:	mov	x27, x0
  437d2c:	ldr	x2, [sp, #104]
  437d30:	b	437c04 <warn@@Base+0x106c>
  437d34:	mov	w23, w24
  437d38:	mov	w24, #0x1                   	// #1
  437d3c:	b	437c40 <warn@@Base+0x10a8>
  437d40:	mov	x2, x22
  437d44:	b	437c48 <warn@@Base+0x10b0>
  437d48:	cbz	x1, 437e20 <warn@@Base+0x1288>
  437d4c:	stp	x29, x30, [sp, #-80]!
  437d50:	mov	x29, sp
  437d54:	stp	x21, x22, [sp, #32]
  437d58:	ldr	x21, [x0]
  437d5c:	stp	x23, x24, [sp, #48]
  437d60:	mov	x24, x0
  437d64:	cbz	x21, 437e18 <warn@@Base+0x1280>
  437d68:	adrp	x22, 464000 <warn@@Base+0x2d468>
  437d6c:	stp	x19, x20, [sp, #16]
  437d70:	mov	x20, x1
  437d74:	ldr	x22, [x22, #4040]
  437d78:	mov	w23, #0x22                  	// #34
  437d7c:	str	x25, [sp, #64]
  437d80:	mov	w25, #0x27                  	// #39
  437d84:	ldrb	w19, [x21]
  437d88:	cbnz	w19, 437d98 <warn@@Base+0x1200>
  437d8c:	b	437df4 <warn@@Base+0x125c>
  437d90:	ldrb	w19, [x21, #1]!
  437d94:	cbz	w19, 437df4 <warn@@Base+0x125c>
  437d98:	ldrh	w2, [x22, w19, sxtw #1]
  437d9c:	mov	x1, x20
  437da0:	mov	w0, #0x5c                  	// #92
  437da4:	tbnz	w2, #6, 437db8 <warn@@Base+0x1220>
  437da8:	cmp	w19, w0
  437dac:	ccmp	w19, w25, #0x4, ne  // ne = any
  437db0:	ccmp	w19, w23, #0x4, ne  // ne = any
  437db4:	b.ne	437dc4 <warn@@Base+0x122c>  // b.any
  437db8:	bl	4030c0 <fputc@plt>
  437dbc:	cmn	w0, #0x1
  437dc0:	b.eq	437dd8 <warn@@Base+0x1240>  // b.none
  437dc4:	mov	w0, w19
  437dc8:	mov	x1, x20
  437dcc:	bl	4030c0 <fputc@plt>
  437dd0:	cmn	w0, #0x1
  437dd4:	b.ne	437d90 <warn@@Base+0x11f8>  // b.any
  437dd8:	ldp	x19, x20, [sp, #16]
  437ddc:	mov	w0, #0x1                   	// #1
  437de0:	ldr	x25, [sp, #64]
  437de4:	ldp	x21, x22, [sp, #32]
  437de8:	ldp	x23, x24, [sp, #48]
  437dec:	ldp	x29, x30, [sp], #80
  437df0:	ret
  437df4:	mov	x1, x20
  437df8:	mov	w0, #0xa                   	// #10
  437dfc:	bl	4030c0 <fputc@plt>
  437e00:	cmn	w0, #0x1
  437e04:	b.eq	437dd8 <warn@@Base+0x1240>  // b.none
  437e08:	ldr	x21, [x24, #8]!
  437e0c:	cbnz	x21, 437d84 <warn@@Base+0x11ec>
  437e10:	ldp	x19, x20, [sp, #16]
  437e14:	ldr	x25, [sp, #64]
  437e18:	mov	w0, #0x0                   	// #0
  437e1c:	b	437de4 <warn@@Base+0x124c>
  437e20:	mov	w0, #0x1                   	// #1
  437e24:	ret
  437e28:	stp	x29, x30, [sp, #-288]!
  437e2c:	mov	x29, sp
  437e30:	ldr	w3, [x0]
  437e34:	stp	x23, x24, [sp, #48]
  437e38:	mov	x24, x0
  437e3c:	cmp	w3, #0x1
  437e40:	ldr	x0, [x1]
  437e44:	str	x0, [sp, #152]
  437e48:	b.le	437fb0 <warn@@Base+0x1418>
  437e4c:	stp	x27, x28, [sp, #80]
  437e50:	adrp	x27, 464000 <warn@@Base+0x2d468>
  437e54:	mov	w23, #0x0                   	// #0
  437e58:	stp	x21, x22, [sp, #32]
  437e5c:	mov	x21, x1
  437e60:	ldr	x1, [x27, #4040]
  437e64:	mov	w27, #0x1                   	// #1
  437e68:	stp	x19, x20, [sp, #16]
  437e6c:	mov	w20, #0x7d0                 	// #2000
  437e70:	stp	x25, x26, [sp, #64]
  437e74:	adrp	x26, 44b000 <warn@@Base+0x14468>
  437e78:	add	x25, sp, #0xa0
  437e7c:	add	x26, x26, #0x118
  437e80:	str	x1, [sp, #96]
  437e84:	b	437f78 <warn@@Base+0x13e0>
  437e88:	subs	w20, w20, #0x1
  437e8c:	b.eq	43813c <warn@@Base+0x15a4>  // b.none
  437e90:	add	x28, x1, #0x1
  437e94:	mov	x2, x25
  437e98:	mov	x1, x28
  437e9c:	mov	w0, #0x0                   	// #0
  437ea0:	bl	403810 <__xstat@plt>
  437ea4:	tbnz	w0, #31, 437fbc <warn@@Base+0x1424>
  437ea8:	ldr	w0, [sp, #176]
  437eac:	and	w0, w0, #0xf000
  437eb0:	cmp	w0, #0x4, lsl #12
  437eb4:	b.eq	438160 <warn@@Base+0x15c8>  // b.none
  437eb8:	mov	x0, x28
  437ebc:	mov	x1, x26
  437ec0:	bl	4031c0 <fopen@plt>
  437ec4:	mov	x28, x0
  437ec8:	cbz	x0, 437fbc <warn@@Base+0x1424>
  437ecc:	mov	w2, #0x2                   	// #2
  437ed0:	mov	x1, #0x0                   	// #0
  437ed4:	bl	4033f0 <fseek@plt>
  437ed8:	cmn	w0, #0x1
  437edc:	b.eq	437f58 <warn@@Base+0x13c0>  // b.none
  437ee0:	mov	x0, x28
  437ee4:	bl	403090 <ftell@plt>
  437ee8:	str	x0, [sp, #104]
  437eec:	cmn	x0, #0x1
  437ef0:	b.eq	437f58 <warn@@Base+0x13c0>  // b.none
  437ef4:	mov	x0, x28
  437ef8:	mov	w2, #0x0                   	// #0
  437efc:	mov	x1, #0x0                   	// #0
  437f00:	bl	4033f0 <fseek@plt>
  437f04:	cmn	w0, #0x1
  437f08:	b.eq	437f58 <warn@@Base+0x13c0>  // b.none
  437f0c:	ldr	x5, [sp, #104]
  437f10:	str	x5, [sp, #112]
  437f14:	add	x0, x5, #0x1
  437f18:	bl	4032a0 <xmalloc@plt>
  437f1c:	str	x0, [sp, #104]
  437f20:	ldr	x5, [sp, #112]
  437f24:	mov	x1, #0x1                   	// #1
  437f28:	mov	x3, x28
  437f2c:	mov	x2, x5
  437f30:	bl	4034f0 <fread@plt>
  437f34:	mov	x1, x0
  437f38:	ldr	x5, [sp, #112]
  437f3c:	cmp	x5, x0
  437f40:	b.eq	437fcc <warn@@Base+0x1434>  // b.none
  437f44:	mov	x0, x28
  437f48:	str	x1, [sp, #112]
  437f4c:	bl	4038a0 <ferror@plt>
  437f50:	cbz	w0, 437fc8 <warn@@Base+0x1430>
  437f54:	nop
  437f58:	mov	x0, x28
  437f5c:	bl	4031b0 <fclose@plt>
  437f60:	ldr	w3, [x24]
  437f64:	mov	w23, w27
  437f68:	add	w27, w27, #0x1
  437f6c:	cmp	w3, w27
  437f70:	b.le	437fa0 <warn@@Base+0x1408>
  437f74:	ldr	x0, [x21]
  437f78:	sxtw	x19, w27
  437f7c:	sbfiz	x22, x27, #3, #32
  437f80:	ldr	x1, [x0, x19, lsl #3]
  437f84:	ldrb	w2, [x1]
  437f88:	cmp	w2, #0x40
  437f8c:	b.eq	437e88 <warn@@Base+0x12f0>  // b.none
  437f90:	mov	w23, w27
  437f94:	add	w27, w27, #0x1
  437f98:	cmp	w3, w27
  437f9c:	b.gt	437f74 <warn@@Base+0x13dc>
  437fa0:	ldp	x19, x20, [sp, #16]
  437fa4:	ldp	x21, x22, [sp, #32]
  437fa8:	ldp	x25, x26, [sp, #64]
  437fac:	ldp	x27, x28, [sp, #80]
  437fb0:	ldp	x23, x24, [sp, #48]
  437fb4:	ldp	x29, x30, [sp], #288
  437fb8:	ret
  437fbc:	ldr	w3, [x24]
  437fc0:	mov	w23, w27
  437fc4:	b	437f94 <warn@@Base+0x13fc>
  437fc8:	ldr	x1, [sp, #112]
  437fcc:	ldr	x0, [sp, #104]
  437fd0:	strb	wzr, [x0, x1]
  437fd4:	mov	x1, x0
  437fd8:	ldrb	w0, [x0]
  437fdc:	cbnz	w0, 437fec <warn@@Base+0x1454>
  437fe0:	b	4380e0 <warn@@Base+0x1548>
  437fe4:	ldrb	w0, [x1, #1]!
  437fe8:	cbz	w0, 4380e0 <warn@@Base+0x1548>
  437fec:	ldr	x2, [sp, #96]
  437ff0:	ldrh	w0, [x2, w0, sxtw #1]
  437ff4:	tbnz	w0, #6, 437fe4 <warn@@Base+0x144c>
  437ff8:	ldr	x0, [sp, #104]
  437ffc:	bl	437b58 <warn@@Base+0xfc0>
  438000:	mov	x5, x0
  438004:	ldr	x9, [x21]
  438008:	ldr	x0, [sp, #152]
  43800c:	cmp	x9, x0
  438010:	b.eq	438188 <warn@@Base+0x15f0>  // b.none
  438014:	ldr	x1, [x5]
  438018:	cbz	x1, 438128 <warn@@Base+0x1590>
  43801c:	mov	x1, #0x0                   	// #0
  438020:	add	x1, x1, #0x1
  438024:	lsl	x6, x1, #3
  438028:	ldr	x2, [x5, x1, lsl #3]
  43802c:	cbnz	x2, 438020 <warn@@Base+0x1488>
  438030:	add	x7, x19, x1
  438034:	mov	w8, w1
  438038:	lsl	x7, x7, #3
  43803c:	ldr	x0, [x9, x19, lsl #3]
  438040:	stp	x5, x1, [sp, #112]
  438044:	stp	x6, x7, [sp, #128]
  438048:	str	w8, [sp, #148]
  43804c:	bl	403510 <free@plt>
  438050:	ldrsw	x2, [x24]
  438054:	ldr	x1, [sp, #120]
  438058:	add	x2, x2, #0x1
  43805c:	ldr	x0, [x21]
  438060:	add	x1, x2, x1
  438064:	lsl	x1, x1, #3
  438068:	bl	4031f0 <xrealloc@plt>
  43806c:	mov	x1, x0
  438070:	ldr	w2, [x24]
  438074:	add	x4, x22, #0x8
  438078:	ldr	x7, [sp, #136]
  43807c:	sub	w2, w2, w27
  438080:	str	x1, [x21]
  438084:	add	x1, x1, x4
  438088:	add	x0, x0, x7
  43808c:	sbfiz	x2, x2, #3, #32
  438090:	bl	402f80 <memmove@plt>
  438094:	mov	w27, w23
  438098:	ldr	x5, [sp, #112]
  43809c:	ldr	x6, [sp, #128]
  4380a0:	mov	x1, x5
  4380a4:	ldr	x0, [x21]
  4380a8:	mov	x2, x6
  4380ac:	add	x0, x0, x22
  4380b0:	bl	402f70 <memcpy@plt>
  4380b4:	ldr	w1, [x24]
  4380b8:	ldr	w8, [sp, #148]
  4380bc:	sub	w1, w1, #0x1
  4380c0:	ldr	x5, [sp, #112]
  4380c4:	add	w1, w1, w8
  4380c8:	str	w1, [x24]
  4380cc:	mov	x0, x5
  4380d0:	bl	403510 <free@plt>
  4380d4:	ldr	x0, [sp, #104]
  4380d8:	bl	403510 <free@plt>
  4380dc:	b	437f58 <warn@@Base+0x13c0>
  4380e0:	mov	x0, #0x8                   	// #8
  4380e4:	bl	4032a0 <xmalloc@plt>
  4380e8:	mov	x5, x0
  4380ec:	ldr	x9, [x21]
  4380f0:	ldr	x0, [sp, #152]
  4380f4:	str	xzr, [x5]
  4380f8:	cmp	x0, x9
  4380fc:	b.ne	438128 <warn@@Base+0x1590>  // b.any
  438100:	str	x5, [sp, #112]
  438104:	bl	437a68 <warn@@Base+0xed0>
  438108:	mov	x7, x22
  43810c:	mov	x9, x0
  438110:	mov	w8, #0x0                   	// #0
  438114:	mov	x1, #0x0                   	// #0
  438118:	mov	x6, #0x0                   	// #0
  43811c:	str	x0, [x21]
  438120:	ldr	x5, [sp, #112]
  438124:	b	43803c <warn@@Base+0x14a4>
  438128:	mov	x7, x22
  43812c:	mov	w8, #0x0                   	// #0
  438130:	mov	x1, #0x0                   	// #0
  438134:	mov	x6, #0x0                   	// #0
  438138:	b	43803c <warn@@Base+0x14a4>
  43813c:	adrp	x3, 464000 <warn@@Base+0x2d468>
  438140:	adrp	x1, 44a000 <warn@@Base+0x13468>
  438144:	ldr	x2, [x0]
  438148:	add	x1, x1, #0x280
  43814c:	ldr	x3, [x3, #4032]
  438150:	ldr	x0, [x3]
  438154:	bl	403880 <fprintf@plt>
  438158:	mov	w0, #0x1                   	// #1
  43815c:	bl	403670 <xexit@plt>
  438160:	adrp	x0, 464000 <warn@@Base+0x2d468>
  438164:	adrp	x1, 44a000 <warn@@Base+0x13468>
  438168:	ldr	x2, [x21]
  43816c:	add	x1, x1, #0x2b0
  438170:	ldr	x0, [x0, #4032]
  438174:	ldr	x2, [x2]
  438178:	ldr	x0, [x0]
  43817c:	bl	403880 <fprintf@plt>
  438180:	mov	w0, #0x1                   	// #1
  438184:	bl	403670 <xexit@plt>
  438188:	ldr	x1, [x5]
  43818c:	stp	x1, x5, [sp, #112]
  438190:	ldr	x0, [sp, #152]
  438194:	bl	437a68 <warn@@Base+0xed0>
  438198:	mov	x9, x0
  43819c:	str	x0, [x21]
  4381a0:	ldp	x1, x5, [sp, #112]
  4381a4:	b	438018 <warn@@Base+0x1480>
  4381a8:	mov	x1, x0
  4381ac:	cbz	x0, 4381d8 <warn@@Base+0x1640>
  4381b0:	ldr	x2, [x1]
  4381b4:	mov	w0, #0x0                   	// #0
  4381b8:	cbz	x2, 4381d4 <warn@@Base+0x163c>
  4381bc:	sub	x1, x1, #0x8
  4381c0:	mov	x2, #0x1                   	// #1
  4381c4:	mov	w0, w2
  4381c8:	add	x2, x2, #0x1
  4381cc:	ldr	x3, [x1, x2, lsl #3]
  4381d0:	cbnz	x3, 4381c4 <warn@@Base+0x162c>
  4381d4:	ret
  4381d8:	mov	w0, #0x0                   	// #0
  4381dc:	ret
  4381e0:	mov	x4, x0
  4381e4:	cbz	x0, 438238 <warn@@Base+0x16a0>
  4381e8:	cmp	w1, #0x3e
  4381ec:	b.hi	438238 <warn@@Base+0x16a0>  // b.pmore
  4381f0:	mov	x5, #0xf600                	// #62976
  4381f4:	mov	x0, #0x1                   	// #1
  4381f8:	movk	x5, #0x7e4f, lsl #16
  4381fc:	lsl	x0, x0, x1
  438200:	movk	x5, #0x17c, lsl #32
  438204:	movk	x5, #0x30, lsl #48
  438208:	tst	x0, x5
  43820c:	b.ne	438240 <warn@@Base+0x16a8>  // b.any
  438210:	mov	x5, #0x81e                 	// #2078
  438214:	movk	x5, #0xce02, lsl #32
  438218:	movk	x5, #0x7f80, lsl #48
  43821c:	tst	x0, x5
  438220:	b.eq	438238 <warn@@Base+0x16a0>  // b.none
  438224:	mov	w0, #0x1                   	// #1
  438228:	str	w1, [x4]
  43822c:	stur	xzr, [x4, #4]
  438230:	stp	x2, x3, [x4, #16]
  438234:	ret
  438238:	mov	w0, #0x0                   	// #0
  43823c:	ret
  438240:	mov	w0, #0x0                   	// #0
  438244:	cbz	x3, 438224 <warn@@Base+0x168c>
  438248:	ret
  43824c:	nop
  438250:	cmp	x0, #0x0
  438254:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  438258:	b.eq	43830c <warn@@Base+0x1774>  // b.none
  43825c:	stp	x29, x30, [sp, #-64]!
  438260:	mov	x29, sp
  438264:	stp	x23, x24, [sp, #48]
  438268:	adrp	x24, 464000 <warn@@Base+0x2d468>
  43826c:	mov	x23, x0
  438270:	mov	x0, x1
  438274:	stp	x19, x20, [sp, #16]
  438278:	mov	w20, #0x0                   	// #0
  43827c:	stp	x21, x22, [sp, #32]
  438280:	mov	x22, x1
  438284:	bl	402fd0 <strlen@plt>
  438288:	ldr	x19, [x24, #4064]
  43828c:	mov	w21, w0
  438290:	b	4382a4 <warn@@Base+0x170c>
  438294:	add	w20, w20, #0x1
  438298:	add	x19, x19, #0x20
  43829c:	cmp	w20, #0x22
  4382a0:	b.eq	4382f4 <warn@@Base+0x175c>  // b.none
  4382a4:	ldr	w2, [x19, #8]
  4382a8:	cmp	w2, w21
  4382ac:	b.ne	438294 <warn@@Base+0x16fc>  // b.any
  4382b0:	ldr	x1, [x19]
  4382b4:	mov	x0, x22
  4382b8:	bl	4034a0 <strcmp@plt>
  4382bc:	cbnz	w0, 438294 <warn@@Base+0x16fc>
  4382c0:	ldr	x24, [x24, #4064]
  4382c4:	ubfiz	x1, x20, #5, #32
  4382c8:	mov	x2, #0x27                  	// #39
  4382cc:	str	x2, [x23]
  4382d0:	add	x1, x1, x24
  4382d4:	str	wzr, [x23, #8]
  4382d8:	str	x1, [x23, #16]
  4382dc:	mov	w0, #0x1                   	// #1
  4382e0:	ldp	x19, x20, [sp, #16]
  4382e4:	ldp	x21, x22, [sp, #32]
  4382e8:	ldp	x23, x24, [sp, #48]
  4382ec:	ldp	x29, x30, [sp], #64
  4382f0:	ret
  4382f4:	mov	w0, #0x0                   	// #0
  4382f8:	ldp	x19, x20, [sp, #16]
  4382fc:	ldp	x21, x22, [sp, #32]
  438300:	ldp	x23, x24, [sp, #48]
  438304:	ldp	x29, x30, [sp], #64
  438308:	ret
  43830c:	mov	w0, #0x0                   	// #0
  438310:	ret
  438314:	nop
  438318:	cmp	x0, #0x0
  43831c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  438320:	b.eq	4383f8 <warn@@Base+0x1860>  // b.none
  438324:	stp	x29, x30, [sp, #-80]!
  438328:	mov	x29, sp
  43832c:	stp	x19, x20, [sp, #16]
  438330:	adrp	x19, 464000 <warn@@Base+0x2d468>
  438334:	mov	x20, x0
  438338:	mov	x0, x1
  43833c:	stp	x21, x22, [sp, #32]
  438340:	stp	x23, x24, [sp, #48]
  438344:	mov	w24, w2
  438348:	str	x25, [sp, #64]
  43834c:	mov	x25, x1
  438350:	bl	402fd0 <strlen@plt>
  438354:	mov	w22, w0
  438358:	ldr	x19, [x19, #4056]
  43835c:	ldr	x1, [x19, #8]
  438360:	cbz	x1, 4383dc <warn@@Base+0x1844>
  438364:	mov	x21, x19
  438368:	mov	x3, #0x0                   	// #0
  43836c:	mov	x23, x21
  438370:	mov	w19, #0x0                   	// #0
  438374:	b	438390 <warn@@Base+0x17f8>
  438378:	add	w3, w19, #0x1
  43837c:	mov	x19, x3
  438380:	add	x4, x3, w3, uxtw #1
  438384:	add	x4, x23, x4, lsl #3
  438388:	ldr	x1, [x4, #8]
  43838c:	cbz	x1, 4383dc <warn@@Base+0x1844>
  438390:	add	x3, x3, x3, lsl #1
  438394:	add	x3, x21, x3, lsl #3
  438398:	ldr	w4, [x3, #16]
  43839c:	cmp	w4, w22
  4383a0:	b.ne	438378 <warn@@Base+0x17e0>  // b.any
  4383a4:	ldr	w0, [x3, #20]
  4383a8:	cmp	w0, w24
  4383ac:	b.ne	438378 <warn@@Base+0x17e0>  // b.any
  4383b0:	mov	x0, x25
  4383b4:	bl	4034a0 <strcmp@plt>
  4383b8:	cbnz	w0, 438378 <warn@@Base+0x17e0>
  4383bc:	mov	w1, #0x18                  	// #24
  4383c0:	mov	x2, #0x32                  	// #50
  4383c4:	mov	w0, #0x1                   	// #1
  4383c8:	str	x2, [x20]
  4383cc:	umaddl	x19, w19, w1, x21
  4383d0:	str	wzr, [x20, #8]
  4383d4:	str	x19, [x20, #16]
  4383d8:	b	4383e0 <warn@@Base+0x1848>
  4383dc:	mov	w0, #0x0                   	// #0
  4383e0:	ldp	x19, x20, [sp, #16]
  4383e4:	ldp	x21, x22, [sp, #32]
  4383e8:	ldp	x23, x24, [sp, #48]
  4383ec:	ldr	x25, [sp, #64]
  4383f0:	ldp	x29, x30, [sp], #80
  4383f4:	ret
  4383f8:	mov	w0, #0x0                   	// #0
  4383fc:	ret
  438400:	stp	x29, x30, [sp, #-160]!
  438404:	mov	x29, sp
  438408:	stp	x19, x20, [sp, #16]
  43840c:	mov	x20, x0
  438410:	mov	w19, w1
  438414:	stp	x21, x22, [sp, #32]
  438418:	mov	x22, x2
  43841c:	bl	402fd0 <strlen@plt>
  438420:	ldrb	w1, [x20]
  438424:	mov	x2, x0
  438428:	cmp	w1, #0x5f
  43842c:	b.eq	4384c8 <warn@@Base+0x1930>  // b.none
  438430:	tbz	w19, #4, 438560 <warn@@Base+0x19c8>
  438434:	str	x23, [sp, #48]
  438438:	add	x23, sp, #0x48
  43843c:	mov	x0, x20
  438440:	mov	w1, w19
  438444:	mov	x3, x23
  438448:	bl	403410 <cplus_demangle_init_info@plt>
  43844c:	ldrsw	x0, [sp, #116]
  438450:	lsl	x0, x0, #5
  438454:	bl	4031d0 <malloc@plt>
  438458:	ldrsw	x1, [sp, #132]
  43845c:	mov	x20, x0
  438460:	str	x20, [sp, #104]
  438464:	lsl	x0, x1, #3
  438468:	bl	4031d0 <malloc@plt>
  43846c:	str	x0, [sp, #120]
  438470:	cmp	x0, #0x0
  438474:	mov	x21, x0
  438478:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  43847c:	b.eq	438578 <warn@@Base+0x19e0>  // b.none
  438480:	mov	x0, x23
  438484:	bl	4035a0 <cplus_demangle_type@plt>
  438488:	mov	x20, x0
  43848c:	ldr	x0, [sp, #120]
  438490:	tbz	w19, #0, 438538 <warn@@Base+0x19a0>
  438494:	ldr	x1, [sp, #96]
  438498:	ldrb	w1, [x1]
  43849c:	cbz	w1, 438538 <warn@@Base+0x19a0>
  4384a0:	bl	403510 <free@plt>
  4384a4:	ldr	x0, [sp, #104]
  4384a8:	mov	x20, #0x0                   	// #0
  4384ac:	bl	403510 <free@plt>
  4384b0:	ldr	x23, [sp, #48]
  4384b4:	mov	x0, x20
  4384b8:	ldp	x19, x20, [sp, #16]
  4384bc:	ldp	x21, x22, [sp, #32]
  4384c0:	ldp	x29, x30, [sp], #160
  4384c4:	ret
  4384c8:	ldrb	w0, [x20, #1]
  4384cc:	cmp	w0, #0x5a
  4384d0:	b.ne	438430 <warn@@Base+0x1898>  // b.any
  4384d4:	str	x23, [sp, #48]
  4384d8:	add	x23, sp, #0x48
  4384dc:	mov	x0, x20
  4384e0:	mov	w1, w19
  4384e4:	mov	x3, x23
  4384e8:	bl	403410 <cplus_demangle_init_info@plt>
  4384ec:	ldrsw	x0, [sp, #116]
  4384f0:	lsl	x0, x0, #5
  4384f4:	bl	4031d0 <malloc@plt>
  4384f8:	ldrsw	x1, [sp, #132]
  4384fc:	mov	x20, x0
  438500:	str	x20, [sp, #104]
  438504:	lsl	x0, x1, #3
  438508:	bl	4031d0 <malloc@plt>
  43850c:	str	x0, [sp, #120]
  438510:	cmp	x0, #0x0
  438514:	mov	x21, x0
  438518:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  43851c:	b.eq	438578 <warn@@Base+0x19e0>  // b.none
  438520:	mov	x0, x23
  438524:	mov	w1, #0x1                   	// #1
  438528:	bl	403600 <cplus_demangle_mangled_name@plt>
  43852c:	mov	x20, x0
  438530:	ldr	x0, [sp, #120]
  438534:	tbnz	w19, #0, 438494 <warn@@Base+0x18fc>
  438538:	bl	403510 <free@plt>
  43853c:	cbz	x20, 4384a4 <warn@@Base+0x190c>
  438540:	ldr	x0, [sp, #104]
  438544:	ldr	x23, [sp, #48]
  438548:	str	x0, [x22]
  43854c:	mov	x0, x20
  438550:	ldp	x19, x20, [sp, #16]
  438554:	ldp	x21, x22, [sp, #32]
  438558:	ldp	x29, x30, [sp], #160
  43855c:	ret
  438560:	mov	x20, #0x0                   	// #0
  438564:	mov	x0, x20
  438568:	ldp	x19, x20, [sp, #16]
  43856c:	ldp	x21, x22, [sp, #32]
  438570:	ldp	x29, x30, [sp], #160
  438574:	ret
  438578:	mov	x0, x20
  43857c:	bl	403510 <free@plt>
  438580:	mov	x0, x21
  438584:	mov	x20, #0x0                   	// #0
  438588:	bl	403510 <free@plt>
  43858c:	ldr	x23, [sp, #48]
  438590:	b	4384b4 <warn@@Base+0x191c>
  438594:	nop
  438598:	mov	w1, w0
  43859c:	cmp	w0, #0x4b
  4385a0:	b.hi	4385dc <warn@@Base+0x1a44>  // b.pmore
  4385a4:	adrp	x0, 44d000 <warn@@Base+0x16468>
  4385a8:	add	x0, x0, #0x1f4
  4385ac:	ldrh	w0, [x0, w1, uxtw #1]
  4385b0:	adr	x1, 4385bc <warn@@Base+0x1a24>
  4385b4:	add	x0, x1, w0, sxth #2
  4385b8:	br	x0
  4385bc:	adrp	x0, 44a000 <warn@@Base+0x13468>
  4385c0:	add	x0, x0, #0xa30
  4385c4:	ret
  4385c8:	adrp	x0, 44a000 <warn@@Base+0x13468>
  4385cc:	add	x0, x0, #0x2e0
  4385d0:	ret
  4385d4:	mov	x0, #0x0                   	// #0
  4385d8:	ret
  4385dc:	mov	w0, #0x4106                	// #16646
  4385e0:	cmp	w1, w0
  4385e4:	b.eq	4387b0 <warn@@Base+0x1c18>  // b.none
  4385e8:	b.ls	438620 <warn@@Base+0x1a88>  // b.plast
  4385ec:	mov	w0, #0x8765                	// #34661
  4385f0:	cmp	w1, w0
  4385f4:	b.eq	438798 <warn@@Base+0x1c00>  // b.none
  4385f8:	b.ls	43867c <warn@@Base+0x1ae4>  // b.plast
  4385fc:	cmp	w1, #0xa, lsl #12
  438600:	b.eq	43878c <warn@@Base+0x1bf4>  // b.none
  438604:	b.ls	438658 <warn@@Base+0x1ac0>  // b.plast
  438608:	mov	w2, #0xa020                	// #40992
  43860c:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438610:	cmp	w1, w2
  438614:	add	x0, x0, #0xb48
  438618:	csel	x0, x0, xzr, eq  // eq = none
  43861c:	ret
  438620:	mov	w0, #0x4101                	// #16641
  438624:	cmp	w1, w0
  438628:	b.eq	4387a4 <warn@@Base+0x1c0c>  // b.none
  43862c:	b.ls	4386c8 <warn@@Base+0x1b30>  // b.plast
  438630:	mov	w0, #0x4104                	// #16644
  438634:	cmp	w1, w0
  438638:	b.eq	438768 <warn@@Base+0x1bd0>  // b.none
  43863c:	b.ls	4386a4 <warn@@Base+0x1b0c>  // b.plast
  438640:	mov	w2, #0x4105                	// #16645
  438644:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438648:	cmp	w1, w2
  43864c:	add	x0, x0, #0xac8
  438650:	csel	x0, x0, xzr, eq  // eq = none
  438654:	ret
  438658:	mov	w0, #0x8766                	// #34662
  43865c:	cmp	w1, w0
  438660:	b.eq	43875c <warn@@Base+0x1bc4>  // b.none
  438664:	mov	w0, #0x8767                	// #34663
  438668:	cmp	w1, w0
  43866c:	b.ne	4385d4 <warn@@Base+0x1a3c>  // b.any
  438670:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438674:	add	x0, x0, #0xb30
  438678:	ret
  43867c:	mov	w0, #0x4109                	// #16649
  438680:	cmp	w1, w0
  438684:	b.eq	438780 <warn@@Base+0x1be8>  // b.none
  438688:	b.ls	4386f0 <warn@@Base+0x1b58>  // b.plast
  43868c:	mov	w2, #0x410a                	// #16650
  438690:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438694:	cmp	w1, w2
  438698:	add	x0, x0, #0xb10
  43869c:	csel	x0, x0, xzr, eq  // eq = none
  4386a0:	ret
  4386a4:	mov	w0, #0x4102                	// #16642
  4386a8:	cmp	w1, w0
  4386ac:	b.eq	438750 <warn@@Base+0x1bb8>  // b.none
  4386b0:	mov	w0, #0x4103                	// #16643
  4386b4:	cmp	w1, w0
  4386b8:	b.ne	4385d4 <warn@@Base+0x1a3c>  // b.any
  4386bc:	adrp	x0, 44a000 <warn@@Base+0x13468>
  4386c0:	add	x0, x0, #0xa18
  4386c4:	ret
  4386c8:	mov	w0, #0x4091                	// #16529
  4386cc:	cmp	w1, w0
  4386d0:	b.eq	438774 <warn@@Base+0x1bdc>  // b.none
  4386d4:	b.ls	438714 <warn@@Base+0x1b7c>  // b.plast
  4386d8:	mov	w2, #0x4092                	// #16530
  4386dc:	adrp	x0, 44a000 <warn@@Base+0x13468>
  4386e0:	cmp	w1, w2
  4386e4:	add	x0, x0, #0x9f8
  4386e8:	csel	x0, x0, xzr, eq  // eq = none
  4386ec:	ret
  4386f0:	mov	w0, #0x4107                	// #16647
  4386f4:	cmp	w1, w0
  4386f8:	b.eq	438744 <warn@@Base+0x1bac>  // b.none
  4386fc:	mov	w0, #0x4108                	// #16648
  438700:	cmp	w1, w0
  438704:	b.ne	4385d4 <warn@@Base+0x1a3c>  // b.any
  438708:	adrp	x0, 44a000 <warn@@Base+0x13468>
  43870c:	add	x0, x0, #0xaa0
  438710:	ret
  438714:	mov	w0, #0x4081                	// #16513
  438718:	cmp	w1, w0
  43871c:	b.eq	438738 <warn@@Base+0x1ba0>  // b.none
  438720:	mov	w0, #0x4090                	// #16528
  438724:	cmp	w1, w0
  438728:	b.ne	4385d4 <warn@@Base+0x1a3c>  // b.any
  43872c:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438730:	add	x0, x0, #0x978
  438734:	ret
  438738:	adrp	x0, 44a000 <warn@@Base+0x13468>
  43873c:	add	x0, x0, #0x948
  438740:	ret
  438744:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438748:	add	x0, x0, #0xa60
  43874c:	ret
  438750:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438754:	add	x0, x0, #0x9d8
  438758:	ret
  43875c:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438760:	add	x0, x0, #0xaf8
  438764:	ret
  438768:	adrp	x0, 44a000 <warn@@Base+0x13468>
  43876c:	add	x0, x0, #0x9c0
  438770:	ret
  438774:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438778:	add	x0, x0, #0x930
  43877c:	ret
  438780:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438784:	add	x0, x0, #0xa48
  438788:	ret
  43878c:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438790:	add	x0, x0, #0xae0
  438794:	ret
  438798:	adrp	x0, 44a000 <warn@@Base+0x13468>
  43879c:	add	x0, x0, #0xa88
  4387a0:	ret
  4387a4:	adrp	x0, 44a000 <warn@@Base+0x13468>
  4387a8:	add	x0, x0, #0x960
  4387ac:	ret
  4387b0:	adrp	x0, 44a000 <warn@@Base+0x13468>
  4387b4:	add	x0, x0, #0x998
  4387b8:	ret
  4387bc:	adrp	x0, 44a000 <warn@@Base+0x13468>
  4387c0:	add	x0, x0, #0x918
  4387c4:	ret
  4387c8:	adrp	x0, 44a000 <warn@@Base+0x13468>
  4387cc:	add	x0, x0, #0x900
  4387d0:	ret
  4387d4:	adrp	x0, 44a000 <warn@@Base+0x13468>
  4387d8:	add	x0, x0, #0x8e0
  4387dc:	ret
  4387e0:	adrp	x0, 44a000 <warn@@Base+0x13468>
  4387e4:	add	x0, x0, #0x8c8
  4387e8:	ret
  4387ec:	adrp	x0, 44a000 <warn@@Base+0x13468>
  4387f0:	add	x0, x0, #0x8b0
  4387f4:	ret
  4387f8:	adrp	x0, 44a000 <warn@@Base+0x13468>
  4387fc:	add	x0, x0, #0x898
  438800:	ret
  438804:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438808:	add	x0, x0, #0x880
  43880c:	ret
  438810:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438814:	add	x0, x0, #0x868
  438818:	ret
  43881c:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438820:	add	x0, x0, #0x850
  438824:	ret
  438828:	adrp	x0, 44a000 <warn@@Base+0x13468>
  43882c:	add	x0, x0, #0x830
  438830:	ret
  438834:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438838:	add	x0, x0, #0x818
  43883c:	ret
  438840:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438844:	add	x0, x0, #0x800
  438848:	ret
  43884c:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438850:	add	x0, x0, #0x7e8
  438854:	ret
  438858:	adrp	x0, 44a000 <warn@@Base+0x13468>
  43885c:	add	x0, x0, #0x7d0
  438860:	ret
  438864:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438868:	add	x0, x0, #0x7b8
  43886c:	ret
  438870:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438874:	add	x0, x0, #0x7a0
  438878:	ret
  43887c:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438880:	add	x0, x0, #0x788
  438884:	ret
  438888:	adrp	x0, 44a000 <warn@@Base+0x13468>
  43888c:	add	x0, x0, #0x770
  438890:	ret
  438894:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438898:	add	x0, x0, #0x758
  43889c:	ret
  4388a0:	adrp	x0, 44a000 <warn@@Base+0x13468>
  4388a4:	add	x0, x0, #0x740
  4388a8:	ret
  4388ac:	adrp	x0, 44a000 <warn@@Base+0x13468>
  4388b0:	add	x0, x0, #0x728
  4388b4:	ret
  4388b8:	adrp	x0, 44a000 <warn@@Base+0x13468>
  4388bc:	add	x0, x0, #0x710
  4388c0:	ret
  4388c4:	adrp	x0, 44a000 <warn@@Base+0x13468>
  4388c8:	add	x0, x0, #0x700
  4388cc:	ret
  4388d0:	adrp	x0, 44a000 <warn@@Base+0x13468>
  4388d4:	add	x0, x0, #0x6e8
  4388d8:	ret
  4388dc:	adrp	x0, 44a000 <warn@@Base+0x13468>
  4388e0:	add	x0, x0, #0x6d0
  4388e4:	ret
  4388e8:	adrp	x0, 44a000 <warn@@Base+0x13468>
  4388ec:	add	x0, x0, #0x6b8
  4388f0:	ret
  4388f4:	adrp	x0, 44a000 <warn@@Base+0x13468>
  4388f8:	add	x0, x0, #0x698
  4388fc:	ret
  438900:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438904:	add	x0, x0, #0x678
  438908:	ret
  43890c:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438910:	add	x0, x0, #0x660
  438914:	ret
  438918:	adrp	x0, 44a000 <warn@@Base+0x13468>
  43891c:	add	x0, x0, #0x648
  438920:	ret
  438924:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438928:	add	x0, x0, #0x630
  43892c:	ret
  438930:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438934:	add	x0, x0, #0x620
  438938:	ret
  43893c:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438940:	add	x0, x0, #0x610
  438944:	ret
  438948:	adrp	x0, 44a000 <warn@@Base+0x13468>
  43894c:	add	x0, x0, #0x5f8
  438950:	ret
  438954:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438958:	add	x0, x0, #0x5e0
  43895c:	ret
  438960:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438964:	add	x0, x0, #0x5d0
  438968:	ret
  43896c:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438970:	add	x0, x0, #0x5b8
  438974:	ret
  438978:	adrp	x0, 44a000 <warn@@Base+0x13468>
  43897c:	add	x0, x0, #0x5a0
  438980:	ret
  438984:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438988:	add	x0, x0, #0x588
  43898c:	ret
  438990:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438994:	add	x0, x0, #0x568
  438998:	ret
  43899c:	adrp	x0, 44a000 <warn@@Base+0x13468>
  4389a0:	add	x0, x0, #0x550
  4389a4:	ret
  4389a8:	adrp	x0, 44a000 <warn@@Base+0x13468>
  4389ac:	add	x0, x0, #0x538
  4389b0:	ret
  4389b4:	adrp	x0, 44a000 <warn@@Base+0x13468>
  4389b8:	add	x0, x0, #0x528
  4389bc:	ret
  4389c0:	adrp	x0, 44a000 <warn@@Base+0x13468>
  4389c4:	add	x0, x0, #0x508
  4389c8:	ret
  4389cc:	adrp	x0, 44a000 <warn@@Base+0x13468>
  4389d0:	add	x0, x0, #0x4f8
  4389d4:	ret
  4389d8:	adrp	x0, 44a000 <warn@@Base+0x13468>
  4389dc:	add	x0, x0, #0x4d8
  4389e0:	ret
  4389e4:	adrp	x0, 44a000 <warn@@Base+0x13468>
  4389e8:	add	x0, x0, #0x4c0
  4389ec:	ret
  4389f0:	adrp	x0, 44a000 <warn@@Base+0x13468>
  4389f4:	add	x0, x0, #0x4a8
  4389f8:	ret
  4389fc:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438a00:	add	x0, x0, #0x490
  438a04:	ret
  438a08:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438a0c:	add	x0, x0, #0x480
  438a10:	ret
  438a14:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438a18:	add	x0, x0, #0x460
  438a1c:	ret
  438a20:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438a24:	add	x0, x0, #0x448
  438a28:	ret
  438a2c:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438a30:	add	x0, x0, #0x438
  438a34:	ret
  438a38:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438a3c:	add	x0, x0, #0x420
  438a40:	ret
  438a44:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438a48:	add	x0, x0, #0x408
  438a4c:	ret
  438a50:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438a54:	add	x0, x0, #0x3f0
  438a58:	ret
  438a5c:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438a60:	add	x0, x0, #0x3d8
  438a64:	ret
  438a68:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438a6c:	add	x0, x0, #0x3c0
  438a70:	ret
  438a74:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438a78:	add	x0, x0, #0x3a8
  438a7c:	ret
  438a80:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438a84:	add	x0, x0, #0x398
  438a88:	ret
  438a8c:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438a90:	add	x0, x0, #0x380
  438a94:	ret
  438a98:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438a9c:	add	x0, x0, #0x370
  438aa0:	ret
  438aa4:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438aa8:	add	x0, x0, #0x350
  438aac:	ret
  438ab0:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438ab4:	add	x0, x0, #0x338
  438ab8:	ret
  438abc:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438ac0:	add	x0, x0, #0x320
  438ac4:	ret
  438ac8:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438acc:	add	x0, x0, #0x308
  438ad0:	ret
  438ad4:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438ad8:	add	x0, x0, #0x2f0
  438adc:	ret
  438ae0:	mov	w1, w0
  438ae4:	cmp	w0, #0x2c
  438ae8:	b.hi	438b34 <warn@@Base+0x1f9c>  // b.pmore
  438aec:	cbz	w0, 438b2c <warn@@Base+0x1f94>
  438af0:	sub	w1, w0, #0x1
  438af4:	cmp	w1, #0x2b
  438af8:	b.hi	438b2c <warn@@Base+0x1f94>  // b.pmore
  438afc:	adrp	x0, 44d000 <warn@@Base+0x16468>
  438b00:	add	x0, x0, #0x28c
  438b04:	ldrh	w0, [x0, w1, uxtw #1]
  438b08:	adr	x1, 438b14 <warn@@Base+0x1f7c>
  438b0c:	add	x0, x1, w0, sxth #2
  438b10:	br	x0
  438b14:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438b18:	add	x0, x0, #0xea0
  438b1c:	ret
  438b20:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438b24:	add	x0, x0, #0xb68
  438b28:	ret
  438b2c:	mov	x0, #0x0                   	// #0
  438b30:	ret
  438b34:	mov	w0, #0x1f20                	// #7968
  438b38:	cmp	w1, w0
  438b3c:	b.eq	438b8c <warn@@Base+0x1ff4>  // b.none
  438b40:	b.ls	438b5c <warn@@Base+0x1fc4>  // b.plast
  438b44:	mov	w2, #0x1f21                	// #7969
  438b48:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438b4c:	cmp	w1, w2
  438b50:	add	x0, x0, #0xec8
  438b54:	csel	x0, x0, xzr, eq  // eq = none
  438b58:	ret
  438b5c:	mov	w0, #0x1f01                	// #7937
  438b60:	cmp	w1, w0
  438b64:	b.eq	438b80 <warn@@Base+0x1fe8>  // b.none
  438b68:	mov	w0, #0x1f02                	// #7938
  438b6c:	cmp	w1, w0
  438b70:	b.ne	438b2c <warn@@Base+0x1f94>  // b.any
  438b74:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438b78:	add	x0, x0, #0xeb0
  438b7c:	ret
  438b80:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438b84:	add	x0, x0, #0xe88
  438b88:	ret
  438b8c:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438b90:	add	x0, x0, #0xe70
  438b94:	ret
  438b98:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438b9c:	add	x0, x0, #0xe60
  438ba0:	ret
  438ba4:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438ba8:	add	x0, x0, #0xe50
  438bac:	ret
  438bb0:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438bb4:	add	x0, x0, #0xe40
  438bb8:	ret
  438bbc:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438bc0:	add	x0, x0, #0xe30
  438bc4:	ret
  438bc8:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438bcc:	add	x0, x0, #0xe20
  438bd0:	ret
  438bd4:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438bd8:	add	x0, x0, #0xe10
  438bdc:	ret
  438be0:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438be4:	add	x0, x0, #0xe00
  438be8:	ret
  438bec:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438bf0:	add	x0, x0, #0xdf0
  438bf4:	ret
  438bf8:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438bfc:	add	x0, x0, #0xdd8
  438c00:	ret
  438c04:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438c08:	add	x0, x0, #0xdc0
  438c0c:	ret
  438c10:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438c14:	add	x0, x0, #0xda8
  438c18:	ret
  438c1c:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438c20:	add	x0, x0, #0xd90
  438c24:	ret
  438c28:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438c2c:	add	x0, x0, #0xd00
  438c30:	ret
  438c34:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438c38:	add	x0, x0, #0xd78
  438c3c:	ret
  438c40:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438c44:	add	x0, x0, #0xd68
  438c48:	ret
  438c4c:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438c50:	add	x0, x0, #0xd50
  438c54:	ret
  438c58:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438c5c:	add	x0, x0, #0xd38
  438c60:	ret
  438c64:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438c68:	add	x0, x0, #0xd28
  438c6c:	ret
  438c70:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438c74:	add	x0, x0, #0xd18
  438c78:	ret
  438c7c:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438c80:	add	x0, x0, #0xce8
  438c84:	ret
  438c88:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438c8c:	add	x0, x0, #0xcd8
  438c90:	ret
  438c94:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438c98:	add	x0, x0, #0xcc0
  438c9c:	ret
  438ca0:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438ca4:	add	x0, x0, #0xca8
  438ca8:	ret
  438cac:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438cb0:	add	x0, x0, #0xc90
  438cb4:	ret
  438cb8:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438cbc:	add	x0, x0, #0xc80
  438cc0:	ret
  438cc4:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438cc8:	add	x0, x0, #0xc70
  438ccc:	ret
  438cd0:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438cd4:	add	x0, x0, #0xc60
  438cd8:	ret
  438cdc:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438ce0:	add	x0, x0, #0xc50
  438ce4:	ret
  438ce8:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438cec:	add	x0, x0, #0xc38
  438cf0:	ret
  438cf4:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438cf8:	add	x0, x0, #0xc28
  438cfc:	ret
  438d00:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438d04:	add	x0, x0, #0xc18
  438d08:	ret
  438d0c:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438d10:	add	x0, x0, #0xc08
  438d14:	ret
  438d18:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438d1c:	add	x0, x0, #0xbf8
  438d20:	ret
  438d24:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438d28:	add	x0, x0, #0xbe8
  438d2c:	ret
  438d30:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438d34:	add	x0, x0, #0xbd8
  438d38:	ret
  438d3c:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438d40:	add	x0, x0, #0xbc8
  438d44:	ret
  438d48:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438d4c:	add	x0, x0, #0xbb8
  438d50:	ret
  438d54:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438d58:	add	x0, x0, #0xba8
  438d5c:	ret
  438d60:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438d64:	add	x0, x0, #0xb98
  438d68:	ret
  438d6c:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438d70:	add	x0, x0, #0xb88
  438d74:	ret
  438d78:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438d7c:	add	x0, x0, #0xb78
  438d80:	ret
  438d84:	nop
  438d88:	mov	w1, w0
  438d8c:	cmp	w0, #0x8c
  438d90:	b.hi	438de0 <warn@@Base+0x2248>  // b.pmore
  438d94:	mov	x0, #0x0                   	// #0
  438d98:	cbz	w1, 438dc8 <warn@@Base+0x2230>
  438d9c:	sub	w1, w1, #0x1
  438da0:	cmp	w1, #0x8b
  438da4:	b.hi	438dd8 <warn@@Base+0x2240>  // b.pmore
  438da8:	adrp	x0, 44d000 <warn@@Base+0x16468>
  438dac:	add	x0, x0, #0x2e4
  438db0:	ldrh	w0, [x0, w1, uxtw #1]
  438db4:	adr	x1, 438dc0 <warn@@Base+0x2228>
  438db8:	add	x0, x1, w0, sxth #2
  438dbc:	br	x0
  438dc0:	adrp	x0, 44c000 <warn@@Base+0x15468>
  438dc4:	add	x0, x0, #0x130
  438dc8:	ret
  438dcc:	adrp	x0, 44a000 <warn@@Base+0x13468>
  438dd0:	add	x0, x0, #0xee0
  438dd4:	ret
  438dd8:	mov	x0, #0x0                   	// #0
  438ddc:	ret
  438de0:	mov	w0, #0x2201                	// #8705
  438de4:	cmp	w1, w0
  438de8:	b.hi	438e3c <warn@@Base+0x22a4>  // b.pmore
  438dec:	mov	w0, #0x1fff                	// #8191
  438df0:	cmp	w1, w0
  438df4:	b.ls	439014 <warn@@Base+0x247c>  // b.plast
  438df8:	sub	w1, w1, #0x2, lsl #12
  438dfc:	cmp	w1, #0x201
  438e00:	b.hi	438e34 <warn@@Base+0x229c>  // b.pmore
  438e04:	adrp	x0, 44d000 <warn@@Base+0x16468>
  438e08:	add	x0, x0, #0x3fc
  438e0c:	ldrh	w0, [x0, w1, uxtw #1]
  438e10:	adr	x1, 438e1c <warn@@Base+0x2284>
  438e14:	add	x0, x1, w0, sxth #2
  438e18:	br	x0
  438e1c:	adrp	x0, 44b000 <warn@@Base+0x14468>
  438e20:	add	x0, x0, #0x940
  438e24:	ret
  438e28:	adrp	x0, 44b000 <warn@@Base+0x14468>
  438e2c:	add	x0, x0, #0x930
  438e30:	ret
  438e34:	mov	x0, #0x0                   	// #0
  438e38:	ret
  438e3c:	mov	w0, #0x3fe3                	// #16355
  438e40:	cmp	w1, w0
  438e44:	b.eq	43991c <warn@@Base+0x2d84>  // b.none
  438e48:	b.ls	438e84 <warn@@Base+0x22ec>  // b.plast
  438e4c:	mov	w0, #0x3fe9                	// #16361
  438e50:	cmp	w1, w0
  438e54:	b.eq	43904c <warn@@Base+0x24b4>  // b.none
  438e58:	b.ls	438eec <warn@@Base+0x2354>  // b.plast
  438e5c:	mov	w0, #0x3fec                	// #16364
  438e60:	cmp	w1, w0
  438e64:	b.eq	43901c <warn@@Base+0x2484>  // b.none
  438e68:	b.ls	438ec8 <warn@@Base+0x2330>  // b.plast
  438e6c:	mov	w2, #0x3fed                	// #16365
  438e70:	adrp	x0, 44c000 <warn@@Base+0x15468>
  438e74:	cmp	w1, w2
  438e78:	add	x0, x0, #0x270
  438e7c:	csel	x0, x0, xzr, eq  // eq = none
  438e80:	ret
  438e84:	mov	w0, #0x3210                	// #12816
  438e88:	cmp	w1, w0
  438e8c:	b.eq	439058 <warn@@Base+0x24c0>  // b.none
  438e90:	b.ls	438f44 <warn@@Base+0x23ac>  // b.plast
  438e94:	mov	w0, #0x3a02                	// #14850
  438e98:	cmp	w1, w0
  438e9c:	b.eq	439028 <warn@@Base+0x2490>  // b.none
  438ea0:	b.ls	438f20 <warn@@Base+0x2388>  // b.plast
  438ea4:	mov	w0, #0x3fe1                	// #16353
  438ea8:	cmp	w1, w0
  438eac:	b.eq	439008 <warn@@Base+0x2470>  // b.none
  438eb0:	mov	w0, #0x3fe2                	// #16354
  438eb4:	cmp	w1, w0
  438eb8:	b.ne	439930 <warn@@Base+0x2d98>  // b.any
  438ebc:	adrp	x0, 44c000 <warn@@Base+0x15468>
  438ec0:	add	x0, x0, #0x1d8
  438ec4:	ret
  438ec8:	mov	w0, #0x3fea                	// #16362
  438ecc:	cmp	w1, w0
  438ed0:	b.eq	438ffc <warn@@Base+0x2464>  // b.none
  438ed4:	mov	w0, #0x3feb                	// #16363
  438ed8:	cmp	w1, w0
  438edc:	b.ne	439950 <warn@@Base+0x2db8>  // b.any
  438ee0:	adrp	x0, 44c000 <warn@@Base+0x15468>
  438ee4:	add	x0, x0, #0x250
  438ee8:	ret
  438eec:	mov	w0, #0x3fe6                	// #16358
  438ef0:	cmp	w1, w0
  438ef4:	b.eq	439034 <warn@@Base+0x249c>  // b.none
  438ef8:	b.ls	438f78 <warn@@Base+0x23e0>  // b.plast
  438efc:	mov	w0, #0x3fe7                	// #16359
  438f00:	cmp	w1, w0
  438f04:	b.eq	438ff0 <warn@@Base+0x2458>  // b.none
  438f08:	mov	w0, #0x3fe8                	// #16360
  438f0c:	cmp	w1, w0
  438f10:	b.ne	439958 <warn@@Base+0x2dc0>  // b.any
  438f14:	adrp	x0, 44c000 <warn@@Base+0x15468>
  438f18:	add	x0, x0, #0x230
  438f1c:	ret
  438f20:	mov	w0, #0x3a00                	// #14848
  438f24:	cmp	w1, w0
  438f28:	b.eq	438fe4 <warn@@Base+0x244c>  // b.none
  438f2c:	mov	w0, #0x3a01                	// #14849
  438f30:	cmp	w1, w0
  438f34:	b.ne	439948 <warn@@Base+0x2db0>  // b.any
  438f38:	adrp	x0, 44c000 <warn@@Base+0x15468>
  438f3c:	add	x0, x0, #0x100
  438f40:	ret
  438f44:	mov	w0, #0x2303                	// #8963
  438f48:	cmp	w1, w0
  438f4c:	b.eq	439040 <warn@@Base+0x24a8>  // b.none
  438f50:	b.ls	438f9c <warn@@Base+0x2404>  // b.plast
  438f54:	mov	w0, #0x2304                	// #8964
  438f58:	cmp	w1, w0
  438f5c:	b.eq	438fd8 <warn@@Base+0x2440>  // b.none
  438f60:	mov	w0, #0x2305                	// #8965
  438f64:	cmp	w1, w0
  438f68:	b.ne	439940 <warn@@Base+0x2da8>  // b.any
  438f6c:	adrp	x0, 44c000 <warn@@Base+0x15468>
  438f70:	add	x0, x0, #0xf0
  438f74:	ret
  438f78:	mov	w0, #0x3fe4                	// #16356
  438f7c:	cmp	w1, w0
  438f80:	b.eq	438fcc <warn@@Base+0x2434>  // b.none
  438f84:	mov	w0, #0x3fe5                	// #16357
  438f88:	cmp	w1, w0
  438f8c:	b.ne	439928 <warn@@Base+0x2d90>  // b.any
  438f90:	adrp	x0, 44c000 <warn@@Base+0x15468>
  438f94:	add	x0, x0, #0x198
  438f98:	ret
  438f9c:	mov	w0, #0x2301                	// #8961
  438fa0:	cmp	w1, w0
  438fa4:	b.eq	438fc0 <warn@@Base+0x2428>  // b.none
  438fa8:	mov	w0, #0x2302                	// #8962
  438fac:	cmp	w1, w0
  438fb0:	b.ne	439938 <warn@@Base+0x2da0>  // b.any
  438fb4:	adrp	x0, 44c000 <warn@@Base+0x15468>
  438fb8:	add	x0, x0, #0x80
  438fbc:	ret
  438fc0:	adrp	x0, 44c000 <warn@@Base+0x15468>
  438fc4:	add	x0, x0, #0x40
  438fc8:	ret
  438fcc:	adrp	x0, 44c000 <warn@@Base+0x15468>
  438fd0:	add	x0, x0, #0x160
  438fd4:	ret
  438fd8:	adrp	x0, 44c000 <warn@@Base+0x15468>
  438fdc:	add	x0, x0, #0xa0
  438fe0:	ret
  438fe4:	adrp	x0, 44c000 <warn@@Base+0x15468>
  438fe8:	add	x0, x0, #0xe0
  438fec:	ret
  438ff0:	adrp	x0, 44c000 <warn@@Base+0x15468>
  438ff4:	add	x0, x0, #0x1b8
  438ff8:	ret
  438ffc:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439000:	add	x0, x0, #0x210
  439004:	ret
  439008:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43900c:	add	x0, x0, #0x118
  439010:	ret
  439014:	mov	x0, #0x0                   	// #0
  439018:	ret
  43901c:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439020:	add	x0, x0, #0x1f0
  439024:	ret
  439028:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43902c:	add	x0, x0, #0xc8
  439030:	ret
  439034:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439038:	add	x0, x0, #0x140
  43903c:	ret
  439040:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439044:	add	x0, x0, #0x28
  439048:	ret
  43904c:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439050:	add	x0, x0, #0x178
  439054:	ret
  439058:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43905c:	add	x0, x0, #0x60
  439060:	ret
  439064:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439068:	add	x0, x0, #0x8
  43906c:	ret
  439070:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439074:	add	x0, x0, #0xff0
  439078:	ret
  43907c:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439080:	add	x0, x0, #0xfd8
  439084:	ret
  439088:	adrp	x0, 44b000 <warn@@Base+0x14468>
  43908c:	add	x0, x0, #0xfc0
  439090:	ret
  439094:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439098:	add	x0, x0, #0xfa8
  43909c:	ret
  4390a0:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4390a4:	add	x0, x0, #0xf90
  4390a8:	ret
  4390ac:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4390b0:	add	x0, x0, #0xf78
  4390b4:	ret
  4390b8:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4390bc:	add	x0, x0, #0xf60
  4390c0:	ret
  4390c4:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4390c8:	add	x0, x0, #0xf48
  4390cc:	ret
  4390d0:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4390d4:	add	x0, x0, #0xf30
  4390d8:	ret
  4390dc:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4390e0:	add	x0, x0, #0xf18
  4390e4:	ret
  4390e8:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4390ec:	add	x0, x0, #0xf00
  4390f0:	ret
  4390f4:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4390f8:	add	x0, x0, #0xee0
  4390fc:	ret
  439100:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439104:	add	x0, x0, #0xec0
  439108:	ret
  43910c:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439110:	add	x0, x0, #0xea0
  439114:	ret
  439118:	adrp	x0, 44b000 <warn@@Base+0x14468>
  43911c:	add	x0, x0, #0xe88
  439120:	ret
  439124:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439128:	add	x0, x0, #0xe60
  43912c:	ret
  439130:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439134:	add	x0, x0, #0xe40
  439138:	ret
  43913c:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439140:	add	x0, x0, #0xe20
  439144:	ret
  439148:	adrp	x0, 44b000 <warn@@Base+0x14468>
  43914c:	add	x0, x0, #0xe00
  439150:	ret
  439154:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439158:	add	x0, x0, #0xde8
  43915c:	ret
  439160:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439164:	add	x0, x0, #0xdd0
  439168:	ret
  43916c:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439170:	add	x0, x0, #0xdb0
  439174:	ret
  439178:	adrp	x0, 44b000 <warn@@Base+0x14468>
  43917c:	add	x0, x0, #0xd88
  439180:	ret
  439184:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439188:	add	x0, x0, #0xd68
  43918c:	ret
  439190:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439194:	add	x0, x0, #0xd50
  439198:	ret
  43919c:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4391a0:	add	x0, x0, #0xd38
  4391a4:	ret
  4391a8:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4391ac:	add	x0, x0, #0xd20
  4391b0:	ret
  4391b4:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4391b8:	add	x0, x0, #0xd08
  4391bc:	ret
  4391c0:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4391c4:	add	x0, x0, #0xcf0
  4391c8:	ret
  4391cc:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4391d0:	add	x0, x0, #0xce0
  4391d4:	ret
  4391d8:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4391dc:	add	x0, x0, #0xcc8
  4391e0:	ret
  4391e4:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4391e8:	add	x0, x0, #0xcb0
  4391ec:	ret
  4391f0:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4391f4:	add	x0, x0, #0xca0
  4391f8:	ret
  4391fc:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439200:	add	x0, x0, #0xc90
  439204:	ret
  439208:	adrp	x0, 44b000 <warn@@Base+0x14468>
  43920c:	add	x0, x0, #0xc80
  439210:	ret
  439214:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439218:	add	x0, x0, #0xc60
  43921c:	ret
  439220:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439224:	add	x0, x0, #0xc40
  439228:	ret
  43922c:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439230:	add	x0, x0, #0xc20
  439234:	ret
  439238:	adrp	x0, 44b000 <warn@@Base+0x14468>
  43923c:	add	x0, x0, #0xc00
  439240:	ret
  439244:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439248:	add	x0, x0, #0xbe8
  43924c:	ret
  439250:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439254:	add	x0, x0, #0xbd0
  439258:	ret
  43925c:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439260:	add	x0, x0, #0xbb8
  439264:	ret
  439268:	adrp	x0, 44b000 <warn@@Base+0x14468>
  43926c:	add	x0, x0, #0xba0
  439270:	ret
  439274:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439278:	add	x0, x0, #0xb78
  43927c:	ret
  439280:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439284:	add	x0, x0, #0xb58
  439288:	ret
  43928c:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439290:	add	x0, x0, #0xb38
  439294:	ret
  439298:	adrp	x0, 44b000 <warn@@Base+0x14468>
  43929c:	add	x0, x0, #0xb20
  4392a0:	ret
  4392a4:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4392a8:	add	x0, x0, #0xb00
  4392ac:	ret
  4392b0:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4392b4:	add	x0, x0, #0xae8
  4392b8:	ret
  4392bc:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4392c0:	add	x0, x0, #0xac8
  4392c4:	ret
  4392c8:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4392cc:	add	x0, x0, #0xab0
  4392d0:	ret
  4392d4:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4392d8:	add	x0, x0, #0xa90
  4392dc:	ret
  4392e0:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4392e4:	add	x0, x0, #0xa70
  4392e8:	ret
  4392ec:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4392f0:	add	x0, x0, #0xa40
  4392f4:	ret
  4392f8:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4392fc:	add	x0, x0, #0xa28
  439300:	ret
  439304:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439308:	add	x0, x0, #0xa08
  43930c:	ret
  439310:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439314:	add	x0, x0, #0x9f0
  439318:	ret
  43931c:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439320:	add	x0, x0, #0x9d8
  439324:	ret
  439328:	adrp	x0, 44b000 <warn@@Base+0x14468>
  43932c:	add	x0, x0, #0x9b0
  439330:	ret
  439334:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439338:	add	x0, x0, #0x990
  43933c:	ret
  439340:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439344:	add	x0, x0, #0x978
  439348:	ret
  43934c:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439350:	add	x0, x0, #0x958
  439354:	ret
  439358:	adrp	x0, 44b000 <warn@@Base+0x14468>
  43935c:	add	x0, x0, #0xa58
  439360:	ret
  439364:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439368:	add	x0, x0, #0x918
  43936c:	ret
  439370:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439374:	add	x0, x0, #0x908
  439378:	ret
  43937c:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439380:	add	x0, x0, #0x8f8
  439384:	ret
  439388:	adrp	x0, 44b000 <warn@@Base+0x14468>
  43938c:	add	x0, x0, #0x8e0
  439390:	ret
  439394:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439398:	add	x0, x0, #0x8d0
  43939c:	ret
  4393a0:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4393a4:	add	x0, x0, #0x8c0
  4393a8:	ret
  4393ac:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4393b0:	add	x0, x0, #0x8a8
  4393b4:	ret
  4393b8:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4393bc:	add	x0, x0, #0x888
  4393c0:	ret
  4393c4:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4393c8:	add	x0, x0, #0x868
  4393cc:	ret
  4393d0:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4393d4:	add	x0, x0, #0x850
  4393d8:	ret
  4393dc:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4393e0:	add	x0, x0, #0x838
  4393e4:	ret
  4393e8:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4393ec:	add	x0, x0, #0x828
  4393f0:	ret
  4393f4:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4393f8:	add	x0, x0, #0x810
  4393fc:	ret
  439400:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439404:	add	x0, x0, #0x7f8
  439408:	ret
  43940c:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439410:	add	x0, x0, #0x7e0
  439414:	ret
  439418:	adrp	x0, 44b000 <warn@@Base+0x14468>
  43941c:	add	x0, x0, #0x7c8
  439420:	ret
  439424:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439428:	add	x0, x0, #0x7a8
  43942c:	ret
  439430:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439434:	add	x0, x0, #0x788
  439438:	ret
  43943c:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439440:	add	x0, x0, #0x770
  439444:	ret
  439448:	adrp	x0, 44b000 <warn@@Base+0x14468>
  43944c:	add	x0, x0, #0x760
  439450:	ret
  439454:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439458:	add	x0, x0, #0x748
  43945c:	ret
  439460:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439464:	add	x0, x0, #0x738
  439468:	ret
  43946c:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439470:	add	x0, x0, #0x728
  439474:	ret
  439478:	adrp	x0, 44b000 <warn@@Base+0x14468>
  43947c:	add	x0, x0, #0x710
  439480:	ret
  439484:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439488:	add	x0, x0, #0x700
  43948c:	ret
  439490:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439494:	add	x0, x0, #0x6e8
  439498:	ret
  43949c:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4394a0:	add	x0, x0, #0x6d8
  4394a4:	ret
  4394a8:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4394ac:	add	x0, x0, #0x6b8
  4394b0:	ret
  4394b4:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4394b8:	add	x0, x0, #0x698
  4394bc:	ret
  4394c0:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4394c4:	add	x0, x0, #0x680
  4394c8:	ret
  4394cc:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4394d0:	add	x0, x0, #0x668
  4394d4:	ret
  4394d8:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4394dc:	add	x0, x0, #0x650
  4394e0:	ret
  4394e4:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4394e8:	add	x0, x0, #0x638
  4394ec:	ret
  4394f0:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4394f4:	add	x0, x0, #0x620
  4394f8:	ret
  4394fc:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439500:	add	x0, x0, #0x610
  439504:	ret
  439508:	adrp	x0, 44b000 <warn@@Base+0x14468>
  43950c:	add	x0, x0, #0x600
  439510:	ret
  439514:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439518:	add	x0, x0, #0x5f0
  43951c:	ret
  439520:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439524:	add	x0, x0, #0x5e0
  439528:	ret
  43952c:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439530:	add	x0, x0, #0x5d0
  439534:	ret
  439538:	adrp	x0, 44b000 <warn@@Base+0x14468>
  43953c:	add	x0, x0, #0x5b8
  439540:	ret
  439544:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439548:	add	x0, x0, #0x5a8
  43954c:	ret
  439550:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439554:	add	x0, x0, #0x590
  439558:	ret
  43955c:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439560:	add	x0, x0, #0x580
  439564:	ret
  439568:	adrp	x0, 44b000 <warn@@Base+0x14468>
  43956c:	add	x0, x0, #0x568
  439570:	ret
  439574:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439578:	add	x0, x0, #0x550
  43957c:	ret
  439580:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439584:	add	x0, x0, #0x538
  439588:	ret
  43958c:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439590:	add	x0, x0, #0x528
  439594:	ret
  439598:	adrp	x0, 44b000 <warn@@Base+0x14468>
  43959c:	add	x0, x0, #0x510
  4395a0:	ret
  4395a4:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4395a8:	add	x0, x0, #0x4f8
  4395ac:	ret
  4395b0:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4395b4:	add	x0, x0, #0x4e0
  4395b8:	ret
  4395bc:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4395c0:	add	x0, x0, #0x4d0
  4395c4:	ret
  4395c8:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4395cc:	add	x0, x0, #0x4c0
  4395d0:	ret
  4395d4:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4395d8:	add	x0, x0, #0x4a8
  4395dc:	ret
  4395e0:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4395e4:	add	x0, x0, #0x490
  4395e8:	ret
  4395ec:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4395f0:	add	x0, x0, #0x480
  4395f4:	ret
  4395f8:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4395fc:	add	x0, x0, #0x470
  439600:	ret
  439604:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439608:	add	x0, x0, #0x460
  43960c:	ret
  439610:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439614:	add	x0, x0, #0x450
  439618:	ret
  43961c:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439620:	add	x0, x0, #0x438
  439624:	ret
  439628:	adrp	x0, 44b000 <warn@@Base+0x14468>
  43962c:	add	x0, x0, #0x420
  439630:	ret
  439634:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439638:	add	x0, x0, #0x408
  43963c:	ret
  439640:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439644:	add	x0, x0, #0x3f8
  439648:	ret
  43964c:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439650:	add	x0, x0, #0x3d8
  439654:	ret
  439658:	adrp	x0, 44b000 <warn@@Base+0x14468>
  43965c:	add	x0, x0, #0x3c0
  439660:	ret
  439664:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439668:	add	x0, x0, #0x3a0
  43966c:	ret
  439670:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439674:	add	x0, x0, #0x388
  439678:	ret
  43967c:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439680:	add	x0, x0, #0x378
  439684:	ret
  439688:	adrp	x0, 44b000 <warn@@Base+0x14468>
  43968c:	add	x0, x0, #0x360
  439690:	ret
  439694:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439698:	add	x0, x0, #0x348
  43969c:	ret
  4396a0:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4396a4:	add	x0, x0, #0x338
  4396a8:	ret
  4396ac:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4396b0:	add	x0, x0, #0x328
  4396b4:	ret
  4396b8:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4396bc:	add	x0, x0, #0x310
  4396c0:	ret
  4396c4:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4396c8:	add	x0, x0, #0x2f8
  4396cc:	ret
  4396d0:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4396d4:	add	x0, x0, #0x2e0
  4396d8:	ret
  4396dc:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4396e0:	add	x0, x0, #0x2d0
  4396e4:	ret
  4396e8:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4396ec:	add	x0, x0, #0x2b8
  4396f0:	ret
  4396f4:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4396f8:	add	x0, x0, #0x2a8
  4396fc:	ret
  439700:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439704:	add	x0, x0, #0x298
  439708:	ret
  43970c:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439710:	add	x0, x0, #0x280
  439714:	ret
  439718:	adrp	x0, 44b000 <warn@@Base+0x14468>
  43971c:	add	x0, x0, #0x268
  439720:	ret
  439724:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439728:	add	x0, x0, #0x258
  43972c:	ret
  439730:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439734:	add	x0, x0, #0x248
  439738:	ret
  43973c:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439740:	add	x0, x0, #0x230
  439744:	ret
  439748:	adrp	x0, 44b000 <warn@@Base+0x14468>
  43974c:	add	x0, x0, #0x210
  439750:	ret
  439754:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439758:	add	x0, x0, #0x200
  43975c:	ret
  439760:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439764:	add	x0, x0, #0x1e0
  439768:	ret
  43976c:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439770:	add	x0, x0, #0x1c8
  439774:	ret
  439778:	adrp	x0, 44b000 <warn@@Base+0x14468>
  43977c:	add	x0, x0, #0x1b0
  439780:	ret
  439784:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439788:	add	x0, x0, #0x198
  43978c:	ret
  439790:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439794:	add	x0, x0, #0x180
  439798:	ret
  43979c:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4397a0:	add	x0, x0, #0x168
  4397a4:	ret
  4397a8:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4397ac:	add	x0, x0, #0x150
  4397b0:	ret
  4397b4:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4397b8:	add	x0, x0, #0x138
  4397bc:	ret
  4397c0:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4397c4:	add	x0, x0, #0x120
  4397c8:	ret
  4397cc:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4397d0:	add	x0, x0, #0x108
  4397d4:	ret
  4397d8:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4397dc:	add	x0, x0, #0xf0
  4397e0:	ret
  4397e4:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4397e8:	add	x0, x0, #0xe0
  4397ec:	ret
  4397f0:	adrp	x0, 44b000 <warn@@Base+0x14468>
  4397f4:	add	x0, x0, #0xc8
  4397f8:	ret
  4397fc:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439800:	add	x0, x0, #0xb0
  439804:	ret
  439808:	adrp	x0, 44b000 <warn@@Base+0x14468>
  43980c:	add	x0, x0, #0xa0
  439810:	ret
  439814:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439818:	add	x0, x0, #0x88
  43981c:	ret
  439820:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439824:	add	x0, x0, #0x70
  439828:	ret
  43982c:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439830:	add	x0, x0, #0x58
  439834:	ret
  439838:	adrp	x0, 44b000 <warn@@Base+0x14468>
  43983c:	add	x0, x0, #0x48
  439840:	ret
  439844:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439848:	add	x0, x0, #0x30
  43984c:	ret
  439850:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439854:	add	x0, x0, #0x18
  439858:	ret
  43985c:	adrp	x0, 44b000 <warn@@Base+0x14468>
  439860:	add	x0, x0, #0x8
  439864:	ret
  439868:	adrp	x0, 44a000 <warn@@Base+0x13468>
  43986c:	add	x0, x0, #0xff0
  439870:	ret
  439874:	adrp	x0, 44a000 <warn@@Base+0x13468>
  439878:	add	x0, x0, #0xfd8
  43987c:	ret
  439880:	adrp	x0, 44a000 <warn@@Base+0x13468>
  439884:	add	x0, x0, #0xfc8
  439888:	ret
  43988c:	adrp	x0, 44a000 <warn@@Base+0x13468>
  439890:	add	x0, x0, #0xfb8
  439894:	ret
  439898:	adrp	x0, 44a000 <warn@@Base+0x13468>
  43989c:	add	x0, x0, #0xfa8
  4398a0:	ret
  4398a4:	adrp	x0, 44a000 <warn@@Base+0x13468>
  4398a8:	add	x0, x0, #0xf98
  4398ac:	ret
  4398b0:	adrp	x0, 44a000 <warn@@Base+0x13468>
  4398b4:	add	x0, x0, #0xf88
  4398b8:	ret
  4398bc:	adrp	x0, 44a000 <warn@@Base+0x13468>
  4398c0:	add	x0, x0, #0xf78
  4398c4:	ret
  4398c8:	adrp	x0, 44a000 <warn@@Base+0x13468>
  4398cc:	add	x0, x0, #0xf60
  4398d0:	ret
  4398d4:	adrp	x0, 44a000 <warn@@Base+0x13468>
  4398d8:	add	x0, x0, #0xf50
  4398dc:	ret
  4398e0:	adrp	x0, 44a000 <warn@@Base+0x13468>
  4398e4:	add	x0, x0, #0xf38
  4398e8:	ret
  4398ec:	adrp	x0, 44a000 <warn@@Base+0x13468>
  4398f0:	add	x0, x0, #0xf28
  4398f4:	ret
  4398f8:	adrp	x0, 44a000 <warn@@Base+0x13468>
  4398fc:	add	x0, x0, #0xf10
  439900:	ret
  439904:	adrp	x0, 44a000 <warn@@Base+0x13468>
  439908:	add	x0, x0, #0xf00
  43990c:	ret
  439910:	adrp	x0, 44a000 <warn@@Base+0x13468>
  439914:	add	x0, x0, #0xef0
  439918:	ret
  43991c:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439920:	add	x0, x0, #0xb8
  439924:	ret
  439928:	mov	x0, #0x0                   	// #0
  43992c:	ret
  439930:	mov	x0, #0x0                   	// #0
  439934:	ret
  439938:	mov	x0, #0x0                   	// #0
  43993c:	ret
  439940:	mov	x0, #0x0                   	// #0
  439944:	ret
  439948:	mov	x0, #0x0                   	// #0
  43994c:	ret
  439950:	mov	x0, #0x0                   	// #0
  439954:	ret
  439958:	mov	x0, #0x0                   	// #0
  43995c:	ret
  439960:	sub	w0, w0, #0x3
  439964:	cmp	w0, #0xfa
  439968:	b.ls	439974 <warn@@Base+0x2ddc>  // b.plast
  43996c:	mov	x0, #0x0                   	// #0
  439970:	ret
  439974:	adrp	x1, 44d000 <warn@@Base+0x16468>
  439978:	add	x1, x1, #0x800
  43997c:	ldrh	w0, [x1, w0, uxtw #1]
  439980:	adr	x1, 43998c <warn@@Base+0x2df4>
  439984:	add	x0, x1, w0, sxth #2
  439988:	br	x0
  43998c:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439990:	add	x0, x0, #0xae8
  439994:	ret
  439998:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43999c:	add	x0, x0, #0xad0
  4399a0:	ret
  4399a4:	adrp	x0, 44c000 <warn@@Base+0x15468>
  4399a8:	add	x0, x0, #0xab8
  4399ac:	ret
  4399b0:	adrp	x0, 44c000 <warn@@Base+0x15468>
  4399b4:	add	x0, x0, #0xaa0
  4399b8:	ret
  4399bc:	adrp	x0, 43e000 <warn@@Base+0x7468>
  4399c0:	add	x0, x0, #0xe98
  4399c4:	ret
  4399c8:	adrp	x0, 43f000 <warn@@Base+0x8468>
  4399cc:	add	x0, x0, #0x5c0
  4399d0:	ret
  4399d4:	adrp	x0, 43e000 <warn@@Base+0x7468>
  4399d8:	add	x0, x0, #0xe68
  4399dc:	ret
  4399e0:	adrp	x0, 43e000 <warn@@Base+0x7468>
  4399e4:	add	x0, x0, #0xe40
  4399e8:	ret
  4399ec:	adrp	x0, 43e000 <warn@@Base+0x7468>
  4399f0:	add	x0, x0, #0xe10
  4399f4:	ret
  4399f8:	adrp	x0, 43e000 <warn@@Base+0x7468>
  4399fc:	add	x0, x0, #0xde0
  439a00:	ret
  439a04:	adrp	x0, 43e000 <warn@@Base+0x7468>
  439a08:	add	x0, x0, #0xdb0
  439a0c:	ret
  439a10:	adrp	x0, 43e000 <warn@@Base+0x7468>
  439a14:	add	x0, x0, #0xd78
  439a18:	ret
  439a1c:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439a20:	add	x0, x0, #0xa88
  439a24:	ret
  439a28:	adrp	x0, 43f000 <warn@@Base+0x8468>
  439a2c:	add	x0, x0, #0x3d8
  439a30:	ret
  439a34:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439a38:	add	x0, x0, #0xb08
  439a3c:	ret
  439a40:	adrp	x0, 43f000 <warn@@Base+0x8468>
  439a44:	add	x0, x0, #0x5b0
  439a48:	ret
  439a4c:	adrp	x0, 43f000 <warn@@Base+0x8468>
  439a50:	add	x0, x0, #0x598
  439a54:	ret
  439a58:	adrp	x0, 43f000 <warn@@Base+0x8468>
  439a5c:	add	x0, x0, #0x580
  439a60:	ret
  439a64:	adrp	x0, 43f000 <warn@@Base+0x8468>
  439a68:	add	x0, x0, #0x568
  439a6c:	ret
  439a70:	adrp	x0, 43f000 <warn@@Base+0x8468>
  439a74:	add	x0, x0, #0x550
  439a78:	ret
  439a7c:	adrp	x0, 43f000 <warn@@Base+0x8468>
  439a80:	add	x0, x0, #0x538
  439a84:	ret
  439a88:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439a8c:	add	x0, x0, #0xa68
  439a90:	ret
  439a94:	adrp	x0, 43e000 <warn@@Base+0x7468>
  439a98:	add	x0, x0, #0xe80
  439a9c:	ret
  439aa0:	adrp	x0, 43e000 <warn@@Base+0x7468>
  439aa4:	add	x0, x0, #0xe58
  439aa8:	ret
  439aac:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439ab0:	add	x0, x0, #0xa50
  439ab4:	ret
  439ab8:	adrp	x0, 43e000 <warn@@Base+0x7468>
  439abc:	add	x0, x0, #0xe28
  439ac0:	ret
  439ac4:	adrp	x0, 43e000 <warn@@Base+0x7468>
  439ac8:	add	x0, x0, #0xdf8
  439acc:	ret
  439ad0:	adrp	x0, 43e000 <warn@@Base+0x7468>
  439ad4:	add	x0, x0, #0xdc8
  439ad8:	ret
  439adc:	adrp	x0, 43e000 <warn@@Base+0x7468>
  439ae0:	add	x0, x0, #0xd98
  439ae4:	ret
  439ae8:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439aec:	add	x0, x0, #0xa40
  439af0:	ret
  439af4:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439af8:	add	x0, x0, #0xa30
  439afc:	ret
  439b00:	adrp	x0, 43e000 <warn@@Base+0x7468>
  439b04:	add	x0, x0, #0xd60
  439b08:	ret
  439b0c:	adrp	x0, 43f000 <warn@@Base+0x8468>
  439b10:	add	x0, x0, #0x378
  439b14:	ret
  439b18:	adrp	x0, 43f000 <warn@@Base+0x8468>
  439b1c:	add	x0, x0, #0x390
  439b20:	ret
  439b24:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439b28:	add	x0, x0, #0xa20
  439b2c:	ret
  439b30:	adrp	x0, 43f000 <warn@@Base+0x8468>
  439b34:	add	x0, x0, #0x328
  439b38:	ret
  439b3c:	adrp	x0, 43f000 <warn@@Base+0x8468>
  439b40:	add	x0, x0, #0x310
  439b44:	ret
  439b48:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439b4c:	add	x0, x0, #0xa10
  439b50:	ret
  439b54:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439b58:	add	x0, x0, #0xa00
  439b5c:	ret
  439b60:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439b64:	add	x0, x0, #0x9f0
  439b68:	ret
  439b6c:	adrp	x0, 43f000 <warn@@Base+0x8468>
  439b70:	add	x0, x0, #0x288
  439b74:	ret
  439b78:	adrp	x0, 43f000 <warn@@Base+0x8468>
  439b7c:	add	x0, x0, #0x278
  439b80:	ret
  439b84:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439b88:	add	x0, x0, #0x9d8
  439b8c:	ret
  439b90:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439b94:	add	x0, x0, #0x9c0
  439b98:	ret
  439b9c:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439ba0:	add	x0, x0, #0x9b0
  439ba4:	ret
  439ba8:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439bac:	add	x0, x0, #0x9a0
  439bb0:	ret
  439bb4:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439bb8:	add	x0, x0, #0x990
  439bbc:	ret
  439bc0:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439bc4:	add	x0, x0, #0x980
  439bc8:	ret
  439bcc:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439bd0:	add	x0, x0, #0x970
  439bd4:	ret
  439bd8:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439bdc:	add	x0, x0, #0x960
  439be0:	ret
  439be4:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439be8:	add	x0, x0, #0x950
  439bec:	ret
  439bf0:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439bf4:	add	x0, x0, #0x940
  439bf8:	ret
  439bfc:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439c00:	add	x0, x0, #0x930
  439c04:	ret
  439c08:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439c0c:	add	x0, x0, #0x920
  439c10:	ret
  439c14:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439c18:	add	x0, x0, #0x910
  439c1c:	ret
  439c20:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439c24:	add	x0, x0, #0x900
  439c28:	ret
  439c2c:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439c30:	add	x0, x0, #0x8f0
  439c34:	ret
  439c38:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439c3c:	add	x0, x0, #0x8e0
  439c40:	ret
  439c44:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439c48:	add	x0, x0, #0x8d0
  439c4c:	ret
  439c50:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439c54:	add	x0, x0, #0x8c0
  439c58:	ret
  439c5c:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439c60:	add	x0, x0, #0x8b0
  439c64:	ret
  439c68:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439c6c:	add	x0, x0, #0x8a0
  439c70:	ret
  439c74:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439c78:	add	x0, x0, #0x890
  439c7c:	ret
  439c80:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439c84:	add	x0, x0, #0x880
  439c88:	ret
  439c8c:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439c90:	add	x0, x0, #0x870
  439c94:	ret
  439c98:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439c9c:	add	x0, x0, #0x860
  439ca0:	ret
  439ca4:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439ca8:	add	x0, x0, #0x850
  439cac:	ret
  439cb0:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439cb4:	add	x0, x0, #0x840
  439cb8:	ret
  439cbc:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439cc0:	add	x0, x0, #0x830
  439cc4:	ret
  439cc8:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439ccc:	add	x0, x0, #0x820
  439cd0:	ret
  439cd4:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439cd8:	add	x0, x0, #0x810
  439cdc:	ret
  439ce0:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439ce4:	add	x0, x0, #0x800
  439ce8:	ret
  439cec:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439cf0:	add	x0, x0, #0x7f0
  439cf4:	ret
  439cf8:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439cfc:	add	x0, x0, #0x7e0
  439d00:	ret
  439d04:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439d08:	add	x0, x0, #0x7d0
  439d0c:	ret
  439d10:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439d14:	add	x0, x0, #0x7c0
  439d18:	ret
  439d1c:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439d20:	add	x0, x0, #0x7b0
  439d24:	ret
  439d28:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439d2c:	add	x0, x0, #0x7a0
  439d30:	ret
  439d34:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439d38:	add	x0, x0, #0x790
  439d3c:	ret
  439d40:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439d44:	add	x0, x0, #0x780
  439d48:	ret
  439d4c:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439d50:	add	x0, x0, #0x770
  439d54:	ret
  439d58:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439d5c:	add	x0, x0, #0x760
  439d60:	ret
  439d64:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439d68:	add	x0, x0, #0x750
  439d6c:	ret
  439d70:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439d74:	add	x0, x0, #0x740
  439d78:	ret
  439d7c:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439d80:	add	x0, x0, #0x730
  439d84:	ret
  439d88:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439d8c:	add	x0, x0, #0x720
  439d90:	ret
  439d94:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439d98:	add	x0, x0, #0x710
  439d9c:	ret
  439da0:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439da4:	add	x0, x0, #0x700
  439da8:	ret
  439dac:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439db0:	add	x0, x0, #0x6f0
  439db4:	ret
  439db8:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439dbc:	add	x0, x0, #0x6e0
  439dc0:	ret
  439dc4:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439dc8:	add	x0, x0, #0x6d0
  439dcc:	ret
  439dd0:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439dd4:	add	x0, x0, #0x6c0
  439dd8:	ret
  439ddc:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439de0:	add	x0, x0, #0x6b0
  439de4:	ret
  439de8:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439dec:	add	x0, x0, #0x6a0
  439df0:	ret
  439df4:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439df8:	add	x0, x0, #0x690
  439dfc:	ret
  439e00:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439e04:	add	x0, x0, #0x680
  439e08:	ret
  439e0c:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439e10:	add	x0, x0, #0x670
  439e14:	ret
  439e18:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439e1c:	add	x0, x0, #0x660
  439e20:	ret
  439e24:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439e28:	add	x0, x0, #0x650
  439e2c:	ret
  439e30:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439e34:	add	x0, x0, #0x640
  439e38:	ret
  439e3c:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439e40:	add	x0, x0, #0x630
  439e44:	ret
  439e48:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439e4c:	add	x0, x0, #0x620
  439e50:	ret
  439e54:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439e58:	add	x0, x0, #0x610
  439e5c:	ret
  439e60:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439e64:	add	x0, x0, #0x600
  439e68:	ret
  439e6c:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439e70:	add	x0, x0, #0x5f0
  439e74:	ret
  439e78:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439e7c:	add	x0, x0, #0x5e0
  439e80:	ret
  439e84:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439e88:	add	x0, x0, #0x5d0
  439e8c:	ret
  439e90:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439e94:	add	x0, x0, #0x5c0
  439e98:	ret
  439e9c:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439ea0:	add	x0, x0, #0x5b0
  439ea4:	ret
  439ea8:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439eac:	add	x0, x0, #0x5a0
  439eb0:	ret
  439eb4:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439eb8:	add	x0, x0, #0x590
  439ebc:	ret
  439ec0:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439ec4:	add	x0, x0, #0x580
  439ec8:	ret
  439ecc:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439ed0:	add	x0, x0, #0x570
  439ed4:	ret
  439ed8:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439edc:	add	x0, x0, #0x560
  439ee0:	ret
  439ee4:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439ee8:	add	x0, x0, #0x550
  439eec:	ret
  439ef0:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439ef4:	add	x0, x0, #0x540
  439ef8:	ret
  439efc:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439f00:	add	x0, x0, #0x530
  439f04:	ret
  439f08:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439f0c:	add	x0, x0, #0x520
  439f10:	ret
  439f14:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439f18:	add	x0, x0, #0x510
  439f1c:	ret
  439f20:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439f24:	add	x0, x0, #0x500
  439f28:	ret
  439f2c:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439f30:	add	x0, x0, #0x4f0
  439f34:	ret
  439f38:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439f3c:	add	x0, x0, #0x4e0
  439f40:	ret
  439f44:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439f48:	add	x0, x0, #0x4d0
  439f4c:	ret
  439f50:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439f54:	add	x0, x0, #0x4c0
  439f58:	ret
  439f5c:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439f60:	add	x0, x0, #0x4b0
  439f64:	ret
  439f68:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439f6c:	add	x0, x0, #0x4a0
  439f70:	ret
  439f74:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439f78:	add	x0, x0, #0x490
  439f7c:	ret
  439f80:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439f84:	add	x0, x0, #0x480
  439f88:	ret
  439f8c:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439f90:	add	x0, x0, #0x470
  439f94:	ret
  439f98:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439f9c:	add	x0, x0, #0x460
  439fa0:	ret
  439fa4:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439fa8:	add	x0, x0, #0x450
  439fac:	ret
  439fb0:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439fb4:	add	x0, x0, #0x440
  439fb8:	ret
  439fbc:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439fc0:	add	x0, x0, #0x430
  439fc4:	ret
  439fc8:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439fcc:	add	x0, x0, #0x420
  439fd0:	ret
  439fd4:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439fd8:	add	x0, x0, #0x410
  439fdc:	ret
  439fe0:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439fe4:	add	x0, x0, #0x400
  439fe8:	ret
  439fec:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439ff0:	add	x0, x0, #0x3f0
  439ff4:	ret
  439ff8:	adrp	x0, 44c000 <warn@@Base+0x15468>
  439ffc:	add	x0, x0, #0x3e0
  43a000:	ret
  43a004:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a008:	add	x0, x0, #0x3d0
  43a00c:	ret
  43a010:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a014:	add	x0, x0, #0x3c0
  43a018:	ret
  43a01c:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a020:	add	x0, x0, #0x3b0
  43a024:	ret
  43a028:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a02c:	add	x0, x0, #0x3a0
  43a030:	ret
  43a034:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a038:	add	x0, x0, #0x390
  43a03c:	ret
  43a040:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a044:	add	x0, x0, #0x380
  43a048:	ret
  43a04c:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a050:	add	x0, x0, #0x370
  43a054:	ret
  43a058:	adrp	x0, 43f000 <warn@@Base+0x8468>
  43a05c:	add	x0, x0, #0x198
  43a060:	ret
  43a064:	adrp	x0, 43f000 <warn@@Base+0x8468>
  43a068:	add	x0, x0, #0x188
  43a06c:	ret
  43a070:	adrp	x0, 43f000 <warn@@Base+0x8468>
  43a074:	add	x0, x0, #0x178
  43a078:	ret
  43a07c:	adrp	x0, 43f000 <warn@@Base+0x8468>
  43a080:	add	x0, x0, #0x168
  43a084:	ret
  43a088:	adrp	x0, 43f000 <warn@@Base+0x8468>
  43a08c:	add	x0, x0, #0x158
  43a090:	ret
  43a094:	adrp	x0, 43f000 <warn@@Base+0x8468>
  43a098:	add	x0, x0, #0x148
  43a09c:	ret
  43a0a0:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a0a4:	add	x0, x0, #0x360
  43a0a8:	ret
  43a0ac:	adrp	x0, 43f000 <warn@@Base+0x8468>
  43a0b0:	add	x0, x0, #0x128
  43a0b4:	ret
  43a0b8:	adrp	x0, 43f000 <warn@@Base+0x8468>
  43a0bc:	add	x0, x0, #0x118
  43a0c0:	ret
  43a0c4:	adrp	x0, 43f000 <warn@@Base+0x8468>
  43a0c8:	add	x0, x0, #0x108
  43a0cc:	ret
  43a0d0:	adrp	x0, 43f000 <warn@@Base+0x8468>
  43a0d4:	add	x0, x0, #0xf8
  43a0d8:	ret
  43a0dc:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a0e0:	add	x0, x0, #0x348
  43a0e4:	ret
  43a0e8:	adrp	x0, 43f000 <warn@@Base+0x8468>
  43a0ec:	add	x0, x0, #0xd0
  43a0f0:	ret
  43a0f4:	adrp	x0, 43f000 <warn@@Base+0x8468>
  43a0f8:	add	x0, x0, #0xc0
  43a0fc:	ret
  43a100:	adrp	x0, 43f000 <warn@@Base+0x8468>
  43a104:	add	x0, x0, #0xb0
  43a108:	ret
  43a10c:	adrp	x0, 43f000 <warn@@Base+0x8468>
  43a110:	add	x0, x0, #0xa0
  43a114:	ret
  43a118:	adrp	x0, 43f000 <warn@@Base+0x8468>
  43a11c:	add	x0, x0, #0x90
  43a120:	ret
  43a124:	adrp	x0, 43f000 <warn@@Base+0x8468>
  43a128:	add	x0, x0, #0x80
  43a12c:	ret
  43a130:	adrp	x0, 43f000 <warn@@Base+0x8468>
  43a134:	add	x0, x0, #0x70
  43a138:	ret
  43a13c:	adrp	x0, 43f000 <warn@@Base+0x8468>
  43a140:	add	x0, x0, #0x60
  43a144:	ret
  43a148:	adrp	x0, 43f000 <warn@@Base+0x8468>
  43a14c:	add	x0, x0, #0x50
  43a150:	ret
  43a154:	adrp	x0, 43f000 <warn@@Base+0x8468>
  43a158:	add	x0, x0, #0x40
  43a15c:	ret
  43a160:	adrp	x0, 43f000 <warn@@Base+0x8468>
  43a164:	add	x0, x0, #0x30
  43a168:	ret
  43a16c:	adrp	x0, 43f000 <warn@@Base+0x8468>
  43a170:	add	x0, x0, #0x20
  43a174:	ret
  43a178:	adrp	x0, 43f000 <warn@@Base+0x8468>
  43a17c:	add	x0, x0, #0x10
  43a180:	ret
  43a184:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a188:	add	x0, x0, #0x338
  43a18c:	ret
  43a190:	adrp	x0, 43e000 <warn@@Base+0x7468>
  43a194:	add	x0, x0, #0xff0
  43a198:	ret
  43a19c:	adrp	x0, 43e000 <warn@@Base+0x7468>
  43a1a0:	add	x0, x0, #0xfe0
  43a1a4:	ret
  43a1a8:	adrp	x0, 43e000 <warn@@Base+0x7468>
  43a1ac:	add	x0, x0, #0xfd0
  43a1b0:	ret
  43a1b4:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a1b8:	add	x0, x0, #0x328
  43a1bc:	ret
  43a1c0:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a1c4:	add	x0, x0, #0x318
  43a1c8:	ret
  43a1cc:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a1d0:	add	x0, x0, #0x308
  43a1d4:	ret
  43a1d8:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a1dc:	add	x0, x0, #0x2f8
  43a1e0:	ret
  43a1e4:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a1e8:	add	x0, x0, #0x2e8
  43a1ec:	ret
  43a1f0:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a1f4:	add	x0, x0, #0x2d8
  43a1f8:	ret
  43a1fc:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a200:	add	x0, x0, #0x2c8
  43a204:	ret
  43a208:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a20c:	add	x0, x0, #0x2b8
  43a210:	ret
  43a214:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a218:	add	x0, x0, #0x2a8
  43a21c:	ret
  43a220:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a224:	add	x0, x0, #0x298
  43a228:	ret
  43a22c:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a230:	add	x0, x0, #0x288
  43a234:	ret
  43a238:	adrp	x0, 43e000 <warn@@Base+0x7468>
  43a23c:	add	x0, x0, #0xec0
  43a240:	ret
  43a244:	nop
  43a248:	cmp	w0, #0x90
  43a24c:	b.ls	43a258 <warn@@Base+0x36c0>  // b.plast
  43a250:	mov	x0, #0x0                   	// #0
  43a254:	ret
  43a258:	adrp	x1, 44d000 <warn@@Base+0x16468>
  43a25c:	add	x1, x1, #0x9f8
  43a260:	ldrb	w0, [x1, w0, uxtw]
  43a264:	adr	x1, 43a270 <warn@@Base+0x36d8>
  43a268:	add	x0, x1, w0, sxtb #2
  43a26c:	br	x0
  43a270:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a274:	add	x0, x0, #0xe28
  43a278:	ret
  43a27c:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a280:	add	x0, x0, #0xe08
  43a284:	ret
  43a288:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a28c:	add	x0, x0, #0xde8
  43a290:	ret
  43a294:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a298:	add	x0, x0, #0xdd0
  43a29c:	ret
  43a2a0:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a2a4:	add	x0, x0, #0xdb8
  43a2a8:	ret
  43a2ac:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a2b0:	add	x0, x0, #0xda0
  43a2b4:	ret
  43a2b8:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a2bc:	add	x0, x0, #0xd80
  43a2c0:	ret
  43a2c4:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a2c8:	add	x0, x0, #0xd68
  43a2cc:	ret
  43a2d0:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a2d4:	add	x0, x0, #0xd50
  43a2d8:	ret
  43a2dc:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a2e0:	add	x0, x0, #0xd30
  43a2e4:	ret
  43a2e8:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a2ec:	add	x0, x0, #0xd10
  43a2f0:	ret
  43a2f4:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a2f8:	add	x0, x0, #0xcf8
  43a2fc:	ret
  43a300:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a304:	add	x0, x0, #0xcd8
  43a308:	ret
  43a30c:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a310:	add	x0, x0, #0xcc0
  43a314:	ret
  43a318:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a31c:	add	x0, x0, #0xca0
  43a320:	ret
  43a324:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a328:	add	x0, x0, #0xc88
  43a32c:	ret
  43a330:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a334:	add	x0, x0, #0xc78
  43a338:	ret
  43a33c:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a340:	add	x0, x0, #0xc68
  43a344:	ret
  43a348:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a34c:	add	x0, x0, #0xc58
  43a350:	ret
  43a354:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a358:	add	x0, x0, #0xc40
  43a35c:	ret
  43a360:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a364:	add	x0, x0, #0xc28
  43a368:	ret
  43a36c:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a370:	add	x0, x0, #0xc10
  43a374:	ret
  43a378:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a37c:	add	x0, x0, #0xc00
  43a380:	ret
  43a384:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a388:	add	x0, x0, #0xbe8
  43a38c:	ret
  43a390:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a394:	add	x0, x0, #0xbd0
  43a398:	ret
  43a39c:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a3a0:	add	x0, x0, #0xbb8
  43a3a4:	ret
  43a3a8:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a3ac:	add	x0, x0, #0xba0
  43a3b0:	ret
  43a3b4:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a3b8:	add	x0, x0, #0xb90
  43a3bc:	ret
  43a3c0:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a3c4:	add	x0, x0, #0xb78
  43a3c8:	ret
  43a3cc:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a3d0:	add	x0, x0, #0xb68
  43a3d4:	ret
  43a3d8:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a3dc:	add	x0, x0, #0xb58
  43a3e0:	ret
  43a3e4:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a3e8:	add	x0, x0, #0xb40
  43a3ec:	ret
  43a3f0:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a3f4:	add	x0, x0, #0xb30
  43a3f8:	ret
  43a3fc:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a400:	add	x0, x0, #0xb20
  43a404:	ret
  43a408:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a40c:	add	x0, x0, #0xe48
  43a410:	ret
  43a414:	nop
  43a418:	cmp	w0, #0xc0
  43a41c:	b.ls	43a428 <warn@@Base+0x3890>  // b.plast
  43a420:	mov	x0, #0x0                   	// #0
  43a424:	ret
  43a428:	adrp	x1, 44d000 <warn@@Base+0x16468>
  43a42c:	add	x1, x1, #0xa8c
  43a430:	ldrb	w0, [x1, w0, uxtw]
  43a434:	adr	x1, 43a440 <warn@@Base+0x38a8>
  43a438:	add	x0, x1, w0, sxtb #2
  43a43c:	br	x0
  43a440:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a444:	add	x0, x0, #0xe70
  43a448:	ret
  43a44c:	adrp	x0, 44d000 <warn@@Base+0x16468>
  43a450:	add	x0, x0, #0xb0
  43a454:	ret
  43a458:	adrp	x0, 44d000 <warn@@Base+0x16468>
  43a45c:	add	x0, x0, #0x110
  43a460:	ret
  43a464:	adrp	x0, 44d000 <warn@@Base+0x16468>
  43a468:	add	x0, x0, #0xf8
  43a46c:	ret
  43a470:	adrp	x0, 44d000 <warn@@Base+0x16468>
  43a474:	add	x0, x0, #0xe0
  43a478:	ret
  43a47c:	adrp	x0, 44d000 <warn@@Base+0x16468>
  43a480:	add	x0, x0, #0xc0
  43a484:	ret
  43a488:	adrp	x0, 44d000 <warn@@Base+0x16468>
  43a48c:	add	x0, x0, #0xa0
  43a490:	ret
  43a494:	adrp	x0, 44d000 <warn@@Base+0x16468>
  43a498:	add	x0, x0, #0x88
  43a49c:	ret
  43a4a0:	adrp	x0, 44d000 <warn@@Base+0x16468>
  43a4a4:	add	x0, x0, #0x70
  43a4a8:	ret
  43a4ac:	adrp	x0, 44d000 <warn@@Base+0x16468>
  43a4b0:	add	x0, x0, #0x58
  43a4b4:	ret
  43a4b8:	adrp	x0, 44d000 <warn@@Base+0x16468>
  43a4bc:	add	x0, x0, #0x38
  43a4c0:	ret
  43a4c4:	adrp	x0, 44d000 <warn@@Base+0x16468>
  43a4c8:	add	x0, x0, #0x20
  43a4cc:	ret
  43a4d0:	adrp	x0, 44d000 <warn@@Base+0x16468>
  43a4d4:	add	x0, x0, #0x0
  43a4d8:	ret
  43a4dc:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a4e0:	add	x0, x0, #0xfe8
  43a4e4:	ret
  43a4e8:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a4ec:	add	x0, x0, #0xfc8
  43a4f0:	ret
  43a4f4:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a4f8:	add	x0, x0, #0xfb0
  43a4fc:	ret
  43a500:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a504:	add	x0, x0, #0xf98
  43a508:	ret
  43a50c:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a510:	add	x0, x0, #0xf88
  43a514:	ret
  43a518:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a51c:	add	x0, x0, #0xf70
  43a520:	ret
  43a524:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a528:	add	x0, x0, #0xf58
  43a52c:	ret
  43a530:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a534:	add	x0, x0, #0xf48
  43a538:	ret
  43a53c:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a540:	add	x0, x0, #0xf30
  43a544:	ret
  43a548:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a54c:	add	x0, x0, #0xf18
  43a550:	ret
  43a554:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a558:	add	x0, x0, #0xf00
  43a55c:	ret
  43a560:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a564:	add	x0, x0, #0xee8
  43a568:	ret
  43a56c:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a570:	add	x0, x0, #0xed0
  43a574:	ret
  43a578:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a57c:	add	x0, x0, #0xeb8
  43a580:	ret
  43a584:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a588:	add	x0, x0, #0xea0
  43a58c:	ret
  43a590:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a594:	add	x0, x0, #0xe90
  43a598:	ret
  43a59c:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a5a0:	add	x0, x0, #0xe80
  43a5a4:	ret
  43a5a8:	adrp	x0, 44c000 <warn@@Base+0x15468>
  43a5ac:	add	x0, x0, #0xe58
  43a5b0:	ret
  43a5b4:	adrp	x0, 44d000 <warn@@Base+0x16468>
  43a5b8:	add	x0, x0, #0x138
  43a5bc:	ret
  43a5c0:	cmp	w0, #0x5
  43a5c4:	b.eq	43a660 <warn@@Base+0x3ac8>  // b.none
  43a5c8:	b.hi	43a604 <warn@@Base+0x3a6c>  // b.pmore
  43a5cc:	cmp	w0, #0x3
  43a5d0:	b.eq	43a654 <warn@@Base+0x3abc>  // b.none
  43a5d4:	cmp	w0, #0x4
  43a5d8:	b.ne	43a5e8 <warn@@Base+0x3a50>  // b.any
  43a5dc:	adrp	x0, 44d000 <warn@@Base+0x16468>
  43a5e0:	add	x0, x0, #0x1d0
  43a5e4:	ret
  43a5e8:	cmp	w0, #0x1
  43a5ec:	b.eq	43a63c <warn@@Base+0x3aa4>  // b.none
  43a5f0:	cmp	w0, #0x2
  43a5f4:	b.ne	43a66c <warn@@Base+0x3ad4>  // b.any
  43a5f8:	adrp	x0, 44d000 <warn@@Base+0x16468>
  43a5fc:	add	x0, x0, #0x1b8
  43a600:	ret
  43a604:	mov	w1, #0x2001                	// #8193
  43a608:	cmp	w0, w1
  43a60c:	b.eq	43a648 <warn@@Base+0x3ab0>  // b.none
  43a610:	mov	w1, #0x3fff                	// #16383
  43a614:	cmp	w0, w1
  43a618:	b.ne	43a628 <warn@@Base+0x3a90>  // b.any
  43a61c:	adrp	x0, 44d000 <warn@@Base+0x16468>
  43a620:	add	x0, x0, #0x1a8
  43a624:	ret
  43a628:	cmp	w0, #0x2, lsl #12
  43a62c:	b.ne	43a66c <warn@@Base+0x3ad4>  // b.any
  43a630:	adrp	x0, 44d000 <warn@@Base+0x16468>
  43a634:	add	x0, x0, #0x1e0
  43a638:	ret
  43a63c:	adrp	x0, 44d000 <warn@@Base+0x16468>
  43a640:	add	x0, x0, #0x148
  43a644:	ret
  43a648:	adrp	x0, 44d000 <warn@@Base+0x16468>
  43a64c:	add	x0, x0, #0x190
  43a650:	ret
  43a654:	adrp	x0, 44d000 <warn@@Base+0x16468>
  43a658:	add	x0, x0, #0x178
  43a65c:	ret
  43a660:	adrp	x0, 44d000 <warn@@Base+0x16468>
  43a664:	add	x0, x0, #0x160
  43a668:	ret
  43a66c:	mov	x0, #0x0                   	// #0
  43a670:	ret
  43a674:	nop
  43a678:	stp	x29, x30, [sp, #-64]!
  43a67c:	mov	x29, sp
  43a680:	stp	x21, x22, [sp, #32]
  43a684:	adrp	x21, 46a000 <_bfd_std_section+0x3120>
  43a688:	stp	x19, x20, [sp, #16]
  43a68c:	ldr	x19, [x21, #584]
  43a690:	cbz	x19, 43a6a8 <warn@@Base+0x3b10>
  43a694:	mov	x0, x19
  43a698:	ldp	x19, x20, [sp, #16]
  43a69c:	ldp	x21, x22, [sp, #32]
  43a6a0:	ldp	x29, x30, [sp], #64
  43a6a4:	ret
  43a6a8:	adrp	x0, 44d000 <warn@@Base+0x16468>
  43a6ac:	add	x0, x0, #0xb58
  43a6b0:	str	x23, [sp, #48]
  43a6b4:	bl	4037f0 <getenv@plt>
  43a6b8:	mov	x20, x0
  43a6bc:	cbz	x0, 43a734 <warn@@Base+0x3b9c>
  43a6c0:	mov	w1, #0x7                   	// #7
  43a6c4:	bl	403420 <access@plt>
  43a6c8:	cbnz	w0, 43a734 <warn@@Base+0x3b9c>
  43a6cc:	adrp	x0, 44d000 <warn@@Base+0x16468>
  43a6d0:	add	x0, x0, #0xb60
  43a6d4:	bl	4037f0 <getenv@plt>
  43a6d8:	adrp	x0, 44d000 <warn@@Base+0x16468>
  43a6dc:	add	x0, x0, #0xb68
  43a6e0:	bl	4037f0 <getenv@plt>
  43a6e4:	mov	x0, x20
  43a6e8:	bl	402fd0 <strlen@plt>
  43a6ec:	mov	x22, x0
  43a6f0:	add	w0, w0, #0x2
  43a6f4:	add	w23, w22, #0x1
  43a6f8:	and	x22, x22, #0xffffffff
  43a6fc:	bl	4032a0 <xmalloc@plt>
  43a700:	mov	x19, x0
  43a704:	mov	x1, x20
  43a708:	bl	403620 <strcpy@plt>
  43a70c:	mov	w0, #0x2f                  	// #47
  43a710:	str	x19, [x21, #584]
  43a714:	strb	w0, [x19, x22]
  43a718:	mov	x0, x19
  43a71c:	strb	wzr, [x19, x23]
  43a720:	ldp	x19, x20, [sp, #16]
  43a724:	ldp	x21, x22, [sp, #32]
  43a728:	ldr	x23, [sp, #48]
  43a72c:	ldp	x29, x30, [sp], #64
  43a730:	ret
  43a734:	adrp	x0, 44d000 <warn@@Base+0x16468>
  43a738:	add	x0, x0, #0xb60
  43a73c:	bl	4037f0 <getenv@plt>
  43a740:	mov	x20, x0
  43a744:	cbz	x0, 43a754 <warn@@Base+0x3bbc>
  43a748:	mov	w1, #0x7                   	// #7
  43a74c:	bl	403420 <access@plt>
  43a750:	cbz	w0, 43a6d8 <warn@@Base+0x3b40>
  43a754:	adrp	x0, 44d000 <warn@@Base+0x16468>
  43a758:	add	x0, x0, #0xb68
  43a75c:	bl	4037f0 <getenv@plt>
  43a760:	mov	x20, x0
  43a764:	cbz	x0, 43a774 <warn@@Base+0x3bdc>
  43a768:	mov	w1, #0x7                   	// #7
  43a76c:	bl	403420 <access@plt>
  43a770:	cbz	w0, 43a6e4 <warn@@Base+0x3b4c>
  43a774:	adrp	x20, 44d000 <warn@@Base+0x16468>
  43a778:	add	x20, x20, #0xb50
  43a77c:	mov	x0, x20
  43a780:	mov	w1, #0x7                   	// #7
  43a784:	bl	403420 <access@plt>
  43a788:	cbnz	w0, 43a79c <warn@@Base+0x3c04>
  43a78c:	mov	x22, #0x4                   	// #4
  43a790:	mov	x23, #0x5                   	// #5
  43a794:	mov	x0, #0x6                   	// #6
  43a798:	b	43a6fc <warn@@Base+0x3b64>
  43a79c:	adrp	x20, 44d000 <warn@@Base+0x16468>
  43a7a0:	add	x20, x20, #0xba8
  43a7a4:	add	x19, x20, #0x10
  43a7a8:	mov	w1, #0x7                   	// #7
  43a7ac:	mov	x0, x19
  43a7b0:	bl	403420 <access@plt>
  43a7b4:	cbnz	w0, 43a7cc <warn@@Base+0x3c34>
  43a7b8:	mov	x20, x19
  43a7bc:	mov	x22, #0x8                   	// #8
  43a7c0:	mov	x23, #0x9                   	// #9
  43a7c4:	mov	x0, #0xa                   	// #10
  43a7c8:	b	43a6fc <warn@@Base+0x3b64>
  43a7cc:	mov	x0, x20
  43a7d0:	mov	w1, #0x7                   	// #7
  43a7d4:	bl	403420 <access@plt>
  43a7d8:	cbnz	w0, 43a7ec <warn@@Base+0x3c54>
  43a7dc:	mov	x22, #0x8                   	// #8
  43a7e0:	mov	x23, #0x9                   	// #9
  43a7e4:	mov	x0, #0xa                   	// #10
  43a7e8:	b	43a6fc <warn@@Base+0x3b64>
  43a7ec:	add	x20, x20, #0x20
  43a7f0:	mov	w1, #0x7                   	// #7
  43a7f4:	mov	x0, x20
  43a7f8:	bl	403420 <access@plt>
  43a7fc:	cbz	w0, 43a78c <warn@@Base+0x3bf4>
  43a800:	adrp	x0, 43c000 <warn@@Base+0x5468>
  43a804:	mov	x22, #0x1                   	// #1
  43a808:	add	x20, x0, #0x960
  43a80c:	mov	x23, #0x2                   	// #2
  43a810:	mov	x0, #0x3                   	// #3
  43a814:	b	43a6fc <warn@@Base+0x3b64>
  43a818:	stp	x29, x30, [sp, #-80]!
  43a81c:	mov	x29, sp
  43a820:	stp	x19, x20, [sp, #16]
  43a824:	stp	x21, x22, [sp, #32]
  43a828:	mov	x22, x0
  43a82c:	mov	x21, x1
  43a830:	stp	x23, x24, [sp, #48]
  43a834:	str	x25, [sp, #64]
  43a838:	bl	43a678 <warn@@Base+0x3ae0>
  43a83c:	mov	x23, x0
  43a840:	cbz	x22, 43a904 <warn@@Base+0x3d6c>
  43a844:	mov	x0, x22
  43a848:	bl	402fd0 <strlen@plt>
  43a84c:	sxtw	x24, w0
  43a850:	add	x20, x24, #0x7
  43a854:	cbz	x21, 43a918 <warn@@Base+0x3d80>
  43a858:	mov	x0, x21
  43a85c:	bl	402fd0 <strlen@plt>
  43a860:	mov	w25, w0
  43a864:	sxtw	x19, w0
  43a868:	mov	x0, x23
  43a86c:	bl	402fd0 <strlen@plt>
  43a870:	mov	x2, x0
  43a874:	add	x0, x20, x19
  43a878:	add	x0, x0, w2, sxtw
  43a87c:	sxtw	x19, w2
  43a880:	bl	4032a0 <xmalloc@plt>
  43a884:	mov	x20, x0
  43a888:	mov	x1, x23
  43a88c:	bl	403620 <strcpy@plt>
  43a890:	mov	x1, x22
  43a894:	add	x0, x20, x19
  43a898:	bl	403620 <strcpy@plt>
  43a89c:	adrp	x3, 44d000 <warn@@Base+0x16468>
  43a8a0:	add	x3, x3, #0xb78
  43a8a4:	add	x2, x19, x24
  43a8a8:	mov	x1, x21
  43a8ac:	add	x4, x20, x2
  43a8b0:	add	x0, x2, #0x6
  43a8b4:	ldr	w5, [x3]
  43a8b8:	add	x0, x20, x0
  43a8bc:	str	w5, [x20, x2]
  43a8c0:	ldur	w2, [x3, #3]
  43a8c4:	stur	w2, [x4, #3]
  43a8c8:	bl	403620 <strcpy@plt>
  43a8cc:	mov	w1, w25
  43a8d0:	mov	x0, x20
  43a8d4:	bl	402fa0 <mkstemps@plt>
  43a8d8:	cmn	w0, #0x1
  43a8dc:	b.eq	43a92c <warn@@Base+0x3d94>  // b.none
  43a8e0:	bl	403390 <close@plt>
  43a8e4:	cbnz	w0, 43a960 <warn@@Base+0x3dc8>
  43a8e8:	mov	x0, x20
  43a8ec:	ldp	x19, x20, [sp, #16]
  43a8f0:	ldp	x21, x22, [sp, #32]
  43a8f4:	ldp	x23, x24, [sp, #48]
  43a8f8:	ldr	x25, [sp, #64]
  43a8fc:	ldp	x29, x30, [sp], #80
  43a900:	ret
  43a904:	adrp	x22, 44d000 <warn@@Base+0x16468>
  43a908:	mov	x20, #0x9                   	// #9
  43a90c:	add	x22, x22, #0xb70
  43a910:	mov	x24, #0x2                   	// #2
  43a914:	cbnz	x21, 43a858 <warn@@Base+0x3cc0>
  43a918:	adrp	x21, 442000 <warn@@Base+0xb468>
  43a91c:	mov	w25, #0x0                   	// #0
  43a920:	add	x21, x21, #0x270
  43a924:	mov	x19, #0x0                   	// #0
  43a928:	b	43a868 <warn@@Base+0x3cd0>
  43a92c:	adrp	x0, 464000 <warn@@Base+0x2d468>
  43a930:	ldr	x0, [x0, #4032]
  43a934:	ldr	x19, [x0]
  43a938:	bl	4037d0 <__errno_location@plt>
  43a93c:	ldr	w0, [x0]
  43a940:	bl	403380 <strerror@plt>
  43a944:	mov	x3, x0
  43a948:	mov	x2, x23
  43a94c:	adrp	x1, 44d000 <warn@@Base+0x16468>
  43a950:	add	x1, x1, #0xb80
  43a954:	mov	x0, x19
  43a958:	bl	403880 <fprintf@plt>
  43a95c:	bl	403400 <abort@plt>
  43a960:	bl	403400 <abort@plt>
  43a964:	nop
  43a968:	mov	x1, x0
  43a96c:	mov	x0, #0x0                   	// #0
  43a970:	b	43a818 <warn@@Base+0x3c80>
  43a974:	nop
  43a978:	stp	x29, x30, [sp, #-64]!
  43a97c:	mov	x29, sp
  43a980:	stp	x19, x20, [sp, #16]
  43a984:	adrp	x20, 464000 <warn@@Base+0x2d468>
  43a988:	add	x20, x20, #0xb80
  43a98c:	stp	x21, x22, [sp, #32]
  43a990:	adrp	x21, 464000 <warn@@Base+0x2d468>
  43a994:	add	x21, x21, #0xb78
  43a998:	sub	x20, x20, x21
  43a99c:	mov	w22, w0
  43a9a0:	stp	x23, x24, [sp, #48]
  43a9a4:	mov	x23, x1
  43a9a8:	mov	x24, x2
  43a9ac:	bl	402f30 <memcpy@plt-0x40>
  43a9b0:	cmp	xzr, x20, asr #3
  43a9b4:	b.eq	43a9e0 <warn@@Base+0x3e48>  // b.none
  43a9b8:	asr	x20, x20, #3
  43a9bc:	mov	x19, #0x0                   	// #0
  43a9c0:	ldr	x3, [x21, x19, lsl #3]
  43a9c4:	mov	x2, x24
  43a9c8:	add	x19, x19, #0x1
  43a9cc:	mov	x1, x23
  43a9d0:	mov	w0, w22
  43a9d4:	blr	x3
  43a9d8:	cmp	x20, x19
  43a9dc:	b.ne	43a9c0 <warn@@Base+0x3e28>  // b.any
  43a9e0:	ldp	x19, x20, [sp, #16]
  43a9e4:	ldp	x21, x22, [sp, #32]
  43a9e8:	ldp	x23, x24, [sp, #48]
  43a9ec:	ldp	x29, x30, [sp], #64
  43a9f0:	ret
  43a9f4:	nop
  43a9f8:	ret

Disassembly of section .fini:

000000000043a9fc <.fini>:
  43a9fc:	stp	x29, x30, [sp, #-16]!
  43aa00:	mov	x29, sp
  43aa04:	ldp	x29, x30, [sp], #16
  43aa08:	ret
