============================================================
   Tang Dynasty, V5.0.30786
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = D:/English/TD5.0/bin/td.exe
   Run by =     luowei
   Run Date =   Fri Feb 25 18:58:55 2022

   Run on =     LAPTOP-90DN52SL
============================================================
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db wave_vga_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.0.30786.
RUN-1001 : Database version number 46126.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter place:timing_factor.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:least_critical_net_perc.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:most_critical_net_perc.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:tactics.
RUN-1001 : Import flow parameters
RUN-1001 : Import ChipWatcher
RUN-1003 : finish command "import_db wave_vga_pr.db" in  1.419925s wall, 0.656250s user + 0.062500s system = 0.718750s CPU (50.6%)

RUN-1004 : used memory is 297 MB, reserved memory is 291 MB, peak memory is 332 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
HDL-1007 : analyze verilog file clk1000HZ.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
HDL-1007 : analyze verilog file clk1000HZ.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk1000HZ in clk1000HZ.v(1)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=600,DATA_DEPTH_B=600,INIT_FILE="../../../mif_coe/kk600.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_1000HZ   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk1000HZ"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 110 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk1000HZ
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 5 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1304/558 useful/useless nets, 762/267 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     clk1000/clk_div1000_reg
SYN-1015 : Optimize round 1, 780 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 3 mux instances.
SYN-1020 : Optimized 6 distributor mux.
SYN-1016 : Merged 30 instances.
SYN-1015 : Optimize round 1, 154 better
SYN-1014 : Optimize round 2
SYN-1032 : 688/15 useful/useless nets, 401/18 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 145 better
SYN-1014 : Optimize round 3
SYN-1032 : 448/120 useful/useless nets, 269/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        51
  #input                   19
  #output                  32
  #inout                    0

Gate Statistics
#Basic gates              307
  #and                     37
  #nand                     0
  #or                      20
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     22
  #bufif1                   0
  #MX21                   101
  #FADD                     0
  #DFF                    127
  #LATCH                    0
#MACRO_ADD                 60
#MACRO_EQ                  34
#MACRO_MUX                144

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |180    |127    |99     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |168    |24     |71     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 51 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2595 : bram inst: u_wave_ram/inst is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\kk600.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 42 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 2 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 433 instances.
SYN-2501 : Optimize round 1, 876 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 42 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 18 instances.
SYN-1032 : 899/58 useful/useless nets, 797/0 useful/useless insts
SYN-1032 : 1905/9 useful/useless nets, 1549/9 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 55 (3.05), #lev = 4 (3.51)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 55 (3.05), #lev = 3 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 96 instances into 56 LUTs, name keeping = 78%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 761.75 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 761.81 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 91 (3.60), #lev = 5 (2.45)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 92 (3.58), #lev = 5 (2.36)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 761.87 sec
SYN-3001 : Mapper mapped 369 instances into 92 LUTs, name keeping = 50%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        51
  #input                   19
  #output                  32
  #inout                    0

LUT Statistics
#Total_luts               955
  #lut4                   213
  #lut5                    57
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             685

Utilization Statistics
#lut                      955   out of  19600    4.87%
#reg                      127   out of  19600    0.65%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       51   out of    188   27.13%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |270    |685    |127    |5      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |92     |395    |24     |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1486/0 useful/useless nets, 1152/2 useful/useless insts
SYN-1015 : Optimize round 1, 2 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 43 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 22 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 350 adder to BLE ...
SYN-4008 : Packed 350 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.954754s wall, 1.625000s user + 0.031250s system = 1.656250s CPU (84.7%)

RUN-1004 : used memory is 299 MB, reserved memory is 284 MB, peak memory is 332 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher DAC_data.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 1 view nodes, 10 trigger nets, 10 data nets.
KIT-1004 : Chipwatcher code = 0010011001010000
GUI-1001 : Import DAC_data.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/English/TD5.0/cw/ -file ./wave_vga_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./wave_vga_watcherInst.v
HDL-1007 : analyze verilog file D:/English/TD5.0/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/English/TD5.0/cw\cwc_top.v
HDL-1007 : analyze verilog file D:/English/TD5.0/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/English/TD5.0/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/English/TD5.0/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/English/TD5.0/cw\register.v
HDL-1007 : analyze verilog file D:/English/TD5.0/cw\tap.v
HDL-1007 : analyze verilog file D:/English/TD5.0/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./wave_vga_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=682,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=10,BUS1_WIDTH=10) in D:/English/TD5.0/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in D:/English/TD5.0/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in D:/English/TD5.0/cw\register.v(7)
HDL-1007 : elaborate module tap in D:/English/TD5.0/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=10,BUS1_WIDTH=10,STOP_LEN=682) in D:/English/TD5.0/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=10) in D:/English/TD5.0/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=682) in D:/English/TD5.0/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=682,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=10,BUS1_WIDTH=10)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=10,BUS1_WIDTH=10,STOP_LEN=682)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=10)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=682)"
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=682,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=10,BUS1_WIDTH=10)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=10,BUS1_WIDTH=10,STOP_LEN=682)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=10)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=682)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1555/139 useful/useless nets, 1253/124 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 481 better
SYN-1014 : Optimize round 2
SYN-1032 : 1407/3 useful/useless nets, 1105/3 useful/useless insts
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1497/1 useful/useless nets, 1197/0 useful/useless insts
SYN-1016 : Merged 10 instances.
SYN-2501 : Optimize round 1, 11 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1016 : Merged 6 instances.
SYN-1032 : 1643/6 useful/useless nets, 1343/3 useful/useless insts
SYN-1032 : 1634/9 useful/useless nets, 1334/9 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 105 (4.10), #lev = 4 (2.55)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 105 (4.10), #lev = 4 (2.53)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 202 instances into 105 LUTs, name keeping = 70%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 223 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.382583s wall, 1.250000s user + 0.046875s system = 1.296875s CPU (93.8%)

RUN-1004 : used memory is 327 MB, reserved memory is 314 MB, peak memory is 332 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net jtck driven by BUFG (141 clock/control pins, 0 other pins).
SYN-4016 : Net clk_lcd driven by BUFG (48 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 96 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 1140 instances
RUN-1001 : 363 luts, 339 seqs, 299 mslices, 72 lslices, 51 pads, 7 brams, 0 dsps
RUN-1001 : There are total 1440 nets
RUN-1001 : 1056 nets have 2 pins
RUN-1001 : 279 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1138 instances, 363 luts, 339 seqs, 371 slices, 62 macros(371 instances: 299 mslices 72 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 345522
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1138.
PHY-3001 : End clustering;  0.000029s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 235975, overlap = 15.75
PHY-3002 : Step(2): len = 213128, overlap = 13.5
PHY-3002 : Step(3): len = 141385, overlap = 11.25
PHY-3002 : Step(4): len = 123099, overlap = 13.5
PHY-3002 : Step(5): len = 100644, overlap = 11.25
PHY-3002 : Step(6): len = 81899, overlap = 11.25
PHY-3002 : Step(7): len = 73758.8, overlap = 15.75
PHY-3002 : Step(8): len = 65223, overlap = 13.5
PHY-3002 : Step(9): len = 59884.2, overlap = 15.75
PHY-3002 : Step(10): len = 55744.2, overlap = 13.5
PHY-3002 : Step(11): len = 51897.5, overlap = 13.5
PHY-3002 : Step(12): len = 49123.2, overlap = 16
PHY-3002 : Step(13): len = 46695.9, overlap = 20.5
PHY-3002 : Step(14): len = 43497.6, overlap = 20.25
PHY-3002 : Step(15): len = 40045.6, overlap = 23.6875
PHY-3002 : Step(16): len = 39716.7, overlap = 24.3125
PHY-3002 : Step(17): len = 36516.1, overlap = 27.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.97429e-05
PHY-3002 : Step(18): len = 36543.5, overlap = 22.5625
PHY-3002 : Step(19): len = 36728.1, overlap = 21.9375
PHY-3002 : Step(20): len = 36167.2, overlap = 20
PHY-3002 : Step(21): len = 36036.6, overlap = 20.375
PHY-3002 : Step(22): len = 35552.9, overlap = 21.4375
PHY-3002 : Step(23): len = 35306.9, overlap = 21.375
PHY-3002 : Step(24): len = 34291.3, overlap = 19.375
PHY-3002 : Step(25): len = 33604.8, overlap = 16.75
PHY-3002 : Step(26): len = 33603.7, overlap = 21.1875
PHY-3002 : Step(27): len = 33365.8, overlap = 24
PHY-3002 : Step(28): len = 32960.5, overlap = 22.5625
PHY-3002 : Step(29): len = 32204.1, overlap = 27.125
PHY-3002 : Step(30): len = 32098.7, overlap = 29.25
PHY-3002 : Step(31): len = 31703.8, overlap = 28.5625
PHY-3002 : Step(32): len = 31702.8, overlap = 33.9688
PHY-3002 : Step(33): len = 31432.7, overlap = 37.8438
PHY-3002 : Step(34): len = 31072.5, overlap = 39.0313
PHY-3002 : Step(35): len = 30690.1, overlap = 38.9375
PHY-3002 : Step(36): len = 30699.8, overlap = 44.125
PHY-3002 : Step(37): len = 30637.1, overlap = 44.9375
PHY-3002 : Step(38): len = 30157.7, overlap = 42.5313
PHY-3002 : Step(39): len = 29993.7, overlap = 44.5625
PHY-3002 : Step(40): len = 29931.8, overlap = 46.5938
PHY-3002 : Step(41): len = 29773.4, overlap = 40.4688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.94858e-05
PHY-3002 : Step(42): len = 29740.5, overlap = 42.625
PHY-3002 : Step(43): len = 29744.2, overlap = 42.7188
PHY-3002 : Step(44): len = 29734.3, overlap = 42.2813
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000118972
PHY-3002 : Step(45): len = 29577.7, overlap = 40.6563
PHY-3002 : Step(46): len = 29556.5, overlap = 41.1563
PHY-3002 : Step(47): len = 29546.7, overlap = 42.5313
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014888s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (105.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.29637e-06
PHY-3002 : Step(48): len = 30429.8, overlap = 55.125
PHY-3002 : Step(49): len = 30429.8, overlap = 55.125
PHY-3002 : Step(50): len = 29763.9, overlap = 55.75
PHY-3002 : Step(51): len = 29824, overlap = 55.75
PHY-3002 : Step(52): len = 30064.5, overlap = 56.0313
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.59273e-06
PHY-3002 : Step(53): len = 30065.8, overlap = 53.5938
PHY-3002 : Step(54): len = 30065.8, overlap = 53.5938
PHY-3002 : Step(55): len = 29832.3, overlap = 52.9063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.31855e-05
PHY-3002 : Step(56): len = 30604.9, overlap = 49.375
PHY-3002 : Step(57): len = 30604.9, overlap = 49.375
PHY-3002 : Step(58): len = 30270.9, overlap = 49.1875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.63709e-05
PHY-3002 : Step(59): len = 30636.6, overlap = 40.1875
PHY-3002 : Step(60): len = 30725.6, overlap = 40
PHY-3002 : Step(61): len = 30884.5, overlap = 37.8125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.27419e-05
PHY-3002 : Step(62): len = 30855.5, overlap = 38.3438
PHY-3002 : Step(63): len = 30855.5, overlap = 38.3438
PHY-3002 : Step(64): len = 30723.9, overlap = 36.2188
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000105484
PHY-3002 : Step(65): len = 30935.8, overlap = 28.375
PHY-3002 : Step(66): len = 30935.8, overlap = 28.375
PHY-3002 : Step(67): len = 30889.4, overlap = 28.6875
PHY-3002 : Step(68): len = 30889.4, overlap = 28.6875
PHY-3002 : Step(69): len = 30592.8, overlap = 28.2813
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.45008e-05
PHY-3002 : Step(70): len = 31000.6, overlap = 80.9688
PHY-3002 : Step(71): len = 31051.1, overlap = 79.8438
PHY-3002 : Step(72): len = 30880.3, overlap = 69.4688
PHY-3002 : Step(73): len = 31041.7, overlap = 68.875
PHY-3002 : Step(74): len = 31396.8, overlap = 63.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.90015e-05
PHY-3002 : Step(75): len = 31439.5, overlap = 57.625
PHY-3002 : Step(76): len = 31439.5, overlap = 57.625
PHY-3002 : Step(77): len = 31428.7, overlap = 54.4688
PHY-3002 : Step(78): len = 31428.7, overlap = 54.4688
PHY-3002 : Step(79): len = 31374.6, overlap = 52.1875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.8003e-05
PHY-3002 : Step(80): len = 32119.5, overlap = 48.2813
PHY-3002 : Step(81): len = 32292.6, overlap = 46.1563
PHY-3002 : Step(82): len = 32667.2, overlap = 45.9688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000116006
PHY-3002 : Step(83): len = 32541.1, overlap = 44
PHY-3002 : Step(84): len = 32541.1, overlap = 44
PHY-3002 : Step(85): len = 32490, overlap = 43.875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000232012
PHY-3002 : Step(86): len = 32801.8, overlap = 43.125
PHY-3002 : Step(87): len = 32858.5, overlap = 43
PHY-3002 : Step(88): len = 33090, overlap = 40.9375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000464024
PHY-3002 : Step(89): len = 33155.4, overlap = 40.9375
PHY-3002 : Step(90): len = 33165.6, overlap = 40.9063
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000779235
PHY-3002 : Step(91): len = 33242.5, overlap = 40.4063
PHY-3002 : Step(92): len = 33291.4, overlap = 37
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 100.81 peak overflow 3.75
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 66160, over cnt = 66(0%), over = 108, worst = 3
PHY-1002 : len = 66944, over cnt = 36(0%), over = 55, worst = 3
PHY-1002 : len = 67504, over cnt = 18(0%), over = 25, worst = 3
PHY-1002 : len = 67536, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 66656, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.062647s wall, 0.109375s user + 0.046875s system = 0.156250s CPU (249.4%)

PHY-1001 : Congestion index: top1 = 22.50, top5 = 8.13, top10 = 3.75, top15 = 2.50.
PHY-1001 : End incremental global routing;  0.132175s wall, 0.156250s user + 0.078125s system = 0.234375s CPU (177.3%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 5243, tnet num: 1438, tinst num: 1138, tnode num: 6460, tedge num: 8486.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.316821s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (93.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.519189s wall, 0.515625s user + 0.078125s system = 0.593750s CPU (114.4%)

OPT-1001 : End physical optimization;  0.534411s wall, 0.531250s user + 0.078125s system = 0.609375s CPU (114.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 363 LUT to BLE ...
SYN-4008 : Packed 363 LUT and 178 SEQ to BLE.
SYN-4003 : Packing 161 remaining SEQ's ...
SYN-4005 : Packed 60 SEQ with LUT/SLICE
SYN-4006 : 139 single LUT's are left
SYN-4006 : 101 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 464/902 primitive instances ...
PHY-3001 : End packing;  0.069159s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (113.0%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 689 instances
RUN-1001 : 311 mslices, 311 lslices, 51 pads, 7 brams, 0 dsps
RUN-1001 : There are total 1292 nets
RUN-1001 : 908 nets have 2 pins
RUN-1001 : 279 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 29 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 687 instances, 622 slices, 62 macros(371 instances: 299 mslices 72 lslices)
PHY-3001 : Cell area utilization is 8%
PHY-3001 : After packing: Len = 36088.6, Over = 46.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.19886e-05
PHY-3002 : Step(93): len = 35396.2, overlap = 49.5
PHY-3002 : Step(94): len = 35481.9, overlap = 49.5
PHY-3002 : Step(95): len = 34719.6, overlap = 52.75
PHY-3002 : Step(96): len = 34669, overlap = 52.75
PHY-3002 : Step(97): len = 34092.6, overlap = 56.5
PHY-3002 : Step(98): len = 33790.5, overlap = 58
PHY-3002 : Step(99): len = 33228.4, overlap = 56
PHY-3002 : Step(100): len = 33228.4, overlap = 56
PHY-3002 : Step(101): len = 33165.5, overlap = 56
PHY-3002 : Step(102): len = 33165.5, overlap = 56
PHY-3002 : Step(103): len = 33079.7, overlap = 55.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.39772e-05
PHY-3002 : Step(104): len = 33974.3, overlap = 51
PHY-3002 : Step(105): len = 33974.3, overlap = 51
PHY-3002 : Step(106): len = 33794.6, overlap = 51.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.79544e-05
PHY-3002 : Step(107): len = 35177.4, overlap = 41.75
PHY-3002 : Step(108): len = 35417.4, overlap = 42.5
PHY-3002 : Step(109): len = 35860.2, overlap = 40.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.087644s wall, 0.093750s user + 0.046875s system = 0.140625s CPU (160.5%)

PHY-3001 : Trial Legalized: Len = 45798
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000913924
PHY-3002 : Step(110): len = 42489.7, overlap = 4.75
PHY-3002 : Step(111): len = 41425.1, overlap = 9.5
PHY-3002 : Step(112): len = 41043.5, overlap = 11.25
PHY-3002 : Step(113): len = 40757.3, overlap = 10.75
PHY-3002 : Step(114): len = 40187.1, overlap = 14
PHY-3002 : Step(115): len = 40070.8, overlap = 15.5
PHY-3002 : Step(116): len = 39751.9, overlap = 16.25
PHY-3002 : Step(117): len = 39606.3, overlap = 15.25
PHY-3002 : Step(118): len = 39415.8, overlap = 15.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006410s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 43044.2, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.004764s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (328.0%)

PHY-3001 : 6 instances has been re-located, deltaX = 0, deltaY = 6, maxDist = 1.
PHY-3001 : Final: Len = 43182.2, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 97048, over cnt = 20(0%), over = 24, worst = 2
PHY-1002 : len = 97320, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 96888, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.056015s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (111.6%)

PHY-1001 : Congestion index: top1 = 25.00, top5 = 13.13, top10 = 6.25, top15 = 3.75.
PHY-1001 : End incremental global routing;  0.146975s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (106.3%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 4553, tnet num: 1290, tinst num: 687, tnode num: 5406, tedge num: 7624.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.317443s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (103.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.549441s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (102.4%)

OPT-1001 : End physical optimization;  0.561284s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (103.0%)

RUN-1003 : finish command "place" in  4.292121s wall, 6.437500s user + 1.671875s system = 8.109375s CPU (188.9%)

RUN-1004 : used memory is 345 MB, reserved memory is 331 MB, peak memory is 360 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        51
  #input                   19
  #output                  32
  #inout                    0

Utilization Statistics
#lut                     1105   out of  19600    5.64%
#reg                      348   out of  19600    1.78%
#le                      1206
  #lut only               858   out of   1206   71.14%
  #reg only               101   out of   1206    8.37%
  #lut&reg                247   out of   1206   20.48%
#dsp                        0   out of     29    0.00%
#bram                       7   out of     64   10.94%
  #bram9k                   6
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       51   out of    188   27.13%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   clk_1000HZ      OUTPUT        F16        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |1206  |734    |371    |348    |7      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 689 instances
RUN-1001 : 311 mslices, 311 lslices, 51 pads, 7 brams, 0 dsps
RUN-1001 : There are total 1292 nets
RUN-1001 : 908 nets have 2 pins
RUN-1001 : 279 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 29 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 97048, over cnt = 20(0%), over = 24, worst = 2
PHY-1002 : len = 97320, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 97368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.056780s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (302.7%)

PHY-1001 : Congestion index: top1 = 25.00, top5 = 13.75, top10 = 6.25, top15 = 3.13.
PHY-1001 : End global routing;  0.146499s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (181.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 21912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.308171s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (96.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 21912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000022s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 71% nets.
PHY-1002 : len = 142256, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End Routed; 1.337042s wall, 1.718750s user + 0.015625s system = 1.734375s CPU (129.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 142072, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.015277s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (102.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 142072, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.012538s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (124.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 142088, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 142088
PHY-1001 : End DR Iter 3; 0.009298s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (168.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  6.813987s wall, 6.906250s user + 0.234375s system = 7.140625s CPU (104.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  7.190318s wall, 7.328125s user + 0.234375s system = 7.562500s CPU (105.2%)

RUN-1004 : used memory is 444 MB, reserved memory is 436 MB, peak memory is 854 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        51
  #input                   19
  #output                  32
  #inout                    0

Utilization Statistics
#lut                     1105   out of  19600    5.64%
#reg                      348   out of  19600    1.78%
#le                      1206
  #lut only               858   out of   1206   71.14%
  #reg only               101   out of   1206    8.37%
  #lut&reg                247   out of   1206   20.48%
#dsp                        0   out of     29    0.00%
#bram                       7   out of     64   10.94%
  #bram9k                   6
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       51   out of    188   27.13%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       6   out of     16   37.50%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   clk_1000HZ      OUTPUT        F16        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |1206  |734    |371    |348    |7      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       857   
    #2         2       151   
    #3         3        98   
    #4         4        29   
    #5        5-10      52   
    #6       11-50      44   
    #7       51-100     2    
  Average     2.43           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:010100000010011001010000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 689
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1292, pip num: 10076
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1272 valid insts, and 32477 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:010100000010011001010000" in  3.500073s wall, 19.000000s user + 0.015625s system = 19.015625s CPU (543.3%)

RUN-1004 : used memory is 464 MB, reserved memory is 455 MB, peak memory is 854 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1294, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.480595s wall, 1.484375s user + 0.015625s system = 1.500000s CPU (101.3%)

RUN-1004 : used memory is 587 MB, reserved memory is 577 MB, peak memory is 854 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.511181s wall, 0.750000s user + 0.234375s system = 0.984375s CPU (13.1%)

RUN-1004 : used memory is 615 MB, reserved memory is 607 MB, peak memory is 854 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.360555s wall, 2.343750s user + 0.296875s system = 2.640625s CPU (28.2%)

RUN-1004 : used memory is 477 MB, reserved memory is 467 MB, peak memory is 854 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1294, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.338294s wall, 1.265625s user + 0.062500s system = 1.328125s CPU (99.2%)

RUN-1004 : used memory is 576 MB, reserved memory is 578 MB, peak memory is 854 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.448157s wall, 0.578125s user + 0.312500s system = 0.890625s CPU (12.0%)

RUN-1004 : used memory is 605 MB, reserved memory is 608 MB, peak memory is 854 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.173388s wall, 1.984375s user + 0.421875s system = 2.406250s CPU (26.2%)

RUN-1004 : used memory is 466 MB, reserved memory is 459 MB, peak memory is 854 MB
GUI-1001 : Download success!
