

================================================================
== Vivado HLS Report for 'hier_func'
================================================================
* Date:           Mon Nov 18 16:03:55 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        tancoeff
* Solution:       tancoeff
* Product family: virtexuplus
* Target device:  xcvu9p-fsgd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     2.433|        0.90|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+----------+
    |   Latency   |   Interval  | Pipeline |
    |  min |  max |  min |  max |   Type   |
    +------+------+------+------+----------+
    |  4127|  4127|  4100|  4100| dataflow |
    +------+------+------+------+----------+

    + Detail: 
        * Instance: 
        +--------------------+---------+------+------+------+------+---------+
        |                    |         |   Latency   |   Interval  | Pipeline|
        |      Instance      |  Module |  min |  max |  min |  max |   Type  |
        +--------------------+---------+------+------+------+------+---------+
        |grp_tancalc_fu_158  |tancalc  |   757|   757|   757|   757|   none  |
        |grp_fifo_fu_181     |fifo     |  4099|  4099|  4099|  4099|   none  |
        +--------------------+---------+------+------+------+------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 5, States = { 1 2 3 4 5 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 6 [1/1] (1.00ns)   --->   "%tancalc_input_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %tancalc_input_V)"   --->   Operation 6 'read' 'tancalc_input_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%stream_array_line_0_V_V = alloca i10, align 2" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 7 'alloca' 'stream_array_line_0_V_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%stream_array_line_1_V_V = alloca i10, align 2" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 8 'alloca' 'stream_array_line_1_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 16> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%stream_array_line_2_V_V = alloca i10, align 2" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 9 'alloca' 'stream_array_line_2_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 16> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%stream_array_line_3_V_V = alloca i10, align 2" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 10 'alloca' 'stream_array_line_3_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 16> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%stream_array_line_4_V_V = alloca i10, align 2" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 11 'alloca' 'stream_array_line_4_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 16> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%stream_array_line_5_V_V = alloca i10, align 2" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 12 'alloca' 'stream_array_line_5_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 16> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%stream_array_line_6_V_V = alloca i10, align 2" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 13 'alloca' 'stream_array_line_6_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 16> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%stream_array_line_7_V_V = alloca i10, align 2" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 14 'alloca' 'stream_array_line_7_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 16> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%stream_array_line_8_V_V = alloca i10, align 2" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 15 'alloca' 'stream_array_line_8_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 16> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%stream_array_line_9_V_V = alloca i10, align 2" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 16 'alloca' 'stream_array_line_9_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 16> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%stream_array_line_10_V_V = alloca i10, align 2" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 17 'alloca' 'stream_array_line_10_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 16> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%stream_array_line_11_V_V = alloca i10, align 2" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 18 'alloca' 'stream_array_line_11_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 16> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%stream_array_line_12_V_V = alloca i10, align 2" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 19 'alloca' 'stream_array_line_12_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 16> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%stream_array_line_13_V_V = alloca i10, align 2" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 20 'alloca' 'stream_array_line_13_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 16> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%stream_array_line_14_V_V = alloca i10, align 2" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 21 'alloca' 'stream_array_line_14_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 16> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%stream_array_line_15_V_V = alloca i10, align 2" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 22 'alloca' 'stream_array_line_15_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 16> <FIFO>
ST_1 : Operation 23 [2/2] (0.00ns)   --->   "call fastcc void @tancalc(i16* %gmem0, i64 %tancalc_input_V_read, i10* %stream_array_line_1_V_V, i10* %stream_array_line_2_V_V, i10* %stream_array_line_3_V_V, i10* %stream_array_line_4_V_V, i10* %stream_array_line_5_V_V, i10* %stream_array_line_6_V_V, i10* %stream_array_line_7_V_V, i10* %stream_array_line_8_V_V, i10* %stream_array_line_9_V_V, i10* %stream_array_line_10_V_V, i10* %stream_array_line_11_V_V, i10* %stream_array_line_12_V_V, i10* %stream_array_line_13_V_V, i10* %stream_array_line_14_V_V, i10* %stream_array_line_15_V_V)" [tancoeff/tancoeff/hier_func.cpp:13]   --->   Operation 23 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (0.00ns)   --->   "call fastcc void @tancalc(i16* %gmem0, i64 %tancalc_input_V_read, i10* %stream_array_line_1_V_V, i10* %stream_array_line_2_V_V, i10* %stream_array_line_3_V_V, i10* %stream_array_line_4_V_V, i10* %stream_array_line_5_V_V, i10* %stream_array_line_6_V_V, i10* %stream_array_line_7_V_V, i10* %stream_array_line_8_V_V, i10* %stream_array_line_9_V_V, i10* %stream_array_line_10_V_V, i10* %stream_array_line_11_V_V, i10* %stream_array_line_12_V_V, i10* %stream_array_line_13_V_V, i10* %stream_array_line_14_V_V, i10* %stream_array_line_15_V_V)" [tancoeff/tancoeff/hier_func.cpp:13]   --->   Operation 24 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.90>
ST_3 : Operation 25 [2/2] (0.90ns)   --->   "call fastcc void @fifo(i10* %stream_array_line_0_V_V, i10* %stream_array_line_1_V_V, i10* %stream_array_line_2_V_V, i10* %stream_array_line_3_V_V, i10* %stream_array_line_4_V_V, i10* %stream_array_line_5_V_V, i10* %stream_array_line_6_V_V, i10* %stream_array_line_7_V_V, i10* %stream_array_line_8_V_V, i10* %stream_array_line_9_V_V, i10* %stream_array_line_10_V_V, i10* %stream_array_line_11_V_V, i10* %stream_array_line_12_V_V, i10* %stream_array_line_13_V_V, i10* %stream_array_line_14_V_V, i10* %stream_array_line_15_V_V, i16* %fifo_output_V_V)" [tancoeff/tancoeff/hier_func.cpp:14]   --->   Operation 25 'call' <Predicate = true> <Delay = 0.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 26 [1/2] (0.00ns)   --->   "call fastcc void @fifo(i10* %stream_array_line_0_V_V, i10* %stream_array_line_1_V_V, i10* %stream_array_line_2_V_V, i10* %stream_array_line_3_V_V, i10* %stream_array_line_4_V_V, i10* %stream_array_line_5_V_V, i10* %stream_array_line_6_V_V, i10* %stream_array_line_7_V_V, i10* %stream_array_line_8_V_V, i10* %stream_array_line_9_V_V, i10* %stream_array_line_10_V_V, i10* %stream_array_line_11_V_V, i10* %stream_array_line_12_V_V, i10* %stream_array_line_13_V_V, i10* %stream_array_line_14_V_V, i10* %stream_array_line_15_V_V, i16* %fifo_output_V_V)" [tancoeff/tancoeff/hier_func.cpp:14]   --->   Operation 26 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %gmem0), !map !135"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str110) nounwind" [tancoeff/tancoeff/hier_func.cpp:9]   --->   Operation 28 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %fifo_output_V_V), !map !141"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @hier_func_str) nounwind"   --->   Operation 30 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @stream_array_OC_line_LF_1_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i10* %stream_array_line_1_V_V, i10* %stream_array_line_1_V_V)"   --->   Operation 31 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %stream_array_line_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @stream_array_OC_line_LF_2_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i10* %stream_array_line_2_V_V, i10* %stream_array_line_2_V_V)"   --->   Operation 33 'specchannel' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %stream_array_line_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @stream_array_OC_line_LF_3_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i10* %stream_array_line_3_V_V, i10* %stream_array_line_3_V_V)"   --->   Operation 35 'specchannel' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %stream_array_line_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @stream_array_OC_line_LF_4_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i10* %stream_array_line_4_V_V, i10* %stream_array_line_4_V_V)"   --->   Operation 37 'specchannel' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %stream_array_line_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @stream_array_OC_line_LF_5_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i10* %stream_array_line_5_V_V, i10* %stream_array_line_5_V_V)"   --->   Operation 39 'specchannel' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %stream_array_line_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @stream_array_OC_line_LF_6_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i10* %stream_array_line_6_V_V, i10* %stream_array_line_6_V_V)"   --->   Operation 41 'specchannel' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %stream_array_line_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @stream_array_OC_line_LF_7_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i10* %stream_array_line_7_V_V, i10* %stream_array_line_7_V_V)"   --->   Operation 43 'specchannel' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %stream_array_line_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @stream_array_OC_line_LF_8_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i10* %stream_array_line_8_V_V, i10* %stream_array_line_8_V_V)"   --->   Operation 45 'specchannel' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %stream_array_line_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @stream_array_OC_line_LF_9_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i10* %stream_array_line_9_V_V, i10* %stream_array_line_9_V_V)"   --->   Operation 47 'specchannel' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %stream_array_line_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_10_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i10* %stream_array_line_10_V_V, i10* %stream_array_line_10_V_V)"   --->   Operation 49 'specchannel' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %stream_array_line_10_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_11_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i10* %stream_array_line_11_V_V, i10* %stream_array_line_11_V_V)"   --->   Operation 51 'specchannel' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %stream_array_line_11_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_12_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i10* %stream_array_line_12_V_V, i10* %stream_array_line_12_V_V)"   --->   Operation 53 'specchannel' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %stream_array_line_12_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_13_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i10* %stream_array_line_13_V_V, i10* %stream_array_line_13_V_V)"   --->   Operation 55 'specchannel' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %stream_array_line_13_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_14_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i10* %stream_array_line_14_V_V, i10* %stream_array_line_14_V_V)"   --->   Operation 57 'specchannel' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %stream_array_line_14_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_15_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i10* %stream_array_line_15_V_V, i10* %stream_array_line_15_V_V)"   --->   Operation 59 'specchannel' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %stream_array_line_15_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %gmem0, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 640, [6 x i8]* @p_str211, [6 x i8]* @p_str312, [1 x i8]* @p_str110, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str110) nounwind" [tancoeff/tancoeff/hier_func.cpp:4]   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %fifo_output_V_V, [5 x i8]* @p_str413, i32 1, i32 1, [5 x i8]* @p_str514, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110, [1 x i8]* @p_str110, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110)" [tancoeff/tancoeff/hier_func.cpp:5]   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %tancalc_input_V, [10 x i8]* @p_str615, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 0, [8 x i8]* @p_str716, [1 x i8]* @p_str110, [1 x i8]* @p_str110, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110) nounwind" [tancoeff/tancoeff/hier_func.cpp:6]   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str615, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 0, [8 x i8]* @p_str716, [1 x i8]* @p_str110, [1 x i8]* @p_str110, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110) nounwind" [tancoeff/tancoeff/hier_func.cpp:7]   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "ret void" [tancoeff/tancoeff/hier_func.cpp:15]   --->   Operation 65 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ tancalc_input_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fifo_output_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tancalc_input_V_read     (read                ) [ 001000]
stream_array_line_0_V_V  (alloca              ) [ 001110]
stream_array_line_1_V_V  (alloca              ) [ 011111]
stream_array_line_2_V_V  (alloca              ) [ 011111]
stream_array_line_3_V_V  (alloca              ) [ 011111]
stream_array_line_4_V_V  (alloca              ) [ 011111]
stream_array_line_5_V_V  (alloca              ) [ 011111]
stream_array_line_6_V_V  (alloca              ) [ 011111]
stream_array_line_7_V_V  (alloca              ) [ 011111]
stream_array_line_8_V_V  (alloca              ) [ 011111]
stream_array_line_9_V_V  (alloca              ) [ 011111]
stream_array_line_10_V_V (alloca              ) [ 011111]
stream_array_line_11_V_V (alloca              ) [ 011111]
stream_array_line_12_V_V (alloca              ) [ 011111]
stream_array_line_13_V_V (alloca              ) [ 011111]
stream_array_line_14_V_V (alloca              ) [ 011111]
stream_array_line_15_V_V (alloca              ) [ 011111]
call_ln13                (call                ) [ 000000]
call_ln14                (call                ) [ 000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000]
specdataflowpipeline_ln9 (specdataflowpipeline) [ 000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000]
spectopmodule_ln0        (spectopmodule       ) [ 000000]
empty                    (specchannel         ) [ 000000]
specinterface_ln0        (specinterface       ) [ 000000]
empty_14                 (specchannel         ) [ 000000]
specinterface_ln0        (specinterface       ) [ 000000]
empty_15                 (specchannel         ) [ 000000]
specinterface_ln0        (specinterface       ) [ 000000]
empty_16                 (specchannel         ) [ 000000]
specinterface_ln0        (specinterface       ) [ 000000]
empty_17                 (specchannel         ) [ 000000]
specinterface_ln0        (specinterface       ) [ 000000]
empty_18                 (specchannel         ) [ 000000]
specinterface_ln0        (specinterface       ) [ 000000]
empty_19                 (specchannel         ) [ 000000]
specinterface_ln0        (specinterface       ) [ 000000]
empty_20                 (specchannel         ) [ 000000]
specinterface_ln0        (specinterface       ) [ 000000]
empty_21                 (specchannel         ) [ 000000]
specinterface_ln0        (specinterface       ) [ 000000]
empty_22                 (specchannel         ) [ 000000]
specinterface_ln0        (specinterface       ) [ 000000]
empty_23                 (specchannel         ) [ 000000]
specinterface_ln0        (specinterface       ) [ 000000]
empty_24                 (specchannel         ) [ 000000]
specinterface_ln0        (specinterface       ) [ 000000]
empty_25                 (specchannel         ) [ 000000]
specinterface_ln0        (specinterface       ) [ 000000]
empty_26                 (specchannel         ) [ 000000]
specinterface_ln0        (specinterface       ) [ 000000]
empty_27                 (specchannel         ) [ 000000]
specinterface_ln0        (specinterface       ) [ 000000]
specinterface_ln4        (specinterface       ) [ 000000]
specinterface_ln5        (specinterface       ) [ 000000]
specinterface_ln6        (specinterface       ) [ 000000]
specinterface_ln7        (specinterface       ) [ 000000]
ret_ln15                 (ret                 ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tancalc_input_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tancalc_input_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_output_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_output_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tancalc"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str110"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hier_func_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_array_OC_line_LF_1_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_array_OC_line_LF_2_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_array_OC_line_LF_3_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_array_OC_line_LF_4_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_array_OC_line_LF_5_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_array_OC_line_LF_6_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_array_OC_line_LF_7_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_array_OC_line_LF_8_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_array_OC_line_LF_9_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_array_OC_line_LF_10_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_array_OC_line_LF_11_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_array_OC_line_LF_12_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_array_OC_line_LF_13_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_array_OC_line_LF_14_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_array_OC_line_LF_15_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str211"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str312"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str413"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str514"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str615"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str716"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="stream_array_line_0_V_V_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stream_array_line_0_V_V/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="stream_array_line_1_V_V_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stream_array_line_1_V_V/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="stream_array_line_2_V_V_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stream_array_line_2_V_V/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="stream_array_line_3_V_V_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stream_array_line_3_V_V/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="stream_array_line_4_V_V_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stream_array_line_4_V_V/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="stream_array_line_5_V_V_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stream_array_line_5_V_V/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="stream_array_line_6_V_V_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stream_array_line_6_V_V/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="stream_array_line_7_V_V_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stream_array_line_7_V_V/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="stream_array_line_8_V_V_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stream_array_line_8_V_V/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="stream_array_line_9_V_V_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stream_array_line_9_V_V/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="stream_array_line_10_V_V_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stream_array_line_10_V_V/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="stream_array_line_11_V_V_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stream_array_line_11_V_V/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="stream_array_line_12_V_V_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stream_array_line_12_V_V/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="stream_array_line_13_V_V_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stream_array_line_13_V_V/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="stream_array_line_14_V_V_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stream_array_line_14_V_V/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="stream_array_line_15_V_V_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stream_array_line_15_V_V/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tancalc_input_V_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tancalc_input_V_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_tancalc_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="0" index="2" bw="64" slack="0"/>
<pin id="162" dir="0" index="3" bw="10" slack="0"/>
<pin id="163" dir="0" index="4" bw="10" slack="0"/>
<pin id="164" dir="0" index="5" bw="10" slack="0"/>
<pin id="165" dir="0" index="6" bw="10" slack="0"/>
<pin id="166" dir="0" index="7" bw="10" slack="0"/>
<pin id="167" dir="0" index="8" bw="10" slack="0"/>
<pin id="168" dir="0" index="9" bw="10" slack="0"/>
<pin id="169" dir="0" index="10" bw="10" slack="0"/>
<pin id="170" dir="0" index="11" bw="10" slack="0"/>
<pin id="171" dir="0" index="12" bw="10" slack="0"/>
<pin id="172" dir="0" index="13" bw="10" slack="0"/>
<pin id="173" dir="0" index="14" bw="10" slack="0"/>
<pin id="174" dir="0" index="15" bw="10" slack="0"/>
<pin id="175" dir="0" index="16" bw="10" slack="0"/>
<pin id="176" dir="0" index="17" bw="10" slack="0"/>
<pin id="177" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln13/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_fifo_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="0" slack="0"/>
<pin id="183" dir="0" index="1" bw="10" slack="2"/>
<pin id="184" dir="0" index="2" bw="10" slack="2"/>
<pin id="185" dir="0" index="3" bw="10" slack="2"/>
<pin id="186" dir="0" index="4" bw="10" slack="2"/>
<pin id="187" dir="0" index="5" bw="10" slack="2"/>
<pin id="188" dir="0" index="6" bw="10" slack="2"/>
<pin id="189" dir="0" index="7" bw="10" slack="2"/>
<pin id="190" dir="0" index="8" bw="10" slack="2"/>
<pin id="191" dir="0" index="9" bw="10" slack="2"/>
<pin id="192" dir="0" index="10" bw="10" slack="2"/>
<pin id="193" dir="0" index="11" bw="10" slack="2"/>
<pin id="194" dir="0" index="12" bw="10" slack="2"/>
<pin id="195" dir="0" index="13" bw="10" slack="2"/>
<pin id="196" dir="0" index="14" bw="10" slack="2"/>
<pin id="197" dir="0" index="15" bw="10" slack="2"/>
<pin id="198" dir="0" index="16" bw="10" slack="2"/>
<pin id="199" dir="0" index="17" bw="16" slack="0"/>
<pin id="200" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln14/3 "/>
</bind>
</comp>

<comp id="203" class="1005" name="tancalc_input_V_read_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="1"/>
<pin id="205" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tancalc_input_V_read "/>
</bind>
</comp>

<comp id="208" class="1005" name="stream_array_line_0_V_V_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="10" slack="2"/>
<pin id="210" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="stream_array_line_0_V_V "/>
</bind>
</comp>

<comp id="213" class="1005" name="stream_array_line_1_V_V_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="10" slack="0"/>
<pin id="215" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="stream_array_line_1_V_V "/>
</bind>
</comp>

<comp id="219" class="1005" name="stream_array_line_2_V_V_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="10" slack="0"/>
<pin id="221" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="stream_array_line_2_V_V "/>
</bind>
</comp>

<comp id="225" class="1005" name="stream_array_line_3_V_V_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="10" slack="0"/>
<pin id="227" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="stream_array_line_3_V_V "/>
</bind>
</comp>

<comp id="231" class="1005" name="stream_array_line_4_V_V_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="10" slack="0"/>
<pin id="233" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="stream_array_line_4_V_V "/>
</bind>
</comp>

<comp id="237" class="1005" name="stream_array_line_5_V_V_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="10" slack="0"/>
<pin id="239" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="stream_array_line_5_V_V "/>
</bind>
</comp>

<comp id="243" class="1005" name="stream_array_line_6_V_V_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="10" slack="0"/>
<pin id="245" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="stream_array_line_6_V_V "/>
</bind>
</comp>

<comp id="249" class="1005" name="stream_array_line_7_V_V_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="10" slack="0"/>
<pin id="251" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="stream_array_line_7_V_V "/>
</bind>
</comp>

<comp id="255" class="1005" name="stream_array_line_8_V_V_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="10" slack="0"/>
<pin id="257" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="stream_array_line_8_V_V "/>
</bind>
</comp>

<comp id="261" class="1005" name="stream_array_line_9_V_V_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="10" slack="0"/>
<pin id="263" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="stream_array_line_9_V_V "/>
</bind>
</comp>

<comp id="267" class="1005" name="stream_array_line_10_V_V_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="10" slack="0"/>
<pin id="269" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="stream_array_line_10_V_V "/>
</bind>
</comp>

<comp id="273" class="1005" name="stream_array_line_11_V_V_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="10" slack="0"/>
<pin id="275" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="stream_array_line_11_V_V "/>
</bind>
</comp>

<comp id="279" class="1005" name="stream_array_line_12_V_V_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="10" slack="0"/>
<pin id="281" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="stream_array_line_12_V_V "/>
</bind>
</comp>

<comp id="285" class="1005" name="stream_array_line_13_V_V_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="10" slack="0"/>
<pin id="287" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="stream_array_line_13_V_V "/>
</bind>
</comp>

<comp id="291" class="1005" name="stream_array_line_14_V_V_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="10" slack="0"/>
<pin id="293" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="stream_array_line_14_V_V "/>
</bind>
</comp>

<comp id="297" class="1005" name="stream_array_line_15_V_V_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="10" slack="0"/>
<pin id="299" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="stream_array_line_15_V_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="8" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="8" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="6" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="178"><net_src comp="10" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="179"><net_src comp="0" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="180"><net_src comp="152" pin="2"/><net_sink comp="158" pin=2"/></net>

<net id="201"><net_src comp="12" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="202"><net_src comp="4" pin="0"/><net_sink comp="181" pin=17"/></net>

<net id="206"><net_src comp="152" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="211"><net_src comp="88" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="216"><net_src comp="92" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="158" pin=3"/></net>

<net id="218"><net_src comp="213" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="222"><net_src comp="96" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="158" pin=4"/></net>

<net id="224"><net_src comp="219" pin="1"/><net_sink comp="181" pin=3"/></net>

<net id="228"><net_src comp="100" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="158" pin=5"/></net>

<net id="230"><net_src comp="225" pin="1"/><net_sink comp="181" pin=4"/></net>

<net id="234"><net_src comp="104" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="158" pin=6"/></net>

<net id="236"><net_src comp="231" pin="1"/><net_sink comp="181" pin=5"/></net>

<net id="240"><net_src comp="108" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="158" pin=7"/></net>

<net id="242"><net_src comp="237" pin="1"/><net_sink comp="181" pin=6"/></net>

<net id="246"><net_src comp="112" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="158" pin=8"/></net>

<net id="248"><net_src comp="243" pin="1"/><net_sink comp="181" pin=7"/></net>

<net id="252"><net_src comp="116" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="158" pin=9"/></net>

<net id="254"><net_src comp="249" pin="1"/><net_sink comp="181" pin=8"/></net>

<net id="258"><net_src comp="120" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="158" pin=10"/></net>

<net id="260"><net_src comp="255" pin="1"/><net_sink comp="181" pin=9"/></net>

<net id="264"><net_src comp="124" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="158" pin=11"/></net>

<net id="266"><net_src comp="261" pin="1"/><net_sink comp="181" pin=10"/></net>

<net id="270"><net_src comp="128" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="158" pin=12"/></net>

<net id="272"><net_src comp="267" pin="1"/><net_sink comp="181" pin=11"/></net>

<net id="276"><net_src comp="132" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="158" pin=13"/></net>

<net id="278"><net_src comp="273" pin="1"/><net_sink comp="181" pin=12"/></net>

<net id="282"><net_src comp="136" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="158" pin=14"/></net>

<net id="284"><net_src comp="279" pin="1"/><net_sink comp="181" pin=13"/></net>

<net id="288"><net_src comp="140" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="158" pin=15"/></net>

<net id="290"><net_src comp="285" pin="1"/><net_sink comp="181" pin=14"/></net>

<net id="294"><net_src comp="144" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="158" pin=16"/></net>

<net id="296"><net_src comp="291" pin="1"/><net_sink comp="181" pin=15"/></net>

<net id="300"><net_src comp="148" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="158" pin=17"/></net>

<net id="302"><net_src comp="297" pin="1"/><net_sink comp="181" pin=16"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_output_V_V | {3 4 }
 - Input state : 
	Port: hier_func : gmem0 | {1 2 }
	Port: hier_func : tancalc_input_V | {1 }
  - Chain level:
	State 1
		call_ln13 : 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|
|   call   |        grp_tancalc_fu_158        |    15   | 13.8832 |   2029  |   3519  |
|          |          grp_fifo_fu_181         |    0    |  0.603  |   228   |    57   |
|----------|----------------------------------|---------|---------|---------|---------|
|   read   | tancalc_input_V_read_read_fu_152 |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   Total  |                                  |    15   | 14.4862 |   2257  |   3576  |
|----------|----------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
| stream_array_line_0_V_V_reg_208|   10   |
|stream_array_line_10_V_V_reg_267|   10   |
|stream_array_line_11_V_V_reg_273|   10   |
|stream_array_line_12_V_V_reg_279|   10   |
|stream_array_line_13_V_V_reg_285|   10   |
|stream_array_line_14_V_V_reg_291|   10   |
|stream_array_line_15_V_V_reg_297|   10   |
| stream_array_line_1_V_V_reg_213|   10   |
| stream_array_line_2_V_V_reg_219|   10   |
| stream_array_line_3_V_V_reg_225|   10   |
| stream_array_line_4_V_V_reg_231|   10   |
| stream_array_line_5_V_V_reg_237|   10   |
| stream_array_line_6_V_V_reg_243|   10   |
| stream_array_line_7_V_V_reg_249|   10   |
| stream_array_line_8_V_V_reg_255|   10   |
| stream_array_line_9_V_V_reg_261|   10   |
|  tancalc_input_V_read_reg_203  |   64   |
+--------------------------------+--------+
|              Total             |   224  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_tancalc_fu_158 |  p2  |   2  |  64  |   128  ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   128  ||  0.603  ||    9    |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   15   |   14   |  2257  |  3576  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   224  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   15   |   15   |  2481  |  3585  |
+-----------+--------+--------+--------+--------+
