EESchema-LIBRARY Version 2.3  20/05/2007-15:07:25
# Converted with eagle2kicad.ulp Version 0.9
# Device count = 51
#
# Dev Name: 27C101G
# Package Name: DIL32
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 27C101G IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 27C101
F0 "IC" -400 1225 50 H V L B
F1 "27C101G" -400 -1200 50 H V L B
F2 "memory-hitachi-DIL32" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -1100 300 -1100
P 2 1 0 0 300 1200 300 -1100
P 2 1 0 0 300 1200 -400 1200
P 2 1 0 0 -400 -1100 -400 1200
X A0 12 -600 1100 200 R 40 40 1 1 I 
X A1 11 -600 1000 200 R 40 40 1 1 I 
X A2 10 -600 900 200 R 40 40 1 1 I 
X A3 9 -600 800 200 R 40 40 1 1 I 
X A4 8 -600 700 200 R 40 40 1 1 I 
X A5 7 -600 600 200 R 40 40 1 1 I 
X A6 6 -600 500 200 R 40 40 1 1 I 
X A7 5 -600 400 200 R 40 40 1 1 I 
X A8 27 -600 300 200 R 40 40 1 1 I 
X A9 26 -600 200 200 R 40 40 1 1 I 
X A10 23 -600 100 200 R 40 40 1 1 I 
X A11 25 -600 0 200 R 40 40 1 1 I 
X A12 4 -600 -100 200 R 40 40 1 1 I 
X A13 28 -600 -200 200 R 40 40 1 1 I 
X A14 29 -600 -300 200 R 40 40 1 1 I 
X A15 3 -600 -400 200 R 40 40 1 1 I 
X A16 2 -600 -500 200 R 40 40 1 1 I 
X CE\ 22 -600 -1000 200 R 40 40 1 1 I 
X I/O0 13 500 1100 200 L 40 40 1 1 T 
X I/O1 14 500 1000 200 L 40 40 1 1 T 
X I/O2 15 500 900 200 L 40 40 1 1 T 
X I/O3 17 500 800 200 L 40 40 1 1 T 
X I/O4 18 500 700 200 L 40 40 1 1 T 
X I/O5 19 500 600 200 L 40 40 1 1 T 
X I/O6 20 500 500 200 L 40 40 1 1 T 
X I/O7 21 500 400 200 L 40 40 1 1 T 
X NC 30 500 100 200 L 40 40 1 1 U 
X OE\ 24 -600 -900 200 R 40 40 1 1 I 
X PGM\ 31 -600 -800 200 R 40 40 1 1 I 
X VCC 32 500 -600 200 L 40 40 1 1 W 
X VPP 1 -600 -700 200 R 40 40 1 1 I 
X VSS 16 500 -1000 200 L 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 27C256AG
# Package Name: DIL28-6
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 27C256AG IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 27C256
F0 "IC" -400 925 50 H V L B
F1 "27C256AG" -400 -1200 50 H V L B
F2 "memory-hitachi-DIL28-6" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -1100 300 -1100
P 2 1 0 0 300 900 300 -1100
P 2 1 0 0 300 900 -400 900
P 2 1 0 0 -400 -1100 -400 900
X A0 10 -600 800 200 R 40 40 1 1 I 
X A1 9 -600 700 200 R 40 40 1 1 I 
X A2 8 -600 600 200 R 40 40 1 1 I 
X A3 7 -600 500 200 R 40 40 1 1 I 
X A4 6 -600 400 200 R 40 40 1 1 I 
X A5 5 -600 300 200 R 40 40 1 1 I 
X A6 4 -600 200 200 R 40 40 1 1 I 
X A7 3 -600 100 200 R 40 40 1 1 I 
X A8 25 -600 0 200 R 40 40 1 1 I 
X A9 24 -600 -100 200 R 40 40 1 1 I 
X A10 21 -600 -200 200 R 40 40 1 1 I 
X A11 23 -600 -300 200 R 40 40 1 1 I 
X A12 2 -600 -400 200 R 40 40 1 1 I 
X A13 26 -600 -500 200 R 40 40 1 1 I 
X A14 27 -600 -600 200 R 40 40 1 1 I 
X CE\ 20 -600 -1000 200 R 40 40 1 1 I 
X I/O0 11 500 800 200 L 40 40 1 1 T 
X I/O1 12 500 700 200 L 40 40 1 1 T 
X I/O2 13 500 600 200 L 40 40 1 1 T 
X I/O3 15 500 500 200 L 40 40 1 1 T 
X I/O4 16 500 400 200 L 40 40 1 1 T 
X I/O5 17 500 300 200 L 40 40 1 1 T 
X I/O6 18 500 200 200 L 40 40 1 1 T 
X I/O7 19 500 100 200 L 40 40 1 1 T 
X OE\ 22 -600 -900 200 R 40 40 1 1 I 
X VCC 28 500 -600 200 L 40 40 1 1 W 
X VPP 1 -600 -800 200 R 40 40 1 1 I 
X VSS 14 500 -1000 200 L 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 27C301G
# Package Name: DIL32
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 27C301G IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 27C101
F0 "IC" -400 1225 50 H V L B
F1 "27C301G" -400 -1200 50 H V L B
F2 "memory-hitachi-DIL32" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -1100 300 -1100
P 2 1 0 0 300 1200 300 -1100
P 2 1 0 0 300 1200 -400 1200
P 2 1 0 0 -400 -1100 -400 1200
X A0 12 -600 1100 200 R 40 40 1 1 I 
X A1 11 -600 1000 200 R 40 40 1 1 I 
X A2 10 -600 900 200 R 40 40 1 1 I 
X A3 9 -600 800 200 R 40 40 1 1 I 
X A4 8 -600 700 200 R 40 40 1 1 I 
X A5 7 -600 600 200 R 40 40 1 1 I 
X A6 6 -600 500 200 R 40 40 1 1 I 
X A7 5 -600 400 200 R 40 40 1 1 I 
X A8 27 -600 300 200 R 40 40 1 1 I 
X A9 26 -600 200 200 R 40 40 1 1 I 
X A10 23 -600 100 200 R 40 40 1 1 I 
X A11 25 -600 0 200 R 40 40 1 1 I 
X A12 4 -600 -100 200 R 40 40 1 1 I 
X A13 28 -600 -200 200 R 40 40 1 1 I 
X A14 29 -600 -300 200 R 40 40 1 1 I 
X A15 3 -600 -400 200 R 40 40 1 1 I 
X A16 24 -600 -500 200 R 40 40 1 1 I 
X CE\ 22 -600 -1000 200 R 40 40 1 1 I 
X I/O0 13 500 1100 200 L 40 40 1 1 T 
X I/O1 14 500 1000 200 L 40 40 1 1 T 
X I/O2 15 500 900 200 L 40 40 1 1 T 
X I/O3 17 500 800 200 L 40 40 1 1 T 
X I/O4 18 500 700 200 L 40 40 1 1 T 
X I/O5 19 500 600 200 L 40 40 1 1 T 
X I/O6 20 500 500 200 L 40 40 1 1 T 
X I/O7 21 500 400 200 L 40 40 1 1 T 
X NC 30 500 100 200 L 40 40 1 1 U 
X OE\ 2 -600 -900 200 R 40 40 1 1 I 
X PGM\ 31 -600 -800 200 R 40 40 1 1 I 
X VCC 32 500 -600 200 L 40 40 1 1 W 
X VPP 1 -600 -700 200 R 40 40 1 1 I 
X VSS 16 500 -1000 200 L 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 27C1024HG
# Package Name: DIL40
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 27C1024HG IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 27C1024
F0 "IC" -400 1325 50 H V L B
F1 "27C1024HG" -400 -1400 50 H V L B
F2 "memory-hitachi-DIL40" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -1300 400 -1300
P 2 1 0 0 400 1300 400 -1300
P 2 1 0 0 400 1300 -400 1300
P 2 1 0 0 -400 -1300 -400 1300
X A0 21 -600 1200 200 R 40 40 1 1 I 
X A1 22 -600 1100 200 R 40 40 1 1 I 
X A2 23 -600 1000 200 R 40 40 1 1 I 
X A3 24 -600 900 200 R 40 40 1 1 I 
X A4 25 -600 800 200 R 40 40 1 1 I 
X A5 26 -600 700 200 R 40 40 1 1 I 
X A6 27 -600 600 200 R 40 40 1 1 I 
X A7 28 -600 500 200 R 40 40 1 1 I 
X A8 29 -600 400 200 R 40 40 1 1 I 
X A9 31 -600 300 200 R 40 40 1 1 I 
X A10 32 -600 200 200 R 40 40 1 1 I 
X A11 33 -600 100 200 R 40 40 1 1 I 
X A12 34 -600 0 200 R 40 40 1 1 I 
X A13 35 -600 -100 200 R 40 40 1 1 I 
X A14 36 -600 -200 200 R 40 40 1 1 I 
X A15 37 -600 -300 200 R 40 40 1 1 I 
X CE\ 2 -600 -1100 200 R 40 40 1 1 I 
X I/O0 19 600 1200 200 L 40 40 1 1 T 
X I/O1 18 600 1100 200 L 40 40 1 1 T 
X I/O2 17 600 1000 200 L 40 40 1 1 T 
X I/O3 16 600 900 200 L 40 40 1 1 T 
X I/O4 15 600 800 200 L 40 40 1 1 T 
X I/O5 14 600 700 200 L 40 40 1 1 T 
X I/O6 13 600 600 200 L 40 40 1 1 T 
X I/O7 12 600 500 200 L 40 40 1 1 T 
X I/O8 10 600 400 200 L 40 40 1 1 T 
X I/O9 9 600 300 200 L 40 40 1 1 T 
X I/O10 8 600 200 200 L 40 40 1 1 T 
X I/O11 7 600 100 200 L 40 40 1 1 T 
X I/O12 6 600 0 200 L 40 40 1 1 T 
X I/O13 5 600 -100 200 L 40 40 1 1 T 
X I/O14 4 600 -200 200 L 40 40 1 1 T 
X I/O15 3 600 -300 200 L 40 40 1 1 T 
X NC 38 600 -500 200 L 40 40 1 1 U 
X OE\ 20 -600 -1000 200 R 40 40 1 1 I 
X PGM\ 39 -600 -1200 200 R 40 40 1 1 I 
X VCC 40 600 -900 200 L 40 40 1 1 W 
X VPP 1 600 -700 200 L 40 40 1 1 P 
X VSS 11 600 -1200 200 L 40 40 1 1 W 
X VSS@1 30 600 -1100 200 L 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 27C4001G
# Package Name: DIL32
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 27C4001G IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 27C4001
F0 "IC" -400 1125 50 H V L B
F1 "27C4001G" -400 -1400 50 H V L B
F2 "memory-hitachi-DIL32" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -1300 300 -1300
P 2 1 0 0 300 1100 300 -1300
P 2 1 0 0 300 1100 -400 1100
P 2 1 0 0 -400 -1300 -400 1100
X A0 12 -600 1000 200 R 40 40 1 1 I 
X A1 11 -600 900 200 R 40 40 1 1 I 
X A2 10 -600 800 200 R 40 40 1 1 I 
X A3 9 -600 700 200 R 40 40 1 1 I 
X A4 8 -600 600 200 R 40 40 1 1 I 
X A5 7 -600 500 200 R 40 40 1 1 I 
X A6 6 -600 400 200 R 40 40 1 1 I 
X A7 5 -600 300 200 R 40 40 1 1 I 
X A8 27 -600 200 200 R 40 40 1 1 I 
X A9 26 -600 100 200 R 40 40 1 1 I 
X A10 23 -600 0 200 R 40 40 1 1 I 
X A11 25 -600 -100 200 R 40 40 1 1 I 
X A12 4 -600 -200 200 R 40 40 1 1 I 
X A13 28 -600 -300 200 R 40 40 1 1 I 
X A14 29 -600 -400 200 R 40 40 1 1 I 
X A15 3 -600 -500 200 R 40 40 1 1 I 
X A16 2 -600 -600 200 R 40 40 1 1 I 
X A17 30 -600 -700 200 R 40 40 1 1 I 
X A18 31 -600 -800 200 R 40 40 1 1 I 
X CE\ 22 -600 -1200 200 R 40 40 1 1 I 
X I/O0 13 500 1000 200 L 40 40 1 1 T 
X I/O1 14 500 900 200 L 40 40 1 1 T 
X I/O2 15 500 800 200 L 40 40 1 1 T 
X I/O3 17 500 700 200 L 40 40 1 1 T 
X I/O4 18 500 600 200 L 40 40 1 1 T 
X I/O5 19 500 500 200 L 40 40 1 1 T 
X I/O6 20 500 400 200 L 40 40 1 1 T 
X I/O7 21 500 300 200 L 40 40 1 1 T 
X OE\ 24 -600 -1100 200 R 40 40 1 1 I 
X VCC 32 500 -800 200 L 40 40 1 1 W 
X VPP 1 -600 -1000 200 R 40 40 1 1 I 
X VSS 16 500 -1200 200 L 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 58C65P
# Package Name: DIL28-6
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 58C65P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 58C65
F0 "IC" -400 1125 50 H V L B
F1 "58C65P" -400 -900 50 H V L B
F2 "memory-hitachi-DIL28-6" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -800 300 -800
P 2 1 0 0 300 1100 300 -800
P 2 1 0 0 300 1100 -400 1100
P 2 1 0 0 -400 -800 -400 1100
X A0 10 -600 1000 200 R 40 40 1 1 I 
X A1 9 -600 900 200 R 40 40 1 1 I 
X A2 8 -600 800 200 R 40 40 1 1 I 
X A3 7 -600 700 200 R 40 40 1 1 I 
X A4 6 -600 600 200 R 40 40 1 1 I 
X A5 5 -600 500 200 R 40 40 1 1 I 
X A6 4 -600 400 200 R 40 40 1 1 I 
X A7 3 -600 300 200 R 40 40 1 1 I 
X A8 25 -600 200 200 R 40 40 1 1 I 
X A9 24 -600 100 200 R 40 40 1 1 I 
X A10 21 -600 0 200 R 40 40 1 1 I 
X A11 23 -600 -100 200 R 40 40 1 1 I 
X A12 2 -600 -200 200 R 40 40 1 1 I 
X CE\ 20 -600 -600 200 R 40 40 1 1 I 
X I/O0 11 500 1000 200 L 40 40 1 1 T 
X I/O1 12 500 900 200 L 40 40 1 1 T 
X I/O2 13 500 800 200 L 40 40 1 1 T 
X I/O3 15 500 700 200 L 40 40 1 1 T 
X I/O4 16 500 600 200 L 40 40 1 1 T 
X I/O5 17 500 500 200 L 40 40 1 1 T 
X I/O6 18 500 400 200 L 40 40 1 1 T 
X I/O7 19 500 300 200 L 40 40 1 1 T 
X NC 26 500 0 200 L 40 40 1 1 U 
X OE\ 22 -600 -500 200 R 40 40 1 1 I 
X RD/BUSY\ 1 -600 -400 200 R 40 40 1 1 I 
X VCC 28 500 -300 200 L 40 40 1 1 W 
X VSS 14 500 -700 200 L 40 40 1 1 W 
X WE\ 27 -600 -700 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: 58C66P
# Package Name: DIL28-6
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 58C66P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 58C66
F0 "IC" -300 925 50 H V L B
F1 "58C66P" -300 -1200 50 H V L B
F2 "memory-hitachi-DIL28-6" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 -1100 400 -1100
P 2 1 0 0 400 900 400 -1100
P 2 1 0 0 400 900 -300 900
P 2 1 0 0 -300 -1100 -300 900
X A0 10 -500 800 200 R 40 40 1 1 I 
X A1 9 -500 700 200 R 40 40 1 1 I 
X A2 8 -500 600 200 R 40 40 1 1 I 
X A3 7 -500 500 200 R 40 40 1 1 I 
X A4 6 -500 400 200 R 40 40 1 1 I 
X A5 5 -500 300 200 R 40 40 1 1 I 
X A6 4 -500 200 200 R 40 40 1 1 I 
X A7 3 -500 100 200 R 40 40 1 1 I 
X A8 25 -500 0 200 R 40 40 1 1 I 
X A9 24 -500 -100 200 R 40 40 1 1 I 
X A10 21 -500 -200 200 R 40 40 1 1 I 
X A11 23 -500 -300 200 R 40 40 1 1 I 
X A12 2 -500 -400 200 R 40 40 1 1 I 
X CE\ 20 -500 -700 200 R 40 40 1 1 I 
X I/O0 11 600 800 200 L 40 40 1 1 T 
X I/O1 12 600 700 200 L 40 40 1 1 T 
X I/O2 13 600 600 200 L 40 40 1 1 T 
X I/O3 15 600 500 200 L 40 40 1 1 T 
X I/O4 16 600 400 200 L 40 40 1 1 T 
X I/O5 17 600 300 200 L 40 40 1 1 T 
X I/O6 18 600 200 200 L 40 40 1 1 T 
X I/O7 19 600 100 200 L 40 40 1 1 T 
X OE\ 22 -500 -600 200 R 40 40 1 1 I 
X RD/BUSY\ 1 -500 -900 200 R 40 40 1 1 I 
X RES\ 26 -500 -1000 200 R 40 40 1 1 I 
X VCC 28 600 -600 200 L 40 40 1 1 W 
X VSS 14 600 -1000 200 L 40 40 1 1 W 
X WE\ 27 -500 -800 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: 58C256P
# Package Name: DIL28-6
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 58C256P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 58C256
F0 "IC" -400 1225 50 H V L B
F1 "58C256P" -400 -900 50 H V L B
F2 "memory-hitachi-DIL28-6" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -800 300 -800
P 2 1 0 0 300 1200 300 -800
P 2 1 0 0 300 1200 -400 1200
P 2 1 0 0 -400 -800 -400 1200
X A0 10 -600 1100 200 R 40 40 1 1 I 
X A1 9 -600 1000 200 R 40 40 1 1 I 
X A2 8 -600 900 200 R 40 40 1 1 I 
X A3 7 -600 800 200 R 40 40 1 1 I 
X A4 6 -600 700 200 R 40 40 1 1 I 
X A5 5 -600 600 200 R 40 40 1 1 I 
X A6 4 -600 500 200 R 40 40 1 1 I 
X A7 3 -600 400 200 R 40 40 1 1 I 
X A8 25 -600 300 200 R 40 40 1 1 I 
X A9 24 -600 200 200 R 40 40 1 1 I 
X A10 21 -600 100 200 R 40 40 1 1 I 
X A11 23 -600 0 200 R 40 40 1 1 I 
X A12 2 -600 -100 200 R 40 40 1 1 I 
X A13 26 -600 -200 200 R 40 40 1 1 I 
X A14 1 -600 -300 200 R 40 40 1 1 I 
X CE\ 20 -600 -700 200 R 40 40 1 1 I 
X I/O0 11 500 1100 200 L 40 40 1 1 T 
X I/O1 12 500 1000 200 L 40 40 1 1 T 
X I/O2 13 500 900 200 L 40 40 1 1 T 
X I/O3 15 500 800 200 L 40 40 1 1 T 
X I/O4 16 500 700 200 L 40 40 1 1 T 
X I/O5 17 500 600 200 L 40 40 1 1 T 
X I/O6 18 500 500 200 L 40 40 1 1 T 
X I/O7 19 500 400 200 L 40 40 1 1 T 
X OE\ 22 -600 -600 200 R 40 40 1 1 I 
X VCC 28 500 -300 200 L 40 40 1 1 W 
X VSS 14 500 -700 200 L 40 40 1 1 W 
X WE\ 27 -600 -500 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: 6207P
# Package Name: DIL24-3
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 6207P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 6207
F0 "IC" -400 1025 50 H V L B
F1 "6207P" -400 -1300 50 H V L B
F2 "memory-hitachi-DIL24-3" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -1200 300 -1200
P 2 1 0 0 300 1000 300 -1200
P 2 1 0 0 300 1000 -400 1000
P 2 1 0 0 -400 -1200 -400 1000
X A0 2 -600 900 200 R 40 40 1 1 I 
X A1 3 -600 800 200 R 40 40 1 1 I 
X A2 4 -600 700 200 R 40 40 1 1 I 
X A3 5 -600 600 200 R 40 40 1 1 I 
X A4 6 -600 500 200 R 40 40 1 1 I 
X A5 7 -600 400 200 R 40 40 1 1 I 
X A6 8 -600 300 200 R 40 40 1 1 I 
X A7 9 -600 200 200 R 40 40 1 1 I 
X A8 15 -600 100 200 R 40 40 1 1 I 
X A9 16 -600 0 200 R 40 40 1 1 I 
X A10 17 -600 -100 200 R 40 40 1 1 I 
X A11 18 -600 -200 200 R 40 40 1 1 I 
X A12 19 -600 -300 200 R 40 40 1 1 I 
X A13 20 -600 -400 200 R 40 40 1 1 I 
X A14 21 -600 -500 200 R 40 40 1 1 I 
X A15 22 -600 -600 200 R 40 40 1 1 I 
X A16 23 -600 -700 200 R 40 40 1 1 I 
X A17 1 -600 -800 200 R 40 40 1 1 I 
X CS\ 13 -600 -1100 200 R 40 40 1 1 I 
X DIN 14 500 900 200 L 40 40 1 1 I 
X DOUT 10 500 700 200 L 40 40 1 1 T 
X VCC 24 500 -700 200 L 40 40 1 1 W 
X VSS 12 500 -1100 200 L 40 40 1 1 W 
X WE\ 11 -600 -1000 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: 6208P
# Package Name: DIL24-3
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 6208P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 6208
F0 "IC" -400 925 50 H V L B
F1 "6208P" -400 -1200 50 H V L B
F2 "memory-hitachi-DIL24-3" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -1100 300 -1100
P 2 1 0 0 300 900 300 -1100
P 2 1 0 0 300 900 -400 900
P 2 1 0 0 -400 -1100 -400 900
X A0 1 -600 800 200 R 40 40 1 1 I 
X A1 2 -600 700 200 R 40 40 1 1 I 
X A2 3 -600 600 200 R 40 40 1 1 I 
X A3 4 -600 500 200 R 40 40 1 1 I 
X A4 5 -600 400 200 R 40 40 1 1 I 
X A5 6 -600 300 200 R 40 40 1 1 I 
X A6 7 -600 200 200 R 40 40 1 1 I 
X A7 8 -600 100 200 R 40 40 1 1 I 
X A8 9 -600 0 200 R 40 40 1 1 I 
X A9 10 -600 -100 200 R 40 40 1 1 I 
X A10 18 -600 -200 200 R 40 40 1 1 I 
X A11 19 -600 -300 200 R 40 40 1 1 I 
X A12 20 -600 -400 200 R 40 40 1 1 I 
X A13 21 -600 -500 200 R 40 40 1 1 I 
X A14 22 -600 -600 200 R 40 40 1 1 I 
X A15 23 -600 -700 200 R 40 40 1 1 I 
X CS\ 11 -600 -1000 200 R 40 40 1 1 I 
X I/O1 17 500 800 200 L 40 40 1 1 B 
X I/O2 16 500 700 200 L 40 40 1 1 B 
X I/O3 15 500 600 200 L 40 40 1 1 B 
X I/O4 14 500 500 200 L 40 40 1 1 B 
X VCC 24 500 -600 200 L 40 40 1 1 W 
X VSS 12 500 -1000 200 L 40 40 1 1 W 
X WE\ 13 -600 -900 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: 6264A
# Package Name: DIL28-6
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 6264A IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 6264
F0 "IC" -400 925 50 H V L B
F1 "6264A" -400 -1100 50 H V L B
F2 "memory-hitachi-DIL28-6" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -1000 300 -1000
P 2 1 0 0 300 900 300 -1000
P 2 1 0 0 300 900 -400 900
P 2 1 0 0 -400 -1000 -400 900
X A0 10 -600 800 200 R 40 40 1 1 I 
X A1 9 -600 700 200 R 40 40 1 1 I 
X A2 8 -600 600 200 R 40 40 1 1 I 
X A3 7 -600 500 200 R 40 40 1 1 I 
X A4 6 -600 400 200 R 40 40 1 1 I 
X A5 5 -600 300 200 R 40 40 1 1 I 
X A6 4 -600 200 200 R 40 40 1 1 I 
X A7 3 -600 100 200 R 40 40 1 1 I 
X A8 25 -600 0 200 R 40 40 1 1 I 
X A9 24 -600 -100 200 R 40 40 1 1 I 
X A10 21 -600 -200 200 R 40 40 1 1 I 
X A11 23 -600 -300 200 R 40 40 1 1 I 
X A12 2 -600 -400 200 R 40 40 1 1 I 
X CS1\ 20 -600 -800 200 R 40 40 1 1 I 
X CS2 26 -600 -900 200 R 40 40 1 1 I 
X I/O1 11 500 800 200 L 40 40 1 1 B 
X I/O2 12 500 700 200 L 40 40 1 1 B 
X I/O3 13 500 600 200 L 40 40 1 1 B 
X I/O4 15 500 500 200 L 40 40 1 1 B 
X I/O5 16 500 400 200 L 40 40 1 1 B 
X I/O6 17 500 300 200 L 40 40 1 1 B 
X I/O7 18 500 200 200 L 40 40 1 1 B 
X I/O8 19 500 100 200 L 40 40 1 1 B 
X NC 1 500 -100 200 L 40 40 1 1 U 
X OE\ 22 -600 -700 200 R 40 40 1 1 I 
X VCC 28 500 -500 200 L 40 40 1 1 W 
X VSS 14 500 -900 200 L 40 40 1 1 W 
X WE\ 27 -600 -600 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: 6267P
# Package Name: DIL20
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 6267P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 6267
F0 "IC" -400 825 50 H V L B
F1 "6267P" -400 -1100 50 H V L B
F2 "memory-hitachi-DIL20" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -1000 300 -1000
P 2 1 0 0 300 800 300 -1000
P 2 1 0 0 300 800 -400 800
P 2 1 0 0 -400 -1000 -400 800
X A0 1 -600 700 200 R 40 40 1 1 I 
X A1 2 -600 600 200 R 40 40 1 1 I 
X A2 3 -600 500 200 R 40 40 1 1 I 
X A3 4 -600 400 200 R 40 40 1 1 I 
X A4 5 -600 300 200 R 40 40 1 1 I 
X A5 6 -600 200 200 R 40 40 1 1 I 
X A6 7 -600 100 200 R 40 40 1 1 I 
X A7 13 -600 0 200 R 40 40 1 1 I 
X A8 14 -600 -100 200 R 40 40 1 1 I 
X A9 15 -600 -200 200 R 40 40 1 1 I 
X A10 16 -600 -300 200 R 40 40 1 1 I 
X A11 17 -600 -400 200 R 40 40 1 1 I 
X A12 18 -600 -500 200 R 40 40 1 1 I 
X A13 19 -600 -600 200 R 40 40 1 1 I 
X CS\ 11 -600 -900 200 R 40 40 1 1 I 
X DIN 12 500 700 200 L 40 40 1 1 I 
X DOUT 8 500 500 200 L 40 40 1 1 T 
X VCC 20 500 -500 200 L 40 40 1 1 W 
X VSS 10 500 -900 200 L 40 40 1 1 W 
X WE\ 9 -600 -800 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: 6268P
# Package Name: DIL20
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 6268P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 6268
F0 "IC" -400 725 50 H V L B
F1 "6268P" -400 -1000 50 H V L B
F2 "memory-hitachi-DIL20" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -900 300 -900
P 2 1 0 0 300 700 300 -900
P 2 1 0 0 300 700 -400 700
P 2 1 0 0 -400 -900 -400 700
X A0 16 -600 600 200 R 40 40 1 1 I 
X A1 17 -600 500 200 R 40 40 1 1 I 
X A2 18 -600 400 200 R 40 40 1 1 I 
X A3 19 -600 300 200 R 40 40 1 1 I 
X A4 1 -600 200 200 R 40 40 1 1 I 
X A5 2 -600 100 200 R 40 40 1 1 I 
X A6 3 -600 0 200 R 40 40 1 1 I 
X A7 4 -600 -100 200 R 40 40 1 1 I 
X A8 5 -600 -200 200 R 40 40 1 1 I 
X A9 6 -600 -300 200 R 40 40 1 1 I 
X A10 7 -600 -400 200 R 40 40 1 1 I 
X A11 8 -600 -500 200 R 40 40 1 1 I 
X CS\ 9 -600 -800 200 R 40 40 1 1 I 
X I/O1 15 500 600 200 L 40 40 1 1 B 
X I/O2 14 500 500 200 L 40 40 1 1 B 
X I/O3 13 500 400 200 L 40 40 1 1 B 
X I/O4 12 500 300 200 L 40 40 1 1 B 
X VCC 20 500 -400 200 L 40 40 1 1 W 
X VSS 10 500 -800 200 L 40 40 1 1 W 
X WE\ 11 -600 -700 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: 6287P
# Package Name: DIL22-3
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 6287P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 6287
F0 "IC" -400 1025 50 H V L B
F1 "6287P" -400 -1200 50 H V L B
F2 "memory-hitachi-DIL22-3" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -1100 300 -1100
P 2 1 0 0 300 1000 300 -1100
P 2 1 0 0 300 1000 -400 1000
P 2 1 0 0 -400 -1100 -400 1000
X A0 1 -600 900 200 R 40 40 1 1 I 
X A1 2 -600 800 200 R 40 40 1 1 I 
X A2 3 -600 700 200 R 40 40 1 1 I 
X A3 4 -600 600 200 R 40 40 1 1 I 
X A4 5 -600 500 200 R 40 40 1 1 I 
X A5 6 -600 400 200 R 40 40 1 1 I 
X A6 7 -600 300 200 R 40 40 1 1 I 
X A7 8 -600 200 200 R 40 40 1 1 I 
X A8 14 -600 100 200 R 40 40 1 1 I 
X A9 15 -600 0 200 R 40 40 1 1 I 
X A10 16 -600 -100 200 R 40 40 1 1 I 
X A11 17 -600 -200 200 R 40 40 1 1 I 
X A12 18 -600 -300 200 R 40 40 1 1 I 
X A13 19 -600 -400 200 R 40 40 1 1 I 
X A14 20 -600 -500 200 R 40 40 1 1 I 
X A15 21 -600 -600 200 R 40 40 1 1 I 
X CS\ 12 -600 -1000 200 R 40 40 1 1 I 
X DIN 13 -600 -800 200 R 40 40 1 1 I 
X DOUT 9 500 -800 200 L 40 40 1 1 T 
X GND 11 500 -1000 200 L 40 40 1 1 W 
X VCC 22 500 900 200 L 40 40 1 1 W 
X WE\ 10 -600 -900 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: 6288JP
# Package Name: DIL24-3
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 6288JP IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 6288JP
F0 "IC" -300 925 50 H V L B
F1 "6288JP" -300 -1000 50 H V L B
F2 "memory-hitachi-DIL24-3" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 -900 400 -900
P 2 1 0 0 400 900 400 -900
P 2 1 0 0 400 900 -300 900
P 2 1 0 0 -300 -900 -300 900
X A0 1 -500 800 200 R 40 40 1 1 I 
X A1 2 -500 700 200 R 40 40 1 1 I 
X A2 3 -500 600 200 R 40 40 1 1 I 
X A3 4 -500 500 200 R 40 40 1 1 I 
X A4 5 -500 400 200 R 40 40 1 1 I 
X A5 6 -500 300 200 R 40 40 1 1 I 
X A6 7 -500 200 200 R 40 40 1 1 I 
X A7 8 -500 100 200 R 40 40 1 1 I 
X A8 9 -500 0 200 R 40 40 1 1 I 
X A9 19 -500 -100 200 R 40 40 1 1 I 
X A10 20 -500 -200 200 R 40 40 1 1 I 
X A11 21 -500 -300 200 R 40 40 1 1 I 
X A12 22 -500 -400 200 R 40 40 1 1 I 
X A13 23 -500 -500 200 R 40 40 1 1 I 
X CS\ 10 -500 -800 200 R 40 40 1 1 I 
X I/O1 17 600 800 200 L 40 40 1 1 B 
X I/O2 16 600 700 200 L 40 40 1 1 B 
X I/O3 15 600 600 200 L 40 40 1 1 B 
X I/O4 14 600 500 200 L 40 40 1 1 B 
X NC 11 600 -100 200 L 40 40 1 1 U 
X NC@1 18 600 100 200 L 40 40 1 1 U 
X VCC 24 600 -400 200 L 40 40 1 1 W 
X VSS 12 600 -800 200 L 40 40 1 1 W 
X WE\ 13 -500 -700 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: 6288P
# Package Name: DIL22-3
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 6288P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 6288P
F0 "IC" -400 925 50 H V L B
F1 "6288P" -400 -1000 50 H V L B
F2 "memory-hitachi-DIL22-3" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -900 300 -900
P 2 1 0 0 300 900 300 -900
P 2 1 0 0 300 900 -400 900
P 2 1 0 0 -400 -900 -400 900
X A0 1 -600 800 200 R 40 40 1 1 I 
X A1 2 -600 700 200 R 40 40 1 1 I 
X A2 3 -600 600 200 R 40 40 1 1 I 
X A3 4 -600 500 200 R 40 40 1 1 I 
X A4 5 -600 400 200 R 40 40 1 1 I 
X A5 6 -600 300 200 R 40 40 1 1 I 
X A6 7 -600 200 200 R 40 40 1 1 I 
X A7 8 -600 100 200 R 40 40 1 1 I 
X A8 9 -600 0 200 R 40 40 1 1 I 
X A9 17 -600 -100 200 R 40 40 1 1 I 
X A10 18 -600 -200 200 R 40 40 1 1 I 
X A11 19 -600 -300 200 R 40 40 1 1 I 
X A12 20 -600 -400 200 R 40 40 1 1 I 
X A13 21 -600 -500 200 R 40 40 1 1 I 
X CS\ 10 -600 -800 200 R 40 40 1 1 I 
X I/O1 16 500 800 200 L 40 40 1 1 B 
X I/O2 15 500 700 200 L 40 40 1 1 B 
X I/O3 14 500 600 200 L 40 40 1 1 B 
X I/O4 13 500 500 200 L 40 40 1 1 B 
X VCC 22 500 -400 200 L 40 40 1 1 W 
X VSS 11 500 -800 200 L 40 40 1 1 W 
X WE\ 12 -600 -700 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: 6708P
# Package Name: DIL24-3
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 6708P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 6208
F0 "IC" -400 925 50 H V L B
F1 "6708P" -400 -1200 50 H V L B
F2 "memory-hitachi-DIL24-3" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -1100 300 -1100
P 2 1 0 0 300 900 300 -1100
P 2 1 0 0 300 900 -400 900
P 2 1 0 0 -400 -1100 -400 900
X A0 1 -600 800 200 R 40 40 1 1 I 
X A1 2 -600 700 200 R 40 40 1 1 I 
X A2 3 -600 600 200 R 40 40 1 1 I 
X A3 4 -600 500 200 R 40 40 1 1 I 
X A4 5 -600 400 200 R 40 40 1 1 I 
X A5 6 -600 300 200 R 40 40 1 1 I 
X A6 7 -600 200 200 R 40 40 1 1 I 
X A7 8 -600 100 200 R 40 40 1 1 I 
X A8 9 -600 0 200 R 40 40 1 1 I 
X A9 10 -600 -100 200 R 40 40 1 1 I 
X A10 18 -600 -200 200 R 40 40 1 1 I 
X A11 19 -600 -300 200 R 40 40 1 1 I 
X A12 20 -600 -400 200 R 40 40 1 1 I 
X A13 21 -600 -500 200 R 40 40 1 1 I 
X A14 22 -600 -600 200 R 40 40 1 1 I 
X A15 23 -600 -700 200 R 40 40 1 1 I 
X CS\ 11 -600 -1000 200 R 40 40 1 1 I 
X I/O1 17 500 800 200 L 40 40 1 1 B 
X I/O2 16 500 700 200 L 40 40 1 1 B 
X I/O3 15 500 600 200 L 40 40 1 1 B 
X I/O4 14 500 500 200 L 40 40 1 1 B 
X VCC 24 500 -600 200 L 40 40 1 1 W 
X VSS 12 500 -1000 200 L 40 40 1 1 W 
X WE\ 13 -600 -900 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: 6716P
# Package Name: DIL24-3
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 6716P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 6716
F0 "IC" -400 825 50 H V L B
F1 "6716P" -400 -900 50 H V L B
F2 "memory-hitachi-DIL24-3" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -800 300 -800
P 2 1 0 0 300 800 300 -800
P 2 1 0 0 300 800 -400 800
P 2 1 0 0 -400 -800 -400 800
X A0 8 -600 700 200 R 40 40 1 1 I 
X A1 7 -600 600 200 R 40 40 1 1 I 
X A2 6 -600 500 200 R 40 40 1 1 I 
X A3 5 -600 400 200 R 40 40 1 1 I 
X A4 4 -600 300 200 R 40 40 1 1 I 
X A5 3 -600 200 200 R 40 40 1 1 I 
X A6 2 -600 100 200 R 40 40 1 1 I 
X A7 1 -600 0 200 R 40 40 1 1 I 
X A8 23 -600 -100 200 R 40 40 1 1 I 
X A9 22 -600 -200 200 R 40 40 1 1 I 
X A10 19 -600 -300 200 R 40 40 1 1 I 
X CS\ 18 -600 -700 200 R 40 40 1 1 I 
X I/O1 9 500 700 200 L 40 40 1 1 B 
X I/O2 10 500 600 200 L 40 40 1 1 B 
X I/O3 11 500 500 200 L 40 40 1 1 B 
X I/O4 13 500 400 200 L 40 40 1 1 B 
X I/O5 14 500 300 200 L 40 40 1 1 B 
X I/O6 15 500 200 200 L 40 40 1 1 B 
X I/O7 16 500 100 200 L 40 40 1 1 B 
X I/O8 17 500 0 200 L 40 40 1 1 B 
X OE\ 20 -600 -600 200 R 40 40 1 1 I 
X VCC 24 500 -300 200 L 40 40 1 1 W 
X VSS 12 500 -700 200 L 40 40 1 1 W 
X WE\ 21 -600 -500 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: 6719P
# Package Name: DIL24-3
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 6719P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 6719
F0 "IC" -400 725 50 H V L B
F1 "6719P" -400 -900 50 H V L B
F2 "memory-hitachi-DIL24-3" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -800 300 -800
P 2 1 0 0 300 700 300 -800
P 2 1 0 0 300 700 -400 700
P 2 1 0 0 -400 -800 -400 700
X A0 8 -600 600 200 R 40 40 1 1 I 
X A1 7 -600 500 200 R 40 40 1 1 I 
X A2 6 -600 400 200 R 40 40 1 1 I 
X A3 5 -600 300 200 R 40 40 1 1 I 
X A4 4 -600 200 200 R 40 40 1 1 I 
X A5 3 -600 100 200 R 40 40 1 1 I 
X A6 2 -600 0 200 R 40 40 1 1 I 
X A7 1 -600 -100 200 R 40 40 1 1 I 
X A8 23 -600 -200 200 R 40 40 1 1 I 
X A9 22 -600 -300 200 R 40 40 1 1 I 
X A10 19 -600 -400 200 R 40 40 1 1 I 
X CS\ 20 -600 -700 200 R 40 40 1 1 I 
X I/O1 9 500 600 200 L 40 40 1 1 B 
X I/O2 10 500 500 200 L 40 40 1 1 B 
X I/O3 11 500 400 200 L 40 40 1 1 B 
X I/O4 13 500 300 200 L 40 40 1 1 B 
X I/O5 14 500 200 200 L 40 40 1 1 B 
X I/O6 15 500 100 200 L 40 40 1 1 B 
X I/O7 16 500 0 200 L 40 40 1 1 B 
X I/O8 17 500 -100 200 L 40 40 1 1 B 
X I/O9 18 500 -200 200 L 40 40 1 1 B 
X VCC 24 500 -400 200 L 40 40 1 1 W 
X VSS 12 500 -700 200 L 40 40 1 1 W 
X WE\ 21 -600 -600 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: 6787P
# Package Name: DIL22-3
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 6787P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 6287
F0 "IC" -400 1025 50 H V L B
F1 "6787P" -400 -1200 50 H V L B
F2 "memory-hitachi-DIL22-3" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -1100 300 -1100
P 2 1 0 0 300 1000 300 -1100
P 2 1 0 0 300 1000 -400 1000
P 2 1 0 0 -400 -1100 -400 1000
X A0 1 -600 900 200 R 40 40 1 1 I 
X A1 2 -600 800 200 R 40 40 1 1 I 
X A2 3 -600 700 200 R 40 40 1 1 I 
X A3 4 -600 600 200 R 40 40 1 1 I 
X A4 5 -600 500 200 R 40 40 1 1 I 
X A5 6 -600 400 200 R 40 40 1 1 I 
X A6 7 -600 300 200 R 40 40 1 1 I 
X A7 8 -600 200 200 R 40 40 1 1 I 
X A8 14 -600 100 200 R 40 40 1 1 I 
X A9 15 -600 0 200 R 40 40 1 1 I 
X A10 16 -600 -100 200 R 40 40 1 1 I 
X A11 17 -600 -200 200 R 40 40 1 1 I 
X A12 18 -600 -300 200 R 40 40 1 1 I 
X A13 19 -600 -400 200 R 40 40 1 1 I 
X A14 20 -600 -500 200 R 40 40 1 1 I 
X A15 21 -600 -600 200 R 40 40 1 1 I 
X CS\ 12 -600 -1000 200 R 40 40 1 1 I 
X DIN 13 -600 -800 200 R 40 40 1 1 I 
X DOUT 9 500 -800 200 L 40 40 1 1 T 
X GND 11 500 -1000 200 L 40 40 1 1 W 
X VCC 22 500 900 200 L 40 40 1 1 W 
X WE\ 10 -600 -900 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: 6788P
# Package Name: DIL22-3
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 6788P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 6788
F0 "IC" -400 825 50 H V L B
F1 "6788P" -400 -1100 50 H V L B
F2 "memory-hitachi-DIL22-3" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -1000 300 -1000
P 2 1 0 0 300 800 300 -1000
P 2 1 0 0 300 800 -400 800
P 2 1 0 0 -400 -1000 -400 800
X A0 1 -600 700 200 R 40 40 1 1 I 
X A1 2 -600 600 200 R 40 40 1 1 I 
X A2 3 -600 500 200 R 40 40 1 1 I 
X A3 4 -600 400 200 R 40 40 1 1 I 
X A4 5 -600 300 200 R 40 40 1 1 I 
X A5 6 -600 200 200 R 40 40 1 1 I 
X A6 7 -600 100 200 R 40 40 1 1 I 
X A7 8 -600 0 200 R 40 40 1 1 I 
X A8 9 -600 -100 200 R 40 40 1 1 I 
X A9 17 -600 -200 200 R 40 40 1 1 I 
X A10 18 -600 -300 200 R 40 40 1 1 I 
X A11 19 -600 -400 200 R 40 40 1 1 I 
X A12 20 -600 -500 200 R 40 40 1 1 I 
X A13 21 -600 -600 200 R 40 40 1 1 I 
X CS\ 10 -600 -900 200 R 40 40 1 1 I 
X I/O1 16 500 700 200 L 40 40 1 1 B 
X I/O2 15 500 600 200 L 40 40 1 1 B 
X I/O3 14 500 500 200 L 40 40 1 1 B 
X I/O4 13 500 400 200 L 40 40 1 1 B 
X VCC 22 500 -500 200 L 40 40 1 1 W 
X VSS 11 500 -900 200 L 40 40 1 1 W 
X WE\ 12 -600 -800 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: 6789P
# Package Name: DIL24-3
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 6789P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 6789
F0 "IC" -400 825 50 H V L B
F1 "6789P" -400 -1200 50 H V L B
F2 "memory-hitachi-DIL24-3" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -1100 300 -1100
P 2 1 0 0 300 800 300 -1100
P 2 1 0 0 300 800 -400 800
P 2 1 0 0 -400 -1100 -400 800
X A0 1 -600 700 200 R 40 40 1 1 I 
X A1 2 -600 600 200 R 40 40 1 1 I 
X A2 3 -600 500 200 R 40 40 1 1 I 
X A3 4 -600 400 200 R 40 40 1 1 I 
X A4 5 -600 300 200 R 40 40 1 1 I 
X A5 6 -600 200 200 R 40 40 1 1 I 
X A6 7 -600 100 200 R 40 40 1 1 I 
X A7 8 -600 0 200 R 40 40 1 1 I 
X A8 9 -600 -100 200 R 40 40 1 1 I 
X A9 19 -600 -200 200 R 40 40 1 1 I 
X A10 20 -600 -300 200 R 40 40 1 1 I 
X A11 21 -600 -400 200 R 40 40 1 1 I 
X A12 22 -600 -500 200 R 40 40 1 1 I 
X A13 23 -600 -600 200 R 40 40 1 1 I 
X CS\ 10 -600 -1000 200 R 40 40 1 1 I 
X I/O1 17 500 700 200 L 40 40 1 1 B 
X I/O2 16 500 600 200 L 40 40 1 1 B 
X I/O3 15 500 500 200 L 40 40 1 1 B 
X I/O4 14 500 400 200 L 40 40 1 1 B 
X NC 18 500 -200 200 L 40 40 1 1 U 
X OE\ 11 -600 -900 200 R 40 40 1 1 I 
X VCC 24 500 -600 200 L 40 40 1 1 W 
X VSS 12 500 -1000 200 L 40 40 1 1 W 
X WE\ 13 -600 -800 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: 27512G
# Package Name: DIL28-6
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 27512G IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 27512
F0 "IC" -400 925 50 H V L B
F1 "27512G" -400 -1200 50 H V L B
F2 "memory-hitachi-DIL28-6" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -1100 300 -1100
P 2 1 0 0 300 900 300 -1100
P 2 1 0 0 300 900 -400 900
P 2 1 0 0 -400 -1100 -400 900
X A0 10 -600 800 200 R 40 40 1 1 I 
X A1 9 -600 700 200 R 40 40 1 1 I 
X A2 8 -600 600 200 R 40 40 1 1 I 
X A3 7 -600 500 200 R 40 40 1 1 I 
X A4 6 -600 400 200 R 40 40 1 1 I 
X A5 5 -600 300 200 R 40 40 1 1 I 
X A6 4 -600 200 200 R 40 40 1 1 I 
X A7 3 -600 100 200 R 40 40 1 1 I 
X A8 25 -600 0 200 R 40 40 1 1 I 
X A9 24 -600 -100 200 R 40 40 1 1 I 
X A10 21 -600 -200 200 R 40 40 1 1 I 
X A11 23 -600 -300 200 R 40 40 1 1 I 
X A12 2 -600 -400 200 R 40 40 1 1 I 
X A13 26 -600 -500 200 R 40 40 1 1 I 
X A14 27 -600 -600 200 R 40 40 1 1 I 
X A15 1 -600 -700 200 R 40 40 1 1 I 
X CE\ 20 -600 -1000 200 R 40 40 1 1 I 
X I/O0 11 500 800 200 L 40 40 1 1 T 
X I/O1 12 500 700 200 L 40 40 1 1 T 
X I/O2 13 500 600 200 L 40 40 1 1 T 
X I/O3 15 500 500 200 L 40 40 1 1 T 
X I/O4 16 500 400 200 L 40 40 1 1 T 
X I/O5 17 500 300 200 L 40 40 1 1 T 
X I/O6 18 500 200 200 L 40 40 1 1 T 
X I/O7 19 500 100 200 L 40 40 1 1 T 
X OE\/VPP 22 -600 -900 200 R 40 40 1 1 I 
X VCC 28 500 -600 200 L 40 40 1 1 W 
X VSS 14 500 -1000 200 L 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 50256P
# Package Name: DIL16
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 50256P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 50256
F0 "IC" -400 725 50 H V L B
F1 "50256P" -400 -800 50 H V L B
F2 "memory-hitachi-DIL16" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -700 300 -700
P 2 1 0 0 300 700 300 -700
P 2 1 0 0 300 700 -400 700
P 2 1 0 0 -400 -700 -400 700
X A0 5 -600 600 200 R 40 40 1 1 I 
X A1 7 -600 500 200 R 40 40 1 1 I 
X A2 6 -600 400 200 R 40 40 1 1 I 
X A3 12 -600 300 200 R 40 40 1 1 I 
X A4 11 -600 200 200 R 40 40 1 1 I 
X A5 10 -600 100 200 R 40 40 1 1 I 
X A6 13 -600 0 200 R 40 40 1 1 I 
X A7 9 -600 -100 200 R 40 40 1 1 I 
X A8 1 -600 -200 200 R 40 40 1 1 I 
X CAS\ 15 -600 -600 200 R 40 40 1 1 I 
X DIN 2 500 600 200 L 40 40 1 1 I 
X DOUT 14 500 400 200 L 40 40 1 1 T 
X RAS\ 4 -600 -500 200 R 40 40 1 1 I 
X VCC 8 500 -200 200 L 40 40 1 1 W 
X VSS 16 500 -600 200 L 40 40 1 1 W 
X WE\ 3 -600 -400 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: 50464P
# Package Name: DIL18
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 50464P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 50464
F0 "IC" -400 625 50 H V L B
F1 "50464P" -400 -900 50 H V L B
F2 "memory-hitachi-DIL18" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -800 300 -800
P 2 1 0 0 300 600 300 -800
P 2 1 0 0 300 600 -400 600
P 2 1 0 0 -400 -800 -400 600
X A0 14 -600 500 200 R 40 40 1 1 I 
X A1 13 -600 400 200 R 40 40 1 1 I 
X A2 12 -600 300 200 R 40 40 1 1 I 
X A3 11 -600 200 200 R 40 40 1 1 I 
X A4 8 -600 100 200 R 40 40 1 1 I 
X A5 7 -600 0 200 R 40 40 1 1 I 
X A6 6 -600 -100 200 R 40 40 1 1 I 
X A7 10 -600 -200 200 R 40 40 1 1 I 
X CAS\ 16 -600 -600 200 R 40 40 1 1 I 
X I/O1 2 500 500 200 L 40 40 1 1 B 
X I/O2 3 500 400 200 L 40 40 1 1 B 
X I/O3 15 500 300 200 L 40 40 1 1 B 
X I/O4 17 500 200 200 L 40 40 1 1 B 
X OE\ 1 -600 -500 200 R 40 40 1 1 I 
X RAS\ 5 -600 -700 200 R 40 40 1 1 I 
X VCC 9 500 -300 200 L 40 40 1 1 W 
X VSS 18 500 -700 200 L 40 40 1 1 W 
X WE\ 4 -600 -400 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: 51258P
# Package Name: DIL16
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 51258P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 51258
F0 "IC" -400 725 50 H V L B
F1 "51258P" -400 -800 50 H V L B
F2 "memory-hitachi-DIL16" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -700 300 -700
P 2 1 0 0 300 700 300 -700
P 2 1 0 0 300 700 -400 700
P 2 1 0 0 -400 -700 -400 700
X A0 5 -600 600 200 R 40 40 1 1 I 
X A1 7 -600 500 200 R 40 40 1 1 I 
X A2 6 -600 400 200 R 40 40 1 1 I 
X A3 12 -600 300 200 R 40 40 1 1 I 
X A4 11 -600 200 200 R 40 40 1 1 I 
X A5 10 -600 100 200 R 40 40 1 1 I 
X A6 13 -600 0 200 R 40 40 1 1 I 
X A7 9 -600 -100 200 R 40 40 1 1 I 
X A8 1 -600 -200 200 R 40 40 1 1 I 
X CS\ 15 -600 -600 200 R 40 40 1 1 I 
X DIN 2 500 600 200 L 40 40 1 1 I 
X DOUT 14 500 400 200 L 40 40 1 1 T 
X RAS\ 4 -600 -500 200 R 40 40 1 1 I 
X VCC 8 500 -200 200 L 40 40 1 1 W 
X VSS 16 500 -600 200 L 40 40 1 1 W 
X WE\ 3 -600 -400 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: 62256FP
# Package Name: SO28L
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 62256FP IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 62256
F0 "IC" -400 825 50 H V L B
F1 "62256FP" -400 -1300 50 H V L B
F2 "memory-hitachi-SO28L" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -1200 300 -1200
P 2 1 0 0 300 800 300 -1200
P 2 1 0 0 300 800 -400 800
P 2 1 0 0 -400 -1200 -400 800
X A0 10 -600 700 200 R 40 40 1 1 I 
X A1 9 -600 600 200 R 40 40 1 1 I 
X A2 8 -600 500 200 R 40 40 1 1 I 
X A3 7 -600 400 200 R 40 40 1 1 I 
X A4 6 -600 300 200 R 40 40 1 1 I 
X A5 5 -600 200 200 R 40 40 1 1 I 
X A6 4 -600 100 200 R 40 40 1 1 I 
X A7 3 -600 0 200 R 40 40 1 1 I 
X A8 25 -600 -100 200 R 40 40 1 1 I 
X A9 24 -600 -200 200 R 40 40 1 1 I 
X A10 21 -600 -300 200 R 40 40 1 1 I 
X A11 23 -600 -400 200 R 40 40 1 1 I 
X A12 2 -600 -500 200 R 40 40 1 1 I 
X A13 26 -600 -600 200 R 40 40 1 1 I 
X A14 1 -600 -700 200 R 40 40 1 1 I 
X CS\ 20 -600 -1100 200 R 40 40 1 1 I 
X I/O0 11 500 700 200 L 40 40 1 1 B 
X I/O1 12 500 600 200 L 40 40 1 1 B 
X I/O2 13 500 500 200 L 40 40 1 1 B 
X I/O3 15 500 400 200 L 40 40 1 1 B 
X I/O4 16 500 300 200 L 40 40 1 1 B 
X I/O5 17 500 200 200 L 40 40 1 1 B 
X I/O6 18 500 100 200 L 40 40 1 1 B 
X I/O7 19 500 0 200 L 40 40 1 1 B 
X OE\ 22 -600 -1000 200 R 40 40 1 1 I 
X VCC 28 500 -700 200 L 40 40 1 1 W 
X VSS 14 500 -1100 200 L 40 40 1 1 W 
X WE\ 27 -600 -900 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: 62256P
# Package Name: DIL28-6
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 62256P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 62256
F0 "IC" -400 825 50 H V L B
F1 "62256P" -400 -1300 50 H V L B
F2 "memory-hitachi-DIL28-6" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -1200 300 -1200
P 2 1 0 0 300 800 300 -1200
P 2 1 0 0 300 800 -400 800
P 2 1 0 0 -400 -1200 -400 800
X A0 10 -600 700 200 R 40 40 1 1 I 
X A1 9 -600 600 200 R 40 40 1 1 I 
X A2 8 -600 500 200 R 40 40 1 1 I 
X A3 7 -600 400 200 R 40 40 1 1 I 
X A4 6 -600 300 200 R 40 40 1 1 I 
X A5 5 -600 200 200 R 40 40 1 1 I 
X A6 4 -600 100 200 R 40 40 1 1 I 
X A7 3 -600 0 200 R 40 40 1 1 I 
X A8 25 -600 -100 200 R 40 40 1 1 I 
X A9 24 -600 -200 200 R 40 40 1 1 I 
X A10 21 -600 -300 200 R 40 40 1 1 I 
X A11 23 -600 -400 200 R 40 40 1 1 I 
X A12 2 -600 -500 200 R 40 40 1 1 I 
X A13 26 -600 -600 200 R 40 40 1 1 I 
X A14 1 -600 -700 200 R 40 40 1 1 I 
X CS\ 20 -600 -1100 200 R 40 40 1 1 I 
X I/O0 11 500 700 200 L 40 40 1 1 B 
X I/O1 12 500 600 200 L 40 40 1 1 B 
X I/O2 13 500 500 200 L 40 40 1 1 B 
X I/O3 15 500 400 200 L 40 40 1 1 B 
X I/O4 16 500 300 200 L 40 40 1 1 B 
X I/O5 17 500 200 200 L 40 40 1 1 B 
X I/O6 18 500 100 200 L 40 40 1 1 B 
X I/O7 19 500 0 200 L 40 40 1 1 B 
X OE\ 22 -600 -1000 200 R 40 40 1 1 I 
X VCC 28 500 -700 200 L 40 40 1 1 W 
X VSS 14 500 -1100 200 L 40 40 1 1 W 
X WE\ 27 -600 -900 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: 62304BP
# Package Name: DIL32
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 62304BP IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 62304
F0 "IC" -400 1025 50 H V L B
F1 "62304BP" -400 -1400 50 H V L B
F2 "memory-hitachi-DIL32" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -1300 300 -1300
P 2 1 0 0 300 1000 300 -1300
P 2 1 0 0 300 1000 -400 1000
P 2 1 0 0 -400 -1300 -400 1000
X A0 12 -600 900 200 R 40 40 1 1 I 
X A1 11 -600 800 200 R 40 40 1 1 I 
X A2 10 -600 700 200 R 40 40 1 1 I 
X A3 9 -600 600 200 R 40 40 1 1 I 
X A4 8 -600 500 200 R 40 40 1 1 I 
X A5 7 -600 400 200 R 40 40 1 1 I 
X A6 6 -600 300 200 R 40 40 1 1 I 
X A7 5 -600 200 200 R 40 40 1 1 I 
X A8 27 -600 100 200 R 40 40 1 1 I 
X A9 26 -600 0 200 R 40 40 1 1 I 
X A10 23 -600 -100 200 R 40 40 1 1 I 
X A11 25 -600 -200 200 R 40 40 1 1 I 
X A12 4 -600 -300 200 R 40 40 1 1 I 
X A13 28 -600 -400 200 R 40 40 1 1 I 
X A14 29 -600 -500 200 R 40 40 1 1 I 
X A15 3 -600 -600 200 R 40 40 1 1 I 
X A16 2 -600 -700 200 R 40 40 1 1 I 
X A17 30 -600 -800 200 R 40 40 1 1 I 
X A18 31 -600 -900 200 R 40 40 1 1 I 
X CE\ 22 -600 -1200 200 R 40 40 1 1 I 
X D0 13 500 900 200 L 40 40 1 1 T 
X D1 14 500 800 200 L 40 40 1 1 T 
X D2 15 500 700 200 L 40 40 1 1 T 
X D3 17 500 600 200 L 40 40 1 1 T 
X D4 18 500 500 200 L 40 40 1 1 T 
X D5 19 500 400 200 L 40 40 1 1 T 
X D6 20 500 300 200 L 40 40 1 1 T 
X D7 21 500 200 200 L 40 40 1 1 T 
X NC 1 500 -200 200 L 40 40 1 1 U 
X OE\ 24 -600 -1100 200 R 40 40 1 1 I 
X VCC 32 500 -800 200 L 40 40 1 1 W 
X VSS 16 500 -1200 200 L 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 62308P
# Package Name: DIL32
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 62308P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 62308
F0 "IC" -400 925 50 H V L B
F1 "62308P" -400 -1600 50 H V L B
F2 "memory-hitachi-DIL32" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -1500 300 -1500
P 2 1 0 0 300 900 300 -1500
P 2 1 0 0 300 900 -400 900
P 2 1 0 0 -400 -1500 -400 900
X A0 12 -600 800 200 R 40 40 1 1 I 
X A1 11 -600 700 200 R 40 40 1 1 I 
X A2 10 -600 600 200 R 40 40 1 1 I 
X A3 9 -600 500 200 R 40 40 1 1 I 
X A4 8 -600 400 200 R 40 40 1 1 I 
X A5 7 -600 300 200 R 40 40 1 1 I 
X A6 6 -600 200 200 R 40 40 1 1 I 
X A7 5 -600 100 200 R 40 40 1 1 I 
X A8 27 -600 0 200 R 40 40 1 1 I 
X A9 26 -600 -100 200 R 40 40 1 1 I 
X A10 23 -600 -200 200 R 40 40 1 1 I 
X A11 25 -600 -300 200 R 40 40 1 1 I 
X A12 4 -600 -400 200 R 40 40 1 1 I 
X A13 28 -600 -500 200 R 40 40 1 1 I 
X A14 29 -600 -600 200 R 40 40 1 1 I 
X A15 3 -600 -700 200 R 40 40 1 1 I 
X A16 2 -600 -800 200 R 40 40 1 1 I 
X A17 30 -600 -900 200 R 40 40 1 1 I 
X A18 31 -600 -1000 200 R 40 40 1 1 I 
X A19 1 -600 -1100 200 R 40 40 1 1 I 
X CE\ 22 -600 -1400 200 R 40 40 1 1 I 
X D0 13 500 800 200 L 40 40 1 1 T 
X D1 14 500 700 200 L 40 40 1 1 T 
X D2 15 500 600 200 L 40 40 1 1 T 
X D3 17 500 500 200 L 40 40 1 1 T 
X D4 18 500 400 200 L 40 40 1 1 T 
X D5 19 500 300 200 L 40 40 1 1 T 
X D6 20 500 200 200 L 40 40 1 1 T 
X D7 21 500 100 200 L 40 40 1 1 T 
X OE\ 24 -600 -1300 200 R 40 40 1 1 I 
X VCC 32 500 -1000 200 L 40 40 1 1 W 
X VSS 16 500 -1400 200 L 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 62314BP
# Package Name: DIL32
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 62314BP IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 62304
F0 "IC" -400 1025 50 H V L B
F1 "62314BP" -400 -1400 50 H V L B
F2 "memory-hitachi-DIL32" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -1300 300 -1300
P 2 1 0 0 300 1000 300 -1300
P 2 1 0 0 300 1000 -400 1000
P 2 1 0 0 -400 -1300 -400 1000
X A0 12 -600 900 200 R 40 40 1 1 I 
X A1 11 -600 800 200 R 40 40 1 1 I 
X A2 10 -600 700 200 R 40 40 1 1 I 
X A3 9 -600 600 200 R 40 40 1 1 I 
X A4 8 -600 500 200 R 40 40 1 1 I 
X A5 7 -600 400 200 R 40 40 1 1 I 
X A6 6 -600 300 200 R 40 40 1 1 I 
X A7 5 -600 200 200 R 40 40 1 1 I 
X A8 27 -600 100 200 R 40 40 1 1 I 
X A9 26 -600 0 200 R 40 40 1 1 I 
X A10 23 -600 -100 200 R 40 40 1 1 I 
X A11 25 -600 -200 200 R 40 40 1 1 I 
X A12 4 -600 -300 200 R 40 40 1 1 I 
X A13 28 -600 -400 200 R 40 40 1 1 I 
X A14 29 -600 -500 200 R 40 40 1 1 I 
X A15 3 -600 -600 200 R 40 40 1 1 I 
X A16 2 -600 -700 200 R 40 40 1 1 I 
X A17 30 -600 -800 200 R 40 40 1 1 I 
X A18 31 -600 -900 200 R 40 40 1 1 I 
X CE\ 22 -600 -1200 200 R 40 40 1 1 I 
X D0 13 500 900 200 L 40 40 1 1 T 
X D1 14 500 800 200 L 40 40 1 1 T 
X D2 15 500 700 200 L 40 40 1 1 T 
X D3 17 500 600 200 L 40 40 1 1 T 
X D4 18 500 500 200 L 40 40 1 1 T 
X D5 19 500 400 200 L 40 40 1 1 T 
X D6 20 500 300 200 L 40 40 1 1 T 
X D7 21 500 200 200 L 40 40 1 1 T 
X NC 1 500 -200 200 L 40 40 1 1 U 
X OE\ 24 -600 -1100 200 R 40 40 1 1 I 
X VCC 32 500 -800 200 L 40 40 1 1 W 
X VSS 16 500 -1200 200 L 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 62321AP
# Package Name: DIL32
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 62321AP IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 62321A
F0 "IC" -400 1025 50 H V L B
F1 "62321AP" -400 -1200 50 H V L B
F2 "memory-hitachi-DIL32" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -1100 300 -1100
P 2 1 0 0 300 1000 300 -1100
P 2 1 0 0 300 1000 -400 1000
P 2 1 0 0 -400 -1100 -400 1000
X A0 12 -600 900 200 R 40 40 1 1 I 
X A1 11 -600 800 200 R 40 40 1 1 I 
X A2 10 -600 700 200 R 40 40 1 1 I 
X A3 9 -600 600 200 R 40 40 1 1 I 
X A4 8 -600 500 200 R 40 40 1 1 I 
X A5 7 -600 400 200 R 40 40 1 1 I 
X A6 6 -600 300 200 R 40 40 1 1 I 
X A7 5 -600 200 200 R 40 40 1 1 I 
X A8 27 -600 100 200 R 40 40 1 1 I 
X A9 26 -600 0 200 R 40 40 1 1 I 
X A10 23 -600 -100 200 R 40 40 1 1 I 
X A11 25 -600 -200 200 R 40 40 1 1 I 
X A12 4 -600 -300 200 R 40 40 1 1 I 
X A13 28 -600 -400 200 R 40 40 1 1 I 
X A14 29 -600 -500 200 R 40 40 1 1 I 
X A15 3 -600 -600 200 R 40 40 1 1 I 
X A16 2 -600 -700 200 R 40 40 1 1 I 
X CE\ 22 -600 -1000 200 R 40 40 1 1 I 
X D0 13 500 900 200 L 40 40 1 1 T 
X D1 14 500 800 200 L 40 40 1 1 T 
X D2 15 500 700 200 L 40 40 1 1 T 
X D3 17 500 600 200 L 40 40 1 1 T 
X D4 18 500 500 200 L 40 40 1 1 T 
X D5 19 500 400 200 L 40 40 1 1 T 
X D6 20 500 300 200 L 40 40 1 1 T 
X D7 21 500 200 200 L 40 40 1 1 T 
X NC 1 500 0 200 L 40 40 1 1 U 
X NC@1 30 500 -100 200 L 40 40 1 1 U 
X NC@2 31 500 -200 200 L 40 40 1 1 U 
X OE\ 24 -600 -900 200 R 40 40 1 1 I 
X VCC 32 500 -600 200 L 40 40 1 1 W 
X VSS 16 500 -1000 200 L 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 62321EP
# Package Name: DIL28-6
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 62321EP IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 62321E
F0 "IC" -400 1025 50 H V L B
F1 "62321EP" -400 -1100 50 H V L B
F2 "memory-hitachi-DIL28-6" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -1000 300 -1000
P 2 1 0 0 300 1000 300 -1000
P 2 1 0 0 300 1000 -400 1000
P 2 1 0 0 -400 -1000 -400 1000
X A0 10 -600 900 200 R 40 40 1 1 I 
X A1 9 -600 800 200 R 40 40 1 1 I 
X A2 8 -600 700 200 R 40 40 1 1 I 
X A3 7 -600 600 200 R 40 40 1 1 I 
X A4 6 -600 500 200 R 40 40 1 1 I 
X A5 5 -600 400 200 R 40 40 1 1 I 
X A6 4 -600 300 200 R 40 40 1 1 I 
X A7 3 -600 200 200 R 40 40 1 1 I 
X A8 25 -600 100 200 R 40 40 1 1 I 
X A9 24 -600 0 200 R 40 40 1 1 I 
X A10 21 -600 -100 200 R 40 40 1 1 I 
X A11 23 -600 -200 200 R 40 40 1 1 I 
X A12 2 -600 -300 200 R 40 40 1 1 I 
X A13 26 -600 -400 200 R 40 40 1 1 I 
X A14 27 -600 -500 200 R 40 40 1 1 I 
X A15 1 -600 -600 200 R 40 40 1 1 I 
X A16 22 -600 -700 200 R 40 40 1 1 I 
X D0 11 500 900 200 L 40 40 1 1 T 
X D1 12 500 800 200 L 40 40 1 1 T 
X D2 13 500 700 200 L 40 40 1 1 T 
X D3 15 500 600 200 L 40 40 1 1 T 
X D4 16 500 500 200 L 40 40 1 1 T 
X D5 17 500 400 200 L 40 40 1 1 T 
X D6 18 500 300 200 L 40 40 1 1 T 
X D7 19 500 200 200 L 40 40 1 1 T 
X OE\ 20 -600 -900 200 R 40 40 1 1 I 
X VCC 28 500 -500 200 L 40 40 1 1 W 
X VSS 14 500 -900 200 L 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 62321P
# Package Name: DIL28-6
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 62321P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 62321
F0 "IC" -400 825 50 H V L B
F1 "62321P" -400 -1300 50 H V L B
F2 "memory-hitachi-DIL28-6" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -1200 300 -1200
P 2 1 0 0 300 800 300 -1200
P 2 1 0 0 300 800 -400 800
P 2 1 0 0 -400 -1200 -400 800
X A0 10 -600 700 200 R 40 40 1 1 I 
X A1 9 -600 600 200 R 40 40 1 1 I 
X A2 8 -600 500 200 R 40 40 1 1 I 
X A3 7 -600 400 200 R 40 40 1 1 I 
X A4 6 -600 300 200 R 40 40 1 1 I 
X A5 5 -600 200 200 R 40 40 1 1 I 
X A6 4 -600 100 200 R 40 40 1 1 I 
X A7 3 -600 0 200 R 40 40 1 1 I 
X A8 25 -600 -100 200 R 40 40 1 1 I 
X A9 24 -600 -200 200 R 40 40 1 1 I 
X A10 21 -600 -300 200 R 40 40 1 1 I 
X A11 23 -600 -400 200 R 40 40 1 1 I 
X A12 2 -600 -500 200 R 40 40 1 1 I 
X A13 26 -600 -600 200 R 40 40 1 1 I 
X A14 27 -600 -700 200 R 40 40 1 1 I 
X A15 1 -600 -800 200 R 40 40 1 1 I 
X A16 22 -600 -900 200 R 40 40 1 1 I 
X CE\ 20 -600 -1100 200 R 40 40 1 1 I 
X D0 11 500 700 200 L 40 40 1 1 T 
X D1 12 500 600 200 L 40 40 1 1 T 
X D2 13 500 500 200 L 40 40 1 1 T 
X D3 15 500 400 200 L 40 40 1 1 T 
X D4 16 500 300 200 L 40 40 1 1 T 
X D5 17 500 200 200 L 40 40 1 1 T 
X D6 18 500 100 200 L 40 40 1 1 T 
X D7 19 500 0 200 L 40 40 1 1 T 
X VCC 28 500 -700 200 L 40 40 1 1 W 
X VSS 14 500 -1100 200 L 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 62404P
# Package Name: DIL42
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 62404P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 62404
F0 "IC" -400 1225 50 H V L B
F1 "62404P" -400 -1200 50 H V L B
F2 "memory-hitachi-DIL42" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -1100 300 -1100
P 2 1 0 0 300 1200 300 -1100
P 2 1 0 0 300 1200 -400 1200
P 2 1 0 0 -400 -1100 -400 1200
X A0 9 -600 1100 200 R 40 40 1 1 I 
X A1 8 -600 1000 200 R 40 40 1 1 I 
X A2 7 -600 900 200 R 40 40 1 1 I 
X A3 6 -600 800 200 R 40 40 1 1 I 
X A4 5 -600 700 200 R 40 40 1 1 I 
X A5 4 -600 600 200 R 40 40 1 1 I 
X A6 3 -600 500 200 R 40 40 1 1 I 
X A7 2 -600 400 200 R 40 40 1 1 I 
X A8 40 -600 300 200 R 40 40 1 1 I 
X A9 39 -600 200 200 R 40 40 1 1 I 
X A10 38 -600 100 200 R 40 40 1 1 I 
X A11 37 -600 0 200 R 40 40 1 1 I 
X A12 36 -600 -100 200 R 40 40 1 1 I 
X A13 35 -600 -200 200 R 40 40 1 1 I 
X A14 34 -600 -300 200 R 40 40 1 1 I 
X A15 33 -600 -400 200 R 40 40 1 1 I 
X A16 32 -600 -500 200 R 40 40 1 1 I 
X A17 1 -600 -600 200 R 40 40 1 1 I 
X BHE 31 -600 -1000 200 R 40 40 1 1 I 
X CE\ 10 -600 -900 200 R 40 40 1 1 I 
X D0 13 500 1100 200 L 40 40 1 1 T 
X D1 15 500 1000 200 L 40 40 1 1 T 
X D2 17 500 900 200 L 40 40 1 1 T 
X D3 19 500 800 200 L 40 40 1 1 T 
X D4 22 500 700 200 L 40 40 1 1 T 
X D5 24 500 600 200 L 40 40 1 1 T 
X D6 26 500 500 200 L 40 40 1 1 T 
X D7 28 500 400 200 L 40 40 1 1 T 
X D8* 14 500 300 200 L 40 40 1 1 T 
X D9* 16 500 200 200 L 40 40 1 1 T 
X D10* 18 500 100 200 L 40 40 1 1 T 
X D11* 20 500 0 200 L 40 40 1 1 T 
X D12* 23 500 -100 200 L 40 40 1 1 T 
X D13* 25 500 -200 200 L 40 40 1 1 T 
X D14* 27 500 -300 200 L 40 40 1 1 T 
X D15* 29 500 -400 200 L 40 40 1 1 T 
X OE\ 12 -600 -800 200 R 40 40 1 1 I 
X VCC 21 500 -600 200 L 40 40 1 1 W 
X VSS 11 500 -1000 200 L 40 40 1 1 W 
X VSS@1 30 500 -900 200 L 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 62408P
# Package Name: DIL42
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 62408P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 62408
F0 "IC" -400 1125 50 H V L B
F1 "62408P" -400 -1400 50 H V L B
F2 "memory-hitachi-DIL42" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -1300 400 -1300
P 2 1 0 0 400 1100 400 -1300
P 2 1 0 0 400 1100 -400 1100
P 2 1 0 0 -400 -1300 -400 1100
X A0 10 -600 1000 200 R 40 40 1 1 I 
X A1 9 -600 900 200 R 40 40 1 1 I 
X A2 8 -600 800 200 R 40 40 1 1 I 
X A3 7 -600 700 200 R 40 40 1 1 I 
X A4 6 -600 600 200 R 40 40 1 1 I 
X A5 5 -600 500 200 R 40 40 1 1 I 
X A6 4 -600 400 200 R 40 40 1 1 I 
X A7 3 -600 300 200 R 40 40 1 1 I 
X A8 41 -600 200 200 R 40 40 1 1 I 
X A9 40 -600 100 200 R 40 40 1 1 I 
X A10 39 -600 0 200 R 40 40 1 1 I 
X A11 38 -600 -100 200 R 40 40 1 1 I 
X A12 37 -600 -200 200 R 40 40 1 1 I 
X A13 36 -600 -300 200 R 40 40 1 1 I 
X A14 35 -600 -400 200 R 40 40 1 1 I 
X A15 34 -600 -500 200 R 40 40 1 1 I 
X A16 33 -600 -600 200 R 40 40 1 1 I 
X A17 2 -600 -700 200 R 40 40 1 1 I 
X A18 1 -600 -800 200 R 40 40 1 1 I 
X BHE 32 -600 -1200 200 R 40 40 1 1 I 
X CE\ 11 -600 -1100 200 R 40 40 1 1 I 
X D0 14 600 1000 200 L 40 40 1 1 T 
X D1 16 600 900 200 L 40 40 1 1 T 
X D2 18 600 800 200 L 40 40 1 1 T 
X D3 20 600 700 200 L 40 40 1 1 T 
X D4 23 600 600 200 L 40 40 1 1 T 
X D5 25 600 500 200 L 40 40 1 1 T 
X D6 27 600 400 200 L 40 40 1 1 T 
X D7 29 600 300 200 L 40 40 1 1 T 
X D8 15 600 200 200 L 40 40 1 1 T 
X D9 17 600 100 200 L 40 40 1 1 T 
X D10 19 600 0 200 L 40 40 1 1 T 
X D11 21 600 -100 200 L 40 40 1 1 T 
X D12 24 600 -200 200 L 40 40 1 1 T 
X D13 26 600 -300 200 L 40 40 1 1 T 
X D14 28 600 -400 200 L 40 40 1 1 T 
X D15/A-1 30 600 -500 200 L 40 40 1 1 T 
X NC 42 600 -700 200 L 40 40 1 1 U 
X OE\ 13 -600 -1000 200 R 40 40 1 1 I 
X VCC 22 600 -800 200 L 40 40 1 1 W 
X VSS 12 600 -1200 200 L 40 40 1 1 W 
X VSS@1 31 600 -1100 200 L 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 62414P
# Package Name: DIL40
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 62414P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 62414
F0 "IC" -400 1325 50 H V L B
F1 "62414P" -400 -1100 50 H V L B
F2 "memory-hitachi-DIL40" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -1000 400 -1000
P 2 1 0 0 400 1300 400 -1000
P 2 1 0 0 400 1300 -400 1300
P 2 1 0 0 -400 -1000 -400 1300
X A0 9 -600 1200 200 R 40 40 1 1 I 
X A1 8 -600 1100 200 R 40 40 1 1 I 
X A2 7 -600 1000 200 R 40 40 1 1 I 
X A3 6 -600 900 200 R 40 40 1 1 I 
X A4 5 -600 800 200 R 40 40 1 1 I 
X A5 4 -600 700 200 R 40 40 1 1 I 
X A6 3 -600 600 200 R 40 40 1 1 I 
X A7 2 -600 500 200 R 40 40 1 1 I 
X A8 40 -600 400 200 R 40 40 1 1 I 
X A9 39 -600 300 200 R 40 40 1 1 I 
X A10 38 -600 200 200 R 40 40 1 1 I 
X A11 37 -600 100 200 R 40 40 1 1 I 
X A12 36 -600 0 200 R 40 40 1 1 I 
X A13 35 -600 -100 200 R 40 40 1 1 I 
X A14 34 -600 -200 200 R 40 40 1 1 I 
X A15 33 -600 -300 200 R 40 40 1 1 I 
X A16 32 -600 -400 200 R 40 40 1 1 I 
X A17 1 -600 -500 200 R 40 40 1 1 I 
X BHE 31 -600 -900 200 R 40 40 1 1 I 
X CE\ 10 -600 -800 200 R 40 40 1 1 I 
X D0 13 600 1200 200 L 40 40 1 1 T 
X D1 15 600 1100 200 L 40 40 1 1 T 
X D2 17 600 1000 200 L 40 40 1 1 T 
X D3 19 600 900 200 L 40 40 1 1 T 
X D4 22 600 800 200 L 40 40 1 1 T 
X D5 24 600 700 200 L 40 40 1 1 T 
X D6 26 600 600 200 L 40 40 1 1 T 
X D7 28 600 500 200 L 40 40 1 1 T 
X D8 14 600 400 200 L 40 40 1 1 T 
X D9 16 600 300 200 L 40 40 1 1 T 
X D10 18 600 200 200 L 40 40 1 1 T 
X D11 20 600 100 200 L 40 40 1 1 T 
X D12 23 600 0 200 L 40 40 1 1 T 
X D13 25 600 -100 200 L 40 40 1 1 T 
X D14 27 600 -200 200 L 40 40 1 1 T 
X D15/A-1 29 600 -300 200 L 40 40 1 1 T 
X OE\ 12 -600 -700 200 R 40 40 1 1 I 
X VCC 21 600 -500 200 L 40 40 1 1 W 
X VSS 11 600 -900 200 L 40 40 1 1 W 
X VSS@1 30 600 -800 200 L 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 62444P
# Package Name: DIL40
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 62444P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 62414
F0 "IC" -400 1325 50 H V L B
F1 "62444P" -400 -1100 50 H V L B
F2 "memory-hitachi-DIL40" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -1000 400 -1000
P 2 1 0 0 400 1300 400 -1000
P 2 1 0 0 400 1300 -400 1300
P 2 1 0 0 -400 -1000 -400 1300
X A0 9 -600 1200 200 R 40 40 1 1 I 
X A1 8 -600 1100 200 R 40 40 1 1 I 
X A2 7 -600 1000 200 R 40 40 1 1 I 
X A3 6 -600 900 200 R 40 40 1 1 I 
X A4 5 -600 800 200 R 40 40 1 1 I 
X A5 4 -600 700 200 R 40 40 1 1 I 
X A6 3 -600 600 200 R 40 40 1 1 I 
X A7 2 -600 500 200 R 40 40 1 1 I 
X A8 40 -600 400 200 R 40 40 1 1 I 
X A9 39 -600 300 200 R 40 40 1 1 I 
X A10 38 -600 200 200 R 40 40 1 1 I 
X A11 37 -600 100 200 R 40 40 1 1 I 
X A12 36 -600 0 200 R 40 40 1 1 I 
X A13 35 -600 -100 200 R 40 40 1 1 I 
X A14 34 -600 -200 200 R 40 40 1 1 I 
X A15 33 -600 -300 200 R 40 40 1 1 I 
X A16 32 -600 -400 200 R 40 40 1 1 I 
X A17 1 -600 -500 200 R 40 40 1 1 I 
X BHE 31 -600 -900 200 R 40 40 1 1 I 
X CE\ 10 -600 -800 200 R 40 40 1 1 I 
X D0 13 600 1200 200 L 40 40 1 1 T 
X D1 15 600 1100 200 L 40 40 1 1 T 
X D2 17 600 1000 200 L 40 40 1 1 T 
X D3 19 600 900 200 L 40 40 1 1 T 
X D4 22 600 800 200 L 40 40 1 1 T 
X D5 24 600 700 200 L 40 40 1 1 T 
X D6 26 600 600 200 L 40 40 1 1 T 
X D7 28 600 500 200 L 40 40 1 1 T 
X D8 14 600 400 200 L 40 40 1 1 T 
X D9 16 600 300 200 L 40 40 1 1 T 
X D10 18 600 200 200 L 40 40 1 1 T 
X D11 20 600 100 200 L 40 40 1 1 T 
X D12 23 600 0 200 L 40 40 1 1 T 
X D13 25 600 -100 200 L 40 40 1 1 T 
X D14 27 600 -200 200 L 40 40 1 1 T 
X D15/A-1 29 600 -300 200 L 40 40 1 1 T 
X OE\ 12 -600 -700 200 R 40 40 1 1 I 
X VCC 21 600 -500 200 L 40 40 1 1 W 
X VSS 11 600 -900 200 L 40 40 1 1 W 
X VSS@1 30 600 -800 200 L 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 62832P
# Package Name: DIL28-3
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 62832P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 62832
F0 "IC" -400 925 50 H V L B
F1 "62832P" -400 -1200 50 H V L B
F2 "memory-hitachi-DIL28-3" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -1100 300 -1100
P 2 1 0 0 300 900 300 -1100
P 2 1 0 0 300 900 -400 900
P 2 1 0 0 -400 -1100 -400 900
X A0 10 -600 800 200 R 40 40 1 1 I 
X A1 9 -600 700 200 R 40 40 1 1 I 
X A2 8 -600 600 200 R 40 40 1 1 I 
X A3 7 -600 500 200 R 40 40 1 1 I 
X A4 6 -600 400 200 R 40 40 1 1 I 
X A5 5 -600 300 200 R 40 40 1 1 I 
X A6 4 -600 200 200 R 40 40 1 1 I 
X A7 3 -600 100 200 R 40 40 1 1 I 
X A8 25 -600 0 200 R 40 40 1 1 I 
X A9 24 -600 -100 200 R 40 40 1 1 I 
X A10 21 -600 -200 200 R 40 40 1 1 I 
X A11 23 -600 -300 200 R 40 40 1 1 I 
X A12 2 -600 -400 200 R 40 40 1 1 I 
X A13 26 -600 -500 200 R 40 40 1 1 I 
X A14 1 -600 -600 200 R 40 40 1 1 I 
X CS\ 20 -600 -1000 200 R 40 40 1 1 I 
X I/O0 11 500 800 200 L 40 40 1 1 B 
X I/O1 12 500 700 200 L 40 40 1 1 B 
X I/O2 13 500 600 200 L 40 40 1 1 B 
X I/O3 15 500 500 200 L 40 40 1 1 B 
X I/O4 16 500 400 200 L 40 40 1 1 B 
X I/O5 17 500 300 200 L 40 40 1 1 B 
X I/O6 18 500 200 200 L 40 40 1 1 B 
X I/O7 19 500 100 200 L 40 40 1 1 B 
X OE\ 22 -600 -900 200 R 40 40 1 1 I 
X VCC 28 500 -600 200 L 40 40 1 1 W 
X VSS 14 500 -1000 200 L 40 40 1 1 W 
X WE\ 27 -600 -800 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: 511000ALP
# Package Name: DIL18
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 511000ALP IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 511000
F0 "IC" -400 725 50 H V L B
F1 "511000ALP" -400 -900 50 H V L B
F2 "memory-hitachi-DIL18" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -800 300 -800
P 2 1 0 0 300 700 300 -800
P 2 1 0 0 300 700 -400 700
P 2 1 0 0 -400 -800 -400 700
X A0 5 -600 600 200 R 40 40 1 1 I 
X A1 6 -600 500 200 R 40 40 1 1 I 
X A2 7 -600 400 200 R 40 40 1 1 I 
X A3 8 -600 300 200 R 40 40 1 1 I 
X A4 10 -600 200 200 R 40 40 1 1 I 
X A5 11 -600 100 200 R 40 40 1 1 I 
X A6 12 -600 0 200 R 40 40 1 1 I 
X A7 13 -600 -100 200 R 40 40 1 1 I 
X A8 14 -600 -200 200 R 40 40 1 1 I 
X A9 15 -600 -300 200 R 40 40 1 1 I 
X CAS\ 16 -600 -700 200 R 40 40 1 1 I 
X DIN 1 500 600 200 L 40 40 1 1 I 
X DOUT 17 500 400 200 L 40 40 1 1 T 
X RAS\ 3 -600 -600 200 R 40 40 1 1 I 
X TF*1 4 500 100 200 L 40 40 1 1 P 
X VCC 9 500 -400 200 L 40 40 1 1 W 
X VSS 18 500 -700 200 L 40 40 1 1 W 
X WE\ 2 -600 -500 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: 511002AP
# Package Name: DIL18
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 511002AP IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 511002
F0 "IC" -400 725 50 H V L B
F1 "511002AP" -400 -900 50 H V L B
F2 "memory-hitachi-DIL18" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -800 300 -800
P 2 1 0 0 300 700 300 -800
P 2 1 0 0 300 700 -400 700
P 2 1 0 0 -400 -800 -400 700
X A0 5 -600 600 200 R 40 40 1 1 I 
X A1 6 -600 500 200 R 40 40 1 1 I 
X A2 7 -600 400 200 R 40 40 1 1 I 
X A3 8 -600 300 200 R 40 40 1 1 I 
X A4 10 -600 200 200 R 40 40 1 1 I 
X A5 11 -600 100 200 R 40 40 1 1 I 
X A6 12 -600 0 200 R 40 40 1 1 I 
X A7 13 -600 -100 200 R 40 40 1 1 I 
X A8 14 -600 -200 200 R 40 40 1 1 I 
X A9 15 -600 -300 200 R 40 40 1 1 I 
X CS\ 16 -600 -700 200 R 40 40 1 1 I 
X DIN 1 500 600 200 L 40 40 1 1 I 
X DOUT 17 500 400 200 L 40 40 1 1 T 
X RAS\ 3 -600 -600 200 R 40 40 1 1 I 
X TF*1 4 500 100 200 L 40 40 1 1 P 
X VCC 9 500 -400 200 L 40 40 1 1 W 
X VSS 18 500 -700 200 L 40 40 1 1 W 
X WE\ 2 -600 -500 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: 514256ALP
# Package Name: DIL20
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 514256ALP IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 514256
F0 "IC" -400 825 50 H V L B
F1 "514256ALP" -400 -800 50 H V L B
F2 "memory-hitachi-DIL20" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -700 300 -700
P 2 1 0 0 300 800 300 -700
P 2 1 0 0 300 800 -400 800
P 2 1 0 0 -400 -700 -400 800
X A0 6 -600 700 200 R 40 40 1 1 I 
X A1 7 -600 600 200 R 40 40 1 1 I 
X A2 8 -600 500 200 R 40 40 1 1 I 
X A3 9 -600 400 200 R 40 40 1 1 I 
X A4 11 -600 300 200 R 40 40 1 1 I 
X A5 12 -600 200 200 R 40 40 1 1 I 
X A6 13 -600 100 200 R 40 40 1 1 I 
X A7 14 -600 0 200 R 40 40 1 1 I 
X A8 15 -600 -100 200 R 40 40 1 1 I 
X CAS\ 17 -600 -600 200 R 40 40 1 1 I 
X I/O1 1 500 700 200 L 40 40 1 1 B 
X I/O2 2 500 600 200 L 40 40 1 1 B 
X I/O3 18 500 500 200 L 40 40 1 1 B 
X I/O4 19 500 400 200 L 40 40 1 1 B 
X NC 5 500 100 200 L 40 40 1 1 U 
X OE\ 16 -600 -400 200 R 40 40 1 1 I 
X RAS\ 4 -600 -500 200 R 40 40 1 1 I 
X VCC 10 500 -200 200 L 40 40 1 1 W 
X VSS 20 500 -600 200 L 40 40 1 1 W 
X WE\ 3 -600 -300 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: 514258AP
# Package Name: DIL20
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 514258AP IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 514258
F0 "IC" -400 825 50 H V L B
F1 "514258AP" -400 -800 50 H V L B
F2 "memory-hitachi-DIL20" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -700 300 -700
P 2 1 0 0 300 800 300 -700
P 2 1 0 0 300 800 -400 800
P 2 1 0 0 -400 -700 -400 800
X A0 6 -600 700 200 R 40 40 1 1 I 
X A1 7 -600 600 200 R 40 40 1 1 I 
X A2 8 -600 500 200 R 40 40 1 1 I 
X A3 9 -600 400 200 R 40 40 1 1 I 
X A4 11 -600 300 200 R 40 40 1 1 I 
X A5 12 -600 200 200 R 40 40 1 1 I 
X A6 13 -600 100 200 R 40 40 1 1 I 
X A7 14 -600 0 200 R 40 40 1 1 I 
X A8 15 -600 -100 200 R 40 40 1 1 I 
X CS\ 17 -600 -600 200 R 40 40 1 1 I 
X I/O1 1 500 700 200 L 40 40 1 1 B 
X I/O2 2 500 600 200 L 40 40 1 1 B 
X I/O3 18 500 500 200 L 40 40 1 1 B 
X I/O4 19 500 400 200 L 40 40 1 1 B 
X NC 5 500 100 200 L 40 40 1 1 U 
X OE\ 16 -600 -400 200 R 40 40 1 1 I 
X RAS\ 4 -600 -500 200 R 40 40 1 1 I 
X VCC 10 500 -200 200 L 40 40 1 1 W 
X VSS 20 500 -600 200 L 40 40 1 1 W 
X WE\ 3 -600 -300 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: 514266AP
# Package Name: DIL20
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 514266AP IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 514266
F0 "IC" -400 725 50 H V L B
F1 "514266AP" -400 -900 50 H V L B
F2 "memory-hitachi-DIL20" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -800 400 -800
P 2 1 0 0 400 700 400 -800
P 2 1 0 0 400 700 -400 700
P 2 1 0 0 -400 -800 -400 700
X A0 6 -600 600 200 R 40 40 1 1 I 
X A1 7 -600 500 200 R 40 40 1 1 I 
X A2 8 -600 400 200 R 40 40 1 1 I 
X A3 9 -600 300 200 R 40 40 1 1 I 
X A4 11 -600 200 200 R 40 40 1 1 I 
X A5 12 -600 100 200 R 40 40 1 1 I 
X A6 13 -600 0 200 R 40 40 1 1 I 
X A7 14 -600 -100 200 R 40 40 1 1 I 
X A8 15 -600 -200 200 R 40 40 1 1 I 
X CAS\ 17 -600 -700 200 R 40 40 1 1 I 
X NC 5 600 0 200 L 40 40 1 1 U 
X OE\ 16 -600 -500 200 R 40 40 1 1 I 
X RAS\ 4 -600 -400 200 R 40 40 1 1 I 
X VCC 10 600 -400 200 L 40 40 1 1 W 
X VSS 20 600 -700 200 L 40 40 1 1 W 
X W1/IO1 1 600 600 200 L 40 40 1 1 B 
X W2/IO2 2 600 500 200 L 40 40 1 1 B 
X W3/IO3 18 600 400 200 L 40 40 1 1 B 
X W4/IO4 19 600 300 200 L 40 40 1 1 B 
X WB\/WE\ 3 -600 -600 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: 623257P
# Package Name: DIL28-6
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 623257P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 623257
F0 "IC" -400 825 50 H V L B
F1 "623257P" -400 -1200 50 H V L B
F2 "memory-hitachi-DIL28-6" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -1100 300 -1100
P 2 1 0 0 300 800 300 -1100
P 2 1 0 0 300 800 -400 800
P 2 1 0 0 -400 -1100 -400 800
X A0 10 -600 700 200 R 40 40 1 1 I 
X A1 9 -600 600 200 R 40 40 1 1 I 
X A2 8 -600 500 200 R 40 40 1 1 I 
X A3 7 -600 400 200 R 40 40 1 1 I 
X A4 6 -600 300 200 R 40 40 1 1 I 
X A5 5 -600 200 200 R 40 40 1 1 I 
X A6 4 -600 100 200 R 40 40 1 1 I 
X A7 3 -600 0 200 R 40 40 1 1 I 
X A8 25 -600 -100 200 R 40 40 1 1 I 
X A9 24 -600 -200 200 R 40 40 1 1 I 
X A10 21 -600 -300 200 R 40 40 1 1 I 
X A11 23 -600 -400 200 R 40 40 1 1 I 
X A12 2 -600 -500 200 R 40 40 1 1 I 
X A13 26 -600 -600 200 R 40 40 1 1 I 
X A14 27 -600 -700 200 R 40 40 1 1 I 
X CE\ 20 -600 -1000 200 R 40 40 1 1 I 
X D0 11 500 700 200 L 40 40 1 1 T 
X D1 12 500 600 200 L 40 40 1 1 T 
X D2 13 500 500 200 L 40 40 1 1 T 
X D3 15 500 400 200 L 40 40 1 1 T 
X D4 16 500 300 200 L 40 40 1 1 T 
X D5 17 500 200 200 L 40 40 1 1 T 
X D6 18 500 100 200 L 40 40 1 1 T 
X D7 19 500 0 200 L 40 40 1 1 T 
X NC 1 500 -300 200 L 40 40 1 1 U 
X OE\OE/NC 22 -600 -900 200 R 40 40 1 1 I 
X VCC 28 500 -600 200 L 40 40 1 1 W 
X VSS 14 500 -1000 200 L 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 623257PZ
# Package Name: DIL28-6
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 623257PZ IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 623257Z
F0 "IC" -400 925 50 H V L B
F1 "623257PZ" -400 -1100 50 H V L B
F2 "memory-hitachi-DIL28-6" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -1000 300 -1000
P 2 1 0 0 300 900 300 -1000
P 2 1 0 0 300 900 -400 900
P 2 1 0 0 -400 -1000 -400 900
X A0 10 -600 800 200 R 40 40 1 1 I 
X A1 9 -600 700 200 R 40 40 1 1 I 
X A2 8 -600 600 200 R 40 40 1 1 I 
X A3 7 -600 500 200 R 40 40 1 1 I 
X A4 6 -600 400 200 R 40 40 1 1 I 
X A5 5 -600 300 200 R 40 40 1 1 I 
X A6 4 -600 200 200 R 40 40 1 1 I 
X A7 3 -600 100 200 R 40 40 1 1 I 
X A8 25 -600 0 200 R 40 40 1 1 I 
X A9 24 -600 -100 200 R 40 40 1 1 I 
X A10 21 -600 -200 200 R 40 40 1 1 I 
X A11 23 -600 -300 200 R 40 40 1 1 I 
X A12 2 -600 -400 200 R 40 40 1 1 I 
X A13 26 -600 -500 200 R 40 40 1 1 I 
X A14 27 -600 -600 200 R 40 40 1 1 I 
X CE\ 20 -600 -900 200 R 40 40 1 1 I 
X D0 11 500 800 200 L 40 40 1 1 T 
X D1 12 500 700 200 L 40 40 1 1 T 
X D2 13 500 600 200 L 40 40 1 1 T 
X D3 15 500 500 200 L 40 40 1 1 T 
X D4 16 500 400 200 L 40 40 1 1 T 
X D5 17 500 300 200 L 40 40 1 1 T 
X D6 18 500 200 200 L 40 40 1 1 T 
X D7 19 500 100 200 L 40 40 1 1 T 
X NC 1 500 -200 200 L 40 40 1 1 U 
X OE\ 22 -600 -800 200 R 40 40 1 1 I 
X VCC 28 500 -500 200 L 40 40 1 1 W 
X VSS 14 500 -900 200 L 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 623258P
# Package Name: DIL28-6
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 623258P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 623257Z
F0 "IC" -400 925 50 H V L B
F1 "623258P" -400 -1100 50 H V L B
F2 "memory-hitachi-DIL28-6" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -1000 300 -1000
P 2 1 0 0 300 900 300 -1000
P 2 1 0 0 300 900 -400 900
P 2 1 0 0 -400 -1000 -400 900
X A0 10 -600 800 200 R 40 40 1 1 I 
X A1 9 -600 700 200 R 40 40 1 1 I 
X A2 8 -600 600 200 R 40 40 1 1 I 
X A3 7 -600 500 200 R 40 40 1 1 I 
X A4 6 -600 400 200 R 40 40 1 1 I 
X A5 5 -600 300 200 R 40 40 1 1 I 
X A6 4 -600 200 200 R 40 40 1 1 I 
X A7 3 -600 100 200 R 40 40 1 1 I 
X A8 25 -600 0 200 R 40 40 1 1 I 
X A9 24 -600 -100 200 R 40 40 1 1 I 
X A10 21 -600 -200 200 R 40 40 1 1 I 
X A11 23 -600 -300 200 R 40 40 1 1 I 
X A12 2 -600 -400 200 R 40 40 1 1 I 
X A13 26 -600 -500 200 R 40 40 1 1 I 
X A14 27 -600 -600 200 R 40 40 1 1 I 
X CE\ 20 -600 -900 200 R 40 40 1 1 I 
X D0 11 500 800 200 L 40 40 1 1 T 
X D1 12 500 700 200 L 40 40 1 1 T 
X D2 13 500 600 200 L 40 40 1 1 T 
X D3 15 500 500 200 L 40 40 1 1 T 
X D4 16 500 400 200 L 40 40 1 1 T 
X D5 17 500 300 200 L 40 40 1 1 T 
X D6 18 500 200 200 L 40 40 1 1 T 
X D7 19 500 100 200 L 40 40 1 1 T 
X NC 1 500 -200 200 L 40 40 1 1 U 
X OE\ 22 -600 -800 200 R 40 40 1 1 I 
X VCC 28 500 -500 200 L 40 40 1 1 W 
X VSS 14 500 -900 200 L 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 624016P
# Package Name: DIL42
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 624016P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 624016
F0 "IC" -400 1325 50 H V L B
F1 "624016P" -400 -1300 50 H V L B
F2 "memory-hitachi-DIL42" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -1200 400 -1200
P 2 1 0 0 400 1300 400 -1200
P 2 1 0 0 400 1300 -400 1300
P 2 1 0 0 -400 -1200 -400 1300
X A0 10 -600 1200 200 R 40 40 1 1 I 
X A1 9 -600 1100 200 R 40 40 1 1 I 
X A2 8 -600 1000 200 R 40 40 1 1 I 
X A3 7 -600 900 200 R 40 40 1 1 I 
X A4 6 -600 800 200 R 40 40 1 1 I 
X A5 5 -600 700 200 R 40 40 1 1 I 
X A6 4 -600 600 200 R 40 40 1 1 I 
X A7 3 -600 500 200 R 40 40 1 1 I 
X A8 41 -600 400 200 R 40 40 1 1 I 
X A9 40 -600 300 200 R 40 40 1 1 I 
X A10 39 -600 200 200 R 40 40 1 1 I 
X A11 38 -600 100 200 R 40 40 1 1 I 
X A12 37 -600 0 200 R 40 40 1 1 I 
X A13 36 -600 -100 200 R 40 40 1 1 I 
X A14 35 -600 -200 200 R 40 40 1 1 I 
X A15 34 -600 -300 200 R 40 40 1 1 I 
X A16 33 -600 -400 200 R 40 40 1 1 I 
X A17 2 -600 -500 200 R 40 40 1 1 I 
X A18 1 -600 -600 200 R 40 40 1 1 I 
X A19 42 -600 -700 200 R 40 40 1 1 I 
X BHE 32 -600 -1100 200 R 40 40 1 1 I 
X CE\ 11 -600 -1000 200 R 40 40 1 1 I 
X D0 14 600 1200 200 L 40 40 1 1 T 
X D1 16 600 1100 200 L 40 40 1 1 T 
X D2 18 600 1000 200 L 40 40 1 1 T 
X D3 20 600 900 200 L 40 40 1 1 T 
X D4 23 600 800 200 L 40 40 1 1 T 
X D5 25 600 700 200 L 40 40 1 1 T 
X D6 27 600 600 200 L 40 40 1 1 T 
X D7 29 600 500 200 L 40 40 1 1 T 
X D8 15 600 400 200 L 40 40 1 1 T 
X D9 17 600 300 200 L 40 40 1 1 T 
X D10 19 600 200 200 L 40 40 1 1 T 
X D11 21 600 100 200 L 40 40 1 1 T 
X D12 24 600 0 200 L 40 40 1 1 T 
X D13 26 600 -100 200 L 40 40 1 1 T 
X D14 28 600 -200 200 L 40 40 1 1 T 
X D15/A-1 30 600 -300 200 L 40 40 1 1 T 
X OE\ 13 -600 -900 200 R 40 40 1 1 I 
X VCC 22 600 -600 200 L 40 40 1 1 W 
X VSS 12 600 -1100 200 L 40 40 1 1 W 
X VSS@1 31 600 -1000 200 L 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 624256P
# Package Name: DIL28-4
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 624256P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 624256
F0 "IC" -400 1125 50 H V L B
F1 "624256P" -400 -1300 50 H V L B
F2 "memory-hitachi-DIL28-4" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -1200 300 -1200
P 2 1 0 0 300 1100 300 -1200
P 2 1 0 0 300 1100 -400 1100
P 2 1 0 0 -400 -1200 -400 1100
X A0 1 -600 1000 200 R 40 40 1 1 I 
X A1 2 -600 900 200 R 40 40 1 1 I 
X A2 3 -600 800 200 R 40 40 1 1 I 
X A3 4 -600 700 200 R 40 40 1 1 I 
X A4 5 -600 600 200 R 40 40 1 1 I 
X A5 6 -600 500 200 R 40 40 1 1 I 
X A6 7 -600 400 200 R 40 40 1 1 I 
X A7 8 -600 300 200 R 40 40 1 1 I 
X A8 9 -600 200 200 R 40 40 1 1 I 
X A9 10 -600 100 200 R 40 40 1 1 I 
X A10 11 -600 0 200 R 40 40 1 1 I 
X A11 21 -600 -100 200 R 40 40 1 1 I 
X A12 22 -600 -200 200 R 40 40 1 1 I 
X A13 23 -600 -300 200 R 40 40 1 1 I 
X A14 24 -600 -400 200 R 40 40 1 1 I 
X A15 25 -600 -500 200 R 40 40 1 1 I 
X A16 26 -600 -600 200 R 40 40 1 1 I 
X A17 27 -600 -700 200 R 40 40 1 1 I 
X CS\ 12 -600 -1100 200 R 40 40 1 1 I 
X I/O1 19 500 1000 200 L 40 40 1 1 B 
X I/O2 18 500 900 200 L 40 40 1 1 B 
X I/O3 17 500 800 200 L 40 40 1 1 B 
X I/O4 16 500 700 200 L 40 40 1 1 B 
X NC 20 500 300 200 L 40 40 1 1 U 
X OE\ 13 -600 -1000 200 R 40 40 1 1 I 
X VCC 28 500 -700 200 L 40 40 1 1 W 
X VSS 14 500 -1100 200 L 40 40 1 1 W 
X WE\ 15 -600 -900 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: 628128P
# Package Name: DIL32
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 628128P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 628128
F0 "IC" -400 1225 50 H V L B
F1 "628128P" -400 -1200 50 H V L B
F2 "memory-hitachi-DIL32" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -1100 300 -1100
P 2 1 0 0 300 1200 300 -1100
P 2 1 0 0 300 1200 -400 1200
P 2 1 0 0 -400 -1100 -400 1200
X A0 12 -600 1100 200 R 40 40 1 1 I 
X A1 11 -600 1000 200 R 40 40 1 1 I 
X A2 10 -600 900 200 R 40 40 1 1 I 
X A3 9 -600 800 200 R 40 40 1 1 I 
X A4 8 -600 700 200 R 40 40 1 1 I 
X A5 7 -600 600 200 R 40 40 1 1 I 
X A6 6 -600 500 200 R 40 40 1 1 I 
X A7 5 -600 400 200 R 40 40 1 1 I 
X A8 27 -600 300 200 R 40 40 1 1 I 
X A9 26 -600 200 200 R 40 40 1 1 I 
X A10 23 -600 100 200 R 40 40 1 1 I 
X A11 25 -600 0 200 R 40 40 1 1 I 
X A12 4 -600 -100 200 R 40 40 1 1 I 
X A13 28 -600 -200 200 R 40 40 1 1 I 
X A14 3 -600 -300 200 R 40 40 1 1 I 
X A15 31 -600 -400 200 R 40 40 1 1 I 
X A16 2 -600 -500 200 R 40 40 1 1 I 
X CS1\ 22 -600 -900 200 R 40 40 1 1 I 
X CS2 30 -600 -1000 200 R 40 40 1 1 I 
X I/O0 13 500 1100 200 L 40 40 1 1 B 
X I/O1 14 500 1000 200 L 40 40 1 1 B 
X I/O2 15 500 900 200 L 40 40 1 1 B 
X I/O3 17 500 800 200 L 40 40 1 1 B 
X I/O4 18 500 700 200 L 40 40 1 1 B 
X I/O5 19 500 600 200 L 40 40 1 1 B 
X I/O6 20 500 500 200 L 40 40 1 1 B 
X I/O7 21 500 400 200 L 40 40 1 1 B 
X NC 1 500 100 200 L 40 40 1 1 U 
X OE\ 24 -600 -800 200 R 40 40 1 1 I 
X VCC 32 500 -600 200 L 40 40 1 1 W 
X VSS 16 500 -1000 200 L 40 40 1 1 W 
X WE\ 29 -600 -700 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: HM10490
# Package Name: DIL22-3
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF HM10490 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 10490
F0 "IC" -400 1025 50 H V L B
F1 "HM10490" -400 -1200 50 H V L B
F2 "memory-hitachi-DIL22-3" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -1100 300 -1100
P 2 1 0 0 300 1000 300 -1100
P 2 1 0 0 300 1000 -400 1000
P 2 1 0 0 -400 -1100 -400 1000
X A0 2 -600 900 200 R 40 40 1 1 I 
X A1 3 -600 800 200 R 40 40 1 1 I 
X A2 4 -600 700 200 R 40 40 1 1 I 
X A3 5 -600 600 200 R 40 40 1 1 I 
X A4 6 -600 500 200 R 40 40 1 1 I 
X A5 7 -600 400 200 R 40 40 1 1 I 
X A6 8 -600 300 200 R 40 40 1 1 I 
X A7 9 -600 200 200 R 40 40 1 1 I 
X A8 10 -600 100 200 R 40 40 1 1 I 
X A9 12 -600 0 200 R 40 40 1 1 I 
X A10 13 -600 -100 200 R 40 40 1 1 I 
X A11 14 -600 -200 200 R 40 40 1 1 I 
X A12 15 -600 -300 200 R 40 40 1 1 I 
X A13 16 -600 -400 200 R 40 40 1 1 I 
X A14 17 -600 -500 200 R 40 40 1 1 I 
X A15 18 -600 -600 200 R 40 40 1 1 I 
X CS\ 20 -600 -1000 200 R 40 40 1 1 I 
X DIN 21 -600 -800 200 R 40 40 1 1 I 
X DOUT 1 500 -800 200 L 40 40 1 1 T 
X VCC 22 500 900 200 L 40 40 1 1 W 
X VEE 11 500 -1000 200 L 40 40 1 1 W 
X WE\ 19 -600 -900 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#End Library
