Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Wed Aug  8 20:22:42 2018
| Host         : nicolas-xeon running 64-bit unknown
| Command      : report_control_sets -verbose -file ME_top_control_sets_placed.rpt
| Design       : ME_top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    20 |
| Unused register locations in slices containing registers |    59 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              40 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             112 |           34 |
| Yes          | No                    | No                     |             101 |           25 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------+------------------------------------------------+----------------------------------------------------------------+------------------+----------------+
|        Clock Signal        |                  Enable Signal                 |                        Set/Reset Signal                        | Slice Load Count | Bel Load Count |
+----------------------------+------------------------------------------------+----------------------------------------------------------------+------------------+----------------+
|  clk_100M_IBUF_BUFG        | u32_to_bcd_inst/shift[7]_i_1_n_0               |                                                                |                1 |              4 |
|  clk_100M_IBUF_BUFG        | u32_to_bcd_inst/shift[27]_i_1_n_0              |                                                                |                1 |              4 |
|  clk_100M_IBUF_BUFG        | u32_to_bcd_inst/shift[23]_i_1_n_0              |                                                                |                1 |              4 |
|  clk_100M_IBUF_BUFG        | u32_to_bcd_inst/shift[19]_i_1_n_0              |                                                                |                1 |              4 |
|  clk_100M_IBUF_BUFG        | u32_to_bcd_inst/shift[15]_i_1_n_0              |                                                                |                1 |              4 |
|  clk_100M_IBUF_BUFG        | u32_to_bcd_inst/shift[11]_i_1_n_0              |                                                                |                1 |              4 |
|  clk_div_ss_display/clk_ss |                                                |                                                                |                2 |              4 |
|  clk_100M_IBUF_BUFG        | u32_to_bcd_inst/shift[31]_i_1_n_0              |                                                                |                1 |              4 |
|  clk_100M_IBUF_BUFG        | u32_to_bcd_inst/shift[3]_i_1_n_0               |                                                                |                1 |              4 |
|  clk_100M_IBUF_BUFG        | u32_to_bcd_inst/counter[5]_i_1_n_0             |                                                                |                3 |              5 |
|  clk_100M_IBUF_BUFG        | uart_basic_inst/uart_rx_blk/rx_data[7]_i_1_n_0 | reset                                                          |                1 |              8 |
|  clk_100M_IBUF_BUFG        | UART_control_inst/TX_control_inst0/E[0]        | reset                                                          |                3 |              8 |
|  clk_100M_IBUF_BUFG        | uart_basic_inst/rx_ready                       |                                                                |                3 |             16 |
|  clk_100M_IBUF_BUFG        | UART_control_inst/TX_control_inst0/tx_data16   |                                                                |                5 |             16 |
|  clk_100M_IBUF_BUFG        |                                                | uart_basic_inst/uart_tx_blk/SR[0]                              |                5 |             19 |
|  clk_100M_IBUF_BUFG        |                                                | clk_div_ss_display/clk_out                                     |                7 |             26 |
|  clk_100M_IBUF_BUFG        | u32_to_bcd_inst/bcd0                           |                                                                |                6 |             32 |
|  clk_100M_IBUF_BUFG        |                                                | UART_control_inst/TX_control_inst0/hold_state_timer[0]_i_1_n_0 |                8 |             32 |
|  clk_100M_IBUF_BUFG        |                                                | reset                                                          |               14 |             35 |
|  clk_100M_IBUF_BUFG        |                                                |                                                                |               12 |             36 |
+----------------------------+------------------------------------------------+----------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     9 |
| 5      |                     1 |
| 8      |                     2 |
| 16+    |                     8 |
+--------+-----------------------+


