[file:.\..\..\..\..\VHDL Files\DDS_sine.vhd]
Enabled=1
[file:.\..\..\..\..\VHDL Files\FunctionGen_pll.vhd]
Enabled=1
[file:.\..\..\..\..\vhdl files\SPI_Master.vhd]
Enabled=1
[file:.\..\..\..\..\VHDL Files\Top.vhd]
Enabled=1
[View]
Entity=
Architecture=
TopLevelType=
