INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 06:41:51 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.235ns  (required time - arrival time)
  Source:                 buffer41/fifo/Head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            buffer21/dataReg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.700ns  (clk rise@4.700ns - clk rise@0.000ns)
  Data Path Delay:        6.681ns  (logic 1.563ns (23.396%)  route 5.118ns (76.604%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT3=2 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.183 - 4.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2947, unset)         0.508     0.508    buffer41/fifo/clk
    SLICE_X86Y108        FDRE                                         r  buffer41/fifo/Head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y108        FDRE (Prop_fdre_C_Q)         0.232     0.740 r  buffer41/fifo/Head_reg[1]/Q
                         net (fo=11, routed)          0.614     1.354    buffer41/fifo/Head[1]
    SLICE_X85Y109        LUT6 (Prop_lut6_I2_O)        0.119     1.473 r  buffer41/fifo/Tail[3]_i_10/O
                         net (fo=1, routed)           0.219     1.692    buffer41/fifo/Tail[3]_i_10_n_0
    SLICE_X85Y109        LUT6 (Prop_lut6_I0_O)        0.043     1.735 r  buffer41/fifo/Tail[3]_i_9/O
                         net (fo=5, routed)           0.334     2.069    buffer41/fifo/fifo_out
    SLICE_X82Y106        LUT3 (Prop_lut3_I2_O)        0.043     2.112 r  buffer41/fifo/Tail[3]_i_5/O
                         net (fo=8, routed)           0.390     2.502    init19/control/buffer41_outs
    SLICE_X77Y107        LUT6 (Prop_lut6_I5_O)        0.043     2.545 r  init19/control/i___0_i_9/O
                         net (fo=21, routed)          0.532     3.077    init0/control/p_2_in_31
    SLICE_X76Y105        LUT6 (Prop_lut6_I3_O)        0.043     3.120 r  init0/control/i___0_i_61/O
                         net (fo=1, routed)           0.302     3.422    cmpi4/i___0_i_34_0
    SLICE_X76Y106        LUT3 (Prop_lut3_I0_O)        0.043     3.465 r  cmpi4/i___0_i_52/O
                         net (fo=1, routed)           0.000     3.465    cmpi4/i___0_i_52_n_0
    SLICE_X76Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     3.703 r  cmpi4/i___0_i_34/CO[3]
                         net (fo=1, routed)           0.000     3.703    cmpi4/i___0_i_34_n_0
    SLICE_X76Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.753 r  cmpi4/i___0_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.753    cmpi4/i___0_i_20_n_0
    SLICE_X76Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     3.860 r  cmpi4/i___0_i_8/CO[2]
                         net (fo=8, routed)           0.222     4.083    init0/control/result[0]
    SLICE_X75Y107        LUT2 (Prop_lut2_I0_O)        0.129     4.212 f  init0/control/i___0_i_11/O
                         net (fo=2, routed)           0.306     4.517    buffer47/fifo/Full_reg_4
    SLICE_X74Y108        LUT6 (Prop_lut6_I0_O)        0.129     4.646 f  buffer47/fifo/i___0_i_4/O
                         net (fo=6, routed)           0.270     4.917    init19/control/transmitValue_i_14_1
    SLICE_X76Y109        LUT6 (Prop_lut6_I4_O)        0.043     4.960 f  init19/control/join_inputs//i___0/O
                         net (fo=1, routed)           0.173     5.132    init19/control/mux23_outs_ready
    SLICE_X75Y108        LUT5 (Prop_lut5_I4_O)        0.043     5.175 r  init19/control/transmitValue_i_14/O
                         net (fo=2, routed)           0.299     5.474    fork45/control/generateBlocks[0].regblock/transmitValue_i_7__2_0
    SLICE_X75Y105        LUT6 (Prop_lut6_I5_O)        0.043     5.517 r  fork45/control/generateBlocks[0].regblock/transmitValue_i_10__0/O
                         net (fo=2, routed)           0.295     5.811    init0/control/transmitValue_i_4__8
    SLICE_X75Y104        LUT6 (Prop_lut6_I1_O)        0.043     5.854 r  init0/control/transmitValue_i_7__2/O
                         net (fo=1, routed)           0.178     6.033    buffer33/control/transmitValue_i_2__11
    SLICE_X76Y103        LUT6 (Prop_lut6_I1_O)        0.043     6.076 f  buffer33/control/transmitValue_i_4__8/O
                         net (fo=2, routed)           0.229     6.304    buffer40/fifo/transmitValue_i_3__28_1
    SLICE_X76Y102        LUT6 (Prop_lut6_I3_O)        0.043     6.347 r  buffer40/fifo/transmitValue_i_5__2/O
                         net (fo=1, routed)           0.268     6.615    fork36/control/generateBlocks[0].regblock/transmitValue_reg_7
    SLICE_X76Y103        LUT6 (Prop_lut6_I2_O)        0.043     6.658 f  fork36/control/generateBlocks[0].regblock/transmitValue_i_3__28/O
                         net (fo=19, routed)          0.291     6.949    buffer20/control/fullReg_reg_1
    SLICE_X75Y106        LUT6 (Prop_lut6_I5_O)        0.043     6.992 r  buffer20/control/dataReg[5]_i_1__1/O
                         net (fo=6, routed)           0.197     7.189    buffer21/E[0]
    SLICE_X75Y106        FDRE                                         r  buffer21/dataReg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.700     4.700 r  
                                                      0.000     4.700 r  clk (IN)
                         net (fo=2947, unset)         0.483     5.183    buffer21/clk
    SLICE_X75Y106        FDRE                                         r  buffer21/dataReg_reg[2]/C
                         clock pessimism              0.000     5.183    
                         clock uncertainty           -0.035     5.147    
    SLICE_X75Y106        FDRE (Setup_fdre_C_CE)      -0.194     4.953    buffer21/dataReg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.953    
                         arrival time                          -7.189    
  -------------------------------------------------------------------
                         slack                                 -2.235    




