

================================================================
== Vitis HLS Report for 'CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1'
================================================================
* Date:           Mon Jul 14 02:16:02 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        CNN_HLS
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.754 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    14108|    14108|  0.141 ms|  0.141 ms|  14091|  14091|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_41_1_loop_for_ap_1  |    14106|    14106|        38|         11|          1|  1280|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 11, depth = 38


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 38
* Pipeline : 1
  Pipeline-0 : II = 11, D = 38, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.75>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%y_1 = alloca i32 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:43->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 41 'alloca' 'y_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 42 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%indvar_flatten9 = alloca i32 1"   --->   Operation 43 'alloca' 'indvar_flatten9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Weights, void @empty_8, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten9"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln41 = store i3 0, i3 %n" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 46 'store' 'store_ln41' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln43 = store i9 0, i9 %y_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:43->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 47 'store' 'store_ln43' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i22"   --->   Operation 48 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%indvar_flatten9_load = load i11 %indvar_flatten9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 49 'load' 'indvar_flatten9_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.79ns)   --->   "%icmp_ln41 = icmp_eq  i11 %indvar_flatten9_load, i11 1280" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 50 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.79ns)   --->   "%add_ln41 = add i11 %indvar_flatten9_load, i11 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 51 'add' 'add_ln41' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %for.inc45.i53, void %if.end.i.i.i.i.preheader.exitStub" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 52 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%y_1_load = load i9 %y_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:43->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 53 'load' 'y_1_load' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.77ns)   --->   "%icmp_ln43 = icmp_eq  i9 %y_1_load, i9 320" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:43->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 54 'icmp' 'icmp_ln43' <Predicate = (!icmp_ln41)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.39ns)   --->   "%select_ln41 = select i1 %icmp_ln43, i9 0, i9 %y_1_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 55 'select' 'select_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i9 %select_ln41" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:43->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 56 'zext' 'zext_ln43_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 57 [13/13] (1.53ns)   --->   "%urem_ln43 = urem i9 %select_ln41, i9 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:43->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 57 'urem' 'urem_ln43' <Predicate = (!icmp_ln41)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.77ns)   --->   "%add_ln49 = add i9 %select_ln41, i9 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 58 'add' 'add_ln49' <Predicate = (!icmp_ln41)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i9 %add_ln49" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 59 'zext' 'zext_ln49_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (2.14ns)   --->   "%mul_ln49_20 = mul i19 %zext_ln49_1, i19 683" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 60 'mul' 'mul_ln49_20' <Predicate = (!icmp_ln41)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_150 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln49_20, i32 11, i32 18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 61 'partselect' 'tmp_150' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i8 %tmp_150" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 62 'zext' 'zext_ln49' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_1 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 63 'getelementptr' 'OutPadConv1_addr_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%OutPadConv1_1_addr_1 = getelementptr i16 %OutPadConv1_1, i64 0, i64 %zext_ln49" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 64 'getelementptr' 'OutPadConv1_1_addr_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%OutPadConv1_2_addr_1 = getelementptr i16 %OutPadConv1_2, i64 0, i64 %zext_ln49" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 65 'getelementptr' 'OutPadConv1_2_addr_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (1.23ns)   --->   "%OutPadConv1_load_1 = load i9 %OutPadConv1_addr_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 66 'load' 'OutPadConv1_load_1' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_1 : Operation 67 [2/2] (1.23ns)   --->   "%OutPadConv1_1_load_1 = load i9 %OutPadConv1_1_addr_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 67 'load' 'OutPadConv1_1_load_1' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_1 : Operation 68 [2/2] (1.23ns)   --->   "%OutPadConv1_2_load_1 = load i9 %OutPadConv1_2_addr_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 68 'load' 'OutPadConv1_2_load_1' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_1 : Operation 69 [1/1] (2.39ns) (grouped into DSP with root node mul_ln49_23)   --->   "%add_ln49_10 = add i10 %zext_ln43_1, i10 325" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 69 'add' 'add_ln49_10' <Predicate = (!icmp_ln41)> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into DSP with root node mul_ln49_23)   --->   "%zext_ln49_8 = zext i10 %add_ln49_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 70 'zext' 'zext_ln49_8' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 71 [4/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln49_23 = mul i21 %zext_ln49_8, i21 1366" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 71 'mul' 'mul_ln49_23' <Predicate = (!icmp_ln41)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 72 [1/1] (2.39ns) (grouped into DSP with root node mul_ln49_24)   --->   "%add_ln49_12 = add i10 %zext_ln43_1, i10 326" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 72 'add' 'add_ln49_12' <Predicate = (!icmp_ln41)> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into DSP with root node mul_ln49_24)   --->   "%zext_ln49_10 = zext i10 %add_ln49_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 73 'zext' 'zext_ln49_10' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 74 [4/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln49_24 = mul i21 %zext_ln49_10, i21 1366" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 74 'mul' 'mul_ln49_24' <Predicate = (!icmp_ln41)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 75 [1/1] (2.39ns) (grouped into DSP with root node mul_ln49_25)   --->   "%add_ln49_16 = add i10 %zext_ln43_1, i10 328" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 75 'add' 'add_ln49_16' <Predicate = (!icmp_ln41)> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into DSP with root node mul_ln49_25)   --->   "%zext_ln49_13 = zext i10 %add_ln49_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 76 'zext' 'zext_ln49_13' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 77 [4/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln49_25 = mul i21 %zext_ln49_13, i21 1366" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 77 'mul' 'mul_ln49_25' <Predicate = (!icmp_ln41)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 78 [1/1] (0.42ns)   --->   "%store_ln41 = store i11 %add_ln41, i11 %indvar_flatten9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 78 'store' 'store_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.42>
ST_1 : Operation 79 [1/1] (0.42ns)   --->   "%store_ln43 = store i9 %add_ln49, i9 %y_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:43->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 79 'store' 'store_ln43' <Predicate = (!icmp_ln41)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 4.15>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i9 %select_ln41" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:43->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 80 'zext' 'zext_ln43' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 81 [12/13] (1.53ns)   --->   "%urem_ln43 = urem i9 %select_ln41, i9 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:43->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 81 'urem' 'urem_ln43' <Predicate = (!icmp_ln41)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_load_1 = load i9 %OutPadConv1_addr_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 82 'load' 'OutPadConv1_load_1' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_2 : Operation 83 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_1_load_1 = load i9 %OutPadConv1_1_addr_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 83 'load' 'OutPadConv1_1_load_1' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_2 : Operation 84 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_2_load_1 = load i9 %OutPadConv1_2_addr_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 84 'load' 'OutPadConv1_2_load_1' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_2 : Operation 85 [1/1] (0.77ns)   --->   "%add_ln49_2 = add i9 %select_ln41, i9 2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 85 'add' 'add_ln49_2' <Predicate = (!icmp_ln41)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln49_3 = zext i9 %add_ln49_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 86 'zext' 'zext_ln49_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (2.14ns)   --->   "%mul_ln49_21 = mul i19 %zext_ln49_3, i19 683" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 87 'mul' 'mul_ln49_21' <Predicate = (!icmp_ln41)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_151 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln49_21, i32 11, i32 18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 88 'partselect' 'tmp_151' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln49_2 = zext i8 %tmp_151" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 89 'zext' 'zext_ln49_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_2 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 90 'getelementptr' 'OutPadConv1_addr_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%OutPadConv1_1_addr_2 = getelementptr i16 %OutPadConv1_1, i64 0, i64 %zext_ln49_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 91 'getelementptr' 'OutPadConv1_1_addr_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%OutPadConv1_2_addr_2 = getelementptr i16 %OutPadConv1_2, i64 0, i64 %zext_ln49_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 92 'getelementptr' 'OutPadConv1_2_addr_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 93 [2/2] (1.23ns)   --->   "%OutPadConv1_load_2 = load i9 %OutPadConv1_addr_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 93 'load' 'OutPadConv1_load_2' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_2 : Operation 94 [2/2] (1.23ns)   --->   "%OutPadConv1_1_load_2 = load i9 %OutPadConv1_1_addr_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 94 'load' 'OutPadConv1_1_load_2' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_2 : Operation 95 [2/2] (1.23ns)   --->   "%OutPadConv1_2_load_2 = load i9 %OutPadConv1_2_addr_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 95 'load' 'OutPadConv1_2_load_2' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_2 : Operation 96 [3/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln49_23 = mul i21 %zext_ln49_8, i21 1366" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 96 'mul' 'mul_ln49_23' <Predicate = (!icmp_ln41)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 97 [3/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln49_24 = mul i21 %zext_ln49_10, i21 1366" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 97 'mul' 'mul_ln49_24' <Predicate = (!icmp_ln41)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 98 [3/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln49_25 = mul i21 %zext_ln49_13, i21 1366" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 98 'mul' 'mul_ln49_25' <Predicate = (!icmp_ln41)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 99 [1/1] (2.39ns) (grouped into DSP with root node mul_ln49_29)   --->   "%add_ln49_30 = add i11 %zext_ln43, i11 973" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 99 'add' 'add_ln49_30' <Predicate = (!icmp_ln41)> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into DSP with root node mul_ln49_29)   --->   "%zext_ln49_24 = zext i11 %add_ln49_30" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 100 'zext' 'zext_ln49_24' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 101 [4/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln49_29 = mul i23 %zext_ln49_24, i23 2731" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 101 'mul' 'mul_ln49_29' <Predicate = (!icmp_ln41)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 102 [1/1] (2.39ns) (grouped into DSP with root node mul_ln49_30)   --->   "%add_ln49_32 = add i11 %zext_ln43, i11 974" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 102 'add' 'add_ln49_32' <Predicate = (!icmp_ln41)> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 103 [1/1] (0.00ns) (grouped into DSP with root node mul_ln49_30)   --->   "%zext_ln49_26 = zext i11 %add_ln49_32" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 103 'zext' 'zext_ln49_26' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 104 [4/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln49_30 = mul i23 %zext_ln49_26, i23 2731" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 104 'mul' 'mul_ln49_30' <Predicate = (!icmp_ln41)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 4.15>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln43_3 = zext i9 %select_ln41" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:43->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 105 'zext' 'zext_ln43_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (2.14ns)   --->   "%mul_ln43 = mul i19 %zext_ln43_3, i19 683" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:43->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 106 'mul' 'mul_ln43' <Predicate = (!icmp_ln41)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_149 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln43, i32 11, i32 18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:43->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 107 'partselect' 'tmp_149' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln43_2 = zext i8 %tmp_149" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:43->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 108 'zext' 'zext_ln43_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln43_1 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %mul_ln43, i32 11, i32 17" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:43->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 109 'partselect' 'trunc_ln43_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 110 [11/13] (1.53ns)   --->   "%urem_ln43 = urem i9 %select_ln41, i9 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:43->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 110 'urem' 'urem_ln43' <Predicate = (!icmp_ln41)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%OutPadConv1_addr = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln43_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 111 'getelementptr' 'OutPadConv1_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%OutPadConv1_1_addr = getelementptr i16 %OutPadConv1_1, i64 0, i64 %zext_ln43_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 112 'getelementptr' 'OutPadConv1_1_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%OutPadConv1_2_addr = getelementptr i16 %OutPadConv1_2, i64 0, i64 %zext_ln43_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 113 'getelementptr' 'OutPadConv1_2_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 114 [2/2] (1.23ns)   --->   "%OutPadConv1_load = load i9 %OutPadConv1_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 114 'load' 'OutPadConv1_load' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_3 : Operation 115 [2/2] (1.23ns)   --->   "%OutPadConv1_1_load = load i9 %OutPadConv1_1_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 115 'load' 'OutPadConv1_1_load' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_3 : Operation 116 [2/2] (1.23ns)   --->   "%OutPadConv1_2_load = load i9 %OutPadConv1_2_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 116 'load' 'OutPadConv1_2_load' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_3 : Operation 117 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_load_2 = load i9 %OutPadConv1_addr_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 117 'load' 'OutPadConv1_load_2' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_3 : Operation 118 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_1_load_2 = load i9 %OutPadConv1_1_addr_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 118 'load' 'OutPadConv1_1_load_2' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_3 : Operation 119 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_2_load_2 = load i9 %OutPadConv1_2_addr_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 119 'load' 'OutPadConv1_2_load_2' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_3 : Operation 120 [1/1] (0.77ns)   --->   "%add_ln49_4 = add i7 %trunc_ln43_1, i7 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 120 'add' 'add_ln49_4' <Predicate = (!icmp_ln41)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln49_4 = zext i7 %add_ln49_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 121 'zext' 'zext_ln49_4' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_3 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 122 'getelementptr' 'OutPadConv1_addr_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%OutPadConv1_1_addr_3 = getelementptr i16 %OutPadConv1_1, i64 0, i64 %zext_ln49_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 123 'getelementptr' 'OutPadConv1_1_addr_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%OutPadConv1_2_addr_3 = getelementptr i16 %OutPadConv1_2, i64 0, i64 %zext_ln49_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 124 'getelementptr' 'OutPadConv1_2_addr_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 125 [2/2] (1.23ns)   --->   "%OutPadConv1_load_3 = load i9 %OutPadConv1_addr_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 125 'load' 'OutPadConv1_load_3' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_3 : Operation 126 [2/2] (1.23ns)   --->   "%OutPadConv1_1_load_3 = load i9 %OutPadConv1_1_addr_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 126 'load' 'OutPadConv1_1_load_3' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_3 : Operation 127 [2/2] (1.23ns)   --->   "%OutPadConv1_2_load_3 = load i9 %OutPadConv1_2_addr_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 127 'load' 'OutPadConv1_2_load_3' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_3 : Operation 128 [2/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln49_23 = mul i21 %zext_ln49_8, i21 1366" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 128 'mul' 'mul_ln49_23' <Predicate = (!icmp_ln41)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 129 [2/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln49_24 = mul i21 %zext_ln49_10, i21 1366" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 129 'mul' 'mul_ln49_24' <Predicate = (!icmp_ln41)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 130 [2/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln49_25 = mul i21 %zext_ln49_13, i21 1366" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 130 'mul' 'mul_ln49_25' <Predicate = (!icmp_ln41)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 131 [3/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln49_29 = mul i23 %zext_ln49_24, i23 2731" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 131 'mul' 'mul_ln49_29' <Predicate = (!icmp_ln41)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 132 [3/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln49_30 = mul i23 %zext_ln49_26, i23 2731" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 132 'mul' 'mul_ln49_30' <Predicate = (!icmp_ln41)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 133 [1/1] (2.39ns) (grouped into DSP with root node mul_ln49_31)   --->   "%add_ln49_36 = add i11 %zext_ln43, i11 976" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 133 'add' 'add_ln49_36' <Predicate = (!icmp_ln41)> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 134 [1/1] (0.00ns) (grouped into DSP with root node mul_ln49_31)   --->   "%zext_ln49_29 = zext i11 %add_ln49_36" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 134 'zext' 'zext_ln49_29' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 135 [4/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln49_31 = mul i23 %zext_ln49_29, i23 2731" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 135 'mul' 'mul_ln49_31' <Predicate = (!icmp_ln41)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 4.15>
ST_4 : Operation 136 [10/13] (1.53ns)   --->   "%urem_ln43 = urem i9 %select_ln41, i9 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:43->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 136 'urem' 'urem_ln43' <Predicate = (!icmp_ln41)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_load = load i9 %OutPadConv1_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 137 'load' 'OutPadConv1_load' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_4 : Operation 138 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_1_load = load i9 %OutPadConv1_1_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 138 'load' 'OutPadConv1_1_load' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_4 : Operation 139 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_2_load = load i9 %OutPadConv1_2_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 139 'load' 'OutPadConv1_2_load' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_4 : Operation 140 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_load_3 = load i9 %OutPadConv1_addr_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 140 'load' 'OutPadConv1_load_3' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_4 : Operation 141 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_1_load_3 = load i9 %OutPadConv1_1_addr_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 141 'load' 'OutPadConv1_1_load_3' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_4 : Operation 142 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_2_load_3 = load i9 %OutPadConv1_2_addr_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 142 'load' 'OutPadConv1_2_load_3' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_4 : Operation 143 [1/1] (0.77ns)   --->   "%add_ln49_6 = add i9 %select_ln41, i9 4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 143 'add' 'add_ln49_6' <Predicate = (!icmp_ln41)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln49_5 = zext i9 %add_ln49_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 144 'zext' 'zext_ln49_5' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (2.14ns)   --->   "%mul_ln49_22 = mul i19 %zext_ln49_5, i19 683" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 145 'mul' 'mul_ln49_22' <Predicate = (!icmp_ln41)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_152 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln49_22, i32 11, i32 18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 146 'partselect' 'tmp_152' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln49_6 = zext i8 %tmp_152" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 147 'zext' 'zext_ln49_6' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_4 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 148 'getelementptr' 'OutPadConv1_addr_4' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%OutPadConv1_1_addr_4 = getelementptr i16 %OutPadConv1_1, i64 0, i64 %zext_ln49_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 149 'getelementptr' 'OutPadConv1_1_addr_4' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%OutPadConv1_2_addr_4 = getelementptr i16 %OutPadConv1_2, i64 0, i64 %zext_ln49_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 150 'getelementptr' 'OutPadConv1_2_addr_4' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 151 [2/2] (1.23ns)   --->   "%OutPadConv1_load_4 = load i9 %OutPadConv1_addr_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 151 'load' 'OutPadConv1_load_4' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_4 : Operation 152 [2/2] (1.23ns)   --->   "%OutPadConv1_1_load_4 = load i9 %OutPadConv1_1_addr_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 152 'load' 'OutPadConv1_1_load_4' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_4 : Operation 153 [2/2] (1.23ns)   --->   "%OutPadConv1_2_load_4 = load i9 %OutPadConv1_2_addr_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 153 'load' 'OutPadConv1_2_load_4' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_4 : Operation 154 [1/1] (0.76ns)   --->   "%add_ln49_8 = add i8 %tmp_149, i8 108" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 154 'add' 'add_ln49_8' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln49_7 = zext i8 %add_ln49_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 155 'zext' 'zext_ln49_7' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_5 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 156 'getelementptr' 'OutPadConv1_addr_5' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%OutPadConv1_1_addr_5 = getelementptr i16 %OutPadConv1_1, i64 0, i64 %zext_ln49_7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 157 'getelementptr' 'OutPadConv1_1_addr_5' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%OutPadConv1_2_addr_5 = getelementptr i16 %OutPadConv1_2, i64 0, i64 %zext_ln49_7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 158 'getelementptr' 'OutPadConv1_2_addr_5' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 159 [2/2] (1.23ns)   --->   "%OutPadConv1_load_5 = load i9 %OutPadConv1_addr_5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 159 'load' 'OutPadConv1_load_5' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_4 : Operation 160 [2/2] (1.23ns)   --->   "%OutPadConv1_1_load_5 = load i9 %OutPadConv1_1_addr_5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 160 'load' 'OutPadConv1_1_load_5' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_4 : Operation 161 [2/2] (1.23ns)   --->   "%OutPadConv1_2_load_5 = load i9 %OutPadConv1_2_addr_5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 161 'load' 'OutPadConv1_2_load_5' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_4 : Operation 162 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln49_23 = mul i21 %zext_ln49_8, i21 1366" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 162 'mul' 'mul_ln49_23' <Predicate = (!icmp_ln41)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_153 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln49_23, i32 12, i32 20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 163 'partselect' 'tmp_153' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 164 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln49_24 = mul i21 %zext_ln49_10, i21 1366" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 164 'mul' 'mul_ln49_24' <Predicate = (!icmp_ln41)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_154 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln49_24, i32 12, i32 20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 165 'partselect' 'tmp_154' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 166 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln49_25 = mul i21 %zext_ln49_13, i21 1366" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 166 'mul' 'mul_ln49_25' <Predicate = (!icmp_ln41)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_155 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln49_25, i32 12, i32 20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 167 'partselect' 'tmp_155' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 168 [2/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln49_29 = mul i23 %zext_ln49_24, i23 2731" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 168 'mul' 'mul_ln49_29' <Predicate = (!icmp_ln41)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 169 [2/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln49_30 = mul i23 %zext_ln49_26, i23 2731" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 169 'mul' 'mul_ln49_30' <Predicate = (!icmp_ln41)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 170 [3/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln49_31 = mul i23 %zext_ln49_29, i23 2731" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 170 'mul' 'mul_ln49_31' <Predicate = (!icmp_ln41)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.53>
ST_5 : Operation 171 [9/13] (1.53ns)   --->   "%urem_ln43 = urem i9 %select_ln41, i9 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:43->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 171 'urem' 'urem_ln43' <Predicate = (!icmp_ln41)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_load_4 = load i9 %OutPadConv1_addr_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 172 'load' 'OutPadConv1_load_4' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_5 : Operation 173 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_1_load_4 = load i9 %OutPadConv1_1_addr_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 173 'load' 'OutPadConv1_1_load_4' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_5 : Operation 174 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_2_load_4 = load i9 %OutPadConv1_2_addr_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 174 'load' 'OutPadConv1_2_load_4' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_5 : Operation 175 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_load_5 = load i9 %OutPadConv1_addr_5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 175 'load' 'OutPadConv1_load_5' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_5 : Operation 176 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_1_load_5 = load i9 %OutPadConv1_1_addr_5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 176 'load' 'OutPadConv1_1_load_5' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_5 : Operation 177 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_2_load_5 = load i9 %OutPadConv1_2_addr_5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 177 'load' 'OutPadConv1_2_load_5' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln49_9 = zext i9 %tmp_153" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 178 'zext' 'zext_ln49_9' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_6 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 179 'getelementptr' 'OutPadConv1_addr_6' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%OutPadConv1_1_addr_6 = getelementptr i16 %OutPadConv1_1, i64 0, i64 %zext_ln49_9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 180 'getelementptr' 'OutPadConv1_1_addr_6' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%OutPadConv1_2_addr_6 = getelementptr i16 %OutPadConv1_2, i64 0, i64 %zext_ln49_9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 181 'getelementptr' 'OutPadConv1_2_addr_6' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 182 [2/2] (1.23ns)   --->   "%OutPadConv1_load_6 = load i9 %OutPadConv1_addr_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 182 'load' 'OutPadConv1_load_6' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_5 : Operation 183 [2/2] (1.23ns)   --->   "%OutPadConv1_1_load_6 = load i9 %OutPadConv1_1_addr_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 183 'load' 'OutPadConv1_1_load_6' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_5 : Operation 184 [2/2] (1.23ns)   --->   "%OutPadConv1_2_load_6 = load i9 %OutPadConv1_2_addr_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 184 'load' 'OutPadConv1_2_load_6' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln49_11 = zext i9 %tmp_154" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 185 'zext' 'zext_ln49_11' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_7 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_11" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 186 'getelementptr' 'OutPadConv1_addr_7' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%OutPadConv1_1_addr_7 = getelementptr i16 %OutPadConv1_1, i64 0, i64 %zext_ln49_11" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 187 'getelementptr' 'OutPadConv1_1_addr_7' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%OutPadConv1_2_addr_7 = getelementptr i16 %OutPadConv1_2, i64 0, i64 %zext_ln49_11" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 188 'getelementptr' 'OutPadConv1_2_addr_7' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 189 [2/2] (1.23ns)   --->   "%OutPadConv1_load_7 = load i9 %OutPadConv1_addr_7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 189 'load' 'OutPadConv1_load_7' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_5 : Operation 190 [2/2] (1.23ns)   --->   "%OutPadConv1_1_load_7 = load i9 %OutPadConv1_1_addr_7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 190 'load' 'OutPadConv1_1_load_7' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_5 : Operation 191 [2/2] (1.23ns)   --->   "%OutPadConv1_2_load_7 = load i9 %OutPadConv1_2_addr_7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 191 'load' 'OutPadConv1_2_load_7' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_5 : Operation 192 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln49_29 = mul i23 %zext_ln49_24, i23 2731" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 192 'mul' 'mul_ln49_29' <Predicate = (!icmp_ln41)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_159 = partselect i10 @_ssdm_op_PartSelect.i10.i23.i32.i32, i23 %mul_ln49_29, i32 13, i32 22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 193 'partselect' 'tmp_159' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 194 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln49_30 = mul i23 %zext_ln49_26, i23 2731" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 194 'mul' 'mul_ln49_30' <Predicate = (!icmp_ln41)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_160 = partselect i10 @_ssdm_op_PartSelect.i10.i23.i32.i32, i23 %mul_ln49_30, i32 13, i32 22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 195 'partselect' 'tmp_160' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 196 [2/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln49_31 = mul i23 %zext_ln49_29, i23 2731" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 196 'mul' 'mul_ln49_31' <Predicate = (!icmp_ln41)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.97>
ST_6 : Operation 197 [8/13] (1.53ns)   --->   "%urem_ln43 = urem i9 %select_ln41, i9 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:43->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 197 'urem' 'urem_ln43' <Predicate = (!icmp_ln41)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 198 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_load_6 = load i9 %OutPadConv1_addr_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 198 'load' 'OutPadConv1_load_6' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_6 : Operation 199 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_1_load_6 = load i9 %OutPadConv1_1_addr_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 199 'load' 'OutPadConv1_1_load_6' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_6 : Operation 200 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_2_load_6 = load i9 %OutPadConv1_2_addr_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 200 'load' 'OutPadConv1_2_load_6' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_6 : Operation 201 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_load_7 = load i9 %OutPadConv1_addr_7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 201 'load' 'OutPadConv1_load_7' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_6 : Operation 202 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_1_load_7 = load i9 %OutPadConv1_1_addr_7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 202 'load' 'OutPadConv1_1_load_7' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_6 : Operation 203 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_2_load_7 = load i9 %OutPadConv1_2_addr_7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 203 'load' 'OutPadConv1_2_load_7' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_6 : Operation 204 [1/1] (0.76ns)   --->   "%add_ln49_14 = add i8 %tmp_149, i8 109" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 204 'add' 'add_ln49_14' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln49_12 = zext i8 %add_ln49_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 205 'zext' 'zext_ln49_12' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_8 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 206 'getelementptr' 'OutPadConv1_addr_8' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "%OutPadConv1_1_addr_8 = getelementptr i16 %OutPadConv1_1, i64 0, i64 %zext_ln49_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 207 'getelementptr' 'OutPadConv1_1_addr_8' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%OutPadConv1_2_addr_8 = getelementptr i16 %OutPadConv1_2, i64 0, i64 %zext_ln49_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 208 'getelementptr' 'OutPadConv1_2_addr_8' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_6 : Operation 209 [2/2] (1.23ns)   --->   "%OutPadConv1_load_8 = load i9 %OutPadConv1_addr_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 209 'load' 'OutPadConv1_load_8' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_6 : Operation 210 [2/2] (1.23ns)   --->   "%OutPadConv1_1_load_8 = load i9 %OutPadConv1_1_addr_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 210 'load' 'OutPadConv1_1_load_8' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_6 : Operation 211 [2/2] (1.23ns)   --->   "%OutPadConv1_2_load_8 = load i9 %OutPadConv1_2_addr_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 211 'load' 'OutPadConv1_2_load_8' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln49_14 = zext i9 %tmp_155" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 212 'zext' 'zext_ln49_14' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_9 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 213 'getelementptr' 'OutPadConv1_addr_9' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%OutPadConv1_1_addr_9 = getelementptr i16 %OutPadConv1_1, i64 0, i64 %zext_ln49_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 214 'getelementptr' 'OutPadConv1_1_addr_9' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%OutPadConv1_2_addr_9 = getelementptr i16 %OutPadConv1_2, i64 0, i64 %zext_ln49_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 215 'getelementptr' 'OutPadConv1_2_addr_9' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_6 : Operation 216 [2/2] (1.23ns)   --->   "%OutPadConv1_load_9 = load i9 %OutPadConv1_addr_9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 216 'load' 'OutPadConv1_load_9' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_6 : Operation 217 [2/2] (1.23ns)   --->   "%OutPadConv1_1_load_9 = load i9 %OutPadConv1_1_addr_9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 217 'load' 'OutPadConv1_1_load_9' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_6 : Operation 218 [2/2] (1.23ns)   --->   "%OutPadConv1_2_load_9 = load i9 %OutPadConv1_2_addr_9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 218 'load' 'OutPadConv1_2_load_9' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_6 : Operation 219 [1/1] (0.78ns)   --->   "%add_ln49_20 = add i10 %zext_ln43_1, i10 649" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 219 'add' 'add_ln49_20' <Predicate = (!icmp_ln41)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln49_16 = zext i10 %add_ln49_20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 220 'zext' 'zext_ln49_16' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_6 : Operation 221 [1/1] (2.18ns)   --->   "%mul_ln49_26 = mul i21 %zext_ln49_16, i21 1366" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 221 'mul' 'mul_ln49_26' <Predicate = (!icmp_ln41)> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_156 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln49_26, i32 12, i32 20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 222 'partselect' 'tmp_156' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_6 : Operation 223 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln49_31 = mul i23 %zext_ln49_29, i23 2731" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 223 'mul' 'mul_ln49_31' <Predicate = (!icmp_ln41)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_161 = partselect i10 @_ssdm_op_PartSelect.i10.i23.i32.i32, i23 %mul_ln49_31, i32 13, i32 22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 224 'partselect' 'tmp_161' <Predicate = (!icmp_ln41)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.97>
ST_7 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln43_4 = zext i8 %tmp_149" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:43->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 225 'zext' 'zext_ln43_4' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_7 : Operation 226 [7/13] (1.53ns)   --->   "%urem_ln43 = urem i9 %select_ln41, i9 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:43->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 226 'urem' 'urem_ln43' <Predicate = (!icmp_ln41)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 227 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_load_8 = load i9 %OutPadConv1_addr_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 227 'load' 'OutPadConv1_load_8' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_7 : Operation 228 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_1_load_8 = load i9 %OutPadConv1_1_addr_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 228 'load' 'OutPadConv1_1_load_8' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_7 : Operation 229 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_2_load_8 = load i9 %OutPadConv1_2_addr_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 229 'load' 'OutPadConv1_2_load_8' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_7 : Operation 230 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_load_9 = load i9 %OutPadConv1_addr_9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 230 'load' 'OutPadConv1_load_9' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_7 : Operation 231 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_1_load_9 = load i9 %OutPadConv1_1_addr_9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 231 'load' 'OutPadConv1_1_load_9' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_7 : Operation 232 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_2_load_9 = load i9 %OutPadConv1_2_addr_9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 232 'load' 'OutPadConv1_2_load_9' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_7 : Operation 233 [1/1] (0.77ns)   --->   "%add_ln49_18 = add i9 %zext_ln43_4, i9 216" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 233 'add' 'add_ln49_18' <Predicate = (!icmp_ln41)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln49_15 = zext i9 %add_ln49_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 234 'zext' 'zext_ln49_15' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_7 : Operation 235 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_10 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_15" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 235 'getelementptr' 'OutPadConv1_addr_10' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_7 : Operation 236 [1/1] (0.00ns)   --->   "%OutPadConv1_1_addr_10 = getelementptr i16 %OutPadConv1_1, i64 0, i64 %zext_ln49_15" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 236 'getelementptr' 'OutPadConv1_1_addr_10' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_7 : Operation 237 [1/1] (0.00ns)   --->   "%OutPadConv1_2_addr_10 = getelementptr i16 %OutPadConv1_2, i64 0, i64 %zext_ln49_15" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 237 'getelementptr' 'OutPadConv1_2_addr_10' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_7 : Operation 238 [2/2] (1.23ns)   --->   "%OutPadConv1_load_10 = load i9 %OutPadConv1_addr_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 238 'load' 'OutPadConv1_load_10' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_7 : Operation 239 [2/2] (1.23ns)   --->   "%OutPadConv1_1_load_10 = load i9 %OutPadConv1_1_addr_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 239 'load' 'OutPadConv1_1_load_10' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_7 : Operation 240 [2/2] (1.23ns)   --->   "%OutPadConv1_2_load_10 = load i9 %OutPadConv1_2_addr_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 240 'load' 'OutPadConv1_2_load_10' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_7 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln49_17 = zext i9 %tmp_156" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 241 'zext' 'zext_ln49_17' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_7 : Operation 242 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_11 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_17" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 242 'getelementptr' 'OutPadConv1_addr_11' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_7 : Operation 243 [1/1] (0.00ns)   --->   "%OutPadConv1_1_addr_11 = getelementptr i16 %OutPadConv1_1, i64 0, i64 %zext_ln49_17" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 243 'getelementptr' 'OutPadConv1_1_addr_11' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_7 : Operation 244 [1/1] (0.00ns)   --->   "%OutPadConv1_2_addr_11 = getelementptr i16 %OutPadConv1_2, i64 0, i64 %zext_ln49_17" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 244 'getelementptr' 'OutPadConv1_2_addr_11' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_7 : Operation 245 [2/2] (1.23ns)   --->   "%OutPadConv1_load_11 = load i9 %OutPadConv1_addr_11" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 245 'load' 'OutPadConv1_load_11' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_7 : Operation 246 [2/2] (1.23ns)   --->   "%OutPadConv1_1_load_11 = load i9 %OutPadConv1_1_addr_11" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 246 'load' 'OutPadConv1_1_load_11' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_7 : Operation 247 [2/2] (1.23ns)   --->   "%OutPadConv1_2_load_11 = load i9 %OutPadConv1_2_addr_11" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 247 'load' 'OutPadConv1_2_load_11' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_7 : Operation 248 [1/1] (0.78ns)   --->   "%add_ln49_22 = add i10 %zext_ln43_1, i10 650" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 248 'add' 'add_ln49_22' <Predicate = (!icmp_ln41)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln49_18 = zext i10 %add_ln49_22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 249 'zext' 'zext_ln49_18' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_7 : Operation 250 [1/1] (2.18ns)   --->   "%mul_ln49_27 = mul i21 %zext_ln49_18, i21 1366" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 250 'mul' 'mul_ln49_27' <Predicate = (!icmp_ln41)> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_157 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln49_27, i32 12, i32 20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 251 'partselect' 'tmp_157' <Predicate = (!icmp_ln41)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.97>
ST_8 : Operation 252 [6/13] (1.53ns)   --->   "%urem_ln43 = urem i9 %select_ln41, i9 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:43->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 252 'urem' 'urem_ln43' <Predicate = (!icmp_ln41)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 253 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_load_10 = load i9 %OutPadConv1_addr_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 253 'load' 'OutPadConv1_load_10' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_8 : Operation 254 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_1_load_10 = load i9 %OutPadConv1_1_addr_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 254 'load' 'OutPadConv1_1_load_10' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_8 : Operation 255 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_2_load_10 = load i9 %OutPadConv1_2_addr_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 255 'load' 'OutPadConv1_2_load_10' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_8 : Operation 256 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_load_11 = load i9 %OutPadConv1_addr_11" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 256 'load' 'OutPadConv1_load_11' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_8 : Operation 257 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_1_load_11 = load i9 %OutPadConv1_1_addr_11" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 257 'load' 'OutPadConv1_1_load_11' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_8 : Operation 258 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_2_load_11 = load i9 %OutPadConv1_2_addr_11" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 258 'load' 'OutPadConv1_2_load_11' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_8 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln49_19 = zext i9 %tmp_157" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 259 'zext' 'zext_ln49_19' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_8 : Operation 260 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_12 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_19" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 260 'getelementptr' 'OutPadConv1_addr_12' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_8 : Operation 261 [1/1] (0.00ns)   --->   "%OutPadConv1_1_addr_12 = getelementptr i16 %OutPadConv1_1, i64 0, i64 %zext_ln49_19" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 261 'getelementptr' 'OutPadConv1_1_addr_12' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_8 : Operation 262 [1/1] (0.00ns)   --->   "%OutPadConv1_2_addr_12 = getelementptr i16 %OutPadConv1_2, i64 0, i64 %zext_ln49_19" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 262 'getelementptr' 'OutPadConv1_2_addr_12' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_8 : Operation 263 [2/2] (1.23ns)   --->   "%OutPadConv1_load_12 = load i9 %OutPadConv1_addr_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 263 'load' 'OutPadConv1_load_12' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_8 : Operation 264 [2/2] (1.23ns)   --->   "%OutPadConv1_1_load_12 = load i9 %OutPadConv1_1_addr_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 264 'load' 'OutPadConv1_1_load_12' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_8 : Operation 265 [2/2] (1.23ns)   --->   "%OutPadConv1_2_load_12 = load i9 %OutPadConv1_2_addr_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 265 'load' 'OutPadConv1_2_load_12' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_8 : Operation 266 [1/1] (0.77ns)   --->   "%add_ln49_24 = add i9 %zext_ln43_4, i9 217" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 266 'add' 'add_ln49_24' <Predicate = (!icmp_ln41)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln49_20 = zext i9 %add_ln49_24" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 267 'zext' 'zext_ln49_20' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_8 : Operation 268 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_13 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 268 'getelementptr' 'OutPadConv1_addr_13' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_8 : Operation 269 [1/1] (0.00ns)   --->   "%OutPadConv1_1_addr_13 = getelementptr i16 %OutPadConv1_1, i64 0, i64 %zext_ln49_20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 269 'getelementptr' 'OutPadConv1_1_addr_13' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_8 : Operation 270 [1/1] (0.00ns)   --->   "%OutPadConv1_2_addr_13 = getelementptr i16 %OutPadConv1_2, i64 0, i64 %zext_ln49_20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 270 'getelementptr' 'OutPadConv1_2_addr_13' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_8 : Operation 271 [2/2] (1.23ns)   --->   "%OutPadConv1_load_13 = load i9 %OutPadConv1_addr_13" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 271 'load' 'OutPadConv1_load_13' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_8 : Operation 272 [2/2] (1.23ns)   --->   "%OutPadConv1_1_load_13 = load i9 %OutPadConv1_1_addr_13" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 272 'load' 'OutPadConv1_1_load_13' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_8 : Operation 273 [2/2] (1.23ns)   --->   "%OutPadConv1_2_load_13 = load i9 %OutPadConv1_2_addr_13" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 273 'load' 'OutPadConv1_2_load_13' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_8 : Operation 274 [1/1] (0.78ns)   --->   "%add_ln49_26 = add i10 %zext_ln43_1, i10 652" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 274 'add' 'add_ln49_26' <Predicate = (!icmp_ln41)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln49_21 = zext i10 %add_ln49_26" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 275 'zext' 'zext_ln49_21' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_8 : Operation 276 [1/1] (2.18ns)   --->   "%mul_ln49_28 = mul i21 %zext_ln49_21, i21 1366" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 276 'mul' 'mul_ln49_28' <Predicate = (!icmp_ln41)> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_158 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln49_28, i32 12, i32 20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 277 'partselect' 'tmp_158' <Predicate = (!icmp_ln41)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.01>
ST_9 : Operation 278 [5/13] (1.53ns)   --->   "%urem_ln43 = urem i9 %select_ln41, i9 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:43->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 278 'urem' 'urem_ln43' <Predicate = (!icmp_ln41)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 279 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_load_12 = load i9 %OutPadConv1_addr_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 279 'load' 'OutPadConv1_load_12' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_9 : Operation 280 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_1_load_12 = load i9 %OutPadConv1_1_addr_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 280 'load' 'OutPadConv1_1_load_12' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_9 : Operation 281 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_2_load_12 = load i9 %OutPadConv1_2_addr_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 281 'load' 'OutPadConv1_2_load_12' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_9 : Operation 282 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_load_13 = load i9 %OutPadConv1_addr_13" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 282 'load' 'OutPadConv1_load_13' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_9 : Operation 283 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_1_load_13 = load i9 %OutPadConv1_1_addr_13" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 283 'load' 'OutPadConv1_1_load_13' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_9 : Operation 284 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_2_load_13 = load i9 %OutPadConv1_2_addr_13" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 284 'load' 'OutPadConv1_2_load_13' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_9 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln49_22 = zext i9 %tmp_158" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 285 'zext' 'zext_ln49_22' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_9 : Operation 286 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_14 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 286 'getelementptr' 'OutPadConv1_addr_14' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_9 : Operation 287 [1/1] (0.00ns)   --->   "%OutPadConv1_1_addr_14 = getelementptr i16 %OutPadConv1_1, i64 0, i64 %zext_ln49_22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 287 'getelementptr' 'OutPadConv1_1_addr_14' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_9 : Operation 288 [1/1] (0.00ns)   --->   "%OutPadConv1_2_addr_14 = getelementptr i16 %OutPadConv1_2, i64 0, i64 %zext_ln49_22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 288 'getelementptr' 'OutPadConv1_2_addr_14' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_9 : Operation 289 [2/2] (1.23ns)   --->   "%OutPadConv1_load_14 = load i9 %OutPadConv1_addr_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 289 'load' 'OutPadConv1_load_14' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_9 : Operation 290 [2/2] (1.23ns)   --->   "%OutPadConv1_1_load_14 = load i9 %OutPadConv1_1_addr_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 290 'load' 'OutPadConv1_1_load_14' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_9 : Operation 291 [2/2] (1.23ns)   --->   "%OutPadConv1_2_load_14 = load i9 %OutPadConv1_2_addr_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 291 'load' 'OutPadConv1_2_load_14' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_9 : Operation 292 [1/1] (0.77ns)   --->   "%add_ln49_28 = add i9 %zext_ln43_4, i9 324" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 292 'add' 'add_ln49_28' <Predicate = (!icmp_ln41)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln49_23 = zext i9 %add_ln49_28" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 293 'zext' 'zext_ln49_23' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_9 : Operation 294 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_15 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 294 'getelementptr' 'OutPadConv1_addr_15' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_9 : Operation 295 [1/1] (0.00ns)   --->   "%OutPadConv1_1_addr_15 = getelementptr i16 %OutPadConv1_1, i64 0, i64 %zext_ln49_23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 295 'getelementptr' 'OutPadConv1_1_addr_15' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_9 : Operation 296 [1/1] (0.00ns)   --->   "%OutPadConv1_2_addr_15 = getelementptr i16 %OutPadConv1_2, i64 0, i64 %zext_ln49_23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 296 'getelementptr' 'OutPadConv1_2_addr_15' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_9 : Operation 297 [2/2] (1.23ns)   --->   "%OutPadConv1_load_15 = load i9 %OutPadConv1_addr_15" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 297 'load' 'OutPadConv1_load_15' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_9 : Operation 298 [2/2] (1.23ns)   --->   "%OutPadConv1_1_load_15 = load i9 %OutPadConv1_1_addr_15" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 298 'load' 'OutPadConv1_1_load_15' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_9 : Operation 299 [2/2] (1.23ns)   --->   "%OutPadConv1_2_load_15 = load i9 %OutPadConv1_2_addr_15" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 299 'load' 'OutPadConv1_2_load_15' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>

State 10 <SV = 9> <Delay = 1.53>
ST_10 : Operation 300 [4/13] (1.53ns)   --->   "%urem_ln43 = urem i9 %select_ln41, i9 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:43->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 300 'urem' 'urem_ln43' <Predicate = (!icmp_ln41)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 301 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_load_14 = load i9 %OutPadConv1_addr_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 301 'load' 'OutPadConv1_load_14' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_10 : Operation 302 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_1_load_14 = load i9 %OutPadConv1_1_addr_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 302 'load' 'OutPadConv1_1_load_14' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_10 : Operation 303 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_2_load_14 = load i9 %OutPadConv1_2_addr_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 303 'load' 'OutPadConv1_2_load_14' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_10 : Operation 304 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_load_15 = load i9 %OutPadConv1_addr_15" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 304 'load' 'OutPadConv1_load_15' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_10 : Operation 305 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_1_load_15 = load i9 %OutPadConv1_1_addr_15" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 305 'load' 'OutPadConv1_1_load_15' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_10 : Operation 306 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_2_load_15 = load i9 %OutPadConv1_2_addr_15" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 306 'load' 'OutPadConv1_2_load_15' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_10 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln49_25 = zext i10 %tmp_159" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 307 'zext' 'zext_ln49_25' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_10 : Operation 308 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_16 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_25" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 308 'getelementptr' 'OutPadConv1_addr_16' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_10 : Operation 309 [1/1] (0.00ns)   --->   "%OutPadConv1_1_addr_16 = getelementptr i16 %OutPadConv1_1, i64 0, i64 %zext_ln49_25" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 309 'getelementptr' 'OutPadConv1_1_addr_16' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_10 : Operation 310 [1/1] (0.00ns)   --->   "%OutPadConv1_2_addr_16 = getelementptr i16 %OutPadConv1_2, i64 0, i64 %zext_ln49_25" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 310 'getelementptr' 'OutPadConv1_2_addr_16' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_10 : Operation 311 [2/2] (1.23ns)   --->   "%OutPadConv1_load_16 = load i9 %OutPadConv1_addr_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 311 'load' 'OutPadConv1_load_16' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_10 : Operation 312 [2/2] (1.23ns)   --->   "%OutPadConv1_1_load_16 = load i9 %OutPadConv1_1_addr_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 312 'load' 'OutPadConv1_1_load_16' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_10 : Operation 313 [2/2] (1.23ns)   --->   "%OutPadConv1_2_load_16 = load i9 %OutPadConv1_2_addr_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 313 'load' 'OutPadConv1_2_load_16' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_10 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln49_27 = zext i10 %tmp_160" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 314 'zext' 'zext_ln49_27' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_10 : Operation 315 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_17 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_27" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 315 'getelementptr' 'OutPadConv1_addr_17' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_10 : Operation 316 [1/1] (0.00ns)   --->   "%OutPadConv1_1_addr_17 = getelementptr i16 %OutPadConv1_1, i64 0, i64 %zext_ln49_27" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 316 'getelementptr' 'OutPadConv1_1_addr_17' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_10 : Operation 317 [1/1] (0.00ns)   --->   "%OutPadConv1_2_addr_17 = getelementptr i16 %OutPadConv1_2, i64 0, i64 %zext_ln49_27" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 317 'getelementptr' 'OutPadConv1_2_addr_17' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_10 : Operation 318 [2/2] (1.23ns)   --->   "%OutPadConv1_load_17 = load i9 %OutPadConv1_addr_17" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 318 'load' 'OutPadConv1_load_17' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_10 : Operation 319 [2/2] (1.23ns)   --->   "%OutPadConv1_1_load_17 = load i9 %OutPadConv1_1_addr_17" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 319 'load' 'OutPadConv1_1_load_17' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_10 : Operation 320 [2/2] (1.23ns)   --->   "%OutPadConv1_2_load_17 = load i9 %OutPadConv1_2_addr_17" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 320 'load' 'OutPadConv1_2_load_17' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>

State 11 <SV = 10> <Delay = 2.01>
ST_11 : Operation 321 [3/13] (1.53ns)   --->   "%urem_ln43 = urem i9 %select_ln41, i9 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:43->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 321 'urem' 'urem_ln43' <Predicate = (!icmp_ln41)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 322 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_load_16 = load i9 %OutPadConv1_addr_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 322 'load' 'OutPadConv1_load_16' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_11 : Operation 323 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_1_load_16 = load i9 %OutPadConv1_1_addr_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 323 'load' 'OutPadConv1_1_load_16' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_11 : Operation 324 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_2_load_16 = load i9 %OutPadConv1_2_addr_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 324 'load' 'OutPadConv1_2_load_16' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_11 : Operation 325 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_load_17 = load i9 %OutPadConv1_addr_17" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 325 'load' 'OutPadConv1_load_17' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_11 : Operation 326 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_1_load_17 = load i9 %OutPadConv1_1_addr_17" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 326 'load' 'OutPadConv1_1_load_17' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_11 : Operation 327 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_2_load_17 = load i9 %OutPadConv1_2_addr_17" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 327 'load' 'OutPadConv1_2_load_17' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_11 : Operation 328 [1/1] (0.77ns)   --->   "%add_ln49_34 = add i9 %zext_ln43_4, i9 325" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 328 'add' 'add_ln49_34' <Predicate = (!icmp_ln41)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln49_28 = zext i9 %add_ln49_34" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 329 'zext' 'zext_ln49_28' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 330 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_18 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_28" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 330 'getelementptr' 'OutPadConv1_addr_18' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 331 [1/1] (0.00ns)   --->   "%OutPadConv1_1_addr_18 = getelementptr i16 %OutPadConv1_1, i64 0, i64 %zext_ln49_28" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 331 'getelementptr' 'OutPadConv1_1_addr_18' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 332 [1/1] (0.00ns)   --->   "%OutPadConv1_2_addr_18 = getelementptr i16 %OutPadConv1_2, i64 0, i64 %zext_ln49_28" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 332 'getelementptr' 'OutPadConv1_2_addr_18' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 333 [2/2] (1.23ns)   --->   "%OutPadConv1_load_18 = load i9 %OutPadConv1_addr_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 333 'load' 'OutPadConv1_load_18' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_11 : Operation 334 [2/2] (1.23ns)   --->   "%OutPadConv1_1_load_18 = load i9 %OutPadConv1_1_addr_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 334 'load' 'OutPadConv1_1_load_18' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_11 : Operation 335 [2/2] (1.23ns)   --->   "%OutPadConv1_2_load_18 = load i9 %OutPadConv1_2_addr_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 335 'load' 'OutPadConv1_2_load_18' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_11 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln49_30 = zext i10 %tmp_161" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 336 'zext' 'zext_ln49_30' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 337 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_19 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_30" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 337 'getelementptr' 'OutPadConv1_addr_19' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 338 [1/1] (0.00ns)   --->   "%OutPadConv1_1_addr_19 = getelementptr i16 %OutPadConv1_1, i64 0, i64 %zext_ln49_30" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 338 'getelementptr' 'OutPadConv1_1_addr_19' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 339 [1/1] (0.00ns)   --->   "%OutPadConv1_2_addr_19 = getelementptr i16 %OutPadConv1_2, i64 0, i64 %zext_ln49_30" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 339 'getelementptr' 'OutPadConv1_2_addr_19' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 340 [2/2] (1.23ns)   --->   "%OutPadConv1_load_19 = load i9 %OutPadConv1_addr_19" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 340 'load' 'OutPadConv1_load_19' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_11 : Operation 341 [2/2] (1.23ns)   --->   "%OutPadConv1_1_load_19 = load i9 %OutPadConv1_1_addr_19" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 341 'load' 'OutPadConv1_1_load_19' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_11 : Operation 342 [2/2] (1.23ns)   --->   "%OutPadConv1_2_load_19 = load i9 %OutPadConv1_2_addr_19" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 342 'load' 'OutPadConv1_2_load_19' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>

State 12 <SV = 11> <Delay = 3.67>
ST_12 : Operation 343 [1/1] (0.00ns)   --->   "%n_load = load i3 %n" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 343 'load' 'n_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 344 [1/1] (0.67ns)   --->   "%add_ln41_1 = add i3 %n_load, i3 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 344 'add' 'add_ln41_1' <Predicate = (icmp_ln43)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 345 [1/1] (0.20ns)   --->   "%select_ln41_1 = select i1 %icmp_ln43, i3 %add_ln41_1, i3 %n_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 345 'select' 'select_ln41_1' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 346 [1/1] (0.00ns)   --->   "%empty = trunc i3 %select_ln41_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 346 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 347 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %empty, i4 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 347 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_147 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln41_1, i2 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 348 'bitconcatenate' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 349 [1/1] (0.00ns)   --->   "%p_shl75 = zext i5 %tmp_147" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 349 'zext' 'p_shl75' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 350 [1/1] (0.78ns)   --->   "%empty_211 = add i6 %p_shl1, i6 %p_shl75" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 350 'add' 'empty_211' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 351 [1/1] (0.00ns)   --->   "%p_cast40_cast = zext i6 %empty_211" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 351 'zext' 'p_cast40_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 352 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %empty, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 352 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_148 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %select_ln41_1, i6 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 353 'bitconcatenate' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 354 [1/1] (0.00ns)   --->   "%p_shl73 = zext i9 %tmp_148" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 354 'zext' 'p_shl73' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 355 [1/1] (0.78ns)   --->   "%empty_212 = add i10 %p_shl, i10 %p_shl73" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 355 'add' 'empty_212' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 356 [1/1] (0.00ns)   --->   "%p_cast48_cast = zext i10 %empty_212" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 356 'zext' 'p_cast48_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 357 [1/1] (0.78ns)   --->   "%arrayidx10_sum_1158 = add i7 %p_cast40_cast, i7 25" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 357 'add' 'arrayidx10_sum_1158' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 358 [1/1] (0.00ns)   --->   "%arrayidx10_sum_1158_cast = zext i7 %arrayidx10_sum_1158" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 358 'zext' 'arrayidx10_sum_1158_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 359 [1/1] (0.00ns)   --->   "%Weights_addr_8 = getelementptr i16 %Weights, i64 0, i64 %arrayidx10_sum_1158_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 359 'getelementptr' 'Weights_addr_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 360 [2/2] (1.23ns)   --->   "%Weights_load_8 = load i14 %Weights_addr_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 360 'load' 'Weights_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_12 : Operation 361 [1/1] (0.78ns)   --->   "%arrayidx10_sum_2170 = add i7 %p_cast40_cast, i7 26" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 361 'add' 'arrayidx10_sum_2170' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 362 [1/1] (0.00ns)   --->   "%arrayidx10_sum_2170_cast = zext i7 %arrayidx10_sum_2170" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 362 'zext' 'arrayidx10_sum_2170_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 363 [1/1] (0.00ns)   --->   "%Weights_addr_9 = getelementptr i16 %Weights, i64 0, i64 %arrayidx10_sum_2170_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 363 'getelementptr' 'Weights_addr_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 364 [2/2] (1.23ns)   --->   "%Weights_load_9 = load i14 %Weights_addr_9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 364 'load' 'Weights_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_12 : Operation 365 [2/13] (1.53ns)   --->   "%urem_ln43 = urem i9 %select_ln41, i9 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:43->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 365 'urem' 'urem_ln43' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 366 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_load_18 = load i9 %OutPadConv1_addr_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 366 'load' 'OutPadConv1_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_12 : Operation 367 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_1_load_18 = load i9 %OutPadConv1_1_addr_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 367 'load' 'OutPadConv1_1_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_12 : Operation 368 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_2_load_18 = load i9 %OutPadConv1_2_addr_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 368 'load' 'OutPadConv1_2_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_12 : Operation 369 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_load_19 = load i9 %OutPadConv1_addr_19" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 369 'load' 'OutPadConv1_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_12 : Operation 370 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_1_load_19 = load i9 %OutPadConv1_1_addr_19" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 370 'load' 'OutPadConv1_1_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_12 : Operation 371 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv1_2_load_19 = load i9 %OutPadConv1_2_addr_19" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 371 'load' 'OutPadConv1_2_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_12 : Operation 372 [1/1] (0.78ns)   --->   "%add_ln51_1 = add i11 %zext_ln43, i11 %p_cast48_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:51->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 372 'add' 'add_ln51_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 373 [1/1] (0.42ns)   --->   "%store_ln41 = store i3 %select_ln41_1, i3 %n" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 373 'store' 'store_ln41' <Predicate = true> <Delay = 0.42>

State 13 <SV = 12> <Delay = 2.01>
ST_13 : Operation 374 [1/1] (0.78ns)   --->   "%arrayidx10_sum = add i7 %p_cast40_cast, i7 24" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 374 'add' 'arrayidx10_sum' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 375 [1/1] (0.00ns)   --->   "%arrayidx10_sum_cast = zext i7 %arrayidx10_sum" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 375 'zext' 'arrayidx10_sum_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 376 [1/1] (0.00ns)   --->   "%Weights_addr_7 = getelementptr i16 %Weights, i64 0, i64 %arrayidx10_sum_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 376 'getelementptr' 'Weights_addr_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 377 [2/2] (1.23ns)   --->   "%Weights_load_7 = load i14 %Weights_addr_7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 377 'load' 'Weights_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_13 : Operation 378 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_8 = load i14 %Weights_addr_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 378 'load' 'Weights_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_13 : Operation 379 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_9 = load i14 %Weights_addr_9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 379 'load' 'Weights_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_13 : Operation 380 [1/1] (0.78ns)   --->   "%arrayidx10_sum_3182 = add i7 %p_cast40_cast, i7 27" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 380 'add' 'arrayidx10_sum_3182' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 381 [1/1] (0.00ns)   --->   "%arrayidx10_sum_3182_cast = zext i7 %arrayidx10_sum_3182" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 381 'zext' 'arrayidx10_sum_3182_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 382 [1/1] (0.00ns)   --->   "%Weights_addr_10 = getelementptr i16 %Weights, i64 0, i64 %arrayidx10_sum_3182_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 382 'getelementptr' 'Weights_addr_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 383 [2/2] (1.23ns)   --->   "%Weights_load_10 = load i14 %Weights_addr_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 383 'load' 'Weights_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_13 : Operation 384 [1/13] (1.53ns)   --->   "%urem_ln43 = urem i9 %select_ln41, i9 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:43->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 384 'urem' 'urem_ln43' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 385 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i2 %urem_ln43" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:43->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 385 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 386 [1/1] (0.42ns)   --->   "%tmp = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv1_load, i2 1, i16 %OutPadConv1_1_load, i2 2, i16 %OutPadConv1_2_load, i16 0, i2 %trunc_ln43" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 386 'sparsemux' 'tmp' <Predicate = true> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 387 [1/1] (0.42ns)   --->   "%tmp_1 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv1_load_1, i2 0, i16 %OutPadConv1_1_load_1, i2 1, i16 %OutPadConv1_2_load_1, i16 0, i2 %trunc_ln43" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 387 'sparsemux' 'tmp_1' <Predicate = true> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 388 [1/1] (0.42ns)   --->   "%tmp_2 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %OutPadConv1_load_2, i2 2, i16 %OutPadConv1_1_load_2, i2 0, i16 %OutPadConv1_2_load_2, i16 0, i2 %trunc_ln43" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 388 'sparsemux' 'tmp_2' <Predicate = true> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 389 [1/1] (0.42ns)   --->   "%tmp_3 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv1_load_3, i2 1, i16 %OutPadConv1_1_load_3, i2 2, i16 %OutPadConv1_2_load_3, i16 0, i2 %trunc_ln43" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 389 'sparsemux' 'tmp_3' <Predicate = true> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 390 [1/1] (0.42ns)   --->   "%tmp_4 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv1_load_4, i2 0, i16 %OutPadConv1_1_load_4, i2 1, i16 %OutPadConv1_2_load_4, i16 0, i2 %trunc_ln43" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 390 'sparsemux' 'tmp_4' <Predicate = true> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 391 [1/1] (0.42ns)   --->   "%tmp_5 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv1_load_5, i2 1, i16 %OutPadConv1_1_load_5, i2 2, i16 %OutPadConv1_2_load_5, i16 0, i2 %trunc_ln43" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 391 'sparsemux' 'tmp_5' <Predicate = true> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 392 [1/1] (0.42ns)   --->   "%tmp_6 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv1_load_6, i2 0, i16 %OutPadConv1_1_load_6, i2 1, i16 %OutPadConv1_2_load_6, i16 0, i2 %trunc_ln43" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 392 'sparsemux' 'tmp_6' <Predicate = true> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 393 [1/1] (0.42ns)   --->   "%tmp_7 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %OutPadConv1_load_7, i2 2, i16 %OutPadConv1_1_load_7, i2 0, i16 %OutPadConv1_2_load_7, i16 0, i2 %trunc_ln43" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 393 'sparsemux' 'tmp_7' <Predicate = true> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 394 [1/1] (0.42ns)   --->   "%tmp_8 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv1_load_8, i2 1, i16 %OutPadConv1_1_load_8, i2 2, i16 %OutPadConv1_2_load_8, i16 0, i2 %trunc_ln43" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 394 'sparsemux' 'tmp_8' <Predicate = true> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 395 [1/1] (0.42ns)   --->   "%tmp_9 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv1_load_9, i2 0, i16 %OutPadConv1_1_load_9, i2 1, i16 %OutPadConv1_2_load_9, i16 0, i2 %trunc_ln43" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 395 'sparsemux' 'tmp_9' <Predicate = true> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 396 [1/1] (0.42ns)   --->   "%tmp_s = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv1_load_10, i2 1, i16 %OutPadConv1_1_load_10, i2 2, i16 %OutPadConv1_2_load_10, i16 0, i2 %trunc_ln43" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 396 'sparsemux' 'tmp_s' <Predicate = true> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 397 [1/1] (0.42ns)   --->   "%tmp_10 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv1_load_11, i2 0, i16 %OutPadConv1_1_load_11, i2 1, i16 %OutPadConv1_2_load_11, i16 0, i2 %trunc_ln43" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 397 'sparsemux' 'tmp_10' <Predicate = true> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 398 [1/1] (0.42ns)   --->   "%tmp_11 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %OutPadConv1_load_12, i2 2, i16 %OutPadConv1_1_load_12, i2 0, i16 %OutPadConv1_2_load_12, i16 0, i2 %trunc_ln43" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 398 'sparsemux' 'tmp_11' <Predicate = true> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 399 [1/1] (0.42ns)   --->   "%tmp_12 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv1_load_13, i2 1, i16 %OutPadConv1_1_load_13, i2 2, i16 %OutPadConv1_2_load_13, i16 0, i2 %trunc_ln43" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 399 'sparsemux' 'tmp_12' <Predicate = true> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 400 [1/1] (0.42ns)   --->   "%tmp_13 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv1_load_14, i2 0, i16 %OutPadConv1_1_load_14, i2 1, i16 %OutPadConv1_2_load_14, i16 0, i2 %trunc_ln43" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 400 'sparsemux' 'tmp_13' <Predicate = true> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 401 [1/1] (0.42ns)   --->   "%tmp_14 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv1_load_15, i2 1, i16 %OutPadConv1_1_load_15, i2 2, i16 %OutPadConv1_2_load_15, i16 0, i2 %trunc_ln43" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 401 'sparsemux' 'tmp_14' <Predicate = true> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 402 [1/1] (0.42ns)   --->   "%tmp_15 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv1_load_16, i2 0, i16 %OutPadConv1_1_load_16, i2 1, i16 %OutPadConv1_2_load_16, i16 0, i2 %trunc_ln43" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 402 'sparsemux' 'tmp_15' <Predicate = true> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 403 [1/1] (0.42ns)   --->   "%tmp_16 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %OutPadConv1_load_17, i2 2, i16 %OutPadConv1_1_load_17, i2 0, i16 %OutPadConv1_2_load_17, i16 0, i2 %trunc_ln43" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 403 'sparsemux' 'tmp_16' <Predicate = true> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 404 [1/1] (0.42ns)   --->   "%tmp_17 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv1_load_18, i2 1, i16 %OutPadConv1_1_load_18, i2 2, i16 %OutPadConv1_2_load_18, i16 0, i2 %trunc_ln43" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 404 'sparsemux' 'tmp_17' <Predicate = true> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 405 [1/1] (0.42ns)   --->   "%tmp_18 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv1_load_19, i2 0, i16 %OutPadConv1_1_load_19, i2 1, i16 %OutPadConv1_2_load_19, i16 0, i2 %trunc_ln43" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 405 'sparsemux' 'tmp_18' <Predicate = true> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.01>
ST_14 : Operation 406 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_7 = load i14 %Weights_addr_7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 406 'load' 'Weights_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_14 : Operation 407 [1/1] (0.00ns)   --->   "%sext_ln49_4 = sext i16 %Weights_load_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 407 'sext' 'sext_ln49_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 408 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_10 = load i14 %Weights_addr_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 408 'load' 'Weights_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_14 : Operation 409 [1/1] (0.78ns)   --->   "%arrayidx10_sum_4 = add i7 %p_cast40_cast, i7 28" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 409 'add' 'arrayidx10_sum_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 410 [1/1] (0.00ns)   --->   "%arrayidx10_sum_4_cast = zext i7 %arrayidx10_sum_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 410 'zext' 'arrayidx10_sum_4_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 411 [1/1] (0.00ns)   --->   "%Weights_addr_11 = getelementptr i16 %Weights, i64 0, i64 %arrayidx10_sum_4_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 411 'getelementptr' 'Weights_addr_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 412 [2/2] (1.23ns)   --->   "%Weights_load_11 = load i14 %Weights_addr_11" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 412 'load' 'Weights_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_14 : Operation 413 [1/1] (0.78ns)   --->   "%arrayidx10_sum_1 = add i7 %p_cast40_cast, i7 29" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 413 'add' 'arrayidx10_sum_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 414 [1/1] (0.00ns)   --->   "%arrayidx10_sum_1_cast = zext i7 %arrayidx10_sum_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 414 'zext' 'arrayidx10_sum_1_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 415 [1/1] (0.00ns)   --->   "%Weights_addr_12 = getelementptr i16 %Weights, i64 0, i64 %arrayidx10_sum_1_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 415 'getelementptr' 'Weights_addr_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 416 [2/2] (1.23ns)   --->   "%Weights_load_12 = load i14 %Weights_addr_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 416 'load' 'Weights_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_14 : Operation 417 [1/1] (0.00ns)   --->   "%sext_ln49_1 = sext i16 %tmp_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 417 'sext' 'sext_ln49_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 418 [3/3] (0.99ns) (grouped into DSP with root node add_ln49_1)   --->   "%mul_ln49_1 = mul i24 %sext_ln49_1, i24 %sext_ln49_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 418 'mul' 'mul_ln49_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 2.01>
ST_15 : Operation 419 [1/1] (0.00ns)   --->   "%sext_ln49_6 = sext i16 %Weights_load_9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 419 'sext' 'sext_ln49_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 420 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_11 = load i14 %Weights_addr_11" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 420 'load' 'Weights_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_15 : Operation 421 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_12 = load i14 %Weights_addr_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 421 'load' 'Weights_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_15 : Operation 422 [1/1] (0.78ns)   --->   "%arrayidx10_sum_1_1 = add i7 %p_cast40_cast, i7 30" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 422 'add' 'arrayidx10_sum_1_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 423 [1/1] (0.00ns)   --->   "%arrayidx10_sum_1_1_cast = zext i7 %arrayidx10_sum_1_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 423 'zext' 'arrayidx10_sum_1_1_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 424 [1/1] (0.00ns)   --->   "%Weights_addr_13 = getelementptr i16 %Weights, i64 0, i64 %arrayidx10_sum_1_1_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 424 'getelementptr' 'Weights_addr_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 425 [2/2] (1.23ns)   --->   "%Weights_load_13 = load i14 %Weights_addr_13" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 425 'load' 'Weights_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_15 : Operation 426 [1/1] (0.78ns)   --->   "%arrayidx10_sum_1_2 = add i7 %p_cast40_cast, i7 31" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 426 'add' 'arrayidx10_sum_1_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 427 [1/1] (0.00ns)   --->   "%arrayidx10_sum_1_2_cast = zext i7 %arrayidx10_sum_1_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 427 'zext' 'arrayidx10_sum_1_2_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 428 [1/1] (0.00ns)   --->   "%Weights_addr_14 = getelementptr i16 %Weights, i64 0, i64 %arrayidx10_sum_1_2_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 428 'getelementptr' 'Weights_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 429 [2/2] (1.23ns)   --->   "%Weights_load_14 = load i14 %Weights_addr_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 429 'load' 'Weights_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_15 : Operation 430 [2/3] (0.99ns) (grouped into DSP with root node add_ln49_1)   --->   "%mul_ln49_1 = mul i24 %sext_ln49_1, i24 %sext_ln49_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 430 'mul' 'mul_ln49_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 431 [1/1] (0.00ns)   --->   "%sext_ln49_3 = sext i16 %tmp_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 431 'sext' 'sext_ln49_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 432 [3/3] (0.99ns) (grouped into DSP with root node add_ln49_3)   --->   "%mul_ln49_2 = mul i24 %sext_ln49_3, i24 %sext_ln49_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 432 'mul' 'mul_ln49_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 3.02>
ST_16 : Operation 433 [1/1] (0.00ns)   --->   "%sext_ln49_2 = sext i16 %Weights_load_7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 433 'sext' 'sext_ln49_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 434 [1/1] (0.00ns)   --->   "%sext_ln49_8 = sext i16 %Weights_load_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 434 'sext' 'sext_ln49_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 435 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_13 = load i14 %Weights_addr_13" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 435 'load' 'Weights_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_16 : Operation 436 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_14 = load i14 %Weights_addr_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 436 'load' 'Weights_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_16 : Operation 437 [1/1] (0.77ns)   --->   "%arrayidx10_sum_1_3 = add i7 %p_cast40_cast, i7 32" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 437 'add' 'arrayidx10_sum_1_3' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 438 [1/1] (0.00ns)   --->   "%arrayidx10_sum_1_3_cast = zext i7 %arrayidx10_sum_1_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 438 'zext' 'arrayidx10_sum_1_3_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 439 [1/1] (0.00ns)   --->   "%Weights_addr_15 = getelementptr i16 %Weights, i64 0, i64 %arrayidx10_sum_1_3_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 439 'getelementptr' 'Weights_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 440 [2/2] (1.23ns)   --->   "%Weights_load_15 = load i14 %Weights_addr_15" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 440 'load' 'Weights_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_16 : Operation 441 [1/1] (0.77ns)   --->   "%arrayidx10_sum_1_4 = add i7 %p_cast40_cast, i7 33" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 441 'add' 'arrayidx10_sum_1_4' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 442 [1/1] (0.00ns)   --->   "%arrayidx10_sum_1_4_cast = zext i7 %arrayidx10_sum_1_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 442 'zext' 'arrayidx10_sum_1_4_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 443 [1/1] (0.00ns)   --->   "%Weights_addr_16 = getelementptr i16 %Weights, i64 0, i64 %arrayidx10_sum_1_4_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 443 'getelementptr' 'Weights_addr_16' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 444 [2/2] (1.23ns)   --->   "%Weights_load_16 = load i14 %Weights_addr_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 444 'load' 'Weights_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_16 : Operation 445 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i16 %tmp" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 445 'sext' 'sext_ln49' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 446 [1/1] (2.38ns)   --->   "%mul_ln49 = mul i24 %sext_ln49, i24 %sext_ln49_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 446 'mul' 'mul_ln49' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 447 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_1)   --->   "%mul_ln49_1 = mul i24 %sext_ln49_1, i24 %sext_ln49_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 447 'mul' 'mul_ln49_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 448 [1/1] (0.00ns)   --->   "%tmp_103 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln49, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 448 'partselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 449 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_103, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 449 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 450 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_1 = add i24 %shl_ln1, i24 %mul_ln49_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 450 'add' 'add_ln49_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 451 [2/3] (0.99ns) (grouped into DSP with root node add_ln49_3)   --->   "%mul_ln49_2 = mul i24 %sext_ln49_3, i24 %sext_ln49_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 451 'mul' 'mul_ln49_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 452 [1/1] (0.00ns)   --->   "%sext_ln49_5 = sext i16 %tmp_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 452 'sext' 'sext_ln49_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 453 [3/3] (0.99ns) (grouped into DSP with root node add_ln49_5)   --->   "%mul_ln49_3 = mul i24 %sext_ln49_5, i24 %sext_ln49_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 453 'mul' 'mul_ln49_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 2.01>
ST_17 : Operation 454 [1/1] (0.00ns)   --->   "%sext_ln49_10 = sext i16 %Weights_load_11" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 454 'sext' 'sext_ln49_10' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 455 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_15 = load i14 %Weights_addr_15" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 455 'load' 'Weights_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_17 : Operation 456 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_16 = load i14 %Weights_addr_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 456 'load' 'Weights_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_17 : Operation 457 [1/1] (0.77ns)   --->   "%arrayidx10_sum_2 = add i7 %p_cast40_cast, i7 34" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 457 'add' 'arrayidx10_sum_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 458 [1/1] (0.00ns)   --->   "%arrayidx10_sum_2_cast = zext i7 %arrayidx10_sum_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 458 'zext' 'arrayidx10_sum_2_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 459 [1/1] (0.00ns)   --->   "%Weights_addr_17 = getelementptr i16 %Weights, i64 0, i64 %arrayidx10_sum_2_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 459 'getelementptr' 'Weights_addr_17' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 460 [2/2] (1.23ns)   --->   "%Weights_load_17 = load i14 %Weights_addr_17" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 460 'load' 'Weights_load_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_17 : Operation 461 [1/1] (0.77ns)   --->   "%arrayidx10_sum_2_1 = add i7 %p_cast40_cast, i7 35" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 461 'add' 'arrayidx10_sum_2_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 462 [1/1] (0.00ns)   --->   "%arrayidx10_sum_2_1_cast = zext i7 %arrayidx10_sum_2_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 462 'zext' 'arrayidx10_sum_2_1_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 463 [1/1] (0.00ns)   --->   "%Weights_addr_18 = getelementptr i16 %Weights, i64 0, i64 %arrayidx10_sum_2_1_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 463 'getelementptr' 'Weights_addr_18' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 464 [2/2] (1.23ns)   --->   "%Weights_load_18 = load i14 %Weights_addr_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 464 'load' 'Weights_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_17 : Operation 465 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_1 = add i24 %shl_ln1, i24 %mul_ln49_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 465 'add' 'add_ln49_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 466 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_3)   --->   "%mul_ln49_2 = mul i24 %sext_ln49_3, i24 %sext_ln49_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 466 'mul' 'mul_ln49_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_104 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_1, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 467 'partselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 468 [1/1] (0.00ns)   --->   "%shl_ln49_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_104, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 468 'bitconcatenate' 'shl_ln49_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 469 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_3 = add i24 %shl_ln49_1, i24 %mul_ln49_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 469 'add' 'add_ln49_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 470 [2/3] (0.99ns) (grouped into DSP with root node add_ln49_5)   --->   "%mul_ln49_3 = mul i24 %sext_ln49_5, i24 %sext_ln49_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 470 'mul' 'mul_ln49_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 471 [1/1] (0.00ns)   --->   "%sext_ln49_7 = sext i16 %tmp_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 471 'sext' 'sext_ln49_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 472 [3/3] (0.99ns) (grouped into DSP with root node add_ln49_7)   --->   "%mul_ln49_4 = mul i24 %sext_ln49_7, i24 %sext_ln49_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 472 'mul' 'mul_ln49_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 2.01>
ST_18 : Operation 473 [1/1] (0.00ns)   --->   "%sext_ln49_12 = sext i16 %Weights_load_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 473 'sext' 'sext_ln49_12' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 474 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_17 = load i14 %Weights_addr_17" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 474 'load' 'Weights_load_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_18 : Operation 475 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_18 = load i14 %Weights_addr_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 475 'load' 'Weights_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_18 : Operation 476 [1/1] (0.77ns)   --->   "%arrayidx10_sum_2_2 = add i7 %p_cast40_cast, i7 36" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 476 'add' 'arrayidx10_sum_2_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 477 [1/1] (0.00ns)   --->   "%arrayidx10_sum_2_2_cast = zext i7 %arrayidx10_sum_2_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 477 'zext' 'arrayidx10_sum_2_2_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 478 [1/1] (0.00ns)   --->   "%Weights_addr_19 = getelementptr i16 %Weights, i64 0, i64 %arrayidx10_sum_2_2_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 478 'getelementptr' 'Weights_addr_19' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 479 [2/2] (1.23ns)   --->   "%Weights_load_19 = load i14 %Weights_addr_19" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 479 'load' 'Weights_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_18 : Operation 480 [1/1] (0.77ns)   --->   "%arrayidx10_sum_2_3 = add i7 %p_cast40_cast, i7 37" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 480 'add' 'arrayidx10_sum_2_3' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 481 [1/1] (0.00ns)   --->   "%arrayidx10_sum_2_3_cast = zext i7 %arrayidx10_sum_2_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 481 'zext' 'arrayidx10_sum_2_3_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 482 [1/1] (0.00ns)   --->   "%Weights_addr_20 = getelementptr i16 %Weights, i64 0, i64 %arrayidx10_sum_2_3_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 482 'getelementptr' 'Weights_addr_20' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 483 [2/2] (1.23ns)   --->   "%Weights_load_20 = load i14 %Weights_addr_20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 483 'load' 'Weights_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_18 : Operation 484 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_3 = add i24 %shl_ln49_1, i24 %mul_ln49_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 484 'add' 'add_ln49_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 485 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_5)   --->   "%mul_ln49_3 = mul i24 %sext_ln49_5, i24 %sext_ln49_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 485 'mul' 'mul_ln49_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_105 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_3, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 486 'partselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 487 [1/1] (0.00ns)   --->   "%shl_ln49_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_105, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 487 'bitconcatenate' 'shl_ln49_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 488 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_5 = add i24 %shl_ln49_2, i24 %mul_ln49_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 488 'add' 'add_ln49_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 489 [2/3] (0.99ns) (grouped into DSP with root node add_ln49_7)   --->   "%mul_ln49_4 = mul i24 %sext_ln49_7, i24 %sext_ln49_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 489 'mul' 'mul_ln49_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 490 [1/1] (0.00ns)   --->   "%sext_ln49_9 = sext i16 %tmp_5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 490 'sext' 'sext_ln49_9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 491 [3/3] (0.99ns) (grouped into DSP with root node add_ln49_9)   --->   "%mul_ln49_5 = mul i24 %sext_ln49_9, i24 %sext_ln49_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 491 'mul' 'mul_ln49_5' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 2.01>
ST_19 : Operation 492 [1/1] (0.00ns)   --->   "%sext_ln49_14 = sext i16 %Weights_load_13" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 492 'sext' 'sext_ln49_14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 493 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_19 = load i14 %Weights_addr_19" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 493 'load' 'Weights_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_19 : Operation 494 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_20 = load i14 %Weights_addr_20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 494 'load' 'Weights_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_19 : Operation 495 [1/1] (0.77ns)   --->   "%arrayidx10_sum_2_4 = add i7 %p_cast40_cast, i7 38" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 495 'add' 'arrayidx10_sum_2_4' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 496 [1/1] (0.00ns)   --->   "%arrayidx10_sum_2_4_cast = zext i7 %arrayidx10_sum_2_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 496 'zext' 'arrayidx10_sum_2_4_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 497 [1/1] (0.00ns)   --->   "%Weights_addr_21 = getelementptr i16 %Weights, i64 0, i64 %arrayidx10_sum_2_4_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 497 'getelementptr' 'Weights_addr_21' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 498 [2/2] (1.23ns)   --->   "%Weights_load_21 = load i14 %Weights_addr_21" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 498 'load' 'Weights_load_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_19 : Operation 499 [1/1] (0.77ns)   --->   "%arrayidx10_sum_3 = add i7 %p_cast40_cast, i7 39" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 499 'add' 'arrayidx10_sum_3' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 500 [1/1] (0.00ns)   --->   "%arrayidx10_sum_3_cast = zext i7 %arrayidx10_sum_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 500 'zext' 'arrayidx10_sum_3_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 501 [1/1] (0.00ns)   --->   "%Weights_addr_22 = getelementptr i16 %Weights, i64 0, i64 %arrayidx10_sum_3_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 501 'getelementptr' 'Weights_addr_22' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 502 [2/2] (1.23ns)   --->   "%Weights_load_22 = load i14 %Weights_addr_22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 502 'load' 'Weights_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_19 : Operation 503 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_5 = add i24 %shl_ln49_2, i24 %mul_ln49_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 503 'add' 'add_ln49_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 504 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_7)   --->   "%mul_ln49_4 = mul i24 %sext_ln49_7, i24 %sext_ln49_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 504 'mul' 'mul_ln49_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 505 [1/1] (0.00ns)   --->   "%tmp_106 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_5, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 505 'partselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 506 [1/1] (0.00ns)   --->   "%shl_ln49_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_106, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 506 'bitconcatenate' 'shl_ln49_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 507 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_7 = add i24 %shl_ln49_3, i24 %mul_ln49_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 507 'add' 'add_ln49_7' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 508 [2/3] (0.99ns) (grouped into DSP with root node add_ln49_9)   --->   "%mul_ln49_5 = mul i24 %sext_ln49_9, i24 %sext_ln49_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 508 'mul' 'mul_ln49_5' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 509 [1/1] (0.00ns)   --->   "%sext_ln49_11 = sext i16 %tmp_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 509 'sext' 'sext_ln49_11' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 510 [3/3] (0.99ns) (grouped into DSP with root node add_ln49_11)   --->   "%mul_ln49_6 = mul i24 %sext_ln49_11, i24 %sext_ln49_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 510 'mul' 'mul_ln49_6' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 2.01>
ST_20 : Operation 511 [1/1] (0.00ns)   --->   "%sext_ln49_16 = sext i16 %Weights_load_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 511 'sext' 'sext_ln49_16' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 512 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_21 = load i14 %Weights_addr_21" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 512 'load' 'Weights_load_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_20 : Operation 513 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_22 = load i14 %Weights_addr_22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 513 'load' 'Weights_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_20 : Operation 514 [1/1] (0.77ns)   --->   "%arrayidx10_sum_3_1 = add i7 %p_cast40_cast, i7 40" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 514 'add' 'arrayidx10_sum_3_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 515 [1/1] (0.00ns)   --->   "%arrayidx10_sum_3_1_cast = zext i7 %arrayidx10_sum_3_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 515 'zext' 'arrayidx10_sum_3_1_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 516 [1/1] (0.00ns)   --->   "%Weights_addr_23 = getelementptr i16 %Weights, i64 0, i64 %arrayidx10_sum_3_1_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 516 'getelementptr' 'Weights_addr_23' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 517 [2/2] (1.23ns)   --->   "%Weights_load_23 = load i14 %Weights_addr_23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 517 'load' 'Weights_load_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_20 : Operation 518 [1/1] (0.77ns)   --->   "%arrayidx10_sum_3_2 = add i7 %p_cast40_cast, i7 41" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 518 'add' 'arrayidx10_sum_3_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 519 [1/1] (0.00ns)   --->   "%arrayidx10_sum_3_2_cast = zext i7 %arrayidx10_sum_3_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 519 'zext' 'arrayidx10_sum_3_2_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 520 [1/1] (0.00ns)   --->   "%Weights_addr_24 = getelementptr i16 %Weights, i64 0, i64 %arrayidx10_sum_3_2_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 520 'getelementptr' 'Weights_addr_24' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 521 [2/2] (1.23ns)   --->   "%Weights_load_24 = load i14 %Weights_addr_24" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 521 'load' 'Weights_load_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_20 : Operation 522 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_7 = add i24 %shl_ln49_3, i24 %mul_ln49_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 522 'add' 'add_ln49_7' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 523 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_9)   --->   "%mul_ln49_5 = mul i24 %sext_ln49_9, i24 %sext_ln49_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 523 'mul' 'mul_ln49_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 524 [1/1] (0.00ns)   --->   "%tmp_107 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_7, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 524 'partselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 525 [1/1] (0.00ns)   --->   "%shl_ln49_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_107, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 525 'bitconcatenate' 'shl_ln49_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 526 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_9 = add i24 %shl_ln49_4, i24 %mul_ln49_5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 526 'add' 'add_ln49_9' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 527 [2/3] (0.99ns) (grouped into DSP with root node add_ln49_11)   --->   "%mul_ln49_6 = mul i24 %sext_ln49_11, i24 %sext_ln49_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 527 'mul' 'mul_ln49_6' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 528 [1/1] (0.00ns)   --->   "%sext_ln49_13 = sext i16 %tmp_7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 528 'sext' 'sext_ln49_13' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 529 [3/3] (0.99ns) (grouped into DSP with root node add_ln49_13)   --->   "%mul_ln49_7 = mul i24 %sext_ln49_13, i24 %sext_ln49_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 529 'mul' 'mul_ln49_7' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 1.29>
ST_21 : Operation 530 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_23 = load i14 %Weights_addr_23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 530 'load' 'Weights_load_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_21 : Operation 531 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_24 = load i14 %Weights_addr_24" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 531 'load' 'Weights_load_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_21 : Operation 532 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_9 = add i24 %shl_ln49_4, i24 %mul_ln49_5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 532 'add' 'add_ln49_9' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 533 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_11)   --->   "%mul_ln49_6 = mul i24 %sext_ln49_11, i24 %sext_ln49_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 533 'mul' 'mul_ln49_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 534 [1/1] (0.00ns)   --->   "%tmp_108 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_9, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 534 'partselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 535 [1/1] (0.00ns)   --->   "%shl_ln49_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_108, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 535 'bitconcatenate' 'shl_ln49_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 536 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_11 = add i24 %shl_ln49_5, i24 %mul_ln49_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 536 'add' 'add_ln49_11' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 537 [2/3] (0.99ns) (grouped into DSP with root node add_ln49_13)   --->   "%mul_ln49_7 = mul i24 %sext_ln49_13, i24 %sext_ln49_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 537 'mul' 'mul_ln49_7' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 21> <Delay = 1.29>
ST_22 : Operation 538 [1/1] (0.00ns)   --->   "%sext_ln49_18 = sext i16 %Weights_load_15" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 538 'sext' 'sext_ln49_18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 539 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_11 = add i24 %shl_ln49_5, i24 %mul_ln49_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 539 'add' 'add_ln49_11' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 540 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_13)   --->   "%mul_ln49_7 = mul i24 %sext_ln49_13, i24 %sext_ln49_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 540 'mul' 'mul_ln49_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 541 [1/1] (0.00ns)   --->   "%tmp_109 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_11, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 541 'partselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 542 [1/1] (0.00ns)   --->   "%shl_ln49_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_109, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 542 'bitconcatenate' 'shl_ln49_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 543 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_13 = add i24 %shl_ln49_6, i24 %mul_ln49_7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 543 'add' 'add_ln49_13' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 544 [1/1] (0.00ns)   --->   "%sext_ln49_15 = sext i16 %tmp_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 544 'sext' 'sext_ln49_15' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 545 [3/3] (0.99ns) (grouped into DSP with root node add_ln49_15)   --->   "%mul_ln49_8 = mul i24 %sext_ln49_15, i24 %sext_ln49_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 545 'mul' 'mul_ln49_8' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 0.99>
ST_23 : Operation 546 [1/1] (0.00ns)   --->   "%sext_ln49_20 = sext i16 %Weights_load_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 546 'sext' 'sext_ln49_20' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 547 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_13 = add i24 %shl_ln49_6, i24 %mul_ln49_7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 547 'add' 'add_ln49_13' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 548 [2/3] (0.99ns) (grouped into DSP with root node add_ln49_15)   --->   "%mul_ln49_8 = mul i24 %sext_ln49_15, i24 %sext_ln49_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 548 'mul' 'mul_ln49_8' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 549 [1/1] (0.00ns)   --->   "%tmp_110 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_13, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 549 'partselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 550 [1/1] (0.00ns)   --->   "%sext_ln49_17 = sext i16 %tmp_9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 550 'sext' 'sext_ln49_17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 551 [3/3] (0.99ns) (grouped into DSP with root node add_ln49_17)   --->   "%mul_ln49_9 = mul i24 %sext_ln49_17, i24 %sext_ln49_20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 551 'mul' 'mul_ln49_9' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 23> <Delay = 0.99>
ST_24 : Operation 552 [1/1] (0.00ns)   --->   "%sext_ln49_22 = sext i16 %Weights_load_17" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 552 'sext' 'sext_ln49_22' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 553 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_15)   --->   "%mul_ln49_8 = mul i24 %sext_ln49_15, i24 %sext_ln49_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 553 'mul' 'mul_ln49_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 554 [1/1] (0.00ns)   --->   "%shl_ln49_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_110, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 554 'bitconcatenate' 'shl_ln49_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 555 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_15 = add i24 %shl_ln49_7, i24 %mul_ln49_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 555 'add' 'add_ln49_15' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 556 [2/3] (0.99ns) (grouped into DSP with root node add_ln49_17)   --->   "%mul_ln49_9 = mul i24 %sext_ln49_17, i24 %sext_ln49_20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 556 'mul' 'mul_ln49_9' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 557 [1/1] (0.00ns)   --->   "%sext_ln49_19 = sext i16 %tmp_s" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 557 'sext' 'sext_ln49_19' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 558 [3/3] (0.99ns) (grouped into DSP with root node add_ln49_19)   --->   "%mul_ln49_10 = mul i24 %sext_ln49_19, i24 %sext_ln49_22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 558 'mul' 'mul_ln49_10' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 24> <Delay = 1.29>
ST_25 : Operation 559 [1/1] (0.00ns)   --->   "%sext_ln49_24 = sext i16 %Weights_load_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 559 'sext' 'sext_ln49_24' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 560 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_15 = add i24 %shl_ln49_7, i24 %mul_ln49_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 560 'add' 'add_ln49_15' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 561 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_17)   --->   "%mul_ln49_9 = mul i24 %sext_ln49_17, i24 %sext_ln49_20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 561 'mul' 'mul_ln49_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 562 [1/1] (0.00ns)   --->   "%tmp_111 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_15, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 562 'partselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 563 [1/1] (0.00ns)   --->   "%shl_ln49_8 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_111, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 563 'bitconcatenate' 'shl_ln49_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 564 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_17 = add i24 %shl_ln49_8, i24 %mul_ln49_9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 564 'add' 'add_ln49_17' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 565 [2/3] (0.99ns) (grouped into DSP with root node add_ln49_19)   --->   "%mul_ln49_10 = mul i24 %sext_ln49_19, i24 %sext_ln49_22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 565 'mul' 'mul_ln49_10' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 566 [1/1] (0.00ns)   --->   "%sext_ln49_21 = sext i16 %tmp_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 566 'sext' 'sext_ln49_21' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 567 [3/3] (0.99ns) (grouped into DSP with root node add_ln49_21)   --->   "%mul_ln49_11 = mul i24 %sext_ln49_21, i24 %sext_ln49_24" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 567 'mul' 'mul_ln49_11' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 25> <Delay = 1.29>
ST_26 : Operation 568 [1/1] (0.00ns)   --->   "%sext_ln49_26 = sext i16 %Weights_load_19" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 568 'sext' 'sext_ln49_26' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 569 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_17 = add i24 %shl_ln49_8, i24 %mul_ln49_9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 569 'add' 'add_ln49_17' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 570 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_19)   --->   "%mul_ln49_10 = mul i24 %sext_ln49_19, i24 %sext_ln49_22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 570 'mul' 'mul_ln49_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 571 [1/1] (0.00ns)   --->   "%tmp_112 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_17, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 571 'partselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 572 [1/1] (0.00ns)   --->   "%shl_ln49_9 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_112, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 572 'bitconcatenate' 'shl_ln49_9' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 573 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_19 = add i24 %shl_ln49_9, i24 %mul_ln49_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 573 'add' 'add_ln49_19' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 574 [2/3] (0.99ns) (grouped into DSP with root node add_ln49_21)   --->   "%mul_ln49_11 = mul i24 %sext_ln49_21, i24 %sext_ln49_24" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 574 'mul' 'mul_ln49_11' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 575 [1/1] (0.00ns)   --->   "%sext_ln49_23 = sext i16 %tmp_11" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 575 'sext' 'sext_ln49_23' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 576 [3/3] (0.99ns) (grouped into DSP with root node add_ln49_23)   --->   "%mul_ln49_12 = mul i24 %sext_ln49_23, i24 %sext_ln49_26" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 576 'mul' 'mul_ln49_12' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 1.29>
ST_27 : Operation 577 [1/1] (0.00ns)   --->   "%sext_ln49_28 = sext i16 %Weights_load_20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 577 'sext' 'sext_ln49_28' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 578 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_19 = add i24 %shl_ln49_9, i24 %mul_ln49_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 578 'add' 'add_ln49_19' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 579 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_21)   --->   "%mul_ln49_11 = mul i24 %sext_ln49_21, i24 %sext_ln49_24" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 579 'mul' 'mul_ln49_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 580 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_19, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 580 'partselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 581 [1/1] (0.00ns)   --->   "%shl_ln49_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_113, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 581 'bitconcatenate' 'shl_ln49_s' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 582 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_21 = add i24 %shl_ln49_s, i24 %mul_ln49_11" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 582 'add' 'add_ln49_21' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 583 [2/3] (0.99ns) (grouped into DSP with root node add_ln49_23)   --->   "%mul_ln49_12 = mul i24 %sext_ln49_23, i24 %sext_ln49_26" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 583 'mul' 'mul_ln49_12' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 584 [1/1] (0.00ns)   --->   "%sext_ln49_25 = sext i16 %tmp_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 584 'sext' 'sext_ln49_25' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 585 [3/3] (0.99ns) (grouped into DSP with root node add_ln49_25)   --->   "%mul_ln49_13 = mul i24 %sext_ln49_25, i24 %sext_ln49_28" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 585 'mul' 'mul_ln49_13' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 682 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 682 'ret' 'ret_ln0' <Predicate = (icmp_ln41)> <Delay = 0.42>

State 28 <SV = 27> <Delay = 1.29>
ST_28 : Operation 586 [1/1] (0.00ns)   --->   "%sext_ln49_30 = sext i16 %Weights_load_21" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 586 'sext' 'sext_ln49_30' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 587 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_21 = add i24 %shl_ln49_s, i24 %mul_ln49_11" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 587 'add' 'add_ln49_21' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 588 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_23)   --->   "%mul_ln49_12 = mul i24 %sext_ln49_23, i24 %sext_ln49_26" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 588 'mul' 'mul_ln49_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 589 [1/1] (0.00ns)   --->   "%tmp_114 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_21, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 589 'partselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 590 [1/1] (0.00ns)   --->   "%shl_ln49_10 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_114, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 590 'bitconcatenate' 'shl_ln49_10' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 591 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_23 = add i24 %shl_ln49_10, i24 %mul_ln49_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 591 'add' 'add_ln49_23' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 592 [2/3] (0.99ns) (grouped into DSP with root node add_ln49_25)   --->   "%mul_ln49_13 = mul i24 %sext_ln49_25, i24 %sext_ln49_28" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 592 'mul' 'mul_ln49_13' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 593 [1/1] (0.00ns)   --->   "%sext_ln49_27 = sext i16 %tmp_13" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 593 'sext' 'sext_ln49_27' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 594 [3/3] (0.99ns) (grouped into DSP with root node add_ln49_27)   --->   "%mul_ln49_14 = mul i24 %sext_ln49_27, i24 %sext_ln49_30" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 594 'mul' 'mul_ln49_14' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 28> <Delay = 1.29>
ST_29 : Operation 595 [1/1] (0.00ns)   --->   "%sext_ln49_32 = sext i16 %Weights_load_22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 595 'sext' 'sext_ln49_32' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 596 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_23 = add i24 %shl_ln49_10, i24 %mul_ln49_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 596 'add' 'add_ln49_23' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 597 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_25)   --->   "%mul_ln49_13 = mul i24 %sext_ln49_25, i24 %sext_ln49_28" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 597 'mul' 'mul_ln49_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 598 [1/1] (0.00ns)   --->   "%tmp_115 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_23, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 598 'partselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 599 [1/1] (0.00ns)   --->   "%shl_ln49_11 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_115, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 599 'bitconcatenate' 'shl_ln49_11' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 600 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_25 = add i24 %shl_ln49_11, i24 %mul_ln49_13" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 600 'add' 'add_ln49_25' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 601 [2/3] (0.99ns) (grouped into DSP with root node add_ln49_27)   --->   "%mul_ln49_14 = mul i24 %sext_ln49_27, i24 %sext_ln49_30" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 601 'mul' 'mul_ln49_14' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 602 [1/1] (0.00ns)   --->   "%sext_ln49_29 = sext i16 %tmp_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 602 'sext' 'sext_ln49_29' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 603 [3/3] (0.99ns) (grouped into DSP with root node add_ln49_29)   --->   "%mul_ln49_15 = mul i24 %sext_ln49_29, i24 %sext_ln49_32" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 603 'mul' 'mul_ln49_15' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 29> <Delay = 1.29>
ST_30 : Operation 604 [1/1] (0.00ns)   --->   "%sext_ln49_34 = sext i16 %Weights_load_23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 604 'sext' 'sext_ln49_34' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 605 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_25 = add i24 %shl_ln49_11, i24 %mul_ln49_13" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 605 'add' 'add_ln49_25' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 606 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_27)   --->   "%mul_ln49_14 = mul i24 %sext_ln49_27, i24 %sext_ln49_30" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 606 'mul' 'mul_ln49_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 607 [1/1] (0.00ns)   --->   "%tmp_116 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_25, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 607 'partselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 608 [1/1] (0.00ns)   --->   "%shl_ln49_12 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_116, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 608 'bitconcatenate' 'shl_ln49_12' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 609 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_27 = add i24 %shl_ln49_12, i24 %mul_ln49_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 609 'add' 'add_ln49_27' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 610 [2/3] (0.99ns) (grouped into DSP with root node add_ln49_29)   --->   "%mul_ln49_15 = mul i24 %sext_ln49_29, i24 %sext_ln49_32" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 610 'mul' 'mul_ln49_15' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 611 [1/1] (0.00ns)   --->   "%sext_ln49_31 = sext i16 %tmp_15" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 611 'sext' 'sext_ln49_31' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 612 [3/3] (0.99ns) (grouped into DSP with root node add_ln49_31)   --->   "%mul_ln49_16 = mul i24 %sext_ln49_31, i24 %sext_ln49_34" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 612 'mul' 'mul_ln49_16' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 30> <Delay = 1.29>
ST_31 : Operation 613 [1/1] (0.00ns)   --->   "%sext_ln49_36 = sext i16 %Weights_load_24" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 613 'sext' 'sext_ln49_36' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 614 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_27 = add i24 %shl_ln49_12, i24 %mul_ln49_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 614 'add' 'add_ln49_27' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 615 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_29)   --->   "%mul_ln49_15 = mul i24 %sext_ln49_29, i24 %sext_ln49_32" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 615 'mul' 'mul_ln49_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 616 [1/1] (0.00ns)   --->   "%tmp_117 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_27, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 616 'partselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 617 [1/1] (0.00ns)   --->   "%shl_ln49_13 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_117, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 617 'bitconcatenate' 'shl_ln49_13' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 618 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_29 = add i24 %shl_ln49_13, i24 %mul_ln49_15" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 618 'add' 'add_ln49_29' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 619 [2/3] (0.99ns) (grouped into DSP with root node add_ln49_31)   --->   "%mul_ln49_16 = mul i24 %sext_ln49_31, i24 %sext_ln49_34" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 619 'mul' 'mul_ln49_16' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 620 [1/1] (0.00ns)   --->   "%sext_ln49_33 = sext i16 %tmp_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 620 'sext' 'sext_ln49_33' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 621 [3/3] (0.99ns) (grouped into DSP with root node add_ln49_33)   --->   "%mul_ln49_17 = mul i24 %sext_ln49_33, i24 %sext_ln49_36" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 621 'mul' 'mul_ln49_17' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 31> <Delay = 2.01>
ST_32 : Operation 622 [1/1] (0.77ns)   --->   "%arrayidx10_sum_3_3 = add i7 %p_cast40_cast, i7 42" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 622 'add' 'arrayidx10_sum_3_3' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 623 [1/1] (0.00ns)   --->   "%arrayidx10_sum_3_3_cast = zext i7 %arrayidx10_sum_3_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 623 'zext' 'arrayidx10_sum_3_3_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 624 [1/1] (0.00ns)   --->   "%Weights_addr_25 = getelementptr i16 %Weights, i64 0, i64 %arrayidx10_sum_3_3_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 624 'getelementptr' 'Weights_addr_25' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 625 [2/2] (1.23ns)   --->   "%Weights_load_25 = load i14 %Weights_addr_25" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 625 'load' 'Weights_load_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_32 : Operation 626 [1/1] (0.77ns)   --->   "%arrayidx10_sum_3_4 = add i7 %p_cast40_cast, i7 43" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 626 'add' 'arrayidx10_sum_3_4' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 627 [1/1] (0.00ns)   --->   "%arrayidx10_sum_3_4_cast = zext i7 %arrayidx10_sum_3_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 627 'zext' 'arrayidx10_sum_3_4_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 628 [1/1] (0.00ns)   --->   "%Weights_addr_26 = getelementptr i16 %Weights, i64 0, i64 %arrayidx10_sum_3_4_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 628 'getelementptr' 'Weights_addr_26' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 629 [2/2] (1.23ns)   --->   "%Weights_load_26 = load i14 %Weights_addr_26" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 629 'load' 'Weights_load_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_32 : Operation 630 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_29 = add i24 %shl_ln49_13, i24 %mul_ln49_15" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 630 'add' 'add_ln49_29' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 631 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_31)   --->   "%mul_ln49_16 = mul i24 %sext_ln49_31, i24 %sext_ln49_34" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 631 'mul' 'mul_ln49_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 632 [1/1] (0.00ns)   --->   "%tmp_118 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_29, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 632 'partselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 633 [1/1] (0.00ns)   --->   "%shl_ln49_14 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_118, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 633 'bitconcatenate' 'shl_ln49_14' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 634 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_31 = add i24 %shl_ln49_14, i24 %mul_ln49_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 634 'add' 'add_ln49_31' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 635 [2/3] (0.99ns) (grouped into DSP with root node add_ln49_33)   --->   "%mul_ln49_17 = mul i24 %sext_ln49_33, i24 %sext_ln49_36" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 635 'mul' 'mul_ln49_17' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 32> <Delay = 1.29>
ST_33 : Operation 636 [1/1] (0.00ns)   --->   "%arrayidx9_sum = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 5, i3 %select_ln41_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 636 'bitconcatenate' 'arrayidx9_sum' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 637 [1/1] (0.00ns)   --->   "%arrayidx9_sum_cast_cast_cast = sext i6 %arrayidx9_sum" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 637 'sext' 'arrayidx9_sum_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 638 [1/1] (0.00ns)   --->   "%arrayidx9_sum_cast_cast_cast_cast = zext i7 %arrayidx9_sum_cast_cast_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 638 'zext' 'arrayidx9_sum_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 639 [1/1] (0.00ns)   --->   "%Weights_addr_6 = getelementptr i16 %Weights, i64 0, i64 %arrayidx9_sum_cast_cast_cast_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 639 'getelementptr' 'Weights_addr_6' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 640 [2/2] (1.23ns)   --->   "%Weights_load_6 = load i14 %Weights_addr_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 640 'load' 'Weights_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_33 : Operation 641 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_25 = load i14 %Weights_addr_25" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 641 'load' 'Weights_load_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_33 : Operation 642 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_26 = load i14 %Weights_addr_26" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 642 'load' 'Weights_load_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_33 : Operation 643 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_31 = add i24 %shl_ln49_14, i24 %mul_ln49_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 643 'add' 'add_ln49_31' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 644 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_33)   --->   "%mul_ln49_17 = mul i24 %sext_ln49_33, i24 %sext_ln49_36" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 644 'mul' 'mul_ln49_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 645 [1/1] (0.00ns)   --->   "%tmp_119 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_31, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 645 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 646 [1/1] (0.00ns)   --->   "%shl_ln49_15 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_119, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 646 'bitconcatenate' 'shl_ln49_15' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 647 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_33 = add i24 %shl_ln49_15, i24 %mul_ln49_17" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 647 'add' 'add_ln49_33' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 34 <SV = 33> <Delay = 1.23>
ST_34 : Operation 648 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_6 = load i14 %Weights_addr_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 648 'load' 'Weights_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_34 : Operation 649 [1/1] (0.00ns)   --->   "%sext_ln49_38 = sext i16 %Weights_load_25" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 649 'sext' 'sext_ln49_38' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 650 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_33 = add i24 %shl_ln49_15, i24 %mul_ln49_17" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 650 'add' 'add_ln49_33' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 651 [1/1] (0.00ns)   --->   "%sext_ln49_35 = sext i16 %tmp_17" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 651 'sext' 'sext_ln49_35' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 652 [3/3] (0.99ns) (grouped into DSP with root node add_ln49_35)   --->   "%mul_ln49_18 = mul i24 %sext_ln49_35, i24 %sext_ln49_38" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 652 'mul' 'mul_ln49_18' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 653 [1/1] (0.00ns)   --->   "%tmp_120 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_33, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 653 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>

State 35 <SV = 34> <Delay = 0.99>
ST_35 : Operation 654 [1/1] (0.00ns)   --->   "%sext_ln49_39 = sext i16 %Weights_load_26" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 654 'sext' 'sext_ln49_39' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 655 [2/3] (0.99ns) (grouped into DSP with root node add_ln49_35)   --->   "%mul_ln49_18 = mul i24 %sext_ln49_35, i24 %sext_ln49_38" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 655 'mul' 'mul_ln49_18' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 656 [1/1] (0.00ns)   --->   "%sext_ln49_37 = sext i16 %tmp_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 656 'sext' 'sext_ln49_37' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 657 [3/3] (0.99ns) (grouped into DSP with root node add_ln49_37)   --->   "%mul_ln49_19 = mul i24 %sext_ln49_37, i24 %sext_ln49_39" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 657 'mul' 'mul_ln49_19' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 36 <SV = 35> <Delay = 0.99>
ST_36 : Operation 658 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_35)   --->   "%mul_ln49_18 = mul i24 %sext_ln49_35, i24 %sext_ln49_38" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 658 'mul' 'mul_ln49_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 659 [1/1] (0.00ns)   --->   "%shl_ln49_16 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_120, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 659 'bitconcatenate' 'shl_ln49_16' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 660 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_35 = add i24 %shl_ln49_16, i24 %mul_ln49_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 660 'add' 'add_ln49_35' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 661 [2/3] (0.99ns) (grouped into DSP with root node add_ln49_37)   --->   "%mul_ln49_19 = mul i24 %sext_ln49_37, i24 %sext_ln49_39" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 661 'mul' 'mul_ln49_19' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 37 <SV = 36> <Delay = 1.29>
ST_37 : Operation 662 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_35 = add i24 %shl_ln49_16, i24 %mul_ln49_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 662 'add' 'add_ln49_35' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 663 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_37)   --->   "%mul_ln49_19 = mul i24 %sext_ln49_37, i24 %sext_ln49_39" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 663 'mul' 'mul_ln49_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 664 [1/1] (0.00ns)   --->   "%tmp_121 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_35, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 664 'partselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 665 [1/1] (0.00ns)   --->   "%shl_ln49_17 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_121, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 665 'bitconcatenate' 'shl_ln49_17' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 666 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_37 = add i24 %shl_ln49_17, i24 %mul_ln49_19" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 666 'add' 'add_ln49_37' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 38 <SV = 37> <Delay = 3.09>
ST_38 : Operation 667 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_41_1_loop_for_ap_1_str"   --->   Operation 667 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 668 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1280, i64 1280, i64 1280"   --->   Operation 668 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 669 [1/1] (0.00ns)   --->   "%conv_i_i16_i86_i20 = sext i16 %Weights_load_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 669 'sext' 'conv_i_i16_i86_i20' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 670 [1/1] (0.00ns)   --->   "%specpipeline_ln43 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:43->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 670 'specpipeline' 'specpipeline_ln43' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 671 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_37 = add i24 %shl_ln49_17, i24 %mul_ln49_19" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 671 'add' 'add_ln49_37' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 672 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_37, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 672 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 673 [1/1] (0.00ns)   --->   "%sext_ln51 = sext i16 %trunc_ln3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:51->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 673 'sext' 'sext_ln51' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 674 [1/1] (0.85ns)   --->   "%add_ln51 = add i17 %sext_ln51, i17 %conv_i_i16_i86_i20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:51->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 674 'add' 'add_ln51' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 675 [1/1] (0.00ns)   --->   "%tmp_162 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln51, i32 16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:51->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 675 'bitselect' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 676 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i11 %add_ln51_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:51->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 676 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 677 [1/1] (0.00ns)   --->   "%OutConv1_addr = getelementptr i16 %OutConv1, i64 0, i64 %zext_ln51" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:51->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 677 'getelementptr' 'OutConv1_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 678 [1/1] (0.85ns)   --->   "%add_ln51_2 = add i16 %Weights_load_6, i16 %trunc_ln3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:51->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 678 'add' 'add_ln51_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 679 [1/1] (0.35ns)   --->   "%select_ln51 = select i1 %tmp_162, i16 0, i16 %add_ln51_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:51->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 679 'select' 'select_ln51' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 680 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln51 = store i16 %select_ln51, i11 %OutConv1_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:51->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 680 'store' 'store_ln51' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_38 : Operation 681 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.body4.i22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:43->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34]   --->   Operation 681 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.754ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln43', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:43->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) of constant 0 on local variable 'y', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:43->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34 [12]  (0.427 ns)
	'load' operation 9 bit ('y_1_load', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:43->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) on local variable 'y', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:43->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34 [20]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln43', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:43->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [24]  (0.776 ns)
	'select' operation 9 bit ('select_ln41', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [25]  (0.398 ns)
	'add' operation 9 bit ('add_ln49', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [165]  (0.776 ns)
	'mul' operation 19 bit ('mul_ln49_20', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [167]  (2.140 ns)
	'getelementptr' operation 9 bit ('OutPadConv1_addr_1', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [170]  (0.000 ns)
	'load' operation 16 bit ('OutPadConv1_load_1', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) on array 'OutPadConv1' [173]  (1.237 ns)

 <State 2>: 4.153ns
The critical path consists of the following:
	'add' operation 9 bit ('add_ln49_2', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [182]  (0.776 ns)
	'mul' operation 19 bit ('mul_ln49_21', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [184]  (2.140 ns)
	'getelementptr' operation 9 bit ('OutPadConv1_addr_2', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [187]  (0.000 ns)
	'load' operation 16 bit ('OutPadConv1_load_2', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) on array 'OutPadConv1' [190]  (1.237 ns)

 <State 3>: 4.150ns
The critical path consists of the following:
	'mul' operation 19 bit ('mul_ln43', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:43->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [149]  (2.140 ns)
	'add' operation 7 bit ('add_ln49_4', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [199]  (0.773 ns)
	'getelementptr' operation 9 bit ('OutPadConv1_addr_3', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [201]  (0.000 ns)
	'load' operation 16 bit ('OutPadConv1_load_3', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) on array 'OutPadConv1' [204]  (1.237 ns)

 <State 4>: 4.153ns
The critical path consists of the following:
	'add' operation 9 bit ('add_ln49_6', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [213]  (0.776 ns)
	'mul' operation 19 bit ('mul_ln49_22', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [215]  (2.140 ns)
	'getelementptr' operation 9 bit ('OutPadConv1_addr_4', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [218]  (0.000 ns)
	'load' operation 16 bit ('OutPadConv1_load_4', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) on array 'OutPadConv1' [221]  (1.237 ns)

 <State 5>: 1.531ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln43', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:43->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [154]  (1.531 ns)

 <State 6>: 2.975ns
The critical path consists of the following:
	'add' operation 10 bit ('add_ln49_20', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [323]  (0.787 ns)
	'mul' operation 21 bit ('mul_ln49_26', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [325]  (2.188 ns)

 <State 7>: 2.975ns
The critical path consists of the following:
	'add' operation 10 bit ('add_ln49_22', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [340]  (0.787 ns)
	'mul' operation 21 bit ('mul_ln49_27', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [342]  (2.188 ns)

 <State 8>: 2.975ns
The critical path consists of the following:
	'add' operation 10 bit ('add_ln49_26', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [371]  (0.787 ns)
	'mul' operation 21 bit ('mul_ln49_28', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [373]  (2.188 ns)

 <State 9>: 2.013ns
The critical path consists of the following:
	'add' operation 9 bit ('add_ln49_28', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [388]  (0.776 ns)
	'getelementptr' operation 9 bit ('OutPadConv1_addr_15', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [390]  (0.000 ns)
	'load' operation 16 bit ('OutPadConv1_load_15', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) on array 'OutPadConv1' [393]  (1.237 ns)

 <State 10>: 1.531ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln43', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:43->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [154]  (1.531 ns)

 <State 11>: 2.013ns
The critical path consists of the following:
	'add' operation 9 bit ('add_ln49_34', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [436]  (0.776 ns)
	'getelementptr' operation 9 bit ('OutPadConv1_addr_18', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [438]  (0.000 ns)
	'load' operation 16 bit ('OutPadConv1_load_18', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) on array 'OutPadConv1' [441]  (1.237 ns)

 <State 12>: 3.680ns
The critical path consists of the following:
	'load' operation 3 bit ('n_load', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) on local variable 'n', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34 [21]  (0.000 ns)
	'add' operation 3 bit ('add_ln41_1', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [26]  (0.673 ns)
	'select' operation 3 bit ('select_ln41_1', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [27]  (0.208 ns)
	'add' operation 6 bit ('empty_211', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [32]  (0.781 ns)
	'add' operation 7 bit ('arrayidx10_sum_1158', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [50]  (0.781 ns)
	'getelementptr' operation 14 bit ('Weights_addr_8', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [52]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_8', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) on array 'Weights' [53]  (1.237 ns)

 <State 13>: 2.018ns
The critical path consists of the following:
	'add' operation 7 bit ('arrayidx10_sum', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [45]  (0.781 ns)
	'getelementptr' operation 14 bit ('Weights_addr_7', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [47]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_7', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) on array 'Weights' [48]  (1.237 ns)

 <State 14>: 2.018ns
The critical path consists of the following:
	'add' operation 7 bit ('arrayidx10_sum_4', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [65]  (0.781 ns)
	'getelementptr' operation 14 bit ('Weights_addr_11', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [67]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_11', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) on array 'Weights' [68]  (1.237 ns)

 <State 15>: 2.018ns
The critical path consists of the following:
	'add' operation 7 bit ('arrayidx10_sum_1_1', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [75]  (0.781 ns)
	'getelementptr' operation 14 bit ('Weights_addr_13', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [77]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_13', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) on array 'Weights' [78]  (1.237 ns)

 <State 16>: 3.025ns
The critical path consists of the following:
	'mul' operation 24 bit ('mul_ln49', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [164]  (2.380 ns)
	'add' operation 24 bit of DSP[181] ('add_ln49_1', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [181]  (0.645 ns)

 <State 17>: 2.010ns
The critical path consists of the following:
	'add' operation 7 bit ('arrayidx10_sum_2', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [95]  (0.773 ns)
	'getelementptr' operation 14 bit ('Weights_addr_17', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [97]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_17', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) on array 'Weights' [98]  (1.237 ns)

 <State 18>: 2.010ns
The critical path consists of the following:
	'add' operation 7 bit ('arrayidx10_sum_2_2', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [105]  (0.773 ns)
	'getelementptr' operation 14 bit ('Weights_addr_19', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [107]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_19', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) on array 'Weights' [108]  (1.237 ns)

 <State 19>: 2.010ns
The critical path consists of the following:
	'add' operation 7 bit ('arrayidx10_sum_2_4', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [115]  (0.773 ns)
	'getelementptr' operation 14 bit ('Weights_addr_21', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [117]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_21', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) on array 'Weights' [118]  (1.237 ns)

 <State 20>: 2.010ns
The critical path consists of the following:
	'add' operation 7 bit ('arrayidx10_sum_3_1', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [125]  (0.773 ns)
	'getelementptr' operation 14 bit ('Weights_addr_23', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [127]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_23', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) on array 'Weights' [128]  (1.237 ns)

 <State 21>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[243] ('add_ln49_9', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [243]  (0.645 ns)
	'add' operation 24 bit of DSP[260] ('add_ln49_11', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [260]  (0.645 ns)

 <State 22>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[260] ('add_ln49_11', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [260]  (0.645 ns)
	'add' operation 24 bit of DSP[277] ('add_ln49_13', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [277]  (0.645 ns)

 <State 23>: 0.996ns
The critical path consists of the following:
	'mul' operation 24 bit of DSP[291] ('mul_ln49_8', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [288]  (0.996 ns)

 <State 24>: 0.996ns
The critical path consists of the following:
	'mul' operation 24 bit of DSP[308] ('mul_ln49_9', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [305]  (0.996 ns)

 <State 25>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[291] ('add_ln49_15', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [291]  (0.645 ns)
	'add' operation 24 bit of DSP[308] ('add_ln49_17', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [308]  (0.645 ns)

 <State 26>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[308] ('add_ln49_17', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [308]  (0.645 ns)
	'add' operation 24 bit of DSP[322] ('add_ln49_19', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [322]  (0.645 ns)

 <State 27>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[322] ('add_ln49_19', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [322]  (0.645 ns)
	'add' operation 24 bit of DSP[339] ('add_ln49_21', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [339]  (0.645 ns)

 <State 28>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[339] ('add_ln49_21', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [339]  (0.645 ns)
	'add' operation 24 bit of DSP[356] ('add_ln49_23', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [356]  (0.645 ns)

 <State 29>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[356] ('add_ln49_23', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [356]  (0.645 ns)
	'add' operation 24 bit of DSP[370] ('add_ln49_25', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [370]  (0.645 ns)

 <State 30>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[370] ('add_ln49_25', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [370]  (0.645 ns)
	'add' operation 24 bit of DSP[387] ('add_ln49_27', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [387]  (0.645 ns)

 <State 31>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[387] ('add_ln49_27', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [387]  (0.645 ns)
	'add' operation 24 bit of DSP[401] ('add_ln49_29', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [401]  (0.645 ns)

 <State 32>: 2.010ns
The critical path consists of the following:
	'add' operation 7 bit ('arrayidx10_sum_3_3', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [135]  (0.773 ns)
	'getelementptr' operation 14 bit ('Weights_addr_25', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [137]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_25', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) on array 'Weights' [138]  (1.237 ns)

 <State 33>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[418] ('add_ln49_31', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [418]  (0.645 ns)
	'add' operation 24 bit of DSP[435] ('add_ln49_33', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [435]  (0.645 ns)

 <State 34>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('Weights_load_6', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) on array 'Weights' [38]  (1.237 ns)

 <State 35>: 0.996ns
The critical path consists of the following:
	'mul' operation 24 bit of DSP[449] ('mul_ln49_18', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [446]  (0.996 ns)

 <State 36>: 0.996ns
The critical path consists of the following:
	'mul' operation 24 bit of DSP[466] ('mul_ln49_19', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [463]  (0.996 ns)

 <State 37>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[449] ('add_ln49_35', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [449]  (0.645 ns)
	'add' operation 24 bit of DSP[466] ('add_ln49_37', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [466]  (0.645 ns)

 <State 38>: 3.092ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[466] ('add_ln49_37', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [466]  (0.645 ns)
	'add' operation 16 bit ('add_ln51_2', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:51->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [474]  (0.853 ns)
	'select' operation 16 bit ('select_ln51', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:51->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) [475]  (0.357 ns)
	'store' operation 0 bit ('store_ln51', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:51->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) of variable 'select_ln51', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:51->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34 on array 'OutConv1' [476]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
