
StopWatch.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001d6c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000010  00800060  00001d6c  00001e00  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000000c  00800070  00800070  00001e10  2**0
                  ALLOC
  3 .stab         00001578  00000000  00000000  00001e10  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000e6f  00000000  00000000  00003388  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  000041f7  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  00004337  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  000044a7  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  000060f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  00006fdb  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  00007d88  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  00007ee8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  00008175  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00008943  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 27 09 	jmp	0x124e	; 0x124e <__vector_1>
       8:	0c 94 5a 09 	jmp	0x12b4	; 0x12b4 <__vector_2>
       c:	0c 94 49 08 	jmp	0x1092	; 0x1092 <__vector_3>
      10:	0c 94 16 08 	jmp	0x102c	; 0x102c <__vector_4>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 e3 07 	jmp	0xfc6	; 0xfc6 <__vector_6>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 b0 07 	jmp	0xf60	; 0xf60 <__vector_8>
      24:	0c 94 4a 07 	jmp	0xe94	; 0xe94 <__vector_9>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 8d 09 	jmp	0x131a	; 0x131a <__vector_18>
      4c:	0c 94 7d 07 	jmp	0xefa	; 0xefa <__vector_19>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d4 e0       	ldi	r29, 0x04	; 4
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ec e6       	ldi	r30, 0x6C	; 108
      68:	fd e1       	ldi	r31, 0x1D	; 29
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a0 37       	cpi	r26, 0x70	; 112
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a0 e7       	ldi	r26, 0x70	; 112
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	ac 37       	cpi	r26, 0x7C	; 124
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 c0 09 	call	0x1380	; 0x1380 <main>
      8a:	0c 94 b4 0e 	jmp	0x1d68	; 0x1d68 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 7d 0e 	jmp	0x1cfa	; 0x1cfa <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 99 0e 	jmp	0x1d32	; 0x1d32 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 89 0e 	jmp	0x1d12	; 0x1d12 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 a5 0e 	jmp	0x1d4a	; 0x1d4a <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 89 0e 	jmp	0x1d12	; 0x1d12 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 a5 0e 	jmp	0x1d4a	; 0x1d4a <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 7d 0e 	jmp	0x1cfa	; 0x1cfa <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__stack+0x3f>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__stack+0x55>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__stack+0x2d>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__stack+0x3f>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__stack+0x35>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__stack+0x3b>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__stack+0x55>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__stack+0x1c7>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__stack+0x51>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__stack+0x1c7>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__stack+0x67>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__stack+0x1c7>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__stack+0xd3>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__stack+0xc7>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__stack+0xef>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__stack+0x109>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__stack+0x8f>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__stack+0x14d>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__stack+0x141>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__stack+0x11f>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__stack+0x16b>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__stack+0x153>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__stack+0x1ad>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__stack+0x1ad>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__stack+0x1ad>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__stack+0x1b7>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 99 0e 	jmp	0x1d32	; 0x1d32 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 89 0e 	jmp	0x1d12	; 0x1d12 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 a5 0e 	jmp	0x1d4a	; 0x1d4a <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 89 0e 	jmp	0x1d12	; 0x1d12 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 a5 0e 	jmp	0x1d4a	; 0x1d4a <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 89 0e 	jmp	0x1d12	; 0x1d12 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 a5 0e 	jmp	0x1d4a	; 0x1d4a <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 8d 0e 	jmp	0x1d1a	; 0x1d1a <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 a9 0e 	jmp	0x1d52	; 0x1d52 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__pack_f+0x178>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__pack_f+0x172>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__pack_f+0x17c>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__pack_f+0x114>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__pack_f+0x76>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__pack_f+0xca>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__pack_f+0x86>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__pack_f+0x7e>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__pack_f+0x9c>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__pack_f+0x94>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__pack_f+0xbe>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__pack_f+0xee>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__pack_f+0xf6>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__pack_f+0xf6>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__pack_f+0x10e>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__pack_f+0x162>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__pack_f+0x172>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__pack_f+0x144>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__pack_f+0x154>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__pack_f+0x14c>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__pack_f+0x162>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__pack_f+0x164>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__pack_f+0x17c>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <Timer_init>:
 */
#include"timers.h"

static volatile void (*g_callBackPtr)(void) = NULL_PTR;

void Timer_init(const Timer_ConfigType *Config_Ptr) {
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	00 d0       	rcall	.+0      	; 0xb4c <Timer_init+0x6>
     b4c:	cd b7       	in	r28, 0x3d	; 61
     b4e:	de b7       	in	r29, 0x3e	; 62
     b50:	9a 83       	std	Y+2, r25	; 0x02
     b52:	89 83       	std	Y+1, r24	; 0x01
	/* if channal id == 0 than we use timer 0*/
	if ((Config_Ptr->channalID) == 0) {
     b54:	e9 81       	ldd	r30, Y+1	; 0x01
     b56:	fa 81       	ldd	r31, Y+2	; 0x02
     b58:	84 81       	ldd	r24, Z+4	; 0x04
     b5a:	88 23       	and	r24, r24
     b5c:	09 f0       	breq	.+2      	; 0xb60 <Timer_init+0x1a>
     b5e:	5d c0       	rjmp	.+186    	; 0xc1a <Timer_init+0xd4>
		/* if mode == 0 then in Normal mode*/
		if ((Config_Ptr->mode) == 0) {
     b60:	e9 81       	ldd	r30, Y+1	; 0x01
     b62:	fa 81       	ldd	r31, Y+2	; 0x02
     b64:	85 81       	ldd	r24, Z+5	; 0x05
     b66:	88 23       	and	r24, r24
     b68:	11 f5       	brne	.+68     	; 0xbae <Timer_init+0x68>
			TCNT0 = (uint8) (Config_Ptr->intialValue); /*Set Timer initial value to (Config_Ptr->intialValue)*/
     b6a:	a2 e5       	ldi	r26, 0x52	; 82
     b6c:	b0 e0       	ldi	r27, 0x00	; 0
     b6e:	e9 81       	ldd	r30, Y+1	; 0x01
     b70:	fa 81       	ldd	r31, Y+2	; 0x02
     b72:	80 81       	ld	r24, Z
     b74:	91 81       	ldd	r25, Z+1	; 0x01
     b76:	8c 93       	st	X, r24
			 * 1. Non PWM mode FOC0=1
			 * 2. Normal Mode WGM01=0 & WGM00=0
			 * 3. Normal Mode COM00=0 & COM01=0
			 * 4. clock = F_CPU/prescaler CS00=0 CS01= CS02=
			 */
			SET_BIT(TCCR0, FOC0);
     b78:	a3 e5       	ldi	r26, 0x53	; 83
     b7a:	b0 e0       	ldi	r27, 0x00	; 0
     b7c:	e3 e5       	ldi	r30, 0x53	; 83
     b7e:	f0 e0       	ldi	r31, 0x00	; 0
     b80:	80 81       	ld	r24, Z
     b82:	80 68       	ori	r24, 0x80	; 128
     b84:	8c 93       	st	X, r24
			TCCR0 = (TCCR0 & 0xF8) | (Config_Ptr->clock);
     b86:	a3 e5       	ldi	r26, 0x53	; 83
     b88:	b0 e0       	ldi	r27, 0x00	; 0
     b8a:	e3 e5       	ldi	r30, 0x53	; 83
     b8c:	f0 e0       	ldi	r31, 0x00	; 0
     b8e:	80 81       	ld	r24, Z
     b90:	98 2f       	mov	r25, r24
     b92:	98 7f       	andi	r25, 0xF8	; 248
     b94:	e9 81       	ldd	r30, Y+1	; 0x01
     b96:	fa 81       	ldd	r31, Y+2	; 0x02
     b98:	86 81       	ldd	r24, Z+6	; 0x06
     b9a:	89 2b       	or	r24, r25
     b9c:	8c 93       	st	X, r24
			SET_BIT(TIMSK, TOIE0);/* Enable Timer0 Overflow Interrupt*/
     b9e:	a9 e5       	ldi	r26, 0x59	; 89
     ba0:	b0 e0       	ldi	r27, 0x00	; 0
     ba2:	e9 e5       	ldi	r30, 0x59	; 89
     ba4:	f0 e0       	ldi	r31, 0x00	; 0
     ba6:	80 81       	ld	r24, Z
     ba8:	81 60       	ori	r24, 0x01	; 1
     baa:	8c 93       	st	X, r24
     bac:	fa c0       	rjmp	.+500    	; 0xda2 <Timer_init+0x25c>
		}
		/* if mode == 1 then in compare mode*/
		else if ((Config_Ptr->mode) == 1) {
     bae:	e9 81       	ldd	r30, Y+1	; 0x01
     bb0:	fa 81       	ldd	r31, Y+2	; 0x02
     bb2:	85 81       	ldd	r24, Z+5	; 0x05
     bb4:	81 30       	cpi	r24, 0x01	; 1
     bb6:	09 f0       	breq	.+2      	; 0xbba <Timer_init+0x74>
     bb8:	f4 c0       	rjmp	.+488    	; 0xda2 <Timer_init+0x25c>
			TCNT0 = (uint8) (Config_Ptr->intialValue);/*Set Timer initial value to (Config_Ptr->intialValue)*/
     bba:	a2 e5       	ldi	r26, 0x52	; 82
     bbc:	b0 e0       	ldi	r27, 0x00	; 0
     bbe:	e9 81       	ldd	r30, Y+1	; 0x01
     bc0:	fa 81       	ldd	r31, Y+2	; 0x02
     bc2:	80 81       	ld	r24, Z
     bc4:	91 81       	ldd	r25, Z+1	; 0x01
     bc6:	8c 93       	st	X, r24
			OCR0 = (uint8) (Config_Ptr->compValue); /* Set Compare Value to (Config_Ptr->compValue) */
     bc8:	ac e5       	ldi	r26, 0x5C	; 92
     bca:	b0 e0       	ldi	r27, 0x00	; 0
     bcc:	e9 81       	ldd	r30, Y+1	; 0x01
     bce:	fa 81       	ldd	r31, Y+2	; 0x02
     bd0:	82 81       	ldd	r24, Z+2	; 0x02
     bd2:	93 81       	ldd	r25, Z+3	; 0x03
     bd4:	8c 93       	st	X, r24
			/* Configure timer0 control register
			 * 1. Non PWM mode FOC0=1
			 * 2. CTC Mode WGM01=1 & WGM00=0
			 * 3. No need for OC0 in this example so COM00=0 & COM01=0
			 * 4. clock = F_CPU/prescale CS00= CS01= CS02=
			 */SET_BIT(TCCR0, FOC0);
     bd6:	a3 e5       	ldi	r26, 0x53	; 83
     bd8:	b0 e0       	ldi	r27, 0x00	; 0
     bda:	e3 e5       	ldi	r30, 0x53	; 83
     bdc:	f0 e0       	ldi	r31, 0x00	; 0
     bde:	80 81       	ld	r24, Z
     be0:	80 68       	ori	r24, 0x80	; 128
     be2:	8c 93       	st	X, r24
			SET_BIT(TCCR0, WGM01);
     be4:	a3 e5       	ldi	r26, 0x53	; 83
     be6:	b0 e0       	ldi	r27, 0x00	; 0
     be8:	e3 e5       	ldi	r30, 0x53	; 83
     bea:	f0 e0       	ldi	r31, 0x00	; 0
     bec:	80 81       	ld	r24, Z
     bee:	88 60       	ori	r24, 0x08	; 8
     bf0:	8c 93       	st	X, r24
			TCCR0 = (TCCR0 & 0xF8) | (Config_Ptr->clock);
     bf2:	a3 e5       	ldi	r26, 0x53	; 83
     bf4:	b0 e0       	ldi	r27, 0x00	; 0
     bf6:	e3 e5       	ldi	r30, 0x53	; 83
     bf8:	f0 e0       	ldi	r31, 0x00	; 0
     bfa:	80 81       	ld	r24, Z
     bfc:	98 2f       	mov	r25, r24
     bfe:	98 7f       	andi	r25, 0xF8	; 248
     c00:	e9 81       	ldd	r30, Y+1	; 0x01
     c02:	fa 81       	ldd	r31, Y+2	; 0x02
     c04:	86 81       	ldd	r24, Z+6	; 0x06
     c06:	89 2b       	or	r24, r25
     c08:	8c 93       	st	X, r24
			SET_BIT(TIMSK, OCIE0); /*Enable Timer0 Compare Interrupt*/
     c0a:	a9 e5       	ldi	r26, 0x59	; 89
     c0c:	b0 e0       	ldi	r27, 0x00	; 0
     c0e:	e9 e5       	ldi	r30, 0x59	; 89
     c10:	f0 e0       	ldi	r31, 0x00	; 0
     c12:	80 81       	ld	r24, Z
     c14:	82 60       	ori	r24, 0x02	; 2
     c16:	8c 93       	st	X, r24
     c18:	c4 c0       	rjmp	.+392    	; 0xda2 <Timer_init+0x25c>

		}
	}/* timer 1*/
	else if ((Config_Ptr->channalID) == 1) {
     c1a:	e9 81       	ldd	r30, Y+1	; 0x01
     c1c:	fa 81       	ldd	r31, Y+2	; 0x02
     c1e:	84 81       	ldd	r24, Z+4	; 0x04
     c20:	81 30       	cpi	r24, 0x01	; 1
     c22:	09 f0       	breq	.+2      	; 0xc26 <Timer_init+0xe0>
     c24:	5d c0       	rjmp	.+186    	; 0xce0 <Timer_init+0x19a>
		/* if mode == 0 then in Normal mode*/
		if ((Config_Ptr->mode) == 0) {
     c26:	e9 81       	ldd	r30, Y+1	; 0x01
     c28:	fa 81       	ldd	r31, Y+2	; 0x02
     c2a:	85 81       	ldd	r24, Z+5	; 0x05
     c2c:	88 23       	and	r24, r24
     c2e:	09 f5       	brne	.+66     	; 0xc72 <Timer_init+0x12c>
			TCNT1 = (uint16) (Config_Ptr->intialValue);/*Set Timer initial value to (Config_Ptr->intialValue)*/
     c30:	ac e4       	ldi	r26, 0x4C	; 76
     c32:	b0 e0       	ldi	r27, 0x00	; 0
     c34:	e9 81       	ldd	r30, Y+1	; 0x01
     c36:	fa 81       	ldd	r31, Y+2	; 0x02
     c38:	80 81       	ld	r24, Z
     c3a:	91 81       	ldd	r25, Z+1	; 0x01
     c3c:	11 96       	adiw	r26, 0x01	; 1
     c3e:	9c 93       	st	X, r25
     c40:	8e 93       	st	-X, r24
			 * 1. Non PWM mode FOC1A=1 and FOC1B=1
			 * 2. No need for OC1A & OC1B in this example so COM1A0=0 & COM1A1=0 & COM1B0=0 & COM1B1=0
			 * 3. Normal Mode  so  WGM10=0 & WGM11=0 & WGM12=0 & WGM13=0
			 * 4. Clock = F_CPU/prescaler CS10= CS11= CS12=
			 */
			TCCR1A = (1 << FOC1A) | (1 << FOC1B);
     c42:	ef e4       	ldi	r30, 0x4F	; 79
     c44:	f0 e0       	ldi	r31, 0x00	; 0
     c46:	8c e0       	ldi	r24, 0x0C	; 12
     c48:	80 83       	st	Z, r24
			TCCR1B = (TCCR1B & 0xF8) | (Config_Ptr->clock);
     c4a:	ae e4       	ldi	r26, 0x4E	; 78
     c4c:	b0 e0       	ldi	r27, 0x00	; 0
     c4e:	ee e4       	ldi	r30, 0x4E	; 78
     c50:	f0 e0       	ldi	r31, 0x00	; 0
     c52:	80 81       	ld	r24, Z
     c54:	98 2f       	mov	r25, r24
     c56:	98 7f       	andi	r25, 0xF8	; 248
     c58:	e9 81       	ldd	r30, Y+1	; 0x01
     c5a:	fa 81       	ldd	r31, Y+2	; 0x02
     c5c:	86 81       	ldd	r24, Z+6	; 0x06
     c5e:	89 2b       	or	r24, r25
     c60:	8c 93       	st	X, r24
			SET_BIT(TIMSK, TOIE1); /*enable timer1 overflow interrupt */
     c62:	a9 e5       	ldi	r26, 0x59	; 89
     c64:	b0 e0       	ldi	r27, 0x00	; 0
     c66:	e9 e5       	ldi	r30, 0x59	; 89
     c68:	f0 e0       	ldi	r31, 0x00	; 0
     c6a:	80 81       	ld	r24, Z
     c6c:	84 60       	ori	r24, 0x04	; 4
     c6e:	8c 93       	st	X, r24
     c70:	98 c0       	rjmp	.+304    	; 0xda2 <Timer_init+0x25c>
		}
		/* if mode == 1 then in compare mode*/
		else if ((Config_Ptr->mode) == 1) {
     c72:	e9 81       	ldd	r30, Y+1	; 0x01
     c74:	fa 81       	ldd	r31, Y+2	; 0x02
     c76:	85 81       	ldd	r24, Z+5	; 0x05
     c78:	81 30       	cpi	r24, 0x01	; 1
     c7a:	09 f0       	breq	.+2      	; 0xc7e <Timer_init+0x138>
     c7c:	92 c0       	rjmp	.+292    	; 0xda2 <Timer_init+0x25c>
			TCNT1 = (uint16) (Config_Ptr->intialValue);/*Set Timer initial value to (Config_Ptr->intialValue)*/
     c7e:	ac e4       	ldi	r26, 0x4C	; 76
     c80:	b0 e0       	ldi	r27, 0x00	; 0
     c82:	e9 81       	ldd	r30, Y+1	; 0x01
     c84:	fa 81       	ldd	r31, Y+2	; 0x02
     c86:	80 81       	ld	r24, Z
     c88:	91 81       	ldd	r25, Z+1	; 0x01
     c8a:	11 96       	adiw	r26, 0x01	; 1
     c8c:	9c 93       	st	X, r25
     c8e:	8e 93       	st	-X, r24
			OCR1A = (uint16) (Config_Ptr->compValue); /* Set Compare Value to (Config_Ptr->compValue) */
     c90:	aa e4       	ldi	r26, 0x4A	; 74
     c92:	b0 e0       	ldi	r27, 0x00	; 0
     c94:	e9 81       	ldd	r30, Y+1	; 0x01
     c96:	fa 81       	ldd	r31, Y+2	; 0x02
     c98:	82 81       	ldd	r24, Z+2	; 0x02
     c9a:	93 81       	ldd	r25, Z+3	; 0x03
     c9c:	11 96       	adiw	r26, 0x01	; 1
     c9e:	9c 93       	st	X, r25
     ca0:	8e 93       	st	-X, r24
			 * 1. Non PWM mode FOC1A=1 and FOC1B=1
			 * 2. No need for OC1A & OC1B in this example so COM1A0=0 & COM1A1=0 & COM1B0=0 & COM1B1=0
			 * 3. CTC Mode and compare value in OCR1A WGM10=0 & WGM11=0 & WGM12=1 & WGM13=0
			 * 4. Clock = F_CPU/prescaler CS10= CS11= CS12=
			 */
			TCCR1A = (1 << FOC1A) | (1 << FOC1B);
     ca2:	ef e4       	ldi	r30, 0x4F	; 79
     ca4:	f0 e0       	ldi	r31, 0x00	; 0
     ca6:	8c e0       	ldi	r24, 0x0C	; 12
     ca8:	80 83       	st	Z, r24
			SET_BIT(TCCR1B, WGM12);
     caa:	ae e4       	ldi	r26, 0x4E	; 78
     cac:	b0 e0       	ldi	r27, 0x00	; 0
     cae:	ee e4       	ldi	r30, 0x4E	; 78
     cb0:	f0 e0       	ldi	r31, 0x00	; 0
     cb2:	80 81       	ld	r24, Z
     cb4:	88 60       	ori	r24, 0x08	; 8
     cb6:	8c 93       	st	X, r24
			TCCR1B = (TCCR1B & 0xF8) | (Config_Ptr->clock);
     cb8:	ae e4       	ldi	r26, 0x4E	; 78
     cba:	b0 e0       	ldi	r27, 0x00	; 0
     cbc:	ee e4       	ldi	r30, 0x4E	; 78
     cbe:	f0 e0       	ldi	r31, 0x00	; 0
     cc0:	80 81       	ld	r24, Z
     cc2:	98 2f       	mov	r25, r24
     cc4:	98 7f       	andi	r25, 0xF8	; 248
     cc6:	e9 81       	ldd	r30, Y+1	; 0x01
     cc8:	fa 81       	ldd	r31, Y+2	; 0x02
     cca:	86 81       	ldd	r24, Z+6	; 0x06
     ccc:	89 2b       	or	r24, r25
     cce:	8c 93       	st	X, r24
			SET_BIT(TIMSK, OCIE1A);/*enable timer1 compare interrupt for channel A*/
     cd0:	a9 e5       	ldi	r26, 0x59	; 89
     cd2:	b0 e0       	ldi	r27, 0x00	; 0
     cd4:	e9 e5       	ldi	r30, 0x59	; 89
     cd6:	f0 e0       	ldi	r31, 0x00	; 0
     cd8:	80 81       	ld	r24, Z
     cda:	80 61       	ori	r24, 0x10	; 16
     cdc:	8c 93       	st	X, r24
     cde:	61 c0       	rjmp	.+194    	; 0xda2 <Timer_init+0x25c>
		}

	}/* timer 2*/
	else if ((Config_Ptr->channalID) == 2) {
     ce0:	e9 81       	ldd	r30, Y+1	; 0x01
     ce2:	fa 81       	ldd	r31, Y+2	; 0x02
     ce4:	84 81       	ldd	r24, Z+4	; 0x04
     ce6:	82 30       	cpi	r24, 0x02	; 2
     ce8:	09 f0       	breq	.+2      	; 0xcec <Timer_init+0x1a6>
     cea:	5b c0       	rjmp	.+182    	; 0xda2 <Timer_init+0x25c>
		/* if mode == 0 then in Normal mode*/
		if ((Config_Ptr->mode) == 0) {
     cec:	e9 81       	ldd	r30, Y+1	; 0x01
     cee:	fa 81       	ldd	r31, Y+2	; 0x02
     cf0:	85 81       	ldd	r24, Z+5	; 0x05
     cf2:	88 23       	and	r24, r24
     cf4:	11 f5       	brne	.+68     	; 0xd3a <Timer_init+0x1f4>
			TCNT2 = (uint8) (Config_Ptr->intialValue); /*Set Timer initial value to (Config_Ptr->intialValue)*/
     cf6:	a4 e4       	ldi	r26, 0x44	; 68
     cf8:	b0 e0       	ldi	r27, 0x00	; 0
     cfa:	e9 81       	ldd	r30, Y+1	; 0x01
     cfc:	fa 81       	ldd	r31, Y+2	; 0x02
     cfe:	80 81       	ld	r24, Z
     d00:	91 81       	ldd	r25, Z+1	; 0x01
     d02:	8c 93       	st	X, r24
			 * 1. Non PWM mode FOC2=1
			 * 2. Normal Mode WGM21=0 & WGM20=0
			 * 3. Normal Mode COM20=0 & COM21=0
			 * 4. clock = F_CPU/prescaler  CS22= CS21= CS20=
			 */
			SET_BIT(TCCR2, FOC2);
     d04:	a5 e4       	ldi	r26, 0x45	; 69
     d06:	b0 e0       	ldi	r27, 0x00	; 0
     d08:	e5 e4       	ldi	r30, 0x45	; 69
     d0a:	f0 e0       	ldi	r31, 0x00	; 0
     d0c:	80 81       	ld	r24, Z
     d0e:	80 68       	ori	r24, 0x80	; 128
     d10:	8c 93       	st	X, r24
			TCCR2 = (TCCR2 & 0xF8) | (Config_Ptr->clock);
     d12:	a5 e4       	ldi	r26, 0x45	; 69
     d14:	b0 e0       	ldi	r27, 0x00	; 0
     d16:	e5 e4       	ldi	r30, 0x45	; 69
     d18:	f0 e0       	ldi	r31, 0x00	; 0
     d1a:	80 81       	ld	r24, Z
     d1c:	98 2f       	mov	r25, r24
     d1e:	98 7f       	andi	r25, 0xF8	; 248
     d20:	e9 81       	ldd	r30, Y+1	; 0x01
     d22:	fa 81       	ldd	r31, Y+2	; 0x02
     d24:	86 81       	ldd	r24, Z+6	; 0x06
     d26:	89 2b       	or	r24, r25
     d28:	8c 93       	st	X, r24
			SET_BIT(TIMSK, TOIE2); /*Enable Timer2 Overflow Interrupt*/
     d2a:	a9 e5       	ldi	r26, 0x59	; 89
     d2c:	b0 e0       	ldi	r27, 0x00	; 0
     d2e:	e9 e5       	ldi	r30, 0x59	; 89
     d30:	f0 e0       	ldi	r31, 0x00	; 0
     d32:	80 81       	ld	r24, Z
     d34:	80 64       	ori	r24, 0x40	; 64
     d36:	8c 93       	st	X, r24
     d38:	34 c0       	rjmp	.+104    	; 0xda2 <Timer_init+0x25c>
		}
		/* if mode == 1 then in compare mode*/
		else if ((Config_Ptr->mode) == 1) {
     d3a:	e9 81       	ldd	r30, Y+1	; 0x01
     d3c:	fa 81       	ldd	r31, Y+2	; 0x02
     d3e:	85 81       	ldd	r24, Z+5	; 0x05
     d40:	81 30       	cpi	r24, 0x01	; 1
     d42:	79 f5       	brne	.+94     	; 0xda2 <Timer_init+0x25c>
			TCNT2 = (uint8) (Config_Ptr->intialValue); /*Set Timer initial value to (Config_Ptr->intialValue)*/
     d44:	a4 e4       	ldi	r26, 0x44	; 68
     d46:	b0 e0       	ldi	r27, 0x00	; 0
     d48:	e9 81       	ldd	r30, Y+1	; 0x01
     d4a:	fa 81       	ldd	r31, Y+2	; 0x02
     d4c:	80 81       	ld	r24, Z
     d4e:	91 81       	ldd	r25, Z+1	; 0x01
     d50:	8c 93       	st	X, r24
			OCR2 = (uint8) (Config_Ptr->compValue); /* Set Compare Value to (Config_Ptr->compValue) */
     d52:	a3 e4       	ldi	r26, 0x43	; 67
     d54:	b0 e0       	ldi	r27, 0x00	; 0
     d56:	e9 81       	ldd	r30, Y+1	; 0x01
     d58:	fa 81       	ldd	r31, Y+2	; 0x02
     d5a:	82 81       	ldd	r24, Z+2	; 0x02
     d5c:	93 81       	ldd	r25, Z+3	; 0x03
     d5e:	8c 93       	st	X, r24
			 * 1. Non PWM mode FOC2=1
			 * 2. CTC Mode WGM21=1 & WGM20=0
			 * 3. No need for OC0 in this  so COM20=0 & COM21=0
			 * 4. clock = F_CPU/prescaler CS22= CS21= CS20=
			 */
			SET_BIT(TCCR2, FOC2);
     d60:	a5 e4       	ldi	r26, 0x45	; 69
     d62:	b0 e0       	ldi	r27, 0x00	; 0
     d64:	e5 e4       	ldi	r30, 0x45	; 69
     d66:	f0 e0       	ldi	r31, 0x00	; 0
     d68:	80 81       	ld	r24, Z
     d6a:	80 68       	ori	r24, 0x80	; 128
     d6c:	8c 93       	st	X, r24
			SET_BIT(TCCR2, WGM21);
     d6e:	a5 e4       	ldi	r26, 0x45	; 69
     d70:	b0 e0       	ldi	r27, 0x00	; 0
     d72:	e5 e4       	ldi	r30, 0x45	; 69
     d74:	f0 e0       	ldi	r31, 0x00	; 0
     d76:	80 81       	ld	r24, Z
     d78:	88 60       	ori	r24, 0x08	; 8
     d7a:	8c 93       	st	X, r24
			TCCR2 = (TCCR2 & 0xF8) | (Config_Ptr->clock);
     d7c:	a5 e4       	ldi	r26, 0x45	; 69
     d7e:	b0 e0       	ldi	r27, 0x00	; 0
     d80:	e5 e4       	ldi	r30, 0x45	; 69
     d82:	f0 e0       	ldi	r31, 0x00	; 0
     d84:	80 81       	ld	r24, Z
     d86:	98 2f       	mov	r25, r24
     d88:	98 7f       	andi	r25, 0xF8	; 248
     d8a:	e9 81       	ldd	r30, Y+1	; 0x01
     d8c:	fa 81       	ldd	r31, Y+2	; 0x02
     d8e:	86 81       	ldd	r24, Z+6	; 0x06
     d90:	89 2b       	or	r24, r25
     d92:	8c 93       	st	X, r24
			SET_BIT(TIMSK, OCIE2); /* Enable Timer2 Compare Interrupt*/
     d94:	a9 e5       	ldi	r26, 0x59	; 89
     d96:	b0 e0       	ldi	r27, 0x00	; 0
     d98:	e9 e5       	ldi	r30, 0x59	; 89
     d9a:	f0 e0       	ldi	r31, 0x00	; 0
     d9c:	80 81       	ld	r24, Z
     d9e:	80 68       	ori	r24, 0x80	; 128
     da0:	8c 93       	st	X, r24
		}

	}

}
     da2:	0f 90       	pop	r0
     da4:	0f 90       	pop	r0
     da6:	cf 91       	pop	r28
     da8:	df 91       	pop	r29
     daa:	08 95       	ret

00000dac <Timer_setCallBack>:
/********************************************************************************/
void Timer_setCallBack(void (*a_ptr)(void)) {
     dac:	df 93       	push	r29
     dae:	cf 93       	push	r28
     db0:	00 d0       	rcall	.+0      	; 0xdb2 <Timer_setCallBack+0x6>
     db2:	cd b7       	in	r28, 0x3d	; 61
     db4:	de b7       	in	r29, 0x3e	; 62
     db6:	9a 83       	std	Y+2, r25	; 0x02
     db8:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Call back function in a global variable */
	g_callBackPtr = a_ptr;
     dba:	89 81       	ldd	r24, Y+1	; 0x01
     dbc:	9a 81       	ldd	r25, Y+2	; 0x02
     dbe:	90 93 71 00 	sts	0x0071, r25
     dc2:	80 93 70 00 	sts	0x0070, r24
}
     dc6:	0f 90       	pop	r0
     dc8:	0f 90       	pop	r0
     dca:	cf 91       	pop	r28
     dcc:	df 91       	pop	r29
     dce:	08 95       	ret

00000dd0 <Timer_Stop>:
/*******************************************************************************/
void Timer_Stop(uint8 ChannelID) {
     dd0:	df 93       	push	r29
     dd2:	cf 93       	push	r28
     dd4:	0f 92       	push	r0
     dd6:	cd b7       	in	r28, 0x3d	; 61
     dd8:	de b7       	in	r29, 0x3e	; 62
     dda:	89 83       	std	Y+1, r24	; 0x01
	if (ChannelID == 0) {
     ddc:	89 81       	ldd	r24, Y+1	; 0x01
     dde:	88 23       	and	r24, r24
     de0:	41 f4       	brne	.+16     	; 0xdf2 <Timer_Stop+0x22>
		TCCR0 &= 0xF8; /* No Clock  to stop timer*/
     de2:	a3 e5       	ldi	r26, 0x53	; 83
     de4:	b0 e0       	ldi	r27, 0x00	; 0
     de6:	e3 e5       	ldi	r30, 0x53	; 83
     de8:	f0 e0       	ldi	r31, 0x00	; 0
     dea:	80 81       	ld	r24, Z
     dec:	88 7f       	andi	r24, 0xF8	; 248
     dee:	8c 93       	st	X, r24
     df0:	15 c0       	rjmp	.+42     	; 0xe1c <Timer_Stop+0x4c>
	} else if (ChannelID == 1) {
     df2:	89 81       	ldd	r24, Y+1	; 0x01
     df4:	81 30       	cpi	r24, 0x01	; 1
     df6:	41 f4       	brne	.+16     	; 0xe08 <Timer_Stop+0x38>
		TCCR1B &= 0xF8;
     df8:	ae e4       	ldi	r26, 0x4E	; 78
     dfa:	b0 e0       	ldi	r27, 0x00	; 0
     dfc:	ee e4       	ldi	r30, 0x4E	; 78
     dfe:	f0 e0       	ldi	r31, 0x00	; 0
     e00:	80 81       	ld	r24, Z
     e02:	88 7f       	andi	r24, 0xF8	; 248
     e04:	8c 93       	st	X, r24
     e06:	0a c0       	rjmp	.+20     	; 0xe1c <Timer_Stop+0x4c>
		;
	} else if (ChannelID == 2) {
     e08:	89 81       	ldd	r24, Y+1	; 0x01
     e0a:	82 30       	cpi	r24, 0x02	; 2
     e0c:	39 f4       	brne	.+14     	; 0xe1c <Timer_Stop+0x4c>
		TCCR2 &= 0xF8;
     e0e:	a5 e4       	ldi	r26, 0x45	; 69
     e10:	b0 e0       	ldi	r27, 0x00	; 0
     e12:	e5 e4       	ldi	r30, 0x45	; 69
     e14:	f0 e0       	ldi	r31, 0x00	; 0
     e16:	80 81       	ld	r24, Z
     e18:	88 7f       	andi	r24, 0xF8	; 248
     e1a:	8c 93       	st	X, r24
		;
	}
}
     e1c:	0f 90       	pop	r0
     e1e:	cf 91       	pop	r28
     e20:	df 91       	pop	r29
     e22:	08 95       	ret

00000e24 <Timer_Start>:
void Timer_Start(uint8 channalID , uint8 clock) {
     e24:	df 93       	push	r29
     e26:	cf 93       	push	r28
     e28:	00 d0       	rcall	.+0      	; 0xe2a <Timer_Start+0x6>
     e2a:	cd b7       	in	r28, 0x3d	; 61
     e2c:	de b7       	in	r29, 0x3e	; 62
     e2e:	89 83       	std	Y+1, r24	; 0x01
     e30:	6a 83       	std	Y+2, r22	; 0x02
	/* clock == Config_Ptr->clock // 0 = no clock // 5 = TF_CPU_1024 */
	if (channalID == 0) {
     e32:	89 81       	ldd	r24, Y+1	; 0x01
     e34:	88 23       	and	r24, r24
     e36:	61 f4       	brne	.+24     	; 0xe50 <Timer_Start+0x2c>
		TCCR0 = (TCCR0 & 0xF8) | (clock & 07); /* put the same clock to resume timer*/
     e38:	a3 e5       	ldi	r26, 0x53	; 83
     e3a:	b0 e0       	ldi	r27, 0x00	; 0
     e3c:	e3 e5       	ldi	r30, 0x53	; 83
     e3e:	f0 e0       	ldi	r31, 0x00	; 0
     e40:	80 81       	ld	r24, Z
     e42:	98 2f       	mov	r25, r24
     e44:	98 7f       	andi	r25, 0xF8	; 248
     e46:	8a 81       	ldd	r24, Y+2	; 0x02
     e48:	87 70       	andi	r24, 0x07	; 7
     e4a:	89 2b       	or	r24, r25
     e4c:	8c 93       	st	X, r24
     e4e:	1d c0       	rjmp	.+58     	; 0xe8a <Timer_Start+0x66>
	} else if (channalID == 1) {
     e50:	89 81       	ldd	r24, Y+1	; 0x01
     e52:	81 30       	cpi	r24, 0x01	; 1
     e54:	61 f4       	brne	.+24     	; 0xe6e <Timer_Start+0x4a>
		TCCR1B = (TCCR1B & 0xF8) | (clock & 07);
     e56:	ae e4       	ldi	r26, 0x4E	; 78
     e58:	b0 e0       	ldi	r27, 0x00	; 0
     e5a:	ee e4       	ldi	r30, 0x4E	; 78
     e5c:	f0 e0       	ldi	r31, 0x00	; 0
     e5e:	80 81       	ld	r24, Z
     e60:	98 2f       	mov	r25, r24
     e62:	98 7f       	andi	r25, 0xF8	; 248
     e64:	8a 81       	ldd	r24, Y+2	; 0x02
     e66:	87 70       	andi	r24, 0x07	; 7
     e68:	89 2b       	or	r24, r25
     e6a:	8c 93       	st	X, r24
     e6c:	0e c0       	rjmp	.+28     	; 0xe8a <Timer_Start+0x66>
	} else if (channalID == 2) {
     e6e:	89 81       	ldd	r24, Y+1	; 0x01
     e70:	82 30       	cpi	r24, 0x02	; 2
     e72:	59 f4       	brne	.+22     	; 0xe8a <Timer_Start+0x66>
		TCCR2 = (TCCR2 & 0xF8) |(clock & 07);
     e74:	a5 e4       	ldi	r26, 0x45	; 69
     e76:	b0 e0       	ldi	r27, 0x00	; 0
     e78:	e5 e4       	ldi	r30, 0x45	; 69
     e7a:	f0 e0       	ldi	r31, 0x00	; 0
     e7c:	80 81       	ld	r24, Z
     e7e:	98 2f       	mov	r25, r24
     e80:	98 7f       	andi	r25, 0xF8	; 248
     e82:	8a 81       	ldd	r24, Y+2	; 0x02
     e84:	87 70       	andi	r24, 0x07	; 7
     e86:	89 2b       	or	r24, r25
     e88:	8c 93       	st	X, r24
	}
}
     e8a:	0f 90       	pop	r0
     e8c:	0f 90       	pop	r0
     e8e:	cf 91       	pop	r28
     e90:	df 91       	pop	r29
     e92:	08 95       	ret

00000e94 <__vector_9>:

/******************************************************************************/

/* Interrupt Service Routine for timer0 OverFlow mode */
ISR(TIMER0_OVF_vect) {
     e94:	1f 92       	push	r1
     e96:	0f 92       	push	r0
     e98:	0f b6       	in	r0, 0x3f	; 63
     e9a:	0f 92       	push	r0
     e9c:	11 24       	eor	r1, r1
     e9e:	2f 93       	push	r18
     ea0:	3f 93       	push	r19
     ea2:	4f 93       	push	r20
     ea4:	5f 93       	push	r21
     ea6:	6f 93       	push	r22
     ea8:	7f 93       	push	r23
     eaa:	8f 93       	push	r24
     eac:	9f 93       	push	r25
     eae:	af 93       	push	r26
     eb0:	bf 93       	push	r27
     eb2:	ef 93       	push	r30
     eb4:	ff 93       	push	r31
     eb6:	df 93       	push	r29
     eb8:	cf 93       	push	r28
     eba:	cd b7       	in	r28, 0x3d	; 61
     ebc:	de b7       	in	r29, 0x3e	; 62
	if (g_callBackPtr != NULL_PTR) {
     ebe:	80 91 70 00 	lds	r24, 0x0070
     ec2:	90 91 71 00 	lds	r25, 0x0071
     ec6:	00 97       	sbiw	r24, 0x00	; 0
     ec8:	29 f0       	breq	.+10     	; 0xed4 <__vector_9+0x40>
		/* call back function  work in timer 0 normal mode by function setCallBack */
		(*g_callBackPtr)();
     eca:	e0 91 70 00 	lds	r30, 0x0070
     ece:	f0 91 71 00 	lds	r31, 0x0071
     ed2:	09 95       	icall
		/*g_callBackPtr();*/
	}
}
     ed4:	cf 91       	pop	r28
     ed6:	df 91       	pop	r29
     ed8:	ff 91       	pop	r31
     eda:	ef 91       	pop	r30
     edc:	bf 91       	pop	r27
     ede:	af 91       	pop	r26
     ee0:	9f 91       	pop	r25
     ee2:	8f 91       	pop	r24
     ee4:	7f 91       	pop	r23
     ee6:	6f 91       	pop	r22
     ee8:	5f 91       	pop	r21
     eea:	4f 91       	pop	r20
     eec:	3f 91       	pop	r19
     eee:	2f 91       	pop	r18
     ef0:	0f 90       	pop	r0
     ef2:	0f be       	out	0x3f, r0	; 63
     ef4:	0f 90       	pop	r0
     ef6:	1f 90       	pop	r1
     ef8:	18 95       	reti

00000efa <__vector_19>:

/* Interrupt Service Routine for timer0 compare mode */
ISR(TIMER0_COMP_vect) {
     efa:	1f 92       	push	r1
     efc:	0f 92       	push	r0
     efe:	0f b6       	in	r0, 0x3f	; 63
     f00:	0f 92       	push	r0
     f02:	11 24       	eor	r1, r1
     f04:	2f 93       	push	r18
     f06:	3f 93       	push	r19
     f08:	4f 93       	push	r20
     f0a:	5f 93       	push	r21
     f0c:	6f 93       	push	r22
     f0e:	7f 93       	push	r23
     f10:	8f 93       	push	r24
     f12:	9f 93       	push	r25
     f14:	af 93       	push	r26
     f16:	bf 93       	push	r27
     f18:	ef 93       	push	r30
     f1a:	ff 93       	push	r31
     f1c:	df 93       	push	r29
     f1e:	cf 93       	push	r28
     f20:	cd b7       	in	r28, 0x3d	; 61
     f22:	de b7       	in	r29, 0x3e	; 62
	if (g_callBackPtr != NULL_PTR) {
     f24:	80 91 70 00 	lds	r24, 0x0070
     f28:	90 91 71 00 	lds	r25, 0x0071
     f2c:	00 97       	sbiw	r24, 0x00	; 0
     f2e:	29 f0       	breq	.+10     	; 0xf3a <__vector_19+0x40>
		/* call back function  work in timer 0 compare mode by function setCallBack */
		(*g_callBackPtr)();
     f30:	e0 91 70 00 	lds	r30, 0x0070
     f34:	f0 91 71 00 	lds	r31, 0x0071
     f38:	09 95       	icall
		/*g_callBackPtr();*/
	}
}
     f3a:	cf 91       	pop	r28
     f3c:	df 91       	pop	r29
     f3e:	ff 91       	pop	r31
     f40:	ef 91       	pop	r30
     f42:	bf 91       	pop	r27
     f44:	af 91       	pop	r26
     f46:	9f 91       	pop	r25
     f48:	8f 91       	pop	r24
     f4a:	7f 91       	pop	r23
     f4c:	6f 91       	pop	r22
     f4e:	5f 91       	pop	r21
     f50:	4f 91       	pop	r20
     f52:	3f 91       	pop	r19
     f54:	2f 91       	pop	r18
     f56:	0f 90       	pop	r0
     f58:	0f be       	out	0x3f, r0	; 63
     f5a:	0f 90       	pop	r0
     f5c:	1f 90       	pop	r1
     f5e:	18 95       	reti

00000f60 <__vector_8>:

/* Interrupt Service Routine for timer1 OverFlow mode */
ISR(TIMER1_OVF_vect) {
     f60:	1f 92       	push	r1
     f62:	0f 92       	push	r0
     f64:	0f b6       	in	r0, 0x3f	; 63
     f66:	0f 92       	push	r0
     f68:	11 24       	eor	r1, r1
     f6a:	2f 93       	push	r18
     f6c:	3f 93       	push	r19
     f6e:	4f 93       	push	r20
     f70:	5f 93       	push	r21
     f72:	6f 93       	push	r22
     f74:	7f 93       	push	r23
     f76:	8f 93       	push	r24
     f78:	9f 93       	push	r25
     f7a:	af 93       	push	r26
     f7c:	bf 93       	push	r27
     f7e:	ef 93       	push	r30
     f80:	ff 93       	push	r31
     f82:	df 93       	push	r29
     f84:	cf 93       	push	r28
     f86:	cd b7       	in	r28, 0x3d	; 61
     f88:	de b7       	in	r29, 0x3e	; 62
	if (g_callBackPtr != NULL_PTR) {
     f8a:	80 91 70 00 	lds	r24, 0x0070
     f8e:	90 91 71 00 	lds	r25, 0x0071
     f92:	00 97       	sbiw	r24, 0x00	; 0
     f94:	29 f0       	breq	.+10     	; 0xfa0 <__vector_8+0x40>
		/* call back function  work in timer 1 normal mode by function setCallBack */
		(*g_callBackPtr)();
     f96:	e0 91 70 00 	lds	r30, 0x0070
     f9a:	f0 91 71 00 	lds	r31, 0x0071
     f9e:	09 95       	icall
		/*g_callBackPtr();*/
	}
}
     fa0:	cf 91       	pop	r28
     fa2:	df 91       	pop	r29
     fa4:	ff 91       	pop	r31
     fa6:	ef 91       	pop	r30
     fa8:	bf 91       	pop	r27
     faa:	af 91       	pop	r26
     fac:	9f 91       	pop	r25
     fae:	8f 91       	pop	r24
     fb0:	7f 91       	pop	r23
     fb2:	6f 91       	pop	r22
     fb4:	5f 91       	pop	r21
     fb6:	4f 91       	pop	r20
     fb8:	3f 91       	pop	r19
     fba:	2f 91       	pop	r18
     fbc:	0f 90       	pop	r0
     fbe:	0f be       	out	0x3f, r0	; 63
     fc0:	0f 90       	pop	r0
     fc2:	1f 90       	pop	r1
     fc4:	18 95       	reti

00000fc6 <__vector_6>:

/* Interrupt Service Routine for timer1 compare mode channel A */
ISR(TIMER1_COMPA_vect) {
     fc6:	1f 92       	push	r1
     fc8:	0f 92       	push	r0
     fca:	0f b6       	in	r0, 0x3f	; 63
     fcc:	0f 92       	push	r0
     fce:	11 24       	eor	r1, r1
     fd0:	2f 93       	push	r18
     fd2:	3f 93       	push	r19
     fd4:	4f 93       	push	r20
     fd6:	5f 93       	push	r21
     fd8:	6f 93       	push	r22
     fda:	7f 93       	push	r23
     fdc:	8f 93       	push	r24
     fde:	9f 93       	push	r25
     fe0:	af 93       	push	r26
     fe2:	bf 93       	push	r27
     fe4:	ef 93       	push	r30
     fe6:	ff 93       	push	r31
     fe8:	df 93       	push	r29
     fea:	cf 93       	push	r28
     fec:	cd b7       	in	r28, 0x3d	; 61
     fee:	de b7       	in	r29, 0x3e	; 62
	if (g_callBackPtr != NULL_PTR) {
     ff0:	80 91 70 00 	lds	r24, 0x0070
     ff4:	90 91 71 00 	lds	r25, 0x0071
     ff8:	00 97       	sbiw	r24, 0x00	; 0
     ffa:	29 f0       	breq	.+10     	; 0x1006 <__vector_6+0x40>
		/* call back function  work in timer 1 compare mode by function setCallBack */
		(*g_callBackPtr)();
     ffc:	e0 91 70 00 	lds	r30, 0x0070
    1000:	f0 91 71 00 	lds	r31, 0x0071
    1004:	09 95       	icall
		/*g_callBackPtr();*/
	}
}
    1006:	cf 91       	pop	r28
    1008:	df 91       	pop	r29
    100a:	ff 91       	pop	r31
    100c:	ef 91       	pop	r30
    100e:	bf 91       	pop	r27
    1010:	af 91       	pop	r26
    1012:	9f 91       	pop	r25
    1014:	8f 91       	pop	r24
    1016:	7f 91       	pop	r23
    1018:	6f 91       	pop	r22
    101a:	5f 91       	pop	r21
    101c:	4f 91       	pop	r20
    101e:	3f 91       	pop	r19
    1020:	2f 91       	pop	r18
    1022:	0f 90       	pop	r0
    1024:	0f be       	out	0x3f, r0	; 63
    1026:	0f 90       	pop	r0
    1028:	1f 90       	pop	r1
    102a:	18 95       	reti

0000102c <__vector_4>:

/* Interrupt Service Routine for timer2 OverFlow mode */
ISR(TIMER2_OVF_vect) {
    102c:	1f 92       	push	r1
    102e:	0f 92       	push	r0
    1030:	0f b6       	in	r0, 0x3f	; 63
    1032:	0f 92       	push	r0
    1034:	11 24       	eor	r1, r1
    1036:	2f 93       	push	r18
    1038:	3f 93       	push	r19
    103a:	4f 93       	push	r20
    103c:	5f 93       	push	r21
    103e:	6f 93       	push	r22
    1040:	7f 93       	push	r23
    1042:	8f 93       	push	r24
    1044:	9f 93       	push	r25
    1046:	af 93       	push	r26
    1048:	bf 93       	push	r27
    104a:	ef 93       	push	r30
    104c:	ff 93       	push	r31
    104e:	df 93       	push	r29
    1050:	cf 93       	push	r28
    1052:	cd b7       	in	r28, 0x3d	; 61
    1054:	de b7       	in	r29, 0x3e	; 62
	if (g_callBackPtr != NULL_PTR) {
    1056:	80 91 70 00 	lds	r24, 0x0070
    105a:	90 91 71 00 	lds	r25, 0x0071
    105e:	00 97       	sbiw	r24, 0x00	; 0
    1060:	29 f0       	breq	.+10     	; 0x106c <__vector_4+0x40>
		/* call back function  work in timer 2 normal mode by function setCallBack */
		(*g_callBackPtr)();
    1062:	e0 91 70 00 	lds	r30, 0x0070
    1066:	f0 91 71 00 	lds	r31, 0x0071
    106a:	09 95       	icall
		/*g_callBackPtr();*/
	}

}
    106c:	cf 91       	pop	r28
    106e:	df 91       	pop	r29
    1070:	ff 91       	pop	r31
    1072:	ef 91       	pop	r30
    1074:	bf 91       	pop	r27
    1076:	af 91       	pop	r26
    1078:	9f 91       	pop	r25
    107a:	8f 91       	pop	r24
    107c:	7f 91       	pop	r23
    107e:	6f 91       	pop	r22
    1080:	5f 91       	pop	r21
    1082:	4f 91       	pop	r20
    1084:	3f 91       	pop	r19
    1086:	2f 91       	pop	r18
    1088:	0f 90       	pop	r0
    108a:	0f be       	out	0x3f, r0	; 63
    108c:	0f 90       	pop	r0
    108e:	1f 90       	pop	r1
    1090:	18 95       	reti

00001092 <__vector_3>:

/* Interrupt Service Routine for timer2 compare mode */
ISR(TIMER2_COMP_vect) {
    1092:	1f 92       	push	r1
    1094:	0f 92       	push	r0
    1096:	0f b6       	in	r0, 0x3f	; 63
    1098:	0f 92       	push	r0
    109a:	11 24       	eor	r1, r1
    109c:	2f 93       	push	r18
    109e:	3f 93       	push	r19
    10a0:	4f 93       	push	r20
    10a2:	5f 93       	push	r21
    10a4:	6f 93       	push	r22
    10a6:	7f 93       	push	r23
    10a8:	8f 93       	push	r24
    10aa:	9f 93       	push	r25
    10ac:	af 93       	push	r26
    10ae:	bf 93       	push	r27
    10b0:	ef 93       	push	r30
    10b2:	ff 93       	push	r31
    10b4:	df 93       	push	r29
    10b6:	cf 93       	push	r28
    10b8:	cd b7       	in	r28, 0x3d	; 61
    10ba:	de b7       	in	r29, 0x3e	; 62
	if (g_callBackPtr != NULL_PTR) {
    10bc:	80 91 70 00 	lds	r24, 0x0070
    10c0:	90 91 71 00 	lds	r25, 0x0071
    10c4:	00 97       	sbiw	r24, 0x00	; 0
    10c6:	29 f0       	breq	.+10     	; 0x10d2 <__vector_3+0x40>
		/* call back function  work in timer 2 compare mode by function setCallBack */
		(*g_callBackPtr)();
    10c8:	e0 91 70 00 	lds	r30, 0x0070
    10cc:	f0 91 71 00 	lds	r31, 0x0071
    10d0:	09 95       	icall
		/*g_callBackPtr();*/
	}

}
    10d2:	cf 91       	pop	r28
    10d4:	df 91       	pop	r29
    10d6:	ff 91       	pop	r31
    10d8:	ef 91       	pop	r30
    10da:	bf 91       	pop	r27
    10dc:	af 91       	pop	r26
    10de:	9f 91       	pop	r25
    10e0:	8f 91       	pop	r24
    10e2:	7f 91       	pop	r23
    10e4:	6f 91       	pop	r22
    10e6:	5f 91       	pop	r21
    10e8:	4f 91       	pop	r20
    10ea:	3f 91       	pop	r19
    10ec:	2f 91       	pop	r18
    10ee:	0f 90       	pop	r0
    10f0:	0f be       	out	0x3f, r0	; 63
    10f2:	0f 90       	pop	r0
    10f4:	1f 90       	pop	r1
    10f6:	18 95       	reti

000010f8 <Interrupt_init>:
/* Global variables to hold the address of the call back function in the application */
static volatile void (*g_callBackPtr0)(void) = NULL_PTR;
static volatile void (*g_callBackPtr1)(void) = NULL_PTR;
static volatile void (*g_callBackPtr2)(void) = NULL_PTR;

void Interrupt_init(const INTERRUPT_ConfigType *Config_Ptr) {
    10f8:	df 93       	push	r29
    10fa:	cf 93       	push	r28
    10fc:	00 d0       	rcall	.+0      	; 0x10fe <Interrupt_init+0x6>
    10fe:	cd b7       	in	r28, 0x3d	; 61
    1100:	de b7       	in	r29, 0x3e	; 62
    1102:	9a 83       	std	Y+2, r25	; 0x02
    1104:	89 83       	std	Y+1, r24	; 0x01
	/* if channelID == 5 then we activate interrupt2 */
	if ((Config_Ptr->channelID) == 5) {
    1106:	e9 81       	ldd	r30, Y+1	; 0x01
    1108:	fa 81       	ldd	r31, Y+2	; 0x02
    110a:	80 81       	ld	r24, Z
    110c:	85 30       	cpi	r24, 0x05	; 5
    110e:	f9 f4       	brne	.+62     	; 0x114e <Interrupt_init+0x56>
		/* Trigger INT2 with the falling edge or RIsing edge dependent
		 * on first two number in Config_Ptr ->LevelEdge */
		MCUCSR = (MCUCSR & 0xBF) | ((Config_Ptr->LevelEdge) << 6);
    1110:	a4 e5       	ldi	r26, 0x54	; 84
    1112:	b0 e0       	ldi	r27, 0x00	; 0
    1114:	e4 e5       	ldi	r30, 0x54	; 84
    1116:	f0 e0       	ldi	r31, 0x00	; 0
    1118:	80 81       	ld	r24, Z
    111a:	28 2f       	mov	r18, r24
    111c:	2f 7b       	andi	r18, 0xBF	; 191
    111e:	e9 81       	ldd	r30, Y+1	; 0x01
    1120:	fa 81       	ldd	r31, Y+2	; 0x02
    1122:	81 81       	ldd	r24, Z+1	; 0x01
    1124:	88 2f       	mov	r24, r24
    1126:	90 e0       	ldi	r25, 0x00	; 0
    1128:	00 24       	eor	r0, r0
    112a:	96 95       	lsr	r25
    112c:	87 95       	ror	r24
    112e:	07 94       	ror	r0
    1130:	96 95       	lsr	r25
    1132:	87 95       	ror	r24
    1134:	07 94       	ror	r0
    1136:	98 2f       	mov	r25, r24
    1138:	80 2d       	mov	r24, r0
    113a:	82 2b       	or	r24, r18
    113c:	8c 93       	st	X, r24
		/* Configure INT2/PB2 as input pin*/

		/*Enable external interrupt pin INT2*/
		SET_BIT(GICR, INT2);
    113e:	ab e5       	ldi	r26, 0x5B	; 91
    1140:	b0 e0       	ldi	r27, 0x00	; 0
    1142:	eb e5       	ldi	r30, 0x5B	; 91
    1144:	f0 e0       	ldi	r31, 0x00	; 0
    1146:	80 81       	ld	r24, Z
    1148:	80 62       	ori	r24, 0x20	; 32
    114a:	8c 93       	st	X, r24
    114c:	45 c0       	rjmp	.+138    	; 0x11d8 <Interrupt_init+0xe0>
	}
	/* if channelID == 6 then we activate interrupt0 */
	else if ((Config_Ptr->channelID) == 6) {
    114e:	e9 81       	ldd	r30, Y+1	; 0x01
    1150:	fa 81       	ldd	r31, Y+2	; 0x02
    1152:	80 81       	ld	r24, Z
    1154:	86 30       	cpi	r24, 0x06	; 6
    1156:	d9 f4       	brne	.+54     	; 0x118e <Interrupt_init+0x96>
		/* Trigger INT0 with the falling edge or rising or any change dependent on Config_Ptr ->LevelEdge */
		MCUCR = (MCUCR & 0xFC) | (Config_Ptr->LevelEdge);
    1158:	a5 e5       	ldi	r26, 0x55	; 85
    115a:	b0 e0       	ldi	r27, 0x00	; 0
    115c:	e5 e5       	ldi	r30, 0x55	; 85
    115e:	f0 e0       	ldi	r31, 0x00	; 0
    1160:	80 81       	ld	r24, Z
    1162:	98 2f       	mov	r25, r24
    1164:	9c 7f       	andi	r25, 0xFC	; 252
    1166:	e9 81       	ldd	r30, Y+1	; 0x01
    1168:	fa 81       	ldd	r31, Y+2	; 0x02
    116a:	81 81       	ldd	r24, Z+1	; 0x01
    116c:	89 2b       	or	r24, r25
    116e:	8c 93       	st	X, r24
		/* Configure INT0/PD2 as input pin*/
		CLEAR_BIT(DDRD, PD2);
    1170:	a1 e3       	ldi	r26, 0x31	; 49
    1172:	b0 e0       	ldi	r27, 0x00	; 0
    1174:	e1 e3       	ldi	r30, 0x31	; 49
    1176:	f0 e0       	ldi	r31, 0x00	; 0
    1178:	80 81       	ld	r24, Z
    117a:	8b 7f       	andi	r24, 0xFB	; 251
    117c:	8c 93       	st	X, r24
		/* Enable external interrupt pin INT0*/
		SET_BIT(GICR, INT0);
    117e:	ab e5       	ldi	r26, 0x5B	; 91
    1180:	b0 e0       	ldi	r27, 0x00	; 0
    1182:	eb e5       	ldi	r30, 0x5B	; 91
    1184:	f0 e0       	ldi	r31, 0x00	; 0
    1186:	80 81       	ld	r24, Z
    1188:	80 64       	ori	r24, 0x40	; 64
    118a:	8c 93       	st	X, r24
    118c:	25 c0       	rjmp	.+74     	; 0x11d8 <Interrupt_init+0xe0>
	}
	/* if channelID == 7 then we activate interrupt1 */
	else if ((Config_Ptr->channelID) == 7) {
    118e:	e9 81       	ldd	r30, Y+1	; 0x01
    1190:	fa 81       	ldd	r31, Y+2	; 0x02
    1192:	80 81       	ld	r24, Z
    1194:	87 30       	cpi	r24, 0x07	; 7
    1196:	01 f5       	brne	.+64     	; 0x11d8 <Interrupt_init+0xe0>
		/* Trigger INT0 with the falling edge or rising or any change dependent on Config_Ptr ->LevelEdge */
		MCUCR = (MCUCR & 0xF3) | ((Config_Ptr->LevelEdge) << 2);
    1198:	a5 e5       	ldi	r26, 0x55	; 85
    119a:	b0 e0       	ldi	r27, 0x00	; 0
    119c:	e5 e5       	ldi	r30, 0x55	; 85
    119e:	f0 e0       	ldi	r31, 0x00	; 0
    11a0:	80 81       	ld	r24, Z
    11a2:	28 2f       	mov	r18, r24
    11a4:	23 7f       	andi	r18, 0xF3	; 243
    11a6:	e9 81       	ldd	r30, Y+1	; 0x01
    11a8:	fa 81       	ldd	r31, Y+2	; 0x02
    11aa:	81 81       	ldd	r24, Z+1	; 0x01
    11ac:	88 2f       	mov	r24, r24
    11ae:	90 e0       	ldi	r25, 0x00	; 0
    11b0:	88 0f       	add	r24, r24
    11b2:	99 1f       	adc	r25, r25
    11b4:	88 0f       	add	r24, r24
    11b6:	99 1f       	adc	r25, r25
    11b8:	82 2b       	or	r24, r18
    11ba:	8c 93       	st	X, r24
		/* Configure INT1/PD3 as input pin*/
		CLEAR_BIT(DDRD, PD3);
    11bc:	a1 e3       	ldi	r26, 0x31	; 49
    11be:	b0 e0       	ldi	r27, 0x00	; 0
    11c0:	e1 e3       	ldi	r30, 0x31	; 49
    11c2:	f0 e0       	ldi	r31, 0x00	; 0
    11c4:	80 81       	ld	r24, Z
    11c6:	87 7f       	andi	r24, 0xF7	; 247
    11c8:	8c 93       	st	X, r24
		/* Enable external interrupt pin INT1*/
		SET_BIT(GICR, INT1);
    11ca:	ab e5       	ldi	r26, 0x5B	; 91
    11cc:	b0 e0       	ldi	r27, 0x00	; 0
    11ce:	eb e5       	ldi	r30, 0x5B	; 91
    11d0:	f0 e0       	ldi	r31, 0x00	; 0
    11d2:	80 81       	ld	r24, Z
    11d4:	80 68       	ori	r24, 0x80	; 128
    11d6:	8c 93       	st	X, r24
	}

}
    11d8:	0f 90       	pop	r0
    11da:	0f 90       	pop	r0
    11dc:	cf 91       	pop	r28
    11de:	df 91       	pop	r29
    11e0:	08 95       	ret

000011e2 <Interrupt0_setCallBack>:
/********************************************************************************/
void Interrupt0_setCallBack(void (*a_ptr)(void)) {
    11e2:	df 93       	push	r29
    11e4:	cf 93       	push	r28
    11e6:	00 d0       	rcall	.+0      	; 0x11e8 <Interrupt0_setCallBack+0x6>
    11e8:	cd b7       	in	r28, 0x3d	; 61
    11ea:	de b7       	in	r29, 0x3e	; 62
    11ec:	9a 83       	std	Y+2, r25	; 0x02
    11ee:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Call back function in a global variable */
	g_callBackPtr0 = a_ptr;
    11f0:	89 81       	ldd	r24, Y+1	; 0x01
    11f2:	9a 81       	ldd	r25, Y+2	; 0x02
    11f4:	90 93 73 00 	sts	0x0073, r25
    11f8:	80 93 72 00 	sts	0x0072, r24
}
    11fc:	0f 90       	pop	r0
    11fe:	0f 90       	pop	r0
    1200:	cf 91       	pop	r28
    1202:	df 91       	pop	r29
    1204:	08 95       	ret

00001206 <Interrupt1_setCallBack>:
void Interrupt1_setCallBack(void (*a_ptr)(void)) {
    1206:	df 93       	push	r29
    1208:	cf 93       	push	r28
    120a:	00 d0       	rcall	.+0      	; 0x120c <Interrupt1_setCallBack+0x6>
    120c:	cd b7       	in	r28, 0x3d	; 61
    120e:	de b7       	in	r29, 0x3e	; 62
    1210:	9a 83       	std	Y+2, r25	; 0x02
    1212:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Call back function in a global variable */
	g_callBackPtr1 = a_ptr;
    1214:	89 81       	ldd	r24, Y+1	; 0x01
    1216:	9a 81       	ldd	r25, Y+2	; 0x02
    1218:	90 93 75 00 	sts	0x0075, r25
    121c:	80 93 74 00 	sts	0x0074, r24
}
    1220:	0f 90       	pop	r0
    1222:	0f 90       	pop	r0
    1224:	cf 91       	pop	r28
    1226:	df 91       	pop	r29
    1228:	08 95       	ret

0000122a <Interrupt2_setCallBack>:
void Interrupt2_setCallBack(void (*a_ptr)(void)) {
    122a:	df 93       	push	r29
    122c:	cf 93       	push	r28
    122e:	00 d0       	rcall	.+0      	; 0x1230 <Interrupt2_setCallBack+0x6>
    1230:	cd b7       	in	r28, 0x3d	; 61
    1232:	de b7       	in	r29, 0x3e	; 62
    1234:	9a 83       	std	Y+2, r25	; 0x02
    1236:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Call back function in a global variable */
	g_callBackPtr2 = a_ptr;
    1238:	89 81       	ldd	r24, Y+1	; 0x01
    123a:	9a 81       	ldd	r25, Y+2	; 0x02
    123c:	90 93 77 00 	sts	0x0077, r25
    1240:	80 93 76 00 	sts	0x0076, r24
}
    1244:	0f 90       	pop	r0
    1246:	0f 90       	pop	r0
    1248:	cf 91       	pop	r28
    124a:	df 91       	pop	r29
    124c:	08 95       	ret

0000124e <__vector_1>:
/*******************************************************************************/

/* External INT0 Interrupt Service Routine */
ISR(INT0_vect) {
    124e:	1f 92       	push	r1
    1250:	0f 92       	push	r0
    1252:	0f b6       	in	r0, 0x3f	; 63
    1254:	0f 92       	push	r0
    1256:	11 24       	eor	r1, r1
    1258:	2f 93       	push	r18
    125a:	3f 93       	push	r19
    125c:	4f 93       	push	r20
    125e:	5f 93       	push	r21
    1260:	6f 93       	push	r22
    1262:	7f 93       	push	r23
    1264:	8f 93       	push	r24
    1266:	9f 93       	push	r25
    1268:	af 93       	push	r26
    126a:	bf 93       	push	r27
    126c:	ef 93       	push	r30
    126e:	ff 93       	push	r31
    1270:	df 93       	push	r29
    1272:	cf 93       	push	r28
    1274:	cd b7       	in	r28, 0x3d	; 61
    1276:	de b7       	in	r29, 0x3e	; 62
	if (g_callBackPtr0 != NULL_PTR) {
    1278:	80 91 72 00 	lds	r24, 0x0072
    127c:	90 91 73 00 	lds	r25, 0x0073
    1280:	00 97       	sbiw	r24, 0x00	; 0
    1282:	29 f0       	breq	.+10     	; 0x128e <__vector_1+0x40>
		/* call back function  work in INTERRUPT0  by function setCallBack */
		(*g_callBackPtr0)();
    1284:	e0 91 72 00 	lds	r30, 0x0072
    1288:	f0 91 73 00 	lds	r31, 0x0073
    128c:	09 95       	icall
		/*g_callBackPtr();*/
	}

}
    128e:	cf 91       	pop	r28
    1290:	df 91       	pop	r29
    1292:	ff 91       	pop	r31
    1294:	ef 91       	pop	r30
    1296:	bf 91       	pop	r27
    1298:	af 91       	pop	r26
    129a:	9f 91       	pop	r25
    129c:	8f 91       	pop	r24
    129e:	7f 91       	pop	r23
    12a0:	6f 91       	pop	r22
    12a2:	5f 91       	pop	r21
    12a4:	4f 91       	pop	r20
    12a6:	3f 91       	pop	r19
    12a8:	2f 91       	pop	r18
    12aa:	0f 90       	pop	r0
    12ac:	0f be       	out	0x3f, r0	; 63
    12ae:	0f 90       	pop	r0
    12b0:	1f 90       	pop	r1
    12b2:	18 95       	reti

000012b4 <__vector_2>:
/* External INT1 Interrupt Service Routine */
ISR(INT1_vect) {
    12b4:	1f 92       	push	r1
    12b6:	0f 92       	push	r0
    12b8:	0f b6       	in	r0, 0x3f	; 63
    12ba:	0f 92       	push	r0
    12bc:	11 24       	eor	r1, r1
    12be:	2f 93       	push	r18
    12c0:	3f 93       	push	r19
    12c2:	4f 93       	push	r20
    12c4:	5f 93       	push	r21
    12c6:	6f 93       	push	r22
    12c8:	7f 93       	push	r23
    12ca:	8f 93       	push	r24
    12cc:	9f 93       	push	r25
    12ce:	af 93       	push	r26
    12d0:	bf 93       	push	r27
    12d2:	ef 93       	push	r30
    12d4:	ff 93       	push	r31
    12d6:	df 93       	push	r29
    12d8:	cf 93       	push	r28
    12da:	cd b7       	in	r28, 0x3d	; 61
    12dc:	de b7       	in	r29, 0x3e	; 62
	if (g_callBackPtr1 != NULL_PTR) {
    12de:	80 91 74 00 	lds	r24, 0x0074
    12e2:	90 91 75 00 	lds	r25, 0x0075
    12e6:	00 97       	sbiw	r24, 0x00	; 0
    12e8:	29 f0       	breq	.+10     	; 0x12f4 <__vector_2+0x40>
		/* call back function  work in INTERRUPT1  by function setCallBack */
		(*g_callBackPtr1)();
    12ea:	e0 91 74 00 	lds	r30, 0x0074
    12ee:	f0 91 75 00 	lds	r31, 0x0075
    12f2:	09 95       	icall
		/*g_callBackPtr();*/
	}

}
    12f4:	cf 91       	pop	r28
    12f6:	df 91       	pop	r29
    12f8:	ff 91       	pop	r31
    12fa:	ef 91       	pop	r30
    12fc:	bf 91       	pop	r27
    12fe:	af 91       	pop	r26
    1300:	9f 91       	pop	r25
    1302:	8f 91       	pop	r24
    1304:	7f 91       	pop	r23
    1306:	6f 91       	pop	r22
    1308:	5f 91       	pop	r21
    130a:	4f 91       	pop	r20
    130c:	3f 91       	pop	r19
    130e:	2f 91       	pop	r18
    1310:	0f 90       	pop	r0
    1312:	0f be       	out	0x3f, r0	; 63
    1314:	0f 90       	pop	r0
    1316:	1f 90       	pop	r1
    1318:	18 95       	reti

0000131a <__vector_18>:
/* External INT2 Interrupt Service Routine */
ISR(INT2_vect) {
    131a:	1f 92       	push	r1
    131c:	0f 92       	push	r0
    131e:	0f b6       	in	r0, 0x3f	; 63
    1320:	0f 92       	push	r0
    1322:	11 24       	eor	r1, r1
    1324:	2f 93       	push	r18
    1326:	3f 93       	push	r19
    1328:	4f 93       	push	r20
    132a:	5f 93       	push	r21
    132c:	6f 93       	push	r22
    132e:	7f 93       	push	r23
    1330:	8f 93       	push	r24
    1332:	9f 93       	push	r25
    1334:	af 93       	push	r26
    1336:	bf 93       	push	r27
    1338:	ef 93       	push	r30
    133a:	ff 93       	push	r31
    133c:	df 93       	push	r29
    133e:	cf 93       	push	r28
    1340:	cd b7       	in	r28, 0x3d	; 61
    1342:	de b7       	in	r29, 0x3e	; 62
	if (g_callBackPtr2 != NULL_PTR) {
    1344:	80 91 76 00 	lds	r24, 0x0076
    1348:	90 91 77 00 	lds	r25, 0x0077
    134c:	00 97       	sbiw	r24, 0x00	; 0
    134e:	29 f0       	breq	.+10     	; 0x135a <__vector_18+0x40>
		/* call back function  work in INTERRUPT2  by function setCallBack */
		(*g_callBackPtr2)();
    1350:	e0 91 76 00 	lds	r30, 0x0076
    1354:	f0 91 77 00 	lds	r31, 0x0077
    1358:	09 95       	icall
		/*g_callBackPtr();*/
	}

}
    135a:	cf 91       	pop	r28
    135c:	df 91       	pop	r29
    135e:	ff 91       	pop	r31
    1360:	ef 91       	pop	r30
    1362:	bf 91       	pop	r27
    1364:	af 91       	pop	r26
    1366:	9f 91       	pop	r25
    1368:	8f 91       	pop	r24
    136a:	7f 91       	pop	r23
    136c:	6f 91       	pop	r22
    136e:	5f 91       	pop	r21
    1370:	4f 91       	pop	r20
    1372:	3f 91       	pop	r19
    1374:	2f 91       	pop	r18
    1376:	0f 90       	pop	r0
    1378:	0f be       	out	0x3f, r0	; 63
    137a:	0f 90       	pop	r0
    137c:	1f 90       	pop	r1
    137e:	18 95       	reti

00001380 <main>:
void ISRTimer1(void);
void ISRInterrupt0(void);
void ISRInterrupt1(void);
void ISRInterrupt2(void);
/************************************/
int main() {
    1380:	0f 93       	push	r16
    1382:	1f 93       	push	r17
    1384:	df 93       	push	r29
    1386:	cf 93       	push	r28
    1388:	cd b7       	in	r28, 0x3d	; 61
    138a:	de b7       	in	r29, 0x3e	; 62
    138c:	c6 56       	subi	r28, 0x66	; 102
    138e:	d0 40       	sbci	r29, 0x00	; 0
    1390:	0f b6       	in	r0, 0x3f	; 63
    1392:	f8 94       	cli
    1394:	de bf       	out	0x3e, r29	; 62
    1396:	0f be       	out	0x3f, r0	; 63
    1398:	cd bf       	out	0x3d, r28	; 61
	/*structure hold Configuration of interrupt 0 & 1 & 2*/
	INTERRUPT_ConfigType intInterrupt0 = { INTERRUPT_0, Falling_Edge };
    139a:	fe 01       	movw	r30, r28
    139c:	eb 5a       	subi	r30, 0xAB	; 171
    139e:	ff 4f       	sbci	r31, 0xFF	; 255
    13a0:	86 e0       	ldi	r24, 0x06	; 6
    13a2:	80 83       	st	Z, r24
    13a4:	fe 01       	movw	r30, r28
    13a6:	eb 5a       	subi	r30, 0xAB	; 171
    13a8:	ff 4f       	sbci	r31, 0xFF	; 255
    13aa:	82 e0       	ldi	r24, 0x02	; 2
    13ac:	81 83       	std	Z+1, r24	; 0x01
	INTERRUPT_ConfigType intInterrupt1 = { INTERRUPT_1, Rising_Edge };
    13ae:	fe 01       	movw	r30, r28
    13b0:	e9 5a       	subi	r30, 0xA9	; 169
    13b2:	ff 4f       	sbci	r31, 0xFF	; 255
    13b4:	87 e0       	ldi	r24, 0x07	; 7
    13b6:	80 83       	st	Z, r24
    13b8:	fe 01       	movw	r30, r28
    13ba:	e9 5a       	subi	r30, 0xA9	; 169
    13bc:	ff 4f       	sbci	r31, 0xFF	; 255
    13be:	83 e0       	ldi	r24, 0x03	; 3
    13c0:	81 83       	std	Z+1, r24	; 0x01
	INTERRUPT_ConfigType intInterrupt2 = { INTERRUPT_2, Falling_Edge };
    13c2:	fe 01       	movw	r30, r28
    13c4:	e7 5a       	subi	r30, 0xA7	; 167
    13c6:	ff 4f       	sbci	r31, 0xFF	; 255
    13c8:	85 e0       	ldi	r24, 0x05	; 5
    13ca:	80 83       	st	Z, r24
    13cc:	fe 01       	movw	r30, r28
    13ce:	e7 5a       	subi	r30, 0xA7	; 167
    13d0:	ff 4f       	sbci	r31, 0xFF	; 255
    13d2:	82 e0       	ldi	r24, 0x02	; 2
    13d4:	81 83       	std	Z+1, r24	; 0x01
	/*structure hold Configuration of timer 1 on compare mode count every 1s */
	Timer_ConfigType intTimer = { 0, 1000, TIMER1,Compare_Mode, TF_CPU_1024 };
    13d6:	ce 01       	movw	r24, r28
    13d8:	85 5a       	subi	r24, 0xA5	; 165
    13da:	9f 4f       	sbci	r25, 0xFF	; 255
    13dc:	a4 96       	adiw	r28, 0x24	; 36
    13de:	9f af       	std	Y+63, r25	; 0x3f
    13e0:	8e af       	std	Y+62, r24	; 0x3e
    13e2:	a4 97       	sbiw	r28, 0x24	; 36
    13e4:	88 e6       	ldi	r24, 0x68	; 104
    13e6:	90 e0       	ldi	r25, 0x00	; 0
    13e8:	a6 96       	adiw	r28, 0x26	; 38
    13ea:	9f af       	std	Y+63, r25	; 0x3f
    13ec:	8e af       	std	Y+62, r24	; 0x3e
    13ee:	a6 97       	sbiw	r28, 0x26	; 38
    13f0:	97 e0       	ldi	r25, 0x07	; 7
    13f2:	a7 96       	adiw	r28, 0x27	; 39
    13f4:	9f af       	std	Y+63, r25	; 0x3f
    13f6:	a7 97       	sbiw	r28, 0x27	; 39
    13f8:	a6 96       	adiw	r28, 0x26	; 38
    13fa:	ee ad       	ldd	r30, Y+62	; 0x3e
    13fc:	ff ad       	ldd	r31, Y+63	; 0x3f
    13fe:	a6 97       	sbiw	r28, 0x26	; 38
    1400:	00 80       	ld	r0, Z
    1402:	a6 96       	adiw	r28, 0x26	; 38
    1404:	8e ad       	ldd	r24, Y+62	; 0x3e
    1406:	9f ad       	ldd	r25, Y+63	; 0x3f
    1408:	a6 97       	sbiw	r28, 0x26	; 38
    140a:	01 96       	adiw	r24, 0x01	; 1
    140c:	a6 96       	adiw	r28, 0x26	; 38
    140e:	9f af       	std	Y+63, r25	; 0x3f
    1410:	8e af       	std	Y+62, r24	; 0x3e
    1412:	a6 97       	sbiw	r28, 0x26	; 38
    1414:	a4 96       	adiw	r28, 0x24	; 36
    1416:	ee ad       	ldd	r30, Y+62	; 0x3e
    1418:	ff ad       	ldd	r31, Y+63	; 0x3f
    141a:	a4 97       	sbiw	r28, 0x24	; 36
    141c:	00 82       	st	Z, r0
    141e:	a4 96       	adiw	r28, 0x24	; 36
    1420:	8e ad       	ldd	r24, Y+62	; 0x3e
    1422:	9f ad       	ldd	r25, Y+63	; 0x3f
    1424:	a4 97       	sbiw	r28, 0x24	; 36
    1426:	01 96       	adiw	r24, 0x01	; 1
    1428:	a4 96       	adiw	r28, 0x24	; 36
    142a:	9f af       	std	Y+63, r25	; 0x3f
    142c:	8e af       	std	Y+62, r24	; 0x3e
    142e:	a4 97       	sbiw	r28, 0x24	; 36
    1430:	a7 96       	adiw	r28, 0x27	; 39
    1432:	9f ad       	ldd	r25, Y+63	; 0x3f
    1434:	a7 97       	sbiw	r28, 0x27	; 39
    1436:	91 50       	subi	r25, 0x01	; 1
    1438:	a7 96       	adiw	r28, 0x27	; 39
    143a:	9f af       	std	Y+63, r25	; 0x3f
    143c:	a7 97       	sbiw	r28, 0x27	; 39
    143e:	a7 96       	adiw	r28, 0x27	; 39
    1440:	ef ad       	ldd	r30, Y+63	; 0x3f
    1442:	a7 97       	sbiw	r28, 0x27	; 39
    1444:	ee 23       	and	r30, r30
    1446:	c1 f6       	brne	.-80     	; 0x13f8 <main+0x78>
	/* set call function */
	Timer_setCallBack(ISRTimer1);
    1448:	81 e4       	ldi	r24, 0x41	; 65
    144a:	9e e0       	ldi	r25, 0x0E	; 14
    144c:	0e 94 d6 06 	call	0xdac	; 0xdac <Timer_setCallBack>
	Interrupt0_setCallBack(ISRInterrupt0);
    1450:	8b e4       	ldi	r24, 0x4B	; 75
    1452:	9e e0       	ldi	r25, 0x0E	; 14
    1454:	0e 94 f1 08 	call	0x11e2	; 0x11e2 <Interrupt0_setCallBack>
	Interrupt1_setCallBack(ISRInterrupt1);
    1458:	8b e5       	ldi	r24, 0x5B	; 91
    145a:	9e e0       	ldi	r25, 0x0E	; 14
    145c:	0e 94 03 09 	call	0x1206	; 0x1206 <Interrupt1_setCallBack>
	Interrupt2_setCallBack(ISRInterrupt2);
    1460:	86 e6       	ldi	r24, 0x66	; 102
    1462:	9e e0       	ldi	r25, 0x0E	; 14
    1464:	0e 94 15 09 	call	0x122a	; 0x122a <Interrupt2_setCallBack>
	DDRC |= 0x0F; /*configure first four pins of PORTC as output pins to led 7_segment*/
    1468:	a4 e3       	ldi	r26, 0x34	; 52
    146a:	b0 e0       	ldi	r27, 0x00	; 0
    146c:	e4 e3       	ldi	r30, 0x34	; 52
    146e:	f0 e0       	ldi	r31, 0x00	; 0
    1470:	80 81       	ld	r24, Z
    1472:	8f 60       	ori	r24, 0x0F	; 15
    1474:	8c 93       	st	X, r24
	PORTC |= 0x0F; /*initialize all the 7-segment with zero value*/
    1476:	a5 e3       	ldi	r26, 0x35	; 53
    1478:	b0 e0       	ldi	r27, 0x00	; 0
    147a:	e5 e3       	ldi	r30, 0x35	; 53
    147c:	f0 e0       	ldi	r31, 0x00	; 0
    147e:	80 81       	ld	r24, Z
    1480:	8f 60       	ori	r24, 0x0F	; 15
    1482:	8c 93       	st	X, r24
	DDRA |= 0x3F; /*configure first 6 pins in PORTA as output pins control pins*/
    1484:	aa e3       	ldi	r26, 0x3A	; 58
    1486:	b0 e0       	ldi	r27, 0x00	; 0
    1488:	ea e3       	ldi	r30, 0x3A	; 58
    148a:	f0 e0       	ldi	r31, 0x00	; 0
    148c:	80 81       	ld	r24, Z
    148e:	8f 63       	ori	r24, 0x3F	; 63
    1490:	8c 93       	st	X, r24
	PORTA &= 0xC0; /*initialize all the 7-segment with zero value control pin*/
    1492:	ab e3       	ldi	r26, 0x3B	; 59
    1494:	b0 e0       	ldi	r27, 0x00	; 0
    1496:	eb e3       	ldi	r30, 0x3B	; 59
    1498:	f0 e0       	ldi	r31, 0x00	; 0
    149a:	80 81       	ld	r24, Z
    149c:	80 7c       	andi	r24, 0xC0	; 192
    149e:	8c 93       	st	X, r24
	DDRD &= 0xF3; /* configure INT0 & INT1 as input pin*/
    14a0:	a1 e3       	ldi	r26, 0x31	; 49
    14a2:	b0 e0       	ldi	r27, 0x00	; 0
    14a4:	e1 e3       	ldi	r30, 0x31	; 49
    14a6:	f0 e0       	ldi	r31, 0x00	; 0
    14a8:	80 81       	ld	r24, Z
    14aa:	83 7f       	andi	r24, 0xF3	; 243
    14ac:	8c 93       	st	X, r24
	PORTD |= (1<<PD2); /* enable internal pull up resistor at INT0/PD2 pin*/
    14ae:	a2 e3       	ldi	r26, 0x32	; 50
    14b0:	b0 e0       	ldi	r27, 0x00	; 0
    14b2:	e2 e3       	ldi	r30, 0x32	; 50
    14b4:	f0 e0       	ldi	r31, 0x00	; 0
    14b6:	80 81       	ld	r24, Z
    14b8:	84 60       	ori	r24, 0x04	; 4
    14ba:	8c 93       	st	X, r24
	DDRB &= 0xFB; /* configure INT2/PB2 as input pin*/
    14bc:	a7 e3       	ldi	r26, 0x37	; 55
    14be:	b0 e0       	ldi	r27, 0x00	; 0
    14c0:	e7 e3       	ldi	r30, 0x37	; 55
    14c2:	f0 e0       	ldi	r31, 0x00	; 0
    14c4:	80 81       	ld	r24, Z
    14c6:	8b 7f       	andi	r24, 0xFB	; 251
    14c8:	8c 93       	st	X, r24
	PORTB |= (1<<PB2); /* enable internal pull up resistor at INT2/PB2 pin*/
    14ca:	a8 e3       	ldi	r26, 0x38	; 56
    14cc:	b0 e0       	ldi	r27, 0x00	; 0
    14ce:	e8 e3       	ldi	r30, 0x38	; 56
    14d0:	f0 e0       	ldi	r31, 0x00	; 0
    14d2:	80 81       	ld	r24, Z
    14d4:	84 60       	ori	r24, 0x04	; 4
    14d6:	8c 93       	st	X, r24
	SREG |= (1 << 7); /*enable global interrupts in MC*/
    14d8:	af e5       	ldi	r26, 0x5F	; 95
    14da:	b0 e0       	ldi	r27, 0x00	; 0
    14dc:	ef e5       	ldi	r30, 0x5F	; 95
    14de:	f0 e0       	ldi	r31, 0x00	; 0
    14e0:	80 81       	ld	r24, Z
    14e2:	80 68       	ori	r24, 0x80	; 128
    14e4:	8c 93       	st	X, r24
	/*start timer1 to generate compare interrupt every 1000 MiliSeconds(1 Second)*/
	Timer_init(&intTimer);
    14e6:	ce 01       	movw	r24, r28
    14e8:	85 5a       	subi	r24, 0xA5	; 165
    14ea:	9f 4f       	sbci	r25, 0xFF	; 255
    14ec:	0e 94 a3 05 	call	0xb46	; 0xb46 <Timer_init>
	/*activate external interrupt INT0 */
	Interrupt_init(&intInterrupt0);
    14f0:	ce 01       	movw	r24, r28
    14f2:	8b 5a       	subi	r24, 0xAB	; 171
    14f4:	9f 4f       	sbci	r25, 0xFF	; 255
    14f6:	0e 94 7c 08 	call	0x10f8	; 0x10f8 <Interrupt_init>
	/*activate external interrupt INT01 */
	Interrupt_init(&intInterrupt1);
    14fa:	ce 01       	movw	r24, r28
    14fc:	89 5a       	subi	r24, 0xA9	; 169
    14fe:	9f 4f       	sbci	r25, 0xFF	; 255
    1500:	0e 94 7c 08 	call	0x10f8	; 0x10f8 <Interrupt_init>
	/*activate external interrupt INT2 */
	Interrupt_init(&intInterrupt2);
    1504:	ce 01       	movw	r24, r28
    1506:	87 5a       	subi	r24, 0xA7	; 167
    1508:	9f 4f       	sbci	r25, 0xFF	; 255
    150a:	0e 94 7c 08 	call	0x10f8	; 0x10f8 <Interrupt_init>
	while (1) {
		if (countSecondFlag == 1) {
    150e:	80 91 78 00 	lds	r24, 0x0078
    1512:	81 30       	cpi	r24, 0x01	; 1
    1514:	41 f5       	brne	.+80     	; 0x1566 <main+0x1e6>
			/* enter here every one second increment seconds count */
			seconds++;
    1516:	80 91 79 00 	lds	r24, 0x0079
    151a:	8f 5f       	subi	r24, 0xFF	; 255
    151c:	80 93 79 00 	sts	0x0079, r24
			if (seconds == 60) {
    1520:	80 91 79 00 	lds	r24, 0x0079
    1524:	8c 33       	cpi	r24, 0x3C	; 60
    1526:	39 f4       	brne	.+14     	; 0x1536 <main+0x1b6>
				seconds = 0;
    1528:	10 92 79 00 	sts	0x0079, r1
				minutes++;
    152c:	80 91 7a 00 	lds	r24, 0x007A
    1530:	8f 5f       	subi	r24, 0xFF	; 255
    1532:	80 93 7a 00 	sts	0x007A, r24
			}
			if (minutes == 60) {
    1536:	80 91 7a 00 	lds	r24, 0x007A
    153a:	8c 33       	cpi	r24, 0x3C	; 60
    153c:	39 f4       	brne	.+14     	; 0x154c <main+0x1cc>
				minutes = 0;
    153e:	10 92 7a 00 	sts	0x007A, r1
				hours++;
    1542:	80 91 7b 00 	lds	r24, 0x007B
    1546:	8f 5f       	subi	r24, 0xFF	; 255
    1548:	80 93 7b 00 	sts	0x007B, r24
			}
			if (hours == 99) {
    154c:	80 91 7b 00 	lds	r24, 0x007B
    1550:	83 36       	cpi	r24, 0x63	; 99
    1552:	31 f4       	brne	.+12     	; 0x1560 <main+0x1e0>
				seconds = 0;
    1554:	10 92 79 00 	sts	0x0079, r1
				minutes = 0;
    1558:	10 92 7a 00 	sts	0x007A, r1
				hours = 0;
    155c:	10 92 7b 00 	sts	0x007B, r1
			}
			/*reset the flag again*/
			countSecondFlag = 0;
    1560:	10 92 78 00 	sts	0x0078, r1
    1564:	d4 cf       	rjmp	.-88     	; 0x150e <main+0x18e>

		} else {
			/*out the number of seconds*/
			PORTA = (PORTA & 0xC0) | 0x01;
    1566:	ab e3       	ldi	r26, 0x3B	; 59
    1568:	b0 e0       	ldi	r27, 0x00	; 0
    156a:	eb e3       	ldi	r30, 0x3B	; 59
    156c:	f0 e0       	ldi	r31, 0x00	; 0
    156e:	80 81       	ld	r24, Z
    1570:	80 7c       	andi	r24, 0xC0	; 192
    1572:	81 60       	ori	r24, 0x01	; 1
    1574:	8c 93       	st	X, r24
			PORTC = (PORTC & 0xF0) | (seconds % 10);
    1576:	a5 e3       	ldi	r26, 0x35	; 53
    1578:	b0 e0       	ldi	r27, 0x00	; 0
    157a:	e5 e3       	ldi	r30, 0x35	; 53
    157c:	f0 e0       	ldi	r31, 0x00	; 0
    157e:	80 81       	ld	r24, Z
    1580:	28 2f       	mov	r18, r24
    1582:	20 7f       	andi	r18, 0xF0	; 240
    1584:	80 91 79 00 	lds	r24, 0x0079
    1588:	9a e0       	ldi	r25, 0x0A	; 10
    158a:	69 2f       	mov	r22, r25
    158c:	0e 94 71 0e 	call	0x1ce2	; 0x1ce2 <__udivmodqi4>
    1590:	89 2f       	mov	r24, r25
    1592:	82 2b       	or	r24, r18
    1594:	8c 93       	st	X, r24
    1596:	fe 01       	movw	r30, r28
    1598:	ef 5a       	subi	r30, 0xAF	; 175
    159a:	ff 4f       	sbci	r31, 0xFF	; 255
    159c:	80 e0       	ldi	r24, 0x00	; 0
    159e:	90 e0       	ldi	r25, 0x00	; 0
    15a0:	a0 e0       	ldi	r26, 0x00	; 0
    15a2:	b0 e4       	ldi	r27, 0x40	; 64
    15a4:	80 83       	st	Z, r24
    15a6:	91 83       	std	Z+1, r25	; 0x01
    15a8:	a2 83       	std	Z+2, r26	; 0x02
    15aa:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    15ac:	8e 01       	movw	r16, r28
    15ae:	03 5b       	subi	r16, 0xB3	; 179
    15b0:	1f 4f       	sbci	r17, 0xFF	; 255
    15b2:	fe 01       	movw	r30, r28
    15b4:	ef 5a       	subi	r30, 0xAF	; 175
    15b6:	ff 4f       	sbci	r31, 0xFF	; 255
    15b8:	60 81       	ld	r22, Z
    15ba:	71 81       	ldd	r23, Z+1	; 0x01
    15bc:	82 81       	ldd	r24, Z+2	; 0x02
    15be:	93 81       	ldd	r25, Z+3	; 0x03
    15c0:	20 e0       	ldi	r18, 0x00	; 0
    15c2:	30 e0       	ldi	r19, 0x00	; 0
    15c4:	4a e7       	ldi	r20, 0x7A	; 122
    15c6:	53 e4       	ldi	r21, 0x43	; 67
    15c8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    15cc:	dc 01       	movw	r26, r24
    15ce:	cb 01       	movw	r24, r22
    15d0:	f8 01       	movw	r30, r16
    15d2:	80 83       	st	Z, r24
    15d4:	91 83       	std	Z+1, r25	; 0x01
    15d6:	a2 83       	std	Z+2, r26	; 0x02
    15d8:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    15da:	fe 01       	movw	r30, r28
    15dc:	e3 5b       	subi	r30, 0xB3	; 179
    15de:	ff 4f       	sbci	r31, 0xFF	; 255
    15e0:	60 81       	ld	r22, Z
    15e2:	71 81       	ldd	r23, Z+1	; 0x01
    15e4:	82 81       	ldd	r24, Z+2	; 0x02
    15e6:	93 81       	ldd	r25, Z+3	; 0x03
    15e8:	20 e0       	ldi	r18, 0x00	; 0
    15ea:	30 e0       	ldi	r19, 0x00	; 0
    15ec:	40 e8       	ldi	r20, 0x80	; 128
    15ee:	5f e3       	ldi	r21, 0x3F	; 63
    15f0:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    15f4:	88 23       	and	r24, r24
    15f6:	44 f4       	brge	.+16     	; 0x1608 <main+0x288>
		__ticks = 1;
    15f8:	fe 01       	movw	r30, r28
    15fa:	e5 5b       	subi	r30, 0xB5	; 181
    15fc:	ff 4f       	sbci	r31, 0xFF	; 255
    15fe:	81 e0       	ldi	r24, 0x01	; 1
    1600:	90 e0       	ldi	r25, 0x00	; 0
    1602:	91 83       	std	Z+1, r25	; 0x01
    1604:	80 83       	st	Z, r24
    1606:	64 c0       	rjmp	.+200    	; 0x16d0 <main+0x350>
	else if (__tmp > 65535)
    1608:	fe 01       	movw	r30, r28
    160a:	e3 5b       	subi	r30, 0xB3	; 179
    160c:	ff 4f       	sbci	r31, 0xFF	; 255
    160e:	60 81       	ld	r22, Z
    1610:	71 81       	ldd	r23, Z+1	; 0x01
    1612:	82 81       	ldd	r24, Z+2	; 0x02
    1614:	93 81       	ldd	r25, Z+3	; 0x03
    1616:	20 e0       	ldi	r18, 0x00	; 0
    1618:	3f ef       	ldi	r19, 0xFF	; 255
    161a:	4f e7       	ldi	r20, 0x7F	; 127
    161c:	57 e4       	ldi	r21, 0x47	; 71
    161e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1622:	18 16       	cp	r1, r24
    1624:	0c f0       	brlt	.+2      	; 0x1628 <main+0x2a8>
    1626:	43 c0       	rjmp	.+134    	; 0x16ae <main+0x32e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1628:	fe 01       	movw	r30, r28
    162a:	ef 5a       	subi	r30, 0xAF	; 175
    162c:	ff 4f       	sbci	r31, 0xFF	; 255
    162e:	60 81       	ld	r22, Z
    1630:	71 81       	ldd	r23, Z+1	; 0x01
    1632:	82 81       	ldd	r24, Z+2	; 0x02
    1634:	93 81       	ldd	r25, Z+3	; 0x03
    1636:	20 e0       	ldi	r18, 0x00	; 0
    1638:	30 e0       	ldi	r19, 0x00	; 0
    163a:	40 e2       	ldi	r20, 0x20	; 32
    163c:	51 e4       	ldi	r21, 0x41	; 65
    163e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1642:	dc 01       	movw	r26, r24
    1644:	cb 01       	movw	r24, r22
    1646:	8e 01       	movw	r16, r28
    1648:	05 5b       	subi	r16, 0xB5	; 181
    164a:	1f 4f       	sbci	r17, 0xFF	; 255
    164c:	bc 01       	movw	r22, r24
    164e:	cd 01       	movw	r24, r26
    1650:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1654:	dc 01       	movw	r26, r24
    1656:	cb 01       	movw	r24, r22
    1658:	f8 01       	movw	r30, r16
    165a:	91 83       	std	Z+1, r25	; 0x01
    165c:	80 83       	st	Z, r24
    165e:	1f c0       	rjmp	.+62     	; 0x169e <main+0x31e>
    1660:	fe 01       	movw	r30, r28
    1662:	e7 5b       	subi	r30, 0xB7	; 183
    1664:	ff 4f       	sbci	r31, 0xFF	; 255
    1666:	89 e1       	ldi	r24, 0x19	; 25
    1668:	90 e0       	ldi	r25, 0x00	; 0
    166a:	91 83       	std	Z+1, r25	; 0x01
    166c:	80 83       	st	Z, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    166e:	fe 01       	movw	r30, r28
    1670:	e7 5b       	subi	r30, 0xB7	; 183
    1672:	ff 4f       	sbci	r31, 0xFF	; 255
    1674:	80 81       	ld	r24, Z
    1676:	91 81       	ldd	r25, Z+1	; 0x01
    1678:	01 97       	sbiw	r24, 0x01	; 1
    167a:	f1 f7       	brne	.-4      	; 0x1678 <main+0x2f8>
    167c:	fe 01       	movw	r30, r28
    167e:	e7 5b       	subi	r30, 0xB7	; 183
    1680:	ff 4f       	sbci	r31, 0xFF	; 255
    1682:	91 83       	std	Z+1, r25	; 0x01
    1684:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1686:	de 01       	movw	r26, r28
    1688:	a5 5b       	subi	r26, 0xB5	; 181
    168a:	bf 4f       	sbci	r27, 0xFF	; 255
    168c:	fe 01       	movw	r30, r28
    168e:	e5 5b       	subi	r30, 0xB5	; 181
    1690:	ff 4f       	sbci	r31, 0xFF	; 255
    1692:	80 81       	ld	r24, Z
    1694:	91 81       	ldd	r25, Z+1	; 0x01
    1696:	01 97       	sbiw	r24, 0x01	; 1
    1698:	11 96       	adiw	r26, 0x01	; 1
    169a:	9c 93       	st	X, r25
    169c:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    169e:	fe 01       	movw	r30, r28
    16a0:	e5 5b       	subi	r30, 0xB5	; 181
    16a2:	ff 4f       	sbci	r31, 0xFF	; 255
    16a4:	80 81       	ld	r24, Z
    16a6:	91 81       	ldd	r25, Z+1	; 0x01
    16a8:	00 97       	sbiw	r24, 0x00	; 0
    16aa:	d1 f6       	brne	.-76     	; 0x1660 <main+0x2e0>
    16ac:	27 c0       	rjmp	.+78     	; 0x16fc <main+0x37c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    16ae:	8e 01       	movw	r16, r28
    16b0:	05 5b       	subi	r16, 0xB5	; 181
    16b2:	1f 4f       	sbci	r17, 0xFF	; 255
    16b4:	fe 01       	movw	r30, r28
    16b6:	e3 5b       	subi	r30, 0xB3	; 179
    16b8:	ff 4f       	sbci	r31, 0xFF	; 255
    16ba:	60 81       	ld	r22, Z
    16bc:	71 81       	ldd	r23, Z+1	; 0x01
    16be:	82 81       	ldd	r24, Z+2	; 0x02
    16c0:	93 81       	ldd	r25, Z+3	; 0x03
    16c2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    16c6:	dc 01       	movw	r26, r24
    16c8:	cb 01       	movw	r24, r22
    16ca:	f8 01       	movw	r30, r16
    16cc:	91 83       	std	Z+1, r25	; 0x01
    16ce:	80 83       	st	Z, r24
    16d0:	de 01       	movw	r26, r28
    16d2:	a9 5b       	subi	r26, 0xB9	; 185
    16d4:	bf 4f       	sbci	r27, 0xFF	; 255
    16d6:	fe 01       	movw	r30, r28
    16d8:	e5 5b       	subi	r30, 0xB5	; 181
    16da:	ff 4f       	sbci	r31, 0xFF	; 255
    16dc:	80 81       	ld	r24, Z
    16de:	91 81       	ldd	r25, Z+1	; 0x01
    16e0:	8d 93       	st	X+, r24
    16e2:	9c 93       	st	X, r25
    16e4:	fe 01       	movw	r30, r28
    16e6:	e9 5b       	subi	r30, 0xB9	; 185
    16e8:	ff 4f       	sbci	r31, 0xFF	; 255
    16ea:	80 81       	ld	r24, Z
    16ec:	91 81       	ldd	r25, Z+1	; 0x01
    16ee:	01 97       	sbiw	r24, 0x01	; 1
    16f0:	f1 f7       	brne	.-4      	; 0x16ee <main+0x36e>
    16f2:	fe 01       	movw	r30, r28
    16f4:	e9 5b       	subi	r30, 0xB9	; 185
    16f6:	ff 4f       	sbci	r31, 0xFF	; 255
    16f8:	91 83       	std	Z+1, r25	; 0x01
    16fa:	80 83       	st	Z, r24
			/* make small delay to see the changes in the 7-segment
    		 * 2Miliseconds delay will not effect the seconds count*/
			_delay_ms(2);
			PORTA = (PORTA & 0xC0) | 0x02;
    16fc:	ab e3       	ldi	r26, 0x3B	; 59
    16fe:	b0 e0       	ldi	r27, 0x00	; 0
    1700:	eb e3       	ldi	r30, 0x3B	; 59
    1702:	f0 e0       	ldi	r31, 0x00	; 0
    1704:	80 81       	ld	r24, Z
    1706:	80 7c       	andi	r24, 0xC0	; 192
    1708:	82 60       	ori	r24, 0x02	; 2
    170a:	8c 93       	st	X, r24
			PORTC = (PORTC & 0xF0) | (seconds / 10);
    170c:	a5 e3       	ldi	r26, 0x35	; 53
    170e:	b0 e0       	ldi	r27, 0x00	; 0
    1710:	e5 e3       	ldi	r30, 0x35	; 53
    1712:	f0 e0       	ldi	r31, 0x00	; 0
    1714:	80 81       	ld	r24, Z
    1716:	28 2f       	mov	r18, r24
    1718:	20 7f       	andi	r18, 0xF0	; 240
    171a:	80 91 79 00 	lds	r24, 0x0079
    171e:	9a e0       	ldi	r25, 0x0A	; 10
    1720:	69 2f       	mov	r22, r25
    1722:	0e 94 71 0e 	call	0x1ce2	; 0x1ce2 <__udivmodqi4>
    1726:	82 2b       	or	r24, r18
    1728:	8c 93       	st	X, r24
    172a:	fe 01       	movw	r30, r28
    172c:	ed 5b       	subi	r30, 0xBD	; 189
    172e:	ff 4f       	sbci	r31, 0xFF	; 255
    1730:	80 e0       	ldi	r24, 0x00	; 0
    1732:	90 e0       	ldi	r25, 0x00	; 0
    1734:	a0 e0       	ldi	r26, 0x00	; 0
    1736:	b0 e4       	ldi	r27, 0x40	; 64
    1738:	80 83       	st	Z, r24
    173a:	91 83       	std	Z+1, r25	; 0x01
    173c:	a2 83       	std	Z+2, r26	; 0x02
    173e:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1740:	8e 01       	movw	r16, r28
    1742:	01 5c       	subi	r16, 0xC1	; 193
    1744:	1f 4f       	sbci	r17, 0xFF	; 255
    1746:	fe 01       	movw	r30, r28
    1748:	ed 5b       	subi	r30, 0xBD	; 189
    174a:	ff 4f       	sbci	r31, 0xFF	; 255
    174c:	60 81       	ld	r22, Z
    174e:	71 81       	ldd	r23, Z+1	; 0x01
    1750:	82 81       	ldd	r24, Z+2	; 0x02
    1752:	93 81       	ldd	r25, Z+3	; 0x03
    1754:	20 e0       	ldi	r18, 0x00	; 0
    1756:	30 e0       	ldi	r19, 0x00	; 0
    1758:	4a e7       	ldi	r20, 0x7A	; 122
    175a:	53 e4       	ldi	r21, 0x43	; 67
    175c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1760:	dc 01       	movw	r26, r24
    1762:	cb 01       	movw	r24, r22
    1764:	f8 01       	movw	r30, r16
    1766:	80 83       	st	Z, r24
    1768:	91 83       	std	Z+1, r25	; 0x01
    176a:	a2 83       	std	Z+2, r26	; 0x02
    176c:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    176e:	fe 01       	movw	r30, r28
    1770:	ff 96       	adiw	r30, 0x3f	; 63
    1772:	60 81       	ld	r22, Z
    1774:	71 81       	ldd	r23, Z+1	; 0x01
    1776:	82 81       	ldd	r24, Z+2	; 0x02
    1778:	93 81       	ldd	r25, Z+3	; 0x03
    177a:	20 e0       	ldi	r18, 0x00	; 0
    177c:	30 e0       	ldi	r19, 0x00	; 0
    177e:	40 e8       	ldi	r20, 0x80	; 128
    1780:	5f e3       	ldi	r21, 0x3F	; 63
    1782:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1786:	88 23       	and	r24, r24
    1788:	2c f4       	brge	.+10     	; 0x1794 <main+0x414>
		__ticks = 1;
    178a:	81 e0       	ldi	r24, 0x01	; 1
    178c:	90 e0       	ldi	r25, 0x00	; 0
    178e:	9e af       	std	Y+62, r25	; 0x3e
    1790:	8d af       	std	Y+61, r24	; 0x3d
    1792:	46 c0       	rjmp	.+140    	; 0x1820 <main+0x4a0>
	else if (__tmp > 65535)
    1794:	fe 01       	movw	r30, r28
    1796:	ff 96       	adiw	r30, 0x3f	; 63
    1798:	60 81       	ld	r22, Z
    179a:	71 81       	ldd	r23, Z+1	; 0x01
    179c:	82 81       	ldd	r24, Z+2	; 0x02
    179e:	93 81       	ldd	r25, Z+3	; 0x03
    17a0:	20 e0       	ldi	r18, 0x00	; 0
    17a2:	3f ef       	ldi	r19, 0xFF	; 255
    17a4:	4f e7       	ldi	r20, 0x7F	; 127
    17a6:	57 e4       	ldi	r21, 0x47	; 71
    17a8:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    17ac:	18 16       	cp	r1, r24
    17ae:	64 f5       	brge	.+88     	; 0x1808 <main+0x488>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    17b0:	fe 01       	movw	r30, r28
    17b2:	ed 5b       	subi	r30, 0xBD	; 189
    17b4:	ff 4f       	sbci	r31, 0xFF	; 255
    17b6:	60 81       	ld	r22, Z
    17b8:	71 81       	ldd	r23, Z+1	; 0x01
    17ba:	82 81       	ldd	r24, Z+2	; 0x02
    17bc:	93 81       	ldd	r25, Z+3	; 0x03
    17be:	20 e0       	ldi	r18, 0x00	; 0
    17c0:	30 e0       	ldi	r19, 0x00	; 0
    17c2:	40 e2       	ldi	r20, 0x20	; 32
    17c4:	51 e4       	ldi	r21, 0x41	; 65
    17c6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    17ca:	dc 01       	movw	r26, r24
    17cc:	cb 01       	movw	r24, r22
    17ce:	bc 01       	movw	r22, r24
    17d0:	cd 01       	movw	r24, r26
    17d2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    17d6:	dc 01       	movw	r26, r24
    17d8:	cb 01       	movw	r24, r22
    17da:	9e af       	std	Y+62, r25	; 0x3e
    17dc:	8d af       	std	Y+61, r24	; 0x3d
    17de:	0f c0       	rjmp	.+30     	; 0x17fe <main+0x47e>
    17e0:	89 e1       	ldi	r24, 0x19	; 25
    17e2:	90 e0       	ldi	r25, 0x00	; 0
    17e4:	9c af       	std	Y+60, r25	; 0x3c
    17e6:	8b af       	std	Y+59, r24	; 0x3b
    17e8:	8b ad       	ldd	r24, Y+59	; 0x3b
    17ea:	9c ad       	ldd	r25, Y+60	; 0x3c
    17ec:	01 97       	sbiw	r24, 0x01	; 1
    17ee:	f1 f7       	brne	.-4      	; 0x17ec <main+0x46c>
    17f0:	9c af       	std	Y+60, r25	; 0x3c
    17f2:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    17f4:	8d ad       	ldd	r24, Y+61	; 0x3d
    17f6:	9e ad       	ldd	r25, Y+62	; 0x3e
    17f8:	01 97       	sbiw	r24, 0x01	; 1
    17fa:	9e af       	std	Y+62, r25	; 0x3e
    17fc:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    17fe:	8d ad       	ldd	r24, Y+61	; 0x3d
    1800:	9e ad       	ldd	r25, Y+62	; 0x3e
    1802:	00 97       	sbiw	r24, 0x00	; 0
    1804:	69 f7       	brne	.-38     	; 0x17e0 <main+0x460>
    1806:	16 c0       	rjmp	.+44     	; 0x1834 <main+0x4b4>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1808:	fe 01       	movw	r30, r28
    180a:	ff 96       	adiw	r30, 0x3f	; 63
    180c:	60 81       	ld	r22, Z
    180e:	71 81       	ldd	r23, Z+1	; 0x01
    1810:	82 81       	ldd	r24, Z+2	; 0x02
    1812:	93 81       	ldd	r25, Z+3	; 0x03
    1814:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1818:	dc 01       	movw	r26, r24
    181a:	cb 01       	movw	r24, r22
    181c:	9e af       	std	Y+62, r25	; 0x3e
    181e:	8d af       	std	Y+61, r24	; 0x3d
    1820:	8d ad       	ldd	r24, Y+61	; 0x3d
    1822:	9e ad       	ldd	r25, Y+62	; 0x3e
    1824:	9a af       	std	Y+58, r25	; 0x3a
    1826:	89 af       	std	Y+57, r24	; 0x39
    1828:	89 ad       	ldd	r24, Y+57	; 0x39
    182a:	9a ad       	ldd	r25, Y+58	; 0x3a
    182c:	01 97       	sbiw	r24, 0x01	; 1
    182e:	f1 f7       	brne	.-4      	; 0x182c <main+0x4ac>
    1830:	9a af       	std	Y+58, r25	; 0x3a
    1832:	89 af       	std	Y+57, r24	; 0x39
			_delay_ms(2);
			PORTA = (PORTA & 0xC0) | 0x04;
    1834:	ab e3       	ldi	r26, 0x3B	; 59
    1836:	b0 e0       	ldi	r27, 0x00	; 0
    1838:	eb e3       	ldi	r30, 0x3B	; 59
    183a:	f0 e0       	ldi	r31, 0x00	; 0
    183c:	80 81       	ld	r24, Z
    183e:	80 7c       	andi	r24, 0xC0	; 192
    1840:	84 60       	ori	r24, 0x04	; 4
    1842:	8c 93       	st	X, r24
			PORTC = (PORTC & 0xF0) | (minutes % 10);
    1844:	a5 e3       	ldi	r26, 0x35	; 53
    1846:	b0 e0       	ldi	r27, 0x00	; 0
    1848:	e5 e3       	ldi	r30, 0x35	; 53
    184a:	f0 e0       	ldi	r31, 0x00	; 0
    184c:	80 81       	ld	r24, Z
    184e:	28 2f       	mov	r18, r24
    1850:	20 7f       	andi	r18, 0xF0	; 240
    1852:	80 91 7a 00 	lds	r24, 0x007A
    1856:	9a e0       	ldi	r25, 0x0A	; 10
    1858:	69 2f       	mov	r22, r25
    185a:	0e 94 71 0e 	call	0x1ce2	; 0x1ce2 <__udivmodqi4>
    185e:	89 2f       	mov	r24, r25
    1860:	82 2b       	or	r24, r18
    1862:	8c 93       	st	X, r24
    1864:	80 e0       	ldi	r24, 0x00	; 0
    1866:	90 e0       	ldi	r25, 0x00	; 0
    1868:	a0 e0       	ldi	r26, 0x00	; 0
    186a:	b0 e4       	ldi	r27, 0x40	; 64
    186c:	8d ab       	std	Y+53, r24	; 0x35
    186e:	9e ab       	std	Y+54, r25	; 0x36
    1870:	af ab       	std	Y+55, r26	; 0x37
    1872:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1874:	6d a9       	ldd	r22, Y+53	; 0x35
    1876:	7e a9       	ldd	r23, Y+54	; 0x36
    1878:	8f a9       	ldd	r24, Y+55	; 0x37
    187a:	98 ad       	ldd	r25, Y+56	; 0x38
    187c:	20 e0       	ldi	r18, 0x00	; 0
    187e:	30 e0       	ldi	r19, 0x00	; 0
    1880:	4a e7       	ldi	r20, 0x7A	; 122
    1882:	53 e4       	ldi	r21, 0x43	; 67
    1884:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1888:	dc 01       	movw	r26, r24
    188a:	cb 01       	movw	r24, r22
    188c:	89 ab       	std	Y+49, r24	; 0x31
    188e:	9a ab       	std	Y+50, r25	; 0x32
    1890:	ab ab       	std	Y+51, r26	; 0x33
    1892:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    1894:	69 a9       	ldd	r22, Y+49	; 0x31
    1896:	7a a9       	ldd	r23, Y+50	; 0x32
    1898:	8b a9       	ldd	r24, Y+51	; 0x33
    189a:	9c a9       	ldd	r25, Y+52	; 0x34
    189c:	20 e0       	ldi	r18, 0x00	; 0
    189e:	30 e0       	ldi	r19, 0x00	; 0
    18a0:	40 e8       	ldi	r20, 0x80	; 128
    18a2:	5f e3       	ldi	r21, 0x3F	; 63
    18a4:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    18a8:	88 23       	and	r24, r24
    18aa:	2c f4       	brge	.+10     	; 0x18b6 <main+0x536>
		__ticks = 1;
    18ac:	81 e0       	ldi	r24, 0x01	; 1
    18ae:	90 e0       	ldi	r25, 0x00	; 0
    18b0:	98 ab       	std	Y+48, r25	; 0x30
    18b2:	8f a7       	std	Y+47, r24	; 0x2f
    18b4:	3f c0       	rjmp	.+126    	; 0x1934 <main+0x5b4>
	else if (__tmp > 65535)
    18b6:	69 a9       	ldd	r22, Y+49	; 0x31
    18b8:	7a a9       	ldd	r23, Y+50	; 0x32
    18ba:	8b a9       	ldd	r24, Y+51	; 0x33
    18bc:	9c a9       	ldd	r25, Y+52	; 0x34
    18be:	20 e0       	ldi	r18, 0x00	; 0
    18c0:	3f ef       	ldi	r19, 0xFF	; 255
    18c2:	4f e7       	ldi	r20, 0x7F	; 127
    18c4:	57 e4       	ldi	r21, 0x47	; 71
    18c6:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    18ca:	18 16       	cp	r1, r24
    18cc:	4c f5       	brge	.+82     	; 0x1920 <main+0x5a0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    18ce:	6d a9       	ldd	r22, Y+53	; 0x35
    18d0:	7e a9       	ldd	r23, Y+54	; 0x36
    18d2:	8f a9       	ldd	r24, Y+55	; 0x37
    18d4:	98 ad       	ldd	r25, Y+56	; 0x38
    18d6:	20 e0       	ldi	r18, 0x00	; 0
    18d8:	30 e0       	ldi	r19, 0x00	; 0
    18da:	40 e2       	ldi	r20, 0x20	; 32
    18dc:	51 e4       	ldi	r21, 0x41	; 65
    18de:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    18e2:	dc 01       	movw	r26, r24
    18e4:	cb 01       	movw	r24, r22
    18e6:	bc 01       	movw	r22, r24
    18e8:	cd 01       	movw	r24, r26
    18ea:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    18ee:	dc 01       	movw	r26, r24
    18f0:	cb 01       	movw	r24, r22
    18f2:	98 ab       	std	Y+48, r25	; 0x30
    18f4:	8f a7       	std	Y+47, r24	; 0x2f
    18f6:	0f c0       	rjmp	.+30     	; 0x1916 <main+0x596>
    18f8:	89 e1       	ldi	r24, 0x19	; 25
    18fa:	90 e0       	ldi	r25, 0x00	; 0
    18fc:	9e a7       	std	Y+46, r25	; 0x2e
    18fe:	8d a7       	std	Y+45, r24	; 0x2d
    1900:	8d a5       	ldd	r24, Y+45	; 0x2d
    1902:	9e a5       	ldd	r25, Y+46	; 0x2e
    1904:	01 97       	sbiw	r24, 0x01	; 1
    1906:	f1 f7       	brne	.-4      	; 0x1904 <main+0x584>
    1908:	9e a7       	std	Y+46, r25	; 0x2e
    190a:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    190c:	8f a5       	ldd	r24, Y+47	; 0x2f
    190e:	98 a9       	ldd	r25, Y+48	; 0x30
    1910:	01 97       	sbiw	r24, 0x01	; 1
    1912:	98 ab       	std	Y+48, r25	; 0x30
    1914:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1916:	8f a5       	ldd	r24, Y+47	; 0x2f
    1918:	98 a9       	ldd	r25, Y+48	; 0x30
    191a:	00 97       	sbiw	r24, 0x00	; 0
    191c:	69 f7       	brne	.-38     	; 0x18f8 <main+0x578>
    191e:	14 c0       	rjmp	.+40     	; 0x1948 <main+0x5c8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1920:	69 a9       	ldd	r22, Y+49	; 0x31
    1922:	7a a9       	ldd	r23, Y+50	; 0x32
    1924:	8b a9       	ldd	r24, Y+51	; 0x33
    1926:	9c a9       	ldd	r25, Y+52	; 0x34
    1928:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    192c:	dc 01       	movw	r26, r24
    192e:	cb 01       	movw	r24, r22
    1930:	98 ab       	std	Y+48, r25	; 0x30
    1932:	8f a7       	std	Y+47, r24	; 0x2f
    1934:	8f a5       	ldd	r24, Y+47	; 0x2f
    1936:	98 a9       	ldd	r25, Y+48	; 0x30
    1938:	9c a7       	std	Y+44, r25	; 0x2c
    193a:	8b a7       	std	Y+43, r24	; 0x2b
    193c:	8b a5       	ldd	r24, Y+43	; 0x2b
    193e:	9c a5       	ldd	r25, Y+44	; 0x2c
    1940:	01 97       	sbiw	r24, 0x01	; 1
    1942:	f1 f7       	brne	.-4      	; 0x1940 <main+0x5c0>
    1944:	9c a7       	std	Y+44, r25	; 0x2c
    1946:	8b a7       	std	Y+43, r24	; 0x2b
			_delay_ms(2);
			PORTA = (PORTA & 0xC0) | 0x08;
    1948:	ab e3       	ldi	r26, 0x3B	; 59
    194a:	b0 e0       	ldi	r27, 0x00	; 0
    194c:	eb e3       	ldi	r30, 0x3B	; 59
    194e:	f0 e0       	ldi	r31, 0x00	; 0
    1950:	80 81       	ld	r24, Z
    1952:	80 7c       	andi	r24, 0xC0	; 192
    1954:	88 60       	ori	r24, 0x08	; 8
    1956:	8c 93       	st	X, r24
			PORTC = (PORTC & 0xF0) | (minutes / 10);
    1958:	a5 e3       	ldi	r26, 0x35	; 53
    195a:	b0 e0       	ldi	r27, 0x00	; 0
    195c:	e5 e3       	ldi	r30, 0x35	; 53
    195e:	f0 e0       	ldi	r31, 0x00	; 0
    1960:	80 81       	ld	r24, Z
    1962:	28 2f       	mov	r18, r24
    1964:	20 7f       	andi	r18, 0xF0	; 240
    1966:	80 91 7a 00 	lds	r24, 0x007A
    196a:	9a e0       	ldi	r25, 0x0A	; 10
    196c:	69 2f       	mov	r22, r25
    196e:	0e 94 71 0e 	call	0x1ce2	; 0x1ce2 <__udivmodqi4>
    1972:	82 2b       	or	r24, r18
    1974:	8c 93       	st	X, r24
    1976:	80 e0       	ldi	r24, 0x00	; 0
    1978:	90 e0       	ldi	r25, 0x00	; 0
    197a:	a0 e0       	ldi	r26, 0x00	; 0
    197c:	b0 e4       	ldi	r27, 0x40	; 64
    197e:	8f a3       	std	Y+39, r24	; 0x27
    1980:	98 a7       	std	Y+40, r25	; 0x28
    1982:	a9 a7       	std	Y+41, r26	; 0x29
    1984:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1986:	6f a1       	ldd	r22, Y+39	; 0x27
    1988:	78 a5       	ldd	r23, Y+40	; 0x28
    198a:	89 a5       	ldd	r24, Y+41	; 0x29
    198c:	9a a5       	ldd	r25, Y+42	; 0x2a
    198e:	20 e0       	ldi	r18, 0x00	; 0
    1990:	30 e0       	ldi	r19, 0x00	; 0
    1992:	4a e7       	ldi	r20, 0x7A	; 122
    1994:	53 e4       	ldi	r21, 0x43	; 67
    1996:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    199a:	dc 01       	movw	r26, r24
    199c:	cb 01       	movw	r24, r22
    199e:	8b a3       	std	Y+35, r24	; 0x23
    19a0:	9c a3       	std	Y+36, r25	; 0x24
    19a2:	ad a3       	std	Y+37, r26	; 0x25
    19a4:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    19a6:	6b a1       	ldd	r22, Y+35	; 0x23
    19a8:	7c a1       	ldd	r23, Y+36	; 0x24
    19aa:	8d a1       	ldd	r24, Y+37	; 0x25
    19ac:	9e a1       	ldd	r25, Y+38	; 0x26
    19ae:	20 e0       	ldi	r18, 0x00	; 0
    19b0:	30 e0       	ldi	r19, 0x00	; 0
    19b2:	40 e8       	ldi	r20, 0x80	; 128
    19b4:	5f e3       	ldi	r21, 0x3F	; 63
    19b6:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    19ba:	88 23       	and	r24, r24
    19bc:	2c f4       	brge	.+10     	; 0x19c8 <main+0x648>
		__ticks = 1;
    19be:	81 e0       	ldi	r24, 0x01	; 1
    19c0:	90 e0       	ldi	r25, 0x00	; 0
    19c2:	9a a3       	std	Y+34, r25	; 0x22
    19c4:	89 a3       	std	Y+33, r24	; 0x21
    19c6:	3f c0       	rjmp	.+126    	; 0x1a46 <main+0x6c6>
	else if (__tmp > 65535)
    19c8:	6b a1       	ldd	r22, Y+35	; 0x23
    19ca:	7c a1       	ldd	r23, Y+36	; 0x24
    19cc:	8d a1       	ldd	r24, Y+37	; 0x25
    19ce:	9e a1       	ldd	r25, Y+38	; 0x26
    19d0:	20 e0       	ldi	r18, 0x00	; 0
    19d2:	3f ef       	ldi	r19, 0xFF	; 255
    19d4:	4f e7       	ldi	r20, 0x7F	; 127
    19d6:	57 e4       	ldi	r21, 0x47	; 71
    19d8:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    19dc:	18 16       	cp	r1, r24
    19de:	4c f5       	brge	.+82     	; 0x1a32 <main+0x6b2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    19e0:	6f a1       	ldd	r22, Y+39	; 0x27
    19e2:	78 a5       	ldd	r23, Y+40	; 0x28
    19e4:	89 a5       	ldd	r24, Y+41	; 0x29
    19e6:	9a a5       	ldd	r25, Y+42	; 0x2a
    19e8:	20 e0       	ldi	r18, 0x00	; 0
    19ea:	30 e0       	ldi	r19, 0x00	; 0
    19ec:	40 e2       	ldi	r20, 0x20	; 32
    19ee:	51 e4       	ldi	r21, 0x41	; 65
    19f0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    19f4:	dc 01       	movw	r26, r24
    19f6:	cb 01       	movw	r24, r22
    19f8:	bc 01       	movw	r22, r24
    19fa:	cd 01       	movw	r24, r26
    19fc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1a00:	dc 01       	movw	r26, r24
    1a02:	cb 01       	movw	r24, r22
    1a04:	9a a3       	std	Y+34, r25	; 0x22
    1a06:	89 a3       	std	Y+33, r24	; 0x21
    1a08:	0f c0       	rjmp	.+30     	; 0x1a28 <main+0x6a8>
    1a0a:	89 e1       	ldi	r24, 0x19	; 25
    1a0c:	90 e0       	ldi	r25, 0x00	; 0
    1a0e:	98 a3       	std	Y+32, r25	; 0x20
    1a10:	8f 8f       	std	Y+31, r24	; 0x1f
    1a12:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1a14:	98 a1       	ldd	r25, Y+32	; 0x20
    1a16:	01 97       	sbiw	r24, 0x01	; 1
    1a18:	f1 f7       	brne	.-4      	; 0x1a16 <main+0x696>
    1a1a:	98 a3       	std	Y+32, r25	; 0x20
    1a1c:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1a1e:	89 a1       	ldd	r24, Y+33	; 0x21
    1a20:	9a a1       	ldd	r25, Y+34	; 0x22
    1a22:	01 97       	sbiw	r24, 0x01	; 1
    1a24:	9a a3       	std	Y+34, r25	; 0x22
    1a26:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1a28:	89 a1       	ldd	r24, Y+33	; 0x21
    1a2a:	9a a1       	ldd	r25, Y+34	; 0x22
    1a2c:	00 97       	sbiw	r24, 0x00	; 0
    1a2e:	69 f7       	brne	.-38     	; 0x1a0a <main+0x68a>
    1a30:	14 c0       	rjmp	.+40     	; 0x1a5a <main+0x6da>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1a32:	6b a1       	ldd	r22, Y+35	; 0x23
    1a34:	7c a1       	ldd	r23, Y+36	; 0x24
    1a36:	8d a1       	ldd	r24, Y+37	; 0x25
    1a38:	9e a1       	ldd	r25, Y+38	; 0x26
    1a3a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1a3e:	dc 01       	movw	r26, r24
    1a40:	cb 01       	movw	r24, r22
    1a42:	9a a3       	std	Y+34, r25	; 0x22
    1a44:	89 a3       	std	Y+33, r24	; 0x21
    1a46:	89 a1       	ldd	r24, Y+33	; 0x21
    1a48:	9a a1       	ldd	r25, Y+34	; 0x22
    1a4a:	9e 8f       	std	Y+30, r25	; 0x1e
    1a4c:	8d 8f       	std	Y+29, r24	; 0x1d
    1a4e:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1a50:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1a52:	01 97       	sbiw	r24, 0x01	; 1
    1a54:	f1 f7       	brne	.-4      	; 0x1a52 <main+0x6d2>
    1a56:	9e 8f       	std	Y+30, r25	; 0x1e
    1a58:	8d 8f       	std	Y+29, r24	; 0x1d
			_delay_ms(2);
			PORTA = (PORTA & 0xC0) | 0x10;
    1a5a:	ab e3       	ldi	r26, 0x3B	; 59
    1a5c:	b0 e0       	ldi	r27, 0x00	; 0
    1a5e:	eb e3       	ldi	r30, 0x3B	; 59
    1a60:	f0 e0       	ldi	r31, 0x00	; 0
    1a62:	80 81       	ld	r24, Z
    1a64:	80 7c       	andi	r24, 0xC0	; 192
    1a66:	80 61       	ori	r24, 0x10	; 16
    1a68:	8c 93       	st	X, r24
			PORTC = (PORTC & 0xF0) | (hours % 10);
    1a6a:	a5 e3       	ldi	r26, 0x35	; 53
    1a6c:	b0 e0       	ldi	r27, 0x00	; 0
    1a6e:	e5 e3       	ldi	r30, 0x35	; 53
    1a70:	f0 e0       	ldi	r31, 0x00	; 0
    1a72:	80 81       	ld	r24, Z
    1a74:	28 2f       	mov	r18, r24
    1a76:	20 7f       	andi	r18, 0xF0	; 240
    1a78:	80 91 7b 00 	lds	r24, 0x007B
    1a7c:	9a e0       	ldi	r25, 0x0A	; 10
    1a7e:	69 2f       	mov	r22, r25
    1a80:	0e 94 71 0e 	call	0x1ce2	; 0x1ce2 <__udivmodqi4>
    1a84:	89 2f       	mov	r24, r25
    1a86:	82 2b       	or	r24, r18
    1a88:	8c 93       	st	X, r24
    1a8a:	80 e0       	ldi	r24, 0x00	; 0
    1a8c:	90 e0       	ldi	r25, 0x00	; 0
    1a8e:	a0 e0       	ldi	r26, 0x00	; 0
    1a90:	b0 e4       	ldi	r27, 0x40	; 64
    1a92:	89 8f       	std	Y+25, r24	; 0x19
    1a94:	9a 8f       	std	Y+26, r25	; 0x1a
    1a96:	ab 8f       	std	Y+27, r26	; 0x1b
    1a98:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1a9a:	69 8d       	ldd	r22, Y+25	; 0x19
    1a9c:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1a9e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1aa0:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1aa2:	20 e0       	ldi	r18, 0x00	; 0
    1aa4:	30 e0       	ldi	r19, 0x00	; 0
    1aa6:	4a e7       	ldi	r20, 0x7A	; 122
    1aa8:	53 e4       	ldi	r21, 0x43	; 67
    1aaa:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1aae:	dc 01       	movw	r26, r24
    1ab0:	cb 01       	movw	r24, r22
    1ab2:	8d 8b       	std	Y+21, r24	; 0x15
    1ab4:	9e 8b       	std	Y+22, r25	; 0x16
    1ab6:	af 8b       	std	Y+23, r26	; 0x17
    1ab8:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1aba:	6d 89       	ldd	r22, Y+21	; 0x15
    1abc:	7e 89       	ldd	r23, Y+22	; 0x16
    1abe:	8f 89       	ldd	r24, Y+23	; 0x17
    1ac0:	98 8d       	ldd	r25, Y+24	; 0x18
    1ac2:	20 e0       	ldi	r18, 0x00	; 0
    1ac4:	30 e0       	ldi	r19, 0x00	; 0
    1ac6:	40 e8       	ldi	r20, 0x80	; 128
    1ac8:	5f e3       	ldi	r21, 0x3F	; 63
    1aca:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1ace:	88 23       	and	r24, r24
    1ad0:	2c f4       	brge	.+10     	; 0x1adc <main+0x75c>
		__ticks = 1;
    1ad2:	81 e0       	ldi	r24, 0x01	; 1
    1ad4:	90 e0       	ldi	r25, 0x00	; 0
    1ad6:	9c 8b       	std	Y+20, r25	; 0x14
    1ad8:	8b 8b       	std	Y+19, r24	; 0x13
    1ada:	3f c0       	rjmp	.+126    	; 0x1b5a <main+0x7da>
	else if (__tmp > 65535)
    1adc:	6d 89       	ldd	r22, Y+21	; 0x15
    1ade:	7e 89       	ldd	r23, Y+22	; 0x16
    1ae0:	8f 89       	ldd	r24, Y+23	; 0x17
    1ae2:	98 8d       	ldd	r25, Y+24	; 0x18
    1ae4:	20 e0       	ldi	r18, 0x00	; 0
    1ae6:	3f ef       	ldi	r19, 0xFF	; 255
    1ae8:	4f e7       	ldi	r20, 0x7F	; 127
    1aea:	57 e4       	ldi	r21, 0x47	; 71
    1aec:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1af0:	18 16       	cp	r1, r24
    1af2:	4c f5       	brge	.+82     	; 0x1b46 <main+0x7c6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1af4:	69 8d       	ldd	r22, Y+25	; 0x19
    1af6:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1af8:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1afa:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1afc:	20 e0       	ldi	r18, 0x00	; 0
    1afe:	30 e0       	ldi	r19, 0x00	; 0
    1b00:	40 e2       	ldi	r20, 0x20	; 32
    1b02:	51 e4       	ldi	r21, 0x41	; 65
    1b04:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1b08:	dc 01       	movw	r26, r24
    1b0a:	cb 01       	movw	r24, r22
    1b0c:	bc 01       	movw	r22, r24
    1b0e:	cd 01       	movw	r24, r26
    1b10:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1b14:	dc 01       	movw	r26, r24
    1b16:	cb 01       	movw	r24, r22
    1b18:	9c 8b       	std	Y+20, r25	; 0x14
    1b1a:	8b 8b       	std	Y+19, r24	; 0x13
    1b1c:	0f c0       	rjmp	.+30     	; 0x1b3c <main+0x7bc>
    1b1e:	89 e1       	ldi	r24, 0x19	; 25
    1b20:	90 e0       	ldi	r25, 0x00	; 0
    1b22:	9a 8b       	std	Y+18, r25	; 0x12
    1b24:	89 8b       	std	Y+17, r24	; 0x11
    1b26:	89 89       	ldd	r24, Y+17	; 0x11
    1b28:	9a 89       	ldd	r25, Y+18	; 0x12
    1b2a:	01 97       	sbiw	r24, 0x01	; 1
    1b2c:	f1 f7       	brne	.-4      	; 0x1b2a <main+0x7aa>
    1b2e:	9a 8b       	std	Y+18, r25	; 0x12
    1b30:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1b32:	8b 89       	ldd	r24, Y+19	; 0x13
    1b34:	9c 89       	ldd	r25, Y+20	; 0x14
    1b36:	01 97       	sbiw	r24, 0x01	; 1
    1b38:	9c 8b       	std	Y+20, r25	; 0x14
    1b3a:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1b3c:	8b 89       	ldd	r24, Y+19	; 0x13
    1b3e:	9c 89       	ldd	r25, Y+20	; 0x14
    1b40:	00 97       	sbiw	r24, 0x00	; 0
    1b42:	69 f7       	brne	.-38     	; 0x1b1e <main+0x79e>
    1b44:	14 c0       	rjmp	.+40     	; 0x1b6e <main+0x7ee>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1b46:	6d 89       	ldd	r22, Y+21	; 0x15
    1b48:	7e 89       	ldd	r23, Y+22	; 0x16
    1b4a:	8f 89       	ldd	r24, Y+23	; 0x17
    1b4c:	98 8d       	ldd	r25, Y+24	; 0x18
    1b4e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1b52:	dc 01       	movw	r26, r24
    1b54:	cb 01       	movw	r24, r22
    1b56:	9c 8b       	std	Y+20, r25	; 0x14
    1b58:	8b 8b       	std	Y+19, r24	; 0x13
    1b5a:	8b 89       	ldd	r24, Y+19	; 0x13
    1b5c:	9c 89       	ldd	r25, Y+20	; 0x14
    1b5e:	98 8b       	std	Y+16, r25	; 0x10
    1b60:	8f 87       	std	Y+15, r24	; 0x0f
    1b62:	8f 85       	ldd	r24, Y+15	; 0x0f
    1b64:	98 89       	ldd	r25, Y+16	; 0x10
    1b66:	01 97       	sbiw	r24, 0x01	; 1
    1b68:	f1 f7       	brne	.-4      	; 0x1b66 <main+0x7e6>
    1b6a:	98 8b       	std	Y+16, r25	; 0x10
    1b6c:	8f 87       	std	Y+15, r24	; 0x0f
			_delay_ms(2);
			PORTA = (PORTA & 0xC0) | 0x20;
    1b6e:	ab e3       	ldi	r26, 0x3B	; 59
    1b70:	b0 e0       	ldi	r27, 0x00	; 0
    1b72:	eb e3       	ldi	r30, 0x3B	; 59
    1b74:	f0 e0       	ldi	r31, 0x00	; 0
    1b76:	80 81       	ld	r24, Z
    1b78:	80 7c       	andi	r24, 0xC0	; 192
    1b7a:	80 62       	ori	r24, 0x20	; 32
    1b7c:	8c 93       	st	X, r24
			PORTC = (PORTC & 0xF0) | (hours / 10);
    1b7e:	a5 e3       	ldi	r26, 0x35	; 53
    1b80:	b0 e0       	ldi	r27, 0x00	; 0
    1b82:	e5 e3       	ldi	r30, 0x35	; 53
    1b84:	f0 e0       	ldi	r31, 0x00	; 0
    1b86:	80 81       	ld	r24, Z
    1b88:	28 2f       	mov	r18, r24
    1b8a:	20 7f       	andi	r18, 0xF0	; 240
    1b8c:	80 91 7b 00 	lds	r24, 0x007B
    1b90:	9a e0       	ldi	r25, 0x0A	; 10
    1b92:	69 2f       	mov	r22, r25
    1b94:	0e 94 71 0e 	call	0x1ce2	; 0x1ce2 <__udivmodqi4>
    1b98:	82 2b       	or	r24, r18
    1b9a:	8c 93       	st	X, r24
    1b9c:	80 e0       	ldi	r24, 0x00	; 0
    1b9e:	90 e0       	ldi	r25, 0x00	; 0
    1ba0:	a0 e0       	ldi	r26, 0x00	; 0
    1ba2:	b0 e4       	ldi	r27, 0x40	; 64
    1ba4:	8b 87       	std	Y+11, r24	; 0x0b
    1ba6:	9c 87       	std	Y+12, r25	; 0x0c
    1ba8:	ad 87       	std	Y+13, r26	; 0x0d
    1baa:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1bac:	6b 85       	ldd	r22, Y+11	; 0x0b
    1bae:	7c 85       	ldd	r23, Y+12	; 0x0c
    1bb0:	8d 85       	ldd	r24, Y+13	; 0x0d
    1bb2:	9e 85       	ldd	r25, Y+14	; 0x0e
    1bb4:	20 e0       	ldi	r18, 0x00	; 0
    1bb6:	30 e0       	ldi	r19, 0x00	; 0
    1bb8:	4a e7       	ldi	r20, 0x7A	; 122
    1bba:	53 e4       	ldi	r21, 0x43	; 67
    1bbc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1bc0:	dc 01       	movw	r26, r24
    1bc2:	cb 01       	movw	r24, r22
    1bc4:	8f 83       	std	Y+7, r24	; 0x07
    1bc6:	98 87       	std	Y+8, r25	; 0x08
    1bc8:	a9 87       	std	Y+9, r26	; 0x09
    1bca:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1bcc:	6f 81       	ldd	r22, Y+7	; 0x07
    1bce:	78 85       	ldd	r23, Y+8	; 0x08
    1bd0:	89 85       	ldd	r24, Y+9	; 0x09
    1bd2:	9a 85       	ldd	r25, Y+10	; 0x0a
    1bd4:	20 e0       	ldi	r18, 0x00	; 0
    1bd6:	30 e0       	ldi	r19, 0x00	; 0
    1bd8:	40 e8       	ldi	r20, 0x80	; 128
    1bda:	5f e3       	ldi	r21, 0x3F	; 63
    1bdc:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1be0:	88 23       	and	r24, r24
    1be2:	2c f4       	brge	.+10     	; 0x1bee <main+0x86e>
		__ticks = 1;
    1be4:	81 e0       	ldi	r24, 0x01	; 1
    1be6:	90 e0       	ldi	r25, 0x00	; 0
    1be8:	9e 83       	std	Y+6, r25	; 0x06
    1bea:	8d 83       	std	Y+5, r24	; 0x05
    1bec:	3f c0       	rjmp	.+126    	; 0x1c6c <main+0x8ec>
	else if (__tmp > 65535)
    1bee:	6f 81       	ldd	r22, Y+7	; 0x07
    1bf0:	78 85       	ldd	r23, Y+8	; 0x08
    1bf2:	89 85       	ldd	r24, Y+9	; 0x09
    1bf4:	9a 85       	ldd	r25, Y+10	; 0x0a
    1bf6:	20 e0       	ldi	r18, 0x00	; 0
    1bf8:	3f ef       	ldi	r19, 0xFF	; 255
    1bfa:	4f e7       	ldi	r20, 0x7F	; 127
    1bfc:	57 e4       	ldi	r21, 0x47	; 71
    1bfe:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1c02:	18 16       	cp	r1, r24
    1c04:	4c f5       	brge	.+82     	; 0x1c58 <main+0x8d8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1c06:	6b 85       	ldd	r22, Y+11	; 0x0b
    1c08:	7c 85       	ldd	r23, Y+12	; 0x0c
    1c0a:	8d 85       	ldd	r24, Y+13	; 0x0d
    1c0c:	9e 85       	ldd	r25, Y+14	; 0x0e
    1c0e:	20 e0       	ldi	r18, 0x00	; 0
    1c10:	30 e0       	ldi	r19, 0x00	; 0
    1c12:	40 e2       	ldi	r20, 0x20	; 32
    1c14:	51 e4       	ldi	r21, 0x41	; 65
    1c16:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c1a:	dc 01       	movw	r26, r24
    1c1c:	cb 01       	movw	r24, r22
    1c1e:	bc 01       	movw	r22, r24
    1c20:	cd 01       	movw	r24, r26
    1c22:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1c26:	dc 01       	movw	r26, r24
    1c28:	cb 01       	movw	r24, r22
    1c2a:	9e 83       	std	Y+6, r25	; 0x06
    1c2c:	8d 83       	std	Y+5, r24	; 0x05
    1c2e:	0f c0       	rjmp	.+30     	; 0x1c4e <main+0x8ce>
    1c30:	89 e1       	ldi	r24, 0x19	; 25
    1c32:	90 e0       	ldi	r25, 0x00	; 0
    1c34:	9c 83       	std	Y+4, r25	; 0x04
    1c36:	8b 83       	std	Y+3, r24	; 0x03
    1c38:	8b 81       	ldd	r24, Y+3	; 0x03
    1c3a:	9c 81       	ldd	r25, Y+4	; 0x04
    1c3c:	01 97       	sbiw	r24, 0x01	; 1
    1c3e:	f1 f7       	brne	.-4      	; 0x1c3c <main+0x8bc>
    1c40:	9c 83       	std	Y+4, r25	; 0x04
    1c42:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1c44:	8d 81       	ldd	r24, Y+5	; 0x05
    1c46:	9e 81       	ldd	r25, Y+6	; 0x06
    1c48:	01 97       	sbiw	r24, 0x01	; 1
    1c4a:	9e 83       	std	Y+6, r25	; 0x06
    1c4c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1c4e:	8d 81       	ldd	r24, Y+5	; 0x05
    1c50:	9e 81       	ldd	r25, Y+6	; 0x06
    1c52:	00 97       	sbiw	r24, 0x00	; 0
    1c54:	69 f7       	brne	.-38     	; 0x1c30 <main+0x8b0>
    1c56:	5b cc       	rjmp	.-1866   	; 0x150e <main+0x18e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1c58:	6f 81       	ldd	r22, Y+7	; 0x07
    1c5a:	78 85       	ldd	r23, Y+8	; 0x08
    1c5c:	89 85       	ldd	r24, Y+9	; 0x09
    1c5e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1c60:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1c64:	dc 01       	movw	r26, r24
    1c66:	cb 01       	movw	r24, r22
    1c68:	9e 83       	std	Y+6, r25	; 0x06
    1c6a:	8d 83       	std	Y+5, r24	; 0x05
    1c6c:	8d 81       	ldd	r24, Y+5	; 0x05
    1c6e:	9e 81       	ldd	r25, Y+6	; 0x06
    1c70:	9a 83       	std	Y+2, r25	; 0x02
    1c72:	89 83       	std	Y+1, r24	; 0x01
    1c74:	89 81       	ldd	r24, Y+1	; 0x01
    1c76:	9a 81       	ldd	r25, Y+2	; 0x02
    1c78:	01 97       	sbiw	r24, 0x01	; 1
    1c7a:	f1 f7       	brne	.-4      	; 0x1c78 <main+0x8f8>
    1c7c:	9a 83       	std	Y+2, r25	; 0x02
    1c7e:	89 83       	std	Y+1, r24	; 0x01
    1c80:	46 cc       	rjmp	.-1908   	; 0x150e <main+0x18e>

00001c82 <ISRTimer1>:
		}

	}
}
/*Interrupt Service Routine to call back function for timer1 compare mode channel A*/
void ISRTimer1(void) {
    1c82:	df 93       	push	r29
    1c84:	cf 93       	push	r28
    1c86:	cd b7       	in	r28, 0x3d	; 61
    1c88:	de b7       	in	r29, 0x3e	; 62
	countSecondFlag = 1;
    1c8a:	81 e0       	ldi	r24, 0x01	; 1
    1c8c:	80 93 78 00 	sts	0x0078, r24
}
    1c90:	cf 91       	pop	r28
    1c92:	df 91       	pop	r29
    1c94:	08 95       	ret

00001c96 <ISRInterrupt0>:
/*External INT0 Interrupt Service Routine to call back function */
void ISRInterrupt0(void) {
    1c96:	df 93       	push	r29
    1c98:	cf 93       	push	r28
    1c9a:	cd b7       	in	r28, 0x3d	; 61
    1c9c:	de b7       	in	r29, 0x3e	; 62
	/* stop timer*/
	Timer_Stop(1);
    1c9e:	81 e0       	ldi	r24, 0x01	; 1
    1ca0:	0e 94 e8 06 	call	0xdd0	; 0xdd0 <Timer_Stop>
	seconds =0;
    1ca4:	10 92 79 00 	sts	0x0079, r1
	minutes =0;
    1ca8:	10 92 7a 00 	sts	0x007A, r1
	hours =0;
    1cac:	10 92 7b 00 	sts	0x007B, r1
}
    1cb0:	cf 91       	pop	r28
    1cb2:	df 91       	pop	r29
    1cb4:	08 95       	ret

00001cb6 <ISRInterrupt1>:
/*External INT1 Interrupt Service Routine to call back function */
void ISRInterrupt1(void) {
    1cb6:	df 93       	push	r29
    1cb8:	cf 93       	push	r28
    1cba:	cd b7       	in	r28, 0x3d	; 61
    1cbc:	de b7       	in	r29, 0x3e	; 62
	/*pause timer*/
	/* Pause the stop watch by disable the timer
	 * Clear the timer clock bits (CS10=0 CS11=0 CS12=0) to stop the timer clock. */
	Timer_Start(1,0);
    1cbe:	81 e0       	ldi	r24, 0x01	; 1
    1cc0:	60 e0       	ldi	r22, 0x00	; 0
    1cc2:	0e 94 12 07 	call	0xe24	; 0xe24 <Timer_Start>
	/* 0 mean  TNO_CLOCK no timer clock */
}
    1cc6:	cf 91       	pop	r28
    1cc8:	df 91       	pop	r29
    1cca:	08 95       	ret

00001ccc <ISRInterrupt2>:
/*External INT2 Interrupt Service Routine to call back function */
void ISRInterrupt2(void) {
    1ccc:	df 93       	push	r29
    1cce:	cf 93       	push	r28
    1cd0:	cd b7       	in	r28, 0x3d	; 61
    1cd2:	de b7       	in	r29, 0x3e	; 62
	/*resume*/
	/*resume the stop watch by enable the timer through the clock bits.*/
	Timer_Start(1,5);
    1cd4:	81 e0       	ldi	r24, 0x01	; 1
    1cd6:	65 e0       	ldi	r22, 0x05	; 5
    1cd8:	0e 94 12 07 	call	0xe24	; 0xe24 <Timer_Start>
	/* 5 mean  TF_CPU_1024*/
}
    1cdc:	cf 91       	pop	r28
    1cde:	df 91       	pop	r29
    1ce0:	08 95       	ret

00001ce2 <__udivmodqi4>:
    1ce2:	99 1b       	sub	r25, r25
    1ce4:	79 e0       	ldi	r23, 0x09	; 9
    1ce6:	04 c0       	rjmp	.+8      	; 0x1cf0 <__udivmodqi4_ep>

00001ce8 <__udivmodqi4_loop>:
    1ce8:	99 1f       	adc	r25, r25
    1cea:	96 17       	cp	r25, r22
    1cec:	08 f0       	brcs	.+2      	; 0x1cf0 <__udivmodqi4_ep>
    1cee:	96 1b       	sub	r25, r22

00001cf0 <__udivmodqi4_ep>:
    1cf0:	88 1f       	adc	r24, r24
    1cf2:	7a 95       	dec	r23
    1cf4:	c9 f7       	brne	.-14     	; 0x1ce8 <__udivmodqi4_loop>
    1cf6:	80 95       	com	r24
    1cf8:	08 95       	ret

00001cfa <__prologue_saves__>:
    1cfa:	2f 92       	push	r2
    1cfc:	3f 92       	push	r3
    1cfe:	4f 92       	push	r4
    1d00:	5f 92       	push	r5
    1d02:	6f 92       	push	r6
    1d04:	7f 92       	push	r7
    1d06:	8f 92       	push	r8
    1d08:	9f 92       	push	r9
    1d0a:	af 92       	push	r10
    1d0c:	bf 92       	push	r11
    1d0e:	cf 92       	push	r12
    1d10:	df 92       	push	r13
    1d12:	ef 92       	push	r14
    1d14:	ff 92       	push	r15
    1d16:	0f 93       	push	r16
    1d18:	1f 93       	push	r17
    1d1a:	cf 93       	push	r28
    1d1c:	df 93       	push	r29
    1d1e:	cd b7       	in	r28, 0x3d	; 61
    1d20:	de b7       	in	r29, 0x3e	; 62
    1d22:	ca 1b       	sub	r28, r26
    1d24:	db 0b       	sbc	r29, r27
    1d26:	0f b6       	in	r0, 0x3f	; 63
    1d28:	f8 94       	cli
    1d2a:	de bf       	out	0x3e, r29	; 62
    1d2c:	0f be       	out	0x3f, r0	; 63
    1d2e:	cd bf       	out	0x3d, r28	; 61
    1d30:	09 94       	ijmp

00001d32 <__epilogue_restores__>:
    1d32:	2a 88       	ldd	r2, Y+18	; 0x12
    1d34:	39 88       	ldd	r3, Y+17	; 0x11
    1d36:	48 88       	ldd	r4, Y+16	; 0x10
    1d38:	5f 84       	ldd	r5, Y+15	; 0x0f
    1d3a:	6e 84       	ldd	r6, Y+14	; 0x0e
    1d3c:	7d 84       	ldd	r7, Y+13	; 0x0d
    1d3e:	8c 84       	ldd	r8, Y+12	; 0x0c
    1d40:	9b 84       	ldd	r9, Y+11	; 0x0b
    1d42:	aa 84       	ldd	r10, Y+10	; 0x0a
    1d44:	b9 84       	ldd	r11, Y+9	; 0x09
    1d46:	c8 84       	ldd	r12, Y+8	; 0x08
    1d48:	df 80       	ldd	r13, Y+7	; 0x07
    1d4a:	ee 80       	ldd	r14, Y+6	; 0x06
    1d4c:	fd 80       	ldd	r15, Y+5	; 0x05
    1d4e:	0c 81       	ldd	r16, Y+4	; 0x04
    1d50:	1b 81       	ldd	r17, Y+3	; 0x03
    1d52:	aa 81       	ldd	r26, Y+2	; 0x02
    1d54:	b9 81       	ldd	r27, Y+1	; 0x01
    1d56:	ce 0f       	add	r28, r30
    1d58:	d1 1d       	adc	r29, r1
    1d5a:	0f b6       	in	r0, 0x3f	; 63
    1d5c:	f8 94       	cli
    1d5e:	de bf       	out	0x3e, r29	; 62
    1d60:	0f be       	out	0x3f, r0	; 63
    1d62:	cd bf       	out	0x3d, r28	; 61
    1d64:	ed 01       	movw	r28, r26
    1d66:	08 95       	ret

00001d68 <_exit>:
    1d68:	f8 94       	cli

00001d6a <__stop_program>:
    1d6a:	ff cf       	rjmp	.-2      	; 0x1d6a <__stop_program>
