#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Apr  3 20:57:14 2021
# Process ID: 26754
# Current directory: /home/stavros/zu3eg/EBAZ4205_Petalinux_Base/EBAZ4205_Petalinux_Base.runs/impl_1
# Command line: vivado -log Zynq_proc_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Zynq_proc_wrapper.tcl -notrace
# Log file: /home/stavros/zu3eg/EBAZ4205_Petalinux_Base/EBAZ4205_Petalinux_Base.runs/impl_1/Zynq_proc_wrapper.vdi
# Journal file: /home/stavros/zu3eg/EBAZ4205_Petalinux_Base/EBAZ4205_Petalinux_Base.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source Zynq_proc_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
Command: link_design -top Zynq_proc_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/stavros/zu3eg/EBAZ4205_Petalinux_Base/EBAZ4205_Petalinux_Base.srcs/sources_1/bd/Zynq_proc/ip/Zynq_proc_processing_system7_0_0/Zynq_proc_processing_system7_0_0.dcp' for cell 'Zynq_proc_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/stavros/zu3eg/EBAZ4205_Petalinux_Base/EBAZ4205_Petalinux_Base.srcs/sources_1/bd/Zynq_proc/ip/Zynq_proc_processing_system7_0_0/Zynq_proc_processing_system7_0_0.xdc] for cell 'Zynq_proc_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/stavros/zu3eg/EBAZ4205_Petalinux_Base/EBAZ4205_Petalinux_Base.srcs/sources_1/bd/Zynq_proc/ip/Zynq_proc_processing_system7_0_0/Zynq_proc_processing_system7_0_0.xdc] for cell 'Zynq_proc_i/processing_system7_0/inst'
Parsing XDC File [/home/stavros/zu3eg/EBAZ4205_Petalinux_Base/EBAZ4205_Petalinux_Base.srcs/constrs_1/new/Zynq_base_constraints.xdc]
Finished Parsing XDC File [/home/stavros/zu3eg/EBAZ4205_Petalinux_Base/EBAZ4205_Petalinux_Base.srcs/constrs_1/new/Zynq_base_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1775.609 ; gain = 0.000 ; free physical = 439 ; free virtual = 5762
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1775.609 ; gain = 383.418 ; free physical = 439 ; free virtual = 5762
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1862.660 ; gain = 87.051 ; free physical = 434 ; free virtual = 5758

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e040c405

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2139.777 ; gain = 277.117 ; free physical = 148 ; free virtual = 5379

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1d1af7863

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2256.715 ; gain = 0.000 ; free physical = 137 ; free virtual = 5263
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 24 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 13ea1df3c

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2256.715 ; gain = 0.000 ; free physical = 137 ; free virtual = 5263
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 7 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17e31e37e

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2256.715 ; gain = 0.000 ; free physical = 136 ; free virtual = 5263
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 92 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 17e31e37e

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2256.715 ; gain = 0.000 ; free physical = 136 ; free virtual = 5263
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 17e31e37e

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2256.715 ; gain = 0.000 ; free physical = 136 ; free virtual = 5263
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 17e31e37e

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2256.715 ; gain = 0.000 ; free physical = 136 ; free virtual = 5263
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              24  |                                              1  |
|  Constant propagation         |               0  |               7  |                                              0  |
|  Sweep                        |               0  |              92  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2256.715 ; gain = 0.000 ; free physical = 136 ; free virtual = 5263
Ending Logic Optimization Task | Checksum: 2c964cabb

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2256.715 ; gain = 0.000 ; free physical = 136 ; free virtual = 5262

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2c964cabb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2260.684 ; gain = 3.969 ; free physical = 135 ; free virtual = 5262

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2c964cabb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2260.684 ; gain = 0.000 ; free physical = 135 ; free virtual = 5262

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2260.684 ; gain = 0.000 ; free physical = 135 ; free virtual = 5262
Ending Netlist Obfuscation Task | Checksum: 2c964cabb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2260.684 ; gain = 0.000 ; free physical = 135 ; free virtual = 5262
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2260.684 ; gain = 485.074 ; free physical = 135 ; free virtual = 5262
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2260.684 ; gain = 0.000 ; free physical = 135 ; free virtual = 5262
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2298.637 ; gain = 5.938 ; free physical = 128 ; free virtual = 5257
INFO: [Common 17-1381] The checkpoint '/home/stavros/zu3eg/EBAZ4205_Petalinux_Base/EBAZ4205_Petalinux_Base.runs/impl_1/Zynq_proc_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Zynq_proc_wrapper_drc_opted.rpt -pb Zynq_proc_wrapper_drc_opted.pb -rpx Zynq_proc_wrapper_drc_opted.rpx
Command: report_drc -file Zynq_proc_wrapper_drc_opted.rpt -pb Zynq_proc_wrapper_drc_opted.pb -rpx Zynq_proc_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/stavros/zu3eg/EBAZ4205_Petalinux_Base/EBAZ4205_Petalinux_Base.runs/impl_1/Zynq_proc_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2476.898 ; gain = 0.000 ; free physical = 149 ; free virtual = 5257
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1d111bb71

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2476.898 ; gain = 0.000 ; free physical = 149 ; free virtual = 5257
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2476.898 ; gain = 0.000 ; free physical = 149 ; free virtual = 5257

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1477cf8a2

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2476.898 ; gain = 0.000 ; free physical = 141 ; free virtual = 5252

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1f625d896

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2476.898 ; gain = 0.000 ; free physical = 141 ; free virtual = 5254

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f625d896

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2476.898 ; gain = 0.000 ; free physical = 141 ; free virtual = 5254
Phase 1 Placer Initialization | Checksum: 1f625d896

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2476.898 ; gain = 0.000 ; free physical = 141 ; free virtual = 5254

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f625d896

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2476.898 ; gain = 0.000 ; free physical = 141 ; free virtual = 5254

Phase 2.2 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.2 Global Placement Core | Checksum: 207ee5871

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2476.898 ; gain = 0.000 ; free physical = 135 ; free virtual = 5249
Phase 2 Global Placement | Checksum: 207ee5871

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2476.898 ; gain = 0.000 ; free physical = 135 ; free virtual = 5249

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 207ee5871

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2476.898 ; gain = 0.000 ; free physical = 135 ; free virtual = 5249

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1fec71a04

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2476.898 ; gain = 0.000 ; free physical = 135 ; free virtual = 5249

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 243da0f08

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2476.898 ; gain = 0.000 ; free physical = 135 ; free virtual = 5249

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 243da0f08

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2476.898 ; gain = 0.000 ; free physical = 136 ; free virtual = 5250

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1dbf3ba34

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2476.898 ; gain = 0.000 ; free physical = 133 ; free virtual = 5247

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1dbf3ba34

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2476.898 ; gain = 0.000 ; free physical = 133 ; free virtual = 5247

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1dbf3ba34

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2476.898 ; gain = 0.000 ; free physical = 133 ; free virtual = 5247
Phase 3 Detail Placement | Checksum: 1dbf3ba34

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2476.898 ; gain = 0.000 ; free physical = 133 ; free virtual = 5247

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1dbf3ba34

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2476.898 ; gain = 0.000 ; free physical = 133 ; free virtual = 5247

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1dbf3ba34

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2476.898 ; gain = 0.000 ; free physical = 133 ; free virtual = 5248

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1dbf3ba34

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2476.898 ; gain = 0.000 ; free physical = 133 ; free virtual = 5248

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2476.898 ; gain = 0.000 ; free physical = 133 ; free virtual = 5248
Phase 4.4 Final Placement Cleanup | Checksum: 1dbf3ba34

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2476.898 ; gain = 0.000 ; free physical = 133 ; free virtual = 5248
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1dbf3ba34

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2476.898 ; gain = 0.000 ; free physical = 133 ; free virtual = 5248
Ending Placer Task | Checksum: f34ec8dd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2476.898 ; gain = 0.000 ; free physical = 134 ; free virtual = 5248
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2476.898 ; gain = 0.000 ; free physical = 136 ; free virtual = 5251
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2476.898 ; gain = 0.000 ; free physical = 130 ; free virtual = 5247
INFO: [Common 17-1381] The checkpoint '/home/stavros/zu3eg/EBAZ4205_Petalinux_Base/EBAZ4205_Petalinux_Base.runs/impl_1/Zynq_proc_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Zynq_proc_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2476.898 ; gain = 0.000 ; free physical = 147 ; free virtual = 5239
INFO: [runtcl-4] Executing : report_utilization -file Zynq_proc_wrapper_utilization_placed.rpt -pb Zynq_proc_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Zynq_proc_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2476.898 ; gain = 0.000 ; free physical = 157 ; free virtual = 5249
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 12dba078 ConstDB: 0 ShapeSum: e0732865 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c4124941

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2477.902 ; gain = 0.000 ; free physical = 158 ; free virtual = 5181
Post Restoration Checksum: NetGraph: 2b2f92bc NumContArr: 98e2b685 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2.1 Create Timer | Checksum: c4124941

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2477.902 ; gain = 0.000 ; free physical = 151 ; free virtual = 5175

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c4124941

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2477.902 ; gain = 0.000 ; free physical = 120 ; free virtual = 5144

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c4124941

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2477.902 ; gain = 0.000 ; free physical = 121 ; free virtual = 5143
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 10ee539ad

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2477.902 ; gain = 0.000 ; free physical = 134 ; free virtual = 5137
Phase 2 Router Initialization | Checksum: 10ee539ad

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2477.902 ; gain = 0.000 ; free physical = 134 ; free virtual = 5137

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0278716 %
  Global Horizontal Routing Utilization  = 0.0372243 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 155
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 155
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 1


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16fadc749

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2477.902 ; gain = 0.000 ; free physical = 133 ; free virtual = 5136

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 12cedcfa4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2477.902 ; gain = 0.000 ; free physical = 134 ; free virtual = 5136
Phase 4 Rip-up And Reroute | Checksum: 12cedcfa4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2477.902 ; gain = 0.000 ; free physical = 134 ; free virtual = 5136

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 12cedcfa4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2477.902 ; gain = 0.000 ; free physical = 134 ; free virtual = 5136

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12cedcfa4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2477.902 ; gain = 0.000 ; free physical = 134 ; free virtual = 5136
Phase 5 Delay and Skew Optimization | Checksum: 12cedcfa4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2477.902 ; gain = 0.000 ; free physical = 134 ; free virtual = 5136

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 12cedcfa4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2477.902 ; gain = 0.000 ; free physical = 134 ; free virtual = 5136
Phase 6.1 Hold Fix Iter | Checksum: 12cedcfa4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2477.902 ; gain = 0.000 ; free physical = 134 ; free virtual = 5136
Phase 6 Post Hold Fix | Checksum: 12cedcfa4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2477.902 ; gain = 0.000 ; free physical = 134 ; free virtual = 5136

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.122889 %
  Global Horizontal Routing Utilization  = 0.137638 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 12cedcfa4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2477.902 ; gain = 0.000 ; free physical = 134 ; free virtual = 5136

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12cedcfa4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2477.902 ; gain = 0.000 ; free physical = 133 ; free virtual = 5135

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1755cb816

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2477.902 ; gain = 0.000 ; free physical = 133 ; free virtual = 5136

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 1755cb816

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2477.902 ; gain = 0.000 ; free physical = 135 ; free virtual = 5137
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2477.902 ; gain = 0.000 ; free physical = 166 ; free virtual = 5168

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2477.902 ; gain = 1.004 ; free physical = 166 ; free virtual = 5168
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2477.902 ; gain = 0.000 ; free physical = 165 ; free virtual = 5168
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2477.902 ; gain = 0.000 ; free physical = 156 ; free virtual = 5160
INFO: [Common 17-1381] The checkpoint '/home/stavros/zu3eg/EBAZ4205_Petalinux_Base/EBAZ4205_Petalinux_Base.runs/impl_1/Zynq_proc_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Zynq_proc_wrapper_drc_routed.rpt -pb Zynq_proc_wrapper_drc_routed.pb -rpx Zynq_proc_wrapper_drc_routed.rpx
Command: report_drc -file Zynq_proc_wrapper_drc_routed.rpt -pb Zynq_proc_wrapper_drc_routed.pb -rpx Zynq_proc_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/stavros/zu3eg/EBAZ4205_Petalinux_Base/EBAZ4205_Petalinux_Base.runs/impl_1/Zynq_proc_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Zynq_proc_wrapper_methodology_drc_routed.rpt -pb Zynq_proc_wrapper_methodology_drc_routed.pb -rpx Zynq_proc_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Zynq_proc_wrapper_methodology_drc_routed.rpt -pb Zynq_proc_wrapper_methodology_drc_routed.pb -rpx Zynq_proc_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/stavros/zu3eg/EBAZ4205_Petalinux_Base/EBAZ4205_Petalinux_Base.runs/impl_1/Zynq_proc_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Zynq_proc_wrapper_power_routed.rpt -pb Zynq_proc_wrapper_power_summary_routed.pb -rpx Zynq_proc_wrapper_power_routed.rpx
Command: report_power -file Zynq_proc_wrapper_power_routed.rpt -pb Zynq_proc_wrapper_power_summary_routed.pb -rpx Zynq_proc_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
70 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Zynq_proc_wrapper_route_status.rpt -pb Zynq_proc_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Zynq_proc_wrapper_timing_summary_routed.rpt -pb Zynq_proc_wrapper_timing_summary_routed.pb -rpx Zynq_proc_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Zynq_proc_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Zynq_proc_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Zynq_proc_wrapper_bus_skew_routed.rpt -pb Zynq_proc_wrapper_bus_skew_routed.pb -rpx Zynq_proc_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force Zynq_proc_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Zynq_proc_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/stavros/zu3eg/EBAZ4205_Petalinux_Base/EBAZ4205_Petalinux_Base.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Apr  3 20:58:21 2021. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2790.609 ; gain = 149.402 ; free physical = 472 ; free virtual = 5145
INFO: [Common 17-206] Exiting Vivado at Sat Apr  3 20:58:22 2021...
