#include <linux/spinlock.h>
#include <linux/io.h>
#include <linux/clk.h>
#include <linux/delay.h>
#include <linux/err.h>

#include <asm/cacheops.h>
#include <soc/cpm.h>
#include <soc/cache.h>
#include <soc/base.h>
#include <soc/extal.h>
#include <jz_notifier.h>
#include "clk.h"
#define USE_PLL
static DEFINE_SPINLOCK(cpm_cpccr_lock);
struct cpccr_clk {
	short off,sel,ce;
};
static struct cpccr_clk cpccr_clks[] = {
#define CPCCR_CLK(N,O,D,E)			\
	[N] = { .off = O, .sel = D, .ce = E}
	CPCCR_CLK(CDIV, 0, 28,22),
	CPCCR_CLK(L2CDIV, 4, 28,22),
	CPCCR_CLK(H0DIV, 8, 26,21),
	CPCCR_CLK(H2DIV, 12, 24,20),
	CPCCR_CLK(PDIV, 16, 24,20),
	CPCCR_CLK(SCLKA,-1, -1,30),
#undef CPCCR_CLK
};
#define l2div_policy(rate,div) (rate > 200 * 1000 * 1000 ? div * 3 - 1 : div - 1)
static int cclk_set_rate_nopll(struct clk *clk,unsigned long rate,struct clk *parentclk,unsigned int cpccr) {
	unsigned int parent_rate;
	unsigned int target_rate;
	unsigned int div;
	int l2div,cdiv;
	int ret = -1;
	parent_rate = parentclk->rate;
	for(div = 1;div < 15;div++) {
		target_rate = parent_rate / div;
		if(target_rate <= rate)
			break;
	}
	if(div >= 15){
		printk("%s don't find the rate[%ld]\n",clk->name,rate);
		goto SET_CPCCR_RATE_ERR;
	}
	cdiv = div - 1;
	l2div = l2div_policy(rate,div);
	if(cdiv < 0 || l2div > 14 ) {
		printk("%s don't comply rules cdiv[%d] l2div[%d]\n",clk->name,cdiv,l2div);
		goto SET_CPCCR_RATE_ERR;
	}

	cache_prefetch(LAB5,64);
	fast_iob();
LAB5:
	cpccr &= ~((0xf << cpccr_clks[CDIV].off) | (0xf << cpccr_clks[L2CDIV].off));
	cpccr |= ((cdiv << cpccr_clks[CDIV].off) | (l2div << cpccr_clks[L2CDIV].off));
	cpccr |= (1 << cpccr_clks[CDIV].ce) | (1 << cpccr_clks[L2CDIV].ce);
	cpm_outl(cpccr,CPM_CPCCR);
	/* wait not busy */
	while(cpm_inl(CPM_CPCSR) & 1);

	cpccr &= ~((1 << cpccr_clks[CDIV].ce) | (1 << cpccr_clks[L2CDIV].ce));
	cpm_outl(cpccr,CPM_CPCCR);
	clk->rate = parentclk->rate / (cdiv + 1);
	get_clk_from_id(CLK_ID_L2CLK)->rate = parentclk->rate / (l2div + 1);
	ret = 0;
SET_CPCCR_RATE_ERR:
	return ret;
}
static int cpccr_set_rate(struct clk *clk,unsigned long rate) {
	int sel,select[4] = {0,CLK_ID_SCLKA,CLK_ID_MPLL,0};
	unsigned int cpccr = cpm_inl(CPM_CPCCR);
	int clkid = &cpccr_clks[CLK_CPCCR_NO(clk->flags)] - &cpccr_clks[0];
	int ret = -1;
	struct clk *parentclk = NULL;
	unsigned long flags;
	unsigned long prate = clk_get_rate(get_clk_from_id(CLK_ID_EXT1));
	spin_lock_irqsave(&cpm_cpccr_lock,flags);

	switch(clkid) {
	case SCLKA:
	{
		unsigned int cpccr_sel_src;
		cpccr_sel_src = cpccr >> 30;
		if(rate > prate) {
			clk->parent = get_clk_from_id(CLK_ID_APLL);
			spin_unlock_irqrestore(&cpm_cpccr_lock,flags);
			ret = clk_set_rate(clk->parent,rate);
			spin_lock_irqsave(&cpm_cpccr_lock,flags);
			cpccr &= ~(3 << 30);
			cpccr |= 1 << 30;
			cpm_outl(cpccr,CPM_CPCCR);
			if(!ret)
				clk->rate = clk->parent->rate;
		} else {
			cpccr &= ~(3 << 30);
			cpccr |= 2 << 30;
			cpm_outl(cpccr,CPM_CPCCR);
			/* don't close Apll */
			//	if(clk->parent != get_clk_from_id(CLK_ID_EXT1))
			//		clk_set_rate(clk->parent,0);
			clk->parent = get_clk_from_id(CLK_ID_EXT1);
			clk->rate = prate;
			// no success ret = -1;
		}
		break;
	}
	case CDIV:
		sel=(cpccr >> cpccr_clks[clkid].sel) & 3;
		parentclk = get_clk_from_id(select[sel]);
#ifdef USE_PLL
		{
			unsigned int ddrcgu = cpm_inl(CPM_DDRCDR);
			unsigned int ddrsel = ddrcgu >> 30;
			unsigned int h2sel = (cpccr >> 24) & 0x3;
			unsigned int h0sel = (cpccr >> 26) & 0x3;
			unsigned int csel = (cpccr >> 28) & 0x3;
			unsigned int cpccr_temp,tdiv,l2div;
			unsigned int ddr_pll_rate;
			if(get_clk_from_id(CLK_ID_CGU_DDR)->parent) {
				ddr_pll_rate = clk_get_rate(get_clk_from_id(CLK_ID_CGU_DDR)->parent);
			} else {
				printk("ddr cgu clk set failure!\n");
				BUG_ON(1);
			}

			if((h2sel != h0sel) || (h2sel != ddrsel) || (h0sel != ddrsel)) {
				printk("h2sel[%d] h0sel[%d] ddrsel[%d] should be from the same pll!\n",h2sel,h0sel,ddrsel);
				break;
			}
			if(csel == ddrsel) {
				printk("csel[%d] ddrsel[%d],this config no support pll switch!\n",csel,ddrsel);
				break;
			}
			/*
			 *    1. switch to ddrsel & switch to 200M cclk
			 *    2. set pll freq
			 *    3. switch to csel
			 */
			/*
			 *    1. switch to ddrsel & switch to 200M cclk
			 */
			cache_prefetch(LAB1,64);
			fast_iob();
		LAB1:
			tdiv = (ddr_pll_rate + 200 * 1000 * 1000 - 1) / (200 * 1000 * 1000);
			tdiv = tdiv - 1;
			cpccr_temp = cpccr & ~((3 << 28) | (0xf << cpccr_clks[CDIV].off) | (0xf << cpccr_clks[L2CDIV].off));
			cpccr_temp |= cpccr_temp | (ddrsel << 28) | (tdiv << cpccr_clks[CDIV].off) | (tdiv << cpccr_clks[L2CDIV].off) ;
			cpccr_temp |= (1 << cpccr_clks[CDIV].ce) | (1 << cpccr_clks[L2CDIV].ce);
			cpm_outl(cpccr_temp,CPM_CPCCR);
			while(cpm_inl(CPM_CPCSR) & 1);
			//cpm_inl(CPM_CPCCR);

			spin_unlock_irqrestore(&cpm_cpccr_lock,flags);
			{
				struct clk_notify_data dn;
				dn.current_rate = clk->rate;
				dn.target_rate = rate;
				jz_notifier_call(JZ_CLK_CHANGING,&dn);
			}
			// 2. set pll freq
			ret = clk_set_rate(parentclk,rate);
			jz_notifier_call(JZ_CLK_CHANGED,NULL);
			spin_lock_irqsave(&cpm_cpccr_lock,flags);

			if(ret != 0) {
				/*
				 *  3. switch to csel
				 */
				cpccr_temp = cpm_inl(CPM_CPCCR);
				cpccr_temp &= ~(3 << 28);
				cpccr_temp |= csel << 28;
				parentclk = get_clk_from_id(select[sel]);
				ret = cclk_set_rate_nopll(clk,rate,parentclk,cpccr_temp);
				if(ret) {
					printk("cpccr set rate fail!\n");
				}else{
					break;
				}
			}else {
				/*
				 *  3. switch to csel
				 */
				cache_prefetch(LAB3,64);
				fast_iob();
			LAB3:
				cpccr = cpm_inl(CPM_CPCCR);     // reread cpccr
				cpccr_temp = cpccr | (1 << cpccr_clks[CDIV].ce) | (1 << cpccr_clks[L2CDIV].ce);
				cpccr_temp &= ~(3 << 28 | (0xf << cpccr_clks[CDIV].off) |(0xf << cpccr_clks[L2CDIV].off));
				l2div = l2div_policy(parentclk->rate,1);
				cpccr_temp |= (csel << 28 | l2div << cpccr_clks[L2CDIV].off) | (0 << cpccr_clks[CDIV].off);
				cpm_outl(cpccr_temp,CPM_CPCCR);
				cpccr_temp  &=  ~((1 << cpccr_clks[CDIV].ce) | (1 << cpccr_clks[L2CDIV].ce));
				cpm_outl(cpccr_temp,CPM_CPCCR);
				while(cpm_inl(CPM_CPCSR) & 1);

				clk->rate = parentclk->rate;
				get_clk_from_id(CLK_ID_L2CLK)->rate = parentclk->rate / (l2div + 1);
			}

		}
#else
		{
			unsigned int prev_rate = clk->rate;
			struct clk_notify_data dn;
			dn.current_rate = prev_rate;
			dn.target_rate = rate;
			ret = cclk_set_rate_nopll(clk,rate,parentclk,cpccr);
			spin_unlock_irqrestore(&cpm_cpccr_lock,flags);

			jz_notifier_call(JZ_CLK_CHANGING,&dn);
			jz_notifier_call(JZ_CLK_CHANGED,NULL);

			spin_lock_irqsave(&cpm_cpccr_lock,flags);
		}
#endif
		break;
	default:
		printk("no support set %s clk!\n",clk->name);

	}
	spin_unlock_irqrestore(&cpm_cpccr_lock,flags);
	return ret;
}
static unsigned long cpccr_get_rate(struct clk *clk)
{
	int sel,select[4] = {0,CLK_ID_SCLKA,CLK_ID_MPLL,0};
	unsigned long cpccr = cpm_inl(CPM_CPCCR);
	unsigned int rate;
	int v;
	if(CLK_CPCCR_NO(clk->flags) == SCLKA)
	{
		int clka_sel[4] = {0,CLK_ID_APLL,CLK_ID_EXT1,0};
		sel = cpm_inl(CPM_CPCCR) >> 30;
		if(clka_sel[sel] == 0) {
			rate = 0;
			clk->flags &= ~CLK_FLG_ENABLE;
		}else {
			clk->parent = get_clk_from_id(clka_sel[sel]);
			rate = clk->parent->rate;
			clk->flags |= CLK_FLG_ENABLE;
		}

	}else{

		v = (cpccr >> cpccr_clks[CLK_CPCCR_NO(clk->flags)].off) & 0xf;
		sel = (cpccr >> (cpccr_clks[CLK_CPCCR_NO(clk->flags)].sel)) & 0x3;
		rate = get_clk_from_id(select[sel])->rate;
		rate = rate / (v + 1);
	}
	return rate;
}
static struct clk_ops clk_cpccr_ops = {
	.get_rate = cpccr_get_rate,
	.set_rate = cpccr_set_rate,
};

void __init init_cpccr_clk(struct clk *clk)
{
	int sel,selector[4] = {0,CLK_ID_SCLKA,CLK_ID_MPLL,0};	//check
	unsigned long cpccr = cpm_inl(CPM_CPCCR);
	if(CLK_CPCCR_NO(clk->flags) != SCLKA) {
		sel = (cpccr >> cpccr_clks[CLK_CPCCR_NO(clk->flags)].sel) & 0x3;
		if(selector[sel] != 0) {
			clk->parent = get_clk_from_id(selector[sel]);
			clk->flags |= CLK_FLG_ENABLE;
		}else {
			clk->parent = NULL;
			clk->flags &= ~CLK_FLG_ENABLE;
		}
	}
	clk->rate = cpccr_get_rate(clk);
	clk->ops = &clk_cpccr_ops;
}
