INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/CS223_Lab1/CS223_Lab1.srcs/sources_1/new/full_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/CS223_Lab1/CS223_Lab1.srcs/sources_1/new/2_bit_fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_bit_fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/CS223_Lab1/CS223_Lab1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
