#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon May  2 16:05:36 2022
# Process ID: 7776
# Current directory: C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14008 C:\Users\yvvan\Documents\VSCLAB Research\Approximate Computing\mac_array_8x8\mac_array_8x8.xpr
# Log file: C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/vivado.log
# Journal file: C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 789.004 ; gain = 149.691
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: mac_array_8x8
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1383.668 ; gain = 173.840
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mac_array_8x8' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (1#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_unit' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_unit.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:64]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:64]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:65]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:65]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:66]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:66]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:67]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:67]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:74]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:74]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:75]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:75]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:76]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:76]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:77]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:77]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:84]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:84]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:85]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:85]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:86]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:86]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:87]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:87]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:94]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:94]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:95]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:95]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:96]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:96]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:97]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:97]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:100]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:100]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:101]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:101]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:102]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:102]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:103]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:103]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:104]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:104]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:105]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:105]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:106]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:106]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:107]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:107]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:110]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:110]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:111]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:111]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:112]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:112]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:113]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:113]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:114]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:114]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:115]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:115]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:116]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:116]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:117]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:117]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:120]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:120]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:121]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:121]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:122]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:122]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:123]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:123]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:124]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:124]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:125]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:125]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:126]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:126]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:127]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:127]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:130]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:130]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:131]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:131]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:132]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:132]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:133]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:133]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:134]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:134]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:135]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:135]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:136]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:136]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:137]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:137]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_8x8' (3#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1447.738 ; gain = 237.910
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1447.738 ; gain = 237.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1447.738 ; gain = 237.910
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1583.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:31 ; elapsed = 00:00:16 . Memory (MB): peak = 1662.090 ; gain = 452.262
12 Infos, 96 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 1662.090 ; gain = 836.375
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mac_array_8x8' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac_array_8x8_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_8x8
INFO: [VRFC 10-2458] undeclared symbol mac_aout15, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:64]
INFO: [VRFC 10-2458] undeclared symbol mac_wout15, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:64]
INFO: [VRFC 10-2458] undeclared symbol mac_aout16, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:65]
INFO: [VRFC 10-2458] undeclared symbol mac_wout16, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:65]
INFO: [VRFC 10-2458] undeclared symbol mac_aout17, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:66]
INFO: [VRFC 10-2458] undeclared symbol mac_wout17, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:66]
INFO: [VRFC 10-2458] undeclared symbol mac_aout18, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:67]
INFO: [VRFC 10-2458] undeclared symbol mac_wout18, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:67]
INFO: [VRFC 10-2458] undeclared symbol mac_aout25, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:74]
INFO: [VRFC 10-2458] undeclared symbol mac_wout25, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:74]
INFO: [VRFC 10-2458] undeclared symbol mac_aout26, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:75]
INFO: [VRFC 10-2458] undeclared symbol mac_wout26, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:75]
INFO: [VRFC 10-2458] undeclared symbol mac_aout27, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:76]
INFO: [VRFC 10-2458] undeclared symbol mac_wout27, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:76]
INFO: [VRFC 10-2458] undeclared symbol mac_aout28, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:77]
INFO: [VRFC 10-2458] undeclared symbol mac_wout28, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:77]
INFO: [VRFC 10-2458] undeclared symbol mac_aout35, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:84]
INFO: [VRFC 10-2458] undeclared symbol mac_wout35, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:84]
INFO: [VRFC 10-2458] undeclared symbol mac_aout36, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:85]
INFO: [VRFC 10-2458] undeclared symbol mac_wout36, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:85]
INFO: [VRFC 10-2458] undeclared symbol mac_aout37, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:86]
INFO: [VRFC 10-2458] undeclared symbol mac_wout37, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:86]
INFO: [VRFC 10-2458] undeclared symbol mac_aout38, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:87]
INFO: [VRFC 10-2458] undeclared symbol mac_wout38, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:87]
INFO: [VRFC 10-2458] undeclared symbol mac_aout45, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:94]
INFO: [VRFC 10-2458] undeclared symbol mac_wout45, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:94]
INFO: [VRFC 10-2458] undeclared symbol mac_aout46, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:95]
INFO: [VRFC 10-2458] undeclared symbol mac_wout46, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:95]
INFO: [VRFC 10-2458] undeclared symbol mac_aout47, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:96]
INFO: [VRFC 10-2458] undeclared symbol mac_wout47, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:96]
INFO: [VRFC 10-2458] undeclared symbol mac_aout48, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:97]
INFO: [VRFC 10-2458] undeclared symbol mac_wout48, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:97]
INFO: [VRFC 10-2458] undeclared symbol mac_aout51, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:100]
INFO: [VRFC 10-2458] undeclared symbol mac_wout51, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:100]
INFO: [VRFC 10-2458] undeclared symbol mac_aout52, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:101]
INFO: [VRFC 10-2458] undeclared symbol mac_wout52, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:101]
INFO: [VRFC 10-2458] undeclared symbol mac_aout53, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:102]
INFO: [VRFC 10-2458] undeclared symbol mac_wout53, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:102]
INFO: [VRFC 10-2458] undeclared symbol mac_aout54, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:103]
INFO: [VRFC 10-2458] undeclared symbol mac_wout54, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:103]
INFO: [VRFC 10-2458] undeclared symbol mac_aout55, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:104]
INFO: [VRFC 10-2458] undeclared symbol mac_wout55, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:104]
INFO: [VRFC 10-2458] undeclared symbol mac_aout56, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:105]
INFO: [VRFC 10-2458] undeclared symbol mac_wout56, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:105]
INFO: [VRFC 10-2458] undeclared symbol mac_aout57, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:106]
INFO: [VRFC 10-2458] undeclared symbol mac_wout57, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:106]
INFO: [VRFC 10-2458] undeclared symbol mac_aout58, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:107]
INFO: [VRFC 10-2458] undeclared symbol mac_wout58, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:107]
INFO: [VRFC 10-2458] undeclared symbol mac_aout61, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:110]
INFO: [VRFC 10-2458] undeclared symbol mac_wout61, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:110]
INFO: [VRFC 10-2458] undeclared symbol mac_aout62, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:111]
INFO: [VRFC 10-2458] undeclared symbol mac_wout62, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:111]
INFO: [VRFC 10-2458] undeclared symbol mac_aout63, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:112]
INFO: [VRFC 10-2458] undeclared symbol mac_wout63, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:112]
INFO: [VRFC 10-2458] undeclared symbol mac_aout64, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:113]
INFO: [VRFC 10-2458] undeclared symbol mac_wout64, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:113]
INFO: [VRFC 10-2458] undeclared symbol mac_aout65, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:114]
INFO: [VRFC 10-2458] undeclared symbol mac_wout65, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:114]
INFO: [VRFC 10-2458] undeclared symbol mac_aout66, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:115]
INFO: [VRFC 10-2458] undeclared symbol mac_wout66, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:115]
INFO: [VRFC 10-2458] undeclared symbol mac_aout67, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:116]
INFO: [VRFC 10-2458] undeclared symbol mac_wout67, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:116]
INFO: [VRFC 10-2458] undeclared symbol mac_aout68, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:117]
INFO: [VRFC 10-2458] undeclared symbol mac_wout68, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:117]
INFO: [VRFC 10-2458] undeclared symbol mac_aout71, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:120]
INFO: [VRFC 10-2458] undeclared symbol mac_wout71, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:120]
INFO: [VRFC 10-2458] undeclared symbol mac_aout72, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:121]
INFO: [VRFC 10-2458] undeclared symbol mac_wout72, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:121]
INFO: [VRFC 10-2458] undeclared symbol mac_aout73, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:122]
INFO: [VRFC 10-2458] undeclared symbol mac_wout73, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:122]
INFO: [VRFC 10-2458] undeclared symbol mac_aout74, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:123]
INFO: [VRFC 10-2458] undeclared symbol mac_wout74, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:123]
INFO: [VRFC 10-2458] undeclared symbol mac_aout75, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:124]
INFO: [VRFC 10-2458] undeclared symbol mac_wout75, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:124]
INFO: [VRFC 10-2458] undeclared symbol mac_aout76, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:125]
INFO: [VRFC 10-2458] undeclared symbol mac_wout76, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:125]
INFO: [VRFC 10-2458] undeclared symbol mac_aout77, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:126]
INFO: [VRFC 10-2458] undeclared symbol mac_wout77, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:126]
INFO: [VRFC 10-2458] undeclared symbol mac_aout78, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:127]
INFO: [VRFC 10-2458] undeclared symbol mac_wout78, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:127]
INFO: [VRFC 10-2458] undeclared symbol mac_aout81, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:130]
INFO: [VRFC 10-2458] undeclared symbol mac_wout81, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:130]
INFO: [VRFC 10-2458] undeclared symbol mac_aout82, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:131]
INFO: [VRFC 10-2458] undeclared symbol mac_wout82, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:131]
INFO: [VRFC 10-2458] undeclared symbol mac_aout83, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:132]
INFO: [VRFC 10-2458] undeclared symbol mac_wout83, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:132]
INFO: [VRFC 10-2458] undeclared symbol mac_aout84, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:133]
INFO: [VRFC 10-2458] undeclared symbol mac_wout84, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:133]
INFO: [VRFC 10-2458] undeclared symbol mac_aout85, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:134]
INFO: [VRFC 10-2458] undeclared symbol mac_wout85, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:134]
INFO: [VRFC 10-2458] undeclared symbol mac_aout86, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:135]
INFO: [VRFC 10-2458] undeclared symbol mac_wout86, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:135]
INFO: [VRFC 10-2458] undeclared symbol mac_aout87, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:136]
INFO: [VRFC 10-2458] undeclared symbol mac_wout87, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:136]
INFO: [VRFC 10-2458] undeclared symbol mac_aout88, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:137]
INFO: [VRFC 10-2458] undeclared symbol mac_wout88, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:137]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.sim/sim_1/behav/xsim'
"xelab -wto 0786cb848fc04f2cb3f1baca3977281d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_8x8_behav xil_defaultlib.mac_array_8x8 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0786cb848fc04f2cb3f1baca3977281d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_8x8_behav xil_defaultlib.mac_array_8x8 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'aout' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:64]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:65]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:66]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:67]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'win' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:75]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:76]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:77]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'win' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:84]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:85]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:86]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:87]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'win' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:94]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:95]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:96]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:97]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'aout' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:100]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:101]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:102]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:103]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:104]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:105]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:106]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:107]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'win' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:111]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:112]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:114]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:115]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:116]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:117]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'win' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:120]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:121]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:122]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:123]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:124]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:125]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:126]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:127]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'win' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:130]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:131]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:132]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:133]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:134]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:135]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:136]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:137]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.register(WORD_SIZE=17)
Compiling module xil_defaultlib.mac_unit
Compiling module xil_defaultlib.mac_array_8x8
Compiling module xil_defaultlib.glbl
Built simulation snapshot mac_array_8x8_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/yvvan/Documents/VSCLAB -notrace
couldn't read file "C:/Users/yvvan/Documents/VSCLAB": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon May  2 17:10:48 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1767.332 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac_array_8x8_behav -key {Behavioral:sim_1:Functional:mac_array_8x8} -tclbatch {mac_array_8x8.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source mac_array_8x8.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac_array_8x8_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1786.039 ; gain = 18.707
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: mac_array_8x8
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1861.672 ; gain = 9.250
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mac_array_8x8' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (1#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_unit' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_unit.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:64]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:64]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:65]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:65]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:66]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:66]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:67]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:67]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:74]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:74]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:75]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:75]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:76]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:76]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:77]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:77]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:84]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:84]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:85]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:85]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:86]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:86]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:87]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:87]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:94]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:94]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:95]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:95]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:96]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:96]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:97]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:97]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:100]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:100]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:101]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:101]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:102]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:102]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:103]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:103]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:104]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:104]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:105]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:105]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:106]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:106]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:107]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:107]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:110]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:110]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:111]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:111]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:112]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:112]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:113]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:113]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:114]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:114]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:115]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:115]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:116]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:116]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:117]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:117]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:120]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:120]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:121]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:121]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:122]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:122]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:123]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:123]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:124]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:124]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:125]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:125]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:126]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:126]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:127]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:127]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:130]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:130]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:131]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:131]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:132]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:132]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:133]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:133]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:134]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:134]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:135]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:135]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:136]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:136]
WARNING: [Synth 8-689] width (1) of port connection 'aout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:137]
WARNING: [Synth 8-689] width (1) of port connection 'wout' does not match port width (8) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:137]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_8x8' (3#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1861.703 ; gain = 9.281
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1868.891 ; gain = 16.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1868.891 ; gain = 16.469
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2000.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2000.801 ; gain = 148.379
11 Infos, 96 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2000.801 ; gain = 148.379
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mac_array_8x8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac_array_8x8_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sim_1/new/mac_array_8x8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_8x8_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.sim/sim_1/behav/xsim'
"xelab -wto 0786cb848fc04f2cb3f1baca3977281d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_8x8_tb_behav xil_defaultlib.mac_array_8x8_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0786cb848fc04f2cb3f1baca3977281d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_8x8_tb_behav xil_defaultlib.mac_array_8x8_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'aout' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:64]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:65]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:66]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:67]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'win' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:75]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:76]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:77]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'win' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:84]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:85]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:86]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:87]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'win' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:94]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:95]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:96]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:97]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'aout' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:100]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:101]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:102]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:103]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:104]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:105]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:106]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:107]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'win' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:111]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:112]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:114]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:115]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:116]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:117]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'win' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:120]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:121]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:122]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:123]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:124]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:125]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:126]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:127]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'win' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:130]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:131]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:132]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:133]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:134]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:135]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:136]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:137]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.register(WORD_SIZE=17)
Compiling module xil_defaultlib.mac_unit
Compiling module xil_defaultlib.mac_array_8x8
Compiling module xil_defaultlib.mac_array_8x8_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mac_array_8x8_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/yvvan/Documents/VSCLAB -notrace
couldn't read file "C:/Users/yvvan/Documents/VSCLAB": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon May  2 17:13:21 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2000.801 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac_array_8x8_tb_behav -key {Behavioral:sim_1:Functional:mac_array_8x8_tb} -tclbatch {mac_array_8x8_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source mac_array_8x8_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac_array_8x8_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2000.801 ; gain = 0.000
save_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse {{C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8_tb_behav.wcfg}}
set_property xsim.view {{C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8_tb_behav.wcfg}} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mac_array_8x8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac_array_8x8_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_8x8
INFO: [VRFC 10-2458] undeclared symbol mac_aout15, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:64]
INFO: [VRFC 10-2458] undeclared symbol mac_wout15, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:64]
INFO: [VRFC 10-2458] undeclared symbol mac_aout16, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:65]
INFO: [VRFC 10-2458] undeclared symbol mac_wout16, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:65]
INFO: [VRFC 10-2458] undeclared symbol mac_aout17, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:66]
INFO: [VRFC 10-2458] undeclared symbol mac_wout17, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:66]
INFO: [VRFC 10-2458] undeclared symbol mac_aout18, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:67]
INFO: [VRFC 10-2458] undeclared symbol mac_wout18, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:67]
INFO: [VRFC 10-2458] undeclared symbol mac_aout25, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:74]
INFO: [VRFC 10-2458] undeclared symbol mac_wout25, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:74]
INFO: [VRFC 10-2458] undeclared symbol mac_aout26, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:75]
INFO: [VRFC 10-2458] undeclared symbol mac_wout26, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:75]
INFO: [VRFC 10-2458] undeclared symbol mac_aout27, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:76]
INFO: [VRFC 10-2458] undeclared symbol mac_wout27, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:76]
INFO: [VRFC 10-2458] undeclared symbol mac_aout28, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:77]
INFO: [VRFC 10-2458] undeclared symbol mac_wout28, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:77]
INFO: [VRFC 10-2458] undeclared symbol mac_aout35, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:84]
INFO: [VRFC 10-2458] undeclared symbol mac_wout35, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:84]
INFO: [VRFC 10-2458] undeclared symbol mac_aout36, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:85]
INFO: [VRFC 10-2458] undeclared symbol mac_wout36, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:85]
INFO: [VRFC 10-2458] undeclared symbol mac_aout37, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:86]
INFO: [VRFC 10-2458] undeclared symbol mac_wout37, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:86]
INFO: [VRFC 10-2458] undeclared symbol mac_aout38, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:87]
INFO: [VRFC 10-2458] undeclared symbol mac_wout38, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:87]
INFO: [VRFC 10-2458] undeclared symbol mac_aout45, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:94]
INFO: [VRFC 10-2458] undeclared symbol mac_wout45, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:94]
INFO: [VRFC 10-2458] undeclared symbol mac_aout46, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:95]
INFO: [VRFC 10-2458] undeclared symbol mac_wout46, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:95]
INFO: [VRFC 10-2458] undeclared symbol mac_aout47, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:96]
INFO: [VRFC 10-2458] undeclared symbol mac_wout47, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:96]
INFO: [VRFC 10-2458] undeclared symbol mac_aout48, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:97]
INFO: [VRFC 10-2458] undeclared symbol mac_wout48, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:97]
INFO: [VRFC 10-2458] undeclared symbol mac_aout51, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:100]
INFO: [VRFC 10-2458] undeclared symbol mac_wout51, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:100]
INFO: [VRFC 10-2458] undeclared symbol mac_aout52, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:101]
INFO: [VRFC 10-2458] undeclared symbol mac_wout52, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:101]
INFO: [VRFC 10-2458] undeclared symbol mac_aout53, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:102]
INFO: [VRFC 10-2458] undeclared symbol mac_wout53, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:102]
INFO: [VRFC 10-2458] undeclared symbol mac_aout54, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:103]
INFO: [VRFC 10-2458] undeclared symbol mac_wout54, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:103]
INFO: [VRFC 10-2458] undeclared symbol mac_aout55, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:104]
INFO: [VRFC 10-2458] undeclared symbol mac_wout55, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:104]
INFO: [VRFC 10-2458] undeclared symbol mac_aout56, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:105]
INFO: [VRFC 10-2458] undeclared symbol mac_wout56, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:105]
INFO: [VRFC 10-2458] undeclared symbol mac_aout57, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:106]
INFO: [VRFC 10-2458] undeclared symbol mac_wout57, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:106]
INFO: [VRFC 10-2458] undeclared symbol mac_aout58, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:107]
INFO: [VRFC 10-2458] undeclared symbol mac_wout58, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:107]
INFO: [VRFC 10-2458] undeclared symbol mac_aout61, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:110]
INFO: [VRFC 10-2458] undeclared symbol mac_wout61, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:110]
INFO: [VRFC 10-2458] undeclared symbol mac_aout62, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:111]
INFO: [VRFC 10-2458] undeclared symbol mac_wout62, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:111]
INFO: [VRFC 10-2458] undeclared symbol mac_aout63, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:112]
INFO: [VRFC 10-2458] undeclared symbol mac_wout63, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:112]
INFO: [VRFC 10-2458] undeclared symbol mac_aout64, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:113]
INFO: [VRFC 10-2458] undeclared symbol mac_wout64, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:113]
INFO: [VRFC 10-2458] undeclared symbol mac_aout65, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:114]
INFO: [VRFC 10-2458] undeclared symbol mac_wout65, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:114]
INFO: [VRFC 10-2458] undeclared symbol mac_aout66, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:115]
INFO: [VRFC 10-2458] undeclared symbol mac_wout66, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:115]
INFO: [VRFC 10-2458] undeclared symbol mac_aout67, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:116]
INFO: [VRFC 10-2458] undeclared symbol mac_wout67, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:116]
INFO: [VRFC 10-2458] undeclared symbol mac_aout68, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:117]
INFO: [VRFC 10-2458] undeclared symbol mac_wout68, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:117]
INFO: [VRFC 10-2458] undeclared symbol mac_aout71, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:120]
INFO: [VRFC 10-2458] undeclared symbol mac_wout71, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:120]
INFO: [VRFC 10-2458] undeclared symbol mac_aout72, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:121]
INFO: [VRFC 10-2458] undeclared symbol mac_wout72, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:121]
INFO: [VRFC 10-2458] undeclared symbol mac_aout73, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:122]
INFO: [VRFC 10-2458] undeclared symbol mac_wout73, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:122]
INFO: [VRFC 10-2458] undeclared symbol mac_aout74, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:123]
INFO: [VRFC 10-2458] undeclared symbol mac_wout74, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:123]
INFO: [VRFC 10-2458] undeclared symbol mac_aout75, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:124]
INFO: [VRFC 10-2458] undeclared symbol mac_wout75, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:124]
INFO: [VRFC 10-2458] undeclared symbol mac_aout76, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:125]
INFO: [VRFC 10-2458] undeclared symbol mac_wout76, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:125]
INFO: [VRFC 10-2458] undeclared symbol mac_aout77, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:126]
INFO: [VRFC 10-2458] undeclared symbol mac_wout77, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:126]
INFO: [VRFC 10-2458] undeclared symbol mac_aout78, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:127]
INFO: [VRFC 10-2458] undeclared symbol mac_wout78, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:127]
INFO: [VRFC 10-2458] undeclared symbol mac_aout81, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:130]
INFO: [VRFC 10-2458] undeclared symbol mac_wout81, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:130]
INFO: [VRFC 10-2458] undeclared symbol mac_aout82, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:131]
INFO: [VRFC 10-2458] undeclared symbol mac_wout82, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:131]
INFO: [VRFC 10-2458] undeclared symbol mac_aout83, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:132]
INFO: [VRFC 10-2458] undeclared symbol mac_wout83, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:132]
INFO: [VRFC 10-2458] undeclared symbol mac_aout84, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:133]
INFO: [VRFC 10-2458] undeclared symbol mac_wout84, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:133]
INFO: [VRFC 10-2458] undeclared symbol mac_aout85, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:134]
INFO: [VRFC 10-2458] undeclared symbol mac_wout85, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:134]
INFO: [VRFC 10-2458] undeclared symbol mac_aout86, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:135]
INFO: [VRFC 10-2458] undeclared symbol mac_wout86, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:135]
INFO: [VRFC 10-2458] undeclared symbol mac_aout87, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:136]
INFO: [VRFC 10-2458] undeclared symbol mac_wout87, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:136]
INFO: [VRFC 10-2458] undeclared symbol mac_aout88, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:137]
INFO: [VRFC 10-2458] undeclared symbol mac_wout88, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:137]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sim_1/new/mac_array_8x8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_8x8_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.sim/sim_1/behav/xsim'
"xelab -wto 0786cb848fc04f2cb3f1baca3977281d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_8x8_tb_behav xil_defaultlib.mac_array_8x8_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0786cb848fc04f2cb3f1baca3977281d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_8x8_tb_behav xil_defaultlib.mac_array_8x8_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'aout' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:64]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:65]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:66]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:67]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'win' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:75]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:76]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:77]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'win' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:84]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:85]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:86]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:87]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'win' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:94]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:95]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:96]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:97]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'aout' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:100]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:101]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:102]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:103]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:104]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:105]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:106]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:107]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'win' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:111]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:112]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:114]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:115]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:116]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:117]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'win' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:120]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:121]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:122]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:123]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:124]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:125]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:126]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:127]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'win' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:130]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:131]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:132]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:133]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:134]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:135]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:136]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:137]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.register(WORD_SIZE=17)
Compiling module xil_defaultlib.mac_unit
Compiling module xil_defaultlib.mac_array_8x8
Compiling module xil_defaultlib.mac_array_8x8_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mac_array_8x8_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2000.801 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac_array_8x8_tb_behav -key {Behavioral:sim_1:Functional:mac_array_8x8_tb} -tclbatch {mac_array_8x8_tb.tcl} -view {{C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8_tb_behav.wcfg}
open_wave_config: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2000.801 ; gain = 0.000
source mac_array_8x8_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 700 ns : File "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sim_1/new/mac_array_8x8_tb.v" Line 181
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2000.801 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac_array_8x8_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 2000.801 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mac_array_8x8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac_array_8x8_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.sim/sim_1/behav/xsim'
"xelab -wto 0786cb848fc04f2cb3f1baca3977281d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_8x8_tb_behav xil_defaultlib.mac_array_8x8_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0786cb848fc04f2cb3f1baca3977281d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_8x8_tb_behav xil_defaultlib.mac_array_8x8_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'aout' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:64]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:65]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:66]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:67]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'win' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:75]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:76]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:77]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'win' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:84]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:85]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:86]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:87]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'win' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:94]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:95]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:96]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:97]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'aout' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:100]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:101]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:102]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:103]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:104]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:105]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:106]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:107]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'win' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:111]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:112]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:114]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:115]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:116]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:117]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'win' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:120]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:121]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:122]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:123]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:124]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:125]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:126]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:127]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'win' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:130]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:131]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:132]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:133]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:134]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:135]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:136]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:137]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2000.801 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac_array_8x8_tb_behav -key {Behavioral:sim_1:Functional:mac_array_8x8_tb} -tclbatch {mac_array_8x8_tb.tcl} -view {{C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8_tb_behav.wcfg}
open_wave_config: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2000.801 ; gain = 0.000
source mac_array_8x8_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 700 ns : File "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sim_1/new/mac_array_8x8_tb.v" Line 181
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2000.801 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac_array_8x8_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2000.801 ; gain = 0.000
save_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mac_array_8x8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac_array_8x8_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.sim/sim_1/behav/xsim'
"xelab -wto 0786cb848fc04f2cb3f1baca3977281d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_8x8_tb_behav xil_defaultlib.mac_array_8x8_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0786cb848fc04f2cb3f1baca3977281d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_8x8_tb_behav xil_defaultlib.mac_array_8x8_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'aout' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:64]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:65]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:66]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:67]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'win' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:75]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:76]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:77]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'win' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:84]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:85]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:86]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:87]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'win' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:94]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:95]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:96]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:97]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'aout' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:100]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:101]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:102]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:103]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:104]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:105]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:106]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:107]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'win' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:111]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:112]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:114]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:115]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:116]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:117]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'win' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:120]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:121]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:122]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:123]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:124]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:125]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:126]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:127]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'win' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:130]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:131]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:132]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:133]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:134]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:135]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:136]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ain' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:137]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2000.801 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac_array_8x8_tb_behav -key {Behavioral:sim_1:Functional:mac_array_8x8_tb} -tclbatch {mac_array_8x8_tb.tcl} -view {{C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8_tb_behav.wcfg}
open_wave_config: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2000.801 ; gain = 0.000
source mac_array_8x8_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 700 ns : File "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sim_1/new/mac_array_8x8_tb.v" Line 181
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2000.801 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac_array_8x8_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2000.801 ; gain = 0.000
save_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
WARNING: [Synth 8-976] mac_wout16 has already been declared [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:58]
WARNING: [Synth 8-2654] second declaration of mac_wout16 ignored [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:58]
INFO: [Synth 8-6826] previous declaration of 'mac_wout16' is from here [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:58]
WARNING: [Synth 8-976] mac_wout26 has already been declared [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:59]
WARNING: [Synth 8-2654] second declaration of mac_wout26 ignored [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:59]
INFO: [Synth 8-6826] previous declaration of 'mac_wout26' is from here [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:59]
WARNING: [Synth 8-976] mac_wout36 has already been declared [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:60]
WARNING: [Synth 8-2654] second declaration of mac_wout36 ignored [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:60]
INFO: [Synth 8-6826] previous declaration of 'mac_wout36' is from here [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:60]
WARNING: [Synth 8-976] mac_wout46 has already been declared [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:61]
WARNING: [Synth 8-2654] second declaration of mac_wout46 ignored [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:61]
INFO: [Synth 8-6826] previous declaration of 'mac_wout46' is from here [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:61]
WARNING: [Synth 8-976] mac_wout56 has already been declared [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:62]
WARNING: [Synth 8-2654] second declaration of mac_wout56 ignored [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:62]
INFO: [Synth 8-6826] previous declaration of 'mac_wout56' is from here [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:62]
WARNING: [Synth 8-976] mac_wout66 has already been declared [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:63]
WARNING: [Synth 8-2654] second declaration of mac_wout66 ignored [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:63]
INFO: [Synth 8-6826] previous declaration of 'mac_wout66' is from here [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:63]
WARNING: [Synth 8-976] mac_wout76 has already been declared [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:64]
WARNING: [Synth 8-2654] second declaration of mac_wout76 ignored [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:64]
INFO: [Synth 8-6826] previous declaration of 'mac_wout76' is from here [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:64]
WARNING: [Synth 8-976] mac_wout86 has already been declared [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:65]
WARNING: [Synth 8-2654] second declaration of mac_wout86 ignored [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:65]
INFO: [Synth 8-6826] previous declaration of 'mac_wout86' is from here [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:65]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2000.801 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mac_array_8x8' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (1#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_unit' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_8x8' (3#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2000.801 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2000.801 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2000.801 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2227.262 ; gain = 226.461
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mac_array_8x8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac_array_8x8_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_8x8
ERROR: [VRFC 10-2934] 'mac_wout16' is already declared [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:58]
ERROR: [VRFC 10-3703] second declaration of 'mac_wout16' ignored [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:58]
ERROR: [VRFC 10-2934] 'mac_wout26' is already declared [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:59]
ERROR: [VRFC 10-3703] second declaration of 'mac_wout26' ignored [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:59]
ERROR: [VRFC 10-2934] 'mac_wout36' is already declared [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:60]
ERROR: [VRFC 10-3703] second declaration of 'mac_wout36' ignored [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:60]
ERROR: [VRFC 10-2934] 'mac_wout46' is already declared [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:61]
ERROR: [VRFC 10-3703] second declaration of 'mac_wout46' ignored [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:61]
ERROR: [VRFC 10-2934] 'mac_wout56' is already declared [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:62]
ERROR: [VRFC 10-3703] second declaration of 'mac_wout56' ignored [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:62]
ERROR: [VRFC 10-2934] 'mac_wout66' is already declared [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:63]
ERROR: [VRFC 10-3703] second declaration of 'mac_wout66' ignored [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:63]
ERROR: [VRFC 10-2934] 'mac_wout76' is already declared [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:64]
ERROR: [VRFC 10-3703] second declaration of 'mac_wout76' ignored [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:64]
ERROR: [VRFC 10-2934] 'mac_wout86' is already declared [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:65]
ERROR: [VRFC 10-3703] second declaration of 'mac_wout86' ignored [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:65]
ERROR: [VRFC 10-2865] module 'mac_array_8x8' ignored due to previous errors [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mac_array_8x8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac_array_8x8_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_8x8
ERROR: [VRFC 10-2934] 'mac_wout16' is already declared [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:58]
ERROR: [VRFC 10-3703] second declaration of 'mac_wout16' ignored [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:58]
ERROR: [VRFC 10-2934] 'mac_wout26' is already declared [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:59]
ERROR: [VRFC 10-3703] second declaration of 'mac_wout26' ignored [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:59]
ERROR: [VRFC 10-2934] 'mac_wout36' is already declared [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:60]
ERROR: [VRFC 10-3703] second declaration of 'mac_wout36' ignored [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:60]
ERROR: [VRFC 10-2934] 'mac_wout46' is already declared [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:61]
ERROR: [VRFC 10-3703] second declaration of 'mac_wout46' ignored [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:61]
ERROR: [VRFC 10-2934] 'mac_wout56' is already declared [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:62]
ERROR: [VRFC 10-3703] second declaration of 'mac_wout56' ignored [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:62]
ERROR: [VRFC 10-2934] 'mac_wout66' is already declared [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:63]
ERROR: [VRFC 10-3703] second declaration of 'mac_wout66' ignored [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:63]
ERROR: [VRFC 10-2934] 'mac_wout76' is already declared [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:64]
ERROR: [VRFC 10-3703] second declaration of 'mac_wout76' ignored [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:64]
ERROR: [VRFC 10-2934] 'mac_wout86' is already declared [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:65]
ERROR: [VRFC 10-3703] second declaration of 'mac_wout86' ignored [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:65]
ERROR: [VRFC 10-2865] module 'mac_array_8x8' ignored due to previous errors [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2254.840 ; gain = 23.242
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mac_array_8x8' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (1#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_unit' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_8x8' (3#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2256.215 ; gain = 24.617
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2280.117 ; gain = 48.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2280.117 ; gain = 48.520
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2280.117 ; gain = 48.520
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mac_array_8x8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac_array_8x8_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_8x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sim_1/new/mac_array_8x8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_8x8_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.sim/sim_1/behav/xsim'
"xelab -wto 0786cb848fc04f2cb3f1baca3977281d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_8x8_tb_behav xil_defaultlib.mac_array_8x8_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0786cb848fc04f2cb3f1baca3977281d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_8x8_tb_behav xil_defaultlib.mac_array_8x8_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.register(WORD_SIZE=17)
Compiling module xil_defaultlib.mac_unit
Compiling module xil_defaultlib.mac_array_8x8
Compiling module xil_defaultlib.mac_array_8x8_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mac_array_8x8_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac_array_8x8_tb_behav -key {Behavioral:sim_1:Functional:mac_array_8x8_tb} -tclbatch {mac_array_8x8_tb.tcl} -view {{C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8_tb_behav.wcfg}
open_wave_config: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2280.117 ; gain = 0.000
source mac_array_8x8_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 700 ns : File "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sim_1/new/mac_array_8x8_tb.v" Line 181
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2280.117 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac_array_8x8_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2280.117 ; gain = 0.000
save_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: mac_array_8x8
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2280.117 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mac_array_8x8' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (1#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_unit' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_8x8' (3#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2280.117 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2280.117 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2280.117 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2280.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2280.117 ; gain = 0.000
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2280.117 ; gain = 0.000
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mac_array_8x8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac_array_8x8_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_array_8x8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_8x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/mac_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sim_1/new/mac_array_8x8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_8x8_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.sim/sim_1/behav/xsim'
"xelab -wto 0786cb848fc04f2cb3f1baca3977281d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_8x8_tb_behav xil_defaultlib.mac_array_8x8_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0786cb848fc04f2cb3f1baca3977281d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_8x8_tb_behav xil_defaultlib.mac_array_8x8_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.register(WORD_SIZE=17)
Compiling module xil_defaultlib.mac_unit
Compiling module xil_defaultlib.mac_array_8x8
Compiling module xil_defaultlib.mac_array_8x8_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mac_array_8x8_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac_array_8x8_tb_behav -key {Behavioral:sim_1:Functional:mac_array_8x8_tb} -tclbatch {mac_array_8x8_tb.tcl} -view {{C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8_tb_behav.wcfg}
open_wave_config: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2280.117 ; gain = 0.000
source mac_array_8x8_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 700 ns : File "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8.srcs/sim_1/new/mac_array_8x8_tb.v" Line 181
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2280.117 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac_array_8x8_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2280.117 ; gain = 0.000
save_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_8x8/mac_array_8x8_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon May  2 21:11:13 2022...
