<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p825" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_825{left:768px;bottom:68px;letter-spacing:0.1px;}
#t2_825{left:813px;bottom:68px;letter-spacing:0.12px;}
#t3_825{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_825{left:70px;bottom:1084px;letter-spacing:-0.09px;}
#t5_825{left:156px;bottom:1084px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t6_825{left:70px;bottom:1060px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t7_825{left:70px;bottom:1043px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t8_825{left:70px;bottom:1027px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t9_825{left:70px;bottom:1010px;letter-spacing:-0.15px;word-spacing:-1.13px;}
#ta_825{left:70px;bottom:993px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tb_825{left:70px;bottom:969px;letter-spacing:-0.17px;word-spacing:-0.91px;}
#tc_825{left:70px;bottom:952px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#td_825{left:70px;bottom:935px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#te_825{left:70px;bottom:885px;letter-spacing:-0.09px;}
#tf_825{left:156px;bottom:885px;letter-spacing:-0.11px;}
#tg_825{left:70px;bottom:861px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#th_825{left:70px;bottom:836px;letter-spacing:-0.14px;}
#ti_825{left:96px;bottom:836px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tj_825{left:70px;bottom:812px;letter-spacing:-0.14px;}
#tk_825{left:96px;bottom:812px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tl_825{left:70px;bottom:787px;letter-spacing:-0.14px;}
#tm_825{left:96px;bottom:787px;letter-spacing:-0.17px;word-spacing:-0.59px;}
#tn_825{left:96px;bottom:771px;letter-spacing:-0.41px;}
#to_825{left:70px;bottom:746px;letter-spacing:-0.14px;}
#tp_825{left:96px;bottom:746px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tq_825{left:96px;bottom:729px;letter-spacing:-0.15px;}
#tr_825{left:70px;bottom:705px;letter-spacing:-0.14px;}
#ts_825{left:96px;bottom:705px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tt_825{left:70px;bottom:680px;letter-spacing:-0.14px;}
#tu_825{left:96px;bottom:680px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tv_825{left:96px;bottom:664px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tw_825{left:70px;bottom:639px;letter-spacing:-0.14px;}
#tx_825{left:96px;bottom:639px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ty_825{left:96px;bottom:622px;letter-spacing:-0.14px;word-spacing:-1.02px;}
#tz_825{left:96px;bottom:606px;letter-spacing:-0.12px;word-spacing:-0.51px;}
#t10_825{left:70px;bottom:581px;letter-spacing:-0.13px;}
#t11_825{left:96px;bottom:581px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t12_825{left:70px;bottom:535px;letter-spacing:0.13px;}
#t13_825{left:156px;bottom:535px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t14_825{left:70px;bottom:511px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t15_825{left:70px;bottom:494px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t16_825{left:359px;bottom:460px;letter-spacing:0.12px;word-spacing:0.02px;}
#t17_825{left:454px;bottom:460px;letter-spacing:0.12px;word-spacing:0.03px;}
#t18_825{left:75px;bottom:441px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t19_825{left:170px;bottom:441px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t1a_825{left:307px;bottom:441px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1b_825{left:420px;bottom:441px;letter-spacing:-0.12px;}
#t1c_825{left:75px;bottom:418px;letter-spacing:-0.11px;}
#t1d_825{left:420px;bottom:418px;letter-spacing:-0.11px;word-spacing:-0.6px;}
#t1e_825{left:420px;bottom:401px;letter-spacing:-0.11px;}
#t1f_825{left:170px;bottom:378px;letter-spacing:-0.11px;}
#t1g_825{left:304px;bottom:378px;letter-spacing:-0.15px;}
#t1h_825{left:304px;bottom:361px;letter-spacing:-0.15px;}
#t1i_825{left:420px;bottom:378px;letter-spacing:-0.12px;}
#t1j_825{left:170px;bottom:338px;letter-spacing:-0.11px;word-spacing:-0.6px;}
#t1k_825{left:170px;bottom:322px;letter-spacing:-0.14px;}
#t1l_825{left:304px;bottom:338px;letter-spacing:-0.12px;}
#t1m_825{left:304px;bottom:317px;letter-spacing:-0.12px;}
#t1n_825{left:420px;bottom:338px;letter-spacing:-0.12px;}
#t1o_825{left:420px;bottom:322px;letter-spacing:-0.12px;}
#t1p_825{left:420px;bottom:305px;letter-spacing:-0.12px;}
#t1q_825{left:170px;bottom:282px;letter-spacing:-0.12px;}
#t1r_825{left:304px;bottom:282px;letter-spacing:-0.13px;}
#t1s_825{left:420px;bottom:282px;letter-spacing:-0.13px;}
#t1t_825{left:170px;bottom:259px;letter-spacing:-0.13px;}
#t1u_825{left:304px;bottom:237px;letter-spacing:-0.12px;}
#t1v_825{left:321px;bottom:216px;letter-spacing:-0.14px;word-spacing:-0.01px;}
#t1w_825{left:321px;bottom:195px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1x_825{left:321px;bottom:173px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1y_825{left:420px;bottom:259px;letter-spacing:-0.12px;}
#t1z_825{left:420px;bottom:237px;letter-spacing:-0.12px;}
#t20_825{left:420px;bottom:216px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t21_825{left:420px;bottom:195px;letter-spacing:-0.12px;}
#t22_825{left:420px;bottom:173px;letter-spacing:-0.12px;}
#t23_825{left:170px;bottom:150px;letter-spacing:-0.12px;}
#t24_825{left:304px;bottom:150px;letter-spacing:-0.13px;}
#t25_825{left:420px;bottom:150px;letter-spacing:-0.13px;}

.s1_825{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_825{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_825{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_825{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_825{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_825{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s7_825{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts825" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg825Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg825" style="-webkit-user-select: none;"><object width="935" height="1210" data="825/825.svg" type="image/svg+xml" id="pdf825" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_825" class="t s1_825">Vol. 3B </span><span id="t2_825" class="t s1_825">20-111 </span>
<span id="t3_825" class="t s2_825">PERFORMANCE MONITORING </span>
<span id="t4_825" class="t s3_825">20.6.3.4 </span><span id="t5_825" class="t s3_825">Debug Store (DS) Mechanism </span>
<span id="t6_825" class="t s4_825">The debug store (DS) mechanism was introduced with processors based on Intel NetBurst microarchitecture to </span>
<span id="t7_825" class="t s4_825">allow various types of information to be collected in memory-resident buffers for use in debugging and tuning </span>
<span id="t8_825" class="t s4_825">programs. The DS mechanism can be used to collect two types of information: branch records and processor </span>
<span id="t9_825" class="t s4_825">event-based sampling (PEBS) records. The availability of the DS mechanism in a processor is indicated with the DS </span>
<span id="ta_825" class="t s4_825">feature flag (bit 21) returned by the CPUID instruction. </span>
<span id="tb_825" class="t s4_825">See Section 18.4.5, “Branch Trace Store (BTS),” and Section 20.6.3.8, “Processor Event-Based Sampling (PEBS),” </span>
<span id="tc_825" class="t s4_825">for a description of these facilities. Records collected with the DS mechanism are saved in the DS save area. See </span>
<span id="td_825" class="t s4_825">Section 18.4.9, “BTS and DS Save Area.” </span>
<span id="te_825" class="t s3_825">20.6.3.5 </span><span id="tf_825" class="t s3_825">Programming the Performance Counters for Non-Retirement Events </span>
<span id="tg_825" class="t s4_825">The basic steps to program a performance counter and to count events include the following: </span>
<span id="th_825" class="t s4_825">1. </span><span id="ti_825" class="t s4_825">Select the event or events to be counted. </span>
<span id="tj_825" class="t s4_825">2. </span><span id="tk_825" class="t s4_825">For each event, select an ESCR that supports the event. </span>
<span id="tl_825" class="t s4_825">3. </span><span id="tm_825" class="t s4_825">Match the CCCR Select value and ESCR name to a value listed in Table 20-86; select a CCCR and performance </span>
<span id="tn_825" class="t s4_825">counter. </span>
<span id="to_825" class="t s4_825">4. </span><span id="tp_825" class="t s4_825">Set up an ESCR for the specific event or events to be counted and the privilege levels at which they are to be </span>
<span id="tq_825" class="t s4_825">counted. </span>
<span id="tr_825" class="t s4_825">5. </span><span id="ts_825" class="t s4_825">Set up the CCCR for the performance counter by selecting the ESCR and the desired event filters. </span>
<span id="tt_825" class="t s4_825">6. </span><span id="tu_825" class="t s4_825">Set up the CCCR for optional cascading of event counts, so that when the selected counter overflows its </span>
<span id="tv_825" class="t s4_825">alternate counter starts. </span>
<span id="tw_825" class="t s4_825">7. </span><span id="tx_825" class="t s4_825">Set up the CCCR to generate an optional performance monitor interrupt (PMI) when the counter overflows. If </span>
<span id="ty_825" class="t s4_825">PMI generation is enabled, the local APIC must be set up to deliver the interrupt to the processor and a handler </span>
<span id="tz_825" class="t s4_825">for the interrupt must be in place. </span>
<span id="t10_825" class="t s4_825">8. </span><span id="t11_825" class="t s4_825">Enable the counter to begin counting. </span>
<span id="t12_825" class="t s5_825">20.6.3.5.1 </span><span id="t13_825" class="t s5_825">Selecting Events to Count </span>
<span id="t14_825" class="t s4_825">There is a set of at-retirement events for processors based on Intel NetBurst microarchitecture. For each event, </span>
<span id="t15_825" class="t s4_825">setup information is provided. Table 20-87 gives an example of one of the events. </span>
<span id="t16_825" class="t s5_825">Table 20-87. </span><span id="t17_825" class="t s5_825">Event Example </span>
<span id="t18_825" class="t s6_825">Event Name </span><span id="t19_825" class="t s6_825">Event Parameters </span><span id="t1a_825" class="t s6_825">Parameter Value </span><span id="t1b_825" class="t s6_825">Description </span>
<span id="t1c_825" class="t s7_825">branch_retired </span><span id="t1d_825" class="t s7_825">Counts the retirement of a branch. Specify one or more mask bits to select </span>
<span id="t1e_825" class="t s7_825">any combination of branch taken, not-taken, predicted, and mispredicted. </span>
<span id="t1f_825" class="t s7_825">ESCR restrictions </span><span id="t1g_825" class="t s7_825">MSR_CRU_ESCR2 </span>
<span id="t1h_825" class="t s7_825">MSR_CRU_ESCR3 </span>
<span id="t1i_825" class="t s7_825">See Table 15-3 for the addresses of the ESCR MSRs. </span>
<span id="t1j_825" class="t s7_825">Counter numbers per </span>
<span id="t1k_825" class="t s7_825">ESCR </span>
<span id="t1l_825" class="t s7_825">ESCR2: 12, 13, 16 </span>
<span id="t1m_825" class="t s7_825">ESCR3: 14, 15, 17 </span>
<span id="t1n_825" class="t s7_825">The counter numbers associated with each ESCR are provided. The </span>
<span id="t1o_825" class="t s7_825">performance counters and corresponding CCCRs can be obtained from </span>
<span id="t1p_825" class="t s7_825">Table 15-3. </span>
<span id="t1q_825" class="t s7_825">ESCR Event Select </span><span id="t1r_825" class="t s7_825">06H </span><span id="t1s_825" class="t s7_825">ESCR[31:25] </span>
<span id="t1t_825" class="t s7_825">ESCR Event Mask </span>
<span id="t1u_825" class="t s7_825">Bit 0: MMNP </span>
<span id="t1v_825" class="t s7_825">1: MMNM </span>
<span id="t1w_825" class="t s7_825">2: MMTP </span>
<span id="t1x_825" class="t s7_825">3: MMTM </span>
<span id="t1y_825" class="t s7_825">ESCR[24:9] </span>
<span id="t1z_825" class="t s7_825">Branch Not-taken Predicted </span>
<span id="t20_825" class="t s7_825">Branch Not-taken Mispredicted </span>
<span id="t21_825" class="t s7_825">Branch Taken Predicted </span>
<span id="t22_825" class="t s7_825">Branch Taken Mispredicted </span>
<span id="t23_825" class="t s7_825">CCCR Select </span><span id="t24_825" class="t s7_825">05H </span><span id="t25_825" class="t s7_825">CCCR[15:13] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
