// Seed: 606336722
module module_0 (
    output wor id_0
    , id_11,
    output wand id_1,
    output supply0 id_2,
    output supply0 id_3,
    output supply1 id_4,
    input supply0 id_5,
    output wor id_6,
    input wor id_7,
    output supply0 id_8,
    output wor id_9
);
  tranif0 (.id_0(id_6), .id_1(id_0), .id_2(id_3));
  wire id_12;
  assign id_3 = 1 - 1'b0;
  wire id_13, id_14;
endmodule
module module_1 (
    output tri   id_0,
    output wor   id_1,
    input  tri1  id_2,
    output wire  id_3,
    input  uwire id_4,
    output wand  id_5
);
  assign id_3 = id_4;
  wire id_7;
  assign id_3 = id_2;
  assign id_0.id_4 = id_2;
  wire id_8;
  module_0(
      id_1, id_5, id_5, id_0, id_3, id_4, id_5, id_2, id_3, id_3
  );
endmodule
