$date
	Sat Mar 15 20:08:07 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module or_te_testbench $end
$var wire 1 ! err $end
$var wire 2 " c [1:0] $end
$var reg 2 # a [1:0] $end
$var reg 2 $ b [1:0] $end
$scope module uut $end
$var wire 2 % a [1:0] $end
$var wire 2 & b [1:0] $end
$var wire 1 ! err $end
$var reg 2 ' c [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
bx &
bx %
bx $
bx #
bx "
x!
$end
#10
b0 "
b0 '
b10 #
b10 %
#20
0!
b10 "
b10 '
b10 $
b10 &
#30
b0 #
b0 %
#40
b0 "
b0 '
b0 $
b0 &
#50
b1 #
b1 %
#60
b1 "
b1 '
b1 $
b1 &
#70
1!
b0 "
b0 '
b11 #
b11 %
#80
b11 $
b11 &
#90
