INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Fri Aug  2 18:44:45 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : sumi3_mem
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.340ns  (required time - arrival time)
  Source:                 oehb4/data_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            tehb2/data_reg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 0.481ns (14.234%)  route 2.898ns (85.766%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.087ns = ( 7.087 - 6.000 ) 
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=606, unset)          1.216     1.216    oehb4/clk
    SLICE_X52Y118        FDCE                                         r  oehb4/data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y118        FDCE (Prop_fdce_C_Q)         0.223     1.439 f  oehb4/data_reg_reg[7]/Q
                         net (fo=4, routed)           0.663     2.102    tehb2/data_reg_reg[11]_0[7]
    SLICE_X54Y118        LUT5 (Prop_lut5_I2_O)        0.043     2.145 r  tehb2/full_reg_i_5/O
                         net (fo=1, routed)           0.316     2.461    tehb2/full_reg_i_5_n_0
    SLICE_X55Y118        LUT5 (Prop_lut5_I3_O)        0.043     2.504 r  tehb2/full_reg_i_2__2/O
                         net (fo=20, routed)          0.418     2.922    fork5/generateBlocks[1].regblock/cmpi1_dataOutArray_0
    SLICE_X52Y114        LUT6 (Prop_lut6_I5_O)        0.043     2.965 r  fork5/generateBlocks[1].regblock/a_address1[10]_INST_0_i_5/O
                         net (fo=2, routed)           0.470     3.436    control_merge2/oehb1/reg_value_reg_4
    SLICE_X52Y114        LUT5 (Prop_lut5_I1_O)        0.043     3.479 f  control_merge2/oehb1/reg_value_i_2__1/O
                         net (fo=3, routed)           0.359     3.838    fork5/generateBlocks[0].regblock/branchReady
    SLICE_X53Y114        LUT6 (Prop_lut6_I5_O)        0.043     3.881 r  fork5/generateBlocks[0].regblock/full_reg_i_2__0/O
                         net (fo=2, routed)           0.282     4.163    tehb2/forkStop
    SLICE_X53Y117        LUT3 (Prop_lut3_I2_O)        0.043     4.206 r  tehb2/data_reg[11]_i_1__0/O
                         net (fo=12, routed)          0.390     4.595    tehb2/reg_en
    SLICE_X55Y118        FDCE                                         r  tehb2/data_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=606, unset)          1.087     7.087    tehb2/clk
    SLICE_X55Y118        FDCE                                         r  tehb2/data_reg_reg[10]/C
                         clock pessimism              0.085     7.172    
                         clock uncertainty           -0.035     7.137    
    SLICE_X55Y118        FDCE (Setup_fdce_C_CE)      -0.201     6.936    tehb2/data_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          6.936    
                         arrival time                          -4.595    
  -------------------------------------------------------------------
                         slack                                  2.340    




