// Seed: 224362059
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_7 = 1;
  supply1 id_14 = 1;
endmodule
module module_1 (
    input uwire id_0,
    output supply1 id_1,
    input wand id_2
);
  wor id_4;
  wor id_5 = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_4,
      id_5,
      id_4,
      id_5,
      id_5,
      id_5,
      id_4
  );
  assign modCall_1.id_14 = 0;
  id_6(
      .id_0(id_5),
      .id_1(),
      .id_2(1'b0),
      .id_3(id_4),
      .id_4(1),
      .id_5(id_5 && 1'b0),
      .id_6(id_1),
      .id_7(1),
      .id_8(1)
  );
  assign id_4 = 1 ? id_2 > 1 : 1'h0;
endmodule
