0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/shane/Documents/DIGITAL-SYSTEMS-DESIGN/LabA/tutorial code/debounce.vhd,1741197075,vhdl,,,,debounce,,,,,,,,
C:/Users/shane/Documents/DIGITAL-SYSTEMS-DESIGN/LabA/tutorial code/fsm.vhd,1741197075,vhdl,,,,fsm,,,,,,,,
C:/Users/shane/Documents/DIGITAL-SYSTEMS-DESIGN/LabA/tutorial code/project_A/project_A.gen/sources_1/ip/sine_high/sim/sine_high.vhd,1741197075,vhdl,,,,sine_high,,,,,,,,
C:/Users/shane/Documents/DIGITAL-SYSTEMS-DESIGN/LabA/tutorial code/project_A/project_A.gen/sources_1/ip/sine_low/sim/sine_low.vhd,1741197075,vhdl,,,,sine_low,,,,,,,,
C:/Users/shane/Documents/DIGITAL-SYSTEMS-DESIGN/LabA/tutorial code/project_A/project_A.gen/sources_1/ip/sine_mid/sim/sine_mid.vhd,1741197075,vhdl,,,,sine_mid,,,,,,,,
C:/Users/shane/Documents/DIGITAL-SYSTEMS-DESIGN/LabA/tutorial code/project_A/project_A.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/shane/Documents/DIGITAL-SYSTEMS-DESIGN/LabA/tutorial code/sinegen.vhd,1741197075,vhdl,,,,sinegen,,,,,,,,
C:/Users/shane/Documents/DIGITAL-SYSTEMS-DESIGN/LabA/tutorial code/sinegen_demo.vhd,1741197075,vhdl,,,,sinegen_demo,,,,,,,,
C:/Users/shane/Documents/DIGITAL-SYSTEMS-DESIGN/LabA/tutorial code/testbench.v,1741197075,verilog,,,,testbench,,,,,,,,
