#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x120609ff0 .scope module, "fifo_tb" "fifo_tb" 2 2;
 .timescale 0 0;
P_0x600001769980 .param/l "DATA_WIDTH" 0 2 5, +C4<00000000000000000000000000100000>;
P_0x6000017699c0 .param/l "FIFO_SIZE" 0 2 6, +C4<00000000000000000000000000000101>;
P_0x600001769a00 .param/l "FIFO_SIZE_WIDTH" 1 2 7, +C4<00000000000000000000000000000011>;
v0x60000106b690_0 .var "clk", 0 0;
v0x60000106b720_0 .net "event_overflow", 0 0, L_0x600001368280;  1 drivers
v0x60000106b7b0_0 .net "event_underrun", 0 0, L_0x60000096bf70;  1 drivers
v0x60000106b840_0 .net "fifo_size", 3 0, v0x60000106afd0_0;  1 drivers
v0x60000106b8d0_0 .var "flush_fifo", 0 0;
v0x60000106b960_0 .var "in_data", 31 0;
v0x60000106b9f0_0 .var "in_data_vld", 0 0;
v0x60000106ba80_0 .net "out_data", 31 0, L_0x60000096be90;  1 drivers
v0x60000106bb10_0 .net "out_data_ptr", 2 0, L_0x60000096bf00;  1 drivers
v0x60000106bba0_0 .net "out_data_rdy", 0 0, L_0x600001368960;  1 drivers
v0x60000106bc30_0 .var "out_data_vld", 0 0;
v0x60000106bcc0_0 .var "rstn", 0 0;
S_0x1206052b0 .scope module, "fifo_0" "fifo" 2 25, 3 4 0, S_0x120609ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 32 "in_data";
    .port_info 3 /INPUT 1 "in_data_vld";
    .port_info 4 /OUTPUT 1 "out_data_rdy";
    .port_info 5 /INPUT 1 "out_data_vld";
    .port_info 6 /OUTPUT 32 "out_data";
    .port_info 7 /OUTPUT 3 "out_data_ptr";
    .port_info 8 /OUTPUT 4 "fifo_size";
    .port_info 9 /INPUT 1 "flush_fifo";
    .port_info 10 /OUTPUT 1 "event_overflow";
    .port_info 11 /OUTPUT 1 "event_underrun";
P_0x600001769a40 .param/l "DATA_WIDTH" 0 3 7, +C4<00000000000000000000000000100000>;
P_0x600001769a80 .param/l "FIFO_SIZE" 0 3 8, +C4<00000000000000000000000000000101>;
P_0x600001769ac0 .param/l "FIFO_SIZE_WIDTH" 1 3 9, +C4<00000000000000000000000000000011>;
L_0x60000096bb80 .functor NOT 1, v0x60000106b8d0_0, C4<0>, C4<0>, C4<0>;
L_0x60000096bbf0 .functor AND 1, v0x60000106bcc0_0, L_0x60000096bb80, C4<1>, C4<1>;
L_0x60000096bc60 .functor AND 1, v0x60000106bc30_0, L_0x600001368960, C4<1>, C4<1>;
L_0x60000096bcd0 .functor AND 1, v0x60000106b9f0_0, v0x60000106bc30_0, C4<1>, C4<1>;
L_0x60000096bd40 .functor AND 1, L_0x60000096bcd0, L_0x600001368960, C4<1>, C4<1>;
L_0x60000096bdb0 .functor AND 1, v0x60000106bc30_0, L_0x600001368960, C4<1>, C4<1>;
L_0x60000096be90 .functor BUFZ 32, L_0x600001368780, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x60000096bf00 .functor BUFZ 3, v0x60000106aeb0_0, C4<000>, C4<000>, C4<000>;
L_0x60000096be20 .functor NOT 1, L_0x600001368a00, C4<0>, C4<0>, C4<0>;
L_0x60000096bf70 .functor AND 1, v0x60000106bc30_0, L_0x60000096be20, C4<1>, C4<1>;
v0x600001069c20_0 .net *"_ivl_0", 0 0, L_0x60000096bb80;  1 drivers
v0x600001069cb0_0 .net *"_ivl_10", 31 0, L_0x6000013681e0;  1 drivers
L_0x128078058 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001069d40_0 .net *"_ivl_13", 27 0, L_0x128078058;  1 drivers
L_0x1280780a0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x600001069dd0_0 .net/2u *"_ivl_14", 31 0, L_0x1280780a0;  1 drivers
v0x600001069e60_0 .net *"_ivl_18", 0 0, L_0x60000096bc60;  1 drivers
L_0x1280780e8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001069ef0_0 .net/2u *"_ivl_20", 2 0, L_0x1280780e8;  1 drivers
v0x600001069f80_0 .net *"_ivl_22", 2 0, L_0x600001368320;  1 drivers
v0x60000106a010_0 .net *"_ivl_26", 0 0, L_0x60000096bcd0;  1 drivers
v0x60000106a0a0_0 .net *"_ivl_28", 0 0, L_0x60000096bd40;  1 drivers
L_0x128078130 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x60000106a130_0 .net/2u *"_ivl_30", 3 0, L_0x128078130;  1 drivers
v0x60000106a1c0_0 .net *"_ivl_32", 3 0, L_0x600001368460;  1 drivers
v0x60000106a250_0 .net *"_ivl_34", 0 0, L_0x60000096bdb0;  1 drivers
L_0x128078178 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x60000106a2e0_0 .net/2u *"_ivl_36", 3 0, L_0x128078178;  1 drivers
v0x60000106a370_0 .net *"_ivl_38", 3 0, L_0x600001368500;  1 drivers
L_0x128078010 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000106a400_0 .net/2u *"_ivl_4", 2 0, L_0x128078010;  1 drivers
v0x60000106a490_0 .net *"_ivl_40", 3 0, L_0x6000013685a0;  1 drivers
v0x60000106a520_0 .net *"_ivl_42", 3 0, L_0x600001368640;  1 drivers
v0x60000106a5b0_0 .net *"_ivl_46", 31 0, L_0x600001368780;  1 drivers
v0x60000106a640_0 .net *"_ivl_48", 3 0, L_0x600001368820;  1 drivers
L_0x1280781c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000106a6d0_0 .net *"_ivl_51", 0 0, L_0x1280781c0;  1 drivers
v0x60000106a760_0 .net *"_ivl_56", 31 0, L_0x6000013688c0;  1 drivers
L_0x128078208 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000106a7f0_0 .net *"_ivl_59", 27 0, L_0x128078208;  1 drivers
v0x60000106a880_0 .net *"_ivl_6", 2 0, L_0x6000013680a0;  1 drivers
L_0x128078250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000106a910_0 .net/2u *"_ivl_60", 31 0, L_0x128078250;  1 drivers
v0x60000106a9a0_0 .net *"_ivl_65", 0 0, L_0x600001368a00;  1 drivers
v0x60000106aa30_0 .net *"_ivl_66", 0 0, L_0x60000096be20;  1 drivers
v0x60000106aac0_0 .net "clk", 0 0, v0x60000106b690_0;  1 drivers
v0x60000106ab50_0 .var "current_data_ptr", 2 0;
v0x60000106abe0_0 .net "current_data_ptr_ns", 2 0, L_0x600001368140;  1 drivers
v0x60000106ac70 .array "data", 5 0, 31 0;
v0x60000106ad00_0 .net "event_overflow", 0 0, L_0x600001368280;  alias, 1 drivers
v0x60000106ad90_0 .net "event_underrun", 0 0, L_0x60000096bf70;  alias, 1 drivers
v0x60000106ae20_0 .var "fifo_data_out_ptr", 2 0;
v0x60000106aeb0_0 .var "fifo_head_ptr", 2 0;
v0x60000106af40_0 .net "fifo_head_ptr_ns", 2 0, L_0x6000013683c0;  1 drivers
v0x60000106afd0_0 .var "fifo_size", 3 0;
v0x60000106b060_0 .net "fifo_size_ns", 3 0, L_0x6000013686e0;  1 drivers
v0x60000106b0f0_0 .net "flush_fifo", 0 0, v0x60000106b8d0_0;  1 drivers
v0x60000106b180_0 .var/i "i", 31 0;
v0x60000106b210_0 .net "in_data", 31 0, v0x60000106b960_0;  1 drivers
v0x60000106b2a0_0 .net "in_data_vld", 0 0, v0x60000106b9f0_0;  1 drivers
v0x60000106b330_0 .net "internal_reset", 0 0, L_0x60000096bbf0;  1 drivers
v0x60000106b3c0_0 .net "out_data", 31 0, L_0x60000096be90;  alias, 1 drivers
v0x60000106b450_0 .net "out_data_ptr", 2 0, L_0x60000096bf00;  alias, 1 drivers
v0x60000106b4e0_0 .net "out_data_rdy", 0 0, L_0x600001368960;  alias, 1 drivers
v0x60000106b570_0 .net "out_data_vld", 0 0, v0x60000106bc30_0;  1 drivers
v0x60000106b600_0 .net "rstn", 0 0, v0x60000106bcc0_0;  1 drivers
E_0x600002c60240 .event posedge, v0x60000106aac0_0;
L_0x6000013680a0 .arith/sum 3, v0x60000106ab50_0, L_0x128078010;
L_0x600001368140 .functor MUXZ 3, v0x60000106ab50_0, L_0x6000013680a0, v0x60000106b9f0_0, C4<>;
L_0x6000013681e0 .concat [ 4 28 0 0], v0x60000106afd0_0, L_0x128078058;
L_0x600001368280 .cmp/gt 32, L_0x6000013681e0, L_0x1280780a0;
L_0x600001368320 .arith/sum 3, v0x60000106aeb0_0, L_0x1280780e8;
L_0x6000013683c0 .functor MUXZ 3, v0x60000106aeb0_0, L_0x600001368320, L_0x60000096bc60, C4<>;
L_0x600001368460 .arith/sum 4, v0x60000106afd0_0, L_0x128078130;
L_0x600001368500 .arith/sub 4, v0x60000106afd0_0, L_0x128078178;
L_0x6000013685a0 .functor MUXZ 4, v0x60000106afd0_0, L_0x600001368500, L_0x60000096bdb0, C4<>;
L_0x600001368640 .functor MUXZ 4, L_0x6000013685a0, L_0x600001368460, v0x60000106b9f0_0, C4<>;
L_0x6000013686e0 .functor MUXZ 4, L_0x600001368640, v0x60000106afd0_0, L_0x60000096bd40, C4<>;
L_0x600001368780 .array/port v0x60000106ac70, L_0x600001368820;
L_0x600001368820 .concat [ 3 1 0 0], v0x60000106aeb0_0, L_0x1280781c0;
L_0x6000013688c0 .concat [ 4 28 0 0], v0x60000106afd0_0, L_0x128078208;
L_0x600001368960 .cmp/gt 32, L_0x6000013688c0, L_0x128078250;
L_0x600001368a00 .reduce/or v0x60000106afd0_0;
    .scope S_0x1206052b0;
T_0 ;
    %wait E_0x600002c60240;
    %load/vec4 v0x60000106b330_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000106b180_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x60000106b180_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000106b180_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000106ac70, 0, 4;
    %load/vec4 v0x60000106b180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000106b180_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000106ab50_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000106afd0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000106aeb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000106ae20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x60000106b2a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.4, 8;
    %load/vec4 v0x60000106b210_0;
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %load/vec4 v0x60000106ab50_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000106ac70, 4;
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %load/vec4 v0x60000106ab50_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000106ac70, 0, 4;
    %load/vec4 v0x60000106abe0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %load/vec4 v0x60000106abe0_0;
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %assign/vec4 v0x60000106ab50_0, 0;
    %load/vec4 v0x60000106aeb0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %load/vec4 v0x60000106af40_0;
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %assign/vec4 v0x60000106aeb0_0, 0;
    %load/vec4 v0x60000106b060_0;
    %assign/vec4 v0x60000106afd0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x120609ff0;
T_1 ;
    %vpi_call 2 42 "$display", "[%0t] stat simulation", $time {0 0 0};
    %vpi_call 2 43 "$display", "[%0t] init vcd file", $time {0 0 0};
    %vpi_call 2 44 "$dumpfile", "output.vcd" {0 0 0};
    %vpi_call 2 45 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x120609ff0 {0 0 0};
    %vpi_call 2 46 "$display", "[%0t] finish open vcd file", $time {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000106b690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000106bcc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000106b9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000106bc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000106b8d0_0, 0, 1;
    %vpi_call 2 52 "$display", "[%0t] start reset dut", $time {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000106bcc0_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 56 "$display", "[%0t] finish reset dut", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000106bcc0_0, 0, 1;
    %vpi_call 2 58 "$display", "[%0t]start relax", $time {0 0 0};
    %delay 50, 0;
    %vpi_call 2 60 "$display", "[%0t] finish relax", $time {0 0 0};
    %vpi_call 2 61 "$display", "[%0t] start inject data", $time {0 0 0};
    %vpi_call 2 62 "$display", "[%0t] write the value 32'h00000001", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000106b9f0_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000106b960_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 66 "$display", "[%0t] fifo size = %d", $time, v0x60000106b840_0 {0 0 0};
    %vpi_call 2 67 "$display", "[%0t] write the value 32'h00000002", $time {0 0 0};
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x60000106b960_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 70 "$display", "[%0t] fifo size = %d", $time, v0x60000106b840_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000106b9f0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 74 "$display", "[%0t] write the value 32'h00000003", $time {0 0 0};
    %vpi_call 2 75 "$display", "[%0t] issue a read from the fifo", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000106bc30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000106b9f0_0, 0, 1;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x60000106b960_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 80 "$display", "[%0t] fifo size = %d", $time, v0x60000106b840_0 {0 0 0};
    %vpi_call 2 81 "$display", "[%0t] issue a read from the fifo", $time {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000106b9f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000106bc30_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 85 "$display", "[%0t] fifo size = %d", $time, v0x60000106b840_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000106bc30_0, 0, 1;
    %vpi_call 2 88 "$display", "[%0t] going to inject overflow", $time {0 0 0};
    %delay 10, 0;
    %vpi_call 2 90 "$display", "[%0t] write the value 32'h00000004", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000106b9f0_0, 0, 1;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x60000106b960_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 94 "$display", "[%0t] fifo size = %d", $time, v0x60000106b840_0 {0 0 0};
    %vpi_call 2 95 "$display", "[%0t] write the value 32'h00000005", $time {0 0 0};
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x60000106b960_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 98 "$display", "[%0t] fifo size = %d", $time, v0x60000106b840_0 {0 0 0};
    %vpi_call 2 99 "$display", "[%0t] write the value 32'h00000006", $time {0 0 0};
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x60000106b960_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 102 "$display", "[%0t] fifo size = %d", $time, v0x60000106b840_0 {0 0 0};
    %vpi_call 2 103 "$display", "[%0t] write the value 32'h00000007", $time {0 0 0};
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x60000106b960_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 106 "$display", "[%0t] fifo size = %d", $time, v0x60000106b840_0 {0 0 0};
    %vpi_call 2 107 "$display", "[%0t] write the value 32'h00000008", $time {0 0 0};
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x60000106b960_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 110 "$display", "[%0t] fifo size = %d", $time, v0x60000106b840_0 {0 0 0};
    %vpi_call 2 111 "$display", "[%0t] overflow ? %d", $time, v0x60000106b720_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000106b9f0_0, 0, 1;
    %delay 50, 0;
    %vpi_call 2 115 "$display", "[%0t] flushing fifo", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000106b8d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000106b8d0_0, 0, 1;
    %delay 50, 0;
    %vpi_call 2 120 "$display", "[%0t] end simulation", $time {0 0 0};
    %vpi_call 2 121 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x120609ff0;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0x60000106b690_0;
    %inv;
    %store/vec4 v0x60000106b690_0, 0, 1;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "../src/fifo_tb.v";
    "../src/fifo.v";
