

================================================================
== Vitis HLS Report for 'atax'
================================================================
* Date:           Wed Apr  5 23:41:21 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        atax
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.420 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      493|      493|  2.465 us|  2.465 us|  494|  494|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                         |                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                |            Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_atax_Pipeline_VITIS_LOOP_7_1_fu_255  |atax_Pipeline_VITIS_LOOP_7_1  |      482|      482|  2.410 us|  2.410 us|  482|  482|       no|
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|  120|    2826|   3086|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    183|    -|
|Register         |        -|    -|     653|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|  120|    3479|   3269|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   33|       2|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+------------------------------+---------+-----+------+------+-----+
    |                 Instance                |            Module            | BRAM_18K| DSP |  FF  |  LUT | URAM|
    +-----------------------------------------+------------------------------+---------+-----+------+------+-----+
    |grp_atax_Pipeline_VITIS_LOOP_7_1_fu_255  |atax_Pipeline_VITIS_LOOP_7_1  |        0|  120|  2826|  3086|    0|
    +-----------------------------------------+------------------------------+---------+-----+------+------+-----+
    |Total                                    |                              |        0|  120|  2826|  3086|    0|
    +-----------------------------------------+------------------------------+---------+-----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  65|         13|    1|         13|
    |x_address0  |  59|         11|    5|         55|
    |x_address1  |  59|         11|    5|         55|
    +------------+----+-----------+-----+-----------+
    |Total       | 183|         35|   11|        123|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+----+----+-----+-----------+
    |                         Name                         | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                             |  12|   0|   12|          0|
    |grp_atax_Pipeline_VITIS_LOOP_7_1_fu_255_ap_start_reg  |   1|   0|    1|          0|
    |x_load_10_reg_397                                     |  32|   0|   32|          0|
    |x_load_11_reg_402                                     |  32|   0|   32|          0|
    |x_load_12_reg_417                                     |  32|   0|   32|          0|
    |x_load_13_reg_422                                     |  32|   0|   32|          0|
    |x_load_14_reg_437                                     |  32|   0|   32|          0|
    |x_load_15_reg_442                                     |  32|   0|   32|          0|
    |x_load_16_reg_457                                     |  32|   0|   32|          0|
    |x_load_17_reg_462                                     |  32|   0|   32|          0|
    |x_load_18_reg_477                                     |  32|   0|   32|          0|
    |x_load_19_reg_482                                     |  32|   0|   32|          0|
    |x_load_1_reg_302                                      |  32|   0|   32|          0|
    |x_load_2_reg_317                                      |  32|   0|   32|          0|
    |x_load_3_reg_322                                      |  32|   0|   32|          0|
    |x_load_4_reg_337                                      |  32|   0|   32|          0|
    |x_load_5_reg_342                                      |  32|   0|   32|          0|
    |x_load_6_reg_357                                      |  32|   0|   32|          0|
    |x_load_7_reg_362                                      |  32|   0|   32|          0|
    |x_load_8_reg_377                                      |  32|   0|   32|          0|
    |x_load_9_reg_382                                      |  32|   0|   32|          0|
    |x_load_reg_297                                        |  32|   0|   32|          0|
    +------------------------------------------------------+----+----+-----+-----------+
    |Total                                                 | 653|   0|  653|          0|
    +------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|          atax|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|          atax|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|          atax|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|          atax|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|          atax|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|          atax|  return value|
|A_address0    |  out|    9|   ap_memory|             A|         array|
|A_ce0         |  out|    1|   ap_memory|             A|         array|
|A_q0          |   in|   32|   ap_memory|             A|         array|
|A_address1    |  out|    9|   ap_memory|             A|         array|
|A_ce1         |  out|    1|   ap_memory|             A|         array|
|A_q1          |   in|   32|   ap_memory|             A|         array|
|x_address0    |  out|    5|   ap_memory|             x|         array|
|x_ce0         |  out|    1|   ap_memory|             x|         array|
|x_q0          |   in|   32|   ap_memory|             x|         array|
|x_address1    |  out|    5|   ap_memory|             x|         array|
|x_ce1         |  out|    1|   ap_memory|             x|         array|
|x_q1          |   in|   32|   ap_memory|             x|         array|
|y_address0    |  out|    5|   ap_memory|             y|         array|
|y_ce0         |  out|    1|   ap_memory|             y|         array|
|y_we0         |  out|    1|   ap_memory|             y|         array|
|y_d0          |  out|   32|   ap_memory|             y|         array|
|y_q0          |   in|   32|   ap_memory|             y|         array|
|y_address1    |  out|    5|   ap_memory|             y|         array|
|y_ce1         |  out|    1|   ap_memory|             y|         array|
|y_we1         |  out|    1|   ap_memory|             y|         array|
|y_d1          |  out|   32|   ap_memory|             y|         array|
|y_q1          |   in|   32|   ap_memory|             y|         array|
|tmp_address0  |  out|    5|   ap_memory|           tmp|         array|
|tmp_ce0       |  out|    1|   ap_memory|           tmp|         array|
|tmp_we0       |  out|    1|   ap_memory|           tmp|         array|
|tmp_d0        |  out|   32|   ap_memory|           tmp|         array|
|tmp_q0        |   in|   32|   ap_memory|           tmp|         array|
+--------------+-----+-----+------------+--------------+--------------+

