create_clock -period 2.035 -name {clk} [get_ports {clk}]
create_clock -period 10.000 -name {bus_clk} [get_ports {bus_clk}]
set_clock_groups -asynchronous -group {clk} -group {bus_clk}
# constraints from instance thebusFabric
set_data_delay -from [get_registers thebusFabric|mm_reg_808_x|*iclk_data*] -to [get_registers thebusFabric|mm_reg_808_x|*oclk_data*] 3.255; # ensure all data has arrived at oclk_data before control signal captures it.
# constraints from instance theDUT_vunroll_cunroll_x|theCOMPLEX_MIXER1_vunroll_cunroll_x|theComplex_NCO
set_data_delay -from [get_registers theDUT_vunroll_cunroll_x|theCOMPLEX_MIXER1_vunroll_cunroll_x|theComplex_NCO|u0_phaseIncrReg_p0|*iclk_data*] -to [get_registers theDUT_vunroll_cunroll_x|theCOMPLEX_MIXER1_vunroll_cunroll_x|theComplex_NCO|u0_phaseIncrReg_p0|*oclk_data*] 3.255; # ensure all data has arrived at oclk_data before control signal captures it.
set_data_delay -from [get_registers theDUT_vunroll_cunroll_x|theCOMPLEX_MIXER1_vunroll_cunroll_x|theComplex_NCO|u0_phaseIncrReg_p1|*iclk_data*] -to [get_registers theDUT_vunroll_cunroll_x|theCOMPLEX_MIXER1_vunroll_cunroll_x|theComplex_NCO|u0_phaseIncrReg_p1|*oclk_data*] 3.255; # ensure all data has arrived at oclk_data before control signal captures it.
set_data_delay -from [get_registers theDUT_vunroll_cunroll_x|theCOMPLEX_MIXER1_vunroll_cunroll_x|theComplex_NCO|u1_phaseIncrReg_p0|*iclk_data*] -to [get_registers theDUT_vunroll_cunroll_x|theCOMPLEX_MIXER1_vunroll_cunroll_x|theComplex_NCO|u1_phaseIncrReg_p0|*oclk_data*] 3.255; # ensure all data has arrived at oclk_data before control signal captures it.
set_data_delay -from [get_registers theDUT_vunroll_cunroll_x|theCOMPLEX_MIXER1_vunroll_cunroll_x|theComplex_NCO|u1_phaseIncrReg_p1|*iclk_data*] -to [get_registers theDUT_vunroll_cunroll_x|theCOMPLEX_MIXER1_vunroll_cunroll_x|theComplex_NCO|u1_phaseIncrReg_p1|*oclk_data*] 3.255; # ensure all data has arrived at oclk_data before control signal captures it.
set_data_delay -from [get_registers theDUT_vunroll_cunroll_x|theCOMPLEX_MIXER1_vunroll_cunroll_x|theComplex_NCO|u2_phaseIncrReg_p0|*iclk_data*] -to [get_registers theDUT_vunroll_cunroll_x|theCOMPLEX_MIXER1_vunroll_cunroll_x|theComplex_NCO|u2_phaseIncrReg_p0|*oclk_data*] 3.255; # ensure all data has arrived at oclk_data before control signal captures it.
set_data_delay -from [get_registers theDUT_vunroll_cunroll_x|theCOMPLEX_MIXER1_vunroll_cunroll_x|theComplex_NCO|u2_phaseIncrReg_p1|*iclk_data*] -to [get_registers theDUT_vunroll_cunroll_x|theCOMPLEX_MIXER1_vunroll_cunroll_x|theComplex_NCO|u2_phaseIncrReg_p1|*oclk_data*] 3.255; # ensure all data has arrived at oclk_data before control signal captures it.
set_data_delay -from [get_registers theDUT_vunroll_cunroll_x|theCOMPLEX_MIXER1_vunroll_cunroll_x|theComplex_NCO|u3_phaseIncrReg_p0|*iclk_data*] -to [get_registers theDUT_vunroll_cunroll_x|theCOMPLEX_MIXER1_vunroll_cunroll_x|theComplex_NCO|u3_phaseIncrReg_p0|*oclk_data*] 3.255; # ensure all data has arrived at oclk_data before control signal captures it.
set_data_delay -from [get_registers theDUT_vunroll_cunroll_x|theCOMPLEX_MIXER1_vunroll_cunroll_x|theComplex_NCO|u3_phaseIncrReg_p1|*iclk_data*] -to [get_registers theDUT_vunroll_cunroll_x|theCOMPLEX_MIXER1_vunroll_cunroll_x|theComplex_NCO|u3_phaseIncrReg_p1|*oclk_data*] 3.255; # ensure all data has arrived at oclk_data before control signal captures it.
