# A3-A4
Integrating Verilog modules to build a MIPS pipeline 
