{"vcs1":{"timestamp_begin":1681614795.356042647, "rt":0.77, "ut":0.22, "st":0.12}}
{"vcselab":{"timestamp_begin":1681614796.157447483, "rt":0.98, "ut":0.19, "st":0.13}}
{"link":{"timestamp_begin":1681614797.163527344, "rt":0.71, "ut":0.06, "st":0.32}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681614795.059308219}
{"VCS_COMP_START_TIME": 1681614795.059308219}
{"VCS_COMP_END_TIME": 1681614798.615497442}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338308}}
{"stitch_vcselab": {"peak_mem": 222664}}
