//
// auto-generated by ops.py
//

#define OPS_GPU

int xdim0_mgrid_restrict_kernel;
int xdim1_mgrid_restrict_kernel;

//user function
#pragma acc routine
inline 
void mgrid_restrict_kernel(const ptr_double fine,
  ptr_double coarse,
  int *idx) {

  OPS_ACC(coarse, 0,0) = OPS_ACC(fine, 0,0);
}


void mgrid_restrict_kernel_c_wrapper(
  double *p_a0,
  int *stride_0,
  double *p_a1,
  int *p_a2,
  int arg_idx0, int arg_idx1,
  int global_idx0, int global_idx1,
  int x_size, int y_size) {
  int stride_00 = stride_0[0];
  int stride_01 = stride_0[1];
  #ifdef OPS_GPU
  #pragma acc parallel deviceptr(p_a0,p_a1)
  #pragma acc loop
  #endif
  for ( int n_y=0; n_y<y_size; n_y++ ){
    #ifdef OPS_GPU
    #pragma acc loop
    #endif
    for ( int n_x=0; n_x<x_size; n_x++ ){
      int arg_idx[] = {arg_idx0+n_x, arg_idx1+n_y};
      const ptr_double ptr0 = {  p_a0 + n_x*stride_00*1*1 + n_y*stride_01*xdim0_mgrid_restrict_kernel*1*1, xdim0_mgrid_restrict_kernel};
      ptr_double ptr1 = {  p_a1 + n_x*1*1 + n_y*xdim1_mgrid_restrict_kernel*1*1, xdim1_mgrid_restrict_kernel};
      mgrid_restrict_kernel( ptr0,
          ptr1,arg_idx );

    }
  }
}
