{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 14 20:21:44 2012 " "Info: Processing started: Sat Apr 14 20:21:44 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 2DWPU -c 2DWPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 2DWPU -c 2DWPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operandinout.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file operandinout.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OperandInOut-default " "Info (12022): Found design unit 1: OperandInOut-default" {  } { { "OperandInOut.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/OperandInOut.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 OperandInOut " "Info (12023): Found entity 1: OperandInOut" {  } { { "OperandInOut.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/OperandInOut.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataraminterface.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file dataraminterface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataRamInterface-default " "Info (12022): Found design unit 1: DataRamInterface-default" {  } { { "DataRamInterface.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/DataRamInterface.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DataRamInterface " "Info (12023): Found entity 1: DataRamInterface" {  } { { "DataRamInterface.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/DataRamInterface.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programmem.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file programmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramMem-default " "Info (12022): Found design unit 1: ProgramMem-default" {  } { { "ProgramMem.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/ProgramMem.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ProgramMem " "Info (12023): Found entity 1: ProgramMem" {  } { { "ProgramMem.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/ProgramMem.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrdecoder.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file instrdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstrDecoder-default " "Info (12022): Found design unit 1: InstrDecoder-default" {  } { { "InstrDecoder.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/InstrDecoder.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 InstrDecoder " "Info (12023): Found entity 1: InstrDecoder" {  } { { "InstrDecoder.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/InstrDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "declarations.vhd 1 0 " "Info (12021): Found 1 design units, including 0 entities, in source file declarations.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 declarations2DWPU " "Info (12022): Found design unit 1: declarations2DWPU" {  } { { "Declarations.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/Declarations.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operation.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file operation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Operation-default " "Info (12022): Found design unit 1: Operation-default" {  } { { "Operation.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/Operation.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Operation " "Info (12023): Found entity 1: Operation" {  } { { "Operation.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/Operation.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file programcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounter-default " "Info (12022): Found design unit 1: ProgramCounter-default" {  } { { "ProgramCounter.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/ProgramCounter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Info (12023): Found entity 1: ProgramCounter" {  } { { "ProgramCounter.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/ProgramCounter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrstack_ram.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file instrstack_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instrstack_ram-SYN " "Info (12022): Found design unit 1: instrstack_ram-SYN" {  } { { "InstrStack_RAM.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/InstrStack_RAM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 InstrStack_RAM " "Info (12023): Found entity 1: InstrStack_RAM" {  } { { "InstrStack_RAM.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/InstrStack_RAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genreg32.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file genreg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GenReg32-default " "Info (12022): Found design unit 1: GenReg32-default" {  } { { "GenReg32.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/GenReg32.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 GenReg32 " "Info (12023): Found entity 1: GenReg32" {  } { { "GenReg32.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/GenReg32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sharedworkregisters.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file sharedworkregisters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SharedWorkRegisters-default " "Info (12022): Found design unit 1: SharedWorkRegisters-default" {  } { { "SharedWorkRegisters.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/SharedWorkRegisters.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SharedWorkRegisters " "Info (12023): Found entity 1: SharedWorkRegisters" {  } { { "SharedWorkRegisters.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/SharedWorkRegisters.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "privateworkregisters.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file privateworkregisters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PrivateWorkRegisters-default " "Info (12022): Found design unit 1: PrivateWorkRegisters-default" {  } { { "PrivateWorkRegisters.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/PrivateWorkRegisters.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PrivateWorkRegisters " "Info (12023): Found entity 1: PrivateWorkRegisters" {  } { { "PrivateWorkRegisters.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/PrivateWorkRegisters.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core2dwpu.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file core2dwpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Core2DWPU-default " "Info (12022): Found design unit 1: Core2DWPU-default" {  } { { "Core2DWPU.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/Core2DWPU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Core2DWPU " "Info (12023): Found entity 1: Core2DWPU" {  } { { "Core2DWPU.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/Core2DWPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifw_stack.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file ifw_stack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IFW_Stack-default " "Info (12022): Found design unit 1: IFW_Stack-default" {  } { { "IFW_Stack.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/IFW_Stack.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IFW_Stack " "Info (12023): Found entity 1: IFW_Stack" {  } { { "IFW_Stack.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/IFW_Stack.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "argumentstack.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file argumentstack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ArgumentStack-default " "Info (12022): Found design unit 1: ArgumentStack-default" {  } { { "ArgumentStack.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/ArgumentStack.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ArgumentStack " "Info (12023): Found entity 1: ArgumentStack" {  } { { "ArgumentStack.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/ArgumentStack.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programrom.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file programrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 programrom-SYN " "Info (12022): Found design unit 1: programrom-SYN" {  } { { "ProgramROM.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/ProgramROM.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ProgramROM " "Info (12023): Found entity 1: ProgramROM" {  } { { "ProgramROM.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/ProgramROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "argstack_ram.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file argstack_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 argstack_ram-SYN " "Info (12022): Found design unit 1: argstack_ram-SYN" {  } { { "ArgStack_RAM.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/ArgStack_RAM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ArgStack_RAM " "Info (12023): Found entity 1: ArgStack_RAM" {  } { { "ArgStack_RAM.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/ArgStack_RAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incdec.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file incdec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IncDec-default " "Info (12022): Found design unit 1: IncDec-default" {  } { { "IncDec.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/IncDec.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IncDec " "Info (12023): Found entity 1: IncDec" {  } { { "IncDec.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/IncDec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "psw.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file psw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PSW-default " "Info (12022): Found design unit 1: PSW-default" {  } { { "PSW.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/PSW.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PSW " "Info (12023): Found entity 1: PSW" {  } { { "PSW.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/PSW.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssw.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file ssw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SSW-default " "Info (12022): Found design unit 1: SSW-default" {  } { { "SSW.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/SSW.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SSW " "Info (12023): Found entity 1: SSW" {  } { { "SSW.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/SSW.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "workbench.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file workbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 workbench-default " "Info (12022): Found design unit 1: workbench-default" {  } { { "workbench.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/workbench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 workbench " "Info (12023): Found entity 1: workbench" {  } { { "workbench.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/workbench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataram.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file dataram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataram-SYN " "Info (12022): Found design unit 1: dataram-SYN" {  } { { "DataRAM.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/DataRAM.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DataRAM " "Info (12023): Found entity 1: DataRAM" {  } { { "DataRAM.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/DataRAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datadual32ram.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file datadual32ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataDual32Ram-default " "Info (12022): Found design unit 1: DataDual32Ram-default" {  } { { "DataDual32Ram.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/DataDual32Ram.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DataDual32Ram " "Info (12023): Found entity 1: DataDual32Ram" {  } { { "DataDual32Ram.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/DataDual32Ram.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataram8portmanager.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file dataram8portmanager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataRam8PortManager-default " "Info (12022): Found design unit 1: DataRam8PortManager-default" {  } { { "DataRam8PortManager.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/DataRam8PortManager.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DataRam8PortManager " "Info (12023): Found entity 1: DataRam8PortManager" {  } { { "DataRam8PortManager.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/DataRam8PortManager.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addrselect.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file addrselect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddrSelect-default " "Info (12022): Found design unit 1: AddrSelect-default" {  } { { "AddrSelect.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/AddrSelect.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 AddrSelect " "Info (12023): Found entity 1: AddrSelect" {  } { { "AddrSelect.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/AddrSelect.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isreg.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file isreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ISreg-default " "Info (12022): Found design unit 1: ISreg-default" {  } { { "ISreg.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/ISreg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ISreg " "Info (12023): Found entity 1: ISreg" {  } { { "ISreg.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/ISreg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regwritedemux.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file regwritedemux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegWriteDemux-default " "Info (12022): Found design unit 1: RegWriteDemux-default" {  } { { "RegWriteDemux.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/RegWriteDemux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegWriteDemux " "Info (12023): Found entity 1: RegWriteDemux" {  } { { "RegWriteDemux.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/RegWriteDemux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wpu_2dwpu.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file wpu_2dwpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WPU_2DWPU-default " "Info (12022): Found design unit 1: WPU_2DWPU-default" {  } { { "WPU_2DWPU.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 WPU_2DWPU " "Info (12023): Found entity 1: WPU_2DWPU" {  } { { "WPU_2DWPU.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Info (12022): Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/PLL.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Info (12023): Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/PLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wpu_2dwpu_test.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file wpu_2dwpu_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WPU_2DWPU_Test-default " "Info (12022): Found design unit 1: WPU_2DWPU_Test-default" {  } { { "WPU_2DWPU_test.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU_test.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 WPU_2DWPU_Test " "Info (12023): Found entity 1: WPU_2DWPU_Test" {  } { { "WPU_2DWPU_test.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU_test.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resetdelay.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file resetdelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ResetDelay-default " "Info (12022): Found design unit 1: ResetDelay-default" {  } { { "ResetDelay.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/ResetDelay.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ResetDelay " "Info (12023): Found entity 1: ResetDelay" {  } { { "ResetDelay.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/ResetDelay.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "WPU_2DWPU_test " "Info (12127): Elaborating entity \"WPU_2DWPU_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ResetDelay ResetDelay:GlobReset A:default " "Info (12129): Elaborating entity \"ResetDelay\" using architecture \"A:default\" for hierarchy \"ResetDelay:GlobReset\"" {  } { { "WPU_2DWPU_test.vhd" "GlobReset" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU_test.vhd" 14 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "PLL PLL:PLLclock A:syn " "Info (12129): Elaborating entity \"PLL\" using architecture \"A:syn\" for hierarchy \"PLL:PLLclock\"" {  } { { "WPU_2DWPU_test.vhd" "PLLclock" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU_test.vhd" 17 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:PLLclock\|altpll:altpll_component " "Info (12128): Elaborating entity \"altpll\" for hierarchy \"PLL:PLLclock\|altpll:altpll_component\"" {  } { { "PLL.vhd" "altpll_component" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/PLL.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:PLLclock\|altpll:altpll_component " "Info (12130): Elaborated megafunction instantiation \"PLL:PLLclock\|altpll:altpll_component\"" {  } { { "PLL.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/PLL.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:PLLclock\|altpll:altpll_component " "Info (12133): Instantiated megafunction \"PLL:PLLclock\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info (12134): Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info (12134): Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info (12134): Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Info (12134): Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info (12134): Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info (12134): Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info (12134): Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Info (12134): Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info (12134): Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info (12134): Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info (12134): Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info (12134): Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info (12134): Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info (12134): Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info (12134): Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info (12134): Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info (12134): Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info (12134): Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info (12134): Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info (12134): Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info (12134): Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info (12134): Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info (12134): Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info (12134): Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info (12134): Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info (12134): Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info (12134): Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info (12134): Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info (12134): Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info (12134): Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info (12134): Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info (12134): Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info (12134): Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info (12134): Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info (12134): Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info (12134): Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info (12134): Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info (12134): Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info (12134): Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info (12134): Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info (12134): Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info (12134): Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info (12134): Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info (12134): Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info (12134): Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info (12134): Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info (12134): Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info (12134): Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info (12134): Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info (12134): Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info (12134): Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info (12134): Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info (12134): Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "PLL.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/PLL.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Info (12023): Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:PLLclock\|altpll:altpll_component\|PLL_altpll:auto_generated " "Info (12128): Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:PLLclock\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/11.1sp2/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "WPU_2DWPU WPU_2DWPU:Processor A:default " "Info (12129): Elaborating entity \"WPU_2DWPU\" using architecture \"A:default\" for hierarchy \"WPU_2DWPU:Processor\"" {  } { { "WPU_2DWPU_test.vhd" "Processor" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU_test.vhd" 20 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "addr_in1 WPU_2DWPU.vhd(16) " "Warning (10541): VHDL Signal Declaration warning at WPU_2DWPU.vhd(16): used implicit default value for signal \"addr_in1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "WPU_2DWPU.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "addr_in2 WPU_2DWPU.vhd(16) " "Warning (10541): VHDL Signal Declaration warning at WPU_2DWPU.vhd(16): used implicit default value for signal \"addr_in2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "WPU_2DWPU.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "addr_in3 WPU_2DWPU.vhd(16) " "Warning (10541): VHDL Signal Declaration warning at WPU_2DWPU.vhd(16): used implicit default value for signal \"addr_in3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "WPU_2DWPU.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "addr_in4 WPU_2DWPU.vhd(16) " "Warning (10541): VHDL Signal Declaration warning at WPU_2DWPU.vhd(16): used implicit default value for signal \"addr_in4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "WPU_2DWPU.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "addr_in5 WPU_2DWPU.vhd(16) " "Warning (10541): VHDL Signal Declaration warning at WPU_2DWPU.vhd(16): used implicit default value for signal \"addr_in5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "WPU_2DWPU.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "addr_in6 WPU_2DWPU.vhd(16) " "Warning (10541): VHDL Signal Declaration warning at WPU_2DWPU.vhd(16): used implicit default value for signal \"addr_in6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "WPU_2DWPU.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "addr_in7 WPU_2DWPU.vhd(16) " "Warning (10541): VHDL Signal Declaration warning at WPU_2DWPU.vhd(16): used implicit default value for signal \"addr_in7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "WPU_2DWPU.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_out1 WPU_2DWPU.vhd(17) " "Warning (10036): Verilog HDL or VHDL warning at WPU_2DWPU.vhd(17): object \"data_out1\" assigned a value but never read" {  } { { "WPU_2DWPU.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_out2 WPU_2DWPU.vhd(17) " "Warning (10036): Verilog HDL or VHDL warning at WPU_2DWPU.vhd(17): object \"data_out2\" assigned a value but never read" {  } { { "WPU_2DWPU.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_out3 WPU_2DWPU.vhd(17) " "Warning (10036): Verilog HDL or VHDL warning at WPU_2DWPU.vhd(17): object \"data_out3\" assigned a value but never read" {  } { { "WPU_2DWPU.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_out4 WPU_2DWPU.vhd(17) " "Warning (10036): Verilog HDL or VHDL warning at WPU_2DWPU.vhd(17): object \"data_out4\" assigned a value but never read" {  } { { "WPU_2DWPU.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_out5 WPU_2DWPU.vhd(17) " "Warning (10036): Verilog HDL or VHDL warning at WPU_2DWPU.vhd(17): object \"data_out5\" assigned a value but never read" {  } { { "WPU_2DWPU.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_out6 WPU_2DWPU.vhd(17) " "Warning (10036): Verilog HDL or VHDL warning at WPU_2DWPU.vhd(17): object \"data_out6\" assigned a value but never read" {  } { { "WPU_2DWPU.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_out7 WPU_2DWPU.vhd(17) " "Warning (10036): Verilog HDL or VHDL warning at WPU_2DWPU.vhd(17): object \"data_out7\" assigned a value but never read" {  } { { "WPU_2DWPU.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_in1 WPU_2DWPU.vhd(18) " "Warning (10541): VHDL Signal Declaration warning at WPU_2DWPU.vhd(18): used implicit default value for signal \"data_in1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "WPU_2DWPU.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_in2 WPU_2DWPU.vhd(18) " "Warning (10541): VHDL Signal Declaration warning at WPU_2DWPU.vhd(18): used implicit default value for signal \"data_in2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "WPU_2DWPU.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_in3 WPU_2DWPU.vhd(18) " "Warning (10541): VHDL Signal Declaration warning at WPU_2DWPU.vhd(18): used implicit default value for signal \"data_in3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "WPU_2DWPU.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_in4 WPU_2DWPU.vhd(18) " "Warning (10541): VHDL Signal Declaration warning at WPU_2DWPU.vhd(18): used implicit default value for signal \"data_in4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "WPU_2DWPU.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_in5 WPU_2DWPU.vhd(18) " "Warning (10541): VHDL Signal Declaration warning at WPU_2DWPU.vhd(18): used implicit default value for signal \"data_in5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "WPU_2DWPU.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_in6 WPU_2DWPU.vhd(18) " "Warning (10541): VHDL Signal Declaration warning at WPU_2DWPU.vhd(18): used implicit default value for signal \"data_in6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "WPU_2DWPU.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_in7 WPU_2DWPU.vhd(18) " "Warning (10541): VHDL Signal Declaration warning at WPU_2DWPU.vhd(18): used implicit default value for signal \"data_in7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "WPU_2DWPU.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdy_1 WPU_2DWPU.vhd(21) " "Warning (10036): Verilog HDL or VHDL warning at WPU_2DWPU.vhd(21): object \"rdy_1\" assigned a value but never read" {  } { { "WPU_2DWPU.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdy_2 WPU_2DWPU.vhd(21) " "Warning (10036): Verilog HDL or VHDL warning at WPU_2DWPU.vhd(21): object \"rdy_2\" assigned a value but never read" {  } { { "WPU_2DWPU.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdy_3 WPU_2DWPU.vhd(21) " "Warning (10036): Verilog HDL or VHDL warning at WPU_2DWPU.vhd(21): object \"rdy_3\" assigned a value but never read" {  } { { "WPU_2DWPU.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdy_4 WPU_2DWPU.vhd(21) " "Warning (10036): Verilog HDL or VHDL warning at WPU_2DWPU.vhd(21): object \"rdy_4\" assigned a value but never read" {  } { { "WPU_2DWPU.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdy_5 WPU_2DWPU.vhd(21) " "Warning (10036): Verilog HDL or VHDL warning at WPU_2DWPU.vhd(21): object \"rdy_5\" assigned a value but never read" {  } { { "WPU_2DWPU.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdy_6 WPU_2DWPU.vhd(21) " "Warning (10036): Verilog HDL or VHDL warning at WPU_2DWPU.vhd(21): object \"rdy_6\" assigned a value but never read" {  } { { "WPU_2DWPU.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdy_7 WPU_2DWPU.vhd(21) " "Warning (10036): Verilog HDL or VHDL warning at WPU_2DWPU.vhd(21): object \"rdy_7\" assigned a value but never read" {  } { { "WPU_2DWPU.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DataRam8PortManager WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface A:default " "Info (12129): Elaborating entity \"DataRam8PortManager\" using architecture \"A:default\" for hierarchy \"WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\"" {  } { { "WPU_2DWPU.vhd" "MemInterface" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU.vhd" 31 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DataDual32Ram WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\|DataDual32Ram:memory A:default " "Info (12129): Elaborating entity \"DataDual32Ram\" using architecture \"A:default\" for hierarchy \"WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\|DataDual32Ram:memory\"" {  } { { "DataRam8PortManager.vhd" "memory" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/DataRam8PortManager.vhd" 40 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DataRAM WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\|DataDual32Ram:memory\|DataRAM:mem0 A:syn " "Info (12129): Elaborating entity \"DataRAM\" using architecture \"A:syn\" for hierarchy \"WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\|DataDual32Ram:memory\|DataRAM:mem0\"" {  } { { "DataDual32Ram.vhd" "mem0" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/DataDual32Ram.vhd" 101 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\|DataDual32Ram:memory\|DataRAM:mem0\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\|DataDual32Ram:memory\|DataRAM:mem0\|altsyncram:altsyncram_component\"" {  } { { "DataRAM.vhd" "altsyncram_component" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/DataRAM.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\|DataDual32Ram:memory\|DataRAM:mem0\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\|DataDual32Ram:memory\|DataRAM:mem0\|altsyncram:altsyncram_component\"" {  } { { "DataRAM.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/DataRAM.vhd" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\|DataDual32Ram:memory\|DataRAM:mem0\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\|DataDual32Ram:memory\|DataRAM:mem0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info (12134): Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info (12134): Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info (12134): Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Info (12134): Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Info (12134): Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Info (12134): Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info (12134): Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info (12134): Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info (12134): Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info (12134): Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info (12134): Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info (12134): Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Info (12134): Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Info (12134): Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Info (12134): Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Info (12134): Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info (12134): Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Info (12134): Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info (12134): Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Info (12134): Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "DataRAM.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/DataRAM.vhd" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fui2.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fui2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fui2 " "Info (12023): Found entity 1: altsyncram_fui2" {  } { { "db/altsyncram_fui2.tdf" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/db/altsyncram_fui2.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fui2 WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\|DataDual32Ram:memory\|DataRAM:mem0\|altsyncram:altsyncram_component\|altsyncram_fui2:auto_generated " "Info (12128): Elaborating entity \"altsyncram_fui2\" for hierarchy \"WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\|DataDual32Ram:memory\|DataRAM:mem0\|altsyncram:altsyncram_component\|altsyncram_fui2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Info (12023): Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\|DataDual32Ram:memory\|DataRAM:mem0\|altsyncram:altsyncram_component\|altsyncram_fui2:auto_generated\|decode_rsa:decode2 " "Info (12128): Elaborating entity \"decode_rsa\" for hierarchy \"WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\|DataDual32Ram:memory\|DataRAM:mem0\|altsyncram:altsyncram_component\|altsyncram_fui2:auto_generated\|decode_rsa:decode2\"" {  } { { "db/altsyncram_fui2.tdf" "decode2" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/db/altsyncram_fui2.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bnb.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_bnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bnb " "Info (12023): Found entity 1: mux_bnb" {  } { { "db/mux_bnb.tdf" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/db/mux_bnb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_bnb WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\|DataDual32Ram:memory\|DataRAM:mem0\|altsyncram:altsyncram_component\|altsyncram_fui2:auto_generated\|mux_bnb:mux4 " "Info (12128): Elaborating entity \"mux_bnb\" for hierarchy \"WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\|DataDual32Ram:memory\|DataRAM:mem0\|altsyncram:altsyncram_component\|altsyncram_fui2:auto_generated\|mux_bnb:mux4\"" {  } { { "db/altsyncram_fui2.tdf" "mux4" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/db/altsyncram_fui2.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DataRamInterface WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\|DataRamInterface:manager0 A:default " "Info (12129): Elaborating entity \"DataRamInterface\" using architecture \"A:default\" for hierarchy \"WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\|DataRamInterface:manager0\"" {  } { { "DataRam8PortManager.vhd" "manager0" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/DataRam8PortManager.vhd" 45 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SharedWorkRegisters WPU_2DWPU:Processor\|SharedWorkRegisters:Registers A:default " "Info (12129): Elaborating entity \"SharedWorkRegisters\" using architecture \"A:default\" for hierarchy \"WPU_2DWPU:Processor\|SharedWorkRegisters:Registers\"" {  } { { "WPU_2DWPU.vhd" "Registers" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU.vhd" 40 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "GenReg32 WPU_2DWPU:Processor\|SharedWorkRegisters:Registers\|GenReg32:LIreg A:default " "Info (12129): Elaborating entity \"GenReg32\" using architecture \"A:default\" for hierarchy \"WPU_2DWPU:Processor\|SharedWorkRegisters:Registers\|GenReg32:LIreg\"" {  } { { "SharedWorkRegisters.vhd" "LIreg" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/SharedWorkRegisters.vhd" 15 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Core2DWPU WPU_2DWPU:Processor\|Core2DWPU:Core0 A:default " "Info (12129): Elaborating entity \"Core2DWPU\" using architecture \"A:default\" for hierarchy \"WPU_2DWPU:Processor\|Core2DWPU:Core0\"" {  } { { "WPU_2DWPU.vhd" "Core0" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU.vhd" 47 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "operandReady Core2DWPU.vhd(28) " "Warning (10541): VHDL Signal Declaration warning at Core2DWPU.vhd(28): used implicit default value for signal \"operandReady\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Core2DWPU.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/Core2DWPU.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_block Core2DWPU.vhd(34) " "Warning (10036): Verilog HDL or VHDL warning at Core2DWPU.vhd(34): object \"wr_block\" assigned a value but never read" {  } { { "Core2DWPU.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/Core2DWPU.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstrDecoder WPU_2DWPU:Processor\|Core2DWPU:Core0\|InstrDecoder:controller A:default " "Info (12129): Elaborating entity \"InstrDecoder\" using architecture \"A:default\" for hierarchy \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|InstrDecoder:controller\"" {  } { { "Core2DWPU.vhd" "controller" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/Core2DWPU.vhd" 52 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ProgramCounter WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramCounter:PC A:default " "Info (12129): Elaborating entity \"ProgramCounter\" using architecture \"A:default\" for hierarchy \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramCounter:PC\"" {  } { { "Core2DWPU.vhd" "PC" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/Core2DWPU.vhd" 70 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ProgramMem WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem A:default " "Info (12129): Elaborating entity \"ProgramMem\" using architecture \"A:default\" for hierarchy \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\"" {  } { { "Core2DWPU.vhd" "ProgramMem" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/Core2DWPU.vhd" 74 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ProgramROM WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\|ProgramROM:programmem A:syn " "Info (12129): Elaborating entity \"ProgramROM\" using architecture \"A:syn\" for hierarchy \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\|ProgramROM:programmem\"" {  } { { "ProgramMem.vhd" "programmem" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/ProgramMem.vhd" 20 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\"" {  } { { "ProgramROM.vhd" "altsyncram_component" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/ProgramROM.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\"" {  } { { "ProgramROM.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/ProgramROM.vhd" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info (12134): Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info (12134): Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info (12134): Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Info (12134): Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROMinit.hex " "Info (12134): Parameter \"init_file\" = \"ROMinit.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_B " "Info (12134): Parameter \"init_file_layout\" = \"PORT_B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Info (12134): Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Info (12134): Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info (12134): Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info (12134): Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info (12134): Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info (12134): Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info (12134): Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Info (12134): Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Info (12134): Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info (12134): Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info (12134): Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info (12134): Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Info (12134): Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ProgramROM.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/ProgramROM.vhd" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b262.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b262.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b262 " "Info (12023): Found entity 1: altsyncram_b262" {  } { { "db/altsyncram_b262.tdf" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/db/altsyncram_b262.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b262 WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_b262:auto_generated " "Info (12128): Elaborating entity \"altsyncram_b262\" for hierarchy \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_b262:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Operation WPU_2DWPU:Processor\|Core2DWPU:Core0\|Operation:ALU A:default " "Info (12129): Elaborating entity \"Operation\" using architecture \"A:default\" for hierarchy \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|Operation:ALU\"" {  } { { "Core2DWPU.vhd" "ALU" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/Core2DWPU.vhd" 77 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "OperandInOut WPU_2DWPU:Processor\|Core2DWPU:Core0\|OperandInOut:OperandMove A:default " "Info (12129): Elaborating entity \"OperandInOut\" using architecture \"A:default\" for hierarchy \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|OperandInOut:OperandMove\"" {  } { { "Core2DWPU.vhd" "OperandMove" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/Core2DWPU.vhd" 80 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "PrivateWorkRegisters WPU_2DWPU:Processor\|Core2DWPU:Core0\|PrivateWorkRegisters:privateRegs A:default " "Info (12129): Elaborating entity \"PrivateWorkRegisters\" using architecture \"A:default\" for hierarchy \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|PrivateWorkRegisters:privateRegs\"" {  } { { "Core2DWPU.vhd" "privateRegs" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/Core2DWPU.vhd" 88 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ISreg WPU_2DWPU:Processor\|Core2DWPU:Core0\|ISreg:ISregister A:default " "Info (12129): Elaborating entity \"ISreg\" using architecture \"A:default\" for hierarchy \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|ISreg:ISregister\"" {  } { { "Core2DWPU.vhd" "ISregister" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/Core2DWPU.vhd" 94 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RegWriteDemux WPU_2DWPU:Processor\|Core2DWPU:Core0\|RegWriteDemux:ARGdemux A:default " "Info (12129): Elaborating entity \"RegWriteDemux\" using architecture \"A:default\" for hierarchy \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|RegWriteDemux:ARGdemux\"" {  } { { "Core2DWPU.vhd" "ARGdemux" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/Core2DWPU.vhd" 97 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "IFW_Stack WPU_2DWPU:Processor\|Core2DWPU:Core0\|IFW_Stack:IFWstack A:default " "Info (12129): Elaborating entity \"IFW_Stack\" using architecture \"A:default\" for hierarchy \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|IFW_Stack:IFWstack\"" {  } { { "Core2DWPU.vhd" "IFWstack" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/Core2DWPU.vhd" 102 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstrStack_RAM WPU_2DWPU:Processor\|Core2DWPU:Core0\|IFW_Stack:IFWstack\|InstrStack_RAM:stackmem A:syn " "Info (12129): Elaborating entity \"InstrStack_RAM\" using architecture \"A:syn\" for hierarchy \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|IFW_Stack:IFWstack\|InstrStack_RAM:stackmem\"" {  } { { "IFW_Stack.vhd" "stackmem" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/IFW_Stack.vhd" 34 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram WPU_2DWPU:Processor\|Core2DWPU:Core0\|IFW_Stack:IFWstack\|InstrStack_RAM:stackmem\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|IFW_Stack:IFWstack\|InstrStack_RAM:stackmem\|altsyncram:altsyncram_component\"" {  } { { "InstrStack_RAM.vhd" "altsyncram_component" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/InstrStack_RAM.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "WPU_2DWPU:Processor\|Core2DWPU:Core0\|IFW_Stack:IFWstack\|InstrStack_RAM:stackmem\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|IFW_Stack:IFWstack\|InstrStack_RAM:stackmem\|altsyncram:altsyncram_component\"" {  } { { "InstrStack_RAM.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/InstrStack_RAM.vhd" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "WPU_2DWPU:Processor\|Core2DWPU:Core0\|IFW_Stack:IFWstack\|InstrStack_RAM:stackmem\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|IFW_Stack:IFWstack\|InstrStack_RAM:stackmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Info (12134): Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info (12134): Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info (12134): Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info (12134): Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Info (12134): Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Info (12134): Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info (12134): Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "InstrStack_RAM.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/InstrStack_RAM.vhd" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cpg1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cpg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cpg1 " "Info (12023): Found entity 1: altsyncram_cpg1" {  } { { "db/altsyncram_cpg1.tdf" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/db/altsyncram_cpg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cpg1 WPU_2DWPU:Processor\|Core2DWPU:Core0\|IFW_Stack:IFWstack\|InstrStack_RAM:stackmem\|altsyncram:altsyncram_component\|altsyncram_cpg1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_cpg1\" for hierarchy \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|IFW_Stack:IFWstack\|InstrStack_RAM:stackmem\|altsyncram:altsyncram_component\|altsyncram_cpg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ArgumentStack WPU_2DWPU:Processor\|Core2DWPU:Core0\|ArgumentStack:ARGstack A:default " "Info (12129): Elaborating entity \"ArgumentStack\" using architecture \"A:default\" for hierarchy \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|ArgumentStack:ARGstack\"" {  } { { "Core2DWPU.vhd" "ARGstack" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/Core2DWPU.vhd" 107 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ArgStack_RAM WPU_2DWPU:Processor\|Core2DWPU:Core0\|ArgumentStack:ARGstack\|ArgStack_RAM:stackmem A:syn " "Info (12129): Elaborating entity \"ArgStack_RAM\" using architecture \"A:syn\" for hierarchy \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|ArgumentStack:ARGstack\|ArgStack_RAM:stackmem\"" {  } { { "ArgumentStack.vhd" "stackmem" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/ArgumentStack.vhd" 23 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram WPU_2DWPU:Processor\|Core2DWPU:Core0\|ArgumentStack:ARGstack\|ArgStack_RAM:stackmem\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|ArgumentStack:ARGstack\|ArgStack_RAM:stackmem\|altsyncram:altsyncram_component\"" {  } { { "ArgStack_RAM.vhd" "altsyncram_component" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/ArgStack_RAM.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "WPU_2DWPU:Processor\|Core2DWPU:Core0\|ArgumentStack:ARGstack\|ArgStack_RAM:stackmem\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|ArgumentStack:ARGstack\|ArgStack_RAM:stackmem\|altsyncram:altsyncram_component\"" {  } { { "ArgStack_RAM.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/ArgStack_RAM.vhd" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "WPU_2DWPU:Processor\|Core2DWPU:Core0\|ArgumentStack:ARGstack\|ArgStack_RAM:stackmem\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|ArgumentStack:ARGstack\|ArgStack_RAM:stackmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Info (12134): Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info (12134): Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info (12134): Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info (12134): Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Info (12134): Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Info (12134): Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info (12134): Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ArgStack_RAM.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/ArgStack_RAM.vhd" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pqg1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pqg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pqg1 " "Info (12023): Found entity 1: altsyncram_pqg1" {  } { { "db/altsyncram_pqg1.tdf" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/db/altsyncram_pqg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pqg1 WPU_2DWPU:Processor\|Core2DWPU:Core0\|ArgumentStack:ARGstack\|ArgStack_RAM:stackmem\|altsyncram:altsyncram_component\|altsyncram_pqg1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_pqg1\" for hierarchy \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|ArgumentStack:ARGstack\|ArgStack_RAM:stackmem\|altsyncram:altsyncram_component\|altsyncram_pqg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "ready OperandMove " "Error (12002): Port \"ready\" does not exist in macrofunction \"OperandMove\"" {  } { { "Core2DWPU.vhd" "OperandMove" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/Core2DWPU.vhd" 80 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  32 s Quartus II 32-bit " "Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 32 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "339 " "Error: Peak virtual memory: 339 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 14 20:21:46 2012 " "Error: Processing ended: Sat Apr 14 20:21:46 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
