Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Sat Nov 30 18:23:12 2019
| Host             : DESKTOP-82CVG97 running 64-bit major release  (build 9200)
| Command          : report_power -file dmem_power_routed.rpt -pb dmem_power_summary_routed.pb -rpx dmem_power_routed.rpx
| Design           : dmem
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 8.476        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 8.358        |
| Device Static (W)        | 0.118        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 42.6         |
| Junction Temperature (C) | 67.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     0.056 |       33 |       --- |             --- |
|   LUT as Distributed RAM |     0.051 |       32 |      9600 |            0.33 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
| Signals                  |     0.546 |       73 |       --- |             --- |
| I/O                      |     7.756 |       72 |       106 |           67.92 |
| Static Power             |     0.118 |          |           |                 |
| Total                    |     8.476 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.807 |       0.758 |      0.049 |
| Vccaux    |       1.800 |     0.639 |       0.622 |      0.017 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     3.601 |       3.600 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------+-----------+
| Name                 | Power (W) |
+----------------------+-----------+
| dmem                 |     8.358 |
|   mem_reg_0_63_0_0   |     0.011 |
|   mem_reg_0_63_10_10 |     0.011 |
|   mem_reg_0_63_11_11 |     0.010 |
|   mem_reg_0_63_12_12 |     0.010 |
|   mem_reg_0_63_13_13 |     0.010 |
|   mem_reg_0_63_14_14 |     0.011 |
|   mem_reg_0_63_15_15 |     0.010 |
|   mem_reg_0_63_16_16 |     0.011 |
|   mem_reg_0_63_17_17 |     0.011 |
|   mem_reg_0_63_18_18 |     0.012 |
|   mem_reg_0_63_19_19 |     0.011 |
|   mem_reg_0_63_1_1   |     0.011 |
|   mem_reg_0_63_20_20 |     0.011 |
|   mem_reg_0_63_21_21 |     0.011 |
|   mem_reg_0_63_22_22 |     0.011 |
|   mem_reg_0_63_23_23 |     0.011 |
|   mem_reg_0_63_24_24 |     0.013 |
|   mem_reg_0_63_25_25 |     0.013 |
|   mem_reg_0_63_26_26 |     0.013 |
|   mem_reg_0_63_27_27 |     0.014 |
|   mem_reg_0_63_28_28 |     0.014 |
|   mem_reg_0_63_29_29 |     0.014 |
|   mem_reg_0_63_2_2   |     0.011 |
|   mem_reg_0_63_30_30 |     0.014 |
|   mem_reg_0_63_31_31 |     0.016 |
|   mem_reg_0_63_3_3   |     0.010 |
|   mem_reg_0_63_4_4   |     0.010 |
|   mem_reg_0_63_5_5   |     0.010 |
|   mem_reg_0_63_6_6   |     0.010 |
|   mem_reg_0_63_7_7   |     0.010 |
|   mem_reg_0_63_8_8   |     0.010 |
|   mem_reg_0_63_9_9   |     0.010 |
+----------------------+-----------+


