Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr 10 13:38:41 2024
| Host         : rbrinson running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MineSweepWrapper_timing_summary_routed.rpt -pb MineSweepWrapper_timing_summary_routed.pb -rpx MineSweepWrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MineSweepWrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   33          
TIMING-20  Warning   Non-clocked latch               18          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (174)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (174)
--------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MOVE_SYNC[15].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MOVE_SYNC[1].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MOVE_SYNC[2].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MOVE_SYNC[3].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MOVE_SYNC[4].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MOVE_SYNC[5].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MOVE_SYNC[6].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MOVE_SYNC[7].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MOVE_SYNC[8].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: MineSweep_inst/FSM_sequential_currState_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: MineSweep_inst/FSM_sequential_currState_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MineSweep_inst/MOVE.moveTraker_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MineSweep_inst/MOVE.moveTraker_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MineSweep_inst/MOVE.moveTraker_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MineSweep_inst/MOVE.moveTraker_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MineSweep_inst/MOVE.moveTraker_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MineSweep_inst/MOVE.moveTraker_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MineSweep_inst/MOVE.moveTraker_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MineSweep_inst/MOVE.moveTraker_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MineSweep_inst/MOVE.moveTraker_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MineSweep_inst/MOVE.moveTraker_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MineSweep_inst/MOVE.moveTraker_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MineSweep_inst/MOVE.moveTraker_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MineSweep_inst/MOVE.moveTraker_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MineSweep_inst/MOVE.moveTraker_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MineSweep_inst/MOVE.moveTraker_reg[8]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: MineSweep_inst/MOVE.moveTraker_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18)
-------------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.095        0.000                      0                   34        0.223        0.000                      0                   34        4.020        0.000                       0                    54  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.095        0.000                      0                   34        0.223        0.000                      0                   34        4.020        0.000                       0                    54  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.095ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.095ns  (required time - arrival time)
  Source:                 MOVE_SYNC[5].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_SYNC[5].SynchronizerChain_inst/syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.773ns (41.886%)  route 1.072ns (58.114%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.630     5.151    MOVE_SYNC[5].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X6Y35          FDRE                                         r  MOVE_SYNC[5].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.478     5.629 r  MOVE_SYNC[5].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/Q
                         net (fo=1, routed)           1.072     6.702    MOVE_SYNC[5].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1_n_0
    SLICE_X12Y35         LUT2 (Prop_lut2_I0_O)        0.295     6.997 r  MOVE_SYNC[5].SynchronizerChain_inst/MOVE_SYNC_gate__4/O
                         net (fo=1, routed)           0.000     6.997    MOVE_SYNC[5].SynchronizerChain_inst/MOVE_SYNC_gate__4_n_0
    SLICE_X12Y35         FDCE                                         r  MOVE_SYNC[5].SynchronizerChain_inst/syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.445    14.786    MOVE_SYNC[5].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X12Y35         FDCE                                         r  MOVE_SYNC[5].SynchronizerChain_inst/syncChain_reg[3]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X12Y35         FDCE (Setup_fdce_C_D)        0.081    15.092    MOVE_SYNC[5].SynchronizerChain_inst/syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                          -6.997    
  -------------------------------------------------------------------
                         slack                                  8.095    

Slack (MET) :             8.158ns  (required time - arrival time)
  Source:                 MOVE_SYNC_c_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.642ns (34.589%)  route 1.214ns (65.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X14Y36         FDCE                                         r  MOVE_SYNC_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  MOVE_SYNC_c_1/Q
                         net (fo=16, routed)          1.214     6.817    MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[3]_1
    SLICE_X12Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.941 r  MOVE_SYNC[0].SynchronizerChain_inst/MOVE_SYNC_gate/O
                         net (fo=1, routed)           0.000     6.941    MOVE_SYNC[0].SynchronizerChain_inst/MOVE_SYNC_gate_n_0
    SLICE_X12Y32         FDCE                                         r  MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.442    14.783    MOVE_SYNC[0].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X12Y32         FDCE                                         r  MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[3]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X12Y32         FDCE (Setup_fdce_C_D)        0.077    15.099    MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -6.941    
  -------------------------------------------------------------------
                         slack                                  8.158    

Slack (MET) :             8.172ns  (required time - arrival time)
  Source:                 MOVE_SYNC_c_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_SYNC[1].SynchronizerChain_inst/syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.642ns (34.776%)  route 1.204ns (65.224%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X14Y36         FDCE                                         r  MOVE_SYNC_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  MOVE_SYNC_c_1/Q
                         net (fo=16, routed)          1.204     6.807    MOVE_SYNC[1].SynchronizerChain_inst/syncChain_reg[3]_1
    SLICE_X12Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.931 r  MOVE_SYNC[1].SynchronizerChain_inst/MOVE_SYNC_gate__0/O
                         net (fo=1, routed)           0.000     6.931    MOVE_SYNC[1].SynchronizerChain_inst/MOVE_SYNC_gate__0_n_0
    SLICE_X12Y32         FDCE                                         r  MOVE_SYNC[1].SynchronizerChain_inst/syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.442    14.783    MOVE_SYNC[1].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X12Y32         FDCE                                         r  MOVE_SYNC[1].SynchronizerChain_inst/syncChain_reg[3]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X12Y32         FDCE (Setup_fdce_C_D)        0.081    15.103    MOVE_SYNC[1].SynchronizerChain_inst/syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -6.931    
  -------------------------------------------------------------------
                         slack                                  8.172    

Slack (MET) :             8.177ns  (required time - arrival time)
  Source:                 MOVE_SYNC_c_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_SYNC[7].SynchronizerChain_inst/syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.642ns (34.964%)  route 1.194ns (65.036%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X14Y36         FDCE                                         r  MOVE_SYNC_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  MOVE_SYNC_c_1/Q
                         net (fo=16, routed)          1.194     6.797    MOVE_SYNC[7].SynchronizerChain_inst/syncChain_reg[3]_1
    SLICE_X14Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.921 r  MOVE_SYNC[7].SynchronizerChain_inst/MOVE_SYNC_gate__6/O
                         net (fo=1, routed)           0.000     6.921    MOVE_SYNC[7].SynchronizerChain_inst/MOVE_SYNC_gate__6_n_0
    SLICE_X14Y32         FDCE                                         r  MOVE_SYNC[7].SynchronizerChain_inst/syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.442    14.783    MOVE_SYNC[7].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y32         FDCE                                         r  MOVE_SYNC[7].SynchronizerChain_inst/syncChain_reg[3]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X14Y32         FDCE (Setup_fdce_C_D)        0.077    15.099    MOVE_SYNC[7].SynchronizerChain_inst/syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -6.921    
  -------------------------------------------------------------------
                         slack                                  8.177    

Slack (MET) :             8.299ns  (required time - arrival time)
  Source:                 MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 0.773ns (45.024%)  route 0.944ns (54.976%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.569     5.090    MOVE_SYNC[13].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y43         FDRE                                         r  MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.478     5.568 r  MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/Q
                         net (fo=1, routed)           0.944     6.512    MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1_n_0
    SLICE_X14Y38         LUT2 (Prop_lut2_I0_O)        0.295     6.807 r  MOVE_SYNC[13].SynchronizerChain_inst/MOVE_SYNC_gate__12/O
                         net (fo=1, routed)           0.000     6.807    MOVE_SYNC[13].SynchronizerChain_inst/MOVE_SYNC_gate__12_n_0
    SLICE_X14Y38         FDCE                                         r  MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.447    14.788    MOVE_SYNC[13].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y38         FDCE                                         r  MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[3]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X14Y38         FDCE (Setup_fdce_C_D)        0.079    15.106    MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -6.807    
  -------------------------------------------------------------------
                         slack                                  8.299    

Slack (MET) :             8.314ns  (required time - arrival time)
  Source:                 MOVE_SYNC_c_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_SYNC[3].SynchronizerChain_inst/syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.642ns (37.718%)  route 1.060ns (62.282%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X14Y36         FDCE                                         r  MOVE_SYNC_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  MOVE_SYNC_c_1/Q
                         net (fo=16, routed)          1.060     6.663    MOVE_SYNC[3].SynchronizerChain_inst/syncChain_reg[3]_1
    SLICE_X12Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.787 r  MOVE_SYNC[3].SynchronizerChain_inst/MOVE_SYNC_gate__2/O
                         net (fo=1, routed)           0.000     6.787    MOVE_SYNC[3].SynchronizerChain_inst/MOVE_SYNC_gate__2_n_0
    SLICE_X12Y32         FDCE                                         r  MOVE_SYNC[3].SynchronizerChain_inst/syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.442    14.783    MOVE_SYNC[3].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X12Y32         FDCE                                         r  MOVE_SYNC[3].SynchronizerChain_inst/syncChain_reg[3]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X12Y32         FDCE (Setup_fdce_C_D)        0.079    15.101    MOVE_SYNC[3].SynchronizerChain_inst/syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -6.787    
  -------------------------------------------------------------------
                         slack                                  8.314    

Slack (MET) :             8.326ns  (required time - arrival time)
  Source:                 MOVE_SYNC_c_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_SYNC[4].SynchronizerChain_inst/syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 0.642ns (38.012%)  route 1.047ns (61.988%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X14Y36         FDCE                                         r  MOVE_SYNC_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  MOVE_SYNC_c_1/Q
                         net (fo=16, routed)          1.047     6.650    MOVE_SYNC[4].SynchronizerChain_inst/syncChain_reg[3]_1
    SLICE_X12Y33         LUT2 (Prop_lut2_I1_O)        0.124     6.774 r  MOVE_SYNC[4].SynchronizerChain_inst/MOVE_SYNC_gate__3/O
                         net (fo=1, routed)           0.000     6.774    MOVE_SYNC[4].SynchronizerChain_inst/MOVE_SYNC_gate__3_n_0
    SLICE_X12Y33         FDCE                                         r  MOVE_SYNC[4].SynchronizerChain_inst/syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.443    14.784    MOVE_SYNC[4].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X12Y33         FDCE                                         r  MOVE_SYNC[4].SynchronizerChain_inst/syncChain_reg[3]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X12Y33         FDCE (Setup_fdce_C_D)        0.077    15.100    MOVE_SYNC[4].SynchronizerChain_inst/syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -6.774    
  -------------------------------------------------------------------
                         slack                                  8.326    

Slack (MET) :             8.340ns  (required time - arrival time)
  Source:                 MOVE_SYNC_c_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_SYNC[6].SynchronizerChain_inst/syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.679ns  (logic 0.642ns (38.238%)  route 1.037ns (61.762%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X14Y36         FDCE                                         r  MOVE_SYNC_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  MOVE_SYNC_c_1/Q
                         net (fo=16, routed)          1.037     6.640    MOVE_SYNC[6].SynchronizerChain_inst/syncChain_reg[3]_2
    SLICE_X12Y33         LUT2 (Prop_lut2_I1_O)        0.124     6.764 r  MOVE_SYNC[6].SynchronizerChain_inst/MOVE_SYNC_gate__5/O
                         net (fo=1, routed)           0.000     6.764    MOVE_SYNC[6].SynchronizerChain_inst/MOVE_SYNC_gate__5_n_0
    SLICE_X12Y33         FDCE                                         r  MOVE_SYNC[6].SynchronizerChain_inst/syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.443    14.784    MOVE_SYNC[6].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X12Y33         FDCE                                         r  MOVE_SYNC[6].SynchronizerChain_inst/syncChain_reg[3]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X12Y33         FDCE (Setup_fdce_C_D)        0.081    15.104    MOVE_SYNC[6].SynchronizerChain_inst/syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -6.764    
  -------------------------------------------------------------------
                         slack                                  8.340    

Slack (MET) :             8.362ns  (required time - arrival time)
  Source:                 MOVE_SYNC[2].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_SYNC[2].SynchronizerChain_inst/syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.649ns  (logic 0.774ns (46.944%)  route 0.875ns (53.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.555     5.076    MOVE_SYNC[2].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X10Y28         FDRE                                         r  MOVE_SYNC[2].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.478     5.554 r  MOVE_SYNC[2].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/Q
                         net (fo=1, routed)           0.875     6.429    MOVE_SYNC[2].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1_n_0
    SLICE_X12Y32         LUT2 (Prop_lut2_I0_O)        0.296     6.725 r  MOVE_SYNC[2].SynchronizerChain_inst/MOVE_SYNC_gate__1/O
                         net (fo=1, routed)           0.000     6.725    MOVE_SYNC[2].SynchronizerChain_inst/MOVE_SYNC_gate__1_n_0
    SLICE_X12Y32         FDCE                                         r  MOVE_SYNC[2].SynchronizerChain_inst/syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.442    14.783    MOVE_SYNC[2].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X12Y32         FDCE                                         r  MOVE_SYNC[2].SynchronizerChain_inst/syncChain_reg[3]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X12Y32         FDCE (Setup_fdce_C_D)        0.079    15.087    MOVE_SYNC[2].SynchronizerChain_inst/syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -6.725    
  -------------------------------------------------------------------
                         slack                                  8.362    

Slack (MET) :             8.425ns  (required time - arrival time)
  Source:                 MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.779ns (48.865%)  route 0.815ns (51.135%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.567     5.088    MOVE_SYNC[11].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y39         FDRE                                         r  MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.478     5.566 r  MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/Q
                         net (fo=1, routed)           0.815     6.381    MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1_n_0
    SLICE_X14Y38         LUT2 (Prop_lut2_I0_O)        0.301     6.682 r  MOVE_SYNC[11].SynchronizerChain_inst/MOVE_SYNC_gate__10/O
                         net (fo=1, routed)           0.000     6.682    MOVE_SYNC[11].SynchronizerChain_inst/MOVE_SYNC_gate__10_n_0
    SLICE_X14Y38         FDCE                                         r  MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.447    14.788    MOVE_SYNC[11].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y38         FDCE                                         r  MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[3]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X14Y38         FDCE (Setup_fdce_C_D)        0.081    15.108    MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                          -6.682    
  -------------------------------------------------------------------
                         slack                                  8.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.246ns (65.114%)  route 0.132ns (34.886%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.561     1.444    MOVE_SYNC[9].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X10Y33         FDRE                                         r  MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.148     1.592 r  MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/Q
                         net (fo=1, routed)           0.132     1.724    MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1_n_0
    SLICE_X12Y33         LUT2 (Prop_lut2_I0_O)        0.098     1.822 r  MOVE_SYNC[9].SynchronizerChain_inst/MOVE_SYNC_gate__8/O
                         net (fo=1, routed)           0.000     1.822    MOVE_SYNC[9].SynchronizerChain_inst/MOVE_SYNC_gate__8_n_0
    SLICE_X12Y33         FDCE                                         r  MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.829     1.956    MOVE_SYNC[9].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X12Y33         FDCE                                         r  MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X12Y33         FDCE (Hold_fdce_C_D)         0.121     1.599    MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.246ns (68.406%)  route 0.114ns (31.594%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.564     1.447    MOVE_SYNC[10].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y39         FDRE                                         r  MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.148     1.595 r  MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/Q
                         net (fo=1, routed)           0.114     1.709    MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1_n_0
    SLICE_X14Y38         LUT2 (Prop_lut2_I0_O)        0.098     1.807 r  MOVE_SYNC[10].SynchronizerChain_inst/MOVE_SYNC_gate__9/O
                         net (fo=1, routed)           0.000     1.807    MOVE_SYNC[10].SynchronizerChain_inst/MOVE_SYNC_gate__9_n_0
    SLICE_X14Y38         FDCE                                         r  MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.834     1.961    MOVE_SYNC[10].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y38         FDCE                                         r  MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X14Y38         FDCE (Hold_fdce_C_D)         0.120     1.583    MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 MOVE_SYNC_c_0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_SYNC_c_1/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.314%)  route 0.190ns (53.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X14Y36         FDCE                                         r  MOVE_SYNC_c_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  MOVE_SYNC_c_0/Q
                         net (fo=1, routed)           0.190     1.799    MOVE_SYNC_c_0_n_0
    SLICE_X14Y36         FDCE                                         r  MOVE_SYNC_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X14Y36         FDCE                                         r  MOVE_SYNC_c_1/C
                         clock pessimism             -0.513     1.445    
    SLICE_X14Y36         FDCE (Hold_fdce_C_D)         0.086     1.531    MOVE_SYNC_c_1
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.246ns (55.690%)  route 0.196ns (44.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.561     1.444    MOVE_SYNC[14].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X10Y33         FDRE                                         r  MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.148     1.592 r  MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/Q
                         net (fo=1, routed)           0.196     1.788    MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1_n_0
    SLICE_X12Y35         LUT2 (Prop_lut2_I0_O)        0.098     1.886 r  MOVE_SYNC[14].SynchronizerChain_inst/MOVE_SYNC_gate__13/O
                         net (fo=1, routed)           0.000     1.886    MOVE_SYNC[14].SynchronizerChain_inst/MOVE_SYNC_gate__13_n_0
    SLICE_X12Y35         FDCE                                         r  MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.831     1.958    MOVE_SYNC[14].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X12Y35         FDCE                                         r  MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[3]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X12Y35         FDCE (Hold_fdce_C_D)         0.120     1.600    MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 MOVE_SYNC_c_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.209ns (48.032%)  route 0.226ns (51.968%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X14Y36         FDCE                                         r  MOVE_SYNC_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  MOVE_SYNC_c_1/Q
                         net (fo=16, routed)          0.226     1.835    MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[3]_2
    SLICE_X14Y37         LUT2 (Prop_lut2_I1_O)        0.045     1.880 r  MOVE_SYNC[12].SynchronizerChain_inst/MOVE_SYNC_gate__11/O
                         net (fo=1, routed)           0.000     1.880    MOVE_SYNC[12].SynchronizerChain_inst/MOVE_SYNC_gate__11_n_0
    SLICE_X14Y37         FDCE                                         r  MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.832     1.959    MOVE_SYNC[12].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y37         FDCE                                         r  MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[3]/C
                         clock pessimism             -0.498     1.461    
    SLICE_X14Y37         FDCE (Hold_fdce_C_D)         0.120     1.581    MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 MOVE_SYNC[15].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_SYNC[15].SynchronizerChain_inst/syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.246ns (55.425%)  route 0.198ns (44.575%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.564     1.447    MOVE_SYNC[15].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y39         FDRE                                         r  MOVE_SYNC[15].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.148     1.595 r  MOVE_SYNC[15].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/Q
                         net (fo=1, routed)           0.198     1.793    MOVE_SYNC[15].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1_n_0
    SLICE_X14Y38         LUT2 (Prop_lut2_I0_O)        0.098     1.891 r  MOVE_SYNC[15].SynchronizerChain_inst/MOVE_SYNC_gate__14/O
                         net (fo=1, routed)           0.000     1.891    MOVE_SYNC[15].SynchronizerChain_inst/MOVE_SYNC_gate__14_n_0
    SLICE_X14Y38         FDCE                                         r  MOVE_SYNC[15].SynchronizerChain_inst/syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.834     1.961    MOVE_SYNC[15].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y38         FDCE                                         r  MOVE_SYNC[15].SynchronizerChain_inst/syncChain_reg[3]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X14Y38         FDCE (Hold_fdce_C_D)         0.121     1.584    MOVE_SYNC[15].SynchronizerChain_inst/syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 MOVE_SYNC[3].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_SYNC[3].SynchronizerChain_inst/syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.246ns (50.929%)  route 0.237ns (49.071%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.556     1.439    MOVE_SYNC[3].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X10Y28         FDRE                                         r  MOVE_SYNC[3].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.148     1.587 r  MOVE_SYNC[3].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/Q
                         net (fo=1, routed)           0.237     1.824    MOVE_SYNC[3].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1_n_0
    SLICE_X12Y32         LUT2 (Prop_lut2_I0_O)        0.098     1.922 r  MOVE_SYNC[3].SynchronizerChain_inst/MOVE_SYNC_gate__2/O
                         net (fo=1, routed)           0.000     1.922    MOVE_SYNC[3].SynchronizerChain_inst/MOVE_SYNC_gate__2_n_0
    SLICE_X12Y32         FDCE                                         r  MOVE_SYNC[3].SynchronizerChain_inst/syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.828     1.955    MOVE_SYNC[3].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X12Y32         FDCE                                         r  MOVE_SYNC[3].SynchronizerChain_inst/syncChain_reg[3]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X12Y32         FDCE (Hold_fdce_C_D)         0.121     1.598    MOVE_SYNC[3].SynchronizerChain_inst/syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 MOVE_SYNC[7].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_SYNC[7].SynchronizerChain_inst/syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.246ns (52.720%)  route 0.221ns (47.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.559     1.442    MOVE_SYNC[7].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y31         FDRE                                         r  MOVE_SYNC[7].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.148     1.590 r  MOVE_SYNC[7].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/Q
                         net (fo=1, routed)           0.221     1.811    MOVE_SYNC[7].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1_n_0
    SLICE_X14Y32         LUT2 (Prop_lut2_I0_O)        0.098     1.909 r  MOVE_SYNC[7].SynchronizerChain_inst/MOVE_SYNC_gate__6/O
                         net (fo=1, routed)           0.000     1.909    MOVE_SYNC[7].SynchronizerChain_inst/MOVE_SYNC_gate__6_n_0
    SLICE_X14Y32         FDCE                                         r  MOVE_SYNC[7].SynchronizerChain_inst/syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.828     1.955    MOVE_SYNC[7].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y32         FDCE                                         r  MOVE_SYNC[7].SynchronizerChain_inst/syncChain_reg[3]/C
                         clock pessimism             -0.498     1.457    
    SLICE_X14Y32         FDCE (Hold_fdce_C_D)         0.120     1.577    MOVE_SYNC[7].SynchronizerChain_inst/syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 MOVE_SYNC[6].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_SYNC[6].SynchronizerChain_inst/syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.246ns (50.350%)  route 0.243ns (49.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.561     1.444    MOVE_SYNC[6].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X10Y33         FDRE                                         r  MOVE_SYNC[6].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.148     1.592 r  MOVE_SYNC[6].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/Q
                         net (fo=1, routed)           0.243     1.835    MOVE_SYNC[6].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1_n_0
    SLICE_X12Y33         LUT2 (Prop_lut2_I0_O)        0.098     1.933 r  MOVE_SYNC[6].SynchronizerChain_inst/MOVE_SYNC_gate__5/O
                         net (fo=1, routed)           0.000     1.933    MOVE_SYNC[6].SynchronizerChain_inst/MOVE_SYNC_gate__5_n_0
    SLICE_X12Y33         FDCE                                         r  MOVE_SYNC[6].SynchronizerChain_inst/syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.829     1.956    MOVE_SYNC[6].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X12Y33         FDCE                                         r  MOVE_SYNC[6].SynchronizerChain_inst/syncChain_reg[3]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X12Y33         FDCE (Hold_fdce_C_D)         0.121     1.599    MOVE_SYNC[6].SynchronizerChain_inst/syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.246ns (49.018%)  route 0.256ns (50.982%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.556     1.439    MOVE_SYNC[0].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X10Y28         FDRE                                         r  MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.148     1.587 r  MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/Q
                         net (fo=1, routed)           0.256     1.843    MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1_n_0
    SLICE_X12Y32         LUT2 (Prop_lut2_I0_O)        0.098     1.941 r  MOVE_SYNC[0].SynchronizerChain_inst/MOVE_SYNC_gate/O
                         net (fo=1, routed)           0.000     1.941    MOVE_SYNC[0].SynchronizerChain_inst/MOVE_SYNC_gate_n_0
    SLICE_X12Y32         FDCE                                         r  MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.828     1.955    MOVE_SYNC[0].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X12Y32         FDCE                                         r  MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[3]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X12Y32         FDCE (Hold_fdce_C_D)         0.120     1.597    MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.344    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X14Y36   MOVE_SYNC_c/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X14Y36   MOVE_SYNC_c_0/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X14Y36   MOVE_SYNC_c_1/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X10Y28   MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X12Y32   MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X14Y39   MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X14Y38   MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X14Y39   MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X14Y38   MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[3]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y28   MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y28   MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y39   MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y39   MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y39   MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y39   MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y39   MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y39   MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y43   MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y43   MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y28   MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y28   MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y39   MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y39   MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y39   MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y39   MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y39   MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y39   MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y43   MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y43   MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MineSweep_inst/MOVE.moveTraker_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.936ns  (logic 4.654ns (38.994%)  route 7.282ns (61.006%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         LDCE                         0.000     0.000 r  MineSweep_inst/MOVE.moveTraker_reg[15]/G
    SLICE_X13Y38         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  MineSweep_inst/MOVE.moveTraker_reg[15]/Q
                         net (fo=3, routed)           0.832     1.593    MineSweep_inst/FSM_sequential_currState_reg[1]_0[0]
    SLICE_X13Y36         LUT2 (Prop_lut2_I0_O)        0.124     1.717 r  MineSweep_inst/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.848     2.564    MineSweep_inst/led_OBUF[15]_inst_i_4_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I1_O)        0.124     2.688 r  MineSweep_inst/led_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.433     3.121    MineSweep_inst/led_OBUF[15]_inst_i_2_n_0
    SLICE_X13Y35         LUT4 (Prop_lut4_I0_O)        0.124     3.245 r  MineSweep_inst/led_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          5.170     8.415    led_OBUF[0]
    L1                   OBUF (Prop_obuf_I_O)         3.521    11.936 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    11.936    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/MOVE.moveTraker_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.581ns  (logic 4.640ns (40.067%)  route 6.941ns (59.933%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         LDCE                         0.000     0.000 r  MineSweep_inst/MOVE.moveTraker_reg[15]/G
    SLICE_X13Y38         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  MineSweep_inst/MOVE.moveTraker_reg[15]/Q
                         net (fo=3, routed)           0.832     1.593    MineSweep_inst/FSM_sequential_currState_reg[1]_0[0]
    SLICE_X13Y36         LUT2 (Prop_lut2_I0_O)        0.124     1.717 r  MineSweep_inst/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.848     2.564    MineSweep_inst/led_OBUF[15]_inst_i_4_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I1_O)        0.124     2.688 r  MineSweep_inst/led_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.433     3.121    MineSweep_inst/led_OBUF[15]_inst_i_2_n_0
    SLICE_X13Y35         LUT4 (Prop_lut4_I0_O)        0.124     3.245 r  MineSweep_inst/led_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          4.829     8.074    led_OBUF[0]
    N3                   OBUF (Prop_obuf_I_O)         3.507    11.581 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    11.581    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/MOVE.moveTraker_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.544ns  (logic 4.651ns (40.291%)  route 6.893ns (59.709%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         LDCE                         0.000     0.000 r  MineSweep_inst/MOVE.moveTraker_reg[15]/G
    SLICE_X13Y38         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  MineSweep_inst/MOVE.moveTraker_reg[15]/Q
                         net (fo=3, routed)           0.832     1.593    MineSweep_inst/FSM_sequential_currState_reg[1]_0[0]
    SLICE_X13Y36         LUT2 (Prop_lut2_I0_O)        0.124     1.717 r  MineSweep_inst/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.848     2.564    MineSweep_inst/led_OBUF[15]_inst_i_4_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I1_O)        0.124     2.688 r  MineSweep_inst/led_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.433     3.121    MineSweep_inst/led_OBUF[15]_inst_i_2_n_0
    SLICE_X13Y35         LUT4 (Prop_lut4_I0_O)        0.124     3.245 r  MineSweep_inst/led_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          4.781     8.026    led_OBUF[0]
    P3                   OBUF (Prop_obuf_I_O)         3.518    11.544 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    11.544    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/MOVE.moveTraker_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.502ns  (logic 4.639ns (40.333%)  route 6.863ns (59.667%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         LDCE                         0.000     0.000 r  MineSweep_inst/MOVE.moveTraker_reg[15]/G
    SLICE_X13Y38         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  MineSweep_inst/MOVE.moveTraker_reg[15]/Q
                         net (fo=3, routed)           0.832     1.593    MineSweep_inst/FSM_sequential_currState_reg[1]_0[0]
    SLICE_X13Y36         LUT2 (Prop_lut2_I0_O)        0.124     1.717 r  MineSweep_inst/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.848     2.564    MineSweep_inst/led_OBUF[15]_inst_i_4_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I1_O)        0.124     2.688 r  MineSweep_inst/led_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.433     3.121    MineSweep_inst/led_OBUF[15]_inst_i_2_n_0
    SLICE_X13Y35         LUT4 (Prop_lut4_I0_O)        0.124     3.245 r  MineSweep_inst/led_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          4.751     7.996    led_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         3.506    11.502 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.502    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/MOVE.moveTraker_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.356ns  (logic 4.634ns (40.804%)  route 6.722ns (59.196%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         LDCE                         0.000     0.000 r  MineSweep_inst/MOVE.moveTraker_reg[15]/G
    SLICE_X13Y38         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  MineSweep_inst/MOVE.moveTraker_reg[15]/Q
                         net (fo=3, routed)           0.832     1.593    MineSweep_inst/FSM_sequential_currState_reg[1]_0[0]
    SLICE_X13Y36         LUT2 (Prop_lut2_I0_O)        0.124     1.717 r  MineSweep_inst/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.848     2.564    MineSweep_inst/led_OBUF[15]_inst_i_4_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I1_O)        0.124     2.688 r  MineSweep_inst/led_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.433     3.121    MineSweep_inst/led_OBUF[15]_inst_i_2_n_0
    SLICE_X13Y35         LUT4 (Prop_lut4_I0_O)        0.124     3.245 r  MineSweep_inst/led_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          4.610     7.855    led_OBUF[0]
    V14                  OBUF (Prop_obuf_I_O)         3.501    11.356 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.356    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/MOVE.moveTraker_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.208ns  (logic 4.637ns (41.371%)  route 6.571ns (58.629%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         LDCE                         0.000     0.000 r  MineSweep_inst/MOVE.moveTraker_reg[15]/G
    SLICE_X13Y38         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  MineSweep_inst/MOVE.moveTraker_reg[15]/Q
                         net (fo=3, routed)           0.832     1.593    MineSweep_inst/FSM_sequential_currState_reg[1]_0[0]
    SLICE_X13Y36         LUT2 (Prop_lut2_I0_O)        0.124     1.717 r  MineSweep_inst/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.848     2.564    MineSweep_inst/led_OBUF[15]_inst_i_4_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I1_O)        0.124     2.688 r  MineSweep_inst/led_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.433     3.121    MineSweep_inst/led_OBUF[15]_inst_i_2_n_0
    SLICE_X13Y35         LUT4 (Prop_lut4_I0_O)        0.124     3.245 r  MineSweep_inst/led_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          4.459     7.704    led_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         3.504    11.208 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.208    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/MOVE.moveTraker_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.058ns  (logic 4.638ns (41.939%)  route 6.421ns (58.061%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         LDCE                         0.000     0.000 r  MineSweep_inst/MOVE.moveTraker_reg[15]/G
    SLICE_X13Y38         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  MineSweep_inst/MOVE.moveTraker_reg[15]/Q
                         net (fo=3, routed)           0.832     1.593    MineSweep_inst/FSM_sequential_currState_reg[1]_0[0]
    SLICE_X13Y36         LUT2 (Prop_lut2_I0_O)        0.124     1.717 r  MineSweep_inst/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.848     2.564    MineSweep_inst/led_OBUF[15]_inst_i_4_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I1_O)        0.124     2.688 r  MineSweep_inst/led_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.433     3.121    MineSweep_inst/led_OBUF[15]_inst_i_2_n_0
    SLICE_X13Y35         LUT4 (Prop_lut4_I0_O)        0.124     3.245 r  MineSweep_inst/led_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          4.309     7.554    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    11.058 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.058    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/MOVE.moveTraker_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.957ns  (logic 4.648ns (42.425%)  route 6.308ns (57.575%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         LDCE                         0.000     0.000 r  MineSweep_inst/MOVE.moveTraker_reg[15]/G
    SLICE_X13Y38         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  MineSweep_inst/MOVE.moveTraker_reg[15]/Q
                         net (fo=3, routed)           0.832     1.593    MineSweep_inst/FSM_sequential_currState_reg[1]_0[0]
    SLICE_X13Y36         LUT2 (Prop_lut2_I0_O)        0.124     1.717 r  MineSweep_inst/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.848     2.564    MineSweep_inst/led_OBUF[15]_inst_i_4_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I1_O)        0.124     2.688 r  MineSweep_inst/led_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.433     3.121    MineSweep_inst/led_OBUF[15]_inst_i_2_n_0
    SLICE_X13Y35         LUT4 (Prop_lut4_I0_O)        0.124     3.245 r  MineSweep_inst/led_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          4.196     7.441    led_OBUF[0]
    P1                   OBUF (Prop_obuf_I_O)         3.515    10.957 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    10.957    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/MOVE.moveTraker_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.917ns  (logic 4.647ns (42.570%)  route 6.270ns (57.430%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         LDCE                         0.000     0.000 r  MineSweep_inst/MOVE.moveTraker_reg[15]/G
    SLICE_X13Y38         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  MineSweep_inst/MOVE.moveTraker_reg[15]/Q
                         net (fo=3, routed)           0.832     1.593    MineSweep_inst/FSM_sequential_currState_reg[1]_0[0]
    SLICE_X13Y36         LUT2 (Prop_lut2_I0_O)        0.124     1.717 r  MineSweep_inst/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.848     2.564    MineSweep_inst/led_OBUF[15]_inst_i_4_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I1_O)        0.124     2.688 r  MineSweep_inst/led_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.433     3.121    MineSweep_inst/led_OBUF[15]_inst_i_2_n_0
    SLICE_X13Y35         LUT4 (Prop_lut4_I0_O)        0.124     3.245 r  MineSweep_inst/led_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          4.158     7.403    led_OBUF[0]
    U15                  OBUF (Prop_obuf_I_O)         3.514    10.917 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.917    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/MOVE.moveTraker_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.348ns  (logic 4.642ns (44.856%)  route 5.706ns (55.144%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         LDCE                         0.000     0.000 r  MineSweep_inst/MOVE.moveTraker_reg[15]/G
    SLICE_X13Y38         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  MineSweep_inst/MOVE.moveTraker_reg[15]/Q
                         net (fo=3, routed)           0.832     1.593    MineSweep_inst/FSM_sequential_currState_reg[1]_0[0]
    SLICE_X13Y36         LUT2 (Prop_lut2_I0_O)        0.124     1.717 r  MineSweep_inst/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.848     2.564    MineSweep_inst/led_OBUF[15]_inst_i_4_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I1_O)        0.124     2.688 r  MineSweep_inst/led_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.433     3.121    MineSweep_inst/led_OBUF[15]_inst_i_2_n_0
    SLICE_X13Y35         LUT4 (Prop_lut4_I0_O)        0.124     3.245 r  MineSweep_inst/led_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          3.594     6.839    led_OBUF[0]
    W18                  OBUF (Prop_obuf_I_O)         3.509    10.348 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.348    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MineSweep_inst/MOVE.moveTraker_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/FSM_sequential_nextState_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.343ns  (logic 0.535ns (39.822%)  route 0.808ns (60.178%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         LDCE                         0.000     0.000 r  MineSweep_inst/MOVE.moveTraker_reg[9]/G
    SLICE_X15Y35         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  MineSweep_inst/MOVE.moveTraker_reg[9]/Q
                         net (fo=3, routed)           0.217     0.437    MineSweep_inst/p_0_in15_in
    SLICE_X14Y35         LUT6 (Prop_lut6_I0_O)        0.045     0.482 r  MineSweep_inst/moveTraker1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.482    MineSweep_inst/moveTraker1_carry_i_1_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     0.591 r  MineSweep_inst/moveTraker1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.591    MineSweep_inst/moveTraker1_carry_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.636 r  MineSweep_inst/moveTraker1_carry__0/CO[1]
                         net (fo=20, routed)          0.475     1.111    MineSweep_inst/moveTraker1_carry__0_n_2
    SLICE_X13Y36         LUT5 (Prop_lut5_I2_O)        0.116     1.227 r  MineSweep_inst/FSM_sequential_nextState_reg[0]_i_1/O
                         net (fo=1, routed)           0.116     1.343    MineSweep_inst/nextState__0[0]
    SLICE_X13Y36         LDCE                                         r  MineSweep_inst/FSM_sequential_nextState_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/MOVE.moveTraker_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/FSM_sequential_nextState_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.389ns  (logic 0.536ns (38.603%)  route 0.853ns (61.397%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         LDCE                         0.000     0.000 r  MineSweep_inst/MOVE.moveTraker_reg[9]/G
    SLICE_X15Y35         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  MineSweep_inst/MOVE.moveTraker_reg[9]/Q
                         net (fo=3, routed)           0.217     0.437    MineSweep_inst/p_0_in15_in
    SLICE_X14Y35         LUT6 (Prop_lut6_I0_O)        0.045     0.482 r  MineSweep_inst/moveTraker1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.482    MineSweep_inst/moveTraker1_carry_i_1_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     0.591 r  MineSweep_inst/moveTraker1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.591    MineSweep_inst/moveTraker1_carry_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.636 f  MineSweep_inst/moveTraker1_carry__0/CO[1]
                         net (fo=20, routed)          0.456     1.092    MineSweep_inst/moveTraker1_carry__0_n_2
    SLICE_X12Y36         LUT3 (Prop_lut3_I0_O)        0.117     1.209 r  MineSweep_inst/FSM_sequential_nextState_reg[1]_i_1/O
                         net (fo=1, routed)           0.180     1.389    MineSweep_inst/nextState__0[1]
    SLICE_X13Y36         LDCE                                         r  MineSweep_inst/FSM_sequential_nextState_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/MOVE.moveTraker_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.572ns  (logic 1.586ns (61.646%)  route 0.987ns (38.354%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         LDCE                         0.000     0.000 r  MineSweep_inst/MOVE.moveTraker_reg[9]/G
    SLICE_X15Y35         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  MineSweep_inst/MOVE.moveTraker_reg[9]/Q
                         net (fo=3, routed)           0.116     0.336    MineSweep_inst/p_0_in15_in
    SLICE_X13Y35         LUT6 (Prop_lut6_I5_O)        0.045     0.381 r  MineSweep_inst/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.050     0.432    MineSweep_inst/led_OBUF[15]_inst_i_6_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I3_O)        0.045     0.477 r  MineSweep_inst/led_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.135     0.612    MineSweep_inst/led_OBUF[15]_inst_i_2_n_0
    SLICE_X13Y35         LUT4 (Prop_lut4_I0_O)        0.045     0.657 r  MineSweep_inst/led_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          0.685     1.342    led_OBUF[0]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.572 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.572    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/MOVE.moveTraker_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.966ns  (logic 1.557ns (52.496%)  route 1.409ns (47.504%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         LDCE                         0.000     0.000 r  MineSweep_inst/MOVE.moveTraker_reg[9]/G
    SLICE_X15Y35         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  MineSweep_inst/MOVE.moveTraker_reg[9]/Q
                         net (fo=3, routed)           0.116     0.336    MineSweep_inst/p_0_in15_in
    SLICE_X13Y35         LUT6 (Prop_lut6_I5_O)        0.045     0.381 r  MineSweep_inst/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.050     0.432    MineSweep_inst/led_OBUF[15]_inst_i_6_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I3_O)        0.045     0.477 r  MineSweep_inst/led_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.135     0.612    MineSweep_inst/led_OBUF[15]_inst_i_2_n_0
    SLICE_X13Y35         LUT4 (Prop_lut4_I0_O)        0.045     0.657 r  MineSweep_inst/led_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          1.107     1.764    led_OBUF[0]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.966 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.966    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/MOVE.moveTraker_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.038ns  (logic 1.565ns (51.519%)  route 1.473ns (48.481%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         LDCE                         0.000     0.000 r  MineSweep_inst/MOVE.moveTraker_reg[9]/G
    SLICE_X15Y35         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  MineSweep_inst/MOVE.moveTraker_reg[9]/Q
                         net (fo=3, routed)           0.116     0.336    MineSweep_inst/p_0_in15_in
    SLICE_X13Y35         LUT6 (Prop_lut6_I5_O)        0.045     0.381 r  MineSweep_inst/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.050     0.432    MineSweep_inst/led_OBUF[15]_inst_i_6_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I3_O)        0.045     0.477 r  MineSweep_inst/led_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.135     0.612    MineSweep_inst/led_OBUF[15]_inst_i_2_n_0
    SLICE_X13Y35         LUT4 (Prop_lut4_I0_O)        0.045     0.657 r  MineSweep_inst/led_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          1.171     1.828    led_OBUF[0]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.038 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.038    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/MOVE.moveTraker_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.078ns  (logic 1.564ns (50.818%)  route 1.514ns (49.182%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         LDCE                         0.000     0.000 r  MineSweep_inst/MOVE.moveTraker_reg[9]/G
    SLICE_X15Y35         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  MineSweep_inst/MOVE.moveTraker_reg[9]/Q
                         net (fo=3, routed)           0.116     0.336    MineSweep_inst/p_0_in15_in
    SLICE_X13Y35         LUT6 (Prop_lut6_I5_O)        0.045     0.381 r  MineSweep_inst/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.050     0.432    MineSweep_inst/led_OBUF[15]_inst_i_6_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I3_O)        0.045     0.477 r  MineSweep_inst/led_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.135     0.612    MineSweep_inst/led_OBUF[15]_inst_i_2_n_0
    SLICE_X13Y35         LUT4 (Prop_lut4_I0_O)        0.045     0.657 r  MineSweep_inst/led_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          1.212     1.869    led_OBUF[0]
    V3                   OBUF (Prop_obuf_I_O)         1.209     3.078 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.078    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/MOVE.moveTraker_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.101ns  (logic 1.565ns (50.453%)  route 1.537ns (49.547%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         LDCE                         0.000     0.000 r  MineSweep_inst/MOVE.moveTraker_reg[9]/G
    SLICE_X15Y35         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  MineSweep_inst/MOVE.moveTraker_reg[9]/Q
                         net (fo=3, routed)           0.116     0.336    MineSweep_inst/p_0_in15_in
    SLICE_X13Y35         LUT6 (Prop_lut6_I5_O)        0.045     0.381 r  MineSweep_inst/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.050     0.432    MineSweep_inst/led_OBUF[15]_inst_i_6_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I3_O)        0.045     0.477 r  MineSweep_inst/led_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.135     0.612    MineSweep_inst/led_OBUF[15]_inst_i_2_n_0
    SLICE_X13Y35         LUT4 (Prop_lut4_I0_O)        0.045     0.657 r  MineSweep_inst/led_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          1.235     1.892    led_OBUF[0]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.101 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.101    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/MOVE.moveTraker_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.149ns  (logic 1.581ns (50.214%)  route 1.568ns (49.786%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         LDCE                         0.000     0.000 r  MineSweep_inst/MOVE.moveTraker_reg[9]/G
    SLICE_X15Y35         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  MineSweep_inst/MOVE.moveTraker_reg[9]/Q
                         net (fo=3, routed)           0.116     0.336    MineSweep_inst/p_0_in15_in
    SLICE_X13Y35         LUT6 (Prop_lut6_I5_O)        0.045     0.381 r  MineSweep_inst/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.050     0.432    MineSweep_inst/led_OBUF[15]_inst_i_6_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I3_O)        0.045     0.477 r  MineSweep_inst/led_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.135     0.612    MineSweep_inst/led_OBUF[15]_inst_i_2_n_0
    SLICE_X13Y35         LUT4 (Prop_lut4_I0_O)        0.045     0.657 r  MineSweep_inst/led_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          1.266     1.923    led_OBUF[0]
    W3                   OBUF (Prop_obuf_I_O)         1.226     3.149 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.149    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/MOVE.moveTraker_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.157ns  (logic 1.560ns (49.405%)  route 1.597ns (50.595%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         LDCE                         0.000     0.000 r  MineSweep_inst/MOVE.moveTraker_reg[9]/G
    SLICE_X15Y35         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  MineSweep_inst/MOVE.moveTraker_reg[9]/Q
                         net (fo=3, routed)           0.116     0.336    MineSweep_inst/p_0_in15_in
    SLICE_X13Y35         LUT6 (Prop_lut6_I5_O)        0.045     0.381 r  MineSweep_inst/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.050     0.432    MineSweep_inst/led_OBUF[15]_inst_i_6_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I3_O)        0.045     0.477 r  MineSweep_inst/led_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.135     0.612    MineSweep_inst/led_OBUF[15]_inst_i_2_n_0
    SLICE_X13Y35         LUT4 (Prop_lut4_I0_O)        0.045     0.657 r  MineSweep_inst/led_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          1.296     1.952    led_OBUF[0]
    U3                   OBUF (Prop_obuf_I_O)         1.205     3.157 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.157    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/MOVE.moveTraker_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.353ns  (logic 1.571ns (46.840%)  route 1.782ns (53.160%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         LDCE                         0.000     0.000 r  MineSweep_inst/MOVE.moveTraker_reg[9]/G
    SLICE_X15Y35         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  MineSweep_inst/MOVE.moveTraker_reg[9]/Q
                         net (fo=3, routed)           0.116     0.336    MineSweep_inst/p_0_in15_in
    SLICE_X13Y35         LUT6 (Prop_lut6_I5_O)        0.045     0.381 r  MineSweep_inst/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.050     0.432    MineSweep_inst/led_OBUF[15]_inst_i_6_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I3_O)        0.045     0.477 r  MineSweep_inst/led_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.135     0.612    MineSweep_inst/led_OBUF[15]_inst_i_2_n_0
    SLICE_X13Y35         LUT4 (Prop_lut4_I0_O)        0.045     0.657 r  MineSweep_inst/led_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          1.481     2.137    led_OBUF[0]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.353 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.353    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.227ns  (logic 5.028ns (41.127%)  route 7.198ns (58.873%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.566     5.087    MOVE_SYNC[10].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y38         FDCE                                         r  MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=5, routed)           1.387     6.992    MineSweep_inst/MOVE.moveTraker_reg[10]_0
    SLICE_X14Y35         LUT6 (Prop_lut6_I2_O)        0.124     7.116 r  MineSweep_inst/moveTraker1_carry_i_1/O
                         net (fo=1, routed)           0.000     7.116    MineSweep_inst/moveTraker1_carry_i_1_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.492 r  MineSweep_inst/moveTraker1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.492    MineSweep_inst/moveTraker1_carry_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.649 f  MineSweep_inst/moveTraker1_carry__0/CO[1]
                         net (fo=20, routed)          0.642     8.291    MineSweep_inst/moveTraker1_carry__0_n_2
    SLICE_X13Y35         LUT4 (Prop_lut4_I3_O)        0.332     8.623 r  MineSweep_inst/led_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          5.170    13.792    led_OBUF[0]
    L1                   OBUF (Prop_obuf_I_O)         3.521    17.314 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    17.314    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.872ns  (logic 5.014ns (42.238%)  route 6.857ns (57.762%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.566     5.087    MOVE_SYNC[10].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y38         FDCE                                         r  MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=5, routed)           1.387     6.992    MineSweep_inst/MOVE.moveTraker_reg[10]_0
    SLICE_X14Y35         LUT6 (Prop_lut6_I2_O)        0.124     7.116 r  MineSweep_inst/moveTraker1_carry_i_1/O
                         net (fo=1, routed)           0.000     7.116    MineSweep_inst/moveTraker1_carry_i_1_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.492 r  MineSweep_inst/moveTraker1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.492    MineSweep_inst/moveTraker1_carry_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.649 f  MineSweep_inst/moveTraker1_carry__0/CO[1]
                         net (fo=20, routed)          0.642     8.291    MineSweep_inst/moveTraker1_carry__0_n_2
    SLICE_X13Y35         LUT4 (Prop_lut4_I3_O)        0.332     8.623 r  MineSweep_inst/led_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          4.829    13.451    led_OBUF[0]
    N3                   OBUF (Prop_obuf_I_O)         3.507    16.959 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    16.959    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.834ns  (logic 5.025ns (42.464%)  route 6.809ns (57.536%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.566     5.087    MOVE_SYNC[10].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y38         FDCE                                         r  MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=5, routed)           1.387     6.992    MineSweep_inst/MOVE.moveTraker_reg[10]_0
    SLICE_X14Y35         LUT6 (Prop_lut6_I2_O)        0.124     7.116 r  MineSweep_inst/moveTraker1_carry_i_1/O
                         net (fo=1, routed)           0.000     7.116    MineSweep_inst/moveTraker1_carry_i_1_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.492 r  MineSweep_inst/moveTraker1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.492    MineSweep_inst/moveTraker1_carry_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.649 f  MineSweep_inst/moveTraker1_carry__0/CO[1]
                         net (fo=20, routed)          0.642     8.291    MineSweep_inst/moveTraker1_carry__0_n_2
    SLICE_X13Y35         LUT4 (Prop_lut4_I3_O)        0.332     8.623 r  MineSweep_inst/led_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          4.781    13.403    led_OBUF[0]
    P3                   OBUF (Prop_obuf_I_O)         3.518    16.921 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    16.921    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.792ns  (logic 5.013ns (42.512%)  route 6.779ns (57.488%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.566     5.087    MOVE_SYNC[10].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y38         FDCE                                         r  MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=5, routed)           1.387     6.992    MineSweep_inst/MOVE.moveTraker_reg[10]_0
    SLICE_X14Y35         LUT6 (Prop_lut6_I2_O)        0.124     7.116 r  MineSweep_inst/moveTraker1_carry_i_1/O
                         net (fo=1, routed)           0.000     7.116    MineSweep_inst/moveTraker1_carry_i_1_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.492 r  MineSweep_inst/moveTraker1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.492    MineSweep_inst/moveTraker1_carry_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.649 f  MineSweep_inst/moveTraker1_carry__0/CO[1]
                         net (fo=20, routed)          0.642     8.291    MineSweep_inst/moveTraker1_carry__0_n_2
    SLICE_X13Y35         LUT4 (Prop_lut4_I3_O)        0.332     8.623 r  MineSweep_inst/led_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          4.751    13.373    led_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         3.506    16.880 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.880    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.646ns  (logic 5.008ns (42.999%)  route 6.638ns (57.001%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.566     5.087    MOVE_SYNC[10].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y38         FDCE                                         r  MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=5, routed)           1.387     6.992    MineSweep_inst/MOVE.moveTraker_reg[10]_0
    SLICE_X14Y35         LUT6 (Prop_lut6_I2_O)        0.124     7.116 r  MineSweep_inst/moveTraker1_carry_i_1/O
                         net (fo=1, routed)           0.000     7.116    MineSweep_inst/moveTraker1_carry_i_1_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.492 r  MineSweep_inst/moveTraker1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.492    MineSweep_inst/moveTraker1_carry_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.649 f  MineSweep_inst/moveTraker1_carry__0/CO[1]
                         net (fo=20, routed)          0.642     8.291    MineSweep_inst/moveTraker1_carry__0_n_2
    SLICE_X13Y35         LUT4 (Prop_lut4_I3_O)        0.332     8.623 r  MineSweep_inst/led_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          4.610    13.233    led_OBUF[0]
    V14                  OBUF (Prop_obuf_I_O)         3.501    16.733 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    16.733    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.499ns  (logic 5.011ns (43.580%)  route 6.488ns (56.420%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.566     5.087    MOVE_SYNC[10].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y38         FDCE                                         r  MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=5, routed)           1.387     6.992    MineSweep_inst/MOVE.moveTraker_reg[10]_0
    SLICE_X14Y35         LUT6 (Prop_lut6_I2_O)        0.124     7.116 r  MineSweep_inst/moveTraker1_carry_i_1/O
                         net (fo=1, routed)           0.000     7.116    MineSweep_inst/moveTraker1_carry_i_1_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.492 r  MineSweep_inst/moveTraker1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.492    MineSweep_inst/moveTraker1_carry_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.649 f  MineSweep_inst/moveTraker1_carry__0/CO[1]
                         net (fo=20, routed)          0.642     8.291    MineSweep_inst/moveTraker1_carry__0_n_2
    SLICE_X13Y35         LUT4 (Prop_lut4_I3_O)        0.332     8.623 r  MineSweep_inst/led_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          4.459    13.082    led_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         3.504    16.586 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    16.586    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.349ns  (logic 5.012ns (44.162%)  route 6.337ns (55.838%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.566     5.087    MOVE_SYNC[10].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y38         FDCE                                         r  MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=5, routed)           1.387     6.992    MineSweep_inst/MOVE.moveTraker_reg[10]_0
    SLICE_X14Y35         LUT6 (Prop_lut6_I2_O)        0.124     7.116 r  MineSweep_inst/moveTraker1_carry_i_1/O
                         net (fo=1, routed)           0.000     7.116    MineSweep_inst/moveTraker1_carry_i_1_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.492 r  MineSweep_inst/moveTraker1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.492    MineSweep_inst/moveTraker1_carry_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.649 f  MineSweep_inst/moveTraker1_carry__0/CO[1]
                         net (fo=20, routed)          0.642     8.291    MineSweep_inst/moveTraker1_carry__0_n_2
    SLICE_X13Y35         LUT4 (Prop_lut4_I3_O)        0.332     8.623 r  MineSweep_inst/led_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          4.309    12.931    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    16.436 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.436    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.247ns  (logic 5.022ns (44.656%)  route 6.225ns (55.344%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.566     5.087    MOVE_SYNC[10].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y38         FDCE                                         r  MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=5, routed)           1.387     6.992    MineSweep_inst/MOVE.moveTraker_reg[10]_0
    SLICE_X14Y35         LUT6 (Prop_lut6_I2_O)        0.124     7.116 r  MineSweep_inst/moveTraker1_carry_i_1/O
                         net (fo=1, routed)           0.000     7.116    MineSweep_inst/moveTraker1_carry_i_1_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.492 r  MineSweep_inst/moveTraker1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.492    MineSweep_inst/moveTraker1_carry_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.649 f  MineSweep_inst/moveTraker1_carry__0/CO[1]
                         net (fo=20, routed)          0.642     8.291    MineSweep_inst/moveTraker1_carry__0_n_2
    SLICE_X13Y35         LUT4 (Prop_lut4_I3_O)        0.332     8.623 r  MineSweep_inst/led_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          4.196    12.819    led_OBUF[0]
    P1                   OBUF (Prop_obuf_I_O)         3.515    16.334 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    16.334    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.208ns  (logic 5.021ns (44.804%)  route 6.186ns (55.196%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.566     5.087    MOVE_SYNC[10].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y38         FDCE                                         r  MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=5, routed)           1.387     6.992    MineSweep_inst/MOVE.moveTraker_reg[10]_0
    SLICE_X14Y35         LUT6 (Prop_lut6_I2_O)        0.124     7.116 r  MineSweep_inst/moveTraker1_carry_i_1/O
                         net (fo=1, routed)           0.000     7.116    MineSweep_inst/moveTraker1_carry_i_1_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.492 r  MineSweep_inst/moveTraker1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.492    MineSweep_inst/moveTraker1_carry_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.649 f  MineSweep_inst/moveTraker1_carry__0/CO[1]
                         net (fo=20, routed)          0.642     8.291    MineSweep_inst/moveTraker1_carry__0_n_2
    SLICE_X13Y35         LUT4 (Prop_lut4_I3_O)        0.332     8.623 r  MineSweep_inst/led_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          4.158    12.780    led_OBUF[0]
    U15                  OBUF (Prop_obuf_I_O)         3.514    16.295 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.295    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.638ns  (logic 5.016ns (47.148%)  route 5.622ns (52.852%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.566     5.087    MOVE_SYNC[10].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y38         FDCE                                         r  MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=5, routed)           1.387     6.992    MineSweep_inst/MOVE.moveTraker_reg[10]_0
    SLICE_X14Y35         LUT6 (Prop_lut6_I2_O)        0.124     7.116 r  MineSweep_inst/moveTraker1_carry_i_1/O
                         net (fo=1, routed)           0.000     7.116    MineSweep_inst/moveTraker1_carry_i_1_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.492 r  MineSweep_inst/moveTraker1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.492    MineSweep_inst/moveTraker1_carry_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.649 f  MineSweep_inst/moveTraker1_carry__0/CO[1]
                         net (fo=20, routed)          0.642     8.291    MineSweep_inst/moveTraker1_carry__0_n_2
    SLICE_X13Y35         LUT4 (Prop_lut4_I3_O)        0.332     8.623 r  MineSweep_inst/led_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          3.594    12.217    led_OBUF[0]
    W18                  OBUF (Prop_obuf_I_O)         3.509    15.725 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.725    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MOVE_SYNC[4].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/MOVE.moveTraker_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.561     1.444    MOVE_SYNC[4].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X12Y33         FDCE                                         r  MOVE_SYNC[4].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  MOVE_SYNC[4].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=5, routed)           0.094     1.702    MineSweep_inst/MOVE.moveTraker_reg[4]_0
    SLICE_X13Y33         LUT3 (Prop_lut3_I2_O)        0.045     1.747 r  MineSweep_inst/MOVE.moveTraker_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.747    MineSweep_inst/MOVE.moveTraker_reg[4]_i_1_n_0
    SLICE_X13Y33         LDCE                                         r  MineSweep_inst/MOVE.moveTraker_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/MOVE.moveTraker_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.563     1.446    MOVE_SYNC[12].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y37         FDCE                                         r  MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=5, routed)           0.094     1.704    MineSweep_inst/MOVE.moveTraker_reg[12]_0
    SLICE_X15Y37         LUT3 (Prop_lut3_I2_O)        0.045     1.749 r  MineSweep_inst/MOVE.moveTraker_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.749    MineSweep_inst/MOVE.moveTraker_reg[12]_i_1_n_0
    SLICE_X15Y37         LDCE                                         r  MineSweep_inst/MOVE.moveTraker_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOVE_SYNC[7].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/MOVE.moveTraker_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.209ns (58.535%)  route 0.148ns (41.465%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.560     1.443    MOVE_SYNC[7].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y32         FDCE                                         r  MOVE_SYNC[7].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  MOVE_SYNC[7].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=5, routed)           0.148     1.755    MineSweep_inst/MOVE.moveTraker_reg[7]_0
    SLICE_X15Y33         LUT3 (Prop_lut3_I2_O)        0.045     1.800 r  MineSweep_inst/MOVE.moveTraker_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.800    MineSweep_inst/MOVE.moveTraker_reg[7]_i_1_n_0
    SLICE_X15Y33         LDCE                                         r  MineSweep_inst/MOVE.moveTraker_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOVE_SYNC[6].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/MOVE.moveTraker_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.209ns (50.239%)  route 0.207ns (49.761%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.561     1.444    MOVE_SYNC[6].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X12Y33         FDCE                                         r  MOVE_SYNC[6].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  MOVE_SYNC[6].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=5, routed)           0.207     1.815    MineSweep_inst/MOVE.moveTraker_reg[6]_0
    SLICE_X14Y34         LUT3 (Prop_lut3_I2_O)        0.045     1.860 r  MineSweep_inst/MOVE.moveTraker_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.860    MineSweep_inst/MOVE.moveTraker_reg[6]_i_1_n_0
    SLICE_X14Y34         LDCE                                         r  MineSweep_inst/MOVE.moveTraker_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/FSM_sequential_currState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/MOVE.moveTraker_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.209ns (48.379%)  route 0.223ns (51.621%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.563     1.446    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X14Y37         FDCE                                         r  MineSweep_inst/FSM_sequential_currState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.164     1.610 f  MineSweep_inst/FSM_sequential_currState_reg[1]/Q
                         net (fo=36, routed)          0.223     1.833    MineSweep_inst/currState[1]
    SLICE_X13Y38         LUT3 (Prop_lut3_I0_O)        0.045     1.878 r  MineSweep_inst/MOVE.moveTraker_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     1.878    MineSweep_inst/MOVE.moveTraker_reg[15]_i_1_n_0
    SLICE_X13Y38         LDCE                                         r  MineSweep_inst/MOVE.moveTraker_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/FSM_sequential_currState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/MOVE.moveTraker_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.209ns (48.307%)  route 0.224ns (51.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.563     1.446    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X14Y37         FDCE                                         r  MineSweep_inst/FSM_sequential_currState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.164     1.610 f  MineSweep_inst/FSM_sequential_currState_reg[1]/Q
                         net (fo=36, routed)          0.224     1.834    MineSweep_inst/currState[1]
    SLICE_X13Y37         LUT3 (Prop_lut3_I0_O)        0.045     1.879 r  MineSweep_inst/MOVE.moveTraker_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.879    MineSweep_inst/MOVE.moveTraker_reg[11]_i_1_n_0
    SLICE_X13Y37         LDCE                                         r  MineSweep_inst/MOVE.moveTraker_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/MOVE.moveTraker_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.439ns  (logic 0.209ns (47.610%)  route 0.230ns (52.390%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.562     1.445    MOVE_SYNC[14].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X12Y35         FDCE                                         r  MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=5, routed)           0.230     1.839    MineSweep_inst/MOVE.moveTraker_reg[14]_0
    SLICE_X15Y36         LUT3 (Prop_lut3_I2_O)        0.045     1.884 r  MineSweep_inst/MOVE.moveTraker_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     1.884    MineSweep_inst/MOVE.moveTraker_reg[14]_i_1_n_0
    SLICE_X15Y36         LDCE                                         r  MineSweep_inst/MOVE.moveTraker_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOVE_SYNC[8].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/MOVE.moveTraker_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.466ns  (logic 0.209ns (44.822%)  route 0.257ns (55.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.561     1.444    MOVE_SYNC[8].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X12Y33         FDCE                                         r  MOVE_SYNC[8].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  MOVE_SYNC[8].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=5, routed)           0.257     1.865    MineSweep_inst/MOVE.moveTraker_reg[8]_0
    SLICE_X15Y34         LUT3 (Prop_lut3_I2_O)        0.045     1.910 r  MineSweep_inst/MOVE.moveTraker_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.910    MineSweep_inst/MOVE.moveTraker_reg[8]_i_1_n_0
    SLICE_X15Y34         LDCE                                         r  MineSweep_inst/MOVE.moveTraker_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/MOVE.moveTraker_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.474ns  (logic 0.246ns (51.920%)  route 0.228ns (48.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.563     1.446    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X14Y37         FDCE                                         r  MineSweep_inst/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.148     1.594 r  MineSweep_inst/FSM_sequential_currState_reg[0]/Q
                         net (fo=37, routed)          0.228     1.822    MineSweep_inst/Q[0]
    SLICE_X12Y37         LUT3 (Prop_lut3_I1_O)        0.098     1.920 r  MineSweep_inst/MOVE.moveTraker_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.920    MineSweep_inst/MOVE.moveTraker_reg[10]_i_1_n_0
    SLICE_X12Y37         LDCE                                         r  MineSweep_inst/MOVE.moveTraker_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/MOVE.moveTraker_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.495ns  (logic 0.246ns (49.649%)  route 0.249ns (50.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.563     1.446    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X14Y37         FDCE                                         r  MineSweep_inst/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.148     1.594 r  MineSweep_inst/FSM_sequential_currState_reg[0]/Q
                         net (fo=37, routed)          0.249     1.844    MineSweep_inst/Q[0]
    SLICE_X12Y38         LUT3 (Prop_lut3_I1_O)        0.098     1.942 r  MineSweep_inst/MOVE.moveTraker_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     1.942    MineSweep_inst/MOVE.moveTraker_reg[13]_i_1_n_0
    SLICE_X12Y38         LDCE                                         r  MineSweep_inst/MOVE.moveTraker_reg[13]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.330ns  (logic 1.455ns (33.608%)  route 2.875ns (66.392%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           2.875     4.330    MOVE_SYNC[14].SynchronizerChain_inst/sw_IBUF[0]
    SLICE_X10Y33         SRL16E                                       r  MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.444     4.785    MOVE_SYNC[14].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X10Y33         SRL16E                                       r  MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.324ns  (logic 1.452ns (33.582%)  route 2.872ns (66.418%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           2.872     4.324    MOVE_SYNC[9].SynchronizerChain_inst/sw_IBUF[0]
    SLICE_X10Y33         SRL16E                                       r  MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.444     4.785    MOVE_SYNC[9].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X10Y33         SRL16E                                       r  MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.276ns  (logic 1.464ns (34.229%)  route 2.813ns (65.771%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=1, routed)           2.813     4.276    MOVE_SYNC[11].SynchronizerChain_inst/sw_IBUF[0]
    SLICE_X14Y39         SRL16E                                       r  MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.448     4.789    MOVE_SYNC[11].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y39         SRL16E                                       r  MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            MOVE_SYNC[15].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.264ns  (logic 1.456ns (34.153%)  route 2.807ns (65.847%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=1, routed)           2.807     4.264    MOVE_SYNC[15].SynchronizerChain_inst/sw_IBUF[0]
    SLICE_X14Y39         SRL16E                                       r  MOVE_SYNC[15].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.448     4.789    MOVE_SYNC[15].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y39         SRL16E                                       r  MOVE_SYNC[15].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.237ns  (logic 1.454ns (34.310%)  route 2.783ns (65.690%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=21, routed)          2.783     4.237    MOVE_SYNC[12].SynchronizerChain_inst/btnU_IBUF
    SLICE_X14Y37         FDCE                                         f  MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.446     4.787    MOVE_SYNC[12].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y37         FDCE                                         r  MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MineSweep_inst/FSM_sequential_currState_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.237ns  (logic 1.454ns (34.310%)  route 2.783ns (65.690%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=21, routed)          2.783     4.237    MineSweep_inst/btnU_IBUF
    SLICE_X14Y37         FDCE                                         f  MineSweep_inst/FSM_sequential_currState_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.446     4.787    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X14Y37         FDCE                                         r  MineSweep_inst/FSM_sequential_currState_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MineSweep_inst/FSM_sequential_currState_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.237ns  (logic 1.454ns (34.310%)  route 2.783ns (65.690%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=21, routed)          2.783     4.237    MineSweep_inst/btnU_IBUF
    SLICE_X14Y37         FDCE                                         f  MineSweep_inst/FSM_sequential_currState_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.446     4.787    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X14Y37         FDCE                                         r  MineSweep_inst/FSM_sequential_currState_reg[1]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.232ns  (logic 1.454ns (34.353%)  route 2.778ns (65.647%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=21, routed)          2.778     4.232    MOVE_SYNC[10].SynchronizerChain_inst/btnU_IBUF
    SLICE_X14Y38         FDCE                                         f  MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.447     4.788    MOVE_SYNC[10].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y38         FDCE                                         r  MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.232ns  (logic 1.454ns (34.353%)  route 2.778ns (65.647%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=21, routed)          2.778     4.232    MOVE_SYNC[11].SynchronizerChain_inst/btnU_IBUF
    SLICE_X14Y38         FDCE                                         f  MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.447     4.788    MOVE_SYNC[11].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y38         FDCE                                         r  MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.232ns  (logic 1.454ns (34.353%)  route 2.778ns (65.647%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=21, routed)          2.778     4.232    MOVE_SYNC[13].SynchronizerChain_inst/btnU_IBUF
    SLICE_X14Y38         FDCE                                         f  MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.447     4.788    MOVE_SYNC[13].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y38         FDCE                                         r  MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MineSweep_inst/FSM_sequential_nextState_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/FSM_sequential_currState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.220ns (68.913%)  route 0.099ns (31.087%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         LDCE                         0.000     0.000 r  MineSweep_inst/FSM_sequential_nextState_reg[1]/G
    SLICE_X13Y36         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  MineSweep_inst/FSM_sequential_nextState_reg[1]/Q
                         net (fo=1, routed)           0.099     0.319    MineSweep_inst/nextState[1]
    SLICE_X14Y37         FDCE                                         r  MineSweep_inst/FSM_sequential_currState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.832     1.959    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X14Y37         FDCE                                         r  MineSweep_inst/FSM_sequential_currState_reg[1]/C

Slack:                    inf
  Source:                 MineSweep_inst/FSM_sequential_nextState_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/FSM_sequential_currState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.380ns  (logic 0.220ns (57.969%)  route 0.160ns (42.031%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         LDCE                         0.000     0.000 r  MineSweep_inst/FSM_sequential_nextState_reg[0]/G
    SLICE_X13Y36         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  MineSweep_inst/FSM_sequential_nextState_reg[0]/Q
                         net (fo=1, routed)           0.160     0.380    MineSweep_inst/nextState[0]
    SLICE_X14Y37         FDCE                                         r  MineSweep_inst/FSM_sequential_currState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.832     1.959    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X14Y37         FDCE                                         r  MineSweep_inst/FSM_sequential_currState_reg[0]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            MOVE_SYNC[5].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.948ns  (logic 0.234ns (24.680%)  route 0.714ns (75.320%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           0.714     0.948    MOVE_SYNC[5].SynchronizerChain_inst/sw_IBUF[0]
    SLICE_X6Y35          SRL16E                                       r  MOVE_SYNC[5].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.859     1.986    MOVE_SYNC[5].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X6Y35          SRL16E                                       r  MOVE_SYNC[5].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.955ns  (logic 0.221ns (23.134%)  route 0.734ns (76.866%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           0.734     0.955    MOVE_SYNC[0].SynchronizerChain_inst/sw_IBUF[0]
    SLICE_X10Y28         SRL16E                                       r  MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.824     1.951    MOVE_SYNC[0].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X10Y28         SRL16E                                       r  MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            MOVE_SYNC[1].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.001ns  (logic 0.229ns (22.919%)  route 0.771ns (77.081%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           0.771     1.001    MOVE_SYNC[1].SynchronizerChain_inst/sw_IBUF[0]
    SLICE_X10Y28         SRL16E                                       r  MOVE_SYNC[1].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.824     1.951    MOVE_SYNC[1].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X10Y28         SRL16E                                       r  MOVE_SYNC[1].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            MOVE_SYNC[2].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.024ns  (logic 0.232ns (22.635%)  route 0.792ns (77.365%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           0.792     1.024    MOVE_SYNC[2].SynchronizerChain_inst/sw_IBUF[0]
    SLICE_X10Y28         SRL16E                                       r  MOVE_SYNC[2].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.824     1.951    MOVE_SYNC[2].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X10Y28         SRL16E                                       r  MOVE_SYNC[2].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            MOVE_SYNC[3].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.066ns  (logic 0.217ns (20.319%)  route 0.850ns (79.681%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           0.850     1.066    MOVE_SYNC[3].SynchronizerChain_inst/sw_IBUF[0]
    SLICE_X10Y28         SRL16E                                       r  MOVE_SYNC[3].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.824     1.951    MOVE_SYNC[3].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X10Y28         SRL16E                                       r  MOVE_SYNC[3].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            MOVE_SYNC[7].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.113ns  (logic 0.227ns (20.396%)  route 0.886ns (79.604%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           0.886     1.113    MOVE_SYNC[7].SynchronizerChain_inst/sw_IBUF[0]
    SLICE_X14Y31         SRL16E                                       r  MOVE_SYNC[7].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.827     1.954    MOVE_SYNC[7].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y31         SRL16E                                       r  MOVE_SYNC[7].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            MOVE_SYNC[4].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.139ns  (logic 0.219ns (19.219%)  route 0.920ns (80.781%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           0.920     1.139    MOVE_SYNC[4].SynchronizerChain_inst/sw_IBUF[0]
    SLICE_X10Y33         SRL16E                                       r  MOVE_SYNC[4].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.829     1.956    MOVE_SYNC[4].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X10Y33         SRL16E                                       r  MOVE_SYNC[4].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.140ns  (logic 0.222ns (19.470%)  route 0.918ns (80.530%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=21, routed)          0.918     1.140    MOVE_SYNC[0].SynchronizerChain_inst/btnU_IBUF
    SLICE_X12Y32         FDCE                                         f  MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.828     1.955    MOVE_SYNC[0].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X12Y32         FDCE                                         r  MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[3]/C





