ARM GAS  C:\Users\Sive\AppData\Local\Temp\ccWCgbTM.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"gpio.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/gpio.c"
  20              		.section	.text.MX_GPIO_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_GPIO_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_GPIO_Init:
  28              	.LFB134:
   1:Core/Src/gpio.c **** /* USER CODE BEGIN Header */
   2:Core/Src/gpio.c **** /**
   3:Core/Src/gpio.c ****   ******************************************************************************
   4:Core/Src/gpio.c ****   * @file    gpio.c
   5:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/gpio.c ****   *          of all used GPIO pins.
   7:Core/Src/gpio.c ****   ******************************************************************************
   8:Core/Src/gpio.c ****   * @attention
   9:Core/Src/gpio.c ****   *
  10:Core/Src/gpio.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/gpio.c ****   * All rights reserved.
  12:Core/Src/gpio.c ****   *
  13:Core/Src/gpio.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/gpio.c ****   * in the root directory of this software component.
  15:Core/Src/gpio.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** /* USER CODE END Header */
  20:Core/Src/gpio.c **** 
  21:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/gpio.c **** #include "gpio.h"
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /* USER CODE END 0 */
  27:Core/Src/gpio.c **** 
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  30:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
ARM GAS  C:\Users\Sive\AppData\Local\Temp\ccWCgbTM.s 			page 2


  31:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  32:Core/Src/gpio.c **** 
  33:Core/Src/gpio.c **** /* USER CODE END 1 */
  34:Core/Src/gpio.c **** 
  35:Core/Src/gpio.c **** /** Configure pins as
  36:Core/Src/gpio.c ****         * Analog
  37:Core/Src/gpio.c ****         * Input
  38:Core/Src/gpio.c ****         * Output
  39:Core/Src/gpio.c ****         * EVENT_OUT
  40:Core/Src/gpio.c ****         * EXTI
  41:Core/Src/gpio.c **** */
  42:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  43:Core/Src/gpio.c **** {
  29              		.loc 1 43 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 48
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
  34              		.cfi_def_cfa_offset 32
  35              		.cfi_offset 4, -32
  36              		.cfi_offset 5, -28
  37              		.cfi_offset 6, -24
  38              		.cfi_offset 7, -20
  39              		.cfi_offset 8, -16
  40              		.cfi_offset 9, -12
  41              		.cfi_offset 10, -8
  42              		.cfi_offset 14, -4
  43 0004 8CB0     		sub	sp, sp, #48
  44              		.cfi_def_cfa_offset 80
  44:Core/Src/gpio.c **** 
  45:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  45              		.loc 1 45 3 view .LVU1
  46              		.loc 1 45 20 is_stmt 0 view .LVU2
  47 0006 0024     		movs	r4, #0
  48 0008 0794     		str	r4, [sp, #28]
  49 000a 0894     		str	r4, [sp, #32]
  50 000c 0994     		str	r4, [sp, #36]
  51 000e 0A94     		str	r4, [sp, #40]
  52 0010 0B94     		str	r4, [sp, #44]
  46:Core/Src/gpio.c **** 
  47:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  53              		.loc 1 48 3 is_stmt 1 view .LVU3
  54              	.LBB2:
  55              		.loc 1 48 3 view .LVU4
  56 0012 0094     		str	r4, [sp]
  57              		.loc 1 48 3 view .LVU5
  58 0014 564B     		ldr	r3, .L3
  59 0016 1A6B     		ldr	r2, [r3, #48]
  60 0018 42F00202 		orr	r2, r2, #2
  61 001c 1A63     		str	r2, [r3, #48]
  62              		.loc 1 48 3 view .LVU6
  63 001e 1A6B     		ldr	r2, [r3, #48]
  64 0020 02F00202 		and	r2, r2, #2
  65 0024 0092     		str	r2, [sp]
  66              		.loc 1 48 3 view .LVU7
  67 0026 009A     		ldr	r2, [sp]
ARM GAS  C:\Users\Sive\AppData\Local\Temp\ccWCgbTM.s 			page 3


  68              	.LBE2:
  69              		.loc 1 48 3 view .LVU8
  49:Core/Src/gpio.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
  70              		.loc 1 49 3 view .LVU9
  71              	.LBB3:
  72              		.loc 1 49 3 view .LVU10
  73 0028 0194     		str	r4, [sp, #4]
  74              		.loc 1 49 3 view .LVU11
  75 002a 1A6B     		ldr	r2, [r3, #48]
  76 002c 42F04002 		orr	r2, r2, #64
  77 0030 1A63     		str	r2, [r3, #48]
  78              		.loc 1 49 3 view .LVU12
  79 0032 1A6B     		ldr	r2, [r3, #48]
  80 0034 02F04002 		and	r2, r2, #64
  81 0038 0192     		str	r2, [sp, #4]
  82              		.loc 1 49 3 view .LVU13
  83 003a 019A     		ldr	r2, [sp, #4]
  84              	.LBE3:
  85              		.loc 1 49 3 view .LVU14
  50:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  86              		.loc 1 50 3 view .LVU15
  87              	.LBB4:
  88              		.loc 1 50 3 view .LVU16
  89 003c 0294     		str	r4, [sp, #8]
  90              		.loc 1 50 3 view .LVU17
  91 003e 1A6B     		ldr	r2, [r3, #48]
  92 0040 42F00102 		orr	r2, r2, #1
  93 0044 1A63     		str	r2, [r3, #48]
  94              		.loc 1 50 3 view .LVU18
  95 0046 1A6B     		ldr	r2, [r3, #48]
  96 0048 02F00102 		and	r2, r2, #1
  97 004c 0292     		str	r2, [sp, #8]
  98              		.loc 1 50 3 view .LVU19
  99 004e 029A     		ldr	r2, [sp, #8]
 100              	.LBE4:
 101              		.loc 1 50 3 view .LVU20
  51:Core/Src/gpio.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 102              		.loc 1 51 3 view .LVU21
 103              	.LBB5:
 104              		.loc 1 51 3 view .LVU22
 105 0050 0394     		str	r4, [sp, #12]
 106              		.loc 1 51 3 view .LVU23
 107 0052 1A6B     		ldr	r2, [r3, #48]
 108 0054 42F00802 		orr	r2, r2, #8
 109 0058 1A63     		str	r2, [r3, #48]
 110              		.loc 1 51 3 view .LVU24
 111 005a 1A6B     		ldr	r2, [r3, #48]
 112 005c 02F00802 		and	r2, r2, #8
 113 0060 0392     		str	r2, [sp, #12]
 114              		.loc 1 51 3 view .LVU25
 115 0062 039A     		ldr	r2, [sp, #12]
 116              	.LBE5:
 117              		.loc 1 51 3 view .LVU26
  52:Core/Src/gpio.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 118              		.loc 1 52 3 view .LVU27
 119              	.LBB6:
 120              		.loc 1 52 3 view .LVU28
ARM GAS  C:\Users\Sive\AppData\Local\Temp\ccWCgbTM.s 			page 4


 121 0064 0494     		str	r4, [sp, #16]
 122              		.loc 1 52 3 view .LVU29
 123 0066 1A6B     		ldr	r2, [r3, #48]
 124 0068 42F00402 		orr	r2, r2, #4
 125 006c 1A63     		str	r2, [r3, #48]
 126              		.loc 1 52 3 view .LVU30
 127 006e 1A6B     		ldr	r2, [r3, #48]
 128 0070 02F00402 		and	r2, r2, #4
 129 0074 0492     		str	r2, [sp, #16]
 130              		.loc 1 52 3 view .LVU31
 131 0076 049A     		ldr	r2, [sp, #16]
 132              	.LBE6:
 133              		.loc 1 52 3 view .LVU32
  53:Core/Src/gpio.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 134              		.loc 1 53 3 view .LVU33
 135              	.LBB7:
 136              		.loc 1 53 3 view .LVU34
 137 0078 0594     		str	r4, [sp, #20]
 138              		.loc 1 53 3 view .LVU35
 139 007a 1A6B     		ldr	r2, [r3, #48]
 140 007c 42F08002 		orr	r2, r2, #128
 141 0080 1A63     		str	r2, [r3, #48]
 142              		.loc 1 53 3 view .LVU36
 143 0082 1A6B     		ldr	r2, [r3, #48]
 144 0084 02F08002 		and	r2, r2, #128
 145 0088 0592     		str	r2, [sp, #20]
 146              		.loc 1 53 3 view .LVU37
 147 008a 059A     		ldr	r2, [sp, #20]
 148              	.LBE7:
 149              		.loc 1 53 3 view .LVU38
  54:Core/Src/gpio.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
 150              		.loc 1 54 3 view .LVU39
 151              	.LBB8:
 152              		.loc 1 54 3 view .LVU40
 153 008c 0694     		str	r4, [sp, #24]
 154              		.loc 1 54 3 view .LVU41
 155 008e 1A6B     		ldr	r2, [r3, #48]
 156 0090 42F02002 		orr	r2, r2, #32
 157 0094 1A63     		str	r2, [r3, #48]
 158              		.loc 1 54 3 view .LVU42
 159 0096 1B6B     		ldr	r3, [r3, #48]
 160 0098 03F02003 		and	r3, r3, #32
 161 009c 0693     		str	r3, [sp, #24]
 162              		.loc 1 54 3 view .LVU43
 163 009e 069B     		ldr	r3, [sp, #24]
 164              	.LBE8:
 165              		.loc 1 54 3 view .LVU44
  55:Core/Src/gpio.c **** 
  56:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  57:Core/Src/gpio.c ****   HAL_GPIO_WritePin(RSTN_IST8310_GPIO_Port, RSTN_IST8310_Pin, GPIO_PIN_RESET);
 166              		.loc 1 57 3 view .LVU45
 167 00a0 344F     		ldr	r7, .L3+4
 168 00a2 2246     		mov	r2, r4
 169 00a4 4021     		movs	r1, #64
 170 00a6 3846     		mov	r0, r7
 171 00a8 FFF7FEFF 		bl	HAL_GPIO_WritePin
 172              	.LVL0:
ARM GAS  C:\Users\Sive\AppData\Local\Temp\ccWCgbTM.s 			page 5


  58:Core/Src/gpio.c **** 
  59:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  60:Core/Src/gpio.c ****   HAL_GPIO_WritePin(CS1_ACCEL_GPIO_Port, CS1_ACCEL_Pin, GPIO_PIN_SET);
 173              		.loc 1 60 3 view .LVU46
 174 00ac DFF8CCA0 		ldr	r10, .L3+12
 175 00b0 0122     		movs	r2, #1
 176 00b2 1021     		movs	r1, #16
 177 00b4 5046     		mov	r0, r10
 178 00b6 FFF7FEFF 		bl	HAL_GPIO_WritePin
 179              	.LVL1:
  61:Core/Src/gpio.c **** 
  62:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  63:Core/Src/gpio.c ****   HAL_GPIO_WritePin(CS1_GYRO_GPIO_Port, CS1_GYRO_Pin, GPIO_PIN_SET);
 180              		.loc 1 63 3 view .LVU47
 181 00ba DFF8C480 		ldr	r8, .L3+16
 182 00be 0122     		movs	r2, #1
 183 00c0 1146     		mov	r1, r2
 184 00c2 4046     		mov	r0, r8
 185 00c4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 186              	.LVL2:
  64:Core/Src/gpio.c **** 
  65:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  66:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = RSTN_IST8310_Pin;
 187              		.loc 1 66 3 view .LVU48
 188              		.loc 1 66 23 is_stmt 0 view .LVU49
 189 00c8 4023     		movs	r3, #64
 190 00ca 0793     		str	r3, [sp, #28]
  67:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 191              		.loc 1 67 3 is_stmt 1 view .LVU50
 192              		.loc 1 67 24 is_stmt 0 view .LVU51
 193 00cc 0125     		movs	r5, #1
 194 00ce 0895     		str	r5, [sp, #32]
  68:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 195              		.loc 1 68 3 is_stmt 1 view .LVU52
 196              		.loc 1 68 24 is_stmt 0 view .LVU53
 197 00d0 0994     		str	r4, [sp, #36]
  69:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 198              		.loc 1 69 3 is_stmt 1 view .LVU54
 199              		.loc 1 69 25 is_stmt 0 view .LVU55
 200 00d2 0A94     		str	r4, [sp, #40]
  70:Core/Src/gpio.c ****   HAL_GPIO_Init(RSTN_IST8310_GPIO_Port, &GPIO_InitStruct);
 201              		.loc 1 70 3 is_stmt 1 view .LVU56
 202 00d4 07A9     		add	r1, sp, #28
 203 00d6 3846     		mov	r0, r7
 204 00d8 FFF7FEFF 		bl	HAL_GPIO_Init
 205              	.LVL3:
  71:Core/Src/gpio.c **** 
  72:Core/Src/gpio.c ****   /*Configure GPIO pins : PGPin PG0 */
  73:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = DRDY_IST8310_Pin|GPIO_PIN_0;
 206              		.loc 1 73 3 view .LVU57
 207              		.loc 1 73 23 is_stmt 0 view .LVU58
 208 00dc 0926     		movs	r6, #9
 209 00de 0796     		str	r6, [sp, #28]
  74:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 210              		.loc 1 74 3 is_stmt 1 view .LVU59
 211              		.loc 1 74 24 is_stmt 0 view .LVU60
 212 00e0 4FF40419 		mov	r9, #2162688
ARM GAS  C:\Users\Sive\AppData\Local\Temp\ccWCgbTM.s 			page 6


 213 00e4 CDF82090 		str	r9, [sp, #32]
  75:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 214              		.loc 1 75 3 is_stmt 1 view .LVU61
 215              		.loc 1 75 24 is_stmt 0 view .LVU62
 216 00e8 0995     		str	r5, [sp, #36]
  76:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 217              		.loc 1 76 3 is_stmt 1 view .LVU63
 218 00ea 07A9     		add	r1, sp, #28
 219 00ec 3846     		mov	r0, r7
 220 00ee FFF7FEFF 		bl	HAL_GPIO_Init
 221              	.LVL4:
  77:Core/Src/gpio.c **** 
  78:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  79:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = CS1_ACCEL_Pin;
 222              		.loc 1 79 3 view .LVU64
 223              		.loc 1 79 23 is_stmt 0 view .LVU65
 224 00f2 1023     		movs	r3, #16
 225 00f4 0793     		str	r3, [sp, #28]
  80:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 226              		.loc 1 80 3 is_stmt 1 view .LVU66
 227              		.loc 1 80 24 is_stmt 0 view .LVU67
 228 00f6 0895     		str	r5, [sp, #32]
  81:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 229              		.loc 1 81 3 is_stmt 1 view .LVU68
 230              		.loc 1 81 24 is_stmt 0 view .LVU69
 231 00f8 0995     		str	r5, [sp, #36]
  82:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 232              		.loc 1 82 3 is_stmt 1 view .LVU70
 233              		.loc 1 82 25 is_stmt 0 view .LVU71
 234 00fa 0227     		movs	r7, #2
 235 00fc 0A97     		str	r7, [sp, #40]
  83:Core/Src/gpio.c ****   HAL_GPIO_Init(CS1_ACCEL_GPIO_Port, &GPIO_InitStruct);
 236              		.loc 1 83 3 is_stmt 1 view .LVU72
 237 00fe 07A9     		add	r1, sp, #28
 238 0100 5046     		mov	r0, r10
 239 0102 FFF7FEFF 		bl	HAL_GPIO_Init
 240              	.LVL5:
  84:Core/Src/gpio.c **** 
  85:Core/Src/gpio.c ****   /*Configure GPIO pins : PCPin PCPin */
  86:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = INT1_ACCEL_Pin|INT1_GRYO_Pin;
 241              		.loc 1 86 3 view .LVU73
 242              		.loc 1 86 23 is_stmt 0 view .LVU74
 243 0106 3023     		movs	r3, #48
 244 0108 0793     		str	r3, [sp, #28]
  87:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 245              		.loc 1 87 3 is_stmt 1 view .LVU75
 246              		.loc 1 87 24 is_stmt 0 view .LVU76
 247 010a CDF82090 		str	r9, [sp, #32]
  88:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 248              		.loc 1 88 3 is_stmt 1 view .LVU77
 249              		.loc 1 88 24 is_stmt 0 view .LVU78
 250 010e 0995     		str	r5, [sp, #36]
  89:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 251              		.loc 1 89 3 is_stmt 1 view .LVU79
 252 0110 07A9     		add	r1, sp, #28
 253 0112 1948     		ldr	r0, .L3+8
 254 0114 FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  C:\Users\Sive\AppData\Local\Temp\ccWCgbTM.s 			page 7


 255              	.LVL6:
  90:Core/Src/gpio.c **** 
  91:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  92:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = CS1_GYRO_Pin;
 256              		.loc 1 92 3 view .LVU80
 257              		.loc 1 92 23 is_stmt 0 view .LVU81
 258 0118 0795     		str	r5, [sp, #28]
  93:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 259              		.loc 1 93 3 is_stmt 1 view .LVU82
 260              		.loc 1 93 24 is_stmt 0 view .LVU83
 261 011a 0895     		str	r5, [sp, #32]
  94:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 262              		.loc 1 94 3 is_stmt 1 view .LVU84
 263              		.loc 1 94 24 is_stmt 0 view .LVU85
 264 011c 0995     		str	r5, [sp, #36]
  95:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 265              		.loc 1 95 3 is_stmt 1 view .LVU86
 266              		.loc 1 95 25 is_stmt 0 view .LVU87
 267 011e 0A97     		str	r7, [sp, #40]
  96:Core/Src/gpio.c ****   HAL_GPIO_Init(CS1_GYRO_GPIO_Port, &GPIO_InitStruct);
 268              		.loc 1 96 3 is_stmt 1 view .LVU88
 269 0120 07A9     		add	r1, sp, #28
 270 0122 4046     		mov	r0, r8
 271 0124 FFF7FEFF 		bl	HAL_GPIO_Init
 272              	.LVL7:
  97:Core/Src/gpio.c **** 
  98:Core/Src/gpio.c ****   /* EXTI interrupt init*/
  99:Core/Src/gpio.c ****   HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 273              		.loc 1 99 3 view .LVU89
 274 0128 2246     		mov	r2, r4
 275 012a 0521     		movs	r1, #5
 276 012c 0620     		movs	r0, #6
 277 012e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 278              	.LVL8:
 100:Core/Src/gpio.c ****   HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 279              		.loc 1 100 3 view .LVU90
 280 0132 0620     		movs	r0, #6
 281 0134 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 282              	.LVL9:
 101:Core/Src/gpio.c **** 
 102:Core/Src/gpio.c ****   HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 283              		.loc 1 102 3 view .LVU91
 284 0138 2246     		mov	r2, r4
 285 013a 0521     		movs	r1, #5
 286 013c 3046     		mov	r0, r6
 287 013e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 288              	.LVL10:
 103:Core/Src/gpio.c ****   HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 289              		.loc 1 103 3 view .LVU92
 290 0142 3046     		mov	r0, r6
 291 0144 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 292              	.LVL11:
 104:Core/Src/gpio.c **** 
 105:Core/Src/gpio.c ****   HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 293              		.loc 1 105 3 view .LVU93
 294 0148 2246     		mov	r2, r4
 295 014a 0521     		movs	r1, #5
ARM GAS  C:\Users\Sive\AppData\Local\Temp\ccWCgbTM.s 			page 8


 296 014c 0A20     		movs	r0, #10
 297 014e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 298              	.LVL12:
 106:Core/Src/gpio.c ****   HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 299              		.loc 1 106 3 view .LVU94
 300 0152 0A20     		movs	r0, #10
 301 0154 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 302              	.LVL13:
 107:Core/Src/gpio.c **** 
 108:Core/Src/gpio.c ****   HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 303              		.loc 1 108 3 view .LVU95
 304 0158 2246     		mov	r2, r4
 305 015a 0521     		movs	r1, #5
 306 015c 1720     		movs	r0, #23
 307 015e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 308              	.LVL14:
 109:Core/Src/gpio.c ****   HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 309              		.loc 1 109 3 view .LVU96
 310 0162 1720     		movs	r0, #23
 311 0164 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 312              	.LVL15:
 110:Core/Src/gpio.c **** 
 111:Core/Src/gpio.c **** }
 313              		.loc 1 111 1 is_stmt 0 view .LVU97
 314 0168 0CB0     		add	sp, sp, #48
 315              		.cfi_def_cfa_offset 32
 316              		@ sp needed
 317 016a BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 318              	.L4:
 319 016e 00BF     		.align	2
 320              	.L3:
 321 0170 00380240 		.word	1073887232
 322 0174 00180240 		.word	1073879040
 323 0178 00080240 		.word	1073874944
 324 017c 00000240 		.word	1073872896
 325 0180 00040240 		.word	1073873920
 326              		.cfi_endproc
 327              	.LFE134:
 329              		.text
 330              	.Letext0:
 331              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 332              		.file 3 "C:/Users/Sive/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-too
 333              		.file 4 "C:/Users/Sive/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-too
 334              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 335              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  C:\Users\Sive\AppData\Local\Temp\ccWCgbTM.s 			page 9


DEFINED SYMBOLS
                            *ABS*:00000000 gpio.c
C:\Users\Sive\AppData\Local\Temp\ccWCgbTM.s:21     .text.MX_GPIO_Init:00000000 $t
C:\Users\Sive\AppData\Local\Temp\ccWCgbTM.s:27     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\Sive\AppData\Local\Temp\ccWCgbTM.s:321    .text.MX_GPIO_Init:00000170 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
