// Seed: 2900908387
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input  id_1,
    input  id_2
);
  assign id_0 = 1;
  assign id_0 = 1;
  logic id_3;
  logic id_4 = id_3;
  assign id_0 = id_2;
  logic id_5;
  logic id_6;
  logic id_7, id_8;
  logic id_9;
  assign id_6 = id_4;
endmodule
