#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Jul 29 11:47:02 2022
# Process ID: 39380
# Current directory: D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30996 D:\MASTER_2021\ADVANCED_VLSI\Verilog_Programs\SERVO_CONTROL\SERVO_VIVADO\SERVO_CONTROL\SERVO_CONTROL.xpr
# Log file: D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/vivado.log
# Journal file: D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 915.445 ; gain = 141.281
update_compile_order -fileset sources_1
add_files -norecurse {D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.srcs/sources_1/new/counter.v D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.srcs/sources_1/new/servo_mux.v D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.srcs/sources_1/new/bin2bcd.v D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.srcs/sources_1/new/clk_divider.v D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.srcs/sources_1/new/Decoder_7SEG.v D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.srcs/sources_1/new/Servo_2.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.srcs/sources_1/new/Servo.v] -no_script -reset -force -quiet
remove_files  D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.srcs/sources_1/new/Servo.v
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri Jul 29 11:49:53 2022] Launched synth_1...
Run output will be captured here: D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri Jul 29 11:51:37 2022] Launched impl_1...
Run output will be captured here: D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Servo_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Servo_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.srcs/sources_1/new/Decoder_7SEG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_7SEG
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.srcs/sources_1/new/bin2bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.srcs/sources_1/new/servo_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servo_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.srcs/sources_1/new/Servo_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Servo_2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a32b5b4cc24b411a8cd29a7a8595d171 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Servo_2_behav xil_defaultlib.Servo_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.srcs/sources_1/new/clk_divider.v" Line 1. Module clk_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.srcs/sources_1/new/counter.v" Line 1. Module counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.srcs/sources_1/new/bin2bcd.v" Line 1. Module bin2bcd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.srcs/sources_1/new/Decoder_7SEG.v" Line 1. Module Decoder_7SEG doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.srcs/sources_1/new/Decoder_7SEG.v" Line 1. Module Decoder_7SEG doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.srcs/sources_1/new/Decoder_7SEG.v" Line 1. Module Decoder_7SEG doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.servo_mux
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.Decoder_7SEG
Compiling module xil_defaultlib.Servo_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot Servo_2_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.sim/sim_1/behav/xsim/xsim.dir/Servo_2_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jul 29 11:53:16 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 970.000 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/SERVO_CONTROL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Servo_2_behav -key {Behavioral:sim_1:Functional:Servo_2} -tclbatch {Servo_2.tcl} -view {D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/Servo_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/Servo_behav.wcfg
WARNING: Simulation object /Servo/clk was not found in the design.
WARNING: Simulation object /Servo/button_R was not found in the design.
WARNING: Simulation object /Servo/button_L was not found in the design.
WARNING: Simulation object /Servo/servo was not found in the design.
WARNING: Simulation object /Servo/count was not found in the design.
WARNING: Simulation object /Servo/servo_Reg was not found in the design.
WARNING: Simulation object /Servo/control was not found in the design.
source Servo_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Servo_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 980.086 ; gain = 10.086
add_force {/Servo_2/clk} -radix hex {1 0ns} {0 10000000ps} -repeat_every 20000000ps
run 1000 ns
run 1000 ns
run 1000 us
add_force {/Servo_2/clk} -radix bin {1 0ns} {0 10000ps} -repeat_every 20000ps
run 1000 us
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 997.520 ; gain = 0.000
current_wave_config {Servo_behav.wcfg}
Servo_behav.wcfg
add_wave {{/Servo_2/clk}} {{/Servo_2/rst}} {{/Servo_2/mode_sel}} {{/Servo_2/switchs}} {{/Servo_2/leds}} {{/Servo_2/Seven_segment}} {{/Servo_2/servo2}} {{/Servo_2/servo}} {{/Servo_2/position}} {{/Servo_2/pwm_q}} {{/Servo_2/pwm_q2}} {{/Servo_2/pwm_d}} {{/Servo_2/ctr_q}} {{/Servo_2/ctr_d}} {{/Servo_2/clk_div_s}} {{/Servo_2/count_s}} {{/Servo_2/bcd_s}} 
add_force {/Servo_2/clk} -radix bin {1 0ns} {0 10000ps} -repeat_every 20000ps
run 1000 us
add_force {/Servo_2/rst} -radix bin {1 0ns}
run 1000 us
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Servo_2/clk} -radix bin {0 0ns} {1 10000ps} -repeat_every 20000ps
add_force {/Servo_2/rst} -radix bin {0 0ns}
run 1000 us
add_force {/Servo_2/rst} -radix bin {1 0ns}
run 1000 us
add_force {/Servo_2/mode_sel} -radix bin {1 0ns}
run 1000 us
run 1000 us
run 1000 us
run 1000 us
run 1000 us
run 1000 us
run 1000 us
run 1000 us
run 1000 us
run 1000 us
run 1000 us
run 1000 us
run 1000 us
run 1000 us
run 1000 us
run 1000 us
run 1000 us
run 1000 us
run 1000 us
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 20999970 ns  Iteration: 10000
add_force {/Servo_2/switchs} -radix hex {00 0ns}
run 1000 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 1000 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
add_force {/Servo_2/switchs} -radix hex {0x00 0ns}
run 1000 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 1000 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 1000 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 1000 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 1000 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 1000 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
add_force {/Servo_2/switchs} -radix bin {00000000 0ns}
run 1000 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 1000 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 1000 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 1000 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 1000 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
add_force {/Servo_2/mode_sel} -radix bin {0 0ns}
run 1000 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 1000 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 1000 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 1000 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 1000 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 1000 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
add_force {/Servo_2/mode_sel} -radix bin {1}
run 1000 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
save_wave_config {D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/SERVO_CONTROL/SERVO_VIVADO/SERVO_CONTROL/Servo_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 29 11:59:57 2022...
