// Seed: 243485062
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wand id_4 = !1 - 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  logic [7:0] id_3;
  id_4(
      .id_0(id_1), .id_1(id_2), .id_2(!1 & 1), .id_3(id_2), .id_4(), .id_5(), .id_6(1), .id_7(1)
  ); module_0(
      id_1, id_1, id_1
  );
  assign id_3[1] = 1;
  wire id_6;
endmodule
