#Build: Synplify Pro L-2016.09M-SP1-5, Build 264R, Oct 26 2017
#install: C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
#OS: Windows 8 6.2
#Hostname: EECS373-05

# Tue Apr 02 16:51:32 2019

#Implementation: synthesis

Synopsys HDL Compiler, version comp2016q4p1, Build 512R, built Oct 26 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q4p1, Build 517R, built Oct 30 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\smartfusion.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\waierdg\Desktop\turretservos\hdl\busapb3.v" (library work)
@I::"C:\Users\waierdg\Desktop\turretservos\component\Actel\SmartFusionMSS\MSS\2.5.200\mss_comps.v" (library work)
@I::"C:\Users\waierdg\Desktop\turretservos\component\work\turret_servo_mss_design\mss_tshell.v" (library work)
@I::"C:\Users\waierdg\Desktop\turretservos\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v" (library work)
@I::"C:\Users\waierdg\Desktop\turretservos\component\work\turret_servo_mss_design\turret_servo_mss_design.v" (library work)
@I::"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v" (library COREAPB3_LIB)
@I::"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v" (library COREAPB3_LIB)
@I::"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v" (library COREAPB3_LIB)
@I::"C:\Users\waierdg\Desktop\turretservos\component\work\turret_servos\turret_servos.v" (library work)
Verilog syntax check successful!
File C:\Users\waierdg\Desktop\turretservos\hdl\busapb3.v changed - recompiling
File C:\Users\waierdg\Desktop\turretservos\component\work\turret_servos\turret_servos.v changed - recompiling
Selecting top level module turret_servos
@W: CG775 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":31:7:31:14|Found Component CoreAPB3 in library COREAPB3_LIB
@N: CG364 :"C:\Users\waierdg\Desktop\turretservos\hdl\busapb3.v":157:7:157:12|Synthesizing module pwm_IR in library work.

@N: CG364 :"C:\Users\waierdg\Desktop\turretservos\hdl\busapb3.v":132:7:132:9|Synthesizing module pwm in library work.

@N: CG364 :"C:\Users\waierdg\Desktop\turretservos\hdl\busapb3.v":3:7:3:19|Synthesizing module BUS_INTERFACE in library work.

@W: CS263 :"C:\Users\waierdg\Desktop\turretservos\hdl\busapb3.v":56:24:56:28|Port-width mismatch for port pulseWidth. The port definition is 18 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\waierdg\Desktop\turretservos\hdl\busapb3.v":56:38:56:38|Port-width mismatch for port period. The port definition is 12 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\waierdg\Desktop\turretservos\hdl\busapb3.v":57:24:57:28|Port-width mismatch for port pulseWidth. The port definition is 18 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\waierdg\Desktop\turretservos\hdl\busapb3.v":57:38:57:38|Port-width mismatch for port period. The port definition is 12 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@N: CL189 :"C:\Users\waierdg\Desktop\turretservos\hdl\busapb3.v":44:0:44:5|Register bit PRDATA[31] is always 0.
@N: CL189 :"C:\Users\waierdg\Desktop\turretservos\hdl\busapb3.v":44:0:44:5|Register bit PRDATA[30] is always 0.
@N: CL189 :"C:\Users\waierdg\Desktop\turretservos\hdl\busapb3.v":44:0:44:5|Register bit PRDATA[29] is always 0.
@N: CL189 :"C:\Users\waierdg\Desktop\turretservos\hdl\busapb3.v":44:0:44:5|Register bit PRDATA[28] is always 0.
@N: CL189 :"C:\Users\waierdg\Desktop\turretservos\hdl\busapb3.v":44:0:44:5|Register bit PRDATA[27] is always 0.
@N: CL189 :"C:\Users\waierdg\Desktop\turretservos\hdl\busapb3.v":44:0:44:5|Register bit PRDATA[26] is always 0.
@N: CL189 :"C:\Users\waierdg\Desktop\turretservos\hdl\busapb3.v":44:0:44:5|Register bit PRDATA[25] is always 0.
@N: CL189 :"C:\Users\waierdg\Desktop\turretservos\hdl\busapb3.v":44:0:44:5|Register bit PRDATA[24] is always 0.
@N: CL189 :"C:\Users\waierdg\Desktop\turretservos\hdl\busapb3.v":44:0:44:5|Register bit PRDATA[23] is always 0.
@N: CL189 :"C:\Users\waierdg\Desktop\turretservos\hdl\busapb3.v":44:0:44:5|Register bit PRDATA[22] is always 0.
@N: CL189 :"C:\Users\waierdg\Desktop\turretservos\hdl\busapb3.v":44:0:44:5|Register bit PRDATA[21] is always 0.
@N: CL189 :"C:\Users\waierdg\Desktop\turretservos\hdl\busapb3.v":44:0:44:5|Register bit PRDATA[20] is always 0.
@N: CL189 :"C:\Users\waierdg\Desktop\turretservos\hdl\busapb3.v":44:0:44:5|Register bit PRDATA[19] is always 0.
@N: CL189 :"C:\Users\waierdg\Desktop\turretservos\hdl\busapb3.v":44:0:44:5|Register bit PRDATA[18] is always 0.
@N: CL189 :"C:\Users\waierdg\Desktop\turretservos\hdl\busapb3.v":44:0:44:5|Register bit PRDATA[17] is always 0.
@N: CL189 :"C:\Users\waierdg\Desktop\turretservos\hdl\busapb3.v":44:0:44:5|Register bit PRDATA[16] is always 0.
@N: CL189 :"C:\Users\waierdg\Desktop\turretservos\hdl\busapb3.v":44:0:44:5|Register bit PRDATA[15] is always 0.
@N: CL189 :"C:\Users\waierdg\Desktop\turretservos\hdl\busapb3.v":44:0:44:5|Register bit PRDATA[14] is always 0.
@N: CL189 :"C:\Users\waierdg\Desktop\turretservos\hdl\busapb3.v":44:0:44:5|Register bit PRDATA[13] is always 0.
@N: CL189 :"C:\Users\waierdg\Desktop\turretservos\hdl\busapb3.v":44:0:44:5|Register bit PRDATA[12] is always 0.
@N: CL189 :"C:\Users\waierdg\Desktop\turretservos\hdl\busapb3.v":44:0:44:5|Register bit PRDATA[11] is always 0.
@N: CL189 :"C:\Users\waierdg\Desktop\turretservos\hdl\busapb3.v":44:0:44:5|Register bit PRDATA[10] is always 0.
@N: CL189 :"C:\Users\waierdg\Desktop\turretservos\hdl\busapb3.v":44:0:44:5|Register bit PRDATA[9] is always 0.
@N: CL189 :"C:\Users\waierdg\Desktop\turretservos\hdl\busapb3.v":44:0:44:5|Register bit PRDATA[8] is always 0.
@N: CL189 :"C:\Users\waierdg\Desktop\turretservos\hdl\busapb3.v":44:0:44:5|Register bit PRDATA[7] is always 0.
@N: CL189 :"C:\Users\waierdg\Desktop\turretservos\hdl\busapb3.v":44:0:44:5|Register bit PRDATA[6] is always 0.
@N: CL189 :"C:\Users\waierdg\Desktop\turretservos\hdl\busapb3.v":44:0:44:5|Register bit PRDATA[5] is always 0.
@N: CL189 :"C:\Users\waierdg\Desktop\turretservos\hdl\busapb3.v":44:0:44:5|Register bit PRDATA[4] is always 0.
@W: CL279 :"C:\Users\waierdg\Desktop\turretservos\hdl\busapb3.v":44:0:44:5|Pruning register bits 31 to 4 of PRDATA[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v":30:7:30:23|Synthesizing module COREAPB3_MUXPTOB3 in library COREAPB3_LIB.

@N: CG364 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":31:7:31:14|Synthesizing module CoreAPB3 in library COREAPB3_LIB.

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b1
	APBSLOT1ENABLE=1'b0
	APBSLOT2ENABLE=1'b0
	APBSLOT3ENABLE=1'b0
	APBSLOT4ENABLE=1'b0
	APBSLOT5ENABLE=1'b0
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b001100
	UPR_NIBBLE_POSN=4'b0010
	FAMILY=32'b00000000000000000000000000010010
	SYNC_RESET=32'b00000000000000000000000000000000
	IADDR_NOTINUSE=32'b00000000000000000000000000000000
	IADDR_EXTERNAL=32'b00000000000000000000000000000001
	IADDR_SLOT0=32'b00000000000000000000000000000010
	IADDR_SLOT1=32'b00000000000000000000000000000011
	IADDR_SLOT2=32'b00000000000000000000000000000100
	IADDR_SLOT3=32'b00000000000000000000000000000101
	IADDR_SLOT4=32'b00000000000000000000000000000110
	IADDR_SLOT5=32'b00000000000000000000000000000111
	IADDR_SLOT6=32'b00000000000000000000000000001000
	IADDR_SLOT7=32'b00000000000000000000000000001001
	IADDR_SLOT8=32'b00000000000000000000000000001010
	IADDR_SLOT9=32'b00000000000000000000000000001011
	IADDR_SLOT10=32'b00000000000000000000000000001100
	IADDR_SLOT11=32'b00000000000000000000000000001101
	IADDR_SLOT12=32'b00000000000000000000000000001110
	IADDR_SLOT13=32'b00000000000000000000000000001111
	IADDR_SLOT14=32'b00000000000000000000000000010000
	IADDR_SLOT15=32'b00000000000000000000000000010001
	SL0=16'b0000000000000001
	SL1=16'b0000000000000000
	SL2=16'b0000000000000000
	SL3=16'b0000000000000000
	SL4=16'b0000000000000000
	SL5=16'b0000000000000000
	SL6=16'b0000000000000000
	SL7=16'b0000000000000000
	SL8=16'b0000000000000000
	SL9=16'b0000000000000000
	SL10=16'b0000000000000000
	SL11=16'b0000000000000000
	SL12=16'b0000000000000000
	SL13=16'b0000000000000000
	SL14=16'b0000000000000000
	SL15=16'b0000000000000000
	SC=16'b0000000000000000
	SC_qual=16'b0000000000000000
   Generated name = CoreAPB3_Z1

@W: CG360 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":244:12:244:20|Removing wire IA_PRDATA, as there is no assignment to it.
@N: CG364 :"C:\Users\waierdg\Desktop\turretservos\component\work\turret_servo_mss_design\mss_tshell.v":1:7:1:13|Synthesizing module MSS_APB in library work.

@N: CG364 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\SmartFusionMSS\MSS\2.5.200\mss_comps.v":151:7:151:13|Synthesizing module MSS_CCC in library work.

@N: CG364 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\smartfusion.v":2620:7:2620:11|Synthesizing module RCOSC in library work.

@N: CG364 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\smartfusion.v":1141:7:1141:9|Synthesizing module GND in library work.

@N: CG364 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\smartfusion.v":1868:7:1868:9|Synthesizing module VCC in library work.

@N: CG364 :"C:\Users\waierdg\Desktop\turretservos\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v":5:7:5:51|Synthesizing module turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC in library work.

@N: CG364 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\SmartFusionMSS\MSS\2.5.200\mss_comps.v":23:7:23:15|Synthesizing module INBUF_MSS in library work.

@N: CG364 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\SmartFusionMSS\MSS\2.5.200\mss_comps.v":67:7:67:15|Synthesizing module BIBUF_MSS in library work.

@N: CG364 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\SmartFusionMSS\MSS\2.5.200\mss_comps.v":51:7:51:17|Synthesizing module TRIBUFF_MSS in library work.

@N: CG364 :"C:\Users\waierdg\Desktop\turretservos\component\work\turret_servo_mss_design\turret_servo_mss_design.v":9:7:9:29|Synthesizing module turret_servo_mss_design in library work.

@N: CG364 :"C:\Users\waierdg\Desktop\turretservos\component\work\turret_servos\turret_servos.v":9:7:9:19|Synthesizing module turret_servos in library work.

@W: CL157 :"C:\Users\waierdg\Desktop\turretservos\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v":62:7:62:18|*Output RCOSC_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\waierdg\Desktop\turretservos\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v":63:7:63:20|*Output MAINXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\waierdg\Desktop\turretservos\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v":64:7:64:18|*Output LPXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v":36:7:36:10|Input CLKA is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v":37:7:37:14|Input CLKA_PAD is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v":38:7:38:15|Input CLKA_PADP is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v":39:7:39:15|Input CLKA_PADN is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v":40:7:40:10|Input CLKB is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v":41:7:41:14|Input CLKB_PAD is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v":42:7:42:15|Input CLKB_PADP is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v":43:7:43:15|Input CLKB_PADN is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v":44:7:44:10|Input CLKC is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v":45:7:45:14|Input CLKC_PAD is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v":46:7:46:15|Input CLKC_PADP is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v":47:7:47:15|Input CLKC_PADN is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v":48:7:48:13|Input MAINXIN is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v":49:7:49:11|Input LPXIN is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v":50:7:50:13|Input MAC_CLK is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":72:36:72:40|Input IADDR is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":73:13:73:19|Input PRESETN is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":74:13:74:16|Input PCLK is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":105:18:105:25|Input PRDATAS1 is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":106:18:106:25|Input PRDATAS2 is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":107:18:107:25|Input PRDATAS3 is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":108:18:108:25|Input PRDATAS4 is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":109:18:109:25|Input PRDATAS5 is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":110:18:110:25|Input PRDATAS6 is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":111:18:111:25|Input PRDATAS7 is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":112:18:112:25|Input PRDATAS8 is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":113:18:113:25|Input PRDATAS9 is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":114:18:114:26|Input PRDATAS10 is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":115:18:115:26|Input PRDATAS11 is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":116:18:116:26|Input PRDATAS12 is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":117:18:117:26|Input PRDATAS13 is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":118:18:118:26|Input PRDATAS14 is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":119:18:119:26|Input PRDATAS15 is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":122:13:122:20|Input PREADYS1 is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":123:13:123:20|Input PREADYS2 is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":124:13:124:20|Input PREADYS3 is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":125:13:125:20|Input PREADYS4 is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":126:13:126:20|Input PREADYS5 is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":127:13:127:20|Input PREADYS6 is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":128:13:128:20|Input PREADYS7 is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":129:13:129:20|Input PREADYS8 is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":130:13:130:20|Input PREADYS9 is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":131:13:131:21|Input PREADYS10 is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":132:13:132:21|Input PREADYS11 is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":133:13:133:21|Input PREADYS12 is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":134:13:134:21|Input PREADYS13 is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":135:13:135:21|Input PREADYS14 is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":136:13:136:21|Input PREADYS15 is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":139:13:139:21|Input PSLVERRS1 is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":140:13:140:21|Input PSLVERRS2 is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":141:13:141:21|Input PSLVERRS3 is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":142:13:142:21|Input PSLVERRS4 is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":143:13:143:21|Input PSLVERRS5 is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":144:13:144:21|Input PSLVERRS6 is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":145:13:145:21|Input PSLVERRS7 is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":146:13:146:21|Input PSLVERRS8 is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":147:13:147:21|Input PSLVERRS9 is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":148:13:148:22|Input PSLVERRS10 is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":149:13:149:22|Input PSLVERRS11 is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":150:13:150:22|Input PSLVERRS12 is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":151:13:151:22|Input PSLVERRS13 is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":152:13:152:22|Input PSLVERRS14 is unused.
@N: CL159 :"C:\Users\waierdg\Desktop\turretservos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":153:13:153:22|Input PSLVERRS15 is unused.
@N: CL189 :"C:\Users\waierdg\Desktop\turretservos\hdl\busapb3.v":63:0:63:5|Register bit freq[0] is always 0.
@N: CL189 :"C:\Users\waierdg\Desktop\turretservos\hdl\busapb3.v":104:0:104:5|Register bit pulseWidth1[0] is always 0.
@N: CL189 :"C:\Users\waierdg\Desktop\turretservos\hdl\busapb3.v":104:0:104:5|Register bit pulseWidth1[1] is always 0.
@N: CL189 :"C:\Users\waierdg\Desktop\turretservos\hdl\busapb3.v":115:0:115:5|Register bit pulseWidth2[0] is always 0.
@N: CL189 :"C:\Users\waierdg\Desktop\turretservos\hdl\busapb3.v":115:0:115:5|Register bit pulseWidth2[1] is always 0.
@W: CL279 :"C:\Users\waierdg\Desktop\turretservos\hdl\busapb3.v":115:0:115:5|Pruning register bits 1 to 0 of pulseWidth2[17:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\waierdg\Desktop\turretservos\hdl\busapb3.v":104:0:104:5|Pruning register bits 1 to 0 of pulseWidth1[17:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\waierdg\Desktop\turretservos\hdl\busapb3.v":63:0:63:5|Pruning register bit 0 of freq[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\waierdg\Desktop\turretservos\hdl\busapb3.v":63:0:63:5|Pruning register bit 4 of freq[5:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\waierdg\Desktop\turretservos\hdl\busapb3.v":63:0:63:5|Pruning register bit 2 of freq[5:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\Users\waierdg\Desktop\turretservos\hdl\busapb3.v":13:13:13:17|Input port bits 31 to 8 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\waierdg\Desktop\turretservos\hdl\busapb3.v":14:18:14:23|Input port bits 31 to 11 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 02 16:51:32 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q4p1, Build 512R, built Oct 26 2017
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 02 16:51:32 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 02 16:51:32 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q4p1, Build 512R, built Oct 26 2017
@N|Running in 64-bit mode
File C:\Users\waierdg\Desktop\turretservos\synthesis\synwork\turret_servos_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 02 16:51:34 2019

###########################################################]
# Tue Apr 02 16:51:34 2019

Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 2172R, Built Oct 30 2017 10:54:39
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-SP1-5

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: C:\Users\waierdg\Desktop\turretservos\component\work\turret_servo_mss_design\mss_tshell_syn.sdc
@L: C:\Users\waierdg\Desktop\turretservos\synthesis\turret_servos_scck.rpt 
Printing clock  summary report in "C:\Users\waierdg\Desktop\turretservos\synthesis\turret_servos_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 106MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 106MB)

@N: MO111 :"c:\users\waierdg\desktop\turretservos\component\work\turret_servo_mss_design\mss_ccc_0\turret_servo_mss_design_tmp_mss_ccc_0_mss_ccc.v":64:7:64:18|Tristate driver LPXIN_CLKOUT (in view: work.turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net LPXIN_CLKOUT (in view: work.turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\waierdg\desktop\turretservos\component\work\turret_servo_mss_design\mss_ccc_0\turret_servo_mss_design_tmp_mss_ccc_0_mss_ccc.v":63:7:63:20|Tristate driver MAINXIN_CLKOUT (in view: work.turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net MAINXIN_CLKOUT (in view: work.turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\waierdg\desktop\turretservos\component\work\turret_servo_mss_design\mss_ccc_0\turret_servo_mss_design_tmp_mss_ccc_0_mss_ccc.v":62:7:62:18|Tristate driver RCOSC_CLKOUT (in view: work.turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net RCOSC_CLKOUT (in view: work.turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock           Clock
Clock       Frequency     Period        Type         Group           Load 
--------------------------------------------------------------------------
FAB_CLK     100.0 MHz     10.000        declared     clk_group_0     202  
FCLK        100.0 MHz     10.000        declared     clk_group_0     0    
==========================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\waierdg\Desktop\turretservos\synthesis\turret_servos.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 114MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Apr 02 16:51:34 2019

###########################################################]
# Tue Apr 02 16:51:34 2019

Synopsys Microsemi Technology Mapper, Version mapact, Build 2172R, Built Oct 30 2017 10:54:39
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-SP1-5

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)

@N: MO111 :"c:\users\waierdg\desktop\turretservos\component\work\turret_servo_mss_design\mss_ccc_0\turret_servo_mss_design_tmp_mss_ccc_0_mss_ccc.v":64:7:64:18|Tristate driver LPXIN_CLKOUT (in view: work.turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net LPXIN_CLKOUT (in view: work.turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\waierdg\desktop\turretservos\component\work\turret_servo_mss_design\mss_ccc_0\turret_servo_mss_design_tmp_mss_ccc_0_mss_ccc.v":63:7:63:20|Tristate driver MAINXIN_CLKOUT (in view: work.turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net MAINXIN_CLKOUT (in view: work.turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\waierdg\desktop\turretservos\component\work\turret_servo_mss_design\mss_ccc_0\turret_servo_mss_design_tmp_mss_ccc_0_mss_ccc.v":62:7:62:18|Tristate driver RCOSC_CLKOUT (in view: work.turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net RCOSC_CLKOUT (in view: work.turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)

@N: MO231 :"c:\users\waierdg\desktop\turretservos\hdl\busapb3.v":78:0:78:5|Found counter in view:work.BUS_INTERFACE(verilog) instance hit_count[25:0] 
@N: MF176 |Default generator successful 
@N: MO231 :"c:\users\waierdg\desktop\turretservos\hdl\busapb3.v":166:0:166:5|Found counter in view:work.pwm_IR_1(verilog) instance count[31:0] 
@N: MO231 :"c:\users\waierdg\desktop\turretservos\hdl\busapb3.v":166:0:166:5|Found counter in view:work.pwm_IR_0(verilog) instance count[31:0] 
@N: MF179 :"c:\users\waierdg\desktop\turretservos\hdl\busapb3.v":147:5:147:23|Found 32 by 32 bit less-than operator ('<') pwm6 (in view: work.pwm(verilog))
@N: MF238 :"c:\users\waierdg\desktop\turretservos\hdl\busapb3.v":146:13:146:22|Found 32-bit incrementor, 'un3_count_1[31:0]'

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 113MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 120MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 120MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 120MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 120MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 120MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 126MB peak: 126MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 125MB peak: 126MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 126MB peak: 126MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                               Fanout, notes
----------------------------------------------------------------------
turret_servo_mss_design_0.MSS_ADLIB_INST / M2FRESETn     39           
======================================================================


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

Buffering turret_servo_mss_design_0_M2F_RESET_N, fanout 39 segments 2

Added 1 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 202 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================================ Non-Gated/Non-Generated Clocks ============================================
Clock Tree ID     Driving Element               Drive Element Type                Fanout     Sample Instance            
------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       turret_servo_mss_design_0     clock definition on hierarchy     202        BUS_INTERFACE_0.PRDATA_1[3]
========================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 135MB)

Writing Analyst data base C:\Users\waierdg\Desktop\turretservos\synthesis\synwork\turret_servos_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 135MB)

Writing EDIF Netlist and constraint files
L-2016.09M-SP1-5

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 135MB)

@W: MT246 :"c:\users\waierdg\desktop\turretservos\component\work\turret_servo_mss_design\turret_servo_mss_design.v":448:0:448:11|Blackbox TRIBUFF_MSS is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@N: MT615 |Found clock FCLK with period 10.00ns 
@N: MT615 |Found clock FAB_CLK with period 10.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Apr 02 16:51:36 2019
#


Top view:               turret_servos
Library name:           smartfusion
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.42, P = 1.74, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        smartfusion
Paths requested:        5
Constraint File(s):    C:\Users\waierdg\Desktop\turretservos\component\work\turret_servo_mss_design\mss_tshell_syn.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -8.764

                   Requested     Estimated     Requested     Estimated                Clock        Clock          
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group          
------------------------------------------------------------------------------------------------------------------
FAB_CLK            100.0 MHz     82.0 MHz      10.000        12.195        -2.195     declared     clk_group_0    
FCLK               100.0 MHz     NA            10.000        NA            NA         declared     clk_group_0    
System             100.0 MHz     293.6 MHz     10.000        3.406         6.594      system       system_clkgroup
==================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System   |  10.000      6.594   |  No paths    -      |  No paths    -      |  No paths    -    
System    FAB_CLK  |  10.000      -8.764  |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK   System   |  10.000      7.979   |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK   FAB_CLK  |  10.000      -2.195  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FAB_CLK
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                          Arrival           
Instance                         Reference     Type       Pin     Net              Time        Slack 
                                 Clock                                                               
-----------------------------------------------------------------------------------------------------
BUS_INTERFACE_0.p3.count[5]      FAB_CLK       DFN1       Q       count[5]         0.737       -2.195
BUS_INTERFACE_0.p3.count[1]      FAB_CLK       DFN1       Q       count[1]         0.737       -1.938
BUS_INTERFACE_0.p3.count[7]      FAB_CLK       DFN1E0     Q       count[7]         0.737       -1.938
BUS_INTERFACE_0.p3.count[8]      FAB_CLK       DFN1E0     Q       count[8]         0.737       -1.729
BUS_INTERFACE_0.p3.count[0]      FAB_CLK       DFN1       Q       count[0]         0.737       -1.632
BUS_INTERFACE_0.p3.count[9]      FAB_CLK       DFN1       Q       count[9]         0.737       -1.172
BUS_INTERFACE_0.p2.count[12]     FAB_CLK       DFN1       Q       count[12]        0.737       -1.156
BUS_INTERFACE_0.p3.count[2]      FAB_CLK       DFN1       Q       count[2]         0.737       -1.112
BUS_INTERFACE_0.p2.count[15]     FAB_CLK       DFN1E0     Q       count[15]        0.580       -1.020
BUS_INTERFACE_0.hit_count[7]     FAB_CLK       DFN1       Q       hit_count[7]     0.737       -1.010
=====================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                     Required           
Instance                         Reference     Type     Pin     Net           Time         Slack 
                                 Clock                                                           
-------------------------------------------------------------------------------------------------
BUS_INTERFACE_0.p3.count[30]     FAB_CLK       DFN1     D       count_n30     9.461        -2.195
BUS_INTERFACE_0.p3.count[31]     FAB_CLK       DFN1     D       count_n31     9.461        -2.195
BUS_INTERFACE_0.p3.count[22]     FAB_CLK       DFN1     D       count_n22     9.461        -1.182
BUS_INTERFACE_0.p3.count[23]     FAB_CLK       DFN1     D       count_n23     9.461        -1.182
BUS_INTERFACE_0.p3.count[24]     FAB_CLK       DFN1     D       count_n24     9.461        -1.182
BUS_INTERFACE_0.p3.count[26]     FAB_CLK       DFN1     D       count_n26     9.461        -1.182
BUS_INTERFACE_0.p3.count[20]     FAB_CLK       DFN1     D       count_n20     9.461        -1.175
BUS_INTERFACE_0.p2.count[28]     FAB_CLK       DFN1     D       count_n28     9.461        -1.156
BUS_INTERFACE_0.p2.count[29]     FAB_CLK       DFN1     D       count_n29     9.461        -1.130
BUS_INTERFACE_0.p2.count[31]     FAB_CLK       DFN1     D       count_n31     9.461        -1.130
=================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      11.656
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.195

    Number of logic level(s):                7
    Starting point:                          BUS_INTERFACE_0.p3.count[5] / Q
    Ending point:                            BUS_INTERFACE_0.p3.count[30] / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                      Type      Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
BUS_INTERFACE_0.p3.count[5]               DFN1      Q        Out     0.737     0.737       -         
count[5]                                  Net       -        -       1.423     -           6         
BUS_INTERFACE_0.p3.count_RNIOL5M[1]       NOR2B     B        In      -         2.160       -         
BUS_INTERFACE_0.p3.count_RNIOL5M[1]       NOR2B     Y        Out     0.627     2.788       -         
count_m6_0_a2_5_5_0                       Net       -        -       0.322     -           1         
BUS_INTERFACE_0.p3.count_RNIPKBC1[1]      NOR2B     B        In      -         3.109       -         
BUS_INTERFACE_0.p3.count_RNIPKBC1[1]      NOR2B     Y        Out     0.627     3.737       -         
count_m6_0_a2_5_5                         Net       -        -       0.386     -           2         
BUS_INTERFACE_0.p3.count_RNI5T852[10]     NOR2B     B        In      -         4.122       -         
BUS_INTERFACE_0.p3.count_RNI5T852[10]     NOR2B     Y        Out     0.627     4.750       -         
count_m1_0_a2_1                           Net       -        -       0.322     -           1         
BUS_INTERFACE_0.p3.count_RNIH3NS3[6]      NOR2B     A        In      -         5.071       -         
BUS_INTERFACE_0.p3.count_RNIH3NS3[6]      NOR2B     Y        Out     0.514     5.586       -         
count_N_3_mux_0                           Net       -        -       1.526     -           7         
BUS_INTERFACE_0.p3.count_RNIOJ4P7[14]     NOR2B     B        In      -         7.112       -         
BUS_INTERFACE_0.p3.count_RNIOJ4P7[14]     NOR2B     Y        Out     0.627     7.739       -         
count_N_13_mux                            Net       -        -       1.639     -           8         
BUS_INTERFACE_0.p3.count_RNIQA4QA[25]     NOR2B     B        In      -         9.378       -         
BUS_INTERFACE_0.p3.count_RNIQA4QA[25]     NOR2B     Y        Out     0.627     10.005      -         
count_N_9_mux                             Net       -        -       0.386     -           2         
BUS_INTERFACE_0.p3.count_RNO[30]          AX1C      A        In      -         10.391      -         
BUS_INTERFACE_0.p3.count_RNO[30]          AX1C      Y        Out     0.944     11.335      -         
count_n30                                 Net       -        -       0.322     -           1         
BUS_INTERFACE_0.p3.count[30]              DFN1      D        In      -         11.656      -         
=====================================================================================================
Total path delay (propagation time + setup) of 12.195 is 5.871(48.1%) logic and 6.324(51.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      11.656
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.195

    Number of logic level(s):                7
    Starting point:                          BUS_INTERFACE_0.p3.count[5] / Q
    Ending point:                            BUS_INTERFACE_0.p3.count[31] / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                      Type      Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
BUS_INTERFACE_0.p3.count[5]               DFN1      Q        Out     0.737     0.737       -         
count[5]                                  Net       -        -       1.423     -           6         
BUS_INTERFACE_0.p3.count_RNIOL5M[1]       NOR2B     B        In      -         2.160       -         
BUS_INTERFACE_0.p3.count_RNIOL5M[1]       NOR2B     Y        Out     0.627     2.788       -         
count_m6_0_a2_5_5_0                       Net       -        -       0.322     -           1         
BUS_INTERFACE_0.p3.count_RNIPKBC1[1]      NOR2B     B        In      -         3.109       -         
BUS_INTERFACE_0.p3.count_RNIPKBC1[1]      NOR2B     Y        Out     0.627     3.737       -         
count_m6_0_a2_5_5                         Net       -        -       0.386     -           2         
BUS_INTERFACE_0.p3.count_RNI5T852[10]     NOR2B     B        In      -         4.122       -         
BUS_INTERFACE_0.p3.count_RNI5T852[10]     NOR2B     Y        Out     0.627     4.750       -         
count_m1_0_a2_1                           Net       -        -       0.322     -           1         
BUS_INTERFACE_0.p3.count_RNIH3NS3[6]      NOR2B     A        In      -         5.071       -         
BUS_INTERFACE_0.p3.count_RNIH3NS3[6]      NOR2B     Y        Out     0.514     5.586       -         
count_N_3_mux_0                           Net       -        -       1.526     -           7         
BUS_INTERFACE_0.p3.count_RNIOJ4P7[14]     NOR2B     B        In      -         7.112       -         
BUS_INTERFACE_0.p3.count_RNIOJ4P7[14]     NOR2B     Y        Out     0.627     7.739       -         
count_N_13_mux                            Net       -        -       1.639     -           8         
BUS_INTERFACE_0.p3.count_RNIQA4QA[25]     NOR2B     B        In      -         9.378       -         
BUS_INTERFACE_0.p3.count_RNIQA4QA[25]     NOR2B     Y        Out     0.627     10.005      -         
count_N_9_mux                             Net       -        -       0.386     -           2         
BUS_INTERFACE_0.p3.count_RNO[31]          AX1C      A        In      -         10.391      -         
BUS_INTERFACE_0.p3.count_RNO[31]          AX1C      Y        Out     0.944     11.335      -         
count_n31                                 Net       -        -       0.322     -           1         
BUS_INTERFACE_0.p3.count[31]              DFN1      D        In      -         11.656      -         
=====================================================================================================
Total path delay (propagation time + setup) of 12.195 is 5.871(48.1%) logic and 6.324(51.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      11.399
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.938

    Number of logic level(s):                7
    Starting point:                          BUS_INTERFACE_0.p3.count[1] / Q
    Ending point:                            BUS_INTERFACE_0.p3.count[30] / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                      Type      Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
BUS_INTERFACE_0.p3.count[1]               DFN1      Q        Out     0.737     0.737       -         
count[1]                                  Net       -        -       1.279     -           5         
BUS_INTERFACE_0.p3.count_RNIOL5M[1]       NOR2B     A        In      -         2.016       -         
BUS_INTERFACE_0.p3.count_RNIOL5M[1]       NOR2B     Y        Out     0.514     2.531       -         
count_m6_0_a2_5_5_0                       Net       -        -       0.322     -           1         
BUS_INTERFACE_0.p3.count_RNIPKBC1[1]      NOR2B     B        In      -         2.852       -         
BUS_INTERFACE_0.p3.count_RNIPKBC1[1]      NOR2B     Y        Out     0.627     3.479       -         
count_m6_0_a2_5_5                         Net       -        -       0.386     -           2         
BUS_INTERFACE_0.p3.count_RNI5T852[10]     NOR2B     B        In      -         3.865       -         
BUS_INTERFACE_0.p3.count_RNI5T852[10]     NOR2B     Y        Out     0.627     4.493       -         
count_m1_0_a2_1                           Net       -        -       0.322     -           1         
BUS_INTERFACE_0.p3.count_RNIH3NS3[6]      NOR2B     A        In      -         4.814       -         
BUS_INTERFACE_0.p3.count_RNIH3NS3[6]      NOR2B     Y        Out     0.514     5.329       -         
count_N_3_mux_0                           Net       -        -       1.526     -           7         
BUS_INTERFACE_0.p3.count_RNIOJ4P7[14]     NOR2B     B        In      -         6.854       -         
BUS_INTERFACE_0.p3.count_RNIOJ4P7[14]     NOR2B     Y        Out     0.627     7.482       -         
count_N_13_mux                            Net       -        -       1.639     -           8         
BUS_INTERFACE_0.p3.count_RNIQA4QA[25]     NOR2B     B        In      -         9.121       -         
BUS_INTERFACE_0.p3.count_RNIQA4QA[25]     NOR2B     Y        Out     0.627     9.748       -         
count_N_9_mux                             Net       -        -       0.386     -           2         
BUS_INTERFACE_0.p3.count_RNO[30]          AX1C      A        In      -         10.134      -         
BUS_INTERFACE_0.p3.count_RNO[30]          AX1C      Y        Out     0.944     11.078      -         
count_n30                                 Net       -        -       0.322     -           1         
BUS_INTERFACE_0.p3.count[30]              DFN1      D        In      -         11.399      -         
=====================================================================================================
Total path delay (propagation time + setup) of 11.938 is 5.758(48.2%) logic and 6.180(51.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      11.399
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.938

    Number of logic level(s):                7
    Starting point:                          BUS_INTERFACE_0.p3.count[7] / Q
    Ending point:                            BUS_INTERFACE_0.p3.count[30] / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                      Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
BUS_INTERFACE_0.p3.count[7]               DFN1E0     Q        Out     0.737     0.737       -         
count[7]                                  Net        -        -       1.279     -           5         
BUS_INTERFACE_0.p3.count_RNI1V5M_0[8]     NOR2B      B        In      -         2.016       -         
BUS_INTERFACE_0.p3.count_RNI1V5M_0[8]     NOR2B      Y        Out     0.627     2.644       -         
count_m6_0_a2_5_5_1                       Net        -        -       0.322     -           1         
BUS_INTERFACE_0.p3.count_RNIPKBC1[1]      NOR2B      A        In      -         2.965       -         
BUS_INTERFACE_0.p3.count_RNIPKBC1[1]      NOR2B      Y        Out     0.514     3.479       -         
count_m6_0_a2_5_5                         Net        -        -       0.386     -           2         
BUS_INTERFACE_0.p3.count_RNI5T852[10]     NOR2B      B        In      -         3.865       -         
BUS_INTERFACE_0.p3.count_RNI5T852[10]     NOR2B      Y        Out     0.627     4.493       -         
count_m1_0_a2_1                           Net        -        -       0.322     -           1         
BUS_INTERFACE_0.p3.count_RNIH3NS3[6]      NOR2B      A        In      -         4.814       -         
BUS_INTERFACE_0.p3.count_RNIH3NS3[6]      NOR2B      Y        Out     0.514     5.329       -         
count_N_3_mux_0                           Net        -        -       1.526     -           7         
BUS_INTERFACE_0.p3.count_RNIOJ4P7[14]     NOR2B      B        In      -         6.854       -         
BUS_INTERFACE_0.p3.count_RNIOJ4P7[14]     NOR2B      Y        Out     0.627     7.482       -         
count_N_13_mux                            Net        -        -       1.639     -           8         
BUS_INTERFACE_0.p3.count_RNIQA4QA[25]     NOR2B      B        In      -         9.121       -         
BUS_INTERFACE_0.p3.count_RNIQA4QA[25]     NOR2B      Y        Out     0.627     9.748       -         
count_N_9_mux                             Net        -        -       0.386     -           2         
BUS_INTERFACE_0.p3.count_RNO[30]          AX1C       A        In      -         10.134      -         
BUS_INTERFACE_0.p3.count_RNO[30]          AX1C       Y        Out     0.944     11.078      -         
count_n30                                 Net        -        -       0.322     -           1         
BUS_INTERFACE_0.p3.count[30]              DFN1       D        In      -         11.399      -         
======================================================================================================
Total path delay (propagation time + setup) of 11.938 is 5.758(48.2%) logic and 6.180(51.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      11.399
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.938

    Number of logic level(s):                7
    Starting point:                          BUS_INTERFACE_0.p3.count[1] / Q
    Ending point:                            BUS_INTERFACE_0.p3.count[31] / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                      Type      Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
BUS_INTERFACE_0.p3.count[1]               DFN1      Q        Out     0.737     0.737       -         
count[1]                                  Net       -        -       1.279     -           5         
BUS_INTERFACE_0.p3.count_RNIOL5M[1]       NOR2B     A        In      -         2.016       -         
BUS_INTERFACE_0.p3.count_RNIOL5M[1]       NOR2B     Y        Out     0.514     2.531       -         
count_m6_0_a2_5_5_0                       Net       -        -       0.322     -           1         
BUS_INTERFACE_0.p3.count_RNIPKBC1[1]      NOR2B     B        In      -         2.852       -         
BUS_INTERFACE_0.p3.count_RNIPKBC1[1]      NOR2B     Y        Out     0.627     3.479       -         
count_m6_0_a2_5_5                         Net       -        -       0.386     -           2         
BUS_INTERFACE_0.p3.count_RNI5T852[10]     NOR2B     B        In      -         3.865       -         
BUS_INTERFACE_0.p3.count_RNI5T852[10]     NOR2B     Y        Out     0.627     4.493       -         
count_m1_0_a2_1                           Net       -        -       0.322     -           1         
BUS_INTERFACE_0.p3.count_RNIH3NS3[6]      NOR2B     A        In      -         4.814       -         
BUS_INTERFACE_0.p3.count_RNIH3NS3[6]      NOR2B     Y        Out     0.514     5.329       -         
count_N_3_mux_0                           Net       -        -       1.526     -           7         
BUS_INTERFACE_0.p3.count_RNIOJ4P7[14]     NOR2B     B        In      -         6.854       -         
BUS_INTERFACE_0.p3.count_RNIOJ4P7[14]     NOR2B     Y        Out     0.627     7.482       -         
count_N_13_mux                            Net       -        -       1.639     -           8         
BUS_INTERFACE_0.p3.count_RNIQA4QA[25]     NOR2B     B        In      -         9.121       -         
BUS_INTERFACE_0.p3.count_RNIQA4QA[25]     NOR2B     Y        Out     0.627     9.748       -         
count_N_9_mux                             Net       -        -       0.386     -           2         
BUS_INTERFACE_0.p3.count_RNO[31]          AX1C      A        In      -         10.134      -         
BUS_INTERFACE_0.p3.count_RNO[31]          AX1C      Y        Out     0.944     11.078      -         
count_n31                                 Net       -        -       0.322     -           1         
BUS_INTERFACE_0.p3.count[31]              DFN1      D        In      -         11.399      -         
=====================================================================================================
Total path delay (propagation time + setup) of 11.938 is 5.758(48.2%) logic and 6.180(51.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                             Starting                                                                         Arrival           
Instance                                     Reference     Type        Pin               Net                                  Time        Slack 
                                             Clock                                                                                              
------------------------------------------------------------------------------------------------------------------------------------------------
turret_servo_mss_design_0.MSS_ADLIB_INST     System        MSS_APB     MSSPWDATA[1]      CoreAPB3_0_APBmslave0_PWDATA[1]      0.000       -8.764
turret_servo_mss_design_0.MSS_ADLIB_INST     System        MSS_APB     MSSPWDATA[0]      CoreAPB3_0_APBmslave0_PWDATA[0]      0.000       -8.639
turret_servo_mss_design_0.MSS_ADLIB_INST     System        MSS_APB     MSSPWDATA[3]      CoreAPB3_0_APBmslave0_PWDATA[3]      0.000       -8.588
turret_servo_mss_design_0.MSS_ADLIB_INST     System        MSS_APB     MSSPWDATA[2]      CoreAPB3_0_APBmslave0_PWDATA[2]      0.000       -8.531
turret_servo_mss_design_0.MSS_ADLIB_INST     System        MSS_APB     MSSPWDATA[4]      CoreAPB3_0_APBmslave0_PWDATA[4]      0.000       -8.418
turret_servo_mss_design_0.MSS_ADLIB_INST     System        MSS_APB     MSSPWDATA[5]      CoreAPB3_0_APBmslave0_PWDATA[5]      0.000       -8.208
turret_servo_mss_design_0.MSS_ADLIB_INST     System        MSS_APB     MSSPWDATA[6]      CoreAPB3_0_APBmslave0_PWDATA[6]      0.000       -7.885
turret_servo_mss_design_0.MSS_ADLIB_INST     System        MSS_APB     MSSPWDATA[7]      CoreAPB3_0_APBmslave0_PWDATA[7]      0.000       -7.772
turret_servo_mss_design_0.MSS_ADLIB_INST     System        MSS_APB     MSSPWDATA[10]     CoreAPB3_0_APBmslave0_PWDATA[10]     0.000       -6.699
turret_servo_mss_design_0.MSS_ADLIB_INST     System        MSS_APB     MSSPWDATA[9]      CoreAPB3_0_APBmslave0_PWDATA[9]      0.000       -6.029
================================================================================================================================================


Ending Points with Worst Slack
******************************

                                    Starting                                               Required           
Instance                            Reference     Type     Pin     Net                     Time         Slack 
                                    Clock                                                                     
--------------------------------------------------------------------------------------------------------------
BUS_INTERFACE_0.pulseWidth1[17]     System        DFN1     D       pulseWidth1_RNO[17]     9.427        -8.764
BUS_INTERFACE_0.pulseWidth2[17]     System        DFN1     D       pulseWidth2_RNO[17]     9.427        -8.764
BUS_INTERFACE_0.pulseWidth1[16]     System        DFN1     D       pulseWidth1_RNO[16]     9.461        -8.661
BUS_INTERFACE_0.pulseWidth2[16]     System        DFN1     D       pulseWidth2_RNO[16]     9.461        -8.661
BUS_INTERFACE_0.pulseWidth1[15]     System        DFN1     D       pulseWidth1_RNO[15]     9.427        -7.805
BUS_INTERFACE_0.pulseWidth2[15]     System        DFN1     D       pulseWidth2_RNO[15]     9.427        -7.805
BUS_INTERFACE_0.pulseWidth1[14]     System        DFN1     D       pulseWidth1_RNO[14]     9.427        -7.772
BUS_INTERFACE_0.pulseWidth2[14]     System        DFN1     D       pulseWidth2_RNO[14]     9.427        -7.772
BUS_INTERFACE_0.pulseWidth1[13]     System        DFN1     D       pulseWidth1_RNO[13]     9.461        -6.011
BUS_INTERFACE_0.pulseWidth2[13]     System        DFN1     D       pulseWidth2_RNO[13]     9.461        -6.011
==============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      18.191
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -8.764

    Number of logic level(s):                13
    Starting point:                          turret_servo_mss_design_0.MSS_ADLIB_INST / MSSPWDATA[1]
    Ending point:                            BUS_INTERFACE_0.pulseWidth1[17] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                             Pin              Pin               Arrival     No. of    
Name                                                           Type        Name             Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
turret_servo_mss_design_0.MSS_ADLIB_INST                       MSS_APB     MSSPWDATA[1]     Out     0.000     0.000       -         
CoreAPB3_0_APBmslave0_PWDATA[1]                                Net         -                -       1.776     -           11        
BUS_INTERFACE_0.un4_pulseWidth1_0_4_0                          XOR2        B                In      -         1.776       -         
BUS_INTERFACE_0.un4_pulseWidth1_0_4_0                          XOR2        Y                Out     0.937     2.713       -         
un4_pulseWidth1_0_4_0                                          Net         -                -       0.322     -           1         
BUS_INTERFACE_0.un4_pulseWidth1_0_4                            XOR2        A                In      -         3.034       -         
BUS_INTERFACE_0.un4_pulseWidth1_0_4                            XOR2        Y                Out     0.408     3.443       -         
N_322                                                          Net         -                -       0.806     -           3         
BUS_INTERFACE_0.un4_pulseWidth1_0_40.ADD_12x12_fast_I1_P0N     OR2         B                In      -         4.249       -         
BUS_INTERFACE_0.un4_pulseWidth1_0_40.ADD_12x12_fast_I1_P0N     OR2         Y                Out     0.646     4.896       -         
N174                                                           Net         -                -       0.386     -           2         
BUS_INTERFACE_0.un4_pulseWidth1_0_40.ADD_12x12_fast_I30_Y      NOR2B       A                In      -         5.282       -         
BUS_INTERFACE_0.un4_pulseWidth1_0_40.ADD_12x12_fast_I30_Y      NOR2B       Y                Out     0.514     5.796       -         
N225                                                           Net         -                -       0.386     -           2         
BUS_INTERFACE_0.un4_pulseWidth1_0_40.ADD_12x12_fast_I53_Y      AO1         A                In      -         6.182       -         
BUS_INTERFACE_0.un4_pulseWidth1_0_40.ADD_12x12_fast_I53_Y      AO1         Y                Out     0.464     6.646       -         
N252                                                           Net         -                -       0.806     -           3         
BUS_INTERFACE_0.un4_pulseWidth1_0_40.ADD_12x12_fast_I91_Y      XOR3        B                In      -         7.452       -         
BUS_INTERFACE_0.un4_pulseWidth1_0_40.ADD_12x12_fast_I91_Y      XOR3        Y                Out     0.624     8.076       -         
un4_pulseWidth1[6]                                             Net         -                -       0.806     -           3         
BUS_INTERFACE_0.un3_pulseWidth1_1.m15                          OA1C        A                In      -         8.882       -         
BUS_INTERFACE_0.un3_pulseWidth1_1.m15                          OA1C        Y                Out     0.931     9.814       -         
i8_mux                                                         Net         -                -       0.806     -           3         
BUS_INTERFACE_0.un3_pulseWidth1_1.m21                          OA1C        B                In      -         10.620      -         
BUS_INTERFACE_0.un3_pulseWidth1_1.m21                          OA1C        Y                Out     0.900     11.521      -         
i12_mux                                                        Net         -                -       0.806     -           3         
BUS_INTERFACE_0.un3_pulseWidth1_1.m27                          OA1C        B                In      -         12.327      -         
BUS_INTERFACE_0.un3_pulseWidth1_1.m27                          OA1C        Y                Out     0.900     13.227      -         
i16_mux                                                        Net         -                -       0.806     -           3         
BUS_INTERFACE_0.un3_pulseWidth1_1.m33                          NOR3A       A                In      -         14.034      -         
BUS_INTERFACE_0.un3_pulseWidth1_1.m33                          NOR3A       Y                Out     0.664     14.697      -         
i20_mux                                                        Net         -                -       0.386     -           2         
BUS_INTERFACE_0.un3_pulseWidth1_1.m35                          AX1         A                In      -         15.083      -         
BUS_INTERFACE_0.un3_pulseWidth1_1.m35                          AX1         Y                Out     0.992     16.076      -         
N_388                                                          Net         -                -       0.386     -           2         
BUS_INTERFACE_0.pulseWidth1_RNO_0[17]                          MX2         B                In      -         16.461      -         
BUS_INTERFACE_0.pulseWidth1_RNO_0[17]                          MX2         Y                Out     0.572     17.033      -         
N_259                                                          Net         -                -       0.322     -           1         
BUS_INTERFACE_0.pulseWidth1_RNO[17]                            NOR2B       A                In      -         17.355      -         
BUS_INTERFACE_0.pulseWidth1_RNO[17]                            NOR2B       Y                Out     0.514     17.869      -         
pulseWidth1_RNO[17]                                            Net         -                -       0.322     -           1         
BUS_INTERFACE_0.pulseWidth1[17]                                DFN1        D                In      -         18.191      -         
====================================================================================================================================
Total path delay (propagation time + setup) of 18.764 is 9.642(51.4%) logic and 9.122(48.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      18.191
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -8.764

    Number of logic level(s):                13
    Starting point:                          turret_servo_mss_design_0.MSS_ADLIB_INST / MSSPWDATA[1]
    Ending point:                            BUS_INTERFACE_0.pulseWidth2[17] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                             Pin              Pin               Arrival     No. of    
Name                                                           Type        Name             Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
turret_servo_mss_design_0.MSS_ADLIB_INST                       MSS_APB     MSSPWDATA[1]     Out     0.000     0.000       -         
CoreAPB3_0_APBmslave0_PWDATA[1]                                Net         -                -       1.776     -           11        
BUS_INTERFACE_0.un4_pulseWidth1_0_4_0                          XOR2        B                In      -         1.776       -         
BUS_INTERFACE_0.un4_pulseWidth1_0_4_0                          XOR2        Y                Out     0.937     2.713       -         
un4_pulseWidth1_0_4_0                                          Net         -                -       0.322     -           1         
BUS_INTERFACE_0.un4_pulseWidth1_0_4                            XOR2        A                In      -         3.034       -         
BUS_INTERFACE_0.un4_pulseWidth1_0_4                            XOR2        Y                Out     0.408     3.443       -         
N_322                                                          Net         -                -       0.806     -           3         
BUS_INTERFACE_0.un4_pulseWidth1_0_40.ADD_12x12_fast_I1_P0N     OR2         B                In      -         4.249       -         
BUS_INTERFACE_0.un4_pulseWidth1_0_40.ADD_12x12_fast_I1_P0N     OR2         Y                Out     0.646     4.896       -         
N174                                                           Net         -                -       0.386     -           2         
BUS_INTERFACE_0.un4_pulseWidth1_0_40.ADD_12x12_fast_I30_Y      NOR2B       A                In      -         5.282       -         
BUS_INTERFACE_0.un4_pulseWidth1_0_40.ADD_12x12_fast_I30_Y      NOR2B       Y                Out     0.514     5.796       -         
N225                                                           Net         -                -       0.386     -           2         
BUS_INTERFACE_0.un4_pulseWidth1_0_40.ADD_12x12_fast_I53_Y      AO1         A                In      -         6.182       -         
BUS_INTERFACE_0.un4_pulseWidth1_0_40.ADD_12x12_fast_I53_Y      AO1         Y                Out     0.464     6.646       -         
N252                                                           Net         -                -       0.806     -           3         
BUS_INTERFACE_0.un4_pulseWidth1_0_40.ADD_12x12_fast_I91_Y      XOR3        B                In      -         7.452       -         
BUS_INTERFACE_0.un4_pulseWidth1_0_40.ADD_12x12_fast_I91_Y      XOR3        Y                Out     0.624     8.076       -         
un4_pulseWidth1[6]                                             Net         -                -       0.806     -           3         
BUS_INTERFACE_0.un3_pulseWidth1_1.m15                          OA1C        A                In      -         8.882       -         
BUS_INTERFACE_0.un3_pulseWidth1_1.m15                          OA1C        Y                Out     0.931     9.814       -         
i8_mux                                                         Net         -                -       0.806     -           3         
BUS_INTERFACE_0.un3_pulseWidth1_1.m21                          OA1C        B                In      -         10.620      -         
BUS_INTERFACE_0.un3_pulseWidth1_1.m21                          OA1C        Y                Out     0.900     11.521      -         
i12_mux                                                        Net         -                -       0.806     -           3         
BUS_INTERFACE_0.un3_pulseWidth1_1.m27                          OA1C        B                In      -         12.327      -         
BUS_INTERFACE_0.un3_pulseWidth1_1.m27                          OA1C        Y                Out     0.900     13.227      -         
i16_mux                                                        Net         -                -       0.806     -           3         
BUS_INTERFACE_0.un3_pulseWidth1_1.m33                          NOR3A       A                In      -         14.034      -         
BUS_INTERFACE_0.un3_pulseWidth1_1.m33                          NOR3A       Y                Out     0.664     14.697      -         
i20_mux                                                        Net         -                -       0.386     -           2         
BUS_INTERFACE_0.un3_pulseWidth1_1.m35                          AX1         A                In      -         15.083      -         
BUS_INTERFACE_0.un3_pulseWidth1_1.m35                          AX1         Y                Out     0.992     16.076      -         
N_388                                                          Net         -                -       0.386     -           2         
BUS_INTERFACE_0.pulseWidth2_RNO_0[17]                          MX2         B                In      -         16.461      -         
BUS_INTERFACE_0.pulseWidth2_RNO_0[17]                          MX2         Y                Out     0.572     17.033      -         
N_243                                                          Net         -                -       0.322     -           1         
BUS_INTERFACE_0.pulseWidth2_RNO[17]                            NOR2B       A                In      -         17.355      -         
BUS_INTERFACE_0.pulseWidth2_RNO[17]                            NOR2B       Y                Out     0.514     17.869      -         
pulseWidth2_RNO[17]                                            Net         -                -       0.322     -           1         
BUS_INTERFACE_0.pulseWidth2[17]                                DFN1        D                In      -         18.191      -         
====================================================================================================================================
Total path delay (propagation time + setup) of 18.764 is 9.642(51.4%) logic and 9.122(48.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      18.123
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -8.661

    Number of logic level(s):                13
    Starting point:                          turret_servo_mss_design_0.MSS_ADLIB_INST / MSSPWDATA[1]
    Ending point:                            BUS_INTERFACE_0.pulseWidth1[16] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                             Pin              Pin               Arrival     No. of    
Name                                                           Type        Name             Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
turret_servo_mss_design_0.MSS_ADLIB_INST                       MSS_APB     MSSPWDATA[1]     Out     0.000     0.000       -         
CoreAPB3_0_APBmslave0_PWDATA[1]                                Net         -                -       1.776     -           11        
BUS_INTERFACE_0.un4_pulseWidth1_0_4_0                          XOR2        B                In      -         1.776       -         
BUS_INTERFACE_0.un4_pulseWidth1_0_4_0                          XOR2        Y                Out     0.937     2.713       -         
un4_pulseWidth1_0_4_0                                          Net         -                -       0.322     -           1         
BUS_INTERFACE_0.un4_pulseWidth1_0_4                            XOR2        A                In      -         3.034       -         
BUS_INTERFACE_0.un4_pulseWidth1_0_4                            XOR2        Y                Out     0.408     3.443       -         
N_322                                                          Net         -                -       0.806     -           3         
BUS_INTERFACE_0.un4_pulseWidth1_0_40.ADD_12x12_fast_I1_P0N     OR2         B                In      -         4.249       -         
BUS_INTERFACE_0.un4_pulseWidth1_0_40.ADD_12x12_fast_I1_P0N     OR2         Y                Out     0.646     4.896       -         
N174                                                           Net         -                -       0.386     -           2         
BUS_INTERFACE_0.un4_pulseWidth1_0_40.ADD_12x12_fast_I30_Y      NOR2B       A                In      -         5.282       -         
BUS_INTERFACE_0.un4_pulseWidth1_0_40.ADD_12x12_fast_I30_Y      NOR2B       Y                Out     0.514     5.796       -         
N225                                                           Net         -                -       0.386     -           2         
BUS_INTERFACE_0.un4_pulseWidth1_0_40.ADD_12x12_fast_I53_Y      AO1         A                In      -         6.182       -         
BUS_INTERFACE_0.un4_pulseWidth1_0_40.ADD_12x12_fast_I53_Y      AO1         Y                Out     0.464     6.646       -         
N252                                                           Net         -                -       0.806     -           3         
BUS_INTERFACE_0.un4_pulseWidth1_0_40.ADD_12x12_fast_I91_Y      XOR3        B                In      -         7.452       -         
BUS_INTERFACE_0.un4_pulseWidth1_0_40.ADD_12x12_fast_I91_Y      XOR3        Y                Out     0.624     8.076       -         
un4_pulseWidth1[6]                                             Net         -                -       0.806     -           3         
BUS_INTERFACE_0.un3_pulseWidth1_1.m15                          OA1C        A                In      -         8.882       -         
BUS_INTERFACE_0.un3_pulseWidth1_1.m15                          OA1C        Y                Out     0.931     9.814       -         
i8_mux                                                         Net         -                -       0.806     -           3         
BUS_INTERFACE_0.un3_pulseWidth1_1.m21                          OA1C        B                In      -         10.620      -         
BUS_INTERFACE_0.un3_pulseWidth1_1.m21                          OA1C        Y                Out     0.900     11.521      -         
i12_mux                                                        Net         -                -       0.806     -           3         
BUS_INTERFACE_0.un3_pulseWidth1_1.m27                          OA1C        B                In      -         12.327      -         
BUS_INTERFACE_0.un3_pulseWidth1_1.m27                          OA1C        Y                Out     0.900     13.227      -         
i16_mux                                                        Net         -                -       0.806     -           3         
BUS_INTERFACE_0.un3_pulseWidth1_1.m33                          NOR3A       A                In      -         14.034      -         
BUS_INTERFACE_0.un3_pulseWidth1_1.m33                          NOR3A       Y                Out     0.664     14.697      -         
i20_mux                                                        Net         -                -       0.386     -           2         
BUS_INTERFACE_0.un3_pulseWidth1_1.m36                          XNOR2       B                In      -         15.083      -         
BUS_INTERFACE_0.un3_pulseWidth1_1.m36                          XNOR2       Y                Out     0.937     16.020      -         
N_387                                                          Net         -                -       0.386     -           2         
BUS_INTERFACE_0.pulseWidth1_RNO_0[16]                          MX2         B                In      -         16.406      -         
BUS_INTERFACE_0.pulseWidth1_RNO_0[16]                          MX2         Y                Out     0.586     16.991      -         
N_258                                                          Net         -                -       0.322     -           1         
BUS_INTERFACE_0.pulseWidth1_RNO[16]                            NOR2B       A                In      -         17.313      -         
BUS_INTERFACE_0.pulseWidth1_RNO[16]                            NOR2B       Y                Out     0.488     17.801      -         
pulseWidth1_RNO[16]                                            Net         -                -       0.322     -           1         
BUS_INTERFACE_0.pulseWidth1[16]                                DFN1        D                In      -         18.123      -         
====================================================================================================================================
Total path delay (propagation time + setup) of 18.661 is 9.539(51.1%) logic and 9.122(48.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      18.123
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -8.661

    Number of logic level(s):                13
    Starting point:                          turret_servo_mss_design_0.MSS_ADLIB_INST / MSSPWDATA[1]
    Ending point:                            BUS_INTERFACE_0.pulseWidth2[16] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                             Pin              Pin               Arrival     No. of    
Name                                                           Type        Name             Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
turret_servo_mss_design_0.MSS_ADLIB_INST                       MSS_APB     MSSPWDATA[1]     Out     0.000     0.000       -         
CoreAPB3_0_APBmslave0_PWDATA[1]                                Net         -                -       1.776     -           11        
BUS_INTERFACE_0.un4_pulseWidth1_0_4_0                          XOR2        B                In      -         1.776       -         
BUS_INTERFACE_0.un4_pulseWidth1_0_4_0                          XOR2        Y                Out     0.937     2.713       -         
un4_pulseWidth1_0_4_0                                          Net         -                -       0.322     -           1         
BUS_INTERFACE_0.un4_pulseWidth1_0_4                            XOR2        A                In      -         3.034       -         
BUS_INTERFACE_0.un4_pulseWidth1_0_4                            XOR2        Y                Out     0.408     3.443       -         
N_322                                                          Net         -                -       0.806     -           3         
BUS_INTERFACE_0.un4_pulseWidth1_0_40.ADD_12x12_fast_I1_P0N     OR2         B                In      -         4.249       -         
BUS_INTERFACE_0.un4_pulseWidth1_0_40.ADD_12x12_fast_I1_P0N     OR2         Y                Out     0.646     4.896       -         
N174                                                           Net         -                -       0.386     -           2         
BUS_INTERFACE_0.un4_pulseWidth1_0_40.ADD_12x12_fast_I30_Y      NOR2B       A                In      -         5.282       -         
BUS_INTERFACE_0.un4_pulseWidth1_0_40.ADD_12x12_fast_I30_Y      NOR2B       Y                Out     0.514     5.796       -         
N225                                                           Net         -                -       0.386     -           2         
BUS_INTERFACE_0.un4_pulseWidth1_0_40.ADD_12x12_fast_I53_Y      AO1         A                In      -         6.182       -         
BUS_INTERFACE_0.un4_pulseWidth1_0_40.ADD_12x12_fast_I53_Y      AO1         Y                Out     0.464     6.646       -         
N252                                                           Net         -                -       0.806     -           3         
BUS_INTERFACE_0.un4_pulseWidth1_0_40.ADD_12x12_fast_I91_Y      XOR3        B                In      -         7.452       -         
BUS_INTERFACE_0.un4_pulseWidth1_0_40.ADD_12x12_fast_I91_Y      XOR3        Y                Out     0.624     8.076       -         
un4_pulseWidth1[6]                                             Net         -                -       0.806     -           3         
BUS_INTERFACE_0.un3_pulseWidth1_1.m15                          OA1C        A                In      -         8.882       -         
BUS_INTERFACE_0.un3_pulseWidth1_1.m15                          OA1C        Y                Out     0.931     9.814       -         
i8_mux                                                         Net         -                -       0.806     -           3         
BUS_INTERFACE_0.un3_pulseWidth1_1.m21                          OA1C        B                In      -         10.620      -         
BUS_INTERFACE_0.un3_pulseWidth1_1.m21                          OA1C        Y                Out     0.900     11.521      -         
i12_mux                                                        Net         -                -       0.806     -           3         
BUS_INTERFACE_0.un3_pulseWidth1_1.m27                          OA1C        B                In      -         12.327      -         
BUS_INTERFACE_0.un3_pulseWidth1_1.m27                          OA1C        Y                Out     0.900     13.227      -         
i16_mux                                                        Net         -                -       0.806     -           3         
BUS_INTERFACE_0.un3_pulseWidth1_1.m33                          NOR3A       A                In      -         14.034      -         
BUS_INTERFACE_0.un3_pulseWidth1_1.m33                          NOR3A       Y                Out     0.664     14.697      -         
i20_mux                                                        Net         -                -       0.386     -           2         
BUS_INTERFACE_0.un3_pulseWidth1_1.m36                          XNOR2       B                In      -         15.083      -         
BUS_INTERFACE_0.un3_pulseWidth1_1.m36                          XNOR2       Y                Out     0.937     16.020      -         
N_387                                                          Net         -                -       0.386     -           2         
BUS_INTERFACE_0.pulseWidth2_RNO_0[16]                          MX2         B                In      -         16.406      -         
BUS_INTERFACE_0.pulseWidth2_RNO_0[16]                          MX2         Y                Out     0.586     16.991      -         
N_242                                                          Net         -                -       0.322     -           1         
BUS_INTERFACE_0.pulseWidth2_RNO[16]                            NOR2B       A                In      -         17.313      -         
BUS_INTERFACE_0.pulseWidth2_RNO[16]                            NOR2B       Y                Out     0.488     17.801      -         
pulseWidth2_RNO[16]                                            Net         -                -       0.322     -           1         
BUS_INTERFACE_0.pulseWidth2[16]                                DFN1        D                In      -         18.123      -         
====================================================================================================================================
Total path delay (propagation time + setup) of 18.661 is 9.539(51.1%) logic and 9.122(48.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      18.065
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -8.639

    Number of logic level(s):                13
    Starting point:                          turret_servo_mss_design_0.MSS_ADLIB_INST / MSSPWDATA[0]
    Ending point:                            BUS_INTERFACE_0.pulseWidth1[17] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                             Pin              Pin               Arrival     No. of    
Name                                                           Type        Name             Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
turret_servo_mss_design_0.MSS_ADLIB_INST                       MSS_APB     MSSPWDATA[0]     Out     0.000     0.000       -         
CoreAPB3_0_APBmslave0_PWDATA[0]                                Net         -                -       2.082     -           14        
BUS_INTERFACE_0.un4_pulseWidth1_0_3_1                          OA1         A                In      -         2.082       -         
BUS_INTERFACE_0.un4_pulseWidth1_0_3_1                          OA1         Y                Out     0.984     3.066       -         
N_321_1                                                        Net         -                -       0.386     -           2         
BUS_INTERFACE_0.un4_pulseWidth1_0_3                            AO1         C                In      -         3.452       -         
BUS_INTERFACE_0.un4_pulseWidth1_0_3                            AO1         Y                Out     0.655     4.107       -         
N_321                                                          Net         -                -       0.386     -           2         
BUS_INTERFACE_0.un4_pulseWidth1_0_40.ADD_12x12_fast_I1_G0N     NOR2B       A                In      -         4.493       -         
BUS_INTERFACE_0.un4_pulseWidth1_0_40.ADD_12x12_fast_I1_G0N     NOR2B       Y                Out     0.488     4.981       -         
N173                                                           Net         -                -       0.806     -           3         
BUS_INTERFACE_0.un4_pulseWidth1_0_40.ADD_12x12_fast_I27_Y      AO1         A                In      -         5.787       -         
BUS_INTERFACE_0.un4_pulseWidth1_0_40.ADD_12x12_fast_I27_Y      AO1         Y                Out     0.520     6.307       -         
N221                                                           Net         -                -       0.386     -           2         
BUS_INTERFACE_0.un4_pulseWidth1_0_40.ADD_12x12_fast_I70_Y      AO1         C                In      -         6.693       -         
BUS_INTERFACE_0.un4_pulseWidth1_0_40.ADD_12x12_fast_I70_Y      AO1         Y                Out     0.655     7.348       -         
N311                                                           Net         -                -       0.806     -           3         
BUS_INTERFACE_0.un4_pulseWidth1_0_40.ADD_12x12_fast_I92_Y      XOR3        B                In      -         8.154       -         
BUS_INTERFACE_0.un4_pulseWidth1_0_40.ADD_12x12_fast_I92_Y      XOR3        Y                Out     0.624     8.778       -         
un4_pulseWidth1[7]                                             Net         -                -       0.386     -           2         
BUS_INTERFACE_0.un3_pulseWidth1_1.m15                          OA1C        C                In      -         9.164       -         
BUS_INTERFACE_0.un3_pulseWidth1_1.m15                          OA1C        Y                Out     0.525     9.689       -         
i8_mux                                                         Net         -                -       0.806     -           3         
BUS_INTERFACE_0.un3_pulseWidth1_1.m21                          OA1C        B                In      -         10.495      -         
BUS_INTERFACE_0.un3_pulseWidth1_1.m21                          OA1C        Y                Out     0.900     11.395      -         
i12_mux                                                        Net         -                -       0.806     -           3         
BUS_INTERFACE_0.un3_pulseWidth1_1.m27                          OA1C        B                In      -         12.202      -         
BUS_INTERFACE_0.un3_pulseWidth1_1.m27                          OA1C        Y                Out     0.900     13.102      -         
i16_mux                                                        Net         -                -       0.806     -           3         
BUS_INTERFACE_0.un3_pulseWidth1_1.m33                          NOR3A       A                In      -         13.908      -         
BUS_INTERFACE_0.un3_pulseWidth1_1.m33                          NOR3A       Y                Out     0.664     14.572      -         
i20_mux                                                        Net         -                -       0.386     -           2         
BUS_INTERFACE_0.un3_pulseWidth1_1.m35                          AX1         A                In      -         14.958      -         
BUS_INTERFACE_0.un3_pulseWidth1_1.m35                          AX1         Y                Out     0.992     15.950      -         
N_388                                                          Net         -                -       0.386     -           2         
BUS_INTERFACE_0.pulseWidth1_RNO_0[17]                          MX2         B                In      -         16.336      -         
BUS_INTERFACE_0.pulseWidth1_RNO_0[17]                          MX2         Y                Out     0.572     16.908      -         
N_259                                                          Net         -                -       0.322     -           1         
BUS_INTERFACE_0.pulseWidth1_RNO[17]                            NOR2B       A                In      -         17.230      -         
BUS_INTERFACE_0.pulseWidth1_RNO[17]                            NOR2B       Y                Out     0.514     17.744      -         
pulseWidth1_RNO[17]                                            Net         -                -       0.322     -           1         
BUS_INTERFACE_0.pulseWidth1[17]                                DFN1        D                In      -         18.065      -         
====================================================================================================================================
Total path delay (propagation time + setup) of 18.639 is 9.567(51.3%) logic and 9.072(48.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 132MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 132MB peak: 135MB)

--------------------------------------------------------------------------------
Target Part: A2F200M3F_FBGA484_STD
Report for cell turret_servos.verilog
  Core Cell usage:
              cell count     area count*area
              AND2    28      1.0       28.0
             AND2A     2      1.0        2.0
              AND3    94      1.0       94.0
               AO1    21      1.0       21.0
              AO1A     1      1.0        1.0
              AO1B     1      1.0        1.0
              AO1C    15      1.0       15.0
              AOI1     8      1.0        8.0
             AOI1A     4      1.0        4.0
             AOI1B    18      1.0       18.0
               AX1    15      1.0       15.0
              AX1A     2      1.0        2.0
              AX1C    24      1.0       24.0
              AX1D     2      1.0        2.0
              BUFF     1      1.0        1.0
               GND    10      0.0        0.0
               INV    19      1.0       19.0
              MAJ3     8      1.0        8.0
           MSS_APB     1      0.0        0.0
           MSS_CCC     1      0.0        0.0
               MX2    15      1.0       15.0
              MX2A     1      1.0        1.0
              MX2B    22      1.0       22.0
              NOR2    29      1.0       29.0
             NOR2A    31      1.0       31.0
             NOR2B   160      1.0      160.0
              NOR3    14      1.0       14.0
             NOR3A    24      1.0       24.0
             NOR3B    20      1.0       20.0
             NOR3C    97      1.0       97.0
               OA1    14      1.0       14.0
              OA1A    12      1.0       12.0
              OA1B     1      1.0        1.0
              OA1C     5      1.0        5.0
              OAI1     1      1.0        1.0
               OR2    20      1.0       20.0
              OR2A    45      1.0       45.0
              OR2B    13      1.0       13.0
               OR3    13      1.0       13.0
              OR3A     1      1.0        1.0
              OR3B     9      1.0        9.0
              OR3C     7      1.0        7.0
             RCOSC     1      0.0        0.0
               VCC    10      0.0        0.0
               XA1    21      1.0       21.0
              XA1B     3      1.0        3.0
              XA1C     3      1.0        3.0
             XNOR2    37      1.0       37.0
              XO1A     1      1.0        1.0
              XOR2    75      1.0       75.0
              XOR3    16      1.0       16.0


              DFN1   184      1.0      184.0
            DFN1E0    15      1.0       15.0
            DFN1E1     3      1.0        3.0
                   -----          ----------
             TOTAL  1198              1175.0


  IO Cell usage:
              cell count
         BIBUF_MSS     2
             INBUF     1
         INBUF_MSS     2
            OUTBUF     3
       TRIBUFF_MSS     1
                   -----
             TOTAL     9


Core Cells         : 1175 of 4608 (25%)
IO Cells           : 9

  RAM/ROM Usage Summary
Block Rams : 0 of 8 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 30MB peak: 135MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Tue Apr 02 16:51:36 2019

###########################################################]
