Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Nov 17 18:10:33 2023
| Host         : TeddyLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     12          
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-20  Warning           Non-clocked latch               42          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (138)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (66)
5. checking no_input_delay (1)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (138)
--------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: clk_div/clk_out_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: clock_inst/hrs0_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: clock_inst/hrs0_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: clock_inst/hrs0_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: clock_inst/hrs1_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: clock_inst/hrs1_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: clock_inst/hrs1_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: clock_inst/min0_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: clock_inst/min0_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: clock_inst/min0_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: clock_inst/min1_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: clock_inst/min1_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: clock_inst/min1_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: clock_inst/sec0_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: clock_inst/sec0_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: clock_inst/sec0_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: clock_inst/sec1_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: clock_inst/sec1_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: clock_inst/sec1_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (66)
-------------------------------------------------
 There are 66 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    160.768        0.000                      0                  145        0.253        0.000                      0                  145        3.000        0.000                       0                    95  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 83.333}       166.667         6.000           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      160.768        0.000                      0                  145        0.253        0.000                      0                  145       46.693        0.000                       0                    91  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      160.768ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.253ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       46.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             160.768ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/sec1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.120ns  (logic 0.854ns (16.681%)  route 4.266ns (83.319%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.627ns = ( 165.039 - 166.667 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          1.833    -0.919    gen_clock_en_inst/CLK
    SLICE_X7Y42          FDCE                                         r  gen_clock_en_inst/o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  gen_clock_en_inst/o_reg[1]/Q
                         net (fo=2, routed)           0.868     0.405    gen_clock_en_inst/o[1]
    SLICE_X7Y42          LUT4 (Prop_lut4_I2_O)        0.124     0.529 f  gen_clock_en_inst/o[31]_i_8/O
                         net (fo=1, routed)           0.950     1.479    gen_clock_en_inst/o[31]_i_8_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I3_O)        0.124     1.603 f  gen_clock_en_inst/o[31]_i_4/O
                         net (fo=37, routed)          1.876     3.479    gen_clock_en_inst/o_reg[17]_0
    SLICE_X7Y49          LUT4 (Prop_lut4_I2_O)        0.150     3.629 r  gen_clock_en_inst/sec1[3]_i_1/O
                         net (fo=4, routed)           0.572     4.201    clock_inst/sec1_reg[3]_1[0]
    SLICE_X8Y48          FDCE                                         r  clock_inst/sec1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          1.578   165.039    clock_inst/CLK
    SLICE_X8Y48          FDCE                                         r  clock_inst/sec1_reg[0]/C
                         clock pessimism              0.569   165.608    
                         clock uncertainty           -0.262   165.346    
    SLICE_X8Y48          FDCE (Setup_fdce_C_CE)      -0.377   164.969    clock_inst/sec1_reg[0]
  -------------------------------------------------------------------
                         required time                        164.970    
                         arrival time                          -4.201    
  -------------------------------------------------------------------
                         slack                                160.768    

Slack (MET) :             160.768ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/sec1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.120ns  (logic 0.854ns (16.681%)  route 4.266ns (83.319%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.627ns = ( 165.039 - 166.667 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          1.833    -0.919    gen_clock_en_inst/CLK
    SLICE_X7Y42          FDCE                                         r  gen_clock_en_inst/o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  gen_clock_en_inst/o_reg[1]/Q
                         net (fo=2, routed)           0.868     0.405    gen_clock_en_inst/o[1]
    SLICE_X7Y42          LUT4 (Prop_lut4_I2_O)        0.124     0.529 f  gen_clock_en_inst/o[31]_i_8/O
                         net (fo=1, routed)           0.950     1.479    gen_clock_en_inst/o[31]_i_8_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I3_O)        0.124     1.603 f  gen_clock_en_inst/o[31]_i_4/O
                         net (fo=37, routed)          1.876     3.479    gen_clock_en_inst/o_reg[17]_0
    SLICE_X7Y49          LUT4 (Prop_lut4_I2_O)        0.150     3.629 r  gen_clock_en_inst/sec1[3]_i_1/O
                         net (fo=4, routed)           0.572     4.201    clock_inst/sec1_reg[3]_1[0]
    SLICE_X8Y48          FDCE                                         r  clock_inst/sec1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          1.578   165.039    clock_inst/CLK
    SLICE_X8Y48          FDCE                                         r  clock_inst/sec1_reg[1]/C
                         clock pessimism              0.569   165.608    
                         clock uncertainty           -0.262   165.346    
    SLICE_X8Y48          FDCE (Setup_fdce_C_CE)      -0.377   164.969    clock_inst/sec1_reg[1]
  -------------------------------------------------------------------
                         required time                        164.970    
                         arrival time                          -4.201    
  -------------------------------------------------------------------
                         slack                                160.768    

Slack (MET) :             160.768ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/sec1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.120ns  (logic 0.854ns (16.681%)  route 4.266ns (83.319%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.627ns = ( 165.039 - 166.667 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          1.833    -0.919    gen_clock_en_inst/CLK
    SLICE_X7Y42          FDCE                                         r  gen_clock_en_inst/o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  gen_clock_en_inst/o_reg[1]/Q
                         net (fo=2, routed)           0.868     0.405    gen_clock_en_inst/o[1]
    SLICE_X7Y42          LUT4 (Prop_lut4_I2_O)        0.124     0.529 f  gen_clock_en_inst/o[31]_i_8/O
                         net (fo=1, routed)           0.950     1.479    gen_clock_en_inst/o[31]_i_8_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I3_O)        0.124     1.603 f  gen_clock_en_inst/o[31]_i_4/O
                         net (fo=37, routed)          1.876     3.479    gen_clock_en_inst/o_reg[17]_0
    SLICE_X7Y49          LUT4 (Prop_lut4_I2_O)        0.150     3.629 r  gen_clock_en_inst/sec1[3]_i_1/O
                         net (fo=4, routed)           0.572     4.201    clock_inst/sec1_reg[3]_1[0]
    SLICE_X8Y48          FDCE                                         r  clock_inst/sec1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          1.578   165.039    clock_inst/CLK
    SLICE_X8Y48          FDCE                                         r  clock_inst/sec1_reg[2]/C
                         clock pessimism              0.569   165.608    
                         clock uncertainty           -0.262   165.346    
    SLICE_X8Y48          FDCE (Setup_fdce_C_CE)      -0.377   164.969    clock_inst/sec1_reg[2]
  -------------------------------------------------------------------
                         required time                        164.970    
                         arrival time                          -4.201    
  -------------------------------------------------------------------
                         slack                                160.768    

Slack (MET) :             160.768ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/sec1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.120ns  (logic 0.854ns (16.681%)  route 4.266ns (83.319%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.627ns = ( 165.039 - 166.667 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          1.833    -0.919    gen_clock_en_inst/CLK
    SLICE_X7Y42          FDCE                                         r  gen_clock_en_inst/o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  gen_clock_en_inst/o_reg[1]/Q
                         net (fo=2, routed)           0.868     0.405    gen_clock_en_inst/o[1]
    SLICE_X7Y42          LUT4 (Prop_lut4_I2_O)        0.124     0.529 f  gen_clock_en_inst/o[31]_i_8/O
                         net (fo=1, routed)           0.950     1.479    gen_clock_en_inst/o[31]_i_8_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I3_O)        0.124     1.603 f  gen_clock_en_inst/o[31]_i_4/O
                         net (fo=37, routed)          1.876     3.479    gen_clock_en_inst/o_reg[17]_0
    SLICE_X7Y49          LUT4 (Prop_lut4_I2_O)        0.150     3.629 r  gen_clock_en_inst/sec1[3]_i_1/O
                         net (fo=4, routed)           0.572     4.201    clock_inst/sec1_reg[3]_1[0]
    SLICE_X8Y48          FDCE                                         r  clock_inst/sec1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          1.578   165.039    clock_inst/CLK
    SLICE_X8Y48          FDCE                                         r  clock_inst/sec1_reg[3]/C
                         clock pessimism              0.569   165.608    
                         clock uncertainty           -0.262   165.346    
    SLICE_X8Y48          FDCE (Setup_fdce_C_CE)      -0.377   164.969    clock_inst/sec1_reg[3]
  -------------------------------------------------------------------
                         required time                        164.970    
                         arrival time                          -4.201    
  -------------------------------------------------------------------
                         slack                                160.768    

Slack (MET) :             160.869ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/min0_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.344ns  (logic 0.828ns (15.495%)  route 4.516ns (84.505%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 165.116 - 166.667 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          1.833    -0.919    gen_clock_en_inst/CLK
    SLICE_X7Y42          FDCE                                         r  gen_clock_en_inst/o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  gen_clock_en_inst/o_reg[1]/Q
                         net (fo=2, routed)           0.868     0.405    gen_clock_en_inst/o[1]
    SLICE_X7Y42          LUT4 (Prop_lut4_I2_O)        0.124     0.529 f  gen_clock_en_inst/o[31]_i_8/O
                         net (fo=1, routed)           0.950     1.479    gen_clock_en_inst/o[31]_i_8_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I3_O)        0.124     1.603 f  gen_clock_en_inst/o[31]_i_4/O
                         net (fo=37, routed)          1.876     3.479    gen_clock_en_inst/o_reg[17]_0
    SLICE_X7Y49          LUT5 (Prop_lut5_I1_O)        0.124     3.603 r  gen_clock_en_inst/min0[3]_i_1/O
                         net (fo=4, routed)           0.822     4.425    clock_inst/min0_reg[3]_1[0]
    SLICE_X4Y45          FDCE                                         r  clock_inst/min0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          1.655   165.116    clock_inst/CLK
    SLICE_X4Y45          FDCE                                         r  clock_inst/min0_reg[0]/C
                         clock pessimism              0.608   165.724    
                         clock uncertainty           -0.262   165.462    
    SLICE_X4Y45          FDCE (Setup_fdce_C_CE)      -0.169   165.293    clock_inst/min0_reg[0]
  -------------------------------------------------------------------
                         required time                        165.294    
                         arrival time                          -4.425    
  -------------------------------------------------------------------
                         slack                                160.869    

Slack (MET) :             160.869ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/min0_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.344ns  (logic 0.828ns (15.495%)  route 4.516ns (84.505%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 165.116 - 166.667 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          1.833    -0.919    gen_clock_en_inst/CLK
    SLICE_X7Y42          FDCE                                         r  gen_clock_en_inst/o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  gen_clock_en_inst/o_reg[1]/Q
                         net (fo=2, routed)           0.868     0.405    gen_clock_en_inst/o[1]
    SLICE_X7Y42          LUT4 (Prop_lut4_I2_O)        0.124     0.529 f  gen_clock_en_inst/o[31]_i_8/O
                         net (fo=1, routed)           0.950     1.479    gen_clock_en_inst/o[31]_i_8_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I3_O)        0.124     1.603 f  gen_clock_en_inst/o[31]_i_4/O
                         net (fo=37, routed)          1.876     3.479    gen_clock_en_inst/o_reg[17]_0
    SLICE_X7Y49          LUT5 (Prop_lut5_I1_O)        0.124     3.603 r  gen_clock_en_inst/min0[3]_i_1/O
                         net (fo=4, routed)           0.822     4.425    clock_inst/min0_reg[3]_1[0]
    SLICE_X4Y45          FDCE                                         r  clock_inst/min0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          1.655   165.116    clock_inst/CLK
    SLICE_X4Y45          FDCE                                         r  clock_inst/min0_reg[1]/C
                         clock pessimism              0.608   165.724    
                         clock uncertainty           -0.262   165.462    
    SLICE_X4Y45          FDCE (Setup_fdce_C_CE)      -0.169   165.293    clock_inst/min0_reg[1]
  -------------------------------------------------------------------
                         required time                        165.294    
                         arrival time                          -4.425    
  -------------------------------------------------------------------
                         slack                                160.869    

Slack (MET) :             160.869ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/min0_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.344ns  (logic 0.828ns (15.495%)  route 4.516ns (84.505%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 165.116 - 166.667 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          1.833    -0.919    gen_clock_en_inst/CLK
    SLICE_X7Y42          FDCE                                         r  gen_clock_en_inst/o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  gen_clock_en_inst/o_reg[1]/Q
                         net (fo=2, routed)           0.868     0.405    gen_clock_en_inst/o[1]
    SLICE_X7Y42          LUT4 (Prop_lut4_I2_O)        0.124     0.529 f  gen_clock_en_inst/o[31]_i_8/O
                         net (fo=1, routed)           0.950     1.479    gen_clock_en_inst/o[31]_i_8_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I3_O)        0.124     1.603 f  gen_clock_en_inst/o[31]_i_4/O
                         net (fo=37, routed)          1.876     3.479    gen_clock_en_inst/o_reg[17]_0
    SLICE_X7Y49          LUT5 (Prop_lut5_I1_O)        0.124     3.603 r  gen_clock_en_inst/min0[3]_i_1/O
                         net (fo=4, routed)           0.822     4.425    clock_inst/min0_reg[3]_1[0]
    SLICE_X4Y45          FDCE                                         r  clock_inst/min0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          1.655   165.116    clock_inst/CLK
    SLICE_X4Y45          FDCE                                         r  clock_inst/min0_reg[2]/C
                         clock pessimism              0.608   165.724    
                         clock uncertainty           -0.262   165.462    
    SLICE_X4Y45          FDCE (Setup_fdce_C_CE)      -0.169   165.293    clock_inst/min0_reg[2]
  -------------------------------------------------------------------
                         required time                        165.294    
                         arrival time                          -4.425    
  -------------------------------------------------------------------
                         slack                                160.869    

Slack (MET) :             161.008ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/min0_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 0.828ns (15.912%)  route 4.376ns (84.088%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 165.116 - 166.667 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          1.833    -0.919    gen_clock_en_inst/CLK
    SLICE_X7Y42          FDCE                                         r  gen_clock_en_inst/o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  gen_clock_en_inst/o_reg[1]/Q
                         net (fo=2, routed)           0.868     0.405    gen_clock_en_inst/o[1]
    SLICE_X7Y42          LUT4 (Prop_lut4_I2_O)        0.124     0.529 f  gen_clock_en_inst/o[31]_i_8/O
                         net (fo=1, routed)           0.950     1.479    gen_clock_en_inst/o[31]_i_8_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I3_O)        0.124     1.603 f  gen_clock_en_inst/o[31]_i_4/O
                         net (fo=37, routed)          1.876     3.479    gen_clock_en_inst/o_reg[17]_0
    SLICE_X7Y49          LUT5 (Prop_lut5_I1_O)        0.124     3.603 r  gen_clock_en_inst/min0[3]_i_1/O
                         net (fo=4, routed)           0.682     4.285    clock_inst/min0_reg[3]_1[0]
    SLICE_X4Y46          FDCE                                         r  clock_inst/min0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          1.655   165.116    clock_inst/CLK
    SLICE_X4Y46          FDCE                                         r  clock_inst/min0_reg[3]/C
                         clock pessimism              0.608   165.724    
                         clock uncertainty           -0.262   165.462    
    SLICE_X4Y46          FDCE (Setup_fdce_C_CE)      -0.169   165.293    clock_inst/min0_reg[3]
  -------------------------------------------------------------------
                         required time                        165.294    
                         arrival time                          -4.285    
  -------------------------------------------------------------------
                         slack                                161.008    

Slack (MET) :             161.314ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/min1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.825ns  (logic 0.828ns (17.160%)  route 3.997ns (82.840%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 165.118 - 166.667 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          1.833    -0.919    gen_clock_en_inst/CLK
    SLICE_X7Y42          FDCE                                         r  gen_clock_en_inst/o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  gen_clock_en_inst/o_reg[1]/Q
                         net (fo=2, routed)           0.868     0.405    gen_clock_en_inst/o[1]
    SLICE_X7Y42          LUT4 (Prop_lut4_I2_O)        0.124     0.529 f  gen_clock_en_inst/o[31]_i_8/O
                         net (fo=1, routed)           0.950     1.479    gen_clock_en_inst/o[31]_i_8_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I3_O)        0.124     1.603 f  gen_clock_en_inst/o[31]_i_4/O
                         net (fo=37, routed)          1.634     3.237    clock_inst/min1_reg[0]_1
    SLICE_X4Y49          LUT6 (Prop_lut6_I3_O)        0.124     3.361 r  clock_inst/min1[3]_i_1/O
                         net (fo=4, routed)           0.545     3.907    clock_inst/min10
    SLICE_X3Y49          FDCE                                         r  clock_inst/min1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          1.657   165.118    clock_inst/CLK
    SLICE_X3Y49          FDCE                                         r  clock_inst/min1_reg[0]/C
                         clock pessimism              0.569   165.687    
                         clock uncertainty           -0.262   165.425    
    SLICE_X3Y49          FDCE (Setup_fdce_C_CE)      -0.205   165.220    clock_inst/min1_reg[0]
  -------------------------------------------------------------------
                         required time                        165.221    
                         arrival time                          -3.907    
  -------------------------------------------------------------------
                         slack                                161.314    

Slack (MET) :             161.314ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/min1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.825ns  (logic 0.828ns (17.160%)  route 3.997ns (82.840%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 165.118 - 166.667 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          1.833    -0.919    gen_clock_en_inst/CLK
    SLICE_X7Y42          FDCE                                         r  gen_clock_en_inst/o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  gen_clock_en_inst/o_reg[1]/Q
                         net (fo=2, routed)           0.868     0.405    gen_clock_en_inst/o[1]
    SLICE_X7Y42          LUT4 (Prop_lut4_I2_O)        0.124     0.529 f  gen_clock_en_inst/o[31]_i_8/O
                         net (fo=1, routed)           0.950     1.479    gen_clock_en_inst/o[31]_i_8_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I3_O)        0.124     1.603 f  gen_clock_en_inst/o[31]_i_4/O
                         net (fo=37, routed)          1.634     3.237    clock_inst/min1_reg[0]_1
    SLICE_X4Y49          LUT6 (Prop_lut6_I3_O)        0.124     3.361 r  clock_inst/min1[3]_i_1/O
                         net (fo=4, routed)           0.545     3.907    clock_inst/min10
    SLICE_X3Y49          FDCE                                         r  clock_inst/min1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          1.657   165.118    clock_inst/CLK
    SLICE_X3Y49          FDCE                                         r  clock_inst/min1_reg[1]/C
                         clock pessimism              0.569   165.687    
                         clock uncertainty           -0.262   165.425    
    SLICE_X3Y49          FDCE (Setup_fdce_C_CE)      -0.205   165.220    clock_inst/min1_reg[1]
  -------------------------------------------------------------------
                         required time                        165.221    
                         arrival time                          -3.907    
  -------------------------------------------------------------------
                         slack                                161.314    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 clock_inst/sec1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/sec1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.895%)  route 0.174ns (45.105%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.512ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          0.595    -0.415    clock_inst/CLK
    SLICE_X8Y48          FDCE                                         r  clock_inst/sec1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDCE (Prop_fdce_C_Q)         0.164    -0.251 r  clock_inst/sec1_reg[0]/Q
                         net (fo=12, routed)          0.174    -0.076    clock_inst/sec1[0]
    SLICE_X8Y48          LUT4 (Prop_lut4_I1_O)        0.048    -0.028 r  clock_inst/sec1[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.028    clock_inst/sec1[3]_i_2_n_0
    SLICE_X8Y48          FDCE                                         r  clock_inst/sec1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          0.864    -0.512    clock_inst/CLK
    SLICE_X8Y48          FDCE                                         r  clock_inst/sec1_reg[3]/C
                         clock pessimism              0.097    -0.415    
    SLICE_X8Y48          FDCE (Hold_fdce_C_D)         0.133    -0.282    clock_inst/sec1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 clock_inst/sec1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/sec1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.212ns (54.332%)  route 0.178ns (45.668%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.512ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          0.595    -0.415    clock_inst/CLK
    SLICE_X8Y48          FDCE                                         r  clock_inst/sec1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDCE (Prop_fdce_C_Q)         0.164    -0.251 r  clock_inst/sec1_reg[0]/Q
                         net (fo=12, routed)          0.178    -0.072    clock_inst/sec1[0]
    SLICE_X8Y48          LUT4 (Prop_lut4_I3_O)        0.048    -0.024 r  clock_inst/sec1[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.024    clock_inst/sec1[2]_i_1_n_0
    SLICE_X8Y48          FDCE                                         r  clock_inst/sec1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          0.864    -0.512    clock_inst/CLK
    SLICE_X8Y48          FDCE                                         r  clock_inst/sec1_reg[2]/C
                         clock pessimism              0.097    -0.415    
    SLICE_X8Y48          FDCE (Hold_fdce_C_D)         0.131    -0.284    clock_inst/sec1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clock_inst/hrs0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/hrs0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.209ns (52.066%)  route 0.192ns (47.934%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.483ns
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    -0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          0.624    -0.386    clock_inst/CLK
    SLICE_X4Y48          FDCE                                         r  clock_inst/hrs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.164    -0.222 r  clock_inst/hrs0_reg[1]/Q
                         net (fo=12, routed)          0.192    -0.029    clock_inst/hrs0[1]
    SLICE_X4Y47          LUT4 (Prop_lut4_I2_O)        0.045     0.016 r  clock_inst/hrs0[3]_i_2/O
                         net (fo=1, routed)           0.000     0.016    clock_inst/hrs0[3]_i_2_n_0
    SLICE_X4Y47          FDCE                                         r  clock_inst/hrs0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          0.893    -0.483    clock_inst/CLK
    SLICE_X4Y47          FDCE                                         r  clock_inst/hrs0_reg[3]/C
                         clock pessimism              0.113    -0.370    
    SLICE_X4Y47          FDCE (Hold_fdce_C_D)         0.120    -0.250    clock_inst/hrs0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_div/o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clk_div/o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.484ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    -0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          0.622    -0.388    clk_div/o_reg[0]_0
    SLICE_X2Y42          FDRE                                         r  clk_div/o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.224 r  clk_div/o_reg[11]/Q
                         net (fo=2, routed)           0.125    -0.098    clk_div/o_reg_n_0_[11]
    SLICE_X2Y42          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.012 r  clk_div/o0_carry__1/O[2]
                         net (fo=1, routed)           0.000     0.012    clk_div/p_1_in[11]
    SLICE_X2Y42          FDRE                                         r  clk_div/o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          0.892    -0.484    clk_div/o_reg[0]_0
    SLICE_X2Y42          FDRE                                         r  clk_div/o_reg[11]/C
                         clock pessimism              0.096    -0.388    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.134    -0.254    clk_div/o_reg[11]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_div/o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clk_div/o_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.483ns
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    -0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          0.623    -0.387    clk_div/o_reg[0]_0
    SLICE_X2Y43          FDRE                                         r  clk_div/o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.164    -0.223 r  clk_div/o_reg[15]/Q
                         net (fo=2, routed)           0.125    -0.097    clk_div/o_reg_n_0_[15]
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.013 r  clk_div/o0_carry__2/O[2]
                         net (fo=1, routed)           0.000     0.013    clk_div/p_1_in[15]
    SLICE_X2Y43          FDRE                                         r  clk_div/o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          0.893    -0.483    clk_div/o_reg[0]_0
    SLICE_X2Y43          FDRE                                         r  clk_div/o_reg[15]/C
                         clock pessimism              0.096    -0.387    
    SLICE_X2Y43          FDRE (Hold_fdre_C_D)         0.134    -0.253    clk_div/o_reg[15]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_div/o_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clk_div/o_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.483ns
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    -0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          0.623    -0.387    clk_div/o_reg[0]_0
    SLICE_X2Y45          FDRE                                         r  clk_div/o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.223 r  clk_div/o_reg[23]/Q
                         net (fo=2, routed)           0.125    -0.097    clk_div/o_reg_n_0_[23]
    SLICE_X2Y45          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.013 r  clk_div/o0_carry__4/O[2]
                         net (fo=1, routed)           0.000     0.013    clk_div/p_1_in[23]
    SLICE_X2Y45          FDRE                                         r  clk_div/o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          0.893    -0.483    clk_div/o_reg[0]_0
    SLICE_X2Y45          FDRE                                         r  clk_div/o_reg[23]/C
                         clock pessimism              0.096    -0.387    
    SLICE_X2Y45          FDRE (Hold_fdre_C_D)         0.134    -0.253    clk_div/o_reg[23]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_div/o_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clk_div/o_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.483ns
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    -0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          0.623    -0.387    clk_div/o_reg[0]_0
    SLICE_X2Y46          FDRE                                         r  clk_div/o_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.164    -0.223 r  clk_div/o_reg[27]/Q
                         net (fo=2, routed)           0.125    -0.097    clk_div/o_reg_n_0_[27]
    SLICE_X2Y46          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.013 r  clk_div/o0_carry__5/O[2]
                         net (fo=1, routed)           0.000     0.013    clk_div/p_1_in[27]
    SLICE_X2Y46          FDRE                                         r  clk_div/o_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          0.893    -0.483    clk_div/o_reg[0]_0
    SLICE_X2Y46          FDRE                                         r  clk_div/o_reg[27]/C
                         clock pessimism              0.096    -0.387    
    SLICE_X2Y46          FDRE (Hold_fdre_C_D)         0.134    -0.253    clk_div/o_reg[27]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_div/o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clk_div/o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.484ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    -0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          0.622    -0.388    clk_div/o_reg[0]_0
    SLICE_X2Y41          FDRE                                         r  clk_div/o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.224 r  clk_div/o_reg[7]/Q
                         net (fo=2, routed)           0.125    -0.098    clk_div/o_reg_n_0_[7]
    SLICE_X2Y41          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.012 r  clk_div/o0_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.012    clk_div/p_1_in[7]
    SLICE_X2Y41          FDRE                                         r  clk_div/o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          0.892    -0.484    clk_div/o_reg[0]_0
    SLICE_X2Y41          FDRE                                         r  clk_div/o_reg[7]/C
                         clock pessimism              0.096    -0.388    
    SLICE_X2Y41          FDRE (Hold_fdre_C_D)         0.134    -0.254    clk_div/o_reg[7]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clock_inst/sec1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/sec1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.209ns (53.979%)  route 0.178ns (46.021%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.512ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          0.595    -0.415    clock_inst/CLK
    SLICE_X8Y48          FDCE                                         r  clock_inst/sec1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDCE (Prop_fdce_C_Q)         0.164    -0.251 r  clock_inst/sec1_reg[0]/Q
                         net (fo=12, routed)          0.178    -0.072    clock_inst/sec1[0]
    SLICE_X8Y48          LUT4 (Prop_lut4_I3_O)        0.045    -0.027 r  clock_inst/sec1[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.027    clock_inst/sec1[1]_i_1_n_0
    SLICE_X8Y48          FDCE                                         r  clock_inst/sec1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          0.864    -0.512    clock_inst/CLK
    SLICE_X8Y48          FDCE                                         r  clock_inst/sec1_reg[1]/C
                         clock pessimism              0.097    -0.415    
    SLICE_X8Y48          FDCE (Hold_fdce_C_D)         0.121    -0.294    clock_inst/sec1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_div/o_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clk_div/o_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.482ns
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    -0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          0.624    -0.386    clk_div/o_reg[0]_0
    SLICE_X2Y47          FDRE                                         r  clk_div/o_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.164    -0.222 r  clk_div/o_reg[31]/Q
                         net (fo=2, routed)           0.127    -0.095    clk_div/o_reg_n_0_[31]
    SLICE_X2Y47          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.015 r  clk_div/o0_carry__6/O[2]
                         net (fo=1, routed)           0.000     0.015    clk_div/p_1_in[31]
    SLICE_X2Y47          FDRE                                         r  clk_div/o_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          0.894    -0.482    clk_div/o_reg[0]_0
    SLICE_X2Y47          FDRE                                         r  clk_div/o_reg[31]/C
                         clock pessimism              0.096    -0.386    
    SLICE_X2Y47          FDRE (Hold_fdre_C_D)         0.134    -0.252    clk_div/o_reg[31]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 83.333 }
Period(ns):         166.667
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         166.667     164.511    BUFGCTRL_X0Y0    clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         166.667     165.418    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         166.667     165.667    SLICE_X1Y46      clk_div/clk_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         166.667     165.667    SLICE_X3Y40      clk_div/o_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         166.667     165.667    SLICE_X2Y42      clk_div/o_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         166.667     165.667    SLICE_X2Y42      clk_div/o_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         166.667     165.667    SLICE_X2Y42      clk_div/o_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         166.667     165.667    SLICE_X2Y43      clk_div/o_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         166.667     165.667    SLICE_X2Y43      clk_div/o_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         166.667     165.667    SLICE_X2Y43      clk_div/o_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       166.667     46.693     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X1Y46      clk_div/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X1Y46      clk_div/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X3Y40      clk_div/o_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X3Y40      clk_div/o_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X2Y42      clk_div/o_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X2Y42      clk_div/o_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X2Y42      clk_div/o_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X2Y42      clk_div/o_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X2Y42      clk_div/o_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X2Y42      clk_div/o_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X1Y46      clk_div/clk_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X1Y46      clk_div/clk_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X3Y40      clk_div/o_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X3Y40      clk_div/o_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X2Y42      clk_div/o_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X2Y42      clk_div/o_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X2Y42      clk_div/o_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X2Y42      clk_div/o_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X2Y42      clk_div/o_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X2Y42      clk_div/o_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg_com_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.733ns  (logic 4.094ns (46.882%)  route 4.639ns (53.118%))
  Logic Levels:           4  (FDPE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDPE                         0.000     0.000 r  seg_com_reg[5]/C
    SLICE_X0Y46          FDPE (Prop_fdpe_C_Q)         0.478     0.478 r  seg_com_reg[5]/Q
                         net (fo=10, routed)          1.107     1.585    seg_com_OBUF[5]
    SLICE_X1Y47          LUT6 (Prop_lut6_I5_O)        0.295     1.880 r  seg_data_OBUF[7]_inst_i_2/O
                         net (fo=7, routed)           1.256     3.136    dec_min0_inst/seg_data[1]
    SLICE_X3Y45          LUT3 (Prop_lut3_I0_O)        0.152     3.288 r  dec_min0_inst/seg_data_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.276     5.564    seg_data_OBUF[4]
    AA9                  OBUF (Prop_obuf_I_O)         3.169     8.733 r  seg_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.733    seg_data[4]
    AA9                                                               r  seg_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            seg_com_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.724ns  (logic 1.454ns (16.661%)  route 7.271ns (83.339%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           5.363     6.693    gen_clock_en_inst/reset
    SLICE_X0Y40          LUT2 (Prop_lut2_I0_O)        0.124     6.817 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          1.908     8.724    rst
    SLICE_X1Y47          FDCE                                         f  seg_com_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            seg_com_reg[0]_lopt_replica/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.724ns  (logic 1.454ns (16.661%)  route 7.271ns (83.339%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           5.363     6.693    gen_clock_en_inst/reset
    SLICE_X0Y40          LUT2 (Prop_lut2_I0_O)        0.124     6.817 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          1.908     8.724    rst
    SLICE_X1Y47          FDCE                                         f  seg_com_reg[0]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            seg_com_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.724ns  (logic 1.454ns (16.661%)  route 7.271ns (83.339%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           5.363     6.693    gen_clock_en_inst/reset
    SLICE_X0Y40          LUT2 (Prop_lut2_I0_O)        0.124     6.817 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          1.908     8.724    rst
    SLICE_X1Y47          FDCE                                         f  seg_com_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            seg_com_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.724ns  (logic 1.454ns (16.661%)  route 7.271ns (83.339%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           5.363     6.693    gen_clock_en_inst/reset
    SLICE_X0Y40          LUT2 (Prop_lut2_I0_O)        0.124     6.817 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          1.908     8.724    rst
    SLICE_X1Y47          FDCE                                         f  seg_com_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            seg_com_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.724ns  (logic 1.454ns (16.661%)  route 7.271ns (83.339%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           5.363     6.693    gen_clock_en_inst/reset
    SLICE_X0Y40          LUT2 (Prop_lut2_I0_O)        0.124     6.817 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          1.908     8.724    rst
    SLICE_X1Y47          FDCE                                         f  seg_com_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            seg_com_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.724ns  (logic 1.454ns (16.661%)  route 7.271ns (83.339%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           5.363     6.693    gen_clock_en_inst/reset
    SLICE_X0Y40          LUT2 (Prop_lut2_I0_O)        0.124     6.817 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          1.908     8.724    rst
    SLICE_X1Y47          FDCE                                         f  seg_com_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            seg_com_reg[1]_lopt_replica/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.586ns  (logic 1.454ns (16.929%)  route 7.132ns (83.071%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           5.363     6.693    gen_clock_en_inst/reset
    SLICE_X0Y40          LUT2 (Prop_lut2_I0_O)        0.124     6.817 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          1.769     8.586    rst
    SLICE_X0Y46          FDCE                                         f  seg_com_reg[1]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            seg_com_reg[2]_lopt_replica/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.586ns  (logic 1.454ns (16.929%)  route 7.132ns (83.071%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           5.363     6.693    gen_clock_en_inst/reset
    SLICE_X0Y40          LUT2 (Prop_lut2_I0_O)        0.124     6.817 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          1.769     8.586    rst
    SLICE_X0Y46          FDCE                                         f  seg_com_reg[2]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            seg_com_reg[3]_lopt_replica/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.586ns  (logic 1.454ns (16.929%)  route 7.132ns (83.071%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           5.363     6.693    gen_clock_en_inst/reset
    SLICE_X0Y40          LUT2 (Prop_lut2_I0_O)        0.124     6.817 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          1.769     8.586    rst
    SLICE_X0Y46          FDCE                                         f  seg_com_reg[3]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg_com_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_com_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.141ns (49.037%)  route 0.147ns (50.963%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDCE                         0.000     0.000 r  seg_com_reg[0]/C
    SLICE_X1Y47          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seg_com_reg[0]/Q
                         net (fo=10, routed)          0.147     0.288    seg_com_OBUF[0]
    SLICE_X0Y46          FDPE                                         r  seg_com_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_com_reg[5]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.141ns (40.540%)  route 0.207ns (59.460%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDCE                         0.000     0.000 r  seg_com_reg[0]/C
    SLICE_X1Y47          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seg_com_reg[0]/Q
                         net (fo=10, routed)          0.207     0.348    seg_com_OBUF[0]
    SLICE_X0Y46          FDPE                                         r  seg_com_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_com_reg[1]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.141ns (40.367%)  route 0.208ns (59.633%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDCE                         0.000     0.000 r  seg_com_reg[2]/C
    SLICE_X1Y47          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seg_com_reg[2]/Q
                         net (fo=10, routed)          0.208     0.349    seg_com_OBUF[2]
    SLICE_X0Y46          FDCE                                         r  seg_com_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_com_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.128ns (35.597%)  route 0.232ns (64.403%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDCE                         0.000     0.000 r  seg_com_reg[4]/C
    SLICE_X1Y47          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  seg_com_reg[4]/Q
                         net (fo=10, routed)          0.232     0.360    seg_com_OBUF[4]
    SLICE_X0Y46          FDCE                                         r  seg_com_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_com_reg[4]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.148ns (40.005%)  route 0.222ns (59.995%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDPE                         0.000     0.000 r  seg_com_reg[5]/C
    SLICE_X0Y46          FDPE (Prop_fdpe_C_Q)         0.148     0.148 r  seg_com_reg[5]/Q
                         net (fo=10, routed)          0.222     0.370    seg_com_OBUF[5]
    SLICE_X0Y46          FDCE                                         r  seg_com_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_com_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.148ns (34.443%)  route 0.282ns (65.557%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDPE                         0.000     0.000 r  seg_com_reg[5]/C
    SLICE_X0Y46          FDPE (Prop_fdpe_C_Q)         0.148     0.148 r  seg_com_reg[5]/Q
                         net (fo=10, routed)          0.282     0.430    seg_com_OBUF[5]
    SLICE_X1Y47          FDCE                                         r  seg_com_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_com_reg[0]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.462ns  (logic 0.141ns (30.500%)  route 0.321ns (69.500%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDCE                         0.000     0.000 r  seg_com_reg[1]/C
    SLICE_X1Y47          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seg_com_reg[1]/Q
                         net (fo=10, routed)          0.321     0.462    seg_com_OBUF[1]
    SLICE_X1Y47          FDCE                                         r  seg_com_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_com_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.463ns  (logic 0.141ns (30.434%)  route 0.322ns (69.566%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDCE                         0.000     0.000 r  seg_com_reg[1]/C
    SLICE_X1Y47          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seg_com_reg[1]/Q
                         net (fo=10, routed)          0.322     0.463    seg_com_OBUF[1]
    SLICE_X1Y47          FDCE                                         r  seg_com_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_com_reg[2]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.494ns  (logic 0.128ns (25.910%)  route 0.366ns (74.090%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDCE                         0.000     0.000 r  seg_com_reg[3]/C
    SLICE_X1Y47          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  seg_com_reg[3]/Q
                         net (fo=10, routed)          0.366     0.494    seg_com_OBUF[3]
    SLICE_X0Y46          FDCE                                         r  seg_com_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_com_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.504ns  (logic 0.128ns (25.378%)  route 0.376ns (74.622%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDCE                         0.000     0.000 r  seg_com_reg[4]/C
    SLICE_X1Y47          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  seg_com_reg[4]/Q
                         net (fo=10, routed)          0.376     0.504    seg_com_OBUF[4]
    SLICE_X1Y47          FDCE                                         r  seg_com_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_inst/hrs0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            dec_hrs0_inst/dec_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.591ns  (logic 0.801ns (30.909%)  route 1.790ns (69.091%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          1.835    -0.917    clock_inst/CLK
    SLICE_X4Y48          FDCE                                         r  clock_inst/hrs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.478    -0.439 r  clock_inst/hrs0_reg[2]/Q
                         net (fo=12, routed)          1.000     0.561    clock_inst/hrs0[2]
    SLICE_X5Y48          LUT4 (Prop_lut4_I2_O)        0.323     0.884 r  clock_inst/dec_out_reg[3]_i_1__3/O
                         net (fo=1, routed)           0.791     1.675    dec_hrs0_inst/D[3]
    SLICE_X6Y48          LDCE                                         r  dec_hrs0_inst/dec_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/min0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            dec_min0_inst/dec_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.554ns  (logic 0.668ns (26.158%)  route 1.886ns (73.842%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          1.834    -0.918    clock_inst/CLK
    SLICE_X4Y46          FDCE                                         r  clock_inst/min0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.518    -0.400 r  clock_inst/min0_reg[3]/Q
                         net (fo=11, routed)          1.314     0.914    clock_inst/min0[3]
    SLICE_X4Y46          LUT4 (Prop_lut4_I0_O)        0.150     1.064 r  clock_inst/dec_out_reg[3]_i_1__2/O
                         net (fo=1, routed)           0.572     1.636    dec_min0_inst/D[3]
    SLICE_X5Y46          LDCE                                         r  dec_min0_inst/dec_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/hrs0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            dec_hrs0_inst/dec_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.552ns  (logic 0.799ns (31.305%)  route 1.753ns (68.695%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          1.835    -0.917    clock_inst/CLK
    SLICE_X4Y48          FDCE                                         r  clock_inst/hrs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.478    -0.439 f  clock_inst/hrs0_reg[2]/Q
                         net (fo=12, routed)          1.164     0.725    clock_inst/hrs0[2]
    SLICE_X4Y47          LUT4 (Prop_lut4_I0_O)        0.321     1.046 r  clock_inst/dec_out_reg[5]_i_1/O
                         net (fo=1, routed)           0.590     1.636    dec_hrs0_inst/D[5]
    SLICE_X6Y47          LDCE                                         r  dec_hrs0_inst/dec_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/min1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            dec_min1_inst/dec_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.402ns  (logic 0.740ns (30.810%)  route 1.662ns (69.190%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          1.836    -0.916    clock_inst/CLK
    SLICE_X3Y49          FDCE                                         r  clock_inst/min1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.419    -0.497 r  clock_inst/min1_reg[3]/Q
                         net (fo=13, routed)          1.051     0.555    clock_inst/min1[3]
    SLICE_X2Y48          LUT4 (Prop_lut4_I1_O)        0.321     0.876 r  clock_inst/dec_out_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.611     1.486    dec_min1_inst/D[6]
    SLICE_X2Y48          LDCE                                         r  dec_min1_inst/dec_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/hrs0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            dec_hrs0_inst/dec_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.390ns  (logic 0.801ns (33.516%)  route 1.589ns (66.484%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          1.835    -0.917    clock_inst/CLK
    SLICE_X4Y48          FDCE                                         r  clock_inst/hrs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.478    -0.439 r  clock_inst/hrs0_reg[2]/Q
                         net (fo=12, routed)          0.966     0.528    clock_inst/hrs0[2]
    SLICE_X5Y47          LUT4 (Prop_lut4_I0_O)        0.323     0.851 r  clock_inst/dec_out_reg[4]_i_1__3/O
                         net (fo=1, routed)           0.623     1.473    dec_hrs0_inst/D[4]
    SLICE_X5Y47          LDCE                                         r  dec_hrs0_inst/dec_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/min1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            dec_min1_inst/dec_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.364ns  (logic 0.608ns (25.720%)  route 1.756ns (74.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          1.836    -0.916    clock_inst/CLK
    SLICE_X3Y49          FDCE                                         r  clock_inst/min1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  clock_inst/min1_reg[0]/Q
                         net (fo=13, routed)          1.184     0.725    clock_inst/min1[0]
    SLICE_X3Y48          LUT4 (Prop_lut4_I0_O)        0.152     0.877 r  clock_inst/dec_out_reg[4]_i_1__2/O
                         net (fo=1, routed)           0.572     1.448    dec_min1_inst/D[4]
    SLICE_X3Y48          LDCE                                         r  dec_min1_inst/dec_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/hrs0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            dec_hrs0_inst/dec_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.358ns  (logic 0.773ns (32.782%)  route 1.585ns (67.218%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          1.835    -0.917    clock_inst/CLK
    SLICE_X4Y48          FDCE                                         r  clock_inst/hrs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.478    -0.439 r  clock_inst/hrs0_reg[2]/Q
                         net (fo=12, routed)          1.000     0.561    clock_inst/hrs0[2]
    SLICE_X5Y48          LUT4 (Prop_lut4_I2_O)        0.295     0.856 r  clock_inst/dec_out_reg[0]_i_1__3/O
                         net (fo=1, routed)           0.585     1.441    dec_hrs0_inst/D[0]
    SLICE_X6Y48          LDCE                                         r  dec_hrs0_inst/dec_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/hrs1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            dec_hrs1_inst/dec_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.295ns  (logic 0.805ns (35.075%)  route 1.490ns (64.925%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          1.835    -0.917    clock_inst/CLK
    SLICE_X4Y49          FDCE                                         r  clock_inst/hrs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.478    -0.439 f  clock_inst/hrs1_reg[2]/Q
                         net (fo=12, routed)          0.860     0.422    dec_hrs1_inst/Q[2]
    SLICE_X3Y49          LUT4 (Prop_lut4_I2_O)        0.327     0.749 r  dec_hrs1_inst/dec_out_reg[5]_i_1/O
                         net (fo=1, routed)           0.630     1.378    dec_hrs1_inst/dec_out_reg[5]_i_1_n_0
    SLICE_X3Y47          LDCE                                         r  dec_hrs1_inst/dec_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/sec1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            dec_sec1_inst/dec_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.299ns  (logic 0.807ns (35.095%)  route 1.492ns (64.905%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          1.754    -0.998    clock_inst/CLK
    SLICE_X8Y48          FDCE                                         r  clock_inst/sec1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDCE (Prop_fdce_C_Q)         0.478    -0.520 r  clock_inst/sec1_reg[2]/Q
                         net (fo=12, routed)          0.867     0.347    clock_inst/sec1[2]
    SLICE_X9Y47          LUT4 (Prop_lut4_I2_O)        0.329     0.676 r  clock_inst/dec_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.626     1.302    dec_sec1_inst/D[6]
    SLICE_X9Y47          LDCE                                         r  dec_sec1_inst/dec_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/sec0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            dec_sec0_inst/dec_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.218ns  (logic 0.608ns (27.414%)  route 1.610ns (72.586%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          1.835    -0.917    clock_inst/CLK
    SLICE_X7Y49          FDCE                                         r  clock_inst/sec0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  clock_inst/sec0_reg[2]/Q
                         net (fo=12, routed)          0.978     0.517    clock_inst/sec0[2]
    SLICE_X5Y49          LUT4 (Prop_lut4_I3_O)        0.152     0.669 r  clock_inst/dec_out_reg[4]_i_1/O
                         net (fo=1, routed)           0.632     1.301    dec_sec0_inst/D[4]
    SLICE_X0Y47          LDCE                                         r  dec_sec0_inst/dec_out_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_inst/hrs0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            dec_hrs0_inst/dec_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.768ns  (logic 0.518ns (67.409%)  route 0.250ns (32.591%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          1.656    -1.549    clock_inst/CLK
    SLICE_X4Y47          FDCE                                         r  clock_inst/hrs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDCE (Prop_fdce_C_Q)         0.418    -1.131 r  clock_inst/hrs0_reg[3]/Q
                         net (fo=12, routed)          0.250    -0.881    clock_inst/hrs0[3]
    SLICE_X5Y47          LUT4 (Prop_lut4_I0_O)        0.100    -0.781 r  clock_inst/dec_out_reg[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.781    dec_hrs0_inst/D[1]
    SLICE_X5Y47          LDCE                                         r  dec_hrs0_inst/dec_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/hrs0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            dec_hrs0_inst/dec_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.770ns  (logic 0.518ns (67.234%)  route 0.252ns (32.766%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          1.656    -1.549    clock_inst/CLK
    SLICE_X4Y47          FDCE                                         r  clock_inst/hrs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDCE (Prop_fdce_C_Q)         0.418    -1.131 r  clock_inst/hrs0_reg[3]/Q
                         net (fo=12, routed)          0.252    -0.879    clock_inst/hrs0[3]
    SLICE_X5Y47          LUT4 (Prop_lut4_I0_O)        0.100    -0.779 r  clock_inst/dec_out_reg[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.779    dec_hrs0_inst/D[2]
    SLICE_X5Y47          LDCE                                         r  dec_hrs0_inst/dec_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/sec1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            dec_sec1_inst/dec_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.866ns  (logic 0.518ns (59.794%)  route 0.348ns (40.206%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          1.578    -1.627    clock_inst/CLK
    SLICE_X8Y48          FDCE                                         r  clock_inst/sec1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDCE (Prop_fdce_C_Q)         0.418    -1.209 r  clock_inst/sec1_reg[3]/Q
                         net (fo=12, routed)          0.348    -0.861    clock_inst/sec1[3]
    SLICE_X9Y47          LUT4 (Prop_lut4_I2_O)        0.100    -0.761 r  clock_inst/dec_out_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.761    dec_sec1_inst/D[4]
    SLICE_X9Y47          LDCE                                         r  dec_sec1_inst/dec_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/min1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            dec_min1_inst/dec_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.851ns  (logic 0.467ns (54.852%)  route 0.384ns (45.148%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          1.657    -1.548    clock_inst/CLK
    SLICE_X3Y49          FDCE                                         r  clock_inst/min1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.367    -1.181 f  clock_inst/min1_reg[1]/Q
                         net (fo=13, routed)          0.384    -0.797    clock_inst/min1[1]
    SLICE_X3Y48          LUT4 (Prop_lut4_I1_O)        0.100    -0.697 r  clock_inst/dec_out_reg[1]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.697    dec_min1_inst/D[1]
    SLICE_X3Y48          LDCE                                         r  dec_min1_inst/dec_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/min1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            dec_min1_inst/dec_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.853ns  (logic 0.467ns (54.724%)  route 0.386ns (45.276%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          1.657    -1.548    clock_inst/CLK
    SLICE_X3Y49          FDCE                                         r  clock_inst/min1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.367    -1.181 r  clock_inst/min1_reg[1]/Q
                         net (fo=13, routed)          0.386    -0.795    clock_inst/min1[1]
    SLICE_X3Y48          LUT4 (Prop_lut4_I0_O)        0.100    -0.695 r  clock_inst/dec_out_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.695    dec_min1_inst/D[2]
    SLICE_X3Y48          LDCE                                         r  dec_min1_inst/dec_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/hrs1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            dec_hrs1_inst/dec_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.933ns  (logic 0.518ns (55.525%)  route 0.415ns (44.475%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          1.656    -1.549    clock_inst/CLK
    SLICE_X4Y49          FDCE                                         r  clock_inst/hrs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.418    -1.131 r  clock_inst/hrs1_reg[1]/Q
                         net (fo=12, routed)          0.415    -0.716    dec_hrs1_inst/Q[1]
    SLICE_X2Y49          LUT4 (Prop_lut4_I0_O)        0.100    -0.616 r  dec_hrs1_inst/dec_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.616    dec_hrs1_inst/dec_out_reg[3]_i_1_n_0
    SLICE_X2Y49          LDCE                                         r  dec_hrs1_inst/dec_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/sec1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            dec_sec1_inst/dec_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.035ns  (logic 0.518ns (50.032%)  route 0.517ns (49.968%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          1.578    -1.627    clock_inst/CLK
    SLICE_X8Y48          FDCE                                         r  clock_inst/sec1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDCE (Prop_fdce_C_Q)         0.418    -1.209 f  clock_inst/sec1_reg[0]/Q
                         net (fo=12, routed)          0.517    -0.692    clock_inst/sec1[0]
    SLICE_X9Y47          LUT4 (Prop_lut4_I3_O)        0.100    -0.592 r  clock_inst/dec_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.592    dec_sec1_inst/D[2]
    SLICE_X9Y47          LDCE                                         r  dec_sec1_inst/dec_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/sec1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            dec_sec1_inst/dec_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.065ns  (logic 0.539ns (50.596%)  route 0.526ns (49.404%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          1.578    -1.627    clock_inst/CLK
    SLICE_X8Y48          FDCE                                         r  clock_inst/sec1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDCE (Prop_fdce_C_Q)         0.418    -1.209 r  clock_inst/sec1_reg[3]/Q
                         net (fo=12, routed)          0.526    -0.683    clock_inst/sec1[3]
    SLICE_X8Y47          LUT4 (Prop_lut4_I0_O)        0.121    -0.562 r  clock_inst/dec_out_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.562    dec_sec1_inst/D[1]
    SLICE_X8Y47          LDCE                                         r  dec_sec1_inst/dec_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/sec1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            dec_sec1_inst/dec_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.067ns  (logic 0.539ns (50.501%)  route 0.528ns (49.499%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          1.578    -1.627    clock_inst/CLK
    SLICE_X8Y48          FDCE                                         r  clock_inst/sec1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDCE (Prop_fdce_C_Q)         0.418    -1.209 r  clock_inst/sec1_reg[3]/Q
                         net (fo=12, routed)          0.528    -0.681    clock_inst/sec1[3]
    SLICE_X8Y47          LUT4 (Prop_lut4_I0_O)        0.121    -0.560 r  clock_inst/dec_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.560    dec_sec1_inst/D[0]
    SLICE_X8Y47          LDCE                                         r  dec_sec1_inst/dec_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/min1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            dec_min1_inst/dec_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.013ns  (logic 0.467ns (46.082%)  route 0.546ns (53.918%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          1.657    -1.548    clock_inst/CLK
    SLICE_X3Y49          FDCE                                         r  clock_inst/min1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.367    -1.181 r  clock_inst/min1_reg[2]/Q
                         net (fo=13, routed)          0.546    -0.635    clock_inst/min1[2]
    SLICE_X2Y48          LUT4 (Prop_lut4_I1_O)        0.100    -0.535 r  clock_inst/dec_out_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.535    dec_min1_inst/D[0]
    SLICE_X2Y48          LDCE                                         r  dec_min1_inst/dec_out_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.437ns  (logic 0.029ns (2.018%)  route 1.408ns (97.982%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    Y9                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755    25.755 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    26.235    clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.204    23.031 f  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.564    23.595    clk_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    23.624 f  clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.844    24.468    clk_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.349ns  (logic 0.091ns (2.717%)  route 3.258ns (97.283%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    -1.638    clk_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            clock_inst/hrs0_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.017ns  (logic 1.454ns (16.121%)  route 7.563ns (83.879%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           5.363     6.693    gen_clock_en_inst/reset
    SLICE_X0Y40          LUT2 (Prop_lut2_I0_O)        0.124     6.817 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          2.200     9.017    clock_inst/AR[0]
    SLICE_X4Y48          FDCE                                         f  clock_inst/hrs0_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          1.656    -1.549    clock_inst/CLK
    SLICE_X4Y48          FDCE                                         r  clock_inst/hrs0_reg[1]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            clock_inst/hrs0_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.017ns  (logic 1.454ns (16.121%)  route 7.563ns (83.879%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           5.363     6.693    gen_clock_en_inst/reset
    SLICE_X0Y40          LUT2 (Prop_lut2_I0_O)        0.124     6.817 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          2.200     9.017    clock_inst/AR[0]
    SLICE_X4Y48          FDCE                                         f  clock_inst/hrs0_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          1.656    -1.549    clock_inst/CLK
    SLICE_X4Y48          FDCE                                         r  clock_inst/hrs0_reg[2]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            clock_inst/hrs0_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.878ns  (logic 1.454ns (16.372%)  route 7.425ns (83.628%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           5.363     6.693    gen_clock_en_inst/reset
    SLICE_X0Y40          LUT2 (Prop_lut2_I0_O)        0.124     6.817 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          2.062     8.878    clock_inst/AR[0]
    SLICE_X4Y47          FDCE                                         f  clock_inst/hrs0_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          1.656    -1.549    clock_inst/CLK
    SLICE_X4Y47          FDCE                                         r  clock_inst/hrs0_reg[0]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            clock_inst/hrs0_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.878ns  (logic 1.454ns (16.372%)  route 7.425ns (83.628%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           5.363     6.693    gen_clock_en_inst/reset
    SLICE_X0Y40          LUT2 (Prop_lut2_I0_O)        0.124     6.817 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          2.062     8.878    clock_inst/AR[0]
    SLICE_X4Y47          FDCE                                         f  clock_inst/hrs0_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          1.656    -1.549    clock_inst/CLK
    SLICE_X4Y47          FDCE                                         r  clock_inst/hrs0_reg[3]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            clock_inst/hrs1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.798ns  (logic 1.454ns (16.520%)  route 7.345ns (83.480%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           5.363     6.693    gen_clock_en_inst/reset
    SLICE_X0Y40          LUT2 (Prop_lut2_I0_O)        0.124     6.817 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          1.982     8.798    clock_inst/AR[0]
    SLICE_X4Y49          FDCE                                         f  clock_inst/hrs1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          1.656    -1.549    clock_inst/CLK
    SLICE_X4Y49          FDCE                                         r  clock_inst/hrs1_reg[0]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            clock_inst/hrs1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.798ns  (logic 1.454ns (16.520%)  route 7.345ns (83.480%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           5.363     6.693    gen_clock_en_inst/reset
    SLICE_X0Y40          LUT2 (Prop_lut2_I0_O)        0.124     6.817 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          1.982     8.798    clock_inst/AR[0]
    SLICE_X4Y49          FDCE                                         f  clock_inst/hrs1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          1.656    -1.549    clock_inst/CLK
    SLICE_X4Y49          FDCE                                         r  clock_inst/hrs1_reg[1]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            clock_inst/hrs1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.798ns  (logic 1.454ns (16.520%)  route 7.345ns (83.480%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           5.363     6.693    gen_clock_en_inst/reset
    SLICE_X0Y40          LUT2 (Prop_lut2_I0_O)        0.124     6.817 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          1.982     8.798    clock_inst/AR[0]
    SLICE_X4Y49          FDCE                                         f  clock_inst/hrs1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          1.656    -1.549    clock_inst/CLK
    SLICE_X4Y49          FDCE                                         r  clock_inst/hrs1_reg[2]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            clock_inst/hrs1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.798ns  (logic 1.454ns (16.520%)  route 7.345ns (83.480%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           5.363     6.693    gen_clock_en_inst/reset
    SLICE_X0Y40          LUT2 (Prop_lut2_I0_O)        0.124     6.817 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          1.982     8.798    clock_inst/AR[0]
    SLICE_X4Y49          FDCE                                         f  clock_inst/hrs1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          1.656    -1.549    clock_inst/CLK
    SLICE_X4Y49          FDCE                                         r  clock_inst/hrs1_reg[3]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            clock_inst/sec0_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.798ns  (logic 1.454ns (16.520%)  route 7.345ns (83.480%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           5.363     6.693    gen_clock_en_inst/reset
    SLICE_X0Y40          LUT2 (Prop_lut2_I0_O)        0.124     6.817 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          1.982     8.798    clock_inst/AR[0]
    SLICE_X5Y49          FDCE                                         f  clock_inst/sec0_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          1.656    -1.549    clock_inst/CLK
    SLICE_X5Y49          FDCE                                         r  clock_inst/sec0_reg[3]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            clock_inst/sec1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.758ns  (logic 1.454ns (16.597%)  route 7.304ns (83.403%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.627ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           5.363     6.693    gen_clock_en_inst/reset
    SLICE_X0Y40          LUT2 (Prop_lut2_I0_O)        0.124     6.817 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          1.941     8.758    clock_inst/AR[0]
    SLICE_X8Y48          FDCE                                         f  clock_inst/sec1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          1.578    -1.627    clock_inst/CLK
    SLICE_X8Y48          FDCE                                         r  clock_inst/sec1_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            gen_clock_en_inst/o_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.218ns  (logic 0.045ns (3.696%)  route 1.173ns (96.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.869     0.869    gen_clock_en_inst/locked
    SLICE_X0Y40          LUT2 (Prop_lut2_I1_O)        0.045     0.914 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          0.303     1.218    gen_clock_en_inst/AR[0]
    SLICE_X7Y42          FDCE                                         f  gen_clock_en_inst/o_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          0.891    -0.485    gen_clock_en_inst/CLK
    SLICE_X7Y42          FDCE                                         r  gen_clock_en_inst/o_reg[0]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            gen_clock_en_inst/o_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.218ns  (logic 0.045ns (3.696%)  route 1.173ns (96.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.869     0.869    gen_clock_en_inst/locked
    SLICE_X0Y40          LUT2 (Prop_lut2_I1_O)        0.045     0.914 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          0.303     1.218    gen_clock_en_inst/AR[0]
    SLICE_X7Y42          FDCE                                         f  gen_clock_en_inst/o_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          0.891    -0.485    gen_clock_en_inst/CLK
    SLICE_X7Y42          FDCE                                         r  gen_clock_en_inst/o_reg[1]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            gen_clock_en_inst/o_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.218ns  (logic 0.045ns (3.696%)  route 1.173ns (96.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.869     0.869    gen_clock_en_inst/locked
    SLICE_X0Y40          LUT2 (Prop_lut2_I1_O)        0.045     0.914 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          0.303     1.218    gen_clock_en_inst/AR[0]
    SLICE_X7Y42          FDCE                                         f  gen_clock_en_inst/o_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          0.891    -0.485    gen_clock_en_inst/CLK
    SLICE_X7Y42          FDCE                                         r  gen_clock_en_inst/o_reg[2]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            gen_clock_en_inst/o_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.218ns  (logic 0.045ns (3.696%)  route 1.173ns (96.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.869     0.869    gen_clock_en_inst/locked
    SLICE_X0Y40          LUT2 (Prop_lut2_I1_O)        0.045     0.914 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          0.303     1.218    gen_clock_en_inst/AR[0]
    SLICE_X7Y42          FDCE                                         f  gen_clock_en_inst/o_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          0.891    -0.485    gen_clock_en_inst/CLK
    SLICE_X7Y42          FDCE                                         r  gen_clock_en_inst/o_reg[3]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            gen_clock_en_inst/o_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.291ns  (logic 0.045ns (3.486%)  route 1.246ns (96.514%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.869     0.869    gen_clock_en_inst/locked
    SLICE_X0Y40          LUT2 (Prop_lut2_I1_O)        0.045     0.914 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          0.376     1.291    gen_clock_en_inst/AR[0]
    SLICE_X7Y43          FDCE                                         f  gen_clock_en_inst/o_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          0.892    -0.484    gen_clock_en_inst/CLK
    SLICE_X7Y43          FDCE                                         r  gen_clock_en_inst/o_reg[4]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            gen_clock_en_inst/o_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.291ns  (logic 0.045ns (3.486%)  route 1.246ns (96.514%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.869     0.869    gen_clock_en_inst/locked
    SLICE_X0Y40          LUT2 (Prop_lut2_I1_O)        0.045     0.914 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          0.376     1.291    gen_clock_en_inst/AR[0]
    SLICE_X7Y43          FDCE                                         f  gen_clock_en_inst/o_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          0.892    -0.484    gen_clock_en_inst/CLK
    SLICE_X7Y43          FDCE                                         r  gen_clock_en_inst/o_reg[5]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            gen_clock_en_inst/o_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.291ns  (logic 0.045ns (3.486%)  route 1.246ns (96.514%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.869     0.869    gen_clock_en_inst/locked
    SLICE_X0Y40          LUT2 (Prop_lut2_I1_O)        0.045     0.914 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          0.376     1.291    gen_clock_en_inst/AR[0]
    SLICE_X7Y43          FDCE                                         f  gen_clock_en_inst/o_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          0.892    -0.484    gen_clock_en_inst/CLK
    SLICE_X7Y43          FDCE                                         r  gen_clock_en_inst/o_reg[7]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            gen_clock_en_inst/o_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.291ns  (logic 0.045ns (3.486%)  route 1.246ns (96.514%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.869     0.869    gen_clock_en_inst/locked
    SLICE_X0Y40          LUT2 (Prop_lut2_I1_O)        0.045     0.914 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          0.376     1.291    gen_clock_en_inst/AR[0]
    SLICE_X7Y43          FDCE                                         f  gen_clock_en_inst/o_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          0.892    -0.484    gen_clock_en_inst/CLK
    SLICE_X7Y43          FDCE                                         r  gen_clock_en_inst/o_reg[8]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            gen_clock_en_inst/o_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.354ns  (logic 0.045ns (3.323%)  route 1.309ns (96.677%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.869     0.869    gen_clock_en_inst/locked
    SLICE_X0Y40          LUT2 (Prop_lut2_I1_O)        0.045     0.914 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          0.440     1.354    gen_clock_en_inst/AR[0]
    SLICE_X7Y44          FDCE                                         f  gen_clock_en_inst/o_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          0.892    -0.484    gen_clock_en_inst/CLK
    SLICE_X7Y44          FDCE                                         r  gen_clock_en_inst/o_reg[11]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            gen_clock_en_inst/o_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.354ns  (logic 0.045ns (3.323%)  route 1.309ns (96.677%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.869     0.869    gen_clock_en_inst/locked
    SLICE_X0Y40          LUT2 (Prop_lut2_I1_O)        0.045     0.914 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          0.440     1.354    gen_clock_en_inst/AR[0]
    SLICE_X7Y44          FDCE                                         f  gen_clock_en_inst/o_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=89, routed)          0.892    -0.484    gen_clock_en_inst/CLK
    SLICE_X7Y44          FDCE                                         r  gen_clock_en_inst/o_reg[12]/C





