Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o E:/Xilinx projects/TaskAB/ALMControlUnit_Moore_isim_beh.exe -prj E:/Xilinx projects/TaskAB/ALMControlUnit_Moore_beh.prj work.ALMControlUnit_Moore 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "E:/Xilinx projects/TaskAB/bram_FSM.vhd" into library work
Starting static elaboration
ERROR:Simulator:946 - "E:/Xilinx projects/TaskAB/bram_FSM.vhd" Line 43. Port smux in top design unit almcontrolunit_moore is unconstrained
