
---------- Begin Simulation Statistics ----------
final_tick                                84557101500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 303302                       # Simulator instruction rate (inst/s)
host_mem_usage                                 682000                       # Number of bytes of host memory used
host_op_rate                                   303897                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   329.70                       # Real time elapsed on the host
host_tick_rate                              256463009                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.084557                       # Number of seconds simulated
sim_ticks                                 84557101500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.691142                       # CPI: cycles per instruction
system.cpu.discardedOps                        189431                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        36357144                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.591316                       # IPC: instructions per cycle
system.cpu.numCycles                        169114203                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132757059                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       190183                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        413541                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           75                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       682084                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        24769                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1365628                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          24776                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              77997                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       131638                       # Transaction distribution
system.membus.trans_dist::CleanEvict            58537                       # Transaction distribution
system.membus.trans_dist::ReadExReq            145369                       # Transaction distribution
system.membus.trans_dist::ReadExResp           145369                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         77997                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       636907                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 636907                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     22720256                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                22720256                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            223366                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  223366    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              223366                       # Request fanout histogram
system.membus.reqLayer0.occupancy           984204500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1193075066                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  84557101500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            396782                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       737279                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          333                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          151428                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286764                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286764                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           773                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       396009                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1879                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2047295                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2049174                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        70784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     82458496                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               82529280                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          206958                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8424832                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           890504                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.027917                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.164782                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 865651     97.21%     97.21% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  24846      2.79%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             890504                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1288788000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1024161995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1159500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  84557101500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  101                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               460074                       # number of demand (read+write) hits
system.l2.demand_hits::total                   460175                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 101                       # number of overall hits
system.l2.overall_hits::.cpu.data              460074                       # number of overall hits
system.l2.overall_hits::total                  460175                       # number of overall hits
system.l2.demand_misses::.cpu.inst                672                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             222699                       # number of demand (read+write) misses
system.l2.demand_misses::total                 223371                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               672                       # number of overall misses
system.l2.overall_misses::.cpu.data            222699                       # number of overall misses
system.l2.overall_misses::total                223371                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52061000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  18501022000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18553083000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52061000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  18501022000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18553083000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              773                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           682773                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               683546                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             773                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          682773                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              683546                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.869340                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.326168                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.326783                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.869340                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.326168                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.326783                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77471.726190                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83076.358672                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83059.497428                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77471.726190                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83076.358672                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83059.497428                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              131638                       # number of writebacks
system.l2.writebacks::total                    131638                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           672                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        222694                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            223366                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          672                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       222694                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           223366                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45341000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  16273755500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16319096500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45341000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  16273755500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16319096500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.869340                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.326161                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.326775                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.869340                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.326161                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.326775                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67471.726190                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73076.757793                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73059.894971                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67471.726190                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73076.757793                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73059.894971                       # average overall mshr miss latency
system.l2.replacements                         206958                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       605641                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           605641                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       605641                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       605641                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          324                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              324                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          324                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          324                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         7993                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          7993                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            141395                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                141395                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          145369                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              145369                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  12377571500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12377571500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286764                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286764                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.506929                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.506929                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85145.880483                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85145.880483                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       145369                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         145369                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10923881500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10923881500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.506929                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.506929                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75145.880483                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75145.880483                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            101                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                101                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          672                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              672                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52061000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52061000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.869340                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.869340                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77471.726190                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77471.726190                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          672                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          672                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45341000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45341000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.869340                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.869340                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67471.726190                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67471.726190                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        318679                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            318679                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        77330                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           77330                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6123450500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6123450500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       396009                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        396009                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.195273                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.195273                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79185.962757                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79185.962757                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        77325                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        77325                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5349874000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5349874000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.195261                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.195261                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69186.860653                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69186.860653                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  84557101500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31796.834005                       # Cycle average of tags in use
system.l2.tags.total_refs                     1357555                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    239726                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.662944                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    3668.188445                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        86.545731                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     28042.099829                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.111944                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002641                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.855777                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.970362                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          172                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1437                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        14631                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16522                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1605279                       # Number of tag accesses
system.l2.tags.data_accesses                  1605279                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84557101500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples    131502.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       672.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    221144.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.043601505652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7652                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7652                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              589844                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             123902                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      223366                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     131638                       # Number of write requests accepted
system.mem_ctrls.readBursts                    223366                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   131638                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1550                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   136                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      55.86                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                223366                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               131638                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  158288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   61930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   7695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   7686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   7692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   7693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   7692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   7694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   7653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   7652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   7654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   7652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   7652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         7652                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.983534                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.404284                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    120.281077                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          7525     98.34%     98.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           36      0.47%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           88      1.15%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-8959            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7652                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7652                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.177339                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.145698                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.039310                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3244     42.39%     42.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              130      1.70%     44.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3962     51.78%     95.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              309      4.04%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7652                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   99200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                14295424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8424832                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    169.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     99.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   84549244000                       # Total gap between requests
system.mem_ctrls.avgGap                     238164.20                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        43008                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     14153216                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      8412224                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 508626.705942610919                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 167380571.813947528601                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 99485718.535420715809                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          672                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       222694                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       131638                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17675270                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   7065462060                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4663168300964                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26302.49                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31727.22                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  35424180.72                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        43008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     14252416                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      14295424                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        43008                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        43008                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      8424832                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      8424832                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          672                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       222694                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         223366                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       131638                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        131638                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       508627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    168553744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        169062370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       508627                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       508627                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     99634825                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        99634825                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     99634825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       508627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    168553744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       268697195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               221816                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              131441                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         7242                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         6967                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         6802                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         6864                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         7089                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         6952                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         7348                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         7240                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         7030                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         7433                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         6448                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         6468                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         6309                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         6814                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         7059                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         6692                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16         6543                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17         6866                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18         6775                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19         6523                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20         6955                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21         6626                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22         6475                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23         6980                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24         7403                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25         6875                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26         6630                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27         7845                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28         7260                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29         6950                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30         7143                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31         7210                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         4353                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         4153                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         3927                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         3953                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         4244                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         4115                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         4459                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         4395                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         4210                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         4695                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         3648                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         3643                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         3567                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         3985                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         4202                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         3966                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         3694                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         4112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         3967                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         3672                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         4183                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         3971                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         3846                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         4224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         4528                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         3989                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         3771                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         4955                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         4312                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         3996                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         4297                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         4409                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3203131858                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             739090912                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         7083137330                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14440.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31932.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              142153                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              79193                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            64.09                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           60.25                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       131911                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   171.391681                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   106.695407                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   226.749001                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        86031     65.22%     65.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        22727     17.23%     82.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         3525      2.67%     85.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2747      2.08%     87.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9714      7.36%     94.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1358      1.03%     95.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          419      0.32%     95.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          399      0.30%     96.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4991      3.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       131911                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              14196224                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            8412224                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              167.889199                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               99.485719                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.39                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               62.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy    103517616.383999                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    182748407.385604                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   304623997.641590                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  155523125.856000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 7339791268.654634                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 22702891549.463737                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 11926375892.658794                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  42715471858.045341                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   505.167172                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  36275308798                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3801000000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  44480792702                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy    102181231.152000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    180389173.456804                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   303795641.116787                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  154553553.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 7339791268.654634                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 23543215749.278004                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 11346253602.431627                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  42970180219.930817                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   508.179437                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  34493286026                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3801000000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  46262815474                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  84557101500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  84557101500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     10277943                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10277943                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10277943                       # number of overall hits
system.cpu.icache.overall_hits::total        10277943                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          773                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            773                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          773                       # number of overall misses
system.cpu.icache.overall_misses::total           773                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     55073500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55073500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     55073500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55073500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278716                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278716                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278716                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278716                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000075                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000075                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000075                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000075                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71246.442432                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71246.442432                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71246.442432                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71246.442432                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          333                       # number of writebacks
system.cpu.icache.writebacks::total               333                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          773                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          773                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          773                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          773                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     54300500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54300500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     54300500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54300500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70246.442432                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70246.442432                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70246.442432                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70246.442432                       # average overall mshr miss latency
system.cpu.icache.replacements                    333                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10277943                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10277943                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          773                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           773                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     55073500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55073500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278716                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278716                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71246.442432                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71246.442432                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     54300500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54300500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70246.442432                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70246.442432                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  84557101500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           356.124026                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278716                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               773                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13297.174644                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             86500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   356.124026                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.695555                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.695555                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          440                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          333                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20558205                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20558205                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84557101500                       # Cumulative time (in ticks) in various power states
system.cpu.thread22784.numInsts             100000001                       # Number of Instructions committed
system.cpu.thread22784.numOps               100196356                       # Number of Ops committed
system.cpu.thread22784.numMemRefs                   0                       # Number of Memory References
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84557101500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84557101500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51334016                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51334016                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51334526                       # number of overall hits
system.cpu.dcache.overall_hits::total        51334526                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       732849                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         732849                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       740758                       # number of overall misses
system.cpu.dcache.overall_misses::total        740758                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  26013475000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  26013475000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  26013475000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  26013475000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52066865                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52066865                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52075284                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52075284                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014075                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014075                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014225                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014225                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 35496.364190                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35496.364190                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 35117.373015                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 35117.373015                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       199377                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3190                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    62.500627                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       605641                       # number of writebacks
system.cpu.dcache.writebacks::total            605641                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        57981                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        57981                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        57981                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        57981                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       674868                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       674868                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       682773                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       682773                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  23751223000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  23751223000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  24360628999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  24360628999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012962                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012962                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013111                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013111                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 35193.879396                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35193.879396                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 35678.957719                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35678.957719                       # average overall mshr miss latency
system.cpu.dcache.replacements                 681749                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40729662                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40729662                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       388121                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        388121                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9846245500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9846245500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41117783                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41117783                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009439                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009439                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25369.009922                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25369.009922                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           17                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       388104                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       388104                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9457314000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9457314000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009439                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009439                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24367.988993                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24367.988993                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10604354                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10604354                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       344728                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       344728                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  16167229500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16167229500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031485                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031485                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 46898.509840                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 46898.509840                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        57964                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        57964                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286764                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286764                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14293909000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14293909000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026191                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026191                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49845.548953                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49845.548953                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    609405999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    609405999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 77091.207970                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 77091.207970                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  84557101500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1008.661362                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52017375                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682773                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.185460                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1008.661362                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985021                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985021                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          505                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          424                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104833493                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104833493                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84557101500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  84557101500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 4485801                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735492                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81005                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103811                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101808                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.904792                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65380                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             692                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              404                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.fetch2.intInstructions            42685827                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43475003                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024884                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84557101500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84557101500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
