$date
	Sun Oct 23 09:10:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#190879
b1010 !
1"
#190882
b1010 &
b1010 %
1$
#190883
0"
#190886
b101 &
b101 %
#190890
b10000 &
b10000 %
#190894
b1000 &
b1000 %
#190898
b100 &
b100 %
#190902
b10 &
b10 %
#190906
b1 &
b1 %
1#
#190910
b0 &
0#
b0 %
0$
#1182793
b11 !
1"
#1182794
b11 &
b11 %
1$
#1182795
0"
#1182798
b1010 &
b1010 %
#1182802
b101 &
b101 %
#1182806
b10000 &
b10000 %
#1182810
b1000 &
b1000 %
#1182814
b100 &
b100 %
#1182818
b10 &
b10 %
#1182822
b1 &
1#
b1 %
#1182826
b0 &
b0 %
0#
0$
#2179430
b1 &
b1 %
1$
b1 !
1"
#2179431
0"
#2179434
1#
#2179438
b0 &
0#
b0 %
0$
#4500012
