VERSION 10 1 1
SYM_BEGIN 11
2 2
i0
3 2
i1
4 2
i2
5 2
i3
6 2
i4
7 2
i5
8 2
i6
9 2
i7
10 7
mux81.v
1 6
select
0 5
mux81
SYM_END
TYPEDEF_BEGIN 0
TYPEDEF_END 
TF_BEGIN 1
0 519 
0 -1 -1 6 9 1 0 0x0 1 0 12 0 -1 4 16427 32 0 31 31 0 32 0x1 0 1 0x0 1 0 12 0 -1 4 16427 32 0 31 31 0 32 0x1 1 0 2 0x0 1 0 12 0 -1 4 16427 32 0 31 31 0 32 0x1 1 0 3 0x0 1 0 12 0 -1 4 16427 32 0 31 31 0 32 0x1 1 0 4 0x0 1 0 12 0 -1 4 16427 32 0 31 31 0 32 0x1 1 0 5 0x0 1 0 12 0 -1 4 16427 32 0 31 31 0 32 0x1 1 0 6 0x0 1 0 12 0 -1 4 16427 32 0 31 31 0 32 0x1 1 0 7 0x0 1 0 12 0 -1 4 16427 32 0 31 31 0 32 0x1 1 0 8 0x0 1 0 12 0 -1 4 16427 32 0 31 31 0 32 0x1 1 0 9 0x0 1 0 12 0 -1 4 16427 32 0 31 31 0 32 0x1 1 1 10 155  
TF_END 
