

================================================================
== Vitis HLS Report for 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s'
================================================================
* Date:           Mon May 20 13:45:17 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  25.00 ns|  4.314 ns|     6.75 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |       36|       37|  0.900 us|  0.925 us|   36|   36|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReuseLoop  |       36|       36|         2|          1|          1|    36|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      239|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      1|        0|       74|     -|
|Memory               |        0|      -|       18|       20|     -|
|Multiplexer          |        -|      -|        -|      303|     -|
|Register             |        -|      -|      433|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      1|      451|      636|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------+-------------------+---------+----+---+----+-----+
    |        Instance       |       Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+-------------------+---------+----+---+----+-----+
    |mul_16s_9s_22_1_1_U20  |mul_16s_9s_22_1_1  |        0|   1|  0|   5|    0|
    |mux_4_2_15_1_1_U21     |mux_4_2_15_1_1     |        0|   0|  0|  20|    0|
    |mux_9_4_16_1_1_U19     |mux_9_4_16_1_1     |        0|   0|  0|  49|    0|
    +-----------------------+-------------------+---------+----+---+----+-----+
    |Total                  |                   |        0|   1|  0|  74|    0|
    +-----------------------+-------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |outidx_2_U  |dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_outidx_dEe  |        0|   2|   3|    0|    36|    2|     1|           72|
    |w2_U        |dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_w2_ROM_eOg  |        0|  16|  17|    0|    36|    9|     1|          324|
    +------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                                                                                  |        0|  18|  20|    0|    72|   11|     2|          396|
    +------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |acc_19_fu_628_p2        |         +|   0|  0|  22|          15|          15|
    |in_index_2_fu_672_p2    |         +|   0|  0|  12|           4|           1|
    |ir_fu_490_p2            |         +|   0|  0|  13|           6|           1|
    |sub_ln133_fu_572_p2     |         -|   0|  0|  23|           1|          16|
    |ap_condition_176        |       and|   0|  0|   2|           1|           1|
    |ap_condition_39         |       and|   0|  0|   2|           1|           1|
    |icmp_ln124_fu_496_p2    |      icmp|   0|  0|  13|           6|           6|
    |icmp_ln133_7_fu_584_p2  |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln133_8_fu_590_p2  |      icmp|   0|  0|  10|           2|           3|
    |icmp_ln133_9_fu_596_p2  |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln133_fu_578_p2    |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln141_fu_678_p2    |      icmp|   0|  0|  12|           4|           5|
    |or_ln133_10_fu_608_p2   |        or|   0|  0|   2|           1|           1|
    |or_ln133_11_fu_614_p2   |        or|   0|  0|   2|           1|           1|
    |or_ln133_12_fu_634_p2   |        or|   0|  0|   2|           1|           1|
    |or_ln133_fu_602_p2      |        or|   0|  0|   2|           1|           1|
    |acc_18_fu_620_p3        |    select|   0|  0|  15|           1|          15|
    |acc_20_fu_656_p3        |    select|   0|  0|  15|           1|          15|
    |acc_21_fu_648_p3        |    select|   0|  0|  15|           1|          15|
    |acc_22_fu_640_p3        |    select|   0|  0|  15|           1|          15|
    |acc_fu_664_p3           |    select|   0|  0|  15|           1|          15|
    |in_index_fu_684_p3      |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 239|          71|         149|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                                    Name                                                   | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |acc16_reg_284                                                                                              |   9|          2|   15|         30|
    |acc_1614_reg_298                                                                                           |   9|          2|   15|         30|
    |acc_1712_reg_312                                                                                           |   9|          2|   15|         30|
    |acc_1810_reg_326                                                                                           |   9|          2|   15|         30|
    |ap_NS_fsm                                                                                                  |  14|          3|    1|          3|
    |ap_enable_reg_pp0_iter1                                                                                    |   9|          2|    1|          2|
    |ap_phi_mux_do_init_phi_fu_118_p6                                                                           |  14|          3|    1|          3|
    |ap_phi_mux_ir17_phi_fu_134_p6                                                                              |  14|          3|    6|         18|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_61_phi_fu_344_p4      |   9|          2|   16|         32|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_62_phi_fu_356_p4      |   9|          2|   16|         32|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_63_phi_fu_368_p4      |   9|          2|   16|         32|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_64_phi_fu_380_p4      |   9|          2|   16|         32|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_65_phi_fu_392_p4      |   9|          2|   16|         32|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_66_phi_fu_404_p4      |   9|          2|   16|         32|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_phi_fu_416_p4      |   9|          2|   16|         32|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_phi_fu_428_p4      |   9|          2|   16|         32|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_phi_fu_440_p4      |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_61_reg_340  |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_62_reg_352  |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_63_reg_364  |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_64_reg_376  |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_65_reg_388  |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_66_reg_400  |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_412  |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_424  |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_436  |   9|          2|   16|         32|
    |ap_return_0                                                                                                |   9|          2|   16|         32|
    |ap_return_1                                                                                                |   9|          2|   16|         32|
    |ap_return_2                                                                                                |   9|          2|   16|         32|
    |ap_return_3                                                                                                |   9|          2|   16|         32|
    |in_index18_reg_270                                                                                         |   9|          2|    4|          8|
    |ir17_reg_130                                                                                               |   9|          2|    6|         12|
    +-----------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                                                      | 303|         67|  431|        870|
    +-----------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                    Name                                                   | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |acc16_reg_284                                                                                              |  15|   0|   15|          0|
    |acc_1614_reg_298                                                                                           |  15|   0|   15|          0|
    |acc_1712_reg_312                                                                                           |  15|   0|   15|          0|
    |acc_1810_reg_326                                                                                           |  15|   0|   15|          0|
    |ap_CS_fsm                                                                                                  |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter1                                                                                    |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_61_reg_340  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_62_reg_352  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_63_reg_364  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_64_reg_376  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_65_reg_388  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_66_reg_400  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_412  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_424  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_436  |  16|   0|   16|          0|
    |ap_return_0_preg                                                                                           |  16|   0|   16|          0|
    |ap_return_1_preg                                                                                           |  16|   0|   16|          0|
    |ap_return_2_preg                                                                                           |  16|   0|   16|          0|
    |ap_return_3_preg                                                                                           |  16|   0|   16|          0|
    |do_init_reg_114                                                                                            |   1|   0|    1|          0|
    |icmp_ln124_reg_796                                                                                         |   1|   0|    1|          0|
    |in_index18_reg_270                                                                                         |   4|   0|    4|          0|
    |ir17_reg_130                                                                                               |   6|   0|    6|          0|
    |ir_reg_791                                                                                                 |   6|   0|    6|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_79_reg_144                       |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_80_reg_158                       |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81_reg_172                       |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82_reg_186                       |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83_reg_200                       |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84_reg_214                       |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85_reg_228                       |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86_reg_242                       |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87_reg_256                       |  16|   0|   16|          0|
    +-----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                                      | 433|   0|  433|          0|
    +-----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|                                   RTL Ports                                  | Dir | Bits|  Protocol  |                                   Source Object                                  |    C Type    |
+------------------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|ap_clk                                                                        |   in|    1|  ap_ctrl_hs|  dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>|  return value|
|ap_rst                                                                        |   in|    1|  ap_ctrl_hs|  dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>|  return value|
|ap_start                                                                      |   in|    1|  ap_ctrl_hs|  dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>|  return value|
|ap_done                                                                       |  out|    1|  ap_ctrl_hs|  dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>|  return value|
|ap_idle                                                                       |  out|    1|  ap_ctrl_hs|  dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>|  return value|
|ap_ready                                                                      |  out|    1|  ap_ctrl_hs|  dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>|  return value|
|ap_return_0                                                                   |  out|   16|  ap_ctrl_hs|  dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>|  return value|
|ap_return_1                                                                   |  out|   16|  ap_ctrl_hs|  dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>|  return value|
|ap_return_2                                                                   |  out|   16|  ap_ctrl_hs|  dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>|  return value|
|ap_return_3                                                                   |  out|   16|  ap_ctrl_hs|  dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>|  return value|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18  |   in|   16|     ap_none|      void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17  |   in|   16|     ap_none|      void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16  |   in|   16|     ap_none|      void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15  |   in|   16|     ap_none|      void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14  |   in|   16|     ap_none|      void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13  |   in|   16|     ap_none|      void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12  |   in|   16|     ap_none|      void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11  |   in|   16|     ap_none|      void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10  |   in|   16|     ap_none|      void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10|       pointer|
+------------------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+

