#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Sep 10 08:33:55 2019
# Process ID: 1372
# Current directory: F:/codes vivado/Hit_rat/project_9_05
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15528 F:\codes vivado\Hit_rat\project_9_05\project_9_05.xpr
# Log file: F:/codes vivado/Hit_rat/project_9_05/vivado.log
# Journal file: F:/codes vivado/Hit_rat/project_9_05\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {F:/codes vivado/Hit_rat/project_9_05/project_9_05.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Vivado/loadpath/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 744.777 ; gain = 159.520
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1692.531 ; gain = 919.590
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 10 10:04:12 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Tue Sep 10 10:04:12 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 2608.559 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 2608.559 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2608.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:50 ; elapsed = 00:00:49 . Memory (MB): peak = 2734.734 ; gain = 968.113
open_report: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2753.043 ; gain = 7.445
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 10 10:15:49 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Tue Sep 10 10:15:49 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-tul-1234-tulA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 10 10:27:53 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Tue Sep 10 10:27:53 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1
launch_runs impl_1 -jobs 4
[Tue Sep 10 10:38:41 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 10 10:43:56 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Tue Sep 10 10:43:56 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 10 10:48:46 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Tue Sep 10 10:48:46 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 10 10:53:05 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Tue Sep 10 10:53:05 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 10 10:58:53 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Tue Sep 10 10:58:53 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 10 11:04:59 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Tue Sep 10 11:05:00 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 10 11:18:56 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Tue Sep 10 11:18:56 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 10 11:57:11 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Tue Sep 10 11:57:11 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 10 12:03:22 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Tue Sep 10 12:03:22 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 10 12:09:09 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Tue Sep 10 12:09:09 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 10 12:17:26 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Tue Sep 10 12:17:26 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 10 12:37:24 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Tue Sep 10 12:37:24 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 10 12:49:44 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Tue Sep 10 12:49:44 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
open_hw
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Sep 10 13:04:01 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Sep 10 13:05:09 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.159 . Memory (MB): peak = 3023.340 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.160 . Memory (MB): peak = 3023.340 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3023.340 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property IOSTANDARD LVCMOS33 [get_ports [list {led[7]} {led[6]} {led[5]} {led[4]} {led[3]} {led[2]} {led[1]} {led[0]}]]
place_ports {led[7]} F6
place_ports {led[6]} G4
place_ports {led[5]} G3
place_ports {led[4]} J4
place_ports {led[3]} H4
place_ports {led[2]} J3
place_ports {led[1]} J2
place_ports {led[0]} K2
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3108.797 ; gain = 0.000
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 10 13:10:08 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3110.828 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -jobs 4
[Tue Sep 10 13:27:14 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Tue Sep 10 13:27:14 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 10 13:50:16 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Tue Sep 10 13:50:16 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 10 14:19:03 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Tue Sep 10 14:19:03 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 10 14:24:52 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Tue Sep 10 14:24:52 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 10 14:46:33 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Tue Sep 10 14:46:33 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -jobs 4
[Tue Sep 10 14:52:23 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Tue Sep 10 14:52:23 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.445 . Memory (MB): peak = 3201.488 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.445 . Memory (MB): peak = 3201.488 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3201.488 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3201.488 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 10 14:59:44 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Tue Sep 10 14:59:44 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 10 15:05:26 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Tue Sep 10 15:05:26 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 10 15:11:57 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Tue Sep 10 15:11:57 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 10 15:17:11 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Tue Sep 10 15:17:11 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 10 15:22:43 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Tue Sep 10 15:22:43 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 10 18:40:44 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Tue Sep 10 18:40:44 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 10 18:52:47 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Tue Sep 10 18:52:47 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 10 19:07:22 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Tue Sep 10 19:07:22 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 10 19:11:19 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Tue Sep 10 19:11:20 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 10 19:19:42 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Tue Sep 10 19:19:42 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Tue Sep 10 19:27:03 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 10 19:36:20 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Tue Sep 10 19:36:20 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 10 20:46:03 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Tue Sep 10 20:46:03 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 10 21:11:09 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Tue Sep 10 21:11:09 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 10 22:01:55 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Tue Sep 10 22:01:56 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 10 22:40:46 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Tue Sep 10 22:40:46 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 10 22:50:26 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Tue Sep 10 22:50:26 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 10 23:38:54 2019...
