# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab3_Part2.gen/sources_1/ip/fir_compiler_0/fir_compiler_0_sim_netlist.v" \

sv xil_defaultlib  \
"../../../../Lab3_Part2.srcs/sources_1/imports/Lab3_Part2/fir_filter_test.sv" \
"../../../../Lab3_Part2.srcs/sources_1/imports/Lab3_Part2/measure_sine_peak.sv" \
"../../../../Lab3_Part2.srcs/sources_1/imports/Lab3_Part2/sig_gen.sv" \
"../../../../Lab3_Part2.srcs/sources_1/imports/Lab3_Part2/tb_fir_filter_test.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
