#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Apr  5 14:01:53 2024
# Process ID: 5564
# Current directory: C:/ECE281/ece281-ice6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13552 C:\ECE281\ece281-ice6\tdm.xpr
# Log file: C:/ECE281/ece281-ice6/vivado.log
# Journal file: C:/ECE281/ece281-ice6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/ECE281/ece281-ice6/tdm.xpr
INFO: [Project 1-313] Project file moved from './ece281-ice6' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/ECE281/ece281-ice6/tdm.ip_user_files', nor could it be found using path 'C:/ECE281/ece281-ice6/ece281-ice6/tdm.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 791.125 ; gain = 39.137
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ECE281/ece281-ice6/tdm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TDM4_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ECE281/ece281-ice6/tdm.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TDM4_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ECE281/ece281-ice6/src/hdl/TDM4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TDM4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ECE281/ece281-ice6/src/hdl/TDM4_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TDM4_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ECE281/ece281-ice6/tdm.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0521008b622b42879f872e2df96684bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TDM4_tb_behav xil_defaultlib.TDM4_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.TDM4 [tdm4_default]
Compiling architecture test_bench of entity xil_defaultlib.tdm4_tb
Built simulation snapshot TDM4_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/ECE281/ece281-ice6/tdm.sim/sim_1/behav/xsim/xsim.dir/TDM4_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Apr  5 14:44:10 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 826.160 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ECE281/ece281-ice6/tdm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TDM4_tb_behav -key {Behavioral:sim_1:Functional:TDM4_tb} -tclbatch {TDM4_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TDM4_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TDM4_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 848.824 ; gain = 22.664
save_wave_config {C:/ECE281/ece281-ice6/TDM4_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/ECE281/ece281-ice6/TDM4_tb_behav.wcfg
set_property xsim.view C:/ECE281/ece281-ice6/TDM4_tb_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 881.117 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr  6 14:59:43 2024...
