TimeQuest Timing Analyzer report for top
Sat Mar 31 16:06:07 2018
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'clk'
 12. Setup: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 13. Setup: 'speed_select:speed_select|buad_clk_rx_reg'
 14. Setup: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 15. Hold: 'clk'
 16. Hold: 'speed_select:speed_select|buad_clk_rx_reg'
 17. Hold: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 18. Hold: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 19. Recovery: 'clk'
 20. Recovery: 'rs232_rx'
 21. Recovery: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 22. Recovery: 'speed_select:speed_select|buad_clk_rx_reg'
 23. Removal: 'speed_select:speed_select|buad_clk_rx_reg'
 24. Removal: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 25. Removal: 'clk'
 26. Removal: 'rs232_rx'
 27. Minimum Pulse Width: 'clk'
 28. Minimum Pulse Width: 'rs232_rx'
 29. Minimum Pulse Width: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 30. Minimum Pulse Width: 'speed_select:speed_select|buad_clk_rx_reg'
 31. Minimum Pulse Width: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Propagation Delay
 37. Minimum Propagation Delay
 38. Output Enable Times
 39. Minimum Output Enable Times
 40. Output Disable Times
 41. Minimum Output Disable Times
 42. Setup Transfers
 43. Hold Transfers
 44. Recovery Transfers
 45. Removal Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths
 49. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name      ; top                                                ;
; Device Family      ; MAX II                                             ;
; Device Name        ; EPM570T100C5                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Slow Model                                         ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                               ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+
; Clock Name                                ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                       ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+
; clk                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                       ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { my_uart_rx:my_uart_rx|rx_enable_reg }       ;
; rs232_rx                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { rs232_rx }                                  ;
; speed_select:speed_select|buad_clk_rx_reg ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { speed_select:speed_select|buad_clk_rx_reg } ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi_ctrl:spi_ctrl_instance|spi_clk }        ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+


+---------------------------------------------------------------------------------+
; Fmax Summary                                                                    ;
+------------+-----------------+-------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                ; Note ;
+------------+-----------------+-------------------------------------------+------+
; 60.13 MHz  ; 60.13 MHz       ; clk                                       ;      ;
; 76.92 MHz  ; 76.92 MHz       ; speed_select:speed_select|buad_clk_rx_reg ;      ;
; 139.49 MHz ; 139.49 MHz      ; spi_ctrl:spi_ctrl_instance|spi_clk        ;      ;
; 447.83 MHz ; 447.83 MHz      ; my_uart_rx:my_uart_rx|rx_enable_reg       ;      ;
+------------+-----------------+-------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------+
; Setup Summary                                                       ;
+-------------------------------------------+---------+---------------+
; Clock                                     ; Slack   ; End Point TNS ;
+-------------------------------------------+---------+---------------+
; clk                                       ; -15.631 ; -1103.000     ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; -6.169  ; -117.149      ;
; speed_select:speed_select|buad_clk_rx_reg ; -6.000  ; -107.799      ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; -1.233  ; -1.233        ;
+-------------------------------------------+---------+---------------+


+--------------------------------------------------------------------+
; Hold Summary                                                       ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk                                       ; -2.148 ; -2.148        ;
; speed_select:speed_select|buad_clk_rx_reg ; -0.524 ; -4.192        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; 1.658  ; 0.000         ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; 1.679  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Recovery Summary                                                   ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk                                       ; -4.173 ; -251.312      ;
; rs232_rx                                  ; -4.116 ; -4.116        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; -1.976 ; -39.396       ;
; speed_select:speed_select|buad_clk_rx_reg ; 1.225  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Removal Summary                                                    ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; speed_select:speed_select|buad_clk_rx_reg ; -1.279 ; -1.279        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; 1.812  ; 0.000         ;
; clk                                       ; 2.968  ; 0.000         ;
; rs232_rx                                  ; 4.562  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Minimum Pulse Width Summary                                        ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk                                       ; -2.289 ; -2.289        ;
; rs232_rx                                  ; -2.289 ; -2.289        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0.234  ; 0.000         ;
; speed_select:speed_select|buad_clk_rx_reg ; 0.234  ; 0.000         ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; 0.234  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup: 'clk'                                                                                                   ;
+---------+------------+-------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node  ; To Node           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------+-------------------+--------------+-------------+--------------+------------+------------+
; -15.631 ; Rx_cmd[19] ; spi_slave_rst_b2b ; clk          ; clk         ; 1.000        ; 0.000      ; 16.298     ;
; -15.463 ; Rx_cmd[21] ; spi_slave_rst_b2b ; clk          ; clk         ; 1.000        ; 0.000      ; 16.130     ;
; -15.189 ; Rx_cmd[19] ; linkBTD           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.856     ;
; -15.097 ; Rx_cmd[19] ; spi_rst           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.764     ;
; -15.090 ; Rx_cmd[19] ; linkDSS           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.757     ;
; -15.050 ; Rx_cmd[19] ; linkTCP           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.717     ;
; -15.021 ; Rx_cmd[21] ; linkBTD           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.688     ;
; -14.982 ; Rx_cmd[19] ; linkSPS           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.649     ;
; -14.971 ; Rx_cmd[0]  ; spi_slave_rst_b2b ; clk          ; clk         ; 1.000        ; 0.000      ; 15.638     ;
; -14.929 ; Rx_cmd[21] ; spi_rst           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.596     ;
; -14.922 ; Rx_cmd[21] ; linkDSS           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.589     ;
; -14.920 ; Rx_cmd[23] ; spi_slave_rst_b2b ; clk          ; clk         ; 1.000        ; 0.000      ; 15.587     ;
; -14.919 ; Rx_cmd[13] ; spi_slave_rst_b2b ; clk          ; clk         ; 1.000        ; 0.000      ; 15.586     ;
; -14.889 ; Rx_cmd[19] ; linkFPM           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.556     ;
; -14.882 ; Rx_cmd[21] ; linkTCP           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.549     ;
; -14.814 ; Rx_cmd[21] ; linkSPS           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.481     ;
; -14.769 ; Rx_cmd[19] ; linkBTU           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.436     ;
; -14.768 ; Rx_cmd[19] ; linkSSM           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.435     ;
; -14.721 ; Rx_cmd[21] ; linkFPM           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.388     ;
; -14.668 ; Rx_cmd[15] ; spi_slave_rst_b2b ; clk          ; clk         ; 1.000        ; 0.000      ; 15.335     ;
; -14.647 ; Rx_cmd[19] ; linkTCW           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.314     ;
; -14.621 ; Rx_cmd[19] ; linkGLO           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.288     ;
; -14.606 ; Rx_cmd[19] ; linkTOC           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.273     ;
; -14.604 ; Rx_cmd[19] ; linkTPW           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.271     ;
; -14.601 ; Rx_cmd[21] ; linkBTU           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.268     ;
; -14.600 ; Rx_cmd[21] ; linkSSM           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.267     ;
; -14.595 ; Rx_cmd[19] ; linkSSS           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.262     ;
; -14.513 ; Rx_cmd[19] ; linkTPT           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.180     ;
; -14.491 ; Rx_cmd[19] ; linkTDC           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.158     ;
; -14.489 ; Rx_cmd[19] ; linkEMB           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.156     ;
; -14.479 ; Rx_cmd[21] ; linkTCW           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.146     ;
; -14.478 ; Rx_cmd[23] ; linkBTD           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.145     ;
; -14.477 ; Rx_cmd[13] ; linkBTD           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.144     ;
; -14.453 ; Rx_cmd[21] ; linkGLO           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.120     ;
; -14.438 ; Rx_cmd[21] ; linkTOC           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.105     ;
; -14.436 ; Rx_cmd[21] ; linkTPW           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.103     ;
; -14.427 ; Rx_cmd[21] ; linkSSS           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.094     ;
; -14.410 ; Rx_cmd[22] ; spi_slave_rst_b2b ; clk          ; clk         ; 1.000        ; 0.000      ; 15.077     ;
; -14.386 ; Rx_cmd[23] ; spi_rst           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.053     ;
; -14.385 ; Rx_cmd[13] ; spi_rst           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.052     ;
; -14.379 ; Rx_cmd[23] ; linkDSS           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.046     ;
; -14.378 ; Rx_cmd[13] ; linkDSS           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.045     ;
; -14.345 ; Rx_cmd[21] ; linkTPT           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.012     ;
; -14.339 ; Rx_cmd[23] ; linkTCP           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.006     ;
; -14.338 ; Rx_cmd[13] ; linkTCP           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.005     ;
; -14.323 ; Rx_cmd[21] ; linkTDC           ; clk          ; clk         ; 1.000        ; 0.000      ; 14.990     ;
; -14.321 ; Rx_cmd[21] ; linkEMB           ; clk          ; clk         ; 1.000        ; 0.000      ; 14.988     ;
; -14.271 ; Rx_cmd[23] ; linkSPS           ; clk          ; clk         ; 1.000        ; 0.000      ; 14.938     ;
; -14.270 ; Rx_cmd[13] ; linkSPS           ; clk          ; clk         ; 1.000        ; 0.000      ; 14.937     ;
; -14.259 ; Rx_cmd[0]  ; linkTOC           ; clk          ; clk         ; 1.000        ; 0.000      ; 14.926     ;
; -14.257 ; Rx_cmd[0]  ; linkTPW           ; clk          ; clk         ; 1.000        ; 0.000      ; 14.924     ;
; -14.248 ; Rx_cmd[0]  ; linkSSS           ; clk          ; clk         ; 1.000        ; 0.000      ; 14.915     ;
; -14.226 ; Rx_cmd[15] ; linkBTD           ; clk          ; clk         ; 1.000        ; 0.000      ; 14.893     ;
; -14.178 ; Rx_cmd[23] ; linkFPM           ; clk          ; clk         ; 1.000        ; 0.000      ; 14.845     ;
; -14.177 ; Rx_cmd[19] ; linkSPM           ; clk          ; clk         ; 1.000        ; 0.000      ; 14.844     ;
; -14.177 ; Rx_cmd[13] ; linkFPM           ; clk          ; clk         ; 1.000        ; 0.000      ; 14.844     ;
; -14.166 ; Rx_cmd[0]  ; linkTPT           ; clk          ; clk         ; 1.000        ; 0.000      ; 14.833     ;
; -14.162 ; Rx_cmd[5]  ; spi_slave_rst_b2b ; clk          ; clk         ; 1.000        ; 0.000      ; 14.829     ;
; -14.134 ; Rx_cmd[15] ; spi_rst           ; clk          ; clk         ; 1.000        ; 0.000      ; 14.801     ;
; -14.127 ; Rx_cmd[15] ; linkDSS           ; clk          ; clk         ; 1.000        ; 0.000      ; 14.794     ;
; -14.087 ; Rx_cmd[15] ; linkTCP           ; clk          ; clk         ; 1.000        ; 0.000      ; 14.754     ;
; -14.058 ; Rx_cmd[23] ; linkBTU           ; clk          ; clk         ; 1.000        ; 0.000      ; 14.725     ;
; -14.057 ; Rx_cmd[13] ; linkBTU           ; clk          ; clk         ; 1.000        ; 0.000      ; 14.724     ;
; -14.057 ; Rx_cmd[23] ; linkSSM           ; clk          ; clk         ; 1.000        ; 0.000      ; 14.724     ;
; -14.056 ; Rx_cmd[13] ; linkSSM           ; clk          ; clk         ; 1.000        ; 0.000      ; 14.723     ;
; -14.019 ; Rx_cmd[15] ; linkSPS           ; clk          ; clk         ; 1.000        ; 0.000      ; 14.686     ;
; -14.009 ; Rx_cmd[21] ; linkSPM           ; clk          ; clk         ; 1.000        ; 0.000      ; 14.676     ;
; -14.004 ; Rx_cmd[2]  ; spi_slave_rst_b2b ; clk          ; clk         ; 1.000        ; 0.000      ; 14.671     ;
; -13.983 ; Rx_cmd[19] ; led~reg0          ; clk          ; clk         ; 1.000        ; 0.000      ; 14.650     ;
; -13.980 ; Rx_cmd[19] ; linkFIU           ; clk          ; clk         ; 1.000        ; 0.000      ; 14.647     ;
; -13.978 ; Rx_cmd[19] ; linkTIC           ; clk          ; clk         ; 1.000        ; 0.000      ; 14.645     ;
; -13.968 ; Rx_cmd[22] ; linkBTD           ; clk          ; clk         ; 1.000        ; 0.000      ; 14.635     ;
; -13.955 ; Rx_cmd[7]  ; spi_slave_rst_b2b ; clk          ; clk         ; 1.000        ; 0.000      ; 14.622     ;
; -13.938 ; Rx_cmd[19] ; button_rst_n      ; clk          ; clk         ; 1.000        ; 0.000      ; 14.605     ;
; -13.937 ; Rx_cmd[19] ; button_pull_done  ; clk          ; clk         ; 1.000        ; 0.000      ; 14.604     ;
; -13.936 ; Rx_cmd[23] ; linkTCW           ; clk          ; clk         ; 1.000        ; 0.000      ; 14.603     ;
; -13.935 ; Rx_cmd[13] ; linkTCW           ; clk          ; clk         ; 1.000        ; 0.000      ; 14.602     ;
; -13.928 ; Rx_cmd[0]  ; linkBTD           ; clk          ; clk         ; 1.000        ; 0.000      ; 14.595     ;
; -13.926 ; Rx_cmd[15] ; linkFPM           ; clk          ; clk         ; 1.000        ; 0.000      ; 14.593     ;
; -13.910 ; Rx_cmd[23] ; linkGLO           ; clk          ; clk         ; 1.000        ; 0.000      ; 14.577     ;
; -13.909 ; Rx_cmd[13] ; linkGLO           ; clk          ; clk         ; 1.000        ; 0.000      ; 14.576     ;
; -13.895 ; Rx_cmd[23] ; linkTOC           ; clk          ; clk         ; 1.000        ; 0.000      ; 14.562     ;
; -13.894 ; Rx_cmd[13] ; linkTOC           ; clk          ; clk         ; 1.000        ; 0.000      ; 14.561     ;
; -13.893 ; Rx_cmd[23] ; linkTPW           ; clk          ; clk         ; 1.000        ; 0.000      ; 14.560     ;
; -13.892 ; Rx_cmd[13] ; linkTPW           ; clk          ; clk         ; 1.000        ; 0.000      ; 14.559     ;
; -13.884 ; Rx_cmd[23] ; linkSSS           ; clk          ; clk         ; 1.000        ; 0.000      ; 14.551     ;
; -13.883 ; Rx_cmd[13] ; linkSSS           ; clk          ; clk         ; 1.000        ; 0.000      ; 14.550     ;
; -13.876 ; Rx_cmd[22] ; spi_rst           ; clk          ; clk         ; 1.000        ; 0.000      ; 14.543     ;
; -13.869 ; Rx_cmd[22] ; linkDSS           ; clk          ; clk         ; 1.000        ; 0.000      ; 14.536     ;
; -13.867 ; Rx_cmd[20] ; spi_slave_rst_b2b ; clk          ; clk         ; 1.000        ; 0.000      ; 14.534     ;
; -13.846 ; Rx_cmd[11] ; spi_slave_rst_b2b ; clk          ; clk         ; 1.000        ; 0.000      ; 14.513     ;
; -13.831 ; Rx_cmd[0]  ; linkTDC           ; clk          ; clk         ; 1.000        ; 0.000      ; 14.498     ;
; -13.830 ; Rx_cmd[0]  ; linkSPM           ; clk          ; clk         ; 1.000        ; 0.000      ; 14.497     ;
; -13.829 ; Rx_cmd[22] ; linkTCP           ; clk          ; clk         ; 1.000        ; 0.000      ; 14.496     ;
; -13.829 ; Rx_cmd[0]  ; linkEMB           ; clk          ; clk         ; 1.000        ; 0.000      ; 14.496     ;
; -13.815 ; Rx_cmd[21] ; led~reg0          ; clk          ; clk         ; 1.000        ; 0.000      ; 14.482     ;
; -13.812 ; Rx_cmd[21] ; linkFIU           ; clk          ; clk         ; 1.000        ; 0.000      ; 14.479     ;
; -13.810 ; Rx_cmd[21] ; linkTIC           ; clk          ; clk         ; 1.000        ; 0.000      ; 14.477     ;
; -13.806 ; Rx_cmd[15] ; linkBTU           ; clk          ; clk         ; 1.000        ; 0.000      ; 14.473     ;
; -13.805 ; Rx_cmd[15] ; linkSSM           ; clk          ; clk         ; 1.000        ; 0.000      ; 14.472     ;
+---------+------------+-------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                 ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -6.169 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.836      ;
; -5.303 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.970      ;
; -5.303 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.970      ;
; -5.303 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.970      ;
; -5.303 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.970      ;
; -5.303 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.970      ;
; -5.296 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.963      ;
; -5.281 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.948      ;
; -5.281 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.948      ;
; -5.281 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.948      ;
; -5.281 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.948      ;
; -5.281 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.948      ;
; -5.281 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.948      ;
; -5.281 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.948      ;
; -5.281 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.948      ;
; -5.188 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.855      ;
; -5.188 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.855      ;
; -5.188 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.855      ;
; -5.188 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.855      ;
; -5.188 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.855      ;
; -5.188 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.855      ;
; -5.188 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.855      ;
; -5.188 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.855      ;
; -5.132 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.799      ;
; -5.132 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.799      ;
; -5.132 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.799      ;
; -5.132 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.799      ;
; -5.132 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.799      ;
; -5.132 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.799      ;
; -5.132 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.799      ;
; -5.132 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.799      ;
; -5.131 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.798      ;
; -5.124 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.791      ;
; -5.110 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.777      ;
; -5.110 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.777      ;
; -5.110 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.777      ;
; -5.110 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.777      ;
; -5.110 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.777      ;
; -5.106 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.773      ;
; -5.106 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.773      ;
; -5.106 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.773      ;
; -5.106 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.773      ;
; -5.106 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.773      ;
; -4.991 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.658      ;
; -4.991 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.658      ;
; -4.991 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.658      ;
; -4.991 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.658      ;
; -4.991 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.658      ;
; -4.991 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.658      ;
; -4.991 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.658      ;
; -4.991 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.658      ;
; -4.961 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.628      ;
; -4.961 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.628      ;
; -4.961 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.628      ;
; -4.961 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.628      ;
; -4.961 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.628      ;
; -4.955 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.622      ;
; -4.955 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.622      ;
; -4.955 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.622      ;
; -4.955 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.622      ;
; -4.955 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.622      ;
; -4.887 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.554      ;
; -4.887 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.554      ;
; -4.887 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.554      ;
; -4.887 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.554      ;
; -4.887 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.554      ;
; -4.887 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.554      ;
; -4.887 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.554      ;
; -4.853 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.520      ;
; -4.849 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.516      ;
; -4.840 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.507      ;
; -4.840 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.507      ;
; -4.840 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.507      ;
; -4.840 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.507      ;
; -4.840 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.507      ;
; -4.840 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.507      ;
; -4.840 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.507      ;
; -4.840 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.507      ;
; -4.834 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.501      ;
; -4.794 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.461      ;
; -4.794 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.461      ;
; -4.794 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.461      ;
; -4.794 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.461      ;
; -4.794 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.461      ;
; -4.794 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.461      ;
; -4.794 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.461      ;
; -4.738 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.405      ;
; -4.738 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.405      ;
; -4.738 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.405      ;
; -4.738 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.405      ;
; -4.738 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.405      ;
; -4.738 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.405      ;
; -4.738 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.405      ;
; -4.700 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.367      ;
; -4.660 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.327      ;
; -4.597 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.264      ;
; -4.597 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.264      ;
; -4.597 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.264      ;
; -4.597 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.264      ;
; -4.597 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.264      ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                                      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -6.000 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 6.167      ;
; -6.000 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 6.167      ;
; -5.725 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.892      ;
; -5.725 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.892      ;
; -5.725 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.892      ;
; -5.725 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.892      ;
; -5.725 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.892      ;
; -5.725 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.892      ;
; -5.725 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.892      ;
; -5.725 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.892      ;
; -5.629 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.796      ;
; -5.629 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.796      ;
; -5.627 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.794      ;
; -5.627 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.794      ;
; -5.451 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.618      ;
; -5.446 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.613      ;
; -5.406 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.573      ;
; -5.354 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.521      ;
; -5.354 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.521      ;
; -5.354 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.521      ;
; -5.354 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.521      ;
; -5.354 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.521      ;
; -5.354 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.521      ;
; -5.354 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.521      ;
; -5.354 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.521      ;
; -5.329 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.496      ;
; -5.329 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.496      ;
; -5.329 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.496      ;
; -5.329 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.496      ;
; -5.329 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.496      ;
; -5.329 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.496      ;
; -5.329 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.496      ;
; -5.329 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.496      ;
; -5.272 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.439      ;
; -5.162 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.329      ;
; -5.159 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.326      ;
; -5.101 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.268      ;
; -5.101 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.268      ;
; -5.101 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.268      ;
; -5.101 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.268      ;
; -5.101 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.268      ;
; -5.101 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.268      ;
; -5.101 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.268      ;
; -5.101 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.268      ;
; -5.070 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.237      ;
; -5.062 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.229      ;
; -5.062 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.229      ;
; -4.778 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.945      ;
; -4.717 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.884      ;
; -4.717 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.884      ;
; -4.653 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.820      ;
; -4.634 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.801      ;
; -4.629 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.796      ;
; -4.586 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.753      ;
; -4.455 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.622      ;
; -4.452 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.619      ;
; -4.407 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.574      ;
; -4.215 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.382      ;
; -4.068 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.235      ;
; -4.063 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.230      ;
; -4.060 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.227      ;
; -4.012 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 4.679      ;
; -3.823 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.990      ;
; -3.819 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.986      ;
; -3.807 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 4.474      ;
; -3.739 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.906      ;
; -3.644 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 4.311      ;
; -3.594 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 4.261      ;
; -3.588 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 4.255      ;
; -3.585 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 4.252      ;
; -3.548 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.715      ;
; -3.495 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.662      ;
; -3.316 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.983      ;
; -3.177 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.344      ;
; -3.163 ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.830      ;
; -3.078 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.745      ;
; -3.059 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.726      ;
; -3.008 ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.675      ;
; -2.986 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.653      ;
; -2.732 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 2.899      ;
; -2.688 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.355      ;
; -2.683 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.350      ;
; -2.640 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.307      ;
; -2.608 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.275      ;
; -2.424 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.091      ;
; -2.403 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.070      ;
; -2.380 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.047      ;
; -2.370 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.037      ;
; -2.311 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.978      ;
; -2.114 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.781      ;
; -2.105 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.772      ;
; -2.095 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.762      ;
; -1.961 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.628      ;
; -1.911 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.578      ;
; -1.872 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.539      ;
; -1.801 ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.468      ;
; -1.776 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.443      ;
; -1.706 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.373      ;
; -1.700 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.367      ;
; -1.680 ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.347      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                                       ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node  ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -1.233 ; flag_reg  ; flag_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; 1.000        ; 0.000      ; 1.900      ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clk'                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------+---------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -2.148 ; spi_ctrl:spi_ctrl_instance|spi_clk                      ; spi_ctrl:spi_ctrl_instance|spi_clk                      ; spi_ctrl:spi_ctrl_instance|spi_clk  ; clk         ; 0.000        ; 3.681      ; 2.130      ;
; -1.648 ; spi_ctrl:spi_ctrl_instance|spi_clk                      ; spi_ctrl:spi_ctrl_instance|spi_clk                      ; spi_ctrl:spi_ctrl_instance|spi_clk  ; clk         ; -0.500       ; 3.681      ; 2.130      ;
; 1.078  ; spi_slave_b2b:spi_slave_b2b_instance|first_byte[1]      ; spi_slave_b2b:spi_slave_b2b_instance|first_byte[1]      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.299      ;
; 1.364  ; flag_reg                                                ; Flag_temp                                               ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 0.956      ; 2.041      ;
; 1.387  ; spi_slave_b2b:spi_slave_b2b_instance|sckr[0]            ; spi_slave_b2b:spi_slave_b2b_instance|sckr[1]            ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.608      ;
; 1.393  ; spi_slave_b2b:spi_slave_b2b_instance|sselr[0]           ; spi_slave_b2b:spi_slave_b2b_instance|sselr[1]           ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.614      ;
; 1.509  ; my_uart_rx:my_uart_rx|rx_enable_reg                     ; speed_select:speed_select|cnt_rx[5]                     ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.787      ;
; 1.509  ; my_uart_rx:my_uart_rx|rx_enable_reg                     ; speed_select:speed_select|cnt_rx[3]                     ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.787      ;
; 1.509  ; my_uart_rx:my_uart_rx|rx_enable_reg                     ; speed_select:speed_select|cnt_rx[4]                     ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.787      ;
; 1.509  ; my_uart_rx:my_uart_rx|rx_enable_reg                     ; speed_select:speed_select|cnt_rx[0]                     ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.787      ;
; 1.509  ; my_uart_rx:my_uart_rx|rx_enable_reg                     ; speed_select:speed_select|cnt_rx[1]                     ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.787      ;
; 1.509  ; my_uart_rx:my_uart_rx|rx_enable_reg                     ; speed_select:speed_select|cnt_rx[2]                     ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.787      ;
; 1.646  ; Flag_temp                                               ; Current.S1                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.867      ;
; 1.646  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[6]  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[7]  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.867      ;
; 1.677  ; spi_ctrl:spi_ctrl_instance|rst_count[0]                 ; spi_ctrl:spi_ctrl_instance|rst_count[0]                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.898      ;
; 1.685  ; Buff_temp[9]                                            ; Buff_temp[9]                                            ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.906      ;
; 1.686  ; Buff_temp[6]                                            ; Buff_temp[6]                                            ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.907      ;
; 1.687  ; Buff_temp[9]                                            ; Buff_temp[17]                                           ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.908      ;
; 1.709  ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]          ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]          ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.930      ;
; 1.716  ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]          ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]          ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.937      ;
; 1.724  ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]          ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[2]          ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.945      ;
; 1.730  ; flag_reg                                                ; Current.S1                                              ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 0.956      ; 2.407      ;
; 1.735  ; flag_reg                                                ; Current.SAVE                                            ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 0.956      ; 2.412      ;
; 1.775  ; spi_slave_b2b:spi_slave_b2b_instance|sckr[1]            ; spi_slave_b2b:spi_slave_b2b_instance|sckr[2]            ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.996      ;
; 1.816  ; Buff_temp[7]                                            ; Rx_cmd[7]                                               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.037      ;
; 1.822  ; Buff_temp[5]                                            ; Rx_cmd[5]                                               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.043      ;
; 1.898  ; linkFIU                                                 ; linkFIU                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.119      ;
; 1.903  ; Buff_temp[14]                                           ; Buff_temp[22]                                           ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.124      ;
; 1.904  ; my_uart_rx:my_uart_rx|rx_enable_reg                     ; speed_select:speed_select|cnt_rx[9]                     ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.182      ;
; 1.904  ; my_uart_rx:my_uart_rx|rx_enable_reg                     ; speed_select:speed_select|cnt_rx[8]                     ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.182      ;
; 1.904  ; my_uart_rx:my_uart_rx|rx_enable_reg                     ; speed_select:speed_select|cnt_rx[12]                    ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.182      ;
; 1.904  ; my_uart_rx:my_uart_rx|rx_enable_reg                     ; speed_select:speed_select|cnt_rx[10]                    ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.182      ;
; 1.904  ; my_uart_rx:my_uart_rx|rx_enable_reg                     ; speed_select:speed_select|cnt_rx[11]                    ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.182      ;
; 1.904  ; my_uart_rx:my_uart_rx|rx_enable_reg                     ; speed_select:speed_select|cnt_rx[6]                     ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.182      ;
; 1.904  ; my_uart_rx:my_uart_rx|rx_enable_reg                     ; speed_select:speed_select|cnt_rx[7]                     ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.182      ;
; 1.907  ; spi_ctrl:spi_ctrl_instance|rst_flag                     ; spi_ctrl:spi_ctrl_instance|rst_flag                     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.128      ;
; 1.908  ; Buff_temp[13]                                           ; Buff_temp[13]                                           ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.129      ;
; 1.908  ; Buff_temp[16]                                           ; Buff_temp[16]                                           ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.129      ;
; 1.909  ; Buff_temp[18]                                           ; Buff_temp[18]                                           ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.130      ;
; 1.909  ; linkTDC                                                 ; linkTDC                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.130      ;
; 1.937  ; my_uart_rx:my_uart_rx|rx_enable_reg                     ; speed_select:speed_select|buad_clk_rx_reg               ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.215      ;
; 1.939  ; Flag_temp                                               ; Current.WAIT                                            ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.160      ;
; 1.981  ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]          ; spi_slave_b2b:spi_slave_b2b_instance|byte_received      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.202      ;
; 2.002  ; spi_slave_b2b:spi_slave_b2b_instance|sselr[1]           ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[2]          ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.223      ;
; 2.009  ; my_uart_rx:my_uart_rx|rx_enable_reg                     ; speed_select:speed_select|cnt_rx[5]                     ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.787      ;
; 2.009  ; my_uart_rx:my_uart_rx|rx_enable_reg                     ; speed_select:speed_select|cnt_rx[3]                     ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.787      ;
; 2.009  ; my_uart_rx:my_uart_rx|rx_enable_reg                     ; speed_select:speed_select|cnt_rx[4]                     ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.787      ;
; 2.009  ; my_uart_rx:my_uart_rx|rx_enable_reg                     ; speed_select:speed_select|cnt_rx[0]                     ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.787      ;
; 2.009  ; my_uart_rx:my_uart_rx|rx_enable_reg                     ; speed_select:speed_select|cnt_rx[1]                     ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.787      ;
; 2.009  ; my_uart_rx:my_uart_rx|rx_enable_reg                     ; speed_select:speed_select|cnt_rx[2]                     ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.787      ;
; 2.018  ; spi_slave_b2b:spi_slave_b2b_instance|sselr[1]           ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]          ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.239      ;
; 2.035  ; Buff_temp[15]                                           ; Rx_cmd[15]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.256      ;
; 2.067  ; speed_select:speed_select|cnt_rx[12]                    ; speed_select:speed_select|cnt_rx[12]                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.288      ;
; 2.072  ; Buff_temp[13]                                           ; Rx_cmd[13]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.293      ;
; 2.102  ; Current.IDLE                                            ; Current.WAIT                                            ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.323      ;
; 2.107  ; speed_select:speed_select|cnt_rx[6]                     ; speed_select:speed_select|cnt_rx[6]                     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.328      ;
; 2.109  ; Buff_temp[11]                                           ; Buff_temp[11]                                           ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.330      ;
; 2.113  ; spi_slave_b2b:spi_slave_b2b_instance|cnt[6]             ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[6]  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.334      ;
; 2.113  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[1]  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[2]  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.334      ;
; 2.117  ; linkFPM                                                 ; linkFPM                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.117  ; linkTPT                                                 ; linkTPT                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.117  ; speed_select:speed_select|cnt_rx[8]                     ; speed_select:speed_select|cnt_rx[8]                     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.117  ; speed_select:speed_select|cnt_rx[7]                     ; speed_select:speed_select|cnt_rx[7]                     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.118  ; Buff_temp[19]                                           ; Buff_temp[19]                                           ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.339      ;
; 2.120  ; Buff_temp[11]                                           ; Buff_temp[19]                                           ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.341      ;
; 2.125  ; linkBTD                                                 ; linkBTD                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.346      ;
; 2.125  ; spi_ctrl:spi_ctrl_instance|clk_count[1]                 ; spi_ctrl:spi_ctrl_instance|clk_count[1]                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.346      ;
; 2.125  ; spi_ctrl:spi_ctrl_instance|clk_count[0]                 ; spi_ctrl:spi_ctrl_instance|clk_count[0]                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.346      ;
; 2.126  ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; spi_ctrl:spi_ctrl_instance|rst_count[1]                 ; spi_ctrl:spi_ctrl_instance|rst_count[1]                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.127  ; linkSPM                                                 ; linkSPM                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.348      ;
; 2.129  ; linkTSP                                                 ; linkTSP                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.350      ;
; 2.134  ; Buff_temp[15]                                           ; Buff_temp[15]                                           ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.355      ;
; 2.134  ; speed_select:speed_select|cnt_rx[3]                     ; speed_select:speed_select|cnt_rx[3]                     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.355      ;
; 2.135  ; speed_select:speed_select|cnt_rx[5]                     ; speed_select:speed_select|cnt_rx[5]                     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.136  ; spi_ctrl:spi_ctrl_instance|clk_count[7]                 ; spi_ctrl:spi_ctrl_instance|clk_count[7]                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.357      ;
; 2.136  ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.357      ;
; 2.141  ; linkTOC                                                 ; linkTOC                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.362      ;
; 2.142  ; spi_slave_rst_b2b                                       ; spi_slave_rst_b2b                                       ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.363      ;
; 2.142  ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.363      ;
; 2.143  ; Buff_temp[15]                                           ; Buff_temp[23]                                           ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.364      ;
; 2.143  ; linkBTU                                                 ; linkBTU                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.364      ;
; 2.144  ; Buff_temp[17]                                           ; Buff_temp[17]                                           ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.365      ;
; 2.144  ; linkTPW                                                 ; linkTPW                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.365      ;
; 2.144  ; spi_ctrl:spi_ctrl_instance|rst_count[7]                 ; spi_ctrl:spi_ctrl_instance|rst_count[7]                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.365      ;
; 2.145  ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.366      ;
; 2.152  ; Buff_temp[3]                                            ; Buff_temp[3]                                            ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.373      ;
; 2.153  ; Buff_temp[1]                                            ; Buff_temp[1]                                            ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.374      ;
; 2.155  ; Buff_temp[1]                                            ; Buff_temp[9]                                            ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.376      ;
; 2.160  ; Buff_temp[3]                                            ; Buff_temp[11]                                           ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.381      ;
; 2.170  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[5]  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[6]  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.391      ;
; 2.181  ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]          ; spi_slave_b2b:spi_slave_b2b_instance|byte_received      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.402      ;
; 2.206  ; flag_reg                                                ; Current.WAIT                                            ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 0.956      ; 2.883      ;
; 2.211  ; linkEMB                                                 ; linkEMB                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.432      ;
; 2.212  ; linkSSS                                                 ; linkSSS                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.433      ;
; 2.212  ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.433      ;
; 2.216  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[4]  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[5]  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.437      ;
; 2.221  ; linkSPS                                                 ; linkSPS                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.442      ;
; 2.221  ; linkTIC                                                 ; linkTIC                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.442      ;
; 2.221  ; speed_select:speed_select|cnt_rx[11]                    ; speed_select:speed_select|cnt_rx[11]                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.442      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                                       ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -0.524 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.218      ; 5.291      ;
; -0.524 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.218      ; 5.291      ;
; -0.524 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.218      ; 5.291      ;
; -0.524 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.218      ; 5.291      ;
; -0.524 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.218      ; 5.291      ;
; -0.524 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.218      ; 5.291      ;
; -0.524 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.218      ; 5.291      ;
; -0.524 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.218      ; 5.291      ;
; -0.024 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.218      ; 5.291      ;
; -0.024 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.218      ; 5.291      ;
; -0.024 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.218      ; 5.291      ;
; -0.024 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.218      ; 5.291      ;
; -0.024 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.218      ; 5.291      ;
; -0.024 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.218      ; 5.291      ;
; -0.024 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.218      ; 5.291      ;
; -0.024 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.218      ; 5.291      ;
; 0.464  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.218      ; 5.903      ;
; 0.468  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.218      ; 5.907      ;
; 0.537  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.218      ; 5.976      ;
; 0.538  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.218      ; 5.977      ;
; 0.551  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.218      ; 5.990      ;
; 0.556  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.218      ; 5.995      ;
; 0.669  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.218      ; 6.108      ;
; 0.673  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.218      ; 6.112      ;
; 0.964  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.218      ; 5.903      ;
; 0.968  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.218      ; 5.907      ;
; 1.037  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.218      ; 5.976      ;
; 1.038  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.218      ; 5.977      ;
; 1.051  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.218      ; 5.990      ;
; 1.056  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.218      ; 5.995      ;
; 1.169  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.218      ; 6.108      ;
; 1.173  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.218      ; 6.112      ;
; 2.126  ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.347      ;
; 2.146  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.367      ;
; 2.152  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.373      ;
; 2.222  ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.443      ;
; 2.247  ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.468      ;
; 2.318  ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.539      ;
; 2.357  ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.578      ;
; 2.407  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.628      ;
; 2.541  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.762      ;
; 2.551  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.772      ;
; 2.560  ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.781      ;
; 2.757  ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.978      ;
; 2.816  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.037      ;
; 2.826  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.047      ;
; 2.849  ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.070      ;
; 2.870  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.091      ;
; 3.054  ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.275      ;
; 3.086  ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.307      ;
; 3.129  ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.350      ;
; 3.134  ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.355      ;
; 3.178  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.899      ;
; 3.432  ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.653      ;
; 3.454  ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.675      ;
; 3.505  ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.726      ;
; 3.524  ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.745      ;
; 3.571  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.292      ;
; 3.609  ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.830      ;
; 3.623  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.344      ;
; 3.762  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.983      ;
; 3.805  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.526      ;
; 3.816  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.537      ;
; 3.937  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.658      ;
; 3.941  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.662      ;
; 3.994  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.715      ;
; 4.031  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 4.252      ;
; 4.034  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 4.255      ;
; 4.040  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 4.261      ;
; 4.085  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.806      ;
; 4.090  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 4.311      ;
; 4.236  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.957      ;
; 4.240  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.961      ;
; 4.253  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 4.474      ;
; 4.265  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.986      ;
; 4.386  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.107      ;
; 4.390  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.111      ;
; 4.456  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.177      ;
; 4.458  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 4.679      ;
; 4.514  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.235      ;
; 4.810  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.531      ;
; 4.814  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.535      ;
; 4.817  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.538      ;
; 4.853  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.574      ;
; 5.012  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.733      ;
; 5.030  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.751      ;
; 5.075  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.796      ;
; 5.099  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.820      ;
; 5.140  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.861      ;
; 5.153  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.874      ;
; 5.197  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.918      ;
; 5.224  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.945      ;
; 5.511  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.232      ;
; 5.516  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.237      ;
; 5.547  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.268      ;
; 5.547  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.268      ;
; 5.547  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.268      ;
; 5.547  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.268      ;
; 5.547  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.268      ;
; 5.547  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.268      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                                 ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 1.658 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 1.879      ;
; 1.676 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 1.897      ;
; 2.117 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.117 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.124 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.345      ;
; 2.126 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.347      ;
; 2.127 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.348      ;
; 2.127 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.348      ;
; 2.151 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.372      ;
; 2.221 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.442      ;
; 2.230 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.451      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.239 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.596      ; 4.056      ;
; 2.239 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.460      ;
; 2.240 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.461      ;
; 2.241 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.462      ;
; 2.249 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.470      ;
; 2.259 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.480      ;
; 2.314 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.535      ;
; 2.619 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.840      ;
; 2.633 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.854      ;
; 2.669 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.890      ;
; 2.683 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.904      ;
; 2.781 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir     ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.596      ; 4.598      ;
; 2.889 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.110      ;
; 2.949 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.170      ;
; 2.949 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.170      ;
; 2.956 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.177      ;
; 2.958 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.179      ;
; 2.959 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.180      ;
; 3.060 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.281      ;
; 3.060 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.281      ;
; 3.067 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.288      ;
; 3.069 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.290      ;
; 3.070 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.291      ;
; 3.087 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.308      ;
; 3.161 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.382      ;
; 3.170 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.391      ;
; 3.171 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.392      ;
; 3.171 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.392      ;
; 3.178 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.399      ;
; 3.179 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.596      ; 4.996      ;
; 3.179 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.400      ;
; 3.180 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.401      ;
; 3.181 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.402      ;
; 3.189 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.410      ;
; 3.199 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.420      ;
; 3.257 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.478      ;
; 3.281 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.502      ;
; 3.289 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.510      ;
; 3.290 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.596      ; 5.107      ;
; 3.290 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.511      ;
; 3.310 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.531      ;
; 3.333 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.554      ;
; 3.401 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.596      ; 5.218      ;
; 3.408 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.629      ;
; 3.421 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.642      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.497 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.718      ;
; 3.501 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.722      ;
; 3.501 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.722      ;
; 3.501 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.722      ;
; 3.512 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.596      ; 5.329      ;
; 3.529 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.750      ;
; 3.529 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.750      ;
; 3.529 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.750      ;
; 3.539 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.760      ;
; 3.539 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.760      ;
; 3.539 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.760      ;
; 3.559 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.780      ;
; 3.573 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.794      ;
; 3.605 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.826      ;
; 3.623 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.844      ;
; 3.630 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.851      ;
; 3.630 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.851      ;
; 3.630 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.851      ;
; 3.640 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.861      ;
; 3.640 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.861      ;
; 3.640 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.861      ;
; 3.649 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.870      ;
; 3.649 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.870      ;
; 3.649 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.870      ;
; 3.670 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.891      ;
; 3.734 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.955      ;
; 3.752 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.973      ;
; 3.758 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.979      ;
; 3.758 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.979      ;
; 3.758 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.979      ;
; 3.781 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 4.002      ;
; 3.892 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 4.113      ;
; 3.917 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 4.138      ;
; 3.917 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 4.138      ;
; 3.917 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 4.138      ;
; 3.917 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 4.138      ;
; 3.917 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 4.138      ;
; 3.917 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 4.138      ;
; 3.917 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 4.138      ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                                       ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 1.679 ; flag_reg  ; flag_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; 0.000        ; 0.000      ; 1.900      ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'clk'                                                                                                                                               ;
+--------+-------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.173 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|spi_clk                         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.840      ;
; -3.797 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_flag                        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.464      ;
; -3.766 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[7]                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.433      ;
; -3.766 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|recived_status        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.433      ;
; -3.766 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[6]                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.433      ;
; -3.766 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[5]                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.433      ;
; -3.766 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[4]                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.433      ;
; -3.766 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[3]                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.433      ;
; -3.766 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[2]                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.433      ;
; -3.766 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[1]                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.433      ;
; -3.766 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[0]                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.433      ;
; -3.699 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[2]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.366      ;
; -3.699 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[3]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.366      ;
; -3.699 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[4]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.366      ;
; -3.699 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[5]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.366      ;
; -3.699 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[6]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.366      ;
; -3.699 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[7]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.366      ;
; -3.699 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[1]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.366      ;
; -3.699 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[0]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.366      ;
; -3.688 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[2]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.355      ;
; -3.688 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[1]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.355      ;
; -3.660 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[7]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.327      ;
; -3.660 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[6]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.327      ;
; -3.660 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[5]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.327      ;
; -3.660 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.327      ;
; -3.660 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.327      ;
; -3.660 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[4]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.327      ;
; -3.660 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[3]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.327      ;
; -3.660 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[0]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.327      ;
; -3.657 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.324      ;
; -3.644 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.311      ;
; -3.644 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.311      ;
; -3.644 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.311      ;
; -3.644 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.311      ;
; -3.644 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.311      ;
; -3.644 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|mosir[1]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.311      ;
; -3.631 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[2]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.298      ;
; -3.631 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[3]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.298      ;
; -3.631 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[4]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.298      ;
; -3.631 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[6]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.298      ;
; -3.631 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[5]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.298      ;
; -3.631 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[7]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.298      ;
; -3.631 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[1]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.298      ;
; -3.631 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[0]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.298      ;
; -3.623 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|cs_n                            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.290      ;
; -3.609 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.276      ;
; -3.609 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.276      ;
; -3.609 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.276      ;
; -3.609 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.276      ;
; -3.609 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.276      ;
; -3.609 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.276      ;
; -3.609 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.276      ;
; -3.609 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.276      ;
; -2.956 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|sselr[1]              ; clk          ; clk         ; 1.000        ; 0.000      ; 3.623      ;
; -2.956 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]             ; clk          ; clk         ; 1.000        ; 0.000      ; 3.623      ;
; -2.956 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|sckr[1]               ; clk          ; clk         ; 1.000        ; 0.000      ; 3.623      ;
; -2.956 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]             ; clk          ; clk         ; 1.000        ; 0.000      ; 3.623      ;
; -2.956 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[2]             ; clk          ; clk         ; 1.000        ; 0.000      ; 3.623      ;
; -2.956 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|sckr[2]               ; clk          ; clk         ; 1.000        ; 0.000      ; 3.623      ;
; -2.956 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_received         ; clk          ; clk         ; 1.000        ; 0.000      ; 3.623      ;
; -2.956 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|first_byte[1]         ; clk          ; clk         ; 1.000        ; 0.000      ; 3.623      ;
; -2.956 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|sckr[0]               ; clk          ; clk         ; 1.000        ; 0.000      ; 3.623      ;
; -2.956 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|sselr[0]              ; clk          ; clk         ; 1.000        ; 0.000      ; 3.623      ;
; -2.930 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.597      ;
; -2.930 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.597      ;
; -2.930 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|mosir[0]              ; clk          ; clk         ; 1.000        ; 0.000      ; 3.597      ;
; -2.544 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.211      ;
; -2.544 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.211      ;
; -2.544 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[7]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.211      ;
; -2.544 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.211      ;
; -2.544 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.211      ;
; -2.544 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.211      ;
; -2.522 ; button_rst_n      ; button_rst:button_rst_instance|out_status                  ; clk          ; clk         ; 1.000        ; 0.000      ; 3.189      ;
+--------+-------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'rs232_rx'                                                                                                                                                                    ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                             ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; -4.116 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx    ; 1.000        ; -0.095     ; 4.688      ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                      ;
+--------+-------------------------------------+-------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                                                 ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; -1.976 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.596      ; 4.239      ;
; -1.976 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.596      ; 4.239      ;
; -1.976 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.596      ; 4.239      ;
; -1.976 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.596      ; 4.239      ;
; -1.976 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.596      ; 4.239      ;
; -1.976 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.596      ; 4.239      ;
; -1.953 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.596      ; 4.216      ;
; -1.899 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.596      ; 4.162      ;
; -1.899 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.596      ; 4.162      ;
; -1.899 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.596      ; 4.162      ;
; -1.899 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.596      ; 4.162      ;
; -1.899 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.596      ; 4.162      ;
; -1.899 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.596      ; 4.162      ;
; -1.899 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.596      ; 4.162      ;
; -1.366 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.596      ; 3.629      ;
; -1.366 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.596      ; 3.629      ;
; -1.366 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.596      ; 3.629      ;
; -1.366 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.596      ; 3.629      ;
; -1.366 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.596      ; 3.629      ;
; -1.366 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.596      ; 3.629      ;
; -1.366 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.596      ; 3.629      ;
; -1.366 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.596      ; 3.629      ;
; -1.366 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.596      ; 3.629      ;
+--------+-------------------------------------+-------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                          ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                               ; Launch Clock                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; 1.225 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 5.218      ; 4.536      ;
; 1.725 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 5.218      ; 4.536      ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                            ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                               ; Launch Clock                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; -1.279 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.218      ; 4.536      ;
; -0.779 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.218      ; 4.536      ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                      ;
+-------+-------------------------------------+-------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                 ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; 1.812 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.596      ; 3.629      ;
; 1.812 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.596      ; 3.629      ;
; 1.812 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.596      ; 3.629      ;
; 1.812 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.596      ; 3.629      ;
; 1.812 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.596      ; 3.629      ;
; 1.812 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.596      ; 3.629      ;
; 1.812 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.596      ; 3.629      ;
; 1.812 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.596      ; 3.629      ;
; 1.812 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.596      ; 3.629      ;
; 2.345 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.596      ; 4.162      ;
; 2.345 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.596      ; 4.162      ;
; 2.345 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.596      ; 4.162      ;
; 2.345 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.596      ; 4.162      ;
; 2.345 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.596      ; 4.162      ;
; 2.345 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.596      ; 4.162      ;
; 2.345 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.596      ; 4.162      ;
; 2.399 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.596      ; 4.216      ;
; 2.422 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.596      ; 4.239      ;
; 2.422 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.596      ; 4.239      ;
; 2.422 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.596      ; 4.239      ;
; 2.422 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.596      ; 4.239      ;
; 2.422 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.596      ; 4.239      ;
; 2.422 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.596      ; 4.239      ;
+-------+-------------------------------------+-------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'clk'                                                                                                                                               ;
+-------+-------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node         ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.968 ; button_rst_n      ; button_rst:button_rst_instance|out_status                  ; clk          ; clk         ; 0.000        ; 0.000      ; 3.189      ;
; 2.990 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.211      ;
; 2.990 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.211      ;
; 2.990 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[7]            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.211      ;
; 2.990 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.211      ;
; 2.990 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.211      ;
; 2.990 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.211      ;
; 3.376 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[6] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.597      ;
; 3.376 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[5] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.597      ;
; 3.376 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|mosir[0]              ; clk          ; clk         ; 0.000        ; 0.000      ; 3.597      ;
; 3.402 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|sselr[1]              ; clk          ; clk         ; 0.000        ; 0.000      ; 3.623      ;
; 3.402 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]             ; clk          ; clk         ; 0.000        ; 0.000      ; 3.623      ;
; 3.402 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|sckr[1]               ; clk          ; clk         ; 0.000        ; 0.000      ; 3.623      ;
; 3.402 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]             ; clk          ; clk         ; 0.000        ; 0.000      ; 3.623      ;
; 3.402 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[2]             ; clk          ; clk         ; 0.000        ; 0.000      ; 3.623      ;
; 3.402 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|sckr[2]               ; clk          ; clk         ; 0.000        ; 0.000      ; 3.623      ;
; 3.402 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_received         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.623      ;
; 3.402 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|first_byte[1]         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.623      ;
; 3.402 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|sckr[0]               ; clk          ; clk         ; 0.000        ; 0.000      ; 3.623      ;
; 3.402 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|sselr[0]              ; clk          ; clk         ; 0.000        ; 0.000      ; 3.623      ;
; 4.055 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.276      ;
; 4.055 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.276      ;
; 4.055 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.276      ;
; 4.055 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.276      ;
; 4.055 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.276      ;
; 4.055 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.276      ;
; 4.055 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.276      ;
; 4.055 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.276      ;
; 4.069 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|cs_n                            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.290      ;
; 4.077 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[2]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.298      ;
; 4.077 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[3]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.298      ;
; 4.077 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[4]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.298      ;
; 4.077 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[6]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.298      ;
; 4.077 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[5]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.298      ;
; 4.077 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[7]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.298      ;
; 4.077 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[1]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.298      ;
; 4.077 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[0]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.298      ;
; 4.090 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[7] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.311      ;
; 4.090 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[0] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.311      ;
; 4.090 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.311      ;
; 4.090 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[2] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.311      ;
; 4.090 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.311      ;
; 4.090 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|mosir[1]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.311      ;
; 4.103 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[4] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.324      ;
; 4.106 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[7]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.327      ;
; 4.106 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[6]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.327      ;
; 4.106 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[5]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.327      ;
; 4.106 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.327      ;
; 4.106 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.327      ;
; 4.106 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[4]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.327      ;
; 4.106 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[3]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.327      ;
; 4.106 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[0]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.327      ;
; 4.134 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[2]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.355      ;
; 4.134 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[1]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.355      ;
; 4.145 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[2]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.366      ;
; 4.145 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[3]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.366      ;
; 4.145 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[4]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.366      ;
; 4.145 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[5]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.366      ;
; 4.145 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[6]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.366      ;
; 4.145 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[7]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.366      ;
; 4.145 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[1]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.366      ;
; 4.145 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[0]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.366      ;
; 4.212 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[7]                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.433      ;
; 4.212 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|recived_status        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.433      ;
; 4.212 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[6]                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.433      ;
; 4.212 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[5]                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.433      ;
; 4.212 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[4]                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.433      ;
; 4.212 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[3]                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.433      ;
; 4.212 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[2]                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.433      ;
; 4.212 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[1]                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.433      ;
; 4.212 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[0]                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.433      ;
; 4.243 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_flag                        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.464      ;
; 4.619 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|spi_clk                         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.840      ;
+-------+-------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'rs232_rx'                                                                                                                                                                    ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                             ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; 4.562 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx    ; 0.000        ; -0.095     ; 4.688      ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'clk'                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+---------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target        ;
+--------+--------------+----------------+------------------+-------+------------+---------------+
; -2.289 ; 1.000        ; 3.289          ; Port Rate        ; clk   ; Rise       ; clk           ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[0]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[0]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[10] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[10] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[11] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[11] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[12] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[12] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[13] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[13] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[14] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[14] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[15] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[15] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[16] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[16] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[17] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[17] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[18] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[18] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[19] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[19] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[1]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[1]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[20] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[20] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[21] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[21] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[22] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[22] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[23] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[23] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[2]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[2]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[3]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[3]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[4]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[4]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[5]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[5]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[6]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[6]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[7]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[7]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[8]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[8]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[9]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[9]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.IDLE  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.IDLE  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.S1    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.S1    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.SAVE  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.SAVE  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.WAIT  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.WAIT  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Flag_temp     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Flag_temp     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[0]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[0]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[10]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[10]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[11]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[11]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[12]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[12]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[13]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[13]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[14]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[14]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[15]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[15]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[16]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[16]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[17]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[17]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[18]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[18]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[19]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[19]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[1]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[1]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[20]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[20]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[21]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[21]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[22]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[22]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[23]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[23]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[2]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[2]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[3]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[3]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[4]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[4]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[5]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[5]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[6]     ;
+--------+--------------+----------------+------------------+-------+------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'rs232_rx'                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; -2.289 ; 1.000        ; 3.289          ; Port Rate        ; rs232_rx ; Rise       ; rs232_rx                            ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; rs232_rx ; Fall       ; my_uart_rx:my_uart_rx|rx_enable_reg ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; rs232_rx ; Fall       ; my_uart_rx:my_uart_rx|rx_enable_reg ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; rs232_rx ; Rise       ; my_uart_rx|rx_enable_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; rs232_rx ; Rise       ; my_uart_rx|rx_enable_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; rs232_rx ; Rise       ; rs232_rx|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; rs232_rx ; Rise       ; rs232_rx|combout                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                    ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; my_uart_rx:my_uart_rx|rx_enable_reg ; Fall       ; flag_reg                        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; my_uart_rx:my_uart_rx|rx_enable_reg ; Fall       ; flag_reg                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; flag_reg|clk                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; flag_reg|clk                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; my_uart_rx|rx_enable_reg|regout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; my_uart_rx|rx_enable_reg|regout ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                          ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_complete_reg ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_complete_reg ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[0]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[0]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[1]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[1]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[2]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[2]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[3]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[3]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[0] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[0] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[1] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[1] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[2] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[2] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[3] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[3] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[4] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[4] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[5] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[5] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[6] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[6] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[7] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[7] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_complete_reg|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_complete_reg|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[0]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[0]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[1]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[1]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[2]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[2]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[3]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[3]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[0]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[0]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[1]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[1]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[2]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[2]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[3]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[3]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[4]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[4]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[5]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[5]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[6]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[6]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[7]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[7]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[0]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[0]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[1]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[1]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[2]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[2]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[3]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[3]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[4]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[4]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[5]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[5]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[6]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[6]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[7]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[7]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; speed_select|buad_clk_rx_reg|regout   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; speed_select|buad_clk_rx_reg|regout   ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                            ;
+-------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                                                  ;
+-------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_clk|regout                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_clk|regout                                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[0]|clk                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[0]|clk                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[1]|clk                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[1]|clk                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[2]|clk                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[2]|clk                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[3]|clk                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[3]|clk                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[4]|clk                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[4]|clk                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[0]|clk                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[0]|clk                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[1]|clk                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[1]|clk                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[2]|clk                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[2]|clk                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[3]|clk                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[3]|clk                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[4]|clk                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[4]|clk                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[5]|clk                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[5]|clk                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[6]|clk                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[6]|clk                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[7]|clk                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[7]|clk                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|spi_clkr|clk                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|spi_clkr|clk                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|spi_mosir|clk                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|spi_mosir|clk                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|spi_tx_db[0]|clk                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|spi_tx_db[0]|clk                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|spi_tx_db[1]|clk                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|spi_tx_db[1]|clk                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|spi_tx_db[2]|clk                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|spi_tx_db[2]|clk                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|spi_tx_db[3]|clk                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|spi_tx_db[3]|clk                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|spi_tx_db[4]|clk                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|spi_tx_db[4]|clk                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|spi_tx_db[5]|clk                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|spi_tx_db[5]|clk                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|spi_tx_db[6]|clk                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|spi_tx_db[6]|clk                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|spi_tx_db[7]|clk                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|spi_tx_db[7]|clk                  ;
+-------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                    ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; Data Port ; Clock Port                                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; BusD[*]   ; clk                                       ; 4.213 ; 4.213 ; Rise       ; clk                                       ;
;  BusD[83] ; clk                                       ; 4.186 ; 4.186 ; Rise       ; clk                                       ;
;  BusD[85] ; clk                                       ; 4.213 ; 4.213 ; Rise       ; clk                                       ;
;  BusD[91] ; clk                                       ; 4.154 ; 4.154 ; Rise       ; clk                                       ;
; rst_n     ; clk                                       ; 4.179 ; 4.179 ; Rise       ; clk                                       ;
; rs232_rx  ; speed_select:speed_select|buad_clk_rx_reg ; 1.227 ; 1.227 ; Fall       ; speed_select:speed_select|buad_clk_rx_reg ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                       ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port ; Clock Port                                ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; BusD[*]   ; clk                                       ; -3.600 ; -3.600 ; Rise       ; clk                                       ;
;  BusD[83] ; clk                                       ; -3.632 ; -3.632 ; Rise       ; clk                                       ;
;  BusD[85] ; clk                                       ; -3.659 ; -3.659 ; Rise       ; clk                                       ;
;  BusD[91] ; clk                                       ; -3.600 ; -3.600 ; Rise       ; clk                                       ;
; rst_n     ; clk                                       ; -2.889 ; -2.889 ; Rise       ; clk                                       ;
; rs232_rx  ; speed_select:speed_select|buad_clk_rx_reg ; -0.464 ; -0.464 ; Fall       ; speed_select:speed_select|buad_clk_rx_reg ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; BusA[*]   ; clk                                ; 17.148 ; 17.148 ; Rise       ; clk                                ;
;  BusA[5]  ; clk                                ; 17.148 ; 17.148 ; Rise       ; clk                                ;
;  BusA[8]  ; clk                                ; 16.846 ; 16.846 ; Rise       ; clk                                ;
;  BusA[15] ; clk                                ; 16.908 ; 16.908 ; Rise       ; clk                                ;
; BusC[*]   ; clk                                ; 11.956 ; 11.956 ; Rise       ; clk                                ;
;  BusC[54] ; clk                                ; 11.956 ; 11.956 ; Rise       ; clk                                ;
; BusD[*]   ; clk                                ; 14.777 ; 14.777 ; Rise       ; clk                                ;
;  BusD[83] ; clk                                ; 14.420 ; 14.420 ; Rise       ; clk                                ;
;  BusD[87] ; clk                                ; 14.777 ; 14.777 ; Rise       ; clk                                ;
;  BusD[91] ; clk                                ; 14.766 ; 14.766 ; Rise       ; clk                                ;
; led       ; clk                                ; 9.720  ; 9.720  ; Rise       ; clk                                ;
; BusD[*]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; 14.650 ; 14.650 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
;  BusD[87] ; spi_ctrl:spi_ctrl_instance|spi_clk ; 14.312 ; 14.312 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
;  BusD[91] ; spi_ctrl:spi_ctrl_instance|spi_clk ; 14.650 ; 14.650 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; BusA[*]   ; clk                                ; 9.375  ; 9.375  ; Rise       ; clk                                ;
;  BusA[5]  ; clk                                ; 9.375  ; 9.375  ; Rise       ; clk                                ;
;  BusA[8]  ; clk                                ; 12.582 ; 12.582 ; Rise       ; clk                                ;
;  BusA[15] ; clk                                ; 12.644 ; 12.644 ; Rise       ; clk                                ;
; BusC[*]   ; clk                                ; 11.063 ; 11.063 ; Rise       ; clk                                ;
;  BusC[54] ; clk                                ; 11.063 ; 11.063 ; Rise       ; clk                                ;
; BusD[*]   ; clk                                ; 11.500 ; 11.500 ; Rise       ; clk                                ;
;  BusD[83] ; clk                                ; 12.938 ; 12.938 ; Rise       ; clk                                ;
;  BusD[87] ; clk                                ; 12.162 ; 12.162 ; Rise       ; clk                                ;
;  BusD[91] ; clk                                ; 11.500 ; 11.500 ; Rise       ; clk                                ;
; led       ; clk                                ; 9.720  ; 9.720  ; Rise       ; clk                                ;
; BusD[*]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; 14.312 ; 14.312 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
;  BusD[87] ; spi_ctrl:spi_ctrl_instance|spi_clk ; 14.312 ; 14.312 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
;  BusD[91] ; spi_ctrl:spi_ctrl_instance|spi_clk ; 14.650 ; 14.650 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; BusA[3]    ; BusD[87]    ; 12.577 ;    ;    ; 12.577 ;
; BusA[5]    ; BusA[8]     ; 12.901 ;    ;    ; 12.901 ;
; BusA[5]    ; BusA[15]    ; 12.963 ;    ;    ; 12.963 ;
; BusA[5]    ; BusA[27]    ; 7.859  ;    ;    ; 7.859  ;
; BusA[5]    ; BusD[91]    ; 12.046 ;    ;    ; 12.046 ;
; BusA[14]   ; BusA[8]     ; 11.718 ;    ;    ; 11.718 ;
; BusA[14]   ; BusA[15]    ; 11.780 ;    ;    ; 11.780 ;
; BusA[15]   ; BusA[14]    ; 6.546  ;    ;    ; 6.546  ;
; BusA[15]   ; BusC[48]    ; 9.676  ;    ;    ; 9.676  ;
; BusA[18]   ; BusD[87]    ; 12.110 ;    ;    ; 12.110 ;
; BusA[19]   ; BusD[87]    ; 12.568 ;    ;    ; 12.568 ;
; BusA[20]   ; BusD[83]    ; 11.666 ;    ;    ; 11.666 ;
; BusA[21]   ; BusD[91]    ; 13.243 ;    ;    ; 13.243 ;
; BusA[26]   ; BusA[3]     ; 8.414  ;    ;    ; 8.414  ;
; BusB[38]   ; BusA[8]     ; 12.393 ;    ;    ; 12.393 ;
; BusB[38]   ; BusA[15]    ; 12.455 ;    ;    ; 12.455 ;
; BusC[48]   ; BusA[8]     ; 13.479 ;    ;    ; 13.479 ;
; BusC[48]   ; BusA[15]    ; 13.541 ;    ;    ; 13.541 ;
; BusC[53]   ; BusD[83]    ; 11.383 ;    ;    ; 11.383 ;
; BusD[83]   ; BusA[20]    ; 9.091  ;    ;    ; 9.091  ;
; BusD[83]   ; BusC[53]    ; 8.832  ;    ;    ; 8.832  ;
; BusD[85]   ; BusA[18]    ; 8.593  ;    ;    ; 8.593  ;
; BusD[85]   ; BusA[19]    ; 9.118  ;    ;    ; 9.118  ;
; BusD[85]   ; BusC[54]    ; 11.248 ;    ;    ; 11.248 ;
; BusD[91]   ; BusA[5]     ; 13.986 ;    ;    ; 13.986 ;
; BusD[91]   ; BusA[21]    ; 9.162  ;    ;    ; 9.162  ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; BusA[3]    ; BusD[87]    ; 12.577 ;    ;    ; 12.577 ;
; BusA[5]    ; BusA[8]     ; 12.901 ;    ;    ; 12.901 ;
; BusA[5]    ; BusA[15]    ; 12.963 ;    ;    ; 12.963 ;
; BusA[5]    ; BusA[27]    ; 7.859  ;    ;    ; 7.859  ;
; BusA[5]    ; BusD[91]    ; 12.046 ;    ;    ; 12.046 ;
; BusA[14]   ; BusA[8]     ; 11.718 ;    ;    ; 11.718 ;
; BusA[14]   ; BusA[15]    ; 11.780 ;    ;    ; 11.780 ;
; BusA[15]   ; BusA[14]    ; 6.546  ;    ;    ; 6.546  ;
; BusA[15]   ; BusC[48]    ; 9.676  ;    ;    ; 9.676  ;
; BusA[18]   ; BusD[87]    ; 12.110 ;    ;    ; 12.110 ;
; BusA[19]   ; BusD[87]    ; 12.568 ;    ;    ; 12.568 ;
; BusA[20]   ; BusD[83]    ; 11.666 ;    ;    ; 11.666 ;
; BusA[21]   ; BusD[91]    ; 13.243 ;    ;    ; 13.243 ;
; BusA[26]   ; BusA[3]     ; 8.414  ;    ;    ; 8.414  ;
; BusB[38]   ; BusA[8]     ; 12.393 ;    ;    ; 12.393 ;
; BusB[38]   ; BusA[15]    ; 12.455 ;    ;    ; 12.455 ;
; BusC[48]   ; BusA[8]     ; 13.479 ;    ;    ; 13.479 ;
; BusC[48]   ; BusA[15]    ; 13.541 ;    ;    ; 13.541 ;
; BusC[53]   ; BusD[83]    ; 11.383 ;    ;    ; 11.383 ;
; BusD[83]   ; BusA[20]    ; 9.091  ;    ;    ; 9.091  ;
; BusD[83]   ; BusC[53]    ; 8.832  ;    ;    ; 8.832  ;
; BusD[85]   ; BusA[18]    ; 8.593  ;    ;    ; 8.593  ;
; BusD[85]   ; BusA[19]    ; 9.118  ;    ;    ; 9.118  ;
; BusD[85]   ; BusC[54]    ; 11.248 ;    ;    ; 11.248 ;
; BusD[91]   ; BusA[5]     ; 13.986 ;    ;    ; 13.986 ;
; BusD[91]   ; BusA[21]    ; 9.162  ;    ;    ; 9.162  ;
+------------+-------------+--------+----+----+--------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+--------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+------+------------+-----------------+
; BusA[*]   ; clk        ; 7.827  ;      ; Rise       ; clk             ;
;  BusA[3]  ; clk        ; 8.710  ;      ; Rise       ; clk             ;
;  BusA[5]  ; clk        ; 15.289 ;      ; Rise       ; clk             ;
;  BusA[8]  ; clk        ; 15.936 ;      ; Rise       ; clk             ;
;  BusA[14] ; clk        ; 7.940  ;      ; Rise       ; clk             ;
;  BusA[15] ; clk        ; 15.996 ;      ; Rise       ; clk             ;
;  BusA[18] ; clk        ; 8.160  ;      ; Rise       ; clk             ;
;  BusA[19] ; clk        ; 8.002  ;      ; Rise       ; clk             ;
;  BusA[20] ; clk        ; 8.403  ;      ; Rise       ; clk             ;
;  BusA[21] ; clk        ; 8.403  ;      ; Rise       ; clk             ;
;  BusA[27] ; clk        ; 7.827  ;      ; Rise       ; clk             ;
; BusC[*]   ; clk        ; 8.558  ;      ; Rise       ; clk             ;
;  BusC[48] ; clk        ; 8.674  ;      ; Rise       ; clk             ;
;  BusC[53] ; clk        ; 8.558  ;      ; Rise       ; clk             ;
;  BusC[54] ; clk        ; 10.937 ;      ; Rise       ; clk             ;
; BusD[*]   ; clk        ; 11.849 ;      ; Rise       ; clk             ;
;  BusD[83] ; clk        ; 11.849 ;      ; Rise       ; clk             ;
;  BusD[87] ; clk        ; 12.931 ;      ; Rise       ; clk             ;
;  BusD[91] ; clk        ; 12.888 ;      ; Rise       ; clk             ;
+-----------+------------+--------+------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+--------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+------+------------+-----------------+
; BusA[*]   ; clk        ; 7.827  ;      ; Rise       ; clk             ;
;  BusA[3]  ; clk        ; 8.710  ;      ; Rise       ; clk             ;
;  BusA[5]  ; clk        ; 8.887  ;      ; Rise       ; clk             ;
;  BusA[8]  ; clk        ; 11.036 ;      ; Rise       ; clk             ;
;  BusA[14] ; clk        ; 7.940  ;      ; Rise       ; clk             ;
;  BusA[15] ; clk        ; 11.096 ;      ; Rise       ; clk             ;
;  BusA[18] ; clk        ; 8.160  ;      ; Rise       ; clk             ;
;  BusA[19] ; clk        ; 8.002  ;      ; Rise       ; clk             ;
;  BusA[20] ; clk        ; 8.403  ;      ; Rise       ; clk             ;
;  BusA[21] ; clk        ; 8.403  ;      ; Rise       ; clk             ;
;  BusA[27] ; clk        ; 7.827  ;      ; Rise       ; clk             ;
; BusC[*]   ; clk        ; 8.558  ;      ; Rise       ; clk             ;
;  BusC[48] ; clk        ; 8.674  ;      ; Rise       ; clk             ;
;  BusC[53] ; clk        ; 8.558  ;      ; Rise       ; clk             ;
;  BusC[54] ; clk        ; 10.048 ;      ; Rise       ; clk             ;
; BusD[*]   ; clk        ; 10.081 ;      ; Rise       ; clk             ;
;  BusD[83] ; clk        ; 11.061 ;      ; Rise       ; clk             ;
;  BusD[87] ; clk        ; 10.081 ;      ; Rise       ; clk             ;
;  BusD[91] ; clk        ; 12.100 ;      ; Rise       ; clk             ;
+-----------+------------+--------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; BusA[*]   ; clk        ; 7.827     ;           ; Rise       ; clk             ;
;  BusA[3]  ; clk        ; 8.710     ;           ; Rise       ; clk             ;
;  BusA[5]  ; clk        ; 15.289    ;           ; Rise       ; clk             ;
;  BusA[8]  ; clk        ; 15.936    ;           ; Rise       ; clk             ;
;  BusA[14] ; clk        ; 7.940     ;           ; Rise       ; clk             ;
;  BusA[15] ; clk        ; 15.996    ;           ; Rise       ; clk             ;
;  BusA[18] ; clk        ; 8.160     ;           ; Rise       ; clk             ;
;  BusA[19] ; clk        ; 8.002     ;           ; Rise       ; clk             ;
;  BusA[20] ; clk        ; 8.403     ;           ; Rise       ; clk             ;
;  BusA[21] ; clk        ; 8.403     ;           ; Rise       ; clk             ;
;  BusA[27] ; clk        ; 7.827     ;           ; Rise       ; clk             ;
; BusC[*]   ; clk        ; 8.558     ;           ; Rise       ; clk             ;
;  BusC[48] ; clk        ; 8.674     ;           ; Rise       ; clk             ;
;  BusC[53] ; clk        ; 8.558     ;           ; Rise       ; clk             ;
;  BusC[54] ; clk        ; 10.937    ;           ; Rise       ; clk             ;
; BusD[*]   ; clk        ; 11.849    ;           ; Rise       ; clk             ;
;  BusD[83] ; clk        ; 11.849    ;           ; Rise       ; clk             ;
;  BusD[87] ; clk        ; 12.931    ;           ; Rise       ; clk             ;
;  BusD[91] ; clk        ; 12.888    ;           ; Rise       ; clk             ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; BusA[*]   ; clk        ; 7.827     ;           ; Rise       ; clk             ;
;  BusA[3]  ; clk        ; 8.710     ;           ; Rise       ; clk             ;
;  BusA[5]  ; clk        ; 8.887     ;           ; Rise       ; clk             ;
;  BusA[8]  ; clk        ; 11.036    ;           ; Rise       ; clk             ;
;  BusA[14] ; clk        ; 7.940     ;           ; Rise       ; clk             ;
;  BusA[15] ; clk        ; 11.096    ;           ; Rise       ; clk             ;
;  BusA[18] ; clk        ; 8.160     ;           ; Rise       ; clk             ;
;  BusA[19] ; clk        ; 8.002     ;           ; Rise       ; clk             ;
;  BusA[20] ; clk        ; 8.403     ;           ; Rise       ; clk             ;
;  BusA[21] ; clk        ; 8.403     ;           ; Rise       ; clk             ;
;  BusA[27] ; clk        ; 7.827     ;           ; Rise       ; clk             ;
; BusC[*]   ; clk        ; 8.558     ;           ; Rise       ; clk             ;
;  BusC[48] ; clk        ; 8.674     ;           ; Rise       ; clk             ;
;  BusC[53] ; clk        ; 8.558     ;           ; Rise       ; clk             ;
;  BusC[54] ; clk        ; 10.048    ;           ; Rise       ; clk             ;
; BusD[*]   ; clk        ; 10.081    ;           ; Rise       ; clk             ;
;  BusD[83] ; clk        ; 11.061    ;           ; Rise       ; clk             ;
;  BusD[87] ; clk        ; 10.081    ;           ; Rise       ; clk             ;
;  BusD[91] ; clk        ; 12.100    ;           ; Rise       ; clk             ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                   ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 13069    ; 0        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; clk                                       ; 14       ; 18       ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; clk                                       ; 0        ; 40       ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; clk                                       ; 9        ; 1        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 15       ; 0        ; 91       ; 17       ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 37       ; 0        ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 315      ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                    ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 13069    ; 0        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; clk                                       ; 14       ; 18       ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; clk                                       ; 0        ; 40       ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; clk                                       ; 9        ; 1        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 15       ; 0        ; 91       ; 17       ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 37       ; 0        ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 315      ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 73       ; 0        ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx                                  ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 1        ; 1        ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 23       ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                 ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 73       ; 0        ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx                                  ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 1        ; 1        ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 23       ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 16    ; 16   ;
; Unconstrained Input Port Paths  ; 143   ; 143  ;
; Unconstrained Output Ports      ; 17    ; 17   ;
; Unconstrained Output Port Paths ; 74    ; 74   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Sat Mar 31 16:06:05 2018
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name speed_select:speed_select|buad_clk_rx_reg speed_select:speed_select|buad_clk_rx_reg
    Info (332105): create_clock -period 1.000 -name my_uart_rx:my_uart_rx|rx_enable_reg my_uart_rx:my_uart_rx|rx_enable_reg
    Info (332105): create_clock -period 1.000 -name rs232_rx rs232_rx
    Info (332105): create_clock -period 1.000 -name spi_ctrl:spi_ctrl_instance|spi_clk spi_ctrl:spi_ctrl_instance|spi_clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -15.631
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -15.631           -1103.000 clk 
    Info (332119):    -6.169            -117.149 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):    -6.000            -107.799 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):    -1.233              -1.233 my_uart_rx:my_uart_rx|rx_enable_reg 
Info (332146): Worst-case hold slack is -2.148
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.148              -2.148 clk 
    Info (332119):    -0.524              -4.192 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     1.658               0.000 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):     1.679               0.000 my_uart_rx:my_uart_rx|rx_enable_reg 
Info (332146): Worst-case recovery slack is -4.173
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.173            -251.312 clk 
    Info (332119):    -4.116              -4.116 rs232_rx 
    Info (332119):    -1.976             -39.396 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):     1.225               0.000 speed_select:speed_select|buad_clk_rx_reg 
Info (332146): Worst-case removal slack is -1.279
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.279              -1.279 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     1.812               0.000 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):     2.968               0.000 clk 
    Info (332119):     4.562               0.000 rs232_rx 
Info (332146): Worst-case minimum pulse width slack is -2.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.289              -2.289 clk 
    Info (332119):    -2.289              -2.289 rs232_rx 
    Info (332119):     0.234               0.000 my_uart_rx:my_uart_rx|rx_enable_reg 
    Info (332119):     0.234               0.000 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     0.234               0.000 spi_ctrl:spi_ctrl_instance|spi_clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 489 megabytes
    Info: Processing ended: Sat Mar 31 16:06:07 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


