// UART ver. 1.0 FPGA CYCLONE IV EP4CE115F29C7 
// 
// 
module UART
(
input RX,
input clc,
input res,
output TX
);

int i;
reg [7:0] word;

always @(posedge clc or negedge res)
	begin
		if (!res) 
			begin
				i  = 0;
				TX = 0;
				word = 0;
			end
		else 
			begin
				if (RX == 1)
					begin
						for (i = 0; i < 8; i++)
							begin
								word[i] = RX;
							end
					end
			end
	end
endmodule