// Seed: 926000956
module module_0 (
    output supply0 id_0,
    output wor id_1,
    id_3 = 1
);
  logic [7:0][1 'b0] id_4;
endmodule
module module_1 (
    output tri   id_0,
    output wand  id_1,
    input  uwire id_2,
    input  tri   id_3
);
  wor id_5 = id_3, id_6;
  supply1 id_7;
  module_0 modCall_1 (
      id_0,
      id_6
  );
  assign id_5 = 1'b0 && id_7;
  assign id_6 = -1;
  wire id_8, id_9;
  assign id_7 = id_2 == id_6;
  always @(posedge -1) $display(id_2, id_5);
  parameter id_10 = '0;
  wire id_11;
  wire id_12;
endmodule
