#ifndef UART_H
#define UART_H

#define AUX_IRQ 0x3f215000
#define AUX_ENABLES 0x3f215004
#define AUX_MU_IO_REG 0x3f215040
#define AUX_MU_IER_REG 0x3f215044
#define AUX_MU_IIR_REG 0x3f215048
#define AUX_MU_LCR_REG 0x3f21504c
#define AUX_MU_MCR_REG 0x3f215050
#define AUX_MU_LSR_REG 0x3f215054
#define AUX_MU_MSR_REG 0x3f215058
#define AUX_MU_SCRATCH 0x3f21505c
#define AUX_MU_CNTL_REG 0x3f215060
#define AUX_MU_STAT_REG 0x3f215064
#define AUX_MU_BAUD_REG 0x3f215068
#define AUX_SPI0_CNTL0_REG 0x3f215080
#define AUX_SPI0_CNTL1_REG 0x3f215084
#define AUX_SPI0_STAT_REG 0x3f215088
#define AUX_SPI0_IO_REG 0x3f215090
#define AUX_SPI0_PEEK_REG 0x3f215094
#define AUX_SPI1_CNTL0_REG 0x3f2150c0
#define AUX_SPI1_CNTL1_REG 0x3f2150c4
#define AUX_SPI1_STAT_REG 0x3f2150c8
#define AUX_SPI1_IO_REG 0x3f2150d0
#define AUX_SPI1_PEEK_REG 0x3f2150d4

#define GPFSEL0 0x3f200000
#define GPFSEL1 0x3f200004
#define GPFSEL2 0x3f200008
#define GPFSEL3 0x3f20000c
#define GPFSEL4 0x3f200010
#define GPFSEL5 0x3f200014

#define GPPUD 0x3f200094
#define GPPUDCLK0 0x3f200098
#define GPPUDCLK1 0x3f20009C

#define GPFSEL_ALT_MASK 7
#define GPFSEL_ALT0 4
#define GPFSEL_ALT1 5
#define GPFSEL_ALT2 6
#define GPFSEL_ALT3 7
#define GPFSEL_ALT4 3
#define GPFSEL_ALT5 2

#endif //UART_H
