#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Dec 29 14:49:43 2018
# Process ID: 926
# Current directory: /home/niklas/dev/uni/ABP/git/Vivado/FFT
# Command line: vivado FFT.xpr
# Log file: /home/niklas/dev/uni/ABP/git/Vivado/FFT/vivado.log
# Journal file: /home/niklas/dev/uni/ABP/git/Vivado/FFT/vivado.jou
#-----------------------------------------------------------
start_gui
open_project FFT.xpr
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {25} CONFIG.Write_Depth_A {256} CONFIG.Read_Width_A {25} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {25} CONFIG.Read_Width_B {25} CONFIG.Operating_Mode_B {READ_FIRST} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Additional_Inputs_for_Power_Estimation {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {0} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci]
generate_target all [get_files  /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci]
launch_runs -jobs 4 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci] -directory /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.ip_user_files/sim_scripts -ip_user_files_dir /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.ip_user_files -ipstatic_source_dir /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/modelsim} {questa=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/questa} {ies=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/ies} {xcelium=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/xcelium} {vcs=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/vcs} {riviera=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Write_Width_A {50} CONFIG.Read_Width_A {50} CONFIG.Write_Width_B {50} CONFIG.Read_Width_B {50} CONFIG.Enable_B {Use_ENB_Pin}] [get_ips blk_mem_gen_0]
generate_target all [get_files  /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 4 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci] -directory /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.ip_user_files/sim_scripts -ip_user_files_dir /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.ip_user_files -ipstatic_source_dir /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/modelsim} {questa=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/questa} {ies=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/ies} {xcelium=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/xcelium} {vcs=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/vcs} {riviera=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Enable_B {Always_Enabled}] [get_ips blk_mem_gen_0]
generate_target all [get_files  /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 4 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci] -directory /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.ip_user_files/sim_scripts -ip_user_files_dir /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.ip_user_files -ipstatic_source_dir /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/modelsim} {questa=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/questa} {ies=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/ies} {xcelium=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/xcelium} {vcs=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/vcs} {riviera=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
set_property -dict [list CONFIG.Fill_Remaining_Memory_Locations {true}] [get_ips blk_mem_gen_0]
generate_target all [get_files  /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 4 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci] -directory /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.ip_user_files/sim_scripts -ip_user_files_dir /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.ip_user_files -ipstatic_source_dir /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/modelsim} {questa=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/questa} {ies=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/ies} {xcelium=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/xcelium} {vcs=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/vcs} {riviera=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source testbench_DFTStage.tcl
relaunch_sim
save_wave_config {/home/niklas/dev/uni/ABP/git/Vivado/FFT/testbench_DFTStage_behav.wcfg}
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top DFTStageWrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_rom_e_real
set_property -dict [list CONFIG.Component_Name {blk_rom_e_real} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {18} CONFIG.Write_Depth_A {256} CONFIG.Read_Width_A {18} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {18} CONFIG.Read_Width_B {18} CONFIG.Load_Init_File {true} CONFIG.Coe_File {/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/new/rom_N512_real.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips blk_rom_e_real]
generate_target {instantiation_template} [get_files /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/ip/blk_rom_e_real/blk_rom_e_real.xci]
generate_target all [get_files  /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/ip/blk_rom_e_real/blk_rom_e_real.xci]
catch { config_ip_cache -export [get_ips -all blk_rom_e_real] }
export_ip_user_files -of_objects [get_files /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/ip/blk_rom_e_real/blk_rom_e_real.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/ip/blk_rom_e_real/blk_rom_e_real.xci]
launch_runs -jobs 4 blk_rom_e_real_synth_1
export_simulation -of_objects [get_files /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/ip/blk_rom_e_real/blk_rom_e_real.xci] -directory /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.ip_user_files/sim_scripts -ip_user_files_dir /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.ip_user_files -ipstatic_source_dir /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/modelsim} {questa=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/questa} {ies=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/ies} {xcelium=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/xcelium} {vcs=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/vcs} {riviera=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_rom_e_imag
set_property -dict [list CONFIG.Component_Name {blk_rom_e_imag} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Algorithm {Minimum_Area} CONFIG.Write_Width_A {18} CONFIG.Write_Depth_A {256} CONFIG.Read_Width_A {18} CONFIG.Write_Width_B {18} CONFIG.Read_Width_B {18} CONFIG.Load_Init_File {true} CONFIG.Coe_File {/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/new/rom_N512_imag.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips blk_rom_e_imag]
generate_target {instantiation_template} [get_files /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/ip/blk_rom_e_imag/blk_rom_e_imag.xci]
generate_target all [get_files  /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/ip/blk_rom_e_imag/blk_rom_e_imag.xci]
catch { config_ip_cache -export [get_ips -all blk_rom_e_imag] }
export_ip_user_files -of_objects [get_files /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/ip/blk_rom_e_imag/blk_rom_e_imag.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/ip/blk_rom_e_imag/blk_rom_e_imag.xci]
launch_runs -jobs 4 blk_rom_e_imag_synth_1
export_simulation -of_objects [get_files /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/ip/blk_rom_e_imag/blk_rom_e_imag.xci] -directory /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.ip_user_files/sim_scripts -ip_user_files_dir /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.ip_user_files -ipstatic_source_dir /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/modelsim} {questa=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/questa} {ies=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/ies} {xcelium=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/xcelium} {vcs=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/vcs} {riviera=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
set_property is_enabled true [get_files  /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sim_1/new/testbench_eFunctionRom.sv]
set_property is_enabled false [get_files  /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sim_1/new/testbench_DFTStage.sv]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top testbench_eFunctionRom [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
set_property is_enabled false [get_files  /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/new/DFTStageWrapper.vhd]
set_property is_enabled true [get_files  /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/new/DFTStageWrapper.vhd]
set_property -dict [list CONFIG.Enable_A {Always_Enabled}] [get_ips blk_rom_e_imag]
generate_target all [get_files  /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/ip/blk_rom_e_imag/blk_rom_e_imag.xci]
catch { config_ip_cache -export [get_ips -all blk_rom_e_imag] }
export_ip_user_files -of_objects [get_files /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/ip/blk_rom_e_imag/blk_rom_e_imag.xci] -no_script -sync -force -quiet
reset_run blk_rom_e_imag_synth_1
launch_runs -jobs 4 blk_rom_e_imag_synth_1
export_simulation -of_objects [get_files /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/ip/blk_rom_e_imag/blk_rom_e_imag.xci] -directory /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.ip_user_files/sim_scripts -ip_user_files_dir /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.ip_user_files -ipstatic_source_dir /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/modelsim} {questa=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/questa} {ies=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/ies} {xcelium=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/xcelium} {vcs=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/vcs} {riviera=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
launch_simulation
launch_simulation
set_property is_enabled false [get_files  /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/new/DFTStageWrapper.vhd]
set_property is_enabled false [get_files  /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/new/DFTStage.vhd]
launch_simulation
launch_simulation
source testbench_eFunctionRom.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source testbench_eFunctionRom.tcl
close_sim
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/new/rom_N512_imag.coe}] [get_ips blk_rom_e_imag]
generate_target all [get_files  /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/ip/blk_rom_e_imag/blk_rom_e_imag.xci]
catch { config_ip_cache -export [get_ips -all blk_rom_e_imag] }
export_ip_user_files -of_objects [get_files /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/ip/blk_rom_e_imag/blk_rom_e_imag.xci] -no_script -sync -force -quiet
reset_run blk_rom_e_imag_synth_1
launch_runs -jobs 4 blk_rom_e_imag_synth_1
export_simulation -of_objects [get_files /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/ip/blk_rom_e_imag/blk_rom_e_imag.xci] -directory /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.ip_user_files/sim_scripts -ip_user_files_dir /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.ip_user_files -ipstatic_source_dir /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/modelsim} {questa=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/questa} {ies=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/ies} {xcelium=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/xcelium} {vcs=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/vcs} {riviera=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/new/rom_N512_real.coe}] [get_ips blk_rom_e_real]
generate_target all [get_files  /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/ip/blk_rom_e_real/blk_rom_e_real.xci]
catch { config_ip_cache -export [get_ips -all blk_rom_e_real] }
export_ip_user_files -of_objects [get_files /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/ip/blk_rom_e_real/blk_rom_e_real.xci] -no_script -sync -force -quiet
reset_run blk_rom_e_real_synth_1
launch_runs -jobs 4 blk_rom_e_real_synth_1
export_simulation -of_objects [get_files /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/ip/blk_rom_e_real/blk_rom_e_real.xci] -directory /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.ip_user_files/sim_scripts -ip_user_files_dir /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.ip_user_files -ipstatic_source_dir /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/modelsim} {questa=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/questa} {ies=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/ies} {xcelium=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/xcelium} {vcs=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/vcs} {riviera=/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
source testbench_eFunctionRom.tcl
relaunch_sim
close_sim
set_property is_enabled true [get_files  /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/new/DFTStageWrapper.vhd]
set_property is_enabled true [get_files  /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/new/DFTStage.vhd]
