<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: cpukit/score/cpu/nios2/include/rtems/score/cpu.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_cd198e36225ba3f41de97552050ac017.html">cpukit</a></li><li class="navelem"><a class="el" href="dir_de9e040fbb31a9f85c4a8e8e0a0eeca8.html">score</a></li><li class="navelem"><a class="el" href="dir_19f76e80a70030fb9c388ff4e4a84222.html">cpu</a></li><li class="navelem"><a class="el" href="dir_d02e56b46e6a8388095bbb03160e757e.html">nios2</a></li><li class="navelem"><a class="el" href="dir_07fd9c75cdfafb11395417985066a5b8.html">include</a></li><li class="navelem"><a class="el" href="dir_f71a5c36939fdd8a832773260c52088d.html">rtems</a></li><li class="navelem"><a class="el" href="dir_312a0659269e5bb32245896099e2c535.html">score</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">cpu.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;<a class="el" href="basedefs_8h_source.html">rtems/score/basedefs.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="nios2_8h_source.html">rtems/score/nios2.h</a>&gt;</code><br />
</div>
<p><a href="nios2_2include_2rtems_2score_2cpu_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structContext__Control.html">Context_Control</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Thread register context.  <a href="structContext__Control.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCPU__Exception__frame.html">CPU_Exception_frame</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The set of registers that specifies the complete processor state.  <a href="structCPU__Exception__frame.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a1eca01dbb1ef2873349cc4e222509f0a"><td class="memItemLeft" align="right" valign="top"><a id="a1eca01dbb1ef2873349cc4e222509f0a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_SIMPLE_VECTORED_INTERRUPTS</b>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:a1eca01dbb1ef2873349cc4e222509f0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a937007b12441849696a0462fee2b8d3e"><td class="memItemLeft" align="right" valign="top"><a id="a937007b12441849696a0462fee2b8d3e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_INTERRUPT_NUMBER_OF_VECTORS</b>&#160;&#160;&#160;32</td></tr>
<tr class="separator:a937007b12441849696a0462fee2b8d3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c2363ae6ca6575fc9147b1b7585b3b4"><td class="memItemLeft" align="right" valign="top"><a id="a3c2363ae6ca6575fc9147b1b7585b3b4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_INTERRUPT_MAXIMUM_VECTOR_NUMBER</b>&#160;&#160;&#160;(<a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#a937007b12441849696a0462fee2b8d3e">CPU_INTERRUPT_NUMBER_OF_VECTORS</a> - 1)</td></tr>
<tr class="separator:a3c2363ae6ca6575fc9147b1b7585b3b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47f6e4d60c72b5f65fc775b0b5dd14ec"><td class="memItemLeft" align="right" valign="top"><a id="a47f6e4d60c72b5f65fc775b0b5dd14ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_PROVIDES_ISR_IS_IN_PROGRESS</b>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:a47f6e4d60c72b5f65fc775b0b5dd14ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30c4d320f85b1383c5059da5b19b164a"><td class="memItemLeft" align="right" valign="top"><a id="a30c4d320f85b1383c5059da5b19b164a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_ISR_PASSES_FRAME_POINTER</b>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a30c4d320f85b1383c5059da5b19b164a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a112f88f13afe8bb8f1b13f1ca7e09b8d"><td class="memItemLeft" align="right" valign="top"><a id="a112f88f13afe8bb8f1b13f1ca7e09b8d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_HARDWARE_FP</b>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a112f88f13afe8bb8f1b13f1ca7e09b8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a304f78c61edce38bb88e909f90a326dc"><td class="memItemLeft" align="right" valign="top"><a id="a304f78c61edce38bb88e909f90a326dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_SOFTWARE_FP</b>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a304f78c61edce38bb88e909f90a326dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a225de03a8647bf307a73cf907969778d"><td class="memItemLeft" align="right" valign="top"><a id="a225de03a8647bf307a73cf907969778d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_ALL_TASKS_ARE_FP</b>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a225de03a8647bf307a73cf907969778d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1c906c8ee4c3d012dc456285e42d3ee"><td class="memItemLeft" align="right" valign="top"><a id="af1c906c8ee4c3d012dc456285e42d3ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_IDLE_TASK_IS_FP</b>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:af1c906c8ee4c3d012dc456285e42d3ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a155bcf88149016c6c58f30eeab9f1598"><td class="memItemLeft" align="right" valign="top"><a id="a155bcf88149016c6c58f30eeab9f1598"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_USE_DEFERRED_FP_SWITCH</b>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a155bcf88149016c6c58f30eeab9f1598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c634f4a6bc9236bcacafc9b6119e011"><td class="memItemLeft" align="right" valign="top"><a id="a0c634f4a6bc9236bcacafc9b6119e011"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_ENABLE_ROBUST_THREAD_DISPATCH</b>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a0c634f4a6bc9236bcacafc9b6119e011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac40d98a563f63934a5775f1366ba1b67"><td class="memItemLeft" align="right" valign="top"><a id="ac40d98a563f63934a5775f1366ba1b67"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_STACK_GROWS_UP</b>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ac40d98a563f63934a5775f1366ba1b67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafa1399e268a9ae6adf6d6aad4371688"><td class="memItemLeft" align="right" valign="top"><a id="aafa1399e268a9ae6adf6d6aad4371688"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_CACHE_LINE_BYTES</b>&#160;&#160;&#160;32</td></tr>
<tr class="separator:aafa1399e268a9ae6adf6d6aad4371688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd43704c7821a2c042d212801156584e"><td class="memItemLeft" align="right" valign="top"><a id="acd43704c7821a2c042d212801156584e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_STRUCTURE_ALIGNMENT</b>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#ga2fa45edb4e822c570e045537dfc9fb44">RTEMS_SECTION</a>( &quot;.sdata&quot; ) RTEMS_ALIGNED( <a class="el" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#aafa1399e268a9ae6adf6d6aad4371688">CPU_CACHE_LINE_BYTES</a> )</td></tr>
<tr class="separator:acd43704c7821a2c042d212801156584e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c92ceea7549cc7b21db2c466916b733"><td class="memItemLeft" align="right" valign="top"><a id="a4c92ceea7549cc7b21db2c466916b733"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_STACK_MINIMUM_SIZE</b>&#160;&#160;&#160;(4 * 1024)</td></tr>
<tr class="separator:a4c92ceea7549cc7b21db2c466916b733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea4bd2905092d69bc92fbff6103ced8b"><td class="memItemLeft" align="right" valign="top"><a id="aea4bd2905092d69bc92fbff6103ced8b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_SIZEOF_POINTER</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:aea4bd2905092d69bc92fbff6103ced8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae526a309e32001688261048b19cdb7d8"><td class="memItemLeft" align="right" valign="top"><a id="ae526a309e32001688261048b19cdb7d8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_ALIGNMENT</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ae526a309e32001688261048b19cdb7d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac71c1e0159c32144a04f18646ede252b"><td class="memItemLeft" align="right" valign="top"><a id="ac71c1e0159c32144a04f18646ede252b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_HEAP_ALIGNMENT</b>&#160;&#160;&#160;<a class="el" href="v850_2include_2rtems_2score_2cpu_8h.html#ae526a309e32001688261048b19cdb7d8">CPU_ALIGNMENT</a></td></tr>
<tr class="separator:ac71c1e0159c32144a04f18646ede252b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8aed43eb1b3c346772c127482b4b5372"><td class="memItemLeft" align="right" valign="top"><a id="a8aed43eb1b3c346772c127482b4b5372"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_STACK_ALIGNMENT</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a8aed43eb1b3c346772c127482b4b5372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a578627686e1020a28f5a295703ca74"><td class="memItemLeft" align="right" valign="top"><a id="a6a578627686e1020a28f5a295703ca74"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_INTERRUPT_STACK_ALIGNMENT</b>&#160;&#160;&#160;<a class="el" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#aafa1399e268a9ae6adf6d6aad4371688">CPU_CACHE_LINE_BYTES</a></td></tr>
<tr class="separator:a6a578627686e1020a28f5a295703ca74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8823e651e33b9683e0d89e5a8054ee6"><td class="memItemLeft" align="right" valign="top"><a id="af8823e651e33b9683e0d89e5a8054ee6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_MODES_INTERRUPT_MASK</b>&#160;&#160;&#160;0x3f</td></tr>
<tr class="separator:af8823e651e33b9683e0d89e5a8054ee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0aff7a561b9c030a4d88eff201f4688"><td class="memItemLeft" align="right" valign="top"><a id="ab0aff7a561b9c030a4d88eff201f4688"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_USE_GENERIC_BITFIELD_CODE</b>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ab0aff7a561b9c030a4d88eff201f4688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab94869be93a41da88a10fa59771ce2c9"><td class="memItemLeft" align="right" valign="top"><a id="ab94869be93a41da88a10fa59771ce2c9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_MPCI_RECEIVE_SERVER_EXTRA_STACK</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ab94869be93a41da88a10fa59771ce2c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adea68a7fa02909edcebee08748f94223"><td class="memItemLeft" align="right" valign="top"><a id="adea68a7fa02909edcebee08748f94223"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_MAXIMUM_PROCESSORS</b>&#160;&#160;&#160;32</td></tr>
<tr class="separator:adea68a7fa02909edcebee08748f94223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a896055157b72692a6141f7c0039eabdf"><td class="memItemLeft" align="right" valign="top"><a id="a896055157b72692a6141f7c0039eabdf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_Context_Get_SP</b>(_context)&#160;&#160;&#160;(_context)-&gt;<a class="el" href="group__mips__regs.html#ga8d40798874dab99986478ef00ff3e297">sp</a></td></tr>
<tr class="separator:a896055157b72692a6141f7c0039eabdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1ef5062849284d81496e1e6d33fb7ff"><td class="memItemLeft" align="right" valign="top"><a id="ad1ef5062849284d81496e1e6d33fb7ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_Initialize_vectors</b>()</td></tr>
<tr class="separator:ad1ef5062849284d81496e1e6d33fb7ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca3fde6f372ee51fdd893c260e7d7146"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nios2_2include_2rtems_2score_2cpu_8h.html#aca3fde6f372ee51fdd893c260e7d7146">_CPU_ISR_Disable</a>(_isr_cookie)</td></tr>
<tr class="memdesc:aca3fde6f372ee51fdd893c260e7d7146"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to disable interrupts.  <a href="#aca3fde6f372ee51fdd893c260e7d7146">More...</a><br /></td></tr>
<tr class="separator:aca3fde6f372ee51fdd893c260e7d7146"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3b1e2cd1ea4020d229e759569459664"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nios2_2include_2rtems_2score_2cpu_8h.html#ae3b1e2cd1ea4020d229e759569459664">_CPU_ISR_Enable</a>(_isr_cookie)&#160;&#160;&#160;__builtin_wrctl( 0, (int) _isr_cookie )</td></tr>
<tr class="memdesc:ae3b1e2cd1ea4020d229e759569459664"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to restore the processor status.  <a href="#ae3b1e2cd1ea4020d229e759569459664">More...</a><br /></td></tr>
<tr class="separator:ae3b1e2cd1ea4020d229e759569459664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7e58e16c6b558daf31fe8f9dbec5a69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nios2_2include_2rtems_2score_2cpu_8h.html#ac7e58e16c6b558daf31fe8f9dbec5a69">_CPU_ISR_Flash</a>(_isr_cookie)</td></tr>
<tr class="memdesc:ac7e58e16c6b558daf31fe8f9dbec5a69"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to restore the processor status and disable the interrupts again.  <a href="#ac7e58e16c6b558daf31fe8f9dbec5a69">More...</a><br /></td></tr>
<tr class="separator:ac7e58e16c6b558daf31fe8f9dbec5a69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fb67e174d7b61251322cd32126acd1a"><td class="memItemLeft" align="right" valign="top"><a id="a3fb67e174d7b61251322cd32126acd1a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_Context_Restart_self</b>(_the_context)&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreCPUARM.html#ga80726ebfe00f31a88b086cc4474c472f">_CPU_Context_restore</a>( (_the_context) );</td></tr>
<tr class="separator:a3fb67e174d7b61251322cd32126acd1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1936ecb0107e5875a7b538374c1f621d"><td class="memItemLeft" align="right" valign="top"><a id="a1936ecb0107e5875a7b538374c1f621d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_swap_u16</b>(value)&#160;&#160;&#160;(((value&amp;0xff) &lt;&lt; 8) | ((value &gt;&gt; 8)&amp;0xff))</td></tr>
<tr class="separator:a1936ecb0107e5875a7b538374c1f621d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:afb1f88743812f37e0350f05ea237a7cd"><td class="memItemLeft" align="right" valign="top"><a id="afb1f88743812f37e0350f05ea237a7cd"></a>
typedef void&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_Interrupt_frame</b></td></tr>
<tr class="separator:afb1f88743812f37e0350f05ea237a7cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d0204fc99c704f9f7c1e7b4e8b3657a"><td class="memItemLeft" align="right" valign="top"><a id="a6d0204fc99c704f9f7c1e7b4e8b3657a"></a>
typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_ISR_handler</b>) (uint32_t)</td></tr>
<tr class="separator:a6d0204fc99c704f9f7c1e7b4e8b3657a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67f8550aad58bccb6fcb4589894444ad"><td class="memItemLeft" align="right" valign="top"><a id="a67f8550aad58bccb6fcb4589894444ad"></a>
typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_Counter_ticks</b></td></tr>
<tr class="separator:a67f8550aad58bccb6fcb4589894444ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fca17f81f850e128fcc8ed5b87ff2ab"><td class="memItemLeft" align="right" valign="top">typedef uintptr_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nios2_2include_2rtems_2score_2cpu_8h.html#a9fca17f81f850e128fcc8ed5b87ff2ab">CPU_Uint32ptr</a></td></tr>
<tr class="separator:a9fca17f81f850e128fcc8ed5b87ff2ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga5254669b54a06e96ebb585fd50a02c4d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUARM.html#ga5254669b54a06e96ebb585fd50a02c4d">_CPU_ISR_Is_enabled</a> (uint32_t level)</td></tr>
<tr class="memdesc:ga5254669b54a06e96ebb585fd50a02c4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if interrupts are enabled in the specified ISR level, otherwise returns false.  <a href="group__RTEMSScoreCPUARM.html#ga5254669b54a06e96ebb585fd50a02c4d">More...</a><br /></td></tr>
<tr class="separator:ga5254669b54a06e96ebb585fd50a02c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43820ba3d51d7a699c22fce8cac93ef1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUARM.html#ga43820ba3d51d7a699c22fce8cac93ef1">_CPU_ISR_Set_level</a> (uint32_t new_level)</td></tr>
<tr class="memdesc:ga43820ba3d51d7a699c22fce8cac93ef1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the interrupt level for the executing thread.  <a href="group__RTEMSScoreCPUARM.html#ga43820ba3d51d7a699c22fce8cac93ef1">More...</a><br /></td></tr>
<tr class="separator:ga43820ba3d51d7a699c22fce8cac93ef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d9dcab9170d532b6634a5620385adbd"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUARM.html#ga1d9dcab9170d532b6634a5620385adbd">_CPU_ISR_Get_level</a> (void)</td></tr>
<tr class="memdesc:ga1d9dcab9170d532b6634a5620385adbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the interrupt level of the executing thread.  <a href="group__RTEMSScoreCPUARM.html#ga1d9dcab9170d532b6634a5620385adbd">More...</a><br /></td></tr>
<tr class="separator:ga1d9dcab9170d532b6634a5620385adbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa92701994ad8e3b646667a3e92935ddf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUARM.html#gaa92701994ad8e3b646667a3e92935ddf">_CPU_Context_Initialize</a> (<a class="el" href="structContext__Control.html">Context_Control</a> *<a class="el" href="sun4u_2tte_8h.html#a9b4a99475e2709333b8e5d70483173f1">context</a>, void *stack_area_begin, size_t stack_area_size, uint32_t new_level, void(*entry_point)(void), bool is_fp, void *tls_area)</td></tr>
<tr class="memdesc:gaa92701994ad8e3b646667a3e92935ddf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the CPU context.  <a href="group__RTEMSScoreCPUARM.html#gaa92701994ad8e3b646667a3e92935ddf">More...</a><br /></td></tr>
<tr class="separator:gaa92701994ad8e3b646667a3e92935ddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga254ab76f1c02812babdb3d5028f59178"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUi386.html#ga254ab76f1c02812babdb3d5028f59178">_CPU_Fatal_halt</a> (uint32_t _source, uint32_t _error) <a class="el" href="group__RTEMSScoreBaseDefs.html#gaa2f0ed67aa174f684bb31b7e8bdb386f">RTEMS_NO_RETURN</a></td></tr>
<tr class="separator:ga254ab76f1c02812babdb3d5028f59178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga869484e3d851b032fd826c69ff21fc72"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUARM.html#ga869484e3d851b032fd826c69ff21fc72">_CPU_Initialize</a> (void)</td></tr>
<tr class="memdesc:ga869484e3d851b032fd826c69ff21fc72"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU initialization.  <a href="group__RTEMSScoreCPUARM.html#ga869484e3d851b032fd826c69ff21fc72">More...</a><br /></td></tr>
<tr class="separator:ga869484e3d851b032fd826c69ff21fc72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3480454768ad843ce97909111a48a1f"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_ISR_install_vector</b> (uint32_t vector, CPU_ISR_handler new_handler, CPU_ISR_handler *old_handler)</td></tr>
<tr class="separator:gaa3480454768ad843ce97909111a48a1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga903a802003c95d6ef5206cb330424a1b"><td class="memItemLeft" align="right" valign="top">
void *&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_Thread_Idle_body</b> (uintptr_t ignored)</td></tr>
<tr class="separator:ga903a802003c95d6ef5206cb330424a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9f8cc989454b28232e5375e30c90970"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUARM.html#gaa9f8cc989454b28232e5375e30c90970">_CPU_Context_switch</a> (<a class="el" href="structContext__Control.html">Context_Control</a> *run, <a class="el" href="structContext__Control.html">Context_Control</a> *heir)</td></tr>
<tr class="memdesc:gaa9f8cc989454b28232e5375e30c90970"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU switch context.  <a href="group__RTEMSScoreCPUARM.html#gaa9f8cc989454b28232e5375e30c90970">More...</a><br /></td></tr>
<tr class="separator:gaa9f8cc989454b28232e5375e30c90970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80726ebfe00f31a88b086cc4474c472f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUARM.html#ga80726ebfe00f31a88b086cc4474c472f">_CPU_Context_restore</a> (<a class="el" href="structContext__Control.html">Context_Control</a> *new_context) <a class="el" href="group__RTEMSScoreBaseDefs.html#gaa2f0ed67aa174f684bb31b7e8bdb386f">RTEMS_NO_RETURN</a></td></tr>
<tr class="separator:ga80726ebfe00f31a88b086cc4474c472f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa34a35de496258577c1454ba1ee07ce0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUARM.html#gaa34a35de496258577c1454ba1ee07ce0">_CPU_Exception_frame_print</a> (const <a class="el" href="structCPU__Exception__frame.html">CPU_Exception_frame</a> *frame)</td></tr>
<tr class="memdesc:gaa34a35de496258577c1454ba1ee07ce0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prints the exception frame via <a class="el" href="bspIo_8h.html#a380cfecc8035cec8a13b68c0cb90f32f" title="Kernel Print.">printk()</a>.  <a href="group__RTEMSScoreCPUARM.html#gaa34a35de496258577c1454ba1ee07ce0">More...</a><br /></td></tr>
<tr class="separator:gaa34a35de496258577c1454ba1ee07ce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa675150e5d00169c99410a82011b6117"><td class="memItemLeft" align="right" valign="top">
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_Counter_frequency</b> (void)</td></tr>
<tr class="separator:gaa675150e5d00169c99410a82011b6117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac016ae4ed92ed2607bd65408a36d908b"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#a67f8550aad58bccb6fcb4589894444ad">CPU_Counter_ticks</a>&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_Counter_read</b> (void)</td></tr>
<tr class="separator:gac016ae4ed92ed2607bd65408a36d908b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="aca3fde6f372ee51fdd893c260e7d7146"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca3fde6f372ee51fdd893c260e7d7146">&#9670;&nbsp;</a></span>_CPU_ISR_Disable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CPU_ISR_Disable</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_isr_cookie</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { \</div><div class="line">    int _tmp; \</div><div class="line">    __asm__ <span class="keyword">volatile</span> ( \</div><div class="line">      <span class="stringliteral">&quot;rdctl %0, status\n&quot;</span> \</div><div class="line">      <span class="stringliteral">&quot;movhi %1, %%hiadj(_Nios2_ISR_Status_mask)\n&quot;</span> \</div><div class="line">      <span class="stringliteral">&quot;addi %1, %1, %%lo(_Nios2_ISR_Status_mask)\n&quot;</span> \</div><div class="line">      <span class="stringliteral">&quot;and %1, %0, %1\n&quot;</span> \</div><div class="line">      <span class="stringliteral">&quot;ori %1, %1, %%lo(_Nios2_ISR_Status_bits)\n&quot;</span> \</div><div class="line">      <span class="stringliteral">&quot;wrctl status, %1&quot;</span> \</div><div class="line">      : <span class="stringliteral">&quot;=&amp;r&quot;</span> (_isr_cookie), <span class="stringliteral">&quot;=&amp;r&quot;</span> (_tmp) \</div><div class="line">    ); \</div><div class="line">  } <span class="keywordflow">while</span> ( 0 )</div></div><!-- fragment -->
<p>Macro to disable interrupts. </p>
<p>The processor status before disabling the interrupts will be stored in <em>_isr_cookie</em>. This value will be used in <a class="el" href="nios2_2include_2rtems_2score_2cpu_8h.html#ac7e58e16c6b558daf31fe8f9dbec5a69" title="Macro to restore the processor status and disable the interrupts again.">_CPU_ISR_Flash()</a> and <a class="el" href="nios2_2include_2rtems_2score_2cpu_8h.html#ae3b1e2cd1ea4020d229e759569459664" title="Macro to restore the processor status.">_CPU_ISR_Enable()</a>.</p>
<p>The global symbol _Nios2_ISR_Status_mask will be used to clear the bits in the status register representing the interrupt level. The global symbol _Nios2_ISR_Status_bits will be used to set the bits representing an interrupt level that disables interrupts. Both global symbols must be provided by the board support package.</p>
<p>In case the Nios II uses the internal interrupt controller (IIC), then only the PIE status bit is used.</p>
<p>In case the Nios II uses the external interrupt controller (EIC), then the RSIE status bit or the IL status field is used depending on the interrupt handling variant and the shadow register usage. </p>

</div>
</div>
<a id="ae3b1e2cd1ea4020d229e759569459664"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3b1e2cd1ea4020d229e759569459664">&#9670;&nbsp;</a></span>_CPU_ISR_Enable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CPU_ISR_Enable</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_isr_cookie</td><td>)</td>
          <td>&#160;&#160;&#160;__builtin_wrctl( 0, (int) _isr_cookie )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to restore the processor status. </p>
<p>The <em>_isr_cookie</em> must contain the processor status returned by <a class="el" href="nios2_2include_2rtems_2score_2cpu_8h.html#aca3fde6f372ee51fdd893c260e7d7146" title="Macro to disable interrupts.">_CPU_ISR_Disable()</a>. The value is not modified. </p>

</div>
</div>
<a id="ac7e58e16c6b558daf31fe8f9dbec5a69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7e58e16c6b558daf31fe8f9dbec5a69">&#9670;&nbsp;</a></span>_CPU_ISR_Flash</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CPU_ISR_Flash</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_isr_cookie</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { \</div><div class="line">    int _status = __builtin_rdctl( 0 ); \</div><div class="line">    __builtin_wrctl( 0, (<span class="keywordtype">int</span>) _isr_cookie ); \</div><div class="line">    __builtin_wrctl( 0, _status ); \</div><div class="line">  } <span class="keywordflow">while</span> ( 0 )</div></div><!-- fragment -->
<p>Macro to restore the processor status and disable the interrupts again. </p>
<p>The <em>_isr_cookie</em> must contain the processor status returned by <a class="el" href="nios2_2include_2rtems_2score_2cpu_8h.html#aca3fde6f372ee51fdd893c260e7d7146" title="Macro to disable interrupts.">_CPU_ISR_Disable()</a>. The value is not modified.</p>
<p>This flash code is optimal for all Nios II configurations. The rdctl does not flush the pipeline and has only a late result penalty. The wrctl on the other hand leads to a pipeline flush. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="a9fca17f81f850e128fcc8ed5b87ff2ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fca17f81f850e128fcc8ed5b87ff2ab">&#9670;&nbsp;</a></span>CPU_Uint32ptr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uintptr_t <a class="el" href="group__RTEMSScoreCPUARM.html#ga9fca17f81f850e128fcc8ed5b87ff2ab">CPU_Uint32ptr</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Type that can store a 32-bit integer or a pointer. </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
