Microsemi Libero Software
Version: 11.9.6.7
Release: v11.9 SP6

Info: The design Toplevel.adb was last modified by software version 11.9.6.7.
Opened an existing Libero design Toplevel.adb.
'BA_NAME' set to 'Toplevel_ba'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to 'C:\Users\sergi\Desktop\Master Year 2\Master
Thesis\20250312_LP-Software-FPGA\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'
***** Layout Variables *********************************************

Mode: TIMING_DRIVEN
Power-driven Layout: OFF
Incremental Placement: OFF
Incremental Route: OFF
High Effort Layout Mode: ON


Warning: The advanced layout option 'High Effort Layout Mode' is active.

Running I/O Bank Assigner.

I/O Bank Assigner completed successfully.
 

Planning global net placement...


Global net placement completed successfully.

                        o - o - o - o - o - o

Timing-driven Placer Started: Thu Mar 13 20:24:38 2025
High-Effort Placer Started...

Placer Finished: Thu Mar 13 20:26:25 2025
Total Placer CPU Time:     00:01:47

                        o - o - o - o - o - o



Post-Layout Core Information:
    Used:   4417  Total:   6144   (71.89%)

    Type       | Instances    | Core tiles
    -----------|--------------|-----------
    COMB       | 3060         | 3060
    SEQ        | 1357         | 1357

Timing-driven Router 
Design: Toplevel                        Started: Thu Mar 13 20:26:30 2025

 
Iterative improvement...
Iterative improvement...

Timing-driven Router completed successfully.

Design: Toplevel                        
Finished: Thu Mar 13 20:26:53 2025
Total CPU Time:     00:00:22            Total Elapsed Time: 00:00:23
Total Memory Usage: 241.4 Mbytes
                        o - o - o - o - o - o

status 257
status 257
status 257
status 257
status 257
status 257
status 257
status 257
status 257
Loading the Timing data for the design.
Finished loading the Timing data.
TIMER: Max delay timing requirements have been met.
TIMER: Min delay timing requirements have been met.

The Layout command succeeded ( 00:02:24 )
Wrote status report to file: Toplevel_place_and_route_report.txt

The Report command succeeded ( 00:00:00 )
Wrote globalnet report to file: Toplevel_globalnet_report.txt

The Report command succeeded ( 00:00:00 )
Wrote globalusage report to file: Toplevel_globalusage_report.txt

The Report command succeeded ( 00:00:00 )
Wrote iobank report to file: Toplevel_iobank_report.txt

The Report command succeeded ( 00:00:00 )
Wrote pin report to file: Toplevel_report_pin_byname.txt

The Report command succeeded ( 00:00:01 )
Wrote pin report to file: Toplevel_report_pin_bynumber.txt

The Report command succeeded ( 00:00:00 )
Design saved to file C:\Users\sergi\Desktop\Master Year 2\Master
Thesis\20250312_LP-Software-FPGA\designer\impl1\Toplevel.adb.

The Execute Script command succeeded ( 00:02:28 )
Design closed.

