Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date             : Thu Sep  1 17:15:01 2022
| Host             : DESKTOP-7O83OJ9 running 64-bit major release  (build 9200)
| Command          : report_power -file CNN_top_power_routed.rpt -pb CNN_top_power_summary_routed.pb -rpx CNN_top_power_routed.rpx
| Design           : CNN_top
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 34.497 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 33.442                           |
| Device Static (W)        | 1.054                            |
| Effective TJA (C/W)      | 11.5                             |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |     2.822 |    15885 |       --- |             --- |
|   LUT as Logic          |     2.551 |     8459 |     53200 |           15.90 |
|   F7/F8 Muxes           |     0.188 |     1556 |     53200 |            2.92 |
|   CARRY4                |     0.070 |      451 |     13300 |            3.39 |
|   Register              |     0.007 |     2623 |    106400 |            2.47 |
|   BUFG                  |     0.006 |        1 |        32 |            3.13 |
|   LUT as Shift Register |    <0.001 |       80 |     17400 |            0.46 |
|   Others                |     0.000 |       95 |       --- |             --- |
| Signals                 |     5.946 |    12009 |       --- |             --- |
| Block RAM               |     0.915 |      6.5 |       140 |            4.64 |
| DSPs                    |     0.002 |       26 |       220 |           11.82 |
| I/O                     |    23.758 |      169 |       200 |           84.50 |
| Static Power            |     1.054 |          |           |                 |
| Total                   |    34.497 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     9.936 |       9.630 |      0.306 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     2.044 |       1.944 |      0.100 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |    11.249 |      11.248 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.101 |       0.067 |      0.034 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.473 |       0.000 |      0.473 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| CNN_top                       |    33.442 |
|   u_conv_feature_map_buffer_0 |     0.093 |
|     U0                        |     0.093 |
|       inst_blk_mem_gen        |     0.093 |
|   u_conv_feature_map_buffer_1 |     0.098 |
|     U0                        |     0.098 |
|       inst_blk_mem_gen        |     0.098 |
|   u_conv_feature_map_buffer_2 |     0.105 |
|     U0                        |     0.105 |
|       inst_blk_mem_gen        |     0.105 |
|   u_conv_feature_map_buffer_3 |     0.098 |
|     U0                        |     0.098 |
|       inst_blk_mem_gen        |     0.098 |
|   u_conv_feature_map_buffer_4 |     0.085 |
|     U0                        |     0.085 |
|       inst_blk_mem_gen        |     0.085 |
|   u_conv_feature_map_buffer_5 |     0.103 |
|     U0                        |     0.103 |
|       inst_blk_mem_gen        |     0.103 |
|   u_conv_top                  |     0.109 |
|     u_conv_processing_element |     0.009 |
|     u_conv_weights_memory     |     0.077 |
|   u_fully_connected_top       |     7.244 |
|     u_fc_input_buffer         |     2.199 |
|     u_fc_processing_element   |     0.086 |
|     u_fc_weights_memory       |     3.923 |
|   u_input_image               |     0.107 |
|     U0                        |     0.107 |
|       inst_blk_mem_gen        |     0.107 |
|   u_max_pooling_top           |     0.467 |
|     u_mp_line_buffer          |     0.369 |
|     u_mp_max                  |     0.002 |
|   u_mp_feature_map_buffer_0   |     0.172 |
|     U0                        |     0.172 |
|       inst_blk_mem_gen        |     0.172 |
|   u_mp_feature_map_buffer_1   |     0.146 |
|     U0                        |     0.146 |
|       inst_blk_mem_gen        |     0.146 |
|   u_mp_feature_map_buffer_2   |     0.155 |
|     U0                        |     0.155 |
|       inst_blk_mem_gen        |     0.155 |
|   u_mp_feature_map_buffer_3   |     0.167 |
|     U0                        |     0.167 |
|       inst_blk_mem_gen        |     0.167 |
|   u_mp_feature_map_buffer_4   |     0.143 |
|     U0                        |     0.143 |
|       inst_blk_mem_gen        |     0.143 |
|   u_mp_feature_map_buffer_5   |     0.176 |
|     U0                        |     0.176 |
|       inst_blk_mem_gen        |     0.176 |
+-------------------------------+-----------+


