Timing Analyzer report for rzfpga_pc
Tue Apr 19 15:42:42 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk50'
 13. Slow 1200mV 85C Model Setup: 'clock_divider:wrapper|clk_25'
 14. Slow 1200mV 85C Model Hold: 'clock_divider:wrapper|clk_25'
 15. Slow 1200mV 85C Model Hold: 'clk50'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'clk50'
 24. Slow 1200mV 0C Model Setup: 'clock_divider:wrapper|clk_25'
 25. Slow 1200mV 0C Model Hold: 'clock_divider:wrapper|clk_25'
 26. Slow 1200mV 0C Model Hold: 'clk50'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'clk50'
 34. Fast 1200mV 0C Model Setup: 'clock_divider:wrapper|clk_25'
 35. Fast 1200mV 0C Model Hold: 'clock_divider:wrapper|clk_25'
 36. Fast 1200mV 0C Model Hold: 'clk50'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Output Ports
 51. Unconstrained Output Ports
 52. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; rzfpga_pc                                           ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.4%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                     ;
+------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------+
; Clock Name                   ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                          ;
+------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------+
; clk50                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk50 }                        ;
; clock_divider:wrapper|clk_25 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divider:wrapper|clk_25 } ;
+------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                 ;
+------------+-----------------+------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                   ; Note ;
+------------+-----------------+------------------------------+------+
; 185.08 MHz ; 185.08 MHz      ; clk50                        ;      ;
; 316.96 MHz ; 316.96 MHz      ; clock_divider:wrapper|clk_25 ;      ;
+------------+-----------------+------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                   ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; clk50                        ; -4.403 ; -70.851       ;
; clock_divider:wrapper|clk_25 ; -2.155 ; -39.489       ;
+------------------------------+--------+---------------+


+------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                   ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; clock_divider:wrapper|clk_25 ; 0.683 ; 0.000         ;
; clk50                        ; 0.760 ; 0.000         ;
+------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary     ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; clk50                        ; -3.000 ; -52.071       ;
; clock_divider:wrapper|clk_25 ; -1.487 ; -35.688       ;
+------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk50'                                                                                                                             ;
+--------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.403 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.081     ; 5.323      ;
; -4.338 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.081     ; 5.258      ;
; -4.213 ; clock_divider:wrapper|counter_value[23] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.081     ; 5.133      ;
; -4.145 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.081     ; 5.065      ;
; -4.141 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.081     ; 5.061      ;
; -4.128 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.081     ; 5.048      ;
; -4.065 ; clock_divider:wrapper|counter_value[9]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.081     ; 4.985      ;
; -4.047 ; clock_divider:wrapper|counter_value[16] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.081     ; 4.967      ;
; -4.018 ; clock_divider:wrapper|counter_value[6]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.081     ; 4.938      ;
; -4.010 ; clock_divider:wrapper|counter_value[10] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.081     ; 4.930      ;
; -4.004 ; clock_divider:wrapper|counter_value[21] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.081     ; 4.924      ;
; -3.999 ; clock_divider:wrapper|counter_value[17] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.081     ; 4.919      ;
; -3.993 ; clock_divider:wrapper|counter_value[8]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.081     ; 4.913      ;
; -3.976 ; clock_divider:wrapper|counter_value[18] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.081     ; 4.896      ;
; -3.957 ; clock_divider:wrapper|counter_value[7]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.081     ; 4.877      ;
; -3.935 ; clock_divider:wrapper|counter_value[31] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.081     ; 4.855      ;
; -3.894 ; clock_divider:wrapper|counter_value[15] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.081     ; 4.814      ;
; -3.879 ; clock_divider:wrapper|counter_value[22] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.081     ; 4.799      ;
; -3.879 ; clock_divider:wrapper|counter_value[30] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.081     ; 4.799      ;
; -3.860 ; clock_divider:wrapper|counter_value[28] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.081     ; 4.780      ;
; -3.830 ; clock_divider:wrapper|counter_value[14] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.081     ; 4.750      ;
; -3.822 ; clock_divider:wrapper|counter_value[20] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.081     ; 4.742      ;
; -3.815 ; clock_divider:wrapper|counter_value[13] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.081     ; 4.735      ;
; -3.764 ; clock_divider:wrapper|counter_value[25] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.081     ; 4.684      ;
; -3.754 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.081     ; 4.674      ;
; -3.740 ; clock_divider:wrapper|counter_value[26] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.081     ; 4.660      ;
; -3.689 ; clock_divider:wrapper|counter_value[27] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.081     ; 4.609      ;
; -3.673 ; clock_divider:wrapper|counter_value[11] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.081     ; 4.593      ;
; -3.653 ; clock_divider:wrapper|counter_value[19] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.081     ; 4.573      ;
; -3.571 ; clock_divider:wrapper|counter_value[29] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.081     ; 4.491      ;
; -3.490 ; clock_divider:wrapper|counter_value[12] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.081     ; 4.410      ;
; -3.394 ; clock_divider:wrapper|counter_value[24] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.081     ; 4.314      ;
; -3.121 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.081     ; 4.041      ;
; -3.089 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.081     ; 4.009      ;
; -3.059 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.979      ;
; -3.027 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.947      ;
; -2.991 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.911      ;
; -2.976 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.896      ;
; -2.975 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[29] ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.895      ;
; -2.962 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.882      ;
; -2.943 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[28] ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.863      ;
; -2.941 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.861      ;
; -2.913 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[29] ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.833      ;
; -2.911 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.831      ;
; -2.846 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.766      ;
; -2.845 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[28] ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.765      ;
; -2.838 ; clock_divider:wrapper|counter_value[23] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.758      ;
; -2.830 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.750      ;
; -2.830 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[29] ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.750      ;
; -2.829 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[27] ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.749      ;
; -2.797 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[26] ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.717      ;
; -2.796 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.716      ;
; -2.795 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[28] ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.715      ;
; -2.769 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.689      ;
; -2.767 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[27] ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.687      ;
; -2.766 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.686      ;
; -2.765 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.685      ;
; -2.765 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[29] ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.685      ;
; -2.752 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.672      ;
; -2.701 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.621      ;
; -2.700 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[28] ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.620      ;
; -2.699 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[26] ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.619      ;
; -2.689 ; clock_divider:wrapper|counter_value[9]  ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.609      ;
; -2.684 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[29] ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.604      ;
; -2.684 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[27] ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.604      ;
; -2.683 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[25] ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.603      ;
; -2.682 ; clock_divider:wrapper|counter_value[6]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.602      ;
; -2.672 ; clock_divider:wrapper|counter_value[16] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.592      ;
; -2.654 ; clock_divider:wrapper|counter_value[7]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.574      ;
; -2.651 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[24] ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.571      ;
; -2.650 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[28] ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.570      ;
; -2.649 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[26] ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.569      ;
; -2.642 ; clock_divider:wrapper|counter_value[6]  ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.562      ;
; -2.634 ; clock_divider:wrapper|counter_value[10] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.554      ;
; -2.629 ; clock_divider:wrapper|counter_value[21] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.549      ;
; -2.624 ; clock_divider:wrapper|counter_value[7]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.544      ;
; -2.621 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[25] ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.541      ;
; -2.620 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[29] ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.540      ;
; -2.619 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[27] ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.539      ;
; -2.617 ; clock_divider:wrapper|counter_value[8]  ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.537      ;
; -2.617 ; clock_divider:wrapper|counter_value[17] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.537      ;
; -2.601 ; clock_divider:wrapper|counter_value[18] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.521      ;
; -2.581 ; clock_divider:wrapper|counter_value[7]  ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.501      ;
; -2.563 ; clock_divider:wrapper|counter_value[6]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.483      ;
; -2.560 ; clock_divider:wrapper|counter_value[31] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.480      ;
; -2.555 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[28] ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.475      ;
; -2.554 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[26] ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.474      ;
; -2.553 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[24] ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.473      ;
; -2.539 ; clock_divider:wrapper|counter_value[8]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.459      ;
; -2.538 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[27] ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.458      ;
; -2.538 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[25] ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.458      ;
; -2.537 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[23] ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.457      ;
; -2.536 ; clock_divider:wrapper|counter_value[6]  ; clock_divider:wrapper|counter_value[29] ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.456      ;
; -2.518 ; clock_divider:wrapper|counter_value[15] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.438      ;
; -2.508 ; clock_divider:wrapper|counter_value[7]  ; clock_divider:wrapper|counter_value[28] ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.428      ;
; -2.507 ; clock_divider:wrapper|counter_value[9]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.427      ;
; -2.505 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[22] ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.425      ;
; -2.504 ; clock_divider:wrapper|counter_value[22] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.424      ;
; -2.504 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[26] ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.424      ;
; -2.503 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[24] ; clk50        ; clk50       ; 1.000        ; -0.081     ; 3.423      ;
+--------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divider:wrapper|clk_25'                                                                                                                                 ;
+--------+-------------------------------------+---------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                               ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -2.155 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterX[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.080     ; 3.076      ;
; -2.138 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterX[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.080     ; 3.059      ;
; -2.099 ; hvsync_generator:hvsync|CounterY[0] ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.100     ; 3.000      ;
; -2.066 ; hvsync_generator:hvsync|CounterY[1] ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.100     ; 2.967      ;
; -2.059 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterX[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.080     ; 2.980      ;
; -2.042 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterX[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.080     ; 2.963      ;
; -1.992 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterX[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.080     ; 2.913      ;
; -1.981 ; hvsync_generator:hvsync|CounterX[3] ; hvsync_generator:hvsync|CounterX[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.080     ; 2.902      ;
; -1.959 ; hvsync_generator:hvsync|CounterY[2] ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.100     ; 2.860      ;
; -1.914 ; hvsync_generator:hvsync|CounterY[3] ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.100     ; 2.815      ;
; -1.903 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterX[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.080     ; 2.824      ;
; -1.881 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|vga_HS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.080     ; 2.802      ;
; -1.881 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|vga_HS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.080     ; 2.802      ;
; -1.868 ; hvsync_generator:hvsync|CounterX[3] ; hvsync_generator:hvsync|CounterX[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.080     ; 2.789      ;
; -1.854 ; hvsync_generator:hvsync|CounterY[1] ; hvsync_generator:hvsync|CounterY[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.100     ; 2.755      ;
; -1.854 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterX[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.080     ; 2.775      ;
; -1.832 ; hvsync_generator:hvsync|CounterY[4] ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.100     ; 2.733      ;
; -1.827 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterX[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.080     ; 2.748      ;
; -1.826 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterX[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.080     ; 2.747      ;
; -1.797 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterX[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.080     ; 2.718      ;
; -1.793 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterX[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.080     ; 2.714      ;
; -1.764 ; hvsync_generator:hvsync|CounterY[2] ; hvsync_generator:hvsync|vga_VS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.576     ; 2.189      ;
; -1.763 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterX[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.080     ; 2.684      ;
; -1.760 ; hvsync_generator:hvsync|CounterY[5] ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.100     ; 2.661      ;
; -1.741 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterX[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.080     ; 2.662      ;
; -1.741 ; hvsync_generator:hvsync|CounterY[0] ; hvsync_generator:hvsync|CounterY[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.100     ; 2.642      ;
; -1.736 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.133      ;
; -1.736 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.133      ;
; -1.736 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.133      ;
; -1.736 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.133      ;
; -1.736 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.133      ;
; -1.736 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.133      ;
; -1.736 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.133      ;
; -1.736 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.133      ;
; -1.736 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.133      ;
; -1.736 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[0]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.133      ;
; -1.734 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.131      ;
; -1.734 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.131      ;
; -1.734 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.131      ;
; -1.734 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.131      ;
; -1.734 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.131      ;
; -1.734 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.131      ;
; -1.734 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.131      ;
; -1.734 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.131      ;
; -1.734 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.131      ;
; -1.734 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[0]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.131      ;
; -1.722 ; hvsync_generator:hvsync|CounterY[0] ; hvsync_generator:hvsync|CounterY[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.100     ; 2.623      ;
; -1.713 ; hvsync_generator:hvsync|CounterY[4] ; hvsync_generator:hvsync|vga_VS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.576     ; 2.138      ;
; -1.711 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterX[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.080     ; 2.632      ;
; -1.701 ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterX[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.080     ; 2.622      ;
; -1.695 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterX[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.080     ; 2.616      ;
; -1.694 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterX[0]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.080     ; 2.615      ;
; -1.694 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|vga_HS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.080     ; 2.615      ;
; -1.692 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterX[0]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.080     ; 2.613      ;
; -1.690 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterX[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.080     ; 2.611      ;
; -1.688 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterX[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.080     ; 2.609      ;
; -1.685 ; hvsync_generator:hvsync|CounterY[4] ; hvsync_generator:hvsync|CounterY[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.100     ; 2.586      ;
; -1.678 ; hvsync_generator:hvsync|CounterY[4] ; hvsync_generator:hvsync|CounterY[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.100     ; 2.579      ;
; -1.677 ; hvsync_generator:hvsync|CounterY[4] ; hvsync_generator:hvsync|CounterY[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.100     ; 2.578      ;
; -1.672 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterX[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.080     ; 2.593      ;
; -1.671 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterX[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.080     ; 2.592      ;
; -1.662 ; hvsync_generator:hvsync|CounterY[0] ; hvsync_generator:hvsync|CounterY[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.100     ; 2.563      ;
; -1.662 ; hvsync_generator:hvsync|CounterY[6] ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.100     ; 2.563      ;
; -1.656 ; hvsync_generator:hvsync|CounterY[5] ; hvsync_generator:hvsync|CounterY[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.100     ; 2.557      ;
; -1.649 ; hvsync_generator:hvsync|CounterY[5] ; hvsync_generator:hvsync|CounterY[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.100     ; 2.550      ;
; -1.648 ; hvsync_generator:hvsync|CounterY[5] ; hvsync_generator:hvsync|CounterY[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.100     ; 2.549      ;
; -1.631 ; hvsync_generator:hvsync|CounterY[6] ; hvsync_generator:hvsync|CounterY[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.100     ; 2.532      ;
; -1.629 ; hvsync_generator:hvsync|CounterY[1] ; hvsync_generator:hvsync|CounterY[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.100     ; 2.530      ;
; -1.624 ; hvsync_generator:hvsync|CounterY[6] ; hvsync_generator:hvsync|CounterY[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.100     ; 2.525      ;
; -1.623 ; hvsync_generator:hvsync|CounterY[6] ; hvsync_generator:hvsync|CounterY[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.100     ; 2.524      ;
; -1.613 ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterX[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.080     ; 2.534      ;
; -1.611 ; hvsync_generator:hvsync|CounterY[7] ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.100     ; 2.512      ;
; -1.604 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.001      ;
; -1.604 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.001      ;
; -1.604 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.001      ;
; -1.604 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.001      ;
; -1.604 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.001      ;
; -1.604 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.001      ;
; -1.604 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.001      ;
; -1.604 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.001      ;
; -1.604 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.001      ;
; -1.604 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[0]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 3.001      ;
; -1.599 ; hvsync_generator:hvsync|CounterY[8] ; hvsync_generator:hvsync|inDisplayArea ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.576     ; 2.024      ;
; -1.598 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterX[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.080     ; 2.519      ;
; -1.595 ; hvsync_generator:hvsync|CounterY[8] ; hvsync_generator:hvsync|vga_VS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.576     ; 2.020      ;
; -1.589 ; hvsync_generator:hvsync|CounterX[3] ; hvsync_generator:hvsync|CounterX[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.080     ; 2.510      ;
; -1.574 ; hvsync_generator:hvsync|CounterY[1] ; pixel[1]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.100     ; 2.475      ;
; -1.569 ; hvsync_generator:hvsync|CounterY[1] ; hvsync_generator:hvsync|vga_VS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.576     ; 1.994      ;
; -1.562 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterX[0]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.080     ; 2.483      ;
; -1.550 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterX[0]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.080     ; 2.471      ;
; -1.545 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterX[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.080     ; 2.466      ;
; -1.542 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 2.939      ;
; -1.542 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 2.939      ;
; -1.542 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 2.939      ;
; -1.542 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 2.939      ;
; -1.542 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 2.939      ;
; -1.542 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 2.939      ;
; -1.542 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 2.939      ;
; -1.542 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 2.939      ;
; -1.542 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.396      ; 2.939      ;
+--------+-------------------------------------+---------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divider:wrapper|clk_25'                                                                                                                                   ;
+-------+---------------------------------------+---------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.683 ; hvsync_generator:hvsync|CounterX[9]   ; pixel[1]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.576      ; 1.471      ;
; 0.684 ; hvsync_generator:hvsync|CounterX[8]   ; pixel[1]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.576      ; 1.472      ;
; 0.743 ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|CounterY[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.055      ;
; 0.744 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.056      ;
; 0.746 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.058      ;
; 0.753 ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.065      ;
; 0.754 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.046      ;
; 0.756 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.048      ;
; 0.769 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[0]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.081      ;
; 0.769 ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|vga_HS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.061      ;
; 0.770 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.082      ;
; 0.772 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|CounterX[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.064      ;
; 0.773 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.065      ;
; 0.774 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.066      ;
; 0.786 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.078      ;
; 0.797 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|vga_HS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.089      ;
; 1.041 ; hvsync_generator:hvsync|CounterY[9]   ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.353      ;
; 1.045 ; hvsync_generator:hvsync|CounterX[6]   ; pixel[1]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.576      ; 1.833      ;
; 1.074 ; hvsync_generator:hvsync|CounterX[5]   ; hvsync_generator:hvsync|vga_HS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.366      ;
; 1.085 ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|vga_HS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.377      ;
; 1.098 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.410      ;
; 1.098 ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.410      ;
; 1.106 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.418      ;
; 1.107 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.419      ;
; 1.109 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.401      ;
; 1.116 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.428      ;
; 1.124 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.436      ;
; 1.126 ; hvsync_generator:hvsync|CounterX[5]   ; hvsync_generator:hvsync|CounterX[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.418      ;
; 1.131 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.443      ;
; 1.134 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.426      ;
; 1.135 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.427      ;
; 1.136 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.428      ;
; 1.140 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.452      ;
; 1.141 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.433      ;
; 1.143 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.435      ;
; 1.145 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.437      ;
; 1.153 ; hvsync_generator:hvsync|CounterX[7]   ; pixel[1]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.576      ; 1.941      ;
; 1.215 ; hvsync_generator:hvsync|CounterX[3]   ; pixel[1]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.576      ; 2.003      ;
; 1.223 ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|inDisplayArea ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.515      ;
; 1.229 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.541      ;
; 1.233 ; hvsync_generator:hvsync|CounterY[8]   ; pixel[1]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.545      ;
; 1.237 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.549      ;
; 1.238 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.550      ;
; 1.241 ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|CounterY[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.553      ;
; 1.242 ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|CounterY[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.554      ;
; 1.245 ; hvsync_generator:hvsync|inDisplayArea ; pixel[1]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.576      ; 2.033      ;
; 1.245 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.557      ;
; 1.246 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.558      ;
; 1.248 ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|CounterY[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.560      ;
; 1.248 ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.560      ;
; 1.249 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.541      ;
; 1.255 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.567      ;
; 1.256 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.568      ;
; 1.257 ; hvsync_generator:hvsync|CounterX[5]   ; hvsync_generator:hvsync|CounterX[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.549      ;
; 1.257 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.549      ;
; 1.264 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.576      ;
; 1.271 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.583      ;
; 1.272 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.564      ;
; 1.276 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.568      ;
; 1.280 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.592      ;
; 1.281 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.573      ;
; 1.283 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.575      ;
; 1.285 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.577      ;
; 1.291 ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|CounterX[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.583      ;
; 1.293 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.605      ;
; 1.314 ; hvsync_generator:hvsync|CounterX[5]   ; hvsync_generator:hvsync|CounterX[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.606      ;
; 1.315 ; hvsync_generator:hvsync|CounterY[7]   ; pixel[1]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.627      ;
; 1.348 ; hvsync_generator:hvsync|CounterX[1]   ; pixel[1]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.576      ; 2.136      ;
; 1.350 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|vga_HS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.642      ;
; 1.351 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[0]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.643      ;
; 1.361 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|vga_HS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.653      ;
; 1.368 ; hvsync_generator:hvsync|CounterX[0]   ; pixel[1]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.576      ; 2.156      ;
; 1.376 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.688      ;
; 1.377 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.689      ;
; 1.380 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.672      ;
; 1.385 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.697      ;
; 1.386 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.698      ;
; 1.387 ; hvsync_generator:hvsync|CounterY[9]   ; hvsync_generator:hvsync|CounterY[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.699      ;
; 1.387 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.699      ;
; 1.388 ; hvsync_generator:hvsync|CounterY[9]   ; hvsync_generator:hvsync|CounterY[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.700      ;
; 1.392 ; hvsync_generator:hvsync|CounterX[5]   ; pixel[1]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.576      ; 2.180      ;
; 1.394 ; hvsync_generator:hvsync|CounterY[9]   ; hvsync_generator:hvsync|CounterY[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.706      ;
; 1.395 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.707      ;
; 1.396 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.708      ;
; 1.404 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.716      ;
; 1.408 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|vga_VS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; -0.396     ; 1.224      ;
; 1.414 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.706      ;
; 1.421 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.713      ;
; 1.425 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.080      ; 1.717      ;
; 1.435 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.747      ;
; 1.440 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.752      ;
; 1.455 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.767      ;
; 1.461 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.773      ;
; 1.462 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.774      ;
; 1.467 ; hvsync_generator:hvsync|CounterY[3]   ; pixel[1]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.779      ;
; 1.479 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|vga_VS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; -0.396     ; 1.295      ;
; 1.516 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.828      ;
; 1.525 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.837      ;
; 1.527 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.100      ; 1.839      ;
+-------+---------------------------------------+---------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk50'                                                                                                                             ;
+-------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.760 ; clock_divider:wrapper|counter_value[15] ; clock_divider:wrapper|counter_value[15] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[3]  ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.053      ;
; 0.761 ; clock_divider:wrapper|counter_value[19] ; clock_divider:wrapper|counter_value[19] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; clock_divider:wrapper|counter_value[13] ; clock_divider:wrapper|counter_value[13] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; clock_divider:wrapper|counter_value[11] ; clock_divider:wrapper|counter_value[11] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[5]  ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[1]  ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; clock_divider:wrapper|counter_value[29] ; clock_divider:wrapper|counter_value[29] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; clock_divider:wrapper|counter_value[27] ; clock_divider:wrapper|counter_value[27] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; clock_divider:wrapper|counter_value[21] ; clock_divider:wrapper|counter_value[21] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; clock_divider:wrapper|counter_value[17] ; clock_divider:wrapper|counter_value[17] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; clock_divider:wrapper|counter_value[31] ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; clock_divider:wrapper|counter_value[16] ; clock_divider:wrapper|counter_value[16] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; clock_divider:wrapper|counter_value[9]  ; clock_divider:wrapper|counter_value[9]  ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; clock_divider:wrapper|counter_value[7]  ; clock_divider:wrapper|counter_value[7]  ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; clock_divider:wrapper|counter_value[6]  ; clock_divider:wrapper|counter_value[6]  ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[2]  ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; clock_divider:wrapper|counter_value[25] ; clock_divider:wrapper|counter_value[25] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; clock_divider:wrapper|counter_value[23] ; clock_divider:wrapper|counter_value[23] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; clock_divider:wrapper|counter_value[22] ; clock_divider:wrapper|counter_value[22] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; clock_divider:wrapper|counter_value[18] ; clock_divider:wrapper|counter_value[18] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; clock_divider:wrapper|counter_value[14] ; clock_divider:wrapper|counter_value[14] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; clock_divider:wrapper|counter_value[12] ; clock_divider:wrapper|counter_value[12] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[4]  ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; clock_divider:wrapper|counter_value[30] ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; clock_divider:wrapper|counter_value[20] ; clock_divider:wrapper|counter_value[20] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; clock_divider:wrapper|counter_value[10] ; clock_divider:wrapper|counter_value[10] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; clock_divider:wrapper|counter_value[8]  ; clock_divider:wrapper|counter_value[8]  ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; clock_divider:wrapper|counter_value[28] ; clock_divider:wrapper|counter_value[28] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; clock_divider:wrapper|counter_value[26] ; clock_divider:wrapper|counter_value[26] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; clock_divider:wrapper|counter_value[24] ; clock_divider:wrapper|counter_value[24] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.059      ;
; 1.115 ; clock_divider:wrapper|counter_value[15] ; clock_divider:wrapper|counter_value[16] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.408      ;
; 1.115 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[2]  ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.408      ;
; 1.115 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[4]  ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.408      ;
; 1.116 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[6]  ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; clock_divider:wrapper|counter_value[17] ; clock_divider:wrapper|counter_value[18] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; clock_divider:wrapper|counter_value[13] ; clock_divider:wrapper|counter_value[14] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; clock_divider:wrapper|counter_value[11] ; clock_divider:wrapper|counter_value[12] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; clock_divider:wrapper|counter_value[19] ; clock_divider:wrapper|counter_value[20] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; clock_divider:wrapper|counter_value[21] ; clock_divider:wrapper|counter_value[22] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; clock_divider:wrapper|counter_value[29] ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; clock_divider:wrapper|counter_value[9]  ; clock_divider:wrapper|counter_value[10] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; clock_divider:wrapper|counter_value[7]  ; clock_divider:wrapper|counter_value[8]  ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; clock_divider:wrapper|counter_value[27] ; clock_divider:wrapper|counter_value[28] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; clock_divider:wrapper|counter_value[25] ; clock_divider:wrapper|counter_value[26] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; clock_divider:wrapper|counter_value[23] ; clock_divider:wrapper|counter_value[24] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.411      ;
; 1.124 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[3]  ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.417      ;
; 1.124 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[1]  ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.417      ;
; 1.124 ; clock_divider:wrapper|counter_value[16] ; clock_divider:wrapper|counter_value[17] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.417      ;
; 1.124 ; clock_divider:wrapper|counter_value[6]  ; clock_divider:wrapper|counter_value[7]  ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.417      ;
; 1.125 ; clock_divider:wrapper|counter_value[14] ; clock_divider:wrapper|counter_value[15] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; clock_divider:wrapper|counter_value[18] ; clock_divider:wrapper|counter_value[19] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; clock_divider:wrapper|counter_value[12] ; clock_divider:wrapper|counter_value[13] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[5]  ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; clock_divider:wrapper|counter_value[22] ; clock_divider:wrapper|counter_value[23] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; clock_divider:wrapper|counter_value[10] ; clock_divider:wrapper|counter_value[11] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; clock_divider:wrapper|counter_value[20] ; clock_divider:wrapper|counter_value[21] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; clock_divider:wrapper|counter_value[30] ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; clock_divider:wrapper|counter_value[8]  ; clock_divider:wrapper|counter_value[9]  ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.419      ;
; 1.127 ; clock_divider:wrapper|counter_value[28] ; clock_divider:wrapper|counter_value[29] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; clock_divider:wrapper|counter_value[26] ; clock_divider:wrapper|counter_value[27] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; clock_divider:wrapper|counter_value[24] ; clock_divider:wrapper|counter_value[25] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.420      ;
; 1.133 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[2]  ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.426      ;
; 1.133 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[4]  ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.426      ;
; 1.133 ; clock_divider:wrapper|counter_value[16] ; clock_divider:wrapper|counter_value[18] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.426      ;
; 1.133 ; clock_divider:wrapper|counter_value[6]  ; clock_divider:wrapper|counter_value[8]  ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.426      ;
; 1.134 ; clock_divider:wrapper|counter_value[14] ; clock_divider:wrapper|counter_value[16] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[6]  ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; clock_divider:wrapper|counter_value[12] ; clock_divider:wrapper|counter_value[14] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; clock_divider:wrapper|counter_value[18] ; clock_divider:wrapper|counter_value[20] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; clock_divider:wrapper|counter_value[22] ; clock_divider:wrapper|counter_value[24] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.427      ;
; 1.135 ; clock_divider:wrapper|counter_value[10] ; clock_divider:wrapper|counter_value[12] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.428      ;
; 1.135 ; clock_divider:wrapper|counter_value[20] ; clock_divider:wrapper|counter_value[22] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.428      ;
; 1.135 ; clock_divider:wrapper|counter_value[8]  ; clock_divider:wrapper|counter_value[10] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.428      ;
; 1.136 ; clock_divider:wrapper|counter_value[28] ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.429      ;
; 1.136 ; clock_divider:wrapper|counter_value[26] ; clock_divider:wrapper|counter_value[28] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.429      ;
; 1.136 ; clock_divider:wrapper|counter_value[24] ; clock_divider:wrapper|counter_value[26] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.429      ;
; 1.246 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[3]  ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.539      ;
; 1.246 ; clock_divider:wrapper|counter_value[15] ; clock_divider:wrapper|counter_value[17] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.539      ;
; 1.246 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[5]  ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.539      ;
; 1.247 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[7]  ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.540      ;
; 1.247 ; clock_divider:wrapper|counter_value[13] ; clock_divider:wrapper|counter_value[15] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.540      ;
; 1.247 ; clock_divider:wrapper|counter_value[17] ; clock_divider:wrapper|counter_value[19] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.540      ;
; 1.247 ; clock_divider:wrapper|counter_value[11] ; clock_divider:wrapper|counter_value[13] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.540      ;
; 1.247 ; clock_divider:wrapper|counter_value[19] ; clock_divider:wrapper|counter_value[21] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.540      ;
; 1.248 ; clock_divider:wrapper|counter_value[21] ; clock_divider:wrapper|counter_value[23] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; clock_divider:wrapper|counter_value[9]  ; clock_divider:wrapper|counter_value[11] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; clock_divider:wrapper|counter_value[29] ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; clock_divider:wrapper|counter_value[7]  ; clock_divider:wrapper|counter_value[9]  ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; clock_divider:wrapper|counter_value[27] ; clock_divider:wrapper|counter_value[29] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.541      ;
; 1.249 ; clock_divider:wrapper|counter_value[25] ; clock_divider:wrapper|counter_value[27] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.542      ;
; 1.249 ; clock_divider:wrapper|counter_value[23] ; clock_divider:wrapper|counter_value[25] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.542      ;
; 1.255 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[4]  ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.548      ;
; 1.255 ; clock_divider:wrapper|counter_value[15] ; clock_divider:wrapper|counter_value[18] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.548      ;
; 1.255 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[6]  ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.548      ;
; 1.256 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[8]  ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.549      ;
; 1.256 ; clock_divider:wrapper|counter_value[13] ; clock_divider:wrapper|counter_value[16] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.549      ;
; 1.256 ; clock_divider:wrapper|counter_value[11] ; clock_divider:wrapper|counter_value[14] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.549      ;
; 1.256 ; clock_divider:wrapper|counter_value[17] ; clock_divider:wrapper|counter_value[20] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.549      ;
; 1.256 ; clock_divider:wrapper|counter_value[19] ; clock_divider:wrapper|counter_value[22] ; clk50        ; clk50       ; 0.000        ; 0.081      ; 1.549      ;
+-------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                  ;
+------------+-----------------+------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                   ; Note ;
+------------+-----------------+------------------------------+------+
; 196.81 MHz ; 196.81 MHz      ; clk50                        ;      ;
; 348.31 MHz ; 348.31 MHz      ; clock_divider:wrapper|clk_25 ;      ;
+------------+-----------------+------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                    ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; clk50                        ; -4.081 ; -59.932       ;
; clock_divider:wrapper|clk_25 ; -1.871 ; -34.366       ;
+------------------------------+--------+---------------+


+------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                    ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; clock_divider:wrapper|clk_25 ; 0.617 ; 0.000         ;
; clk50                        ; 0.704 ; 0.000         ;
+------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary      ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; clk50                        ; -3.000 ; -52.071       ;
; clock_divider:wrapper|clk_25 ; -1.487 ; -35.688       ;
+------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk50'                                                                                                                              ;
+--------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.081 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.073     ; 5.010      ;
; -4.014 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.073     ; 4.943      ;
; -3.898 ; clock_divider:wrapper|counter_value[23] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.073     ; 4.827      ;
; -3.838 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.073     ; 4.767      ;
; -3.806 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.073     ; 4.735      ;
; -3.794 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.073     ; 4.723      ;
; -3.752 ; clock_divider:wrapper|counter_value[9]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.073     ; 4.681      ;
; -3.725 ; clock_divider:wrapper|counter_value[16] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.073     ; 4.654      ;
; -3.711 ; clock_divider:wrapper|counter_value[6]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.073     ; 4.640      ;
; -3.700 ; clock_divider:wrapper|counter_value[8]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.073     ; 4.629      ;
; -3.696 ; clock_divider:wrapper|counter_value[17] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.073     ; 4.625      ;
; -3.695 ; clock_divider:wrapper|counter_value[10] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.073     ; 4.624      ;
; -3.685 ; clock_divider:wrapper|counter_value[21] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.073     ; 4.614      ;
; -3.674 ; clock_divider:wrapper|counter_value[18] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.073     ; 4.603      ;
; -3.635 ; clock_divider:wrapper|counter_value[7]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.073     ; 4.564      ;
; -3.631 ; clock_divider:wrapper|counter_value[31] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.073     ; 4.560      ;
; -3.593 ; clock_divider:wrapper|counter_value[15] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.073     ; 4.522      ;
; -3.587 ; clock_divider:wrapper|counter_value[30] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.073     ; 4.516      ;
; -3.583 ; clock_divider:wrapper|counter_value[22] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.073     ; 4.512      ;
; -3.575 ; clock_divider:wrapper|counter_value[28] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.073     ; 4.504      ;
; -3.541 ; clock_divider:wrapper|counter_value[20] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.073     ; 4.470      ;
; -3.534 ; clock_divider:wrapper|counter_value[13] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.073     ; 4.463      ;
; -3.528 ; clock_divider:wrapper|counter_value[14] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.073     ; 4.457      ;
; -3.478 ; clock_divider:wrapper|counter_value[25] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.073     ; 4.407      ;
; -3.457 ; clock_divider:wrapper|counter_value[26] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.073     ; 4.386      ;
; -3.443 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.073     ; 4.372      ;
; -3.418 ; clock_divider:wrapper|counter_value[27] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.073     ; 4.347      ;
; -3.393 ; clock_divider:wrapper|counter_value[19] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.073     ; 4.322      ;
; -3.382 ; clock_divider:wrapper|counter_value[11] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.073     ; 4.311      ;
; -3.314 ; clock_divider:wrapper|counter_value[29] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.073     ; 4.243      ;
; -3.220 ; clock_divider:wrapper|counter_value[12] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.073     ; 4.149      ;
; -3.155 ; clock_divider:wrapper|counter_value[24] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.073     ; 4.084      ;
; -2.756 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.685      ;
; -2.689 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.618      ;
; -2.650 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.579      ;
; -2.603 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.532      ;
; -2.573 ; clock_divider:wrapper|counter_value[23] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.502      ;
; -2.564 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.493      ;
; -2.525 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.454      ;
; -2.524 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[29] ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.453      ;
; -2.513 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.442      ;
; -2.513 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.442      ;
; -2.481 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.410      ;
; -2.477 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[28] ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.406      ;
; -2.474 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.403      ;
; -2.469 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.398      ;
; -2.438 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[29] ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.367      ;
; -2.435 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.364      ;
; -2.427 ; clock_divider:wrapper|counter_value[9]  ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.356      ;
; -2.400 ; clock_divider:wrapper|counter_value[16] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.329      ;
; -2.399 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.328      ;
; -2.399 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[29] ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.328      ;
; -2.398 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[27] ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.327      ;
; -2.388 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.317      ;
; -2.387 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[28] ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.316      ;
; -2.386 ; clock_divider:wrapper|counter_value[6]  ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.315      ;
; -2.375 ; clock_divider:wrapper|counter_value[8]  ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.304      ;
; -2.370 ; clock_divider:wrapper|counter_value[10] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.299      ;
; -2.355 ; clock_divider:wrapper|counter_value[21] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.284      ;
; -2.351 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[26] ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.280      ;
; -2.349 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.278      ;
; -2.349 ; clock_divider:wrapper|counter_value[18] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.278      ;
; -2.348 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[28] ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.277      ;
; -2.343 ; clock_divider:wrapper|counter_value[17] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.272      ;
; -2.312 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[27] ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.241      ;
; -2.310 ; clock_divider:wrapper|counter_value[7]  ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.239      ;
; -2.310 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.239      ;
; -2.309 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[29] ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.238      ;
; -2.306 ; clock_divider:wrapper|counter_value[31] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.235      ;
; -2.273 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[29] ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.202      ;
; -2.273 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[27] ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.202      ;
; -2.272 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[25] ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.201      ;
; -2.269 ; clock_divider:wrapper|counter_value[6]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.198      ;
; -2.268 ; clock_divider:wrapper|counter_value[15] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.197      ;
; -2.262 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.191      ;
; -2.262 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[28] ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.191      ;
; -2.261 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[26] ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.190      ;
; -2.258 ; clock_divider:wrapper|counter_value[22] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.187      ;
; -2.250 ; clock_divider:wrapper|counter_value[28] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.179      ;
; -2.242 ; clock_divider:wrapper|counter_value[30] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.171      ;
; -2.227 ; clock_divider:wrapper|counter_value[7]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.156      ;
; -2.225 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[24] ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.154      ;
; -2.223 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[28] ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.152      ;
; -2.222 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[26] ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.151      ;
; -2.209 ; clock_divider:wrapper|counter_value[13] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.138      ;
; -2.203 ; clock_divider:wrapper|counter_value[14] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.132      ;
; -2.188 ; clock_divider:wrapper|counter_value[7]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.117      ;
; -2.186 ; clock_divider:wrapper|counter_value[20] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.115      ;
; -2.186 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[25] ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.115      ;
; -2.184 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[29] ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.113      ;
; -2.183 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[27] ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.112      ;
; -2.148 ; clock_divider:wrapper|counter_value[8]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.077      ;
; -2.147 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[27] ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.076      ;
; -2.147 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[25] ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.076      ;
; -2.146 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[23] ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.075      ;
; -2.144 ; clock_divider:wrapper|counter_value[6]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.073      ;
; -2.143 ; clock_divider:wrapper|counter_value[6]  ; clock_divider:wrapper|counter_value[29] ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.072      ;
; -2.136 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[28] ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.065      ;
; -2.136 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[26] ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.065      ;
; -2.135 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[24] ; clk50        ; clk50       ; 1.000        ; -0.073     ; 3.064      ;
+--------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divider:wrapper|clk_25'                                                                                                                                  ;
+--------+-------------------------------------+---------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                               ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -1.871 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterX[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.072     ; 2.801      ;
; -1.869 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterX[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.072     ; 2.799      ;
; -1.814 ; hvsync_generator:hvsync|CounterY[0] ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.091     ; 2.725      ;
; -1.783 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterX[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.072     ; 2.713      ;
; -1.762 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterX[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.072     ; 2.692      ;
; -1.745 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterX[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.072     ; 2.675      ;
; -1.732 ; hvsync_generator:hvsync|CounterY[1] ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.091     ; 2.643      ;
; -1.719 ; hvsync_generator:hvsync|CounterX[3] ; hvsync_generator:hvsync|CounterX[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.072     ; 2.649      ;
; -1.693 ; hvsync_generator:hvsync|CounterY[2] ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.091     ; 2.604      ;
; -1.647 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterX[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.072     ; 2.577      ;
; -1.646 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|vga_HS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.072     ; 2.576      ;
; -1.644 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterX[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.072     ; 2.574      ;
; -1.643 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|vga_HS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.072     ; 2.573      ;
; -1.610 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterX[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.072     ; 2.540      ;
; -1.610 ; hvsync_generator:hvsync|CounterX[3] ; hvsync_generator:hvsync|CounterX[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.072     ; 2.540      ;
; -1.603 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterX[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.072     ; 2.533      ;
; -1.601 ; hvsync_generator:hvsync|CounterY[3] ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.091     ; 2.512      ;
; -1.598 ; hvsync_generator:hvsync|CounterY[2] ; hvsync_generator:hvsync|vga_VS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.543     ; 2.057      ;
; -1.587 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterX[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.072     ; 2.517      ;
; -1.585 ; hvsync_generator:hvsync|CounterY[4] ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.091     ; 2.496      ;
; -1.578 ; hvsync_generator:hvsync|CounterY[1] ; hvsync_generator:hvsync|CounterY[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.091     ; 2.489      ;
; -1.550 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterX[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.072     ; 2.480      ;
; -1.549 ; hvsync_generator:hvsync|CounterY[4] ; hvsync_generator:hvsync|vga_VS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.543     ; 2.008      ;
; -1.544 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.926      ;
; -1.544 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.926      ;
; -1.544 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.926      ;
; -1.544 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.926      ;
; -1.544 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.926      ;
; -1.544 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.926      ;
; -1.544 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.926      ;
; -1.544 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.926      ;
; -1.544 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.926      ;
; -1.544 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[0]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.926      ;
; -1.542 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.924      ;
; -1.542 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.924      ;
; -1.542 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.924      ;
; -1.542 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.924      ;
; -1.542 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.924      ;
; -1.542 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.924      ;
; -1.542 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.924      ;
; -1.542 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.924      ;
; -1.542 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.924      ;
; -1.542 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[0]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.924      ;
; -1.510 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterX[0]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.072     ; 2.440      ;
; -1.508 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterX[0]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.072     ; 2.438      ;
; -1.506 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterX[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.072     ; 2.436      ;
; -1.504 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterX[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.072     ; 2.434      ;
; -1.501 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterX[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.072     ; 2.431      ;
; -1.494 ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterX[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.072     ; 2.424      ;
; -1.490 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|vga_HS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.072     ; 2.420      ;
; -1.486 ; hvsync_generator:hvsync|CounterY[0] ; hvsync_generator:hvsync|CounterY[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.091     ; 2.397      ;
; -1.486 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterX[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.072     ; 2.416      ;
; -1.478 ; hvsync_generator:hvsync|CounterY[4] ; hvsync_generator:hvsync|CounterY[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.091     ; 2.389      ;
; -1.477 ; hvsync_generator:hvsync|CounterY[0] ; hvsync_generator:hvsync|CounterY[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.091     ; 2.388      ;
; -1.472 ; hvsync_generator:hvsync|CounterY[4] ; hvsync_generator:hvsync|CounterY[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.091     ; 2.383      ;
; -1.471 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterX[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.072     ; 2.401      ;
; -1.470 ; hvsync_generator:hvsync|CounterY[5] ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.091     ; 2.381      ;
; -1.470 ; hvsync_generator:hvsync|CounterY[4] ; hvsync_generator:hvsync|CounterY[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.091     ; 2.381      ;
; -1.455 ; hvsync_generator:hvsync|CounterY[8] ; hvsync_generator:hvsync|vga_VS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.543     ; 1.914      ;
; -1.439 ; hvsync_generator:hvsync|CounterY[8] ; hvsync_generator:hvsync|inDisplayArea ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.543     ; 1.898      ;
; -1.439 ; hvsync_generator:hvsync|CounterY[5] ; hvsync_generator:hvsync|CounterY[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.091     ; 2.350      ;
; -1.437 ; hvsync_generator:hvsync|CounterY[6] ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.091     ; 2.348      ;
; -1.437 ; hvsync_generator:hvsync|CounterY[0] ; hvsync_generator:hvsync|CounterY[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.091     ; 2.348      ;
; -1.433 ; hvsync_generator:hvsync|CounterY[5] ; hvsync_generator:hvsync|CounterY[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.091     ; 2.344      ;
; -1.432 ; hvsync_generator:hvsync|CounterY[5] ; hvsync_generator:hvsync|CounterY[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.091     ; 2.343      ;
; -1.428 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterX[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.072     ; 2.358      ;
; -1.417 ; hvsync_generator:hvsync|CounterY[6] ; hvsync_generator:hvsync|CounterY[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.091     ; 2.328      ;
; -1.411 ; hvsync_generator:hvsync|CounterY[6] ; hvsync_generator:hvsync|CounterY[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.091     ; 2.322      ;
; -1.410 ; hvsync_generator:hvsync|CounterY[6] ; hvsync_generator:hvsync|CounterY[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.091     ; 2.321      ;
; -1.406 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterX[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.072     ; 2.336      ;
; -1.405 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterX[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.072     ; 2.335      ;
; -1.403 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.785      ;
; -1.403 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.785      ;
; -1.403 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.785      ;
; -1.403 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.785      ;
; -1.403 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.785      ;
; -1.403 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.785      ;
; -1.403 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.785      ;
; -1.403 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.785      ;
; -1.403 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.785      ;
; -1.403 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[0]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.785      ;
; -1.397 ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterX[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.072     ; 2.327      ;
; -1.382 ; hvsync_generator:hvsync|CounterY[1] ; hvsync_generator:hvsync|vga_VS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.543     ; 1.841      ;
; -1.379 ; hvsync_generator:hvsync|CounterY[1] ; pixel[1]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.091     ; 2.290      ;
; -1.377 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterX[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.072     ; 2.307      ;
; -1.371 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.753      ;
; -1.371 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.753      ;
; -1.371 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.753      ;
; -1.371 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.753      ;
; -1.371 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.753      ;
; -1.371 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.753      ;
; -1.371 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.753      ;
; -1.371 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.753      ;
; -1.371 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.753      ;
; -1.371 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[0]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.753      ;
; -1.369 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterX[0]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.072     ; 2.299      ;
; -1.356 ; hvsync_generator:hvsync|CounterY[1] ; hvsync_generator:hvsync|CounterY[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.091     ; 2.267      ;
; -1.340 ; hvsync_generator:hvsync|CounterY[7] ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.091     ; 2.251      ;
; -1.337 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterX[0]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.072     ; 2.267      ;
; -1.326 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.380      ; 2.708      ;
+--------+-------------------------------------+---------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divider:wrapper|clk_25'                                                                                                                                    ;
+-------+---------------------------------------+---------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.617 ; hvsync_generator:hvsync|CounterX[9]   ; pixel[1]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.543      ; 1.355      ;
; 0.619 ; hvsync_generator:hvsync|CounterX[8]   ; pixel[1]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.543      ; 1.357      ;
; 0.683 ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|vga_HS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 0.950      ;
; 0.687 ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|CounterY[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 0.973      ;
; 0.690 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 0.976      ;
; 0.693 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 0.979      ;
; 0.698 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 0.965      ;
; 0.700 ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 0.986      ;
; 0.705 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 0.972      ;
; 0.715 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.001      ;
; 0.716 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[0]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.002      ;
; 0.717 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|CounterX[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 0.984      ;
; 0.719 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 0.986      ;
; 0.721 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 0.988      ;
; 0.727 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 0.994      ;
; 0.745 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|vga_HS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 1.012      ;
; 0.952 ; hvsync_generator:hvsync|CounterY[9]   ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.238      ;
; 0.962 ; hvsync_generator:hvsync|CounterX[6]   ; pixel[1]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.543      ; 1.700      ;
; 0.972 ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|vga_HS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 1.239      ;
; 0.985 ; hvsync_generator:hvsync|CounterX[5]   ; hvsync_generator:hvsync|vga_HS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 1.252      ;
; 1.009 ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.295      ;
; 1.011 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.297      ;
; 1.014 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.300      ;
; 1.016 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.302      ;
; 1.020 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 1.287      ;
; 1.027 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.313      ;
; 1.032 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.318      ;
; 1.033 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.319      ;
; 1.037 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 1.304      ;
; 1.038 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 1.305      ;
; 1.039 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 1.306      ;
; 1.040 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 1.307      ;
; 1.040 ; hvsync_generator:hvsync|CounterX[5]   ; hvsync_generator:hvsync|CounterX[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 1.307      ;
; 1.049 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 1.316      ;
; 1.049 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.335      ;
; 1.052 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 1.319      ;
; 1.053 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 1.320      ;
; 1.057 ; hvsync_generator:hvsync|CounterX[7]   ; pixel[1]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.543      ; 1.795      ;
; 1.068 ; hvsync_generator:hvsync|CounterX[3]   ; pixel[1]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.543      ; 1.806      ;
; 1.094 ; hvsync_generator:hvsync|CounterY[8]   ; pixel[1]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.380      ;
; 1.109 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.395      ;
; 1.112 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.398      ;
; 1.124 ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|inDisplayArea ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 1.391      ;
; 1.136 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.422      ;
; 1.137 ; hvsync_generator:hvsync|CounterX[5]   ; hvsync_generator:hvsync|CounterX[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 1.404      ;
; 1.138 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.424      ;
; 1.139 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.425      ;
; 1.142 ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|CounterY[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.428      ;
; 1.142 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 1.409      ;
; 1.143 ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|CounterY[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.429      ;
; 1.143 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.429      ;
; 1.143 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 1.410      ;
; 1.146 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 1.413      ;
; 1.148 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.434      ;
; 1.149 ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|CounterX[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 1.416      ;
; 1.149 ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.435      ;
; 1.150 ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|CounterY[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.436      ;
; 1.154 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.440      ;
; 1.155 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.441      ;
; 1.159 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 1.426      ;
; 1.160 ; hvsync_generator:hvsync|inDisplayArea ; pixel[1]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.543      ; 1.898      ;
; 1.171 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 1.438      ;
; 1.171 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.457      ;
; 1.174 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 1.441      ;
; 1.175 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 1.442      ;
; 1.183 ; hvsync_generator:hvsync|CounterX[1]   ; pixel[1]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.543      ; 1.921      ;
; 1.203 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.489      ;
; 1.209 ; hvsync_generator:hvsync|CounterX[0]   ; pixel[1]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.543      ; 1.947      ;
; 1.212 ; hvsync_generator:hvsync|CounterY[7]   ; pixel[1]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.498      ;
; 1.225 ; hvsync_generator:hvsync|CounterX[5]   ; hvsync_generator:hvsync|CounterX[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 1.492      ;
; 1.234 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.520      ;
; 1.240 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 1.507      ;
; 1.241 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.527      ;
; 1.243 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|vga_HS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 1.510      ;
; 1.247 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[0]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 1.514      ;
; 1.254 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.540      ;
; 1.257 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|vga_HS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 1.524      ;
; 1.260 ; hvsync_generator:hvsync|CounterY[9]   ; hvsync_generator:hvsync|CounterY[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.546      ;
; 1.260 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.546      ;
; 1.261 ; hvsync_generator:hvsync|CounterY[9]   ; hvsync_generator:hvsync|CounterY[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.547      ;
; 1.261 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.547      ;
; 1.265 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.551      ;
; 1.268 ; hvsync_generator:hvsync|CounterY[9]   ; hvsync_generator:hvsync|CounterY[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.554      ;
; 1.270 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.556      ;
; 1.276 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.562      ;
; 1.280 ; hvsync_generator:hvsync|CounterX[5]   ; pixel[1]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.543      ; 2.018      ;
; 1.282 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 1.549      ;
; 1.293 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 1.560      ;
; 1.296 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.072      ; 1.563      ;
; 1.304 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|vga_VS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; -0.380     ; 1.119      ;
; 1.336 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.622      ;
; 1.339 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.625      ;
; 1.347 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|vga_VS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; -0.380     ; 1.162      ;
; 1.353 ; hvsync_generator:hvsync|CounterY[3]   ; pixel[1]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.639      ;
; 1.361 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.647      ;
; 1.363 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.649      ;
; 1.368 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.654      ;
; 1.368 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.654      ;
; 1.376 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.662      ;
; 1.387 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.091      ; 1.673      ;
+-------+---------------------------------------+---------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk50'                                                                                                                              ;
+-------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.704 ; clock_divider:wrapper|counter_value[15] ; clock_divider:wrapper|counter_value[15] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; clock_divider:wrapper|counter_value[13] ; clock_divider:wrapper|counter_value[13] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[5]  ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[3]  ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; clock_divider:wrapper|counter_value[29] ; clock_divider:wrapper|counter_value[29] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; clock_divider:wrapper|counter_value[21] ; clock_divider:wrapper|counter_value[21] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; clock_divider:wrapper|counter_value[19] ; clock_divider:wrapper|counter_value[19] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; clock_divider:wrapper|counter_value[11] ; clock_divider:wrapper|counter_value[11] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; clock_divider:wrapper|counter_value[27] ; clock_divider:wrapper|counter_value[27] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; clock_divider:wrapper|counter_value[17] ; clock_divider:wrapper|counter_value[17] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[1]  ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; clock_divider:wrapper|counter_value[31] ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; clock_divider:wrapper|counter_value[22] ; clock_divider:wrapper|counter_value[22] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; clock_divider:wrapper|counter_value[9]  ; clock_divider:wrapper|counter_value[9]  ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; clock_divider:wrapper|counter_value[6]  ; clock_divider:wrapper|counter_value[6]  ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; clock_divider:wrapper|counter_value[25] ; clock_divider:wrapper|counter_value[25] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; clock_divider:wrapper|counter_value[23] ; clock_divider:wrapper|counter_value[23] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; clock_divider:wrapper|counter_value[7]  ; clock_divider:wrapper|counter_value[7]  ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; clock_divider:wrapper|counter_value[16] ; clock_divider:wrapper|counter_value[16] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; clock_divider:wrapper|counter_value[14] ; clock_divider:wrapper|counter_value[14] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[2]  ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; clock_divider:wrapper|counter_value[18] ; clock_divider:wrapper|counter_value[18] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; clock_divider:wrapper|counter_value[12] ; clock_divider:wrapper|counter_value[12] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; clock_divider:wrapper|counter_value[10] ; clock_divider:wrapper|counter_value[10] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[4]  ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; clock_divider:wrapper|counter_value[30] ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; clock_divider:wrapper|counter_value[28] ; clock_divider:wrapper|counter_value[28] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; clock_divider:wrapper|counter_value[26] ; clock_divider:wrapper|counter_value[26] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; clock_divider:wrapper|counter_value[20] ; clock_divider:wrapper|counter_value[20] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; clock_divider:wrapper|counter_value[8]  ; clock_divider:wrapper|counter_value[8]  ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; clock_divider:wrapper|counter_value[24] ; clock_divider:wrapper|counter_value[24] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.980      ;
; 1.026 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[1]  ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[6]  ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; clock_divider:wrapper|counter_value[15] ; clock_divider:wrapper|counter_value[16] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; clock_divider:wrapper|counter_value[13] ; clock_divider:wrapper|counter_value[14] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[4]  ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; clock_divider:wrapper|counter_value[22] ; clock_divider:wrapper|counter_value[23] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; clock_divider:wrapper|counter_value[6]  ; clock_divider:wrapper|counter_value[7]  ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.294      ;
; 1.027 ; clock_divider:wrapper|counter_value[14] ; clock_divider:wrapper|counter_value[15] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[3]  ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; clock_divider:wrapper|counter_value[16] ; clock_divider:wrapper|counter_value[17] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; clock_divider:wrapper|counter_value[21] ; clock_divider:wrapper|counter_value[22] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; clock_divider:wrapper|counter_value[11] ; clock_divider:wrapper|counter_value[12] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; clock_divider:wrapper|counter_value[29] ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; clock_divider:wrapper|counter_value[19] ; clock_divider:wrapper|counter_value[20] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.295      ;
; 1.028 ; clock_divider:wrapper|counter_value[12] ; clock_divider:wrapper|counter_value[13] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[5]  ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; clock_divider:wrapper|counter_value[20] ; clock_divider:wrapper|counter_value[21] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; clock_divider:wrapper|counter_value[18] ; clock_divider:wrapper|counter_value[19] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; clock_divider:wrapper|counter_value[10] ; clock_divider:wrapper|counter_value[11] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; clock_divider:wrapper|counter_value[27] ; clock_divider:wrapper|counter_value[28] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.296      ;
; 1.029 ; clock_divider:wrapper|counter_value[28] ; clock_divider:wrapper|counter_value[29] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; clock_divider:wrapper|counter_value[26] ; clock_divider:wrapper|counter_value[27] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; clock_divider:wrapper|counter_value[30] ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; clock_divider:wrapper|counter_value[8]  ; clock_divider:wrapper|counter_value[9]  ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.297      ;
; 1.030 ; clock_divider:wrapper|counter_value[24] ; clock_divider:wrapper|counter_value[25] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.298      ;
; 1.030 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[2]  ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.298      ;
; 1.030 ; clock_divider:wrapper|counter_value[17] ; clock_divider:wrapper|counter_value[18] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.298      ;
; 1.031 ; clock_divider:wrapper|counter_value[9]  ; clock_divider:wrapper|counter_value[10] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.299      ;
; 1.032 ; clock_divider:wrapper|counter_value[25] ; clock_divider:wrapper|counter_value[26] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.300      ;
; 1.032 ; clock_divider:wrapper|counter_value[7]  ; clock_divider:wrapper|counter_value[8]  ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.300      ;
; 1.032 ; clock_divider:wrapper|counter_value[23] ; clock_divider:wrapper|counter_value[24] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.300      ;
; 1.041 ; clock_divider:wrapper|counter_value[6]  ; clock_divider:wrapper|counter_value[8]  ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.309      ;
; 1.041 ; clock_divider:wrapper|counter_value[22] ; clock_divider:wrapper|counter_value[24] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.309      ;
; 1.042 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[2]  ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.310      ;
; 1.043 ; clock_divider:wrapper|counter_value[14] ; clock_divider:wrapper|counter_value[16] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.311      ;
; 1.043 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[4]  ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.311      ;
; 1.043 ; clock_divider:wrapper|counter_value[16] ; clock_divider:wrapper|counter_value[18] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.311      ;
; 1.044 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[6]  ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.312      ;
; 1.044 ; clock_divider:wrapper|counter_value[12] ; clock_divider:wrapper|counter_value[14] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.312      ;
; 1.044 ; clock_divider:wrapper|counter_value[10] ; clock_divider:wrapper|counter_value[12] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.312      ;
; 1.044 ; clock_divider:wrapper|counter_value[18] ; clock_divider:wrapper|counter_value[20] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.312      ;
; 1.045 ; clock_divider:wrapper|counter_value[20] ; clock_divider:wrapper|counter_value[22] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.313      ;
; 1.045 ; clock_divider:wrapper|counter_value[28] ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.313      ;
; 1.045 ; clock_divider:wrapper|counter_value[26] ; clock_divider:wrapper|counter_value[28] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.313      ;
; 1.045 ; clock_divider:wrapper|counter_value[8]  ; clock_divider:wrapper|counter_value[10] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.313      ;
; 1.046 ; clock_divider:wrapper|counter_value[24] ; clock_divider:wrapper|counter_value[26] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.314      ;
; 1.119 ; clock_divider:wrapper|counter_value[13] ; clock_divider:wrapper|counter_value[15] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.387      ;
; 1.119 ; clock_divider:wrapper|counter_value[15] ; clock_divider:wrapper|counter_value[17] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.387      ;
; 1.119 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[5]  ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.387      ;
; 1.120 ; clock_divider:wrapper|counter_value[11] ; clock_divider:wrapper|counter_value[13] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.388      ;
; 1.120 ; clock_divider:wrapper|counter_value[19] ; clock_divider:wrapper|counter_value[21] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.388      ;
; 1.120 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[7]  ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.388      ;
; 1.121 ; clock_divider:wrapper|counter_value[27] ; clock_divider:wrapper|counter_value[29] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.389      ;
; 1.121 ; clock_divider:wrapper|counter_value[29] ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.389      ;
; 1.121 ; clock_divider:wrapper|counter_value[21] ; clock_divider:wrapper|counter_value[23] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.389      ;
; 1.124 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[3]  ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.392      ;
; 1.125 ; clock_divider:wrapper|counter_value[17] ; clock_divider:wrapper|counter_value[19] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.393      ;
; 1.126 ; clock_divider:wrapper|counter_value[9]  ; clock_divider:wrapper|counter_value[11] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.394      ;
; 1.126 ; clock_divider:wrapper|counter_value[7]  ; clock_divider:wrapper|counter_value[9]  ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.394      ;
; 1.127 ; clock_divider:wrapper|counter_value[25] ; clock_divider:wrapper|counter_value[27] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.395      ;
; 1.128 ; clock_divider:wrapper|counter_value[23] ; clock_divider:wrapper|counter_value[25] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.396      ;
; 1.148 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[8]  ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.416      ;
; 1.148 ; clock_divider:wrapper|counter_value[13] ; clock_divider:wrapper|counter_value[16] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.416      ;
; 1.148 ; clock_divider:wrapper|counter_value[15] ; clock_divider:wrapper|counter_value[18] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.416      ;
; 1.148 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[6]  ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.416      ;
; 1.148 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[3]  ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.416      ;
; 1.148 ; clock_divider:wrapper|counter_value[6]  ; clock_divider:wrapper|counter_value[9]  ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.416      ;
; 1.148 ; clock_divider:wrapper|counter_value[22] ; clock_divider:wrapper|counter_value[25] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.416      ;
; 1.149 ; clock_divider:wrapper|counter_value[21] ; clock_divider:wrapper|counter_value[24] ; clk50        ; clk50       ; 0.000        ; 0.073      ; 1.417      ;
+-------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                    ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; clk50                        ; -1.331 ; -13.141       ;
; clock_divider:wrapper|clk_25 ; -0.359 ; -3.449        ;
+------------------------------+--------+---------------+


+------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                    ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; clock_divider:wrapper|clk_25 ; 0.289 ; 0.000         ;
; clk50                        ; 0.302 ; 0.000         ;
+------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary      ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; clk50                        ; -3.000 ; -38.112       ;
; clock_divider:wrapper|clk_25 ; -1.000 ; -24.000       ;
+------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk50'                                                                                                                              ;
+--------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.331 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.037     ; 2.281      ;
; -1.312 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.037     ; 2.262      ;
; -1.265 ; clock_divider:wrapper|counter_value[23] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.037     ; 2.215      ;
; -1.244 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.037     ; 2.194      ;
; -1.242 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.037     ; 2.192      ;
; -1.240 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.037     ; 2.190      ;
; -1.209 ; clock_divider:wrapper|counter_value[16] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.037     ; 2.159      ;
; -1.200 ; clock_divider:wrapper|counter_value[9]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.037     ; 2.150      ;
; -1.195 ; clock_divider:wrapper|counter_value[21] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.037     ; 2.145      ;
; -1.194 ; clock_divider:wrapper|counter_value[17] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.037     ; 2.144      ;
; -1.191 ; clock_divider:wrapper|counter_value[10] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.037     ; 2.141      ;
; -1.181 ; clock_divider:wrapper|counter_value[6]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.037     ; 2.131      ;
; -1.178 ; clock_divider:wrapper|counter_value[18] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.037     ; 2.128      ;
; -1.169 ; clock_divider:wrapper|counter_value[7]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.037     ; 2.119      ;
; -1.163 ; clock_divider:wrapper|counter_value[8]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.037     ; 2.113      ;
; -1.153 ; clock_divider:wrapper|counter_value[31] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.037     ; 2.103      ;
; -1.150 ; clock_divider:wrapper|counter_value[15] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.037     ; 2.100      ;
; -1.132 ; clock_divider:wrapper|counter_value[30] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.037     ; 2.082      ;
; -1.130 ; clock_divider:wrapper|counter_value[22] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.037     ; 2.080      ;
; -1.129 ; clock_divider:wrapper|counter_value[14] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.037     ; 2.079      ;
; -1.121 ; clock_divider:wrapper|counter_value[20] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.037     ; 2.071      ;
; -1.114 ; clock_divider:wrapper|counter_value[28] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.037     ; 2.064      ;
; -1.105 ; clock_divider:wrapper|counter_value[13] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.037     ; 2.055      ;
; -1.097 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.037     ; 2.047      ;
; -1.083 ; clock_divider:wrapper|counter_value[25] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.037     ; 2.033      ;
; -1.074 ; clock_divider:wrapper|counter_value[26] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.037     ; 2.024      ;
; -1.052 ; clock_divider:wrapper|counter_value[11] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.037     ; 2.002      ;
; -1.048 ; clock_divider:wrapper|counter_value[19] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.998      ;
; -1.045 ; clock_divider:wrapper|counter_value[27] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.995      ;
; -0.996 ; clock_divider:wrapper|counter_value[29] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.946      ;
; -0.992 ; clock_divider:wrapper|counter_value[12] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.942      ;
; -0.920 ; clock_divider:wrapper|counter_value[24] ; clock_divider:wrapper|clk_25            ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.870      ;
; -0.840 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.790      ;
; -0.836 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.786      ;
; -0.826 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.776      ;
; -0.788 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.738      ;
; -0.772 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[29] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.722      ;
; -0.769 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.719      ;
; -0.768 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[28] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.718      ;
; -0.765 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.715      ;
; -0.759 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.709      ;
; -0.758 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[29] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.708      ;
; -0.721 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.671      ;
; -0.720 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[28] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.670      ;
; -0.704 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[27] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.654      ;
; -0.701 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.651      ;
; -0.701 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[29] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.651      ;
; -0.700 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[26] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.650      ;
; -0.697 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.647      ;
; -0.697 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[28] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.647      ;
; -0.691 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.641      ;
; -0.691 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[29] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.641      ;
; -0.690 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[27] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.640      ;
; -0.653 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.603      ;
; -0.653 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[28] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.603      ;
; -0.652 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[26] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.602      ;
; -0.637 ; clock_divider:wrapper|counter_value[7]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.587      ;
; -0.636 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[25] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.586      ;
; -0.633 ; clock_divider:wrapper|counter_value[7]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.583      ;
; -0.633 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[29] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.583      ;
; -0.633 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[27] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.583      ;
; -0.632 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[24] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.582      ;
; -0.630 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.580      ;
; -0.629 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[28] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.579      ;
; -0.629 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[26] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.579      ;
; -0.623 ; clock_divider:wrapper|counter_value[6]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.573      ;
; -0.623 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[29] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.573      ;
; -0.623 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[27] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.573      ;
; -0.622 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[25] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.572      ;
; -0.609 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.559      ;
; -0.585 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[28] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.535      ;
; -0.585 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[26] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.535      ;
; -0.584 ; clock_divider:wrapper|counter_value[6]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.534      ;
; -0.584 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[24] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.534      ;
; -0.569 ; clock_divider:wrapper|counter_value[9]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.519      ;
; -0.569 ; clock_divider:wrapper|counter_value[7]  ; clock_divider:wrapper|counter_value[29] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.519      ;
; -0.568 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[23] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.518      ;
; -0.565 ; clock_divider:wrapper|counter_value[9]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.515      ;
; -0.565 ; clock_divider:wrapper|counter_value[7]  ; clock_divider:wrapper|counter_value[28] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.515      ;
; -0.565 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[27] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.515      ;
; -0.565 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[25] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.515      ;
; -0.564 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[22] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.514      ;
; -0.561 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[26] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.511      ;
; -0.561 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[24] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.511      ;
; -0.560 ; clock_divider:wrapper|counter_value[23] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.510      ;
; -0.555 ; clock_divider:wrapper|counter_value[8]  ; clock_divider:wrapper|counter_value[31] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.505      ;
; -0.555 ; clock_divider:wrapper|counter_value[6]  ; clock_divider:wrapper|counter_value[29] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.505      ;
; -0.555 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[27] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.505      ;
; -0.555 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[25] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.505      ;
; -0.554 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[23] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.504      ;
; -0.544 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.494      ;
; -0.539 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.489      ;
; -0.535 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.485      ;
; -0.517 ; clock_divider:wrapper|counter_value[8]  ; clock_divider:wrapper|counter_value[30] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.467      ;
; -0.517 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[26] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.467      ;
; -0.517 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[24] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.467      ;
; -0.516 ; clock_divider:wrapper|counter_value[6]  ; clock_divider:wrapper|counter_value[28] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.466      ;
; -0.516 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[22] ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.466      ;
; -0.507 ; clock_divider:wrapper|counter_value[9]  ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.457      ;
; -0.503 ; clock_divider:wrapper|counter_value[16] ; clock_divider:wrapper|counter_value[0]  ; clk50        ; clk50       ; 1.000        ; -0.037     ; 1.453      ;
+--------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divider:wrapper|clk_25'                                                                                                                                  ;
+--------+-------------------------------------+---------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                               ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -0.359 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterX[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.037     ; 1.309      ;
; -0.354 ; hvsync_generator:hvsync|CounterY[1] ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.045     ; 1.296      ;
; -0.350 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterX[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.037     ; 1.300      ;
; -0.336 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterX[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.037     ; 1.286      ;
; -0.332 ; hvsync_generator:hvsync|CounterY[0] ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.045     ; 1.274      ;
; -0.313 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterX[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.037     ; 1.263      ;
; -0.281 ; hvsync_generator:hvsync|CounterY[3] ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.045     ; 1.223      ;
; -0.278 ; hvsync_generator:hvsync|CounterX[3] ; hvsync_generator:hvsync|CounterX[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.037     ; 1.228      ;
; -0.271 ; hvsync_generator:hvsync|CounterY[2] ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.045     ; 1.213      ;
; -0.269 ; hvsync_generator:hvsync|CounterX[3] ; hvsync_generator:hvsync|CounterX[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.037     ; 1.219      ;
; -0.264 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterX[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.037     ; 1.214      ;
; -0.244 ; hvsync_generator:hvsync|CounterY[1] ; hvsync_generator:hvsync|CounterY[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.045     ; 1.186      ;
; -0.241 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterX[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.037     ; 1.191      ;
; -0.222 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterX[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.037     ; 1.172      ;
; -0.218 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|vga_HS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.037     ; 1.168      ;
; -0.217 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|vga_HS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.037     ; 1.167      ;
; -0.213 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterX[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.037     ; 1.163      ;
; -0.211 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterX[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.037     ; 1.161      ;
; -0.210 ; hvsync_generator:hvsync|CounterY[5] ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.045     ; 1.152      ;
; -0.208 ; hvsync_generator:hvsync|CounterY[4] ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.045     ; 1.150      ;
; -0.197 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterX[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.037     ; 1.147      ;
; -0.195 ; hvsync_generator:hvsync|CounterY[2] ; hvsync_generator:hvsync|vga_VS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.238     ; 0.944      ;
; -0.190 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterX[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.037     ; 1.140      ;
; -0.187 ; hvsync_generator:hvsync|CounterY[0] ; hvsync_generator:hvsync|CounterY[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.045     ; 1.129      ;
; -0.183 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterX[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.037     ; 1.133      ;
; -0.182 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterX[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.037     ; 1.132      ;
; -0.175 ; hvsync_generator:hvsync|CounterY[4] ; hvsync_generator:hvsync|vga_VS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.238     ; 0.924      ;
; -0.172 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterX[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.037     ; 1.122      ;
; -0.171 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterX[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.037     ; 1.121      ;
; -0.168 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterX[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.037     ; 1.118      ;
; -0.156 ; hvsync_generator:hvsync|CounterY[0] ; hvsync_generator:hvsync|CounterY[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.045     ; 1.098      ;
; -0.154 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterX[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.037     ; 1.104      ;
; -0.150 ; hvsync_generator:hvsync|CounterY[1] ; hvsync_generator:hvsync|CounterY[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.045     ; 1.092      ;
; -0.146 ; hvsync_generator:hvsync|CounterY[8] ; hvsync_generator:hvsync|vga_VS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.238     ; 0.895      ;
; -0.145 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterX[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.037     ; 1.095      ;
; -0.140 ; hvsync_generator:hvsync|CounterY[8] ; hvsync_generator:hvsync|inDisplayArea ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.238     ; 0.889      ;
; -0.138 ; hvsync_generator:hvsync|CounterY[7] ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.045     ; 1.080      ;
; -0.135 ; hvsync_generator:hvsync|CounterY[4] ; hvsync_generator:hvsync|CounterY[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.045     ; 1.077      ;
; -0.134 ; hvsync_generator:hvsync|CounterY[1] ; pixel[1]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.045     ; 1.076      ;
; -0.130 ; hvsync_generator:hvsync|CounterX[3] ; hvsync_generator:hvsync|CounterX[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.037     ; 1.080      ;
; -0.129 ; hvsync_generator:hvsync|CounterY[4] ; hvsync_generator:hvsync|CounterY[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.045     ; 1.071      ;
; -0.128 ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterX[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.037     ; 1.078      ;
; -0.128 ; hvsync_generator:hvsync|CounterY[6] ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.045     ; 1.070      ;
; -0.128 ; hvsync_generator:hvsync|CounterY[4] ; hvsync_generator:hvsync|CounterY[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.045     ; 1.070      ;
; -0.128 ; hvsync_generator:hvsync|CounterY[0] ; hvsync_generator:hvsync|CounterY[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.045     ; 1.070      ;
; -0.126 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.156      ; 1.269      ;
; -0.126 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.156      ; 1.269      ;
; -0.126 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.156      ; 1.269      ;
; -0.126 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.156      ; 1.269      ;
; -0.126 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.156      ; 1.269      ;
; -0.126 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.156      ; 1.269      ;
; -0.126 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.156      ; 1.269      ;
; -0.126 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.156      ; 1.269      ;
; -0.126 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.156      ; 1.269      ;
; -0.126 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[0]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.156      ; 1.269      ;
; -0.125 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.156      ; 1.268      ;
; -0.125 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.156      ; 1.268      ;
; -0.125 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.156      ; 1.268      ;
; -0.125 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.156      ; 1.268      ;
; -0.125 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.156      ; 1.268      ;
; -0.125 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.156      ; 1.268      ;
; -0.125 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.156      ; 1.268      ;
; -0.125 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.156      ; 1.268      ;
; -0.125 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.156      ; 1.268      ;
; -0.125 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[0]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.156      ; 1.268      ;
; -0.125 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterX[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.037     ; 1.075      ;
; -0.124 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|vga_HS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.037     ; 1.074      ;
; -0.124 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.156      ; 1.267      ;
; -0.124 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.156      ; 1.267      ;
; -0.124 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.156      ; 1.267      ;
; -0.124 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.156      ; 1.267      ;
; -0.124 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.156      ; 1.267      ;
; -0.124 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.156      ; 1.267      ;
; -0.124 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.156      ; 1.267      ;
; -0.124 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.156      ; 1.267      ;
; -0.124 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.156      ; 1.267      ;
; -0.124 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[0]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.156      ; 1.267      ;
; -0.118 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterX[0]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.037     ; 1.068      ;
; -0.117 ; hvsync_generator:hvsync|CounterY[5] ; hvsync_generator:hvsync|CounterY[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.045     ; 1.059      ;
; -0.114 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterX[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.037     ; 1.064      ;
; -0.114 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.156      ; 1.257      ;
; -0.114 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.156      ; 1.257      ;
; -0.114 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.156      ; 1.257      ;
; -0.114 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.156      ; 1.257      ;
; -0.114 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.156      ; 1.257      ;
; -0.114 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.156      ; 1.257      ;
; -0.114 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.156      ; 1.257      ;
; -0.114 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.156      ; 1.257      ;
; -0.114 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.156      ; 1.257      ;
; -0.114 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[0]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; 0.156      ; 1.257      ;
; -0.111 ; hvsync_generator:hvsync|CounterY[5] ; hvsync_generator:hvsync|CounterY[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.045     ; 1.053      ;
; -0.110 ; hvsync_generator:hvsync|CounterY[5] ; hvsync_generator:hvsync|CounterY[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.045     ; 1.052      ;
; -0.108 ; hvsync_generator:hvsync|CounterY[6] ; hvsync_generator:hvsync|CounterY[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.045     ; 1.050      ;
; -0.107 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterX[0]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.037     ; 1.057      ;
; -0.106 ; hvsync_generator:hvsync|CounterY[1] ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.045     ; 1.048      ;
; -0.106 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterX[0]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.037     ; 1.056      ;
; -0.106 ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterX[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.037     ; 1.056      ;
; -0.104 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterX[0]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.037     ; 1.054      ;
; -0.103 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterX[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.037     ; 1.053      ;
; -0.102 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterX[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 1.000        ; -0.037     ; 1.052      ;
+--------+-------------------------------------+---------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divider:wrapper|clk_25'                                                                                                                                    ;
+-------+---------------------------------------+---------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.289 ; hvsync_generator:hvsync|CounterX[9]   ; pixel[1]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.238      ; 0.611      ;
; 0.290 ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|vga_HS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.037      ; 0.411      ;
; 0.291 ; hvsync_generator:hvsync|CounterX[8]   ; pixel[1]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.238      ; 0.613      ;
; 0.296 ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|CounterY[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.045      ; 0.425      ;
; 0.297 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.045      ; 0.426      ;
; 0.298 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.045      ; 0.427      ;
; 0.301 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.037      ; 0.422      ;
; 0.302 ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.045      ; 0.431      ;
; 0.303 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.037      ; 0.424      ;
; 0.309 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.045      ; 0.438      ;
; 0.309 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[0]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.045      ; 0.438      ;
; 0.310 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|CounterX[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.037      ; 0.432      ;
; 0.315 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.037      ; 0.436      ;
; 0.317 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|vga_HS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.037      ; 0.438      ;
; 0.406 ; hvsync_generator:hvsync|CounterY[9]   ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.045      ; 0.535      ;
; 0.421 ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|vga_HS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.037      ; 0.542      ;
; 0.422 ; hvsync_generator:hvsync|CounterX[5]   ; hvsync_generator:hvsync|vga_HS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.037      ; 0.543      ;
; 0.425 ; hvsync_generator:hvsync|CounterX[6]   ; pixel[1]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.238      ; 0.747      ;
; 0.445 ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.045      ; 0.574      ;
; 0.446 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.045      ; 0.575      ;
; 0.449 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.045      ; 0.578      ;
; 0.450 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.037      ; 0.571      ;
; 0.456 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.045      ; 0.585      ;
; 0.459 ; hvsync_generator:hvsync|CounterX[5]   ; hvsync_generator:hvsync|CounterX[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.037      ; 0.580      ;
; 0.459 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.045      ; 0.588      ;
; 0.464 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.045      ; 0.594      ;
; 0.467 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.045      ; 0.596      ;
; 0.468 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.037      ; 0.589      ;
; 0.469 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.037      ; 0.590      ;
; 0.470 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.045      ; 0.599      ;
; 0.471 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.037      ; 0.592      ;
; 0.471 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.037      ; 0.592      ;
; 0.473 ; hvsync_generator:hvsync|CounterX[7]   ; pixel[1]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.238      ; 0.795      ;
; 0.474 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.037      ; 0.595      ;
; 0.488 ; hvsync_generator:hvsync|inDisplayArea ; pixel[1]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.238      ; 0.810      ;
; 0.494 ; hvsync_generator:hvsync|CounterY[8]   ; pixel[1]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.045      ; 0.623      ;
; 0.507 ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|CounterX[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.037      ; 0.628      ;
; 0.509 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.045      ; 0.638      ;
; 0.510 ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|inDisplayArea ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.037      ; 0.631      ;
; 0.511 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.045      ; 0.640      ;
; 0.512 ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|CounterY[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.045      ; 0.641      ;
; 0.512 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.045      ; 0.641      ;
; 0.512 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.045      ; 0.641      ;
; 0.514 ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|CounterY[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.045      ; 0.643      ;
; 0.515 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.045      ; 0.644      ;
; 0.516 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.037      ; 0.637      ;
; 0.517 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.045      ; 0.646      ;
; 0.519 ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.045      ; 0.648      ;
; 0.520 ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|CounterY[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.045      ; 0.649      ;
; 0.522 ; hvsync_generator:hvsync|CounterX[5]   ; hvsync_generator:hvsync|CounterX[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.037      ; 0.643      ;
; 0.522 ; hvsync_generator:hvsync|CounterX[5]   ; hvsync_generator:hvsync|CounterX[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.037      ; 0.643      ;
; 0.525 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.045      ; 0.654      ;
; 0.527 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.037      ; 0.648      ;
; 0.527 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.037      ; 0.648      ;
; 0.528 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.045      ; 0.657      ;
; 0.529 ; hvsync_generator:hvsync|CounterX[1]   ; pixel[1]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.238      ; 0.851      ;
; 0.530 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.037      ; 0.651      ;
; 0.531 ; hvsync_generator:hvsync|CounterY[7]   ; pixel[1]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.045      ; 0.660      ;
; 0.531 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.045      ; 0.660      ;
; 0.533 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.045      ; 0.662      ;
; 0.536 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.045      ; 0.665      ;
; 0.537 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.037      ; 0.658      ;
; 0.537 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.037      ; 0.658      ;
; 0.539 ; hvsync_generator:hvsync|CounterX[3]   ; pixel[1]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.238      ; 0.861      ;
; 0.540 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[4]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.037      ; 0.661      ;
; 0.543 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|vga_HS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.037      ; 0.664      ;
; 0.545 ; hvsync_generator:hvsync|CounterY[9]   ; hvsync_generator:hvsync|CounterY[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.045      ; 0.674      ;
; 0.546 ; hvsync_generator:hvsync|CounterY[9]   ; hvsync_generator:hvsync|CounterY[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.045      ; 0.675      ;
; 0.548 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|vga_VS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; -0.156     ; 0.476      ;
; 0.548 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[0]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.037      ; 0.669      ;
; 0.552 ; hvsync_generator:hvsync|CounterY[9]   ; hvsync_generator:hvsync|CounterY[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.045      ; 0.681      ;
; 0.552 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|vga_HS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.037      ; 0.673      ;
; 0.574 ; hvsync_generator:hvsync|CounterX[5]   ; pixel[1]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.238      ; 0.896      ;
; 0.576 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.045      ; 0.705      ;
; 0.576 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.045      ; 0.705      ;
; 0.578 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.045      ; 0.707      ;
; 0.579 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.037      ; 0.700      ;
; 0.580 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.045      ; 0.709      ;
; 0.580 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.045      ; 0.709      ;
; 0.581 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.045      ; 0.710      ;
; 0.582 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|vga_VS        ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; -0.156     ; 0.510      ;
; 0.582 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[9]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.045      ; 0.711      ;
; 0.583 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.045      ; 0.712      ;
; 0.583 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[2]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.045      ; 0.712      ;
; 0.588 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[5]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.045      ; 0.717      ;
; 0.590 ; hvsync_generator:hvsync|CounterX[0]   ; pixel[1]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.238      ; 0.912      ;
; 0.591 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.045      ; 0.720      ;
; 0.594 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.045      ; 0.723      ;
; 0.596 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.037      ; 0.717      ;
; 0.597 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.045      ; 0.726      ;
; 0.600 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[7]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.037      ; 0.721      ;
; 0.606 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[6]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.037      ; 0.727      ;
; 0.608 ; hvsync_generator:hvsync|CounterY[3]   ; pixel[1]                              ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.045      ; 0.737      ;
; 0.623 ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|CounterX[8]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.037      ; 0.744      ;
; 0.639 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[1]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.045      ; 0.768      ;
; 0.640 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[3]   ; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 0.000        ; 0.045      ; 0.769      ;
+-------+---------------------------------------+---------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk50'                                                                                                                                              ;
+-------+-----------------------------------------+-----------------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+------------------------------+-------------+--------------+------------+------------+
; 0.302 ; clock_divider:wrapper|counter_value[15] ; clock_divider:wrapper|counter_value[15] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; clock_divider:wrapper|counter_value[31] ; clock_divider:wrapper|counter_value[31] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; clock_divider:wrapper|counter_value[13] ; clock_divider:wrapper|counter_value[13] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[5]  ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[3]  ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; clock_divider:wrapper|counter_value[29] ; clock_divider:wrapper|counter_value[29] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; clock_divider:wrapper|counter_value[27] ; clock_divider:wrapper|counter_value[27] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; clock_divider:wrapper|counter_value[21] ; clock_divider:wrapper|counter_value[21] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; clock_divider:wrapper|counter_value[19] ; clock_divider:wrapper|counter_value[19] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; clock_divider:wrapper|counter_value[17] ; clock_divider:wrapper|counter_value[17] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; clock_divider:wrapper|counter_value[11] ; clock_divider:wrapper|counter_value[11] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; clock_divider:wrapper|counter_value[7]  ; clock_divider:wrapper|counter_value[7]  ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; clock_divider:wrapper|counter_value[6]  ; clock_divider:wrapper|counter_value[6]  ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[1]  ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; clock_divider:wrapper|counter_value[25] ; clock_divider:wrapper|counter_value[25] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; clock_divider:wrapper|counter_value[23] ; clock_divider:wrapper|counter_value[23] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; clock_divider:wrapper|counter_value[22] ; clock_divider:wrapper|counter_value[22] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; clock_divider:wrapper|counter_value[16] ; clock_divider:wrapper|counter_value[16] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; clock_divider:wrapper|counter_value[14] ; clock_divider:wrapper|counter_value[14] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; clock_divider:wrapper|counter_value[9]  ; clock_divider:wrapper|counter_value[9]  ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; clock_divider:wrapper|counter_value[8]  ; clock_divider:wrapper|counter_value[8]  ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[2]  ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; clock_divider:wrapper|counter_value[30] ; clock_divider:wrapper|counter_value[30] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; clock_divider:wrapper|counter_value[24] ; clock_divider:wrapper|counter_value[24] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; clock_divider:wrapper|counter_value[20] ; clock_divider:wrapper|counter_value[20] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; clock_divider:wrapper|counter_value[18] ; clock_divider:wrapper|counter_value[18] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; clock_divider:wrapper|counter_value[12] ; clock_divider:wrapper|counter_value[12] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; clock_divider:wrapper|counter_value[10] ; clock_divider:wrapper|counter_value[10] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[4]  ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; clock_divider:wrapper|counter_value[28] ; clock_divider:wrapper|counter_value[28] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; clock_divider:wrapper|counter_value[26] ; clock_divider:wrapper|counter_value[26] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.428      ;
; 0.425 ; clock_divider:wrapper|clk_25            ; clock_divider:wrapper|clk_25            ; clock_divider:wrapper|clk_25 ; clk50       ; 0.000        ; 1.191      ; 1.835      ;
; 0.451 ; clock_divider:wrapper|counter_value[15] ; clock_divider:wrapper|counter_value[16] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.572      ;
; 0.452 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[6]  ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; clock_divider:wrapper|counter_value[13] ; clock_divider:wrapper|counter_value[14] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[4]  ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.573      ;
; 0.453 ; clock_divider:wrapper|counter_value[21] ; clock_divider:wrapper|counter_value[22] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; clock_divider:wrapper|counter_value[7]  ; clock_divider:wrapper|counter_value[8]  ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[2]  ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; clock_divider:wrapper|counter_value[29] ; clock_divider:wrapper|counter_value[30] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; clock_divider:wrapper|counter_value[19] ; clock_divider:wrapper|counter_value[20] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; clock_divider:wrapper|counter_value[17] ; clock_divider:wrapper|counter_value[18] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; clock_divider:wrapper|counter_value[11] ; clock_divider:wrapper|counter_value[12] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; clock_divider:wrapper|counter_value[27] ; clock_divider:wrapper|counter_value[28] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; clock_divider:wrapper|counter_value[23] ; clock_divider:wrapper|counter_value[24] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; clock_divider:wrapper|counter_value[9]  ; clock_divider:wrapper|counter_value[10] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; clock_divider:wrapper|counter_value[25] ; clock_divider:wrapper|counter_value[26] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.575      ;
; 0.462 ; clock_divider:wrapper|counter_value[6]  ; clock_divider:wrapper|counter_value[7]  ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.583      ;
; 0.462 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[1]  ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.583      ;
; 0.463 ; clock_divider:wrapper|counter_value[14] ; clock_divider:wrapper|counter_value[15] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[3]  ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; clock_divider:wrapper|counter_value[16] ; clock_divider:wrapper|counter_value[17] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; clock_divider:wrapper|counter_value[22] ; clock_divider:wrapper|counter_value[23] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; clock_divider:wrapper|counter_value[8]  ; clock_divider:wrapper|counter_value[9]  ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; clock_divider:wrapper|counter_value[30] ; clock_divider:wrapper|counter_value[31] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; clock_divider:wrapper|counter_value[12] ; clock_divider:wrapper|counter_value[13] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[5]  ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; clock_divider:wrapper|counter_value[20] ; clock_divider:wrapper|counter_value[21] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; clock_divider:wrapper|counter_value[18] ; clock_divider:wrapper|counter_value[19] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; clock_divider:wrapper|counter_value[10] ; clock_divider:wrapper|counter_value[11] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; clock_divider:wrapper|counter_value[24] ; clock_divider:wrapper|counter_value[25] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; clock_divider:wrapper|counter_value[28] ; clock_divider:wrapper|counter_value[29] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; clock_divider:wrapper|counter_value[26] ; clock_divider:wrapper|counter_value[27] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; clock_divider:wrapper|counter_value[6]  ; clock_divider:wrapper|counter_value[8]  ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; clock_divider:wrapper|counter_value[0]  ; clock_divider:wrapper|counter_value[2]  ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; clock_divider:wrapper|counter_value[14] ; clock_divider:wrapper|counter_value[16] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; clock_divider:wrapper|counter_value[2]  ; clock_divider:wrapper|counter_value[4]  ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; clock_divider:wrapper|counter_value[16] ; clock_divider:wrapper|counter_value[18] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; clock_divider:wrapper|counter_value[22] ; clock_divider:wrapper|counter_value[24] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; clock_divider:wrapper|counter_value[8]  ; clock_divider:wrapper|counter_value[10] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; clock_divider:wrapper|counter_value[4]  ; clock_divider:wrapper|counter_value[6]  ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; clock_divider:wrapper|counter_value[12] ; clock_divider:wrapper|counter_value[14] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; clock_divider:wrapper|counter_value[20] ; clock_divider:wrapper|counter_value[22] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; clock_divider:wrapper|counter_value[18] ; clock_divider:wrapper|counter_value[20] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; clock_divider:wrapper|counter_value[10] ; clock_divider:wrapper|counter_value[12] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; clock_divider:wrapper|counter_value[24] ; clock_divider:wrapper|counter_value[26] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; clock_divider:wrapper|counter_value[28] ; clock_divider:wrapper|counter_value[30] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.589      ;
; 0.468 ; clock_divider:wrapper|counter_value[26] ; clock_divider:wrapper|counter_value[28] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.589      ;
; 0.514 ; clock_divider:wrapper|counter_value[15] ; clock_divider:wrapper|counter_value[17] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.635      ;
; 0.515 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[7]  ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.636      ;
; 0.515 ; clock_divider:wrapper|counter_value[13] ; clock_divider:wrapper|counter_value[15] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.636      ;
; 0.515 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[5]  ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.636      ;
; 0.516 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[3]  ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; clock_divider:wrapper|counter_value[21] ; clock_divider:wrapper|counter_value[23] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; clock_divider:wrapper|counter_value[7]  ; clock_divider:wrapper|counter_value[9]  ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; clock_divider:wrapper|counter_value[29] ; clock_divider:wrapper|counter_value[31] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; clock_divider:wrapper|counter_value[11] ; clock_divider:wrapper|counter_value[13] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; clock_divider:wrapper|counter_value[19] ; clock_divider:wrapper|counter_value[21] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; clock_divider:wrapper|counter_value[17] ; clock_divider:wrapper|counter_value[19] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; clock_divider:wrapper|counter_value[27] ; clock_divider:wrapper|counter_value[29] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.637      ;
; 0.517 ; clock_divider:wrapper|counter_value[9]  ; clock_divider:wrapper|counter_value[11] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; clock_divider:wrapper|counter_value[23] ; clock_divider:wrapper|counter_value[25] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; clock_divider:wrapper|counter_value[25] ; clock_divider:wrapper|counter_value[27] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; clock_divider:wrapper|counter_value[15] ; clock_divider:wrapper|counter_value[18] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; clock_divider:wrapper|counter_value[5]  ; clock_divider:wrapper|counter_value[8]  ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.639      ;
; 0.518 ; clock_divider:wrapper|counter_value[13] ; clock_divider:wrapper|counter_value[16] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.639      ;
; 0.518 ; clock_divider:wrapper|counter_value[3]  ; clock_divider:wrapper|counter_value[6]  ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.639      ;
; 0.519 ; clock_divider:wrapper|counter_value[1]  ; clock_divider:wrapper|counter_value[4]  ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; clock_divider:wrapper|counter_value[21] ; clock_divider:wrapper|counter_value[24] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; clock_divider:wrapper|counter_value[7]  ; clock_divider:wrapper|counter_value[10] ; clk50                        ; clk50       ; 0.000        ; 0.037      ; 0.640      ;
+-------+-----------------------------------------+-----------------------------------------+------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                        ;
+-------------------------------+---------+-------+----------+---------+---------------------+
; Clock                         ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack              ; -4.403  ; 0.289 ; N/A      ; N/A     ; -3.000              ;
;  clk50                        ; -4.403  ; 0.302 ; N/A      ; N/A     ; -3.000              ;
;  clock_divider:wrapper|clk_25 ; -2.155  ; 0.289 ; N/A      ; N/A     ; -1.487              ;
; Design-wide TNS               ; -110.34 ; 0.0   ; 0.0      ; 0.0     ; -87.759             ;
;  clk50                        ; -70.851 ; 0.000 ; N/A      ; N/A     ; -52.071             ;
;  clock_divider:wrapper|clk_25 ; -39.489 ; 0.000 ; N/A      ; N/A     ; -35.688             ;
+-------------------------------+---------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                               ;
+----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin      ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led1     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led2     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led3     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led4     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pix0     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pix1     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pix2     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hsyncout ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vsyncout ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk50                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin      ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led3     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led4     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; pix0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; pix1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; pix2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; hsyncout ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vsyncout ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin      ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led3     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led4     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; pix0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; pix1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; pix2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; hsyncout ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vsyncout ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin      ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led3     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led4     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; pix0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; pix1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; pix2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; hsyncout ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vsyncout ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                         ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; clk50                        ; clk50                        ; 592      ; 0        ; 0        ; 0        ;
; clock_divider:wrapper|clk_25 ; clk50                        ; 1        ; 1        ; 0        ; 0        ;
; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 339      ; 0        ; 0        ; 0        ;
+------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                          ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; clk50                        ; clk50                        ; 592      ; 0        ; 0        ; 0        ;
; clock_divider:wrapper|clk_25 ; clk50                        ; 1        ; 1        ; 0        ; 0        ;
; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; 339      ; 0        ; 0        ; 0        ;
+------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 3     ; 3    ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------+
; Clock Status Summary                                                             ;
+------------------------------+------------------------------+------+-------------+
; Target                       ; Clock                        ; Type ; Status      ;
+------------------------------+------------------------------+------+-------------+
; clk50                        ; clk50                        ; Base ; Constrained ;
; clock_divider:wrapper|clk_25 ; clock_divider:wrapper|clk_25 ; Base ; Constrained ;
+------------------------------+------------------------------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; hsyncout    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pix1        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vsyncout    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; hsyncout    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pix1        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vsyncout    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Tue Apr 19 15:42:41 2022
Info: Command: quartus_sta rzfpga_pc -c rzfpga_pc
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'rzfpga_pc.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_divider:wrapper|clk_25 clock_divider:wrapper|clk_25
    Info (332105): create_clock -period 1.000 -name clk50 clk50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.403
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.403             -70.851 clk50 
    Info (332119):    -2.155             -39.489 clock_divider:wrapper|clk_25 
Info (332146): Worst-case hold slack is 0.683
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.683               0.000 clock_divider:wrapper|clk_25 
    Info (332119):     0.760               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -52.071 clk50 
    Info (332119):    -1.487             -35.688 clock_divider:wrapper|clk_25 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.081
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.081             -59.932 clk50 
    Info (332119):    -1.871             -34.366 clock_divider:wrapper|clk_25 
Info (332146): Worst-case hold slack is 0.617
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.617               0.000 clock_divider:wrapper|clk_25 
    Info (332119):     0.704               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -52.071 clk50 
    Info (332119):    -1.487             -35.688 clock_divider:wrapper|clk_25 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.331
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.331             -13.141 clk50 
    Info (332119):    -0.359              -3.449 clock_divider:wrapper|clk_25 
Info (332146): Worst-case hold slack is 0.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.289               0.000 clock_divider:wrapper|clk_25 
    Info (332119):     0.302               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -38.112 clk50 
    Info (332119):    -1.000             -24.000 clock_divider:wrapper|clk_25 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4760 megabytes
    Info: Processing ended: Tue Apr 19 15:42:42 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


