# memory-circuit

# Hspice Projects
This repository contains implementations of different components using HPICE.
- Gates
- SRAM
- DRAM
- TCAM

## Gates
  - inverter.sp
  <img src="https://github.com/hutzuyang/memory-circuit/blob/ad081c9dc41ef3ec53a8074b1384abfd4b357c9f/homework1-gate/EE8074-Spring%202023%20Homework%20%231_page-0001.jpg" width="50%" height="50%">
  
  - NAND.sp、NOR.sp、XOR.sp、transmission.sp
  <img src="https://github.com/hutzuyang/memory-circuit/blob/63ad7d56be06753de23b46666b94a5d8eb32568c/homework1-gate/EE8074-Spring%202023%20Homework%20%231_page-0002.jpg" width="50%" height="50%">
  
  - MUX.sp decoder.sp
  <img src="https://github.com/hutzuyang/memory-circuit/blob/63ad7d56be06753de23b46666b94a5d8eb32568c/homework1-gate/EE8074-Spring%202023%20Homework%20%231_page-0003.jpg" width="50%" height="50%">
  

## SRAM
  - 6T-SRAM cell
  - 8T-SRAM cell
<img src="https://github.com/xkllkx/Hspice/blob/main/SRAM/SRAM.png" width="50%" height="50%">

##  High-Frequency Divider by D flip-flop
### Goal：Design a Frequency Divider and measure the highest operating frequency and power consumption.
<img src="https://github.com/xkllkx/Hspice/blob/main/High%20frequency%20divider/Midterm_Project.drawio.png" width="50%" height="50%">

##  Manchester Adder
<img src="https://github.com/xkllkx/Hspice/blob/main/Manchester%20Adder/Final_Project.drawio.png" width="100%" height="100%">
