Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Nov 12 23:00:39 2024
| Host         : DESKTOP-751E0DS running 64-bit major release  (build 9200)
| Command      : report_methodology -file rotateLED_methodology_drc_routed.rpt -pb rotateLED_methodology_drc_routed.pb -rpx rotateLED_methodology_drc_routed.rpx
| Design       : rotateLED
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 17
+-----------+----------+--------------------------------+------------+
| Rule      | Severity | Description                    | Violations |
+-----------+----------+--------------------------------+------------+
| TIMING-20 | Warning  | Non-clocked latch              | 16         |
| LATCH-1   | Advisory | Existing latches in the design | 1          |
+-----------+----------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-20#1 Warning
Non-clocked latch  
The latch genblk1[0].u0/D1/d1/q_reg cannot be properly analyzed as its control pin genblk1[0].u0/D1/d1/q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch genblk1[0].u0/D1/d2/q_reg cannot be properly analyzed as its control pin genblk1[0].u0/D1/d2/q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch genblk1[1].u1/D1/d1/q_reg cannot be properly analyzed as its control pin genblk1[1].u1/D1/d1/q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch genblk1[1].u1/D1/d2/q_reg cannot be properly analyzed as its control pin genblk1[1].u1/D1/d2/q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch genblk1[2].u1/D1/d1/q_reg cannot be properly analyzed as its control pin genblk1[2].u1/D1/d1/q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch genblk1[2].u1/D1/d2/q_reg cannot be properly analyzed as its control pin genblk1[2].u1/D1/d2/q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch genblk1[3].u1/D1/d1/q_reg cannot be properly analyzed as its control pin genblk1[3].u1/D1/d1/q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch genblk1[3].u1/D1/d2/q_reg cannot be properly analyzed as its control pin genblk1[3].u1/D1/d2/q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch genblk1[4].u1/D1/d1/q_reg cannot be properly analyzed as its control pin genblk1[4].u1/D1/d1/q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch genblk1[4].u1/D1/d2/q_reg cannot be properly analyzed as its control pin genblk1[4].u1/D1/d2/q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch genblk1[5].u1/D1/d1/q_reg cannot be properly analyzed as its control pin genblk1[5].u1/D1/d1/q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch genblk1[5].u1/D1/d2/q_reg cannot be properly analyzed as its control pin genblk1[5].u1/D1/d2/q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch genblk1[6].u1/D1/d1/q_reg cannot be properly analyzed as its control pin genblk1[6].u1/D1/d1/q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch genblk1[6].u1/D1/d2/q_reg cannot be properly analyzed as its control pin genblk1[6].u1/D1/d2/q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch genblk1[7].u1/D1/d1/q_reg cannot be properly analyzed as its control pin genblk1[7].u1/D1/d1/q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch genblk1[7].u1/D1/d2/q_reg cannot be properly analyzed as its control pin genblk1[7].u1/D1/d2/q_reg/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 16 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


