/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [24:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [18:0] celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [10:0] celloutsig_0_3z;
  wire [14:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [12:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire [6:0] celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = ~(celloutsig_1_2z | celloutsig_1_5z);
  assign celloutsig_1_0z = ~in_data[125];
  assign celloutsig_0_6z = ~((in_data[27] | celloutsig_0_5z) & celloutsig_0_2z);
  assign celloutsig_0_10z = ~((celloutsig_0_8z | celloutsig_0_7z[5]) & celloutsig_0_4z[9]);
  assign celloutsig_0_0z = in_data[6] | ~(in_data[38]);
  assign celloutsig_1_2z = celloutsig_1_0z | ~(celloutsig_1_0z);
  assign celloutsig_1_5z = in_data[160] | ~(celloutsig_1_3z[1]);
  assign celloutsig_1_1z = ~(in_data[124] ^ in_data[133]);
  assign celloutsig_1_14z = ~(celloutsig_1_9z[1] ^ celloutsig_1_5z);
  assign celloutsig_1_17z = ~(celloutsig_1_0z ^ celloutsig_1_14z);
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _00_ <= 25'h0000000;
    else _00_ <= { in_data[80:57], celloutsig_0_2z };
  assign celloutsig_1_18z = { celloutsig_1_6z[8:5], celloutsig_1_0z, celloutsig_1_17z, celloutsig_1_1z } & celloutsig_1_3z[9:3];
  assign celloutsig_0_5z = { celloutsig_0_3z[9:2], celloutsig_0_0z, celloutsig_0_2z } <= { celloutsig_0_4z[7:0], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_8z = { celloutsig_0_7z[1], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z } <= { celloutsig_0_4z[13:1], celloutsig_0_0z };
  assign celloutsig_1_19z = { celloutsig_1_3z[9:8], celloutsig_1_4z } * { in_data[159:154], celloutsig_1_11z, in_data[125], celloutsig_1_11z };
  assign celloutsig_0_13z = - _00_[23:17];
  assign celloutsig_0_3z = - { in_data[27:26], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_4z = { in_data[106], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z } | in_data[111:105];
  assign celloutsig_0_2z = | in_data[72:54];
  assign celloutsig_1_6z = { in_data[134], celloutsig_1_0z, celloutsig_1_4z } >> { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_8z = celloutsig_1_6z[7:4] >> in_data[163:160];
  assign celloutsig_0_1z = { in_data[57:55], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } >>> in_data[74:69];
  assign celloutsig_0_12z = in_data[61:43] >>> { _00_[23:6], celloutsig_0_10z };
  assign celloutsig_0_7z = { in_data[41:30], celloutsig_0_6z } ~^ { celloutsig_0_4z[14:11], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_1_9z = in_data[154:151] ~^ celloutsig_1_8z;
  assign celloutsig_0_4z = { in_data[49:41], celloutsig_0_1z } ^ { in_data[95:82], celloutsig_0_0z };
  assign celloutsig_1_3z = { in_data[120:117], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z } ^ in_data[170:161];
  assign { out_data[134:128], out_data[104:96], out_data[50:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z, celloutsig_0_13z };
endmodule
