```
module top_module (
    input clk,
    input reset,
    input [31:0] in,
    output reg [31:0] out
);

    reg [31:0] reg_in_prev;

    always @(posedge clk) begin
        if (reset) begin
            out <= 32'b0;
        end else begin
            reg_in_prev <= in;
            out <= out | ((reg_in_prev == 32'hFFFFFFFF) & (in == 32'b0));
        end
    end

endmodule
```