m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 1/simulation/modelsim
Ecounter_updn_n_bit
Z1 w1536244294
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z5 8C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 1/Counter_updn_n_bit.vhdl
Z6 FC:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 1/Counter_updn_n_bit.vhdl
l0
L31
VB7S>jMiKJBNTDzKmAOlVT0
!s100 D`0ff<XW5koAB`g]M?@z_0
Z7 OV;C;10.5b;63
33
Z8 !s110 1536849821
!i10b 1
Z9 !s108 1536849821.000000
Z10 !s90 -reportprogress|300|-2008|-work|work|C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 1/Counter_updn_n_bit.vhdl|
Z11 !s107 C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 1/Counter_updn_n_bit.vhdl|
!i113 1
Z12 o-2008 -work work
Z13 tExplicit 1 CvgOpt 0
Abehavioral
R2
R3
R4
DEx4 work 18 counter_updn_n_bit 0 22 B7S>jMiKJBNTDzKmAOlVT0
l49
L43
VhiVc?FmVn53dmS>]]0;G_0
!s100 kbafKl40a@AkBi^@A=V`L3
R7
33
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Ecounter_updn_n_bit_tb
Z14 w1536849801
R3
R4
R0
Z15 8C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 1/Counter_updn_n_bit_tb.vhdl
Z16 FC:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 1/Counter_updn_n_bit_tb.vhdl
l0
L16
VbKYHbl;Rab_[=]H^6OLk02
!s100 6:;Ch4z1P7HAM>T_C9JHl2
R7
33
R8
!i10b 1
R9
Z17 !s90 -reportprogress|300|-2008|-work|work|C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 1/Counter_updn_n_bit_tb.vhdl|
Z18 !s107 C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 1/Counter_updn_n_bit_tb.vhdl|
!i113 1
R12
R13
Atestbench
R3
R4
DEx4 work 21 counter_updn_n_bit_tb 0 22 bKYHbl;Rab_[=]H^6OLk02
l43
L23
VlMWjEB@RPe1][06<S8;aK2
!s100 nRfYFamWAbi>RlUhF3FUX1
R7
33
R8
!i10b 1
R9
R17
R18
!i113 1
R12
R13
