// Seed: 1502251891
module module_0 (
    output tri1 id_0,
    output supply0 id_1,
    output wire id_2,
    input wand id_3,
    output uwire id_4,
    output wor id_5,
    output tri1 id_6
);
  logic id_8;
endmodule
module module_1 (
    output tri0 id_0
    , id_10,
    output supply0 id_1,
    output supply1 id_2,
    output supply0 id_3,
    output wand id_4,
    input supply1 id_5,
    output tri0 id_6,
    input supply0 id_7,
    input tri0 id_8
);
  assign id_6 = id_8 > id_7;
  logic id_11 = id_8;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_1,
      id_8,
      id_6,
      id_1,
      id_3
  );
  assign modCall_1.id_5 = 0;
endmodule
