
----------------------------------------------------------------------------
--                            Design Analysis                             --
----------------------------------------------------------------------------
Analyze pcore ib_test_harness_plb_if ...

INFO:MDT - Generic parameter C_BASEADDR/C_HIGHADDR will not be used since user
   does not have any register space ...

----------------------------------------------------------------------------
--                            File Generation                             --
----------------------------------------------------------------------------
Creating HDL source directory ...
Generating top peripheral VHDL template ...
Generating stub user logic VHDL template ...
HDL templates successfully generated ...
Creating data directory ...
Generating XPS inteface files ...
Compiling vhdl file
"/remote/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/
proc_common_pkg.vhd" in Library proc_common_v2_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file
"/remote/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/
or_muxcy.vhd" in Library proc_common_v2_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file
"/remote/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/
family_support.vhd" in Library proc_common_v2_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file
"/remote/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/
counter_f.vhd" in Library proc_common_v2_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file
"/remote/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/
pselect_f.vhd" in Library proc_common_v2_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file
"/remote/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/
or_gate128.vhd" in Library proc_common_v2_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file
"/remote/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/
ipif_pkg.vhd" in Library proc_common_v2_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file
"/remote/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/h
dl/vhdl/plb_address_decoder.vhd" in Library plbv46_slave_single_v1_00_a.
Entity <plb_address_decoder> compiled.
Entity <plb_address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file
"/remote/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/h
dl/vhdl/plb_slave_attachment.vhd" in Library plbv46_slave_single_v1_00_a.
Entity <plb_slave_attachment> compiled.
Entity <plb_slave_attachment> (Architecture <implementation>) compiled.
Compiling vhdl file
"/remote/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/h
dl/vhdl/plbv46_slave_single.vhd" in Library plbv46_slave_single_v1_00_a.
Entity <plbv46_slave_single> compiled.
Entity <plbv46_slave_single> (Architecture <implementation>) compiled.
Compiling vhdl file
"/tmp/infinibandfpga/Test_Harness/MyProcessorIPLib/pcores/ib_test_harness_plb_if
_v1_00_a/data/../hdl/vhdl/user_logic.vhd" in Library
ib_test_harness_plb_if_v1_00_a.
Entity <user_logic> compiled.
Entity <user_logic> (Architecture <IMP>) compiled.
Compiling vhdl file
"/tmp/infinibandfpga/Test_Harness/MyProcessorIPLib/pcores/ib_test_harness_plb_if
_v1_00_a/data/../hdl/vhdl/ib_test_harness_plb_if.vhd" in Library
ib_test_harness_plb_if_v1_00_a.
Entity <ib_test_harness_plb_if> compiled.
Entity <ib_test_harness_plb_if> (Architecture <IMP>) compiled.


Analyzing HDL attributes ...
INFO:MDT - IPTYPE set to value : PERIPHERAL
INFO:MDT - IMP_NETLIST set to value : TRUE
INFO:MDT - HDL set to value : VHDL
XPS interface files successfully generated ...
Creating development directory ...
Generating command option file ...
Generating readme file ...
Development misc files successfully generated ...
No ProjNavigator support files will be generated at this time ...
No XST synthesis support files will be generated at this time ...
No BFM simulation files will be generated at this time ...
Creating software driver data directory ...
Generating software driver XPS interface (mdd/tcl) files ...
Software driver data definition file (.mdd) successfully generated ...
Software driver data generation file (.tcl) successfully generated ...
Creating software driver src directory ...
Generating software driver template files ...
Software driver compile file (Makefile) successfully generated ...
Software driver header file (.h) successfully generated ...
Software driver source file (.c) successfully generated ...
Software driver SelfTest file (.c) successfully generated ...
Software driver template files successfully generated ...

----------------------------------------------------------------------------
--                              Final Report                              --
----------------------------------------------------------------------------
Thank you for using Create and Import Peripheral Wizard! Please find your
peripheral hardware templates under
/tmp/infinibandfpga/Test_Harness/MyProcessorIPLib/pcores/ib_test_harness_plb_if_
v1_00_a and peripheral software templates under
/tmp/infinibandfpga/Test_Harness/MyProcessorIPLib/drivers/ib_test_harness_plb_if
_v1_00_a respectively.

Peripheral Summary:

  top name       : ib_test_harness_plb_if
  version        : 1.00.a
  type           : PLB (v4.6) slave
  features       : slave attachment
                   user memory spaces

Address Block Summary:

  user memory 0  : C_MEM0_BASEADDR
                 : C_MEM0_HIGHADDR

File Summary

  - HDL source -
/tmp/infinibandfpga/Test_Harness/MyProcessorIPLib/pcores/ib_test_harness_plb_if_
v1_00_a/hdl
  top entity     : vhdl/ib_test_harness_plb_if.vhd
  user logic     : vhdl/user_logic.vhd

  - XPS interface -
/tmp/infinibandfpga/Test_Harness/MyProcessorIPLib/pcores/ib_test_harness_plb_if_
v1_00_a/data
  mpd            : ib_test_harness_plb_if_v2_1_0.mpd
  pao            : ib_test_harness_plb_if_v2_1_0.pao

  - Misc file -
/tmp/infinibandfpga/Test_Harness/MyProcessorIPLib/pcores/ib_test_harness_plb_if_
v1_00_a/devl
  help           : README.txt
  option         : ipwiz.opt
  log            : ipwiz.log

  - Driver source -
/tmp/infinibandfpga/Test_Harness/MyProcessorIPLib/drivers/ib_test_harness_plb_if
_v1_00_a/src
  makefile       : Makefile
  header         : ib_test_harness_plb_if.h
  source         : ib_test_harness_plb_if.c
  selftest       : ib_test_harness_plb_if_selftest.c

  - Driver interface -
/tmp/infinibandfpga/Test_Harness/MyProcessorIPLib/drivers/ib_test_harness_plb_if
_v1_00_a/data
  mdd            : ib_test_harness_plb_if_v2_1_0.mdd
  tcl            : ib_test_harness_plb_if_v2_1_0.tcl


