Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Jun 18 00:26:16 2025
| Host         : temp-mati running 64-bit Linux Mint 22.1
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    45          
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-18  Warning           Missing input or output delay  2           
TIMING-23  Warning           Combinational loop found       28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (45)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (115)
5. checking no_input_delay (0)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (28)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (45)
-------------------------
 There are 45 register/latch pins with no clock driven by root clock pin: U2/lcd_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (115)
--------------------------------------------------
 There are 115 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (28)
----------------------
 There are 28 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.625        0.000                      0                  126        0.103        0.000                      0                  126        4.500        0.000                       0                    70  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.625        0.000                      0                  126        0.103        0.000                      0                  126        4.500        0.000                       0                    70  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.625ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.625ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.371ns  (logic 2.804ns (52.204%)  route 2.567ns (47.796%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.620     5.172    Clock100MHz_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     5.628 f  counter_reg[2]/Q
                         net (fo=3, routed)           0.978     6.606    spi_master_inst/counter_reg[2]
    SLICE_X1Y26          LUT2 (Prop_lut2_I0_O)        0.124     6.730 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.730    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.280 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.280    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.394    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.580     9.088    spi_master_inst_n_3
    SLICE_X0Y24          LUT2 (Prop_lut2_I1_O)        0.124     9.212 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.212    counter[0]_i_7_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.744 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.753    counter_reg[0]_i_2_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    counter_reg[4]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    counter_reg[8]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.095    counter_reg[12]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.209    counter_reg[16]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.543 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.543    counter_reg[20]_i_1_n_6
    SLICE_X0Y29          FDRE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.511    14.883    Clock100MHz_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  counter_reg[21]/C
                         clock pessimism              0.259    15.142    
                         clock uncertainty           -0.035    15.106    
    SLICE_X0Y29          FDRE (Setup_fdre_C_D)        0.062    15.168    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                         -10.543    
  -------------------------------------------------------------------
                         slack                                  4.625    

Slack (MET) :             4.646ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.350ns  (logic 2.783ns (52.016%)  route 2.567ns (47.984%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.620     5.172    Clock100MHz_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     5.628 f  counter_reg[2]/Q
                         net (fo=3, routed)           0.978     6.606    spi_master_inst/counter_reg[2]
    SLICE_X1Y26          LUT2 (Prop_lut2_I0_O)        0.124     6.730 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.730    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.280 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.280    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.394    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.580     9.088    spi_master_inst_n_3
    SLICE_X0Y24          LUT2 (Prop_lut2_I1_O)        0.124     9.212 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.212    counter[0]_i_7_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.744 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.753    counter_reg[0]_i_2_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    counter_reg[4]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    counter_reg[8]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.095    counter_reg[12]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.209    counter_reg[16]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.522 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.522    counter_reg[20]_i_1_n_4
    SLICE_X0Y29          FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.511    14.883    Clock100MHz_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  counter_reg[23]/C
                         clock pessimism              0.259    15.142    
                         clock uncertainty           -0.035    15.106    
    SLICE_X0Y29          FDRE (Setup_fdre_C_D)        0.062    15.168    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                         -10.522    
  -------------------------------------------------------------------
                         slack                                  4.646    

Slack (MET) :             4.720ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.276ns  (logic 2.709ns (51.343%)  route 2.567ns (48.657%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.620     5.172    Clock100MHz_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     5.628 f  counter_reg[2]/Q
                         net (fo=3, routed)           0.978     6.606    spi_master_inst/counter_reg[2]
    SLICE_X1Y26          LUT2 (Prop_lut2_I0_O)        0.124     6.730 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.730    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.280 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.280    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.394    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.580     9.088    spi_master_inst_n_3
    SLICE_X0Y24          LUT2 (Prop_lut2_I1_O)        0.124     9.212 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.212    counter[0]_i_7_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.744 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.753    counter_reg[0]_i_2_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    counter_reg[4]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    counter_reg[8]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.095    counter_reg[12]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.209    counter_reg[16]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.448 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.448    counter_reg[20]_i_1_n_5
    SLICE_X0Y29          FDRE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.511    14.883    Clock100MHz_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  counter_reg[22]/C
                         clock pessimism              0.259    15.142    
                         clock uncertainty           -0.035    15.106    
    SLICE_X0Y29          FDRE (Setup_fdre_C_D)        0.062    15.168    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                         -10.448    
  -------------------------------------------------------------------
                         slack                                  4.720    

Slack (MET) :             4.736ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.260ns  (logic 2.693ns (51.195%)  route 2.567ns (48.805%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.620     5.172    Clock100MHz_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     5.628 f  counter_reg[2]/Q
                         net (fo=3, routed)           0.978     6.606    spi_master_inst/counter_reg[2]
    SLICE_X1Y26          LUT2 (Prop_lut2_I0_O)        0.124     6.730 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.730    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.280 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.280    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.394    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.580     9.088    spi_master_inst_n_3
    SLICE_X0Y24          LUT2 (Prop_lut2_I1_O)        0.124     9.212 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.212    counter[0]_i_7_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.744 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.753    counter_reg[0]_i_2_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    counter_reg[4]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    counter_reg[8]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.095    counter_reg[12]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.209    counter_reg[16]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.432 r  counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.432    counter_reg[20]_i_1_n_7
    SLICE_X0Y29          FDRE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.511    14.883    Clock100MHz_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  counter_reg[20]/C
                         clock pessimism              0.259    15.142    
                         clock uncertainty           -0.035    15.106    
    SLICE_X0Y29          FDRE (Setup_fdre_C_D)        0.062    15.168    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                         -10.432    
  -------------------------------------------------------------------
                         slack                                  4.736    

Slack (MET) :             4.738ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.257ns  (logic 2.690ns (51.167%)  route 2.567ns (48.833%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.620     5.172    Clock100MHz_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     5.628 f  counter_reg[2]/Q
                         net (fo=3, routed)           0.978     6.606    spi_master_inst/counter_reg[2]
    SLICE_X1Y26          LUT2 (Prop_lut2_I0_O)        0.124     6.730 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.730    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.280 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.280    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.394    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.580     9.088    spi_master_inst_n_3
    SLICE_X0Y24          LUT2 (Prop_lut2_I1_O)        0.124     9.212 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.212    counter[0]_i_7_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.744 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.753    counter_reg[0]_i_2_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    counter_reg[4]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    counter_reg[8]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.095    counter_reg[12]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.429 r  counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.429    counter_reg[16]_i_1_n_6
    SLICE_X0Y28          FDRE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.510    14.882    Clock100MHz_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  counter_reg[17]/C
                         clock pessimism              0.259    15.141    
                         clock uncertainty           -0.035    15.105    
    SLICE_X0Y28          FDRE (Setup_fdre_C_D)        0.062    15.167    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                         -10.429    
  -------------------------------------------------------------------
                         slack                                  4.738    

Slack (MET) :             4.759ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.236ns  (logic 2.669ns (50.971%)  route 2.567ns (49.029%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.620     5.172    Clock100MHz_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     5.628 f  counter_reg[2]/Q
                         net (fo=3, routed)           0.978     6.606    spi_master_inst/counter_reg[2]
    SLICE_X1Y26          LUT2 (Prop_lut2_I0_O)        0.124     6.730 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.730    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.280 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.280    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.394    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.580     9.088    spi_master_inst_n_3
    SLICE_X0Y24          LUT2 (Prop_lut2_I1_O)        0.124     9.212 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.212    counter[0]_i_7_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.744 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.753    counter_reg[0]_i_2_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    counter_reg[4]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    counter_reg[8]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.095    counter_reg[12]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.408 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.408    counter_reg[16]_i_1_n_4
    SLICE_X0Y28          FDRE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.510    14.882    Clock100MHz_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  counter_reg[19]/C
                         clock pessimism              0.259    15.141    
                         clock uncertainty           -0.035    15.105    
    SLICE_X0Y28          FDRE (Setup_fdre_C_D)        0.062    15.167    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                         -10.408    
  -------------------------------------------------------------------
                         slack                                  4.759    

Slack (MET) :             4.833ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.162ns  (logic 2.595ns (50.269%)  route 2.567ns (49.731%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.620     5.172    Clock100MHz_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     5.628 f  counter_reg[2]/Q
                         net (fo=3, routed)           0.978     6.606    spi_master_inst/counter_reg[2]
    SLICE_X1Y26          LUT2 (Prop_lut2_I0_O)        0.124     6.730 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.730    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.280 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.280    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.394    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.580     9.088    spi_master_inst_n_3
    SLICE_X0Y24          LUT2 (Prop_lut2_I1_O)        0.124     9.212 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.212    counter[0]_i_7_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.744 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.753    counter_reg[0]_i_2_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    counter_reg[4]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    counter_reg[8]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.095    counter_reg[12]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.334 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.334    counter_reg[16]_i_1_n_5
    SLICE_X0Y28          FDRE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.510    14.882    Clock100MHz_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  counter_reg[18]/C
                         clock pessimism              0.259    15.141    
                         clock uncertainty           -0.035    15.105    
    SLICE_X0Y28          FDRE (Setup_fdre_C_D)        0.062    15.167    counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                         -10.334    
  -------------------------------------------------------------------
                         slack                                  4.833    

Slack (MET) :             4.849ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.146ns  (logic 2.579ns (50.114%)  route 2.567ns (49.886%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.620     5.172    Clock100MHz_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     5.628 f  counter_reg[2]/Q
                         net (fo=3, routed)           0.978     6.606    spi_master_inst/counter_reg[2]
    SLICE_X1Y26          LUT2 (Prop_lut2_I0_O)        0.124     6.730 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.730    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.280 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.280    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.394    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.580     9.088    spi_master_inst_n_3
    SLICE_X0Y24          LUT2 (Prop_lut2_I1_O)        0.124     9.212 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.212    counter[0]_i_7_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.744 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.753    counter_reg[0]_i_2_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    counter_reg[4]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    counter_reg[8]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.095    counter_reg[12]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.318 r  counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.318    counter_reg[16]_i_1_n_7
    SLICE_X0Y28          FDRE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.510    14.882    Clock100MHz_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  counter_reg[16]/C
                         clock pessimism              0.259    15.141    
                         clock uncertainty           -0.035    15.105    
    SLICE_X0Y28          FDRE (Setup_fdre_C_D)        0.062    15.167    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                         -10.318    
  -------------------------------------------------------------------
                         slack                                  4.849    

Slack (MET) :             4.850ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.143ns  (logic 2.576ns (50.085%)  route 2.567ns (49.915%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.620     5.172    Clock100MHz_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     5.628 f  counter_reg[2]/Q
                         net (fo=3, routed)           0.978     6.606    spi_master_inst/counter_reg[2]
    SLICE_X1Y26          LUT2 (Prop_lut2_I0_O)        0.124     6.730 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.730    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.280 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.280    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.394    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.580     9.088    spi_master_inst_n_3
    SLICE_X0Y24          LUT2 (Prop_lut2_I1_O)        0.124     9.212 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.212    counter[0]_i_7_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.744 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.753    counter_reg[0]_i_2_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    counter_reg[4]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    counter_reg[8]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.315 r  counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.315    counter_reg[12]_i_1_n_6
    SLICE_X0Y27          FDRE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.508    14.880    Clock100MHz_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  counter_reg[13]/C
                         clock pessimism              0.259    15.139    
                         clock uncertainty           -0.035    15.103    
    SLICE_X0Y27          FDRE (Setup_fdre_C_D)        0.062    15.165    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                         -10.315    
  -------------------------------------------------------------------
                         slack                                  4.850    

Slack (MET) :             4.871ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.122ns  (logic 2.555ns (49.880%)  route 2.567ns (50.120%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.620     5.172    Clock100MHz_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     5.628 f  counter_reg[2]/Q
                         net (fo=3, routed)           0.978     6.606    spi_master_inst/counter_reg[2]
    SLICE_X1Y26          LUT2 (Prop_lut2_I0_O)        0.124     6.730 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.730    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.280 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.280    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.394    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.580     9.088    spi_master_inst_n_3
    SLICE_X0Y24          LUT2 (Prop_lut2_I1_O)        0.124     9.212 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.212    counter[0]_i_7_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.744 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.753    counter_reg[0]_i_2_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    counter_reg[4]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    counter_reg[8]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.294 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.294    counter_reg[12]_i_1_n_4
    SLICE_X0Y27          FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.508    14.880    Clock100MHz_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  counter_reg[15]/C
                         clock pessimism              0.259    15.139    
                         clock uncertainty           -0.035    15.103    
    SLICE_X0Y27          FDRE (Setup_fdre_C_D)        0.062    15.165    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                         -10.294    
  -------------------------------------------------------------------
                         slack                                  4.871    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 U2/lcd_clk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/lcd_clk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.565     1.478    U2/lcd_clk_cnt_reg[0]_0
    SLICE_X34Y49         FDRE                                         r  U2/lcd_clk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  U2/lcd_clk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.127     1.769    U2/lcd_clk_cnt_reg[10]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.925 r  U2/lcd_clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.926    U2/lcd_clk_cnt_reg[8]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.979 r  U2/lcd_clk_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.979    U2/lcd_clk_cnt_reg[12]_i_1_n_7
    SLICE_X34Y50         FDRE                                         r  U2/lcd_clk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.827     1.986    U2/lcd_clk_cnt_reg[0]_0
    SLICE_X34Y50         FDRE                                         r  U2/lcd_clk_cnt_reg[12]/C
                         clock pessimism             -0.245     1.741    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.875    U2/lcd_clk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 U2/lcd_clk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/lcd_clk_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.213%)  route 0.127ns (24.787%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.565     1.478    U2/lcd_clk_cnt_reg[0]_0
    SLICE_X34Y49         FDRE                                         r  U2/lcd_clk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  U2/lcd_clk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.127     1.769    U2/lcd_clk_cnt_reg[10]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.925 r  U2/lcd_clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.926    U2/lcd_clk_cnt_reg[8]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.992 r  U2/lcd_clk_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.992    U2/lcd_clk_cnt_reg[12]_i_1_n_5
    SLICE_X34Y50         FDRE                                         r  U2/lcd_clk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.827     1.986    U2/lcd_clk_cnt_reg[0]_0
    SLICE_X34Y50         FDRE                                         r  U2/lcd_clk_cnt_reg[14]/C
                         clock pessimism             -0.245     1.741    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.875    U2/lcd_clk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U2/lcd_clk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/lcd_clk_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.276%)  route 0.127ns (23.724%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.565     1.478    U2/lcd_clk_cnt_reg[0]_0
    SLICE_X34Y49         FDRE                                         r  U2/lcd_clk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  U2/lcd_clk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.127     1.769    U2/lcd_clk_cnt_reg[10]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.925 r  U2/lcd_clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.926    U2/lcd_clk_cnt_reg[8]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.015 r  U2/lcd_clk_cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.015    U2/lcd_clk_cnt_reg[12]_i_1_n_6
    SLICE_X34Y50         FDRE                                         r  U2/lcd_clk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.827     1.986    U2/lcd_clk_cnt_reg[0]_0
    SLICE_X34Y50         FDRE                                         r  U2/lcd_clk_cnt_reg[13]/C
                         clock pessimism             -0.245     1.741    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.875    U2/lcd_clk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 U2/lcd_clk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/lcd_clk_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.365%)  route 0.127ns (23.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.565     1.478    U2/lcd_clk_cnt_reg[0]_0
    SLICE_X34Y49         FDRE                                         r  U2/lcd_clk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  U2/lcd_clk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.127     1.769    U2/lcd_clk_cnt_reg[10]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.925 r  U2/lcd_clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.926    U2/lcd_clk_cnt_reg[8]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.017 r  U2/lcd_clk_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.017    U2/lcd_clk_cnt_reg[12]_i_1_n_4
    SLICE_X34Y50         FDRE                                         r  U2/lcd_clk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.827     1.986    U2/lcd_clk_cnt_reg[0]_0
    SLICE_X34Y50         FDRE                                         r  U2/lcd_clk_cnt_reg[15]/C
                         clock pessimism             -0.245     1.741    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.875    U2/lcd_clk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 spi_master_inst/FSM_onehot_next_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/FSM_onehot_current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.590     1.503    spi_master_inst/CLK
    SLICE_X1Y31          FDRE                                         r  spi_master_inst/FSM_onehot_next_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.128     1.631 r  spi_master_inst/FSM_onehot_next_state_reg[3]/Q
                         net (fo=1, routed)           0.059     1.691    spi_master_inst/FSM_onehot_next_state_reg_n_0_[3]
    SLICE_X0Y31          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.859     2.017    spi_master_inst/CLK
    SLICE_X0Y31          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[3]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X0Y31          FDRE (Hold_fdre_C_D)         0.016     1.532    spi_master_inst/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 spi_master_inst/busy_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.589     1.502    spi_master_inst/CLK
    SLICE_X3Y30          FDRE                                         r  spi_master_inst/busy_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  spi_master_inst/busy_int_reg/Q
                         net (fo=3, routed)           0.109     1.753    spi_master_inst/spi_busy
    SLICE_X2Y30          LUT5 (Prop_lut5_I3_O)        0.045     1.798 r  spi_master_inst/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.798    spi_master_inst_n_4
    SLICE_X2Y30          FDRE                                         r  next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.858     2.016    Clock100MHz_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  next_state_reg[0]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.120     1.635    next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.589     1.502    Clock100MHz_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.164     1.666 r  next_state_reg[0]/Q
                         net (fo=2, routed)           0.067     1.733    next_state[0]
    SLICE_X2Y30          FDRE                                         r  current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.858     2.016    Clock100MHz_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  current_state_reg[0]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.060     1.562    current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 spi_master_inst/FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.591     1.504    spi_master_inst/CLK
    SLICE_X2Y32          FDSE                                         r  spi_master_inst/FSM_onehot_next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDSE (Prop_fdse_C_Q)         0.164     1.668 r  spi_master_inst/FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.099     1.768    spi_master_inst/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X1Y33          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.861     2.019    spi_master_inst/CLK
    SLICE_X1Y33          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[0]/C
                         clock pessimism             -0.500     1.519    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.075     1.594    spi_master_inst/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 spi_master_inst/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/clk_div_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.849%)  route 0.110ns (37.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.592     1.505    spi_master_inst/CLK
    SLICE_X0Y33          FDRE                                         r  spi_master_inst/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  spi_master_inst/clk_div_counter_reg[0]/Q
                         net (fo=7, routed)           0.110     1.756    spi_master_inst/clk_div_counter[0]
    SLICE_X1Y33          LUT6 (Prop_lut6_I1_O)        0.045     1.801 r  spi_master_inst/clk_div_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.801    spi_master_inst/clk_div_counter_0[1]
    SLICE_X1Y33          FDRE                                         r  spi_master_inst/clk_div_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.861     2.019    spi_master_inst/CLK
    SLICE_X1Y33          FDRE                                         r  spi_master_inst/clk_div_counter_reg[1]/C
                         clock pessimism             -0.501     1.518    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.091     1.609    spi_master_inst/clk_div_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.589     1.502    Clock100MHz_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.128     1.630 f  current_state_reg[1]/Q
                         net (fo=4, routed)           0.082     1.712    spi_master_inst/Q[1]
    SLICE_X3Y30          LUT5 (Prop_lut5_I2_O)        0.099     1.811 r  spi_master_inst/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.811    spi_master_inst_n_2
    SLICE_X3Y30          FDRE                                         r  next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.858     2.016    Clock100MHz_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  next_state_reg[1]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X3Y30          FDRE (Hold_fdre_C_D)         0.092     1.594    next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clock100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y24     counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y26     counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y26     counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27     counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27     counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27     counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27     counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y28     counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y28     counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24     counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24     counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26     counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26     counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26     counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26     counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24     counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24     counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26     counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26     counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26     counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26     counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           126 Endpoints
Min Delay           126 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/line_no_reg[1]_i_16/O[0]
                            (internal pin)
  Destination:            U2/DEBUG_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.740ns  (logic 21.807ns (61.016%)  route 13.933ns (38.984%))
  Logic Levels:           36  (CARRY4=33 LUT1=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         CARRY4                       0.000     0.000 r  U2/line_no_reg[1]_i_16/O[0]
                         net (fo=3, routed)           0.793     0.793    U2/O[0]
    SLICE_X36Y42         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.582     1.375 r  U2/line_no_reg[1]_i_16/O[1]
                         net (fo=2, routed)           0.696     2.071    U2/lcd_clk_cnt[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     2.954 r  U2/line_no_reg[1]_i_16/O[2]
                         net (fo=2, routed)           0.508     3.462    U2/lcd_clk_cnt[2]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654     4.116 r  U2/line_no_reg[1]_i_16/O[3]
                         net (fo=2, routed)           0.181     4.297    U2/lcd_clk_cnt[3]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     5.004 r  U2/line_no_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.004    U2/line_no_reg[1]_i_16_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.226 r  U2/line_no_reg[1]_i_17/O[0]
                         net (fo=2, routed)           0.179     5.405    U2/lcd_clk_cnt[4]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723     6.128 r  U2/line_no_reg[1]_i_17/O[1]
                         net (fo=2, routed)           0.696     6.825    U2/lcd_clk_cnt[5]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     7.708 r  U2/line_no_reg[1]_i_17/O[2]
                         net (fo=2, routed)           0.508     8.215    U2/lcd_clk_cnt[6]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654     8.869 r  U2/line_no_reg[1]_i_17/O[3]
                         net (fo=2, routed)           0.181     9.051    U2/lcd_clk_cnt[7]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     9.758 r  U2/line_no_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.758    U2/line_no_reg[1]_i_17_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.980 r  U2/line_no_reg[1]_i_13/O[0]
                         net (fo=2, routed)           0.179    10.159    U2/lcd_clk_cnt[8]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    10.882 r  U2/line_no_reg[1]_i_13/O[1]
                         net (fo=2, routed)           0.559    11.441    U2/lcd_clk_cnt[9]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    12.324 r  U2/line_no_reg[1]_i_13/O[2]
                         net (fo=2, routed)           0.501    12.825    U2/lcd_clk_cnt[10]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    13.479 r  U2/line_no_reg[1]_i_13/O[3]
                         net (fo=2, routed)           0.181    13.660    U2/lcd_clk_cnt[11]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    14.367 r  U2/line_no_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.367    U2/line_no_reg[1]_i_13_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.589 r  U2/line_no_reg[1]_i_9/O[0]
                         net (fo=2, routed)           0.445    15.035    U2/lcd_clk_cnt[12]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    15.758 r  U2/line_no_reg[1]_i_9/O[1]
                         net (fo=2, routed)           0.691    16.449    U2/lcd_clk_cnt[13]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    17.332 r  U2/line_no_reg[1]_i_9/O[2]
                         net (fo=2, routed)           0.506    17.838    U2/lcd_clk_cnt[14]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    18.492 r  U2/line_no_reg[1]_i_9/O[3]
                         net (fo=2, routed)           0.181    18.673    U2/lcd_clk_cnt[15]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    19.380 r  U2/line_no_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.380    U2/line_no_reg[1]_i_9_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.602 r  U2/line_no_reg[1]_i_5/O[0]
                         net (fo=2, routed)           0.181    19.783    U2/lcd_clk_cnt[16]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    20.506 r  U2/line_no_reg[1]_i_5/O[1]
                         net (fo=2, routed)           0.561    21.067    U2/lcd_clk_cnt[17]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    21.950 r  U2/line_no_reg[1]_i_5/O[2]
                         net (fo=2, routed)           0.501    22.451    U2/lcd_clk_cnt[18]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    23.105 r  U2/line_no_reg[1]_i_5/O[3]
                         net (fo=2, routed)           0.181    23.286    U2/lcd_clk_cnt[19]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    23.993 r  U2/line_no_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.993    U2/line_no_reg[1]_i_5_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.215 r  U2/line_no_reg[1]_i_15/O[0]
                         net (fo=2, routed)           0.179    24.394    U2/lcd_clk_cnt[20]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    25.117 r  U2/line_no_reg[1]_i_15/O[1]
                         net (fo=2, routed)           0.699    25.816    U2/lcd_clk_cnt[21]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    26.699 r  U2/line_no_reg[1]_i_15/O[2]
                         net (fo=2, routed)           0.504    27.203    U2/lcd_clk_cnt[22]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    27.857 r  U2/line_no_reg[1]_i_15/O[3]
                         net (fo=2, routed)           0.181    28.038    U2/lcd_clk_cnt[23]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    28.745 r  U2/line_no_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.745    U2/line_no_reg[1]_i_15_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.967 r  U2/line_no_reg[1]_i_8/O[0]
                         net (fo=2, routed)           0.181    29.147    U2/lcd_clk_cnt[24]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    29.870 r  U2/line_no_reg[1]_i_8/O[1]
                         net (fo=2, routed)           0.696    30.567    U2/lcd_clk_cnt[25]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    31.450 r  U2/line_no_reg[1]_i_8/O[2]
                         net (fo=3, routed)           0.520    31.970    U2/lcd_clk_cnt[26]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    32.624 f  U2/line_no_reg[1]_i_8/O[3]
                         net (fo=2, routed)           0.676    33.300    U2/lcd_clk_cnt[27]
    SLICE_X37Y48         LUT3 (Prop_lut3_I0_O)        0.306    33.606 f  U2/line_no[1]_i_4/O
                         net (fo=1, routed)           0.405    34.011    U2/line_no[1]_i_4_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I0_O)        0.124    34.135 f  U2/line_no[1]_i_2/O
                         net (fo=37, routed)          0.829    34.963    U2/lcd_reset
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.124    35.087 r  U2/DEBUG[4]_i_1/O
                         net (fo=5, routed)           0.652    35.740    U2/p_6_in
    SLICE_X40Y49         FDRE                                         r  U2/DEBUG_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/line_no_reg[1]_i_16/O[0]
                            (internal pin)
  Destination:            U2/DEBUG_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.740ns  (logic 21.807ns (61.016%)  route 13.933ns (38.984%))
  Logic Levels:           36  (CARRY4=33 LUT1=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         CARRY4                       0.000     0.000 r  U2/line_no_reg[1]_i_16/O[0]
                         net (fo=3, routed)           0.793     0.793    U2/O[0]
    SLICE_X36Y42         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.582     1.375 r  U2/line_no_reg[1]_i_16/O[1]
                         net (fo=2, routed)           0.696     2.071    U2/lcd_clk_cnt[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     2.954 r  U2/line_no_reg[1]_i_16/O[2]
                         net (fo=2, routed)           0.508     3.462    U2/lcd_clk_cnt[2]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654     4.116 r  U2/line_no_reg[1]_i_16/O[3]
                         net (fo=2, routed)           0.181     4.297    U2/lcd_clk_cnt[3]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     5.004 r  U2/line_no_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.004    U2/line_no_reg[1]_i_16_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.226 r  U2/line_no_reg[1]_i_17/O[0]
                         net (fo=2, routed)           0.179     5.405    U2/lcd_clk_cnt[4]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723     6.128 r  U2/line_no_reg[1]_i_17/O[1]
                         net (fo=2, routed)           0.696     6.825    U2/lcd_clk_cnt[5]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     7.708 r  U2/line_no_reg[1]_i_17/O[2]
                         net (fo=2, routed)           0.508     8.215    U2/lcd_clk_cnt[6]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654     8.869 r  U2/line_no_reg[1]_i_17/O[3]
                         net (fo=2, routed)           0.181     9.051    U2/lcd_clk_cnt[7]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     9.758 r  U2/line_no_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.758    U2/line_no_reg[1]_i_17_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.980 r  U2/line_no_reg[1]_i_13/O[0]
                         net (fo=2, routed)           0.179    10.159    U2/lcd_clk_cnt[8]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    10.882 r  U2/line_no_reg[1]_i_13/O[1]
                         net (fo=2, routed)           0.559    11.441    U2/lcd_clk_cnt[9]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    12.324 r  U2/line_no_reg[1]_i_13/O[2]
                         net (fo=2, routed)           0.501    12.825    U2/lcd_clk_cnt[10]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    13.479 r  U2/line_no_reg[1]_i_13/O[3]
                         net (fo=2, routed)           0.181    13.660    U2/lcd_clk_cnt[11]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    14.367 r  U2/line_no_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.367    U2/line_no_reg[1]_i_13_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.589 r  U2/line_no_reg[1]_i_9/O[0]
                         net (fo=2, routed)           0.445    15.035    U2/lcd_clk_cnt[12]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    15.758 r  U2/line_no_reg[1]_i_9/O[1]
                         net (fo=2, routed)           0.691    16.449    U2/lcd_clk_cnt[13]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    17.332 r  U2/line_no_reg[1]_i_9/O[2]
                         net (fo=2, routed)           0.506    17.838    U2/lcd_clk_cnt[14]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    18.492 r  U2/line_no_reg[1]_i_9/O[3]
                         net (fo=2, routed)           0.181    18.673    U2/lcd_clk_cnt[15]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    19.380 r  U2/line_no_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.380    U2/line_no_reg[1]_i_9_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.602 r  U2/line_no_reg[1]_i_5/O[0]
                         net (fo=2, routed)           0.181    19.783    U2/lcd_clk_cnt[16]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    20.506 r  U2/line_no_reg[1]_i_5/O[1]
                         net (fo=2, routed)           0.561    21.067    U2/lcd_clk_cnt[17]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    21.950 r  U2/line_no_reg[1]_i_5/O[2]
                         net (fo=2, routed)           0.501    22.451    U2/lcd_clk_cnt[18]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    23.105 r  U2/line_no_reg[1]_i_5/O[3]
                         net (fo=2, routed)           0.181    23.286    U2/lcd_clk_cnt[19]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    23.993 r  U2/line_no_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.993    U2/line_no_reg[1]_i_5_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.215 r  U2/line_no_reg[1]_i_15/O[0]
                         net (fo=2, routed)           0.179    24.394    U2/lcd_clk_cnt[20]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    25.117 r  U2/line_no_reg[1]_i_15/O[1]
                         net (fo=2, routed)           0.699    25.816    U2/lcd_clk_cnt[21]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    26.699 r  U2/line_no_reg[1]_i_15/O[2]
                         net (fo=2, routed)           0.504    27.203    U2/lcd_clk_cnt[22]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    27.857 r  U2/line_no_reg[1]_i_15/O[3]
                         net (fo=2, routed)           0.181    28.038    U2/lcd_clk_cnt[23]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    28.745 r  U2/line_no_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.745    U2/line_no_reg[1]_i_15_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.967 r  U2/line_no_reg[1]_i_8/O[0]
                         net (fo=2, routed)           0.181    29.147    U2/lcd_clk_cnt[24]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    29.870 r  U2/line_no_reg[1]_i_8/O[1]
                         net (fo=2, routed)           0.696    30.567    U2/lcd_clk_cnt[25]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    31.450 r  U2/line_no_reg[1]_i_8/O[2]
                         net (fo=3, routed)           0.520    31.970    U2/lcd_clk_cnt[26]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    32.624 f  U2/line_no_reg[1]_i_8/O[3]
                         net (fo=2, routed)           0.676    33.300    U2/lcd_clk_cnt[27]
    SLICE_X37Y48         LUT3 (Prop_lut3_I0_O)        0.306    33.606 f  U2/line_no[1]_i_4/O
                         net (fo=1, routed)           0.405    34.011    U2/line_no[1]_i_4_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I0_O)        0.124    34.135 f  U2/line_no[1]_i_2/O
                         net (fo=37, routed)          0.829    34.963    U2/lcd_reset
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.124    35.087 r  U2/DEBUG[4]_i_1/O
                         net (fo=5, routed)           0.652    35.740    U2/p_6_in
    SLICE_X40Y49         FDRE                                         r  U2/DEBUG_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/line_no_reg[1]_i_16/O[0]
                            (internal pin)
  Destination:            U2/DEBUG_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.740ns  (logic 21.807ns (61.016%)  route 13.933ns (38.984%))
  Logic Levels:           36  (CARRY4=33 LUT1=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         CARRY4                       0.000     0.000 r  U2/line_no_reg[1]_i_16/O[0]
                         net (fo=3, routed)           0.793     0.793    U2/O[0]
    SLICE_X36Y42         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.582     1.375 r  U2/line_no_reg[1]_i_16/O[1]
                         net (fo=2, routed)           0.696     2.071    U2/lcd_clk_cnt[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     2.954 r  U2/line_no_reg[1]_i_16/O[2]
                         net (fo=2, routed)           0.508     3.462    U2/lcd_clk_cnt[2]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654     4.116 r  U2/line_no_reg[1]_i_16/O[3]
                         net (fo=2, routed)           0.181     4.297    U2/lcd_clk_cnt[3]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     5.004 r  U2/line_no_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.004    U2/line_no_reg[1]_i_16_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.226 r  U2/line_no_reg[1]_i_17/O[0]
                         net (fo=2, routed)           0.179     5.405    U2/lcd_clk_cnt[4]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723     6.128 r  U2/line_no_reg[1]_i_17/O[1]
                         net (fo=2, routed)           0.696     6.825    U2/lcd_clk_cnt[5]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     7.708 r  U2/line_no_reg[1]_i_17/O[2]
                         net (fo=2, routed)           0.508     8.215    U2/lcd_clk_cnt[6]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654     8.869 r  U2/line_no_reg[1]_i_17/O[3]
                         net (fo=2, routed)           0.181     9.051    U2/lcd_clk_cnt[7]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     9.758 r  U2/line_no_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.758    U2/line_no_reg[1]_i_17_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.980 r  U2/line_no_reg[1]_i_13/O[0]
                         net (fo=2, routed)           0.179    10.159    U2/lcd_clk_cnt[8]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    10.882 r  U2/line_no_reg[1]_i_13/O[1]
                         net (fo=2, routed)           0.559    11.441    U2/lcd_clk_cnt[9]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    12.324 r  U2/line_no_reg[1]_i_13/O[2]
                         net (fo=2, routed)           0.501    12.825    U2/lcd_clk_cnt[10]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    13.479 r  U2/line_no_reg[1]_i_13/O[3]
                         net (fo=2, routed)           0.181    13.660    U2/lcd_clk_cnt[11]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    14.367 r  U2/line_no_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.367    U2/line_no_reg[1]_i_13_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.589 r  U2/line_no_reg[1]_i_9/O[0]
                         net (fo=2, routed)           0.445    15.035    U2/lcd_clk_cnt[12]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    15.758 r  U2/line_no_reg[1]_i_9/O[1]
                         net (fo=2, routed)           0.691    16.449    U2/lcd_clk_cnt[13]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    17.332 r  U2/line_no_reg[1]_i_9/O[2]
                         net (fo=2, routed)           0.506    17.838    U2/lcd_clk_cnt[14]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    18.492 r  U2/line_no_reg[1]_i_9/O[3]
                         net (fo=2, routed)           0.181    18.673    U2/lcd_clk_cnt[15]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    19.380 r  U2/line_no_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.380    U2/line_no_reg[1]_i_9_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.602 r  U2/line_no_reg[1]_i_5/O[0]
                         net (fo=2, routed)           0.181    19.783    U2/lcd_clk_cnt[16]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    20.506 r  U2/line_no_reg[1]_i_5/O[1]
                         net (fo=2, routed)           0.561    21.067    U2/lcd_clk_cnt[17]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    21.950 r  U2/line_no_reg[1]_i_5/O[2]
                         net (fo=2, routed)           0.501    22.451    U2/lcd_clk_cnt[18]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    23.105 r  U2/line_no_reg[1]_i_5/O[3]
                         net (fo=2, routed)           0.181    23.286    U2/lcd_clk_cnt[19]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    23.993 r  U2/line_no_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.993    U2/line_no_reg[1]_i_5_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.215 r  U2/line_no_reg[1]_i_15/O[0]
                         net (fo=2, routed)           0.179    24.394    U2/lcd_clk_cnt[20]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    25.117 r  U2/line_no_reg[1]_i_15/O[1]
                         net (fo=2, routed)           0.699    25.816    U2/lcd_clk_cnt[21]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    26.699 r  U2/line_no_reg[1]_i_15/O[2]
                         net (fo=2, routed)           0.504    27.203    U2/lcd_clk_cnt[22]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    27.857 r  U2/line_no_reg[1]_i_15/O[3]
                         net (fo=2, routed)           0.181    28.038    U2/lcd_clk_cnt[23]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    28.745 r  U2/line_no_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.745    U2/line_no_reg[1]_i_15_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.967 r  U2/line_no_reg[1]_i_8/O[0]
                         net (fo=2, routed)           0.181    29.147    U2/lcd_clk_cnt[24]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    29.870 r  U2/line_no_reg[1]_i_8/O[1]
                         net (fo=2, routed)           0.696    30.567    U2/lcd_clk_cnt[25]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    31.450 r  U2/line_no_reg[1]_i_8/O[2]
                         net (fo=3, routed)           0.520    31.970    U2/lcd_clk_cnt[26]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    32.624 f  U2/line_no_reg[1]_i_8/O[3]
                         net (fo=2, routed)           0.676    33.300    U2/lcd_clk_cnt[27]
    SLICE_X37Y48         LUT3 (Prop_lut3_I0_O)        0.306    33.606 f  U2/line_no[1]_i_4/O
                         net (fo=1, routed)           0.405    34.011    U2/line_no[1]_i_4_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I0_O)        0.124    34.135 f  U2/line_no[1]_i_2/O
                         net (fo=37, routed)          0.829    34.963    U2/lcd_reset
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.124    35.087 r  U2/DEBUG[4]_i_1/O
                         net (fo=5, routed)           0.652    35.740    U2/p_6_in
    SLICE_X40Y49         FDRE                                         r  U2/DEBUG_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/line_no_reg[1]_i_16/O[0]
                            (internal pin)
  Destination:            U2/reset_cnt_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.636ns  (logic 21.807ns (61.193%)  route 13.829ns (38.807%))
  Logic Levels:           36  (CARRY4=33 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         CARRY4                       0.000     0.000 r  U2/line_no_reg[1]_i_16/O[0]
                         net (fo=3, routed)           0.793     0.793    U2/O[0]
    SLICE_X36Y42         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.582     1.375 r  U2/line_no_reg[1]_i_16/O[1]
                         net (fo=2, routed)           0.696     2.071    U2/lcd_clk_cnt[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     2.954 r  U2/line_no_reg[1]_i_16/O[2]
                         net (fo=2, routed)           0.508     3.462    U2/lcd_clk_cnt[2]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654     4.116 r  U2/line_no_reg[1]_i_16/O[3]
                         net (fo=2, routed)           0.181     4.297    U2/lcd_clk_cnt[3]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     5.004 r  U2/line_no_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.004    U2/line_no_reg[1]_i_16_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.226 r  U2/line_no_reg[1]_i_17/O[0]
                         net (fo=2, routed)           0.179     5.405    U2/lcd_clk_cnt[4]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723     6.128 r  U2/line_no_reg[1]_i_17/O[1]
                         net (fo=2, routed)           0.696     6.825    U2/lcd_clk_cnt[5]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     7.708 r  U2/line_no_reg[1]_i_17/O[2]
                         net (fo=2, routed)           0.508     8.215    U2/lcd_clk_cnt[6]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654     8.869 r  U2/line_no_reg[1]_i_17/O[3]
                         net (fo=2, routed)           0.181     9.051    U2/lcd_clk_cnt[7]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     9.758 r  U2/line_no_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.758    U2/line_no_reg[1]_i_17_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.980 r  U2/line_no_reg[1]_i_13/O[0]
                         net (fo=2, routed)           0.179    10.159    U2/lcd_clk_cnt[8]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    10.882 r  U2/line_no_reg[1]_i_13/O[1]
                         net (fo=2, routed)           0.559    11.441    U2/lcd_clk_cnt[9]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    12.324 r  U2/line_no_reg[1]_i_13/O[2]
                         net (fo=2, routed)           0.501    12.825    U2/lcd_clk_cnt[10]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    13.479 r  U2/line_no_reg[1]_i_13/O[3]
                         net (fo=2, routed)           0.181    13.660    U2/lcd_clk_cnt[11]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    14.367 r  U2/line_no_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.367    U2/line_no_reg[1]_i_13_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.589 r  U2/line_no_reg[1]_i_9/O[0]
                         net (fo=2, routed)           0.445    15.035    U2/lcd_clk_cnt[12]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    15.758 r  U2/line_no_reg[1]_i_9/O[1]
                         net (fo=2, routed)           0.691    16.449    U2/lcd_clk_cnt[13]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    17.332 r  U2/line_no_reg[1]_i_9/O[2]
                         net (fo=2, routed)           0.506    17.838    U2/lcd_clk_cnt[14]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    18.492 r  U2/line_no_reg[1]_i_9/O[3]
                         net (fo=2, routed)           0.181    18.673    U2/lcd_clk_cnt[15]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    19.380 r  U2/line_no_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.380    U2/line_no_reg[1]_i_9_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.602 r  U2/line_no_reg[1]_i_5/O[0]
                         net (fo=2, routed)           0.181    19.783    U2/lcd_clk_cnt[16]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    20.506 r  U2/line_no_reg[1]_i_5/O[1]
                         net (fo=2, routed)           0.561    21.067    U2/lcd_clk_cnt[17]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    21.950 r  U2/line_no_reg[1]_i_5/O[2]
                         net (fo=2, routed)           0.501    22.451    U2/lcd_clk_cnt[18]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    23.105 r  U2/line_no_reg[1]_i_5/O[3]
                         net (fo=2, routed)           0.181    23.286    U2/lcd_clk_cnt[19]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    23.993 r  U2/line_no_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.993    U2/line_no_reg[1]_i_5_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.215 r  U2/line_no_reg[1]_i_15/O[0]
                         net (fo=2, routed)           0.179    24.394    U2/lcd_clk_cnt[20]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    25.117 r  U2/line_no_reg[1]_i_15/O[1]
                         net (fo=2, routed)           0.699    25.816    U2/lcd_clk_cnt[21]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    26.699 r  U2/line_no_reg[1]_i_15/O[2]
                         net (fo=2, routed)           0.504    27.203    U2/lcd_clk_cnt[22]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    27.857 r  U2/line_no_reg[1]_i_15/O[3]
                         net (fo=2, routed)           0.181    28.038    U2/lcd_clk_cnt[23]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    28.745 r  U2/line_no_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.745    U2/line_no_reg[1]_i_15_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.967 r  U2/line_no_reg[1]_i_8/O[0]
                         net (fo=2, routed)           0.181    29.147    U2/lcd_clk_cnt[24]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    29.870 r  U2/line_no_reg[1]_i_8/O[1]
                         net (fo=2, routed)           0.696    30.567    U2/lcd_clk_cnt[25]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    31.450 r  U2/line_no_reg[1]_i_8/O[2]
                         net (fo=3, routed)           0.520    31.970    U2/lcd_clk_cnt[26]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    32.624 f  U2/line_no_reg[1]_i_8/O[3]
                         net (fo=2, routed)           0.676    33.300    U2/lcd_clk_cnt[27]
    SLICE_X37Y48         LUT3 (Prop_lut3_I0_O)        0.306    33.606 f  U2/line_no[1]_i_4/O
                         net (fo=1, routed)           0.405    34.011    U2/line_no[1]_i_4_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I0_O)        0.124    34.135 f  U2/line_no[1]_i_2/O
                         net (fo=37, routed)          0.907    35.041    U2/lcd_reset
    SLICE_X41Y48         LUT6 (Prop_lut6_I0_O)        0.124    35.165 r  U2/reset_cnt[3]_i_1/O
                         net (fo=4, routed)           0.471    35.636    U2/reset_cnt[3]_i_1_n_0
    SLICE_X41Y49         FDRE                                         r  U2/reset_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/line_no_reg[1]_i_16/O[0]
                            (internal pin)
  Destination:            U2/reset_cnt_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.636ns  (logic 21.807ns (61.193%)  route 13.829ns (38.807%))
  Logic Levels:           36  (CARRY4=33 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         CARRY4                       0.000     0.000 r  U2/line_no_reg[1]_i_16/O[0]
                         net (fo=3, routed)           0.793     0.793    U2/O[0]
    SLICE_X36Y42         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.582     1.375 r  U2/line_no_reg[1]_i_16/O[1]
                         net (fo=2, routed)           0.696     2.071    U2/lcd_clk_cnt[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     2.954 r  U2/line_no_reg[1]_i_16/O[2]
                         net (fo=2, routed)           0.508     3.462    U2/lcd_clk_cnt[2]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654     4.116 r  U2/line_no_reg[1]_i_16/O[3]
                         net (fo=2, routed)           0.181     4.297    U2/lcd_clk_cnt[3]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     5.004 r  U2/line_no_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.004    U2/line_no_reg[1]_i_16_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.226 r  U2/line_no_reg[1]_i_17/O[0]
                         net (fo=2, routed)           0.179     5.405    U2/lcd_clk_cnt[4]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723     6.128 r  U2/line_no_reg[1]_i_17/O[1]
                         net (fo=2, routed)           0.696     6.825    U2/lcd_clk_cnt[5]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     7.708 r  U2/line_no_reg[1]_i_17/O[2]
                         net (fo=2, routed)           0.508     8.215    U2/lcd_clk_cnt[6]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654     8.869 r  U2/line_no_reg[1]_i_17/O[3]
                         net (fo=2, routed)           0.181     9.051    U2/lcd_clk_cnt[7]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     9.758 r  U2/line_no_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.758    U2/line_no_reg[1]_i_17_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.980 r  U2/line_no_reg[1]_i_13/O[0]
                         net (fo=2, routed)           0.179    10.159    U2/lcd_clk_cnt[8]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    10.882 r  U2/line_no_reg[1]_i_13/O[1]
                         net (fo=2, routed)           0.559    11.441    U2/lcd_clk_cnt[9]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    12.324 r  U2/line_no_reg[1]_i_13/O[2]
                         net (fo=2, routed)           0.501    12.825    U2/lcd_clk_cnt[10]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    13.479 r  U2/line_no_reg[1]_i_13/O[3]
                         net (fo=2, routed)           0.181    13.660    U2/lcd_clk_cnt[11]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    14.367 r  U2/line_no_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.367    U2/line_no_reg[1]_i_13_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.589 r  U2/line_no_reg[1]_i_9/O[0]
                         net (fo=2, routed)           0.445    15.035    U2/lcd_clk_cnt[12]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    15.758 r  U2/line_no_reg[1]_i_9/O[1]
                         net (fo=2, routed)           0.691    16.449    U2/lcd_clk_cnt[13]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    17.332 r  U2/line_no_reg[1]_i_9/O[2]
                         net (fo=2, routed)           0.506    17.838    U2/lcd_clk_cnt[14]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    18.492 r  U2/line_no_reg[1]_i_9/O[3]
                         net (fo=2, routed)           0.181    18.673    U2/lcd_clk_cnt[15]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    19.380 r  U2/line_no_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.380    U2/line_no_reg[1]_i_9_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.602 r  U2/line_no_reg[1]_i_5/O[0]
                         net (fo=2, routed)           0.181    19.783    U2/lcd_clk_cnt[16]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    20.506 r  U2/line_no_reg[1]_i_5/O[1]
                         net (fo=2, routed)           0.561    21.067    U2/lcd_clk_cnt[17]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    21.950 r  U2/line_no_reg[1]_i_5/O[2]
                         net (fo=2, routed)           0.501    22.451    U2/lcd_clk_cnt[18]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    23.105 r  U2/line_no_reg[1]_i_5/O[3]
                         net (fo=2, routed)           0.181    23.286    U2/lcd_clk_cnt[19]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    23.993 r  U2/line_no_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.993    U2/line_no_reg[1]_i_5_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.215 r  U2/line_no_reg[1]_i_15/O[0]
                         net (fo=2, routed)           0.179    24.394    U2/lcd_clk_cnt[20]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    25.117 r  U2/line_no_reg[1]_i_15/O[1]
                         net (fo=2, routed)           0.699    25.816    U2/lcd_clk_cnt[21]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    26.699 r  U2/line_no_reg[1]_i_15/O[2]
                         net (fo=2, routed)           0.504    27.203    U2/lcd_clk_cnt[22]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    27.857 r  U2/line_no_reg[1]_i_15/O[3]
                         net (fo=2, routed)           0.181    28.038    U2/lcd_clk_cnt[23]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    28.745 r  U2/line_no_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.745    U2/line_no_reg[1]_i_15_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.967 r  U2/line_no_reg[1]_i_8/O[0]
                         net (fo=2, routed)           0.181    29.147    U2/lcd_clk_cnt[24]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    29.870 r  U2/line_no_reg[1]_i_8/O[1]
                         net (fo=2, routed)           0.696    30.567    U2/lcd_clk_cnt[25]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    31.450 r  U2/line_no_reg[1]_i_8/O[2]
                         net (fo=3, routed)           0.520    31.970    U2/lcd_clk_cnt[26]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    32.624 f  U2/line_no_reg[1]_i_8/O[3]
                         net (fo=2, routed)           0.676    33.300    U2/lcd_clk_cnt[27]
    SLICE_X37Y48         LUT3 (Prop_lut3_I0_O)        0.306    33.606 f  U2/line_no[1]_i_4/O
                         net (fo=1, routed)           0.405    34.011    U2/line_no[1]_i_4_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I0_O)        0.124    34.135 f  U2/line_no[1]_i_2/O
                         net (fo=37, routed)          0.907    35.041    U2/lcd_reset
    SLICE_X41Y48         LUT6 (Prop_lut6_I0_O)        0.124    35.165 r  U2/reset_cnt[3]_i_1/O
                         net (fo=4, routed)           0.471    35.636    U2/reset_cnt[3]_i_1_n_0
    SLICE_X41Y49         FDRE                                         r  U2/reset_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/line_no_reg[1]_i_16/O[0]
                            (internal pin)
  Destination:            U2/reset_cnt_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.636ns  (logic 21.807ns (61.193%)  route 13.829ns (38.807%))
  Logic Levels:           36  (CARRY4=33 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         CARRY4                       0.000     0.000 r  U2/line_no_reg[1]_i_16/O[0]
                         net (fo=3, routed)           0.793     0.793    U2/O[0]
    SLICE_X36Y42         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.582     1.375 r  U2/line_no_reg[1]_i_16/O[1]
                         net (fo=2, routed)           0.696     2.071    U2/lcd_clk_cnt[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     2.954 r  U2/line_no_reg[1]_i_16/O[2]
                         net (fo=2, routed)           0.508     3.462    U2/lcd_clk_cnt[2]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654     4.116 r  U2/line_no_reg[1]_i_16/O[3]
                         net (fo=2, routed)           0.181     4.297    U2/lcd_clk_cnt[3]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     5.004 r  U2/line_no_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.004    U2/line_no_reg[1]_i_16_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.226 r  U2/line_no_reg[1]_i_17/O[0]
                         net (fo=2, routed)           0.179     5.405    U2/lcd_clk_cnt[4]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723     6.128 r  U2/line_no_reg[1]_i_17/O[1]
                         net (fo=2, routed)           0.696     6.825    U2/lcd_clk_cnt[5]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     7.708 r  U2/line_no_reg[1]_i_17/O[2]
                         net (fo=2, routed)           0.508     8.215    U2/lcd_clk_cnt[6]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654     8.869 r  U2/line_no_reg[1]_i_17/O[3]
                         net (fo=2, routed)           0.181     9.051    U2/lcd_clk_cnt[7]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     9.758 r  U2/line_no_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.758    U2/line_no_reg[1]_i_17_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.980 r  U2/line_no_reg[1]_i_13/O[0]
                         net (fo=2, routed)           0.179    10.159    U2/lcd_clk_cnt[8]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    10.882 r  U2/line_no_reg[1]_i_13/O[1]
                         net (fo=2, routed)           0.559    11.441    U2/lcd_clk_cnt[9]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    12.324 r  U2/line_no_reg[1]_i_13/O[2]
                         net (fo=2, routed)           0.501    12.825    U2/lcd_clk_cnt[10]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    13.479 r  U2/line_no_reg[1]_i_13/O[3]
                         net (fo=2, routed)           0.181    13.660    U2/lcd_clk_cnt[11]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    14.367 r  U2/line_no_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.367    U2/line_no_reg[1]_i_13_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.589 r  U2/line_no_reg[1]_i_9/O[0]
                         net (fo=2, routed)           0.445    15.035    U2/lcd_clk_cnt[12]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    15.758 r  U2/line_no_reg[1]_i_9/O[1]
                         net (fo=2, routed)           0.691    16.449    U2/lcd_clk_cnt[13]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    17.332 r  U2/line_no_reg[1]_i_9/O[2]
                         net (fo=2, routed)           0.506    17.838    U2/lcd_clk_cnt[14]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    18.492 r  U2/line_no_reg[1]_i_9/O[3]
                         net (fo=2, routed)           0.181    18.673    U2/lcd_clk_cnt[15]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    19.380 r  U2/line_no_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.380    U2/line_no_reg[1]_i_9_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.602 r  U2/line_no_reg[1]_i_5/O[0]
                         net (fo=2, routed)           0.181    19.783    U2/lcd_clk_cnt[16]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    20.506 r  U2/line_no_reg[1]_i_5/O[1]
                         net (fo=2, routed)           0.561    21.067    U2/lcd_clk_cnt[17]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    21.950 r  U2/line_no_reg[1]_i_5/O[2]
                         net (fo=2, routed)           0.501    22.451    U2/lcd_clk_cnt[18]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    23.105 r  U2/line_no_reg[1]_i_5/O[3]
                         net (fo=2, routed)           0.181    23.286    U2/lcd_clk_cnt[19]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    23.993 r  U2/line_no_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.993    U2/line_no_reg[1]_i_5_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.215 r  U2/line_no_reg[1]_i_15/O[0]
                         net (fo=2, routed)           0.179    24.394    U2/lcd_clk_cnt[20]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    25.117 r  U2/line_no_reg[1]_i_15/O[1]
                         net (fo=2, routed)           0.699    25.816    U2/lcd_clk_cnt[21]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    26.699 r  U2/line_no_reg[1]_i_15/O[2]
                         net (fo=2, routed)           0.504    27.203    U2/lcd_clk_cnt[22]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    27.857 r  U2/line_no_reg[1]_i_15/O[3]
                         net (fo=2, routed)           0.181    28.038    U2/lcd_clk_cnt[23]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    28.745 r  U2/line_no_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.745    U2/line_no_reg[1]_i_15_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.967 r  U2/line_no_reg[1]_i_8/O[0]
                         net (fo=2, routed)           0.181    29.147    U2/lcd_clk_cnt[24]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    29.870 r  U2/line_no_reg[1]_i_8/O[1]
                         net (fo=2, routed)           0.696    30.567    U2/lcd_clk_cnt[25]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    31.450 r  U2/line_no_reg[1]_i_8/O[2]
                         net (fo=3, routed)           0.520    31.970    U2/lcd_clk_cnt[26]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    32.624 f  U2/line_no_reg[1]_i_8/O[3]
                         net (fo=2, routed)           0.676    33.300    U2/lcd_clk_cnt[27]
    SLICE_X37Y48         LUT3 (Prop_lut3_I0_O)        0.306    33.606 f  U2/line_no[1]_i_4/O
                         net (fo=1, routed)           0.405    34.011    U2/line_no[1]_i_4_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I0_O)        0.124    34.135 f  U2/line_no[1]_i_2/O
                         net (fo=37, routed)          0.907    35.041    U2/lcd_reset
    SLICE_X41Y48         LUT6 (Prop_lut6_I0_O)        0.124    35.165 r  U2/reset_cnt[3]_i_1/O
                         net (fo=4, routed)           0.471    35.636    U2/reset_cnt[3]_i_1_n_0
    SLICE_X41Y49         FDRE                                         r  U2/reset_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/line_no_reg[1]_i_16/O[0]
                            (internal pin)
  Destination:            U2/reset_cnt_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.636ns  (logic 21.807ns (61.193%)  route 13.829ns (38.807%))
  Logic Levels:           36  (CARRY4=33 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         CARRY4                       0.000     0.000 r  U2/line_no_reg[1]_i_16/O[0]
                         net (fo=3, routed)           0.793     0.793    U2/O[0]
    SLICE_X36Y42         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.582     1.375 r  U2/line_no_reg[1]_i_16/O[1]
                         net (fo=2, routed)           0.696     2.071    U2/lcd_clk_cnt[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     2.954 r  U2/line_no_reg[1]_i_16/O[2]
                         net (fo=2, routed)           0.508     3.462    U2/lcd_clk_cnt[2]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654     4.116 r  U2/line_no_reg[1]_i_16/O[3]
                         net (fo=2, routed)           0.181     4.297    U2/lcd_clk_cnt[3]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     5.004 r  U2/line_no_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.004    U2/line_no_reg[1]_i_16_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.226 r  U2/line_no_reg[1]_i_17/O[0]
                         net (fo=2, routed)           0.179     5.405    U2/lcd_clk_cnt[4]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723     6.128 r  U2/line_no_reg[1]_i_17/O[1]
                         net (fo=2, routed)           0.696     6.825    U2/lcd_clk_cnt[5]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     7.708 r  U2/line_no_reg[1]_i_17/O[2]
                         net (fo=2, routed)           0.508     8.215    U2/lcd_clk_cnt[6]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654     8.869 r  U2/line_no_reg[1]_i_17/O[3]
                         net (fo=2, routed)           0.181     9.051    U2/lcd_clk_cnt[7]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     9.758 r  U2/line_no_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.758    U2/line_no_reg[1]_i_17_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.980 r  U2/line_no_reg[1]_i_13/O[0]
                         net (fo=2, routed)           0.179    10.159    U2/lcd_clk_cnt[8]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    10.882 r  U2/line_no_reg[1]_i_13/O[1]
                         net (fo=2, routed)           0.559    11.441    U2/lcd_clk_cnt[9]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    12.324 r  U2/line_no_reg[1]_i_13/O[2]
                         net (fo=2, routed)           0.501    12.825    U2/lcd_clk_cnt[10]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    13.479 r  U2/line_no_reg[1]_i_13/O[3]
                         net (fo=2, routed)           0.181    13.660    U2/lcd_clk_cnt[11]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    14.367 r  U2/line_no_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.367    U2/line_no_reg[1]_i_13_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.589 r  U2/line_no_reg[1]_i_9/O[0]
                         net (fo=2, routed)           0.445    15.035    U2/lcd_clk_cnt[12]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    15.758 r  U2/line_no_reg[1]_i_9/O[1]
                         net (fo=2, routed)           0.691    16.449    U2/lcd_clk_cnt[13]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    17.332 r  U2/line_no_reg[1]_i_9/O[2]
                         net (fo=2, routed)           0.506    17.838    U2/lcd_clk_cnt[14]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    18.492 r  U2/line_no_reg[1]_i_9/O[3]
                         net (fo=2, routed)           0.181    18.673    U2/lcd_clk_cnt[15]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    19.380 r  U2/line_no_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.380    U2/line_no_reg[1]_i_9_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.602 r  U2/line_no_reg[1]_i_5/O[0]
                         net (fo=2, routed)           0.181    19.783    U2/lcd_clk_cnt[16]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    20.506 r  U2/line_no_reg[1]_i_5/O[1]
                         net (fo=2, routed)           0.561    21.067    U2/lcd_clk_cnt[17]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    21.950 r  U2/line_no_reg[1]_i_5/O[2]
                         net (fo=2, routed)           0.501    22.451    U2/lcd_clk_cnt[18]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    23.105 r  U2/line_no_reg[1]_i_5/O[3]
                         net (fo=2, routed)           0.181    23.286    U2/lcd_clk_cnt[19]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    23.993 r  U2/line_no_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.993    U2/line_no_reg[1]_i_5_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.215 r  U2/line_no_reg[1]_i_15/O[0]
                         net (fo=2, routed)           0.179    24.394    U2/lcd_clk_cnt[20]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    25.117 r  U2/line_no_reg[1]_i_15/O[1]
                         net (fo=2, routed)           0.699    25.816    U2/lcd_clk_cnt[21]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    26.699 r  U2/line_no_reg[1]_i_15/O[2]
                         net (fo=2, routed)           0.504    27.203    U2/lcd_clk_cnt[22]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    27.857 r  U2/line_no_reg[1]_i_15/O[3]
                         net (fo=2, routed)           0.181    28.038    U2/lcd_clk_cnt[23]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    28.745 r  U2/line_no_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.745    U2/line_no_reg[1]_i_15_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.967 r  U2/line_no_reg[1]_i_8/O[0]
                         net (fo=2, routed)           0.181    29.147    U2/lcd_clk_cnt[24]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    29.870 r  U2/line_no_reg[1]_i_8/O[1]
                         net (fo=2, routed)           0.696    30.567    U2/lcd_clk_cnt[25]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    31.450 r  U2/line_no_reg[1]_i_8/O[2]
                         net (fo=3, routed)           0.520    31.970    U2/lcd_clk_cnt[26]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    32.624 f  U2/line_no_reg[1]_i_8/O[3]
                         net (fo=2, routed)           0.676    33.300    U2/lcd_clk_cnt[27]
    SLICE_X37Y48         LUT3 (Prop_lut3_I0_O)        0.306    33.606 f  U2/line_no[1]_i_4/O
                         net (fo=1, routed)           0.405    34.011    U2/line_no[1]_i_4_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I0_O)        0.124    34.135 f  U2/line_no[1]_i_2/O
                         net (fo=37, routed)          0.907    35.041    U2/lcd_reset
    SLICE_X41Y48         LUT6 (Prop_lut6_I0_O)        0.124    35.165 r  U2/reset_cnt[3]_i_1/O
                         net (fo=4, routed)           0.471    35.636    U2/reset_cnt[3]_i_1_n_0
    SLICE_X41Y49         FDRE                                         r  U2/reset_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/line_no_reg[1]_i_16/O[0]
                            (internal pin)
  Destination:            U2/LCD_DATA_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.600ns  (logic 21.836ns (61.338%)  route 13.764ns (38.662%))
  Logic Levels:           36  (CARRY4=33 LUT3=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         CARRY4                       0.000     0.000 r  U2/line_no_reg[1]_i_16/O[0]
                         net (fo=3, routed)           0.793     0.793    U2/O[0]
    SLICE_X36Y42         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.582     1.375 r  U2/line_no_reg[1]_i_16/O[1]
                         net (fo=2, routed)           0.696     2.071    U2/lcd_clk_cnt[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     2.954 r  U2/line_no_reg[1]_i_16/O[2]
                         net (fo=2, routed)           0.508     3.462    U2/lcd_clk_cnt[2]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654     4.116 r  U2/line_no_reg[1]_i_16/O[3]
                         net (fo=2, routed)           0.181     4.297    U2/lcd_clk_cnt[3]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     5.004 r  U2/line_no_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.004    U2/line_no_reg[1]_i_16_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.226 r  U2/line_no_reg[1]_i_17/O[0]
                         net (fo=2, routed)           0.179     5.405    U2/lcd_clk_cnt[4]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723     6.128 r  U2/line_no_reg[1]_i_17/O[1]
                         net (fo=2, routed)           0.696     6.825    U2/lcd_clk_cnt[5]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     7.708 r  U2/line_no_reg[1]_i_17/O[2]
                         net (fo=2, routed)           0.508     8.215    U2/lcd_clk_cnt[6]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654     8.869 r  U2/line_no_reg[1]_i_17/O[3]
                         net (fo=2, routed)           0.181     9.051    U2/lcd_clk_cnt[7]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     9.758 r  U2/line_no_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.758    U2/line_no_reg[1]_i_17_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.980 r  U2/line_no_reg[1]_i_13/O[0]
                         net (fo=2, routed)           0.179    10.159    U2/lcd_clk_cnt[8]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    10.882 r  U2/line_no_reg[1]_i_13/O[1]
                         net (fo=2, routed)           0.559    11.441    U2/lcd_clk_cnt[9]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    12.324 r  U2/line_no_reg[1]_i_13/O[2]
                         net (fo=2, routed)           0.501    12.825    U2/lcd_clk_cnt[10]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    13.479 r  U2/line_no_reg[1]_i_13/O[3]
                         net (fo=2, routed)           0.181    13.660    U2/lcd_clk_cnt[11]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    14.367 r  U2/line_no_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.367    U2/line_no_reg[1]_i_13_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.589 r  U2/line_no_reg[1]_i_9/O[0]
                         net (fo=2, routed)           0.445    15.035    U2/lcd_clk_cnt[12]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    15.758 r  U2/line_no_reg[1]_i_9/O[1]
                         net (fo=2, routed)           0.691    16.449    U2/lcd_clk_cnt[13]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    17.332 r  U2/line_no_reg[1]_i_9/O[2]
                         net (fo=2, routed)           0.506    17.838    U2/lcd_clk_cnt[14]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    18.492 r  U2/line_no_reg[1]_i_9/O[3]
                         net (fo=2, routed)           0.181    18.673    U2/lcd_clk_cnt[15]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    19.380 r  U2/line_no_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.380    U2/line_no_reg[1]_i_9_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.602 r  U2/line_no_reg[1]_i_5/O[0]
                         net (fo=2, routed)           0.181    19.783    U2/lcd_clk_cnt[16]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    20.506 r  U2/line_no_reg[1]_i_5/O[1]
                         net (fo=2, routed)           0.561    21.067    U2/lcd_clk_cnt[17]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    21.950 r  U2/line_no_reg[1]_i_5/O[2]
                         net (fo=2, routed)           0.501    22.451    U2/lcd_clk_cnt[18]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    23.105 r  U2/line_no_reg[1]_i_5/O[3]
                         net (fo=2, routed)           0.181    23.286    U2/lcd_clk_cnt[19]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    23.993 r  U2/line_no_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.993    U2/line_no_reg[1]_i_5_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.215 r  U2/line_no_reg[1]_i_15/O[0]
                         net (fo=2, routed)           0.179    24.394    U2/lcd_clk_cnt[20]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    25.117 r  U2/line_no_reg[1]_i_15/O[1]
                         net (fo=2, routed)           0.699    25.816    U2/lcd_clk_cnt[21]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    26.699 r  U2/line_no_reg[1]_i_15/O[2]
                         net (fo=2, routed)           0.504    27.203    U2/lcd_clk_cnt[22]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    27.857 r  U2/line_no_reg[1]_i_15/O[3]
                         net (fo=2, routed)           0.181    28.038    U2/lcd_clk_cnt[23]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    28.745 r  U2/line_no_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.745    U2/line_no_reg[1]_i_15_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.967 r  U2/line_no_reg[1]_i_8/O[0]
                         net (fo=2, routed)           0.181    29.147    U2/lcd_clk_cnt[24]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    29.870 r  U2/line_no_reg[1]_i_8/O[1]
                         net (fo=2, routed)           0.696    30.567    U2/lcd_clk_cnt[25]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    31.450 r  U2/line_no_reg[1]_i_8/O[2]
                         net (fo=3, routed)           0.520    31.970    U2/lcd_clk_cnt[26]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    32.624 f  U2/line_no_reg[1]_i_8/O[3]
                         net (fo=2, routed)           0.676    33.300    U2/lcd_clk_cnt[27]
    SLICE_X37Y48         LUT3 (Prop_lut3_I0_O)        0.306    33.606 f  U2/line_no[1]_i_4/O
                         net (fo=1, routed)           0.405    34.011    U2/line_no[1]_i_4_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I0_O)        0.124    34.135 f  U2/line_no[1]_i_2/O
                         net (fo=37, routed)          0.829    34.963    U2/lcd_reset
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.153    35.116 r  U2/LCD_DATA[3]_i_1/O
                         net (fo=4, routed)           0.483    35.600    U2/LCD_DATA[3]_i_1_n_0
    SLICE_X37Y44         FDRE                                         r  U2/LCD_DATA_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/line_no_reg[1]_i_16/O[0]
                            (internal pin)
  Destination:            U2/LCD_DATA_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.600ns  (logic 21.836ns (61.338%)  route 13.764ns (38.662%))
  Logic Levels:           36  (CARRY4=33 LUT3=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         CARRY4                       0.000     0.000 r  U2/line_no_reg[1]_i_16/O[0]
                         net (fo=3, routed)           0.793     0.793    U2/O[0]
    SLICE_X36Y42         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.582     1.375 r  U2/line_no_reg[1]_i_16/O[1]
                         net (fo=2, routed)           0.696     2.071    U2/lcd_clk_cnt[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     2.954 r  U2/line_no_reg[1]_i_16/O[2]
                         net (fo=2, routed)           0.508     3.462    U2/lcd_clk_cnt[2]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654     4.116 r  U2/line_no_reg[1]_i_16/O[3]
                         net (fo=2, routed)           0.181     4.297    U2/lcd_clk_cnt[3]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     5.004 r  U2/line_no_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.004    U2/line_no_reg[1]_i_16_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.226 r  U2/line_no_reg[1]_i_17/O[0]
                         net (fo=2, routed)           0.179     5.405    U2/lcd_clk_cnt[4]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723     6.128 r  U2/line_no_reg[1]_i_17/O[1]
                         net (fo=2, routed)           0.696     6.825    U2/lcd_clk_cnt[5]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     7.708 r  U2/line_no_reg[1]_i_17/O[2]
                         net (fo=2, routed)           0.508     8.215    U2/lcd_clk_cnt[6]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654     8.869 r  U2/line_no_reg[1]_i_17/O[3]
                         net (fo=2, routed)           0.181     9.051    U2/lcd_clk_cnt[7]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     9.758 r  U2/line_no_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.758    U2/line_no_reg[1]_i_17_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.980 r  U2/line_no_reg[1]_i_13/O[0]
                         net (fo=2, routed)           0.179    10.159    U2/lcd_clk_cnt[8]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    10.882 r  U2/line_no_reg[1]_i_13/O[1]
                         net (fo=2, routed)           0.559    11.441    U2/lcd_clk_cnt[9]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    12.324 r  U2/line_no_reg[1]_i_13/O[2]
                         net (fo=2, routed)           0.501    12.825    U2/lcd_clk_cnt[10]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    13.479 r  U2/line_no_reg[1]_i_13/O[3]
                         net (fo=2, routed)           0.181    13.660    U2/lcd_clk_cnt[11]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    14.367 r  U2/line_no_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.367    U2/line_no_reg[1]_i_13_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.589 r  U2/line_no_reg[1]_i_9/O[0]
                         net (fo=2, routed)           0.445    15.035    U2/lcd_clk_cnt[12]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    15.758 r  U2/line_no_reg[1]_i_9/O[1]
                         net (fo=2, routed)           0.691    16.449    U2/lcd_clk_cnt[13]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    17.332 r  U2/line_no_reg[1]_i_9/O[2]
                         net (fo=2, routed)           0.506    17.838    U2/lcd_clk_cnt[14]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    18.492 r  U2/line_no_reg[1]_i_9/O[3]
                         net (fo=2, routed)           0.181    18.673    U2/lcd_clk_cnt[15]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    19.380 r  U2/line_no_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.380    U2/line_no_reg[1]_i_9_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.602 r  U2/line_no_reg[1]_i_5/O[0]
                         net (fo=2, routed)           0.181    19.783    U2/lcd_clk_cnt[16]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    20.506 r  U2/line_no_reg[1]_i_5/O[1]
                         net (fo=2, routed)           0.561    21.067    U2/lcd_clk_cnt[17]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    21.950 r  U2/line_no_reg[1]_i_5/O[2]
                         net (fo=2, routed)           0.501    22.451    U2/lcd_clk_cnt[18]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    23.105 r  U2/line_no_reg[1]_i_5/O[3]
                         net (fo=2, routed)           0.181    23.286    U2/lcd_clk_cnt[19]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    23.993 r  U2/line_no_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.993    U2/line_no_reg[1]_i_5_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.215 r  U2/line_no_reg[1]_i_15/O[0]
                         net (fo=2, routed)           0.179    24.394    U2/lcd_clk_cnt[20]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    25.117 r  U2/line_no_reg[1]_i_15/O[1]
                         net (fo=2, routed)           0.699    25.816    U2/lcd_clk_cnt[21]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    26.699 r  U2/line_no_reg[1]_i_15/O[2]
                         net (fo=2, routed)           0.504    27.203    U2/lcd_clk_cnt[22]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    27.857 r  U2/line_no_reg[1]_i_15/O[3]
                         net (fo=2, routed)           0.181    28.038    U2/lcd_clk_cnt[23]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    28.745 r  U2/line_no_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.745    U2/line_no_reg[1]_i_15_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.967 r  U2/line_no_reg[1]_i_8/O[0]
                         net (fo=2, routed)           0.181    29.147    U2/lcd_clk_cnt[24]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    29.870 r  U2/line_no_reg[1]_i_8/O[1]
                         net (fo=2, routed)           0.696    30.567    U2/lcd_clk_cnt[25]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    31.450 r  U2/line_no_reg[1]_i_8/O[2]
                         net (fo=3, routed)           0.520    31.970    U2/lcd_clk_cnt[26]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    32.624 f  U2/line_no_reg[1]_i_8/O[3]
                         net (fo=2, routed)           0.676    33.300    U2/lcd_clk_cnt[27]
    SLICE_X37Y48         LUT3 (Prop_lut3_I0_O)        0.306    33.606 f  U2/line_no[1]_i_4/O
                         net (fo=1, routed)           0.405    34.011    U2/line_no[1]_i_4_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I0_O)        0.124    34.135 f  U2/line_no[1]_i_2/O
                         net (fo=37, routed)          0.829    34.963    U2/lcd_reset
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.153    35.116 r  U2/LCD_DATA[3]_i_1/O
                         net (fo=4, routed)           0.483    35.600    U2/LCD_DATA[3]_i_1_n_0
    SLICE_X37Y44         FDRE                                         r  U2/LCD_DATA_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/line_no_reg[1]_i_16/O[0]
                            (internal pin)
  Destination:            U2/DEBUG_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.577ns  (logic 21.807ns (61.295%)  route 13.770ns (38.705%))
  Logic Levels:           36  (CARRY4=33 LUT1=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         CARRY4                       0.000     0.000 r  U2/line_no_reg[1]_i_16/O[0]
                         net (fo=3, routed)           0.793     0.793    U2/O[0]
    SLICE_X36Y42         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.582     1.375 r  U2/line_no_reg[1]_i_16/O[1]
                         net (fo=2, routed)           0.696     2.071    U2/lcd_clk_cnt[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     2.954 r  U2/line_no_reg[1]_i_16/O[2]
                         net (fo=2, routed)           0.508     3.462    U2/lcd_clk_cnt[2]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654     4.116 r  U2/line_no_reg[1]_i_16/O[3]
                         net (fo=2, routed)           0.181     4.297    U2/lcd_clk_cnt[3]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     5.004 r  U2/line_no_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.004    U2/line_no_reg[1]_i_16_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.226 r  U2/line_no_reg[1]_i_17/O[0]
                         net (fo=2, routed)           0.179     5.405    U2/lcd_clk_cnt[4]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723     6.128 r  U2/line_no_reg[1]_i_17/O[1]
                         net (fo=2, routed)           0.696     6.825    U2/lcd_clk_cnt[5]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     7.708 r  U2/line_no_reg[1]_i_17/O[2]
                         net (fo=2, routed)           0.508     8.215    U2/lcd_clk_cnt[6]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654     8.869 r  U2/line_no_reg[1]_i_17/O[3]
                         net (fo=2, routed)           0.181     9.051    U2/lcd_clk_cnt[7]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     9.758 r  U2/line_no_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.758    U2/line_no_reg[1]_i_17_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.980 r  U2/line_no_reg[1]_i_13/O[0]
                         net (fo=2, routed)           0.179    10.159    U2/lcd_clk_cnt[8]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    10.882 r  U2/line_no_reg[1]_i_13/O[1]
                         net (fo=2, routed)           0.559    11.441    U2/lcd_clk_cnt[9]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    12.324 r  U2/line_no_reg[1]_i_13/O[2]
                         net (fo=2, routed)           0.501    12.825    U2/lcd_clk_cnt[10]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    13.479 r  U2/line_no_reg[1]_i_13/O[3]
                         net (fo=2, routed)           0.181    13.660    U2/lcd_clk_cnt[11]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    14.367 r  U2/line_no_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.367    U2/line_no_reg[1]_i_13_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.589 r  U2/line_no_reg[1]_i_9/O[0]
                         net (fo=2, routed)           0.445    15.035    U2/lcd_clk_cnt[12]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    15.758 r  U2/line_no_reg[1]_i_9/O[1]
                         net (fo=2, routed)           0.691    16.449    U2/lcd_clk_cnt[13]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    17.332 r  U2/line_no_reg[1]_i_9/O[2]
                         net (fo=2, routed)           0.506    17.838    U2/lcd_clk_cnt[14]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    18.492 r  U2/line_no_reg[1]_i_9/O[3]
                         net (fo=2, routed)           0.181    18.673    U2/lcd_clk_cnt[15]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    19.380 r  U2/line_no_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.380    U2/line_no_reg[1]_i_9_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.602 r  U2/line_no_reg[1]_i_5/O[0]
                         net (fo=2, routed)           0.181    19.783    U2/lcd_clk_cnt[16]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    20.506 r  U2/line_no_reg[1]_i_5/O[1]
                         net (fo=2, routed)           0.561    21.067    U2/lcd_clk_cnt[17]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    21.950 r  U2/line_no_reg[1]_i_5/O[2]
                         net (fo=2, routed)           0.501    22.451    U2/lcd_clk_cnt[18]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    23.105 r  U2/line_no_reg[1]_i_5/O[3]
                         net (fo=2, routed)           0.181    23.286    U2/lcd_clk_cnt[19]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    23.993 r  U2/line_no_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.993    U2/line_no_reg[1]_i_5_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.215 r  U2/line_no_reg[1]_i_15/O[0]
                         net (fo=2, routed)           0.179    24.394    U2/lcd_clk_cnt[20]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    25.117 r  U2/line_no_reg[1]_i_15/O[1]
                         net (fo=2, routed)           0.699    25.816    U2/lcd_clk_cnt[21]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    26.699 r  U2/line_no_reg[1]_i_15/O[2]
                         net (fo=2, routed)           0.504    27.203    U2/lcd_clk_cnt[22]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    27.857 r  U2/line_no_reg[1]_i_15/O[3]
                         net (fo=2, routed)           0.181    28.038    U2/lcd_clk_cnt[23]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    28.745 r  U2/line_no_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.745    U2/line_no_reg[1]_i_15_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.967 r  U2/line_no_reg[1]_i_8/O[0]
                         net (fo=2, routed)           0.181    29.147    U2/lcd_clk_cnt[24]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    29.870 r  U2/line_no_reg[1]_i_8/O[1]
                         net (fo=2, routed)           0.696    30.567    U2/lcd_clk_cnt[25]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    31.450 r  U2/line_no_reg[1]_i_8/O[2]
                         net (fo=3, routed)           0.520    31.970    U2/lcd_clk_cnt[26]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    32.624 f  U2/line_no_reg[1]_i_8/O[3]
                         net (fo=2, routed)           0.676    33.300    U2/lcd_clk_cnt[27]
    SLICE_X37Y48         LUT3 (Prop_lut3_I0_O)        0.306    33.606 f  U2/line_no[1]_i_4/O
                         net (fo=1, routed)           0.405    34.011    U2/line_no[1]_i_4_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I0_O)        0.124    34.135 f  U2/line_no[1]_i_2/O
                         net (fo=37, routed)          0.829    34.963    U2/lcd_reset
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.124    35.087 r  U2/DEBUG[4]_i_1/O
                         net (fo=5, routed)           0.490    35.577    U2/p_6_in
    SLICE_X36Y45         FDRE                                         r  U2/DEBUG_reg[3]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/char_no_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/line_no_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE                         0.000     0.000 r  U2/char_no_reg[1]/C
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U2/char_no_reg[1]/Q
                         net (fo=9, routed)           0.131     0.272    U2/char_no_reg_n_0_[1]
    SLICE_X40Y47         LUT5 (Prop_lut5_I1_O)        0.045     0.317 r  U2/line_no[0]_i_1/O
                         net (fo=1, routed)           0.000     0.317    U2/line_no[0]_i_1_n_0
    SLICE_X40Y47         FDPE                                         r  U2/line_no_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/char_no_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/line_no_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.452%)  route 0.132ns (41.548%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE                         0.000     0.000 r  U2/char_no_reg[1]/C
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/char_no_reg[1]/Q
                         net (fo=9, routed)           0.132     0.273    U2/char_no_reg_n_0_[1]
    SLICE_X40Y47         LUT5 (Prop_lut5_I2_O)        0.045     0.318 r  U2/line_no[1]_i_1/O
                         net (fo=1, routed)           0.000     0.318    U2/line_no[1]_i_1_n_0
    SLICE_X40Y47         FDCE                                         r  U2/line_no_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_VALUE_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/LCD_DATA_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.209ns (62.356%)  route 0.126ns (37.644%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDCE                         0.000     0.000 r  U2/LCD_DATA_VALUE_reg[2]/C
    SLICE_X38Y44         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U2/LCD_DATA_VALUE_reg[2]/Q
                         net (fo=1, routed)           0.126     0.290    U2/LCD_DATA_VALUE_reg_n_0_[2]
    SLICE_X37Y44         LUT3 (Prop_lut3_I0_O)        0.045     0.335 r  U2/LCD_DATA[2]_i_1/O
                         net (fo=1, routed)           0.000     0.335    U2/LCD_DATA[2]
    SLICE_X37Y44         FDRE                                         r  U2/LCD_DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/char_no_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/char_no_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.227ns (66.676%)  route 0.113ns (33.324%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE                         0.000     0.000 r  U2/char_no_reg[3]/C
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U2/char_no_reg[3]/Q
                         net (fo=6, routed)           0.113     0.241    U2/char_no_reg_n_0_[3]
    SLICE_X39Y45         LUT6 (Prop_lut6_I2_O)        0.099     0.340 r  U2/char_no[5]_i_2/O
                         net (fo=1, routed)           0.000     0.340    U2/char_no[5]_i_2_n_0
    SLICE_X39Y45         FDCE                                         r  U2/char_no_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_VALUE_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/LCD_DATA_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.209ns (59.685%)  route 0.141ns (40.315%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE                         0.000     0.000 r  U2/LCD_DATA_VALUE_reg[0]/C
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U2/LCD_DATA_VALUE_reg[0]/Q
                         net (fo=1, routed)           0.141     0.305    U2/LCD_DATA_VALUE_reg_n_0_[0]
    SLICE_X38Y45         LUT3 (Prop_lut3_I0_O)        0.045     0.350 r  U2/LCD_DATA[0]_i_1/O
                         net (fo=1, routed)           0.000     0.350    U2/LCD_DATA[0]
    SLICE_X38Y45         FDRE                                         r  U2/LCD_DATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/char_no_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/char_no_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDCE                         0.000     0.000 r  U2/char_no_reg[0]/C
    SLICE_X39Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U2/char_no_reg[0]/Q
                         net (fo=10, routed)          0.168     0.309    U2/char_no_reg_n_0_[0]
    SLICE_X39Y48         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  U2/char_no[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    U2/char_no[0]_i_1_n_0
    SLICE_X39Y48         FDCE                                         r  U2/char_no_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/char_no_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/znak_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.186ns (52.172%)  route 0.171ns (47.828%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE                         0.000     0.000 r  U2/char_no_reg[2]/C
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U2/char_no_reg[2]/Q
                         net (fo=7, routed)           0.171     0.312    U2/char_no_reg_n_0_[2]
    SLICE_X39Y44         LUT6 (Prop_lut6_I0_O)        0.045     0.357 r  U2/znak[4]_i_1/O
                         net (fo=1, routed)           0.000     0.357    U2/znak[4]_i_1_n_0
    SLICE_X39Y44         FDCE                                         r  U2/znak_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/znak_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/znak_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.191ns (53.168%)  route 0.168ns (46.832%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE                         0.000     0.000 r  U2/znak_reg[5]/C
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U2/znak_reg[5]/Q
                         net (fo=2, routed)           0.168     0.314    U2/znak_reg_n_0_[5]
    SLICE_X41Y46         LUT4 (Prop_lut4_I3_O)        0.045     0.359 r  U2/znak[5]_i_1/O
                         net (fo=1, routed)           0.000     0.359    U2/znak[5]_i_1_n_0
    SLICE_X41Y46         FDCE                                         r  U2/znak_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/reset_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/reset_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE                         0.000     0.000 r  U2/reset_cnt_reg[0]/C
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U2/reset_cnt_reg[0]/Q
                         net (fo=5, routed)           0.178     0.319    U2/reset_cnt_reg[0]
    SLICE_X41Y49         LUT2 (Prop_lut2_I0_O)        0.042     0.361 r  U2/reset_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.361    U2/plusOp[1]
    SLICE_X41Y49         FDRE                                         r  U2/reset_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/reset_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/reset_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE                         0.000     0.000 r  U2/reset_cnt_reg[0]/C
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  U2/reset_cnt_reg[0]/Q
                         net (fo=5, routed)           0.178     0.319    U2/reset_cnt_reg[0]
    SLICE_X41Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.364 r  U2/reset_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.364    U2/reset_cnt[0]_i_1_n_0
    SLICE_X41Y49         FDRE                                         r  U2/reset_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_master_inst/spi_ss_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_SS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.900ns  (logic 4.051ns (68.668%)  route 1.848ns (31.332%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.629     5.181    spi_master_inst/CLK
    SLICE_X2Y31          FDRE                                         r  spi_master_inst/spi_ss_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     5.699 r  spi_master_inst/spi_ss_int_reg/Q
                         net (fo=1, routed)           1.848     7.547    SPI_SS_OBUF
    P17                  OBUF (Prop_obuf_I_O)         3.533    11.080 r  SPI_SS_OBUF_inst/O
                         net (fo=0)                   0.000    11.080    SPI_SS
    P17                                                               r  SPI_SS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/spi_sck_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.544ns  (logic 3.987ns (71.926%)  route 1.556ns (28.074%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.629     5.181    spi_master_inst/CLK
    SLICE_X0Y31          FDRE                                         r  spi_master_inst/spi_sck_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  spi_master_inst/spi_sck_int_reg/Q
                         net (fo=3, routed)           1.556     7.193    SPI_SCK_OBUF
    P18                  OBUF (Prop_obuf_I_O)         3.531    10.725 r  SPI_SCK_OBUF_inst/O
                         net (fo=0)                   0.000    10.725    SPI_SCK
    P18                                                               r  SPI_SCK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_master_inst/spi_sck_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.683ns  (logic 1.373ns (81.616%)  route 0.309ns (18.384%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.590     1.503    spi_master_inst/CLK
    SLICE_X0Y31          FDRE                                         r  spi_master_inst/spi_sck_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  spi_master_inst/spi_sck_int_reg/Q
                         net (fo=3, routed)           0.309     1.954    SPI_SCK_OBUF
    P18                  OBUF (Prop_obuf_I_O)         1.232     3.186 r  SPI_SCK_OBUF_inst/O
                         net (fo=0)                   0.000     3.186    SPI_SCK
    P18                                                               r  SPI_SCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/spi_ss_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_SS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.802ns  (logic 1.398ns (77.602%)  route 0.403ns (22.398%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.590     1.503    spi_master_inst/CLK
    SLICE_X2Y31          FDRE                                         r  spi_master_inst/spi_ss_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164     1.667 r  spi_master_inst/spi_ss_int_reg/Q
                         net (fo=1, routed)           0.403     2.071    SPI_SS_OBUF
    P17                  OBUF (Prop_obuf_I_O)         1.234     3.305 r  SPI_SS_OBUF_inst/O
                         net (fo=0)                   0.000     3.305    SPI_SS
    P17                                                               r  SPI_SS (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/line_no_reg[1]_i_16/O[0]
                            (internal pin)
  Destination:            U2/lcd_clk_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        36.179ns  (logic 21.807ns (60.275%)  route 14.372ns (39.725%))
  Logic Levels:           36  (CARRY4=33 LUT2=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         CARRY4                       0.000     0.000 r  U2/line_no_reg[1]_i_16/O[0]
                         net (fo=3, routed)           0.793     0.793    U2/O[0]
    SLICE_X36Y42         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.582     1.375 r  U2/line_no_reg[1]_i_16/O[1]
                         net (fo=2, routed)           0.696     2.071    U2/lcd_clk_cnt[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     2.954 r  U2/line_no_reg[1]_i_16/O[2]
                         net (fo=2, routed)           0.508     3.462    U2/lcd_clk_cnt[2]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654     4.116 r  U2/line_no_reg[1]_i_16/O[3]
                         net (fo=2, routed)           0.181     4.297    U2/lcd_clk_cnt[3]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     5.004 r  U2/line_no_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.004    U2/line_no_reg[1]_i_16_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.226 r  U2/line_no_reg[1]_i_17/O[0]
                         net (fo=2, routed)           0.179     5.405    U2/lcd_clk_cnt[4]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723     6.128 r  U2/line_no_reg[1]_i_17/O[1]
                         net (fo=2, routed)           0.696     6.825    U2/lcd_clk_cnt[5]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     7.708 r  U2/line_no_reg[1]_i_17/O[2]
                         net (fo=2, routed)           0.508     8.215    U2/lcd_clk_cnt[6]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654     8.869 r  U2/line_no_reg[1]_i_17/O[3]
                         net (fo=2, routed)           0.181     9.051    U2/lcd_clk_cnt[7]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     9.758 r  U2/line_no_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.758    U2/line_no_reg[1]_i_17_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.980 r  U2/line_no_reg[1]_i_13/O[0]
                         net (fo=2, routed)           0.179    10.159    U2/lcd_clk_cnt[8]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    10.882 r  U2/line_no_reg[1]_i_13/O[1]
                         net (fo=2, routed)           0.559    11.441    U2/lcd_clk_cnt[9]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    12.324 r  U2/line_no_reg[1]_i_13/O[2]
                         net (fo=2, routed)           0.501    12.825    U2/lcd_clk_cnt[10]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    13.479 r  U2/line_no_reg[1]_i_13/O[3]
                         net (fo=2, routed)           0.181    13.660    U2/lcd_clk_cnt[11]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    14.367 r  U2/line_no_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.367    U2/line_no_reg[1]_i_13_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.589 r  U2/line_no_reg[1]_i_9/O[0]
                         net (fo=2, routed)           0.445    15.035    U2/lcd_clk_cnt[12]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    15.758 r  U2/line_no_reg[1]_i_9/O[1]
                         net (fo=2, routed)           0.691    16.449    U2/lcd_clk_cnt[13]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    17.332 r  U2/line_no_reg[1]_i_9/O[2]
                         net (fo=2, routed)           0.506    17.838    U2/lcd_clk_cnt[14]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    18.492 r  U2/line_no_reg[1]_i_9/O[3]
                         net (fo=2, routed)           0.181    18.673    U2/lcd_clk_cnt[15]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    19.380 r  U2/line_no_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.380    U2/line_no_reg[1]_i_9_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.602 r  U2/line_no_reg[1]_i_5/O[0]
                         net (fo=2, routed)           0.181    19.783    U2/lcd_clk_cnt[16]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    20.506 r  U2/line_no_reg[1]_i_5/O[1]
                         net (fo=2, routed)           0.561    21.067    U2/lcd_clk_cnt[17]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    21.950 r  U2/line_no_reg[1]_i_5/O[2]
                         net (fo=2, routed)           0.501    22.451    U2/lcd_clk_cnt[18]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    23.105 r  U2/line_no_reg[1]_i_5/O[3]
                         net (fo=2, routed)           0.181    23.286    U2/lcd_clk_cnt[19]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    23.993 r  U2/line_no_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.993    U2/line_no_reg[1]_i_5_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.215 r  U2/line_no_reg[1]_i_15/O[0]
                         net (fo=2, routed)           0.179    24.394    U2/lcd_clk_cnt[20]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    25.117 r  U2/line_no_reg[1]_i_15/O[1]
                         net (fo=2, routed)           0.699    25.816    U2/lcd_clk_cnt[21]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    26.699 r  U2/line_no_reg[1]_i_15/O[2]
                         net (fo=2, routed)           0.504    27.203    U2/lcd_clk_cnt[22]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    27.857 r  U2/line_no_reg[1]_i_15/O[3]
                         net (fo=2, routed)           0.181    28.038    U2/lcd_clk_cnt[23]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    28.745 r  U2/line_no_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.745    U2/line_no_reg[1]_i_15_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.967 r  U2/line_no_reg[1]_i_8/O[0]
                         net (fo=2, routed)           0.181    29.147    U2/lcd_clk_cnt[24]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    29.870 r  U2/line_no_reg[1]_i_8/O[1]
                         net (fo=2, routed)           0.696    30.567    U2/lcd_clk_cnt[25]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    31.450 r  U2/line_no_reg[1]_i_8/O[2]
                         net (fo=3, routed)           0.520    31.970    U2/lcd_clk_cnt[26]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    32.624 r  U2/line_no_reg[1]_i_8/O[3]
                         net (fo=2, routed)           0.676    33.300    U2/lcd_clk_cnt[27]
    SLICE_X37Y48         LUT3 (Prop_lut3_I0_O)        0.306    33.606 r  U2/line_no[1]_i_4/O
                         net (fo=1, routed)           0.405    34.011    U2/line_no[1]_i_4_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I0_O)        0.124    34.135 r  U2/line_no[1]_i_2/O
                         net (fo=37, routed)          1.264    35.399    U2/lcd_reset
    SLICE_X35Y48         LUT2 (Prop_lut2_I1_O)        0.124    35.523 r  U2/lcd_clk_cnt[0]_i_1/O
                         net (fo=16, routed)          0.656    36.179    U2/lcd_clk_cnt[0]_i_1_n_0
    SLICE_X34Y50         FDRE                                         r  U2/lcd_clk_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.432     4.803    U2/lcd_clk_cnt_reg[0]_0
    SLICE_X34Y50         FDRE                                         r  U2/lcd_clk_cnt_reg[12]/C

Slack:                    inf
  Source:                 U2/line_no_reg[1]_i_16/O[0]
                            (internal pin)
  Destination:            U2/lcd_clk_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        36.179ns  (logic 21.807ns (60.275%)  route 14.372ns (39.725%))
  Logic Levels:           36  (CARRY4=33 LUT2=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         CARRY4                       0.000     0.000 r  U2/line_no_reg[1]_i_16/O[0]
                         net (fo=3, routed)           0.793     0.793    U2/O[0]
    SLICE_X36Y42         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.582     1.375 r  U2/line_no_reg[1]_i_16/O[1]
                         net (fo=2, routed)           0.696     2.071    U2/lcd_clk_cnt[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     2.954 r  U2/line_no_reg[1]_i_16/O[2]
                         net (fo=2, routed)           0.508     3.462    U2/lcd_clk_cnt[2]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654     4.116 r  U2/line_no_reg[1]_i_16/O[3]
                         net (fo=2, routed)           0.181     4.297    U2/lcd_clk_cnt[3]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     5.004 r  U2/line_no_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.004    U2/line_no_reg[1]_i_16_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.226 r  U2/line_no_reg[1]_i_17/O[0]
                         net (fo=2, routed)           0.179     5.405    U2/lcd_clk_cnt[4]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723     6.128 r  U2/line_no_reg[1]_i_17/O[1]
                         net (fo=2, routed)           0.696     6.825    U2/lcd_clk_cnt[5]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     7.708 r  U2/line_no_reg[1]_i_17/O[2]
                         net (fo=2, routed)           0.508     8.215    U2/lcd_clk_cnt[6]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654     8.869 r  U2/line_no_reg[1]_i_17/O[3]
                         net (fo=2, routed)           0.181     9.051    U2/lcd_clk_cnt[7]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     9.758 r  U2/line_no_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.758    U2/line_no_reg[1]_i_17_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.980 r  U2/line_no_reg[1]_i_13/O[0]
                         net (fo=2, routed)           0.179    10.159    U2/lcd_clk_cnt[8]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    10.882 r  U2/line_no_reg[1]_i_13/O[1]
                         net (fo=2, routed)           0.559    11.441    U2/lcd_clk_cnt[9]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    12.324 r  U2/line_no_reg[1]_i_13/O[2]
                         net (fo=2, routed)           0.501    12.825    U2/lcd_clk_cnt[10]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    13.479 r  U2/line_no_reg[1]_i_13/O[3]
                         net (fo=2, routed)           0.181    13.660    U2/lcd_clk_cnt[11]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    14.367 r  U2/line_no_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.367    U2/line_no_reg[1]_i_13_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.589 r  U2/line_no_reg[1]_i_9/O[0]
                         net (fo=2, routed)           0.445    15.035    U2/lcd_clk_cnt[12]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    15.758 r  U2/line_no_reg[1]_i_9/O[1]
                         net (fo=2, routed)           0.691    16.449    U2/lcd_clk_cnt[13]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    17.332 r  U2/line_no_reg[1]_i_9/O[2]
                         net (fo=2, routed)           0.506    17.838    U2/lcd_clk_cnt[14]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    18.492 r  U2/line_no_reg[1]_i_9/O[3]
                         net (fo=2, routed)           0.181    18.673    U2/lcd_clk_cnt[15]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    19.380 r  U2/line_no_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.380    U2/line_no_reg[1]_i_9_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.602 r  U2/line_no_reg[1]_i_5/O[0]
                         net (fo=2, routed)           0.181    19.783    U2/lcd_clk_cnt[16]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    20.506 r  U2/line_no_reg[1]_i_5/O[1]
                         net (fo=2, routed)           0.561    21.067    U2/lcd_clk_cnt[17]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    21.950 r  U2/line_no_reg[1]_i_5/O[2]
                         net (fo=2, routed)           0.501    22.451    U2/lcd_clk_cnt[18]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    23.105 r  U2/line_no_reg[1]_i_5/O[3]
                         net (fo=2, routed)           0.181    23.286    U2/lcd_clk_cnt[19]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    23.993 r  U2/line_no_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.993    U2/line_no_reg[1]_i_5_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.215 r  U2/line_no_reg[1]_i_15/O[0]
                         net (fo=2, routed)           0.179    24.394    U2/lcd_clk_cnt[20]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    25.117 r  U2/line_no_reg[1]_i_15/O[1]
                         net (fo=2, routed)           0.699    25.816    U2/lcd_clk_cnt[21]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    26.699 r  U2/line_no_reg[1]_i_15/O[2]
                         net (fo=2, routed)           0.504    27.203    U2/lcd_clk_cnt[22]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    27.857 r  U2/line_no_reg[1]_i_15/O[3]
                         net (fo=2, routed)           0.181    28.038    U2/lcd_clk_cnt[23]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    28.745 r  U2/line_no_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.745    U2/line_no_reg[1]_i_15_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.967 r  U2/line_no_reg[1]_i_8/O[0]
                         net (fo=2, routed)           0.181    29.147    U2/lcd_clk_cnt[24]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    29.870 r  U2/line_no_reg[1]_i_8/O[1]
                         net (fo=2, routed)           0.696    30.567    U2/lcd_clk_cnt[25]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    31.450 r  U2/line_no_reg[1]_i_8/O[2]
                         net (fo=3, routed)           0.520    31.970    U2/lcd_clk_cnt[26]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    32.624 r  U2/line_no_reg[1]_i_8/O[3]
                         net (fo=2, routed)           0.676    33.300    U2/lcd_clk_cnt[27]
    SLICE_X37Y48         LUT3 (Prop_lut3_I0_O)        0.306    33.606 r  U2/line_no[1]_i_4/O
                         net (fo=1, routed)           0.405    34.011    U2/line_no[1]_i_4_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I0_O)        0.124    34.135 r  U2/line_no[1]_i_2/O
                         net (fo=37, routed)          1.264    35.399    U2/lcd_reset
    SLICE_X35Y48         LUT2 (Prop_lut2_I1_O)        0.124    35.523 r  U2/lcd_clk_cnt[0]_i_1/O
                         net (fo=16, routed)          0.656    36.179    U2/lcd_clk_cnt[0]_i_1_n_0
    SLICE_X34Y50         FDRE                                         r  U2/lcd_clk_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.432     4.803    U2/lcd_clk_cnt_reg[0]_0
    SLICE_X34Y50         FDRE                                         r  U2/lcd_clk_cnt_reg[13]/C

Slack:                    inf
  Source:                 U2/line_no_reg[1]_i_16/O[0]
                            (internal pin)
  Destination:            U2/lcd_clk_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        36.179ns  (logic 21.807ns (60.275%)  route 14.372ns (39.725%))
  Logic Levels:           36  (CARRY4=33 LUT2=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         CARRY4                       0.000     0.000 r  U2/line_no_reg[1]_i_16/O[0]
                         net (fo=3, routed)           0.793     0.793    U2/O[0]
    SLICE_X36Y42         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.582     1.375 r  U2/line_no_reg[1]_i_16/O[1]
                         net (fo=2, routed)           0.696     2.071    U2/lcd_clk_cnt[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     2.954 r  U2/line_no_reg[1]_i_16/O[2]
                         net (fo=2, routed)           0.508     3.462    U2/lcd_clk_cnt[2]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654     4.116 r  U2/line_no_reg[1]_i_16/O[3]
                         net (fo=2, routed)           0.181     4.297    U2/lcd_clk_cnt[3]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     5.004 r  U2/line_no_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.004    U2/line_no_reg[1]_i_16_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.226 r  U2/line_no_reg[1]_i_17/O[0]
                         net (fo=2, routed)           0.179     5.405    U2/lcd_clk_cnt[4]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723     6.128 r  U2/line_no_reg[1]_i_17/O[1]
                         net (fo=2, routed)           0.696     6.825    U2/lcd_clk_cnt[5]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     7.708 r  U2/line_no_reg[1]_i_17/O[2]
                         net (fo=2, routed)           0.508     8.215    U2/lcd_clk_cnt[6]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654     8.869 r  U2/line_no_reg[1]_i_17/O[3]
                         net (fo=2, routed)           0.181     9.051    U2/lcd_clk_cnt[7]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     9.758 r  U2/line_no_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.758    U2/line_no_reg[1]_i_17_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.980 r  U2/line_no_reg[1]_i_13/O[0]
                         net (fo=2, routed)           0.179    10.159    U2/lcd_clk_cnt[8]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    10.882 r  U2/line_no_reg[1]_i_13/O[1]
                         net (fo=2, routed)           0.559    11.441    U2/lcd_clk_cnt[9]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    12.324 r  U2/line_no_reg[1]_i_13/O[2]
                         net (fo=2, routed)           0.501    12.825    U2/lcd_clk_cnt[10]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    13.479 r  U2/line_no_reg[1]_i_13/O[3]
                         net (fo=2, routed)           0.181    13.660    U2/lcd_clk_cnt[11]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    14.367 r  U2/line_no_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.367    U2/line_no_reg[1]_i_13_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.589 r  U2/line_no_reg[1]_i_9/O[0]
                         net (fo=2, routed)           0.445    15.035    U2/lcd_clk_cnt[12]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    15.758 r  U2/line_no_reg[1]_i_9/O[1]
                         net (fo=2, routed)           0.691    16.449    U2/lcd_clk_cnt[13]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    17.332 r  U2/line_no_reg[1]_i_9/O[2]
                         net (fo=2, routed)           0.506    17.838    U2/lcd_clk_cnt[14]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    18.492 r  U2/line_no_reg[1]_i_9/O[3]
                         net (fo=2, routed)           0.181    18.673    U2/lcd_clk_cnt[15]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    19.380 r  U2/line_no_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.380    U2/line_no_reg[1]_i_9_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.602 r  U2/line_no_reg[1]_i_5/O[0]
                         net (fo=2, routed)           0.181    19.783    U2/lcd_clk_cnt[16]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    20.506 r  U2/line_no_reg[1]_i_5/O[1]
                         net (fo=2, routed)           0.561    21.067    U2/lcd_clk_cnt[17]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    21.950 r  U2/line_no_reg[1]_i_5/O[2]
                         net (fo=2, routed)           0.501    22.451    U2/lcd_clk_cnt[18]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    23.105 r  U2/line_no_reg[1]_i_5/O[3]
                         net (fo=2, routed)           0.181    23.286    U2/lcd_clk_cnt[19]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    23.993 r  U2/line_no_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.993    U2/line_no_reg[1]_i_5_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.215 r  U2/line_no_reg[1]_i_15/O[0]
                         net (fo=2, routed)           0.179    24.394    U2/lcd_clk_cnt[20]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    25.117 r  U2/line_no_reg[1]_i_15/O[1]
                         net (fo=2, routed)           0.699    25.816    U2/lcd_clk_cnt[21]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    26.699 r  U2/line_no_reg[1]_i_15/O[2]
                         net (fo=2, routed)           0.504    27.203    U2/lcd_clk_cnt[22]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    27.857 r  U2/line_no_reg[1]_i_15/O[3]
                         net (fo=2, routed)           0.181    28.038    U2/lcd_clk_cnt[23]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    28.745 r  U2/line_no_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.745    U2/line_no_reg[1]_i_15_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.967 r  U2/line_no_reg[1]_i_8/O[0]
                         net (fo=2, routed)           0.181    29.147    U2/lcd_clk_cnt[24]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    29.870 r  U2/line_no_reg[1]_i_8/O[1]
                         net (fo=2, routed)           0.696    30.567    U2/lcd_clk_cnt[25]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    31.450 r  U2/line_no_reg[1]_i_8/O[2]
                         net (fo=3, routed)           0.520    31.970    U2/lcd_clk_cnt[26]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    32.624 r  U2/line_no_reg[1]_i_8/O[3]
                         net (fo=2, routed)           0.676    33.300    U2/lcd_clk_cnt[27]
    SLICE_X37Y48         LUT3 (Prop_lut3_I0_O)        0.306    33.606 r  U2/line_no[1]_i_4/O
                         net (fo=1, routed)           0.405    34.011    U2/line_no[1]_i_4_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I0_O)        0.124    34.135 r  U2/line_no[1]_i_2/O
                         net (fo=37, routed)          1.264    35.399    U2/lcd_reset
    SLICE_X35Y48         LUT2 (Prop_lut2_I1_O)        0.124    35.523 r  U2/lcd_clk_cnt[0]_i_1/O
                         net (fo=16, routed)          0.656    36.179    U2/lcd_clk_cnt[0]_i_1_n_0
    SLICE_X34Y50         FDRE                                         r  U2/lcd_clk_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.432     4.803    U2/lcd_clk_cnt_reg[0]_0
    SLICE_X34Y50         FDRE                                         r  U2/lcd_clk_cnt_reg[14]/C

Slack:                    inf
  Source:                 U2/line_no_reg[1]_i_16/O[0]
                            (internal pin)
  Destination:            U2/lcd_clk_cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        36.179ns  (logic 21.807ns (60.275%)  route 14.372ns (39.725%))
  Logic Levels:           36  (CARRY4=33 LUT2=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         CARRY4                       0.000     0.000 r  U2/line_no_reg[1]_i_16/O[0]
                         net (fo=3, routed)           0.793     0.793    U2/O[0]
    SLICE_X36Y42         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.582     1.375 r  U2/line_no_reg[1]_i_16/O[1]
                         net (fo=2, routed)           0.696     2.071    U2/lcd_clk_cnt[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     2.954 r  U2/line_no_reg[1]_i_16/O[2]
                         net (fo=2, routed)           0.508     3.462    U2/lcd_clk_cnt[2]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654     4.116 r  U2/line_no_reg[1]_i_16/O[3]
                         net (fo=2, routed)           0.181     4.297    U2/lcd_clk_cnt[3]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     5.004 r  U2/line_no_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.004    U2/line_no_reg[1]_i_16_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.226 r  U2/line_no_reg[1]_i_17/O[0]
                         net (fo=2, routed)           0.179     5.405    U2/lcd_clk_cnt[4]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723     6.128 r  U2/line_no_reg[1]_i_17/O[1]
                         net (fo=2, routed)           0.696     6.825    U2/lcd_clk_cnt[5]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     7.708 r  U2/line_no_reg[1]_i_17/O[2]
                         net (fo=2, routed)           0.508     8.215    U2/lcd_clk_cnt[6]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654     8.869 r  U2/line_no_reg[1]_i_17/O[3]
                         net (fo=2, routed)           0.181     9.051    U2/lcd_clk_cnt[7]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     9.758 r  U2/line_no_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.758    U2/line_no_reg[1]_i_17_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.980 r  U2/line_no_reg[1]_i_13/O[0]
                         net (fo=2, routed)           0.179    10.159    U2/lcd_clk_cnt[8]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    10.882 r  U2/line_no_reg[1]_i_13/O[1]
                         net (fo=2, routed)           0.559    11.441    U2/lcd_clk_cnt[9]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    12.324 r  U2/line_no_reg[1]_i_13/O[2]
                         net (fo=2, routed)           0.501    12.825    U2/lcd_clk_cnt[10]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    13.479 r  U2/line_no_reg[1]_i_13/O[3]
                         net (fo=2, routed)           0.181    13.660    U2/lcd_clk_cnt[11]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    14.367 r  U2/line_no_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.367    U2/line_no_reg[1]_i_13_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.589 r  U2/line_no_reg[1]_i_9/O[0]
                         net (fo=2, routed)           0.445    15.035    U2/lcd_clk_cnt[12]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    15.758 r  U2/line_no_reg[1]_i_9/O[1]
                         net (fo=2, routed)           0.691    16.449    U2/lcd_clk_cnt[13]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    17.332 r  U2/line_no_reg[1]_i_9/O[2]
                         net (fo=2, routed)           0.506    17.838    U2/lcd_clk_cnt[14]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    18.492 r  U2/line_no_reg[1]_i_9/O[3]
                         net (fo=2, routed)           0.181    18.673    U2/lcd_clk_cnt[15]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    19.380 r  U2/line_no_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.380    U2/line_no_reg[1]_i_9_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.602 r  U2/line_no_reg[1]_i_5/O[0]
                         net (fo=2, routed)           0.181    19.783    U2/lcd_clk_cnt[16]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    20.506 r  U2/line_no_reg[1]_i_5/O[1]
                         net (fo=2, routed)           0.561    21.067    U2/lcd_clk_cnt[17]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    21.950 r  U2/line_no_reg[1]_i_5/O[2]
                         net (fo=2, routed)           0.501    22.451    U2/lcd_clk_cnt[18]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    23.105 r  U2/line_no_reg[1]_i_5/O[3]
                         net (fo=2, routed)           0.181    23.286    U2/lcd_clk_cnt[19]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    23.993 r  U2/line_no_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.993    U2/line_no_reg[1]_i_5_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.215 r  U2/line_no_reg[1]_i_15/O[0]
                         net (fo=2, routed)           0.179    24.394    U2/lcd_clk_cnt[20]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    25.117 r  U2/line_no_reg[1]_i_15/O[1]
                         net (fo=2, routed)           0.699    25.816    U2/lcd_clk_cnt[21]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    26.699 r  U2/line_no_reg[1]_i_15/O[2]
                         net (fo=2, routed)           0.504    27.203    U2/lcd_clk_cnt[22]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    27.857 r  U2/line_no_reg[1]_i_15/O[3]
                         net (fo=2, routed)           0.181    28.038    U2/lcd_clk_cnt[23]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    28.745 r  U2/line_no_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.745    U2/line_no_reg[1]_i_15_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.967 r  U2/line_no_reg[1]_i_8/O[0]
                         net (fo=2, routed)           0.181    29.147    U2/lcd_clk_cnt[24]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    29.870 r  U2/line_no_reg[1]_i_8/O[1]
                         net (fo=2, routed)           0.696    30.567    U2/lcd_clk_cnt[25]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    31.450 r  U2/line_no_reg[1]_i_8/O[2]
                         net (fo=3, routed)           0.520    31.970    U2/lcd_clk_cnt[26]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    32.624 r  U2/line_no_reg[1]_i_8/O[3]
                         net (fo=2, routed)           0.676    33.300    U2/lcd_clk_cnt[27]
    SLICE_X37Y48         LUT3 (Prop_lut3_I0_O)        0.306    33.606 r  U2/line_no[1]_i_4/O
                         net (fo=1, routed)           0.405    34.011    U2/line_no[1]_i_4_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I0_O)        0.124    34.135 r  U2/line_no[1]_i_2/O
                         net (fo=37, routed)          1.264    35.399    U2/lcd_reset
    SLICE_X35Y48         LUT2 (Prop_lut2_I1_O)        0.124    35.523 r  U2/lcd_clk_cnt[0]_i_1/O
                         net (fo=16, routed)          0.656    36.179    U2/lcd_clk_cnt[0]_i_1_n_0
    SLICE_X34Y50         FDRE                                         r  U2/lcd_clk_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.432     4.803    U2/lcd_clk_cnt_reg[0]_0
    SLICE_X34Y50         FDRE                                         r  U2/lcd_clk_cnt_reg[15]/C

Slack:                    inf
  Source:                 U2/line_no_reg[1]_i_16/O[0]
                            (internal pin)
  Destination:            U2/lcd_clk_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        36.120ns  (logic 21.807ns (60.373%)  route 14.313ns (39.627%))
  Logic Levels:           36  (CARRY4=33 LUT2=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         CARRY4                       0.000     0.000 r  U2/line_no_reg[1]_i_16/O[0]
                         net (fo=3, routed)           0.793     0.793    U2/O[0]
    SLICE_X36Y42         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.582     1.375 r  U2/line_no_reg[1]_i_16/O[1]
                         net (fo=2, routed)           0.696     2.071    U2/lcd_clk_cnt[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     2.954 r  U2/line_no_reg[1]_i_16/O[2]
                         net (fo=2, routed)           0.508     3.462    U2/lcd_clk_cnt[2]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654     4.116 r  U2/line_no_reg[1]_i_16/O[3]
                         net (fo=2, routed)           0.181     4.297    U2/lcd_clk_cnt[3]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     5.004 r  U2/line_no_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.004    U2/line_no_reg[1]_i_16_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.226 r  U2/line_no_reg[1]_i_17/O[0]
                         net (fo=2, routed)           0.179     5.405    U2/lcd_clk_cnt[4]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723     6.128 r  U2/line_no_reg[1]_i_17/O[1]
                         net (fo=2, routed)           0.696     6.825    U2/lcd_clk_cnt[5]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     7.708 r  U2/line_no_reg[1]_i_17/O[2]
                         net (fo=2, routed)           0.508     8.215    U2/lcd_clk_cnt[6]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654     8.869 r  U2/line_no_reg[1]_i_17/O[3]
                         net (fo=2, routed)           0.181     9.051    U2/lcd_clk_cnt[7]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     9.758 r  U2/line_no_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.758    U2/line_no_reg[1]_i_17_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.980 r  U2/line_no_reg[1]_i_13/O[0]
                         net (fo=2, routed)           0.179    10.159    U2/lcd_clk_cnt[8]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    10.882 r  U2/line_no_reg[1]_i_13/O[1]
                         net (fo=2, routed)           0.559    11.441    U2/lcd_clk_cnt[9]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    12.324 r  U2/line_no_reg[1]_i_13/O[2]
                         net (fo=2, routed)           0.501    12.825    U2/lcd_clk_cnt[10]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    13.479 r  U2/line_no_reg[1]_i_13/O[3]
                         net (fo=2, routed)           0.181    13.660    U2/lcd_clk_cnt[11]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    14.367 r  U2/line_no_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.367    U2/line_no_reg[1]_i_13_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.589 r  U2/line_no_reg[1]_i_9/O[0]
                         net (fo=2, routed)           0.445    15.035    U2/lcd_clk_cnt[12]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    15.758 r  U2/line_no_reg[1]_i_9/O[1]
                         net (fo=2, routed)           0.691    16.449    U2/lcd_clk_cnt[13]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    17.332 r  U2/line_no_reg[1]_i_9/O[2]
                         net (fo=2, routed)           0.506    17.838    U2/lcd_clk_cnt[14]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    18.492 r  U2/line_no_reg[1]_i_9/O[3]
                         net (fo=2, routed)           0.181    18.673    U2/lcd_clk_cnt[15]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    19.380 r  U2/line_no_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.380    U2/line_no_reg[1]_i_9_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.602 r  U2/line_no_reg[1]_i_5/O[0]
                         net (fo=2, routed)           0.181    19.783    U2/lcd_clk_cnt[16]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    20.506 r  U2/line_no_reg[1]_i_5/O[1]
                         net (fo=2, routed)           0.561    21.067    U2/lcd_clk_cnt[17]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    21.950 r  U2/line_no_reg[1]_i_5/O[2]
                         net (fo=2, routed)           0.501    22.451    U2/lcd_clk_cnt[18]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    23.105 r  U2/line_no_reg[1]_i_5/O[3]
                         net (fo=2, routed)           0.181    23.286    U2/lcd_clk_cnt[19]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    23.993 r  U2/line_no_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.993    U2/line_no_reg[1]_i_5_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.215 r  U2/line_no_reg[1]_i_15/O[0]
                         net (fo=2, routed)           0.179    24.394    U2/lcd_clk_cnt[20]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    25.117 r  U2/line_no_reg[1]_i_15/O[1]
                         net (fo=2, routed)           0.699    25.816    U2/lcd_clk_cnt[21]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    26.699 r  U2/line_no_reg[1]_i_15/O[2]
                         net (fo=2, routed)           0.504    27.203    U2/lcd_clk_cnt[22]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    27.857 r  U2/line_no_reg[1]_i_15/O[3]
                         net (fo=2, routed)           0.181    28.038    U2/lcd_clk_cnt[23]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    28.745 r  U2/line_no_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.745    U2/line_no_reg[1]_i_15_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.967 r  U2/line_no_reg[1]_i_8/O[0]
                         net (fo=2, routed)           0.181    29.147    U2/lcd_clk_cnt[24]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    29.870 r  U2/line_no_reg[1]_i_8/O[1]
                         net (fo=2, routed)           0.696    30.567    U2/lcd_clk_cnt[25]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    31.450 r  U2/line_no_reg[1]_i_8/O[2]
                         net (fo=3, routed)           0.520    31.970    U2/lcd_clk_cnt[26]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    32.624 r  U2/line_no_reg[1]_i_8/O[3]
                         net (fo=2, routed)           0.676    33.300    U2/lcd_clk_cnt[27]
    SLICE_X37Y48         LUT3 (Prop_lut3_I0_O)        0.306    33.606 r  U2/line_no[1]_i_4/O
                         net (fo=1, routed)           0.405    34.011    U2/line_no[1]_i_4_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I0_O)        0.124    34.135 r  U2/line_no[1]_i_2/O
                         net (fo=37, routed)          1.264    35.399    U2/lcd_reset
    SLICE_X35Y48         LUT2 (Prop_lut2_I1_O)        0.124    35.523 r  U2/lcd_clk_cnt[0]_i_1/O
                         net (fo=16, routed)          0.598    36.120    U2/lcd_clk_cnt[0]_i_1_n_0
    SLICE_X34Y47         FDRE                                         r  U2/lcd_clk_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.448     4.820    U2/lcd_clk_cnt_reg[0]_0
    SLICE_X34Y47         FDRE                                         r  U2/lcd_clk_cnt_reg[0]/C

Slack:                    inf
  Source:                 U2/line_no_reg[1]_i_16/O[0]
                            (internal pin)
  Destination:            U2/lcd_clk_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        36.120ns  (logic 21.807ns (60.373%)  route 14.313ns (39.627%))
  Logic Levels:           36  (CARRY4=33 LUT2=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         CARRY4                       0.000     0.000 r  U2/line_no_reg[1]_i_16/O[0]
                         net (fo=3, routed)           0.793     0.793    U2/O[0]
    SLICE_X36Y42         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.582     1.375 r  U2/line_no_reg[1]_i_16/O[1]
                         net (fo=2, routed)           0.696     2.071    U2/lcd_clk_cnt[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     2.954 r  U2/line_no_reg[1]_i_16/O[2]
                         net (fo=2, routed)           0.508     3.462    U2/lcd_clk_cnt[2]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654     4.116 r  U2/line_no_reg[1]_i_16/O[3]
                         net (fo=2, routed)           0.181     4.297    U2/lcd_clk_cnt[3]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     5.004 r  U2/line_no_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.004    U2/line_no_reg[1]_i_16_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.226 r  U2/line_no_reg[1]_i_17/O[0]
                         net (fo=2, routed)           0.179     5.405    U2/lcd_clk_cnt[4]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723     6.128 r  U2/line_no_reg[1]_i_17/O[1]
                         net (fo=2, routed)           0.696     6.825    U2/lcd_clk_cnt[5]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     7.708 r  U2/line_no_reg[1]_i_17/O[2]
                         net (fo=2, routed)           0.508     8.215    U2/lcd_clk_cnt[6]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654     8.869 r  U2/line_no_reg[1]_i_17/O[3]
                         net (fo=2, routed)           0.181     9.051    U2/lcd_clk_cnt[7]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     9.758 r  U2/line_no_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.758    U2/line_no_reg[1]_i_17_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.980 r  U2/line_no_reg[1]_i_13/O[0]
                         net (fo=2, routed)           0.179    10.159    U2/lcd_clk_cnt[8]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    10.882 r  U2/line_no_reg[1]_i_13/O[1]
                         net (fo=2, routed)           0.559    11.441    U2/lcd_clk_cnt[9]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    12.324 r  U2/line_no_reg[1]_i_13/O[2]
                         net (fo=2, routed)           0.501    12.825    U2/lcd_clk_cnt[10]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    13.479 r  U2/line_no_reg[1]_i_13/O[3]
                         net (fo=2, routed)           0.181    13.660    U2/lcd_clk_cnt[11]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    14.367 r  U2/line_no_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.367    U2/line_no_reg[1]_i_13_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.589 r  U2/line_no_reg[1]_i_9/O[0]
                         net (fo=2, routed)           0.445    15.035    U2/lcd_clk_cnt[12]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    15.758 r  U2/line_no_reg[1]_i_9/O[1]
                         net (fo=2, routed)           0.691    16.449    U2/lcd_clk_cnt[13]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    17.332 r  U2/line_no_reg[1]_i_9/O[2]
                         net (fo=2, routed)           0.506    17.838    U2/lcd_clk_cnt[14]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    18.492 r  U2/line_no_reg[1]_i_9/O[3]
                         net (fo=2, routed)           0.181    18.673    U2/lcd_clk_cnt[15]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    19.380 r  U2/line_no_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.380    U2/line_no_reg[1]_i_9_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.602 r  U2/line_no_reg[1]_i_5/O[0]
                         net (fo=2, routed)           0.181    19.783    U2/lcd_clk_cnt[16]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    20.506 r  U2/line_no_reg[1]_i_5/O[1]
                         net (fo=2, routed)           0.561    21.067    U2/lcd_clk_cnt[17]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    21.950 r  U2/line_no_reg[1]_i_5/O[2]
                         net (fo=2, routed)           0.501    22.451    U2/lcd_clk_cnt[18]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    23.105 r  U2/line_no_reg[1]_i_5/O[3]
                         net (fo=2, routed)           0.181    23.286    U2/lcd_clk_cnt[19]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    23.993 r  U2/line_no_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.993    U2/line_no_reg[1]_i_5_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.215 r  U2/line_no_reg[1]_i_15/O[0]
                         net (fo=2, routed)           0.179    24.394    U2/lcd_clk_cnt[20]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    25.117 r  U2/line_no_reg[1]_i_15/O[1]
                         net (fo=2, routed)           0.699    25.816    U2/lcd_clk_cnt[21]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    26.699 r  U2/line_no_reg[1]_i_15/O[2]
                         net (fo=2, routed)           0.504    27.203    U2/lcd_clk_cnt[22]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    27.857 r  U2/line_no_reg[1]_i_15/O[3]
                         net (fo=2, routed)           0.181    28.038    U2/lcd_clk_cnt[23]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    28.745 r  U2/line_no_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.745    U2/line_no_reg[1]_i_15_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.967 r  U2/line_no_reg[1]_i_8/O[0]
                         net (fo=2, routed)           0.181    29.147    U2/lcd_clk_cnt[24]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    29.870 r  U2/line_no_reg[1]_i_8/O[1]
                         net (fo=2, routed)           0.696    30.567    U2/lcd_clk_cnt[25]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    31.450 r  U2/line_no_reg[1]_i_8/O[2]
                         net (fo=3, routed)           0.520    31.970    U2/lcd_clk_cnt[26]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    32.624 r  U2/line_no_reg[1]_i_8/O[3]
                         net (fo=2, routed)           0.676    33.300    U2/lcd_clk_cnt[27]
    SLICE_X37Y48         LUT3 (Prop_lut3_I0_O)        0.306    33.606 r  U2/line_no[1]_i_4/O
                         net (fo=1, routed)           0.405    34.011    U2/line_no[1]_i_4_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I0_O)        0.124    34.135 r  U2/line_no[1]_i_2/O
                         net (fo=37, routed)          1.264    35.399    U2/lcd_reset
    SLICE_X35Y48         LUT2 (Prop_lut2_I1_O)        0.124    35.523 r  U2/lcd_clk_cnt[0]_i_1/O
                         net (fo=16, routed)          0.598    36.120    U2/lcd_clk_cnt[0]_i_1_n_0
    SLICE_X34Y47         FDRE                                         r  U2/lcd_clk_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.448     4.820    U2/lcd_clk_cnt_reg[0]_0
    SLICE_X34Y47         FDRE                                         r  U2/lcd_clk_cnt_reg[1]/C

Slack:                    inf
  Source:                 U2/line_no_reg[1]_i_16/O[0]
                            (internal pin)
  Destination:            U2/lcd_clk_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        36.120ns  (logic 21.807ns (60.373%)  route 14.313ns (39.627%))
  Logic Levels:           36  (CARRY4=33 LUT2=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         CARRY4                       0.000     0.000 r  U2/line_no_reg[1]_i_16/O[0]
                         net (fo=3, routed)           0.793     0.793    U2/O[0]
    SLICE_X36Y42         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.582     1.375 r  U2/line_no_reg[1]_i_16/O[1]
                         net (fo=2, routed)           0.696     2.071    U2/lcd_clk_cnt[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     2.954 r  U2/line_no_reg[1]_i_16/O[2]
                         net (fo=2, routed)           0.508     3.462    U2/lcd_clk_cnt[2]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654     4.116 r  U2/line_no_reg[1]_i_16/O[3]
                         net (fo=2, routed)           0.181     4.297    U2/lcd_clk_cnt[3]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     5.004 r  U2/line_no_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.004    U2/line_no_reg[1]_i_16_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.226 r  U2/line_no_reg[1]_i_17/O[0]
                         net (fo=2, routed)           0.179     5.405    U2/lcd_clk_cnt[4]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723     6.128 r  U2/line_no_reg[1]_i_17/O[1]
                         net (fo=2, routed)           0.696     6.825    U2/lcd_clk_cnt[5]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     7.708 r  U2/line_no_reg[1]_i_17/O[2]
                         net (fo=2, routed)           0.508     8.215    U2/lcd_clk_cnt[6]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654     8.869 r  U2/line_no_reg[1]_i_17/O[3]
                         net (fo=2, routed)           0.181     9.051    U2/lcd_clk_cnt[7]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     9.758 r  U2/line_no_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.758    U2/line_no_reg[1]_i_17_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.980 r  U2/line_no_reg[1]_i_13/O[0]
                         net (fo=2, routed)           0.179    10.159    U2/lcd_clk_cnt[8]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    10.882 r  U2/line_no_reg[1]_i_13/O[1]
                         net (fo=2, routed)           0.559    11.441    U2/lcd_clk_cnt[9]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    12.324 r  U2/line_no_reg[1]_i_13/O[2]
                         net (fo=2, routed)           0.501    12.825    U2/lcd_clk_cnt[10]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    13.479 r  U2/line_no_reg[1]_i_13/O[3]
                         net (fo=2, routed)           0.181    13.660    U2/lcd_clk_cnt[11]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    14.367 r  U2/line_no_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.367    U2/line_no_reg[1]_i_13_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.589 r  U2/line_no_reg[1]_i_9/O[0]
                         net (fo=2, routed)           0.445    15.035    U2/lcd_clk_cnt[12]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    15.758 r  U2/line_no_reg[1]_i_9/O[1]
                         net (fo=2, routed)           0.691    16.449    U2/lcd_clk_cnt[13]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    17.332 r  U2/line_no_reg[1]_i_9/O[2]
                         net (fo=2, routed)           0.506    17.838    U2/lcd_clk_cnt[14]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    18.492 r  U2/line_no_reg[1]_i_9/O[3]
                         net (fo=2, routed)           0.181    18.673    U2/lcd_clk_cnt[15]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    19.380 r  U2/line_no_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.380    U2/line_no_reg[1]_i_9_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.602 r  U2/line_no_reg[1]_i_5/O[0]
                         net (fo=2, routed)           0.181    19.783    U2/lcd_clk_cnt[16]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    20.506 r  U2/line_no_reg[1]_i_5/O[1]
                         net (fo=2, routed)           0.561    21.067    U2/lcd_clk_cnt[17]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    21.950 r  U2/line_no_reg[1]_i_5/O[2]
                         net (fo=2, routed)           0.501    22.451    U2/lcd_clk_cnt[18]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    23.105 r  U2/line_no_reg[1]_i_5/O[3]
                         net (fo=2, routed)           0.181    23.286    U2/lcd_clk_cnt[19]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    23.993 r  U2/line_no_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.993    U2/line_no_reg[1]_i_5_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.215 r  U2/line_no_reg[1]_i_15/O[0]
                         net (fo=2, routed)           0.179    24.394    U2/lcd_clk_cnt[20]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    25.117 r  U2/line_no_reg[1]_i_15/O[1]
                         net (fo=2, routed)           0.699    25.816    U2/lcd_clk_cnt[21]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    26.699 r  U2/line_no_reg[1]_i_15/O[2]
                         net (fo=2, routed)           0.504    27.203    U2/lcd_clk_cnt[22]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    27.857 r  U2/line_no_reg[1]_i_15/O[3]
                         net (fo=2, routed)           0.181    28.038    U2/lcd_clk_cnt[23]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    28.745 r  U2/line_no_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.745    U2/line_no_reg[1]_i_15_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.967 r  U2/line_no_reg[1]_i_8/O[0]
                         net (fo=2, routed)           0.181    29.147    U2/lcd_clk_cnt[24]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    29.870 r  U2/line_no_reg[1]_i_8/O[1]
                         net (fo=2, routed)           0.696    30.567    U2/lcd_clk_cnt[25]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    31.450 r  U2/line_no_reg[1]_i_8/O[2]
                         net (fo=3, routed)           0.520    31.970    U2/lcd_clk_cnt[26]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    32.624 r  U2/line_no_reg[1]_i_8/O[3]
                         net (fo=2, routed)           0.676    33.300    U2/lcd_clk_cnt[27]
    SLICE_X37Y48         LUT3 (Prop_lut3_I0_O)        0.306    33.606 r  U2/line_no[1]_i_4/O
                         net (fo=1, routed)           0.405    34.011    U2/line_no[1]_i_4_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I0_O)        0.124    34.135 r  U2/line_no[1]_i_2/O
                         net (fo=37, routed)          1.264    35.399    U2/lcd_reset
    SLICE_X35Y48         LUT2 (Prop_lut2_I1_O)        0.124    35.523 r  U2/lcd_clk_cnt[0]_i_1/O
                         net (fo=16, routed)          0.598    36.120    U2/lcd_clk_cnt[0]_i_1_n_0
    SLICE_X34Y47         FDRE                                         r  U2/lcd_clk_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.448     4.820    U2/lcd_clk_cnt_reg[0]_0
    SLICE_X34Y47         FDRE                                         r  U2/lcd_clk_cnt_reg[2]/C

Slack:                    inf
  Source:                 U2/line_no_reg[1]_i_16/O[0]
                            (internal pin)
  Destination:            U2/lcd_clk_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        36.120ns  (logic 21.807ns (60.373%)  route 14.313ns (39.627%))
  Logic Levels:           36  (CARRY4=33 LUT2=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         CARRY4                       0.000     0.000 r  U2/line_no_reg[1]_i_16/O[0]
                         net (fo=3, routed)           0.793     0.793    U2/O[0]
    SLICE_X36Y42         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.582     1.375 r  U2/line_no_reg[1]_i_16/O[1]
                         net (fo=2, routed)           0.696     2.071    U2/lcd_clk_cnt[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     2.954 r  U2/line_no_reg[1]_i_16/O[2]
                         net (fo=2, routed)           0.508     3.462    U2/lcd_clk_cnt[2]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654     4.116 r  U2/line_no_reg[1]_i_16/O[3]
                         net (fo=2, routed)           0.181     4.297    U2/lcd_clk_cnt[3]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     5.004 r  U2/line_no_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.004    U2/line_no_reg[1]_i_16_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.226 r  U2/line_no_reg[1]_i_17/O[0]
                         net (fo=2, routed)           0.179     5.405    U2/lcd_clk_cnt[4]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723     6.128 r  U2/line_no_reg[1]_i_17/O[1]
                         net (fo=2, routed)           0.696     6.825    U2/lcd_clk_cnt[5]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     7.708 r  U2/line_no_reg[1]_i_17/O[2]
                         net (fo=2, routed)           0.508     8.215    U2/lcd_clk_cnt[6]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654     8.869 r  U2/line_no_reg[1]_i_17/O[3]
                         net (fo=2, routed)           0.181     9.051    U2/lcd_clk_cnt[7]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     9.758 r  U2/line_no_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.758    U2/line_no_reg[1]_i_17_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.980 r  U2/line_no_reg[1]_i_13/O[0]
                         net (fo=2, routed)           0.179    10.159    U2/lcd_clk_cnt[8]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    10.882 r  U2/line_no_reg[1]_i_13/O[1]
                         net (fo=2, routed)           0.559    11.441    U2/lcd_clk_cnt[9]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    12.324 r  U2/line_no_reg[1]_i_13/O[2]
                         net (fo=2, routed)           0.501    12.825    U2/lcd_clk_cnt[10]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    13.479 r  U2/line_no_reg[1]_i_13/O[3]
                         net (fo=2, routed)           0.181    13.660    U2/lcd_clk_cnt[11]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    14.367 r  U2/line_no_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.367    U2/line_no_reg[1]_i_13_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.589 r  U2/line_no_reg[1]_i_9/O[0]
                         net (fo=2, routed)           0.445    15.035    U2/lcd_clk_cnt[12]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    15.758 r  U2/line_no_reg[1]_i_9/O[1]
                         net (fo=2, routed)           0.691    16.449    U2/lcd_clk_cnt[13]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    17.332 r  U2/line_no_reg[1]_i_9/O[2]
                         net (fo=2, routed)           0.506    17.838    U2/lcd_clk_cnt[14]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    18.492 r  U2/line_no_reg[1]_i_9/O[3]
                         net (fo=2, routed)           0.181    18.673    U2/lcd_clk_cnt[15]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    19.380 r  U2/line_no_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.380    U2/line_no_reg[1]_i_9_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.602 r  U2/line_no_reg[1]_i_5/O[0]
                         net (fo=2, routed)           0.181    19.783    U2/lcd_clk_cnt[16]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    20.506 r  U2/line_no_reg[1]_i_5/O[1]
                         net (fo=2, routed)           0.561    21.067    U2/lcd_clk_cnt[17]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    21.950 r  U2/line_no_reg[1]_i_5/O[2]
                         net (fo=2, routed)           0.501    22.451    U2/lcd_clk_cnt[18]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    23.105 r  U2/line_no_reg[1]_i_5/O[3]
                         net (fo=2, routed)           0.181    23.286    U2/lcd_clk_cnt[19]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    23.993 r  U2/line_no_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.993    U2/line_no_reg[1]_i_5_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.215 r  U2/line_no_reg[1]_i_15/O[0]
                         net (fo=2, routed)           0.179    24.394    U2/lcd_clk_cnt[20]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    25.117 r  U2/line_no_reg[1]_i_15/O[1]
                         net (fo=2, routed)           0.699    25.816    U2/lcd_clk_cnt[21]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    26.699 r  U2/line_no_reg[1]_i_15/O[2]
                         net (fo=2, routed)           0.504    27.203    U2/lcd_clk_cnt[22]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    27.857 r  U2/line_no_reg[1]_i_15/O[3]
                         net (fo=2, routed)           0.181    28.038    U2/lcd_clk_cnt[23]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    28.745 r  U2/line_no_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.745    U2/line_no_reg[1]_i_15_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.967 r  U2/line_no_reg[1]_i_8/O[0]
                         net (fo=2, routed)           0.181    29.147    U2/lcd_clk_cnt[24]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    29.870 r  U2/line_no_reg[1]_i_8/O[1]
                         net (fo=2, routed)           0.696    30.567    U2/lcd_clk_cnt[25]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    31.450 r  U2/line_no_reg[1]_i_8/O[2]
                         net (fo=3, routed)           0.520    31.970    U2/lcd_clk_cnt[26]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    32.624 r  U2/line_no_reg[1]_i_8/O[3]
                         net (fo=2, routed)           0.676    33.300    U2/lcd_clk_cnt[27]
    SLICE_X37Y48         LUT3 (Prop_lut3_I0_O)        0.306    33.606 r  U2/line_no[1]_i_4/O
                         net (fo=1, routed)           0.405    34.011    U2/line_no[1]_i_4_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I0_O)        0.124    34.135 r  U2/line_no[1]_i_2/O
                         net (fo=37, routed)          1.264    35.399    U2/lcd_reset
    SLICE_X35Y48         LUT2 (Prop_lut2_I1_O)        0.124    35.523 r  U2/lcd_clk_cnt[0]_i_1/O
                         net (fo=16, routed)          0.598    36.120    U2/lcd_clk_cnt[0]_i_1_n_0
    SLICE_X34Y47         FDRE                                         r  U2/lcd_clk_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.448     4.820    U2/lcd_clk_cnt_reg[0]_0
    SLICE_X34Y47         FDRE                                         r  U2/lcd_clk_cnt_reg[3]/C

Slack:                    inf
  Source:                 U2/line_no_reg[1]_i_16/O[0]
                            (internal pin)
  Destination:            U2/lcd_clk_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        36.074ns  (logic 21.807ns (60.452%)  route 14.267ns (39.548%))
  Logic Levels:           36  (CARRY4=33 LUT2=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         CARRY4                       0.000     0.000 r  U2/line_no_reg[1]_i_16/O[0]
                         net (fo=3, routed)           0.793     0.793    U2/O[0]
    SLICE_X36Y42         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.582     1.375 r  U2/line_no_reg[1]_i_16/O[1]
                         net (fo=2, routed)           0.696     2.071    U2/lcd_clk_cnt[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     2.954 r  U2/line_no_reg[1]_i_16/O[2]
                         net (fo=2, routed)           0.508     3.462    U2/lcd_clk_cnt[2]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654     4.116 r  U2/line_no_reg[1]_i_16/O[3]
                         net (fo=2, routed)           0.181     4.297    U2/lcd_clk_cnt[3]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     5.004 r  U2/line_no_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.004    U2/line_no_reg[1]_i_16_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.226 r  U2/line_no_reg[1]_i_17/O[0]
                         net (fo=2, routed)           0.179     5.405    U2/lcd_clk_cnt[4]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723     6.128 r  U2/line_no_reg[1]_i_17/O[1]
                         net (fo=2, routed)           0.696     6.825    U2/lcd_clk_cnt[5]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     7.708 r  U2/line_no_reg[1]_i_17/O[2]
                         net (fo=2, routed)           0.508     8.215    U2/lcd_clk_cnt[6]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654     8.869 r  U2/line_no_reg[1]_i_17/O[3]
                         net (fo=2, routed)           0.181     9.051    U2/lcd_clk_cnt[7]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     9.758 r  U2/line_no_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.758    U2/line_no_reg[1]_i_17_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.980 r  U2/line_no_reg[1]_i_13/O[0]
                         net (fo=2, routed)           0.179    10.159    U2/lcd_clk_cnt[8]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    10.882 r  U2/line_no_reg[1]_i_13/O[1]
                         net (fo=2, routed)           0.559    11.441    U2/lcd_clk_cnt[9]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    12.324 r  U2/line_no_reg[1]_i_13/O[2]
                         net (fo=2, routed)           0.501    12.825    U2/lcd_clk_cnt[10]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    13.479 r  U2/line_no_reg[1]_i_13/O[3]
                         net (fo=2, routed)           0.181    13.660    U2/lcd_clk_cnt[11]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    14.367 r  U2/line_no_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.367    U2/line_no_reg[1]_i_13_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.589 r  U2/line_no_reg[1]_i_9/O[0]
                         net (fo=2, routed)           0.445    15.035    U2/lcd_clk_cnt[12]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    15.758 r  U2/line_no_reg[1]_i_9/O[1]
                         net (fo=2, routed)           0.691    16.449    U2/lcd_clk_cnt[13]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    17.332 r  U2/line_no_reg[1]_i_9/O[2]
                         net (fo=2, routed)           0.506    17.838    U2/lcd_clk_cnt[14]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    18.492 r  U2/line_no_reg[1]_i_9/O[3]
                         net (fo=2, routed)           0.181    18.673    U2/lcd_clk_cnt[15]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    19.380 r  U2/line_no_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.380    U2/line_no_reg[1]_i_9_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.602 r  U2/line_no_reg[1]_i_5/O[0]
                         net (fo=2, routed)           0.181    19.783    U2/lcd_clk_cnt[16]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    20.506 r  U2/line_no_reg[1]_i_5/O[1]
                         net (fo=2, routed)           0.561    21.067    U2/lcd_clk_cnt[17]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    21.950 r  U2/line_no_reg[1]_i_5/O[2]
                         net (fo=2, routed)           0.501    22.451    U2/lcd_clk_cnt[18]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    23.105 r  U2/line_no_reg[1]_i_5/O[3]
                         net (fo=2, routed)           0.181    23.286    U2/lcd_clk_cnt[19]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    23.993 r  U2/line_no_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.993    U2/line_no_reg[1]_i_5_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.215 r  U2/line_no_reg[1]_i_15/O[0]
                         net (fo=2, routed)           0.179    24.394    U2/lcd_clk_cnt[20]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    25.117 r  U2/line_no_reg[1]_i_15/O[1]
                         net (fo=2, routed)           0.699    25.816    U2/lcd_clk_cnt[21]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    26.699 r  U2/line_no_reg[1]_i_15/O[2]
                         net (fo=2, routed)           0.504    27.203    U2/lcd_clk_cnt[22]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    27.857 r  U2/line_no_reg[1]_i_15/O[3]
                         net (fo=2, routed)           0.181    28.038    U2/lcd_clk_cnt[23]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    28.745 r  U2/line_no_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.745    U2/line_no_reg[1]_i_15_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.967 r  U2/line_no_reg[1]_i_8/O[0]
                         net (fo=2, routed)           0.181    29.147    U2/lcd_clk_cnt[24]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    29.870 r  U2/line_no_reg[1]_i_8/O[1]
                         net (fo=2, routed)           0.696    30.567    U2/lcd_clk_cnt[25]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    31.450 r  U2/line_no_reg[1]_i_8/O[2]
                         net (fo=3, routed)           0.520    31.970    U2/lcd_clk_cnt[26]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    32.624 r  U2/line_no_reg[1]_i_8/O[3]
                         net (fo=2, routed)           0.676    33.300    U2/lcd_clk_cnt[27]
    SLICE_X37Y48         LUT3 (Prop_lut3_I0_O)        0.306    33.606 r  U2/line_no[1]_i_4/O
                         net (fo=1, routed)           0.405    34.011    U2/line_no[1]_i_4_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I0_O)        0.124    34.135 r  U2/line_no[1]_i_2/O
                         net (fo=37, routed)          1.264    35.399    U2/lcd_reset
    SLICE_X35Y48         LUT2 (Prop_lut2_I1_O)        0.124    35.523 r  U2/lcd_clk_cnt[0]_i_1/O
                         net (fo=16, routed)          0.551    36.074    U2/lcd_clk_cnt[0]_i_1_n_0
    SLICE_X34Y49         FDRE                                         r  U2/lcd_clk_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.448     4.820    U2/lcd_clk_cnt_reg[0]_0
    SLICE_X34Y49         FDRE                                         r  U2/lcd_clk_cnt_reg[10]/C

Slack:                    inf
  Source:                 U2/line_no_reg[1]_i_16/O[0]
                            (internal pin)
  Destination:            U2/lcd_clk_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        36.074ns  (logic 21.807ns (60.452%)  route 14.267ns (39.548%))
  Logic Levels:           36  (CARRY4=33 LUT2=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         CARRY4                       0.000     0.000 r  U2/line_no_reg[1]_i_16/O[0]
                         net (fo=3, routed)           0.793     0.793    U2/O[0]
    SLICE_X36Y42         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.582     1.375 r  U2/line_no_reg[1]_i_16/O[1]
                         net (fo=2, routed)           0.696     2.071    U2/lcd_clk_cnt[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     2.954 r  U2/line_no_reg[1]_i_16/O[2]
                         net (fo=2, routed)           0.508     3.462    U2/lcd_clk_cnt[2]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654     4.116 r  U2/line_no_reg[1]_i_16/O[3]
                         net (fo=2, routed)           0.181     4.297    U2/lcd_clk_cnt[3]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     5.004 r  U2/line_no_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.004    U2/line_no_reg[1]_i_16_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.226 r  U2/line_no_reg[1]_i_17/O[0]
                         net (fo=2, routed)           0.179     5.405    U2/lcd_clk_cnt[4]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723     6.128 r  U2/line_no_reg[1]_i_17/O[1]
                         net (fo=2, routed)           0.696     6.825    U2/lcd_clk_cnt[5]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     7.708 r  U2/line_no_reg[1]_i_17/O[2]
                         net (fo=2, routed)           0.508     8.215    U2/lcd_clk_cnt[6]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654     8.869 r  U2/line_no_reg[1]_i_17/O[3]
                         net (fo=2, routed)           0.181     9.051    U2/lcd_clk_cnt[7]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     9.758 r  U2/line_no_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.758    U2/line_no_reg[1]_i_17_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.980 r  U2/line_no_reg[1]_i_13/O[0]
                         net (fo=2, routed)           0.179    10.159    U2/lcd_clk_cnt[8]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    10.882 r  U2/line_no_reg[1]_i_13/O[1]
                         net (fo=2, routed)           0.559    11.441    U2/lcd_clk_cnt[9]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    12.324 r  U2/line_no_reg[1]_i_13/O[2]
                         net (fo=2, routed)           0.501    12.825    U2/lcd_clk_cnt[10]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    13.479 r  U2/line_no_reg[1]_i_13/O[3]
                         net (fo=2, routed)           0.181    13.660    U2/lcd_clk_cnt[11]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    14.367 r  U2/line_no_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.367    U2/line_no_reg[1]_i_13_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.589 r  U2/line_no_reg[1]_i_9/O[0]
                         net (fo=2, routed)           0.445    15.035    U2/lcd_clk_cnt[12]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    15.758 r  U2/line_no_reg[1]_i_9/O[1]
                         net (fo=2, routed)           0.691    16.449    U2/lcd_clk_cnt[13]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    17.332 r  U2/line_no_reg[1]_i_9/O[2]
                         net (fo=2, routed)           0.506    17.838    U2/lcd_clk_cnt[14]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    18.492 r  U2/line_no_reg[1]_i_9/O[3]
                         net (fo=2, routed)           0.181    18.673    U2/lcd_clk_cnt[15]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    19.380 r  U2/line_no_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.380    U2/line_no_reg[1]_i_9_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.602 r  U2/line_no_reg[1]_i_5/O[0]
                         net (fo=2, routed)           0.181    19.783    U2/lcd_clk_cnt[16]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    20.506 r  U2/line_no_reg[1]_i_5/O[1]
                         net (fo=2, routed)           0.561    21.067    U2/lcd_clk_cnt[17]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    21.950 r  U2/line_no_reg[1]_i_5/O[2]
                         net (fo=2, routed)           0.501    22.451    U2/lcd_clk_cnt[18]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    23.105 r  U2/line_no_reg[1]_i_5/O[3]
                         net (fo=2, routed)           0.181    23.286    U2/lcd_clk_cnt[19]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    23.993 r  U2/line_no_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.993    U2/line_no_reg[1]_i_5_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.215 r  U2/line_no_reg[1]_i_15/O[0]
                         net (fo=2, routed)           0.179    24.394    U2/lcd_clk_cnt[20]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    25.117 r  U2/line_no_reg[1]_i_15/O[1]
                         net (fo=2, routed)           0.699    25.816    U2/lcd_clk_cnt[21]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    26.699 r  U2/line_no_reg[1]_i_15/O[2]
                         net (fo=2, routed)           0.504    27.203    U2/lcd_clk_cnt[22]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    27.857 r  U2/line_no_reg[1]_i_15/O[3]
                         net (fo=2, routed)           0.181    28.038    U2/lcd_clk_cnt[23]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    28.745 r  U2/line_no_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.745    U2/line_no_reg[1]_i_15_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.967 r  U2/line_no_reg[1]_i_8/O[0]
                         net (fo=2, routed)           0.181    29.147    U2/lcd_clk_cnt[24]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    29.870 r  U2/line_no_reg[1]_i_8/O[1]
                         net (fo=2, routed)           0.696    30.567    U2/lcd_clk_cnt[25]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    31.450 r  U2/line_no_reg[1]_i_8/O[2]
                         net (fo=3, routed)           0.520    31.970    U2/lcd_clk_cnt[26]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    32.624 r  U2/line_no_reg[1]_i_8/O[3]
                         net (fo=2, routed)           0.676    33.300    U2/lcd_clk_cnt[27]
    SLICE_X37Y48         LUT3 (Prop_lut3_I0_O)        0.306    33.606 r  U2/line_no[1]_i_4/O
                         net (fo=1, routed)           0.405    34.011    U2/line_no[1]_i_4_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I0_O)        0.124    34.135 r  U2/line_no[1]_i_2/O
                         net (fo=37, routed)          1.264    35.399    U2/lcd_reset
    SLICE_X35Y48         LUT2 (Prop_lut2_I1_O)        0.124    35.523 r  U2/lcd_clk_cnt[0]_i_1/O
                         net (fo=16, routed)          0.551    36.074    U2/lcd_clk_cnt[0]_i_1_n_0
    SLICE_X34Y49         FDRE                                         r  U2/lcd_clk_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.448     4.820    U2/lcd_clk_cnt_reg[0]_0
    SLICE_X34Y49         FDRE                                         r  U2/lcd_clk_cnt_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/line_no_reg[1]_i_16/O[0]
                            (internal pin)
  Destination:            U2/lcd_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.201ns  (logic 0.621ns (51.723%)  route 0.580ns (48.277%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         CARRY4                       0.000     0.000 f  U2/line_no_reg[1]_i_16/O[0]
                         net (fo=3, routed)           0.076     0.076    lcd_clk_cnt[0]
    SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.107     0.183 r  line_no_reg[1]_i_18/O
                         net (fo=1, routed)           0.000     0.183    U2/S[0]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.335 r  U2/line_no_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.335    U2/line_no_reg[1]_i_16_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.374 r  U2/line_no_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.374    U2/line_no_reg[1]_i_17_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.413 r  U2/line_no_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.413    U2/line_no_reg[1]_i_13_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.452 r  U2/line_no_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.452    U2/line_no_reg[1]_i_9_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.542 f  U2/line_no_reg[1]_i_5/O[3]
                         net (fo=2, routed)           0.239     0.781    U2/lcd_clk_cnt[19]
    SLICE_X37Y46         LUT5 (Prop_lut5_I1_O)        0.110     0.891 f  U2/line_no[1]_i_2/O
                         net (fo=37, routed)          0.265     1.156    U2/lcd_reset
    SLICE_X35Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.201 r  U2/lcd_clk_i_1/O
                         net (fo=1, routed)           0.000     1.201    U2/lcd_clk_i_1_n_0
    SLICE_X35Y47         FDRE                                         r  U2/lcd_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.834     1.992    U2/lcd_clk_cnt_reg[0]_0
    SLICE_X35Y47         FDRE                                         r  U2/lcd_clk_reg/C

Slack:                    inf
  Source:                 U2/line_no_reg[1]_i_16/O[0]
                            (internal pin)
  Destination:            U2/lcd_clk_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.544ns  (logic 0.621ns (40.224%)  route 0.923ns (59.776%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         CARRY4                       0.000     0.000 f  U2/line_no_reg[1]_i_16/O[0]
                         net (fo=3, routed)           0.076     0.076    lcd_clk_cnt[0]
    SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.107     0.183 r  line_no_reg[1]_i_18/O
                         net (fo=1, routed)           0.000     0.183    U2/S[0]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.335 r  U2/line_no_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.335    U2/line_no_reg[1]_i_16_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.374 r  U2/line_no_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.374    U2/line_no_reg[1]_i_17_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.413 r  U2/line_no_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.413    U2/line_no_reg[1]_i_13_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.452 r  U2/line_no_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.452    U2/line_no_reg[1]_i_9_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.542 r  U2/line_no_reg[1]_i_5/O[3]
                         net (fo=2, routed)           0.239     0.781    U2/lcd_clk_cnt[19]
    SLICE_X37Y46         LUT5 (Prop_lut5_I1_O)        0.110     0.891 r  U2/line_no[1]_i_2/O
                         net (fo=37, routed)          0.465     1.356    U2/lcd_reset
    SLICE_X35Y48         LUT2 (Prop_lut2_I1_O)        0.045     1.401 r  U2/lcd_clk_cnt[0]_i_1/O
                         net (fo=16, routed)          0.143     1.544    U2/lcd_clk_cnt[0]_i_1_n_0
    SLICE_X34Y48         FDRE                                         r  U2/lcd_clk_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.834     1.992    U2/lcd_clk_cnt_reg[0]_0
    SLICE_X34Y48         FDRE                                         r  U2/lcd_clk_cnt_reg[4]/C

Slack:                    inf
  Source:                 U2/line_no_reg[1]_i_16/O[0]
                            (internal pin)
  Destination:            U2/lcd_clk_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.544ns  (logic 0.621ns (40.224%)  route 0.923ns (59.776%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         CARRY4                       0.000     0.000 f  U2/line_no_reg[1]_i_16/O[0]
                         net (fo=3, routed)           0.076     0.076    lcd_clk_cnt[0]
    SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.107     0.183 r  line_no_reg[1]_i_18/O
                         net (fo=1, routed)           0.000     0.183    U2/S[0]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.335 r  U2/line_no_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.335    U2/line_no_reg[1]_i_16_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.374 r  U2/line_no_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.374    U2/line_no_reg[1]_i_17_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.413 r  U2/line_no_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.413    U2/line_no_reg[1]_i_13_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.452 r  U2/line_no_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.452    U2/line_no_reg[1]_i_9_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.542 r  U2/line_no_reg[1]_i_5/O[3]
                         net (fo=2, routed)           0.239     0.781    U2/lcd_clk_cnt[19]
    SLICE_X37Y46         LUT5 (Prop_lut5_I1_O)        0.110     0.891 r  U2/line_no[1]_i_2/O
                         net (fo=37, routed)          0.465     1.356    U2/lcd_reset
    SLICE_X35Y48         LUT2 (Prop_lut2_I1_O)        0.045     1.401 r  U2/lcd_clk_cnt[0]_i_1/O
                         net (fo=16, routed)          0.143     1.544    U2/lcd_clk_cnt[0]_i_1_n_0
    SLICE_X34Y48         FDRE                                         r  U2/lcd_clk_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.834     1.992    U2/lcd_clk_cnt_reg[0]_0
    SLICE_X34Y48         FDRE                                         r  U2/lcd_clk_cnt_reg[5]/C

Slack:                    inf
  Source:                 U2/line_no_reg[1]_i_16/O[0]
                            (internal pin)
  Destination:            U2/lcd_clk_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.544ns  (logic 0.621ns (40.224%)  route 0.923ns (59.776%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         CARRY4                       0.000     0.000 f  U2/line_no_reg[1]_i_16/O[0]
                         net (fo=3, routed)           0.076     0.076    lcd_clk_cnt[0]
    SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.107     0.183 r  line_no_reg[1]_i_18/O
                         net (fo=1, routed)           0.000     0.183    U2/S[0]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.335 r  U2/line_no_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.335    U2/line_no_reg[1]_i_16_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.374 r  U2/line_no_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.374    U2/line_no_reg[1]_i_17_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.413 r  U2/line_no_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.413    U2/line_no_reg[1]_i_13_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.452 r  U2/line_no_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.452    U2/line_no_reg[1]_i_9_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.542 r  U2/line_no_reg[1]_i_5/O[3]
                         net (fo=2, routed)           0.239     0.781    U2/lcd_clk_cnt[19]
    SLICE_X37Y46         LUT5 (Prop_lut5_I1_O)        0.110     0.891 r  U2/line_no[1]_i_2/O
                         net (fo=37, routed)          0.465     1.356    U2/lcd_reset
    SLICE_X35Y48         LUT2 (Prop_lut2_I1_O)        0.045     1.401 r  U2/lcd_clk_cnt[0]_i_1/O
                         net (fo=16, routed)          0.143     1.544    U2/lcd_clk_cnt[0]_i_1_n_0
    SLICE_X34Y48         FDRE                                         r  U2/lcd_clk_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.834     1.992    U2/lcd_clk_cnt_reg[0]_0
    SLICE_X34Y48         FDRE                                         r  U2/lcd_clk_cnt_reg[6]/C

Slack:                    inf
  Source:                 U2/line_no_reg[1]_i_16/O[0]
                            (internal pin)
  Destination:            U2/lcd_clk_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.544ns  (logic 0.621ns (40.224%)  route 0.923ns (59.776%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         CARRY4                       0.000     0.000 f  U2/line_no_reg[1]_i_16/O[0]
                         net (fo=3, routed)           0.076     0.076    lcd_clk_cnt[0]
    SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.107     0.183 r  line_no_reg[1]_i_18/O
                         net (fo=1, routed)           0.000     0.183    U2/S[0]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.335 r  U2/line_no_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.335    U2/line_no_reg[1]_i_16_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.374 r  U2/line_no_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.374    U2/line_no_reg[1]_i_17_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.413 r  U2/line_no_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.413    U2/line_no_reg[1]_i_13_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.452 r  U2/line_no_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.452    U2/line_no_reg[1]_i_9_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.542 r  U2/line_no_reg[1]_i_5/O[3]
                         net (fo=2, routed)           0.239     0.781    U2/lcd_clk_cnt[19]
    SLICE_X37Y46         LUT5 (Prop_lut5_I1_O)        0.110     0.891 r  U2/line_no[1]_i_2/O
                         net (fo=37, routed)          0.465     1.356    U2/lcd_reset
    SLICE_X35Y48         LUT2 (Prop_lut2_I1_O)        0.045     1.401 r  U2/lcd_clk_cnt[0]_i_1/O
                         net (fo=16, routed)          0.143     1.544    U2/lcd_clk_cnt[0]_i_1_n_0
    SLICE_X34Y48         FDRE                                         r  U2/lcd_clk_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.834     1.992    U2/lcd_clk_cnt_reg[0]_0
    SLICE_X34Y48         FDRE                                         r  U2/lcd_clk_cnt_reg[7]/C

Slack:                    inf
  Source:                 U2/line_no_reg[1]_i_16/O[0]
                            (internal pin)
  Destination:            U2/lcd_clk_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.599ns  (logic 0.621ns (38.844%)  route 0.978ns (61.156%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         CARRY4                       0.000     0.000 f  U2/line_no_reg[1]_i_16/O[0]
                         net (fo=3, routed)           0.076     0.076    lcd_clk_cnt[0]
    SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.107     0.183 r  line_no_reg[1]_i_18/O
                         net (fo=1, routed)           0.000     0.183    U2/S[0]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.335 r  U2/line_no_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.335    U2/line_no_reg[1]_i_16_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.374 r  U2/line_no_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.374    U2/line_no_reg[1]_i_17_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.413 r  U2/line_no_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.413    U2/line_no_reg[1]_i_13_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.452 r  U2/line_no_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.452    U2/line_no_reg[1]_i_9_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.542 r  U2/line_no_reg[1]_i_5/O[3]
                         net (fo=2, routed)           0.239     0.781    U2/lcd_clk_cnt[19]
    SLICE_X37Y46         LUT5 (Prop_lut5_I1_O)        0.110     0.891 r  U2/line_no[1]_i_2/O
                         net (fo=37, routed)          0.465     1.356    U2/lcd_reset
    SLICE_X35Y48         LUT2 (Prop_lut2_I1_O)        0.045     1.401 r  U2/lcd_clk_cnt[0]_i_1/O
                         net (fo=16, routed)          0.198     1.599    U2/lcd_clk_cnt[0]_i_1_n_0
    SLICE_X34Y49         FDRE                                         r  U2/lcd_clk_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.834     1.992    U2/lcd_clk_cnt_reg[0]_0
    SLICE_X34Y49         FDRE                                         r  U2/lcd_clk_cnt_reg[10]/C

Slack:                    inf
  Source:                 U2/line_no_reg[1]_i_16/O[0]
                            (internal pin)
  Destination:            U2/lcd_clk_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.599ns  (logic 0.621ns (38.844%)  route 0.978ns (61.156%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         CARRY4                       0.000     0.000 f  U2/line_no_reg[1]_i_16/O[0]
                         net (fo=3, routed)           0.076     0.076    lcd_clk_cnt[0]
    SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.107     0.183 r  line_no_reg[1]_i_18/O
                         net (fo=1, routed)           0.000     0.183    U2/S[0]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.335 r  U2/line_no_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.335    U2/line_no_reg[1]_i_16_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.374 r  U2/line_no_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.374    U2/line_no_reg[1]_i_17_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.413 r  U2/line_no_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.413    U2/line_no_reg[1]_i_13_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.452 r  U2/line_no_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.452    U2/line_no_reg[1]_i_9_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.542 r  U2/line_no_reg[1]_i_5/O[3]
                         net (fo=2, routed)           0.239     0.781    U2/lcd_clk_cnt[19]
    SLICE_X37Y46         LUT5 (Prop_lut5_I1_O)        0.110     0.891 r  U2/line_no[1]_i_2/O
                         net (fo=37, routed)          0.465     1.356    U2/lcd_reset
    SLICE_X35Y48         LUT2 (Prop_lut2_I1_O)        0.045     1.401 r  U2/lcd_clk_cnt[0]_i_1/O
                         net (fo=16, routed)          0.198     1.599    U2/lcd_clk_cnt[0]_i_1_n_0
    SLICE_X34Y49         FDRE                                         r  U2/lcd_clk_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.834     1.992    U2/lcd_clk_cnt_reg[0]_0
    SLICE_X34Y49         FDRE                                         r  U2/lcd_clk_cnt_reg[11]/C

Slack:                    inf
  Source:                 U2/line_no_reg[1]_i_16/O[0]
                            (internal pin)
  Destination:            U2/lcd_clk_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.599ns  (logic 0.621ns (38.844%)  route 0.978ns (61.156%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         CARRY4                       0.000     0.000 f  U2/line_no_reg[1]_i_16/O[0]
                         net (fo=3, routed)           0.076     0.076    lcd_clk_cnt[0]
    SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.107     0.183 r  line_no_reg[1]_i_18/O
                         net (fo=1, routed)           0.000     0.183    U2/S[0]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.335 r  U2/line_no_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.335    U2/line_no_reg[1]_i_16_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.374 r  U2/line_no_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.374    U2/line_no_reg[1]_i_17_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.413 r  U2/line_no_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.413    U2/line_no_reg[1]_i_13_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.452 r  U2/line_no_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.452    U2/line_no_reg[1]_i_9_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.542 r  U2/line_no_reg[1]_i_5/O[3]
                         net (fo=2, routed)           0.239     0.781    U2/lcd_clk_cnt[19]
    SLICE_X37Y46         LUT5 (Prop_lut5_I1_O)        0.110     0.891 r  U2/line_no[1]_i_2/O
                         net (fo=37, routed)          0.465     1.356    U2/lcd_reset
    SLICE_X35Y48         LUT2 (Prop_lut2_I1_O)        0.045     1.401 r  U2/lcd_clk_cnt[0]_i_1/O
                         net (fo=16, routed)          0.198     1.599    U2/lcd_clk_cnt[0]_i_1_n_0
    SLICE_X34Y49         FDRE                                         r  U2/lcd_clk_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.834     1.992    U2/lcd_clk_cnt_reg[0]_0
    SLICE_X34Y49         FDRE                                         r  U2/lcd_clk_cnt_reg[8]/C

Slack:                    inf
  Source:                 U2/line_no_reg[1]_i_16/O[0]
                            (internal pin)
  Destination:            U2/lcd_clk_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.599ns  (logic 0.621ns (38.844%)  route 0.978ns (61.156%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         CARRY4                       0.000     0.000 f  U2/line_no_reg[1]_i_16/O[0]
                         net (fo=3, routed)           0.076     0.076    lcd_clk_cnt[0]
    SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.107     0.183 r  line_no_reg[1]_i_18/O
                         net (fo=1, routed)           0.000     0.183    U2/S[0]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.335 r  U2/line_no_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.335    U2/line_no_reg[1]_i_16_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.374 r  U2/line_no_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.374    U2/line_no_reg[1]_i_17_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.413 r  U2/line_no_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.413    U2/line_no_reg[1]_i_13_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.452 r  U2/line_no_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.452    U2/line_no_reg[1]_i_9_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.542 r  U2/line_no_reg[1]_i_5/O[3]
                         net (fo=2, routed)           0.239     0.781    U2/lcd_clk_cnt[19]
    SLICE_X37Y46         LUT5 (Prop_lut5_I1_O)        0.110     0.891 r  U2/line_no[1]_i_2/O
                         net (fo=37, routed)          0.465     1.356    U2/lcd_reset
    SLICE_X35Y48         LUT2 (Prop_lut2_I1_O)        0.045     1.401 r  U2/lcd_clk_cnt[0]_i_1/O
                         net (fo=16, routed)          0.198     1.599    U2/lcd_clk_cnt[0]_i_1_n_0
    SLICE_X34Y49         FDRE                                         r  U2/lcd_clk_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.834     1.992    U2/lcd_clk_cnt_reg[0]_0
    SLICE_X34Y49         FDRE                                         r  U2/lcd_clk_cnt_reg[9]/C

Slack:                    inf
  Source:                 U2/line_no_reg[1]_i_16/O[0]
                            (internal pin)
  Destination:            U2/lcd_clk_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.630ns  (logic 0.621ns (38.090%)  route 1.009ns (61.910%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         CARRY4                       0.000     0.000 f  U2/line_no_reg[1]_i_16/O[0]
                         net (fo=3, routed)           0.076     0.076    lcd_clk_cnt[0]
    SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.107     0.183 r  line_no_reg[1]_i_18/O
                         net (fo=1, routed)           0.000     0.183    U2/S[0]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.335 r  U2/line_no_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.335    U2/line_no_reg[1]_i_16_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.374 r  U2/line_no_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.374    U2/line_no_reg[1]_i_17_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.413 r  U2/line_no_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.413    U2/line_no_reg[1]_i_13_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.452 r  U2/line_no_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.452    U2/line_no_reg[1]_i_9_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.542 r  U2/line_no_reg[1]_i_5/O[3]
                         net (fo=2, routed)           0.239     0.781    U2/lcd_clk_cnt[19]
    SLICE_X37Y46         LUT5 (Prop_lut5_I1_O)        0.110     0.891 r  U2/line_no[1]_i_2/O
                         net (fo=37, routed)          0.465     1.356    U2/lcd_reset
    SLICE_X35Y48         LUT2 (Prop_lut2_I1_O)        0.045     1.401 r  U2/lcd_clk_cnt[0]_i_1/O
                         net (fo=16, routed)          0.230     1.630    U2/lcd_clk_cnt[0]_i_1_n_0
    SLICE_X34Y47         FDRE                                         r  U2/lcd_clk_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.834     1.992    U2/lcd_clk_cnt_reg[0]_0
    SLICE_X34Y47         FDRE                                         r  U2/lcd_clk_cnt_reg[0]/C





