#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000286f9f0 .scope module, "regfile" "regfile" 2 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "we"
    .port_info 3 /INPUT 5 "waddr"
    .port_info 4 /INPUT 32 "wdata"
    .port_info 5 /INPUT 1 "re1"
    .port_info 6 /INPUT 5 "raddr1"
    .port_info 7 /OUTPUT 32 "rdata1"
    .port_info 8 /INPUT 1 "re2"
    .port_info 9 /INPUT 5 "raddr2"
    .port_info 10 /OUTPUT 32 "rdata2"
o00000000028708e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002832cb0_0 .net "clk", 0 0, o00000000028708e8;  0 drivers
o0000000002870918 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000000028c0dd0_0 .net "raddr1", 4 0, o0000000002870918;  0 drivers
o0000000002870948 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000000028c0e70_0 .net "raddr2", 4 0, o0000000002870948;  0 drivers
v00000000028c0f10_0 .var "rdata1", 31 0;
v00000000028c0fb0_0 .var "rdata2", 31 0;
o00000000028709d8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028c1050_0 .net "re1", 0 0, o00000000028709d8;  0 drivers
o0000000002870a08 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028c10f0_0 .net "re2", 0 0, o0000000002870a08;  0 drivers
v00000000028c1190 .array "regs", 31 0, 31 0;
o0000000002871038 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028c9350_0 .net "rst", 0 0, o0000000002871038;  0 drivers
o0000000002871068 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000000028c93f0_0 .net "waddr", 4 0, o0000000002871068;  0 drivers
o0000000002871098 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000028c9490_0 .net "wdata", 31 0, o0000000002871098;  0 drivers
o00000000028710c8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028c9530_0 .net "we", 0 0, o00000000028710c8;  0 drivers
E_0000000002868e60/0 .event edge, v00000000028c9350_0, v00000000028c0e70_0, v00000000028c93f0_0, v00000000028c9530_0;
v00000000028c1190_0 .array/port v00000000028c1190, 0;
v00000000028c1190_1 .array/port v00000000028c1190, 1;
E_0000000002868e60/1 .event edge, v00000000028c10f0_0, v00000000028c9490_0, v00000000028c1190_0, v00000000028c1190_1;
v00000000028c1190_2 .array/port v00000000028c1190, 2;
v00000000028c1190_3 .array/port v00000000028c1190, 3;
v00000000028c1190_4 .array/port v00000000028c1190, 4;
v00000000028c1190_5 .array/port v00000000028c1190, 5;
E_0000000002868e60/2 .event edge, v00000000028c1190_2, v00000000028c1190_3, v00000000028c1190_4, v00000000028c1190_5;
v00000000028c1190_6 .array/port v00000000028c1190, 6;
v00000000028c1190_7 .array/port v00000000028c1190, 7;
v00000000028c1190_8 .array/port v00000000028c1190, 8;
v00000000028c1190_9 .array/port v00000000028c1190, 9;
E_0000000002868e60/3 .event edge, v00000000028c1190_6, v00000000028c1190_7, v00000000028c1190_8, v00000000028c1190_9;
v00000000028c1190_10 .array/port v00000000028c1190, 10;
v00000000028c1190_11 .array/port v00000000028c1190, 11;
v00000000028c1190_12 .array/port v00000000028c1190, 12;
v00000000028c1190_13 .array/port v00000000028c1190, 13;
E_0000000002868e60/4 .event edge, v00000000028c1190_10, v00000000028c1190_11, v00000000028c1190_12, v00000000028c1190_13;
v00000000028c1190_14 .array/port v00000000028c1190, 14;
v00000000028c1190_15 .array/port v00000000028c1190, 15;
v00000000028c1190_16 .array/port v00000000028c1190, 16;
v00000000028c1190_17 .array/port v00000000028c1190, 17;
E_0000000002868e60/5 .event edge, v00000000028c1190_14, v00000000028c1190_15, v00000000028c1190_16, v00000000028c1190_17;
v00000000028c1190_18 .array/port v00000000028c1190, 18;
v00000000028c1190_19 .array/port v00000000028c1190, 19;
v00000000028c1190_20 .array/port v00000000028c1190, 20;
v00000000028c1190_21 .array/port v00000000028c1190, 21;
E_0000000002868e60/6 .event edge, v00000000028c1190_18, v00000000028c1190_19, v00000000028c1190_20, v00000000028c1190_21;
v00000000028c1190_22 .array/port v00000000028c1190, 22;
v00000000028c1190_23 .array/port v00000000028c1190, 23;
v00000000028c1190_24 .array/port v00000000028c1190, 24;
v00000000028c1190_25 .array/port v00000000028c1190, 25;
E_0000000002868e60/7 .event edge, v00000000028c1190_22, v00000000028c1190_23, v00000000028c1190_24, v00000000028c1190_25;
v00000000028c1190_26 .array/port v00000000028c1190, 26;
v00000000028c1190_27 .array/port v00000000028c1190, 27;
v00000000028c1190_28 .array/port v00000000028c1190, 28;
v00000000028c1190_29 .array/port v00000000028c1190, 29;
E_0000000002868e60/8 .event edge, v00000000028c1190_26, v00000000028c1190_27, v00000000028c1190_28, v00000000028c1190_29;
v00000000028c1190_30 .array/port v00000000028c1190, 30;
v00000000028c1190_31 .array/port v00000000028c1190, 31;
E_0000000002868e60/9 .event edge, v00000000028c1190_30, v00000000028c1190_31;
E_0000000002868e60 .event/or E_0000000002868e60/0, E_0000000002868e60/1, E_0000000002868e60/2, E_0000000002868e60/3, E_0000000002868e60/4, E_0000000002868e60/5, E_0000000002868e60/6, E_0000000002868e60/7, E_0000000002868e60/8, E_0000000002868e60/9;
E_0000000002869be0/0 .event edge, v00000000028c9350_0, v00000000028c0dd0_0, v00000000028c93f0_0, v00000000028c9530_0;
E_0000000002869be0/1 .event edge, v00000000028c1050_0, v00000000028c9490_0, v00000000028c1190_0, v00000000028c1190_1;
E_0000000002869be0/2 .event edge, v00000000028c1190_2, v00000000028c1190_3, v00000000028c1190_4, v00000000028c1190_5;
E_0000000002869be0/3 .event edge, v00000000028c1190_6, v00000000028c1190_7, v00000000028c1190_8, v00000000028c1190_9;
E_0000000002869be0/4 .event edge, v00000000028c1190_10, v00000000028c1190_11, v00000000028c1190_12, v00000000028c1190_13;
E_0000000002869be0/5 .event edge, v00000000028c1190_14, v00000000028c1190_15, v00000000028c1190_16, v00000000028c1190_17;
E_0000000002869be0/6 .event edge, v00000000028c1190_18, v00000000028c1190_19, v00000000028c1190_20, v00000000028c1190_21;
E_0000000002869be0/7 .event edge, v00000000028c1190_22, v00000000028c1190_23, v00000000028c1190_24, v00000000028c1190_25;
E_0000000002869be0/8 .event edge, v00000000028c1190_26, v00000000028c1190_27, v00000000028c1190_28, v00000000028c1190_29;
E_0000000002869be0/9 .event edge, v00000000028c1190_30, v00000000028c1190_31;
E_0000000002869be0 .event/or E_0000000002869be0/0, E_0000000002869be0/1, E_0000000002869be0/2, E_0000000002869be0/3, E_0000000002869be0/4, E_0000000002869be0/5, E_0000000002869be0/6, E_0000000002869be0/7, E_0000000002869be0/8, E_0000000002869be0/9;
E_0000000002869c20 .event posedge, v0000000002832cb0_0;
    .scope S_000000000286f9f0;
T_0 ;
    %wait E_0000000002869c20;
    %load/vec4 v00000000028c9350_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v00000000028c9530_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000028c93f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000000028c9490_0;
    %load/vec4 v00000000028c93f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028c1190, 0, 4;
T_0.2 ;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000000000286f9f0;
T_1 ;
    %wait E_0000000002869be0;
    %load/vec4 v00000000028c9350_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000028c0f10_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000000028c0dd0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000028c0f10_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v00000000028c0dd0_0;
    %load/vec4 v00000000028c93f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000028c9530_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000000028c1050_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v00000000028c9490_0;
    %assign/vec4 v00000000028c0f10_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v00000000028c1050_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v00000000028c0dd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000028c1190, 4;
    %assign/vec4 v00000000028c0f10_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000028c0f10_0, 0;
T_1.7 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000000000286f9f0;
T_2 ;
    %wait E_0000000002868e60;
    %load/vec4 v00000000028c9350_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000028c0fb0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000000028c0e70_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000028c0fb0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000000028c0e70_0;
    %load/vec4 v00000000028c93f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000028c9530_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000000028c10f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v00000000028c9490_0;
    %assign/vec4 v00000000028c0fb0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v00000000028c10f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v00000000028c0e70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000028c1190, 4;
    %assign/vec4 v00000000028c0fb0_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000028c0fb0_0, 0;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "regfile.v";
