Analysis & Synthesis report for SCHK
Wed May 18 14:33:24 2016
Quartus II Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |EDA|SCHK:X0|ST
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Parameter Settings for User Entity Instance: SCHK:X0
 12. Analysis & Synthesis Messages
 13. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 18 14:33:24 2016         ;
; Quartus II Version                 ; 9.1 Build 304 01/25/2010 SP 1 SJ Full Version ;
; Revision Name                      ; SCHK                                          ;
; Top-level Entity Name              ; EDA                                           ;
; Family                             ; Cyclone III                                   ;
; Total logic elements               ; 23                                            ;
;     Total combinational functions  ; 23                                            ;
;     Dedicated logic registers      ; 21                                            ;
; Total registers                    ; 21                                            ;
; Total pins                         ; 11                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 0                                             ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 0                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C5E144C8        ;                    ;
; Top-level entity name                                                      ; EDA                ; SCHK               ;
; Family name                                                                ; Cyclone III        ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                     ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                 ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------+
; SCHK.v                           ; yes             ; User Verilog HDL File  ; C:/Documents and Settings/Administrator/桌面/XuLieJCQ/SCHK.v ;
; EDA.v                            ; yes             ; User Verilog HDL File  ; C:/Documents and Settings/Administrator/桌面/XuLieJCQ/EDA.v  ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 23        ;
;                                             ;           ;
; Total combinational functions               ; 23        ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 5         ;
;     -- 3 input functions                    ; 15        ;
;     -- <=2 input functions                  ; 3         ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 23        ;
;     -- arithmetic mode                      ; 0         ;
;                                             ;           ;
; Total registers                             ; 21        ;
;     -- Dedicated logic registers            ; 21        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 11        ;
; Maximum fan-out node                        ; RST~input ;
; Maximum fan-out                             ; 21        ;
; Total fan-out                               ; 135       ;
; Average fan-out                             ; 2.05      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |EDA                       ; 23 (12)           ; 21 (11)      ; 0           ; 0            ; 0       ; 0         ; 11   ; 0            ; |EDA                ; work         ;
;    |SCHK:X0|               ; 11 (11)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EDA|SCHK:X0        ;              ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |EDA|SCHK:X0|ST                                               ;
+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
; Name  ; ST.s7 ; ST.s6 ; ST.s5 ; ST.s4 ; ST.s3 ; ST.s2 ; ST.s1 ; ST.s0 ; ST.s8 ;
+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
; ST.s0 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ;
; ST.s1 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 1     ; 0     ;
; ST.s2 ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 1     ; 0     ;
; ST.s3 ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 1     ; 0     ;
; ST.s4 ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 1     ; 0     ;
; ST.s5 ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ;
; ST.s6 ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ;
; ST.s7 ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ;
; ST.s8 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 1     ;
+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; SCHK:X0|ST~2                          ; Lost fanout        ;
; SCHK:X0|ST~3                          ; Lost fanout        ;
; SCHK:X0|ST~4                          ; Lost fanout        ;
; SCHK:X0|ST~6                          ; Lost fanout        ;
; SCHK:X0|ST~7                          ; Lost fanout        ;
; SCHK:X0|ST~8                          ; Lost fanout        ;
; SCHK:X0|ST~9                          ; Lost fanout        ;
; SCHK:X0|ST~10                         ; Lost fanout        ;
; Total Number of Removed Registers = 8 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 21    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 11    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: SCHK:X0 ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; s0             ; 0     ; Signed Integer              ;
; s1             ; 1     ; Signed Integer              ;
; s2             ; 2     ; Signed Integer              ;
; s3             ; 3     ; Signed Integer              ;
; s4             ; 4     ; Signed Integer              ;
; s5             ; 5     ; Signed Integer              ;
; s6             ; 6     ; Signed Integer              ;
; s7             ; 7     ; Signed Integer              ;
; s8             ; 8     ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version
    Info: Processing started: Wed May 18 14:33:23 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SCHK -c SCHK
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Found 1 design units, including 1 entities, in source file schk.v
    Info: Found entity 1: SCHK
Info: Found 1 design units, including 1 entities, in source file eda.v
    Info: Found entity 1: EDA
Info: Elaborating entity "EDA" for the top level hierarchy
Warning (10240): Verilog HDL Always Construct warning at EDA.v(13): inferring latch(es) for variable "DIN_r", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "DIN_r[0]" at EDA.v(13)
Info: Elaborating entity "SCHK" for hierarchy "SCHK:X0"
Info: Timing-Driven Synthesis is running
Info: 8 registers lost all their fanouts during netlist optimizations. The first 8 are displayed below.
    Info: Register "SCHK:X0|ST~2" lost all its fanouts during netlist optimizations.
    Info: Register "SCHK:X0|ST~3" lost all its fanouts during netlist optimizations.
    Info: Register "SCHK:X0|ST~4" lost all its fanouts during netlist optimizations.
    Info: Register "SCHK:X0|ST~6" lost all its fanouts during netlist optimizations.
    Info: Register "SCHK:X0|ST~7" lost all its fanouts during netlist optimizations.
    Info: Register "SCHK:X0|ST~8" lost all its fanouts during netlist optimizations.
    Info: Register "SCHK:X0|ST~9" lost all its fanouts during netlist optimizations.
    Info: Register "SCHK:X0|ST~10" lost all its fanouts during netlist optimizations.
Info: Generated suppressed messages file C:/Documents and Settings/Administrator/桌面/XuLieJCQ/SCHK.map.smsg
Info: Implemented 34 device resources after synthesis - the final resource count might be different
    Info: Implemented 10 input pins
    Info: Implemented 1 output pins
    Info: Implemented 23 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 167 megabytes
    Info: Processing ended: Wed May 18 14:33:25 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Documents and Settings/Administrator/桌面/XuLieJCQ/SCHK.map.smsg.


