|LC3
clk => clk.IN6
IR[0] << IR[0].DB_MAX_OUTPUT_PORT_TYPE
IR[1] << IR[1].DB_MAX_OUTPUT_PORT_TYPE
IR[2] << IR[2].DB_MAX_OUTPUT_PORT_TYPE
IR[3] << IR[3].DB_MAX_OUTPUT_PORT_TYPE
IR[4] << IR[4].DB_MAX_OUTPUT_PORT_TYPE
IR[5] << IR[5].DB_MAX_OUTPUT_PORT_TYPE
IR[6] << IR[6].DB_MAX_OUTPUT_PORT_TYPE
IR[7] << IR[7].DB_MAX_OUTPUT_PORT_TYPE
IR[8] << IR[8].DB_MAX_OUTPUT_PORT_TYPE
IR[9] << IR[9].DB_MAX_OUTPUT_PORT_TYPE
IR[10] << IR[10].DB_MAX_OUTPUT_PORT_TYPE
IR[11] << IR[11].DB_MAX_OUTPUT_PORT_TYPE
IR[12] << IR[12].DB_MAX_OUTPUT_PORT_TYPE
IR[13] << IR[13].DB_MAX_OUTPUT_PORT_TYPE
IR[14] << IR[14].DB_MAX_OUTPUT_PORT_TYPE
IR[15] << IR[15].DB_MAX_OUTPUT_PORT_TYPE
Bus[0] << Bus[0].DB_MAX_OUTPUT_PORT_TYPE
Bus[1] << Bus[1].DB_MAX_OUTPUT_PORT_TYPE
Bus[2] << Bus[2].DB_MAX_OUTPUT_PORT_TYPE
Bus[3] << Bus[3].DB_MAX_OUTPUT_PORT_TYPE
Bus[4] << Bus[4].DB_MAX_OUTPUT_PORT_TYPE
Bus[5] << Bus[5].DB_MAX_OUTPUT_PORT_TYPE
Bus[6] << Bus[6].DB_MAX_OUTPUT_PORT_TYPE
Bus[7] << Bus[7].DB_MAX_OUTPUT_PORT_TYPE
Bus[8] << Bus[8].DB_MAX_OUTPUT_PORT_TYPE
Bus[9] << Bus[9].DB_MAX_OUTPUT_PORT_TYPE
Bus[10] << Bus[10].DB_MAX_OUTPUT_PORT_TYPE
Bus[11] << Bus[11].DB_MAX_OUTPUT_PORT_TYPE
Bus[12] << Bus[12].DB_MAX_OUTPUT_PORT_TYPE
Bus[13] << Bus[13].DB_MAX_OUTPUT_PORT_TYPE
Bus[14] << Bus[14].DB_MAX_OUTPUT_PORT_TYPE
Bus[15] << Bus[15].DB_MAX_OUTPUT_PORT_TYPE
PC[0] << PC[0].DB_MAX_OUTPUT_PORT_TYPE
PC[1] << PC[1].DB_MAX_OUTPUT_PORT_TYPE
PC[2] << PC[2].DB_MAX_OUTPUT_PORT_TYPE
PC[3] << PC[3].DB_MAX_OUTPUT_PORT_TYPE
PC[4] << PC[4].DB_MAX_OUTPUT_PORT_TYPE
PC[5] << PC[5].DB_MAX_OUTPUT_PORT_TYPE
PC[6] << PC[6].DB_MAX_OUTPUT_PORT_TYPE
PC[7] << PC[7].DB_MAX_OUTPUT_PORT_TYPE
PC[8] << PC[8].DB_MAX_OUTPUT_PORT_TYPE
PC[9] << PC[9].DB_MAX_OUTPUT_PORT_TYPE
PC[10] << PC[10].DB_MAX_OUTPUT_PORT_TYPE
PC[11] << PC[11].DB_MAX_OUTPUT_PORT_TYPE
PC[12] << PC[12].DB_MAX_OUTPUT_PORT_TYPE
PC[13] << PC[13].DB_MAX_OUTPUT_PORT_TYPE
PC[14] << PC[14].DB_MAX_OUTPUT_PORT_TYPE
PC[15] << PC[15].DB_MAX_OUTPUT_PORT_TYPE
current_state[0] << LC3Control:FSM.current_state
current_state[1] << LC3Control:FSM.current_state
current_state[2] << LC3Control:FSM.current_state
current_state[3] << LC3Control:FSM.current_state
current_state[4] << LC3Control:FSM.current_state
current_state[5] << LC3Control:FSM.current_state
MDRSpcIn[0] << MDRSpcIn[0].DB_MAX_OUTPUT_PORT_TYPE
MDRSpcIn[1] << MDRSpcIn[1].DB_MAX_OUTPUT_PORT_TYPE
MDRSpcIn[2] << MDRSpcIn[2].DB_MAX_OUTPUT_PORT_TYPE
MDRSpcIn[3] << MDRSpcIn[3].DB_MAX_OUTPUT_PORT_TYPE
MDRSpcIn[4] << MDRSpcIn[4].DB_MAX_OUTPUT_PORT_TYPE
MDRSpcIn[5] << MDRSpcIn[5].DB_MAX_OUTPUT_PORT_TYPE
MDRSpcIn[6] << MDRSpcIn[6].DB_MAX_OUTPUT_PORT_TYPE
MDRSpcIn[7] << MDRSpcIn[7].DB_MAX_OUTPUT_PORT_TYPE
MDRSpcIn[8] << MDRSpcIn[8].DB_MAX_OUTPUT_PORT_TYPE
MDRSpcIn[9] << MDRSpcIn[9].DB_MAX_OUTPUT_PORT_TYPE
MDRSpcIn[10] << MDRSpcIn[10].DB_MAX_OUTPUT_PORT_TYPE
MDRSpcIn[11] << MDRSpcIn[11].DB_MAX_OUTPUT_PORT_TYPE
MDRSpcIn[12] << MDRSpcIn[12].DB_MAX_OUTPUT_PORT_TYPE
MDRSpcIn[13] << MDRSpcIn[13].DB_MAX_OUTPUT_PORT_TYPE
MDRSpcIn[14] << MDRSpcIn[14].DB_MAX_OUTPUT_PORT_TYPE
MDRSpcIn[15] << MDRSpcIn[15].DB_MAX_OUTPUT_PORT_TYPE
MARSpcIn[0] << MARSpcIn[0].DB_MAX_OUTPUT_PORT_TYPE
MARSpcIn[1] << MARSpcIn[1].DB_MAX_OUTPUT_PORT_TYPE
MARSpcIn[2] << MARSpcIn[2].DB_MAX_OUTPUT_PORT_TYPE
MARSpcIn[3] << MARSpcIn[3].DB_MAX_OUTPUT_PORT_TYPE
MARSpcIn[4] << MARSpcIn[4].DB_MAX_OUTPUT_PORT_TYPE
MARSpcIn[5] << MARSpcIn[5].DB_MAX_OUTPUT_PORT_TYPE
MARSpcIn[6] << MARSpcIn[6].DB_MAX_OUTPUT_PORT_TYPE
MARSpcIn[7] << MARSpcIn[7].DB_MAX_OUTPUT_PORT_TYPE
MARSpcIn[8] << MARSpcIn[8].DB_MAX_OUTPUT_PORT_TYPE
MARSpcIn[9] << MARSpcIn[9].DB_MAX_OUTPUT_PORT_TYPE
MARSpcIn[10] << MARSpcIn[10].DB_MAX_OUTPUT_PORT_TYPE
MARSpcIn[11] << MARSpcIn[11].DB_MAX_OUTPUT_PORT_TYPE
MARSpcIn[12] << MARSpcIn[12].DB_MAX_OUTPUT_PORT_TYPE
MARSpcIn[13] << MARSpcIn[13].DB_MAX_OUTPUT_PORT_TYPE
MARSpcIn[14] << MARSpcIn[14].DB_MAX_OUTPUT_PORT_TYPE
MARSpcIn[15] << MARSpcIn[15].DB_MAX_OUTPUT_PORT_TYPE
ldMARSpcIn << ldMARSpcIn.DB_MAX_OUTPUT_PORT_TYPE
memOut[0] << Memory:memory.memOut
memOut[1] << Memory:memory.memOut
memOut[2] << Memory:memory.memOut
memOut[3] << Memory:memory.memOut
memOut[4] << Memory:memory.memOut
memOut[5] << Memory:memory.memOut
memOut[6] << Memory:memory.memOut
memOut[7] << Memory:memory.memOut
memOut[8] << Memory:memory.memOut
memOut[9] << Memory:memory.memOut
memOut[10] << Memory:memory.memOut
memOut[11] << Memory:memory.memOut
memOut[12] << Memory:memory.memOut
memOut[13] << Memory:memory.memOut
memOut[14] << Memory:memory.memOut
memOut[15] << Memory:memory.memOut
MARIn[0] << Memory:memory.MARIn
MARIn[1] << Memory:memory.MARIn
MARIn[2] << Memory:memory.MARIn
MARIn[3] << Memory:memory.MARIn
MARIn[4] << Memory:memory.MARIn
MARIn[5] << Memory:memory.MARIn
MARIn[6] << Memory:memory.MARIn
MARIn[7] << Memory:memory.MARIn
MARIn[8] << Memory:memory.MARIn
MARIn[9] << Memory:memory.MARIn
MARIn[10] << Memory:memory.MARIn
MARIn[11] << Memory:memory.MARIn
MARIn[12] << Memory:memory.MARIn
MARIn[13] << Memory:memory.MARIn
MARIn[14] << Memory:memory.MARIn
MARIn[15] << Memory:memory.MARIn
MAROut[0] << Memory:memory.MAROut
MAROut[1] << Memory:memory.MAROut
MAROut[2] << Memory:memory.MAROut
MAROut[3] << Memory:memory.MAROut
MAROut[4] << Memory:memory.MAROut
MAROut[5] << Memory:memory.MAROut
MAROut[6] << Memory:memory.MAROut
MAROut[7] << Memory:memory.MAROut
MAROut[8] << Memory:memory.MAROut
MAROut[9] << Memory:memory.MAROut
MAROut[10] << Memory:memory.MAROut
MAROut[11] << Memory:memory.MAROut
MAROut[12] << Memory:memory.MAROut
MAROut[13] << Memory:memory.MAROut
MAROut[14] << Memory:memory.MAROut
MAROut[15] << Memory:memory.MAROut
MDROut[0] << MDROut[0].DB_MAX_OUTPUT_PORT_TYPE
MDROut[1] << MDROut[1].DB_MAX_OUTPUT_PORT_TYPE
MDROut[2] << MDROut[2].DB_MAX_OUTPUT_PORT_TYPE
MDROut[3] << MDROut[3].DB_MAX_OUTPUT_PORT_TYPE
MDROut[4] << MDROut[4].DB_MAX_OUTPUT_PORT_TYPE
MDROut[5] << MDROut[5].DB_MAX_OUTPUT_PORT_TYPE
MDROut[6] << MDROut[6].DB_MAX_OUTPUT_PORT_TYPE
MDROut[7] << MDROut[7].DB_MAX_OUTPUT_PORT_TYPE
MDROut[8] << MDROut[8].DB_MAX_OUTPUT_PORT_TYPE
MDROut[9] << MDROut[9].DB_MAX_OUTPUT_PORT_TYPE
MDROut[10] << MDROut[10].DB_MAX_OUTPUT_PORT_TYPE
MDROut[11] << MDROut[11].DB_MAX_OUTPUT_PORT_TYPE
MDROut[12] << MDROut[12].DB_MAX_OUTPUT_PORT_TYPE
MDROut[13] << MDROut[13].DB_MAX_OUTPUT_PORT_TYPE
MDROut[14] << MDROut[14].DB_MAX_OUTPUT_PORT_TYPE
MDROut[15] << MDROut[15].DB_MAX_OUTPUT_PORT_TYPE


|LC3|bus_tri_state_buffer:tsb
MARMuxOut[0] => Bus[0].DATAB
MARMuxOut[1] => Bus[1].DATAB
MARMuxOut[2] => Bus[2].DATAB
MARMuxOut[3] => Bus[3].DATAB
MARMuxOut[4] => Bus[4].DATAB
MARMuxOut[5] => Bus[5].DATAB
MARMuxOut[6] => Bus[6].DATAB
MARMuxOut[7] => Bus[7].DATAB
MARMuxOut[8] => Bus[8].DATAB
MARMuxOut[9] => Bus[9].DATAB
MARMuxOut[10] => Bus[10].DATAB
MARMuxOut[11] => Bus[11].DATAB
MARMuxOut[12] => Bus[12].DATAB
MARMuxOut[13] => Bus[13].DATAB
MARMuxOut[14] => Bus[14].DATAB
MARMuxOut[15] => Bus[15].DATAB
enaMARM => Bus[0].OUTPUTSELECT
enaMARM => Bus[1].OUTPUTSELECT
enaMARM => Bus[2].OUTPUTSELECT
enaMARM => Bus[3].OUTPUTSELECT
enaMARM => Bus[4].OUTPUTSELECT
enaMARM => Bus[5].OUTPUTSELECT
enaMARM => Bus[6].OUTPUTSELECT
enaMARM => Bus[7].OUTPUTSELECT
enaMARM => Bus[8].OUTPUTSELECT
enaMARM => Bus[9].OUTPUTSELECT
enaMARM => Bus[10].OUTPUTSELECT
enaMARM => Bus[11].OUTPUTSELECT
enaMARM => Bus[12].OUTPUTSELECT
enaMARM => Bus[13].OUTPUTSELECT
enaMARM => Bus[14].OUTPUTSELECT
enaMARM => Bus[15].OUTPUTSELECT
enaMARM => Bus[15].IN1
PC[0] => Bus[0].DATAB
PC[1] => Bus[1].DATAB
PC[2] => Bus[2].DATAB
PC[3] => Bus[3].DATAB
PC[4] => Bus[4].DATAB
PC[5] => Bus[5].DATAB
PC[6] => Bus[6].DATAB
PC[7] => Bus[7].DATAB
PC[8] => Bus[8].DATAB
PC[9] => Bus[9].DATAB
PC[10] => Bus[10].DATAB
PC[11] => Bus[11].DATAB
PC[12] => Bus[12].DATAB
PC[13] => Bus[13].DATAB
PC[14] => Bus[14].DATAB
PC[15] => Bus[15].DATAB
enaPC => Bus[0].OUTPUTSELECT
enaPC => Bus[1].OUTPUTSELECT
enaPC => Bus[2].OUTPUTSELECT
enaPC => Bus[3].OUTPUTSELECT
enaPC => Bus[4].OUTPUTSELECT
enaPC => Bus[5].OUTPUTSELECT
enaPC => Bus[6].OUTPUTSELECT
enaPC => Bus[7].OUTPUTSELECT
enaPC => Bus[8].OUTPUTSELECT
enaPC => Bus[9].OUTPUTSELECT
enaPC => Bus[10].OUTPUTSELECT
enaPC => Bus[11].OUTPUTSELECT
enaPC => Bus[12].OUTPUTSELECT
enaPC => Bus[13].OUTPUTSELECT
enaPC => Bus[14].OUTPUTSELECT
enaPC => Bus[15].OUTPUTSELECT
enaPC => Bus[15].IN1
aluOut[0] => Bus[0].DATAB
aluOut[1] => Bus[1].DATAB
aluOut[2] => Bus[2].DATAB
aluOut[3] => Bus[3].DATAB
aluOut[4] => Bus[4].DATAB
aluOut[5] => Bus[5].DATAB
aluOut[6] => Bus[6].DATAB
aluOut[7] => Bus[7].DATAB
aluOut[8] => Bus[8].DATAB
aluOut[9] => Bus[9].DATAB
aluOut[10] => Bus[10].DATAB
aluOut[11] => Bus[11].DATAB
aluOut[12] => Bus[12].DATAB
aluOut[13] => Bus[13].DATAB
aluOut[14] => Bus[14].DATAB
aluOut[15] => Bus[15].DATAB
enaALU => Bus[0].OUTPUTSELECT
enaALU => Bus[1].OUTPUTSELECT
enaALU => Bus[2].OUTPUTSELECT
enaALU => Bus[3].OUTPUTSELECT
enaALU => Bus[4].OUTPUTSELECT
enaALU => Bus[5].OUTPUTSELECT
enaALU => Bus[6].OUTPUTSELECT
enaALU => Bus[7].OUTPUTSELECT
enaALU => Bus[8].OUTPUTSELECT
enaALU => Bus[9].OUTPUTSELECT
enaALU => Bus[10].OUTPUTSELECT
enaALU => Bus[11].OUTPUTSELECT
enaALU => Bus[12].OUTPUTSELECT
enaALU => Bus[13].OUTPUTSELECT
enaALU => Bus[14].OUTPUTSELECT
enaALU => Bus[15].OUTPUTSELECT
enaALU => Bus[15].IN0
MDROut[0] => Bus[0].DATAA
MDROut[1] => Bus[1].DATAA
MDROut[2] => Bus[2].DATAA
MDROut[3] => Bus[3].DATAA
MDROut[4] => Bus[4].DATAA
MDROut[5] => Bus[5].DATAA
MDROut[6] => Bus[6].DATAA
MDROut[7] => Bus[7].DATAA
MDROut[8] => Bus[8].DATAA
MDROut[9] => Bus[9].DATAA
MDROut[10] => Bus[10].DATAA
MDROut[11] => Bus[11].DATAA
MDROut[12] => Bus[12].DATAA
MDROut[13] => Bus[13].DATAA
MDROut[14] => Bus[14].DATAA
MDROut[15] => Bus[15].DATAA
enaMDR => Bus[15].IN1
Bus[0] <= Bus[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Bus[1] <= Bus[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Bus[2] <= Bus[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Bus[3] <= Bus[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Bus[4] <= Bus[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Bus[5] <= Bus[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Bus[6] <= Bus[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Bus[7] <= Bus[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
Bus[8] <= Bus[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
Bus[9] <= Bus[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
Bus[10] <= Bus[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
Bus[11] <= Bus[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
Bus[12] <= Bus[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
Bus[13] <= Bus[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
Bus[14] <= Bus[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
Bus[15] <= Bus[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|LC3|LC3Control:FSM
clk => MDRSpcIn[0]~reg0.CLK
clk => MDRSpcIn[1]~reg0.CLK
clk => MDRSpcIn[2]~reg0.CLK
clk => MDRSpcIn[3]~reg0.CLK
clk => MDRSpcIn[4]~reg0.CLK
clk => MDRSpcIn[5]~reg0.CLK
clk => MDRSpcIn[6]~reg0.CLK
clk => MDRSpcIn[7]~reg0.CLK
clk => MDRSpcIn[8]~reg0.CLK
clk => MDRSpcIn[9]~reg0.CLK
clk => MDRSpcIn[10]~reg0.CLK
clk => MDRSpcIn[11]~reg0.CLK
clk => MDRSpcIn[12]~reg0.CLK
clk => MDRSpcIn[13]~reg0.CLK
clk => MDRSpcIn[14]~reg0.CLK
clk => MDRSpcIn[15]~reg0.CLK
clk => ldMARSpcIn~reg0.CLK
clk => MARSpcIn[0]~reg0.CLK
clk => MARSpcIn[1]~reg0.CLK
clk => MARSpcIn[2]~reg0.CLK
clk => MARSpcIn[3]~reg0.CLK
clk => MARSpcIn[4]~reg0.CLK
clk => MARSpcIn[5]~reg0.CLK
clk => MARSpcIn[6]~reg0.CLK
clk => MARSpcIn[7]~reg0.CLK
clk => MARSpcIn[8]~reg0.CLK
clk => MARSpcIn[9]~reg0.CLK
clk => MARSpcIn[10]~reg0.CLK
clk => MARSpcIn[11]~reg0.CLK
clk => MARSpcIn[12]~reg0.CLK
clk => MARSpcIn[13]~reg0.CLK
clk => MARSpcIn[14]~reg0.CLK
clk => MARSpcIn[15]~reg0.CLK
clk => selMAR~reg0.CLK
clk => selEAB2[0]~reg0.CLK
clk => selEAB2[1]~reg0.CLK
clk => selEAB1~reg0.CLK
clk => aluControl[0]~reg0.CLK
clk => aluControl[1]~reg0.CLK
clk => SR2[0]~reg0.CLK
clk => SR2[1]~reg0.CLK
clk => SR2[2]~reg0.CLK
clk => SR1[0]~reg0.CLK
clk => SR1[1]~reg0.CLK
clk => SR1[2]~reg0.CLK
clk => DR[0]~reg0.CLK
clk => DR[1]~reg0.CLK
clk => DR[2]~reg0.CLK
clk => ldIR~reg0.CLK
clk => selPC[0]~reg0.CLK
clk => selPC[1]~reg0.CLK
clk => ldMDR~reg0.CLK
clk => selMDR[0]~reg0.CLK
clk => selMDR[1]~reg0.CLK
clk => next_state[0].CLK
clk => next_state[1].CLK
clk => next_state[2].CLK
clk => next_state[3].CLK
clk => next_state[4].CLK
clk => next_state[5].CLK
clk => ldPC~reg0.CLK
clk => ldMAR~reg0.CLK
clk => enaPC~reg0.CLK
clk => enaALU~reg0.CLK
clk => enaMDR~reg0.CLK
clk => enaMARM~reg0.CLK
clk => regWE~reg0.CLK
clk => memWE~reg0.CLK
clk => current_state[0]~reg0.CLK
clk => current_state[1]~reg0.CLK
clk => current_state[2]~reg0.CLK
clk => current_state[3]~reg0.CLK
clk => current_state[4]~reg0.CLK
clk => current_state[5]~reg0.CLK
IR[0] => SR2.DATAB
IR[0] => SR2.DATAB
IR[1] => SR2.DATAB
IR[1] => SR2.DATAB
IR[2] => SR2.DATAB
IR[2] => SR2.DATAB
IR[3] => ~NO_FANOUT~
IR[4] => ~NO_FANOUT~
IR[5] => ~NO_FANOUT~
IR[6] => SR1.DATAB
IR[6] => SR1.DATAB
IR[6] => SR1.DATAB
IR[7] => SR1.DATAB
IR[7] => SR1.DATAB
IR[7] => SR1.DATAB
IR[8] => SR1.DATAB
IR[8] => SR1.DATAB
IR[8] => SR1.DATAB
IR[9] => SR1.DATAB
IR[9] => DR.DATAB
IR[9] => DR.DATAB
IR[9] => DR.DATAB
IR[9] => DR.DATAB
IR[10] => SR1.DATAB
IR[10] => DR.DATAB
IR[10] => DR.DATAB
IR[10] => DR.DATAB
IR[10] => DR.DATAB
IR[11] => SR1.DATAB
IR[11] => DR.DATAB
IR[11] => DR.DATAB
IR[11] => DR.DATAB
IR[11] => DR.DATAB
IR[12] => next_state.DATAB
IR[13] => next_state.DATAB
IR[14] => next_state.DATAB
IR[15] => next_state.DATAB
N => ~NO_FANOUT~
Z => ~NO_FANOUT~
P => ~NO_FANOUT~
reset <= <GND>
aluControl[0] <= aluControl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluControl[1] <= aluControl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enaALU <= enaALU~reg0.DB_MAX_OUTPUT_PORT_TYPE
enaMARM <= enaMARM~reg0.DB_MAX_OUTPUT_PORT_TYPE
enaMDR <= enaMDR~reg0.DB_MAX_OUTPUT_PORT_TYPE
enaPC <= enaPC~reg0.DB_MAX_OUTPUT_PORT_TYPE
selMAR <= selMAR~reg0.DB_MAX_OUTPUT_PORT_TYPE
selEAB1 <= selEAB1~reg0.DB_MAX_OUTPUT_PORT_TYPE
selEAB2[0] <= selEAB2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selEAB2[1] <= selEAB2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ldPC <= ldPC~reg0.DB_MAX_OUTPUT_PORT_TYPE
ldIR <= ldIR~reg0.DB_MAX_OUTPUT_PORT_TYPE
ldMAR <= ldMAR~reg0.DB_MAX_OUTPUT_PORT_TYPE
ldMDR <= ldMDR~reg0.DB_MAX_OUTPUT_PORT_TYPE
selPC[0] <= selPC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selPC[1] <= selPC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selMDR[0] <= selMDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selMDR[1] <= selMDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SR1[0] <= SR1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SR1[1] <= SR1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SR1[2] <= SR1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SR2[0] <= SR2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SR2[1] <= SR2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SR2[2] <= SR2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DR[0] <= DR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DR[1] <= DR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DR[2] <= DR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regWE <= regWE~reg0.DB_MAX_OUTPUT_PORT_TYPE
memWE <= memWE~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_state[0] <= current_state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_state[1] <= current_state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_state[2] <= current_state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_state[3] <= current_state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_state[4] <= current_state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_state[5] <= current_state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MDRSpcIn[0] <= MDRSpcIn[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MDRSpcIn[1] <= MDRSpcIn[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MDRSpcIn[2] <= MDRSpcIn[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MDRSpcIn[3] <= MDRSpcIn[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MDRSpcIn[4] <= MDRSpcIn[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MDRSpcIn[5] <= MDRSpcIn[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MDRSpcIn[6] <= MDRSpcIn[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MDRSpcIn[7] <= MDRSpcIn[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MDRSpcIn[8] <= MDRSpcIn[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MDRSpcIn[9] <= MDRSpcIn[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MDRSpcIn[10] <= MDRSpcIn[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MDRSpcIn[11] <= MDRSpcIn[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MDRSpcIn[12] <= MDRSpcIn[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MDRSpcIn[13] <= MDRSpcIn[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MDRSpcIn[14] <= MDRSpcIn[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MDRSpcIn[15] <= MDRSpcIn[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MARSpcIn[0] <= MARSpcIn[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MARSpcIn[1] <= MARSpcIn[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MARSpcIn[2] <= MARSpcIn[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MARSpcIn[3] <= MARSpcIn[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MARSpcIn[4] <= MARSpcIn[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MARSpcIn[5] <= MARSpcIn[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MARSpcIn[6] <= MARSpcIn[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MARSpcIn[7] <= MARSpcIn[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MARSpcIn[8] <= MARSpcIn[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MARSpcIn[9] <= MARSpcIn[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MARSpcIn[10] <= MARSpcIn[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MARSpcIn[11] <= MARSpcIn[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MARSpcIn[12] <= MARSpcIn[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MARSpcIn[13] <= MARSpcIn[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MARSpcIn[14] <= MARSpcIn[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MARSpcIn[15] <= MARSpcIn[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ldMARSpcIn <= ldMARSpcIn~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LC3|RegisterFile:reg_file
Bus[0] => Bus[0].IN8
Bus[1] => Bus[1].IN8
Bus[2] => Bus[2].IN8
Bus[3] => Bus[3].IN8
Bus[4] => Bus[4].IN8
Bus[5] => Bus[5].IN8
Bus[6] => Bus[6].IN8
Bus[7] => Bus[7].IN8
Bus[8] => Bus[8].IN8
Bus[9] => Bus[9].IN8
Bus[10] => Bus[10].IN8
Bus[11] => Bus[11].IN8
Bus[12] => Bus[12].IN8
Bus[13] => Bus[13].IN8
Bus[14] => Bus[14].IN8
Bus[15] => Bus[15].IN8
Out0[0] <= mux_8_1_bit_16:mux0.out
Out0[1] <= mux_8_1_bit_16:mux0.out
Out0[2] <= mux_8_1_bit_16:mux0.out
Out0[3] <= mux_8_1_bit_16:mux0.out
Out0[4] <= mux_8_1_bit_16:mux0.out
Out0[5] <= mux_8_1_bit_16:mux0.out
Out0[6] <= mux_8_1_bit_16:mux0.out
Out0[7] <= mux_8_1_bit_16:mux0.out
Out0[8] <= mux_8_1_bit_16:mux0.out
Out0[9] <= mux_8_1_bit_16:mux0.out
Out0[10] <= mux_8_1_bit_16:mux0.out
Out0[11] <= mux_8_1_bit_16:mux0.out
Out0[12] <= mux_8_1_bit_16:mux0.out
Out0[13] <= mux_8_1_bit_16:mux0.out
Out0[14] <= mux_8_1_bit_16:mux0.out
Out0[15] <= mux_8_1_bit_16:mux0.out
Out1[0] <= mux_8_1_bit_16:mux1.out
Out1[1] <= mux_8_1_bit_16:mux1.out
Out1[2] <= mux_8_1_bit_16:mux1.out
Out1[3] <= mux_8_1_bit_16:mux1.out
Out1[4] <= mux_8_1_bit_16:mux1.out
Out1[5] <= mux_8_1_bit_16:mux1.out
Out1[6] <= mux_8_1_bit_16:mux1.out
Out1[7] <= mux_8_1_bit_16:mux1.out
Out1[8] <= mux_8_1_bit_16:mux1.out
Out1[9] <= mux_8_1_bit_16:mux1.out
Out1[10] <= mux_8_1_bit_16:mux1.out
Out1[11] <= mux_8_1_bit_16:mux1.out
Out1[12] <= mux_8_1_bit_16:mux1.out
Out1[13] <= mux_8_1_bit_16:mux1.out
Out1[14] <= mux_8_1_bit_16:mux1.out
Out1[15] <= mux_8_1_bit_16:mux1.out
clk => clk.IN8
WE => comb.IN1
WE => comb.IN1
WE => comb.IN1
WE => comb.IN1
WE => comb.IN1
WE => comb.IN1
WE => comb.IN1
WE => comb.IN1
reset => reset.IN8
DR[0] => DR[0].IN1
DR[1] => DR[1].IN1
DR[2] => DR[2].IN1
SR0[0] => SR0[0].IN1
SR0[1] => SR0[1].IN1
SR0[2] => SR0[2].IN1
SR1[0] => SR1[0].IN1
SR1[1] => SR1[1].IN1
SR1[2] => SR1[2].IN1


|LC3|RegisterFile:reg_file|decoder_3_8:decoder
in[0] => Equal0.IN2
in[0] => Equal1.IN0
in[0] => Equal2.IN2
in[0] => Equal3.IN1
in[0] => Equal4.IN2
in[0] => Equal5.IN1
in[0] => Equal6.IN2
in[0] => Equal7.IN2
in[1] => Equal0.IN1
in[1] => Equal1.IN2
in[1] => Equal2.IN0
in[1] => Equal3.IN0
in[1] => Equal4.IN1
in[1] => Equal5.IN2
in[1] => Equal6.IN1
in[1] => Equal7.IN1
in[2] => Equal0.IN0
in[2] => Equal1.IN1
in[2] => Equal2.IN1
in[2] => Equal3.IN2
in[2] => Equal4.IN0
in[2] => Equal5.IN0
in[2] => Equal6.IN0
in[2] => Equal7.IN0
out[0] <= out[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]$latch.DB_MAX_OUTPUT_PORT_TYPE


|LC3|RegisterFile:reg_file|Register:r0
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
Q[0] <= d_flip_flop:ff_0.Q
Q[1] <= d_flip_flop:ff_1.Q
Q[2] <= d_flip_flop:ff_2.Q
Q[3] <= d_flip_flop:ff_3.Q
Q[4] <= d_flip_flop:ff_4.Q
Q[5] <= d_flip_flop:ff_5.Q
Q[6] <= d_flip_flop:ff_6.Q
Q[7] <= d_flip_flop:ff_7.Q
Q[8] <= d_flip_flop:ff_8.Q
Q[9] <= d_flip_flop:ff_9.Q
Q[10] <= d_flip_flop:ff_10.Q
Q[11] <= d_flip_flop:ff_11.Q
Q[12] <= d_flip_flop:ff_12.Q
Q[13] <= d_flip_flop:ff_13.Q
Q[14] <= d_flip_flop:ff_14.Q
Q[15] <= d_flip_flop:ff_15.Q
en => en.IN16
reset => reset.IN16
clk => clk.IN16


|LC3|RegisterFile:reg_file|Register:r0|d_flip_flop:ff_0
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r0|d_flip_flop:ff_1
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r0|d_flip_flop:ff_2
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r0|d_flip_flop:ff_3
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r0|d_flip_flop:ff_4
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r0|d_flip_flop:ff_5
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r0|d_flip_flop:ff_6
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r0|d_flip_flop:ff_7
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r0|d_flip_flop:ff_8
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r0|d_flip_flop:ff_9
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r0|d_flip_flop:ff_10
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r0|d_flip_flop:ff_11
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r0|d_flip_flop:ff_12
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r0|d_flip_flop:ff_13
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r0|d_flip_flop:ff_14
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r0|d_flip_flop:ff_15
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r1
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
Q[0] <= d_flip_flop:ff_0.Q
Q[1] <= d_flip_flop:ff_1.Q
Q[2] <= d_flip_flop:ff_2.Q
Q[3] <= d_flip_flop:ff_3.Q
Q[4] <= d_flip_flop:ff_4.Q
Q[5] <= d_flip_flop:ff_5.Q
Q[6] <= d_flip_flop:ff_6.Q
Q[7] <= d_flip_flop:ff_7.Q
Q[8] <= d_flip_flop:ff_8.Q
Q[9] <= d_flip_flop:ff_9.Q
Q[10] <= d_flip_flop:ff_10.Q
Q[11] <= d_flip_flop:ff_11.Q
Q[12] <= d_flip_flop:ff_12.Q
Q[13] <= d_flip_flop:ff_13.Q
Q[14] <= d_flip_flop:ff_14.Q
Q[15] <= d_flip_flop:ff_15.Q
en => en.IN16
reset => reset.IN16
clk => clk.IN16


|LC3|RegisterFile:reg_file|Register:r1|d_flip_flop:ff_0
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r1|d_flip_flop:ff_1
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r1|d_flip_flop:ff_2
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r1|d_flip_flop:ff_3
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r1|d_flip_flop:ff_4
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r1|d_flip_flop:ff_5
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r1|d_flip_flop:ff_6
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r1|d_flip_flop:ff_7
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r1|d_flip_flop:ff_8
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r1|d_flip_flop:ff_9
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r1|d_flip_flop:ff_10
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r1|d_flip_flop:ff_11
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r1|d_flip_flop:ff_12
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r1|d_flip_flop:ff_13
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r1|d_flip_flop:ff_14
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r1|d_flip_flop:ff_15
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r2
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
Q[0] <= d_flip_flop:ff_0.Q
Q[1] <= d_flip_flop:ff_1.Q
Q[2] <= d_flip_flop:ff_2.Q
Q[3] <= d_flip_flop:ff_3.Q
Q[4] <= d_flip_flop:ff_4.Q
Q[5] <= d_flip_flop:ff_5.Q
Q[6] <= d_flip_flop:ff_6.Q
Q[7] <= d_flip_flop:ff_7.Q
Q[8] <= d_flip_flop:ff_8.Q
Q[9] <= d_flip_flop:ff_9.Q
Q[10] <= d_flip_flop:ff_10.Q
Q[11] <= d_flip_flop:ff_11.Q
Q[12] <= d_flip_flop:ff_12.Q
Q[13] <= d_flip_flop:ff_13.Q
Q[14] <= d_flip_flop:ff_14.Q
Q[15] <= d_flip_flop:ff_15.Q
en => en.IN16
reset => reset.IN16
clk => clk.IN16


|LC3|RegisterFile:reg_file|Register:r2|d_flip_flop:ff_0
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r2|d_flip_flop:ff_1
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r2|d_flip_flop:ff_2
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r2|d_flip_flop:ff_3
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r2|d_flip_flop:ff_4
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r2|d_flip_flop:ff_5
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r2|d_flip_flop:ff_6
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r2|d_flip_flop:ff_7
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r2|d_flip_flop:ff_8
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r2|d_flip_flop:ff_9
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r2|d_flip_flop:ff_10
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r2|d_flip_flop:ff_11
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r2|d_flip_flop:ff_12
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r2|d_flip_flop:ff_13
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r2|d_flip_flop:ff_14
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r2|d_flip_flop:ff_15
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r3
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
Q[0] <= d_flip_flop:ff_0.Q
Q[1] <= d_flip_flop:ff_1.Q
Q[2] <= d_flip_flop:ff_2.Q
Q[3] <= d_flip_flop:ff_3.Q
Q[4] <= d_flip_flop:ff_4.Q
Q[5] <= d_flip_flop:ff_5.Q
Q[6] <= d_flip_flop:ff_6.Q
Q[7] <= d_flip_flop:ff_7.Q
Q[8] <= d_flip_flop:ff_8.Q
Q[9] <= d_flip_flop:ff_9.Q
Q[10] <= d_flip_flop:ff_10.Q
Q[11] <= d_flip_flop:ff_11.Q
Q[12] <= d_flip_flop:ff_12.Q
Q[13] <= d_flip_flop:ff_13.Q
Q[14] <= d_flip_flop:ff_14.Q
Q[15] <= d_flip_flop:ff_15.Q
en => en.IN16
reset => reset.IN16
clk => clk.IN16


|LC3|RegisterFile:reg_file|Register:r3|d_flip_flop:ff_0
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r3|d_flip_flop:ff_1
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r3|d_flip_flop:ff_2
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r3|d_flip_flop:ff_3
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r3|d_flip_flop:ff_4
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r3|d_flip_flop:ff_5
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r3|d_flip_flop:ff_6
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r3|d_flip_flop:ff_7
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r3|d_flip_flop:ff_8
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r3|d_flip_flop:ff_9
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r3|d_flip_flop:ff_10
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r3|d_flip_flop:ff_11
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r3|d_flip_flop:ff_12
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r3|d_flip_flop:ff_13
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r3|d_flip_flop:ff_14
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r3|d_flip_flop:ff_15
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r4
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
Q[0] <= d_flip_flop:ff_0.Q
Q[1] <= d_flip_flop:ff_1.Q
Q[2] <= d_flip_flop:ff_2.Q
Q[3] <= d_flip_flop:ff_3.Q
Q[4] <= d_flip_flop:ff_4.Q
Q[5] <= d_flip_flop:ff_5.Q
Q[6] <= d_flip_flop:ff_6.Q
Q[7] <= d_flip_flop:ff_7.Q
Q[8] <= d_flip_flop:ff_8.Q
Q[9] <= d_flip_flop:ff_9.Q
Q[10] <= d_flip_flop:ff_10.Q
Q[11] <= d_flip_flop:ff_11.Q
Q[12] <= d_flip_flop:ff_12.Q
Q[13] <= d_flip_flop:ff_13.Q
Q[14] <= d_flip_flop:ff_14.Q
Q[15] <= d_flip_flop:ff_15.Q
en => en.IN16
reset => reset.IN16
clk => clk.IN16


|LC3|RegisterFile:reg_file|Register:r4|d_flip_flop:ff_0
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r4|d_flip_flop:ff_1
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r4|d_flip_flop:ff_2
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r4|d_flip_flop:ff_3
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r4|d_flip_flop:ff_4
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r4|d_flip_flop:ff_5
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r4|d_flip_flop:ff_6
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r4|d_flip_flop:ff_7
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r4|d_flip_flop:ff_8
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r4|d_flip_flop:ff_9
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r4|d_flip_flop:ff_10
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r4|d_flip_flop:ff_11
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r4|d_flip_flop:ff_12
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r4|d_flip_flop:ff_13
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r4|d_flip_flop:ff_14
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r4|d_flip_flop:ff_15
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r5
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
Q[0] <= d_flip_flop:ff_0.Q
Q[1] <= d_flip_flop:ff_1.Q
Q[2] <= d_flip_flop:ff_2.Q
Q[3] <= d_flip_flop:ff_3.Q
Q[4] <= d_flip_flop:ff_4.Q
Q[5] <= d_flip_flop:ff_5.Q
Q[6] <= d_flip_flop:ff_6.Q
Q[7] <= d_flip_flop:ff_7.Q
Q[8] <= d_flip_flop:ff_8.Q
Q[9] <= d_flip_flop:ff_9.Q
Q[10] <= d_flip_flop:ff_10.Q
Q[11] <= d_flip_flop:ff_11.Q
Q[12] <= d_flip_flop:ff_12.Q
Q[13] <= d_flip_flop:ff_13.Q
Q[14] <= d_flip_flop:ff_14.Q
Q[15] <= d_flip_flop:ff_15.Q
en => en.IN16
reset => reset.IN16
clk => clk.IN16


|LC3|RegisterFile:reg_file|Register:r5|d_flip_flop:ff_0
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r5|d_flip_flop:ff_1
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r5|d_flip_flop:ff_2
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r5|d_flip_flop:ff_3
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r5|d_flip_flop:ff_4
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r5|d_flip_flop:ff_5
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r5|d_flip_flop:ff_6
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r5|d_flip_flop:ff_7
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r5|d_flip_flop:ff_8
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r5|d_flip_flop:ff_9
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r5|d_flip_flop:ff_10
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r5|d_flip_flop:ff_11
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r5|d_flip_flop:ff_12
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r5|d_flip_flop:ff_13
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r5|d_flip_flop:ff_14
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r5|d_flip_flop:ff_15
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r6
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
Q[0] <= d_flip_flop:ff_0.Q
Q[1] <= d_flip_flop:ff_1.Q
Q[2] <= d_flip_flop:ff_2.Q
Q[3] <= d_flip_flop:ff_3.Q
Q[4] <= d_flip_flop:ff_4.Q
Q[5] <= d_flip_flop:ff_5.Q
Q[6] <= d_flip_flop:ff_6.Q
Q[7] <= d_flip_flop:ff_7.Q
Q[8] <= d_flip_flop:ff_8.Q
Q[9] <= d_flip_flop:ff_9.Q
Q[10] <= d_flip_flop:ff_10.Q
Q[11] <= d_flip_flop:ff_11.Q
Q[12] <= d_flip_flop:ff_12.Q
Q[13] <= d_flip_flop:ff_13.Q
Q[14] <= d_flip_flop:ff_14.Q
Q[15] <= d_flip_flop:ff_15.Q
en => en.IN16
reset => reset.IN16
clk => clk.IN16


|LC3|RegisterFile:reg_file|Register:r6|d_flip_flop:ff_0
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r6|d_flip_flop:ff_1
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r6|d_flip_flop:ff_2
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r6|d_flip_flop:ff_3
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r6|d_flip_flop:ff_4
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r6|d_flip_flop:ff_5
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r6|d_flip_flop:ff_6
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r6|d_flip_flop:ff_7
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r6|d_flip_flop:ff_8
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r6|d_flip_flop:ff_9
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r6|d_flip_flop:ff_10
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r6|d_flip_flop:ff_11
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r6|d_flip_flop:ff_12
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r6|d_flip_flop:ff_13
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r6|d_flip_flop:ff_14
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r6|d_flip_flop:ff_15
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r7
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
Q[0] <= d_flip_flop:ff_0.Q
Q[1] <= d_flip_flop:ff_1.Q
Q[2] <= d_flip_flop:ff_2.Q
Q[3] <= d_flip_flop:ff_3.Q
Q[4] <= d_flip_flop:ff_4.Q
Q[5] <= d_flip_flop:ff_5.Q
Q[6] <= d_flip_flop:ff_6.Q
Q[7] <= d_flip_flop:ff_7.Q
Q[8] <= d_flip_flop:ff_8.Q
Q[9] <= d_flip_flop:ff_9.Q
Q[10] <= d_flip_flop:ff_10.Q
Q[11] <= d_flip_flop:ff_11.Q
Q[12] <= d_flip_flop:ff_12.Q
Q[13] <= d_flip_flop:ff_13.Q
Q[14] <= d_flip_flop:ff_14.Q
Q[15] <= d_flip_flop:ff_15.Q
en => en.IN16
reset => reset.IN16
clk => clk.IN16


|LC3|RegisterFile:reg_file|Register:r7|d_flip_flop:ff_0
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r7|d_flip_flop:ff_1
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r7|d_flip_flop:ff_2
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r7|d_flip_flop:ff_3
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r7|d_flip_flop:ff_4
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r7|d_flip_flop:ff_5
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r7|d_flip_flop:ff_6
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r7|d_flip_flop:ff_7
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r7|d_flip_flop:ff_8
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r7|d_flip_flop:ff_9
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r7|d_flip_flop:ff_10
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r7|d_flip_flop:ff_11
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r7|d_flip_flop:ff_12
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r7|d_flip_flop:ff_13
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r7|d_flip_flop:ff_14
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|Register:r7|d_flip_flop:ff_15
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0
sel[0] => Equal0.IN2
sel[0] => Equal1.IN0
sel[0] => Equal2.IN2
sel[0] => Equal3.IN1
sel[0] => Equal4.IN2
sel[0] => Equal5.IN1
sel[0] => Equal6.IN2
sel[0] => Equal7.IN2
sel[1] => Equal0.IN1
sel[1] => Equal1.IN2
sel[1] => Equal2.IN0
sel[1] => Equal3.IN0
sel[1] => Equal4.IN1
sel[1] => Equal5.IN2
sel[1] => Equal6.IN1
sel[1] => Equal7.IN1
sel[2] => Equal0.IN0
sel[2] => Equal1.IN1
sel[2] => Equal2.IN1
sel[2] => Equal3.IN2
sel[2] => Equal4.IN0
sel[2] => Equal5.IN0
sel[2] => Equal6.IN0
sel[2] => Equal7.IN0
in0[0] => out[0].DATAB
in0[1] => out[1].DATAB
in0[2] => out[2].DATAB
in0[3] => out[3].DATAB
in0[4] => out[4].DATAB
in0[5] => out[5].DATAB
in0[6] => out[6].DATAB
in0[7] => out[7].DATAB
in0[8] => out[8].DATAB
in0[9] => out[9].DATAB
in0[10] => out[10].DATAB
in0[11] => out[11].DATAB
in0[12] => out[12].DATAB
in0[13] => out[13].DATAB
in0[14] => out[14].DATAB
in0[15] => out[15].DATAB
in1[0] => out[0].DATAB
in1[1] => out[1].DATAB
in1[2] => out[2].DATAB
in1[3] => out[3].DATAB
in1[4] => out[4].DATAB
in1[5] => out[5].DATAB
in1[6] => out[6].DATAB
in1[7] => out[7].DATAB
in1[8] => out[8].DATAB
in1[9] => out[9].DATAB
in1[10] => out[10].DATAB
in1[11] => out[11].DATAB
in1[12] => out[12].DATAB
in1[13] => out[13].DATAB
in1[14] => out[14].DATAB
in1[15] => out[15].DATAB
in2[0] => out[0].DATAB
in2[1] => out[1].DATAB
in2[2] => out[2].DATAB
in2[3] => out[3].DATAB
in2[4] => out[4].DATAB
in2[5] => out[5].DATAB
in2[6] => out[6].DATAB
in2[7] => out[7].DATAB
in2[8] => out[8].DATAB
in2[9] => out[9].DATAB
in2[10] => out[10].DATAB
in2[11] => out[11].DATAB
in2[12] => out[12].DATAB
in2[13] => out[13].DATAB
in2[14] => out[14].DATAB
in2[15] => out[15].DATAB
in3[0] => out[0].DATAB
in3[1] => out[1].DATAB
in3[2] => out[2].DATAB
in3[3] => out[3].DATAB
in3[4] => out[4].DATAB
in3[5] => out[5].DATAB
in3[6] => out[6].DATAB
in3[7] => out[7].DATAB
in3[8] => out[8].DATAB
in3[9] => out[9].DATAB
in3[10] => out[10].DATAB
in3[11] => out[11].DATAB
in3[12] => out[12].DATAB
in3[13] => out[13].DATAB
in3[14] => out[14].DATAB
in3[15] => out[15].DATAB
in4[0] => out[0].DATAB
in4[1] => out[1].DATAB
in4[2] => out[2].DATAB
in4[3] => out[3].DATAB
in4[4] => out[4].DATAB
in4[5] => out[5].DATAB
in4[6] => out[6].DATAB
in4[7] => out[7].DATAB
in4[8] => out[8].DATAB
in4[9] => out[9].DATAB
in4[10] => out[10].DATAB
in4[11] => out[11].DATAB
in4[12] => out[12].DATAB
in4[13] => out[13].DATAB
in4[14] => out[14].DATAB
in4[15] => out[15].DATAB
in5[0] => out[0].DATAB
in5[1] => out[1].DATAB
in5[2] => out[2].DATAB
in5[3] => out[3].DATAB
in5[4] => out[4].DATAB
in5[5] => out[5].DATAB
in5[6] => out[6].DATAB
in5[7] => out[7].DATAB
in5[8] => out[8].DATAB
in5[9] => out[9].DATAB
in5[10] => out[10].DATAB
in5[11] => out[11].DATAB
in5[12] => out[12].DATAB
in5[13] => out[13].DATAB
in5[14] => out[14].DATAB
in5[15] => out[15].DATAB
in6[0] => out[0].DATAB
in6[1] => out[1].DATAB
in6[2] => out[2].DATAB
in6[3] => out[3].DATAB
in6[4] => out[4].DATAB
in6[5] => out[5].DATAB
in6[6] => out[6].DATAB
in6[7] => out[7].DATAB
in6[8] => out[8].DATAB
in6[9] => out[9].DATAB
in6[10] => out[10].DATAB
in6[11] => out[11].DATAB
in6[12] => out[12].DATAB
in6[13] => out[13].DATAB
in6[14] => out[14].DATAB
in6[15] => out[15].DATAB
in7[0] => out[0].DATAA
in7[1] => out[1].DATAA
in7[2] => out[2].DATAA
in7[3] => out[3].DATAA
in7[4] => out[4].DATAA
in7[5] => out[5].DATAA
in7[6] => out[6].DATAA
in7[7] => out[7].DATAA
in7[8] => out[8].DATAA
in7[9] => out[9].DATAA
in7[10] => out[10].DATAA
in7[11] => out[11].DATAA
in7[12] => out[12].DATAA
in7[13] => out[13].DATAA
in7[14] => out[14].DATAA
in7[15] => out[15].DATAA
out[0] <= out[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux1
sel[0] => Equal0.IN2
sel[0] => Equal1.IN0
sel[0] => Equal2.IN2
sel[0] => Equal3.IN1
sel[0] => Equal4.IN2
sel[0] => Equal5.IN1
sel[0] => Equal6.IN2
sel[0] => Equal7.IN2
sel[1] => Equal0.IN1
sel[1] => Equal1.IN2
sel[1] => Equal2.IN0
sel[1] => Equal3.IN0
sel[1] => Equal4.IN1
sel[1] => Equal5.IN2
sel[1] => Equal6.IN1
sel[1] => Equal7.IN1
sel[2] => Equal0.IN0
sel[2] => Equal1.IN1
sel[2] => Equal2.IN1
sel[2] => Equal3.IN2
sel[2] => Equal4.IN0
sel[2] => Equal5.IN0
sel[2] => Equal6.IN0
sel[2] => Equal7.IN0
in0[0] => out[0].DATAB
in0[1] => out[1].DATAB
in0[2] => out[2].DATAB
in0[3] => out[3].DATAB
in0[4] => out[4].DATAB
in0[5] => out[5].DATAB
in0[6] => out[6].DATAB
in0[7] => out[7].DATAB
in0[8] => out[8].DATAB
in0[9] => out[9].DATAB
in0[10] => out[10].DATAB
in0[11] => out[11].DATAB
in0[12] => out[12].DATAB
in0[13] => out[13].DATAB
in0[14] => out[14].DATAB
in0[15] => out[15].DATAB
in1[0] => out[0].DATAB
in1[1] => out[1].DATAB
in1[2] => out[2].DATAB
in1[3] => out[3].DATAB
in1[4] => out[4].DATAB
in1[5] => out[5].DATAB
in1[6] => out[6].DATAB
in1[7] => out[7].DATAB
in1[8] => out[8].DATAB
in1[9] => out[9].DATAB
in1[10] => out[10].DATAB
in1[11] => out[11].DATAB
in1[12] => out[12].DATAB
in1[13] => out[13].DATAB
in1[14] => out[14].DATAB
in1[15] => out[15].DATAB
in2[0] => out[0].DATAB
in2[1] => out[1].DATAB
in2[2] => out[2].DATAB
in2[3] => out[3].DATAB
in2[4] => out[4].DATAB
in2[5] => out[5].DATAB
in2[6] => out[6].DATAB
in2[7] => out[7].DATAB
in2[8] => out[8].DATAB
in2[9] => out[9].DATAB
in2[10] => out[10].DATAB
in2[11] => out[11].DATAB
in2[12] => out[12].DATAB
in2[13] => out[13].DATAB
in2[14] => out[14].DATAB
in2[15] => out[15].DATAB
in3[0] => out[0].DATAB
in3[1] => out[1].DATAB
in3[2] => out[2].DATAB
in3[3] => out[3].DATAB
in3[4] => out[4].DATAB
in3[5] => out[5].DATAB
in3[6] => out[6].DATAB
in3[7] => out[7].DATAB
in3[8] => out[8].DATAB
in3[9] => out[9].DATAB
in3[10] => out[10].DATAB
in3[11] => out[11].DATAB
in3[12] => out[12].DATAB
in3[13] => out[13].DATAB
in3[14] => out[14].DATAB
in3[15] => out[15].DATAB
in4[0] => out[0].DATAB
in4[1] => out[1].DATAB
in4[2] => out[2].DATAB
in4[3] => out[3].DATAB
in4[4] => out[4].DATAB
in4[5] => out[5].DATAB
in4[6] => out[6].DATAB
in4[7] => out[7].DATAB
in4[8] => out[8].DATAB
in4[9] => out[9].DATAB
in4[10] => out[10].DATAB
in4[11] => out[11].DATAB
in4[12] => out[12].DATAB
in4[13] => out[13].DATAB
in4[14] => out[14].DATAB
in4[15] => out[15].DATAB
in5[0] => out[0].DATAB
in5[1] => out[1].DATAB
in5[2] => out[2].DATAB
in5[3] => out[3].DATAB
in5[4] => out[4].DATAB
in5[5] => out[5].DATAB
in5[6] => out[6].DATAB
in5[7] => out[7].DATAB
in5[8] => out[8].DATAB
in5[9] => out[9].DATAB
in5[10] => out[10].DATAB
in5[11] => out[11].DATAB
in5[12] => out[12].DATAB
in5[13] => out[13].DATAB
in5[14] => out[14].DATAB
in5[15] => out[15].DATAB
in6[0] => out[0].DATAB
in6[1] => out[1].DATAB
in6[2] => out[2].DATAB
in6[3] => out[3].DATAB
in6[4] => out[4].DATAB
in6[5] => out[5].DATAB
in6[6] => out[6].DATAB
in6[7] => out[7].DATAB
in6[8] => out[8].DATAB
in6[9] => out[9].DATAB
in6[10] => out[10].DATAB
in6[11] => out[11].DATAB
in6[12] => out[12].DATAB
in6[13] => out[13].DATAB
in6[14] => out[14].DATAB
in6[15] => out[15].DATAB
in7[0] => out[0].DATAA
in7[1] => out[1].DATAA
in7[2] => out[2].DATAA
in7[3] => out[3].DATAA
in7[4] => out[4].DATAA
in7[5] => out[5].DATAA
in7[6] => out[6].DATAA
in7[7] => out[7].DATAA
in7[8] => out[8].DATAA
in7[9] => out[9].DATAA
in7[10] => out[10].DATAA
in7[11] => out[11].DATAA
in7[12] => out[12].DATAA
in7[13] => out[13].DATAA
in7[14] => out[14].DATAA
in7[15] => out[15].DATAA
out[0] <= out[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|LC3|PC:pc
clk => clk.IN1
reset => reset.IN1
ldPC => ldPC.IN1
eabOut[0] => PC[0].DATAB
eabOut[1] => PC[1].DATAB
eabOut[2] => PC[2].DATAB
eabOut[3] => PC[3].DATAB
eabOut[4] => PC[4].DATAB
eabOut[5] => PC[5].DATAB
eabOut[6] => PC[6].DATAB
eabOut[7] => PC[7].DATAB
eabOut[8] => PC[8].DATAB
eabOut[9] => PC[9].DATAB
eabOut[10] => PC[10].DATAB
eabOut[11] => PC[11].DATAB
eabOut[12] => PC[12].DATAB
eabOut[13] => PC[13].DATAB
eabOut[14] => PC[14].DATAB
eabOut[15] => PC[15].DATAB
selPC[0] => Equal0.IN1
selPC[0] => Equal1.IN0
selPC[0] => Equal2.IN1
selPC[1] => Equal0.IN0
selPC[1] => Equal1.IN1
selPC[1] => Equal2.IN0
Bus[0] => PC[0].DATAA
Bus[1] => PC[1].DATAA
Bus[2] => PC[2].DATAA
Bus[3] => PC[3].DATAA
Bus[4] => PC[4].DATAA
Bus[5] => PC[5].DATAA
Bus[6] => PC[6].DATAA
Bus[7] => PC[7].DATAA
Bus[8] => PC[8].DATAA
Bus[9] => PC[9].DATAA
Bus[10] => PC[10].DATAA
Bus[11] => PC[11].DATAA
Bus[12] => PC[12].DATAA
Bus[13] => PC[13].DATAA
Bus[14] => PC[14].DATAA
Bus[15] => PC[15].DATAA
PCOut[0] <= bit_16_register:pc_reg.Q
PCOut[1] <= bit_16_register:pc_reg.Q
PCOut[2] <= bit_16_register:pc_reg.Q
PCOut[3] <= bit_16_register:pc_reg.Q
PCOut[4] <= bit_16_register:pc_reg.Q
PCOut[5] <= bit_16_register:pc_reg.Q
PCOut[6] <= bit_16_register:pc_reg.Q
PCOut[7] <= bit_16_register:pc_reg.Q
PCOut[8] <= bit_16_register:pc_reg.Q
PCOut[9] <= bit_16_register:pc_reg.Q
PCOut[10] <= bit_16_register:pc_reg.Q
PCOut[11] <= bit_16_register:pc_reg.Q
PCOut[12] <= bit_16_register:pc_reg.Q
PCOut[13] <= bit_16_register:pc_reg.Q
PCOut[14] <= bit_16_register:pc_reg.Q
PCOut[15] <= bit_16_register:pc_reg.Q


|LC3|PC:pc|bit_16_register:pc_reg
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
Q[0] <= d_negedge_flip_flop:ff_0.Q
Q[1] <= d_negedge_flip_flop:ff_1.Q
Q[2] <= d_negedge_flip_flop:ff_2.Q
Q[3] <= d_negedge_flip_flop:ff_3.Q
Q[4] <= d_negedge_flip_flop:ff_4.Q
Q[5] <= d_negedge_flip_flop:ff_5.Q
Q[6] <= d_negedge_flip_flop:ff_6.Q
Q[7] <= d_negedge_flip_flop:ff_7.Q
Q[8] <= d_negedge_flip_flop:ff_8.Q
Q[9] <= d_negedge_flip_flop:ff_9.Q
Q[10] <= d_negedge_flip_flop:ff_10.Q
Q[11] <= d_negedge_flip_flop:ff_11.Q
Q[12] <= d_negedge_flip_flop:ff_12.Q
Q[13] <= d_negedge_flip_flop:ff_13.Q
Q[14] <= d_negedge_flip_flop:ff_14.Q
Q[15] <= d_negedge_flip_flop:ff_15.Q
en => en.IN16
reset => reset.IN16
clk => clk.IN16


|LC3|PC:pc|bit_16_register:pc_reg|d_negedge_flip_flop:ff_0
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|PC:pc|bit_16_register:pc_reg|d_negedge_flip_flop:ff_1
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|PC:pc|bit_16_register:pc_reg|d_negedge_flip_flop:ff_2
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|PC:pc|bit_16_register:pc_reg|d_negedge_flip_flop:ff_3
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|PC:pc|bit_16_register:pc_reg|d_negedge_flip_flop:ff_4
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|PC:pc|bit_16_register:pc_reg|d_negedge_flip_flop:ff_5
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|PC:pc|bit_16_register:pc_reg|d_negedge_flip_flop:ff_6
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|PC:pc|bit_16_register:pc_reg|d_negedge_flip_flop:ff_7
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|PC:pc|bit_16_register:pc_reg|d_negedge_flip_flop:ff_8
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|PC:pc|bit_16_register:pc_reg|d_negedge_flip_flop:ff_9
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|PC:pc|bit_16_register:pc_reg|d_negedge_flip_flop:ff_10
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|PC:pc|bit_16_register:pc_reg|d_negedge_flip_flop:ff_11
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|PC:pc|bit_16_register:pc_reg|d_negedge_flip_flop:ff_12
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|PC:pc|bit_16_register:pc_reg|d_negedge_flip_flop:ff_13
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|PC:pc|bit_16_register:pc_reg|d_negedge_flip_flop:ff_14
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|PC:pc|bit_16_register:pc_reg|d_negedge_flip_flop:ff_15
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|NZP:nzp
Bus[0] => LessThan0.IN32
Bus[0] => Equal0.IN15
Bus[1] => LessThan0.IN31
Bus[1] => Equal0.IN14
Bus[2] => LessThan0.IN30
Bus[2] => Equal0.IN13
Bus[3] => LessThan0.IN29
Bus[3] => Equal0.IN12
Bus[4] => LessThan0.IN28
Bus[4] => Equal0.IN11
Bus[5] => LessThan0.IN27
Bus[5] => Equal0.IN10
Bus[6] => LessThan0.IN26
Bus[6] => Equal0.IN9
Bus[7] => LessThan0.IN25
Bus[7] => Equal0.IN8
Bus[8] => LessThan0.IN24
Bus[8] => Equal0.IN7
Bus[9] => LessThan0.IN23
Bus[9] => Equal0.IN6
Bus[10] => LessThan0.IN22
Bus[10] => Equal0.IN5
Bus[11] => LessThan0.IN21
Bus[11] => Equal0.IN4
Bus[12] => LessThan0.IN20
Bus[12] => Equal0.IN3
Bus[13] => LessThan0.IN19
Bus[13] => Equal0.IN2
Bus[14] => LessThan0.IN18
Bus[14] => Equal0.IN1
Bus[15] => LessThan0.IN17
Bus[15] => Z_buffer.IN1
Bus[15] => Z_buffer.OUTPUTSELECT
Bus[15] => P_buffer.OUTPUTSELECT
Bus[15] => comb.IN1
Bus[15] => Equal0.IN0
Bus[15] => comb.IN1
clk => clk.IN1
regWE => regWE.IN1
reset => reset.IN1
N <= NZP_register:register.Q
Z <= NZP_register:register.Q
P <= NZP_register:register.Q


|LC3|NZP:nzp|NZP_register:register
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
Q[0] <= d_negedge_flip_flop:ff_0.Q
Q[1] <= d_negedge_flip_flop:ff_1.Q
Q[2] <= d_negedge_flip_flop:ff_2.Q
en => en.IN3
reset => reset.IN3
clk => clk.IN3


|LC3|NZP:nzp|NZP_register:register|d_negedge_flip_flop:ff_0
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|NZP:nzp|NZP_register:register|d_negedge_flip_flop:ff_1
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|NZP:nzp|NZP_register:register|d_negedge_flip_flop:ff_2
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|Memory:memory
Bus[0] => MARIn[0].DATAA
Bus[0] => MDRIn[0].DATAB
Bus[1] => MARIn[1].DATAA
Bus[1] => MDRIn[1].DATAB
Bus[2] => MARIn[2].DATAA
Bus[2] => MDRIn[2].DATAB
Bus[3] => MARIn[3].DATAA
Bus[3] => MDRIn[3].DATAB
Bus[4] => MARIn[4].DATAA
Bus[4] => MDRIn[4].DATAB
Bus[5] => MARIn[5].DATAA
Bus[5] => MDRIn[5].DATAB
Bus[6] => MARIn[6].DATAA
Bus[6] => MDRIn[6].DATAB
Bus[7] => MARIn[7].DATAA
Bus[7] => MDRIn[7].DATAB
Bus[8] => MARIn[8].DATAA
Bus[8] => MDRIn[8].DATAB
Bus[9] => MARIn[9].DATAA
Bus[9] => MDRIn[9].DATAB
Bus[10] => MARIn[10].DATAA
Bus[10] => MDRIn[10].DATAB
Bus[11] => MARIn[11].DATAA
Bus[11] => MDRIn[11].DATAB
Bus[12] => MARIn[12].DATAA
Bus[12] => MDRIn[12].DATAB
Bus[13] => MARIn[13].DATAA
Bus[13] => MDRIn[13].DATAB
Bus[14] => MARIn[14].DATAA
Bus[14] => MDRIn[14].DATAB
Bus[15] => MARIn[15].DATAA
Bus[15] => MDRIn[15].DATAB
ldMAR => ldMAR.IN1
ldMDR => ldMDR.IN1
memWE => memWE.IN1
selMDR[0] => Equal0.IN0
selMDR[0] => Equal1.IN1
selMDR[0] => Equal2.IN1
selMDR[1] => Equal0.IN1
selMDR[1] => Equal1.IN0
selMDR[1] => Equal2.IN0
MDROut[0] <= MDROut[0].DB_MAX_OUTPUT_PORT_TYPE
MDROut[1] <= MDROut[1].DB_MAX_OUTPUT_PORT_TYPE
MDROut[2] <= MDROut[2].DB_MAX_OUTPUT_PORT_TYPE
MDROut[3] <= MDROut[3].DB_MAX_OUTPUT_PORT_TYPE
MDROut[4] <= MDROut[4].DB_MAX_OUTPUT_PORT_TYPE
MDROut[5] <= MDROut[5].DB_MAX_OUTPUT_PORT_TYPE
MDROut[6] <= MDROut[6].DB_MAX_OUTPUT_PORT_TYPE
MDROut[7] <= MDROut[7].DB_MAX_OUTPUT_PORT_TYPE
MDROut[8] <= MDROut[8].DB_MAX_OUTPUT_PORT_TYPE
MDROut[9] <= MDROut[9].DB_MAX_OUTPUT_PORT_TYPE
MDROut[10] <= MDROut[10].DB_MAX_OUTPUT_PORT_TYPE
MDROut[11] <= MDROut[11].DB_MAX_OUTPUT_PORT_TYPE
MDROut[12] <= MDROut[12].DB_MAX_OUTPUT_PORT_TYPE
MDROut[13] <= MDROut[13].DB_MAX_OUTPUT_PORT_TYPE
MDROut[14] <= MDROut[14].DB_MAX_OUTPUT_PORT_TYPE
MDROut[15] <= MDROut[15].DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN3
reset => reset.IN2
MAROut[0] <= MAROut[0].DB_MAX_OUTPUT_PORT_TYPE
MAROut[1] <= MAROut[1].DB_MAX_OUTPUT_PORT_TYPE
MAROut[2] <= MAROut[2].DB_MAX_OUTPUT_PORT_TYPE
MAROut[3] <= MAROut[3].DB_MAX_OUTPUT_PORT_TYPE
MAROut[4] <= MAROut[4].DB_MAX_OUTPUT_PORT_TYPE
MAROut[5] <= MAROut[5].DB_MAX_OUTPUT_PORT_TYPE
MAROut[6] <= MAROut[6].DB_MAX_OUTPUT_PORT_TYPE
MAROut[7] <= MAROut[7].DB_MAX_OUTPUT_PORT_TYPE
MAROut[8] <= MAROut[8].DB_MAX_OUTPUT_PORT_TYPE
MAROut[9] <= MAROut[9].DB_MAX_OUTPUT_PORT_TYPE
MAROut[10] <= MAROut[10].DB_MAX_OUTPUT_PORT_TYPE
MAROut[11] <= MAROut[11].DB_MAX_OUTPUT_PORT_TYPE
MAROut[12] <= MAROut[12].DB_MAX_OUTPUT_PORT_TYPE
MAROut[13] <= MAROut[13].DB_MAX_OUTPUT_PORT_TYPE
MAROut[14] <= MAROut[14].DB_MAX_OUTPUT_PORT_TYPE
MAROut[15] <= MAROut[15].DB_MAX_OUTPUT_PORT_TYPE
memOut[0] <= mem:mem_inst.q
memOut[1] <= mem:mem_inst.q
memOut[2] <= mem:mem_inst.q
memOut[3] <= mem:mem_inst.q
memOut[4] <= mem:mem_inst.q
memOut[5] <= mem:mem_inst.q
memOut[6] <= mem:mem_inst.q
memOut[7] <= mem:mem_inst.q
memOut[8] <= mem:mem_inst.q
memOut[9] <= mem:mem_inst.q
memOut[10] <= mem:mem_inst.q
memOut[11] <= mem:mem_inst.q
memOut[12] <= mem:mem_inst.q
memOut[13] <= mem:mem_inst.q
memOut[14] <= mem:mem_inst.q
memOut[15] <= mem:mem_inst.q
MARIn[0] <= MARIn[0].DB_MAX_OUTPUT_PORT_TYPE
MARIn[1] <= MARIn[1].DB_MAX_OUTPUT_PORT_TYPE
MARIn[2] <= MARIn[2].DB_MAX_OUTPUT_PORT_TYPE
MARIn[3] <= MARIn[3].DB_MAX_OUTPUT_PORT_TYPE
MARIn[4] <= MARIn[4].DB_MAX_OUTPUT_PORT_TYPE
MARIn[5] <= MARIn[5].DB_MAX_OUTPUT_PORT_TYPE
MARIn[6] <= MARIn[6].DB_MAX_OUTPUT_PORT_TYPE
MARIn[7] <= MARIn[7].DB_MAX_OUTPUT_PORT_TYPE
MARIn[8] <= MARIn[8].DB_MAX_OUTPUT_PORT_TYPE
MARIn[9] <= MARIn[9].DB_MAX_OUTPUT_PORT_TYPE
MARIn[10] <= MARIn[10].DB_MAX_OUTPUT_PORT_TYPE
MARIn[11] <= MARIn[11].DB_MAX_OUTPUT_PORT_TYPE
MARIn[12] <= MARIn[12].DB_MAX_OUTPUT_PORT_TYPE
MARIn[13] <= MARIn[13].DB_MAX_OUTPUT_PORT_TYPE
MARIn[14] <= MARIn[14].DB_MAX_OUTPUT_PORT_TYPE
MARIn[15] <= MARIn[15].DB_MAX_OUTPUT_PORT_TYPE
MDRSpcIn[0] => MDRIn[0].DATAA
MDRSpcIn[1] => MDRIn[1].DATAA
MDRSpcIn[2] => MDRIn[2].DATAA
MDRSpcIn[3] => MDRIn[3].DATAA
MDRSpcIn[4] => MDRIn[4].DATAA
MDRSpcIn[5] => MDRIn[5].DATAA
MDRSpcIn[6] => MDRIn[6].DATAA
MDRSpcIn[7] => MDRIn[7].DATAA
MDRSpcIn[8] => MDRIn[8].DATAA
MDRSpcIn[9] => MDRIn[9].DATAA
MDRSpcIn[10] => MDRIn[10].DATAA
MDRSpcIn[11] => MDRIn[11].DATAA
MDRSpcIn[12] => MDRIn[12].DATAA
MDRSpcIn[13] => MDRIn[13].DATAA
MDRSpcIn[14] => MDRIn[14].DATAA
MDRSpcIn[15] => MDRIn[15].DATAA
MARSpcIn[0] => MARIn[0].DATAB
MARSpcIn[1] => MARIn[1].DATAB
MARSpcIn[2] => MARIn[2].DATAB
MARSpcIn[3] => MARIn[3].DATAB
MARSpcIn[4] => MARIn[4].DATAB
MARSpcIn[5] => MARIn[5].DATAB
MARSpcIn[6] => MARIn[6].DATAB
MARSpcIn[7] => MARIn[7].DATAB
MARSpcIn[8] => MARIn[8].DATAB
MARSpcIn[9] => MARIn[9].DATAB
MARSpcIn[10] => MARIn[10].DATAB
MARSpcIn[11] => MARIn[11].DATAB
MARSpcIn[12] => MARIn[12].DATAB
MARSpcIn[13] => MARIn[13].DATAB
MARSpcIn[14] => MARIn[14].DATAB
MARSpcIn[15] => MARIn[15].DATAB
ldMARSpcIn => MARIn[0].OUTPUTSELECT
ldMARSpcIn => MARIn[1].OUTPUTSELECT
ldMARSpcIn => MARIn[2].OUTPUTSELECT
ldMARSpcIn => MARIn[3].OUTPUTSELECT
ldMARSpcIn => MARIn[4].OUTPUTSELECT
ldMARSpcIn => MARIn[5].OUTPUTSELECT
ldMARSpcIn => MARIn[6].OUTPUTSELECT
ldMARSpcIn => MARIn[7].OUTPUTSELECT
ldMARSpcIn => MARIn[8].OUTPUTSELECT
ldMARSpcIn => MARIn[9].OUTPUTSELECT
ldMARSpcIn => MARIn[10].OUTPUTSELECT
ldMARSpcIn => MARIn[11].OUTPUTSELECT
ldMARSpcIn => MARIn[12].OUTPUTSELECT
ldMARSpcIn => MARIn[13].OUTPUTSELECT
ldMARSpcIn => MARIn[14].OUTPUTSELECT
ldMARSpcIn => MARIn[15].OUTPUTSELECT
ldMARSpcIn => MARIn[15].IN0


|LC3|Memory:memory|bit_16_register:MAR_reg
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
Q[0] <= d_negedge_flip_flop:ff_0.Q
Q[1] <= d_negedge_flip_flop:ff_1.Q
Q[2] <= d_negedge_flip_flop:ff_2.Q
Q[3] <= d_negedge_flip_flop:ff_3.Q
Q[4] <= d_negedge_flip_flop:ff_4.Q
Q[5] <= d_negedge_flip_flop:ff_5.Q
Q[6] <= d_negedge_flip_flop:ff_6.Q
Q[7] <= d_negedge_flip_flop:ff_7.Q
Q[8] <= d_negedge_flip_flop:ff_8.Q
Q[9] <= d_negedge_flip_flop:ff_9.Q
Q[10] <= d_negedge_flip_flop:ff_10.Q
Q[11] <= d_negedge_flip_flop:ff_11.Q
Q[12] <= d_negedge_flip_flop:ff_12.Q
Q[13] <= d_negedge_flip_flop:ff_13.Q
Q[14] <= d_negedge_flip_flop:ff_14.Q
Q[15] <= d_negedge_flip_flop:ff_15.Q
en => en.IN16
reset => reset.IN16
clk => clk.IN16


|LC3|Memory:memory|bit_16_register:MAR_reg|d_negedge_flip_flop:ff_0
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|Memory:memory|bit_16_register:MAR_reg|d_negedge_flip_flop:ff_1
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|Memory:memory|bit_16_register:MAR_reg|d_negedge_flip_flop:ff_2
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|Memory:memory|bit_16_register:MAR_reg|d_negedge_flip_flop:ff_3
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|Memory:memory|bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|Memory:memory|bit_16_register:MAR_reg|d_negedge_flip_flop:ff_5
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|Memory:memory|bit_16_register:MAR_reg|d_negedge_flip_flop:ff_6
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|Memory:memory|bit_16_register:MAR_reg|d_negedge_flip_flop:ff_7
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|Memory:memory|bit_16_register:MAR_reg|d_negedge_flip_flop:ff_8
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|Memory:memory|bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|Memory:memory|bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|Memory:memory|bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|Memory:memory|bit_16_register:MAR_reg|d_negedge_flip_flop:ff_12
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|Memory:memory|bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|Memory:memory|bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|Memory:memory|bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|Memory:memory|bit_16_register:MDR_reg
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
Q[0] <= d_negedge_flip_flop:ff_0.Q
Q[1] <= d_negedge_flip_flop:ff_1.Q
Q[2] <= d_negedge_flip_flop:ff_2.Q
Q[3] <= d_negedge_flip_flop:ff_3.Q
Q[4] <= d_negedge_flip_flop:ff_4.Q
Q[5] <= d_negedge_flip_flop:ff_5.Q
Q[6] <= d_negedge_flip_flop:ff_6.Q
Q[7] <= d_negedge_flip_flop:ff_7.Q
Q[8] <= d_negedge_flip_flop:ff_8.Q
Q[9] <= d_negedge_flip_flop:ff_9.Q
Q[10] <= d_negedge_flip_flop:ff_10.Q
Q[11] <= d_negedge_flip_flop:ff_11.Q
Q[12] <= d_negedge_flip_flop:ff_12.Q
Q[13] <= d_negedge_flip_flop:ff_13.Q
Q[14] <= d_negedge_flip_flop:ff_14.Q
Q[15] <= d_negedge_flip_flop:ff_15.Q
en => en.IN16
reset => reset.IN16
clk => clk.IN16


|LC3|Memory:memory|bit_16_register:MDR_reg|d_negedge_flip_flop:ff_0
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|Memory:memory|bit_16_register:MDR_reg|d_negedge_flip_flop:ff_1
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|Memory:memory|bit_16_register:MDR_reg|d_negedge_flip_flop:ff_2
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|Memory:memory|bit_16_register:MDR_reg|d_negedge_flip_flop:ff_3
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|Memory:memory|bit_16_register:MDR_reg|d_negedge_flip_flop:ff_4
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|Memory:memory|bit_16_register:MDR_reg|d_negedge_flip_flop:ff_5
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|Memory:memory|bit_16_register:MDR_reg|d_negedge_flip_flop:ff_6
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|Memory:memory|bit_16_register:MDR_reg|d_negedge_flip_flop:ff_7
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|Memory:memory|bit_16_register:MDR_reg|d_negedge_flip_flop:ff_8
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|Memory:memory|bit_16_register:MDR_reg|d_negedge_flip_flop:ff_9
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|Memory:memory|bit_16_register:MDR_reg|d_negedge_flip_flop:ff_10
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|Memory:memory|bit_16_register:MDR_reg|d_negedge_flip_flop:ff_11
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|Memory:memory|bit_16_register:MDR_reg|d_negedge_flip_flop:ff_12
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|Memory:memory|bit_16_register:MDR_reg|d_negedge_flip_flop:ff_13
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|Memory:memory|bit_16_register:MDR_reg|d_negedge_flip_flop:ff_14
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|Memory:memory|bit_16_register:MDR_reg|d_negedge_flip_flop:ff_15
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|Memory:memory|mem:mem_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component
wren_a => altsyncram_skf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_skf1:auto_generated.data_a[0]
data_a[1] => altsyncram_skf1:auto_generated.data_a[1]
data_a[2] => altsyncram_skf1:auto_generated.data_a[2]
data_a[3] => altsyncram_skf1:auto_generated.data_a[3]
data_a[4] => altsyncram_skf1:auto_generated.data_a[4]
data_a[5] => altsyncram_skf1:auto_generated.data_a[5]
data_a[6] => altsyncram_skf1:auto_generated.data_a[6]
data_a[7] => altsyncram_skf1:auto_generated.data_a[7]
data_a[8] => altsyncram_skf1:auto_generated.data_a[8]
data_a[9] => altsyncram_skf1:auto_generated.data_a[9]
data_a[10] => altsyncram_skf1:auto_generated.data_a[10]
data_a[11] => altsyncram_skf1:auto_generated.data_a[11]
data_a[12] => altsyncram_skf1:auto_generated.data_a[12]
data_a[13] => altsyncram_skf1:auto_generated.data_a[13]
data_a[14] => altsyncram_skf1:auto_generated.data_a[14]
data_a[15] => altsyncram_skf1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_skf1:auto_generated.address_a[0]
address_a[1] => altsyncram_skf1:auto_generated.address_a[1]
address_a[2] => altsyncram_skf1:auto_generated.address_a[2]
address_a[3] => altsyncram_skf1:auto_generated.address_a[3]
address_a[4] => altsyncram_skf1:auto_generated.address_a[4]
address_a[5] => altsyncram_skf1:auto_generated.address_a[5]
address_a[6] => altsyncram_skf1:auto_generated.address_a[6]
address_a[7] => altsyncram_skf1:auto_generated.address_a[7]
address_a[8] => altsyncram_skf1:auto_generated.address_a[8]
address_a[9] => altsyncram_skf1:auto_generated.address_a[9]
address_a[10] => altsyncram_skf1:auto_generated.address_a[10]
address_a[11] => altsyncram_skf1:auto_generated.address_a[11]
address_a[12] => altsyncram_skf1:auto_generated.address_a[12]
address_a[13] => altsyncram_skf1:auto_generated.address_a[13]
address_a[14] => altsyncram_skf1:auto_generated.address_a[14]
address_a[15] => altsyncram_skf1:auto_generated.address_a[15]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_skf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_skf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_skf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_skf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_skf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_skf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_skf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_skf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_skf1:auto_generated.q_a[7]
q_a[8] <= altsyncram_skf1:auto_generated.q_a[8]
q_a[9] <= altsyncram_skf1:auto_generated.q_a[9]
q_a[10] <= altsyncram_skf1:auto_generated.q_a[10]
q_a[11] <= altsyncram_skf1:auto_generated.q_a[11]
q_a[12] <= altsyncram_skf1:auto_generated.q_a[12]
q_a[13] <= altsyncram_skf1:auto_generated.q_a[13]
q_a[14] <= altsyncram_skf1:auto_generated.q_a[14]
q_a[15] <= altsyncram_skf1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_a[0] => ram_block1a104.PORTAADDR
address_a[0] => ram_block1a105.PORTAADDR
address_a[0] => ram_block1a106.PORTAADDR
address_a[0] => ram_block1a107.PORTAADDR
address_a[0] => ram_block1a108.PORTAADDR
address_a[0] => ram_block1a109.PORTAADDR
address_a[0] => ram_block1a110.PORTAADDR
address_a[0] => ram_block1a111.PORTAADDR
address_a[0] => ram_block1a112.PORTAADDR
address_a[0] => ram_block1a113.PORTAADDR
address_a[0] => ram_block1a114.PORTAADDR
address_a[0] => ram_block1a115.PORTAADDR
address_a[0] => ram_block1a116.PORTAADDR
address_a[0] => ram_block1a117.PORTAADDR
address_a[0] => ram_block1a118.PORTAADDR
address_a[0] => ram_block1a119.PORTAADDR
address_a[0] => ram_block1a120.PORTAADDR
address_a[0] => ram_block1a121.PORTAADDR
address_a[0] => ram_block1a122.PORTAADDR
address_a[0] => ram_block1a123.PORTAADDR
address_a[0] => ram_block1a124.PORTAADDR
address_a[0] => ram_block1a125.PORTAADDR
address_a[0] => ram_block1a126.PORTAADDR
address_a[0] => ram_block1a127.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[1] => ram_block1a99.PORTAADDR1
address_a[1] => ram_block1a100.PORTAADDR1
address_a[1] => ram_block1a101.PORTAADDR1
address_a[1] => ram_block1a102.PORTAADDR1
address_a[1] => ram_block1a103.PORTAADDR1
address_a[1] => ram_block1a104.PORTAADDR1
address_a[1] => ram_block1a105.PORTAADDR1
address_a[1] => ram_block1a106.PORTAADDR1
address_a[1] => ram_block1a107.PORTAADDR1
address_a[1] => ram_block1a108.PORTAADDR1
address_a[1] => ram_block1a109.PORTAADDR1
address_a[1] => ram_block1a110.PORTAADDR1
address_a[1] => ram_block1a111.PORTAADDR1
address_a[1] => ram_block1a112.PORTAADDR1
address_a[1] => ram_block1a113.PORTAADDR1
address_a[1] => ram_block1a114.PORTAADDR1
address_a[1] => ram_block1a115.PORTAADDR1
address_a[1] => ram_block1a116.PORTAADDR1
address_a[1] => ram_block1a117.PORTAADDR1
address_a[1] => ram_block1a118.PORTAADDR1
address_a[1] => ram_block1a119.PORTAADDR1
address_a[1] => ram_block1a120.PORTAADDR1
address_a[1] => ram_block1a121.PORTAADDR1
address_a[1] => ram_block1a122.PORTAADDR1
address_a[1] => ram_block1a123.PORTAADDR1
address_a[1] => ram_block1a124.PORTAADDR1
address_a[1] => ram_block1a125.PORTAADDR1
address_a[1] => ram_block1a126.PORTAADDR1
address_a[1] => ram_block1a127.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[2] => ram_block1a96.PORTAADDR2
address_a[2] => ram_block1a97.PORTAADDR2
address_a[2] => ram_block1a98.PORTAADDR2
address_a[2] => ram_block1a99.PORTAADDR2
address_a[2] => ram_block1a100.PORTAADDR2
address_a[2] => ram_block1a101.PORTAADDR2
address_a[2] => ram_block1a102.PORTAADDR2
address_a[2] => ram_block1a103.PORTAADDR2
address_a[2] => ram_block1a104.PORTAADDR2
address_a[2] => ram_block1a105.PORTAADDR2
address_a[2] => ram_block1a106.PORTAADDR2
address_a[2] => ram_block1a107.PORTAADDR2
address_a[2] => ram_block1a108.PORTAADDR2
address_a[2] => ram_block1a109.PORTAADDR2
address_a[2] => ram_block1a110.PORTAADDR2
address_a[2] => ram_block1a111.PORTAADDR2
address_a[2] => ram_block1a112.PORTAADDR2
address_a[2] => ram_block1a113.PORTAADDR2
address_a[2] => ram_block1a114.PORTAADDR2
address_a[2] => ram_block1a115.PORTAADDR2
address_a[2] => ram_block1a116.PORTAADDR2
address_a[2] => ram_block1a117.PORTAADDR2
address_a[2] => ram_block1a118.PORTAADDR2
address_a[2] => ram_block1a119.PORTAADDR2
address_a[2] => ram_block1a120.PORTAADDR2
address_a[2] => ram_block1a121.PORTAADDR2
address_a[2] => ram_block1a122.PORTAADDR2
address_a[2] => ram_block1a123.PORTAADDR2
address_a[2] => ram_block1a124.PORTAADDR2
address_a[2] => ram_block1a125.PORTAADDR2
address_a[2] => ram_block1a126.PORTAADDR2
address_a[2] => ram_block1a127.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[3] => ram_block1a90.PORTAADDR3
address_a[3] => ram_block1a91.PORTAADDR3
address_a[3] => ram_block1a92.PORTAADDR3
address_a[3] => ram_block1a93.PORTAADDR3
address_a[3] => ram_block1a94.PORTAADDR3
address_a[3] => ram_block1a95.PORTAADDR3
address_a[3] => ram_block1a96.PORTAADDR3
address_a[3] => ram_block1a97.PORTAADDR3
address_a[3] => ram_block1a98.PORTAADDR3
address_a[3] => ram_block1a99.PORTAADDR3
address_a[3] => ram_block1a100.PORTAADDR3
address_a[3] => ram_block1a101.PORTAADDR3
address_a[3] => ram_block1a102.PORTAADDR3
address_a[3] => ram_block1a103.PORTAADDR3
address_a[3] => ram_block1a104.PORTAADDR3
address_a[3] => ram_block1a105.PORTAADDR3
address_a[3] => ram_block1a106.PORTAADDR3
address_a[3] => ram_block1a107.PORTAADDR3
address_a[3] => ram_block1a108.PORTAADDR3
address_a[3] => ram_block1a109.PORTAADDR3
address_a[3] => ram_block1a110.PORTAADDR3
address_a[3] => ram_block1a111.PORTAADDR3
address_a[3] => ram_block1a112.PORTAADDR3
address_a[3] => ram_block1a113.PORTAADDR3
address_a[3] => ram_block1a114.PORTAADDR3
address_a[3] => ram_block1a115.PORTAADDR3
address_a[3] => ram_block1a116.PORTAADDR3
address_a[3] => ram_block1a117.PORTAADDR3
address_a[3] => ram_block1a118.PORTAADDR3
address_a[3] => ram_block1a119.PORTAADDR3
address_a[3] => ram_block1a120.PORTAADDR3
address_a[3] => ram_block1a121.PORTAADDR3
address_a[3] => ram_block1a122.PORTAADDR3
address_a[3] => ram_block1a123.PORTAADDR3
address_a[3] => ram_block1a124.PORTAADDR3
address_a[3] => ram_block1a125.PORTAADDR3
address_a[3] => ram_block1a126.PORTAADDR3
address_a[3] => ram_block1a127.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[4] => ram_block1a80.PORTAADDR4
address_a[4] => ram_block1a81.PORTAADDR4
address_a[4] => ram_block1a82.PORTAADDR4
address_a[4] => ram_block1a83.PORTAADDR4
address_a[4] => ram_block1a84.PORTAADDR4
address_a[4] => ram_block1a85.PORTAADDR4
address_a[4] => ram_block1a86.PORTAADDR4
address_a[4] => ram_block1a87.PORTAADDR4
address_a[4] => ram_block1a88.PORTAADDR4
address_a[4] => ram_block1a89.PORTAADDR4
address_a[4] => ram_block1a90.PORTAADDR4
address_a[4] => ram_block1a91.PORTAADDR4
address_a[4] => ram_block1a92.PORTAADDR4
address_a[4] => ram_block1a93.PORTAADDR4
address_a[4] => ram_block1a94.PORTAADDR4
address_a[4] => ram_block1a95.PORTAADDR4
address_a[4] => ram_block1a96.PORTAADDR4
address_a[4] => ram_block1a97.PORTAADDR4
address_a[4] => ram_block1a98.PORTAADDR4
address_a[4] => ram_block1a99.PORTAADDR4
address_a[4] => ram_block1a100.PORTAADDR4
address_a[4] => ram_block1a101.PORTAADDR4
address_a[4] => ram_block1a102.PORTAADDR4
address_a[4] => ram_block1a103.PORTAADDR4
address_a[4] => ram_block1a104.PORTAADDR4
address_a[4] => ram_block1a105.PORTAADDR4
address_a[4] => ram_block1a106.PORTAADDR4
address_a[4] => ram_block1a107.PORTAADDR4
address_a[4] => ram_block1a108.PORTAADDR4
address_a[4] => ram_block1a109.PORTAADDR4
address_a[4] => ram_block1a110.PORTAADDR4
address_a[4] => ram_block1a111.PORTAADDR4
address_a[4] => ram_block1a112.PORTAADDR4
address_a[4] => ram_block1a113.PORTAADDR4
address_a[4] => ram_block1a114.PORTAADDR4
address_a[4] => ram_block1a115.PORTAADDR4
address_a[4] => ram_block1a116.PORTAADDR4
address_a[4] => ram_block1a117.PORTAADDR4
address_a[4] => ram_block1a118.PORTAADDR4
address_a[4] => ram_block1a119.PORTAADDR4
address_a[4] => ram_block1a120.PORTAADDR4
address_a[4] => ram_block1a121.PORTAADDR4
address_a[4] => ram_block1a122.PORTAADDR4
address_a[4] => ram_block1a123.PORTAADDR4
address_a[4] => ram_block1a124.PORTAADDR4
address_a[4] => ram_block1a125.PORTAADDR4
address_a[4] => ram_block1a126.PORTAADDR4
address_a[4] => ram_block1a127.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[5] => ram_block1a76.PORTAADDR5
address_a[5] => ram_block1a77.PORTAADDR5
address_a[5] => ram_block1a78.PORTAADDR5
address_a[5] => ram_block1a79.PORTAADDR5
address_a[5] => ram_block1a80.PORTAADDR5
address_a[5] => ram_block1a81.PORTAADDR5
address_a[5] => ram_block1a82.PORTAADDR5
address_a[5] => ram_block1a83.PORTAADDR5
address_a[5] => ram_block1a84.PORTAADDR5
address_a[5] => ram_block1a85.PORTAADDR5
address_a[5] => ram_block1a86.PORTAADDR5
address_a[5] => ram_block1a87.PORTAADDR5
address_a[5] => ram_block1a88.PORTAADDR5
address_a[5] => ram_block1a89.PORTAADDR5
address_a[5] => ram_block1a90.PORTAADDR5
address_a[5] => ram_block1a91.PORTAADDR5
address_a[5] => ram_block1a92.PORTAADDR5
address_a[5] => ram_block1a93.PORTAADDR5
address_a[5] => ram_block1a94.PORTAADDR5
address_a[5] => ram_block1a95.PORTAADDR5
address_a[5] => ram_block1a96.PORTAADDR5
address_a[5] => ram_block1a97.PORTAADDR5
address_a[5] => ram_block1a98.PORTAADDR5
address_a[5] => ram_block1a99.PORTAADDR5
address_a[5] => ram_block1a100.PORTAADDR5
address_a[5] => ram_block1a101.PORTAADDR5
address_a[5] => ram_block1a102.PORTAADDR5
address_a[5] => ram_block1a103.PORTAADDR5
address_a[5] => ram_block1a104.PORTAADDR5
address_a[5] => ram_block1a105.PORTAADDR5
address_a[5] => ram_block1a106.PORTAADDR5
address_a[5] => ram_block1a107.PORTAADDR5
address_a[5] => ram_block1a108.PORTAADDR5
address_a[5] => ram_block1a109.PORTAADDR5
address_a[5] => ram_block1a110.PORTAADDR5
address_a[5] => ram_block1a111.PORTAADDR5
address_a[5] => ram_block1a112.PORTAADDR5
address_a[5] => ram_block1a113.PORTAADDR5
address_a[5] => ram_block1a114.PORTAADDR5
address_a[5] => ram_block1a115.PORTAADDR5
address_a[5] => ram_block1a116.PORTAADDR5
address_a[5] => ram_block1a117.PORTAADDR5
address_a[5] => ram_block1a118.PORTAADDR5
address_a[5] => ram_block1a119.PORTAADDR5
address_a[5] => ram_block1a120.PORTAADDR5
address_a[5] => ram_block1a121.PORTAADDR5
address_a[5] => ram_block1a122.PORTAADDR5
address_a[5] => ram_block1a123.PORTAADDR5
address_a[5] => ram_block1a124.PORTAADDR5
address_a[5] => ram_block1a125.PORTAADDR5
address_a[5] => ram_block1a126.PORTAADDR5
address_a[5] => ram_block1a127.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[6] => ram_block1a72.PORTAADDR6
address_a[6] => ram_block1a73.PORTAADDR6
address_a[6] => ram_block1a74.PORTAADDR6
address_a[6] => ram_block1a75.PORTAADDR6
address_a[6] => ram_block1a76.PORTAADDR6
address_a[6] => ram_block1a77.PORTAADDR6
address_a[6] => ram_block1a78.PORTAADDR6
address_a[6] => ram_block1a79.PORTAADDR6
address_a[6] => ram_block1a80.PORTAADDR6
address_a[6] => ram_block1a81.PORTAADDR6
address_a[6] => ram_block1a82.PORTAADDR6
address_a[6] => ram_block1a83.PORTAADDR6
address_a[6] => ram_block1a84.PORTAADDR6
address_a[6] => ram_block1a85.PORTAADDR6
address_a[6] => ram_block1a86.PORTAADDR6
address_a[6] => ram_block1a87.PORTAADDR6
address_a[6] => ram_block1a88.PORTAADDR6
address_a[6] => ram_block1a89.PORTAADDR6
address_a[6] => ram_block1a90.PORTAADDR6
address_a[6] => ram_block1a91.PORTAADDR6
address_a[6] => ram_block1a92.PORTAADDR6
address_a[6] => ram_block1a93.PORTAADDR6
address_a[6] => ram_block1a94.PORTAADDR6
address_a[6] => ram_block1a95.PORTAADDR6
address_a[6] => ram_block1a96.PORTAADDR6
address_a[6] => ram_block1a97.PORTAADDR6
address_a[6] => ram_block1a98.PORTAADDR6
address_a[6] => ram_block1a99.PORTAADDR6
address_a[6] => ram_block1a100.PORTAADDR6
address_a[6] => ram_block1a101.PORTAADDR6
address_a[6] => ram_block1a102.PORTAADDR6
address_a[6] => ram_block1a103.PORTAADDR6
address_a[6] => ram_block1a104.PORTAADDR6
address_a[6] => ram_block1a105.PORTAADDR6
address_a[6] => ram_block1a106.PORTAADDR6
address_a[6] => ram_block1a107.PORTAADDR6
address_a[6] => ram_block1a108.PORTAADDR6
address_a[6] => ram_block1a109.PORTAADDR6
address_a[6] => ram_block1a110.PORTAADDR6
address_a[6] => ram_block1a111.PORTAADDR6
address_a[6] => ram_block1a112.PORTAADDR6
address_a[6] => ram_block1a113.PORTAADDR6
address_a[6] => ram_block1a114.PORTAADDR6
address_a[6] => ram_block1a115.PORTAADDR6
address_a[6] => ram_block1a116.PORTAADDR6
address_a[6] => ram_block1a117.PORTAADDR6
address_a[6] => ram_block1a118.PORTAADDR6
address_a[6] => ram_block1a119.PORTAADDR6
address_a[6] => ram_block1a120.PORTAADDR6
address_a[6] => ram_block1a121.PORTAADDR6
address_a[6] => ram_block1a122.PORTAADDR6
address_a[6] => ram_block1a123.PORTAADDR6
address_a[6] => ram_block1a124.PORTAADDR6
address_a[6] => ram_block1a125.PORTAADDR6
address_a[6] => ram_block1a126.PORTAADDR6
address_a[6] => ram_block1a127.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[7] => ram_block1a72.PORTAADDR7
address_a[7] => ram_block1a73.PORTAADDR7
address_a[7] => ram_block1a74.PORTAADDR7
address_a[7] => ram_block1a75.PORTAADDR7
address_a[7] => ram_block1a76.PORTAADDR7
address_a[7] => ram_block1a77.PORTAADDR7
address_a[7] => ram_block1a78.PORTAADDR7
address_a[7] => ram_block1a79.PORTAADDR7
address_a[7] => ram_block1a80.PORTAADDR7
address_a[7] => ram_block1a81.PORTAADDR7
address_a[7] => ram_block1a82.PORTAADDR7
address_a[7] => ram_block1a83.PORTAADDR7
address_a[7] => ram_block1a84.PORTAADDR7
address_a[7] => ram_block1a85.PORTAADDR7
address_a[7] => ram_block1a86.PORTAADDR7
address_a[7] => ram_block1a87.PORTAADDR7
address_a[7] => ram_block1a88.PORTAADDR7
address_a[7] => ram_block1a89.PORTAADDR7
address_a[7] => ram_block1a90.PORTAADDR7
address_a[7] => ram_block1a91.PORTAADDR7
address_a[7] => ram_block1a92.PORTAADDR7
address_a[7] => ram_block1a93.PORTAADDR7
address_a[7] => ram_block1a94.PORTAADDR7
address_a[7] => ram_block1a95.PORTAADDR7
address_a[7] => ram_block1a96.PORTAADDR7
address_a[7] => ram_block1a97.PORTAADDR7
address_a[7] => ram_block1a98.PORTAADDR7
address_a[7] => ram_block1a99.PORTAADDR7
address_a[7] => ram_block1a100.PORTAADDR7
address_a[7] => ram_block1a101.PORTAADDR7
address_a[7] => ram_block1a102.PORTAADDR7
address_a[7] => ram_block1a103.PORTAADDR7
address_a[7] => ram_block1a104.PORTAADDR7
address_a[7] => ram_block1a105.PORTAADDR7
address_a[7] => ram_block1a106.PORTAADDR7
address_a[7] => ram_block1a107.PORTAADDR7
address_a[7] => ram_block1a108.PORTAADDR7
address_a[7] => ram_block1a109.PORTAADDR7
address_a[7] => ram_block1a110.PORTAADDR7
address_a[7] => ram_block1a111.PORTAADDR7
address_a[7] => ram_block1a112.PORTAADDR7
address_a[7] => ram_block1a113.PORTAADDR7
address_a[7] => ram_block1a114.PORTAADDR7
address_a[7] => ram_block1a115.PORTAADDR7
address_a[7] => ram_block1a116.PORTAADDR7
address_a[7] => ram_block1a117.PORTAADDR7
address_a[7] => ram_block1a118.PORTAADDR7
address_a[7] => ram_block1a119.PORTAADDR7
address_a[7] => ram_block1a120.PORTAADDR7
address_a[7] => ram_block1a121.PORTAADDR7
address_a[7] => ram_block1a122.PORTAADDR7
address_a[7] => ram_block1a123.PORTAADDR7
address_a[7] => ram_block1a124.PORTAADDR7
address_a[7] => ram_block1a125.PORTAADDR7
address_a[7] => ram_block1a126.PORTAADDR7
address_a[7] => ram_block1a127.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[8] => ram_block1a72.PORTAADDR8
address_a[8] => ram_block1a73.PORTAADDR8
address_a[8] => ram_block1a74.PORTAADDR8
address_a[8] => ram_block1a75.PORTAADDR8
address_a[8] => ram_block1a76.PORTAADDR8
address_a[8] => ram_block1a77.PORTAADDR8
address_a[8] => ram_block1a78.PORTAADDR8
address_a[8] => ram_block1a79.PORTAADDR8
address_a[8] => ram_block1a80.PORTAADDR8
address_a[8] => ram_block1a81.PORTAADDR8
address_a[8] => ram_block1a82.PORTAADDR8
address_a[8] => ram_block1a83.PORTAADDR8
address_a[8] => ram_block1a84.PORTAADDR8
address_a[8] => ram_block1a85.PORTAADDR8
address_a[8] => ram_block1a86.PORTAADDR8
address_a[8] => ram_block1a87.PORTAADDR8
address_a[8] => ram_block1a88.PORTAADDR8
address_a[8] => ram_block1a89.PORTAADDR8
address_a[8] => ram_block1a90.PORTAADDR8
address_a[8] => ram_block1a91.PORTAADDR8
address_a[8] => ram_block1a92.PORTAADDR8
address_a[8] => ram_block1a93.PORTAADDR8
address_a[8] => ram_block1a94.PORTAADDR8
address_a[8] => ram_block1a95.PORTAADDR8
address_a[8] => ram_block1a96.PORTAADDR8
address_a[8] => ram_block1a97.PORTAADDR8
address_a[8] => ram_block1a98.PORTAADDR8
address_a[8] => ram_block1a99.PORTAADDR8
address_a[8] => ram_block1a100.PORTAADDR8
address_a[8] => ram_block1a101.PORTAADDR8
address_a[8] => ram_block1a102.PORTAADDR8
address_a[8] => ram_block1a103.PORTAADDR8
address_a[8] => ram_block1a104.PORTAADDR8
address_a[8] => ram_block1a105.PORTAADDR8
address_a[8] => ram_block1a106.PORTAADDR8
address_a[8] => ram_block1a107.PORTAADDR8
address_a[8] => ram_block1a108.PORTAADDR8
address_a[8] => ram_block1a109.PORTAADDR8
address_a[8] => ram_block1a110.PORTAADDR8
address_a[8] => ram_block1a111.PORTAADDR8
address_a[8] => ram_block1a112.PORTAADDR8
address_a[8] => ram_block1a113.PORTAADDR8
address_a[8] => ram_block1a114.PORTAADDR8
address_a[8] => ram_block1a115.PORTAADDR8
address_a[8] => ram_block1a116.PORTAADDR8
address_a[8] => ram_block1a117.PORTAADDR8
address_a[8] => ram_block1a118.PORTAADDR8
address_a[8] => ram_block1a119.PORTAADDR8
address_a[8] => ram_block1a120.PORTAADDR8
address_a[8] => ram_block1a121.PORTAADDR8
address_a[8] => ram_block1a122.PORTAADDR8
address_a[8] => ram_block1a123.PORTAADDR8
address_a[8] => ram_block1a124.PORTAADDR8
address_a[8] => ram_block1a125.PORTAADDR8
address_a[8] => ram_block1a126.PORTAADDR8
address_a[8] => ram_block1a127.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[9] => ram_block1a66.PORTAADDR9
address_a[9] => ram_block1a67.PORTAADDR9
address_a[9] => ram_block1a68.PORTAADDR9
address_a[9] => ram_block1a69.PORTAADDR9
address_a[9] => ram_block1a70.PORTAADDR9
address_a[9] => ram_block1a71.PORTAADDR9
address_a[9] => ram_block1a72.PORTAADDR9
address_a[9] => ram_block1a73.PORTAADDR9
address_a[9] => ram_block1a74.PORTAADDR9
address_a[9] => ram_block1a75.PORTAADDR9
address_a[9] => ram_block1a76.PORTAADDR9
address_a[9] => ram_block1a77.PORTAADDR9
address_a[9] => ram_block1a78.PORTAADDR9
address_a[9] => ram_block1a79.PORTAADDR9
address_a[9] => ram_block1a80.PORTAADDR9
address_a[9] => ram_block1a81.PORTAADDR9
address_a[9] => ram_block1a82.PORTAADDR9
address_a[9] => ram_block1a83.PORTAADDR9
address_a[9] => ram_block1a84.PORTAADDR9
address_a[9] => ram_block1a85.PORTAADDR9
address_a[9] => ram_block1a86.PORTAADDR9
address_a[9] => ram_block1a87.PORTAADDR9
address_a[9] => ram_block1a88.PORTAADDR9
address_a[9] => ram_block1a89.PORTAADDR9
address_a[9] => ram_block1a90.PORTAADDR9
address_a[9] => ram_block1a91.PORTAADDR9
address_a[9] => ram_block1a92.PORTAADDR9
address_a[9] => ram_block1a93.PORTAADDR9
address_a[9] => ram_block1a94.PORTAADDR9
address_a[9] => ram_block1a95.PORTAADDR9
address_a[9] => ram_block1a96.PORTAADDR9
address_a[9] => ram_block1a97.PORTAADDR9
address_a[9] => ram_block1a98.PORTAADDR9
address_a[9] => ram_block1a99.PORTAADDR9
address_a[9] => ram_block1a100.PORTAADDR9
address_a[9] => ram_block1a101.PORTAADDR9
address_a[9] => ram_block1a102.PORTAADDR9
address_a[9] => ram_block1a103.PORTAADDR9
address_a[9] => ram_block1a104.PORTAADDR9
address_a[9] => ram_block1a105.PORTAADDR9
address_a[9] => ram_block1a106.PORTAADDR9
address_a[9] => ram_block1a107.PORTAADDR9
address_a[9] => ram_block1a108.PORTAADDR9
address_a[9] => ram_block1a109.PORTAADDR9
address_a[9] => ram_block1a110.PORTAADDR9
address_a[9] => ram_block1a111.PORTAADDR9
address_a[9] => ram_block1a112.PORTAADDR9
address_a[9] => ram_block1a113.PORTAADDR9
address_a[9] => ram_block1a114.PORTAADDR9
address_a[9] => ram_block1a115.PORTAADDR9
address_a[9] => ram_block1a116.PORTAADDR9
address_a[9] => ram_block1a117.PORTAADDR9
address_a[9] => ram_block1a118.PORTAADDR9
address_a[9] => ram_block1a119.PORTAADDR9
address_a[9] => ram_block1a120.PORTAADDR9
address_a[9] => ram_block1a121.PORTAADDR9
address_a[9] => ram_block1a122.PORTAADDR9
address_a[9] => ram_block1a123.PORTAADDR9
address_a[9] => ram_block1a124.PORTAADDR9
address_a[9] => ram_block1a125.PORTAADDR9
address_a[9] => ram_block1a126.PORTAADDR9
address_a[9] => ram_block1a127.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[10] => ram_block1a64.PORTAADDR10
address_a[10] => ram_block1a65.PORTAADDR10
address_a[10] => ram_block1a66.PORTAADDR10
address_a[10] => ram_block1a67.PORTAADDR10
address_a[10] => ram_block1a68.PORTAADDR10
address_a[10] => ram_block1a69.PORTAADDR10
address_a[10] => ram_block1a70.PORTAADDR10
address_a[10] => ram_block1a71.PORTAADDR10
address_a[10] => ram_block1a72.PORTAADDR10
address_a[10] => ram_block1a73.PORTAADDR10
address_a[10] => ram_block1a74.PORTAADDR10
address_a[10] => ram_block1a75.PORTAADDR10
address_a[10] => ram_block1a76.PORTAADDR10
address_a[10] => ram_block1a77.PORTAADDR10
address_a[10] => ram_block1a78.PORTAADDR10
address_a[10] => ram_block1a79.PORTAADDR10
address_a[10] => ram_block1a80.PORTAADDR10
address_a[10] => ram_block1a81.PORTAADDR10
address_a[10] => ram_block1a82.PORTAADDR10
address_a[10] => ram_block1a83.PORTAADDR10
address_a[10] => ram_block1a84.PORTAADDR10
address_a[10] => ram_block1a85.PORTAADDR10
address_a[10] => ram_block1a86.PORTAADDR10
address_a[10] => ram_block1a87.PORTAADDR10
address_a[10] => ram_block1a88.PORTAADDR10
address_a[10] => ram_block1a89.PORTAADDR10
address_a[10] => ram_block1a90.PORTAADDR10
address_a[10] => ram_block1a91.PORTAADDR10
address_a[10] => ram_block1a92.PORTAADDR10
address_a[10] => ram_block1a93.PORTAADDR10
address_a[10] => ram_block1a94.PORTAADDR10
address_a[10] => ram_block1a95.PORTAADDR10
address_a[10] => ram_block1a96.PORTAADDR10
address_a[10] => ram_block1a97.PORTAADDR10
address_a[10] => ram_block1a98.PORTAADDR10
address_a[10] => ram_block1a99.PORTAADDR10
address_a[10] => ram_block1a100.PORTAADDR10
address_a[10] => ram_block1a101.PORTAADDR10
address_a[10] => ram_block1a102.PORTAADDR10
address_a[10] => ram_block1a103.PORTAADDR10
address_a[10] => ram_block1a104.PORTAADDR10
address_a[10] => ram_block1a105.PORTAADDR10
address_a[10] => ram_block1a106.PORTAADDR10
address_a[10] => ram_block1a107.PORTAADDR10
address_a[10] => ram_block1a108.PORTAADDR10
address_a[10] => ram_block1a109.PORTAADDR10
address_a[10] => ram_block1a110.PORTAADDR10
address_a[10] => ram_block1a111.PORTAADDR10
address_a[10] => ram_block1a112.PORTAADDR10
address_a[10] => ram_block1a113.PORTAADDR10
address_a[10] => ram_block1a114.PORTAADDR10
address_a[10] => ram_block1a115.PORTAADDR10
address_a[10] => ram_block1a116.PORTAADDR10
address_a[10] => ram_block1a117.PORTAADDR10
address_a[10] => ram_block1a118.PORTAADDR10
address_a[10] => ram_block1a119.PORTAADDR10
address_a[10] => ram_block1a120.PORTAADDR10
address_a[10] => ram_block1a121.PORTAADDR10
address_a[10] => ram_block1a122.PORTAADDR10
address_a[10] => ram_block1a123.PORTAADDR10
address_a[10] => ram_block1a124.PORTAADDR10
address_a[10] => ram_block1a125.PORTAADDR10
address_a[10] => ram_block1a126.PORTAADDR10
address_a[10] => ram_block1a127.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[11] => ram_block1a64.PORTAADDR11
address_a[11] => ram_block1a65.PORTAADDR11
address_a[11] => ram_block1a66.PORTAADDR11
address_a[11] => ram_block1a67.PORTAADDR11
address_a[11] => ram_block1a68.PORTAADDR11
address_a[11] => ram_block1a69.PORTAADDR11
address_a[11] => ram_block1a70.PORTAADDR11
address_a[11] => ram_block1a71.PORTAADDR11
address_a[11] => ram_block1a72.PORTAADDR11
address_a[11] => ram_block1a73.PORTAADDR11
address_a[11] => ram_block1a74.PORTAADDR11
address_a[11] => ram_block1a75.PORTAADDR11
address_a[11] => ram_block1a76.PORTAADDR11
address_a[11] => ram_block1a77.PORTAADDR11
address_a[11] => ram_block1a78.PORTAADDR11
address_a[11] => ram_block1a79.PORTAADDR11
address_a[11] => ram_block1a80.PORTAADDR11
address_a[11] => ram_block1a81.PORTAADDR11
address_a[11] => ram_block1a82.PORTAADDR11
address_a[11] => ram_block1a83.PORTAADDR11
address_a[11] => ram_block1a84.PORTAADDR11
address_a[11] => ram_block1a85.PORTAADDR11
address_a[11] => ram_block1a86.PORTAADDR11
address_a[11] => ram_block1a87.PORTAADDR11
address_a[11] => ram_block1a88.PORTAADDR11
address_a[11] => ram_block1a89.PORTAADDR11
address_a[11] => ram_block1a90.PORTAADDR11
address_a[11] => ram_block1a91.PORTAADDR11
address_a[11] => ram_block1a92.PORTAADDR11
address_a[11] => ram_block1a93.PORTAADDR11
address_a[11] => ram_block1a94.PORTAADDR11
address_a[11] => ram_block1a95.PORTAADDR11
address_a[11] => ram_block1a96.PORTAADDR11
address_a[11] => ram_block1a97.PORTAADDR11
address_a[11] => ram_block1a98.PORTAADDR11
address_a[11] => ram_block1a99.PORTAADDR11
address_a[11] => ram_block1a100.PORTAADDR11
address_a[11] => ram_block1a101.PORTAADDR11
address_a[11] => ram_block1a102.PORTAADDR11
address_a[11] => ram_block1a103.PORTAADDR11
address_a[11] => ram_block1a104.PORTAADDR11
address_a[11] => ram_block1a105.PORTAADDR11
address_a[11] => ram_block1a106.PORTAADDR11
address_a[11] => ram_block1a107.PORTAADDR11
address_a[11] => ram_block1a108.PORTAADDR11
address_a[11] => ram_block1a109.PORTAADDR11
address_a[11] => ram_block1a110.PORTAADDR11
address_a[11] => ram_block1a111.PORTAADDR11
address_a[11] => ram_block1a112.PORTAADDR11
address_a[11] => ram_block1a113.PORTAADDR11
address_a[11] => ram_block1a114.PORTAADDR11
address_a[11] => ram_block1a115.PORTAADDR11
address_a[11] => ram_block1a116.PORTAADDR11
address_a[11] => ram_block1a117.PORTAADDR11
address_a[11] => ram_block1a118.PORTAADDR11
address_a[11] => ram_block1a119.PORTAADDR11
address_a[11] => ram_block1a120.PORTAADDR11
address_a[11] => ram_block1a121.PORTAADDR11
address_a[11] => ram_block1a122.PORTAADDR11
address_a[11] => ram_block1a123.PORTAADDR11
address_a[11] => ram_block1a124.PORTAADDR11
address_a[11] => ram_block1a125.PORTAADDR11
address_a[11] => ram_block1a126.PORTAADDR11
address_a[11] => ram_block1a127.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[12] => ram_block1a64.PORTAADDR12
address_a[12] => ram_block1a65.PORTAADDR12
address_a[12] => ram_block1a66.PORTAADDR12
address_a[12] => ram_block1a67.PORTAADDR12
address_a[12] => ram_block1a68.PORTAADDR12
address_a[12] => ram_block1a69.PORTAADDR12
address_a[12] => ram_block1a70.PORTAADDR12
address_a[12] => ram_block1a71.PORTAADDR12
address_a[12] => ram_block1a72.PORTAADDR12
address_a[12] => ram_block1a73.PORTAADDR12
address_a[12] => ram_block1a74.PORTAADDR12
address_a[12] => ram_block1a75.PORTAADDR12
address_a[12] => ram_block1a76.PORTAADDR12
address_a[12] => ram_block1a77.PORTAADDR12
address_a[12] => ram_block1a78.PORTAADDR12
address_a[12] => ram_block1a79.PORTAADDR12
address_a[12] => ram_block1a80.PORTAADDR12
address_a[12] => ram_block1a81.PORTAADDR12
address_a[12] => ram_block1a82.PORTAADDR12
address_a[12] => ram_block1a83.PORTAADDR12
address_a[12] => ram_block1a84.PORTAADDR12
address_a[12] => ram_block1a85.PORTAADDR12
address_a[12] => ram_block1a86.PORTAADDR12
address_a[12] => ram_block1a87.PORTAADDR12
address_a[12] => ram_block1a88.PORTAADDR12
address_a[12] => ram_block1a89.PORTAADDR12
address_a[12] => ram_block1a90.PORTAADDR12
address_a[12] => ram_block1a91.PORTAADDR12
address_a[12] => ram_block1a92.PORTAADDR12
address_a[12] => ram_block1a93.PORTAADDR12
address_a[12] => ram_block1a94.PORTAADDR12
address_a[12] => ram_block1a95.PORTAADDR12
address_a[12] => ram_block1a96.PORTAADDR12
address_a[12] => ram_block1a97.PORTAADDR12
address_a[12] => ram_block1a98.PORTAADDR12
address_a[12] => ram_block1a99.PORTAADDR12
address_a[12] => ram_block1a100.PORTAADDR12
address_a[12] => ram_block1a101.PORTAADDR12
address_a[12] => ram_block1a102.PORTAADDR12
address_a[12] => ram_block1a103.PORTAADDR12
address_a[12] => ram_block1a104.PORTAADDR12
address_a[12] => ram_block1a105.PORTAADDR12
address_a[12] => ram_block1a106.PORTAADDR12
address_a[12] => ram_block1a107.PORTAADDR12
address_a[12] => ram_block1a108.PORTAADDR12
address_a[12] => ram_block1a109.PORTAADDR12
address_a[12] => ram_block1a110.PORTAADDR12
address_a[12] => ram_block1a111.PORTAADDR12
address_a[12] => ram_block1a112.PORTAADDR12
address_a[12] => ram_block1a113.PORTAADDR12
address_a[12] => ram_block1a114.PORTAADDR12
address_a[12] => ram_block1a115.PORTAADDR12
address_a[12] => ram_block1a116.PORTAADDR12
address_a[12] => ram_block1a117.PORTAADDR12
address_a[12] => ram_block1a118.PORTAADDR12
address_a[12] => ram_block1a119.PORTAADDR12
address_a[12] => ram_block1a120.PORTAADDR12
address_a[12] => ram_block1a121.PORTAADDR12
address_a[12] => ram_block1a122.PORTAADDR12
address_a[12] => ram_block1a123.PORTAADDR12
address_a[12] => ram_block1a124.PORTAADDR12
address_a[12] => ram_block1a125.PORTAADDR12
address_a[12] => ram_block1a126.PORTAADDR12
address_a[12] => ram_block1a127.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_rsa:decode3.data[0]
address_a[13] => decode_k8a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_rsa:decode3.data[1]
address_a[14] => decode_k8a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_rsa:decode3.data[2]
address_a[15] => decode_k8a:rden_decode.data[2]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a103.CLK0
clock0 => ram_block1a104.CLK0
clock0 => ram_block1a105.CLK0
clock0 => ram_block1a106.CLK0
clock0 => ram_block1a107.CLK0
clock0 => ram_block1a108.CLK0
clock0 => ram_block1a109.CLK0
clock0 => ram_block1a110.CLK0
clock0 => ram_block1a111.CLK0
clock0 => ram_block1a112.CLK0
clock0 => ram_block1a113.CLK0
clock0 => ram_block1a114.CLK0
clock0 => ram_block1a115.CLK0
clock0 => ram_block1a116.CLK0
clock0 => ram_block1a117.CLK0
clock0 => ram_block1a118.CLK0
clock0 => ram_block1a119.CLK0
clock0 => ram_block1a120.CLK0
clock0 => ram_block1a121.CLK0
clock0 => ram_block1a122.CLK0
clock0 => ram_block1a123.CLK0
clock0 => ram_block1a124.CLK0
clock0 => ram_block1a125.CLK0
clock0 => ram_block1a126.CLK0
clock0 => ram_block1a127.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[2].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[0] => ram_block1a48.PORTADATAIN
data_a[0] => ram_block1a64.PORTADATAIN
data_a[0] => ram_block1a80.PORTADATAIN
data_a[0] => ram_block1a96.PORTADATAIN
data_a[0] => ram_block1a112.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a33.PORTADATAIN
data_a[1] => ram_block1a49.PORTADATAIN
data_a[1] => ram_block1a65.PORTADATAIN
data_a[1] => ram_block1a81.PORTADATAIN
data_a[1] => ram_block1a97.PORTADATAIN
data_a[1] => ram_block1a113.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a34.PORTADATAIN
data_a[2] => ram_block1a50.PORTADATAIN
data_a[2] => ram_block1a66.PORTADATAIN
data_a[2] => ram_block1a82.PORTADATAIN
data_a[2] => ram_block1a98.PORTADATAIN
data_a[2] => ram_block1a114.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a35.PORTADATAIN
data_a[3] => ram_block1a51.PORTADATAIN
data_a[3] => ram_block1a67.PORTADATAIN
data_a[3] => ram_block1a83.PORTADATAIN
data_a[3] => ram_block1a99.PORTADATAIN
data_a[3] => ram_block1a115.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a36.PORTADATAIN
data_a[4] => ram_block1a52.PORTADATAIN
data_a[4] => ram_block1a68.PORTADATAIN
data_a[4] => ram_block1a84.PORTADATAIN
data_a[4] => ram_block1a100.PORTADATAIN
data_a[4] => ram_block1a116.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a37.PORTADATAIN
data_a[5] => ram_block1a53.PORTADATAIN
data_a[5] => ram_block1a69.PORTADATAIN
data_a[5] => ram_block1a85.PORTADATAIN
data_a[5] => ram_block1a101.PORTADATAIN
data_a[5] => ram_block1a117.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a38.PORTADATAIN
data_a[6] => ram_block1a54.PORTADATAIN
data_a[6] => ram_block1a70.PORTADATAIN
data_a[6] => ram_block1a86.PORTADATAIN
data_a[6] => ram_block1a102.PORTADATAIN
data_a[6] => ram_block1a118.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a39.PORTADATAIN
data_a[7] => ram_block1a55.PORTADATAIN
data_a[7] => ram_block1a71.PORTADATAIN
data_a[7] => ram_block1a87.PORTADATAIN
data_a[7] => ram_block1a103.PORTADATAIN
data_a[7] => ram_block1a119.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a24.PORTADATAIN
data_a[8] => ram_block1a40.PORTADATAIN
data_a[8] => ram_block1a56.PORTADATAIN
data_a[8] => ram_block1a72.PORTADATAIN
data_a[8] => ram_block1a88.PORTADATAIN
data_a[8] => ram_block1a104.PORTADATAIN
data_a[8] => ram_block1a120.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a25.PORTADATAIN
data_a[9] => ram_block1a41.PORTADATAIN
data_a[9] => ram_block1a57.PORTADATAIN
data_a[9] => ram_block1a73.PORTADATAIN
data_a[9] => ram_block1a89.PORTADATAIN
data_a[9] => ram_block1a105.PORTADATAIN
data_a[9] => ram_block1a121.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a26.PORTADATAIN
data_a[10] => ram_block1a42.PORTADATAIN
data_a[10] => ram_block1a58.PORTADATAIN
data_a[10] => ram_block1a74.PORTADATAIN
data_a[10] => ram_block1a90.PORTADATAIN
data_a[10] => ram_block1a106.PORTADATAIN
data_a[10] => ram_block1a122.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a27.PORTADATAIN
data_a[11] => ram_block1a43.PORTADATAIN
data_a[11] => ram_block1a59.PORTADATAIN
data_a[11] => ram_block1a75.PORTADATAIN
data_a[11] => ram_block1a91.PORTADATAIN
data_a[11] => ram_block1a107.PORTADATAIN
data_a[11] => ram_block1a123.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a28.PORTADATAIN
data_a[12] => ram_block1a44.PORTADATAIN
data_a[12] => ram_block1a60.PORTADATAIN
data_a[12] => ram_block1a76.PORTADATAIN
data_a[12] => ram_block1a92.PORTADATAIN
data_a[12] => ram_block1a108.PORTADATAIN
data_a[12] => ram_block1a124.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a29.PORTADATAIN
data_a[13] => ram_block1a45.PORTADATAIN
data_a[13] => ram_block1a61.PORTADATAIN
data_a[13] => ram_block1a77.PORTADATAIN
data_a[13] => ram_block1a93.PORTADATAIN
data_a[13] => ram_block1a109.PORTADATAIN
data_a[13] => ram_block1a125.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a30.PORTADATAIN
data_a[14] => ram_block1a46.PORTADATAIN
data_a[14] => ram_block1a62.PORTADATAIN
data_a[14] => ram_block1a78.PORTADATAIN
data_a[14] => ram_block1a94.PORTADATAIN
data_a[14] => ram_block1a110.PORTADATAIN
data_a[14] => ram_block1a126.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a31.PORTADATAIN
data_a[15] => ram_block1a47.PORTADATAIN
data_a[15] => ram_block1a63.PORTADATAIN
data_a[15] => ram_block1a79.PORTADATAIN
data_a[15] => ram_block1a95.PORTADATAIN
data_a[15] => ram_block1a111.PORTADATAIN
data_a[15] => ram_block1a127.PORTADATAIN
q_a[0] <= mux_qob:mux2.result[0]
q_a[1] <= mux_qob:mux2.result[1]
q_a[2] <= mux_qob:mux2.result[2]
q_a[3] <= mux_qob:mux2.result[3]
q_a[4] <= mux_qob:mux2.result[4]
q_a[5] <= mux_qob:mux2.result[5]
q_a[6] <= mux_qob:mux2.result[6]
q_a[7] <= mux_qob:mux2.result[7]
q_a[8] <= mux_qob:mux2.result[8]
q_a[9] <= mux_qob:mux2.result[9]
q_a[10] <= mux_qob:mux2.result[10]
q_a[11] <= mux_qob:mux2.result[11]
q_a[12] <= mux_qob:mux2.result[12]
q_a[13] <= mux_qob:mux2.result[13]
q_a[14] <= mux_qob:mux2.result[14]
q_a[15] <= mux_qob:mux2.result[15]
wren_a => decode_rsa:decode3.enable


|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|decode_rsa:decode3
data[0] => w_anode823w[1].IN0
data[0] => w_anode840w[1].IN1
data[0] => w_anode850w[1].IN0
data[0] => w_anode860w[1].IN1
data[0] => w_anode870w[1].IN0
data[0] => w_anode880w[1].IN1
data[0] => w_anode890w[1].IN0
data[0] => w_anode900w[1].IN1
data[1] => w_anode823w[2].IN0
data[1] => w_anode840w[2].IN0
data[1] => w_anode850w[2].IN1
data[1] => w_anode860w[2].IN1
data[1] => w_anode870w[2].IN0
data[1] => w_anode880w[2].IN0
data[1] => w_anode890w[2].IN1
data[1] => w_anode900w[2].IN1
data[2] => w_anode823w[3].IN0
data[2] => w_anode840w[3].IN0
data[2] => w_anode850w[3].IN0
data[2] => w_anode860w[3].IN0
data[2] => w_anode870w[3].IN1
data[2] => w_anode880w[3].IN1
data[2] => w_anode890w[3].IN1
data[2] => w_anode900w[3].IN1
enable => w_anode823w[1].IN0
enable => w_anode840w[1].IN0
enable => w_anode850w[1].IN0
enable => w_anode860w[1].IN0
enable => w_anode870w[1].IN0
enable => w_anode880w[1].IN0
enable => w_anode890w[1].IN0
enable => w_anode900w[1].IN0
eq[0] <= w_anode823w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode840w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode850w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode860w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode870w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode880w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode890w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode900w[3].DB_MAX_OUTPUT_PORT_TYPE


|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|decode_k8a:rden_decode
data[0] => w_anode911w[1].IN0
data[0] => w_anode929w[1].IN1
data[0] => w_anode940w[1].IN0
data[0] => w_anode951w[1].IN1
data[0] => w_anode962w[1].IN0
data[0] => w_anode973w[1].IN1
data[0] => w_anode984w[1].IN0
data[0] => w_anode995w[1].IN1
data[1] => w_anode911w[2].IN0
data[1] => w_anode929w[2].IN0
data[1] => w_anode940w[2].IN1
data[1] => w_anode951w[2].IN1
data[1] => w_anode962w[2].IN0
data[1] => w_anode973w[2].IN0
data[1] => w_anode984w[2].IN1
data[1] => w_anode995w[2].IN1
data[2] => w_anode911w[3].IN0
data[2] => w_anode929w[3].IN0
data[2] => w_anode940w[3].IN0
data[2] => w_anode951w[3].IN0
data[2] => w_anode962w[3].IN1
data[2] => w_anode973w[3].IN1
data[2] => w_anode984w[3].IN1
data[2] => w_anode995w[3].IN1
eq[0] <= w_anode911w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode929w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode940w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode951w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode962w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode973w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode984w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode995w[3].DB_MAX_OUTPUT_PORT_TYPE


|LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|mux_qob:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[48] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[74] => _.IN0
data[74] => _.IN0
data[75] => _.IN0
data[75] => _.IN0
data[76] => _.IN0
data[76] => _.IN0
data[77] => _.IN0
data[77] => _.IN0
data[78] => _.IN0
data[78] => _.IN0
data[79] => _.IN0
data[79] => _.IN0
data[80] => _.IN0
data[81] => _.IN0
data[82] => _.IN0
data[83] => _.IN0
data[84] => _.IN0
data[85] => _.IN0
data[86] => _.IN0
data[87] => _.IN0
data[88] => _.IN0
data[89] => _.IN0
data[90] => _.IN0
data[91] => _.IN0
data[92] => _.IN0
data[93] => _.IN0
data[94] => _.IN0
data[95] => _.IN0
data[96] => _.IN1
data[96] => _.IN1
data[97] => _.IN1
data[97] => _.IN1
data[98] => _.IN1
data[98] => _.IN1
data[99] => _.IN1
data[99] => _.IN1
data[100] => _.IN1
data[100] => _.IN1
data[101] => _.IN1
data[101] => _.IN1
data[102] => _.IN1
data[102] => _.IN1
data[103] => _.IN1
data[103] => _.IN1
data[104] => _.IN1
data[104] => _.IN1
data[105] => _.IN1
data[105] => _.IN1
data[106] => _.IN1
data[106] => _.IN1
data[107] => _.IN1
data[107] => _.IN1
data[108] => _.IN1
data[108] => _.IN1
data[109] => _.IN1
data[109] => _.IN1
data[110] => _.IN1
data[110] => _.IN1
data[111] => _.IN1
data[111] => _.IN1
data[112] => _.IN0
data[113] => _.IN0
data[114] => _.IN0
data[115] => _.IN0
data[116] => _.IN0
data[117] => _.IN0
data[118] => _.IN0
data[119] => _.IN0
data[120] => _.IN0
data[121] => _.IN0
data[122] => _.IN0
data[123] => _.IN0
data[124] => _.IN0
data[125] => _.IN0
data[126] => _.IN0
data[127] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[15].IN0
sel[2] => _.IN0
sel[2] => result_node[14].IN0
sel[2] => _.IN0
sel[2] => result_node[13].IN0
sel[2] => _.IN0
sel[2] => result_node[12].IN0
sel[2] => _.IN0
sel[2] => result_node[11].IN0
sel[2] => _.IN0
sel[2] => result_node[10].IN0
sel[2] => _.IN0
sel[2] => result_node[9].IN0
sel[2] => _.IN0
sel[2] => result_node[8].IN0
sel[2] => _.IN0
sel[2] => result_node[7].IN0
sel[2] => _.IN0
sel[2] => result_node[6].IN0
sel[2] => _.IN0
sel[2] => result_node[5].IN0
sel[2] => _.IN0
sel[2] => result_node[4].IN0
sel[2] => _.IN0
sel[2] => result_node[3].IN0
sel[2] => _.IN0
sel[2] => result_node[2].IN0
sel[2] => _.IN0
sel[2] => result_node[1].IN0
sel[2] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|LC3|MARMux:mar_mux
IR[0] => MARMuxOut.DATAB
IR[1] => MARMuxOut.DATAB
IR[2] => MARMuxOut.DATAB
IR[3] => MARMuxOut.DATAB
IR[4] => MARMuxOut.DATAB
IR[5] => MARMuxOut.DATAB
IR[6] => MARMuxOut.DATAB
IR[7] => MARMuxOut.DATAB
eabOut[0] => MARMuxOut.DATAA
eabOut[1] => MARMuxOut.DATAA
eabOut[2] => MARMuxOut.DATAA
eabOut[3] => MARMuxOut.DATAA
eabOut[4] => MARMuxOut.DATAA
eabOut[5] => MARMuxOut.DATAA
eabOut[6] => MARMuxOut.DATAA
eabOut[7] => MARMuxOut.DATAA
eabOut[8] => MARMuxOut.DATAA
eabOut[9] => MARMuxOut.DATAA
eabOut[10] => MARMuxOut.DATAA
eabOut[11] => MARMuxOut.DATAA
eabOut[12] => MARMuxOut.DATAA
eabOut[13] => MARMuxOut.DATAA
eabOut[14] => MARMuxOut.DATAA
eabOut[15] => MARMuxOut.DATAA
selMAR => MARMuxOut.OUTPUTSELECT
selMAR => MARMuxOut.OUTPUTSELECT
selMAR => MARMuxOut.OUTPUTSELECT
selMAR => MARMuxOut.OUTPUTSELECT
selMAR => MARMuxOut.OUTPUTSELECT
selMAR => MARMuxOut.OUTPUTSELECT
selMAR => MARMuxOut.OUTPUTSELECT
selMAR => MARMuxOut.OUTPUTSELECT
selMAR => MARMuxOut.OUTPUTSELECT
selMAR => MARMuxOut.OUTPUTSELECT
selMAR => MARMuxOut.OUTPUTSELECT
selMAR => MARMuxOut.OUTPUTSELECT
selMAR => MARMuxOut.OUTPUTSELECT
selMAR => MARMuxOut.OUTPUTSELECT
selMAR => MARMuxOut.OUTPUTSELECT
selMAR => MARMuxOut.OUTPUTSELECT
MARMuxOut[0] <= MARMuxOut.DB_MAX_OUTPUT_PORT_TYPE
MARMuxOut[1] <= MARMuxOut.DB_MAX_OUTPUT_PORT_TYPE
MARMuxOut[2] <= MARMuxOut.DB_MAX_OUTPUT_PORT_TYPE
MARMuxOut[3] <= MARMuxOut.DB_MAX_OUTPUT_PORT_TYPE
MARMuxOut[4] <= MARMuxOut.DB_MAX_OUTPUT_PORT_TYPE
MARMuxOut[5] <= MARMuxOut.DB_MAX_OUTPUT_PORT_TYPE
MARMuxOut[6] <= MARMuxOut.DB_MAX_OUTPUT_PORT_TYPE
MARMuxOut[7] <= MARMuxOut.DB_MAX_OUTPUT_PORT_TYPE
MARMuxOut[8] <= MARMuxOut.DB_MAX_OUTPUT_PORT_TYPE
MARMuxOut[9] <= MARMuxOut.DB_MAX_OUTPUT_PORT_TYPE
MARMuxOut[10] <= MARMuxOut.DB_MAX_OUTPUT_PORT_TYPE
MARMuxOut[11] <= MARMuxOut.DB_MAX_OUTPUT_PORT_TYPE
MARMuxOut[12] <= MARMuxOut.DB_MAX_OUTPUT_PORT_TYPE
MARMuxOut[13] <= MARMuxOut.DB_MAX_OUTPUT_PORT_TYPE
MARMuxOut[14] <= MARMuxOut.DB_MAX_OUTPUT_PORT_TYPE
MARMuxOut[15] <= MARMuxOut.DB_MAX_OUTPUT_PORT_TYPE


|LC3|IR:ir
clk => clk.IN1
ldIR => ldIR.IN1
reset => reset.IN1
Bus[0] => Bus[0].IN1
Bus[1] => Bus[1].IN1
Bus[2] => Bus[2].IN1
Bus[3] => Bus[3].IN1
Bus[4] => Bus[4].IN1
Bus[5] => Bus[5].IN1
Bus[6] => Bus[6].IN1
Bus[7] => Bus[7].IN1
Bus[8] => Bus[8].IN1
Bus[9] => Bus[9].IN1
Bus[10] => Bus[10].IN1
Bus[11] => Bus[11].IN1
Bus[12] => Bus[12].IN1
Bus[13] => Bus[13].IN1
Bus[14] => Bus[14].IN1
Bus[15] => Bus[15].IN1
IR[0] <= bit_16_register:register.Q
IR[1] <= bit_16_register:register.Q
IR[2] <= bit_16_register:register.Q
IR[3] <= bit_16_register:register.Q
IR[4] <= bit_16_register:register.Q
IR[5] <= bit_16_register:register.Q
IR[6] <= bit_16_register:register.Q
IR[7] <= bit_16_register:register.Q
IR[8] <= bit_16_register:register.Q
IR[9] <= bit_16_register:register.Q
IR[10] <= bit_16_register:register.Q
IR[11] <= bit_16_register:register.Q
IR[12] <= bit_16_register:register.Q
IR[13] <= bit_16_register:register.Q
IR[14] <= bit_16_register:register.Q
IR[15] <= bit_16_register:register.Q


|LC3|IR:ir|bit_16_register:register
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
Q[0] <= d_negedge_flip_flop:ff_0.Q
Q[1] <= d_negedge_flip_flop:ff_1.Q
Q[2] <= d_negedge_flip_flop:ff_2.Q
Q[3] <= d_negedge_flip_flop:ff_3.Q
Q[4] <= d_negedge_flip_flop:ff_4.Q
Q[5] <= d_negedge_flip_flop:ff_5.Q
Q[6] <= d_negedge_flip_flop:ff_6.Q
Q[7] <= d_negedge_flip_flop:ff_7.Q
Q[8] <= d_negedge_flip_flop:ff_8.Q
Q[9] <= d_negedge_flip_flop:ff_9.Q
Q[10] <= d_negedge_flip_flop:ff_10.Q
Q[11] <= d_negedge_flip_flop:ff_11.Q
Q[12] <= d_negedge_flip_flop:ff_12.Q
Q[13] <= d_negedge_flip_flop:ff_13.Q
Q[14] <= d_negedge_flip_flop:ff_14.Q
Q[15] <= d_negedge_flip_flop:ff_15.Q
en => en.IN16
reset => reset.IN16
clk => clk.IN16


|LC3|IR:ir|bit_16_register:register|d_negedge_flip_flop:ff_0
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|IR:ir|bit_16_register:register|d_negedge_flip_flop:ff_1
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|IR:ir|bit_16_register:register|d_negedge_flip_flop:ff_2
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|IR:ir|bit_16_register:register|d_negedge_flip_flop:ff_3
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|IR:ir|bit_16_register:register|d_negedge_flip_flop:ff_4
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|IR:ir|bit_16_register:register|d_negedge_flip_flop:ff_5
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|IR:ir|bit_16_register:register|d_negedge_flip_flop:ff_6
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|IR:ir|bit_16_register:register|d_negedge_flip_flop:ff_7
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|IR:ir|bit_16_register:register|d_negedge_flip_flop:ff_8
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|IR:ir|bit_16_register:register|d_negedge_flip_flop:ff_9
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|IR:ir|bit_16_register:register|d_negedge_flip_flop:ff_10
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|IR:ir|bit_16_register:register|d_negedge_flip_flop:ff_11
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|IR:ir|bit_16_register:register|d_negedge_flip_flop:ff_12
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|IR:ir|bit_16_register:register|d_negedge_flip_flop:ff_13
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|IR:ir|bit_16_register:register|d_negedge_flip_flop:ff_14
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|IR:ir|bit_16_register:register|d_negedge_flip_flop:ff_15
clk => Q~reg0.CLK
D => in.IN0
sel => in.IN1
sel => in.IN1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => Q.OUTPUTSELECT


|LC3|EAB:eab
IR[0] => Add0.IN16
IR[1] => Add0.IN15
IR[2] => Add0.IN14
IR[3] => Add0.IN13
IR[4] => Add0.IN12
IR[5] => Add0.IN11
IR[5] => mux_2_input[11].DATAA
IR[6] => Add0.IN10
IR[7] => Add0.IN9
IR[8] => Add0.IN8
IR[8] => mux_2_input[10].DATAB
IR[8] => mux_2_input[11].DATAB
IR[9] => Add0.IN7
IR[10] => Add0.IN6
IR[10] => mux_2_input[6].DATAB
IR[10] => mux_2_input[10].DATAB
IR[10] => mux_2_input[11].DATAB
Ra[0] => adder_input_1[0].DATAB
Ra[1] => adder_input_1[1].DATAB
Ra[2] => adder_input_1[2].DATAB
Ra[3] => adder_input_1[3].DATAB
Ra[4] => adder_input_1[4].DATAB
Ra[5] => adder_input_1[5].DATAB
Ra[6] => adder_input_1[6].DATAB
Ra[7] => adder_input_1[7].DATAB
Ra[8] => adder_input_1[8].DATAB
Ra[9] => adder_input_1[9].DATAB
Ra[10] => adder_input_1[10].DATAB
Ra[11] => adder_input_1[11].DATAB
Ra[12] => adder_input_1[12].DATAB
Ra[13] => adder_input_1[13].DATAB
Ra[14] => adder_input_1[14].DATAB
Ra[15] => adder_input_1[15].DATAB
PC[0] => adder_input_1[0].DATAA
PC[1] => adder_input_1[1].DATAA
PC[2] => adder_input_1[2].DATAA
PC[3] => adder_input_1[3].DATAA
PC[4] => adder_input_1[4].DATAA
PC[5] => adder_input_1[5].DATAA
PC[6] => adder_input_1[6].DATAA
PC[7] => adder_input_1[7].DATAA
PC[8] => adder_input_1[8].DATAA
PC[9] => adder_input_1[9].DATAA
PC[10] => adder_input_1[10].DATAA
PC[11] => adder_input_1[11].DATAA
PC[12] => adder_input_1[12].DATAA
PC[13] => adder_input_1[13].DATAA
PC[14] => adder_input_1[14].DATAA
PC[15] => adder_input_1[15].DATAA
selEAB1 => adder_input_1[15].OUTPUTSELECT
selEAB1 => adder_input_1[14].OUTPUTSELECT
selEAB1 => adder_input_1[13].OUTPUTSELECT
selEAB1 => adder_input_1[12].OUTPUTSELECT
selEAB1 => adder_input_1[11].OUTPUTSELECT
selEAB1 => adder_input_1[10].OUTPUTSELECT
selEAB1 => adder_input_1[9].OUTPUTSELECT
selEAB1 => adder_input_1[8].OUTPUTSELECT
selEAB1 => adder_input_1[7].OUTPUTSELECT
selEAB1 => adder_input_1[6].OUTPUTSELECT
selEAB1 => adder_input_1[5].OUTPUTSELECT
selEAB1 => adder_input_1[4].OUTPUTSELECT
selEAB1 => adder_input_1[3].OUTPUTSELECT
selEAB1 => adder_input_1[2].OUTPUTSELECT
selEAB1 => adder_input_1[1].OUTPUTSELECT
selEAB1 => adder_input_1[0].OUTPUTSELECT
selEAB2[0] => Equal0.IN1
selEAB2[0] => Equal1.IN0
selEAB2[0] => Equal2.IN1
selEAB2[0] => Equal3.IN1
selEAB2[1] => Equal0.IN0
selEAB2[1] => Equal1.IN1
selEAB2[1] => Equal2.IN0
selEAB2[1] => Equal3.IN0
eabOut[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
eabOut[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
eabOut[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
eabOut[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
eabOut[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
eabOut[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
eabOut[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
eabOut[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
eabOut[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
eabOut[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
eabOut[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
eabOut[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
eabOut[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
eabOut[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
eabOut[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
eabOut[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|LC3|ALU:alu
Ra[0] => Add0.IN16
Ra[0] => aluOut.IN1
Ra[0] => aluOut[0].DATAB
Ra[0] => aluOut[0].DATAA
Ra[1] => Add0.IN15
Ra[1] => aluOut.IN1
Ra[1] => aluOut[1].DATAB
Ra[1] => aluOut[1].DATAA
Ra[2] => Add0.IN14
Ra[2] => aluOut.IN1
Ra[2] => aluOut[2].DATAB
Ra[2] => aluOut[2].DATAA
Ra[3] => Add0.IN13
Ra[3] => aluOut.IN1
Ra[3] => aluOut[3].DATAB
Ra[3] => aluOut[3].DATAA
Ra[4] => Add0.IN12
Ra[4] => aluOut.IN1
Ra[4] => aluOut[4].DATAB
Ra[4] => aluOut[4].DATAA
Ra[5] => Add0.IN11
Ra[5] => aluOut.IN1
Ra[5] => aluOut[5].DATAB
Ra[5] => aluOut[5].DATAA
Ra[6] => Add0.IN10
Ra[6] => aluOut.IN1
Ra[6] => aluOut[6].DATAB
Ra[6] => aluOut[6].DATAA
Ra[7] => Add0.IN9
Ra[7] => aluOut.IN1
Ra[7] => aluOut[7].DATAB
Ra[7] => aluOut[7].DATAA
Ra[8] => Add0.IN8
Ra[8] => aluOut.IN1
Ra[8] => aluOut[8].DATAB
Ra[8] => aluOut[8].DATAA
Ra[9] => Add0.IN7
Ra[9] => aluOut.IN1
Ra[9] => aluOut[9].DATAB
Ra[9] => aluOut[9].DATAA
Ra[10] => Add0.IN6
Ra[10] => aluOut.IN1
Ra[10] => aluOut[10].DATAB
Ra[10] => aluOut[10].DATAA
Ra[11] => Add0.IN5
Ra[11] => aluOut.IN1
Ra[11] => aluOut[11].DATAB
Ra[11] => aluOut[11].DATAA
Ra[12] => Add0.IN4
Ra[12] => aluOut.IN1
Ra[12] => aluOut[12].DATAB
Ra[12] => aluOut[12].DATAA
Ra[13] => Add0.IN3
Ra[13] => aluOut.IN1
Ra[13] => aluOut[13].DATAB
Ra[13] => aluOut[13].DATAA
Ra[14] => Add0.IN2
Ra[14] => aluOut.IN1
Ra[14] => aluOut[14].DATAB
Ra[14] => aluOut[14].DATAA
Ra[15] => Add0.IN1
Ra[15] => aluOut.IN1
Ra[15] => aluOut[15].DATAB
Ra[15] => aluOut[15].DATAA
Rb[0] => adder_in_b[0].DATAB
Rb[1] => adder_in_b[1].DATAB
Rb[2] => adder_in_b[2].DATAB
Rb[3] => adder_in_b[3].DATAB
Rb[4] => adder_in_b[4].DATAB
Rb[5] => adder_in_b[5].DATAB
Rb[6] => adder_in_b[6].DATAB
Rb[7] => adder_in_b[7].DATAB
Rb[8] => adder_in_b[8].DATAB
Rb[9] => adder_in_b[9].DATAB
Rb[10] => adder_in_b[10].DATAB
Rb[11] => adder_in_b[11].DATAB
Rb[12] => adder_in_b[12].DATAB
Rb[13] => adder_in_b[13].DATAB
Rb[14] => adder_in_b[14].DATAB
Rb[15] => adder_in_b[15].DATAB
IR[0] => adder_in_b[0].DATAA
IR[1] => adder_in_b[1].DATAA
IR[2] => adder_in_b[2].DATAA
IR[3] => adder_in_b[3].DATAA
IR[4] => adder_in_b[15].DATAA
IR[4] => adder_in_b[14].DATAA
IR[4] => adder_in_b[13].DATAA
IR[4] => adder_in_b[12].DATAA
IR[4] => adder_in_b[11].DATAA
IR[4] => adder_in_b[10].DATAA
IR[4] => adder_in_b[9].DATAA
IR[4] => adder_in_b[8].DATAA
IR[4] => adder_in_b[7].DATAA
IR[4] => adder_in_b[6].DATAA
IR[4] => adder_in_b[4].DATAA
IR[5] => adder_in_b[15].OUTPUTSELECT
IR[5] => adder_in_b[14].OUTPUTSELECT
IR[5] => adder_in_b[13].OUTPUTSELECT
IR[5] => adder_in_b[12].OUTPUTSELECT
IR[5] => adder_in_b[11].OUTPUTSELECT
IR[5] => adder_in_b[10].OUTPUTSELECT
IR[5] => adder_in_b[9].OUTPUTSELECT
IR[5] => adder_in_b[8].OUTPUTSELECT
IR[5] => adder_in_b[7].OUTPUTSELECT
IR[5] => adder_in_b[6].OUTPUTSELECT
IR[5] => adder_in_b[5].OUTPUTSELECT
IR[5] => adder_in_b[4].OUTPUTSELECT
IR[5] => adder_in_b[3].OUTPUTSELECT
IR[5] => adder_in_b[2].OUTPUTSELECT
IR[5] => adder_in_b[1].OUTPUTSELECT
IR[5] => adder_in_b[0].OUTPUTSELECT
aluControl[0] => Equal0.IN1
aluControl[0] => Equal1.IN0
aluControl[0] => Equal2.IN1
aluControl[0] => Equal3.IN1
aluControl[1] => Equal0.IN0
aluControl[1] => Equal1.IN1
aluControl[1] => Equal2.IN0
aluControl[1] => Equal3.IN0
aluOut[0] <= aluOut[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[1] <= aluOut[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[2] <= aluOut[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[3] <= aluOut[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[4] <= aluOut[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[5] <= aluOut[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[6] <= aluOut[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[7] <= aluOut[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[8] <= aluOut[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[9] <= aluOut[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[10] <= aluOut[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[11] <= aluOut[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[12] <= aluOut[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[13] <= aluOut[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[14] <= aluOut[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[15] <= aluOut[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


