Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Oct 27 15:34:20 2023
| Host         : DESKTOP-T0RQS2O running 64-bit major release  (build 9200)
| Command      : report_utilization -file board_top_utilization_placed.rpt -pb board_top_utilization_placed.pb
| Design       : board_top
| Device       : xcku11p-ffve1517-1-i
| Speed File   : -1
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 27919 |     0 |          0 |    298560 |  9.35 |
|   LUT as Logic             | 25101 |     0 |          0 |    298560 |  8.41 |
|   LUT as Memory            |  2818 |     0 |          0 |    148320 |  1.90 |
|     LUT as Distributed RAM |  1396 |     0 |            |           |       |
|     LUT as Shift Register  |  1422 |     0 |            |           |       |
| CLB Registers              | 38752 |     0 |          0 |    597120 |  6.49 |
|   Register as Flip Flop    | 38752 |     0 |          0 |    597120 |  6.49 |
|   Register as Latch        |     0 |     0 |          0 |    597120 |  0.00 |
| CARRY8                     |   547 |     0 |          0 |     37320 |  1.47 |
| F7 Muxes                   |   633 |     0 |          0 |    149280 |  0.42 |
| F8 Muxes                   |   244 |     0 |          0 |     74640 |  0.33 |
| F9 Muxes                   |     0 |     0 |          0 |     37320 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 2357  |          Yes |           - |          Set |
| 21597 |          Yes |           - |        Reset |
| 203   |          Yes |         Set |            - |
| 14595 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  6267 |     0 |          0 |     37320 | 16.79 |
|   CLBL                                     |  3805 |     0 |            |           |       |
|   CLBM                                     |  2462 |     0 |            |           |       |
| LUT as Logic                               | 25101 |     0 |          0 |    298560 |  8.41 |
|   using O5 output only                     |   722 |       |            |           |       |
|   using O6 output only                     | 16586 |       |            |           |       |
|   using O5 and O6                          |  7793 |       |            |           |       |
| LUT as Memory                              |  2818 |     0 |          0 |    148320 |  1.90 |
|   LUT as Distributed RAM                   |  1396 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |     0 |       |            |           |       |
|     using O5 and O6                        |  1396 |       |            |           |       |
|   LUT as Shift Register                    |  1422 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   167 |       |            |           |       |
|     using O5 and O6                        |  1255 |       |            |           |       |
| CLB Registers                              | 38752 |     0 |          0 |    597120 |  6.49 |
|   Register driven from within the CLB      | 23185 |       |            |           |       |
|   Register driven from outside the CLB     | 15567 |       |            |           |       |
|     LUT in front of the register is unused | 11599 |       |            |           |       |
|     LUT in front of the register is used   |  3968 |       |            |           |       |
| Unique Control Sets                        |  1143 |       |          0 |     74640 |  1.53 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    | 38.5 |     0 |          0 |       600 |  6.42 |
|   RAMB36/FIFO*    |   37 |     0 |          0 |       600 |  6.17 |
|     RAMB36E2 only |   37 |       |            |           |       |
|   RAMB18          |    3 |     0 |          0 |      1200 |  0.25 |
|     RAMB18E2 only |    3 |       |            |           |       |
| URAM              |    0 |     0 |          0 |        80 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |    3 |     0 |          0 |      2928 |  0.10 |
|   DSP48E2 only |    3 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   32 |    32 |          0 |       512 |  6.25 |
| HPIOB_M          |   11 |    11 |          0 |       192 |  5.73 |
|   INPUT          |    4 |       |            |           |       |
|   OUTPUT         |    7 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |    9 |     9 |          0 |       192 |  4.69 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    9 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_M          |    4 |     4 |          0 |        48 |  8.33 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    3 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_S          |    5 |     5 |          0 |        48 | 10.42 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    4 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_SNGL       |    3 |     3 |          0 |        32 |  9.38 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    2 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    2 |     2 |          0 |       192 |  1.04 |
|   OBUFDS         |    2 |     2 |            |           |       |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      2496 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        32 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   15 |     0 |          0 |       688 |  2.18 |
|   BUFGCE             |   11 |     0 |          0 |       208 |  5.29 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        32 |  0.00 |
|   BUFG_GT            |    2 |     0 |          0 |       312 |  0.64 |
|   BUFG_PS            |    0 |     0 |          0 |        72 |  0.00 |
|   BUFGCTRL*          |    1 |     0 |          0 |        64 |  1.56 |
| PLL                  |    0 |     0 |          0 |        16 |  0.00 |
| MMCM                 |    2 |     0 |          0 |         8 | 25.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| CMACE4          |    0 |     0 |          0 |         2 |   0.00 |
| GTHE4_CHANNEL   |   32 |    32 |          0 |        32 | 100.00 |
| GTHE4_COMMON    |    8 |     0 |          0 |         8 | 100.00 |
| GTYE4_CHANNEL   |    0 |     0 |          0 |        20 |   0.00 |
| GTYE4_COMMON    |    0 |     0 |          0 |         5 |   0.00 |
| ILKNE4          |    0 |     0 |          0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        26 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        26 |   0.00 |
| PCIE40E4        |    0 |     0 |          0 |         4 |   0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    2 |     0 |          0 |         4 | 50.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDCE          | 21597 |            Register |
| FDRE          | 14595 |            Register |
| LUT2          | 10585 |                 CLB |
| LUT6          |  6868 |                 CLB |
| LUT4          |  5365 |                 CLB |
| LUT5          |  4753 |                 CLB |
| LUT3          |  4595 |                 CLB |
| RAMD32        |  2396 |                 CLB |
| FDPE          |  2357 |            Register |
| SRL16E        |  1989 |                 CLB |
| LUT1          |   728 |                 CLB |
| SRLC32E       |   679 |                 CLB |
| MUXF7         |   633 |                 CLB |
| CARRY8        |   547 |                 CLB |
| RAMS32        |   396 |                 CLB |
| MUXF8         |   244 |                 CLB |
| FDSE          |   203 |            Register |
| RAMB36E2      |    37 |            BLOCKRAM |
| GTHE4_CHANNEL |    32 |            Advanced |
| OBUF          |    21 |                 I/O |
| BUFGCE        |    11 |               Clock |
| SRLC16E       |     9 |                 CLB |
| GTHE4_COMMON  |     8 |            Advanced |
| INBUF         |     7 |                 I/O |
| IBUFCTRL      |     7 |              Others |
| RAMB18E2      |     3 |            BLOCKRAM |
| DSP48E2       |     3 |          Arithmetic |
| OBUFDS        |     2 |                 I/O |
| MMCME4_ADV    |     2 |               Clock |
| IBUFDS_GTE4   |     2 |                 I/O |
| BUFG_GT_SYNC  |     2 |               Clock |
| BUFG_GT       |     2 |               Clock |
| BSCANE2       |     2 |       Configuration |
| BUFGCTRL      |     1 |               Clock |
+---------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+--------------------------------+------+
|            Ref Name            | Used |
+--------------------------------+------+
| rx_fifo                        |   64 |
| vx1_vio_0                      |    1 |
| vx1_vid_ila                    |    1 |
| vx1_phy                        |    1 |
| dbg_hub                        |    1 |
| CPU_block_xbar_0               |    1 |
| CPU_block_rst_clk_wiz_1_100M_0 |    1 |
| CPU_block_microblaze_0_2       |    1 |
| CPU_block_mdm_1_1              |    1 |
| CPU_block_lmb_bram_1           |    1 |
| CPU_block_ilmb_v10_1           |    1 |
| CPU_block_ilmb_bram_if_cntlr_1 |    1 |
| CPU_block_dlmb_v10_1           |    1 |
| CPU_block_dlmb_bram_if_cntlr_1 |    1 |
| CPU_block_clk_wiz_1_1          |    1 |
| CPU_block_clk_wiz_0_0          |    1 |
| CPU_block_axi_uartlite_0_0     |    1 |
| CPU_block_axi_intc_0_0         |    1 |
| CPU_block_axi_amm_bridge_0_0   |    1 |
+--------------------------------+------+


