
Acelerometro ITwoC.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000f88  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000001e  00800060  00000f88  0000101c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000001c  0080007e  0080007e  0000103a  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000103a  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  0000106c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000f8  00000000  00000000  000010a8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000184c  00000000  00000000  000011a0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000857  00000000  00000000  000029ec  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000009d4  00000000  00000000  00003243  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000208  00000000  00000000  00003c18  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000594  00000000  00000000  00003e20  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000009e1  00000000  00000000  000043b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000d8  00000000  00000000  00004d95  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 a7 00 	jmp	0x14e	; 0x14e <__ctors_end>
   4:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
   8:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
   c:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
  10:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
  14:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
  18:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
  1c:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
  20:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
  24:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
  28:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
  2c:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
  30:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
  34:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
  38:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
  3c:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
  40:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
  44:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
  48:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
  4c:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
  50:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>

00000054 <__trampolines_end>:
  54:	00 40       	sbci	r16, 0x00	; 0
  56:	7a 10       	cpse	r7, r10
  58:	f3 5a       	subi	r31, 0xA3	; 163
  5a:	00 a0       	ldd	r0, Z+32	; 0x20
  5c:	72 4e       	sbci	r23, 0xE2	; 226
  5e:	18 09       	sbc	r17, r8
  60:	00 10       	cpse	r0, r0
  62:	a5 d4       	rcall	.+2378   	; 0x9ae <__mulsf3_pse+0x8c>
  64:	e8 00       	.word	0x00e8	; ????
  66:	00 e8       	ldi	r16, 0x80	; 128
  68:	76 48       	sbci	r23, 0x86	; 134
  6a:	17 00       	.word	0x0017	; ????
  6c:	00 e4       	ldi	r16, 0x40	; 64
  6e:	0b 54       	subi	r16, 0x4B	; 75
  70:	02 00       	.word	0x0002	; ????
  72:	00 ca       	rjmp	.-3072   	; 0xfffff474 <__eeprom_end+0xff7ef474>
  74:	9a 3b       	cpi	r25, 0xBA	; 186
  76:	00 00       	nop
  78:	00 e1       	ldi	r16, 0x10	; 16
  7a:	f5 05       	cpc	r31, r5
  7c:	00 00       	nop
  7e:	80 96       	adiw	r24, 0x20	; 32
  80:	98 00       	.word	0x0098	; ????
  82:	00 00       	nop
  84:	40 42       	sbci	r20, 0x20	; 32
  86:	0f 00       	.word	0x000f	; ????
  88:	00 00       	nop
  8a:	a0 86       	std	Z+8, r10	; 0x08
  8c:	01 00       	.word	0x0001	; ????
  8e:	00 00       	nop
  90:	10 27       	eor	r17, r16
  92:	00 00       	nop
  94:	00 00       	nop
  96:	e8 03       	fmulsu	r22, r16
  98:	00 00       	nop
  9a:	00 00       	nop
  9c:	64 00       	.word	0x0064	; ????
  9e:	00 00       	nop
  a0:	00 00       	nop
  a2:	0a 00       	.word	0x000a	; ????
  a4:	00 00       	nop
  a6:	00 00       	nop
  a8:	01 00       	.word	0x0001	; ????
  aa:	00 00       	nop
  ac:	00 00       	nop
  ae:	2c 76       	andi	r18, 0x6C	; 108
  b0:	d8 88       	ldd	r13, Y+16	; 0x10
  b2:	dc 67       	ori	r29, 0x7C	; 124
  b4:	4f 08       	sbc	r4, r15
  b6:	23 df       	rcall	.-442    	; 0xfffffefe <__eeprom_end+0xff7efefe>
  b8:	c1 df       	rcall	.-126    	; 0x3c <__FUSE_REGION_LENGTH__+0x3a>
  ba:	ae 59       	subi	r26, 0x9E	; 158
  bc:	e1 b1       	in	r30, 0x01	; 1
  be:	b7 96       	adiw	r30, 0x27	; 39
  c0:	e5 e3       	ldi	r30, 0x35	; 53
  c2:	e4 53       	subi	r30, 0x34	; 52
  c4:	c6 3a       	cpi	r28, 0xA6	; 166
  c6:	e6 51       	subi	r30, 0x16	; 22
  c8:	99 76       	andi	r25, 0x69	; 105
  ca:	96 e8       	ldi	r25, 0x86	; 134
  cc:	e6 c2       	rjmp	.+1484   	; 0x69a <LCD_wr_instruction+0x40>
  ce:	84 26       	eor	r8, r20
  d0:	eb 89       	ldd	r30, Y+19	; 0x13
  d2:	8c 9b       	sbis	0x11, 4	; 17
  d4:	62 ed       	ldi	r22, 0xD2	; 210
  d6:	40 7c       	andi	r20, 0xC0	; 192
  d8:	6f fc       	.word	0xfc6f	; ????
  da:	ef bc       	out	0x2f, r14	; 47
  dc:	9c 9f       	mul	r25, r28
  de:	40 f2       	brcs	.-112    	; 0x70 <__trampolines_end+0x1c>
  e0:	ba a5       	ldd	r27, Y+42	; 0x2a
  e2:	6f a5       	ldd	r22, Y+47	; 0x2f
  e4:	f4 90       	lpm	r15, Z
  e6:	05 5a       	subi	r16, 0xA5	; 165
  e8:	2a f7       	brpl	.-54     	; 0xb4 <__trampolines_end+0x60>
  ea:	5c 93       	st	X, r21
  ec:	6b 6c       	ori	r22, 0xCB	; 203
  ee:	f9 67       	ori	r31, 0x79	; 121
  f0:	6d c1       	rjmp	.+730    	; 0x3cc <Read_RawValue+0xee>
  f2:	1b fc       	.word	0xfc1b	; ????
  f4:	e0 e4       	ldi	r30, 0x40	; 64
  f6:	0d 47       	sbci	r16, 0x7D	; 125
  f8:	fe f5       	brtc	.+126    	; 0x178 <.do_clear_bss_loop>
  fa:	20 e6       	ldi	r18, 0x60	; 96
  fc:	b5 00       	.word	0x00b5	; ????
  fe:	d0 ed       	ldi	r29, 0xD0	; 208
 100:	90 2e       	mov	r9, r16
 102:	03 00       	.word	0x0003	; ????
 104:	94 35       	cpi	r25, 0x54	; 84
 106:	77 05       	cpc	r23, r7
 108:	00 80       	ld	r0, Z
 10a:	84 1e       	adc	r8, r20
 10c:	08 00       	.word	0x0008	; ????
 10e:	00 20       	and	r0, r0
 110:	4e 0a       	sbc	r4, r30
 112:	00 00       	nop
 114:	00 c8       	rjmp	.-4096   	; 0xfffff116 <__eeprom_end+0xff7ef116>
 116:	0c 33       	cpi	r16, 0x3C	; 60
 118:	33 33       	cpi	r19, 0x33	; 51
 11a:	33 0f       	add	r19, r19
 11c:	98 6e       	ori	r25, 0xE8	; 232
 11e:	12 83       	std	Z+2, r17	; 0x02
 120:	11 41       	sbci	r17, 0x11	; 17
 122:	ef 8d       	ldd	r30, Y+31	; 0x1f
 124:	21 14       	cp	r2, r1
 126:	89 3b       	cpi	r24, 0xB9	; 185
 128:	e6 55       	subi	r30, 0x56	; 86
 12a:	16 cf       	rjmp	.-468    	; 0xffffff58 <__eeprom_end+0xff7eff58>
 12c:	fe e6       	ldi	r31, 0x6E	; 110
 12e:	db 18       	sub	r13, r11
 130:	d1 84       	ldd	r13, Z+9	; 0x09
 132:	4b 38       	cpi	r20, 0x8B	; 139
 134:	1b f7       	brvc	.-58     	; 0xfc <__trampolines_end+0xa8>
 136:	7c 1d       	adc	r23, r12
 138:	90 1d       	adc	r25, r0
 13a:	a4 bb       	out	0x14, r26	; 20
 13c:	e4 24       	eor	r14, r4
 13e:	20 32       	cpi	r18, 0x20	; 32
 140:	84 72       	andi	r24, 0x24	; 36
 142:	5e 22       	and	r5, r30
 144:	81 00       	.word	0x0081	; ????
 146:	c9 f1       	breq	.+114    	; 0x1ba <I2C_Repeated_Start+0x26>
 148:	24 ec       	ldi	r18, 0xC4	; 196
 14a:	a1 e5       	ldi	r26, 0x51	; 81
 14c:	3d 27       	eor	r19, r29

0000014e <__ctors_end>:
 14e:	11 24       	eor	r1, r1
 150:	1f be       	out	0x3f, r1	; 63
 152:	cf e5       	ldi	r28, 0x5F	; 95
 154:	d4 e0       	ldi	r29, 0x04	; 4
 156:	de bf       	out	0x3e, r29	; 62
 158:	cd bf       	out	0x3d, r28	; 61

0000015a <__do_copy_data>:
 15a:	10 e0       	ldi	r17, 0x00	; 0
 15c:	a0 e6       	ldi	r26, 0x60	; 96
 15e:	b0 e0       	ldi	r27, 0x00	; 0
 160:	e8 e8       	ldi	r30, 0x88	; 136
 162:	ff e0       	ldi	r31, 0x0F	; 15
 164:	02 c0       	rjmp	.+4      	; 0x16a <__do_copy_data+0x10>
 166:	05 90       	lpm	r0, Z+
 168:	0d 92       	st	X+, r0
 16a:	ae 37       	cpi	r26, 0x7E	; 126
 16c:	b1 07       	cpc	r27, r17
 16e:	d9 f7       	brne	.-10     	; 0x166 <__do_copy_data+0xc>

00000170 <__do_clear_bss>:
 170:	20 e0       	ldi	r18, 0x00	; 0
 172:	ae e7       	ldi	r26, 0x7E	; 126
 174:	b0 e0       	ldi	r27, 0x00	; 0
 176:	01 c0       	rjmp	.+2      	; 0x17a <.do_clear_bss_start>

00000178 <.do_clear_bss_loop>:
 178:	1d 92       	st	X+, r1

0000017a <.do_clear_bss_start>:
 17a:	aa 39       	cpi	r26, 0x9A	; 154
 17c:	b2 07       	cpc	r27, r18
 17e:	e1 f7       	brne	.-8      	; 0x178 <.do_clear_bss_loop>
 180:	0e 94 a2 03 	call	0x744	; 0x744 <main>
 184:	0c 94 c2 07 	jmp	0xf84	; 0xf84 <_exit>

00000188 <__bad_interrupt>:
 188:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000018c <I2C_Init>:
	return 1;												/* If yes then return 1 to indicate ack received i.e. ready to accept data byte */
	if (status == 0x20)										/* Check weather SLA+W transmitted & nack received or not? */
	return 2;												/* If yes then return 2 to indicate nack received i.e. device is busy */
	else
	return 3;												/* Else return 3 to indicate SLA+W failed */
}
 18c:	11 b8       	out	0x01, r1	; 1
 18e:	8f ef       	ldi	r24, 0xFF	; 255
 190:	80 b9       	out	0x00, r24	; 0
 192:	08 95       	ret

00000194 <I2C_Repeated_Start>:

uint8_t I2C_Repeated_Start(char slave_read_address)			/* I2C repeated start function */
{
	uint8_t status;											/* Declare variable */
	TWCR = (1<<TWSTA)|(1<<TWEN)|(1<<TWINT);					/* Enable TWI, generate start condition and clear interrupt flag */
 194:	94 ea       	ldi	r25, 0xA4	; 164
 196:	96 bf       	out	0x36, r25	; 54
	while (!(TWCR & (1<<TWINT)));							/* Wait until TWI finish its current job (start condition) */
 198:	06 b6       	in	r0, 0x36	; 54
 19a:	07 fe       	sbrs	r0, 7
 19c:	fd cf       	rjmp	.-6      	; 0x198 <I2C_Repeated_Start+0x4>
	status = TWSR & 0xF8;									/* Read TWI status register with masking lower three bits */
 19e:	91 b1       	in	r25, 0x01	; 1
 1a0:	98 7f       	andi	r25, 0xF8	; 248
	if (status != 0x10)										/* Check weather repeated start condition transmitted successfully or not? */
 1a2:	90 31       	cpi	r25, 0x10	; 16
 1a4:	71 f4       	brne	.+28     	; 0x1c2 <I2C_Repeated_Start+0x2e>
	return 0;												/* If no then return 0 to indicate repeated start condition fail */
	TWDR = slave_read_address;								/* If yes then write SLA+R in TWI data register */
 1a6:	83 b9       	out	0x03, r24	; 3
	TWCR = (1<<TWEN)|(1<<TWINT);							/* Enable TWI and clear interrupt flag */
 1a8:	84 e8       	ldi	r24, 0x84	; 132
 1aa:	86 bf       	out	0x36, r24	; 54
	while (!(TWCR & (1<<TWINT)));							/* Wait until TWI finish its current job (Write operation) */
 1ac:	06 b6       	in	r0, 0x36	; 54
 1ae:	07 fe       	sbrs	r0, 7
 1b0:	fd cf       	rjmp	.-6      	; 0x1ac <I2C_Repeated_Start+0x18>
	status = TWSR & 0xF8;									/* Read TWI status register with masking lower three bits */
 1b2:	81 b1       	in	r24, 0x01	; 1
 1b4:	88 7f       	andi	r24, 0xF8	; 248
	if (status == 0x40)										/* Check weather SLA+R transmitted & ack received or not? */
 1b6:	80 34       	cpi	r24, 0x40	; 64
 1b8:	31 f0       	breq	.+12     	; 0x1c6 <I2C_Repeated_Start+0x32>
	return 1;												/* If yes then return 1 to indicate ack received */ 
	if (status == 0x20)										/* Check weather SLA+R transmitted & nack received or not? */
 1ba:	80 32       	cpi	r24, 0x20	; 32
 1bc:	31 f4       	brne	.+12     	; 0x1ca <I2C_Repeated_Start+0x36>
	return 2;												/* If yes then return 2 to indicate nack received i.e. device is busy */
 1be:	82 e0       	ldi	r24, 0x02	; 2
 1c0:	08 95       	ret
	uint8_t status;											/* Declare variable */
	TWCR = (1<<TWSTA)|(1<<TWEN)|(1<<TWINT);					/* Enable TWI, generate start condition and clear interrupt flag */
	while (!(TWCR & (1<<TWINT)));							/* Wait until TWI finish its current job (start condition) */
	status = TWSR & 0xF8;									/* Read TWI status register with masking lower three bits */
	if (status != 0x10)										/* Check weather repeated start condition transmitted successfully or not? */
	return 0;												/* If no then return 0 to indicate repeated start condition fail */
 1c2:	80 e0       	ldi	r24, 0x00	; 0
 1c4:	08 95       	ret
	TWDR = slave_read_address;								/* If yes then write SLA+R in TWI data register */
	TWCR = (1<<TWEN)|(1<<TWINT);							/* Enable TWI and clear interrupt flag */
	while (!(TWCR & (1<<TWINT)));							/* Wait until TWI finish its current job (Write operation) */
	status = TWSR & 0xF8;									/* Read TWI status register with masking lower three bits */
	if (status == 0x40)										/* Check weather SLA+R transmitted & ack received or not? */
	return 1;												/* If yes then return 1 to indicate ack received */ 
 1c6:	81 e0       	ldi	r24, 0x01	; 1
 1c8:	08 95       	ret
	if (status == 0x20)										/* Check weather SLA+R transmitted & nack received or not? */
	return 2;												/* If yes then return 2 to indicate nack received i.e. device is busy */
	else
	return 3;												/* Else return 3 to indicate SLA+W failed */
 1ca:	83 e0       	ldi	r24, 0x03	; 3
}
 1cc:	08 95       	ret

000001ce <I2C_Stop>:

void I2C_Stop()												/* I2C stop function */
{
	TWCR=(1<<TWSTO)|(1<<TWINT)|(1<<TWEN);					/* Enable TWI, generate stop condition and clear interrupt flag */
 1ce:	84 e9       	ldi	r24, 0x94	; 148
 1d0:	86 bf       	out	0x36, r24	; 54
	while(TWCR & (1<<TWSTO));								/* Wait until stop condition execution */ 
 1d2:	06 b6       	in	r0, 0x36	; 54
 1d4:	04 fc       	sbrc	r0, 4
 1d6:	fd cf       	rjmp	.-6      	; 0x1d2 <I2C_Stop+0x4>
}
 1d8:	08 95       	ret

000001da <I2C_Start_Wait>:

void I2C_Start_Wait(char slave_write_address)				/* I2C start wait function */
{
 1da:	cf 93       	push	r28
 1dc:	c8 2f       	mov	r28, r24
	uint8_t status;											/* Declare variable */
	while (1)
	{
		TWCR = (1<<TWSTA)|(1<<TWEN)|(1<<TWINT);				/* Enable TWI, generate start condition and clear interrupt flag */
 1de:	84 ea       	ldi	r24, 0xA4	; 164
 1e0:	86 bf       	out	0x36, r24	; 54
		while (!(TWCR & (1<<TWINT)));						/* Wait until TWI finish its current job (start condition) */
 1e2:	06 b6       	in	r0, 0x36	; 54
 1e4:	07 fe       	sbrs	r0, 7
 1e6:	fd cf       	rjmp	.-6      	; 0x1e2 <I2C_Start_Wait+0x8>
		status = TWSR & 0xF8;								/* Read TWI status register with masking lower three bits */
 1e8:	81 b1       	in	r24, 0x01	; 1
 1ea:	88 7f       	andi	r24, 0xF8	; 248
		if (status != 0x08)									/* Check weather start condition transmitted successfully or not? */
 1ec:	88 30       	cpi	r24, 0x08	; 8
 1ee:	b9 f7       	brne	.-18     	; 0x1de <I2C_Start_Wait+0x4>
		continue;											/* If no then continue with start loop again */
		TWDR = slave_write_address;							/* If yes then write SLA+W in TWI data register */
 1f0:	c3 b9       	out	0x03, r28	; 3
		TWCR = (1<<TWEN)|(1<<TWINT);						/* Enable TWI and clear interrupt flag */
 1f2:	84 e8       	ldi	r24, 0x84	; 132
 1f4:	86 bf       	out	0x36, r24	; 54
		while (!(TWCR & (1<<TWINT)));						/* Wait until TWI finish its current job (Write operation) */
 1f6:	06 b6       	in	r0, 0x36	; 54
 1f8:	07 fe       	sbrs	r0, 7
 1fa:	fd cf       	rjmp	.-6      	; 0x1f6 <I2C_Start_Wait+0x1c>
		status = TWSR & 0xF8;								/* Read TWI status register with masking lower three bits */
 1fc:	81 b1       	in	r24, 0x01	; 1
 1fe:	88 7f       	andi	r24, 0xF8	; 248
		if (status != 0x18 )								/* Check weather SLA+W transmitted & ack received or not? */
 200:	88 31       	cpi	r24, 0x18	; 24
 202:	19 f0       	breq	.+6      	; 0x20a <__EEPROM_REGION_LENGTH__+0xa>
		{
			I2C_Stop();										/* If not then generate stop condition */
 204:	0e 94 e7 00 	call	0x1ce	; 0x1ce <I2C_Stop>
			continue;										/* continue with start loop again */
 208:	ea cf       	rjmp	.-44     	; 0x1de <I2C_Start_Wait+0x4>
		}
		break;												/* If yes then break loop */
	}
}
 20a:	cf 91       	pop	r28
 20c:	08 95       	ret

0000020e <I2C_Write>:

uint8_t I2C_Write(char data)								/* I2C write function */
{
	uint8_t status;											/* Declare variable */
	TWDR = data;											/* Copy data in TWI data register */
 20e:	83 b9       	out	0x03, r24	; 3
	TWCR = (1<<TWEN)|(1<<TWINT);							/* Enable TWI and clear interrupt flag */
 210:	84 e8       	ldi	r24, 0x84	; 132
 212:	86 bf       	out	0x36, r24	; 54
	while (!(TWCR & (1<<TWINT)));							/* Wait until TWI finish its current job (Write operation) */
 214:	06 b6       	in	r0, 0x36	; 54
 216:	07 fe       	sbrs	r0, 7
 218:	fd cf       	rjmp	.-6      	; 0x214 <I2C_Write+0x6>
	status = TWSR & 0xF8;									/* Read TWI status register with masking lower three bits */
 21a:	81 b1       	in	r24, 0x01	; 1
 21c:	88 7f       	andi	r24, 0xF8	; 248
	if (status == 0x28)										/* Check weather data transmitted & ack received or not? */
 21e:	88 32       	cpi	r24, 0x28	; 40
 220:	21 f0       	breq	.+8      	; 0x22a <I2C_Write+0x1c>
	return 0;												/* If yes then return 0 to indicate ack received */
	if (status == 0x30)										/* Check weather data transmitted & nack received or not? */
 222:	80 33       	cpi	r24, 0x30	; 48
 224:	21 f4       	brne	.+8      	; 0x22e <I2C_Write+0x20>
	return 1;												/* If yes then return 1 to indicate nack received */
 226:	81 e0       	ldi	r24, 0x01	; 1
 228:	08 95       	ret
	TWDR = data;											/* Copy data in TWI data register */
	TWCR = (1<<TWEN)|(1<<TWINT);							/* Enable TWI and clear interrupt flag */
	while (!(TWCR & (1<<TWINT)));							/* Wait until TWI finish its current job (Write operation) */
	status = TWSR & 0xF8;									/* Read TWI status register with masking lower three bits */
	if (status == 0x28)										/* Check weather data transmitted & ack received or not? */
	return 0;												/* If yes then return 0 to indicate ack received */
 22a:	80 e0       	ldi	r24, 0x00	; 0
 22c:	08 95       	ret
	if (status == 0x30)										/* Check weather data transmitted & nack received or not? */
	return 1;												/* If yes then return 1 to indicate nack received */
	else
	return 2;												/* Else return 2 to indicate data transmission failed */
 22e:	82 e0       	ldi	r24, 0x02	; 2
}
 230:	08 95       	ret

00000232 <I2C_Read_Ack>:

char I2C_Read_Ack()										/* I2C read ack function */
{
	TWCR=(1<<TWEN)|(1<<TWINT)|(1<<TWEA);					/* Enable TWI, generation of ack and clear interrupt flag */
 232:	84 ec       	ldi	r24, 0xC4	; 196
 234:	86 bf       	out	0x36, r24	; 54
	while (!(TWCR & (1<<TWINT)));							/* Wait until TWI finish its current job (read operation) */
 236:	06 b6       	in	r0, 0x36	; 54
 238:	07 fe       	sbrs	r0, 7
 23a:	fd cf       	rjmp	.-6      	; 0x236 <I2C_Read_Ack+0x4>
	return TWDR;											/* Return received data */
 23c:	83 b1       	in	r24, 0x03	; 3
}	
 23e:	08 95       	ret

00000240 <I2C_Read_Nack>:

char I2C_Read_Nack()										/* I2C read nack function */
{
	TWCR=(1<<TWEN)|(1<<TWINT);								/* Enable TWI and clear interrupt flag */
 240:	84 e8       	ldi	r24, 0x84	; 132
 242:	86 bf       	out	0x36, r24	; 54
	while (!(TWCR & (1<<TWINT)));							/* Wait until TWI finish its current job (read operation) */
 244:	06 b6       	in	r0, 0x36	; 54
 246:	07 fe       	sbrs	r0, 7
 248:	fd cf       	rjmp	.-6      	; 0x244 <I2C_Read_Nack+0x4>
	return TWDR;											/* Return received data */
 24a:	83 b1       	in	r24, 0x03	; 3
}	
 24c:	08 95       	ret

0000024e <MPU6050_Init>:
}


uint8_t cero_en_bit(volatile uint8_t *LUGAR, uint8_t BIT){
	return (!(*LUGAR&(1<<BIT)));
}
 24e:	8b e7       	ldi	r24, 0x7B	; 123
 250:	92 e9       	ldi	r25, 0x92	; 146
 252:	01 97       	sbiw	r24, 0x01	; 1
 254:	f1 f7       	brne	.-4      	; 0x252 <MPU6050_Init+0x4>
 256:	00 c0       	rjmp	.+0      	; 0x258 <MPU6050_Init+0xa>
 258:	00 00       	nop
 25a:	80 ed       	ldi	r24, 0xD0	; 208
 25c:	0e 94 ed 00 	call	0x1da	; 0x1da <I2C_Start_Wait>
 260:	89 e1       	ldi	r24, 0x19	; 25
 262:	0e 94 07 01 	call	0x20e	; 0x20e <I2C_Write>
 266:	87 e0       	ldi	r24, 0x07	; 7
 268:	0e 94 07 01 	call	0x20e	; 0x20e <I2C_Write>
 26c:	0e 94 e7 00 	call	0x1ce	; 0x1ce <I2C_Stop>
 270:	80 ed       	ldi	r24, 0xD0	; 208
 272:	0e 94 ed 00 	call	0x1da	; 0x1da <I2C_Start_Wait>
 276:	8b e6       	ldi	r24, 0x6B	; 107
 278:	0e 94 07 01 	call	0x20e	; 0x20e <I2C_Write>
 27c:	81 e0       	ldi	r24, 0x01	; 1
 27e:	0e 94 07 01 	call	0x20e	; 0x20e <I2C_Write>
 282:	0e 94 e7 00 	call	0x1ce	; 0x1ce <I2C_Stop>
 286:	80 ed       	ldi	r24, 0xD0	; 208
 288:	0e 94 ed 00 	call	0x1da	; 0x1da <I2C_Start_Wait>
 28c:	8a e1       	ldi	r24, 0x1A	; 26
 28e:	0e 94 07 01 	call	0x20e	; 0x20e <I2C_Write>
 292:	80 e0       	ldi	r24, 0x00	; 0
 294:	0e 94 07 01 	call	0x20e	; 0x20e <I2C_Write>
 298:	0e 94 e7 00 	call	0x1ce	; 0x1ce <I2C_Stop>
 29c:	80 ed       	ldi	r24, 0xD0	; 208
 29e:	0e 94 ed 00 	call	0x1da	; 0x1da <I2C_Start_Wait>
 2a2:	8b e1       	ldi	r24, 0x1B	; 27
 2a4:	0e 94 07 01 	call	0x20e	; 0x20e <I2C_Write>
 2a8:	88 e1       	ldi	r24, 0x18	; 24
 2aa:	0e 94 07 01 	call	0x20e	; 0x20e <I2C_Write>
 2ae:	0e 94 e7 00 	call	0x1ce	; 0x1ce <I2C_Stop>
 2b2:	80 ed       	ldi	r24, 0xD0	; 208
 2b4:	0e 94 ed 00 	call	0x1da	; 0x1da <I2C_Start_Wait>
 2b8:	88 e3       	ldi	r24, 0x38	; 56
 2ba:	0e 94 07 01 	call	0x20e	; 0x20e <I2C_Write>
 2be:	81 e0       	ldi	r24, 0x01	; 1
 2c0:	0e 94 07 01 	call	0x20e	; 0x20e <I2C_Write>
 2c4:	0e 94 e7 00 	call	0x1ce	; 0x1ce <I2C_Stop>
 2c8:	08 95       	ret

000002ca <MPU_Start_Loc>:
 2ca:	80 ed       	ldi	r24, 0xD0	; 208
 2cc:	0e 94 ed 00 	call	0x1da	; 0x1da <I2C_Start_Wait>
 2d0:	8b e3       	ldi	r24, 0x3B	; 59
 2d2:	0e 94 07 01 	call	0x20e	; 0x20e <I2C_Write>
 2d6:	81 ed       	ldi	r24, 0xD1	; 209
 2d8:	0e 94 ca 00 	call	0x194	; 0x194 <I2C_Repeated_Start>
 2dc:	08 95       	ret

000002de <Read_RawValue>:
 2de:	cf 93       	push	r28
 2e0:	df 93       	push	r29
 2e2:	0e 94 65 01 	call	0x2ca	; 0x2ca <MPU_Start_Loc>
 2e6:	0e 94 19 01 	call	0x232	; 0x232 <I2C_Read_Ack>
 2ea:	c8 2f       	mov	r28, r24
 2ec:	d0 e0       	ldi	r29, 0x00	; 0
 2ee:	dc 2f       	mov	r29, r28
 2f0:	cc 27       	eor	r28, r28
 2f2:	0e 94 19 01 	call	0x232	; 0x232 <I2C_Read_Ack>
 2f6:	be 01       	movw	r22, r28
 2f8:	68 2b       	or	r22, r24
 2fa:	07 2e       	mov	r0, r23
 2fc:	00 0c       	add	r0, r0
 2fe:	88 0b       	sbc	r24, r24
 300:	99 0b       	sbc	r25, r25
 302:	0e 94 17 04 	call	0x82e	; 0x82e <__floatsisf>
 306:	60 93 92 00 	sts	0x0092, r22	; 0x800092 <Acc_x>
 30a:	70 93 93 00 	sts	0x0093, r23	; 0x800093 <Acc_x+0x1>
 30e:	80 93 94 00 	sts	0x0094, r24	; 0x800094 <Acc_x+0x2>
 312:	90 93 95 00 	sts	0x0095, r25	; 0x800095 <Acc_x+0x3>
 316:	0e 94 19 01 	call	0x232	; 0x232 <I2C_Read_Ack>
 31a:	c8 2f       	mov	r28, r24
 31c:	d0 e0       	ldi	r29, 0x00	; 0
 31e:	dc 2f       	mov	r29, r28
 320:	cc 27       	eor	r28, r28
 322:	0e 94 19 01 	call	0x232	; 0x232 <I2C_Read_Ack>
 326:	be 01       	movw	r22, r28
 328:	68 2b       	or	r22, r24
 32a:	07 2e       	mov	r0, r23
 32c:	00 0c       	add	r0, r0
 32e:	88 0b       	sbc	r24, r24
 330:	99 0b       	sbc	r25, r25
 332:	0e 94 17 04 	call	0x82e	; 0x82e <__floatsisf>
 336:	60 93 8a 00 	sts	0x008A, r22	; 0x80008a <Acc_y>
 33a:	70 93 8b 00 	sts	0x008B, r23	; 0x80008b <Acc_y+0x1>
 33e:	80 93 8c 00 	sts	0x008C, r24	; 0x80008c <Acc_y+0x2>
 342:	90 93 8d 00 	sts	0x008D, r25	; 0x80008d <Acc_y+0x3>
 346:	0e 94 19 01 	call	0x232	; 0x232 <I2C_Read_Ack>
 34a:	c8 2f       	mov	r28, r24
 34c:	d0 e0       	ldi	r29, 0x00	; 0
 34e:	dc 2f       	mov	r29, r28
 350:	cc 27       	eor	r28, r28
 352:	0e 94 19 01 	call	0x232	; 0x232 <I2C_Read_Ack>
 356:	be 01       	movw	r22, r28
 358:	68 2b       	or	r22, r24
 35a:	07 2e       	mov	r0, r23
 35c:	00 0c       	add	r0, r0
 35e:	88 0b       	sbc	r24, r24
 360:	99 0b       	sbc	r25, r25
 362:	0e 94 17 04 	call	0x82e	; 0x82e <__floatsisf>
 366:	60 93 7e 00 	sts	0x007E, r22	; 0x80007e <__data_end>
 36a:	70 93 7f 00 	sts	0x007F, r23	; 0x80007f <__data_end+0x1>
 36e:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <__data_end+0x2>
 372:	90 93 81 00 	sts	0x0081, r25	; 0x800081 <__data_end+0x3>
 376:	0e 94 19 01 	call	0x232	; 0x232 <I2C_Read_Ack>
 37a:	c8 2f       	mov	r28, r24
 37c:	d0 e0       	ldi	r29, 0x00	; 0
 37e:	dc 2f       	mov	r29, r28
 380:	cc 27       	eor	r28, r28
 382:	0e 94 19 01 	call	0x232	; 0x232 <I2C_Read_Ack>
 386:	be 01       	movw	r22, r28
 388:	68 2b       	or	r22, r24
 38a:	07 2e       	mov	r0, r23
 38c:	00 0c       	add	r0, r0
 38e:	88 0b       	sbc	r24, r24
 390:	99 0b       	sbc	r25, r25
 392:	0e 94 17 04 	call	0x82e	; 0x82e <__floatsisf>
 396:	60 93 86 00 	sts	0x0086, r22	; 0x800086 <Temperature>
 39a:	70 93 87 00 	sts	0x0087, r23	; 0x800087 <Temperature+0x1>
 39e:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <Temperature+0x2>
 3a2:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <Temperature+0x3>
 3a6:	0e 94 19 01 	call	0x232	; 0x232 <I2C_Read_Ack>
 3aa:	c8 2f       	mov	r28, r24
 3ac:	d0 e0       	ldi	r29, 0x00	; 0
 3ae:	dc 2f       	mov	r29, r28
 3b0:	cc 27       	eor	r28, r28
 3b2:	0e 94 19 01 	call	0x232	; 0x232 <I2C_Read_Ack>
 3b6:	be 01       	movw	r22, r28
 3b8:	68 2b       	or	r22, r24
 3ba:	07 2e       	mov	r0, r23
 3bc:	00 0c       	add	r0, r0
 3be:	88 0b       	sbc	r24, r24
 3c0:	99 0b       	sbc	r25, r25
 3c2:	0e 94 17 04 	call	0x82e	; 0x82e <__floatsisf>
 3c6:	60 93 82 00 	sts	0x0082, r22	; 0x800082 <Gyro_x>
 3ca:	70 93 83 00 	sts	0x0083, r23	; 0x800083 <Gyro_x+0x1>
 3ce:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <Gyro_x+0x2>
 3d2:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <Gyro_x+0x3>
 3d6:	0e 94 19 01 	call	0x232	; 0x232 <I2C_Read_Ack>
 3da:	c8 2f       	mov	r28, r24
 3dc:	d0 e0       	ldi	r29, 0x00	; 0
 3de:	dc 2f       	mov	r29, r28
 3e0:	cc 27       	eor	r28, r28
 3e2:	0e 94 19 01 	call	0x232	; 0x232 <I2C_Read_Ack>
 3e6:	be 01       	movw	r22, r28
 3e8:	68 2b       	or	r22, r24
 3ea:	07 2e       	mov	r0, r23
 3ec:	00 0c       	add	r0, r0
 3ee:	88 0b       	sbc	r24, r24
 3f0:	99 0b       	sbc	r25, r25
 3f2:	0e 94 17 04 	call	0x82e	; 0x82e <__floatsisf>
 3f6:	60 93 96 00 	sts	0x0096, r22	; 0x800096 <Gyro_y>
 3fa:	70 93 97 00 	sts	0x0097, r23	; 0x800097 <Gyro_y+0x1>
 3fe:	80 93 98 00 	sts	0x0098, r24	; 0x800098 <Gyro_y+0x2>
 402:	90 93 99 00 	sts	0x0099, r25	; 0x800099 <Gyro_y+0x3>
 406:	0e 94 19 01 	call	0x232	; 0x232 <I2C_Read_Ack>
 40a:	c8 2f       	mov	r28, r24
 40c:	d0 e0       	ldi	r29, 0x00	; 0
 40e:	dc 2f       	mov	r29, r28
 410:	cc 27       	eor	r28, r28
 412:	0e 94 20 01 	call	0x240	; 0x240 <I2C_Read_Nack>
 416:	be 01       	movw	r22, r28
 418:	68 2b       	or	r22, r24
 41a:	07 2e       	mov	r0, r23
 41c:	00 0c       	add	r0, r0
 41e:	88 0b       	sbc	r24, r24
 420:	99 0b       	sbc	r25, r25
 422:	0e 94 17 04 	call	0x82e	; 0x82e <__floatsisf>
 426:	60 93 8e 00 	sts	0x008E, r22	; 0x80008e <Gyro_z>
 42a:	70 93 8f 00 	sts	0x008F, r23	; 0x80008f <Gyro_z+0x1>
 42e:	80 93 90 00 	sts	0x0090, r24	; 0x800090 <Gyro_z+0x2>
 432:	90 93 91 00 	sts	0x0091, r25	; 0x800091 <Gyro_z+0x3>
 436:	0e 94 e7 00 	call	0x1ce	; 0x1ce <I2C_Stop>
 43a:	df 91       	pop	r29
 43c:	cf 91       	pop	r28
 43e:	08 95       	ret

00000440 <USART_Init>:
 440:	21 b3       	in	r18, 0x11	; 17
 442:	22 60       	ori	r18, 0x02	; 2
 444:	21 bb       	out	0x11, r18	; 17
 446:	90 bd       	out	0x20, r25	; 32
 448:	89 b9       	out	0x09, r24	; 9
 44a:	8a b1       	in	r24, 0x0a	; 10
 44c:	88 61       	ori	r24, 0x18	; 24
 44e:	8a b9       	out	0x0a, r24	; 10
 450:	80 b5       	in	r24, 0x20	; 32
 452:	86 68       	ori	r24, 0x86	; 134
 454:	80 bd       	out	0x20, r24	; 32
 456:	08 95       	ret

00000458 <USART_Transmit_char>:
 458:	5d 9b       	sbis	0x0b, 5	; 11
 45a:	fe cf       	rjmp	.-4      	; 0x458 <USART_Transmit_char>
 45c:	8c b9       	out	0x0c, r24	; 12
 45e:	08 95       	ret

00000460 <UART_sendString>:
 460:	0f 93       	push	r16
 462:	1f 93       	push	r17
 464:	cf 93       	push	r28
 466:	8c 01       	movw	r16, r24
 468:	c0 e0       	ldi	r28, 0x00	; 0
 46a:	03 c0       	rjmp	.+6      	; 0x472 <UART_sendString+0x12>
 46c:	0e 94 2c 02 	call	0x458	; 0x458 <USART_Transmit_char>
 470:	cf 5f       	subi	r28, 0xFF	; 255
 472:	f8 01       	movw	r30, r16
 474:	ec 0f       	add	r30, r28
 476:	f1 1d       	adc	r31, r1
 478:	80 81       	ld	r24, Z
 47a:	81 11       	cpse	r24, r1
 47c:	f7 cf       	rjmp	.-18     	; 0x46c <UART_sendString+0xc>
 47e:	cf 91       	pop	r28
 480:	1f 91       	pop	r17
 482:	0f 91       	pop	r16
 484:	08 95       	ret

00000486 <uno_en_bit>:

uint8_t uno_en_bit(volatile uint8_t *LUGAR, uint8_t BIT){
	return (*LUGAR&(1<<BIT));
 486:	fc 01       	movw	r30, r24
 488:	20 81       	ld	r18, Z
 48a:	81 e0       	ldi	r24, 0x01	; 1
 48c:	90 e0       	ldi	r25, 0x00	; 0
 48e:	02 c0       	rjmp	.+4      	; 0x494 <uno_en_bit+0xe>
 490:	88 0f       	add	r24, r24
 492:	99 1f       	adc	r25, r25
 494:	6a 95       	dec	r22
 496:	e2 f7       	brpl	.-8      	; 0x490 <uno_en_bit+0xa>
}
 498:	82 23       	and	r24, r18
 49a:	08 95       	ret

0000049c <saca_uno>:
void saca_uno(volatile uint8_t *LUGAR, uint8_t BIT){
	*LUGAR=*LUGAR|(1<<BIT);
 49c:	fc 01       	movw	r30, r24
 49e:	40 81       	ld	r20, Z
 4a0:	21 e0       	ldi	r18, 0x01	; 1
 4a2:	30 e0       	ldi	r19, 0x00	; 0
 4a4:	02 c0       	rjmp	.+4      	; 0x4aa <saca_uno+0xe>
 4a6:	22 0f       	add	r18, r18
 4a8:	33 1f       	adc	r19, r19
 4aa:	6a 95       	dec	r22
 4ac:	e2 f7       	brpl	.-8      	; 0x4a6 <saca_uno+0xa>
 4ae:	24 2b       	or	r18, r20
 4b0:	20 83       	st	Z, r18
 4b2:	08 95       	ret

000004b4 <saca_cero>:
}

void saca_cero(volatile uint8_t *LUGAR, uint8_t BIT){
 4b4:	fc 01       	movw	r30, r24
	*LUGAR=*LUGAR&~(1<<BIT);
 4b6:	90 81       	ld	r25, Z
 4b8:	21 e0       	ldi	r18, 0x01	; 1
 4ba:	30 e0       	ldi	r19, 0x00	; 0
 4bc:	02 c0       	rjmp	.+4      	; 0x4c2 <saca_cero+0xe>
 4be:	22 0f       	add	r18, r18
 4c0:	33 1f       	adc	r19, r19
 4c2:	6a 95       	dec	r22
 4c4:	e2 f7       	brpl	.-8      	; 0x4be <saca_cero+0xa>
 4c6:	20 95       	com	r18
 4c8:	29 23       	and	r18, r25
 4ca:	20 83       	st	Z, r18
 4cc:	08 95       	ret

000004ce <LCD_wr_inst_ini>:
	LCD_wait_flag();
	
}

void LCD_wr_inst_ini(uint8_t instruccion){
	PORTLCD=instruccion; //Saco el dato y le digo que escribiré un dato
 4ce:	8b bb       	out	0x1b, r24	; 27
	saca_cero(&PORTLCD,RS);
 4d0:	64 e0       	ldi	r22, 0x04	; 4
 4d2:	8b e3       	ldi	r24, 0x3B	; 59
 4d4:	90 e0       	ldi	r25, 0x00	; 0
 4d6:	0e 94 5a 02 	call	0x4b4	; 0x4b4 <saca_cero>
	saca_cero(&PORTLCD,RW);
 4da:	65 e0       	ldi	r22, 0x05	; 5
 4dc:	8b e3       	ldi	r24, 0x3B	; 59
 4de:	90 e0       	ldi	r25, 0x00	; 0
 4e0:	0e 94 5a 02 	call	0x4b4	; 0x4b4 <saca_cero>
	saca_uno(&PORTLCD,E);
 4e4:	66 e0       	ldi	r22, 0x06	; 6
 4e6:	8b e3       	ldi	r24, 0x3B	; 59
 4e8:	90 e0       	ldi	r25, 0x00	; 0
 4ea:	0e 94 4e 02 	call	0x49c	; 0x49c <saca_uno>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 4ee:	83 ec       	ldi	r24, 0xC3	; 195
 4f0:	99 e0       	ldi	r25, 0x09	; 9
 4f2:	01 97       	sbiw	r24, 0x01	; 1
 4f4:	f1 f7       	brne	.-4      	; 0x4f2 <LCD_wr_inst_ini+0x24>
 4f6:	00 c0       	rjmp	.+0      	; 0x4f8 <LCD_wr_inst_ini+0x2a>
 4f8:	00 00       	nop
	_delay_ms(10);
	saca_cero(&PORTLCD,E);
 4fa:	66 e0       	ldi	r22, 0x06	; 6
 4fc:	8b e3       	ldi	r24, 0x3B	; 59
 4fe:	90 e0       	ldi	r25, 0x00	; 0
 500:	0e 94 5a 02 	call	0x4b4	; 0x4b4 <saca_cero>
 504:	08 95       	ret

00000506 <LCD_wait_flag>:
}


void LCD_wait_flag(void){
	//	_delay_ms(100);
	DDRLCD&=0b11110000; //Para poner el pin BF como entrada para leer la bandera lo demás salida
 506:	8a b3       	in	r24, 0x1a	; 26
 508:	80 7f       	andi	r24, 0xF0	; 240
 50a:	8a bb       	out	0x1a, r24	; 26
	saca_cero(&PORTLCD,RS);// Instrucción
 50c:	64 e0       	ldi	r22, 0x04	; 4
 50e:	8b e3       	ldi	r24, 0x3B	; 59
 510:	90 e0       	ldi	r25, 0x00	; 0
 512:	0e 94 5a 02 	call	0x4b4	; 0x4b4 <saca_cero>
	saca_uno(&PORTLCD,RW); // Leer
 516:	65 e0       	ldi	r22, 0x05	; 5
 518:	8b e3       	ldi	r24, 0x3B	; 59
 51a:	90 e0       	ldi	r25, 0x00	; 0
 51c:	0e 94 4e 02 	call	0x49c	; 0x49c <saca_uno>
	while(1){
		saca_uno(&PORTLCD,E); //pregunto por el primer nibble
 520:	66 e0       	ldi	r22, 0x06	; 6
 522:	8b e3       	ldi	r24, 0x3B	; 59
 524:	90 e0       	ldi	r25, 0x00	; 0
 526:	0e 94 4e 02 	call	0x49c	; 0x49c <saca_uno>
 52a:	83 ec       	ldi	r24, 0xC3	; 195
 52c:	99 e0       	ldi	r25, 0x09	; 9
 52e:	01 97       	sbiw	r24, 0x01	; 1
 530:	f1 f7       	brne	.-4      	; 0x52e <LCD_wait_flag+0x28>
 532:	00 c0       	rjmp	.+0      	; 0x534 <LCD_wait_flag+0x2e>
 534:	00 00       	nop
		_delay_ms(10);
		saca_cero(&PORTLCD,E);
 536:	66 e0       	ldi	r22, 0x06	; 6
 538:	8b e3       	ldi	r24, 0x3B	; 59
 53a:	90 e0       	ldi	r25, 0x00	; 0
 53c:	0e 94 5a 02 	call	0x4b4	; 0x4b4 <saca_cero>
		if(uno_en_bit(&PINLCD,BF)) {break;} //uno_en_bit para protues, 0 para la vida real
 540:	63 e0       	ldi	r22, 0x03	; 3
 542:	89 e3       	ldi	r24, 0x39	; 57
 544:	90 e0       	ldi	r25, 0x00	; 0
 546:	0e 94 43 02 	call	0x486	; 0x486 <uno_en_bit>
 54a:	81 11       	cpse	r24, r1
 54c:	15 c0       	rjmp	.+42     	; 0x578 <LCD_wait_flag+0x72>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 54e:	93 e0       	ldi	r25, 0x03	; 3
 550:	9a 95       	dec	r25
 552:	f1 f7       	brne	.-4      	; 0x550 <LCD_wait_flag+0x4a>
 554:	00 00       	nop
		_delay_us(10);
		saca_uno(&PORTLCD,E); //pregunto por el segundo nibble
 556:	66 e0       	ldi	r22, 0x06	; 6
 558:	8b e3       	ldi	r24, 0x3B	; 59
 55a:	90 e0       	ldi	r25, 0x00	; 0
 55c:	0e 94 4e 02 	call	0x49c	; 0x49c <saca_uno>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 560:	83 ec       	ldi	r24, 0xC3	; 195
 562:	99 e0       	ldi	r25, 0x09	; 9
 564:	01 97       	sbiw	r24, 0x01	; 1
 566:	f1 f7       	brne	.-4      	; 0x564 <LCD_wait_flag+0x5e>
 568:	00 c0       	rjmp	.+0      	; 0x56a <LCD_wait_flag+0x64>
 56a:	00 00       	nop
		_delay_ms(10);
		saca_cero(&PORTLCD,E);
 56c:	66 e0       	ldi	r22, 0x06	; 6
 56e:	8b e3       	ldi	r24, 0x3B	; 59
 570:	90 e0       	ldi	r25, 0x00	; 0
 572:	0e 94 5a 02 	call	0x4b4	; 0x4b4 <saca_cero>
	}
 576:	d4 cf       	rjmp	.-88     	; 0x520 <LCD_wait_flag+0x1a>
	saca_uno(&PORTLCD,E); //pregunto por el segundo nibble
 578:	66 e0       	ldi	r22, 0x06	; 6
 57a:	8b e3       	ldi	r24, 0x3B	; 59
 57c:	90 e0       	ldi	r25, 0x00	; 0
 57e:	0e 94 4e 02 	call	0x49c	; 0x49c <saca_uno>
 582:	83 ec       	ldi	r24, 0xC3	; 195
 584:	99 e0       	ldi	r25, 0x09	; 9
 586:	01 97       	sbiw	r24, 0x01	; 1
 588:	f1 f7       	brne	.-4      	; 0x586 <LCD_wait_flag+0x80>
 58a:	00 c0       	rjmp	.+0      	; 0x58c <LCD_wait_flag+0x86>
 58c:	00 00       	nop
	_delay_ms(10);
	saca_cero(&PORTLCD,E);
 58e:	66 e0       	ldi	r22, 0x06	; 6
 590:	8b e3       	ldi	r24, 0x3B	; 59
 592:	90 e0       	ldi	r25, 0x00	; 0
 594:	0e 94 5a 02 	call	0x4b4	; 0x4b4 <saca_cero>
	//entonces cuando tenga cero puede continuar con esto...
	saca_cero(&PORTLCD,RS);
 598:	64 e0       	ldi	r22, 0x04	; 4
 59a:	8b e3       	ldi	r24, 0x3B	; 59
 59c:	90 e0       	ldi	r25, 0x00	; 0
 59e:	0e 94 5a 02 	call	0x4b4	; 0x4b4 <saca_cero>
	saca_cero(&PORTLCD,RW);
 5a2:	65 e0       	ldi	r22, 0x05	; 5
 5a4:	8b e3       	ldi	r24, 0x3B	; 59
 5a6:	90 e0       	ldi	r25, 0x00	; 0
 5a8:	0e 94 5a 02 	call	0x4b4	; 0x4b4 <saca_cero>
	DDRLCD|=(15<<0)|(1<<RS)|(1<<RW)|(1<<E);
 5ac:	8a b3       	in	r24, 0x1a	; 26
 5ae:	8f 67       	ori	r24, 0x7F	; 127
 5b0:	8a bb       	out	0x1a, r24	; 26
 5b2:	08 95       	ret

000005b4 <LCD_wr_char>:
	LCD_wr_instruction(LCD_Cmd_Clear); //limpia el display
	LCD_wr_instruction(LCD_Cmd_ModeDnS); //Entry mode set ID S
	LCD_wr_instruction(LCD_Cmd_OnsCsB); //Enciende el display
}

void LCD_wr_char(uint8_t data){
 5b4:	cf 93       	push	r28
 5b6:	c8 2f       	mov	r28, r24
	//saco la parte más significativa del dato
	PORTLCD=data>>4; //Saco el dato y le digo que escribiré un dato
 5b8:	82 95       	swap	r24
 5ba:	8f 70       	andi	r24, 0x0F	; 15
 5bc:	8b bb       	out	0x1b, r24	; 27
	saca_uno(&PORTLCD,RS);
 5be:	64 e0       	ldi	r22, 0x04	; 4
 5c0:	8b e3       	ldi	r24, 0x3B	; 59
 5c2:	90 e0       	ldi	r25, 0x00	; 0
 5c4:	0e 94 4e 02 	call	0x49c	; 0x49c <saca_uno>
	saca_cero(&PORTLCD,RW);
 5c8:	65 e0       	ldi	r22, 0x05	; 5
 5ca:	8b e3       	ldi	r24, 0x3B	; 59
 5cc:	90 e0       	ldi	r25, 0x00	; 0
 5ce:	0e 94 5a 02 	call	0x4b4	; 0x4b4 <saca_cero>
	saca_uno(&PORTLCD,E);
 5d2:	66 e0       	ldi	r22, 0x06	; 6
 5d4:	8b e3       	ldi	r24, 0x3B	; 59
 5d6:	90 e0       	ldi	r25, 0x00	; 0
 5d8:	0e 94 4e 02 	call	0x49c	; 0x49c <saca_uno>
 5dc:	83 ec       	ldi	r24, 0xC3	; 195
 5de:	99 e0       	ldi	r25, 0x09	; 9
 5e0:	01 97       	sbiw	r24, 0x01	; 1
 5e2:	f1 f7       	brne	.-4      	; 0x5e0 <LCD_wr_char+0x2c>
 5e4:	00 c0       	rjmp	.+0      	; 0x5e6 <LCD_wr_char+0x32>
 5e6:	00 00       	nop
	_delay_ms(10);
	saca_cero(&PORTLCD,E);
 5e8:	66 e0       	ldi	r22, 0x06	; 6
 5ea:	8b e3       	ldi	r24, 0x3B	; 59
 5ec:	90 e0       	ldi	r25, 0x00	; 0
 5ee:	0e 94 5a 02 	call	0x4b4	; 0x4b4 <saca_cero>
	//saco la parte menos significativa del dato
	PORTLCD=data&0b00001111; //Saco el dato y le digo que escribiré un dato
 5f2:	cf 70       	andi	r28, 0x0F	; 15
 5f4:	cb bb       	out	0x1b, r28	; 27
	saca_uno(&PORTLCD,RS);
 5f6:	64 e0       	ldi	r22, 0x04	; 4
 5f8:	8b e3       	ldi	r24, 0x3B	; 59
 5fa:	90 e0       	ldi	r25, 0x00	; 0
 5fc:	0e 94 4e 02 	call	0x49c	; 0x49c <saca_uno>
	saca_cero(&PORTLCD,RW);
 600:	65 e0       	ldi	r22, 0x05	; 5
 602:	8b e3       	ldi	r24, 0x3B	; 59
 604:	90 e0       	ldi	r25, 0x00	; 0
 606:	0e 94 5a 02 	call	0x4b4	; 0x4b4 <saca_cero>
	saca_uno(&PORTLCD,E);
 60a:	66 e0       	ldi	r22, 0x06	; 6
 60c:	8b e3       	ldi	r24, 0x3B	; 59
 60e:	90 e0       	ldi	r25, 0x00	; 0
 610:	0e 94 4e 02 	call	0x49c	; 0x49c <saca_uno>
 614:	83 ec       	ldi	r24, 0xC3	; 195
 616:	99 e0       	ldi	r25, 0x09	; 9
 618:	01 97       	sbiw	r24, 0x01	; 1
 61a:	f1 f7       	brne	.-4      	; 0x618 <LCD_wr_char+0x64>
 61c:	00 c0       	rjmp	.+0      	; 0x61e <LCD_wr_char+0x6a>
 61e:	00 00       	nop
	_delay_ms(10);
	saca_cero(&PORTLCD,E);
 620:	66 e0       	ldi	r22, 0x06	; 6
 622:	8b e3       	ldi	r24, 0x3B	; 59
 624:	90 e0       	ldi	r25, 0x00	; 0
 626:	0e 94 5a 02 	call	0x4b4	; 0x4b4 <saca_cero>
	saca_cero(&PORTLCD,RS);
 62a:	64 e0       	ldi	r22, 0x04	; 4
 62c:	8b e3       	ldi	r24, 0x3B	; 59
 62e:	90 e0       	ldi	r25, 0x00	; 0
 630:	0e 94 5a 02 	call	0x4b4	; 0x4b4 <saca_cero>
	LCD_wait_flag();
 634:	0e 94 83 02 	call	0x506	; 0x506 <LCD_wait_flag>
	
}
 638:	cf 91       	pop	r28
 63a:	08 95       	ret

0000063c <LCD_wr_string>:
		s++;
	}
}

/*----------------------------------------------------LCD--------------------------------------------------------------*/
void LCD_wr_string(volatile uint8_t *s){
 63c:	cf 93       	push	r28
 63e:	df 93       	push	r29
 640:	fc 01       	movw	r30, r24
	uint8_t c;
	while((c=*s++)){
 642:	03 c0       	rjmp	.+6      	; 0x64a <LCD_wr_string+0xe>
		LCD_wr_char(c);
 644:	0e 94 da 02 	call	0x5b4	; 0x5b4 <LCD_wr_char>
}

/*----------------------------------------------------LCD--------------------------------------------------------------*/
void LCD_wr_string(volatile uint8_t *s){
	uint8_t c;
	while((c=*s++)){
 648:	fe 01       	movw	r30, r28
 64a:	ef 01       	movw	r28, r30
 64c:	21 96       	adiw	r28, 0x01	; 1
 64e:	80 81       	ld	r24, Z
 650:	81 11       	cpse	r24, r1
 652:	f8 cf       	rjmp	.-16     	; 0x644 <LCD_wr_string+0x8>
		LCD_wr_char(c);
	}
}
 654:	df 91       	pop	r29
 656:	cf 91       	pop	r28
 658:	08 95       	ret

0000065a <LCD_wr_instruction>:
	saca_uno(&PORTLCD,E);
	_delay_ms(10);
	saca_cero(&PORTLCD,E);
}

void LCD_wr_instruction(uint8_t instruccion){
 65a:	cf 93       	push	r28
 65c:	c8 2f       	mov	r28, r24
	//saco la parte más significativa de la instrucción
	PORTLCD=instruccion>>4; //Saco el dato y le digo que escribiré un dato
 65e:	82 95       	swap	r24
 660:	8f 70       	andi	r24, 0x0F	; 15
 662:	8b bb       	out	0x1b, r24	; 27
	saca_cero(&PORTLCD,RS);
 664:	64 e0       	ldi	r22, 0x04	; 4
 666:	8b e3       	ldi	r24, 0x3B	; 59
 668:	90 e0       	ldi	r25, 0x00	; 0
 66a:	0e 94 5a 02 	call	0x4b4	; 0x4b4 <saca_cero>
	saca_cero(&PORTLCD,RW);
 66e:	65 e0       	ldi	r22, 0x05	; 5
 670:	8b e3       	ldi	r24, 0x3B	; 59
 672:	90 e0       	ldi	r25, 0x00	; 0
 674:	0e 94 5a 02 	call	0x4b4	; 0x4b4 <saca_cero>
	saca_uno(&PORTLCD,E);
 678:	66 e0       	ldi	r22, 0x06	; 6
 67a:	8b e3       	ldi	r24, 0x3B	; 59
 67c:	90 e0       	ldi	r25, 0x00	; 0
 67e:	0e 94 4e 02 	call	0x49c	; 0x49c <saca_uno>
 682:	83 ec       	ldi	r24, 0xC3	; 195
 684:	99 e0       	ldi	r25, 0x09	; 9
 686:	01 97       	sbiw	r24, 0x01	; 1
 688:	f1 f7       	brne	.-4      	; 0x686 <LCD_wr_instruction+0x2c>
 68a:	00 c0       	rjmp	.+0      	; 0x68c <LCD_wr_instruction+0x32>
 68c:	00 00       	nop
	_delay_ms(10);
	saca_cero(&PORTLCD,E);
 68e:	66 e0       	ldi	r22, 0x06	; 6
 690:	8b e3       	ldi	r24, 0x3B	; 59
 692:	90 e0       	ldi	r25, 0x00	; 0
 694:	0e 94 5a 02 	call	0x4b4	; 0x4b4 <saca_cero>
	//saco la parte menos significativa de la instrucción
	PORTLCD=instruccion&0b00001111; //Saco el dato y le digo que escribiré un dato
 698:	cf 70       	andi	r28, 0x0F	; 15
 69a:	cb bb       	out	0x1b, r28	; 27
	saca_cero(&PORTLCD,RS);
 69c:	64 e0       	ldi	r22, 0x04	; 4
 69e:	8b e3       	ldi	r24, 0x3B	; 59
 6a0:	90 e0       	ldi	r25, 0x00	; 0
 6a2:	0e 94 5a 02 	call	0x4b4	; 0x4b4 <saca_cero>
	saca_cero(&PORTLCD,RW);
 6a6:	65 e0       	ldi	r22, 0x05	; 5
 6a8:	8b e3       	ldi	r24, 0x3B	; 59
 6aa:	90 e0       	ldi	r25, 0x00	; 0
 6ac:	0e 94 5a 02 	call	0x4b4	; 0x4b4 <saca_cero>
	saca_uno(&PORTLCD,E);
 6b0:	66 e0       	ldi	r22, 0x06	; 6
 6b2:	8b e3       	ldi	r24, 0x3B	; 59
 6b4:	90 e0       	ldi	r25, 0x00	; 0
 6b6:	0e 94 4e 02 	call	0x49c	; 0x49c <saca_uno>
 6ba:	83 ec       	ldi	r24, 0xC3	; 195
 6bc:	99 e0       	ldi	r25, 0x09	; 9
 6be:	01 97       	sbiw	r24, 0x01	; 1
 6c0:	f1 f7       	brne	.-4      	; 0x6be <LCD_wr_instruction+0x64>
 6c2:	00 c0       	rjmp	.+0      	; 0x6c4 <LCD_wr_instruction+0x6a>
 6c4:	00 00       	nop
	_delay_ms(10);
	saca_cero(&PORTLCD,E);
 6c6:	66 e0       	ldi	r22, 0x06	; 6
 6c8:	8b e3       	ldi	r24, 0x3B	; 59
 6ca:	90 e0       	ldi	r25, 0x00	; 0
 6cc:	0e 94 5a 02 	call	0x4b4	; 0x4b4 <saca_cero>
	LCD_wait_flag();
 6d0:	0e 94 83 02 	call	0x506	; 0x506 <LCD_wait_flag>
}
 6d4:	cf 91       	pop	r28
 6d6:	08 95       	ret

000006d8 <LCD_init>:
		LCD_wr_char(c);
	}
}

void LCD_init(void){
	DDRLCD=(15<<0)|(1<<RS)|(1<<RW)|(1<<E); //DDRLCD=DDRLCD|(0B01111111)
 6d8:	8f e7       	ldi	r24, 0x7F	; 127
 6da:	8a bb       	out	0x1a, r24	; 26
 6dc:	85 ea       	ldi	r24, 0xA5	; 165
 6de:	9e e0       	ldi	r25, 0x0E	; 14
 6e0:	01 97       	sbiw	r24, 0x01	; 1
 6e2:	f1 f7       	brne	.-4      	; 0x6e0 <LCD_init+0x8>
 6e4:	00 c0       	rjmp	.+0      	; 0x6e6 <LCD_init+0xe>
 6e6:	00 00       	nop
	_delay_ms(15);
	LCD_wr_inst_ini(0b00000011);
 6e8:	83 e0       	ldi	r24, 0x03	; 3
 6ea:	0e 94 67 02 	call	0x4ce	; 0x4ce <LCD_wr_inst_ini>
 6ee:	81 ee       	ldi	r24, 0xE1	; 225
 6f0:	94 e0       	ldi	r25, 0x04	; 4
 6f2:	01 97       	sbiw	r24, 0x01	; 1
 6f4:	f1 f7       	brne	.-4      	; 0x6f2 <LCD_init+0x1a>
 6f6:	00 c0       	rjmp	.+0      	; 0x6f8 <LCD_init+0x20>
 6f8:	00 00       	nop
	_delay_ms(5);
	LCD_wr_inst_ini(0b00000011);
 6fa:	83 e0       	ldi	r24, 0x03	; 3
 6fc:	0e 94 67 02 	call	0x4ce	; 0x4ce <LCD_wr_inst_ini>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 700:	91 e2       	ldi	r25, 0x21	; 33
 702:	9a 95       	dec	r25
 704:	f1 f7       	brne	.-4      	; 0x702 <LCD_init+0x2a>
 706:	00 00       	nop
	_delay_us(100);
	LCD_wr_inst_ini(0b00000011);
 708:	83 e0       	ldi	r24, 0x03	; 3
 70a:	0e 94 67 02 	call	0x4ce	; 0x4ce <LCD_wr_inst_ini>
 70e:	81 e2       	ldi	r24, 0x21	; 33
 710:	8a 95       	dec	r24
 712:	f1 f7       	brne	.-4      	; 0x710 <LCD_init+0x38>
 714:	00 00       	nop
	_delay_us(100);
	LCD_wr_inst_ini(0b00000010);
 716:	82 e0       	ldi	r24, 0x02	; 2
 718:	0e 94 67 02 	call	0x4ce	; 0x4ce <LCD_wr_inst_ini>
 71c:	91 e2       	ldi	r25, 0x21	; 33
 71e:	9a 95       	dec	r25
 720:	f1 f7       	brne	.-4      	; 0x71e <LCD_init+0x46>
 722:	00 00       	nop
	_delay_us(100);
	LCD_wr_instruction(LCD_Cmd_Func2Lin); //4 Bits, número de líneas y tipo de letra
 724:	88 e2       	ldi	r24, 0x28	; 40
 726:	0e 94 2d 03 	call	0x65a	; 0x65a <LCD_wr_instruction>
	LCD_wr_instruction(LCD_Cmd_Off); //apaga el display
 72a:	88 e0       	ldi	r24, 0x08	; 8
 72c:	0e 94 2d 03 	call	0x65a	; 0x65a <LCD_wr_instruction>
	LCD_wr_instruction(LCD_Cmd_Clear); //limpia el display
 730:	81 e0       	ldi	r24, 0x01	; 1
 732:	0e 94 2d 03 	call	0x65a	; 0x65a <LCD_wr_instruction>
	LCD_wr_instruction(LCD_Cmd_ModeDnS); //Entry mode set ID S
 736:	86 e0       	ldi	r24, 0x06	; 6
 738:	0e 94 2d 03 	call	0x65a	; 0x65a <LCD_wr_instruction>
	LCD_wr_instruction(LCD_Cmd_OnsCsB); //Enciende el display
 73c:	8c e0       	ldi	r24, 0x0C	; 12
 73e:	0e 94 2d 03 	call	0x65a	; 0x65a <LCD_wr_instruction>
 742:	08 95       	ret

00000744 <main>:
	I2C_Stop();
}


int main(void)
{
 744:	cf 93       	push	r28
 746:	df 93       	push	r29
 748:	00 d0       	rcall	.+0      	; 0x74a <main+0x6>
 74a:	1f 92       	push	r1
 74c:	cd b7       	in	r28, 0x3d	; 61
 74e:	de b7       	in	r29, 0x3e	; 62
	char buffer[20], float_[10];
	float Xa,Ya,Za,t;
	float Xg=0,Yg=0,Zg=0;
	LCD_init();
 750:	0e 94 6c 03 	call	0x6d8	; 0x6d8 <LCD_init>
	USART_Init(MYUBRR);
 754:	85 e0       	ldi	r24, 0x05	; 5
 756:	90 e0       	ldi	r25, 0x00	; 0
 758:	0e 94 20 02 	call	0x440	; 0x440 <USART_Init>
	I2C_Init();											
 75c:	0e 94 c6 00 	call	0x18c	; 0x18c <I2C_Init>
	MPU6050_Init();
 760:	0e 94 27 01 	call	0x24e	; 0x24e <MPU6050_Init>
	

	LCD_wr_instruction(0b10000000);
 764:	80 e8       	ldi	r24, 0x80	; 128
 766:	0e 94 2d 03 	call	0x65a	; 0x65a <LCD_wr_instruction>
	LCD_wr_string("SENSANDO... ");
 76a:	80 e6       	ldi	r24, 0x60	; 96
 76c:	90 e0       	ldi	r25, 0x00	; 0
 76e:	0e 94 1e 03 	call	0x63c	; 0x63c <LCD_wr_string>
	while (1)
	{
		Read_RawValue();
 772:	0e 94 6f 01 	call	0x2de	; 0x2de <Read_RawValue>

		Xa = Acc_x/16384.0;								
 776:	20 e0       	ldi	r18, 0x00	; 0
 778:	30 e0       	ldi	r19, 0x00	; 0
 77a:	40 e8       	ldi	r20, 0x80	; 128
 77c:	58 e3       	ldi	r21, 0x38	; 56
 77e:	60 91 92 00 	lds	r22, 0x0092	; 0x800092 <Acc_x>
 782:	70 91 93 00 	lds	r23, 0x0093	; 0x800093 <Acc_x+0x1>
 786:	80 91 94 00 	lds	r24, 0x0094	; 0x800094 <Acc_x+0x2>
 78a:	90 91 95 00 	lds	r25, 0x0095	; 0x800095 <Acc_x+0x3>
 78e:	0e 94 7b 04 	call	0x8f6	; 0x8f6 <__mulsf3>
 792:	6b 01       	movw	r12, r22
 794:	7c 01       	movw	r14, r24

		t = (Temperature/340.00)+36.53;					
		
		
		char value[3];
		dtostrf(Xa, 1, 2, value);
 796:	8e 01       	movw	r16, r28
 798:	0f 5f       	subi	r16, 0xFF	; 255
 79a:	1f 4f       	sbci	r17, 0xFF	; 255
 79c:	22 e0       	ldi	r18, 0x02	; 2
 79e:	41 e0       	ldi	r20, 0x01	; 1
 7a0:	0e 94 39 05 	call	0xa72	; 0xa72 <dtostrf>
		LCD_wr_instruction(LCD_Cmd_Clear);
 7a4:	81 e0       	ldi	r24, 0x01	; 1
 7a6:	0e 94 2d 03 	call	0x65a	; 0x65a <LCD_wr_instruction>
		LCD_wr_instruction(0b11000000);
 7aa:	80 ec       	ldi	r24, 0xC0	; 192
 7ac:	0e 94 2d 03 	call	0x65a	; 0x65a <LCD_wr_instruction>
		LCD_wr_string(value);
 7b0:	c8 01       	movw	r24, r16
 7b2:	0e 94 1e 03 	call	0x63c	; 0x63c <LCD_wr_string>
		
		if(Xa>=0.35){
 7b6:	23 e3       	ldi	r18, 0x33	; 51
 7b8:	33 e3       	ldi	r19, 0x33	; 51
 7ba:	43 eb       	ldi	r20, 0xB3	; 179
 7bc:	5e e3       	ldi	r21, 0x3E	; 62
 7be:	c7 01       	movw	r24, r14
 7c0:	b6 01       	movw	r22, r12
 7c2:	0e 94 76 04 	call	0x8ec	; 0x8ec <__gesf2>
 7c6:	88 23       	and	r24, r24
 7c8:	64 f0       	brlt	.+24     	; 0x7e2 <main+0x9e>
			UART_sendString("IZQ");
 7ca:	8d e6       	ldi	r24, 0x6D	; 109
 7cc:	90 e0       	ldi	r25, 0x00	; 0
 7ce:	0e 94 30 02 	call	0x460	; 0x460 <UART_sendString>
			//LCD_wr_instruction(LCD_Cmd_Clear);
			LCD_wr_instruction(0b10000000);
 7d2:	80 e8       	ldi	r24, 0x80	; 128
 7d4:	0e 94 2d 03 	call	0x65a	; 0x65a <LCD_wr_instruction>
			LCD_wr_string("Izq");
 7d8:	81 e7       	ldi	r24, 0x71	; 113
 7da:	90 e0       	ldi	r25, 0x00	; 0
 7dc:	0e 94 1e 03 	call	0x63c	; 0x63c <LCD_wr_string>
 7e0:	15 c0       	rjmp	.+42     	; 0x80c <main+0xc8>
		}else if(Xa<=-0.35){
 7e2:	23 e3       	ldi	r18, 0x33	; 51
 7e4:	33 e3       	ldi	r19, 0x33	; 51
 7e6:	43 eb       	ldi	r20, 0xB3	; 179
 7e8:	5e eb       	ldi	r21, 0xBE	; 190
 7ea:	c7 01       	movw	r24, r14
 7ec:	b6 01       	movw	r22, r12
 7ee:	0e 94 10 04 	call	0x820	; 0x820 <__cmpsf2>
 7f2:	18 16       	cp	r1, r24
 7f4:	5c f0       	brlt	.+22     	; 0x80c <main+0xc8>
			UART_sendString("DER");
 7f6:	85 e7       	ldi	r24, 0x75	; 117
 7f8:	90 e0       	ldi	r25, 0x00	; 0
 7fa:	0e 94 30 02 	call	0x460	; 0x460 <UART_sendString>
			//LCD_wr_instruction(LCD_Cmd_Clear);
			LCD_wr_instruction(0b10000000);
 7fe:	80 e8       	ldi	r24, 0x80	; 128
 800:	0e 94 2d 03 	call	0x65a	; 0x65a <LCD_wr_instruction>
			LCD_wr_string("Der");
 804:	89 e7       	ldi	r24, 0x79	; 121
 806:	90 e0       	ldi	r25, 0x00	; 0
 808:	0e 94 1e 03 	call	0x63c	; 0x63c <LCD_wr_string>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 80c:	2f e7       	ldi	r18, 0x7F	; 127
 80e:	89 ea       	ldi	r24, 0xA9	; 169
 810:	93 e0       	ldi	r25, 0x03	; 3
 812:	21 50       	subi	r18, 0x01	; 1
 814:	80 40       	sbci	r24, 0x00	; 0
 816:	90 40       	sbci	r25, 0x00	; 0
 818:	e1 f7       	brne	.-8      	; 0x812 <main+0xce>
 81a:	00 c0       	rjmp	.+0      	; 0x81c <main+0xd8>
 81c:	00 00       	nop
		}
		//_delay_ms(250);
		_delay_ms(1200);
	}
 81e:	a9 cf       	rjmp	.-174    	; 0x772 <main+0x2e>

00000820 <__cmpsf2>:
 820:	0e 94 52 04 	call	0x8a4	; 0x8a4 <__fp_cmp>
 824:	08 f4       	brcc	.+2      	; 0x828 <__cmpsf2+0x8>
 826:	81 e0       	ldi	r24, 0x01	; 1
 828:	08 95       	ret

0000082a <__floatunsisf>:
 82a:	e8 94       	clt
 82c:	09 c0       	rjmp	.+18     	; 0x840 <__floatsisf+0x12>

0000082e <__floatsisf>:
 82e:	97 fb       	bst	r25, 7
 830:	3e f4       	brtc	.+14     	; 0x840 <__floatsisf+0x12>
 832:	90 95       	com	r25
 834:	80 95       	com	r24
 836:	70 95       	com	r23
 838:	61 95       	neg	r22
 83a:	7f 4f       	sbci	r23, 0xFF	; 255
 83c:	8f 4f       	sbci	r24, 0xFF	; 255
 83e:	9f 4f       	sbci	r25, 0xFF	; 255
 840:	99 23       	and	r25, r25
 842:	a9 f0       	breq	.+42     	; 0x86e <__floatsisf+0x40>
 844:	f9 2f       	mov	r31, r25
 846:	96 e9       	ldi	r25, 0x96	; 150
 848:	bb 27       	eor	r27, r27
 84a:	93 95       	inc	r25
 84c:	f6 95       	lsr	r31
 84e:	87 95       	ror	r24
 850:	77 95       	ror	r23
 852:	67 95       	ror	r22
 854:	b7 95       	ror	r27
 856:	f1 11       	cpse	r31, r1
 858:	f8 cf       	rjmp	.-16     	; 0x84a <__floatsisf+0x1c>
 85a:	fa f4       	brpl	.+62     	; 0x89a <__floatsisf+0x6c>
 85c:	bb 0f       	add	r27, r27
 85e:	11 f4       	brne	.+4      	; 0x864 <__floatsisf+0x36>
 860:	60 ff       	sbrs	r22, 0
 862:	1b c0       	rjmp	.+54     	; 0x89a <__floatsisf+0x6c>
 864:	6f 5f       	subi	r22, 0xFF	; 255
 866:	7f 4f       	sbci	r23, 0xFF	; 255
 868:	8f 4f       	sbci	r24, 0xFF	; 255
 86a:	9f 4f       	sbci	r25, 0xFF	; 255
 86c:	16 c0       	rjmp	.+44     	; 0x89a <__floatsisf+0x6c>
 86e:	88 23       	and	r24, r24
 870:	11 f0       	breq	.+4      	; 0x876 <__floatsisf+0x48>
 872:	96 e9       	ldi	r25, 0x96	; 150
 874:	11 c0       	rjmp	.+34     	; 0x898 <__floatsisf+0x6a>
 876:	77 23       	and	r23, r23
 878:	21 f0       	breq	.+8      	; 0x882 <__floatsisf+0x54>
 87a:	9e e8       	ldi	r25, 0x8E	; 142
 87c:	87 2f       	mov	r24, r23
 87e:	76 2f       	mov	r23, r22
 880:	05 c0       	rjmp	.+10     	; 0x88c <__floatsisf+0x5e>
 882:	66 23       	and	r22, r22
 884:	71 f0       	breq	.+28     	; 0x8a2 <__floatsisf+0x74>
 886:	96 e8       	ldi	r25, 0x86	; 134
 888:	86 2f       	mov	r24, r22
 88a:	70 e0       	ldi	r23, 0x00	; 0
 88c:	60 e0       	ldi	r22, 0x00	; 0
 88e:	2a f0       	brmi	.+10     	; 0x89a <__floatsisf+0x6c>
 890:	9a 95       	dec	r25
 892:	66 0f       	add	r22, r22
 894:	77 1f       	adc	r23, r23
 896:	88 1f       	adc	r24, r24
 898:	da f7       	brpl	.-10     	; 0x890 <__floatsisf+0x62>
 89a:	88 0f       	add	r24, r24
 89c:	96 95       	lsr	r25
 89e:	87 95       	ror	r24
 8a0:	97 f9       	bld	r25, 7
 8a2:	08 95       	ret

000008a4 <__fp_cmp>:
 8a4:	99 0f       	add	r25, r25
 8a6:	00 08       	sbc	r0, r0
 8a8:	55 0f       	add	r21, r21
 8aa:	aa 0b       	sbc	r26, r26
 8ac:	e0 e8       	ldi	r30, 0x80	; 128
 8ae:	fe ef       	ldi	r31, 0xFE	; 254
 8b0:	16 16       	cp	r1, r22
 8b2:	17 06       	cpc	r1, r23
 8b4:	e8 07       	cpc	r30, r24
 8b6:	f9 07       	cpc	r31, r25
 8b8:	c0 f0       	brcs	.+48     	; 0x8ea <__fp_cmp+0x46>
 8ba:	12 16       	cp	r1, r18
 8bc:	13 06       	cpc	r1, r19
 8be:	e4 07       	cpc	r30, r20
 8c0:	f5 07       	cpc	r31, r21
 8c2:	98 f0       	brcs	.+38     	; 0x8ea <__fp_cmp+0x46>
 8c4:	62 1b       	sub	r22, r18
 8c6:	73 0b       	sbc	r23, r19
 8c8:	84 0b       	sbc	r24, r20
 8ca:	95 0b       	sbc	r25, r21
 8cc:	39 f4       	brne	.+14     	; 0x8dc <__fp_cmp+0x38>
 8ce:	0a 26       	eor	r0, r26
 8d0:	61 f0       	breq	.+24     	; 0x8ea <__fp_cmp+0x46>
 8d2:	23 2b       	or	r18, r19
 8d4:	24 2b       	or	r18, r20
 8d6:	25 2b       	or	r18, r21
 8d8:	21 f4       	brne	.+8      	; 0x8e2 <__fp_cmp+0x3e>
 8da:	08 95       	ret
 8dc:	0a 26       	eor	r0, r26
 8de:	09 f4       	brne	.+2      	; 0x8e2 <__fp_cmp+0x3e>
 8e0:	a1 40       	sbci	r26, 0x01	; 1
 8e2:	a6 95       	lsr	r26
 8e4:	8f ef       	ldi	r24, 0xFF	; 255
 8e6:	81 1d       	adc	r24, r1
 8e8:	81 1d       	adc	r24, r1
 8ea:	08 95       	ret

000008ec <__gesf2>:
 8ec:	0e 94 52 04 	call	0x8a4	; 0x8a4 <__fp_cmp>
 8f0:	08 f4       	brcc	.+2      	; 0x8f4 <__gesf2+0x8>
 8f2:	8f ef       	ldi	r24, 0xFF	; 255
 8f4:	08 95       	ret

000008f6 <__mulsf3>:
 8f6:	0e 94 8e 04 	call	0x91c	; 0x91c <__mulsf3x>
 8fa:	0c 94 ff 04 	jmp	0x9fe	; 0x9fe <__fp_round>
 8fe:	0e 94 f1 04 	call	0x9e2	; 0x9e2 <__fp_pscA>
 902:	38 f0       	brcs	.+14     	; 0x912 <__mulsf3+0x1c>
 904:	0e 94 f8 04 	call	0x9f0	; 0x9f0 <__fp_pscB>
 908:	20 f0       	brcs	.+8      	; 0x912 <__mulsf3+0x1c>
 90a:	95 23       	and	r25, r21
 90c:	11 f0       	breq	.+4      	; 0x912 <__mulsf3+0x1c>
 90e:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__fp_inf>
 912:	0c 94 ee 04 	jmp	0x9dc	; 0x9dc <__fp_nan>
 916:	11 24       	eor	r1, r1
 918:	0c 94 33 05 	jmp	0xa66	; 0xa66 <__fp_szero>

0000091c <__mulsf3x>:
 91c:	0e 94 10 05 	call	0xa20	; 0xa20 <__fp_split3>
 920:	70 f3       	brcs	.-36     	; 0x8fe <__mulsf3+0x8>

00000922 <__mulsf3_pse>:
 922:	95 9f       	mul	r25, r21
 924:	c1 f3       	breq	.-16     	; 0x916 <__mulsf3+0x20>
 926:	95 0f       	add	r25, r21
 928:	50 e0       	ldi	r21, 0x00	; 0
 92a:	55 1f       	adc	r21, r21
 92c:	62 9f       	mul	r22, r18
 92e:	f0 01       	movw	r30, r0
 930:	72 9f       	mul	r23, r18
 932:	bb 27       	eor	r27, r27
 934:	f0 0d       	add	r31, r0
 936:	b1 1d       	adc	r27, r1
 938:	63 9f       	mul	r22, r19
 93a:	aa 27       	eor	r26, r26
 93c:	f0 0d       	add	r31, r0
 93e:	b1 1d       	adc	r27, r1
 940:	aa 1f       	adc	r26, r26
 942:	64 9f       	mul	r22, r20
 944:	66 27       	eor	r22, r22
 946:	b0 0d       	add	r27, r0
 948:	a1 1d       	adc	r26, r1
 94a:	66 1f       	adc	r22, r22
 94c:	82 9f       	mul	r24, r18
 94e:	22 27       	eor	r18, r18
 950:	b0 0d       	add	r27, r0
 952:	a1 1d       	adc	r26, r1
 954:	62 1f       	adc	r22, r18
 956:	73 9f       	mul	r23, r19
 958:	b0 0d       	add	r27, r0
 95a:	a1 1d       	adc	r26, r1
 95c:	62 1f       	adc	r22, r18
 95e:	83 9f       	mul	r24, r19
 960:	a0 0d       	add	r26, r0
 962:	61 1d       	adc	r22, r1
 964:	22 1f       	adc	r18, r18
 966:	74 9f       	mul	r23, r20
 968:	33 27       	eor	r19, r19
 96a:	a0 0d       	add	r26, r0
 96c:	61 1d       	adc	r22, r1
 96e:	23 1f       	adc	r18, r19
 970:	84 9f       	mul	r24, r20
 972:	60 0d       	add	r22, r0
 974:	21 1d       	adc	r18, r1
 976:	82 2f       	mov	r24, r18
 978:	76 2f       	mov	r23, r22
 97a:	6a 2f       	mov	r22, r26
 97c:	11 24       	eor	r1, r1
 97e:	9f 57       	subi	r25, 0x7F	; 127
 980:	50 40       	sbci	r21, 0x00	; 0
 982:	9a f0       	brmi	.+38     	; 0x9aa <__mulsf3_pse+0x88>
 984:	f1 f0       	breq	.+60     	; 0x9c2 <__mulsf3_pse+0xa0>
 986:	88 23       	and	r24, r24
 988:	4a f0       	brmi	.+18     	; 0x99c <__mulsf3_pse+0x7a>
 98a:	ee 0f       	add	r30, r30
 98c:	ff 1f       	adc	r31, r31
 98e:	bb 1f       	adc	r27, r27
 990:	66 1f       	adc	r22, r22
 992:	77 1f       	adc	r23, r23
 994:	88 1f       	adc	r24, r24
 996:	91 50       	subi	r25, 0x01	; 1
 998:	50 40       	sbci	r21, 0x00	; 0
 99a:	a9 f7       	brne	.-22     	; 0x986 <__mulsf3_pse+0x64>
 99c:	9e 3f       	cpi	r25, 0xFE	; 254
 99e:	51 05       	cpc	r21, r1
 9a0:	80 f0       	brcs	.+32     	; 0x9c2 <__mulsf3_pse+0xa0>
 9a2:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__fp_inf>
 9a6:	0c 94 33 05 	jmp	0xa66	; 0xa66 <__fp_szero>
 9aa:	5f 3f       	cpi	r21, 0xFF	; 255
 9ac:	e4 f3       	brlt	.-8      	; 0x9a6 <__mulsf3_pse+0x84>
 9ae:	98 3e       	cpi	r25, 0xE8	; 232
 9b0:	d4 f3       	brlt	.-12     	; 0x9a6 <__mulsf3_pse+0x84>
 9b2:	86 95       	lsr	r24
 9b4:	77 95       	ror	r23
 9b6:	67 95       	ror	r22
 9b8:	b7 95       	ror	r27
 9ba:	f7 95       	ror	r31
 9bc:	e7 95       	ror	r30
 9be:	9f 5f       	subi	r25, 0xFF	; 255
 9c0:	c1 f7       	brne	.-16     	; 0x9b2 <__mulsf3_pse+0x90>
 9c2:	fe 2b       	or	r31, r30
 9c4:	88 0f       	add	r24, r24
 9c6:	91 1d       	adc	r25, r1
 9c8:	96 95       	lsr	r25
 9ca:	87 95       	ror	r24
 9cc:	97 f9       	bld	r25, 7
 9ce:	08 95       	ret

000009d0 <__fp_inf>:
 9d0:	97 f9       	bld	r25, 7
 9d2:	9f 67       	ori	r25, 0x7F	; 127
 9d4:	80 e8       	ldi	r24, 0x80	; 128
 9d6:	70 e0       	ldi	r23, 0x00	; 0
 9d8:	60 e0       	ldi	r22, 0x00	; 0
 9da:	08 95       	ret

000009dc <__fp_nan>:
 9dc:	9f ef       	ldi	r25, 0xFF	; 255
 9de:	80 ec       	ldi	r24, 0xC0	; 192
 9e0:	08 95       	ret

000009e2 <__fp_pscA>:
 9e2:	00 24       	eor	r0, r0
 9e4:	0a 94       	dec	r0
 9e6:	16 16       	cp	r1, r22
 9e8:	17 06       	cpc	r1, r23
 9ea:	18 06       	cpc	r1, r24
 9ec:	09 06       	cpc	r0, r25
 9ee:	08 95       	ret

000009f0 <__fp_pscB>:
 9f0:	00 24       	eor	r0, r0
 9f2:	0a 94       	dec	r0
 9f4:	12 16       	cp	r1, r18
 9f6:	13 06       	cpc	r1, r19
 9f8:	14 06       	cpc	r1, r20
 9fa:	05 06       	cpc	r0, r21
 9fc:	08 95       	ret

000009fe <__fp_round>:
 9fe:	09 2e       	mov	r0, r25
 a00:	03 94       	inc	r0
 a02:	00 0c       	add	r0, r0
 a04:	11 f4       	brne	.+4      	; 0xa0a <__fp_round+0xc>
 a06:	88 23       	and	r24, r24
 a08:	52 f0       	brmi	.+20     	; 0xa1e <__fp_round+0x20>
 a0a:	bb 0f       	add	r27, r27
 a0c:	40 f4       	brcc	.+16     	; 0xa1e <__fp_round+0x20>
 a0e:	bf 2b       	or	r27, r31
 a10:	11 f4       	brne	.+4      	; 0xa16 <__fp_round+0x18>
 a12:	60 ff       	sbrs	r22, 0
 a14:	04 c0       	rjmp	.+8      	; 0xa1e <__fp_round+0x20>
 a16:	6f 5f       	subi	r22, 0xFF	; 255
 a18:	7f 4f       	sbci	r23, 0xFF	; 255
 a1a:	8f 4f       	sbci	r24, 0xFF	; 255
 a1c:	9f 4f       	sbci	r25, 0xFF	; 255
 a1e:	08 95       	ret

00000a20 <__fp_split3>:
 a20:	57 fd       	sbrc	r21, 7
 a22:	90 58       	subi	r25, 0x80	; 128
 a24:	44 0f       	add	r20, r20
 a26:	55 1f       	adc	r21, r21
 a28:	59 f0       	breq	.+22     	; 0xa40 <__fp_splitA+0x10>
 a2a:	5f 3f       	cpi	r21, 0xFF	; 255
 a2c:	71 f0       	breq	.+28     	; 0xa4a <__fp_splitA+0x1a>
 a2e:	47 95       	ror	r20

00000a30 <__fp_splitA>:
 a30:	88 0f       	add	r24, r24
 a32:	97 fb       	bst	r25, 7
 a34:	99 1f       	adc	r25, r25
 a36:	61 f0       	breq	.+24     	; 0xa50 <__fp_splitA+0x20>
 a38:	9f 3f       	cpi	r25, 0xFF	; 255
 a3a:	79 f0       	breq	.+30     	; 0xa5a <__fp_splitA+0x2a>
 a3c:	87 95       	ror	r24
 a3e:	08 95       	ret
 a40:	12 16       	cp	r1, r18
 a42:	13 06       	cpc	r1, r19
 a44:	14 06       	cpc	r1, r20
 a46:	55 1f       	adc	r21, r21
 a48:	f2 cf       	rjmp	.-28     	; 0xa2e <__fp_split3+0xe>
 a4a:	46 95       	lsr	r20
 a4c:	f1 df       	rcall	.-30     	; 0xa30 <__fp_splitA>
 a4e:	08 c0       	rjmp	.+16     	; 0xa60 <__fp_splitA+0x30>
 a50:	16 16       	cp	r1, r22
 a52:	17 06       	cpc	r1, r23
 a54:	18 06       	cpc	r1, r24
 a56:	99 1f       	adc	r25, r25
 a58:	f1 cf       	rjmp	.-30     	; 0xa3c <__fp_splitA+0xc>
 a5a:	86 95       	lsr	r24
 a5c:	71 05       	cpc	r23, r1
 a5e:	61 05       	cpc	r22, r1
 a60:	08 94       	sec
 a62:	08 95       	ret

00000a64 <__fp_zero>:
 a64:	e8 94       	clt

00000a66 <__fp_szero>:
 a66:	bb 27       	eor	r27, r27
 a68:	66 27       	eor	r22, r22
 a6a:	77 27       	eor	r23, r23
 a6c:	cb 01       	movw	r24, r22
 a6e:	97 f9       	bld	r25, 7
 a70:	08 95       	ret

00000a72 <dtostrf>:
 a72:	ef 92       	push	r14
 a74:	0f 93       	push	r16
 a76:	1f 93       	push	r17
 a78:	cf 93       	push	r28
 a7a:	df 93       	push	r29
 a7c:	e8 01       	movw	r28, r16
 a7e:	47 fd       	sbrc	r20, 7
 a80:	02 c0       	rjmp	.+4      	; 0xa86 <dtostrf+0x14>
 a82:	34 e0       	ldi	r19, 0x04	; 4
 a84:	01 c0       	rjmp	.+2      	; 0xa88 <dtostrf+0x16>
 a86:	34 e1       	ldi	r19, 0x14	; 20
 a88:	04 2e       	mov	r0, r20
 a8a:	00 0c       	add	r0, r0
 a8c:	55 0b       	sbc	r21, r21
 a8e:	57 ff       	sbrs	r21, 7
 a90:	03 c0       	rjmp	.+6      	; 0xa98 <dtostrf+0x26>
 a92:	51 95       	neg	r21
 a94:	41 95       	neg	r20
 a96:	51 09       	sbc	r21, r1
 a98:	e3 2e       	mov	r14, r19
 a9a:	02 2f       	mov	r16, r18
 a9c:	24 2f       	mov	r18, r20
 a9e:	ae 01       	movw	r20, r28
 aa0:	0e 94 59 05 	call	0xab2	; 0xab2 <dtoa_prf>
 aa4:	ce 01       	movw	r24, r28
 aa6:	df 91       	pop	r29
 aa8:	cf 91       	pop	r28
 aaa:	1f 91       	pop	r17
 aac:	0f 91       	pop	r16
 aae:	ef 90       	pop	r14
 ab0:	08 95       	ret

00000ab2 <dtoa_prf>:
 ab2:	a9 e0       	ldi	r26, 0x09	; 9
 ab4:	b0 e0       	ldi	r27, 0x00	; 0
 ab6:	ef e5       	ldi	r30, 0x5F	; 95
 ab8:	f5 e0       	ldi	r31, 0x05	; 5
 aba:	0c 94 91 07 	jmp	0xf22	; 0xf22 <__prologue_saves__+0xc>
 abe:	6a 01       	movw	r12, r20
 ac0:	12 2f       	mov	r17, r18
 ac2:	b0 2e       	mov	r11, r16
 ac4:	2b e3       	ldi	r18, 0x3B	; 59
 ac6:	20 17       	cp	r18, r16
 ac8:	20 f0       	brcs	.+8      	; 0xad2 <dtoa_prf+0x20>
 aca:	ff 24       	eor	r15, r15
 acc:	f3 94       	inc	r15
 ace:	f0 0e       	add	r15, r16
 ad0:	02 c0       	rjmp	.+4      	; 0xad6 <dtoa_prf+0x24>
 ad2:	2c e3       	ldi	r18, 0x3C	; 60
 ad4:	f2 2e       	mov	r15, r18
 ad6:	0f 2d       	mov	r16, r15
 ad8:	27 e0       	ldi	r18, 0x07	; 7
 ada:	ae 01       	movw	r20, r28
 adc:	4f 5f       	subi	r20, 0xFF	; 255
 ade:	5f 4f       	sbci	r21, 0xFF	; 255
 ae0:	0e 94 b3 06 	call	0xd66	; 0xd66 <__ftoa_engine>
 ae4:	bc 01       	movw	r22, r24
 ae6:	49 81       	ldd	r20, Y+1	; 0x01
 ae8:	84 2f       	mov	r24, r20
 aea:	89 70       	andi	r24, 0x09	; 9
 aec:	81 30       	cpi	r24, 0x01	; 1
 aee:	31 f0       	breq	.+12     	; 0xafc <dtoa_prf+0x4a>
 af0:	e1 fc       	sbrc	r14, 1
 af2:	06 c0       	rjmp	.+12     	; 0xb00 <dtoa_prf+0x4e>
 af4:	e0 fe       	sbrs	r14, 0
 af6:	06 c0       	rjmp	.+12     	; 0xb04 <dtoa_prf+0x52>
 af8:	90 e2       	ldi	r25, 0x20	; 32
 afa:	05 c0       	rjmp	.+10     	; 0xb06 <dtoa_prf+0x54>
 afc:	9d e2       	ldi	r25, 0x2D	; 45
 afe:	03 c0       	rjmp	.+6      	; 0xb06 <dtoa_prf+0x54>
 b00:	9b e2       	ldi	r25, 0x2B	; 43
 b02:	01 c0       	rjmp	.+2      	; 0xb06 <dtoa_prf+0x54>
 b04:	90 e0       	ldi	r25, 0x00	; 0
 b06:	5e 2d       	mov	r21, r14
 b08:	50 71       	andi	r21, 0x10	; 16
 b0a:	43 ff       	sbrs	r20, 3
 b0c:	3c c0       	rjmp	.+120    	; 0xb86 <dtoa_prf+0xd4>
 b0e:	91 11       	cpse	r25, r1
 b10:	02 c0       	rjmp	.+4      	; 0xb16 <dtoa_prf+0x64>
 b12:	83 e0       	ldi	r24, 0x03	; 3
 b14:	01 c0       	rjmp	.+2      	; 0xb18 <dtoa_prf+0x66>
 b16:	84 e0       	ldi	r24, 0x04	; 4
 b18:	81 17       	cp	r24, r17
 b1a:	18 f4       	brcc	.+6      	; 0xb22 <dtoa_prf+0x70>
 b1c:	21 2f       	mov	r18, r17
 b1e:	28 1b       	sub	r18, r24
 b20:	01 c0       	rjmp	.+2      	; 0xb24 <dtoa_prf+0x72>
 b22:	20 e0       	ldi	r18, 0x00	; 0
 b24:	51 11       	cpse	r21, r1
 b26:	0b c0       	rjmp	.+22     	; 0xb3e <dtoa_prf+0x8c>
 b28:	f6 01       	movw	r30, r12
 b2a:	82 2f       	mov	r24, r18
 b2c:	30 e2       	ldi	r19, 0x20	; 32
 b2e:	88 23       	and	r24, r24
 b30:	19 f0       	breq	.+6      	; 0xb38 <dtoa_prf+0x86>
 b32:	31 93       	st	Z+, r19
 b34:	81 50       	subi	r24, 0x01	; 1
 b36:	fb cf       	rjmp	.-10     	; 0xb2e <dtoa_prf+0x7c>
 b38:	c2 0e       	add	r12, r18
 b3a:	d1 1c       	adc	r13, r1
 b3c:	20 e0       	ldi	r18, 0x00	; 0
 b3e:	99 23       	and	r25, r25
 b40:	29 f0       	breq	.+10     	; 0xb4c <dtoa_prf+0x9a>
 b42:	d6 01       	movw	r26, r12
 b44:	9c 93       	st	X, r25
 b46:	f6 01       	movw	r30, r12
 b48:	31 96       	adiw	r30, 0x01	; 1
 b4a:	6f 01       	movw	r12, r30
 b4c:	c6 01       	movw	r24, r12
 b4e:	03 96       	adiw	r24, 0x03	; 3
 b50:	e2 fe       	sbrs	r14, 2
 b52:	0a c0       	rjmp	.+20     	; 0xb68 <dtoa_prf+0xb6>
 b54:	3e e4       	ldi	r19, 0x4E	; 78
 b56:	d6 01       	movw	r26, r12
 b58:	3c 93       	st	X, r19
 b5a:	41 e4       	ldi	r20, 0x41	; 65
 b5c:	11 96       	adiw	r26, 0x01	; 1
 b5e:	4c 93       	st	X, r20
 b60:	11 97       	sbiw	r26, 0x01	; 1
 b62:	12 96       	adiw	r26, 0x02	; 2
 b64:	3c 93       	st	X, r19
 b66:	06 c0       	rjmp	.+12     	; 0xb74 <dtoa_prf+0xc2>
 b68:	3e e6       	ldi	r19, 0x6E	; 110
 b6a:	f6 01       	movw	r30, r12
 b6c:	30 83       	st	Z, r19
 b6e:	41 e6       	ldi	r20, 0x61	; 97
 b70:	41 83       	std	Z+1, r20	; 0x01
 b72:	32 83       	std	Z+2, r19	; 0x02
 b74:	fc 01       	movw	r30, r24
 b76:	32 2f       	mov	r19, r18
 b78:	40 e2       	ldi	r20, 0x20	; 32
 b7a:	33 23       	and	r19, r19
 b7c:	09 f4       	brne	.+2      	; 0xb80 <dtoa_prf+0xce>
 b7e:	42 c0       	rjmp	.+132    	; 0xc04 <dtoa_prf+0x152>
 b80:	41 93       	st	Z+, r20
 b82:	31 50       	subi	r19, 0x01	; 1
 b84:	fa cf       	rjmp	.-12     	; 0xb7a <dtoa_prf+0xc8>
 b86:	42 ff       	sbrs	r20, 2
 b88:	44 c0       	rjmp	.+136    	; 0xc12 <dtoa_prf+0x160>
 b8a:	91 11       	cpse	r25, r1
 b8c:	02 c0       	rjmp	.+4      	; 0xb92 <dtoa_prf+0xe0>
 b8e:	83 e0       	ldi	r24, 0x03	; 3
 b90:	01 c0       	rjmp	.+2      	; 0xb94 <dtoa_prf+0xe2>
 b92:	84 e0       	ldi	r24, 0x04	; 4
 b94:	81 17       	cp	r24, r17
 b96:	18 f4       	brcc	.+6      	; 0xb9e <dtoa_prf+0xec>
 b98:	21 2f       	mov	r18, r17
 b9a:	28 1b       	sub	r18, r24
 b9c:	01 c0       	rjmp	.+2      	; 0xba0 <dtoa_prf+0xee>
 b9e:	20 e0       	ldi	r18, 0x00	; 0
 ba0:	51 11       	cpse	r21, r1
 ba2:	0b c0       	rjmp	.+22     	; 0xbba <dtoa_prf+0x108>
 ba4:	f6 01       	movw	r30, r12
 ba6:	82 2f       	mov	r24, r18
 ba8:	30 e2       	ldi	r19, 0x20	; 32
 baa:	88 23       	and	r24, r24
 bac:	19 f0       	breq	.+6      	; 0xbb4 <dtoa_prf+0x102>
 bae:	31 93       	st	Z+, r19
 bb0:	81 50       	subi	r24, 0x01	; 1
 bb2:	fb cf       	rjmp	.-10     	; 0xbaa <dtoa_prf+0xf8>
 bb4:	c2 0e       	add	r12, r18
 bb6:	d1 1c       	adc	r13, r1
 bb8:	20 e0       	ldi	r18, 0x00	; 0
 bba:	99 23       	and	r25, r25
 bbc:	29 f0       	breq	.+10     	; 0xbc8 <dtoa_prf+0x116>
 bbe:	d6 01       	movw	r26, r12
 bc0:	9c 93       	st	X, r25
 bc2:	f6 01       	movw	r30, r12
 bc4:	31 96       	adiw	r30, 0x01	; 1
 bc6:	6f 01       	movw	r12, r30
 bc8:	c6 01       	movw	r24, r12
 bca:	03 96       	adiw	r24, 0x03	; 3
 bcc:	e2 fe       	sbrs	r14, 2
 bce:	0b c0       	rjmp	.+22     	; 0xbe6 <dtoa_prf+0x134>
 bd0:	39 e4       	ldi	r19, 0x49	; 73
 bd2:	d6 01       	movw	r26, r12
 bd4:	3c 93       	st	X, r19
 bd6:	3e e4       	ldi	r19, 0x4E	; 78
 bd8:	11 96       	adiw	r26, 0x01	; 1
 bda:	3c 93       	st	X, r19
 bdc:	11 97       	sbiw	r26, 0x01	; 1
 bde:	36 e4       	ldi	r19, 0x46	; 70
 be0:	12 96       	adiw	r26, 0x02	; 2
 be2:	3c 93       	st	X, r19
 be4:	07 c0       	rjmp	.+14     	; 0xbf4 <dtoa_prf+0x142>
 be6:	39 e6       	ldi	r19, 0x69	; 105
 be8:	f6 01       	movw	r30, r12
 bea:	30 83       	st	Z, r19
 bec:	3e e6       	ldi	r19, 0x6E	; 110
 bee:	31 83       	std	Z+1, r19	; 0x01
 bf0:	36 e6       	ldi	r19, 0x66	; 102
 bf2:	32 83       	std	Z+2, r19	; 0x02
 bf4:	fc 01       	movw	r30, r24
 bf6:	32 2f       	mov	r19, r18
 bf8:	40 e2       	ldi	r20, 0x20	; 32
 bfa:	33 23       	and	r19, r19
 bfc:	19 f0       	breq	.+6      	; 0xc04 <dtoa_prf+0x152>
 bfe:	41 93       	st	Z+, r20
 c00:	31 50       	subi	r19, 0x01	; 1
 c02:	fb cf       	rjmp	.-10     	; 0xbfa <dtoa_prf+0x148>
 c04:	fc 01       	movw	r30, r24
 c06:	e2 0f       	add	r30, r18
 c08:	f1 1d       	adc	r31, r1
 c0a:	10 82       	st	Z, r1
 c0c:	8e ef       	ldi	r24, 0xFE	; 254
 c0e:	9f ef       	ldi	r25, 0xFF	; 255
 c10:	a6 c0       	rjmp	.+332    	; 0xd5e <dtoa_prf+0x2ac>
 c12:	21 e0       	ldi	r18, 0x01	; 1
 c14:	30 e0       	ldi	r19, 0x00	; 0
 c16:	91 11       	cpse	r25, r1
 c18:	02 c0       	rjmp	.+4      	; 0xc1e <dtoa_prf+0x16c>
 c1a:	20 e0       	ldi	r18, 0x00	; 0
 c1c:	30 e0       	ldi	r19, 0x00	; 0
 c1e:	16 16       	cp	r1, r22
 c20:	17 06       	cpc	r1, r23
 c22:	1c f4       	brge	.+6      	; 0xc2a <dtoa_prf+0x178>
 c24:	fb 01       	movw	r30, r22
 c26:	31 96       	adiw	r30, 0x01	; 1
 c28:	02 c0       	rjmp	.+4      	; 0xc2e <dtoa_prf+0x17c>
 c2a:	e1 e0       	ldi	r30, 0x01	; 1
 c2c:	f0 e0       	ldi	r31, 0x00	; 0
 c2e:	2e 0f       	add	r18, r30
 c30:	3f 1f       	adc	r19, r31
 c32:	bb 20       	and	r11, r11
 c34:	21 f0       	breq	.+8      	; 0xc3e <dtoa_prf+0x18c>
 c36:	eb 2d       	mov	r30, r11
 c38:	f0 e0       	ldi	r31, 0x00	; 0
 c3a:	31 96       	adiw	r30, 0x01	; 1
 c3c:	02 c0       	rjmp	.+4      	; 0xc42 <dtoa_prf+0x190>
 c3e:	e0 e0       	ldi	r30, 0x00	; 0
 c40:	f0 e0       	ldi	r31, 0x00	; 0
 c42:	2e 0f       	add	r18, r30
 c44:	3f 1f       	adc	r19, r31
 c46:	e1 2f       	mov	r30, r17
 c48:	f0 e0       	ldi	r31, 0x00	; 0
 c4a:	2e 17       	cp	r18, r30
 c4c:	3f 07       	cpc	r19, r31
 c4e:	1c f4       	brge	.+6      	; 0xc56 <dtoa_prf+0x1a4>
 c50:	12 1b       	sub	r17, r18
 c52:	21 2f       	mov	r18, r17
 c54:	01 c0       	rjmp	.+2      	; 0xc58 <dtoa_prf+0x1a6>
 c56:	20 e0       	ldi	r18, 0x00	; 0
 c58:	8e 2d       	mov	r24, r14
 c5a:	88 71       	andi	r24, 0x18	; 24
 c5c:	59 f4       	brne	.+22     	; 0xc74 <dtoa_prf+0x1c2>
 c5e:	f6 01       	movw	r30, r12
 c60:	82 2f       	mov	r24, r18
 c62:	30 e2       	ldi	r19, 0x20	; 32
 c64:	88 23       	and	r24, r24
 c66:	19 f0       	breq	.+6      	; 0xc6e <dtoa_prf+0x1bc>
 c68:	31 93       	st	Z+, r19
 c6a:	81 50       	subi	r24, 0x01	; 1
 c6c:	fb cf       	rjmp	.-10     	; 0xc64 <dtoa_prf+0x1b2>
 c6e:	c2 0e       	add	r12, r18
 c70:	d1 1c       	adc	r13, r1
 c72:	20 e0       	ldi	r18, 0x00	; 0
 c74:	99 23       	and	r25, r25
 c76:	29 f0       	breq	.+10     	; 0xc82 <dtoa_prf+0x1d0>
 c78:	d6 01       	movw	r26, r12
 c7a:	9c 93       	st	X, r25
 c7c:	f6 01       	movw	r30, r12
 c7e:	31 96       	adiw	r30, 0x01	; 1
 c80:	6f 01       	movw	r12, r30
 c82:	51 11       	cpse	r21, r1
 c84:	0b c0       	rjmp	.+22     	; 0xc9c <dtoa_prf+0x1ea>
 c86:	f6 01       	movw	r30, r12
 c88:	82 2f       	mov	r24, r18
 c8a:	90 e3       	ldi	r25, 0x30	; 48
 c8c:	88 23       	and	r24, r24
 c8e:	19 f0       	breq	.+6      	; 0xc96 <dtoa_prf+0x1e4>
 c90:	91 93       	st	Z+, r25
 c92:	81 50       	subi	r24, 0x01	; 1
 c94:	fb cf       	rjmp	.-10     	; 0xc8c <dtoa_prf+0x1da>
 c96:	c2 0e       	add	r12, r18
 c98:	d1 1c       	adc	r13, r1
 c9a:	20 e0       	ldi	r18, 0x00	; 0
 c9c:	0f 2d       	mov	r16, r15
 c9e:	06 0f       	add	r16, r22
 ca0:	9a 81       	ldd	r25, Y+2	; 0x02
 ca2:	34 2f       	mov	r19, r20
 ca4:	30 71       	andi	r19, 0x10	; 16
 ca6:	44 ff       	sbrs	r20, 4
 ca8:	03 c0       	rjmp	.+6      	; 0xcb0 <dtoa_prf+0x1fe>
 caa:	91 33       	cpi	r25, 0x31	; 49
 cac:	09 f4       	brne	.+2      	; 0xcb0 <dtoa_prf+0x1fe>
 cae:	01 50       	subi	r16, 0x01	; 1
 cb0:	10 16       	cp	r1, r16
 cb2:	24 f4       	brge	.+8      	; 0xcbc <dtoa_prf+0x20a>
 cb4:	09 30       	cpi	r16, 0x09	; 9
 cb6:	18 f0       	brcs	.+6      	; 0xcbe <dtoa_prf+0x20c>
 cb8:	08 e0       	ldi	r16, 0x08	; 8
 cba:	01 c0       	rjmp	.+2      	; 0xcbe <dtoa_prf+0x20c>
 cbc:	01 e0       	ldi	r16, 0x01	; 1
 cbe:	ab 01       	movw	r20, r22
 cc0:	77 ff       	sbrs	r23, 7
 cc2:	02 c0       	rjmp	.+4      	; 0xcc8 <dtoa_prf+0x216>
 cc4:	40 e0       	ldi	r20, 0x00	; 0
 cc6:	50 e0       	ldi	r21, 0x00	; 0
 cc8:	fb 01       	movw	r30, r22
 cca:	e4 1b       	sub	r30, r20
 ccc:	f5 0b       	sbc	r31, r21
 cce:	a1 e0       	ldi	r26, 0x01	; 1
 cd0:	b0 e0       	ldi	r27, 0x00	; 0
 cd2:	ac 0f       	add	r26, r28
 cd4:	bd 1f       	adc	r27, r29
 cd6:	ea 0f       	add	r30, r26
 cd8:	fb 1f       	adc	r31, r27
 cda:	8e e2       	ldi	r24, 0x2E	; 46
 cdc:	a8 2e       	mov	r10, r24
 cde:	4b 01       	movw	r8, r22
 ce0:	80 1a       	sub	r8, r16
 ce2:	91 08       	sbc	r9, r1
 ce4:	0b 2d       	mov	r16, r11
 ce6:	10 e0       	ldi	r17, 0x00	; 0
 ce8:	11 95       	neg	r17
 cea:	01 95       	neg	r16
 cec:	11 09       	sbc	r17, r1
 cee:	4f 3f       	cpi	r20, 0xFF	; 255
 cf0:	bf ef       	ldi	r27, 0xFF	; 255
 cf2:	5b 07       	cpc	r21, r27
 cf4:	21 f4       	brne	.+8      	; 0xcfe <dtoa_prf+0x24c>
 cf6:	d6 01       	movw	r26, r12
 cf8:	ac 92       	st	X, r10
 cfa:	11 96       	adiw	r26, 0x01	; 1
 cfc:	6d 01       	movw	r12, r26
 cfe:	64 17       	cp	r22, r20
 d00:	75 07       	cpc	r23, r21
 d02:	2c f0       	brlt	.+10     	; 0xd0e <dtoa_prf+0x25c>
 d04:	84 16       	cp	r8, r20
 d06:	95 06       	cpc	r9, r21
 d08:	14 f4       	brge	.+4      	; 0xd0e <dtoa_prf+0x25c>
 d0a:	81 81       	ldd	r24, Z+1	; 0x01
 d0c:	01 c0       	rjmp	.+2      	; 0xd10 <dtoa_prf+0x25e>
 d0e:	80 e3       	ldi	r24, 0x30	; 48
 d10:	41 50       	subi	r20, 0x01	; 1
 d12:	51 09       	sbc	r21, r1
 d14:	31 96       	adiw	r30, 0x01	; 1
 d16:	d6 01       	movw	r26, r12
 d18:	11 96       	adiw	r26, 0x01	; 1
 d1a:	7d 01       	movw	r14, r26
 d1c:	40 17       	cp	r20, r16
 d1e:	51 07       	cpc	r21, r17
 d20:	24 f0       	brlt	.+8      	; 0xd2a <dtoa_prf+0x278>
 d22:	d6 01       	movw	r26, r12
 d24:	8c 93       	st	X, r24
 d26:	67 01       	movw	r12, r14
 d28:	e2 cf       	rjmp	.-60     	; 0xcee <dtoa_prf+0x23c>
 d2a:	64 17       	cp	r22, r20
 d2c:	75 07       	cpc	r23, r21
 d2e:	39 f4       	brne	.+14     	; 0xd3e <dtoa_prf+0x28c>
 d30:	96 33       	cpi	r25, 0x36	; 54
 d32:	20 f4       	brcc	.+8      	; 0xd3c <dtoa_prf+0x28a>
 d34:	95 33       	cpi	r25, 0x35	; 53
 d36:	19 f4       	brne	.+6      	; 0xd3e <dtoa_prf+0x28c>
 d38:	31 11       	cpse	r19, r1
 d3a:	01 c0       	rjmp	.+2      	; 0xd3e <dtoa_prf+0x28c>
 d3c:	81 e3       	ldi	r24, 0x31	; 49
 d3e:	f6 01       	movw	r30, r12
 d40:	80 83       	st	Z, r24
 d42:	f7 01       	movw	r30, r14
 d44:	82 2f       	mov	r24, r18
 d46:	90 e2       	ldi	r25, 0x20	; 32
 d48:	88 23       	and	r24, r24
 d4a:	19 f0       	breq	.+6      	; 0xd52 <dtoa_prf+0x2a0>
 d4c:	91 93       	st	Z+, r25
 d4e:	81 50       	subi	r24, 0x01	; 1
 d50:	fb cf       	rjmp	.-10     	; 0xd48 <dtoa_prf+0x296>
 d52:	f7 01       	movw	r30, r14
 d54:	e2 0f       	add	r30, r18
 d56:	f1 1d       	adc	r31, r1
 d58:	10 82       	st	Z, r1
 d5a:	80 e0       	ldi	r24, 0x00	; 0
 d5c:	90 e0       	ldi	r25, 0x00	; 0
 d5e:	29 96       	adiw	r28, 0x09	; 9
 d60:	ec e0       	ldi	r30, 0x0C	; 12
 d62:	0c 94 ad 07 	jmp	0xf5a	; 0xf5a <__epilogue_restores__+0xc>

00000d66 <__ftoa_engine>:
 d66:	28 30       	cpi	r18, 0x08	; 8
 d68:	08 f0       	brcs	.+2      	; 0xd6c <__ftoa_engine+0x6>
 d6a:	27 e0       	ldi	r18, 0x07	; 7
 d6c:	33 27       	eor	r19, r19
 d6e:	da 01       	movw	r26, r20
 d70:	99 0f       	add	r25, r25
 d72:	31 1d       	adc	r19, r1
 d74:	87 fd       	sbrc	r24, 7
 d76:	91 60       	ori	r25, 0x01	; 1
 d78:	00 96       	adiw	r24, 0x00	; 0
 d7a:	61 05       	cpc	r22, r1
 d7c:	71 05       	cpc	r23, r1
 d7e:	39 f4       	brne	.+14     	; 0xd8e <__ftoa_engine+0x28>
 d80:	32 60       	ori	r19, 0x02	; 2
 d82:	2e 5f       	subi	r18, 0xFE	; 254
 d84:	3d 93       	st	X+, r19
 d86:	30 e3       	ldi	r19, 0x30	; 48
 d88:	2a 95       	dec	r18
 d8a:	e1 f7       	brne	.-8      	; 0xd84 <__ftoa_engine+0x1e>
 d8c:	08 95       	ret
 d8e:	9f 3f       	cpi	r25, 0xFF	; 255
 d90:	30 f0       	brcs	.+12     	; 0xd9e <__ftoa_engine+0x38>
 d92:	80 38       	cpi	r24, 0x80	; 128
 d94:	71 05       	cpc	r23, r1
 d96:	61 05       	cpc	r22, r1
 d98:	09 f0       	breq	.+2      	; 0xd9c <__ftoa_engine+0x36>
 d9a:	3c 5f       	subi	r19, 0xFC	; 252
 d9c:	3c 5f       	subi	r19, 0xFC	; 252
 d9e:	3d 93       	st	X+, r19
 da0:	91 30       	cpi	r25, 0x01	; 1
 da2:	08 f0       	brcs	.+2      	; 0xda6 <__ftoa_engine+0x40>
 da4:	80 68       	ori	r24, 0x80	; 128
 da6:	91 1d       	adc	r25, r1
 da8:	df 93       	push	r29
 daa:	cf 93       	push	r28
 dac:	1f 93       	push	r17
 dae:	0f 93       	push	r16
 db0:	ff 92       	push	r15
 db2:	ef 92       	push	r14
 db4:	19 2f       	mov	r17, r25
 db6:	98 7f       	andi	r25, 0xF8	; 248
 db8:	96 95       	lsr	r25
 dba:	e9 2f       	mov	r30, r25
 dbc:	96 95       	lsr	r25
 dbe:	96 95       	lsr	r25
 dc0:	e9 0f       	add	r30, r25
 dc2:	ff 27       	eor	r31, r31
 dc4:	e2 55       	subi	r30, 0x52	; 82
 dc6:	ff 4f       	sbci	r31, 0xFF	; 255
 dc8:	99 27       	eor	r25, r25
 dca:	33 27       	eor	r19, r19
 dcc:	ee 24       	eor	r14, r14
 dce:	ff 24       	eor	r15, r15
 dd0:	a7 01       	movw	r20, r14
 dd2:	e7 01       	movw	r28, r14
 dd4:	05 90       	lpm	r0, Z+
 dd6:	08 94       	sec
 dd8:	07 94       	ror	r0
 dda:	28 f4       	brcc	.+10     	; 0xde6 <__ftoa_engine+0x80>
 ddc:	36 0f       	add	r19, r22
 dde:	e7 1e       	adc	r14, r23
 de0:	f8 1e       	adc	r15, r24
 de2:	49 1f       	adc	r20, r25
 de4:	51 1d       	adc	r21, r1
 de6:	66 0f       	add	r22, r22
 de8:	77 1f       	adc	r23, r23
 dea:	88 1f       	adc	r24, r24
 dec:	99 1f       	adc	r25, r25
 dee:	06 94       	lsr	r0
 df0:	a1 f7       	brne	.-24     	; 0xdda <__ftoa_engine+0x74>
 df2:	05 90       	lpm	r0, Z+
 df4:	07 94       	ror	r0
 df6:	28 f4       	brcc	.+10     	; 0xe02 <__ftoa_engine+0x9c>
 df8:	e7 0e       	add	r14, r23
 dfa:	f8 1e       	adc	r15, r24
 dfc:	49 1f       	adc	r20, r25
 dfe:	56 1f       	adc	r21, r22
 e00:	c1 1d       	adc	r28, r1
 e02:	77 0f       	add	r23, r23
 e04:	88 1f       	adc	r24, r24
 e06:	99 1f       	adc	r25, r25
 e08:	66 1f       	adc	r22, r22
 e0a:	06 94       	lsr	r0
 e0c:	a1 f7       	brne	.-24     	; 0xdf6 <__ftoa_engine+0x90>
 e0e:	05 90       	lpm	r0, Z+
 e10:	07 94       	ror	r0
 e12:	28 f4       	brcc	.+10     	; 0xe1e <__ftoa_engine+0xb8>
 e14:	f8 0e       	add	r15, r24
 e16:	49 1f       	adc	r20, r25
 e18:	56 1f       	adc	r21, r22
 e1a:	c7 1f       	adc	r28, r23
 e1c:	d1 1d       	adc	r29, r1
 e1e:	88 0f       	add	r24, r24
 e20:	99 1f       	adc	r25, r25
 e22:	66 1f       	adc	r22, r22
 e24:	77 1f       	adc	r23, r23
 e26:	06 94       	lsr	r0
 e28:	a1 f7       	brne	.-24     	; 0xe12 <__ftoa_engine+0xac>
 e2a:	05 90       	lpm	r0, Z+
 e2c:	07 94       	ror	r0
 e2e:	20 f4       	brcc	.+8      	; 0xe38 <__ftoa_engine+0xd2>
 e30:	49 0f       	add	r20, r25
 e32:	56 1f       	adc	r21, r22
 e34:	c7 1f       	adc	r28, r23
 e36:	d8 1f       	adc	r29, r24
 e38:	99 0f       	add	r25, r25
 e3a:	66 1f       	adc	r22, r22
 e3c:	77 1f       	adc	r23, r23
 e3e:	88 1f       	adc	r24, r24
 e40:	06 94       	lsr	r0
 e42:	a9 f7       	brne	.-22     	; 0xe2e <__ftoa_engine+0xc8>
 e44:	84 91       	lpm	r24, Z
 e46:	10 95       	com	r17
 e48:	17 70       	andi	r17, 0x07	; 7
 e4a:	41 f0       	breq	.+16     	; 0xe5c <__ftoa_engine+0xf6>
 e4c:	d6 95       	lsr	r29
 e4e:	c7 95       	ror	r28
 e50:	57 95       	ror	r21
 e52:	47 95       	ror	r20
 e54:	f7 94       	ror	r15
 e56:	e7 94       	ror	r14
 e58:	1a 95       	dec	r17
 e5a:	c1 f7       	brne	.-16     	; 0xe4c <__ftoa_engine+0xe6>
 e5c:	e4 e5       	ldi	r30, 0x54	; 84
 e5e:	f0 e0       	ldi	r31, 0x00	; 0
 e60:	68 94       	set
 e62:	15 90       	lpm	r1, Z+
 e64:	15 91       	lpm	r17, Z+
 e66:	35 91       	lpm	r19, Z+
 e68:	65 91       	lpm	r22, Z+
 e6a:	95 91       	lpm	r25, Z+
 e6c:	05 90       	lpm	r0, Z+
 e6e:	7f e2       	ldi	r23, 0x2F	; 47
 e70:	73 95       	inc	r23
 e72:	e1 18       	sub	r14, r1
 e74:	f1 0a       	sbc	r15, r17
 e76:	43 0b       	sbc	r20, r19
 e78:	56 0b       	sbc	r21, r22
 e7a:	c9 0b       	sbc	r28, r25
 e7c:	d0 09       	sbc	r29, r0
 e7e:	c0 f7       	brcc	.-16     	; 0xe70 <__ftoa_engine+0x10a>
 e80:	e1 0c       	add	r14, r1
 e82:	f1 1e       	adc	r15, r17
 e84:	43 1f       	adc	r20, r19
 e86:	56 1f       	adc	r21, r22
 e88:	c9 1f       	adc	r28, r25
 e8a:	d0 1d       	adc	r29, r0
 e8c:	7e f4       	brtc	.+30     	; 0xeac <__ftoa_engine+0x146>
 e8e:	70 33       	cpi	r23, 0x30	; 48
 e90:	11 f4       	brne	.+4      	; 0xe96 <__ftoa_engine+0x130>
 e92:	8a 95       	dec	r24
 e94:	e6 cf       	rjmp	.-52     	; 0xe62 <__ftoa_engine+0xfc>
 e96:	e8 94       	clt
 e98:	01 50       	subi	r16, 0x01	; 1
 e9a:	30 f0       	brcs	.+12     	; 0xea8 <__ftoa_engine+0x142>
 e9c:	08 0f       	add	r16, r24
 e9e:	0a f4       	brpl	.+2      	; 0xea2 <__ftoa_engine+0x13c>
 ea0:	00 27       	eor	r16, r16
 ea2:	02 17       	cp	r16, r18
 ea4:	08 f4       	brcc	.+2      	; 0xea8 <__ftoa_engine+0x142>
 ea6:	20 2f       	mov	r18, r16
 ea8:	23 95       	inc	r18
 eaa:	02 2f       	mov	r16, r18
 eac:	7a 33       	cpi	r23, 0x3A	; 58
 eae:	28 f0       	brcs	.+10     	; 0xeba <__ftoa_engine+0x154>
 eb0:	79 e3       	ldi	r23, 0x39	; 57
 eb2:	7d 93       	st	X+, r23
 eb4:	2a 95       	dec	r18
 eb6:	e9 f7       	brne	.-6      	; 0xeb2 <__ftoa_engine+0x14c>
 eb8:	10 c0       	rjmp	.+32     	; 0xeda <__ftoa_engine+0x174>
 eba:	7d 93       	st	X+, r23
 ebc:	2a 95       	dec	r18
 ebe:	89 f6       	brne	.-94     	; 0xe62 <__ftoa_engine+0xfc>
 ec0:	06 94       	lsr	r0
 ec2:	97 95       	ror	r25
 ec4:	67 95       	ror	r22
 ec6:	37 95       	ror	r19
 ec8:	17 95       	ror	r17
 eca:	17 94       	ror	r1
 ecc:	e1 18       	sub	r14, r1
 ece:	f1 0a       	sbc	r15, r17
 ed0:	43 0b       	sbc	r20, r19
 ed2:	56 0b       	sbc	r21, r22
 ed4:	c9 0b       	sbc	r28, r25
 ed6:	d0 09       	sbc	r29, r0
 ed8:	98 f0       	brcs	.+38     	; 0xf00 <__ftoa_engine+0x19a>
 eda:	23 95       	inc	r18
 edc:	7e 91       	ld	r23, -X
 ede:	73 95       	inc	r23
 ee0:	7a 33       	cpi	r23, 0x3A	; 58
 ee2:	08 f0       	brcs	.+2      	; 0xee6 <__ftoa_engine+0x180>
 ee4:	70 e3       	ldi	r23, 0x30	; 48
 ee6:	7c 93       	st	X, r23
 ee8:	20 13       	cpse	r18, r16
 eea:	b8 f7       	brcc	.-18     	; 0xeda <__ftoa_engine+0x174>
 eec:	7e 91       	ld	r23, -X
 eee:	70 61       	ori	r23, 0x10	; 16
 ef0:	7d 93       	st	X+, r23
 ef2:	30 f0       	brcs	.+12     	; 0xf00 <__ftoa_engine+0x19a>
 ef4:	83 95       	inc	r24
 ef6:	71 e3       	ldi	r23, 0x31	; 49
 ef8:	7d 93       	st	X+, r23
 efa:	70 e3       	ldi	r23, 0x30	; 48
 efc:	2a 95       	dec	r18
 efe:	e1 f7       	brne	.-8      	; 0xef8 <__ftoa_engine+0x192>
 f00:	11 24       	eor	r1, r1
 f02:	ef 90       	pop	r14
 f04:	ff 90       	pop	r15
 f06:	0f 91       	pop	r16
 f08:	1f 91       	pop	r17
 f0a:	cf 91       	pop	r28
 f0c:	df 91       	pop	r29
 f0e:	99 27       	eor	r25, r25
 f10:	87 fd       	sbrc	r24, 7
 f12:	90 95       	com	r25
 f14:	08 95       	ret

00000f16 <__prologue_saves__>:
 f16:	2f 92       	push	r2
 f18:	3f 92       	push	r3
 f1a:	4f 92       	push	r4
 f1c:	5f 92       	push	r5
 f1e:	6f 92       	push	r6
 f20:	7f 92       	push	r7
 f22:	8f 92       	push	r8
 f24:	9f 92       	push	r9
 f26:	af 92       	push	r10
 f28:	bf 92       	push	r11
 f2a:	cf 92       	push	r12
 f2c:	df 92       	push	r13
 f2e:	ef 92       	push	r14
 f30:	ff 92       	push	r15
 f32:	0f 93       	push	r16
 f34:	1f 93       	push	r17
 f36:	cf 93       	push	r28
 f38:	df 93       	push	r29
 f3a:	cd b7       	in	r28, 0x3d	; 61
 f3c:	de b7       	in	r29, 0x3e	; 62
 f3e:	ca 1b       	sub	r28, r26
 f40:	db 0b       	sbc	r29, r27
 f42:	0f b6       	in	r0, 0x3f	; 63
 f44:	f8 94       	cli
 f46:	de bf       	out	0x3e, r29	; 62
 f48:	0f be       	out	0x3f, r0	; 63
 f4a:	cd bf       	out	0x3d, r28	; 61
 f4c:	09 94       	ijmp

00000f4e <__epilogue_restores__>:
 f4e:	2a 88       	ldd	r2, Y+18	; 0x12
 f50:	39 88       	ldd	r3, Y+17	; 0x11
 f52:	48 88       	ldd	r4, Y+16	; 0x10
 f54:	5f 84       	ldd	r5, Y+15	; 0x0f
 f56:	6e 84       	ldd	r6, Y+14	; 0x0e
 f58:	7d 84       	ldd	r7, Y+13	; 0x0d
 f5a:	8c 84       	ldd	r8, Y+12	; 0x0c
 f5c:	9b 84       	ldd	r9, Y+11	; 0x0b
 f5e:	aa 84       	ldd	r10, Y+10	; 0x0a
 f60:	b9 84       	ldd	r11, Y+9	; 0x09
 f62:	c8 84       	ldd	r12, Y+8	; 0x08
 f64:	df 80       	ldd	r13, Y+7	; 0x07
 f66:	ee 80       	ldd	r14, Y+6	; 0x06
 f68:	fd 80       	ldd	r15, Y+5	; 0x05
 f6a:	0c 81       	ldd	r16, Y+4	; 0x04
 f6c:	1b 81       	ldd	r17, Y+3	; 0x03
 f6e:	aa 81       	ldd	r26, Y+2	; 0x02
 f70:	b9 81       	ldd	r27, Y+1	; 0x01
 f72:	ce 0f       	add	r28, r30
 f74:	d1 1d       	adc	r29, r1
 f76:	0f b6       	in	r0, 0x3f	; 63
 f78:	f8 94       	cli
 f7a:	de bf       	out	0x3e, r29	; 62
 f7c:	0f be       	out	0x3f, r0	; 63
 f7e:	cd bf       	out	0x3d, r28	; 61
 f80:	ed 01       	movw	r28, r26
 f82:	08 95       	ret

00000f84 <_exit>:
 f84:	f8 94       	cli

00000f86 <__stop_program>:
 f86:	ff cf       	rjmp	.-2      	; 0xf86 <__stop_program>
