{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1529505025627 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529505025643 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 20 15:30:24 2018 " "Processing started: Wed Jun 20 15:30:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529505025643 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505025643 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Soft-core_CPU -c CPU_main " "Command: quartus_sta Soft-core_CPU -c CPU_main" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505025644 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1529505025991 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505027720 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505027720 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505027814 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505027814 ""}
{ "Info" "ISTA_SDC_FOUND" "output_files/CPU_main.sdc " "Reading SDC File: 'output_files/CPU_main.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505029300 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_GlobalClock " "Node: FPGA_GlobalClock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU_main:CPU_main_0\|CPU_REGISTERS:CPU_REGISTERS_1\|REGISTER_FLIP_FLOP:REGISTER_FILE_14\|s_state_reg\[4\]~DUPLICATE FPGA_GlobalClock " "Register CPU_main:CPU_main_0\|CPU_REGISTERS:CPU_REGISTERS_1\|REGISTER_FLIP_FLOP:REGISTER_FILE_14\|s_state_reg\[4\]~DUPLICATE is being clocked by FPGA_GlobalClock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529505029320 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505029320 "|processor_top_shell|FPGA_GlobalClock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LogisimClockComponent:CLOCKGEN_0\|s_output_regs\[0\] " "Node: LogisimClockComponent:CLOCKGEN_0\|s_output_regs\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU_main:CPU_main_0\|ROM_QUARTUS_16:ROM_QUARTUS_16_1\|ROM_CPU:ROM_CPU_1\|altsyncram:altsyncram_component\|altsyncram_06h1:auto_generated\|ram_block1a11~porta_address_reg3 LogisimClockComponent:CLOCKGEN_0\|s_output_regs\[0\] " "Register CPU_main:CPU_main_0\|ROM_QUARTUS_16:ROM_QUARTUS_16_1\|ROM_CPU:ROM_CPU_1\|altsyncram:altsyncram_component\|altsyncram_06h1:auto_generated\|ram_block1a11~porta_address_reg3 is being clocked by LogisimClockComponent:CLOCKGEN_0\|s_output_regs\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529505029320 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505029320 "|processor_top_shell|LogisimClockComponent:CLOCKGEN_0|s_output_regs[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LogisimClockComponent:CLOCKGEN_0\|s_output_regs\[1\] " "Node: LogisimClockComponent:CLOCKGEN_0\|s_output_regs\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Soft_core_CPU_wrapper_top:CPU_wrapper\|CPU_EN_GEN:CPU_EN_GENERATOR\|CPU_EN_BUFF LogisimClockComponent:CLOCKGEN_0\|s_output_regs\[1\] " "Register Soft_core_CPU_wrapper_top:CPU_wrapper\|CPU_EN_GEN:CPU_EN_GENERATOR\|CPU_EN_BUFF is being clocked by LogisimClockComponent:CLOCKGEN_0\|s_output_regs\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529505029330 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505029330 "|processor_top_shell|LogisimClockComponent:CLOCKGEN_0|s_output_regs[1]"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505029330 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505029330 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "FPGA_GlobalClock " "Virtual clock FPGA_GlobalClock is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505029340 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "LogisimClockComponent:CLOCKGEN_0\|s_output_regs\[1\] " "Virtual clock LogisimClockComponent:CLOCKGEN_0\|s_output_regs\[1\] is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505029340 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "LogisimClockComponent:CLOCKGEN_0\|s_output_regs\[0\] " "Virtual clock LogisimClockComponent:CLOCKGEN_0\|s_output_regs\[0\] is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505029340 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1529505029340 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1529505029360 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505029360 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505029379 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505029380 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505029380 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505029390 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505029390 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1529505029420 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505029530 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505035741 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_GlobalClock " "Node: FPGA_GlobalClock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU_main:CPU_main_0\|CPU_REGISTERS:CPU_REGISTERS_1\|REGISTER_FLIP_FLOP:REGISTER_FILE_14\|s_state_reg\[4\]~DUPLICATE FPGA_GlobalClock " "Register CPU_main:CPU_main_0\|CPU_REGISTERS:CPU_REGISTERS_1\|REGISTER_FLIP_FLOP:REGISTER_FILE_14\|s_state_reg\[4\]~DUPLICATE is being clocked by FPGA_GlobalClock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529505036036 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505036036 "|processor_top_shell|FPGA_GlobalClock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LogisimClockComponent:CLOCKGEN_0\|s_output_regs\[0\] " "Node: LogisimClockComponent:CLOCKGEN_0\|s_output_regs\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU_main:CPU_main_0\|ROM_QUARTUS_16:ROM_QUARTUS_16_1\|ROM_CPU:ROM_CPU_1\|altsyncram:altsyncram_component\|altsyncram_06h1:auto_generated\|ram_block1a11~porta_address_reg3 LogisimClockComponent:CLOCKGEN_0\|s_output_regs\[0\] " "Register CPU_main:CPU_main_0\|ROM_QUARTUS_16:ROM_QUARTUS_16_1\|ROM_CPU:ROM_CPU_1\|altsyncram:altsyncram_component\|altsyncram_06h1:auto_generated\|ram_block1a11~porta_address_reg3 is being clocked by LogisimClockComponent:CLOCKGEN_0\|s_output_regs\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529505036036 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505036036 "|processor_top_shell|LogisimClockComponent:CLOCKGEN_0|s_output_regs[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LogisimClockComponent:CLOCKGEN_0\|s_output_regs\[1\] " "Node: LogisimClockComponent:CLOCKGEN_0\|s_output_regs\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Soft_core_CPU_wrapper_top:CPU_wrapper\|CPU_EN_GEN:CPU_EN_GENERATOR\|CPU_EN_BUFF LogisimClockComponent:CLOCKGEN_0\|s_output_regs\[1\] " "Register Soft_core_CPU_wrapper_top:CPU_wrapper\|CPU_EN_GEN:CPU_EN_GENERATOR\|CPU_EN_BUFF is being clocked by LogisimClockComponent:CLOCKGEN_0\|s_output_regs\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529505036036 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505036036 "|processor_top_shell|LogisimClockComponent:CLOCKGEN_0|s_output_regs[1]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505036036 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "FPGA_GlobalClock " "Virtual clock FPGA_GlobalClock is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505036048 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "LogisimClockComponent:CLOCKGEN_0\|s_output_regs\[1\] " "Virtual clock LogisimClockComponent:CLOCKGEN_0\|s_output_regs\[1\] is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505036048 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "LogisimClockComponent:CLOCKGEN_0\|s_output_regs\[0\] " "Virtual clock LogisimClockComponent:CLOCKGEN_0\|s_output_regs\[0\] is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505036048 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505036050 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505036056 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505036056 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505036056 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505036066 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505036066 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1529505036086 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505036486 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505042345 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_GlobalClock " "Node: FPGA_GlobalClock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU_main:CPU_main_0\|CPU_REGISTERS:CPU_REGISTERS_1\|REGISTER_FLIP_FLOP:REGISTER_FILE_14\|s_state_reg\[4\]~DUPLICATE FPGA_GlobalClock " "Register CPU_main:CPU_main_0\|CPU_REGISTERS:CPU_REGISTERS_1\|REGISTER_FLIP_FLOP:REGISTER_FILE_14\|s_state_reg\[4\]~DUPLICATE is being clocked by FPGA_GlobalClock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529505042662 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505042662 "|processor_top_shell|FPGA_GlobalClock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LogisimClockComponent:CLOCKGEN_0\|s_output_regs\[0\] " "Node: LogisimClockComponent:CLOCKGEN_0\|s_output_regs\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU_main:CPU_main_0\|ROM_QUARTUS_16:ROM_QUARTUS_16_1\|ROM_CPU:ROM_CPU_1\|altsyncram:altsyncram_component\|altsyncram_06h1:auto_generated\|ram_block1a11~porta_address_reg3 LogisimClockComponent:CLOCKGEN_0\|s_output_regs\[0\] " "Register CPU_main:CPU_main_0\|ROM_QUARTUS_16:ROM_QUARTUS_16_1\|ROM_CPU:ROM_CPU_1\|altsyncram:altsyncram_component\|altsyncram_06h1:auto_generated\|ram_block1a11~porta_address_reg3 is being clocked by LogisimClockComponent:CLOCKGEN_0\|s_output_regs\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529505042662 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505042662 "|processor_top_shell|LogisimClockComponent:CLOCKGEN_0|s_output_regs[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LogisimClockComponent:CLOCKGEN_0\|s_output_regs\[1\] " "Node: LogisimClockComponent:CLOCKGEN_0\|s_output_regs\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Soft_core_CPU_wrapper_top:CPU_wrapper\|CPU_EN_GEN:CPU_EN_GENERATOR\|CPU_EN_BUFF LogisimClockComponent:CLOCKGEN_0\|s_output_regs\[1\] " "Register Soft_core_CPU_wrapper_top:CPU_wrapper\|CPU_EN_GEN:CPU_EN_GENERATOR\|CPU_EN_BUFF is being clocked by LogisimClockComponent:CLOCKGEN_0\|s_output_regs\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529505042662 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505042662 "|processor_top_shell|LogisimClockComponent:CLOCKGEN_0|s_output_regs[1]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505042663 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "FPGA_GlobalClock " "Virtual clock FPGA_GlobalClock is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505042666 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "LogisimClockComponent:CLOCKGEN_0\|s_output_regs\[1\] " "Virtual clock LogisimClockComponent:CLOCKGEN_0\|s_output_regs\[1\] is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505042666 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "LogisimClockComponent:CLOCKGEN_0\|s_output_regs\[0\] " "Virtual clock LogisimClockComponent:CLOCKGEN_0\|s_output_regs\[0\] is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505042666 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505042669 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505042669 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505042669 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505042679 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505042679 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1529505042699 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_GlobalClock " "Node: FPGA_GlobalClock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU_main:CPU_main_0\|CPU_REGISTERS:CPU_REGISTERS_1\|REGISTER_FLIP_FLOP:REGISTER_FILE_14\|s_state_reg\[4\]~DUPLICATE FPGA_GlobalClock " "Register CPU_main:CPU_main_0\|CPU_REGISTERS:CPU_REGISTERS_1\|REGISTER_FLIP_FLOP:REGISTER_FILE_14\|s_state_reg\[4\]~DUPLICATE is being clocked by FPGA_GlobalClock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529505043166 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505043166 "|processor_top_shell|FPGA_GlobalClock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LogisimClockComponent:CLOCKGEN_0\|s_output_regs\[0\] " "Node: LogisimClockComponent:CLOCKGEN_0\|s_output_regs\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU_main:CPU_main_0\|ROM_QUARTUS_16:ROM_QUARTUS_16_1\|ROM_CPU:ROM_CPU_1\|altsyncram:altsyncram_component\|altsyncram_06h1:auto_generated\|ram_block1a11~porta_address_reg3 LogisimClockComponent:CLOCKGEN_0\|s_output_regs\[0\] " "Register CPU_main:CPU_main_0\|ROM_QUARTUS_16:ROM_QUARTUS_16_1\|ROM_CPU:ROM_CPU_1\|altsyncram:altsyncram_component\|altsyncram_06h1:auto_generated\|ram_block1a11~porta_address_reg3 is being clocked by LogisimClockComponent:CLOCKGEN_0\|s_output_regs\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529505043167 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505043167 "|processor_top_shell|LogisimClockComponent:CLOCKGEN_0|s_output_regs[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LogisimClockComponent:CLOCKGEN_0\|s_output_regs\[1\] " "Node: LogisimClockComponent:CLOCKGEN_0\|s_output_regs\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Soft_core_CPU_wrapper_top:CPU_wrapper\|CPU_EN_GEN:CPU_EN_GENERATOR\|CPU_EN_BUFF LogisimClockComponent:CLOCKGEN_0\|s_output_regs\[1\] " "Register Soft_core_CPU_wrapper_top:CPU_wrapper\|CPU_EN_GEN:CPU_EN_GENERATOR\|CPU_EN_BUFF is being clocked by LogisimClockComponent:CLOCKGEN_0\|s_output_regs\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529505043167 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505043167 "|processor_top_shell|LogisimClockComponent:CLOCKGEN_0|s_output_regs[1]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505043167 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "FPGA_GlobalClock " "Virtual clock FPGA_GlobalClock is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505043169 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "LogisimClockComponent:CLOCKGEN_0\|s_output_regs\[1\] " "Virtual clock LogisimClockComponent:CLOCKGEN_0\|s_output_regs\[1\] is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505043169 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "LogisimClockComponent:CLOCKGEN_0\|s_output_regs\[0\] " "Virtual clock LogisimClockComponent:CLOCKGEN_0\|s_output_regs\[0\] is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505043169 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505043169 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505043169 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505043179 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505043179 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505043179 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505046862 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505046872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 25 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1269 " "Peak virtual memory: 1269 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529505047072 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 20 15:30:47 2018 " "Processing ended: Wed Jun 20 15:30:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529505047072 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529505047072 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529505047072 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529505047072 ""}
