#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon May 10 16:48:01 2021
# Process ID: 14580
# Current directory: /home/wangzhao/booksim2
# Command line: vivado
# Log file: /home/wangzhao/booksim2/vivado.log
# Journal file: /home/wangzhao/booksim2/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_1 /home/wangzhao/booksim2/project_1 -part xc7vx485tffg1157-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
add_files {/home/wangzhao/code/MAERI_VERILOG/mkRN_ReductionNetwork.v /home/wangzhao/code/MAERI_VERILOG/mkDN_SubTree_IngressNIC.v /home/wangzhao/code/MAERI_VERILOG/mkLI_INT16Multiplier.v /home/wangzhao/code/MAERI_VERILOG/mkRN_SglReductionSwitch_EgressNIC.v /home/wangzhao/code/MAERI_VERILOG/mkSC_INT16Adder.v /home/wangzhao/code/MAERI_VERILOG/mkRN_SglReductionSwitch_Controller.v /home/wangzhao/code/MAERI_VERILOG/mkRN_DblReductionSwitch_IngressNIC.v /home/wangzhao/code/MAERI_VERILOG/mkDN_DistributionSwitch.v /home/wangzhao/code/MAERI_VERILOG/mkMN_MultiplierSwitch.v /home/wangzhao/code/MAERI_VERILOG/mkLI_INT16Adder.v /home/wangzhao/code/MAERI_VERILOG/mkDN_SubTree.v /home/wangzhao/code/MAERI_VERILOG/mkRN_SglReductionSwitch.v /home/wangzhao/code/MAERI_VERILOG/mkMN_MultiplierNetwork.v /home/wangzhao/code/MAERI_VERILOG/mkRN_DblReductionSwitch_EgressNIC.v /home/wangzhao/code/MAERI_VERILOG/mkRN_DblReductionSwitch_Datapath.v /home/wangzhao/code/MAERI_VERILOG/mkDN_SubTree_Controller.v /home/wangzhao/code/MAERI_VERILOG/mkDN_IngressNIC.v /home/wangzhao/code/MAERI_VERILOG/mkRN_DblReductionSwitch_Controller.v /home/wangzhao/code/MAERI_VERILOG/mkRN_SglReductionSwitch_IngressNIC.v /home/wangzhao/code/MAERI_VERILOG/mkDN_DistributionSwitch_Controller.v /home/wangzhao/code/MAERI_VERILOG/mkMN_MultiplierSwitch_NIC.v /home/wangzhao/code/MAERI_VERILOG/mkDN_SubTree_EgressNIC.v /home/wangzhao/code/MAERI_VERILOG/mkSC_INT16Multiplier.v /home/wangzhao/code/MAERI_VERILOG/mkRN_CollectionBus.v /home/wangzhao/code/MAERI_VERILOG/mkDN_DistributionNetwork.v /home/wangzhao/code/MAERI_VERILOG/mkRN_DblReductionSwitch.v /home/wangzhao/code/MAERI_VERILOG/mkDN_DistributionSwitch_NIC.v /home/wangzhao/code/MAERI_VERILOG/mkMN_MultiplierSwitch_Controller.v /home/wangzhao/code/MAERI_VERILOG/mkRN_SglReductionSwitch_Datapath.v /home/wangzhao/code/MAERI_VERILOG/mkDN_EgressNIC.v /home/wangzhao/code/MAERI_VERILOG/mkMAERI_Accelerator.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 32
[Mon May 10 16:51:08 2021] Launched synth_1...
Run output will be captured here: /home/wangzhao/booksim2/project_1/project_1.runs/synth_1/runme.log
