Running: F:\tools\programming\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o F:/Meyas/computer_architecture_lab/2018_topic3/2018_topic3_student/sim_mips_isim_beh.exe -prj F:/Meyas/computer_architecture_lab/2018_topic3/2018_topic3_student/sim_mips_beh.prj work.sim_mips work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "F:/Meyas/computer_architecture_lab/2018_topic3/2018_topic3_student/regfile.v" into library work
Analyzing Verilog file "F:/Meyas/computer_architecture_lab/2018_topic3/2018_topic3_student/alu.v" into library work
Analyzing Verilog file "F:/Meyas/computer_architecture_lab/2018_topic3/2018_topic3_student/datapath.v" into library work
Analyzing Verilog file "F:/Meyas/computer_architecture_lab/2018_topic3/2018_topic3_student/controller.v" into library work
Analyzing Verilog file "F:/Meyas/computer_architecture_lab/2018_topic3/2018_topic3_student/mips_core.v" into library work
Analyzing Verilog file "F:/Meyas/computer_architecture_lab/2018_topic3/2018_topic3_student/inst_rom.v" into library work
Analyzing Verilog file "F:/Meyas/computer_architecture_lab/2018_topic3/2018_topic3_student/data_ram.v" into library work
Analyzing Verilog file "F:/Meyas/computer_architecture_lab/2018_topic3/2018_topic3_student/mips.v" into library work
Analyzing Verilog file "F:/Meyas/computer_architecture_lab/2018_topic3/2018_topic3_student/sim_mips.v" into library work
Analyzing Verilog file "F:/tools/programming/ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module controller
Compiling module regfile
Compiling module alu
Compiling module datapath
Compiling module mips_core
Compiling module inst_rom
Compiling module data_ram
Compiling module mips
Compiling module sim_mips
Compiling module glbl
Time Resolution for simulation is 1ps.
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: 系统找不到指定的路径。, "isim\sim_mips_isim_beh.exe.sim\libPortability.dll".
Compiled 10 Verilog Units
Built simulation executable F:/Meyas/computer_architecture_lab/2018_topic3/2018_topic3_student/sim_mips_isim_beh.exe
Fuse Memory Usage: 29140 KB
Fuse CPU Usage: 374 ms
