FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"CLK100_P";
2"UN$1$CSMD0603$I10$A";
3"CLK100_N";
4"CHANGE_CLK2_N";
5"UN$1$CSMD0603$I10$B";
6"CHANGE_CLK2_P";
7"USE_DEFAULT_N";
8"USE_DEFAULT_P";
9"USE_BCKP_P";
10"USE_BCKP_N";
11"GND\G";
12"VCC\G";
13"GND\G";
14"VEE\G";
15"GND\G";
16"VEE\G";
17"BCKP_CLK2_N";
18"BCKP_CLK2_P";
19"DEFAULT_CLK2_P";
20"DEFAULT_CLK2_N";
21"CHOSEN_CLK_P";
22"CHOSEN_CLK_N";
23"BCKP_CLK3_N";
24"BCKP_CLK3_P";
25"CHANGE_CLK_P";
26"CHANGE_CLK_N";
27"BCKP_USED";
28"VEE\G";
29"CLK100_TTL";
30"CHOSEN_CLK2_N";
31"CHOSEN_CLK2_P";
%"MC10E116"
"1","(-1750,3175)","0","ecl","I1";
;
$LOCATION"U21"
CDS_LOCATION"U21"
$SEC"1"
CDS_SEC"1"
ROOM"CHANGE_CLKS"
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-175,400,175,-275";
"VEE"
$PN"1"2;
"GND0"
$PN"7"5;
"VBB"
$PN"2"0;
"D0"
$PN"3"25;
"D1"
$PN"5"26;
"D2"
$PN"27"25;
"D3"
$PN"25"31;
"D4"
$PN"23"0;
"D0* \B"
$PN"4"26;
"D1* \B"
$PN"6"25;
"D2* \B"
$PN"28"26;
"D3* \B"
$PN"26"30;
"D4* \B"
$PN"24"0;
"Q0"
$PN"8"9;
"Q1"
$PN"11"8;
"Q2"
$PN"14"6;
"Q3"
$PN"17"3;
"Q4"
$PN"20"0;
"Q0* \B"
$PN"9"10;
"Q1* \B"
$PN"12"7;
"Q2* \B"
$PN"15"4;
"Q3* \B"
$PN"18"1;
"Q4* \B"
$PN"21"0;
"GND1"
$PN"10"5;
"GND2"
$PN"13"5;
"GND3"
$PN"16"5;
"GND4"
$PN"19"5;
"GND5"
$PN"22"5;
%"CSMD0603"
"1","(-1850,3800)","0","capacitors","I10";
;
$LOCATION"C26"
CDS_LOCATION"C26"
$SEC"1"
CDS_SEC"1"
ROOM"CHANGE_CLKS"
PART_NAME"CSMD0603"
VALUE"0.1UF"
VOLTAGE"50V"
PACKTYPE"0603"
POSTOL"10%"
CDS_LIB"capacitors"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
TOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX";
"B<0>"
$PN"2"5;
"A<0>"
$PN"1"2;
%"INPORT"
"1","(-2575,3425)","0","standard","I11";
;
ROOM"CHANGE_CLKS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"25;
%"INPORT"
"1","(-2575,3375)","0","standard","I12";
;
ROOM"CHANGE_CLKS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"26;
%"INPORT"
"1","(-2150,4450)","0","standard","I13";
;
ROOM"CHANGE_CLKS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"19;
%"INPORT"
"1","(-2150,4400)","0","standard","I14";
;
ROOM"CHANGE_CLKS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"20;
%"INPORT"
"1","(-2150,4275)","0","standard","I15";
;
ROOM"CHANGE_CLKS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"18;
%"INPORT"
"1","(-2150,4225)","0","standard","I16";
;
ROOM"CHANGE_CLKS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"17;
%"INPORT"
"1","(-500,4625)","0","standard","I17";
;
ROOM"CHANGE_CLKS"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"24;
%"INPORT"
"1","(-500,4550)","0","standard","I18";
;
ROOM"CHANGE_CLKS"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"23;
%"OUTPORT"
"1","(-175,2000)","0","standard","I19";
;
OFFPAGE"TRUE"
CDS_LIB"standard"
ROOM"CHANGE_CLKS";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"27;
%"SY100EL05"
"1","(-825,3525)","0","ttl","I2";
;
$LOCATION"U22"
CDS_LOCATION"U22"
$SEC"1"
CDS_SEC"1"
ROOM"CHANGE_CLKS"
CDS_LMAN_SYM_OUTLINE"-125,225,125,-125"
CDS_LIB"ttl";
"Q* \B"
$PN"6"22;
"Q"
$PN"7"21;
"VEE"
$PN"5"16;
"GND"
$PN"8"15;
"D_B* \B"
$PN"4"10;
"D_B"
$PN"3"9;
"D_A* \B"
$PN"2"20;
"D_A"
$PN"1"19;
%"OUTPORT"
"1","(-175,1925)","0","standard","I20";
;
OFFPAGE"TRUE"
CDS_LIB"standard"
ROOM"CHANGE_CLKS";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"29;
%"OUTPORT"
"1","(-1750,2625)","2","standard","I21";
;
ROOM"CHANGE_CLKS"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"3;
%"OUTPORT"
"1","(-1750,2725)","2","standard","I22";
;
ROOM"CHANGE_CLKS"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"1;
%"SY100EL05"
"1","(-825,3000)","0","ttl","I3";
;
$LOCATION"U23"
CDS_LOCATION"U23"
$SEC"1"
CDS_SEC"1"
ROOM"CHANGE_CLKS"
CDS_LMAN_SYM_OUTLINE"-125,225,125,-125"
CDS_LIB"ttl";
"Q* \B"
$PN"6"22;
"Q"
$PN"7"21;
"VEE"
$PN"5"14;
"GND"
$PN"8"13;
"D_B* \B"
$PN"4"17;
"D_B"
$PN"3"18;
"D_A* \B"
$PN"2"7;
"D_A"
$PN"1"8;
%"SS22SDP2"
"1","(500,3300)","2","misc","I4";
;
$LOCATION"U25"
CDS_LOCATION"U25"
$SEC"1"
CDS_SEC"1"
ROOM"CHANGE_CLKS"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-150,150,150,-150";
"T_B2"
$PN"6"22;
"T_B1"
$PN"3"21;
"T_A2"
$PN"4"23;
"T_A1"
$PN"1"24;
"P1"
$PN"2"31;
"P2"
$PN"5"30;
%"MC10H125"
"1","(-800,1850)","0","ecl","I5";
;
$LOCATION"U24"
CDS_LOCATION"U24"
$SEC"1"
CDS_SEC"1"
ROOM"CHANGE_CLKS"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-200"
CDS_LIB"ecl";
"VCC"
$PN"12"12;
"GND"
$PN"20"11;
"VEE"
$PN"10"28;
"Q4"
$PN"17"0;
"Q3"
$PN"15"0;
"Q2"
$PN"7"29;
"Q1"
$PN"5"27;
"D4* \B"
$PN"18"0;
"D3* \B"
$PN"13"0;
"D2* \B"
$PN"8"30;
"D1* \B"
$PN"3"4;
"D4"
$PN"19"0;
"D3"
$PN"14"0;
"D2"
$PN"9"31;
"D1"
$PN"4"6;
"VBB"
$PN"2"0;
%"CSMD0603"
"1","(-975,2325)","0","capacitors","I6";
;
$LOCATION"C27"
CDS_LOCATION"C27"
$SEC"1"
CDS_SEC"1"
ROOM"CHANGE_CLKS"
VALUE"0.1UF"
PACKTYPE"0603"
VOLTAGE"50V"
PART_NAME"CSMD0603"
TOL"10%"
CDS_LIB"capacitors"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%";
"B<0>"
$PN"2"11;
"A<0>"
$PN"1"28;
%"CSMD0603"
"1","(-600,2325)","0","capacitors","I7";
;
$LOCATION"C30"
CDS_LOCATION"C30"
$SEC"1"
CDS_SEC"1"
ROOM"CHANGE_CLKS"
PART_NAME"CSMD0603"
VALUE"0.1UF"
PACKTYPE"0603"
VOLTAGE"50V"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
TOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%";
"B<0>"
$PN"2"12;
"A<0>"
$PN"1"11;
%"CSMD0603"
"1","(-775,3350)","0","capacitors","I8";
;
$LOCATION"C28"
CDS_LOCATION"C28"
$SEC"1"
CDS_SEC"1"
ROOM"CHANGE_CLKS"
PART_NAME"CSMD0603"
VALUE"0.1UF"
PACKTYPE"0603"
VOLTAGE"50V"
POSTOL"10%"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
TOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TOL_ON_OFF"ON";
"B<0>"
$PN"2"14;
"A<0>"
$PN"1"13;
%"CSMD0603"
"1","(-675,3900)","0","capacitors","I9";
;
$LOCATION"C29"
CDS_LOCATION"C29"
$SEC"1"
CDS_SEC"1"
ROOM"CHANGE_CLKS"
PART_NAME"CSMD0603"
PACKTYPE"0603"
VALUE"0.1UF"
VOLTAGE"50V"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
TOL"10%"
POSTOL"10%";
"B<0>"
$PN"2"16;
"A<0>"
$PN"1"15;
END.
