INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker_control
WARNING: [VRFC 10-1315] redeclaration of ansi port audio_sdin is not allowed [D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sources_1/new/speaker_control.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.srcs/sim_1/new/speaker_control_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker_control_t
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab081/Lab081.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
