`timescale 1 ns / 1 ps
// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
module __rs_input_buffer #(
    parameter LUT_COUNT = 2,
    parameter DATA_WIDTH = 32
) (
    input ap_clk,
    input [DATA_WIDTH-1:0] data_in
);
    wire [DATA_WIDTH-1:0] data    [LUT_COUNT:0];
    genvar i, j;
    // LUT_COUNT levels of concatenated LUTs
    generate
        for (i = 0; i < LUT_COUNT; i = i + 1) begin
            for (j = 0; j < DATA_WIDTH; j = j + 1) begin
                (* DONT_TOUCH = "yes" *) LUT6 #(
                    .INIT(64'h0000000000000000) // Specify LUT Contents
                ) LUT6_inst (
                    .O(data[i+1][j]), // LUT general output
                    .I0(data[i][j]), // LUT input
                    .I1(1'b0), // LUT input
                    .I2(1'b0), // LUT input
                    .I3(1'b0), // LUT input
                    .I4(1'b0), // LUT input
                    .I5(1'b0) // LUT input
                );
            end
        end
    endgenerate
    // connect to input ports of FFs
    generate
        for (j = 0; j < DATA_WIDTH; j = j + 1) begin
            (* DONT_TOUCH = "yes" *) FDRE #(
                .INIT(1'b0) // Initial value of register (1'b0 or 1'b1)
            ) FDRE_inst (
                .Q(), // 1-bit Data output
                .C(ap_clk), // 1-bit Clock input
                .CE(1'b1), // 1-bit Clock enable input
                .R(1'b0), // 1-bit Synchronous reset input
                .D(data[LUT_COUNT][j]) // 1-bit Data input
            );
        end
    endgenerate
    assign data[0]    = data_in;     // input
endmodule
