Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Jan 22 22:53:59 2025
| Host         : quil running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Part_3_timing_summary_routed.rpt -pb Part_3_timing_summary_routed.pb -rpx Part_3_timing_summary_routed.rpx -warn_on_violation
| Design       : Part_3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A
                            (input port)
  Destination:            Z
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.280ns  (logic 4.410ns (53.261%)  route 3.870ns (46.739%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  A_IBUF_inst/O
                         net (fo=5, routed)           2.153     3.609    A_IBUF
    SLICE_X65Y75         LUT2 (Prop_lut2_I1_O)        0.150     3.759 r  Z_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.717     5.476    Z_OBUF
    N2                   OBUF (Prop_obuf_I_O)         2.804     8.280 r  Z_OBUF_inst/O
                         net (fo=0)                   0.000     8.280    Z
    N2                                                                r  Z (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B
                            (input port)
  Destination:            W
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.239ns  (logic 4.426ns (53.725%)  route 3.812ns (46.275%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  B (IN)
                         net (fo=0)                   0.000     0.000    B
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  B_IBUF_inst/O
                         net (fo=4, routed)           2.150     3.605    B_IBUF
    SLICE_X65Y75         LUT2 (Prop_lut2_I1_O)        0.152     3.757 r  W_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.663     5.420    W_OBUF
    P3                   OBUF (Prop_obuf_I_O)         2.819     8.239 r  W_OBUF_inst/O
                         net (fo=0)                   0.000     8.239    W
    P3                                                                r  W (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B
                            (input port)
  Destination:            Y
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.197ns  (logic 4.182ns (51.018%)  route 4.015ns (48.982%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  B (IN)
                         net (fo=0)                   0.000     0.000    B
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  B_IBUF_inst/O
                         net (fo=4, routed)           2.150     3.605    B_IBUF
    SLICE_X65Y75         LUT2 (Prop_lut2_I0_O)        0.124     3.729 r  Y_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.865     5.594    Y_OBUF
    N1                   OBUF (Prop_obuf_I_O)         2.603     8.197 r  Y_OBUF_inst/O
                         net (fo=0)                   0.000     8.197    Y
    N1                                                                r  Y (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A
                            (input port)
  Destination:            X
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.006ns  (logic 4.181ns (52.218%)  route 3.825ns (47.782%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  A_IBUF_inst/O
                         net (fo=5, routed)           2.153     3.609    A_IBUF
    SLICE_X65Y75         LUT2 (Prop_lut2_I0_O)        0.124     3.733 r  X_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.672     5.406    X_OBUF
    N3                   OBUF (Prop_obuf_I_O)         2.600     8.006 r  X_OBUF_inst/O
                         net (fo=0)                   0.000     8.006    X
    N3                                                                r  X (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A
                            (input port)
  Destination:            S
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.403ns  (logic 4.189ns (56.579%)  route 3.215ns (43.421%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  A (IN)
                         net (fo=0)                   0.000     0.000    A
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  A_IBUF_inst/O
                         net (fo=5, routed)           1.550     3.006    A_IBUF
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.130 r  S_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.664     4.795    S_OBUF
    P1                   OBUF (Prop_obuf_I_O)         2.608     7.403 r  S_OBUF_inst/O
                         net (fo=0)                   0.000     7.403    S
    P1                                                                r  S (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A
                            (input port)
  Destination:            S
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.322ns  (logic 1.395ns (60.058%)  route 0.928ns (39.942%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  A (IN)
                         net (fo=0)                   0.000     0.000    A
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  A_IBUF_inst/O
                         net (fo=5, routed)           0.596     0.820    A_IBUF
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.865 r  S_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.331     1.197    S_OBUF
    P1                   OBUF (Prop_obuf_I_O)         1.125     2.322 r  S_OBUF_inst/O
                         net (fo=0)                   0.000     2.322    S
    P1                                                                r  S (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B
                            (input port)
  Destination:            X
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.565ns  (logic 1.386ns (54.032%)  route 1.179ns (45.968%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  B (IN)
                         net (fo=0)                   0.000     0.000    B
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  B_IBUF_inst/O
                         net (fo=4, routed)           0.852     1.075    B_IBUF
    SLICE_X65Y75         LUT2 (Prop_lut2_I1_O)        0.045     1.120 r  X_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.327     1.447    X_OBUF
    N3                   OBUF (Prop_obuf_I_O)         1.117     2.565 r  X_OBUF_inst/O
                         net (fo=0)                   0.000     2.565    X
    N3                                                                r  X (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A
                            (input port)
  Destination:            Y
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.633ns  (logic 1.389ns (52.764%)  route 1.244ns (47.236%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  A (IN)
                         net (fo=0)                   0.000     0.000    A
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  A_IBUF_inst/O
                         net (fo=5, routed)           0.839     1.064    A_IBUF
    SLICE_X65Y75         LUT2 (Prop_lut2_I1_O)        0.045     1.109 r  Y_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.404     1.513    Y_OBUF
    N1                   OBUF (Prop_obuf_I_O)         1.120     2.633 r  Y_OBUF_inst/O
                         net (fo=0)                   0.000     2.633    Y
    N1                                                                r  Y (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A
                            (input port)
  Destination:            W
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.637ns  (logic 1.468ns (55.675%)  route 1.169ns (44.325%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  A_IBUF_inst/O
                         net (fo=5, routed)           0.839     1.064    A_IBUF
    SLICE_X65Y75         LUT2 (Prop_lut2_I0_O)        0.049     1.113 r  W_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.330     1.442    W_OBUF
    P3                   OBUF (Prop_obuf_I_O)         1.195     2.637 r  W_OBUF_inst/O
                         net (fo=0)                   0.000     2.637    W
    P3                                                                r  W (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B
                            (input port)
  Destination:            Z
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.662ns  (logic 1.448ns (54.410%)  route 1.214ns (45.590%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  B (IN)
                         net (fo=0)                   0.000     0.000    B
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  B_IBUF_inst/O
                         net (fo=4, routed)           0.852     1.075    B_IBUF
    SLICE_X65Y75         LUT2 (Prop_lut2_I0_O)        0.044     1.119 r  Z_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.362     1.481    Z_OBUF
    N2                   OBUF (Prop_obuf_I_O)         1.181     2.662 r  Z_OBUF_inst/O
                         net (fo=0)                   0.000     2.662    Z
    N2                                                                r  Z (OUT)
  -------------------------------------------------------------------    -------------------





