# NASSCOM-VSD-SoC-Design
## Advanced Physical Design using OpenLANE/Sky130
### Table of Contents
1. [Inception of open-source EDA, OpenLANE and Sky130 PDK](https://gitlab.com/gab13c/openlane-workshop.git)
    - [How to talk to computers](https://gitlab.com/gab13c/openlane-workshop.git)
    - [SoC design and OpenLANE](https://gitlab.com/gab13c/openlane-workshop.git)
    - [Getting familiar to open-source EDA tools](https://gitlab.com/gab13c/openlane-workshop.git)
2. [Good floorplan vs bad floorplan and introduction to library cells](https://gitlab.com/gab13c/openlane-workshop.git)
    - [Chip FLoor planning considerations](https://gitlab.com/gab13c/openlane-workshop.git)
    - [Library Binding and Placement](https://gitlab.com/gab13c/openlane-workshop.git)
    - [Cell design and characterization flows](https://gitlab.com/gab13c/openlane-workshop.git)
    - [General timing characterization parameters](https://gitlab.com/gab13c/openlane-workshop.git)
3. [Design library cell using Magic Layout and ngspice characterization](https://gitlab.com/gab13c/openlane-workshop.git)
    - [Labs for CMOS inverter ngspice simulations](https://gitlab.com/gab13c/openlane-workshop.git)
4. [Pre-layout timing analysis and importance of good clock tree](https://gitlab.com/gab13c/openlane-workshop.git)
5. [Final steps for RTL2GDS using tritonRoute and openSTA](https://gitlab.com/gab13c/openlane-workshop.git)

### Inception of open-source EDA, OpenLANE and Sky130 PDK
#### How to talk to computers
The Arduino Leonardo 
