ARM GAS  /tmp/ccgaOxl0.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32l4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_MspInit:
  27              	.LFB317:
  28              		.file 1 "Core/Src/stm32l4xx_hal_msp.c"
   1:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32l4xx_hal_msp.c **** /**
   3:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32l4xx_hal_msp.c ****   * @file         stm32l4xx_hal_msp.c
   5:Core/Src/stm32l4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32l4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32l4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32l4xx_hal_msp.c ****   *
  10:Core/Src/stm32l4xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32l4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32l4xx_hal_msp.c ****   *
  13:Core/Src/stm32l4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32l4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32l4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32l4xx_hal_msp.c ****   *
  17:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32l4xx_hal_msp.c ****   */
  19:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32l4xx_hal_msp.c **** 
  21:Core/Src/stm32l4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32l4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32l4xx_hal_msp.c **** 
  25:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32l4xx_hal_msp.c **** 
  27:Core/Src/stm32l4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32l4xx_hal_msp.c **** 
  30:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  /tmp/ccgaOxl0.s 			page 2


  31:Core/Src/stm32l4xx_hal_msp.c **** 
  32:Core/Src/stm32l4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32l4xx_hal_msp.c **** 
  35:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32l4xx_hal_msp.c **** 
  37:Core/Src/stm32l4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32l4xx_hal_msp.c **** 
  40:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32l4xx_hal_msp.c **** 
  42:Core/Src/stm32l4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32l4xx_hal_msp.c **** 
  45:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32l4xx_hal_msp.c **** 
  47:Core/Src/stm32l4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32l4xx_hal_msp.c **** 
  50:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32l4xx_hal_msp.c **** 
  52:Core/Src/stm32l4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32l4xx_hal_msp.c **** 
  55:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32l4xx_hal_msp.c **** 
  57:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32l4xx_hal_msp.c **** 
  59:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32l4xx_hal_msp.c **** /**
  61:Core/Src/stm32l4xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32l4xx_hal_msp.c ****   */
  63:Core/Src/stm32l4xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32l4xx_hal_msp.c **** {
  29              		.loc 1 64 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              		.cfi_def_cfa_offset 8
  65:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  66:Core/Src/stm32l4xx_hal_msp.c **** 
  67:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  68:Core/Src/stm32l4xx_hal_msp.c **** 
  69:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  36              		.loc 1 69 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 69 3 view .LVU2
  39              		.loc 1 69 3 view .LVU3
  40 0002 0A4B     		ldr	r3, .L3
  41 0004 1A6E     		ldr	r2, [r3, #96]
  42 0006 42F00102 		orr	r2, r2, #1
  43 000a 1A66     		str	r2, [r3, #96]
  44              		.loc 1 69 3 view .LVU4
  45 000c 1A6E     		ldr	r2, [r3, #96]
  46 000e 02F00102 		and	r2, r2, #1
ARM GAS  /tmp/ccgaOxl0.s 			page 3


  47 0012 0092     		str	r2, [sp]
  48              		.loc 1 69 3 view .LVU5
  49 0014 009A     		ldr	r2, [sp]
  50              	.LBE2:
  70:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 70 3 view .LVU6
  52              	.LBB3:
  53              		.loc 1 70 3 view .LVU7
  54              		.loc 1 70 3 view .LVU8
  55 0016 9A6D     		ldr	r2, [r3, #88]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c 9A65     		str	r2, [r3, #88]
  58              		.loc 1 70 3 view .LVU9
  59 001e 9B6D     		ldr	r3, [r3, #88]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 70 3 view .LVU10
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  71:Core/Src/stm32l4xx_hal_msp.c **** 
  72:Core/Src/stm32l4xx_hal_msp.c ****   /* System interrupt init*/
  73:Core/Src/stm32l4xx_hal_msp.c **** 
  74:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  75:Core/Src/stm32l4xx_hal_msp.c **** 
  76:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  77:Core/Src/stm32l4xx_hal_msp.c **** }
  65              		.loc 1 77 1 is_stmt 0 view .LVU11
  66 0028 02B0     		add	sp, sp, #8
  67              		.cfi_def_cfa_offset 0
  68              		@ sp needed
  69 002a 7047     		bx	lr
  70              	.L4:
  71              		.align	2
  72              	.L3:
  73 002c 00100240 		.word	1073876992
  74              		.cfi_endproc
  75              	.LFE317:
  77              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  78              		.align	1
  79              		.global	HAL_ADC_MspInit
  80              		.syntax unified
  81              		.thumb
  82              		.thumb_func
  83              		.fpu fpv4-sp-d16
  85              	HAL_ADC_MspInit:
  86              	.LVL0:
  87              	.LFB318:
  78:Core/Src/stm32l4xx_hal_msp.c **** 
  79:Core/Src/stm32l4xx_hal_msp.c **** /**
  80:Core/Src/stm32l4xx_hal_msp.c **** * @brief ADC MSP Initialization
  81:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  82:Core/Src/stm32l4xx_hal_msp.c **** * @param hadc: ADC handle pointer
  83:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
  84:Core/Src/stm32l4xx_hal_msp.c **** */
  85:Core/Src/stm32l4xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  86:Core/Src/stm32l4xx_hal_msp.c **** {
  88              		.loc 1 86 1 is_stmt 1 view -0
ARM GAS  /tmp/ccgaOxl0.s 			page 4


  89              		.cfi_startproc
  90              		@ args = 0, pretend = 0, frame = 168
  91              		@ frame_needed = 0, uses_anonymous_args = 0
  92              		.loc 1 86 1 is_stmt 0 view .LVU13
  93 0000 70B5     		push	{r4, r5, r6, lr}
  94              		.cfi_def_cfa_offset 16
  95              		.cfi_offset 4, -16
  96              		.cfi_offset 5, -12
  97              		.cfi_offset 6, -8
  98              		.cfi_offset 14, -4
  99 0002 AAB0     		sub	sp, sp, #168
 100              		.cfi_def_cfa_offset 184
 101 0004 0446     		mov	r4, r0
  87:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 102              		.loc 1 87 3 is_stmt 1 view .LVU14
 103              		.loc 1 87 20 is_stmt 0 view .LVU15
 104 0006 0021     		movs	r1, #0
 105 0008 2591     		str	r1, [sp, #148]
 106 000a 2691     		str	r1, [sp, #152]
 107 000c 2791     		str	r1, [sp, #156]
 108 000e 2891     		str	r1, [sp, #160]
 109 0010 2991     		str	r1, [sp, #164]
  88:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 110              		.loc 1 88 3 is_stmt 1 view .LVU16
 111              		.loc 1 88 28 is_stmt 0 view .LVU17
 112 0012 8822     		movs	r2, #136
 113 0014 03A8     		add	r0, sp, #12
 114              	.LVL1:
 115              		.loc 1 88 28 view .LVU18
 116 0016 FFF7FEFF 		bl	memset
 117              	.LVL2:
  89:Core/Src/stm32l4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 118              		.loc 1 89 3 is_stmt 1 view .LVU19
 119              		.loc 1 89 10 is_stmt 0 view .LVU20
 120 001a 2268     		ldr	r2, [r4]
 121              		.loc 1 89 5 view .LVU21
 122 001c 274B     		ldr	r3, .L11
 123 001e 9A42     		cmp	r2, r3
 124 0020 01D0     		beq	.L9
 125              	.LVL3:
 126              	.L5:
  90:Core/Src/stm32l4xx_hal_msp.c ****   {
  91:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  92:Core/Src/stm32l4xx_hal_msp.c **** 
  93:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  94:Core/Src/stm32l4xx_hal_msp.c **** 
  95:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
  96:Core/Src/stm32l4xx_hal_msp.c ****   */
  97:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
  98:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
  99:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 100:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 101:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 102:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 103:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 104:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 105:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
ARM GAS  /tmp/ccgaOxl0.s 			page 5


 106:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 107:Core/Src/stm32l4xx_hal_msp.c ****     {
 108:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 109:Core/Src/stm32l4xx_hal_msp.c ****     }
 110:Core/Src/stm32l4xx_hal_msp.c **** 
 111:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 112:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_ADC_CLK_ENABLE();
 113:Core/Src/stm32l4xx_hal_msp.c **** 
 114:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 115:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 116:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 117:Core/Src/stm32l4xx_hal_msp.c ****     PC0     ------> ADC1_IN1
 118:Core/Src/stm32l4xx_hal_msp.c ****     PA0     ------> ADC1_IN5
 119:Core/Src/stm32l4xx_hal_msp.c ****     */
 120:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 121:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 122:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 123:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 124:Core/Src/stm32l4xx_hal_msp.c **** 
 125:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 126:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 127:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 128:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 129:Core/Src/stm32l4xx_hal_msp.c **** 
 130:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 131:Core/Src/stm32l4xx_hal_msp.c **** 
 132:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 133:Core/Src/stm32l4xx_hal_msp.c ****   }
 134:Core/Src/stm32l4xx_hal_msp.c **** 
 135:Core/Src/stm32l4xx_hal_msp.c **** }
 127              		.loc 1 135 1 view .LVU22
 128 0022 2AB0     		add	sp, sp, #168
 129              		.cfi_remember_state
 130              		.cfi_def_cfa_offset 16
 131              		@ sp needed
 132 0024 70BD     		pop	{r4, r5, r6, pc}
 133              	.LVL4:
 134              	.L9:
 135              		.cfi_restore_state
  97:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 136              		.loc 1 97 5 is_stmt 1 view .LVU23
  97:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 137              		.loc 1 97 40 is_stmt 0 view .LVU24
 138 0026 4FF48043 		mov	r3, #16384
 139 002a 0393     		str	r3, [sp, #12]
  98:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 140              		.loc 1 98 5 is_stmt 1 view .LVU25
  98:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 141              		.loc 1 98 37 is_stmt 0 view .LVU26
 142 002c 4FF08053 		mov	r3, #268435456
 143 0030 2193     		str	r3, [sp, #132]
  99:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 144              		.loc 1 99 5 is_stmt 1 view .LVU27
  99:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 145              		.loc 1 99 41 is_stmt 0 view .LVU28
 146 0032 0223     		movs	r3, #2
 147 0034 0493     		str	r3, [sp, #16]
ARM GAS  /tmp/ccgaOxl0.s 			page 6


 100:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 148              		.loc 1 100 5 is_stmt 1 view .LVU29
 100:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 149              		.loc 1 100 36 is_stmt 0 view .LVU30
 150 0036 0122     		movs	r2, #1
 151 0038 0592     		str	r2, [sp, #20]
 101:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 152              		.loc 1 101 5 is_stmt 1 view .LVU31
 101:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 153              		.loc 1 101 36 is_stmt 0 view .LVU32
 154 003a 0822     		movs	r2, #8
 155 003c 0692     		str	r2, [sp, #24]
 102:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 156              		.loc 1 102 5 is_stmt 1 view .LVU33
 102:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 157              		.loc 1 102 36 is_stmt 0 view .LVU34
 158 003e 0722     		movs	r2, #7
 159 0040 0792     		str	r2, [sp, #28]
 103:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 160              		.loc 1 103 5 is_stmt 1 view .LVU35
 103:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 161              		.loc 1 103 36 is_stmt 0 view .LVU36
 162 0042 0893     		str	r3, [sp, #32]
 104:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 163              		.loc 1 104 5 is_stmt 1 view .LVU37
 104:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 164              		.loc 1 104 36 is_stmt 0 view .LVU38
 165 0044 0993     		str	r3, [sp, #36]
 105:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 166              		.loc 1 105 5 is_stmt 1 view .LVU39
 105:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 167              		.loc 1 105 43 is_stmt 0 view .LVU40
 168 0046 4FF08073 		mov	r3, #16777216
 169 004a 0A93     		str	r3, [sp, #40]
 106:Core/Src/stm32l4xx_hal_msp.c ****     {
 170              		.loc 1 106 5 is_stmt 1 view .LVU41
 106:Core/Src/stm32l4xx_hal_msp.c ****     {
 171              		.loc 1 106 9 is_stmt 0 view .LVU42
 172 004c 03A8     		add	r0, sp, #12
 173 004e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 174              	.LVL5:
 106:Core/Src/stm32l4xx_hal_msp.c ****     {
 175              		.loc 1 106 8 view .LVU43
 176 0052 0028     		cmp	r0, #0
 177 0054 2ED1     		bne	.L10
 178              	.L7:
 112:Core/Src/stm32l4xx_hal_msp.c **** 
 179              		.loc 1 112 5 is_stmt 1 view .LVU44
 180              	.LBB4:
 112:Core/Src/stm32l4xx_hal_msp.c **** 
 181              		.loc 1 112 5 view .LVU45
 112:Core/Src/stm32l4xx_hal_msp.c **** 
 182              		.loc 1 112 5 view .LVU46
 183 0056 1A4B     		ldr	r3, .L11+4
 184 0058 DA6C     		ldr	r2, [r3, #76]
 185 005a 42F40052 		orr	r2, r2, #8192
 186 005e DA64     		str	r2, [r3, #76]
ARM GAS  /tmp/ccgaOxl0.s 			page 7


 112:Core/Src/stm32l4xx_hal_msp.c **** 
 187              		.loc 1 112 5 view .LVU47
 188 0060 DA6C     		ldr	r2, [r3, #76]
 189 0062 02F40052 		and	r2, r2, #8192
 190 0066 0092     		str	r2, [sp]
 112:Core/Src/stm32l4xx_hal_msp.c **** 
 191              		.loc 1 112 5 view .LVU48
 192 0068 009A     		ldr	r2, [sp]
 193              	.LBE4:
 114:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 194              		.loc 1 114 5 view .LVU49
 195              	.LBB5:
 114:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 196              		.loc 1 114 5 view .LVU50
 114:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 197              		.loc 1 114 5 view .LVU51
 198 006a DA6C     		ldr	r2, [r3, #76]
 199 006c 42F00402 		orr	r2, r2, #4
 200 0070 DA64     		str	r2, [r3, #76]
 114:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 201              		.loc 1 114 5 view .LVU52
 202 0072 DA6C     		ldr	r2, [r3, #76]
 203 0074 02F00402 		and	r2, r2, #4
 204 0078 0192     		str	r2, [sp, #4]
 114:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 205              		.loc 1 114 5 view .LVU53
 206 007a 019A     		ldr	r2, [sp, #4]
 207              	.LBE5:
 115:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 208              		.loc 1 115 5 view .LVU54
 209              	.LBB6:
 115:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 210              		.loc 1 115 5 view .LVU55
 115:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 211              		.loc 1 115 5 view .LVU56
 212 007c DA6C     		ldr	r2, [r3, #76]
 213 007e 42F00102 		orr	r2, r2, #1
 214 0082 DA64     		str	r2, [r3, #76]
 115:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 215              		.loc 1 115 5 view .LVU57
 216 0084 DB6C     		ldr	r3, [r3, #76]
 217 0086 03F00103 		and	r3, r3, #1
 218 008a 0293     		str	r3, [sp, #8]
 115:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 219              		.loc 1 115 5 view .LVU58
 220 008c 029B     		ldr	r3, [sp, #8]
 221              	.LBE6:
 120:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 222              		.loc 1 120 5 view .LVU59
 120:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 223              		.loc 1 120 25 is_stmt 0 view .LVU60
 224 008e 0126     		movs	r6, #1
 225 0090 2596     		str	r6, [sp, #148]
 121:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 226              		.loc 1 121 5 is_stmt 1 view .LVU61
 121:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 227              		.loc 1 121 26 is_stmt 0 view .LVU62
ARM GAS  /tmp/ccgaOxl0.s 			page 8


 228 0092 0B25     		movs	r5, #11
 229 0094 2695     		str	r5, [sp, #152]
 122:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 230              		.loc 1 122 5 is_stmt 1 view .LVU63
 122:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 231              		.loc 1 122 26 is_stmt 0 view .LVU64
 232 0096 0024     		movs	r4, #0
 233              	.LVL6:
 122:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 234              		.loc 1 122 26 view .LVU65
 235 0098 2794     		str	r4, [sp, #156]
 123:Core/Src/stm32l4xx_hal_msp.c **** 
 236              		.loc 1 123 5 is_stmt 1 view .LVU66
 237 009a 25A9     		add	r1, sp, #148
 238 009c 0948     		ldr	r0, .L11+8
 239 009e FFF7FEFF 		bl	HAL_GPIO_Init
 240              	.LVL7:
 125:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 241              		.loc 1 125 5 view .LVU67
 125:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 242              		.loc 1 125 25 is_stmt 0 view .LVU68
 243 00a2 2596     		str	r6, [sp, #148]
 126:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 244              		.loc 1 126 5 is_stmt 1 view .LVU69
 126:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 245              		.loc 1 126 26 is_stmt 0 view .LVU70
 246 00a4 2695     		str	r5, [sp, #152]
 127:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 247              		.loc 1 127 5 is_stmt 1 view .LVU71
 127:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 248              		.loc 1 127 26 is_stmt 0 view .LVU72
 249 00a6 2794     		str	r4, [sp, #156]
 128:Core/Src/stm32l4xx_hal_msp.c **** 
 250              		.loc 1 128 5 is_stmt 1 view .LVU73
 251 00a8 25A9     		add	r1, sp, #148
 252 00aa 4FF09040 		mov	r0, #1207959552
 253 00ae FFF7FEFF 		bl	HAL_GPIO_Init
 254              	.LVL8:
 255              		.loc 1 135 1 is_stmt 0 view .LVU74
 256 00b2 B6E7     		b	.L5
 257              	.LVL9:
 258              	.L10:
 108:Core/Src/stm32l4xx_hal_msp.c ****     }
 259              		.loc 1 108 7 is_stmt 1 view .LVU75
 260 00b4 FFF7FEFF 		bl	Error_Handler
 261              	.LVL10:
 262 00b8 CDE7     		b	.L7
 263              	.L12:
 264 00ba 00BF     		.align	2
 265              	.L11:
 266 00bc 00000450 		.word	1342439424
 267 00c0 00100240 		.word	1073876992
 268 00c4 00080048 		.word	1207961600
 269              		.cfi_endproc
 270              	.LFE318:
 272              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 273              		.align	1
ARM GAS  /tmp/ccgaOxl0.s 			page 9


 274              		.global	HAL_ADC_MspDeInit
 275              		.syntax unified
 276              		.thumb
 277              		.thumb_func
 278              		.fpu fpv4-sp-d16
 280              	HAL_ADC_MspDeInit:
 281              	.LVL11:
 282              	.LFB319:
 136:Core/Src/stm32l4xx_hal_msp.c **** 
 137:Core/Src/stm32l4xx_hal_msp.c **** /**
 138:Core/Src/stm32l4xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 139:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 140:Core/Src/stm32l4xx_hal_msp.c **** * @param hadc: ADC handle pointer
 141:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 142:Core/Src/stm32l4xx_hal_msp.c **** */
 143:Core/Src/stm32l4xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 144:Core/Src/stm32l4xx_hal_msp.c **** {
 283              		.loc 1 144 1 view -0
 284              		.cfi_startproc
 285              		@ args = 0, pretend = 0, frame = 0
 286              		@ frame_needed = 0, uses_anonymous_args = 0
 287              		.loc 1 144 1 is_stmt 0 view .LVU77
 288 0000 08B5     		push	{r3, lr}
 289              		.cfi_def_cfa_offset 8
 290              		.cfi_offset 3, -8
 291              		.cfi_offset 14, -4
 145:Core/Src/stm32l4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 292              		.loc 1 145 3 is_stmt 1 view .LVU78
 293              		.loc 1 145 10 is_stmt 0 view .LVU79
 294 0002 0268     		ldr	r2, [r0]
 295              		.loc 1 145 5 view .LVU80
 296 0004 094B     		ldr	r3, .L17
 297 0006 9A42     		cmp	r2, r3
 298 0008 00D0     		beq	.L16
 299              	.LVL12:
 300              	.L13:
 146:Core/Src/stm32l4xx_hal_msp.c ****   {
 147:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 148:Core/Src/stm32l4xx_hal_msp.c **** 
 149:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 150:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 151:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_ADC_CLK_DISABLE();
 152:Core/Src/stm32l4xx_hal_msp.c **** 
 153:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 154:Core/Src/stm32l4xx_hal_msp.c ****     PC0     ------> ADC1_IN1
 155:Core/Src/stm32l4xx_hal_msp.c ****     PA0     ------> ADC1_IN5
 156:Core/Src/stm32l4xx_hal_msp.c ****     */
 157:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_0);
 158:Core/Src/stm32l4xx_hal_msp.c **** 
 159:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);
 160:Core/Src/stm32l4xx_hal_msp.c **** 
 161:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 162:Core/Src/stm32l4xx_hal_msp.c **** 
 163:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 164:Core/Src/stm32l4xx_hal_msp.c ****   }
 165:Core/Src/stm32l4xx_hal_msp.c **** 
 166:Core/Src/stm32l4xx_hal_msp.c **** }
ARM GAS  /tmp/ccgaOxl0.s 			page 10


 301              		.loc 1 166 1 view .LVU81
 302 000a 08BD     		pop	{r3, pc}
 303              	.LVL13:
 304              	.L16:
 151:Core/Src/stm32l4xx_hal_msp.c **** 
 305              		.loc 1 151 5 is_stmt 1 view .LVU82
 306 000c 084A     		ldr	r2, .L17+4
 307 000e D36C     		ldr	r3, [r2, #76]
 308 0010 23F40053 		bic	r3, r3, #8192
 309 0014 D364     		str	r3, [r2, #76]
 157:Core/Src/stm32l4xx_hal_msp.c **** 
 310              		.loc 1 157 5 view .LVU83
 311 0016 0121     		movs	r1, #1
 312 0018 0648     		ldr	r0, .L17+8
 313              	.LVL14:
 157:Core/Src/stm32l4xx_hal_msp.c **** 
 314              		.loc 1 157 5 is_stmt 0 view .LVU84
 315 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 316              	.LVL15:
 159:Core/Src/stm32l4xx_hal_msp.c **** 
 317              		.loc 1 159 5 is_stmt 1 view .LVU85
 318 001e 0121     		movs	r1, #1
 319 0020 4FF09040 		mov	r0, #1207959552
 320 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 321              	.LVL16:
 322              		.loc 1 166 1 is_stmt 0 view .LVU86
 323 0028 EFE7     		b	.L13
 324              	.L18:
 325 002a 00BF     		.align	2
 326              	.L17:
 327 002c 00000450 		.word	1342439424
 328 0030 00100240 		.word	1073876992
 329 0034 00080048 		.word	1207961600
 330              		.cfi_endproc
 331              	.LFE319:
 333              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 334              		.align	1
 335              		.global	HAL_UART_MspInit
 336              		.syntax unified
 337              		.thumb
 338              		.thumb_func
 339              		.fpu fpv4-sp-d16
 341              	HAL_UART_MspInit:
 342              	.LVL17:
 343              	.LFB320:
 167:Core/Src/stm32l4xx_hal_msp.c **** 
 168:Core/Src/stm32l4xx_hal_msp.c **** /**
 169:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP Initialization
 170:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 171:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 172:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 173:Core/Src/stm32l4xx_hal_msp.c **** */
 174:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 175:Core/Src/stm32l4xx_hal_msp.c **** {
 344              		.loc 1 175 1 is_stmt 1 view -0
 345              		.cfi_startproc
 346              		@ args = 0, pretend = 0, frame = 176
ARM GAS  /tmp/ccgaOxl0.s 			page 11


 347              		@ frame_needed = 0, uses_anonymous_args = 0
 348              		.loc 1 175 1 is_stmt 0 view .LVU88
 349 0000 10B5     		push	{r4, lr}
 350              		.cfi_def_cfa_offset 8
 351              		.cfi_offset 4, -8
 352              		.cfi_offset 14, -4
 353 0002 ACB0     		sub	sp, sp, #176
 354              		.cfi_def_cfa_offset 184
 355 0004 0446     		mov	r4, r0
 176:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 356              		.loc 1 176 3 is_stmt 1 view .LVU89
 357              		.loc 1 176 20 is_stmt 0 view .LVU90
 358 0006 0021     		movs	r1, #0
 359 0008 2791     		str	r1, [sp, #156]
 360 000a 2891     		str	r1, [sp, #160]
 361 000c 2991     		str	r1, [sp, #164]
 362 000e 2A91     		str	r1, [sp, #168]
 363 0010 2B91     		str	r1, [sp, #172]
 177:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 364              		.loc 1 177 3 is_stmt 1 view .LVU91
 365              		.loc 1 177 28 is_stmt 0 view .LVU92
 366 0012 8822     		movs	r2, #136
 367 0014 05A8     		add	r0, sp, #20
 368              	.LVL18:
 369              		.loc 1 177 28 view .LVU93
 370 0016 FFF7FEFF 		bl	memset
 371              	.LVL19:
 178:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==USART1)
 372              		.loc 1 178 3 is_stmt 1 view .LVU94
 373              		.loc 1 178 11 is_stmt 0 view .LVU95
 374 001a 2368     		ldr	r3, [r4]
 375              		.loc 1 178 5 view .LVU96
 376 001c 304A     		ldr	r2, .L29
 377 001e 9342     		cmp	r3, r2
 378 0020 04D0     		beq	.L25
 179:Core/Src/stm32l4xx_hal_msp.c ****   {
 180:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 181:Core/Src/stm32l4xx_hal_msp.c **** 
 182:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 183:Core/Src/stm32l4xx_hal_msp.c **** 
 184:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 185:Core/Src/stm32l4xx_hal_msp.c ****   */
 186:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 187:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 188:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 189:Core/Src/stm32l4xx_hal_msp.c ****     {
 190:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 191:Core/Src/stm32l4xx_hal_msp.c ****     }
 192:Core/Src/stm32l4xx_hal_msp.c **** 
 193:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 194:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 195:Core/Src/stm32l4xx_hal_msp.c **** 
 196:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 197:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 198:Core/Src/stm32l4xx_hal_msp.c ****     PA9     ------> USART1_TX
 199:Core/Src/stm32l4xx_hal_msp.c ****     PA10     ------> USART1_RX
 200:Core/Src/stm32l4xx_hal_msp.c ****     */
ARM GAS  /tmp/ccgaOxl0.s 			page 12


 201:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 202:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 203:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 204:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 205:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 206:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 207:Core/Src/stm32l4xx_hal_msp.c **** 
 208:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 209:Core/Src/stm32l4xx_hal_msp.c **** 
 210:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 211:Core/Src/stm32l4xx_hal_msp.c ****   }
 212:Core/Src/stm32l4xx_hal_msp.c ****   else if(huart->Instance==USART2)
 379              		.loc 1 212 8 is_stmt 1 view .LVU97
 380              		.loc 1 212 10 is_stmt 0 view .LVU98
 381 0022 304A     		ldr	r2, .L29+4
 382 0024 9342     		cmp	r3, r2
 383 0026 2ED0     		beq	.L26
 384              	.L19:
 213:Core/Src/stm32l4xx_hal_msp.c ****   {
 214:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 215:Core/Src/stm32l4xx_hal_msp.c **** 
 216:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 217:Core/Src/stm32l4xx_hal_msp.c **** 
 218:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 219:Core/Src/stm32l4xx_hal_msp.c ****   */
 220:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 221:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 222:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 223:Core/Src/stm32l4xx_hal_msp.c ****     {
 224:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 225:Core/Src/stm32l4xx_hal_msp.c ****     }
 226:Core/Src/stm32l4xx_hal_msp.c **** 
 227:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 228:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 229:Core/Src/stm32l4xx_hal_msp.c **** 
 230:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 231:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 232:Core/Src/stm32l4xx_hal_msp.c ****     PA2     ------> USART2_TX
 233:Core/Src/stm32l4xx_hal_msp.c ****     PA3     ------> USART2_RX
 234:Core/Src/stm32l4xx_hal_msp.c ****     */
 235:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 236:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 237:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 238:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 239:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 240:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 241:Core/Src/stm32l4xx_hal_msp.c **** 
 242:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 243:Core/Src/stm32l4xx_hal_msp.c **** 
 244:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 245:Core/Src/stm32l4xx_hal_msp.c ****   }
 246:Core/Src/stm32l4xx_hal_msp.c **** 
 247:Core/Src/stm32l4xx_hal_msp.c **** }
 385              		.loc 1 247 1 view .LVU99
 386 0028 2CB0     		add	sp, sp, #176
 387              		.cfi_remember_state
 388              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccgaOxl0.s 			page 13


 389              		@ sp needed
 390 002a 10BD     		pop	{r4, pc}
 391              	.LVL20:
 392              	.L25:
 393              		.cfi_restore_state
 186:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 394              		.loc 1 186 5 is_stmt 1 view .LVU100
 186:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 395              		.loc 1 186 40 is_stmt 0 view .LVU101
 396 002c 0123     		movs	r3, #1
 397 002e 0593     		str	r3, [sp, #20]
 187:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 398              		.loc 1 187 5 is_stmt 1 view .LVU102
 188:Core/Src/stm32l4xx_hal_msp.c ****     {
 399              		.loc 1 188 5 view .LVU103
 188:Core/Src/stm32l4xx_hal_msp.c ****     {
 400              		.loc 1 188 9 is_stmt 0 view .LVU104
 401 0030 05A8     		add	r0, sp, #20
 402 0032 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 403              	.LVL21:
 188:Core/Src/stm32l4xx_hal_msp.c ****     {
 404              		.loc 1 188 8 view .LVU105
 405 0036 18BB     		cbnz	r0, .L27
 406              	.L21:
 194:Core/Src/stm32l4xx_hal_msp.c **** 
 407              		.loc 1 194 5 is_stmt 1 view .LVU106
 408              	.LBB7:
 194:Core/Src/stm32l4xx_hal_msp.c **** 
 409              		.loc 1 194 5 view .LVU107
 194:Core/Src/stm32l4xx_hal_msp.c **** 
 410              		.loc 1 194 5 view .LVU108
 411 0038 2B4B     		ldr	r3, .L29+8
 412 003a 1A6E     		ldr	r2, [r3, #96]
 413 003c 42F48042 		orr	r2, r2, #16384
 414 0040 1A66     		str	r2, [r3, #96]
 194:Core/Src/stm32l4xx_hal_msp.c **** 
 415              		.loc 1 194 5 view .LVU109
 416 0042 1A6E     		ldr	r2, [r3, #96]
 417 0044 02F48042 		and	r2, r2, #16384
 418 0048 0192     		str	r2, [sp, #4]
 194:Core/Src/stm32l4xx_hal_msp.c **** 
 419              		.loc 1 194 5 view .LVU110
 420 004a 019A     		ldr	r2, [sp, #4]
 421              	.LBE7:
 196:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 422              		.loc 1 196 5 view .LVU111
 423              	.LBB8:
 196:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 424              		.loc 1 196 5 view .LVU112
 196:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 425              		.loc 1 196 5 view .LVU113
 426 004c DA6C     		ldr	r2, [r3, #76]
 427 004e 42F00102 		orr	r2, r2, #1
 428 0052 DA64     		str	r2, [r3, #76]
 196:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 429              		.loc 1 196 5 view .LVU114
 430 0054 DB6C     		ldr	r3, [r3, #76]
ARM GAS  /tmp/ccgaOxl0.s 			page 14


 431 0056 03F00103 		and	r3, r3, #1
 432 005a 0293     		str	r3, [sp, #8]
 196:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 433              		.loc 1 196 5 view .LVU115
 434 005c 029B     		ldr	r3, [sp, #8]
 435              	.LBE8:
 201:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 436              		.loc 1 201 5 view .LVU116
 201:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 437              		.loc 1 201 25 is_stmt 0 view .LVU117
 438 005e 4FF4C063 		mov	r3, #1536
 439 0062 2793     		str	r3, [sp, #156]
 202:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 440              		.loc 1 202 5 is_stmt 1 view .LVU118
 202:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 441              		.loc 1 202 26 is_stmt 0 view .LVU119
 442 0064 0223     		movs	r3, #2
 443 0066 2893     		str	r3, [sp, #160]
 203:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 444              		.loc 1 203 5 is_stmt 1 view .LVU120
 203:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 445              		.loc 1 203 26 is_stmt 0 view .LVU121
 446 0068 0023     		movs	r3, #0
 447 006a 2993     		str	r3, [sp, #164]
 204:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 448              		.loc 1 204 5 is_stmt 1 view .LVU122
 204:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 449              		.loc 1 204 27 is_stmt 0 view .LVU123
 450 006c 0323     		movs	r3, #3
 451 006e 2A93     		str	r3, [sp, #168]
 205:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 452              		.loc 1 205 5 is_stmt 1 view .LVU124
 205:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 453              		.loc 1 205 31 is_stmt 0 view .LVU125
 454 0070 0723     		movs	r3, #7
 455 0072 2B93     		str	r3, [sp, #172]
 206:Core/Src/stm32l4xx_hal_msp.c **** 
 456              		.loc 1 206 5 is_stmt 1 view .LVU126
 457 0074 27A9     		add	r1, sp, #156
 458 0076 4FF09040 		mov	r0, #1207959552
 459 007a FFF7FEFF 		bl	HAL_GPIO_Init
 460              	.LVL22:
 461 007e D3E7     		b	.L19
 462              	.L27:
 190:Core/Src/stm32l4xx_hal_msp.c ****     }
 463              		.loc 1 190 7 view .LVU127
 464 0080 FFF7FEFF 		bl	Error_Handler
 465              	.LVL23:
 466 0084 D8E7     		b	.L21
 467              	.L26:
 220:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 468              		.loc 1 220 5 view .LVU128
 220:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 469              		.loc 1 220 40 is_stmt 0 view .LVU129
 470 0086 0223     		movs	r3, #2
 471 0088 0593     		str	r3, [sp, #20]
 221:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
ARM GAS  /tmp/ccgaOxl0.s 			page 15


 472              		.loc 1 221 5 is_stmt 1 view .LVU130
 222:Core/Src/stm32l4xx_hal_msp.c ****     {
 473              		.loc 1 222 5 view .LVU131
 222:Core/Src/stm32l4xx_hal_msp.c ****     {
 474              		.loc 1 222 9 is_stmt 0 view .LVU132
 475 008a 05A8     		add	r0, sp, #20
 476 008c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 477              	.LVL24:
 222:Core/Src/stm32l4xx_hal_msp.c ****     {
 478              		.loc 1 222 8 view .LVU133
 479 0090 10BB     		cbnz	r0, .L28
 480              	.L23:
 228:Core/Src/stm32l4xx_hal_msp.c **** 
 481              		.loc 1 228 5 is_stmt 1 view .LVU134
 482              	.LBB9:
 228:Core/Src/stm32l4xx_hal_msp.c **** 
 483              		.loc 1 228 5 view .LVU135
 228:Core/Src/stm32l4xx_hal_msp.c **** 
 484              		.loc 1 228 5 view .LVU136
 485 0092 154B     		ldr	r3, .L29+8
 486 0094 9A6D     		ldr	r2, [r3, #88]
 487 0096 42F40032 		orr	r2, r2, #131072
 488 009a 9A65     		str	r2, [r3, #88]
 228:Core/Src/stm32l4xx_hal_msp.c **** 
 489              		.loc 1 228 5 view .LVU137
 490 009c 9A6D     		ldr	r2, [r3, #88]
 491 009e 02F40032 		and	r2, r2, #131072
 492 00a2 0392     		str	r2, [sp, #12]
 228:Core/Src/stm32l4xx_hal_msp.c **** 
 493              		.loc 1 228 5 view .LVU138
 494 00a4 039A     		ldr	r2, [sp, #12]
 495              	.LBE9:
 230:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 496              		.loc 1 230 5 view .LVU139
 497              	.LBB10:
 230:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 498              		.loc 1 230 5 view .LVU140
 230:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 499              		.loc 1 230 5 view .LVU141
 500 00a6 DA6C     		ldr	r2, [r3, #76]
 501 00a8 42F00102 		orr	r2, r2, #1
 502 00ac DA64     		str	r2, [r3, #76]
 230:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 503              		.loc 1 230 5 view .LVU142
 504 00ae DB6C     		ldr	r3, [r3, #76]
 505 00b0 03F00103 		and	r3, r3, #1
 506 00b4 0493     		str	r3, [sp, #16]
 230:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 507              		.loc 1 230 5 view .LVU143
 508 00b6 049B     		ldr	r3, [sp, #16]
 509              	.LBE10:
 235:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 510              		.loc 1 235 5 view .LVU144
 235:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 511              		.loc 1 235 25 is_stmt 0 view .LVU145
 512 00b8 0C23     		movs	r3, #12
 513 00ba 2793     		str	r3, [sp, #156]
ARM GAS  /tmp/ccgaOxl0.s 			page 16


 236:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 514              		.loc 1 236 5 is_stmt 1 view .LVU146
 236:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 515              		.loc 1 236 26 is_stmt 0 view .LVU147
 516 00bc 0223     		movs	r3, #2
 517 00be 2893     		str	r3, [sp, #160]
 237:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 518              		.loc 1 237 5 is_stmt 1 view .LVU148
 237:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 519              		.loc 1 237 26 is_stmt 0 view .LVU149
 520 00c0 0023     		movs	r3, #0
 521 00c2 2993     		str	r3, [sp, #164]
 238:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 522              		.loc 1 238 5 is_stmt 1 view .LVU150
 238:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 523              		.loc 1 238 27 is_stmt 0 view .LVU151
 524 00c4 0323     		movs	r3, #3
 525 00c6 2A93     		str	r3, [sp, #168]
 239:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 526              		.loc 1 239 5 is_stmt 1 view .LVU152
 239:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 527              		.loc 1 239 31 is_stmt 0 view .LVU153
 528 00c8 0723     		movs	r3, #7
 529 00ca 2B93     		str	r3, [sp, #172]
 240:Core/Src/stm32l4xx_hal_msp.c **** 
 530              		.loc 1 240 5 is_stmt 1 view .LVU154
 531 00cc 27A9     		add	r1, sp, #156
 532 00ce 4FF09040 		mov	r0, #1207959552
 533 00d2 FFF7FEFF 		bl	HAL_GPIO_Init
 534              	.LVL25:
 535              		.loc 1 247 1 is_stmt 0 view .LVU155
 536 00d6 A7E7     		b	.L19
 537              	.L28:
 224:Core/Src/stm32l4xx_hal_msp.c ****     }
 538              		.loc 1 224 7 is_stmt 1 view .LVU156
 539 00d8 FFF7FEFF 		bl	Error_Handler
 540              	.LVL26:
 541 00dc D9E7     		b	.L23
 542              	.L30:
 543 00de 00BF     		.align	2
 544              	.L29:
 545 00e0 00380140 		.word	1073821696
 546 00e4 00440040 		.word	1073759232
 547 00e8 00100240 		.word	1073876992
 548              		.cfi_endproc
 549              	.LFE320:
 551              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 552              		.align	1
 553              		.global	HAL_UART_MspDeInit
 554              		.syntax unified
 555              		.thumb
 556              		.thumb_func
 557              		.fpu fpv4-sp-d16
 559              	HAL_UART_MspDeInit:
 560              	.LVL27:
 561              	.LFB321:
 248:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  /tmp/ccgaOxl0.s 			page 17


 249:Core/Src/stm32l4xx_hal_msp.c **** /**
 250:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 251:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 252:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 253:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 254:Core/Src/stm32l4xx_hal_msp.c **** */
 255:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 256:Core/Src/stm32l4xx_hal_msp.c **** {
 562              		.loc 1 256 1 view -0
 563              		.cfi_startproc
 564              		@ args = 0, pretend = 0, frame = 0
 565              		@ frame_needed = 0, uses_anonymous_args = 0
 566              		.loc 1 256 1 is_stmt 0 view .LVU158
 567 0000 08B5     		push	{r3, lr}
 568              		.cfi_def_cfa_offset 8
 569              		.cfi_offset 3, -8
 570              		.cfi_offset 14, -4
 257:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==USART1)
 571              		.loc 1 257 3 is_stmt 1 view .LVU159
 572              		.loc 1 257 11 is_stmt 0 view .LVU160
 573 0002 0368     		ldr	r3, [r0]
 574              		.loc 1 257 5 view .LVU161
 575 0004 0F4A     		ldr	r2, .L37
 576 0006 9342     		cmp	r3, r2
 577 0008 03D0     		beq	.L35
 258:Core/Src/stm32l4xx_hal_msp.c ****   {
 259:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 260:Core/Src/stm32l4xx_hal_msp.c **** 
 261:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 262:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 263:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 264:Core/Src/stm32l4xx_hal_msp.c **** 
 265:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 266:Core/Src/stm32l4xx_hal_msp.c ****     PA9     ------> USART1_TX
 267:Core/Src/stm32l4xx_hal_msp.c ****     PA10     ------> USART1_RX
 268:Core/Src/stm32l4xx_hal_msp.c ****     */
 269:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 270:Core/Src/stm32l4xx_hal_msp.c **** 
 271:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 272:Core/Src/stm32l4xx_hal_msp.c **** 
 273:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 274:Core/Src/stm32l4xx_hal_msp.c ****   }
 275:Core/Src/stm32l4xx_hal_msp.c ****   else if(huart->Instance==USART2)
 578              		.loc 1 275 8 is_stmt 1 view .LVU162
 579              		.loc 1 275 10 is_stmt 0 view .LVU163
 580 000a 0F4A     		ldr	r2, .L37+4
 581 000c 9342     		cmp	r3, r2
 582 000e 0DD0     		beq	.L36
 583              	.LVL28:
 584              	.L31:
 276:Core/Src/stm32l4xx_hal_msp.c ****   {
 277:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 278:Core/Src/stm32l4xx_hal_msp.c **** 
 279:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 280:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 281:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 282:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  /tmp/ccgaOxl0.s 			page 18


 283:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 284:Core/Src/stm32l4xx_hal_msp.c ****     PA2     ------> USART2_TX
 285:Core/Src/stm32l4xx_hal_msp.c ****     PA3     ------> USART2_RX
 286:Core/Src/stm32l4xx_hal_msp.c ****     */
 287:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 288:Core/Src/stm32l4xx_hal_msp.c **** 
 289:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 290:Core/Src/stm32l4xx_hal_msp.c **** 
 291:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 292:Core/Src/stm32l4xx_hal_msp.c ****   }
 293:Core/Src/stm32l4xx_hal_msp.c **** 
 294:Core/Src/stm32l4xx_hal_msp.c **** }
 585              		.loc 1 294 1 view .LVU164
 586 0010 08BD     		pop	{r3, pc}
 587              	.LVL29:
 588              	.L35:
 263:Core/Src/stm32l4xx_hal_msp.c **** 
 589              		.loc 1 263 5 is_stmt 1 view .LVU165
 590 0012 02F55842 		add	r2, r2, #55296
 591 0016 136E     		ldr	r3, [r2, #96]
 592 0018 23F48043 		bic	r3, r3, #16384
 593 001c 1366     		str	r3, [r2, #96]
 269:Core/Src/stm32l4xx_hal_msp.c **** 
 594              		.loc 1 269 5 view .LVU166
 595 001e 4FF4C061 		mov	r1, #1536
 596 0022 4FF09040 		mov	r0, #1207959552
 597              	.LVL30:
 269:Core/Src/stm32l4xx_hal_msp.c **** 
 598              		.loc 1 269 5 is_stmt 0 view .LVU167
 599 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 600              	.LVL31:
 601 002a F1E7     		b	.L31
 602              	.LVL32:
 603              	.L36:
 281:Core/Src/stm32l4xx_hal_msp.c **** 
 604              		.loc 1 281 5 is_stmt 1 view .LVU168
 605 002c 02F5E632 		add	r2, r2, #117760
 606 0030 936D     		ldr	r3, [r2, #88]
 607 0032 23F40033 		bic	r3, r3, #131072
 608 0036 9365     		str	r3, [r2, #88]
 287:Core/Src/stm32l4xx_hal_msp.c **** 
 609              		.loc 1 287 5 view .LVU169
 610 0038 0C21     		movs	r1, #12
 611 003a 4FF09040 		mov	r0, #1207959552
 612              	.LVL33:
 287:Core/Src/stm32l4xx_hal_msp.c **** 
 613              		.loc 1 287 5 is_stmt 0 view .LVU170
 614 003e FFF7FEFF 		bl	HAL_GPIO_DeInit
 615              	.LVL34:
 616              		.loc 1 294 1 view .LVU171
 617 0042 E5E7     		b	.L31
 618              	.L38:
 619              		.align	2
 620              	.L37:
 621 0044 00380140 		.word	1073821696
 622 0048 00440040 		.word	1073759232
 623              		.cfi_endproc
ARM GAS  /tmp/ccgaOxl0.s 			page 19


 624              	.LFE321:
 626              		.text
 627              	.Letext0:
 628              		.file 2 "/usr/lib/gcc/arm-none-eabi/8.3.1/include/stdint.h"
 629              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
 630              		.file 4 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h"
 631              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l476xx.h"
 632              		.file 6 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 633              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 634              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 635              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 636              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 637              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_adc.h"
 638              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash.h"
 639              		.file 13 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 640              		.file 14 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
 641              		.file 15 "Core/Inc/main.h"
 642              		.file 16 "<built-in>"
ARM GAS  /tmp/ccgaOxl0.s 			page 20


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_hal_msp.c
     /tmp/ccgaOxl0.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccgaOxl0.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccgaOxl0.s:73     .text.HAL_MspInit:000000000000002c $d
     /tmp/ccgaOxl0.s:78     .text.HAL_ADC_MspInit:0000000000000000 $t
     /tmp/ccgaOxl0.s:85     .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
     /tmp/ccgaOxl0.s:266    .text.HAL_ADC_MspInit:00000000000000bc $d
     /tmp/ccgaOxl0.s:273    .text.HAL_ADC_MspDeInit:0000000000000000 $t
     /tmp/ccgaOxl0.s:280    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
     /tmp/ccgaOxl0.s:327    .text.HAL_ADC_MspDeInit:000000000000002c $d
     /tmp/ccgaOxl0.s:334    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccgaOxl0.s:341    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccgaOxl0.s:545    .text.HAL_UART_MspInit:00000000000000e0 $d
     /tmp/ccgaOxl0.s:552    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccgaOxl0.s:559    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccgaOxl0.s:621    .text.HAL_UART_MspDeInit:0000000000000044 $d

UNDEFINED SYMBOLS
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
Error_Handler
HAL_GPIO_DeInit
