// Seed: 7602356
module module_0 ();
  reg id_1;
  type_4(
      id_0, 1, 1
  );
  logic id_2;
  always @(posedge id_1 * id_2 - id_1)
    if ("") begin
      id_0 <= id_1;
    end
endmodule
