Analysis & Synthesis report for top
Mon Jun 24 16:06:14 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis IP Cores Summary
  8. State Machine - |top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state
  9. State Machine - |top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state
 10. State Machine - |top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Source assignments for LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst
 17. Source assignments for LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore
 18. Source assignments for LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_q8s3:auto_generated
 19. Source assignments for LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_7do3:auto_generated
 20. Source assignments for LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst
 21. Source assignments for LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore
 22. Source assignments for LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_q8s3:auto_generated
 23. Source assignments for LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_7do3:auto_generated
 24. Source assignments for LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst
 25. Source assignments for LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore
 26. Source assignments for LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_q8s3:auto_generated
 27. Source assignments for LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_7do3:auto_generated
 28. Parameter Settings for User Entity Instance: Top-level Entity: |top
 29. Parameter Settings for User Entity Instance: SPI_slave:ecg_spi_ports
 30. Parameter Settings for User Entity Instance: SPI_slave:rec_spi_ports
 31. Parameter Settings for User Entity Instance: I2S:i2s_ports
 32. Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst
 33. Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
 34. Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
 35. Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread
 36. Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute
 37. Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16
 38. Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_17
 39. Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem
 40. Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14
 41. Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14
 42. Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_13
 43. Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem
 44. Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multlo_component
 45. Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multhi_component
 46. Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_roundsat_hpfir:\gen_outp_blk:0:outp_blk
 47. Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst
 48. Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
 49. Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
 50. Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread
 51. Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute
 52. Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16
 53. Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_17
 54. Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem
 55. Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14
 56. Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14
 57. Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_13
 58. Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem
 59. Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multlo_component
 60. Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multhi_component
 61. Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_roundsat_hpfir:\gen_outp_blk:0:outp_blk
 62. Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst
 63. Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
 64. Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
 65. Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread
 66. Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute
 67. Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16
 68. Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_17
 69. Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem
 70. Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14
 71. Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14
 72. Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_13
 73. Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem
 74. Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multlo_component
 75. Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multhi_component
 76. Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_roundsat_hpfir:\gen_outp_blk:0:outp_blk
 77. altsyncram Parameter Settings by Entity Instance
 78. lpm_mult Parameter Settings by Entity Instance
 79. Port Connectivity Checks: "LP1000:fir_r_ports"
 80. Port Connectivity Checks: "LP1000:fir_l_ports"
 81. Port Connectivity Checks: "LP1000:fir_ecg_ports"
 82. Port Connectivity Checks: "I2S:i2s_ports"
 83. Port Connectivity Checks: "SPI_slave:rec_spi_ports"
 84. Port Connectivity Checks: "SPI_slave:ecg_spi_ports"
 85. Elapsed Time Per Partition
 86. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jun 24 16:06:14 2019      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; top                                        ;
; Top-level Entity Name              ; top                                        ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; 250                                        ;
;     Total combinational functions  ; 186                                        ;
;     Dedicated logic registers      ; 128                                        ;
; Total registers                    ; 128                                        ;
; Total pins                         ; 161                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; top                ; top                ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                            ;
+--------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                       ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                  ; Library ;
+--------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------+
; LP1000.vhd                                             ; yes             ; User Wizard-Generated File   ; C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000.vhd                                             ; LP1000  ;
; LP1000/auk_dspip_math_pkg_hpfir.vhd                    ; yes             ; User VHDL File               ; C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/auk_dspip_math_pkg_hpfir.vhd                    ; LP1000  ;
; LP1000/auk_dspip_lib_pkg_hpfir.vhd                     ; yes             ; User VHDL File               ; C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/auk_dspip_lib_pkg_hpfir.vhd                     ; LP1000  ;
; LP1000/auk_dspip_avalon_streaming_controller_hpfir.vhd ; yes             ; User VHDL File               ; C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/auk_dspip_avalon_streaming_controller_hpfir.vhd ; LP1000  ;
; LP1000/auk_dspip_avalon_streaming_sink_hpfir.vhd       ; yes             ; User VHDL File               ; C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/auk_dspip_avalon_streaming_sink_hpfir.vhd       ; LP1000  ;
; LP1000/auk_dspip_avalon_streaming_source_hpfir.vhd     ; yes             ; User VHDL File               ; C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/auk_dspip_avalon_streaming_source_hpfir.vhd     ; LP1000  ;
; LP1000/auk_dspip_roundsat_hpfir.vhd                    ; yes             ; User VHDL File               ; C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/auk_dspip_roundsat_hpfir.vhd                    ; LP1000  ;
; LP1000/dspba_library_package.vhd                       ; yes             ; User VHDL File               ; C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/dspba_library_package.vhd                       ; LP1000  ;
; LP1000/dspba_library.vhd                               ; yes             ; User VHDL File               ; C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/dspba_library.vhd                               ; LP1000  ;
; LP1000/LP1000_0002_rtl.vhd                             ; yes             ; User VHDL File               ; C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/LP1000_0002_rtl.vhd                             ; LP1000  ;
; LP1000/LP1000_0002_ast.vhd                             ; yes             ; User VHDL File               ; C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/LP1000_0002_ast.vhd                             ; LP1000  ;
; LP1000/LP1000_0002.vhd                                 ; yes             ; User VHDL File               ; C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/LP1000_0002.vhd                                 ; LP1000  ;
; top.vhd                                                ; yes             ; User VHDL File               ; C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd                                                ;         ;
; SPI_slave.vhd                                          ; yes             ; User VHDL File               ; C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd                                          ;         ;
; I2S.vhd                                                ; yes             ; User VHDL File               ; C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/I2S.vhd                                                ;         ;
; Mux4to1.vhd                                            ; yes             ; User VHDL File               ; C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/Mux4to1.vhd                                            ;         ;
; altsyncram.tdf                                         ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                 ;         ;
; stratix_ram_block.inc                                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                          ;         ;
; lpm_mux.inc                                            ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                    ;         ;
; lpm_decode.inc                                         ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                 ;         ;
; aglobal131.inc                                         ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                                                                 ;         ;
; a_rdenreg.inc                                          ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                  ;         ;
; altrom.inc                                             ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                                                                     ;         ;
; altram.inc                                             ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc                                                                     ;         ;
; altdpram.inc                                           ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                                                                   ;         ;
; db/altsyncram_q8s3.tdf                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/db/altsyncram_q8s3.tdf                                 ;         ;
; db/altsyncram_7do3.tdf                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/db/altsyncram_7do3.tdf                                 ;         ;
; lpm_mult.tdf                                           ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                   ;         ;
; lpm_add_sub.inc                                        ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                ;         ;
; multcore.inc                                           ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/multcore.inc                                                                   ;         ;
; bypassff.inc                                           ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                                                                   ;         ;
; altshift.inc                                           ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc                                                                   ;         ;
; db/mult_hbu.tdf                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/db/mult_hbu.tdf                                        ;         ;
; db/mult_t9u.tdf                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/db/mult_t9u.tdf                                        ;         ;
+--------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                       ;
+---------------------------------------------+-------------------------------------+
; Resource                                    ; Usage                               ;
+---------------------------------------------+-------------------------------------+
; Estimated Total logic elements              ; 250                                 ;
;                                             ;                                     ;
; Total combinational functions               ; 186                                 ;
; Logic element usage by number of LUT inputs ;                                     ;
;     -- 4 input functions                    ; 72                                  ;
;     -- 3 input functions                    ; 71                                  ;
;     -- <=2 input functions                  ; 43                                  ;
;                                             ;                                     ;
; Logic elements by mode                      ;                                     ;
;     -- normal mode                          ; 186                                 ;
;     -- arithmetic mode                      ; 0                                   ;
;                                             ;                                     ;
; Total registers                             ; 128                                 ;
;     -- Dedicated logic registers            ; 128                                 ;
;     -- I/O registers                        ; 0                                   ;
;                                             ;                                     ;
; I/O pins                                    ; 161                                 ;
; Embedded Multiplier 9-bit elements          ; 0                                   ;
; Maximum fan-out node                        ; SPI_slave:ecg_spi_ports|process_1~1 ;
; Maximum fan-out                             ; 83                                  ;
; Total fan-out                               ; 1160                                ;
; Average fan-out                             ; 1.82                                ;
+---------------------------------------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                    ;
+------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------+--------------+
; Compilation Hierarchy Node   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name          ; Library Name ;
+------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------+--------------+
; |top                         ; 186 (0)           ; 128 (0)      ; 0           ; 0            ; 0       ; 0         ; 161  ; 0            ; |top                         ; work         ;
;    |SPI_slave:ecg_spi_ports| ; 105 (105)         ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|SPI_slave:ecg_spi_ports ; work         ;
;    |SPI_slave:rec_spi_ports| ; 81 (81)           ; 65 (65)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|SPI_slave:rec_spi_ports ; work         ;
+------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                   ;
+--------+------------------------+---------+--------------+--------------+---------------------------+-----------------------------------------------------------------------------------+
; Vendor ; IP Core Name           ; Version ; Release Date ; License Type ; Entity Instance           ; IP Include File                                                                   ;
+--------+------------------------+---------+--------------+--------------+---------------------------+-----------------------------------------------------------------------------------+
; Altera ; altera_fir_compiler_ii ; 13.1    ; N/A          ; N/A          ; |top|LP1000:fir_ecg_ports ; C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000.vhd ;
; Altera ; altera_fir_compiler_ii ; 13.1    ; N/A          ; N/A          ; |top|LP1000:fir_l_ports   ; C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000.vhd ;
; Altera ; altera_fir_compiler_ii ; 13.1    ; N/A          ; N/A          ; |top|LP1000:fir_r_ports   ; C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000.vhd ;
+--------+------------------------+---------+--------------+--------------+---------------------------+-----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+-------------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                            ;
+-------------------+-----------------+-------------------+-----------------+------------------+-------------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                           ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                           ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                           ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                           ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                           ;
+-------------------+-----------------+-------------------+-----------------+------------------+-------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+-------------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                            ;
+-------------------+-----------------+-------------------+-----------------+------------------+-------------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                           ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                           ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                           ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                           ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                           ;
+-------------------+-----------------+-------------------+-----------------+------------------+-------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+---------------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                              ;
+-------------------+-----------------+-------------------+-----------------+------------------+---------------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                             ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                             ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                             ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                             ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                             ;
+-------------------+-----------------+-------------------+-----------------+------------------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                              ;
+-----------------------------------------------------+-----------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal               ; Free of Timing Hazards ;
+-----------------------------------------------------+-----------------------------------+------------------------+
; SPI_slave:rec_spi_ports|rx_data[0]                  ; SPI_slave:rec_spi_ports|process_1 ; yes                    ;
; SPI_slave:rec_spi_ports|rx_data[1]                  ; SPI_slave:rec_spi_ports|process_1 ; yes                    ;
; SPI_slave:rec_spi_ports|rx_data[2]                  ; SPI_slave:rec_spi_ports|process_1 ; yes                    ;
; SPI_slave:rec_spi_ports|rx_data[3]                  ; SPI_slave:rec_spi_ports|process_1 ; yes                    ;
; SPI_slave:rec_spi_ports|rx_data[4]                  ; SPI_slave:rec_spi_ports|process_1 ; yes                    ;
; SPI_slave:rec_spi_ports|rx_data[5]                  ; SPI_slave:rec_spi_ports|process_1 ; yes                    ;
; SPI_slave:rec_spi_ports|rx_data[6]                  ; SPI_slave:rec_spi_ports|process_1 ; yes                    ;
; SPI_slave:rec_spi_ports|rx_data[7]                  ; SPI_slave:rec_spi_ports|process_1 ; yes                    ;
; SPI_slave:rec_spi_ports|rx_data[8]                  ; SPI_slave:rec_spi_ports|process_1 ; yes                    ;
; SPI_slave:rec_spi_ports|rx_data[9]                  ; SPI_slave:rec_spi_ports|process_1 ; yes                    ;
; SPI_slave:rec_spi_ports|rx_data[10]                 ; SPI_slave:rec_spi_ports|process_1 ; yes                    ;
; SPI_slave:rec_spi_ports|rx_data[11]                 ; SPI_slave:rec_spi_ports|process_1 ; yes                    ;
; SPI_slave:rec_spi_ports|rx_data[12]                 ; SPI_slave:rec_spi_ports|process_1 ; yes                    ;
; SPI_slave:rec_spi_ports|rx_data[13]                 ; SPI_slave:rec_spi_ports|process_1 ; yes                    ;
; SPI_slave:rec_spi_ports|rx_data[14]                 ; SPI_slave:rec_spi_ports|process_1 ; yes                    ;
; SPI_slave:rec_spi_ports|rx_data[15]                 ; SPI_slave:rec_spi_ports|process_1 ; yes                    ;
; SPI_slave:rec_spi_ports|rx_data[16]                 ; SPI_slave:rec_spi_ports|process_1 ; yes                    ;
; SPI_slave:rec_spi_ports|rx_data[17]                 ; SPI_slave:rec_spi_ports|process_1 ; yes                    ;
; SPI_slave:rec_spi_ports|rx_data[18]                 ; SPI_slave:rec_spi_ports|process_1 ; yes                    ;
; SPI_slave:rec_spi_ports|rx_data[19]                 ; SPI_slave:rec_spi_ports|process_1 ; yes                    ;
; SPI_slave:rec_spi_ports|rx_data[20]                 ; SPI_slave:rec_spi_ports|process_1 ; yes                    ;
; SPI_slave:rec_spi_ports|rx_data[21]                 ; SPI_slave:rec_spi_ports|process_1 ; yes                    ;
; SPI_slave:rec_spi_ports|rx_data[22]                 ; SPI_slave:rec_spi_ports|process_1 ; yes                    ;
; SPI_slave:rec_spi_ports|rx_data[23]                 ; SPI_slave:rec_spi_ports|process_1 ; yes                    ;
; Number of user-specified and inferred latches = 24  ;                                   ;                        ;
+-----------------------------------------------------+-----------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+
; Register name                                                                                                                                                                ; Reason for Removal                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]                          ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5..9]                        ; Stuck at VCC due to stuck port preset         ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3,4]                         ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0..2]                        ; Stuck at VCC due to stuck port preset         ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_run_q[0]                                                 ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_run_enable_q[0]                                          ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_run_count[0,1]                                           ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0..11]                            ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_aseq_q[0]                                                ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_aseq_eq                                                  ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[0..9]                                              ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_ca0_eq                                                   ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[6..9]                                          ; Stuck at VCC due to stuck port preset         ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[5]                                             ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[4]                                             ; Stuck at VCC due to stuck port preset         ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[1..3]                                          ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[0]                                             ; Stuck at VCC due to stuck port preset         ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0..9]                                   ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[5..9]                                   ; Stuck at VCC due to stuck port preset         ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]                                      ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[10]                                    ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5..9]                                  ; Stuck at VCC due to stuck port preset         ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3,4]                                   ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0..2]                                  ; Stuck at VCC due to stuck port preset         ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[0..9]                                  ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[0..24]                    ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][0]                         ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][0]                         ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][0]                         ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][0]                         ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][1]                         ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][1]                         ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][1]                         ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][1]                         ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][2]                         ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][2]                         ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][2]                         ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][2]                         ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][3]                         ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][3]                         ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][3]                         ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][3]                         ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][4]                         ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][4]                         ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][4]                         ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][4]                         ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][5]                         ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][5]                         ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][5]                         ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][5]                         ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][6]                         ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][6]                         ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][6]                         ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][6]                         ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][7]                         ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][7]                         ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][7]                         ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][7]                         ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][8]                         ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][8]                         ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][8]                         ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][8]                         ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][9]                         ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][9]                         ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][9]                         ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][9]                         ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][10]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][10]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][10]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][10]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][11]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][11]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][11]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][11]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][12]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][12]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][12]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][12]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][13]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][13]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][13]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][13]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][14]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][14]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][14]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][14]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][15]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][15]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][15]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][15]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][16]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][16]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][16]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][16]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[0..14]                    ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][17]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][17]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][17]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][17]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][18]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][18]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][18]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][18]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][19]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][19]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][19]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][19]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][20]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][20]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][20]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][20]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][21]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][21]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][21]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][21]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][22]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][22]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][22]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][22]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]   ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[1][0]   ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[2][0]   ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[3][0]   ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][23]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][23]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][23]                        ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][23]                        ; Lost fanout                                   ;
; I2S:i2s_ports|r_sr_in[0..23]                                                                                                                                                 ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[0..31]                       ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[1..41]                                           ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_oseq_gated_reg_q[0]                                      ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_oseq_q[0]                                                ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[0]                                               ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_17|delay_signals[0][0]           ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[10,11]                            ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[5..9]                             ; Stuck at VCC due to stuck port preset         ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[4]                                ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[3]                                ; Stuck at VCC due to stuck port preset         ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[0..2]                             ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_oseq_eq                                                  ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[0][0]           ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[1][0]           ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[2][0]           ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[3][0]           ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                  ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute|delay_signals[1][0]                  ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]                                      ; Stuck at VCC due to stuck port preset         ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_13|delay_signals[0][0]           ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                  ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[0..23]                               ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid                                    ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|at_source_error_s[0,1]                        ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|packet_error_s[0]                                 ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]                          ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5..9]                        ; Stuck at VCC due to stuck port preset         ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3,4]                         ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0..2]                        ; Stuck at VCC due to stuck port preset         ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_run_q[0]                                                 ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_run_enable_q[0]                                          ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_run_count[0,1]                                           ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0..11]                            ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_aseq_q[0]                                                ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_aseq_eq                                                  ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[0..9]                                              ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_ca0_eq                                                   ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[6..9]                                          ; Stuck at VCC due to stuck port preset         ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[5]                                             ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[4]                                             ; Stuck at VCC due to stuck port preset         ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[1..3]                                          ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[0]                                             ; Stuck at VCC due to stuck port preset         ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0..9]                                   ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[5..9]                                   ; Stuck at VCC due to stuck port preset         ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]                                      ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[10]                                    ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5..9]                                  ; Stuck at VCC due to stuck port preset         ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3,4]                                   ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0..2]                                  ; Stuck at VCC due to stuck port preset         ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[0..9]                                  ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[0..24]                    ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][0]                         ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][0]                         ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][0]                         ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][0]                         ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][1]                         ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][1]                         ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][1]                         ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][1]                         ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][2]                         ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][2]                         ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][2]                         ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][2]                         ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][3]                         ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][3]                         ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][3]                         ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][3]                         ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][4]                         ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][4]                         ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][4]                         ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][4]                         ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][5]                         ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][5]                         ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][5]                         ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][5]                         ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][6]                         ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][6]                         ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][6]                         ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][6]                         ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][7]                         ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][7]                         ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][7]                         ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][7]                         ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][8]                         ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][8]                         ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][8]                         ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][8]                         ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][9]                         ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][9]                         ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][9]                         ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][9]                         ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][10]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][10]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][10]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][10]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][11]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][11]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][11]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][11]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][12]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][12]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][12]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][12]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][13]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][13]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][13]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][13]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][14]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][14]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][14]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][14]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][15]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][15]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][15]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][15]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][16]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][16]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][16]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][16]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[0..14]                    ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][17]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][17]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][17]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][17]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][18]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][18]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][18]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][18]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][19]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][19]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][19]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][19]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][20]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][20]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][20]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][20]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][21]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][21]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][21]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][21]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][22]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][22]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][22]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][22]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]   ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[1][0]   ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[2][0]   ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[3][0]   ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][23]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][23]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][23]                        ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][23]                        ; Lost fanout                                   ;
; I2S:i2s_ports|l_sr_in[0..23]                                                                                                                                                 ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[0..31]                       ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[1..41]                                           ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_oseq_gated_reg_q[0]                                      ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_oseq_q[0]                                                ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[0]                                               ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_17|delay_signals[0][0]           ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[10,11]                            ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[5..9]                             ; Stuck at VCC due to stuck port preset         ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[4]                                ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[3]                                ; Stuck at VCC due to stuck port preset         ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[0..2]                             ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_oseq_eq                                                  ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[0][0]           ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[1][0]           ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[2][0]           ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[3][0]           ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                  ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute|delay_signals[1][0]                  ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]                                      ; Stuck at VCC due to stuck port preset         ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_13|delay_signals[0][0]           ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                  ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[0..23]                               ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid                                    ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|at_source_error_s[0,1]                        ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|packet_error_s[0]                                 ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]                        ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5..9]                      ; Stuck at VCC due to stuck port preset         ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3,4]                       ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0..2]                      ; Stuck at VCC due to stuck port preset         ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_run_q[0]                                               ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_run_enable_q[0]                                        ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_run_count[0,1]                                         ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0..11]                          ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_aseq_q[0]                                              ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_aseq_eq                                                ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[0..9]                                            ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_ca0_eq                                                 ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[6..9]                                        ; Stuck at VCC due to stuck port preset         ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[5]                                           ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[4]                                           ; Stuck at VCC due to stuck port preset         ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[1..3]                                        ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[0]                                           ; Stuck at VCC due to stuck port preset         ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0..9]                                 ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[5..9]                                 ; Stuck at VCC due to stuck port preset         ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]                                    ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[10]                                  ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5..9]                                ; Stuck at VCC due to stuck port preset         ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3,4]                                 ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0..2]                                ; Stuck at VCC due to stuck port preset         ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[0..9]                                ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[0..24]                  ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][0]                       ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][0]                       ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][0]                       ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][0]                       ; Lost fanout                                   ;
; SPI_slave:ecg_spi_ports|rx_buf[0]                                                                                                                                            ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][1]                       ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][1]                       ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][1]                       ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][1]                       ; Lost fanout                                   ;
; SPI_slave:ecg_spi_ports|rx_buf[1]                                                                                                                                            ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][2]                       ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][2]                       ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][2]                       ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][2]                       ; Lost fanout                                   ;
; SPI_slave:ecg_spi_ports|rx_buf[2]                                                                                                                                            ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][3]                       ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][3]                       ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][3]                       ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][3]                       ; Lost fanout                                   ;
; SPI_slave:ecg_spi_ports|rx_buf[3]                                                                                                                                            ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][4]                       ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][4]                       ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][4]                       ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][4]                       ; Lost fanout                                   ;
; SPI_slave:ecg_spi_ports|rx_buf[4]                                                                                                                                            ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][5]                       ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][5]                       ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][5]                       ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][5]                       ; Lost fanout                                   ;
; SPI_slave:ecg_spi_ports|rx_buf[5]                                                                                                                                            ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][6]                       ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][6]                       ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][6]                       ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][6]                       ; Lost fanout                                   ;
; SPI_slave:ecg_spi_ports|rx_buf[6]                                                                                                                                            ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][7]                       ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][7]                       ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][7]                       ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][7]                       ; Lost fanout                                   ;
; SPI_slave:ecg_spi_ports|rx_buf[7]                                                                                                                                            ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][8]                       ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][8]                       ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][8]                       ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][8]                       ; Lost fanout                                   ;
; SPI_slave:ecg_spi_ports|rx_buf[8]                                                                                                                                            ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][9]                       ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][9]                       ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][9]                       ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][9]                       ; Lost fanout                                   ;
; SPI_slave:ecg_spi_ports|rx_buf[9]                                                                                                                                            ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][10]                      ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][10]                      ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][10]                      ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][10]                      ; Lost fanout                                   ;
; SPI_slave:ecg_spi_ports|rx_buf[10]                                                                                                                                           ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][11]                      ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][11]                      ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][11]                      ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][11]                      ; Lost fanout                                   ;
; SPI_slave:ecg_spi_ports|rx_buf[11]                                                                                                                                           ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][12]                      ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][12]                      ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][12]                      ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][12]                      ; Lost fanout                                   ;
; SPI_slave:ecg_spi_ports|rx_buf[12]                                                                                                                                           ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][13]                      ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][13]                      ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][13]                      ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][13]                      ; Lost fanout                                   ;
; SPI_slave:ecg_spi_ports|rx_buf[13]                                                                                                                                           ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][14]                      ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][14]                      ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][14]                      ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][14]                      ; Lost fanout                                   ;
; SPI_slave:ecg_spi_ports|rx_buf[14]                                                                                                                                           ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][15]                      ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][15]                      ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][15]                      ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][15]                      ; Lost fanout                                   ;
; SPI_slave:ecg_spi_ports|rx_buf[15]                                                                                                                                           ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][16]                      ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][16]                      ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][16]                      ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][16]                      ; Lost fanout                                   ;
; SPI_slave:ecg_spi_ports|rx_buf[16]                                                                                                                                           ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[0..14]                  ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][17]                      ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][17]                      ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][17]                      ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][17]                      ; Lost fanout                                   ;
; SPI_slave:ecg_spi_ports|rx_buf[17]                                                                                                                                           ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][18]                      ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][18]                      ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][18]                      ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][18]                      ; Lost fanout                                   ;
; SPI_slave:ecg_spi_ports|rx_buf[18]                                                                                                                                           ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][19]                      ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][19]                      ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][19]                      ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][19]                      ; Lost fanout                                   ;
; SPI_slave:ecg_spi_ports|rx_buf[19]                                                                                                                                           ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][20]                      ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][20]                      ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][20]                      ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][20]                      ; Lost fanout                                   ;
; SPI_slave:ecg_spi_ports|rx_buf[20]                                                                                                                                           ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][21]                      ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][21]                      ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][21]                      ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][21]                      ; Lost fanout                                   ;
; SPI_slave:ecg_spi_ports|rx_buf[21]                                                                                                                                           ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][22]                      ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][22]                      ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][22]                      ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][22]                      ; Lost fanout                                   ;
; SPI_slave:ecg_spi_ports|rx_buf[22]                                                                                                                                           ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0] ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[1][0] ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[2][0] ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[3][0] ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][23]                      ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][23]                      ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][23]                      ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][23]                      ; Lost fanout                                   ;
; SPI_slave:ecg_spi_ports|rx_buf[23]                                                                                                                                           ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[0..31]                     ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[1..41]                                         ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_oseq_gated_reg_q[0]                                    ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_oseq_q[0]                                              ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[0]                                             ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_17|delay_signals[0][0]         ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[10,11]                          ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[5..9]                           ; Stuck at VCC due to stuck port preset         ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[4]                              ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[3]                              ; Stuck at VCC due to stuck port preset         ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[0..2]                           ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_oseq_eq                                                ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[0][0]         ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[1][0]         ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[2][0]         ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[3][0]         ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute|delay_signals[1][0]                ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]                                    ; Stuck at VCC due to stuck port preset         ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_13|delay_signals[0][0]         ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[0..23]                             ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid                                  ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|at_source_error_s[0,1]                      ; Stuck at GND due to stuck port clear          ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|packet_error_s[0]                               ; Lost fanout                                   ;
; SPI_slave:rec_spi_ports|bit_cnt[0]                                                                                                                                           ; Stuck at GND due to stuck port data_in        ;
; SPI_slave:ecg_spi_ports|bit_cnt[0]                                                                                                                                           ; Stuck at GND due to stuck port data_in        ;
; I2S:i2s_ports|neg_edge                                                                                                                                                       ; Lost fanout                                   ;
; I2S:i2s_ports|lr_edge                                                                                                                                                        ; Lost fanout                                   ;
; I2S:i2s_ports|new_sample                                                                                                                                                     ; Lost fanout                                   ;
; I2S:i2s_ports|cnt[0..4]                                                                                                                                                      ; Lost fanout                                   ;
; I2S:i2s_ports|zzzlrclk                                                                                                                                                       ; Lost fanout                                   ;
; I2S:i2s_ports|zzlrclk                                                                                                                                                        ; Lost fanout                                   ;
; I2S:i2s_ports|zlrclk                                                                                                                                                         ; Lost fanout                                   ;
; I2S:i2s_ports|pos_edge                                                                                                                                                       ; Lost fanout                                   ;
; I2S:i2s_ports|zzzbclk                                                                                                                                                        ; Lost fanout                                   ;
; I2S:i2s_ports|zzbclk                                                                                                                                                         ; Lost fanout                                   ;
; I2S:i2s_ports|zbclk                                                                                                                                                          ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.start                                  ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall                                  ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.run1                                   ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.st_err                                 ; Lost fanout                                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1                                   ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.start                                  ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall                                  ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.run1                                   ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.st_err                                 ; Lost fanout                                   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1                                   ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.start                                ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall                                ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.run1                                 ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.st_err                               ; Lost fanout                                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1                                 ; Lost fanout                                   ;
; SPI_slave:rec_spi_ports|tx_buf[1..23]                                                                                                                                        ; Merged with SPI_slave:rec_spi_ports|tx_buf[0] ;
; SPI_slave:rec_spi_ports|tx_buf[0]                                                                                                                                            ; Stuck at GND due to stuck port data_in        ;
; Total Number of Removed Registers = 1190                                                                                                                                     ;                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                            ; Reason for Removal       ; Registers Removed due to This Register                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_aseq_q[0]                            ; Stuck at GND             ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[41],                                              ;
;                                                                                                                                                          ; due to stuck port clear  ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[40],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[39],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[38],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[37],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[36],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[35],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[34],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[33],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[32],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[31],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[30],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[29],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[28],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[27],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[26],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[25],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[24],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[23],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[22],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[21],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[20],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[19],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[18],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[17],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[16],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[15],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[14],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[13],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[12],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[11],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[10],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[9],                                               ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[8],                                               ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[7],                                               ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[6],                                               ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[5],                                               ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[4],                                               ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[3],                                               ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[2],                                               ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[1],                                               ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[0],                                               ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_17|delay_signals[0][0],           ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[23],                                  ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[22],                                  ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[21],                                  ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[20],                                  ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[19],                                  ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[18],                                  ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[17],                                  ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[16],                                  ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[15],                                  ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[14],                                  ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[13],                                  ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[12],                                  ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[11],                                  ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[10],                                  ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[9],                                   ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[8],                                   ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[7],                                   ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[6],                                   ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[5],                                   ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[4],                                   ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[3],                                   ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[2],                                   ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[1],                                   ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[0],                                   ;
;                                                                                                                                                          ;                          ; SPI_slave:rec_spi_ports|tx_buf[0]                                                                                                                                             ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_aseq_q[0]                          ; Stuck at GND             ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[41],                                            ;
;                                                                                                                                                          ; due to stuck port clear  ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[40],                                            ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[39],                                            ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[38],                                            ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[37],                                            ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[36],                                            ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[35],                                            ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[34],                                            ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[33],                                            ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[32],                                            ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[31],                                            ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[30],                                            ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[29],                                            ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[28],                                            ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[27],                                            ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[26],                                            ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[25],                                            ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[24],                                            ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[23],                                            ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[22],                                            ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[21],                                            ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[20],                                            ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[19],                                            ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[18],                                            ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[17],                                            ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[16],                                            ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[15],                                            ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[14],                                            ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[13],                                            ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[12],                                            ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[11],                                            ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[10],                                            ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[9],                                             ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[8],                                             ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[7],                                             ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[6],                                             ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[5],                                             ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[4],                                             ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[3],                                             ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[2],                                             ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[1],                                             ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[0],                                             ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_17|delay_signals[0][0],         ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[23],                                ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[22],                                ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[21],                                ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[20],                                ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[19],                                ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[18],                                ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[17],                                ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[16],                                ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[15],                                ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[14],                                ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[13],                                ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[12],                                ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[11],                                ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[10],                                ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[9],                                 ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[8],                                 ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[7],                                 ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[6],                                 ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[5],                                 ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[4],                                 ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[3],                                 ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[2],                                 ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[1],                                 ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[0]                                  ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_aseq_q[0]                            ; Stuck at GND             ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[41],                                              ;
;                                                                                                                                                          ; due to stuck port clear  ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[40],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[39],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[38],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[37],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[36],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[35],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[34],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[33],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[32],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[31],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[30],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[29],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[28],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[27],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[26],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[25],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[24],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[23],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[22],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[21],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[20],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[19],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[18],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[17],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[16],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[15],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[14],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[13],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[12],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[11],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[10],                                              ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[9],                                               ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[8],                                               ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[7],                                               ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[6],                                               ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[5],                                               ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[4],                                               ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[3],                                               ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[2],                                               ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[1],                                               ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[0],                                               ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_17|delay_signals[0][0],           ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[23],                                  ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[22],                                  ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[21],                                  ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[20],                                  ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[19],                                  ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[18],                                  ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[17],                                  ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[16],                                  ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[15],                                  ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[14],                                  ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[13],                                  ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[12],                                  ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[11],                                  ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[10],                                  ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[9],                                   ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[8],                                   ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[7],                                   ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[6],                                   ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[5],                                   ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[4],                                   ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[3],                                   ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[2],                                   ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[1],                                   ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[0]                                    ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[9]                         ; Stuck at VCC             ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][6],                         ;
;                                                                                                                                                          ; due to stuck port preset ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][6],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][6],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][6],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][7],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][7],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][7],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][7],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][8],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][8],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][8],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][8],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][9],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][9],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][9],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][9],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][10],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][10],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][10],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][10],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][11],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][11],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][11],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][11],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][12],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][12],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][12],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][12],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][13],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][13],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][13],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][13],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][14],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][14],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][14],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][14],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][15],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][15],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][15],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][15],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][16],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][16],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][16],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][16],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][23],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][23],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][23],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][23],                        ;
;                                                                                                                                                          ;                          ; I2S:i2s_ports|r_sr_in[23], I2S:i2s_ports|r_sr_in[16], I2S:i2s_ports|r_sr_in[15],                                                                                              ;
;                                                                                                                                                          ;                          ; I2S:i2s_ports|r_sr_in[14], I2S:i2s_ports|r_sr_in[13], I2S:i2s_ports|r_sr_in[12],                                                                                              ;
;                                                                                                                                                          ;                          ; I2S:i2s_ports|r_sr_in[11], I2S:i2s_ports|r_sr_in[10], I2S:i2s_ports|r_sr_in[9],                                                                                               ;
;                                                                                                                                                          ;                          ; I2S:i2s_ports|r_sr_in[8], I2S:i2s_ports|r_sr_in[7], I2S:i2s_ports|r_sr_in[6],                                                                                                 ;
;                                                                                                                                                          ;                          ; I2S:i2s_ports|new_sample, I2S:i2s_ports|pos_edge                                                                                                                              ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[9]                       ; Stuck at VCC             ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][6],                       ;
;                                                                                                                                                          ; due to stuck port preset ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][6],                       ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][6],                       ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][6],                       ;
;                                                                                                                                                          ;                          ; SPI_slave:ecg_spi_ports|rx_buf[6],                                                                                                                                            ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][7],                       ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][7],                       ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][7],                       ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][7],                       ;
;                                                                                                                                                          ;                          ; SPI_slave:ecg_spi_ports|rx_buf[7],                                                                                                                                            ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][8],                       ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][8],                       ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][8],                       ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][8],                       ;
;                                                                                                                                                          ;                          ; SPI_slave:ecg_spi_ports|rx_buf[8],                                                                                                                                            ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][9],                       ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][9],                       ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][9],                       ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][9],                       ;
;                                                                                                                                                          ;                          ; SPI_slave:ecg_spi_ports|rx_buf[9],                                                                                                                                            ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][10],                      ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][10],                      ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][10],                      ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][10],                      ;
;                                                                                                                                                          ;                          ; SPI_slave:ecg_spi_ports|rx_buf[10],                                                                                                                                           ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][11],                      ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][11],                      ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][11],                      ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][11],                      ;
;                                                                                                                                                          ;                          ; SPI_slave:ecg_spi_ports|rx_buf[11],                                                                                                                                           ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][12],                      ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][12],                      ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][12],                      ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][12],                      ;
;                                                                                                                                                          ;                          ; SPI_slave:ecg_spi_ports|rx_buf[12],                                                                                                                                           ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][13],                      ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][13],                      ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][13],                      ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][13],                      ;
;                                                                                                                                                          ;                          ; SPI_slave:ecg_spi_ports|rx_buf[13],                                                                                                                                           ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][14],                      ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][14],                      ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][14],                      ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][14],                      ;
;                                                                                                                                                          ;                          ; SPI_slave:ecg_spi_ports|rx_buf[14],                                                                                                                                           ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][15],                      ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][15],                      ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][15],                      ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][15],                      ;
;                                                                                                                                                          ;                          ; SPI_slave:ecg_spi_ports|rx_buf[15],                                                                                                                                           ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][16],                      ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][16],                      ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][16],                      ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][16],                      ;
;                                                                                                                                                          ;                          ; SPI_slave:ecg_spi_ports|rx_buf[16],                                                                                                                                           ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][23],                      ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][23],                      ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][23],                      ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][23],                      ;
;                                                                                                                                                          ;                          ; SPI_slave:ecg_spi_ports|rx_buf[23]                                                                                                                                            ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[9]                         ; Stuck at VCC             ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][6],                         ;
;                                                                                                                                                          ; due to stuck port preset ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][6],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][6],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][6],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][7],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][7],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][7],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][7],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][8],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][8],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][8],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][8],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][9],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][9],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][9],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][9],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][10],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][10],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][10],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][10],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][11],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][11],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][11],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][11],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][12],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][12],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][12],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][12],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][13],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][13],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][13],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][13],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][14],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][14],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][14],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][14],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][15],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][15],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][15],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][15],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][16],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][16],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][16],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][16],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][23],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][23],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][23],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][23],                        ;
;                                                                                                                                                          ;                          ; I2S:i2s_ports|l_sr_in[23], I2S:i2s_ports|l_sr_in[16], I2S:i2s_ports|l_sr_in[15],                                                                                              ;
;                                                                                                                                                          ;                          ; I2S:i2s_ports|l_sr_in[14], I2S:i2s_ports|l_sr_in[13], I2S:i2s_ports|l_sr_in[12],                                                                                              ;
;                                                                                                                                                          ;                          ; I2S:i2s_ports|l_sr_in[11], I2S:i2s_ports|l_sr_in[10], I2S:i2s_ports|l_sr_in[9],                                                                                               ;
;                                                                                                                                                          ;                          ; I2S:i2s_ports|l_sr_in[8], I2S:i2s_ports|l_sr_in[7], I2S:i2s_ports|l_sr_in[6]                                                                                                  ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[9]                             ; Stuck at GND             ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_ca0_eq,                                                   ;
;                                                                                                                                                          ; due to stuck port clear  ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[6],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[5],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[4],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[3],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[2],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[1],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[0],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][0],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][0],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][0],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][0],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[6],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[5],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[4],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[3],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[2],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[1],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[0],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][17],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][17],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][17],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][17],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0],   ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[1][0],   ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[2][0],   ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[3][0],   ;
;                                                                                                                                                          ;                          ; I2S:i2s_ports|r_sr_in[17], I2S:i2s_ports|r_sr_in[0],                                                                                                                          ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0],                  ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute|delay_signals[1][0],                  ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[9]                           ; Stuck at GND             ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_ca0_eq,                                                 ;
;                                                                                                                                                          ; due to stuck port clear  ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[6],                      ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[5],                      ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[4],                      ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[3],                      ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[2],                      ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[1],                      ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[0],                      ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][0],                       ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][0],                       ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][0],                       ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][0],                       ;
;                                                                                                                                                          ;                          ; SPI_slave:ecg_spi_ports|rx_buf[0],                                                                                                                                            ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[6],                      ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[5],                      ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[4],                      ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[3],                      ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[2],                      ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[1],                      ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[0],                      ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][17],                      ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][17],                      ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][17],                      ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][17],                      ;
;                                                                                                                                                          ;                          ; SPI_slave:ecg_spi_ports|rx_buf[17],                                                                                                                                           ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0], ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[1][0], ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[2][0], ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[3][0], ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0],                ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute|delay_signals[1][0],                ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                 ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[9]                             ; Stuck at GND             ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_ca0_eq,                                                   ;
;                                                                                                                                                          ; due to stuck port clear  ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[6],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[5],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[4],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[3],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[2],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[1],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[0],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][0],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][0],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][0],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][0],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[6],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[5],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[4],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[3],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[2],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[1],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[0],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][17],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][17],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][17],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][17],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0],   ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[1][0],   ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[2][0],   ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[3][0],   ;
;                                                                                                                                                          ;                          ; I2S:i2s_ports|l_sr_in[17], I2S:i2s_ports|l_sr_in[0],                                                                                                                          ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0],                  ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute|delay_signals[1][0],                  ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                   ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[10]                ; Stuck at GND             ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[9],                                     ;
;                                                                                                                                                          ; due to stuck port clear  ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[8],                                     ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[7],                                     ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[6],                                     ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5],                                     ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4],                                     ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3],                                     ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2],                                     ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1],                                     ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0],                                     ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]                                       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[10]              ; Stuck at GND             ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[9],                                   ;
;                                                                                                                                                          ; due to stuck port clear  ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[8],                                   ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[7],                                   ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[6],                                   ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5],                                   ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4],                                   ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3],                                   ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2],                                   ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1],                                   ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0],                                   ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]                                     ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[10]                ; Stuck at GND             ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[9],                                     ;
;                                                                                                                                                          ; due to stuck port clear  ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[8],                                     ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[7],                                     ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[6],                                     ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5],                                     ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4],                                     ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3],                                     ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2],                                     ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1],                                     ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0],                                     ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]                                       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]      ; Stuck at GND             ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[9],                           ;
;                                                                                                                                                          ; due to stuck port clear  ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[8],                           ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7],                           ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[6],                           ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5],                           ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4],                           ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3],                           ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2],                           ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1],                           ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]                            ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[9]                ; Stuck at GND             ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[9],                                   ;
;                                                                                                                                                          ; due to stuck port clear  ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[8],                                   ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[7],                                   ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[6],                                   ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5],                                   ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4],                                   ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3],                                   ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2],                                   ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1],                                   ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_13|delay_signals[0][0]          ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[9]                  ; Stuck at GND             ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[9],                                     ;
;                                                                                                                                                          ; due to stuck port clear  ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[8],                                     ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[7],                                     ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[6],                                     ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5],                                     ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4],                                     ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3],                                     ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2],                                     ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1],                                     ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_13|delay_signals[0][0]            ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]    ; Stuck at GND             ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[9],                         ;
;                                                                                                                                                          ; due to stuck port clear  ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[8],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[6],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]                          ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]      ; Stuck at GND             ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[9],                           ;
;                                                                                                                                                          ; due to stuck port clear  ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[8],                           ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7],                           ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[6],                           ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5],                           ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4],                           ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3],                           ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2],                           ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1],                           ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]                            ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[9]                  ; Stuck at GND             ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[9],                                     ;
;                                                                                                                                                          ; due to stuck port clear  ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[8],                                     ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[7],                                     ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[6],                                     ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5],                                     ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4],                                     ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3],                                     ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2],                                     ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1],                                     ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_13|delay_signals[0][0]            ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[24]   ; Stuck at GND             ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[31],                          ;
;                                                                                                                                                          ; due to stuck port clear  ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30],                          ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29],                          ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28],                          ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27],                          ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26],                          ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25],                          ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24],                          ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]                           ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[24]   ; Stuck at GND             ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[31],                          ;
;                                                                                                                                                          ; due to stuck port clear  ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30],                          ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29],                          ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28],                          ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27],                          ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26],                          ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25],                          ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24],                          ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]                           ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[24] ; Stuck at GND             ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[31],                        ;
;                                                                                                                                                          ; due to stuck port clear  ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]                         ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]           ; Stuck at GND             ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_aseq_eq,                                                  ;
;                                                                                                                                                          ; due to stuck port clear  ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[0][0],           ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[1][0],           ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[2][0],           ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[3][0]            ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]           ; Stuck at GND             ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_aseq_eq,                                                  ;
;                                                                                                                                                          ; due to stuck port clear  ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[0][0],           ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[1][0],           ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[2][0],           ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[3][0]            ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]         ; Stuck at GND             ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_aseq_eq,                                                ;
;                                                                                                                                                          ; due to stuck port clear  ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[0][0],         ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[1][0],         ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[2][0],         ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[3][0]          ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][4]     ; Lost Fanouts             ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][4],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][4],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][4],                         ;
;                                                                                                                                                          ;                          ; I2S:i2s_ports|r_sr_in[4]                                                                                                                                                      ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][1]     ; Lost Fanouts             ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][1],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][1],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][1],                         ;
;                                                                                                                                                          ;                          ; I2S:i2s_ports|r_sr_in[1]                                                                                                                                                      ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][2]     ; Lost Fanouts             ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][2],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][2],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][2],                         ;
;                                                                                                                                                          ;                          ; I2S:i2s_ports|r_sr_in[2]                                                                                                                                                      ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][3]     ; Lost Fanouts             ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][3],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][3],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][3],                         ;
;                                                                                                                                                          ;                          ; I2S:i2s_ports|r_sr_in[3]                                                                                                                                                      ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][5]     ; Lost Fanouts             ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][5],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][5],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][5],                         ;
;                                                                                                                                                          ;                          ; I2S:i2s_ports|r_sr_in[5]                                                                                                                                                      ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][18]    ; Lost Fanouts             ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][18],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][18],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][18],                        ;
;                                                                                                                                                          ;                          ; I2S:i2s_ports|r_sr_in[18]                                                                                                                                                     ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][19]    ; Lost Fanouts             ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][19],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][19],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][19],                        ;
;                                                                                                                                                          ;                          ; I2S:i2s_ports|r_sr_in[19]                                                                                                                                                     ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][20]    ; Lost Fanouts             ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][20],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][20],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][20],                        ;
;                                                                                                                                                          ;                          ; I2S:i2s_ports|r_sr_in[20]                                                                                                                                                     ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][4]   ; Lost Fanouts             ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][4],                       ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][4],                       ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][4],                       ;
;                                                                                                                                                          ;                          ; SPI_slave:ecg_spi_ports|rx_buf[4]                                                                                                                                             ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][22]    ; Lost Fanouts             ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][22],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][22],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][22],                        ;
;                                                                                                                                                          ;                          ; I2S:i2s_ports|r_sr_in[22]                                                                                                                                                     ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][5]   ; Lost Fanouts             ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][5],                       ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][5],                       ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][5],                       ;
;                                                                                                                                                          ;                          ; SPI_slave:ecg_spi_ports|rx_buf[5]                                                                                                                                             ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][18]  ; Lost Fanouts             ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][18],                      ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][18],                      ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][18],                      ;
;                                                                                                                                                          ;                          ; SPI_slave:ecg_spi_ports|rx_buf[18]                                                                                                                                            ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][19]  ; Lost Fanouts             ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][19],                      ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][19],                      ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][19],                      ;
;                                                                                                                                                          ;                          ; SPI_slave:ecg_spi_ports|rx_buf[19]                                                                                                                                            ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][19]    ; Lost Fanouts             ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][19],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][19],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][19],                        ;
;                                                                                                                                                          ;                          ; I2S:i2s_ports|l_sr_in[19]                                                                                                                                                     ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][20]    ; Lost Fanouts             ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][20],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][20],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][20],                        ;
;                                                                                                                                                          ;                          ; I2S:i2s_ports|l_sr_in[20]                                                                                                                                                     ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][21]    ; Lost Fanouts             ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][21],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][21],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][21],                        ;
;                                                                                                                                                          ;                          ; I2S:i2s_ports|l_sr_in[21]                                                                                                                                                     ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][20]  ; Lost Fanouts             ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][20],                      ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][20],                      ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][20],                      ;
;                                                                                                                                                          ;                          ; SPI_slave:ecg_spi_ports|rx_buf[20]                                                                                                                                            ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][21]  ; Lost Fanouts             ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][21],                      ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][21],                      ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][21],                      ;
;                                                                                                                                                          ;                          ; SPI_slave:ecg_spi_ports|rx_buf[21]                                                                                                                                            ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][5]     ; Lost Fanouts             ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][5],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][5],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][5],                         ;
;                                                                                                                                                          ;                          ; I2S:i2s_ports|l_sr_in[5]                                                                                                                                                      ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][22]  ; Lost Fanouts             ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][22],                      ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][22],                      ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][22],                      ;
;                                                                                                                                                          ;                          ; SPI_slave:ecg_spi_ports|rx_buf[22]                                                                                                                                            ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][21]    ; Lost Fanouts             ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][21],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][21],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][21],                        ;
;                                                                                                                                                          ;                          ; I2S:i2s_ports|r_sr_in[21]                                                                                                                                                     ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][4]     ; Lost Fanouts             ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][4],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][4],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][4],                         ;
;                                                                                                                                                          ;                          ; I2S:i2s_ports|l_sr_in[4]                                                                                                                                                      ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][3]     ; Lost Fanouts             ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][3],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][3],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][3],                         ;
;                                                                                                                                                          ;                          ; I2S:i2s_ports|l_sr_in[3]                                                                                                                                                      ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][2]     ; Lost Fanouts             ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][2],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][2],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][2],                         ;
;                                                                                                                                                          ;                          ; I2S:i2s_ports|l_sr_in[2]                                                                                                                                                      ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][1]     ; Lost Fanouts             ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][1],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][1],                         ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][1],                         ;
;                                                                                                                                                          ;                          ; I2S:i2s_ports|l_sr_in[1]                                                                                                                                                      ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][22]    ; Lost Fanouts             ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][22],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][22],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][22],                        ;
;                                                                                                                                                          ;                          ; I2S:i2s_ports|l_sr_in[22]                                                                                                                                                     ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][18]    ; Lost Fanouts             ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][18],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][18],                        ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][18],                        ;
;                                                                                                                                                          ;                          ; I2S:i2s_ports|l_sr_in[18]                                                                                                                                                     ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][1]   ; Lost Fanouts             ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][1],                       ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][1],                       ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][1],                       ;
;                                                                                                                                                          ;                          ; SPI_slave:ecg_spi_ports|rx_buf[1]                                                                                                                                             ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][2]   ; Lost Fanouts             ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][2],                       ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][2],                       ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][2],                       ;
;                                                                                                                                                          ;                          ; SPI_slave:ecg_spi_ports|rx_buf[2]                                                                                                                                             ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[0][3]   ; Lost Fanouts             ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[1][3],                       ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[2][3],                       ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14|delay_signals[3][3],                       ;
;                                                                                                                                                          ;                          ; SPI_slave:ecg_spi_ports|rx_buf[3]                                                                                                                                             ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_oseq_gated_reg_q[0]                  ; Stuck at GND             ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_oseq_q[0],                                                ;
;                                                                                                                                                          ; due to stuck port clear  ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_oseq_eq,                                                  ;
;                                                                                                                                                          ;                          ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid                                     ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_oseq_gated_reg_q[0]                  ; Stuck at GND             ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_oseq_q[0],                                                ;
;                                                                                                                                                          ; due to stuck port clear  ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_oseq_eq,                                                  ;
;                                                                                                                                                          ;                          ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid                                     ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_oseq_gated_reg_q[0]                ; Stuck at GND             ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_oseq_q[0],                                              ;
;                                                                                                                                                          ; due to stuck port clear  ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_oseq_eq,                                                ;
;                                                                                                                                                          ;                          ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid                                   ;
; I2S:i2s_ports|zzzlrclk                                                                                                                                   ; Lost Fanouts             ; I2S:i2s_ports|zzlrclk, I2S:i2s_ports|zlrclk                                                                                                                                   ;
; I2S:i2s_ports|zzzbclk                                                                                                                                    ; Lost Fanouts             ; I2S:i2s_ports|zzbclk, I2S:i2s_ports|zbclk                                                                                                                                     ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_run_enable_q[0]                      ; Stuck at GND             ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_run_count[0]                                              ;
;                                                                                                                                                          ; due to stuck port clear  ;                                                                                                                                                                               ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|at_source_error_s[0]      ; Stuck at GND             ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|packet_error_s[0]                                  ;
;                                                                                                                                                          ; due to stuck port clear  ;                                                                                                                                                                               ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_run_enable_q[0]                      ; Stuck at GND             ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_run_count[0]                                              ;
;                                                                                                                                                          ; due to stuck port clear  ;                                                                                                                                                                               ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|at_source_error_s[0]      ; Stuck at GND             ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|packet_error_s[0]                                  ;
;                                                                                                                                                          ; due to stuck port clear  ;                                                                                                                                                                               ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_run_enable_q[0]                    ; Stuck at GND             ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_run_count[0]                                            ;
;                                                                                                                                                          ; due to stuck port clear  ;                                                                                                                                                                               ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|at_source_error_s[0]    ; Stuck at GND             ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|packet_error_s[0]                                ;
;                                                                                                                                                          ; due to stuck port clear  ;                                                                                                                                                                               ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall              ; Lost Fanouts             ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1                                    ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall              ; Lost Fanouts             ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1                                    ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall            ; Lost Fanouts             ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 128   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 96    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 28    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; SPI_slave:ecg_spi_ports|bit_cnt[1]     ; 3       ;
; SPI_slave:rec_spi_ports|bit_cnt[1]     ; 3       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst ;
+-----------------+-------+------+-------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                                       ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                       ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                                       ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                                       ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                                       ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                                       ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                       ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                                       ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore ;
+-----------------------------------------+--------+------+--------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                       ;
+-----------------------------------------+--------+------+--------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                        ;
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                        ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                        ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                        ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                        ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                        ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                        ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                        ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                        ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                        ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                        ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                        ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                        ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                        ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                        ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                        ;
+-----------------------------------------+--------+------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_q8s3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_7do3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst ;
+-----------------+-------+------+-----------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                                     ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                     ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                                     ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                                     ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                                     ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                                     ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                     ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                                     ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                     ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                      ;
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                      ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_q8s3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_7do3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst ;
+-----------------+-------+------+-----------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                                     ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                     ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                                     ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                                     ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                                     ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                                     ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                     ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                                     ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                     ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                      ;
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                      ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_q8s3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_7do3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; spi_d_width    ; 24    ; Signed Integer                             ;
; i2s_d_width    ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SPI_slave:ecg_spi_ports ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; cpol           ; '1'   ; Enumerated                                  ;
; cpha           ; '0'   ; Enumerated                                  ;
; spi_d_width    ; 24    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SPI_slave:rec_spi_ports ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; cpol           ; '1'   ; Enumerated                                  ;
; cpha           ; '0'   ; Enumerated                                  ;
; spi_d_width    ; 24    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2S:i2s_ports ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; i2s_d_width    ; 32    ; Signed Integer                    ;
; BITPERFRAME    ; 64    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst ;
+---------------------+-------------+--------------------------------------------------------------------------------------------+
; Parameter Name      ; Value       ; Type                                                                                       ;
+---------------------+-------------+--------------------------------------------------------------------------------------------+
; INWIDTH             ; 24          ; Signed Integer                                                                             ;
; FULL_WIDTH          ; 42          ; Signed Integer                                                                             ;
; BANKINWIDTH         ; 0           ; Signed Integer                                                                             ;
; REM_LSB_BIT_g       ; 18          ; Signed Integer                                                                             ;
; REM_LSB_TYPE_g      ; Truncation  ; String                                                                                     ;
; REM_MSB_BIT_g       ; 0           ; Signed Integer                                                                             ;
; REM_MSB_TYPE_g      ; Truncation  ; String                                                                                     ;
; PHYSCHANIN          ; 1           ; Signed Integer                                                                             ;
; PHYSCHANOUT         ; 1           ; Signed Integer                                                                             ;
; CHANSPERPHYIN       ; 1           ; Signed Integer                                                                             ;
; CHANSPERPHYOUT      ; 1           ; Signed Integer                                                                             ;
; OUTPUTFIFODEPTH     ; 8           ; Signed Integer                                                                             ;
; USE_PACKETS         ; 0           ; Signed Integer                                                                             ;
; ENABLE_BACKPRESSURE ; false       ; Enumerated                                                                                 ;
; LOG2_CHANSPERPHYOUT ; 1           ; Signed Integer                                                                             ;
; NUMCHANS            ; 1           ; Signed Integer                                                                             ;
; DEVICE_FAMILY       ; Cyclone III ; String                                                                                     ;
+---------------------+-------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                            ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g         ; 24    ; Signed Integer                                                                                                                                  ;
; data_width      ; 24    ; Signed Integer                                                                                                                                  ;
; data_port_count ; 1     ; Signed Integer                                                                                                                                  ;
; packet_size_g   ; 1     ; Signed Integer                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                          ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; width_g               ; 24    ; Signed Integer                                                                                                                                ;
; data_width            ; 24    ; Signed Integer                                                                                                                                ;
; data_port_count       ; 1     ; Signed Integer                                                                                                                                ;
; packet_size_g         ; 1     ; Signed Integer                                                                                                                                ;
; fifo_depth_g          ; 8     ; Signed Integer                                                                                                                                ;
; have_counter_g        ; false ; Enumerated                                                                                                                                    ;
; counter_limit_g       ; 1     ; Signed Integer                                                                                                                                ;
; use_packets           ; 0     ; Signed Integer                                                                                                                                ;
; enable_backpressure_g ; false ; Enumerated                                                                                                                                    ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                ;
; depth          ; 2     ; Signed Integer                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                       ;
; depth          ; 4     ; Signed Integer                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_17 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem ;
+------------------------------------+------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                    ; Type                                                                                                          ;
+------------------------------------+------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                                                                                                ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT                                ; Untyped                                                                                                       ;
; WIDTH_A                            ; 8                                        ; Signed Integer                                                                                                ;
; WIDTHAD_A                          ; 10                                       ; Signed Integer                                                                                                ;
; NUMWORDS_A                         ; 1001                                     ; Signed Integer                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                                                                                                       ;
; WIDTH_B                            ; 8                                        ; Signed Integer                                                                                                ;
; WIDTHAD_B                          ; 10                                       ; Signed Integer                                                                                                ;
; NUMWORDS_B                         ; 1001                                     ; Signed Integer                                                                                                ;
; INDATA_REG_B                       ; CLOCK0                                   ; Untyped                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                   ; Untyped                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK0                                   ; Untyped                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0                                   ; Untyped                                                                                                       ;
; OUTDATA_REG_B                      ; CLOCK0                                   ; Untyped                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK0                                   ; Untyped                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                                                                                                       ;
; OUTDATA_ACLR_B                     ; CLEAR0                                   ; Untyped                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Signed Integer                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Signed Integer                                                                                                ;
; RAM_BLOCK_TYPE                     ; M9K                                      ; Untyped                                                                                                       ;
; BYTE_SIZE                          ; 8                                        ; Signed Integer                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                                                                       ;
; INIT_FILE                          ; LP1000_0002_rtl_u0_m0_wo0_cm0_lutmem.hex ; Untyped                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_B                                   ; Untyped                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                                        ; Signed Integer                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                                                                                                       ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Signed Integer                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone III                              ; Untyped                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_q8s3                          ; Untyped                                                                                                       ;
+------------------------------------+------------------------------------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 24    ; Signed Integer                                                                                                                                         ;
; depth          ; 4     ; Signed Integer                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                               ;
; depth          ; 4     ; Signed Integer                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_13 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                               ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                            ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                                                                                     ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                                     ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                            ;
; WIDTH_B                            ; 24                   ; Signed Integer                                                                                                                     ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                                     ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                            ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                            ;
; OUTDATA_ACLR_B                     ; CLEAR0               ; Untyped                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_7do3      ; Untyped                                                                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multlo_component ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                                ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                      ;
; LPM_WIDTHA                                     ; 18          ; Signed Integer                                                                                                                                      ;
; LPM_WIDTHB                                     ; 8           ; Signed Integer                                                                                                                                      ;
; LPM_WIDTHP                                     ; 26          ; Signed Integer                                                                                                                                      ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                                                             ;
; LPM_WIDTHS                                     ; 1           ; Signed Integer                                                                                                                                      ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                                                                             ;
; LPM_PIPELINE                                   ; 1           ; Signed Integer                                                                                                                                      ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                             ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES         ; Untyped                                                                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                             ;
; CBXI_PARAMETER                                 ; mult_hbu    ; Untyped                                                                                                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                             ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multhi_component ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                                ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                      ;
; LPM_WIDTHA                                     ; 7           ; Signed Integer                                                                                                                                      ;
; LPM_WIDTHB                                     ; 8           ; Signed Integer                                                                                                                                      ;
; LPM_WIDTHP                                     ; 15          ; Signed Integer                                                                                                                                      ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                                                             ;
; LPM_WIDTHS                                     ; 1           ; Signed Integer                                                                                                                                      ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                                                                             ;
; LPM_PIPELINE                                   ; 1           ; Signed Integer                                                                                                                                      ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                             ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES         ; Untyped                                                                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                             ;
; CBXI_PARAMETER                                 ; mult_t9u    ; Untyped                                                                                                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                             ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_roundsat_hpfir:\gen_outp_blk:0:outp_blk ;
+----------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; in_width_g     ; 42         ; Signed Integer                                                                                                                                     ;
; rem_lsb_bit_g  ; 18         ; Signed Integer                                                                                                                                     ;
; rem_lsb_type_g ; Truncation ; String                                                                                                                                             ;
; rem_msb_bit_g  ; 0          ; Signed Integer                                                                                                                                     ;
; rem_msb_type_g ; Truncation ; String                                                                                                                                             ;
+----------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst ;
+---------------------+-------------+------------------------------------------------------------------------------------------+
; Parameter Name      ; Value       ; Type                                                                                     ;
+---------------------+-------------+------------------------------------------------------------------------------------------+
; INWIDTH             ; 24          ; Signed Integer                                                                           ;
; FULL_WIDTH          ; 42          ; Signed Integer                                                                           ;
; BANKINWIDTH         ; 0           ; Signed Integer                                                                           ;
; REM_LSB_BIT_g       ; 18          ; Signed Integer                                                                           ;
; REM_LSB_TYPE_g      ; Truncation  ; String                                                                                   ;
; REM_MSB_BIT_g       ; 0           ; Signed Integer                                                                           ;
; REM_MSB_TYPE_g      ; Truncation  ; String                                                                                   ;
; PHYSCHANIN          ; 1           ; Signed Integer                                                                           ;
; PHYSCHANOUT         ; 1           ; Signed Integer                                                                           ;
; CHANSPERPHYIN       ; 1           ; Signed Integer                                                                           ;
; CHANSPERPHYOUT      ; 1           ; Signed Integer                                                                           ;
; OUTPUTFIFODEPTH     ; 8           ; Signed Integer                                                                           ;
; USE_PACKETS         ; 0           ; Signed Integer                                                                           ;
; ENABLE_BACKPRESSURE ; false       ; Enumerated                                                                               ;
; LOG2_CHANSPERPHYOUT ; 1           ; Signed Integer                                                                           ;
; NUMCHANS            ; 1           ; Signed Integer                                                                           ;
; DEVICE_FAMILY       ; Cyclone III ; String                                                                                   ;
+---------------------+-------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; width_g         ; 24    ; Signed Integer                                                                                                                                ;
; data_width      ; 24    ; Signed Integer                                                                                                                                ;
; data_port_count ; 1     ; Signed Integer                                                                                                                                ;
; packet_size_g   ; 1     ; Signed Integer                                                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                        ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; width_g               ; 24    ; Signed Integer                                                                                                                              ;
; data_width            ; 24    ; Signed Integer                                                                                                                              ;
; data_port_count       ; 1     ; Signed Integer                                                                                                                              ;
; packet_size_g         ; 1     ; Signed Integer                                                                                                                              ;
; fifo_depth_g          ; 8     ; Signed Integer                                                                                                                              ;
; have_counter_g        ; false ; Enumerated                                                                                                                                  ;
; counter_limit_g       ; 1     ; Signed Integer                                                                                                                              ;
; use_packets           ; 0     ; Signed Integer                                                                                                                              ;
; enable_backpressure_g ; false ; Enumerated                                                                                                                                  ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                              ;
; depth          ; 1     ; Signed Integer                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                              ;
; depth          ; 2     ; Signed Integer                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                     ;
; depth          ; 4     ; Signed Integer                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_17 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem ;
+------------------------------------+------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                    ; Type                                                                                                        ;
+------------------------------------+------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                                                                                              ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT                                ; Untyped                                                                                                     ;
; WIDTH_A                            ; 8                                        ; Signed Integer                                                                                              ;
; WIDTHAD_A                          ; 10                                       ; Signed Integer                                                                                              ;
; NUMWORDS_A                         ; 1001                                     ; Signed Integer                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                                                                                                     ;
; WIDTH_B                            ; 8                                        ; Signed Integer                                                                                              ;
; WIDTHAD_B                          ; 10                                       ; Signed Integer                                                                                              ;
; NUMWORDS_B                         ; 1001                                     ; Signed Integer                                                                                              ;
; INDATA_REG_B                       ; CLOCK0                                   ; Untyped                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                   ; Untyped                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0                                   ; Untyped                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0                                   ; Untyped                                                                                                     ;
; OUTDATA_REG_B                      ; CLOCK0                                   ; Untyped                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK0                                   ; Untyped                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                                                                                                     ;
; OUTDATA_ACLR_B                     ; CLEAR0                                   ; Untyped                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Signed Integer                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Signed Integer                                                                                              ;
; RAM_BLOCK_TYPE                     ; M9K                                      ; Untyped                                                                                                     ;
; BYTE_SIZE                          ; 8                                        ; Signed Integer                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                                                                     ;
; INIT_FILE                          ; LP1000_0002_rtl_u0_m0_wo0_cm0_lutmem.hex ; Untyped                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_B                                   ; Untyped                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                        ; Signed Integer                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                                                                                                     ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Signed Integer                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone III                              ; Untyped                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_q8s3                          ; Untyped                                                                                                     ;
+------------------------------------+------------------------------------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 24    ; Signed Integer                                                                                                                                       ;
; depth          ; 4     ; Signed Integer                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                             ;
; depth          ; 4     ; Signed Integer                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_13 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                          ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                                                                                   ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                                   ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                          ;
; WIDTH_B                            ; 24                   ; Signed Integer                                                                                                                   ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                                   ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                          ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                          ;
; OUTDATA_ACLR_B                     ; CLEAR0               ; Untyped                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_7do3      ; Untyped                                                                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multlo_component ;
+------------------------------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                              ;
+------------------------------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                    ;
; LPM_WIDTHA                                     ; 18          ; Signed Integer                                                                                                                                    ;
; LPM_WIDTHB                                     ; 8           ; Signed Integer                                                                                                                                    ;
; LPM_WIDTHP                                     ; 26          ; Signed Integer                                                                                                                                    ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                                                           ;
; LPM_WIDTHS                                     ; 1           ; Signed Integer                                                                                                                                    ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                                                                           ;
; LPM_PIPELINE                                   ; 1           ; Signed Integer                                                                                                                                    ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                           ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                           ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                           ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                           ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                           ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                           ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES         ; Untyped                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                           ;
; CBXI_PARAMETER                                 ; mult_hbu    ; Untyped                                                                                                                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                           ;
+------------------------------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multhi_component ;
+------------------------------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                              ;
+------------------------------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                    ;
; LPM_WIDTHA                                     ; 7           ; Signed Integer                                                                                                                                    ;
; LPM_WIDTHB                                     ; 8           ; Signed Integer                                                                                                                                    ;
; LPM_WIDTHP                                     ; 15          ; Signed Integer                                                                                                                                    ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                                                           ;
; LPM_WIDTHS                                     ; 1           ; Signed Integer                                                                                                                                    ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                                                                           ;
; LPM_PIPELINE                                   ; 1           ; Signed Integer                                                                                                                                    ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                           ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                           ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                           ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                           ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                           ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                           ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES         ; Untyped                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                           ;
; CBXI_PARAMETER                                 ; mult_t9u    ; Untyped                                                                                                                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                           ;
+------------------------------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_roundsat_hpfir:\gen_outp_blk:0:outp_blk ;
+----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                                                             ;
+----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; in_width_g     ; 42         ; Signed Integer                                                                                                                                   ;
; rem_lsb_bit_g  ; 18         ; Signed Integer                                                                                                                                   ;
; rem_lsb_type_g ; Truncation ; String                                                                                                                                           ;
; rem_msb_bit_g  ; 0          ; Signed Integer                                                                                                                                   ;
; rem_msb_type_g ; Truncation ; String                                                                                                                                           ;
+----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst ;
+---------------------+-------------+------------------------------------------------------------------------------------------+
; Parameter Name      ; Value       ; Type                                                                                     ;
+---------------------+-------------+------------------------------------------------------------------------------------------+
; INWIDTH             ; 24          ; Signed Integer                                                                           ;
; FULL_WIDTH          ; 42          ; Signed Integer                                                                           ;
; BANKINWIDTH         ; 0           ; Signed Integer                                                                           ;
; REM_LSB_BIT_g       ; 18          ; Signed Integer                                                                           ;
; REM_LSB_TYPE_g      ; Truncation  ; String                                                                                   ;
; REM_MSB_BIT_g       ; 0           ; Signed Integer                                                                           ;
; REM_MSB_TYPE_g      ; Truncation  ; String                                                                                   ;
; PHYSCHANIN          ; 1           ; Signed Integer                                                                           ;
; PHYSCHANOUT         ; 1           ; Signed Integer                                                                           ;
; CHANSPERPHYIN       ; 1           ; Signed Integer                                                                           ;
; CHANSPERPHYOUT      ; 1           ; Signed Integer                                                                           ;
; OUTPUTFIFODEPTH     ; 8           ; Signed Integer                                                                           ;
; USE_PACKETS         ; 0           ; Signed Integer                                                                           ;
; ENABLE_BACKPRESSURE ; false       ; Enumerated                                                                               ;
; LOG2_CHANSPERPHYOUT ; 1           ; Signed Integer                                                                           ;
; NUMCHANS            ; 1           ; Signed Integer                                                                           ;
; DEVICE_FAMILY       ; Cyclone III ; String                                                                                   ;
+---------------------+-------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; width_g         ; 24    ; Signed Integer                                                                                                                                ;
; data_width      ; 24    ; Signed Integer                                                                                                                                ;
; data_port_count ; 1     ; Signed Integer                                                                                                                                ;
; packet_size_g   ; 1     ; Signed Integer                                                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                        ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; width_g               ; 24    ; Signed Integer                                                                                                                              ;
; data_width            ; 24    ; Signed Integer                                                                                                                              ;
; data_port_count       ; 1     ; Signed Integer                                                                                                                              ;
; packet_size_g         ; 1     ; Signed Integer                                                                                                                              ;
; fifo_depth_g          ; 8     ; Signed Integer                                                                                                                              ;
; have_counter_g        ; false ; Enumerated                                                                                                                                  ;
; counter_limit_g       ; 1     ; Signed Integer                                                                                                                              ;
; use_packets           ; 0     ; Signed Integer                                                                                                                              ;
; enable_backpressure_g ; false ; Enumerated                                                                                                                                  ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                              ;
; depth          ; 1     ; Signed Integer                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                              ;
; depth          ; 2     ; Signed Integer                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                     ;
; depth          ; 4     ; Signed Integer                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_17 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem ;
+------------------------------------+------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                    ; Type                                                                                                        ;
+------------------------------------+------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                                                                                              ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT                                ; Untyped                                                                                                     ;
; WIDTH_A                            ; 8                                        ; Signed Integer                                                                                              ;
; WIDTHAD_A                          ; 10                                       ; Signed Integer                                                                                              ;
; NUMWORDS_A                         ; 1001                                     ; Signed Integer                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                                                                                                     ;
; WIDTH_B                            ; 8                                        ; Signed Integer                                                                                              ;
; WIDTHAD_B                          ; 10                                       ; Signed Integer                                                                                              ;
; NUMWORDS_B                         ; 1001                                     ; Signed Integer                                                                                              ;
; INDATA_REG_B                       ; CLOCK0                                   ; Untyped                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                   ; Untyped                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0                                   ; Untyped                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0                                   ; Untyped                                                                                                     ;
; OUTDATA_REG_B                      ; CLOCK0                                   ; Untyped                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK0                                   ; Untyped                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                                                                                                     ;
; OUTDATA_ACLR_B                     ; CLEAR0                                   ; Untyped                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Signed Integer                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Signed Integer                                                                                              ;
; RAM_BLOCK_TYPE                     ; M9K                                      ; Untyped                                                                                                     ;
; BYTE_SIZE                          ; 8                                        ; Signed Integer                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                                                                     ;
; INIT_FILE                          ; LP1000_0002_rtl_u0_m0_wo0_cm0_lutmem.hex ; Untyped                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_B                                   ; Untyped                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                        ; Signed Integer                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                                                                                                     ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Signed Integer                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone III                              ; Untyped                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_q8s3                          ; Untyped                                                                                                     ;
+------------------------------------+------------------------------------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 24    ; Signed Integer                                                                                                                                       ;
; depth          ; 4     ; Signed Integer                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                             ;
; depth          ; 4     ; Signed Integer                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_13 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                          ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                                                                                   ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                                   ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                          ;
; WIDTH_B                            ; 24                   ; Signed Integer                                                                                                                   ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                                   ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                          ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                          ;
; OUTDATA_ACLR_B                     ; CLEAR0               ; Untyped                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_7do3      ; Untyped                                                                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multlo_component ;
+------------------------------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                              ;
+------------------------------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                    ;
; LPM_WIDTHA                                     ; 18          ; Signed Integer                                                                                                                                    ;
; LPM_WIDTHB                                     ; 8           ; Signed Integer                                                                                                                                    ;
; LPM_WIDTHP                                     ; 26          ; Signed Integer                                                                                                                                    ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                                                           ;
; LPM_WIDTHS                                     ; 1           ; Signed Integer                                                                                                                                    ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                                                                           ;
; LPM_PIPELINE                                   ; 1           ; Signed Integer                                                                                                                                    ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                           ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                           ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                           ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                           ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                           ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                           ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES         ; Untyped                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                           ;
; CBXI_PARAMETER                                 ; mult_hbu    ; Untyped                                                                                                                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                           ;
+------------------------------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multhi_component ;
+------------------------------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                              ;
+------------------------------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                    ;
; LPM_WIDTHA                                     ; 7           ; Signed Integer                                                                                                                                    ;
; LPM_WIDTHB                                     ; 8           ; Signed Integer                                                                                                                                    ;
; LPM_WIDTHP                                     ; 15          ; Signed Integer                                                                                                                                    ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                                                           ;
; LPM_WIDTHS                                     ; 1           ; Signed Integer                                                                                                                                    ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                                                                           ;
; LPM_PIPELINE                                   ; 1           ; Signed Integer                                                                                                                                    ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                           ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                           ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                           ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                           ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                           ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                           ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES         ; Untyped                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                           ;
; CBXI_PARAMETER                                 ; mult_t9u    ; Untyped                                                                                                                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                           ;
+------------------------------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_roundsat_hpfir:\gen_outp_blk:0:outp_blk ;
+----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                                                             ;
+----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; in_width_g     ; 42         ; Signed Integer                                                                                                                                   ;
; rem_lsb_bit_g  ; 18         ; Signed Integer                                                                                                                                   ;
; rem_lsb_type_g ; Truncation ; String                                                                                                                                           ;
; rem_msb_bit_g  ; 0          ; Signed Integer                                                                                                                                   ;
; rem_msb_type_g ; Truncation ; String                                                                                                                                           ;
+----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                              ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                             ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                                                                                                 ;
; Entity Instance                           ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1001                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1001                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                         ;
; Entity Instance                           ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                         ;
;     -- WIDTH_A                            ; 24                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                      ;
;     -- WIDTH_B                            ; 24                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                          ;
; Entity Instance                           ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1001                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1001                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                         ;
; Entity Instance                           ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                         ;
;     -- WIDTH_A                            ; 24                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                      ;
;     -- WIDTH_B                            ; 24                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                          ;
; Entity Instance                           ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1001                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1001                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                         ;
; Entity Instance                           ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                         ;
;     -- WIDTH_A                            ; 24                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                      ;
;     -- WIDTH_B                            ; 24                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                          ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                                                ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                                                 ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 6                                                                                                                                                                     ;
; Entity Instance                       ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multlo_component ;
;     -- LPM_WIDTHA                     ; 18                                                                                                                                                                    ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 26                                                                                                                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                    ;
; Entity Instance                       ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multhi_component ;
;     -- LPM_WIDTHA                     ; 7                                                                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 15                                                                                                                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                    ;
; Entity Instance                       ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multlo_component   ;
;     -- LPM_WIDTHA                     ; 18                                                                                                                                                                    ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 26                                                                                                                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                    ;
; Entity Instance                       ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multhi_component   ;
;     -- LPM_WIDTHA                     ; 7                                                                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 15                                                                                                                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                    ;
; Entity Instance                       ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multlo_component   ;
;     -- LPM_WIDTHA                     ; 18                                                                                                                                                                    ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 26                                                                                                                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                    ;
; Entity Instance                       ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multhi_component   ;
;     -- LPM_WIDTHA                     ; 7                                                                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 15                                                                                                                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                    ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "LP1000:fir_r_ports" ;
+---------+-------+----------+-------------------+
; Port    ; Type  ; Severity ; Details           ;
+---------+-------+----------+-------------------+
; reset_n ; Input ; Info     ; Stuck at GND      ;
+---------+-------+----------+-------------------+


+------------------------------------------------+
; Port Connectivity Checks: "LP1000:fir_l_ports" ;
+---------+-------+----------+-------------------+
; Port    ; Type  ; Severity ; Details           ;
+---------+-------+----------+-------------------+
; reset_n ; Input ; Info     ; Stuck at GND      ;
+---------+-------+----------+-------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "LP1000:fir_ecg_ports" ;
+---------+-------+----------+---------------------+
; Port    ; Type  ; Severity ; Details             ;
+---------+-------+----------+---------------------+
; reset_n ; Input ; Info     ; Stuck at GND        ;
+---------+-------+----------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2S:i2s_ports"                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; reset             ; Input  ; Info     ; Stuck at VCC                                                                        ;
; l_rx_data[31..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r_rx_data[31..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "SPI_slave:rec_spi_ports" ;
+------------+-------+----------+---------------------+
; Port       ; Type  ; Severity ; Details             ;
+------------+-------+----------+---------------------+
; reset_n    ; Input ; Info     ; Stuck at VCC        ;
; st_load_en ; Input ; Info     ; Stuck at VCC        ;
; tx_load_en ; Input ; Info     ; Stuck at VCC        ;
+------------+-------+----------+---------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SPI_slave:ecg_spi_ports"                                                                    ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_n      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ch_add1_port ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ch_add2_port ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon Jun 24 16:06:07 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_P4 -c top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file lp1000.vhd
    Info (12022): Found design unit 1: LP1000-rtl
    Info (12023): Found entity 1: LP1000
Info (12021): Found 1 design units, including 1 entities, in source file lp1000/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 2 design units, including 0 entities, in source file lp1000/auk_dspip_math_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg_hpfir (lp1000)
    Info (12022): Found design unit 2: auk_dspip_math_pkg_hpfir-body
Info (12021): Found 1 design units, including 0 entities, in source file lp1000/auk_dspip_lib_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg_hpfir (lp1000)
Info (12021): Found 2 design units, including 1 entities, in source file lp1000/auk_dspip_avalon_streaming_controller_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller_hpfir
Info (12021): Found 2 design units, including 1 entities, in source file lp1000/auk_dspip_avalon_streaming_sink_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink_hpfir
Info (12021): Found 2 design units, including 1 entities, in source file lp1000/auk_dspip_avalon_streaming_source_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source_hpfir
Info (12021): Found 2 design units, including 1 entities, in source file lp1000/auk_dspip_roundsat_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat_hpfir-beh
    Info (12023): Found entity 1: auk_dspip_roundsat_hpfir
Info (12021): Found 1 design units, including 0 entities, in source file lp1000/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (lp1000)
Info (12021): Found 2 design units, including 1 entities, in source file lp1000/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay
    Info (12023): Found entity 1: dspba_delay
Info (12021): Found 2 design units, including 1 entities, in source file lp1000/lp1000_0002_rtl.vhd
    Info (12022): Found design unit 1: LP1000_0002_rtl-normal
    Info (12023): Found entity 1: LP1000_0002_rtl
Info (12021): Found 2 design units, including 1 entities, in source file lp1000/lp1000_0002_ast.vhd
    Info (12022): Found design unit 1: LP1000_0002_ast-struct
    Info (12023): Found entity 1: LP1000_0002_ast
Info (12021): Found 2 design units, including 1 entities, in source file lp1000/lp1000_0002.vhd
    Info (12022): Found design unit 1: LP1000_0002-syn
    Info (12023): Found entity 1: LP1000_0002
Info (12021): Found 2 design units, including 1 entities, in source file top.vhd
    Info (12022): Found design unit 1: top-Behavorial
    Info (12023): Found entity 1: top
Info (12021): Found 2 design units, including 1 entities, in source file spi_slave.vhd
    Info (12022): Found design unit 1: SPI_slave-Behavorial
    Info (12023): Found entity 1: SPI_slave
Info (12021): Found 2 design units, including 1 entities, in source file i2s.vhd
    Info (12022): Found design unit 1: I2S-Behavorial
    Info (12023): Found entity 1: I2S
Info (12021): Found 2 design units, including 1 entities, in source file mux4to1.vhd
    Info (12022): Found design unit 1: Mux4to1-Behavorial
    Info (12023): Found entity 1: Mux4to1
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at top.vhd(37): used implicit default value for signal "i2s_l_led_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at top.vhd(38): used implicit default value for signal "i2s_r_led_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10540): VHDL Signal Declaration warning at top.vhd(55): used explicit default value for signal "ecg_reset_n" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at top.vhd(56): used explicit default value for signal "ecg_fir_reset_n" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at top.vhd(62): used explicit default value for signal "rec_tx_load_en" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at top.vhd(63): used explicit default value for signal "rec_reset_n" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at top.vhd(70): used explicit default value for signal "i2s_reset" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at top.vhd(71): used explicit default value for signal "i2s_l_fir_reset_n" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at top.vhd(72): used explicit default value for signal "i2s_r_fir_reset_n" because signal was never assigned a value
Warning (10541): VHDL Signal Declaration warning at top.vhd(80): used implicit default value for signal "mux_D4" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "SPI_slave" for hierarchy "SPI_slave:ecg_spi_ports"
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(56): signal "reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(69): signal "bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(74): signal "bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(79): signal "bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(84): signal "bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(89): signal "st_load_trdy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(89): signal "reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(91): signal "st_load_trdy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(93): signal "wr_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(93): signal "bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(95): signal "rd_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(95): signal "bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(100): signal "st_load_rrdy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(100): signal "reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(102): signal "st_load_rrdy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(104): signal "wr_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(104): signal "bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(106): signal "wr_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(106): signal "bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(111): signal "st_load_roe" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(111): signal "reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(113): signal "st_load_roe" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(115): signal "rrdy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(115): signal "wr_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(115): signal "bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(117): signal "wr_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(117): signal "bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(123): signal "reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(127): signal "wr_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(127): signal "bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(133): signal "reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(136): signal "rx_buf" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(140): signal "reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(143): signal "tx_load_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(144): signal "rd_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(144): signal "bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(149): signal "reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(151): signal "rd_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(158): signal "rd_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(158): signal "bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at SPI_slave.vhd(65): inferring latch(es) for signal or variable "rx_data", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "rx_data[0]" at SPI_slave.vhd(65)
Info (10041): Inferred latch for "rx_data[1]" at SPI_slave.vhd(65)
Info (10041): Inferred latch for "rx_data[2]" at SPI_slave.vhd(65)
Info (10041): Inferred latch for "rx_data[3]" at SPI_slave.vhd(65)
Info (10041): Inferred latch for "rx_data[4]" at SPI_slave.vhd(65)
Info (10041): Inferred latch for "rx_data[5]" at SPI_slave.vhd(65)
Info (10041): Inferred latch for "rx_data[6]" at SPI_slave.vhd(65)
Info (10041): Inferred latch for "rx_data[7]" at SPI_slave.vhd(65)
Info (10041): Inferred latch for "rx_data[8]" at SPI_slave.vhd(65)
Info (10041): Inferred latch for "rx_data[9]" at SPI_slave.vhd(65)
Info (10041): Inferred latch for "rx_data[10]" at SPI_slave.vhd(65)
Info (10041): Inferred latch for "rx_data[11]" at SPI_slave.vhd(65)
Info (10041): Inferred latch for "rx_data[12]" at SPI_slave.vhd(65)
Info (10041): Inferred latch for "rx_data[13]" at SPI_slave.vhd(65)
Info (10041): Inferred latch for "rx_data[14]" at SPI_slave.vhd(65)
Info (10041): Inferred latch for "rx_data[15]" at SPI_slave.vhd(65)
Info (10041): Inferred latch for "rx_data[16]" at SPI_slave.vhd(65)
Info (10041): Inferred latch for "rx_data[17]" at SPI_slave.vhd(65)
Info (10041): Inferred latch for "rx_data[18]" at SPI_slave.vhd(65)
Info (10041): Inferred latch for "rx_data[19]" at SPI_slave.vhd(65)
Info (10041): Inferred latch for "rx_data[20]" at SPI_slave.vhd(65)
Info (10041): Inferred latch for "rx_data[21]" at SPI_slave.vhd(65)
Info (10041): Inferred latch for "rx_data[22]" at SPI_slave.vhd(65)
Info (10041): Inferred latch for "rx_data[23]" at SPI_slave.vhd(65)
Info (12128): Elaborating entity "I2S" for hierarchy "I2S:i2s_ports"
Warning (10036): Verilog HDL or VHDL warning at I2S.vhd(26): object "valid" assigned a value but never read
Warning (10492): VHDL Process Statement warning at I2S.vhd(106): signal "lrclk" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at I2S.vhd(111): signal "lrclk" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "Mux4to1" for hierarchy "Mux4to1:mux_ports"
Info (12128): Elaborating entity "LP1000" for hierarchy "LP1000:fir_ecg_ports"
Info (12128): Elaborating entity "LP1000_0002" for hierarchy "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst"
Info (12128): Elaborating entity "LP1000_0002_ast" for hierarchy "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst"
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_sink_hpfir" for hierarchy "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink"
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_source_hpfir" for hierarchy "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source"
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_controller_hpfir" for hierarchy "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl"
Info (12128): Elaborating entity "LP1000_0002_rtl" for hierarchy "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore"
Warning (10631): VHDL Process Statement warning at LP1000_0002_rtl.vhd(335): inferring latch(es) for signal or variable "u0_m0_wo0_wi0_ra0_count0_i", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "u0_m0_wo0_wi0_ra0_count0_i[0]" at LP1000_0002_rtl.vhd(335)
Info (10041): Inferred latch for "u0_m0_wo0_wi0_ra0_count0_i[1]" at LP1000_0002_rtl.vhd(335)
Info (10041): Inferred latch for "u0_m0_wo0_wi0_ra0_count0_i[2]" at LP1000_0002_rtl.vhd(335)
Info (12128): Elaborating entity "dspba_delay" for hierarchy "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread"
Info (12128): Elaborating entity "dspba_delay" for hierarchy "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute"
Info (12128): Elaborating entity "dspba_delay" for hierarchy "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16"
Info (12128): Elaborating entity "altsyncram" for hierarchy "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem"
Info (12130): Elaborated megafunction instantiation "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem"
Info (12133): Instantiated megafunction "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "LP1000_0002_rtl_u0_m0_wo0_cm0_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_B"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1001"
    Info (12134): Parameter "numwords_b" = "1001"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q8s3.tdf
    Info (12023): Found entity 1: altsyncram_q8s3
Info (12128): Elaborating entity "altsyncram_q8s3" for hierarchy "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_q8s3:auto_generated"
Info (12128): Elaborating entity "dspba_delay" for hierarchy "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14"
Info (12128): Elaborating entity "altsyncram" for hierarchy "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem"
Info (12130): Elaborated megafunction instantiation "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem"
Info (12133): Instantiated megafunction "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_b" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7do3.tdf
    Info (12023): Found entity 1: altsyncram_7do3
Info (12128): Elaborating entity "altsyncram_7do3" for hierarchy "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_7do3:auto_generated"
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multlo_component"
Info (12130): Elaborated megafunction instantiation "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multlo_component"
Info (12133): Instantiated megafunction "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multlo_component" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "26"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_hbu.tdf
    Info (12023): Found entity 1: mult_hbu
Info (12128): Elaborating entity "mult_hbu" for hierarchy "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated"
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multhi_component"
Info (12130): Elaborated megafunction instantiation "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multhi_component"
Info (12133): Instantiated megafunction "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multhi_component" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "7"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_t9u.tdf
    Info (12023): Found entity 1: mult_t9u
Info (12128): Elaborating entity "mult_t9u" for hierarchy "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated"
Info (12128): Elaborating entity "auk_dspip_roundsat_hpfir" for hierarchy "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_roundsat_hpfir:\gen_outp_blk:0:outp_blk"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "SPI_slave:ecg_spi_ports|trdy" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|trdy~_emulated" and latch "SPI_slave:ecg_spi_ports|trdy~1"
    Warning (13310): Register "SPI_slave:ecg_spi_ports|rrdy" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|rrdy~_emulated" and latch "SPI_slave:ecg_spi_ports|rrdy~1"
    Warning (13310): Register "SPI_slave:ecg_spi_ports|roe" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|roe~_emulated" and latch "SPI_slave:ecg_spi_ports|roe~1"
    Warning (13310): Register "SPI_slave:rec_spi_ports|trdy" is converted into an equivalent circuit using register "SPI_slave:rec_spi_ports|trdy~_emulated" and latch "SPI_slave:rec_spi_ports|trdy~1"
    Warning (13310): Register "SPI_slave:rec_spi_ports|rrdy" is converted into an equivalent circuit using register "SPI_slave:rec_spi_ports|rrdy~_emulated" and latch "SPI_slave:rec_spi_ports|rrdy~1"
    Warning (13310): Register "SPI_slave:rec_spi_ports|roe" is converted into an equivalent circuit using register "SPI_slave:rec_spi_ports|roe~_emulated" and latch "SPI_slave:rec_spi_ports|roe~1"
    Warning (13310): Register "SPI_slave:ecg_spi_ports|tx_buf[23]" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|tx_buf[23]~_emulated" and latch "SPI_slave:ecg_spi_ports|tx_buf[23]~1"
    Warning (13310): Register "SPI_slave:ecg_spi_ports|tx_buf[22]" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|tx_buf[22]~_emulated" and latch "SPI_slave:ecg_spi_ports|tx_buf[22]~5"
    Warning (13310): Register "SPI_slave:ecg_spi_ports|tx_buf[21]" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|tx_buf[21]~_emulated" and latch "SPI_slave:ecg_spi_ports|tx_buf[21]~9"
    Warning (13310): Register "SPI_slave:ecg_spi_ports|tx_buf[20]" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|tx_buf[20]~_emulated" and latch "SPI_slave:ecg_spi_ports|tx_buf[20]~13"
    Warning (13310): Register "SPI_slave:ecg_spi_ports|tx_buf[19]" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|tx_buf[19]~_emulated" and latch "SPI_slave:ecg_spi_ports|tx_buf[19]~17"
    Warning (13310): Register "SPI_slave:ecg_spi_ports|tx_buf[18]" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|tx_buf[18]~_emulated" and latch "SPI_slave:ecg_spi_ports|tx_buf[18]~21"
    Warning (13310): Register "SPI_slave:ecg_spi_ports|tx_buf[17]" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|tx_buf[17]~_emulated" and latch "SPI_slave:ecg_spi_ports|tx_buf[17]~25"
    Warning (13310): Register "SPI_slave:ecg_spi_ports|tx_buf[16]" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|tx_buf[16]~_emulated" and latch "SPI_slave:ecg_spi_ports|tx_buf[16]~29"
    Warning (13310): Register "SPI_slave:ecg_spi_ports|tx_buf[15]" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|tx_buf[15]~_emulated" and latch "SPI_slave:ecg_spi_ports|tx_buf[15]~33"
    Warning (13310): Register "SPI_slave:ecg_spi_ports|tx_buf[14]" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|tx_buf[14]~_emulated" and latch "SPI_slave:ecg_spi_ports|tx_buf[14]~37"
    Warning (13310): Register "SPI_slave:ecg_spi_ports|tx_buf[13]" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|tx_buf[13]~_emulated" and latch "SPI_slave:ecg_spi_ports|tx_buf[13]~41"
    Warning (13310): Register "SPI_slave:ecg_spi_ports|tx_buf[12]" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|tx_buf[12]~_emulated" and latch "SPI_slave:ecg_spi_ports|tx_buf[12]~45"
    Warning (13310): Register "SPI_slave:ecg_spi_ports|tx_buf[11]" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|tx_buf[11]~_emulated" and latch "SPI_slave:ecg_spi_ports|tx_buf[11]~49"
    Warning (13310): Register "SPI_slave:ecg_spi_ports|tx_buf[10]" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|tx_buf[10]~_emulated" and latch "SPI_slave:ecg_spi_ports|tx_buf[10]~53"
    Warning (13310): Register "SPI_slave:ecg_spi_ports|tx_buf[9]" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|tx_buf[9]~_emulated" and latch "SPI_slave:ecg_spi_ports|tx_buf[9]~57"
    Warning (13310): Register "SPI_slave:ecg_spi_ports|tx_buf[8]" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|tx_buf[8]~_emulated" and latch "SPI_slave:ecg_spi_ports|tx_buf[8]~61"
    Warning (13310): Register "SPI_slave:ecg_spi_ports|tx_buf[7]" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|tx_buf[7]~_emulated" and latch "SPI_slave:ecg_spi_ports|tx_buf[7]~65"
    Warning (13310): Register "SPI_slave:ecg_spi_ports|tx_buf[6]" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|tx_buf[6]~_emulated" and latch "SPI_slave:ecg_spi_ports|tx_buf[6]~69"
    Warning (13310): Register "SPI_slave:ecg_spi_ports|tx_buf[5]" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|tx_buf[5]~_emulated" and latch "SPI_slave:ecg_spi_ports|tx_buf[5]~73"
    Warning (13310): Register "SPI_slave:ecg_spi_ports|tx_buf[4]" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|tx_buf[4]~_emulated" and latch "SPI_slave:ecg_spi_ports|tx_buf[4]~77"
    Warning (13310): Register "SPI_slave:ecg_spi_ports|tx_buf[3]" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|tx_buf[3]~_emulated" and latch "SPI_slave:ecg_spi_ports|tx_buf[3]~81"
    Warning (13310): Register "SPI_slave:ecg_spi_ports|tx_buf[2]" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|tx_buf[2]~_emulated" and latch "SPI_slave:ecg_spi_ports|tx_buf[2]~85"
    Warning (13310): Register "SPI_slave:ecg_spi_ports|tx_buf[1]" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|tx_buf[1]~_emulated" and latch "SPI_slave:ecg_spi_ports|tx_buf[1]~89"
    Warning (13310): Register "SPI_slave:ecg_spi_ports|tx_buf[0]" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|tx_buf[0]~_emulated" and latch "SPI_slave:ecg_spi_ports|tx_buf[0]~93"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ecg_fir_ast_source_valid" is stuck at GND
    Warning (13410): Pin "ecg_fir_ast_source_error[0]" is stuck at GND
    Warning (13410): Pin "ecg_fir_ast_source_error[1]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[0]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[1]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[2]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[3]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[4]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[5]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[6]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[7]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[8]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[9]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[10]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[11]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[12]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[13]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[14]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[15]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[16]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[17]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[18]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[19]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[20]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[21]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[22]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[23]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[24]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[25]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[26]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[27]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[28]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[29]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[30]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[31]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[0]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[1]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[2]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[3]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[4]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[5]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[6]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[7]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[8]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[9]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[10]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[11]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[12]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[13]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[14]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[15]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[16]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[17]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[18]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[19]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[20]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[21]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[22]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[23]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[24]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[25]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[26]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[27]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[28]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[29]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[30]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[31]" is stuck at GND
    Warning (13410): Pin "i2s_l_fir_ast_source_valid" is stuck at GND
    Warning (13410): Pin "i2s_l_fir_ast_source_error[0]" is stuck at GND
    Warning (13410): Pin "i2s_l_fir_ast_source_error[1]" is stuck at GND
    Warning (13410): Pin "i2s_r_fir_ast_source_valid" is stuck at GND
    Warning (13410): Pin "i2s_r_fir_ast_source_error[0]" is stuck at GND
    Warning (13410): Pin "i2s_r_fir_ast_source_error[1]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 444 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ecg_st_load_en"
    Warning (15610): No output dependent on input pin "ecg_fir_ast_sink_error[1]"
    Warning (15610): No output dependent on input pin "rec_st_load_en"
    Warning (15610): No output dependent on input pin "i2s_clk"
    Warning (15610): No output dependent on input pin "i2s_bclk"
    Warning (15610): No output dependent on input pin "i2s_adc_data"
    Warning (15610): No output dependent on input pin "i2s_l_fir_ast_sink_error[1]"
    Warning (15610): No output dependent on input pin "i2s_r_fir_ast_sink_error[1]"
    Warning (15610): No output dependent on input pin "i2s_lrclk"
    Warning (15610): No output dependent on input pin "i2s_r_fir_ast_sink_error[0]"
    Warning (15610): No output dependent on input pin "fir_clk"
    Warning (15610): No output dependent on input pin "i2s_l_fir_ast_sink_error[0]"
    Warning (15610): No output dependent on input pin "ecg_fir_ast_sink_error[0]"
Info (21057): Implemented 411 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 52 input pins
    Info (21059): Implemented 109 output pins
    Info (21061): Implemented 250 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 175 warnings
    Info: Peak virtual memory: 558 megabytes
    Info: Processing ended: Mon Jun 24 16:06:14 2019
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:05


