
*** Running vivado
    with args -log d_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source d_wrapper.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source d_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2016.3/data/ip'.
Command: synth_design -top d_wrapper -part xc7a15tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8552 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 415.438 ; gain = 205.113
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'd_wrapper' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d_wrapper.vhd:43]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'D:/Vivado/2016.3/scripts/rt/data/unisim_comp.v:17333' bound to instance 'cellular_ram_dq_iobuf_0' of component 'IOBUF' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d_wrapper.vhd:129]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [D:/Vivado/2016.3/scripts/rt/data/unisim_comp.v:17333]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (1#1) [D:/Vivado/2016.3/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'D:/Vivado/2016.3/scripts/rt/data/unisim_comp.v:17333' bound to instance 'cellular_ram_dq_iobuf_1' of component 'IOBUF' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d_wrapper.vhd:136]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'D:/Vivado/2016.3/scripts/rt/data/unisim_comp.v:17333' bound to instance 'cellular_ram_dq_iobuf_2' of component 'IOBUF' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d_wrapper.vhd:143]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'D:/Vivado/2016.3/scripts/rt/data/unisim_comp.v:17333' bound to instance 'cellular_ram_dq_iobuf_3' of component 'IOBUF' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d_wrapper.vhd:150]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'D:/Vivado/2016.3/scripts/rt/data/unisim_comp.v:17333' bound to instance 'cellular_ram_dq_iobuf_4' of component 'IOBUF' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d_wrapper.vhd:157]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'D:/Vivado/2016.3/scripts/rt/data/unisim_comp.v:17333' bound to instance 'cellular_ram_dq_iobuf_5' of component 'IOBUF' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d_wrapper.vhd:164]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'D:/Vivado/2016.3/scripts/rt/data/unisim_comp.v:17333' bound to instance 'cellular_ram_dq_iobuf_6' of component 'IOBUF' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d_wrapper.vhd:171]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'D:/Vivado/2016.3/scripts/rt/data/unisim_comp.v:17333' bound to instance 'cellular_ram_dq_iobuf_7' of component 'IOBUF' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d_wrapper.vhd:178]
INFO: [Synth 8-3491] module 'd' declared at 'D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:3800' bound to instance 'd_i' of component 'd' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d_wrapper.vhd:185]
INFO: [Synth 8-638] synthesizing module 'd' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:3837]
INFO: [Synth 8-3491] module 'd_axi_quad_spi_0_1' declared at 'D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/realtime/d_axi_quad_spi_0_1_stub.vhdl:5' bound to instance 'SPI_S' of component 'd_axi_quad_spi_0_1' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:4607]
INFO: [Synth 8-638] synthesizing module 'd_axi_quad_spi_0_1' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/realtime/d_axi_quad_spi_0_1_stub.vhdl:45]
INFO: [Synth 8-3491] module 'd_axi_gpio_2_0' declared at 'D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/realtime/d_axi_gpio_2_0_stub.vhdl:5' bound to instance 'adc_gpio' of component 'd_axi_gpio_2_0' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:4644]
INFO: [Synth 8-638] synthesizing module 'd_axi_gpio_2_0' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/realtime/d_axi_gpio_2_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'd_adc_io_0_0' declared at 'D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/realtime/d_adc_io_0_0_stub.vhdl:5' bound to instance 'adc_io_0' of component 'd_adc_io_0_0' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:4668]
INFO: [Synth 8-638] synthesizing module 'd_adc_io_0_0' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/realtime/d_adc_io_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'd_axi_emc_0_0' declared at 'D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/realtime/d_axi_emc_0_0_stub.vhdl:5' bound to instance 'axi_emc_0' of component 'd_axi_emc_0_0' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:4677]
INFO: [Synth 8-638] synthesizing module 'd_axi_emc_0_0' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/realtime/d_axi_emc_0_0_stub.vhdl:66]
INFO: [Synth 8-3491] module 'd_axi_gpio_0_0' declared at 'D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/realtime/d_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'd_axi_gpio_0_0' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:4736]
INFO: [Synth 8-638] synthesizing module 'd_axi_gpio_0_0' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/realtime/d_axi_gpio_0_0_stub.vhdl:34]
INFO: [Synth 8-3491] module 'd_axi_gpio_1_0' declared at 'D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/realtime/d_axi_gpio_1_0_stub.vhdl:5' bound to instance 'axi_gpio_1' of component 'd_axi_gpio_1_0' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:4762]
INFO: [Synth 8-638] synthesizing module 'd_axi_gpio_1_0' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/realtime/d_axi_gpio_1_0_stub.vhdl:32]
INFO: [Synth 8-638] synthesizing module 'd_axi_mem_intercon_0' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:1998]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_176BSWC' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_176BSWC' (2#1) [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:93]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1N8CZMU' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:1446]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1N8CZMU' (3#1) [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:1446]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_5TBQNA' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:1758]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_5TBQNA' (4#1) [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:1758]
INFO: [Synth 8-3491] module 'd_xbar_0' declared at 'D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/realtime/d_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'd_xbar_0' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:2668]
INFO: [Synth 8-638] synthesizing module 'd_xbar_0' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/realtime/d_xbar_0_stub.vhdl:89]
INFO: [Synth 8-256] done synthesizing module 'd_axi_mem_intercon_0' (5#1) [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:1998]
INFO: [Synth 8-3491] module 'd_axi_uartlite_0_0' declared at 'D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/realtime/d_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'd_axi_uartlite_0_0' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:4906]
INFO: [Synth 8-638] synthesizing module 'd_axi_uartlite_0_0' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/realtime/d_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'd_clk_wiz_0_0' declared at 'D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/realtime/d_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'd_clk_wiz_0_0' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:4931]
INFO: [Synth 8-638] synthesizing module 'd_clk_wiz_0_0' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/realtime/d_clk_wiz_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'd_mdm_1_0' declared at 'D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/realtime/d_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'd_mdm_1_0' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:4939]
INFO: [Synth 8-638] synthesizing module 'd_mdm_1_0' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/realtime/d_mdm_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'd_microblaze_0_0' declared at 'D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/realtime/d_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'd_microblaze_0_0' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:4952]
INFO: [Synth 8-638] synthesizing module 'd_microblaze_0_0' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/realtime/d_microblaze_0_0_stub.vhdl:137]
INFO: [Synth 8-638] synthesizing module 'd_microblaze_0_axi_periph_0' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:2933]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1G2HXWC' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1G2HXWC' (6#1) [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:248]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_XW5ZQ4' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:349]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_XW5ZQ4' (7#1) [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:349]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1R75USD' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:450]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1R75USD' (8#1) [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:450]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_9IJTGD' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:551]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_9IJTGD' (9#1) [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:551]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_3691ZY' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:652]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_3691ZY' (10#1) [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:652]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1KBO59A' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:753]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1KBO59A' (11#1) [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:753]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1W231RQ' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:1611]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1W231RQ' (12#1) [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:1611]
INFO: [Synth 8-3491] module 'd_xbar_1' declared at 'D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/realtime/d_xbar_1_stub.vhdl:5' bound to instance 'xbar' of component 'd_xbar_1' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:3667]
INFO: [Synth 8-638] synthesizing module 'd_xbar_1' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/realtime/d_xbar_1_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'd_microblaze_0_axi_periph_0' (13#1) [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:2933]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_CZ6G37' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:837]
INFO: [Synth 8-3491] module 'd_dlmb_bram_if_cntlr_0' declared at 'D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/realtime/d_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'd_dlmb_bram_if_cntlr_0' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:1047]
INFO: [Synth 8-638] synthesizing module 'd_dlmb_bram_if_cntlr_0' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/realtime/d_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'd_dlmb_v10_0' declared at 'D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/realtime/d_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'd_dlmb_v10_0' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:1101]
INFO: [Synth 8-638] synthesizing module 'd_dlmb_v10_0' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/realtime/d_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'd_ilmb_bram_if_cntlr_0' declared at 'D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/realtime/d_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'd_ilmb_bram_if_cntlr_0' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:1129]
INFO: [Synth 8-638] synthesizing module 'd_ilmb_bram_if_cntlr_0' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/realtime/d_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'd_ilmb_v10_0' declared at 'D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/realtime/d_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'd_ilmb_v10_0' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:1183]
INFO: [Synth 8-638] synthesizing module 'd_ilmb_v10_0' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/realtime/d_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'd_lmb_bram_0' declared at 'D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/realtime/d_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'd_lmb_bram_0' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:1211]
INFO: [Synth 8-638] synthesizing module 'd_lmb_bram_0' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/realtime/d_lmb_bram_0_stub.vhdl:25]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_CZ6G37' (14#1) [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:837]
INFO: [Synth 8-3491] module 'd_rst_clk_wiz_0_100M_0' declared at 'D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/realtime/d_rst_clk_wiz_0_100M_0_stub.vhdl:5' bound to instance 'rst_clk_wiz_0_100M' of component 'd_rst_clk_wiz_0_100M_0' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:5245]
INFO: [Synth 8-638] synthesizing module 'd_rst_clk_wiz_0_100M_0' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/realtime/d_rst_clk_wiz_0_100M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'd_axi_quad_spi_1_0' declared at 'D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/realtime/d_axi_quad_spi_1_0_stub.vhdl:5' bound to instance 'spi_M' of component 'd_axi_quad_spi_1_0' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:5258]
INFO: [Synth 8-638] synthesizing module 'd_axi_quad_spi_1_0' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/realtime/d_axi_quad_spi_1_0_stub.vhdl:44]
INFO: [Synth 8-256] done synthesizing module 'd' (15#1) [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:3837]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'D:/Vivado/2016.3/scripts/rt/data/unisim_comp.v:17333' bound to instance 'rgb_led_tri_iobuf_0' of component 'IOBUF' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d_wrapper.vhd:243]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'D:/Vivado/2016.3/scripts/rt/data/unisim_comp.v:17333' bound to instance 'rgb_led_tri_iobuf_1' of component 'IOBUF' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d_wrapper.vhd:250]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'D:/Vivado/2016.3/scripts/rt/data/unisim_comp.v:17333' bound to instance 'rgb_led_tri_iobuf_2' of component 'IOBUF' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d_wrapper.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'd_wrapper' (16#1) [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d_wrapper.vhd:43]
WARNING: [Synth 8-3331] design s00_couplers_imp_1W231RQ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1W231RQ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1W231RQ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1W231RQ has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1KBO59A has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1KBO59A has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1KBO59A has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1KBO59A has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_3691ZY has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_3691ZY has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_3691ZY has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_3691ZY has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_9IJTGD has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_9IJTGD has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_9IJTGD has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_9IJTGD has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1R75USD has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1R75USD has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1R75USD has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1R75USD has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_XW5ZQ4 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_XW5ZQ4 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_XW5ZQ4 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_XW5ZQ4 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1G2HXWC has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1G2HXWC has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1G2HXWC has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1G2HXWC has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_5TBQNA has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_5TBQNA has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_5TBQNA has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_5TBQNA has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1N8CZMU has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1N8CZMU has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1N8CZMU has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1N8CZMU has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_176BSWC has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_176BSWC has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_176BSWC has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_176BSWC has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 456.859 ; gain = 246.535
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 456.859 ; gain = 246.535
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'd_adc_io_0_0' instantiated as 'd_i/adc_io_0' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:4668]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'd_axi_emc_0_0' instantiated as 'd_i/axi_emc_0' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:4677]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'd_axi_gpio_0_0' instantiated as 'd_i/axi_gpio_0' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:4736]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'd_axi_gpio_1_0' instantiated as 'd_i/axi_gpio_1' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:4762]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'd_axi_gpio_2_0' instantiated as 'd_i/adc_gpio' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:4644]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'd_axi_quad_spi_0_1' instantiated as 'd_i/SPI_S' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:4607]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'd_axi_quad_spi_1_0' instantiated as 'd_i/spi_M' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:5258]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'd_axi_uartlite_0_0' instantiated as 'd_i/axi_uartlite_0' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:4906]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'd_clk_wiz_0_0' instantiated as 'd_i/clk_wiz_0' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:4931]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'd_dlmb_bram_if_cntlr_0' instantiated as 'd_i/microblaze_0_local_memory/dlmb_bram_if_cntlr' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:1047]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'd_dlmb_v10_0' instantiated as 'd_i/microblaze_0_local_memory/dlmb_v10' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:1101]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'd_ilmb_bram_if_cntlr_0' instantiated as 'd_i/microblaze_0_local_memory/ilmb_bram_if_cntlr' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:1129]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'd_ilmb_v10_0' instantiated as 'd_i/microblaze_0_local_memory/ilmb_v10' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:1183]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'd_lmb_bram_0' instantiated as 'd_i/microblaze_0_local_memory/lmb_bram' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:1211]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'd_mdm_1_0' instantiated as 'd_i/mdm_1' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:4939]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'd_microblaze_0_0' instantiated as 'd_i/microblaze_0' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:4952]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'd_rst_clk_wiz_0_100M_0' instantiated as 'd_i/rst_clk_wiz_0_100M' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:5245]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'd_xbar_0' instantiated as 'd_i/axi_mem_intercon/xbar' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:2668]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'd_xbar_1' instantiated as 'd_i/microblaze_0_axi_periph/xbar' [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/sources_1/bd/d/hdl/d.vhd:3667]
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/dcp/d_microblaze_0_0_in_context.xdc] for cell 'd_i/microblaze_0'
Finished Parsing XDC File [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/dcp/d_microblaze_0_0_in_context.xdc] for cell 'd_i/microblaze_0'
Parsing XDC File [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/dcp_2/d_clk_wiz_0_0_in_context.xdc] for cell 'd_i/clk_wiz_0'
Finished Parsing XDC File [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/dcp_2/d_clk_wiz_0_0_in_context.xdc] for cell 'd_i/clk_wiz_0'
Parsing XDC File [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/dcp_3/d_ilmb_v10_0_in_context.xdc] for cell 'd_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/dcp_3/d_ilmb_v10_0_in_context.xdc] for cell 'd_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/dcp_4/d_ilmb_v10_0_in_context.xdc] for cell 'd_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/dcp_4/d_ilmb_v10_0_in_context.xdc] for cell 'd_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/dcp_5/d_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'd_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/dcp_5/d_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'd_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/dcp_6/d_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'd_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/dcp_6/d_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'd_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/dcp_7/d_lmb_bram_0_in_context.xdc] for cell 'd_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/dcp_7/d_lmb_bram_0_in_context.xdc] for cell 'd_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/dcp_8/d_mdm_1_0_in_context.xdc] for cell 'd_i/mdm_1'
Finished Parsing XDC File [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/dcp_8/d_mdm_1_0_in_context.xdc] for cell 'd_i/mdm_1'
Parsing XDC File [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/dcp_9/d_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'd_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/dcp_9/d_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'd_i/rst_clk_wiz_0_100M'
Parsing XDC File [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/dcp_10/d_axi_emc_0_0_in_context.xdc] for cell 'd_i/axi_emc_0'
Finished Parsing XDC File [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/dcp_10/d_axi_emc_0_0_in_context.xdc] for cell 'd_i/axi_emc_0'
Parsing XDC File [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/dcp_11/d_axi_uartlite_0_0_in_context.xdc] for cell 'd_i/axi_uartlite_0'
Finished Parsing XDC File [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/dcp_11/d_axi_uartlite_0_0_in_context.xdc] for cell 'd_i/axi_uartlite_0'
Parsing XDC File [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/dcp_12/d_xbar_0_in_context.xdc] for cell 'd_i/axi_mem_intercon/xbar'
Finished Parsing XDC File [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/dcp_12/d_xbar_0_in_context.xdc] for cell 'd_i/axi_mem_intercon/xbar'
Parsing XDC File [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/dcp_13/d_axi_gpio_0_0_in_context.xdc] for cell 'd_i/axi_gpio_0'
Finished Parsing XDC File [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/dcp_13/d_axi_gpio_0_0_in_context.xdc] for cell 'd_i/axi_gpio_0'
Parsing XDC File [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/dcp_14/d_xbar_1_in_context.xdc] for cell 'd_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/dcp_14/d_xbar_1_in_context.xdc] for cell 'd_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/dcp_15/d_axi_gpio_1_0_in_context.xdc] for cell 'd_i/axi_gpio_1'
Finished Parsing XDC File [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/dcp_15/d_axi_gpio_1_0_in_context.xdc] for cell 'd_i/axi_gpio_1'
Parsing XDC File [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/dcp_16/d_axi_quad_spi_0_1_in_context.xdc] for cell 'd_i/SPI_S'
Finished Parsing XDC File [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/dcp_16/d_axi_quad_spi_0_1_in_context.xdc] for cell 'd_i/SPI_S'
Parsing XDC File [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/dcp_17/d_axi_quad_spi_1_0_in_context.xdc] for cell 'd_i/spi_M'
Finished Parsing XDC File [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/dcp_17/d_axi_quad_spi_1_0_in_context.xdc] for cell 'd_i/spi_M'
Parsing XDC File [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/dcp_18/d_adc_io_0_0_in_context.xdc] for cell 'd_i/adc_io_0'
Finished Parsing XDC File [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/dcp_18/d_adc_io_0_0_in_context.xdc] for cell 'd_i/adc_io_0'
Parsing XDC File [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/dcp_19/d_axi_gpio_2_0_in_context.xdc] for cell 'd_i/adc_gpio'
Finished Parsing XDC File [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/dcp_19/d_axi_gpio_2_0_in_context.xdc] for cell 'd_i/adc_gpio'
Parsing XDC File [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/constrs_2/new/c.xdc]
WARNING: [Vivado 12-584] No ports matched 'test_tri_i[0]'. [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/constrs_2/new/c.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'RST_out'. [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/constrs_2/new/c.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'PWRD_N'. [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/constrs_2/new/c.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'test_tri_i[0]'. [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/constrs_2/new/c.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'RST_out'. [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/constrs_2/new/c.xdc:30]
Finished Parsing XDC File [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/constrs_2/new/c.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/constrs_2/new/c.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/d_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.srcs/constrs_2/new/c.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/d_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/d_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 11 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 726.559 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'd_i/SPI_S' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'd_i/spi_M' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'd_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 726.559 ; gain = 516.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a15tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 726.559 ; gain = 516.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/dcp_2/d_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/.Xil/Vivado-6764-Baldr/dcp_2/d_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for d_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for d_i/SPI_S. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for d_i/adc_gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for d_i/adc_io_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for d_i/axi_emc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for d_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for d_i/axi_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for d_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for d_i/axi_mem_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for d_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for d_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for d_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for d_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for d_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for d_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for d_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for d_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for d_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for d_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for d_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for d_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for d_i/spi_M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 726.559 ; gain = 516.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 726.559 ; gain = 516.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design d_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design d_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design d_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design d_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design d_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design d_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design d_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design d_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design d_microblaze_0_axi_periph_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design d_microblaze_0_axi_periph_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design d_microblaze_0_axi_periph_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design d_microblaze_0_axi_periph_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design d_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design d_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design d_axi_mem_intercon_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design d_axi_mem_intercon_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design d_axi_mem_intercon_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design d_axi_mem_intercon_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design d_axi_mem_intercon_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design d_axi_mem_intercon_0 has unconnected port S01_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 726.559 ; gain = 516.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'd_i/clk_wiz_0/clk_out1' to pin 'd_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'd_i/clk_wiz_0/clk_out2' to pin 'd_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'd_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'd_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'd_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'd_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'd_i/mdm_1/Dbg_Clk_0' to pin 'd_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'd_i/mdm_1/Dbg_Update_0' to pin 'd_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 726.559 ; gain = 516.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 726.559 ; gain = 516.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 726.559 ; gain = 516.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 726.559 ; gain = 516.234
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 726.559 ; gain = 516.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 726.559 ; gain = 516.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 726.559 ; gain = 516.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 726.559 ; gain = 516.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 726.559 ; gain = 516.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------+----------+
|      |BlackBox name          |Instances |
+------+-----------------------+----------+
|1     |d_axi_quad_spi_0_1     |         1|
|2     |d_axi_gpio_2_0         |         1|
|3     |d_adc_io_0_0           |         1|
|4     |d_axi_emc_0_0          |         1|
|5     |d_axi_gpio_0_0         |         1|
|6     |d_axi_gpio_1_0         |         1|
|7     |d_xbar_0               |         1|
|8     |d_axi_uartlite_0_0     |         1|
|9     |d_clk_wiz_0_0          |         1|
|10    |d_mdm_1_0              |         1|
|11    |d_microblaze_0_0       |         1|
|12    |d_xbar_1               |         1|
|13    |d_rst_clk_wiz_0_100M_0 |         1|
|14    |d_axi_quad_spi_1_0     |         1|
|15    |d_dlmb_bram_if_cntlr_0 |         1|
|16    |d_dlmb_v10_0           |         1|
|17    |d_ilmb_bram_if_cntlr_0 |         1|
|18    |d_ilmb_v10_0           |         1|
|19    |d_lmb_bram_0           |         1|
+------+-----------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |d_adc_io_0_0_bbox           |     1|
|2     |d_axi_emc_0_0_bbox          |     1|
|3     |d_axi_gpio_0_0_bbox         |     1|
|4     |d_axi_gpio_1_0_bbox         |     1|
|5     |d_axi_gpio_2_0_bbox         |     1|
|6     |d_axi_quad_spi_0_1_bbox     |     1|
|7     |d_axi_quad_spi_1_0_bbox     |     1|
|8     |d_axi_uartlite_0_0_bbox     |     1|
|9     |d_clk_wiz_0_0_bbox          |     1|
|10    |d_dlmb_bram_if_cntlr_0_bbox |     1|
|11    |d_dlmb_v10_0_bbox           |     1|
|12    |d_ilmb_bram_if_cntlr_0_bbox |     1|
|13    |d_ilmb_v10_0_bbox           |     1|
|14    |d_lmb_bram_0_bbox           |     1|
|15    |d_mdm_1_0_bbox              |     1|
|16    |d_microblaze_0_0_bbox       |     1|
|17    |d_rst_clk_wiz_0_100M_0_bbox |     1|
|18    |d_xbar_0_bbox               |     1|
|19    |d_xbar_1_bbox               |     1|
|20    |IBUF                        |     8|
|21    |IOBUF                       |    11|
|22    |OBUF                        |    31|
+------+----------------------------+------+

Report Instance Areas: 
+------+------------------------------+-------------------------------------+------+
|      |Instance                      |Module                               |Cells |
+------+------------------------------+-------------------------------------+------+
|1     |top                           |                                     |  2445|
|2     |  d_i                         |d                                    |  2395|
|3     |    axi_mem_intercon          |d_axi_mem_intercon_0                 |   254|
|4     |    microblaze_0_axi_periph   |d_microblaze_0_axi_periph_0          |   707|
|5     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_CZ6G37 |   494|
+------+------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 726.559 ; gain = 516.234
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 726.559 ; gain = 112.160
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 726.559 ; gain = 516.234
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 11 instances

INFO: [Common 17-83] Releasing license: Synthesis
111 Infos, 88 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 726.559 ; gain = 392.875
INFO: [Common 17-1381] The checkpoint 'D:/Nora/cmod_a7_projects/microblaze_led/microblaze_led.runs/synth_1/d_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 726.559 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Nov 15 20:56:48 2016...
