TimeQuest Timing Analyzer report for Comparador
Mon Nov 11 15:28:10 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Slow 1200mV 85C Model Metastability Report
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'clk'
 27. Slow 1200mV 0C Model Hold: 'clk'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Slow 1200mV 0C Model Metastability Report
 34. Fast 1200mV 0C Model Setup Summary
 35. Fast 1200mV 0C Model Hold Summary
 36. Fast 1200mV 0C Model Recovery Summary
 37. Fast 1200mV 0C Model Removal Summary
 38. Fast 1200mV 0C Model Minimum Pulse Width Summary
 39. Fast 1200mV 0C Model Setup: 'clk'
 40. Fast 1200mV 0C Model Hold: 'clk'
 41. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Fast 1200mV 0C Model Metastability Report
 47. Multicorner Timing Analysis Summary
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv 0c Model)
 55. Signal Integrity Metrics (Slow 1200mv 85c Model)
 56. Signal Integrity Metrics (Fast 1200mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Report TCCS
 60. Report RSKM
 61. Unconstrained Paths
 62. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Comparador                                                        ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE22F17C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 350.39 MHz ; 250.0 MHz       ; clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -1.854 ; -106.038           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.357 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.000 ; -93.000                          ;
+-------+--------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                             ; To Node                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.854 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.776      ;
; -1.854 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.776      ;
; -1.854 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.776      ;
; -1.854 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.776      ;
; -1.854 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.776      ;
; -1.854 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]    ; clk          ; clk         ; 1.000        ; -0.073     ; 2.776      ;
; -1.854 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]    ; clk          ; clk         ; 1.000        ; -0.073     ; 2.776      ;
; -1.854 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.776      ;
; -1.854 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.776      ;
; -1.853 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.775      ;
; -1.853 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.775      ;
; -1.853 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.775      ;
; -1.853 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.775      ;
; -1.853 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.775      ;
; -1.853 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]    ; clk          ; clk         ; 1.000        ; -0.073     ; 2.775      ;
; -1.853 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]    ; clk          ; clk         ; 1.000        ; -0.073     ; 2.775      ;
; -1.853 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.775      ;
; -1.853 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.775      ;
; -1.783 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]     ; clk          ; clk         ; 1.000        ; -0.077     ; 2.701      ;
; -1.783 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]     ; clk          ; clk         ; 1.000        ; -0.077     ; 2.701      ;
; -1.783 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]     ; clk          ; clk         ; 1.000        ; -0.077     ; 2.701      ;
; -1.783 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]     ; clk          ; clk         ; 1.000        ; -0.077     ; 2.701      ;
; -1.783 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]     ; clk          ; clk         ; 1.000        ; -0.077     ; 2.701      ;
; -1.783 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]    ; clk          ; clk         ; 1.000        ; -0.077     ; 2.701      ;
; -1.783 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]    ; clk          ; clk         ; 1.000        ; -0.077     ; 2.701      ;
; -1.783 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]     ; clk          ; clk         ; 1.000        ; -0.077     ; 2.701      ;
; -1.783 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]     ; clk          ; clk         ; 1.000        ; -0.077     ; 2.701      ;
; -1.772 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; clk          ; clk         ; 1.000        ; -0.073     ; 2.694      ;
; -1.772 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1] ; clk          ; clk         ; 1.000        ; -0.073     ; 2.694      ;
; -1.772 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; clk          ; clk         ; 1.000        ; -0.073     ; 2.694      ;
; -1.772 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; clk          ; clk         ; 1.000        ; -0.073     ; 2.694      ;
; -1.765 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; clk          ; clk         ; 1.000        ; -0.073     ; 2.687      ;
; -1.765 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1] ; clk          ; clk         ; 1.000        ; -0.073     ; 2.687      ;
; -1.765 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; clk          ; clk         ; 1.000        ; -0.073     ; 2.687      ;
; -1.765 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; clk          ; clk         ; 1.000        ; -0.073     ; 2.687      ;
; -1.713 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.635      ;
; -1.713 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.635      ;
; -1.713 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.635      ;
; -1.713 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.635      ;
; -1.713 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.635      ;
; -1.713 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]    ; clk          ; clk         ; 1.000        ; -0.073     ; 2.635      ;
; -1.713 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]    ; clk          ; clk         ; 1.000        ; -0.073     ; 2.635      ;
; -1.713 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.635      ;
; -1.713 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.635      ;
; -1.695 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]     ; clk          ; clk         ; 1.000        ; -0.062     ; 2.628      ;
; -1.695 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]     ; clk          ; clk         ; 1.000        ; -0.062     ; 2.628      ;
; -1.695 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]     ; clk          ; clk         ; 1.000        ; -0.062     ; 2.628      ;
; -1.695 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]     ; clk          ; clk         ; 1.000        ; -0.062     ; 2.628      ;
; -1.695 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]     ; clk          ; clk         ; 1.000        ; -0.062     ; 2.628      ;
; -1.695 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]    ; clk          ; clk         ; 1.000        ; -0.062     ; 2.628      ;
; -1.695 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]    ; clk          ; clk         ; 1.000        ; -0.062     ; 2.628      ;
; -1.695 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]     ; clk          ; clk         ; 1.000        ; -0.062     ; 2.628      ;
; -1.695 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]     ; clk          ; clk         ; 1.000        ; -0.062     ; 2.628      ;
; -1.686 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]     ; clk          ; clk         ; 1.000        ; -0.062     ; 2.619      ;
; -1.686 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]     ; clk          ; clk         ; 1.000        ; -0.062     ; 2.619      ;
; -1.686 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]     ; clk          ; clk         ; 1.000        ; -0.062     ; 2.619      ;
; -1.686 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]     ; clk          ; clk         ; 1.000        ; -0.062     ; 2.619      ;
; -1.686 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]     ; clk          ; clk         ; 1.000        ; -0.062     ; 2.619      ;
; -1.686 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]    ; clk          ; clk         ; 1.000        ; -0.062     ; 2.619      ;
; -1.686 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]    ; clk          ; clk         ; 1.000        ; -0.062     ; 2.619      ;
; -1.686 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]     ; clk          ; clk         ; 1.000        ; -0.062     ; 2.619      ;
; -1.686 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]     ; clk          ; clk         ; 1.000        ; -0.062     ; 2.619      ;
; -1.669 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]     ; clk          ; clk         ; 1.000        ; 0.249      ; 2.913      ;
; -1.669 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]     ; clk          ; clk         ; 1.000        ; 0.249      ; 2.913      ;
; -1.669 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]     ; clk          ; clk         ; 1.000        ; 0.249      ; 2.913      ;
; -1.668 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]     ; clk          ; clk         ; 1.000        ; 0.249      ; 2.912      ;
; -1.668 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]     ; clk          ; clk         ; 1.000        ; 0.249      ; 2.912      ;
; -1.668 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]     ; clk          ; clk         ; 1.000        ; 0.249      ; 2.912      ;
; -1.665 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]     ; clk          ; clk         ; 1.000        ; 0.265      ; 2.925      ;
; -1.665 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]     ; clk          ; clk         ; 1.000        ; 0.265      ; 2.925      ;
; -1.664 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]    ; clk          ; clk         ; 1.000        ; -0.074     ; 2.585      ;
; -1.664 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]    ; clk          ; clk         ; 1.000        ; -0.074     ; 2.585      ;
; -1.664 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]    ; clk          ; clk         ; 1.000        ; -0.074     ; 2.585      ;
; -1.664 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]    ; clk          ; clk         ; 1.000        ; -0.074     ; 2.585      ;
; -1.664 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]    ; clk          ; clk         ; 1.000        ; -0.074     ; 2.585      ;
; -1.664 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]    ; clk          ; clk         ; 1.000        ; -0.074     ; 2.585      ;
; -1.664 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]    ; clk          ; clk         ; 1.000        ; -0.074     ; 2.585      ;
; -1.664 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]    ; clk          ; clk         ; 1.000        ; -0.074     ; 2.585      ;
; -1.664 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]   ; clk          ; clk         ; 1.000        ; -0.074     ; 2.585      ;
; -1.664 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]     ; clk          ; clk         ; 1.000        ; 0.265      ; 2.924      ;
; -1.664 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]     ; clk          ; clk         ; 1.000        ; 0.265      ; 2.924      ;
; -1.663 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]    ; clk          ; clk         ; 1.000        ; -0.074     ; 2.584      ;
; -1.663 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]    ; clk          ; clk         ; 1.000        ; -0.074     ; 2.584      ;
; -1.663 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]    ; clk          ; clk         ; 1.000        ; -0.074     ; 2.584      ;
; -1.663 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]    ; clk          ; clk         ; 1.000        ; -0.074     ; 2.584      ;
; -1.663 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]    ; clk          ; clk         ; 1.000        ; -0.074     ; 2.584      ;
; -1.663 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]    ; clk          ; clk         ; 1.000        ; -0.074     ; 2.584      ;
; -1.663 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]    ; clk          ; clk         ; 1.000        ; -0.074     ; 2.584      ;
; -1.663 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]    ; clk          ; clk         ; 1.000        ; -0.074     ; 2.584      ;
; -1.663 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]   ; clk          ; clk         ; 1.000        ; -0.074     ; 2.584      ;
; -1.655 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]     ; clk          ; clk         ; 1.000        ; -0.077     ; 2.573      ;
; -1.655 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]     ; clk          ; clk         ; 1.000        ; -0.077     ; 2.573      ;
; -1.655 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]     ; clk          ; clk         ; 1.000        ; -0.077     ; 2.573      ;
; -1.655 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]     ; clk          ; clk         ; 1.000        ; -0.077     ; 2.573      ;
; -1.655 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]     ; clk          ; clk         ; 1.000        ; -0.077     ; 2.573      ;
; -1.655 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]    ; clk          ; clk         ; 1.000        ; -0.077     ; 2.573      ;
; -1.655 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]    ; clk          ; clk         ; 1.000        ; -0.077     ; 2.573      ;
; -1.655 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]     ; clk          ; clk         ; 1.000        ; -0.077     ; 2.573      ;
; -1.655 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]     ; clk          ; clk         ; 1.000        ; -0.077     ; 2.573      ;
; -1.633 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; clk          ; clk         ; 1.000        ; -0.073     ; 2.555      ;
+--------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.357 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; clk          ; clk         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; clk          ; clk         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; clk          ; clk         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; clk          ; clk         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; clk          ; clk         ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; clk          ; clk         ; 0.000        ; 0.062      ; 0.580      ;
; 0.372 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; clk          ; clk         ; 0.000        ; 0.411      ; 0.940      ;
; 0.383 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; clk          ; clk         ; 0.000        ; 0.411      ; 0.951      ;
; 0.388 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; clk          ; clk         ; 0.000        ; 0.398      ; 0.943      ;
; 0.393 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; clk          ; clk         ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; clk          ; clk         ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; clk          ; clk         ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; clk          ; clk         ; 0.000        ; 0.063      ; 0.614      ;
; 0.394 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; clk          ; clk         ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; clk          ; clk         ; 0.000        ; 0.062      ; 0.614      ;
; 0.426 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; clk          ; clk         ; 0.000        ; 0.398      ; 0.981      ;
; 0.478 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; clk          ; clk         ; 0.000        ; 0.063      ; 0.698      ;
; 0.478 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; clk          ; clk         ; 0.000        ; 0.063      ; 0.698      ;
; 0.492 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; clk          ; clk         ; 0.000        ; 0.411      ; 1.060      ;
; 0.503 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ; clk          ; clk         ; 0.000        ; 0.063      ; 0.723      ;
; 0.505 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ; clk          ; clk         ; 0.000        ; 0.063      ; 0.725      ;
; 0.524 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; clk          ; clk         ; 0.000        ; 0.076      ; 0.757      ;
; 0.524 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ; clk          ; clk         ; 0.000        ; 0.063      ; 0.744      ;
; 0.524 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[7]                                                 ; clk          ; clk         ; 0.000        ; 0.063      ; 0.744      ;
; 0.526 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; clk          ; clk         ; 0.000        ; 0.063      ; 0.746      ;
; 0.527 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ; clk          ; clk         ; 0.000        ; 0.063      ; 0.747      ;
; 0.528 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; clk          ; clk         ; 0.000        ; 0.063      ; 0.748      ;
; 0.535 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; clk          ; clk         ; 0.000        ; 0.063      ; 0.755      ;
; 0.536 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; clk          ; clk         ; 0.000        ; 0.062      ; 0.755      ;
; 0.537 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; clk          ; clk         ; 0.000        ; 0.063      ; 0.757      ;
; 0.537 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ; clk          ; clk         ; 0.000        ; 0.063      ; 0.757      ;
; 0.537 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; clk          ; clk         ; 0.000        ; 0.062      ; 0.756      ;
; 0.538 ; adc:inst2|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; clk          ; clk         ; 0.000        ; 0.063      ; 0.758      ;
; 0.539 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; clk          ; clk         ; 0.000        ; 0.062      ; 0.758      ;
; 0.547 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ; clk          ; clk         ; 0.000        ; 0.063      ; 0.767      ;
; 0.550 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; clk          ; clk         ; 0.000        ; 0.063      ; 0.770      ;
; 0.552 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; clk          ; clk         ; 0.000        ; 0.063      ; 0.772      ;
; 0.555 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; clk          ; clk         ; 0.000        ; 0.063      ; 0.775      ;
; 0.557 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; clk          ; clk         ; 0.000        ; 0.063      ; 0.777      ;
; 0.557 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; clk          ; clk         ; 0.000        ; 0.063      ; 0.777      ;
; 0.558 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; clk          ; clk         ; 0.000        ; 0.063      ; 0.778      ;
; 0.559 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; clk          ; clk         ; 0.000        ; 0.063      ; 0.779      ;
; 0.565 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; clk          ; clk         ; 0.000        ; 0.411      ; 1.133      ;
; 0.576 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; clk          ; clk         ; 0.000        ; 0.063      ; 0.796      ;
; 0.576 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; clk          ; clk         ; 0.000        ; 0.063      ; 0.796      ;
; 0.578 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; clk          ; clk         ; 0.000        ; 0.063      ; 0.798      ;
; 0.580 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; clk          ; clk         ; 0.000        ; 0.063      ; 0.800      ;
; 0.582 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; clk          ; clk         ; 0.000        ; 0.062      ; 0.801      ;
; 0.591 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; clk          ; clk         ; 0.000        ; 0.062      ; 0.810      ;
; 0.592 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; clk          ; clk         ; 0.000        ; 0.416      ; 1.165      ;
; 0.600 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; clk          ; clk         ; 0.000        ; 0.416      ; 1.173      ;
; 0.614 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; clk          ; clk         ; 0.000        ; 0.063      ; 0.834      ;
; 0.615 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; clk          ; clk         ; 0.000        ; 0.063      ; 0.835      ;
; 0.615 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; clk          ; clk         ; 0.000        ; 0.063      ; 0.835      ;
; 0.617 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; clk          ; clk         ; 0.000        ; 0.063      ; 0.837      ;
; 0.618 ; adc:inst2|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; clk          ; clk         ; 0.000        ; 0.063      ; 0.838      ;
; 0.618 ; adc:inst2|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; clk          ; clk         ; 0.000        ; 0.063      ; 0.838      ;
; 0.621 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; clk          ; clk         ; 0.000        ; 0.063      ; 0.841      ;
; 0.639 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; clk          ; clk         ; 0.000        ; 0.411      ; 1.207      ;
; 0.649 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; clk          ; clk         ; 0.000        ; 0.062      ; 0.868      ;
; 0.654 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ; clk          ; clk         ; 0.000        ; 0.063      ; 0.874      ;
; 0.655 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; clk          ; clk         ; 0.000        ; 0.063      ; 0.875      ;
; 0.655 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; clk          ; clk         ; 0.000        ; 0.063      ; 0.875      ;
; 0.657 ; adc:inst2|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; clk          ; clk         ; 0.000        ; 0.063      ; 0.877      ;
; 0.691 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; clk          ; clk         ; 0.000        ; 0.063      ; 0.911      ;
; 0.693 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; clk          ; clk         ; 0.000        ; 0.063      ; 0.913      ;
; 0.694 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ; clk          ; clk         ; 0.000        ; -0.259     ; 0.592      ;
; 0.696 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; clk          ; clk         ; 0.000        ; 0.411      ; 1.264      ;
; 0.700 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; clk          ; clk         ; 0.000        ; 0.063      ; 0.920      ;
; 0.700 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ; clk          ; clk         ; 0.000        ; -0.264     ; 0.593      ;
; 0.701 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; clk          ; clk         ; 0.000        ; 0.063      ; 0.921      ;
; 0.703 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; clk          ; clk         ; 0.000        ; 0.411      ; 1.271      ;
; 0.704 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ; clk          ; clk         ; 0.000        ; 0.063      ; 0.924      ;
; 0.705 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; clk          ; clk         ; 0.000        ; 0.063      ; 0.925      ;
; 0.716 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; clk          ; clk         ; 0.000        ; 0.059      ; 0.932      ;
; 0.721 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; clk          ; clk         ; 0.000        ; 0.063      ; 0.941      ;
; 0.725 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; clk          ; clk         ; 0.000        ; 0.063      ; 0.945      ;
; 0.745 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; clk          ; clk         ; 0.000        ; -0.290     ; 0.612      ;
; 0.749 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; clk          ; clk         ; 0.000        ; 0.063      ; 0.969      ;
; 0.749 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; clk          ; clk         ; 0.000        ; 0.063      ; 0.969      ;
; 0.756 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; clk          ; clk         ; 0.000        ; 0.063      ; 0.976      ;
; 0.774 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst2|adc_adc_mega_0:adc_mega_0|go                                                     ; clk          ; clk         ; 0.000        ; 0.066      ; 0.997      ;
; 0.775 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; clk          ; clk         ; 0.000        ; 0.066      ; 0.998      ;
; 0.825 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ; clk          ; clk         ; 0.000        ; -0.260     ; 0.722      ;
; 0.827 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ; clk          ; clk         ; 0.000        ; -0.259     ; 0.725      ;
; 0.830 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; clk          ; clk         ; 0.000        ; 0.063      ; 1.050      ;
; 0.831 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; clk          ; clk         ; 0.000        ; 0.063      ; 1.051      ;
; 0.832 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; clk          ; clk         ; 0.000        ; 0.067      ; 1.056      ;
; 0.833 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ; clk          ; clk         ; 0.000        ; 0.063      ; 1.053      ;
; 0.833 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; clk          ; clk         ; 0.000        ; 0.051      ; 1.041      ;
; 0.833 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; clk          ; clk         ; 0.000        ; 0.051      ; 1.041      ;
; 0.833 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; clk          ; clk         ; 0.000        ; 0.063      ; 1.053      ;
; 0.833 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; clk          ; clk         ; 0.000        ; 0.067      ; 1.057      ;
; 0.833 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; clk          ; clk         ; 0.000        ; 0.067      ; 1.057      ;
; 0.838 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ; clk          ; clk         ; 0.000        ; -0.259     ; 0.736      ;
; 0.842 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ; clk          ; clk         ; 0.000        ; -0.264     ; 0.735      ;
; 0.845 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ; clk          ; clk         ; 0.000        ; -0.260     ; 0.742      ;
; 0.845 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; clk          ; clk         ; 0.000        ; 0.063      ; 1.065      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                           ;
+--------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                     ;
+--------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk   ; Rise       ; clk                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[7]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|go                                                     ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ;
+--------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; dout      ; clk        ; -0.170 ; -0.085 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; dout      ; clk        ; 0.667 ; 0.576 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDS[*]   ; clk        ; 8.672 ; 8.478 ; Rise       ; clk             ;
;  LEDS[0]  ; clk        ; 7.873 ; 7.733 ; Rise       ; clk             ;
;  LEDS[1]  ; clk        ; 8.672 ; 8.478 ; Rise       ; clk             ;
; chip_sel  ; clk        ; 6.688 ; 6.681 ; Rise       ; clk             ;
; din       ; clk        ; 5.763 ; 5.768 ; Rise       ; clk             ;
; sclk      ; clk        ; 5.980 ; 5.950 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDS[*]   ; clk        ; 6.007 ; 5.957 ; Rise       ; clk             ;
;  LEDS[0]  ; clk        ; 6.394 ; 6.272 ; Rise       ; clk             ;
;  LEDS[1]  ; clk        ; 6.007 ; 5.957 ; Rise       ; clk             ;
; chip_sel  ; clk        ; 6.007 ; 6.028 ; Rise       ; clk             ;
; din       ; clk        ; 5.575 ; 5.578 ; Rise       ; clk             ;
; sclk      ; clk        ; 5.782 ; 5.753 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 390.78 MHz ; 250.0 MHz       ; clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -1.559 ; -86.429           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.311 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -93.000                         ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                             ; To Node                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.559 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]     ; clk          ; clk         ; 1.000        ; -0.063     ; 2.491      ;
; -1.559 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]     ; clk          ; clk         ; 1.000        ; -0.063     ; 2.491      ;
; -1.559 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]     ; clk          ; clk         ; 1.000        ; -0.063     ; 2.491      ;
; -1.559 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]     ; clk          ; clk         ; 1.000        ; -0.063     ; 2.491      ;
; -1.559 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]     ; clk          ; clk         ; 1.000        ; -0.063     ; 2.491      ;
; -1.559 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]    ; clk          ; clk         ; 1.000        ; -0.063     ; 2.491      ;
; -1.559 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]    ; clk          ; clk         ; 1.000        ; -0.063     ; 2.491      ;
; -1.559 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]     ; clk          ; clk         ; 1.000        ; -0.063     ; 2.491      ;
; -1.559 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]     ; clk          ; clk         ; 1.000        ; -0.063     ; 2.491      ;
; -1.557 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]     ; clk          ; clk         ; 1.000        ; -0.063     ; 2.489      ;
; -1.557 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]     ; clk          ; clk         ; 1.000        ; -0.063     ; 2.489      ;
; -1.557 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]     ; clk          ; clk         ; 1.000        ; -0.063     ; 2.489      ;
; -1.557 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]     ; clk          ; clk         ; 1.000        ; -0.063     ; 2.489      ;
; -1.557 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]     ; clk          ; clk         ; 1.000        ; -0.063     ; 2.489      ;
; -1.557 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]    ; clk          ; clk         ; 1.000        ; -0.063     ; 2.489      ;
; -1.557 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]    ; clk          ; clk         ; 1.000        ; -0.063     ; 2.489      ;
; -1.557 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]     ; clk          ; clk         ; 1.000        ; -0.063     ; 2.489      ;
; -1.557 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]     ; clk          ; clk         ; 1.000        ; -0.063     ; 2.489      ;
; -1.520 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]     ; clk          ; clk         ; 1.000        ; -0.067     ; 2.448      ;
; -1.520 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]     ; clk          ; clk         ; 1.000        ; -0.067     ; 2.448      ;
; -1.520 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]     ; clk          ; clk         ; 1.000        ; -0.067     ; 2.448      ;
; -1.520 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]     ; clk          ; clk         ; 1.000        ; -0.067     ; 2.448      ;
; -1.520 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]     ; clk          ; clk         ; 1.000        ; -0.067     ; 2.448      ;
; -1.520 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]    ; clk          ; clk         ; 1.000        ; -0.067     ; 2.448      ;
; -1.520 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]    ; clk          ; clk         ; 1.000        ; -0.067     ; 2.448      ;
; -1.520 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]     ; clk          ; clk         ; 1.000        ; -0.067     ; 2.448      ;
; -1.520 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]     ; clk          ; clk         ; 1.000        ; -0.067     ; 2.448      ;
; -1.483 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.415      ;
; -1.483 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.415      ;
; -1.483 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.415      ;
; -1.483 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.415      ;
; -1.476 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.408      ;
; -1.476 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.408      ;
; -1.476 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.408      ;
; -1.476 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.408      ;
; -1.438 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]     ; clk          ; clk         ; 1.000        ; -0.063     ; 2.370      ;
; -1.438 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]     ; clk          ; clk         ; 1.000        ; -0.063     ; 2.370      ;
; -1.438 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]     ; clk          ; clk         ; 1.000        ; -0.063     ; 2.370      ;
; -1.438 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]     ; clk          ; clk         ; 1.000        ; -0.063     ; 2.370      ;
; -1.438 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]     ; clk          ; clk         ; 1.000        ; -0.063     ; 2.370      ;
; -1.438 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]    ; clk          ; clk         ; 1.000        ; -0.063     ; 2.370      ;
; -1.438 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]    ; clk          ; clk         ; 1.000        ; -0.063     ; 2.370      ;
; -1.438 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]     ; clk          ; clk         ; 1.000        ; -0.063     ; 2.370      ;
; -1.438 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]     ; clk          ; clk         ; 1.000        ; -0.063     ; 2.370      ;
; -1.414 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]     ; clk          ; clk         ; 1.000        ; 0.237      ; 2.646      ;
; -1.414 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]     ; clk          ; clk         ; 1.000        ; 0.237      ; 2.646      ;
; -1.412 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]     ; clk          ; clk         ; 1.000        ; 0.237      ; 2.644      ;
; -1.412 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]     ; clk          ; clk         ; 1.000        ; 0.237      ; 2.644      ;
; -1.410 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]     ; clk          ; clk         ; 1.000        ; 0.223      ; 2.628      ;
; -1.410 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]     ; clk          ; clk         ; 1.000        ; 0.223      ; 2.628      ;
; -1.410 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]     ; clk          ; clk         ; 1.000        ; 0.223      ; 2.628      ;
; -1.409 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]     ; clk          ; clk         ; 1.000        ; -0.055     ; 2.349      ;
; -1.409 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]     ; clk          ; clk         ; 1.000        ; -0.055     ; 2.349      ;
; -1.409 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]     ; clk          ; clk         ; 1.000        ; -0.055     ; 2.349      ;
; -1.409 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]     ; clk          ; clk         ; 1.000        ; -0.055     ; 2.349      ;
; -1.409 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]     ; clk          ; clk         ; 1.000        ; -0.055     ; 2.349      ;
; -1.409 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]    ; clk          ; clk         ; 1.000        ; -0.055     ; 2.349      ;
; -1.409 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]    ; clk          ; clk         ; 1.000        ; -0.055     ; 2.349      ;
; -1.409 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]     ; clk          ; clk         ; 1.000        ; -0.055     ; 2.349      ;
; -1.409 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]     ; clk          ; clk         ; 1.000        ; -0.055     ; 2.349      ;
; -1.408 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]     ; clk          ; clk         ; 1.000        ; 0.223      ; 2.626      ;
; -1.408 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]     ; clk          ; clk         ; 1.000        ; 0.223      ; 2.626      ;
; -1.408 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]     ; clk          ; clk         ; 1.000        ; 0.223      ; 2.626      ;
; -1.404 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]     ; clk          ; clk         ; 1.000        ; -0.067     ; 2.332      ;
; -1.404 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]     ; clk          ; clk         ; 1.000        ; -0.067     ; 2.332      ;
; -1.404 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]     ; clk          ; clk         ; 1.000        ; -0.067     ; 2.332      ;
; -1.404 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]     ; clk          ; clk         ; 1.000        ; -0.067     ; 2.332      ;
; -1.404 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]     ; clk          ; clk         ; 1.000        ; -0.067     ; 2.332      ;
; -1.404 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]    ; clk          ; clk         ; 1.000        ; -0.067     ; 2.332      ;
; -1.404 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]    ; clk          ; clk         ; 1.000        ; -0.067     ; 2.332      ;
; -1.404 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]     ; clk          ; clk         ; 1.000        ; -0.067     ; 2.332      ;
; -1.404 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]     ; clk          ; clk         ; 1.000        ; -0.067     ; 2.332      ;
; -1.401 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]     ; clk          ; clk         ; 1.000        ; -0.055     ; 2.341      ;
; -1.401 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]     ; clk          ; clk         ; 1.000        ; -0.055     ; 2.341      ;
; -1.401 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]     ; clk          ; clk         ; 1.000        ; -0.055     ; 2.341      ;
; -1.401 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]     ; clk          ; clk         ; 1.000        ; -0.055     ; 2.341      ;
; -1.401 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]     ; clk          ; clk         ; 1.000        ; -0.055     ; 2.341      ;
; -1.401 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]    ; clk          ; clk         ; 1.000        ; -0.055     ; 2.341      ;
; -1.401 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]    ; clk          ; clk         ; 1.000        ; -0.055     ; 2.341      ;
; -1.401 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]     ; clk          ; clk         ; 1.000        ; -0.055     ; 2.341      ;
; -1.401 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]     ; clk          ; clk         ; 1.000        ; -0.055     ; 2.341      ;
; -1.393 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]    ; clk          ; clk         ; 1.000        ; -0.064     ; 2.324      ;
; -1.393 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]    ; clk          ; clk         ; 1.000        ; -0.064     ; 2.324      ;
; -1.393 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]    ; clk          ; clk         ; 1.000        ; -0.064     ; 2.324      ;
; -1.393 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]    ; clk          ; clk         ; 1.000        ; -0.064     ; 2.324      ;
; -1.393 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]    ; clk          ; clk         ; 1.000        ; -0.064     ; 2.324      ;
; -1.393 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]    ; clk          ; clk         ; 1.000        ; -0.064     ; 2.324      ;
; -1.393 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]    ; clk          ; clk         ; 1.000        ; -0.064     ; 2.324      ;
; -1.393 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]    ; clk          ; clk         ; 1.000        ; -0.064     ; 2.324      ;
; -1.393 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]   ; clk          ; clk         ; 1.000        ; -0.064     ; 2.324      ;
; -1.391 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]    ; clk          ; clk         ; 1.000        ; -0.064     ; 2.322      ;
; -1.391 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]    ; clk          ; clk         ; 1.000        ; -0.064     ; 2.322      ;
; -1.391 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]    ; clk          ; clk         ; 1.000        ; -0.064     ; 2.322      ;
; -1.391 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]    ; clk          ; clk         ; 1.000        ; -0.064     ; 2.322      ;
; -1.391 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]    ; clk          ; clk         ; 1.000        ; -0.064     ; 2.322      ;
; -1.391 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]    ; clk          ; clk         ; 1.000        ; -0.064     ; 2.322      ;
; -1.391 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]    ; clk          ; clk         ; 1.000        ; -0.064     ; 2.322      ;
; -1.391 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]    ; clk          ; clk         ; 1.000        ; -0.064     ; 2.322      ;
; -1.391 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]   ; clk          ; clk         ; 1.000        ; -0.064     ; 2.322      ;
; -1.371 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]     ; clk          ; clk         ; 1.000        ; 0.219      ; 2.585      ;
+--------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.311 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; clk          ; clk         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; clk          ; clk         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; clk          ; clk         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; clk          ; clk         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; clk          ; clk         ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; clk          ; clk         ; 0.000        ; 0.055      ; 0.519      ;
; 0.354 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; clk          ; clk         ; 0.000        ; 0.364      ; 0.862      ;
; 0.356 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; clk          ; clk         ; 0.000        ; 0.055      ; 0.555      ;
; 0.356 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; clk          ; clk         ; 0.000        ; 0.055      ; 0.555      ;
; 0.357 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; clk          ; clk         ; 0.000        ; 0.056      ; 0.557      ;
; 0.357 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; clk          ; clk         ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; clk          ; clk         ; 0.000        ; 0.055      ; 0.556      ;
; 0.359 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; clk          ; clk         ; 0.000        ; 0.055      ; 0.558      ;
; 0.365 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; clk          ; clk         ; 0.000        ; 0.364      ; 0.873      ;
; 0.366 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; clk          ; clk         ; 0.000        ; 0.355      ; 0.865      ;
; 0.399 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; clk          ; clk         ; 0.000        ; 0.355      ; 0.898      ;
; 0.431 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; clk          ; clk         ; 0.000        ; 0.056      ; 0.631      ;
; 0.432 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; clk          ; clk         ; 0.000        ; 0.056      ; 0.632      ;
; 0.463 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ; clk          ; clk         ; 0.000        ; 0.056      ; 0.663      ;
; 0.465 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ; clk          ; clk         ; 0.000        ; 0.056      ; 0.665      ;
; 0.466 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; clk          ; clk         ; 0.000        ; 0.364      ; 0.974      ;
; 0.468 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; clk          ; clk         ; 0.000        ; 0.056      ; 0.668      ;
; 0.472 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; clk          ; clk         ; 0.000        ; 0.056      ; 0.672      ;
; 0.472 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; clk          ; clk         ; 0.000        ; 0.068      ; 0.684      ;
; 0.474 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; clk          ; clk         ; 0.000        ; 0.056      ; 0.674      ;
; 0.478 ; adc:inst2|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; clk          ; clk         ; 0.000        ; 0.056      ; 0.678      ;
; 0.481 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; clk          ; clk         ; 0.000        ; 0.056      ; 0.681      ;
; 0.481 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ; clk          ; clk         ; 0.000        ; 0.056      ; 0.681      ;
; 0.481 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[7]                                                 ; clk          ; clk         ; 0.000        ; 0.056      ; 0.681      ;
; 0.483 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; clk          ; clk         ; 0.000        ; 0.055      ; 0.682      ;
; 0.484 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; clk          ; clk         ; 0.000        ; 0.055      ; 0.683      ;
; 0.484 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ; clk          ; clk         ; 0.000        ; 0.056      ; 0.684      ;
; 0.486 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; clk          ; clk         ; 0.000        ; 0.055      ; 0.685      ;
; 0.497 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; clk          ; clk         ; 0.000        ; 0.056      ; 0.697      ;
; 0.497 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ; clk          ; clk         ; 0.000        ; 0.056      ; 0.697      ;
; 0.499 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; clk          ; clk         ; 0.000        ; 0.056      ; 0.699      ;
; 0.500 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; clk          ; clk         ; 0.000        ; 0.056      ; 0.700      ;
; 0.500 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; clk          ; clk         ; 0.000        ; 0.056      ; 0.700      ;
; 0.501 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ; clk          ; clk         ; 0.000        ; 0.056      ; 0.701      ;
; 0.502 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; clk          ; clk         ; 0.000        ; 0.056      ; 0.702      ;
; 0.502 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; clk          ; clk         ; 0.000        ; 0.056      ; 0.702      ;
; 0.503 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; clk          ; clk         ; 0.000        ; 0.056      ; 0.703      ;
; 0.517 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; clk          ; clk         ; 0.000        ; 0.056      ; 0.717      ;
; 0.518 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; clk          ; clk         ; 0.000        ; 0.056      ; 0.718      ;
; 0.518 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; clk          ; clk         ; 0.000        ; 0.056      ; 0.718      ;
; 0.519 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; clk          ; clk         ; 0.000        ; 0.056      ; 0.719      ;
; 0.521 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; clk          ; clk         ; 0.000        ; 0.055      ; 0.720      ;
; 0.526 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; clk          ; clk         ; 0.000        ; 0.364      ; 1.034      ;
; 0.530 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; clk          ; clk         ; 0.000        ; 0.055      ; 0.729      ;
; 0.542 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; clk          ; clk         ; 0.000        ; 0.369      ; 1.055      ;
; 0.546 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; clk          ; clk         ; 0.000        ; 0.369      ; 1.059      ;
; 0.546 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; clk          ; clk         ; 0.000        ; 0.056      ; 0.746      ;
; 0.548 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; clk          ; clk         ; 0.000        ; 0.056      ; 0.748      ;
; 0.548 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; clk          ; clk         ; 0.000        ; 0.056      ; 0.748      ;
; 0.551 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; clk          ; clk         ; 0.000        ; 0.056      ; 0.751      ;
; 0.552 ; adc:inst2|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; clk          ; clk         ; 0.000        ; 0.056      ; 0.752      ;
; 0.553 ; adc:inst2|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; clk          ; clk         ; 0.000        ; 0.056      ; 0.753      ;
; 0.559 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; clk          ; clk         ; 0.000        ; 0.056      ; 0.759      ;
; 0.580 ; adc:inst2|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; clk          ; clk         ; 0.000        ; 0.056      ; 0.780      ;
; 0.580 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; clk          ; clk         ; 0.000        ; 0.055      ; 0.779      ;
; 0.587 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; clk          ; clk         ; 0.000        ; 0.364      ; 1.095      ;
; 0.600 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ; clk          ; clk         ; 0.000        ; 0.056      ; 0.800      ;
; 0.603 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; clk          ; clk         ; 0.000        ; 0.056      ; 0.803      ;
; 0.603 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; clk          ; clk         ; 0.000        ; 0.056      ; 0.803      ;
; 0.624 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ; clk          ; clk         ; 0.000        ; -0.230     ; 0.538      ;
; 0.628 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; clk          ; clk         ; 0.000        ; 0.056      ; 0.828      ;
; 0.629 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; clk          ; clk         ; 0.000        ; 0.056      ; 0.829      ;
; 0.630 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ; clk          ; clk         ; 0.000        ; -0.236     ; 0.538      ;
; 0.640 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; clk          ; clk         ; 0.000        ; 0.056      ; 0.840      ;
; 0.643 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; clk          ; clk         ; 0.000        ; 0.056      ; 0.843      ;
; 0.648 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ; clk          ; clk         ; 0.000        ; 0.056      ; 0.848      ;
; 0.650 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; clk          ; clk         ; 0.000        ; 0.364      ; 1.158      ;
; 0.651 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; clk          ; clk         ; 0.000        ; 0.056      ; 0.851      ;
; 0.659 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; clk          ; clk         ; 0.000        ; 0.056      ; 0.859      ;
; 0.663 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; clk          ; clk         ; 0.000        ; 0.364      ; 1.171      ;
; 0.665 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; clk          ; clk         ; 0.000        ; 0.049      ; 0.858      ;
; 0.666 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; clk          ; clk         ; 0.000        ; 0.055      ; 0.865      ;
; 0.672 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; clk          ; clk         ; 0.000        ; -0.260     ; 0.556      ;
; 0.675 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; clk          ; clk         ; 0.000        ; 0.055      ; 0.874      ;
; 0.683 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; clk          ; clk         ; 0.000        ; 0.056      ; 0.883      ;
; 0.694 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; clk          ; clk         ; 0.000        ; 0.055      ; 0.893      ;
; 0.717 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst2|adc_adc_mega_0:adc_mega_0|go                                                     ; clk          ; clk         ; 0.000        ; 0.058      ; 0.919      ;
; 0.724 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; clk          ; clk         ; 0.000        ; 0.058      ; 0.926      ;
; 0.743 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; clk          ; clk         ; 0.000        ; 0.056      ; 0.943      ;
; 0.745 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; clk          ; clk         ; 0.000        ; 0.056      ; 0.945      ;
; 0.745 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; clk          ; clk         ; 0.000        ; 0.056      ; 0.945      ;
; 0.747 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ; clk          ; clk         ; 0.000        ; -0.230     ; 0.661      ;
; 0.749 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ; clk          ; clk         ; 0.000        ; -0.231     ; 0.662      ;
; 0.750 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; clk          ; clk         ; 0.000        ; 0.056      ; 0.950      ;
; 0.750 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; clk          ; clk         ; 0.000        ; 0.056      ; 0.950      ;
; 0.751 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ; clk          ; clk         ; 0.000        ; -0.230     ; 0.665      ;
; 0.756 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ; clk          ; clk         ; 0.000        ; -0.236     ; 0.664      ;
; 0.757 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; clk          ; clk         ; 0.000        ; 0.056      ; 0.957      ;
; 0.758 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; clk          ; clk         ; 0.000        ; 0.047      ; 0.949      ;
; 0.758 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; clk          ; clk         ; 0.000        ; 0.047      ; 0.949      ;
; 0.758 ; adc:inst2|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; clk          ; clk         ; 0.000        ; 0.056      ; 0.958      ;
; 0.762 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; clk          ; clk         ; 0.000        ; 0.059      ; 0.965      ;
; 0.762 ; adc:inst2|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; clk          ; clk         ; 0.000        ; 0.056      ; 0.962      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                            ;
+--------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                     ;
+--------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk   ; Rise       ; clk                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[7]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|go                                                     ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ;
; 0.197  ; 0.381        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ;
; 0.197  ; 0.381        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ;
; 0.197  ; 0.381        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ;
; 0.197  ; 0.381        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ;
; 0.197  ; 0.381        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ;
; 0.197  ; 0.381        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ;
; 0.197  ; 0.381        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ;
+--------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; dout      ; clk        ; -0.143 ; -0.019 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; dout      ; clk        ; 0.589 ; 0.471 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDS[*]   ; clk        ; 7.785 ; 7.586 ; Rise       ; clk             ;
;  LEDS[0]  ; clk        ; 7.049 ; 6.890 ; Rise       ; clk             ;
;  LEDS[1]  ; clk        ; 7.785 ; 7.586 ; Rise       ; clk             ;
; chip_sel  ; clk        ; 5.971 ; 6.004 ; Rise       ; clk             ;
; din       ; clk        ; 5.163 ; 5.155 ; Rise       ; clk             ;
; sclk      ; clk        ; 5.361 ; 5.318 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDS[*]   ; clk        ; 5.373 ; 5.306 ; Rise       ; clk             ;
;  LEDS[0]  ; clk        ; 5.716 ; 5.592 ; Rise       ; clk             ;
;  LEDS[1]  ; clk        ; 5.373 ; 5.306 ; Rise       ; clk             ;
; chip_sel  ; clk        ; 5.360 ; 5.403 ; Rise       ; clk             ;
; din       ; clk        ; 4.983 ; 4.975 ; Rise       ; clk             ;
; sclk      ; clk        ; 5.173 ; 5.131 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -0.620 ; -25.963           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.182 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -98.309                         ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                             ; To Node                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.620 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]     ; clk          ; clk         ; 1.000        ; -0.043     ; 1.564      ;
; -0.620 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]     ; clk          ; clk         ; 1.000        ; -0.043     ; 1.564      ;
; -0.620 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]     ; clk          ; clk         ; 1.000        ; -0.043     ; 1.564      ;
; -0.620 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]     ; clk          ; clk         ; 1.000        ; -0.043     ; 1.564      ;
; -0.620 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]     ; clk          ; clk         ; 1.000        ; -0.043     ; 1.564      ;
; -0.620 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]    ; clk          ; clk         ; 1.000        ; -0.043     ; 1.564      ;
; -0.620 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]    ; clk          ; clk         ; 1.000        ; -0.043     ; 1.564      ;
; -0.620 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]     ; clk          ; clk         ; 1.000        ; -0.043     ; 1.564      ;
; -0.620 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]     ; clk          ; clk         ; 1.000        ; -0.043     ; 1.564      ;
; -0.620 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]     ; clk          ; clk         ; 1.000        ; -0.043     ; 1.564      ;
; -0.620 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]     ; clk          ; clk         ; 1.000        ; -0.043     ; 1.564      ;
; -0.620 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]     ; clk          ; clk         ; 1.000        ; -0.043     ; 1.564      ;
; -0.620 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]     ; clk          ; clk         ; 1.000        ; -0.043     ; 1.564      ;
; -0.620 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]     ; clk          ; clk         ; 1.000        ; -0.043     ; 1.564      ;
; -0.620 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]    ; clk          ; clk         ; 1.000        ; -0.043     ; 1.564      ;
; -0.620 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]    ; clk          ; clk         ; 1.000        ; -0.043     ; 1.564      ;
; -0.620 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]     ; clk          ; clk         ; 1.000        ; -0.043     ; 1.564      ;
; -0.620 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]     ; clk          ; clk         ; 1.000        ; -0.043     ; 1.564      ;
; -0.572 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; clk          ; clk         ; 1.000        ; -0.043     ; 1.516      ;
; -0.572 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1] ; clk          ; clk         ; 1.000        ; -0.043     ; 1.516      ;
; -0.572 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; clk          ; clk         ; 1.000        ; -0.043     ; 1.516      ;
; -0.572 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; clk          ; clk         ; 1.000        ; -0.043     ; 1.516      ;
; -0.568 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; clk          ; clk         ; 1.000        ; -0.043     ; 1.512      ;
; -0.568 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1] ; clk          ; clk         ; 1.000        ; -0.043     ; 1.512      ;
; -0.568 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; clk          ; clk         ; 1.000        ; -0.043     ; 1.512      ;
; -0.568 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; clk          ; clk         ; 1.000        ; -0.043     ; 1.512      ;
; -0.552 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]     ; clk          ; clk         ; 1.000        ; -0.046     ; 1.493      ;
; -0.552 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]     ; clk          ; clk         ; 1.000        ; -0.046     ; 1.493      ;
; -0.552 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]     ; clk          ; clk         ; 1.000        ; -0.046     ; 1.493      ;
; -0.552 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]     ; clk          ; clk         ; 1.000        ; -0.046     ; 1.493      ;
; -0.552 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]     ; clk          ; clk         ; 1.000        ; -0.046     ; 1.493      ;
; -0.552 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]    ; clk          ; clk         ; 1.000        ; -0.046     ; 1.493      ;
; -0.552 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]    ; clk          ; clk         ; 1.000        ; -0.046     ; 1.493      ;
; -0.552 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]     ; clk          ; clk         ; 1.000        ; -0.046     ; 1.493      ;
; -0.552 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]     ; clk          ; clk         ; 1.000        ; -0.046     ; 1.493      ;
; -0.539 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]     ; clk          ; clk         ; 1.000        ; -0.043     ; 1.483      ;
; -0.539 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]     ; clk          ; clk         ; 1.000        ; -0.043     ; 1.483      ;
; -0.539 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]     ; clk          ; clk         ; 1.000        ; -0.043     ; 1.483      ;
; -0.539 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]     ; clk          ; clk         ; 1.000        ; -0.043     ; 1.483      ;
; -0.539 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]     ; clk          ; clk         ; 1.000        ; -0.043     ; 1.483      ;
; -0.539 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]    ; clk          ; clk         ; 1.000        ; -0.043     ; 1.483      ;
; -0.539 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]    ; clk          ; clk         ; 1.000        ; -0.043     ; 1.483      ;
; -0.539 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]     ; clk          ; clk         ; 1.000        ; -0.043     ; 1.483      ;
; -0.539 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]     ; clk          ; clk         ; 1.000        ; -0.043     ; 1.483      ;
; -0.514 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]     ; clk          ; clk         ; 1.000        ; -0.037     ; 1.464      ;
; -0.514 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]     ; clk          ; clk         ; 1.000        ; -0.037     ; 1.464      ;
; -0.514 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]     ; clk          ; clk         ; 1.000        ; -0.037     ; 1.464      ;
; -0.514 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]     ; clk          ; clk         ; 1.000        ; -0.037     ; 1.464      ;
; -0.514 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]     ; clk          ; clk         ; 1.000        ; -0.037     ; 1.464      ;
; -0.514 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.464      ;
; -0.514 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.464      ;
; -0.514 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]     ; clk          ; clk         ; 1.000        ; -0.037     ; 1.464      ;
; -0.514 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]     ; clk          ; clk         ; 1.000        ; -0.037     ; 1.464      ;
; -0.513 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]     ; clk          ; clk         ; 1.000        ; 0.132      ; 1.632      ;
; -0.513 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]     ; clk          ; clk         ; 1.000        ; 0.132      ; 1.632      ;
; -0.513 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]     ; clk          ; clk         ; 1.000        ; 0.132      ; 1.632      ;
; -0.513 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]     ; clk          ; clk         ; 1.000        ; 0.132      ; 1.632      ;
; -0.513 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]     ; clk          ; clk         ; 1.000        ; 0.132      ; 1.632      ;
; -0.513 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]     ; clk          ; clk         ; 1.000        ; 0.132      ; 1.632      ;
; -0.511 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]     ; clk          ; clk         ; 1.000        ; -0.037     ; 1.461      ;
; -0.511 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]     ; clk          ; clk         ; 1.000        ; -0.037     ; 1.461      ;
; -0.511 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]     ; clk          ; clk         ; 1.000        ; -0.037     ; 1.461      ;
; -0.511 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]     ; clk          ; clk         ; 1.000        ; -0.037     ; 1.461      ;
; -0.511 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]     ; clk          ; clk         ; 1.000        ; -0.037     ; 1.461      ;
; -0.511 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.461      ;
; -0.511 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.461      ;
; -0.511 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]     ; clk          ; clk         ; 1.000        ; -0.037     ; 1.461      ;
; -0.511 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]     ; clk          ; clk         ; 1.000        ; -0.037     ; 1.461      ;
; -0.508 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]     ; clk          ; clk         ; 1.000        ; -0.046     ; 1.449      ;
; -0.508 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]     ; clk          ; clk         ; 1.000        ; -0.046     ; 1.449      ;
; -0.508 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]     ; clk          ; clk         ; 1.000        ; -0.046     ; 1.449      ;
; -0.508 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]     ; clk          ; clk         ; 1.000        ; -0.046     ; 1.449      ;
; -0.508 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]     ; clk          ; clk         ; 1.000        ; -0.046     ; 1.449      ;
; -0.508 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]    ; clk          ; clk         ; 1.000        ; -0.046     ; 1.449      ;
; -0.508 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]    ; clk          ; clk         ; 1.000        ; -0.046     ; 1.449      ;
; -0.508 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]     ; clk          ; clk         ; 1.000        ; -0.046     ; 1.449      ;
; -0.508 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]     ; clk          ; clk         ; 1.000        ; -0.046     ; 1.449      ;
; -0.498 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]    ; clk          ; clk         ; 1.000        ; -0.044     ; 1.441      ;
; -0.498 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]    ; clk          ; clk         ; 1.000        ; -0.044     ; 1.441      ;
; -0.498 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]    ; clk          ; clk         ; 1.000        ; -0.044     ; 1.441      ;
; -0.498 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]    ; clk          ; clk         ; 1.000        ; -0.044     ; 1.441      ;
; -0.498 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]    ; clk          ; clk         ; 1.000        ; -0.044     ; 1.441      ;
; -0.498 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]    ; clk          ; clk         ; 1.000        ; -0.044     ; 1.441      ;
; -0.498 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]    ; clk          ; clk         ; 1.000        ; -0.044     ; 1.441      ;
; -0.498 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]    ; clk          ; clk         ; 1.000        ; -0.044     ; 1.441      ;
; -0.498 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]   ; clk          ; clk         ; 1.000        ; -0.044     ; 1.441      ;
; -0.498 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]    ; clk          ; clk         ; 1.000        ; -0.044     ; 1.441      ;
; -0.498 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]    ; clk          ; clk         ; 1.000        ; -0.044     ; 1.441      ;
; -0.498 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]    ; clk          ; clk         ; 1.000        ; -0.044     ; 1.441      ;
; -0.498 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]    ; clk          ; clk         ; 1.000        ; -0.044     ; 1.441      ;
; -0.498 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]    ; clk          ; clk         ; 1.000        ; -0.044     ; 1.441      ;
; -0.498 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]    ; clk          ; clk         ; 1.000        ; -0.044     ; 1.441      ;
; -0.498 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]    ; clk          ; clk         ; 1.000        ; -0.044     ; 1.441      ;
; -0.498 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]    ; clk          ; clk         ; 1.000        ; -0.044     ; 1.441      ;
; -0.498 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]   ; clk          ; clk         ; 1.000        ; -0.044     ; 1.441      ;
; -0.492 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; clk          ; clk         ; 1.000        ; -0.043     ; 1.436      ;
; -0.492 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1] ; clk          ; clk         ; 1.000        ; -0.043     ; 1.436      ;
; -0.492 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; clk          ; clk         ; 1.000        ; -0.043     ; 1.436      ;
; -0.492 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; clk          ; clk         ; 1.000        ; -0.043     ; 1.436      ;
; -0.480 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]     ; clk          ; clk         ; 1.000        ; -0.043     ; 1.424      ;
+--------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.182 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; clk          ; clk         ; 0.000        ; 0.226      ; 0.492      ;
; 0.186 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.188 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; clk          ; clk         ; 0.000        ; 0.226      ; 0.498      ;
; 0.193 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.195 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; clk          ; clk         ; 0.000        ; 0.220      ; 0.499      ;
; 0.204 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; clk          ; clk         ; 0.000        ; 0.220      ; 0.510      ;
; 0.206 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.327      ;
; 0.252 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; clk          ; clk         ; 0.000        ; 0.226      ; 0.563      ;
; 0.258 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ; clk          ; clk         ; 0.000        ; 0.038      ; 0.380      ;
; 0.258 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ; clk          ; clk         ; 0.000        ; 0.038      ; 0.380      ;
; 0.266 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ; clk          ; clk         ; 0.000        ; 0.038      ; 0.388      ;
; 0.267 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[7]                                                 ; clk          ; clk         ; 0.000        ; 0.038      ; 0.389      ;
; 0.271 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; clk          ; clk         ; 0.000        ; 0.045      ; 0.400      ;
; 0.271 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ; clk          ; clk         ; 0.000        ; 0.038      ; 0.393      ;
; 0.272 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.393      ;
; 0.276 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ; clk          ; clk         ; 0.000        ; 0.038      ; 0.398      ;
; 0.277 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.398      ;
; 0.279 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ; clk          ; clk         ; 0.000        ; 0.038      ; 0.401      ;
; 0.280 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.401      ;
; 0.282 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; clk          ; clk         ; 0.000        ; 0.038      ; 0.404      ;
; 0.286 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.407      ;
; 0.286 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; clk          ; clk         ; 0.000        ; 0.226      ; 0.596      ;
; 0.288 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.409      ;
; 0.290 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.411      ;
; 0.292 ; adc:inst2|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.413      ;
; 0.294 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.415      ;
; 0.297 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; clk          ; clk         ; 0.000        ; 0.230      ; 0.612      ;
; 0.299 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; clk          ; clk         ; 0.000        ; 0.230      ; 0.613      ;
; 0.307 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.428      ;
; 0.308 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.429      ;
; 0.309 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; clk          ; clk         ; 0.000        ; 0.037      ; 0.431      ;
; 0.312 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.433      ;
; 0.317 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.438      ;
; 0.323 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; clk          ; clk         ; 0.000        ; 0.226      ; 0.633      ;
; 0.329 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.450      ;
; 0.329 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.450      ;
; 0.329 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.450      ;
; 0.332 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.453      ;
; 0.333 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ; clk          ; clk         ; 0.000        ; 0.038      ; 0.455      ;
; 0.335 ; adc:inst2|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.456      ;
; 0.336 ; adc:inst2|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.457      ;
; 0.336 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.457      ;
; 0.343 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.464      ;
; 0.344 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.465      ;
; 0.344 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.465      ;
; 0.357 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; clk          ; clk         ; 0.000        ; 0.226      ; 0.667      ;
; 0.357 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; clk          ; clk         ; 0.000        ; 0.226      ; 0.667      ;
; 0.357 ; adc:inst2|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.478      ;
; 0.360 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; clk          ; clk         ; 0.000        ; 0.038      ; 0.482      ;
; 0.361 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; clk          ; clk         ; 0.000        ; 0.037      ; 0.482      ;
; 0.362 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.483      ;
; 0.363 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ; clk          ; clk         ; 0.000        ; 0.038      ; 0.485      ;
; 0.367 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ; clk          ; clk         ; 0.000        ; -0.137     ; 0.314      ;
; 0.369 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ; clk          ; clk         ; 0.000        ; -0.139     ; 0.314      ;
; 0.370 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.491      ;
; 0.372 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.493      ;
; 0.372 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.492      ;
; 0.382 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.503      ;
; 0.383 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.503      ;
; 0.394 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; clk          ; clk         ; 0.000        ; -0.153     ; 0.325      ;
; 0.397 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.517      ;
; 0.397 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.518      ;
; 0.397 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.517      ;
; 0.408 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; clk          ; clk         ; 0.000        ; 0.038      ; 0.530      ;
; 0.413 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst2|adc_adc_mega_0:adc_mega_0|go                                                     ; clk          ; clk         ; 0.000        ; 0.038      ; 0.535      ;
; 0.431 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ; clk          ; clk         ; 0.000        ; -0.136     ; 0.379      ;
; 0.433 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ; clk          ; clk         ; 0.000        ; -0.137     ; 0.380      ;
; 0.435 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ; clk          ; clk         ; 0.000        ; 0.038      ; 0.557      ;
; 0.436 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ; clk          ; clk         ; 0.000        ; 0.038      ; 0.558      ;
; 0.436 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ; clk          ; clk         ; 0.000        ; 0.038      ; 0.558      ;
; 0.437 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; clk          ; clk         ; 0.000        ; 0.039      ; 0.560      ;
; 0.438 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ; clk          ; clk         ; 0.000        ; -0.136     ; 0.386      ;
; 0.438 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; clk          ; clk         ; 0.000        ; 0.039      ; 0.561      ;
; 0.440 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; clk          ; clk         ; 0.000        ; 0.039      ; 0.563      ;
; 0.441 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ; clk          ; clk         ; 0.000        ; -0.137     ; 0.388      ;
; 0.441 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ; clk          ; clk         ; 0.000        ; -0.136     ; 0.389      ;
; 0.442 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ; clk          ; clk         ; 0.000        ; 0.038      ; 0.564      ;
; 0.442 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ; clk          ; clk         ; 0.000        ; -0.139     ; 0.387      ;
; 0.445 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.566      ;
; 0.446 ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ; clk          ; clk         ; 0.000        ; -0.138     ; 0.392      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                            ;
+--------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                     ;
+--------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk   ; Rise       ; clk                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[7]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|go                                                     ;
; -0.083 ; 0.101        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ;
; -0.083 ; 0.101        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ;
; -0.074 ; 0.110        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ;
; -0.074 ; 0.110        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ;
; -0.071 ; 0.113        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ;
; -0.071 ; 0.113        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ;
; -0.071 ; 0.113        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ;
; -0.071 ; 0.113        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ;
; -0.071 ; 0.113        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; adc:inst2|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ;
+--------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+-----------+------------+--------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+-------+------------+-----------------+
; dout      ; clk        ; -0.077 ; 0.188 ; Rise       ; clk             ;
+-----------+------------+--------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; dout      ; clk        ; 0.354 ; 0.080 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDS[*]   ; clk        ; 4.946 ; 4.907 ; Rise       ; clk             ;
;  LEDS[0]  ; clk        ; 4.530 ; 4.505 ; Rise       ; clk             ;
;  LEDS[1]  ; clk        ; 4.946 ; 4.907 ; Rise       ; clk             ;
; chip_sel  ; clk        ; 3.945 ; 3.837 ; Rise       ; clk             ;
; din       ; clk        ; 3.361 ; 3.423 ; Rise       ; clk             ;
; sclk      ; clk        ; 3.466 ; 3.527 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDS[*]   ; clk        ; 3.469 ; 3.513 ; Rise       ; clk             ;
;  LEDS[0]  ; clk        ; 3.694 ; 3.663 ; Rise       ; clk             ;
;  LEDS[1]  ; clk        ; 3.469 ; 3.513 ; Rise       ; clk             ;
; chip_sel  ; clk        ; 3.553 ; 3.475 ; Rise       ; clk             ;
; din       ; clk        ; 3.249 ; 3.308 ; Rise       ; clk             ;
; sclk      ; clk        ; 3.349 ; 3.408 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -1.854   ; 0.182 ; N/A      ; N/A     ; -3.000              ;
;  clk             ; -1.854   ; 0.182 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -106.038 ; 0.0   ; 0.0      ; 0.0     ; -98.309             ;
;  clk             ; -106.038 ; 0.000 ; N/A      ; N/A     ; -98.309             ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+-----------+------------+--------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+-------+------------+-----------------+
; dout      ; clk        ; -0.077 ; 0.188 ; Rise       ; clk             ;
+-----------+------------+--------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; dout      ; clk        ; 0.667 ; 0.576 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDS[*]   ; clk        ; 8.672 ; 8.478 ; Rise       ; clk             ;
;  LEDS[0]  ; clk        ; 7.873 ; 7.733 ; Rise       ; clk             ;
;  LEDS[1]  ; clk        ; 8.672 ; 8.478 ; Rise       ; clk             ;
; chip_sel  ; clk        ; 6.688 ; 6.681 ; Rise       ; clk             ;
; din       ; clk        ; 5.763 ; 5.768 ; Rise       ; clk             ;
; sclk      ; clk        ; 5.980 ; 5.950 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDS[*]   ; clk        ; 3.469 ; 3.513 ; Rise       ; clk             ;
;  LEDS[0]  ; clk        ; 3.694 ; 3.663 ; Rise       ; clk             ;
;  LEDS[1]  ; clk        ; 3.469 ; 3.513 ; Rise       ; clk             ;
; chip_sel  ; clk        ; 3.553 ; 3.475 ; Rise       ; clk             ;
; din       ; clk        ; 3.249 ; 3.308 ; Rise       ; clk             ;
; sclk      ; clk        ; 3.349 ; 3.408 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; chip_sel      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sclk          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; din           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDS[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDS[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dout                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; chip_sel      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sclk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; din           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LEDS[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LEDS[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; chip_sel      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sclk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; din           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LEDS[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LEDS[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; chip_sel      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sclk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; din           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDS[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDS[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 980      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 980      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 3     ; 3    ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 52    ; 52   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Nov 11 15:28:08 2024
Info: Command: quartus_sta Comparador -c Comparador
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Comparador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.854
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.854      -106.038 clk 
Info (332146): Worst-case hold slack is 0.357
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.357         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -93.000 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.559
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.559       -86.429 clk 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.311         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -93.000 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.620       -25.963 clk 
Info (332146): Worst-case hold slack is 0.182
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.182         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -98.309 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4624 megabytes
    Info: Processing ended: Mon Nov 11 15:28:10 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


