// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="TI_Simon_TopModule_TI_Simon_TopModule,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k160t-fbg676-1,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=5.225500,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=3602,HLS_SYN_LUT=3348,HLS_VERSION=2022_2}" *)

module TI_Simon_TopModule (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        Din,
        ap_return
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [767:0] Din;
output  [127:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [0:0] my_simon_core_dp_couta_constprop;
reg   [0:0] my_simon_core_dp_coutb_constprop;
reg   [0:0] my_simon_core_dp_coutc_constprop;
reg   [6:0] my_simon_core_dp_bit_counter_constprop;
reg   [6:0] my_simon_core_k1_round_counter_constprop;
wire   [1:0] state_V_3_fu_1513_p3;
reg   [1:0] state_V_3_reg_4215;
wire    ap_CS_fsm_state2;
reg   [0:0] p_Result_20_reg_4220;
reg   [0:0] p_Result_21_reg_4225;
reg   [0:0] p_Result_22_reg_4230;
wire   [0:0] icmp_ln1035_fu_1623_p2;
reg   [0:0] icmp_ln1035_reg_4235;
wire    grp_tick_fu_656_ap_start;
wire    grp_tick_fu_656_ap_done;
wire    grp_tick_fu_656_ap_idle;
wire    grp_tick_fu_656_ap_ready;
wire   [6:0] grp_tick_fu_656_my_simon_core_k1_round_counter_constprop_o;
wire    grp_tick_fu_656_my_simon_core_k1_round_counter_constprop_o_ap_vld;
wire   [6:0] grp_tick_fu_656_my_simon_core_dp_bit_counter_constprop_o;
wire    grp_tick_fu_656_my_simon_core_dp_bit_counter_constprop_o_ap_vld;
wire   [0:0] grp_tick_fu_656_my_simon_core_dp_couta_constprop_o;
wire    grp_tick_fu_656_my_simon_core_dp_couta_constprop_o_ap_vld;
wire   [0:0] grp_tick_fu_656_my_simon_core_dp_coutb_constprop_o;
wire    grp_tick_fu_656_my_simon_core_dp_coutb_constprop_o_ap_vld;
wire   [0:0] grp_tick_fu_656_my_simon_core_dp_coutc_constprop_o;
wire    grp_tick_fu_656_my_simon_core_dp_coutc_constprop_o_ap_vld;
wire   [0:0] grp_tick_fu_656_ap_return_0;
wire   [0:0] grp_tick_fu_656_ap_return_1;
wire   [0:0] grp_tick_fu_656_ap_return_2;
wire   [0:0] grp_tick_fu_656_ap_return_3;
wire   [59:0] grp_tick_fu_656_ap_return_4;
wire   [63:0] grp_tick_fu_656_ap_return_5;
wire   [0:0] grp_tick_fu_656_ap_return_6;
wire   [0:0] grp_tick_fu_656_ap_return_7;
wire   [0:0] grp_tick_fu_656_ap_return_8;
wire   [0:0] grp_tick_fu_656_ap_return_9;
wire   [0:0] grp_tick_fu_656_ap_return_10;
wire   [0:0] grp_tick_fu_656_ap_return_11;
wire   [0:0] grp_tick_fu_656_ap_return_12;
wire   [0:0] grp_tick_fu_656_ap_return_13;
wire   [6:0] grp_tick_fu_656_ap_return_14;
wire   [6:0] grp_tick_fu_656_ap_return_15;
wire   [0:0] grp_tick_fu_656_ap_return_16;
wire   [0:0] grp_tick_fu_656_ap_return_17;
wire   [0:0] grp_tick_fu_656_ap_return_18;
wire   [0:0] grp_tick_fu_656_ap_return_19;
wire   [55:0] grp_tick_fu_656_ap_return_20;
wire   [55:0] grp_tick_fu_656_ap_return_21;
wire   [55:0] grp_tick_fu_656_ap_return_22;
wire   [63:0] grp_tick_fu_656_ap_return_23;
wire   [63:0] grp_tick_fu_656_ap_return_24;
wire   [63:0] grp_tick_fu_656_ap_return_25;
wire   [0:0] grp_tick_fu_656_ap_return_26;
wire   [0:0] grp_tick_fu_656_ap_return_27;
wire   [0:0] grp_tick_fu_656_ap_return_28;
wire   [0:0] grp_tick_fu_656_ap_return_29;
wire   [0:0] grp_tick_fu_656_ap_return_30;
wire   [0:0] grp_tick_fu_656_ap_return_31;
wire   [0:0] grp_tick_fu_656_ap_return_32;
wire   [0:0] grp_tick_fu_656_ap_return_33;
wire   [0:0] grp_tick_fu_656_ap_return_34;
wire   [0:0] grp_tick_fu_656_ap_return_35;
wire   [0:0] grp_tick_fu_656_ap_return_36;
wire   [0:0] grp_tick_fu_656_ap_return_37;
wire   [0:0] grp_tick_fu_656_ap_return_38;
wire   [0:0] grp_tick_fu_656_ap_return_39;
wire   [0:0] grp_tick_fu_656_ap_return_40;
wire   [0:0] grp_tick_fu_656_ap_return_41;
wire   [0:0] grp_tick_fu_656_ap_return_42;
wire   [0:0] grp_tick_fu_656_ap_return_43;
wire   [0:0] grp_tick_fu_656_ap_return_44;
wire   [0:0] grp_tick_fu_656_ap_return_45;
wire   [0:0] grp_tick_fu_656_ap_return_46;
wire   [0:0] grp_tick_fu_656_ap_return_47;
wire   [0:0] grp_tick_fu_656_ap_return_48;
wire   [0:0] grp_tick_fu_656_ap_return_49;
wire   [0:0] grp_tick_fu_656_ap_return_50;
wire   [0:0] grp_tick_fu_656_ap_return_51;
wire   [0:0] grp_tick_fu_656_ap_return_52;
wire   [0:0] grp_tick_fu_656_ap_return_53;
wire   [0:0] grp_tick_fu_656_ap_return_54;
wire   [0:0] grp_tick_fu_656_ap_return_55;
wire   [0:0] grp_tick_fu_656_ap_return_56;
wire   [0:0] grp_tick_fu_656_ap_return_57;
wire   [0:0] grp_tick_fu_656_ap_return_58;
wire   [0:0] grp_tick_fu_656_ap_return_59;
wire   [0:0] grp_tick_fu_656_ap_return_60;
wire   [0:0] grp_tick_fu_656_ap_return_61;
wire   [0:0] grp_tick_fu_656_ap_return_62;
wire   [0:0] grp_tick_fu_656_ap_return_63;
wire   [0:0] grp_tick_fu_656_ap_return_64;
wire   [0:0] grp_tick_fu_656_ap_return_65;
wire   [0:0] grp_tick_fu_656_ap_return_66;
wire   [0:0] grp_tick_fu_656_ap_return_67;
wire   [0:0] grp_tick_fu_656_ap_return_68;
wire   [0:0] grp_tick_fu_656_ap_return_69;
wire   [0:0] grp_tick_fu_656_ap_return_70;
wire   [0:0] grp_tick_fu_656_ap_return_71;
wire   [0:0] grp_tick_fu_656_ap_return_72;
wire   [59:0] grp_tick_fu_656_ap_return_73;
wire   [63:0] grp_tick_fu_656_ap_return_74;
wire   [0:0] grp_tick_fu_656_ap_return_75;
wire   [0:0] grp_tick_fu_656_ap_return_76;
wire   [0:0] grp_tick_fu_656_ap_return_77;
wire   [0:0] grp_tick_fu_656_ap_return_78;
wire   [0:0] grp_tick_fu_656_ap_return_79;
wire   [0:0] grp_tick_fu_656_ap_return_80;
wire   [0:0] grp_tick_fu_656_ap_return_81;
wire   [0:0] grp_tick_fu_656_ap_return_82;
wire   [0:0] grp_tick_fu_656_ap_return_83;
wire   [59:0] grp_tick_fu_656_ap_return_84;
wire   [63:0] grp_tick_fu_656_ap_return_85;
wire   [0:0] grp_tick_fu_656_ap_return_86;
wire   [0:0] grp_tick_fu_656_ap_return_87;
wire   [0:0] grp_tick_fu_656_ap_return_88;
wire   [0:0] grp_tick_fu_656_ap_return_89;
wire   [0:0] grp_tick_fu_656_ap_return_90;
wire   [0:0] grp_tick_fu_656_ap_return_91;
wire   [0:0] grp_tick_fu_656_ap_return_92;
wire   [0:0] grp_tick_fu_656_ap_return_93;
wire   [0:0] grp_tick_fu_656_ap_return_94;
wire   [0:0] grp_tick_fu_656_ap_return_95;
wire   [0:0] grp_tick_fu_656_ap_return_96;
wire   [0:0] grp_tick_fu_656_ap_return_97;
wire   [0:0] grp_tick_fu_656_ap_return_98;
wire   [0:0] grp_tick_fu_656_ap_return_99;
wire   [0:0] grp_tick_fu_656_ap_return_100;
wire   [0:0] grp_tick_fu_656_ap_return_101;
wire   [0:0] grp_tick_fu_656_ap_return_102;
wire   [0:0] grp_tick_fu_656_ap_return_103;
wire   [0:0] grp_tick_fu_656_ap_return_104;
wire   [0:0] grp_tick_fu_656_ap_return_105;
wire   [0:0] grp_tick_fu_656_ap_return_106;
wire   [0:0] grp_tick_fu_656_ap_return_107;
wire   [0:0] grp_tick_fu_656_ap_return_108;
wire   [0:0] grp_tick_fu_656_ap_return_109;
wire   [0:0] grp_tick_fu_656_ap_return_110;
wire   [0:0] grp_tick_fu_656_ap_return_111;
wire   [0:0] grp_tick_fu_656_ap_return_112;
wire   [0:0] grp_tick_fu_656_ap_return_113;
wire   [0:0] grp_tick_fu_656_ap_return_114;
wire   [0:0] grp_tick_fu_656_ap_return_115;
wire   [0:0] grp_tick_fu_656_ap_return_116;
wire   [1:0] grp_tick_fu_656_ap_return_117;
wire   [0:0] grp_tick_fu_656_ap_return_118;
wire   [0:0] grp_tick_fu_656_ap_return_119;
wire   [0:0] grp_tick_fu_656_ap_return_120;
wire   [1:0] grp_tick_fu_656_ap_return_121;
wire   [1:0] grp_tick_fu_656_ap_return_122;
wire   [0:0] grp_tick_fu_656_ap_return_123;
wire   [0:0] grp_tick_fu_656_ap_return_124;
wire   [0:0] grp_tick_fu_656_ap_return_125;
wire   [0:0] grp_tick_fu_656_ap_return_126;
wire   [0:0] grp_tick_fu_656_ap_return_127;
wire   [0:0] grp_tick_fu_656_ap_return_128;
wire   [0:0] grp_tick_fu_656_ap_return_129;
wire   [0:0] grp_tick_fu_656_ap_return_130;
wire   [0:0] grp_tick_fu_656_ap_return_131;
reg    grp_tick_fu_656_ap_start_reg;
wire    ap_CS_fsm_state3;
reg   [0:0] cipher_outc_V_fu_94;
wire   [0:0] cipher_outc_V_2_fu_2228_p3;
reg   [0:0] cipher_outb_V_fu_98;
wire   [0:0] cipher_outb_V_2_fu_2221_p3;
reg   [0:0] cipher_outa_V_fu_102;
wire   [0:0] cipher_outa_V_2_fu_2214_p3;
reg   [0:0] my_simon_core_dp_fifo_ff_inputb_V_fu_106;
reg   [0:0] my_simon_core_dp_lut_ff_inputb_V_fu_110;
reg   [0:0] my_simon_core_dp_shift_in1a_V_fu_114;
reg   [0:0] my_simon_core_dp_shift_in1b_V_fu_118;
reg   [0:0] my_simon_core_dp_shift_in1c_V_fu_122;
reg   [0:0] my_simon_core_dp_shift_in2a_V_fu_126;
reg   [0:0] my_simon_core_dp_shift_in2b_V_fu_130;
reg   [0:0] my_simon_core_dp_shift_in2c_V_fu_134;
reg   [0:0] my_simon_core_dp_shifter_enable1a_V_fu_138;
reg   [0:0] my_simon_core_dp_shifter_enable1b_V_fu_142;
reg   [0:0] my_simon_core_dp_shifter_enable1c_V_fu_146;
reg   [0:0] my_simon_core_dp_shifter_enable2a_V_fu_150;
reg   [0:0] my_simon_core_dp_shifter_enable2b_V_fu_154;
reg   [0:0] my_simon_core_dp_shifter_enable2c_V_fu_158;
reg   [0:0] my_simon_core_dp_fifo_ff63a_V_fu_162;
reg   [0:0] my_simon_core_dp_fifo_ff62a_V_fu_166;
reg   [0:0] my_simon_core_dp_fifo_ff61a_V_fu_170;
reg   [0:0] my_simon_core_dp_fifo_ff60a_V_fu_174;
reg   [0:0] my_simon_core_dp_fifo_ff59a_V_fu_178;
reg   [0:0] my_simon_core_dp_fifo_ff58a_V_fu_182;
reg   [0:0] my_simon_core_dp_fifo_ff57a_V_fu_186;
reg   [0:0] my_simon_core_dp_fifo_ff56a_V_fu_190;
reg   [0:0] my_simon_core_dp_lut_ff63a_V_fu_194;
reg   [0:0] my_simon_core_dp_lut_ff62a_V_fu_198;
reg   [0:0] my_simon_core_dp_lut_ff61a_V_fu_202;
reg   [0:0] my_simon_core_dp_lut_ff60a_V_fu_206;
reg   [0:0] my_simon_core_dp_lut_ff59a_V_fu_210;
reg   [0:0] my_simon_core_dp_lut_ff58a_V_fu_214;
reg   [0:0] my_simon_core_dp_lut_ff57a_V_fu_218;
reg   [0:0] my_simon_core_dp_fifo_ff63b_V_fu_222;
reg   [0:0] my_simon_core_dp_fifo_ff62b_V_fu_226;
reg   [0:0] my_simon_core_dp_fifo_ff61b_V_fu_230;
reg   [0:0] my_simon_core_dp_fifo_ff60b_V_fu_234;
reg   [0:0] my_simon_core_dp_fifo_ff59b_V_fu_238;
reg   [0:0] my_simon_core_dp_fifo_ff58b_V_fu_242;
reg   [0:0] my_simon_core_dp_fifo_ff57b_V_fu_246;
reg   [0:0] my_simon_core_dp_fifo_ff56b_V_fu_250;
reg   [0:0] my_simon_core_dp_lut_ff63b_V_fu_254;
reg   [0:0] my_simon_core_dp_lut_ff62b_V_fu_258;
reg   [0:0] my_simon_core_dp_lut_ff61b_V_fu_262;
reg   [0:0] my_simon_core_dp_lut_ff60b_V_fu_266;
reg   [0:0] my_simon_core_dp_lut_ff59b_V_fu_270;
reg   [0:0] my_simon_core_dp_lut_ff58b_V_fu_274;
reg   [0:0] my_simon_core_dp_lut_ff57b_V_fu_278;
reg   [0:0] my_simon_core_dp_fifo_ff63c_V_fu_282;
reg   [0:0] my_simon_core_dp_fifo_ff62c_V_fu_286;
reg   [0:0] my_simon_core_dp_fifo_ff61c_V_fu_290;
reg   [0:0] my_simon_core_dp_fifo_ff60c_V_fu_294;
reg   [0:0] my_simon_core_dp_fifo_ff59c_V_fu_298;
reg   [0:0] my_simon_core_dp_fifo_ff58c_V_fu_302;
reg   [0:0] my_simon_core_dp_fifo_ff57c_V_fu_306;
reg   [0:0] my_simon_core_dp_fifo_ff56c_V_fu_310;
reg   [0:0] my_simon_core_dp_lut_ff63c_V_fu_314;
reg   [0:0] my_simon_core_dp_lut_ff62c_V_fu_318;
reg   [0:0] my_simon_core_dp_lut_ff61c_V_fu_322;
reg   [0:0] my_simon_core_dp_lut_ff60c_V_fu_326;
reg   [0:0] my_simon_core_dp_lut_ff59c_V_fu_330;
reg   [0:0] my_simon_core_dp_lut_ff58c_V_fu_334;
reg   [0:0] my_simon_core_dp_lut_ff57c_V_fu_338;
reg   [0:0] my_simon_core_dp_lut_ff_inputa_V_fu_342;
reg   [0:0] my_simon_core_dp_fifo_ff_inputa_V_fu_346;
reg   [0:0] my_simon_core_dp_lut_ff_inputc_V_fu_350;
reg   [0:0] my_simon_core_dp_fifo_ff_inputc_V_fu_354;
reg   [0:0] my_simon_core_dp_s1_V_fu_358;
reg   [0:0] my_simon_core_dp_s4_V_fu_362;
reg   [0:0] my_simon_core_dp_s5_V_fu_366;
reg   [0:0] my_simon_core_dp_s6_V_fu_370;
reg   [0:0] my_simon_core_dp_s7_V_fu_374;
reg   [0:0] my_simon_core_dp_lut_outa_V_fu_378;
reg   [0:0] my_simon_core_dp_lut_outb_V_fu_382;
reg   [0:0] my_simon_core_dp_lut_outc_V_fu_386;
reg   [0:0] my_simon_core_k3_fifo_ff0_V_fu_390;
reg   [0:0] my_simon_core_k1_round_counter_out_V_fu_394;
reg   [0:0] my_simon_core_k1_key_out_V_fu_398;
reg   [0:0] my_simon_core_k1_shifter_enable1_V_fu_402;
reg   [0:0] my_simon_core_k1_shifter_enable2_V_fu_406;
reg   [0:0] my_simon_core_k1_fifo_ff_enable_V_fu_410;
reg   [0:0] my_simon_core_k1_shift_in1_V_fu_414;
reg   [0:0] my_simon_core_k1_shift_in2_V_fu_418;
reg   [0:0] my_simon_core_k1_lut_out_V_fu_422;
reg   [0:0] my_simon_core_k1_fifo_ff0_V_fu_426;
reg   [0:0] my_simon_core_k1_fifo_ff1_V_fu_430;
reg   [0:0] my_simon_core_k1_fifo_ff2_V_fu_434;
reg   [0:0] my_simon_core_k1_fifo_ff3_V_fu_438;
reg   [0:0] my_simon_core_k1_lut_ff0_V_fu_442;
reg   [0:0] my_simon_core_k1_lut_ff1_V_fu_446;
reg   [0:0] my_simon_core_k1_lut_ff2_V_fu_450;
reg   [0:0] my_simon_core_k1_lut_ff3_V_fu_454;
reg   [0:0] my_simon_core_k3_lut_out_V_fu_458;
reg   [0:0] my_simon_core_k2_key_out_V_fu_462;
reg   [0:0] my_simon_core_k2_shift_in1_V_fu_466;
reg   [0:0] my_simon_core_k2_shift_in2_V_fu_470;
reg   [0:0] my_simon_core_k2_lut_out_V_fu_474;
reg   [0:0] my_simon_core_k2_fifo_ff0_V_fu_478;
reg   [0:0] my_simon_core_k2_fifo_ff1_V_fu_482;
reg   [0:0] my_simon_core_k2_fifo_ff2_V_fu_486;
reg   [0:0] my_simon_core_k2_fifo_ff3_V_fu_490;
reg   [0:0] my_simon_core_k2_lut_ff0_V_fu_494;
reg   [0:0] my_simon_core_k2_lut_ff1_V_fu_498;
reg   [0:0] my_simon_core_k2_lut_ff2_V_fu_502;
reg   [0:0] my_simon_core_k2_lut_ff3_V_fu_506;
reg   [0:0] my_simon_core_k3_key_out_V_fu_510;
reg   [0:0] my_simon_core_k3_shift_in1_V_fu_514;
reg   [0:0] my_simon_core_k3_shift_in2_V_fu_518;
reg   [0:0] my_simon_core_k3_fifo_ff1_V_fu_522;
reg   [0:0] my_simon_core_k3_fifo_ff2_V_fu_526;
reg   [0:0] my_simon_core_k3_fifo_ff3_V_fu_530;
reg   [0:0] my_simon_core_k3_lut_ff0_V_fu_534;
reg   [0:0] my_simon_core_k3_lut_ff1_V_fu_538;
reg   [0:0] my_simon_core_k3_lut_ff2_V_fu_542;
reg   [0:0] my_simon_core_k3_lut_ff3_V_fu_546;
reg   [13:0] count_V_fu_550;
wire   [13:0] count_V_3_fu_1635_p3;
reg   [63:0] rhs_V_fu_554;
wire   [63:0] p_Result_25_fu_2281_p3;
reg   [63:0] ap_sig_allocacmp_rhs_V_load_1;
wire   [0:0] Done_V_fu_1698_p1;
reg   [63:0] rhs_V_20_fu_558;
wire   [63:0] p_Result_24_fu_2263_p3;
reg   [63:0] ap_sig_allocacmp_rhs_V_20_load_1;
reg   [63:0] lhs_V_fu_562;
wire   [63:0] p_Result_23_fu_2245_p3;
reg   [63:0] ap_sig_allocacmp_lhs_V_load_1;
reg   [1:0] state_V_fu_566;
reg   [255:0] p_Val2_s_fu_570;
wire   [255:0] p_Result_19_fu_1595_p3;
wire   [255:0] share_c_V_fu_856_p1;
reg   [255:0] p_Val2_12_fu_574;
wire   [255:0] p_Result_18_fu_1568_p3;
reg   [255:0] p_Val2_13_fu_578;
wire   [255:0] p_Result_s_fu_1541_p3;
reg   [6:0] round_counter_V_fu_582;
reg   [6:0] my_simon_core_bit_counter_V_fu_586;
reg   [55:0] my_simon_core_dp_shifter1a_V_fu_590;
reg   [55:0] my_simon_core_dp_shifter1b_V_fu_594;
reg   [55:0] my_simon_core_dp_shifter1c_V_fu_598;
reg   [63:0] my_simon_core_dp_shifter2a_V_fu_602;
reg   [63:0] my_simon_core_dp_shifter2b_V_fu_606;
reg   [63:0] my_simon_core_dp_shifter2c_V_fu_610;
reg   [1:0] my_simon_core_dp_s3_V_fu_614;
reg   [1:0] my_simon_core_k1_s1_V_fu_618;
reg   [1:0] my_simon_core_k1_s3_V_fu_622;
reg   [59:0] my_simon_core_k1_shifter1_V_fu_626;
reg   [63:0] my_simon_core_k1_shifter2_V_fu_630;
reg   [59:0] my_simon_core_k2_shifter1_V_fu_634;
reg   [63:0] my_simon_core_k2_shifter2_V_fu_638;
reg   [59:0] my_simon_core_k3_shifter1_V_fu_642;
reg   [63:0] my_simon_core_k3_shifter2_V_fu_646;
wire   [0:0] icmp_ln1019_fu_1437_p2;
wire   [0:0] icmp_ln1019_2_fu_1443_p2;
wire   [0:0] icmp_ln1019_3_fu_1455_p2;
wire   [0:0] icmp_ln1019_4_fu_1461_p2;
wire   [0:0] and_ln45_1_fu_1479_p2;
wire   [0:0] xor_ln45_fu_1485_p2;
wire   [0:0] and_ln45_fu_1467_p2;
wire   [0:0] icmp_ln1019_5_fu_1473_p2;
wire   [0:0] or_ln45_fu_1499_p2;
wire   [1:0] select_ln45_fu_1491_p3;
wire   [0:0] and_ln44_fu_1449_p2;
wire   [1:0] state_V_1_fu_1505_p3;
wire   [254:0] tmp_fu_1522_p4;
wire   [254:0] tmp_s_fu_1549_p4;
wire   [254:0] tmp_11_fu_1576_p4;
wire   [0:0] icmp_ln1027_fu_1603_p2;
wire   [13:0] count_V_1_fu_1609_p2;
wire   [0:0] icmp_ln1019_6_fu_1629_p2;
wire   [13:0] count_V_2_fu_1615_p3;
wire   [62:0] tmp_12_fu_2235_p4;
wire   [62:0] tmp_13_fu_2253_p4;
wire   [62:0] tmp_14_fu_2271_p4;
wire   [63:0] xor_ln1499_fu_2968_p2;
wire   [63:0] ret_V_fu_2974_p2;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 my_simon_core_dp_couta_constprop = 1'd0;
#0 my_simon_core_dp_coutb_constprop = 1'd0;
#0 my_simon_core_dp_coutc_constprop = 1'd0;
#0 my_simon_core_dp_bit_counter_constprop = 7'd0;
#0 my_simon_core_k1_round_counter_constprop = 7'd0;
#0 grp_tick_fu_656_ap_start_reg = 1'b0;
end

TI_Simon_TopModule_tick grp_tick_fu_656(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tick_fu_656_ap_start),
    .ap_done(grp_tick_fu_656_ap_done),
    .ap_idle(grp_tick_fu_656_ap_idle),
    .ap_ready(grp_tick_fu_656_ap_ready),
    .p_read(p_Result_20_reg_4220),
    .p_read1(p_Result_21_reg_4225),
    .p_read2(p_Result_22_reg_4230),
    .p_read3(state_V_3_reg_4215),
    .this_round_counter_read(round_counter_V_fu_582),
    .this_bit_counter_read(my_simon_core_bit_counter_V_fu_586),
    .this_dp_shifter1a_read(my_simon_core_dp_shifter1a_V_fu_590),
    .this_dp_shifter1b_read(my_simon_core_dp_shifter1b_V_fu_594),
    .this_dp_shifter1c_read(my_simon_core_dp_shifter1c_V_fu_598),
    .this_dp_shifter2a_read(my_simon_core_dp_shifter2a_V_fu_602),
    .this_dp_shifter2b_read(my_simon_core_dp_shifter2b_V_fu_606),
    .this_dp_shifter2c_read(my_simon_core_dp_shifter2c_V_fu_610),
    .this_dp_shift_in1a_read(my_simon_core_dp_shift_in1a_V_fu_114),
    .this_dp_shift_in1b_read(my_simon_core_dp_shift_in1b_V_fu_118),
    .this_dp_shift_in1c_read(my_simon_core_dp_shift_in1c_V_fu_122),
    .this_dp_shift_in2a_read(my_simon_core_dp_shift_in2a_V_fu_126),
    .this_dp_shift_in2b_read(my_simon_core_dp_shift_in2b_V_fu_130),
    .this_dp_shift_in2c_read(my_simon_core_dp_shift_in2c_V_fu_134),
    .this_dp_shifter_enable1a_read(my_simon_core_dp_shifter_enable1a_V_fu_138),
    .this_dp_shifter_enable1b_read(my_simon_core_dp_shifter_enable1b_V_fu_142),
    .this_dp_shifter_enable1c_read(my_simon_core_dp_shifter_enable1c_V_fu_146),
    .this_dp_shifter_enable2a_read(my_simon_core_dp_shifter_enable2a_V_fu_150),
    .this_dp_shifter_enable2b_read(my_simon_core_dp_shifter_enable2b_V_fu_154),
    .this_dp_shifter_enable2c_read(my_simon_core_dp_shifter_enable2c_V_fu_158),
    .this_dp_fifo_ff63a_read(my_simon_core_dp_fifo_ff63a_V_fu_162),
    .this_dp_fifo_ff62a_read(my_simon_core_dp_fifo_ff62a_V_fu_166),
    .this_dp_fifo_ff61a_read(my_simon_core_dp_fifo_ff61a_V_fu_170),
    .this_dp_fifo_ff60a_read(my_simon_core_dp_fifo_ff60a_V_fu_174),
    .this_dp_fifo_ff59a_read(my_simon_core_dp_fifo_ff59a_V_fu_178),
    .this_dp_fifo_ff58a_read(my_simon_core_dp_fifo_ff58a_V_fu_182),
    .this_dp_fifo_ff57a_read(my_simon_core_dp_fifo_ff57a_V_fu_186),
    .this_dp_fifo_ff56a_read(my_simon_core_dp_fifo_ff56a_V_fu_190),
    .this_dp_lut_ff63a_read(my_simon_core_dp_lut_ff63a_V_fu_194),
    .this_dp_lut_ff62a_read(my_simon_core_dp_lut_ff62a_V_fu_198),
    .this_dp_lut_ff61a_read(my_simon_core_dp_lut_ff61a_V_fu_202),
    .this_dp_lut_ff60a_read(my_simon_core_dp_lut_ff60a_V_fu_206),
    .this_dp_lut_ff59a_read(my_simon_core_dp_lut_ff59a_V_fu_210),
    .this_dp_lut_ff58a_read(my_simon_core_dp_lut_ff58a_V_fu_214),
    .this_dp_lut_ff57a_read(my_simon_core_dp_lut_ff57a_V_fu_218),
    .this_dp_fifo_ff63b_read(my_simon_core_dp_fifo_ff63b_V_fu_222),
    .this_dp_fifo_ff62b_read(my_simon_core_dp_fifo_ff62b_V_fu_226),
    .this_dp_fifo_ff61b_read(my_simon_core_dp_fifo_ff61b_V_fu_230),
    .this_dp_fifo_ff60b_read(my_simon_core_dp_fifo_ff60b_V_fu_234),
    .this_dp_fifo_ff59b_read(my_simon_core_dp_fifo_ff59b_V_fu_238),
    .this_dp_fifo_ff58b_read(my_simon_core_dp_fifo_ff58b_V_fu_242),
    .this_dp_fifo_ff57b_read(my_simon_core_dp_fifo_ff57b_V_fu_246),
    .this_dp_fifo_ff56b_read(my_simon_core_dp_fifo_ff56b_V_fu_250),
    .this_dp_lut_ff63b_read(my_simon_core_dp_lut_ff63b_V_fu_254),
    .this_dp_lut_ff62b_read(my_simon_core_dp_lut_ff62b_V_fu_258),
    .this_dp_lut_ff61b_read(my_simon_core_dp_lut_ff61b_V_fu_262),
    .this_dp_lut_ff60b_read(my_simon_core_dp_lut_ff60b_V_fu_266),
    .this_dp_lut_ff59b_read(my_simon_core_dp_lut_ff59b_V_fu_270),
    .this_dp_lut_ff58b_read(my_simon_core_dp_lut_ff58b_V_fu_274),
    .this_dp_lut_ff57b_read(my_simon_core_dp_lut_ff57b_V_fu_278),
    .this_dp_fifo_ff63c_read(my_simon_core_dp_fifo_ff63c_V_fu_282),
    .this_dp_fifo_ff62c_read(my_simon_core_dp_fifo_ff62c_V_fu_286),
    .this_dp_fifo_ff61c_read(my_simon_core_dp_fifo_ff61c_V_fu_290),
    .this_dp_fifo_ff60c_read(my_simon_core_dp_fifo_ff60c_V_fu_294),
    .this_dp_fifo_ff59c_read(my_simon_core_dp_fifo_ff59c_V_fu_298),
    .this_dp_fifo_ff58c_read(my_simon_core_dp_fifo_ff58c_V_fu_302),
    .this_dp_fifo_ff57c_read(my_simon_core_dp_fifo_ff57c_V_fu_306),
    .this_dp_fifo_ff56c_read(my_simon_core_dp_fifo_ff56c_V_fu_310),
    .this_dp_lut_ff63c_read(my_simon_core_dp_lut_ff63c_V_fu_314),
    .this_dp_lut_ff62c_read(my_simon_core_dp_lut_ff62c_V_fu_318),
    .this_dp_lut_ff61c_read(my_simon_core_dp_lut_ff61c_V_fu_322),
    .this_dp_lut_ff60c_read(my_simon_core_dp_lut_ff60c_V_fu_326),
    .this_dp_lut_ff59c_read(my_simon_core_dp_lut_ff59c_V_fu_330),
    .this_dp_lut_ff58c_read(my_simon_core_dp_lut_ff58c_V_fu_334),
    .this_dp_lut_ff57c_read(my_simon_core_dp_lut_ff57c_V_fu_338),
    .this_dp_lut_ff_inputa_read(my_simon_core_dp_lut_ff_inputa_V_fu_342),
    .this_dp_fifo_ff_inputa_read(my_simon_core_dp_fifo_ff_inputa_V_fu_346),
    .this_dp_lut_ff_inputb_read(my_simon_core_dp_lut_ff_inputb_V_fu_110),
    .this_dp_fifo_ff_inputb_read(my_simon_core_dp_fifo_ff_inputb_V_fu_106),
    .this_dp_lut_ff_inputc_read(my_simon_core_dp_lut_ff_inputc_V_fu_350),
    .this_dp_fifo_ff_inputc_read(my_simon_core_dp_fifo_ff_inputc_V_fu_354),
    .this_dp_s1_read(my_simon_core_dp_s1_V_fu_358),
    .this_dp_s4_read(my_simon_core_dp_s4_V_fu_362),
    .this_dp_s5_read(my_simon_core_dp_s5_V_fu_366),
    .this_dp_s6_read(my_simon_core_dp_s6_V_fu_370),
    .this_dp_s7_read(my_simon_core_dp_s7_V_fu_374),
    .this_dp_s3_read(my_simon_core_dp_s3_V_fu_614),
    .this_dp_lut_outa_read(my_simon_core_dp_lut_outa_V_fu_378),
    .this_dp_lut_outb_read(my_simon_core_dp_lut_outb_V_fu_382),
    .this_dp_lut_outc_read(my_simon_core_dp_lut_outc_V_fu_386),
    .p_read177(my_simon_core_k1_round_counter_out_V_fu_394),
    .p_read178(my_simon_core_k1_key_out_V_fu_398),
    .p_read59(1'd0),
    .p_read60(my_simon_core_k1_s1_V_fu_618),
    .p_read61(my_simon_core_k1_s3_V_fu_622),
    .p_read62(my_simon_core_k1_shifter_enable1_V_fu_402),
    .p_read63(my_simon_core_k1_shifter_enable2_V_fu_406),
    .p_read64(1'd0),
    .p_read65(my_simon_core_k1_fifo_ff_enable_V_fu_410),
    .p_read187(my_simon_core_k1_shifter1_V_fu_626),
    .p_read188(my_simon_core_k1_shifter2_V_fu_630),
    .p_read66(my_simon_core_k1_shift_in1_V_fu_414),
    .p_read67(my_simon_core_k1_shift_in2_V_fu_418),
    .p_read116(my_simon_core_k1_lut_out_V_fu_422),
    .p_read196(my_simon_core_k1_fifo_ff0_V_fu_426),
    .p_read197(my_simon_core_k1_fifo_ff1_V_fu_430),
    .p_read198(my_simon_core_k1_fifo_ff2_V_fu_434),
    .p_read199(my_simon_core_k1_fifo_ff3_V_fu_438),
    .p_read200(my_simon_core_k1_lut_ff0_V_fu_442),
    .p_read201(my_simon_core_k1_lut_ff1_V_fu_446),
    .p_read202(my_simon_core_k1_lut_ff2_V_fu_450),
    .p_read203(my_simon_core_k1_lut_ff3_V_fu_454),
    .p_read208(my_simon_core_k2_key_out_V_fu_462),
    .p_read209(my_simon_core_k2_shifter1_V_fu_634),
    .p_read210(my_simon_core_k2_shifter2_V_fu_638),
    .p_read117(my_simon_core_k2_shift_in1_V_fu_466),
    .p_read118(my_simon_core_k2_shift_in2_V_fu_470),
    .p_read119(my_simon_core_k2_lut_out_V_fu_474),
    .p_read218(my_simon_core_k2_fifo_ff0_V_fu_478),
    .p_read219(my_simon_core_k2_fifo_ff1_V_fu_482),
    .p_read220(my_simon_core_k2_fifo_ff2_V_fu_486),
    .p_read221(my_simon_core_k2_fifo_ff3_V_fu_490),
    .p_read222(my_simon_core_k2_lut_ff0_V_fu_494),
    .p_read223(my_simon_core_k2_lut_ff1_V_fu_498),
    .p_read224(my_simon_core_k2_lut_ff2_V_fu_502),
    .p_read225(my_simon_core_k2_lut_ff3_V_fu_506),
    .this_k3_key_out_read(my_simon_core_k3_key_out_V_fu_510),
    .p_read124230(my_simon_core_k3_shifter1_V_fu_642),
    .p_read125(my_simon_core_k3_shifter2_V_fu_646),
    .this_k3_shift_in1_read(my_simon_core_k3_shift_in1_V_fu_514),
    .this_k3_shift_in2_read(my_simon_core_k3_shift_in2_V_fu_518),
    .this_k3_lut_out_read(my_simon_core_k3_lut_out_V_fu_458),
    .p_read138(my_simon_core_k3_fifo_ff0_V_fu_390),
    .p_read139(my_simon_core_k3_fifo_ff1_V_fu_522),
    .p_read140(my_simon_core_k3_fifo_ff2_V_fu_526),
    .p_read141233(my_simon_core_k3_fifo_ff3_V_fu_530),
    .p_read142234(my_simon_core_k3_lut_ff0_V_fu_534),
    .p_read143235(my_simon_core_k3_lut_ff1_V_fu_538),
    .p_read144(my_simon_core_k3_lut_ff2_V_fu_542),
    .p_read145(my_simon_core_k3_lut_ff3_V_fu_546),
    .my_simon_core_k1_round_counter_constprop_i(my_simon_core_k1_round_counter_constprop),
    .my_simon_core_k1_round_counter_constprop_o(grp_tick_fu_656_my_simon_core_k1_round_counter_constprop_o),
    .my_simon_core_k1_round_counter_constprop_o_ap_vld(grp_tick_fu_656_my_simon_core_k1_round_counter_constprop_o_ap_vld),
    .my_simon_core_dp_bit_counter_constprop_i(my_simon_core_dp_bit_counter_constprop),
    .my_simon_core_dp_bit_counter_constprop_o(grp_tick_fu_656_my_simon_core_dp_bit_counter_constprop_o),
    .my_simon_core_dp_bit_counter_constprop_o_ap_vld(grp_tick_fu_656_my_simon_core_dp_bit_counter_constprop_o_ap_vld),
    .my_simon_core_dp_couta_constprop_i(my_simon_core_dp_couta_constprop),
    .my_simon_core_dp_couta_constprop_o(grp_tick_fu_656_my_simon_core_dp_couta_constprop_o),
    .my_simon_core_dp_couta_constprop_o_ap_vld(grp_tick_fu_656_my_simon_core_dp_couta_constprop_o_ap_vld),
    .my_simon_core_dp_coutb_constprop_i(my_simon_core_dp_coutb_constprop),
    .my_simon_core_dp_coutb_constprop_o(grp_tick_fu_656_my_simon_core_dp_coutb_constprop_o),
    .my_simon_core_dp_coutb_constprop_o_ap_vld(grp_tick_fu_656_my_simon_core_dp_coutb_constprop_o_ap_vld),
    .my_simon_core_dp_coutc_constprop_i(my_simon_core_dp_coutc_constprop),
    .my_simon_core_dp_coutc_constprop_o(grp_tick_fu_656_my_simon_core_dp_coutc_constprop_o),
    .my_simon_core_dp_coutc_constprop_o_ap_vld(grp_tick_fu_656_my_simon_core_dp_coutc_constprop_o_ap_vld),
    .ap_return_0(grp_tick_fu_656_ap_return_0),
    .ap_return_1(grp_tick_fu_656_ap_return_1),
    .ap_return_2(grp_tick_fu_656_ap_return_2),
    .ap_return_3(grp_tick_fu_656_ap_return_3),
    .ap_return_4(grp_tick_fu_656_ap_return_4),
    .ap_return_5(grp_tick_fu_656_ap_return_5),
    .ap_return_6(grp_tick_fu_656_ap_return_6),
    .ap_return_7(grp_tick_fu_656_ap_return_7),
    .ap_return_8(grp_tick_fu_656_ap_return_8),
    .ap_return_9(grp_tick_fu_656_ap_return_9),
    .ap_return_10(grp_tick_fu_656_ap_return_10),
    .ap_return_11(grp_tick_fu_656_ap_return_11),
    .ap_return_12(grp_tick_fu_656_ap_return_12),
    .ap_return_13(grp_tick_fu_656_ap_return_13),
    .ap_return_14(grp_tick_fu_656_ap_return_14),
    .ap_return_15(grp_tick_fu_656_ap_return_15),
    .ap_return_16(grp_tick_fu_656_ap_return_16),
    .ap_return_17(grp_tick_fu_656_ap_return_17),
    .ap_return_18(grp_tick_fu_656_ap_return_18),
    .ap_return_19(grp_tick_fu_656_ap_return_19),
    .ap_return_20(grp_tick_fu_656_ap_return_20),
    .ap_return_21(grp_tick_fu_656_ap_return_21),
    .ap_return_22(grp_tick_fu_656_ap_return_22),
    .ap_return_23(grp_tick_fu_656_ap_return_23),
    .ap_return_24(grp_tick_fu_656_ap_return_24),
    .ap_return_25(grp_tick_fu_656_ap_return_25),
    .ap_return_26(grp_tick_fu_656_ap_return_26),
    .ap_return_27(grp_tick_fu_656_ap_return_27),
    .ap_return_28(grp_tick_fu_656_ap_return_28),
    .ap_return_29(grp_tick_fu_656_ap_return_29),
    .ap_return_30(grp_tick_fu_656_ap_return_30),
    .ap_return_31(grp_tick_fu_656_ap_return_31),
    .ap_return_32(grp_tick_fu_656_ap_return_32),
    .ap_return_33(grp_tick_fu_656_ap_return_33),
    .ap_return_34(grp_tick_fu_656_ap_return_34),
    .ap_return_35(grp_tick_fu_656_ap_return_35),
    .ap_return_36(grp_tick_fu_656_ap_return_36),
    .ap_return_37(grp_tick_fu_656_ap_return_37),
    .ap_return_38(grp_tick_fu_656_ap_return_38),
    .ap_return_39(grp_tick_fu_656_ap_return_39),
    .ap_return_40(grp_tick_fu_656_ap_return_40),
    .ap_return_41(grp_tick_fu_656_ap_return_41),
    .ap_return_42(grp_tick_fu_656_ap_return_42),
    .ap_return_43(grp_tick_fu_656_ap_return_43),
    .ap_return_44(grp_tick_fu_656_ap_return_44),
    .ap_return_45(grp_tick_fu_656_ap_return_45),
    .ap_return_46(grp_tick_fu_656_ap_return_46),
    .ap_return_47(grp_tick_fu_656_ap_return_47),
    .ap_return_48(grp_tick_fu_656_ap_return_48),
    .ap_return_49(grp_tick_fu_656_ap_return_49),
    .ap_return_50(grp_tick_fu_656_ap_return_50),
    .ap_return_51(grp_tick_fu_656_ap_return_51),
    .ap_return_52(grp_tick_fu_656_ap_return_52),
    .ap_return_53(grp_tick_fu_656_ap_return_53),
    .ap_return_54(grp_tick_fu_656_ap_return_54),
    .ap_return_55(grp_tick_fu_656_ap_return_55),
    .ap_return_56(grp_tick_fu_656_ap_return_56),
    .ap_return_57(grp_tick_fu_656_ap_return_57),
    .ap_return_58(grp_tick_fu_656_ap_return_58),
    .ap_return_59(grp_tick_fu_656_ap_return_59),
    .ap_return_60(grp_tick_fu_656_ap_return_60),
    .ap_return_61(grp_tick_fu_656_ap_return_61),
    .ap_return_62(grp_tick_fu_656_ap_return_62),
    .ap_return_63(grp_tick_fu_656_ap_return_63),
    .ap_return_64(grp_tick_fu_656_ap_return_64),
    .ap_return_65(grp_tick_fu_656_ap_return_65),
    .ap_return_66(grp_tick_fu_656_ap_return_66),
    .ap_return_67(grp_tick_fu_656_ap_return_67),
    .ap_return_68(grp_tick_fu_656_ap_return_68),
    .ap_return_69(grp_tick_fu_656_ap_return_69),
    .ap_return_70(grp_tick_fu_656_ap_return_70),
    .ap_return_71(grp_tick_fu_656_ap_return_71),
    .ap_return_72(grp_tick_fu_656_ap_return_72),
    .ap_return_73(grp_tick_fu_656_ap_return_73),
    .ap_return_74(grp_tick_fu_656_ap_return_74),
    .ap_return_75(grp_tick_fu_656_ap_return_75),
    .ap_return_76(grp_tick_fu_656_ap_return_76),
    .ap_return_77(grp_tick_fu_656_ap_return_77),
    .ap_return_78(grp_tick_fu_656_ap_return_78),
    .ap_return_79(grp_tick_fu_656_ap_return_79),
    .ap_return_80(grp_tick_fu_656_ap_return_80),
    .ap_return_81(grp_tick_fu_656_ap_return_81),
    .ap_return_82(grp_tick_fu_656_ap_return_82),
    .ap_return_83(grp_tick_fu_656_ap_return_83),
    .ap_return_84(grp_tick_fu_656_ap_return_84),
    .ap_return_85(grp_tick_fu_656_ap_return_85),
    .ap_return_86(grp_tick_fu_656_ap_return_86),
    .ap_return_87(grp_tick_fu_656_ap_return_87),
    .ap_return_88(grp_tick_fu_656_ap_return_88),
    .ap_return_89(grp_tick_fu_656_ap_return_89),
    .ap_return_90(grp_tick_fu_656_ap_return_90),
    .ap_return_91(grp_tick_fu_656_ap_return_91),
    .ap_return_92(grp_tick_fu_656_ap_return_92),
    .ap_return_93(grp_tick_fu_656_ap_return_93),
    .ap_return_94(grp_tick_fu_656_ap_return_94),
    .ap_return_95(grp_tick_fu_656_ap_return_95),
    .ap_return_96(grp_tick_fu_656_ap_return_96),
    .ap_return_97(grp_tick_fu_656_ap_return_97),
    .ap_return_98(grp_tick_fu_656_ap_return_98),
    .ap_return_99(grp_tick_fu_656_ap_return_99),
    .ap_return_100(grp_tick_fu_656_ap_return_100),
    .ap_return_101(grp_tick_fu_656_ap_return_101),
    .ap_return_102(grp_tick_fu_656_ap_return_102),
    .ap_return_103(grp_tick_fu_656_ap_return_103),
    .ap_return_104(grp_tick_fu_656_ap_return_104),
    .ap_return_105(grp_tick_fu_656_ap_return_105),
    .ap_return_106(grp_tick_fu_656_ap_return_106),
    .ap_return_107(grp_tick_fu_656_ap_return_107),
    .ap_return_108(grp_tick_fu_656_ap_return_108),
    .ap_return_109(grp_tick_fu_656_ap_return_109),
    .ap_return_110(grp_tick_fu_656_ap_return_110),
    .ap_return_111(grp_tick_fu_656_ap_return_111),
    .ap_return_112(grp_tick_fu_656_ap_return_112),
    .ap_return_113(grp_tick_fu_656_ap_return_113),
    .ap_return_114(grp_tick_fu_656_ap_return_114),
    .ap_return_115(grp_tick_fu_656_ap_return_115),
    .ap_return_116(grp_tick_fu_656_ap_return_116),
    .ap_return_117(grp_tick_fu_656_ap_return_117),
    .ap_return_118(grp_tick_fu_656_ap_return_118),
    .ap_return_119(grp_tick_fu_656_ap_return_119),
    .ap_return_120(grp_tick_fu_656_ap_return_120),
    .ap_return_121(grp_tick_fu_656_ap_return_121),
    .ap_return_122(grp_tick_fu_656_ap_return_122),
    .ap_return_123(grp_tick_fu_656_ap_return_123),
    .ap_return_124(grp_tick_fu_656_ap_return_124),
    .ap_return_125(grp_tick_fu_656_ap_return_125),
    .ap_return_126(grp_tick_fu_656_ap_return_126),
    .ap_return_127(grp_tick_fu_656_ap_return_127),
    .ap_return_128(grp_tick_fu_656_ap_return_128),
    .ap_return_129(grp_tick_fu_656_ap_return_129),
    .ap_return_130(grp_tick_fu_656_ap_return_130),
    .ap_return_131(grp_tick_fu_656_ap_return_131)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tick_fu_656_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_tick_fu_656_ap_start_reg <= 1'b1;
        end else if ((grp_tick_fu_656_ap_ready == 1'b1)) begin
            grp_tick_fu_656_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        count_V_fu_550 <= 14'd1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        count_V_fu_550 <= count_V_3_fu_1635_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        lhs_V_fu_562 <= 64'd0;
    end else if (((grp_tick_fu_656_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        lhs_V_fu_562 <= p_Result_23_fu_2245_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        my_simon_core_bit_counter_V_fu_586 <= 7'd0;
    end else if (((grp_tick_fu_656_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        my_simon_core_bit_counter_V_fu_586 <= grp_tick_fu_656_ap_return_15;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        my_simon_core_dp_bit_counter_constprop <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (grp_tick_fu_656_my_simon_core_dp_bit_counter_constprop_o_ap_vld == 1'b1))) begin
        my_simon_core_dp_bit_counter_constprop <= grp_tick_fu_656_my_simon_core_dp_bit_counter_constprop_o;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        my_simon_core_dp_couta_constprop <= 1'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (grp_tick_fu_656_my_simon_core_dp_couta_constprop_o_ap_vld == 1'b1))) begin
        my_simon_core_dp_couta_constprop <= grp_tick_fu_656_my_simon_core_dp_couta_constprop_o;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        my_simon_core_dp_coutb_constprop <= 1'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (grp_tick_fu_656_my_simon_core_dp_coutb_constprop_o_ap_vld == 1'b1))) begin
        my_simon_core_dp_coutb_constprop <= grp_tick_fu_656_my_simon_core_dp_coutb_constprop_o;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        my_simon_core_dp_coutc_constprop <= 1'd0;
    end else if (((grp_tick_fu_656_my_simon_core_dp_coutc_constprop_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        my_simon_core_dp_coutc_constprop <= grp_tick_fu_656_my_simon_core_dp_coutc_constprop_o;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        my_simon_core_k1_round_counter_constprop <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (grp_tick_fu_656_my_simon_core_k1_round_counter_constprop_o_ap_vld == 1'b1))) begin
        my_simon_core_k1_round_counter_constprop <= grp_tick_fu_656_my_simon_core_k1_round_counter_constprop_o;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Val2_12_fu_574 <= {{Din[511:256]}};
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_Val2_12_fu_574 <= p_Result_18_fu_1568_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Val2_13_fu_578 <= {{Din[767:512]}};
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_Val2_13_fu_578 <= p_Result_s_fu_1541_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Val2_s_fu_570 <= share_c_V_fu_856_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_Val2_s_fu_570 <= p_Result_19_fu_1595_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        rhs_V_20_fu_558 <= 64'd0;
    end else if (((grp_tick_fu_656_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        rhs_V_20_fu_558 <= p_Result_24_fu_2263_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        rhs_V_fu_554 <= 64'd0;
    end else if (((grp_tick_fu_656_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        rhs_V_fu_554 <= p_Result_25_fu_2281_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        round_counter_V_fu_582 <= 7'd0;
    end else if (((grp_tick_fu_656_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        round_counter_V_fu_582 <= grp_tick_fu_656_ap_return_14;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        state_V_fu_566 <= 2'd2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        state_V_fu_566 <= state_V_3_fu_1513_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tick_fu_656_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        cipher_outa_V_fu_102 <= cipher_outa_V_2_fu_2214_p3;
        cipher_outb_V_fu_98 <= cipher_outb_V_2_fu_2221_p3;
        cipher_outc_V_fu_94 <= cipher_outc_V_2_fu_2228_p3;
        my_simon_core_dp_fifo_ff56a_V_fu_190 <= grp_tick_fu_656_ap_return_33;
        my_simon_core_dp_fifo_ff56b_V_fu_250 <= grp_tick_fu_656_ap_return_48;
        my_simon_core_dp_fifo_ff56c_V_fu_310 <= grp_tick_fu_656_ap_return_63;
        my_simon_core_dp_fifo_ff57a_V_fu_186 <= grp_tick_fu_656_ap_return_32;
        my_simon_core_dp_fifo_ff57b_V_fu_246 <= grp_tick_fu_656_ap_return_47;
        my_simon_core_dp_fifo_ff57c_V_fu_306 <= grp_tick_fu_656_ap_return_62;
        my_simon_core_dp_fifo_ff58a_V_fu_182 <= grp_tick_fu_656_ap_return_31;
        my_simon_core_dp_fifo_ff58b_V_fu_242 <= grp_tick_fu_656_ap_return_46;
        my_simon_core_dp_fifo_ff58c_V_fu_302 <= grp_tick_fu_656_ap_return_61;
        my_simon_core_dp_fifo_ff59a_V_fu_178 <= grp_tick_fu_656_ap_return_30;
        my_simon_core_dp_fifo_ff59b_V_fu_238 <= grp_tick_fu_656_ap_return_45;
        my_simon_core_dp_fifo_ff59c_V_fu_298 <= grp_tick_fu_656_ap_return_60;
        my_simon_core_dp_fifo_ff60a_V_fu_174 <= grp_tick_fu_656_ap_return_29;
        my_simon_core_dp_fifo_ff60b_V_fu_234 <= grp_tick_fu_656_ap_return_44;
        my_simon_core_dp_fifo_ff60c_V_fu_294 <= grp_tick_fu_656_ap_return_59;
        my_simon_core_dp_fifo_ff61a_V_fu_170 <= grp_tick_fu_656_ap_return_28;
        my_simon_core_dp_fifo_ff61b_V_fu_230 <= grp_tick_fu_656_ap_return_43;
        my_simon_core_dp_fifo_ff61c_V_fu_290 <= grp_tick_fu_656_ap_return_58;
        my_simon_core_dp_fifo_ff62a_V_fu_166 <= grp_tick_fu_656_ap_return_27;
        my_simon_core_dp_fifo_ff62b_V_fu_226 <= grp_tick_fu_656_ap_return_42;
        my_simon_core_dp_fifo_ff62c_V_fu_286 <= grp_tick_fu_656_ap_return_57;
        my_simon_core_dp_fifo_ff63a_V_fu_162 <= grp_tick_fu_656_ap_return_26;
        my_simon_core_dp_fifo_ff63b_V_fu_222 <= grp_tick_fu_656_ap_return_41;
        my_simon_core_dp_fifo_ff63c_V_fu_282 <= grp_tick_fu_656_ap_return_56;
        my_simon_core_dp_fifo_ff_inputa_V_fu_346 <= grp_tick_fu_656_ap_return_107;
        my_simon_core_dp_fifo_ff_inputb_V_fu_106 <= grp_tick_fu_656_ap_return_109;
        my_simon_core_dp_fifo_ff_inputc_V_fu_354 <= grp_tick_fu_656_ap_return_111;
        my_simon_core_dp_lut_ff57a_V_fu_218 <= grp_tick_fu_656_ap_return_40;
        my_simon_core_dp_lut_ff57b_V_fu_278 <= grp_tick_fu_656_ap_return_55;
        my_simon_core_dp_lut_ff57c_V_fu_338 <= grp_tick_fu_656_ap_return_70;
        my_simon_core_dp_lut_ff58a_V_fu_214 <= grp_tick_fu_656_ap_return_39;
        my_simon_core_dp_lut_ff58b_V_fu_274 <= grp_tick_fu_656_ap_return_54;
        my_simon_core_dp_lut_ff58c_V_fu_334 <= grp_tick_fu_656_ap_return_69;
        my_simon_core_dp_lut_ff59a_V_fu_210 <= grp_tick_fu_656_ap_return_38;
        my_simon_core_dp_lut_ff59b_V_fu_270 <= grp_tick_fu_656_ap_return_53;
        my_simon_core_dp_lut_ff59c_V_fu_330 <= grp_tick_fu_656_ap_return_68;
        my_simon_core_dp_lut_ff60a_V_fu_206 <= grp_tick_fu_656_ap_return_37;
        my_simon_core_dp_lut_ff60b_V_fu_266 <= grp_tick_fu_656_ap_return_52;
        my_simon_core_dp_lut_ff60c_V_fu_326 <= grp_tick_fu_656_ap_return_67;
        my_simon_core_dp_lut_ff61a_V_fu_202 <= grp_tick_fu_656_ap_return_36;
        my_simon_core_dp_lut_ff61b_V_fu_262 <= grp_tick_fu_656_ap_return_51;
        my_simon_core_dp_lut_ff61c_V_fu_322 <= grp_tick_fu_656_ap_return_66;
        my_simon_core_dp_lut_ff62a_V_fu_198 <= grp_tick_fu_656_ap_return_35;
        my_simon_core_dp_lut_ff62b_V_fu_258 <= grp_tick_fu_656_ap_return_50;
        my_simon_core_dp_lut_ff62c_V_fu_318 <= grp_tick_fu_656_ap_return_65;
        my_simon_core_dp_lut_ff63a_V_fu_194 <= grp_tick_fu_656_ap_return_34;
        my_simon_core_dp_lut_ff63b_V_fu_254 <= grp_tick_fu_656_ap_return_49;
        my_simon_core_dp_lut_ff63c_V_fu_314 <= grp_tick_fu_656_ap_return_64;
        my_simon_core_dp_lut_ff_inputa_V_fu_342 <= grp_tick_fu_656_ap_return_106;
        my_simon_core_dp_lut_ff_inputb_V_fu_110 <= grp_tick_fu_656_ap_return_108;
        my_simon_core_dp_lut_ff_inputc_V_fu_350 <= grp_tick_fu_656_ap_return_110;
        my_simon_core_dp_lut_outa_V_fu_378 <= grp_tick_fu_656_ap_return_118;
        my_simon_core_dp_lut_outb_V_fu_382 <= grp_tick_fu_656_ap_return_119;
        my_simon_core_dp_lut_outc_V_fu_386 <= grp_tick_fu_656_ap_return_120;
        my_simon_core_dp_s1_V_fu_358 <= grp_tick_fu_656_ap_return_112;
        my_simon_core_dp_s3_V_fu_614 <= grp_tick_fu_656_ap_return_117;
        my_simon_core_dp_s4_V_fu_362 <= grp_tick_fu_656_ap_return_113;
        my_simon_core_dp_s5_V_fu_366 <= grp_tick_fu_656_ap_return_114;
        my_simon_core_dp_s6_V_fu_370 <= grp_tick_fu_656_ap_return_115;
        my_simon_core_dp_s7_V_fu_374 <= grp_tick_fu_656_ap_return_116;
        my_simon_core_dp_shift_in1a_V_fu_114 <= grp_tick_fu_656_ap_return_94;
        my_simon_core_dp_shift_in1b_V_fu_118 <= grp_tick_fu_656_ap_return_95;
        my_simon_core_dp_shift_in1c_V_fu_122 <= grp_tick_fu_656_ap_return_96;
        my_simon_core_dp_shift_in2a_V_fu_126 <= grp_tick_fu_656_ap_return_97;
        my_simon_core_dp_shift_in2b_V_fu_130 <= grp_tick_fu_656_ap_return_98;
        my_simon_core_dp_shift_in2c_V_fu_134 <= grp_tick_fu_656_ap_return_99;
        my_simon_core_dp_shifter1a_V_fu_590 <= grp_tick_fu_656_ap_return_20;
        my_simon_core_dp_shifter1b_V_fu_594 <= grp_tick_fu_656_ap_return_21;
        my_simon_core_dp_shifter1c_V_fu_598 <= grp_tick_fu_656_ap_return_22;
        my_simon_core_dp_shifter2a_V_fu_602 <= grp_tick_fu_656_ap_return_23;
        my_simon_core_dp_shifter2b_V_fu_606 <= grp_tick_fu_656_ap_return_24;
        my_simon_core_dp_shifter2c_V_fu_610 <= grp_tick_fu_656_ap_return_25;
        my_simon_core_dp_shifter_enable1a_V_fu_138 <= grp_tick_fu_656_ap_return_100;
        my_simon_core_dp_shifter_enable1b_V_fu_142 <= grp_tick_fu_656_ap_return_101;
        my_simon_core_dp_shifter_enable1c_V_fu_146 <= grp_tick_fu_656_ap_return_102;
        my_simon_core_dp_shifter_enable2a_V_fu_150 <= grp_tick_fu_656_ap_return_103;
        my_simon_core_dp_shifter_enable2b_V_fu_154 <= grp_tick_fu_656_ap_return_104;
        my_simon_core_dp_shifter_enable2c_V_fu_158 <= grp_tick_fu_656_ap_return_105;
        my_simon_core_k1_fifo_ff0_V_fu_426 <= grp_tick_fu_656_ap_return_75;
        my_simon_core_k1_fifo_ff1_V_fu_430 <= grp_tick_fu_656_ap_return_76;
        my_simon_core_k1_fifo_ff2_V_fu_434 <= grp_tick_fu_656_ap_return_77;
        my_simon_core_k1_fifo_ff3_V_fu_438 <= grp_tick_fu_656_ap_return_78;
        my_simon_core_k1_fifo_ff_enable_V_fu_410 <= grp_tick_fu_656_ap_return_125;
        my_simon_core_k1_key_out_V_fu_398 <= grp_tick_fu_656_ap_return_72;
        my_simon_core_k1_lut_ff0_V_fu_442 <= grp_tick_fu_656_ap_return_79;
        my_simon_core_k1_lut_ff1_V_fu_446 <= grp_tick_fu_656_ap_return_80;
        my_simon_core_k1_lut_ff2_V_fu_450 <= grp_tick_fu_656_ap_return_81;
        my_simon_core_k1_lut_ff3_V_fu_454 <= grp_tick_fu_656_ap_return_82;
        my_simon_core_k1_lut_out_V_fu_422 <= grp_tick_fu_656_ap_return_128;
        my_simon_core_k1_round_counter_out_V_fu_394 <= grp_tick_fu_656_ap_return_71;
        my_simon_core_k1_s1_V_fu_618 <= grp_tick_fu_656_ap_return_121;
        my_simon_core_k1_s3_V_fu_622 <= grp_tick_fu_656_ap_return_122;
        my_simon_core_k1_shift_in1_V_fu_414 <= grp_tick_fu_656_ap_return_126;
        my_simon_core_k1_shift_in2_V_fu_418 <= grp_tick_fu_656_ap_return_127;
        my_simon_core_k1_shifter1_V_fu_626 <= grp_tick_fu_656_ap_return_73;
        my_simon_core_k1_shifter2_V_fu_630 <= grp_tick_fu_656_ap_return_74;
        my_simon_core_k1_shifter_enable1_V_fu_402 <= grp_tick_fu_656_ap_return_123;
        my_simon_core_k1_shifter_enable2_V_fu_406 <= grp_tick_fu_656_ap_return_124;
        my_simon_core_k2_fifo_ff0_V_fu_478 <= grp_tick_fu_656_ap_return_86;
        my_simon_core_k2_fifo_ff1_V_fu_482 <= grp_tick_fu_656_ap_return_87;
        my_simon_core_k2_fifo_ff2_V_fu_486 <= grp_tick_fu_656_ap_return_88;
        my_simon_core_k2_fifo_ff3_V_fu_490 <= grp_tick_fu_656_ap_return_89;
        my_simon_core_k2_key_out_V_fu_462 <= grp_tick_fu_656_ap_return_83;
        my_simon_core_k2_lut_ff0_V_fu_494 <= grp_tick_fu_656_ap_return_90;
        my_simon_core_k2_lut_ff1_V_fu_498 <= grp_tick_fu_656_ap_return_91;
        my_simon_core_k2_lut_ff2_V_fu_502 <= grp_tick_fu_656_ap_return_92;
        my_simon_core_k2_lut_ff3_V_fu_506 <= grp_tick_fu_656_ap_return_93;
        my_simon_core_k2_lut_out_V_fu_474 <= grp_tick_fu_656_ap_return_131;
        my_simon_core_k2_shift_in1_V_fu_466 <= grp_tick_fu_656_ap_return_129;
        my_simon_core_k2_shift_in2_V_fu_470 <= grp_tick_fu_656_ap_return_130;
        my_simon_core_k2_shifter1_V_fu_634 <= grp_tick_fu_656_ap_return_84;
        my_simon_core_k2_shifter2_V_fu_638 <= grp_tick_fu_656_ap_return_85;
        my_simon_core_k3_fifo_ff0_V_fu_390 <= grp_tick_fu_656_ap_return_6;
        my_simon_core_k3_fifo_ff1_V_fu_522 <= grp_tick_fu_656_ap_return_7;
        my_simon_core_k3_fifo_ff2_V_fu_526 <= grp_tick_fu_656_ap_return_8;
        my_simon_core_k3_fifo_ff3_V_fu_530 <= grp_tick_fu_656_ap_return_9;
        my_simon_core_k3_key_out_V_fu_510 <= grp_tick_fu_656_ap_return_16;
        my_simon_core_k3_lut_ff0_V_fu_534 <= grp_tick_fu_656_ap_return_10;
        my_simon_core_k3_lut_ff1_V_fu_538 <= grp_tick_fu_656_ap_return_11;
        my_simon_core_k3_lut_ff2_V_fu_542 <= grp_tick_fu_656_ap_return_12;
        my_simon_core_k3_lut_ff3_V_fu_546 <= grp_tick_fu_656_ap_return_13;
        my_simon_core_k3_lut_out_V_fu_458 <= grp_tick_fu_656_ap_return_19;
        my_simon_core_k3_shift_in1_V_fu_514 <= grp_tick_fu_656_ap_return_17;
        my_simon_core_k3_shift_in2_V_fu_518 <= grp_tick_fu_656_ap_return_18;
        my_simon_core_k3_shifter1_V_fu_642 <= grp_tick_fu_656_ap_return_4;
        my_simon_core_k3_shifter2_V_fu_646 <= grp_tick_fu_656_ap_return_5;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        icmp_ln1035_reg_4235 <= icmp_ln1035_fu_1623_p2;
        p_Result_20_reg_4220 <= p_Val2_13_fu_578[32'd1];
        p_Result_21_reg_4225 <= p_Val2_12_fu_574[32'd1];
        p_Result_22_reg_4230 <= p_Val2_s_fu_570[32'd1];
        state_V_3_reg_4215 <= state_V_3_fu_1513_p3;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_tick_fu_656_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == Done_V_fu_1698_p1) & (grp_tick_fu_656_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == Done_V_fu_1698_p1) & (grp_tick_fu_656_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_sig_allocacmp_lhs_V_load_1 = p_Result_23_fu_2245_p3;
    end else begin
        ap_sig_allocacmp_lhs_V_load_1 = lhs_V_fu_562;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_sig_allocacmp_rhs_V_20_load_1 = p_Result_24_fu_2263_p3;
    end else begin
        ap_sig_allocacmp_rhs_V_20_load_1 = rhs_V_20_fu_558;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_sig_allocacmp_rhs_V_load_1 = p_Result_25_fu_2281_p3;
    end else begin
        ap_sig_allocacmp_rhs_V_load_1 = rhs_V_fu_554;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'd1 == Done_V_fu_1698_p1) & (grp_tick_fu_656_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((grp_tick_fu_656_ap_done == 1'b1) & (1'd0 == Done_V_fu_1698_p1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Done_V_fu_1698_p1 = grp_tick_fu_656_ap_return_3;

assign and_ln44_fu_1449_p2 = (icmp_ln1019_fu_1437_p2 & icmp_ln1019_2_fu_1443_p2);

assign and_ln45_1_fu_1479_p2 = (icmp_ln1019_4_fu_1461_p2 & icmp_ln1019_3_fu_1455_p2);

assign and_ln45_fu_1467_p2 = (icmp_ln1019_4_fu_1461_p2 & icmp_ln1019_3_fu_1455_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_return = ret_V_fu_2974_p2;

assign cipher_outa_V_2_fu_2214_p3 = ((icmp_ln1035_reg_4235[0:0] == 1'b1) ? grp_tick_fu_656_ap_return_0 : cipher_outa_V_fu_102);

assign cipher_outb_V_2_fu_2221_p3 = ((icmp_ln1035_reg_4235[0:0] == 1'b1) ? grp_tick_fu_656_ap_return_1 : cipher_outb_V_fu_98);

assign cipher_outc_V_2_fu_2228_p3 = ((icmp_ln1035_reg_4235[0:0] == 1'b1) ? grp_tick_fu_656_ap_return_2 : cipher_outc_V_fu_94);

assign count_V_1_fu_1609_p2 = (count_V_fu_550 + 14'd1);

assign count_V_2_fu_1615_p3 = ((icmp_ln1027_fu_1603_p2[0:0] == 1'b1) ? count_V_1_fu_1609_p2 : count_V_fu_550);

assign count_V_3_fu_1635_p3 = ((icmp_ln1019_6_fu_1629_p2[0:0] == 1'b1) ? 14'd0 : count_V_2_fu_1615_p3);

assign grp_tick_fu_656_ap_start = grp_tick_fu_656_ap_start_reg;

assign icmp_ln1019_2_fu_1443_p2 = ((state_V_fu_566 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln1019_3_fu_1455_p2 = ((count_V_fu_550 == 14'd256) ? 1'b1 : 1'b0);

assign icmp_ln1019_4_fu_1461_p2 = ((state_V_fu_566 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln1019_5_fu_1473_p2 = ((count_V_fu_550 == 14'd261) ? 1'b1 : 1'b0);

assign icmp_ln1019_6_fu_1629_p2 = ((state_V_3_fu_1513_p3 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln1019_fu_1437_p2 = ((count_V_fu_550 == 14'd128) ? 1'b1 : 1'b0);

assign icmp_ln1027_fu_1603_p2 = ((count_V_fu_550 < 14'd267) ? 1'b1 : 1'b0);

assign icmp_ln1035_fu_1623_p2 = ((round_counter_V_fu_582 > 7'd64) ? 1'b1 : 1'b0);

assign or_ln45_fu_1499_p2 = (icmp_ln1019_5_fu_1473_p2 | and_ln45_fu_1467_p2);

assign p_Result_18_fu_1568_p3 = {{1'd0}, {tmp_s_fu_1549_p4}};

assign p_Result_19_fu_1595_p3 = {{1'd0}, {tmp_11_fu_1576_p4}};

assign p_Result_23_fu_2245_p3 = {{cipher_outa_V_2_fu_2214_p3}, {tmp_12_fu_2235_p4}};

assign p_Result_24_fu_2263_p3 = {{cipher_outb_V_2_fu_2221_p3}, {tmp_13_fu_2253_p4}};

assign p_Result_25_fu_2281_p3 = {{cipher_outc_V_2_fu_2228_p3}, {tmp_14_fu_2271_p4}};

assign p_Result_s_fu_1541_p3 = {{1'd0}, {tmp_fu_1522_p4}};

assign ret_V_fu_2974_p2 = (xor_ln1499_fu_2968_p2 ^ ap_sig_allocacmp_rhs_V_20_load_1);

assign select_ln45_fu_1491_p3 = ((xor_ln45_fu_1485_p2[0:0] == 1'b1) ? 2'd3 : 2'd0);

assign share_c_V_fu_856_p1 = Din[255:0];

assign state_V_1_fu_1505_p3 = ((or_ln45_fu_1499_p2[0:0] == 1'b1) ? select_ln45_fu_1491_p3 : state_V_fu_566);

assign state_V_3_fu_1513_p3 = ((and_ln44_fu_1449_p2[0:0] == 1'b1) ? 2'd1 : state_V_1_fu_1505_p3);

assign tmp_11_fu_1576_p4 = {{p_Val2_s_fu_570[255:1]}};

assign tmp_12_fu_2235_p4 = {{lhs_V_fu_562[63:1]}};

assign tmp_13_fu_2253_p4 = {{rhs_V_20_fu_558[63:1]}};

assign tmp_14_fu_2271_p4 = {{rhs_V_fu_554[63:1]}};

assign tmp_fu_1522_p4 = {{p_Val2_13_fu_578[255:1]}};

assign tmp_s_fu_1549_p4 = {{p_Val2_12_fu_574[255:1]}};

assign xor_ln1499_fu_2968_p2 = (ap_sig_allocacmp_rhs_V_load_1 ^ ap_sig_allocacmp_lhs_V_load_1);

assign xor_ln45_fu_1485_p2 = (1'd1 ^ and_ln45_1_fu_1479_p2);

endmodule //TI_Simon_TopModule
