Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug 31 12:05:53 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file div2_control_sets_placed.rpt
| Design       : div2
| Device       : xc7k160t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|     14 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             240 |           24 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              76 |           11 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+---------------+---------------------------------------------------------------------------------------------------------------+------------------+----------------+
| Clock Signal | Enable Signal |                                                Set/Reset Signal                                               | Slice Load Count | Bel Load Count |
+--------------+---------------+---------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  ap_clk      |               | div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/Q[0]            |                1 |              2 |
|  ap_clk      |               | div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/state_op[1] |                2 |             14 |
|  ap_clk      |               | ap_rst                                                                                                        |                2 |             16 |
|  ap_clk      |               | div2_fmul_32ns_32bkb_U1/div2_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/state_op[5] |                6 |             44 |
|  ap_clk      |               |                                                                                                               |               24 |            240 |
+--------------+---------------+---------------------------------------------------------------------------------------------------------------+------------------+----------------+


