
*** Running vivado
    with args -log double_dds_nco_counter_2_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source double_dds_nco_counter_2_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source double_dds_nco_counter_2_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bma/git/github/oscimpDigital/fpga_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top double_dds_nco_counter_2_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12185 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1847.402 ; gain = 200.715 ; free physical = 912 ; free virtual = 26444
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'double_dds_nco_counter_2_0' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/synth/double_dds_nco_counter_2_0.vhd:104]
	Parameter id bound to: 1 - type: integer 
	Parameter RESET_ACCUM bound to: 0 - type: bool 
	Parameter DEFAULT_RST_ACCUM_VAL bound to: 25 - type: integer 
	Parameter DATA_SIZE bound to: 16 - type: integer 
	Parameter LUT_SIZE bound to: 12 - type: integer 
	Parameter COUNTER_SIZE bound to: 40 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'nco_counter' declared at '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ipshared/ed4d/hdl/nco_counter.vhd:10' bound to instance 'U0' of component 'nco_counter' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/synth/double_dds_nco_counter_2_0.vhd:220]
INFO: [Synth 8-638] synthesizing module 'nco_counter' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ipshared/ed4d/hdl/nco_counter.vhd:75]
	Parameter id bound to: 1 - type: integer 
	Parameter RESET_ACCUM bound to: 0 - type: bool 
	Parameter DEFAULT_RST_ACCUM_VAL bound to: 25 - type: integer 
	Parameter DATA_SIZE bound to: 16 - type: integer 
	Parameter LUT_SIZE bound to: 12 - type: integer 
	Parameter COUNTER_SIZE bound to: 40 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nco_counter_logic' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ipshared/ed4d/hdl/nco_counter_logic.vhd:40]
	Parameter TEST bound to: 0 - type: bool 
	Parameter RESET_ACCUM bound to: 0 - type: bool 
	Parameter LUT_SIZE bound to: 12 - type: integer 
	Parameter COUNTER_SIZE bound to: 40 - type: integer 
	Parameter DATA_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nco_counter_cos_rom_a12_d16' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ipshared/ed4d/hdl/nco_counter_cos_rom_a12_d16.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'nco_counter_cos_rom_a12_d16' (1#1) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ipshared/ed4d/hdl/nco_counter_cos_rom_a12_d16.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'nco_counter_logic' (2#1) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ipshared/ed4d/hdl/nco_counter_logic.vhd:40]
INFO: [Synth 8-638] synthesizing module 'nco_counter_synchronizer_bit' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ipshared/ed4d/hdl/nco_counter_synchronizer_bit.vhd:19]
	Parameter stages bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ipshared/ed4d/hdl/nco_counter_synchronizer_bit.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'nco_counter_synchronizer_bit' (3#1) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ipshared/ed4d/hdl/nco_counter_synchronizer_bit.vhd:19]
INFO: [Synth 8-638] synthesizing module 'nco_counter_synchronizer_vector' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ipshared/ed4d/hdl/nco_counter_synchronizer_vector.vhd:20]
	Parameter stages bound to: 3 - type: integer 
	Parameter DATA bound to: 40 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ipshared/ed4d/hdl/nco_counter_synchronizer_vector.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'nco_counter_synchronizer_vector' (4#1) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ipshared/ed4d/hdl/nco_counter_synchronizer_vector.vhd:20]
INFO: [Synth 8-638] synthesizing module 'nco_counter_synchronizer_vector__parameterized0' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ipshared/ed4d/hdl/nco_counter_synchronizer_vector.vhd:20]
	Parameter stages bound to: 3 - type: integer 
	Parameter DATA bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nco_counter_synchronizer_vector__parameterized0' (4#1) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ipshared/ed4d/hdl/nco_counter_synchronizer_vector.vhd:20]
INFO: [Synth 8-638] synthesizing module 'wb_nco_counter' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ipshared/ed4d/hdl/wb_nco_counter.vhd:41]
	Parameter COUNTER_SIZE bound to: 40 - type: integer 
	Parameter DEFAULT_RST_ACCUM_VAL bound to: 25 - type: integer 
	Parameter LUT_SIZE bound to: 12 - type: integer 
	Parameter id bound to: 1 - type: integer 
	Parameter wb_size bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wb_nco_counter' (5#1) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ipshared/ed4d/hdl/wb_nco_counter.vhd:41]
INFO: [Synth 8-638] synthesizing module 'nco_counter_handcomm' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ipshared/ed4d/hdl/nco_counter_handcomm.vhd:93]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter INTERNAL_ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nco_counter_handcomm' (6#1) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ipshared/ed4d/hdl/nco_counter_handcomm.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'nco_counter' (7#1) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ipshared/ed4d/hdl/nco_counter.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'double_dds_nco_counter_2_0' (8#1) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/synth/double_dds_nco_counter_2_0.vhd:104]
WARNING: [Synth 8-3331] design nco_counter_handcomm has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design nco_counter_handcomm has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design nco_counter_handcomm has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design nco_counter_handcomm has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design nco_counter_handcomm has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design nco_counter_handcomm has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design nco_counter_handcomm has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design nco_counter_handcomm has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design nco_counter_handcomm has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design nco_counter_handcomm has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port cpu_clk_i
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[39]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[38]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[37]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[36]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[35]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[34]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[33]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[32]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[31]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[30]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[29]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[28]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[27]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[26]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[25]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[24]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[23]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[22]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[21]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[20]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[19]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[18]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[17]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[16]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[15]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[14]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[13]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[12]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[11]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[10]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[9]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[8]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[7]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[6]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[5]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[4]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[3]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[2]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[1]
WARNING: [Synth 8-3331] design nco_counter_logic has unconnected port max_accum_i[0]
WARNING: [Synth 8-3331] design nco_counter has unconnected port pinc_en_i
WARNING: [Synth 8-3331] design nco_counter has unconnected port pinc_rst_i
WARNING: [Synth 8-3331] design nco_counter has unconnected port pinc_clk_i
WARNING: [Synth 8-3331] design nco_counter has unconnected port poff_en_i
WARNING: [Synth 8-3331] design nco_counter has unconnected port poff_rst_i
WARNING: [Synth 8-3331] design nco_counter has unconnected port poff_clk_i
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1921.121 ; gain = 274.434 ; free physical = 1606 ; free virtual = 27141
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1927.059 ; gain = 280.371 ; free physical = 1573 ; free virtual = 27111
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1927.059 ; gain = 280.371 ; free physical = 1573 ; free virtual = 27111
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1927.059 ; gain = 0.000 ; free physical = 1565 ; free virtual = 27103
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/double_dds_nco_counter_2_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/double_dds_nco_counter_2_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc] for cell 'U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc] for cell 'U0'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2053.887 ; gain = 0.000 ; free physical = 1379 ; free virtual = 26917
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2053.887 ; gain = 0.000 ; free physical = 1379 ; free virtual = 26917
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:00:52 . Memory (MB): peak = 2053.887 ; gain = 407.199 ; free physical = 1246 ; free virtual = 26787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:00:52 . Memory (MB): peak = 2053.887 ; gain = 407.199 ; free physical = 1245 ; free virtual = 26786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/double_dds_nco_counter_2_0_synth_1/dont_touch.xdc, line 9).
Applied set_property ASYNC_REG = true for U0/enable_syn/flipflops_reg. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/pinc_syn/flipflops_reg. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/poff_syn/flipflops_reg. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/enable_syn/flipflops_reg. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/pinc_syn/flipflops_reg. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/poff_syn/flipflops_reg. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/cpt_off_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_off_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_off_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_off_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_off_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_off_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_off_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_off_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_off_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_off_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_off_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_off_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_off_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_off_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_off_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_off_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_off_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_off_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_off_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_off_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_off_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_off_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_off_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_off_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/cpt_step_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
Applied set_property ASYNC_REG = true for U0/max_acc_syn/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc, line 8).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:53 . Memory (MB): peak = 2053.887 ; gain = 407.199 ; free physical = 1231 ; free virtual = 26769
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:03 ; elapsed = 00:01:17 . Memory (MB): peak = 2053.887 ; gain = 407.199 ; free physical = 1160 ; free virtual = 26696
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               40 Bit    Registers := 8     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module nco_counter_cos_rom_a12_d16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module nco_counter_logic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module nco_counter_synchronizer_bit__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module nco_counter_synchronizer_bit 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module nco_counter_synchronizer_vector 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 4     
Module nco_counter_synchronizer_vector__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 4     
Module nco_counter_synchronizer_vector__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 4     
Module nco_counter_synchronizer_bit__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module wb_nco_counter 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 7     
Module nco_counter_handcomm 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module nco_counter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design nco_counter has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design nco_counter has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design nco_counter has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design nco_counter has unconnected port s00_axi_wstrb[3]
WARNING: [Synth 8-3331] design nco_counter has unconnected port s00_axi_wstrb[2]
WARNING: [Synth 8-3331] design nco_counter has unconnected port s00_axi_wstrb[1]
WARNING: [Synth 8-3331] design nco_counter has unconnected port s00_axi_wstrb[0]
WARNING: [Synth 8-3331] design nco_counter has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design nco_counter has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design nco_counter has unconnected port s00_axi_arprot[0]
WARNING: [Synth 8-3331] design nco_counter has unconnected port pinc_en_i
WARNING: [Synth 8-3331] design nco_counter has unconnected port pinc_rst_i
WARNING: [Synth 8-3331] design nco_counter has unconnected port pinc_clk_i
WARNING: [Synth 8-3331] design nco_counter has unconnected port poff_en_i
WARNING: [Synth 8-3331] design nco_counter has unconnected port poff_rst_i
WARNING: [Synth 8-3331] design nco_counter has unconnected port poff_clk_i
INFO: [Synth 8-3886] merging instance 'U0/handle_comm/axi_rresp_reg[0]' (FDRE) to 'U0/handle_comm/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\handle_comm/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/handle_comm/axi_bresp_reg[0]' (FDRE) to 'U0/handle_comm/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\handle_comm/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:27 ; elapsed = 00:01:45 . Memory (MB): peak = 2053.887 ; gain = 407.199 ; free physical = 2024 ; free virtual = 27561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+----------------------------------------+---------------+----------------+
|Module Name | RTL Object                             | Depth x Width | Implemented As | 
+------------+----------------------------------------+---------------+----------------+
|nco_counter | nco_inst1/rom_12.rom12_inst/data_a_reg | 4096x16       | Block RAM      | 
|nco_counter | nco_inst1/rom_12.rom12_inst/data_b_reg | 4096x16       | Block RAM      | 
+------------+----------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:53 ; elapsed = 00:02:17 . Memory (MB): peak = 2053.887 ; gain = 407.199 ; free physical = 2062 ; free virtual = 27603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:54 ; elapsed = 00:02:17 . Memory (MB): peak = 2053.887 ; gain = 407.199 ; free physical = 2061 ; free virtual = 27602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance U0/nco_inst1/rom_12.rom12_inst/data_a_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance U0/nco_inst1/rom_12.rom12_inst/data_a_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance U0/nco_inst1/rom_12.rom12_inst/data_a_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance U0/nco_inst1/rom_12.rom12_inst/data_a_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:54 ; elapsed = 00:02:18 . Memory (MB): peak = 2053.887 ; gain = 407.199 ; free physical = 2055 ; free virtual = 27597
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:06 ; elapsed = 00:02:31 . Memory (MB): peak = 2053.887 ; gain = 407.199 ; free physical = 1793 ; free virtual = 27338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:06 ; elapsed = 00:02:31 . Memory (MB): peak = 2053.887 ; gain = 407.199 ; free physical = 1793 ; free virtual = 27338
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:07 ; elapsed = 00:02:31 . Memory (MB): peak = 2053.887 ; gain = 407.199 ; free physical = 1789 ; free virtual = 27334
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:07 ; elapsed = 00:02:31 . Memory (MB): peak = 2053.887 ; gain = 407.199 ; free physical = 1789 ; free virtual = 27333
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:07 ; elapsed = 00:02:32 . Memory (MB): peak = 2053.887 ; gain = 407.199 ; free physical = 1785 ; free virtual = 27329
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:07 ; elapsed = 00:02:32 . Memory (MB): peak = 2053.887 ; gain = 407.199 ; free physical = 1783 ; free virtual = 27328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    17|
|2     |LUT1       |     2|
|3     |LUT2       |     2|
|4     |LUT3       |     4|
|5     |LUT4       |    75|
|6     |LUT5       |    12|
|7     |LUT6       |    39|
|8     |RAMB36E1   |     1|
|9     |RAMB36E1_1 |     1|
|10    |FDRE       |   664|
|11    |FDSE       |    11|
+------+-----------+------+

Report Instance Areas: 
+------+--------------------------+------------------------------------------------+------+
|      |Instance                  |Module                                          |Cells |
+------+--------------------------+------------------------------------------------+------+
|1     |top                       |                                                |   828|
|2     |  U0                      |nco_counter                                     |   828|
|3     |    cpt_off_syn           |nco_counter_synchronizer_vector__parameterized0 |    48|
|4     |    cpt_step_syn          |nco_counter_synchronizer_vector__xdcDup__1      |   160|
|5     |    enable_syn            |nco_counter_synchronizer_bit__xdcDup__1         |     5|
|6     |    handle_comm           |nco_counter_handcomm                            |    46|
|7     |    max_acc_syn           |nco_counter_synchronizer_vector                 |   160|
|8     |    nco_inst1             |nco_counter_logic                               |    96|
|9     |      \rom_12.rom12_inst  |nco_counter_cos_rom_a12_d16                     |    11|
|10    |    pinc_syn              |nco_counter_synchronizer_bit__xdcDup__2         |    44|
|11    |    poff_syn              |nco_counter_synchronizer_bit                    |     4|
|12    |    wb_nco_inst           |wb_nco_counter                                  |   265|
+------+--------------------------+------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:07 ; elapsed = 00:02:32 . Memory (MB): peak = 2053.887 ; gain = 407.199 ; free physical = 1782 ; free virtual = 27327
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:02 ; elapsed = 00:02:26 . Memory (MB): peak = 2053.887 ; gain = 280.371 ; free physical = 1822 ; free virtual = 27367
Synthesis Optimization Complete : Time (s): cpu = 00:02:07 ; elapsed = 00:02:32 . Memory (MB): peak = 2053.895 ; gain = 407.199 ; free physical = 1820 ; free virtual = 27365
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2053.895 ; gain = 0.000 ; free physical = 1863 ; free virtual = 27405
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2053.895 ; gain = 0.000 ; free physical = 1745 ; free virtual = 27286
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 73 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:35 ; elapsed = 00:03:02 . Memory (MB): peak = 2053.895 ; gain = 613.609 ; free physical = 1868 ; free virtual = 27410
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2053.895 ; gain = 0.000 ; free physical = 1868 ; free virtual = 27409
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/double_dds_nco_counter_2_0_synth_1/double_dds_nco_counter_2_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP double_dds_nco_counter_2_0, cache-ID = 6fdb688fb3ce0760
INFO: [Coretcl 2-1174] Renamed 11 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2077.898 ; gain = 0.000 ; free physical = 1844 ; free virtual = 27386
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/double_dds_nco_counter_2_0_synth_1/double_dds_nco_counter_2_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file double_dds_nco_counter_2_0_utilization_synth.rpt -pb double_dds_nco_counter_2_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct 11 16:23:08 2020...
