// Seed: 2006340312
module module_1 (
    output uwire id_0,
    input wire module_0,
    input supply0 id_2,
    input wire id_3
);
  reg id_5;
  always @(posedge 1) begin
    id_5 <= 1;
    $display(1);
  end
endmodule
module module_1 (
    output tri0  id_0,
    input  wor   id_1,
    inout  tri1  id_2,
    input  uwire id_3,
    input  tri0  id_4,
    input  uwire id_5,
    input  tri1  id_6,
    output tri1  id_7
);
  assign id_2 = id_3;
  assign id_2 = id_3 ? 1 : id_1;
  xor (id_0, id_1, id_5, id_2, id_3, id_6, id_4);
  module_0(
      id_2, id_5, id_5, id_1
  );
endmodule
