|g21_lab5_testbed
red_led1 <= dealer_LED[0].DB_MAX_OUTPUT_PORT_TYPE
butt3 => g21_SPG:Play_debounce.SwitchEnable
CLK => g21_SPG:Play_debounce.CLK
CLK => g21_SPG:Stop_debounce.CLK
CLK => g21_SPG:INIT_debounce.CLK
CLK => Deal_FSM:inst.Clock
CLK => g21_stack52:inst8.CLK
CLK => random_address_gen:inst6.CLK
CLK => LPM_FF:card_hold.clock
butt2 => g21_SPG:Stop_debounce.SwitchEnable
butt1 => g21_SPG:INIT_debounce.SwitchEnable
red_led2 <= dealer_LED[1].DB_MAX_OUTPUT_PORT_TYPE
red_led3 <= dealer_LED[2].DB_MAX_OUTPUT_PORT_TYPE
green_led3 <= player_LED[2].DB_MAX_OUTPUT_PORT_TYPE
green_led1 <= player_LED[0].DB_MAX_OUTPUT_PORT_TYPE
green_led2 <= player_LED[1].DB_MAX_OUTPUT_PORT_TYPE
player_turn_led <= player_turn.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_show_score:dealer_score_show
score[0] => Mux0.IN5
score[0] => Mux1.IN5
score[1] => Mux0.IN4
score[1] => Mux1.IN4
score[1] => led_on[1].DATAIN
led_on[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
led_on[1] <= score[1].DB_MAX_OUTPUT_PORT_TYPE
led_on[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|Deal_FSM:inst
Request_Deal => present_state.DATAA
Request_Deal => present_state.DATAA
Stop => present_state.OUTPUTSELECT
Stop => present_state.OUTPUTSELECT
Stop => Selector2.IN8
INIT => present_state.OUTPUTSELECT
INIT => present_state.OUTPUTSELECT
INIT => present_state.OUTPUTSELECT
INIT => present_state.OUTPUTSELECT
INIT => present_state.OUTPUTSELECT
INIT => present_state.OUTPUTSELECT
INIT => present_state.OUTPUTSELECT
INIT => present_state.OUTPUTSELECT
INIT => present_state.OUTPUTSELECT
INIT => present_state.OUTPUTSELECT
INIT => present_state.OUTPUTSELECT
INIT => present_state.OUTPUTSELECT
INIT => present_state.OUTPUTSELECT
INIT => present_state.OUTPUTSELECT
INIT => present_state.OUTPUTSELECT
INIT => present_state.OUTPUTSELECT
INIT => present_state.OUTPUTSELECT
INIT => present_state.OUTPUTSELECT
INIT => present_state.OUTPUTSELECT
INIT => Selector1.IN7
INIT => Selector0.IN1
reset => present_state~22.DATAIN
Clock => player_wins[0].CLK
Clock => player_wins[1].CLK
Clock => player_wins[2].CLK
Clock => player_wins[3].CLK
Clock => player_wins[4].CLK
Clock => player_wins[5].CLK
Clock => player_wins[6].CLK
Clock => player_wins[7].CLK
Clock => player_wins[8].CLK
Clock => player_wins[9].CLK
Clock => player_wins[10].CLK
Clock => player_wins[11].CLK
Clock => player_wins[12].CLK
Clock => player_wins[13].CLK
Clock => player_wins[14].CLK
Clock => player_wins[15].CLK
Clock => player_wins[16].CLK
Clock => player_wins[17].CLK
Clock => player_wins[18].CLK
Clock => player_wins[19].CLK
Clock => player_wins[20].CLK
Clock => player_wins[21].CLK
Clock => player_wins[22].CLK
Clock => player_wins[23].CLK
Clock => player_wins[24].CLK
Clock => player_wins[25].CLK
Clock => player_wins[26].CLK
Clock => player_wins[27].CLK
Clock => player_wins[28].CLK
Clock => player_wins[29].CLK
Clock => player_wins[30].CLK
Clock => player_wins[31].CLK
Clock => dealer_wins[0].CLK
Clock => dealer_wins[1].CLK
Clock => dealer_wins[2].CLK
Clock => dealer_wins[3].CLK
Clock => dealer_wins[4].CLK
Clock => dealer_wins[5].CLK
Clock => dealer_wins[6].CLK
Clock => dealer_wins[7].CLK
Clock => dealer_wins[8].CLK
Clock => dealer_wins[9].CLK
Clock => dealer_wins[10].CLK
Clock => dealer_wins[11].CLK
Clock => dealer_wins[12].CLK
Clock => dealer_wins[13].CLK
Clock => dealer_wins[14].CLK
Clock => dealer_wins[15].CLK
Clock => dealer_wins[16].CLK
Clock => dealer_wins[17].CLK
Clock => dealer_wins[18].CLK
Clock => dealer_wins[19].CLK
Clock => dealer_wins[20].CLK
Clock => dealer_wins[21].CLK
Clock => dealer_wins[22].CLK
Clock => dealer_wins[23].CLK
Clock => dealer_wins[24].CLK
Clock => dealer_wins[25].CLK
Clock => dealer_wins[26].CLK
Clock => dealer_wins[27].CLK
Clock => dealer_wins[28].CLK
Clock => dealer_wins[29].CLK
Clock => dealer_wins[30].CLK
Clock => dealer_wins[31].CLK
Clock => player_turn~reg0.CLK
Clock => Compare_enable~reg0.CLK
Clock => deal_en~reg0.CLK
Clock => Player_score[0]~reg0.CLK
Clock => Player_score[1]~reg0.CLK
Clock => Dealer_score[0]~reg0.CLK
Clock => Dealer_score[1]~reg0.CLK
Clock => Player_Enable~reg0.CLK
Clock => Dealer_Enable~reg0.CLK
Clock => present_state~20.DATAIN
Dealer_legal => ~NO_FANOUT~
Player_legal => fsm.IN1
Player_legal => fsm.IN1
Player_legal => present_state.OUTPUTSELECT
Player_legal => present_state.OUTPUTSELECT
Player_legal => present_state.OUTPUTSELECT
Player_legal => present_state.OUTPUTSELECT
Player_legal => present_state.OUTPUTSELECT
Player_legal => present_state.OUTPUTSELECT
Player_legal => present_state.OUTPUTSELECT
Player_legal => present_state.OUTPUTSELECT
Player_legal => present_state.OUTPUTSELECT
Player_legal => present_state.OUTPUTSELECT
Player_legal => present_state.OUTPUTSELECT
Player_legal => present_state.OUTPUTSELECT
Player_legal => present_state.OUTPUTSELECT
Player_legal => present_state.OUTPUTSELECT
Player_legal => present_state.OUTPUTSELECT
Player_legal => present_state.OUTPUTSELECT
Player_legal => present_state.OUTPUTSELECT
Player_legal => present_state.OUTPUTSELECT
Player_legal => present_state.OUTPUTSELECT
Dealer_total[0] => LessThan0.IN12
Dealer_total[0] => LessThan1.IN12
Dealer_total[0] => LessThan2.IN12
Dealer_total[0] => Equal1.IN5
Dealer_total[1] => LessThan0.IN11
Dealer_total[1] => LessThan1.IN11
Dealer_total[1] => LessThan2.IN11
Dealer_total[1] => Equal1.IN2
Dealer_total[2] => LessThan0.IN10
Dealer_total[2] => LessThan1.IN10
Dealer_total[2] => LessThan2.IN10
Dealer_total[2] => Equal1.IN4
Dealer_total[3] => LessThan0.IN9
Dealer_total[3] => LessThan1.IN9
Dealer_total[3] => LessThan2.IN9
Dealer_total[3] => Equal1.IN1
Dealer_total[4] => LessThan0.IN8
Dealer_total[4] => LessThan1.IN8
Dealer_total[4] => LessThan2.IN8
Dealer_total[4] => Equal1.IN3
Dealer_total[5] => LessThan0.IN7
Dealer_total[5] => LessThan1.IN7
Dealer_total[5] => LessThan2.IN7
Dealer_total[5] => Equal1.IN0
Player_total[0] => Equal0.IN5
Player_total[1] => Equal0.IN2
Player_total[2] => Equal0.IN4
Player_total[3] => Equal0.IN1
Player_total[4] => Equal0.IN3
Player_total[5] => Equal0.IN0
Dealer_high => present_state.OUTPUTSELECT
Dealer_high => present_state.OUTPUTSELECT
Dealer_high => present_state.OUTPUTSELECT
Dealer_high => present_state.OUTPUTSELECT
Dealer_high => present_state.OUTPUTSELECT
Dealer_high => present_state.OUTPUTSELECT
Dealer_high => present_state.OUTPUTSELECT
Dealer_high => present_state.OUTPUTSELECT
Dealer_high => present_state.OUTPUTSELECT
Dealer_high => present_state.OUTPUTSELECT
Dealer_high => present_state.OUTPUTSELECT
Dealer_high => present_state.OUTPUTSELECT
Dealer_high => present_state.OUTPUTSELECT
Dealer_high => present_state.OUTPUTSELECT
Dealer_high => present_state.OUTPUTSELECT
Dealer_high => present_state.OUTPUTSELECT
Dealer_high => present_state.OUTPUTSELECT
Dealer_high => present_state.OUTPUTSELECT
Dealer_high => present_state.OUTPUTSELECT
Player_high => present_state.OUTPUTSELECT
Player_high => present_state.OUTPUTSELECT
Player_high => present_state.OUTPUTSELECT
Player_high => present_state.OUTPUTSELECT
Player_high => present_state.OUTPUTSELECT
Player_high => present_state.OUTPUTSELECT
Player_high => present_state.OUTPUTSELECT
Player_high => present_state.OUTPUTSELECT
Player_high => present_state.OUTPUTSELECT
Player_high => present_state.OUTPUTSELECT
Player_high => present_state.OUTPUTSELECT
Player_high => present_state.OUTPUTSELECT
Player_high => present_state.OUTPUTSELECT
Player_high => present_state.OUTPUTSELECT
Player_high => present_state.OUTPUTSELECT
Player_high => present_state.OUTPUTSELECT
Player_high => present_state.OUTPUTSELECT
Player_high => present_state.OUTPUTSELECT
Player_high => present_state.OUTPUTSELECT
Game_over => Dealer_Enable.OUTPUTSELECT
Game_over => Player_Enable.OUTPUTSELECT
Game_over => deal_en.OUTPUTSELECT
Game_over => Compare_enable.OUTPUTSELECT
Game_over => player_turn.OUTPUTSELECT
Game_over => Dealer_score.OUTPUTSELECT
Game_over => Dealer_score.OUTPUTSELECT
Game_over => Player_score.OUTPUTSELECT
Game_over => Player_score.OUTPUTSELECT
Game_over => Dealer_Enable.OUTPUTSELECT
Game_over => Player_Enable.OUTPUTSELECT
Game_over => deal_en.OUTPUTSELECT
Game_over => Compare_enable.OUTPUTSELECT
Game_over => player_turn.OUTPUTSELECT
Game_over => Dealer_score.OUTPUTSELECT
Game_over => Dealer_score.OUTPUTSELECT
Game_over => Player_score.OUTPUTSELECT
Game_over => Player_score.OUTPUTSELECT
Dealer_Enable <= Dealer_Enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
Player_Enable <= Player_Enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dealer_score[0] <= Dealer_score[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dealer_score[1] <= Dealer_score[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Player_score[0] <= Player_score[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Player_score[1] <= Player_score[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_turn <= player_turn~reg0.DB_MAX_OUTPUT_PORT_TYPE
deal_en <= deal_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
Compare_enable <= Compare_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_SPG:Play_debounce
SPG_ENABLE <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => SPG_lpm_counter:inst2.clock
CLK => inst.CLK
SwitchEnable => inst1.IN0
SwitchEnable => inst.IN0
counter[0] <= SPG_lpm_counter:inst2.q[0]
counter[1] <= SPG_lpm_counter:inst2.q[1]
counter[2] <= SPG_lpm_counter:inst2.q[2]
counter[3] <= SPG_lpm_counter:inst2.q[3]
counter[4] <= SPG_lpm_counter:inst2.q[4]
counter[5] <= SPG_lpm_counter:inst2.q[5]
counter[6] <= SPG_lpm_counter:inst2.q[6]
counter[7] <= SPG_lpm_counter:inst2.q[7]
counter[8] <= SPG_lpm_counter:inst2.q[8]
counter[9] <= SPG_lpm_counter:inst2.q[9]
counter[10] <= SPG_lpm_counter:inst2.q[10]
counter[11] <= SPG_lpm_counter:inst2.q[11]
counter[12] <= SPG_lpm_counter:inst2.q[12]
counter[13] <= SPG_lpm_counter:inst2.q[13]
counter[14] <= SPG_lpm_counter:inst2.q[14]
counter[15] <= SPG_lpm_counter:inst2.q[15]
counter[16] <= SPG_lpm_counter:inst2.q[16]
counter[17] <= SPG_lpm_counter:inst2.q[17]
counter[18] <= SPG_lpm_counter:inst2.q[18]
counter[19] <= SPG_lpm_counter:inst2.q[19]
counter[20] <= SPG_lpm_counter:inst2.q[20]
counter[21] <= SPG_lpm_counter:inst2.q[21]
counter[22] <= SPG_lpm_counter:inst2.q[22]
counter[23] <= SPG_lpm_counter:inst2.q[23]
counter[24] <= SPG_lpm_counter:inst2.q[24]


|g21_lab5_testbed|g21_SPG:Play_debounce|SPG_lpm_compare:inst3
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
dataa[4] => lpm_compare:LPM_COMPARE_component.dataa[4]
dataa[5] => lpm_compare:LPM_COMPARE_component.dataa[5]
dataa[6] => lpm_compare:LPM_COMPARE_component.dataa[6]
dataa[7] => lpm_compare:LPM_COMPARE_component.dataa[7]
dataa[8] => lpm_compare:LPM_COMPARE_component.dataa[8]
dataa[9] => lpm_compare:LPM_COMPARE_component.dataa[9]
dataa[10] => lpm_compare:LPM_COMPARE_component.dataa[10]
dataa[11] => lpm_compare:LPM_COMPARE_component.dataa[11]
dataa[12] => lpm_compare:LPM_COMPARE_component.dataa[12]
dataa[13] => lpm_compare:LPM_COMPARE_component.dataa[13]
dataa[14] => lpm_compare:LPM_COMPARE_component.dataa[14]
dataa[15] => lpm_compare:LPM_COMPARE_component.dataa[15]
dataa[16] => lpm_compare:LPM_COMPARE_component.dataa[16]
dataa[17] => lpm_compare:LPM_COMPARE_component.dataa[17]
dataa[18] => lpm_compare:LPM_COMPARE_component.dataa[18]
dataa[19] => lpm_compare:LPM_COMPARE_component.dataa[19]
dataa[20] => lpm_compare:LPM_COMPARE_component.dataa[20]
dataa[21] => lpm_compare:LPM_COMPARE_component.dataa[21]
dataa[22] => lpm_compare:LPM_COMPARE_component.dataa[22]
dataa[23] => lpm_compare:LPM_COMPARE_component.dataa[23]
dataa[24] => lpm_compare:LPM_COMPARE_component.dataa[24]
alb <= lpm_compare:LPM_COMPARE_component.alb


|g21_lab5_testbed|g21_SPG:Play_debounce|SPG_lpm_compare:inst3|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_a9j:auto_generated.dataa[0]
dataa[1] => cmpr_a9j:auto_generated.dataa[1]
dataa[2] => cmpr_a9j:auto_generated.dataa[2]
dataa[3] => cmpr_a9j:auto_generated.dataa[3]
dataa[4] => cmpr_a9j:auto_generated.dataa[4]
dataa[5] => cmpr_a9j:auto_generated.dataa[5]
dataa[6] => cmpr_a9j:auto_generated.dataa[6]
dataa[7] => cmpr_a9j:auto_generated.dataa[7]
dataa[8] => cmpr_a9j:auto_generated.dataa[8]
dataa[9] => cmpr_a9j:auto_generated.dataa[9]
dataa[10] => cmpr_a9j:auto_generated.dataa[10]
dataa[11] => cmpr_a9j:auto_generated.dataa[11]
dataa[12] => cmpr_a9j:auto_generated.dataa[12]
dataa[13] => cmpr_a9j:auto_generated.dataa[13]
dataa[14] => cmpr_a9j:auto_generated.dataa[14]
dataa[15] => cmpr_a9j:auto_generated.dataa[15]
dataa[16] => cmpr_a9j:auto_generated.dataa[16]
dataa[17] => cmpr_a9j:auto_generated.dataa[17]
dataa[18] => cmpr_a9j:auto_generated.dataa[18]
dataa[19] => cmpr_a9j:auto_generated.dataa[19]
dataa[20] => cmpr_a9j:auto_generated.dataa[20]
dataa[21] => cmpr_a9j:auto_generated.dataa[21]
dataa[22] => cmpr_a9j:auto_generated.dataa[22]
dataa[23] => cmpr_a9j:auto_generated.dataa[23]
dataa[24] => cmpr_a9j:auto_generated.dataa[24]
datab[0] => cmpr_a9j:auto_generated.datab[0]
datab[1] => cmpr_a9j:auto_generated.datab[1]
datab[2] => cmpr_a9j:auto_generated.datab[2]
datab[3] => cmpr_a9j:auto_generated.datab[3]
datab[4] => cmpr_a9j:auto_generated.datab[4]
datab[5] => cmpr_a9j:auto_generated.datab[5]
datab[6] => cmpr_a9j:auto_generated.datab[6]
datab[7] => cmpr_a9j:auto_generated.datab[7]
datab[8] => cmpr_a9j:auto_generated.datab[8]
datab[9] => cmpr_a9j:auto_generated.datab[9]
datab[10] => cmpr_a9j:auto_generated.datab[10]
datab[11] => cmpr_a9j:auto_generated.datab[11]
datab[12] => cmpr_a9j:auto_generated.datab[12]
datab[13] => cmpr_a9j:auto_generated.datab[13]
datab[14] => cmpr_a9j:auto_generated.datab[14]
datab[15] => cmpr_a9j:auto_generated.datab[15]
datab[16] => cmpr_a9j:auto_generated.datab[16]
datab[17] => cmpr_a9j:auto_generated.datab[17]
datab[18] => cmpr_a9j:auto_generated.datab[18]
datab[19] => cmpr_a9j:auto_generated.datab[19]
datab[20] => cmpr_a9j:auto_generated.datab[20]
datab[21] => cmpr_a9j:auto_generated.datab[21]
datab[22] => cmpr_a9j:auto_generated.datab[22]
datab[23] => cmpr_a9j:auto_generated.datab[23]
datab[24] => cmpr_a9j:auto_generated.datab[24]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_a9j:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|g21_lab5_testbed|g21_SPG:Play_debounce|SPG_lpm_compare:inst3|lpm_compare:LPM_COMPARE_component|cmpr_a9j:auto_generated
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN49
dataa[1] => op_1.IN47
dataa[2] => op_1.IN45
dataa[3] => op_1.IN43
dataa[4] => op_1.IN41
dataa[5] => op_1.IN39
dataa[6] => op_1.IN37
dataa[7] => op_1.IN35
dataa[8] => op_1.IN33
dataa[9] => op_1.IN31
dataa[10] => op_1.IN29
dataa[11] => op_1.IN27
dataa[12] => op_1.IN25
dataa[13] => op_1.IN23
dataa[14] => op_1.IN21
dataa[15] => op_1.IN19
dataa[16] => op_1.IN17
dataa[17] => op_1.IN15
dataa[18] => op_1.IN13
dataa[19] => op_1.IN11
dataa[20] => op_1.IN9
dataa[21] => op_1.IN7
dataa[22] => op_1.IN5
dataa[23] => op_1.IN3
dataa[24] => op_1.IN1
datab[0] => op_1.IN50
datab[1] => op_1.IN48
datab[2] => op_1.IN46
datab[3] => op_1.IN44
datab[4] => op_1.IN42
datab[5] => op_1.IN40
datab[6] => op_1.IN38
datab[7] => op_1.IN36
datab[8] => op_1.IN34
datab[9] => op_1.IN32
datab[10] => op_1.IN30
datab[11] => op_1.IN28
datab[12] => op_1.IN26
datab[13] => op_1.IN24
datab[14] => op_1.IN22
datab[15] => op_1.IN20
datab[16] => op_1.IN18
datab[17] => op_1.IN16
datab[18] => op_1.IN14
datab[19] => op_1.IN12
datab[20] => op_1.IN10
datab[21] => op_1.IN8
datab[22] => op_1.IN6
datab[23] => op_1.IN4
datab[24] => op_1.IN2


|g21_lab5_testbed|g21_SPG:Play_debounce|SPG_lpm_counter:inst2
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
sset => lpm_counter:LPM_COUNTER_component.sset
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]
q[4] <= lpm_counter:LPM_COUNTER_component.q[4]
q[5] <= lpm_counter:LPM_COUNTER_component.q[5]
q[6] <= lpm_counter:LPM_COUNTER_component.q[6]
q[7] <= lpm_counter:LPM_COUNTER_component.q[7]
q[8] <= lpm_counter:LPM_COUNTER_component.q[8]
q[9] <= lpm_counter:LPM_COUNTER_component.q[9]
q[10] <= lpm_counter:LPM_COUNTER_component.q[10]
q[11] <= lpm_counter:LPM_COUNTER_component.q[11]
q[12] <= lpm_counter:LPM_COUNTER_component.q[12]
q[13] <= lpm_counter:LPM_COUNTER_component.q[13]
q[14] <= lpm_counter:LPM_COUNTER_component.q[14]
q[15] <= lpm_counter:LPM_COUNTER_component.q[15]
q[16] <= lpm_counter:LPM_COUNTER_component.q[16]
q[17] <= lpm_counter:LPM_COUNTER_component.q[17]
q[18] <= lpm_counter:LPM_COUNTER_component.q[18]
q[19] <= lpm_counter:LPM_COUNTER_component.q[19]
q[20] <= lpm_counter:LPM_COUNTER_component.q[20]
q[21] <= lpm_counter:LPM_COUNTER_component.q[21]
q[22] <= lpm_counter:LPM_COUNTER_component.q[22]
q[23] <= lpm_counter:LPM_COUNTER_component.q[23]
q[24] <= lpm_counter:LPM_COUNTER_component.q[24]


|g21_lab5_testbed|g21_SPG:Play_debounce|SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component
clock => cntr_70k:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_70k:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => cntr_70k:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
data[24] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_70k:auto_generated.q[0]
q[1] <= cntr_70k:auto_generated.q[1]
q[2] <= cntr_70k:auto_generated.q[2]
q[3] <= cntr_70k:auto_generated.q[3]
q[4] <= cntr_70k:auto_generated.q[4]
q[5] <= cntr_70k:auto_generated.q[5]
q[6] <= cntr_70k:auto_generated.q[6]
q[7] <= cntr_70k:auto_generated.q[7]
q[8] <= cntr_70k:auto_generated.q[8]
q[9] <= cntr_70k:auto_generated.q[9]
q[10] <= cntr_70k:auto_generated.q[10]
q[11] <= cntr_70k:auto_generated.q[11]
q[12] <= cntr_70k:auto_generated.q[12]
q[13] <= cntr_70k:auto_generated.q[13]
q[14] <= cntr_70k:auto_generated.q[14]
q[15] <= cntr_70k:auto_generated.q[15]
q[16] <= cntr_70k:auto_generated.q[16]
q[17] <= cntr_70k:auto_generated.q[17]
q[18] <= cntr_70k:auto_generated.q[18]
q[19] <= cntr_70k:auto_generated.q[19]
q[20] <= cntr_70k:auto_generated.q[20]
q[21] <= cntr_70k:auto_generated.q[21]
q[22] <= cntr_70k:auto_generated.q[22]
q[23] <= cntr_70k:auto_generated.q[23]
q[24] <= cntr_70k:auto_generated.q[24]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|g21_lab5_testbed|g21_SPG:Play_debounce|SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_70k:auto_generated
clock => counter_reg_bit1a[24].CLK
clock => counter_reg_bit1a[23].CLK
clock => counter_reg_bit1a[22].CLK
clock => counter_reg_bit1a[21].CLK
clock => counter_reg_bit1a[20].CLK
clock => counter_reg_bit1a[19].CLK
clock => counter_reg_bit1a[18].CLK
clock => counter_reg_bit1a[17].CLK
clock => counter_reg_bit1a[16].CLK
clock => counter_reg_bit1a[15].CLK
clock => counter_reg_bit1a[14].CLK
clock => counter_reg_bit1a[13].CLK
clock => counter_reg_bit1a[12].CLK
clock => counter_reg_bit1a[11].CLK
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
q[11] <= counter_reg_bit1a[11].REGOUT
q[12] <= counter_reg_bit1a[12].REGOUT
q[13] <= counter_reg_bit1a[13].REGOUT
q[14] <= counter_reg_bit1a[14].REGOUT
q[15] <= counter_reg_bit1a[15].REGOUT
q[16] <= counter_reg_bit1a[16].REGOUT
q[17] <= counter_reg_bit1a[17].REGOUT
q[18] <= counter_reg_bit1a[18].REGOUT
q[19] <= counter_reg_bit1a[19].REGOUT
q[20] <= counter_reg_bit1a[20].REGOUT
q[21] <= counter_reg_bit1a[21].REGOUT
q[22] <= counter_reg_bit1a[22].REGOUT
q[23] <= counter_reg_bit1a[23].REGOUT
q[24] <= counter_reg_bit1a[24].REGOUT
sset => _.IN1
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1


|g21_lab5_testbed|g21_SPG:Play_debounce|Equal1_lpm_compare0:inst5
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
dataa[4] => lpm_compare:LPM_COMPARE_component.dataa[4]
dataa[5] => lpm_compare:LPM_COMPARE_component.dataa[5]
dataa[6] => lpm_compare:LPM_COMPARE_component.dataa[6]
dataa[7] => lpm_compare:LPM_COMPARE_component.dataa[7]
dataa[8] => lpm_compare:LPM_COMPARE_component.dataa[8]
dataa[9] => lpm_compare:LPM_COMPARE_component.dataa[9]
dataa[10] => lpm_compare:LPM_COMPARE_component.dataa[10]
dataa[11] => lpm_compare:LPM_COMPARE_component.dataa[11]
dataa[12] => lpm_compare:LPM_COMPARE_component.dataa[12]
dataa[13] => lpm_compare:LPM_COMPARE_component.dataa[13]
dataa[14] => lpm_compare:LPM_COMPARE_component.dataa[14]
dataa[15] => lpm_compare:LPM_COMPARE_component.dataa[15]
dataa[16] => lpm_compare:LPM_COMPARE_component.dataa[16]
dataa[17] => lpm_compare:LPM_COMPARE_component.dataa[17]
dataa[18] => lpm_compare:LPM_COMPARE_component.dataa[18]
dataa[19] => lpm_compare:LPM_COMPARE_component.dataa[19]
dataa[20] => lpm_compare:LPM_COMPARE_component.dataa[20]
dataa[21] => lpm_compare:LPM_COMPARE_component.dataa[21]
dataa[22] => lpm_compare:LPM_COMPARE_component.dataa[22]
dataa[23] => lpm_compare:LPM_COMPARE_component.dataa[23]
dataa[24] => lpm_compare:LPM_COMPARE_component.dataa[24]
ageb <= lpm_compare:LPM_COMPARE_component.ageb


|g21_lab5_testbed|g21_SPG:Play_debounce|Equal1_lpm_compare0:inst5|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_acj:auto_generated.dataa[0]
dataa[1] => cmpr_acj:auto_generated.dataa[1]
dataa[2] => cmpr_acj:auto_generated.dataa[2]
dataa[3] => cmpr_acj:auto_generated.dataa[3]
dataa[4] => cmpr_acj:auto_generated.dataa[4]
dataa[5] => cmpr_acj:auto_generated.dataa[5]
dataa[6] => cmpr_acj:auto_generated.dataa[6]
dataa[7] => cmpr_acj:auto_generated.dataa[7]
dataa[8] => cmpr_acj:auto_generated.dataa[8]
dataa[9] => cmpr_acj:auto_generated.dataa[9]
dataa[10] => cmpr_acj:auto_generated.dataa[10]
dataa[11] => cmpr_acj:auto_generated.dataa[11]
dataa[12] => cmpr_acj:auto_generated.dataa[12]
dataa[13] => cmpr_acj:auto_generated.dataa[13]
dataa[14] => cmpr_acj:auto_generated.dataa[14]
dataa[15] => cmpr_acj:auto_generated.dataa[15]
dataa[16] => cmpr_acj:auto_generated.dataa[16]
dataa[17] => cmpr_acj:auto_generated.dataa[17]
dataa[18] => cmpr_acj:auto_generated.dataa[18]
dataa[19] => cmpr_acj:auto_generated.dataa[19]
dataa[20] => cmpr_acj:auto_generated.dataa[20]
dataa[21] => cmpr_acj:auto_generated.dataa[21]
dataa[22] => cmpr_acj:auto_generated.dataa[22]
dataa[23] => cmpr_acj:auto_generated.dataa[23]
dataa[24] => cmpr_acj:auto_generated.dataa[24]
datab[0] => cmpr_acj:auto_generated.datab[0]
datab[1] => cmpr_acj:auto_generated.datab[1]
datab[2] => cmpr_acj:auto_generated.datab[2]
datab[3] => cmpr_acj:auto_generated.datab[3]
datab[4] => cmpr_acj:auto_generated.datab[4]
datab[5] => cmpr_acj:auto_generated.datab[5]
datab[6] => cmpr_acj:auto_generated.datab[6]
datab[7] => cmpr_acj:auto_generated.datab[7]
datab[8] => cmpr_acj:auto_generated.datab[8]
datab[9] => cmpr_acj:auto_generated.datab[9]
datab[10] => cmpr_acj:auto_generated.datab[10]
datab[11] => cmpr_acj:auto_generated.datab[11]
datab[12] => cmpr_acj:auto_generated.datab[12]
datab[13] => cmpr_acj:auto_generated.datab[13]
datab[14] => cmpr_acj:auto_generated.datab[14]
datab[15] => cmpr_acj:auto_generated.datab[15]
datab[16] => cmpr_acj:auto_generated.datab[16]
datab[17] => cmpr_acj:auto_generated.datab[17]
datab[18] => cmpr_acj:auto_generated.datab[18]
datab[19] => cmpr_acj:auto_generated.datab[19]
datab[20] => cmpr_acj:auto_generated.datab[20]
datab[21] => cmpr_acj:auto_generated.datab[21]
datab[22] => cmpr_acj:auto_generated.datab[22]
datab[23] => cmpr_acj:auto_generated.datab[23]
datab[24] => cmpr_acj:auto_generated.datab[24]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_acj:auto_generated.ageb


|g21_lab5_testbed|g21_SPG:Play_debounce|Equal1_lpm_compare0:inst5|lpm_compare:LPM_COMPARE_component|cmpr_acj:auto_generated
ageb <= ageb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN50
dataa[1] => _.IN0
dataa[1] => op_1.IN48
dataa[2] => _.IN0
dataa[2] => op_1.IN46
dataa[3] => _.IN0
dataa[3] => op_1.IN44
dataa[4] => _.IN0
dataa[4] => op_1.IN42
dataa[5] => _.IN0
dataa[5] => op_1.IN40
dataa[6] => _.IN0
dataa[6] => op_1.IN38
dataa[7] => _.IN0
dataa[7] => op_1.IN36
dataa[8] => _.IN0
dataa[8] => op_1.IN34
dataa[9] => _.IN0
dataa[9] => op_1.IN32
dataa[10] => _.IN0
dataa[10] => op_1.IN30
dataa[11] => _.IN0
dataa[11] => op_1.IN28
dataa[12] => _.IN0
dataa[12] => op_1.IN26
dataa[13] => _.IN0
dataa[13] => op_1.IN24
dataa[14] => _.IN0
dataa[14] => op_1.IN22
dataa[15] => _.IN0
dataa[15] => op_1.IN20
dataa[16] => _.IN0
dataa[16] => op_1.IN18
dataa[17] => _.IN0
dataa[17] => op_1.IN16
dataa[18] => _.IN0
dataa[18] => op_1.IN14
dataa[19] => _.IN0
dataa[19] => op_1.IN12
dataa[20] => _.IN0
dataa[20] => op_1.IN10
dataa[21] => _.IN0
dataa[21] => op_1.IN8
dataa[22] => _.IN0
dataa[22] => op_1.IN6
dataa[23] => _.IN0
dataa[23] => op_1.IN4
dataa[24] => _.IN0
dataa[24] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN49
datab[1] => _.IN1
datab[1] => op_1.IN47
datab[2] => _.IN1
datab[2] => op_1.IN45
datab[3] => _.IN1
datab[3] => op_1.IN43
datab[4] => _.IN1
datab[4] => op_1.IN41
datab[5] => _.IN1
datab[5] => op_1.IN39
datab[6] => _.IN1
datab[6] => op_1.IN37
datab[7] => _.IN1
datab[7] => op_1.IN35
datab[8] => _.IN1
datab[8] => op_1.IN33
datab[9] => _.IN1
datab[9] => op_1.IN31
datab[10] => _.IN1
datab[10] => op_1.IN29
datab[11] => _.IN1
datab[11] => op_1.IN27
datab[12] => _.IN1
datab[12] => op_1.IN25
datab[13] => _.IN1
datab[13] => op_1.IN23
datab[14] => _.IN1
datab[14] => op_1.IN21
datab[15] => _.IN1
datab[15] => op_1.IN19
datab[16] => _.IN1
datab[16] => op_1.IN17
datab[17] => _.IN1
datab[17] => op_1.IN15
datab[18] => _.IN1
datab[18] => op_1.IN13
datab[19] => _.IN1
datab[19] => op_1.IN11
datab[20] => _.IN1
datab[20] => op_1.IN9
datab[21] => _.IN1
datab[21] => op_1.IN7
datab[22] => _.IN1
datab[22] => op_1.IN5
datab[23] => _.IN1
datab[23] => op_1.IN3
datab[24] => _.IN1
datab[24] => op_1.IN1


|g21_lab5_testbed|g21_SPG:Stop_debounce
SPG_ENABLE <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => SPG_lpm_counter:inst2.clock
CLK => inst.CLK
SwitchEnable => inst1.IN0
SwitchEnable => inst.IN0
counter[0] <= SPG_lpm_counter:inst2.q[0]
counter[1] <= SPG_lpm_counter:inst2.q[1]
counter[2] <= SPG_lpm_counter:inst2.q[2]
counter[3] <= SPG_lpm_counter:inst2.q[3]
counter[4] <= SPG_lpm_counter:inst2.q[4]
counter[5] <= SPG_lpm_counter:inst2.q[5]
counter[6] <= SPG_lpm_counter:inst2.q[6]
counter[7] <= SPG_lpm_counter:inst2.q[7]
counter[8] <= SPG_lpm_counter:inst2.q[8]
counter[9] <= SPG_lpm_counter:inst2.q[9]
counter[10] <= SPG_lpm_counter:inst2.q[10]
counter[11] <= SPG_lpm_counter:inst2.q[11]
counter[12] <= SPG_lpm_counter:inst2.q[12]
counter[13] <= SPG_lpm_counter:inst2.q[13]
counter[14] <= SPG_lpm_counter:inst2.q[14]
counter[15] <= SPG_lpm_counter:inst2.q[15]
counter[16] <= SPG_lpm_counter:inst2.q[16]
counter[17] <= SPG_lpm_counter:inst2.q[17]
counter[18] <= SPG_lpm_counter:inst2.q[18]
counter[19] <= SPG_lpm_counter:inst2.q[19]
counter[20] <= SPG_lpm_counter:inst2.q[20]
counter[21] <= SPG_lpm_counter:inst2.q[21]
counter[22] <= SPG_lpm_counter:inst2.q[22]
counter[23] <= SPG_lpm_counter:inst2.q[23]
counter[24] <= SPG_lpm_counter:inst2.q[24]


|g21_lab5_testbed|g21_SPG:Stop_debounce|SPG_lpm_compare:inst3
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
dataa[4] => lpm_compare:LPM_COMPARE_component.dataa[4]
dataa[5] => lpm_compare:LPM_COMPARE_component.dataa[5]
dataa[6] => lpm_compare:LPM_COMPARE_component.dataa[6]
dataa[7] => lpm_compare:LPM_COMPARE_component.dataa[7]
dataa[8] => lpm_compare:LPM_COMPARE_component.dataa[8]
dataa[9] => lpm_compare:LPM_COMPARE_component.dataa[9]
dataa[10] => lpm_compare:LPM_COMPARE_component.dataa[10]
dataa[11] => lpm_compare:LPM_COMPARE_component.dataa[11]
dataa[12] => lpm_compare:LPM_COMPARE_component.dataa[12]
dataa[13] => lpm_compare:LPM_COMPARE_component.dataa[13]
dataa[14] => lpm_compare:LPM_COMPARE_component.dataa[14]
dataa[15] => lpm_compare:LPM_COMPARE_component.dataa[15]
dataa[16] => lpm_compare:LPM_COMPARE_component.dataa[16]
dataa[17] => lpm_compare:LPM_COMPARE_component.dataa[17]
dataa[18] => lpm_compare:LPM_COMPARE_component.dataa[18]
dataa[19] => lpm_compare:LPM_COMPARE_component.dataa[19]
dataa[20] => lpm_compare:LPM_COMPARE_component.dataa[20]
dataa[21] => lpm_compare:LPM_COMPARE_component.dataa[21]
dataa[22] => lpm_compare:LPM_COMPARE_component.dataa[22]
dataa[23] => lpm_compare:LPM_COMPARE_component.dataa[23]
dataa[24] => lpm_compare:LPM_COMPARE_component.dataa[24]
alb <= lpm_compare:LPM_COMPARE_component.alb


|g21_lab5_testbed|g21_SPG:Stop_debounce|SPG_lpm_compare:inst3|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_a9j:auto_generated.dataa[0]
dataa[1] => cmpr_a9j:auto_generated.dataa[1]
dataa[2] => cmpr_a9j:auto_generated.dataa[2]
dataa[3] => cmpr_a9j:auto_generated.dataa[3]
dataa[4] => cmpr_a9j:auto_generated.dataa[4]
dataa[5] => cmpr_a9j:auto_generated.dataa[5]
dataa[6] => cmpr_a9j:auto_generated.dataa[6]
dataa[7] => cmpr_a9j:auto_generated.dataa[7]
dataa[8] => cmpr_a9j:auto_generated.dataa[8]
dataa[9] => cmpr_a9j:auto_generated.dataa[9]
dataa[10] => cmpr_a9j:auto_generated.dataa[10]
dataa[11] => cmpr_a9j:auto_generated.dataa[11]
dataa[12] => cmpr_a9j:auto_generated.dataa[12]
dataa[13] => cmpr_a9j:auto_generated.dataa[13]
dataa[14] => cmpr_a9j:auto_generated.dataa[14]
dataa[15] => cmpr_a9j:auto_generated.dataa[15]
dataa[16] => cmpr_a9j:auto_generated.dataa[16]
dataa[17] => cmpr_a9j:auto_generated.dataa[17]
dataa[18] => cmpr_a9j:auto_generated.dataa[18]
dataa[19] => cmpr_a9j:auto_generated.dataa[19]
dataa[20] => cmpr_a9j:auto_generated.dataa[20]
dataa[21] => cmpr_a9j:auto_generated.dataa[21]
dataa[22] => cmpr_a9j:auto_generated.dataa[22]
dataa[23] => cmpr_a9j:auto_generated.dataa[23]
dataa[24] => cmpr_a9j:auto_generated.dataa[24]
datab[0] => cmpr_a9j:auto_generated.datab[0]
datab[1] => cmpr_a9j:auto_generated.datab[1]
datab[2] => cmpr_a9j:auto_generated.datab[2]
datab[3] => cmpr_a9j:auto_generated.datab[3]
datab[4] => cmpr_a9j:auto_generated.datab[4]
datab[5] => cmpr_a9j:auto_generated.datab[5]
datab[6] => cmpr_a9j:auto_generated.datab[6]
datab[7] => cmpr_a9j:auto_generated.datab[7]
datab[8] => cmpr_a9j:auto_generated.datab[8]
datab[9] => cmpr_a9j:auto_generated.datab[9]
datab[10] => cmpr_a9j:auto_generated.datab[10]
datab[11] => cmpr_a9j:auto_generated.datab[11]
datab[12] => cmpr_a9j:auto_generated.datab[12]
datab[13] => cmpr_a9j:auto_generated.datab[13]
datab[14] => cmpr_a9j:auto_generated.datab[14]
datab[15] => cmpr_a9j:auto_generated.datab[15]
datab[16] => cmpr_a9j:auto_generated.datab[16]
datab[17] => cmpr_a9j:auto_generated.datab[17]
datab[18] => cmpr_a9j:auto_generated.datab[18]
datab[19] => cmpr_a9j:auto_generated.datab[19]
datab[20] => cmpr_a9j:auto_generated.datab[20]
datab[21] => cmpr_a9j:auto_generated.datab[21]
datab[22] => cmpr_a9j:auto_generated.datab[22]
datab[23] => cmpr_a9j:auto_generated.datab[23]
datab[24] => cmpr_a9j:auto_generated.datab[24]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_a9j:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|g21_lab5_testbed|g21_SPG:Stop_debounce|SPG_lpm_compare:inst3|lpm_compare:LPM_COMPARE_component|cmpr_a9j:auto_generated
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN49
dataa[1] => op_1.IN47
dataa[2] => op_1.IN45
dataa[3] => op_1.IN43
dataa[4] => op_1.IN41
dataa[5] => op_1.IN39
dataa[6] => op_1.IN37
dataa[7] => op_1.IN35
dataa[8] => op_1.IN33
dataa[9] => op_1.IN31
dataa[10] => op_1.IN29
dataa[11] => op_1.IN27
dataa[12] => op_1.IN25
dataa[13] => op_1.IN23
dataa[14] => op_1.IN21
dataa[15] => op_1.IN19
dataa[16] => op_1.IN17
dataa[17] => op_1.IN15
dataa[18] => op_1.IN13
dataa[19] => op_1.IN11
dataa[20] => op_1.IN9
dataa[21] => op_1.IN7
dataa[22] => op_1.IN5
dataa[23] => op_1.IN3
dataa[24] => op_1.IN1
datab[0] => op_1.IN50
datab[1] => op_1.IN48
datab[2] => op_1.IN46
datab[3] => op_1.IN44
datab[4] => op_1.IN42
datab[5] => op_1.IN40
datab[6] => op_1.IN38
datab[7] => op_1.IN36
datab[8] => op_1.IN34
datab[9] => op_1.IN32
datab[10] => op_1.IN30
datab[11] => op_1.IN28
datab[12] => op_1.IN26
datab[13] => op_1.IN24
datab[14] => op_1.IN22
datab[15] => op_1.IN20
datab[16] => op_1.IN18
datab[17] => op_1.IN16
datab[18] => op_1.IN14
datab[19] => op_1.IN12
datab[20] => op_1.IN10
datab[21] => op_1.IN8
datab[22] => op_1.IN6
datab[23] => op_1.IN4
datab[24] => op_1.IN2


|g21_lab5_testbed|g21_SPG:Stop_debounce|SPG_lpm_counter:inst2
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
sset => lpm_counter:LPM_COUNTER_component.sset
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]
q[4] <= lpm_counter:LPM_COUNTER_component.q[4]
q[5] <= lpm_counter:LPM_COUNTER_component.q[5]
q[6] <= lpm_counter:LPM_COUNTER_component.q[6]
q[7] <= lpm_counter:LPM_COUNTER_component.q[7]
q[8] <= lpm_counter:LPM_COUNTER_component.q[8]
q[9] <= lpm_counter:LPM_COUNTER_component.q[9]
q[10] <= lpm_counter:LPM_COUNTER_component.q[10]
q[11] <= lpm_counter:LPM_COUNTER_component.q[11]
q[12] <= lpm_counter:LPM_COUNTER_component.q[12]
q[13] <= lpm_counter:LPM_COUNTER_component.q[13]
q[14] <= lpm_counter:LPM_COUNTER_component.q[14]
q[15] <= lpm_counter:LPM_COUNTER_component.q[15]
q[16] <= lpm_counter:LPM_COUNTER_component.q[16]
q[17] <= lpm_counter:LPM_COUNTER_component.q[17]
q[18] <= lpm_counter:LPM_COUNTER_component.q[18]
q[19] <= lpm_counter:LPM_COUNTER_component.q[19]
q[20] <= lpm_counter:LPM_COUNTER_component.q[20]
q[21] <= lpm_counter:LPM_COUNTER_component.q[21]
q[22] <= lpm_counter:LPM_COUNTER_component.q[22]
q[23] <= lpm_counter:LPM_COUNTER_component.q[23]
q[24] <= lpm_counter:LPM_COUNTER_component.q[24]


|g21_lab5_testbed|g21_SPG:Stop_debounce|SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component
clock => cntr_70k:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_70k:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => cntr_70k:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
data[24] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_70k:auto_generated.q[0]
q[1] <= cntr_70k:auto_generated.q[1]
q[2] <= cntr_70k:auto_generated.q[2]
q[3] <= cntr_70k:auto_generated.q[3]
q[4] <= cntr_70k:auto_generated.q[4]
q[5] <= cntr_70k:auto_generated.q[5]
q[6] <= cntr_70k:auto_generated.q[6]
q[7] <= cntr_70k:auto_generated.q[7]
q[8] <= cntr_70k:auto_generated.q[8]
q[9] <= cntr_70k:auto_generated.q[9]
q[10] <= cntr_70k:auto_generated.q[10]
q[11] <= cntr_70k:auto_generated.q[11]
q[12] <= cntr_70k:auto_generated.q[12]
q[13] <= cntr_70k:auto_generated.q[13]
q[14] <= cntr_70k:auto_generated.q[14]
q[15] <= cntr_70k:auto_generated.q[15]
q[16] <= cntr_70k:auto_generated.q[16]
q[17] <= cntr_70k:auto_generated.q[17]
q[18] <= cntr_70k:auto_generated.q[18]
q[19] <= cntr_70k:auto_generated.q[19]
q[20] <= cntr_70k:auto_generated.q[20]
q[21] <= cntr_70k:auto_generated.q[21]
q[22] <= cntr_70k:auto_generated.q[22]
q[23] <= cntr_70k:auto_generated.q[23]
q[24] <= cntr_70k:auto_generated.q[24]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|g21_lab5_testbed|g21_SPG:Stop_debounce|SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_70k:auto_generated
clock => counter_reg_bit1a[24].CLK
clock => counter_reg_bit1a[23].CLK
clock => counter_reg_bit1a[22].CLK
clock => counter_reg_bit1a[21].CLK
clock => counter_reg_bit1a[20].CLK
clock => counter_reg_bit1a[19].CLK
clock => counter_reg_bit1a[18].CLK
clock => counter_reg_bit1a[17].CLK
clock => counter_reg_bit1a[16].CLK
clock => counter_reg_bit1a[15].CLK
clock => counter_reg_bit1a[14].CLK
clock => counter_reg_bit1a[13].CLK
clock => counter_reg_bit1a[12].CLK
clock => counter_reg_bit1a[11].CLK
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
q[11] <= counter_reg_bit1a[11].REGOUT
q[12] <= counter_reg_bit1a[12].REGOUT
q[13] <= counter_reg_bit1a[13].REGOUT
q[14] <= counter_reg_bit1a[14].REGOUT
q[15] <= counter_reg_bit1a[15].REGOUT
q[16] <= counter_reg_bit1a[16].REGOUT
q[17] <= counter_reg_bit1a[17].REGOUT
q[18] <= counter_reg_bit1a[18].REGOUT
q[19] <= counter_reg_bit1a[19].REGOUT
q[20] <= counter_reg_bit1a[20].REGOUT
q[21] <= counter_reg_bit1a[21].REGOUT
q[22] <= counter_reg_bit1a[22].REGOUT
q[23] <= counter_reg_bit1a[23].REGOUT
q[24] <= counter_reg_bit1a[24].REGOUT
sset => _.IN1
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1


|g21_lab5_testbed|g21_SPG:Stop_debounce|Equal1_lpm_compare0:inst5
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
dataa[4] => lpm_compare:LPM_COMPARE_component.dataa[4]
dataa[5] => lpm_compare:LPM_COMPARE_component.dataa[5]
dataa[6] => lpm_compare:LPM_COMPARE_component.dataa[6]
dataa[7] => lpm_compare:LPM_COMPARE_component.dataa[7]
dataa[8] => lpm_compare:LPM_COMPARE_component.dataa[8]
dataa[9] => lpm_compare:LPM_COMPARE_component.dataa[9]
dataa[10] => lpm_compare:LPM_COMPARE_component.dataa[10]
dataa[11] => lpm_compare:LPM_COMPARE_component.dataa[11]
dataa[12] => lpm_compare:LPM_COMPARE_component.dataa[12]
dataa[13] => lpm_compare:LPM_COMPARE_component.dataa[13]
dataa[14] => lpm_compare:LPM_COMPARE_component.dataa[14]
dataa[15] => lpm_compare:LPM_COMPARE_component.dataa[15]
dataa[16] => lpm_compare:LPM_COMPARE_component.dataa[16]
dataa[17] => lpm_compare:LPM_COMPARE_component.dataa[17]
dataa[18] => lpm_compare:LPM_COMPARE_component.dataa[18]
dataa[19] => lpm_compare:LPM_COMPARE_component.dataa[19]
dataa[20] => lpm_compare:LPM_COMPARE_component.dataa[20]
dataa[21] => lpm_compare:LPM_COMPARE_component.dataa[21]
dataa[22] => lpm_compare:LPM_COMPARE_component.dataa[22]
dataa[23] => lpm_compare:LPM_COMPARE_component.dataa[23]
dataa[24] => lpm_compare:LPM_COMPARE_component.dataa[24]
ageb <= lpm_compare:LPM_COMPARE_component.ageb


|g21_lab5_testbed|g21_SPG:Stop_debounce|Equal1_lpm_compare0:inst5|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_acj:auto_generated.dataa[0]
dataa[1] => cmpr_acj:auto_generated.dataa[1]
dataa[2] => cmpr_acj:auto_generated.dataa[2]
dataa[3] => cmpr_acj:auto_generated.dataa[3]
dataa[4] => cmpr_acj:auto_generated.dataa[4]
dataa[5] => cmpr_acj:auto_generated.dataa[5]
dataa[6] => cmpr_acj:auto_generated.dataa[6]
dataa[7] => cmpr_acj:auto_generated.dataa[7]
dataa[8] => cmpr_acj:auto_generated.dataa[8]
dataa[9] => cmpr_acj:auto_generated.dataa[9]
dataa[10] => cmpr_acj:auto_generated.dataa[10]
dataa[11] => cmpr_acj:auto_generated.dataa[11]
dataa[12] => cmpr_acj:auto_generated.dataa[12]
dataa[13] => cmpr_acj:auto_generated.dataa[13]
dataa[14] => cmpr_acj:auto_generated.dataa[14]
dataa[15] => cmpr_acj:auto_generated.dataa[15]
dataa[16] => cmpr_acj:auto_generated.dataa[16]
dataa[17] => cmpr_acj:auto_generated.dataa[17]
dataa[18] => cmpr_acj:auto_generated.dataa[18]
dataa[19] => cmpr_acj:auto_generated.dataa[19]
dataa[20] => cmpr_acj:auto_generated.dataa[20]
dataa[21] => cmpr_acj:auto_generated.dataa[21]
dataa[22] => cmpr_acj:auto_generated.dataa[22]
dataa[23] => cmpr_acj:auto_generated.dataa[23]
dataa[24] => cmpr_acj:auto_generated.dataa[24]
datab[0] => cmpr_acj:auto_generated.datab[0]
datab[1] => cmpr_acj:auto_generated.datab[1]
datab[2] => cmpr_acj:auto_generated.datab[2]
datab[3] => cmpr_acj:auto_generated.datab[3]
datab[4] => cmpr_acj:auto_generated.datab[4]
datab[5] => cmpr_acj:auto_generated.datab[5]
datab[6] => cmpr_acj:auto_generated.datab[6]
datab[7] => cmpr_acj:auto_generated.datab[7]
datab[8] => cmpr_acj:auto_generated.datab[8]
datab[9] => cmpr_acj:auto_generated.datab[9]
datab[10] => cmpr_acj:auto_generated.datab[10]
datab[11] => cmpr_acj:auto_generated.datab[11]
datab[12] => cmpr_acj:auto_generated.datab[12]
datab[13] => cmpr_acj:auto_generated.datab[13]
datab[14] => cmpr_acj:auto_generated.datab[14]
datab[15] => cmpr_acj:auto_generated.datab[15]
datab[16] => cmpr_acj:auto_generated.datab[16]
datab[17] => cmpr_acj:auto_generated.datab[17]
datab[18] => cmpr_acj:auto_generated.datab[18]
datab[19] => cmpr_acj:auto_generated.datab[19]
datab[20] => cmpr_acj:auto_generated.datab[20]
datab[21] => cmpr_acj:auto_generated.datab[21]
datab[22] => cmpr_acj:auto_generated.datab[22]
datab[23] => cmpr_acj:auto_generated.datab[23]
datab[24] => cmpr_acj:auto_generated.datab[24]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_acj:auto_generated.ageb


|g21_lab5_testbed|g21_SPG:Stop_debounce|Equal1_lpm_compare0:inst5|lpm_compare:LPM_COMPARE_component|cmpr_acj:auto_generated
ageb <= ageb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN50
dataa[1] => _.IN0
dataa[1] => op_1.IN48
dataa[2] => _.IN0
dataa[2] => op_1.IN46
dataa[3] => _.IN0
dataa[3] => op_1.IN44
dataa[4] => _.IN0
dataa[4] => op_1.IN42
dataa[5] => _.IN0
dataa[5] => op_1.IN40
dataa[6] => _.IN0
dataa[6] => op_1.IN38
dataa[7] => _.IN0
dataa[7] => op_1.IN36
dataa[8] => _.IN0
dataa[8] => op_1.IN34
dataa[9] => _.IN0
dataa[9] => op_1.IN32
dataa[10] => _.IN0
dataa[10] => op_1.IN30
dataa[11] => _.IN0
dataa[11] => op_1.IN28
dataa[12] => _.IN0
dataa[12] => op_1.IN26
dataa[13] => _.IN0
dataa[13] => op_1.IN24
dataa[14] => _.IN0
dataa[14] => op_1.IN22
dataa[15] => _.IN0
dataa[15] => op_1.IN20
dataa[16] => _.IN0
dataa[16] => op_1.IN18
dataa[17] => _.IN0
dataa[17] => op_1.IN16
dataa[18] => _.IN0
dataa[18] => op_1.IN14
dataa[19] => _.IN0
dataa[19] => op_1.IN12
dataa[20] => _.IN0
dataa[20] => op_1.IN10
dataa[21] => _.IN0
dataa[21] => op_1.IN8
dataa[22] => _.IN0
dataa[22] => op_1.IN6
dataa[23] => _.IN0
dataa[23] => op_1.IN4
dataa[24] => _.IN0
dataa[24] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN49
datab[1] => _.IN1
datab[1] => op_1.IN47
datab[2] => _.IN1
datab[2] => op_1.IN45
datab[3] => _.IN1
datab[3] => op_1.IN43
datab[4] => _.IN1
datab[4] => op_1.IN41
datab[5] => _.IN1
datab[5] => op_1.IN39
datab[6] => _.IN1
datab[6] => op_1.IN37
datab[7] => _.IN1
datab[7] => op_1.IN35
datab[8] => _.IN1
datab[8] => op_1.IN33
datab[9] => _.IN1
datab[9] => op_1.IN31
datab[10] => _.IN1
datab[10] => op_1.IN29
datab[11] => _.IN1
datab[11] => op_1.IN27
datab[12] => _.IN1
datab[12] => op_1.IN25
datab[13] => _.IN1
datab[13] => op_1.IN23
datab[14] => _.IN1
datab[14] => op_1.IN21
datab[15] => _.IN1
datab[15] => op_1.IN19
datab[16] => _.IN1
datab[16] => op_1.IN17
datab[17] => _.IN1
datab[17] => op_1.IN15
datab[18] => _.IN1
datab[18] => op_1.IN13
datab[19] => _.IN1
datab[19] => op_1.IN11
datab[20] => _.IN1
datab[20] => op_1.IN9
datab[21] => _.IN1
datab[21] => op_1.IN7
datab[22] => _.IN1
datab[22] => op_1.IN5
datab[23] => _.IN1
datab[23] => op_1.IN3
datab[24] => _.IN1
datab[24] => op_1.IN1


|g21_lab5_testbed|g21_SPG:INIT_debounce
SPG_ENABLE <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => SPG_lpm_counter:inst2.clock
CLK => inst.CLK
SwitchEnable => inst1.IN0
SwitchEnable => inst.IN0
counter[0] <= SPG_lpm_counter:inst2.q[0]
counter[1] <= SPG_lpm_counter:inst2.q[1]
counter[2] <= SPG_lpm_counter:inst2.q[2]
counter[3] <= SPG_lpm_counter:inst2.q[3]
counter[4] <= SPG_lpm_counter:inst2.q[4]
counter[5] <= SPG_lpm_counter:inst2.q[5]
counter[6] <= SPG_lpm_counter:inst2.q[6]
counter[7] <= SPG_lpm_counter:inst2.q[7]
counter[8] <= SPG_lpm_counter:inst2.q[8]
counter[9] <= SPG_lpm_counter:inst2.q[9]
counter[10] <= SPG_lpm_counter:inst2.q[10]
counter[11] <= SPG_lpm_counter:inst2.q[11]
counter[12] <= SPG_lpm_counter:inst2.q[12]
counter[13] <= SPG_lpm_counter:inst2.q[13]
counter[14] <= SPG_lpm_counter:inst2.q[14]
counter[15] <= SPG_lpm_counter:inst2.q[15]
counter[16] <= SPG_lpm_counter:inst2.q[16]
counter[17] <= SPG_lpm_counter:inst2.q[17]
counter[18] <= SPG_lpm_counter:inst2.q[18]
counter[19] <= SPG_lpm_counter:inst2.q[19]
counter[20] <= SPG_lpm_counter:inst2.q[20]
counter[21] <= SPG_lpm_counter:inst2.q[21]
counter[22] <= SPG_lpm_counter:inst2.q[22]
counter[23] <= SPG_lpm_counter:inst2.q[23]
counter[24] <= SPG_lpm_counter:inst2.q[24]


|g21_lab5_testbed|g21_SPG:INIT_debounce|SPG_lpm_compare:inst3
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
dataa[4] => lpm_compare:LPM_COMPARE_component.dataa[4]
dataa[5] => lpm_compare:LPM_COMPARE_component.dataa[5]
dataa[6] => lpm_compare:LPM_COMPARE_component.dataa[6]
dataa[7] => lpm_compare:LPM_COMPARE_component.dataa[7]
dataa[8] => lpm_compare:LPM_COMPARE_component.dataa[8]
dataa[9] => lpm_compare:LPM_COMPARE_component.dataa[9]
dataa[10] => lpm_compare:LPM_COMPARE_component.dataa[10]
dataa[11] => lpm_compare:LPM_COMPARE_component.dataa[11]
dataa[12] => lpm_compare:LPM_COMPARE_component.dataa[12]
dataa[13] => lpm_compare:LPM_COMPARE_component.dataa[13]
dataa[14] => lpm_compare:LPM_COMPARE_component.dataa[14]
dataa[15] => lpm_compare:LPM_COMPARE_component.dataa[15]
dataa[16] => lpm_compare:LPM_COMPARE_component.dataa[16]
dataa[17] => lpm_compare:LPM_COMPARE_component.dataa[17]
dataa[18] => lpm_compare:LPM_COMPARE_component.dataa[18]
dataa[19] => lpm_compare:LPM_COMPARE_component.dataa[19]
dataa[20] => lpm_compare:LPM_COMPARE_component.dataa[20]
dataa[21] => lpm_compare:LPM_COMPARE_component.dataa[21]
dataa[22] => lpm_compare:LPM_COMPARE_component.dataa[22]
dataa[23] => lpm_compare:LPM_COMPARE_component.dataa[23]
dataa[24] => lpm_compare:LPM_COMPARE_component.dataa[24]
alb <= lpm_compare:LPM_COMPARE_component.alb


|g21_lab5_testbed|g21_SPG:INIT_debounce|SPG_lpm_compare:inst3|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_a9j:auto_generated.dataa[0]
dataa[1] => cmpr_a9j:auto_generated.dataa[1]
dataa[2] => cmpr_a9j:auto_generated.dataa[2]
dataa[3] => cmpr_a9j:auto_generated.dataa[3]
dataa[4] => cmpr_a9j:auto_generated.dataa[4]
dataa[5] => cmpr_a9j:auto_generated.dataa[5]
dataa[6] => cmpr_a9j:auto_generated.dataa[6]
dataa[7] => cmpr_a9j:auto_generated.dataa[7]
dataa[8] => cmpr_a9j:auto_generated.dataa[8]
dataa[9] => cmpr_a9j:auto_generated.dataa[9]
dataa[10] => cmpr_a9j:auto_generated.dataa[10]
dataa[11] => cmpr_a9j:auto_generated.dataa[11]
dataa[12] => cmpr_a9j:auto_generated.dataa[12]
dataa[13] => cmpr_a9j:auto_generated.dataa[13]
dataa[14] => cmpr_a9j:auto_generated.dataa[14]
dataa[15] => cmpr_a9j:auto_generated.dataa[15]
dataa[16] => cmpr_a9j:auto_generated.dataa[16]
dataa[17] => cmpr_a9j:auto_generated.dataa[17]
dataa[18] => cmpr_a9j:auto_generated.dataa[18]
dataa[19] => cmpr_a9j:auto_generated.dataa[19]
dataa[20] => cmpr_a9j:auto_generated.dataa[20]
dataa[21] => cmpr_a9j:auto_generated.dataa[21]
dataa[22] => cmpr_a9j:auto_generated.dataa[22]
dataa[23] => cmpr_a9j:auto_generated.dataa[23]
dataa[24] => cmpr_a9j:auto_generated.dataa[24]
datab[0] => cmpr_a9j:auto_generated.datab[0]
datab[1] => cmpr_a9j:auto_generated.datab[1]
datab[2] => cmpr_a9j:auto_generated.datab[2]
datab[3] => cmpr_a9j:auto_generated.datab[3]
datab[4] => cmpr_a9j:auto_generated.datab[4]
datab[5] => cmpr_a9j:auto_generated.datab[5]
datab[6] => cmpr_a9j:auto_generated.datab[6]
datab[7] => cmpr_a9j:auto_generated.datab[7]
datab[8] => cmpr_a9j:auto_generated.datab[8]
datab[9] => cmpr_a9j:auto_generated.datab[9]
datab[10] => cmpr_a9j:auto_generated.datab[10]
datab[11] => cmpr_a9j:auto_generated.datab[11]
datab[12] => cmpr_a9j:auto_generated.datab[12]
datab[13] => cmpr_a9j:auto_generated.datab[13]
datab[14] => cmpr_a9j:auto_generated.datab[14]
datab[15] => cmpr_a9j:auto_generated.datab[15]
datab[16] => cmpr_a9j:auto_generated.datab[16]
datab[17] => cmpr_a9j:auto_generated.datab[17]
datab[18] => cmpr_a9j:auto_generated.datab[18]
datab[19] => cmpr_a9j:auto_generated.datab[19]
datab[20] => cmpr_a9j:auto_generated.datab[20]
datab[21] => cmpr_a9j:auto_generated.datab[21]
datab[22] => cmpr_a9j:auto_generated.datab[22]
datab[23] => cmpr_a9j:auto_generated.datab[23]
datab[24] => cmpr_a9j:auto_generated.datab[24]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_a9j:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|g21_lab5_testbed|g21_SPG:INIT_debounce|SPG_lpm_compare:inst3|lpm_compare:LPM_COMPARE_component|cmpr_a9j:auto_generated
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN49
dataa[1] => op_1.IN47
dataa[2] => op_1.IN45
dataa[3] => op_1.IN43
dataa[4] => op_1.IN41
dataa[5] => op_1.IN39
dataa[6] => op_1.IN37
dataa[7] => op_1.IN35
dataa[8] => op_1.IN33
dataa[9] => op_1.IN31
dataa[10] => op_1.IN29
dataa[11] => op_1.IN27
dataa[12] => op_1.IN25
dataa[13] => op_1.IN23
dataa[14] => op_1.IN21
dataa[15] => op_1.IN19
dataa[16] => op_1.IN17
dataa[17] => op_1.IN15
dataa[18] => op_1.IN13
dataa[19] => op_1.IN11
dataa[20] => op_1.IN9
dataa[21] => op_1.IN7
dataa[22] => op_1.IN5
dataa[23] => op_1.IN3
dataa[24] => op_1.IN1
datab[0] => op_1.IN50
datab[1] => op_1.IN48
datab[2] => op_1.IN46
datab[3] => op_1.IN44
datab[4] => op_1.IN42
datab[5] => op_1.IN40
datab[6] => op_1.IN38
datab[7] => op_1.IN36
datab[8] => op_1.IN34
datab[9] => op_1.IN32
datab[10] => op_1.IN30
datab[11] => op_1.IN28
datab[12] => op_1.IN26
datab[13] => op_1.IN24
datab[14] => op_1.IN22
datab[15] => op_1.IN20
datab[16] => op_1.IN18
datab[17] => op_1.IN16
datab[18] => op_1.IN14
datab[19] => op_1.IN12
datab[20] => op_1.IN10
datab[21] => op_1.IN8
datab[22] => op_1.IN6
datab[23] => op_1.IN4
datab[24] => op_1.IN2


|g21_lab5_testbed|g21_SPG:INIT_debounce|SPG_lpm_counter:inst2
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
sset => lpm_counter:LPM_COUNTER_component.sset
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]
q[4] <= lpm_counter:LPM_COUNTER_component.q[4]
q[5] <= lpm_counter:LPM_COUNTER_component.q[5]
q[6] <= lpm_counter:LPM_COUNTER_component.q[6]
q[7] <= lpm_counter:LPM_COUNTER_component.q[7]
q[8] <= lpm_counter:LPM_COUNTER_component.q[8]
q[9] <= lpm_counter:LPM_COUNTER_component.q[9]
q[10] <= lpm_counter:LPM_COUNTER_component.q[10]
q[11] <= lpm_counter:LPM_COUNTER_component.q[11]
q[12] <= lpm_counter:LPM_COUNTER_component.q[12]
q[13] <= lpm_counter:LPM_COUNTER_component.q[13]
q[14] <= lpm_counter:LPM_COUNTER_component.q[14]
q[15] <= lpm_counter:LPM_COUNTER_component.q[15]
q[16] <= lpm_counter:LPM_COUNTER_component.q[16]
q[17] <= lpm_counter:LPM_COUNTER_component.q[17]
q[18] <= lpm_counter:LPM_COUNTER_component.q[18]
q[19] <= lpm_counter:LPM_COUNTER_component.q[19]
q[20] <= lpm_counter:LPM_COUNTER_component.q[20]
q[21] <= lpm_counter:LPM_COUNTER_component.q[21]
q[22] <= lpm_counter:LPM_COUNTER_component.q[22]
q[23] <= lpm_counter:LPM_COUNTER_component.q[23]
q[24] <= lpm_counter:LPM_COUNTER_component.q[24]


|g21_lab5_testbed|g21_SPG:INIT_debounce|SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component
clock => cntr_70k:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_70k:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => cntr_70k:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
data[24] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_70k:auto_generated.q[0]
q[1] <= cntr_70k:auto_generated.q[1]
q[2] <= cntr_70k:auto_generated.q[2]
q[3] <= cntr_70k:auto_generated.q[3]
q[4] <= cntr_70k:auto_generated.q[4]
q[5] <= cntr_70k:auto_generated.q[5]
q[6] <= cntr_70k:auto_generated.q[6]
q[7] <= cntr_70k:auto_generated.q[7]
q[8] <= cntr_70k:auto_generated.q[8]
q[9] <= cntr_70k:auto_generated.q[9]
q[10] <= cntr_70k:auto_generated.q[10]
q[11] <= cntr_70k:auto_generated.q[11]
q[12] <= cntr_70k:auto_generated.q[12]
q[13] <= cntr_70k:auto_generated.q[13]
q[14] <= cntr_70k:auto_generated.q[14]
q[15] <= cntr_70k:auto_generated.q[15]
q[16] <= cntr_70k:auto_generated.q[16]
q[17] <= cntr_70k:auto_generated.q[17]
q[18] <= cntr_70k:auto_generated.q[18]
q[19] <= cntr_70k:auto_generated.q[19]
q[20] <= cntr_70k:auto_generated.q[20]
q[21] <= cntr_70k:auto_generated.q[21]
q[22] <= cntr_70k:auto_generated.q[22]
q[23] <= cntr_70k:auto_generated.q[23]
q[24] <= cntr_70k:auto_generated.q[24]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|g21_lab5_testbed|g21_SPG:INIT_debounce|SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_70k:auto_generated
clock => counter_reg_bit1a[24].CLK
clock => counter_reg_bit1a[23].CLK
clock => counter_reg_bit1a[22].CLK
clock => counter_reg_bit1a[21].CLK
clock => counter_reg_bit1a[20].CLK
clock => counter_reg_bit1a[19].CLK
clock => counter_reg_bit1a[18].CLK
clock => counter_reg_bit1a[17].CLK
clock => counter_reg_bit1a[16].CLK
clock => counter_reg_bit1a[15].CLK
clock => counter_reg_bit1a[14].CLK
clock => counter_reg_bit1a[13].CLK
clock => counter_reg_bit1a[12].CLK
clock => counter_reg_bit1a[11].CLK
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
q[11] <= counter_reg_bit1a[11].REGOUT
q[12] <= counter_reg_bit1a[12].REGOUT
q[13] <= counter_reg_bit1a[13].REGOUT
q[14] <= counter_reg_bit1a[14].REGOUT
q[15] <= counter_reg_bit1a[15].REGOUT
q[16] <= counter_reg_bit1a[16].REGOUT
q[17] <= counter_reg_bit1a[17].REGOUT
q[18] <= counter_reg_bit1a[18].REGOUT
q[19] <= counter_reg_bit1a[19].REGOUT
q[20] <= counter_reg_bit1a[20].REGOUT
q[21] <= counter_reg_bit1a[21].REGOUT
q[22] <= counter_reg_bit1a[22].REGOUT
q[23] <= counter_reg_bit1a[23].REGOUT
q[24] <= counter_reg_bit1a[24].REGOUT
sset => _.IN1
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1


|g21_lab5_testbed|g21_SPG:INIT_debounce|Equal1_lpm_compare0:inst5
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
dataa[4] => lpm_compare:LPM_COMPARE_component.dataa[4]
dataa[5] => lpm_compare:LPM_COMPARE_component.dataa[5]
dataa[6] => lpm_compare:LPM_COMPARE_component.dataa[6]
dataa[7] => lpm_compare:LPM_COMPARE_component.dataa[7]
dataa[8] => lpm_compare:LPM_COMPARE_component.dataa[8]
dataa[9] => lpm_compare:LPM_COMPARE_component.dataa[9]
dataa[10] => lpm_compare:LPM_COMPARE_component.dataa[10]
dataa[11] => lpm_compare:LPM_COMPARE_component.dataa[11]
dataa[12] => lpm_compare:LPM_COMPARE_component.dataa[12]
dataa[13] => lpm_compare:LPM_COMPARE_component.dataa[13]
dataa[14] => lpm_compare:LPM_COMPARE_component.dataa[14]
dataa[15] => lpm_compare:LPM_COMPARE_component.dataa[15]
dataa[16] => lpm_compare:LPM_COMPARE_component.dataa[16]
dataa[17] => lpm_compare:LPM_COMPARE_component.dataa[17]
dataa[18] => lpm_compare:LPM_COMPARE_component.dataa[18]
dataa[19] => lpm_compare:LPM_COMPARE_component.dataa[19]
dataa[20] => lpm_compare:LPM_COMPARE_component.dataa[20]
dataa[21] => lpm_compare:LPM_COMPARE_component.dataa[21]
dataa[22] => lpm_compare:LPM_COMPARE_component.dataa[22]
dataa[23] => lpm_compare:LPM_COMPARE_component.dataa[23]
dataa[24] => lpm_compare:LPM_COMPARE_component.dataa[24]
ageb <= lpm_compare:LPM_COMPARE_component.ageb


|g21_lab5_testbed|g21_SPG:INIT_debounce|Equal1_lpm_compare0:inst5|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_acj:auto_generated.dataa[0]
dataa[1] => cmpr_acj:auto_generated.dataa[1]
dataa[2] => cmpr_acj:auto_generated.dataa[2]
dataa[3] => cmpr_acj:auto_generated.dataa[3]
dataa[4] => cmpr_acj:auto_generated.dataa[4]
dataa[5] => cmpr_acj:auto_generated.dataa[5]
dataa[6] => cmpr_acj:auto_generated.dataa[6]
dataa[7] => cmpr_acj:auto_generated.dataa[7]
dataa[8] => cmpr_acj:auto_generated.dataa[8]
dataa[9] => cmpr_acj:auto_generated.dataa[9]
dataa[10] => cmpr_acj:auto_generated.dataa[10]
dataa[11] => cmpr_acj:auto_generated.dataa[11]
dataa[12] => cmpr_acj:auto_generated.dataa[12]
dataa[13] => cmpr_acj:auto_generated.dataa[13]
dataa[14] => cmpr_acj:auto_generated.dataa[14]
dataa[15] => cmpr_acj:auto_generated.dataa[15]
dataa[16] => cmpr_acj:auto_generated.dataa[16]
dataa[17] => cmpr_acj:auto_generated.dataa[17]
dataa[18] => cmpr_acj:auto_generated.dataa[18]
dataa[19] => cmpr_acj:auto_generated.dataa[19]
dataa[20] => cmpr_acj:auto_generated.dataa[20]
dataa[21] => cmpr_acj:auto_generated.dataa[21]
dataa[22] => cmpr_acj:auto_generated.dataa[22]
dataa[23] => cmpr_acj:auto_generated.dataa[23]
dataa[24] => cmpr_acj:auto_generated.dataa[24]
datab[0] => cmpr_acj:auto_generated.datab[0]
datab[1] => cmpr_acj:auto_generated.datab[1]
datab[2] => cmpr_acj:auto_generated.datab[2]
datab[3] => cmpr_acj:auto_generated.datab[3]
datab[4] => cmpr_acj:auto_generated.datab[4]
datab[5] => cmpr_acj:auto_generated.datab[5]
datab[6] => cmpr_acj:auto_generated.datab[6]
datab[7] => cmpr_acj:auto_generated.datab[7]
datab[8] => cmpr_acj:auto_generated.datab[8]
datab[9] => cmpr_acj:auto_generated.datab[9]
datab[10] => cmpr_acj:auto_generated.datab[10]
datab[11] => cmpr_acj:auto_generated.datab[11]
datab[12] => cmpr_acj:auto_generated.datab[12]
datab[13] => cmpr_acj:auto_generated.datab[13]
datab[14] => cmpr_acj:auto_generated.datab[14]
datab[15] => cmpr_acj:auto_generated.datab[15]
datab[16] => cmpr_acj:auto_generated.datab[16]
datab[17] => cmpr_acj:auto_generated.datab[17]
datab[18] => cmpr_acj:auto_generated.datab[18]
datab[19] => cmpr_acj:auto_generated.datab[19]
datab[20] => cmpr_acj:auto_generated.datab[20]
datab[21] => cmpr_acj:auto_generated.datab[21]
datab[22] => cmpr_acj:auto_generated.datab[22]
datab[23] => cmpr_acj:auto_generated.datab[23]
datab[24] => cmpr_acj:auto_generated.datab[24]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_acj:auto_generated.ageb


|g21_lab5_testbed|g21_SPG:INIT_debounce|Equal1_lpm_compare0:inst5|lpm_compare:LPM_COMPARE_component|cmpr_acj:auto_generated
ageb <= ageb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN50
dataa[1] => _.IN0
dataa[1] => op_1.IN48
dataa[2] => _.IN0
dataa[2] => op_1.IN46
dataa[3] => _.IN0
dataa[3] => op_1.IN44
dataa[4] => _.IN0
dataa[4] => op_1.IN42
dataa[5] => _.IN0
dataa[5] => op_1.IN40
dataa[6] => _.IN0
dataa[6] => op_1.IN38
dataa[7] => _.IN0
dataa[7] => op_1.IN36
dataa[8] => _.IN0
dataa[8] => op_1.IN34
dataa[9] => _.IN0
dataa[9] => op_1.IN32
dataa[10] => _.IN0
dataa[10] => op_1.IN30
dataa[11] => _.IN0
dataa[11] => op_1.IN28
dataa[12] => _.IN0
dataa[12] => op_1.IN26
dataa[13] => _.IN0
dataa[13] => op_1.IN24
dataa[14] => _.IN0
dataa[14] => op_1.IN22
dataa[15] => _.IN0
dataa[15] => op_1.IN20
dataa[16] => _.IN0
dataa[16] => op_1.IN18
dataa[17] => _.IN0
dataa[17] => op_1.IN16
dataa[18] => _.IN0
dataa[18] => op_1.IN14
dataa[19] => _.IN0
dataa[19] => op_1.IN12
dataa[20] => _.IN0
dataa[20] => op_1.IN10
dataa[21] => _.IN0
dataa[21] => op_1.IN8
dataa[22] => _.IN0
dataa[22] => op_1.IN6
dataa[23] => _.IN0
dataa[23] => op_1.IN4
dataa[24] => _.IN0
dataa[24] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN49
datab[1] => _.IN1
datab[1] => op_1.IN47
datab[2] => _.IN1
datab[2] => op_1.IN45
datab[3] => _.IN1
datab[3] => op_1.IN43
datab[4] => _.IN1
datab[4] => op_1.IN41
datab[5] => _.IN1
datab[5] => op_1.IN39
datab[6] => _.IN1
datab[6] => op_1.IN37
datab[7] => _.IN1
datab[7] => op_1.IN35
datab[8] => _.IN1
datab[8] => op_1.IN33
datab[9] => _.IN1
datab[9] => op_1.IN31
datab[10] => _.IN1
datab[10] => op_1.IN29
datab[11] => _.IN1
datab[11] => op_1.IN27
datab[12] => _.IN1
datab[12] => op_1.IN25
datab[13] => _.IN1
datab[13] => op_1.IN23
datab[14] => _.IN1
datab[14] => op_1.IN21
datab[15] => _.IN1
datab[15] => op_1.IN19
datab[16] => _.IN1
datab[16] => op_1.IN17
datab[17] => _.IN1
datab[17] => op_1.IN15
datab[18] => _.IN1
datab[18] => op_1.IN13
datab[19] => _.IN1
datab[19] => op_1.IN11
datab[20] => _.IN1
datab[20] => op_1.IN9
datab[21] => _.IN1
datab[21] => op_1.IN7
datab[22] => _.IN1
datab[22] => op_1.IN5
datab[23] => _.IN1
datab[23] => op_1.IN3
datab[24] => _.IN1
datab[24] => op_1.IN1


|g21_lab5_testbed|g21_rules:dealer_rules
play_pile_top_card[0] => g21_Modulo_13:modulo_top.A[0]
play_pile_top_card[1] => g21_Modulo_13:modulo_top.A[1]
play_pile_top_card[2] => g21_Modulo_13:modulo_top.A[2]
play_pile_top_card[3] => g21_Modulo_13:modulo_top.A[3]
play_pile_top_card[4] => g21_Modulo_13:modulo_top.A[4]
play_pile_top_card[5] => g21_Modulo_13:modulo_top.A[5]
card_to_play[0] => Add3.IN10
card_to_play[0] => Add2.IN5
card_to_play[1] => Add3.IN9
card_to_play[1] => Add2.IN4
card_to_play[2] => Add3.IN8
card_to_play[2] => Add2.IN2
card_to_play[3] => Add3.IN7
card_to_play[3] => Add2.IN3
card_to_play[4] => Add3.IN6
card_to_play[4] => Add2.IN1
card_to_play[5] => card_val_assign.IN1
card_to_play[5] => card_val_assign.IN1
card_to_play[5] => new_ace.DATAA
enable => card_val_assign.IN1
enable => card_val_assign.IN1
enable => card_val_assign.IN1
enable => card_val_assign.IN1
enable => card_val_assign.IN1
enable => en_total.DATAIN
legal_play <= legal_play$latch.DB_MAX_OUTPUT_PORT_TYPE
total_value[0] <= total_value[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
total_value[1] <= total_value[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
total_value[2] <= total_value[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
total_value[3] <= total_value[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
total_value[4] <= total_value[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
total_value[5] <= total_value[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
en_total <= enable.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:dealer_rules|g21_Modulo_13:modulo_top
floor[0] <= out1[6].DB_MAX_OUTPUT_PORT_TYPE
floor[1] <= out1[7].DB_MAX_OUTPUT_PORT_TYPE
floor[2] <= Cout1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => g21_adder:inst1.in_1[2]
A[0] => g21_adder:inst1.in_2[0]
A[0] => g21_adder:inst5.in_1[0]
A[1] => g21_adder:inst1.in_1[3]
A[1] => g21_adder:inst1.in_2[1]
A[1] => g21_adder:inst5.in_1[1]
A[2] => g21_adder:inst1.in_1[4]
A[2] => g21_adder:inst1.in_2[2]
A[2] => g21_adder:inst5.in_1[2]
A[3] => g21_adder:inst1.in_1[5]
A[3] => g21_adder:inst1.in_2[3]
A[3] => g21_adder:inst5.in_1[3]
A[4] => g21_adder:inst1.in_1[6]
A[4] => g21_adder:inst1.in_2[4]
A[4] => g21_adder:inst5.in_1[4]
A[5] => g21_adder:inst1.in_1[7]
A[5] => g21_adder:inst1.in_2[5]
A[5] => g21_adder:inst5.in_1[5]
modout[0] <= modA[0].DB_MAX_OUTPUT_PORT_TYPE
modout[1] <= modA[1].DB_MAX_OUTPUT_PORT_TYPE
modout[2] <= modA[2].DB_MAX_OUTPUT_PORT_TYPE
modout[3] <= modA[3].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:dealer_rules|g21_Modulo_13:modulo_top|g21_adder:inst1
Cout <= g21_1bitAdder:inst30.Cout
in_1[0] => g21_1bitAdder:inst.IN_1
in_1[1] => g21_1bitAdder:inst24.IN_1
in_1[2] => g21_1bitAdder:inst25.IN_1
in_1[3] => g21_1bitAdder:inst26.IN_1
in_1[4] => g21_1bitAdder:inst27.IN_1
in_1[5] => g21_1bitAdder:inst28.IN_1
in_1[6] => g21_1bitAdder:inst29.IN_1
in_1[7] => g21_1bitAdder:inst30.IN_1
in_2[0] => g21_1bitAdder:inst.IN_2
in_2[1] => g21_1bitAdder:inst24.IN_2
in_2[2] => g21_1bitAdder:inst25.IN_2
in_2[3] => g21_1bitAdder:inst26.IN_2
in_2[4] => g21_1bitAdder:inst27.IN_2
in_2[5] => g21_1bitAdder:inst28.IN_2
in_2[6] => g21_1bitAdder:inst29.IN_2
in_2[7] => g21_1bitAdder:inst30.IN_2
out[0] <= g21_1bitAdder:inst.S
out[1] <= g21_1bitAdder:inst24.S
out[2] <= g21_1bitAdder:inst25.S
out[3] <= g21_1bitAdder:inst26.S
out[4] <= g21_1bitAdder:inst27.S
out[5] <= g21_1bitAdder:inst28.S
out[6] <= g21_1bitAdder:inst29.S
out[7] <= g21_1bitAdder:inst30.S


|g21_lab5_testbed|g21_rules:dealer_rules|g21_Modulo_13:modulo_top|g21_adder:inst1|g21_1bitAdder:inst30
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:dealer_rules|g21_Modulo_13:modulo_top|g21_adder:inst1|g21_1bitAdder:inst29
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:dealer_rules|g21_Modulo_13:modulo_top|g21_adder:inst1|g21_1bitAdder:inst28
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:dealer_rules|g21_Modulo_13:modulo_top|g21_adder:inst1|g21_1bitAdder:inst27
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:dealer_rules|g21_Modulo_13:modulo_top|g21_adder:inst1|g21_1bitAdder:inst26
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:dealer_rules|g21_Modulo_13:modulo_top|g21_adder:inst1|g21_1bitAdder:inst25
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:dealer_rules|g21_Modulo_13:modulo_top|g21_adder:inst1|g21_1bitAdder:inst24
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:dealer_rules|g21_Modulo_13:modulo_top|g21_adder:inst1|g21_1bitAdder:inst
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:dealer_rules|g21_Modulo_13:modulo_top|g21_adder:inst5
Cout <= g21_1bitAdder:inst30.Cout
in_1[0] => g21_1bitAdder:inst.IN_1
in_1[1] => g21_1bitAdder:inst24.IN_1
in_1[2] => g21_1bitAdder:inst25.IN_1
in_1[3] => g21_1bitAdder:inst26.IN_1
in_1[4] => g21_1bitAdder:inst27.IN_1
in_1[5] => g21_1bitAdder:inst28.IN_1
in_1[6] => g21_1bitAdder:inst29.IN_1
in_1[7] => g21_1bitAdder:inst30.IN_1
in_2[0] => g21_1bitAdder:inst.IN_2
in_2[1] => g21_1bitAdder:inst24.IN_2
in_2[2] => g21_1bitAdder:inst25.IN_2
in_2[3] => g21_1bitAdder:inst26.IN_2
in_2[4] => g21_1bitAdder:inst27.IN_2
in_2[5] => g21_1bitAdder:inst28.IN_2
in_2[6] => g21_1bitAdder:inst29.IN_2
in_2[7] => g21_1bitAdder:inst30.IN_2
out[0] <= g21_1bitAdder:inst.S
out[1] <= g21_1bitAdder:inst24.S
out[2] <= g21_1bitAdder:inst25.S
out[3] <= g21_1bitAdder:inst26.S
out[4] <= g21_1bitAdder:inst27.S
out[5] <= g21_1bitAdder:inst28.S
out[6] <= g21_1bitAdder:inst29.S
out[7] <= g21_1bitAdder:inst30.S


|g21_lab5_testbed|g21_rules:dealer_rules|g21_Modulo_13:modulo_top|g21_adder:inst5|g21_1bitAdder:inst30
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:dealer_rules|g21_Modulo_13:modulo_top|g21_adder:inst5|g21_1bitAdder:inst29
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:dealer_rules|g21_Modulo_13:modulo_top|g21_adder:inst5|g21_1bitAdder:inst28
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:dealer_rules|g21_Modulo_13:modulo_top|g21_adder:inst5|g21_1bitAdder:inst27
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:dealer_rules|g21_Modulo_13:modulo_top|g21_adder:inst5|g21_1bitAdder:inst26
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:dealer_rules|g21_Modulo_13:modulo_top|g21_adder:inst5|g21_1bitAdder:inst25
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:dealer_rules|g21_Modulo_13:modulo_top|g21_adder:inst5|g21_1bitAdder:inst24
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:dealer_rules|g21_Modulo_13:modulo_top|g21_adder:inst5|g21_1bitAdder:inst
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:dealer_rules|g21_Modulo_13:modulo_top|g21_adder:inst4
Cout <= g21_1bitAdder:inst30.Cout
in_1[0] => g21_1bitAdder:inst.IN_1
in_1[1] => g21_1bitAdder:inst24.IN_1
in_1[2] => g21_1bitAdder:inst25.IN_1
in_1[3] => g21_1bitAdder:inst26.IN_1
in_1[4] => g21_1bitAdder:inst27.IN_1
in_1[5] => g21_1bitAdder:inst28.IN_1
in_1[6] => g21_1bitAdder:inst29.IN_1
in_1[7] => g21_1bitAdder:inst30.IN_1
in_2[0] => g21_1bitAdder:inst.IN_2
in_2[1] => g21_1bitAdder:inst24.IN_2
in_2[2] => g21_1bitAdder:inst25.IN_2
in_2[3] => g21_1bitAdder:inst26.IN_2
in_2[4] => g21_1bitAdder:inst27.IN_2
in_2[5] => g21_1bitAdder:inst28.IN_2
in_2[6] => g21_1bitAdder:inst29.IN_2
in_2[7] => g21_1bitAdder:inst30.IN_2
out[0] <= g21_1bitAdder:inst.S
out[1] <= g21_1bitAdder:inst24.S
out[2] <= g21_1bitAdder:inst25.S
out[3] <= g21_1bitAdder:inst26.S
out[4] <= g21_1bitAdder:inst27.S
out[5] <= g21_1bitAdder:inst28.S
out[6] <= g21_1bitAdder:inst29.S
out[7] <= g21_1bitAdder:inst30.S


|g21_lab5_testbed|g21_rules:dealer_rules|g21_Modulo_13:modulo_top|g21_adder:inst4|g21_1bitAdder:inst30
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:dealer_rules|g21_Modulo_13:modulo_top|g21_adder:inst4|g21_1bitAdder:inst29
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:dealer_rules|g21_Modulo_13:modulo_top|g21_adder:inst4|g21_1bitAdder:inst28
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:dealer_rules|g21_Modulo_13:modulo_top|g21_adder:inst4|g21_1bitAdder:inst27
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:dealer_rules|g21_Modulo_13:modulo_top|g21_adder:inst4|g21_1bitAdder:inst26
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:dealer_rules|g21_Modulo_13:modulo_top|g21_adder:inst4|g21_1bitAdder:inst25
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:dealer_rules|g21_Modulo_13:modulo_top|g21_adder:inst4|g21_1bitAdder:inst24
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:dealer_rules|g21_Modulo_13:modulo_top|g21_adder:inst4|g21_1bitAdder:inst
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:dealer_rules|g21_Modulo_13:modulo_top|g21_adder:inst3
Cout <= g21_1bitAdder:inst30.Cout
in_1[0] => g21_1bitAdder:inst.IN_1
in_1[1] => g21_1bitAdder:inst24.IN_1
in_1[2] => g21_1bitAdder:inst25.IN_1
in_1[3] => g21_1bitAdder:inst26.IN_1
in_1[4] => g21_1bitAdder:inst27.IN_1
in_1[5] => g21_1bitAdder:inst28.IN_1
in_1[6] => g21_1bitAdder:inst29.IN_1
in_1[7] => g21_1bitAdder:inst30.IN_1
in_2[0] => g21_1bitAdder:inst.IN_2
in_2[1] => g21_1bitAdder:inst24.IN_2
in_2[2] => g21_1bitAdder:inst25.IN_2
in_2[3] => g21_1bitAdder:inst26.IN_2
in_2[4] => g21_1bitAdder:inst27.IN_2
in_2[5] => g21_1bitAdder:inst28.IN_2
in_2[6] => g21_1bitAdder:inst29.IN_2
in_2[7] => g21_1bitAdder:inst30.IN_2
out[0] <= g21_1bitAdder:inst.S
out[1] <= g21_1bitAdder:inst24.S
out[2] <= g21_1bitAdder:inst25.S
out[3] <= g21_1bitAdder:inst26.S
out[4] <= g21_1bitAdder:inst27.S
out[5] <= g21_1bitAdder:inst28.S
out[6] <= g21_1bitAdder:inst29.S
out[7] <= g21_1bitAdder:inst30.S


|g21_lab5_testbed|g21_rules:dealer_rules|g21_Modulo_13:modulo_top|g21_adder:inst3|g21_1bitAdder:inst30
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:dealer_rules|g21_Modulo_13:modulo_top|g21_adder:inst3|g21_1bitAdder:inst29
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:dealer_rules|g21_Modulo_13:modulo_top|g21_adder:inst3|g21_1bitAdder:inst28
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:dealer_rules|g21_Modulo_13:modulo_top|g21_adder:inst3|g21_1bitAdder:inst27
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:dealer_rules|g21_Modulo_13:modulo_top|g21_adder:inst3|g21_1bitAdder:inst26
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:dealer_rules|g21_Modulo_13:modulo_top|g21_adder:inst3|g21_1bitAdder:inst25
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:dealer_rules|g21_Modulo_13:modulo_top|g21_adder:inst3|g21_1bitAdder:inst24
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:dealer_rules|g21_Modulo_13:modulo_top|g21_adder:inst3|g21_1bitAdder:inst
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:dealer_rules|g21_Modulo_13:modulo_top|g21_adder:inst2
Cout <= g21_1bitAdder:inst30.Cout
in_1[0] => g21_1bitAdder:inst.IN_1
in_1[1] => g21_1bitAdder:inst24.IN_1
in_1[2] => g21_1bitAdder:inst25.IN_1
in_1[3] => g21_1bitAdder:inst26.IN_1
in_1[4] => g21_1bitAdder:inst27.IN_1
in_1[5] => g21_1bitAdder:inst28.IN_1
in_1[6] => g21_1bitAdder:inst29.IN_1
in_1[7] => g21_1bitAdder:inst30.IN_1
in_2[0] => g21_1bitAdder:inst.IN_2
in_2[1] => g21_1bitAdder:inst24.IN_2
in_2[2] => g21_1bitAdder:inst25.IN_2
in_2[3] => g21_1bitAdder:inst26.IN_2
in_2[4] => g21_1bitAdder:inst27.IN_2
in_2[5] => g21_1bitAdder:inst28.IN_2
in_2[6] => g21_1bitAdder:inst29.IN_2
in_2[7] => g21_1bitAdder:inst30.IN_2
out[0] <= g21_1bitAdder:inst.S
out[1] <= g21_1bitAdder:inst24.S
out[2] <= g21_1bitAdder:inst25.S
out[3] <= g21_1bitAdder:inst26.S
out[4] <= g21_1bitAdder:inst27.S
out[5] <= g21_1bitAdder:inst28.S
out[6] <= g21_1bitAdder:inst29.S
out[7] <= g21_1bitAdder:inst30.S


|g21_lab5_testbed|g21_rules:dealer_rules|g21_Modulo_13:modulo_top|g21_adder:inst2|g21_1bitAdder:inst30
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:dealer_rules|g21_Modulo_13:modulo_top|g21_adder:inst2|g21_1bitAdder:inst29
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:dealer_rules|g21_Modulo_13:modulo_top|g21_adder:inst2|g21_1bitAdder:inst28
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:dealer_rules|g21_Modulo_13:modulo_top|g21_adder:inst2|g21_1bitAdder:inst27
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:dealer_rules|g21_Modulo_13:modulo_top|g21_adder:inst2|g21_1bitAdder:inst26
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:dealer_rules|g21_Modulo_13:modulo_top|g21_adder:inst2|g21_1bitAdder:inst25
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:dealer_rules|g21_Modulo_13:modulo_top|g21_adder:inst2|g21_1bitAdder:inst24
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:dealer_rules|g21_Modulo_13:modulo_top|g21_adder:inst2|g21_1bitAdder:inst
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_stack52:inst8
EMPTY <= EMPTY0.DB_MAX_OUTPUT_PORT_TYPE
NUM[0] <= StackCounter_lpm_counter:inst124.q[0]
NUM[1] <= StackCounter_lpm_counter:inst124.q[1]
NUM[2] <= StackCounter_lpm_counter:inst124.q[2]
NUM[3] <= StackCounter_lpm_counter:inst124.q[3]
NUM[4] <= StackCounter_lpm_counter:inst124.q[4]
NUM[5] <= StackCounter_lpm_counter:inst124.q[5]
ENABLE => BUSMUX:inst119.sel
ADDR[0] => BUSMUX:inst113.dataa[0]
ADDR[0] => lpm_mux0:inst114.sel[0]
ADDR[1] => BUSMUX:inst113.dataa[1]
ADDR[1] => lpm_mux0:inst114.sel[1]
ADDR[2] => BUSMUX:inst113.dataa[2]
ADDR[2] => lpm_mux0:inst114.sel[2]
ADDR[3] => BUSMUX:inst113.dataa[3]
ADDR[3] => lpm_mux0:inst114.sel[3]
ADDR[4] => BUSMUX:inst113.dataa[4]
ADDR[4] => lpm_mux0:inst114.sel[4]
ADDR[5] => BUSMUX:inst113.dataa[5]
ADDR[5] => lpm_mux0:inst114.sel[5]
MODE[0] => MODE_Select_lpm_mux:inst118.sel[0]
MODE[1] => MODE_Select_lpm_mux:inst118.sel[1]
CLK => inst126.CLK
CLK => StackCounter_lpm_counter:inst124.clock
CLK => inst116.CLK
CLK => inst129.CLK
CLK => inst110.CLK
CLK => g21_pop_enable:inst104.clk
CLK => LPM_FF:inst.clock
CLK => inst105.CLK
CLK => inst111.CLK
CLK => LPM_FF:inst2.clock
CLK => LPM_FF:inst4.clock
CLK => LPM_FF:inst6.clock
CLK => LPM_FF:inst8.clock
CLK => LPM_FF:inst10.clock
CLK => LPM_FF:inst12.clock
CLK => LPM_FF:inst14.clock
CLK => LPM_FF:inst16.clock
CLK => LPM_FF:inst18.clock
CLK => LPM_FF:inst20.clock
CLK => LPM_FF:inst22.clock
CLK => LPM_FF:inst25.clock
CLK => LPM_FF:inst26.clock
CLK => LPM_FF:inst28.clock
CLK => LPM_FF:inst30.clock
CLK => LPM_FF:inst32.clock
CLK => LPM_FF:inst34.clock
CLK => LPM_FF:inst36.clock
CLK => LPM_FF:inst38.clock
CLK => LPM_FF:inst40.clock
CLK => LPM_FF:inst42.clock
CLK => LPM_FF:inst44.clock
CLK => LPM_FF:inst46.clock
CLK => LPM_FF:inst48.clock
CLK => LPM_FF:inst50.clock
CLK => LPM_FF:inst52.clock
CLK => LPM_FF:inst54.clock
CLK => LPM_FF:inst56.clock
CLK => LPM_FF:inst58.clock
CLK => LPM_FF:inst60.clock
CLK => LPM_FF:inst62.clock
CLK => LPM_FF:inst64.clock
CLK => LPM_FF:inst66.clock
CLK => LPM_FF:inst68.clock
CLK => LPM_FF:inst70.clock
CLK => LPM_FF:inst72.clock
CLK => LPM_FF:inst74.clock
CLK => LPM_FF:inst76.clock
CLK => LPM_FF:inst78.clock
CLK => LPM_FF:inst80.clock
CLK => LPM_FF:inst82.clock
CLK => LPM_FF:inst84.clock
CLK => LPM_FF:inst86.clock
CLK => LPM_FF:inst88.clock
CLK => LPM_FF:inst90.clock
CLK => LPM_FF:inst92.clock
CLK => LPM_FF:inst94.clock
CLK => LPM_FF:inst96.clock
CLK => LPM_FF:inst98.clock
CLK => LPM_FF:inst100.clock
CLK => LPM_FF:inst102.clock
RST => StackCounter_lpm_counter:inst124.aclr
RST => LPM_FF:inst.aclr
RST => LPM_FF:inst2.aclr
RST => LPM_FF:inst4.aclr
RST => LPM_FF:inst6.aclr
RST => LPM_FF:inst8.aclr
RST => LPM_FF:inst10.aclr
RST => LPM_FF:inst12.aclr
RST => LPM_FF:inst14.aclr
RST => LPM_FF:inst16.aclr
RST => LPM_FF:inst18.aclr
RST => LPM_FF:inst20.aclr
RST => LPM_FF:inst22.aclr
RST => LPM_FF:inst25.aclr
RST => LPM_FF:inst26.aclr
RST => LPM_FF:inst28.aclr
RST => LPM_FF:inst30.aclr
RST => LPM_FF:inst32.aclr
RST => LPM_FF:inst34.aclr
RST => LPM_FF:inst36.aclr
RST => LPM_FF:inst38.aclr
RST => LPM_FF:inst40.aclr
RST => LPM_FF:inst42.aclr
RST => LPM_FF:inst44.aclr
RST => LPM_FF:inst46.aclr
RST => LPM_FF:inst48.aclr
RST => LPM_FF:inst50.aclr
RST => LPM_FF:inst52.aclr
RST => LPM_FF:inst54.aclr
RST => LPM_FF:inst56.aclr
RST => LPM_FF:inst58.aclr
RST => LPM_FF:inst60.aclr
RST => LPM_FF:inst62.aclr
RST => LPM_FF:inst64.aclr
RST => LPM_FF:inst66.aclr
RST => LPM_FF:inst68.aclr
RST => LPM_FF:inst70.aclr
RST => LPM_FF:inst72.aclr
RST => LPM_FF:inst74.aclr
RST => LPM_FF:inst76.aclr
RST => LPM_FF:inst78.aclr
RST => LPM_FF:inst80.aclr
RST => LPM_FF:inst82.aclr
RST => LPM_FF:inst84.aclr
RST => LPM_FF:inst86.aclr
RST => LPM_FF:inst88.aclr
RST => LPM_FF:inst90.aclr
RST => LPM_FF:inst92.aclr
RST => LPM_FF:inst94.aclr
RST => LPM_FF:inst96.aclr
RST => LPM_FF:inst98.aclr
RST => LPM_FF:inst100.aclr
RST => LPM_FF:inst102.aclr
FULL <= FULL0.DB_MAX_OUTPUT_PORT_TYPE
sset <= inst129.DB_MAX_OUTPUT_PORT_TYPE
en[0] <= g21_pop_enable:inst104.P_EN[0]
en[1] <= g21_pop_enable:inst104.P_EN[1]
en[2] <= g21_pop_enable:inst104.P_EN[2]
en[3] <= g21_pop_enable:inst104.P_EN[3]
en[4] <= g21_pop_enable:inst104.P_EN[4]
en[5] <= g21_pop_enable:inst104.P_EN[5]
en[6] <= g21_pop_enable:inst104.P_EN[6]
en[7] <= g21_pop_enable:inst104.P_EN[7]
en[8] <= g21_pop_enable:inst104.P_EN[8]
en[9] <= g21_pop_enable:inst104.P_EN[9]
en[10] <= g21_pop_enable:inst104.P_EN[10]
en[11] <= g21_pop_enable:inst104.P_EN[11]
en[12] <= g21_pop_enable:inst104.P_EN[12]
en[13] <= g21_pop_enable:inst104.P_EN[13]
en[14] <= g21_pop_enable:inst104.P_EN[14]
en[15] <= g21_pop_enable:inst104.P_EN[15]
en[16] <= g21_pop_enable:inst104.P_EN[16]
en[17] <= g21_pop_enable:inst104.P_EN[17]
en[18] <= g21_pop_enable:inst104.P_EN[18]
en[19] <= g21_pop_enable:inst104.P_EN[19]
en[20] <= g21_pop_enable:inst104.P_EN[20]
en[21] <= g21_pop_enable:inst104.P_EN[21]
en[22] <= g21_pop_enable:inst104.P_EN[22]
en[23] <= g21_pop_enable:inst104.P_EN[23]
en[24] <= g21_pop_enable:inst104.P_EN[24]
en[25] <= g21_pop_enable:inst104.P_EN[25]
en[26] <= g21_pop_enable:inst104.P_EN[26]
en[27] <= g21_pop_enable:inst104.P_EN[27]
en[28] <= g21_pop_enable:inst104.P_EN[28]
en[29] <= g21_pop_enable:inst104.P_EN[29]
en[30] <= g21_pop_enable:inst104.P_EN[30]
en[31] <= g21_pop_enable:inst104.P_EN[31]
en[32] <= g21_pop_enable:inst104.P_EN[32]
en[33] <= g21_pop_enable:inst104.P_EN[33]
en[34] <= g21_pop_enable:inst104.P_EN[34]
en[35] <= g21_pop_enable:inst104.P_EN[35]
en[36] <= g21_pop_enable:inst104.P_EN[36]
en[37] <= g21_pop_enable:inst104.P_EN[37]
en[38] <= g21_pop_enable:inst104.P_EN[38]
en[39] <= g21_pop_enable:inst104.P_EN[39]
en[40] <= g21_pop_enable:inst104.P_EN[40]
en[41] <= g21_pop_enable:inst104.P_EN[41]
en[42] <= g21_pop_enable:inst104.P_EN[42]
en[43] <= g21_pop_enable:inst104.P_EN[43]
en[44] <= g21_pop_enable:inst104.P_EN[44]
en[45] <= g21_pop_enable:inst104.P_EN[45]
en[46] <= g21_pop_enable:inst104.P_EN[46]
en[47] <= g21_pop_enable:inst104.P_EN[47]
en[48] <= g21_pop_enable:inst104.P_EN[48]
en[49] <= g21_pop_enable:inst104.P_EN[49]
en[50] <= g21_pop_enable:inst104.P_EN[50]
en[51] <= g21_pop_enable:inst104.P_EN[51]
VALUE[0] <= lpm_mux0:inst114.result[0]
VALUE[1] <= lpm_mux0:inst114.result[1]
VALUE[2] <= lpm_mux0:inst114.result[2]
VALUE[3] <= lpm_mux0:inst114.result[3]
VALUE[4] <= lpm_mux0:inst114.result[4]
VALUE[5] <= lpm_mux0:inst114.result[5]
DATA[0] => BUSMUX:inst1.dataa[0]
DATA[1] => BUSMUX:inst1.dataa[1]
DATA[2] => BUSMUX:inst1.dataa[2]
DATA[3] => BUSMUX:inst1.dataa[3]
DATA[4] => BUSMUX:inst1.dataa[4]
DATA[5] => BUSMUX:inst1.dataa[5]


|g21_lab5_testbed|g21_stack52:inst8|g21_comp7:inst125
AeqB <= inst9.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst6.IN0
A[1] => inst5.IN0
A[2] => inst4.IN0
A[3] => inst3.IN0
A[4] => inst2.IN0
A[5] => inst1.IN0
A[6] => inst.IN0
B[0] => inst6.IN1
B[1] => inst5.IN1
B[2] => inst4.IN1
B[3] => inst3.IN1
B[4] => inst2.IN1
B[5] => inst1.IN1
B[6] => inst.IN1


|g21_lab5_testbed|g21_stack52:inst8|StackCounter_lpm_counter:inst124
aclr => lpm_counter:LPM_COUNTER_component.aclr
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
sset => lpm_counter:LPM_COUNTER_component.sset
updown => lpm_counter:LPM_COUNTER_component.updown
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]
q[4] <= lpm_counter:LPM_COUNTER_component.q[4]
q[5] <= lpm_counter:LPM_COUNTER_component.q[5]


|g21_lab5_testbed|g21_stack52:inst8|StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component
clock => cntr_p5j:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_p5j:auto_generated.cnt_en
updown => cntr_p5j:auto_generated.updown
aclr => cntr_p5j:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => cntr_p5j:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_p5j:auto_generated.q[0]
q[1] <= cntr_p5j:auto_generated.q[1]
q[2] <= cntr_p5j:auto_generated.q[2]
q[3] <= cntr_p5j:auto_generated.q[3]
q[4] <= cntr_p5j:auto_generated.q[4]
q[5] <= cntr_p5j:auto_generated.q[5]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|g21_lab5_testbed|g21_stack52:inst8|StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
sset => _.IN1
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst119
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst119|lpm_mux:$00000
data[0][0] => mux_5oc:auto_generated.data[0]
data[0][1] => mux_5oc:auto_generated.data[1]
data[0][2] => mux_5oc:auto_generated.data[2]
data[0][3] => mux_5oc:auto_generated.data[3]
data[0][4] => mux_5oc:auto_generated.data[4]
data[0][5] => mux_5oc:auto_generated.data[5]
data[0][6] => mux_5oc:auto_generated.data[6]
data[0][7] => mux_5oc:auto_generated.data[7]
data[0][8] => mux_5oc:auto_generated.data[8]
data[0][9] => mux_5oc:auto_generated.data[9]
data[1][0] => mux_5oc:auto_generated.data[10]
data[1][1] => mux_5oc:auto_generated.data[11]
data[1][2] => mux_5oc:auto_generated.data[12]
data[1][3] => mux_5oc:auto_generated.data[13]
data[1][4] => mux_5oc:auto_generated.data[14]
data[1][5] => mux_5oc:auto_generated.data[15]
data[1][6] => mux_5oc:auto_generated.data[16]
data[1][7] => mux_5oc:auto_generated.data[17]
data[1][8] => mux_5oc:auto_generated.data[18]
data[1][9] => mux_5oc:auto_generated.data[19]
sel[0] => mux_5oc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_5oc:auto_generated.result[0]
result[1] <= mux_5oc:auto_generated.result[1]
result[2] <= mux_5oc:auto_generated.result[2]
result[3] <= mux_5oc:auto_generated.result[3]
result[4] <= mux_5oc:auto_generated.result[4]
result[5] <= mux_5oc:auto_generated.result[5]
result[6] <= mux_5oc:auto_generated.result[6]
result[7] <= mux_5oc:auto_generated.result[7]
result[8] <= mux_5oc:auto_generated.result[8]
result[9] <= mux_5oc:auto_generated.result[9]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst119|lpm_mux:$00000|mux_5oc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[0].IN1
data[11] => result_node[1].IN1
data[12] => result_node[2].IN1
data[13] => result_node[3].IN1
data[14] => result_node[4].IN1
data[15] => result_node[5].IN1
data[16] => result_node[6].IN1
data[17] => result_node[7].IN1
data[18] => result_node[8].IN1
data[19] => result_node[9].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|NOP_lpm_constant:inst106
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]
result[6] <= lpm_constant:LPM_CONSTANT_component.result[6]
result[7] <= lpm_constant:LPM_CONSTANT_component.result[7]
result[8] <= lpm_constant:LPM_CONSTANT_component.result[8]
result[9] <= lpm_constant:LPM_CONSTANT_component.result[9]


|g21_lab5_testbed|g21_stack52:inst8|NOP_lpm_constant:inst106|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>


|g21_lab5_testbed|g21_stack52:inst8|MODE_Select_lpm_mux:inst118
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data2x[4] => LPM_MUX:LPM_MUX_component.DATA[2][4]
data2x[5] => LPM_MUX:LPM_MUX_component.DATA[2][5]
data2x[6] => LPM_MUX:LPM_MUX_component.DATA[2][6]
data2x[7] => LPM_MUX:LPM_MUX_component.DATA[2][7]
data2x[8] => LPM_MUX:LPM_MUX_component.DATA[2][8]
data2x[9] => LPM_MUX:LPM_MUX_component.DATA[2][9]
data3x[0] => LPM_MUX:LPM_MUX_component.DATA[3][0]
data3x[1] => LPM_MUX:LPM_MUX_component.DATA[3][1]
data3x[2] => LPM_MUX:LPM_MUX_component.DATA[3][2]
data3x[3] => LPM_MUX:LPM_MUX_component.DATA[3][3]
data3x[4] => LPM_MUX:LPM_MUX_component.DATA[3][4]
data3x[5] => LPM_MUX:LPM_MUX_component.DATA[3][5]
data3x[6] => LPM_MUX:LPM_MUX_component.DATA[3][6]
data3x[7] => LPM_MUX:LPM_MUX_component.DATA[3][7]
data3x[8] => LPM_MUX:LPM_MUX_component.DATA[3][8]
data3x[9] => LPM_MUX:LPM_MUX_component.DATA[3][9]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]


|g21_lab5_testbed|g21_stack52:inst8|MODE_Select_lpm_mux:inst118|lpm_mux:LPM_MUX_component
data[0][0] => mux_j4e:auto_generated.data[0]
data[0][1] => mux_j4e:auto_generated.data[1]
data[0][2] => mux_j4e:auto_generated.data[2]
data[0][3] => mux_j4e:auto_generated.data[3]
data[0][4] => mux_j4e:auto_generated.data[4]
data[0][5] => mux_j4e:auto_generated.data[5]
data[0][6] => mux_j4e:auto_generated.data[6]
data[0][7] => mux_j4e:auto_generated.data[7]
data[0][8] => mux_j4e:auto_generated.data[8]
data[0][9] => mux_j4e:auto_generated.data[9]
data[1][0] => mux_j4e:auto_generated.data[10]
data[1][1] => mux_j4e:auto_generated.data[11]
data[1][2] => mux_j4e:auto_generated.data[12]
data[1][3] => mux_j4e:auto_generated.data[13]
data[1][4] => mux_j4e:auto_generated.data[14]
data[1][5] => mux_j4e:auto_generated.data[15]
data[1][6] => mux_j4e:auto_generated.data[16]
data[1][7] => mux_j4e:auto_generated.data[17]
data[1][8] => mux_j4e:auto_generated.data[18]
data[1][9] => mux_j4e:auto_generated.data[19]
data[2][0] => mux_j4e:auto_generated.data[20]
data[2][1] => mux_j4e:auto_generated.data[21]
data[2][2] => mux_j4e:auto_generated.data[22]
data[2][3] => mux_j4e:auto_generated.data[23]
data[2][4] => mux_j4e:auto_generated.data[24]
data[2][5] => mux_j4e:auto_generated.data[25]
data[2][6] => mux_j4e:auto_generated.data[26]
data[2][7] => mux_j4e:auto_generated.data[27]
data[2][8] => mux_j4e:auto_generated.data[28]
data[2][9] => mux_j4e:auto_generated.data[29]
data[3][0] => mux_j4e:auto_generated.data[30]
data[3][1] => mux_j4e:auto_generated.data[31]
data[3][2] => mux_j4e:auto_generated.data[32]
data[3][3] => mux_j4e:auto_generated.data[33]
data[3][4] => mux_j4e:auto_generated.data[34]
data[3][5] => mux_j4e:auto_generated.data[35]
data[3][6] => mux_j4e:auto_generated.data[36]
data[3][7] => mux_j4e:auto_generated.data[37]
data[3][8] => mux_j4e:auto_generated.data[38]
data[3][9] => mux_j4e:auto_generated.data[39]
sel[0] => mux_j4e:auto_generated.sel[0]
sel[1] => mux_j4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_j4e:auto_generated.result[0]
result[1] <= mux_j4e:auto_generated.result[1]
result[2] <= mux_j4e:auto_generated.result[2]
result[3] <= mux_j4e:auto_generated.result[3]
result[4] <= mux_j4e:auto_generated.result[4]
result[5] <= mux_j4e:auto_generated.result[5]
result[6] <= mux_j4e:auto_generated.result[6]
result[7] <= mux_j4e:auto_generated.result[7]
result[8] <= mux_j4e:auto_generated.result[8]
result[9] <= mux_j4e:auto_generated.result[9]


|g21_lab5_testbed|g21_stack52:inst8|MODE_Select_lpm_mux:inst118|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[29] => _.IN1
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|INIT_lpm_constant:inst107
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]
result[6] <= lpm_constant:LPM_CONSTANT_component.result[6]
result[7] <= lpm_constant:LPM_CONSTANT_component.result[7]
result[8] <= lpm_constant:LPM_CONSTANT_component.result[8]
result[9] <= lpm_constant:LPM_CONSTANT_component.result[9]


|g21_lab5_testbed|g21_stack52:inst8|INIT_lpm_constant:inst107|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <VCC>
result[9] <= <GND>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst113
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst113|lpm_mux:$00000
data[0][0] => mux_5oc:auto_generated.data[0]
data[0][1] => mux_5oc:auto_generated.data[1]
data[0][2] => mux_5oc:auto_generated.data[2]
data[0][3] => mux_5oc:auto_generated.data[3]
data[0][4] => mux_5oc:auto_generated.data[4]
data[0][5] => mux_5oc:auto_generated.data[5]
data[0][6] => mux_5oc:auto_generated.data[6]
data[0][7] => mux_5oc:auto_generated.data[7]
data[0][8] => mux_5oc:auto_generated.data[8]
data[0][9] => mux_5oc:auto_generated.data[9]
data[1][0] => mux_5oc:auto_generated.data[10]
data[1][1] => mux_5oc:auto_generated.data[11]
data[1][2] => mux_5oc:auto_generated.data[12]
data[1][3] => mux_5oc:auto_generated.data[13]
data[1][4] => mux_5oc:auto_generated.data[14]
data[1][5] => mux_5oc:auto_generated.data[15]
data[1][6] => mux_5oc:auto_generated.data[16]
data[1][7] => mux_5oc:auto_generated.data[17]
data[1][8] => mux_5oc:auto_generated.data[18]
data[1][9] => mux_5oc:auto_generated.data[19]
sel[0] => mux_5oc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_5oc:auto_generated.result[0]
result[1] <= mux_5oc:auto_generated.result[1]
result[2] <= mux_5oc:auto_generated.result[2]
result[3] <= mux_5oc:auto_generated.result[3]
result[4] <= mux_5oc:auto_generated.result[4]
result[5] <= mux_5oc:auto_generated.result[5]
result[6] <= mux_5oc:auto_generated.result[6]
result[7] <= mux_5oc:auto_generated.result[7]
result[8] <= mux_5oc:auto_generated.result[8]
result[9] <= mux_5oc:auto_generated.result[9]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst113|lpm_mux:$00000|mux_5oc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[0].IN1
data[11] => result_node[1].IN1
data[12] => result_node[2].IN1
data[13] => result_node[3].IN1
data[14] => result_node[4].IN1
data[15] => result_node[5].IN1
data[16] => result_node[6].IN1
data[17] => result_node[7].IN1
data[18] => result_node[8].IN1
data[19] => result_node[9].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|POP_lpm_constant:inst108
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]
result[6] <= lpm_constant:LPM_CONSTANT_component.result[6]
result[7] <= lpm_constant:LPM_CONSTANT_component.result[7]
result[8] <= lpm_constant:LPM_CONSTANT_component.result[8]
result[9] <= lpm_constant:LPM_CONSTANT_component.result[9]


|g21_lab5_testbed|g21_stack52:inst8|POP_lpm_constant:inst108|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst115
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst115|lpm_mux:$00000
data[0][0] => mux_5oc:auto_generated.data[0]
data[0][1] => mux_5oc:auto_generated.data[1]
data[0][2] => mux_5oc:auto_generated.data[2]
data[0][3] => mux_5oc:auto_generated.data[3]
data[0][4] => mux_5oc:auto_generated.data[4]
data[0][5] => mux_5oc:auto_generated.data[5]
data[0][6] => mux_5oc:auto_generated.data[6]
data[0][7] => mux_5oc:auto_generated.data[7]
data[0][8] => mux_5oc:auto_generated.data[8]
data[0][9] => mux_5oc:auto_generated.data[9]
data[1][0] => mux_5oc:auto_generated.data[10]
data[1][1] => mux_5oc:auto_generated.data[11]
data[1][2] => mux_5oc:auto_generated.data[12]
data[1][3] => mux_5oc:auto_generated.data[13]
data[1][4] => mux_5oc:auto_generated.data[14]
data[1][5] => mux_5oc:auto_generated.data[15]
data[1][6] => mux_5oc:auto_generated.data[16]
data[1][7] => mux_5oc:auto_generated.data[17]
data[1][8] => mux_5oc:auto_generated.data[18]
data[1][9] => mux_5oc:auto_generated.data[19]
sel[0] => mux_5oc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_5oc:auto_generated.result[0]
result[1] <= mux_5oc:auto_generated.result[1]
result[2] <= mux_5oc:auto_generated.result[2]
result[3] <= mux_5oc:auto_generated.result[3]
result[4] <= mux_5oc:auto_generated.result[4]
result[5] <= mux_5oc:auto_generated.result[5]
result[6] <= mux_5oc:auto_generated.result[6]
result[7] <= mux_5oc:auto_generated.result[7]
result[8] <= mux_5oc:auto_generated.result[8]
result[9] <= mux_5oc:auto_generated.result[9]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst115|lpm_mux:$00000|mux_5oc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[0].IN1
data[11] => result_node[1].IN1
data[12] => result_node[2].IN1
data[13] => result_node[3].IN1
data[14] => result_node[4].IN1
data[15] => result_node[5].IN1
data[16] => result_node[6].IN1
data[17] => result_node[7].IN1
data[18] => result_node[8].IN1
data[19] => result_node[9].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|g21_comp7:inst128
AeqB <= inst9.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst6.IN0
A[1] => inst5.IN0
A[2] => inst4.IN0
A[3] => inst3.IN0
A[4] => inst2.IN0
A[5] => inst1.IN0
A[6] => inst.IN0
B[0] => inst6.IN1
B[1] => inst5.IN1
B[2] => inst4.IN1
B[3] => inst3.IN1
B[4] => inst2.IN1
B[5] => inst1.IN1
B[6] => inst.IN1


|g21_lab5_testbed|g21_stack52:inst8|a52_lpm_constant:inst127
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]
result[6] <= lpm_constant:LPM_CONSTANT_component.result[6]


|g21_lab5_testbed|g21_stack52:inst8|a52_lpm_constant:inst127|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <VCC>
result[6] <= <GND>


|g21_lab5_testbed|g21_stack52:inst8|PUSH_lpm_constant:inst109
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]
result[6] <= lpm_constant:LPM_CONSTANT_component.result[6]
result[7] <= lpm_constant:LPM_CONSTANT_component.result[7]
result[8] <= lpm_constant:LPM_CONSTANT_component.result[8]
result[9] <= lpm_constant:LPM_CONSTANT_component.result[9]


|g21_lab5_testbed|g21_stack52:inst8|PUSH_lpm_constant:inst109|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <VCC>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <GND>


|g21_lab5_testbed|g21_stack52:inst8|g21_pop_enable:inst104
N[0] => g21_lab2_rom1:R1.address[0]
N[1] => g21_lab2_rom1:R1.address[1]
N[2] => g21_lab2_rom1:R1.address[2]
N[3] => g21_lab2_rom1:R1.address[3]
N[4] => g21_lab2_rom1:R1.address[4]
N[5] => g21_lab2_rom1:R1.address[5]
P_EN[0] <= g21_lab2_rom1:R1.q[0]
P_EN[1] <= g21_lab2_rom1:R1.q[1]
P_EN[2] <= g21_lab2_rom1:R1.q[2]
P_EN[3] <= g21_lab2_rom1:R1.q[3]
P_EN[4] <= g21_lab2_rom1:R1.q[4]
P_EN[5] <= g21_lab2_rom1:R1.q[5]
P_EN[6] <= g21_lab2_rom1:R1.q[6]
P_EN[7] <= g21_lab2_rom1:R1.q[7]
P_EN[8] <= g21_lab2_rom1:R1.q[8]
P_EN[9] <= g21_lab2_rom1:R1.q[9]
P_EN[10] <= g21_lab2_rom1:R1.q[10]
P_EN[11] <= g21_lab2_rom1:R1.q[11]
P_EN[12] <= g21_lab2_rom1:R1.q[12]
P_EN[13] <= g21_lab2_rom1:R1.q[13]
P_EN[14] <= g21_lab2_rom1:R1.q[14]
P_EN[15] <= g21_lab2_rom1:R1.q[15]
P_EN[16] <= g21_lab2_rom1:R1.q[16]
P_EN[17] <= g21_lab2_rom1:R1.q[17]
P_EN[18] <= g21_lab2_rom1:R1.q[18]
P_EN[19] <= g21_lab2_rom1:R1.q[19]
P_EN[20] <= g21_lab2_rom1:R1.q[20]
P_EN[21] <= g21_lab2_rom1:R1.q[21]
P_EN[22] <= g21_lab2_rom1:R1.q[22]
P_EN[23] <= g21_lab2_rom1:R1.q[23]
P_EN[24] <= g21_lab2_rom1:R1.q[24]
P_EN[25] <= g21_lab2_rom1:R1.q[25]
P_EN[26] <= g21_lab2_rom1:R1.q[26]
P_EN[27] <= g21_lab2_rom1:R1.q[27]
P_EN[28] <= g21_lab2_rom1:R1.q[28]
P_EN[29] <= g21_lab2_rom1:R1.q[29]
P_EN[30] <= g21_lab2_rom1:R1.q[30]
P_EN[31] <= g21_lab2_rom1:R1.q[31]
P_EN[32] <= g21_lab2_rom1:R1.q[32]
P_EN[33] <= g21_lab2_rom1:R1.q[33]
P_EN[34] <= g21_lab2_rom1:R1.q[34]
P_EN[35] <= g21_lab2_rom1:R1.q[35]
P_EN[36] <= g21_lab2_rom1:R1.q[36]
P_EN[37] <= g21_lab2_rom1:R1.q[37]
P_EN[38] <= g21_lab2_rom1:R1.q[38]
P_EN[39] <= g21_lab2_rom1:R1.q[39]
P_EN[40] <= g21_lab2_rom1:R1.q[40]
P_EN[41] <= g21_lab2_rom1:R1.q[41]
P_EN[42] <= g21_lab2_rom1:R1.q[42]
P_EN[43] <= g21_lab2_rom1:R1.q[43]
P_EN[44] <= g21_lab2_rom1:R1.q[44]
P_EN[45] <= g21_lab2_rom1:R1.q[45]
P_EN[46] <= g21_lab2_rom1:R1.q[46]
P_EN[47] <= g21_lab2_rom1:R1.q[47]
P_EN[48] <= g21_lab2_rom1:R1.q[48]
P_EN[49] <= g21_lab2_rom1:R1.q[49]
P_EN[50] <= g21_lab2_rom1:R1.q[50]
P_EN[51] <= g21_lab2_rom1:R1.q[51]
clk => g21_lab2_rom1:R1.clock


|g21_lab5_testbed|g21_stack52:inst8|g21_pop_enable:inst104|g21_lab2_rom1:R1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]
q[32] <= altsyncram:altsyncram_component.q_a[32]
q[33] <= altsyncram:altsyncram_component.q_a[33]
q[34] <= altsyncram:altsyncram_component.q_a[34]
q[35] <= altsyncram:altsyncram_component.q_a[35]
q[36] <= altsyncram:altsyncram_component.q_a[36]
q[37] <= altsyncram:altsyncram_component.q_a[37]
q[38] <= altsyncram:altsyncram_component.q_a[38]
q[39] <= altsyncram:altsyncram_component.q_a[39]
q[40] <= altsyncram:altsyncram_component.q_a[40]
q[41] <= altsyncram:altsyncram_component.q_a[41]
q[42] <= altsyncram:altsyncram_component.q_a[42]
q[43] <= altsyncram:altsyncram_component.q_a[43]
q[44] <= altsyncram:altsyncram_component.q_a[44]
q[45] <= altsyncram:altsyncram_component.q_a[45]
q[46] <= altsyncram:altsyncram_component.q_a[46]
q[47] <= altsyncram:altsyncram_component.q_a[47]
q[48] <= altsyncram:altsyncram_component.q_a[48]
q[49] <= altsyncram:altsyncram_component.q_a[49]
q[50] <= altsyncram:altsyncram_component.q_a[50]
q[51] <= altsyncram:altsyncram_component.q_a[51]


|g21_lab5_testbed|g21_stack52:inst8|g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_a[32] => ~NO_FANOUT~
data_a[33] => ~NO_FANOUT~
data_a[34] => ~NO_FANOUT~
data_a[35] => ~NO_FANOUT~
data_a[36] => ~NO_FANOUT~
data_a[37] => ~NO_FANOUT~
data_a[38] => ~NO_FANOUT~
data_a[39] => ~NO_FANOUT~
data_a[40] => ~NO_FANOUT~
data_a[41] => ~NO_FANOUT~
data_a[42] => ~NO_FANOUT~
data_a[43] => ~NO_FANOUT~
data_a[44] => ~NO_FANOUT~
data_a[45] => ~NO_FANOUT~
data_a[46] => ~NO_FANOUT~
data_a[47] => ~NO_FANOUT~
data_a[48] => ~NO_FANOUT~
data_a[49] => ~NO_FANOUT~
data_a[50] => ~NO_FANOUT~
data_a[51] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_q371:auto_generated.address_a[0]
address_a[1] => altsyncram_q371:auto_generated.address_a[1]
address_a[2] => altsyncram_q371:auto_generated.address_a[2]
address_a[3] => altsyncram_q371:auto_generated.address_a[3]
address_a[4] => altsyncram_q371:auto_generated.address_a[4]
address_a[5] => altsyncram_q371:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_q371:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_q371:auto_generated.q_a[0]
q_a[1] <= altsyncram_q371:auto_generated.q_a[1]
q_a[2] <= altsyncram_q371:auto_generated.q_a[2]
q_a[3] <= altsyncram_q371:auto_generated.q_a[3]
q_a[4] <= altsyncram_q371:auto_generated.q_a[4]
q_a[5] <= altsyncram_q371:auto_generated.q_a[5]
q_a[6] <= altsyncram_q371:auto_generated.q_a[6]
q_a[7] <= altsyncram_q371:auto_generated.q_a[7]
q_a[8] <= altsyncram_q371:auto_generated.q_a[8]
q_a[9] <= altsyncram_q371:auto_generated.q_a[9]
q_a[10] <= altsyncram_q371:auto_generated.q_a[10]
q_a[11] <= altsyncram_q371:auto_generated.q_a[11]
q_a[12] <= altsyncram_q371:auto_generated.q_a[12]
q_a[13] <= altsyncram_q371:auto_generated.q_a[13]
q_a[14] <= altsyncram_q371:auto_generated.q_a[14]
q_a[15] <= altsyncram_q371:auto_generated.q_a[15]
q_a[16] <= altsyncram_q371:auto_generated.q_a[16]
q_a[17] <= altsyncram_q371:auto_generated.q_a[17]
q_a[18] <= altsyncram_q371:auto_generated.q_a[18]
q_a[19] <= altsyncram_q371:auto_generated.q_a[19]
q_a[20] <= altsyncram_q371:auto_generated.q_a[20]
q_a[21] <= altsyncram_q371:auto_generated.q_a[21]
q_a[22] <= altsyncram_q371:auto_generated.q_a[22]
q_a[23] <= altsyncram_q371:auto_generated.q_a[23]
q_a[24] <= altsyncram_q371:auto_generated.q_a[24]
q_a[25] <= altsyncram_q371:auto_generated.q_a[25]
q_a[26] <= altsyncram_q371:auto_generated.q_a[26]
q_a[27] <= altsyncram_q371:auto_generated.q_a[27]
q_a[28] <= altsyncram_q371:auto_generated.q_a[28]
q_a[29] <= altsyncram_q371:auto_generated.q_a[29]
q_a[30] <= altsyncram_q371:auto_generated.q_a[30]
q_a[31] <= altsyncram_q371:auto_generated.q_a[31]
q_a[32] <= altsyncram_q371:auto_generated.q_a[32]
q_a[33] <= altsyncram_q371:auto_generated.q_a[33]
q_a[34] <= altsyncram_q371:auto_generated.q_a[34]
q_a[35] <= altsyncram_q371:auto_generated.q_a[35]
q_a[36] <= altsyncram_q371:auto_generated.q_a[36]
q_a[37] <= altsyncram_q371:auto_generated.q_a[37]
q_a[38] <= altsyncram_q371:auto_generated.q_a[38]
q_a[39] <= altsyncram_q371:auto_generated.q_a[39]
q_a[40] <= altsyncram_q371:auto_generated.q_a[40]
q_a[41] <= altsyncram_q371:auto_generated.q_a[41]
q_a[42] <= altsyncram_q371:auto_generated.q_a[42]
q_a[43] <= altsyncram_q371:auto_generated.q_a[43]
q_a[44] <= altsyncram_q371:auto_generated.q_a[44]
q_a[45] <= altsyncram_q371:auto_generated.q_a[45]
q_a[46] <= altsyncram_q371:auto_generated.q_a[46]
q_a[47] <= altsyncram_q371:auto_generated.q_a[47]
q_a[48] <= altsyncram_q371:auto_generated.q_a[48]
q_a[49] <= altsyncram_q371:auto_generated.q_a[49]
q_a[50] <= altsyncram_q371:auto_generated.q_a[50]
q_a[51] <= altsyncram_q371:auto_generated.q_a[51]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|g21_lab5_testbed|g21_stack52:inst8|g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_a[36] <= ram_block1a36.PORTADATAOUT
q_a[37] <= ram_block1a37.PORTADATAOUT
q_a[38] <= ram_block1a38.PORTADATAOUT
q_a[39] <= ram_block1a39.PORTADATAOUT
q_a[40] <= ram_block1a40.PORTADATAOUT
q_a[41] <= ram_block1a41.PORTADATAOUT
q_a[42] <= ram_block1a42.PORTADATAOUT
q_a[43] <= ram_block1a43.PORTADATAOUT
q_a[44] <= ram_block1a44.PORTADATAOUT
q_a[45] <= ram_block1a45.PORTADATAOUT
q_a[46] <= ram_block1a46.PORTADATAOUT
q_a[47] <= ram_block1a47.PORTADATAOUT
q_a[48] <= ram_block1a48.PORTADATAOUT
q_a[49] <= ram_block1a49.PORTADATAOUT
q_a[50] <= ram_block1a50.PORTADATAOUT
q_a[51] <= ram_block1a51.PORTADATAOUT


|g21_lab5_testbed|g21_stack52:inst8|lpm_mux0:inst114
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data10x[0] => LPM_MUX:LPM_MUX_component.DATA[10][0]
data10x[1] => LPM_MUX:LPM_MUX_component.DATA[10][1]
data10x[2] => LPM_MUX:LPM_MUX_component.DATA[10][2]
data10x[3] => LPM_MUX:LPM_MUX_component.DATA[10][3]
data10x[4] => LPM_MUX:LPM_MUX_component.DATA[10][4]
data10x[5] => LPM_MUX:LPM_MUX_component.DATA[10][5]
data11x[0] => LPM_MUX:LPM_MUX_component.DATA[11][0]
data11x[1] => LPM_MUX:LPM_MUX_component.DATA[11][1]
data11x[2] => LPM_MUX:LPM_MUX_component.DATA[11][2]
data11x[3] => LPM_MUX:LPM_MUX_component.DATA[11][3]
data11x[4] => LPM_MUX:LPM_MUX_component.DATA[11][4]
data11x[5] => LPM_MUX:LPM_MUX_component.DATA[11][5]
data12x[0] => LPM_MUX:LPM_MUX_component.DATA[12][0]
data12x[1] => LPM_MUX:LPM_MUX_component.DATA[12][1]
data12x[2] => LPM_MUX:LPM_MUX_component.DATA[12][2]
data12x[3] => LPM_MUX:LPM_MUX_component.DATA[12][3]
data12x[4] => LPM_MUX:LPM_MUX_component.DATA[12][4]
data12x[5] => LPM_MUX:LPM_MUX_component.DATA[12][5]
data13x[0] => LPM_MUX:LPM_MUX_component.DATA[13][0]
data13x[1] => LPM_MUX:LPM_MUX_component.DATA[13][1]
data13x[2] => LPM_MUX:LPM_MUX_component.DATA[13][2]
data13x[3] => LPM_MUX:LPM_MUX_component.DATA[13][3]
data13x[4] => LPM_MUX:LPM_MUX_component.DATA[13][4]
data13x[5] => LPM_MUX:LPM_MUX_component.DATA[13][5]
data14x[0] => LPM_MUX:LPM_MUX_component.DATA[14][0]
data14x[1] => LPM_MUX:LPM_MUX_component.DATA[14][1]
data14x[2] => LPM_MUX:LPM_MUX_component.DATA[14][2]
data14x[3] => LPM_MUX:LPM_MUX_component.DATA[14][3]
data14x[4] => LPM_MUX:LPM_MUX_component.DATA[14][4]
data14x[5] => LPM_MUX:LPM_MUX_component.DATA[14][5]
data15x[0] => LPM_MUX:LPM_MUX_component.DATA[15][0]
data15x[1] => LPM_MUX:LPM_MUX_component.DATA[15][1]
data15x[2] => LPM_MUX:LPM_MUX_component.DATA[15][2]
data15x[3] => LPM_MUX:LPM_MUX_component.DATA[15][3]
data15x[4] => LPM_MUX:LPM_MUX_component.DATA[15][4]
data15x[5] => LPM_MUX:LPM_MUX_component.DATA[15][5]
data16x[0] => LPM_MUX:LPM_MUX_component.DATA[16][0]
data16x[1] => LPM_MUX:LPM_MUX_component.DATA[16][1]
data16x[2] => LPM_MUX:LPM_MUX_component.DATA[16][2]
data16x[3] => LPM_MUX:LPM_MUX_component.DATA[16][3]
data16x[4] => LPM_MUX:LPM_MUX_component.DATA[16][4]
data16x[5] => LPM_MUX:LPM_MUX_component.DATA[16][5]
data17x[0] => LPM_MUX:LPM_MUX_component.DATA[17][0]
data17x[1] => LPM_MUX:LPM_MUX_component.DATA[17][1]
data17x[2] => LPM_MUX:LPM_MUX_component.DATA[17][2]
data17x[3] => LPM_MUX:LPM_MUX_component.DATA[17][3]
data17x[4] => LPM_MUX:LPM_MUX_component.DATA[17][4]
data17x[5] => LPM_MUX:LPM_MUX_component.DATA[17][5]
data18x[0] => LPM_MUX:LPM_MUX_component.DATA[18][0]
data18x[1] => LPM_MUX:LPM_MUX_component.DATA[18][1]
data18x[2] => LPM_MUX:LPM_MUX_component.DATA[18][2]
data18x[3] => LPM_MUX:LPM_MUX_component.DATA[18][3]
data18x[4] => LPM_MUX:LPM_MUX_component.DATA[18][4]
data18x[5] => LPM_MUX:LPM_MUX_component.DATA[18][5]
data19x[0] => LPM_MUX:LPM_MUX_component.DATA[19][0]
data19x[1] => LPM_MUX:LPM_MUX_component.DATA[19][1]
data19x[2] => LPM_MUX:LPM_MUX_component.DATA[19][2]
data19x[3] => LPM_MUX:LPM_MUX_component.DATA[19][3]
data19x[4] => LPM_MUX:LPM_MUX_component.DATA[19][4]
data19x[5] => LPM_MUX:LPM_MUX_component.DATA[19][5]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data20x[0] => LPM_MUX:LPM_MUX_component.DATA[20][0]
data20x[1] => LPM_MUX:LPM_MUX_component.DATA[20][1]
data20x[2] => LPM_MUX:LPM_MUX_component.DATA[20][2]
data20x[3] => LPM_MUX:LPM_MUX_component.DATA[20][3]
data20x[4] => LPM_MUX:LPM_MUX_component.DATA[20][4]
data20x[5] => LPM_MUX:LPM_MUX_component.DATA[20][5]
data21x[0] => LPM_MUX:LPM_MUX_component.DATA[21][0]
data21x[1] => LPM_MUX:LPM_MUX_component.DATA[21][1]
data21x[2] => LPM_MUX:LPM_MUX_component.DATA[21][2]
data21x[3] => LPM_MUX:LPM_MUX_component.DATA[21][3]
data21x[4] => LPM_MUX:LPM_MUX_component.DATA[21][4]
data21x[5] => LPM_MUX:LPM_MUX_component.DATA[21][5]
data22x[0] => LPM_MUX:LPM_MUX_component.DATA[22][0]
data22x[1] => LPM_MUX:LPM_MUX_component.DATA[22][1]
data22x[2] => LPM_MUX:LPM_MUX_component.DATA[22][2]
data22x[3] => LPM_MUX:LPM_MUX_component.DATA[22][3]
data22x[4] => LPM_MUX:LPM_MUX_component.DATA[22][4]
data22x[5] => LPM_MUX:LPM_MUX_component.DATA[22][5]
data23x[0] => LPM_MUX:LPM_MUX_component.DATA[23][0]
data23x[1] => LPM_MUX:LPM_MUX_component.DATA[23][1]
data23x[2] => LPM_MUX:LPM_MUX_component.DATA[23][2]
data23x[3] => LPM_MUX:LPM_MUX_component.DATA[23][3]
data23x[4] => LPM_MUX:LPM_MUX_component.DATA[23][4]
data23x[5] => LPM_MUX:LPM_MUX_component.DATA[23][5]
data24x[0] => LPM_MUX:LPM_MUX_component.DATA[24][0]
data24x[1] => LPM_MUX:LPM_MUX_component.DATA[24][1]
data24x[2] => LPM_MUX:LPM_MUX_component.DATA[24][2]
data24x[3] => LPM_MUX:LPM_MUX_component.DATA[24][3]
data24x[4] => LPM_MUX:LPM_MUX_component.DATA[24][4]
data24x[5] => LPM_MUX:LPM_MUX_component.DATA[24][5]
data25x[0] => LPM_MUX:LPM_MUX_component.DATA[25][0]
data25x[1] => LPM_MUX:LPM_MUX_component.DATA[25][1]
data25x[2] => LPM_MUX:LPM_MUX_component.DATA[25][2]
data25x[3] => LPM_MUX:LPM_MUX_component.DATA[25][3]
data25x[4] => LPM_MUX:LPM_MUX_component.DATA[25][4]
data25x[5] => LPM_MUX:LPM_MUX_component.DATA[25][5]
data26x[0] => LPM_MUX:LPM_MUX_component.DATA[26][0]
data26x[1] => LPM_MUX:LPM_MUX_component.DATA[26][1]
data26x[2] => LPM_MUX:LPM_MUX_component.DATA[26][2]
data26x[3] => LPM_MUX:LPM_MUX_component.DATA[26][3]
data26x[4] => LPM_MUX:LPM_MUX_component.DATA[26][4]
data26x[5] => LPM_MUX:LPM_MUX_component.DATA[26][5]
data27x[0] => LPM_MUX:LPM_MUX_component.DATA[27][0]
data27x[1] => LPM_MUX:LPM_MUX_component.DATA[27][1]
data27x[2] => LPM_MUX:LPM_MUX_component.DATA[27][2]
data27x[3] => LPM_MUX:LPM_MUX_component.DATA[27][3]
data27x[4] => LPM_MUX:LPM_MUX_component.DATA[27][4]
data27x[5] => LPM_MUX:LPM_MUX_component.DATA[27][5]
data28x[0] => LPM_MUX:LPM_MUX_component.DATA[28][0]
data28x[1] => LPM_MUX:LPM_MUX_component.DATA[28][1]
data28x[2] => LPM_MUX:LPM_MUX_component.DATA[28][2]
data28x[3] => LPM_MUX:LPM_MUX_component.DATA[28][3]
data28x[4] => LPM_MUX:LPM_MUX_component.DATA[28][4]
data28x[5] => LPM_MUX:LPM_MUX_component.DATA[28][5]
data29x[0] => LPM_MUX:LPM_MUX_component.DATA[29][0]
data29x[1] => LPM_MUX:LPM_MUX_component.DATA[29][1]
data29x[2] => LPM_MUX:LPM_MUX_component.DATA[29][2]
data29x[3] => LPM_MUX:LPM_MUX_component.DATA[29][3]
data29x[4] => LPM_MUX:LPM_MUX_component.DATA[29][4]
data29x[5] => LPM_MUX:LPM_MUX_component.DATA[29][5]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data2x[4] => LPM_MUX:LPM_MUX_component.DATA[2][4]
data2x[5] => LPM_MUX:LPM_MUX_component.DATA[2][5]
data30x[0] => LPM_MUX:LPM_MUX_component.DATA[30][0]
data30x[1] => LPM_MUX:LPM_MUX_component.DATA[30][1]
data30x[2] => LPM_MUX:LPM_MUX_component.DATA[30][2]
data30x[3] => LPM_MUX:LPM_MUX_component.DATA[30][3]
data30x[4] => LPM_MUX:LPM_MUX_component.DATA[30][4]
data30x[5] => LPM_MUX:LPM_MUX_component.DATA[30][5]
data31x[0] => LPM_MUX:LPM_MUX_component.DATA[31][0]
data31x[1] => LPM_MUX:LPM_MUX_component.DATA[31][1]
data31x[2] => LPM_MUX:LPM_MUX_component.DATA[31][2]
data31x[3] => LPM_MUX:LPM_MUX_component.DATA[31][3]
data31x[4] => LPM_MUX:LPM_MUX_component.DATA[31][4]
data31x[5] => LPM_MUX:LPM_MUX_component.DATA[31][5]
data32x[0] => LPM_MUX:LPM_MUX_component.DATA[32][0]
data32x[1] => LPM_MUX:LPM_MUX_component.DATA[32][1]
data32x[2] => LPM_MUX:LPM_MUX_component.DATA[32][2]
data32x[3] => LPM_MUX:LPM_MUX_component.DATA[32][3]
data32x[4] => LPM_MUX:LPM_MUX_component.DATA[32][4]
data32x[5] => LPM_MUX:LPM_MUX_component.DATA[32][5]
data33x[0] => LPM_MUX:LPM_MUX_component.DATA[33][0]
data33x[1] => LPM_MUX:LPM_MUX_component.DATA[33][1]
data33x[2] => LPM_MUX:LPM_MUX_component.DATA[33][2]
data33x[3] => LPM_MUX:LPM_MUX_component.DATA[33][3]
data33x[4] => LPM_MUX:LPM_MUX_component.DATA[33][4]
data33x[5] => LPM_MUX:LPM_MUX_component.DATA[33][5]
data34x[0] => LPM_MUX:LPM_MUX_component.DATA[34][0]
data34x[1] => LPM_MUX:LPM_MUX_component.DATA[34][1]
data34x[2] => LPM_MUX:LPM_MUX_component.DATA[34][2]
data34x[3] => LPM_MUX:LPM_MUX_component.DATA[34][3]
data34x[4] => LPM_MUX:LPM_MUX_component.DATA[34][4]
data34x[5] => LPM_MUX:LPM_MUX_component.DATA[34][5]
data35x[0] => LPM_MUX:LPM_MUX_component.DATA[35][0]
data35x[1] => LPM_MUX:LPM_MUX_component.DATA[35][1]
data35x[2] => LPM_MUX:LPM_MUX_component.DATA[35][2]
data35x[3] => LPM_MUX:LPM_MUX_component.DATA[35][3]
data35x[4] => LPM_MUX:LPM_MUX_component.DATA[35][4]
data35x[5] => LPM_MUX:LPM_MUX_component.DATA[35][5]
data36x[0] => LPM_MUX:LPM_MUX_component.DATA[36][0]
data36x[1] => LPM_MUX:LPM_MUX_component.DATA[36][1]
data36x[2] => LPM_MUX:LPM_MUX_component.DATA[36][2]
data36x[3] => LPM_MUX:LPM_MUX_component.DATA[36][3]
data36x[4] => LPM_MUX:LPM_MUX_component.DATA[36][4]
data36x[5] => LPM_MUX:LPM_MUX_component.DATA[36][5]
data37x[0] => LPM_MUX:LPM_MUX_component.DATA[37][0]
data37x[1] => LPM_MUX:LPM_MUX_component.DATA[37][1]
data37x[2] => LPM_MUX:LPM_MUX_component.DATA[37][2]
data37x[3] => LPM_MUX:LPM_MUX_component.DATA[37][3]
data37x[4] => LPM_MUX:LPM_MUX_component.DATA[37][4]
data37x[5] => LPM_MUX:LPM_MUX_component.DATA[37][5]
data38x[0] => LPM_MUX:LPM_MUX_component.DATA[38][0]
data38x[1] => LPM_MUX:LPM_MUX_component.DATA[38][1]
data38x[2] => LPM_MUX:LPM_MUX_component.DATA[38][2]
data38x[3] => LPM_MUX:LPM_MUX_component.DATA[38][3]
data38x[4] => LPM_MUX:LPM_MUX_component.DATA[38][4]
data38x[5] => LPM_MUX:LPM_MUX_component.DATA[38][5]
data39x[0] => LPM_MUX:LPM_MUX_component.DATA[39][0]
data39x[1] => LPM_MUX:LPM_MUX_component.DATA[39][1]
data39x[2] => LPM_MUX:LPM_MUX_component.DATA[39][2]
data39x[3] => LPM_MUX:LPM_MUX_component.DATA[39][3]
data39x[4] => LPM_MUX:LPM_MUX_component.DATA[39][4]
data39x[5] => LPM_MUX:LPM_MUX_component.DATA[39][5]
data3x[0] => LPM_MUX:LPM_MUX_component.DATA[3][0]
data3x[1] => LPM_MUX:LPM_MUX_component.DATA[3][1]
data3x[2] => LPM_MUX:LPM_MUX_component.DATA[3][2]
data3x[3] => LPM_MUX:LPM_MUX_component.DATA[3][3]
data3x[4] => LPM_MUX:LPM_MUX_component.DATA[3][4]
data3x[5] => LPM_MUX:LPM_MUX_component.DATA[3][5]
data40x[0] => LPM_MUX:LPM_MUX_component.DATA[40][0]
data40x[1] => LPM_MUX:LPM_MUX_component.DATA[40][1]
data40x[2] => LPM_MUX:LPM_MUX_component.DATA[40][2]
data40x[3] => LPM_MUX:LPM_MUX_component.DATA[40][3]
data40x[4] => LPM_MUX:LPM_MUX_component.DATA[40][4]
data40x[5] => LPM_MUX:LPM_MUX_component.DATA[40][5]
data41x[0] => LPM_MUX:LPM_MUX_component.DATA[41][0]
data41x[1] => LPM_MUX:LPM_MUX_component.DATA[41][1]
data41x[2] => LPM_MUX:LPM_MUX_component.DATA[41][2]
data41x[3] => LPM_MUX:LPM_MUX_component.DATA[41][3]
data41x[4] => LPM_MUX:LPM_MUX_component.DATA[41][4]
data41x[5] => LPM_MUX:LPM_MUX_component.DATA[41][5]
data42x[0] => LPM_MUX:LPM_MUX_component.DATA[42][0]
data42x[1] => LPM_MUX:LPM_MUX_component.DATA[42][1]
data42x[2] => LPM_MUX:LPM_MUX_component.DATA[42][2]
data42x[3] => LPM_MUX:LPM_MUX_component.DATA[42][3]
data42x[4] => LPM_MUX:LPM_MUX_component.DATA[42][4]
data42x[5] => LPM_MUX:LPM_MUX_component.DATA[42][5]
data43x[0] => LPM_MUX:LPM_MUX_component.DATA[43][0]
data43x[1] => LPM_MUX:LPM_MUX_component.DATA[43][1]
data43x[2] => LPM_MUX:LPM_MUX_component.DATA[43][2]
data43x[3] => LPM_MUX:LPM_MUX_component.DATA[43][3]
data43x[4] => LPM_MUX:LPM_MUX_component.DATA[43][4]
data43x[5] => LPM_MUX:LPM_MUX_component.DATA[43][5]
data44x[0] => LPM_MUX:LPM_MUX_component.DATA[44][0]
data44x[1] => LPM_MUX:LPM_MUX_component.DATA[44][1]
data44x[2] => LPM_MUX:LPM_MUX_component.DATA[44][2]
data44x[3] => LPM_MUX:LPM_MUX_component.DATA[44][3]
data44x[4] => LPM_MUX:LPM_MUX_component.DATA[44][4]
data44x[5] => LPM_MUX:LPM_MUX_component.DATA[44][5]
data45x[0] => LPM_MUX:LPM_MUX_component.DATA[45][0]
data45x[1] => LPM_MUX:LPM_MUX_component.DATA[45][1]
data45x[2] => LPM_MUX:LPM_MUX_component.DATA[45][2]
data45x[3] => LPM_MUX:LPM_MUX_component.DATA[45][3]
data45x[4] => LPM_MUX:LPM_MUX_component.DATA[45][4]
data45x[5] => LPM_MUX:LPM_MUX_component.DATA[45][5]
data46x[0] => LPM_MUX:LPM_MUX_component.DATA[46][0]
data46x[1] => LPM_MUX:LPM_MUX_component.DATA[46][1]
data46x[2] => LPM_MUX:LPM_MUX_component.DATA[46][2]
data46x[3] => LPM_MUX:LPM_MUX_component.DATA[46][3]
data46x[4] => LPM_MUX:LPM_MUX_component.DATA[46][4]
data46x[5] => LPM_MUX:LPM_MUX_component.DATA[46][5]
data47x[0] => LPM_MUX:LPM_MUX_component.DATA[47][0]
data47x[1] => LPM_MUX:LPM_MUX_component.DATA[47][1]
data47x[2] => LPM_MUX:LPM_MUX_component.DATA[47][2]
data47x[3] => LPM_MUX:LPM_MUX_component.DATA[47][3]
data47x[4] => LPM_MUX:LPM_MUX_component.DATA[47][4]
data47x[5] => LPM_MUX:LPM_MUX_component.DATA[47][5]
data48x[0] => LPM_MUX:LPM_MUX_component.DATA[48][0]
data48x[1] => LPM_MUX:LPM_MUX_component.DATA[48][1]
data48x[2] => LPM_MUX:LPM_MUX_component.DATA[48][2]
data48x[3] => LPM_MUX:LPM_MUX_component.DATA[48][3]
data48x[4] => LPM_MUX:LPM_MUX_component.DATA[48][4]
data48x[5] => LPM_MUX:LPM_MUX_component.DATA[48][5]
data49x[0] => LPM_MUX:LPM_MUX_component.DATA[49][0]
data49x[1] => LPM_MUX:LPM_MUX_component.DATA[49][1]
data49x[2] => LPM_MUX:LPM_MUX_component.DATA[49][2]
data49x[3] => LPM_MUX:LPM_MUX_component.DATA[49][3]
data49x[4] => LPM_MUX:LPM_MUX_component.DATA[49][4]
data49x[5] => LPM_MUX:LPM_MUX_component.DATA[49][5]
data4x[0] => LPM_MUX:LPM_MUX_component.DATA[4][0]
data4x[1] => LPM_MUX:LPM_MUX_component.DATA[4][1]
data4x[2] => LPM_MUX:LPM_MUX_component.DATA[4][2]
data4x[3] => LPM_MUX:LPM_MUX_component.DATA[4][3]
data4x[4] => LPM_MUX:LPM_MUX_component.DATA[4][4]
data4x[5] => LPM_MUX:LPM_MUX_component.DATA[4][5]
data50x[0] => LPM_MUX:LPM_MUX_component.DATA[50][0]
data50x[1] => LPM_MUX:LPM_MUX_component.DATA[50][1]
data50x[2] => LPM_MUX:LPM_MUX_component.DATA[50][2]
data50x[3] => LPM_MUX:LPM_MUX_component.DATA[50][3]
data50x[4] => LPM_MUX:LPM_MUX_component.DATA[50][4]
data50x[5] => LPM_MUX:LPM_MUX_component.DATA[50][5]
data51x[0] => LPM_MUX:LPM_MUX_component.DATA[51][0]
data51x[1] => LPM_MUX:LPM_MUX_component.DATA[51][1]
data51x[2] => LPM_MUX:LPM_MUX_component.DATA[51][2]
data51x[3] => LPM_MUX:LPM_MUX_component.DATA[51][3]
data51x[4] => LPM_MUX:LPM_MUX_component.DATA[51][4]
data51x[5] => LPM_MUX:LPM_MUX_component.DATA[51][5]
data5x[0] => LPM_MUX:LPM_MUX_component.DATA[5][0]
data5x[1] => LPM_MUX:LPM_MUX_component.DATA[5][1]
data5x[2] => LPM_MUX:LPM_MUX_component.DATA[5][2]
data5x[3] => LPM_MUX:LPM_MUX_component.DATA[5][3]
data5x[4] => LPM_MUX:LPM_MUX_component.DATA[5][4]
data5x[5] => LPM_MUX:LPM_MUX_component.DATA[5][5]
data6x[0] => LPM_MUX:LPM_MUX_component.DATA[6][0]
data6x[1] => LPM_MUX:LPM_MUX_component.DATA[6][1]
data6x[2] => LPM_MUX:LPM_MUX_component.DATA[6][2]
data6x[3] => LPM_MUX:LPM_MUX_component.DATA[6][3]
data6x[4] => LPM_MUX:LPM_MUX_component.DATA[6][4]
data6x[5] => LPM_MUX:LPM_MUX_component.DATA[6][5]
data7x[0] => LPM_MUX:LPM_MUX_component.DATA[7][0]
data7x[1] => LPM_MUX:LPM_MUX_component.DATA[7][1]
data7x[2] => LPM_MUX:LPM_MUX_component.DATA[7][2]
data7x[3] => LPM_MUX:LPM_MUX_component.DATA[7][3]
data7x[4] => LPM_MUX:LPM_MUX_component.DATA[7][4]
data7x[5] => LPM_MUX:LPM_MUX_component.DATA[7][5]
data8x[0] => LPM_MUX:LPM_MUX_component.DATA[8][0]
data8x[1] => LPM_MUX:LPM_MUX_component.DATA[8][1]
data8x[2] => LPM_MUX:LPM_MUX_component.DATA[8][2]
data8x[3] => LPM_MUX:LPM_MUX_component.DATA[8][3]
data8x[4] => LPM_MUX:LPM_MUX_component.DATA[8][4]
data8x[5] => LPM_MUX:LPM_MUX_component.DATA[8][5]
data9x[0] => LPM_MUX:LPM_MUX_component.DATA[9][0]
data9x[1] => LPM_MUX:LPM_MUX_component.DATA[9][1]
data9x[2] => LPM_MUX:LPM_MUX_component.DATA[9][2]
data9x[3] => LPM_MUX:LPM_MUX_component.DATA[9][3]
data9x[4] => LPM_MUX:LPM_MUX_component.DATA[9][4]
data9x[5] => LPM_MUX:LPM_MUX_component.DATA[9][5]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
sel[3] => LPM_MUX:LPM_MUX_component.SEL[3]
sel[4] => LPM_MUX:LPM_MUX_component.SEL[4]
sel[5] => LPM_MUX:LPM_MUX_component.SEL[5]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]


|g21_lab5_testbed|g21_stack52:inst8|lpm_mux0:inst114|lpm_mux:LPM_MUX_component
data[0][0] => mux_v4e:auto_generated.data[0]
data[0][1] => mux_v4e:auto_generated.data[1]
data[0][2] => mux_v4e:auto_generated.data[2]
data[0][3] => mux_v4e:auto_generated.data[3]
data[0][4] => mux_v4e:auto_generated.data[4]
data[0][5] => mux_v4e:auto_generated.data[5]
data[1][0] => mux_v4e:auto_generated.data[6]
data[1][1] => mux_v4e:auto_generated.data[7]
data[1][2] => mux_v4e:auto_generated.data[8]
data[1][3] => mux_v4e:auto_generated.data[9]
data[1][4] => mux_v4e:auto_generated.data[10]
data[1][5] => mux_v4e:auto_generated.data[11]
data[2][0] => mux_v4e:auto_generated.data[12]
data[2][1] => mux_v4e:auto_generated.data[13]
data[2][2] => mux_v4e:auto_generated.data[14]
data[2][3] => mux_v4e:auto_generated.data[15]
data[2][4] => mux_v4e:auto_generated.data[16]
data[2][5] => mux_v4e:auto_generated.data[17]
data[3][0] => mux_v4e:auto_generated.data[18]
data[3][1] => mux_v4e:auto_generated.data[19]
data[3][2] => mux_v4e:auto_generated.data[20]
data[3][3] => mux_v4e:auto_generated.data[21]
data[3][4] => mux_v4e:auto_generated.data[22]
data[3][5] => mux_v4e:auto_generated.data[23]
data[4][0] => mux_v4e:auto_generated.data[24]
data[4][1] => mux_v4e:auto_generated.data[25]
data[4][2] => mux_v4e:auto_generated.data[26]
data[4][3] => mux_v4e:auto_generated.data[27]
data[4][4] => mux_v4e:auto_generated.data[28]
data[4][5] => mux_v4e:auto_generated.data[29]
data[5][0] => mux_v4e:auto_generated.data[30]
data[5][1] => mux_v4e:auto_generated.data[31]
data[5][2] => mux_v4e:auto_generated.data[32]
data[5][3] => mux_v4e:auto_generated.data[33]
data[5][4] => mux_v4e:auto_generated.data[34]
data[5][5] => mux_v4e:auto_generated.data[35]
data[6][0] => mux_v4e:auto_generated.data[36]
data[6][1] => mux_v4e:auto_generated.data[37]
data[6][2] => mux_v4e:auto_generated.data[38]
data[6][3] => mux_v4e:auto_generated.data[39]
data[6][4] => mux_v4e:auto_generated.data[40]
data[6][5] => mux_v4e:auto_generated.data[41]
data[7][0] => mux_v4e:auto_generated.data[42]
data[7][1] => mux_v4e:auto_generated.data[43]
data[7][2] => mux_v4e:auto_generated.data[44]
data[7][3] => mux_v4e:auto_generated.data[45]
data[7][4] => mux_v4e:auto_generated.data[46]
data[7][5] => mux_v4e:auto_generated.data[47]
data[8][0] => mux_v4e:auto_generated.data[48]
data[8][1] => mux_v4e:auto_generated.data[49]
data[8][2] => mux_v4e:auto_generated.data[50]
data[8][3] => mux_v4e:auto_generated.data[51]
data[8][4] => mux_v4e:auto_generated.data[52]
data[8][5] => mux_v4e:auto_generated.data[53]
data[9][0] => mux_v4e:auto_generated.data[54]
data[9][1] => mux_v4e:auto_generated.data[55]
data[9][2] => mux_v4e:auto_generated.data[56]
data[9][3] => mux_v4e:auto_generated.data[57]
data[9][4] => mux_v4e:auto_generated.data[58]
data[9][5] => mux_v4e:auto_generated.data[59]
data[10][0] => mux_v4e:auto_generated.data[60]
data[10][1] => mux_v4e:auto_generated.data[61]
data[10][2] => mux_v4e:auto_generated.data[62]
data[10][3] => mux_v4e:auto_generated.data[63]
data[10][4] => mux_v4e:auto_generated.data[64]
data[10][5] => mux_v4e:auto_generated.data[65]
data[11][0] => mux_v4e:auto_generated.data[66]
data[11][1] => mux_v4e:auto_generated.data[67]
data[11][2] => mux_v4e:auto_generated.data[68]
data[11][3] => mux_v4e:auto_generated.data[69]
data[11][4] => mux_v4e:auto_generated.data[70]
data[11][5] => mux_v4e:auto_generated.data[71]
data[12][0] => mux_v4e:auto_generated.data[72]
data[12][1] => mux_v4e:auto_generated.data[73]
data[12][2] => mux_v4e:auto_generated.data[74]
data[12][3] => mux_v4e:auto_generated.data[75]
data[12][4] => mux_v4e:auto_generated.data[76]
data[12][5] => mux_v4e:auto_generated.data[77]
data[13][0] => mux_v4e:auto_generated.data[78]
data[13][1] => mux_v4e:auto_generated.data[79]
data[13][2] => mux_v4e:auto_generated.data[80]
data[13][3] => mux_v4e:auto_generated.data[81]
data[13][4] => mux_v4e:auto_generated.data[82]
data[13][5] => mux_v4e:auto_generated.data[83]
data[14][0] => mux_v4e:auto_generated.data[84]
data[14][1] => mux_v4e:auto_generated.data[85]
data[14][2] => mux_v4e:auto_generated.data[86]
data[14][3] => mux_v4e:auto_generated.data[87]
data[14][4] => mux_v4e:auto_generated.data[88]
data[14][5] => mux_v4e:auto_generated.data[89]
data[15][0] => mux_v4e:auto_generated.data[90]
data[15][1] => mux_v4e:auto_generated.data[91]
data[15][2] => mux_v4e:auto_generated.data[92]
data[15][3] => mux_v4e:auto_generated.data[93]
data[15][4] => mux_v4e:auto_generated.data[94]
data[15][5] => mux_v4e:auto_generated.data[95]
data[16][0] => mux_v4e:auto_generated.data[96]
data[16][1] => mux_v4e:auto_generated.data[97]
data[16][2] => mux_v4e:auto_generated.data[98]
data[16][3] => mux_v4e:auto_generated.data[99]
data[16][4] => mux_v4e:auto_generated.data[100]
data[16][5] => mux_v4e:auto_generated.data[101]
data[17][0] => mux_v4e:auto_generated.data[102]
data[17][1] => mux_v4e:auto_generated.data[103]
data[17][2] => mux_v4e:auto_generated.data[104]
data[17][3] => mux_v4e:auto_generated.data[105]
data[17][4] => mux_v4e:auto_generated.data[106]
data[17][5] => mux_v4e:auto_generated.data[107]
data[18][0] => mux_v4e:auto_generated.data[108]
data[18][1] => mux_v4e:auto_generated.data[109]
data[18][2] => mux_v4e:auto_generated.data[110]
data[18][3] => mux_v4e:auto_generated.data[111]
data[18][4] => mux_v4e:auto_generated.data[112]
data[18][5] => mux_v4e:auto_generated.data[113]
data[19][0] => mux_v4e:auto_generated.data[114]
data[19][1] => mux_v4e:auto_generated.data[115]
data[19][2] => mux_v4e:auto_generated.data[116]
data[19][3] => mux_v4e:auto_generated.data[117]
data[19][4] => mux_v4e:auto_generated.data[118]
data[19][5] => mux_v4e:auto_generated.data[119]
data[20][0] => mux_v4e:auto_generated.data[120]
data[20][1] => mux_v4e:auto_generated.data[121]
data[20][2] => mux_v4e:auto_generated.data[122]
data[20][3] => mux_v4e:auto_generated.data[123]
data[20][4] => mux_v4e:auto_generated.data[124]
data[20][5] => mux_v4e:auto_generated.data[125]
data[21][0] => mux_v4e:auto_generated.data[126]
data[21][1] => mux_v4e:auto_generated.data[127]
data[21][2] => mux_v4e:auto_generated.data[128]
data[21][3] => mux_v4e:auto_generated.data[129]
data[21][4] => mux_v4e:auto_generated.data[130]
data[21][5] => mux_v4e:auto_generated.data[131]
data[22][0] => mux_v4e:auto_generated.data[132]
data[22][1] => mux_v4e:auto_generated.data[133]
data[22][2] => mux_v4e:auto_generated.data[134]
data[22][3] => mux_v4e:auto_generated.data[135]
data[22][4] => mux_v4e:auto_generated.data[136]
data[22][5] => mux_v4e:auto_generated.data[137]
data[23][0] => mux_v4e:auto_generated.data[138]
data[23][1] => mux_v4e:auto_generated.data[139]
data[23][2] => mux_v4e:auto_generated.data[140]
data[23][3] => mux_v4e:auto_generated.data[141]
data[23][4] => mux_v4e:auto_generated.data[142]
data[23][5] => mux_v4e:auto_generated.data[143]
data[24][0] => mux_v4e:auto_generated.data[144]
data[24][1] => mux_v4e:auto_generated.data[145]
data[24][2] => mux_v4e:auto_generated.data[146]
data[24][3] => mux_v4e:auto_generated.data[147]
data[24][4] => mux_v4e:auto_generated.data[148]
data[24][5] => mux_v4e:auto_generated.data[149]
data[25][0] => mux_v4e:auto_generated.data[150]
data[25][1] => mux_v4e:auto_generated.data[151]
data[25][2] => mux_v4e:auto_generated.data[152]
data[25][3] => mux_v4e:auto_generated.data[153]
data[25][4] => mux_v4e:auto_generated.data[154]
data[25][5] => mux_v4e:auto_generated.data[155]
data[26][0] => mux_v4e:auto_generated.data[156]
data[26][1] => mux_v4e:auto_generated.data[157]
data[26][2] => mux_v4e:auto_generated.data[158]
data[26][3] => mux_v4e:auto_generated.data[159]
data[26][4] => mux_v4e:auto_generated.data[160]
data[26][5] => mux_v4e:auto_generated.data[161]
data[27][0] => mux_v4e:auto_generated.data[162]
data[27][1] => mux_v4e:auto_generated.data[163]
data[27][2] => mux_v4e:auto_generated.data[164]
data[27][3] => mux_v4e:auto_generated.data[165]
data[27][4] => mux_v4e:auto_generated.data[166]
data[27][5] => mux_v4e:auto_generated.data[167]
data[28][0] => mux_v4e:auto_generated.data[168]
data[28][1] => mux_v4e:auto_generated.data[169]
data[28][2] => mux_v4e:auto_generated.data[170]
data[28][3] => mux_v4e:auto_generated.data[171]
data[28][4] => mux_v4e:auto_generated.data[172]
data[28][5] => mux_v4e:auto_generated.data[173]
data[29][0] => mux_v4e:auto_generated.data[174]
data[29][1] => mux_v4e:auto_generated.data[175]
data[29][2] => mux_v4e:auto_generated.data[176]
data[29][3] => mux_v4e:auto_generated.data[177]
data[29][4] => mux_v4e:auto_generated.data[178]
data[29][5] => mux_v4e:auto_generated.data[179]
data[30][0] => mux_v4e:auto_generated.data[180]
data[30][1] => mux_v4e:auto_generated.data[181]
data[30][2] => mux_v4e:auto_generated.data[182]
data[30][3] => mux_v4e:auto_generated.data[183]
data[30][4] => mux_v4e:auto_generated.data[184]
data[30][5] => mux_v4e:auto_generated.data[185]
data[31][0] => mux_v4e:auto_generated.data[186]
data[31][1] => mux_v4e:auto_generated.data[187]
data[31][2] => mux_v4e:auto_generated.data[188]
data[31][3] => mux_v4e:auto_generated.data[189]
data[31][4] => mux_v4e:auto_generated.data[190]
data[31][5] => mux_v4e:auto_generated.data[191]
data[32][0] => mux_v4e:auto_generated.data[192]
data[32][1] => mux_v4e:auto_generated.data[193]
data[32][2] => mux_v4e:auto_generated.data[194]
data[32][3] => mux_v4e:auto_generated.data[195]
data[32][4] => mux_v4e:auto_generated.data[196]
data[32][5] => mux_v4e:auto_generated.data[197]
data[33][0] => mux_v4e:auto_generated.data[198]
data[33][1] => mux_v4e:auto_generated.data[199]
data[33][2] => mux_v4e:auto_generated.data[200]
data[33][3] => mux_v4e:auto_generated.data[201]
data[33][4] => mux_v4e:auto_generated.data[202]
data[33][5] => mux_v4e:auto_generated.data[203]
data[34][0] => mux_v4e:auto_generated.data[204]
data[34][1] => mux_v4e:auto_generated.data[205]
data[34][2] => mux_v4e:auto_generated.data[206]
data[34][3] => mux_v4e:auto_generated.data[207]
data[34][4] => mux_v4e:auto_generated.data[208]
data[34][5] => mux_v4e:auto_generated.data[209]
data[35][0] => mux_v4e:auto_generated.data[210]
data[35][1] => mux_v4e:auto_generated.data[211]
data[35][2] => mux_v4e:auto_generated.data[212]
data[35][3] => mux_v4e:auto_generated.data[213]
data[35][4] => mux_v4e:auto_generated.data[214]
data[35][5] => mux_v4e:auto_generated.data[215]
data[36][0] => mux_v4e:auto_generated.data[216]
data[36][1] => mux_v4e:auto_generated.data[217]
data[36][2] => mux_v4e:auto_generated.data[218]
data[36][3] => mux_v4e:auto_generated.data[219]
data[36][4] => mux_v4e:auto_generated.data[220]
data[36][5] => mux_v4e:auto_generated.data[221]
data[37][0] => mux_v4e:auto_generated.data[222]
data[37][1] => mux_v4e:auto_generated.data[223]
data[37][2] => mux_v4e:auto_generated.data[224]
data[37][3] => mux_v4e:auto_generated.data[225]
data[37][4] => mux_v4e:auto_generated.data[226]
data[37][5] => mux_v4e:auto_generated.data[227]
data[38][0] => mux_v4e:auto_generated.data[228]
data[38][1] => mux_v4e:auto_generated.data[229]
data[38][2] => mux_v4e:auto_generated.data[230]
data[38][3] => mux_v4e:auto_generated.data[231]
data[38][4] => mux_v4e:auto_generated.data[232]
data[38][5] => mux_v4e:auto_generated.data[233]
data[39][0] => mux_v4e:auto_generated.data[234]
data[39][1] => mux_v4e:auto_generated.data[235]
data[39][2] => mux_v4e:auto_generated.data[236]
data[39][3] => mux_v4e:auto_generated.data[237]
data[39][4] => mux_v4e:auto_generated.data[238]
data[39][5] => mux_v4e:auto_generated.data[239]
data[40][0] => mux_v4e:auto_generated.data[240]
data[40][1] => mux_v4e:auto_generated.data[241]
data[40][2] => mux_v4e:auto_generated.data[242]
data[40][3] => mux_v4e:auto_generated.data[243]
data[40][4] => mux_v4e:auto_generated.data[244]
data[40][5] => mux_v4e:auto_generated.data[245]
data[41][0] => mux_v4e:auto_generated.data[246]
data[41][1] => mux_v4e:auto_generated.data[247]
data[41][2] => mux_v4e:auto_generated.data[248]
data[41][3] => mux_v4e:auto_generated.data[249]
data[41][4] => mux_v4e:auto_generated.data[250]
data[41][5] => mux_v4e:auto_generated.data[251]
data[42][0] => mux_v4e:auto_generated.data[252]
data[42][1] => mux_v4e:auto_generated.data[253]
data[42][2] => mux_v4e:auto_generated.data[254]
data[42][3] => mux_v4e:auto_generated.data[255]
data[42][4] => mux_v4e:auto_generated.data[256]
data[42][5] => mux_v4e:auto_generated.data[257]
data[43][0] => mux_v4e:auto_generated.data[258]
data[43][1] => mux_v4e:auto_generated.data[259]
data[43][2] => mux_v4e:auto_generated.data[260]
data[43][3] => mux_v4e:auto_generated.data[261]
data[43][4] => mux_v4e:auto_generated.data[262]
data[43][5] => mux_v4e:auto_generated.data[263]
data[44][0] => mux_v4e:auto_generated.data[264]
data[44][1] => mux_v4e:auto_generated.data[265]
data[44][2] => mux_v4e:auto_generated.data[266]
data[44][3] => mux_v4e:auto_generated.data[267]
data[44][4] => mux_v4e:auto_generated.data[268]
data[44][5] => mux_v4e:auto_generated.data[269]
data[45][0] => mux_v4e:auto_generated.data[270]
data[45][1] => mux_v4e:auto_generated.data[271]
data[45][2] => mux_v4e:auto_generated.data[272]
data[45][3] => mux_v4e:auto_generated.data[273]
data[45][4] => mux_v4e:auto_generated.data[274]
data[45][5] => mux_v4e:auto_generated.data[275]
data[46][0] => mux_v4e:auto_generated.data[276]
data[46][1] => mux_v4e:auto_generated.data[277]
data[46][2] => mux_v4e:auto_generated.data[278]
data[46][3] => mux_v4e:auto_generated.data[279]
data[46][4] => mux_v4e:auto_generated.data[280]
data[46][5] => mux_v4e:auto_generated.data[281]
data[47][0] => mux_v4e:auto_generated.data[282]
data[47][1] => mux_v4e:auto_generated.data[283]
data[47][2] => mux_v4e:auto_generated.data[284]
data[47][3] => mux_v4e:auto_generated.data[285]
data[47][4] => mux_v4e:auto_generated.data[286]
data[47][5] => mux_v4e:auto_generated.data[287]
data[48][0] => mux_v4e:auto_generated.data[288]
data[48][1] => mux_v4e:auto_generated.data[289]
data[48][2] => mux_v4e:auto_generated.data[290]
data[48][3] => mux_v4e:auto_generated.data[291]
data[48][4] => mux_v4e:auto_generated.data[292]
data[48][5] => mux_v4e:auto_generated.data[293]
data[49][0] => mux_v4e:auto_generated.data[294]
data[49][1] => mux_v4e:auto_generated.data[295]
data[49][2] => mux_v4e:auto_generated.data[296]
data[49][3] => mux_v4e:auto_generated.data[297]
data[49][4] => mux_v4e:auto_generated.data[298]
data[49][5] => mux_v4e:auto_generated.data[299]
data[50][0] => mux_v4e:auto_generated.data[300]
data[50][1] => mux_v4e:auto_generated.data[301]
data[50][2] => mux_v4e:auto_generated.data[302]
data[50][3] => mux_v4e:auto_generated.data[303]
data[50][4] => mux_v4e:auto_generated.data[304]
data[50][5] => mux_v4e:auto_generated.data[305]
data[51][0] => mux_v4e:auto_generated.data[306]
data[51][1] => mux_v4e:auto_generated.data[307]
data[51][2] => mux_v4e:auto_generated.data[308]
data[51][3] => mux_v4e:auto_generated.data[309]
data[51][4] => mux_v4e:auto_generated.data[310]
data[51][5] => mux_v4e:auto_generated.data[311]
sel[0] => mux_v4e:auto_generated.sel[0]
sel[1] => mux_v4e:auto_generated.sel[1]
sel[2] => mux_v4e:auto_generated.sel[2]
sel[3] => mux_v4e:auto_generated.sel[3]
sel[4] => mux_v4e:auto_generated.sel[4]
sel[5] => mux_v4e:auto_generated.sel[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_v4e:auto_generated.result[0]
result[1] <= mux_v4e:auto_generated.result[1]
result[2] <= mux_v4e:auto_generated.result[2]
result[3] <= mux_v4e:auto_generated.result[3]
result[4] <= mux_v4e:auto_generated.result[4]
result[5] <= mux_v4e:auto_generated.result[5]


|g21_lab5_testbed|g21_stack52:inst8|lpm_mux0:inst114|lpm_mux:LPM_MUX_component|mux_v4e:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN1
data[12] => _.IN1
data[12] => _.IN1
data[12] => _.IN1
data[12] => _.IN1
data[12] => _.IN1
data[12] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[13] => _.IN1
data[13] => _.IN1
data[13] => _.IN1
data[13] => _.IN1
data[13] => _.IN1
data[13] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[14] => _.IN1
data[14] => _.IN1
data[14] => _.IN1
data[14] => _.IN1
data[14] => _.IN1
data[14] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN0
data[18] => _.IN0
data[18] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[19] => _.IN0
data[19] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[20] => _.IN0
data[20] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[21] => _.IN0
data[21] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[22] => _.IN0
data[22] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[23] => _.IN0
data[23] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[42] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[47] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[50] => _.IN0
data[50] => _.IN0
data[50] => _.IN0
data[50] => _.IN0
data[50] => _.IN0
data[50] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[51] => _.IN0
data[51] => _.IN0
data[51] => _.IN0
data[51] => _.IN0
data[51] => _.IN0
data[51] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[52] => _.IN0
data[52] => _.IN0
data[52] => _.IN0
data[52] => _.IN0
data[52] => _.IN0
data[52] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[53] => _.IN0
data[53] => _.IN0
data[53] => _.IN0
data[53] => _.IN0
data[53] => _.IN0
data[53] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[54] => _.IN0
data[54] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[55] => _.IN0
data[55] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[56] => _.IN0
data[56] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[57] => _.IN0
data[57] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[58] => _.IN0
data[58] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[59] => _.IN0
data[59] => _.IN0
data[59] => _.IN0
data[60] => _.IN1
data[60] => _.IN1
data[60] => _.IN1
data[60] => _.IN1
data[60] => _.IN1
data[60] => _.IN1
data[60] => _.IN1
data[60] => _.IN1
data[61] => _.IN1
data[61] => _.IN1
data[61] => _.IN1
data[61] => _.IN1
data[61] => _.IN1
data[61] => _.IN1
data[61] => _.IN1
data[61] => _.IN1
data[62] => _.IN1
data[62] => _.IN1
data[62] => _.IN1
data[62] => _.IN1
data[62] => _.IN1
data[62] => _.IN1
data[62] => _.IN1
data[62] => _.IN1
data[63] => _.IN1
data[63] => _.IN1
data[63] => _.IN1
data[63] => _.IN1
data[63] => _.IN1
data[63] => _.IN1
data[63] => _.IN1
data[63] => _.IN1
data[64] => _.IN1
data[64] => _.IN1
data[64] => _.IN1
data[64] => _.IN1
data[64] => _.IN1
data[64] => _.IN1
data[64] => _.IN1
data[64] => _.IN1
data[65] => _.IN1
data[65] => _.IN1
data[65] => _.IN1
data[65] => _.IN1
data[65] => _.IN1
data[65] => _.IN1
data[65] => _.IN1
data[65] => _.IN1
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[74] => _.IN0
data[74] => _.IN0
data[74] => _.IN0
data[74] => _.IN0
data[75] => _.IN0
data[75] => _.IN0
data[75] => _.IN0
data[75] => _.IN0
data[76] => _.IN0
data[76] => _.IN0
data[76] => _.IN0
data[76] => _.IN0
data[77] => _.IN0
data[77] => _.IN0
data[77] => _.IN0
data[77] => _.IN0
data[78] => _.IN0
data[78] => _.IN0
data[79] => _.IN0
data[79] => _.IN0
data[80] => _.IN0
data[80] => _.IN0
data[81] => _.IN0
data[81] => _.IN0
data[82] => _.IN0
data[82] => _.IN0
data[83] => _.IN0
data[83] => _.IN0
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[88] => _.IN1
data[88] => _.IN1
data[88] => _.IN1
data[88] => _.IN1
data[89] => _.IN1
data[89] => _.IN1
data[89] => _.IN1
data[89] => _.IN1
data[90] => _.IN0
data[90] => _.IN0
data[91] => _.IN0
data[91] => _.IN0
data[92] => _.IN0
data[92] => _.IN0
data[93] => _.IN0
data[93] => _.IN0
data[94] => _.IN0
data[94] => _.IN0
data[95] => _.IN0
data[95] => _.IN0
data[96] => _.IN0
data[96] => _.IN0
data[96] => _.IN0
data[96] => _.IN0
data[97] => _.IN0
data[97] => _.IN0
data[97] => _.IN0
data[97] => _.IN0
data[98] => _.IN0
data[98] => _.IN0
data[98] => _.IN0
data[98] => _.IN0
data[99] => _.IN0
data[99] => _.IN0
data[99] => _.IN0
data[99] => _.IN0
data[100] => _.IN0
data[100] => _.IN0
data[100] => _.IN0
data[100] => _.IN0
data[101] => _.IN0
data[101] => _.IN0
data[101] => _.IN0
data[101] => _.IN0
data[102] => _.IN0
data[102] => _.IN0
data[103] => _.IN0
data[103] => _.IN0
data[104] => _.IN0
data[104] => _.IN0
data[105] => _.IN0
data[105] => _.IN0
data[106] => _.IN0
data[106] => _.IN0
data[107] => _.IN0
data[107] => _.IN0
data[108] => _.IN1
data[108] => _.IN1
data[108] => _.IN1
data[108] => _.IN1
data[109] => _.IN1
data[109] => _.IN1
data[109] => _.IN1
data[109] => _.IN1
data[110] => _.IN1
data[110] => _.IN1
data[110] => _.IN1
data[110] => _.IN1
data[111] => _.IN1
data[111] => _.IN1
data[111] => _.IN1
data[111] => _.IN1
data[112] => _.IN1
data[112] => _.IN1
data[112] => _.IN1
data[112] => _.IN1
data[113] => _.IN1
data[113] => _.IN1
data[113] => _.IN1
data[113] => _.IN1
data[114] => _.IN0
data[114] => _.IN0
data[115] => _.IN0
data[115] => _.IN0
data[116] => _.IN0
data[116] => _.IN0
data[117] => _.IN0
data[117] => _.IN0
data[118] => _.IN0
data[118] => _.IN0
data[119] => _.IN0
data[119] => _.IN0
data[120] => _.IN0
data[120] => _.IN0
data[121] => _.IN0
data[121] => _.IN0
data[122] => _.IN0
data[122] => _.IN0
data[123] => _.IN0
data[123] => _.IN0
data[124] => _.IN0
data[124] => _.IN0
data[125] => _.IN0
data[125] => _.IN0
data[126] => _.IN0
data[127] => _.IN0
data[128] => _.IN0
data[129] => _.IN0
data[130] => _.IN0
data[131] => _.IN0
data[132] => _.IN1
data[132] => _.IN1
data[133] => _.IN1
data[133] => _.IN1
data[134] => _.IN1
data[134] => _.IN1
data[135] => _.IN1
data[135] => _.IN1
data[136] => _.IN1
data[136] => _.IN1
data[137] => _.IN1
data[137] => _.IN1
data[138] => _.IN0
data[139] => _.IN0
data[140] => _.IN0
data[141] => _.IN0
data[142] => _.IN0
data[143] => _.IN0
data[144] => _.IN0
data[144] => _.IN0
data[144] => _.IN0
data[144] => _.IN0
data[145] => _.IN0
data[145] => _.IN0
data[145] => _.IN0
data[145] => _.IN0
data[146] => _.IN0
data[146] => _.IN0
data[146] => _.IN0
data[146] => _.IN0
data[147] => _.IN0
data[147] => _.IN0
data[147] => _.IN0
data[147] => _.IN0
data[148] => _.IN0
data[148] => _.IN0
data[148] => _.IN0
data[148] => _.IN0
data[149] => _.IN0
data[149] => _.IN0
data[149] => _.IN0
data[149] => _.IN0
data[150] => _.IN0
data[150] => _.IN0
data[151] => _.IN0
data[151] => _.IN0
data[152] => _.IN0
data[152] => _.IN0
data[153] => _.IN0
data[153] => _.IN0
data[154] => _.IN0
data[154] => _.IN0
data[155] => _.IN0
data[155] => _.IN0
data[156] => _.IN1
data[156] => _.IN1
data[156] => _.IN1
data[156] => _.IN1
data[157] => _.IN1
data[157] => _.IN1
data[157] => _.IN1
data[157] => _.IN1
data[158] => _.IN1
data[158] => _.IN1
data[158] => _.IN1
data[158] => _.IN1
data[159] => _.IN1
data[159] => _.IN1
data[159] => _.IN1
data[159] => _.IN1
data[160] => _.IN1
data[160] => _.IN1
data[160] => _.IN1
data[160] => _.IN1
data[161] => _.IN1
data[161] => _.IN1
data[161] => _.IN1
data[161] => _.IN1
data[162] => _.IN0
data[162] => _.IN0
data[163] => _.IN0
data[163] => _.IN0
data[164] => _.IN0
data[164] => _.IN0
data[165] => _.IN0
data[165] => _.IN0
data[166] => _.IN0
data[166] => _.IN0
data[167] => _.IN0
data[167] => _.IN0
data[168] => _.IN0
data[168] => _.IN0
data[169] => _.IN0
data[169] => _.IN0
data[170] => _.IN0
data[170] => _.IN0
data[171] => _.IN0
data[171] => _.IN0
data[172] => _.IN0
data[172] => _.IN0
data[173] => _.IN0
data[173] => _.IN0
data[174] => _.IN0
data[175] => _.IN0
data[176] => _.IN0
data[177] => _.IN0
data[178] => _.IN0
data[179] => _.IN0
data[180] => _.IN1
data[180] => _.IN1
data[181] => _.IN1
data[181] => _.IN1
data[182] => _.IN1
data[182] => _.IN1
data[183] => _.IN1
data[183] => _.IN1
data[184] => _.IN1
data[184] => _.IN1
data[185] => _.IN1
data[185] => _.IN1
data[186] => _.IN0
data[187] => _.IN0
data[188] => _.IN0
data[189] => _.IN0
data[190] => _.IN0
data[191] => _.IN0
data[192] => _.IN0
data[192] => _.IN0
data[192] => _.IN0
data[192] => _.IN0
data[192] => _.IN0
data[192] => _.IN0
data[192] => _.IN0
data[192] => _.IN0
data[193] => _.IN0
data[193] => _.IN0
data[193] => _.IN0
data[193] => _.IN0
data[193] => _.IN0
data[193] => _.IN0
data[193] => _.IN0
data[193] => _.IN0
data[194] => _.IN0
data[194] => _.IN0
data[194] => _.IN0
data[194] => _.IN0
data[194] => _.IN0
data[194] => _.IN0
data[194] => _.IN0
data[194] => _.IN0
data[195] => _.IN0
data[195] => _.IN0
data[195] => _.IN0
data[195] => _.IN0
data[195] => _.IN0
data[195] => _.IN0
data[195] => _.IN0
data[195] => _.IN0
data[196] => _.IN0
data[196] => _.IN0
data[196] => _.IN0
data[196] => _.IN0
data[196] => _.IN0
data[196] => _.IN0
data[196] => _.IN0
data[196] => _.IN0
data[197] => _.IN0
data[197] => _.IN0
data[197] => _.IN0
data[197] => _.IN0
data[197] => _.IN0
data[197] => _.IN0
data[197] => _.IN0
data[197] => _.IN0
data[198] => _.IN0
data[198] => _.IN0
data[198] => _.IN0
data[198] => _.IN0
data[199] => _.IN0
data[199] => _.IN0
data[199] => _.IN0
data[199] => _.IN0
data[200] => _.IN0
data[200] => _.IN0
data[200] => _.IN0
data[200] => _.IN0
data[201] => _.IN0
data[201] => _.IN0
data[201] => _.IN0
data[201] => _.IN0
data[202] => _.IN0
data[202] => _.IN0
data[202] => _.IN0
data[202] => _.IN0
data[203] => _.IN0
data[203] => _.IN0
data[203] => _.IN0
data[203] => _.IN0
data[204] => _.IN1
data[204] => _.IN1
data[204] => _.IN1
data[204] => _.IN1
data[204] => _.IN1
data[204] => _.IN1
data[204] => _.IN1
data[204] => _.IN1
data[205] => _.IN1
data[205] => _.IN1
data[205] => _.IN1
data[205] => _.IN1
data[205] => _.IN1
data[205] => _.IN1
data[205] => _.IN1
data[205] => _.IN1
data[206] => _.IN1
data[206] => _.IN1
data[206] => _.IN1
data[206] => _.IN1
data[206] => _.IN1
data[206] => _.IN1
data[206] => _.IN1
data[206] => _.IN1
data[207] => _.IN1
data[207] => _.IN1
data[207] => _.IN1
data[207] => _.IN1
data[207] => _.IN1
data[207] => _.IN1
data[207] => _.IN1
data[207] => _.IN1
data[208] => _.IN1
data[208] => _.IN1
data[208] => _.IN1
data[208] => _.IN1
data[208] => _.IN1
data[208] => _.IN1
data[208] => _.IN1
data[208] => _.IN1
data[209] => _.IN1
data[209] => _.IN1
data[209] => _.IN1
data[209] => _.IN1
data[209] => _.IN1
data[209] => _.IN1
data[209] => _.IN1
data[209] => _.IN1
data[210] => _.IN0
data[210] => _.IN0
data[210] => _.IN0
data[210] => _.IN0
data[211] => _.IN0
data[211] => _.IN0
data[211] => _.IN0
data[211] => _.IN0
data[212] => _.IN0
data[212] => _.IN0
data[212] => _.IN0
data[212] => _.IN0
data[213] => _.IN0
data[213] => _.IN0
data[213] => _.IN0
data[213] => _.IN0
data[214] => _.IN0
data[214] => _.IN0
data[214] => _.IN0
data[214] => _.IN0
data[215] => _.IN0
data[215] => _.IN0
data[215] => _.IN0
data[215] => _.IN0
data[216] => _.IN0
data[216] => _.IN0
data[216] => _.IN0
data[216] => _.IN0
data[217] => _.IN0
data[217] => _.IN0
data[217] => _.IN0
data[217] => _.IN0
data[218] => _.IN0
data[218] => _.IN0
data[218] => _.IN0
data[218] => _.IN0
data[219] => _.IN0
data[219] => _.IN0
data[219] => _.IN0
data[219] => _.IN0
data[220] => _.IN0
data[220] => _.IN0
data[220] => _.IN0
data[220] => _.IN0
data[221] => _.IN0
data[221] => _.IN0
data[221] => _.IN0
data[221] => _.IN0
data[222] => _.IN0
data[222] => _.IN0
data[223] => _.IN0
data[223] => _.IN0
data[224] => _.IN0
data[224] => _.IN0
data[225] => _.IN0
data[225] => _.IN0
data[226] => _.IN0
data[226] => _.IN0
data[227] => _.IN0
data[227] => _.IN0
data[228] => _.IN1
data[228] => _.IN1
data[228] => _.IN1
data[228] => _.IN1
data[229] => _.IN1
data[229] => _.IN1
data[229] => _.IN1
data[229] => _.IN1
data[230] => _.IN1
data[230] => _.IN1
data[230] => _.IN1
data[230] => _.IN1
data[231] => _.IN1
data[231] => _.IN1
data[231] => _.IN1
data[231] => _.IN1
data[232] => _.IN1
data[232] => _.IN1
data[232] => _.IN1
data[232] => _.IN1
data[233] => _.IN1
data[233] => _.IN1
data[233] => _.IN1
data[233] => _.IN1
data[234] => _.IN0
data[234] => _.IN0
data[235] => _.IN0
data[235] => _.IN0
data[236] => _.IN0
data[236] => _.IN0
data[237] => _.IN0
data[237] => _.IN0
data[238] => _.IN0
data[238] => _.IN0
data[239] => _.IN0
data[239] => _.IN0
data[240] => _.IN0
data[240] => _.IN0
data[240] => _.IN0
data[240] => _.IN0
data[240] => _.IN0
data[240] => _.IN0
data[240] => _.IN0
data[240] => _.IN0
data[241] => _.IN0
data[241] => _.IN0
data[241] => _.IN0
data[241] => _.IN0
data[241] => _.IN0
data[241] => _.IN0
data[241] => _.IN0
data[241] => _.IN0
data[242] => _.IN0
data[242] => _.IN0
data[242] => _.IN0
data[242] => _.IN0
data[242] => _.IN0
data[242] => _.IN0
data[242] => _.IN0
data[242] => _.IN0
data[243] => _.IN0
data[243] => _.IN0
data[243] => _.IN0
data[243] => _.IN0
data[243] => _.IN0
data[243] => _.IN0
data[243] => _.IN0
data[243] => _.IN0
data[244] => _.IN0
data[244] => _.IN0
data[244] => _.IN0
data[244] => _.IN0
data[244] => _.IN0
data[244] => _.IN0
data[244] => _.IN0
data[244] => _.IN0
data[245] => _.IN0
data[245] => _.IN0
data[245] => _.IN0
data[245] => _.IN0
data[245] => _.IN0
data[245] => _.IN0
data[245] => _.IN0
data[245] => _.IN0
data[246] => _.IN0
data[246] => _.IN0
data[246] => _.IN0
data[246] => _.IN0
data[247] => _.IN0
data[247] => _.IN0
data[247] => _.IN0
data[247] => _.IN0
data[248] => _.IN0
data[248] => _.IN0
data[248] => _.IN0
data[248] => _.IN0
data[249] => _.IN0
data[249] => _.IN0
data[249] => _.IN0
data[249] => _.IN0
data[250] => _.IN0
data[250] => _.IN0
data[250] => _.IN0
data[250] => _.IN0
data[251] => _.IN0
data[251] => _.IN0
data[251] => _.IN0
data[251] => _.IN0
data[252] => _.IN1
data[252] => _.IN1
data[252] => _.IN1
data[252] => _.IN1
data[252] => _.IN1
data[252] => _.IN1
data[252] => _.IN1
data[252] => _.IN1
data[253] => _.IN1
data[253] => _.IN1
data[253] => _.IN1
data[253] => _.IN1
data[253] => _.IN1
data[253] => _.IN1
data[253] => _.IN1
data[253] => _.IN1
data[254] => _.IN1
data[254] => _.IN1
data[254] => _.IN1
data[254] => _.IN1
data[254] => _.IN1
data[254] => _.IN1
data[254] => _.IN1
data[254] => _.IN1
data[255] => _.IN1
data[255] => _.IN1
data[255] => _.IN1
data[255] => _.IN1
data[255] => _.IN1
data[255] => _.IN1
data[255] => _.IN1
data[255] => _.IN1
data[256] => _.IN1
data[256] => _.IN1
data[256] => _.IN1
data[256] => _.IN1
data[256] => _.IN1
data[256] => _.IN1
data[256] => _.IN1
data[256] => _.IN1
data[257] => _.IN1
data[257] => _.IN1
data[257] => _.IN1
data[257] => _.IN1
data[257] => _.IN1
data[257] => _.IN1
data[257] => _.IN1
data[257] => _.IN1
data[258] => _.IN0
data[258] => _.IN0
data[258] => _.IN0
data[258] => _.IN0
data[259] => _.IN0
data[259] => _.IN0
data[259] => _.IN0
data[259] => _.IN0
data[260] => _.IN0
data[260] => _.IN0
data[260] => _.IN0
data[260] => _.IN0
data[261] => _.IN0
data[261] => _.IN0
data[261] => _.IN0
data[261] => _.IN0
data[262] => _.IN0
data[262] => _.IN0
data[262] => _.IN0
data[262] => _.IN0
data[263] => _.IN0
data[263] => _.IN0
data[263] => _.IN0
data[263] => _.IN0
data[264] => _.IN0
data[264] => _.IN0
data[264] => _.IN0
data[264] => _.IN0
data[265] => _.IN0
data[265] => _.IN0
data[265] => _.IN0
data[265] => _.IN0
data[266] => _.IN0
data[266] => _.IN0
data[266] => _.IN0
data[266] => _.IN0
data[267] => _.IN0
data[267] => _.IN0
data[267] => _.IN0
data[267] => _.IN0
data[268] => _.IN0
data[268] => _.IN0
data[268] => _.IN0
data[268] => _.IN0
data[269] => _.IN0
data[269] => _.IN0
data[269] => _.IN0
data[269] => _.IN0
data[270] => _.IN0
data[270] => _.IN0
data[271] => _.IN0
data[271] => _.IN0
data[272] => _.IN0
data[272] => _.IN0
data[273] => _.IN0
data[273] => _.IN0
data[274] => _.IN0
data[274] => _.IN0
data[275] => _.IN0
data[275] => _.IN0
data[276] => _.IN1
data[276] => _.IN1
data[276] => _.IN1
data[276] => _.IN1
data[277] => _.IN1
data[277] => _.IN1
data[277] => _.IN1
data[277] => _.IN1
data[278] => _.IN1
data[278] => _.IN1
data[278] => _.IN1
data[278] => _.IN1
data[279] => _.IN1
data[279] => _.IN1
data[279] => _.IN1
data[279] => _.IN1
data[280] => _.IN1
data[280] => _.IN1
data[280] => _.IN1
data[280] => _.IN1
data[281] => _.IN1
data[281] => _.IN1
data[281] => _.IN1
data[281] => _.IN1
data[282] => _.IN0
data[282] => _.IN0
data[283] => _.IN0
data[283] => _.IN0
data[284] => _.IN0
data[284] => _.IN0
data[285] => _.IN0
data[285] => _.IN0
data[286] => _.IN0
data[286] => _.IN0
data[287] => _.IN0
data[287] => _.IN0
data[288] => _.IN0
data[288] => _.IN0
data[288] => _.IN0
data[288] => _.IN0
data[289] => _.IN0
data[289] => _.IN0
data[289] => _.IN0
data[289] => _.IN0
data[290] => _.IN0
data[290] => _.IN0
data[290] => _.IN0
data[290] => _.IN0
data[291] => _.IN0
data[291] => _.IN0
data[291] => _.IN0
data[291] => _.IN0
data[292] => _.IN0
data[292] => _.IN0
data[292] => _.IN0
data[292] => _.IN0
data[293] => _.IN0
data[293] => _.IN0
data[293] => _.IN0
data[293] => _.IN0
data[294] => _.IN0
data[294] => _.IN0
data[295] => _.IN0
data[295] => _.IN0
data[296] => _.IN0
data[296] => _.IN0
data[297] => _.IN0
data[297] => _.IN0
data[298] => _.IN0
data[298] => _.IN0
data[299] => _.IN0
data[299] => _.IN0
data[300] => _.IN1
data[300] => _.IN1
data[300] => _.IN1
data[300] => _.IN1
data[301] => _.IN1
data[301] => _.IN1
data[301] => _.IN1
data[301] => _.IN1
data[302] => _.IN1
data[302] => _.IN1
data[302] => _.IN1
data[302] => _.IN1
data[303] => _.IN1
data[303] => _.IN1
data[303] => _.IN1
data[303] => _.IN1
data[304] => _.IN1
data[304] => _.IN1
data[304] => _.IN1
data[304] => _.IN1
data[305] => _.IN1
data[305] => _.IN1
data[305] => _.IN1
data[305] => _.IN1
data[306] => _.IN0
data[306] => _.IN0
data[307] => _.IN0
data[307] => _.IN0
data[308] => _.IN0
data[308] => _.IN0
data[309] => _.IN0
data[309] => _.IN0
data[310] => _.IN0
data[310] => _.IN0
data[311] => _.IN0
data[311] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst|lpm_constant:sc
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst1
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst1|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst1|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst2
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst2|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst3|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst4
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst4|lpm_constant:sc
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst5
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst5|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst5|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst6
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst6|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst7
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst7|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst7|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst8
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst8|lpm_constant:sc
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst9
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst9|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst9|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst10
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst10|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst11
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst11|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst11|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst12
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst12|lpm_constant:sc
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst13
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst13|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst13|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst14
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst14|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst15
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst15|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst15|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst16
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst16|lpm_constant:sc
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <GND>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst17
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst17|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst17|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst18
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst18|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <GND>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst19
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst19|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst19|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst20
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst20|lpm_constant:sc
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <GND>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst21
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst21|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst21|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst22
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst22|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <GND>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst23
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst23|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst23|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst25
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst25|lpm_constant:sc
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <GND>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst24
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst24|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst24|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst26
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst26|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <GND>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst27
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst27|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst27|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst28
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst28|lpm_constant:sc
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <GND>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst29
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst29|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst29|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst30
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst30|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <GND>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst31
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst31|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst31|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst32
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst32|lpm_constant:sc
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <GND>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst33
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst33|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst33|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst34
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst34|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <GND>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst35
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst35|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst35|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst36
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst36|lpm_constant:sc
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <GND>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst37
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst37|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst37|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst38
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst38|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <GND>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst39
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst39|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst39|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst40
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst40|lpm_constant:sc
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <GND>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst41
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst41|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst41|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst42
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst42|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <GND>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst43
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst43|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst43|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst44
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst44|lpm_constant:sc
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <GND>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst45
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst45|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst45|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst46
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst46|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <GND>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst47
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst47|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst47|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst48
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst48|lpm_constant:sc
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <GND>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst49
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst49|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst49|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst50
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst50|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <GND>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst51
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst51|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst51|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst52
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst52|lpm_constant:sc
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <GND>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst53
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst53|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst53|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst54
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst54|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <GND>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst55
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst55|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst55|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst56
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst56|lpm_constant:sc
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <GND>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst57
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst57|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst57|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst58
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst58|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <GND>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst59
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst59|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst59|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst60
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst60|lpm_constant:sc
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <GND>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst61
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst61|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst61|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst62
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst62|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <GND>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst63
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst63|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst63|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst64
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst64|lpm_constant:sc
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <VCC>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst65
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst65|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst65|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst66
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst66|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <VCC>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst67
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst67|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst67|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst68
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst68|lpm_constant:sc
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <VCC>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst69
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst69|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst69|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst70
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst70|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <VCC>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst71
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst71|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst71|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst72
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst72|lpm_constant:sc
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <VCC>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst73
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst73|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst73|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst74
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst74|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <VCC>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst75
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst75|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst75|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst76
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst76|lpm_constant:sc
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <VCC>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst77
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst77|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst77|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst78
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst78|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <VCC>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst79
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst79|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst79|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst80
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst80|lpm_constant:sc
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst81
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst81|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst81|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst82
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst82|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst83
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst83|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst83|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst84
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst84|lpm_constant:sc
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst85
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst85|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst85|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst86
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst86|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst87
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst87|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst87|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst88
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst88|lpm_constant:sc
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst89
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst89|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst89|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst90
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst90|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst91
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst91|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst91|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst92
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst92|lpm_constant:sc
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst93
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst93|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst93|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst94
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst94|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst95
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst95|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst95|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst96
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst96|lpm_constant:sc
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <VCC>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst97
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst97|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst97|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst98
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst98|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <VCC>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst99
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst99|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst99|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst100
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst100|lpm_constant:sc
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <VCC>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst101
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst101|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst101|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst102
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_stack52:inst8|LPM_FF:inst102|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <VCC>


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst103
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst103|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g21_lab5_testbed|g21_stack52:inst8|BUSMUX:inst103|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|LPM_FF:card_hold
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|random_address_gen:inst6
deal_card <= rand_en.DB_MAX_OUTPUT_PORT_TYPE
request_deal => g21_dealer_FSM:inst1.Request_Deal
rst => g21_dealer_FSM:inst1.reset
rst => LPM_FF:inst11.aclr
CLK => g21_dealer_FSM:inst1.Clock
CLK => LPM_FF:inst11.clock
rand_ADDR[0] <= lpm_divide0:inst10.remain[0]
rand_ADDR[1] <= lpm_divide0:inst10.remain[1]
rand_ADDR[2] <= lpm_divide0:inst10.remain[2]
rand_ADDR[3] <= lpm_divide0:inst10.remain[3]
rand_ADDR[4] <= lpm_divide0:inst10.remain[4]
rand_ADDR[5] <= lpm_divide0:inst10.remain[5]
NUM[0] => lpm_divide0:inst10.denom[0]
NUM[1] => lpm_divide0:inst10.denom[1]
NUM[2] => lpm_divide0:inst10.denom[2]
NUM[3] => lpm_divide0:inst10.denom[3]
NUM[4] => lpm_divide0:inst10.denom[4]
NUM[5] => lpm_divide0:inst10.denom[5]
INIT => LPM_FF:inst11.aset


|g21_lab5_testbed|random_address_gen:inst6|g21_dealer_FSM:inst1
Request_Deal => Rand_Enable~reg0.DATAIN
reset => Rand_Enable~reg0.ACLR
Clock => Rand_Enable~reg0.CLK
Rand_Enable <= Rand_Enable~reg0.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|random_address_gen:inst6|lpm_divide0:inst10
denom[0] => lpm_divide:LPM_DIVIDE_component.denom[0]
denom[1] => lpm_divide:LPM_DIVIDE_component.denom[1]
denom[2] => lpm_divide:LPM_DIVIDE_component.denom[2]
denom[3] => lpm_divide:LPM_DIVIDE_component.denom[3]
denom[4] => lpm_divide:LPM_DIVIDE_component.denom[4]
denom[5] => lpm_divide:LPM_DIVIDE_component.denom[5]
numer[0] => lpm_divide:LPM_DIVIDE_component.numer[0]
numer[1] => lpm_divide:LPM_DIVIDE_component.numer[1]
numer[2] => lpm_divide:LPM_DIVIDE_component.numer[2]
numer[3] => lpm_divide:LPM_DIVIDE_component.numer[3]
numer[4] => lpm_divide:LPM_DIVIDE_component.numer[4]
numer[5] => lpm_divide:LPM_DIVIDE_component.numer[5]
quotient[0] <= lpm_divide:LPM_DIVIDE_component.quotient[0]
quotient[1] <= lpm_divide:LPM_DIVIDE_component.quotient[1]
quotient[2] <= lpm_divide:LPM_DIVIDE_component.quotient[2]
quotient[3] <= lpm_divide:LPM_DIVIDE_component.quotient[3]
quotient[4] <= lpm_divide:LPM_DIVIDE_component.quotient[4]
quotient[5] <= lpm_divide:LPM_DIVIDE_component.quotient[5]
remain[0] <= lpm_divide:LPM_DIVIDE_component.remain[0]
remain[1] <= lpm_divide:LPM_DIVIDE_component.remain[1]
remain[2] <= lpm_divide:LPM_DIVIDE_component.remain[2]
remain[3] <= lpm_divide:LPM_DIVIDE_component.remain[3]
remain[4] <= lpm_divide:LPM_DIVIDE_component.remain[4]
remain[5] <= lpm_divide:LPM_DIVIDE_component.remain[5]


|g21_lab5_testbed|random_address_gen:inst6|lpm_divide0:inst10|lpm_divide:LPM_DIVIDE_component
numer[0] => lpm_divide_grp:auto_generated.numer[0]
numer[1] => lpm_divide_grp:auto_generated.numer[1]
numer[2] => lpm_divide_grp:auto_generated.numer[2]
numer[3] => lpm_divide_grp:auto_generated.numer[3]
numer[4] => lpm_divide_grp:auto_generated.numer[4]
numer[5] => lpm_divide_grp:auto_generated.numer[5]
denom[0] => lpm_divide_grp:auto_generated.denom[0]
denom[1] => lpm_divide_grp:auto_generated.denom[1]
denom[2] => lpm_divide_grp:auto_generated.denom[2]
denom[3] => lpm_divide_grp:auto_generated.denom[3]
denom[4] => lpm_divide_grp:auto_generated.denom[4]
denom[5] => lpm_divide_grp:auto_generated.denom[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
quotient[0] <= lpm_divide_grp:auto_generated.quotient[0]
quotient[1] <= lpm_divide_grp:auto_generated.quotient[1]
quotient[2] <= lpm_divide_grp:auto_generated.quotient[2]
quotient[3] <= lpm_divide_grp:auto_generated.quotient[3]
quotient[4] <= lpm_divide_grp:auto_generated.quotient[4]
quotient[5] <= lpm_divide_grp:auto_generated.quotient[5]
remain[0] <= lpm_divide_grp:auto_generated.remain[0]
remain[1] <= lpm_divide_grp:auto_generated.remain[1]
remain[2] <= lpm_divide_grp:auto_generated.remain[2]
remain[3] <= lpm_divide_grp:auto_generated.remain[3]
remain[4] <= lpm_divide_grp:auto_generated.remain[4]
remain[5] <= lpm_divide_grp:auto_generated.remain[5]


|g21_lab5_testbed|random_address_gen:inst6|lpm_divide0:inst10|lpm_divide:LPM_DIVIDE_component|lpm_divide_grp:auto_generated
denom[0] => sign_div_unsign_bkh:divider.denominator[0]
denom[1] => sign_div_unsign_bkh:divider.denominator[1]
denom[2] => sign_div_unsign_bkh:divider.denominator[2]
denom[3] => sign_div_unsign_bkh:divider.denominator[3]
denom[4] => sign_div_unsign_bkh:divider.denominator[4]
denom[5] => sign_div_unsign_bkh:divider.denominator[5]
numer[0] => sign_div_unsign_bkh:divider.numerator[0]
numer[1] => sign_div_unsign_bkh:divider.numerator[1]
numer[2] => sign_div_unsign_bkh:divider.numerator[2]
numer[3] => sign_div_unsign_bkh:divider.numerator[3]
numer[4] => sign_div_unsign_bkh:divider.numerator[4]
numer[5] => sign_div_unsign_bkh:divider.numerator[5]
quotient[0] <= sign_div_unsign_bkh:divider.quotient[0]
quotient[1] <= sign_div_unsign_bkh:divider.quotient[1]
quotient[2] <= sign_div_unsign_bkh:divider.quotient[2]
quotient[3] <= sign_div_unsign_bkh:divider.quotient[3]
quotient[4] <= sign_div_unsign_bkh:divider.quotient[4]
quotient[5] <= sign_div_unsign_bkh:divider.quotient[5]
remain[0] <= sign_div_unsign_bkh:divider.remainder[0]
remain[1] <= sign_div_unsign_bkh:divider.remainder[1]
remain[2] <= sign_div_unsign_bkh:divider.remainder[2]
remain[3] <= sign_div_unsign_bkh:divider.remainder[3]
remain[4] <= sign_div_unsign_bkh:divider.remainder[4]
remain[5] <= sign_div_unsign_bkh:divider.remainder[5]


|g21_lab5_testbed|random_address_gen:inst6|lpm_divide0:inst10|lpm_divide:LPM_DIVIDE_component|lpm_divide_grp:auto_generated|sign_div_unsign_bkh:divider
denominator[0] => alt_u_div_ove:divider.denominator[0]
denominator[1] => alt_u_div_ove:divider.denominator[1]
denominator[2] => alt_u_div_ove:divider.denominator[2]
denominator[3] => alt_u_div_ove:divider.denominator[3]
denominator[4] => alt_u_div_ove:divider.denominator[4]
denominator[5] => alt_u_div_ove:divider.denominator[5]
numerator[0] => alt_u_div_ove:divider.numerator[0]
numerator[1] => alt_u_div_ove:divider.numerator[1]
numerator[2] => alt_u_div_ove:divider.numerator[2]
numerator[3] => alt_u_div_ove:divider.numerator[3]
numerator[4] => alt_u_div_ove:divider.numerator[4]
numerator[5] => alt_u_div_ove:divider.numerator[5]
quotient[0] <= protect_quotient[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= protect_quotient[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= protect_quotient[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= protect_quotient[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= protect_quotient[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= protect_quotient[5].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= protect_remainder[0].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= protect_remainder[1].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= protect_remainder[2].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= protect_remainder[3].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= protect_remainder[4].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= protect_remainder[5].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|random_address_gen:inst6|lpm_divide0:inst10|lpm_divide:LPM_DIVIDE_component|lpm_divide_grp:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider
denominator[0] => add_sub_lkc:add_sub_0.datab[0]
denominator[0] => add_sub_mkc:add_sub_1.datab[0]
denominator[0] => op_1.IN8
denominator[0] => op_2.IN10
denominator[0] => op_3.IN12
denominator[0] => op_4.IN14
denominator[1] => sel[0].IN1
denominator[1] => add_sub_mkc:add_sub_1.datab[1]
denominator[1] => sel[6].IN1
denominator[1] => sel[12].IN1
denominator[1] => op_1.IN6
denominator[1] => sel[18].IN1
denominator[1] => op_2.IN8
denominator[1] => sel[24].IN1
denominator[1] => op_3.IN10
denominator[1] => sel[30].IN1
denominator[1] => op_4.IN12
denominator[1] => sel[36].IN1
denominator[2] => sel[1].IN1
denominator[2] => sel[7].IN1
denominator[2] => sel[13].IN1
denominator[2] => op_1.IN4
denominator[2] => sel[19].IN1
denominator[2] => op_2.IN6
denominator[2] => sel[25].IN1
denominator[2] => op_3.IN8
denominator[2] => sel[31].IN1
denominator[2] => op_4.IN10
denominator[2] => sel[37].IN1
denominator[3] => sel[2].IN1
denominator[3] => sel[8].IN1
denominator[3] => sel[14].IN1
denominator[3] => sel[20].IN1
denominator[3] => op_2.IN4
denominator[3] => sel[26].IN1
denominator[3] => op_3.IN6
denominator[3] => sel[32].IN1
denominator[3] => op_4.IN8
denominator[3] => sel[38].IN1
denominator[4] => sel[3].IN1
denominator[4] => sel[9].IN1
denominator[4] => sel[15].IN1
denominator[4] => sel[21].IN1
denominator[4] => sel[27].IN1
denominator[4] => op_3.IN4
denominator[4] => sel[33].IN1
denominator[4] => op_4.IN6
denominator[4] => sel[39].IN1
denominator[5] => sel[4].IN1
denominator[5] => sel[10].IN1
denominator[5] => sel[16].IN1
denominator[5] => sel[22].IN1
denominator[5] => sel[28].IN1
denominator[5] => sel[34].IN1
denominator[5] => op_4.IN4
denominator[5] => sel[40].IN1
numerator[0] => StageOut[30].IN0
numerator[0] => op_4.IN13
numerator[1] => StageOut[24].IN0
numerator[1] => op_3.IN11
numerator[2] => StageOut[18].IN0
numerator[2] => op_2.IN9
numerator[3] => StageOut[12].IN0
numerator[3] => op_1.IN7
numerator[4] => add_sub_mkc:add_sub_1.dataa[0]
numerator[4] => StageOut[6].IN0
numerator[5] => add_sub_lkc:add_sub_0.dataa[0]
numerator[5] => StageOut[0].IN0
quotient[0] <= quotient_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= quotient_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= quotient_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= quotient_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= quotient_tmp[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= quotient_tmp[5].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= StageOut[30].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= StageOut[31].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= StageOut[32].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= StageOut[33].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= StageOut[34].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= StageOut[35].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|random_address_gen:inst6|lpm_divide0:inst10|lpm_divide:LPM_DIVIDE_component|lpm_divide_grp:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_lkc:add_sub_0
cout <= carry_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => carry_eqn[0].IN0
dataa[0] => _.IN0
dataa[0] => sum_eqn[0].IN0
datab[0] => datab_node[0].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|random_address_gen:inst6|lpm_divide0:inst10|lpm_divide:LPM_DIVIDE_component|lpm_divide_grp:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_mkc:add_sub_1
cout <= carry_eqn[1].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => carry_eqn[0].IN0
dataa[0] => _.IN0
dataa[0] => sum_eqn[0].IN0
dataa[1] => carry_eqn[1].IN0
dataa[1] => _.IN0
dataa[1] => sum_eqn[1].IN0
datab[0] => datab_node[0].IN0
datab[1] => datab_node[1].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sum_eqn[1].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|random_address_gen:inst6|LPM_FF:inst11
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
data[24] => dffs[24].DATAIN
data[25] => dffs[25].DATAIN
data[26] => dffs[26].DATAIN
data[27] => dffs[27].DATAIN
data[28] => dffs[28].DATAIN
data[29] => dffs[29].DATAIN
data[30] => dffs[30].DATAIN
data[31] => dffs[31].DATAIN
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => _.IN0
aclr => dffs[31].IN0
aclr => dffs[30].IN0
aclr => dffs[29].IN0
aclr => dffs[28].IN0
aclr => dffs[27].IN0
aclr => dffs[26].IN0
aclr => dffs[25].IN0
aclr => dffs[24].IN0
aclr => dffs[23].IN0
aclr => dffs[22].IN0
aclr => dffs[21].IN0
aclr => dffs[20].IN0
aclr => dffs[19].IN0
aclr => dffs[18].IN0
aclr => dffs[17].IN0
aclr => dffs[16].IN0
aclr => dffs[15].IN0
aclr => dffs[14].IN0
aclr => dffs[13].IN0
aclr => dffs[12].IN0
aclr => dffs[11].IN0
aclr => dffs[10].IN0
aclr => dffs[9].IN0
aclr => dffs[8].IN0
aclr => dffs[7].IN0
aclr => dffs[6].IN0
aclr => dffs[5].IN0
aclr => dffs[4].IN0
aclr => dffs[3].IN0
aclr => dffs[2].IN0
aclr => dffs[1].IN0
aclr => dffs[0].IN0
aset => _.IN0
aset => _.IN0
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dffs[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dffs[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dffs[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dffs[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dffs[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dffs[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dffs[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|random_address_gen:inst6|LPM_FF:inst11|lpm_constant:ac
result[0] <= lpm_constant_bj4:ag.result[0]
result[1] <= lpm_constant_bj4:ag.result[1]
result[2] <= lpm_constant_bj4:ag.result[2]
result[3] <= lpm_constant_bj4:ag.result[3]
result[4] <= lpm_constant_bj4:ag.result[4]
result[5] <= lpm_constant_bj4:ag.result[5]
result[6] <= lpm_constant_bj4:ag.result[6]
result[7] <= lpm_constant_bj4:ag.result[7]
result[8] <= lpm_constant_bj4:ag.result[8]
result[9] <= lpm_constant_bj4:ag.result[9]
result[10] <= lpm_constant_bj4:ag.result[10]
result[11] <= lpm_constant_bj4:ag.result[11]
result[12] <= lpm_constant_bj4:ag.result[12]
result[13] <= lpm_constant_bj4:ag.result[13]
result[14] <= lpm_constant_bj4:ag.result[14]
result[15] <= lpm_constant_bj4:ag.result[15]
result[16] <= lpm_constant_bj4:ag.result[16]
result[17] <= lpm_constant_bj4:ag.result[17]
result[18] <= lpm_constant_bj4:ag.result[18]
result[19] <= lpm_constant_bj4:ag.result[19]
result[20] <= lpm_constant_bj4:ag.result[20]
result[21] <= lpm_constant_bj4:ag.result[21]
result[22] <= lpm_constant_bj4:ag.result[22]
result[23] <= lpm_constant_bj4:ag.result[23]
result[24] <= lpm_constant_bj4:ag.result[24]
result[25] <= lpm_constant_bj4:ag.result[25]
result[26] <= lpm_constant_bj4:ag.result[26]
result[27] <= lpm_constant_bj4:ag.result[27]
result[28] <= lpm_constant_bj4:ag.result[28]
result[29] <= lpm_constant_bj4:ag.result[29]
result[30] <= lpm_constant_bj4:ag.result[30]
result[31] <= lpm_constant_bj4:ag.result[31]


|g21_lab5_testbed|random_address_gen:inst6|LPM_FF:inst11|lpm_constant:ac|lpm_constant_bj4:ag
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <VCC>
result[7] <= <GND>
result[8] <= <VCC>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>
result[31] <= <GND>


|g21_lab5_testbed|random_address_gen:inst6|g21_RANDU:inst9
seed[0] => add_sub:A2.datab[0]
seed[0] => add_sub:A1.dataa[16]
seed[0] => add_sub:A1.datab[1]
seed[1] => add_sub:A2.datab[1]
seed[1] => add_sub:A1.dataa[17]
seed[1] => add_sub:A1.datab[2]
seed[2] => add_sub:A2.datab[2]
seed[2] => add_sub:A1.dataa[18]
seed[2] => add_sub:A1.datab[3]
seed[3] => add_sub:A2.datab[3]
seed[3] => add_sub:A1.dataa[19]
seed[3] => add_sub:A1.datab[4]
seed[4] => add_sub:A2.datab[4]
seed[4] => add_sub:A1.dataa[20]
seed[4] => add_sub:A1.datab[5]
seed[5] => add_sub:A2.datab[5]
seed[5] => add_sub:A1.dataa[21]
seed[5] => add_sub:A1.datab[6]
seed[6] => add_sub:A2.datab[6]
seed[6] => add_sub:A1.dataa[22]
seed[6] => add_sub:A1.datab[7]
seed[7] => add_sub:A2.datab[7]
seed[7] => add_sub:A1.dataa[23]
seed[7] => add_sub:A1.datab[8]
seed[8] => add_sub:A2.datab[8]
seed[8] => add_sub:A1.dataa[24]
seed[8] => add_sub:A1.datab[9]
seed[9] => add_sub:A2.datab[9]
seed[9] => add_sub:A1.dataa[25]
seed[9] => add_sub:A1.datab[10]
seed[10] => add_sub:A2.datab[10]
seed[10] => add_sub:A1.dataa[26]
seed[10] => add_sub:A1.datab[11]
seed[11] => add_sub:A2.datab[11]
seed[11] => add_sub:A1.dataa[27]
seed[11] => add_sub:A1.datab[12]
seed[12] => add_sub:A2.datab[12]
seed[12] => add_sub:A1.dataa[28]
seed[12] => add_sub:A1.datab[13]
seed[13] => add_sub:A2.datab[13]
seed[13] => add_sub:A1.dataa[29]
seed[13] => add_sub:A1.datab[14]
seed[14] => add_sub:A2.datab[14]
seed[14] => add_sub:A1.dataa[30]
seed[14] => add_sub:A1.datab[15]
seed[15] => add_sub:A2.datab[15]
seed[15] => add_sub:A1.dataa[31]
seed[15] => add_sub:A1.datab[16]
seed[16] => add_sub:A2.datab[16]
seed[16] => add_sub:A1.datab[17]
seed[17] => add_sub:A2.datab[17]
seed[17] => add_sub:A1.datab[18]
seed[18] => add_sub:A2.datab[18]
seed[18] => add_sub:A1.datab[19]
seed[19] => add_sub:A2.datab[19]
seed[19] => add_sub:A1.datab[20]
seed[20] => add_sub:A2.datab[20]
seed[20] => add_sub:A1.datab[21]
seed[21] => add_sub:A2.datab[21]
seed[21] => add_sub:A1.datab[22]
seed[22] => add_sub:A2.datab[22]
seed[22] => add_sub:A1.datab[23]
seed[23] => add_sub:A2.datab[23]
seed[23] => add_sub:A1.datab[24]
seed[24] => add_sub:A2.datab[24]
seed[24] => add_sub:A1.datab[25]
seed[25] => add_sub:A2.datab[25]
seed[25] => add_sub:A1.datab[26]
seed[26] => add_sub:A2.datab[26]
seed[26] => add_sub:A1.datab[27]
seed[27] => add_sub:A2.datab[27]
seed[27] => add_sub:A1.datab[28]
seed[28] => add_sub:A2.datab[28]
seed[28] => add_sub:A1.datab[29]
seed[29] => add_sub:A2.datab[29]
seed[29] => add_sub:A1.datab[30]
seed[30] => add_sub:A2.datab[30]
seed[30] => add_sub:A1.datab[31]
seed[31] => add_sub:A2.datab[31]
rand[0] <= add_sub:A2.result[0]
rand[1] <= add_sub:A2.result[1]
rand[2] <= add_sub:A2.result[2]
rand[3] <= add_sub:A2.result[3]
rand[4] <= add_sub:A2.result[4]
rand[5] <= add_sub:A2.result[5]
rand[6] <= add_sub:A2.result[6]
rand[7] <= add_sub:A2.result[7]
rand[8] <= add_sub:A2.result[8]
rand[9] <= add_sub:A2.result[9]
rand[10] <= add_sub:A2.result[10]
rand[11] <= add_sub:A2.result[11]
rand[12] <= add_sub:A2.result[12]
rand[13] <= add_sub:A2.result[13]
rand[14] <= add_sub:A2.result[14]
rand[15] <= add_sub:A2.result[15]
rand[16] <= add_sub:A2.result[16]
rand[17] <= add_sub:A2.result[17]
rand[18] <= add_sub:A2.result[18]
rand[19] <= add_sub:A2.result[19]
rand[20] <= add_sub:A2.result[20]
rand[21] <= add_sub:A2.result[21]
rand[22] <= add_sub:A2.result[22]
rand[23] <= add_sub:A2.result[23]
rand[24] <= add_sub:A2.result[24]
rand[25] <= add_sub:A2.result[25]
rand[26] <= add_sub:A2.result[26]
rand[27] <= add_sub:A2.result[27]
rand[28] <= add_sub:A2.result[28]
rand[29] <= add_sub:A2.result[29]
rand[30] <= add_sub:A2.result[30]
rand[31] <= <GND>


|g21_lab5_testbed|random_address_gen:inst6|g21_RANDU:inst9|add_sub:A1
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
dataa[17] => lpm_add_sub:LPM_ADD_SUB_component.dataa[17]
dataa[18] => lpm_add_sub:LPM_ADD_SUB_component.dataa[18]
dataa[19] => lpm_add_sub:LPM_ADD_SUB_component.dataa[19]
dataa[20] => lpm_add_sub:LPM_ADD_SUB_component.dataa[20]
dataa[21] => lpm_add_sub:LPM_ADD_SUB_component.dataa[21]
dataa[22] => lpm_add_sub:LPM_ADD_SUB_component.dataa[22]
dataa[23] => lpm_add_sub:LPM_ADD_SUB_component.dataa[23]
dataa[24] => lpm_add_sub:LPM_ADD_SUB_component.dataa[24]
dataa[25] => lpm_add_sub:LPM_ADD_SUB_component.dataa[25]
dataa[26] => lpm_add_sub:LPM_ADD_SUB_component.dataa[26]
dataa[27] => lpm_add_sub:LPM_ADD_SUB_component.dataa[27]
dataa[28] => lpm_add_sub:LPM_ADD_SUB_component.dataa[28]
dataa[29] => lpm_add_sub:LPM_ADD_SUB_component.dataa[29]
dataa[30] => lpm_add_sub:LPM_ADD_SUB_component.dataa[30]
dataa[31] => lpm_add_sub:LPM_ADD_SUB_component.dataa[31]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
datab[16] => lpm_add_sub:LPM_ADD_SUB_component.datab[16]
datab[17] => lpm_add_sub:LPM_ADD_SUB_component.datab[17]
datab[18] => lpm_add_sub:LPM_ADD_SUB_component.datab[18]
datab[19] => lpm_add_sub:LPM_ADD_SUB_component.datab[19]
datab[20] => lpm_add_sub:LPM_ADD_SUB_component.datab[20]
datab[21] => lpm_add_sub:LPM_ADD_SUB_component.datab[21]
datab[22] => lpm_add_sub:LPM_ADD_SUB_component.datab[22]
datab[23] => lpm_add_sub:LPM_ADD_SUB_component.datab[23]
datab[24] => lpm_add_sub:LPM_ADD_SUB_component.datab[24]
datab[25] => lpm_add_sub:LPM_ADD_SUB_component.datab[25]
datab[26] => lpm_add_sub:LPM_ADD_SUB_component.datab[26]
datab[27] => lpm_add_sub:LPM_ADD_SUB_component.datab[27]
datab[28] => lpm_add_sub:LPM_ADD_SUB_component.datab[28]
datab[29] => lpm_add_sub:LPM_ADD_SUB_component.datab[29]
datab[30] => lpm_add_sub:LPM_ADD_SUB_component.datab[30]
datab[31] => lpm_add_sub:LPM_ADD_SUB_component.datab[31]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]
result[17] <= lpm_add_sub:LPM_ADD_SUB_component.result[17]
result[18] <= lpm_add_sub:LPM_ADD_SUB_component.result[18]
result[19] <= lpm_add_sub:LPM_ADD_SUB_component.result[19]
result[20] <= lpm_add_sub:LPM_ADD_SUB_component.result[20]
result[21] <= lpm_add_sub:LPM_ADD_SUB_component.result[21]
result[22] <= lpm_add_sub:LPM_ADD_SUB_component.result[22]
result[23] <= lpm_add_sub:LPM_ADD_SUB_component.result[23]
result[24] <= lpm_add_sub:LPM_ADD_SUB_component.result[24]
result[25] <= lpm_add_sub:LPM_ADD_SUB_component.result[25]
result[26] <= lpm_add_sub:LPM_ADD_SUB_component.result[26]
result[27] <= lpm_add_sub:LPM_ADD_SUB_component.result[27]
result[28] <= lpm_add_sub:LPM_ADD_SUB_component.result[28]
result[29] <= lpm_add_sub:LPM_ADD_SUB_component.result[29]
result[30] <= lpm_add_sub:LPM_ADD_SUB_component.result[30]
result[31] <= lpm_add_sub:LPM_ADD_SUB_component.result[31]


|g21_lab5_testbed|random_address_gen:inst6|g21_RANDU:inst9|add_sub:A1|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_plh:auto_generated.dataa[0]
dataa[1] => add_sub_plh:auto_generated.dataa[1]
dataa[2] => add_sub_plh:auto_generated.dataa[2]
dataa[3] => add_sub_plh:auto_generated.dataa[3]
dataa[4] => add_sub_plh:auto_generated.dataa[4]
dataa[5] => add_sub_plh:auto_generated.dataa[5]
dataa[6] => add_sub_plh:auto_generated.dataa[6]
dataa[7] => add_sub_plh:auto_generated.dataa[7]
dataa[8] => add_sub_plh:auto_generated.dataa[8]
dataa[9] => add_sub_plh:auto_generated.dataa[9]
dataa[10] => add_sub_plh:auto_generated.dataa[10]
dataa[11] => add_sub_plh:auto_generated.dataa[11]
dataa[12] => add_sub_plh:auto_generated.dataa[12]
dataa[13] => add_sub_plh:auto_generated.dataa[13]
dataa[14] => add_sub_plh:auto_generated.dataa[14]
dataa[15] => add_sub_plh:auto_generated.dataa[15]
dataa[16] => add_sub_plh:auto_generated.dataa[16]
dataa[17] => add_sub_plh:auto_generated.dataa[17]
dataa[18] => add_sub_plh:auto_generated.dataa[18]
dataa[19] => add_sub_plh:auto_generated.dataa[19]
dataa[20] => add_sub_plh:auto_generated.dataa[20]
dataa[21] => add_sub_plh:auto_generated.dataa[21]
dataa[22] => add_sub_plh:auto_generated.dataa[22]
dataa[23] => add_sub_plh:auto_generated.dataa[23]
dataa[24] => add_sub_plh:auto_generated.dataa[24]
dataa[25] => add_sub_plh:auto_generated.dataa[25]
dataa[26] => add_sub_plh:auto_generated.dataa[26]
dataa[27] => add_sub_plh:auto_generated.dataa[27]
dataa[28] => add_sub_plh:auto_generated.dataa[28]
dataa[29] => add_sub_plh:auto_generated.dataa[29]
dataa[30] => add_sub_plh:auto_generated.dataa[30]
dataa[31] => add_sub_plh:auto_generated.dataa[31]
datab[0] => add_sub_plh:auto_generated.datab[0]
datab[1] => add_sub_plh:auto_generated.datab[1]
datab[2] => add_sub_plh:auto_generated.datab[2]
datab[3] => add_sub_plh:auto_generated.datab[3]
datab[4] => add_sub_plh:auto_generated.datab[4]
datab[5] => add_sub_plh:auto_generated.datab[5]
datab[6] => add_sub_plh:auto_generated.datab[6]
datab[7] => add_sub_plh:auto_generated.datab[7]
datab[8] => add_sub_plh:auto_generated.datab[8]
datab[9] => add_sub_plh:auto_generated.datab[9]
datab[10] => add_sub_plh:auto_generated.datab[10]
datab[11] => add_sub_plh:auto_generated.datab[11]
datab[12] => add_sub_plh:auto_generated.datab[12]
datab[13] => add_sub_plh:auto_generated.datab[13]
datab[14] => add_sub_plh:auto_generated.datab[14]
datab[15] => add_sub_plh:auto_generated.datab[15]
datab[16] => add_sub_plh:auto_generated.datab[16]
datab[17] => add_sub_plh:auto_generated.datab[17]
datab[18] => add_sub_plh:auto_generated.datab[18]
datab[19] => add_sub_plh:auto_generated.datab[19]
datab[20] => add_sub_plh:auto_generated.datab[20]
datab[21] => add_sub_plh:auto_generated.datab[21]
datab[22] => add_sub_plh:auto_generated.datab[22]
datab[23] => add_sub_plh:auto_generated.datab[23]
datab[24] => add_sub_plh:auto_generated.datab[24]
datab[25] => add_sub_plh:auto_generated.datab[25]
datab[26] => add_sub_plh:auto_generated.datab[26]
datab[27] => add_sub_plh:auto_generated.datab[27]
datab[28] => add_sub_plh:auto_generated.datab[28]
datab[29] => add_sub_plh:auto_generated.datab[29]
datab[30] => add_sub_plh:auto_generated.datab[30]
datab[31] => add_sub_plh:auto_generated.datab[31]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_plh:auto_generated.result[0]
result[1] <= add_sub_plh:auto_generated.result[1]
result[2] <= add_sub_plh:auto_generated.result[2]
result[3] <= add_sub_plh:auto_generated.result[3]
result[4] <= add_sub_plh:auto_generated.result[4]
result[5] <= add_sub_plh:auto_generated.result[5]
result[6] <= add_sub_plh:auto_generated.result[6]
result[7] <= add_sub_plh:auto_generated.result[7]
result[8] <= add_sub_plh:auto_generated.result[8]
result[9] <= add_sub_plh:auto_generated.result[9]
result[10] <= add_sub_plh:auto_generated.result[10]
result[11] <= add_sub_plh:auto_generated.result[11]
result[12] <= add_sub_plh:auto_generated.result[12]
result[13] <= add_sub_plh:auto_generated.result[13]
result[14] <= add_sub_plh:auto_generated.result[14]
result[15] <= add_sub_plh:auto_generated.result[15]
result[16] <= add_sub_plh:auto_generated.result[16]
result[17] <= add_sub_plh:auto_generated.result[17]
result[18] <= add_sub_plh:auto_generated.result[18]
result[19] <= add_sub_plh:auto_generated.result[19]
result[20] <= add_sub_plh:auto_generated.result[20]
result[21] <= add_sub_plh:auto_generated.result[21]
result[22] <= add_sub_plh:auto_generated.result[22]
result[23] <= add_sub_plh:auto_generated.result[23]
result[24] <= add_sub_plh:auto_generated.result[24]
result[25] <= add_sub_plh:auto_generated.result[25]
result[26] <= add_sub_plh:auto_generated.result[26]
result[27] <= add_sub_plh:auto_generated.result[27]
result[28] <= add_sub_plh:auto_generated.result[28]
result[29] <= add_sub_plh:auto_generated.result[29]
result[30] <= add_sub_plh:auto_generated.result[30]
result[31] <= add_sub_plh:auto_generated.result[31]
cout <= <GND>
overflow <= <GND>


|g21_lab5_testbed|random_address_gen:inst6|g21_RANDU:inst9|add_sub:A1|lpm_add_sub:LPM_ADD_SUB_component|add_sub_plh:auto_generated
dataa[0] => op_1.IN62
dataa[1] => op_1.IN60
dataa[2] => op_1.IN58
dataa[3] => op_1.IN56
dataa[4] => op_1.IN54
dataa[5] => op_1.IN52
dataa[6] => op_1.IN50
dataa[7] => op_1.IN48
dataa[8] => op_1.IN46
dataa[9] => op_1.IN44
dataa[10] => op_1.IN42
dataa[11] => op_1.IN40
dataa[12] => op_1.IN38
dataa[13] => op_1.IN36
dataa[14] => op_1.IN34
dataa[15] => op_1.IN32
dataa[16] => op_1.IN30
dataa[17] => op_1.IN28
dataa[18] => op_1.IN26
dataa[19] => op_1.IN24
dataa[20] => op_1.IN22
dataa[21] => op_1.IN20
dataa[22] => op_1.IN18
dataa[23] => op_1.IN16
dataa[24] => op_1.IN14
dataa[25] => op_1.IN12
dataa[26] => op_1.IN10
dataa[27] => op_1.IN8
dataa[28] => op_1.IN6
dataa[29] => op_1.IN4
dataa[30] => op_1.IN2
dataa[31] => op_1.IN0
datab[0] => op_1.IN63
datab[1] => op_1.IN61
datab[2] => op_1.IN59
datab[3] => op_1.IN57
datab[4] => op_1.IN55
datab[5] => op_1.IN53
datab[6] => op_1.IN51
datab[7] => op_1.IN49
datab[8] => op_1.IN47
datab[9] => op_1.IN45
datab[10] => op_1.IN43
datab[11] => op_1.IN41
datab[12] => op_1.IN39
datab[13] => op_1.IN37
datab[14] => op_1.IN35
datab[15] => op_1.IN33
datab[16] => op_1.IN31
datab[17] => op_1.IN29
datab[18] => op_1.IN27
datab[19] => op_1.IN25
datab[20] => op_1.IN23
datab[21] => op_1.IN21
datab[22] => op_1.IN19
datab[23] => op_1.IN17
datab[24] => op_1.IN15
datab[25] => op_1.IN13
datab[26] => op_1.IN11
datab[27] => op_1.IN9
datab[28] => op_1.IN7
datab[29] => op_1.IN5
datab[30] => op_1.IN3
datab[31] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|random_address_gen:inst6|g21_RANDU:inst9|add_sub:A2
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
dataa[17] => lpm_add_sub:LPM_ADD_SUB_component.dataa[17]
dataa[18] => lpm_add_sub:LPM_ADD_SUB_component.dataa[18]
dataa[19] => lpm_add_sub:LPM_ADD_SUB_component.dataa[19]
dataa[20] => lpm_add_sub:LPM_ADD_SUB_component.dataa[20]
dataa[21] => lpm_add_sub:LPM_ADD_SUB_component.dataa[21]
dataa[22] => lpm_add_sub:LPM_ADD_SUB_component.dataa[22]
dataa[23] => lpm_add_sub:LPM_ADD_SUB_component.dataa[23]
dataa[24] => lpm_add_sub:LPM_ADD_SUB_component.dataa[24]
dataa[25] => lpm_add_sub:LPM_ADD_SUB_component.dataa[25]
dataa[26] => lpm_add_sub:LPM_ADD_SUB_component.dataa[26]
dataa[27] => lpm_add_sub:LPM_ADD_SUB_component.dataa[27]
dataa[28] => lpm_add_sub:LPM_ADD_SUB_component.dataa[28]
dataa[29] => lpm_add_sub:LPM_ADD_SUB_component.dataa[29]
dataa[30] => lpm_add_sub:LPM_ADD_SUB_component.dataa[30]
dataa[31] => lpm_add_sub:LPM_ADD_SUB_component.dataa[31]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
datab[16] => lpm_add_sub:LPM_ADD_SUB_component.datab[16]
datab[17] => lpm_add_sub:LPM_ADD_SUB_component.datab[17]
datab[18] => lpm_add_sub:LPM_ADD_SUB_component.datab[18]
datab[19] => lpm_add_sub:LPM_ADD_SUB_component.datab[19]
datab[20] => lpm_add_sub:LPM_ADD_SUB_component.datab[20]
datab[21] => lpm_add_sub:LPM_ADD_SUB_component.datab[21]
datab[22] => lpm_add_sub:LPM_ADD_SUB_component.datab[22]
datab[23] => lpm_add_sub:LPM_ADD_SUB_component.datab[23]
datab[24] => lpm_add_sub:LPM_ADD_SUB_component.datab[24]
datab[25] => lpm_add_sub:LPM_ADD_SUB_component.datab[25]
datab[26] => lpm_add_sub:LPM_ADD_SUB_component.datab[26]
datab[27] => lpm_add_sub:LPM_ADD_SUB_component.datab[27]
datab[28] => lpm_add_sub:LPM_ADD_SUB_component.datab[28]
datab[29] => lpm_add_sub:LPM_ADD_SUB_component.datab[29]
datab[30] => lpm_add_sub:LPM_ADD_SUB_component.datab[30]
datab[31] => lpm_add_sub:LPM_ADD_SUB_component.datab[31]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]
result[17] <= lpm_add_sub:LPM_ADD_SUB_component.result[17]
result[18] <= lpm_add_sub:LPM_ADD_SUB_component.result[18]
result[19] <= lpm_add_sub:LPM_ADD_SUB_component.result[19]
result[20] <= lpm_add_sub:LPM_ADD_SUB_component.result[20]
result[21] <= lpm_add_sub:LPM_ADD_SUB_component.result[21]
result[22] <= lpm_add_sub:LPM_ADD_SUB_component.result[22]
result[23] <= lpm_add_sub:LPM_ADD_SUB_component.result[23]
result[24] <= lpm_add_sub:LPM_ADD_SUB_component.result[24]
result[25] <= lpm_add_sub:LPM_ADD_SUB_component.result[25]
result[26] <= lpm_add_sub:LPM_ADD_SUB_component.result[26]
result[27] <= lpm_add_sub:LPM_ADD_SUB_component.result[27]
result[28] <= lpm_add_sub:LPM_ADD_SUB_component.result[28]
result[29] <= lpm_add_sub:LPM_ADD_SUB_component.result[29]
result[30] <= lpm_add_sub:LPM_ADD_SUB_component.result[30]
result[31] <= lpm_add_sub:LPM_ADD_SUB_component.result[31]


|g21_lab5_testbed|random_address_gen:inst6|g21_RANDU:inst9|add_sub:A2|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_plh:auto_generated.dataa[0]
dataa[1] => add_sub_plh:auto_generated.dataa[1]
dataa[2] => add_sub_plh:auto_generated.dataa[2]
dataa[3] => add_sub_plh:auto_generated.dataa[3]
dataa[4] => add_sub_plh:auto_generated.dataa[4]
dataa[5] => add_sub_plh:auto_generated.dataa[5]
dataa[6] => add_sub_plh:auto_generated.dataa[6]
dataa[7] => add_sub_plh:auto_generated.dataa[7]
dataa[8] => add_sub_plh:auto_generated.dataa[8]
dataa[9] => add_sub_plh:auto_generated.dataa[9]
dataa[10] => add_sub_plh:auto_generated.dataa[10]
dataa[11] => add_sub_plh:auto_generated.dataa[11]
dataa[12] => add_sub_plh:auto_generated.dataa[12]
dataa[13] => add_sub_plh:auto_generated.dataa[13]
dataa[14] => add_sub_plh:auto_generated.dataa[14]
dataa[15] => add_sub_plh:auto_generated.dataa[15]
dataa[16] => add_sub_plh:auto_generated.dataa[16]
dataa[17] => add_sub_plh:auto_generated.dataa[17]
dataa[18] => add_sub_plh:auto_generated.dataa[18]
dataa[19] => add_sub_plh:auto_generated.dataa[19]
dataa[20] => add_sub_plh:auto_generated.dataa[20]
dataa[21] => add_sub_plh:auto_generated.dataa[21]
dataa[22] => add_sub_plh:auto_generated.dataa[22]
dataa[23] => add_sub_plh:auto_generated.dataa[23]
dataa[24] => add_sub_plh:auto_generated.dataa[24]
dataa[25] => add_sub_plh:auto_generated.dataa[25]
dataa[26] => add_sub_plh:auto_generated.dataa[26]
dataa[27] => add_sub_plh:auto_generated.dataa[27]
dataa[28] => add_sub_plh:auto_generated.dataa[28]
dataa[29] => add_sub_plh:auto_generated.dataa[29]
dataa[30] => add_sub_plh:auto_generated.dataa[30]
dataa[31] => add_sub_plh:auto_generated.dataa[31]
datab[0] => add_sub_plh:auto_generated.datab[0]
datab[1] => add_sub_plh:auto_generated.datab[1]
datab[2] => add_sub_plh:auto_generated.datab[2]
datab[3] => add_sub_plh:auto_generated.datab[3]
datab[4] => add_sub_plh:auto_generated.datab[4]
datab[5] => add_sub_plh:auto_generated.datab[5]
datab[6] => add_sub_plh:auto_generated.datab[6]
datab[7] => add_sub_plh:auto_generated.datab[7]
datab[8] => add_sub_plh:auto_generated.datab[8]
datab[9] => add_sub_plh:auto_generated.datab[9]
datab[10] => add_sub_plh:auto_generated.datab[10]
datab[11] => add_sub_plh:auto_generated.datab[11]
datab[12] => add_sub_plh:auto_generated.datab[12]
datab[13] => add_sub_plh:auto_generated.datab[13]
datab[14] => add_sub_plh:auto_generated.datab[14]
datab[15] => add_sub_plh:auto_generated.datab[15]
datab[16] => add_sub_plh:auto_generated.datab[16]
datab[17] => add_sub_plh:auto_generated.datab[17]
datab[18] => add_sub_plh:auto_generated.datab[18]
datab[19] => add_sub_plh:auto_generated.datab[19]
datab[20] => add_sub_plh:auto_generated.datab[20]
datab[21] => add_sub_plh:auto_generated.datab[21]
datab[22] => add_sub_plh:auto_generated.datab[22]
datab[23] => add_sub_plh:auto_generated.datab[23]
datab[24] => add_sub_plh:auto_generated.datab[24]
datab[25] => add_sub_plh:auto_generated.datab[25]
datab[26] => add_sub_plh:auto_generated.datab[26]
datab[27] => add_sub_plh:auto_generated.datab[27]
datab[28] => add_sub_plh:auto_generated.datab[28]
datab[29] => add_sub_plh:auto_generated.datab[29]
datab[30] => add_sub_plh:auto_generated.datab[30]
datab[31] => add_sub_plh:auto_generated.datab[31]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_plh:auto_generated.result[0]
result[1] <= add_sub_plh:auto_generated.result[1]
result[2] <= add_sub_plh:auto_generated.result[2]
result[3] <= add_sub_plh:auto_generated.result[3]
result[4] <= add_sub_plh:auto_generated.result[4]
result[5] <= add_sub_plh:auto_generated.result[5]
result[6] <= add_sub_plh:auto_generated.result[6]
result[7] <= add_sub_plh:auto_generated.result[7]
result[8] <= add_sub_plh:auto_generated.result[8]
result[9] <= add_sub_plh:auto_generated.result[9]
result[10] <= add_sub_plh:auto_generated.result[10]
result[11] <= add_sub_plh:auto_generated.result[11]
result[12] <= add_sub_plh:auto_generated.result[12]
result[13] <= add_sub_plh:auto_generated.result[13]
result[14] <= add_sub_plh:auto_generated.result[14]
result[15] <= add_sub_plh:auto_generated.result[15]
result[16] <= add_sub_plh:auto_generated.result[16]
result[17] <= add_sub_plh:auto_generated.result[17]
result[18] <= add_sub_plh:auto_generated.result[18]
result[19] <= add_sub_plh:auto_generated.result[19]
result[20] <= add_sub_plh:auto_generated.result[20]
result[21] <= add_sub_plh:auto_generated.result[21]
result[22] <= add_sub_plh:auto_generated.result[22]
result[23] <= add_sub_plh:auto_generated.result[23]
result[24] <= add_sub_plh:auto_generated.result[24]
result[25] <= add_sub_plh:auto_generated.result[25]
result[26] <= add_sub_plh:auto_generated.result[26]
result[27] <= add_sub_plh:auto_generated.result[27]
result[28] <= add_sub_plh:auto_generated.result[28]
result[29] <= add_sub_plh:auto_generated.result[29]
result[30] <= add_sub_plh:auto_generated.result[30]
result[31] <= add_sub_plh:auto_generated.result[31]
cout <= <GND>
overflow <= <GND>


|g21_lab5_testbed|random_address_gen:inst6|g21_RANDU:inst9|add_sub:A2|lpm_add_sub:LPM_ADD_SUB_component|add_sub_plh:auto_generated
dataa[0] => op_1.IN62
dataa[1] => op_1.IN60
dataa[2] => op_1.IN58
dataa[3] => op_1.IN56
dataa[4] => op_1.IN54
dataa[5] => op_1.IN52
dataa[6] => op_1.IN50
dataa[7] => op_1.IN48
dataa[8] => op_1.IN46
dataa[9] => op_1.IN44
dataa[10] => op_1.IN42
dataa[11] => op_1.IN40
dataa[12] => op_1.IN38
dataa[13] => op_1.IN36
dataa[14] => op_1.IN34
dataa[15] => op_1.IN32
dataa[16] => op_1.IN30
dataa[17] => op_1.IN28
dataa[18] => op_1.IN26
dataa[19] => op_1.IN24
dataa[20] => op_1.IN22
dataa[21] => op_1.IN20
dataa[22] => op_1.IN18
dataa[23] => op_1.IN16
dataa[24] => op_1.IN14
dataa[25] => op_1.IN12
dataa[26] => op_1.IN10
dataa[27] => op_1.IN8
dataa[28] => op_1.IN6
dataa[29] => op_1.IN4
dataa[30] => op_1.IN2
dataa[31] => op_1.IN0
datab[0] => op_1.IN63
datab[1] => op_1.IN61
datab[2] => op_1.IN59
datab[3] => op_1.IN57
datab[4] => op_1.IN55
datab[5] => op_1.IN53
datab[6] => op_1.IN51
datab[7] => op_1.IN49
datab[8] => op_1.IN47
datab[9] => op_1.IN45
datab[10] => op_1.IN43
datab[11] => op_1.IN41
datab[12] => op_1.IN39
datab[13] => op_1.IN37
datab[14] => op_1.IN35
datab[15] => op_1.IN33
datab[16] => op_1.IN31
datab[17] => op_1.IN29
datab[18] => op_1.IN27
datab[19] => op_1.IN25
datab[20] => op_1.IN23
datab[21] => op_1.IN21
datab[22] => op_1.IN19
datab[23] => op_1.IN17
datab[24] => op_1.IN15
datab[25] => op_1.IN13
datab[26] => op_1.IN11
datab[27] => op_1.IN9
datab[28] => op_1.IN7
datab[29] => op_1.IN5
datab[30] => op_1.IN3
datab[31] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|BUSMUX:inst13
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]


|g21_lab5_testbed|BUSMUX:inst13|lpm_mux:$00000
data[0][0] => mux_mmc:auto_generated.data[0]
data[0][1] => mux_mmc:auto_generated.data[1]
data[1][0] => mux_mmc:auto_generated.data[2]
data[1][1] => mux_mmc:auto_generated.data[3]
sel[0] => mux_mmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mmc:auto_generated.result[0]
result[1] <= mux_mmc:auto_generated.result[1]


|g21_lab5_testbed|BUSMUX:inst13|lpm_mux:$00000|mux_mmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[0].IN1
data[3] => result_node[1].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g21_lab5_testbed|g21_determine_winner:winner_determine
total_player[0] => LessThan0.IN5
total_player[0] => LessThan1.IN5
total_player[1] => LessThan0.IN4
total_player[1] => LessThan1.IN4
total_player[2] => LessThan0.IN3
total_player[2] => LessThan1.IN3
total_player[3] => LessThan0.IN2
total_player[3] => LessThan1.IN2
total_player[4] => LessThan0.IN1
total_player[4] => LessThan1.IN1
total_dealer[0] => LessThan0.IN10
total_dealer[0] => LessThan1.IN10
total_dealer[1] => LessThan0.IN9
total_dealer[1] => LessThan1.IN9
total_dealer[2] => LessThan0.IN8
total_dealer[2] => LessThan1.IN8
total_dealer[3] => LessThan0.IN7
total_dealer[3] => LessThan1.IN7
total_dealer[4] => LessThan0.IN6
total_dealer[4] => LessThan1.IN6
enable => assign_winner.IN1
enable => assign_winner.IN1
dealer_high <= dealer_high.DB_MAX_OUTPUT_PORT_TYPE
player_high <= assign_winner.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:player_rules
play_pile_top_card[0] => g21_Modulo_13:modulo_top.A[0]
play_pile_top_card[1] => g21_Modulo_13:modulo_top.A[1]
play_pile_top_card[2] => g21_Modulo_13:modulo_top.A[2]
play_pile_top_card[3] => g21_Modulo_13:modulo_top.A[3]
play_pile_top_card[4] => g21_Modulo_13:modulo_top.A[4]
play_pile_top_card[5] => g21_Modulo_13:modulo_top.A[5]
card_to_play[0] => Add3.IN10
card_to_play[0] => Add2.IN5
card_to_play[1] => Add3.IN9
card_to_play[1] => Add2.IN4
card_to_play[2] => Add3.IN8
card_to_play[2] => Add2.IN2
card_to_play[3] => Add3.IN7
card_to_play[3] => Add2.IN3
card_to_play[4] => Add3.IN6
card_to_play[4] => Add2.IN1
card_to_play[5] => card_val_assign.IN1
card_to_play[5] => card_val_assign.IN1
card_to_play[5] => new_ace.DATAA
enable => card_val_assign.IN1
enable => card_val_assign.IN1
enable => card_val_assign.IN1
enable => card_val_assign.IN1
enable => card_val_assign.IN1
enable => en_total.DATAIN
legal_play <= legal_play$latch.DB_MAX_OUTPUT_PORT_TYPE
total_value[0] <= total_value[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
total_value[1] <= total_value[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
total_value[2] <= total_value[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
total_value[3] <= total_value[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
total_value[4] <= total_value[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
total_value[5] <= total_value[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
en_total <= enable.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:player_rules|g21_Modulo_13:modulo_top
floor[0] <= out1[6].DB_MAX_OUTPUT_PORT_TYPE
floor[1] <= out1[7].DB_MAX_OUTPUT_PORT_TYPE
floor[2] <= Cout1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => g21_adder:inst1.in_1[2]
A[0] => g21_adder:inst1.in_2[0]
A[0] => g21_adder:inst5.in_1[0]
A[1] => g21_adder:inst1.in_1[3]
A[1] => g21_adder:inst1.in_2[1]
A[1] => g21_adder:inst5.in_1[1]
A[2] => g21_adder:inst1.in_1[4]
A[2] => g21_adder:inst1.in_2[2]
A[2] => g21_adder:inst5.in_1[2]
A[3] => g21_adder:inst1.in_1[5]
A[3] => g21_adder:inst1.in_2[3]
A[3] => g21_adder:inst5.in_1[3]
A[4] => g21_adder:inst1.in_1[6]
A[4] => g21_adder:inst1.in_2[4]
A[4] => g21_adder:inst5.in_1[4]
A[5] => g21_adder:inst1.in_1[7]
A[5] => g21_adder:inst1.in_2[5]
A[5] => g21_adder:inst5.in_1[5]
modout[0] <= modA[0].DB_MAX_OUTPUT_PORT_TYPE
modout[1] <= modA[1].DB_MAX_OUTPUT_PORT_TYPE
modout[2] <= modA[2].DB_MAX_OUTPUT_PORT_TYPE
modout[3] <= modA[3].DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:player_rules|g21_Modulo_13:modulo_top|g21_adder:inst1
Cout <= g21_1bitAdder:inst30.Cout
in_1[0] => g21_1bitAdder:inst.IN_1
in_1[1] => g21_1bitAdder:inst24.IN_1
in_1[2] => g21_1bitAdder:inst25.IN_1
in_1[3] => g21_1bitAdder:inst26.IN_1
in_1[4] => g21_1bitAdder:inst27.IN_1
in_1[5] => g21_1bitAdder:inst28.IN_1
in_1[6] => g21_1bitAdder:inst29.IN_1
in_1[7] => g21_1bitAdder:inst30.IN_1
in_2[0] => g21_1bitAdder:inst.IN_2
in_2[1] => g21_1bitAdder:inst24.IN_2
in_2[2] => g21_1bitAdder:inst25.IN_2
in_2[3] => g21_1bitAdder:inst26.IN_2
in_2[4] => g21_1bitAdder:inst27.IN_2
in_2[5] => g21_1bitAdder:inst28.IN_2
in_2[6] => g21_1bitAdder:inst29.IN_2
in_2[7] => g21_1bitAdder:inst30.IN_2
out[0] <= g21_1bitAdder:inst.S
out[1] <= g21_1bitAdder:inst24.S
out[2] <= g21_1bitAdder:inst25.S
out[3] <= g21_1bitAdder:inst26.S
out[4] <= g21_1bitAdder:inst27.S
out[5] <= g21_1bitAdder:inst28.S
out[6] <= g21_1bitAdder:inst29.S
out[7] <= g21_1bitAdder:inst30.S


|g21_lab5_testbed|g21_rules:player_rules|g21_Modulo_13:modulo_top|g21_adder:inst1|g21_1bitAdder:inst30
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:player_rules|g21_Modulo_13:modulo_top|g21_adder:inst1|g21_1bitAdder:inst29
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:player_rules|g21_Modulo_13:modulo_top|g21_adder:inst1|g21_1bitAdder:inst28
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:player_rules|g21_Modulo_13:modulo_top|g21_adder:inst1|g21_1bitAdder:inst27
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:player_rules|g21_Modulo_13:modulo_top|g21_adder:inst1|g21_1bitAdder:inst26
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:player_rules|g21_Modulo_13:modulo_top|g21_adder:inst1|g21_1bitAdder:inst25
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:player_rules|g21_Modulo_13:modulo_top|g21_adder:inst1|g21_1bitAdder:inst24
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:player_rules|g21_Modulo_13:modulo_top|g21_adder:inst1|g21_1bitAdder:inst
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:player_rules|g21_Modulo_13:modulo_top|g21_adder:inst5
Cout <= g21_1bitAdder:inst30.Cout
in_1[0] => g21_1bitAdder:inst.IN_1
in_1[1] => g21_1bitAdder:inst24.IN_1
in_1[2] => g21_1bitAdder:inst25.IN_1
in_1[3] => g21_1bitAdder:inst26.IN_1
in_1[4] => g21_1bitAdder:inst27.IN_1
in_1[5] => g21_1bitAdder:inst28.IN_1
in_1[6] => g21_1bitAdder:inst29.IN_1
in_1[7] => g21_1bitAdder:inst30.IN_1
in_2[0] => g21_1bitAdder:inst.IN_2
in_2[1] => g21_1bitAdder:inst24.IN_2
in_2[2] => g21_1bitAdder:inst25.IN_2
in_2[3] => g21_1bitAdder:inst26.IN_2
in_2[4] => g21_1bitAdder:inst27.IN_2
in_2[5] => g21_1bitAdder:inst28.IN_2
in_2[6] => g21_1bitAdder:inst29.IN_2
in_2[7] => g21_1bitAdder:inst30.IN_2
out[0] <= g21_1bitAdder:inst.S
out[1] <= g21_1bitAdder:inst24.S
out[2] <= g21_1bitAdder:inst25.S
out[3] <= g21_1bitAdder:inst26.S
out[4] <= g21_1bitAdder:inst27.S
out[5] <= g21_1bitAdder:inst28.S
out[6] <= g21_1bitAdder:inst29.S
out[7] <= g21_1bitAdder:inst30.S


|g21_lab5_testbed|g21_rules:player_rules|g21_Modulo_13:modulo_top|g21_adder:inst5|g21_1bitAdder:inst30
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:player_rules|g21_Modulo_13:modulo_top|g21_adder:inst5|g21_1bitAdder:inst29
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:player_rules|g21_Modulo_13:modulo_top|g21_adder:inst5|g21_1bitAdder:inst28
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:player_rules|g21_Modulo_13:modulo_top|g21_adder:inst5|g21_1bitAdder:inst27
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:player_rules|g21_Modulo_13:modulo_top|g21_adder:inst5|g21_1bitAdder:inst26
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:player_rules|g21_Modulo_13:modulo_top|g21_adder:inst5|g21_1bitAdder:inst25
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:player_rules|g21_Modulo_13:modulo_top|g21_adder:inst5|g21_1bitAdder:inst24
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:player_rules|g21_Modulo_13:modulo_top|g21_adder:inst5|g21_1bitAdder:inst
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:player_rules|g21_Modulo_13:modulo_top|g21_adder:inst4
Cout <= g21_1bitAdder:inst30.Cout
in_1[0] => g21_1bitAdder:inst.IN_1
in_1[1] => g21_1bitAdder:inst24.IN_1
in_1[2] => g21_1bitAdder:inst25.IN_1
in_1[3] => g21_1bitAdder:inst26.IN_1
in_1[4] => g21_1bitAdder:inst27.IN_1
in_1[5] => g21_1bitAdder:inst28.IN_1
in_1[6] => g21_1bitAdder:inst29.IN_1
in_1[7] => g21_1bitAdder:inst30.IN_1
in_2[0] => g21_1bitAdder:inst.IN_2
in_2[1] => g21_1bitAdder:inst24.IN_2
in_2[2] => g21_1bitAdder:inst25.IN_2
in_2[3] => g21_1bitAdder:inst26.IN_2
in_2[4] => g21_1bitAdder:inst27.IN_2
in_2[5] => g21_1bitAdder:inst28.IN_2
in_2[6] => g21_1bitAdder:inst29.IN_2
in_2[7] => g21_1bitAdder:inst30.IN_2
out[0] <= g21_1bitAdder:inst.S
out[1] <= g21_1bitAdder:inst24.S
out[2] <= g21_1bitAdder:inst25.S
out[3] <= g21_1bitAdder:inst26.S
out[4] <= g21_1bitAdder:inst27.S
out[5] <= g21_1bitAdder:inst28.S
out[6] <= g21_1bitAdder:inst29.S
out[7] <= g21_1bitAdder:inst30.S


|g21_lab5_testbed|g21_rules:player_rules|g21_Modulo_13:modulo_top|g21_adder:inst4|g21_1bitAdder:inst30
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:player_rules|g21_Modulo_13:modulo_top|g21_adder:inst4|g21_1bitAdder:inst29
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:player_rules|g21_Modulo_13:modulo_top|g21_adder:inst4|g21_1bitAdder:inst28
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:player_rules|g21_Modulo_13:modulo_top|g21_adder:inst4|g21_1bitAdder:inst27
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:player_rules|g21_Modulo_13:modulo_top|g21_adder:inst4|g21_1bitAdder:inst26
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:player_rules|g21_Modulo_13:modulo_top|g21_adder:inst4|g21_1bitAdder:inst25
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:player_rules|g21_Modulo_13:modulo_top|g21_adder:inst4|g21_1bitAdder:inst24
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:player_rules|g21_Modulo_13:modulo_top|g21_adder:inst4|g21_1bitAdder:inst
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:player_rules|g21_Modulo_13:modulo_top|g21_adder:inst3
Cout <= g21_1bitAdder:inst30.Cout
in_1[0] => g21_1bitAdder:inst.IN_1
in_1[1] => g21_1bitAdder:inst24.IN_1
in_1[2] => g21_1bitAdder:inst25.IN_1
in_1[3] => g21_1bitAdder:inst26.IN_1
in_1[4] => g21_1bitAdder:inst27.IN_1
in_1[5] => g21_1bitAdder:inst28.IN_1
in_1[6] => g21_1bitAdder:inst29.IN_1
in_1[7] => g21_1bitAdder:inst30.IN_1
in_2[0] => g21_1bitAdder:inst.IN_2
in_2[1] => g21_1bitAdder:inst24.IN_2
in_2[2] => g21_1bitAdder:inst25.IN_2
in_2[3] => g21_1bitAdder:inst26.IN_2
in_2[4] => g21_1bitAdder:inst27.IN_2
in_2[5] => g21_1bitAdder:inst28.IN_2
in_2[6] => g21_1bitAdder:inst29.IN_2
in_2[7] => g21_1bitAdder:inst30.IN_2
out[0] <= g21_1bitAdder:inst.S
out[1] <= g21_1bitAdder:inst24.S
out[2] <= g21_1bitAdder:inst25.S
out[3] <= g21_1bitAdder:inst26.S
out[4] <= g21_1bitAdder:inst27.S
out[5] <= g21_1bitAdder:inst28.S
out[6] <= g21_1bitAdder:inst29.S
out[7] <= g21_1bitAdder:inst30.S


|g21_lab5_testbed|g21_rules:player_rules|g21_Modulo_13:modulo_top|g21_adder:inst3|g21_1bitAdder:inst30
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:player_rules|g21_Modulo_13:modulo_top|g21_adder:inst3|g21_1bitAdder:inst29
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:player_rules|g21_Modulo_13:modulo_top|g21_adder:inst3|g21_1bitAdder:inst28
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:player_rules|g21_Modulo_13:modulo_top|g21_adder:inst3|g21_1bitAdder:inst27
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:player_rules|g21_Modulo_13:modulo_top|g21_adder:inst3|g21_1bitAdder:inst26
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:player_rules|g21_Modulo_13:modulo_top|g21_adder:inst3|g21_1bitAdder:inst25
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:player_rules|g21_Modulo_13:modulo_top|g21_adder:inst3|g21_1bitAdder:inst24
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:player_rules|g21_Modulo_13:modulo_top|g21_adder:inst3|g21_1bitAdder:inst
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:player_rules|g21_Modulo_13:modulo_top|g21_adder:inst2
Cout <= g21_1bitAdder:inst30.Cout
in_1[0] => g21_1bitAdder:inst.IN_1
in_1[1] => g21_1bitAdder:inst24.IN_1
in_1[2] => g21_1bitAdder:inst25.IN_1
in_1[3] => g21_1bitAdder:inst26.IN_1
in_1[4] => g21_1bitAdder:inst27.IN_1
in_1[5] => g21_1bitAdder:inst28.IN_1
in_1[6] => g21_1bitAdder:inst29.IN_1
in_1[7] => g21_1bitAdder:inst30.IN_1
in_2[0] => g21_1bitAdder:inst.IN_2
in_2[1] => g21_1bitAdder:inst24.IN_2
in_2[2] => g21_1bitAdder:inst25.IN_2
in_2[3] => g21_1bitAdder:inst26.IN_2
in_2[4] => g21_1bitAdder:inst27.IN_2
in_2[5] => g21_1bitAdder:inst28.IN_2
in_2[6] => g21_1bitAdder:inst29.IN_2
in_2[7] => g21_1bitAdder:inst30.IN_2
out[0] <= g21_1bitAdder:inst.S
out[1] <= g21_1bitAdder:inst24.S
out[2] <= g21_1bitAdder:inst25.S
out[3] <= g21_1bitAdder:inst26.S
out[4] <= g21_1bitAdder:inst27.S
out[5] <= g21_1bitAdder:inst28.S
out[6] <= g21_1bitAdder:inst29.S
out[7] <= g21_1bitAdder:inst30.S


|g21_lab5_testbed|g21_rules:player_rules|g21_Modulo_13:modulo_top|g21_adder:inst2|g21_1bitAdder:inst30
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:player_rules|g21_Modulo_13:modulo_top|g21_adder:inst2|g21_1bitAdder:inst29
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:player_rules|g21_Modulo_13:modulo_top|g21_adder:inst2|g21_1bitAdder:inst28
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:player_rules|g21_Modulo_13:modulo_top|g21_adder:inst2|g21_1bitAdder:inst27
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:player_rules|g21_Modulo_13:modulo_top|g21_adder:inst2|g21_1bitAdder:inst26
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:player_rules|g21_Modulo_13:modulo_top|g21_adder:inst2|g21_1bitAdder:inst25
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:player_rules|g21_Modulo_13:modulo_top|g21_adder:inst2|g21_1bitAdder:inst24
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_rules:player_rules|g21_Modulo_13:modulo_top|g21_adder:inst2|g21_1bitAdder:inst
S <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst15.IN0
IN_1 => inst23.IN0
IN_1 => inst14.IN0
IN_2 => inst23.IN1
IN_2 => inst14.IN1
Cout <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|game_over:inst5
score_player[0] => LessThan1.IN4
score_player[1] => LessThan1.IN3
score_dealer[0] => LessThan0.IN4
score_dealer[1] => LessThan0.IN3
game_is_over <= determine_game_over.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|g21_show_score:player_score_show
score[0] => Mux0.IN5
score[0] => Mux1.IN5
score[1] => Mux0.IN4
score[1] => Mux1.IN4
score[1] => led_on[1].DATAIN
led_on[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
led_on[1] <= score[1].DB_MAX_OUTPUT_PORT_TYPE
led_on[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|show_totals:total_display
total_player[0] => Div1.IN8
total_player[0] => Mod1.IN8
total_player[1] => Div1.IN7
total_player[1] => Mod1.IN7
total_player[2] => Div1.IN6
total_player[2] => Mod1.IN6
total_player[3] => Div1.IN5
total_player[3] => Mod1.IN5
total_player[4] => Div1.IN4
total_player[4] => Mod1.IN4
total_dealer[0] => Div0.IN8
total_dealer[0] => Mod0.IN8
total_dealer[1] => Div0.IN7
total_dealer[1] => Mod0.IN7
total_dealer[2] => Div0.IN6
total_dealer[2] => Mod0.IN6
total_dealer[3] => Div0.IN5
total_dealer[3] => Mod0.IN5
total_dealer[4] => Div0.IN4
total_dealer[4] => Mod0.IN4
dealer_total_dec[0] <= g21_7_segment_decoder:A0.segments_out[0]
dealer_total_dec[1] <= g21_7_segment_decoder:A0.segments_out[1]
dealer_total_dec[2] <= g21_7_segment_decoder:A0.segments_out[2]
dealer_total_dec[3] <= g21_7_segment_decoder:A0.segments_out[3]
dealer_total_dec[4] <= g21_7_segment_decoder:A0.segments_out[4]
dealer_total_dec[5] <= g21_7_segment_decoder:A0.segments_out[5]
dealer_total_dec[6] <= g21_7_segment_decoder:A0.segments_out[6]
dealer_total_unit[0] <= g21_7_segment_decoder:A1.segments_out[0]
dealer_total_unit[1] <= g21_7_segment_decoder:A1.segments_out[1]
dealer_total_unit[2] <= g21_7_segment_decoder:A1.segments_out[2]
dealer_total_unit[3] <= g21_7_segment_decoder:A1.segments_out[3]
dealer_total_unit[4] <= g21_7_segment_decoder:A1.segments_out[4]
dealer_total_unit[5] <= g21_7_segment_decoder:A1.segments_out[5]
dealer_total_unit[6] <= g21_7_segment_decoder:A1.segments_out[6]
player_total_dec[0] <= g21_7_segment_decoder:A2.segments_out[0]
player_total_dec[1] <= g21_7_segment_decoder:A2.segments_out[1]
player_total_dec[2] <= g21_7_segment_decoder:A2.segments_out[2]
player_total_dec[3] <= g21_7_segment_decoder:A2.segments_out[3]
player_total_dec[4] <= g21_7_segment_decoder:A2.segments_out[4]
player_total_dec[5] <= g21_7_segment_decoder:A2.segments_out[5]
player_total_dec[6] <= g21_7_segment_decoder:A2.segments_out[6]
player_total_unit[0] <= g21_7_segment_decoder:A3.segments_out[0]
player_total_unit[1] <= g21_7_segment_decoder:A3.segments_out[1]
player_total_unit[2] <= g21_7_segment_decoder:A3.segments_out[2]
player_total_unit[3] <= g21_7_segment_decoder:A3.segments_out[3]
player_total_unit[4] <= g21_7_segment_decoder:A3.segments_out[4]
player_total_unit[5] <= g21_7_segment_decoder:A3.segments_out[5]
player_total_unit[6] <= g21_7_segment_decoder:A3.segments_out[6]


|g21_lab5_testbed|show_totals:total_display|g21_7_segment_decoder:A0
code[0] => Mux0.IN35
code[0] => Mux1.IN35
code[0] => Mux2.IN35
code[0] => Mux3.IN35
code[0] => Mux4.IN35
code[0] => Mux5.IN35
code[0] => Mux6.IN35
code[1] => Mux0.IN34
code[1] => Mux1.IN34
code[1] => Mux2.IN34
code[1] => Mux3.IN34
code[1] => Mux4.IN34
code[1] => Mux5.IN34
code[1] => Mux6.IN34
code[2] => Mux0.IN33
code[2] => Mux1.IN33
code[2] => Mux2.IN33
code[2] => Mux3.IN33
code[2] => Mux4.IN33
code[2] => Mux5.IN33
code[2] => Mux6.IN33
code[3] => Mux0.IN32
code[3] => Mux1.IN32
code[3] => Mux2.IN32
code[3] => Mux3.IN32
code[3] => Mux4.IN32
code[3] => Mux5.IN32
code[3] => Mux6.IN32
mode => Mux0.IN36
mode => Mux1.IN36
mode => Mux2.IN36
mode => Mux3.IN36
mode => Mux4.IN36
mode => Mux5.IN36
mode => Mux6.IN36
segments_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
segments_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
segments_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
segments_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
segments_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
segments_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
segments_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|show_totals:total_display|g21_7_segment_decoder:A1
code[0] => Mux0.IN35
code[0] => Mux1.IN35
code[0] => Mux2.IN35
code[0] => Mux3.IN35
code[0] => Mux4.IN35
code[0] => Mux5.IN35
code[0] => Mux6.IN35
code[1] => Mux0.IN34
code[1] => Mux1.IN34
code[1] => Mux2.IN34
code[1] => Mux3.IN34
code[1] => Mux4.IN34
code[1] => Mux5.IN34
code[1] => Mux6.IN34
code[2] => Mux0.IN33
code[2] => Mux1.IN33
code[2] => Mux2.IN33
code[2] => Mux3.IN33
code[2] => Mux4.IN33
code[2] => Mux5.IN33
code[2] => Mux6.IN33
code[3] => Mux0.IN32
code[3] => Mux1.IN32
code[3] => Mux2.IN32
code[3] => Mux3.IN32
code[3] => Mux4.IN32
code[3] => Mux5.IN32
code[3] => Mux6.IN32
mode => Mux0.IN36
mode => Mux1.IN36
mode => Mux2.IN36
mode => Mux3.IN36
mode => Mux4.IN36
mode => Mux5.IN36
mode => Mux6.IN36
segments_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
segments_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
segments_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
segments_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
segments_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
segments_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
segments_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|show_totals:total_display|g21_7_segment_decoder:A2
code[0] => Mux0.IN35
code[0] => Mux1.IN35
code[0] => Mux2.IN35
code[0] => Mux3.IN35
code[0] => Mux4.IN35
code[0] => Mux5.IN35
code[0] => Mux6.IN35
code[1] => Mux0.IN34
code[1] => Mux1.IN34
code[1] => Mux2.IN34
code[1] => Mux3.IN34
code[1] => Mux4.IN34
code[1] => Mux5.IN34
code[1] => Mux6.IN34
code[2] => Mux0.IN33
code[2] => Mux1.IN33
code[2] => Mux2.IN33
code[2] => Mux3.IN33
code[2] => Mux4.IN33
code[2] => Mux5.IN33
code[2] => Mux6.IN33
code[3] => Mux0.IN32
code[3] => Mux1.IN32
code[3] => Mux2.IN32
code[3] => Mux3.IN32
code[3] => Mux4.IN32
code[3] => Mux5.IN32
code[3] => Mux6.IN32
mode => Mux0.IN36
mode => Mux1.IN36
mode => Mux2.IN36
mode => Mux3.IN36
mode => Mux4.IN36
mode => Mux5.IN36
mode => Mux6.IN36
segments_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
segments_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
segments_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
segments_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
segments_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
segments_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
segments_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|g21_lab5_testbed|show_totals:total_display|g21_7_segment_decoder:A3
code[0] => Mux0.IN35
code[0] => Mux1.IN35
code[0] => Mux2.IN35
code[0] => Mux3.IN35
code[0] => Mux4.IN35
code[0] => Mux5.IN35
code[0] => Mux6.IN35
code[1] => Mux0.IN34
code[1] => Mux1.IN34
code[1] => Mux2.IN34
code[1] => Mux3.IN34
code[1] => Mux4.IN34
code[1] => Mux5.IN34
code[1] => Mux6.IN34
code[2] => Mux0.IN33
code[2] => Mux1.IN33
code[2] => Mux2.IN33
code[2] => Mux3.IN33
code[2] => Mux4.IN33
code[2] => Mux5.IN33
code[2] => Mux6.IN33
code[3] => Mux0.IN32
code[3] => Mux1.IN32
code[3] => Mux2.IN32
code[3] => Mux3.IN32
code[3] => Mux4.IN32
code[3] => Mux5.IN32
code[3] => Mux6.IN32
mode => Mux0.IN36
mode => Mux1.IN36
mode => Mux2.IN36
mode => Mux3.IN36
mode => Mux4.IN36
mode => Mux5.IN36
mode => Mux6.IN36
segments_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
segments_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
segments_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
segments_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
segments_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
segments_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
segments_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


