s5_sfifo_4x42b.v,verilog,xil_defaultlib,../../../../scfifo.srcs/sources_1/ip/s5_sfifo_4x42b/sim/s5_sfifo_4x42b.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
