{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1750026287451 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1750026287451 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 16 05:24:47 2025 " "Processing started: Mon Jun 16 05:24:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1750026287451 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1750026287451 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alarm -c alarm " "Command: quartus_map --read_settings_files=on --write_settings_files=off alarm -c alarm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1750026287451 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1750026287668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegencoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevensegencoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegEncoder " "Found entity 1: SevenSegEncoder" {  } { { "SevenSegEncoder.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SevenSegEncoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750026287694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750026287694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitsplitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file digitsplitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DigitSplitter " "Found entity 1: DigitSplitter" {  } { { "DigitSplitter.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/DigitSplitter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750026287695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750026287695 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(12) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(12)" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 12 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1750026287696 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(13) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(13)" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 13 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1750026287696 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(14) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(14)" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 14 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1750026287696 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(15) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(15)" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 15 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1750026287696 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(17) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(17)" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 17 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1750026287696 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(19) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(19)" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 19 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1750026287697 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(20) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(20)" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 20 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1750026287697 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(21) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(21)" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 21 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1750026287697 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(22) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(22)" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 22 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1750026287697 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(24) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(24)" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 24 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1750026287697 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(25) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(25)" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 25 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1750026287697 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(26) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(26)" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 26 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1750026287697 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(27) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(27)" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 27 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1750026287697 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(29) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(29)" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 29 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1750026287697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockpins.sv 1 1 " "Found 1 design units, including 1 entities, in source file clockpins.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockPins " "Found entity 1: ClockPins" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750026287697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750026287697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tickcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tickcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TickCounter " "Found entity 1: TickCounter" {  } { { "TickCounter.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/TickCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750026287698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750026287698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timecounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file timecounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TimeCounter " "Found entity 1: TimeCounter" {  } { { "TimeCounter.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/TimeCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750026287699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750026287699 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ClockTop.sv(58) " "Verilog HDL Module Instantiation warning at ClockTop.sv(58): ignored dangling comma in List of Port Connections" {  } { { "ClockTop.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 58 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1750026287700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocktop.sv 1 1 " "Found 1 design units, including 1 entities, in source file clocktop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockTop " "Found entity 1: ClockTop" {  } { { "ClockTop.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750026287701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750026287701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocktop_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file clocktop_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockTop_tb " "Found entity 1: ClockTop_tb" {  } { { "ClockTop_tb.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750026287702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750026287702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarmmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AlarmModule " "Found entity 1: AlarmModule" {  } { { "AlarmModule.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/AlarmModule.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750026287703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750026287703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "settingsmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file settingsmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SettingsModule " "Found entity 1: SettingsModule" {  } { { "SettingsModule.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsModule.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750026287705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750026287705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmsignal.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarmsignal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AlarmSignal " "Found entity 1: AlarmSignal" {  } { { "AlarmSignal.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/AlarmSignal.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750026287707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750026287707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevensegment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sevensegment " "Found entity 1: Sevensegment" {  } { { "Sevensegment.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/Sevensegment.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750026287709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750026287709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "settingmode.sv 1 1 " "Found 1 design units, including 1 entities, in source file settingmode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SettingMode " "Found entity 1: SettingMode" {  } { { "SettingMode.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingMode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750026287711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750026287711 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/TimeSettings.sv " "Can't analyze file -- file output_files/TimeSettings.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1750026287713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timesettings.sv 1 1 " "Found 1 design units, including 1 entities, in source file timesettings.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TimeSettings " "Found entity 1: TimeSettings" {  } { { "TimeSettings.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/TimeSettings.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750026287715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750026287715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "settingscontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file settingscontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SettingsController " "Found entity 1: SettingsController" {  } { { "SettingsController.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750026287717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750026287717 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ClockPins " "Elaborating entity \"ClockPins\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1750026287764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockTop ClockTop:ClockTop " "Elaborating entity \"ClockTop\" for hierarchy \"ClockTop:ClockTop\"" {  } { { "ClockPins.sv" "ClockTop" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750026287766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TickCounter ClockTop:ClockTop\|TickCounter:tick_counter " "Elaborating entity \"TickCounter\" for hierarchy \"ClockTop:ClockTop\|TickCounter:tick_counter\"" {  } { { "ClockTop.sv" "tick_counter" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750026287767 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 TickCounter.sv(19) " "Verilog HDL assignment warning at TickCounter.sv(19): truncated value with size 32 to match size of target (25)" {  } { { "TickCounter.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/TickCounter.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1750026287768 "|ClockPins|ClockTop:ClockTop|TickCounter:tick_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimeCounter ClockTop:ClockTop\|TimeCounter:minute_counter " "Elaborating entity \"TimeCounter\" for hierarchy \"ClockTop:ClockTop\|TimeCounter:minute_counter\"" {  } { { "ClockTop.sv" "minute_counter" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750026287769 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 TimeCounter.sv(27) " "Verilog HDL assignment warning at TimeCounter.sv(27): truncated value with size 32 to match size of target (7)" {  } { { "TimeCounter.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/TimeCounter.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1750026287770 "|ClockPins|ClockTop:ClockTop|TimeCounter:minute_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimeCounter ClockTop:ClockTop\|TimeCounter:hour_counter " "Elaborating entity \"TimeCounter\" for hierarchy \"ClockTop:ClockTop\|TimeCounter:hour_counter\"" {  } { { "ClockTop.sv" "hour_counter" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750026287771 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 TimeCounter.sv(27) " "Verilog HDL assignment warning at TimeCounter.sv(27): truncated value with size 32 to match size of target (6)" {  } { { "TimeCounter.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/TimeCounter.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1750026287771 "|ClockPins|ClockTop:ClockTop|TimeCounter:hour_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmModule ClockTop:ClockTop\|AlarmModule:alarmModule " "Elaborating entity \"AlarmModule\" for hierarchy \"ClockTop:ClockTop\|AlarmModule:alarmModule\"" {  } { { "ClockTop.sv" "alarmModule" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750026287772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmSignal ClockTop:ClockTop\|AlarmSignal:alarmSignal " "Elaborating entity \"AlarmSignal\" for hierarchy \"ClockTop:ClockTop\|AlarmSignal:alarmSignal\"" {  } { { "ClockTop.sv" "alarmSignal" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750026287774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SettingsController ClockTop:ClockTop\|SettingsController:controller " "Elaborating entity \"SettingsController\" for hierarchy \"ClockTop:ClockTop\|SettingsController:controller\"" {  } { { "ClockTop.sv" "controller" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750026287775 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SettingsController.sv(102) " "Verilog HDL assignment warning at SettingsController.sv(102): truncated value with size 32 to match size of target (7)" {  } { { "SettingsController.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1750026287776 "|ClockPins|ClockTop:ClockTop|SettingsController:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SettingsController.sv(104) " "Verilog HDL assignment warning at SettingsController.sv(104): truncated value with size 32 to match size of target (7)" {  } { { "SettingsController.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1750026287776 "|ClockPins|ClockTop:ClockTop|SettingsController:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SettingsController.sv(106) " "Verilog HDL assignment warning at SettingsController.sv(106): truncated value with size 32 to match size of target (7)" {  } { { "SettingsController.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1750026287776 "|ClockPins|ClockTop:ClockTop|SettingsController:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SettingsController.sv(108) " "Verilog HDL assignment warning at SettingsController.sv(108): truncated value with size 32 to match size of target (7)" {  } { { "SettingsController.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1750026287777 "|ClockPins|ClockTop:ClockTop|SettingsController:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SettingsController.sv(111) " "Verilog HDL assignment warning at SettingsController.sv(111): truncated value with size 32 to match size of target (6)" {  } { { "SettingsController.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1750026287777 "|ClockPins|ClockTop:ClockTop|SettingsController:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SettingsController.sv(113) " "Verilog HDL assignment warning at SettingsController.sv(113): truncated value with size 32 to match size of target (6)" {  } { { "SettingsController.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1750026287777 "|ClockPins|ClockTop:ClockTop|SettingsController:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SettingsController.sv(115) " "Verilog HDL assignment warning at SettingsController.sv(115): truncated value with size 32 to match size of target (6)" {  } { { "SettingsController.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1750026287777 "|ClockPins|ClockTop:ClockTop|SettingsController:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SettingsController.sv(117) " "Verilog HDL assignment warning at SettingsController.sv(117): truncated value with size 32 to match size of target (6)" {  } { { "SettingsController.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1750026287777 "|ClockPins|ClockTop:ClockTop|SettingsController:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 SettingsController.sv(139) " "Verilog HDL assignment warning at SettingsController.sv(139): truncated value with size 7 to match size of target (6)" {  } { { "SettingsController.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1750026287777 "|ClockPins|ClockTop:ClockTop|SettingsController:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 SettingsController.sv(140) " "Verilog HDL assignment warning at SettingsController.sv(140): truncated value with size 6 to match size of target (5)" {  } { { "SettingsController.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1750026287777 "|ClockPins|ClockTop:ClockTop|SettingsController:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SettingMode ClockTop:ClockTop\|SettingMode:settingMode " "Elaborating entity \"SettingMode\" for hierarchy \"ClockTop:ClockTop\|SettingMode:settingMode\"" {  } { { "ClockTop.sv" "settingMode" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750026287778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sevensegment ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment " "Elaborating entity \"Sevensegment\" for hierarchy \"ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\"" {  } { { "SettingMode.sv" "sevensegment" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingMode.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750026287779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitSplitter ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitMinutes " "Elaborating entity \"DigitSplitter\" for hierarchy \"ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitMinutes\"" {  } { { "Sevensegment.sv" "splitMinutes" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/Sevensegment.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750026287780 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DigitSplitter.sv(8) " "Verilog HDL assignment warning at DigitSplitter.sv(8): truncated value with size 32 to match size of target (4)" {  } { { "DigitSplitter.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/DigitSplitter.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1750026287781 "|ClockPins|ClockTop:ClockTop|Sevensegment:sevensegment|DigitSplitter:splitMinutes"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 DigitSplitter.sv(9) " "Verilog HDL assignment warning at DigitSplitter.sv(9): truncated value with size 32 to match size of target (3)" {  } { { "DigitSplitter.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/DigitSplitter.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1750026287781 "|ClockPins|ClockTop:ClockTop|Sevensegment:sevensegment|DigitSplitter:splitMinutes"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegEncoder ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|SevenSegEncoder:seg_min_units_enc " "Elaborating entity \"SevenSegEncoder\" for hierarchy \"ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|SevenSegEncoder:seg_min_units_enc\"" {  } { { "Sevensegment.sv" "seg_min_units_enc" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/Sevensegment.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750026287783 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|minutes_ten\[3\] " "Net \"ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|minutes_ten\[3\]\" is missing source, defaulting to GND" {  } { { "Sevensegment.sv" "minutes_ten\[3\]" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/Sevensegment.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1750026287800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|hours_ten\[3\] " "Net \"ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|hours_ten\[3\]\" is missing source, defaulting to GND" {  } { { "Sevensegment.sv" "hours_ten\[3\]" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/Sevensegment.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1750026287800 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1750026287800 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ClockTop:ClockTop\|minutes_settings\[6\] " "Net \"ClockTop:ClockTop\|minutes_settings\[6\]\" is missing source, defaulting to GND" {  } { { "ClockTop.sv" "minutes_settings\[6\]" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1750026287802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ClockTop:ClockTop\|hours_settings\[5\] " "Net \"ClockTop:ClockTop\|hours_settings\[5\]\" is missing source, defaulting to GND" {  } { { "ClockTop.sv" "hours_settings\[5\]" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1750026287802 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1750026287802 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "10 " "Ignored 10 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "10 " "Ignored 10 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1750026287912 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1750026287912 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitMinutes\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitMinutes\|Mod0\"" {  } { { "DigitSplitter.sv" "Mod0" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/DigitSplitter.sv" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750026288030 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitMinutes\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitMinutes\|Div0\"" {  } { { "DigitSplitter.sv" "Div0" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/DigitSplitter.sv" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750026288030 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitHours\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitHours\|Mod0\"" {  } { { "DigitSplitter.sv" "Mod0" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/DigitSplitter.sv" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750026288030 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitHours\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitHours\|Div0\"" {  } { { "DigitSplitter.sv" "Div0" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/DigitSplitter.sv" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750026288030 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ClockTop:ClockTop\|SettingsController:controller\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ClockTop:ClockTop\|SettingsController:controller\|Mod3\"" {  } { { "SettingsController.sv" "Mod3" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 108 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750026288030 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ClockTop:ClockTop\|SettingsController:controller\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ClockTop:ClockTop\|SettingsController:controller\|Mod2\"" {  } { { "SettingsController.sv" "Mod2" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 106 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750026288030 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ClockTop:ClockTop\|SettingsController:controller\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ClockTop:ClockTop\|SettingsController:controller\|Mod0\"" {  } { { "SettingsController.sv" "Mod0" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 102 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750026288030 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ClockTop:ClockTop\|SettingsController:controller\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ClockTop:ClockTop\|SettingsController:controller\|Mod1\"" {  } { { "SettingsController.sv" "Mod1" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 104 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750026288030 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ClockTop:ClockTop\|SettingsController:controller\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ClockTop:ClockTop\|SettingsController:controller\|Mod7\"" {  } { { "SettingsController.sv" "Mod7" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 117 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750026288030 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ClockTop:ClockTop\|SettingsController:controller\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ClockTop:ClockTop\|SettingsController:controller\|Mod6\"" {  } { { "SettingsController.sv" "Mod6" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 115 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750026288030 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ClockTop:ClockTop\|SettingsController:controller\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ClockTop:ClockTop\|SettingsController:controller\|Mod4\"" {  } { { "SettingsController.sv" "Mod4" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 111 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750026288030 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ClockTop:ClockTop\|SettingsController:controller\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ClockTop:ClockTop\|SettingsController:controller\|Mod5\"" {  } { { "SettingsController.sv" "Mod5" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 113 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750026288030 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1750026288030 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitMinutes\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitMinutes\|lpm_divide:Mod0\"" {  } { { "DigitSplitter.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/DigitSplitter.sv" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750026288059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitMinutes\|lpm_divide:Mod0 " "Instantiated megafunction \"ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitMinutes\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750026288059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750026288059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750026288059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750026288059 ""}  } { { "DigitSplitter.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/DigitSplitter.sv" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1750026288059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62m " "Found entity 1: lpm_divide_62m" {  } { { "db/lpm_divide_62m.tdf" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/db/lpm_divide_62m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750026288095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750026288095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750026288102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750026288102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ose.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ose " "Found entity 1: alt_u_div_ose" {  } { { "db/alt_u_div_ose.tdf" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/db/alt_u_div_ose.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750026288111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750026288111 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitMinutes\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitMinutes\|lpm_divide:Div0\"" {  } { { "DigitSplitter.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/DigitSplitter.sv" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750026288117 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitMinutes\|lpm_divide:Div0 " "Instantiated megafunction \"ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitMinutes\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750026288117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750026288117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750026288117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750026288117 ""}  } { { "DigitSplitter.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/DigitSplitter.sv" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1750026288117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3am " "Found entity 1: lpm_divide_3am" {  } { { "db/lpm_divide_3am.tdf" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/db/lpm_divide_3am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750026288153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750026288153 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ClockTop:ClockTop\|SettingsController:controller\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"ClockTop:ClockTop\|SettingsController:controller\|lpm_divide:Mod3\"" {  } { { "SettingsController.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 108 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750026288172 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ClockTop:ClockTop\|SettingsController:controller\|lpm_divide:Mod3 " "Instantiated megafunction \"ClockTop:ClockTop\|SettingsController:controller\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750026288172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750026288172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750026288172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750026288172 ""}  } { { "SettingsController.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 108 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1750026288172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_a2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_a2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_a2m " "Found entity 1: lpm_divide_a2m" {  } { { "db/lpm_divide_a2m.tdf" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/db/lpm_divide_a2m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750026288205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750026288205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/db/sign_div_unsign_dkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750026288214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750026288214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0te " "Found entity 1: alt_u_div_0te" {  } { { "db/alt_u_div_0te.tdf" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/db/alt_u_div_0te.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750026288224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750026288224 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ClockTop:ClockTop\|SettingsController:controller\|lpm_divide:Mod7 " "Elaborated megafunction instantiation \"ClockTop:ClockTop\|SettingsController:controller\|lpm_divide:Mod7\"" {  } { { "SettingsController.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 117 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750026288244 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ClockTop:ClockTop\|SettingsController:controller\|lpm_divide:Mod7 " "Instantiated megafunction \"ClockTop:ClockTop\|SettingsController:controller\|lpm_divide:Mod7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750026288245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750026288245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750026288245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750026288245 ""}  } { { "SettingsController.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 117 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1750026288245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82m " "Found entity 1: lpm_divide_82m" {  } { { "db/lpm_divide_82m.tdf" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/db/lpm_divide_82m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750026288284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750026288284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750026288307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750026288307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/db/alt_u_div_sse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750026288316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750026288316 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1750026288434 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1750026289739 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1750026290201 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750026290201 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alarm_mode_switch " "No output dependent on input pin \"alarm_mode_switch\"" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750026290416 "|ClockPins|alarm_mode_switch"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1750026290416 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "724 " "Implemented 724 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1750026290418 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1750026290418 ""} { "Info" "ICUT_CUT_TM_LCELLS" "667 " "Implemented 667 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1750026290418 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1750026290418 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1750026290433 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 16 05:24:50 2025 " "Processing ended: Mon Jun 16 05:24:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1750026290433 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1750026290433 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1750026290433 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1750026290433 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 41 s " "Quartus II Flow was successful. 0 errors, 41 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1750026291004 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1750026291594 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1750026291595 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 16 05:24:51 2025 " "Processing started: Mon Jun 16 05:24:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1750026291595 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1750026291595 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off alarm -c alarm " "Command: quartus_fit --read_settings_files=off --write_settings_files=off alarm -c alarm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1750026291595 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1750026293116 ""}
{ "Info" "0" "" "Project  = alarm" {  } {  } 0 0 "Project  = alarm" 0 0 "Fitter" 0 0 1750026293116 ""}
{ "Info" "0" "" "Revision = alarm" {  } {  } 0 0 "Revision = alarm" 0 0 "Fitter" 0 0 1750026293116 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1750026293266 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "alarm 5CGXFC5C6F27C7 " "Selected device 5CGXFC5C6F27C7 for design \"alarm\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1750026293274 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1750026293298 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1750026293298 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1750026293643 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1750026293668 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1750026294031 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1750026299509 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 91 global CLKCTRL_G14 " "clk~inputCLKENA0 with 91 fanout uses global clock CLKCTRL_G14" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1750026299597 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1750026299597 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750026299704 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "alarm.sdc " "Synopsys Design Constraints File file not found: 'alarm.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1750026306089 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1750026306090 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1750026306094 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1750026306094 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1750026306094 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1750026306127 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1750026306128 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1750026306128 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1750026306128 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1750026306128 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1750026306129 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1750026306166 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1750026306167 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1750026306167 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750026306342 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1750026314407 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750026314776 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1750026314784 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1750026315835 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750026315835 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1750026316932 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X34_Y24 X45_Y36 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36" {  } { { "loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/Clock/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36"} 34 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1750026323085 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1750026323085 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750026324916 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1750026324927 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1750026324927 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.55 " "Total time spent on timing analysis during the Fitter is 0.55 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1750026328361 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1750026328440 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CGXFC5C6F27C7 " "Timing characteristics of device 5CGXFC5C6F27C7 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1750026328440 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1750026329196 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1750026329251 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CGXFC5C6F27C7 " "Timing characteristics of device 5CGXFC5C6F27C7 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1750026329252 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1750026330472 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750026333180 ""}
{ "Critical Warning" "WFIOMGR_WARNING_TOO_MANY_SE_OUTPUT_SHARE_BANK_WITH_DEDICATED_LVDS_OUTPUT" "5A " "Total number of single-ended output or bi-directional pins in bank 5A have exceeded the recommended amount in a bank where dedicated LVDS, RSDS, or mini-LVDS outputs exists." { { "Info" "IFIOMGR_SE_OUTPUT_COUNT_OF_STD_AND_STRENGTH" "12 2.5 V termination Series 50 Ohm " "There are 12 output pin(s) with I/O standard 2.5 V and termination Series 50 Ohm" { { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "output seg_display_3\[0\] AC22 2.5 V PAD_166 " "Location AC22 (pad PAD_166): Pin seg_display_3\[0\] of type output uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { seg_display_3[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_display_3\[0\]" } } } } { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg_display_3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/Clock/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1750026333390 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "output seg_display_3\[1\] AC23 2.5 V PAD_168 " "Location AC23 (pad PAD_168): Pin seg_display_3\[1\] of type output uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { seg_display_3[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_display_3\[1\]" } } } } { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg_display_3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/Clock/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1750026333390 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "output seg_display_2\[2\] V20 2.5 V PAD_169 " "Location V20 (pad PAD_169): Pin seg_display_2\[2\] of type output uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { seg_display_2[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_display_2\[2\]" } } } } { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg_display_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/Clock/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1750026333390 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "output seg_display_3\[3\] AA22 2.5 V PAD_170 " "Location AA22 (pad PAD_170): Pin seg_display_3\[3\] of type output uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { seg_display_3[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_display_3\[3\]" } } } } { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg_display_3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/Clock/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1750026333390 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "output seg_display_2\[0\] W20 2.5 V PAD_171 " "Location W20 (pad PAD_171): Pin seg_display_2\[0\] of type output uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { seg_display_2[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_display_2\[0\]" } } } } { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg_display_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/Clock/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1750026333390 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "output seg_display_3\[4\] AA23 2.5 V PAD_172 " "Location AA23 (pad PAD_172): Pin seg_display_3\[4\] of type output uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { seg_display_3[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_display_3\[4\]" } } } } { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg_display_3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/Clock/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1750026333390 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "output seg_display_2\[1\] W21 2.5 V PAD_173 " "Location W21 (pad PAD_173): Pin seg_display_2\[1\] of type output uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { seg_display_2[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_display_2\[1\]" } } } } { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg_display_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/Clock/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1750026333390 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "output seg_display_3\[2\] AC24 2.5 V PAD_174 " "Location AC24 (pad PAD_174): Pin seg_display_3\[2\] of type output uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { seg_display_3[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_display_3\[2\]" } } } } { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg_display_3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/Clock/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1750026333390 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "output seg_display_2\[3\] V22 2.5 V PAD_175 " "Location V22 (pad PAD_175): Pin seg_display_2\[3\] of type output uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { seg_display_2[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_display_2\[3\]" } } } } { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg_display_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/Clock/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1750026333390 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "output seg_display_3\[5\] Y23 2.5 V PAD_178 " "Location Y23 (pad PAD_178): Pin seg_display_3\[5\] of type output uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { seg_display_3[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_display_3\[5\]" } } } } { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg_display_3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/Clock/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1750026333390 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "output seg_display_3\[6\] Y24 2.5 V PAD_180 " "Location Y24 (pad PAD_180): Pin seg_display_3\[6\] of type output uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { seg_display_3[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_display_3\[6\]" } } } } { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg_display_3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/Clock/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1750026333390 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "output seg_display_2\[4\] U20 2.5 V PAD_181 " "Location U20 (pad PAD_181): Pin seg_display_2\[4\] of type output uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { seg_display_2[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_display_2\[4\]" } } } } { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg_display_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/Clock/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1750026333390 ""}  } {  } 0 169245 "There are %1!d! output pin(s) with I/O standard %2!s! and %3!s!" 0 0 "Quartus II" 0 -1 1750026333390 ""}  } {  } 1 169244 "Total number of single-ended output or bi-directional pins in bank %1!s! have exceeded the recommended amount in a bank where dedicated LVDS, RSDS, or mini-LVDS outputs exists." 0 0 "Fitter" 0 -1 1750026333390 ""}
{ "Critical Warning" "WFIOMGR_WARNING_TOO_MANY_SE_OUTPUT_SHARE_BANK_WITH_DEDICATED_LVDS_OUTPUT" "8A " "Total number of single-ended output or bi-directional pins in bank 8A have exceeded the recommended amount in a bank where dedicated LVDS, RSDS, or mini-LVDS outputs exists." { { "Info" "IFIOMGR_SE_OUTPUT_COUNT_OF_STD_AND_STRENGTH" "18 2.5 V termination Series 50 Ohm " "There are 18 output pin(s) with I/O standard 2.5 V and termination Series 50 Ohm" { { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "output leds\[3\] A5 2.5 V PAD_344 " "Location A5 (pad PAD_344): Pin leds\[3\] of type output uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[3\]" } } } } { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/Clock/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1750026333391 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "output leds\[2\] B6 2.5 V PAD_346 " "Location B6 (pad PAD_346): Pin leds\[2\] of type output uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[2\]" } } } } { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/Clock/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1750026333391 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "output leds\[1\] H8 2.5 V PAD_347 " "Location H8 (pad PAD_347): Pin leds\[1\] of type output uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[1\]" } } } } { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/Clock/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1750026333391 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "output leds\[0\] H9 2.5 V PAD_349 " "Location H9 (pad PAD_349): Pin leds\[0\] of type output uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[0\]" } } } } { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/Clock/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1750026333391 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "output leds\[16\] F6 2.5 V PAD_360 " "Location F6 (pad PAD_360): Pin leds\[16\] of type output uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds[16] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[16\]" } } } } { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/Clock/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1750026333391 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "output leds\[15\] G6 2.5 V PAD_362 " "Location G6 (pad PAD_362): Pin leds\[15\] of type output uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[15\]" } } } } { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/Clock/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1750026333391 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "output leds\[10\] K8 2.5 V PAD_363 " "Location K8 (pad PAD_363): Pin leds\[10\] of type output uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[10\]" } } } } { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/Clock/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1750026333391 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "output leds\[14\] G7 2.5 V PAD_364 " "Location G7 (pad PAD_364): Pin leds\[14\] of type output uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[14\]" } } } } { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/Clock/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1750026333391 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "output leds\[13\] J8 2.5 V PAD_365 " "Location J8 (pad PAD_365): Pin leds\[13\] of type output uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[13\]" } } } } { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/Clock/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1750026333391 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "output leds\[17\] F7 2.5 V PAD_366 " "Location F7 (pad PAD_366): Pin leds\[17\] of type output uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds[17] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[17\]" } } } } { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/Clock/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1750026333391 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "output leds\[11\] K10 2.5 V PAD_367 " "Location K10 (pad PAD_367): Pin leds\[11\] of type output uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[11\]" } } } } { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/Clock/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1750026333391 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "output leds\[9\] H7 2.5 V PAD_368 " "Location H7 (pad PAD_368): Pin leds\[9\] of type output uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[9\]" } } } } { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/Clock/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1750026333391 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "output leds\[8\] J10 2.5 V PAD_369 " "Location J10 (pad PAD_369): Pin leds\[8\] of type output uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[8\]" } } } } { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/Clock/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1750026333391 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "output leds\[12\] J7 2.5 V PAD_370 " "Location J7 (pad PAD_370): Pin leds\[12\] of type output uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[12\]" } } } } { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/Clock/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1750026333391 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "output leds\[7\] L7 2.5 V PAD_371 " "Location L7 (pad PAD_371): Pin leds\[7\] of type output uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[7\]" } } } } { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/Clock/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1750026333391 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "output leds\[5\] D8 2.5 V PAD_372 " "Location D8 (pad PAD_372): Pin leds\[5\] of type output uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[5\]" } } } } { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/Clock/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1750026333391 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "output leds\[6\] K6 2.5 V PAD_373 " "Location K6 (pad PAD_373): Pin leds\[6\] of type output uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[6\]" } } } } { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/Clock/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1750026333391 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "output leds\[4\] E9 2.5 V PAD_374 " "Location E9 (pad PAD_374): Pin leds\[4\] of type output uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[4\]" } } } } { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/Clock/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1750026333391 ""}  } {  } 0 169245 "There are %1!d! output pin(s) with I/O standard %2!s! and %3!s!" 0 0 "Quartus II" 0 -1 1750026333391 ""}  } {  } 1 169244 "Total number of single-ended output or bi-directional pins in bank %1!s! have exceeded the recommended amount in a bank where dedicated LVDS, RSDS, or mini-LVDS outputs exists." 0 0 "Fitter" 0 -1 1750026333391 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Lenovo/Documents/GitHub/Clock/output_files/alarm.fit.smsg " "Generated suppressed messages file C:/Users/Lenovo/Documents/GitHub/Clock/output_files/alarm.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1750026333510 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5869 " "Peak virtual memory: 5869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1750026334110 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 16 05:25:34 2025 " "Processing ended: Mon Jun 16 05:25:34 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1750026334110 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1750026334110 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1750026334110 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1750026334110 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 49 s " "Quartus II Flow was successful. 0 errors, 49 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1750026334944 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1750026335260 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1750026335260 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 16 05:25:35 2025 " "Processing started: Mon Jun 16 05:25:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1750026335260 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1750026335260 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off alarm -c alarm " "Command: quartus_asm --read_settings_files=off --write_settings_files=off alarm -c alarm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1750026335260 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1750026342159 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4749 " "Peak virtual memory: 4749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1750026343008 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 16 05:25:43 2025 " "Processing ended: Mon Jun 16 05:25:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1750026343008 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1750026343008 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1750026343008 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1750026343008 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 49 s " "Quartus II Flow was successful. 0 errors, 49 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1750026343592 ""}
