MACHXL 1.3 MACHFITR (05-15-94)
 (C) - COPYRIGHT ADVANCED MICRO DEVICES INC., 1993, 1994
Start: Tue Jan 10 17:23:58 1995
End  : Tue Jan 10 17:24:00 1995    $$$ Elapsed time: 00:00:02
===========================================================================
C:\MACHXL\DAT\MACH465 Design [SAMPLER8.PDS]

* Place/Route options (keycode = 2048)
	= Spread Placement:	     OFF

* Placement Completion

 +- Block                       +------- IO Pins Available
 |    +- Macrocells Available   |    +-- IO Pins Used
 |    |    +- Signals to Place  |    |             +----- Logic Array Inputs
 |    |    |    +- Placed       |    |             |   +- Array Inputs Used
_|____|____|____|_______________|____|_____________|___|________________
 A | 16 | 14 | 14 => 100% |     8 |  5 =>  62% |  34 | 23 =>  67%
 B | 16 |  9 |  9 => 100% |     8 |  2 =>  25% |  34 | 22 =>  64%
 C | 16 | 16 | 16 => 100% |     8 |  8 => 100% |  34 | 22 =>  64%
 D | 16 |  2 |  2 => 100% |     8 |  8 => 100% |  34 | 12 =>  35%
 E | 16 | 16 | 16 => 100% |     8 |  8 => 100% |  34 | 20 =>  58%
 F | 16 | 15 | 15 => 100% |     8 |  8 => 100% |  34 | 21 =>  61%
 G | 16 |  4 |  4 => 100% |     8 |  8 => 100% |  34 | 19 =>  55%
 H | 16 | 12 | 12 => 100% |     8 |  7 =>  87% |  34 | 20 =>  58%
 I | 16 |  1 |  1 => 100% |     8 |  8 => 100% |  34 | 13 =>  38%
 J | 16 | 16 | 16 => 100% |     8 |  4 =>  50% |  34 | 20 =>  58%
 K | 16 |  4 |  4 => 100% |     8 |  6 =>  75% |  34 | 13 =>  38%
 L | 16 |  6 |  6 => 100% |     8 |  2 =>  25% |  34 | 15 =>  44%
 M | 16 |  2 |  2 => 100% |     8 |  8 => 100% |  34 | 15 =>  44%
 N | 16 |  1 |  1 => 100% |     8 |  0 =>   0% |  34 | 13 =>  38%
 O | 16 |  5 |  5 => 100% |     8 |  2 =>  25% |  34 |  9 =>  26%
 P | 16 |  1 |  1 => 100% |     8 |  8 => 100% |  34 |  8 =>  23%
---|----|----|------------|-------|------------|-----|------------------

* Input/Clock Signal count:  89 -> placed:  89 = 100%

                              Available   Used
-----------------------------------------------------------------
	Input Pins            :  14        3    =>  21%
	Clock, Clk/Input Pins :   4        4    => 100%

* Routing Completion: 100%
* Attempts: Place [     406] Route [       0]
===========================================================================
	Signal Fanout Table
===========================================================================
  +- Signal Number
  |                +- Block Location ('+' for dedicated inputs)
  |                |  +- Sig Type
  |                |  |    +- Signal-to-Pin Assignment
  |  Signal Name   |  |    |           Fanout to Logic Blocks
__|________________|__|____|_______________________________________________
  1|ADATAI        |E|INP|  38|=> . . C D . . . . . . . . . . . .
  2|ADCLK16       |E|NOD| N/A|=> . B . . . . . . . . . . . . . .
  3|ADCLK32       |G| IO|  55|=> . . . . . . . . . . . . . . . . => Paired w/: [    RN_ADCLK32]
  4|ADLR          |B| IO| 206|=> . . . . . . . . . . . . . . . . => Paired w/: [       RN_ADLR]
  5|AD_DPD        |H|OUT|  69|=> . . . . . . . . . . . . . . . .
  6|AESC24        |A| IO| 191|=> . . . . . . . . . . . . . . . . => Paired w/: [     RN_AESC24]
  7|AESC25        |A| IO| 190|=> . . . . . . . . . . . . . . . . => Paired w/: [     RN_AESC25]
  8|AESCIN        |F|INP|  44|=> A B . . . . . . . . . . . . . .
  9|AESCLKI       |G|INP|  60|=> . . . . E . . . . . . . . . . .
 10|AESCOUT       |B|OUT| 205|=> . . . . . . . . . . . . . . . .
 11|AESDATAI      |F|INP|  45|=> . . C D . . . . . . . . . . . .
 12|AESDATAO      |O|OUT| 159|=> . . . . . . . . . . . . . . . .
 13|AESFC0        |H|OUT|  70|=> . . . . . . . . . . . . . . . .
 14|AESFC1        |H|OUT|  65|=> . . . . . . . . . . . . . . . .
 15|AESFCK        |J|OUT| 103|=> . . . . . . . . . . . . . . . .
 16|AESMCLKI      |+|INP|  31|=> . . . . . F . H . . . . . . . P
 17|AESMCLKO      |P|OUT| 170|=> . . . . . . . . . . . . . . . .
 18|AESPRO        |H|OUT|  68|=> . . . . . . . . . . . . . . . .
 19|AESSYNCI      |E|INP|  39|=> A . . . . . . . . J . . . . . .
 20|BWAIT         |C|NOD| N/A|=> . . . . E . . . . . . . . . . .
 21|BWAIT2        |E|NOD| N/A|=> . . . . E . . . . . . . . . . .
 22|BWAIT3        |E|NOD| N/A|=> . . . . . . . . . . . L . . . .
 23|CBL           |F|INP|  46|=> A B . . . . . . . . . . . . . .
 24|CKS           |H|OUT|  64|=> . . . . . . . . . . . . . . . .
 25|CZ0           |B|NOD| N/A|=> A B . . . . . . . . . . . . . .
 26|CZ1           |A|NOD| N/A|=> A B . . . . . . . . . . . . . .
 27|CZ2           |B|NOD| N/A|=> A B . . . . . . . . . . . . . .
 28|CZ3           |A|NOD| N/A|=> A B . . . . . . . . . . . . . .
 29|CZ4           |A|NOD| N/A|=> A B . . . . . . . . . . . . . .
 30|CZ5           |A|NOD| N/A|=> A B . . . . . . . . . . . . . .
 31|CZCLK         |A|NOD| N/A|=> A B . . . . . . . . . . . . . .
 32|D0            |E|INP|  35|=> . . C . . . . H . . . . . . . .
 33|D1            |E|INP|  34|=> . . C . . . . H . . . . . . . .
 34|D2            |G|INP|  59|=> . . . . . . . . . J . . . . . .
 35|D3            |E|INP|  33|=> . . C . . . . . . J . . . . . .
 36|D4            |E|INP|  32|=> . . . . . . . . . J . . . . O .
 37|DAHLPA        |N|NOD| N/A|=> . . . D . . . . . . K . . . . .
 38|DAHLPB        |I|NOD| N/A|=> . . C . . . . . . . . . . . . .
 39|DAHLPC        |M|NOD| N/A|=> . . C . . . . . . . . . . . . .
 40|DAHLPD        |G|NOD| N/A|=> . . C . . . . . . . . . . . . .
 41|DATACLK       |J|NOD| N/A|=> . . . . . . G . . . . . . . . .
 42|DA_ACKO       |+|INP|  22|=> . B . . E . G . . . . . . . . P
 43|DA_FSYNC      |C|OUT|   8|=> . . . . . . . . . . . . . . . .
 44|DA_SCLK       |H|OUT|  71|=> . . . . . . . . . . . . . . . .
 45|DA_SDATA      |D| IO|  15|=> . . . . . . . . . . . . . . O .
 46|DA_SDATB      |C|OUT|  10|=> . . . . . . . . . . . . . . . .
 47|DA_SDATC      |C|OUT|   4|=> . . . . . . . . . . . . . . . .
 48|DA_SDATD      |C|OUT|   5|=> . . . . . . . . . . . . . . . .
 49|DSPREG        |+|CLK| 178|=> . . . . . . . . . . . . . . . .
 50|DSPSC0        |C|OUT|   9|=> . . . . . . . . . . . . . . . .
 51|DSPSC2        |G|OUT|  56|=> . . . . . . . . . . . . . . . .
 52|DSPSCK        |K|OUT| 108|=> . . . . . . . . . . . . . . . .
 53|DSPSRD        |K|OUT| 109|=> . . . . . . . . . . . . . . . .
 54|DSPSTD        |E|INP|  36|=> . . C D . . . . . . . . . . . .
 55|EXTAKT        |J|NOD| N/A|=> . B . . . . . H . . . . . . . P
 56|EXTMCLK       |G|INP|  58|=> . . . . . . . H . . . . . . . .
 57|HCLKI         |+|CLK| 187|=> . . . . . . . . . . . . . . . .
 58|HOLD          |B|NOD| N/A|=> . B . . . . . . . . . . . . . .
 59|INPSCLK       |E|NOD| N/A|=> A B C D E F . H . . K L M . O .
 60|INPSDATA      |C|NOD| N/A|=> . . . D . . . . . . K . . . . .
 61|MACHCSH       |G|INP|  54|=> . . C . . . . . . J . . . . . .
 62|MACHCSL       |+|CLK|  74|=> . . . . . . . . . . . . . . . .
 63|MCLK12        |E|NOD| N/A|=> . . . . . . . H . J . . . . . .
 64|MCLK128       |F|NOD| N/A|=> . . . . . . . . . . . . . . . P
 65|MCLK16        |G|INP|  61|=> . . . . . . . H . . . . . . . .
 66|MCLK24        |G|INP|  57|=> . . . . E . . . . J . . . . . .
 67|NGO           |E|NOD| N/A|=> A . . . . F . . . . K . . . . .
 68|PGO           |E|NOD| N/A|=> A . . . . F . . . . K . . . . .
 69|PLAYCLKI      |+|CLK|  83|=> . . . . . . . . . . . . . . . .
 70|PLAYCLKO      |L| IO| 118|=> . . . . . . . H . . . . . . . .
 71|PUFRD         |L| IO| 119|=> . . C . E . . . . . . L . . . .
 72|PUFWR         |F| IO|  47|=> . . . . . F . . . . . . . . . .
 73|RD8           |I|INP|  86|=> . . . . . . . . . . . . . . . . => Paired w/: [           RP8]
 74|RDA0          |P|INP| 175|=> . . . . . . . . . . . . . . . . => Paired w/: [          RPA0]
 75|RDA1          |M|INP| 143|=> . . . . . . . . . . . . . . . . => Paired w/: [          RPA1]
 76|RDA2          |P|INP| 174|=> . . . . . . . . . . . . . . . . => Paired w/: [          RPA2]
 77|RDA3          |I|INP|  93|=> . . . . . . . . . . . . . . . . => Paired w/: [          RPA3]
 78|RDA4          |M|INP| 142|=> . . . . . . . . . . . . . . . . => Paired w/: [          RPA4]
 79|RDA5          |D|INP|  20|=> . . . . . . . . . . . . . . . . => Paired w/: [          RPA5]
 80|RDA6          |M|INP| 141|=> . . . . . . . . . . . . . . . . => Paired w/: [          RPA6]
 81|RDA7          |I|INP|  92|=> . . . . . . . . . . . . . . . . => Paired w/: [          RPA7]
 82|RDB0          |D|INP|  19|=> . . . . . . . . . . . . . . . . => Paired w/: [          RPB0]
 83|RDB1          |I|INP|  91|=> . . . . . . . . . . . . . . . . => Paired w/: [          RPB1]
 84|RDB2          |M|INP| 140|=> . . . . . . . . . . . . . . . . => Paired w/: [          RPB2]
 85|RDB3          |D|INP|  18|=> . . . . . . . . . . . . . . . . => Paired w/: [          RPB3]
 86|RDB4          |I|INP|  90|=> . . . . . . . . . . . . . . . . => Paired w/: [          RPB4]
 87|RDB5          |I|INP|  89|=> . . . . . . . . . . . . . . . . => Paired w/: [          RPB5]
 88|RDB6          |P|INP| 173|=> . . . . . . . . . . . . . . . . => Paired w/: [          RPB6]
 89|RDB7          |M|INP| 139|=> . . . . . . . . . . . . . . . . => Paired w/: [          RPB7]
 90|RDC0          |K|INP| 112|=> . . . . . . . . . . . . . . . . => Paired w/: [          RPC0]
 91|RDC1          |P|INP| 172|=> . . . . . . . . . . . . . . . . => Paired w/: [          RPC1]
 92|RDC2          |D|INP|  17|=> . . . . . . . . . . . . . . . . => Paired w/: [          RPC2]
 93|RDC3          |P|INP| 171|=> . . . . . . . . . . . . . . . . => Paired w/: [          RPC3]
 94|RDC4          |M|INP| 138|=> . . . . . . . . . . . . . . . . => Paired w/: [          RPC4]
 95|RDC5          |D|INP|  16|=> . . . . . . . . . . . . . . . . => Paired w/: [          RPC5]
 96|RDC6          |K|INP| 111|=> . . . . . . . . . . . . . . . . => Paired w/: [          RPC6]
 97|RDC7          |M|INP| 137|=> . . . . . . . . . . . . . . . . => Paired w/: [          RPC7]
 98|RDD0          |P|INP| 169|=> . . . . . . . . . . . . . . . . => Paired w/: [          RPD0]
 99|RDD1          |I|INP|  88|=> . . . . . . . . . . . . . . . . => Paired w/: [          RPD1]
100|RDD2          |M|INP| 136|=> . . . . . . . . . . . . . . . . => Paired w/: [          RPD2]
101|RDD3          |P|INP| 168|=> . . . . . . . . . . . . . . . . => Paired w/: [          RPD3]
102|RDD4          |K|INP| 110|=> . . . . . . . . . . . . . . . . => Paired w/: [          RPD4]
103|RDD5          |D|INP|  14|=> . . . . . . . . . . . . . . . . => Paired w/: [          RPD5]
104|RDD6          |I|INP|  87|=> . . . . . . . . . . . . . . . . => Paired w/: [          RPD6]
105|RDD7          |D|INP|  13|=> . . . . . . . . . . . . . . . . => Paired w/: [          RPD7]
106|RESET         |+|INP|  21|=> . . C . . F . H . J . . M . O .
107|RESRDFIFO     |J|OUT|  96|=> . . . . . . . . . . . . . . . .
108|RN_ADCLK32    |G|NOD| N/A|=> . B . . E . . . . . . . . . . . => Paired w/: [       ADCLK32]
109|RN_ADLR       |B|NOD| N/A|=> . . C D . . . . . J . . . . . . => Paired w/: [          ADLR]
110|RN_AESC24     |A|NOD| N/A|=> . . . . . . . H . . . . . . . . => Paired w/: [        AESC24]
111|RN_AESC25     |A|NOD| N/A|=> . . . . . . . H . . . . . . . . => Paired w/: [        AESC25]
112|RN_SH15       |E|NOD| N/A|=> . . . . . . . . . J . . . . . . => Paired w/: [          SH15]
113|RN_SWPROT     |C|NOD| N/A|=> . B . . . . . . . . . . . . . . => Paired w/: [        SWPROT]
114|RN_VOLDATAI   |O|NOD| N/A|=> . . . . . . . H . . . . . . . . => Paired w/: [      VOLDATAI]
115|RP8           |I|Rin|  86|=> . . . . . . . H . . . L . . . . => Paired w/: [           RD8]
116|RP9           |H|NOD| N/A|=> . . . . . . . . . . . L . . . .
117|RPA0          |P|Rin| 175|=> . . . . . . . . . . . . . N . . => Paired w/: [          RDA0]
118|RPA1          |M|Rin| 143|=> . . . . . . . . . . . . . N . . => Paired w/: [          RDA1]
119|RPA2          |P|Rin| 174|=> . . . . . . . . . . . . . N . . => Paired w/: [          RDA2]
120|RPA3          |I|Rin|  93|=> . . . . . . . . . . . . . N . . => Paired w/: [          RDA3]
121|RPA4          |M|Rin| 142|=> . . . . . . . . . . . . . N . . => Paired w/: [          RDA4]
122|RPA5          |D|Rin|  20|=> . . . . . . . . . . . . . N . . => Paired w/: [          RDA5]
123|RPA6          |M|Rin| 141|=> . . . . . . . . . . . . . N . . => Paired w/: [          RDA6]
124|RPA7          |I|Rin|  92|=> . . . . . . . . . . . . . N . . => Paired w/: [          RDA7]
125|RPB0          |D|Rin|  19|=> . . . . . . . . I . . . . . . . => Paired w/: [          RDB0]
126|RPB1          |I|Rin|  91|=> . . . . . . . . I . . . . . . . => Paired w/: [          RDB1]
127|RPB2          |M|Rin| 140|=> . . . . . . . . I . . . . . . . => Paired w/: [          RDB2]
128|RPB3          |D|Rin|  18|=> . . . . . . . . I . . . . . . . => Paired w/: [          RDB3]
129|RPB4          |I|Rin|  90|=> . . . . . . . . I . . . . . . . => Paired w/: [          RDB4]
130|RPB5          |I|Rin|  89|=> . . . . . . . . I . . . . . . . => Paired w/: [          RDB5]
131|RPB6          |P|Rin| 173|=> . . . . . . . . I . . . . . . . => Paired w/: [          RDB6]
132|RPB7          |M|Rin| 139|=> . . . . . . . . I . . . . . . . => Paired w/: [          RDB7]
133|RPC0          |K|Rin| 112|=> . . . . . . . . . . . . M . . . => Paired w/: [          RDC0]
134|RPC1          |P|Rin| 172|=> . . . . . . . . . . . . M . . . => Paired w/: [          RDC1]
135|RPC2          |D|Rin|  17|=> . . . . . . . . . . . . M . . . => Paired w/: [          RDC2]
136|RPC3          |P|Rin| 171|=> . . . . . . . . . . . . M . . . => Paired w/: [          RDC3]
137|RPC4          |M|Rin| 138|=> . . . . . . . . . . . . M . . . => Paired w/: [          RDC4]
138|RPC5          |D|Rin|  16|=> . . . . . . . . . . . . M . . . => Paired w/: [          RDC5]
139|RPC6          |K|Rin| 111|=> . . . . . . . . . . . . M . . . => Paired w/: [          RDC6]
140|RPC7          |M|Rin| 137|=> . . . . . . . . . . . . M . . . => Paired w/: [          RDC7]
141|RPD0          |P|Rin| 169|=> . . . . . . G . . . . . . . . . => Paired w/: [          RDD0]
142|RPD1          |I|Rin|  88|=> . . . . . . G . . . . . . . . . => Paired w/: [          RDD1]
143|RPD2          |M|Rin| 136|=> . . . . . . G . . . . . . . . . => Paired w/: [          RDD2]
144|RPD3          |P|Rin| 168|=> . . . . . . G . . . . . . . . . => Paired w/: [          RDD3]
145|RPD4          |K|Rin| 110|=> . . . . . . G . . . . . . . . . => Paired w/: [          RDD4]
146|RPD5          |D|Rin|  14|=> . . . . . . G . . . . . . . . . => Paired w/: [          RDD5]
147|RPD6          |I|Rin|  87|=> . . . . . . G . . . . . . . . . => Paired w/: [          RDD6]
148|RPD7          |D|Rin|  13|=> . . . . . . G . . . . . . . . . => Paired w/: [          RDD7]
149|SH0           |J|NOD| N/A|=> . . . . E . . . . . . . . . . .
150|SH1           |E|NOD| N/A|=> . . . . E . . . . . . . . . . .
151|SH10          |J|NOD| N/A|=> . . . . . . . . . J . . . . . .
152|SH11          |J|NOD| N/A|=> . . . . . . . . . J . . . . . .
153|SH12          |J|NOD| N/A|=> . . . . E . . . . . . . . . . .
154|SH13          |E|NOD| N/A|=> . . . . E . . . . . . . . . . .
155|SH14          |E|NOD| N/A|=> . . . . E . . . . . . . . . . .
156|SH15          |E| IO|  37|=> . . . . . . . . . . . . . . . . => Paired w/: [       RN_SH15]
157|SH16          |J|NOD| N/A|=> . . C D E . . . . J . . . . . .
158|SH2           |E|NOD| N/A|=> . . . . . . . . . . K . . . . .
159|SH3           |K|NOD| N/A|=> . . . . . . . . . J . . . . . .
160|SH4           |J|NOD| N/A|=> . . . . . . G . . . . . . . . .
161|SH5           |G|NOD| N/A|=> . . . . E . . . . . . . . . . .
162|SH6           |E|NOD| N/A|=> . . . . E . . . . . . . . . . .
163|SH7           |E|NOD| N/A|=> . . . . . . . . . J . . . . . .
164|SH8           |J|NOD| N/A|=> . . . . . . . . . J . . . . . .
165|SH9           |J|NOD| N/A|=> . . . . . . . . . J . . . . . .
166|SHCLK         |E|NOD| N/A|=> . . . . E . G . . J K . . . . .
167|SHD0          |D|NOD| N/A|=> A . . . . . . . . . K . . . . .
168|SHD1          |A|NOD| N/A|=> A . . . . . . H . . . . . . . .
169|SHD10         |F|NOD| N/A|=> . . . . . F . . . . . . . . . .
170|SHD11         |F|NOD| N/A|=> . B . . . F . . . . . . . . . .
171|SHD12         |B|NOD| N/A|=> A . . . . . . . . . . . . . . .
172|SHD13         |A|NOD| N/A|=> A . . . E . . . . . . . . . . .
173|SHD14         |E|NOD| N/A|=> . . . . . F . . . . . . . . . .
174|SHD15         |F|NOD| N/A|=> . . . . . F . . . . . . . . . .
175|SHD2          |H|NOD| N/A|=> . . . . . F . . . . . . . . . .
176|SHD3          |F|NOD| N/A|=> . . . . . F . . . . . . . . . .
177|SHD4          |F|NOD| N/A|=> A . C . . . . . . . . . . . . .
178|SHD5          |C|NOD| N/A|=> A . . . . . . . . . . L . . . .
179|SHD6          |L|NOD| N/A|=> . . . . . F . . . . . L . . . .
180|SHD7          |L|NOD| N/A|=> A . . . . F . . . . . . . . . .
181|SHD8          |A|NOD| N/A|=> . . C . . . . . . . K . . . . .
182|SHD9          |C|NOD| N/A|=> A . . . . F . . . . . . . . . .
183|SMPCLK        |H|OUT|  66|=> . . . . . . . . . . . . . . . .
184|SWAES         |H|NOD| N/A|=> . B C D E . . H . J . . . . . P
185|SWDIGIN       |C|OUT|   6|=> . . . . . . . . . . . . . . . .
186|SWDIGOUT      |J|NOD| N/A|=> . B C D . . G H I . K . M N . P
187|SWINDSP       |H|NOD| N/A|=> . . C D . . G . . . K . . . . .
188|SWONDSP       |C|NOD| N/A|=> . . C D . . G . . . K . . . . .
189|SWPROT        |C| IO|   7|=> . . . . . . . . . . . . . . . . => Paired w/: [     RN_SWPROT]
190|SWRESFF       |C|NOD| N/A|=> . . . . . . . . . J . . . . . .
191|SWSUBFR       |J|OUT| 102|=> . . . . . . . . . . . . . . . .
192|TAKT5         |B|NOD| N/A|=> . B . . . . . . . . . . . . . .
193|TAKT6         |B|NOD| N/A|=> . B . . . . . . . . . . . . . .
194|TAKT7         |B|NOD| N/A|=> . B . . . . . . . . . . . . . .
195|TAKTH         |C|NOD| N/A|=> . . . . . . . H . . . . . . . P
196|TAKTL         |J|NOD| N/A|=> . . . . . . . H . . . . . . . P
197|VOLCLK        |C|OUT|   3|=> . . . . . . . . . . . . . . . .
198|VOLCS         |J|OUT| 101|=> . . . . . . . . . . . . . . . .
199|VOLDATAI      |O| IO| 160|=> . . . . . . . . . . . . . . . . => Paired w/: [   RN_VOLDATAI]
200|WAIT          |A|NOD| N/A|=> . . . . . F . . . . . . . . . .
201|WAIT2         |F|NOD| N/A|=> . . . . . F . . . . . L . . . .
202|WAIT3         |L|NOD| N/A|=> A . . . . F . . . . K L . . . .
203|WAIT4         |L|NOD| N/A|=> . . . . . F . . . . . . . . . .
204|WAIT5         |F|NOD| N/A|=> . . . . . F . . . . . . . . . .
205|WD0           |K|OUT| 107|=> . . . . . . . . . . . . . . . .
206|WD1           |A|OUT| 197|=> . . . . . . . . . . . . . . . .
207|WD2           |F|OUT|  43|=> . . . . . . . . . . . . . . . .
208|WD3           |F|OUT|  42|=> . . . . . . . . . . . . . . . .
209|WD4           |A|OUT| 196|=> . . . . . . . . . . . . . . . .
210|WD5           |A|OUT| 195|=> . . . . . . . . . . . . . . . .
211|WD6           |F|OUT|  49|=> . . . . . . . . . . . . . . . .
212|WD7           |F|OUT|  48|=> . . . . . . . . . . . . . . . .
213|WRFERTIG      |F|NOD| N/A|=> A . . . . F . . . . . L . . . .
214|XGORES        |F|NOD| N/A|=> . . . . E . . . . . . . . . . .
215|Z0            |C|NOD| N/A|=> . . . . . . G H I . . . M N O .
216|Z1            |H|NOD| N/A|=> . . . . . . G . I . . L M N O .
217|Z2            |O|NOD| N/A|=> . . . . . . G . I . . L M N O .
218|Z3            |M|NOD| N/A|=> . . . . . . . . . . . L . . O .
219|Z4            |O|NOD| N/A|=> . . . . . . G . I . . L M N O .
220|Z5            |O|NOD| N/A|=> . . C . . . . . . . . L . . . .
---------------------------------------------------------------------------
===========================================================================
	< C:\MACHXL\DAT\MACH465 Device Pin Assignments >
===========================================================================
    +- Device Pin No
    |     +- Pin Type
    |     |          Signal Fixed (*)-+
    |     |           Signal Name     |
____|_____|___________________________|____________________________________
    1 |  GND |   |       (pwr/test)  | |
    2 | Ctrl |   |       (pwr/test)  | |
    3 |  I_O |C07|            VOLCLK | |
    4 |  I_O |C06|          DA_SDATC | |
    5 |  I_O |C05|          DA_SDATD | |
    6 |  I_O |C04|           SWDIGIN | |
    7 |  I_O |C03|            SWPROT | |
    8 |  I_O |C02|          DA_FSYNC | |
    9 |  I_O |C01|            DSPSC0 | |
   10 |  I_O |C00|          DA_SDATB | |
   11 |  Vcc |   |       (pwr/test)  | |
   12 |  GND |   |       (pwr/test)  | |
   13 |  I_O |D07|              RDD7 | |
   14 |  I_O |D06|              RDD5 | |
   15 |  I_O |D05|          DA_SDATA | |
   16 |  I_O |D04|              RDC5 | |
   17 |  I_O |D03|              RDC2 | |
   18 |  I_O |D02|              RDB3 | |
   19 |  I_O |D01|              RDB0 | |
   20 |  I_O |D00|              RDA5 | |
   21 |  Inp |   |             RESET | |
   22 |  Inp |   |           DA_ACKO | |
   23 |  GND |   |       (pwr/test)  | |
   24 |  Vcc |   |       (pwr/test)  | |
   25 |  Vcc |   |       (pwr/test)  | |
   26 |  GND |   |       (pwr/test)  | |
   27 |  GND |   |       (pwr/test)  | |
   28 |  Vcc |   |       (pwr/test)  | |
   29 |  Vcc |   |       (pwr/test)  | |
   30 |  GND |   |       (pwr/test)  | |
   31 |  Inp |   |          AESMCLKI | |
   32 |  I_O |E00|                D4 | |
   33 |  I_O |E01|                D3 | |
   34 |  I_O |E02|                D1 | |
   35 |  I_O |E03|                D0 | |
   36 |  I_O |E04|            DSPSTD | |
   37 |  I_O |E05|              SH15 | |
   38 |  I_O |E06|            ADATAI | |
   39 |  I_O |E07|          AESSYNCI | |
   40 |  GND |   |       (pwr/test)  | |
   41 |  Vcc |   |       (pwr/test)  | |
   42 |  I_O |F00|               WD3 | |
   43 |  I_O |F01|               WD2 | |
   44 |  I_O |F02|            AESCIN | |
   45 |  I_O |F03|          AESDATAI | |
   46 |  I_O |F04|               CBL | |
   47 |  I_O |F05|             PUFWR | |
   48 |  I_O |F06|               WD7 | |
   49 |  I_O |F07|               WD6 | |
   50 | Ctrl |   |       (pwr/test)  | |
   51 | Ctrl |   |       (pwr/test)  | |
   52 |  GND |   |       (pwr/test)  | |
   53 |  GND |   |       (pwr/test)  | |
   54 |  I_O |G07|           MACHCSH | |
   55 |  I_O |G06|           ADCLK32 | |
   56 |  I_O |G05|            DSPSC2 | |
   57 |  I_O |G04|            MCLK24 | |
   58 |  I_O |G03|           EXTMCLK | |
   59 |  I_O |G02|                D2 | |
   60 |  I_O |G01|           AESCLKI | |
   61 |  I_O |G00|            MCLK16 | |
   62 |  GND |   |       (pwr/test)  | |
   63 |  Vcc |   |       (pwr/test)  | |
   64 |  I_O |H07|               CKS | |
   65 |  I_O |H06|            AESFC1 | |
   66 |  I_O |H05|            SMPCLK | |
   67 |  I_O |H04|                -  | |
   68 |  I_O |H03|            AESPRO | |
   69 |  I_O |H02|            AD_DPD | |
   70 |  I_O |H01|            AESFC0 | |
   71 |  I_O |H00|           DA_SCLK | |
   72 |  Inp |   |                -  | |
   73 |  Inp |   |                -  | |
   74 |  CLK |   |           MACHCSL |*|
   75 |  Vcc |   |       (pwr/test)  | |
   76 |  GND |   |       (pwr/test)  | |
   77 |  GND |   |       (pwr/test)  | |
   78 |  Vcc |   |       (pwr/test)  | |
   79 |  Vcc |   |       (pwr/test)  | |
   80 |  GND |   |       (pwr/test)  | |
   81 |  GND |   |       (pwr/test)  | |
   82 |  Vcc |   |       (pwr/test)  | |
   83 |  CLK |   |          PLAYCLKI |*|
   84 |  Inp |   |                -  | |
   85 |  Inp |   |                -  | |
   86 |  I_O |I00|               RD8 | |
   87 |  I_O |I01|              RDD6 | |
   88 |  I_O |I02|              RDD1 | |
   89 |  I_O |I03|              RDB5 | |
   90 |  I_O |I04|              RDB4 | |
   91 |  I_O |I05|              RDB1 | |
   92 |  I_O |I06|              RDA7 | |
   93 |  I_O |I07|              RDA3 | |
   94 |  Vcc |   |       (pwr/test)  | |
   95 |  GND |   |       (pwr/test)  | |
   96 |  I_O |J00|         RESRDFIFO | |
   97 |  I_O |J01|                -  | |
   98 |  I_O |J02|                -  | |
   99 |  I_O |J03|                -  | |
  100 |  I_O |J04|                -  | |
  101 |  I_O |J05|             VOLCS | |
  102 |  I_O |J06|           SWSUBFR | |
  103 |  I_O |J07|            AESFCK | |
  104 |  GND |   |       (pwr/test)  | |
  105 |  GND |   |       (pwr/test)  | |
  106 | Ctrl |   |       (pwr/test)  | |
  107 |  I_O |K07|               WD0 | |
  108 |  I_O |K06|            DSPSCK | |
  109 |  I_O |K05|            DSPSRD | |
  110 |  I_O |K04|              RDD4 | |
  111 |  I_O |K03|              RDC6 | |
  112 |  I_O |K02|              RDC0 | |
  113 |  I_O |K01|                -  | |
  114 |  I_O |K00|                -  | |
  115 |  Vcc |   |       (pwr/test)  | |
  116 |  GND |   |       (pwr/test)  | |
  117 |  I_O |L07|                -  | |
  118 |  I_O |L06|          PLAYCLKO | |
  119 |  I_O |L05|             PUFRD | |
  120 |  I_O |L04|                -  | |
  121 |  I_O |L03|                -  | |
  122 |  I_O |L02|                -  | |
  123 |  I_O |L01|                -  | |
  124 |  I_O |L00|                -  | |
  125 |  Inp |   |                -  | |
  126 |  Inp |   |                -  | |
  127 |  GND |   |       (pwr/test)  | |
  128 |  Vcc |   |       (pwr/test)  | |
  129 |  Vcc |   |       (pwr/test)  | |
  130 |  GND |   |       (pwr/test)  | |
  131 |  GND |   |       (pwr/test)  | |
  132 |  Vcc |   |       (pwr/test)  | |
  133 |  Vcc |   |       (pwr/test)  | |
  134 |  GND |   |       (pwr/test)  | |
  135 |  Inp |   |                -  | |
  136 |  I_O |M00|              RDD2 | |
  137 |  I_O |M01|              RDC7 | |
  138 |  I_O |M02|              RDC4 | |
  139 |  I_O |M03|              RDB7 | |
  140 |  I_O |M04|              RDB2 | |
  141 |  I_O |M05|              RDA6 | |
  142 |  I_O |M06|              RDA4 | |
  143 |  I_O |M07|              RDA1 | |
  144 |  GND |   |       (pwr/test)  | |
  145 |  Vcc |   |       (pwr/test)  | |
  146 |  I_O |N00|                -  | |
  147 |  I_O |N01|                -  | |
  148 |  I_O |N02|                -  | |
  149 |  I_O |N03|                -  | |
  150 |  I_O |N04|                -  | |
  151 |  I_O |N05|                -  | |
  152 |  I_O |N06|                -  | |
  153 |  I_O |N07|                -  | |
  154 | Ctrl |   |       (pwr/test)  | |
  155 | Ctrl |   |       (pwr/test)  | |
  156 |  GND |   |       (pwr/test)  | |
  157 |  GND |   |       (pwr/test)  | |
  158 |  I_O |O07|                -  | |
  159 |  I_O |O06|          AESDATAO | |
  160 |  I_O |O05|          VOLDATAI | |
  161 |  I_O |O04|                -  | |
  162 |  I_O |O03|                -  | |
  163 |  I_O |O02|                -  | |
  164 |  I_O |O01|                -  | |
  165 |  I_O |O00|                -  | |
  166 |  GND |   |       (pwr/test)  | |
  167 |  Vcc |   |       (pwr/test)  | |
  168 |  I_O |P07|              RDD3 | |
  169 |  I_O |P06|              RDD0 | |
  170 |  I_O |P05|          AESMCLKO | |
  171 |  I_O |P04|              RDC3 | |
  172 |  I_O |P03|              RDC1 | |
  173 |  I_O |P02|              RDB6 | |
  174 |  I_O |P01|              RDA2 | |
  175 |  I_O |P00|              RDA0 | |
  176 |  Inp |   |                -  | |
  177 |  Inp |   |                -  | |
  178 |  CLK |   |            DSPREG |*|
  179 |  Vcc |   |       (pwr/test)  | |
  180 |  GND |   |       (pwr/test)  | |
  181 |  GND |   |       (pwr/test)  | |
  182 |  Vcc |   |       (pwr/test)  | |
  183 |  Vcc |   |       (pwr/test)  | |
  184 |  GND |   |       (pwr/test)  | |
  185 |  GND |   |       (pwr/test)  | |
  186 |  Vcc |   |       (pwr/test)  | |
  187 |  CLK |   |             HCLKI |*|
  188 |  Inp |   |                -  | |
  189 |  Inp |   |                -  | |
  190 |  I_O |A00|            AESC25 | |
  191 |  I_O |A01|            AESC24 | |
  192 |  I_O |A02|                -  | |
  193 |  I_O |A03|                -  | |
  194 |  I_O |A04|                -  | |
  195 |  I_O |A05|               WD5 | |
  196 |  I_O |A06|               WD4 | |
  197 |  I_O |A07|               WD1 | |
  198 |  Vcc |   |       (pwr/test)  | |
  199 |  GND |   |       (pwr/test)  | |
  200 |  I_O |B00|                -  | |
  201 |  I_O |B01|                -  | |
  202 |  I_O |B02|                -  | |
  203 |  I_O |B03|                -  | |
  204 |  I_O |B04|                -  | |
  205 |  I_O |B05|           AESCOUT | |
  206 |  I_O |B06|              ADLR | |
  207 |  I_O |B07|                -  | |
  208 |  GND |   |       (pwr/test)  | |
---------------------------------------------------------------------------
===========================================================================
	< Block [A] >	Macrocell (MCell) Cluster Assignments
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+  +--- Macrocell PT Cluster Size
 |      Sync/Async-------+   |     |  |    Cluster to Mcell Assignment
 |   Node Fixed(*)----+  |   |     |  |      |   +- XOR PT Size
 |        Sig Type-+  |  |   |     |  |      |   |  XOR to Mcell Assignment
 |  Signal Name    |  |  |   |     |  |      |   |          |
_|_________________|__|__|___|_____|__|______|___|__________|______________
 0|           WD5|OUT| | S | 3      | 4 to [ 0]| 1 XOR free
 1|           WD4|OUT| | S | 3      | 4 to [ 1]| 1 XOR free
 2|           WD1|OUT| | S | 3      | 4 to [ 2]| 1 XOR free
 3|        AESC25| IO| | A | 1      | 2 free   | 1 XOR to [ 3] for 1 PT sig
 4|        AESC24| IO| | A | 1      | 2 free   | 1 XOR to [ 4] for 1 PT sig
 5|         CZCLK|NOD| | S | 2      | 4 to [ 5]| 1 XOR free
 6|           CZ5|NOD| | A | 1      | 2 free   | 1 XOR to [ 6] for 1 PT sig
 7|           CZ4|NOD| | A | 1      | 2 free   | 1 XOR to [ 7] for 1 PT sig
 8|           CZ3|NOD| | A | 1      | 2 free   | 1 XOR to [ 8] for 1 PT sig
 9|           CZ1|NOD| | A | 1      | 2 free   | 1 XOR to [ 9] for 1 PT sig
10|          SHD1|NOD| | A | 1      | 2 free   | 1 XOR to [10] for 1 PT sig
11|          SHD8|NOD| | A | 1      | 2 free   | 1 XOR to [11] for 1 PT sig
12|         SHD13|NOD| | A | 1      | 2 free   | 1 XOR to [12] for 1 PT sig
13|          WAIT|NOD| | S | 1      | 4 free   | 1 XOR to [13] for 1 PT sig
14|              | ? | | S |    -   | 4 free   | 1 XOR free
15|              | ? | | S |    -   | 4 free   | 1 XOR free
---------------------------------------------------------------------------
===========================================================================
	< Block [A] >	Maximum PT Capacity
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+
 |      Sync/Async-------+   |     |
 |   Node Fixed(*)----+  |   |     |
 |        Sig Type-+  |  |   |     |
 |  Signal Name    |  |  |   |     |     Maximum PT Capacity
_|_________________|__|__|___|_____|_______________________________________
 0|           WD5|OUT| | S | 3      |=> can support up to [  5] logic PT(s)
 1|           WD4|OUT| | S | 3      |=> can support up to [  7] logic PT(s)
 2|           WD1|OUT| | S | 3      |=> can support up to [  9] logic PT(s)
 3|        AESC25| IO| | A | 1      |=> can support up to [  5] logic PT(s)
 4|        AESC24| IO| | A | 1      |=> can support up to [  7] logic PT(s)
 5|         CZCLK|NOD| | S | 2      |=> can support up to [ 11] logic PT(s)
 6|           CZ5|NOD| | A | 1      |=> can support up to [  7] logic PT(s)
 7|           CZ4|NOD| | A | 1      |=> can support up to [  9] logic PT(s)
 8|           CZ3|NOD| | A | 1      |=> can support up to [  9] logic PT(s)
 9|           CZ1|NOD| | A | 1      |=> can support up to [  9] logic PT(s)
10|          SHD1|NOD| | A | 1      |=> can support up to [  9] logic PT(s)
11|          SHD8|NOD| | A | 1      |=> can support up to [ 11] logic PT(s)
12|         SHD13|NOD| | A | 1      |=> can support up to [ 14] logic PT(s)
13|          WAIT|NOD| | S | 1      |=> can support up to [ 17] logic PT(s)
14|              | ? | | S |    -   |=> can support up to [ 14] logic PT(s)
15|              | ? | | S |    -   |=> can support up to [ 10] logic PT(s)
---------------------------------------------------------------------------
===========================================================================
	< Block [A] >	Node-Pin Assignments
===========================================================================
 + Macrocell Number
 | Node Fixed(*)------+
 |      Sig Type---+  |  to |  Block [A] IO Pin  |   Device Pin
 |  Signal Name    |  | pin |      Numbers       |     Numbers
_|_________________|__|_____|____________________|________________________
 0|           WD5|OUT| | => |(  5)   6    7    0 |(195) 196  197  190 
 1|           WD4|OUT| | => |   5 (  6)   7    0 | 195 (196) 197  190 
 2|           WD1|OUT| | => |   6 (  7)   0    1 | 196 (197) 190  191 
 3|        AESC25| IO| | => |   6    7 (  0)   1 | 196  197 (190) 191 
 4|        AESC24| IO| | => |   7    0 (  1)   2 | 197  190 (191) 192 
 5|         CZCLK|NOD| | => |   7    0    1    2 | 197  190  191  192 
 6|           CZ5|NOD| | => |   0    1    2    3 | 190  191  192  193 
 7|           CZ4|NOD| | => |   0    1    2    3 | 190  191  192  193 
 8|           CZ3|NOD| | => |   1    2    3    4 | 191  192  193  194 
 9|           CZ1|NOD| | => |   1    2    3    4 | 191  192  193  194 
10|          SHD1|NOD| | => |   2    3    4    5 | 192  193  194  195 
11|          SHD8|NOD| | => |   2    3    4    5 | 192  193  194  195 
12|         SHD13|NOD| | => |   3    4    5    6 | 193  194  195  196 
13|          WAIT|NOD| | => |   3    4    5    6 | 193  194  195  196 
14|              | ? | | => |   4    5    6    7 | 194  195  196  197 
15|              | ? | | => |   4    5    6    7 | 194  195  196  197 
---------------------------------------------------------------------------
===========================================================================
	< Block [A] >	IO-to-Node Pin Mapping
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Node Destinations Via Output Matrix
_|_________________|__|___|_____|___________________________________________
 0|        AESC25| IO| |190| => |   0    1    2  ( 3)   4    5    6    7 
 1|        AESC24| IO| |191| => |   2    3  ( 4)   5    6    7    8    9 
 2|              | ? | |192| => |   4    5    6    7    8    9   10   11 
 3|              | ? | |193| => |   6    7    8    9   10   11   12   13 
 4|              | ? | |194| => |   8    9   10   11   12   13   14   15 
 5|           WD5|OUT| |195| => |  10   11   12   13   14   15  ( 0)   1 
 6|           WD4|OUT| |196| => |  12   13   14   15    0  ( 1)   2    3 
 7|           WD1|OUT| |197| => |  14   15    0    1  ( 2)   3    4    5 
---------------------------------------------------------------------------
===========================================================================
	< Block [A] >	IO/Node and IO/Input Macrocell Pairing Table
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Input Macrocell and Node Pairs
_|_________________|__|___|_____|__________________________________________
 0|        AESC25| IO| |190| => | Input macrocell   [             -]
  |              |   | |   |    | IO paired w/ node [     RN_AESC25]
 1|        AESC24| IO| |191| => | Input macrocell   [             -]
  |              |   | |   |    | IO paired w/ node [     RN_AESC24]
 2|              | ? | |192| => | Input macrocell   [             -]
 3|              | ? | |193| => | Input macrocell   [             -]
 4|              | ? | |194| => | Input macrocell   [             -]
 5|           WD5|OUT| |195| => | Input macrocell   [             -]
 6|           WD4|OUT| |196| => | Input macrocell   [             -]
 7|           WD1|OUT| |197| => | Input macrocell   [             -]
---------------------------------------------------------------------------
===========================================================================
	< Block [A] >	Input Multiplexer (IMX) Assignments
===========================================================================
           +----- IO pin/Input Register, or Macrocell
IMX No.    |    +---- Block IO Pin or Macrocell Number
   |       |    |  MACHXL Node/    +-- Signal using the Pin or Macrocell
   |       |    |  Pin Number      |      +- Signal Fixed (*) to Pin/Mcell
   |       |    |   |  Sig Type    |      | +- Feedback Required
---|-------|----|---|---|----------|------|-|------------------------------
IMX  0	[IOpin  0 |190| IO         AESC25| | ] paired w/[     RN_AESC25]
	[RegIn  0 |258|                 -| | ]
	[MCell  0 |  2|OUT            WD5| | ]
	[MCell  1 |  3|OUT            WD4| | ]

IMX  1	[IOpin  1 |191| IO         AESC24| | ] paired w/[     RN_AESC24]
	[RegIn  1 |259|                 -| | ]
	[MCell  2 |  4|OUT            WD1| | ]
	[MCell  3 |  5|NOD      RN_AESC25| |*] paired w/[        AESC25]

IMX  2	[IOpin  2 |192|                 -| | ]
	[RegIn  2 |260|                 -| | ]
	[MCell  4 |  6|NOD      RN_AESC24| |*] paired w/[        AESC24]
	[MCell  5 |  7|NOD          CZCLK| |*]

IMX  3	[IOpin  3 |193|                 -| | ]
	[RegIn  3 |261|                 -| | ]
	[MCell  6 |  8|NOD            CZ5| |*]
	[MCell  7 |  9|NOD            CZ4| |*]

IMX  4	[IOpin  4 |194|                 -| | ]
	[RegIn  4 |262|                 -| | ]
	[MCell  8 | 10|NOD            CZ3| |*]
	[MCell  9 | 11|NOD            CZ1| |*]

IMX  5	[IOpin  5 |195|OUT            WD5| | ]
	[RegIn  5 |263|                 -| | ]
	[MCell 10 | 12|NOD           SHD1| |*]
	[MCell 11 | 13|NOD           SHD8| |*]

IMX  6	[IOpin  6 |196|OUT            WD4| | ]
	[RegIn  6 |264|                 -| | ]
	[MCell 12 | 14|NOD          SHD13| |*]
	[MCell 13 | 15|NOD           WAIT| |*]

IMX  7	[IOpin  7 |197|OUT            WD1| | ]
	[RegIn  7 |265|                 -| | ]
	[MCell 14 | 16|                 -| | ]
	[MCell 15 | 17|                 -| | ]
---------------------------------------------------------------------------
===========================================================================
	< Block [A] >	Logic Array Fan-in
===========================================================================

  +- Central Switch Matrix No.
  |          Signal       Source     MACHXL Node/Pin Numbers
--|--|-----------------------------|---------------------------------------
Mux00|          SHD13   Mcell A 12 |   14
Mux01|          WAIT3   Mcell L  2 |  180
Mux02|        INPSCLK   Mcell E  1 |   67
Mux03|       WRFERTIG   Mcell F  5 |   87
Mux04|          SHD12   Mcell B  7 |   25
Mux05|         AESCIN  IO Pin F  2 |   44
Mux06|            ...         ...  |
Mux07|            NGO   Mcell E  3 |   69
Mux08|           SHD4   Mcell F  7 |   89
Mux09|           SHD1   Mcell A 10 |   12
Mux10|            CBL  IO Pin F  4 |   46
Mux11|          CZCLK   Mcell A  5 |    7
Mux12|            ...         ...  |
Mux13|           SHD7   Mcell L  4 |  182
Mux14|            CZ0   Mcell B  3 |   21
Mux15|           SHD5   Mcell C 12 |   46
Mux16|            ...         ...  |
Mux17|       AESSYNCI  IO Pin E  7 |   39
Mux18|           SHD0   Mcell D  1 |   51
Mux19|            CZ5   Mcell A  6 |    8
Mux20|            CZ3   Mcell A  8 |   10
Mux21|            CZ2   Mcell B  2 |   20
Mux22|            CZ4   Mcell A  7 |    9
Mux23|            PGO   Mcell E  4 |   70
Mux24|            ...         ...  |
Mux25|            ...         ...  |
Mux26|            ...         ...  |
Mux27|            ...         ...  |
Mux28|           SHD9   Mcell C 13 |   47
Mux29|            ...         ...  |
Mux30|            CZ1   Mcell A  9 |   11
Mux31|            ...         ...  |
Mux32|            ...         ...  |
Mux33|            ...         ...  |
---------------------------------------------------------------------------
===========================================================================
	< Block [B] >	Macrocell (MCell) Cluster Assignments
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+  +--- Macrocell PT Cluster Size
 |      Sync/Async-------+   |     |  |    Cluster to Mcell Assignment
 |   Node Fixed(*)----+  |   |     |  |      |   +- XOR PT Size
 |        Sig Type-+  |  |   |     |  |      |   |  XOR to Mcell Assignment
 |  Signal Name    |  |  |   |     |  |      |   |          |
_|_________________|__|__|___|_____|__|______|___|__________|______________
 0|       AESCOUT|OUT| | S | 2      | 4 to [ 0]| 1 XOR free
 1|          ADLR| IO| | A | 1      | 2 free   | 1 XOR to [ 1] for 1 PT sig
 2|           CZ2|NOD| | A | 1      | 2 free   | 1 XOR to [ 2] for 1 PT sig
 3|           CZ0|NOD| | A | 1      | 2 free   | 1 XOR to [ 3] for 1 PT sig
 4|         TAKT7|NOD| | A | 1      | 2 free   | 1 XOR to [ 4] for 1 PT sig
 5|         TAKT6|NOD| | A | 1      | 2 free   | 1 XOR to [ 5] for 1 PT sig
 6|         TAKT5|NOD| | A | 1      | 2 free   | 1 XOR to [ 6] for 1 PT sig
 7|         SHD12|NOD| | A | 1      | 2 free   | 1 XOR to [ 7] for 1 PT sig
 8|          HOLD|NOD| | A | 1      | 2 free   | 1 XOR to [ 8] for 1 PT sig
 9|              | ? | | S |    -   | 4 free   | 1 XOR free
10|              | ? | | S |    -   | 4 free   | 1 XOR free
11|              | ? | | S |    -   | 4 free   | 1 XOR free
12|              | ? | | S |    -   | 4 free   | 1 XOR free
13|              | ? | | S |    -   | 4 free   | 1 XOR free
14|              | ? | | S |    -   | 4 free   | 1 XOR free
15|              | ? | | S |    -   | 4 free   | 1 XOR free
---------------------------------------------------------------------------
===========================================================================
	< Block [B] >	Maximum PT Capacity
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+
 |      Sync/Async-------+   |     |
 |   Node Fixed(*)----+  |   |     |
 |        Sig Type-+  |  |   |     |
 |  Signal Name    |  |  |   |     |     Maximum PT Capacity
_|_________________|__|__|___|_____|_______________________________________
 0|       AESCOUT|OUT| | S | 2      |=> can support up to [  9] logic PT(s)
 1|          ADLR| IO| | A | 1      |=> can support up to [  7] logic PT(s)
 2|           CZ2|NOD| | A | 1      |=> can support up to [  9] logic PT(s)
 3|           CZ0|NOD| | A | 1      |=> can support up to [  9] logic PT(s)
 4|         TAKT7|NOD| | A | 1      |=> can support up to [  9] logic PT(s)
 5|         TAKT6|NOD| | A | 1      |=> can support up to [  9] logic PT(s)
 6|         TAKT5|NOD| | A | 1      |=> can support up to [  9] logic PT(s)
 7|         SHD12|NOD| | A | 1      |=> can support up to [ 12] logic PT(s)
 8|          HOLD|NOD| | A | 1      |=> can support up to [ 15] logic PT(s)
 9|              | ? | | S |    -   |=> can support up to [ 17] logic PT(s)
10|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
11|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
12|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
13|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
14|              | ? | | S |    -   |=> can support up to [ 15] logic PT(s)
15|              | ? | | S |    -   |=> can support up to [ 10] logic PT(s)
---------------------------------------------------------------------------
===========================================================================
	< Block [B] >	Node-Pin Assignments
===========================================================================
 + Macrocell Number
 | Node Fixed(*)------+
 |      Sig Type---+  |  to |  Block [B] IO Pin  |   Device Pin
 |  Signal Name    |  | pin |      Numbers       |     Numbers
_|_________________|__|_____|____________________|________________________
 0|       AESCOUT|OUT| | => |(  5)   6    7    0 |(205) 206  207  200 
 1|          ADLR| IO| | => |   5 (  6)   7    0 | 205 (206) 207  200 
 2|           CZ2|NOD| | => |   6    7    0    1 | 206  207  200  201 
 3|           CZ0|NOD| | => |   6    7    0    1 | 206  207  200  201 
 4|         TAKT7|NOD| | => |   7    0    1    2 | 207  200  201  202 
 5|         TAKT6|NOD| | => |   7    0    1    2 | 207  200  201  202 
 6|         TAKT5|NOD| | => |   0    1    2    3 | 200  201  202  203 
 7|         SHD12|NOD| | => |   0    1    2    3 | 200  201  202  203 
 8|          HOLD|NOD| | => |   1    2    3    4 | 201  202  203  204 
 9|              | ? | | => |   1    2    3    4 | 201  202  203  204 
10|              | ? | | => |   2    3    4    5 | 202  203  204  205 
11|              | ? | | => |   2    3    4    5 | 202  203  204  205 
12|              | ? | | => |   3    4    5    6 | 203  204  205  206 
13|              | ? | | => |   3    4    5    6 | 203  204  205  206 
14|              | ? | | => |   4    5    6    7 | 204  205  206  207 
15|              | ? | | => |   4    5    6    7 | 204  205  206  207 
---------------------------------------------------------------------------
===========================================================================
	< Block [B] >	IO-to-Node Pin Mapping
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Node Destinations Via Output Matrix
_|_________________|__|___|_____|___________________________________________
 0|              | ? | |200| => |   0    1    2    3    4    5    6    7 
 1|              | ? | |201| => |   2    3    4    5    6    7    8    9 
 2|              | ? | |202| => |   4    5    6    7    8    9   10   11 
 3|              | ? | |203| => |   6    7    8    9   10   11   12   13 
 4|              | ? | |204| => |   8    9   10   11   12   13   14   15 
 5|       AESCOUT|OUT| |205| => |  10   11   12   13   14   15  ( 0)   1 
 6|          ADLR| IO| |206| => |  12   13   14   15    0  ( 1)   2    3 
 7|              | ? | |207| => |  14   15    0    1    2    3    4    5 
---------------------------------------------------------------------------
===========================================================================
	< Block [B] >	IO/Node and IO/Input Macrocell Pairing Table
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Input Macrocell and Node Pairs
_|_________________|__|___|_____|__________________________________________
 0|              | ? | |200| => | Input macrocell   [             -]
 1|              | ? | |201| => | Input macrocell   [             -]
 2|              | ? | |202| => | Input macrocell   [             -]
 3|              | ? | |203| => | Input macrocell   [             -]
 4|              | ? | |204| => | Input macrocell   [             -]
 5|       AESCOUT|OUT| |205| => | Input macrocell   [             -]
 6|          ADLR| IO| |206| => | Input macrocell   [             -]
  |              |   | |   |    | IO paired w/ node [       RN_ADLR]
 7|              | ? | |207| => | Input macrocell   [             -]
---------------------------------------------------------------------------
===========================================================================
	< Block [B] >	Input Multiplexer (IMX) Assignments
===========================================================================
           +----- IO pin/Input Register, or Macrocell
IMX No.    |    +---- Block IO Pin or Macrocell Number
   |       |    |  MACHXL Node/    +-- Signal using the Pin or Macrocell
   |       |    |  Pin Number      |      +- Signal Fixed (*) to Pin/Mcell
   |       |    |   |  Sig Type    |      | +- Feedback Required
---|-------|----|---|---|----------|------|-|------------------------------
IMX  0	[IOpin  0 |200|                 -| | ]
	[RegIn  0 |266|                 -| | ]
	[MCell  0 | 18|OUT        AESCOUT| | ]
	[MCell  1 | 19|NOD        RN_ADLR| |*] paired w/[          ADLR]

IMX  1	[IOpin  1 |201|                 -| | ]
	[RegIn  1 |267|                 -| | ]
	[MCell  2 | 20|NOD            CZ2| |*]
	[MCell  3 | 21|NOD            CZ0| |*]

IMX  2	[IOpin  2 |202|                 -| | ]
	[RegIn  2 |268|                 -| | ]
	[MCell  4 | 22|NOD          TAKT7| |*]
	[MCell  5 | 23|NOD          TAKT6| |*]

IMX  3	[IOpin  3 |203|                 -| | ]
	[RegIn  3 |269|                 -| | ]
	[MCell  6 | 24|NOD          TAKT5| |*]
	[MCell  7 | 25|NOD          SHD12| |*]

IMX  4	[IOpin  4 |204|                 -| | ]
	[RegIn  4 |270|                 -| | ]
	[MCell  8 | 26|NOD           HOLD| |*]
	[MCell  9 | 27|                 -| | ]

IMX  5	[IOpin  5 |205|OUT        AESCOUT| | ]
	[RegIn  5 |271|                 -| | ]
	[MCell 10 | 28|                 -| | ]
	[MCell 11 | 29|                 -| | ]

IMX  6	[IOpin  6 |206| IO           ADLR| | ] paired w/[       RN_ADLR]
	[RegIn  6 |272|                 -| | ]
	[MCell 12 | 30|                 -| | ]
	[MCell 13 | 31|                 -| | ]

IMX  7	[IOpin  7 |207|                 -| | ]
	[RegIn  7 |273|                 -| | ]
	[MCell 14 | 32|                 -| | ]
	[MCell 15 | 33|                 -| | ]
---------------------------------------------------------------------------
===========================================================================
	< Block [B] >	Logic Array Fan-in
===========================================================================

  +- Central Switch Matrix No.
  |          Signal       Source     MACHXL Node/Pin Numbers
--|--|-----------------------------|---------------------------------------
Mux00|          SWAES   Mcell H  7 |  121
Mux01|          TAKT7   Mcell B  4 |   22
Mux02|        INPSCLK   Mcell E  1 |   67
Mux03|        ADCLK16   Mcell E 15 |   81
Mux04|            CZ1   Mcell A  9 |   11
Mux05|         AESCIN  IO Pin F  2 |   44
Mux06|           HOLD   Mcell B  8 |   26
Mux07|      RN_SWPROT   Mcell C  7 |   41
Mux08|            ...         ...  |
Mux09|            CZ4   Mcell A  7 |    9
Mux10|            CBL  IO Pin F  4 |   46
Mux11|          CZCLK   Mcell A  5 |    7
Mux12|          SHD11   Mcell F  8 |   90
Mux13|          TAKT5   Mcell B  6 |   24
Mux14|            CZ0   Mcell B  3 |   21
Mux15|         EXTAKT   Mcell J  6 |  152
Mux16|            ...         ...  |
Mux17|            ...         ...  |
Mux18|        DA_ACKO   Input Pin  |   22
Mux19|            CZ5   Mcell A  6 |    8
Mux20|            CZ3   Mcell A  8 |   10
Mux21|            CZ2   Mcell B  2 |   20
Mux22|            ...         ...  |
Mux23|            ...         ...  |
Mux24|            ...         ...  |
Mux25|          TAKT6   Mcell B  5 |   23
Mux26|            ...         ...  |
Mux27|            ...         ...  |
Mux28|            ...         ...  |
Mux29|       SWDIGOUT   Mcell J  4 |  150
Mux30|            ...         ...  |
Mux31|            ...         ...  |
Mux32|            ...         ...  |
Mux33|     RN_ADCLK32   Mcell G  1 |   99
---------------------------------------------------------------------------
===========================================================================
	< Block [C] >	Macrocell (MCell) Cluster Assignments
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+  +--- Macrocell PT Cluster Size
 |      Sync/Async-------+   |     |  |    Cluster to Mcell Assignment
 |   Node Fixed(*)----+  |   |     |  |      |   +- XOR PT Size
 |        Sig Type-+  |  |   |     |  |      |   |  XOR to Mcell Assignment
 |  Signal Name    |  |  |   |     |  |      |   |          |
_|_________________|__|__|___|_____|__|______|___|__________|______________
 0|      DA_SDATD|OUT| | S | 7      | 4 to [ 0]| 1 XOR to [ 0] as logic PT
 1|      DA_SDATC|OUT| | S | 7      | 4 to [ 1]| 1 XOR to [ 1] as logic PT
 2|        VOLCLK|OUT| | S | 1      | 4 to [ 0]| 1 XOR to [ 2] for 1 PT sig
 3|      DA_SDATB|OUT| | S | 7      | 4 to [ 1]| 1 XOR free
 4|        DSPSC0|OUT| | S | 4      | 4 to [ 3]| 1 XOR free
 5|      DA_FSYNC|OUT| | S | 2      | 4 to [ 3]| 1 XOR free
 6|       SWONDSP|NOD| | S | 1      | 4 to [ 4]| 1 XOR to [ 6] for 1 PT sig
 7|        SWPROT| IO| | A | 1      | 2 to [ 5]| 1 XOR to [ 7] for 1 PT sig
 8|       SWDIGIN|OUT| | S | 1      | 4 free   | 1 XOR to [ 8] for 1 PT sig
 9|            Z0|NOD| | A | 1      | 2 free   | 1 XOR to [ 9] for 1 PT sig
10|      INPSDATA|NOD| | S | 3      | 4 to [10]| 1 XOR free
11|         TAKTH|NOD| | S | 1      | 4 free   | 1 XOR to [11] for 1 PT sig
12|          SHD5|NOD| | A | 1      | 2 free   | 1 XOR to [12] for 1 PT sig
13|          SHD9|NOD| | A | 1      | 2 free   | 1 XOR to [13] for 1 PT sig
14|         BWAIT|NOD| | A | 1      | 2 free   | 1 XOR to [14] for 1 PT sig
15|       SWRESFF|NOD| | A | 1      | 2 free   | 1 XOR to [15] for 1 PT sig
---------------------------------------------------------------------------
===========================================================================
	< Block [C] >	Maximum PT Capacity
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+
 |      Sync/Async-------+   |     |
 |   Node Fixed(*)----+  |   |     |
 |        Sig Type-+  |  |   |     |
 |  Signal Name    |  |  |   |     |     Maximum PT Capacity
_|_________________|__|__|___|_____|_______________________________________
 0|      DA_SDATD|OUT| | S | 7      |=> can support up to [  9] logic PT(s)
 1|      DA_SDATC|OUT| | S | 7      |=> can support up to [ 10] logic PT(s)
 2|        VOLCLK|OUT| | S | 1      |=> can support up to [  1] logic PT(s)
 3|      DA_SDATB|OUT| | S | 7      |=> can support up to [ 10] logic PT(s)
 4|        DSPSC0|OUT| | S | 4      |=> can support up to [  4] logic PT(s)
 5|      DA_FSYNC|OUT| | S | 2      |=> can support up to [  2] logic PT(s)
 6|       SWONDSP|NOD| | S | 1      |=> can support up to [  5] logic PT(s)
 7|        SWPROT| IO| | A | 1      |=> can support up to [  7] logic PT(s)
 8|       SWDIGIN|OUT| | S | 1      |=> can support up to [  7] logic PT(s)
 9|            Z0|NOD| | A | 1      |=> can support up to [ 11] logic PT(s)
10|      INPSDATA|NOD| | S | 3      |=> can support up to [ 13] logic PT(s)
11|         TAKTH|NOD| | S | 1      |=> can support up to [  9] logic PT(s)
12|          SHD5|NOD| | A | 1      |=> can support up to [ 11] logic PT(s)
13|          SHD9|NOD| | A | 1      |=> can support up to [  9] logic PT(s)
14|         BWAIT|NOD| | A | 1      |=> can support up to [  7] logic PT(s)
15|       SWRESFF|NOD| | A | 1      |=> can support up to [  5] logic PT(s)
---------------------------------------------------------------------------
===========================================================================
	< Block [C] >	Node-Pin Assignments
===========================================================================
 + Macrocell Number
 | Node Fixed(*)------+
 |      Sig Type---+  |  to |  Block [C] IO Pin  |   Device Pin
 |  Signal Name    |  | pin |      Numbers       |     Numbers
_|_________________|__|_____|____________________|________________________
 0|      DA_SDATD|OUT| | => |(  5)   6    7    0 |(  5)   4    3   10 
 1|      DA_SDATC|OUT| | => |   5 (  6)   7    0 |   5 (  4)   3   10 
 2|        VOLCLK|OUT| | => |   6 (  7)   0    1 |   4 (  3)  10    9 
 3|      DA_SDATB|OUT| | => |   6    7 (  0)   1 |   4    3 ( 10)   9 
 4|        DSPSC0|OUT| | => |   7    0 (  1)   2 |   3   10 (  9)   8 
 5|      DA_FSYNC|OUT| | => |   7    0    1 (  2)|   3   10    9 (  8)
 6|       SWONDSP|NOD| | => |   0    1    2    3 |  10    9    8    7 
 7|        SWPROT| IO| | => |   0    1    2 (  3)|  10    9    8 (  7)
 8|       SWDIGIN|OUT| | => |   1    2    3 (  4)|   9    8    7 (  6)
 9|            Z0|NOD| | => |   1    2    3    4 |   9    8    7    6 
10|      INPSDATA|NOD| | => |   2    3    4    5 |   8    7    6    5 
11|         TAKTH|NOD| | => |   2    3    4    5 |   8    7    6    5 
12|          SHD5|NOD| | => |   3    4    5    6 |   7    6    5    4 
13|          SHD9|NOD| | => |   3    4    5    6 |   7    6    5    4 
14|         BWAIT|NOD| | => |   4    5    6    7 |   6    5    4    3 
15|       SWRESFF|NOD| | => |   4    5    6    7 |   6    5    4    3 
---------------------------------------------------------------------------
===========================================================================
	< Block [C] >	IO-to-Node Pin Mapping
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Node Destinations Via Output Matrix
_|_________________|__|___|_____|___________________________________________
 0|      DA_SDATB|OUT| | 10| => |   0    1    2  ( 3)   4    5    6    7 
 1|        DSPSC0|OUT| |  9| => |   2    3  ( 4)   5    6    7    8    9 
 2|      DA_FSYNC|OUT| |  8| => |   4  ( 5)   6    7    8    9   10   11 
 3|        SWPROT| IO| |  7| => |   6  ( 7)   8    9   10   11   12   13 
 4|       SWDIGIN|OUT| |  6| => | ( 8)   9   10   11   12   13   14   15 
 5|      DA_SDATD|OUT| |  5| => |  10   11   12   13   14   15  ( 0)   1 
 6|      DA_SDATC|OUT| |  4| => |  12   13   14   15    0  ( 1)   2    3 
 7|        VOLCLK|OUT| |  3| => |  14   15    0    1  ( 2)   3    4    5 
---------------------------------------------------------------------------
===========================================================================
	< Block [C] >	IO/Node and IO/Input Macrocell Pairing Table
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Input Macrocell and Node Pairs
_|_________________|__|___|_____|__________________________________________
 0|      DA_SDATB|OUT| | 10| => | Input macrocell   [             -]
 1|        DSPSC0|OUT| |  9| => | Input macrocell   [             -]
 2|      DA_FSYNC|OUT| |  8| => | Input macrocell   [             -]
 3|        SWPROT| IO| |  7| => | Input macrocell   [             -]
  |              |   | |   |    | IO paired w/ node [     RN_SWPROT]
 4|       SWDIGIN|OUT| |  6| => | Input macrocell   [             -]
 5|      DA_SDATD|OUT| |  5| => | Input macrocell   [             -]
 6|      DA_SDATC|OUT| |  4| => | Input macrocell   [             -]
 7|        VOLCLK|OUT| |  3| => | Input macrocell   [             -]
---------------------------------------------------------------------------
===========================================================================
	< Block [C] >	Input Multiplexer (IMX) Assignments
===========================================================================
           +----- IO pin/Input Register, or Macrocell
IMX No.    |    +---- Block IO Pin or Macrocell Number
   |       |    |  MACHXL Node/    +-- Signal using the Pin or Macrocell
   |       |    |  Pin Number      |      +- Signal Fixed (*) to Pin/Mcell
   |       |    |   |  Sig Type    |      | +- Feedback Required
---|-------|----|---|---|----------|------|-|------------------------------
IMX  0	[IOpin  0 | 10|OUT       DA_SDATB| | ]
	[RegIn  0 |274|                 -| | ]
	[MCell  0 | 34|OUT       DA_SDATD| | ]
	[MCell  1 | 35|OUT       DA_SDATC| | ]

IMX  1	[IOpin  1 |  9|OUT         DSPSC0| | ]
	[RegIn  1 |275|                 -| | ]
	[MCell  2 | 36|OUT         VOLCLK| | ]
	[MCell  3 | 37|OUT       DA_SDATB| | ]

IMX  2	[IOpin  2 |  8|OUT       DA_FSYNC| | ]
	[RegIn  2 |276|                 -| | ]
	[MCell  4 | 38|OUT         DSPSC0| | ]
	[MCell  5 | 39|OUT       DA_FSYNC| | ]

IMX  3	[IOpin  3 |  7| IO         SWPROT| | ] paired w/[     RN_SWPROT]
	[RegIn  3 |277|                 -| | ]
	[MCell  6 | 40|NOD        SWONDSP| |*]
	[MCell  7 | 41|NOD      RN_SWPROT| |*] paired w/[        SWPROT]

IMX  4	[IOpin  4 |  6|OUT        SWDIGIN| | ]
	[RegIn  4 |278|                 -| | ]
	[MCell  8 | 42|OUT        SWDIGIN| | ]
	[MCell  9 | 43|NOD             Z0| |*]

IMX  5	[IOpin  5 |  5|OUT       DA_SDATD| | ]
	[RegIn  5 |279|                 -| | ]
	[MCell 10 | 44|NOD       INPSDATA| |*]
	[MCell 11 | 45|NOD          TAKTH| |*]

IMX  6	[IOpin  6 |  4|OUT       DA_SDATC| | ]
	[RegIn  6 |280|                 -| | ]
	[MCell 12 | 46|NOD           SHD5| |*]
	[MCell 13 | 47|NOD           SHD9| |*]

IMX  7	[IOpin  7 |  3|OUT         VOLCLK| | ]
	[RegIn  7 |281|                 -| | ]
	[MCell 14 | 48|NOD          BWAIT| |*]
	[MCell 15 | 49|NOD        SWRESFF| |*]
---------------------------------------------------------------------------
===========================================================================
	< Block [C] >	Logic Array Fan-in
===========================================================================

  +- Central Switch Matrix No.
  |          Signal       Source     MACHXL Node/Pin Numbers
--|--|-----------------------------|---------------------------------------
Mux00|        SWINDSP   Mcell H  9 |  123
Mux01|           SHD8   Mcell A 11 |   13
Mux02|        INPSCLK   Mcell E  1 |   67
Mux03|         ADATAI  IO Pin E  6 |   38
Mux04|       AESDATAI  IO Pin F  3 |   45
Mux05|             D0  IO Pin E  3 |   35
Mux06|            ...         ...  |
Mux07|          PUFRD  IO Pin L  5 |  119
Mux08|         DSPSTD  IO Pin E  4 |   36
Mux09|            ...         ...  |
Mux10|       SWDIGOUT   Mcell J  4 |  150
Mux11|           SH16   Mcell J  5 |  151
Mux12|             D1  IO Pin E  2 |   34
Mux13|             D3  IO Pin E  1 |   33
Mux14|         DAHLPC   Mcell M  1 |  195
Mux15|            ...         ...  |
Mux16|        MACHCSH  IO Pin G  7 |   54
Mux17|             Z5   Mcell O  4 |  230
Mux18|        SWONDSP   Mcell C  6 |   40
Mux19|            ...         ...  |
Mux20|            ...         ...  |
Mux21|            ...         ...  |
Mux22|            ...         ...  |
Mux23|          RESET   Input Pin  |   21
Mux24|         DAHLPB   Mcell I  0 |  130
Mux25|         DAHLPD   Mcell G  2 |  100
Mux26|        RN_ADLR   Mcell B  1 |   19
Mux27|          SWAES   Mcell H  7 |  121
Mux28|            ...         ...  |
Mux29|            ...         ...  |
Mux30|            ...         ...  |
Mux31|           SHD4   Mcell F  7 |   89
Mux32|            ...         ...  |
Mux33|            ...         ...  |
---------------------------------------------------------------------------
===========================================================================
	< Block [D] >	Macrocell (MCell) Cluster Assignments
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+  +--- Macrocell PT Cluster Size
 |      Sync/Async-------+   |     |  |    Cluster to Mcell Assignment
 |   Node Fixed(*)----+  |   |     |  |      |   +- XOR PT Size
 |        Sig Type-+  |  |   |     |  |      |   |  XOR to Mcell Assignment
 |  Signal Name    |  |  |   |     |  |      |   |          |
_|_________________|__|__|___|_____|__|______|___|__________|______________
 0|      DA_SDATA| IO| | S | 7      | 4 to [ 0]| 1 XOR to [ 0] as logic PT
 1|          SHD0|NOD| | A | 3      | 2 to [ 0]| 1 XOR free
 2|              | ? | | S |    -   | 4 to [ 1]| 1 XOR free
 3|              | ? | | S |    -   | 4 free   | 1 XOR free
 4|              | ? | | S |    -   | 4 free   | 1 XOR free
 5|              | ? | | S |    -   | 4 free   | 1 XOR free
 6|              | ? | | S |    -   | 4 free   | 1 XOR free
 7|              | ? | | S |    -   | 4 free   | 1 XOR free
 8|              | ? | | S |    -   | 4 free   | 1 XOR free
 9|              | ? | | S |    -   | 4 free   | 1 XOR free
10|              | ? | | S |    -   | 4 free   | 1 XOR free
11|              | ? | | S |    -   | 4 free   | 1 XOR free
12|              | ? | | S |    -   | 4 free   | 1 XOR free
13|              | ? | | S |    -   | 4 free   | 1 XOR free
14|              | ? | | S |    -   | 4 free   | 1 XOR free
15|              | ? | | S |    -   | 4 free   | 1 XOR free
---------------------------------------------------------------------------
===========================================================================
	< Block [D] >	Maximum PT Capacity
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+
 |      Sync/Async-------+   |     |
 |   Node Fixed(*)----+  |   |     |
 |        Sig Type-+  |  |   |     |
 |  Signal Name    |  |  |   |     |     Maximum PT Capacity
_|_________________|__|__|___|_____|_______________________________________
 0|      DA_SDATA| IO| | S | 7      |=> can support up to [  8] logic PT(s)
 1|          SHD0|NOD| | A | 3      |=> can support up to [ 10] logic PT(s)
 2|              | ? | | S |    -   |=> can support up to [ 11] logic PT(s)
 3|              | ? | | S |    -   |=> can support up to [ 15] logic PT(s)
 4|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
 5|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
 6|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
 7|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
 8|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
 9|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
10|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
11|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
12|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
13|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
14|              | ? | | S |    -   |=> can support up to [ 15] logic PT(s)
15|              | ? | | S |    -   |=> can support up to [ 10] logic PT(s)
---------------------------------------------------------------------------
===========================================================================
	< Block [D] >	Node-Pin Assignments
===========================================================================
 + Macrocell Number
 | Node Fixed(*)------+
 |      Sig Type---+  |  to |  Block [D] IO Pin  |   Device Pin
 |  Signal Name    |  | pin |      Numbers       |     Numbers
_|_________________|__|_____|____________________|________________________
 0|      DA_SDATA| IO| | => |(  5)   6    7    0 |( 15)  14   13   20 
 1|          SHD0|NOD| | => |   5    6    7    0 |  15   14   13   20 
 2|              | ? | | => |   6    7    0    1 |  14   13   20   19 
 3|              | ? | | => |   6    7    0    1 |  14   13   20   19 
 4|              | ? | | => |   7    0    1    2 |  13   20   19   18 
 5|              | ? | | => |   7    0    1    2 |  13   20   19   18 
 6|              | ? | | => |   0    1    2    3 |  20   19   18   17 
 7|              | ? | | => |   0    1    2    3 |  20   19   18   17 
 8|              | ? | | => |   1    2    3    4 |  19   18   17   16 
 9|              | ? | | => |   1    2    3    4 |  19   18   17   16 
10|              | ? | | => |   2    3    4    5 |  18   17   16   15 
11|              | ? | | => |   2    3    4    5 |  18   17   16   15 
12|              | ? | | => |   3    4    5    6 |  17   16   15   14 
13|              | ? | | => |   3    4    5    6 |  17   16   15   14 
14|              | ? | | => |   4    5    6    7 |  16   15   14   13 
15|              | ? | | => |   4    5    6    7 |  16   15   14   13 
---------------------------------------------------------------------------
===========================================================================
	< Block [D] >	IO-to-Node Pin Mapping
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Node Destinations Via Output Matrix
_|_________________|__|___|_____|___________________________________________
 0|          RDA5|INP| | 20| => |   0    1    2    3    4    5    6    7 
 1|          RDB0|INP| | 19| => |   2    3    4    5    6    7    8    9 
 2|          RDB3|INP| | 18| => |   4    5    6    7    8    9   10   11 
 3|          RDC2|INP| | 17| => |   6    7    8    9   10   11   12   13 
 4|          RDC5|INP| | 16| => |   8    9   10   11   12   13   14   15 
 5|      DA_SDATA| IO| | 15| => |  10   11   12   13   14   15  ( 0)   1 
 6|          RDD5|INP| | 14| => |  12   13   14   15    0    1    2    3 
 7|          RDD7|INP| | 13| => |  14   15    0    1    2    3    4    5 
---------------------------------------------------------------------------
===========================================================================
	< Block [D] >	IO/Node and IO/Input Macrocell Pairing Table
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Input Macrocell and Node Pairs
_|_________________|__|___|_____|__________________________________________
 0|          RDA5|INP| | 20| => | Input macrocell   [          RPA5]
 1|          RDB0|INP| | 19| => | Input macrocell   [          RPB0]
 2|          RDB3|INP| | 18| => | Input macrocell   [          RPB3]
 3|          RDC2|INP| | 17| => | Input macrocell   [          RPC2]
 4|          RDC5|INP| | 16| => | Input macrocell   [          RPC5]
 5|      DA_SDATA| IO| | 15| => | Input macrocell   [             -]
 6|          RDD5|INP| | 14| => | Input macrocell   [          RPD5]
 7|          RDD7|INP| | 13| => | Input macrocell   [          RPD7]
---------------------------------------------------------------------------
===========================================================================
	< Block [D] >	Input Multiplexer (IMX) Assignments
===========================================================================
           +----- IO pin/Input Register, or Macrocell
IMX No.    |    +---- Block IO Pin or Macrocell Number
   |       |    |  MACHXL Node/    +-- Signal using the Pin or Macrocell
   |       |    |  Pin Number      |      +- Signal Fixed (*) to Pin/Mcell
   |       |    |   |  Sig Type    |      | +- Feedback Required
---|-------|----|---|---|----------|------|-|------------------------------
IMX  0	[IOpin  0 | 20|INP           RDA5| | ]
	[RegIn  0 |282|Rin           RPA5| |*] paired w/[          RDA5]
	[MCell  0 | 50| IO       DA_SDATA| | ]
	[MCell  1 | 51|NOD           SHD0| |*]

IMX  1	[IOpin  1 | 19|INP           RDB0| | ]
	[RegIn  1 |283|Rin           RPB0| |*] paired w/[          RDB0]
	[MCell  2 | 52|                 -| | ]
	[MCell  3 | 53|                 -| | ]

IMX  2	[IOpin  2 | 18|INP           RDB3| | ]
	[RegIn  2 |284|Rin           RPB3| |*] paired w/[          RDB3]
	[MCell  4 | 54|                 -| | ]
	[MCell  5 | 55|                 -| | ]

IMX  3	[IOpin  3 | 17|INP           RDC2| | ]
	[RegIn  3 |285|Rin           RPC2| |*] paired w/[          RDC2]
	[MCell  6 | 56|                 -| | ]
	[MCell  7 | 57|                 -| | ]

IMX  4	[IOpin  4 | 16|INP           RDC5| | ]
	[RegIn  4 |286|Rin           RPC5| |*] paired w/[          RDC5]
	[MCell  8 | 58|                 -| | ]
	[MCell  9 | 59|                 -| | ]

IMX  5	[IOpin  5 | 15| IO       DA_SDATA| |*]
	[RegIn  5 |287|                 -| | ]
	[MCell 10 | 60|                 -| | ]
	[MCell 11 | 61|                 -| | ]

IMX  6	[IOpin  6 | 14|INP           RDD5| | ]
	[RegIn  6 |288|Rin           RPD5| |*] paired w/[          RDD5]
	[MCell 12 | 62|                 -| | ]
	[MCell 13 | 63|                 -| | ]

IMX  7	[IOpin  7 | 13|INP           RDD7| | ]
	[RegIn  7 |289|Rin           RPD7| |*] paired w/[          RDD7]
	[MCell 14 | 64|                 -| | ]
	[MCell 15 | 65|                 -| | ]
---------------------------------------------------------------------------
===========================================================================
	< Block [D] >	Logic Array Fan-in
===========================================================================

  +- Central Switch Matrix No.
  |          Signal       Source     MACHXL Node/Pin Numbers
--|--|-----------------------------|---------------------------------------
Mux00|        SWINDSP   Mcell H  9 |  123
Mux01|           SH16   Mcell J  5 |  151
Mux02|       AESDATAI  IO Pin F  3 |   45
Mux03|         ADATAI  IO Pin E  6 |   38
Mux04|        RN_ADLR   Mcell B  1 |   19
Mux05|            ...         ...  |
Mux06|            ...         ...  |
Mux07|       INPSDATA   Mcell C 10 |   44
Mux08|         DSPSTD  IO Pin E  4 |   36
Mux09|            ...         ...  |
Mux10|       SWDIGOUT   Mcell J  4 |  150
Mux11|            ...         ...  |
Mux12|         DAHLPA   Mcell N  0 |  210
Mux13|        SWONDSP   Mcell C  6 |   40
Mux14|        INPSCLK   Mcell E  1 |   67
Mux15|            ...         ...  |
Mux16|            ...         ...  |
Mux17|            ...         ...  |
Mux18|            ...         ...  |
Mux19|            ...         ...  |
Mux20|            ...         ...  |
Mux21|            ...         ...  |
Mux22|            ...         ...  |
Mux23|            ...         ...  |
Mux24|            ...         ...  |
Mux25|            ...         ...  |
Mux26|            ...         ...  |
Mux27|          SWAES   Mcell H  7 |  121
Mux28|            ...         ...  |
Mux29|            ...         ...  |
Mux30|            ...         ...  |
Mux31|            ...         ...  |
Mux32|            ...         ...  |
Mux33|            ...         ...  |
---------------------------------------------------------------------------
===========================================================================
	< Block [E] >	Macrocell (MCell) Cluster Assignments
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+  +--- Macrocell PT Cluster Size
 |      Sync/Async-------+   |     |  |    Cluster to Mcell Assignment
 |   Node Fixed(*)----+  |   |     |  |      |   +- XOR PT Size
 |        Sig Type-+  |  |   |     |  |      |   |  XOR to Mcell Assignment
 |  Signal Name    |  |  |   |     |  |      |   |          |
_|_________________|__|__|___|_____|__|______|___|__________|______________
 0|          SH15| IO| | A | 1      | 2 free   | 1 XOR to [ 0] for 1 PT sig
 1|       INPSCLK|NOD| | S | 2      | 4 to [ 1]| 1 XOR free
 2|         SHCLK|NOD| | S | 2      | 4 to [ 2]| 1 XOR free
 3|           NGO|NOD| | A | 1      | 2 free   | 1 XOR to [ 3] for 1 PT sig
 4|           PGO|NOD| | A | 1      | 2 free   | 1 XOR to [ 4] for 1 PT sig
 5|        MCLK12|NOD| | A | 1      | 2 free   | 1 XOR to [ 5] for 1 PT sig
 6|        BWAIT3|NOD| | S | 1      | 4 free   | 1 XOR to [ 6] for 1 PT sig
 7|        BWAIT2|NOD| | S | 1      | 4 free   | 1 XOR to [ 7] for 1 PT sig
 8|          SH14|NOD| | A | 1      | 2 free   | 1 XOR to [ 8] for 1 PT sig
 9|          SH13|NOD| | A | 1      | 2 free   | 1 XOR to [ 9] for 1 PT sig
10|           SH7|NOD| | A | 1      | 2 free   | 1 XOR to [10] for 1 PT sig
11|           SH6|NOD| | A | 1      | 2 free   | 1 XOR to [11] for 1 PT sig
12|           SH2|NOD| | A | 1      | 2 free   | 1 XOR to [12] for 1 PT sig
13|           SH1|NOD| | A | 1      | 2 free   | 1 XOR to [13] for 1 PT sig
14|         SHD14|NOD| | A | 1      | 2 free   | 1 XOR to [14] for 1 PT sig
15|       ADCLK16|NOD| | A | 1      | 2 free   | 1 XOR to [15] for 1 PT sig
---------------------------------------------------------------------------
===========================================================================
	< Block [E] >	Maximum PT Capacity
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+
 |      Sync/Async-------+   |     |
 |   Node Fixed(*)----+  |   |     |
 |        Sig Type-+  |  |   |     |
 |  Signal Name    |  |  |   |     |     Maximum PT Capacity
_|_________________|__|__|___|_____|_______________________________________
 0|          SH15| IO| | A | 1      |=> can support up to [  3] logic PT(s)
 1|       INPSCLK|NOD| | S | 2      |=> can support up to [  9] logic PT(s)
 2|         SHCLK|NOD| | S | 2      |=> can support up to [  9] logic PT(s)
 3|           NGO|NOD| | A | 1      |=> can support up to [  7] logic PT(s)
 4|           PGO|NOD| | A | 1      |=> can support up to [ 11] logic PT(s)
 5|        MCLK12|NOD| | A | 1      |=> can support up to [ 13] logic PT(s)
 6|        BWAIT3|NOD| | S | 1      |=> can support up to [ 13] logic PT(s)
 7|        BWAIT2|NOD| | S | 1      |=> can support up to [ 13] logic PT(s)
 8|          SH14|NOD| | A | 1      |=> can support up to [ 11] logic PT(s)
 9|          SH13|NOD| | A | 1      |=> can support up to [  9] logic PT(s)
10|           SH7|NOD| | A | 1      |=> can support up to [  9] logic PT(s)
11|           SH6|NOD| | A | 1      |=> can support up to [  9] logic PT(s)
12|           SH2|NOD| | A | 1      |=> can support up to [  9] logic PT(s)
13|           SH1|NOD| | A | 1      |=> can support up to [  9] logic PT(s)
14|         SHD14|NOD| | A | 1      |=> can support up to [  7] logic PT(s)
15|       ADCLK16|NOD| | A | 1      |=> can support up to [  5] logic PT(s)
---------------------------------------------------------------------------
===========================================================================
	< Block [E] >	Node-Pin Assignments
===========================================================================
 + Macrocell Number
 | Node Fixed(*)------+
 |      Sig Type---+  |  to |  Block [E] IO Pin  |   Device Pin
 |  Signal Name    |  | pin |      Numbers       |     Numbers
_|_________________|__|_____|____________________|________________________
 0|          SH15| IO| | => |(  5)   6    7    0 |( 37)  38   39   32 
 1|       INPSCLK|NOD| | => |   5    6    7    0 |  37   38   39   32 
 2|         SHCLK|NOD| | => |   6    7    0    1 |  38   39   32   33 
 3|           NGO|NOD| | => |   6    7    0    1 |  38   39   32   33 
 4|           PGO|NOD| | => |   7    0    1    2 |  39   32   33   34 
 5|        MCLK12|NOD| | => |   7    0    1    2 |  39   32   33   34 
 6|        BWAIT3|NOD| | => |   0    1    2    3 |  32   33   34   35 
 7|        BWAIT2|NOD| | => |   0    1    2    3 |  32   33   34   35 
 8|          SH14|NOD| | => |   1    2    3    4 |  33   34   35   36 
 9|          SH13|NOD| | => |   1    2    3    4 |  33   34   35   36 
10|           SH7|NOD| | => |   2    3    4    5 |  34   35   36   37 
11|           SH6|NOD| | => |   2    3    4    5 |  34   35   36   37 
12|           SH2|NOD| | => |   3    4    5    6 |  35   36   37   38 
13|           SH1|NOD| | => |   3    4    5    6 |  35   36   37   38 
14|         SHD14|NOD| | => |   4    5    6    7 |  36   37   38   39 
15|       ADCLK16|NOD| | => |   4    5    6    7 |  36   37   38   39 
---------------------------------------------------------------------------
===========================================================================
	< Block [E] >	IO-to-Node Pin Mapping
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Node Destinations Via Output Matrix
_|_________________|__|___|_____|___________________________________________
 0|            D4|INP| | 32| => |   0    1    2    3    4    5    6    7 
 1|            D3|INP| | 33| => |   2    3    4    5    6    7    8    9 
 2|            D1|INP| | 34| => |   4    5    6    7    8    9   10   11 
 3|            D0|INP| | 35| => |   6    7    8    9   10   11   12   13 
 4|        DSPSTD|INP| | 36| => |   8    9   10   11   12   13   14   15 
 5|          SH15| IO| | 37| => |  10   11   12   13   14   15  ( 0)   1 
 6|        ADATAI|INP| | 38| => |  12   13   14   15    0    1    2    3 
 7|      AESSYNCI|INP| | 39| => |  14   15    0    1    2    3    4    5 
---------------------------------------------------------------------------
===========================================================================
	< Block [E] >	IO/Node and IO/Input Macrocell Pairing Table
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Input Macrocell and Node Pairs
_|_________________|__|___|_____|__________________________________________
 0|            D4|INP| | 32| => | Input macrocell   [             -]
 1|            D3|INP| | 33| => | Input macrocell   [             -]
 2|            D1|INP| | 34| => | Input macrocell   [             -]
 3|            D0|INP| | 35| => | Input macrocell   [             -]
 4|        DSPSTD|INP| | 36| => | Input macrocell   [             -]
 5|          SH15| IO| | 37| => | Input macrocell   [             -]
  |              |   | |   |    | IO paired w/ node [       RN_SH15]
 6|        ADATAI|INP| | 38| => | Input macrocell   [             -]
 7|      AESSYNCI|INP| | 39| => | Input macrocell   [             -]
---------------------------------------------------------------------------
===========================================================================
	< Block [E] >	Input Multiplexer (IMX) Assignments
===========================================================================
           +----- IO pin/Input Register, or Macrocell
IMX No.    |    +---- Block IO Pin or Macrocell Number
   |       |    |  MACHXL Node/    +-- Signal using the Pin or Macrocell
   |       |    |  Pin Number      |      +- Signal Fixed (*) to Pin/Mcell
   |       |    |   |  Sig Type    |      | +- Feedback Required
---|-------|----|---|---|----------|------|-|------------------------------
IMX  0	[IOpin  0 | 32|INP             D4| |*]
	[RegIn  0 |290|                 -| | ]
	[MCell  0 | 66|NOD        RN_SH15| |*] paired w/[          SH15]
	[MCell  1 | 67|NOD        INPSCLK| |*]

IMX  1	[IOpin  1 | 33|INP             D3| |*]
	[RegIn  1 |291|                 -| | ]
	[MCell  2 | 68|NOD          SHCLK| |*]
	[MCell  3 | 69|NOD            NGO| |*]

IMX  2	[IOpin  2 | 34|INP             D1| |*]
	[RegIn  2 |292|                 -| | ]
	[MCell  4 | 70|NOD            PGO| |*]
	[MCell  5 | 71|NOD         MCLK12| |*]

IMX  3	[IOpin  3 | 35|INP             D0| |*]
	[RegIn  3 |293|                 -| | ]
	[MCell  6 | 72|NOD         BWAIT3| |*]
	[MCell  7 | 73|NOD         BWAIT2| |*]

IMX  4	[IOpin  4 | 36|INP         DSPSTD| |*]
	[RegIn  4 |294|                 -| | ]
	[MCell  8 | 74|NOD           SH14| |*]
	[MCell  9 | 75|NOD           SH13| |*]

IMX  5	[IOpin  5 | 37| IO           SH15| | ] paired w/[       RN_SH15]
	[RegIn  5 |295|                 -| | ]
	[MCell 10 | 76|NOD            SH7| |*]
	[MCell 11 | 77|NOD            SH6| |*]

IMX  6	[IOpin  6 | 38|INP         ADATAI| |*]
	[RegIn  6 |296|                 -| | ]
	[MCell 12 | 78|NOD            SH2| |*]
	[MCell 13 | 79|NOD            SH1| |*]

IMX  7	[IOpin  7 | 39|INP       AESSYNCI| |*]
	[RegIn  7 |297|                 -| | ]
	[MCell 14 | 80|NOD          SHD14| |*]
	[MCell 15 | 81|NOD        ADCLK16| |*]
---------------------------------------------------------------------------
===========================================================================
	< Block [E] >	Logic Array Fan-in
===========================================================================

  +- Central Switch Matrix No.
  |          Signal       Source     MACHXL Node/Pin Numbers
--|--|-----------------------------|---------------------------------------
Mux00|          SHD13   Mcell A 12 |   14
Mux01|            SH0   Mcell J  9 |  155
Mux02|        INPSCLK   Mcell E  1 |   67
Mux03|          BWAIT   Mcell C 14 |   48
Mux04|            SH5   Mcell G  3 |  101
Mux05|           SH14   Mcell E  8 |   74
Mux06|        AESCLKI  IO Pin G  1 |   60
Mux07|         MCLK24  IO Pin G  4 |   57
Mux08|            SH6   Mcell E 11 |   77
Mux09|            SH1   Mcell E 13 |   79
Mux10|            ...         ...  |
Mux11|           SH16   Mcell J  5 |  151
Mux12|            ...         ...  |
Mux13|     RN_ADCLK32   Mcell G  1 |   99
Mux14|           SH12   Mcell J 10 |  156
Mux15|         BWAIT2   Mcell E  7 |   73
Mux16|            ...         ...  |
Mux17|            ...         ...  |
Mux18|        DA_ACKO   Input Pin  |   22
Mux19|            ...         ...  |
Mux20|            ...         ...  |
Mux21|            ...         ...  |
Mux22|           SH13   Mcell E  9 |   75
Mux23|          SHCLK   Mcell E  2 |   68
Mux24|            ...         ...  |
Mux25|            ...         ...  |
Mux26|         XGORES   Mcell F  9 |   91
Mux27|          SWAES   Mcell H  7 |  121
Mux28|            ...         ...  |
Mux29|            ...         ...  |
Mux30|            ...         ...  |
Mux31|            ...         ...  |
Mux32|          PUFRD  IO Pin L  5 |  119
Mux33|            ...         ...  |
---------------------------------------------------------------------------
===========================================================================
	< Block [F] >	Macrocell (MCell) Cluster Assignments
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+  +--- Macrocell PT Cluster Size
 |      Sync/Async-------+   |     |  |    Cluster to Mcell Assignment
 |   Node Fixed(*)----+  |   |     |  |      |   +- XOR PT Size
 |        Sig Type-+  |  |   |     |  |      |   |  XOR to Mcell Assignment
 |  Signal Name    |  |  |   |     |  |      |   |          |
_|_________________|__|__|___|_____|__|______|___|__________|______________
 0|         PUFWR| IO| | S | 4      | 4 to [ 0]| 1 XOR free
 1|           WD7|OUT| | S | 3      | 4 to [ 1]| 1 XOR free
 2|           WD6|OUT| | S | 3      | 4 to [ 2]| 1 XOR free
 3|           WD3|OUT| | S | 3      | 4 to [ 3]| 1 XOR free
 4|           WD2|OUT| | S | 3      | 4 to [ 4]| 1 XOR free
 5|      WRFERTIG|NOD| | S | 2      | 4 to [ 5]| 1 XOR free
 6|         WAIT2|NOD| | S | 1      | 4 free   | 1 XOR to [ 6] for 1 PT sig
 7|          SHD4|NOD| | A | 1      | 2 free   | 1 XOR to [ 7] for 1 PT sig
 8|         SHD11|NOD| | A | 1      | 2 free   | 1 XOR to [ 8] for 1 PT sig
 9|        XGORES|NOD| | S | 3      | 4 to [ 9]| 1 XOR free
10|         WAIT5|NOD| | S | 1      | 4 free   | 1 XOR to [10] for 1 PT sig
11|          SHD3|NOD| | A | 1      | 2 free   | 1 XOR to [11] for 1 PT sig
12|         SHD10|NOD| | A | 1      | 2 free   | 1 XOR to [12] for 1 PT sig
13|         SHD15|NOD| | A | 1      | 2 free   | 1 XOR to [13] for 1 PT sig
14|       MCLK128|NOD| | A | 1      | 2 free   | 1 XOR to [14] for 1 PT sig
15|              | ? | | S |    -   | 4 free   | 1 XOR free
---------------------------------------------------------------------------
===========================================================================
	< Block [F] >	Maximum PT Capacity
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+
 |      Sync/Async-------+   |     |
 |   Node Fixed(*)----+  |   |     |
 |        Sig Type-+  |  |   |     |
 |  Signal Name    |  |  |   |     |     Maximum PT Capacity
_|_________________|__|__|___|_____|_______________________________________
 0|         PUFWR| IO| | S | 4      |=> can support up to [  5] logic PT(s)
 1|           WD7|OUT| | S | 3      |=> can support up to [  5] logic PT(s)
 2|           WD6|OUT| | S | 3      |=> can support up to [  5] logic PT(s)
 3|           WD3|OUT| | S | 3      |=> can support up to [  5] logic PT(s)
 4|           WD2|OUT| | S | 3      |=> can support up to [  9] logic PT(s)
 5|      WRFERTIG|NOD| | S | 2      |=> can support up to [ 11] logic PT(s)
 6|         WAIT2|NOD| | S | 1      |=> can support up to [  9] logic PT(s)
 7|          SHD4|NOD| | A | 1      |=> can support up to [  9] logic PT(s)
 8|         SHD11|NOD| | A | 1      |=> can support up to [  9] logic PT(s)
 9|        XGORES|NOD| | S | 3      |=> can support up to [ 13] logic PT(s)
10|         WAIT5|NOD| | S | 1      |=> can support up to [  9] logic PT(s)
11|          SHD3|NOD| | A | 1      |=> can support up to [ 11] logic PT(s)
12|         SHD10|NOD| | A | 1      |=> can support up to [  9] logic PT(s)
13|         SHD15|NOD| | A | 1      |=> can support up to [ 12] logic PT(s)
14|       MCLK128|NOD| | A | 1      |=> can support up to [ 10] logic PT(s)
15|              | ? | | S |    -   |=> can support up to [  7] logic PT(s)
---------------------------------------------------------------------------
===========================================================================
	< Block [F] >	Node-Pin Assignments
===========================================================================
 + Macrocell Number
 | Node Fixed(*)------+
 |      Sig Type---+  |  to |  Block [F] IO Pin  |   Device Pin
 |  Signal Name    |  | pin |      Numbers       |     Numbers
_|_________________|__|_____|____________________|________________________
 0|         PUFWR| IO| | => |(  5)   6    7    0 |( 47)  48   49   42 
 1|           WD7|OUT| | => |   5 (  6)   7    0 |  47 ( 48)  49   42 
 2|           WD6|OUT| | => |   6 (  7)   0    1 |  48 ( 49)  42   43 
 3|           WD3|OUT| | => |   6    7 (  0)   1 |  48   49 ( 42)  43 
 4|           WD2|OUT| | => |   7    0 (  1)   2 |  49   42 ( 43)  44 
 5|      WRFERTIG|NOD| | => |   7    0    1    2 |  49   42   43   44 
 6|         WAIT2|NOD| | => |   0    1    2    3 |  42   43   44   45 
 7|          SHD4|NOD| | => |   0    1    2    3 |  42   43   44   45 
 8|         SHD11|NOD| | => |   1    2    3    4 |  43   44   45   46 
 9|        XGORES|NOD| | => |   1    2    3    4 |  43   44   45   46 
10|         WAIT5|NOD| | => |   2    3    4    5 |  44   45   46   47 
11|          SHD3|NOD| | => |   2    3    4    5 |  44   45   46   47 
12|         SHD10|NOD| | => |   3    4    5    6 |  45   46   47   48 
13|         SHD15|NOD| | => |   3    4    5    6 |  45   46   47   48 
14|       MCLK128|NOD| | => |   4    5    6    7 |  46   47   48   49 
15|              | ? | | => |   4    5    6    7 |  46   47   48   49 
---------------------------------------------------------------------------
===========================================================================
	< Block [F] >	IO-to-Node Pin Mapping
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Node Destinations Via Output Matrix
_|_________________|__|___|_____|___________________________________________
 0|           WD3|OUT| | 42| => |   0    1    2  ( 3)   4    5    6    7 
 1|           WD2|OUT| | 43| => |   2    3  ( 4)   5    6    7    8    9 
 2|        AESCIN|INP| | 44| => |   4    5    6    7    8    9   10   11 
 3|      AESDATAI|INP| | 45| => |   6    7    8    9   10   11   12   13 
 4|           CBL|INP| | 46| => |   8    9   10   11   12   13   14   15 
 5|         PUFWR| IO| | 47| => |  10   11   12   13   14   15  ( 0)   1 
 6|           WD7|OUT| | 48| => |  12   13   14   15    0  ( 1)   2    3 
 7|           WD6|OUT| | 49| => |  14   15    0    1  ( 2)   3    4    5 
---------------------------------------------------------------------------
===========================================================================
	< Block [F] >	IO/Node and IO/Input Macrocell Pairing Table
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Input Macrocell and Node Pairs
_|_________________|__|___|_____|__________________________________________
 0|           WD3|OUT| | 42| => | Input macrocell   [             -]
 1|           WD2|OUT| | 43| => | Input macrocell   [             -]
 2|        AESCIN|INP| | 44| => | Input macrocell   [             -]
 3|      AESDATAI|INP| | 45| => | Input macrocell   [             -]
 4|           CBL|INP| | 46| => | Input macrocell   [             -]
 5|         PUFWR| IO| | 47| => | Input macrocell   [             -]
 6|           WD7|OUT| | 48| => | Input macrocell   [             -]
 7|           WD6|OUT| | 49| => | Input macrocell   [             -]
---------------------------------------------------------------------------
===========================================================================
	< Block [F] >	Input Multiplexer (IMX) Assignments
===========================================================================
           +----- IO pin/Input Register, or Macrocell
IMX No.    |    +---- Block IO Pin or Macrocell Number
   |       |    |  MACHXL Node/    +-- Signal using the Pin or Macrocell
   |       |    |  Pin Number      |      +- Signal Fixed (*) to Pin/Mcell
   |       |    |   |  Sig Type    |      | +- Feedback Required
---|-------|----|---|---|----------|------|-|------------------------------
IMX  0	[IOpin  0 | 42|OUT            WD3| | ]
	[RegIn  0 |298|                 -| | ]
	[MCell  0 | 82| IO          PUFWR| | ]
	[MCell  1 | 83|OUT            WD7| | ]

IMX  1	[IOpin  1 | 43|OUT            WD2| | ]
	[RegIn  1 |299|                 -| | ]
	[MCell  2 | 84|OUT            WD6| | ]
	[MCell  3 | 85|OUT            WD3| | ]

IMX  2	[IOpin  2 | 44|INP         AESCIN| |*]
	[RegIn  2 |300|                 -| | ]
	[MCell  4 | 86|OUT            WD2| | ]
	[MCell  5 | 87|NOD       WRFERTIG| |*]

IMX  3	[IOpin  3 | 45|INP       AESDATAI| |*]
	[RegIn  3 |301|                 -| | ]
	[MCell  6 | 88|NOD          WAIT2| |*]
	[MCell  7 | 89|NOD           SHD4| |*]

IMX  4	[IOpin  4 | 46|INP            CBL| |*]
	[RegIn  4 |302|                 -| | ]
	[MCell  8 | 90|NOD          SHD11| |*]
	[MCell  9 | 91|NOD         XGORES| |*]

IMX  5	[IOpin  5 | 47| IO          PUFWR| |*]
	[RegIn  5 |303|                 -| | ]
	[MCell 10 | 92|NOD          WAIT5| |*]
	[MCell 11 | 93|NOD           SHD3| |*]

IMX  6	[IOpin  6 | 48|OUT            WD7| | ]
	[RegIn  6 |304|                 -| | ]
	[MCell 12 | 94|NOD          SHD10| |*]
	[MCell 13 | 95|NOD          SHD15| |*]

IMX  7	[IOpin  7 | 49|OUT            WD6| | ]
	[RegIn  7 |305|                 -| | ]
	[MCell 14 | 96|NOD        MCLK128| |*]
	[MCell 15 | 97|                 -| | ]
---------------------------------------------------------------------------
===========================================================================
	< Block [F] >	Logic Array Fan-in
===========================================================================

  +- Central Switch Matrix No.
  |          Signal       Source     MACHXL Node/Pin Numbers
--|--|-----------------------------|---------------------------------------
Mux00|       AESMCLKI   Input Pin  |   31
Mux01|       WRFERTIG   Mcell F  5 |   87
Mux02|        INPSCLK   Mcell E  1 |   67
Mux03|            PGO   Mcell E  4 |   70
Mux04|          RESET   Input Pin  |   21
Mux05|            ...         ...  |
Mux06|          WAIT5   Mcell F 10 |   92
Mux07|          SHD15   Mcell F 13 |   95
Mux08|            ...         ...  |
Mux09|            NGO   Mcell E  3 |   69
Mux10|           WAIT   Mcell A 13 |   15
Mux11|          WAIT3   Mcell L  2 |  180
Mux12|          SHD11   Mcell F  8 |   90
Mux13|          SHD10   Mcell F 12 |   94
Mux14|           SHD6   Mcell L  3 |  181
Mux15|           SHD3   Mcell F 11 |   93
Mux16|          PUFWR  IO Pin F  5 |   47
Mux17|            ...         ...  |
Mux18|            ...         ...  |
Mux19|            ...         ...  |
Mux20|            ...         ...  |
Mux21|          WAIT2   Mcell F  6 |   88
Mux22|            ...         ...  |
Mux23|           SHD7   Mcell L  4 |  182
Mux24|          SHD14   Mcell E 14 |   80
Mux25|           SHD2   Mcell H 11 |  125
Mux26|            ...         ...  |
Mux27|          WAIT4   Mcell L  5 |  183
Mux28|           SHD9   Mcell C 13 |   47
Mux29|            ...         ...  |
Mux30|            ...         ...  |
Mux31|            ...         ...  |
Mux32|            ...         ...  |
Mux33|            ...         ...  |
---------------------------------------------------------------------------
===========================================================================
	< Block [G] >	Macrocell (MCell) Cluster Assignments
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+  +--- Macrocell PT Cluster Size
 |      Sync/Async-------+   |     |  |    Cluster to Mcell Assignment
 |   Node Fixed(*)----+  |   |     |  |      |   +- XOR PT Size
 |        Sig Type-+  |  |   |     |  |      |   |  XOR to Mcell Assignment
 |  Signal Name    |  |  |   |     |  |      |   |          |
_|_________________|__|__|___|_____|__|______|___|__________|______________
 0|        DSPSC2|OUT| | S | 4      | 4 to [ 0]| 1 XOR free
 1|       ADCLK32| IO| | A | 1      | 2 free   | 1 XOR to [ 1] for 1 PT sig
 2|        DAHLPD|NOD| | S | 8      | 4 to [ 2]| 1 XOR to [ 2] as logic PT
 3|           SH5|NOD| | A | 1      | 2 to [ 2]| 1 XOR to [ 3] for 1 PT sig
 4|              | ? | | S |    -   | 4 to [ 2]| 1 XOR free
 5|              | ? | | S |    -   | 4 free   | 1 XOR free
 6|              | ? | | S |    -   | 4 free   | 1 XOR free
 7|              | ? | | S |    -   | 4 free   | 1 XOR free
 8|              | ? | | S |    -   | 4 free   | 1 XOR free
 9|              | ? | | S |    -   | 4 free   | 1 XOR free
10|              | ? | | S |    -   | 4 free   | 1 XOR free
11|              | ? | | S |    -   | 4 free   | 1 XOR free
12|              | ? | | S |    -   | 4 free   | 1 XOR free
13|              | ? | | S |    -   | 4 free   | 1 XOR free
14|              | ? | | S |    -   | 4 free   | 1 XOR free
15|              | ? | | S |    -   | 4 free   | 1 XOR free
---------------------------------------------------------------------------
===========================================================================
	< Block [G] >	Maximum PT Capacity
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+
 |      Sync/Async-------+   |     |
 |   Node Fixed(*)----+  |   |     |
 |        Sig Type-+  |  |   |     |
 |  Signal Name    |  |  |   |     |     Maximum PT Capacity
_|_________________|__|__|___|_____|_______________________________________
 0|        DSPSC2|OUT| | S | 4      |=> can support up to [  7] logic PT(s)
 1|       ADCLK32| IO| | A | 1      |=> can support up to [  3] logic PT(s)
 2|        DAHLPD|NOD| | S | 8      |=> can support up to [ 14] logic PT(s)
 3|           SH5|NOD| | A | 1      |=> can support up to [  6] logic PT(s)
 4|              | ? | | S |    -   |=> can support up to [ 11] logic PT(s)
 5|              | ? | | S |    -   |=> can support up to [ 15] logic PT(s)
 6|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
 7|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
 8|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
 9|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
10|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
11|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
12|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
13|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
14|              | ? | | S |    -   |=> can support up to [ 15] logic PT(s)
15|              | ? | | S |    -   |=> can support up to [ 10] logic PT(s)
---------------------------------------------------------------------------
===========================================================================
	< Block [G] >	Node-Pin Assignments
===========================================================================
 + Macrocell Number
 | Node Fixed(*)------+
 |      Sig Type---+  |  to |  Block [G] IO Pin  |   Device Pin
 |  Signal Name    |  | pin |      Numbers       |     Numbers
_|_________________|__|_____|____________________|________________________
 0|        DSPSC2|OUT| | => |(  5)   6    7    0 |( 56)  55   54   61 
 1|       ADCLK32| IO| | => |   5 (  6)   7    0 |  56 ( 55)  54   61 
 2|        DAHLPD|NOD| | => |   6    7    0    1 |  55   54   61   60 
 3|           SH5|NOD| | => |   6    7    0    1 |  55   54   61   60 
 4|              | ? | | => |   7    0    1    2 |  54   61   60   59 
 5|              | ? | | => |   7    0    1    2 |  54   61   60   59 
 6|              | ? | | => |   0    1    2    3 |  61   60   59   58 
 7|              | ? | | => |   0    1    2    3 |  61   60   59   58 
 8|              | ? | | => |   1    2    3    4 |  60   59   58   57 
 9|              | ? | | => |   1    2    3    4 |  60   59   58   57 
10|              | ? | | => |   2    3    4    5 |  59   58   57   56 
11|              | ? | | => |   2    3    4    5 |  59   58   57   56 
12|              | ? | | => |   3    4    5    6 |  58   57   56   55 
13|              | ? | | => |   3    4    5    6 |  58   57   56   55 
14|              | ? | | => |   4    5    6    7 |  57   56   55   54 
15|              | ? | | => |   4    5    6    7 |  57   56   55   54 
---------------------------------------------------------------------------
===========================================================================
	< Block [G] >	IO-to-Node Pin Mapping
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Node Destinations Via Output Matrix
_|_________________|__|___|_____|___________________________________________
 0|        MCLK16|INP| | 61| => |   0    1    2    3    4    5    6    7 
 1|       AESCLKI|INP| | 60| => |   2    3    4    5    6    7    8    9 
 2|            D2|INP| | 59| => |   4    5    6    7    8    9   10   11 
 3|       EXTMCLK|INP| | 58| => |   6    7    8    9   10   11   12   13 
 4|        MCLK24|INP| | 57| => |   8    9   10   11   12   13   14   15 
 5|        DSPSC2|OUT| | 56| => |  10   11   12   13   14   15  ( 0)   1 
 6|       ADCLK32| IO| | 55| => |  12   13   14   15    0  ( 1)   2    3 
 7|       MACHCSH|INP| | 54| => |  14   15    0    1    2    3    4    5 
---------------------------------------------------------------------------
===========================================================================
	< Block [G] >	IO/Node and IO/Input Macrocell Pairing Table
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Input Macrocell and Node Pairs
_|_________________|__|___|_____|__________________________________________
 0|        MCLK16|INP| | 61| => | Input macrocell   [             -]
 1|       AESCLKI|INP| | 60| => | Input macrocell   [             -]
 2|            D2|INP| | 59| => | Input macrocell   [             -]
 3|       EXTMCLK|INP| | 58| => | Input macrocell   [             -]
 4|        MCLK24|INP| | 57| => | Input macrocell   [             -]
 5|        DSPSC2|OUT| | 56| => | Input macrocell   [             -]
 6|       ADCLK32| IO| | 55| => | Input macrocell   [             -]
  |              |   | |   |    | IO paired w/ node [    RN_ADCLK32]
 7|       MACHCSH|INP| | 54| => | Input macrocell   [             -]
---------------------------------------------------------------------------
===========================================================================
	< Block [G] >	Input Multiplexer (IMX) Assignments
===========================================================================
           +----- IO pin/Input Register, or Macrocell
IMX No.    |    +---- Block IO Pin or Macrocell Number
   |       |    |  MACHXL Node/    +-- Signal using the Pin or Macrocell
   |       |    |  Pin Number      |      +- Signal Fixed (*) to Pin/Mcell
   |       |    |   |  Sig Type    |      | +- Feedback Required
---|-------|----|---|---|----------|------|-|------------------------------
IMX  0	[IOpin  0 | 61|INP         MCLK16| |*]
	[RegIn  0 |306|                 -| | ]
	[MCell  0 | 98|OUT         DSPSC2| | ]
	[MCell  1 | 99|NOD     RN_ADCLK32| |*] paired w/[       ADCLK32]

IMX  1	[IOpin  1 | 60|INP        AESCLKI| |*]
	[RegIn  1 |307|                 -| | ]
	[MCell  2 |100|NOD         DAHLPD| |*]
	[MCell  3 |101|NOD            SH5| |*]

IMX  2	[IOpin  2 | 59|INP             D2| |*]
	[RegIn  2 |308|                 -| | ]
	[MCell  4 |102|                 -| | ]
	[MCell  5 |103|                 -| | ]

IMX  3	[IOpin  3 | 58|INP        EXTMCLK| |*]
	[RegIn  3 |309|                 -| | ]
	[MCell  6 |104|                 -| | ]
	[MCell  7 |105|                 -| | ]

IMX  4	[IOpin  4 | 57|INP         MCLK24| |*]
	[RegIn  4 |310|                 -| | ]
	[MCell  8 |106|                 -| | ]
	[MCell  9 |107|                 -| | ]

IMX  5	[IOpin  5 | 56|OUT         DSPSC2| | ]
	[RegIn  5 |311|                 -| | ]
	[MCell 10 |108|                 -| | ]
	[MCell 11 |109|                 -| | ]

IMX  6	[IOpin  6 | 55| IO        ADCLK32| | ] paired w/[    RN_ADCLK32]
	[RegIn  6 |312|                 -| | ]
	[MCell 12 |110|                 -| | ]
	[MCell 13 |111|                 -| | ]

IMX  7	[IOpin  7 | 54|INP        MACHCSH| |*]
	[RegIn  7 |313|                 -| | ]
	[MCell 14 |112|                 -| | ]
	[MCell 15 |113|                 -| | ]
---------------------------------------------------------------------------
===========================================================================
	< Block [G] >	Logic Array Fan-in
===========================================================================

  +- Central Switch Matrix No.
  |          Signal       Source     MACHXL Node/Pin Numbers
--|--|-----------------------------|---------------------------------------
Mux00|           RPD3  RegInp P  7 |  385
Mux01|           RPD0  RegInp P  6 |  384
Mux02|        DATACLK   Mcell J  8 |  154
Mux03|           RPD4  RegInp K  4 |  342
Mux04|            ...         ...  |
Mux05|            ...         ...  |
Mux06|          SHCLK   Mcell E  2 |   68
Mux07|            ...         ...  |
Mux08|           RPD6  RegInp I  1 |  323
Mux09|           RPD1  RegInp I  2 |  324
Mux10|           RPD2  RegInp M  0 |  354
Mux11|            ...         ...  |
Mux12|            ...         ...  |
Mux13|        SWONDSP   Mcell C  6 |   40
Mux14|           RPD5  RegInp D  6 |  288
Mux15|            ...         ...  |
Mux16|        SWINDSP   Mcell H  9 |  123
Mux17|             Z4   Mcell O  2 |  228
Mux18|        DA_ACKO   Input Pin  |   22
Mux19|             Z0   Mcell C  9 |   43
Mux20|            ...         ...  |
Mux21|            SH4   Mcell J 15 |  161
Mux22|             Z2   Mcell O  3 |  229
Mux23|           RPD7  RegInp D  7 |  289
Mux24|            ...         ...  |
Mux25|       SWDIGOUT   Mcell J  4 |  150
Mux26|            ...         ...  |
Mux27|            ...         ...  |
Mux28|            ...         ...  |
Mux29|            ...         ...  |
Mux30|            ...         ...  |
Mux31|             Z1   Mcell H  8 |  122
Mux32|            ...         ...  |
Mux33|            ...         ...  |
---------------------------------------------------------------------------
===========================================================================
	< Block [H] >	Macrocell (MCell) Cluster Assignments
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+  +--- Macrocell PT Cluster Size
 |      Sync/Async-------+   |     |  |    Cluster to Mcell Assignment
 |   Node Fixed(*)----+  |   |     |  |      |   +- XOR PT Size
 |        Sig Type-+  |  |   |     |  |      |   |  XOR to Mcell Assignment
 |  Signal Name    |  |  |   |     |  |      |   |          |
_|_________________|__|__|___|_____|__|______|___|__________|______________
 0|        SMPCLK|OUT| | S | 4      | 4 to [ 0]| 1 XOR free
 1|        AESFC1|OUT| | S | 3      | 4 to [ 1]| 1 XOR free
 2|           CKS|OUT| | S | 3      | 4 to [ 2]| 1 XOR free
 3|       DA_SCLK|OUT| | S | 2      | 4 to [ 3]| 1 XOR free
 4|        AESFC0|OUT| | S | 2      | 4 to [ 4]| 1 XOR free
 5|        AD_DPD|OUT| | S | 1      | 4 free   | 1 XOR to [ 5] for 1 PT sig
 6|        AESPRO|OUT| | S | 1      | 4 free   | 1 XOR to [ 6] for 1 PT sig
 7|         SWAES|NOD| | S | 1      | 4 free   | 1 XOR to [ 7] for 1 PT sig
 8|            Z1|NOD| | A | 1      | 2 free   | 1 XOR to [ 8] for 1 PT sig
 9|       SWINDSP|NOD| | S | 1      | 4 free   | 1 XOR to [ 9] for 1 PT sig
10|           RP9|NOD| | A | 1      | 2 free   | 1 XOR to [10] for 1 PT sig
11|          SHD2|NOD| | A | 1      | 2 free   | 1 XOR to [11] for 1 PT sig
12|              | ? | | S |    -   | 4 free   | 1 XOR free
13|              | ? | | S |    -   | 4 free   | 1 XOR free
14|              | ? | | S |    -   | 4 free   | 1 XOR free
15|              | ? | | S |    -   | 4 free   | 1 XOR free
---------------------------------------------------------------------------
===========================================================================
	< Block [H] >	Maximum PT Capacity
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+
 |      Sync/Async-------+   |     |
 |   Node Fixed(*)----+  |   |     |
 |        Sig Type-+  |  |   |     |
 |  Signal Name    |  |  |   |     |     Maximum PT Capacity
_|_________________|__|__|___|_____|_______________________________________
 0|        SMPCLK|OUT| | S | 4      |=> can support up to [  5] logic PT(s)
 1|        AESFC1|OUT| | S | 3      |=> can support up to [  5] logic PT(s)
 2|           CKS|OUT| | S | 3      |=> can support up to [  5] logic PT(s)
 3|       DA_SCLK|OUT| | S | 2      |=> can support up to [  9] logic PT(s)
 4|        AESFC0|OUT| | S | 2      |=> can support up to [ 13] logic PT(s)
 5|        AD_DPD|OUT| | S | 1      |=> can support up to [ 13] logic PT(s)
 6|        AESPRO|OUT| | S | 1      |=> can support up to [ 15] logic PT(s)
 7|         SWAES|NOD| | S | 1      |=> can support up to [ 15] logic PT(s)
 8|            Z1|NOD| | A | 1      |=> can support up to [ 13] logic PT(s)
 9|       SWINDSP|NOD| | S | 1      |=> can support up to [ 11] logic PT(s)
10|           RP9|NOD| | A | 1      |=> can support up to [ 14] logic PT(s)
11|          SHD2|NOD| | A | 1      |=> can support up to [ 15] logic PT(s)
12|              | ? | | S |    -   |=> can support up to [ 17] logic PT(s)
13|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
14|              | ? | | S |    -   |=> can support up to [ 15] logic PT(s)
15|              | ? | | S |    -   |=> can support up to [ 10] logic PT(s)
---------------------------------------------------------------------------
===========================================================================
	< Block [H] >	Node-Pin Assignments
===========================================================================
 + Macrocell Number
 | Node Fixed(*)------+
 |      Sig Type---+  |  to |  Block [H] IO Pin  |   Device Pin
 |  Signal Name    |  | pin |      Numbers       |     Numbers
_|_________________|__|_____|____________________|________________________
 0|        SMPCLK|OUT| | => |(  5)   6    7    0 |( 66)  65   64   71 
 1|        AESFC1|OUT| | => |   5 (  6)   7    0 |  66 ( 65)  64   71 
 2|           CKS|OUT| | => |   6 (  7)   0    1 |  65 ( 64)  71   70 
 3|       DA_SCLK|OUT| | => |   6    7 (  0)   1 |  65   64 ( 71)  70 
 4|        AESFC0|OUT| | => |   7    0 (  1)   2 |  64   71 ( 70)  69 
 5|        AD_DPD|OUT| | => |   7    0    1 (  2)|  64   71   70 ( 69)
 6|        AESPRO|OUT| | => |   0    1    2 (  3)|  71   70   69 ( 68)
 7|         SWAES|NOD| | => |   0    1    2    3 |  71   70   69   68 
 8|            Z1|NOD| | => |   1    2    3    4 |  70   69   68   67 
 9|       SWINDSP|NOD| | => |   1    2    3    4 |  70   69   68   67 
10|           RP9|NOD| | => |   2    3    4    5 |  69   68   67   66 
11|          SHD2|NOD| | => |   2    3    4    5 |  69   68   67   66 
12|              | ? | | => |   3    4    5    6 |  68   67   66   65 
13|              | ? | | => |   3    4    5    6 |  68   67   66   65 
14|              | ? | | => |   4    5    6    7 |  67   66   65   64 
15|              | ? | | => |   4    5    6    7 |  67   66   65   64 
---------------------------------------------------------------------------
===========================================================================
	< Block [H] >	IO-to-Node Pin Mapping
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Node Destinations Via Output Matrix
_|_________________|__|___|_____|___________________________________________
 0|       DA_SCLK|OUT| | 71| => |   0    1    2  ( 3)   4    5    6    7 
 1|        AESFC0|OUT| | 70| => |   2    3  ( 4)   5    6    7    8    9 
 2|        AD_DPD|OUT| | 69| => |   4  ( 5)   6    7    8    9   10   11 
 3|        AESPRO|OUT| | 68| => | ( 6)   7    8    9   10   11   12   13 
 4|              | ? | | 67| => |   8    9   10   11   12   13   14   15 
 5|        SMPCLK|OUT| | 66| => |  10   11   12   13   14   15  ( 0)   1 
 6|        AESFC1|OUT| | 65| => |  12   13   14   15    0  ( 1)   2    3 
 7|           CKS|OUT| | 64| => |  14   15    0    1  ( 2)   3    4    5 
---------------------------------------------------------------------------
===========================================================================
	< Block [H] >	IO/Node and IO/Input Macrocell Pairing Table
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Input Macrocell and Node Pairs
_|_________________|__|___|_____|__________________________________________
 0|       DA_SCLK|OUT| | 71| => | Input macrocell   [             -]
 1|        AESFC0|OUT| | 70| => | Input macrocell   [             -]
 2|        AD_DPD|OUT| | 69| => | Input macrocell   [             -]
 3|        AESPRO|OUT| | 68| => | Input macrocell   [             -]
 4|              | ? | | 67| => | Input macrocell   [             -]
 5|        SMPCLK|OUT| | 66| => | Input macrocell   [             -]
 6|        AESFC1|OUT| | 65| => | Input macrocell   [             -]
 7|           CKS|OUT| | 64| => | Input macrocell   [             -]
---------------------------------------------------------------------------
===========================================================================
	< Block [H] >	Input Multiplexer (IMX) Assignments
===========================================================================
           +----- IO pin/Input Register, or Macrocell
IMX No.    |    +---- Block IO Pin or Macrocell Number
   |       |    |  MACHXL Node/    +-- Signal using the Pin or Macrocell
   |       |    |  Pin Number      |      +- Signal Fixed (*) to Pin/Mcell
   |       |    |   |  Sig Type    |      | +- Feedback Required
---|-------|----|---|---|----------|------|-|------------------------------
IMX  0	[IOpin  0 | 71|OUT        DA_SCLK| | ]
	[RegIn  0 |314|                 -| | ]
	[MCell  0 |114|OUT         SMPCLK| | ]
	[MCell  1 |115|OUT         AESFC1| | ]

IMX  1	[IOpin  1 | 70|OUT         AESFC0| | ]
	[RegIn  1 |315|                 -| | ]
	[MCell  2 |116|OUT            CKS| | ]
	[MCell  3 |117|OUT        DA_SCLK| | ]

IMX  2	[IOpin  2 | 69|OUT         AD_DPD| | ]
	[RegIn  2 |316|                 -| | ]
	[MCell  4 |118|OUT         AESFC0| | ]
	[MCell  5 |119|OUT         AD_DPD| | ]

IMX  3	[IOpin  3 | 68|OUT         AESPRO| | ]
	[RegIn  3 |317|                 -| | ]
	[MCell  6 |120|OUT         AESPRO| | ]
	[MCell  7 |121|NOD          SWAES| |*]

IMX  4	[IOpin  4 | 67|                 -| | ]
	[RegIn  4 |318|                 -| | ]
	[MCell  8 |122|NOD             Z1| |*]
	[MCell  9 |123|NOD        SWINDSP| |*]

IMX  5	[IOpin  5 | 66|OUT         SMPCLK| | ]
	[RegIn  5 |319|                 -| | ]
	[MCell 10 |124|NOD            RP9| |*]
	[MCell 11 |125|NOD           SHD2| |*]

IMX  6	[IOpin  6 | 65|OUT         AESFC1| | ]
	[RegIn  6 |320|                 -| | ]
	[MCell 12 |126|                 -| | ]
	[MCell 13 |127|                 -| | ]

IMX  7	[IOpin  7 | 64|OUT            CKS| | ]
	[RegIn  7 |321|                 -| | ]
	[MCell 14 |128|                 -| | ]
	[MCell 15 |129|                 -| | ]
---------------------------------------------------------------------------
===========================================================================
	< Block [H] >	Logic Array Fan-in
===========================================================================

  +- Central Switch Matrix No.
  |          Signal       Source     MACHXL Node/Pin Numbers
--|--|-----------------------------|---------------------------------------
Mux00|       AESMCLKI   Input Pin  |   31
Mux01|          TAKTL   Mcell J  7 |  153
Mux02|        INPSCLK   Mcell E  1 |   67
Mux03|          TAKTH   Mcell C 11 |   45
Mux04|          RESET   Input Pin  |   21
Mux05|         MCLK16  IO Pin G  0 |   61
Mux06|             D0  IO Pin E  3 |   35
Mux07|            RP8  RegInp I  0 |  322
Mux08|        EXTMCLK  IO Pin G  3 |   58
Mux09|           SHD1   Mcell A 10 |   12
Mux10|             D1  IO Pin E  2 |   34
Mux11|            ...         ...  |
Mux12|         EXTAKT   Mcell J  6 |  152
Mux13|            ...         ...  |
Mux14|            ...         ...  |
Mux15|            ...         ...  |
Mux16|         MCLK12   Mcell E  5 |   71
Mux17|      RN_AESC24   Mcell A  4 |    6
Mux18|            ...         ...  |
Mux19|             Z0   Mcell C  9 |   43
Mux20|            ...         ...  |
Mux21|      RN_AESC25   Mcell A  3 |    5
Mux22|    RN_VOLDATAI   Mcell O  0 |  226
Mux23|            ...         ...  |
Mux24|            ...         ...  |
Mux25|       SWDIGOUT   Mcell J  4 |  150
Mux26|            ...         ...  |
Mux27|          SWAES   Mcell H  7 |  121
Mux28|       PLAYCLKO  IO Pin L  6 |  118
Mux29|            ...         ...  |
Mux30|            ...         ...  |
Mux31|            ...         ...  |
Mux32|            ...         ...  |
Mux33|            ...         ...  |
---------------------------------------------------------------------------
===========================================================================
	< Block [I] >	Macrocell (MCell) Cluster Assignments
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+  +--- Macrocell PT Cluster Size
 |      Sync/Async-------+   |     |  |    Cluster to Mcell Assignment
 |   Node Fixed(*)----+  |   |     |  |      |   +- XOR PT Size
 |        Sig Type-+  |  |   |     |  |      |   |  XOR to Mcell Assignment
 |  Signal Name    |  |  |   |     |  |      |   |          |
_|_________________|__|__|___|_____|__|______|___|__________|______________
 0|        DAHLPB|NOD| | S | 8      | 4 to [ 0]| 1 XOR to [ 0] as logic PT
 1|              | ? | | S |    -   | 4 to [ 0]| 1 XOR free
 2|              | ? | | S |    -   | 4 free   | 1 XOR free
 3|              | ? | | S |    -   | 4 free   | 1 XOR free
 4|              | ? | | S |    -   | 4 free   | 1 XOR free
 5|              | ? | | S |    -   | 4 free   | 1 XOR free
 6|              | ? | | S |    -   | 4 free   | 1 XOR free
 7|              | ? | | S |    -   | 4 free   | 1 XOR free
 8|              | ? | | S |    -   | 4 free   | 1 XOR free
 9|              | ? | | S |    -   | 4 free   | 1 XOR free
10|              | ? | | S |    -   | 4 free   | 1 XOR free
11|              | ? | | S |    -   | 4 free   | 1 XOR free
12|              | ? | | S |    -   | 4 free   | 1 XOR free
13|              | ? | | S |    -   | 4 free   | 1 XOR free
14|              | ? | | S |    -   | 4 free   | 1 XOR free
15|              | ? | | S |    -   | 4 free   | 1 XOR free
---------------------------------------------------------------------------
===========================================================================
	< Block [I] >	Maximum PT Capacity
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+
 |      Sync/Async-------+   |     |
 |   Node Fixed(*)----+  |   |     |
 |        Sig Type-+  |  |   |     |
 |  Signal Name    |  |  |   |     |     Maximum PT Capacity
_|_________________|__|__|___|_____|_______________________________________
 0|        DAHLPB|NOD| | S | 8      |=> can support up to [ 15] logic PT(s)
 1|              | ? | | S |    -   |=> can support up to [ 11] logic PT(s)
 2|              | ? | | S |    -   |=> can support up to [ 15] logic PT(s)
 3|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
 4|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
 5|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
 6|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
 7|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
 8|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
 9|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
10|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
11|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
12|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
13|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
14|              | ? | | S |    -   |=> can support up to [ 15] logic PT(s)
15|              | ? | | S |    -   |=> can support up to [ 10] logic PT(s)
---------------------------------------------------------------------------
===========================================================================
	< Block [I] >	Node-Pin Assignments
===========================================================================
 + Macrocell Number
 | Node Fixed(*)------+
 |      Sig Type---+  |  to |  Block [I] IO Pin  |   Device Pin
 |  Signal Name    |  | pin |      Numbers       |     Numbers
_|_________________|__|_____|____________________|________________________
 0|        DAHLPB|NOD| | => |   5    6    7    0 |  91   92   93   86 
 1|              | ? | | => |   5    6    7    0 |  91   92   93   86 
 2|              | ? | | => |   6    7    0    1 |  92   93   86   87 
 3|              | ? | | => |   6    7    0    1 |  92   93   86   87 
 4|              | ? | | => |   7    0    1    2 |  93   86   87   88 
 5|              | ? | | => |   7    0    1    2 |  93   86   87   88 
 6|              | ? | | => |   0    1    2    3 |  86   87   88   89 
 7|              | ? | | => |   0    1    2    3 |  86   87   88   89 
 8|              | ? | | => |   1    2    3    4 |  87   88   89   90 
 9|              | ? | | => |   1    2    3    4 |  87   88   89   90 
10|              | ? | | => |   2    3    4    5 |  88   89   90   91 
11|              | ? | | => |   2    3    4    5 |  88   89   90   91 
12|              | ? | | => |   3    4    5    6 |  89   90   91   92 
13|              | ? | | => |   3    4    5    6 |  89   90   91   92 
14|              | ? | | => |   4    5    6    7 |  90   91   92   93 
15|              | ? | | => |   4    5    6    7 |  90   91   92   93 
---------------------------------------------------------------------------
===========================================================================
	< Block [I] >	IO-to-Node Pin Mapping
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Node Destinations Via Output Matrix
_|_________________|__|___|_____|___________________________________________
 0|           RD8|INP| | 86| => |   0    1    2    3    4    5    6    7 
 1|          RDD6|INP| | 87| => |   2    3    4    5    6    7    8    9 
 2|          RDD1|INP| | 88| => |   4    5    6    7    8    9   10   11 
 3|          RDB5|INP| | 89| => |   6    7    8    9   10   11   12   13 
 4|          RDB4|INP| | 90| => |   8    9   10   11   12   13   14   15 
 5|          RDB1|INP| | 91| => |  10   11   12   13   14   15    0    1 
 6|          RDA7|INP| | 92| => |  12   13   14   15    0    1    2    3 
 7|          RDA3|INP| | 93| => |  14   15    0    1    2    3    4    5 
---------------------------------------------------------------------------
===========================================================================
	< Block [I] >	IO/Node and IO/Input Macrocell Pairing Table
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Input Macrocell and Node Pairs
_|_________________|__|___|_____|__________________________________________
 0|           RD8|INP| | 86| => | Input macrocell   [           RP8]
 1|          RDD6|INP| | 87| => | Input macrocell   [          RPD6]
 2|          RDD1|INP| | 88| => | Input macrocell   [          RPD1]
 3|          RDB5|INP| | 89| => | Input macrocell   [          RPB5]
 4|          RDB4|INP| | 90| => | Input macrocell   [          RPB4]
 5|          RDB1|INP| | 91| => | Input macrocell   [          RPB1]
 6|          RDA7|INP| | 92| => | Input macrocell   [          RPA7]
 7|          RDA3|INP| | 93| => | Input macrocell   [          RPA3]
---------------------------------------------------------------------------
===========================================================================
	< Block [I] >	Input Multiplexer (IMX) Assignments
===========================================================================
           +----- IO pin/Input Register, or Macrocell
IMX No.    |    +---- Block IO Pin or Macrocell Number
   |       |    |  MACHXL Node/    +-- Signal using the Pin or Macrocell
   |       |    |  Pin Number      |      +- Signal Fixed (*) to Pin/Mcell
   |       |    |   |  Sig Type    |      | +- Feedback Required
---|-------|----|---|---|----------|------|-|------------------------------
IMX  0	[IOpin  0 | 86|INP            RD8| | ]
	[RegIn  0 |322|Rin            RP8| |*] paired w/[           RD8]
	[MCell  0 |130|NOD         DAHLPB| |*]
	[MCell  1 |131|                 -| | ]

IMX  1	[IOpin  1 | 87|INP           RDD6| | ]
	[RegIn  1 |323|Rin           RPD6| |*] paired w/[          RDD6]
	[MCell  2 |132|                 -| | ]
	[MCell  3 |133|                 -| | ]

IMX  2	[IOpin  2 | 88|INP           RDD1| | ]
	[RegIn  2 |324|Rin           RPD1| |*] paired w/[          RDD1]
	[MCell  4 |134|                 -| | ]
	[MCell  5 |135|                 -| | ]

IMX  3	[IOpin  3 | 89|INP           RDB5| | ]
	[RegIn  3 |325|Rin           RPB5| |*] paired w/[          RDB5]
	[MCell  6 |136|                 -| | ]
	[MCell  7 |137|                 -| | ]

IMX  4	[IOpin  4 | 90|INP           RDB4| | ]
	[RegIn  4 |326|Rin           RPB4| |*] paired w/[          RDB4]
	[MCell  8 |138|                 -| | ]
	[MCell  9 |139|                 -| | ]

IMX  5	[IOpin  5 | 91|INP           RDB1| | ]
	[RegIn  5 |327|Rin           RPB1| |*] paired w/[          RDB1]
	[MCell 10 |140|                 -| | ]
	[MCell 11 |141|                 -| | ]

IMX  6	[IOpin  6 | 92|INP           RDA7| | ]
	[RegIn  6 |328|Rin           RPA7| |*] paired w/[          RDA7]
	[MCell 12 |142|                 -| | ]
	[MCell 13 |143|                 -| | ]

IMX  7	[IOpin  7 | 93|INP           RDA3| | ]
	[RegIn  7 |329|Rin           RPA3| |*] paired w/[          RDA3]
	[MCell 14 |144|                 -| | ]
	[MCell 15 |145|                 -| | ]
---------------------------------------------------------------------------
===========================================================================
	< Block [I] >	Logic Array Fan-in
===========================================================================

  +- Central Switch Matrix No.
  |          Signal       Source     MACHXL Node/Pin Numbers
--|--|-----------------------------|---------------------------------------
Mux00|             Z2   Mcell O  3 |  229
Mux01|           RPB6  RegInp P  2 |  380
Mux02|             Z4   Mcell O  2 |  228
Mux03|            ...         ...  |
Mux04|            ...         ...  |
Mux05|            ...         ...  |
Mux06|             Z0   Mcell C  9 |   43
Mux07|            ...         ...  |
Mux08|           RPB7  RegInp M  3 |  357
Mux09|           RPB0  RegInp D  1 |  283
Mux10|           RPB5  RegInp I  3 |  325
Mux11|            ...         ...  |
Mux12|            ...         ...  |
Mux13|           RPB4  RegInp I  4 |  326
Mux14|           RPB3  RegInp D  2 |  284
Mux15|           RPB2  RegInp M  4 |  358
Mux16|            ...         ...  |
Mux17|            ...         ...  |
Mux18|           RPB1  RegInp I  5 |  327
Mux19|            ...         ...  |
Mux20|            ...         ...  |
Mux21|            ...         ...  |
Mux22|            ...         ...  |
Mux23|            ...         ...  |
Mux24|            ...         ...  |
Mux25|       SWDIGOUT   Mcell J  4 |  150
Mux26|            ...         ...  |
Mux27|            ...         ...  |
Mux28|            ...         ...  |
Mux29|            ...         ...  |
Mux30|            ...         ...  |
Mux31|             Z1   Mcell H  8 |  122
Mux32|            ...         ...  |
Mux33|            ...         ...  |
---------------------------------------------------------------------------
===========================================================================
	< Block [J] >	Macrocell (MCell) Cluster Assignments
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+  +--- Macrocell PT Cluster Size
 |      Sync/Async-------+   |     |  |    Cluster to Mcell Assignment
 |   Node Fixed(*)----+  |   |     |  |      |   +- XOR PT Size
 |        Sig Type-+  |  |   |     |  |      |   |  XOR to Mcell Assignment
 |  Signal Name    |  |  |   |     |  |      |   |          |
_|_________________|__|__|___|_____|__|______|___|__________|______________
 0|         VOLCS|OUT| | S | 1      | 4 free   | 1 XOR to [ 0] for 1 PT sig
 1|       SWSUBFR|OUT| | A | 1      | 2 free   | 1 XOR to [ 1] for 1 PT sig
 2|        AESFCK|OUT| | A | 1      | 2 free   | 1 XOR to [ 2] for 1 PT sig
 3|     RESRDFIFO|OUT| | S | 1      | 4 free   | 1 XOR to [ 3] for 1 PT sig
 4|      SWDIGOUT|NOD| | A | 1      | 2 free   | 1 XOR to [ 4] for 1 PT sig
 5|          SH16|NOD| | A | 1      | 2 free   | 1 XOR to [ 5] for 1 PT sig
 6|        EXTAKT|NOD| | S | 1      | 4 free   | 1 XOR to [ 6] for 1 PT sig
 7|         TAKTL|NOD| | S | 1      | 4 free   | 1 XOR to [ 7] for 1 PT sig
 8|       DATACLK|NOD| | S | 4      | 4 to [ 8]| 1 XOR free
 9|           SH0|NOD| | A | 2      | 2 to [ 9]| 1 XOR free
10|          SH12|NOD| | A | 1      | 2 free   | 1 XOR to [10] for 1 PT sig
11|          SH11|NOD| | A | 1      | 2 free   | 1 XOR to [11] for 1 PT sig
12|          SH10|NOD| | A | 1      | 2 free   | 1 XOR to [12] for 1 PT sig
13|           SH9|NOD| | A | 1      | 2 free   | 1 XOR to [13] for 1 PT sig
14|           SH8|NOD| | A | 1      | 2 free   | 1 XOR to [14] for 1 PT sig
15|           SH4|NOD| | A | 1      | 2 free   | 1 XOR to [15] for 1 PT sig
---------------------------------------------------------------------------
===========================================================================
	< Block [J] >	Maximum PT Capacity
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+
 |      Sync/Async-------+   |     |
 |   Node Fixed(*)----+  |   |     |
 |        Sig Type-+  |  |   |     |
 |  Signal Name    |  |  |   |     |     Maximum PT Capacity
_|_________________|__|__|___|_____|_______________________________________
 0|         VOLCS|OUT| | S | 1      |=> can support up to [  9] logic PT(s)
 1|       SWSUBFR|OUT| | A | 1      |=> can support up to [ 13] logic PT(s)
 2|        AESFCK|OUT| | A | 1      |=> can support up to [ 11] logic PT(s)
 3|     RESRDFIFO|OUT| | S | 1      |=> can support up to [ 11] logic PT(s)
 4|      SWDIGOUT|NOD| | A | 1      |=> can support up to [ 13] logic PT(s)
 5|          SH16|NOD| | A | 1      |=> can support up to [ 13] logic PT(s)
 6|        EXTAKT|NOD| | S | 1      |=> can support up to [ 11] logic PT(s)
 7|         TAKTL|NOD| | S | 1      |=> can support up to [  9] logic PT(s)
 8|       DATACLK|NOD| | S | 4      |=> can support up to [ 11] logic PT(s)
 9|           SH0|NOD| | A | 2      |=> can support up to [  7] logic PT(s)
10|          SH12|NOD| | A | 1      |=> can support up to [  7] logic PT(s)
11|          SH11|NOD| | A | 1      |=> can support up to [  9] logic PT(s)
12|          SH10|NOD| | A | 1      |=> can support up to [  9] logic PT(s)
13|           SH9|NOD| | A | 1      |=> can support up to [  9] logic PT(s)
14|           SH8|NOD| | A | 1      |=> can support up to [  7] logic PT(s)
15|           SH4|NOD| | A | 1      |=> can support up to [  5] logic PT(s)
---------------------------------------------------------------------------
===========================================================================
	< Block [J] >	Node-Pin Assignments
===========================================================================
 + Macrocell Number
 | Node Fixed(*)------+
 |      Sig Type---+  |  to |  Block [J] IO Pin  |   Device Pin
 |  Signal Name    |  | pin |      Numbers       |     Numbers
_|_________________|__|_____|____________________|________________________
 0|         VOLCS|OUT| | => |(  5)   6    7    0 |(101) 102  103   96 
 1|       SWSUBFR|OUT| | => |   5 (  6)   7    0 | 101 (102) 103   96 
 2|        AESFCK|OUT| | => |   6 (  7)   0    1 | 102 (103)  96   97 
 3|     RESRDFIFO|OUT| | => |   6    7 (  0)   1 | 102  103 ( 96)  97 
 4|      SWDIGOUT|NOD| | => |   7    0    1    2 | 103   96   97   98 
 5|          SH16|NOD| | => |   7    0    1    2 | 103   96   97   98 
 6|        EXTAKT|NOD| | => |   0    1    2    3 |  96   97   98   99 
 7|         TAKTL|NOD| | => |   0    1    2    3 |  96   97   98   99 
 8|       DATACLK|NOD| | => |   1    2    3    4 |  97   98   99  100 
 9|           SH0|NOD| | => |   1    2    3    4 |  97   98   99  100 
10|          SH12|NOD| | => |   2    3    4    5 |  98   99  100  101 
11|          SH11|NOD| | => |   2    3    4    5 |  98   99  100  101 
12|          SH10|NOD| | => |   3    4    5    6 |  99  100  101  102 
13|           SH9|NOD| | => |   3    4    5    6 |  99  100  101  102 
14|           SH8|NOD| | => |   4    5    6    7 | 100  101  102  103 
15|           SH4|NOD| | => |   4    5    6    7 | 100  101  102  103 
---------------------------------------------------------------------------
===========================================================================
	< Block [J] >	IO-to-Node Pin Mapping
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Node Destinations Via Output Matrix
_|_________________|__|___|_____|___________________________________________
 0|     RESRDFIFO|OUT| | 96| => |   0    1    2  ( 3)   4    5    6    7 
 1|              | ? | | 97| => |   2    3    4    5    6    7    8    9 
 2|              | ? | | 98| => |   4    5    6    7    8    9   10   11 
 3|              | ? | | 99| => |   6    7    8    9   10   11   12   13 
 4|              | ? | |100| => |   8    9   10   11   12   13   14   15 
 5|         VOLCS|OUT| |101| => |  10   11   12   13   14   15  ( 0)   1 
 6|       SWSUBFR|OUT| |102| => |  12   13   14   15    0  ( 1)   2    3 
 7|        AESFCK|OUT| |103| => |  14   15    0    1  ( 2)   3    4    5 
---------------------------------------------------------------------------
===========================================================================
	< Block [J] >	IO/Node and IO/Input Macrocell Pairing Table
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Input Macrocell and Node Pairs
_|_________________|__|___|_____|__________________________________________
 0|     RESRDFIFO|OUT| | 96| => | Input macrocell   [             -]
 1|              | ? | | 97| => | Input macrocell   [             -]
 2|              | ? | | 98| => | Input macrocell   [             -]
 3|              | ? | | 99| => | Input macrocell   [             -]
 4|              | ? | |100| => | Input macrocell   [             -]
 5|         VOLCS|OUT| |101| => | Input macrocell   [             -]
 6|       SWSUBFR|OUT| |102| => | Input macrocell   [             -]
 7|        AESFCK|OUT| |103| => | Input macrocell   [             -]
---------------------------------------------------------------------------
===========================================================================
	< Block [J] >	Input Multiplexer (IMX) Assignments
===========================================================================
           +----- IO pin/Input Register, or Macrocell
IMX No.    |    +---- Block IO Pin or Macrocell Number
   |       |    |  MACHXL Node/    +-- Signal using the Pin or Macrocell
   |       |    |  Pin Number      |      +- Signal Fixed (*) to Pin/Mcell
   |       |    |   |  Sig Type    |      | +- Feedback Required
---|-------|----|---|---|----------|------|-|------------------------------
IMX  0	[IOpin  0 | 96|OUT      RESRDFIFO| | ]
	[RegIn  0 |330|                 -| | ]
	[MCell  0 |146|OUT          VOLCS| | ]
	[MCell  1 |147|OUT        SWSUBFR| | ]

IMX  1	[IOpin  1 | 97|                 -| | ]
	[RegIn  1 |331|                 -| | ]
	[MCell  2 |148|OUT         AESFCK| | ]
	[MCell  3 |149|OUT      RESRDFIFO| | ]

IMX  2	[IOpin  2 | 98|                 -| | ]
	[RegIn  2 |332|                 -| | ]
	[MCell  4 |150|NOD       SWDIGOUT| |*]
	[MCell  5 |151|NOD           SH16| |*]

IMX  3	[IOpin  3 | 99|                 -| | ]
	[RegIn  3 |333|                 -| | ]
	[MCell  6 |152|NOD         EXTAKT| |*]
	[MCell  7 |153|NOD          TAKTL| |*]

IMX  4	[IOpin  4 |100|                 -| | ]
	[RegIn  4 |334|                 -| | ]
	[MCell  8 |154|NOD        DATACLK| |*]
	[MCell  9 |155|NOD            SH0| |*]

IMX  5	[IOpin  5 |101|OUT          VOLCS| | ]
	[RegIn  5 |335|                 -| | ]
	[MCell 10 |156|NOD           SH12| |*]
	[MCell 11 |157|NOD           SH11| |*]

IMX  6	[IOpin  6 |102|OUT        SWSUBFR| | ]
	[RegIn  6 |336|                 -| | ]
	[MCell 12 |158|NOD           SH10| |*]
	[MCell 13 |159|NOD            SH9| |*]

IMX  7	[IOpin  7 |103|OUT         AESFCK| | ]
	[RegIn  7 |337|                 -| | ]
	[MCell 14 |160|NOD            SH8| |*]
	[MCell 15 |161|NOD            SH4| |*]
---------------------------------------------------------------------------
===========================================================================
	< Block [J] >	Logic Array Fan-in
===========================================================================

  +- Central Switch Matrix No.
  |          Signal       Source     MACHXL Node/Pin Numbers
--|--|-----------------------------|---------------------------------------
Mux00|          SHCLK   Mcell E  2 |   68
Mux01|           SH16   Mcell J  5 |  151
Mux02|            SH9   Mcell J 13 |  159
Mux03|            ...         ...  |
Mux04|        MACHCSH  IO Pin G  7 |   54
Mux05|            SH7   Mcell E 10 |   76
Mux06|            SH3   Mcell K  3 |  165
Mux07|         MCLK24  IO Pin G  4 |   57
Mux08|            SH8   Mcell J 14 |  160
Mux09|             D4  IO Pin E  0 |   32
Mux10|            ...         ...  |
Mux11|            ...         ...  |
Mux12|        RN_ADLR   Mcell B  1 |   19
Mux13|             D3  IO Pin E  1 |   33
Mux14|            ...         ...  |
Mux15|           SH10   Mcell J 12 |  158
Mux16|        RN_SH15   Mcell E  0 |   66
Mux17|       AESSYNCI  IO Pin E  7 |   39
Mux18|            ...         ...  |
Mux19|            ...         ...  |
Mux20|             D2  IO Pin G  2 |   59
Mux21|        SWRESFF   Mcell C 15 |   49
Mux22|            ...         ...  |
Mux23|          RESET   Input Pin  |   21
Mux24|            ...         ...  |
Mux25|            ...         ...  |
Mux26|           SH11   Mcell J 11 |  157
Mux27|          SWAES   Mcell H  7 |  121
Mux28|            ...         ...  |
Mux29|            ...         ...  |
Mux30|            ...         ...  |
Mux31|            ...         ...  |
Mux32|            ...         ...  |
Mux33|         MCLK12   Mcell E  5 |   71
---------------------------------------------------------------------------
===========================================================================
	< Block [K] >	Macrocell (MCell) Cluster Assignments
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+  +--- Macrocell PT Cluster Size
 |      Sync/Async-------+   |     |  |    Cluster to Mcell Assignment
 |   Node Fixed(*)----+  |   |     |  |      |   +- XOR PT Size
 |        Sig Type-+  |  |   |     |  |      |   |  XOR to Mcell Assignment
 |  Signal Name    |  |  |   |     |  |      |   |          |
_|_________________|__|__|___|_____|__|______|___|__________|______________
 0|        DSPSRD|OUT| | S | 4      | 4 to [ 0]| 1 XOR free
 1|        DSPSCK|OUT| | S | 4      | 4 to [ 1]| 1 XOR free
 2|           WD0|OUT| | S | 3      | 4 to [ 2]| 1 XOR free
 3|           SH3|NOD| | A | 1      | 2 free   | 1 XOR to [ 3] for 1 PT sig
 4|              | ? | | S |    -   | 4 free   | 1 XOR free
 5|              | ? | | S |    -   | 4 free   | 1 XOR free
 6|              | ? | | S |    -   | 4 free   | 1 XOR free
 7|              | ? | | S |    -   | 4 free   | 1 XOR free
 8|              | ? | | S |    -   | 4 free   | 1 XOR free
 9|              | ? | | S |    -   | 4 free   | 1 XOR free
10|              | ? | | S |    -   | 4 free   | 1 XOR free
11|              | ? | | S |    -   | 4 free   | 1 XOR free
12|              | ? | | S |    -   | 4 free   | 1 XOR free
13|              | ? | | S |    -   | 4 free   | 1 XOR free
14|              | ? | | S |    -   | 4 free   | 1 XOR free
15|              | ? | | S |    -   | 4 free   | 1 XOR free
---------------------------------------------------------------------------
===========================================================================
	< Block [K] >	Maximum PT Capacity
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+
 |      Sync/Async-------+   |     |
 |   Node Fixed(*)----+  |   |     |
 |        Sig Type-+  |  |   |     |
 |  Signal Name    |  |  |   |     |     Maximum PT Capacity
_|_________________|__|__|___|_____|_______________________________________
 0|        DSPSRD|OUT| | S | 4      |=> can support up to [  5] logic PT(s)
 1|        DSPSCK|OUT| | S | 4      |=> can support up to [  7] logic PT(s)
 2|           WD0|OUT| | S | 3      |=> can support up to [ 12] logic PT(s)
 3|           SH3|NOD| | A | 1      |=> can support up to [ 13] logic PT(s)
 4|              | ? | | S |    -   |=> can support up to [ 17] logic PT(s)
 5|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
 6|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
 7|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
 8|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
 9|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
10|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
11|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
12|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
13|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
14|              | ? | | S |    -   |=> can support up to [ 15] logic PT(s)
15|              | ? | | S |    -   |=> can support up to [ 10] logic PT(s)
---------------------------------------------------------------------------
===========================================================================
	< Block [K] >	Node-Pin Assignments
===========================================================================
 + Macrocell Number
 | Node Fixed(*)------+
 |      Sig Type---+  |  to |  Block [K] IO Pin  |   Device Pin
 |  Signal Name    |  | pin |      Numbers       |     Numbers
_|_________________|__|_____|____________________|________________________
 0|        DSPSRD|OUT| | => |(  5)   6    7    0 |(109) 108  107  114 
 1|        DSPSCK|OUT| | => |   5 (  6)   7    0 | 109 (108) 107  114 
 2|           WD0|OUT| | => |   6 (  7)   0    1 | 108 (107) 114  113 
 3|           SH3|NOD| | => |   6    7    0    1 | 108  107  114  113 
 4|              | ? | | => |   7    0    1    2 | 107  114  113  112 
 5|              | ? | | => |   7    0    1    2 | 107  114  113  112 
 6|              | ? | | => |   0    1    2    3 | 114  113  112  111 
 7|              | ? | | => |   0    1    2    3 | 114  113  112  111 
 8|              | ? | | => |   1    2    3    4 | 113  112  111  110 
 9|              | ? | | => |   1    2    3    4 | 113  112  111  110 
10|              | ? | | => |   2    3    4    5 | 112  111  110  109 
11|              | ? | | => |   2    3    4    5 | 112  111  110  109 
12|              | ? | | => |   3    4    5    6 | 111  110  109  108 
13|              | ? | | => |   3    4    5    6 | 111  110  109  108 
14|              | ? | | => |   4    5    6    7 | 110  109  108  107 
15|              | ? | | => |   4    5    6    7 | 110  109  108  107 
---------------------------------------------------------------------------
===========================================================================
	< Block [K] >	IO-to-Node Pin Mapping
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Node Destinations Via Output Matrix
_|_________________|__|___|_____|___________________________________________
 0|              | ? | |114| => |   0    1    2    3    4    5    6    7 
 1|              | ? | |113| => |   2    3    4    5    6    7    8    9 
 2|          RDC0|INP| |112| => |   4    5    6    7    8    9   10   11 
 3|          RDC6|INP| |111| => |   6    7    8    9   10   11   12   13 
 4|          RDD4|INP| |110| => |   8    9   10   11   12   13   14   15 
 5|        DSPSRD|OUT| |109| => |  10   11   12   13   14   15  ( 0)   1 
 6|        DSPSCK|OUT| |108| => |  12   13   14   15    0  ( 1)   2    3 
 7|           WD0|OUT| |107| => |  14   15    0    1  ( 2)   3    4    5 
---------------------------------------------------------------------------
===========================================================================
	< Block [K] >	IO/Node and IO/Input Macrocell Pairing Table
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Input Macrocell and Node Pairs
_|_________________|__|___|_____|__________________________________________
 0|              | ? | |114| => | Input macrocell   [             -]
 1|              | ? | |113| => | Input macrocell   [             -]
 2|          RDC0|INP| |112| => | Input macrocell   [          RPC0]
 3|          RDC6|INP| |111| => | Input macrocell   [          RPC6]
 4|          RDD4|INP| |110| => | Input macrocell   [          RPD4]
 5|        DSPSRD|OUT| |109| => | Input macrocell   [             -]
 6|        DSPSCK|OUT| |108| => | Input macrocell   [             -]
 7|           WD0|OUT| |107| => | Input macrocell   [             -]
---------------------------------------------------------------------------
===========================================================================
	< Block [K] >	Input Multiplexer (IMX) Assignments
===========================================================================
           +----- IO pin/Input Register, or Macrocell
IMX No.    |    +---- Block IO Pin or Macrocell Number
   |       |    |  MACHXL Node/    +-- Signal using the Pin or Macrocell
   |       |    |  Pin Number      |      +- Signal Fixed (*) to Pin/Mcell
   |       |    |   |  Sig Type    |      | +- Feedback Required
---|-------|----|---|---|----------|------|-|------------------------------
IMX  0	[IOpin  0 |114|                 -| | ]
	[RegIn  0 |338|                 -| | ]
	[MCell  0 |162|OUT         DSPSRD| | ]
	[MCell  1 |163|OUT         DSPSCK| | ]

IMX  1	[IOpin  1 |113|                 -| | ]
	[RegIn  1 |339|                 -| | ]
	[MCell  2 |164|OUT            WD0| | ]
	[MCell  3 |165|NOD            SH3| |*]

IMX  2	[IOpin  2 |112|INP           RDC0| | ]
	[RegIn  2 |340|Rin           RPC0| |*] paired w/[          RDC0]
	[MCell  4 |166|                 -| | ]
	[MCell  5 |167|                 -| | ]

IMX  3	[IOpin  3 |111|INP           RDC6| | ]
	[RegIn  3 |341|Rin           RPC6| |*] paired w/[          RDC6]
	[MCell  6 |168|                 -| | ]
	[MCell  7 |169|                 -| | ]

IMX  4	[IOpin  4 |110|INP           RDD4| | ]
	[RegIn  4 |342|Rin           RPD4| |*] paired w/[          RDD4]
	[MCell  8 |170|                 -| | ]
	[MCell  9 |171|                 -| | ]

IMX  5	[IOpin  5 |109|OUT         DSPSRD| | ]
	[RegIn  5 |343|                 -| | ]
	[MCell 10 |172|                 -| | ]
	[MCell 11 |173|                 -| | ]

IMX  6	[IOpin  6 |108|OUT         DSPSCK| | ]
	[RegIn  6 |344|                 -| | ]
	[MCell 12 |174|                 -| | ]
	[MCell 13 |175|                 -| | ]

IMX  7	[IOpin  7 |107|OUT            WD0| | ]
	[RegIn  7 |345|                 -| | ]
	[MCell 14 |176|                 -| | ]
	[MCell 15 |177|                 -| | ]
---------------------------------------------------------------------------
===========================================================================
	< Block [K] >	Logic Array Fan-in
===========================================================================

  +- Central Switch Matrix No.
  |          Signal       Source     MACHXL Node/Pin Numbers
--|--|-----------------------------|---------------------------------------
Mux00|        SWINDSP   Mcell H  9 |  123
Mux01|            SH2   Mcell E 12 |   78
Mux02|           SHD0   Mcell D  1 |   51
Mux03|            PGO   Mcell E  4 |   70
Mux04|            ...         ...  |
Mux05|            ...         ...  |
Mux06|          SHCLK   Mcell E  2 |   68
Mux07|       INPSDATA   Mcell C 10 |   44
Mux08|            ...         ...  |
Mux09|            NGO   Mcell E  3 |   69
Mux10|       SWDIGOUT   Mcell J  4 |  150
Mux11|          WAIT3   Mcell L  2 |  180
Mux12|         DAHLPA   Mcell N  0 |  210
Mux13|        SWONDSP   Mcell C  6 |   40
Mux14|        INPSCLK   Mcell E  1 |   67
Mux15|            ...         ...  |
Mux16|            ...         ...  |
Mux17|            ...         ...  |
Mux18|            ...         ...  |
Mux19|            ...         ...  |
Mux20|            ...         ...  |
Mux21|            ...         ...  |
Mux22|            ...         ...  |
Mux23|           SHD8   Mcell A 11 |   13
Mux24|            ...         ...  |
Mux25|            ...         ...  |
Mux26|            ...         ...  |
Mux27|            ...         ...  |
Mux28|            ...         ...  |
Mux29|            ...         ...  |
Mux30|            ...         ...  |
Mux31|            ...         ...  |
Mux32|            ...         ...  |
Mux33|            ...         ...  |
---------------------------------------------------------------------------
===========================================================================
	< Block [L] >	Macrocell (MCell) Cluster Assignments
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+  +--- Macrocell PT Cluster Size
 |      Sync/Async-------+   |     |  |    Cluster to Mcell Assignment
 |   Node Fixed(*)----+  |   |     |  |      |   +- XOR PT Size
 |        Sig Type-+  |  |   |     |  |      |   |  XOR to Mcell Assignment
 |  Signal Name    |  |  |   |     |  |      |   |          |
_|_________________|__|__|___|_____|__|______|___|__________|______________
 0|         PUFRD| IO| | S | 6      | 4 to [ 0]| 1 XOR to [ 0] as logic PT
 1|      PLAYCLKO| IO| | S | 1      | 4 to [ 0]| 1 XOR to [ 1] for 1 PT sig
 2|         WAIT3|NOD| | S | 1      | 4 free   | 1 XOR to [ 2] for 1 PT sig
 3|          SHD6|NOD| | A | 1      | 2 free   | 1 XOR to [ 3] for 1 PT sig
 4|          SHD7|NOD| | A | 1      | 2 free   | 1 XOR to [ 4] for 1 PT sig
 5|         WAIT4|NOD| | S | 1      | 4 free   | 1 XOR to [ 5] for 1 PT sig
 6|              | ? | | S |    -   | 4 free   | 1 XOR free
 7|              | ? | | S |    -   | 4 free   | 1 XOR free
 8|              | ? | | S |    -   | 4 free   | 1 XOR free
 9|              | ? | | S |    -   | 4 free   | 1 XOR free
10|              | ? | | S |    -   | 4 free   | 1 XOR free
11|              | ? | | S |    -   | 4 free   | 1 XOR free
12|              | ? | | S |    -   | 4 free   | 1 XOR free
13|              | ? | | S |    -   | 4 free   | 1 XOR free
14|              | ? | | S |    -   | 4 free   | 1 XOR free
15|              | ? | | S |    -   | 4 free   | 1 XOR free
---------------------------------------------------------------------------
===========================================================================
	< Block [L] >	Maximum PT Capacity
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+
 |      Sync/Async-------+   |     |
 |   Node Fixed(*)----+  |   |     |
 |        Sig Type-+  |  |   |     |
 |  Signal Name    |  |  |   |     |     Maximum PT Capacity
_|_________________|__|__|___|_____|_______________________________________
 0|         PUFRD| IO| | S | 6      |=> can support up to [ 13] logic PT(s)
 1|      PLAYCLKO| IO| | S | 1      |=> can support up to [  7] logic PT(s)
 2|         WAIT3|NOD| | S | 1      |=> can support up to [  9] logic PT(s)
 3|          SHD6|NOD| | A | 1      |=> can support up to [ 13] logic PT(s)
 4|          SHD7|NOD| | A | 1      |=> can support up to [ 14] logic PT(s)
 5|         WAIT4|NOD| | S | 1      |=> can support up to [ 17] logic PT(s)
 6|              | ? | | S |    -   |=> can support up to [ 19] logic PT(s)
 7|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
 8|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
 9|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
10|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
11|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
12|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
13|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
14|              | ? | | S |    -   |=> can support up to [ 15] logic PT(s)
15|              | ? | | S |    -   |=> can support up to [ 10] logic PT(s)
---------------------------------------------------------------------------
===========================================================================
	< Block [L] >	Node-Pin Assignments
===========================================================================
 + Macrocell Number
 | Node Fixed(*)------+
 |      Sig Type---+  |  to |  Block [L] IO Pin  |   Device Pin
 |  Signal Name    |  | pin |      Numbers       |     Numbers
_|_________________|__|_____|____________________|________________________
 0|         PUFRD| IO| | => |(  5)   6    7    0 |(119) 118  117  124 
 1|      PLAYCLKO| IO| | => |   5 (  6)   7    0 | 119 (118) 117  124 
 2|         WAIT3|NOD| | => |   6    7    0    1 | 118  117  124  123 
 3|          SHD6|NOD| | => |   6    7    0    1 | 118  117  124  123 
 4|          SHD7|NOD| | => |   7    0    1    2 | 117  124  123  122 
 5|         WAIT4|NOD| | => |   7    0    1    2 | 117  124  123  122 
 6|              | ? | | => |   0    1    2    3 | 124  123  122  121 
 7|              | ? | | => |   0    1    2    3 | 124  123  122  121 
 8|              | ? | | => |   1    2    3    4 | 123  122  121  120 
 9|              | ? | | => |   1    2    3    4 | 123  122  121  120 
10|              | ? | | => |   2    3    4    5 | 122  121  120  119 
11|              | ? | | => |   2    3    4    5 | 122  121  120  119 
12|              | ? | | => |   3    4    5    6 | 121  120  119  118 
13|              | ? | | => |   3    4    5    6 | 121  120  119  118 
14|              | ? | | => |   4    5    6    7 | 120  119  118  117 
15|              | ? | | => |   4    5    6    7 | 120  119  118  117 
---------------------------------------------------------------------------
===========================================================================
	< Block [L] >	IO-to-Node Pin Mapping
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Node Destinations Via Output Matrix
_|_________________|__|___|_____|___________________________________________
 0|              | ? | |124| => |   0    1    2    3    4    5    6    7 
 1|              | ? | |123| => |   2    3    4    5    6    7    8    9 
 2|              | ? | |122| => |   4    5    6    7    8    9   10   11 
 3|              | ? | |121| => |   6    7    8    9   10   11   12   13 
 4|              | ? | |120| => |   8    9   10   11   12   13   14   15 
 5|         PUFRD| IO| |119| => |  10   11   12   13   14   15  ( 0)   1 
 6|      PLAYCLKO| IO| |118| => |  12   13   14   15    0  ( 1)   2    3 
 7|              | ? | |117| => |  14   15    0    1    2    3    4    5 
---------------------------------------------------------------------------
===========================================================================
	< Block [L] >	IO/Node and IO/Input Macrocell Pairing Table
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Input Macrocell and Node Pairs
_|_________________|__|___|_____|__________________________________________
 0|              | ? | |124| => | Input macrocell   [             -]
 1|              | ? | |123| => | Input macrocell   [             -]
 2|              | ? | |122| => | Input macrocell   [             -]
 3|              | ? | |121| => | Input macrocell   [             -]
 4|              | ? | |120| => | Input macrocell   [             -]
 5|         PUFRD| IO| |119| => | Input macrocell   [             -]
 6|      PLAYCLKO| IO| |118| => | Input macrocell   [             -]
 7|              | ? | |117| => | Input macrocell   [             -]
---------------------------------------------------------------------------
===========================================================================
	< Block [L] >	Input Multiplexer (IMX) Assignments
===========================================================================
           +----- IO pin/Input Register, or Macrocell
IMX No.    |    +---- Block IO Pin or Macrocell Number
   |       |    |  MACHXL Node/    +-- Signal using the Pin or Macrocell
   |       |    |  Pin Number      |      +- Signal Fixed (*) to Pin/Mcell
   |       |    |   |  Sig Type    |      | +- Feedback Required
---|-------|----|---|---|----------|------|-|------------------------------
IMX  0	[IOpin  0 |124|                 -| | ]
	[RegIn  0 |346|                 -| | ]
	[MCell  0 |178| IO          PUFRD| | ]
	[MCell  1 |179| IO       PLAYCLKO| | ]

IMX  1	[IOpin  1 |123|                 -| | ]
	[RegIn  1 |347|                 -| | ]
	[MCell  2 |180|NOD          WAIT3| |*]
	[MCell  3 |181|NOD           SHD6| |*]

IMX  2	[IOpin  2 |122|                 -| | ]
	[RegIn  2 |348|                 -| | ]
	[MCell  4 |182|NOD           SHD7| |*]
	[MCell  5 |183|NOD          WAIT4| |*]

IMX  3	[IOpin  3 |121|                 -| | ]
	[RegIn  3 |349|                 -| | ]
	[MCell  6 |184|                 -| | ]
	[MCell  7 |185|                 -| | ]

IMX  4	[IOpin  4 |120|                 -| | ]
	[RegIn  4 |350|                 -| | ]
	[MCell  8 |186|                 -| | ]
	[MCell  9 |187|                 -| | ]

IMX  5	[IOpin  5 |119| IO          PUFRD| |*]
	[RegIn  5 |351|                 -| | ]
	[MCell 10 |188|                 -| | ]
	[MCell 11 |189|                 -| | ]

IMX  6	[IOpin  6 |118| IO       PLAYCLKO| |*]
	[RegIn  6 |352|                 -| | ]
	[MCell 12 |190|                 -| | ]
	[MCell 13 |191|                 -| | ]

IMX  7	[IOpin  7 |117|                 -| | ]
	[RegIn  7 |353|                 -| | ]
	[MCell 14 |192|                 -| | ]
	[MCell 15 |193|                 -| | ]
---------------------------------------------------------------------------
===========================================================================
	< Block [L] >	Logic Array Fan-in
===========================================================================

  +- Central Switch Matrix No.
  |          Signal       Source     MACHXL Node/Pin Numbers
--|--|-----------------------------|---------------------------------------
Mux00|          WAIT2   Mcell F  6 |   88
Mux01|       WRFERTIG   Mcell F  5 |   87
Mux02|        INPSCLK   Mcell E  1 |   67
Mux03|             Z3   Mcell M  0 |  194
Mux04|            ...         ...  |
Mux05|             Z5   Mcell O  4 |  230
Mux06|           SHD6   Mcell L  3 |  181
Mux07|            RP8  RegInp I  0 |  322
Mux08|            RP9   Mcell H 10 |  124
Mux09|            ...         ...  |
Mux10|            ...         ...  |
Mux11|          WAIT3   Mcell L  2 |  180
Mux12|            ...         ...  |
Mux13|         BWAIT3   Mcell E  6 |   72
Mux14|             Z1   Mcell H  8 |  122
Mux15|           SHD5   Mcell C 12 |   46
Mux16|            ...         ...  |
Mux17|             Z4   Mcell O  2 |  228
Mux18|          PUFRD  IO Pin L  5 |  119
Mux19|            ...         ...  |
Mux20|            ...         ...  |
Mux21|            ...         ...  |
Mux22|             Z2   Mcell O  3 |  229
Mux23|            ...         ...  |
Mux24|            ...         ...  |
Mux25|            ...         ...  |
Mux26|            ...         ...  |
Mux27|            ...         ...  |
Mux28|            ...         ...  |
Mux29|            ...         ...  |
Mux30|            ...         ...  |
Mux31|            ...         ...  |
Mux32|            ...         ...  |
Mux33|            ...         ...  |
---------------------------------------------------------------------------
===========================================================================
	< Block [M] >	Macrocell (MCell) Cluster Assignments
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+  +--- Macrocell PT Cluster Size
 |      Sync/Async-------+   |     |  |    Cluster to Mcell Assignment
 |   Node Fixed(*)----+  |   |     |  |      |   +- XOR PT Size
 |        Sig Type-+  |  |   |     |  |      |   |  XOR to Mcell Assignment
 |  Signal Name    |  |  |   |     |  |      |   |          |
_|_________________|__|__|___|_____|__|______|___|__________|______________
 0|            Z3|NOD| | A | 1      | 2 free   | 1 XOR to [ 0] for 1 PT sig
 1|        DAHLPC|NOD| | S | 8      | 4 to [ 1]| 1 XOR to [ 1] as logic PT
 2|              | ? | | S |    -   | 4 to [ 1]| 1 XOR free
 3|              | ? | | S |    -   | 4 free   | 1 XOR free
 4|              | ? | | S |    -   | 4 free   | 1 XOR free
 5|              | ? | | S |    -   | 4 free   | 1 XOR free
 6|              | ? | | S |    -   | 4 free   | 1 XOR free
 7|              | ? | | S |    -   | 4 free   | 1 XOR free
 8|              | ? | | S |    -   | 4 free   | 1 XOR free
 9|              | ? | | S |    -   | 4 free   | 1 XOR free
10|              | ? | | S |    -   | 4 free   | 1 XOR free
11|              | ? | | S |    -   | 4 free   | 1 XOR free
12|              | ? | | S |    -   | 4 free   | 1 XOR free
13|              | ? | | S |    -   | 4 free   | 1 XOR free
14|              | ? | | S |    -   | 4 free   | 1 XOR free
15|              | ? | | S |    -   | 4 free   | 1 XOR free
---------------------------------------------------------------------------
===========================================================================
	< Block [M] >	Maximum PT Capacity
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+
 |      Sync/Async-------+   |     |
 |   Node Fixed(*)----+  |   |     |
 |        Sig Type-+  |  |   |     |
 |  Signal Name    |  |  |   |     |     Maximum PT Capacity
_|_________________|__|__|___|_____|_______________________________________
 0|            Z3|NOD| | A | 1      |=> can support up to [  3] logic PT(s)
 1|        DAHLPC|NOD| | S | 8      |=> can support up to [ 17] logic PT(s)
 2|              | ? | | S |    -   |=> can support up to [ 11] logic PT(s)
 3|              | ? | | S |    -   |=> can support up to [ 15] logic PT(s)
 4|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
 5|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
 6|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
 7|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
 8|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
 9|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
10|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
11|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
12|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
13|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
14|              | ? | | S |    -   |=> can support up to [ 15] logic PT(s)
15|              | ? | | S |    -   |=> can support up to [ 10] logic PT(s)
---------------------------------------------------------------------------
===========================================================================
	< Block [M] >	Node-Pin Assignments
===========================================================================
 + Macrocell Number
 | Node Fixed(*)------+
 |      Sig Type---+  |  to |  Block [M] IO Pin  |   Device Pin
 |  Signal Name    |  | pin |      Numbers       |     Numbers
_|_________________|__|_____|____________________|________________________
 0|            Z3|NOD| | => |   5    6    7    0 | 141  142  143  136 
 1|        DAHLPC|NOD| | => |   5    6    7    0 | 141  142  143  136 
 2|              | ? | | => |   6    7    0    1 | 142  143  136  137 
 3|              | ? | | => |   6    7    0    1 | 142  143  136  137 
 4|              | ? | | => |   7    0    1    2 | 143  136  137  138 
 5|              | ? | | => |   7    0    1    2 | 143  136  137  138 
 6|              | ? | | => |   0    1    2    3 | 136  137  138  139 
 7|              | ? | | => |   0    1    2    3 | 136  137  138  139 
 8|              | ? | | => |   1    2    3    4 | 137  138  139  140 
 9|              | ? | | => |   1    2    3    4 | 137  138  139  140 
10|              | ? | | => |   2    3    4    5 | 138  139  140  141 
11|              | ? | | => |   2    3    4    5 | 138  139  140  141 
12|              | ? | | => |   3    4    5    6 | 139  140  141  142 
13|              | ? | | => |   3    4    5    6 | 139  140  141  142 
14|              | ? | | => |   4    5    6    7 | 140  141  142  143 
15|              | ? | | => |   4    5    6    7 | 140  141  142  143 
---------------------------------------------------------------------------
===========================================================================
	< Block [M] >	IO-to-Node Pin Mapping
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Node Destinations Via Output Matrix
_|_________________|__|___|_____|___________________________________________
 0|          RDD2|INP| |136| => |   0    1    2    3    4    5    6    7 
 1|          RDC7|INP| |137| => |   2    3    4    5    6    7    8    9 
 2|          RDC4|INP| |138| => |   4    5    6    7    8    9   10   11 
 3|          RDB7|INP| |139| => |   6    7    8    9   10   11   12   13 
 4|          RDB2|INP| |140| => |   8    9   10   11   12   13   14   15 
 5|          RDA6|INP| |141| => |  10   11   12   13   14   15    0    1 
 6|          RDA4|INP| |142| => |  12   13   14   15    0    1    2    3 
 7|          RDA1|INP| |143| => |  14   15    0    1    2    3    4    5 
---------------------------------------------------------------------------
===========================================================================
	< Block [M] >	IO/Node and IO/Input Macrocell Pairing Table
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Input Macrocell and Node Pairs
_|_________________|__|___|_____|__________________________________________
 0|          RDD2|INP| |136| => | Input macrocell   [          RPD2]
 1|          RDC7|INP| |137| => | Input macrocell   [          RPC7]
 2|          RDC4|INP| |138| => | Input macrocell   [          RPC4]
 3|          RDB7|INP| |139| => | Input macrocell   [          RPB7]
 4|          RDB2|INP| |140| => | Input macrocell   [          RPB2]
 5|          RDA6|INP| |141| => | Input macrocell   [          RPA6]
 6|          RDA4|INP| |142| => | Input macrocell   [          RPA4]
 7|          RDA1|INP| |143| => | Input macrocell   [          RPA1]
---------------------------------------------------------------------------
===========================================================================
	< Block [M] >	Input Multiplexer (IMX) Assignments
===========================================================================
           +----- IO pin/Input Register, or Macrocell
IMX No.    |    +---- Block IO Pin or Macrocell Number
   |       |    |  MACHXL Node/    +-- Signal using the Pin or Macrocell
   |       |    |  Pin Number      |      +- Signal Fixed (*) to Pin/Mcell
   |       |    |   |  Sig Type    |      | +- Feedback Required
---|-------|----|---|---|----------|------|-|------------------------------
IMX  0	[IOpin  0 |136|INP           RDD2| | ]
	[RegIn  0 |354|Rin           RPD2| |*] paired w/[          RDD2]
	[MCell  0 |194|NOD             Z3| |*]
	[MCell  1 |195|NOD         DAHLPC| |*]

IMX  1	[IOpin  1 |137|INP           RDC7| | ]
	[RegIn  1 |355|Rin           RPC7| |*] paired w/[          RDC7]
	[MCell  2 |196|                 -| | ]
	[MCell  3 |197|                 -| | ]

IMX  2	[IOpin  2 |138|INP           RDC4| | ]
	[RegIn  2 |356|Rin           RPC4| |*] paired w/[          RDC4]
	[MCell  4 |198|                 -| | ]
	[MCell  5 |199|                 -| | ]

IMX  3	[IOpin  3 |139|INP           RDB7| | ]
	[RegIn  3 |357|Rin           RPB7| |*] paired w/[          RDB7]
	[MCell  6 |200|                 -| | ]
	[MCell  7 |201|                 -| | ]

IMX  4	[IOpin  4 |140|INP           RDB2| | ]
	[RegIn  4 |358|Rin           RPB2| |*] paired w/[          RDB2]
	[MCell  8 |202|                 -| | ]
	[MCell  9 |203|                 -| | ]

IMX  5	[IOpin  5 |141|INP           RDA6| | ]
	[RegIn  5 |359|Rin           RPA6| |*] paired w/[          RDA6]
	[MCell 10 |204|                 -| | ]
	[MCell 11 |205|                 -| | ]

IMX  6	[IOpin  6 |142|INP           RDA4| | ]
	[RegIn  6 |360|Rin           RPA4| |*] paired w/[          RDA4]
	[MCell 12 |206|                 -| | ]
	[MCell 13 |207|                 -| | ]

IMX  7	[IOpin  7 |143|INP           RDA1| | ]
	[RegIn  7 |361|Rin           RPA1| |*] paired w/[          RDA1]
	[MCell 14 |208|                 -| | ]
	[MCell 15 |209|                 -| | ]
---------------------------------------------------------------------------
===========================================================================
	< Block [M] >	Logic Array Fan-in
===========================================================================

  +- Central Switch Matrix No.
  |          Signal       Source     MACHXL Node/Pin Numbers
--|--|-----------------------------|---------------------------------------
Mux00|           RPC1  RegInp P  3 |  381
Mux01|            ...         ...  |
Mux02|        INPSCLK   Mcell E  1 |   67
Mux03|           RPC0  RegInp K  2 |  340
Mux04|          RESET   Input Pin  |   21
Mux05|            ...         ...  |
Mux06|             Z0   Mcell C  9 |   43
Mux07|           RPC4  RegInp M  2 |  356
Mux08|            ...         ...  |
Mux09|            ...         ...  |
Mux10|           RPC2  RegInp D  3 |  285
Mux11|            ...         ...  |
Mux12|            ...         ...  |
Mux13|            ...         ...  |
Mux14|             Z1   Mcell H  8 |  122
Mux15|            ...         ...  |
Mux16|           RPC5  RegInp D  4 |  286
Mux17|             Z4   Mcell O  2 |  228
Mux18|            ...         ...  |
Mux19|            ...         ...  |
Mux20|            ...         ...  |
Mux21|            ...         ...  |
Mux22|             Z2   Mcell O  3 |  229
Mux23|            ...         ...  |
Mux24|            ...         ...  |
Mux25|       SWDIGOUT   Mcell J  4 |  150
Mux26|           RPC6  RegInp K  3 |  341
Mux27|           RPC7  RegInp M  1 |  355
Mux28|            ...         ...  |
Mux29|            ...         ...  |
Mux30|            ...         ...  |
Mux31|           RPC3  RegInp P  4 |  382
Mux32|            ...         ...  |
Mux33|            ...         ...  |
---------------------------------------------------------------------------
===========================================================================
	< Block [N] >	Macrocell (MCell) Cluster Assignments
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+  +--- Macrocell PT Cluster Size
 |      Sync/Async-------+   |     |  |    Cluster to Mcell Assignment
 |   Node Fixed(*)----+  |   |     |  |      |   +- XOR PT Size
 |        Sig Type-+  |  |   |     |  |      |   |  XOR to Mcell Assignment
 |  Signal Name    |  |  |   |     |  |      |   |          |
_|_________________|__|__|___|_____|__|______|___|__________|______________
 0|        DAHLPA|NOD| | S | 8      | 4 to [ 0]| 1 XOR to [ 0] as logic PT
 1|              | ? | | S |    -   | 4 to [ 0]| 1 XOR free
 2|              | ? | | S |    -   | 4 free   | 1 XOR free
 3|              | ? | | S |    -   | 4 free   | 1 XOR free
 4|              | ? | | S |    -   | 4 free   | 1 XOR free
 5|              | ? | | S |    -   | 4 free   | 1 XOR free
 6|              | ? | | S |    -   | 4 free   | 1 XOR free
 7|              | ? | | S |    -   | 4 free   | 1 XOR free
 8|              | ? | | S |    -   | 4 free   | 1 XOR free
 9|              | ? | | S |    -   | 4 free   | 1 XOR free
10|              | ? | | S |    -   | 4 free   | 1 XOR free
11|              | ? | | S |    -   | 4 free   | 1 XOR free
12|              | ? | | S |    -   | 4 free   | 1 XOR free
13|              | ? | | S |    -   | 4 free   | 1 XOR free
14|              | ? | | S |    -   | 4 free   | 1 XOR free
15|              | ? | | S |    -   | 4 free   | 1 XOR free
---------------------------------------------------------------------------
===========================================================================
	< Block [N] >	Maximum PT Capacity
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+
 |      Sync/Async-------+   |     |
 |   Node Fixed(*)----+  |   |     |
 |        Sig Type-+  |  |   |     |
 |  Signal Name    |  |  |   |     |     Maximum PT Capacity
_|_________________|__|__|___|_____|_______________________________________
 0|        DAHLPA|NOD| | S | 8      |=> can support up to [ 15] logic PT(s)
 1|              | ? | | S |    -   |=> can support up to [ 11] logic PT(s)
 2|              | ? | | S |    -   |=> can support up to [ 15] logic PT(s)
 3|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
 4|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
 5|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
 6|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
 7|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
 8|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
 9|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
10|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
11|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
12|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
13|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
14|              | ? | | S |    -   |=> can support up to [ 15] logic PT(s)
15|              | ? | | S |    -   |=> can support up to [ 10] logic PT(s)
---------------------------------------------------------------------------
===========================================================================
	< Block [N] >	Node-Pin Assignments
===========================================================================
 + Macrocell Number
 | Node Fixed(*)------+
 |      Sig Type---+  |  to |  Block [N] IO Pin  |   Device Pin
 |  Signal Name    |  | pin |      Numbers       |     Numbers
_|_________________|__|_____|____________________|________________________
 0|        DAHLPA|NOD| | => |   5    6    7    0 | 151  152  153  146 
 1|              | ? | | => |   5    6    7    0 | 151  152  153  146 
 2|              | ? | | => |   6    7    0    1 | 152  153  146  147 
 3|              | ? | | => |   6    7    0    1 | 152  153  146  147 
 4|              | ? | | => |   7    0    1    2 | 153  146  147  148 
 5|              | ? | | => |   7    0    1    2 | 153  146  147  148 
 6|              | ? | | => |   0    1    2    3 | 146  147  148  149 
 7|              | ? | | => |   0    1    2    3 | 146  147  148  149 
 8|              | ? | | => |   1    2    3    4 | 147  148  149  150 
 9|              | ? | | => |   1    2    3    4 | 147  148  149  150 
10|              | ? | | => |   2    3    4    5 | 148  149  150  151 
11|              | ? | | => |   2    3    4    5 | 148  149  150  151 
12|              | ? | | => |   3    4    5    6 | 149  150  151  152 
13|              | ? | | => |   3    4    5    6 | 149  150  151  152 
14|              | ? | | => |   4    5    6    7 | 150  151  152  153 
15|              | ? | | => |   4    5    6    7 | 150  151  152  153 
---------------------------------------------------------------------------
===========================================================================
	< Block [N] >	Input Multiplexer (IMX) Assignments
===========================================================================
           +----- IO pin/Input Register, or Macrocell
IMX No.    |    +---- Block IO Pin or Macrocell Number
   |       |    |  MACHXL Node/    +-- Signal using the Pin or Macrocell
   |       |    |  Pin Number      |      +- Signal Fixed (*) to Pin/Mcell
   |       |    |   |  Sig Type    |      | +- Feedback Required
---|-------|----|---|---|----------|------|-|------------------------------
IMX  0	[IOpin  0 |146|                 -| | ]
	[RegIn  0 |362|                 -| | ]
	[MCell  0 |210|NOD         DAHLPA| |*]
	[MCell  1 |211|                 -| | ]

IMX  1	[IOpin  1 |147|                 -| | ]
	[RegIn  1 |363|                 -| | ]
	[MCell  2 |212|                 -| | ]
	[MCell  3 |213|                 -| | ]

IMX  2	[IOpin  2 |148|                 -| | ]
	[RegIn  2 |364|                 -| | ]
	[MCell  4 |214|                 -| | ]
	[MCell  5 |215|                 -| | ]

IMX  3	[IOpin  3 |149|                 -| | ]
	[RegIn  3 |365|                 -| | ]
	[MCell  6 |216|                 -| | ]
	[MCell  7 |217|                 -| | ]

IMX  4	[IOpin  4 |150|                 -| | ]
	[RegIn  4 |366|                 -| | ]
	[MCell  8 |218|                 -| | ]
	[MCell  9 |219|                 -| | ]

IMX  5	[IOpin  5 |151|                 -| | ]
	[RegIn  5 |367|                 -| | ]
	[MCell 10 |220|                 -| | ]
	[MCell 11 |221|                 -| | ]

IMX  6	[IOpin  6 |152|                 -| | ]
	[RegIn  6 |368|                 -| | ]
	[MCell 12 |222|                 -| | ]
	[MCell 13 |223|                 -| | ]

IMX  7	[IOpin  7 |153|                 -| | ]
	[RegIn  7 |369|                 -| | ]
	[MCell 14 |224|                 -| | ]
	[MCell 15 |225|                 -| | ]
---------------------------------------------------------------------------
===========================================================================
	< Block [N] >	Logic Array Fan-in
===========================================================================

  +- Central Switch Matrix No.
  |          Signal       Source     MACHXL Node/Pin Numbers
--|--|-----------------------------|---------------------------------------
Mux00|             Z2   Mcell O  3 |  229
Mux01|           RPA1  RegInp M  7 |  361
Mux02|           RPA0  RegInp P  0 |  378
Mux03|            ...         ...  |
Mux04|           RPA5  RegInp D  0 |  282
Mux05|            ...         ...  |
Mux06|             Z0   Mcell C  9 |   43
Mux07|            ...         ...  |
Mux08|           RPA3  RegInp I  7 |  329
Mux09|            ...         ...  |
Mux10|       SWDIGOUT   Mcell J  4 |  150
Mux11|           RPA4  RegInp M  6 |  360
Mux12|           RPA2  RegInp P  1 |  379
Mux13|            ...         ...  |
Mux14|           RPA7  RegInp I  6 |  328
Mux15|            ...         ...  |
Mux16|            ...         ...  |
Mux17|             Z4   Mcell O  2 |  228
Mux18|            ...         ...  |
Mux19|            ...         ...  |
Mux20|            ...         ...  |
Mux21|            ...         ...  |
Mux22|            ...         ...  |
Mux23|            ...         ...  |
Mux24|            ...         ...  |
Mux25|           RPA6  RegInp M  5 |  359
Mux26|            ...         ...  |
Mux27|            ...         ...  |
Mux28|            ...         ...  |
Mux29|            ...         ...  |
Mux30|            ...         ...  |
Mux31|             Z1   Mcell H  8 |  122
Mux32|            ...         ...  |
Mux33|            ...         ...  |
---------------------------------------------------------------------------
===========================================================================
	< Block [O] >	Macrocell (MCell) Cluster Assignments
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+  +--- Macrocell PT Cluster Size
 |      Sync/Async-------+   |     |  |    Cluster to Mcell Assignment
 |   Node Fixed(*)----+  |   |     |  |      |   +- XOR PT Size
 |        Sig Type-+  |  |   |     |  |      |   |  XOR to Mcell Assignment
 |  Signal Name    |  |  |   |     |  |      |   |          |
_|_________________|__|__|___|_____|__|______|___|__________|______________
 0|      VOLDATAI| IO| | S | 1      | 4 free   | 1 XOR to [ 0] for 1 PT sig
 1|      AESDATAO|OUT| | S | 1      | 4 free   | 1 XOR to [ 1] for 1 PT sig
 2|            Z4|NOD| | A | 1      | 2 free   | 1 XOR to [ 2] for 1 PT sig
 3|            Z2|NOD| | A | 1      | 2 free   | 1 XOR to [ 3] for 1 PT sig
 4|            Z5|NOD| | A | 1      | 2 free   | 1 XOR to [ 4] for 1 PT sig
 5|              | ? | | S |    -   | 4 free   | 1 XOR free
 6|              | ? | | S |    -   | 4 free   | 1 XOR free
 7|              | ? | | S |    -   | 4 free   | 1 XOR free
 8|              | ? | | S |    -   | 4 free   | 1 XOR free
 9|              | ? | | S |    -   | 4 free   | 1 XOR free
10|              | ? | | S |    -   | 4 free   | 1 XOR free
11|              | ? | | S |    -   | 4 free   | 1 XOR free
12|              | ? | | S |    -   | 4 free   | 1 XOR free
13|              | ? | | S |    -   | 4 free   | 1 XOR free
14|              | ? | | S |    -   | 4 free   | 1 XOR free
15|              | ? | | S |    -   | 4 free   | 1 XOR free
---------------------------------------------------------------------------
===========================================================================
	< Block [O] >	Maximum PT Capacity
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+
 |      Sync/Async-------+   |     |
 |   Node Fixed(*)----+  |   |     |
 |        Sig Type-+  |  |   |     |
 |  Signal Name    |  |  |   |     |     Maximum PT Capacity
_|_________________|__|__|___|_____|_______________________________________
 0|      VOLDATAI| IO| | S | 1      |=> can support up to [ 11] logic PT(s)
 1|      AESDATAO|OUT| | S | 1      |=> can support up to [ 13] logic PT(s)
 2|            Z4|NOD| | A | 1      |=> can support up to [ 11] logic PT(s)
 3|            Z2|NOD| | A | 1      |=> can support up to [ 12] logic PT(s)
 4|            Z5|NOD| | A | 1      |=> can support up to [ 15] logic PT(s)
 5|              | ? | | S |    -   |=> can support up to [ 17] logic PT(s)
 6|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
 7|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
 8|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
 9|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
10|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
11|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
12|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
13|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
14|              | ? | | S |    -   |=> can support up to [ 15] logic PT(s)
15|              | ? | | S |    -   |=> can support up to [ 10] logic PT(s)
---------------------------------------------------------------------------
===========================================================================
	< Block [O] >	Node-Pin Assignments
===========================================================================
 + Macrocell Number
 | Node Fixed(*)------+
 |      Sig Type---+  |  to |  Block [O] IO Pin  |   Device Pin
 |  Signal Name    |  | pin |      Numbers       |     Numbers
_|_________________|__|_____|____________________|________________________
 0|      VOLDATAI| IO| | => |(  5)   6    7    0 |(160) 159  158  165 
 1|      AESDATAO|OUT| | => |   5 (  6)   7    0 | 160 (159) 158  165 
 2|            Z4|NOD| | => |   6    7    0    1 | 159  158  165  164 
 3|            Z2|NOD| | => |   6    7    0    1 | 159  158  165  164 
 4|            Z5|NOD| | => |   7    0    1    2 | 158  165  164  163 
 5|              | ? | | => |   7    0    1    2 | 158  165  164  163 
 6|              | ? | | => |   0    1    2    3 | 165  164  163  162 
 7|              | ? | | => |   0    1    2    3 | 165  164  163  162 
 8|              | ? | | => |   1    2    3    4 | 164  163  162  161 
 9|              | ? | | => |   1    2    3    4 | 164  163  162  161 
10|              | ? | | => |   2    3    4    5 | 163  162  161  160 
11|              | ? | | => |   2    3    4    5 | 163  162  161  160 
12|              | ? | | => |   3    4    5    6 | 162  161  160  159 
13|              | ? | | => |   3    4    5    6 | 162  161  160  159 
14|              | ? | | => |   4    5    6    7 | 161  160  159  158 
15|              | ? | | => |   4    5    6    7 | 161  160  159  158 
---------------------------------------------------------------------------
===========================================================================
	< Block [O] >	IO-to-Node Pin Mapping
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Node Destinations Via Output Matrix
_|_________________|__|___|_____|___________________________________________
 0|              | ? | |165| => |   0    1    2    3    4    5    6    7 
 1|              | ? | |164| => |   2    3    4    5    6    7    8    9 
 2|              | ? | |163| => |   4    5    6    7    8    9   10   11 
 3|              | ? | |162| => |   6    7    8    9   10   11   12   13 
 4|              | ? | |161| => |   8    9   10   11   12   13   14   15 
 5|      VOLDATAI| IO| |160| => |  10   11   12   13   14   15  ( 0)   1 
 6|      AESDATAO|OUT| |159| => |  12   13   14   15    0  ( 1)   2    3 
 7|              | ? | |158| => |  14   15    0    1    2    3    4    5 
---------------------------------------------------------------------------
===========================================================================
	< Block [O] >	IO/Node and IO/Input Macrocell Pairing Table
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Input Macrocell and Node Pairs
_|_________________|__|___|_____|__________________________________________
 0|              | ? | |165| => | Input macrocell   [             -]
 1|              | ? | |164| => | Input macrocell   [             -]
 2|              | ? | |163| => | Input macrocell   [             -]
 3|              | ? | |162| => | Input macrocell   [             -]
 4|              | ? | |161| => | Input macrocell   [             -]
 5|      VOLDATAI| IO| |160| => | Input macrocell   [             -]
  |              |   | |   |    | IO paired w/ node [   RN_VOLDATAI]
 6|      AESDATAO|OUT| |159| => | Input macrocell   [             -]
 7|              | ? | |158| => | Input macrocell   [             -]
---------------------------------------------------------------------------
===========================================================================
	< Block [O] >	Input Multiplexer (IMX) Assignments
===========================================================================
           +----- IO pin/Input Register, or Macrocell
IMX No.    |    +---- Block IO Pin or Macrocell Number
   |       |    |  MACHXL Node/    +-- Signal using the Pin or Macrocell
   |       |    |  Pin Number      |      +- Signal Fixed (*) to Pin/Mcell
   |       |    |   |  Sig Type    |      | +- Feedback Required
---|-------|----|---|---|----------|------|-|------------------------------
IMX  0	[IOpin  0 |165|                 -| | ]
	[RegIn  0 |370|                 -| | ]
	[MCell  0 |226|NOD    RN_VOLDATAI| |*] paired w/[      VOLDATAI]
	[MCell  1 |227|OUT       AESDATAO| | ]

IMX  1	[IOpin  1 |164|                 -| | ]
	[RegIn  1 |371|                 -| | ]
	[MCell  2 |228|NOD             Z4| |*]
	[MCell  3 |229|NOD             Z2| |*]

IMX  2	[IOpin  2 |163|                 -| | ]
	[RegIn  2 |372|                 -| | ]
	[MCell  4 |230|NOD             Z5| |*]
	[MCell  5 |231|                 -| | ]

IMX  3	[IOpin  3 |162|                 -| | ]
	[RegIn  3 |373|                 -| | ]
	[MCell  6 |232|                 -| | ]
	[MCell  7 |233|                 -| | ]

IMX  4	[IOpin  4 |161|                 -| | ]
	[RegIn  4 |374|                 -| | ]
	[MCell  8 |234|                 -| | ]
	[MCell  9 |235|                 -| | ]

IMX  5	[IOpin  5 |160| IO       VOLDATAI| | ] paired w/[   RN_VOLDATAI]
	[RegIn  5 |375|                 -| | ]
	[MCell 10 |236|                 -| | ]
	[MCell 11 |237|                 -| | ]

IMX  6	[IOpin  6 |159|OUT       AESDATAO| | ]
	[RegIn  6 |376|                 -| | ]
	[MCell 12 |238|                 -| | ]
	[MCell 13 |239|                 -| | ]

IMX  7	[IOpin  7 |158|                 -| | ]
	[RegIn  7 |377|                 -| | ]
	[MCell 14 |240|                 -| | ]
	[MCell 15 |241|                 -| | ]
---------------------------------------------------------------------------
===========================================================================
	< Block [O] >	Logic Array Fan-in
===========================================================================

  +- Central Switch Matrix No.
  |          Signal       Source     MACHXL Node/Pin Numbers
--|--|-----------------------------|---------------------------------------
Mux00|             D4  IO Pin E  0 |   32
Mux01|            ...         ...  |
Mux02|        INPSCLK   Mcell E  1 |   67
Mux03|             Z3   Mcell M  0 |  194
Mux04|          RESET   Input Pin  |   21
Mux05|            ...         ...  |
Mux06|             Z0   Mcell C  9 |   43
Mux07|            ...         ...  |
Mux08|            ...         ...  |
Mux09|            ...         ...  |
Mux10|            ...         ...  |
Mux11|            ...         ...  |
Mux12|            ...         ...  |
Mux13|            ...         ...  |
Mux14|             Z1   Mcell H  8 |  122
Mux15|            ...         ...  |
Mux16|            ...         ...  |
Mux17|             Z4   Mcell O  2 |  228
Mux18|            ...         ...  |
Mux19|            ...         ...  |
Mux20|       DA_SDATA  IO Pin D  5 |   15
Mux21|            ...         ...  |
Mux22|             Z2   Mcell O  3 |  229
Mux23|            ...         ...  |
Mux24|            ...         ...  |
Mux25|            ...         ...  |
Mux26|            ...         ...  |
Mux27|            ...         ...  |
Mux28|            ...         ...  |
Mux29|            ...         ...  |
Mux30|            ...         ...  |
Mux31|            ...         ...  |
Mux32|            ...         ...  |
Mux33|            ...         ...  |
---------------------------------------------------------------------------
===========================================================================
	< Block [P] >	Macrocell (MCell) Cluster Assignments
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+  +--- Macrocell PT Cluster Size
 |      Sync/Async-------+   |     |  |    Cluster to Mcell Assignment
 |   Node Fixed(*)----+  |   |     |  |      |   +- XOR PT Size
 |        Sig Type-+  |  |   |     |  |      |   |  XOR to Mcell Assignment
 |  Signal Name    |  |  |   |     |  |      |   |          |
_|_________________|__|__|___|_____|__|______|___|__________|______________
 0|      AESMCLKO|OUT| | S | 6      | 4 to [ 0]| 1 XOR to [ 0] as logic PT
 1|              | ? | | S |    -   | 4 to [ 0]| 1 XOR free
 2|              | ? | | S |    -   | 4 free   | 1 XOR free
 3|              | ? | | S |    -   | 4 free   | 1 XOR free
 4|              | ? | | S |    -   | 4 free   | 1 XOR free
 5|              | ? | | S |    -   | 4 free   | 1 XOR free
 6|              | ? | | S |    -   | 4 free   | 1 XOR free
 7|              | ? | | S |    -   | 4 free   | 1 XOR free
 8|              | ? | | S |    -   | 4 free   | 1 XOR free
 9|              | ? | | S |    -   | 4 free   | 1 XOR free
10|              | ? | | S |    -   | 4 free   | 1 XOR free
11|              | ? | | S |    -   | 4 free   | 1 XOR free
12|              | ? | | S |    -   | 4 free   | 1 XOR free
13|              | ? | | S |    -   | 4 free   | 1 XOR free
14|              | ? | | S |    -   | 4 free   | 1 XOR free
15|              | ? | | S |    -   | 4 free   | 1 XOR free
---------------------------------------------------------------------------
===========================================================================
	< Block [P] >	Maximum PT Capacity
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+
 |      Sync/Async-------+   |     |
 |   Node Fixed(*)----+  |   |     |
 |        Sig Type-+  |  |   |     |
 |  Signal Name    |  |  |   |     |     Maximum PT Capacity
_|_________________|__|__|___|_____|_______________________________________
 0|      AESMCLKO|OUT| | S | 6      |=> can support up to [ 15] logic PT(s)
 1|              | ? | | S |    -   |=> can support up to [ 11] logic PT(s)
 2|              | ? | | S |    -   |=> can support up to [ 15] logic PT(s)
 3|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
 4|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
 5|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
 6|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
 7|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
 8|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
 9|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
10|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
11|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
12|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
13|              | ? | | S |    -   |=> can support up to [ 20] logic PT(s)
14|              | ? | | S |    -   |=> can support up to [ 15] logic PT(s)
15|              | ? | | S |    -   |=> can support up to [ 10] logic PT(s)
---------------------------------------------------------------------------
===========================================================================
	< Block [P] >	Node-Pin Assignments
===========================================================================
 + Macrocell Number
 | Node Fixed(*)------+
 |      Sig Type---+  |  to |  Block [P] IO Pin  |   Device Pin
 |  Signal Name    |  | pin |      Numbers       |     Numbers
_|_________________|__|_____|____________________|________________________
 0|      AESMCLKO|OUT| | => |(  5)   6    7    0 |(170) 169  168  175 
 1|              | ? | | => |   5    6    7    0 | 170  169  168  175 
 2|              | ? | | => |   6    7    0    1 | 169  168  175  174 
 3|              | ? | | => |   6    7    0    1 | 169  168  175  174 
 4|              | ? | | => |   7    0    1    2 | 168  175  174  173 
 5|              | ? | | => |   7    0    1    2 | 168  175  174  173 
 6|              | ? | | => |   0    1    2    3 | 175  174  173  172 
 7|              | ? | | => |   0    1    2    3 | 175  174  173  172 
 8|              | ? | | => |   1    2    3    4 | 174  173  172  171 
 9|              | ? | | => |   1    2    3    4 | 174  173  172  171 
10|              | ? | | => |   2    3    4    5 | 173  172  171  170 
11|              | ? | | => |   2    3    4    5 | 173  172  171  170 
12|              | ? | | => |   3    4    5    6 | 172  171  170  169 
13|              | ? | | => |   3    4    5    6 | 172  171  170  169 
14|              | ? | | => |   4    5    6    7 | 171  170  169  168 
15|              | ? | | => |   4    5    6    7 | 171  170  169  168 
---------------------------------------------------------------------------
===========================================================================
	< Block [P] >	IO-to-Node Pin Mapping
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Node Destinations Via Output Matrix
_|_________________|__|___|_____|___________________________________________
 0|          RDA0|INP| |175| => |   0    1    2    3    4    5    6    7 
 1|          RDA2|INP| |174| => |   2    3    4    5    6    7    8    9 
 2|          RDB6|INP| |173| => |   4    5    6    7    8    9   10   11 
 3|          RDC1|INP| |172| => |   6    7    8    9   10   11   12   13 
 4|          RDC3|INP| |171| => |   8    9   10   11   12   13   14   15 
 5|      AESMCLKO|OUT| |170| => |  10   11   12   13   14   15  ( 0)   1 
 6|          RDD0|INP| |169| => |  12   13   14   15    0    1    2    3 
 7|          RDD3|INP| |168| => |  14   15    0    1    2    3    4    5 
---------------------------------------------------------------------------
===========================================================================
	< Block [P] >	IO/Node and IO/Input Macrocell Pairing Table
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Input Macrocell and Node Pairs
_|_________________|__|___|_____|__________________________________________
 0|          RDA0|INP| |175| => | Input macrocell   [          RPA0]
 1|          RDA2|INP| |174| => | Input macrocell   [          RPA2]
 2|          RDB6|INP| |173| => | Input macrocell   [          RPB6]
 3|          RDC1|INP| |172| => | Input macrocell   [          RPC1]
 4|          RDC3|INP| |171| => | Input macrocell   [          RPC3]
 5|      AESMCLKO|OUT| |170| => | Input macrocell   [             -]
 6|          RDD0|INP| |169| => | Input macrocell   [          RPD0]
 7|          RDD3|INP| |168| => | Input macrocell   [          RPD3]
---------------------------------------------------------------------------
===========================================================================
	< Block [P] >	Input Multiplexer (IMX) Assignments
===========================================================================
           +----- IO pin/Input Register, or Macrocell
IMX No.    |    +---- Block IO Pin or Macrocell Number
   |       |    |  MACHXL Node/    +-- Signal using the Pin or Macrocell
   |       |    |  Pin Number      |      +- Signal Fixed (*) to Pin/Mcell
   |       |    |   |  Sig Type    |      | +- Feedback Required
---|-------|----|---|---|----------|------|-|------------------------------
IMX  0	[IOpin  0 |175|INP           RDA0| | ]
	[RegIn  0 |378|Rin           RPA0| |*] paired w/[          RDA0]
	[MCell  0 |242|OUT       AESMCLKO| | ]
	[MCell  1 |243|                 -| | ]

IMX  1	[IOpin  1 |174|INP           RDA2| | ]
	[RegIn  1 |379|Rin           RPA2| |*] paired w/[          RDA2]
	[MCell  2 |244|                 -| | ]
	[MCell  3 |245|                 -| | ]

IMX  2	[IOpin  2 |173|INP           RDB6| | ]
	[RegIn  2 |380|Rin           RPB6| |*] paired w/[          RDB6]
	[MCell  4 |246|                 -| | ]
	[MCell  5 |247|                 -| | ]

IMX  3	[IOpin  3 |172|INP           RDC1| | ]
	[RegIn  3 |381|Rin           RPC1| |*] paired w/[          RDC1]
	[MCell  6 |248|                 -| | ]
	[MCell  7 |249|                 -| | ]

IMX  4	[IOpin  4 |171|INP           RDC3| | ]
	[RegIn  4 |382|Rin           RPC3| |*] paired w/[          RDC3]
	[MCell  8 |250|                 -| | ]
	[MCell  9 |251|                 -| | ]

IMX  5	[IOpin  5 |170|OUT       AESMCLKO| | ]
	[RegIn  5 |383|                 -| | ]
	[MCell 10 |252|                 -| | ]
	[MCell 11 |253|                 -| | ]

IMX  6	[IOpin  6 |169|INP           RDD0| | ]
	[RegIn  6 |384|Rin           RPD0| |*] paired w/[          RDD0]
	[MCell 12 |254|                 -| | ]
	[MCell 13 |255|                 -| | ]

IMX  7	[IOpin  7 |168|INP           RDD3| | ]
	[RegIn  7 |385|Rin           RPD3| |*] paired w/[          RDD3]
	[MCell 14 |256|                 -| | ]
	[MCell 15 |257|                 -| | ]
---------------------------------------------------------------------------
===========================================================================
	< Block [P] >	Logic Array Fan-in
===========================================================================

  +- Central Switch Matrix No.
  |          Signal       Source     MACHXL Node/Pin Numbers
--|--|-----------------------------|---------------------------------------
Mux00|       AESMCLKI   Input Pin  |   31
Mux01|          TAKTL   Mcell J  7 |  153
Mux02|            ...         ...  |
Mux03|          TAKTH   Mcell C 11 |   45
Mux04|            ...         ...  |
Mux05|            ...         ...  |
Mux06|            ...         ...  |
Mux07|            ...         ...  |
Mux08|            ...         ...  |
Mux09|            ...         ...  |
Mux10|        MCLK128   Mcell F 14 |   96
Mux11|            ...         ...  |
Mux12|         EXTAKT   Mcell J  6 |  152
Mux13|            ...         ...  |
Mux14|            ...         ...  |
Mux15|            ...         ...  |
Mux16|            ...         ...  |
Mux17|            ...         ...  |
Mux18|        DA_ACKO   Input Pin  |   22
Mux19|            ...         ...  |
Mux20|            ...         ...  |
Mux21|            ...         ...  |
Mux22|            ...         ...  |
Mux23|            ...         ...  |
Mux24|            ...         ...  |
Mux25|       SWDIGOUT   Mcell J  4 |  150
Mux26|            ...         ...  |
Mux27|          SWAES   Mcell H  7 |  121
Mux28|            ...         ...  |
Mux29|            ...         ...  |
Mux30|            ...         ...  |
Mux31|            ...         ...  |
Mux32|            ...         ...  |
Mux33|            ...         ...  |
---------------------------------------------------------------------------