//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training_clone_elu_5 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training_clone_elu_5
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training_clone_elu_5
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training_clone_elu_5(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_clone_elu_5_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_clone_elu_5_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_clone_elu_5_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_clone_elu_5_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_clone_elu_5_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_clone_elu_5_param_5,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_clone_elu_5_param_6
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<19>;
	.reg .b32 	%r<34>;
	.reg .f32 	%f<78>;
	.reg .b64 	%rd<16>;
	.loc	1 19 0                          // cpdsr5c6gf4wf7wmhghcnliclwmhade3hyuiofxb4d67nuhaphpv.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cpdsr5c6gf4wf7wmhghcnliclwmhade3hyuiofxb4d67nuhaphpv.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd7, [triton_poi_fused__native_batch_norm_legit_no_training_clone_elu_5_param_0];
	ld.param.u64 	%rd8, [triton_poi_fused__native_batch_norm_legit_no_training_clone_elu_5_param_1];
$L__tmp0:
	.loc	1 21 28                         // cpdsr5c6gf4wf7wmhghcnliclwmhade3hyuiofxb4d67nuhaphpv.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // cpdsr5c6gf4wf7wmhghcnliclwmhade3hyuiofxb4d67nuhaphpv.py:21:33
	shl.b32 	%r20, %r1, 8;
	ld.param.u64 	%rd9, [triton_poi_fused__native_batch_norm_legit_no_training_clone_elu_5_param_2];
	ld.param.u64 	%rd10, [triton_poi_fused__native_batch_norm_legit_no_training_clone_elu_5_param_3];
	.loc	1 22 36                         // cpdsr5c6gf4wf7wmhghcnliclwmhade3hyuiofxb4d67nuhaphpv.py:22:36
	mov.u32 	%r21, %tid.x;
	shl.b32 	%r22, %r21, 1;
	ld.param.u64 	%rd11, [triton_poi_fused__native_batch_norm_legit_no_training_clone_elu_5_param_4];
	and.b32  	%r23, %r22, 254;
	ld.param.u64 	%rd12, [triton_poi_fused__native_batch_norm_legit_no_training_clone_elu_5_param_5];
	.loc	1 22 23                         // cpdsr5c6gf4wf7wmhghcnliclwmhade3hyuiofxb4d67nuhaphpv.py:22:23
	or.b32  	%r24, %r20, %r23;
	.loc	1 23 21                         // cpdsr5c6gf4wf7wmhghcnliclwmhade3hyuiofxb4d67nuhaphpv.py:23:21
	setp.lt.s32 	%p1, %r24, 512;
	.loc	1 25 19                         // cpdsr5c6gf4wf7wmhghcnliclwmhade3hyuiofxb4d67nuhaphpv.py:25:19
	shr.s32 	%r26, %r24, 31;
	shr.u32 	%r27, %r26, 25;
	add.s32 	%r28, %r24, %r27;
	shr.s32 	%r29, %r28, 7;
	.loc	1 24 19                         // cpdsr5c6gf4wf7wmhghcnliclwmhade3hyuiofxb4d67nuhaphpv.py:24:19
	and.b32  	%r30, %r28, -128;
	sub.s32 	%r31, %r24, %r30;
	.loc	1 27 36                         // cpdsr5c6gf4wf7wmhghcnliclwmhade3hyuiofxb4d67nuhaphpv.py:27:36
	mad.lo.s32 	%r32, %r29, 384, %r31;
	.loc	1 27 41                         // cpdsr5c6gf4wf7wmhghcnliclwmhade3hyuiofxb4d67nuhaphpv.py:27:41
	add.s32 	%r33, %r32, 256;
	.loc	1 27 30                         // cpdsr5c6gf4wf7wmhghcnliclwmhade3hyuiofxb4d67nuhaphpv.py:27:30
	mul.wide.s32 	%rd13, %r33, 4;
	add.s64 	%rd1, %rd8, %rd13;
	.loc	1 27 50                         // cpdsr5c6gf4wf7wmhghcnliclwmhade3hyuiofxb4d67nuhaphpv.py:27:50
	// begin inline asm
	mov.u32 %r2, 0x0;
	mov.u32 %r3, 0x0;
	@%p1 ld.global.v2.b32 { %r2, %r3 }, [ %rd1 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r2;
	mov.b32 	%f2, %r3;
	.loc	1 28 30                         // cpdsr5c6gf4wf7wmhghcnliclwmhade3hyuiofxb4d67nuhaphpv.py:28:30
	mul.wide.s32 	%rd14, %r31, 4;
	add.s64 	%rd2, %rd9, %rd14;
	.loc	1 28 35                         // cpdsr5c6gf4wf7wmhghcnliclwmhade3hyuiofxb4d67nuhaphpv.py:28:35
	// begin inline asm
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r4, %r5 }, [ %rd2 + 0 ];
	// end inline asm
	mov.b32 	%f3, %r4;
	mov.b32 	%f4, %r5;
	.loc	1 29 30                         // cpdsr5c6gf4wf7wmhghcnliclwmhade3hyuiofxb4d67nuhaphpv.py:29:30
	add.s64 	%rd3, %rd10, %rd14;
	.loc	1 29 35                         // cpdsr5c6gf4wf7wmhghcnliclwmhade3hyuiofxb4d67nuhaphpv.py:29:35
	// begin inline asm
	mov.u32 %r6, 0x0;
	mov.u32 %r7, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r6, %r7 }, [ %rd3 + 0 ];
	// end inline asm
	mov.b32 	%f5, %r6;
	mov.b32 	%f6, %r7;
	.loc	1 30 31                         // cpdsr5c6gf4wf7wmhghcnliclwmhade3hyuiofxb4d67nuhaphpv.py:30:31
	add.s64 	%rd4, %rd11, %rd14;
	.loc	1 30 36                         // cpdsr5c6gf4wf7wmhghcnliclwmhade3hyuiofxb4d67nuhaphpv.py:30:36
	// begin inline asm
	mov.u32 %r8, 0x0;
	mov.u32 %r9, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r8, %r9 }, [ %rd4 + 0 ];
	// end inline asm
	mov.b32 	%f7, %r8;
	mov.b32 	%f8, %r9;
	.loc	1 31 31                         // cpdsr5c6gf4wf7wmhghcnliclwmhade3hyuiofxb4d67nuhaphpv.py:31:31
	add.s64 	%rd5, %rd12, %rd14;
	.loc	1 31 36                         // cpdsr5c6gf4wf7wmhghcnliclwmhade3hyuiofxb4d67nuhaphpv.py:31:36
	// begin inline asm
	mov.u32 %r10, 0x0;
	mov.u32 %r11, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r10, %r11 }, [ %rd5 + 0 ];
	// end inline asm
	mov.b32 	%f9, %r10;
	mov.b32 	%f10, %r11;
	.loc	1 32 18                         // cpdsr5c6gf4wf7wmhghcnliclwmhade3hyuiofxb4d67nuhaphpv.py:32:18
	sub.f32 	%f11, %f1, %f3;
	sub.f32 	%f12, %f2, %f4;
	.loc	1 34 18                         // cpdsr5c6gf4wf7wmhghcnliclwmhade3hyuiofxb4d67nuhaphpv.py:34:18
	add.f32 	%f13, %f5, 0f38D1B717;
	add.f32 	%f14, %f6, 0f38D1B717;
	.loc	1 35 26                         // cpdsr5c6gf4wf7wmhghcnliclwmhade3hyuiofxb4d67nuhaphpv.py:35:26
	sqrt.approx.ftz.f32 	%f15, %f13;
	sqrt.approx.ftz.f32 	%f16, %f14;
	.loc	1 37 18                         // cpdsr5c6gf4wf7wmhghcnliclwmhade3hyuiofxb4d67nuhaphpv.py:37:18
	mov.b32 	%r14, %f15;
	mov.b32 	%r13, 1065353216;
	// begin inline asm
	div.full.f32 %r12, %r13, %r14;
	// end inline asm
	mov.b32 	%f17, %r12;
	mov.b32 	%r17, %f16;
	// begin inline asm
	div.full.f32 %r15, %r13, %r17;
	// end inline asm
	mov.b32 	%f18, %r15;
	.loc	1 40 19                         // cpdsr5c6gf4wf7wmhghcnliclwmhade3hyuiofxb4d67nuhaphpv.py:40:19
	mul.f32 	%f19, %f11, %f17;
	mul.f32 	%f20, %f12, %f18;
	.loc	1 42 20                         // cpdsr5c6gf4wf7wmhghcnliclwmhade3hyuiofxb4d67nuhaphpv.py:42:20
	fma.rn.f32 	%f21, %f19, %f7, %f9;
	fma.rn.f32 	%f22, %f20, %f8, %f10;
	.loc	1 46 28                         // cpdsr5c6gf4wf7wmhghcnliclwmhade3hyuiofxb4d67nuhaphpv.py:46:28
	mul.f32 	%f23, %f21, 0f3FB8AA3B;
	cvt.rni.f32.f32 	%f24, %f23;
	abs.ftz.f32 	%f25, %f21;
	setp.lt.f32 	%p7, %f25, 0f3ED1EB85;
	selp.f32 	%f26, 0f00000000, %f24, %p7;
	setp.eq.f32 	%p8, %f26, 0f43000000;
	selp.f32 	%f27, 0f42FE0000, %f26, %p8;
	ex2.approx.ftz.f32 	%f28, %f27;
	mul.f32 	%f29, %f22, 0f3FB8AA3B;
	cvt.rni.f32.f32 	%f30, %f29;
	abs.ftz.f32 	%f31, %f22;
	setp.lt.f32 	%p9, %f31, 0f3ED1EB85;
	selp.f32 	%f32, 0f00000000, %f30, %p9;
	setp.eq.f32 	%p10, %f32, 0f43000000;
	selp.f32 	%f33, 0f42FE0000, %f32, %p10;
	ex2.approx.ftz.f32 	%f34, %f33;
	setp.eq.f32 	%p11, %f21, 0f00000000;
	add.f32 	%f35, %f21, %f21;
	setp.lt.f32 	%p12, %f27, 0fC1C80000;
	setp.gt.f32 	%p13, %f27, 0f43000000;
	neg.f32 	%f36, %f26;
	mov.f32 	%f37, 0f3F317200;
	fma.rn.ftz.f32 	%f38, %f36, %f37, %f21;
	mov.f32 	%f39, 0f35BFBE8E;
	fma.rn.ftz.f32 	%f40, %f36, %f39, %f38;
	mov.f32 	%f41, 0f3C095663;
	mov.f32 	%f42, 0f3AB5EBE6;
	fma.rn.ftz.f32 	%f43, %f42, %f40, %f41;
	mov.f32 	%f44, 0f3D2AABE3;
	fma.rn.ftz.f32 	%f45, %f43, %f40, %f44;
	mov.f32 	%f46, 0f3E2AA9F6;
	fma.rn.ftz.f32 	%f47, %f45, %f40, %f46;
	mov.f32 	%f48, 0f3EFFFFFE;
	fma.rn.ftz.f32 	%f49, %f47, %f40, %f48;
	mul.f32 	%f50, %f40, %f49;
	fma.rn.ftz.f32 	%f51, %f50, %f40, %f40;
	add.f32 	%f52, %f28, 0fBF800000;
	fma.rn.ftz.f32 	%f53, %f51, %f28, %f52;
	add.f32 	%f54, %f53, %f53;
	selp.f32 	%f55, %f54, %f53, %p8;
	selp.f32 	%f56, 0f7F800000, %f55, %p13;
	selp.f32 	%f57, 0fBF800000, %f56, %p12;
	selp.f32 	%f58, %f35, %f57, %p11;
	.loc	1 44 20                         // cpdsr5c6gf4wf7wmhghcnliclwmhade3hyuiofxb4d67nuhaphpv.py:44:20
	setp.gt.f32 	%p14, %f22, 0f00000000;
	setp.gt.f32 	%p15, %f21, 0f00000000;
	.loc	1 46 28                         // cpdsr5c6gf4wf7wmhghcnliclwmhade3hyuiofxb4d67nuhaphpv.py:46:28
	neg.f32 	%f59, %f32;
	fma.rn.ftz.f32 	%f60, %f59, %f37, %f22;
	fma.rn.ftz.f32 	%f61, %f59, %f39, %f60;
	fma.rn.ftz.f32 	%f62, %f42, %f61, %f41;
	fma.rn.ftz.f32 	%f63, %f62, %f61, %f44;
	fma.rn.ftz.f32 	%f64, %f63, %f61, %f46;
	fma.rn.ftz.f32 	%f65, %f64, %f61, %f48;
	mul.f32 	%f66, %f61, %f65;
	fma.rn.ftz.f32 	%f67, %f66, %f61, %f61;
	add.f32 	%f68, %f34, 0fBF800000;
	fma.rn.ftz.f32 	%f69, %f67, %f34, %f68;
	add.f32 	%f70, %f69, %f69;
	selp.f32 	%f71, %f70, %f69, %p10;
	setp.gt.f32 	%p16, %f33, 0f43000000;
	selp.f32 	%f72, 0f7F800000, %f71, %p16;
	setp.lt.f32 	%p17, %f33, 0fC1C80000;
	selp.f32 	%f73, 0fBF800000, %f72, %p17;
	setp.eq.f32 	%p18, %f22, 0f00000000;
	add.f32 	%f74, %f22, %f22;
	selp.f32 	%f75, %f74, %f73, %p18;
	.loc	1 48 35                         // cpdsr5c6gf4wf7wmhghcnliclwmhade3hyuiofxb4d67nuhaphpv.py:48:35
	selp.f32 	%f76, %f21, %f58, %p15;
	selp.f32 	%f77, %f22, %f75, %p14;
	.loc	1 49 28                         // cpdsr5c6gf4wf7wmhghcnliclwmhade3hyuiofxb4d67nuhaphpv.py:49:28
	mul.wide.s32 	%rd15, %r24, 4;
	add.s64 	%rd6, %rd7, %rd15;
	.loc	1 49 40                         // cpdsr5c6gf4wf7wmhghcnliclwmhade3hyuiofxb4d67nuhaphpv.py:49:40
	mov.b32 	%r18, %f76;
	mov.b32 	%r19, %f77;
	// begin inline asm
	@%p1 st.global.v2.b32 [ %rd6 + 0 ], { %r18, %r19 };
	// end inline asm
	.loc	1 49 4                          // cpdsr5c6gf4wf7wmhghcnliclwmhade3hyuiofxb4d67nuhaphpv.py:49:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/pd/cpdsr5c6gf4wf7wmhghcnliclwmhade3hyuiofxb4d67nuhaphpv.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 112
.b8 100
.b8 115
.b8 114
.b8 53
.b8 99
.b8 54
.b8 103
.b8 102
.b8 52
.b8 119
.b8 102
.b8 55
.b8 119
.b8 109
.b8 104
.b8 103
.b8 104
.b8 99
.b8 110
.b8 108
.b8 105
.b8 99
.b8 108
.b8 119
.b8 109
.b8 104
.b8 97
.b8 100
.b8 101
.b8 51
.b8 104
.b8 121
.b8 117
.b8 105
.b8 111
.b8 102
.b8 120
.b8 98
.b8 52
.b8 100
.b8 54
.b8 55
.b8 110
.b8 117
.b8 104
.b8 97
.b8 112
.b8 104
.b8 112
.b8 118
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 112
.b8 100
.b8 0
	}
	.section	.debug_macinfo	{	}
