# Divider_Verilog

Sythesizable
Verilog
Flexible output latency
Free for all
