GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\dds.v'
Analyzing Verilog file 'C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\gowin_pll\gowin_pll.v'
Analyzing Verilog file 'C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v'
Undeclared symbol 'lock', assumed default net type 'wire'("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":28)
Analyzing Verilog file 'C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\spi_slave.v'
WARN  (EX3073) : Port 'phase_acc' remains unconnected for this instance("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":68)
WARN  (EX3073) : Port 'phase_acc' remains unconnected for this instance("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":83)
Compiling module 'TOP'("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":1)
WARN  (EX3780) : Using initial value of 'freq_word1' since it is never assigned("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":23)
WARN  (EX3780) : Using initial value of 'freq_word2' since it is never assigned("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":24)
Compiling module 'Gowin_PLL'("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\gowin_pll\gowin_pll.v":10)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'TX'("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":42)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'TX'("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":51)
Compiling module 'dds'("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\dds.v":3)
Extracting RAM for identifier 'sine_wave_mem'("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\dds.v":27)
WARN  (EX2526) : Entry size 16 at C:/Users/87407/Keil_prj/DPO_AIO/MDK-ARM/FPGA/src/./sin_wave.dat:0 does not match memory width 14("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\dds.v":31)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'int_dff_en'("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":64)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'int_dff_en'("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":79)
NOTE  (EX0101) : Current top module is "TOP"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\impl\gwsynthesis\DDS.vg" completed
[100%] Generate report file "C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\impl\gwsynthesis\DDS_syn.rpt.html" completed
GowinSynthesis finish
