// Seed: 4165181224
module module_0 (
    output wand id_0
);
  assign id_0 = id_2;
  module_3 modCall_1 ();
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input wand id_0
);
  assign id_2 = !1;
  assign id_2 = id_0;
  assign id_2 = id_0;
  module_0 modCall_1 (id_2);
endmodule
module module_2 (
    input  tri  id_0,
    input  tri  id_1,
    output wand id_2
);
  wire id_4;
  module_0 modCall_1 (id_2);
  assign modCall_1.type_3 = 0;
endmodule
module module_3;
  assign id_1 = id_1;
  wire id_2;
  assign module_0.type_3 = 0;
endmodule
module module_4 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  xor primCall (id_1, id_2, id_3, id_4, id_5, id_6, id_8);
  module_3 modCall_1 ();
endmodule
