{"top":"global.mapping_function_3",
"namespaces":{
  "cgralib":{
    "modules":{
      "BitIO":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "modparams":{"mode":"String"}
      }
    },
    "generators":{
      "IO":{
        "typegen":"cgralib.unary",
        "genparams":{"width":"Int"}
      },
      "Mem":{
        "typegen":"cgralib.cgralib_mem_type",
        "genparams":{"ID":"String", "has_external_addrgen":"Bool", "has_flush":"Bool", "has_read_valid":"Bool", "has_reset":"Bool", "has_stencil_valid":"Bool", "has_valid":"Bool", "is_rom":"Bool", "num_inputs":"Int", "num_outputs":"Int", "use_prebuilt_mem":"Bool", "width":"Int"},
        "defaultgenargs":{"ID":["String",""], "has_external_addrgen":["Bool",false], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false]}
      },
      "Mem_amber":{
        "typegen":"cgralib.cgralib_mem_amber_type",
        "genparams":{"ID":"String", "has_external_addrgen":"Bool", "has_flush":"Bool", "has_read_valid":"Bool", "has_reset":"Bool", "has_stencil_valid":"Bool", "has_valid":"Bool", "is_rom":"Bool", "num_inputs":"Int", "num_outputs":"Int", "use_prebuilt_mem":"Bool", "width":"Int"},
        "defaultgenargs":{"ID":["String",""], "has_external_addrgen":["Bool",false], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false]}
      },
      "Mem_jade":{
        "typegen":"cgralib.MemType",
        "genparams":{"total_depth":"Int", "width":"Int"},
        "defaultgenargs":{"total_depth":["Int",1024], "width":["Int",16]}
      },
      "PE":{
        "typegen":"cgralib.PEType",
        "genparams":{"numbitports":"Int", "numdataports":"Int", "op_kind":"String", "width":"Int"},
        "defaultgenargs":{"numbitports":["Int",3], "numdataports":["Int",2], "width":["Int",16]}
      }
    },
    "typegens":{
      "MemType":[{"total_depth":"Int", "width":"Int"},"implicit"],
      "PEType":[{"numbitports":"Int", "numdataports":"Int", "op_kind":"String", "width":"Int"},"implicit"],
      "cgralib_mem_amber_type":[{"ID":"String", "has_external_addrgen":"Bool", "has_flush":"Bool", "has_read_valid":"Bool", "has_reset":"Bool", "has_stencil_valid":"Bool", "has_valid":"Bool", "is_rom":"Bool", "num_inputs":"Int", "num_outputs":"Int", "use_prebuilt_mem":"Bool", "width":"Int"},"implicit"],
      "cgralib_mem_type":[{"ID":"String", "has_external_addrgen":"Bool", "has_flush":"Bool", "has_read_valid":"Bool", "has_reset":"Bool", "has_stencil_valid":"Bool", "has_valid":"Bool", "is_rom":"Bool", "num_inputs":"Int", "num_outputs":"Int", "use_prebuilt_mem":"Bool", "width":"Int"},"implicit"],
      "unary":[{"width":"Int"},"implicit"]
    }
  },
  "global":{
    "modules":{
      "ADD":{
        "type":["Record",[
          ["a",["Array",16,"BitIn"]],
          ["b",["Array",16,"BitIn"]],
          ["O0",["Array",16,"Bit"]],
          ["O1","Bit"],
          ["O2","Bit"],
          ["O3","Bit"],
          ["O4","Bit"],
          ["O5","Bit"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]],
        "instances":{
          "bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "const_0_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_0_17":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",17]},
            "modargs":{"value":[["BitVector",17],"17'h00000"]}
          },
          "magma_Bit_and_inst0":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst1":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst2":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst3":{
            "modref":"corebit.and"
          },
          "magma_Bit_not_inst0":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst1":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst2":{
            "modref":"corebit.not"
          },
          "magma_Bit_or_inst0":{
            "modref":"corebit.or"
          },
          "magma_Bits_16_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_17_add_inst0":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",17]}
          },
          "magma_Bits_17_add_inst1":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",17]}
          }
        },
        "connections":[
          ["magma_Bits_17_add_inst0.in0.16","bit_const_0_None.out"],
          ["magma_Bits_17_add_inst0.in1.16","bit_const_0_None.out"],
          ["magma_Bits_16_eq_inst0.in1","const_0_16.out"],
          ["magma_Bits_17_add_inst1.in1","const_0_17.out"],
          ["self.a.15","magma_Bit_and_inst0.in0"],
          ["self.b.15","magma_Bit_and_inst0.in1"],
          ["magma_Bit_and_inst1.in0","magma_Bit_and_inst0.out"],
          ["magma_Bit_not_inst0.out","magma_Bit_and_inst1.in1"],
          ["magma_Bit_or_inst0.in0","magma_Bit_and_inst1.out"],
          ["magma_Bit_not_inst1.out","magma_Bit_and_inst2.in0"],
          ["magma_Bit_not_inst2.out","magma_Bit_and_inst2.in1"],
          ["magma_Bit_and_inst3.in0","magma_Bit_and_inst2.out"],
          ["magma_Bits_17_add_inst1.out.15","magma_Bit_and_inst3.in1"],
          ["magma_Bit_or_inst0.in1","magma_Bit_and_inst3.out"],
          ["magma_Bits_17_add_inst1.out.15","magma_Bit_not_inst0.in"],
          ["self.a.15","magma_Bit_not_inst1.in"],
          ["self.b.15","magma_Bit_not_inst2.in"],
          ["self.O5","magma_Bit_or_inst0.out"],
          ["magma_Bits_17_add_inst1.out.0:16","magma_Bits_16_eq_inst0.in0.0:16"],
          ["self.O2","magma_Bits_16_eq_inst0.out"],
          ["self.a.0:16","magma_Bits_17_add_inst0.in0.0:16"],
          ["self.b.0:16","magma_Bits_17_add_inst0.in1.0:16"],
          ["magma_Bits_17_add_inst1.in0","magma_Bits_17_add_inst0.out"],
          ["self.O0.0:16","magma_Bits_17_add_inst1.out.0:16"],
          ["self.O3","magma_Bits_17_add_inst1.out.15"],
          ["self.O1","magma_Bits_17_add_inst1.out.16"],
          ["self.O4","magma_Bits_17_add_inst1.out.16"]
        ]
      },
      "MUL":{
        "type":["Record",[
          ["instr",["Array",1,"BitIn"]],
          ["signed_",["Array",1,"BitIn"]],
          ["a",["Array",16,"BitIn"]],
          ["b",["Array",16,"BitIn"]],
          ["O",["Array",16,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]],
        "instances":{
          "Mux2xUInt16_inst0":{
            "modref":"global.Mux2xUInt16"
          },
          "Mux2xUInt32_inst0":{
            "modref":"global.Mux2xUInt32"
          },
          "Mux2xUInt32_inst1":{
            "modref":"global.Mux2xUInt32"
          },
          "bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "const_0_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h0"]}
          },
          "const_1_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h1"]}
          },
          "magma_Bits_1_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "magma_Bits_1_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "magma_Bits_32_mul_inst0":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["magma_Bits_32_mul_inst0.out.16:32","Mux2xUInt16_inst0.I0.0:16"],
          ["magma_Bits_32_mul_inst0.out.0:16","Mux2xUInt16_inst0.I1.0:16"],
          ["self.O","Mux2xUInt16_inst0.O"],
          ["magma_Bits_1_eq_inst1.out","Mux2xUInt16_inst0.S"],
          ["self.a.0:16","Mux2xUInt32_inst0.I0.0:16"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.16"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.17"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.18"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.19"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.20"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.21"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.22"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.23"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.24"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.25"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.26"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.27"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.28"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.29"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.30"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.31"],
          ["self.a.0:16","Mux2xUInt32_inst0.I1.0:16"],
          ["self.a.15","Mux2xUInt32_inst0.I1.16"],
          ["self.a.15","Mux2xUInt32_inst0.I1.17"],
          ["self.a.15","Mux2xUInt32_inst0.I1.18"],
          ["self.a.15","Mux2xUInt32_inst0.I1.19"],
          ["self.a.15","Mux2xUInt32_inst0.I1.20"],
          ["self.a.15","Mux2xUInt32_inst0.I1.21"],
          ["self.a.15","Mux2xUInt32_inst0.I1.22"],
          ["self.a.15","Mux2xUInt32_inst0.I1.23"],
          ["self.a.15","Mux2xUInt32_inst0.I1.24"],
          ["self.a.15","Mux2xUInt32_inst0.I1.25"],
          ["self.a.15","Mux2xUInt32_inst0.I1.26"],
          ["self.a.15","Mux2xUInt32_inst0.I1.27"],
          ["self.a.15","Mux2xUInt32_inst0.I1.28"],
          ["self.a.15","Mux2xUInt32_inst0.I1.29"],
          ["self.a.15","Mux2xUInt32_inst0.I1.30"],
          ["self.a.15","Mux2xUInt32_inst0.I1.31"],
          ["magma_Bits_32_mul_inst0.in0","Mux2xUInt32_inst0.O"],
          ["magma_Bits_1_eq_inst0.out","Mux2xUInt32_inst0.S"],
          ["self.b.0:16","Mux2xUInt32_inst1.I0.0:16"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.16"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.17"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.18"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.19"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.20"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.21"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.22"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.23"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.24"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.25"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.26"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.27"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.28"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.29"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.30"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.31"],
          ["self.b.0:16","Mux2xUInt32_inst1.I1.0:16"],
          ["self.b.15","Mux2xUInt32_inst1.I1.16"],
          ["self.b.15","Mux2xUInt32_inst1.I1.17"],
          ["self.b.15","Mux2xUInt32_inst1.I1.18"],
          ["self.b.15","Mux2xUInt32_inst1.I1.19"],
          ["self.b.15","Mux2xUInt32_inst1.I1.20"],
          ["self.b.15","Mux2xUInt32_inst1.I1.21"],
          ["self.b.15","Mux2xUInt32_inst1.I1.22"],
          ["self.b.15","Mux2xUInt32_inst1.I1.23"],
          ["self.b.15","Mux2xUInt32_inst1.I1.24"],
          ["self.b.15","Mux2xUInt32_inst1.I1.25"],
          ["self.b.15","Mux2xUInt32_inst1.I1.26"],
          ["self.b.15","Mux2xUInt32_inst1.I1.27"],
          ["self.b.15","Mux2xUInt32_inst1.I1.28"],
          ["self.b.15","Mux2xUInt32_inst1.I1.29"],
          ["self.b.15","Mux2xUInt32_inst1.I1.30"],
          ["self.b.15","Mux2xUInt32_inst1.I1.31"],
          ["magma_Bits_32_mul_inst0.in1","Mux2xUInt32_inst1.O"],
          ["magma_Bits_1_eq_inst0.out","Mux2xUInt32_inst1.S"],
          ["magma_Bits_1_eq_inst1.in1","const_0_1.out"],
          ["magma_Bits_1_eq_inst0.in1","const_1_1.out"],
          ["self.signed_","magma_Bits_1_eq_inst0.in0"],
          ["self.instr","magma_Bits_1_eq_inst1.in0"]
        ]
      },
      "Mux2xBit":{
        "type":["Record",[
          ["I0","BitIn"],
          ["I1","BitIn"],
          ["S","BitIn"],
          ["O","Bit"]
        ]],
        "instances":{
          "coreir_commonlib_mux2x1_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",1]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x1_inst0.in.data.0.0"],
          ["self.I1","coreir_commonlib_mux2x1_inst0.in.data.1.0"],
          ["self.S","coreir_commonlib_mux2x1_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x1_inst0.out.0"]
        ]
      },
      "Mux2xBits16":{
        "type":["Record",[
          ["I0",["Array",16,"BitIn"]],
          ["I1",["Array",16,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",16,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x16_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x16_inst0.in.data.0"],
          ["self.I1","coreir_commonlib_mux2x16_inst0.in.data.1"],
          ["self.S","coreir_commonlib_mux2x16_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x16_inst0.out"]
        ]
      },
      "Mux2xUInt16":{
        "type":["Record",[
          ["I0",["Array",16,"BitIn"]],
          ["I1",["Array",16,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",16,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x16_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x16_inst0.in.data.0"],
          ["self.I1","coreir_commonlib_mux2x16_inst0.in.data.1"],
          ["self.S","coreir_commonlib_mux2x16_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x16_inst0.out"]
        ]
      },
      "Mux2xUInt32":{
        "type":["Record",[
          ["I0",["Array",32,"BitIn"]],
          ["I1",["Array",32,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",32,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x32_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",32]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x32_inst0.in.data.0"],
          ["self.I1","coreir_commonlib_mux2x32_inst0.in.data.1"],
          ["self.S","coreir_commonlib_mux2x32_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x32_inst0.out"]
        ]
      },
      "PE":{
        "type":["Record",[
          ["inst",["Array",21,"BitIn"]],
          ["inputs",["Array",32,"BitIn"]],
          ["clk_en","BitIn"],
          ["O",["Array",17,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]],
        "instances":{
          "ADD_inst0":{
            "modref":"global.ADD"
          },
          "MUL_inst0":{
            "modref":"global.MUL"
          },
          "Mux2xBits16_inst0":{
            "modref":"global.Mux2xBits16"
          },
          "Mux2xBits16_inst1":{
            "modref":"global.Mux2xBits16"
          },
          "Mux2xBits16_inst2":{
            "modref":"global.Mux2xBits16"
          },
          "Register_inst0":{
            "modref":"global.Register"
          },
          "Register_inst1":{
            "modref":"global.Register"
          },
          "Register_inst2":{
            "modref":"global.Register"
          },
          "Register_inst3":{
            "modref":"global.Register"
          },
          "Register_inst4":{
            "modref":"global.Register_unq1"
          },
          "const_0_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h0"]}
          },
          "const_1_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h1"]}
          },
          "const_2_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h2"]}
          },
          "magma_Bits_2_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_2_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_2_eq_inst2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          }
        },
        "connections":[
          ["self.ASYNCRESET","ADD_inst0.ASYNCRESET"],
          ["self.CLK","ADD_inst0.CLK"],
          ["Register_inst3.value","ADD_inst0.O0"],
          ["self.inputs.16:32","ADD_inst0.a.0:16"],
          ["self.inputs.0:16","ADD_inst0.b.0:16"],
          ["self.ASYNCRESET","MUL_inst0.ASYNCRESET"],
          ["self.CLK","MUL_inst0.CLK"],
          ["Mux2xBits16_inst2.I1","MUL_inst0.O"],
          ["Register_inst0.O","MUL_inst0.a"],
          ["Register_inst1.O","MUL_inst0.b"],
          ["self.inst.0","MUL_inst0.instr.0"],
          ["self.inst.20","MUL_inst0.signed_.0"],
          ["Register_inst3.O","Mux2xBits16_inst0.I0"],
          ["Register_inst3.O","Mux2xBits16_inst0.I1"],
          ["Mux2xBits16_inst1.I0","Mux2xBits16_inst0.O"],
          ["magma_Bits_2_eq_inst0.out","Mux2xBits16_inst0.S"],
          ["Register_inst2.O","Mux2xBits16_inst1.I1"],
          ["Mux2xBits16_inst2.I0","Mux2xBits16_inst1.O"],
          ["magma_Bits_2_eq_inst1.out","Mux2xBits16_inst1.S"],
          ["self.O.0:16","Mux2xBits16_inst2.O.0:16"],
          ["magma_Bits_2_eq_inst2.out","Mux2xBits16_inst2.S"],
          ["self.ASYNCRESET","Register_inst0.ASYNCRESET"],
          ["self.CLK","Register_inst0.CLK"],
          ["self.clk_en","Register_inst0.en"],
          ["self.inputs.0:16","Register_inst0.value.0:16"],
          ["self.ASYNCRESET","Register_inst1.ASYNCRESET"],
          ["self.CLK","Register_inst1.CLK"],
          ["self.clk_en","Register_inst1.en"],
          ["self.inputs.16:32","Register_inst1.value.0:16"],
          ["self.ASYNCRESET","Register_inst2.ASYNCRESET"],
          ["self.CLK","Register_inst2.CLK"],
          ["self.clk_en","Register_inst2.en"],
          ["self.inst.2:18","Register_inst2.value.0:16"],
          ["self.ASYNCRESET","Register_inst3.ASYNCRESET"],
          ["self.CLK","Register_inst3.CLK"],
          ["self.clk_en","Register_inst3.en"],
          ["self.ASYNCRESET","Register_inst4.ASYNCRESET"],
          ["self.CLK","Register_inst4.CLK"],
          ["self.O.16","Register_inst4.O"],
          ["self.clk_en","Register_inst4.en"],
          ["self.inst.1","Register_inst4.value"],
          ["magma_Bits_2_eq_inst0.in1","const_0_2.out"],
          ["magma_Bits_2_eq_inst1.in1","const_1_2.out"],
          ["magma_Bits_2_eq_inst2.in1","const_2_2.out"],
          ["self.inst.18:20","magma_Bits_2_eq_inst0.in0.0:2"],
          ["self.inst.18:20","magma_Bits_2_eq_inst1.in0.0:2"],
          ["self.inst.18:20","magma_Bits_2_eq_inst2.in0.0:2"]
        ]
      },
      "PE_wrapped":{
        "type":["Record",[
          ["inst",["Array",21,"BitIn"]],
          ["inputs0",["Array",16,"BitIn"]],
          ["inputs1",["Array",16,"BitIn"]],
          ["clk_en","BitIn"],
          ["O0",["Array",16,"Bit"]],
          ["O1","Bit"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]],
        "instances":{
          "PE_inst0":{
            "modref":"global.PE"
          }
        },
        "connections":[
          ["self.ASYNCRESET","PE_inst0.ASYNCRESET"],
          ["self.CLK","PE_inst0.CLK"],
          ["self.O0.0:16","PE_inst0.O.0:16"],
          ["self.O1","PE_inst0.O.16"],
          ["self.clk_en","PE_inst0.clk_en"],
          ["self.inputs0.0:16","PE_inst0.inputs.0:16"],
          ["self.inputs1.0:16","PE_inst0.inputs.16:32"],
          ["self.inst","PE_inst0.inst"]
        ]
      },
      "Register":{
        "type":["Record",[
          ["value",["Array",16,"BitIn"]],
          ["O",["Array",16,"Bit"]],
          ["en","BitIn"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]],
        "instances":{
          "enable_mux":{
            "modref":"global.Mux2xBits16"
          },
          "reg_PR_inst0":{
            "genref":"coreir.reg_arst",
            "genargs":{"width":["Int",16]},
            "modargs":{"arst_posedge":["Bool",true], "clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["reg_PR_inst0.out","enable_mux.I0"],
          ["self.value","enable_mux.I1"],
          ["reg_PR_inst0.in","enable_mux.O"],
          ["self.en","enable_mux.S"],
          ["self.ASYNCRESET","reg_PR_inst0.arst"],
          ["self.CLK","reg_PR_inst0.clk"],
          ["self.O","reg_PR_inst0.out"]
        ]
      },
      "Register_unq1":{
        "type":["Record",[
          ["value","BitIn"],
          ["O","Bit"],
          ["en","BitIn"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]],
        "instances":{
          "enable_mux":{
            "modref":"global.Mux2xBit"
          },
          "reg_PR_inst0":{
            "genref":"coreir.reg_arst",
            "genargs":{"width":["Int",1]},
            "modargs":{"arst_posedge":["Bool",true], "clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          }
        },
        "connections":[
          ["reg_PR_inst0.out.0","enable_mux.I0"],
          ["self.value","enable_mux.I1"],
          ["reg_PR_inst0.in.0","enable_mux.O"],
          ["self.en","enable_mux.S"],
          ["self.ASYNCRESET","reg_PR_inst0.arst"],
          ["self.CLK","reg_PR_inst0.clk"],
          ["self.O","reg_PR_inst0.out.0"]
        ]
      },
      "WrappedPE":{
        "type":["Record",[
          ["inst",["Array",21,"BitIn"]],
          ["inputs0",["Array",16,"BitIn"]],
          ["inputs1",["Array",16,"BitIn"]],
          ["clk_en","BitIn"],
          ["O0",["Array",16,"Bit"]],
          ["O1","Bit"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]],
        "instances":{
          "PE_wrapped_inst0":{
            "modref":"global.PE_wrapped"
          }
        },
        "connections":[
          ["self.ASYNCRESET","PE_wrapped_inst0.ASYNCRESET"],
          ["self.CLK","PE_wrapped_inst0.CLK"],
          ["self.O0","PE_wrapped_inst0.O0"],
          ["self.O1","PE_wrapped_inst0.O1"],
          ["self.clk_en","PE_wrapped_inst0.clk_en"],
          ["self.inputs0","PE_wrapped_inst0.inputs0"],
          ["self.inputs1","PE_wrapped_inst0.inputs1"],
          ["self.inst","PE_wrapped_inst0.inst"]
        ]
      },
      "hcompute_conv_stencil":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__258":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__258.out"]
        ]
      },
      "hcompute_conv_stencil_1":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",2,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_conv_stencil_1_265_266":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_hw_input_global_wrapper_stencil_1_266_267":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "const_p3__264":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "mul_hw_input_global_wrapper_stencil_2_264_265":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_conv_stencil.0","add_conv_stencil_1_265_266.in0"],
          ["mul_hw_input_global_wrapper_stencil_2_264_265.out","add_conv_stencil_1_265_266.in1"],
          ["add_hw_input_global_wrapper_stencil_1_266_267.in1","add_conv_stencil_1_265_266.out"],
          ["self.in1_hw_input_global_wrapper_stencil.0","add_hw_input_global_wrapper_stencil_1_266_267.in0"],
          ["self.out_conv_stencil","add_hw_input_global_wrapper_stencil_1_266_267.out"],
          ["mul_hw_input_global_wrapper_stencil_2_264_265.in1","const_p3__264.out"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_input_global_wrapper_stencil_2_264_265.in0"]
        ]
      },
      "hcompute_conv_stencil_1_mapped":{
        "type":["Record",[
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",2,["Array",16,"BitIn"]]],
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c140432514293584":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",21]},
            "modargs":{"value":[["BitVector",21],"21'h080000"]}
          },
          "c140432514293648":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",21]},
            "modargs":{"value":[["BitVector",21],"21'h000000"]}
          },
          "c140432514416848":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c140432514417168":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",21]},
            "modargs":{"value":[["BitVector",21],"21'h000000"]}
          },
          "c140432514417296":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c140432514417872":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c140432514418128":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c140432514418448":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",21]},
            "modargs":{"value":[["BitVector",21],"21'h04000c"]}
          },
          "c_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "c_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "i140432514290832":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "i140432514291664":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "i140432514292048":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "i140432514292432":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "i140432514293264":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "i140432514417680":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "i140432514617552_i140432514792720":{
            "modref":"global.WrappedPE"
          },
          "i140432514673680_i140432514671824":{
            "modref":"global.WrappedPE"
          },
          "i140432514674576_i140432514671824":{
            "modref":"global.WrappedPE"
          },
          "i140432514737872_i140432514917392":{
            "modref":"global.WrappedPE"
          }
        },
        "connections":[
          ["i140432514617552_i140432514792720.inst","c140432514293584.out"],
          ["i140432514674576_i140432514671824.inst","c140432514293648.out"],
          ["i140432514617552_i140432514792720.clk_en","c140432514416848.out"],
          ["i140432514673680_i140432514671824.inst","c140432514417168.out"],
          ["i140432514674576_i140432514671824.clk_en","c140432514417296.out"],
          ["i140432514737872_i140432514917392.clk_en","c140432514417872.out"],
          ["i140432514673680_i140432514671824.clk_en","c140432514418128.out"],
          ["i140432514737872_i140432514917392.inst","c140432514418448.out"],
          ["i140432514737872_i140432514917392.inputs0","c_2.out"],
          ["i140432514737872_i140432514917392.inputs1","c_3.out"],
          ["self.in0_conv_stencil.0","i140432514290832.in"],
          ["i140432514291664.in","i140432514290832.out"],
          ["i140432514674576_i140432514671824.inputs1","i140432514291664.out"],
          ["self.in1_hw_input_global_wrapper_stencil.0","i140432514292048.in"],
          ["i140432514292432.in","i140432514292048.out"],
          ["i140432514293264.in","i140432514292432.out"],
          ["i140432514673680_i140432514671824.inputs1","i140432514293264.out"],
          ["self.in1_hw_input_global_wrapper_stencil.1","i140432514417680.in"],
          ["i140432514617552_i140432514792720.inputs0","i140432514417680.out"],
          ["i140432514674576_i140432514671824.inputs0","i140432514617552_i140432514792720.O0"],
          ["i140432514737872_i140432514917392.O0","i140432514617552_i140432514792720.inputs1"],
          ["self.out_conv_stencil","i140432514673680_i140432514671824.O0"],
          ["i140432514674576_i140432514671824.O0","i140432514673680_i140432514671824.inputs0"]
        ]
      },
      "hcompute_conv_stencil_mapped":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c140432514672528":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",21]},
            "modargs":{"value":[["BitVector",21],"21'h040000"]}
          },
          "c140432514673360":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "c_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "i140432518851024_i140432514917392":{
            "modref":"global.WrappedPE"
          }
        },
        "connections":[
          ["i140432518851024_i140432514917392.inst","c140432514672528.out"],
          ["i140432518851024_i140432514917392.clk_en","c140432514673360.out"],
          ["i140432518851024_i140432514917392.inputs0","c_0.out"],
          ["i140432518851024_i140432514917392.inputs1","c_1.out"],
          ["self.out_conv_stencil","i140432518851024_i140432514917392.O0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_mapped":{
        "type":["Record",[
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_mapped":{
        "type":["Record",[
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_output_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "mapping_function_0":{
        "type":["Record",[
          ["data21",["Array",16,"BitIn"]],
          ["data20",["Array",16,"BitIn"]],
          ["O",["Array",16,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]],
        "instances":{
          "magma_Bits_16_mul_inst0":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.data20","magma_Bits_16_mul_inst0.in0"],
          ["self.data21","magma_Bits_16_mul_inst0.in1"],
          ["self.O","magma_Bits_16_mul_inst0.out"]
        ]
      },
      "mapping_function_1":{
        "type":["Record",[
          ["data31","BitIn"],
          ["O","Bit"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]],
        "connections":[
          ["self.data31","self.O"]
        ]
      },
      "mapping_function_2":{
        "type":["Record",[
          ["data34",["Array",16,"BitIn"]],
          ["O",["Array",16,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]],
        "connections":[
          ["self.data34","self.O"]
        ]
      },
      "mapping_function_3":{
        "type":["Record",[
          ["data21",["Array",16,"BitIn"]],
          ["data20",["Array",16,"BitIn"]],
          ["O",["Array",16,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]],
        "instances":{
          "magma_Bits_16_add_inst0":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.data21","magma_Bits_16_add_inst0.in0"],
          ["self.data20","magma_Bits_16_add_inst0.in1"],
          ["self.O","magma_Bits_16_add_inst0.out"]
        ]
      }
    }
  }
}
}
