
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Comparison of schedules

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


Comparing lBoundEstimator: OWN, ALAPBound: lazyALAP 
		 with lBoundEstimator: PAPER, ALAPBound: lazyALAP
--->  Schedules are equal
lBoundEstimator: OWN, ALAPBound: lazyALAP took the same time as lBoundEstimator: PAPER, ALAPBound: lazyALAP



Comparing lBoundEstimator: OWN, ALAPBound: lazyALAP 
		 with lBoundEstimator: PAPER, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: lazyALAP -> 13, vs. lBoundEstimator: PAPER, ALAPBound: listSchedule -> 137



Comparing lBoundEstimator: OWN, ALAPBound: lazyALAP 
		 with lBoundEstimator: OWN, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: lazyALAP -> 13, vs. lBoundEstimator: OWN, ALAPBound: listSchedule -> 128



Comparing lBoundEstimator: PAPER, ALAPBound: lazyALAP 
		 with lBoundEstimator: PAPER, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: lazyALAP -> 14, vs. lBoundEstimator: PAPER, ALAPBound: listSchedule -> 137



Comparing lBoundEstimator: PAPER, ALAPBound: lazyALAP 
		 with lBoundEstimator: OWN, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: lazyALAP -> 14, vs. lBoundEstimator: OWN, ALAPBound: listSchedule -> 128



Comparing lBoundEstimator: PAPER, ALAPBound: listSchedule 
		 with lBoundEstimator: OWN, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: listSchedule -> 128, vs. lBoundEstimator: PAPER, ALAPBound: listSchedule -> 137



%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Printing schedule

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Found schedule of length 39 with 106 nodes

n90--414:DMA_LOAD : [0:1]
n72--225:DMA_LOAD : [0:1]
n71--220:DMA_LOAD : [0:1]
n10--261:IADD : [0:0]
n7--160:DMA_LOAD : [1:2]
n70--226:FMUL : [2:5]
n8--164:DMA_LOAD : [2:3]
n96--379:DMA_LOAD : [2:3]
n52--399:DMA_LOAD : [2:3]
n30--210:DMA_LOAD : [3:4]
n6--165:FMUL : [4:7]
n98--179:DMA_LOAD : [4:5]
n97--383:DMA_LOAD : [4:5]
n53--404:DMA_LOAD : [4:5]
n31--215:DMA_LOAD : [5:6]
n79--360:DMA_LOAD : [6:7]
n15--405:FMUL : [6:9]
n18--152:DMA_LOAD : [6:7]
n12--384:FMUL : [6:9]
n99--183:DMA_LOAD : [6:7]
n29--216:FMUL : [7:10]
n19--156:DMA_LOAD : [7:8]
n80--364:DMA_LOAD : [8:9]
n61--387:DMA_LOAD : [8:9]
n62--391:DMA_LOAD : [8:9]
n56--184:FMUL : [8:11]
n43--349:DMA_LOAD : [9:10]
n13--392:FMUL : [10:13]
n87--198:DMA_LOAD : [10:11]
n78--365:FMUL : [10:13]
n89--409:DMA_LOAD : [10:11]
n44--353:DMA_LOAD : [10:11]
n17--157:FMUL : [11:14]
n88--202:DMA_LOAD : [11:12]
n69--175:DMA_LOAD : [12:13]
n25--368:DMA_LOAD : [12:13]
n100--190:DMA_LOAD : [12:13]
n42--354:FMUL : [12:15]
n68--171:DMA_LOAD : [13:14]
n16--415:FMUL : [14:17]
n49--345:DMA_LOAD : [14:15]
n48--341:DMA_LOAD : [14:15]
n26--372:DMA_LOAD : [14:15]
n77--203:FMUL : [14:17]
n101--194:DMA_LOAD : [15:16]
n55--176:FMUL : [15:18]
n47--346:FMUL : [16:19]
n5--256:IADD : [16:16]
n65--227:FADD : [16:16]
n86--166:FADD : [16:16]
n57--147:IREM : [17:17]
n4--258:IREM : [17:17]
n9--336:IREM : [17:17]
n11--393:FADD : [17:17]
n14--416:FADD : [18:18]
n24--373:FMUL : [18:21]
n1--115:DMA_LOAD : [18:19]
n3--107:DMA_LOAD : [18:19]
n92--123:DMA_LOAD : [18:19]
n76--195:FMUL : [18:21]
n54--185:FADD : [19:19]
n38--355:FADD : [20:20]
n94--279:DMA_LOAD : [20:21]
n95--234:FADD : [20:20]
n75--430:FADD : [20:20]
n82--131:DMA_LOAD : [21:22]
n60--139:DMA_LOAD : [21:22]
n74--304:DMA_LOAD : [21:22]
n39--374:FADD : [22:22]
n37--423:FADD : [23:23]
n51--90:DMA_LOAD : [23:24]
n84--296:DMA_LOAD : [23:24]
n64--204:FADD : [23:23]
n63--241:FADD : [24:24]
n21--440:FADD : [24:24]
n41--251:FADD : [25:25]
n67--312:DMA_LOAD : [25:26]
n34--337:I2F : [25:25]
n23--445:IADD : [25:25]
n36--99:DMA_LOAD : [26:27]
n46--320:DMA_LOAD : [26:27]
n33--328:DMA_LOAD : [26:27]
n104--288:DMA_LOAD : [27:28]
n0--116:DMA_STORE : [28:29]
n2--108:DMA_STORE : [28:29]
n28--148:I2F : [28:28]
n81--132:DMA_STORE : [29:30]
n91--124:DMA_STORE : [29:30]
n50--91:DMA_STORE : [30:31]
n83--297:DMA_STORE : [30:31]
n93--280:DMA_STORE : [31:32]
n85--338:DMA_STORE : [31:32]
n40--252:DMA_STORE : [32:33]
n73--305:DMA_STORE : [32:33]
n32--329:DMA_STORE : [33:34]
n20--441:DMA_STORE : [33:34]
n45--321:DMA_STORE : [34:35]
n66--313:DMA_STORE : [34:35]
n58--450:IADD : [35:35]
n22--447:IREM : [35:35]
n35--100:DMA_STORE : [36:37]
n27--149:DMA_STORE : [36:37]
n59--140:DMA_STORE : [36:37]
n103--289:DMA_STORE : [36:37]
n102--268:IFGE : [38:38]
n105--79:IFGE : [38:38]


%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Printing BULB trees

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


###########################################################
Printing BULB metrics for lBoundEstimator: OWN, ALAPBound: lazyALAP
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 39
Initial best latency: 39
105 out of 106 DFG nodes could be skipped to find best schedule
It took 13 milliseconds to converge
Scheduling took 13 milliseconds

Print BULB tree: 
l_bound: 39, u_bound: 39; investigated partial schedule: {}; 
└── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n90--414:DMA_LOAD], 1=[n90--414:DMA_LOAD]}; 


###########################################################
Printing BULB metrics for lBoundEstimator: PAPER, ALAPBound: lazyALAP
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 39
Initial best latency: 39
105 out of 106 DFG nodes could be skipped to find best schedule
It took 14 milliseconds to converge
Scheduling took 14 milliseconds

Print BULB tree: 
l_bound: 39, u_bound: 39; investigated partial schedule: {}; 
└── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n90--414:DMA_LOAD], 1=[n90--414:DMA_LOAD]}; 


###########################################################
Printing BULB metrics for lBoundEstimator: OWN, ALAPBound: listSchedule
BULB tree contains 39 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 29 times
Best latency found: 39
Initial best latency: 39
105 out of 106 DFG nodes could be skipped to find best schedule
It took 14 milliseconds to converge
Scheduling took 128 milliseconds

Print BULB tree: 
l_bound: 39, u_bound: 39; investigated partial schedule: {}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [5:6]; investigated partial schedule: {5=[n90--414:DMA_LOAD], 6=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [6:7]; investigated partial schedule: {6=[n90--414:DMA_LOAD], 7=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [11:12]; investigated partial schedule: {11=[n90--414:DMA_LOAD], 12=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [27:28]; investigated partial schedule: {27=[n90--414:DMA_LOAD], 28=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [25:26]; investigated partial schedule: {25=[n90--414:DMA_LOAD], 26=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [20:21]; investigated partial schedule: {20=[n90--414:DMA_LOAD], 21=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [28:29]; investigated partial schedule: {28=[n90--414:DMA_LOAD], 29=[n90--414:DMA_LOAD]}; 
├── l_bound: 46, u_bound: 46; investigated n90--414:DMA_LOAD in [35:36]; investigated partial schedule: {35=[n90--414:DMA_LOAD], 36=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [12:13]; investigated partial schedule: {12=[n90--414:DMA_LOAD], 13=[n90--414:DMA_LOAD]}; 
├── l_bound: 41, u_bound: 41; investigated n90--414:DMA_LOAD in [30:31]; investigated partial schedule: {30=[n90--414:DMA_LOAD], 31=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [17:18]; investigated partial schedule: {17=[n90--414:DMA_LOAD], 18=[n90--414:DMA_LOAD]}; 
├── l_bound: 47, u_bound: 47; investigated n90--414:DMA_LOAD in [36:37]; investigated partial schedule: {36=[n90--414:DMA_LOAD], 37=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [7:8]; investigated partial schedule: {7=[n90--414:DMA_LOAD], 8=[n90--414:DMA_LOAD]}; 
├── l_bound: 45, u_bound: 45; investigated n90--414:DMA_LOAD in [34:35]; investigated partial schedule: {34=[n90--414:DMA_LOAD], 35=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [23:24]; investigated partial schedule: {23=[n90--414:DMA_LOAD], 24=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [8:9]; investigated partial schedule: {8=[n90--414:DMA_LOAD], 9=[n90--414:DMA_LOAD]}; 
├── l_bound: 40, u_bound: 40; investigated n90--414:DMA_LOAD in [29:30]; investigated partial schedule: {29=[n90--414:DMA_LOAD], 30=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [9:10]; investigated partial schedule: {9=[n90--414:DMA_LOAD], 10=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [2:3]; investigated partial schedule: {2=[n90--414:DMA_LOAD], 3=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [15:16]; investigated partial schedule: {15=[n90--414:DMA_LOAD], 16=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [22:23]; investigated partial schedule: {22=[n90--414:DMA_LOAD], 23=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [18:19]; investigated partial schedule: {18=[n90--414:DMA_LOAD], 19=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [13:14]; investigated partial schedule: {13=[n90--414:DMA_LOAD], 14=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n90--414:DMA_LOAD], 1=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [26:27]; investigated partial schedule: {26=[n90--414:DMA_LOAD], 27=[n90--414:DMA_LOAD]}; 
├── l_bound: 44, u_bound: 44; investigated n90--414:DMA_LOAD in [33:34]; investigated partial schedule: {33=[n90--414:DMA_LOAD], 34=[n90--414:DMA_LOAD]}; 
├── l_bound: 43, u_bound: 43; investigated n90--414:DMA_LOAD in [32:33]; investigated partial schedule: {32=[n90--414:DMA_LOAD], 33=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [1:2]; investigated partial schedule: {1=[n90--414:DMA_LOAD], 2=[n90--414:DMA_LOAD]}; 
├── l_bound: 48, u_bound: 48; investigated n90--414:DMA_LOAD in [37:38]; investigated partial schedule: {37=[n90--414:DMA_LOAD], 38=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [10:11]; investigated partial schedule: {10=[n90--414:DMA_LOAD], 11=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [4:5]; investigated partial schedule: {4=[n90--414:DMA_LOAD], 5=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [14:15]; investigated partial schedule: {14=[n90--414:DMA_LOAD], 15=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [3:4]; investigated partial schedule: {3=[n90--414:DMA_LOAD], 4=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [16:17]; investigated partial schedule: {16=[n90--414:DMA_LOAD], 17=[n90--414:DMA_LOAD]}; 
├── l_bound: 42, u_bound: 42; investigated n90--414:DMA_LOAD in [31:32]; investigated partial schedule: {31=[n90--414:DMA_LOAD], 32=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [19:20]; investigated partial schedule: {19=[n90--414:DMA_LOAD], 20=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [21:22]; investigated partial schedule: {21=[n90--414:DMA_LOAD], 22=[n90--414:DMA_LOAD]}; 
└── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [24:25]; investigated partial schedule: {24=[n90--414:DMA_LOAD], 25=[n90--414:DMA_LOAD]}; 


###########################################################
Printing BULB metrics for lBoundEstimator: PAPER, ALAPBound: listSchedule
BULB tree contains 39 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 29 times
Best latency found: 39
Initial best latency: 39
105 out of 106 DFG nodes could be skipped to find best schedule
It took 14 milliseconds to converge
Scheduling took 137 milliseconds

Print BULB tree: 
l_bound: 39, u_bound: 39; investigated partial schedule: {}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [6:7]; investigated partial schedule: {6=[n90--414:DMA_LOAD], 7=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [14:15]; investigated partial schedule: {14=[n90--414:DMA_LOAD], 15=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [13:14]; investigated partial schedule: {13=[n90--414:DMA_LOAD], 14=[n90--414:DMA_LOAD]}; 
├── l_bound: 41, u_bound: 41; investigated n90--414:DMA_LOAD in [30:31]; investigated partial schedule: {30=[n90--414:DMA_LOAD], 31=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [10:11]; investigated partial schedule: {10=[n90--414:DMA_LOAD], 11=[n90--414:DMA_LOAD]}; 
├── l_bound: 44, u_bound: 44; investigated n90--414:DMA_LOAD in [33:34]; investigated partial schedule: {33=[n90--414:DMA_LOAD], 34=[n90--414:DMA_LOAD]}; 
├── l_bound: 47, u_bound: 47; investigated n90--414:DMA_LOAD in [36:37]; investigated partial schedule: {36=[n90--414:DMA_LOAD], 37=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [9:10]; investigated partial schedule: {9=[n90--414:DMA_LOAD], 10=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [12:13]; investigated partial schedule: {12=[n90--414:DMA_LOAD], 13=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [22:23]; investigated partial schedule: {22=[n90--414:DMA_LOAD], 23=[n90--414:DMA_LOAD]}; 
├── l_bound: 45, u_bound: 45; investigated n90--414:DMA_LOAD in [34:35]; investigated partial schedule: {34=[n90--414:DMA_LOAD], 35=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [17:18]; investigated partial schedule: {17=[n90--414:DMA_LOAD], 18=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [16:17]; investigated partial schedule: {16=[n90--414:DMA_LOAD], 17=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [15:16]; investigated partial schedule: {15=[n90--414:DMA_LOAD], 16=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [25:26]; investigated partial schedule: {25=[n90--414:DMA_LOAD], 26=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [26:27]; investigated partial schedule: {26=[n90--414:DMA_LOAD], 27=[n90--414:DMA_LOAD]}; 
├── l_bound: 48, u_bound: 48; investigated n90--414:DMA_LOAD in [37:38]; investigated partial schedule: {37=[n90--414:DMA_LOAD], 38=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [18:19]; investigated partial schedule: {18=[n90--414:DMA_LOAD], 19=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [19:20]; investigated partial schedule: {19=[n90--414:DMA_LOAD], 20=[n90--414:DMA_LOAD]}; 
├── l_bound: 46, u_bound: 46; investigated n90--414:DMA_LOAD in [35:36]; investigated partial schedule: {35=[n90--414:DMA_LOAD], 36=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [4:5]; investigated partial schedule: {4=[n90--414:DMA_LOAD], 5=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [2:3]; investigated partial schedule: {2=[n90--414:DMA_LOAD], 3=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [1:2]; investigated partial schedule: {1=[n90--414:DMA_LOAD], 2=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [5:6]; investigated partial schedule: {5=[n90--414:DMA_LOAD], 6=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [11:12]; investigated partial schedule: {11=[n90--414:DMA_LOAD], 12=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [28:29]; investigated partial schedule: {28=[n90--414:DMA_LOAD], 29=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [3:4]; investigated partial schedule: {3=[n90--414:DMA_LOAD], 4=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n90--414:DMA_LOAD], 1=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [23:24]; investigated partial schedule: {23=[n90--414:DMA_LOAD], 24=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [24:25]; investigated partial schedule: {24=[n90--414:DMA_LOAD], 25=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [8:9]; investigated partial schedule: {8=[n90--414:DMA_LOAD], 9=[n90--414:DMA_LOAD]}; 
├── l_bound: 40, u_bound: 40; investigated n90--414:DMA_LOAD in [29:30]; investigated partial schedule: {29=[n90--414:DMA_LOAD], 30=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [20:21]; investigated partial schedule: {20=[n90--414:DMA_LOAD], 21=[n90--414:DMA_LOAD]}; 
├── l_bound: 42, u_bound: 42; investigated n90--414:DMA_LOAD in [31:32]; investigated partial schedule: {31=[n90--414:DMA_LOAD], 32=[n90--414:DMA_LOAD]}; 
├── l_bound: 43, u_bound: 43; investigated n90--414:DMA_LOAD in [32:33]; investigated partial schedule: {32=[n90--414:DMA_LOAD], 33=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [7:8]; investigated partial schedule: {7=[n90--414:DMA_LOAD], 8=[n90--414:DMA_LOAD]}; 
├── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [21:22]; investigated partial schedule: {21=[n90--414:DMA_LOAD], 22=[n90--414:DMA_LOAD]}; 
└── l_bound: 39, u_bound: 39; investigated n90--414:DMA_LOAD in [27:28]; investigated partial schedule: {27=[n90--414:DMA_LOAD], 28=[n90--414:DMA_LOAD]}; 

