  **** HLS Build v2025.2 6295257
INFO: [HLS 200-2005] Using work_dir E:/source/.ITA/FPGA/7.RAD/zc702_workspace/radiation_injector/radiation_injector 
INFO: [HLS 200-2176] Writing Vitis IDE component file E:/source/.ITA/FPGA/7.RAD/zc702_workspace/radiation_injector/radiation_injector/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'E:/source/.ITA/FPGA/7.RAD/zc702_workspace/radiation_injector/radiation_injector'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=radiation_injector.cpp' from hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'E:/source/.ITA/FPGA/7.RAD/zc702_workspace/radiation_injector/radiation_injector.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=test_bench.cpp' from hls_config.cfg(8)
INFO: [HLS 200-10] Adding test bench file 'E:/source/.ITA/FPGA/7.RAD/zc702_workspace/radiation_injector/test_bench.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=radiation_injector' from hls_config.cfg(9)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xc7z020clg400-2' from hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file E:/source/.ITA/FPGA/7.RAD/zc702_workspace/radiation_injector/radiation_injector/vitis-comp.json
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.588 seconds; current allocated memory: 134.301 MB.
INFO: [HLS 200-2191] C-Synthesis will use clang-16 as the compiler
INFO: [HLS 200-10] Analyzing design file 'radiation_injector.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.007 seconds; current allocated memory: 136.875 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 138 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (E:/source/.ITA/FPGA/7.RAD/zc702_workspace/radiation_injector/radiation_injector/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 58 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (E:/source/.ITA/FPGA/7.RAD/zc702_workspace/radiation_injector/radiation_injector/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 47 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (E:/source/.ITA/FPGA/7.RAD/zc702_workspace/radiation_injector/radiation_injector/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (E:/source/.ITA/FPGA/7.RAD/zc702_workspace/radiation_injector/radiation_injector/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (E:/source/.ITA/FPGA/7.RAD/zc702_workspace/radiation_injector/radiation_injector/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 97 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (E:/source/.ITA/FPGA/7.RAD/zc702_workspace/radiation_injector/radiation_injector/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 64 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (E:/source/.ITA/FPGA/7.RAD/zc702_workspace/radiation_injector/radiation_injector/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 64 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (E:/source/.ITA/FPGA/7.RAD/zc702_workspace/radiation_injector/radiation_injector/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 64 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (E:/source/.ITA/FPGA/7.RAD/zc702_workspace/radiation_injector/radiation_injector/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 72 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (E:/source/.ITA/FPGA/7.RAD/zc702_workspace/radiation_injector/radiation_injector/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 72 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (E:/source/.ITA/FPGA/7.RAD/zc702_workspace/radiation_injector/radiation_injector/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 64 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (E:/source/.ITA/FPGA/7.RAD/zc702_workspace/radiation_injector/radiation_injector/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 64 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (E:/source/.ITA/FPGA/7.RAD/zc702_workspace/radiation_injector/radiation_injector/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 64 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (E:/source/.ITA/FPGA/7.RAD/zc702_workspace/radiation_injector/radiation_injector/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 64 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (E:/source/.ITA/FPGA/7.RAD/zc702_workspace/radiation_injector/radiation_injector/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (E:/source/.ITA/FPGA/7.RAD/zc702_workspace/radiation_injector/radiation_injector/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-248] Applying array_partition to 'buffer': Complete partitioning on dimension 1. (radiation_injector.cpp:28:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.623 seconds; current allocated memory: 138.496 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 138.496 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 143.008 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 144.441 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 165.598 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 177.434 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'radiation_injector' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radiation_injector_Pipeline_READ_PHASE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_PHASE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'READ_PHASE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 181.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 182.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radiation_injector_Pipeline_WRITE_PHASE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_PHASE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'WRITE_PHASE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 182.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 182.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radiation_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 182.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 182.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radiation_injector_Pipeline_READ_PHASE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radiation_injector_Pipeline_READ_PHASE' pipeline 'READ_PHASE' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'radiation_injector_Pipeline_READ_PHASE/weight_mem_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'radiation_injector_Pipeline_READ_PHASE/weight_mem_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'radiation_injector_Pipeline_READ_PHASE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 184.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radiation_injector_Pipeline_WRITE_PHASE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'radiation_injector_Pipeline_WRITE_PHASE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 185.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radiation_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'radiation_injector/weight_mem' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'radiation_injector' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'radiation_injector'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 186.891 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 191.633 MB.
INFO: [HLS 200-2225] Wrote inferred directives to file E:/source/.ITA/FPGA/7.RAD/zc702_workspace/radiation_injector/radiation_injector/hls/syn/inferred_directives.ini
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.483 seconds; current allocated memory: 195.152 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for radiation_injector.
INFO: [VLOG 209-307] Generating Verilog RTL for radiation_injector.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 278.32 MHz
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 17.074 seconds; peak allocated memory: 195.246 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 20s
