
Lora001.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002158  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000034  08002218  08002218  00012218  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800224c  0800224c  0001224c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08002254  08002254  00012254  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08002258  08002258  00012258  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000004  20000000  0800225c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000174  20000004  08002260  00020004  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000178  08002260  00020178  2**0
                  ALLOC
  9 .ARM.attributes 00000028  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000d9a7  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000026c8  00000000  00000000  0002d9d3  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00006650  00000000  00000000  0003009b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000a40  00000000  00000000  000366f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000c70  00000000  00000000  00037130  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00005ec8  00000000  00000000  00037da0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00003422  00000000  00000000  0003dc68  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0004108a  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00001d08  00000000  00000000  00041108  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000004 	.word	0x20000004
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002200 	.word	0x08002200

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000008 	.word	0x20000008
 8000104:	08002200 	.word	0x08002200

08000108 <__gnu_thumb1_case_uqi>:
 8000108:	b402      	push	{r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0049      	lsls	r1, r1, #1
 8000110:	5c09      	ldrb	r1, [r1, r0]
 8000112:	0049      	lsls	r1, r1, #1
 8000114:	448e      	add	lr, r1
 8000116:	bc02      	pop	{r1}
 8000118:	4770      	bx	lr
 800011a:	46c0      	nop			; (mov r8, r8)

0800011c <__gnu_thumb1_case_shi>:
 800011c:	b403      	push	{r0, r1}
 800011e:	4671      	mov	r1, lr
 8000120:	0849      	lsrs	r1, r1, #1
 8000122:	0040      	lsls	r0, r0, #1
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	5e09      	ldrsh	r1, [r1, r0]
 8000128:	0049      	lsls	r1, r1, #1
 800012a:	448e      	add	lr, r1
 800012c:	bc03      	pop	{r0, r1}
 800012e:	4770      	bx	lr

08000130 <__udivsi3>:
 8000130:	2200      	movs	r2, #0
 8000132:	0843      	lsrs	r3, r0, #1
 8000134:	428b      	cmp	r3, r1
 8000136:	d374      	bcc.n	8000222 <__udivsi3+0xf2>
 8000138:	0903      	lsrs	r3, r0, #4
 800013a:	428b      	cmp	r3, r1
 800013c:	d35f      	bcc.n	80001fe <__udivsi3+0xce>
 800013e:	0a03      	lsrs	r3, r0, #8
 8000140:	428b      	cmp	r3, r1
 8000142:	d344      	bcc.n	80001ce <__udivsi3+0x9e>
 8000144:	0b03      	lsrs	r3, r0, #12
 8000146:	428b      	cmp	r3, r1
 8000148:	d328      	bcc.n	800019c <__udivsi3+0x6c>
 800014a:	0c03      	lsrs	r3, r0, #16
 800014c:	428b      	cmp	r3, r1
 800014e:	d30d      	bcc.n	800016c <__udivsi3+0x3c>
 8000150:	22ff      	movs	r2, #255	; 0xff
 8000152:	0209      	lsls	r1, r1, #8
 8000154:	ba12      	rev	r2, r2
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d302      	bcc.n	8000162 <__udivsi3+0x32>
 800015c:	1212      	asrs	r2, r2, #8
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	d065      	beq.n	800022e <__udivsi3+0xfe>
 8000162:	0b03      	lsrs	r3, r0, #12
 8000164:	428b      	cmp	r3, r1
 8000166:	d319      	bcc.n	800019c <__udivsi3+0x6c>
 8000168:	e000      	b.n	800016c <__udivsi3+0x3c>
 800016a:	0a09      	lsrs	r1, r1, #8
 800016c:	0bc3      	lsrs	r3, r0, #15
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x46>
 8000172:	03cb      	lsls	r3, r1, #15
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b83      	lsrs	r3, r0, #14
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x52>
 800017e:	038b      	lsls	r3, r1, #14
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b43      	lsrs	r3, r0, #13
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x5e>
 800018a:	034b      	lsls	r3, r1, #13
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b03      	lsrs	r3, r0, #12
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x6a>
 8000196:	030b      	lsls	r3, r1, #12
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0ac3      	lsrs	r3, r0, #11
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x76>
 80001a2:	02cb      	lsls	r3, r1, #11
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a83      	lsrs	r3, r0, #10
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x82>
 80001ae:	028b      	lsls	r3, r1, #10
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a43      	lsrs	r3, r0, #9
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x8e>
 80001ba:	024b      	lsls	r3, r1, #9
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a03      	lsrs	r3, r0, #8
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x9a>
 80001c6:	020b      	lsls	r3, r1, #8
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	d2cd      	bcs.n	800016a <__udivsi3+0x3a>
 80001ce:	09c3      	lsrs	r3, r0, #7
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xa8>
 80001d4:	01cb      	lsls	r3, r1, #7
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0983      	lsrs	r3, r0, #6
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xb4>
 80001e0:	018b      	lsls	r3, r1, #6
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0943      	lsrs	r3, r0, #5
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xc0>
 80001ec:	014b      	lsls	r3, r1, #5
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0903      	lsrs	r3, r0, #4
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xcc>
 80001f8:	010b      	lsls	r3, r1, #4
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	08c3      	lsrs	r3, r0, #3
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xd8>
 8000204:	00cb      	lsls	r3, r1, #3
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0883      	lsrs	r3, r0, #2
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xe4>
 8000210:	008b      	lsls	r3, r1, #2
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0843      	lsrs	r3, r0, #1
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xf0>
 800021c:	004b      	lsls	r3, r1, #1
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	1a41      	subs	r1, r0, r1
 8000224:	d200      	bcs.n	8000228 <__udivsi3+0xf8>
 8000226:	4601      	mov	r1, r0
 8000228:	4152      	adcs	r2, r2
 800022a:	4610      	mov	r0, r2
 800022c:	4770      	bx	lr
 800022e:	e7ff      	b.n	8000230 <__udivsi3+0x100>
 8000230:	b501      	push	{r0, lr}
 8000232:	2000      	movs	r0, #0
 8000234:	f000 f806 	bl	8000244 <__aeabi_idiv0>
 8000238:	bd02      	pop	{r1, pc}
 800023a:	46c0      	nop			; (mov r8, r8)

0800023c <__aeabi_uidivmod>:
 800023c:	2900      	cmp	r1, #0
 800023e:	d0f7      	beq.n	8000230 <__udivsi3+0x100>
 8000240:	e776      	b.n	8000130 <__udivsi3>
 8000242:	4770      	bx	lr

08000244 <__aeabi_idiv0>:
 8000244:	4770      	bx	lr
 8000246:	46c0      	nop			; (mov r8, r8)

08000248 <__aeabi_uldivmod>:
 8000248:	2b00      	cmp	r3, #0
 800024a:	d111      	bne.n	8000270 <__aeabi_uldivmod+0x28>
 800024c:	2a00      	cmp	r2, #0
 800024e:	d10f      	bne.n	8000270 <__aeabi_uldivmod+0x28>
 8000250:	2900      	cmp	r1, #0
 8000252:	d100      	bne.n	8000256 <__aeabi_uldivmod+0xe>
 8000254:	2800      	cmp	r0, #0
 8000256:	d002      	beq.n	800025e <__aeabi_uldivmod+0x16>
 8000258:	2100      	movs	r1, #0
 800025a:	43c9      	mvns	r1, r1
 800025c:	1c08      	adds	r0, r1, #0
 800025e:	b407      	push	{r0, r1, r2}
 8000260:	4802      	ldr	r0, [pc, #8]	; (800026c <__aeabi_uldivmod+0x24>)
 8000262:	a102      	add	r1, pc, #8	; (adr r1, 800026c <__aeabi_uldivmod+0x24>)
 8000264:	1840      	adds	r0, r0, r1
 8000266:	9002      	str	r0, [sp, #8]
 8000268:	bd03      	pop	{r0, r1, pc}
 800026a:	46c0      	nop			; (mov r8, r8)
 800026c:	ffffffd9 	.word	0xffffffd9
 8000270:	b403      	push	{r0, r1}
 8000272:	4668      	mov	r0, sp
 8000274:	b501      	push	{r0, lr}
 8000276:	9802      	ldr	r0, [sp, #8]
 8000278:	f000 f806 	bl	8000288 <__udivmoddi4>
 800027c:	9b01      	ldr	r3, [sp, #4]
 800027e:	469e      	mov	lr, r3
 8000280:	b002      	add	sp, #8
 8000282:	bc0c      	pop	{r2, r3}
 8000284:	4770      	bx	lr
 8000286:	46c0      	nop			; (mov r8, r8)

08000288 <__udivmoddi4>:
 8000288:	b5f0      	push	{r4, r5, r6, r7, lr}
 800028a:	4657      	mov	r7, sl
 800028c:	464e      	mov	r6, r9
 800028e:	4645      	mov	r5, r8
 8000290:	46de      	mov	lr, fp
 8000292:	b5e0      	push	{r5, r6, r7, lr}
 8000294:	0004      	movs	r4, r0
 8000296:	b083      	sub	sp, #12
 8000298:	000d      	movs	r5, r1
 800029a:	4692      	mov	sl, r2
 800029c:	4699      	mov	r9, r3
 800029e:	428b      	cmp	r3, r1
 80002a0:	d82f      	bhi.n	8000302 <__udivmoddi4+0x7a>
 80002a2:	d02c      	beq.n	80002fe <__udivmoddi4+0x76>
 80002a4:	4649      	mov	r1, r9
 80002a6:	4650      	mov	r0, sl
 80002a8:	f000 f8ae 	bl	8000408 <__clzdi2>
 80002ac:	0029      	movs	r1, r5
 80002ae:	0006      	movs	r6, r0
 80002b0:	0020      	movs	r0, r4
 80002b2:	f000 f8a9 	bl	8000408 <__clzdi2>
 80002b6:	1a33      	subs	r3, r6, r0
 80002b8:	4698      	mov	r8, r3
 80002ba:	3b20      	subs	r3, #32
 80002bc:	469b      	mov	fp, r3
 80002be:	d500      	bpl.n	80002c2 <__udivmoddi4+0x3a>
 80002c0:	e074      	b.n	80003ac <__udivmoddi4+0x124>
 80002c2:	4653      	mov	r3, sl
 80002c4:	465a      	mov	r2, fp
 80002c6:	4093      	lsls	r3, r2
 80002c8:	001f      	movs	r7, r3
 80002ca:	4653      	mov	r3, sl
 80002cc:	4642      	mov	r2, r8
 80002ce:	4093      	lsls	r3, r2
 80002d0:	001e      	movs	r6, r3
 80002d2:	42af      	cmp	r7, r5
 80002d4:	d829      	bhi.n	800032a <__udivmoddi4+0xa2>
 80002d6:	d026      	beq.n	8000326 <__udivmoddi4+0x9e>
 80002d8:	465b      	mov	r3, fp
 80002da:	1ba4      	subs	r4, r4, r6
 80002dc:	41bd      	sbcs	r5, r7
 80002de:	2b00      	cmp	r3, #0
 80002e0:	da00      	bge.n	80002e4 <__udivmoddi4+0x5c>
 80002e2:	e079      	b.n	80003d8 <__udivmoddi4+0x150>
 80002e4:	2200      	movs	r2, #0
 80002e6:	2300      	movs	r3, #0
 80002e8:	9200      	str	r2, [sp, #0]
 80002ea:	9301      	str	r3, [sp, #4]
 80002ec:	2301      	movs	r3, #1
 80002ee:	465a      	mov	r2, fp
 80002f0:	4093      	lsls	r3, r2
 80002f2:	9301      	str	r3, [sp, #4]
 80002f4:	2301      	movs	r3, #1
 80002f6:	4642      	mov	r2, r8
 80002f8:	4093      	lsls	r3, r2
 80002fa:	9300      	str	r3, [sp, #0]
 80002fc:	e019      	b.n	8000332 <__udivmoddi4+0xaa>
 80002fe:	4282      	cmp	r2, r0
 8000300:	d9d0      	bls.n	80002a4 <__udivmoddi4+0x1c>
 8000302:	2200      	movs	r2, #0
 8000304:	2300      	movs	r3, #0
 8000306:	9200      	str	r2, [sp, #0]
 8000308:	9301      	str	r3, [sp, #4]
 800030a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800030c:	2b00      	cmp	r3, #0
 800030e:	d001      	beq.n	8000314 <__udivmoddi4+0x8c>
 8000310:	601c      	str	r4, [r3, #0]
 8000312:	605d      	str	r5, [r3, #4]
 8000314:	9800      	ldr	r0, [sp, #0]
 8000316:	9901      	ldr	r1, [sp, #4]
 8000318:	b003      	add	sp, #12
 800031a:	bc3c      	pop	{r2, r3, r4, r5}
 800031c:	4690      	mov	r8, r2
 800031e:	4699      	mov	r9, r3
 8000320:	46a2      	mov	sl, r4
 8000322:	46ab      	mov	fp, r5
 8000324:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000326:	42a3      	cmp	r3, r4
 8000328:	d9d6      	bls.n	80002d8 <__udivmoddi4+0x50>
 800032a:	2200      	movs	r2, #0
 800032c:	2300      	movs	r3, #0
 800032e:	9200      	str	r2, [sp, #0]
 8000330:	9301      	str	r3, [sp, #4]
 8000332:	4643      	mov	r3, r8
 8000334:	2b00      	cmp	r3, #0
 8000336:	d0e8      	beq.n	800030a <__udivmoddi4+0x82>
 8000338:	07fb      	lsls	r3, r7, #31
 800033a:	0872      	lsrs	r2, r6, #1
 800033c:	431a      	orrs	r2, r3
 800033e:	4646      	mov	r6, r8
 8000340:	087b      	lsrs	r3, r7, #1
 8000342:	e00e      	b.n	8000362 <__udivmoddi4+0xda>
 8000344:	42ab      	cmp	r3, r5
 8000346:	d101      	bne.n	800034c <__udivmoddi4+0xc4>
 8000348:	42a2      	cmp	r2, r4
 800034a:	d80c      	bhi.n	8000366 <__udivmoddi4+0xde>
 800034c:	1aa4      	subs	r4, r4, r2
 800034e:	419d      	sbcs	r5, r3
 8000350:	2001      	movs	r0, #1
 8000352:	1924      	adds	r4, r4, r4
 8000354:	416d      	adcs	r5, r5
 8000356:	2100      	movs	r1, #0
 8000358:	3e01      	subs	r6, #1
 800035a:	1824      	adds	r4, r4, r0
 800035c:	414d      	adcs	r5, r1
 800035e:	2e00      	cmp	r6, #0
 8000360:	d006      	beq.n	8000370 <__udivmoddi4+0xe8>
 8000362:	42ab      	cmp	r3, r5
 8000364:	d9ee      	bls.n	8000344 <__udivmoddi4+0xbc>
 8000366:	3e01      	subs	r6, #1
 8000368:	1924      	adds	r4, r4, r4
 800036a:	416d      	adcs	r5, r5
 800036c:	2e00      	cmp	r6, #0
 800036e:	d1f8      	bne.n	8000362 <__udivmoddi4+0xda>
 8000370:	465b      	mov	r3, fp
 8000372:	9800      	ldr	r0, [sp, #0]
 8000374:	9901      	ldr	r1, [sp, #4]
 8000376:	1900      	adds	r0, r0, r4
 8000378:	4169      	adcs	r1, r5
 800037a:	2b00      	cmp	r3, #0
 800037c:	db22      	blt.n	80003c4 <__udivmoddi4+0x13c>
 800037e:	002b      	movs	r3, r5
 8000380:	465a      	mov	r2, fp
 8000382:	40d3      	lsrs	r3, r2
 8000384:	002a      	movs	r2, r5
 8000386:	4644      	mov	r4, r8
 8000388:	40e2      	lsrs	r2, r4
 800038a:	001c      	movs	r4, r3
 800038c:	465b      	mov	r3, fp
 800038e:	0015      	movs	r5, r2
 8000390:	2b00      	cmp	r3, #0
 8000392:	db2c      	blt.n	80003ee <__udivmoddi4+0x166>
 8000394:	0026      	movs	r6, r4
 8000396:	409e      	lsls	r6, r3
 8000398:	0033      	movs	r3, r6
 800039a:	0026      	movs	r6, r4
 800039c:	4647      	mov	r7, r8
 800039e:	40be      	lsls	r6, r7
 80003a0:	0032      	movs	r2, r6
 80003a2:	1a80      	subs	r0, r0, r2
 80003a4:	4199      	sbcs	r1, r3
 80003a6:	9000      	str	r0, [sp, #0]
 80003a8:	9101      	str	r1, [sp, #4]
 80003aa:	e7ae      	b.n	800030a <__udivmoddi4+0x82>
 80003ac:	4642      	mov	r2, r8
 80003ae:	2320      	movs	r3, #32
 80003b0:	1a9b      	subs	r3, r3, r2
 80003b2:	4652      	mov	r2, sl
 80003b4:	40da      	lsrs	r2, r3
 80003b6:	4641      	mov	r1, r8
 80003b8:	0013      	movs	r3, r2
 80003ba:	464a      	mov	r2, r9
 80003bc:	408a      	lsls	r2, r1
 80003be:	0017      	movs	r7, r2
 80003c0:	431f      	orrs	r7, r3
 80003c2:	e782      	b.n	80002ca <__udivmoddi4+0x42>
 80003c4:	4642      	mov	r2, r8
 80003c6:	2320      	movs	r3, #32
 80003c8:	1a9b      	subs	r3, r3, r2
 80003ca:	002a      	movs	r2, r5
 80003cc:	4646      	mov	r6, r8
 80003ce:	409a      	lsls	r2, r3
 80003d0:	0023      	movs	r3, r4
 80003d2:	40f3      	lsrs	r3, r6
 80003d4:	4313      	orrs	r3, r2
 80003d6:	e7d5      	b.n	8000384 <__udivmoddi4+0xfc>
 80003d8:	4642      	mov	r2, r8
 80003da:	2320      	movs	r3, #32
 80003dc:	2100      	movs	r1, #0
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	2200      	movs	r2, #0
 80003e2:	9100      	str	r1, [sp, #0]
 80003e4:	9201      	str	r2, [sp, #4]
 80003e6:	2201      	movs	r2, #1
 80003e8:	40da      	lsrs	r2, r3
 80003ea:	9201      	str	r2, [sp, #4]
 80003ec:	e782      	b.n	80002f4 <__udivmoddi4+0x6c>
 80003ee:	4642      	mov	r2, r8
 80003f0:	2320      	movs	r3, #32
 80003f2:	0026      	movs	r6, r4
 80003f4:	1a9b      	subs	r3, r3, r2
 80003f6:	40de      	lsrs	r6, r3
 80003f8:	002f      	movs	r7, r5
 80003fa:	46b4      	mov	ip, r6
 80003fc:	4097      	lsls	r7, r2
 80003fe:	4666      	mov	r6, ip
 8000400:	003b      	movs	r3, r7
 8000402:	4333      	orrs	r3, r6
 8000404:	e7c9      	b.n	800039a <__udivmoddi4+0x112>
 8000406:	46c0      	nop			; (mov r8, r8)

08000408 <__clzdi2>:
 8000408:	b510      	push	{r4, lr}
 800040a:	2900      	cmp	r1, #0
 800040c:	d103      	bne.n	8000416 <__clzdi2+0xe>
 800040e:	f000 f807 	bl	8000420 <__clzsi2>
 8000412:	3020      	adds	r0, #32
 8000414:	e002      	b.n	800041c <__clzdi2+0x14>
 8000416:	1c08      	adds	r0, r1, #0
 8000418:	f000 f802 	bl	8000420 <__clzsi2>
 800041c:	bd10      	pop	{r4, pc}
 800041e:	46c0      	nop			; (mov r8, r8)

08000420 <__clzsi2>:
 8000420:	211c      	movs	r1, #28
 8000422:	2301      	movs	r3, #1
 8000424:	041b      	lsls	r3, r3, #16
 8000426:	4298      	cmp	r0, r3
 8000428:	d301      	bcc.n	800042e <__clzsi2+0xe>
 800042a:	0c00      	lsrs	r0, r0, #16
 800042c:	3910      	subs	r1, #16
 800042e:	0a1b      	lsrs	r3, r3, #8
 8000430:	4298      	cmp	r0, r3
 8000432:	d301      	bcc.n	8000438 <__clzsi2+0x18>
 8000434:	0a00      	lsrs	r0, r0, #8
 8000436:	3908      	subs	r1, #8
 8000438:	091b      	lsrs	r3, r3, #4
 800043a:	4298      	cmp	r0, r3
 800043c:	d301      	bcc.n	8000442 <__clzsi2+0x22>
 800043e:	0900      	lsrs	r0, r0, #4
 8000440:	3904      	subs	r1, #4
 8000442:	a202      	add	r2, pc, #8	; (adr r2, 800044c <__clzsi2+0x2c>)
 8000444:	5c10      	ldrb	r0, [r2, r0]
 8000446:	1840      	adds	r0, r0, r1
 8000448:	4770      	bx	lr
 800044a:	46c0      	nop			; (mov r8, r8)
 800044c:	02020304 	.word	0x02020304
 8000450:	01010101 	.word	0x01010101
	...

0800045c <HAL_InitTick>:
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  HAL_StatusTypeDef  status = HAL_OK;

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 800045c:	21fa      	movs	r1, #250	; 0xfa
 800045e:	4b0a      	ldr	r3, [pc, #40]	; (8000488 <HAL_InitTick+0x2c>)
{
 8000460:	b570      	push	{r4, r5, r6, lr}
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8000462:	0089      	lsls	r1, r1, #2
{
 8000464:	0005      	movs	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8000466:	6818      	ldr	r0, [r3, #0]
 8000468:	f7ff fe62 	bl	8000130 <__udivsi3>
 800046c:	f000 f87a 	bl	8000564 <HAL_SYSTICK_Config>
 8000470:	0004      	movs	r4, r0
  {
    status = HAL_ERROR;
 8000472:	2001      	movs	r0, #1
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8000474:	2c00      	cmp	r4, #0
 8000476:	d105      	bne.n	8000484 <HAL_InitTick+0x28>
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 8000478:	3802      	subs	r0, #2
 800047a:	0022      	movs	r2, r4
 800047c:	0029      	movs	r1, r5
 800047e:	f000 f837 	bl	80004f0 <HAL_NVIC_SetPriority>
 8000482:	0020      	movs	r0, r4
  }

  /* Return function status */
  return status;
}
 8000484:	bd70      	pop	{r4, r5, r6, pc}
 8000486:	46c0      	nop			; (mov r8, r8)
 8000488:	20000000 	.word	0x20000000

0800048c <HAL_Init>:
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 800048c:	2340      	movs	r3, #64	; 0x40
 800048e:	4a08      	ldr	r2, [pc, #32]	; (80004b0 <HAL_Init+0x24>)
{
 8000490:	b510      	push	{r4, lr}
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000492:	6811      	ldr	r1, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000494:	2000      	movs	r0, #0
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000496:	430b      	orrs	r3, r1
 8000498:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800049a:	f7ff ffdf 	bl	800045c <HAL_InitTick>
 800049e:	1e04      	subs	r4, r0, #0
 80004a0:	d103      	bne.n	80004aa <HAL_Init+0x1e>
    HAL_MspInit();
 80004a2:	f001 fd9f 	bl	8001fe4 <HAL_MspInit>
}
 80004a6:	0020      	movs	r0, r4
 80004a8:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 80004aa:	2401      	movs	r4, #1
 80004ac:	e7fb      	b.n	80004a6 <HAL_Init+0x1a>
 80004ae:	46c0      	nop			; (mov r8, r8)
 80004b0:	40022000 	.word	0x40022000

080004b4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 80004b4:	4a02      	ldr	r2, [pc, #8]	; (80004c0 <HAL_IncTick+0xc>)
 80004b6:	6813      	ldr	r3, [r2, #0]
 80004b8:	3301      	adds	r3, #1
 80004ba:	6013      	str	r3, [r2, #0]
}
 80004bc:	4770      	bx	lr
 80004be:	46c0      	nop			; (mov r8, r8)
 80004c0:	20000020 	.word	0x20000020

080004c4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80004c4:	4b01      	ldr	r3, [pc, #4]	; (80004cc <HAL_GetTick+0x8>)
 80004c6:	6818      	ldr	r0, [r3, #0]
}
 80004c8:	4770      	bx	lr
 80004ca:	46c0      	nop			; (mov r8, r8)
 80004cc:	20000020 	.word	0x20000020

080004d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80004d0:	b570      	push	{r4, r5, r6, lr}
 80004d2:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80004d4:	f7ff fff6 	bl	80004c4 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
  {
    wait++;
 80004d8:	1c63      	adds	r3, r4, #1
 80004da:	1e5a      	subs	r2, r3, #1
 80004dc:	4193      	sbcs	r3, r2
  uint32_t tickstart = HAL_GetTick();
 80004de:	0005      	movs	r5, r0
    wait++;
 80004e0:	18e4      	adds	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 80004e2:	f7ff ffef 	bl	80004c4 <HAL_GetTick>
 80004e6:	1b40      	subs	r0, r0, r5
 80004e8:	4284      	cmp	r4, r0
 80004ea:	d8fa      	bhi.n	80004e2 <HAL_Delay+0x12>
  {
  }
}
 80004ec:	bd70      	pop	{r4, r5, r6, pc}
	...

080004f0 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80004f0:	b570      	push	{r4, r5, r6, lr}
 80004f2:	0189      	lsls	r1, r1, #6
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 80004f4:	2800      	cmp	r0, #0
 80004f6:	da14      	bge.n	8000522 <HAL_NVIC_SetPriority+0x32>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80004f8:	230f      	movs	r3, #15
 80004fa:	b2c0      	uxtb	r0, r0
 80004fc:	4003      	ands	r3, r0
 80004fe:	3b08      	subs	r3, #8
 8000500:	4a11      	ldr	r2, [pc, #68]	; (8000548 <HAL_NVIC_SetPriority+0x58>)
 8000502:	089b      	lsrs	r3, r3, #2
 8000504:	009b      	lsls	r3, r3, #2
 8000506:	189b      	adds	r3, r3, r2
 8000508:	2203      	movs	r2, #3
 800050a:	4010      	ands	r0, r2
 800050c:	4090      	lsls	r0, r2
 800050e:	32fc      	adds	r2, #252	; 0xfc
 8000510:	0015      	movs	r5, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000512:	4011      	ands	r1, r2
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000514:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000516:	4081      	lsls	r1, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000518:	69dc      	ldr	r4, [r3, #28]
 800051a:	43ac      	bics	r4, r5
 800051c:	4321      	orrs	r1, r4
 800051e:	61d9      	str	r1, [r3, #28]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 8000520:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000522:	2503      	movs	r5, #3
 8000524:	0883      	lsrs	r3, r0, #2
 8000526:	4028      	ands	r0, r5
 8000528:	40a8      	lsls	r0, r5
 800052a:	35fc      	adds	r5, #252	; 0xfc
 800052c:	002e      	movs	r6, r5
 800052e:	4a07      	ldr	r2, [pc, #28]	; (800054c <HAL_NVIC_SetPriority+0x5c>)
 8000530:	009b      	lsls	r3, r3, #2
 8000532:	189b      	adds	r3, r3, r2
 8000534:	22c0      	movs	r2, #192	; 0xc0
 8000536:	4086      	lsls	r6, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000538:	4029      	ands	r1, r5
 800053a:	4081      	lsls	r1, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800053c:	0092      	lsls	r2, r2, #2
 800053e:	589c      	ldr	r4, [r3, r2]
 8000540:	43b4      	bics	r4, r6
 8000542:	4321      	orrs	r1, r4
 8000544:	5099      	str	r1, [r3, r2]
 8000546:	e7eb      	b.n	8000520 <HAL_NVIC_SetPriority+0x30>
 8000548:	e000ed00 	.word	0xe000ed00
 800054c:	e000e100 	.word	0xe000e100

08000550 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000550:	231f      	movs	r3, #31
 8000552:	4018      	ands	r0, r3
 8000554:	3b1e      	subs	r3, #30
 8000556:	4083      	lsls	r3, r0
 8000558:	4a01      	ldr	r2, [pc, #4]	; (8000560 <HAL_NVIC_EnableIRQ+0x10>)
 800055a:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 800055c:	4770      	bx	lr
 800055e:	46c0      	nop			; (mov r8, r8)
 8000560:	e000e100 	.word	0xe000e100

08000564 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000564:	4a09      	ldr	r2, [pc, #36]	; (800058c <HAL_SYSTICK_Config+0x28>)
 8000566:	1e43      	subs	r3, r0, #1
  {
    return (1UL);                                                   /* Reload value impossible */
 8000568:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800056a:	4293      	cmp	r3, r2
 800056c:	d80d      	bhi.n	800058a <HAL_SYSTICK_Config+0x26>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800056e:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000570:	4a07      	ldr	r2, [pc, #28]	; (8000590 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000572:	4808      	ldr	r0, [pc, #32]	; (8000594 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000574:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000576:	6a03      	ldr	r3, [r0, #32]
 8000578:	0609      	lsls	r1, r1, #24
 800057a:	021b      	lsls	r3, r3, #8
 800057c:	0a1b      	lsrs	r3, r3, #8
 800057e:	430b      	orrs	r3, r1
 8000580:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000582:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000584:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000586:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000588:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800058a:	4770      	bx	lr
 800058c:	00ffffff 	.word	0x00ffffff
 8000590:	e000e010 	.word	0xe000e010
 8000594:	e000ed00 	.word	0xe000ed00

08000598 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000598:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef status = HAL_OK;

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800059a:	1d84      	adds	r4, r0, #6
 800059c:	7fe3      	ldrb	r3, [r4, #31]
 800059e:	2b02      	cmp	r3, #2
 80005a0:	d004      	beq.n	80005ac <HAL_DMA_Abort_IT+0x14>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80005a2:	2304      	movs	r3, #4
 80005a4:	63c3      	str	r3, [r0, #60]	; 0x3c

    status = HAL_ERROR;
 80005a6:	3b03      	subs	r3, #3
    {
      hdma->XferAbortCallback(hdma);
    }
  }
  return status;
}
 80005a8:	0018      	movs	r0, r3
 80005aa:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80005ac:	210e      	movs	r1, #14
 80005ae:	6803      	ldr	r3, [r0, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80005b0:	6c45      	ldr	r5, [r0, #68]	; 0x44
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80005b2:	681a      	ldr	r2, [r3, #0]
 80005b4:	438a      	bics	r2, r1
 80005b6:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 80005b8:	2201      	movs	r2, #1
 80005ba:	6819      	ldr	r1, [r3, #0]
 80005bc:	4391      	bics	r1, r2
 80005be:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80005c0:	231c      	movs	r3, #28
 80005c2:	402b      	ands	r3, r5
 80005c4:	0015      	movs	r5, r2
 80005c6:	409d      	lsls	r5, r3
 80005c8:	6c01      	ldr	r1, [r0, #64]	; 0x40
    __HAL_UNLOCK(hdma);
 80005ca:	1d43      	adds	r3, r0, #5
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80005cc:	604d      	str	r5, [r1, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80005ce:	77e2      	strb	r2, [r4, #31]
    __HAL_UNLOCK(hdma);
 80005d0:	2400      	movs	r4, #0
    if(hdma->XferAbortCallback != NULL)
 80005d2:	6b82      	ldr	r2, [r0, #56]	; 0x38
    __HAL_UNLOCK(hdma);
 80005d4:	77dc      	strb	r4, [r3, #31]
  HAL_StatusTypeDef status = HAL_OK;
 80005d6:	0013      	movs	r3, r2
    if(hdma->XferAbortCallback != NULL)
 80005d8:	42a2      	cmp	r2, r4
 80005da:	d0e5      	beq.n	80005a8 <HAL_DMA_Abort_IT+0x10>
      hdma->XferAbortCallback(hdma);
 80005dc:	4790      	blx	r2
  HAL_StatusTypeDef status = HAL_OK;
 80005de:	0023      	movs	r3, r4
 80005e0:	e7e2      	b.n	80005a8 <HAL_DMA_Abort_IT+0x10>
	...

080005e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80005e4:	b5f0      	push	{r4, r5, r6, r7, lr}
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
        
        temp = SYSCFG->EXTICR[position >> 2U];
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80005e6:	4a55      	ldr	r2, [pc, #340]	; (800073c <HAL_GPIO_Init+0x158>)
  while (((GPIO_Init->Pin) >> position) != 0)
 80005e8:	680b      	ldr	r3, [r1, #0]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80005ea:	1882      	adds	r2, r0, r2
 80005ec:	1e54      	subs	r4, r2, #1
 80005ee:	41a2      	sbcs	r2, r4
{
 80005f0:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0)
 80005f2:	9301      	str	r3, [sp, #4]
  uint32_t position = 0x00U;
 80005f4:	2300      	movs	r3, #0
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80005f6:	3205      	adds	r2, #5
 80005f8:	9203      	str	r2, [sp, #12]
  while (((GPIO_Init->Pin) >> position) != 0)
 80005fa:	9a01      	ldr	r2, [sp, #4]
 80005fc:	40da      	lsrs	r2, r3
 80005fe:	d101      	bne.n	8000604 <HAL_GPIO_Init+0x20>
        EXTI->FTSR = temp;
      }
    }
    position++;
  }
}
 8000600:	b005      	add	sp, #20
 8000602:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000604:	2501      	movs	r5, #1
 8000606:	409d      	lsls	r5, r3
 8000608:	9a01      	ldr	r2, [sp, #4]
 800060a:	402a      	ands	r2, r5
 800060c:	9200      	str	r2, [sp, #0]
    if(iocurrent)
 800060e:	d100      	bne.n	8000612 <HAL_GPIO_Init+0x2e>
 8000610:	e091      	b.n	8000736 <HAL_GPIO_Init+0x152>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8000612:	684a      	ldr	r2, [r1, #4]
 8000614:	4694      	mov	ip, r2
 8000616:	2210      	movs	r2, #16
 8000618:	4664      	mov	r4, ip
 800061a:	4394      	bics	r4, r2
 800061c:	0022      	movs	r2, r4
 800061e:	3c01      	subs	r4, #1
 8000620:	2a02      	cmp	r2, #2
 8000622:	d11f      	bne.n	8000664 <HAL_GPIO_Init+0x80>
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8000624:	2407      	movs	r4, #7
 8000626:	270f      	movs	r7, #15
 8000628:	401c      	ands	r4, r3
 800062a:	00a4      	lsls	r4, r4, #2
 800062c:	40a7      	lsls	r7, r4
        temp = GPIOx->AFR[position >> 3U];
 800062e:	08da      	lsrs	r2, r3, #3
 8000630:	0092      	lsls	r2, r2, #2
 8000632:	1882      	adds	r2, r0, r2
 8000634:	6a16      	ldr	r6, [r2, #32]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8000636:	43be      	bics	r6, r7
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U)) ;
 8000638:	690f      	ldr	r7, [r1, #16]
 800063a:	40a7      	lsls	r7, r4
 800063c:	433e      	orrs	r6, r7
        GPIOx->AFR[position >> 3U] = temp;
 800063e:	6216      	str	r6, [r2, #32]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8000640:	2403      	movs	r4, #3
 8000642:	005e      	lsls	r6, r3, #1
 8000644:	40b4      	lsls	r4, r6
        temp = GPIOx->OSPEEDR;
 8000646:	6882      	ldr	r2, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8000648:	43a2      	bics	r2, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 800064a:	68cc      	ldr	r4, [r1, #12]
 800064c:	40b4      	lsls	r4, r6
 800064e:	4322      	orrs	r2, r4
        GPIOx->OSPEEDR = temp;
 8000650:	6082      	str	r2, [r0, #8]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000652:	4662      	mov	r2, ip
 8000654:	06d2      	lsls	r2, r2, #27
 8000656:	0fd2      	lsrs	r2, r2, #31
 8000658:	409a      	lsls	r2, r3
        temp= GPIOx->OTYPER;
 800065a:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800065c:	43ac      	bics	r4, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800065e:	4322      	orrs	r2, r4
        GPIOx->OTYPER = temp;
 8000660:	6042      	str	r2, [r0, #4]
 8000662:	e001      	b.n	8000668 <HAL_GPIO_Init+0x84>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000664:	2c01      	cmp	r4, #1
 8000666:	d9eb      	bls.n	8000640 <HAL_GPIO_Init+0x5c>
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000668:	2603      	movs	r6, #3
 800066a:	0034      	movs	r4, r6
 800066c:	005d      	lsls	r5, r3, #1
 800066e:	40ac      	lsls	r4, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000670:	4662      	mov	r2, ip
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000672:	43e4      	mvns	r4, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000674:	4032      	ands	r2, r6
 8000676:	40aa      	lsls	r2, r5
      temp = GPIOx->MODER;
 8000678:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800067a:	4027      	ands	r7, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800067c:	433a      	orrs	r2, r7
      GPIOx->MODER = temp;
 800067e:	6002      	str	r2, [r0, #0]
      temp = GPIOx->PUPDR;
 8000680:	68c2      	ldr	r2, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000682:	4014      	ands	r4, r2
      temp |= ((GPIO_Init->Pull) << (position * 2U)); 
 8000684:	688a      	ldr	r2, [r1, #8]
 8000686:	40aa      	lsls	r2, r5
 8000688:	4314      	orrs	r4, r2
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 800068a:	4662      	mov	r2, ip
      GPIOx->PUPDR = temp;
 800068c:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 800068e:	00d2      	lsls	r2, r2, #3
 8000690:	d551      	bpl.n	8000736 <HAL_GPIO_Init+0x152>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000692:	2501      	movs	r5, #1
 8000694:	4c2a      	ldr	r4, [pc, #168]	; (8000740 <HAL_GPIO_Init+0x15c>)
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8000696:	270f      	movs	r7, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000698:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800069a:	432a      	orrs	r2, r5
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 800069c:	001d      	movs	r5, r3
 800069e:	4035      	ands	r5, r6
 80006a0:	00ad      	lsls	r5, r5, #2
 80006a2:	40af      	lsls	r7, r5
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006a4:	6362      	str	r2, [r4, #52]	; 0x34
 80006a6:	4a27      	ldr	r2, [pc, #156]	; (8000744 <HAL_GPIO_Init+0x160>)
        temp = SYSCFG->EXTICR[position >> 2U];
 80006a8:	089c      	lsrs	r4, r3, #2
 80006aa:	00a4      	lsls	r4, r4, #2
 80006ac:	18a4      	adds	r4, r4, r2
 80006ae:	68a2      	ldr	r2, [r4, #8]
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 80006b0:	43ba      	bics	r2, r7
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80006b2:	27a0      	movs	r7, #160	; 0xa0
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 80006b4:	9202      	str	r2, [sp, #8]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80006b6:	05ff      	lsls	r7, r7, #23
 80006b8:	2200      	movs	r2, #0
 80006ba:	42b8      	cmp	r0, r7
 80006bc:	d010      	beq.n	80006e0 <HAL_GPIO_Init+0xfc>
 80006be:	4f22      	ldr	r7, [pc, #136]	; (8000748 <HAL_GPIO_Init+0x164>)
 80006c0:	3201      	adds	r2, #1
 80006c2:	42b8      	cmp	r0, r7
 80006c4:	d00c      	beq.n	80006e0 <HAL_GPIO_Init+0xfc>
 80006c6:	4f21      	ldr	r7, [pc, #132]	; (800074c <HAL_GPIO_Init+0x168>)
 80006c8:	3201      	adds	r2, #1
 80006ca:	42b8      	cmp	r0, r7
 80006cc:	d008      	beq.n	80006e0 <HAL_GPIO_Init+0xfc>
 80006ce:	4f20      	ldr	r7, [pc, #128]	; (8000750 <HAL_GPIO_Init+0x16c>)
 80006d0:	0032      	movs	r2, r6
 80006d2:	42b8      	cmp	r0, r7
 80006d4:	d004      	beq.n	80006e0 <HAL_GPIO_Init+0xfc>
 80006d6:	4e1f      	ldr	r6, [pc, #124]	; (8000754 <HAL_GPIO_Init+0x170>)
 80006d8:	3201      	adds	r2, #1
 80006da:	42b0      	cmp	r0, r6
 80006dc:	d000      	beq.n	80006e0 <HAL_GPIO_Init+0xfc>
 80006de:	9a03      	ldr	r2, [sp, #12]
 80006e0:	40aa      	lsls	r2, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80006e2:	4667      	mov	r7, ip
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80006e4:	9d02      	ldr	r5, [sp, #8]
 80006e6:	432a      	orrs	r2, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 80006e8:	60a2      	str	r2, [r4, #8]
        temp = EXTI->IMR;
 80006ea:	4a1b      	ldr	r2, [pc, #108]	; (8000758 <HAL_GPIO_Init+0x174>)
        temp &= ~((uint32_t)iocurrent);
 80006ec:	9c00      	ldr	r4, [sp, #0]
        temp = EXTI->IMR;
 80006ee:	6816      	ldr	r6, [r2, #0]
          temp |= iocurrent;
 80006f0:	9d00      	ldr	r5, [sp, #0]
        temp &= ~((uint32_t)iocurrent);
 80006f2:	43e4      	mvns	r4, r4
          temp |= iocurrent;
 80006f4:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80006f6:	03ff      	lsls	r7, r7, #15
 80006f8:	d401      	bmi.n	80006fe <HAL_GPIO_Init+0x11a>
        temp &= ~((uint32_t)iocurrent);
 80006fa:	0035      	movs	r5, r6
 80006fc:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80006fe:	4667      	mov	r7, ip
        EXTI->IMR = temp;
 8000700:	6015      	str	r5, [r2, #0]
        temp = EXTI->EMR;
 8000702:	6856      	ldr	r6, [r2, #4]
          temp |= iocurrent;
 8000704:	9d00      	ldr	r5, [sp, #0]
 8000706:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000708:	03bf      	lsls	r7, r7, #14
 800070a:	d401      	bmi.n	8000710 <HAL_GPIO_Init+0x12c>
        temp &= ~((uint32_t)iocurrent);
 800070c:	0035      	movs	r5, r6
 800070e:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000710:	4667      	mov	r7, ip
        EXTI->EMR = temp;
 8000712:	6055      	str	r5, [r2, #4]
        temp = EXTI->RTSR;
 8000714:	6896      	ldr	r6, [r2, #8]
          temp |= iocurrent;
 8000716:	9d00      	ldr	r5, [sp, #0]
 8000718:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800071a:	02ff      	lsls	r7, r7, #11
 800071c:	d401      	bmi.n	8000722 <HAL_GPIO_Init+0x13e>
        temp &= ~((uint32_t)iocurrent);
 800071e:	0035      	movs	r5, r6
 8000720:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000722:	4667      	mov	r7, ip
        EXTI->RTSR = temp;
 8000724:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 8000726:	68d5      	ldr	r5, [r2, #12]
          temp |= iocurrent;
 8000728:	9e00      	ldr	r6, [sp, #0]
 800072a:	432e      	orrs	r6, r5
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800072c:	02bf      	lsls	r7, r7, #10
 800072e:	d401      	bmi.n	8000734 <HAL_GPIO_Init+0x150>
        temp &= ~((uint32_t)iocurrent);
 8000730:	4025      	ands	r5, r4
 8000732:	002e      	movs	r6, r5
        EXTI->FTSR = temp;
 8000734:	60d6      	str	r6, [r2, #12]
    position++;
 8000736:	3301      	adds	r3, #1
 8000738:	e75f      	b.n	80005fa <HAL_GPIO_Init+0x16>
 800073a:	46c0      	nop			; (mov r8, r8)
 800073c:	afffe400 	.word	0xafffe400
 8000740:	40021000 	.word	0x40021000
 8000744:	40010000 	.word	0x40010000
 8000748:	50000400 	.word	0x50000400
 800074c:	50000800 	.word	0x50000800
 8000750:	50000c00 	.word	0x50000c00
 8000754:	50001000 	.word	0x50001000
 8000758:	40010400 	.word	0x40010400

0800075c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));
  
  if(PinState != GPIO_PIN_RESET)
 800075c:	2a00      	cmp	r2, #0
 800075e:	d001      	beq.n	8000764 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000760:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8000762:	4770      	bx	lr
    GPIOx->BRR = GPIO_Pin ;
 8000764:	6281      	str	r1, [r0, #40]	; 0x28
}
 8000766:	e7fc      	b.n	8000762 <HAL_GPIO_WritePin+0x6>

08000768 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8000768:	6943      	ldr	r3, [r0, #20]
 800076a:	4059      	eors	r1, r3
 800076c:	6141      	str	r1, [r0, #20]
}
 800076e:	4770      	bx	lr

08000770 <HAL_GPIO_EXTI_Callback>:
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */ 
}
 8000770:	4770      	bx	lr
	...

08000774 <HAL_GPIO_EXTI_IRQHandler>:
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 8000774:	4b04      	ldr	r3, [pc, #16]	; (8000788 <HAL_GPIO_EXTI_IRQHandler+0x14>)
{
 8000776:	b510      	push	{r4, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 8000778:	695a      	ldr	r2, [r3, #20]
 800077a:	4210      	tst	r0, r2
 800077c:	d002      	beq.n	8000784 <HAL_GPIO_EXTI_IRQHandler+0x10>
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800077e:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000780:	f7ff fff6 	bl	8000770 <HAL_GPIO_EXTI_Callback>
}
 8000784:	bd10      	pop	{r4, pc}
 8000786:	46c0      	nop			; (mov r8, r8)
 8000788:	40010400 	.word	0x40010400

0800078c <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800078c:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 800078e:	4b18      	ldr	r3, [pc, #96]	; (80007f0 <HAL_RCC_GetSysClockFreq+0x64>)
{
 8000790:	b510      	push	{r4, lr}
  tmpreg = RCC->CFGR;
 8000792:	68d9      	ldr	r1, [r3, #12]
  switch (tmpreg & RCC_CFGR_SWS)
 8000794:	400a      	ands	r2, r1
 8000796:	2a08      	cmp	r2, #8
 8000798:	d026      	beq.n	80007e8 <HAL_RCC_GetSysClockFreq+0x5c>
 800079a:	2a0c      	cmp	r2, #12
 800079c:	d006      	beq.n	80007ac <HAL_RCC_GetSysClockFreq+0x20>
 800079e:	2a04      	cmp	r2, #4
 80007a0:	d11a      	bne.n	80007d8 <HAL_RCC_GetSysClockFreq+0x4c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	06db      	lsls	r3, r3, #27
 80007a6:	d421      	bmi.n	80007ec <HAL_RCC_GetSysClockFreq+0x60>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
 80007a8:	4812      	ldr	r0, [pc, #72]	; (80007f4 <HAL_RCC_GetSysClockFreq+0x68>)
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
      break;
    }
  }
  return sysclockfreq;
}
 80007aa:	bd10      	pop	{r4, pc}
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80007ac:	028a      	lsls	r2, r1, #10
 80007ae:	4812      	ldr	r0, [pc, #72]	; (80007f8 <HAL_RCC_GetSysClockFreq+0x6c>)
 80007b0:	0f12      	lsrs	r2, r2, #28
 80007b2:	5c82      	ldrb	r2, [r0, r2]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80007b4:	0209      	lsls	r1, r1, #8
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80007b6:	68d8      	ldr	r0, [r3, #12]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80007b8:	0f89      	lsrs	r1, r1, #30
 80007ba:	3101      	adds	r1, #1
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80007bc:	03c0      	lsls	r0, r0, #15
 80007be:	d504      	bpl.n	80007ca <HAL_RCC_GetSysClockFreq+0x3e>
        pllvco = (HSE_VALUE * pllm) / plld;
 80007c0:	480e      	ldr	r0, [pc, #56]	; (80007fc <HAL_RCC_GetSysClockFreq+0x70>)
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 80007c2:	4350      	muls	r0, r2
 80007c4:	f7ff fcb4 	bl	8000130 <__udivsi3>
 80007c8:	e7ef      	b.n	80007aa <HAL_RCC_GetSysClockFreq+0x1e>
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	06db      	lsls	r3, r3, #27
 80007ce:	d501      	bpl.n	80007d4 <HAL_RCC_GetSysClockFreq+0x48>
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 80007d0:	480b      	ldr	r0, [pc, #44]	; (8000800 <HAL_RCC_GetSysClockFreq+0x74>)
 80007d2:	e7f6      	b.n	80007c2 <HAL_RCC_GetSysClockFreq+0x36>
         pllvco = (HSI_VALUE * pllm) / plld;
 80007d4:	4807      	ldr	r0, [pc, #28]	; (80007f4 <HAL_RCC_GetSysClockFreq+0x68>)
 80007d6:	e7f4      	b.n	80007c2 <HAL_RCC_GetSysClockFreq+0x36>
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80007d8:	2080      	movs	r0, #128	; 0x80
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80007da:	685b      	ldr	r3, [r3, #4]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80007dc:	0200      	lsls	r0, r0, #8
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80007de:	041b      	lsls	r3, r3, #16
 80007e0:	0f5b      	lsrs	r3, r3, #29
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80007e2:	3301      	adds	r3, #1
 80007e4:	4098      	lsls	r0, r3
 80007e6:	e7e0      	b.n	80007aa <HAL_RCC_GetSysClockFreq+0x1e>
      sysclockfreq = HSE_VALUE;
 80007e8:	4804      	ldr	r0, [pc, #16]	; (80007fc <HAL_RCC_GetSysClockFreq+0x70>)
 80007ea:	e7de      	b.n	80007aa <HAL_RCC_GetSysClockFreq+0x1e>
        sysclockfreq =  (HSI_VALUE >> 2);
 80007ec:	4804      	ldr	r0, [pc, #16]	; (8000800 <HAL_RCC_GetSysClockFreq+0x74>)
  return sysclockfreq;
 80007ee:	e7dc      	b.n	80007aa <HAL_RCC_GetSysClockFreq+0x1e>
 80007f0:	40021000 	.word	0x40021000
 80007f4:	00f42400 	.word	0x00f42400
 80007f8:	08002241 	.word	0x08002241
 80007fc:	007a1200 	.word	0x007a1200
 8000800:	003d0900 	.word	0x003d0900

08000804 <HAL_RCC_OscConfig>:
{
 8000804:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000806:	0005      	movs	r5, r0
 8000808:	b087      	sub	sp, #28
  if(RCC_OscInitStruct == NULL)
 800080a:	2800      	cmp	r0, #0
 800080c:	d102      	bne.n	8000814 <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 800080e:	2001      	movs	r0, #1
}
 8000810:	b007      	add	sp, #28
 8000812:	bdf0      	pop	{r4, r5, r6, r7, pc}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000814:	230c      	movs	r3, #12
 8000816:	4cc2      	ldr	r4, [pc, #776]	; (8000b20 <HAL_RCC_OscConfig+0x31c>)
 8000818:	68e6      	ldr	r6, [r4, #12]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800081a:	68e2      	ldr	r2, [r4, #12]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800081c:	401e      	ands	r6, r3
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800081e:	2380      	movs	r3, #128	; 0x80
 8000820:	025b      	lsls	r3, r3, #9
 8000822:	401a      	ands	r2, r3
 8000824:	9201      	str	r2, [sp, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000826:	6802      	ldr	r2, [r0, #0]
 8000828:	07d2      	lsls	r2, r2, #31
 800082a:	d441      	bmi.n	80008b0 <HAL_RCC_OscConfig+0xac>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800082c:	682b      	ldr	r3, [r5, #0]
 800082e:	079b      	lsls	r3, r3, #30
 8000830:	d500      	bpl.n	8000834 <HAL_RCC_OscConfig+0x30>
 8000832:	e087      	b.n	8000944 <HAL_RCC_OscConfig+0x140>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000834:	682b      	ldr	r3, [r5, #0]
 8000836:	06db      	lsls	r3, r3, #27
 8000838:	d528      	bpl.n	800088c <HAL_RCC_OscConfig+0x88>
    if((sysclk_source == RCC_CFGR_SWS_MSI) )
 800083a:	2e00      	cmp	r6, #0
 800083c:	d000      	beq.n	8000840 <HAL_RCC_OscConfig+0x3c>
 800083e:	e0e1      	b.n	8000a04 <HAL_RCC_OscConfig+0x200>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000840:	6823      	ldr	r3, [r4, #0]
 8000842:	059b      	lsls	r3, r3, #22
 8000844:	d502      	bpl.n	800084c <HAL_RCC_OscConfig+0x48>
 8000846:	69eb      	ldr	r3, [r5, #28]
 8000848:	2b00      	cmp	r3, #0
 800084a:	d0e0      	beq.n	800080e <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800084c:	6862      	ldr	r2, [r4, #4]
 800084e:	49b5      	ldr	r1, [pc, #724]	; (8000b24 <HAL_RCC_OscConfig+0x320>)
 8000850:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8000852:	400a      	ands	r2, r1
 8000854:	431a      	orrs	r2, r3
 8000856:	6062      	str	r2, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000858:	6861      	ldr	r1, [r4, #4]
 800085a:	6a2a      	ldr	r2, [r5, #32]
 800085c:	0209      	lsls	r1, r1, #8
 800085e:	0a09      	lsrs	r1, r1, #8
 8000860:	0612      	lsls	r2, r2, #24
 8000862:	430a      	orrs	r2, r1
 8000864:	6062      	str	r2, [r4, #4]
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8000866:	2280      	movs	r2, #128	; 0x80
 8000868:	0b5b      	lsrs	r3, r3, #13
 800086a:	3301      	adds	r3, #1
 800086c:	0212      	lsls	r2, r2, #8
 800086e:	409a      	lsls	r2, r3
 8000870:	0013      	movs	r3, r2
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8000872:	68e1      	ldr	r1, [r4, #12]
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8000874:	2000      	movs	r0, #0
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8000876:	060a      	lsls	r2, r1, #24
 8000878:	49ab      	ldr	r1, [pc, #684]	; (8000b28 <HAL_RCC_OscConfig+0x324>)
 800087a:	0f12      	lsrs	r2, r2, #28
 800087c:	5c8a      	ldrb	r2, [r1, r2]
 800087e:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8000880:	4aaa      	ldr	r2, [pc, #680]	; (8000b2c <HAL_RCC_OscConfig+0x328>)
 8000882:	6013      	str	r3, [r2, #0]
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8000884:	f7ff fdea 	bl	800045c <HAL_InitTick>
        if(status != HAL_OK)
 8000888:	2800      	cmp	r0, #0
 800088a:	d1c1      	bne.n	8000810 <HAL_RCC_OscConfig+0xc>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800088c:	682b      	ldr	r3, [r5, #0]
 800088e:	071b      	lsls	r3, r3, #28
 8000890:	d500      	bpl.n	8000894 <HAL_RCC_OscConfig+0x90>
 8000892:	e0ee      	b.n	8000a72 <HAL_RCC_OscConfig+0x26e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000894:	682b      	ldr	r3, [r5, #0]
 8000896:	075b      	lsls	r3, r3, #29
 8000898:	d500      	bpl.n	800089c <HAL_RCC_OscConfig+0x98>
 800089a:	e110      	b.n	8000abe <HAL_RCC_OscConfig+0x2ba>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800089c:	682b      	ldr	r3, [r5, #0]
 800089e:	069b      	lsls	r3, r3, #26
 80008a0:	d500      	bpl.n	80008a4 <HAL_RCC_OscConfig+0xa0>
 80008a2:	e195      	b.n	8000bd0 <HAL_RCC_OscConfig+0x3cc>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80008a4:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d000      	beq.n	80008ac <HAL_RCC_OscConfig+0xa8>
 80008aa:	e1c4      	b.n	8000c36 <HAL_RCC_OscConfig+0x432>
  return HAL_OK;
 80008ac:	2000      	movs	r0, #0
 80008ae:	e7af      	b.n	8000810 <HAL_RCC_OscConfig+0xc>
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80008b0:	2e08      	cmp	r6, #8
 80008b2:	d004      	beq.n	80008be <HAL_RCC_OscConfig+0xba>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80008b4:	2e0c      	cmp	r6, #12
 80008b6:	d109      	bne.n	80008cc <HAL_RCC_OscConfig+0xc8>
 80008b8:	9a01      	ldr	r2, [sp, #4]
 80008ba:	2a00      	cmp	r2, #0
 80008bc:	d006      	beq.n	80008cc <HAL_RCC_OscConfig+0xc8>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80008be:	6823      	ldr	r3, [r4, #0]
 80008c0:	039b      	lsls	r3, r3, #14
 80008c2:	d5b3      	bpl.n	800082c <HAL_RCC_OscConfig+0x28>
 80008c4:	686b      	ldr	r3, [r5, #4]
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d1b0      	bne.n	800082c <HAL_RCC_OscConfig+0x28>
 80008ca:	e7a0      	b.n	800080e <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80008cc:	686a      	ldr	r2, [r5, #4]
 80008ce:	429a      	cmp	r2, r3
 80008d0:	d111      	bne.n	80008f6 <HAL_RCC_OscConfig+0xf2>
 80008d2:	6822      	ldr	r2, [r4, #0]
 80008d4:	4313      	orrs	r3, r2
 80008d6:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80008d8:	f7ff fdf4 	bl	80004c4 <HAL_GetTick>
 80008dc:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80008de:	2280      	movs	r2, #128	; 0x80
 80008e0:	6823      	ldr	r3, [r4, #0]
 80008e2:	0292      	lsls	r2, r2, #10
 80008e4:	4213      	tst	r3, r2
 80008e6:	d1a1      	bne.n	800082c <HAL_RCC_OscConfig+0x28>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80008e8:	f7ff fdec 	bl	80004c4 <HAL_GetTick>
 80008ec:	1bc0      	subs	r0, r0, r7
 80008ee:	2864      	cmp	r0, #100	; 0x64
 80008f0:	d9f5      	bls.n	80008de <HAL_RCC_OscConfig+0xda>
            return HAL_TIMEOUT;
 80008f2:	2003      	movs	r0, #3
 80008f4:	e78c      	b.n	8000810 <HAL_RCC_OscConfig+0xc>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80008f6:	21a0      	movs	r1, #160	; 0xa0
 80008f8:	02c9      	lsls	r1, r1, #11
 80008fa:	428a      	cmp	r2, r1
 80008fc:	d105      	bne.n	800090a <HAL_RCC_OscConfig+0x106>
 80008fe:	2280      	movs	r2, #128	; 0x80
 8000900:	6821      	ldr	r1, [r4, #0]
 8000902:	02d2      	lsls	r2, r2, #11
 8000904:	430a      	orrs	r2, r1
 8000906:	6022      	str	r2, [r4, #0]
 8000908:	e7e3      	b.n	80008d2 <HAL_RCC_OscConfig+0xce>
 800090a:	6821      	ldr	r1, [r4, #0]
 800090c:	4888      	ldr	r0, [pc, #544]	; (8000b30 <HAL_RCC_OscConfig+0x32c>)
 800090e:	4001      	ands	r1, r0
 8000910:	6021      	str	r1, [r4, #0]
 8000912:	6821      	ldr	r1, [r4, #0]
 8000914:	400b      	ands	r3, r1
 8000916:	9305      	str	r3, [sp, #20]
 8000918:	9b05      	ldr	r3, [sp, #20]
 800091a:	4986      	ldr	r1, [pc, #536]	; (8000b34 <HAL_RCC_OscConfig+0x330>)
 800091c:	6823      	ldr	r3, [r4, #0]
 800091e:	400b      	ands	r3, r1
 8000920:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000922:	2a00      	cmp	r2, #0
 8000924:	d1d8      	bne.n	80008d8 <HAL_RCC_OscConfig+0xd4>
        tickstart = HAL_GetTick();
 8000926:	f7ff fdcd 	bl	80004c4 <HAL_GetTick>
 800092a:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800092c:	2280      	movs	r2, #128	; 0x80
 800092e:	6823      	ldr	r3, [r4, #0]
 8000930:	0292      	lsls	r2, r2, #10
 8000932:	4213      	tst	r3, r2
 8000934:	d100      	bne.n	8000938 <HAL_RCC_OscConfig+0x134>
 8000936:	e779      	b.n	800082c <HAL_RCC_OscConfig+0x28>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000938:	f7ff fdc4 	bl	80004c4 <HAL_GetTick>
 800093c:	1bc0      	subs	r0, r0, r7
 800093e:	2864      	cmp	r0, #100	; 0x64
 8000940:	d9f4      	bls.n	800092c <HAL_RCC_OscConfig+0x128>
 8000942:	e7d6      	b.n	80008f2 <HAL_RCC_OscConfig+0xee>
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8000944:	2220      	movs	r2, #32
    hsi_state = RCC_OscInitStruct->HSIState;
 8000946:	68eb      	ldr	r3, [r5, #12]
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8000948:	4213      	tst	r3, r2
 800094a:	d003      	beq.n	8000954 <HAL_RCC_OscConfig+0x150>
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 800094c:	6821      	ldr	r1, [r4, #0]
      hsi_state &= ~RCC_CR_HSIOUTEN;
 800094e:	4393      	bics	r3, r2
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8000950:	4311      	orrs	r1, r2
 8000952:	6021      	str	r1, [r4, #0]
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000954:	2e04      	cmp	r6, #4
 8000956:	d004      	beq.n	8000962 <HAL_RCC_OscConfig+0x15e>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000958:	2e0c      	cmp	r6, #12
 800095a:	d125      	bne.n	80009a8 <HAL_RCC_OscConfig+0x1a4>
 800095c:	9a01      	ldr	r2, [sp, #4]
 800095e:	2a00      	cmp	r2, #0
 8000960:	d122      	bne.n	80009a8 <HAL_RCC_OscConfig+0x1a4>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8000962:	6822      	ldr	r2, [r4, #0]
 8000964:	0752      	lsls	r2, r2, #29
 8000966:	d502      	bpl.n	800096e <HAL_RCC_OscConfig+0x16a>
 8000968:	2b00      	cmp	r3, #0
 800096a:	d100      	bne.n	800096e <HAL_RCC_OscConfig+0x16a>
 800096c:	e74f      	b.n	800080e <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800096e:	6861      	ldr	r1, [r4, #4]
 8000970:	692a      	ldr	r2, [r5, #16]
 8000972:	4871      	ldr	r0, [pc, #452]	; (8000b38 <HAL_RCC_OscConfig+0x334>)
 8000974:	0212      	lsls	r2, r2, #8
 8000976:	4001      	ands	r1, r0
 8000978:	430a      	orrs	r2, r1
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800097a:	2109      	movs	r1, #9
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800097c:	6062      	str	r2, [r4, #4]
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800097e:	6822      	ldr	r2, [r4, #0]
 8000980:	438a      	bics	r2, r1
 8000982:	4313      	orrs	r3, r2
 8000984:	6023      	str	r3, [r4, #0]
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000986:	f7ff ff01 	bl	800078c <HAL_RCC_GetSysClockFreq>
 800098a:	68e3      	ldr	r3, [r4, #12]
 800098c:	4a66      	ldr	r2, [pc, #408]	; (8000b28 <HAL_RCC_OscConfig+0x324>)
 800098e:	061b      	lsls	r3, r3, #24
 8000990:	0f1b      	lsrs	r3, r3, #28
 8000992:	5cd3      	ldrb	r3, [r2, r3]
 8000994:	40d8      	lsrs	r0, r3
 8000996:	4b65      	ldr	r3, [pc, #404]	; (8000b2c <HAL_RCC_OscConfig+0x328>)
 8000998:	6018      	str	r0, [r3, #0]
      status = HAL_InitTick (TICK_INT_PRIORITY);
 800099a:	2000      	movs	r0, #0
 800099c:	f7ff fd5e 	bl	800045c <HAL_InitTick>
      if(status != HAL_OK)
 80009a0:	2800      	cmp	r0, #0
 80009a2:	d100      	bne.n	80009a6 <HAL_RCC_OscConfig+0x1a2>
 80009a4:	e746      	b.n	8000834 <HAL_RCC_OscConfig+0x30>
 80009a6:	e733      	b.n	8000810 <HAL_RCC_OscConfig+0xc>
      if(hsi_state != RCC_HSI_OFF)
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d019      	beq.n	80009e0 <HAL_RCC_OscConfig+0x1dc>
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80009ac:	2109      	movs	r1, #9
 80009ae:	6822      	ldr	r2, [r4, #0]
 80009b0:	438a      	bics	r2, r1
 80009b2:	4313      	orrs	r3, r2
 80009b4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80009b6:	f7ff fd85 	bl	80004c4 <HAL_GetTick>
 80009ba:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80009bc:	2204      	movs	r2, #4
 80009be:	6823      	ldr	r3, [r4, #0]
 80009c0:	4213      	tst	r3, r2
 80009c2:	d007      	beq.n	80009d4 <HAL_RCC_OscConfig+0x1d0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80009c4:	6862      	ldr	r2, [r4, #4]
 80009c6:	692b      	ldr	r3, [r5, #16]
 80009c8:	495b      	ldr	r1, [pc, #364]	; (8000b38 <HAL_RCC_OscConfig+0x334>)
 80009ca:	021b      	lsls	r3, r3, #8
 80009cc:	400a      	ands	r2, r1
 80009ce:	4313      	orrs	r3, r2
 80009d0:	6063      	str	r3, [r4, #4]
 80009d2:	e72f      	b.n	8000834 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80009d4:	f7ff fd76 	bl	80004c4 <HAL_GetTick>
 80009d8:	1bc0      	subs	r0, r0, r7
 80009da:	2802      	cmp	r0, #2
 80009dc:	d9ee      	bls.n	80009bc <HAL_RCC_OscConfig+0x1b8>
 80009de:	e788      	b.n	80008f2 <HAL_RCC_OscConfig+0xee>
        __HAL_RCC_HSI_DISABLE();
 80009e0:	2201      	movs	r2, #1
 80009e2:	6823      	ldr	r3, [r4, #0]
 80009e4:	4393      	bics	r3, r2
 80009e6:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80009e8:	f7ff fd6c 	bl	80004c4 <HAL_GetTick>
 80009ec:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80009ee:	2204      	movs	r2, #4
 80009f0:	6823      	ldr	r3, [r4, #0]
 80009f2:	4213      	tst	r3, r2
 80009f4:	d100      	bne.n	80009f8 <HAL_RCC_OscConfig+0x1f4>
 80009f6:	e71d      	b.n	8000834 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80009f8:	f7ff fd64 	bl	80004c4 <HAL_GetTick>
 80009fc:	1bc0      	subs	r0, r0, r7
 80009fe:	2802      	cmp	r0, #2
 8000a00:	d9f5      	bls.n	80009ee <HAL_RCC_OscConfig+0x1ea>
 8000a02:	e776      	b.n	80008f2 <HAL_RCC_OscConfig+0xee>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000a04:	69eb      	ldr	r3, [r5, #28]
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d020      	beq.n	8000a4c <HAL_RCC_OscConfig+0x248>
        __HAL_RCC_MSI_ENABLE();
 8000a0a:	2380      	movs	r3, #128	; 0x80
 8000a0c:	6822      	ldr	r2, [r4, #0]
 8000a0e:	005b      	lsls	r3, r3, #1
 8000a10:	4313      	orrs	r3, r2
 8000a12:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000a14:	f7ff fd56 	bl	80004c4 <HAL_GetTick>
 8000a18:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8000a1a:	2280      	movs	r2, #128	; 0x80
 8000a1c:	6823      	ldr	r3, [r4, #0]
 8000a1e:	0092      	lsls	r2, r2, #2
 8000a20:	4213      	tst	r3, r2
 8000a22:	d00d      	beq.n	8000a40 <HAL_RCC_OscConfig+0x23c>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000a24:	6863      	ldr	r3, [r4, #4]
 8000a26:	4a3f      	ldr	r2, [pc, #252]	; (8000b24 <HAL_RCC_OscConfig+0x320>)
 8000a28:	4013      	ands	r3, r2
 8000a2a:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8000a2c:	4313      	orrs	r3, r2
 8000a2e:	6063      	str	r3, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000a30:	6862      	ldr	r2, [r4, #4]
 8000a32:	6a2b      	ldr	r3, [r5, #32]
 8000a34:	0212      	lsls	r2, r2, #8
 8000a36:	061b      	lsls	r3, r3, #24
 8000a38:	0a12      	lsrs	r2, r2, #8
 8000a3a:	4313      	orrs	r3, r2
 8000a3c:	6063      	str	r3, [r4, #4]
 8000a3e:	e725      	b.n	800088c <HAL_RCC_OscConfig+0x88>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000a40:	f7ff fd40 	bl	80004c4 <HAL_GetTick>
 8000a44:	1bc0      	subs	r0, r0, r7
 8000a46:	2802      	cmp	r0, #2
 8000a48:	d9e7      	bls.n	8000a1a <HAL_RCC_OscConfig+0x216>
 8000a4a:	e752      	b.n	80008f2 <HAL_RCC_OscConfig+0xee>
        __HAL_RCC_MSI_DISABLE();
 8000a4c:	6823      	ldr	r3, [r4, #0]
 8000a4e:	4a3b      	ldr	r2, [pc, #236]	; (8000b3c <HAL_RCC_OscConfig+0x338>)
 8000a50:	4013      	ands	r3, r2
 8000a52:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000a54:	f7ff fd36 	bl	80004c4 <HAL_GetTick>
 8000a58:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8000a5a:	2280      	movs	r2, #128	; 0x80
 8000a5c:	6823      	ldr	r3, [r4, #0]
 8000a5e:	0092      	lsls	r2, r2, #2
 8000a60:	4213      	tst	r3, r2
 8000a62:	d100      	bne.n	8000a66 <HAL_RCC_OscConfig+0x262>
 8000a64:	e712      	b.n	800088c <HAL_RCC_OscConfig+0x88>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000a66:	f7ff fd2d 	bl	80004c4 <HAL_GetTick>
 8000a6a:	1bc0      	subs	r0, r0, r7
 8000a6c:	2802      	cmp	r0, #2
 8000a6e:	d9f4      	bls.n	8000a5a <HAL_RCC_OscConfig+0x256>
 8000a70:	e73f      	b.n	80008f2 <HAL_RCC_OscConfig+0xee>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000a72:	696a      	ldr	r2, [r5, #20]
 8000a74:	2301      	movs	r3, #1
 8000a76:	2a00      	cmp	r2, #0
 8000a78:	d010      	beq.n	8000a9c <HAL_RCC_OscConfig+0x298>
      __HAL_RCC_LSI_ENABLE();
 8000a7a:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8000a7c:	4313      	orrs	r3, r2
 8000a7e:	6523      	str	r3, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8000a80:	f7ff fd20 	bl	80004c4 <HAL_GetTick>
 8000a84:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8000a86:	2202      	movs	r2, #2
 8000a88:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8000a8a:	4213      	tst	r3, r2
 8000a8c:	d000      	beq.n	8000a90 <HAL_RCC_OscConfig+0x28c>
 8000a8e:	e701      	b.n	8000894 <HAL_RCC_OscConfig+0x90>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000a90:	f7ff fd18 	bl	80004c4 <HAL_GetTick>
 8000a94:	1bc0      	subs	r0, r0, r7
 8000a96:	2802      	cmp	r0, #2
 8000a98:	d9f5      	bls.n	8000a86 <HAL_RCC_OscConfig+0x282>
 8000a9a:	e72a      	b.n	80008f2 <HAL_RCC_OscConfig+0xee>
      __HAL_RCC_LSI_DISABLE();
 8000a9c:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8000a9e:	439a      	bics	r2, r3
 8000aa0:	6522      	str	r2, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8000aa2:	f7ff fd0f 	bl	80004c4 <HAL_GetTick>
 8000aa6:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8000aa8:	2202      	movs	r2, #2
 8000aaa:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8000aac:	4213      	tst	r3, r2
 8000aae:	d100      	bne.n	8000ab2 <HAL_RCC_OscConfig+0x2ae>
 8000ab0:	e6f0      	b.n	8000894 <HAL_RCC_OscConfig+0x90>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000ab2:	f7ff fd07 	bl	80004c4 <HAL_GetTick>
 8000ab6:	1bc0      	subs	r0, r0, r7
 8000ab8:	2802      	cmp	r0, #2
 8000aba:	d9f5      	bls.n	8000aa8 <HAL_RCC_OscConfig+0x2a4>
 8000abc:	e719      	b.n	80008f2 <HAL_RCC_OscConfig+0xee>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000abe:	2380      	movs	r3, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8000ac0:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000ac2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8000ac4:	055b      	lsls	r3, r3, #21
    FlagStatus       pwrclkchanged = RESET;
 8000ac6:	9101      	str	r1, [sp, #4]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000ac8:	421a      	tst	r2, r3
 8000aca:	d104      	bne.n	8000ad6 <HAL_RCC_OscConfig+0x2d2>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000acc:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8000ace:	4313      	orrs	r3, r2
 8000ad0:	63a3      	str	r3, [r4, #56]	; 0x38
      pwrclkchanged = SET;
 8000ad2:	2301      	movs	r3, #1
 8000ad4:	9301      	str	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ad6:	2280      	movs	r2, #128	; 0x80
 8000ad8:	4f19      	ldr	r7, [pc, #100]	; (8000b40 <HAL_RCC_OscConfig+0x33c>)
 8000ada:	0052      	lsls	r2, r2, #1
 8000adc:	683b      	ldr	r3, [r7, #0]
 8000ade:	4213      	tst	r3, r2
 8000ae0:	d008      	beq.n	8000af4 <HAL_RCC_OscConfig+0x2f0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ae2:	2280      	movs	r2, #128	; 0x80
 8000ae4:	68ab      	ldr	r3, [r5, #8]
 8000ae6:	0052      	lsls	r2, r2, #1
 8000ae8:	4293      	cmp	r3, r2
 8000aea:	d12b      	bne.n	8000b44 <HAL_RCC_OscConfig+0x340>
 8000aec:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8000aee:	4313      	orrs	r3, r2
 8000af0:	6523      	str	r3, [r4, #80]	; 0x50
 8000af2:	e04c      	b.n	8000b8e <HAL_RCC_OscConfig+0x38a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000af4:	2280      	movs	r2, #128	; 0x80
 8000af6:	683b      	ldr	r3, [r7, #0]
 8000af8:	0052      	lsls	r2, r2, #1
 8000afa:	4313      	orrs	r3, r2
 8000afc:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8000afe:	f7ff fce1 	bl	80004c4 <HAL_GetTick>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000b02:	2380      	movs	r3, #128	; 0x80
 8000b04:	005b      	lsls	r3, r3, #1
      tickstart = HAL_GetTick();
 8000b06:	9002      	str	r0, [sp, #8]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000b08:	9303      	str	r3, [sp, #12]
 8000b0a:	683b      	ldr	r3, [r7, #0]
 8000b0c:	9a03      	ldr	r2, [sp, #12]
 8000b0e:	4213      	tst	r3, r2
 8000b10:	d1e7      	bne.n	8000ae2 <HAL_RCC_OscConfig+0x2de>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000b12:	f7ff fcd7 	bl	80004c4 <HAL_GetTick>
 8000b16:	9b02      	ldr	r3, [sp, #8]
 8000b18:	1ac0      	subs	r0, r0, r3
 8000b1a:	2864      	cmp	r0, #100	; 0x64
 8000b1c:	d9f5      	bls.n	8000b0a <HAL_RCC_OscConfig+0x306>
 8000b1e:	e6e8      	b.n	80008f2 <HAL_RCC_OscConfig+0xee>
 8000b20:	40021000 	.word	0x40021000
 8000b24:	ffff1fff 	.word	0xffff1fff
 8000b28:	08002229 	.word	0x08002229
 8000b2c:	20000000 	.word	0x20000000
 8000b30:	fffeffff 	.word	0xfffeffff
 8000b34:	fffbffff 	.word	0xfffbffff
 8000b38:	ffffe0ff 	.word	0xffffe0ff
 8000b3c:	fffffeff 	.word	0xfffffeff
 8000b40:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d116      	bne.n	8000b76 <HAL_RCC_OscConfig+0x372>
 8000b48:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8000b4a:	4a6c      	ldr	r2, [pc, #432]	; (8000cfc <HAL_RCC_OscConfig+0x4f8>)
 8000b4c:	4013      	ands	r3, r2
 8000b4e:	6523      	str	r3, [r4, #80]	; 0x50
 8000b50:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8000b52:	4a6b      	ldr	r2, [pc, #428]	; (8000d00 <HAL_RCC_OscConfig+0x4fc>)
 8000b54:	4013      	ands	r3, r2
 8000b56:	6523      	str	r3, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8000b58:	f7ff fcb4 	bl	80004c4 <HAL_GetTick>
 8000b5c:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8000b5e:	2280      	movs	r2, #128	; 0x80
 8000b60:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8000b62:	0092      	lsls	r2, r2, #2
 8000b64:	4213      	tst	r3, r2
 8000b66:	d02a      	beq.n	8000bbe <HAL_RCC_OscConfig+0x3ba>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b68:	f7ff fcac 	bl	80004c4 <HAL_GetTick>
 8000b6c:	4b65      	ldr	r3, [pc, #404]	; (8000d04 <HAL_RCC_OscConfig+0x500>)
 8000b6e:	1bc0      	subs	r0, r0, r7
 8000b70:	4298      	cmp	r0, r3
 8000b72:	d9f4      	bls.n	8000b5e <HAL_RCC_OscConfig+0x35a>
 8000b74:	e6bd      	b.n	80008f2 <HAL_RCC_OscConfig+0xee>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000b76:	21a0      	movs	r1, #160	; 0xa0
 8000b78:	00c9      	lsls	r1, r1, #3
 8000b7a:	428b      	cmp	r3, r1
 8000b7c:	d10b      	bne.n	8000b96 <HAL_RCC_OscConfig+0x392>
 8000b7e:	2380      	movs	r3, #128	; 0x80
 8000b80:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8000b82:	00db      	lsls	r3, r3, #3
 8000b84:	430b      	orrs	r3, r1
 8000b86:	6523      	str	r3, [r4, #80]	; 0x50
 8000b88:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8000b8a:	431a      	orrs	r2, r3
 8000b8c:	6522      	str	r2, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8000b8e:	f7ff fc99 	bl	80004c4 <HAL_GetTick>
 8000b92:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8000b94:	e00e      	b.n	8000bb4 <HAL_RCC_OscConfig+0x3b0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000b96:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8000b98:	4a58      	ldr	r2, [pc, #352]	; (8000cfc <HAL_RCC_OscConfig+0x4f8>)
 8000b9a:	4013      	ands	r3, r2
 8000b9c:	6523      	str	r3, [r4, #80]	; 0x50
 8000b9e:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8000ba0:	4a57      	ldr	r2, [pc, #348]	; (8000d00 <HAL_RCC_OscConfig+0x4fc>)
 8000ba2:	4013      	ands	r3, r2
 8000ba4:	e7a4      	b.n	8000af0 <HAL_RCC_OscConfig+0x2ec>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000ba6:	f7ff fc8d 	bl	80004c4 <HAL_GetTick>
 8000baa:	4b56      	ldr	r3, [pc, #344]	; (8000d04 <HAL_RCC_OscConfig+0x500>)
 8000bac:	1bc0      	subs	r0, r0, r7
 8000bae:	4298      	cmp	r0, r3
 8000bb0:	d900      	bls.n	8000bb4 <HAL_RCC_OscConfig+0x3b0>
 8000bb2:	e69e      	b.n	80008f2 <HAL_RCC_OscConfig+0xee>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8000bb4:	2280      	movs	r2, #128	; 0x80
 8000bb6:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8000bb8:	0092      	lsls	r2, r2, #2
 8000bba:	4213      	tst	r3, r2
 8000bbc:	d0f3      	beq.n	8000ba6 <HAL_RCC_OscConfig+0x3a2>
    if(pwrclkchanged == SET)
 8000bbe:	9b01      	ldr	r3, [sp, #4]
 8000bc0:	2b01      	cmp	r3, #1
 8000bc2:	d000      	beq.n	8000bc6 <HAL_RCC_OscConfig+0x3c2>
 8000bc4:	e66a      	b.n	800089c <HAL_RCC_OscConfig+0x98>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000bc6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8000bc8:	4a4f      	ldr	r2, [pc, #316]	; (8000d08 <HAL_RCC_OscConfig+0x504>)
 8000bca:	4013      	ands	r3, r2
 8000bcc:	63a3      	str	r3, [r4, #56]	; 0x38
 8000bce:	e665      	b.n	800089c <HAL_RCC_OscConfig+0x98>
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8000bd0:	69a9      	ldr	r1, [r5, #24]
 8000bd2:	2301      	movs	r3, #1
 8000bd4:	4a4d      	ldr	r2, [pc, #308]	; (8000d0c <HAL_RCC_OscConfig+0x508>)
 8000bd6:	2900      	cmp	r1, #0
 8000bd8:	d018      	beq.n	8000c0c <HAL_RCC_OscConfig+0x408>
        __HAL_RCC_HSI48_ENABLE();
 8000bda:	68a1      	ldr	r1, [r4, #8]
 8000bdc:	4319      	orrs	r1, r3
 8000bde:	60a1      	str	r1, [r4, #8]
 8000be0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8000be2:	430b      	orrs	r3, r1
 8000be4:	6363      	str	r3, [r4, #52]	; 0x34
 8000be6:	2380      	movs	r3, #128	; 0x80
 8000be8:	6a11      	ldr	r1, [r2, #32]
 8000bea:	019b      	lsls	r3, r3, #6
 8000bec:	430b      	orrs	r3, r1
 8000bee:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 8000bf0:	f7ff fc68 	bl	80004c4 <HAL_GetTick>
 8000bf4:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8000bf6:	2202      	movs	r2, #2
 8000bf8:	68a3      	ldr	r3, [r4, #8]
 8000bfa:	4213      	tst	r3, r2
 8000bfc:	d000      	beq.n	8000c00 <HAL_RCC_OscConfig+0x3fc>
 8000bfe:	e651      	b.n	80008a4 <HAL_RCC_OscConfig+0xa0>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000c00:	f7ff fc60 	bl	80004c4 <HAL_GetTick>
 8000c04:	1bc0      	subs	r0, r0, r7
 8000c06:	2802      	cmp	r0, #2
 8000c08:	d9f5      	bls.n	8000bf6 <HAL_RCC_OscConfig+0x3f2>
 8000c0a:	e672      	b.n	80008f2 <HAL_RCC_OscConfig+0xee>
        __HAL_RCC_HSI48_DISABLE();
 8000c0c:	68a1      	ldr	r1, [r4, #8]
 8000c0e:	4399      	bics	r1, r3
 8000c10:	60a1      	str	r1, [r4, #8]
 8000c12:	6a13      	ldr	r3, [r2, #32]
 8000c14:	493e      	ldr	r1, [pc, #248]	; (8000d10 <HAL_RCC_OscConfig+0x50c>)
 8000c16:	400b      	ands	r3, r1
 8000c18:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 8000c1a:	f7ff fc53 	bl	80004c4 <HAL_GetTick>
 8000c1e:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8000c20:	2202      	movs	r2, #2
 8000c22:	68a3      	ldr	r3, [r4, #8]
 8000c24:	4213      	tst	r3, r2
 8000c26:	d100      	bne.n	8000c2a <HAL_RCC_OscConfig+0x426>
 8000c28:	e63c      	b.n	80008a4 <HAL_RCC_OscConfig+0xa0>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000c2a:	f7ff fc4b 	bl	80004c4 <HAL_GetTick>
 8000c2e:	1bc0      	subs	r0, r0, r7
 8000c30:	2802      	cmp	r0, #2
 8000c32:	d9f5      	bls.n	8000c20 <HAL_RCC_OscConfig+0x41c>
 8000c34:	e65d      	b.n	80008f2 <HAL_RCC_OscConfig+0xee>
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000c36:	2e0c      	cmp	r6, #12
 8000c38:	d043      	beq.n	8000cc2 <HAL_RCC_OscConfig+0x4be>
 8000c3a:	4a36      	ldr	r2, [pc, #216]	; (8000d14 <HAL_RCC_OscConfig+0x510>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000c3c:	2b02      	cmp	r3, #2
 8000c3e:	d12e      	bne.n	8000c9e <HAL_RCC_OscConfig+0x49a>
        __HAL_RCC_PLL_DISABLE();
 8000c40:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8000c42:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8000c44:	4013      	ands	r3, r2
 8000c46:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000c48:	f7ff fc3c 	bl	80004c4 <HAL_GetTick>
 8000c4c:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8000c4e:	04b6      	lsls	r6, r6, #18
 8000c50:	6823      	ldr	r3, [r4, #0]
 8000c52:	4233      	tst	r3, r6
 8000c54:	d11d      	bne.n	8000c92 <HAL_RCC_OscConfig+0x48e>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000c56:	6b29      	ldr	r1, [r5, #48]	; 0x30
 8000c58:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8000c5a:	68e2      	ldr	r2, [r4, #12]
 8000c5c:	430b      	orrs	r3, r1
 8000c5e:	492e      	ldr	r1, [pc, #184]	; (8000d18 <HAL_RCC_OscConfig+0x514>)
 8000c60:	400a      	ands	r2, r1
 8000c62:	4313      	orrs	r3, r2
 8000c64:	6b6a      	ldr	r2, [r5, #52]	; 0x34
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8000c66:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000c68:	4313      	orrs	r3, r2
 8000c6a:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 8000c6c:	2380      	movs	r3, #128	; 0x80
 8000c6e:	6822      	ldr	r2, [r4, #0]
 8000c70:	045b      	lsls	r3, r3, #17
 8000c72:	4313      	orrs	r3, r2
 8000c74:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000c76:	f7ff fc25 	bl	80004c4 <HAL_GetTick>
 8000c7a:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8000c7c:	04ad      	lsls	r5, r5, #18
 8000c7e:	6823      	ldr	r3, [r4, #0]
 8000c80:	422b      	tst	r3, r5
 8000c82:	d000      	beq.n	8000c86 <HAL_RCC_OscConfig+0x482>
 8000c84:	e612      	b.n	80008ac <HAL_RCC_OscConfig+0xa8>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000c86:	f7ff fc1d 	bl	80004c4 <HAL_GetTick>
 8000c8a:	1b80      	subs	r0, r0, r6
 8000c8c:	2802      	cmp	r0, #2
 8000c8e:	d9f6      	bls.n	8000c7e <HAL_RCC_OscConfig+0x47a>
 8000c90:	e62f      	b.n	80008f2 <HAL_RCC_OscConfig+0xee>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000c92:	f7ff fc17 	bl	80004c4 <HAL_GetTick>
 8000c96:	1bc0      	subs	r0, r0, r7
 8000c98:	2802      	cmp	r0, #2
 8000c9a:	d9d9      	bls.n	8000c50 <HAL_RCC_OscConfig+0x44c>
 8000c9c:	e629      	b.n	80008f2 <HAL_RCC_OscConfig+0xee>
        __HAL_RCC_PLL_DISABLE();
 8000c9e:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8000ca0:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8000ca2:	4013      	ands	r3, r2
 8000ca4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000ca6:	f7ff fc0d 	bl	80004c4 <HAL_GetTick>
 8000caa:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8000cac:	04ad      	lsls	r5, r5, #18
 8000cae:	6823      	ldr	r3, [r4, #0]
 8000cb0:	422b      	tst	r3, r5
 8000cb2:	d100      	bne.n	8000cb6 <HAL_RCC_OscConfig+0x4b2>
 8000cb4:	e5fa      	b.n	80008ac <HAL_RCC_OscConfig+0xa8>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000cb6:	f7ff fc05 	bl	80004c4 <HAL_GetTick>
 8000cba:	1b80      	subs	r0, r0, r6
 8000cbc:	2802      	cmp	r0, #2
 8000cbe:	d9f6      	bls.n	8000cae <HAL_RCC_OscConfig+0x4aa>
 8000cc0:	e617      	b.n	80008f2 <HAL_RCC_OscConfig+0xee>
        return HAL_ERROR;
 8000cc2:	0018      	movs	r0, r3
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000cc4:	2b01      	cmp	r3, #1
 8000cc6:	d100      	bne.n	8000cca <HAL_RCC_OscConfig+0x4c6>
 8000cc8:	e5a2      	b.n	8000810 <HAL_RCC_OscConfig+0xc>
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000cca:	2280      	movs	r2, #128	; 0x80
        pll_config = RCC->CFGR;
 8000ccc:	68e3      	ldr	r3, [r4, #12]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000cce:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 8000cd0:	0252      	lsls	r2, r2, #9
 8000cd2:	401a      	ands	r2, r3
        return HAL_ERROR;
 8000cd4:	2001      	movs	r0, #1
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000cd6:	428a      	cmp	r2, r1
 8000cd8:	d000      	beq.n	8000cdc <HAL_RCC_OscConfig+0x4d8>
 8000cda:	e599      	b.n	8000810 <HAL_RCC_OscConfig+0xc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8000cdc:	22f0      	movs	r2, #240	; 0xf0
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000cde:	6b29      	ldr	r1, [r5, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8000ce0:	0392      	lsls	r2, r2, #14
 8000ce2:	401a      	ands	r2, r3
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000ce4:	428a      	cmp	r2, r1
 8000ce6:	d000      	beq.n	8000cea <HAL_RCC_OscConfig+0x4e6>
 8000ce8:	e592      	b.n	8000810 <HAL_RCC_OscConfig+0xc>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8000cea:	20c0      	movs	r0, #192	; 0xc0
 8000cec:	0400      	lsls	r0, r0, #16
 8000cee:	4003      	ands	r3, r0
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8000cf0:	6b68      	ldr	r0, [r5, #52]	; 0x34
 8000cf2:	1a18      	subs	r0, r3, r0
 8000cf4:	1e43      	subs	r3, r0, #1
 8000cf6:	4198      	sbcs	r0, r3
    return HAL_ERROR;
 8000cf8:	b2c0      	uxtb	r0, r0
 8000cfa:	e589      	b.n	8000810 <HAL_RCC_OscConfig+0xc>
 8000cfc:	fffffeff 	.word	0xfffffeff
 8000d00:	fffffbff 	.word	0xfffffbff
 8000d04:	00001388 	.word	0x00001388
 8000d08:	efffffff 	.word	0xefffffff
 8000d0c:	40010000 	.word	0x40010000
 8000d10:	ffffdfff 	.word	0xffffdfff
 8000d14:	feffffff 	.word	0xfeffffff
 8000d18:	ff02ffff 	.word	0xff02ffff

08000d1c <HAL_RCC_ClockConfig>:
{
 8000d1c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000d1e:	1e06      	subs	r6, r0, #0
 8000d20:	9101      	str	r1, [sp, #4]
  if(RCC_ClkInitStruct == NULL)
 8000d22:	d101      	bne.n	8000d28 <HAL_RCC_ClockConfig+0xc>
    return HAL_ERROR;
 8000d24:	2001      	movs	r0, #1
}
 8000d26:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000d28:	2201      	movs	r2, #1
 8000d2a:	4c51      	ldr	r4, [pc, #324]	; (8000e70 <HAL_RCC_ClockConfig+0x154>)
 8000d2c:	9901      	ldr	r1, [sp, #4]
 8000d2e:	6823      	ldr	r3, [r4, #0]
 8000d30:	4013      	ands	r3, r2
 8000d32:	428b      	cmp	r3, r1
 8000d34:	d327      	bcc.n	8000d86 <HAL_RCC_ClockConfig+0x6a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000d36:	6832      	ldr	r2, [r6, #0]
 8000d38:	0793      	lsls	r3, r2, #30
 8000d3a:	d42f      	bmi.n	8000d9c <HAL_RCC_ClockConfig+0x80>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000d3c:	07d3      	lsls	r3, r2, #31
 8000d3e:	d435      	bmi.n	8000dac <HAL_RCC_ClockConfig+0x90>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000d40:	2301      	movs	r3, #1
 8000d42:	6822      	ldr	r2, [r4, #0]
 8000d44:	9901      	ldr	r1, [sp, #4]
 8000d46:	401a      	ands	r2, r3
 8000d48:	4291      	cmp	r1, r2
 8000d4a:	d200      	bcs.n	8000d4e <HAL_RCC_ClockConfig+0x32>
 8000d4c:	e081      	b.n	8000e52 <HAL_RCC_ClockConfig+0x136>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000d4e:	6832      	ldr	r2, [r6, #0]
 8000d50:	4c48      	ldr	r4, [pc, #288]	; (8000e74 <HAL_RCC_ClockConfig+0x158>)
 8000d52:	0753      	lsls	r3, r2, #29
 8000d54:	d500      	bpl.n	8000d58 <HAL_RCC_ClockConfig+0x3c>
 8000d56:	e084      	b.n	8000e62 <HAL_RCC_ClockConfig+0x146>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000d58:	0713      	lsls	r3, r2, #28
 8000d5a:	d506      	bpl.n	8000d6a <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000d5c:	68e2      	ldr	r2, [r4, #12]
 8000d5e:	6933      	ldr	r3, [r6, #16]
 8000d60:	4945      	ldr	r1, [pc, #276]	; (8000e78 <HAL_RCC_ClockConfig+0x15c>)
 8000d62:	00db      	lsls	r3, r3, #3
 8000d64:	400a      	ands	r2, r1
 8000d66:	4313      	orrs	r3, r2
 8000d68:	60e3      	str	r3, [r4, #12]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000d6a:	f7ff fd0f 	bl	800078c <HAL_RCC_GetSysClockFreq>
 8000d6e:	68e3      	ldr	r3, [r4, #12]
 8000d70:	4a42      	ldr	r2, [pc, #264]	; (8000e7c <HAL_RCC_ClockConfig+0x160>)
 8000d72:	061b      	lsls	r3, r3, #24
 8000d74:	0f1b      	lsrs	r3, r3, #28
 8000d76:	5cd3      	ldrb	r3, [r2, r3]
 8000d78:	40d8      	lsrs	r0, r3
 8000d7a:	4b41      	ldr	r3, [pc, #260]	; (8000e80 <HAL_RCC_ClockConfig+0x164>)
 8000d7c:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(TICK_INT_PRIORITY);
 8000d7e:	2000      	movs	r0, #0
 8000d80:	f7ff fb6c 	bl	800045c <HAL_InitTick>
 8000d84:	e7cf      	b.n	8000d26 <HAL_RCC_ClockConfig+0xa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d86:	6823      	ldr	r3, [r4, #0]
 8000d88:	9901      	ldr	r1, [sp, #4]
 8000d8a:	4393      	bics	r3, r2
 8000d8c:	430b      	orrs	r3, r1
 8000d8e:	6023      	str	r3, [r4, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000d90:	6823      	ldr	r3, [r4, #0]
 8000d92:	4013      	ands	r3, r2
 8000d94:	9a01      	ldr	r2, [sp, #4]
 8000d96:	429a      	cmp	r2, r3
 8000d98:	d1c4      	bne.n	8000d24 <HAL_RCC_ClockConfig+0x8>
 8000d9a:	e7cc      	b.n	8000d36 <HAL_RCC_ClockConfig+0x1a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000d9c:	20f0      	movs	r0, #240	; 0xf0
 8000d9e:	4935      	ldr	r1, [pc, #212]	; (8000e74 <HAL_RCC_ClockConfig+0x158>)
 8000da0:	68cb      	ldr	r3, [r1, #12]
 8000da2:	4383      	bics	r3, r0
 8000da4:	68b0      	ldr	r0, [r6, #8]
 8000da6:	4303      	orrs	r3, r0
 8000da8:	60cb      	str	r3, [r1, #12]
 8000daa:	e7c7      	b.n	8000d3c <HAL_RCC_ClockConfig+0x20>
 8000dac:	4d31      	ldr	r5, [pc, #196]	; (8000e74 <HAL_RCC_ClockConfig+0x158>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000dae:	6872      	ldr	r2, [r6, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000db0:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000db2:	2a02      	cmp	r2, #2
 8000db4:	d119      	bne.n	8000dea <HAL_RCC_ClockConfig+0xce>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000db6:	039b      	lsls	r3, r3, #14
 8000db8:	d5b4      	bpl.n	8000d24 <HAL_RCC_ClockConfig+0x8>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000dba:	2103      	movs	r1, #3
 8000dbc:	68eb      	ldr	r3, [r5, #12]
 8000dbe:	438b      	bics	r3, r1
 8000dc0:	4313      	orrs	r3, r2
 8000dc2:	60eb      	str	r3, [r5, #12]
    tickstart = HAL_GetTick();
 8000dc4:	f7ff fb7e 	bl	80004c4 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000dc8:	6873      	ldr	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8000dca:	0007      	movs	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000dcc:	2b02      	cmp	r3, #2
 8000dce:	d119      	bne.n	8000e04 <HAL_RCC_ClockConfig+0xe8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000dd0:	220c      	movs	r2, #12
 8000dd2:	68eb      	ldr	r3, [r5, #12]
 8000dd4:	4013      	ands	r3, r2
 8000dd6:	2b08      	cmp	r3, #8
 8000dd8:	d0b2      	beq.n	8000d40 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000dda:	f7ff fb73 	bl	80004c4 <HAL_GetTick>
 8000dde:	4b29      	ldr	r3, [pc, #164]	; (8000e84 <HAL_RCC_ClockConfig+0x168>)
 8000de0:	1bc0      	subs	r0, r0, r7
 8000de2:	4298      	cmp	r0, r3
 8000de4:	d9f4      	bls.n	8000dd0 <HAL_RCC_ClockConfig+0xb4>
          return HAL_TIMEOUT;
 8000de6:	2003      	movs	r0, #3
 8000de8:	e79d      	b.n	8000d26 <HAL_RCC_ClockConfig+0xa>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000dea:	2a03      	cmp	r2, #3
 8000dec:	d102      	bne.n	8000df4 <HAL_RCC_ClockConfig+0xd8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8000dee:	019b      	lsls	r3, r3, #6
 8000df0:	d4e3      	bmi.n	8000dba <HAL_RCC_ClockConfig+0x9e>
 8000df2:	e797      	b.n	8000d24 <HAL_RCC_ClockConfig+0x8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8000df4:	2a01      	cmp	r2, #1
 8000df6:	d102      	bne.n	8000dfe <HAL_RCC_ClockConfig+0xe2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000df8:	075b      	lsls	r3, r3, #29
 8000dfa:	d4de      	bmi.n	8000dba <HAL_RCC_ClockConfig+0x9e>
 8000dfc:	e792      	b.n	8000d24 <HAL_RCC_ClockConfig+0x8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8000dfe:	059b      	lsls	r3, r3, #22
 8000e00:	d4db      	bmi.n	8000dba <HAL_RCC_ClockConfig+0x9e>
 8000e02:	e78f      	b.n	8000d24 <HAL_RCC_ClockConfig+0x8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000e04:	2b03      	cmp	r3, #3
 8000e06:	d10b      	bne.n	8000e20 <HAL_RCC_ClockConfig+0x104>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000e08:	220c      	movs	r2, #12
 8000e0a:	68eb      	ldr	r3, [r5, #12]
 8000e0c:	4013      	ands	r3, r2
 8000e0e:	4293      	cmp	r3, r2
 8000e10:	d096      	beq.n	8000d40 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000e12:	f7ff fb57 	bl	80004c4 <HAL_GetTick>
 8000e16:	4b1b      	ldr	r3, [pc, #108]	; (8000e84 <HAL_RCC_ClockConfig+0x168>)
 8000e18:	1bc0      	subs	r0, r0, r7
 8000e1a:	4298      	cmp	r0, r3
 8000e1c:	d9f4      	bls.n	8000e08 <HAL_RCC_ClockConfig+0xec>
 8000e1e:	e7e2      	b.n	8000de6 <HAL_RCC_ClockConfig+0xca>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8000e20:	2b01      	cmp	r3, #1
 8000e22:	d010      	beq.n	8000e46 <HAL_RCC_ClockConfig+0x12a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8000e24:	220c      	movs	r2, #12
 8000e26:	68eb      	ldr	r3, [r5, #12]
 8000e28:	4213      	tst	r3, r2
 8000e2a:	d089      	beq.n	8000d40 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000e2c:	f7ff fb4a 	bl	80004c4 <HAL_GetTick>
 8000e30:	4b14      	ldr	r3, [pc, #80]	; (8000e84 <HAL_RCC_ClockConfig+0x168>)
 8000e32:	1bc0      	subs	r0, r0, r7
 8000e34:	4298      	cmp	r0, r3
 8000e36:	d9f5      	bls.n	8000e24 <HAL_RCC_ClockConfig+0x108>
 8000e38:	e7d5      	b.n	8000de6 <HAL_RCC_ClockConfig+0xca>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000e3a:	f7ff fb43 	bl	80004c4 <HAL_GetTick>
 8000e3e:	4b11      	ldr	r3, [pc, #68]	; (8000e84 <HAL_RCC_ClockConfig+0x168>)
 8000e40:	1bc0      	subs	r0, r0, r7
 8000e42:	4298      	cmp	r0, r3
 8000e44:	d8cf      	bhi.n	8000de6 <HAL_RCC_ClockConfig+0xca>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000e46:	220c      	movs	r2, #12
 8000e48:	68eb      	ldr	r3, [r5, #12]
 8000e4a:	4013      	ands	r3, r2
 8000e4c:	2b04      	cmp	r3, #4
 8000e4e:	d1f4      	bne.n	8000e3a <HAL_RCC_ClockConfig+0x11e>
 8000e50:	e776      	b.n	8000d40 <HAL_RCC_ClockConfig+0x24>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000e52:	6822      	ldr	r2, [r4, #0]
 8000e54:	439a      	bics	r2, r3
 8000e56:	6022      	str	r2, [r4, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000e58:	6822      	ldr	r2, [r4, #0]
 8000e5a:	421a      	tst	r2, r3
 8000e5c:	d000      	beq.n	8000e60 <HAL_RCC_ClockConfig+0x144>
 8000e5e:	e761      	b.n	8000d24 <HAL_RCC_ClockConfig+0x8>
 8000e60:	e775      	b.n	8000d4e <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000e62:	68e3      	ldr	r3, [r4, #12]
 8000e64:	4908      	ldr	r1, [pc, #32]	; (8000e88 <HAL_RCC_ClockConfig+0x16c>)
 8000e66:	400b      	ands	r3, r1
 8000e68:	68f1      	ldr	r1, [r6, #12]
 8000e6a:	430b      	orrs	r3, r1
 8000e6c:	60e3      	str	r3, [r4, #12]
 8000e6e:	e773      	b.n	8000d58 <HAL_RCC_ClockConfig+0x3c>
 8000e70:	40022000 	.word	0x40022000
 8000e74:	40021000 	.word	0x40021000
 8000e78:	ffffc7ff 	.word	0xffffc7ff
 8000e7c:	08002229 	.word	0x08002229
 8000e80:	20000000 	.word	0x20000000
 8000e84:	00001388 	.word	0x00001388
 8000e88:	fffff8ff 	.word	0xfffff8ff

08000e8c <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8000e8c:	4b04      	ldr	r3, [pc, #16]	; (8000ea0 <HAL_RCC_GetPCLK1Freq+0x14>)
 8000e8e:	4a05      	ldr	r2, [pc, #20]	; (8000ea4 <HAL_RCC_GetPCLK1Freq+0x18>)
 8000e90:	68db      	ldr	r3, [r3, #12]
 8000e92:	055b      	lsls	r3, r3, #21
 8000e94:	0f5b      	lsrs	r3, r3, #29
 8000e96:	5cd3      	ldrb	r3, [r2, r3]
 8000e98:	4a03      	ldr	r2, [pc, #12]	; (8000ea8 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000e9a:	6810      	ldr	r0, [r2, #0]
 8000e9c:	40d8      	lsrs	r0, r3
}
 8000e9e:	4770      	bx	lr
 8000ea0:	40021000 	.word	0x40021000
 8000ea4:	08002239 	.word	0x08002239
 8000ea8:	20000000 	.word	0x20000000

08000eac <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8000eac:	4b04      	ldr	r3, [pc, #16]	; (8000ec0 <HAL_RCC_GetPCLK2Freq+0x14>)
 8000eae:	4a05      	ldr	r2, [pc, #20]	; (8000ec4 <HAL_RCC_GetPCLK2Freq+0x18>)
 8000eb0:	68db      	ldr	r3, [r3, #12]
 8000eb2:	049b      	lsls	r3, r3, #18
 8000eb4:	0f5b      	lsrs	r3, r3, #29
 8000eb6:	5cd3      	ldrb	r3, [r2, r3]
 8000eb8:	4a03      	ldr	r2, [pc, #12]	; (8000ec8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8000eba:	6810      	ldr	r0, [r2, #0]
 8000ebc:	40d8      	lsrs	r0, r3
}
 8000ebe:	4770      	bx	lr
 8000ec0:	40021000 	.word	0x40021000
 8000ec4:	08002239 	.word	0x08002239
 8000ec8:	20000000 	.word	0x20000000

08000ecc <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8000ecc:	6803      	ldr	r3, [r0, #0]
{
 8000ece:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000ed0:	0005      	movs	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8000ed2:	069b      	lsls	r3, r3, #26
 8000ed4:	d53a      	bpl.n	8000f4c <HAL_RCCEx_PeriphCLKConfig+0x80>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000ed6:	2380      	movs	r3, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8000ed8:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000eda:	4c5f      	ldr	r4, [pc, #380]	; (8001058 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8000edc:	055b      	lsls	r3, r3, #21
 8000ede:	6ba2      	ldr	r2, [r4, #56]	; 0x38
    FlagStatus       pwrclkchanged = RESET;
 8000ee0:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000ee2:	421a      	tst	r2, r3
 8000ee4:	d104      	bne.n	8000ef0 <HAL_RCCEx_PeriphCLKConfig+0x24>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000ee6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8000ee8:	4313      	orrs	r3, r2
 8000eea:	63a3      	str	r3, [r4, #56]	; 0x38
      pwrclkchanged = SET;
 8000eec:	2301      	movs	r3, #1
 8000eee:	9300      	str	r3, [sp, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ef0:	2780      	movs	r7, #128	; 0x80
 8000ef2:	4e5a      	ldr	r6, [pc, #360]	; (800105c <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8000ef4:	007f      	lsls	r7, r7, #1
 8000ef6:	6833      	ldr	r3, [r6, #0]
 8000ef8:	423b      	tst	r3, r7
 8000efa:	d069      	beq.n	8000fd0 <HAL_RCCEx_PeriphCLKConfig+0x104>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8000efc:	22c0      	movs	r2, #192	; 0xc0
 8000efe:	21c0      	movs	r1, #192	; 0xc0
 8000f00:	6820      	ldr	r0, [r4, #0]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8000f02:	686b      	ldr	r3, [r5, #4]
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8000f04:	0392      	lsls	r2, r2, #14
 8000f06:	4010      	ands	r0, r2
 8000f08:	0289      	lsls	r1, r1, #10
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8000f0a:	401a      	ands	r2, r3
 8000f0c:	4290      	cmp	r0, r2
 8000f0e:	d000      	beq.n	8000f12 <HAL_RCCEx_PeriphCLKConfig+0x46>
 8000f10:	e06f      	b.n	8000ff2 <HAL_RCCEx_PeriphCLKConfig+0x126>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8000f12:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8000f14:	400a      	ands	r2, r1

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8000f16:	d000      	beq.n	8000f1a <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8000f18:	e076      	b.n	8001008 <HAL_RCCEx_PeriphCLKConfig+0x13c>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8000f1a:	6869      	ldr	r1, [r5, #4]
 8000f1c:	23c0      	movs	r3, #192	; 0xc0
 8000f1e:	000a      	movs	r2, r1
 8000f20:	029b      	lsls	r3, r3, #10
 8000f22:	401a      	ands	r2, r3
 8000f24:	429a      	cmp	r2, r3
 8000f26:	d107      	bne.n	8000f38 <HAL_RCCEx_PeriphCLKConfig+0x6c>
 8000f28:	6823      	ldr	r3, [r4, #0]
 8000f2a:	484d      	ldr	r0, [pc, #308]	; (8001060 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8000f2c:	4003      	ands	r3, r0
 8000f2e:	20c0      	movs	r0, #192	; 0xc0
 8000f30:	0380      	lsls	r0, r0, #14
 8000f32:	4001      	ands	r1, r0
 8000f34:	430b      	orrs	r3, r1
 8000f36:	6023      	str	r3, [r4, #0]
 8000f38:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8000f3a:	431a      	orrs	r2, r3

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000f3c:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8000f3e:	6522      	str	r2, [r4, #80]	; 0x50
    if(pwrclkchanged == SET)
 8000f40:	2b01      	cmp	r3, #1
 8000f42:	d103      	bne.n	8000f4c <HAL_RCCEx_PeriphCLKConfig+0x80>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000f44:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8000f46:	4a47      	ldr	r2, [pc, #284]	; (8001064 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8000f48:	4013      	ands	r3, r2
 8000f4a:	63a3      	str	r3, [r4, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8000f4c:	682b      	ldr	r3, [r5, #0]
 8000f4e:	07da      	lsls	r2, r3, #31
 8000f50:	d506      	bpl.n	8000f60 <HAL_RCCEx_PeriphCLKConfig+0x94>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8000f52:	2003      	movs	r0, #3
 8000f54:	4940      	ldr	r1, [pc, #256]	; (8001058 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8000f56:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8000f58:	4382      	bics	r2, r0
 8000f5a:	68a8      	ldr	r0, [r5, #8]
 8000f5c:	4302      	orrs	r2, r0
 8000f5e:	64ca      	str	r2, [r1, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8000f60:	079a      	lsls	r2, r3, #30
 8000f62:	d506      	bpl.n	8000f72 <HAL_RCCEx_PeriphCLKConfig+0xa6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8000f64:	200c      	movs	r0, #12
 8000f66:	493c      	ldr	r1, [pc, #240]	; (8001058 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8000f68:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8000f6a:	4382      	bics	r2, r0
 8000f6c:	68e8      	ldr	r0, [r5, #12]
 8000f6e:	4302      	orrs	r2, r0
 8000f70:	64ca      	str	r2, [r1, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8000f72:	075a      	lsls	r2, r3, #29
 8000f74:	d506      	bpl.n	8000f84 <HAL_RCCEx_PeriphCLKConfig+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8000f76:	4938      	ldr	r1, [pc, #224]	; (8001058 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8000f78:	483b      	ldr	r0, [pc, #236]	; (8001068 <HAL_RCCEx_PeriphCLKConfig+0x19c>)
 8000f7a:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8000f7c:	4002      	ands	r2, r0
 8000f7e:	6928      	ldr	r0, [r5, #16]
 8000f80:	4302      	orrs	r2, r0
 8000f82:	64ca      	str	r2, [r1, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8000f84:	071a      	lsls	r2, r3, #28
 8000f86:	d506      	bpl.n	8000f96 <HAL_RCCEx_PeriphCLKConfig+0xca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8000f88:	4933      	ldr	r1, [pc, #204]	; (8001058 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8000f8a:	4838      	ldr	r0, [pc, #224]	; (800106c <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
 8000f8c:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8000f8e:	4002      	ands	r2, r0
 8000f90:	6968      	ldr	r0, [r5, #20]
 8000f92:	4302      	orrs	r2, r0
 8000f94:	64ca      	str	r2, [r1, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8000f96:	05da      	lsls	r2, r3, #23
 8000f98:	d506      	bpl.n	8000fa8 <HAL_RCCEx_PeriphCLKConfig+0xdc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8000f9a:	492f      	ldr	r1, [pc, #188]	; (8001058 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8000f9c:	4834      	ldr	r0, [pc, #208]	; (8001070 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8000f9e:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8000fa0:	4002      	ands	r2, r0
 8000fa2:	69a8      	ldr	r0, [r5, #24]
 8000fa4:	4302      	orrs	r2, r0
 8000fa6:	64ca      	str	r2, [r1, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8000fa8:	065a      	lsls	r2, r3, #25
 8000faa:	d506      	bpl.n	8000fba <HAL_RCCEx_PeriphCLKConfig+0xee>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8000fac:	492a      	ldr	r1, [pc, #168]	; (8001058 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8000fae:	4831      	ldr	r0, [pc, #196]	; (8001074 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8000fb0:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8000fb2:	4002      	ands	r2, r0
 8000fb4:	6a28      	ldr	r0, [r5, #32]
 8000fb6:	4302      	orrs	r2, r0
 8000fb8:	64ca      	str	r2, [r1, #76]	; 0x4c
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
  }

  return HAL_OK;
 8000fba:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8000fbc:	061b      	lsls	r3, r3, #24
 8000fbe:	d517      	bpl.n	8000ff0 <HAL_RCCEx_PeriphCLKConfig+0x124>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8000fc0:	4a25      	ldr	r2, [pc, #148]	; (8001058 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8000fc2:	492d      	ldr	r1, [pc, #180]	; (8001078 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8000fc4:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8000fc6:	400b      	ands	r3, r1
 8000fc8:	69e9      	ldr	r1, [r5, #28]
 8000fca:	430b      	orrs	r3, r1
 8000fcc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fce:	e00f      	b.n	8000ff0 <HAL_RCCEx_PeriphCLKConfig+0x124>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000fd0:	6833      	ldr	r3, [r6, #0]
 8000fd2:	433b      	orrs	r3, r7
 8000fd4:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000fd6:	f7ff fa75 	bl	80004c4 <HAL_GetTick>
 8000fda:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fdc:	6833      	ldr	r3, [r6, #0]
 8000fde:	423b      	tst	r3, r7
 8000fe0:	d18c      	bne.n	8000efc <HAL_RCCEx_PeriphCLKConfig+0x30>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000fe2:	f7ff fa6f 	bl	80004c4 <HAL_GetTick>
 8000fe6:	9b01      	ldr	r3, [sp, #4]
 8000fe8:	1ac0      	subs	r0, r0, r3
 8000fea:	2864      	cmp	r0, #100	; 0x64
 8000fec:	d9f6      	bls.n	8000fdc <HAL_RCCEx_PeriphCLKConfig+0x110>
          return HAL_TIMEOUT;
 8000fee:	2003      	movs	r0, #3
}
 8000ff0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8000ff2:	001a      	movs	r2, r3
 8000ff4:	400a      	ands	r2, r1
 8000ff6:	428a      	cmp	r2, r1
 8000ff8:	d000      	beq.n	8000ffc <HAL_RCCEx_PeriphCLKConfig+0x130>
 8000ffa:	e78a      	b.n	8000f12 <HAL_RCCEx_PeriphCLKConfig+0x46>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8000ffc:	6822      	ldr	r2, [r4, #0]
          return HAL_ERROR;
 8000ffe:	2001      	movs	r0, #1
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8001000:	0392      	lsls	r2, r2, #14
 8001002:	d400      	bmi.n	8001006 <HAL_RCCEx_PeriphCLKConfig+0x13a>
 8001004:	e785      	b.n	8000f12 <HAL_RCCEx_PeriphCLKConfig+0x46>
 8001006:	e7f3      	b.n	8000ff0 <HAL_RCCEx_PeriphCLKConfig+0x124>
    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8001008:	400b      	ands	r3, r1
 800100a:	429a      	cmp	r2, r3
 800100c:	d100      	bne.n	8001010 <HAL_RCCEx_PeriphCLKConfig+0x144>
 800100e:	e784      	b.n	8000f1a <HAL_RCCEx_PeriphCLKConfig+0x4e>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001010:	682b      	ldr	r3, [r5, #0]
 8001012:	069b      	lsls	r3, r3, #26
 8001014:	d400      	bmi.n	8001018 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8001016:	e780      	b.n	8000f1a <HAL_RCCEx_PeriphCLKConfig+0x4e>
      __HAL_RCC_BACKUPRESET_FORCE();
 8001018:	2280      	movs	r2, #128	; 0x80
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800101a:	6d21      	ldr	r1, [r4, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_FORCE();
 800101c:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800101e:	0312      	lsls	r2, r2, #12
 8001020:	4302      	orrs	r2, r0
 8001022:	6522      	str	r2, [r4, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001024:	6d22      	ldr	r2, [r4, #80]	; 0x50
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8001026:	4b12      	ldr	r3, [pc, #72]	; (8001070 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001028:	4814      	ldr	r0, [pc, #80]	; (800107c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800102a:	400b      	ands	r3, r1
      __HAL_RCC_BACKUPRESET_RELEASE();
 800102c:	4002      	ands	r2, r0
 800102e:	6522      	str	r2, [r4, #80]	; 0x50
      RCC->CSR = temp_reg;
 8001030:	6523      	str	r3, [r4, #80]	; 0x50
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8001032:	05cb      	lsls	r3, r1, #23
 8001034:	d400      	bmi.n	8001038 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8001036:	e770      	b.n	8000f1a <HAL_RCCEx_PeriphCLKConfig+0x4e>
        tickstart = HAL_GetTick();
 8001038:	f7ff fa44 	bl	80004c4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800103c:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 800103e:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001040:	00bf      	lsls	r7, r7, #2
 8001042:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001044:	423b      	tst	r3, r7
 8001046:	d000      	beq.n	800104a <HAL_RCCEx_PeriphCLKConfig+0x17e>
 8001048:	e767      	b.n	8000f1a <HAL_RCCEx_PeriphCLKConfig+0x4e>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800104a:	f7ff fa3b 	bl	80004c4 <HAL_GetTick>
 800104e:	4b0c      	ldr	r3, [pc, #48]	; (8001080 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8001050:	1b80      	subs	r0, r0, r6
 8001052:	4298      	cmp	r0, r3
 8001054:	d9f5      	bls.n	8001042 <HAL_RCCEx_PeriphCLKConfig+0x176>
 8001056:	e7ca      	b.n	8000fee <HAL_RCCEx_PeriphCLKConfig+0x122>
 8001058:	40021000 	.word	0x40021000
 800105c:	40007000 	.word	0x40007000
 8001060:	ffcfffff 	.word	0xffcfffff
 8001064:	efffffff 	.word	0xefffffff
 8001068:	fffff3ff 	.word	0xfffff3ff
 800106c:	ffffcfff 	.word	0xffffcfff
 8001070:	fffcffff 	.word	0xfffcffff
 8001074:	fbffffff 	.word	0xfbffffff
 8001078:	fff3ffff 	.word	0xfff3ffff
 800107c:	fff7ffff 	.word	0xfff7ffff
 8001080:	00001388 	.word	0x00001388

08001084 <HAL_RTC_AlarmAEventCallback>:
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 8001084:	4770      	bx	lr
	...

08001088 <HAL_RTC_AlarmIRQHandler>:
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8001088:	6803      	ldr	r3, [r0, #0]
{
 800108a:	b510      	push	{r4, lr}
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 800108c:	689a      	ldr	r2, [r3, #8]
{
 800108e:	0004      	movs	r4, r0
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8001090:	04d2      	lsls	r2, r2, #19
 8001092:	d50a      	bpl.n	80010aa <HAL_RTC_AlarmIRQHandler+0x22>
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8001094:	68db      	ldr	r3, [r3, #12]
 8001096:	05db      	lsls	r3, r3, #23
 8001098:	d507      	bpl.n	80010aa <HAL_RTC_AlarmIRQHandler+0x22>
      HAL_RTC_AlarmAEventCallback(hrtc);
 800109a:	f7ff fff3 	bl	8001084 <HAL_RTC_AlarmAEventCallback>
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800109e:	6821      	ldr	r1, [r4, #0]
 80010a0:	4b0e      	ldr	r3, [pc, #56]	; (80010dc <HAL_RTC_AlarmIRQHandler+0x54>)
 80010a2:	68ca      	ldr	r2, [r1, #12]
 80010a4:	b2d2      	uxtb	r2, r2
 80010a6:	4313      	orrs	r3, r2
 80010a8:	60cb      	str	r3, [r1, #12]
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 80010aa:	6823      	ldr	r3, [r4, #0]
 80010ac:	689a      	ldr	r2, [r3, #8]
 80010ae:	0492      	lsls	r2, r2, #18
 80010b0:	d50b      	bpl.n	80010ca <HAL_RTC_AlarmIRQHandler+0x42>
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 80010b2:	68db      	ldr	r3, [r3, #12]
 80010b4:	059b      	lsls	r3, r3, #22
 80010b6:	d508      	bpl.n	80010ca <HAL_RTC_AlarmIRQHandler+0x42>
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 80010b8:	0020      	movs	r0, r4
 80010ba:	f000 fa67 	bl	800158c <HAL_RTCEx_AlarmBEventCallback>
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80010be:	6821      	ldr	r1, [r4, #0]
 80010c0:	4b07      	ldr	r3, [pc, #28]	; (80010e0 <HAL_RTC_AlarmIRQHandler+0x58>)
 80010c2:	68ca      	ldr	r2, [r1, #12]
 80010c4:	b2d2      	uxtb	r2, r2
 80010c6:	4313      	orrs	r3, r2
 80010c8:	60cb      	str	r3, [r1, #12]
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 80010ca:	2280      	movs	r2, #128	; 0x80
 80010cc:	4b05      	ldr	r3, [pc, #20]	; (80010e4 <HAL_RTC_AlarmIRQHandler+0x5c>)
 80010ce:	0292      	lsls	r2, r2, #10
 80010d0:	615a      	str	r2, [r3, #20]
  hrtc->State = HAL_RTC_STATE_READY;
 80010d2:	2301      	movs	r3, #1
 80010d4:	3402      	adds	r4, #2
 80010d6:	77e3      	strb	r3, [r4, #31]
}
 80010d8:	bd10      	pop	{r4, pc}
 80010da:	46c0      	nop			; (mov r8, r8)
 80010dc:	fffffe7f 	.word	0xfffffe7f
 80010e0:	fffffd7f 	.word	0xfffffd7f
 80010e4:	40010400 	.word	0x40010400

080010e8 <HAL_RTC_WaitForSynchro>:
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80010e8:	21a0      	movs	r1, #160	; 0xa0
 80010ea:	6802      	ldr	r2, [r0, #0]
{
 80010ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80010ee:	68d3      	ldr	r3, [r2, #12]
{
 80010f0:	0004      	movs	r4, r0
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80010f2:	438b      	bics	r3, r1
 80010f4:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 80010f6:	f7ff f9e5 	bl	80004c4 <HAL_GetTick>

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80010fa:	27fa      	movs	r7, #250	; 0xfa
  tickstart = HAL_GetTick();
 80010fc:	0006      	movs	r6, r0
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80010fe:	2520      	movs	r5, #32
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8001100:	00bf      	lsls	r7, r7, #2
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8001102:	6823      	ldr	r3, [r4, #0]
 8001104:	68db      	ldr	r3, [r3, #12]
 8001106:	422b      	tst	r3, r5
 8001108:	d001      	beq.n	800110e <HAL_RTC_WaitForSynchro+0x26>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 800110a:	2000      	movs	r0, #0
}
 800110c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800110e:	f7ff f9d9 	bl	80004c4 <HAL_GetTick>
 8001112:	1b80      	subs	r0, r0, r6
 8001114:	42b8      	cmp	r0, r7
 8001116:	d9f4      	bls.n	8001102 <HAL_RTC_WaitForSynchro+0x1a>
      return HAL_TIMEOUT;
 8001118:	2003      	movs	r0, #3
 800111a:	e7f7      	b.n	800110c <HAL_RTC_WaitForSynchro+0x24>

0800111c <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800111c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800111e:	2440      	movs	r4, #64	; 0x40
 8001120:	6803      	ldr	r3, [r0, #0]
{
 8001122:	0005      	movs	r5, r0
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8001124:	68da      	ldr	r2, [r3, #12]
 8001126:	4222      	tst	r2, r4
 8001128:	d001      	beq.n	800112e <RTC_EnterInitMode+0x12>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 800112a:	2000      	movs	r0, #0
}
 800112c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800112e:	2201      	movs	r2, #1
 8001130:	4252      	negs	r2, r2
 8001132:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 8001134:	f7ff f9c6 	bl	80004c4 <HAL_GetTick>
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8001138:	27fa      	movs	r7, #250	; 0xfa
    tickstart = HAL_GetTick();
 800113a:	0006      	movs	r6, r0
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800113c:	00bf      	lsls	r7, r7, #2
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800113e:	682b      	ldr	r3, [r5, #0]
 8001140:	68db      	ldr	r3, [r3, #12]
 8001142:	4223      	tst	r3, r4
 8001144:	d1f1      	bne.n	800112a <RTC_EnterInitMode+0xe>
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8001146:	f7ff f9bd 	bl	80004c4 <HAL_GetTick>
 800114a:	1b80      	subs	r0, r0, r6
 800114c:	42b8      	cmp	r0, r7
 800114e:	d9f6      	bls.n	800113e <RTC_EnterInitMode+0x22>
        return HAL_TIMEOUT;
 8001150:	2003      	movs	r0, #3
 8001152:	e7eb      	b.n	800112c <RTC_EnterInitMode+0x10>

08001154 <HAL_RTC_Init>:
{
 8001154:	b570      	push	{r4, r5, r6, lr}
 8001156:	0004      	movs	r4, r0
    return HAL_ERROR;
 8001158:	2501      	movs	r5, #1
  if (hrtc == NULL)
 800115a:	2800      	cmp	r0, #0
 800115c:	d01a      	beq.n	8001194 <HAL_RTC_Init+0x40>
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800115e:	1c86      	adds	r6, r0, #2
 8001160:	7ff3      	ldrb	r3, [r6, #31]
 8001162:	b2db      	uxtb	r3, r3
 8001164:	2b00      	cmp	r3, #0
 8001166:	d103      	bne.n	8001170 <HAL_RTC_Init+0x1c>
    hrtc->Lock = HAL_UNLOCKED;
 8001168:	1942      	adds	r2, r0, r5
 800116a:	77d3      	strb	r3, [r2, #31]
    HAL_RTC_MspInit(hrtc);
 800116c:	f000 fe86 	bl	8001e7c <HAL_RTC_MspInit>
  hrtc->State = HAL_RTC_STATE_BUSY;
 8001170:	2302      	movs	r3, #2
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001172:	22ca      	movs	r2, #202	; 0xca
  hrtc->State = HAL_RTC_STATE_BUSY;
 8001174:	77f3      	strb	r3, [r6, #31]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001176:	6823      	ldr	r3, [r4, #0]
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8001178:	0020      	movs	r0, r4
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800117a:	625a      	str	r2, [r3, #36]	; 0x24
 800117c:	3a77      	subs	r2, #119	; 0x77
 800117e:	625a      	str	r2, [r3, #36]	; 0x24
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8001180:	f7ff ffcc 	bl	800111c <RTC_EnterInitMode>
 8001184:	6823      	ldr	r3, [r4, #0]
 8001186:	1e05      	subs	r5, r0, #0
 8001188:	d006      	beq.n	8001198 <HAL_RTC_Init+0x44>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800118a:	22ff      	movs	r2, #255	; 0xff
 800118c:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 800118e:	2304      	movs	r3, #4
 8001190:	77f3      	strb	r3, [r6, #31]
        return HAL_ERROR;
 8001192:	2501      	movs	r5, #1
}
 8001194:	0028      	movs	r0, r5
 8001196:	bd70      	pop	{r4, r5, r6, pc}
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8001198:	689a      	ldr	r2, [r3, #8]
 800119a:	491b      	ldr	r1, [pc, #108]	; (8001208 <HAL_RTC_Init+0xb4>)
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800119c:	6920      	ldr	r0, [r4, #16]
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800119e:	400a      	ands	r2, r1
 80011a0:	609a      	str	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80011a2:	6862      	ldr	r2, [r4, #4]
 80011a4:	6899      	ldr	r1, [r3, #8]
 80011a6:	4302      	orrs	r2, r0
 80011a8:	69a0      	ldr	r0, [r4, #24]
 80011aa:	4302      	orrs	r2, r0
 80011ac:	430a      	orrs	r2, r1
 80011ae:	609a      	str	r2, [r3, #8]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80011b0:	68e2      	ldr	r2, [r4, #12]
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80011b2:	6960      	ldr	r0, [r4, #20]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80011b4:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80011b6:	68a2      	ldr	r2, [r4, #8]
 80011b8:	6919      	ldr	r1, [r3, #16]
 80011ba:	0412      	lsls	r2, r2, #16
 80011bc:	430a      	orrs	r2, r1
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 80011be:	2180      	movs	r1, #128	; 0x80
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80011c0:	611a      	str	r2, [r3, #16]
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 80011c2:	68da      	ldr	r2, [r3, #12]
 80011c4:	438a      	bics	r2, r1
 80011c6:	60da      	str	r2, [r3, #12]
    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 80011c8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80011ca:	397d      	subs	r1, #125	; 0x7d
 80011cc:	438a      	bics	r2, r1
 80011ce:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80011d0:	69e2      	ldr	r2, [r4, #28]
 80011d2:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80011d4:	4302      	orrs	r2, r0
 80011d6:	430a      	orrs	r2, r1
 80011d8:	64da      	str	r2, [r3, #76]	; 0x4c
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 80011da:	689b      	ldr	r3, [r3, #8]
 80011dc:	069b      	lsls	r3, r3, #26
 80011de:	d40c      	bmi.n	80011fa <HAL_RTC_Init+0xa6>
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80011e0:	0020      	movs	r0, r4
 80011e2:	f7ff ff81 	bl	80010e8 <HAL_RTC_WaitForSynchro>
 80011e6:	2800      	cmp	r0, #0
 80011e8:	d007      	beq.n	80011fa <HAL_RTC_Init+0xa6>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80011ea:	22ff      	movs	r2, #255	; 0xff
 80011ec:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(hrtc);
 80011ee:	3401      	adds	r4, #1
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80011f0:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 80011f2:	2304      	movs	r3, #4
 80011f4:	77f3      	strb	r3, [r6, #31]
        __HAL_UNLOCK(hrtc);
 80011f6:	77e5      	strb	r5, [r4, #31]
 80011f8:	e7cb      	b.n	8001192 <HAL_RTC_Init+0x3e>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80011fa:	22ff      	movs	r2, #255	; 0xff
 80011fc:	6823      	ldr	r3, [r4, #0]
 80011fe:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY;
 8001200:	2301      	movs	r3, #1
 8001202:	77f3      	strb	r3, [r6, #31]
    return HAL_OK;
 8001204:	e7c6      	b.n	8001194 <HAL_RTC_Init+0x40>
 8001206:	46c0      	nop			; (mov r8, r8)
 8001208:	ff8fffbf 	.word	0xff8fffbf

0800120c <RTC_ByteToBcd2>:
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint32_t bcdhigh = 0U;
 800120c:	2300      	movs	r3, #0
  uint8_t Param = Value;

  while (Param >= 10U)
 800120e:	2809      	cmp	r0, #9
 8001210:	d803      	bhi.n	800121a <RTC_ByteToBcd2+0xe>
  {
    bcdhigh++;
    Param -= 10U;
  }

  return ((uint8_t)(bcdhigh << 4U) | Param);
 8001212:	011b      	lsls	r3, r3, #4
 8001214:	4318      	orrs	r0, r3
 8001216:	b2c0      	uxtb	r0, r0
}
 8001218:	4770      	bx	lr
    Param -= 10U;
 800121a:	380a      	subs	r0, #10
    bcdhigh++;
 800121c:	3301      	adds	r3, #1
    Param -= 10U;
 800121e:	b2c0      	uxtb	r0, r0
 8001220:	e7f5      	b.n	800120e <RTC_ByteToBcd2+0x2>
	...

08001224 <HAL_RTC_SetTime>:
{
 8001224:	2302      	movs	r3, #2
 8001226:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(hrtc);
 8001228:	1c47      	adds	r7, r0, #1
{
 800122a:	000c      	movs	r4, r1
  __HAL_LOCK(hrtc);
 800122c:	7ff9      	ldrb	r1, [r7, #31]
{
 800122e:	0005      	movs	r5, r0
  __HAL_LOCK(hrtc);
 8001230:	001e      	movs	r6, r3
 8001232:	2901      	cmp	r1, #1
 8001234:	d036      	beq.n	80012a4 <HAL_RTC_SetTime+0x80>
 8001236:	2101      	movs	r1, #1
 8001238:	77f9      	strb	r1, [r7, #31]
  hrtc->State = HAL_RTC_STATE_BUSY;
 800123a:	18c1      	adds	r1, r0, r3
 800123c:	77cb      	strb	r3, [r1, #31]
 800123e:	9100      	str	r1, [sp, #0]
 8001240:	2140      	movs	r1, #64	; 0x40
 8001242:	6803      	ldr	r3, [r0, #0]
 8001244:	7866      	ldrb	r6, [r4, #1]
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8001246:	689b      	ldr	r3, [r3, #8]
 8001248:	7820      	ldrb	r0, [r4, #0]
 800124a:	400b      	ands	r3, r1
  if (Format == RTC_FORMAT_BIN)
 800124c:	2a00      	cmp	r2, #0
 800124e:	d12b      	bne.n	80012a8 <HAL_RTC_SetTime+0x84>
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8001250:	2b00      	cmp	r3, #0
 8001252:	d100      	bne.n	8001256 <HAL_RTC_SetTime+0x32>
      sTime->TimeFormat = 0x00U;
 8001254:	70e3      	strb	r3, [r4, #3]
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8001256:	f7ff ffd9 	bl	800120c <RTC_ByteToBcd2>
 800125a:	9001      	str	r0, [sp, #4]
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800125c:	0030      	movs	r0, r6
 800125e:	f7ff ffd5 	bl	800120c <RTC_ByteToBcd2>
 8001262:	0006      	movs	r6, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8001264:	78a0      	ldrb	r0, [r4, #2]
 8001266:	f7ff ffd1 	bl	800120c <RTC_ByteToBcd2>
 800126a:	0003      	movs	r3, r0
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800126c:	78e0      	ldrb	r0, [r4, #3]
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800126e:	0236      	lsls	r6, r6, #8
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8001270:	0400      	lsls	r0, r0, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8001272:	4318      	orrs	r0, r3
 8001274:	9b01      	ldr	r3, [sp, #4]
 8001276:	041b      	lsls	r3, r3, #16
 8001278:	4318      	orrs	r0, r3
 800127a:	4330      	orrs	r0, r6
 800127c:	9001      	str	r0, [sp, #4]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800127e:	22ca      	movs	r2, #202	; 0xca
 8001280:	682b      	ldr	r3, [r5, #0]
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8001282:	0028      	movs	r0, r5
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001284:	625a      	str	r2, [r3, #36]	; 0x24
 8001286:	3a77      	subs	r2, #119	; 0x77
 8001288:	625a      	str	r2, [r3, #36]	; 0x24
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800128a:	f7ff ff47 	bl	800111c <RTC_EnterInitMode>
 800128e:	682b      	ldr	r3, [r5, #0]
 8001290:	1e06      	subs	r6, r0, #0
 8001292:	d016      	beq.n	80012c2 <HAL_RTC_SetTime+0x9e>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001294:	22ff      	movs	r2, #255	; 0xff
 8001296:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8001298:	2304      	movs	r3, #4
 800129a:	9a00      	ldr	r2, [sp, #0]
 800129c:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hrtc);
 800129e:	2300      	movs	r3, #0
 80012a0:	77fb      	strb	r3, [r7, #31]
        return HAL_ERROR;
 80012a2:	2601      	movs	r6, #1
}
 80012a4:	0030      	movs	r0, r6
 80012a6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d100      	bne.n	80012ae <HAL_RTC_SetTime+0x8a>
      sTime->TimeFormat = 0x00U;
 80012ac:	70e3      	strb	r3, [r4, #3]
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80012ae:	0400      	lsls	r0, r0, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80012b0:	0236      	lsls	r6, r6, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80012b2:	4306      	orrs	r6, r0
              ((uint32_t)sTime->Seconds) | \
 80012b4:	78a0      	ldrb	r0, [r4, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80012b6:	4306      	orrs	r6, r0
              ((uint32_t)(sTime->TimeFormat) << 16U));
 80012b8:	78e0      	ldrb	r0, [r4, #3]
 80012ba:	0400      	lsls	r0, r0, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80012bc:	4306      	orrs	r6, r0
 80012be:	9601      	str	r6, [sp, #4]
 80012c0:	e7dd      	b.n	800127e <HAL_RTC_SetTime+0x5a>
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80012c2:	4815      	ldr	r0, [pc, #84]	; (8001318 <HAL_RTC_SetTime+0xf4>)
 80012c4:	9a01      	ldr	r2, [sp, #4]
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 80012c6:	4915      	ldr	r1, [pc, #84]	; (800131c <HAL_RTC_SetTime+0xf8>)
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80012c8:	4002      	ands	r2, r0
 80012ca:	601a      	str	r2, [r3, #0]
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 80012cc:	689a      	ldr	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80012ce:	6920      	ldr	r0, [r4, #16]
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 80012d0:	400a      	ands	r2, r1
 80012d2:	609a      	str	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80012d4:	68e2      	ldr	r2, [r4, #12]
 80012d6:	6899      	ldr	r1, [r3, #8]
 80012d8:	4302      	orrs	r2, r0
 80012da:	430a      	orrs	r2, r1
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 80012dc:	2180      	movs	r1, #128	; 0x80
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80012de:	609a      	str	r2, [r3, #8]
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 80012e0:	68da      	ldr	r2, [r3, #12]
 80012e2:	438a      	bics	r2, r1
 80012e4:	60da      	str	r2, [r3, #12]
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 80012e6:	689b      	ldr	r3, [r3, #8]
 80012e8:	069b      	lsls	r3, r3, #26
 80012ea:	d40c      	bmi.n	8001306 <HAL_RTC_SetTime+0xe2>
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80012ec:	0028      	movs	r0, r5
 80012ee:	f7ff fefb 	bl	80010e8 <HAL_RTC_WaitForSynchro>
 80012f2:	2800      	cmp	r0, #0
 80012f4:	d007      	beq.n	8001306 <HAL_RTC_SetTime+0xe2>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80012f6:	22ff      	movs	r2, #255	; 0xff
 80012f8:	682b      	ldr	r3, [r5, #0]
 80012fa:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 80012fc:	2304      	movs	r3, #4
 80012fe:	9a00      	ldr	r2, [sp, #0]
 8001300:	77d3      	strb	r3, [r2, #31]
        __HAL_UNLOCK(hrtc);
 8001302:	77fe      	strb	r6, [r7, #31]
 8001304:	e7cd      	b.n	80012a2 <HAL_RTC_SetTime+0x7e>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001306:	22ff      	movs	r2, #255	; 0xff
 8001308:	682b      	ldr	r3, [r5, #0]
 800130a:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY;
 800130c:	2301      	movs	r3, #1
 800130e:	9a00      	ldr	r2, [sp, #0]
 8001310:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hrtc);
 8001312:	2300      	movs	r3, #0
 8001314:	77fb      	strb	r3, [r7, #31]
    return HAL_OK;
 8001316:	e7c5      	b.n	80012a4 <HAL_RTC_SetTime+0x80>
 8001318:	007f7f7f 	.word	0x007f7f7f
 800131c:	fffbffff 	.word	0xfffbffff

08001320 <HAL_RTC_SetDate>:
{
 8001320:	2302      	movs	r3, #2
 8001322:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hrtc);
 8001324:	1c47      	adds	r7, r0, #1
{
 8001326:	000d      	movs	r5, r1
  __HAL_LOCK(hrtc);
 8001328:	7ff9      	ldrb	r1, [r7, #31]
{
 800132a:	b085      	sub	sp, #20
 800132c:	0004      	movs	r4, r0
  __HAL_LOCK(hrtc);
 800132e:	001e      	movs	r6, r3
 8001330:	2901      	cmp	r1, #1
 8001332:	d035      	beq.n	80013a0 <HAL_RTC_SetDate+0x80>
 8001334:	2101      	movs	r1, #1
 8001336:	77f9      	strb	r1, [r7, #31]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8001338:	18c1      	adds	r1, r0, r3
 800133a:	9101      	str	r1, [sp, #4]
 800133c:	77cb      	strb	r3, [r1, #31]
 800133e:	786b      	ldrb	r3, [r5, #1]
 8001340:	78e8      	ldrb	r0, [r5, #3]
 8001342:	78ae      	ldrb	r6, [r5, #2]
  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8001344:	2a00      	cmp	r2, #0
 8001346:	d14e      	bne.n	80013e6 <HAL_RTC_SetDate+0xc6>
 8001348:	3210      	adds	r2, #16
 800134a:	4213      	tst	r3, r2
 800134c:	d002      	beq.n	8001354 <HAL_RTC_SetDate+0x34>
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800134e:	4393      	bics	r3, r2
 8001350:	330a      	adds	r3, #10
 8001352:	706b      	strb	r3, [r5, #1]
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8001354:	f7ff ff5a 	bl	800120c <RTC_ByteToBcd2>
 8001358:	9002      	str	r0, [sp, #8]
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800135a:	7868      	ldrb	r0, [r5, #1]
 800135c:	f7ff ff56 	bl	800120c <RTC_ByteToBcd2>
 8001360:	9003      	str	r0, [sp, #12]
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8001362:	0030      	movs	r0, r6
 8001364:	f7ff ff52 	bl	800120c <RTC_ByteToBcd2>
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8001368:	9b02      	ldr	r3, [sp, #8]
                  ((uint32_t)sDate->WeekDay << 13U));
 800136a:	782d      	ldrb	r5, [r5, #0]
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800136c:	041e      	lsls	r6, r3, #16
                  ((uint32_t)sDate->WeekDay << 13U));
 800136e:	036d      	lsls	r5, r5, #13
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8001370:	9b03      	ldr	r3, [sp, #12]
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8001372:	4305      	orrs	r5, r0
 8001374:	4335      	orrs	r5, r6
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8001376:	021e      	lsls	r6, r3, #8
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001378:	22ca      	movs	r2, #202	; 0xca
 800137a:	6823      	ldr	r3, [r4, #0]
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800137c:	0020      	movs	r0, r4
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800137e:	625a      	str	r2, [r3, #36]	; 0x24
 8001380:	3a77      	subs	r2, #119	; 0x77
 8001382:	625a      	str	r2, [r3, #36]	; 0x24
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8001384:	f7ff feca 	bl	800111c <RTC_EnterInitMode>
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8001388:	4335      	orrs	r5, r6
 800138a:	6823      	ldr	r3, [r4, #0]
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800138c:	1e06      	subs	r6, r0, #0
 800138e:	d00a      	beq.n	80013a6 <HAL_RTC_SetDate+0x86>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001390:	22ff      	movs	r2, #255	; 0xff
 8001392:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8001394:	2304      	movs	r3, #4
 8001396:	9a01      	ldr	r2, [sp, #4]
 8001398:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hrtc);
 800139a:	2300      	movs	r3, #0
 800139c:	77fb      	strb	r3, [r7, #31]
        return HAL_ERROR;
 800139e:	2601      	movs	r6, #1
}
 80013a0:	0030      	movs	r0, r6
 80013a2:	b005      	add	sp, #20
 80013a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 80013a6:	2180      	movs	r1, #128	; 0x80
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80013a8:	4812      	ldr	r0, [pc, #72]	; (80013f4 <HAL_RTC_SetDate+0xd4>)
 80013aa:	4005      	ands	r5, r0
 80013ac:	605d      	str	r5, [r3, #4]
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 80013ae:	68da      	ldr	r2, [r3, #12]
 80013b0:	438a      	bics	r2, r1
 80013b2:	60da      	str	r2, [r3, #12]
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 80013b4:	689b      	ldr	r3, [r3, #8]
 80013b6:	069b      	lsls	r3, r3, #26
 80013b8:	d40c      	bmi.n	80013d4 <HAL_RTC_SetDate+0xb4>
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80013ba:	0020      	movs	r0, r4
 80013bc:	f7ff fe94 	bl	80010e8 <HAL_RTC_WaitForSynchro>
 80013c0:	2800      	cmp	r0, #0
 80013c2:	d007      	beq.n	80013d4 <HAL_RTC_SetDate+0xb4>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80013c4:	22ff      	movs	r2, #255	; 0xff
 80013c6:	6823      	ldr	r3, [r4, #0]
 80013c8:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 80013ca:	2304      	movs	r3, #4
 80013cc:	9a01      	ldr	r2, [sp, #4]
 80013ce:	77d3      	strb	r3, [r2, #31]
        __HAL_UNLOCK(hrtc);
 80013d0:	77fe      	strb	r6, [r7, #31]
 80013d2:	e7e4      	b.n	800139e <HAL_RTC_SetDate+0x7e>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80013d4:	22ff      	movs	r2, #255	; 0xff
 80013d6:	6823      	ldr	r3, [r4, #0]
 80013d8:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY ;
 80013da:	2301      	movs	r3, #1
 80013dc:	9a01      	ldr	r2, [sp, #4]
 80013de:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hrtc);
 80013e0:	2300      	movs	r3, #0
 80013e2:	77fb      	strb	r3, [r7, #31]
    return HAL_OK;
 80013e4:	e7dc      	b.n	80013a0 <HAL_RTC_SetDate+0x80>
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80013e6:	0400      	lsls	r0, r0, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 80013e8:	021b      	lsls	r3, r3, #8
                  (((uint32_t)sDate->WeekDay) << 13U));
 80013ea:	782d      	ldrb	r5, [r5, #0]
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80013ec:	4303      	orrs	r3, r0
                  (((uint32_t)sDate->Month) << 8U) | \
 80013ee:	431e      	orrs	r6, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 80013f0:	036d      	lsls	r5, r5, #13
 80013f2:	e7c1      	b.n	8001378 <HAL_RTC_SetDate+0x58>
 80013f4:	00ffff3f 	.word	0x00ffff3f

080013f8 <HAL_RTC_SetAlarm_IT>:
{
 80013f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(hrtc);
 80013fa:	1c43      	adds	r3, r0, #1
 80013fc:	9300      	str	r3, [sp, #0]
{
 80013fe:	000d      	movs	r5, r1
  __HAL_LOCK(hrtc);
 8001400:	7fd9      	ldrb	r1, [r3, #31]
 8001402:	2302      	movs	r3, #2
{
 8001404:	0004      	movs	r4, r0
  __HAL_LOCK(hrtc);
 8001406:	0018      	movs	r0, r3
 8001408:	2901      	cmp	r1, #1
 800140a:	d100      	bne.n	800140e <HAL_RTC_SetAlarm_IT+0x16>
 800140c:	e08d      	b.n	800152a <HAL_RTC_SetAlarm_IT+0x132>
 800140e:	2101      	movs	r1, #1
 8001410:	1860      	adds	r0, r4, r1
 8001412:	77c1      	strb	r1, [r0, #31]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8001414:	18e1      	adds	r1, r4, r3
 8001416:	77cb      	strb	r3, [r1, #31]
 8001418:	2140      	movs	r1, #64	; 0x40
 800141a:	6823      	ldr	r3, [r4, #0]
 800141c:	7828      	ldrb	r0, [r5, #0]
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800141e:	689b      	ldr	r3, [r3, #8]
 8001420:	786e      	ldrb	r6, [r5, #1]
 8001422:	78af      	ldrb	r7, [r5, #2]
 8001424:	400b      	ands	r3, r1
  if (Format == RTC_FORMAT_BIN)
 8001426:	2a00      	cmp	r2, #0
 8001428:	d15d      	bne.n	80014e6 <HAL_RTC_SetAlarm_IT+0xee>
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800142a:	2b00      	cmp	r3, #0
 800142c:	d100      	bne.n	8001430 <HAL_RTC_SetAlarm_IT+0x38>
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800142e:	70eb      	strb	r3, [r5, #3]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8001430:	f7ff feec 	bl	800120c <RTC_ByteToBcd2>
 8001434:	9001      	str	r0, [sp, #4]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8001436:	0030      	movs	r0, r6
 8001438:	f7ff fee8 	bl	800120c <RTC_ByteToBcd2>
 800143c:	0006      	movs	r6, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 800143e:	0038      	movs	r0, r7
 8001440:	f7ff fee4 	bl	800120c <RTC_ByteToBcd2>
 8001444:	0007      	movs	r7, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8001446:	1c6b      	adds	r3, r5, #1
 8001448:	7fd8      	ldrb	r0, [r3, #31]
 800144a:	f7ff fedf 	bl	800120c <RTC_ByteToBcd2>
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 800144e:	696a      	ldr	r2, [r5, #20]
 8001450:	69eb      	ldr	r3, [r5, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8001452:	0236      	lsls	r6, r6, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8001454:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8001456:	78ea      	ldrb	r2, [r5, #3]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8001458:	0600      	lsls	r0, r0, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800145a:	0412      	lsls	r2, r2, #16
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 800145c:	4313      	orrs	r3, r2
 800145e:	431f      	orrs	r7, r3
 8001460:	9b01      	ldr	r3, [sp, #4]
 8001462:	041b      	lsls	r3, r3, #16
 8001464:	431f      	orrs	r7, r3
 8001466:	4337      	orrs	r7, r6
 8001468:	4307      	orrs	r7, r0
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 800146a:	69aa      	ldr	r2, [r5, #24]
 800146c:	686b      	ldr	r3, [r5, #4]
  if (sAlarm->Alarm == RTC_ALARM_A)
 800146e:	6a69      	ldr	r1, [r5, #36]	; 0x24
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8001470:	4313      	orrs	r3, r2
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001472:	22ca      	movs	r2, #202	; 0xca
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8001474:	9301      	str	r3, [sp, #4]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001476:	6823      	ldr	r3, [r4, #0]
 8001478:	625a      	str	r2, [r3, #36]	; 0x24
 800147a:	3a77      	subs	r2, #119	; 0x77
 800147c:	625a      	str	r2, [r3, #36]	; 0x24
  if (sAlarm->Alarm == RTC_ALARM_A)
 800147e:	32ad      	adds	r2, #173	; 0xad
 8001480:	4291      	cmp	r1, r2
 8001482:	d153      	bne.n	800152c <HAL_RTC_SetAlarm_IT+0x134>
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8001484:	689a      	ldr	r2, [r3, #8]
 8001486:	493c      	ldr	r1, [pc, #240]	; (8001578 <HAL_RTC_SetAlarm_IT+0x180>)
 8001488:	400a      	ands	r2, r1
 800148a:	609a      	str	r2, [r3, #8]
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800148c:	68d9      	ldr	r1, [r3, #12]
 800148e:	4a3b      	ldr	r2, [pc, #236]	; (800157c <HAL_RTC_SetAlarm_IT+0x184>)
 8001490:	b2c9      	uxtb	r1, r1
 8001492:	430a      	orrs	r2, r1
 8001494:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 8001496:	f7ff f815 	bl	80004c4 <HAL_GetTick>
 800149a:	0006      	movs	r6, r0
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800149c:	2201      	movs	r2, #1
 800149e:	6823      	ldr	r3, [r4, #0]
 80014a0:	68dd      	ldr	r5, [r3, #12]
 80014a2:	4015      	ands	r5, r2
 80014a4:	d032      	beq.n	800150c <HAL_RTC_SetAlarm_IT+0x114>
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 80014a6:	9a01      	ldr	r2, [sp, #4]
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 80014a8:	61df      	str	r7, [r3, #28]
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 80014aa:	645a      	str	r2, [r3, #68]	; 0x44
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 80014ac:	2280      	movs	r2, #128	; 0x80
 80014ae:	6899      	ldr	r1, [r3, #8]
 80014b0:	0052      	lsls	r2, r2, #1
 80014b2:	430a      	orrs	r2, r1
 80014b4:	609a      	str	r2, [r3, #8]
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 80014b6:	2280      	movs	r2, #128	; 0x80
 80014b8:	6899      	ldr	r1, [r3, #8]
 80014ba:	0152      	lsls	r2, r2, #5
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 80014bc:	430a      	orrs	r2, r1
 80014be:	609a      	str	r2, [r3, #8]
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80014c0:	2280      	movs	r2, #128	; 0x80
 80014c2:	4b2f      	ldr	r3, [pc, #188]	; (8001580 <HAL_RTC_SetAlarm_IT+0x188>)
 80014c4:	0292      	lsls	r2, r2, #10
 80014c6:	6819      	ldr	r1, [r3, #0]
  __HAL_UNLOCK(hrtc);
 80014c8:	2000      	movs	r0, #0
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80014ca:	4311      	orrs	r1, r2
 80014cc:	6019      	str	r1, [r3, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 80014ce:	6899      	ldr	r1, [r3, #8]
 80014d0:	430a      	orrs	r2, r1
 80014d2:	609a      	str	r2, [r3, #8]
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80014d4:	22ff      	movs	r2, #255	; 0xff
 80014d6:	6823      	ldr	r3, [r4, #0]
  hrtc->State = HAL_RTC_STATE_READY;
 80014d8:	3402      	adds	r4, #2
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80014da:	625a      	str	r2, [r3, #36]	; 0x24
  hrtc->State = HAL_RTC_STATE_READY;
 80014dc:	2301      	movs	r3, #1
 80014de:	77e3      	strb	r3, [r4, #31]
  __HAL_UNLOCK(hrtc);
 80014e0:	9b00      	ldr	r3, [sp, #0]
 80014e2:	77d8      	strb	r0, [r3, #31]
  return HAL_OK;
 80014e4:	e021      	b.n	800152a <HAL_RTC_SetAlarm_IT+0x132>
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d100      	bne.n	80014ec <HAL_RTC_SetAlarm_IT+0xf4>
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80014ea:	70eb      	strb	r3, [r5, #3]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 80014ec:	69eb      	ldr	r3, [r5, #28]
 80014ee:	696a      	ldr	r2, [r5, #20]
 80014f0:	0400      	lsls	r0, r0, #16
 80014f2:	4313      	orrs	r3, r2
 80014f4:	431f      	orrs	r7, r3
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 80014f6:	0236      	lsls	r6, r6, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 80014f8:	4307      	orrs	r7, r0
 80014fa:	4337      	orrs	r7, r6
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 80014fc:	78ee      	ldrb	r6, [r5, #3]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 80014fe:	1c6b      	adds	r3, r5, #1
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8001500:	0436      	lsls	r6, r6, #16
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8001502:	4337      	orrs	r7, r6
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8001504:	7fde      	ldrb	r6, [r3, #31]
 8001506:	0636      	lsls	r6, r6, #24
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8001508:	4337      	orrs	r7, r6
 800150a:	e7ae      	b.n	800146a <HAL_RTC_SetAlarm_IT+0x72>
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800150c:	f7fe ffda 	bl	80004c4 <HAL_GetTick>
 8001510:	23fa      	movs	r3, #250	; 0xfa
 8001512:	1b80      	subs	r0, r0, r6
 8001514:	009b      	lsls	r3, r3, #2
 8001516:	4298      	cmp	r0, r3
 8001518:	d9c0      	bls.n	800149c <HAL_RTC_SetAlarm_IT+0xa4>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800151a:	22ff      	movs	r2, #255	; 0xff
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800151c:	2003      	movs	r0, #3
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800151e:	6823      	ldr	r3, [r4, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8001520:	3402      	adds	r4, #2
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001522:	625a      	str	r2, [r3, #36]	; 0x24
        __HAL_UNLOCK(hrtc);
 8001524:	9b00      	ldr	r3, [sp, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8001526:	77e0      	strb	r0, [r4, #31]
        __HAL_UNLOCK(hrtc);
 8001528:	77dd      	strb	r5, [r3, #31]
}
 800152a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800152c:	689a      	ldr	r2, [r3, #8]
 800152e:	4915      	ldr	r1, [pc, #84]	; (8001584 <HAL_RTC_SetAlarm_IT+0x18c>)
 8001530:	400a      	ands	r2, r1
 8001532:	609a      	str	r2, [r3, #8]
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8001534:	68d9      	ldr	r1, [r3, #12]
 8001536:	4a14      	ldr	r2, [pc, #80]	; (8001588 <HAL_RTC_SetAlarm_IT+0x190>)
 8001538:	b2c9      	uxtb	r1, r1
 800153a:	430a      	orrs	r2, r1
 800153c:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 800153e:	f7fe ffc1 	bl	80004c4 <HAL_GetTick>
 8001542:	0006      	movs	r6, r0
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8001544:	2202      	movs	r2, #2
 8001546:	6823      	ldr	r3, [r4, #0]
 8001548:	68dd      	ldr	r5, [r3, #12]
 800154a:	4015      	ands	r5, r2
 800154c:	d00b      	beq.n	8001566 <HAL_RTC_SetAlarm_IT+0x16e>
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800154e:	9a01      	ldr	r2, [sp, #4]
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8001550:	621f      	str	r7, [r3, #32]
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8001552:	649a      	str	r2, [r3, #72]	; 0x48
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8001554:	2280      	movs	r2, #128	; 0x80
 8001556:	6899      	ldr	r1, [r3, #8]
 8001558:	0092      	lsls	r2, r2, #2
 800155a:	430a      	orrs	r2, r1
 800155c:	609a      	str	r2, [r3, #8]
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 800155e:	2280      	movs	r2, #128	; 0x80
 8001560:	6899      	ldr	r1, [r3, #8]
 8001562:	0192      	lsls	r2, r2, #6
 8001564:	e7aa      	b.n	80014bc <HAL_RTC_SetAlarm_IT+0xc4>
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8001566:	f7fe ffad 	bl	80004c4 <HAL_GetTick>
 800156a:	23fa      	movs	r3, #250	; 0xfa
 800156c:	1b80      	subs	r0, r0, r6
 800156e:	009b      	lsls	r3, r3, #2
 8001570:	4298      	cmp	r0, r3
 8001572:	d9e7      	bls.n	8001544 <HAL_RTC_SetAlarm_IT+0x14c>
 8001574:	e7d1      	b.n	800151a <HAL_RTC_SetAlarm_IT+0x122>
 8001576:	46c0      	nop			; (mov r8, r8)
 8001578:	fffffeff 	.word	0xfffffeff
 800157c:	fffffe7f 	.word	0xfffffe7f
 8001580:	40010400 	.word	0x40010400
 8001584:	fffffdff 	.word	0xfffffdff
 8001588:	fffffd7f 	.word	0xfffffd7f

0800158c <HAL_RTCEx_AlarmBEventCallback>:
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 800158c:	4770      	bx	lr
	...

08001590 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001590:	b570      	push	{r4, r5, r6, lr}
 8001592:	0004      	movs	r4, r0
  /* Check the SPI handle allocation */
  if (hspi == NULL)
  {
    return HAL_ERROR;
 8001594:	2001      	movs	r0, #1
  if (hspi == NULL)
 8001596:	2c00      	cmp	r4, #0
 8001598:	d037      	beq.n	800160a <HAL_SPI_Init+0x7a>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800159a:	2300      	movs	r3, #0
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800159c:	0025      	movs	r5, r4
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800159e:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 80015a0:	3551      	adds	r5, #81	; 0x51
 80015a2:	782b      	ldrb	r3, [r5, #0]
 80015a4:	b2db      	uxtb	r3, r3
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d105      	bne.n	80015b6 <HAL_SPI_Init+0x26>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80015aa:	0022      	movs	r2, r4
 80015ac:	3250      	adds	r2, #80	; 0x50
 80015ae:	7013      	strb	r3, [r2, #0]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80015b0:	0020      	movs	r0, r4
 80015b2:	f000 fcbb 	bl	8001f2c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80015b6:	2302      	movs	r3, #2

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80015b8:	2240      	movs	r2, #64	; 0x40
 80015ba:	6821      	ldr	r1, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 80015bc:	702b      	strb	r3, [r5, #0]
  __HAL_SPI_DISABLE(hspi);
 80015be:	680b      	ldr	r3, [r1, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80015c0:	68a0      	ldr	r0, [r4, #8]
  __HAL_SPI_DISABLE(hspi);
 80015c2:	4393      	bics	r3, r2
 80015c4:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80015c6:	6863      	ldr	r3, [r4, #4]
 80015c8:	69a2      	ldr	r2, [r4, #24]
 80015ca:	4303      	orrs	r3, r0
 80015cc:	68e0      	ldr	r0, [r4, #12]
 80015ce:	4303      	orrs	r3, r0
 80015d0:	6920      	ldr	r0, [r4, #16]
 80015d2:	4303      	orrs	r3, r0
 80015d4:	6960      	ldr	r0, [r4, #20]
 80015d6:	4303      	orrs	r3, r0
 80015d8:	69e0      	ldr	r0, [r4, #28]
 80015da:	4303      	orrs	r3, r0
 80015dc:	6a20      	ldr	r0, [r4, #32]
 80015de:	4303      	orrs	r3, r0
 80015e0:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80015e2:	4303      	orrs	r3, r0
 80015e4:	2080      	movs	r0, #128	; 0x80
 80015e6:	0080      	lsls	r0, r0, #2
 80015e8:	4010      	ands	r0, r2
 80015ea:	4303      	orrs	r3, r0
 80015ec:	600b      	str	r3, [r1, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80015ee:	2304      	movs	r3, #4
 80015f0:	0c12      	lsrs	r2, r2, #16
 80015f2:	401a      	ands	r2, r3
 80015f4:	6a63      	ldr	r3, [r4, #36]	; 0x24
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80015f6:	2000      	movs	r0, #0
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80015f8:	431a      	orrs	r2, r3
 80015fa:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80015fc:	69cb      	ldr	r3, [r1, #28]
 80015fe:	4a03      	ldr	r2, [pc, #12]	; (800160c <HAL_SPI_Init+0x7c>)
 8001600:	4013      	ands	r3, r2
 8001602:	61cb      	str	r3, [r1, #28]
  hspi->State     = HAL_SPI_STATE_READY;
 8001604:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001606:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001608:	702b      	strb	r3, [r5, #0]

  return HAL_OK;
}
 800160a:	bd70      	pop	{r4, r5, r6, pc}
 800160c:	fffff7ff 	.word	0xfffff7ff

08001610 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001610:	6803      	ldr	r3, [r0, #0]
 8001612:	4907      	ldr	r1, [pc, #28]	; (8001630 <UART_EndRxTransfer+0x20>)
 8001614:	681a      	ldr	r2, [r3, #0]
 8001616:	400a      	ands	r2, r1
 8001618:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800161a:	689a      	ldr	r2, [r3, #8]
 800161c:	3123      	adds	r1, #35	; 0x23
 800161e:	31ff      	adds	r1, #255	; 0xff
 8001620:	438a      	bics	r2, r1
 8001622:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001624:	2320      	movs	r3, #32
 8001626:	6783      	str	r3, [r0, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8001628:	2300      	movs	r3, #0
 800162a:	6603      	str	r3, [r0, #96]	; 0x60
}
 800162c:	4770      	bx	lr
 800162e:	46c0      	nop			; (mov r8, r8)
 8001630:	fffffedf 	.word	0xfffffedf

08001634 <HAL_UART_TxCpltCallback>:
 8001634:	4770      	bx	lr

08001636 <HAL_UART_ErrorCallback>:
 8001636:	4770      	bx	lr

08001638 <HAL_UART_IRQHandler>:
{
 8001638:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800163a:	6803      	ldr	r3, [r0, #0]
{
 800163c:	0004      	movs	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800163e:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001640:	6818      	ldr	r0, [r3, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001642:	689e      	ldr	r6, [r3, #8]
  if (errorflags == 0U)
 8001644:	0711      	lsls	r1, r2, #28
 8001646:	d10a      	bne.n	800165e <HAL_UART_IRQHandler+0x26>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8001648:	2120      	movs	r1, #32
 800164a:	420a      	tst	r2, r1
 800164c:	d100      	bne.n	8001650 <HAL_UART_IRQHandler+0x18>
 800164e:	e06a      	b.n	8001726 <HAL_UART_IRQHandler+0xee>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8001650:	4208      	tst	r0, r1
 8001652:	d068      	beq.n	8001726 <HAL_UART_IRQHandler+0xee>
      if (huart->RxISR != NULL)
 8001654:	6e23      	ldr	r3, [r4, #96]	; 0x60
      huart->TxISR(huart);
 8001656:	0020      	movs	r0, r4
    if (huart->TxISR != NULL)
 8001658:	2b00      	cmp	r3, #0
 800165a:	d15a      	bne.n	8001712 <HAL_UART_IRQHandler+0xda>
 800165c:	e05a      	b.n	8001714 <HAL_UART_IRQHandler+0xdc>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800165e:	2101      	movs	r1, #1
 8001660:	0035      	movs	r5, r6
 8001662:	400d      	ands	r5, r1
 8001664:	d103      	bne.n	800166e <HAL_UART_IRQHandler+0x36>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 8001666:	2790      	movs	r7, #144	; 0x90
 8001668:	007f      	lsls	r7, r7, #1
 800166a:	4238      	tst	r0, r7
 800166c:	d05b      	beq.n	8001726 <HAL_UART_IRQHandler+0xee>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800166e:	420a      	tst	r2, r1
 8001670:	d005      	beq.n	800167e <HAL_UART_IRQHandler+0x46>
 8001672:	05c6      	lsls	r6, r0, #23
 8001674:	d503      	bpl.n	800167e <HAL_UART_IRQHandler+0x46>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8001676:	6219      	str	r1, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001678:	6fe6      	ldr	r6, [r4, #124]	; 0x7c
 800167a:	4331      	orrs	r1, r6
 800167c:	67e1      	str	r1, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800167e:	2102      	movs	r1, #2
 8001680:	420a      	tst	r2, r1
 8001682:	d006      	beq.n	8001692 <HAL_UART_IRQHandler+0x5a>
 8001684:	2d00      	cmp	r5, #0
 8001686:	d004      	beq.n	8001692 <HAL_UART_IRQHandler+0x5a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8001688:	6219      	str	r1, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800168a:	6fe6      	ldr	r6, [r4, #124]	; 0x7c
 800168c:	1849      	adds	r1, r1, r1
 800168e:	4331      	orrs	r1, r6
 8001690:	67e1      	str	r1, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8001692:	2104      	movs	r1, #4
 8001694:	420a      	tst	r2, r1
 8001696:	d006      	beq.n	80016a6 <HAL_UART_IRQHandler+0x6e>
 8001698:	2d00      	cmp	r5, #0
 800169a:	d004      	beq.n	80016a6 <HAL_UART_IRQHandler+0x6e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800169c:	6219      	str	r1, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800169e:	6fe6      	ldr	r6, [r4, #124]	; 0x7c
 80016a0:	3902      	subs	r1, #2
 80016a2:	4331      	orrs	r1, r6
 80016a4:	67e1      	str	r1, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_ORE) != 0U)
 80016a6:	0711      	lsls	r1, r2, #28
 80016a8:	d508      	bpl.n	80016bc <HAL_UART_IRQHandler+0x84>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80016aa:	0681      	lsls	r1, r0, #26
 80016ac:	d401      	bmi.n	80016b2 <HAL_UART_IRQHandler+0x7a>
 80016ae:	2d00      	cmp	r5, #0
 80016b0:	d004      	beq.n	80016bc <HAL_UART_IRQHandler+0x84>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80016b2:	2108      	movs	r1, #8
 80016b4:	6219      	str	r1, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80016b6:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 80016b8:	4319      	orrs	r1, r3
 80016ba:	67e1      	str	r1, [r4, #124]	; 0x7c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80016bc:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d028      	beq.n	8001714 <HAL_UART_IRQHandler+0xdc>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80016c2:	2320      	movs	r3, #32
 80016c4:	421a      	tst	r2, r3
 80016c6:	d006      	beq.n	80016d6 <HAL_UART_IRQHandler+0x9e>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80016c8:	4218      	tst	r0, r3
 80016ca:	d004      	beq.n	80016d6 <HAL_UART_IRQHandler+0x9e>
        if (huart->RxISR != NULL)
 80016cc:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d001      	beq.n	80016d6 <HAL_UART_IRQHandler+0x9e>
          huart->RxISR(huart);
 80016d2:	0020      	movs	r0, r4
 80016d4:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80016d6:	6823      	ldr	r3, [r4, #0]
      errorcode = huart->ErrorCode;
 80016d8:	6fe5      	ldr	r5, [r4, #124]	; 0x7c
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80016da:	689b      	ldr	r3, [r3, #8]
        UART_EndRxTransfer(huart);
 80016dc:	0020      	movs	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80016de:	065b      	lsls	r3, r3, #25
 80016e0:	d402      	bmi.n	80016e8 <HAL_UART_IRQHandler+0xb0>
          ((errorcode & HAL_UART_ERROR_ORE) != 0U))
 80016e2:	2308      	movs	r3, #8
 80016e4:	401d      	ands	r5, r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80016e6:	d01a      	beq.n	800171e <HAL_UART_IRQHandler+0xe6>
        UART_EndRxTransfer(huart);
 80016e8:	f7ff ff92 	bl	8001610 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80016ec:	2140      	movs	r1, #64	; 0x40
 80016ee:	6823      	ldr	r3, [r4, #0]
 80016f0:	689a      	ldr	r2, [r3, #8]
 80016f2:	420a      	tst	r2, r1
 80016f4:	d00f      	beq.n	8001716 <HAL_UART_IRQHandler+0xde>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80016f6:	689a      	ldr	r2, [r3, #8]
          if (huart->hdmarx != NULL)
 80016f8:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80016fa:	438a      	bics	r2, r1
 80016fc:	609a      	str	r2, [r3, #8]
          if (huart->hdmarx != NULL)
 80016fe:	2800      	cmp	r0, #0
 8001700:	d009      	beq.n	8001716 <HAL_UART_IRQHandler+0xde>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001702:	4b1a      	ldr	r3, [pc, #104]	; (800176c <HAL_UART_IRQHandler+0x134>)
 8001704:	6383      	str	r3, [r0, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001706:	f7fe ff47 	bl	8000598 <HAL_DMA_Abort_IT>
 800170a:	2800      	cmp	r0, #0
 800170c:	d002      	beq.n	8001714 <HAL_UART_IRQHandler+0xdc>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800170e:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8001710:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8001712:	4798      	blx	r3
}
 8001714:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            HAL_UART_ErrorCallback(huart);
 8001716:	0020      	movs	r0, r4
 8001718:	f7ff ff8d 	bl	8001636 <HAL_UART_ErrorCallback>
 800171c:	e7fa      	b.n	8001714 <HAL_UART_IRQHandler+0xdc>
        HAL_UART_ErrorCallback(huart);
 800171e:	f7ff ff8a 	bl	8001636 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001722:	67e5      	str	r5, [r4, #124]	; 0x7c
 8001724:	e7f6      	b.n	8001714 <HAL_UART_IRQHandler+0xdc>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8001726:	2180      	movs	r1, #128	; 0x80
 8001728:	0349      	lsls	r1, r1, #13
 800172a:	420a      	tst	r2, r1
 800172c:	d006      	beq.n	800173c <HAL_UART_IRQHandler+0x104>
 800172e:	0275      	lsls	r5, r6, #9
 8001730:	d504      	bpl.n	800173c <HAL_UART_IRQHandler+0x104>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8001732:	6219      	str	r1, [r3, #32]
    HAL_UARTEx_WakeupCallback(huart);
 8001734:	0020      	movs	r0, r4
 8001736:	f000 fa51 	bl	8001bdc <HAL_UARTEx_WakeupCallback>
    return;
 800173a:	e7eb      	b.n	8001714 <HAL_UART_IRQHandler+0xdc>
  if (((isrflags & USART_ISR_TXE) != 0U)
 800173c:	2180      	movs	r1, #128	; 0x80
 800173e:	420a      	tst	r2, r1
 8001740:	d003      	beq.n	800174a <HAL_UART_IRQHandler+0x112>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8001742:	4208      	tst	r0, r1
 8001744:	d001      	beq.n	800174a <HAL_UART_IRQHandler+0x112>
    if (huart->TxISR != NULL)
 8001746:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001748:	e785      	b.n	8001656 <HAL_UART_IRQHandler+0x1e>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800174a:	2140      	movs	r1, #64	; 0x40
 800174c:	420a      	tst	r2, r1
 800174e:	d0e1      	beq.n	8001714 <HAL_UART_IRQHandler+0xdc>
 8001750:	4208      	tst	r0, r1
 8001752:	d0df      	beq.n	8001714 <HAL_UART_IRQHandler+0xdc>
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8001754:	681a      	ldr	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8001756:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8001758:	438a      	bics	r2, r1
 800175a:	601a      	str	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 800175c:	2320      	movs	r3, #32
 800175e:	6763      	str	r3, [r4, #116]	; 0x74
  huart->TxISR = NULL;
 8001760:	2300      	movs	r3, #0
 8001762:	6663      	str	r3, [r4, #100]	; 0x64
  HAL_UART_TxCpltCallback(huart);
 8001764:	f7ff ff66 	bl	8001634 <HAL_UART_TxCpltCallback>
 8001768:	e7d4      	b.n	8001714 <HAL_UART_IRQHandler+0xdc>
 800176a:	46c0      	nop			; (mov r8, r8)
 800176c:	08001771 	.word	0x08001771

08001770 <UART_DMAAbortOnError>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8001770:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 8001772:	2300      	movs	r3, #0
 8001774:	0002      	movs	r2, r0
{
 8001776:	b510      	push	{r4, lr}
  huart->RxXferCount = 0U;
 8001778:	325a      	adds	r2, #90	; 0x5a
 800177a:	8013      	strh	r3, [r2, #0]
  huart->TxXferCount = 0U;
 800177c:	3a08      	subs	r2, #8
 800177e:	8013      	strh	r3, [r2, #0]
  HAL_UART_ErrorCallback(huart);
 8001780:	f7ff ff59 	bl	8001636 <HAL_UART_ErrorCallback>
}
 8001784:	bd10      	pop	{r4, pc}
	...

08001788 <UART_SetConfig>:
{
 8001788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800178a:	0004      	movs	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800178c:	6925      	ldr	r5, [r4, #16]
 800178e:	68a2      	ldr	r2, [r4, #8]
  if (UART_INSTANCE_LOWPOWER(huart))
 8001790:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001792:	432a      	orrs	r2, r5
 8001794:	6965      	ldr	r5, [r4, #20]
 8001796:	69c1      	ldr	r1, [r0, #28]
 8001798:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800179a:	6818      	ldr	r0, [r3, #0]
 800179c:	4d81      	ldr	r5, [pc, #516]	; (80019a4 <UART_SetConfig+0x21c>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800179e:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80017a0:	4028      	ands	r0, r5
 80017a2:	4302      	orrs	r2, r0
 80017a4:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80017a6:	685a      	ldr	r2, [r3, #4]
 80017a8:	487f      	ldr	r0, [pc, #508]	; (80019a8 <UART_SetConfig+0x220>)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80017aa:	4d80      	ldr	r5, [pc, #512]	; (80019ac <UART_SetConfig+0x224>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80017ac:	4002      	ands	r2, r0
 80017ae:	68e0      	ldr	r0, [r4, #12]
 80017b0:	4302      	orrs	r2, r0
 80017b2:	605a      	str	r2, [r3, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80017b4:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80017b6:	42ab      	cmp	r3, r5
 80017b8:	d001      	beq.n	80017be <UART_SetConfig+0x36>
    tmpreg |= huart->Init.OneBitSampling;
 80017ba:	6a22      	ldr	r2, [r4, #32]
 80017bc:	4310      	orrs	r0, r2
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80017be:	689a      	ldr	r2, [r3, #8]
 80017c0:	4e7b      	ldr	r6, [pc, #492]	; (80019b0 <UART_SetConfig+0x228>)
 80017c2:	4032      	ands	r2, r6
 80017c4:	4302      	orrs	r2, r0
 80017c6:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 80017c8:	4a7a      	ldr	r2, [pc, #488]	; (80019b4 <UART_SetConfig+0x22c>)
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d113      	bne.n	80017f6 <UART_SetConfig+0x6e>
 80017ce:	2203      	movs	r2, #3
 80017d0:	4b79      	ldr	r3, [pc, #484]	; (80019b8 <UART_SetConfig+0x230>)
 80017d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017d4:	4013      	ands	r3, r2
 80017d6:	4a79      	ldr	r2, [pc, #484]	; (80019bc <UART_SetConfig+0x234>)
 80017d8:	5cd0      	ldrb	r0, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80017da:	2380      	movs	r3, #128	; 0x80
 80017dc:	021b      	lsls	r3, r3, #8
 80017de:	4299      	cmp	r1, r3
 80017e0:	d100      	bne.n	80017e4 <UART_SetConfig+0x5c>
 80017e2:	e0d1      	b.n	8001988 <UART_SetConfig+0x200>
    switch (clocksource)
 80017e4:	2808      	cmp	r0, #8
 80017e6:	d826      	bhi.n	8001836 <UART_SetConfig+0xae>
 80017e8:	f7fe fc8e 	bl	8000108 <__gnu_thumb1_case_uqi>
 80017ec:	259996c0 	.word	0x259996c0
 80017f0:	252525b4 	.word	0x252525b4
 80017f4:	b7          	.byte	0xb7
 80017f5:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 80017f6:	4a72      	ldr	r2, [pc, #456]	; (80019c0 <UART_SetConfig+0x238>)
 80017f8:	4293      	cmp	r3, r2
 80017fa:	d105      	bne.n	8001808 <UART_SetConfig+0x80>
 80017fc:	220c      	movs	r2, #12
 80017fe:	4b6e      	ldr	r3, [pc, #440]	; (80019b8 <UART_SetConfig+0x230>)
 8001800:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001802:	4013      	ands	r3, r2
 8001804:	4a6f      	ldr	r2, [pc, #444]	; (80019c4 <UART_SetConfig+0x23c>)
 8001806:	e7e7      	b.n	80017d8 <UART_SetConfig+0x50>
 8001808:	4a6f      	ldr	r2, [pc, #444]	; (80019c8 <UART_SetConfig+0x240>)
 800180a:	4293      	cmp	r3, r2
 800180c:	d100      	bne.n	8001810 <UART_SetConfig+0x88>
 800180e:	e0a9      	b.n	8001964 <UART_SetConfig+0x1dc>
 8001810:	4a6e      	ldr	r2, [pc, #440]	; (80019cc <UART_SetConfig+0x244>)
 8001812:	4293      	cmp	r3, r2
 8001814:	d100      	bne.n	8001818 <UART_SetConfig+0x90>
 8001816:	e0a5      	b.n	8001964 <UART_SetConfig+0x1dc>
 8001818:	42ab      	cmp	r3, r5
 800181a:	d000      	beq.n	800181e <UART_SetConfig+0x96>
 800181c:	e0ad      	b.n	800197a <UART_SetConfig+0x1f2>
 800181e:	21c0      	movs	r1, #192	; 0xc0
 8001820:	2080      	movs	r0, #128	; 0x80
 8001822:	4a65      	ldr	r2, [pc, #404]	; (80019b8 <UART_SetConfig+0x230>)
 8001824:	0109      	lsls	r1, r1, #4
 8001826:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8001828:	00c0      	lsls	r0, r0, #3
 800182a:	400b      	ands	r3, r1
 800182c:	4283      	cmp	r3, r0
 800182e:	d038      	beq.n	80018a2 <UART_SetConfig+0x11a>
 8001830:	d803      	bhi.n	800183a <UART_SetConfig+0xb2>
 8001832:	2b00      	cmp	r3, #0
 8001834:	d00a      	beq.n	800184c <UART_SetConfig+0xc4>
        ret = HAL_ERROR;
 8001836:	2501      	movs	r5, #1
 8001838:	e00d      	b.n	8001856 <UART_SetConfig+0xce>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800183a:	2080      	movs	r0, #128	; 0x80
 800183c:	0100      	lsls	r0, r0, #4
 800183e:	4283      	cmp	r3, r0
 8001840:	d00e      	beq.n	8001860 <UART_SetConfig+0xd8>
 8001842:	428b      	cmp	r3, r1
 8001844:	d1f7      	bne.n	8001836 <UART_SetConfig+0xae>
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8001846:	2080      	movs	r0, #128	; 0x80
 8001848:	0200      	lsls	r0, r0, #8
 800184a:	e00d      	b.n	8001868 <UART_SetConfig+0xe0>
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 800184c:	f7ff fb1e 	bl	8000e8c <HAL_RCC_GetPCLK1Freq>
 8001850:	2500      	movs	r5, #0
    if (lpuart_ker_ck_pres != 0U)
 8001852:	42a8      	cmp	r0, r5
 8001854:	d108      	bne.n	8001868 <UART_SetConfig+0xe0>
  huart->RxISR = NULL;
 8001856:	2300      	movs	r3, #0
}
 8001858:	0028      	movs	r0, r5
  huart->RxISR = NULL;
 800185a:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 800185c:	6663      	str	r3, [r4, #100]	; 0x64
}
 800185e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001860:	6813      	ldr	r3, [r2, #0]
 8001862:	06db      	lsls	r3, r3, #27
 8001864:	d520      	bpl.n	80018a8 <UART_SetConfig+0x120>
          lpuart_ker_ck_pres = (uint32_t)(HSI_VALUE >> 2U);
 8001866:	485a      	ldr	r0, [pc, #360]	; (80019d0 <UART_SetConfig+0x248>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8001868:	2203      	movs	r2, #3
 800186a:	6863      	ldr	r3, [r4, #4]
 800186c:	435a      	muls	r2, r3
 800186e:	4282      	cmp	r2, r0
 8001870:	d8e1      	bhi.n	8001836 <UART_SetConfig+0xae>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8001872:	031a      	lsls	r2, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8001874:	4282      	cmp	r2, r0
 8001876:	d3de      	bcc.n	8001836 <UART_SetConfig+0xae>
        usartdiv = (uint32_t)(UART_DIV_LPUART(lpuart_ker_ck_pres, huart->Init.BaudRate));
 8001878:	2700      	movs	r7, #0
 800187a:	0e02      	lsrs	r2, r0, #24
 800187c:	0201      	lsls	r1, r0, #8
 800187e:	085e      	lsrs	r6, r3, #1
 8001880:	1989      	adds	r1, r1, r6
 8001882:	417a      	adcs	r2, r7
 8001884:	0008      	movs	r0, r1
 8001886:	0011      	movs	r1, r2
 8001888:	001a      	movs	r2, r3
 800188a:	003b      	movs	r3, r7
 800188c:	f7fe fcdc 	bl	8000248 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8001890:	4b50      	ldr	r3, [pc, #320]	; (80019d4 <UART_SetConfig+0x24c>)
 8001892:	18c2      	adds	r2, r0, r3
 8001894:	4b50      	ldr	r3, [pc, #320]	; (80019d8 <UART_SetConfig+0x250>)
 8001896:	429a      	cmp	r2, r3
 8001898:	d8cd      	bhi.n	8001836 <UART_SetConfig+0xae>
          huart->Instance->BRR = usartdiv;
 800189a:	6823      	ldr	r3, [r4, #0]
 800189c:	003d      	movs	r5, r7
 800189e:	60d8      	str	r0, [r3, #12]
 80018a0:	e7d9      	b.n	8001856 <UART_SetConfig+0xce>
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 80018a2:	f7fe ff73 	bl	800078c <HAL_RCC_GetSysClockFreq>
        break;
 80018a6:	e7d3      	b.n	8001850 <UART_SetConfig+0xc8>
          lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 80018a8:	484c      	ldr	r0, [pc, #304]	; (80019dc <UART_SetConfig+0x254>)
 80018aa:	e7dd      	b.n	8001868 <UART_SetConfig+0xe0>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80018ac:	f7ff faee 	bl	8000e8c <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80018b0:	6863      	ldr	r3, [r4, #4]
 80018b2:	0040      	lsls	r0, r0, #1
 80018b4:	085b      	lsrs	r3, r3, #1
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80018b6:	18c0      	adds	r0, r0, r3
 80018b8:	6861      	ldr	r1, [r4, #4]
 80018ba:	e00b      	b.n	80018d4 <UART_SetConfig+0x14c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80018bc:	f7ff faf6 	bl	8000eac <HAL_RCC_GetPCLK2Freq>
 80018c0:	e7f6      	b.n	80018b0 <UART_SetConfig+0x128>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80018c2:	2510      	movs	r5, #16
 80018c4:	4b3c      	ldr	r3, [pc, #240]	; (80019b8 <UART_SetConfig+0x230>)
 80018c6:	6861      	ldr	r1, [r4, #4]
 80018c8:	681a      	ldr	r2, [r3, #0]
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> 2U), huart->Init.BaudRate));
 80018ca:	0848      	lsrs	r0, r1, #1
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80018cc:	4015      	ands	r5, r2
 80018ce:	d006      	beq.n	80018de <UART_SetConfig+0x156>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> 2U), huart->Init.BaudRate));
 80018d0:	4b43      	ldr	r3, [pc, #268]	; (80019e0 <UART_SetConfig+0x258>)
 80018d2:	18c0      	adds	r0, r0, r3
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80018d4:	f7fe fc2c 	bl	8000130 <__udivsi3>
  HAL_StatusTypeDef ret               = HAL_OK;
 80018d8:	2500      	movs	r5, #0
 80018da:	b283      	uxth	r3, r0
        break;
 80018dc:	e004      	b.n	80018e8 <UART_SetConfig+0x160>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80018de:	4b41      	ldr	r3, [pc, #260]	; (80019e4 <UART_SetConfig+0x25c>)
 80018e0:	18c0      	adds	r0, r0, r3
 80018e2:	f7fe fc25 	bl	8000130 <__udivsi3>
 80018e6:	b283      	uxth	r3, r0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80018e8:	0019      	movs	r1, r3
 80018ea:	483f      	ldr	r0, [pc, #252]	; (80019e8 <UART_SetConfig+0x260>)
 80018ec:	3910      	subs	r1, #16
 80018ee:	4281      	cmp	r1, r0
 80018f0:	d8a1      	bhi.n	8001836 <UART_SetConfig+0xae>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80018f2:	210f      	movs	r1, #15
 80018f4:	0018      	movs	r0, r3
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80018f6:	071b      	lsls	r3, r3, #28
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80018f8:	4388      	bics	r0, r1
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80018fa:	0f5b      	lsrs	r3, r3, #29
      huart->Instance->BRR = brrtemp;
 80018fc:	6821      	ldr	r1, [r4, #0]
 80018fe:	4303      	orrs	r3, r0
      huart->Instance->BRR = usartdiv;
 8001900:	60cb      	str	r3, [r1, #12]
 8001902:	e7a8      	b.n	8001856 <UART_SetConfig+0xce>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001904:	f7fe ff42 	bl	800078c <HAL_RCC_GetSysClockFreq>
 8001908:	e7d2      	b.n	80018b0 <UART_SetConfig+0x128>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800190a:	6863      	ldr	r3, [r4, #4]
 800190c:	0858      	lsrs	r0, r3, #1
 800190e:	2380      	movs	r3, #128	; 0x80
 8001910:	025b      	lsls	r3, r3, #9
 8001912:	e7d0      	b.n	80018b6 <UART_SetConfig+0x12e>
  uint32_t usartdiv                   = 0x00000000U;
 8001914:	2300      	movs	r3, #0
 8001916:	e7e7      	b.n	80018e8 <UART_SetConfig+0x160>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001918:	f7ff fac8 	bl	8000eac <HAL_RCC_GetPCLK2Freq>
 800191c:	e028      	b.n	8001970 <UART_SetConfig+0x1e8>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800191e:	2510      	movs	r5, #16
 8001920:	4b25      	ldr	r3, [pc, #148]	; (80019b8 <UART_SetConfig+0x230>)
 8001922:	6861      	ldr	r1, [r4, #4]
 8001924:	681a      	ldr	r2, [r3, #0]
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8001926:	0848      	lsrs	r0, r1, #1
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001928:	4015      	ands	r5, r2
 800192a:	d006      	beq.n	800193a <UART_SetConfig+0x1b2>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> 2U), huart->Init.BaudRate));
 800192c:	4b28      	ldr	r3, [pc, #160]	; (80019d0 <UART_SetConfig+0x248>)
 800192e:	18c0      	adds	r0, r0, r3
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001930:	f7fe fbfe 	bl	8000130 <__udivsi3>
  HAL_StatusTypeDef ret               = HAL_OK;
 8001934:	2500      	movs	r5, #0
 8001936:	b283      	uxth	r3, r0
        break;
 8001938:	e004      	b.n	8001944 <UART_SetConfig+0x1bc>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800193a:	4b28      	ldr	r3, [pc, #160]	; (80019dc <UART_SetConfig+0x254>)
 800193c:	18c0      	adds	r0, r0, r3
 800193e:	f7fe fbf7 	bl	8000130 <__udivsi3>
 8001942:	b283      	uxth	r3, r0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001944:	0019      	movs	r1, r3
 8001946:	4828      	ldr	r0, [pc, #160]	; (80019e8 <UART_SetConfig+0x260>)
 8001948:	3910      	subs	r1, #16
 800194a:	4281      	cmp	r1, r0
 800194c:	d900      	bls.n	8001950 <UART_SetConfig+0x1c8>
 800194e:	e772      	b.n	8001836 <UART_SetConfig+0xae>
      huart->Instance->BRR = usartdiv;
 8001950:	6821      	ldr	r1, [r4, #0]
 8001952:	e7d5      	b.n	8001900 <UART_SetConfig+0x178>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001954:	f7fe ff1a 	bl	800078c <HAL_RCC_GetSysClockFreq>
 8001958:	e00a      	b.n	8001970 <UART_SetConfig+0x1e8>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800195a:	6863      	ldr	r3, [r4, #4]
 800195c:	0858      	lsrs	r0, r3, #1
 800195e:	2380      	movs	r3, #128	; 0x80
 8001960:	021b      	lsls	r3, r3, #8
 8001962:	e007      	b.n	8001974 <UART_SetConfig+0x1ec>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001964:	2380      	movs	r3, #128	; 0x80
 8001966:	021b      	lsls	r3, r3, #8
 8001968:	4299      	cmp	r1, r3
 800196a:	d09f      	beq.n	80018ac <UART_SetConfig+0x124>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800196c:	f7ff fa8e 	bl	8000e8c <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001970:	6863      	ldr	r3, [r4, #4]
 8001972:	085b      	lsrs	r3, r3, #1
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001974:	18c0      	adds	r0, r0, r3
 8001976:	6861      	ldr	r1, [r4, #4]
 8001978:	e7da      	b.n	8001930 <UART_SetConfig+0x1a8>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800197a:	2380      	movs	r3, #128	; 0x80
        ret = HAL_ERROR;
 800197c:	2501      	movs	r5, #1
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800197e:	021b      	lsls	r3, r3, #8
 8001980:	4299      	cmp	r1, r3
 8001982:	d0c7      	beq.n	8001914 <UART_SetConfig+0x18c>
  uint32_t usartdiv                   = 0x00000000U;
 8001984:	2300      	movs	r3, #0
 8001986:	e7dd      	b.n	8001944 <UART_SetConfig+0x1bc>
    switch (clocksource)
 8001988:	2808      	cmp	r0, #8
 800198a:	d900      	bls.n	800198e <UART_SetConfig+0x206>
 800198c:	e753      	b.n	8001836 <UART_SetConfig+0xae>
 800198e:	f7fe fbc5 	bl	800011c <__gnu_thumb1_case_shi>
 8001992:	ff8d      	.short	0xff8d
 8001994:	ff98ff95 	.word	0xff98ff95
 8001998:	ffb9ff52 	.word	0xffb9ff52
 800199c:	ff52ff52 	.word	0xff52ff52
 80019a0:	ffbcff52 	.word	0xffbcff52
 80019a4:	efff69f3 	.word	0xefff69f3
 80019a8:	ffffcfff 	.word	0xffffcfff
 80019ac:	40004800 	.word	0x40004800
 80019b0:	fffff4ff 	.word	0xfffff4ff
 80019b4:	40013800 	.word	0x40013800
 80019b8:	40021000 	.word	0x40021000
 80019bc:	08002218 	.word	0x08002218
 80019c0:	40004400 	.word	0x40004400
 80019c4:	0800221c 	.word	0x0800221c
 80019c8:	40004c00 	.word	0x40004c00
 80019cc:	40005000 	.word	0x40005000
 80019d0:	003d0900 	.word	0x003d0900
 80019d4:	fffffd00 	.word	0xfffffd00
 80019d8:	000ffcff 	.word	0x000ffcff
 80019dc:	00f42400 	.word	0x00f42400
 80019e0:	007a1200 	.word	0x007a1200
 80019e4:	01e84800 	.word	0x01e84800
 80019e8:	0000ffef 	.word	0x0000ffef

080019ec <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80019ec:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 80019ee:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80019f0:	07da      	lsls	r2, r3, #31
 80019f2:	d506      	bpl.n	8001a02 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80019f4:	6801      	ldr	r1, [r0, #0]
 80019f6:	4c28      	ldr	r4, [pc, #160]	; (8001a98 <UART_AdvFeatureConfig+0xac>)
 80019f8:	684a      	ldr	r2, [r1, #4]
 80019fa:	4022      	ands	r2, r4
 80019fc:	6a84      	ldr	r4, [r0, #40]	; 0x28
 80019fe:	4322      	orrs	r2, r4
 8001a00:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001a02:	079a      	lsls	r2, r3, #30
 8001a04:	d506      	bpl.n	8001a14 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001a06:	6801      	ldr	r1, [r0, #0]
 8001a08:	4c24      	ldr	r4, [pc, #144]	; (8001a9c <UART_AdvFeatureConfig+0xb0>)
 8001a0a:	684a      	ldr	r2, [r1, #4]
 8001a0c:	4022      	ands	r2, r4
 8001a0e:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8001a10:	4322      	orrs	r2, r4
 8001a12:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001a14:	075a      	lsls	r2, r3, #29
 8001a16:	d506      	bpl.n	8001a26 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001a18:	6801      	ldr	r1, [r0, #0]
 8001a1a:	4c21      	ldr	r4, [pc, #132]	; (8001aa0 <UART_AdvFeatureConfig+0xb4>)
 8001a1c:	684a      	ldr	r2, [r1, #4]
 8001a1e:	4022      	ands	r2, r4
 8001a20:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8001a22:	4322      	orrs	r2, r4
 8001a24:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001a26:	071a      	lsls	r2, r3, #28
 8001a28:	d506      	bpl.n	8001a38 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001a2a:	6801      	ldr	r1, [r0, #0]
 8001a2c:	4c1d      	ldr	r4, [pc, #116]	; (8001aa4 <UART_AdvFeatureConfig+0xb8>)
 8001a2e:	684a      	ldr	r2, [r1, #4]
 8001a30:	4022      	ands	r2, r4
 8001a32:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8001a34:	4322      	orrs	r2, r4
 8001a36:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001a38:	06da      	lsls	r2, r3, #27
 8001a3a:	d506      	bpl.n	8001a4a <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001a3c:	6801      	ldr	r1, [r0, #0]
 8001a3e:	4c1a      	ldr	r4, [pc, #104]	; (8001aa8 <UART_AdvFeatureConfig+0xbc>)
 8001a40:	688a      	ldr	r2, [r1, #8]
 8001a42:	4022      	ands	r2, r4
 8001a44:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8001a46:	4322      	orrs	r2, r4
 8001a48:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001a4a:	069a      	lsls	r2, r3, #26
 8001a4c:	d506      	bpl.n	8001a5c <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001a4e:	6801      	ldr	r1, [r0, #0]
 8001a50:	4c16      	ldr	r4, [pc, #88]	; (8001aac <UART_AdvFeatureConfig+0xc0>)
 8001a52:	688a      	ldr	r2, [r1, #8]
 8001a54:	4022      	ands	r2, r4
 8001a56:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8001a58:	4322      	orrs	r2, r4
 8001a5a:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001a5c:	065a      	lsls	r2, r3, #25
 8001a5e:	d510      	bpl.n	8001a82 <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001a60:	6801      	ldr	r1, [r0, #0]
 8001a62:	4d13      	ldr	r5, [pc, #76]	; (8001ab0 <UART_AdvFeatureConfig+0xc4>)
 8001a64:	684a      	ldr	r2, [r1, #4]
 8001a66:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8001a68:	402a      	ands	r2, r5
 8001a6a:	4322      	orrs	r2, r4
 8001a6c:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001a6e:	2280      	movs	r2, #128	; 0x80
 8001a70:	0352      	lsls	r2, r2, #13
 8001a72:	4294      	cmp	r4, r2
 8001a74:	d105      	bne.n	8001a82 <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001a76:	684a      	ldr	r2, [r1, #4]
 8001a78:	4c0e      	ldr	r4, [pc, #56]	; (8001ab4 <UART_AdvFeatureConfig+0xc8>)
 8001a7a:	4022      	ands	r2, r4
 8001a7c:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8001a7e:	4322      	orrs	r2, r4
 8001a80:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001a82:	061b      	lsls	r3, r3, #24
 8001a84:	d506      	bpl.n	8001a94 <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8001a86:	6802      	ldr	r2, [r0, #0]
 8001a88:	490b      	ldr	r1, [pc, #44]	; (8001ab8 <UART_AdvFeatureConfig+0xcc>)
 8001a8a:	6853      	ldr	r3, [r2, #4]
 8001a8c:	400b      	ands	r3, r1
 8001a8e:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8001a90:	430b      	orrs	r3, r1
 8001a92:	6053      	str	r3, [r2, #4]
}
 8001a94:	bd30      	pop	{r4, r5, pc}
 8001a96:	46c0      	nop			; (mov r8, r8)
 8001a98:	fffdffff 	.word	0xfffdffff
 8001a9c:	fffeffff 	.word	0xfffeffff
 8001aa0:	fffbffff 	.word	0xfffbffff
 8001aa4:	ffff7fff 	.word	0xffff7fff
 8001aa8:	ffffefff 	.word	0xffffefff
 8001aac:	ffffdfff 	.word	0xffffdfff
 8001ab0:	ffefffff 	.word	0xffefffff
 8001ab4:	ff9fffff 	.word	0xff9fffff
 8001ab8:	fff7ffff 	.word	0xfff7ffff

08001abc <UART_WaitOnFlagUntilTimeout>:
{
 8001abc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001abe:	0004      	movs	r4, r0
 8001ac0:	000e      	movs	r6, r1
 8001ac2:	0015      	movs	r5, r2
 8001ac4:	001f      	movs	r7, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001ac6:	6822      	ldr	r2, [r4, #0]
 8001ac8:	69d3      	ldr	r3, [r2, #28]
 8001aca:	4033      	ands	r3, r6
 8001acc:	1b9b      	subs	r3, r3, r6
 8001ace:	4259      	negs	r1, r3
 8001ad0:	414b      	adcs	r3, r1
 8001ad2:	42ab      	cmp	r3, r5
 8001ad4:	d001      	beq.n	8001ada <UART_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 8001ad6:	2000      	movs	r0, #0
 8001ad8:	e01b      	b.n	8001b12 <UART_WaitOnFlagUntilTimeout+0x56>
    if (Timeout != HAL_MAX_DELAY)
 8001ada:	9b06      	ldr	r3, [sp, #24]
 8001adc:	3301      	adds	r3, #1
 8001ade:	d0f3      	beq.n	8001ac8 <UART_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001ae0:	f7fe fcf0 	bl	80004c4 <HAL_GetTick>
 8001ae4:	9b06      	ldr	r3, [sp, #24]
 8001ae6:	1bc0      	subs	r0, r0, r7
 8001ae8:	4283      	cmp	r3, r0
 8001aea:	d301      	bcc.n	8001af0 <UART_WaitOnFlagUntilTimeout+0x34>
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d1ea      	bne.n	8001ac6 <UART_WaitOnFlagUntilTimeout+0xa>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001af0:	6823      	ldr	r3, [r4, #0]
 8001af2:	4908      	ldr	r1, [pc, #32]	; (8001b14 <UART_WaitOnFlagUntilTimeout+0x58>)
 8001af4:	681a      	ldr	r2, [r3, #0]
        __HAL_UNLOCK(huart);
 8001af6:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001af8:	400a      	ands	r2, r1
 8001afa:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001afc:	689a      	ldr	r2, [r3, #8]
 8001afe:	31a3      	adds	r1, #163	; 0xa3
 8001b00:	31ff      	adds	r1, #255	; 0xff
 8001b02:	438a      	bics	r2, r1
 8001b04:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8001b06:	2320      	movs	r3, #32
 8001b08:	6763      	str	r3, [r4, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8001b0a:	67a3      	str	r3, [r4, #120]	; 0x78
        __HAL_UNLOCK(huart);
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	3470      	adds	r4, #112	; 0x70
 8001b10:	7023      	strb	r3, [r4, #0]
}
 8001b12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001b14:	fffffe5f 	.word	0xfffffe5f

08001b18 <UART_CheckIdleState>:
{
 8001b18:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b1a:	2600      	movs	r6, #0
{
 8001b1c:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b1e:	67c6      	str	r6, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 8001b20:	f7fe fcd0 	bl	80004c4 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001b24:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8001b26:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	071b      	lsls	r3, r3, #28
 8001b2c:	d415      	bmi.n	8001b5a <UART_CheckIdleState+0x42>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8001b2e:	6823      	ldr	r3, [r4, #0]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	075b      	lsls	r3, r3, #29
 8001b34:	d50a      	bpl.n	8001b4c <UART_CheckIdleState+0x34>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001b36:	2180      	movs	r1, #128	; 0x80
 8001b38:	4b0e      	ldr	r3, [pc, #56]	; (8001b74 <UART_CheckIdleState+0x5c>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	9300      	str	r3, [sp, #0]
 8001b3e:	03c9      	lsls	r1, r1, #15
 8001b40:	002b      	movs	r3, r5
 8001b42:	0020      	movs	r0, r4
 8001b44:	f7ff ffba 	bl	8001abc <UART_WaitOnFlagUntilTimeout>
 8001b48:	2800      	cmp	r0, #0
 8001b4a:	d111      	bne.n	8001b70 <UART_CheckIdleState+0x58>
  huart->gState = HAL_UART_STATE_READY;
 8001b4c:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8001b4e:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8001b50:	6763      	str	r3, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8001b52:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UNLOCK(huart);
 8001b54:	3470      	adds	r4, #112	; 0x70
 8001b56:	7020      	strb	r0, [r4, #0]
  return HAL_OK;
 8001b58:	e00b      	b.n	8001b72 <UART_CheckIdleState+0x5a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001b5a:	2180      	movs	r1, #128	; 0x80
 8001b5c:	4b05      	ldr	r3, [pc, #20]	; (8001b74 <UART_CheckIdleState+0x5c>)
 8001b5e:	0032      	movs	r2, r6
 8001b60:	9300      	str	r3, [sp, #0]
 8001b62:	0389      	lsls	r1, r1, #14
 8001b64:	0003      	movs	r3, r0
 8001b66:	0020      	movs	r0, r4
 8001b68:	f7ff ffa8 	bl	8001abc <UART_WaitOnFlagUntilTimeout>
 8001b6c:	2800      	cmp	r0, #0
 8001b6e:	d0de      	beq.n	8001b2e <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 8001b70:	2003      	movs	r0, #3
}
 8001b72:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 8001b74:	01ffffff 	.word	0x01ffffff

08001b78 <HAL_UART_Init>:
{
 8001b78:	b510      	push	{r4, lr}
 8001b7a:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 8001b7c:	d101      	bne.n	8001b82 <HAL_UART_Init+0xa>
    return HAL_ERROR;
 8001b7e:	2001      	movs	r0, #1
}
 8001b80:	bd10      	pop	{r4, pc}
  if (huart->gState == HAL_UART_STATE_RESET)
 8001b82:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d104      	bne.n	8001b92 <HAL_UART_Init+0x1a>
    huart->Lock = HAL_UNLOCKED;
 8001b88:	0002      	movs	r2, r0
 8001b8a:	3270      	adds	r2, #112	; 0x70
 8001b8c:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 8001b8e:	f000 faab 	bl	80020e8 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8001b92:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8001b94:	2101      	movs	r1, #1
 8001b96:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001b98:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 8001b9a:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001b9c:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 8001b9e:	438b      	bics	r3, r1
 8001ba0:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001ba2:	f7ff fdf1 	bl	8001788 <UART_SetConfig>
 8001ba6:	2801      	cmp	r0, #1
 8001ba8:	d0e9      	beq.n	8001b7e <HAL_UART_Init+0x6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001baa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d002      	beq.n	8001bb6 <HAL_UART_Init+0x3e>
    UART_AdvFeatureConfig(huart);
 8001bb0:	0020      	movs	r0, r4
 8001bb2:	f7ff ff1b 	bl	80019ec <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001bb6:	6823      	ldr	r3, [r4, #0]
 8001bb8:	4907      	ldr	r1, [pc, #28]	; (8001bd8 <HAL_UART_Init+0x60>)
 8001bba:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 8001bbc:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001bbe:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001bc0:	212a      	movs	r1, #42	; 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001bc2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001bc4:	689a      	ldr	r2, [r3, #8]
 8001bc6:	438a      	bics	r2, r1
 8001bc8:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8001bca:	2201      	movs	r2, #1
 8001bcc:	6819      	ldr	r1, [r3, #0]
 8001bce:	430a      	orrs	r2, r1
 8001bd0:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8001bd2:	f7ff ffa1 	bl	8001b18 <UART_CheckIdleState>
 8001bd6:	e7d3      	b.n	8001b80 <HAL_UART_Init+0x8>
 8001bd8:	ffffb7ff 	.word	0xffffb7ff

08001bdc <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8001bdc:	4770      	bx	lr
	...

08001be0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001be0:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001be2:	2501      	movs	r5, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001be4:	2602      	movs	r6, #2
{
 8001be6:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001be8:	2214      	movs	r2, #20
 8001bea:	2100      	movs	r1, #0
 8001bec:	a805      	add	r0, sp, #20
 8001bee:	f000 faff 	bl	80021f0 <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bf2:	2004      	movs	r0, #4
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bf4:	4b38      	ldr	r3, [pc, #224]	; (8001cd8 <MX_GPIO_Init+0xf8>)
  __HAL_RCC_GPIOH_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RADIO_NSS_Pin|RADIO_TCXO_VCC_Pin|RADIO_ANT_SWITCH_RX_Pin, GPIO_PIN_RESET);
 8001bf6:	4c39      	ldr	r4, [pc, #228]	; (8001cdc <MX_GPIO_Init+0xfc>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bf8:	6ada      	ldr	r2, [r3, #44]	; 0x2c

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8001bfa:	4f39      	ldr	r7, [pc, #228]	; (8001ce0 <MX_GPIO_Init+0x100>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bfc:	432a      	orrs	r2, r5
 8001bfe:	62da      	str	r2, [r3, #44]	; 0x2c
 8001c00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c02:	402a      	ands	r2, r5
 8001c04:	9201      	str	r2, [sp, #4]
 8001c06:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c0a:	4332      	orrs	r2, r6
 8001c0c:	62da      	str	r2, [r3, #44]	; 0x2c
 8001c0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c10:	4032      	ands	r2, r6
 8001c12:	9202      	str	r2, [sp, #8]
 8001c14:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c16:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001c18:	4301      	orrs	r1, r0
 8001c1a:	62d9      	str	r1, [r3, #44]	; 0x2c
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001c1c:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c20:	4002      	ands	r2, r0
  HAL_GPIO_WritePin(GPIOA, RADIO_NSS_Pin|RADIO_TCXO_VCC_Pin|RADIO_ANT_SWITCH_RX_Pin, GPIO_PIN_RESET);
 8001c22:	20a0      	movs	r0, #160	; 0xa0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c24:	9203      	str	r2, [sp, #12]
 8001c26:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001c28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  HAL_GPIO_WritePin(GPIOA, RADIO_NSS_Pin|RADIO_TCXO_VCC_Pin|RADIO_ANT_SWITCH_RX_Pin, GPIO_PIN_RESET);
 8001c2a:	05c0      	lsls	r0, r0, #23
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001c2c:	430a      	orrs	r2, r1
 8001c2e:	62da      	str	r2, [r3, #44]	; 0x2c
 8001c30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  HAL_GPIO_WritePin(GPIOA, RADIO_NSS_Pin|RADIO_TCXO_VCC_Pin|RADIO_ANT_SWITCH_RX_Pin, GPIO_PIN_RESET);
 8001c32:	2200      	movs	r2, #0
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001c34:	400b      	ands	r3, r1
 8001c36:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOA, RADIO_NSS_Pin|RADIO_TCXO_VCC_Pin|RADIO_ANT_SWITCH_RX_Pin, GPIO_PIN_RESET);
 8001c38:	0021      	movs	r1, r4
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001c3a:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOA, RADIO_NSS_Pin|RADIO_TCXO_VCC_Pin|RADIO_ANT_SWITCH_RX_Pin, GPIO_PIN_RESET);
 8001c3c:	f7fe fd8e 	bl	800075c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8001c40:	0038      	movs	r0, r7
 8001c42:	2200      	movs	r2, #0
 8001c44:	2140      	movs	r1, #64	; 0x40
 8001c46:	f7fe fd89 	bl	800075c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, RADIO_ANT_SWITCH_TX_BOOST_Pin|RADIO_RESET_Pin|RADIO_ANT_SWITCH_TX_RFO_Pin, GPIO_PIN_RESET);
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	2107      	movs	r1, #7
 8001c4e:	4825      	ldr	r0, [pc, #148]	; (8001ce4 <MX_GPIO_Init+0x104>)
 8001c50:	f7fe fd84 	bl	800075c <HAL_GPIO_WritePin>
  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RADIO_NSS_Pin|RADIO_TCXO_VCC_Pin|RADIO_ANT_SWITCH_RX_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c54:	20a0      	movs	r0, #160	; 0xa0
  GPIO_InitStruct.Pin = RADIO_NSS_Pin|RADIO_TCXO_VCC_Pin|RADIO_ANT_SWITCH_RX_Pin;
 8001c56:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c58:	2400      	movs	r4, #0
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c5a:	a905      	add	r1, sp, #20
 8001c5c:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c5e:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c60:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c62:	9608      	str	r6, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c64:	f7fe fcbe 	bl	80005e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = RADIO_DIO_0_Pin|RADIO_DIO_1_Pin|RADIO_DIO_2_Pin;
 8001c68:	2313      	movs	r3, #19
 8001c6a:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001c6c:	4b1e      	ldr	r3, [pc, #120]	; (8001ce8 <MX_GPIO_Init+0x108>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c6e:	a905      	add	r1, sp, #20
 8001c70:	0038      	movs	r0, r7
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001c72:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c74:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c76:	f7fe fcb5 	bl	80005e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001c7a:	2340      	movs	r3, #64	; 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c7c:	a905      	add	r1, sp, #20
 8001c7e:	0038      	movs	r0, r7
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001c80:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c82:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c84:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c86:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c88:	f7fe fcac 	bl	80005e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RADIO_DIO_3_Pin;
 8001c8c:	2380      	movs	r3, #128	; 0x80
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(RADIO_DIO_3_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RADIO_ANT_SWITCH_TX_BOOST_Pin|RADIO_RESET_Pin|RADIO_ANT_SWITCH_TX_RFO_Pin;
 8001c8e:	2707      	movs	r7, #7
  GPIO_InitStruct.Pin = RADIO_DIO_3_Pin;
 8001c90:	019b      	lsls	r3, r3, #6
 8001c92:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001c94:	4b14      	ldr	r3, [pc, #80]	; (8001ce8 <MX_GPIO_Init+0x108>)
  HAL_GPIO_Init(RADIO_DIO_3_GPIO_Port, &GPIO_InitStruct);
 8001c96:	a905      	add	r1, sp, #20
 8001c98:	4812      	ldr	r0, [pc, #72]	; (8001ce4 <MX_GPIO_Init+0x104>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001c9a:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c9c:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(RADIO_DIO_3_GPIO_Port, &GPIO_InitStruct);
 8001c9e:	f7fe fca1 	bl	80005e4 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ca2:	a905      	add	r1, sp, #20
 8001ca4:	480f      	ldr	r0, [pc, #60]	; (8001ce4 <MX_GPIO_Init+0x104>)
  GPIO_InitStruct.Pin = RADIO_ANT_SWITCH_TX_BOOST_Pin|RADIO_RESET_Pin|RADIO_ANT_SWITCH_TX_RFO_Pin;
 8001ca6:	9705      	str	r7, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ca8:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001caa:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001cac:	9608      	str	r6, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cae:	f7fe fc99 	bl	80005e4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8001cb2:	0022      	movs	r2, r4
 8001cb4:	0021      	movs	r1, r4
 8001cb6:	2005      	movs	r0, #5
 8001cb8:	f7fe fc1a 	bl	80004f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8001cbc:	2005      	movs	r0, #5
 8001cbe:	f7fe fc47 	bl	8000550 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8001cc2:	0022      	movs	r2, r4
 8001cc4:	0021      	movs	r1, r4
 8001cc6:	0038      	movs	r0, r7
 8001cc8:	f7fe fc12 	bl	80004f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8001ccc:	0038      	movs	r0, r7
 8001cce:	f7fe fc3f 	bl	8000550 <HAL_NVIC_EnableIRQ>

}
 8001cd2:	b00b      	add	sp, #44	; 0x2c
 8001cd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001cd6:	46c0      	nop			; (mov r8, r8)
 8001cd8:	40021000 	.word	0x40021000
 8001cdc:	00009002 	.word	0x00009002
 8001ce0:	50000400 	.word	0x50000400
 8001ce4:	50000800 	.word	0x50000800
 8001ce8:	10110000 	.word	0x10110000

08001cec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001cec:	b530      	push	{r4, r5, lr}
 8001cee:	b09d      	sub	sp, #116	; 0x74
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001cf0:	2238      	movs	r2, #56	; 0x38
 8001cf2:	2100      	movs	r1, #0
 8001cf4:	a80e      	add	r0, sp, #56	; 0x38
 8001cf6:	f000 fa7b 	bl	80021f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001cfa:	2214      	movs	r2, #20
 8001cfc:	2100      	movs	r1, #0
 8001cfe:	4668      	mov	r0, sp
 8001d00:	f000 fa76 	bl	80021f0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d04:	2224      	movs	r2, #36	; 0x24
 8001d06:	2100      	movs	r1, #0
 8001d08:	a805      	add	r0, sp, #20
 8001d0a:	f000 fa71 	bl	80021f0 <memset>

  /**Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001d0e:	4919      	ldr	r1, [pc, #100]	; (8001d74 <SystemClock_Config+0x88>)
 8001d10:	4a19      	ldr	r2, [pc, #100]	; (8001d78 <SystemClock_Config+0x8c>)
 8001d12:	680b      	ldr	r3, [r1, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001d14:	2400      	movs	r4, #0
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001d16:	401a      	ands	r2, r3
 8001d18:	2380      	movs	r3, #128	; 0x80
 8001d1a:	011b      	lsls	r3, r3, #4
 8001d1c:	4313      	orrs	r3, r2
 8001d1e:	600b      	str	r3, [r1, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8001d20:	230a      	movs	r3, #10
 8001d22:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001d24:	3306      	adds	r3, #6
 8001d26:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d28:	3b0e      	subs	r3, #14
 8001d2a:	9318      	str	r3, [sp, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_6;
 8001d2c:	2380      	movs	r3, #128	; 0x80
 8001d2e:	031b      	lsls	r3, r3, #12
 8001d30:	931a      	str	r3, [sp, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_3;
 8001d32:	2380      	movs	r3, #128	; 0x80
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001d34:	2501      	movs	r5, #1
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_3;
 8001d36:	041b      	lsls	r3, r3, #16
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d38:	a80e      	add	r0, sp, #56	; 0x38
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_3;
 8001d3a:	931b      	str	r3, [sp, #108]	; 0x6c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001d3c:	9511      	str	r5, [sp, #68]	; 0x44
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001d3e:	9513      	str	r5, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001d40:	9419      	str	r4, [sp, #100]	; 0x64
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d42:	f7fe fd5f 	bl	8000804 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d46:	230f      	movs	r3, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001d48:	0029      	movs	r1, r5
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d4a:	9300      	str	r3, [sp, #0]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001d4c:	4668      	mov	r0, sp
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d4e:	3b0c      	subs	r3, #12
 8001d50:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d52:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001d54:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001d56:	9404      	str	r4, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001d58:	f7fe ffe0 	bl	8000d1c <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_RTC;
 8001d5c:	2322      	movs	r3, #34	; 0x22
 8001d5e:	9305      	str	r3, [sp, #20]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001d60:	2380      	movs	r3, #128	; 0x80
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d62:	a805      	add	r0, sp, #20
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001d64:	029b      	lsls	r3, r3, #10
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001d66:	9408      	str	r4, [sp, #32]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001d68:	9306      	str	r3, [sp, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d6a:	f7ff f8af 	bl	8000ecc <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 8001d6e:	b01d      	add	sp, #116	; 0x74
 8001d70:	bd30      	pop	{r4, r5, pc}
 8001d72:	46c0      	nop			; (mov r8, r8)
 8001d74:	40007000 	.word	0x40007000
 8001d78:	ffffe7ff 	.word	0xffffe7ff

08001d7c <main>:
{
 8001d7c:	b510      	push	{r4, lr}
  HAL_Init();
 8001d7e:	f7fe fb85 	bl	800048c <HAL_Init>
  SystemClock_Config();
 8001d82:	f7ff ffb3 	bl	8001cec <SystemClock_Config>
  MX_GPIO_Init();
 8001d86:	f7ff ff2b 	bl	8001be0 <MX_GPIO_Init>
  MX_RTC_Init();
 8001d8a:	f000 f813 	bl	8001db4 <MX_RTC_Init>
  MX_SPI1_Init();
 8001d8e:	f000 f88d 	bl	8001eac <MX_SPI1_Init>
  MX_SPI2_Init();
 8001d92:	f000 f8ad 	bl	8001ef0 <MX_SPI2_Init>
  MX_USART2_UART_Init();
 8001d96:	f000 f98b 	bl	80020b0 <MX_USART2_UART_Init>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_6);
 8001d9a:	2140      	movs	r1, #64	; 0x40
 8001d9c:	4803      	ldr	r0, [pc, #12]	; (8001dac <main+0x30>)
 8001d9e:	f7fe fce3 	bl	8000768 <HAL_GPIO_TogglePin>
	  HAL_Delay(100);
 8001da2:	2064      	movs	r0, #100	; 0x64
 8001da4:	f7fe fb94 	bl	80004d0 <HAL_Delay>
 8001da8:	e7f7      	b.n	8001d9a <main+0x1e>
 8001daa:	46c0      	nop			; (mov r8, r8)
 8001dac:	50000400 	.word	0x50000400

08001db0 <Error_Handler>:
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001db0:	4770      	bx	lr
	...

08001db4 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001db4:	b5f0      	push	{r4, r5, r6, r7, lr}
  RTC_TimeTypeDef sTime = {0};
  RTC_DateTypeDef sDate = {0};
 8001db6:	2400      	movs	r4, #0
{
 8001db8:	b091      	sub	sp, #68	; 0x44
  RTC_TimeTypeDef sTime = {0};
 8001dba:	af01      	add	r7, sp, #4
 8001dbc:	2214      	movs	r2, #20
 8001dbe:	2100      	movs	r1, #0
 8001dc0:	0038      	movs	r0, r7
  RTC_AlarmTypeDef sAlarm = {0};
 8001dc2:	ae06      	add	r6, sp, #24
  RTC_TimeTypeDef sTime = {0};
 8001dc4:	f000 fa14 	bl	80021f0 <memset>
  RTC_AlarmTypeDef sAlarm = {0};
 8001dc8:	2228      	movs	r2, #40	; 0x28
 8001dca:	0021      	movs	r1, r4
 8001dcc:	0030      	movs	r0, r6
  RTC_DateTypeDef sDate = {0};
 8001dce:	9400      	str	r4, [sp, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 8001dd0:	f000 fa0e 	bl	80021f0 <memset>

  /**Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 8001dd4:	4d26      	ldr	r5, [pc, #152]	; (8001e70 <MX_RTC_Init+0xbc>)
 8001dd6:	4b27      	ldr	r3, [pc, #156]	; (8001e74 <MX_RTC_Init+0xc0>)
  hrtc.Init.SynchPrediv = 1023;
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001dd8:	0028      	movs	r0, r5
  hrtc.Instance = RTC;
 8001dda:	602b      	str	r3, [r5, #0]
  hrtc.Init.AsynchPrediv = 31;
 8001ddc:	231f      	movs	r3, #31
 8001dde:	60ab      	str	r3, [r5, #8]
  hrtc.Init.SynchPrediv = 1023;
 8001de0:	4b25      	ldr	r3, [pc, #148]	; (8001e78 <MX_RTC_Init+0xc4>)
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001de2:	606c      	str	r4, [r5, #4]
  hrtc.Init.SynchPrediv = 1023;
 8001de4:	60eb      	str	r3, [r5, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001de6:	612c      	str	r4, [r5, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001de8:	616c      	str	r4, [r5, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001dea:	61ac      	str	r4, [r5, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001dec:	61ec      	str	r4, [r5, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001dee:	f7ff f9b1 	bl	8001154 <HAL_RTC_Init>
 8001df2:	42a0      	cmp	r0, r4
 8001df4:	d001      	beq.n	8001dfa <MX_RTC_Init+0x46>
  {
    Error_Handler();
 8001df6:	f7ff ffdb 	bl	8001db0 <Error_Handler>
  sTime.Hours = 0;
  sTime.Minutes = 0;
  sTime.Seconds = 0;
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	0039      	movs	r1, r7
 8001dfe:	0028      	movs	r0, r5
  sTime.Hours = 0;
 8001e00:	703c      	strb	r4, [r7, #0]
  sTime.Minutes = 0;
 8001e02:	707c      	strb	r4, [r7, #1]
  sTime.Seconds = 0;
 8001e04:	70bc      	strb	r4, [r7, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001e06:	60fc      	str	r4, [r7, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001e08:	613c      	str	r4, [r7, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8001e0a:	f7ff fa0b 	bl	8001224 <HAL_RTC_SetTime>
 8001e0e:	2800      	cmp	r0, #0
 8001e10:	d001      	beq.n	8001e16 <MX_RTC_Init+0x62>
  {
    Error_Handler();
 8001e12:	f7ff ffcd 	bl	8001db0 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001e16:	466a      	mov	r2, sp
 8001e18:	2301      	movs	r3, #1
  sDate.Month = RTC_MONTH_JANUARY;
  sDate.Date = 1;
  sDate.Year = 0;
 8001e1a:	2400      	movs	r4, #0
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001e1c:	7013      	strb	r3, [r2, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8001e1e:	7053      	strb	r3, [r2, #1]
  sDate.Date = 1;
 8001e20:	7093      	strb	r3, [r2, #2]
  sDate.Year = 0;
 8001e22:	70d4      	strb	r4, [r2, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8001e24:	4669      	mov	r1, sp
 8001e26:	0022      	movs	r2, r4
 8001e28:	0028      	movs	r0, r5
 8001e2a:	f7ff fa79 	bl	8001320 <HAL_RTC_SetDate>
 8001e2e:	42a0      	cmp	r0, r4
 8001e30:	d001      	beq.n	8001e36 <MX_RTC_Init+0x82>
  {
    Error_Handler();
 8001e32:	f7ff ffbd 	bl	8001db0 <Error_Handler>
  sAlarm.AlarmTime.Seconds = 0;
  sAlarm.AlarmTime.SubSeconds = 0;
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_NONE;
 8001e36:	23f0      	movs	r3, #240	; 0xf0
 8001e38:	051b      	lsls	r3, r3, #20
 8001e3a:	61b3      	str	r3, [r6, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
  sAlarm.AlarmDateWeekDay = 1;
 8001e3c:	2319      	movs	r3, #25
 8001e3e:	2201      	movs	r2, #1
 8001e40:	446b      	add	r3, sp
 8001e42:	77da      	strb	r2, [r3, #31]
  sAlarm.Alarm = RTC_ALARM_A;
 8001e44:	2380      	movs	r3, #128	; 0x80
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 8001e46:	2200      	movs	r2, #0
  sAlarm.Alarm = RTC_ALARM_A;
 8001e48:	005b      	lsls	r3, r3, #1
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 8001e4a:	0031      	movs	r1, r6
 8001e4c:	0028      	movs	r0, r5
  sAlarm.AlarmTime.Hours = 0;
 8001e4e:	7034      	strb	r4, [r6, #0]
  sAlarm.AlarmTime.Minutes = 0;
 8001e50:	7074      	strb	r4, [r6, #1]
  sAlarm.AlarmTime.Seconds = 0;
 8001e52:	70b4      	strb	r4, [r6, #2]
  sAlarm.AlarmTime.SubSeconds = 0;
 8001e54:	6074      	str	r4, [r6, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001e56:	60f4      	str	r4, [r6, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001e58:	6134      	str	r4, [r6, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001e5a:	6174      	str	r4, [r6, #20]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8001e5c:	61f4      	str	r4, [r6, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 8001e5e:	6273      	str	r3, [r6, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 8001e60:	f7ff faca 	bl	80013f8 <HAL_RTC_SetAlarm_IT>
 8001e64:	2800      	cmp	r0, #0
 8001e66:	d001      	beq.n	8001e6c <MX_RTC_Init+0xb8>
  {
    Error_Handler();
 8001e68:	f7ff ffa2 	bl	8001db0 <Error_Handler>
  }

}
 8001e6c:	b011      	add	sp, #68	; 0x44
 8001e6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e70:	20000024 	.word	0x20000024
 8001e74:	40002800 	.word	0x40002800
 8001e78:	000003ff 	.word	0x000003ff

08001e7c <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{

  if(rtcHandle->Instance==RTC)
 8001e7c:	4b09      	ldr	r3, [pc, #36]	; (8001ea4 <HAL_RTC_MspInit+0x28>)
 8001e7e:	6802      	ldr	r2, [r0, #0]
{
 8001e80:	b510      	push	{r4, lr}
  if(rtcHandle->Instance==RTC)
 8001e82:	429a      	cmp	r2, r3
 8001e84:	d10d      	bne.n	8001ea2 <HAL_RTC_MspInit+0x26>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001e86:	2380      	movs	r3, #128	; 0x80
 8001e88:	4a07      	ldr	r2, [pc, #28]	; (8001ea8 <HAL_RTC_MspInit+0x2c>)
 8001e8a:	02db      	lsls	r3, r3, #11
 8001e8c:	6d11      	ldr	r1, [r2, #80]	; 0x50

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8001e8e:	2002      	movs	r0, #2
    __HAL_RCC_RTC_ENABLE();
 8001e90:	430b      	orrs	r3, r1
 8001e92:	6513      	str	r3, [r2, #80]	; 0x50
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8001e94:	2200      	movs	r2, #0
 8001e96:	0011      	movs	r1, r2
 8001e98:	f7fe fb2a 	bl	80004f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 8001e9c:	2002      	movs	r0, #2
 8001e9e:	f7fe fb57 	bl	8000550 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001ea2:	bd10      	pop	{r4, pc}
 8001ea4:	40002800 	.word	0x40002800
 8001ea8:	40021000 	.word	0x40021000

08001eac <MX_SPI1_Init>:

/* SPI1 init function */
void MX_SPI1_Init(void)
{

  hspi1.Instance = SPI1;
 8001eac:	480e      	ldr	r0, [pc, #56]	; (8001ee8 <MX_SPI1_Init+0x3c>)
 8001eae:	4b0f      	ldr	r3, [pc, #60]	; (8001eec <MX_SPI1_Init+0x40>)
{
 8001eb0:	b510      	push	{r4, lr}
  hspi1.Instance = SPI1;
 8001eb2:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001eb4:	2382      	movs	r3, #130	; 0x82
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001eb6:	2280      	movs	r2, #128	; 0x80
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001eb8:	005b      	lsls	r3, r3, #1
 8001eba:	6043      	str	r3, [r0, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001ebc:	2300      	movs	r3, #0
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001ebe:	0092      	lsls	r2, r2, #2
 8001ec0:	6182      	str	r2, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001ec2:	3ae1      	subs	r2, #225	; 0xe1
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001ec4:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001ec6:	60c3      	str	r3, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ec8:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001eca:	6143      	str	r3, [r0, #20]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001ecc:	3aff      	subs	r2, #255	; 0xff
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001ece:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001ed0:	6243      	str	r3, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ed2:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001ed4:	3307      	adds	r3, #7
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001ed6:	61c2      	str	r2, [r0, #28]
  hspi1.Init.CRCPolynomial = 7;
 8001ed8:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001eda:	f7ff fb59 	bl	8001590 <HAL_SPI_Init>
 8001ede:	2800      	cmp	r0, #0
 8001ee0:	d001      	beq.n	8001ee6 <MX_SPI1_Init+0x3a>
  {
    Error_Handler();
 8001ee2:	f7ff ff65 	bl	8001db0 <Error_Handler>
  }

}
 8001ee6:	bd10      	pop	{r4, pc}
 8001ee8:	200000a0 	.word	0x200000a0
 8001eec:	40013000 	.word	0x40013000

08001ef0 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{

  hspi2.Instance = SPI2;
 8001ef0:	480c      	ldr	r0, [pc, #48]	; (8001f24 <MX_SPI2_Init+0x34>)
 8001ef2:	4b0d      	ldr	r3, [pc, #52]	; (8001f28 <MX_SPI2_Init+0x38>)
{
 8001ef4:	b510      	push	{r4, lr}
  hspi2.Instance = SPI2;
 8001ef6:	6003      	str	r3, [r0, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001ef8:	2382      	movs	r3, #130	; 0x82
 8001efa:	005b      	lsls	r3, r3, #1
 8001efc:	6043      	str	r3, [r0, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001efe:	2300      	movs	r3, #0
 8001f00:	6083      	str	r3, [r0, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001f02:	60c3      	str	r3, [r0, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001f04:	6103      	str	r3, [r0, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001f06:	6143      	str	r3, [r0, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 8001f08:	6183      	str	r3, [r0, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001f0a:	61c3      	str	r3, [r0, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001f0c:	6203      	str	r3, [r0, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001f0e:	6243      	str	r3, [r0, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f10:	6283      	str	r3, [r0, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001f12:	3307      	adds	r3, #7
 8001f14:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001f16:	f7ff fb3b 	bl	8001590 <HAL_SPI_Init>
 8001f1a:	2800      	cmp	r0, #0
 8001f1c:	d001      	beq.n	8001f22 <MX_SPI2_Init+0x32>
  {
    Error_Handler();
 8001f1e:	f7ff ff47 	bl	8001db0 <Error_Handler>
  }

}
 8001f22:	bd10      	pop	{r4, pc}
 8001f24:	20000048 	.word	0x20000048
 8001f28:	40003800 	.word	0x40003800

08001f2c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001f2c:	b530      	push	{r4, r5, lr}
 8001f2e:	0004      	movs	r4, r0
 8001f30:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f32:	2214      	movs	r2, #20
 8001f34:	2100      	movs	r1, #0
 8001f36:	a803      	add	r0, sp, #12
 8001f38:	f000 f95a 	bl	80021f0 <memset>
  if(spiHandle->Instance==SPI1)
 8001f3c:	6823      	ldr	r3, [r4, #0]
 8001f3e:	4a25      	ldr	r2, [pc, #148]	; (8001fd4 <HAL_SPI_MspInit+0xa8>)
 8001f40:	4293      	cmp	r3, r2
 8001f42:	d12c      	bne.n	8001f9e <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001f44:	2280      	movs	r2, #128	; 0x80
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f46:	2402      	movs	r4, #2
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001f48:	4b23      	ldr	r3, [pc, #140]	; (8001fd8 <HAL_SPI_MspInit+0xac>)
 8001f4a:	0152      	lsls	r2, r2, #5
 8001f4c:	6b59      	ldr	r1, [r3, #52]	; 0x34
    PA6     ------> SPI1_MISO 
    */
    GPIO_InitStruct.Pin = RADIO_SCLK_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f4e:	2503      	movs	r5, #3
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001f50:	430a      	orrs	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f52:	2101      	movs	r1, #1
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001f54:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
    HAL_GPIO_Init(RADIO_SCLK_GPIO_Port, &GPIO_InitStruct);
 8001f58:	4820      	ldr	r0, [pc, #128]	; (8001fdc <HAL_SPI_MspInit+0xb0>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f5a:	4322      	orrs	r2, r4
 8001f5c:	62da      	str	r2, [r3, #44]	; 0x2c
 8001f5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f60:	4022      	ands	r2, r4
 8001f62:	9200      	str	r2, [sp, #0]
 8001f64:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f68:	430a      	orrs	r2, r1
 8001f6a:	62da      	str	r2, [r3, #44]	; 0x2c
 8001f6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f6e:	9404      	str	r4, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f70:	400b      	ands	r3, r1
 8001f72:	9301      	str	r3, [sp, #4]
 8001f74:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = RADIO_SCLK_Pin;
 8001f76:	2308      	movs	r3, #8
    HAL_GPIO_Init(RADIO_SCLK_GPIO_Port, &GPIO_InitStruct);
 8001f78:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = RADIO_SCLK_Pin;
 8001f7a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f7c:	9506      	str	r5, [sp, #24]
    HAL_GPIO_Init(RADIO_SCLK_GPIO_Port, &GPIO_InitStruct);
 8001f7e:	f7fe fb31 	bl	80005e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RADIO_MOSI_Pin|RADIO_MISO_Pin;
 8001f82:	23c0      	movs	r3, #192	; 0xc0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f84:	20a0      	movs	r0, #160	; 0xa0
    GPIO_InitStruct.Pin = RADIO_MOSI_Pin|RADIO_MISO_Pin;
 8001f86:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f88:	2300      	movs	r3, #0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f8a:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f8c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f8e:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8001f90:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f92:	a903      	add	r1, sp, #12
 8001f94:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_14|GPIO_PIN_13|GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f96:	f7fe fb25 	bl	80005e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001f9a:	b009      	add	sp, #36	; 0x24
 8001f9c:	bd30      	pop	{r4, r5, pc}
  else if(spiHandle->Instance==SPI2)
 8001f9e:	4a10      	ldr	r2, [pc, #64]	; (8001fe0 <HAL_SPI_MspInit+0xb4>)
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	d1fa      	bne.n	8001f9a <HAL_SPI_MspInit+0x6e>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001fa4:	2280      	movs	r2, #128	; 0x80
 8001fa6:	4b0c      	ldr	r3, [pc, #48]	; (8001fd8 <HAL_SPI_MspInit+0xac>)
 8001fa8:	01d2      	lsls	r2, r2, #7
 8001faa:	6b99      	ldr	r1, [r3, #56]	; 0x38
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fac:	480b      	ldr	r0, [pc, #44]	; (8001fdc <HAL_SPI_MspInit+0xb0>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001fae:	430a      	orrs	r2, r1
 8001fb0:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fb2:	2202      	movs	r2, #2
 8001fb4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001fb6:	4311      	orrs	r1, r2
 8001fb8:	62d9      	str	r1, [r3, #44]	; 0x2c
 8001fba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fbc:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fbe:	4013      	ands	r3, r2
 8001fc0:	9302      	str	r3, [sp, #8]
 8001fc2:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_14|GPIO_PIN_13|GPIO_PIN_12;
 8001fc4:	23f0      	movs	r3, #240	; 0xf0
 8001fc6:	021b      	lsls	r3, r3, #8
 8001fc8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fca:	2303      	movs	r3, #3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fcc:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fce:	9306      	str	r3, [sp, #24]
 8001fd0:	e7e1      	b.n	8001f96 <HAL_SPI_MspInit+0x6a>
 8001fd2:	46c0      	nop			; (mov r8, r8)
 8001fd4:	40013000 	.word	0x40013000
 8001fd8:	40021000 	.word	0x40021000
 8001fdc:	50000400 	.word	0x50000400
 8001fe0:	40003800 	.word	0x40003800

08001fe4 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fe4:	2201      	movs	r2, #1
 8001fe6:	4b05      	ldr	r3, [pc, #20]	; (8001ffc <HAL_MspInit+0x18>)
 8001fe8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001fea:	430a      	orrs	r2, r1
 8001fec:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8001fee:	2280      	movs	r2, #128	; 0x80
 8001ff0:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001ff2:	0552      	lsls	r2, r2, #21
 8001ff4:	430a      	orrs	r2, r1
 8001ff6:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ff8:	4770      	bx	lr
 8001ffa:	46c0      	nop			; (mov r8, r8)
 8001ffc:	40021000 	.word	0x40021000

08002000 <NMI_Handler>:
 8002000:	4770      	bx	lr

08002002 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002002:	e7fe      	b.n	8002002 <HardFault_Handler>

08002004 <SVC_Handler>:
 8002004:	4770      	bx	lr

08002006 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002006:	4770      	bx	lr

08002008 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002008:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800200a:	f7fe fa53 	bl	80004b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800200e:	bd10      	pop	{r4, pc}

08002010 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt through EXTI lines 17, 19 and 20 and LSE CSS interrupt through EXTI line 19.
  */
void RTC_IRQHandler(void)
{
 8002010:	b510      	push	{r4, lr}
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8002012:	4802      	ldr	r0, [pc, #8]	; (800201c <RTC_IRQHandler+0xc>)
 8002014:	f7ff f838 	bl	8001088 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8002018:	bd10      	pop	{r4, pc}
 800201a:	46c0      	nop			; (mov r8, r8)
 800201c:	20000024 	.word	0x20000024

08002020 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8002020:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8002022:	2001      	movs	r0, #1
 8002024:	f7fe fba6 	bl	8000774 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8002028:	2002      	movs	r0, #2
 800202a:	f7fe fba3 	bl	8000774 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 800202e:	bd10      	pop	{r4, pc}

08002030 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8002030:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8002032:	2010      	movs	r0, #16
 8002034:	f7fe fb9e 	bl	8000774 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002038:	2080      	movs	r0, #128	; 0x80
 800203a:	0180      	lsls	r0, r0, #6
 800203c:	f7fe fb9a 	bl	8000774 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8002040:	bd10      	pop	{r4, pc}
	...

08002044 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8002044:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002046:	4802      	ldr	r0, [pc, #8]	; (8002050 <USART2_IRQHandler+0xc>)
 8002048:	f7ff faf6 	bl	8001638 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800204c:	bd10      	pop	{r4, pc}
 800204e:	46c0      	nop			; (mov r8, r8)
 8002050:	200000f8 	.word	0x200000f8

08002054 <SystemInit>:
  * @retval None
  */
void SystemInit (void)
{
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 8002054:	2280      	movs	r2, #128	; 0x80
 8002056:	4b10      	ldr	r3, [pc, #64]	; (8002098 <SystemInit+0x44>)
 8002058:	0052      	lsls	r2, r2, #1
 800205a:	6819      	ldr	r1, [r3, #0]
 800205c:	430a      	orrs	r2, r1
 800205e:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 8002060:	68da      	ldr	r2, [r3, #12]
 8002062:	490e      	ldr	r1, [pc, #56]	; (800209c <SystemInit+0x48>)
 8002064:	400a      	ands	r2, r1
 8002066:	60da      	str	r2, [r3, #12]

  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8002068:	681a      	ldr	r2, [r3, #0]
 800206a:	490d      	ldr	r1, [pc, #52]	; (80020a0 <SystemInit+0x4c>)
 800206c:	400a      	ands	r2, r1

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 800206e:	2101      	movs	r1, #1
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8002070:	601a      	str	r2, [r3, #0]
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8002072:	689a      	ldr	r2, [r3, #8]
 8002074:	438a      	bics	r2, r1
 8002076:	609a      	str	r2, [r3, #8]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8002078:	681a      	ldr	r2, [r3, #0]
 800207a:	490a      	ldr	r1, [pc, #40]	; (80020a4 <SystemInit+0x50>)
 800207c:	400a      	ands	r2, r1
 800207e:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 8002080:	68da      	ldr	r2, [r3, #12]
 8002082:	4909      	ldr	r1, [pc, #36]	; (80020a8 <SystemInit+0x54>)
 8002084:	400a      	ands	r2, r1
 8002086:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8002088:	2200      	movs	r2, #0
 800208a:	611a      	str	r2, [r3, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800208c:	2280      	movs	r2, #128	; 0x80
 800208e:	4b07      	ldr	r3, [pc, #28]	; (80020ac <SystemInit+0x58>)
 8002090:	0512      	lsls	r2, r2, #20
 8002092:	609a      	str	r2, [r3, #8]
#endif
}
 8002094:	4770      	bx	lr
 8002096:	46c0      	nop			; (mov r8, r8)
 8002098:	40021000 	.word	0x40021000
 800209c:	88ff400c 	.word	0x88ff400c
 80020a0:	fef6fff6 	.word	0xfef6fff6
 80020a4:	fffbffff 	.word	0xfffbffff
 80020a8:	ff02ffff 	.word	0xff02ffff
 80020ac:	e000ed00 	.word	0xe000ed00

080020b0 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{

  huart2.Instance = USART2;
 80020b0:	480b      	ldr	r0, [pc, #44]	; (80020e0 <MX_USART2_UART_Init+0x30>)
 80020b2:	4b0c      	ldr	r3, [pc, #48]	; (80020e4 <MX_USART2_UART_Init+0x34>)
{
 80020b4:	b510      	push	{r4, lr}
  huart2.Instance = USART2;
 80020b6:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 115200;
 80020b8:	23e1      	movs	r3, #225	; 0xe1
 80020ba:	025b      	lsls	r3, r3, #9
 80020bc:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 80020be:	220c      	movs	r2, #12
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80020c0:	2300      	movs	r3, #0
  huart2.Init.Mode = UART_MODE_TX_RX;
 80020c2:	6142      	str	r2, [r0, #20]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80020c4:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80020c6:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80020c8:	6103      	str	r3, [r0, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020ca:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80020cc:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80020ce:	6203      	str	r3, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80020d0:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80020d2:	f7ff fd51 	bl	8001b78 <HAL_UART_Init>
 80020d6:	2800      	cmp	r0, #0
 80020d8:	d001      	beq.n	80020de <MX_USART2_UART_Init+0x2e>
  {
    Error_Handler();
 80020da:	f7ff fe69 	bl	8001db0 <Error_Handler>
  }

}
 80020de:	bd10      	pop	{r4, pc}
 80020e0:	200000f8 	.word	0x200000f8
 80020e4:	40004400 	.word	0x40004400

080020e8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80020e8:	b510      	push	{r4, lr}
 80020ea:	0004      	movs	r4, r0
 80020ec:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020ee:	2214      	movs	r2, #20
 80020f0:	2100      	movs	r1, #0
 80020f2:	a801      	add	r0, sp, #4
 80020f4:	f000 f87c 	bl	80021f0 <memset>
  if(uartHandle->Instance==USART2)
 80020f8:	4b14      	ldr	r3, [pc, #80]	; (800214c <HAL_UART_MspInit+0x64>)
 80020fa:	6822      	ldr	r2, [r4, #0]
 80020fc:	429a      	cmp	r2, r3
 80020fe:	d122      	bne.n	8002146 <HAL_UART_MspInit+0x5e>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002100:	2280      	movs	r2, #128	; 0x80
 8002102:	4b13      	ldr	r3, [pc, #76]	; (8002150 <HAL_UART_MspInit+0x68>)
 8002104:	0292      	lsls	r2, r2, #10
 8002106:	6b99      	ldr	r1, [r3, #56]	; 0x38
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002108:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_USART2_CLK_ENABLE();
 800210a:	430a      	orrs	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800210c:	2101      	movs	r1, #1
    __HAL_RCC_USART2_CLK_ENABLE();
 800210e:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002110:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002112:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002114:	430a      	orrs	r2, r1
 8002116:	62da      	str	r2, [r3, #44]	; 0x2c
 8002118:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800211a:	400b      	ands	r3, r1
 800211c:	9300      	str	r3, [sp, #0]
 800211e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8002120:	230c      	movs	r3, #12
 8002122:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002124:	3b0a      	subs	r3, #10
 8002126:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002128:	185b      	adds	r3, r3, r1
 800212a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 800212c:	185b      	adds	r3, r3, r1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800212e:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8002130:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002132:	f7fe fa57 	bl	80005e4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002136:	2200      	movs	r2, #0
 8002138:	201c      	movs	r0, #28
 800213a:	0011      	movs	r1, r2
 800213c:	f7fe f9d8 	bl	80004f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002140:	201c      	movs	r0, #28
 8002142:	f7fe fa05 	bl	8000550 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002146:	b006      	add	sp, #24
 8002148:	bd10      	pop	{r4, pc}
 800214a:	46c0      	nop			; (mov r8, r8)
 800214c:	40004400 	.word	0x40004400
 8002150:	40021000 	.word	0x40021000

08002154 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8002154:	480d      	ldr	r0, [pc, #52]	; (800218c <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8002156:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8002158:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800215a:	e003      	b.n	8002164 <LoopCopyDataInit>

0800215c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800215c:	4b0c      	ldr	r3, [pc, #48]	; (8002190 <LoopForever+0x6>)
  ldr  r3, [r3, r1]
 800215e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002160:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002162:	3104      	adds	r1, #4

08002164 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 8002164:	480b      	ldr	r0, [pc, #44]	; (8002194 <LoopForever+0xa>)
  ldr  r3, =_edata
 8002166:	4b0c      	ldr	r3, [pc, #48]	; (8002198 <LoopForever+0xe>)
  adds  r2, r0, r1
 8002168:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800216a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800216c:	d3f6      	bcc.n	800215c <CopyDataInit>
  ldr  r2, =_sbss
 800216e:	4a0b      	ldr	r2, [pc, #44]	; (800219c <LoopForever+0x12>)
  b  LoopFillZerobss
 8002170:	e002      	b.n	8002178 <LoopFillZerobss>

08002172 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8002172:	2300      	movs	r3, #0
  str  r3, [r2]
 8002174:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002176:	3204      	adds	r2, #4

08002178 <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 8002178:	4b09      	ldr	r3, [pc, #36]	; (80021a0 <LoopForever+0x16>)
  cmp  r2, r3
 800217a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800217c:	d3f9      	bcc.n	8002172 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800217e:	f7ff ff69 	bl	8002054 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002182:	f000 f811 	bl	80021a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002186:	f7ff fdf9 	bl	8001d7c <main>

0800218a <LoopForever>:

LoopForever:
    b LoopForever
 800218a:	e7fe      	b.n	800218a <LoopForever>
   ldr   r0, =_estack
 800218c:	20005000 	.word	0x20005000
  ldr  r3, =_sidata
 8002190:	0800225c 	.word	0x0800225c
  ldr  r0, =_sdata
 8002194:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002198:	20000004 	.word	0x20000004
  ldr  r2, =_sbss
 800219c:	20000004 	.word	0x20000004
  ldr  r3, = _ebss
 80021a0:	20000178 	.word	0x20000178

080021a4 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80021a4:	e7fe      	b.n	80021a4 <ADC1_COMP_IRQHandler>
	...

080021a8 <__libc_init_array>:
 80021a8:	b570      	push	{r4, r5, r6, lr}
 80021aa:	2600      	movs	r6, #0
 80021ac:	4d0c      	ldr	r5, [pc, #48]	; (80021e0 <__libc_init_array+0x38>)
 80021ae:	4c0d      	ldr	r4, [pc, #52]	; (80021e4 <__libc_init_array+0x3c>)
 80021b0:	1b64      	subs	r4, r4, r5
 80021b2:	10a4      	asrs	r4, r4, #2
 80021b4:	42a6      	cmp	r6, r4
 80021b6:	d109      	bne.n	80021cc <__libc_init_array+0x24>
 80021b8:	2600      	movs	r6, #0
 80021ba:	f000 f821 	bl	8002200 <_init>
 80021be:	4d0a      	ldr	r5, [pc, #40]	; (80021e8 <__libc_init_array+0x40>)
 80021c0:	4c0a      	ldr	r4, [pc, #40]	; (80021ec <__libc_init_array+0x44>)
 80021c2:	1b64      	subs	r4, r4, r5
 80021c4:	10a4      	asrs	r4, r4, #2
 80021c6:	42a6      	cmp	r6, r4
 80021c8:	d105      	bne.n	80021d6 <__libc_init_array+0x2e>
 80021ca:	bd70      	pop	{r4, r5, r6, pc}
 80021cc:	00b3      	lsls	r3, r6, #2
 80021ce:	58eb      	ldr	r3, [r5, r3]
 80021d0:	4798      	blx	r3
 80021d2:	3601      	adds	r6, #1
 80021d4:	e7ee      	b.n	80021b4 <__libc_init_array+0xc>
 80021d6:	00b3      	lsls	r3, r6, #2
 80021d8:	58eb      	ldr	r3, [r5, r3]
 80021da:	4798      	blx	r3
 80021dc:	3601      	adds	r6, #1
 80021de:	e7f2      	b.n	80021c6 <__libc_init_array+0x1e>
 80021e0:	08002254 	.word	0x08002254
 80021e4:	08002254 	.word	0x08002254
 80021e8:	08002254 	.word	0x08002254
 80021ec:	08002258 	.word	0x08002258

080021f0 <memset>:
 80021f0:	0003      	movs	r3, r0
 80021f2:	1882      	adds	r2, r0, r2
 80021f4:	4293      	cmp	r3, r2
 80021f6:	d100      	bne.n	80021fa <memset+0xa>
 80021f8:	4770      	bx	lr
 80021fa:	7019      	strb	r1, [r3, #0]
 80021fc:	3301      	adds	r3, #1
 80021fe:	e7f9      	b.n	80021f4 <memset+0x4>

08002200 <_init>:
 8002200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002202:	46c0      	nop			; (mov r8, r8)
 8002204:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002206:	bc08      	pop	{r3}
 8002208:	469e      	mov	lr, r3
 800220a:	4770      	bx	lr

0800220c <_fini>:
 800220c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800220e:	46c0      	nop			; (mov r8, r8)
 8002210:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002212:	bc08      	pop	{r3}
 8002214:	469e      	mov	lr, r3
 8002216:	4770      	bx	lr
