INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab03/uart_receiver/uart_receiver.srcs/sources_1/new/receiver_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab03/Uart_transmiter/Uart_transmiter.srcs/sim_1/new/stimulate_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulate_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab03/Uart_transmiter/Uart_transmiter.srcs/sources_1/new/transmitter_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab03/uart_receiver/uart_receiver.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
