# Tasks
1. Change Round-Robin Algorithm to Algorithm with bias
   * Run benchmark
   * Understand the performance meaning
   * Understand the round-robin part related things
   * Start implement the bias version
   * Check the Performance again
2. 压肩膀(3 * 1 min, 3 * 1min)，压脚踝（3*1 min）
3. 修改roaster function到满意
4. 看完LoAS调整部分的细节，把LoAS参数调节好
5. 购物:
   * 清洁球
   * 厨房纸
   * 干辣椒
6. 英语单词准备(30 min * 2)
7. 医院事项整理
8. 爸妈来欧洲我需要准备的事项处理

## Timeline-schedule
1. 14:30-17:30 connectL1ToL2
   * rdmaEngine
   * lowModuleFinder
   * function: SetAddressToPortMapper
   * l1vCaches
   * l2Caches
   * l1sCaches
   * l1iAddrTrans
2. Check How it uses the directConnection to do the round robin part
3. 17:50-18:20 Try to Understand the performance information
4. 18:30-19:30 Try to implement the bias part
5. 20:10-20:30 倒掉垃圾，整理卤料，切葱姜，准备打沫子, 洗衣服


### Task 1
#### Task 1.1: lowModuleFinder
* Predict time: 30 min
line 299: initialize the LowModule slice, and the interleaving size of memory
line 312, 313: register rdma port in directconnection
* It mainly has two components
  * LowModuleFinder:
    * set the remote port of l2 to slice (.LowModules)
    * set the other parameters (mem low address, high address)
    * set ModuleForOtherAddresses to be rdmaEngine.ToL1 ports
  * RDMAEngine:
    * set localModuleFinder
  * directconnection:
    * put rdmaEngine's port, l1 caches port, l2 caches port, at port to directconnection

### Task 2
1. Try to understand what is the forwardMany function(finished)

### Task 3
1. parameter to be used:
   * -report-cache-hit-rate
   * -report-cache-latency
   * -report-inst-count
   * -timing?
   * -metric-file-name "cache"

