Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Vitis_2021.1/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto fff8b8bc5f134e97972c9b1c81990fb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_rx_ctrl_led_tb_behav xil_defaultlib.uart_rx_ctrl_led_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_rx_byte
Compiling module xil_defaultlib.uart_cmd_0
Compiling module xil_defaultlib.count_led_4
Compiling module xil_defaultlib.uart_rx_ctrl_led
Compiling module xil_defaultlib.uart_rx_ctrl_led_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_rx_ctrl_led_tb_behav
