// Seed: 108062125
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  id_6(
      -1, -1'b0
  );
  wire id_7;
  wire id_8;
  assign id_5 = id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = -1;
  tri0 id_16 = -1;
  logic [7:0] id_17;
  assign id_15 = id_12 !== id_17[-1];
  id_18(
      id_3, id_7
  );
  tri1 id_19 = -1;
  module_0 modCall_1 (
      id_4,
      id_19,
      id_13,
      id_5,
      id_18
  );
endmodule
