#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xba5ca0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xba5e30 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0xbb0f10 .functor NOT 1, L_0xbdb790, C4<0>, C4<0>, C4<0>;
L_0xbdb4f0 .functor XOR 1, L_0xbdb390, L_0xbdb450, C4<0>, C4<0>;
L_0xbdb680 .functor XOR 1, L_0xbdb4f0, L_0xbdb5b0, C4<0>, C4<0>;
v0xbd7880_0 .net *"_ivl_10", 0 0, L_0xbdb5b0;  1 drivers
v0xbd7980_0 .net *"_ivl_12", 0 0, L_0xbdb680;  1 drivers
v0xbd7a60_0 .net *"_ivl_2", 0 0, L_0xbd97b0;  1 drivers
v0xbd7b20_0 .net *"_ivl_4", 0 0, L_0xbdb390;  1 drivers
v0xbd7c00_0 .net *"_ivl_6", 0 0, L_0xbdb450;  1 drivers
v0xbd7d30_0 .net *"_ivl_8", 0 0, L_0xbdb4f0;  1 drivers
v0xbd7e10_0 .net "a", 0 0, v0xbd4740_0;  1 drivers
v0xbd7eb0_0 .net "b", 0 0, v0xbd47e0_0;  1 drivers
v0xbd7f50_0 .net "c", 0 0, v0xbd4880_0;  1 drivers
v0xbd7ff0_0 .var "clk", 0 0;
v0xbd8090_0 .net "d", 0 0, v0xbd49c0_0;  1 drivers
v0xbd8130_0 .net "q_dut", 0 0, L_0xbdb230;  1 drivers
v0xbd81d0_0 .net "q_ref", 0 0, L_0xbb0f80;  1 drivers
v0xbd8270_0 .var/2u "stats1", 159 0;
v0xbd8310_0 .var/2u "strobe", 0 0;
v0xbd83b0_0 .net "tb_match", 0 0, L_0xbdb790;  1 drivers
v0xbd8470_0 .net "tb_mismatch", 0 0, L_0xbb0f10;  1 drivers
v0xbd8530_0 .net "wavedrom_enable", 0 0, v0xbd4ab0_0;  1 drivers
v0xbd85d0_0 .net "wavedrom_title", 511 0, v0xbd4b50_0;  1 drivers
L_0xbd97b0 .concat [ 1 0 0 0], L_0xbb0f80;
L_0xbdb390 .concat [ 1 0 0 0], L_0xbb0f80;
L_0xbdb450 .concat [ 1 0 0 0], L_0xbdb230;
L_0xbdb5b0 .concat [ 1 0 0 0], L_0xbb0f80;
L_0xbdb790 .cmp/eeq 1, L_0xbd97b0, L_0xbdb680;
S_0xba5fc0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0xba5e30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0xb91ea0 .functor OR 1, v0xbd4740_0, v0xbd47e0_0, C4<0>, C4<0>;
L_0xba6720 .functor OR 1, v0xbd4880_0, v0xbd49c0_0, C4<0>, C4<0>;
L_0xbb0f80 .functor AND 1, L_0xb91ea0, L_0xba6720, C4<1>, C4<1>;
v0xbb1180_0 .net *"_ivl_0", 0 0, L_0xb91ea0;  1 drivers
v0xbb1220_0 .net *"_ivl_2", 0 0, L_0xba6720;  1 drivers
v0xb91ff0_0 .net "a", 0 0, v0xbd4740_0;  alias, 1 drivers
v0xb92090_0 .net "b", 0 0, v0xbd47e0_0;  alias, 1 drivers
v0xbd3bc0_0 .net "c", 0 0, v0xbd4880_0;  alias, 1 drivers
v0xbd3cd0_0 .net "d", 0 0, v0xbd49c0_0;  alias, 1 drivers
v0xbd3d90_0 .net "q", 0 0, L_0xbb0f80;  alias, 1 drivers
S_0xbd3ef0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0xba5e30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0xbd4740_0 .var "a", 0 0;
v0xbd47e0_0 .var "b", 0 0;
v0xbd4880_0 .var "c", 0 0;
v0xbd4920_0 .net "clk", 0 0, v0xbd7ff0_0;  1 drivers
v0xbd49c0_0 .var "d", 0 0;
v0xbd4ab0_0 .var "wavedrom_enable", 0 0;
v0xbd4b50_0 .var "wavedrom_title", 511 0;
E_0xba0c40/0 .event negedge, v0xbd4920_0;
E_0xba0c40/1 .event posedge, v0xbd4920_0;
E_0xba0c40 .event/or E_0xba0c40/0, E_0xba0c40/1;
E_0xba0e90 .event posedge, v0xbd4920_0;
E_0xb8a9f0 .event negedge, v0xbd4920_0;
S_0xbd4240 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0xbd3ef0;
 .timescale -12 -12;
v0xbd4440_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xbd4540 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0xbd3ef0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xbd4cb0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0xba5e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0xbd8900 .functor NOT 1, v0xbd47e0_0, C4<0>, C4<0>, C4<0>;
L_0xbd8990 .functor AND 1, v0xbd4740_0, L_0xbd8900, C4<1>, C4<1>;
L_0xbd8a20 .functor NOT 1, v0xbd4880_0, C4<0>, C4<0>, C4<0>;
L_0xbd8a90 .functor AND 1, L_0xbd8990, L_0xbd8a20, C4<1>, C4<1>;
L_0xbd8b80 .functor AND 1, L_0xbd8a90, v0xbd49c0_0, C4<1>, C4<1>;
L_0xbd8c40 .functor NOT 1, v0xbd4740_0, C4<0>, C4<0>, C4<0>;
L_0xbd8cf0 .functor AND 1, L_0xbd8c40, v0xbd47e0_0, C4<1>, C4<1>;
L_0xbd8db0 .functor NOT 1, v0xbd4880_0, C4<0>, C4<0>, C4<0>;
L_0xbd8e70 .functor AND 1, L_0xbd8cf0, L_0xbd8db0, C4<1>, C4<1>;
L_0xbd8f80 .functor NOT 1, v0xbd49c0_0, C4<0>, C4<0>, C4<0>;
L_0xbd9050 .functor AND 1, L_0xbd8e70, L_0xbd8f80, C4<1>, C4<1>;
L_0xbd9110 .functor OR 1, L_0xbd8b80, L_0xbd9050, C4<0>, C4<0>;
L_0xbd9290 .functor NOT 1, v0xbd4740_0, C4<0>, C4<0>, C4<0>;
L_0xbd9300 .functor AND 1, L_0xbd9290, v0xbd47e0_0, C4<1>, C4<1>;
L_0xbd9220 .functor AND 1, L_0xbd9300, v0xbd4880_0, C4<1>, C4<1>;
L_0xbd9490 .functor NOT 1, v0xbd49c0_0, C4<0>, C4<0>, C4<0>;
L_0xbd9590 .functor AND 1, L_0xbd9220, L_0xbd9490, C4<1>, C4<1>;
L_0xbd96a0 .functor OR 1, L_0xbd9110, L_0xbd9590, C4<0>, C4<0>;
L_0xbd9850 .functor NOT 1, v0xbd47e0_0, C4<0>, C4<0>, C4<0>;
L_0xbd99d0 .functor AND 1, v0xbd4740_0, L_0xbd9850, C4<1>, C4<1>;
L_0xbd9c50 .functor AND 1, L_0xbd99d0, v0xbd4880_0, C4<1>, C4<1>;
L_0xbd9e20 .functor AND 1, L_0xbd9c50, v0xbd49c0_0, C4<1>, C4<1>;
L_0xbda0b0 .functor OR 1, L_0xbd96a0, L_0xbd9e20, C4<0>, C4<0>;
L_0xbda1c0 .functor AND 1, v0xbd4740_0, v0xbd47e0_0, C4<1>, C4<1>;
L_0xbda300 .functor NOT 1, v0xbd4880_0, C4<0>, C4<0>, C4<0>;
L_0xbda370 .functor AND 1, L_0xbda1c0, L_0xbda300, C4<1>, C4<1>;
L_0xbda560 .functor AND 1, L_0xbda370, v0xbd49c0_0, C4<1>, C4<1>;
L_0xbda620 .functor OR 1, L_0xbda0b0, L_0xbda560, C4<0>, C4<0>;
L_0xbda820 .functor AND 1, v0xbd4740_0, v0xbd47e0_0, C4<1>, C4<1>;
L_0xbda890 .functor AND 1, L_0xbda820, v0xbd4880_0, C4<1>, C4<1>;
L_0xbdaa50 .functor NOT 1, v0xbd49c0_0, C4<0>, C4<0>, C4<0>;
L_0xbdaac0 .functor AND 1, L_0xbda890, L_0xbdaa50, C4<1>, C4<1>;
L_0xbdace0 .functor OR 1, L_0xbda620, L_0xbdaac0, C4<0>, C4<0>;
L_0xbdadf0 .functor AND 1, v0xbd4740_0, v0xbd47e0_0, C4<1>, C4<1>;
L_0xbdaf80 .functor AND 1, L_0xbdadf0, v0xbd4880_0, C4<1>, C4<1>;
L_0xbdb040 .functor AND 1, L_0xbdaf80, v0xbd49c0_0, C4<1>, C4<1>;
L_0xbdb230 .functor OR 1, L_0xbdace0, L_0xbdb040, C4<0>, C4<0>;
v0xbd4fa0_0 .net *"_ivl_0", 0 0, L_0xbd8900;  1 drivers
v0xbd5080_0 .net *"_ivl_10", 0 0, L_0xbd8c40;  1 drivers
v0xbd5160_0 .net *"_ivl_12", 0 0, L_0xbd8cf0;  1 drivers
v0xbd5250_0 .net *"_ivl_14", 0 0, L_0xbd8db0;  1 drivers
v0xbd5330_0 .net *"_ivl_16", 0 0, L_0xbd8e70;  1 drivers
v0xbd5460_0 .net *"_ivl_18", 0 0, L_0xbd8f80;  1 drivers
v0xbd5540_0 .net *"_ivl_2", 0 0, L_0xbd8990;  1 drivers
v0xbd5620_0 .net *"_ivl_20", 0 0, L_0xbd9050;  1 drivers
v0xbd5700_0 .net *"_ivl_22", 0 0, L_0xbd9110;  1 drivers
v0xbd57e0_0 .net *"_ivl_24", 0 0, L_0xbd9290;  1 drivers
v0xbd58c0_0 .net *"_ivl_26", 0 0, L_0xbd9300;  1 drivers
v0xbd59a0_0 .net *"_ivl_28", 0 0, L_0xbd9220;  1 drivers
v0xbd5a80_0 .net *"_ivl_30", 0 0, L_0xbd9490;  1 drivers
v0xbd5b60_0 .net *"_ivl_32", 0 0, L_0xbd9590;  1 drivers
v0xbd5c40_0 .net *"_ivl_34", 0 0, L_0xbd96a0;  1 drivers
v0xbd5d20_0 .net *"_ivl_36", 0 0, L_0xbd9850;  1 drivers
v0xbd5e00_0 .net *"_ivl_38", 0 0, L_0xbd99d0;  1 drivers
v0xbd5ee0_0 .net *"_ivl_4", 0 0, L_0xbd8a20;  1 drivers
v0xbd5fc0_0 .net *"_ivl_40", 0 0, L_0xbd9c50;  1 drivers
v0xbd60a0_0 .net *"_ivl_42", 0 0, L_0xbd9e20;  1 drivers
v0xbd6180_0 .net *"_ivl_44", 0 0, L_0xbda0b0;  1 drivers
v0xbd6260_0 .net *"_ivl_46", 0 0, L_0xbda1c0;  1 drivers
v0xbd6340_0 .net *"_ivl_48", 0 0, L_0xbda300;  1 drivers
v0xbd6420_0 .net *"_ivl_50", 0 0, L_0xbda370;  1 drivers
v0xbd6500_0 .net *"_ivl_52", 0 0, L_0xbda560;  1 drivers
v0xbd65e0_0 .net *"_ivl_54", 0 0, L_0xbda620;  1 drivers
v0xbd66c0_0 .net *"_ivl_56", 0 0, L_0xbda820;  1 drivers
v0xbd67a0_0 .net *"_ivl_58", 0 0, L_0xbda890;  1 drivers
v0xbd6880_0 .net *"_ivl_6", 0 0, L_0xbd8a90;  1 drivers
v0xbd6960_0 .net *"_ivl_60", 0 0, L_0xbdaa50;  1 drivers
v0xbd6a40_0 .net *"_ivl_62", 0 0, L_0xbdaac0;  1 drivers
v0xbd6b20_0 .net *"_ivl_64", 0 0, L_0xbdace0;  1 drivers
v0xbd6c00_0 .net *"_ivl_66", 0 0, L_0xbdadf0;  1 drivers
v0xbd6ef0_0 .net *"_ivl_68", 0 0, L_0xbdaf80;  1 drivers
v0xbd6fd0_0 .net *"_ivl_70", 0 0, L_0xbdb040;  1 drivers
v0xbd70b0_0 .net *"_ivl_8", 0 0, L_0xbd8b80;  1 drivers
v0xbd7190_0 .net "a", 0 0, v0xbd4740_0;  alias, 1 drivers
v0xbd7230_0 .net "b", 0 0, v0xbd47e0_0;  alias, 1 drivers
v0xbd7320_0 .net "c", 0 0, v0xbd4880_0;  alias, 1 drivers
v0xbd7410_0 .net "d", 0 0, v0xbd49c0_0;  alias, 1 drivers
v0xbd7500_0 .net "q", 0 0, L_0xbdb230;  alias, 1 drivers
S_0xbd7660 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0xba5e30;
 .timescale -12 -12;
E_0xba09e0 .event anyedge, v0xbd8310_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xbd8310_0;
    %nor/r;
    %assign/vec4 v0xbd8310_0, 0;
    %wait E_0xba09e0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xbd3ef0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbd49c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbd4880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbd47e0_0, 0;
    %assign/vec4 v0xbd4740_0, 0;
    %wait E_0xb8a9f0;
    %wait E_0xba0e90;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbd49c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbd4880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbd47e0_0, 0;
    %assign/vec4 v0xbd4740_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xba0c40;
    %load/vec4 v0xbd4740_0;
    %load/vec4 v0xbd47e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xbd4880_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xbd49c0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbd49c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbd4880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbd47e0_0, 0;
    %assign/vec4 v0xbd4740_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xbd4540;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xba0c40;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0xbd49c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbd4880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbd47e0_0, 0;
    %assign/vec4 v0xbd4740_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xba5e30;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbd7ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbd8310_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xba5e30;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xbd7ff0_0;
    %inv;
    %store/vec4 v0xbd7ff0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xba5e30;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0xbd4920_0, v0xbd8470_0, v0xbd7e10_0, v0xbd7eb0_0, v0xbd7f50_0, v0xbd8090_0, v0xbd81d0_0, v0xbd8130_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xba5e30;
T_7 ;
    %load/vec4 v0xbd8270_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xbd8270_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xbd8270_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0xbd8270_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xbd8270_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xbd8270_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xbd8270_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xba5e30;
T_8 ;
    %wait E_0xba0c40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xbd8270_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbd8270_0, 4, 32;
    %load/vec4 v0xbd83b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xbd8270_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbd8270_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xbd8270_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbd8270_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xbd81d0_0;
    %load/vec4 v0xbd81d0_0;
    %load/vec4 v0xbd8130_0;
    %xor;
    %load/vec4 v0xbd81d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xbd8270_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbd8270_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xbd8270_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbd8270_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/circuit3/iter0/response23/top_module.sv";
