[{"DBLP title": "ATLAS: a chip-multiprocessor with transactional memory support.", "DBLP authors": ["Njuguna Njoroge", "Jared Casper", "Sewook Wee", "Yuriy Teslyar", "Daxia Ge", "Christos Kozyrakis", "Kunle Olukotun"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364558", "OA papers": [{"PaperId": "https://openalex.org/W3149505615", "PaperTitle": "ATLAS: A Chip-Multiprocessor with Transactional Memory Support", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Stanford University": 7.0}, "Authors": ["Njoroge", "Casper", "Wee", "Teslyar", "Ge", "Kozyrakis", "Olukotun"]}]}, {"DBLP title": "A dynamically adaptive DSP for heterogeneous reconfigurable platforms.", "DBLP authors": ["Fabio Campi", "Antonio Deledda", "Matteo Pizzotti", "Luca Ciccarelli", "Pier Luigi Rolandi", "Claudio Mucci", "Andrea Lodi", "Arseni Vitkovski", "Luca Vanzolini"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364559", "OA papers": [{"PaperId": "https://openalex.org/W3145237092", "PaperTitle": "A dynamically adaptive DSP for heterogeneous reconfigurable platforms", "Year": 2007, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {}, "Authors": ["Campi", "Deledda", "Pizzotti", "Ciccarelli", "Rolandi", "Mucci", "Lodi", "Vitkovski", "Vanzolini"]}]}, {"DBLP title": "An 0.9 \u00d7 1.2\", low power, energy-harvesting system with custom multi-channel communication interface.", "DBLP authors": ["Phillip Stanley-Marbell", "Diana Marculescu"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364560", "OA papers": [{"PaperId": "https://openalex.org/W3150565910", "PaperTitle": "An 0.9 x 1.2\", Low Power, Energy-Harvesting System with Custom Multi-Channel Communication Interface", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}, "Authors": ["Stanley-Marbell", "Marculescu"]}]}, {"DBLP title": "Interactive presentation: An FPGA based all-digital transmitter with radio frequency output for software defined radio.", "DBLP authors": ["Zhuan Ye", "John Grosspietsch", "Gokhan Memik"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364561", "OA papers": [{"PaperId": "https://openalex.org/W2101692633", "PaperTitle": "An FPGA Based All-Digital Transmitter with Radio Frequency Output for Software Defined Radio", "Year": 2007, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"Wireless Solutions Res. Center, Schaumburg, IL": 2.0, "Northwestern University": 1.0}, "Authors": ["Zhuan Ye", "John Grosspietsch", "Gokhan Memik"]}]}, {"DBLP title": "A non-intrusive isolation approach for soft cores.", "DBLP authors": ["Ozgur Sinanoglu", "Tsvetomir Petrov"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364562", "OA papers": [{"PaperId": "https://openalex.org/W3141616075", "PaperTitle": "A Non-Intrusive Isolation Approach for Soft Cores", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Kuwait University": 1.0, "Qualcomm (United States)": 1.0}, "Authors": ["Sinanoglu", "Petrov"]}]}, {"DBLP title": "Unknown blocking scheme for low control data volume and high observability.", "DBLP authors": ["Seongmoon Wang", "Wenlong Wei", "Srimat T. Chakradhar"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364563", "OA papers": [{"PaperId": "https://openalex.org/W4229493854", "PaperTitle": "Unknown Blocking Scheme for Low Control Data Volume and High Observability", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"NEC Laboratories of America, Inc., Princeton, NJ, USA": 3.0}, "Authors": ["Seongmoon Wang", "Wenlong Wei", "Srimat Chakradhar"]}]}, {"DBLP title": "Test cost reduction for SoC using a combined approach to test data compression and test scheduling.", "DBLP authors": ["Quming Zhou", "Kedarnath J. Balakrishnan"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364564", "OA papers": [{"PaperId": "https://openalex.org/W4247382390", "PaperTitle": "Test Cost Reduction for SoC Using a Combined Approach to Test Data Compression and Test Scheduling", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Rice University": 1.0}, "Authors": ["Quming Zhou", "K.J. Balakrishnan"]}]}, {"DBLP title": "High-level test synthesis for delay fault testability.", "DBLP authors": ["Sying-Jyan Wang", "Tung-Hua Yeh"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364565", "OA papers": [{"PaperId": "https://openalex.org/W4238374390", "PaperTitle": "High-Level Test Synthesis for Delay Fault Testability", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Sying-Jyan Wang", "Tung-Hua Yeh"]}]}, {"DBLP title": "Bus access optimisation for FlexRay-based distributed embedded systems.", "DBLP authors": ["Traian Pop", "Paul Pop", "Petru Eles", "Zebo Peng"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364566", "OA papers": [{"PaperId": "https://openalex.org/W3150159339", "PaperTitle": "Bus Access Optimisation for FlexRay-based Distributed Embedded Systems", "Year": 2007, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Link\u00f6ping University": 3.0, "Technical University of Denmark": 1.0}, "Authors": ["Traian Pop", "Paul Pop", "Petru Eles", "Zebo Peng"]}]}, {"DBLP title": "A decomposition-based constraint optimization approach for statically scheduling task graphs with communication delays to multiprocessors.", "DBLP authors": ["Nadathur Satish", "Kaushik Ravindran", "Kurt Keutzer"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364567", "OA papers": [{"PaperId": "https://openalex.org/W3144161048", "PaperTitle": "A Decomposition-based Constraint Optimization Approach for Statically Scheduling Task Graphs with Communication Delays to Multiprocessors", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of California, Berkeley": 3.0}, "Authors": ["Satish", "Ravindran", "Keutzer"]}]}, {"DBLP title": "Design closure driven delay relaxation based on convex cost network flow.", "DBLP authors": ["Chuan Lin", "Aiguo Xie", "Hai Zhou"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364568", "OA papers": [{"PaperId": "https://openalex.org/W4241280460", "PaperTitle": "Design Closure Driven Delay Relaxation Based on Convex Cost Network Flow", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Software and Engineering Associates (United States)": 1.0, "Calypto Design Systems, Inc., Santa Clara, CA, USA": 1.0, "Northwestern University": 1.0}, "Authors": ["Che-Hsin Lin", "Aiguo Xie", "Hai Zhou"]}]}, {"DBLP title": "Simulation-based reusable posynomial models for MOS transistor parameters.", "DBLP authors": ["Varun Aggarwal", "Una-May O'Reilly"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364569", "OA papers": [{"PaperId": "https://openalex.org/W3141814318", "PaperTitle": "Simulation-based reusable posynomial models for MOS transistor parameters", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Optim Design (United States)": 2.0}, "Authors": ["Aggarwal", "O'Reilly"]}]}, {"DBLP title": "Trade-off design of analog circuits using goal attainment and \"Wave Front\" sequential quadratic programming.", "DBLP authors": ["Daniel Mueller", "Helmut E. Graeb", "Ulf Schlichtmann"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364570", "OA papers": [{"PaperId": "https://openalex.org/W3143839561", "PaperTitle": "Trade-Off Design of Analog Circuits using Goal Attainment and \"Wave Front\" Sequential Quadratic Programming", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Electronics Design (Estonia )": 2.0, "Institute of Automation": 1.0}, "Authors": ["Mueller", "Graeb", "Schlichtmann"]}]}, {"DBLP title": "An efficient methodology for hierarchical synthesis of mixed-signal systems with fully integrated building block topology selection.", "DBLP authors": ["Tom Eeckelaert", "Raf Schoofs", "Georges G. E. Gielen", "Michiel Steyaert", "Willy M. C. Sansen"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364571", "OA papers": [{"PaperId": "https://openalex.org/W3140458074", "PaperTitle": "An Efficient Methodology for Hierarchical Synthesis of Mixed-Signal Systems with Fully Integrated Building Block Topology Selection", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"KU Leuven": 5.0}, "Authors": ["Eeckelaert", "Schoofs", "Gielen", "Steyaert", "Sansen"]}]}, {"DBLP title": "Interactive presentation: A coefficient optimization and architecture selection tool for SigmaDelta modulators in MATLAB.", "DBLP authors": ["\u00d6mer Yetik", "Muharrem Orkun Saglamdemir", "Sel\u00e7uk Talay", "G\u00fcnhan D\u00fcndar"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364572", "OA papers": [{"PaperId": "https://openalex.org/W2137454750", "PaperTitle": "A Coefficient Optimization and Architecture Selection Tool for EA Modulators in MATLAB", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Bo\u011fazi\u00e7i University": 4.0}, "Authors": ["O. Yetik", "Orkun Saglamdemir", "S. Talay", "Gunhan Dundar"]}]}, {"DBLP title": "Synthesis of task and message activation models in real-time distributed automotive systems.", "DBLP authors": ["Wei Zheng", "Marco Di Natale", "Claudio Pinello", "Paolo Giusto", "Alberto L. Sangiovanni-Vincentelli"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364573", "OA papers": [{"PaperId": "https://openalex.org/W4240344210", "PaperTitle": "Synthesis of Task and Message Activation Models in Real-Time Distributed Automotive Systems", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of California, Berkeley": 2.5, "General Motors (United States)": 2.5}, "Authors": ["Wei Zheng", "Marco Di Natale", "C. Pinello", "Paolo Giusto", "Alberto Sangiovanni Vincentelli"]}]}, {"DBLP title": "An ILP formulation for system-level application mapping on network processor architectures.", "DBLP authors": ["Christopher Ostler", "Karam S. Chatha"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364574", "OA papers": [{"PaperId": "https://openalex.org/W3141273791", "PaperTitle": "An ILP Formulation for System-Level Application Mapping on Network Processor Architectures", "Year": 2007, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Arizona State University": 2.0}, "Authors": ["Ostler", "Chatha"]}]}, {"DBLP title": "A smooth refinement flow for co-designing HW and SW threads.", "DBLP authors": ["Paolo Destro", "Franco Fummi", "Graziano Pravadelli"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364575", "OA papers": [{"PaperId": "https://openalex.org/W3147502326", "PaperTitle": "A Smooth Refinement Flow for Co-designing HW and SW Threads", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}, "Authors": ["Destro", "Fummi", "Pravadelli"]}]}, {"DBLP title": "Speeding up SystemC simulation through process splitting.", "DBLP authors": ["Youssef N. Naguib", "Rafik S. Guindi"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364576", "OA papers": [{"PaperId": "https://openalex.org/W3140181672", "PaperTitle": "Speeding Up SystemC Simulation through Process Splitting", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Naguib", "Guindi"]}]}, {"DBLP title": "Interactive presentation: An FPGA design flow for reconfigurable network-based multi-processor systems on chip.", "DBLP authors": ["Akash Kumar", "Andreas Hansson", "Jos Huisken", "Henk Corporaal"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364577", "OA papers": [{"PaperId": "https://openalex.org/W2116793508", "PaperTitle": "An FPGA Design Flow for Reconfigurable Network-Based Multi-Processor Systems on Chip", "Year": 2007, "CitationCount": 50, "EstimatedCitation": 50, "Affiliations": {"Eindhoven University of Technology": 3.0, "Silicon Hive, Eindhoven, The Netherlands": 1.0}, "Authors": ["Ashok Kumar", "Andreas Hansson", "Jos Huisken", "Henk Corporaal"]}]}, {"DBLP title": "Hard real-time reconfiguration port scheduling.", "DBLP authors": ["Florian Dittmann", "Stefan Frank"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364578", "OA papers": [{"PaperId": "https://openalex.org/W3140009348", "PaperTitle": "Hard Real-Time Reconfiguration Port Scheduling", "Year": 2007, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {}, "Authors": ["Dittmann", "Frank"]}]}, {"DBLP title": "An efficient algorithm for online management of 2D area of partially reconfigurable FPGAs.", "DBLP authors": ["Jin Cui", "Qingxu Deng", "Xiuqiang He", "Zonghua Gu"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364579", "OA papers": [{"PaperId": "https://openalex.org/W4244587042", "PaperTitle": "An Efficient Algorithm for Online Management of 2D Area of Partially Reconfigurable FPGAs", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}, "Authors": ["Jin Cui", "Qingxu Deng", "Xiuqiang He", "Zonghua Gu"]}]}, {"DBLP title": "Improving utilization of reconfigurable resources using two dimensional compaction.", "DBLP authors": ["Ahmed A. El Farag", "Hatem M. El-Boghdadi", "Samir I. Shaheen"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364580", "OA papers": [{"PaperId": "https://openalex.org/W4244987384", "PaperTitle": "Improving Utilization of Reconfigurable Resources Using Two Dimensional Compaction", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Cairo University": 3.0}, "Authors": ["Ahmed A. Farag", "Hatem M. El-Boghdadi", "Samir I. Shaheen"]}]}, {"DBLP title": "Low-power warp processor for power efficient high-performance embedded systems.", "DBLP authors": ["Roman L. Lysecky"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364581", "OA papers": [{"PaperId": "https://openalex.org/W3148697635", "PaperTitle": "Low-Power Warp Processor for Power Efficient High-Performance Embedded Systems", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Lysecky"]}]}, {"DBLP title": "Interactive presentation: Using dynamic voltage scaling to reduce the configuration energy of run time reconfigurable devices.", "DBLP authors": ["Yang Qu", "Juha-Pekka Soininen", "Jari Nurmi"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364582", "OA papers": [{"PaperId": "https://openalex.org/W2141314739", "PaperTitle": "Using Dynamic Voltage Scaling to Reduce the Configuration Energy of Run Time Reconfigurable Devices", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"VTT Technical Research Centre of Finland": 2.0, "Tampere University of Applied Sciences": 1.0}, "Authors": ["Yang Qu", "Juha-Pekka Soininen", "Jari Nurmi"]}]}, {"DBLP title": "Interactive presentation: A shift register based clause evaluator for reconfigurable SAT solver.", "DBLP authors": ["Mona Safar", "Mohamed Shalan", "M. Watheq El-Kharashi", "Ashraf Salem"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364583", "OA papers": [{"PaperId": "https://openalex.org/W2150642420", "PaperTitle": "A Shift Register based Clause Evaluator for Reconfigurable SAT Solver", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Ain Shams University": 3.0, "Mentor Graphics Egypt Cairo, Egypt": 1.0}, "Authors": ["M. E. Safar", "Mohamed Shalan", "M. Watheq El-Kharashi", "Abdelfattah Z.M. Salem"]}]}, {"DBLP title": "Efficient high-performance ASIC implementation of JPEG-LS encoder.", "DBLP authors": ["Markos E. Papadonikolakis", "Vasilleios Pantazis", "Athanasios Kakarountas"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364584", "OA papers": [{"PaperId": "https://openalex.org/W3140689851", "PaperTitle": "Efficient High-Performance ASIC Implementation of JPEG-LS Encoder", "Year": 2007, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Imec": 1.0, "University of Patras": 0.5, "Technological Educational Institute of Central Greece": 0.5}, "Authors": ["Papadonikolakis", "Pantazis", "Kakarountas"]}]}, {"DBLP title": "Improve CAM power efficiency using decoupled match line scheme.", "DBLP authors": ["Yen-Jen Chang", "Yuan-Hong Liao", "Shanq-Jang Ruan"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364585", "OA papers": [{"PaperId": "https://openalex.org/W4236995701", "PaperTitle": "Improve CAM Power Efficiency Using Decoupled Match Line Scheme", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Chung Hsing University": 2.0, "National Taiwan University of Science and Technology": 1.0}, "Authors": ["Yen-Jen Chang", "Yuan-Hong Liao", "Shanq-Jang Ruan"]}]}, {"DBLP title": "Cyclostationary feature detection on a tiled-SoC.", "DBLP authors": ["Andr\u00e9 B. J. Kokkeler", "Gerard J. M. Smit", "Thijs Krol", "Jan Kuper"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364586", "OA papers": [{"PaperId": "https://openalex.org/W4206374864", "PaperTitle": "Cyclostationary Feature Detection on a tiled-SoC", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Twente": 4.0}, "Authors": ["Andre B.J. Kokkeler", "Gerard J.M. Smit", "Thijs Krol", "Jan Kuper"]}]}, {"DBLP title": "Mapping control-intensive video kernels onto a coarse-grain reconfigurable architecture: the H.264/AVC deblocking filter.", "DBLP authors": ["C. Arbelo", "Andreas Kanstein", "Sebasti\u00e1n L\u00f3pez", "Jos\u00e9 Francisco L\u00f3pez", "Mladen Berekovic", "Roberto Sarmiento", "Jean-Yves Mignolet"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364587", "OA papers": [{"PaperId": "https://openalex.org/W3145025451", "PaperTitle": "Mapping Control-Intensive Video Kernels onto a Coarse-Grain Reconfigurable Architecture: the H.264/AVC Deblocking Filter", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {}, "Authors": ["Arbelo", "Kanstein", "Lopez", "Berekovic", "Sarmiento", "Mignolet"]}]}, {"DBLP title": "Interactive presentation: An efficient hardware architecture for H.264 intra prediction algorithm.", "DBLP authors": ["Esra Sahin", "Ilker Hamzaoglu"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364588", "OA papers": [{"PaperId": "https://openalex.org/W2127392486", "PaperTitle": "An Efficient Hardware Architecture for H.264 Intra Prediction Algorithm", "Year": 2007, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"Sabanc\u0131 University": 2.0}, "Authors": ["E. Sahin", "Ilker Hamzaoglu"]}]}, {"DBLP title": "Interactive presentation: An FPGA implementation of decision tree classification.", "DBLP authors": ["Ramanathan Narayanan", "Daniel Honbo", "Gokhan Memik", "Alok N. Choudhary", "Joseph Zambreno"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364589", "OA papers": [{"PaperId": "https://openalex.org/W2111354851", "PaperTitle": "An FPGA Implementation of Decision Tree Classification", "Year": 2007, "CitationCount": 46, "EstimatedCitation": 46, "Affiliations": {"Northwestern University": 3.0, "Iowa State University": 2.0}, "Authors": ["Ranga Narayanan", "Daniel Honbo", "Gokhan Memik", "Alok Choudhary", "Joseph Zambreno"]}]}, {"DBLP title": "Interactive presentation: Radix 4 SRT division with quotient prediction and operand scaling.", "DBLP authors": ["Nishant R. Srivastava"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364590", "OA papers": [{"PaperId": "https://openalex.org/W2012949431", "PaperTitle": "Radix 4 SRT Division with Quotient Prediction and Operand Scaling", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Illinois Institute of Technology": 1.0}, "Authors": ["N.R. Srivastava"]}]}, {"DBLP title": "SoC testing using LFSR reseeding, and scan-slice-based TAM optimization and test scheduling.", "DBLP authors": ["Zhanglei Wang", "Krishnendu Chakrabarty", "Seongmoon Wang"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364591", "OA papers": [{"PaperId": "https://openalex.org/W4251253004", "PaperTitle": "SoC Testing Using LFSR Reseeding, and Scan-Slice- Based TAM Optimization and Test Scheduling", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Duke University": 2.0, "NEC Laboratories of America, Princeton, NJ, USA": 1.0}, "Authors": ["Zhanglei Wang", "Krishnendu Chakrabarty", "Seongmoon Wang"]}]}, {"DBLP title": "Optimized integration of test compression and sharing for SOC testing.", "DBLP authors": ["Anders Larsson", "Erik Larsson", "Petru Eles", "Zebo Peng"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364592", "OA papers": [{"PaperId": "https://openalex.org/W3138556205", "PaperTitle": "Optimized Integration of Test Compression and Sharing for SOC Testing", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Embedded Systems (United States)": 2.0, "Link\u00f6ping University": 2.0}, "Authors": ["Anders Larsson", "Erik G. Larsson", "Petru Eles", "Zebo Peng"]}]}, {"DBLP title": "A sophisticated memory test engine for LCD display drivers.", "DBLP authors": ["Oliver Spang", "Hans Martin von Staudt", "Michael G. Wahl"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364593", "OA papers": [{"PaperId": "https://openalex.org/W4251309669", "PaperTitle": "A Sophisticated Memory Test Engine for LCD Display Drivers", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Siegen": 2.0, "Dialog Semiconductor (Germany)": 1.0}, "Authors": ["Oliver Spang", "Hans Martin von Staudt", "Michael Wahl"]}]}, {"DBLP title": "Formal verification of a pervasive interconnect bus system in a high-performance microprocessor.", "DBLP authors": ["Thuyen Le", "Tilman Gl\u00f6kler", "Jason Baumgartner"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364594", "OA papers": [{"PaperId": "https://openalex.org/W4241091013", "PaperTitle": "Formal Verification of a Pervasive Interconnect Bus System in a High-Performance Microprocessor", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Thuyen Le", "Tilman Glokler", "Jason R. Baumgartner"]}]}, {"DBLP title": "Interactive presentation: Low cost debug architecture using lossy compression for silicon debug.", "DBLP authors": ["Ehab Anis", "Nicola Nicolici"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364595", "OA papers": [{"PaperId": "https://openalex.org/W2162979607", "PaperTitle": "Low Cost Debug Architecture using Lossy Compression for Silicon Debug", "Year": 2007, "CitationCount": 68, "EstimatedCitation": 68, "Affiliations": {"McMaster University": 2.0}, "Authors": ["Ehab Anis", "Nicola Nicolici"]}]}, {"DBLP title": "Interactive presentation: An SoC test scheduling algorithm using reconfigurable union wrappers.", "DBLP authors": ["Tomokazu Yoneda", "Masahiro Imanishi", "Hideo Fujiwara"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364596", "OA papers": [{"PaperId": "https://openalex.org/W2159249733", "PaperTitle": "An SoC Test Scheduling Algorithm using Reconfigurable Union Wrappers", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Nara Institute of Science and Technology": 3.0}, "Authors": ["Toshiyuki Yoneda", "Masatoshi Imanishi", "Hideo Fujiwara"]}]}, {"DBLP title": "Microprocessors in the era of terascale integration.", "DBLP authors": ["Shekhar Borkar", "Norman P. Jouppi", "Per Stenstr\u00f6m"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364597", "OA papers": [{"PaperId": "https://openalex.org/W4230793013", "PaperTitle": "Microprocessors in the Era of Terascale Integration", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {}, "Authors": ["Shekhar Borkar", "Norman P. Jouppi", "Per Stenstr\u00f6m"]}]}, {"DBLP title": "CMCal: an accurate analytical approach for the analysis of process variations with non-gaussian parameters and nonlinear functions.", "DBLP authors": ["Min Zhang", "Markus Olbrich", "David Seider", "Martin Frerichs", "Harald Kinzelbach", "Erich Barke"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364598", "OA papers": [{"PaperId": "https://openalex.org/W3141139900", "PaperTitle": "CMCal: An Accurate Analytical Approach for the Analysis of Process Variations with Non-Gaussian Parameters and Nonlinear Functions", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Leibniz University Hannover": 3.0, "Infineon Technologies (Germany)": 1.0}, "Authors": ["Zhang", "Olbrich", "Seider", "Frerichs", "Kinzelbach", "Barke"]}]}, {"DBLP title": "A symbolic methodology for the verification of analog and mixed signal designs.", "DBLP authors": ["Ghiath Al Sammane", "Mohamed H. Zaki", "Sofi\u00e8ne Tahar"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364599", "OA papers": [{"PaperId": "https://openalex.org/W4256429711", "PaperTitle": "A Symbolic Methodology for the Verification of Analog and Mixed Signal Designs", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Concordia University": 3.0}, "Authors": ["Ghiath Al-Sammane", "Mohamed H. Zaki", "Sofi\u00e8ne Tahar"]}]}, {"DBLP title": "Efficient nonlinear distortion analysis of RF circuits.", "DBLP authors": ["Dani Tannir", "Roni Khazaka"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364600", "OA papers": [{"PaperId": "https://openalex.org/W3147798813", "PaperTitle": "Efficient Nonlinear Distortion Analysis of RF Circuits", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Tannir", "Khazaka"]}]}, {"DBLP title": "Nonlinearity analysis of Analog/RF circuits using combined multisine and volterra analysis.", "DBLP authors": ["Jonathan Borremans", "Ludwig De Locht", "Piet Wambacq", "Yves Rolain"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364601", "OA papers": [{"PaperId": "https://openalex.org/W3126492794", "PaperTitle": "Nonlinearity Analysis of Analog/RF Circuits Using Combined Multisine and Volterra Analysis", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Electronics and Informatics": 1.0, "Electricity": 2.0, "Informatics and Applied Informatics": 1.0}, "Authors": ["Jonathan Borremans", "Ludwig De Locht", "Piet Wambacq", "Yves Rolain"]}]}, {"DBLP title": "Interactive presentation: Optimizing analog filter designs for minimum nonlinear distortions using multisine excitations.", "DBLP authors": ["John Lataire", "Gerd Vandersteen", "Rik Pintelon"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364602", "OA papers": [{"PaperId": "https://openalex.org/W2123441893", "PaperTitle": "Optimizing Analog Filter Designs for Minimum Nonlinear Distortions Using Multisine Excitations", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Vrije Universiteit Brussel": 3.0}, "Authors": ["John Lataire", "Gerd Vandersteen", "Rik Pintelon"]}]}, {"DBLP title": "Performance analysis of complex systems by integration of dataflow graphs and compositional performance analysis.", "DBLP authors": ["Simon Schliecker", "Steffen Stein", "Rolf Ernst"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364603", "OA papers": [{"PaperId": "https://openalex.org/W3148199978", "PaperTitle": "Performance Analysis of Complex Systems by Integration of Dataflow Graphs and Compositional Performance Analysis", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}, "Authors": ["Schliecker", "Ernst"]}]}, {"DBLP title": "Tackling an abstraction gap: co-simulating SystemC DE with bluespec ESL.", "DBLP authors": ["Hiren D. Patel", "Sandeep K. Shukla"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364604", "OA papers": [{"PaperId": "https://openalex.org/W3152342941", "PaperTitle": "Tackling an Abstraction Gap: Co-simulating SystemC DE with Bluespec ESL", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Patel", "Shukla"]}]}, {"DBLP title": "A calculator for Pareto points.", "DBLP authors": ["Marc Geilen", "Twan Basten"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364605", "OA papers": [{"PaperId": "https://openalex.org/W3148468360", "PaperTitle": "A Calculator for Pareto Points", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Eindhoven University of Technology": 2.0}, "Authors": ["Geilen", "Basten"]}]}, {"DBLP title": "Modeling and simulation to the design of SigmaDelta fractional-N frequency synthesizer.", "DBLP authors": ["Shuilong Huang", "Huainan Ma", "Zhihua Wang"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364606", "OA papers": [{"PaperId": "https://openalex.org/W4254499708", "PaperTitle": "Modeling and Simulation to the Design of EA Fractional-N Frequency Synthesizer", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Shuilong Huang", "Huainan Ma", "Zhihua Wang"]}]}, {"DBLP title": "Interactive presentation: System level power optimization of Sigma-Delta modulator.", "DBLP authors": ["Fei Gong", "Xiaobo Wu"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364607", "OA papers": [{"PaperId": "https://openalex.org/W2143193879", "PaperTitle": "System Level Power Optimization of Sigma-Delta Modulator", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Zhejiang Province Institute of Architectural Design and Research": 1.0, "Zhejiang University": 1.0}, "Authors": ["Fei Gong", "Xiaobo Wu"]}]}, {"DBLP title": "Interactive presentation: Executable system-level specification models containing UML-based behavioral patterns.", "DBLP authors": ["Leandro Soares Indrusiak", "Andreas Thuy", "Manfred Glesner"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364608", "OA papers": [{"PaperId": "https://openalex.org/W2117580570", "PaperTitle": "Executable system-level specification models containing UML-based behavioral patterns", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Technical University of Darmstadt": 3.0}, "Authors": ["Leandro Soares Indrusiak", "A. Thuy", "Manfred Glesner"]}]}, {"DBLP title": "Assessing carbon nanotube bundle interconnect for future FPGA architectures.", "DBLP authors": ["Soumya Eachempati", "Arthur Nieuwoudt", "Aman Gayasen", "Narayanan Vijaykrishnan", "Yehia Massoud"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364609", "OA papers": [{"PaperId": "https://openalex.org/W4239762517", "PaperTitle": "Assessing Carbon Nanotube Bundle Interconnect for Future FPGA Architectures", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {}, "Authors": ["Soumya Eachempati", "Arthur Nieuwoudt", "Aman Gayasen", "N. Vijaykrishnan", "Yehia Massoud"]}]}, {"DBLP title": "Two-level microprocessor-accelerator partitioning.", "DBLP authors": ["Scott Sirowy", "Yonghui Wu", "Stefano Lonardi", "Frank Vahid"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364610", "OA papers": [{"PaperId": "https://openalex.org/W4235884578", "PaperTitle": "Two-Level Microprocessor-Accelerator Partitioning", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of California, Riverside": 3.5, "University of California, Irvine": 0.5}, "Authors": ["Scott Sirowy", "Yonghui Wu", "Stefano Lonardi", "Frank Vahid"]}]}, {"DBLP title": "Design space exploration of partially re-configurable embedded processors.", "DBLP authors": ["Anupam Chattopadhyay", "W. Ahmed", "Kingshuk Karuri", "David Kammler", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364611", "OA papers": [{"PaperId": "https://openalex.org/W3151315793", "PaperTitle": "Design Space Exploration of Partially Re-configurable Embedded Processors", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["Chattopadhyay", "Ahmed", "Karari", "Kammler", "Leupers", "Ascheid", "Meyr"]}]}, {"DBLP title": "Interactive presentation: Generating and executing multi-exit custom instructions for an adaptive extensible processor.", "DBLP authors": ["Hamid Noori", "Farhad Mehdipour", "Kazuaki J. Murakami", "Koji Inoue", "Maziar Goudarzi"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364612", "OA papers": [{"PaperId": "https://openalex.org/W1973347604", "PaperTitle": "Generating and Executing Multi-Exit Custom Instructions for an Adaptive Extensible Processor", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Kyushu University": 4.0, "Amirkabir University of Technology": 1.0}, "Authors": ["Hamid Noori", "Farhad Mehdipour", "Koichi Murakami", "Koji Inoue", "Maziar Goudarzi"]}]}, {"DBLP title": "Low complexity LDPC code decoders for next generation standards.", "DBLP authors": ["Torben Brack", "Matthias Alles", "Timo Lehnigk-Emden", "Frank Kienle", "Norbert Wehn", "Nicola E. L'Insalata", "Francesco Rossi", "Massimo Rovini", "Luca Fanucci"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364613", "OA papers": [{"PaperId": "https://openalex.org/W4242135463", "PaperTitle": "Low Complexity LDPC Code Decoders for Next Generation Standards", "Year": 2007, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"University of Kaiserslautern": 5.0, "University of Pisa": 4.0}, "Authors": ["T. Brack", "Michael L. Alles", "T. Lehnigk-Emden", "Frank Kienle", "Norbert Wehn", "Nicola E. L'Insalata", "Francesca Rossi", "Massimo Rovini", "Luca Fanucci"]}]}, {"DBLP title": "Non-fractional parallelism in LDPC decoder implementations.", "DBLP authors": ["John Dielissen", "Andries Hekstra"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364614", "OA papers": [{"PaperId": "https://openalex.org/W3142872849", "PaperTitle": "Non-fractional parallelism in LDPC Decoder implementations", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"NXP (Netherlands)": 2.0}, "Authors": ["Dielissen", "Hekstra"]}]}, {"DBLP title": "Minimum-energy LDPC decoder for real-time mobile application.", "DBLP authors": ["Weihuang Wang", "Gwan Choi"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364615", "OA papers": [{"PaperId": "https://openalex.org/W4251929610", "PaperTitle": "Minimum-Energy LDPC Decoder for Real-Time Mobile Application", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Texas A&M University": 2.0}, "Authors": ["Weihuang Wang", "Gwan Choi"]}]}, {"DBLP title": "Pipelined implementation of a real time programmable encoder for low density parity check code on a reconfigurable instruction cell architecture.", "DBLP authors": ["Zahid Khan", "Tughrul Arslan"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364616", "OA papers": [{"PaperId": "https://openalex.org/W3141946474", "PaperTitle": "Pipelined Implementation of a Real Time Programmable Encoder for Low Density Parity Check Code on a Reconfigurable Instruction Cell Architecture", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["Khan", "Arslan"]}]}, {"DBLP title": "Interactive presentation: Implementation of AES/Rijndael on a dynamically reconfigurable architecture.", "DBLP authors": ["Claudio Mucci", "Luca Vanzolini", "Fabio Campi", "Mario Toma"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364617", "OA papers": [{"PaperId": "https://openalex.org/W2103807043", "PaperTitle": "Implementation of AES/Rijndael on a dynamically reconfigurable architecture", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Bologna": 5.0, "STMicroelectronics (Italy)": 2.0}, "Authors": ["Claudio Mucci", "Luca Vanzolini", "A. Lodi", "A. Deledda", "Roberto Guerrieri", "Fabrizio Campi", "Mario Toma"]}]}, {"DBLP title": "Using the inter- and intra-switch regularity in NoC switch testing.", "DBLP authors": ["Mohammad Hosseinabady", "Atefe Dalirsani", "Zainalabedin Navabi"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364618", "OA papers": [{"PaperId": "https://openalex.org/W3151023695", "PaperTitle": "Using the Inter- and Intra-Switch Regularity in NoC Switch Testing", "Year": 2007, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {}, "Authors": ["Hosseinabady", "Dalirsani", "Navabi"]}]}, {"DBLP title": "Toward a scalable test methodology for 2D-mesh Network-on-Chips.", "DBLP authors": ["Kim Peters\u00e9n", "Johnny \u00d6berg"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364619", "OA papers": [{"PaperId": "https://openalex.org/W3151929897", "PaperTitle": "Toward a Scalable Test Methodology for 2D-mesh Network-on-Chips", "Year": 2007, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Royal Institute of Technology": 2.0}, "Authors": ["Petersen", "Oberg"]}]}, {"DBLP title": "Remote testing and diagnosis of System-on-Chips using network management frameworks.", "DBLP authors": ["Oussama Laouamri", "Chouki Aktouf"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364620", "OA papers": [{"PaperId": "https://openalex.org/W3149548625", "PaperTitle": "Remote Testing and Diagnosis of System-on-Chips Using Network Management Frameworks", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Amplitude Technologies (France)": 2.0}, "Authors": ["Laouamri", "Aktouf"]}]}, {"DBLP title": "Fast memory footprint estimation based on maximal dependency vector calculation.", "DBLP authors": ["Qubo Hu", "Arnout Vandecappelle", "Per Gunnar Kjeldsberg", "Francky Catthoor", "Martin Palkovic"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364621", "OA papers": [{"PaperId": "https://openalex.org/W3141080467", "PaperTitle": "Fast Memory Footprint Estimation based on Maximal Dependency Vector Calculation", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Hu", "Vandecappelle", "Kjeldsberg", "Catthoor", "Palkovic"]}]}, {"DBLP title": "Mapping multi-dimensional signals into hierarchical memory organizations.", "DBLP authors": ["Hongwei Zhu", "Ilie I. Luican", "Florin Balasa"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364622", "OA papers": [{"PaperId": "https://openalex.org/W4239168921", "PaperTitle": "Mapping Multi-Dimensional Signals into Hierarchical Memory Organizations", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Hongwei Zhu", "Ilie I. Luican", "Florin Balasa"]}]}, {"DBLP title": "The impact of loop unrolling on controller delay in high level synthesis.", "DBLP authors": ["Srikanth Kurra", "Neeraj Kumar Singh", "Preeti Ranjan Panda"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364623", "OA papers": [{"PaperId": "https://openalex.org/W4244294723", "PaperTitle": "The Impact of Loop Unrolling on Controller Delay in High Level Synthesis", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Indian Institute of Technology Delhi": 2.0, "Intel (India)": 1.0}, "Authors": ["Srikanth Kurra", "Neeraj Kumar Singh", "Preeti Ranjan Panda"]}]}, {"DBLP title": "Clock-frequency assignment for multiple clock domain systems-on-a-chip.", "DBLP authors": ["Scott Sirowy", "Yonghui Wu", "Stefano Lonardi", "Frank Vahid"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364624", "OA papers": [{"PaperId": "https://openalex.org/W4244771157", "PaperTitle": "Clock-Frequency Assignment for Multiple Clock Domain Systems-on-a-Chip", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of California, Riverside": 3.0, "University of California, Irvine": 1.0}, "Authors": ["Scott Sirowy", "Yonghui Wu", "Stefano Lonardi", "Frank Vahid"]}]}, {"DBLP title": "Interactive presentation: System-level process variation driven throughput analysis for single and multiple voltage-frequency island designs.", "DBLP authors": ["Siddharth Garg", "Diana Marculescu"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364625", "OA papers": [{"PaperId": "https://openalex.org/W2096271904", "PaperTitle": "System-Level Process Variation Driven Throughput Analysis for Single and Multiple Voltage-Frequency Island Designs", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Carnegie Mellon University": 2.0}, "Authors": ["Satish K. Garg", "Diana Marculescu"]}]}, {"DBLP title": "Interactive presentation: Reliability-aware system synthesis.", "DBLP authors": ["Michael Gla\u00df", "Martin Lukasiewycz", "Thilo Streichert", "Christian Haubelt", "J\u00fcrgen Teich"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266452", "OA papers": [{"PaperId": "https://openalex.org/W1967411799", "PaperTitle": "Interactive presentation: Reliability-aware system synthesis", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Erlangen-Nuremberg": 5.0}, "Authors": ["Michael Gla\u00df", "Martin Lukasiewycz", "Thilo Streichert", "Christian Haubelt", "J\u00fcrgen Teich"]}]}, {"DBLP title": "Flexibility-oriented design methodology for reconfigurable DeltaSigma modulators.", "DBLP authors": ["Pengbo Sun", "Ying Wei", "Alex Doboli"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364627", "OA papers": [{"PaperId": "https://openalex.org/W4233327668", "PaperTitle": "Flexibility-oriented Design Methodology for AE Reconfigurable Modulators", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Stony Brook University": 1.5, "State University of New York": 1.5}, "Authors": ["Pengbo Sun", "Ying Wei", "Alex Doboli"]}]}, {"DBLP title": "Experimental validation of a tuning algorithm for high-speed filters.", "DBLP authors": ["Gianvito Matarrese", "Cristoforo Marzocca", "Francesco Corsi", "Stefano D'Amico", "Andrea Baschirotto"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364628", "OA papers": [{"PaperId": "https://openalex.org/W3137987960", "PaperTitle": "Experimental Validation of a Tuning Algorithm for High-Speed Filters", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Polytechnic University of Bari": 3.0, "INFN Sezione di Lecce": 2.0}, "Authors": ["G. Matarrese", "Cristoforo Marzocca", "Francesco Corsi", "Stefano D'Amico", "Andrea Baschirotto"]}]}, {"DBLP title": "Design of high-resolution MOSFET-only pipelined ADCs with digital calibration.", "DBLP authors": ["Hamed Aminzadeh", "Mohammad Danaie", "Reza Lotfi"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364629", "OA papers": [{"PaperId": "https://openalex.org/W3143318703", "PaperTitle": "Design of High-Resolution MOSFET-Only Pipelined ADCs with Digital Calibration", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Aminzadeh", "Danaie", "Lotfi"]}]}, {"DBLP title": "A new technique for characterization of digital-to-analog converters in high-speed systems.", "DBLP authors": ["Jafar Savoj", "Ali-Azam Abbasfar", "Amir Amirkhany", "Bruno W. Garlepp", "Mark A. Horowitz"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364630", "OA papers": [{"PaperId": "https://openalex.org/W4246025573", "PaperTitle": "A New Technique for Characterization of Digital-to-Analog Converters in High-Speed Systems", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["Jafar Savoj", "Aliazam Abbasfar", "Amir Amirkhany", "Bruno W. Garlepp", "Mark Horowitz"]}]}, {"DBLP title": "DFM/DFY: should you trust the surgeon or the family doctor?", "DBLP authors": ["Marco Casale-Rossi", "Andrzej J. Strojwas", "Robert C. Aitken", "Antun Domic", "Carlo Guardiani", "Philippe Magarshack", "Douglas Pattullo", "Joseph Sawicki"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364631", "OA papers": [{"PaperId": "https://openalex.org/W3147483839", "PaperTitle": "Panel: \"DFM/DFY: Should You Trust the Surgeon or the Family Doctor?\"", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": []}]}, {"DBLP title": "Automatic synthesis of compressor trees: reevaluating large counters.", "DBLP authors": ["Ajay K. Verma", "Paolo Ienne"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364632", "OA papers": [{"PaperId": "https://openalex.org/W3142056391", "PaperTitle": "Automatic Synthesis of Compressor Trees: Reevaluating Large Counters", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}, "Authors": ["Verma", "Ienne"]}]}, {"DBLP title": "Area optimization of multi-cycle operators in high-level synthesis.", "DBLP authors": ["Mar\u00eda C. Molina", "Rafael Ruiz-Sautua", "Jose Manuel Mendias", "Rom\u00e1n Hermida"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364633", "OA papers": [{"PaperId": "https://openalex.org/W3149707821", "PaperTitle": "Area Optimization of Multi-Cycle Operators in High-Level Synthesis", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Molina", "Ruiz-Sautua", "Mendias", "Hermida"]}]}, {"DBLP title": "Data-flow transformations using Taylor expansion diagrams.", "DBLP authors": ["Maciej J. Ciesielski", "Serkan Askar", "Daniel Gomez-Prado", "J\u00e9r\u00e9mie Guillot", "Emmanuel Boutillon"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364634", "OA papers": [{"PaperId": "https://openalex.org/W3147383916", "PaperTitle": "Data-Flow Transformations using Taylor Expansion Diagrams", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Massachusetts Amherst": 3.0, "University of Southern Brittany": 2.0}, "Authors": ["Ciesielski", "Askar", "Gomez-Prado", "Guillot", "Boutillon"]}]}, {"DBLP title": "Automatic application specific floating-point unit generation.", "DBLP authors": ["Yee Jern Chong", "Sri Parameswaran"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364635", "OA papers": [{"PaperId": "https://openalex.org/W4235832606", "PaperTitle": "Automatic Application Specific Floating-point Unit Generation", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"UNSW Sydney": 2.0}, "Authors": ["Yee Ling Chong", "Sri Parameswaran"]}]}, {"DBLP title": "Interactive presentation: Time-constrained clustering for DSE of clustered VLIW-ASP.", "DBLP authors": ["Mario Sch\u00f6lzel"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266465", "OA papers": [{"PaperId": "https://openalex.org/W1998208379", "PaperTitle": "Interactive presentation: Time-constrained clustering for DSE of clustered VLIW-ASP", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Brandenburg University of Technology Cottbus-Senftenberg": 1.0}, "Authors": ["Mario Scholzel"]}]}, {"DBLP title": "Timing simulation of interconnected AUTOSAR software-components.", "DBLP authors": ["Matthias Krause", "Oliver Bringmann", "Andr\u00e9 Hergenhan", "G\u00f6khan Tabanoglu", "Wolfgang Rosenstiel"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364638", "OA papers": [{"PaperId": "https://openalex.org/W3140668723", "PaperTitle": "Timing Simulation of Interconnected AUTOSAR Software-Components", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {}, "Authors": ["Krause", "Bringmann", "Hergenhan", "Tabanoglu", "Rosentiel"]}]}, {"DBLP title": "FPGA-based networking systems for high data-rate and reliable in-vehicle communications.", "DBLP authors": ["Sergio Saponara", "Esa Petri", "Marco Tonarelli", "Iacopo Del Corona", "Luca Fanucci"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364639", "OA papers": [{"PaperId": "https://openalex.org/W4251099896", "PaperTitle": "FPGA-based Networking Systems for High Data-rate and Reliable In-vehicle Communications", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Pisa": 3.0, "Consorzio Pisa Ricerche": 2.0}, "Authors": ["Sergio Saponara", "Esa Petri", "M. Tonarelli", "I. Del Corona", "Luca Fanucci"]}]}, {"DBLP title": "Low-g accelerometer fast prototyping for automotive applications.", "DBLP authors": ["Francesco D'Ascoli", "Francesco Iozzi", "Corrado Marino", "Massimiliano Melani", "Marco Tonarelli", "Luca Fanucci", "A. Giambastiani", "Alessandro Rocchi", "Marco De Marinis"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364640", "OA papers": [{"PaperId": "https://openalex.org/W4253426939", "PaperTitle": "Low-g Accelerometer Fast Prototyping for Automotive Applications", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Francesco D'Ascoli", "F. Iozzi", "C. P. Marino", "M. Melani", "M. Tonarelli", "Luca Fanucci", "Adolfo Giambastiani", "A. Rocchi", "Marco De Marinis"]}]}, {"DBLP title": "Using an innovative SoC-level FMEA methodology to design in compliance with IEC61508.", "DBLP authors": ["Riccardo Mariani", "Gabriele Boschi", "Federico Colucci"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364641", "OA papers": [{"PaperId": "https://openalex.org/W3147575774", "PaperTitle": "Using an innovative SoC-level FMEA methodology to design in compliance with IEC61508", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {}, "Authors": ["Mariani", "Boschi", "Colucci"]}]}, {"DBLP title": "Using partial-run-time reconfigurable hardware to accelerate video processing in driver assistance system.", "DBLP authors": ["Christopher Claus", "Johannes Zeppenfeld", "Florian Helmut M\u00fcller", "Walter Stechele"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364642", "OA papers": [{"PaperId": "https://openalex.org/W3147678941", "PaperTitle": "Using Partial-Run-Time Reconfigurable Hardware to accelerate Video Processing in Driver Assistance System", "Year": 2007, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {}, "Authors": ["Claus", "Zeppenfeld", "Muller", "Stechele"]}]}, {"DBLP title": "Interactive presentation: Towards a methodology for the quantitative evaluation of automotive architectures.", "DBLP authors": ["Patrick Popp", "Marco Di Natale", "Paolo Giusto", "Sri Kanajan", "Claudio Pinello"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364643", "OA papers": [{"PaperId": "https://openalex.org/W2097550017", "PaperTitle": "Towards a Methodology for the Quantitative Evaluation of Automotive Architectures", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"General Motors (United States)": 4.5, "Cadence Design Systems (United States)": 0.5}, "Authors": ["P. J. Popp", "M. DiNatale", "Paolo Giusto", "Sri Kanajan", "C. Pinello"]}]}, {"DBLP title": "Dynamic learning based scan chain diagnosis.", "DBLP authors": ["Yu Huang"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364644", "OA papers": [{"PaperId": "https://openalex.org/W4253957545", "PaperTitle": "Dynamic Learning Based Scan Chain Diagnosis", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Mentor Graphics Corporation, Marlborough, MA, USA": 1.0}, "Authors": ["Yu Huang"]}]}, {"DBLP title": "Diagnosis, modeling and tolerance of scan chain hold-time violations.", "DBLP authors": ["Ozgur Sinanoglu", "Philip Schremmer"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364645", "OA papers": [{"PaperId": "https://openalex.org/W3151279858", "PaperTitle": "Diagnosis, Modeling and Tolerance of Scan Chain Hold-Time Violations", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {}, "Authors": ["Sinanoglu", "Schremmer"]}]}, {"DBLP title": "On test generation by input cube avoidance.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364646", "OA papers": [{"PaperId": "https://openalex.org/W3140240535", "PaperTitle": "On Test Generation by Input Cube Avoidance", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Pomeranz", "Reddy"]}]}, {"DBLP title": "Slow write driver faults in 65nm SRAM technology: analysis and March test solution.", "DBLP authors": ["Alexandre Ney", "Patrick Girard", "Christian Landrault", "Serge Pravossoudovitch", "Arnaud Virazel", "Magali Bastian"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364647", "OA papers": [{"PaperId": "https://openalex.org/W3142599295", "PaperTitle": "Slow Write Driver Faults in 65nm SRAM Technology: Analysis and March Test Solution", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Montpellier Laboratory of Informatics, Robotics and Microelectronics": 2.5, "University of Montpellier": 2.5}, "Authors": ["Ney", "Girard", "Landrault", "Pravossoudovitch", "Virazel", "Bastian"]}]}, {"DBLP title": "Interactive presentation: On power-profiling and pattern generation for power-safe scan tests.", "DBLP authors": ["V. R. Devanathan", "C. P. Ravikumar", "V. Kamakoti"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364648", "OA papers": [{"PaperId": "https://openalex.org/W1980499623", "PaperTitle": "On Power-profiling and Pattern Generation for Power-safe Scan Tests", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Texas Instruments (United States)": 2.0, "Indian Institute of Technology Madras": 1.0}, "Authors": ["V. R. Devanathan", "C.P. Ravikumar", "V. Kamakoti"]}]}, {"DBLP title": "Interactive presentation: Automatic test pattern generation for maximal circuit noise in multiple aggressor crosstalk faults.", "DBLP authors": ["Kunal P. Ganeshpure", "Sandip Kundu"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364649", "OA papers": [{"PaperId": "https://openalex.org/W2121672421", "PaperTitle": "Automatic Test Pattern Generation for Maximal Circuit Noise in Multiple Aggressor Crosstalk Faults", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Massachusetts Amherst": 2.0}, "Authors": ["Kunal Ganeshpure", "S.S. Kundu"]}]}, {"DBLP title": "An efficient code compression technique using application-aware bitmask and dictionary selection methods.", "DBLP authors": ["Seok-Won Seong", "Prabhat Mishra"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364656", "OA papers": [{"PaperId": "https://openalex.org/W4244273333", "PaperTitle": "An Efficient Code Compression Technique using Application-Aware Bitmask and Dictionary Selection Methods", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Florida": 2.0}, "Authors": ["Seok-Won Seong", "Prabhat Mishra"]}]}, {"DBLP title": "Optimizing instruction-set extensible processors under data bandwidth constraints.", "DBLP authors": ["Kubilay Atasu", "Robert G. Dimond", "Oskar Mencer", "Wayne Luk", "Can C. \u00d6zturan", "G\u00fcnhan D\u00fcndar"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364657", "OA papers": [{"PaperId": "https://openalex.org/W3147440411", "PaperTitle": "Optimizing Instruction-set Extensible Processors under Data Bandwidth Constraints", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Imperial College London": 4.0, "Bo\u011fazi\u00e7i University": 2.0}, "Authors": ["Atasu", "Dimond", "Mencer", "Luk", "Ozturan", "Diindar"]}]}, {"DBLP title": "Resource prediction for media stream decoding.", "DBLP authors": ["Juan Hamers", "Lieven Eeckhout"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364658", "OA papers": [{"PaperId": "https://openalex.org/W3140136315", "PaperTitle": "Resource Prediction for Media Stream Decoding", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Ghent University": 2.0}, "Authors": ["hamers", "Eeckhout"]}]}, {"DBLP title": "Register pointer architecture for efficient embedded processors.", "DBLP authors": ["JongSoo Park", "Sung-Boem Park", "James D. Balfour", "David Black-Schaffer", "Christos Kozyrakis", "William J. Dally"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364659", "OA papers": [{"PaperId": "https://openalex.org/W4244725944", "PaperTitle": "Register Pointer Architecture for Efficient Embedded Processors", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Jongsoo Park", "Sung-Boem Park", "James Balfour", "David Black-Schaffer", "Christos Kozyrakis", "William J. Dally"]}]}, {"DBLP title": "Interactive presentation: Feasibility of combined area and performance optimization for superscalar processors using random search.", "DBLP authors": ["Sven van Haastregt", "Peter M. W. Knijnenburg"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364660", "OA papers": [{"PaperId": "https://openalex.org/W2102048616", "PaperTitle": "Feasibility of Combined Area and Performance Optimization for Superscalar Processors Using Random Search", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Leiden University": 1.0, "University of Amsterdam": 1.0}, "Authors": ["Sven van Haastregt", "Peter M. W. Knijnenburg"]}]}, {"DBLP title": "Interactive presentation: A decoupled architecture of processors with scratch-pad memory hierarchy.", "DBLP authors": ["Athanasios Milidonis", "Nikolaos Alachiotis", "Vasileios Porpodas", "Haralambos Michail", "Athanasios Kakarountas", "Constantinos E. Goutis"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364661", "OA papers": [{"PaperId": "https://openalex.org/W2150728059", "PaperTitle": "A Decoupled Architecture of Processors with Scratch-Pad Memory Hierarchy", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Patras": 6.0}, "Authors": ["A. Milidonis", "N. Alachiotis", "Vasileios Porpodas", "Harris E. Michail", "Athanasios Kakarountas", "Constantinos E. Goutis"]}]}, {"DBLP title": "An algorithm to minimize leakage through simultaneous input vector control and circuit modification.", "DBLP authors": ["Nikhil Jayakumar", "Sunil P. Khatri"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364662", "OA papers": [{"PaperId": "https://openalex.org/W3145289750", "PaperTitle": "An Algorithm to Minimize Leakage through Simultaneous Input Vector Control and Circuit Modification", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}, "Authors": ["Jayakumar", "Khatri"]}]}, {"DBLP title": "Understanding voltage variations in chip multiprocessors using a distributed power-delivery network.", "DBLP authors": ["Meeta Sharma Gupta", "Jarod L. Oatley", "Russ Joseph", "Gu-Yeon Wei", "David M. Brooks"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364663", "OA papers": [{"PaperId": "https://openalex.org/W4237720872", "PaperTitle": "Understanding Voltage Variations in Chip Multiprocessors using a Distributed Power-Delivery Network", "Year": 2007, "CitationCount": 88, "EstimatedCitation": 88, "Affiliations": {"Harvard University": 4.0, "Northwestern University": 1.0}, "Authors": ["Meeta S. Gupta", "Jarod L. Oatley", "Russ Joseph", "Gu-Yeon Wei", "David J. Brooks"]}]}, {"DBLP title": "Process variation tolerant low power DCT architecture.", "DBLP authors": ["Nilanjan Banerjee", "Georgios Karakonstantis", "Kaushik Roy"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364664", "OA papers": [{"PaperId": "https://openalex.org/W3139678091", "PaperTitle": "Process Variation Tolerant Low Power DCT Architecture", "Year": 2007, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {}, "Authors": ["Banerjee", "Karakonstantis", "Roy"]}]}, {"DBLP title": "Interactive presentation: Statistical dual-Vdd assignment for FPGA interconnect power reduction.", "DBLP authors": ["Yan Lin", "Lei He"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364665", "OA papers": [{"PaperId": "https://openalex.org/W2113992532", "PaperTitle": "Statistical Dual-Vdd Assignment for FPGA Interconnect Power Reduction", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Dept. of Electr. Eng., California Univ., Los Angeles, CA": 2.0}, "Authors": ["Yan Lin", "Lei He"]}]}, {"DBLP title": "Hardware scheduling support in SMP architectures.", "DBLP authors": ["Andr\u00e9 C. N\u00e1cul", "Francesco Regazzoni", "Marcello Lajolo"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364666", "OA papers": [{"PaperId": "https://openalex.org/W3146417883", "PaperTitle": "Hardware Scheduling Support in SMP Architectures", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of California, Irvine": 0.5, "Embedded Systems (United States)": 0.5, "Universit\u00e0 della Svizzera italiana": 1.0, "Princeton University": 1.0}, "Authors": ["Nacul", "Regazzoni", "Laiolo"]}]}, {"DBLP title": "A scalable, timing-safe, network-on-chip architecture with an integrated clock distribution method.", "DBLP authors": ["Tobias Bjerregaard", "Mikkel Bystrup Stensgaard", "Jens Spars\u00f8"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364667", "OA papers": [{"PaperId": "https://openalex.org/W3151653884", "PaperTitle": "A Scalable, Timing-Safe, Network-on-Chip Architecture with an Integrated Clock Distribution Method", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {}, "Authors": ["Bjerregaard", "Stensgaard", "Sparso"]}]}, {"DBLP title": "Butterfly and benes-based on-chip communication networks for multiprocessor turbo decoding.", "DBLP authors": ["Hazem Moussa", "Olivier Muller", "Amer Baghdadi", "Michel J\u00e9z\u00e9quel"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364668", "OA papers": [{"PaperId": "https://openalex.org/W3144504161", "PaperTitle": "Butterfly and Benes-Based on-Chip Communication Networks for Multiprocessor Turbo Decoding", "Year": 2007, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {}, "Authors": ["Moussa", "Muller", "Baghdadi", "Jezequel"]}]}, {"DBLP title": "Interactive presentation: Capturing the interaction of the communication, memory and I/O subsystems in memory-centric industrial MPSoC platforms.", "DBLP authors": ["Simone Medardoni", "Martino Ruggiero", "Davide Bertozzi", "Luca Benini", "Giovanni Strano", "Carlo Pistritto"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364669", "OA papers": [{"PaperId": "https://openalex.org/W1989841622", "PaperTitle": "Capturing the interaction of the communication, memory and I/O subsystems in memory-centric industrial MPSoC platforms", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Ferrara": 2.0, "STMicroelectronics (Italy)": 2.0, "University of Bologna": 2.0}, "Authors": ["Simone Medardoni", "Marco Ruggiero", "Davide Bertozzi", "Luca Benini", "Giovanni Strano", "Carlo Pistritto"]}]}, {"DBLP title": "Cost-aware capacity optimization in dynamic multi-hop WSNs.", "DBLP authors": ["Jukka Suhonen", "Mikko Kohvakka", "Mauri Kuorilehto", "Marko H\u00e4nnik\u00e4inen", "Timo D. H\u00e4m\u00e4l\u00e4inen"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364670", "OA papers": [{"PaperId": "https://openalex.org/W3143567336", "PaperTitle": "Cost-Aware Capacity Optimization in Dynamic Multi-Hop WSNs", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Suhonen", "Kohvakka", "Kuorilehto", "Hannikainen", "Hamalainen"]}]}, {"DBLP title": "Design methods for security and trust.", "DBLP authors": ["Ingrid Verbauwhede", "Patrick Schaumont"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364671", "OA papers": [{"PaperId": "https://openalex.org/W3140783172", "PaperTitle": "Design methods for Security and Trust", "Year": 2007, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"KU Leuven": 1.0, "Virginia Tech": 1.0}, "Authors": ["Verbauwhede", "Schaumont"]}]}, {"DBLP title": "Development of on board, highly flexible, Galileo signal generator ASIC.", "DBLP authors": ["Louis Baguena", "Emmanuel Li\u00e9geon", "Alexandra B\u00e9poix", "Jean-Marc Dusserre", "Christophe Oustric", "Philippe Bellocq", "Vincent Heiries"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364673", "OA papers": [{"PaperId": "https://openalex.org/W3140438940", "PaperTitle": "Development of on Board, Highly Flexible, Galileo Signal Generator ASIC", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Baguena", "Liegeon", "Bepoix", "Dusserre", "Oustric", "Bellocq", "Heiries"]}]}, {"DBLP title": "New safety critical radio altimeter for airbus and related design flow.", "DBLP authors": ["David Hairion", "S. Emeriau", "E. Combot", "Michel Sarlotte"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364674", "OA papers": [{"PaperId": "https://openalex.org/W3147378754", "PaperTitle": "New safety critical radio altimeter for Airbus and related design flow", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Hairion", "Emeriau", "Combot", "Sarlotte"]}]}, {"DBLP title": "Introducing new verification methods into a company's design flow: an industrial user's point of view.", "DBLP authors": ["Robert Lissel", "Joachim Gerlach"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364675", "OA papers": [{"PaperId": "https://openalex.org/W3142856423", "PaperTitle": "Introducing New Verification Methods into a Company's Design Flow: An Industrial User's Point of View", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}, "Authors": ["Lissel", "Gerlach"]}]}, {"DBLP title": "Testable design for advanced serial-link transceivers.", "DBLP authors": ["Mitchell Lin", "Kwang-Ting (Tim) Cheng"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364676", "OA papers": [{"PaperId": "https://openalex.org/W4210385926", "PaperTitle": "Testable Design for Advanced Serial-Link Transceivers", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, Santa Barbara": 2.0}, "Authors": ["Mitchell M.J Lin", "Kwang-Ting Cheng"]}]}, {"DBLP title": "Method for reducing jitter in multi-gigahertz ATE.", "DBLP authors": ["David C. Keezer", "Dany Minier", "Patrice Ducharme"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364677", "OA papers": [{"PaperId": "https://openalex.org/W3141117849", "PaperTitle": "Method for Reducing Jitter in Multi-Gigahertz ATE", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Keezer", "Minier", "Ducharme"]}]}, {"DBLP title": "Re-configuration of sub-blocks for effective application of time domain tests.", "DBLP authors": ["Jens Anders", "Shaji Krishnan", "Guido Gronthoud"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364678", "OA papers": [{"PaperId": "https://openalex.org/W3139970670", "PaperTitle": "Re-Configuration of Sub-blocks for Effective Application of Time Domain Tests", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Anders", "Krishnan", "Gronthoud"]}]}, {"DBLP title": "An ADC-BiST scheme using sequential code analysis.", "DBLP authors": ["Erdem Serkan Erdogan", "Sule Ozev"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364679", "OA papers": [{"PaperId": "https://openalex.org/W3149710202", "PaperTitle": "An ADC-BiST Scheme Using Sequential Code Analysis", "Year": 2007, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {}, "Authors": ["Erdogan", "Ozev"]}]}, {"DBLP title": "Interactive presentation: Boosting SER test for RF transceivers by simple DSP technique.", "DBLP authors": ["Jerzy J. Dabrowski", "Rashad Ramzan"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364680", "OA papers": [{"PaperId": "https://openalex.org/W2125885143", "PaperTitle": "Boosting SER Test for RF Transceivers by Simple DSP Technique", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Link\u00f6ping University": 2.0}, "Authors": ["Jerzy Dabrowski", "Rashad Ramzan"]}]}, {"DBLP title": "Interactive presentation: Novel test infrastructure and methodology used for accelerated bring-up and in-system characterization of the multi-gigahertz interfaces on the cell processor.", "DBLP authors": ["P. Yeung", "A. Torres", "P. Batra"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364681", "OA papers": [{"PaperId": "https://openalex.org/W2113506401", "PaperTitle": "Novel Test Infrastructure and Methodology Used for Accelerated Bring-Up and In-System Characterization of the Multi-Gigahertz Interfaces on the Cell Processor", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Rambus (United States)": 3.0}, "Authors": ["Philip Yeung", "Antoni Torres", "Poonam Batra"]}]}, {"DBLP title": "Interactive presentation: Evaluation of test measures for LNA production testing using a multinormal statistical model.", "DBLP authors": ["Jeanne Tongbong", "Salvador Mir", "Jean-Louis Carbon\u00e9ro"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364682", "OA papers": [{"PaperId": "https://openalex.org/W2153502987", "PaperTitle": "Evaluation of test measures for LNA production testing using a multinormal statistical model", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 2.0, "STMicroelectronics (France)": 1.0}, "Authors": ["J. Tongbong", "Salvador Mir", "J.L. Carbonero"]}]}, {"DBLP title": "Engineering trust with semantic guardians.", "DBLP authors": ["Ilya Wagner", "Valeria Bertacco"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364684", "OA papers": [{"PaperId": "https://openalex.org/W3148411940", "PaperTitle": "Engineering Trust with Semantic Guardians", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {}, "Authors": ["Wagner", "Bertacco"]}]}, {"DBLP title": "CATS: cycle accurate transaction-driven simulation with multiple processor simulators.", "DBLP authors": ["Dohyung Kim", "Soonhoi Ha", "Rajesh Gupta"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364685", "OA papers": [{"PaperId": "https://openalex.org/W4243739118", "PaperTitle": "CATS: Cycle Accurate Transaction-driven Simulation with Multiple Processor Simulators", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Do Hyung Kim", "Soonhoi Ha", "Rajesh Gupta"]}]}, {"DBLP title": "A one-shot configurable-cache tuner for improved energy and performance.", "DBLP authors": ["Ann Gordon-Ross", "Pablo Viana", "Frank Vahid", "Walid A. Najjar", "Edna Barros"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364686", "OA papers": [{"PaperId": "https://openalex.org/W3149485789", "PaperTitle": "A One-Shot Configurable-Cache Tuner for Improved Energy and Performance", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {}, "Authors": ["Gordon-Ross", "Viana", "Vahid", "Najjar", "Barros"]}]}, {"DBLP title": "Design fault directed test generation for microprocessor validation.", "DBLP authors": ["Deepak Mathaikutty", "Sandeep K. Shukla", "Sreekumar V. Kodakara", "David J. Lilja", "Ajit Dingankar"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364687", "OA papers": [{"PaperId": "https://openalex.org/W3146992383", "PaperTitle": "Design Fault Directed Test Generation for Microprocessor Validation", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Mathaikutty", "Shukla", "Kodakara", "Lilja", "Dingankar"]}]}, {"DBLP title": "Interactive presentation: Impact of description language, abstraction layer, and value representation on simulation performance.", "DBLP authors": ["Wolfgang Ecker", "Volkan Esen", "Lars Sch\u00f6nberg", "Thomas Steininger", "Michael Velten", "Michael Hull"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364688", "OA papers": [{"PaperId": "https://openalex.org/W2104183572", "PaperTitle": "Impact of Description Language, Abstraction Layer, and Value Representation on Simulation Performance", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Infineon Technologies (Germany)": 2.333333333333333, "Technical University of Darmstadt": 1.3333333333333333, "Brandenburg University of Technology Cottbus-Senftenberg": 1.3333333333333333, "Infineon Technologies (United Kingdom)": 0.5, "University of Southampton": 0.5}, "Authors": ["Werner Ecker", "Volkan Esen", "L. Schonberg", "Thomas Steininger", "Michael Velten", "Michael G.R. Hull"]}]}, {"DBLP title": "Adaptive power management in energy harvesting systems.", "DBLP authors": ["Clemens Moser", "Lothar Thiele", "Davide Brunelli", "Luca Benini"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364689", "OA papers": [{"PaperId": "https://openalex.org/W3147374406", "PaperTitle": "Adaptive Power Management in Energy Harvesting Systems", "Year": 2007, "CitationCount": 72, "EstimatedCitation": 72, "Affiliations": {}, "Authors": ["Moser", "Thiele", "Brunelli", "Benini"]}]}, {"DBLP title": "Stochastic modeling and optimization for robust power management in a partially observable system.", "DBLP authors": ["Qinru Qiu", "Ying Tan", "Qing Wu"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364385", "OA papers": [{"PaperId": "https://openalex.org/W4245571708", "PaperTitle": "Stochastic Modeling and Optimization for Robust Power Management in a Partially Observable System", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}, "Authors": ["Qinru Qiu", "Ying Tan", "Qing Wu"]}]}, {"DBLP title": "Efficient and scalable compiler-directed energy optimization for realtime applications.", "DBLP authors": ["Po-Kuan Huang", "Soheil Ghiasi"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364386", "OA papers": [{"PaperId": "https://openalex.org/W4250956962", "PaperTitle": "Efficient and Scalable Compiler-Directed Energy Optimization for Realtime Applications", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Po-Kuan Huang", "Soheil Ghiasi"]}]}, {"DBLP title": "Interactive presentation: Peripheral-conscious scheduling on energy minimization for weakly hard real-time systems.", "DBLP authors": ["Linwei Niu", "Gang Quan"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364387", "OA papers": [{"PaperId": "https://openalex.org/W2110512440", "PaperTitle": "Peripheral-Conscious Scheduling on Energy Minimization for Weakly Hard Real-time Systems", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of South Carolina": 2.0}, "Authors": ["Linwei Niu", "Gang Quan"]}]}, {"DBLP title": "Interactive presentation: Task scheduling under performance constraints for reducing the energy consumption of the GALS multi-processor SoC.", "DBLP authors": ["Ryo Watanabe", "Masaaki Kondo", "Masashi Imai", "Hiroshi Nakamura", "Takashi Nanya"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364388", "OA papers": [{"PaperId": "https://openalex.org/W2148000705", "PaperTitle": "Task Scheduling under Performance Constraints for Reducing the Energy Consumption of the GALS Multi-Processor SoC", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Res. Center of Adv. Sci. & Technol. (RCAST), Tokyo Univ.": 5.0}, "Authors": ["Rei Watanabe", "Michio Kondo", "Masayuki Imai", "Hironobu Nakamura", "Takashi Nanya"]}]}, {"DBLP title": "Instruction trace compression for rapid instruction cache simulation.", "DBLP authors": ["Andhi Janapsatya", "Aleksandar Ignjatovic", "Sri Parameswaran", "J\u00f6rg Henkel"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364389", "OA papers": [{"PaperId": "https://openalex.org/W3151142909", "PaperTitle": "Instruction Trace Compression for Rapid Instruction Cache Simulation", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Janapsatya", "Ignjatovic"]}]}, {"DBLP title": "Efficient code density through look-up table compression.", "DBLP authors": ["Talal Bonny", "J\u00f6rg Henkel"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364390", "OA papers": [{"PaperId": "https://openalex.org/W3147366819", "PaperTitle": "Efficient Code Density Through Look-up Table Compression", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}, "Authors": ["Bonny"]}]}, {"DBLP title": "Microarchitectural support for program code integrity monitoring in application-specific instruction set processors.", "DBLP authors": ["Yunsi Fei", "Zhijie Jerry Shi"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364391", "OA papers": [{"PaperId": "https://openalex.org/W4246503266", "PaperTitle": "Microarchitectural Support for Program Code Integrity Monitoring in Application-specific Instruction Set Processors", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Yunsi Fei", "Zhaozhong Shi"]}]}, {"DBLP title": "Interactive presentation: Soft-core processor customization using the design of experiments paradigm.", "DBLP authors": ["David Sheldon", "Frank Vahid", "Stefano Lonardi"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364392", "OA papers": [{"PaperId": "https://openalex.org/W2145620921", "PaperTitle": "Soft-core Processor Customization using the Design of Experiments Paradigm", "Year": 2007, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"University of California, Riverside": 3.0}, "Authors": ["David Sheldon", "Frank Vahid", "Stefano Lonardi"]}]}, {"DBLP title": "Portable multimedia SoC design: a global challenge.", "DBLP authors": ["Maurizio Paganini", "Georg Kimmich", "Stephane Ducrey", "Guilhem Caubit", "Vincent Coeffe"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364395", "OA papers": [{"PaperId": "https://openalex.org/W3142741946", "PaperTitle": "Portable Multimedia SoC Design: a Global Challenge", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Paganini", "Kimmich", "Ducrey", "Caubit", "Coeffe"]}]}, {"DBLP title": "What if you could design tomorrow's system today?", "DBLP authors": ["Neal Wingen"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364396", "OA papers": [{"PaperId": "https://openalex.org/W3143275922", "PaperTitle": "What If You Could Design Tomorrow's System Today?", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Wingen"]}]}, {"DBLP title": "Circuit-level modeling and detection of metallic carbon nanotube defects in carbon nanotube FETs.", "DBLP authors": ["Hamidreza Hashempour", "Fabrizio Lombardi"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364397", "OA papers": [{"PaperId": "https://openalex.org/W3146853593", "PaperTitle": "Circuit-Level Modeling and Detection of Metallic Carbon Nanotube Defects in Carbon Nanotube FETs", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Northeastern University": 1.0}, "Authors": ["Hashempour", "Lombardi"]}]}, {"DBLP title": "Error rate reduction in DNA self-assembly by non-constant monomer concentrations and profiling.", "DBLP authors": ["B. Jang", "Y.-B. Kim", "Fabrizio Lombardi"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364398", "OA papers": [{"PaperId": "https://openalex.org/W3143121679", "PaperTitle": "Error Rate Reduction in DNA Self-Assembly by Non-Constant Monomer Concentrations and Profiling", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Jang", "Kim", "Lombardi"]}]}, {"DBLP title": "Design and DfT of a high-speed area-efficient embedded asynchronous FIFO.", "DBLP authors": ["Paul Wielage", "Erik Jan Marinissen", "Michel Altheimer", "Clemens Wouters"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364399", "OA papers": [{"PaperId": "https://openalex.org/W4254316298", "PaperTitle": "Design and DfT of a High-Speed Area-Efficient Embedded Asynchronous FIFO", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {}, "Authors": ["Paul Wielage", "Erik Jan Marinissen", "Michel Altheimer", "Clemens Wouters"]}]}, {"DBLP title": "Test quality analysis and improvement for an embedded asynchronous FIFO.", "DBLP authors": ["Tobias Dubois", "Erik Jan Marinissen", "Mohamed Azimane", "Paul Wielage", "Erik Larsson", "Clemens Wouters"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364400", "OA papers": [{"PaperId": "https://openalex.org/W3139465983", "PaperTitle": "Test Quality Analysis and Improvement for an Embedded Asynchronous FIFO", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Link\u00f6pings Universitet, Embedded Systems Laboratory, Sweden#TAB#": 2.0, "NXP (Netherlands)": 4.0}, "Authors": ["Tobias Dubois", "Erik Jan Marinissen", "Mohamed Azimane", "Paul Wielage", "Erik G. Larsson", "Clemens Wouters"]}]}, {"DBLP title": "Interactive presentation: Logic level fault tolerance approaches targeting nanoelectronics PLAs.", "DBLP authors": ["Wenjing Rao", "Alex Orailoglu", "Ramesh Karri"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364401", "OA papers": [{"PaperId": "https://openalex.org/W2156146865", "PaperTitle": "Logic Level Fault Tolerance Approaches Targeting Nanoelectronics PLAs", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of California, San Diego": 2.0, "Polytechnic University, ECE Department, rkarri@poly.edu": 1.0}, "Authors": ["Wenjing Rao", "Alex Orailoglu", "Ramesh Karri"]}]}, {"DBLP title": "A multi-core debug platform for NoC-based systems.", "DBLP authors": ["Shan Tang", "Qiang Xu"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364402", "OA papers": [{"PaperId": "https://openalex.org/W4212932124", "PaperTitle": "A Multi-Core Debug Platform for NoC-Based Systems", "Year": 2007, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Beijing University of Posts and Telecommunications": 1.5, "Chinese University of Hong Kong": 0.5}, "Authors": ["Shan Tang", "Qiang Xu"]}]}, {"DBLP title": "Seamless hardware/software performance co-monitoring in a codesign simulation environment with RTOS support.", "DBLP authors": ["Laurent Moss", "Maxime de Nanclas", "Luc Filion", "Sebastien Fontaine", "Guy Bois", "El Mostapha Aboulhamid"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364403", "OA papers": [{"PaperId": "https://openalex.org/W4245580698", "PaperTitle": "Seamless Hardware/Software Performance Co-Monitoring in a Codesign Simulation Environment with RTOS Support", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["L. J. Moss", "M. de Nanclas", "Lionel G. Filion", "S. Fontaine", "Guy Bois", "M. Aboulhamid"]}]}, {"DBLP title": "Incremental ABV for functional validation of TL-to-RTL design refinement.", "DBLP authors": ["Nicola Bombieri", "Franco Fummi", "Graziano Pravadelli"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364404", "OA papers": [{"PaperId": "https://openalex.org/W3141331497", "PaperTitle": "Incremental ABV for Functional Validation of TL-to-RTL Design Refinement", "Year": 2007, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {}, "Authors": ["Bombieri", "Fummi", "Pravadelli"]}]}, {"DBLP title": "Efficient testbench code synthesis for a hardware emulator system.", "DBLP authors": ["Ioannis Mavroidis", "Ioannis Papaefstathiou"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364405", "OA papers": [{"PaperId": "https://openalex.org/W3145251277", "PaperTitle": "Efficient Testbench Code Synthesis for a Hardware Emulator System", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {}, "Authors": ["Mavroidis", "Papaefstathiou"]}]}, {"DBLP title": "Interactive presentation: Implementation of a transaction level assertion framework in SystemC.", "DBLP authors": ["Wolfgang Ecker", "Volkan Esen", "Thomas Steininger", "Michael Velten", "Michael Hull"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266559", "OA papers": [{"PaperId": "https://openalex.org/W1984272421", "PaperTitle": "Interactive presentation: Implementation of a transaction level assertion framework in SystemC", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Infineon Technologies (Germany)": 4.0, "University of Southampton": 1.0}, "Authors": ["Wolfgang Ecker", "Volkan Esen", "Thomas Steininger", "Michael Velten", "Michael G.R. Hull"]}]}, {"DBLP title": "Interactive presentation: Automatic generation of functional coverage models from behavioral verilog descriptions.", "DBLP authors": ["Shireesh Verma", "Ian G. Harris", "Kiran Ramineni"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364407", "OA papers": [{"PaperId": "https://openalex.org/W2151358358", "PaperTitle": "Automatic Generation of Functional Coverage Models from Behavioral Verilog Descriptions", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Irvine University": 3.0}, "Authors": ["Shireesh Verma", "Ian G. Harris", "Kiran Kumar Ramineni"]}]}, {"DBLP title": "Compositional specification of behavioral semantics.", "DBLP authors": ["Kai Chen", "Janos Sztipanovits", "Sandeep Neema"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364408", "OA papers": [{"PaperId": "https://openalex.org/W4206006129", "PaperTitle": "Compositional Specification of Behavioral Semantics", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Motorola (United States)": 1.0, "Vanderbilt University": 2.0}, "Authors": ["Kai Chen", "Janos Sztipanovits", "Sandeep Neema"]}]}, {"DBLP title": "Performance analysis of multimedia applications using correlated streams.", "DBLP authors": ["Kai Huang", "Lothar Thiele"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364409", "OA papers": [{"PaperId": "https://openalex.org/W4251007384", "PaperTitle": "Performance Analysis of Multimedia Applications using Correlated Streams", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Kai Huang", "Lothar Thiele", "Todor Stefanov", "Ed F. Deprettere"]}]}, {"DBLP title": "Simulation platform for UHF RFID.", "DBLP authors": ["Vojtech Derbek", "Christian Steger", "Reinhold Weiss", "Daniel Wischounig", "Josef Preishuber-Pfluegl", "Markus Pistauer"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364410", "OA papers": [{"PaperId": "https://openalex.org/W3149104751", "PaperTitle": "Simulation Platform for UHF RFID", "Year": 2007, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Graz University of Technology": 3.0, "CISC Semiconductor (Austria)": 3.0}, "Authors": ["Derbek", "Steger", "Weiss", "Wischounig", "Preishuber-Pfluegl", "Pistauer"]}]}, {"DBLP title": "Tool-support for the analysis of hybrid systems and models.", "DBLP authors": ["Andreas Bauer", "Markus Pister", "Michael Tautschnig"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364411", "OA papers": [{"PaperId": "https://openalex.org/W3148608205", "PaperTitle": "Tool-support for the analysis of hybrid systems and models", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Technical University of Munich": 3.0}, "Authors": ["Bauer", "Pister", "Tautschnig"]}]}, {"DBLP title": "Interactive presentation: Automatic model generation for black box real-time systems.", "DBLP authors": ["Thomas Huining Feng", "Lynn Wang", "Wei Zheng", "Sri Kanajan", "Sanjit A. Seshia"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364412", "OA papers": [{"PaperId": "https://openalex.org/W2149348837", "PaperTitle": "Automatic Model Generation for Black Box Real-Time Systems", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of California, Berkeley": 4.5, "General Motors (United States)": 0.5}, "Authors": ["Thomas Huining Feng", "Lin Wang", "Wei Zheng", "Sri Kanajan", "Sanjit A. Seshia"]}]}, {"DBLP title": "Life begins at 65: unless you are mixed signal?", "DBLP authors": ["Reimund Wittmann", "Massimo Vanzi", "Hans-Joachim Wassener", "Navraj Nandra", "Joachim Kunkel", "Jos\u00e9 E. da Franca", "Christian M\u00fcnker"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364413", "OA papers": [{"PaperId": "https://openalex.org/W2053918902", "PaperTitle": "Panel Discussion: Life Begins at 65 - Unless You Are Mixed Signal?", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Nokia (Finland)": 1.0, "Synopsys (United States)": 2.0, "Accent, Vimercate, MI, Italy": 1.0, "ChipIdea, Lisbon, Portugal": 1.0, "Heilbronn University": 1.0, "Infineon Technologies (Germany)": 1.0}, "Authors": ["R. Wittmann", "Navraj Nandra", "J. Kunkel", "Massimo Vanzi", "J. Franca", "Hans-Joachim Wassener", "Christoph Munker"]}]}, {"DBLP title": "Routing table minimization for irregular mesh NoCs.", "DBLP authors": ["Evgeny Bolotin", "Israel Cidon", "Ran Ginosar", "Avinoam Kolodny"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364414", "OA papers": [{"PaperId": "https://openalex.org/W3152092244", "PaperTitle": "Routing Table Minimization for Irregular Mesh NoCs", "Year": 2007, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {}, "Authors": ["Bolotin", "Cidon", "Ginosar", "Kolodny"]}]}, {"DBLP title": "Congestion-controlled best-effort communication for networks-on-chip.", "DBLP authors": ["Jan Willem van den Brand", "Calin Ciordas", "Kees Goossens", "Twan Basten"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364415", "OA papers": [{"PaperId": "https://openalex.org/W4254247376", "PaperTitle": "Congestion-Controlled Best-Effort Communication for Networks-on-Chip", "Year": 2007, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {}, "Authors": ["J.W. van den Brand", "Calin Ciordas", "Kees Goossens", "Twan Basten"]}]}, {"DBLP title": "Undisrupted quality-of-service during reconfiguration of multiple applications in networks on chip.", "DBLP authors": ["Andreas Hansson", "Martijn Coenen", "Kees Goossens"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364416", "OA papers": [{"PaperId": "https://openalex.org/W4231414160", "PaperTitle": "Undisrupted Quality-of-Service during Reconfiguration of Multiple Applications in Networks on Chip", "Year": 2007, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {}, "Authors": ["Andreas Hansson", "Martijn Coenen", "Kees Goossens"]}]}, {"DBLP title": "Testing in the year 2020.", "DBLP authors": ["Rajesh Galivanche", "Rohit Kapur", "Antonio Rubio"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364417", "OA papers": [{"PaperId": "https://openalex.org/W3150959495", "PaperTitle": "Testing in the Year 2020", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Intel (United States)": 1.0, "Synopsys (United States)": 1.0, "Universitat Polit\u00e8cnica de Catalunya": 1.0}, "Authors": ["Galivanche", "Kapur", "Rubio"]}]}, {"DBLP title": "Transaction level modelling of SCA compliant software defined radio waveforms and platforms PIM/PSM.", "DBLP authors": ["Gr\u00e9gory Gailliard", "Eric Nicollet", "Michel Sarlotte", "Fran\u00e7ois Verdier"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364418", "OA papers": [{"PaperId": "https://openalex.org/W3092388529", "PaperTitle": "Transaction Level Modelling of SCA Compliant Software Defined Radio Waveforms and Platforms PIM/PSM", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Thales (France)": 3.0, "Information Processing and System Research Lab": 1.0}, "Authors": ["Gr\u00e9gory Gailliard", "Eric Nicollet", "Michel Sarlotte", "Fran\u00e7ois Verdier"]}]}, {"DBLP title": "Event driven data processing architecture.", "DBLP authors": ["Ingemar S\u00f6derquist"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364419", "OA papers": [{"PaperId": "https://openalex.org/W4243480680", "PaperTitle": "Event Driven Data Processing Architecture", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Ingemar S\u00f6derquist"]}]}, {"DBLP title": "Reconfigurable system-on-chip data processing units for space imaging instruments.", "DBLP authors": ["Bj\u00f6rn Fiethe", "Harald Michalik", "C. Dierker", "Bj\u00f6rn Osterloh", "Gang Zhou"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364420", "OA papers": [{"PaperId": "https://openalex.org/W3145442597", "PaperTitle": "Reconfigurable System-on-Chip Data Processing Units for Space Imaging Instruments", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Technische Universit\u00e4t Braunschweig": 5.0}, "Authors": ["Fiethe", "Michalik", "Dierker", "Osterloh", "Zhou"]}]}, {"DBLP title": "Enabling certification for dynamic partial reconfiguration using a minimal flow.", "DBLP authors": ["Bertrand Rousseau", "Philippe Manet", "D. Galerin", "D. Merkenbreack", "Jean-Didier Legat", "F. Dedeken", "Yves Gabriel"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364421", "OA papers": [{"PaperId": "https://openalex.org/W3140182815", "PaperTitle": "Enabling certification for dynamic partial reconfiguration using a minimal flow", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Rousseau", "Galerin", "Merkenbreack", "Legat", "Dedeken", "Gabriel"]}]}, {"DBLP title": "Identification of process/design issues during 0.18 \u00b5m technology qualification for space application.", "DBLP authors": ["Julie Ferrigno", "Philippe Perdu", "Kevin Sanchez", "Dean Lewis"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364422", "OA papers": [{"PaperId": "https://openalex.org/W3139700657", "PaperTitle": "Identification of Process/Design Issues during 0.18um Technology Qualification for Space Application", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Centre National d'\u00c9tudes Spatiales": 3.0, "University of Bordeaux": 1.0}, "Authors": ["Ferrigno", "Perdu", "Sanchez", "Lewis"]}]}, {"DBLP title": "Interactive presentation: RECOPS: reconfiguring programmable devices for military hardware electronics.", "DBLP authors": ["Philippe Manet", "Daniel Maufroid", "Leonardo Tosi", "Marco Di Ciano", "Olivier Mulertt", "Yves Gabriel", "Jean-Didier Legat", "Denis Aulagnier", "Christian Gamrat", "Raffaele Liberati", "Vincenzo La Barba"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364423", "OA papers": [{"PaperId": "https://openalex.org/W2157340372", "PaperTitle": "RECOPS: Reconfiguring Programmable Devices for Military Hardware Electronics", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Universit\u00e9 Catholique de Louvain": 1.0, "Thales (Portugal)": 4.0, "Institute for Microelectronics and Microsystems": 1.0, "Tecnopolis CSATA, Str P. Casamassima km 3, 70010 Valenzano Bari, Italy, m.diciano@tno.it": 1.0, "MBDA, Rue Grange Dame Rose 20 - 22, 78140 Velizy-Villacoublay, France, olivier.mulertt@mbda-systems.com": 1.0, "UCL Australia": 1.0, "Atomic Energy and Alternative Energies Commission": 1.0, "ELETTRONICA, Via Tiburtina Valeria km 13,700, 00131 Rome, Italy, raffaele.liberati@elt.it": 1.0}, "Authors": ["Philippe Manet", "Daniel Maufroid", "Leonardo Tosi", "M. Di Ciano", "Olivier Mulertt", "Y. Gabriel", "Jean-Didier Legat", "Denis Aulagnier", "Christian Gamrat", "Raffaele Liberati", "V. La Barba"]}]}, {"DBLP title": "WAVSTAN: waveform based variational static timing analysis.", "DBLP authors": ["Saurabh K. Tiwary", "Joel R. Phillips"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364424", "OA papers": [{"PaperId": "https://openalex.org/W3141330490", "PaperTitle": "WAVSTAN: Waveform based Variational Static Timing Analysis", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Tiwary", "Phillips"]}]}, {"DBLP title": "Rapid and accurate latch characterization via direct Newton solution of setup/hold times.", "DBLP authors": ["Shweta Srivastava", "Jaijeet S. Roychowdhury"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364425", "OA papers": [{"PaperId": "https://openalex.org/W3139908213", "PaperTitle": "Rapid and Accurate Latch Characterization via Direct Newton Solution of Setup/Hold Times", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Minnesota": 2.0}, "Authors": ["Srivastava", "Roychowdhury"]}]}, {"DBLP title": "Temperature and voltage aware timing analysis: application to voltage drops.", "DBLP authors": ["B. Lasbouygues", "Robin Wilson", "Nadine Az\u00e9mard", "Philippe Maurine"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364426", "OA papers": [{"PaperId": "https://openalex.org/W3143959151", "PaperTitle": "Temperature and Voltage Aware Timing Analysis: Application to Voltage Drops", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["Lasbouygues", "Wilson", "Azemard", "Maurine"]}]}, {"DBLP title": "Accurate timing analysis using SAT and pattern-dependent delay models.", "DBLP authors": ["Desta Tadesse", "D. Sheffield", "E. Lenge", "R. Iris Bahar", "Joel Grodstein"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364427", "OA papers": [{"PaperId": "https://openalex.org/W3142438682", "PaperTitle": "Accurate Timing Analysis using SAT and Pattern-Dependent Delay Models", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Tadesse", "Lenge", "Bahar", "Grodsteint"]}]}, {"DBLP title": "CARAT: a toolkit for design and performance analysis of component-based embedded systems.", "DBLP authors": ["Egor R. V. Bondarev", "Michel R. V. Chaudron", "Peter H. N. de With"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364428", "OA papers": [{"PaperId": "https://openalex.org/W3145201085", "PaperTitle": "CARAT: a Toolkit for Design and Performance Analysis of Component-Based Embedded Systems", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {}, "Authors": ["Bondarev", "Chaudron"]}]}, {"DBLP title": "Modeling and simulation alternatives for the design of networked embedded systems.", "DBLP authors": ["Elisa Alessio", "Franco Fummi", "Davide Quaglia", "Maura Turolla"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364429", "OA papers": [{"PaperId": "https://openalex.org/W3149505466", "PaperTitle": "Modeling and Simulation Alternatives for the Design of Networked Embedded Systems", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Alessio", "Fummi", "Quaglia", "Turolla"]}]}, {"DBLP title": "Middleware design optimization of wireless protocols based on the exploitation of dynamic input patterns.", "DBLP authors": ["Stylianos Mamagkakis", "Dimitrios Soudris", "Francky Catthoor"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364430", "OA papers": [{"PaperId": "https://openalex.org/W3151111634", "PaperTitle": "Middleware Design Optimization of Wireless Protocols Based on the Exploitation of Dynamic Input Patterns", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Mamagkakis", "Soudris", "Catthoor"]}]}, {"DBLP title": "Lightweight middleware for seamless HW-SW interoperability, with application to wireless sensor networks.", "DBLP authors": ["Felix Jes\u00fas Villanueva", "David Villa", "Francisco Moya", "Jes\u00fas Barba", "Fernando Rinc\u00f3n", "Juan Carlos L\u00f3pez"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364431", "OA papers": [{"PaperId": "https://openalex.org/W3142724752", "PaperTitle": "Leightweight Middleware for Seamless HW-SW Interoperability, with Application to Wireless Sensor Networks", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Villanueva", "Villa", "Moya", "Barba", "Rincon", "Lopez"]}]}, {"DBLP title": "Interactive presentation: A middleware-centric design flow for networked embedded systems.", "DBLP authors": ["Franco Fummi", "Giovanni Perbellini", "R. Pietrangeli", "Davide Quaglia"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364432", "OA papers": [{"PaperId": "https://openalex.org/W2170737975", "PaperTitle": "A Middleware-centric Design Flow for Networked Embedded Systems", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Verona": 4.0}, "Authors": ["Franco Fummi", "Giovanni Perbellini", "R. Pietrangeli", "Davide Quaglia"]}]}, {"DBLP title": "Dynamic reconfiguration in sensor networks with regenerative energy sources.", "DBLP authors": ["Ani Nahapetian", "Paolo Lombardo", "Andrea Acquaviva", "Luca Benini", "Majid Sarrafzadeh"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364433", "OA papers": [{"PaperId": "https://openalex.org/W3145507822", "PaperTitle": "Dynamic Reconfiguration in Sensor Networks with Regenerative Energy Sources", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of California, Los Angeles": 1.0, "University of Bologna": 2.0, "University of Urbino": 2.0}, "Authors": ["Nahapetian", "Lombardo", "Acquaviva", "Benini", "Sarrafzadeh"]}]}, {"DBLP title": "Dynamic power management under uncertain information.", "DBLP authors": ["Hwisung Jung", "Massoud Pedram"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364434", "OA papers": [{"PaperId": "https://openalex.org/W4237376505", "PaperTitle": "Dynamic Power Management under Uncertain Information", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}, "Authors": ["Hwisung Jung", "Massoud Pedram"]}]}, {"DBLP title": "Very wide register: an asymmetric register file organization for low power embedded processors.", "DBLP authors": ["Praveen Raghavan", "Andy Lambrechts", "Murali Jayapala", "Francky Catthoor", "Diederik Verkest", "Henk Corporaal"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364435", "OA papers": [{"PaperId": "https://openalex.org/W3144620029", "PaperTitle": "Very Wide Register: An Asymmetric Register File Organization for Low Power Embedded Processors", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {}, "Authors": ["Raghavan", "Lambrechts", "Jayapala", "Catthoor", "Verkest", "Corporaal"]}]}, {"DBLP title": "Interactive presentation: Single-ended coding techniques for off-chip interconnects to commodity memory.", "DBLP authors": ["Mihir R. Choudhury", "Kyle Ringgenberg", "Scott Rixner", "Kartik Mohanram"], "year": 2007, "doi": "https://doi.org/10.1109/DATE.2007.364436", "OA papers": [{"PaperId": "https://openalex.org/W2126594109", "PaperTitle": "Single-ended Coding Techniques for Off-chip Interconnects to Commodity Memory", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Rice University": 4.0}, "Authors": ["M. Dutta Choudhury", "K. Ringgenberg", "Scott Rixner", "Kartik Mohanram"]}]}, {"DBLP title": "Interactive presentation: PowerQuest: trace driven data mining for power optimization.", "DBLP authors": ["Pietro Babighian", "Gila Kamhi", "Moshe Y. Vardi"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266598", "OA papers": [{"PaperId": "https://openalex.org/W2077628429", "PaperTitle": "Interactive presentation: PowerQuest: trace driven data mining for power optimization", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Intel (Ireland)": 1.0, "Intel (United States)": 1.0, "Rice University": 1.0}, "Authors": ["P. Babighian", "Gila Kamhi", "Moshe Y. Vardi"]}]}, {"DBLP title": "System level assessment of an optical NoC in an MPSoC platform.", "DBLP authors": ["Matthieu Briere", "Bruno Girodias", "Youcef Bouchebaba", "Gabriela Nicolescu", "Fabien Mieyeville", "Fr\u00e9d\u00e9ric Gaffiot", "Ian O'Connor"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266600", "OA papers": [{"PaperId": "https://openalex.org/W3146394219", "PaperTitle": "System Level Assessment of an Optical NoC in an MPSoC Platform", "Year": 2007, "CitationCount": 103, "EstimatedCitation": 103, "Affiliations": {}, "Authors": ["Briere", "Girodias", "Bouchebaba", "Nicolescu", "Mieyeville", "Gaffiot", "O'Connor"]}, {"PaperId": "https://openalex.org/W2157008728", "PaperTitle": "System level assessment of an optical NoC in an MPSoC platform", "Year": 2007, "CitationCount": 65, "EstimatedCitation": 65, "Affiliations": {"Polytechnique Montr\u00e9al": 4.0, "\u00c9cole Centrale de Lyon": 3.0}, "Authors": ["M. Briere", "Bruno Girodias", "Youcef Bouchebaba", "Gabriela Nicolescu", "Fabien Mieyeville", "Fr\u00e9d\u00e9ric Gaffiot", "Ian O'Connor"]}]}, {"DBLP title": "Systematic comparison between the asynchronous and the multi-synchronous implementations of a network on chip architecture.", "DBLP authors": ["Abbas Sheibanyrad", "Ivan Miro Panades", "Alain Greiner"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266601", "OA papers": [{"PaperId": "https://openalex.org/W4235839976", "PaperTitle": "Systematic Comparison between the Asynchronous and the Multi-Synchronous Implementations of a Network on Chip Architecture", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Architecture et Logiciels pour Syst\u00e8mes Embarqu\u00e9s sur Puce": 3.0}, "Authors": ["Abbas Sheibanyrad", "Ivan Miro Panades", "Alain Greiner"]}, {"PaperId": "https://openalex.org/W2134984566", "PaperTitle": "Systematic comparison between the asynchronous and the multi-synchronous implementations of a network on chip architecture", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Sorbonne University": 2.0, "STMicroelectronics (Switzerland)": 1.0}, "Authors": ["Abbas Sheibanyrad", "Ivan Miro Panades", "Alain Greiner"]}]}, {"DBLP title": "Analytical router modeling for networks-on-chip performance analysis.", "DBLP authors": ["\u00dcmit Y. Ogras", "Radu Marculescu"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266602", "OA papers": [{"PaperId": "https://openalex.org/W3144369919", "PaperTitle": "Analytical Router Modeling for Networks-on-Chip Performance Analysis", "Year": 2007, "CitationCount": 58, "EstimatedCitation": 58, "Affiliations": {"Carnegie Mellon University": 2.0}, "Authors": ["Ogras", "Marculescu"]}, {"PaperId": "https://openalex.org/W2114132403", "PaperTitle": "Analytical router modeling for networks-on-chip performance analysis", "Year": 2007, "CitationCount": 52, "EstimatedCitation": 52, "Affiliations": {"Carnegie Mellon University": 2.0}, "Authors": ["Umit Y. Ogras", "Radu Marculescu"]}]}, {"DBLP title": "Interactive presentation: Hard- and software modularity of the NOVA MPSoC platform.", "DBLP authors": ["Christian Sauer", "Matthias Gries", "Sebastian Dirk"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266603", "OA papers": [{"PaperId": "https://openalex.org/W2036979188", "PaperTitle": "Interactive presentation: Hard- and software modularity of the NOVA MPSoC platform", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Infineon Technologies (Germany)": 3.0}, "Authors": ["Christian Sauer", "Matthias Gries", "Sebastian Dirk"]}]}, {"DBLP title": "Energy evaluation of software implementations of block ciphers under memory constraints.", "DBLP authors": ["Johann Gro\u00dfsch\u00e4dl", "Stefan Tillich", "Christian Rechberger", "Michael Hofmann", "Marcel Medwed"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266607", "OA papers": [{"PaperId": "https://openalex.org/W2138356423", "PaperTitle": "Energy evaluation of software implementations of block ciphers under memory constraints", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Graz University of Technology": 5.0}, "Authors": ["Johann Grosssch\u00e4dl", "Stefan Tillich", "Christian Rechberger", "Michael Hofmann", "Marcel Medwed"]}, {"PaperId": "https://openalex.org/W3149863597", "PaperTitle": "Energy Evaluation of Software Implementations of Block Ciphers under Memory Constraints", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {}, "Authors": ["Grossschadl", "Tillich", "Rechberger", "Hofmann", "Medwed"]}]}, {"DBLP title": "An area optimized reconfigurable encryptor for AES-Rijndael.", "DBLP authors": ["Monjur Alam", "Sonai Ray", "Debdeep Mukhopadhyay", "Santosh Ghosh", "Dipanwita Roy Chowdhury", "Indranil Sengupta"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266608", "OA papers": [{"PaperId": "https://openalex.org/W2129354700", "PaperTitle": "An area optimized reconfigurable encryptor for AES-Rijndael", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Indian Institute of Technology Kharagpur": 5.0, "Indian Institute of Technology Madras": 1.0}, "Authors": ["Monjur Alam", "Sonai Ray", "Debdeep Mukhopadhayay", "Santosh Ghosh", "Dipanwita RoyChowdhury", "Indranil Sengupta"]}, {"PaperId": "https://openalex.org/W3152035646", "PaperTitle": "An Area Optimized Reconfigurable Encryptor for AES-Rijndael", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}, "Authors": ["Alam", "Ray", "Mukhopadhayay", "Ghosh", "Roychowdhury", "Sengupta"]}]}, {"DBLP title": "Performance aware secure code partitioning.", "DBLP authors": ["Sri Hari Krishna Narayanan", "Mahmut T. Kandemir", "Richard R. Brooks"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266609", "OA papers": [{"PaperId": "https://openalex.org/W3147745225", "PaperTitle": "Performance Aware Secure Code Partitioning", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Pennsylvania State University": 2.0, "Clemson University": 1.0}, "Authors": ["Narayanan", "Kandemir", "Brooks"]}, {"PaperId": "https://openalex.org/W2146123875", "PaperTitle": "Performance aware secure code partitioning", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Pennsylvania State University": 2.0, "Clemson University": 1.0}, "Authors": ["Siddharth Narayanan", "Mahmut Kandemir", "Robert R. Brooks"]}]}, {"DBLP title": "Energy and execution time analysis of a software-based trusted platform module.", "DBLP authors": ["Najwa Aaraj", "Anand Raghunathan", "Srivaths Ravi", "Niraj K. Jha"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266610", "OA papers": [{"PaperId": "https://openalex.org/W2097016043", "PaperTitle": "Energy and execution time analysis of a software-based trusted platform module", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Princeton University": 2.0, "NEC Labs America, Princeton NJ": 1.0, "Texas Instruments (United States)": 1.0}, "Authors": ["Najwa Aaraj", "Anand Raghunathan", "Srivaths Ravi", "Niraj K. Jha"]}, {"PaperId": "https://openalex.org/W4233593324", "PaperTitle": "Energy and Execution Time Analysis of a Software-based Trusted Platform Module", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Princeton University": 2.0, "NEC Laboratories of America, Inc., Princeton, NJ, USA": 1.0, "Texas Instruments (India)": 1.0}, "Authors": ["Najwa Aaraj", "Anand Raghunathan", "Srivaths Ravi", "Niraj K. Jha"]}]}, {"DBLP title": "Utilization of SECDED for soft error and variation-induced defect tolerance in caches.", "DBLP authors": ["Luong Dinh Hung", "Hidetsugu Irie", "Masahiro Goshima", "Shuichi Sakai"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266612", "OA papers": [{"PaperId": "https://openalex.org/W3145988620", "PaperTitle": "Utilization of SECDED for Soft Error and Variation-Induced Defect Tolerance in Caches", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"The University of Tokyo": 4.0}, "Authors": ["Hung", "Irie", "Goshima", "Sakai"]}, {"PaperId": "https://openalex.org/W2170562508", "PaperTitle": "Utilization of SECDED for soft error and variation-induced defect tolerance in caches", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Graduate Sch. of Inf. Sci. & Tech., Tokyo Univ.": 1.0, "The University of Tokyo": 3.0}, "Authors": ["Luong Dinh Hung", "Hidetsugu Irie", "Masahiro Goshima", "Shuichi Sakai"]}]}, {"DBLP title": "Transient fault prediction based on anomalies in processor events.", "DBLP authors": ["Satish Narayanasamy", "Ayse K. Coskun", "Brad Calder"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266613", "OA papers": [{"PaperId": "https://openalex.org/W3141746473", "PaperTitle": "Transient Fault Prediction Based on Anomalies in Processor Events", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Narayanasamy", "Coskun", "Calder"]}, {"PaperId": "https://openalex.org/W2103111965", "PaperTitle": "Transient fault prediction based on anomalies in processor events", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"California University, San Diego, CA": 1.0, "University of California\u2014San Diego": 1.0, "University of California, San Diego": 1.0}, "Authors": ["Satish Narayanasamy", "Ayse K. Coskun", "Brad Calder"]}]}, {"DBLP title": "Low-cost protection for SER upsets and silicon defects.", "DBLP authors": ["Mojtaba Mehrara", "Mona Attariyan", "Smitha Shyam", "Kypros Constantinides", "Valeria Bertacco", "Todd M. Austin"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266614", "OA papers": [{"PaperId": "https://openalex.org/W3139926566", "PaperTitle": "Low-Cost Protection for SER Upsets and Silicon Defects", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Michigan\u2013Ann Arbor": 6.0}, "Authors": ["Mehrara", "Attariyan", "Shyam", "Constantinides", "Bertacco", "Austin"]}, {"PaperId": "https://openalex.org/W2157843352", "PaperTitle": "Low-cost protection for SER upsets and silicon defects", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Michigan\u2013Ann Arbor": 6.0}, "Authors": ["Mojtaba Mehrara", "Mona Attariyan", "Smitha Shyam", "Kypros Constantinides", "Valeria Bertacco", "Todd Austin"]}]}, {"DBLP title": "Working with process variation aware caches.", "DBLP authors": ["Madhu Mutyam", "Narayanan Vijaykrishnan"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266615", "OA papers": [{"PaperId": "https://openalex.org/W3143016131", "PaperTitle": "Working with Process Variation Aware Caches", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {}, "Authors": ["Mutyam", "Narayanan"]}, {"PaperId": "https://openalex.org/W2106751916", "PaperTitle": "Working with process variation aware caches", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"International Institute of Information Technology, Hyderabad": 1.0, "Pennsylvania State University": 1.0}, "Authors": ["Madhu Mutyam", "Vijaykrishnan Narayanan"]}]}, {"DBLP title": "Interactive presentation: An enhanced technique for the automatic generation of effective diagnosis-oriented test programs for processor.", "DBLP authors": ["Ernesto S\u00e1nchez", "Massimiliano Schillaci", "Giovanni Squillero", "Matteo Sonza Reorda"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266616", "OA papers": [{"PaperId": "https://openalex.org/W2071994709", "PaperTitle": "Interactive presentation: An enhanced technique for the automatic generation of effective diagnosis-oriented test programs for processor", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Polytechnic University of Turin": 4.0}, "Authors": ["E. S\u00e1nchez", "Massimiliano Schillaci", "Giovanni Squillero", "M. Sonza Reorda"]}]}, {"DBLP title": "Interactive presentation: Functional and timing validation of partially bypassed processor pipelines.", "DBLP authors": ["Qiang Zhu", "Aviral Shrivastava", "Nikil D. Dutt"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266617", "OA papers": [{"PaperId": "https://openalex.org/W2019478580", "PaperTitle": "Interactive presentation: Functional and timing validation of partially bypassed processor pipelines", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Fujitsu (Japan)": 1.0, "Arizona State University": 1.0, "University of California, Irvine": 1.0}, "Authors": ["Qiang Zhu", "Aviral Shrivastava", "Nikil Dutt"]}]}, {"DBLP title": "A compositional approach to the combination of combinational and sequential equivalence checking of circuits without known reset states.", "DBLP authors": ["In-Ho Moon", "Per Bjesse", "Carl Pixley"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266619", "OA papers": [{"PaperId": "https://openalex.org/W2164310930", "PaperTitle": "A compositional approach to the combination of combinational and sequential equivalence checking of circuits without known reset states", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Synopsys (Switzerland)": 3.0}, "Authors": ["In-Ho Moon", "Per Bjesse", "Carl Pixley"]}, {"PaperId": "https://openalex.org/W4230644986", "PaperTitle": "A Compositional Approach to the Combination of Combinational and Sequential Equivalence Checking of Circuits Without Known Reset States", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Synopsys (United States)": 3.0}, "Authors": ["In-Ho Moon", "Per Bjesse", "Carl Pixley"]}]}, {"DBLP title": "Estimating functional coverage in bounded model checking.", "DBLP authors": ["Daniel Gro\u00dfe", "Ulrich K\u00fchne", "Rolf Drechsler"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266620", "OA papers": [{"PaperId": "https://openalex.org/W2159301149", "PaperTitle": "Estimating functional coverage in bounded model checking", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Bremen": 3.0}, "Authors": ["Daniel Gro\u00dfe", "Ulrich K\u00fchne", "Rolf Drechsler"]}, {"PaperId": "https://openalex.org/W3139676231", "PaperTitle": "Estimating Functional Coverage in Bounded Model Checking", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Bremen": 3.0}, "Authors": ["Grobe", "Kuhne", "Drechsler"]}]}, {"DBLP title": "Abstraction and refinement techniques in automated design debugging.", "DBLP authors": ["Sean Safarpour", "Andreas G. Veneris"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266621", "OA papers": [{"PaperId": "https://openalex.org/W3150324789", "PaperTitle": "Abstraction and Refinement Techniques in Automated Design Debugging", "Year": 2007, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {}, "Authors": ["Safarpour", "Veneris"]}, {"PaperId": "https://openalex.org/W2098552614", "PaperTitle": "Abstraction and refinement techniques in automated design debugging", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Toronto": 2.0}, "Authors": ["Sean Safarpour", "Andreas Veneris"]}, {"PaperId": "https://openalex.org/W2915034041", "PaperTitle": "Abstraction and Refinement Techniques in Automated Design Debugging", "Year": 2006, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Toronto": 2.0}, "Authors": ["Sean Safarpour", "Andreas Veneris"]}]}, {"DBLP title": "Interactive presentation: Automatic hardware synthesis from specifications: a case study.", "DBLP authors": ["Roderick Bloem", "Stefan J. Galler", "Barbara Jobstmann", "Nir Piterman", "Amir Pnueli", "Martin Weiglhofer"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266622", "OA papers": [{"PaperId": "https://openalex.org/W2011735245", "PaperTitle": "Interactive presentation: Automatic hardware synthesis from specifications: a case study", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Graz University of Technology": 4.0, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 1.0, "Weizmann Institute of Science": 1.0}, "Authors": ["Roderick Bloem", "Stefan Galler", "Barbara Jobstmann", "Nir Piterman", "Amir Pnueli", "Martin Weiglhofer"]}]}, {"DBLP title": "pFFT in FastMaxwell: a fast impedance extraction solver for 3D conductor structures over substrate.", "DBLP authors": ["Tarek Moselhy", "Xin Hu", "Luca Daniel"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266624", "OA papers": [{"PaperId": "https://openalex.org/W2157232022", "PaperTitle": "pFFT in FastMaxwell: a fast impedance extraction solver for 3D conductor structures over substrate", "Year": 2007, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Massachusetts Institute of Technology": 2.0, "Ropes and Gray LLP, Boston, MA": 1.0}, "Authors": ["Tarek Moselhy", "Ki-Hyun Kim", "Daniel K. Sodickson"]}, {"PaperId": "https://openalex.org/W4247012609", "PaperTitle": "pFFT in FastMaxwell: A Fast Impedance Extraction Solver for 3D Conductor Structures over Substrate", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}, "Authors": ["Tarek Moselhy", "Ki-Hyun Kim", "Daniel K. Sodickson"]}]}, {"DBLP title": "Optimization-based wideband basis functions for efficient interconnect extraction.", "DBLP authors": ["Xin Hu", "Tarek Moselhy", "Jacob K. White", "Luca Daniel"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266625", "OA papers": [{"PaperId": "https://openalex.org/W4236807380", "PaperTitle": "Optimization-based Wideband Basis Functions for Efficient Interconnect Extraction", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Ki-Hyun Kim", "Tarek Moselhy", "Jacob K. White", "Daniel K. Sodickson"]}, {"PaperId": "https://openalex.org/W2139553344", "PaperTitle": "Optimization-based wideband basis functions for efficient interconnect extraction", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Ropes and Gray LLP, Boston, MA": 1.0, "Massachusetts Institute of Technology": 3.0}, "Authors": ["Ki-Hyun Kim", "Tarek Moselhy", "Jacob K. White", "Daniel K. Sodickson"]}]}, {"DBLP title": "Thermally robust clocking schemes for 3D integrated circuits.", "DBLP authors": ["Mosin Mondal", "Andrew J. Ricketts", "Sami Kirolos", "Tamer Ragheb", "Greg M. Link", "Narayanan Vijaykrishnan", "Yehia Massoud"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266626", "OA papers": [{"PaperId": "https://openalex.org/W2147890024", "PaperTitle": "Thermally robust clocking schemes for 3D integrated circuits", "Year": 2007, "CitationCount": 45, "EstimatedCitation": 45, "Affiliations": {"Rice University": 4.0, "Pennsylvania State University": 2.0, "York College of Pennsylvania": 1.0}, "Authors": ["M. Mondal", "Andrew J. Ricketts", "S. Kirolos", "T. Ragheb", "G. M. Link", "N. Vijaykrishnan", "Yehia Massoud"]}, {"PaperId": "https://openalex.org/W3143351594", "PaperTitle": "Thermally Robust Clocking Schemes for 3D Integrated Circuits", "Year": 2007, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {}, "Authors": ["Mondal", "Ricketts", "Kirolos", "Ragheb", "Vijaykrishnan", "Massoud"]}]}, {"DBLP title": "Double-via-driven standard cell library design.", "DBLP authors": ["Tsai-Ying Lin", "Tsung-Han Lin", "Hui-Hsiang Tung", "Rung-Bin Lin"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266627", "OA papers": [{"PaperId": "https://openalex.org/W2106513433", "PaperTitle": "Double-via-driven standard cell library design", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Yuan Ze University": 4.0}, "Authors": ["Tsai-Ying Lin", "Tsung-han Lin", "Hui-Hsiang Tung", "Rung-Bin Lin"]}, {"PaperId": "https://openalex.org/W4243949716", "PaperTitle": "Double-Via-Driven Standard Cell Library Design", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Tsai-Ying Lin", "Tsung-han Lin", "Hui-Hsiang Tung", "Rung-Bin Lin"]}, {"PaperId": "https://openalex.org/W3032019156", "PaperTitle": "Double-Via-Driven Standard Cell Library Design", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["\u6797\u91c7\u76c8", "\u6797\u5b97\u7ff0", "\u8463\u6167\u9999", "\u6797\u69ae\u5f6c"]}]}, {"DBLP title": "Interactive presentation: Analysis of power consumption and BER of flip-flop based interconnect pipelining.", "DBLP authors": ["Jingye Xu", "Abinash Roy", "Masud H. Chowdhury"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266628", "OA papers": [{"PaperId": "https://openalex.org/W2011763003", "PaperTitle": "Interactive presentation: Analysis of power consumption and BER of flip-flop based interconnect pipelining", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Illinois at Chicago": 3.0}, "Authors": ["Jingye Xu", "A. Roy", "Masud H. Chowdhury"]}]}, {"DBLP title": "Fast and accurate routing demand estimation for efficient routability-driven placement.", "DBLP authors": ["Peter Spindler", "Frank M. Johannes"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266632", "OA papers": [{"PaperId": "https://openalex.org/W3140720939", "PaperTitle": "Fast and Accurate Routing Demand Estimation for Efficient Routability-driven Placement", "Year": 2007, "CitationCount": 50, "EstimatedCitation": 50, "Affiliations": {"Technical University of Munich": 2.0}, "Authors": ["Spindler", "Johannes"]}, {"PaperId": "https://openalex.org/W2099184857", "PaperTitle": "Fast and accurate routing demand estimation for efficient routability-driven placement", "Year": 2007, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Inst. for Electron. Design Autom., Technische Univ. Muenchen, Munich": 1.0, "Technical University of Munich": 1.0}, "Authors": ["Peter Spindler", "Frank Johannes"]}]}, {"DBLP title": "Yield-aware placement optimization.", "DBLP authors": ["Paolo Azzoni", "Massimo Bertoletti", "Nicola Dragone", "Franco Fummi", "Carlo Guardiani", "W. Vendraminetto"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266633", "OA papers": [{"PaperId": "https://openalex.org/W3143507316", "PaperTitle": "Yield-aware Placement Optimization", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Azzoni", "Bertoletti", "Dragone", "Fummi", "Guardiani", "Vendraminetto"]}, {"PaperId": "https://openalex.org/W2103005858", "PaperTitle": "Yield-aware placement optimization", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Verona": 6.0}, "Authors": ["P. Azzoni", "Marco Bertoletti", "N. Dragone", "Franco Fummi", "Carlo Guardiani", "Walter Vendraminetto"]}]}, {"DBLP title": "Microarchitecture floorplanning for sub-threshold leakage reduction.", "DBLP authors": ["Hushrav Mogal", "Kia Bazargan"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266634", "OA papers": [{"PaperId": "https://openalex.org/W3147532680", "PaperTitle": "Microarchitecture Floorplanning for Sub-threshold Leakage Reduction", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Minnesota": 2.0}, "Authors": ["Mogal", "Bazargan"]}, {"PaperId": "https://openalex.org/W2110094997", "PaperTitle": "Microarchitecture floorplanning for sub-threshold leakage reduction", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Minnesota": 2.0}, "Authors": ["Hushrav Mogal", "Kia Bazargan"]}]}, {"DBLP title": "Compact hardware design of Whirlpool hashing core.", "DBLP authors": ["Timo Alho", "Panu H\u00e4m\u00e4l\u00e4inen", "Marko H\u00e4nnik\u00e4inen", "Timo D. H\u00e4m\u00e4l\u00e4inen"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266640", "OA papers": [{"PaperId": "https://openalex.org/W3143985718", "PaperTitle": "Compact Hardware Design of Whirlpool Hashing Core", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Alho", "Hamalainen", "Hannikainen"]}, {"PaperId": "https://openalex.org/W2124095839", "PaperTitle": "Compact hardware design of Whirlpool hashing core", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Nokia (Finland)": 2.0, "Tampere University of Applied Sciences": 2.0}, "Authors": ["T. Alho", "Panu H\u00e4m\u00e4l\u00e4inen", "Marko H\u00e4nnik\u00e4inen", "Timo H\u00e4m\u00e4l\u00e4inen"]}]}, {"DBLP title": "Flexible hardware reduction for elliptic curve cryptography in GF(2m).", "DBLP authors": ["Steffen Peter", "Peter Langend\u00f6rfer", "Krzysztof Piotrowski"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266642", "OA papers": [{"PaperId": "https://openalex.org/W2097524549", "PaperTitle": "Flexible hardware reduction for elliptic curve cryptography in GF(2m)", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Innovations for High Performance Microelectronics": 3.0}, "Authors": ["Steffen Peter", "Peter Langend\u00f6rfer", "Krzysztof Piotrowski"]}, {"PaperId": "https://openalex.org/W3142468564", "PaperTitle": "Flexible Hardware Reduction for Elliptic Curve Cryptography in GF(2m)", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Peter", "Langendorfer", "Piotrowski"]}]}, {"DBLP title": "Overcoming glitches and dissipation timing skews in design of DPA-resistant cryptographic hardware.", "DBLP authors": ["Kuan Jen Lin", "Shan Chien Fang", "Shih Hsien Yang", "Cheng Chia Lo"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266643", "OA papers": [{"PaperId": "https://openalex.org/W2133450310", "PaperTitle": "Overcoming glitches and dissipation timing skews in design of DPA-resistant cryptographic hardware", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Fu Jen Catholic University": 4.0}, "Authors": ["Kuan Chia Lin", "Shan-Chien Fang", "Shih Hsien Yang", "Cheng Hean Lo"]}, {"PaperId": "https://openalex.org/W4229784996", "PaperTitle": "Overcoming Glitches and Dissipation Timing Skews in Design of DPA-Resistant Cryptographic Hardware", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Fu Jen Catholic University": 4.0}, "Authors": ["Kuan Chia Lin", "Shan-Chien Fang", "Shih Hsien Yang", "Cheng Hean Lo"]}]}, {"DBLP title": "Dynamic critical resistance: a timing-based critical resistance model for statistical delay testing of nanometer ICs.", "DBLP authors": ["Jos\u00e9 Luis Rossell\u00f3", "Carol de Benito", "Sebasti\u00e0 A. Bota", "Jaume Segura"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266645", "OA papers": [{"PaperId": "https://openalex.org/W2124692568", "PaperTitle": "Dynamic critical resistance: a timing-based critical resistance model for statistical delay testing of nanometer ICs", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of the Balearic Islands": 4.0}, "Authors": ["Josep A. Rossell\u00f3", "C. de Benito", "Simona Bota", "Julian Segura"]}, {"PaperId": "https://openalex.org/W4234831785", "PaperTitle": "Dynamic Critical Resistance: A Timing-Based Critical Resistance Model for Statistical Delay Testing of Nanometer ICs", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of the Balearic Islands": 4.0}, "Authors": ["J.L. Rossello", "C. de Benito", "Simona Bota", "Julian Segura"]}]}, {"DBLP title": "Sensitivity analysis for fault-analysis and tolerance in RF front-end circuitry.", "DBLP authors": ["Tejasvi Das", "P. R. Mukund"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266646", "OA papers": [{"PaperId": "https://openalex.org/W3143789162", "PaperTitle": "Sensitivity Analysis for Fault-analysis and Tolerance in RF Front-end Circuitry", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Rochester Institute of Technology": 2.0}, "Authors": ["Tejasvi Das", "P.R. Mukund"]}, {"PaperId": "https://openalex.org/W2107835174", "PaperTitle": "Sensitivity analysis for fault-analysis and tolerance in RF front-end circuitry", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Rochester Institute of Technology": 2.0}, "Authors": ["T. Das", "P.R. Mukund"]}]}, {"DBLP title": "A two-tone test method for continuous-time adaptive equalizers.", "DBLP authors": ["Dongwoo Hong", "Shadi Saberi", "Kwang-Ting Cheng", "C. Patrick Yue"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266647", "OA papers": [{"PaperId": "https://openalex.org/W2118919342", "PaperTitle": "A two-tone test method for continuous-time adaptive equalizers", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of California, Santa Barbara": 2.0, "Carnegie Mellon University": 1.0, "University of California": 1.0}, "Authors": ["Dongwoo Hong", "Sara Saberi", "Kwang-Ting Cheng", "C. Patrick Yue"]}, {"PaperId": "https://openalex.org/W4299158654", "PaperTitle": "A Two-Tone Test Method for Continuous-Time Adaptive Equalizers", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of California, Los Angeles": 3.0, "Carnegie Mellon University": 1.0}, "Authors": ["Dongwoo Hong", "Shadi Saberi", "Kwang-Ting Cheng", "C. Patrick Yue"]}, {"PaperId": "https://openalex.org/W2940439115", "PaperTitle": "A Two-Tone Test Method for Continuous-Time Adaptive Equalizers", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Dongwoo Hong", "Tim Cheng"]}]}, {"DBLP title": "Worst-case design and margin for embedded SRAM.", "DBLP authors": ["Robert C. Aitken", "Sachin Idgunji"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266648", "OA papers": [{"PaperId": "https://openalex.org/W3143794633", "PaperTitle": "Worst-Case Design and Margin for Embedded SRAM", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {}, "Authors": ["Aitken", "Idgunji"]}, {"PaperId": "https://openalex.org/W2145345888", "PaperTitle": "Worst-case design and margin for embedded SRAM", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"ARM, Sunnyvale, CA": 2.0}, "Authors": ["Robert Grant Aitken", "Sachin Satish Idgunji"]}]}, {"DBLP title": "Interactive presentation: Pulse propagation for the detection of small delay defects.", "DBLP authors": ["Michele Favalli", "Cecilia Metra"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266649", "OA papers": [{"PaperId": "https://openalex.org/W2055601259", "PaperTitle": "Interactive presentation: Pulse propagation for the detection of small delay defects", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Ferrara": 1.0, "University of Bologna": 1.0}, "Authors": ["Michele Favalli", "Cecilia Metra"]}]}, {"DBLP title": "Interactive presentation: BIST method for die-level process parameter variation monitoring in analog/mixed-signal integrated circuits.", "DBLP authors": ["Amir Zjajo", "Manuel J. Barragan Asian", "Jos\u00e9 Pineda de Gyvez"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266650", "OA papers": [{"PaperId": "https://openalex.org/W2058060992", "PaperTitle": "Interactive presentation: BIST method for die-level process parameter variation monitoring in analog/mixed-signal integrated circuits", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Philips (Finland)": 1.0, "Eindhoven University of Technology": 1.0}, "Authors": ["Amir Zjajo", "Jose Pineda de Gyvez"]}]}, {"DBLP title": "A new hybrid solution to boost SAT solver performance.", "DBLP authors": ["Lei Fang", "Michael S. Hsiao"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266652", "OA papers": [{"PaperId": "https://openalex.org/W2131367934", "PaperTitle": "A new hybrid solution to boost SAT solver performance", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Virginia Tech": 2.0}, "Authors": ["Lei Fang", "Michael Hsiao"]}, {"PaperId": "https://openalex.org/W4235773363", "PaperTitle": "A New Hybrid Solution to Boost SAT Solver Performance", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Virginia Tech": 2.0}, "Authors": ["Lei Fang", "Michael Hsiao"]}]}, {"DBLP title": "QuteSAT: a robust circuit-based SAT solver for complex circuit structure.", "DBLP authors": ["Chi-An Wu", "Ting-Hao Lin", "Chih-Chun Lee", "Chung-Yang Huang"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266653", "OA papers": [{"PaperId": "https://openalex.org/W4251860244", "PaperTitle": "QuteSAT: A Robust Circuit-based SAT Solver for Complex Circuit Structure", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Chi-An Wu", "Ting-Hao Lin", "Chih-Chun Lee", "Chung-Yang (Ric) Huang"]}, {"PaperId": "https://openalex.org/W2101347856", "PaperTitle": "QuteSAT: a robust circuit-based SAT solver for complex circuit structure", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National Taiwan University": 4.0}, "Authors": ["Chi-An Wu", "Ting-Hao Lin", "Chih-Chun Lee", "Chung-Yang (Ric) Huang"]}]}, {"DBLP title": "Boosting the role of inductive invariants in model checking.", "DBLP authors": ["Gianpiero Cabodi", "Sergio Nocco", "Stefano Quer"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266654", "OA papers": [{"PaperId": "https://openalex.org/W3143644390", "PaperTitle": "Boosting the Role of Inductive Invariants in Model Checking", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Polytechnic University of Turin": 3.0}, "Authors": ["Cabodi", "Nocco", "Quer"]}, {"PaperId": "https://openalex.org/W2168305340", "PaperTitle": "Boosting the role of inductive invariants in model checking", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Polytechnic University of Turin": 3.0}, "Authors": ["Gianpiero Cabodi", "Sergio Nocco", "Stefano Quer"]}]}, {"DBLP title": "Interactive presentation: Image computation and predicate refinement for RTL verilog using word level proofs.", "DBLP authors": ["Daniel Kroening", "Natasha Sharygina"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266655", "OA papers": [{"PaperId": "https://openalex.org/W1988475842", "PaperTitle": "Interactive presentation: Image computation and predicate refinement for RTL verilog using word level proofs", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ETH Z\u00fcrich": 1.0, "Universit\u00e0 della Svizzera italiana": 1.0}, "Authors": ["Daniel Kroening", "Natasha Sharygina"]}]}, {"DBLP title": "Polynomial-time subgraph enumeration for automated instruction set extension.", "DBLP authors": ["Paolo Bonzini", "Laura Pozzi"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266657", "OA papers": [{"PaperId": "https://openalex.org/W3151170728", "PaperTitle": "Polynomial-Time Subgraph Enumeration for Automated Instruction Set Extension", "Year": 2007, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"Universit\u00e0 della Svizzera italiana": 2.0}, "Authors": ["Bonzini", "Pozzi"]}, {"PaperId": "https://openalex.org/W2164826555", "PaperTitle": "Polynomial-time subgraph enumeration for automated instruction set extension", "Year": 2007, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Universit\u00e0 della Svizzera italiana": 2.0}, "Authors": ["Paolo Bonzini", "Laura Pozzi"]}]}, {"DBLP title": "Interrupt and low-level programming support for expanding the application domain of statically-scheduled horizontal-microcoded architectures in embedded systems.", "DBLP authors": ["Mehrdad Reshadi", "Daniel Gajski"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266658", "OA papers": [{"PaperId": "https://openalex.org/W2107325488", "PaperTitle": "Interrupt and low-level programming support for expanding the application domain of statically-scheduled horizontal-microcoded architectures in embedded systems", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of California, Irvine": 2.0}, "Authors": ["Mehrdad Reshadi", "Daniel D. Gajski"]}, {"PaperId": "https://openalex.org/W3149943905", "PaperTitle": "Interrupt and Low-level Programming Support for Expanding the Application Domain of Statically-Scheduled Horizontal-Microcoded Architectures in Embedded Systems", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of California, Irvine": 2.0}, "Authors": ["Reshadi", "Gajski"]}]}, {"DBLP title": "DRIM: a low power dynamically reconfigurable instruction memory hierarchy for embedded systems.", "DBLP authors": ["Zhiguo Ge", "Weng-Fai Wong", "Hock-Beng Lim"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266659", "OA papers": [{"PaperId": "https://openalex.org/W2133121403", "PaperTitle": "DRIM: a low power dynamically reconfigurable instruction memory hierarchy for embedded systems", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National University of Singapore": 2.0, "ST Engineering": 1.0}, "Authors": ["Zhiguo Ge", "Weng-Fai Wong", "Hock Beng Lim"]}, {"PaperId": "https://openalex.org/W4250251874", "PaperTitle": "DRIM : A Low Power Dynamically Reconfigurable Instruction Memory Hierarchy for Embedded Systems", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National University of Singapore": 2.0}, "Authors": ["Zhiguo Ge", "Weng-Fai Wong", "Hock Beng Lim"]}]}, {"DBLP title": "Interactive presentation: SoftSIMD - exploiting subword parallelism using source code transformations.", "DBLP authors": ["Stefan Kraemer", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266660", "OA papers": [{"PaperId": "https://openalex.org/W2062353831", "PaperTitle": "Interactive presentation: SoftSIMD - exploiting subword parallelism using source code transformations", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"RWTH Aachen University": 4.0}, "Authors": ["Stefan Kraemer", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr"]}]}, {"DBLP title": "Interactive presentation: A process splitting transformation for Kahn process networks.", "DBLP authors": ["Sjoerd Meijer", "Bart Kienhuis", "Alexandru Turjan", "Erwin A. de Kock"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266661", "OA papers": [{"PaperId": "https://openalex.org/W1968829229", "PaperTitle": "Interactive presentation: A process splitting transformation for Kahn process networks", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Czech Academy of Sciences, Institute of Computer Science": 2.0, "NXP (Netherlands)": 2.0}, "Authors": ["Sjoerd Meijer", "Bart Kienhuis", "Alex Turjan", "Erwin de Kock"]}]}, {"DBLP title": "Computing synchronizer failure probabilities.", "DBLP authors": ["Suwen Yang", "Mark R. Greenstreet"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266663", "OA papers": [{"PaperId": "https://openalex.org/W2117345564", "PaperTitle": "Computing synchronizer failure probabilities", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"University of British Columbia": 2.0}, "Authors": ["Suwen Yang", "Mark R. Greenstreet"]}, {"PaperId": "https://openalex.org/W4253769920", "PaperTitle": "Computing Synchronizer Failure Probabilities", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of British Columbia": 2.0}, "Authors": ["Suwen Yang", "Mark R. Greenstreet"]}]}, {"DBLP title": "Layout-aware gate duplication and buffer insertion.", "DBLP authors": ["David Ba\u00f1eres", "Jordi Cortadella", "Michael Kishinevsky"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266664", "OA papers": [{"PaperId": "https://openalex.org/W2117346871", "PaperTitle": "Layout-aware gate duplication and buffer insertion", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 2.0, "[Strategic CAD Labs, Intel Corporation, Hillsboro, OR]": 1.0}, "Authors": ["David Baneres", "Jordi Cortadella", "Michael Kishinevsky"]}, {"PaperId": "https://openalex.org/W3147958948", "PaperTitle": "Layout-Aware Gate Duplication and Buffer Insertion", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Baneres", "Cortadella", "Kishinevsky"]}]}, {"DBLP title": "Self-heating-aware optimal wire sizing under Elmore delay model.", "DBLP authors": ["Min Ni", "Seda Ogrenci Memik"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266665", "OA papers": [{"PaperId": "https://openalex.org/W2127263579", "PaperTitle": "Self-heating-aware optimal wire sizing under Elmore delay model", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Dept. of Electr. Eng. and Comput. Sci., Northwestern Univ., Evanston, IL.": 2.0}, "Authors": ["Min Ni", "Gokhan Memik"]}, {"PaperId": "https://openalex.org/W4256292317", "PaperTitle": "Self Heating-Aware Optimal Wire Sizing under Elmore Delay Model", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Northwestern University": 2.0}, "Authors": ["Min Ni", "Gokhan Memik"]}]}, {"DBLP title": "Statistical blockade: a novel method for very fast Monte Carlo simulation of rare circuit events, and its application.", "DBLP authors": ["Amith Singhee", "Rob A. Rutenbar"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266667", "OA papers": []}, {"DBLP title": "Clock domain crossing fault model and coverage metric for validation of SoC design.", "DBLP authors": ["Yi Feng", "Zheng Zhou", "Dong Tong", "Xu Cheng"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266668", "OA papers": [{"PaperId": "https://openalex.org/W2159367027", "PaperTitle": "Clock domain crossing fault model and coverage metric for validation of SoC design", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Peking University": 4.0}, "Authors": ["Yi Feng", "Zheng Zhou", "Dong Tong", "Xu Cheng"]}, {"PaperId": "https://openalex.org/W4235150798", "PaperTitle": "Clock Domain Crossing Fault Model and Coverage Metric for Validation of SoC Design", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Yi Feng", "Zheng Zhou", "Dong Tong", "Xu Cheng"]}]}, {"DBLP title": "Fast statistical circuit analysis with finite-point based transistor model.", "DBLP authors": ["Min Chen", "Wei Zhao", "Frank Liu", "Yu Cao"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266669", "OA papers": [{"PaperId": "https://openalex.org/W2120385825", "PaperTitle": "Fast statistical circuit analysis with finite-point based transistor model", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Arizona State University": 3.0, "IBM Research - Austin": 1.0}, "Authors": ["Min Chen", "Wei Zhao", "Frank Liu", "Yu Cao"]}, {"PaperId": "https://openalex.org/W4232331027", "PaperTitle": "Fast Statistical Circuit Analysis with Finite-Point Based Transistor Model", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Arizona State University": 3.0, "IBM Research - Austin": 1.0}, "Authors": ["Min Chen", "Wei Zhao", "Frank Liu", "Yu Cao"]}]}, {"DBLP title": "Interactive presentation: Statistical simulation of high-frequency bipolar circuits.", "DBLP authors": ["Wolfgang Schneider", "Michael Schr\u00f6ter", "W. Kraus", "Holger Wittkopf"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266670", "OA papers": [{"PaperId": "https://openalex.org/W2014796223", "PaperTitle": "Interactive presentation: Statistical simulation of high-frequency bipolar circuits", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Heilbronn University": 2.0, "Dresden University of Technology, Dresden, Germany and University of California, San Diego, La Jolla, CA": 1.0, "TU Dresden": 1.0}, "Authors": ["Wolf-Dieter Schneider", "Michael Schroter", "Werner Kraus", "H. Wittkopf"]}]}, {"DBLP title": "Low power design on algorithmic and architectural level: a case study of an HSDPA baseband digital signal processing system.", "DBLP authors": ["Marcus Sch\u00e4mann", "Sebastian Hessel", "Ulrich Langmann", "Martin B\u00fccker"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266674", "OA papers": [{"PaperId": "https://openalex.org/W3145295236", "PaperTitle": "Low Power Design on Algorithmic and Architectural Level: A Case Study of an HSDPA Baseband Digital Signal Processing System", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Schamann", "Hessel", "Langmann", "Bucker"]}, {"PaperId": "https://openalex.org/W2157915010", "PaperTitle": "Low power design on algorithmic and architectural level: a case study of an HSDPA baseband digital signal processing system", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Ruhr University Bochum": 3.0, "Nokia (Finland)": 1.0}, "Authors": ["M. Schamann", "Sebastian Hessel", "U. Langmann", "M. Bucker"]}]}, {"DBLP title": "Mapping the physical layer of radio standards to multiprocessor architectures.", "DBLP authors": ["Cyprian Grassmann", "Mathias Richter", "Mirko Sauermann"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266675", "OA papers": [{"PaperId": "https://openalex.org/W3142545316", "PaperTitle": "Mapping the Physical Layer of Radio Standards to Multiprocessor Architectures", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Grassmann", "Sauermann"]}, {"PaperId": "https://openalex.org/W2099684797", "PaperTitle": "Mapping the physical layer of radio standards to multiprocessor architectures", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Infineon Technologies (Germany)": 2.0, "Siemens (Germany)": 1.0}, "Authors": ["Cyprian Grassmann", "Mathias Richter", "Mirko Sauermann"]}]}, {"DBLP title": "Development of an ASIP enabling flows in ethernet access using a retargetable compilation flow.", "DBLP authors": ["Koen Van Renterghem", "Pieter Demuytere", "Dieter Verhulst", "Jan Vandewege", "Xing-Zhi Qiu"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266676", "OA papers": [{"PaperId": "https://openalex.org/W2168414063", "PaperTitle": "Development of an ASIP enabling flows in ethernet access using a retargetable compilation flow", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Ghent University": 5.0}, "Authors": ["K. Van Renterghem", "Pieter Demuytere", "Dieter Verhulst", "Jan Vandewege", "Xing-Zhi Qiu"]}, {"PaperId": "https://openalex.org/W4235238948", "PaperTitle": "Development of an ASIP Enabling Flows in Ethernet Access Using a Retargetable Compilation Flow", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Ghent University": 5.0}, "Authors": ["K. Van Renterghem", "Pieter Demuytere", "Dieter Verhulst", "Jan Vandewege", "Xing-Zhi Qiu"]}]}, {"DBLP title": "An effective AMS top-down methodology applied to the design of a mixed-signal UWB system-on-chip.", "DBLP authors": ["Marco Crepaldi", "Mario R. Casu", "Mariagrazia Graziano", "Maurizio Zamboni"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266677", "OA papers": [{"PaperId": "https://openalex.org/W2170953264", "PaperTitle": "An effective AMS top-down methodology applied to the design of a mixed-signal UWB system-on-chip", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Polytechnic University of Turin": 4.0}, "Authors": ["Marco Crepaldi", "Mario R. Casu", "Mariagrazia Graziano", "Maurizio Zamboni"]}, {"PaperId": "https://openalex.org/W3149661913", "PaperTitle": "An effective AMS Top-Down Methodology Applied to the Design of a Mixed-Signal UWB System-on-Chip", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Polytechnic University of Turin": 4.0}, "Authors": ["Crepaldi", "Casu", "Graziano", "Zamboni"]}]}, {"DBLP title": "Interactive presentation: Behavioral modeling of delay-locked loops and its application to jitter optimization in ultra wide-band impulse radio systems.", "DBLP authors": ["Enrique Barajas", "R. Cosculluela", "D. Coutinho", "Diego Mateo", "Jos\u00e9 Luis Gonz\u00e1lez", "I. Cair\u00f2", "S. Banda", "M. Ikeda"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266678", "OA papers": [{"PaperId": "https://openalex.org/W2030085980", "PaperTitle": "Interactive presentation: Behavioral modeling of delay-locked loops and its application to jitter optimization in ultra wide-band impulse radio systems", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 5.0, "Barcelona R&D Laboratory, EPSON EUROPE Electronics GmbH, Sant Cugat, Spain": 2.0, "Epson (United States)": 1.0}, "Authors": ["E. Barajas", "R. Cosculluela", "Daniel Coutinho", "Diego Mateo", "Jos\u00e9 Luis Gonz\u00e1lez", "I. Cairo", "S. Banda", "Miyuki Ikeda"]}]}, {"DBLP title": "Soft error rate analysis for sequential circuits.", "DBLP authors": ["Natasa Miskov-Zivanov", "Diana Marculescu"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266680", "OA papers": [{"PaperId": "https://openalex.org/W2122526433", "PaperTitle": "Soft error rate analysis for sequential circuits", "Year": 2007, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Carnegie Mellon University": 2.0}, "Authors": ["Natasa Miskov-Zivanov", "Diana Marculescu"]}, {"PaperId": "https://openalex.org/W3144849580", "PaperTitle": "Soft Error Rate Analysis for Sequential Circuits", "Year": 2007, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Carnegie Mellon University": 2.0}, "Authors": ["Miskov-Zivanov", "Marculescu"]}]}, {"DBLP title": "Verification-guided soft error resilience.", "DBLP authors": ["Sanjit A. Seshia", "Wenchao Li", "Subhasish Mitra"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266681", "OA papers": [{"PaperId": "https://openalex.org/W2115908980", "PaperTitle": "Verification-guided soft error resilience", "Year": 2007, "CitationCount": 47, "EstimatedCitation": 47, "Affiliations": {"University of California, Berkeley": 2.0, "Stanford University": 1.0}, "Authors": ["Sanjit A. Seshia", "Wenchao Li", "Subhasish Mitra"]}, {"PaperId": "https://openalex.org/W4248229502", "PaperTitle": "Verification-Guided Soft Error Resilience", "Year": 2007, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {}, "Authors": ["Sanjit A. Seshia", "Wenchao Li", "Subhasish Mitra"]}]}, {"DBLP title": "A low-SER efficient core processor architecture for future technologies.", "DBLP authors": ["Eduardo Luis Rhod", "Carlos Arthur Lang Lisb\u00f4a", "Luigi Carro"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266682", "OA papers": [{"PaperId": "https://openalex.org/W2140124126", "PaperTitle": "A low-SER efficient core processor architecture for future technologies", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Inst. de Informatica, Univ. Fed. do Rio Grande do Sul, Porto Alegre": 3.0}, "Authors": ["Eduardo Luis Rhod", "C.A. Lisboa", "Luigi Carro"]}, {"PaperId": "https://openalex.org/W3144777823", "PaperTitle": "A Low-SER Efficient Core Processor Architecture for Future Technologies", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Federal University of Rio Grande do Sul": 3.0}, "Authors": ["Rhod", "Lisboa", "Carro"]}]}, {"DBLP title": "Accurate and scalable reliability analysis of logic circuits.", "DBLP authors": ["Mihir R. Choudhury", "Kartik Mohanram"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266683", "OA papers": [{"PaperId": "https://openalex.org/W3149544844", "PaperTitle": "Accurate and scalable reliability analysis of logic circuits", "Year": 2007, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {}, "Authors": ["Choudhury", "Mohanram"]}, {"PaperId": "https://openalex.org/W2148237560", "PaperTitle": "Accurate and scalable reliability analysis of logic circuits", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Rice University": 2.0}, "Authors": ["Mihir Choudhury", "Kartik Mohanram"]}]}, {"DBLP title": "Interactive presentation: A new asymmetric SRAM cell to reduce soft errors and leakage power in FPGA.", "DBLP authors": ["Balkaran S. Gill", "Christos A. Papachristou", "Francis G. Wolff"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266684", "OA papers": [{"PaperId": "https://openalex.org/W2067217074", "PaperTitle": "Interactive presentation: A new asymmetric SRAM cell to reduce soft errors and leakage power in FPGA", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Case Western Reserve University": 3.0}, "Authors": ["B.S. Gill", "Chris Papachristou", "Francis Wolff"]}]}, {"DBLP title": "Instruction-set customization for real-time embedded systems.", "DBLP authors": ["Huynh Phung Huynh", "Tulika Mitra"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266690", "OA papers": [{"PaperId": "https://openalex.org/W2164419874", "PaperTitle": "Instruction-set customization for real-time embedded systems", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National University of Singapore": 2.0}, "Authors": ["Huynh Huynh", "Tulika Mitra"]}, {"PaperId": "https://openalex.org/W4242727723", "PaperTitle": "Instruction-Set Customization for Real-Time Embedded Systems", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Huynh Huynh", "Tulika Mitra"]}]}, {"DBLP title": "A novel technique to use scratch-pad memory for stack management.", "DBLP authors": ["Soyoung Park", "Hae-woo Park", "Soonhoi Ha"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266691", "OA papers": [{"PaperId": "https://openalex.org/W2122068621", "PaperTitle": "A novel technique to use scratch-pad memory for stack management", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Seoul National University": 3.0}, "Authors": ["So Young Park", "Haewoo Park", "Soonhoi Ha"]}, {"PaperId": "https://openalex.org/W4243914511", "PaperTitle": "A Novel Technique to Use Scratch-pad Memory for Stack Management", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Seoul National University": 3.0}, "Authors": ["So Young Park", "Haewoo Park", "Soonhoi Ha"]}]}, {"DBLP title": "Scratchpad memories vs locked caches in hard real-time systems: a quantitative comparison.", "DBLP authors": ["Isabelle Puaut", "Christophe Pais"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266692", "OA papers": [{"PaperId": "https://openalex.org/W3145162387", "PaperTitle": "Scratchpad memories vs locked caches in hard real-time systems: a quantitative comparison", "Year": 2007, "CitationCount": 95, "EstimatedCitation": 95, "Affiliations": {}, "Authors": ["Puaut", "Pais"]}, {"PaperId": "https://openalex.org/W2150400228", "PaperTitle": "Scratchpad memories vs locked caches in hard real-time systems: a quantitative comparison", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Rennes": 2.0}, "Authors": ["Isabelle Puaut", "Christophe Pais"]}]}, {"DBLP title": "Task scheduling for reliable cache architectures of multiprocessor systems.", "DBLP authors": ["Makoto Sugihara", "Tohru Ishihara", "Kazuaki J. Murakami"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266693", "OA papers": [{"PaperId": "https://openalex.org/W2103125856", "PaperTitle": "Task scheduling for reliable cache architectures of multiprocessor systems", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Institute of Systems, Information Technologies and Nanotechnologies": 1.0, "Kyushu University": 2.0}, "Authors": ["Makoto Sugihara", "Tohru Ishihara", "Kazuaki Murakami"]}, {"PaperId": "https://openalex.org/W3140692145", "PaperTitle": "Task Scheduling for Reliable Cache Architectures of Multiprocessor Systems", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}, "Authors": ["Sugihara", "Ishihara", "Murakami"]}]}, {"DBLP title": "Fast positive-real balanced truncation of symmetric systems using cross Riccati equations.", "DBLP authors": ["Ngai Wong"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266695", "OA papers": [{"PaperId": "https://openalex.org/W2097685694", "PaperTitle": "Fast positive-real balanced truncation of symmetric systems using cross Riccati equations", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Dept. of Electr. & Electron. Engg., Hong Kong Univ., Kowloon": 1.0}, "Authors": ["Ngai Wong"]}, {"PaperId": "https://openalex.org/W4233656183", "PaperTitle": "Fast Positive-Real Balanced Truncation of Symmetric Systems Using Cross Riccati Equations", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Ngai Wong"]}]}, {"DBLP title": "Random sampling of moment graph: a stochastic Krylov-reduction algorithm.", "DBLP authors": ["Zhenhai Zhu", "Joel R. Phillips"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266696", "OA papers": [{"PaperId": "https://openalex.org/W2160764151", "PaperTitle": "Random sampling of moment graph: a stochastic Krylov-reduction algorithm", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Cadence Design Systems (United States)": 2.0}, "Authors": ["Zhenhai Zhu", "Joel R. Phillips"]}, {"PaperId": "https://openalex.org/W4233602867", "PaperTitle": "Random Sampling of Moment Graph: A Stochastic Krylov-Reduction Algorithm", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Zhenhai Zhu", "Joel R. Phillips"]}]}, {"DBLP title": "Statistical model order reduction for interconnect circuits considering spatial correlations.", "DBLP authors": ["Jeffrey Fan", "Ning Mi", "Sheldon X.-D. Tan", "Yici Cai", "Xianlong Hong"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266697", "OA papers": [{"PaperId": "https://openalex.org/W4246559975", "PaperTitle": "Statistical Model Order Reduction for Interconnect Circuits Considering Spatial Correlations", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of California, Riverside": 3.0, "Tsinghua University": 2.0}, "Authors": ["Jeffrey Fan", "Ning Mi", "Sheldon X.-D. Tan", "Yici Cai", "Xianlong Hong"]}, {"PaperId": "https://openalex.org/W2134071734", "PaperTitle": "Statistical model order reduction for interconnect circuits considering spatial correlations", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of California, Riverside": 3.0, "Tsinghua University": 2.0}, "Authors": ["Jeffrey Fan", "Ning Mi", "Sheldon X.-D. Tan", "Yici Cai", "Xianlong Hong"]}]}, {"DBLP title": "A sparse grid based spectral stochastic collocation method for variations-aware capacitance extraction of interconnects under nanometer process technology.", "DBLP authors": ["Hengliang Zhu", "Xuan Zeng", "Wei Cai", "Jintao Xue", "Dian Zhou"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266698", "OA papers": [{"PaperId": "https://openalex.org/W4246458327", "PaperTitle": "A Sparse Grid based Spectral Stochastic Collocation Method for Variations-Aware Capacitance Extraction of Interconnects under Nanometer Process Technology", "Year": 2007, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Shanghai Fudan Microelectronics (China)": 1.8333333333333333, "Fudan University": 1.8333333333333333, "North Carolina State University": 1.0, "University of Dallas": 0.3333333333333333}, "Authors": ["Hengliang Zhu", "Xuan Zeng", "Wei Cai", "Xue Jintao", "Dian Zhou"]}, {"PaperId": "https://openalex.org/W2161288243", "PaperTitle": "A sparse grid based spectral stochastic collocation method for variations-aware capacitance extraction of interconnects under nanometer process technology", "Year": 2007, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Shanghai Fudan Microelectronics (China)": 2.0, "University of North Carolina at Charlotte": 1.0, "Fudan University": 1.0, "The University of Texas at Dallas": 1.0}, "Authors": ["Hengliang Zhu", "Xuan Zeng", "Wei Cai", "Xue Jintao", "Dian Zhou"]}]}, {"DBLP title": "Interactive presentation: Simulation methodology and experimental verification for the analysis of substrate noise on LC-VCO's.", "DBLP authors": ["Stephane Bronckers", "Charlotte Soens", "Geert Van der Plas", "Gerd Vandersteen", "Yves Rolain"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266699", "OA papers": [{"PaperId": "https://openalex.org/W2065929785", "PaperTitle": "Interactive presentation: Simulation methodology and experimental verification for the analysis of substrate noise on LC-VCO's", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Vrije Universiteit Brussel": 3.0, "Imec": 2.0}, "Authors": ["Stephane Bronckers", "Charlotte Soens", "G. Van der Plas", "Gerd Vandersteen", "Yves Rolain"]}]}, {"DBLP title": "Accurate temperature-dependent integrated circuit leakage power estimation is easy.", "DBLP authors": ["Yongpan Liu", "Robert P. Dick", "Li Shang", "Huazhong Yang"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266701", "OA papers": [{"PaperId": "https://openalex.org/W4238041806", "PaperTitle": "Accurate Temperature-Dependent Integrated Circuit Leakage Power Estimation is Easy", "Year": 2007, "CitationCount": 97, "EstimatedCitation": 97, "Affiliations": {}, "Authors": ["Yongpan Liu", "Robert P. Dick", "Li Shang", "Huazhong Yang"]}, {"PaperId": "https://openalex.org/W2096554329", "PaperTitle": "Accurate temperature-dependent integrated circuit leakage power estimation is easy", "Year": 2007, "CitationCount": 87, "EstimatedCitation": 87, "Affiliations": {"Tsinghua University": 2.0, "Northwestern Univ., Evanston, IL#TAB#": 1.0, "Queen's University": 1.0}, "Authors": ["Yongpan Liu", "Robert P. Dick", "Li Shang", "Huazhong Yang"]}]}, {"DBLP title": "Low-overhead circuit synthesis for temperature adaptation using dynamic voltage scheduling.", "DBLP authors": ["Swaroop Ghosh", "Swarup Bhunia", "Kaushik Roy"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266702", "OA papers": [{"PaperId": "https://openalex.org/W3146000021", "PaperTitle": "Low-Overhead Circuit Synthesis for Temperature Adaptation Using Dynamic Voltage Scheduling", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Case Western Reserve University": 1.0}, "Authors": ["Ghosh", "Bhunia", "Roy"]}, {"PaperId": "https://openalex.org/W2130771695", "PaperTitle": "Low-overhead circuit synthesis for temperature adaptation using dynamic voltage scheduling", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Purdue University West Lafayette": 1.0, "Case Western Reserve University": 1.0, "Purdue University, IN,": 1.0}, "Authors": ["Swaroop Ghosh", "Swarup Bhunia", "Kaushik Roy"]}]}, {"DBLP title": "Maximum circuit activity estimation using pseudo-boolean satisfiability.", "DBLP authors": ["Hratch Mangassarian", "Andreas G. Veneris", "Sean Safarpour", "Farid N. Najm", "Magdy S. Abadir"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266703", "OA papers": [{"PaperId": "https://openalex.org/W3142377211", "PaperTitle": "Maximum Circuit Activity Estimation Using Pseudo-Boolean Satisfiability", "Year": 2007, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"University of Toronto": 4.0}, "Authors": ["Mangassarian", "Veneris", "Safarpour", "Najm", "Abadir"]}, {"PaperId": "https://openalex.org/W2013085877", "PaperTitle": "Maximum Circuit Activity Estimation Using Pseudo-Boolean Satisfiability", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Toronto": 3.0}, "Authors": ["Hratch Mangassarian", "Andreas Veneris", "Farid N. Najm"]}, {"PaperId": "https://openalex.org/W2146192086", "PaperTitle": "Maximum circuit activity estimation using pseudo-boolean satisfiability", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Toronto": 4.0, "Freescale Semicond., Inc., Austin, TX": 1.0}, "Authors": ["Hratch Mangassarian", "Andreas Veneris", "Sean Safarpour", "Farid N. Najm", "Magdy S. Abadir"]}]}, {"DBLP title": "Interactive presentation: Efficient computation of discharge current upper bounds for clustered sleep transistor sizing.", "DBLP authors": ["Ashoka Visweswara Sathanur", "Andrea Calimera", "Luca Benini", "Alberto Macii", "Enrico Macii", "Massimo Poncino"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266704", "OA papers": [{"PaperId": "https://openalex.org/W2045884553", "PaperTitle": "Interactive presentation: Efficient computation of discharge current upper bounds for clustered sleep transistor sizing", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Polytechnic University of Turin": 5.0, "University of Bologna": 1.0}, "Authors": ["A. Sathanur", "Andrea Calimera", "Luca Benini", "Alberto Macii", "Enrico Macii", "Massimo Poncino"]}]}, {"DBLP title": "Interactive presentation: Process tolerant beta-ratio modulation for ultra-dynamic voltage scaling.", "DBLP authors": ["Myeong-Eun Hwang", "Tamer Cakici", "Kaushik Roy"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266705", "OA papers": []}, {"DBLP title": "A tiny and efficient wireless ad-hoc protocol for low-cost sensor networks.", "DBLP authors": ["Pawel Gburzynski", "Bozena Kaminska", "Wladek Olesinski"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266709", "OA papers": [{"PaperId": "https://openalex.org/W3151955359", "PaperTitle": "A Tiny and Efficient Wireless Ad-hoc Protocol for Low-cost Sensor Networks", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Alberta": 1.0, "Simon Fraser University": 1.0, "Communications Research Centre Canada": 1.0}, "Authors": ["Gburzynski", "Kaminska", "Olesinski"]}, {"PaperId": "https://openalex.org/W2103245512", "PaperTitle": "A tiny and efficient wireless ad-hoc protocol for low-cost sensor networks", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Alberta": 1.0, "Simon Fraser University": 1.0, "Olsonet Communications Corporation, Ottawa, Ontario, Canada": 1.0}, "Authors": ["Pawel Gburzynski", "Bozena Kaminska", "Wlodek Olesinski"]}]}, {"DBLP title": "Scalable reconfigurable channel decoder architecture for future wireless handsets.", "DBLP authors": ["Gummidipudi Krishnaiah", "Nur Engin", "Sergei Sawitzki"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266710", "OA papers": [{"PaperId": "https://openalex.org/W3139784200", "PaperTitle": "Scalable Reconfigurable Channel Decoder Architecture for Future Wireless Handsets", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Indian Institute of Technology Delhi": 1.0, "NXP (Netherlands)": 2.0}, "Authors": ["Krishnaiah", "Engin", "Sawitzki"]}, {"PaperId": "https://openalex.org/W2169809097", "PaperTitle": "Scalable reconfigurable channel decoder architecture for future wireless handsets", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Indian Institute of Technology Delhi": 1.0, "NXP (Netherlands)": 2.0}, "Authors": ["Gummidipudi Krishnaiah", "Nur Engin", "Sergei Sawitzki"]}]}, {"DBLP title": "A new pipelined implementation for minimum norm sorting used in square root algorithm for MIMO-VBLAST systems.", "DBLP authors": ["Zahid Khan", "Tughrul Arslan", "John S. Thompson", "Ahmet T. Erdogan"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266711", "OA papers": [{"PaperId": "https://openalex.org/W3150712860", "PaperTitle": "A New Pipelined Implementation for Minimum Norm Sorting used in Square Root Algorithm for MIMO-VBLAST Systems", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Edinburgh": 4.0}, "Authors": ["Khan", "Arslan", "Thompson", "Erdogan"]}, {"PaperId": "https://openalex.org/W2124713440", "PaperTitle": "A new pipelined implementation for minimum norm sorting used in square root algorithm for MIMO-VBLAST systems", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Edinburgh": 4.0}, "Authors": ["Pingzhi Fan", "Tughrul Arslan", "John F. Thompson", "Ahmet T. Erdogan"]}]}, {"DBLP title": "Optimization of the \"FOCUS\" Inband-FEC architecture for 10-Gbps SDH/SONET optical communication channels.", "DBLP authors": ["Afxendios Tychopoulos", "Odysseas G. Koufopavlou"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266712", "OA papers": [{"PaperId": "https://openalex.org/W2106079653", "PaperTitle": "Optimization of the \"FOCUS\" Inband-FEC architecture for 10-Gbps SDH/SONET optical communication channels", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Patras": 2.0}, "Authors": ["Afxendios Tychopoulos", "Odysseas Koufopavlou"]}, {"PaperId": "https://openalex.org/W3142043203", "PaperTitle": "Optimization of the \"FOCUS\" Inband-FEC Architecture for 10-Gbps SDH/SONET Optical Communication Channels", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Patras": 2.0}, "Authors": ["Tychopoulos", "Koufopavlou"]}]}, {"DBLP title": "A framework for system reliability analysis considering both system error tolerance and component test quality.", "DBLP authors": ["Sung-Jui (Song-Ra) Pan", "Kwang-Ting Cheng"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266714", "OA papers": [{"PaperId": "https://openalex.org/W2145227850", "PaperTitle": "A framework for system reliability analysis considering both system error tolerance and component test quality", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of California, Santa Barbara": 2.0}, "Authors": ["Sung-Jui Pan", "Kwang-Ting Cheng"]}, {"PaperId": "https://openalex.org/W4254627859", "PaperTitle": "A Framework for System Reliability Analysis Considering Both System Error Tolerance and Component Test Quality", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of California, Santa Barbara": 2.0}, "Authors": ["Sung-Jui Pan", "Kwang-Ting Cheng"]}]}, {"DBLP title": "Experimental evaluation of protections against laser-induced faults and consequences on fault modeling.", "DBLP authors": ["R\u00e9gis Leveugle", "Abdelaziz Ammari", "V. Maingot", "E. Teyssou", "Pascal Moitrel", "Christophe Mourtel", "Nathalie Feyt", "Jean-Baptiste Rigaud", "Assia Tria"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266715", "OA papers": [{"PaperId": "https://openalex.org/W3147729297", "PaperTitle": "Experimental Evaluation of Protections Against Laser-induced Faults and Consequences on Fault Modeling", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["Leveugle", "Ammari", "Maingo", "Teyssou", "Moitrel", "Mourtel", "Feyt", "Rigaud", "Tria"]}, {"PaperId": "https://openalex.org/W2111222718", "PaperTitle": "Experimental evaluation of protections against laser-induced faults and consequences on fault modeling", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 3.0, "Thal\u00e8s Communications, Colombes Cedex - France": 1.0, "Gemalto - La Vigie, La Ciotat Cedex - France": 3.0, "EMSE, Gardanne - France": 1.0, "CEA-LETI - SESAM Laboratory - CMPGC, Gardanne - France": 1.0}, "Authors": ["Regis Leveugle", "A. Ammari", "V. Maingot", "Elisa Teyssou", "Pascal Moitrel", "C. Mourtel", "N. Feyt", "Jean-Baptiste Rigaud", "Assia Tria"]}]}, {"DBLP title": "Evaluation of design for reliability techniques in embedded flash memories.", "DBLP authors": ["Beno\u00eet Godard", "Jean Michel Daga", "Lionel Torres", "Gilles Sassatelli"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266716", "OA papers": [{"PaperId": "https://openalex.org/W3139577832", "PaperTitle": "Evaluation of Design for Reliability Techniques in Embedded Flash Memories", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Godard", "Daga", "Torres", "Sassatelli"]}, {"PaperId": "https://openalex.org/W2156795772", "PaperTitle": "Evaluation of design for reliability techniques in embedded flash memories", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Montpellier": 3.0, "Dept. of Libraries & Design Tools, Embedded Non-Volatile Memory Group, Rousset": 1.0}, "Authors": ["Benoit Godard", "J.-M. Daga", "Lionel Torres", "Gilles Sassatelli"]}]}, {"DBLP title": "Reduction of detected acceptable faults for yield improvement via error-tolerance.", "DBLP authors": ["Tong-Yu Hsieh", "Kuen-Jong Lee", "Melvin A. Breuer"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266717", "OA papers": [{"PaperId": "https://openalex.org/W2161891759", "PaperTitle": "Reduction of detected acceptable faults for yield improvement via error-tolerance", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"National Cheng Kung University": 2.0, "University of Southern California": 1.0}, "Authors": ["Tong-Yu Hsieh", "Kuen-Jong Lee", "Melvin A. Breuer"]}, {"PaperId": "https://openalex.org/W4245420982", "PaperTitle": "Reduction of Detected Acceptable Faults for Yield Improvement via Error-Tolerance", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Tong-Yu Hsieh", "Kuen-Jong Lee", "Melvin A. Breuer"]}]}, {"DBLP title": "Use of statistical timing analysis on real designs.", "DBLP authors": ["A. Nardi", "Emre Tuncer", "Srinath R. Naidu", "A. Antonau", "S. Gradinaru", "Tao Lin", "J. Song"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266719", "OA papers": [{"PaperId": "https://openalex.org/W3140102580", "PaperTitle": "Use of Statistical Timing Analysis on Real Designs", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Nardi", "Tuncer", "Naidu", "Antonau", "Gradinaru", "Lin", "Song"]}, {"PaperId": "https://openalex.org/W2107963089", "PaperTitle": "Use of statistical timing analysis on real designs", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Magma Design Automation - Santa Clara, California": 7.0}, "Authors": ["Aaron T. Nardi", "Emre Tuncer", "Sakku Bai Naidu", "A. Antonau", "S Gradinaru", "Tai-Hua Lin", "J. J. Song"]}]}, {"DBLP title": "A novel criticality computation method in statistical timing analysis.", "DBLP authors": ["Feng Wang", "Yuan Xie", "Hai Ju"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266720", "OA papers": [{"PaperId": "https://openalex.org/W4231480914", "PaperTitle": "A Novel Criticality Computation Method in Statistical Timing Analysis", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Pennsylvania State University": 2.0, "IBM Research - China": 1.0}, "Authors": ["Feng Wang", "Yuan Xie", "Hai Yan Ju"]}, {"PaperId": "https://openalex.org/W2159132926", "PaperTitle": "A novel criticality computation method in statistical timing analysis", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Pennsylvania State University": 2.0, "IBM Research - China": 1.0}, "Authors": ["F. Wane", "Yuan Xie", "Hai Yan Ju"]}]}, {"DBLP title": "Efficient computation of the worst-delay corner.", "DBLP authors": ["Lu\u00eds Guerra e Silva", "Lu\u00eds Miguel Silveira", "Joel R. Phillips"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266721", "OA papers": [{"PaperId": "https://openalex.org/W4248062893", "PaperTitle": "Efficient Computation of the Worst-Delay Corner", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Luis Guerra e Silva", "Luis Miguel Silveira", "Joel R. Phillips"]}, {"PaperId": "https://openalex.org/W2148507902", "PaperTitle": "Efficient computation of the worst-delay corner", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 2.0, "Cadence Design Systems (United States)": 1.0}, "Authors": ["Luis Guerra e Silva", "Luis Miguel Silveira", "Joel R. Phillips"]}]}, {"DBLP title": "Accounting for cache-related preemption delay in dynamic priority schedulability analysis.", "DBLP authors": ["Lei Ju", "Samarjit Chakraborty", "Abhik Roychoudhury"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266723", "OA papers": [{"PaperId": "https://openalex.org/W4236608162", "PaperTitle": "Accounting for Cache-Related Preemption Delay in Dynamic Priority Schedulability Analysis", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {}, "Authors": ["Lei Ju", "Samarjit Chakraborty", "Abhik Roychoudhury"]}, {"PaperId": "https://openalex.org/W2153953574", "PaperTitle": "Accounting for cache-related preemption delay in dynamic priority schedulability analysis", "Year": 2007, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"National University of Singapore": 3.0}, "Authors": ["Lei Ju", "Samarjit Chakraborty", "Abhik Roychoudhury"]}]}, {"DBLP title": "Energy-efficient real-time task scheduling with task rejection.", "DBLP authors": ["Jian-Jia Chen", "Tei-Wei Kuo", "Chia-Lin Yang", "Ku-Jei King"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266724", "OA papers": [{"PaperId": "https://openalex.org/W4244061544", "PaperTitle": "Energy-Efficient Real-Time Task Scheduling with Task Rejection", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"National Taiwan University": 3.0, "XSeries Development, IBM Systems and Technology Group (STG), USA": 1.0}, "Authors": ["Jian-Jia Chen", "Tei-Wei Kuo", "Chia-Lin Yang", "Ku-Jei King"]}, {"PaperId": "https://openalex.org/W2119160094", "PaperTitle": "Energy-efficient real-time task scheduling with task rejection", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Taipei University": 3.0, "Systems Technology (United States)": 1.0}, "Authors": ["Jian-Jia Chen", "Tei-Wei Kuo", "Chia-Lin Yang", "Ku-Jei King"]}]}, {"DBLP title": "Feasibility intervals for multiprocessor fixed-priority scheduling of arbitrary deadline periodic systems.", "DBLP authors": ["Liliana Cucu", "Jo\u00ebl Goossens"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266725", "OA papers": [{"PaperId": "https://openalex.org/W3143981223", "PaperTitle": "Feasibility Intervals for Multiprocessor Fixed-Priority Scheduling of Arbitrary Deadline Periodic Systems", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}, "Authors": ["Cucu", "Goossens"]}, {"PaperId": "https://openalex.org/W2117815131", "PaperTitle": "Feasibility intervals for multiprocessor fixed-priority scheduling of arbitrary deadline periodic systems", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Universit\u00e9 Libre de Bruxelles": 2.0}, "Authors": ["Liliana Cucu", "Jo\u00ebl Goossens"]}]}, {"DBLP title": "Energy minimization with soft real-time and DVS for uniprocessor and multiprocessor embedded systems.", "DBLP authors": ["Meikang Qiu", "Chun Xue", "Zili Shao", "Edwin Hsing-Mean Sha"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266726", "OA papers": [{"PaperId": "https://openalex.org/W4253453658", "PaperTitle": "Energy Minimization with Soft Real-time and DVS for Uniprocessor and Multiprocessor Embedded Systems", "Year": 2007, "CitationCount": 91, "EstimatedCitation": 91, "Affiliations": {"The University of Texas at Dallas": 3.0, "Hong Kong Polytechnic University": 1.0}, "Authors": ["Meikang Qiu", "Chun Jason Xue", "Zili Shao", "Edwin H.-M. Sha"]}, {"PaperId": "https://openalex.org/W2155066400", "PaperTitle": "Energy minimization with soft real-time and DVS for uniprocessor and multiprocessor embedded systems", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"The University of Texas at Dallas": 3.0, "Hong Kong Polytechnic University": 1.0}, "Authors": ["Meikang Qiu", "Chun Jason Xue", "Zili Shao", "Edwin H.-M. Sha"]}]}, {"DBLP title": "Joint consideration of fault-tolerance, energy-efficiency and performance in on-chip networks.", "DBLP authors": ["Alireza Ejlali", "Bashir M. Al-Hashimi", "Paul M. Rosinger", "Seyed Ghassem Miremadi"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266728", "OA papers": []}, {"DBLP title": "Impact of process variations on multicore performance symmetry.", "DBLP authors": ["Eric Humenay", "David Tarjan", "Kevin Skadron"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266729", "OA papers": [{"PaperId": "https://openalex.org/W3150134984", "PaperTitle": "Impact of Process Variations on Multicore Performance Symmetry", "Year": 2007, "CitationCount": 85, "EstimatedCitation": 85, "Affiliations": {"University of Virginia": 3.0}, "Authors": ["Humenay", "Tarjan", "Skadron"]}, {"PaperId": "https://openalex.org/W2101554015", "PaperTitle": "Impact of process variations on multicore performance symmetry", "Year": 2007, "CitationCount": 59, "EstimatedCitation": 59, "Affiliations": {"University of Virginia": 3.0}, "Authors": ["Eric Humenay", "David Tarjan", "Kevin Skadron"]}]}, {"DBLP title": "Temperature aware task scheduling in MPSoCs.", "DBLP authors": ["Ayse Kivilcim Coskun", "Tajana Simunic Rosing", "Keith Whisnant"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266730", "OA papers": [{"PaperId": "https://openalex.org/W3149104842", "PaperTitle": "Temperature Aware Task Scheduling in MPSoCs", "Year": 2007, "CitationCount": 138, "EstimatedCitation": 138, "Affiliations": {"University of California, San Diego": 2.0, "Oracle (United States)": 1.0}, "Authors": ["Coskun", "Rosing", "Whisnant"]}, {"PaperId": "https://openalex.org/W2099237366", "PaperTitle": "Temperature aware task scheduling in MPSoCs", "Year": 2007, "CitationCount": 102, "EstimatedCitation": 102, "Affiliations": {"California University, San Diego, CA": 3.0}, "Authors": ["Ayse K. Coskun", "Tajana Rosing", "Keith A. Whisnant"]}]}, {"DBLP title": "Architectural leakage-aware management of partitioned scratchpad memories.", "DBLP authors": ["Olga Golubeva", "Mirko Loghi", "Massimo Poncino", "Enrico Macii"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266732", "OA papers": [{"PaperId": "https://openalex.org/W3139797100", "PaperTitle": "Architectural Leakage-Aware Management of Partitioned Scratchpad Memories", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}, "Authors": ["Golubeva", "Loghi", "Poncino", "Macii"]}, {"PaperId": "https://openalex.org/W2109562402", "PaperTitle": "Architectural leakage-aware management of partitioned scratchpad memories", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Polytechnic University of Turin": 4.0}, "Authors": ["Olga Golubeva", "Mirko Loghi", "Massimo Poncino", "Enrico Macii"]}]}, {"DBLP title": "Memory bank aware dynamic loop scheduling.", "DBLP authors": ["Mahmut T. Kandemir", "Taylan Yemliha", "Seung Woo Son", "Ozcan Ozturk"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266733", "OA papers": [{"PaperId": "https://openalex.org/W2145710861", "PaperTitle": "Memory bank aware dynamic loop scheduling", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Pennsylvania State University": 4.0}, "Authors": ["Mahmut Kandemir", "Taylan Yemliha", "Seung Uk Son", "Ozcan Ozturk"]}, {"PaperId": "https://openalex.org/W4235162471", "PaperTitle": "Memory Bank Aware Dynamic Loop Scheduling", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Pennsylvania State University": 3.0, "Syracuse University": 1.0}, "Authors": ["Mahmut Kandemir", "Taylan Yemliha", "Seung Uk Son", "Ozcan Ozturk"]}]}, {"DBLP title": "System level clock tree synthesis for power optimization.", "DBLP authors": ["Saif Ali Butt", "Stefan Schmermbeck", "Jurij Rosenthal", "Alexander Pratsch", "Eike Schmidt"], "year": 2007, "doi": "https://dl.acm.org/citation.cfm?id=1266734", "OA papers": [{"PaperId": "https://openalex.org/W3150953732", "PaperTitle": "System Level Clock Tree Synthesis for Power Optimization", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Butt", "Schmermbeck", "Rosenthal", "Pratsch", "Schmidt"]}, {"PaperId": "https://openalex.org/W2111864032", "PaperTitle": "System level clock tree synthesis for power optimization", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Electronics Design (Estonia )": 5.0}, "Authors": ["Saif Siddique Butt", "S. Schmermbeck", "Jurij Rosenthal", "Alexander Pratsch", "Eike A. Schmidt"]}]}]