{"vcs1":{"timestamp_begin":1731322791.639500122, "rt":2.32, "ut":0.93, "st":0.20}}
{"vcselab":{"timestamp_begin":1731322794.016740764, "rt":0.90, "ut":0.23, "st":0.10}}
{"link":{"timestamp_begin":1731322794.967971940, "rt":0.25, "ut":0.11, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731322791.146711327}
{"VCS_COMP_START_TIME": 1731322791.146711327}
{"VCS_COMP_END_TIME": 1731322804.653212946}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 333724}}
{"stitch_vcselab": {"peak_mem": 231544}}
