

================================================================
== Vitis HLS Report for 'dFFT'
================================================================
* Date:           Tue Apr  8 11:35:58 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        PositFFT
* Solution:       hls (Vivado IP Flow Target)
* Product family: azynquplus
* Target device:  xazu7ev-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.568 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+--------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval     | Pipeline|
    |   min   |   max   |    min   |    max    |   min  |   max   |   Type  |
    +---------+---------+----------+-----------+--------+---------+---------+
    |   201793|  8807489|  2.018 ms|  88.075 ms|  201794|  8807490|       no|
    +---------+---------+----------+-----------+--------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+------+---------+
        |                                  |                       |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
        |             Instance             |         Module        |   min   |   max   |    min    |    max    | min |  max |   Type  |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+------+---------+
        |grp_generic_fmod_double_s_fu_173  |generic_fmod_double_s  |        1|     2102|  10.000 ns|  21.020 us|    1|  2102|       no|
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+------+---------+

        * Loop: 
        +----------------------+---------+---------+---------------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) |   Iteration   |  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+---------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_1295_1   |   201792|  8807488|  3153 ~ 137617|          -|          -|    64|        no|
        | + VITIS_LOOP_1214_1  |     3136|   137600|      49 ~ 2150|          -|          -|    64|        no|
        +----------------------+---------+---------+---------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     563|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    39|    2240|    3246|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     670|    -|
|Register         |        -|     -|    1130|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    39|    3370|    4479|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     2|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |dadddsub_64ns_64ns_64_5_full_dsp_1_U7  |dadddsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|   781|    0|
    |dadddsub_64ns_64ns_64_5_full_dsp_1_U8  |dadddsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|   781|    0|
    |dcmp_64ns_64ns_1_2_no_dsp_1_U12        |dcmp_64ns_64ns_1_2_no_dsp_1         |        0|   0|    0|     0|    0|
    |dcmp_64ns_64ns_1_2_no_dsp_1_U13        |dcmp_64ns_64ns_1_2_no_dsp_1         |        0|   0|    0|     0|    0|
    |dmul_64ns_64ns_64_6_max_dsp_1_U9       |dmul_64ns_64ns_64_6_max_dsp_1       |        0|  11|  317|   208|    0|
    |dmul_64ns_64ns_64_6_max_dsp_1_U10      |dmul_64ns_64ns_64_6_max_dsp_1       |        0|  11|  317|   208|    0|
    |dmul_64ns_64ns_64_6_max_dsp_1_U11      |dmul_64ns_64ns_64_6_max_dsp_1       |        0|  11|  317|   208|    0|
    |grp_generic_fmod_double_s_fu_173       |generic_fmod_double_s               |        0|   0|  399|  1060|    0|
    |sitodp_32ns_64_4_no_dsp_1_U14          |sitodp_32ns_64_4_no_dsp_1           |        0|   0|    0|     0|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |Total                                  |                                    |        0|  39| 2240|  3246|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln1214_fu_304_p2      |         +|   0|  0|  14|           7|           1|
    |add_ln1295_fu_280_p2      |         +|   0|  0|  14|           7|           1|
    |and_ln809_fu_359_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln811_fu_364_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln816_fu_421_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln819_fu_427_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln1214_fu_298_p2     |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln1295_fu_274_p2     |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln809_1_fu_347_p2    |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln809_fu_341_p2      |      icmp|   0|  0|  18|          11|           2|
    |icmp_ln816_1_fu_409_p2    |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln816_fu_403_p2      |      icmp|   0|  0|  18|          11|           2|
    |or_ln809_fu_353_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln816_fu_415_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln819_fu_490_p2        |        or|   0|  0|   2|           1|           1|
    |angle_assign_9_fu_376_p3  |    select|   0|  0|  56|           1|          64|
    |empty_15_fu_433_p3        |    select|   0|  0|  55|           1|          63|
    |realPart_fu_494_p3        |    select|   0|  0|  56|           1|          64|
    |select_ln1025_fu_441_p3   |    select|   0|  0|  56|           1|          64|
    |select_ln811_fu_369_p3    |    select|   0|  0|  56|           1|          64|
    |term1_fu_447_p3           |    select|   0|  0|  56|           1|          64|
    |xor_ln856_fu_468_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 563|         168|         416|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |angle_1_reg_161    |    9|          2|   64|        128|
    |ap_NS_fsm          |  296|         66|    1|         66|
    |empty_13_reg_137   |    9|          2|   64|        128|
    |empty_14_reg_149   |    9|          2|   64|        128|
    |grp_fu_179_opcode  |   14|          3|    2|          6|
    |grp_fu_179_p0      |   43|          8|   64|        512|
    |grp_fu_179_p1      |   26|          5|   64|        320|
    |grp_fu_185_opcode  |   14|          3|    2|          6|
    |grp_fu_185_p0      |   26|          5|   64|        320|
    |grp_fu_185_p1      |   20|          4|   64|        256|
    |grp_fu_196_p0      |   37|          7|   64|        448|
    |grp_fu_196_p1      |   37|          7|   64|        448|
    |grp_fu_202_p0      |   14|          3|   64|        192|
    |grp_fu_202_p1      |   14|          3|   64|        192|
    |grp_fu_206_p0      |   14|          3|   64|        192|
    |grp_fu_206_p1      |   14|          3|   64|        192|
    |grp_fu_213_p0      |   14|          3|   64|        192|
    |grp_fu_213_p1      |   14|          3|   64|        192|
    |grp_fu_218_p0      |   14|          3|   64|        192|
    |grp_fu_218_p1      |   14|          3|   64|        192|
    |k_fu_90            |    9|          2|    7|         14|
    |n_reg_126          |    9|          2|    7|         14|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  670|        142| 1107|       4330|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |add_ln1214_reg_545                             |   7|   0|    7|          0|
    |add_ln1295_reg_521                             |   7|   0|    7|          0|
    |and_ln816_reg_587                              |   1|   0|    1|          0|
    |and_ln819_reg_593                              |   1|   0|    1|          0|
    |angle_1_reg_161                                |  64|   0|   64|          0|
    |angle_assign_9_reg_575                         |  64|   0|   64|          0|
    |angle_assign_reg_550                           |  64|   0|   64|          0|
    |angle_reg_560                                  |  64|   0|   64|          0|
    |ap_CS_fsm                                      |  65|   0|   65|          0|
    |conv_i_reg_531                                 |  64|   0|   64|          0|
    |empty_13_reg_137                               |  64|   0|   64|          0|
    |empty_14_reg_149                               |  64|   0|   64|          0|
    |empty_15_reg_599                               |   1|   0|   64|         63|
    |empty_reg_510                                  |  64|   0|   64|          0|
    |grp_generic_fmod_double_s_fu_173_ap_start_reg  |   1|   0|    1|          0|
    |k_fu_90                                        |   7|   0|    7|          0|
    |n_reg_126                                      |   7|   0|    7|          0|
    |realSum_reg_616                                |  64|   0|   64|          0|
    |reg_228                                        |  64|   0|   64|          0|
    |reg_234                                        |  64|   0|   64|          0|
    |reg_240                                        |  64|   0|   64|          0|
    |reg_244                                        |  64|   0|   64|          0|
    |reg_250                                        |  64|   0|   64|          0|
    |reg_256                                        |  64|   0|   64|          0|
    |term1_reg_604                                  |  64|   0|   64|          0|
    |tmp_1_reg_565                                  |   1|   0|    1|          0|
    |tmp_3_reg_570                                  |   1|   0|    1|          0|
    |zext_ln1295_reg_536                            |   7|   0|   64|         57|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          |1130|   0| 1250|        120|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|          dFFT|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|          dFFT|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|          dFFT|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|          dFFT|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|          dFFT|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|          dFFT|  return value|
|signal_r              |   in|   64|     ap_none|      signal_r|       pointer|
|result_real_address0  |  out|    6|   ap_memory|   result_real|         array|
|result_real_ce0       |  out|    1|   ap_memory|   result_real|         array|
|result_real_we0       |  out|    1|   ap_memory|   result_real|         array|
|result_real_d0        |  out|   64|   ap_memory|   result_real|         array|
|result_imag_address0  |  out|    6|   ap_memory|   result_imag|         array|
|result_imag_ce0       |  out|    1|   ap_memory|   result_imag|         array|
|result_imag_we0       |  out|    1|   ap_memory|   result_imag|         array|
|result_imag_d0        |  out|   64|   ap_memory|   result_imag|         array|
+----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 65
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 2 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 18 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [posit_lib.cpp:1295]   --->   Operation 66 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%spectopmodule_ln1288 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [posit_lib.cpp:1288]   --->   Operation 67 'spectopmodule' 'spectopmodule_ln1288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %signal_r"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %signal_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %result_real, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %result_real"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %result_imag, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %result_imag"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%signal_r_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %signal_r"   --->   Operation 74 'read' 'signal_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%empty = bitcast i64 %signal_r_read"   --->   Operation 75 'bitcast' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.48ns)   --->   "%store_ln1295 = store i7 0, i7 %k" [posit_lib.cpp:1295]   --->   Operation 76 'store' 'store_ln1295' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln1295 = br void %for.body" [posit_lib.cpp:1295]   --->   Operation 77 'br' 'br_ln1295' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.09>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%k_1 = load i7 %k" [posit_lib.cpp:1302]   --->   Operation 78 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.89ns)   --->   "%icmp_ln1295 = icmp_eq  i7 %k_1, i7 64" [posit_lib.cpp:1295]   --->   Operation 79 'icmp' 'icmp_ln1295' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.89ns)   --->   "%add_ln1295 = add i7 %k_1, i7 1" [posit_lib.cpp:1295]   --->   Operation 80 'add' 'add_ln1295' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln1295 = br i1 %icmp_ln1295, void %for.body.split, void %for.end" [posit_lib.cpp:1295]   --->   Operation 81 'br' 'br_ln1295' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln1302 = trunc i7 %k_1" [posit_lib.cpp:1302]   --->   Operation 82 'trunc' 'trunc_ln1302' <Predicate = (!icmp_ln1295)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln1302 = zext i6 %trunc_ln1302" [posit_lib.cpp:1302]   --->   Operation 83 'zext' 'zext_ln1302' <Predicate = (!icmp_ln1295)> <Delay = 0.00>
ST_2 : Operation 84 [4/4] (7.09ns)   --->   "%conv_i = sitodp i32 %zext_ln1302" [posit_lib.cpp:1207->posit_lib.cpp:1302]   --->   Operation 84 'sitodp' 'conv_i' <Predicate = (!icmp_ln1295)> <Delay = 7.09> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%ret_ln1307 = ret" [posit_lib.cpp:1307]   --->   Operation 85 'ret' 'ret_ln1307' <Predicate = (icmp_ln1295)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.09>
ST_3 : Operation 86 [3/4] (7.09ns)   --->   "%conv_i = sitodp i32 %zext_ln1302" [posit_lib.cpp:1207->posit_lib.cpp:1302]   --->   Operation 86 'sitodp' 'conv_i' <Predicate = true> <Delay = 7.09> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.09>
ST_4 : Operation 87 [2/4] (7.09ns)   --->   "%conv_i = sitodp i32 %zext_ln1302" [posit_lib.cpp:1207->posit_lib.cpp:1302]   --->   Operation 87 'sitodp' 'conv_i' <Predicate = true> <Delay = 7.09> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.09>
ST_5 : Operation 88 [1/4] (7.09ns)   --->   "%conv_i = sitodp i32 %zext_ln1302" [posit_lib.cpp:1207->posit_lib.cpp:1302]   --->   Operation 88 'sitodp' 'conv_i' <Predicate = true> <Delay = 7.09> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.06>
ST_6 : Operation 89 [6/6] (7.06ns)   --->   "%mul_i = dmul i64 %conv_i, i64 -6.28319" [posit_lib.cpp:1207->posit_lib.cpp:1302]   --->   Operation 89 'dmul' 'mul_i' <Predicate = true> <Delay = 7.06> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.60>
ST_7 : Operation 90 [5/6] (6.60ns)   --->   "%mul_i = dmul i64 %conv_i, i64 -6.28319" [posit_lib.cpp:1207->posit_lib.cpp:1302]   --->   Operation 90 'dmul' 'mul_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.60>
ST_8 : Operation 91 [4/6] (6.60ns)   --->   "%mul_i = dmul i64 %conv_i, i64 -6.28319" [posit_lib.cpp:1207->posit_lib.cpp:1302]   --->   Operation 91 'dmul' 'mul_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.60>
ST_9 : Operation 92 [3/6] (6.60ns)   --->   "%mul_i = dmul i64 %conv_i, i64 -6.28319" [posit_lib.cpp:1207->posit_lib.cpp:1302]   --->   Operation 92 'dmul' 'mul_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.60>
ST_10 : Operation 93 [2/6] (6.60ns)   --->   "%mul_i = dmul i64 %conv_i, i64 -6.28319" [posit_lib.cpp:1207->posit_lib.cpp:1302]   --->   Operation 93 'dmul' 'mul_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.60>
ST_11 : Operation 94 [1/6] (6.60ns)   --->   "%mul_i = dmul i64 %conv_i, i64 -6.28319" [posit_lib.cpp:1207->posit_lib.cpp:1302]   --->   Operation 94 'dmul' 'mul_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.06>
ST_12 : Operation 95 [6/6] (7.06ns)   --->   "%deltaTheta = dmul i64 %mul_i, i64 0.015625" [posit_lib.cpp:1207->posit_lib.cpp:1302]   --->   Operation 95 'dmul' 'deltaTheta' <Predicate = true> <Delay = 7.06> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.60>
ST_13 : Operation 96 [5/6] (6.60ns)   --->   "%deltaTheta = dmul i64 %mul_i, i64 0.015625" [posit_lib.cpp:1207->posit_lib.cpp:1302]   --->   Operation 96 'dmul' 'deltaTheta' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.60>
ST_14 : Operation 97 [4/6] (6.60ns)   --->   "%deltaTheta = dmul i64 %mul_i, i64 0.015625" [posit_lib.cpp:1207->posit_lib.cpp:1302]   --->   Operation 97 'dmul' 'deltaTheta' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.60>
ST_15 : Operation 98 [3/6] (6.60ns)   --->   "%deltaTheta = dmul i64 %mul_i, i64 0.015625" [posit_lib.cpp:1207->posit_lib.cpp:1302]   --->   Operation 98 'dmul' 'deltaTheta' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.60>
ST_16 : Operation 99 [2/6] (6.60ns)   --->   "%deltaTheta = dmul i64 %mul_i, i64 0.015625" [posit_lib.cpp:1207->posit_lib.cpp:1302]   --->   Operation 99 'dmul' 'deltaTheta' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.60>
ST_17 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln1295 = zext i7 %k_1" [posit_lib.cpp:1295]   --->   Operation 100 'zext' 'zext_ln1295' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 101 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1295 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [posit_lib.cpp:1295]   --->   Operation 101 'speclooptripcount' 'speclooptripcount_ln1295' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 102 [1/1] (0.00ns)   --->   "%specloopname_ln1295 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [posit_lib.cpp:1295]   --->   Operation 102 'specloopname' 'specloopname_ln1295' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 103 [1/6] (6.60ns)   --->   "%deltaTheta = dmul i64 %mul_i, i64 0.015625" [posit_lib.cpp:1207->posit_lib.cpp:1302]   --->   Operation 103 'dmul' 'deltaTheta' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 104 [1/1] (0.48ns)   --->   "%br_ln1214 = br void %for.inc.i" [posit_lib.cpp:1214->posit_lib.cpp:1302]   --->   Operation 104 'br' 'br_ln1214' <Predicate = true> <Delay = 0.48>

State 18 <SV = 17> <Delay = 7.38>
ST_18 : Operation 105 [1/1] (0.00ns)   --->   "%n = phi i7 0, void %for.body.split, i7 %add_ln1214, void %for.inc.i.split_ifconv" [posit_lib.cpp:1214->posit_lib.cpp:1302]   --->   Operation 105 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 106 [1/1] (0.00ns)   --->   "%empty_13 = phi i64 0, void %for.body.split, i64 %imagSum, void %for.inc.i.split_ifconv"   --->   Operation 106 'phi' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 107 [1/1] (0.00ns)   --->   "%empty_14 = phi i64 0, void %for.body.split, i64 %realSum, void %for.inc.i.split_ifconv"   --->   Operation 107 'phi' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 108 [1/1] (0.00ns)   --->   "%angle_1 = phi i64 0, void %for.body.split, i64 %angle, void %for.inc.i.split_ifconv"   --->   Operation 108 'phi' 'angle_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 109 [1/1] (0.89ns)   --->   "%icmp_ln1214 = icmp_eq  i7 %n, i7 64" [posit_lib.cpp:1214->posit_lib.cpp:1302]   --->   Operation 109 'icmp' 'icmp_ln1214' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 110 [1/1] (0.89ns)   --->   "%add_ln1214 = add i7 %n, i7 1" [posit_lib.cpp:1214->posit_lib.cpp:1302]   --->   Operation 110 'add' 'add_ln1214' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln1214 = br i1 %icmp_ln1214, void %for.inc.i.split_ifconv, void %_Z13dAccumulateFCiiPKdRdS1_.exit" [posit_lib.cpp:1214->posit_lib.cpp:1302]   --->   Operation 111 'br' 'br_ln1214' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 112 [2/2] (2.12ns)   --->   "%angle_assign = call i64 @generic_fmod<double>, i64 %angle_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\fmoddouble.cpp:7->posit_lib.cpp:808->posit_lib.cpp:833->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 112 'call' 'angle_assign' <Predicate = (!icmp_ln1214)> <Delay = 2.12> <CoreType = "Generic">   --->   Generic Core
ST_18 : Operation 113 [5/5] (7.38ns)   --->   "%angle = dadd i64 %angle_1, i64 %deltaTheta" [posit_lib.cpp:1220->posit_lib.cpp:1302]   --->   Operation 113 'dadd' 'angle' <Predicate = (!icmp_ln1214)> <Delay = 7.38> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 114 [1/1] (0.00ns)   --->   "%bitcast_ln1304 = bitcast i64 %empty_14" [posit_lib.cpp:1304]   --->   Operation 114 'bitcast' 'bitcast_ln1304' <Predicate = (icmp_ln1214)> <Delay = 0.00>
ST_18 : Operation 115 [1/1] (0.00ns)   --->   "%result_real_addr = getelementptr i64 %result_real, i64 0, i64 %zext_ln1295" [posit_lib.cpp:1304]   --->   Operation 115 'getelementptr' 'result_real_addr' <Predicate = (icmp_ln1214)> <Delay = 0.00>
ST_18 : Operation 116 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln1304 = store i64 %bitcast_ln1304, i6 %result_real_addr" [posit_lib.cpp:1304]   --->   Operation 116 'store' 'store_ln1304' <Predicate = (icmp_ln1214)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_18 : Operation 117 [1/1] (0.00ns)   --->   "%bitcast_ln1305 = bitcast i64 %empty_13" [posit_lib.cpp:1305]   --->   Operation 117 'bitcast' 'bitcast_ln1305' <Predicate = (icmp_ln1214)> <Delay = 0.00>
ST_18 : Operation 118 [1/1] (0.00ns)   --->   "%result_imag_addr = getelementptr i64 %result_imag, i64 0, i64 %zext_ln1295" [posit_lib.cpp:1305]   --->   Operation 118 'getelementptr' 'result_imag_addr' <Predicate = (icmp_ln1214)> <Delay = 0.00>
ST_18 : Operation 119 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln1305 = store i64 %bitcast_ln1305, i6 %result_imag_addr" [posit_lib.cpp:1305]   --->   Operation 119 'store' 'store_ln1305' <Predicate = (icmp_ln1214)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_18 : Operation 120 [1/1] (0.48ns)   --->   "%store_ln1295 = store i7 %add_ln1295, i7 %k" [posit_lib.cpp:1295]   --->   Operation 120 'store' 'store_ln1295' <Predicate = (icmp_ln1214)> <Delay = 0.48>
ST_18 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln1295 = br void %for.body" [posit_lib.cpp:1295]   --->   Operation 121 'br' 'br_ln1295' <Predicate = (icmp_ln1214)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 6.91>
ST_19 : Operation 122 [1/2] (4.76ns)   --->   "%angle_assign = call i64 @generic_fmod<double>, i64 %angle_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\fmoddouble.cpp:7->posit_lib.cpp:808->posit_lib.cpp:833->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 122 'call' 'angle_assign' <Predicate = true> <Delay = 4.76> <CoreType = "Generic">   --->   Generic Core
ST_19 : Operation 123 [4/5] (6.91ns)   --->   "%angle = dadd i64 %angle_1, i64 %deltaTheta" [posit_lib.cpp:1220->posit_lib.cpp:1302]   --->   Operation 123 'dadd' 'angle' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.38>
ST_20 : Operation 124 [5/5] (7.38ns)   --->   "%angle_assign_1 = dadd i64 %angle_assign, i64 -6.28" [posit_lib.cpp:810->posit_lib.cpp:833->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 124 'dadd' 'angle_assign_1' <Predicate = true> <Delay = 7.38> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 125 [5/5] (6.91ns)   --->   "%angle_assign_2 = dadd i64 %angle_assign, i64 6.28" [posit_lib.cpp:812->posit_lib.cpp:833->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 125 'dadd' 'angle_assign_2' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 126 [3/5] (6.91ns)   --->   "%angle = dadd i64 %angle_1, i64 %deltaTheta" [posit_lib.cpp:1220->posit_lib.cpp:1302]   --->   Operation 126 'dadd' 'angle' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.91>
ST_21 : Operation 127 [4/5] (6.91ns)   --->   "%angle_assign_1 = dadd i64 %angle_assign, i64 -6.28" [posit_lib.cpp:810->posit_lib.cpp:833->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 127 'dadd' 'angle_assign_1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 128 [4/5] (6.91ns)   --->   "%angle_assign_2 = dadd i64 %angle_assign, i64 6.28" [posit_lib.cpp:812->posit_lib.cpp:833->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 128 'dadd' 'angle_assign_2' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 129 [2/5] (6.91ns)   --->   "%angle = dadd i64 %angle_1, i64 %deltaTheta" [posit_lib.cpp:1220->posit_lib.cpp:1302]   --->   Operation 129 'dadd' 'angle' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.91>
ST_22 : Operation 130 [3/5] (6.91ns)   --->   "%angle_assign_1 = dadd i64 %angle_assign, i64 -6.28" [posit_lib.cpp:810->posit_lib.cpp:833->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 130 'dadd' 'angle_assign_1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 131 [3/5] (6.91ns)   --->   "%angle_assign_2 = dadd i64 %angle_assign, i64 6.28" [posit_lib.cpp:812->posit_lib.cpp:833->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 131 'dadd' 'angle_assign_2' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 132 [1/5] (6.91ns)   --->   "%angle = dadd i64 %angle_1, i64 %deltaTheta" [posit_lib.cpp:1220->posit_lib.cpp:1302]   --->   Operation 132 'dadd' 'angle' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.91>
ST_23 : Operation 133 [2/2] (3.61ns)   --->   "%tmp_1 = fcmp_ogt  i64 %angle_assign, i64 3.14" [posit_lib.cpp:809->posit_lib.cpp:833->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 133 'dcmp' 'tmp_1' <Predicate = true> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 134 [2/5] (6.91ns)   --->   "%angle_assign_1 = dadd i64 %angle_assign, i64 -6.28" [posit_lib.cpp:810->posit_lib.cpp:833->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 134 'dadd' 'angle_assign_1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 135 [2/2] (3.61ns)   --->   "%tmp_3 = fcmp_olt  i64 %angle_assign, i64 -3.14" [posit_lib.cpp:811->posit_lib.cpp:833->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 135 'dcmp' 'tmp_3' <Predicate = true> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 136 [2/5] (6.91ns)   --->   "%angle_assign_2 = dadd i64 %angle_assign, i64 6.28" [posit_lib.cpp:812->posit_lib.cpp:833->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 136 'dadd' 'angle_assign_2' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.91>
ST_24 : Operation 137 [1/2] (3.61ns)   --->   "%tmp_1 = fcmp_ogt  i64 %angle_assign, i64 3.14" [posit_lib.cpp:809->posit_lib.cpp:833->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 137 'dcmp' 'tmp_1' <Predicate = true> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 138 [1/5] (6.91ns)   --->   "%angle_assign_1 = dadd i64 %angle_assign, i64 -6.28" [posit_lib.cpp:810->posit_lib.cpp:833->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 138 'dadd' 'angle_assign_1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 139 [1/2] (3.61ns)   --->   "%tmp_3 = fcmp_olt  i64 %angle_assign, i64 -3.14" [posit_lib.cpp:811->posit_lib.cpp:833->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 139 'dcmp' 'tmp_3' <Predicate = true> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 140 [1/5] (6.91ns)   --->   "%angle_assign_2 = dadd i64 %angle_assign, i64 6.28" [posit_lib.cpp:812->posit_lib.cpp:833->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 140 'dadd' 'angle_assign_2' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.24>
ST_25 : Operation 141 [1/1] (0.00ns)   --->   "%bitcast_ln809 = bitcast i64 %angle_assign" [posit_lib.cpp:809->posit_lib.cpp:833->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 141 'bitcast' 'bitcast_ln809' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 142 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln809, i32 52, i32 62" [posit_lib.cpp:809->posit_lib.cpp:833->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 142 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln809 = trunc i64 %bitcast_ln809" [posit_lib.cpp:809->posit_lib.cpp:833->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 143 'trunc' 'trunc_ln809' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 144 [1/1] (0.94ns)   --->   "%icmp_ln809 = icmp_ne  i11 %tmp, i11 2047" [posit_lib.cpp:809->posit_lib.cpp:833->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 144 'icmp' 'icmp_ln809' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 145 [1/1] (1.30ns)   --->   "%icmp_ln809_1 = icmp_eq  i52 %trunc_ln809, i52 0" [posit_lib.cpp:809->posit_lib.cpp:833->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 145 'icmp' 'icmp_ln809_1' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 146 [1/1] (0.33ns)   --->   "%or_ln809 = or i1 %icmp_ln809_1, i1 %icmp_ln809" [posit_lib.cpp:809->posit_lib.cpp:833->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 146 'or' 'or_ln809' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node angle_assign_9)   --->   "%and_ln809 = and i1 %or_ln809, i1 %tmp_1" [posit_lib.cpp:809->posit_lib.cpp:833->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 147 'and' 'and_ln809' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln811)   --->   "%and_ln811 = and i1 %or_ln809, i1 %tmp_3" [posit_lib.cpp:811->posit_lib.cpp:833->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 148 'and' 'and_ln811' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 149 [1/1] (0.49ns) (out node of the LUT)   --->   "%select_ln811 = select i1 %and_ln811, i64 %angle_assign_2, i64 %angle_assign" [posit_lib.cpp:811->posit_lib.cpp:833->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 149 'select' 'select_ln811' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 150 [1/1] (0.49ns) (out node of the LUT)   --->   "%angle_assign_9 = select i1 %and_ln809, i64 %angle_assign_1, i64 %select_ln811" [posit_lib.cpp:809->posit_lib.cpp:833->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 150 'select' 'angle_assign_9' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 151 [2/2] (3.61ns)   --->   "%tmp_5 = fcmp_ogt  i64 %angle_assign_9, i64 1.57" [posit_lib.cpp:816->posit_lib.cpp:833->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 151 'dcmp' 'tmp_5' <Predicate = true> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 152 [2/2] (3.61ns)   --->   "%tmp_7 = fcmp_olt  i64 %angle_assign_9, i64 -1.57" [posit_lib.cpp:819->posit_lib.cpp:833->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 152 'dcmp' 'tmp_7' <Predicate = true> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.44>
ST_26 : Operation 153 [1/1] (0.00ns)   --->   "%bitcast_ln816 = bitcast i64 %angle_assign_9" [posit_lib.cpp:816->posit_lib.cpp:833->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 153 'bitcast' 'bitcast_ln816' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln816, i32 52, i32 62" [posit_lib.cpp:816->posit_lib.cpp:833->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 154 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln816 = trunc i64 %bitcast_ln816" [posit_lib.cpp:816->posit_lib.cpp:833->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 155 'trunc' 'trunc_ln816' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 156 [1/1] (0.94ns)   --->   "%icmp_ln816 = icmp_ne  i11 %tmp_4, i11 2047" [posit_lib.cpp:816->posit_lib.cpp:833->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 156 'icmp' 'icmp_ln816' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 157 [1/1] (1.30ns)   --->   "%icmp_ln816_1 = icmp_eq  i52 %trunc_ln816, i52 0" [posit_lib.cpp:816->posit_lib.cpp:833->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 157 'icmp' 'icmp_ln816_1' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 158 [1/1] (0.33ns)   --->   "%or_ln816 = or i1 %icmp_ln816_1, i1 %icmp_ln816" [posit_lib.cpp:816->posit_lib.cpp:833->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 158 'or' 'or_ln816' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 159 [1/2] (3.61ns)   --->   "%tmp_5 = fcmp_ogt  i64 %angle_assign_9, i64 1.57" [posit_lib.cpp:816->posit_lib.cpp:833->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 159 'dcmp' 'tmp_5' <Predicate = true> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 160 [1/1] (0.33ns)   --->   "%and_ln816 = and i1 %or_ln816, i1 %tmp_5" [posit_lib.cpp:816->posit_lib.cpp:833->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 160 'and' 'and_ln816' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 161 [1/2] (3.61ns)   --->   "%tmp_7 = fcmp_olt  i64 %angle_assign_9, i64 -1.57" [posit_lib.cpp:819->posit_lib.cpp:833->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 161 'dcmp' 'tmp_7' <Predicate = true> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 162 [1/1] (0.33ns)   --->   "%and_ln819 = and i1 %or_ln816, i1 %tmp_7" [posit_lib.cpp:819->posit_lib.cpp:833->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 162 'and' 'and_ln819' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 163 [1/1] (0.49ns)   --->   "%empty_15 = select i1 %and_ln816, i64 3.14, i64 -3.14" [posit_lib.cpp:816->posit_lib.cpp:833->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 163 'select' 'empty_15' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.38>
ST_27 : Operation 164 [5/5] (7.38ns)   --->   "%angle_assign_5 = dsub i64 %empty_15, i64 %angle_assign_9" [posit_lib.cpp:806->posit_lib.cpp:833->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 164 'dsub' 'angle_assign_5' <Predicate = true> <Delay = 7.38> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 165 [5/5] (6.91ns)   --->   "%angle_assign_s = dsub i64 3.14, i64 %angle_assign_9" [posit_lib.cpp:1024->posit_lib.cpp:1033->posit_lib.cpp:1183->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 165 'dsub' 'angle_assign_s' <Predicate = (and_ln816)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 166 [5/5] (6.91ns)   --->   "%angle_assign_3 = dsub i64 -3.14, i64 %angle_assign_9" [posit_lib.cpp:1026->posit_lib.cpp:1033->posit_lib.cpp:1183->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 166 'dsub' 'angle_assign_3' <Predicate = (and_ln819 & !and_ln816)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.91>
ST_28 : Operation 167 [4/5] (6.91ns)   --->   "%angle_assign_5 = dsub i64 %empty_15, i64 %angle_assign_9" [posit_lib.cpp:806->posit_lib.cpp:833->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 167 'dsub' 'angle_assign_5' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 168 [4/5] (6.91ns)   --->   "%angle_assign_s = dsub i64 3.14, i64 %angle_assign_9" [posit_lib.cpp:1024->posit_lib.cpp:1033->posit_lib.cpp:1183->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 168 'dsub' 'angle_assign_s' <Predicate = (and_ln816)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 169 [4/5] (6.91ns)   --->   "%angle_assign_3 = dsub i64 -3.14, i64 %angle_assign_9" [posit_lib.cpp:1026->posit_lib.cpp:1033->posit_lib.cpp:1183->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 169 'dsub' 'angle_assign_3' <Predicate = (and_ln819 & !and_ln816)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.91>
ST_29 : Operation 170 [3/5] (6.91ns)   --->   "%angle_assign_5 = dsub i64 %empty_15, i64 %angle_assign_9" [posit_lib.cpp:806->posit_lib.cpp:833->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 170 'dsub' 'angle_assign_5' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 171 [3/5] (6.91ns)   --->   "%angle_assign_s = dsub i64 3.14, i64 %angle_assign_9" [posit_lib.cpp:1024->posit_lib.cpp:1033->posit_lib.cpp:1183->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 171 'dsub' 'angle_assign_s' <Predicate = (and_ln816)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 172 [3/5] (6.91ns)   --->   "%angle_assign_3 = dsub i64 -3.14, i64 %angle_assign_9" [posit_lib.cpp:1026->posit_lib.cpp:1033->posit_lib.cpp:1183->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 172 'dsub' 'angle_assign_3' <Predicate = (and_ln819 & !and_ln816)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.91>
ST_30 : Operation 173 [2/5] (6.91ns)   --->   "%angle_assign_5 = dsub i64 %empty_15, i64 %angle_assign_9" [posit_lib.cpp:806->posit_lib.cpp:833->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 173 'dsub' 'angle_assign_5' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 174 [2/5] (6.91ns)   --->   "%angle_assign_s = dsub i64 3.14, i64 %angle_assign_9" [posit_lib.cpp:1024->posit_lib.cpp:1033->posit_lib.cpp:1183->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 174 'dsub' 'angle_assign_s' <Predicate = (and_ln816)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 175 [2/5] (6.91ns)   --->   "%angle_assign_3 = dsub i64 -3.14, i64 %angle_assign_9" [posit_lib.cpp:1026->posit_lib.cpp:1033->posit_lib.cpp:1183->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 175 'dsub' 'angle_assign_3' <Predicate = (and_ln819 & !and_ln816)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.91>
ST_31 : Operation 176 [1/5] (6.91ns)   --->   "%angle_assign_5 = dsub i64 %empty_15, i64 %angle_assign_9" [posit_lib.cpp:806->posit_lib.cpp:833->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 176 'dsub' 'angle_assign_5' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 177 [1/5] (6.91ns)   --->   "%angle_assign_s = dsub i64 3.14, i64 %angle_assign_9" [posit_lib.cpp:1024->posit_lib.cpp:1033->posit_lib.cpp:1183->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 177 'dsub' 'angle_assign_s' <Predicate = (and_ln816)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 178 [1/5] (6.91ns)   --->   "%angle_assign_3 = dsub i64 -3.14, i64 %angle_assign_9" [posit_lib.cpp:1026->posit_lib.cpp:1033->posit_lib.cpp:1183->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 178 'dsub' 'angle_assign_3' <Predicate = (and_ln819 & !and_ln816)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.10>
ST_32 : Operation 179 [6/6] (7.06ns)   --->   "%mul_i_i_i2 = dmul i64 %angle_assign_5, i64 %angle_assign_5" [posit_lib.cpp:835->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 179 'dmul' 'mul_i_i_i2' <Predicate = true> <Delay = 7.06> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 180 [6/6] (6.60ns)   --->   "%x2 = dmul i64 %angle_assign_9, i64 %angle_assign_9" [posit_lib.cpp:835->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 180 'dmul' 'x2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node term1)   --->   "%select_ln1025 = select i1 %and_ln819, i64 %angle_assign_3, i64 %angle_assign_9" [posit_lib.cpp:1025->posit_lib.cpp:1033->posit_lib.cpp:1183->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 181 'select' 'select_ln1025' <Predicate = (!and_ln816)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 182 [1/1] (0.49ns) (out node of the LUT)   --->   "%term1 = select i1 %and_ln816, i64 %angle_assign_s, i64 %select_ln1025" [posit_lib.cpp:816->posit_lib.cpp:833->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 182 'select' 'term1' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 183 [6/6] (6.60ns)   --->   "%mul_i18_i_i = dmul i64 %term1, i64 %term1" [posit_lib.cpp:1039->posit_lib.cpp:1183->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 183 'dmul' 'mul_i18_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.60>
ST_33 : Operation 184 [5/6] (6.60ns)   --->   "%mul_i_i_i2 = dmul i64 %angle_assign_5, i64 %angle_assign_5" [posit_lib.cpp:835->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 184 'dmul' 'mul_i_i_i2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 185 [5/6] (6.60ns)   --->   "%x2 = dmul i64 %angle_assign_9, i64 %angle_assign_9" [posit_lib.cpp:835->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 185 'dmul' 'x2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 186 [5/6] (6.60ns)   --->   "%mul_i18_i_i = dmul i64 %term1, i64 %term1" [posit_lib.cpp:1039->posit_lib.cpp:1183->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 186 'dmul' 'mul_i18_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.60>
ST_34 : Operation 187 [4/6] (6.60ns)   --->   "%mul_i_i_i2 = dmul i64 %angle_assign_5, i64 %angle_assign_5" [posit_lib.cpp:835->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 187 'dmul' 'mul_i_i_i2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 188 [4/6] (6.60ns)   --->   "%x2 = dmul i64 %angle_assign_9, i64 %angle_assign_9" [posit_lib.cpp:835->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 188 'dmul' 'x2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 189 [4/6] (6.60ns)   --->   "%mul_i18_i_i = dmul i64 %term1, i64 %term1" [posit_lib.cpp:1039->posit_lib.cpp:1183->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 189 'dmul' 'mul_i18_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.60>
ST_35 : Operation 190 [3/6] (6.60ns)   --->   "%mul_i_i_i2 = dmul i64 %angle_assign_5, i64 %angle_assign_5" [posit_lib.cpp:835->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 190 'dmul' 'mul_i_i_i2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 191 [3/6] (6.60ns)   --->   "%x2 = dmul i64 %angle_assign_9, i64 %angle_assign_9" [posit_lib.cpp:835->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 191 'dmul' 'x2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 192 [3/6] (6.60ns)   --->   "%mul_i18_i_i = dmul i64 %term1, i64 %term1" [posit_lib.cpp:1039->posit_lib.cpp:1183->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 192 'dmul' 'mul_i18_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.60>
ST_36 : Operation 193 [2/6] (6.60ns)   --->   "%mul_i_i_i2 = dmul i64 %angle_assign_5, i64 %angle_assign_5" [posit_lib.cpp:835->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 193 'dmul' 'mul_i_i_i2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 194 [2/6] (6.60ns)   --->   "%x2 = dmul i64 %angle_assign_9, i64 %angle_assign_9" [posit_lib.cpp:835->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 194 'dmul' 'x2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 195 [2/6] (6.60ns)   --->   "%mul_i18_i_i = dmul i64 %term1, i64 %term1" [posit_lib.cpp:1039->posit_lib.cpp:1183->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 195 'dmul' 'mul_i18_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.60>
ST_37 : Operation 196 [1/6] (6.60ns)   --->   "%mul_i_i_i2 = dmul i64 %angle_assign_5, i64 %angle_assign_5" [posit_lib.cpp:835->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 196 'dmul' 'mul_i_i_i2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 197 [1/6] (6.60ns)   --->   "%x2 = dmul i64 %angle_assign_9, i64 %angle_assign_9" [posit_lib.cpp:835->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 197 'dmul' 'x2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 198 [1/6] (6.60ns)   --->   "%mul_i18_i_i = dmul i64 %term1, i64 %term1" [posit_lib.cpp:1039->posit_lib.cpp:1183->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 198 'dmul' 'mul_i18_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.06>
ST_38 : Operation 199 [6/6] (7.06ns)   --->   "%div_i_i_i3 = dmul i64 %mul_i_i_i2, i64 0.5" [posit_lib.cpp:837->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 199 'dmul' 'div_i_i_i3' <Predicate = true> <Delay = 7.06> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 200 [6/6] (6.60ns)   --->   "%term2 = dmul i64 %x2, i64 0.5" [posit_lib.cpp:837->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 200 'dmul' 'term2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 201 [6/6] (6.60ns)   --->   "%mul1_i_i_i = dmul i64 %mul_i18_i_i, i64 %term1" [posit_lib.cpp:1039->posit_lib.cpp:1183->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 201 'dmul' 'mul1_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.60>
ST_39 : Operation 202 [5/6] (6.60ns)   --->   "%div_i_i_i3 = dmul i64 %mul_i_i_i2, i64 0.5" [posit_lib.cpp:837->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 202 'dmul' 'div_i_i_i3' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 203 [5/6] (6.60ns)   --->   "%term2 = dmul i64 %x2, i64 0.5" [posit_lib.cpp:837->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 203 'dmul' 'term2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 204 [5/6] (6.60ns)   --->   "%mul1_i_i_i = dmul i64 %mul_i18_i_i, i64 %term1" [posit_lib.cpp:1039->posit_lib.cpp:1183->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 204 'dmul' 'mul1_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.60>
ST_40 : Operation 205 [4/6] (6.60ns)   --->   "%div_i_i_i3 = dmul i64 %mul_i_i_i2, i64 0.5" [posit_lib.cpp:837->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 205 'dmul' 'div_i_i_i3' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 206 [4/6] (6.60ns)   --->   "%term2 = dmul i64 %x2, i64 0.5" [posit_lib.cpp:837->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 206 'dmul' 'term2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 207 [4/6] (6.60ns)   --->   "%mul1_i_i_i = dmul i64 %mul_i18_i_i, i64 %term1" [posit_lib.cpp:1039->posit_lib.cpp:1183->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 207 'dmul' 'mul1_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.60>
ST_41 : Operation 208 [3/6] (6.60ns)   --->   "%div_i_i_i3 = dmul i64 %mul_i_i_i2, i64 0.5" [posit_lib.cpp:837->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 208 'dmul' 'div_i_i_i3' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 209 [3/6] (6.60ns)   --->   "%term2 = dmul i64 %x2, i64 0.5" [posit_lib.cpp:837->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 209 'dmul' 'term2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 210 [3/6] (6.60ns)   --->   "%mul1_i_i_i = dmul i64 %mul_i18_i_i, i64 %term1" [posit_lib.cpp:1039->posit_lib.cpp:1183->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 210 'dmul' 'mul1_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.60>
ST_42 : Operation 211 [2/6] (6.60ns)   --->   "%div_i_i_i3 = dmul i64 %mul_i_i_i2, i64 0.5" [posit_lib.cpp:837->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 211 'dmul' 'div_i_i_i3' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 212 [2/6] (6.60ns)   --->   "%term2 = dmul i64 %x2, i64 0.5" [posit_lib.cpp:837->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 212 'dmul' 'term2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 213 [2/6] (6.60ns)   --->   "%mul1_i_i_i = dmul i64 %mul_i18_i_i, i64 %term1" [posit_lib.cpp:1039->posit_lib.cpp:1183->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 213 'dmul' 'mul1_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.60>
ST_43 : Operation 214 [1/6] (6.60ns)   --->   "%div_i_i_i3 = dmul i64 %mul_i_i_i2, i64 0.5" [posit_lib.cpp:837->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 214 'dmul' 'div_i_i_i3' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 215 [1/6] (6.60ns)   --->   "%term2 = dmul i64 %x2, i64 0.5" [posit_lib.cpp:837->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 215 'dmul' 'term2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 216 [1/6] (6.60ns)   --->   "%mul1_i_i_i = dmul i64 %mul_i18_i_i, i64 %term1" [posit_lib.cpp:1039->posit_lib.cpp:1183->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 216 'dmul' 'mul1_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.38>
ST_44 : Operation 217 [5/5] (7.38ns)   --->   "%sub_i_i_i4 = dsub i64 1, i64 %div_i_i_i3" [posit_lib.cpp:856->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 217 'dsub' 'sub_i_i_i4' <Predicate = true> <Delay = 7.38> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 218 [5/5] (6.91ns)   --->   "%sub_i_i_i = dsub i64 1, i64 %term2" [posit_lib.cpp:856->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 218 'dsub' 'sub_i_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 219 [6/6] (7.06ns)   --->   "%term2_1 = dmul i64 %mul1_i_i_i, i64 0.125" [posit_lib.cpp:1039->posit_lib.cpp:1183->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 219 'dmul' 'term2_1' <Predicate = true> <Delay = 7.06> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.91>
ST_45 : Operation 220 [4/5] (6.91ns)   --->   "%sub_i_i_i4 = dsub i64 1, i64 %div_i_i_i3" [posit_lib.cpp:856->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 220 'dsub' 'sub_i_i_i4' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 221 [4/5] (6.91ns)   --->   "%sub_i_i_i = dsub i64 1, i64 %term2" [posit_lib.cpp:856->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 221 'dsub' 'sub_i_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 222 [5/6] (6.60ns)   --->   "%term2_1 = dmul i64 %mul1_i_i_i, i64 0.125" [posit_lib.cpp:1039->posit_lib.cpp:1183->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 222 'dmul' 'term2_1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.91>
ST_46 : Operation 223 [3/5] (6.91ns)   --->   "%sub_i_i_i4 = dsub i64 1, i64 %div_i_i_i3" [posit_lib.cpp:856->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 223 'dsub' 'sub_i_i_i4' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 224 [3/5] (6.91ns)   --->   "%sub_i_i_i = dsub i64 1, i64 %term2" [posit_lib.cpp:856->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 224 'dsub' 'sub_i_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 225 [4/6] (6.60ns)   --->   "%term2_1 = dmul i64 %mul1_i_i_i, i64 0.125" [posit_lib.cpp:1039->posit_lib.cpp:1183->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 225 'dmul' 'term2_1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.91>
ST_47 : Operation 226 [2/5] (6.91ns)   --->   "%sub_i_i_i4 = dsub i64 1, i64 %div_i_i_i3" [posit_lib.cpp:856->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 226 'dsub' 'sub_i_i_i4' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 227 [2/5] (6.91ns)   --->   "%sub_i_i_i = dsub i64 1, i64 %term2" [posit_lib.cpp:856->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 227 'dsub' 'sub_i_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 228 [3/6] (6.60ns)   --->   "%term2_1 = dmul i64 %mul1_i_i_i, i64 0.125" [posit_lib.cpp:1039->posit_lib.cpp:1183->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 228 'dmul' 'term2_1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.91>
ST_48 : Operation 229 [1/5] (6.91ns)   --->   "%sub_i_i_i4 = dsub i64 1, i64 %div_i_i_i3" [posit_lib.cpp:856->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 229 'dsub' 'sub_i_i_i4' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 230 [1/5] (6.91ns)   --->   "%sub_i_i_i = dsub i64 1, i64 %term2" [posit_lib.cpp:856->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 230 'dsub' 'sub_i_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 231 [2/6] (6.60ns)   --->   "%term2_1 = dmul i64 %mul1_i_i_i, i64 0.125" [posit_lib.cpp:1039->posit_lib.cpp:1183->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 231 'dmul' 'term2_1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.56>
ST_49 : Operation 232 [1/1] (0.00ns)   --->   "%bitcast_ln856 = bitcast i64 %sub_i_i_i4" [posit_lib.cpp:856->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 232 'bitcast' 'bitcast_ln856' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node realPart)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %bitcast_ln856, i64 63" [posit_lib.cpp:856->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 233 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node realPart)   --->   "%xor_ln856 = xor i1 %bit_sel, i1 1" [posit_lib.cpp:856->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 234 'xor' 'xor_ln856' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node realPart)   --->   "%trunc_ln856 = trunc i64 %bitcast_ln856" [posit_lib.cpp:856->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 235 'trunc' 'trunc_ln856' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node realPart)   --->   "%xor_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln856, i63 %trunc_ln856" [posit_lib.cpp:856->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 236 'bitconcatenate' 'xor_ln' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node realPart)   --->   "%bitcast_ln856_1 = bitcast i64 %xor_ln" [posit_lib.cpp:856->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 237 'bitcast' 'bitcast_ln856_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node realPart)   --->   "%or_ln819 = or i1 %and_ln816, i1 %and_ln819" [posit_lib.cpp:819->posit_lib.cpp:833->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 238 'or' 'or_ln819' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 239 [1/1] (0.49ns) (out node of the LUT)   --->   "%realPart = select i1 %or_ln819, i64 %bitcast_ln856_1, i64 %sub_i_i_i" [posit_lib.cpp:819->posit_lib.cpp:833->posit_lib.cpp:1182->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 239 'select' 'realPart' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 240 [1/6] (6.60ns)   --->   "%term2_1 = dmul i64 %mul1_i_i_i, i64 0.125" [posit_lib.cpp:1039->posit_lib.cpp:1183->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 240 'dmul' 'term2_1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 241 [6/6] (7.06ns)   --->   "%mul2_i = dmul i64 %empty, i64 %realPart" [posit_lib.cpp:1217->posit_lib.cpp:1302]   --->   Operation 241 'dmul' 'mul2_i' <Predicate = true> <Delay = 7.06> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.38>
ST_50 : Operation 242 [5/5] (7.38ns)   --->   "%imagPart = dsub i64 %term1, i64 %term2_1" [posit_lib.cpp:1057->posit_lib.cpp:1183->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 242 'dsub' 'imagPart' <Predicate = true> <Delay = 7.38> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 243 [5/6] (6.60ns)   --->   "%mul2_i = dmul i64 %empty, i64 %realPart" [posit_lib.cpp:1217->posit_lib.cpp:1302]   --->   Operation 243 'dmul' 'mul2_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.91>
ST_51 : Operation 244 [4/5] (6.91ns)   --->   "%imagPart = dsub i64 %term1, i64 %term2_1" [posit_lib.cpp:1057->posit_lib.cpp:1183->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 244 'dsub' 'imagPart' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 245 [4/6] (6.60ns)   --->   "%mul2_i = dmul i64 %empty, i64 %realPart" [posit_lib.cpp:1217->posit_lib.cpp:1302]   --->   Operation 245 'dmul' 'mul2_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.91>
ST_52 : Operation 246 [3/5] (6.91ns)   --->   "%imagPart = dsub i64 %term1, i64 %term2_1" [posit_lib.cpp:1057->posit_lib.cpp:1183->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 246 'dsub' 'imagPart' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 247 [3/6] (6.60ns)   --->   "%mul2_i = dmul i64 %empty, i64 %realPart" [posit_lib.cpp:1217->posit_lib.cpp:1302]   --->   Operation 247 'dmul' 'mul2_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.91>
ST_53 : Operation 248 [2/5] (6.91ns)   --->   "%imagPart = dsub i64 %term1, i64 %term2_1" [posit_lib.cpp:1057->posit_lib.cpp:1183->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 248 'dsub' 'imagPart' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 249 [2/6] (6.60ns)   --->   "%mul2_i = dmul i64 %empty, i64 %realPart" [posit_lib.cpp:1217->posit_lib.cpp:1302]   --->   Operation 249 'dmul' 'mul2_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 6.91>
ST_54 : Operation 250 [1/5] (6.91ns)   --->   "%imagPart = dsub i64 %term1, i64 %term2_1" [posit_lib.cpp:1057->posit_lib.cpp:1183->posit_lib.cpp:1215->posit_lib.cpp:1302]   --->   Operation 250 'dsub' 'imagPart' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 251 [1/6] (6.60ns)   --->   "%mul2_i = dmul i64 %empty, i64 %realPart" [posit_lib.cpp:1217->posit_lib.cpp:1302]   --->   Operation 251 'dmul' 'mul2_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.38>
ST_55 : Operation 252 [5/5] (7.38ns)   --->   "%realSum = dadd i64 %empty_14, i64 %mul2_i" [posit_lib.cpp:1217->posit_lib.cpp:1302]   --->   Operation 252 'dadd' 'realSum' <Predicate = true> <Delay = 7.38> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 253 [6/6] (7.06ns)   --->   "%mul5_i = dmul i64 %empty, i64 %imagPart" [posit_lib.cpp:1218->posit_lib.cpp:1302]   --->   Operation 253 'dmul' 'mul5_i' <Predicate = true> <Delay = 7.06> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 6.91>
ST_56 : Operation 254 [4/5] (6.91ns)   --->   "%realSum = dadd i64 %empty_14, i64 %mul2_i" [posit_lib.cpp:1217->posit_lib.cpp:1302]   --->   Operation 254 'dadd' 'realSum' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 255 [5/6] (6.60ns)   --->   "%mul5_i = dmul i64 %empty, i64 %imagPart" [posit_lib.cpp:1218->posit_lib.cpp:1302]   --->   Operation 255 'dmul' 'mul5_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 6.91>
ST_57 : Operation 256 [3/5] (6.91ns)   --->   "%realSum = dadd i64 %empty_14, i64 %mul2_i" [posit_lib.cpp:1217->posit_lib.cpp:1302]   --->   Operation 256 'dadd' 'realSum' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 257 [4/6] (6.60ns)   --->   "%mul5_i = dmul i64 %empty, i64 %imagPart" [posit_lib.cpp:1218->posit_lib.cpp:1302]   --->   Operation 257 'dmul' 'mul5_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.91>
ST_58 : Operation 258 [2/5] (6.91ns)   --->   "%realSum = dadd i64 %empty_14, i64 %mul2_i" [posit_lib.cpp:1217->posit_lib.cpp:1302]   --->   Operation 258 'dadd' 'realSum' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 259 [3/6] (6.60ns)   --->   "%mul5_i = dmul i64 %empty, i64 %imagPart" [posit_lib.cpp:1218->posit_lib.cpp:1302]   --->   Operation 259 'dmul' 'mul5_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.91>
ST_59 : Operation 260 [1/5] (6.91ns)   --->   "%realSum = dadd i64 %empty_14, i64 %mul2_i" [posit_lib.cpp:1217->posit_lib.cpp:1302]   --->   Operation 260 'dadd' 'realSum' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 261 [2/6] (6.60ns)   --->   "%mul5_i = dmul i64 %empty, i64 %imagPart" [posit_lib.cpp:1218->posit_lib.cpp:1302]   --->   Operation 261 'dmul' 'mul5_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 6.60>
ST_60 : Operation 262 [1/6] (6.60ns)   --->   "%mul5_i = dmul i64 %empty, i64 %imagPart" [posit_lib.cpp:1218->posit_lib.cpp:1302]   --->   Operation 262 'dmul' 'mul5_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.38>
ST_61 : Operation 263 [5/5] (7.38ns)   --->   "%imagSum = dadd i64 %empty_13, i64 %mul5_i" [posit_lib.cpp:1218->posit_lib.cpp:1302]   --->   Operation 263 'dadd' 'imagSum' <Predicate = true> <Delay = 7.38> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 6.91>
ST_62 : Operation 264 [4/5] (6.91ns)   --->   "%imagSum = dadd i64 %empty_13, i64 %mul5_i" [posit_lib.cpp:1218->posit_lib.cpp:1302]   --->   Operation 264 'dadd' 'imagSum' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 6.91>
ST_63 : Operation 265 [3/5] (6.91ns)   --->   "%imagSum = dadd i64 %empty_13, i64 %mul5_i" [posit_lib.cpp:1218->posit_lib.cpp:1302]   --->   Operation 265 'dadd' 'imagSum' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 6.91>
ST_64 : Operation 266 [2/5] (6.91ns)   --->   "%imagSum = dadd i64 %empty_13, i64 %mul5_i" [posit_lib.cpp:1218->posit_lib.cpp:1302]   --->   Operation 266 'dadd' 'imagSum' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 6.91>
ST_65 : Operation 267 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1206 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [posit_lib.cpp:1206->posit_lib.cpp:1302]   --->   Operation 267 'speclooptripcount' 'speclooptripcount_ln1206' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 268 [1/1] (0.00ns)   --->   "%specloopname_ln1214 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [posit_lib.cpp:1214->posit_lib.cpp:1302]   --->   Operation 268 'specloopname' 'specloopname_ln1214' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 269 [1/5] (6.91ns)   --->   "%imagSum = dadd i64 %empty_13, i64 %mul5_i" [posit_lib.cpp:1218->posit_lib.cpp:1302]   --->   Operation 269 'dadd' 'imagSum' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 270 [1/1] (0.00ns)   --->   "%br_ln1214 = br void %for.inc.i" [posit_lib.cpp:1214->posit_lib.cpp:1302]   --->   Operation 270 'br' 'br_ln1214' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ signal_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ result_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                        (alloca           ) [ 011111111111111111111111111111111111111111111111111111111111111111]
spectopmodule_ln1288     (spectopmodule    ) [ 000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0          (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0          (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0          (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000]
signal_r_read            (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
empty                    (bitcast          ) [ 001111111111111111111111111111111111111111111111111111111111111111]
store_ln1295             (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
br_ln1295                (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
k_1                      (load             ) [ 000111111111111111000000000000000000000000000000000000000000000000]
icmp_ln1295              (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111]
add_ln1295               (add              ) [ 000111111111111111111111111111111111111111111111111111111111111111]
br_ln1295                (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln1302             (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1302              (zext             ) [ 000111000000000000000000000000000000000000000000000000000000000000]
ret_ln1307               (ret              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
conv_i                   (sitodp           ) [ 000000111111000000000000000000000000000000000000000000000000000000]
mul_i                    (dmul             ) [ 000000000000111111000000000000000000000000000000000000000000000000]
zext_ln1295              (zext             ) [ 000000000000000000111111111111111111111111111111111111111111111111]
speclooptripcount_ln1295 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln1295      (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000]
deltaTheta               (dmul             ) [ 000000000000000000111111111111111111111111111111111111111111111111]
br_ln1214                (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111]
n                        (phi              ) [ 000000000000000000100000000000000000000000000000000000000000000000]
empty_13                 (phi              ) [ 000000000000000000111111111111111111111111111111111111111111111111]
empty_14                 (phi              ) [ 000000000000000000111111111111111111111111111111111111111111000000]
angle_1                  (phi              ) [ 000000000000000000111110000000000000000000000000000000000000000000]
icmp_ln1214              (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111]
add_ln1214               (add              ) [ 001111111111111111111111111111111111111111111111111111111111111111]
br_ln1214                (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln1304           (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
result_real_addr         (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000]
store_ln1304             (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln1305           (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
result_imag_addr         (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000]
store_ln1305             (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
store_ln1295             (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
br_ln1295                (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
angle_assign             (call             ) [ 000000000000000000001111110000000000000000000000000000000000000000]
angle                    (dadd             ) [ 001111111111111111100001111111111111111111111111111111111111111111]
tmp_1                    (dcmp             ) [ 000000000000000000000000010000000000000000000000000000000000000000]
angle_assign_1           (dadd             ) [ 000000000000000000000000010000000000000000000000000000000000000000]
tmp_3                    (dcmp             ) [ 000000000000000000000000010000000000000000000000000000000000000000]
angle_assign_2           (dadd             ) [ 000000000000000000000000010000000000000000000000000000000000000000]
bitcast_ln809            (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp                      (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln809              (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln809               (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln809_1             (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
or_ln809                 (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
and_ln809                (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
and_ln811                (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
select_ln811             (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000]
angle_assign_9           (select           ) [ 000000000000000000000000001111111111110000000000000000000000000000]
bitcast_ln816            (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_4                    (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln816              (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln816               (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln816_1             (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
or_ln816                 (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_5                    (dcmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
and_ln816                (and              ) [ 000000000000000000000000000111111111111111111111110000000000000000]
tmp_7                    (dcmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
and_ln819                (and              ) [ 000000000000000000000000000111111111111111111111110000000000000000]
empty_15                 (select           ) [ 000000000000000000000000000111110000000000000000000000000000000000]
angle_assign_5           (dsub             ) [ 000000000000000000000000000000001111110000000000000000000000000000]
angle_assign_s           (dsub             ) [ 000000000000000000000000000000001000000000000000000000000000000000]
angle_assign_3           (dsub             ) [ 000000000000000000000000000000001000000000000000000000000000000000]
select_ln1025            (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000]
term1                    (select           ) [ 000000000000000000000000000000000111111111111111111111100000000000]
mul_i_i_i2               (dmul             ) [ 000000000000000000000000000000000000001111110000000000000000000000]
x2                       (dmul             ) [ 000000000000000000000000000000000000001111110000000000000000000000]
mul_i18_i_i              (dmul             ) [ 000000000000000000000000000000000000001111110000000000000000000000]
div_i_i_i3               (dmul             ) [ 000000000000000000000000000000000000000000001111100000000000000000]
term2                    (dmul             ) [ 000000000000000000000000000000000000000000001111100000000000000000]
mul1_i_i_i               (dmul             ) [ 000000000000000000000000000000000000000000001111110000000000000000]
sub_i_i_i4               (dsub             ) [ 000000000000000000000000000000000000000000000000010000000000000000]
sub_i_i_i                (dsub             ) [ 000000000000000000000000000000000000000000000000010000000000000000]
bitcast_ln856            (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
bit_sel                  (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000]
xor_ln856                (xor              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln856              (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
xor_ln                   (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln856_1          (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
or_ln819                 (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
realPart                 (select           ) [ 000000000000000000000000000000000000000000000000001111100000000000]
term2_1                  (dmul             ) [ 000000000000000000000000000000000000000000000000001111100000000000]
imagPart                 (dsub             ) [ 000000000000000000000000000000000000000000000000000000011111100000]
mul2_i                   (dmul             ) [ 000000000000000000000000000000000000000000000000000000011111000000]
realSum                  (dadd             ) [ 001111111111111111100000000000000000000000000000000000000000111111]
mul5_i                   (dmul             ) [ 000000000000000000000000000000000000000000000000000000000000011111]
speclooptripcount_ln1206 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln1214      (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000]
imagSum                  (dadd             ) [ 001111111111111111111111111111111111111111111111111111111111111111]
br_ln1214                (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="signal_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="result_real">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_real"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="result_imag">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_imag"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generic_fmod<double>"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="k_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="signal_r_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="0"/>
<pin id="97" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="signal_r_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="result_real_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="7" slack="1"/>
<pin id="104" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_real_addr/18 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln1304_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="6" slack="0"/>
<pin id="109" dir="0" index="1" bw="64" slack="0"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1304/18 "/>
</bind>
</comp>

<comp id="113" class="1004" name="result_imag_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="64" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="7" slack="1"/>
<pin id="117" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_imag_addr/18 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln1305_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="6" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="0"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1305/18 "/>
</bind>
</comp>

<comp id="126" class="1005" name="n_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="7" slack="1"/>
<pin id="128" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="n_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="7" slack="0"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/18 "/>
</bind>
</comp>

<comp id="137" class="1005" name="empty_13_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="64" slack="1"/>
<pin id="139" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="empty_13 (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="empty_13_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="64" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="64" slack="1"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_13/18 "/>
</bind>
</comp>

<comp id="149" class="1005" name="empty_14_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="1"/>
<pin id="151" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="empty_14 (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="empty_14_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="64" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="64" slack="1"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_14/18 "/>
</bind>
</comp>

<comp id="161" class="1005" name="angle_1_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="64" slack="1"/>
<pin id="163" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="angle_1 (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="angle_1_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="64" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="64" slack="1"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="angle_1/18 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_generic_fmod_double_s_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="64" slack="0"/>
<pin id="175" dir="0" index="1" bw="64" slack="0"/>
<pin id="176" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="angle_assign/18 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="0"/>
<pin id="181" dir="0" index="1" bw="64" slack="0"/>
<pin id="182" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="angle/18 angle_assign_1/20 angle_assign_5/27 sub_i_i_i4/44 imagPart/50 realSum/55 imagSum/61 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="64" slack="0"/>
<pin id="187" dir="0" index="1" bw="64" slack="0"/>
<pin id="188" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="angle_assign_2/20 angle_assign_s/27 angle_assign_3/27 sub_i_i_i/44 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="1"/>
<pin id="198" dir="0" index="1" bw="64" slack="0"/>
<pin id="199" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_i/6 deltaTheta/12 mul_i_i_i2/32 div_i_i_i3/38 term2_1/44 mul2_i/49 mul5_i/55 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="1"/>
<pin id="204" dir="0" index="1" bw="64" slack="0"/>
<pin id="205" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="x2/32 term2/38 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="0"/>
<pin id="208" dir="0" index="1" bw="64" slack="0"/>
<pin id="209" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_i18_i_i/32 mul1_i_i_i/38 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="0"/>
<pin id="215" dir="0" index="1" bw="64" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_1/23 tmp_5/25 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="0"/>
<pin id="220" dir="0" index="1" bw="64" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_3/23 tmp_7/25 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="6" slack="0"/>
<pin id="227" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="conv_i/2 "/>
</bind>
</comp>

<comp id="228" class="1005" name="reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="1"/>
<pin id="230" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_i deltaTheta "/>
</bind>
</comp>

<comp id="234" class="1005" name="reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="1"/>
<pin id="236" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="angle_assign_1 angle_assign_5 sub_i_i_i4 imagPart "/>
</bind>
</comp>

<comp id="240" class="1005" name="reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="1"/>
<pin id="242" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="angle_assign_2 angle_assign_s angle_assign_3 sub_i_i_i "/>
</bind>
</comp>

<comp id="244" class="1005" name="reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="1"/>
<pin id="246" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_i_i_i2 div_i_i_i3 term2_1 mul2_i mul5_i "/>
</bind>
</comp>

<comp id="250" class="1005" name="reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="1"/>
<pin id="252" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x2 term2 "/>
</bind>
</comp>

<comp id="256" class="1005" name="reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="1"/>
<pin id="258" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_i18_i_i mul1_i_i_i "/>
</bind>
</comp>

<comp id="262" class="1004" name="empty_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="0"/>
<pin id="264" dir="1" index="1" bw="64" slack="48"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln1295_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="7" slack="0"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1295/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="k_1_load_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="7" slack="1"/>
<pin id="273" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="icmp_ln1295_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="7" slack="0"/>
<pin id="276" dir="0" index="1" bw="7" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1295/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="add_ln1295_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="7" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="7" slack="16"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1295/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="trunc_ln1302_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="7" slack="0"/>
<pin id="288" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1302/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln1302_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="6" slack="0"/>
<pin id="292" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1302/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="zext_ln1295_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="297" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1295/17 "/>
</bind>
</comp>

<comp id="298" class="1004" name="icmp_ln1214_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="7" slack="0"/>
<pin id="300" dir="0" index="1" bw="7" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1214/18 "/>
</bind>
</comp>

<comp id="304" class="1004" name="add_ln1214_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="7" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1214/18 "/>
</bind>
</comp>

<comp id="310" class="1004" name="bitcast_ln1304_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="64" slack="0"/>
<pin id="312" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln1304/18 "/>
</bind>
</comp>

<comp id="315" class="1004" name="bitcast_ln1305_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="64" slack="0"/>
<pin id="317" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln1305/18 "/>
</bind>
</comp>

<comp id="320" class="1004" name="store_ln1295_store_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="7" slack="16"/>
<pin id="322" dir="0" index="1" bw="7" slack="17"/>
<pin id="323" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1295/18 "/>
</bind>
</comp>

<comp id="324" class="1004" name="bitcast_ln809_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="64" slack="6"/>
<pin id="326" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln809/25 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="11" slack="0"/>
<pin id="329" dir="0" index="1" bw="64" slack="0"/>
<pin id="330" dir="0" index="2" bw="7" slack="0"/>
<pin id="331" dir="0" index="3" bw="7" slack="0"/>
<pin id="332" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/25 "/>
</bind>
</comp>

<comp id="337" class="1004" name="trunc_ln809_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="64" slack="0"/>
<pin id="339" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln809/25 "/>
</bind>
</comp>

<comp id="341" class="1004" name="icmp_ln809_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="11" slack="0"/>
<pin id="343" dir="0" index="1" bw="11" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln809/25 "/>
</bind>
</comp>

<comp id="347" class="1004" name="icmp_ln809_1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="52" slack="0"/>
<pin id="349" dir="0" index="1" bw="52" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln809_1/25 "/>
</bind>
</comp>

<comp id="353" class="1004" name="or_ln809_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln809/25 "/>
</bind>
</comp>

<comp id="359" class="1004" name="and_ln809_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="1"/>
<pin id="362" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln809/25 "/>
</bind>
</comp>

<comp id="364" class="1004" name="and_ln811_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="1"/>
<pin id="367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln811/25 "/>
</bind>
</comp>

<comp id="369" class="1004" name="select_ln811_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="64" slack="1"/>
<pin id="372" dir="0" index="2" bw="64" slack="6"/>
<pin id="373" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln811/25 "/>
</bind>
</comp>

<comp id="376" class="1004" name="angle_assign_9_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="64" slack="1"/>
<pin id="379" dir="0" index="2" bw="64" slack="0"/>
<pin id="380" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="angle_assign_9/25 "/>
</bind>
</comp>

<comp id="386" class="1004" name="bitcast_ln816_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="64" slack="1"/>
<pin id="388" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln816/26 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_4_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="11" slack="0"/>
<pin id="391" dir="0" index="1" bw="64" slack="0"/>
<pin id="392" dir="0" index="2" bw="7" slack="0"/>
<pin id="393" dir="0" index="3" bw="7" slack="0"/>
<pin id="394" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/26 "/>
</bind>
</comp>

<comp id="399" class="1004" name="trunc_ln816_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="64" slack="0"/>
<pin id="401" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln816/26 "/>
</bind>
</comp>

<comp id="403" class="1004" name="icmp_ln816_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="11" slack="0"/>
<pin id="405" dir="0" index="1" bw="11" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln816/26 "/>
</bind>
</comp>

<comp id="409" class="1004" name="icmp_ln816_1_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="52" slack="0"/>
<pin id="411" dir="0" index="1" bw="52" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln816_1/26 "/>
</bind>
</comp>

<comp id="415" class="1004" name="or_ln816_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln816/26 "/>
</bind>
</comp>

<comp id="421" class="1004" name="and_ln816_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln816/26 "/>
</bind>
</comp>

<comp id="427" class="1004" name="and_ln819_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln819/26 "/>
</bind>
</comp>

<comp id="433" class="1004" name="empty_15_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="64" slack="0"/>
<pin id="436" dir="0" index="2" bw="64" slack="0"/>
<pin id="437" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_15/26 "/>
</bind>
</comp>

<comp id="441" class="1004" name="select_ln1025_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="6"/>
<pin id="443" dir="0" index="1" bw="64" slack="1"/>
<pin id="444" dir="0" index="2" bw="64" slack="7"/>
<pin id="445" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1025/32 "/>
</bind>
</comp>

<comp id="447" class="1004" name="term1_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="6"/>
<pin id="449" dir="0" index="1" bw="64" slack="1"/>
<pin id="450" dir="0" index="2" bw="64" slack="0"/>
<pin id="451" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="term1/32 "/>
</bind>
</comp>

<comp id="456" class="1004" name="bitcast_ln856_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="64" slack="1"/>
<pin id="458" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln856/49 "/>
</bind>
</comp>

<comp id="460" class="1004" name="bit_sel_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="64" slack="0"/>
<pin id="463" dir="0" index="2" bw="7" slack="0"/>
<pin id="464" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/49 "/>
</bind>
</comp>

<comp id="468" class="1004" name="xor_ln856_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln856/49 "/>
</bind>
</comp>

<comp id="474" class="1004" name="trunc_ln856_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="64" slack="0"/>
<pin id="476" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln856/49 "/>
</bind>
</comp>

<comp id="478" class="1004" name="xor_ln_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="64" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="0" index="2" bw="63" slack="0"/>
<pin id="482" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln/49 "/>
</bind>
</comp>

<comp id="486" class="1004" name="bitcast_ln856_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="64" slack="0"/>
<pin id="488" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln856_1/49 "/>
</bind>
</comp>

<comp id="490" class="1004" name="or_ln819_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="23"/>
<pin id="492" dir="0" index="1" bw="1" slack="23"/>
<pin id="493" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln819/49 "/>
</bind>
</comp>

<comp id="494" class="1004" name="realPart_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="64" slack="0"/>
<pin id="497" dir="0" index="2" bw="64" slack="1"/>
<pin id="498" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="realPart/49 "/>
</bind>
</comp>

<comp id="503" class="1005" name="k_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="7" slack="0"/>
<pin id="505" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="510" class="1005" name="empty_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="64" slack="48"/>
<pin id="512" dir="1" index="1" bw="64" slack="48"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="521" class="1005" name="add_ln1295_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="7" slack="16"/>
<pin id="523" dir="1" index="1" bw="7" slack="16"/>
</pin_list>
<bind>
<opset="add_ln1295 "/>
</bind>
</comp>

<comp id="526" class="1005" name="zext_ln1302_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="1"/>
<pin id="528" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1302 "/>
</bind>
</comp>

<comp id="531" class="1005" name="conv_i_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="64" slack="1"/>
<pin id="533" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv_i "/>
</bind>
</comp>

<comp id="536" class="1005" name="zext_ln1295_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="64" slack="1"/>
<pin id="538" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1295 "/>
</bind>
</comp>

<comp id="545" class="1005" name="add_ln1214_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="7" slack="0"/>
<pin id="547" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1214 "/>
</bind>
</comp>

<comp id="550" class="1005" name="angle_assign_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="64" slack="1"/>
<pin id="552" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="angle_assign "/>
</bind>
</comp>

<comp id="560" class="1005" name="angle_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="64" slack="1"/>
<pin id="562" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="angle "/>
</bind>
</comp>

<comp id="565" class="1005" name="tmp_1_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="1"/>
<pin id="567" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="570" class="1005" name="tmp_3_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="1"/>
<pin id="572" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="575" class="1005" name="angle_assign_9_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="64" slack="1"/>
<pin id="577" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="angle_assign_9 "/>
</bind>
</comp>

<comp id="587" class="1005" name="and_ln816_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="1"/>
<pin id="589" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="and_ln816 "/>
</bind>
</comp>

<comp id="593" class="1005" name="and_ln819_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="1"/>
<pin id="595" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="and_ln819 "/>
</bind>
</comp>

<comp id="599" class="1005" name="empty_15_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="64" slack="1"/>
<pin id="601" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="empty_15 "/>
</bind>
</comp>

<comp id="604" class="1005" name="term1_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="64" slack="1"/>
<pin id="606" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="term1 "/>
</bind>
</comp>

<comp id="611" class="1005" name="realPart_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="64" slack="1"/>
<pin id="613" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="realPart "/>
</bind>
</comp>

<comp id="616" class="1005" name="realSum_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="64" slack="1"/>
<pin id="618" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="realSum "/>
</bind>
</comp>

<comp id="621" class="1005" name="imagSum_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="64" slack="1"/>
<pin id="623" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="imagSum "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="26" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="50" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="4" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="50" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="113" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="28" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="46" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="141" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="152"><net_src comp="46" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="153" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="164"><net_src comp="46" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="165" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="177"><net_src comp="48" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="165" pin="4"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="165" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="52" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="54" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="190"><net_src comp="56" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="58" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="76" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="193"><net_src comp="76" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="194"><net_src comp="149" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="195"><net_src comp="137" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="200"><net_src comp="34" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="201"><net_src comp="36" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="210"><net_src comp="74" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="211"><net_src comp="74" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="78" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="217"><net_src comp="56" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="222"><net_src comp="58" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="223"><net_src comp="70" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="224"><net_src comp="72" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="231"><net_src comp="196" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="233"><net_src comp="228" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="237"><net_src comp="179" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="239"><net_src comp="234" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="243"><net_src comp="185" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="196" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="249"><net_src comp="244" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="253"><net_src comp="202" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="259"><net_src comp="206" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="265"><net_src comp="94" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="28" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="278"><net_src comp="271" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="30" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="271" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="32" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="271" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="286" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="302"><net_src comp="130" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="30" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="130" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="32" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="313"><net_src comp="153" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="318"><net_src comp="141" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="333"><net_src comp="60" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="324" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="335"><net_src comp="62" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="336"><net_src comp="64" pin="0"/><net_sink comp="327" pin=3"/></net>

<net id="340"><net_src comp="324" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="327" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="66" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="337" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="68" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="347" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="341" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="353" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="368"><net_src comp="353" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="374"><net_src comp="364" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="240" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="381"><net_src comp="359" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="234" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="369" pin="3"/><net_sink comp="376" pin=2"/></net>

<net id="384"><net_src comp="376" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="385"><net_src comp="376" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="395"><net_src comp="60" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="386" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="397"><net_src comp="62" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="398"><net_src comp="64" pin="0"/><net_sink comp="389" pin=3"/></net>

<net id="402"><net_src comp="386" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="389" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="66" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="399" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="68" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="409" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="403" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="415" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="213" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="415" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="218" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="438"><net_src comp="421" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="56" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="440"><net_src comp="58" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="446"><net_src comp="240" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="452"><net_src comp="240" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="453"><net_src comp="441" pin="3"/><net_sink comp="447" pin=2"/></net>

<net id="454"><net_src comp="447" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="455"><net_src comp="447" pin="3"/><net_sink comp="206" pin=1"/></net>

<net id="459"><net_src comp="234" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="465"><net_src comp="80" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="456" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="82" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="472"><net_src comp="460" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="84" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="477"><net_src comp="456" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="483"><net_src comp="86" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="468" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="474" pin="1"/><net_sink comp="478" pin=2"/></net>

<net id="489"><net_src comp="478" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="499"><net_src comp="490" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="486" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="240" pin="1"/><net_sink comp="494" pin=2"/></net>

<net id="502"><net_src comp="494" pin="3"/><net_sink comp="196" pin=1"/></net>

<net id="506"><net_src comp="90" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="508"><net_src comp="503" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="509"><net_src comp="503" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="513"><net_src comp="262" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="524"><net_src comp="280" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="529"><net_src comp="290" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="534"><net_src comp="225" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="539"><net_src comp="295" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="541"><net_src comp="536" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="548"><net_src comp="304" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="553"><net_src comp="173" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="555"><net_src comp="550" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="556"><net_src comp="550" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="557"><net_src comp="550" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="558"><net_src comp="550" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="559"><net_src comp="550" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="563"><net_src comp="179" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="568"><net_src comp="213" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="573"><net_src comp="218" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="578"><net_src comp="376" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="580"><net_src comp="575" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="581"><net_src comp="575" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="582"><net_src comp="575" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="583"><net_src comp="575" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="584"><net_src comp="575" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="585"><net_src comp="575" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="586"><net_src comp="575" pin="1"/><net_sink comp="441" pin=2"/></net>

<net id="590"><net_src comp="421" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="592"><net_src comp="587" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="596"><net_src comp="427" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="598"><net_src comp="593" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="602"><net_src comp="433" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="607"><net_src comp="447" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="609"><net_src comp="604" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="610"><net_src comp="604" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="614"><net_src comp="494" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="619"><net_src comp="179" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="624"><net_src comp="179" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="141" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: result_real | {18 }
	Port: result_imag | {18 }
 - Input state : 
	Port: dFFT : signal_r | {1 }
  - Chain level:
	State 1
		store_ln1295 : 1
	State 2
		icmp_ln1295 : 1
		add_ln1295 : 1
		br_ln1295 : 2
		trunc_ln1302 : 1
		zext_ln1302 : 2
		conv_i : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		icmp_ln1214 : 1
		add_ln1214 : 1
		br_ln1214 : 2
		angle_assign : 1
		angle : 1
		bitcast_ln1304 : 1
		store_ln1304 : 2
		bitcast_ln1305 : 1
		store_ln1305 : 2
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		tmp : 1
		trunc_ln809 : 1
		icmp_ln809 : 2
		icmp_ln809_1 : 2
		or_ln809 : 3
		and_ln809 : 3
		and_ln811 : 3
		select_ln811 : 3
		angle_assign_9 : 4
		tmp_5 : 5
		tmp_7 : 5
	State 26
		tmp_4 : 1
		trunc_ln816 : 1
		icmp_ln816 : 2
		icmp_ln816_1 : 2
		or_ln816 : 3
		and_ln816 : 3
		and_ln819 : 3
		empty_15 : 3
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
		term1 : 1
		mul_i18_i_i : 2
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
		bit_sel : 1
		xor_ln856 : 2
		trunc_ln856 : 1
		xor_ln : 2
		bitcast_ln856_1 : 3
		realPart : 4
		mul2_i : 5
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|
|   dadd   |            grp_fu_179            |    3    |    0    |   445   |   781   |
|          |            grp_fu_185            |    3    |    0    |   445   |   781   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |            grp_fu_196            |    11   |    0    |   317   |   208   |
|   dmul   |            grp_fu_202            |    11   |    0    |   317   |   208   |
|          |            grp_fu_206            |    11   |    0    |   317   |   208   |
|----------|----------------------------------|---------|---------|---------|---------|
|   call   | grp_generic_fmod_double_s_fu_173 |    0    |  0.978  |   572   |   938   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |        select_ln811_fu_369       |    0    |    0    |    0    |    56   |
|          |       angle_assign_9_fu_376      |    0    |    0    |    0    |    56   |
|  select  |          empty_15_fu_433         |    0    |    0    |    0    |    56   |
|          |       select_ln1025_fu_441       |    0    |    0    |    0    |    56   |
|          |           term1_fu_447           |    0    |    0    |    0    |    56   |
|          |          realPart_fu_494         |    0    |    0    |    0    |    56   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |        icmp_ln1295_fu_274        |    0    |    0    |    0    |    14   |
|          |        icmp_ln1214_fu_298        |    0    |    0    |    0    |    14   |
|   icmp   |         icmp_ln809_fu_341        |    0    |    0    |    0    |    18   |
|          |        icmp_ln809_1_fu_347       |    0    |    0    |    0    |    59   |
|          |         icmp_ln816_fu_403        |    0    |    0    |    0    |    18   |
|          |        icmp_ln816_1_fu_409       |    0    |    0    |    0    |    59   |
|----------|----------------------------------|---------|---------|---------|---------|
|    add   |         add_ln1295_fu_280        |    0    |    0    |    0    |    14   |
|          |         add_ln1214_fu_304        |    0    |    0    |    0    |    14   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |         and_ln809_fu_359         |    0    |    0    |    0    |    2    |
|    and   |         and_ln811_fu_364         |    0    |    0    |    0    |    2    |
|          |         and_ln816_fu_421         |    0    |    0    |    0    |    2    |
|          |         and_ln819_fu_427         |    0    |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |          or_ln809_fu_353         |    0    |    0    |    0    |    2    |
|    or    |          or_ln816_fu_415         |    0    |    0    |    0    |    2    |
|          |          or_ln819_fu_490         |    0    |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|---------|
|    xor   |         xor_ln856_fu_468         |    0    |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|---------|
|   read   |     signal_r_read_read_fu_94     |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   dcmp   |            grp_fu_213            |    0    |    0    |    0    |    0    |
|          |            grp_fu_218            |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|  sitodp  |            grp_fu_225            |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |        trunc_ln1302_fu_286       |    0    |    0    |    0    |    0    |
|   trunc  |        trunc_ln809_fu_337        |    0    |    0    |    0    |    0    |
|          |        trunc_ln816_fu_399        |    0    |    0    |    0    |    0    |
|          |        trunc_ln856_fu_474        |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   zext   |        zext_ln1302_fu_290        |    0    |    0    |    0    |    0    |
|          |        zext_ln1295_fu_295        |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|partselect|            tmp_fu_327            |    0    |    0    |    0    |    0    |
|          |           tmp_4_fu_389           |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
| bitselect|          bit_sel_fu_460          |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|bitconcatenate|           xor_ln_fu_478          |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   Total  |                                  |    39   |  0.978  |   2413  |   3686  |
|----------|----------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  add_ln1214_reg_545  |    7   |
|  add_ln1295_reg_521  |    7   |
|   and_ln816_reg_587  |    1   |
|   and_ln819_reg_593  |    1   |
|    angle_1_reg_161   |   64   |
|angle_assign_9_reg_575|   64   |
| angle_assign_reg_550 |   64   |
|     angle_reg_560    |   64   |
|    conv_i_reg_531    |   64   |
|   empty_13_reg_137   |   64   |
|   empty_14_reg_149   |   64   |
|   empty_15_reg_599   |   64   |
|     empty_reg_510    |   64   |
|    imagSum_reg_621   |   64   |
|       k_reg_503      |    7   |
|       n_reg_126      |    7   |
|   realPart_reg_611   |   64   |
|    realSum_reg_616   |   64   |
|        reg_228       |   64   |
|        reg_234       |   64   |
|        reg_240       |   64   |
|        reg_244       |   64   |
|        reg_250       |   64   |
|        reg_256       |   64   |
|     term1_reg_604    |   64   |
|     tmp_1_reg_565    |    1   |
|     tmp_3_reg_570    |    1   |
|  zext_ln1295_reg_536 |   64   |
|  zext_ln1302_reg_526 |   32   |
+----------------------+--------+
|         Total        |  1344  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| empty_13_reg_137 |  p0  |   2  |  64  |   128  ||    0    ||    9    |
| empty_14_reg_149 |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|  angle_1_reg_161 |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|    grp_fu_179    |  p0  |   7  |  64  |   448  ||    0    ||    37   |
|    grp_fu_179    |  p1  |   4  |  64  |   256  ||    0    ||    20   |
|    grp_fu_185    |  p0  |   4  |  64  |   256  ||    0    ||    9    |
|    grp_fu_185    |  p1  |   3  |  64  |   192  ||    0    ||    14   |
|    grp_fu_196    |  p0  |   6  |  64  |   384  ||    0    ||    31   |
|    grp_fu_196    |  p1  |   7  |  64  |   448  ||    0    ||    26   |
|    grp_fu_202    |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|    grp_fu_202    |  p1  |   2  |  64  |   128  ||    0    ||    9    |
|    grp_fu_206    |  p0  |   3  |  64  |   192  ||    0    ||    14   |
|    grp_fu_206    |  p1  |   2  |  64  |   128  ||    0    ||    9    |
|    grp_fu_213    |  p0  |   3  |  64  |   192  ||    0    ||    14   |
|    grp_fu_213    |  p1  |   2  |  64  |   128  |
|    grp_fu_218    |  p0  |   3  |  64  |   192  ||    0    ||    14   |
|    grp_fu_218    |  p1  |   2  |  64  |   128  |
|    grp_fu_225    |  p0  |   2  |   6  |   12   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |  3596  ||  10.078 ||    0    ||   242   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   39   |    0   |  2413  |  3686  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    0   |   242  |
|  Register |    -   |    -   |  1344  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   39   |   11   |  3757  |  3928  |
+-----------+--------+--------+--------+--------+
