vhdl xil_defaultlib "../../../bd/mb_sys_gpio/ip/mb_sys_gpio_microblaze_0_0/sim/mb_sys_gpio_microblaze_0_0.vhd" 
vhdl xil_defaultlib "../../../bd/mb_sys_gpio/ip/mb_sys_gpio_dlmb_v10_0/sim/mb_sys_gpio_dlmb_v10_0.vhd" 
vhdl xil_defaultlib "../../../bd/mb_sys_gpio/ip/mb_sys_gpio_ilmb_v10_0/sim/mb_sys_gpio_ilmb_v10_0.vhd" 
vhdl xil_defaultlib "../../../bd/mb_sys_gpio/ip/mb_sys_gpio_dlmb_bram_if_cntlr_0/sim/mb_sys_gpio_dlmb_bram_if_cntlr_0.vhd" 
vhdl xil_defaultlib "../../../bd/mb_sys_gpio/ip/mb_sys_gpio_ilmb_bram_if_cntlr_0/sim/mb_sys_gpio_ilmb_bram_if_cntlr_0.vhd" 
vhdl xil_defaultlib "../../../bd/mb_sys_gpio/ip/mb_sys_gpio_mdm_1_0/sim/mb_sys_gpio_mdm_1_0.vhd" 
vhdl xil_defaultlib "../../../bd/mb_sys_gpio/ip/mb_sys_gpio_rst_clk_wiz_1_100M_0/sim/mb_sys_gpio_rst_clk_wiz_1_100M_0.vhd" 
vhdl xil_defaultlib "../../../bd/mb_sys_gpio/ip/mb_sys_gpio_axi_gpio_0_0/sim/mb_sys_gpio_axi_gpio_0_0.vhd" 
vhdl xil_defaultlib "../../../bd/mb_sys_gpio/ip/mb_sys_gpio_axi_uartlite_0_0/sim/mb_sys_gpio_axi_uartlite_0_0.vhd" 

nosort
