#! 
:ivl_version "13.0 (devel)" "(s20221226-318-g778b6d937)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~4\OSS-CA~1\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~4\OSS-CA~1\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~4\OSS-CA~1\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~4\OSS-CA~1\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~4\OSS-CA~1\lib\ivl\va_math.vpi";
S_0000000006288110 .scope module, "test" "test" 2 4;
 .timescale 0 0;
v0000000006348280_0 .var "clk", 0 0;
v0000000006349900_0 .net "led", 5 0, L_0000000006349c20;  1 drivers
v00000000063499a0_0 .var "rst", 0 0;
S_00000000062882a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 30, 2 30 0, S_0000000006288110;
 .timescale 0 0;
v00000000062d34e0_0 .var/i "i", 31 0;
S_0000000006288430 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 2 98, 2 98 0, S_00000000062882a0;
 .timescale 0 0;
v00000000062d3bc0_0 .var/i "j", 31 0;
S_00000000062393a0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 2 103, 2 103 0, S_00000000062882a0;
 .timescale 0 0;
v00000000062d3080_0 .var/i "j", 31 0;
S_0000000006239530 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 2 124, 2 124 0, S_0000000006288110;
 .timescale 0 0;
v00000000062d40c0_0 .var/i "i", 31 0;
S_00000000062396c0 .scope module, "cpu" "cpu" 2 11, 3 18 0, S_0000000006288110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 6 "led";
    .port_info 3 /INPUT 1 "enable";
L_000000000634a338 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000000062d9400 .functor AND 1, v0000000006348280_0, L_000000000634a338, C4<1>, C4<1>;
v0000000006345ca0_0 .net "clock", 0 0, v0000000006348280_0;  1 drivers
v0000000006344f80_0 .net "clock_real", 0 0, L_00000000062d9400;  1 drivers
v00000000063448a0_0 .net "de_ex_AluControl", 3 0, v00000000062d36c0_0;  1 drivers
v0000000006344580_0 .net "de_ex_Branch", 0 0, v00000000062d3620_0;  1 drivers
v0000000006345020_0 .net "de_ex_MemRead", 0 0, v00000000062d2540_0;  1 drivers
v00000000063450c0_0 .net "de_ex_MemToReg", 0 0, v00000000062d3760_0;  1 drivers
v0000000006344da0_0 .net "de_ex_MemWrite", 0 0, v00000000062d3300_0;  1 drivers
v0000000006345480_0 .net "de_ex_PC", 31 0, v00000000062d3d00_0;  1 drivers
v0000000006345b60_0 .net "de_ex_PCSrc", 0 0, v00000000062d2b80_0;  1 drivers
v0000000006345c00_0 .net "de_ex_RegDataSrc", 0 0, v00000000062d33a0_0;  1 drivers
v00000000063455c0_0 .net "de_ex_RegDest", 4 0, L_0000000006349220;  1 drivers
v0000000006345160_0 .net "de_ex_RegWrite", 0 0, v00000000062d3800_0;  1 drivers
v00000000063452a0_0 .net "de_ex_aluOp", 2 0, v00000000062d2a40_0;  1 drivers
v0000000006344760_0 .net "de_ex_aluSrc", 0 0, v00000000062d3c60_0;  1 drivers
v0000000006344800_0 .net "de_ex_imm", 31 0, v00000000062d3f80_0;  1 drivers
v0000000006345340_0 .net "enable", 0 0, L_000000000634a338;  1 drivers
v0000000006345520_0 .net "ex_mem_MemRead", 0 0, v00000000063401a0_0;  1 drivers
v00000000063457a0_0 .net "ex_mem_MemToReg", 0 0, v0000000006341c80_0;  1 drivers
v0000000006345700_0 .net "ex_mem_MemWrite", 0 0, v0000000006340380_0;  1 drivers
v0000000006345a20_0 .net "ex_mem_PCSrc", 0 0, v0000000006341960_0;  1 drivers
v0000000006345d40_0 .net "ex_mem_RegDataSrc", 0 0, v0000000006341d20_0;  1 drivers
v0000000006345de0_0 .net "ex_mem_RegDest", 4 0, v0000000006340420_0;  1 drivers
v00000000063488c0_0 .net "ex_mem_RegWrite", 0 0, v0000000006341dc0_0;  1 drivers
v0000000006349680_0 .net "ex_mem_result", 31 0, v00000000062d3440_0;  1 drivers
v00000000063490e0_0 .net "ex_mem_rs2_value", 31 0, L_00000000062d8520;  1 drivers
v0000000006348140_0 .net "if_de_instr", 31 0, L_00000000062d87c0;  1 drivers
v0000000006349d60_0 .net "if_de_pc", 31 0, v00000000063407e0_0;  1 drivers
v0000000006349e00_0 .net "led", 5 0, L_0000000006349c20;  alias, 1 drivers
v0000000006349b80_0 .net "mem_wb_AluResult", 31 0, v0000000006342750_0;  1 drivers
v0000000006349400_0 .net "mem_wb_MemToReg", 0 0, v0000000006343e70_0;  1 drivers
v0000000006349720_0 .net "mem_wb_PCSrc", 0 0, v0000000006342390_0;  1 drivers
v0000000006348960_0 .net "mem_wb_RegDataSrc", 0 0, v00000000063431f0_0;  1 drivers
v00000000063497c0_0 .net "mem_wb_RegDest", 4 0, v0000000006342c50_0;  1 drivers
v0000000006348e60_0 .net "mem_wb_RegWrite", 0 0, v0000000006343bf0_0;  1 drivers
v0000000006348f00_0 .net "mem_wb_data_out", 31 0, L_00000000062d8e50;  1 drivers
v0000000006348dc0_0 .net "mem_wb_mem_done", 0 0, v00000000063424d0_0;  1 drivers
v0000000006348460_0 .net "ram_address", 31 0, L_00000000062d89f0;  1 drivers
v0000000006349ea0_0 .net "ram_data_in", 31 0, L_00000000062d8830;  1 drivers
v0000000006349f40_0 .net "ram_data_out", 31 0, v0000000006343830_0;  1 drivers
v0000000006348be0_0 .net "ram_write_enable", 0 0, v0000000006342610_0;  1 drivers
v00000000063492c0_0 .net "rb_read_address1", 4 0, L_00000000063483c0;  1 drivers
v00000000063480a0_0 .net "rb_read_address2", 4 0, L_0000000006349360;  1 drivers
v0000000006349cc0_0 .net "rb_value1", 31 0, v00000000063421b0_0;  1 drivers
v0000000006349540_0 .net "rb_value2", 31 0, v0000000006343970_0;  1 drivers
v00000000063495e0_0 .net "rb_write_address", 4 0, v00000000063443a0_0;  1 drivers
v0000000006349860_0 .net "rb_write_enable", 0 0, v00000000063444e0_0;  1 drivers
v00000000063481e0_0 .net "rb_write_value", 31 0, L_00000000063a36b0;  1 drivers
v0000000006349180_0 .net "reset", 0 0, v00000000063499a0_0;  1 drivers
v0000000006349ae0_0 .net "rom_address", 31 0, L_00000000062d9010;  1 drivers
v0000000006348fa0_0 .net "rom_data", 31 0, L_00000000063a3430;  1 drivers
v00000000063485a0_0 .net "wb_if_PCSrc", 0 0, v0000000006344bc0_0;  1 drivers
o00000000062e5808 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000006349040_0 .net "wb_if_branch_target", 31 0, o00000000062e5808;  0 drivers
L_0000000006349c20 .part L_00000000063a3430, 0, 6;
S_0000000006232370 .scope module, "Decode" "decode" 3 140, 4 5 0, S_00000000062396c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "next_instruction";
    .port_info 3 /INPUT 32 "PC";
    .port_info 4 /OUTPUT 32 "imm";
    .port_info 5 /OUTPUT 5 "rs1";
    .port_info 6 /OUTPUT 5 "rs2";
    .port_info 7 /OUTPUT 6 "shamt";
    .port_info 8 /OUTPUT 3 "func3";
    .port_info 9 /OUTPUT 7 "func7";
    .port_info 10 /OUTPUT 7 "opcode";
    .port_info 11 /OUTPUT 1 "MemWrite";
    .port_info 12 /OUTPUT 1 "MemRead";
    .port_info 13 /OUTPUT 1 "RegWrite";
    .port_info 14 /OUTPUT 5 "RegDest";
    .port_info 15 /OUTPUT 1 "AluSrc";
    .port_info 16 /OUTPUT 3 "AluOp";
    .port_info 17 /OUTPUT 4 "AluControl";
    .port_info 18 /OUTPUT 1 "Branch";
    .port_info 19 /OUTPUT 1 "MemToReg";
    .port_info 20 /OUTPUT 1 "RegDataSrc";
    .port_info 21 /OUTPUT 1 "PCSrc";
    .port_info 22 /OUTPUT 32 "PC_out";
v00000000062d36c0_0 .var "AluControl", 3 0;
v00000000062d2a40_0 .var "AluOp", 2 0;
v00000000062d3c60_0 .var "AluSrc", 0 0;
v00000000062d3620_0 .var "Branch", 0 0;
v00000000062d2540_0 .var "MemRead", 0 0;
v00000000062d3760_0 .var "MemToReg", 0 0;
v00000000062d3300_0 .var "MemWrite", 0 0;
v00000000062d2d60_0 .net "PC", 31 0, v00000000063407e0_0;  alias, 1 drivers
v00000000062d2b80_0 .var "PCSrc", 0 0;
v00000000062d3d00_0 .var "PC_out", 31 0;
v00000000062d33a0_0 .var "RegDataSrc", 0 0;
v00000000062d2720_0 .net "RegDest", 4 0, L_0000000006349220;  alias, 1 drivers
v00000000062d3800_0 .var "RegWrite", 0 0;
v00000000062d31c0_0 .var "_instruction", 31 0;
L_000000000634a068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000062d3940_0 .net *"_ivl_13", 0 0, L_000000000634a068;  1 drivers
v00000000062d3da0_0 .net *"_ivl_9", 4 0, L_0000000006349a40;  1 drivers
v00000000062d2ae0_0 .net "clk", 0 0, L_00000000062d9400;  alias, 1 drivers
v00000000062d2c20_0 .net "func3", 2 0, L_0000000006348640;  1 drivers
v00000000062d2f40_0 .net "func7", 6 0, L_00000000063486e0;  1 drivers
v00000000062d3f80_0 .var "imm", 31 0;
v00000000062d3580_0 .net "next_instruction", 31 0, L_00000000062d87c0;  alias, 1 drivers
v00000000062d2680_0 .net "opcode", 6 0, L_0000000006348320;  1 drivers
v00000000062d4160_0 .net "rs1", 4 0, L_00000000063483c0;  alias, 1 drivers
v00000000062d4020_0 .net "rs2", 4 0, L_0000000006349360;  alias, 1 drivers
v00000000062d2e00_0 .net "rst", 0 0, v00000000063499a0_0;  alias, 1 drivers
v00000000062d39e0_0 .net "shamt", 5 0, L_0000000006348500;  1 drivers
v00000000062d22c0_0 .var "update", 0 0;
E_00000000062cafe0 .event posedge, v00000000062d22c0_0;
E_00000000062ca6e0 .event posedge, v00000000062d2e00_0, v00000000062d2ae0_0;
L_0000000006348320 .part v00000000062d31c0_0, 0, 7;
L_0000000006349220 .part v00000000062d31c0_0, 7, 5;
L_00000000063483c0 .part v00000000062d31c0_0, 15, 5;
L_0000000006349360 .part v00000000062d31c0_0, 20, 5;
L_0000000006349a40 .part v00000000062d31c0_0, 20, 5;
L_0000000006348500 .concat [ 5 1 0 0], L_0000000006349a40, L_000000000634a068;
L_0000000006348640 .part v00000000062d31c0_0, 12, 3;
L_00000000063486e0 .part v00000000062d31c0_0, 25, 7;
S_000000000627e200 .scope module, "Execute" "execute" 3 166, 5 5 0, S_00000000062396c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "rs1_value";
    .port_info 3 /INPUT 32 "rs2_value";
    .port_info 4 /INPUT 32 "imm";
    .port_info 5 /INPUT 32 "PC";
    .port_info 6 /INPUT 1 "AluSrc";
    .port_info 7 /INPUT 3 "AluOp";
    .port_info 8 /INPUT 4 "AluControl";
    .port_info 9 /INPUT 1 "in_MemWrite";
    .port_info 10 /INPUT 1 "Branch";
    .port_info 11 /INPUT 1 "in_MemRead";
    .port_info 12 /INPUT 1 "in_RegWrite";
    .port_info 13 /INPUT 5 "in_RegDest";
    .port_info 14 /INPUT 1 "in_MemToReg";
    .port_info 15 /INPUT 1 "in_RegDataSrc";
    .port_info 16 /INPUT 1 "in_PCSrc";
    .port_info 17 /OUTPUT 1 "out_MemWrite";
    .port_info 18 /OUTPUT 1 "out_MemRead";
    .port_info 19 /OUTPUT 1 "out_RegWrite";
    .port_info 20 /OUTPUT 5 "out_RegDest";
    .port_info 21 /OUTPUT 1 "out_MemToReg";
    .port_info 22 /OUTPUT 1 "out_RegDataSrc";
    .port_info 23 /OUTPUT 1 "out_PCSrc";
    .port_info 24 /OUTPUT 32 "_rs2_value";
    .port_info 25 /OUTPUT 32 "result";
    .port_info 26 /OUTPUT 32 "a";
    .port_info 27 /OUTPUT 32 "b";
L_00000000062d8520 .functor BUFZ 32, v0000000006343970_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000062d2ea0_0 .net "AluControl", 3 0, v00000000062d36c0_0;  alias, 1 drivers
v00000000062d3260_0 .net "AluOp", 2 0, v00000000062d2a40_0;  alias, 1 drivers
v00000000062d27c0_0 .net "AluSrc", 0 0, v00000000062d3c60_0;  alias, 1 drivers
v00000000062d2860_0 .net "AluSrcValue", 31 0, L_00000000063a2850;  1 drivers
v00000000062d2900_0 .net "Branch", 0 0, v00000000062d3620_0;  alias, 1 drivers
v000000000622cd50_0 .var "DataSrc", 2 0;
v000000000622c5d0_0 .net "PC", 31 0, v00000000062d3d00_0;  alias, 1 drivers
v000000000622aff0_0 .var "_AluControl", 3 0;
v000000000622b810_0 .var "_AluOp", 2 0;
v000000000622bc70_0 .var "_AluSrc", 0 0;
v0000000006341f00_0 .var "_PC", 31 0;
v00000000063406a0_0 .var "_imm", 31 0;
v0000000006341460_0 .net *"_ivl_10", 31 0, L_00000000063494a0;  1 drivers
L_000000000634a140 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000006341500_0 .net *"_ivl_13", 28 0, L_000000000634a140;  1 drivers
L_000000000634a188 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000006340060_0 .net/2u *"_ivl_14", 31 0, L_000000000634a188;  1 drivers
v0000000006341280_0 .net *"_ivl_16", 0 0, L_0000000006348c80;  1 drivers
v0000000006340b00_0 .net *"_ivl_18", 31 0, L_0000000006348a00;  1 drivers
v00000000063416e0_0 .net *"_ivl_2", 31 0, L_0000000006348820;  1 drivers
L_000000000634a1d0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000063409c0_0 .net *"_ivl_21", 28 0, L_000000000634a1d0;  1 drivers
L_000000000634a218 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000000006340ba0_0 .net/2u *"_ivl_22", 31 0, L_000000000634a218;  1 drivers
v0000000006341b40_0 .net *"_ivl_24", 0 0, L_0000000006348aa0;  1 drivers
L_000000000634a260 .functor BUFT 1, C4<00000000000000000000000000001100>, C4<0>, C4<0>, C4<0>;
v0000000006340a60_0 .net/2u *"_ivl_26", 31 0, L_000000000634a260;  1 drivers
v00000000063415a0_0 .net *"_ivl_28", 31 0, L_0000000006348b40;  1 drivers
v0000000006341aa0_0 .net *"_ivl_30", 31 0, L_0000000006348d20;  1 drivers
L_000000000634a0b0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000006340c40_0 .net *"_ivl_5", 28 0, L_000000000634a0b0;  1 drivers
L_000000000634a0f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000063413c0_0 .net/2u *"_ivl_6", 31 0, L_000000000634a0f8;  1 drivers
v0000000006340ce0_0 .net *"_ivl_8", 0 0, L_0000000006348780;  1 drivers
v0000000006341a00_0 .var "_rs1_value", 31 0;
v0000000006341640_0 .net "_rs2_value", 31 0, L_00000000062d8520;  alias, 1 drivers
v0000000006340ec0_0 .var "a", 31 0;
v0000000006340920_0 .net "b", 31 0, L_00000000063a3c50;  1 drivers
v0000000006340d80_0 .net "clk", 0 0, L_00000000062d9400;  alias, 1 drivers
v0000000006341780_0 .net "imm", 31 0, v00000000062d3f80_0;  alias, 1 drivers
v0000000006341be0_0 .net "in_MemRead", 0 0, v00000000062d2540_0;  alias, 1 drivers
v0000000006341820_0 .net "in_MemToReg", 0 0, v00000000062d3760_0;  alias, 1 drivers
v00000000063418c0_0 .net "in_MemWrite", 0 0, v00000000062d3300_0;  alias, 1 drivers
v0000000006340f60_0 .net "in_PCSrc", 0 0, v00000000062d2b80_0;  alias, 1 drivers
v0000000006340100_0 .net "in_RegDataSrc", 0 0, v00000000062d33a0_0;  alias, 1 drivers
v00000000063402e0_0 .net "in_RegDest", 4 0, L_0000000006349220;  alias, 1 drivers
v0000000006341320_0 .net "in_RegWrite", 0 0, v00000000062d3800_0;  alias, 1 drivers
v00000000063401a0_0 .var "out_MemRead", 0 0;
v0000000006341c80_0 .var "out_MemToReg", 0 0;
v0000000006340380_0 .var "out_MemWrite", 0 0;
v0000000006341960_0 .var "out_PCSrc", 0 0;
v0000000006341d20_0 .var "out_RegDataSrc", 0 0;
v0000000006340420_0 .var "out_RegDest", 4 0;
v0000000006341dc0_0 .var "out_RegWrite", 0 0;
v0000000006341e60_0 .net "result", 31 0, v00000000062d3440_0;  alias, 1 drivers
v0000000006340240_0 .net "rs1_value", 31 0, v00000000063421b0_0;  alias, 1 drivers
v00000000063411e0_0 .net "rs2_value", 31 0, v0000000006343970_0;  alias, 1 drivers
v00000000063404c0_0 .net "rst", 0 0, v00000000063499a0_0;  alias, 1 drivers
E_00000000062ca220 .event anyedge, v000000000622b810_0, v0000000006340240_0, v00000000062d3d00_0;
L_0000000006348820 .concat [ 3 29 0 0], v000000000622cd50_0, L_000000000634a0b0;
L_0000000006348780 .cmp/eq 32, L_0000000006348820, L_000000000634a0f8;
L_00000000063494a0 .concat [ 3 29 0 0], v000000000622cd50_0, L_000000000634a140;
L_0000000006348c80 .cmp/eq 32, L_00000000063494a0, L_000000000634a188;
L_0000000006348a00 .concat [ 3 29 0 0], v000000000622cd50_0, L_000000000634a1d0;
L_0000000006348aa0 .cmp/eq 32, L_0000000006348a00, L_000000000634a218;
L_0000000006348b40 .functor MUXZ 32, L_000000000634a260, L_00000000063a2850, L_0000000006348aa0, C4<>;
L_0000000006348d20 .functor MUXZ 32, L_0000000006348b40, v0000000006343970_0, L_0000000006348c80, C4<>;
L_00000000063a3c50 .functor MUXZ 32, L_0000000006348d20, v00000000063406a0_0, L_0000000006348780, C4<>;
L_00000000063a2850 .functor MUXZ 32, v0000000006343970_0, v00000000063406a0_0, v000000000622bc70_0, C4<>;
S_0000000006246eb0 .scope module, "alu" "alu" 5 49, 6 6 0, S_000000000627e200;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "AluControl";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000000006247040 .param/l "ADDITION" 1 6 16, C4<0010>;
P_0000000006247078 .param/l "ARIT_SRIGHT" 1 6 22, C4<1000>;
P_00000000062470b0 .param/l "BITWISE_AND" 1 6 14, C4<0000>;
P_00000000062470e8 .param/l "BITWISE_NOT" 1 6 19, C4<0101>;
P_0000000006247120 .param/l "BITWISE_OR" 1 6 15, C4<0001>;
P_0000000006247158 .param/l "BITWISE_XOR" 1 6 17, C4<0011>;
P_0000000006247190 .param/l "SHIFT_LEFT" 1 6 20, C4<1111>;
P_00000000062471c8 .param/l "SHIFT_RIGHT" 1 6 21, C4<0111>;
P_0000000006247200 .param/l "SUBTRACTION" 1 6 18, C4<0110>;
v00000000062d3a80_0 .net "AluControl", 3 0, v000000000622aff0_0;  1 drivers
v00000000062d3e40_0 .net "a", 31 0, v0000000006340ec0_0;  1 drivers
v00000000062d2cc0_0 .net "b", 31 0, L_00000000063a3c50;  alias, 1 drivers
v00000000062d3440_0 .var "result", 31 0;
v00000000062d25e0_0 .var "zero", 0 0;
E_00000000062ca8a0 .event anyedge, v00000000062d3a80_0, v00000000062d3e40_0, v00000000062d2cc0_0, v00000000062d3440_0;
S_0000000006269630 .scope module, "Fetch" "fetch" 3 126, 7 4 0, S_00000000062396c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "branch_target";
    .port_info 3 /INPUT 32 "rom_data";
    .port_info 4 /INPUT 1 "PCSrc";
    .port_info 5 /OUTPUT 32 "rom_address";
    .port_info 6 /OUTPUT 32 "pc";
    .port_info 7 /OUTPUT 32 "instr";
L_00000000062d87c0 .functor BUFZ 32, L_00000000063a3430, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000062d9010 .functor BUFZ 32, v00000000063407e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000006340e20_0 .net "PCSrc", 0 0, v0000000006344bc0_0;  alias, 1 drivers
v0000000006340560_0 .net "branch_target", 31 0, o00000000062e5808;  alias, 0 drivers
v0000000006340600_0 .net "clk", 0 0, L_00000000062d9400;  alias, 1 drivers
v0000000006340740_0 .net "instr", 31 0, L_00000000062d87c0;  alias, 1 drivers
v00000000063407e0_0 .var "pc", 31 0;
v0000000006340880_0 .var "pc_next", 31 0;
v0000000006341000_0 .net "rom_address", 31 0, L_00000000062d9010;  alias, 1 drivers
v00000000063410a0_0 .net "rom_data", 31 0, L_00000000063a3430;  alias, 1 drivers
v0000000006341140_0 .net "rst", 0 0, v00000000063499a0_0;  alias, 1 drivers
S_0000000006247860 .scope module, "Memory" "memory" 3 202, 8 4 0, S_00000000062396c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /INPUT 32 "mem_read_data";
    .port_info 5 /INPUT 1 "MemRead";
    .port_info 6 /INPUT 1 "MemWrite";
    .port_info 7 /INPUT 1 "in_MemToReg";
    .port_info 8 /INPUT 1 "in_RegWrite";
    .port_info 9 /INPUT 5 "in_RegDest";
    .port_info 10 /INPUT 1 "in_RegDataSrc";
    .port_info 11 /INPUT 1 "in_PCSrc";
    .port_info 12 /OUTPUT 32 "data_out";
    .port_info 13 /OUTPUT 1 "mem_done";
    .port_info 14 /OUTPUT 1 "out_MemToReg";
    .port_info 15 /OUTPUT 1 "out_RegWrite";
    .port_info 16 /OUTPUT 5 "out_RegDest";
    .port_info 17 /OUTPUT 1 "out_RegDataSrc";
    .port_info 18 /OUTPUT 1 "out_PCSrc";
    .port_info 19 /OUTPUT 32 "mem_addr";
    .port_info 20 /OUTPUT 32 "out_AluResult";
    .port_info 21 /OUTPUT 32 "mem_write_data";
    .port_info 22 /OUTPUT 1 "mem_write_enable";
L_00000000062d89f0 .functor BUFZ 32, v0000000006343ab0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000062d8830 .functor BUFZ 32, v00000000063438d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000062d8e50 .functor BUFZ 32, v0000000006343830_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000006342570_0 .net "MemRead", 0 0, v00000000063401a0_0;  alias, 1 drivers
v0000000006342930_0 .net "MemWrite", 0 0, v0000000006340380_0;  alias, 1 drivers
v0000000006343d30_0 .var "_MemToReg", 0 0;
v0000000006343b50_0 .var "_PCSrc", 0 0;
v0000000006342d90_0 .var "_RegDataSrc", 0 0;
v0000000006342890_0 .var "_RegDest", 4 0;
v0000000006343010_0 .var "_RegWrite", 0 0;
v0000000006343ab0_0 .var "_addr", 31 0;
v00000000063438d0_0 .var "_data_in", 31 0;
v0000000006342250_0 .var "_load", 0 0;
v00000000063427f0_0 .var "_store", 0 0;
v00000000063422f0_0 .net "addr", 31 0, v00000000062d3440_0;  alias, 1 drivers
v0000000006343dd0_0 .net "clk", 0 0, L_00000000062d9400;  alias, 1 drivers
v00000000063426b0_0 .net "data_in", 31 0, L_00000000062d8520;  alias, 1 drivers
v0000000006342430_0 .net "data_out", 31 0, L_00000000062d8e50;  alias, 1 drivers
v00000000063429d0_0 .net "in_MemToReg", 0 0, v0000000006341c80_0;  alias, 1 drivers
v0000000006342b10_0 .net "in_PCSrc", 0 0, v0000000006341960_0;  alias, 1 drivers
v0000000006343f10_0 .net "in_RegDataSrc", 0 0, v0000000006341d20_0;  alias, 1 drivers
v0000000006342e30_0 .net "in_RegDest", 4 0, v0000000006340420_0;  alias, 1 drivers
v0000000006343330_0 .net "in_RegWrite", 0 0, v0000000006341dc0_0;  alias, 1 drivers
v0000000006343650_0 .net "mem_addr", 31 0, L_00000000062d89f0;  alias, 1 drivers
v00000000063424d0_0 .var "mem_done", 0 0;
v0000000006342a70_0 .net "mem_read_data", 31 0, v0000000006343830_0;  alias, 1 drivers
v0000000006342bb0_0 .net "mem_write_data", 31 0, L_00000000062d8830;  alias, 1 drivers
v0000000006342610_0 .var "mem_write_enable", 0 0;
v0000000006342750_0 .var "out_AluResult", 31 0;
v0000000006343e70_0 .var "out_MemToReg", 0 0;
v0000000006342390_0 .var "out_PCSrc", 0 0;
v00000000063431f0_0 .var "out_RegDataSrc", 0 0;
v0000000006342c50_0 .var "out_RegDest", 4 0;
v0000000006343bf0_0 .var "out_RegWrite", 0 0;
v0000000006343510_0 .net "rst", 0 0, v00000000063499a0_0;  alias, 1 drivers
E_00000000062cc3a0/0 .event anyedge, v0000000006343d30_0, v0000000006343010_0, v0000000006342890_0, v0000000006342d90_0;
E_00000000062cc3a0/1 .event anyedge, v0000000006343b50_0, v0000000006343ab0_0;
E_00000000062cc3a0 .event/or E_00000000062cc3a0/0, E_00000000062cc3a0/1;
S_000000000628fa20 .scope module, "Ram" "ram" 3 49, 9 6 0, S_00000000062396c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /INPUT 1 "write_enable";
    .port_info 5 /OUTPUT 32 "data_out";
v00000000063436f0_0 .net "address", 31 0, L_00000000062d89f0;  alias, 1 drivers
v0000000006343c90_0 .net "clk", 0 0, L_00000000062d9400;  alias, 1 drivers
v0000000006342070_0 .net "data_in", 31 0, L_00000000062d8830;  alias, 1 drivers
v0000000006343830_0 .var "data_out", 31 0;
v0000000006342cf0_0 .var/i "i", 31 0;
v0000000006343290_0 .net "reset", 0 0, v00000000063499a0_0;  alias, 1 drivers
v0000000006342110 .array "storage", 0 255, 31 0;
v0000000006342ed0_0 .net "write_enable", 0 0, v0000000006342610_0;  alias, 1 drivers
E_00000000062cd920 .event posedge, v00000000062d2ae0_0;
S_000000000628fbb0 .scope module, "RegisterBank" "register_bank" 3 59, 10 5 0, S_00000000062396c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 5 "write_address";
    .port_info 4 /INPUT 32 "write_value";
    .port_info 5 /INPUT 5 "read_address1";
    .port_info 6 /INPUT 5 "read_address2";
    .port_info 7 /OUTPUT 32 "value1";
    .port_info 8 /OUTPUT 32 "value2";
v0000000006342f70_0 .net "clk", 0 0, L_00000000062d9400;  alias, 1 drivers
v00000000063430b0_0 .var/i "i", 31 0;
v0000000006343150_0 .net "read_address1", 4 0, L_00000000063483c0;  alias, 1 drivers
v00000000063433d0_0 .net "read_address2", 4 0, L_0000000006349360;  alias, 1 drivers
v0000000006343470 .array "register", 1 31, 31 0;
v0000000006343790_0 .net "reset", 0 0, v00000000063499a0_0;  alias, 1 drivers
v00000000063421b0_0 .var "value1", 31 0;
v0000000006343970_0 .var "value2", 31 0;
v0000000006343a10_0 .net "write_address", 4 0, v00000000063443a0_0;  alias, 1 drivers
v0000000006345f20_0 .net "write_enable", 0 0, v00000000063444e0_0;  alias, 1 drivers
v00000000063453e0_0 .net "write_value", 31 0, L_00000000063a36b0;  alias, 1 drivers
S_000000000628fd40 .scope module, "Rom" "rom" 3 272, 11 1 0, S_00000000062396c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "data";
L_000000000634a2a8 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v0000000006344120_0 .net/2u *"_ivl_0", 31 0, L_000000000634a2a8;  1 drivers
v00000000063441c0_0 .net *"_ivl_2", 0 0, L_00000000063a3930;  1 drivers
v00000000063446c0_0 .net *"_ivl_4", 31 0, L_00000000063a23f0;  1 drivers
L_000000000634a2f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000006345e80_0 .net/2u *"_ivl_6", 31 0, L_000000000634a2f0;  1 drivers
v00000000063458e0_0 .net "address", 31 0, L_00000000062d9010;  alias, 1 drivers
v0000000006344080_0 .net "data", 31 0, L_00000000063a3430;  alias, 1 drivers
v0000000006344300 .array "memory", 0 255, 31 0;
L_00000000063a3930 .cmp/ge 32, L_000000000634a2a8, L_00000000062d9010;
L_00000000063a23f0 .array/port v0000000006344300, L_00000000062d9010;
L_00000000063a3430 .functor MUXZ 32, L_000000000634a2f0, L_00000000063a23f0, L_00000000063a3930, C4<>;
S_000000000623dde0 .scope module, "Writeback" "writeback" 3 242, 12 4 0, S_00000000062396c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "mem_done";
    .port_info 3 /INPUT 32 "data_mem";
    .port_info 4 /INPUT 32 "result_alu";
    .port_info 5 /INPUT 1 "MemToReg";
    .port_info 6 /INPUT 1 "in_RegWrite";
    .port_info 7 /INPUT 5 "in_RegDest";
    .port_info 8 /INPUT 1 "in_PCSrc";
    .port_info 9 /OUTPUT 32 "data_wb";
    .port_info 10 /OUTPUT 1 "out_RegWrite";
    .port_info 11 /OUTPUT 5 "out_RegDest";
    .port_info 12 /OUTPUT 1 "out_PCSrc";
v0000000006345660_0 .net "MemToReg", 0 0, v0000000006343e70_0;  alias, 1 drivers
v00000000063449e0_0 .var "_MemToReg", 0 0;
v0000000006344940_0 .var "_PCSrc", 0 0;
v0000000006344260_0 .var "_RegDest", 4 0;
v0000000006344620_0 .var "_RegWrite", 0 0;
v0000000006344440_0 .var "_mem_done", 0 0;
v0000000006344a80_0 .var "_result_alu", 31 0;
v0000000006344e40_0 .net "clk", 0 0, L_00000000062d9400;  alias, 1 drivers
v0000000006345840_0 .net "data_mem", 31 0, L_00000000062d8e50;  alias, 1 drivers
v0000000006345980_0 .net "data_wb", 31 0, L_00000000063a36b0;  alias, 1 drivers
v0000000006344c60_0 .net "in_PCSrc", 0 0, v0000000006342390_0;  alias, 1 drivers
v0000000006344ee0_0 .net "in_RegDest", 4 0, v0000000006342c50_0;  alias, 1 drivers
v0000000006345200_0 .net "in_RegWrite", 0 0, v0000000006343bf0_0;  alias, 1 drivers
v0000000006344b20_0 .net "mem_done", 0 0, v00000000063424d0_0;  alias, 1 drivers
v0000000006344bc0_0 .var "out_PCSrc", 0 0;
v00000000063443a0_0 .var "out_RegDest", 4 0;
v00000000063444e0_0 .var "out_RegWrite", 0 0;
v0000000006344d00_0 .net "result_alu", 31 0, v0000000006342750_0;  alias, 1 drivers
v0000000006345ac0_0 .net "rst", 0 0, v00000000063499a0_0;  alias, 1 drivers
E_00000000062cd260 .event anyedge, v0000000006344260_0, v0000000006344940_0, v0000000006344620_0;
L_00000000063a36b0 .functor MUXZ 32, v0000000006344a80_0, L_00000000062d8e50, v00000000063449e0_0, C4<>;
    .scope S_000000000628fa20;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000006342cf0_0, 0, 32;
T_0.0 ; Top of for-loop 
    %load/vec4 v0000000006342cf0_0;
    %cmpi/s 255, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000000006342cf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000006342110, 0, 4;
T_0.2 ; for-loop step statement
    %load/vec4 v0000000006342cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000006342cf0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ; for-loop exit label
    %end;
    .thread T_0;
    .scope S_000000000628fa20;
T_1 ;
    %wait E_00000000062cd920;
    %load/vec4 v0000000006342ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000000006342070_0;
    %ix/getv 3, v00000000063436f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000006342110, 0, 4;
T_1.0 ;
    %ix/getv 4, v00000000063436f0_0;
    %load/vec4a v0000000006342110, 4;
    %assign/vec4 v0000000006343830_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000628fbb0;
T_2 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000063430b0_0, 0, 32;
T_2.0 ; Top of for-loop 
    %load/vec4 v00000000063430b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000063430b0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000006343470, 0, 4;
T_2.2 ; for-loop step statement
    %load/vec4 v00000000063430b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000063430b0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ; for-loop exit label
    %end;
    .thread T_2;
    .scope S_000000000628fbb0;
T_3 ;
    %wait E_00000000062cd920;
    %load/vec4 v0000000006345f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000000006343a10_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v00000000063453e0_0;
    %load/vec4 v0000000006343a10_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000006343470, 0, 4;
T_3.2 ;
T_3.0 ;
    %load/vec4 v0000000006343150_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.4, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.5, 8;
T_3.4 ; End of true expr.
    %load/vec4 v0000000006343150_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v0000000006343470, 4;
    %jmp/0 T_3.5, 8;
 ; End of false expr.
    %blend;
T_3.5;
    %assign/vec4 v00000000063421b0_0, 0;
    %load/vec4 v00000000063433d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.6, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.7, 8;
T_3.6 ; End of true expr.
    %load/vec4 v00000000063433d0_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v0000000006343470, 4;
    %jmp/0 T_3.7, 8;
 ; End of false expr.
    %blend;
T_3.7;
    %assign/vec4 v0000000006343970_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000006269630;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000063407e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000006340880_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0000000006269630;
T_5 ;
    %wait E_00000000062ca6e0;
    %load/vec4 v0000000006341140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000006340880_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000006340e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000000006340560_0;
    %store/vec4 v0000000006340880_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v00000000063407e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000006340880_0, 0, 32;
T_5.3 ;
T_5.1 ;
    %load/vec4 v0000000006340880_0;
    %store/vec4 v00000000063407e0_0, 0, 32;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000006232370;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000062d2b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000062d22c0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0000000006232370;
T_7 ;
    %wait E_00000000062ca6e0;
    %load/vec4 v00000000062d2e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000062d31c0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000000062d3580_0;
    %assign/vec4 v00000000062d31c0_0, 0;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000062d22c0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000006232370;
T_8 ;
    %wait E_00000000062cafe0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000062d3f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000062d3300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000062d2540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000062d3800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000062d3c60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000062d2a40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000062d36c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000062d3620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000062d3760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000062d33a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000062d2b80_0, 0;
    %load/vec4 v00000000062d2d60_0;
    %subi 1, 0, 32;
    %assign/vec4 v00000000062d3d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000062d22c0_0, 0;
    %load/vec4 v00000000062d2680_0;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000062d3c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000062d3760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000062d3800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000062d2540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000062d3300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000062d3620_0, 0;
    %vpi_call 4 316 "$display", "INSTRU\303\207\303\203O INV\303\201LIDA! INSTRU\303\207\303\203O INV\303\201LIDA!" {0 0 0};
    %jmp T_8.11;
T_8.0 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000000062d2a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000062d3c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000062d3760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000062d3800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000062d2540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000062d3300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000062d3620_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000062d36c0_0, 0;
    %load/vec4 v00000000062d31c0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %assign/vec4 v00000000062d3f80_0, 0;
    %jmp T_8.11;
T_8.1 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v00000000062d2a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000062d3c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000062d3760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000062d3800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000062d2540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000062d3300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000062d3620_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000062d36c0_0, 0;
    %load/vec4 v00000000062d31c0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %assign/vec4 v00000000062d3f80_0, 0;
    %jmp T_8.11;
T_8.2 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000000062d2a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000062d3c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000062d3760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000062d3800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000062d2540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000062d3300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000062d3620_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000000062d36c0_0, 0;
    %load/vec4 v00000000062d31c0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %assign/vec4 v00000000062d3f80_0, 0;
    %jmp T_8.11;
T_8.3 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v00000000062d2a40_0, 0;
    %load/vec4 v00000000062d2c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v00000000062d31c0_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %assign/vec4 v00000000062d3f80_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
    %jmp T_8.11;
T_8.4 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000062d2a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000062d3c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000062d3800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000062d2540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000062d3300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000062d3620_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000000062d36c0_0, 0;
    %load/vec4 v00000000062d31c0_0;
    %parti/s 4, 8, 5;
    %load/vec4 v00000000062d31c0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000062d31c0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000062d31c0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %pad/u 32;
    %assign/vec4 v00000000062d3f80_0, 0;
    %jmp T_8.11;
T_8.5 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000062d2a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000062d3c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000062d3760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000062d3800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000062d2540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000062d3300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000062d3620_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000062d36c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v00000000062d31c0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000062d3f80_0, 0;
    %jmp T_8.11;
T_8.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000062d2a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000062d3c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000062d3800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000062d2540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000062d3300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000062d3620_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000062d36c0_0, 0;
    %load/vec4 v00000000062d31c0_0;
    %parti/s 7, 25, 6;
    %load/vec4 v00000000062d31c0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000000062d3f80_0, 0;
    %jmp T_8.11;
T_8.7 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000000062d2a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000062d3c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000062d3760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000062d3800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000062d2540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000062d3300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000062d3620_0, 0;
    %load/vec4 v00000000062d31c0_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %assign/vec4 v00000000062d3f80_0, 0;
    %load/vec4 v00000000062d2c20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000062d36c0_0, 0;
    %jmp T_8.15;
T_8.14 ;
    %load/vec4 v00000000062d2c20_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_8.16, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000062d36c0_0, 0;
    %jmp T_8.17;
T_8.16 ;
    %load/vec4 v00000000062d2c20_0;
    %cmpi/e 1, 0, 3;
    %jmp/1 T_8.20, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000000062d2c20_0;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 8;
T_8.20;
    %jmp/0xz  T_8.18, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000062d36c0_0, 0;
T_8.18 ;
T_8.17 ;
T_8.15 ;
    %jmp T_8.11;
T_8.8 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000000062d2a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000062d3c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000062d3760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000062d3800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000062d2540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000062d3300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000062d3620_0, 0;
    %load/vec4 v00000000062d2c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.22, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.24, 6;
    %jmp T_8.25;
T_8.21 ;
    %load/vec4 v00000000062d2f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_8.26, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_8.27, 6;
    %jmp T_8.28;
T_8.26 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000062d36c0_0, 0;
    %jmp T_8.28;
T_8.27 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000000062d36c0_0, 0;
    %jmp T_8.28;
T_8.28 ;
    %pop/vec4 1;
    %jmp T_8.25;
T_8.22 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000062d36c0_0, 0;
    %jmp T_8.25;
T_8.23 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000000062d36c0_0, 0;
    %jmp T_8.25;
T_8.24 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000000062d36c0_0, 0;
    %jmp T_8.25;
T_8.25 ;
    %pop/vec4 1;
    %jmp T_8.11;
T_8.9 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000062d2a40_0, 0;
    %load/vec4 v00000000062d31c0_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %assign/vec4 v00000000062d3f80_0, 0;
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000006246eb0;
T_9 ;
    %wait E_00000000062ca8a0;
    %load/vec4 v00000000062d3a80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000062d3440_0, 0, 32;
    %jmp T_9.10;
T_9.0 ;
    %load/vec4 v00000000062d3e40_0;
    %load/vec4 v00000000062d2cc0_0;
    %and;
    %store/vec4 v00000000062d3440_0, 0, 32;
    %jmp T_9.10;
T_9.1 ;
    %load/vec4 v00000000062d3e40_0;
    %load/vec4 v00000000062d2cc0_0;
    %or;
    %store/vec4 v00000000062d3440_0, 0, 32;
    %jmp T_9.10;
T_9.2 ;
    %load/vec4 v00000000062d3e40_0;
    %load/vec4 v00000000062d2cc0_0;
    %add;
    %store/vec4 v00000000062d3440_0, 0, 32;
    %jmp T_9.10;
T_9.3 ;
    %load/vec4 v00000000062d3e40_0;
    %load/vec4 v00000000062d2cc0_0;
    %xor;
    %store/vec4 v00000000062d3440_0, 0, 32;
    %jmp T_9.10;
T_9.4 ;
    %load/vec4 v00000000062d3e40_0;
    %load/vec4 v00000000062d2cc0_0;
    %sub;
    %store/vec4 v00000000062d3440_0, 0, 32;
    %jmp T_9.10;
T_9.5 ;
    %load/vec4 v00000000062d3e40_0;
    %inv;
    %store/vec4 v00000000062d3440_0, 0, 32;
    %jmp T_9.10;
T_9.6 ;
    %load/vec4 v00000000062d3e40_0;
    %ix/getv 4, v00000000062d2cc0_0;
    %shiftl 4;
    %store/vec4 v00000000062d3440_0, 0, 32;
    %jmp T_9.10;
T_9.7 ;
    %load/vec4 v00000000062d3e40_0;
    %ix/getv 4, v00000000062d2cc0_0;
    %shiftr 4;
    %store/vec4 v00000000062d3440_0, 0, 32;
    %jmp T_9.10;
T_9.8 ;
    %load/vec4 v00000000062d3e40_0;
    %ix/getv 4, v00000000062d2cc0_0;
    %shiftr 4;
    %store/vec4 v00000000062d3440_0, 0, 32;
    %jmp T_9.10;
T_9.10 ;
    %pop/vec4 1;
    %load/vec4 v00000000062d3440_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v00000000062d25e0_0, 0, 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000000000627e200;
T_10 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000622cd50_0, 0, 3;
    %end;
    .thread T_10;
    .scope S_000000000627e200;
T_11 ;
    %wait E_00000000062ca6e0;
    %load/vec4 v00000000063404c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000006341a00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000063406a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000006341f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000622bc70_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000622b810_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000622aff0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000000006340240_0;
    %assign/vec4 v0000000006341a00_0, 0;
    %load/vec4 v0000000006341780_0;
    %assign/vec4 v00000000063406a0_0, 0;
    %load/vec4 v000000000622c5d0_0;
    %assign/vec4 v0000000006341f00_0, 0;
    %load/vec4 v00000000062d27c0_0;
    %assign/vec4 v000000000622bc70_0, 0;
    %load/vec4 v00000000062d3260_0;
    %assign/vec4 v000000000622b810_0, 0;
    %load/vec4 v00000000062d2ea0_0;
    %assign/vec4 v000000000622aff0_0, 0;
    %load/vec4 v00000000063418c0_0;
    %assign/vec4 v0000000006340380_0, 0;
    %load/vec4 v0000000006341be0_0;
    %assign/vec4 v00000000063401a0_0, 0;
    %load/vec4 v0000000006341320_0;
    %assign/vec4 v0000000006341dc0_0, 0;
    %load/vec4 v00000000063402e0_0;
    %assign/vec4 v0000000006340420_0, 0;
    %load/vec4 v0000000006341820_0;
    %assign/vec4 v0000000006341c80_0, 0;
    %load/vec4 v0000000006340100_0;
    %assign/vec4 v0000000006341d20_0, 0;
    %load/vec4 v0000000006340f60_0;
    %assign/vec4 v0000000006341960_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000000000627e200;
T_12 ;
    %wait E_00000000062ca220;
    %load/vec4 v000000000622b810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000006340ec0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000622cd50_0, 0;
    %jmp T_12.8;
T_12.0 ;
    %load/vec4 v0000000006340240_0;
    %assign/vec4 v0000000006340ec0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000622cd50_0, 0;
    %jmp T_12.8;
T_12.1 ;
    %load/vec4 v0000000006340240_0;
    %assign/vec4 v0000000006340ec0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000000000622cd50_0, 0;
    %jmp T_12.8;
T_12.2 ;
    %load/vec4 v0000000006340240_0;
    %assign/vec4 v0000000006340ec0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000000000622cd50_0, 0;
    %jmp T_12.8;
T_12.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000006340ec0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000622cd50_0, 0;
    %jmp T_12.8;
T_12.4 ;
    %load/vec4 v000000000622c5d0_0;
    %assign/vec4 v0000000006340ec0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000622cd50_0, 0;
    %jmp T_12.8;
T_12.5 ;
    %load/vec4 v000000000622c5d0_0;
    %assign/vec4 v0000000006340ec0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000622cd50_0, 0;
    %jmp T_12.8;
T_12.6 ;
    %load/vec4 v000000000622c5d0_0;
    %assign/vec4 v0000000006340ec0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000622cd50_0, 0;
    %jmp T_12.8;
T_12.8 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000000006247860;
T_13 ;
    %wait E_00000000062ca6e0;
    %load/vec4 v0000000006343510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000006343ab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000063438d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000006342250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000063427f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000006343d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000006343010_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000006342890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000006342d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000006343b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000063424d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000006342610_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000000063422f0_0;
    %assign/vec4 v0000000006343ab0_0, 0;
    %load/vec4 v00000000063426b0_0;
    %assign/vec4 v00000000063438d0_0, 0;
    %load/vec4 v0000000006342570_0;
    %assign/vec4 v0000000006342250_0, 0;
    %load/vec4 v0000000006342930_0;
    %assign/vec4 v00000000063427f0_0, 0;
    %load/vec4 v00000000063429d0_0;
    %assign/vec4 v0000000006343d30_0, 0;
    %load/vec4 v0000000006343330_0;
    %assign/vec4 v0000000006343010_0, 0;
    %load/vec4 v0000000006342e30_0;
    %assign/vec4 v0000000006342890_0, 0;
    %load/vec4 v0000000006343f10_0;
    %assign/vec4 v0000000006342d90_0, 0;
    %load/vec4 v0000000006342b10_0;
    %assign/vec4 v0000000006343b50_0, 0;
    %load/vec4 v0000000006342250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000006342610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000063424d0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0000000006342930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000006342610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000063424d0_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000006342610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000063424d0_0, 0;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000000006247860;
T_14 ;
    %wait E_00000000062cc3a0;
    %load/vec4 v0000000006343d30_0;
    %assign/vec4 v0000000006343e70_0, 0;
    %load/vec4 v0000000006343010_0;
    %assign/vec4 v0000000006343bf0_0, 0;
    %load/vec4 v0000000006342890_0;
    %assign/vec4 v0000000006342c50_0, 0;
    %load/vec4 v0000000006342d90_0;
    %assign/vec4 v00000000063431f0_0, 0;
    %load/vec4 v0000000006343b50_0;
    %assign/vec4 v0000000006342390_0, 0;
    %load/vec4 v0000000006343ab0_0;
    %assign/vec4 v0000000006342750_0, 0;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000000000623dde0;
T_15 ;
    %wait E_00000000062ca6e0;
    %load/vec4 v0000000006345ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000006344440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000063449e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000006344a80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000006344260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000006344940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000006344620_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000000006344b20_0;
    %assign/vec4 v0000000006344440_0, 0;
    %load/vec4 v0000000006345660_0;
    %assign/vec4 v00000000063449e0_0, 0;
    %load/vec4 v0000000006344d00_0;
    %assign/vec4 v0000000006344a80_0, 0;
    %load/vec4 v0000000006344ee0_0;
    %assign/vec4 v0000000006344260_0, 0;
    %load/vec4 v0000000006344c60_0;
    %assign/vec4 v0000000006344940_0, 0;
    %load/vec4 v0000000006345200_0;
    %assign/vec4 v0000000006344620_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000000000623dde0;
T_16 ;
    %wait E_00000000062cd260;
    %load/vec4 v0000000006344260_0;
    %assign/vec4 v00000000063443a0_0, 0;
    %load/vec4 v0000000006344940_0;
    %assign/vec4 v0000000006344bc0_0, 0;
    %load/vec4 v0000000006344620_0;
    %assign/vec4 v00000000063444e0_0, 0;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000000000628fd40;
T_17 ;
    %vpi_call 11 10 "$display", "../testbenches/instruction_tb_rom.txt" {0 0 0};
    %vpi_call 11 11 "$readmemh", "../testbenches/instruction_tb_rom.txt", v0000000006344300, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_17;
    .scope S_0000000006288110;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000006348280_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000006348280_0, 0, 1;
    %delay 10, 0;
    %fork t_1, S_00000000062882a0;
    %jmp t_0;
    .scope S_00000000062882a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000062d34e0_0, 0, 32;
T_18.0 ; Top of for-loop 
    %load/vec4 v00000000062d34e0_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_18.1, 5;
    %vpi_call 2 32 "$display", "#STEP_START" {0 0 0};
    %vpi_call 2 33 "$display", "Step %0d", v00000000062d34e0_0 {0 0 0};
    %vpi_call 2 34 "$display", "\000" {0 0 0};
    %vpi_call 2 41 "$display", "IF %0d", v00000000062d34e0_0 {0 0 0};
    %vpi_call 2 42 "$display", "instr: %h", v0000000006340740_0 {0 0 0};
    %vpi_call 2 43 "$display", "pc: %0d", v00000000063407e0_0 {0 0 0};
    %vpi_call 2 45 "$display", "\000" {0 0 0};
    %load/vec4 v00000000062d34e0_0;
    %subi 1, 0, 32;
    %vpi_call 2 47 "$display", "Decode %0d", S<0,vec4,s32> {1 0 0};
    %vpi_call 2 48 "$display", "IN" {0 0 0};
    %vpi_call 2 49 "$display", "_instruction: %h", v00000000062d31c0_0 {0 0 0};
    %vpi_call 2 51 "$display", "OUT" {0 0 0};
    %vpi_call 2 52 "$display", "RegWrite: %b", v00000000062d3800_0 {0 0 0};
    %vpi_call 2 53 "$display", "RegDest: %0d", v00000000062d2720_0 {0 0 0};
    %vpi_call 2 54 "$display", "imm: %0d", v00000000062d3f80_0 {0 0 0};
    %vpi_call 2 55 "$display", "PC_out: %0d", v00000000062d3d00_0 {0 0 0};
    %vpi_call 2 62 "$display", "\000" {0 0 0};
    %load/vec4 v00000000062d34e0_0;
    %subi 2, 0, 32;
    %vpi_call 2 64 "$display", "Execute %0d", S<0,vec4,s32> {1 0 0};
    %vpi_call 2 65 "$display", "in_RegWrite %b", v0000000006341320_0 {0 0 0};
    %vpi_call 2 66 "$display", "in_RegDest %0d", v00000000063402e0_0 {0 0 0};
    %vpi_call 2 67 "$display", "_imm %0d", v00000000063406a0_0 {0 0 0};
    %vpi_call 2 68 "$display", "out_RegWrite %b", v0000000006341dc0_0 {0 0 0};
    %vpi_call 2 69 "$display", "out_RegDest %0d", v0000000006340420_0 {0 0 0};
    %vpi_call 2 70 "$display", "alu.AluControl %b", v00000000062d3a80_0 {0 0 0};
    %vpi_call 2 71 "$display", "alu.a %0d", v00000000062d3e40_0 {0 0 0};
    %vpi_call 2 72 "$display", "alu.b %0d", v00000000062d2cc0_0 {0 0 0};
    %vpi_call 2 73 "$display", "alu.result %0d", v00000000062d3440_0 {0 0 0};
    %vpi_call 2 75 "$display", "\000" {0 0 0};
    %load/vec4 v00000000062d34e0_0;
    %subi 3, 0, 32;
    %vpi_call 2 77 "$display", "Memory %0d", S<0,vec4,s32> {1 0 0};
    %vpi_call 2 78 "$display", "in_RegWrite %b", v0000000006343330_0 {0 0 0};
    %vpi_call 2 79 "$display", "in_RegDest %0d", v0000000006342e30_0 {0 0 0};
    %vpi_call 2 80 "$display", "out_RegWrite %b", v0000000006343bf0_0 {0 0 0};
    %vpi_call 2 81 "$display", "out_RegDest %0d", v0000000006342c50_0 {0 0 0};
    %vpi_call 2 83 "$display", "\000" {0 0 0};
    %load/vec4 v00000000062d34e0_0;
    %subi 4, 0, 32;
    %vpi_call 2 85 "$display", "WB %0d", S<0,vec4,s32> {1 0 0};
    %vpi_call 2 86 "$display", "in_RegWrite %b", v0000000006345200_0 {0 0 0};
    %vpi_call 2 87 "$display", "in_RegDest %0d", v0000000006344ee0_0 {0 0 0};
    %vpi_call 2 88 "$display", "out_RegWrite %b", v00000000063444e0_0 {0 0 0};
    %vpi_call 2 89 "$display", "out_RegDest %0d", v00000000063443a0_0 {0 0 0};
    %vpi_call 2 91 "$display", "\000" {0 0 0};
    %vpi_call 2 93 "$display", "Register bank" {0 0 0};
    %vpi_call 2 94 "$display", "Write enable %0d", v0000000006345f20_0 {0 0 0};
    %vpi_call 2 95 "$display", "Write address %0d", v0000000006343a10_0 {0 0 0};
    %vpi_call 2 96 "$display", "Write value %0d", v00000000063453e0_0 {0 0 0};
    %fork t_3, S_0000000006288430;
    %jmp t_2;
    .scope S_0000000006288430;
t_3 ;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v00000000062d3bc0_0, 0, 32;
T_18.3 ; Top of for-loop 
    %load/vec4 v00000000062d3bc0_0;
    %cmpi/s 18, 0, 32;
    %jmp/0xz T_18.4, 5;
    %load/vec4 v00000000062d3bc0_0;
    %subi 10, 0, 32;
    %load/vec4 v00000000062d3bc0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000000006343470, 4;
    %vpi_call 2 100 "$display", "a%0d=x%0d %0d", S<1,vec4,s32>, v00000000062d3bc0_0, S<0,vec4,u32> {2 0 0};
T_18.5 ; for-loop step statement
    %load/vec4 v00000000062d3bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000062d3bc0_0, 0, 32;
    %jmp T_18.3;
T_18.4 ; for-loop exit label
    %end;
    .scope S_00000000062882a0;
t_2 %join;
    %fork t_5, S_00000000062393a0;
    %jmp t_4;
    .scope S_00000000062393a0;
t_5 ;
    %pushi/vec4 18, 0, 32;
    %store/vec4 v00000000062d3080_0, 0, 32;
T_18.6 ; Top of for-loop 
    %load/vec4 v00000000062d3080_0;
    %cmpi/s 28, 0, 32;
    %jmp/0xz T_18.7, 5;
    %load/vec4 v00000000062d3080_0;
    %subi 16, 0, 32;
    %load/vec4 v00000000062d3080_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000000006343470, 4;
    %vpi_call 2 105 "$display", "s%0d=x%0d %0d", S<1,vec4,s32>, v00000000062d3080_0, S<0,vec4,u32> {2 0 0};
T_18.8 ; for-loop step statement
    %load/vec4 v00000000062d3080_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000062d3080_0, 0, 32;
    %jmp T_18.6;
T_18.7 ; for-loop exit label
    %end;
    .scope S_00000000062882a0;
t_4 %join;
    %vpi_call 2 113 "$display", "\000" {0 0 0};
    %vpi_call 2 114 "$display", "#STEP_END" {0 0 0};
    %vpi_call 2 115 "$display", "\012\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000006348280_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000006348280_0, 0, 1;
    %delay 10, 0;
T_18.2 ; for-loop step statement
    %load/vec4 v00000000062d34e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000062d34e0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ; for-loop exit label
    %end;
    .scope S_0000000006288110;
t_0 %join;
    %vpi_call 2 123 "$display", "#RESULT" {0 0 0};
    %fork t_7, S_0000000006239530;
    %jmp t_6;
    .scope S_0000000006239530;
t_7 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000062d40c0_0, 0, 32;
T_18.9 ; Top of for-loop 
    %load/vec4 v00000000062d40c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_18.10, 5;
    %load/vec4 v00000000062d40c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000000006343470, 4;
    %vpi_call 2 126 "$display", "%0d %0d", v00000000062d40c0_0, S<0,vec4,u32> {1 0 0};
T_18.11 ; for-loop step statement
    %load/vec4 v00000000062d40c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000062d40c0_0, 0, 32;
    %jmp T_18.9;
T_18.10 ; for-loop exit label
    %end;
    .scope S_0000000006288110;
t_6 %join;
    %vpi_call 2 129 "$finish" {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../testbenches/instruction_tb.v";
    "cpu.v";
    "./cpu/decode.v";
    "./cpu/execute.v";
    "./cpu/alu.v";
    "./cpu/fetch.v";
    "./cpu/memory.v";
    "./ram.v";
    "./cpu/register_bank.v";
    "./rom.v";
    "./cpu/writeback.v";
