Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Nov 30 23:12:20 2025
| Host         : BZA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SCPU_TOP_timing_summary_routed.rpt -pb SCPU_TOP_timing_summary_routed.pb -rpx SCPU_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : SCPU_TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-18  Warning           Missing input or output delay   25          
TIMING-20  Warning           Non-clocked latch               32          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4010)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4117)
5. checking no_input_delay (7)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4010)
---------------------------
 There are 1295 register/latch pins with no clock driven by root clock pin: sw_i[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw_i[1] (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: Clk_5_reg/Q (HIGH)

 There are 1295 register/latch pins with no clock driven by root clock pin: clkdiv_reg[25]/Q (HIGH)

 There are 1295 register/latch pins with no clock driven by root clock pin: clkdiv_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_seg7x16/cnt_reg[14]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4117)
---------------------------------------------------
 There are 4117 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     93.874        0.000                      0                   77        0.252        0.000                      0                   77       49.500        0.000                       0                   142  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        93.874        0.000                      0                   77        0.252        0.000                      0                   77       49.500        0.000                       0                   142  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       93.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.874ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[59]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 1.825ns (31.621%)  route 3.947ns (68.379%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.612     5.214    u_seg7x16/clk_IBUF_BUFG
    SLICE_X62Y112        FDCE                                         r  u_seg7x16/i_data_store_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y112        FDCE (Prop_fdce_C_Q)         0.478     5.692 f  u_seg7x16/i_data_store_reg[59]/Q
                         net (fo=1, routed)           0.963     6.656    u_seg7x16/data7[3]
    SLICE_X64Y113        LUT6 (Prop_lut6_I0_O)        0.298     6.954 f  u_seg7x16/o_seg_r[3]_i_5/O
                         net (fo=1, routed)           0.000     6.954    u_seg7x16/o_seg_r[3]_i_5_n_0
    SLICE_X64Y113        MUXF7 (Prop_muxf7_I1_O)      0.245     7.199 f  u_seg7x16/o_seg_r_reg[3]_i_2/O
                         net (fo=2, routed)           0.652     7.851    u_seg7x16/seg_data_r[3]
    SLICE_X65Y114        LUT5 (Prop_lut5_I0_O)        0.298     8.149 f  u_seg7x16/o_seg_r[6]_i_11/O
                         net (fo=8, routed)           1.203     9.351    u_seg7x16/sel0[3]
    SLICE_X59Y113        LUT4 (Prop_lut4_I3_O)        0.152     9.503 r  u_seg7x16/o_seg_r[4]_i_4/O
                         net (fo=1, routed)           0.652    10.155    u_seg7x16/o_seg_r[4]_i_4_n_0
    SLICE_X59Y113        LUT4 (Prop_lut4_I2_O)        0.354    10.509 r  u_seg7x16/o_seg_r[4]_i_1/O
                         net (fo=1, routed)           0.477    10.986    u_seg7x16/o_seg_r[4]_i_1_n_0
    SLICE_X59Y112        FDPE                                         r  u_seg7x16/o_seg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.489   104.911    u_seg7x16/clk_IBUF_BUFG
    SLICE_X59Y112        FDPE                                         r  u_seg7x16/o_seg_r_reg[4]/C
                         clock pessimism              0.259   105.170    
                         clock uncertainty           -0.035   105.135    
    SLICE_X59Y112        FDPE (Setup_fdpe_C_D)       -0.275   104.860    u_seg7x16/o_seg_r_reg[4]
  -------------------------------------------------------------------
                         required time                        104.860    
                         arrival time                         -10.986    
  -------------------------------------------------------------------
                         slack                                 93.874    

Slack (MET) :             94.671ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[59]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.326ns  (logic 1.819ns (34.152%)  route 3.507ns (65.848%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.612     5.214    u_seg7x16/clk_IBUF_BUFG
    SLICE_X62Y112        FDCE                                         r  u_seg7x16/i_data_store_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y112        FDCE (Prop_fdce_C_Q)         0.478     5.692 r  u_seg7x16/i_data_store_reg[59]/Q
                         net (fo=1, routed)           0.963     6.656    u_seg7x16/data7[3]
    SLICE_X64Y113        LUT6 (Prop_lut6_I0_O)        0.298     6.954 r  u_seg7x16/o_seg_r[3]_i_5/O
                         net (fo=1, routed)           0.000     6.954    u_seg7x16/o_seg_r[3]_i_5_n_0
    SLICE_X64Y113        MUXF7 (Prop_muxf7_I1_O)      0.245     7.199 r  u_seg7x16/o_seg_r_reg[3]_i_2/O
                         net (fo=2, routed)           0.652     7.851    u_seg7x16/seg_data_r[3]
    SLICE_X65Y114        LUT5 (Prop_lut5_I0_O)        0.298     8.149 r  u_seg7x16/o_seg_r[6]_i_11/O
                         net (fo=8, routed)           1.224     9.373    u_seg7x16/sel0[3]
    SLICE_X60Y112        LUT4 (Prop_lut4_I1_O)        0.152     9.525 f  u_seg7x16/o_seg_r[0]_i_3/O
                         net (fo=1, routed)           0.667    10.192    u_seg7x16/o_seg_r[0]_i_3_n_0
    SLICE_X60Y112        LUT4 (Prop_lut4_I1_O)        0.348    10.540 r  u_seg7x16/o_seg_r[0]_i_1/O
                         net (fo=1, routed)           0.000    10.540    u_seg7x16/o_seg_r[0]_i_1_n_0
    SLICE_X60Y112        FDPE                                         r  u_seg7x16/o_seg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.489   104.911    u_seg7x16/clk_IBUF_BUFG
    SLICE_X60Y112        FDPE                                         r  u_seg7x16/o_seg_r_reg[0]/C
                         clock pessimism              0.259   105.170    
                         clock uncertainty           -0.035   105.135    
    SLICE_X60Y112        FDPE (Setup_fdpe_C_D)        0.077   105.212    u_seg7x16/o_seg_r_reg[0]
  -------------------------------------------------------------------
                         required time                        105.212    
                         arrival time                         -10.540    
  -------------------------------------------------------------------
                         slack                                 94.671    

Slack (MET) :             94.929ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[59]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.019ns  (logic 1.567ns (31.219%)  route 3.452ns (68.781%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.612     5.214    u_seg7x16/clk_IBUF_BUFG
    SLICE_X62Y112        FDCE                                         r  u_seg7x16/i_data_store_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y112        FDCE (Prop_fdce_C_Q)         0.478     5.692 r  u_seg7x16/i_data_store_reg[59]/Q
                         net (fo=1, routed)           0.963     6.656    u_seg7x16/data7[3]
    SLICE_X64Y113        LUT6 (Prop_lut6_I0_O)        0.298     6.954 r  u_seg7x16/o_seg_r[3]_i_5/O
                         net (fo=1, routed)           0.000     6.954    u_seg7x16/o_seg_r[3]_i_5_n_0
    SLICE_X64Y113        MUXF7 (Prop_muxf7_I1_O)      0.245     7.199 r  u_seg7x16/o_seg_r_reg[3]_i_2/O
                         net (fo=2, routed)           0.652     7.851    u_seg7x16/seg_data_r[3]
    SLICE_X65Y114        LUT5 (Prop_lut5_I0_O)        0.298     8.149 r  u_seg7x16/o_seg_r[6]_i_11/O
                         net (fo=8, routed)           1.203     9.351    u_seg7x16/sel0[3]
    SLICE_X59Y113        LUT4 (Prop_lut4_I3_O)        0.124     9.475 r  u_seg7x16/o_seg_r[3]_i_3/O
                         net (fo=1, routed)           0.634    10.110    u_seg7x16/o_seg_r[3]_i_3_n_0
    SLICE_X59Y114        LUT4 (Prop_lut4_I2_O)        0.124    10.234 r  u_seg7x16/o_seg_r[3]_i_1/O
                         net (fo=1, routed)           0.000    10.234    u_seg7x16/o_seg_r[3]_i_1_n_0
    SLICE_X59Y114        FDPE                                         r  u_seg7x16/o_seg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.488   104.910    u_seg7x16/clk_IBUF_BUFG
    SLICE_X59Y114        FDPE                                         r  u_seg7x16/o_seg_r_reg[3]/C
                         clock pessimism              0.259   105.169    
                         clock uncertainty           -0.035   105.134    
    SLICE_X59Y114        FDPE (Setup_fdpe_C_D)        0.029   105.163    u_seg7x16/o_seg_r_reg[3]
  -------------------------------------------------------------------
                         required time                        105.163    
                         arrival time                         -10.234    
  -------------------------------------------------------------------
                         slack                                 94.929    

Slack (MET) :             95.013ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[59]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.938ns  (logic 1.797ns (36.389%)  route 3.141ns (63.611%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.612     5.214    u_seg7x16/clk_IBUF_BUFG
    SLICE_X62Y112        FDCE                                         r  u_seg7x16/i_data_store_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y112        FDCE (Prop_fdce_C_Q)         0.478     5.692 r  u_seg7x16/i_data_store_reg[59]/Q
                         net (fo=1, routed)           0.963     6.656    u_seg7x16/data7[3]
    SLICE_X64Y113        LUT6 (Prop_lut6_I0_O)        0.298     6.954 r  u_seg7x16/o_seg_r[3]_i_5/O
                         net (fo=1, routed)           0.000     6.954    u_seg7x16/o_seg_r[3]_i_5_n_0
    SLICE_X64Y113        MUXF7 (Prop_muxf7_I1_O)      0.245     7.199 r  u_seg7x16/o_seg_r_reg[3]_i_2/O
                         net (fo=2, routed)           0.652     7.851    u_seg7x16/seg_data_r[3]
    SLICE_X65Y114        LUT5 (Prop_lut5_I0_O)        0.298     8.149 r  u_seg7x16/o_seg_r[6]_i_11/O
                         net (fo=8, routed)           1.371     9.520    u_seg7x16/sel0[3]
    SLICE_X59Y112        LUT4 (Prop_lut4_I2_O)        0.152     9.672 r  u_seg7x16/o_seg_r[5]_i_3/O
                         net (fo=1, routed)           0.154     9.827    u_seg7x16/o_seg_r[5]_i_3_n_0
    SLICE_X59Y112        LUT4 (Prop_lut4_I2_O)        0.326    10.153 r  u_seg7x16/o_seg_r[5]_i_1/O
                         net (fo=1, routed)           0.000    10.153    u_seg7x16/o_seg_r[5]_i_1_n_0
    SLICE_X59Y112        FDPE                                         r  u_seg7x16/o_seg_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.489   104.911    u_seg7x16/clk_IBUF_BUFG
    SLICE_X59Y112        FDPE                                         r  u_seg7x16/o_seg_r_reg[5]/C
                         clock pessimism              0.259   105.170    
                         clock uncertainty           -0.035   105.135    
    SLICE_X59Y112        FDPE (Setup_fdpe_C_D)        0.031   105.166    u_seg7x16/o_seg_r_reg[5]
  -------------------------------------------------------------------
                         required time                        105.166    
                         arrival time                         -10.153    
  -------------------------------------------------------------------
                         slack                                 95.013    

Slack (MET) :             95.151ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[59]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.848ns  (logic 1.567ns (32.321%)  route 3.281ns (67.679%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.612     5.214    u_seg7x16/clk_IBUF_BUFG
    SLICE_X62Y112        FDCE                                         r  u_seg7x16/i_data_store_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y112        FDCE (Prop_fdce_C_Q)         0.478     5.692 r  u_seg7x16/i_data_store_reg[59]/Q
                         net (fo=1, routed)           0.963     6.656    u_seg7x16/data7[3]
    SLICE_X64Y113        LUT6 (Prop_lut6_I0_O)        0.298     6.954 r  u_seg7x16/o_seg_r[3]_i_5/O
                         net (fo=1, routed)           0.000     6.954    u_seg7x16/o_seg_r[3]_i_5_n_0
    SLICE_X64Y113        MUXF7 (Prop_muxf7_I1_O)      0.245     7.199 r  u_seg7x16/o_seg_r_reg[3]_i_2/O
                         net (fo=2, routed)           0.652     7.851    u_seg7x16/seg_data_r[3]
    SLICE_X65Y114        LUT5 (Prop_lut5_I0_O)        0.298     8.149 r  u_seg7x16/o_seg_r[6]_i_11/O
                         net (fo=8, routed)           1.371     9.520    u_seg7x16/sel0[3]
    SLICE_X59Y112        LUT4 (Prop_lut4_I2_O)        0.124     9.644 r  u_seg7x16/o_seg_r[2]_i_3/O
                         net (fo=1, routed)           0.294     9.939    u_seg7x16/o_seg_r[2]_i_3_n_0
    SLICE_X60Y112        LUT4 (Prop_lut4_I2_O)        0.124    10.063 r  u_seg7x16/o_seg_r[2]_i_1/O
                         net (fo=1, routed)           0.000    10.063    u_seg7x16/o_seg_r[2]_i_1_n_0
    SLICE_X60Y112        FDPE                                         r  u_seg7x16/o_seg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.489   104.911    u_seg7x16/clk_IBUF_BUFG
    SLICE_X60Y112        FDPE                                         r  u_seg7x16/o_seg_r_reg[2]/C
                         clock pessimism              0.259   105.170    
                         clock uncertainty           -0.035   105.135    
    SLICE_X60Y112        FDPE (Setup_fdpe_C_D)        0.079   105.214    u_seg7x16/o_seg_r_reg[2]
  -------------------------------------------------------------------
                         required time                        105.214    
                         arrival time                         -10.063    
  -------------------------------------------------------------------
                         slack                                 95.151    

Slack (MET) :             95.367ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[59]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.585ns  (logic 1.567ns (34.177%)  route 3.018ns (65.823%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.612     5.214    u_seg7x16/clk_IBUF_BUFG
    SLICE_X62Y112        FDCE                                         r  u_seg7x16/i_data_store_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y112        FDCE (Prop_fdce_C_Q)         0.478     5.692 r  u_seg7x16/i_data_store_reg[59]/Q
                         net (fo=1, routed)           0.963     6.656    u_seg7x16/data7[3]
    SLICE_X64Y113        LUT6 (Prop_lut6_I0_O)        0.298     6.954 r  u_seg7x16/o_seg_r[3]_i_5/O
                         net (fo=1, routed)           0.000     6.954    u_seg7x16/o_seg_r[3]_i_5_n_0
    SLICE_X64Y113        MUXF7 (Prop_muxf7_I1_O)      0.245     7.199 r  u_seg7x16/o_seg_r_reg[3]_i_2/O
                         net (fo=2, routed)           0.652     7.851    u_seg7x16/seg_data_r[3]
    SLICE_X65Y114        LUT5 (Prop_lut5_I0_O)        0.298     8.149 r  u_seg7x16/o_seg_r[6]_i_11/O
                         net (fo=8, routed)           1.139     9.288    u_seg7x16/sel0[3]
    SLICE_X59Y112        LUT4 (Prop_lut4_I3_O)        0.124     9.412 r  u_seg7x16/o_seg_r[6]_i_4/O
                         net (fo=1, routed)           0.263     9.675    u_seg7x16/o_seg_r[6]_i_4_n_0
    SLICE_X59Y112        LUT4 (Prop_lut4_I2_O)        0.124     9.799 r  u_seg7x16/o_seg_r[6]_i_1/O
                         net (fo=1, routed)           0.000     9.799    u_seg7x16/o_seg_r[6]_i_1_n_0
    SLICE_X59Y112        FDPE                                         r  u_seg7x16/o_seg_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.489   104.911    u_seg7x16/clk_IBUF_BUFG
    SLICE_X59Y112        FDPE                                         r  u_seg7x16/o_seg_r_reg[6]/C
                         clock pessimism              0.259   105.170    
                         clock uncertainty           -0.035   105.135    
    SLICE_X59Y112        FDPE (Setup_fdpe_C_D)        0.031   105.166    u_seg7x16/o_seg_r_reg[6]
  -------------------------------------------------------------------
                         required time                        105.166    
                         arrival time                          -9.799    
  -------------------------------------------------------------------
                         slack                                 95.367    

Slack (MET) :             95.422ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[59]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.578ns  (logic 1.567ns (34.229%)  route 3.011ns (65.771%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.612     5.214    u_seg7x16/clk_IBUF_BUFG
    SLICE_X62Y112        FDCE                                         r  u_seg7x16/i_data_store_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y112        FDCE (Prop_fdce_C_Q)         0.478     5.692 r  u_seg7x16/i_data_store_reg[59]/Q
                         net (fo=1, routed)           0.963     6.656    u_seg7x16/data7[3]
    SLICE_X64Y113        LUT6 (Prop_lut6_I0_O)        0.298     6.954 r  u_seg7x16/o_seg_r[3]_i_5/O
                         net (fo=1, routed)           0.000     6.954    u_seg7x16/o_seg_r[3]_i_5_n_0
    SLICE_X64Y113        MUXF7 (Prop_muxf7_I1_O)      0.245     7.199 r  u_seg7x16/o_seg_r_reg[3]_i_2/O
                         net (fo=2, routed)           0.652     7.851    u_seg7x16/seg_data_r[3]
    SLICE_X65Y114        LUT5 (Prop_lut5_I0_O)        0.298     8.149 r  u_seg7x16/o_seg_r[6]_i_11/O
                         net (fo=8, routed)           1.224     9.373    u_seg7x16/sel0[3]
    SLICE_X60Y112        LUT4 (Prop_lut4_I2_O)        0.124     9.497 r  u_seg7x16/o_seg_r[1]_i_3/O
                         net (fo=1, routed)           0.171     9.668    u_seg7x16/o_seg_r[1]_i_3_n_0
    SLICE_X60Y112        LUT4 (Prop_lut4_I2_O)        0.124     9.792 r  u_seg7x16/o_seg_r[1]_i_1/O
                         net (fo=1, routed)           0.000     9.792    u_seg7x16/o_seg_r[1]_i_1_n_0
    SLICE_X60Y112        FDPE                                         r  u_seg7x16/o_seg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.489   104.911    u_seg7x16/clk_IBUF_BUFG
    SLICE_X60Y112        FDPE                                         r  u_seg7x16/o_seg_r_reg[1]/C
                         clock pessimism              0.259   105.170    
                         clock uncertainty           -0.035   105.135    
    SLICE_X60Y112        FDPE (Setup_fdpe_C_D)        0.079   105.214    u_seg7x16/o_seg_r_reg[1]
  -------------------------------------------------------------------
                         required time                        105.214    
                         arrival time                          -9.792    
  -------------------------------------------------------------------
                         slack                                 95.422    

Slack (MET) :             95.795ns  (required time - arrival time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 0.890ns (21.390%)  route 3.271ns (78.610%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 104.936 - 100.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.632     5.235    clk_IBUF_BUFG
    SLICE_X50Y93         FDCE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDCE (Prop_fdce_C_Q)         0.518     5.753 f  counter_reg[10]/Q
                         net (fo=2, routed)           0.960     6.712    counter_reg_n_0_[10]
    SLICE_X48Y93         LUT4 (Prop_lut4_I0_O)        0.124     6.836 r  counter[24]_i_6/O
                         net (fo=1, routed)           0.801     7.637    counter[24]_i_6_n_0
    SLICE_X48Y93         LUT6 (Prop_lut6_I3_O)        0.124     7.761 r  counter[24]_i_3/O
                         net (fo=25, routed)          1.510     9.271    counter[24]_i_3_n_0
    SLICE_X48Y95         LUT6 (Prop_lut6_I4_O)        0.124     9.395 r  counter[20]_i_1/O
                         net (fo=1, routed)           0.000     9.395    counter[20]
    SLICE_X48Y95         FDCE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.513   104.936    clk_IBUF_BUFG
    SLICE_X48Y95         FDCE                                         r  counter_reg[20]/C
                         clock pessimism              0.259   105.195    
                         clock uncertainty           -0.035   105.159    
    SLICE_X48Y95         FDCE (Setup_fdce_C_D)        0.031   105.190    counter_reg[20]
  -------------------------------------------------------------------
                         required time                        105.190    
                         arrival time                          -9.395    
  -------------------------------------------------------------------
                         slack                                 95.795    

Slack (MET) :             96.170ns  (required time - arrival time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 0.890ns (23.510%)  route 2.896ns (76.490%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 104.936 - 100.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.632     5.235    clk_IBUF_BUFG
    SLICE_X50Y93         FDCE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDCE (Prop_fdce_C_Q)         0.518     5.753 f  counter_reg[10]/Q
                         net (fo=2, routed)           0.960     6.712    counter_reg_n_0_[10]
    SLICE_X48Y93         LUT4 (Prop_lut4_I0_O)        0.124     6.836 r  counter[24]_i_6/O
                         net (fo=1, routed)           0.801     7.637    counter[24]_i_6_n_0
    SLICE_X48Y93         LUT6 (Prop_lut6_I3_O)        0.124     7.761 r  counter[24]_i_3/O
                         net (fo=25, routed)          1.135     8.896    counter[24]_i_3_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I4_O)        0.124     9.020 r  counter[23]_i_1/O
                         net (fo=1, routed)           0.000     9.020    counter[23]
    SLICE_X48Y96         FDCE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.513   104.936    clk_IBUF_BUFG
    SLICE_X48Y96         FDCE                                         r  counter_reg[23]/C
                         clock pessimism              0.259   105.195    
                         clock uncertainty           -0.035   105.159    
    SLICE_X48Y96         FDCE (Setup_fdce_C_D)        0.031   105.190    counter_reg[23]
  -------------------------------------------------------------------
                         required time                        105.190    
                         arrival time                          -9.020    
  -------------------------------------------------------------------
                         slack                                 96.170    

Slack (MET) :             96.175ns  (required time - arrival time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.781ns  (logic 0.890ns (23.537%)  route 2.891ns (76.463%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 104.936 - 100.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.632     5.235    clk_IBUF_BUFG
    SLICE_X50Y93         FDCE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDCE (Prop_fdce_C_Q)         0.518     5.753 f  counter_reg[10]/Q
                         net (fo=2, routed)           0.960     6.712    counter_reg_n_0_[10]
    SLICE_X48Y93         LUT4 (Prop_lut4_I0_O)        0.124     6.836 r  counter[24]_i_6/O
                         net (fo=1, routed)           0.801     7.637    counter[24]_i_6_n_0
    SLICE_X48Y93         LUT6 (Prop_lut6_I3_O)        0.124     7.761 r  counter[24]_i_3/O
                         net (fo=25, routed)          1.131     8.892    counter[24]_i_3_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I4_O)        0.124     9.016 r  counter[24]_i_1/O
                         net (fo=1, routed)           0.000     9.016    counter[24]
    SLICE_X48Y96         FDCE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.513   104.936    clk_IBUF_BUFG
    SLICE_X48Y96         FDCE                                         r  counter_reg[24]/C
                         clock pessimism              0.259   105.195    
                         clock uncertainty           -0.035   105.159    
    SLICE_X48Y96         FDCE (Setup_fdce_C_D)        0.032   105.191    counter_reg[24]
  -------------------------------------------------------------------
                         required time                        105.191    
                         arrival time                          -9.016    
  -------------------------------------------------------------------
                         slack                                 96.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.556     1.475    u_seg7x16/clk_IBUF_BUFG
    SLICE_X55Y111        FDCE                                         r  u_seg7x16/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDCE (Prop_fdce_C_Q)         0.141     1.616 r  u_seg7x16/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.725    u_seg7x16/cnt_reg_n_0_[11]
    SLICE_X55Y111        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  u_seg7x16/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    u_seg7x16/cnt_reg[8]_i_1_n_4
    SLICE_X55Y111        FDCE                                         r  u_seg7x16/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.826     1.991    u_seg7x16/clk_IBUF_BUFG
    SLICE_X55Y111        FDCE                                         r  u_seg7x16/cnt_reg[11]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X55Y111        FDCE (Hold_fdce_C_D)         0.105     1.580    u_seg7x16/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.556     1.475    u_seg7x16/clk_IBUF_BUFG
    SLICE_X55Y110        FDCE                                         r  u_seg7x16/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDCE (Prop_fdce_C_Q)         0.141     1.616 r  u_seg7x16/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     1.725    u_seg7x16/cnt_reg_n_0_[7]
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  u_seg7x16/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    u_seg7x16/cnt_reg[4]_i_1_n_4
    SLICE_X55Y110        FDCE                                         r  u_seg7x16/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.826     1.991    u_seg7x16/clk_IBUF_BUFG
    SLICE_X55Y110        FDCE                                         r  u_seg7x16/cnt_reg[7]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X55Y110        FDCE (Hold_fdce_C_D)         0.105     1.580    u_seg7x16/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.564     1.483    clk_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.108     1.733    clkdiv_reg_n_0_[11]
    SLICE_X51Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    clkdiv_reg[8]_i_1_n_4
    SLICE_X51Y91         FDCE                                         r  clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.834     1.999    clk_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  clkdiv_reg[11]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X51Y91         FDCE (Hold_fdce_C_D)         0.105     1.588    clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.564     1.483    clk_IBUF_BUFG
    SLICE_X51Y92         FDCE                                         r  clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  clkdiv_reg[15]/Q
                         net (fo=1, routed)           0.108     1.733    clkdiv_reg_n_0_[15]
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    clkdiv_reg[12]_i_1_n_4
    SLICE_X51Y92         FDCE                                         r  clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.834     1.999    clk_IBUF_BUFG
    SLICE_X51Y92         FDCE                                         r  clkdiv_reg[15]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X51Y92         FDCE (Hold_fdce_C_D)         0.105     1.588    clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.565     1.484    clk_IBUF_BUFG
    SLICE_X51Y93         FDCE                                         r  clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clkdiv_reg[19]/Q
                         net (fo=1, routed)           0.108     1.734    clkdiv_reg_n_0_[19]
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    clkdiv_reg[16]_i_1_n_4
    SLICE_X51Y93         FDCE                                         r  clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.835     2.000    clk_IBUF_BUFG
    SLICE_X51Y93         FDCE                                         r  clkdiv_reg[19]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y93         FDCE (Hold_fdce_C_D)         0.105     1.589    clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.565     1.484    clk_IBUF_BUFG
    SLICE_X51Y94         FDCE                                         r  clkdiv_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clkdiv_reg[23]/Q
                         net (fo=1, routed)           0.108     1.734    clkdiv_reg_n_0_[23]
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  clkdiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    clkdiv_reg[20]_i_1_n_4
    SLICE_X51Y94         FDCE                                         r  clkdiv_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.835     2.000    clk_IBUF_BUFG
    SLICE_X51Y94         FDCE                                         r  clkdiv_reg[23]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y94         FDCE (Hold_fdce_C_D)         0.105     1.589    clkdiv_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.563     1.482    clk_IBUF_BUFG
    SLICE_X51Y89         FDCE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.108     1.732    clkdiv_reg_n_0_[3]
    SLICE_X51Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.840    clkdiv_reg[0]_i_1_n_4
    SLICE_X51Y89         FDCE                                         r  clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.833     1.998    clk_IBUF_BUFG
    SLICE_X51Y89         FDCE                                         r  clkdiv_reg[3]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X51Y89         FDCE (Hold_fdce_C_D)         0.105     1.587    clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.564     1.483    clk_IBUF_BUFG
    SLICE_X51Y90         FDCE                                         r  clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  clkdiv_reg[7]/Q
                         net (fo=1, routed)           0.108     1.733    clkdiv_reg_n_0_[7]
    SLICE_X51Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    clkdiv_reg[4]_i_1_n_4
    SLICE_X51Y90         FDCE                                         r  clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.834     1.999    clk_IBUF_BUFG
    SLICE_X51Y90         FDCE                                         r  clkdiv_reg[7]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X51Y90         FDCE (Hold_fdce_C_D)         0.105     1.588    clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.557     1.476    u_seg7x16/clk_IBUF_BUFG
    SLICE_X55Y109        FDCE                                         r  u_seg7x16/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y109        FDCE (Prop_fdce_C_Q)         0.141     1.617 r  u_seg7x16/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.726    u_seg7x16/cnt_reg_n_0_[3]
    SLICE_X55Y109        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  u_seg7x16/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    u_seg7x16/cnt_reg[0]_i_1_n_4
    SLICE_X55Y109        FDCE                                         r  u_seg7x16/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.826     1.992    u_seg7x16/clk_IBUF_BUFG
    SLICE_X55Y109        FDCE                                         r  u_seg7x16/cnt_reg[3]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X55Y109        FDCE (Hold_fdce_C_D)         0.105     1.581    u_seg7x16/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clkdiv_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.564     1.483    clk_IBUF_BUFG
    SLICE_X51Y92         FDCE                                         r  clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  clkdiv_reg[12]/Q
                         net (fo=1, routed)           0.105     1.730    clkdiv_reg_n_0_[12]
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.845 r  clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.845    clkdiv_reg[12]_i_1_n_7
    SLICE_X51Y92         FDCE                                         r  clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.834     1.999    clk_IBUF_BUFG
    SLICE_X51Y92         FDCE                                         r  clkdiv_reg[12]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X51Y92         FDCE (Hold_fdce_C_D)         0.105     1.588    clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X50Y96    Clk_5_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y89    clkdiv_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y91    clkdiv_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y91    clkdiv_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y92    clkdiv_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y92    clkdiv_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y92    clkdiv_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y92    clkdiv_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y93    clkdiv_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y96    Clk_5_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y96    Clk_5_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y89    clkdiv_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y89    clkdiv_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y91    clkdiv_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y91    clkdiv_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y91    clkdiv_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y91    clkdiv_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y92    clkdiv_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y92    clkdiv_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y96    Clk_5_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y96    Clk_5_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y89    clkdiv_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y89    clkdiv_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y91    clkdiv_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y91    clkdiv_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y91    clkdiv_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y91    clkdiv_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y92    clkdiv_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y92    clkdiv_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          4125 Endpoints
Min Delay          4125 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_DM/dmem_reg[25][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.401ns  (logic 2.920ns (13.035%)  route 19.481ns (86.965%))
  Logic Levels:           13  (CARRY4=2 FDCE=1 LUT2=5 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y120        FDCE                         0.000     0.000 r  pc_reg[2]/C
    SLICE_X54Y120        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  pc_reg[2]/Q
                         net (fo=14, routed)          1.330     1.808    rom_u/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X57Y118        LUT6 (Prop_lut6_I2_O)        0.295     2.103 r  rom_u/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=131, routed)         3.060     5.163    U_DM/spo[16]
    SLICE_X53Y130        LUT2 (Prop_lut2_I1_O)        0.124     5.287 r  U_DM/dmem[30][7]_i_8/O
                         net (fo=32, routed)          1.486     6.773    U_RF/RD22
    SLICE_X50Y117        LUT2 (Prop_lut2_I0_O)        0.153     6.926 r  U_RF/dmem[1][2]_i_4/O
                         net (fo=62, routed)          1.660     8.587    U_RF/dmem[1][2]_i_4_n_0
    SLICE_X53Y120        LUT5 (Prop_lut5_I3_O)        0.331     8.918 r  U_RF/alu_disp_data[2]_i_2/O
                         net (fo=2, routed)           0.587     9.505    U_RF/B[2]
    SLICE_X52Y121        LUT2 (Prop_lut2_I1_O)        0.124     9.629 r  U_RF/WD_tmp_reg[7]_i_9/O
                         net (fo=1, routed)           0.000     9.629    U_RF/WD_tmp_reg[7]_i_9_n_0
    SLICE_X52Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.027 r  U_RF/WD_tmp_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.027    U_RF/WD_tmp_reg[7]_i_3_n_0
    SLICE_X52Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.249 r  U_RF/WD_tmp_reg[7]_i_2/O[0]
                         net (fo=2, routed)           1.262    11.511    U_RF/U_alu/result0[4]
    SLICE_X47Y123        LUT2 (Prop_lut2_I0_O)        0.299    11.810 r  U_RF/WD_tmp_reg[6]_i_3/O
                         net (fo=86, routed)          1.866    13.675    U_RF/WD_tmp_reg[31]_i_4[3]
    SLICE_X35Y125        LUT2 (Prop_lut2_I0_O)        0.124    13.799 r  U_RF/dmem[26][7]_i_8/O
                         net (fo=44, routed)          2.507    16.306    U_RF/dmem[26][7]_i_8_n_0
    SLICE_X28Y115        LUT4 (Prop_lut4_I1_O)        0.124    16.430 r  U_RF/dmem[28][7]_i_5/O
                         net (fo=32, routed)          5.043    21.473    U_RF/dmem[28][7]_i_5_n_0
    SLICE_X42Y132        LUT4 (Prop_lut4_I2_O)        0.124    21.597 r  U_RF/dmem[25][5]_i_3/O
                         net (fo=1, routed)           0.680    22.277    U_RF/dmem[25][5]_i_3_n_0
    SLICE_X42Y132        LUT5 (Prop_lut5_I4_O)        0.124    22.401 r  U_RF/dmem[25][5]_i_1/O
                         net (fo=1, routed)           0.000    22.401    U_DM/dmem_reg[25][7]_0[5]
    SLICE_X42Y132        FDCE                                         r  U_DM/dmem_reg[25][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_DM/dmem_reg[25][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.050ns  (logic 2.920ns (13.243%)  route 19.130ns (86.757%))
  Logic Levels:           13  (CARRY4=2 FDCE=1 LUT2=5 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y120        FDCE                         0.000     0.000 r  pc_reg[2]/C
    SLICE_X54Y120        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  pc_reg[2]/Q
                         net (fo=14, routed)          1.330     1.808    rom_u/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X57Y118        LUT6 (Prop_lut6_I2_O)        0.295     2.103 r  rom_u/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=131, routed)         3.060     5.163    U_DM/spo[16]
    SLICE_X53Y130        LUT2 (Prop_lut2_I1_O)        0.124     5.287 r  U_DM/dmem[30][7]_i_8/O
                         net (fo=32, routed)          1.486     6.773    U_RF/RD22
    SLICE_X50Y117        LUT2 (Prop_lut2_I0_O)        0.153     6.926 r  U_RF/dmem[1][2]_i_4/O
                         net (fo=62, routed)          1.660     8.587    U_RF/dmem[1][2]_i_4_n_0
    SLICE_X53Y120        LUT5 (Prop_lut5_I3_O)        0.331     8.918 r  U_RF/alu_disp_data[2]_i_2/O
                         net (fo=2, routed)           0.587     9.505    U_RF/B[2]
    SLICE_X52Y121        LUT2 (Prop_lut2_I1_O)        0.124     9.629 r  U_RF/WD_tmp_reg[7]_i_9/O
                         net (fo=1, routed)           0.000     9.629    U_RF/WD_tmp_reg[7]_i_9_n_0
    SLICE_X52Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.027 r  U_RF/WD_tmp_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.027    U_RF/WD_tmp_reg[7]_i_3_n_0
    SLICE_X52Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.249 r  U_RF/WD_tmp_reg[7]_i_2/O[0]
                         net (fo=2, routed)           1.262    11.511    U_RF/U_alu/result0[4]
    SLICE_X47Y123        LUT2 (Prop_lut2_I0_O)        0.299    11.810 r  U_RF/WD_tmp_reg[6]_i_3/O
                         net (fo=86, routed)          1.866    13.675    U_RF/WD_tmp_reg[31]_i_4[3]
    SLICE_X35Y125        LUT2 (Prop_lut2_I0_O)        0.124    13.799 r  U_RF/dmem[26][7]_i_8/O
                         net (fo=44, routed)          2.507    16.306    U_RF/dmem[26][7]_i_8_n_0
    SLICE_X28Y115        LUT4 (Prop_lut4_I1_O)        0.124    16.430 r  U_RF/dmem[28][7]_i_5/O
                         net (fo=32, routed)          4.697    21.127    U_RF/dmem[28][7]_i_5_n_0
    SLICE_X28Y131        LUT4 (Prop_lut4_I2_O)        0.124    21.251 r  U_RF/dmem[25][6]_i_3/O
                         net (fo=1, routed)           0.674    21.926    U_RF/dmem[25][6]_i_3_n_0
    SLICE_X28Y131        LUT5 (Prop_lut5_I4_O)        0.124    22.050 r  U_RF/dmem[25][6]_i_1/O
                         net (fo=1, routed)           0.000    22.050    U_DM/dmem_reg[25][7]_0[6]
    SLICE_X28Y131        FDCE                                         r  U_DM/dmem_reg[25][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_DM/dmem_reg[27][7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.997ns  (logic 2.920ns (13.274%)  route 19.077ns (86.726%))
  Logic Levels:           13  (CARRY4=2 FDCE=1 LUT2=6 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y120        FDCE                         0.000     0.000 r  pc_reg[2]/C
    SLICE_X54Y120        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  pc_reg[2]/Q
                         net (fo=14, routed)          1.330     1.808    rom_u/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X57Y118        LUT6 (Prop_lut6_I2_O)        0.295     2.103 r  rom_u/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=131, routed)         3.060     5.163    U_DM/spo[16]
    SLICE_X53Y130        LUT2 (Prop_lut2_I1_O)        0.124     5.287 r  U_DM/dmem[30][7]_i_8/O
                         net (fo=32, routed)          1.486     6.773    U_RF/RD22
    SLICE_X50Y117        LUT2 (Prop_lut2_I0_O)        0.153     6.926 r  U_RF/dmem[1][2]_i_4/O
                         net (fo=62, routed)          1.660     8.587    U_RF/dmem[1][2]_i_4_n_0
    SLICE_X53Y120        LUT5 (Prop_lut5_I3_O)        0.331     8.918 r  U_RF/alu_disp_data[2]_i_2/O
                         net (fo=2, routed)           0.587     9.505    U_RF/B[2]
    SLICE_X52Y121        LUT2 (Prop_lut2_I1_O)        0.124     9.629 r  U_RF/WD_tmp_reg[7]_i_9/O
                         net (fo=1, routed)           0.000     9.629    U_RF/WD_tmp_reg[7]_i_9_n_0
    SLICE_X52Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.027 r  U_RF/WD_tmp_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.027    U_RF/WD_tmp_reg[7]_i_3_n_0
    SLICE_X52Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.249 r  U_RF/WD_tmp_reg[7]_i_2/O[0]
                         net (fo=2, routed)           1.262    11.511    U_RF/U_alu/result0[4]
    SLICE_X47Y123        LUT2 (Prop_lut2_I0_O)        0.299    11.810 r  U_RF/WD_tmp_reg[6]_i_3/O
                         net (fo=86, routed)          1.866    13.675    U_RF/WD_tmp_reg[31]_i_4[3]
    SLICE_X35Y125        LUT2 (Prop_lut2_I0_O)        0.124    13.799 r  U_RF/dmem[26][7]_i_8/O
                         net (fo=44, routed)          2.507    16.306    U_RF/dmem[26][7]_i_8_n_0
    SLICE_X28Y115        LUT4 (Prop_lut4_I1_O)        0.124    16.430 r  U_RF/dmem[28][7]_i_5/O
                         net (fo=32, routed)          4.875    21.305    U_RF/dmem[28][7]_i_5_n_0
    SLICE_X40Y132        LUT6 (Prop_lut6_I0_O)        0.124    21.429 r  U_RF/dmem[27][7]_i_2/O
                         net (fo=1, routed)           0.444    21.873    U_RF/dmem[27][7]_i_2_n_0
    SLICE_X40Y132        LUT2 (Prop_lut2_I0_O)        0.124    21.997 r  U_RF/dmem[27][7]_i_1/O
                         net (fo=1, routed)           0.000    21.997    U_DM/dmem_reg[27][7]_0[7]
    SLICE_X40Y132        FDCE                                         r  U_DM/dmem_reg[27][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_DM/dmem_reg[27][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.822ns  (logic 2.920ns (13.381%)  route 18.902ns (86.619%))
  Logic Levels:           13  (CARRY4=2 FDCE=1 LUT2=6 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y120        FDCE                         0.000     0.000 r  pc_reg[2]/C
    SLICE_X54Y120        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  pc_reg[2]/Q
                         net (fo=14, routed)          1.330     1.808    rom_u/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X57Y118        LUT6 (Prop_lut6_I2_O)        0.295     2.103 r  rom_u/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=131, routed)         3.060     5.163    U_DM/spo[16]
    SLICE_X53Y130        LUT2 (Prop_lut2_I1_O)        0.124     5.287 r  U_DM/dmem[30][7]_i_8/O
                         net (fo=32, routed)          1.486     6.773    U_RF/RD22
    SLICE_X50Y117        LUT2 (Prop_lut2_I0_O)        0.153     6.926 r  U_RF/dmem[1][2]_i_4/O
                         net (fo=62, routed)          1.660     8.587    U_RF/dmem[1][2]_i_4_n_0
    SLICE_X53Y120        LUT5 (Prop_lut5_I3_O)        0.331     8.918 r  U_RF/alu_disp_data[2]_i_2/O
                         net (fo=2, routed)           0.587     9.505    U_RF/B[2]
    SLICE_X52Y121        LUT2 (Prop_lut2_I1_O)        0.124     9.629 r  U_RF/WD_tmp_reg[7]_i_9/O
                         net (fo=1, routed)           0.000     9.629    U_RF/WD_tmp_reg[7]_i_9_n_0
    SLICE_X52Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.027 r  U_RF/WD_tmp_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.027    U_RF/WD_tmp_reg[7]_i_3_n_0
    SLICE_X52Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.249 r  U_RF/WD_tmp_reg[7]_i_2/O[0]
                         net (fo=2, routed)           1.262    11.511    U_RF/U_alu/result0[4]
    SLICE_X47Y123        LUT2 (Prop_lut2_I0_O)        0.299    11.810 r  U_RF/WD_tmp_reg[6]_i_3/O
                         net (fo=86, routed)          1.866    13.675    U_RF/WD_tmp_reg[31]_i_4[3]
    SLICE_X35Y125        LUT2 (Prop_lut2_I0_O)        0.124    13.799 r  U_RF/dmem[26][7]_i_8/O
                         net (fo=44, routed)          2.507    16.306    U_RF/dmem[26][7]_i_8_n_0
    SLICE_X28Y115        LUT4 (Prop_lut4_I1_O)        0.124    16.430 r  U_RF/dmem[28][7]_i_5/O
                         net (fo=32, routed)          4.692    21.122    U_RF/dmem[28][7]_i_5_n_0
    SLICE_X38Y127        LUT6 (Prop_lut6_I0_O)        0.124    21.246 r  U_RF/dmem[27][4]_i_2/O
                         net (fo=1, routed)           0.452    21.698    U_RF/dmem[27][4]_i_2_n_0
    SLICE_X38Y127        LUT2 (Prop_lut2_I0_O)        0.124    21.822 r  U_RF/dmem[27][4]_i_1/O
                         net (fo=1, routed)           0.000    21.822    U_DM/dmem_reg[27][7]_0[4]
    SLICE_X38Y127        FDCE                                         r  U_DM/dmem_reg[27][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_DM/dmem_reg[28][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.757ns  (logic 2.920ns (13.421%)  route 18.837ns (86.579%))
  Logic Levels:           13  (CARRY4=2 FDCE=1 LUT2=6 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y120        FDCE                         0.000     0.000 r  pc_reg[2]/C
    SLICE_X54Y120        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  pc_reg[2]/Q
                         net (fo=14, routed)          1.330     1.808    rom_u/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X57Y118        LUT6 (Prop_lut6_I2_O)        0.295     2.103 r  rom_u/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=131, routed)         3.060     5.163    U_DM/spo[16]
    SLICE_X53Y130        LUT2 (Prop_lut2_I1_O)        0.124     5.287 r  U_DM/dmem[30][7]_i_8/O
                         net (fo=32, routed)          1.486     6.773    U_RF/RD22
    SLICE_X50Y117        LUT2 (Prop_lut2_I0_O)        0.153     6.926 r  U_RF/dmem[1][2]_i_4/O
                         net (fo=62, routed)          1.660     8.587    U_RF/dmem[1][2]_i_4_n_0
    SLICE_X53Y120        LUT5 (Prop_lut5_I3_O)        0.331     8.918 r  U_RF/alu_disp_data[2]_i_2/O
                         net (fo=2, routed)           0.587     9.505    U_RF/B[2]
    SLICE_X52Y121        LUT2 (Prop_lut2_I1_O)        0.124     9.629 r  U_RF/WD_tmp_reg[7]_i_9/O
                         net (fo=1, routed)           0.000     9.629    U_RF/WD_tmp_reg[7]_i_9_n_0
    SLICE_X52Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.027 r  U_RF/WD_tmp_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.027    U_RF/WD_tmp_reg[7]_i_3_n_0
    SLICE_X52Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.249 r  U_RF/WD_tmp_reg[7]_i_2/O[0]
                         net (fo=2, routed)           1.262    11.511    U_RF/U_alu/result0[4]
    SLICE_X47Y123        LUT2 (Prop_lut2_I0_O)        0.299    11.810 r  U_RF/WD_tmp_reg[6]_i_3/O
                         net (fo=86, routed)          1.866    13.675    U_RF/WD_tmp_reg[31]_i_4[3]
    SLICE_X35Y125        LUT2 (Prop_lut2_I0_O)        0.124    13.799 r  U_RF/dmem[26][7]_i_8/O
                         net (fo=44, routed)          2.507    16.306    U_RF/dmem[26][7]_i_8_n_0
    SLICE_X28Y115        LUT4 (Prop_lut4_I1_O)        0.124    16.430 r  U_RF/dmem[28][7]_i_5/O
                         net (fo=32, routed)          4.646    21.076    U_RF/dmem[28][7]_i_5_n_0
    SLICE_X43Y131        LUT6 (Prop_lut6_I5_O)        0.124    21.200 r  U_RF/dmem[28][5]_i_2/O
                         net (fo=1, routed)           0.433    21.633    U_RF/dmem[28][5]_i_2_n_0
    SLICE_X43Y131        LUT2 (Prop_lut2_I0_O)        0.124    21.757 r  U_RF/dmem[28][5]_i_1/O
                         net (fo=1, routed)           0.000    21.757    U_DM/dmem_reg[28][7]_0[5]
    SLICE_X43Y131        FDCE                                         r  U_DM/dmem_reg[28][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_DM/dmem_reg[27][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.688ns  (logic 2.920ns (13.463%)  route 18.768ns (86.537%))
  Logic Levels:           13  (CARRY4=2 FDCE=1 LUT2=6 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y120        FDCE                         0.000     0.000 r  pc_reg[2]/C
    SLICE_X54Y120        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  pc_reg[2]/Q
                         net (fo=14, routed)          1.330     1.808    rom_u/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X57Y118        LUT6 (Prop_lut6_I2_O)        0.295     2.103 r  rom_u/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=131, routed)         3.060     5.163    U_DM/spo[16]
    SLICE_X53Y130        LUT2 (Prop_lut2_I1_O)        0.124     5.287 r  U_DM/dmem[30][7]_i_8/O
                         net (fo=32, routed)          1.486     6.773    U_RF/RD22
    SLICE_X50Y117        LUT2 (Prop_lut2_I0_O)        0.153     6.926 r  U_RF/dmem[1][2]_i_4/O
                         net (fo=62, routed)          1.660     8.587    U_RF/dmem[1][2]_i_4_n_0
    SLICE_X53Y120        LUT5 (Prop_lut5_I3_O)        0.331     8.918 r  U_RF/alu_disp_data[2]_i_2/O
                         net (fo=2, routed)           0.587     9.505    U_RF/B[2]
    SLICE_X52Y121        LUT2 (Prop_lut2_I1_O)        0.124     9.629 r  U_RF/WD_tmp_reg[7]_i_9/O
                         net (fo=1, routed)           0.000     9.629    U_RF/WD_tmp_reg[7]_i_9_n_0
    SLICE_X52Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.027 r  U_RF/WD_tmp_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.027    U_RF/WD_tmp_reg[7]_i_3_n_0
    SLICE_X52Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.249 r  U_RF/WD_tmp_reg[7]_i_2/O[0]
                         net (fo=2, routed)           1.262    11.511    U_RF/U_alu/result0[4]
    SLICE_X47Y123        LUT2 (Prop_lut2_I0_O)        0.299    11.810 r  U_RF/WD_tmp_reg[6]_i_3/O
                         net (fo=86, routed)          1.866    13.675    U_RF/WD_tmp_reg[31]_i_4[3]
    SLICE_X35Y125        LUT2 (Prop_lut2_I0_O)        0.124    13.799 r  U_RF/dmem[26][7]_i_8/O
                         net (fo=44, routed)          2.507    16.306    U_RF/dmem[26][7]_i_8_n_0
    SLICE_X28Y115        LUT4 (Prop_lut4_I1_O)        0.124    16.430 r  U_RF/dmem[28][7]_i_5/O
                         net (fo=32, routed)          4.849    21.279    U_RF/dmem[28][7]_i_5_n_0
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.124    21.403 r  U_RF/dmem[27][5]_i_2/O
                         net (fo=1, routed)           0.162    21.564    U_RF/dmem[27][5]_i_2_n_0
    SLICE_X44Y130        LUT2 (Prop_lut2_I0_O)        0.124    21.688 r  U_RF/dmem[27][5]_i_1/O
                         net (fo=1, routed)           0.000    21.688    U_DM/dmem_reg[27][7]_0[5]
    SLICE_X44Y130        FDCE                                         r  U_DM/dmem_reg[27][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_DM/dmem_reg[26][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.596ns  (logic 2.920ns (13.521%)  route 18.676ns (86.479%))
  Logic Levels:           13  (CARRY4=2 FDCE=1 LUT2=5 LUT4=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y120        FDCE                         0.000     0.000 r  pc_reg[2]/C
    SLICE_X54Y120        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  pc_reg[2]/Q
                         net (fo=14, routed)          1.330     1.808    rom_u/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X57Y118        LUT6 (Prop_lut6_I2_O)        0.295     2.103 r  rom_u/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=131, routed)         3.060     5.163    U_DM/spo[16]
    SLICE_X53Y130        LUT2 (Prop_lut2_I1_O)        0.124     5.287 r  U_DM/dmem[30][7]_i_8/O
                         net (fo=32, routed)          1.486     6.773    U_RF/RD22
    SLICE_X50Y117        LUT2 (Prop_lut2_I0_O)        0.153     6.926 r  U_RF/dmem[1][2]_i_4/O
                         net (fo=62, routed)          1.660     8.587    U_RF/dmem[1][2]_i_4_n_0
    SLICE_X53Y120        LUT5 (Prop_lut5_I3_O)        0.331     8.918 r  U_RF/alu_disp_data[2]_i_2/O
                         net (fo=2, routed)           0.587     9.505    U_RF/B[2]
    SLICE_X52Y121        LUT2 (Prop_lut2_I1_O)        0.124     9.629 r  U_RF/WD_tmp_reg[7]_i_9/O
                         net (fo=1, routed)           0.000     9.629    U_RF/WD_tmp_reg[7]_i_9_n_0
    SLICE_X52Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.027 r  U_RF/WD_tmp_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.027    U_RF/WD_tmp_reg[7]_i_3_n_0
    SLICE_X52Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.249 r  U_RF/WD_tmp_reg[7]_i_2/O[0]
                         net (fo=2, routed)           1.262    11.511    U_RF/U_alu/result0[4]
    SLICE_X47Y123        LUT2 (Prop_lut2_I0_O)        0.299    11.810 r  U_RF/WD_tmp_reg[6]_i_3/O
                         net (fo=86, routed)          1.866    13.675    U_RF/WD_tmp_reg[31]_i_4[3]
    SLICE_X35Y125        LUT2 (Prop_lut2_I0_O)        0.124    13.799 r  U_RF/dmem[26][7]_i_8/O
                         net (fo=44, routed)          2.507    16.306    U_RF/dmem[26][7]_i_8_n_0
    SLICE_X28Y115        LUT4 (Prop_lut4_I1_O)        0.124    16.430 r  U_RF/dmem[28][7]_i_5/O
                         net (fo=32, routed)          4.485    20.915    U_RF/dmem[28][7]_i_5_n_0
    SLICE_X43Y130        LUT5 (Prop_lut5_I1_O)        0.124    21.039 f  U_RF/dmem[26][5]_i_5/O
                         net (fo=1, routed)           0.433    21.472    U_RF/dmem[26][5]_i_5_n_0
    SLICE_X43Y130        LUT5 (Prop_lut5_I4_O)        0.124    21.596 r  U_RF/dmem[26][5]_i_1/O
                         net (fo=1, routed)           0.000    21.596    U_DM/dmem_reg[26][7]_0[5]
    SLICE_X43Y130        FDCE                                         r  U_DM/dmem_reg[26][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_DM/dmem_reg[26][7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.506ns  (logic 2.920ns (13.578%)  route 18.586ns (86.422%))
  Logic Levels:           13  (CARRY4=2 FDCE=1 LUT2=5 LUT4=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y120        FDCE                         0.000     0.000 r  pc_reg[2]/C
    SLICE_X54Y120        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  pc_reg[2]/Q
                         net (fo=14, routed)          1.330     1.808    rom_u/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X57Y118        LUT6 (Prop_lut6_I2_O)        0.295     2.103 r  rom_u/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=131, routed)         3.060     5.163    U_DM/spo[16]
    SLICE_X53Y130        LUT2 (Prop_lut2_I1_O)        0.124     5.287 r  U_DM/dmem[30][7]_i_8/O
                         net (fo=32, routed)          1.486     6.773    U_RF/RD22
    SLICE_X50Y117        LUT2 (Prop_lut2_I0_O)        0.153     6.926 r  U_RF/dmem[1][2]_i_4/O
                         net (fo=62, routed)          1.660     8.587    U_RF/dmem[1][2]_i_4_n_0
    SLICE_X53Y120        LUT5 (Prop_lut5_I3_O)        0.331     8.918 r  U_RF/alu_disp_data[2]_i_2/O
                         net (fo=2, routed)           0.587     9.505    U_RF/B[2]
    SLICE_X52Y121        LUT2 (Prop_lut2_I1_O)        0.124     9.629 r  U_RF/WD_tmp_reg[7]_i_9/O
                         net (fo=1, routed)           0.000     9.629    U_RF/WD_tmp_reg[7]_i_9_n_0
    SLICE_X52Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.027 r  U_RF/WD_tmp_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.027    U_RF/WD_tmp_reg[7]_i_3_n_0
    SLICE_X52Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.249 r  U_RF/WD_tmp_reg[7]_i_2/O[0]
                         net (fo=2, routed)           1.262    11.511    U_RF/U_alu/result0[4]
    SLICE_X47Y123        LUT2 (Prop_lut2_I0_O)        0.299    11.810 r  U_RF/WD_tmp_reg[6]_i_3/O
                         net (fo=86, routed)          1.866    13.675    U_RF/WD_tmp_reg[31]_i_4[3]
    SLICE_X35Y125        LUT2 (Prop_lut2_I0_O)        0.124    13.799 r  U_RF/dmem[26][7]_i_8/O
                         net (fo=44, routed)          2.507    16.306    U_RF/dmem[26][7]_i_8_n_0
    SLICE_X28Y115        LUT4 (Prop_lut4_I1_O)        0.124    16.430 r  U_RF/dmem[28][7]_i_5/O
                         net (fo=32, routed)          4.384    20.814    U_RF/dmem[28][7]_i_5_n_0
    SLICE_X36Y130        LUT5 (Prop_lut5_I1_O)        0.124    20.938 f  U_RF/dmem[26][7]_i_6/O
                         net (fo=1, routed)           0.444    21.382    U_RF/dmem[26][7]_i_6_n_0
    SLICE_X36Y130        LUT5 (Prop_lut5_I4_O)        0.124    21.506 r  U_RF/dmem[26][7]_i_1/O
                         net (fo=1, routed)           0.000    21.506    U_DM/dmem_reg[26][7]_0[7]
    SLICE_X36Y130        FDCE                                         r  U_DM/dmem_reg[26][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_DM/dmem_reg[26][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.431ns  (logic 2.920ns (13.625%)  route 18.511ns (86.375%))
  Logic Levels:           13  (CARRY4=2 FDCE=1 LUT2=5 LUT4=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y120        FDCE                         0.000     0.000 r  pc_reg[2]/C
    SLICE_X54Y120        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  pc_reg[2]/Q
                         net (fo=14, routed)          1.330     1.808    rom_u/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X57Y118        LUT6 (Prop_lut6_I2_O)        0.295     2.103 r  rom_u/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=131, routed)         3.060     5.163    U_DM/spo[16]
    SLICE_X53Y130        LUT2 (Prop_lut2_I1_O)        0.124     5.287 r  U_DM/dmem[30][7]_i_8/O
                         net (fo=32, routed)          1.486     6.773    U_RF/RD22
    SLICE_X50Y117        LUT2 (Prop_lut2_I0_O)        0.153     6.926 r  U_RF/dmem[1][2]_i_4/O
                         net (fo=62, routed)          1.660     8.587    U_RF/dmem[1][2]_i_4_n_0
    SLICE_X53Y120        LUT5 (Prop_lut5_I3_O)        0.331     8.918 r  U_RF/alu_disp_data[2]_i_2/O
                         net (fo=2, routed)           0.587     9.505    U_RF/B[2]
    SLICE_X52Y121        LUT2 (Prop_lut2_I1_O)        0.124     9.629 r  U_RF/WD_tmp_reg[7]_i_9/O
                         net (fo=1, routed)           0.000     9.629    U_RF/WD_tmp_reg[7]_i_9_n_0
    SLICE_X52Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.027 r  U_RF/WD_tmp_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.027    U_RF/WD_tmp_reg[7]_i_3_n_0
    SLICE_X52Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.249 r  U_RF/WD_tmp_reg[7]_i_2/O[0]
                         net (fo=2, routed)           1.262    11.511    U_RF/U_alu/result0[4]
    SLICE_X47Y123        LUT2 (Prop_lut2_I0_O)        0.299    11.810 r  U_RF/WD_tmp_reg[6]_i_3/O
                         net (fo=86, routed)          1.866    13.675    U_RF/WD_tmp_reg[31]_i_4[3]
    SLICE_X35Y125        LUT2 (Prop_lut2_I0_O)        0.124    13.799 r  U_RF/dmem[26][7]_i_8/O
                         net (fo=44, routed)          2.507    16.306    U_RF/dmem[26][7]_i_8_n_0
    SLICE_X28Y115        LUT4 (Prop_lut4_I1_O)        0.124    16.430 r  U_RF/dmem[28][7]_i_5/O
                         net (fo=32, routed)          4.588    21.018    U_RF/dmem[28][7]_i_5_n_0
    SLICE_X42Y126        LUT5 (Prop_lut5_I1_O)        0.124    21.142 f  U_RF/dmem[26][4]_i_5/O
                         net (fo=1, routed)           0.165    21.307    U_RF/dmem[26][4]_i_5_n_0
    SLICE_X42Y126        LUT5 (Prop_lut5_I4_O)        0.124    21.431 r  U_RF/dmem[26][4]_i_1/O
                         net (fo=1, routed)           0.000    21.431    U_DM/dmem_reg[26][7]_0[4]
    SLICE_X42Y126        FDCE                                         r  U_DM/dmem_reg[26][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_DM/dmem_reg[28][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.350ns  (logic 2.920ns (13.677%)  route 18.430ns (86.323%))
  Logic Levels:           13  (CARRY4=2 FDCE=1 LUT2=6 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y120        FDCE                         0.000     0.000 r  pc_reg[2]/C
    SLICE_X54Y120        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  pc_reg[2]/Q
                         net (fo=14, routed)          1.330     1.808    rom_u/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X57Y118        LUT6 (Prop_lut6_I2_O)        0.295     2.103 r  rom_u/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=131, routed)         3.060     5.163    U_DM/spo[16]
    SLICE_X53Y130        LUT2 (Prop_lut2_I1_O)        0.124     5.287 r  U_DM/dmem[30][7]_i_8/O
                         net (fo=32, routed)          1.486     6.773    U_RF/RD22
    SLICE_X50Y117        LUT2 (Prop_lut2_I0_O)        0.153     6.926 r  U_RF/dmem[1][2]_i_4/O
                         net (fo=62, routed)          1.660     8.587    U_RF/dmem[1][2]_i_4_n_0
    SLICE_X53Y120        LUT5 (Prop_lut5_I3_O)        0.331     8.918 r  U_RF/alu_disp_data[2]_i_2/O
                         net (fo=2, routed)           0.587     9.505    U_RF/B[2]
    SLICE_X52Y121        LUT2 (Prop_lut2_I1_O)        0.124     9.629 r  U_RF/WD_tmp_reg[7]_i_9/O
                         net (fo=1, routed)           0.000     9.629    U_RF/WD_tmp_reg[7]_i_9_n_0
    SLICE_X52Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.027 r  U_RF/WD_tmp_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.027    U_RF/WD_tmp_reg[7]_i_3_n_0
    SLICE_X52Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.249 r  U_RF/WD_tmp_reg[7]_i_2/O[0]
                         net (fo=2, routed)           1.262    11.511    U_RF/U_alu/result0[4]
    SLICE_X47Y123        LUT2 (Prop_lut2_I0_O)        0.299    11.810 r  U_RF/WD_tmp_reg[6]_i_3/O
                         net (fo=86, routed)          1.866    13.675    U_RF/WD_tmp_reg[31]_i_4[3]
    SLICE_X35Y125        LUT2 (Prop_lut2_I0_O)        0.124    13.799 r  U_RF/dmem[26][7]_i_8/O
                         net (fo=44, routed)          2.507    16.306    U_RF/dmem[26][7]_i_8_n_0
    SLICE_X28Y115        LUT4 (Prop_lut4_I1_O)        0.124    16.430 r  U_RF/dmem[28][7]_i_5/O
                         net (fo=32, routed)          4.239    20.669    U_RF/dmem[28][7]_i_5_n_0
    SLICE_X35Y129        LUT6 (Prop_lut6_I5_O)        0.124    20.793 r  U_RF/dmem[28][6]_i_2/O
                         net (fo=1, routed)           0.433    21.226    U_RF/dmem[28][6]_i_2_n_0
    SLICE_X35Y129        LUT2 (Prop_lut2_I0_O)        0.124    21.350 r  U_RF/dmem[28][6]_i_1/O
                         net (fo=1, routed)           0.000    21.350    U_DM/dmem_reg[28][7]_0[6]
    SLICE_X35Y129        FDCE                                         r  U_DM/dmem_reg[28][6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_RF/rf_reg[16][10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_RF/rf_reg[16][10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y120        FDCE                         0.000     0.000 r  U_RF/rf_reg[16][10]/C
    SLICE_X61Y120        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_RF/rf_reg[16][10]/Q
                         net (fo=2, routed)           0.056     0.197    U_RF/rf[16][10]
    SLICE_X61Y120        FDCE                                         r  U_RF/rf_reg[16][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_RF/rf_reg[16][25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_RF/rf_reg[16][25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y133        FDCE                         0.000     0.000 r  U_RF/rf_reg[16][25]/C
    SLICE_X59Y133        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_RF/rf_reg[16][25]/Q
                         net (fo=2, routed)           0.056     0.197    U_RF/rf[16][25]
    SLICE_X59Y133        FDCE                                         r  U_RF/rf_reg[16][25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_RF/rf_reg[16][29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_RF/rf_reg[16][29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y135        FDCE                         0.000     0.000 r  U_RF/rf_reg[16][29]/C
    SLICE_X61Y135        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_RF/rf_reg[16][29]/Q
                         net (fo=2, routed)           0.056     0.197    U_RF/rf[16][29]
    SLICE_X61Y135        FDCE                                         r  U_RF/rf_reg[16][29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_RF/rf_reg[17][20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_RF/rf_reg[17][20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y136        FDCE                         0.000     0.000 r  U_RF/rf_reg[17][20]/C
    SLICE_X63Y136        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_RF/rf_reg[17][20]/Q
                         net (fo=2, routed)           0.056     0.197    U_RF/rf[17][20]
    SLICE_X63Y136        FDCE                                         r  U_RF/rf_reg[17][20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_RF/rf_reg[17][28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_RF/rf_reg[17][28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y130        FDCE                         0.000     0.000 r  U_RF/rf_reg[17][28]/C
    SLICE_X69Y130        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_RF/rf_reg[17][28]/Q
                         net (fo=2, routed)           0.056     0.197    U_RF/rf[17][28]
    SLICE_X69Y130        FDCE                                         r  U_RF/rf_reg[17][28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_RF/rf_reg[17][9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_RF/rf_reg[17][9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y111        FDCE                         0.000     0.000 r  U_RF/rf_reg[17][9]/C
    SLICE_X57Y111        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_RF/rf_reg[17][9]/Q
                         net (fo=2, routed)           0.056     0.197    U_RF/rf[17][9]
    SLICE_X57Y111        FDCE                                         r  U_RF/rf_reg[17][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_RF/rf_reg[24][21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_RF/rf_reg[24][21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y132        FDCE                         0.000     0.000 r  U_RF/rf_reg[24][21]/C
    SLICE_X65Y132        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_RF/rf_reg[24][21]/Q
                         net (fo=2, routed)           0.056     0.197    U_RF/rf[24][21]
    SLICE_X65Y132        FDCE                                         r  U_RF/rf_reg[24][21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_RF/rf_reg[24][31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_RF/rf_reg[24][31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y132        FDCE                         0.000     0.000 r  U_RF/rf_reg[24][31]/C
    SLICE_X67Y132        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_RF/rf_reg[24][31]/Q
                         net (fo=2, routed)           0.056     0.197    U_RF/rf[24][31]
    SLICE_X67Y132        FDCE                                         r  U_RF/rf_reg[24][31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_RF/rf_reg[24][4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            U_RF/rf_reg[24][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y113        FDPE                         0.000     0.000 r  U_RF/rf_reg[24][4]/C
    SLICE_X49Y113        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  U_RF/rf_reg[24][4]/Q
                         net (fo=2, routed)           0.056     0.197    U_RF/rf[24][4]
    SLICE_X49Y113        FDPE                                         r  U_RF/rf_reg[24][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_RF/rf_reg[25][23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_RF/rf_reg[25][23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y135        FDCE                         0.000     0.000 r  U_RF/rf_reg[25][23]/C
    SLICE_X65Y135        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_RF/rf_reg[25][23]/Q
                         net (fo=2, routed)           0.056     0.197    U_RF/rf[25][23]
    SLICE_X65Y135        FDCE                                         r  U_RF/rf_reg[25][23]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.160ns  (logic 4.073ns (44.468%)  route 5.087ns (55.532%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.610     5.212    u_seg7x16/clk_IBUF_BUFG
    SLICE_X60Y112        FDPE                                         r  u_seg7x16/o_seg_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y112        FDPE (Prop_fdpe_C_Q)         0.518     5.730 r  u_seg7x16/o_seg_r_reg[1]/Q
                         net (fo=1, routed)           5.087    10.817    disp_seg_o_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.373 r  disp_seg_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.373    disp_seg_o[1]
    R10                                                               r  disp_seg_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.985ns  (logic 4.095ns (45.574%)  route 4.890ns (54.426%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.610     5.212    u_seg7x16/clk_IBUF_BUFG
    SLICE_X60Y112        FDPE                                         r  u_seg7x16/o_seg_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y112        FDPE (Prop_fdpe_C_Q)         0.518     5.730 r  u_seg7x16/o_seg_r_reg[0]/Q
                         net (fo=1, routed)           4.890    10.621    disp_seg_o_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    14.198 r  disp_seg_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.198    disp_seg_o[0]
    T10                                                               r  disp_seg_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.626ns  (logic 4.017ns (46.567%)  route 4.609ns (53.433%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.610     5.212    u_seg7x16/clk_IBUF_BUFG
    SLICE_X59Y112        FDPE                                         r  u_seg7x16/o_seg_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y112        FDPE (Prop_fdpe_C_Q)         0.456     5.668 r  u_seg7x16/o_seg_r_reg[5]/Q
                         net (fo=1, routed)           4.609    10.277    disp_seg_o_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    13.838 r  disp_seg_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.838    disp_seg_o[5]
    T11                                                               r  disp_seg_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.233ns  (logic 3.990ns (48.457%)  route 4.244ns (51.543%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.610     5.212    u_seg7x16/clk_IBUF_BUFG
    SLICE_X59Y112        FDPE                                         r  u_seg7x16/o_seg_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y112        FDPE (Prop_fdpe_C_Q)         0.456     5.668 r  u_seg7x16/o_seg_r_reg[4]/Q
                         net (fo=1, routed)           4.244     9.912    disp_seg_o_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    13.445 r  disp_seg_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.445    disp_seg_o[4]
    P15                                                               r  disp_seg_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.606ns  (logic 3.993ns (52.500%)  route 3.613ns (47.500%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.610     5.212    u_seg7x16/clk_IBUF_BUFG
    SLICE_X59Y112        FDPE                                         r  u_seg7x16/o_seg_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y112        FDPE (Prop_fdpe_C_Q)         0.456     5.668 r  u_seg7x16/o_seg_r_reg[6]/Q
                         net (fo=1, routed)           3.613     9.281    disp_seg_o_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    12.819 r  disp_seg_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.819    disp_seg_o[6]
    L18                                                               r  disp_seg_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.440ns  (logic 4.011ns (53.915%)  route 3.428ns (46.085%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.610     5.212    u_seg7x16/clk_IBUF_BUFG
    SLICE_X60Y112        FDPE                                         r  u_seg7x16/o_seg_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y112        FDPE (Prop_fdpe_C_Q)         0.518     5.730 r  u_seg7x16/o_seg_r_reg[2]/Q
                         net (fo=1, routed)           3.428     9.159    disp_seg_o_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    12.652 r  disp_seg_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.652    disp_seg_o[2]
    K16                                                               r  disp_seg_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.237ns  (logic 4.188ns (57.864%)  route 3.049ns (42.136%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.610     5.212    u_seg7x16/clk_IBUF_BUFG
    SLICE_X60Y112        FDPE                                         r  u_seg7x16/o_seg_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y112        FDPE (Prop_fdpe_C_Q)         0.478     5.690 r  u_seg7x16/o_seg_r_reg[7]/Q
                         net (fo=1, routed)           3.049     8.740    disp_seg_o_OBUF[7]
    H15                  OBUF (Prop_obuf_I_O)         3.710    12.450 r  disp_seg_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.450    disp_seg_o[7]
    H15                                                               r  disp_seg_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.207ns  (logic 4.006ns (55.588%)  route 3.201ns (44.412%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.609     5.211    u_seg7x16/clk_IBUF_BUFG
    SLICE_X59Y114        FDPE                                         r  u_seg7x16/o_seg_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y114        FDPE (Prop_fdpe_C_Q)         0.456     5.667 r  u_seg7x16/o_seg_r_reg[3]/Q
                         net (fo=1, routed)           3.201     8.868    disp_seg_o_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    12.418 r  disp_seg_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.418    disp_seg_o[3]
    K13                                                               r  disp_seg_o[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.377ns  (logic 1.392ns (58.566%)  route 0.985ns (41.434%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.556     1.475    u_seg7x16/clk_IBUF_BUFG
    SLICE_X59Y114        FDPE                                         r  u_seg7x16/o_seg_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y114        FDPE (Prop_fdpe_C_Q)         0.141     1.616 r  u_seg7x16/o_seg_r_reg[3]/Q
                         net (fo=1, routed)           0.985     2.601    disp_seg_o_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.852 r  disp_seg_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.852    disp_seg_o[3]
    K13                                                               r  disp_seg_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.388ns  (logic 1.441ns (60.325%)  route 0.947ns (39.675%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.557     1.476    u_seg7x16/clk_IBUF_BUFG
    SLICE_X60Y112        FDPE                                         r  u_seg7x16/o_seg_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y112        FDPE (Prop_fdpe_C_Q)         0.148     1.624 r  u_seg7x16/o_seg_r_reg[7]/Q
                         net (fo=1, routed)           0.947     2.572    disp_seg_o_OBUF[7]
    H15                  OBUF (Prop_obuf_I_O)         1.293     3.864 r  disp_seg_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.864    disp_seg_o[7]
    H15                                                               r  disp_seg_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.477ns  (logic 1.358ns (54.841%)  route 1.118ns (45.159%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.557     1.476    u_seg7x16/clk_IBUF_BUFG
    SLICE_X60Y112        FDPE                                         r  u_seg7x16/o_seg_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y112        FDPE (Prop_fdpe_C_Q)         0.164     1.640 r  u_seg7x16/o_seg_r_reg[2]/Q
                         net (fo=1, routed)           1.118     2.759    disp_seg_o_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.953 r  disp_seg_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.953    disp_seg_o[2]
    K16                                                               r  disp_seg_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.632ns  (logic 1.379ns (52.397%)  route 1.253ns (47.603%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.557     1.476    u_seg7x16/clk_IBUF_BUFG
    SLICE_X59Y112        FDPE                                         r  u_seg7x16/o_seg_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y112        FDPE (Prop_fdpe_C_Q)         0.141     1.617 r  u_seg7x16/o_seg_r_reg[6]/Q
                         net (fo=1, routed)           1.253     2.870    disp_seg_o_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     4.109 r  disp_seg_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.109    disp_seg_o[6]
    L18                                                               r  disp_seg_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.923ns  (logic 1.375ns (47.053%)  route 1.548ns (52.947%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.557     1.476    u_seg7x16/clk_IBUF_BUFG
    SLICE_X59Y112        FDPE                                         r  u_seg7x16/o_seg_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y112        FDPE (Prop_fdpe_C_Q)         0.141     1.617 r  u_seg7x16/o_seg_r_reg[4]/Q
                         net (fo=1, routed)           1.548     3.165    disp_seg_o_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.399 r  disp_seg_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.399    disp_seg_o[4]
    P15                                                               r  disp_seg_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.117ns  (logic 1.402ns (44.986%)  route 1.715ns (55.014%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.557     1.476    u_seg7x16/clk_IBUF_BUFG
    SLICE_X59Y112        FDPE                                         r  u_seg7x16/o_seg_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y112        FDPE (Prop_fdpe_C_Q)         0.141     1.617 r  u_seg7x16/o_seg_r_reg[5]/Q
                         net (fo=1, routed)           1.715     3.332    disp_seg_o_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.594 r  disp_seg_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.594    disp_seg_o[5]
    T11                                                               r  disp_seg_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.278ns  (logic 1.441ns (43.975%)  route 1.836ns (56.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.557     1.476    u_seg7x16/clk_IBUF_BUFG
    SLICE_X60Y112        FDPE                                         r  u_seg7x16/o_seg_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y112        FDPE (Prop_fdpe_C_Q)         0.164     1.640 r  u_seg7x16/o_seg_r_reg[0]/Q
                         net (fo=1, routed)           1.836     3.477    disp_seg_o_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     4.754 r  disp_seg_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.754    disp_seg_o[0]
    T10                                                               r  disp_seg_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.354ns  (logic 1.420ns (42.340%)  route 1.934ns (57.660%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.557     1.476    u_seg7x16/clk_IBUF_BUFG
    SLICE_X60Y112        FDPE                                         r  u_seg7x16/o_seg_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y112        FDPE (Prop_fdpe_C_Q)         0.164     1.640 r  u_seg7x16/o_seg_r_reg[1]/Q
                         net (fo=1, routed)           1.934     3.574    disp_seg_o_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     4.830 r  disp_seg_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.830    disp_seg_o[1]
    R10                                                               r  disp_seg_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           213 Endpoints
Min Delay           213 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_i[11]
                            (input port)
  Destination:            u_seg7x16/i_data_store_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.909ns  (logic 2.100ns (17.634%)  route 9.809ns (82.366%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  sw_i[11] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[11]
    T13                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sw_i_IBUF[11]_inst/O
                         net (fo=49, routed)          7.454     8.956    u_seg7x16/sw_i_IBUF[1]
    SLICE_X53Y127        LUT6 (Prop_lut6_I1_O)        0.124     9.080 r  u_seg7x16/i_data_store[22]_i_3/O
                         net (fo=1, routed)           1.383    10.463    u_seg7x16/i_data_store[22]_i_3_n_0
    SLICE_X60Y118        LUT3 (Prop_lut3_I2_O)        0.146    10.609 f  u_seg7x16/i_data_store[22]_i_2/O
                         net (fo=1, routed)           0.972    11.581    u_seg7x16/i_data_store[22]_i_2_n_0
    SLICE_X61Y113        LUT4 (Prop_lut4_I3_O)        0.328    11.909 r  u_seg7x16/i_data_store[22]_i_1/O
                         net (fo=1, routed)           0.000    11.909    u_seg7x16/i_data_store[22]_i_1_n_0
    SLICE_X61Y113        FDCE                                         r  u_seg7x16/i_data_store_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.488     4.910    u_seg7x16/clk_IBUF_BUFG
    SLICE_X61Y113        FDCE                                         r  u_seg7x16/i_data_store_reg[22]/C

Slack:                    inf
  Source:                 sw_i[11]
                            (input port)
  Destination:            u_seg7x16/i_data_store_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.762ns  (logic 1.874ns (15.934%)  route 9.887ns (84.066%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  sw_i[11] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[11]
    T13                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sw_i_IBUF[11]_inst/O
                         net (fo=49, routed)          7.451     8.953    u_seg7x16/sw_i_IBUF[1]
    SLICE_X54Y127        LUT6 (Prop_lut6_I1_O)        0.124     9.077 r  u_seg7x16/i_data_store[27]_i_3/O
                         net (fo=1, routed)           1.213    10.290    u_seg7x16/i_data_store[27]_i_3_n_0
    SLICE_X59Y120        LUT3 (Prop_lut3_I2_O)        0.124    10.414 f  u_seg7x16/i_data_store[27]_i_2/O
                         net (fo=1, routed)           1.224    11.638    u_seg7x16/i_data_store[27]_i_2_n_0
    SLICE_X63Y114        LUT4 (Prop_lut4_I3_O)        0.124    11.762 r  u_seg7x16/i_data_store[27]_i_1/O
                         net (fo=1, routed)           0.000    11.762    u_seg7x16/i_data_store[27]_i_1_n_0
    SLICE_X63Y114        FDCE                                         r  u_seg7x16/i_data_store_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.490     4.912    u_seg7x16/clk_IBUF_BUFG
    SLICE_X63Y114        FDCE                                         r  u_seg7x16/i_data_store_reg[27]/C

Slack:                    inf
  Source:                 sw_i[11]
                            (input port)
  Destination:            u_seg7x16/i_data_store_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.642ns  (logic 1.874ns (16.097%)  route 9.768ns (83.903%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  sw_i[11] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[11]
    T13                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sw_i_IBUF[11]_inst/O
                         net (fo=49, routed)          7.441     8.943    u_seg7x16/sw_i_IBUF[1]
    SLICE_X53Y128        LUT6 (Prop_lut6_I1_O)        0.124     9.067 r  u_seg7x16/i_data_store[30]_i_3/O
                         net (fo=1, routed)           1.228    10.295    u_seg7x16/i_data_store[30]_i_3_n_0
    SLICE_X61Y118        LUT3 (Prop_lut3_I2_O)        0.124    10.419 f  u_seg7x16/i_data_store[30]_i_2/O
                         net (fo=1, routed)           1.099    11.518    u_seg7x16/i_data_store[30]_i_2_n_0
    SLICE_X61Y114        LUT4 (Prop_lut4_I3_O)        0.124    11.642 r  u_seg7x16/i_data_store[30]_i_1/O
                         net (fo=1, routed)           0.000    11.642    u_seg7x16/i_data_store[30]_i_1_n_0
    SLICE_X61Y114        FDCE                                         r  u_seg7x16/i_data_store_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.488     4.910    u_seg7x16/clk_IBUF_BUFG
    SLICE_X61Y114        FDCE                                         r  u_seg7x16/i_data_store_reg[30]/C

Slack:                    inf
  Source:                 sw_i[11]
                            (input port)
  Destination:            u_seg7x16/i_data_store_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.492ns  (logic 2.070ns (18.013%)  route 9.422ns (81.987%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  sw_i[11] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[11]
    T13                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sw_i_IBUF[11]_inst/O
                         net (fo=49, routed)          7.401     8.903    u_seg7x16/sw_i_IBUF[1]
    SLICE_X55Y128        LUT6 (Prop_lut6_I1_O)        0.124     9.027 r  u_seg7x16/i_data_store[28]_i_3/O
                         net (fo=1, routed)           0.829     9.856    u_seg7x16/i_data_store[28]_i_3_n_0
    SLICE_X59Y120        LUT3 (Prop_lut3_I2_O)        0.118     9.974 f  u_seg7x16/i_data_store[28]_i_2/O
                         net (fo=1, routed)           1.192    11.166    u_seg7x16/i_data_store[28]_i_2_n_0
    SLICE_X62Y112        LUT4 (Prop_lut4_I3_O)        0.326    11.492 r  u_seg7x16/i_data_store[28]_i_1/O
                         net (fo=1, routed)           0.000    11.492    u_seg7x16/i_data_store[28]_i_1_n_0
    SLICE_X62Y112        FDCE                                         r  u_seg7x16/i_data_store_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.491     4.913    u_seg7x16/clk_IBUF_BUFG
    SLICE_X62Y112        FDCE                                         r  u_seg7x16/i_data_store_reg[28]/C

Slack:                    inf
  Source:                 sw_i[11]
                            (input port)
  Destination:            u_seg7x16/i_data_store_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.353ns  (logic 2.110ns (18.586%)  route 9.243ns (81.414%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  sw_i[11] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[11]
    T13                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sw_i_IBUF[11]_inst/O
                         net (fo=49, routed)          7.381     8.883    u_seg7x16/sw_i_IBUF[1]
    SLICE_X54Y127        LUT6 (Prop_lut6_I1_O)        0.124     9.007 r  u_seg7x16/i_data_store[26]_i_3/O
                         net (fo=1, routed)           1.253    10.261    u_seg7x16/i_data_store[26]_i_3_n_0
    SLICE_X59Y118        LUT3 (Prop_lut3_I2_O)        0.152    10.413 f  u_seg7x16/i_data_store[26]_i_2/O
                         net (fo=1, routed)           0.608    11.021    u_seg7x16/i_data_store[26]_i_2_n_0
    SLICE_X61Y113        LUT4 (Prop_lut4_I3_O)        0.332    11.353 r  u_seg7x16/i_data_store[26]_i_1/O
                         net (fo=1, routed)           0.000    11.353    u_seg7x16/i_data_store[26]_i_1_n_0
    SLICE_X61Y113        FDCE                                         r  u_seg7x16/i_data_store_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.488     4.910    u_seg7x16/clk_IBUF_BUFG
    SLICE_X61Y113        FDCE                                         r  u_seg7x16/i_data_store_reg[26]/C

Slack:                    inf
  Source:                 sw_i[11]
                            (input port)
  Destination:            u_seg7x16/i_data_store_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.251ns  (logic 1.874ns (16.656%)  route 9.377ns (83.344%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  sw_i[11] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[11]
    T13                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sw_i_IBUF[11]_inst/O
                         net (fo=49, routed)          7.263     8.765    u_seg7x16/sw_i_IBUF[1]
    SLICE_X55Y127        LUT6 (Prop_lut6_I1_O)        0.124     8.889 r  u_seg7x16/i_data_store[25]_i_3/O
                         net (fo=1, routed)           0.851     9.741    u_seg7x16/i_data_store[25]_i_3_n_0
    SLICE_X59Y118        LUT3 (Prop_lut3_I2_O)        0.124     9.865 f  u_seg7x16/i_data_store[25]_i_2/O
                         net (fo=1, routed)           1.262    11.127    u_seg7x16/i_data_store[25]_i_2_n_0
    SLICE_X62Y113        LUT4 (Prop_lut4_I3_O)        0.124    11.251 r  u_seg7x16/i_data_store[25]_i_1/O
                         net (fo=1, routed)           0.000    11.251    u_seg7x16/i_data_store[25]_i_1_n_0
    SLICE_X62Y113        FDCE                                         r  u_seg7x16/i_data_store_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.490     4.912    u_seg7x16/clk_IBUF_BUFG
    SLICE_X62Y113        FDCE                                         r  u_seg7x16/i_data_store_reg[25]/C

Slack:                    inf
  Source:                 sw_i[11]
                            (input port)
  Destination:            u_seg7x16/i_data_store_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.162ns  (logic 2.102ns (18.832%)  route 9.060ns (81.168%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  sw_i[11] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[11]
    T13                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sw_i_IBUF[11]_inst/O
                         net (fo=49, routed)          6.832     8.334    u_seg7x16/sw_i_IBUF[1]
    SLICE_X57Y126        LUT6 (Prop_lut6_I1_O)        0.124     8.458 r  u_seg7x16/i_data_store[18]_i_3/O
                         net (fo=1, routed)           0.985     9.443    u_seg7x16/i_data_store[18]_i_3_n_0
    SLICE_X59Y118        LUT3 (Prop_lut3_I2_O)        0.150     9.593 f  u_seg7x16/i_data_store[18]_i_2/O
                         net (fo=1, routed)           1.243    10.836    u_seg7x16/i_data_store[18]_i_2_n_0
    SLICE_X62Y115        LUT4 (Prop_lut4_I3_O)        0.326    11.162 r  u_seg7x16/i_data_store[18]_i_1/O
                         net (fo=1, routed)           0.000    11.162    u_seg7x16/i_data_store[18]_i_1_n_0
    SLICE_X62Y115        FDCE                                         r  u_seg7x16/i_data_store_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.489     4.911    u_seg7x16/clk_IBUF_BUFG
    SLICE_X62Y115        FDCE                                         r  u_seg7x16/i_data_store_reg[18]/C

Slack:                    inf
  Source:                 sw_i[11]
                            (input port)
  Destination:            u_seg7x16/i_data_store_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.124ns  (logic 1.874ns (16.847%)  route 9.250ns (83.153%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  sw_i[11] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[11]
    T13                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sw_i_IBUF[11]_inst/O
                         net (fo=49, routed)          7.038     8.540    u_seg7x16/sw_i_IBUF[1]
    SLICE_X61Y127        LUT6 (Prop_lut6_I1_O)        0.124     8.664 r  u_seg7x16/i_data_store[23]_i_3/O
                         net (fo=1, routed)           1.174     9.838    u_seg7x16/i_data_store[23]_i_3_n_0
    SLICE_X61Y118        LUT3 (Prop_lut3_I2_O)        0.124     9.962 f  u_seg7x16/i_data_store[23]_i_2/O
                         net (fo=1, routed)           1.038    11.000    u_seg7x16/i_data_store[23]_i_2_n_0
    SLICE_X64Y114        LUT4 (Prop_lut4_I3_O)        0.124    11.124 r  u_seg7x16/i_data_store[23]_i_1/O
                         net (fo=1, routed)           0.000    11.124    u_seg7x16/i_data_store[23]_i_1_n_0
    SLICE_X64Y114        FDCE                                         r  u_seg7x16/i_data_store_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.491     4.913    u_seg7x16/clk_IBUF_BUFG
    SLICE_X64Y114        FDCE                                         r  u_seg7x16/i_data_store_reg[23]/C

Slack:                    inf
  Source:                 sw_i[11]
                            (input port)
  Destination:            u_seg7x16/i_data_store_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.976ns  (logic 1.874ns (17.074%)  route 9.102ns (82.926%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  sw_i[11] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[11]
    T13                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sw_i_IBUF[11]_inst/O
                         net (fo=49, routed)          7.050     8.552    u_seg7x16/sw_i_IBUF[1]
    SLICE_X59Y125        LUT6 (Prop_lut6_I1_O)        0.124     8.676 r  u_seg7x16/i_data_store[17]_i_3/O
                         net (fo=1, routed)           0.787     9.463    u_seg7x16/i_data_store[17]_i_3_n_0
    SLICE_X59Y118        LUT3 (Prop_lut3_I2_O)        0.124     9.587 f  u_seg7x16/i_data_store[17]_i_2/O
                         net (fo=1, routed)           1.265    10.852    u_seg7x16/i_data_store[17]_i_2_n_0
    SLICE_X62Y112        LUT4 (Prop_lut4_I3_O)        0.124    10.976 r  u_seg7x16/i_data_store[17]_i_1/O
                         net (fo=1, routed)           0.000    10.976    u_seg7x16/i_data_store[17]_i_1_n_0
    SLICE_X62Y112        FDCE                                         r  u_seg7x16/i_data_store_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.491     4.913    u_seg7x16/clk_IBUF_BUFG
    SLICE_X62Y112        FDCE                                         r  u_seg7x16/i_data_store_reg[17]/C

Slack:                    inf
  Source:                 sw_i[11]
                            (input port)
  Destination:            u_seg7x16/i_data_store_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.967ns  (logic 2.108ns (19.223%)  route 8.859ns (80.777%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  sw_i[11] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[11]
    T13                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sw_i_IBUF[11]_inst/O
                         net (fo=49, routed)          6.875     8.377    u_seg7x16/sw_i_IBUF[1]
    SLICE_X55Y126        LUT6 (Prop_lut6_I1_O)        0.124     8.501 r  u_seg7x16/i_data_store[24]_i_3/O
                         net (fo=1, routed)           1.143     9.643    u_seg7x16/i_data_store[24]_i_3_n_0
    SLICE_X61Y118        LUT3 (Prop_lut3_I2_O)        0.150     9.793 f  u_seg7x16/i_data_store[24]_i_2/O
                         net (fo=1, routed)           0.841    10.635    u_seg7x16/i_data_store[24]_i_2_n_0
    SLICE_X63Y114        LUT4 (Prop_lut4_I3_O)        0.332    10.967 r  u_seg7x16/i_data_store[24]_i_1/O
                         net (fo=1, routed)           0.000    10.967    u_seg7x16/i_data_store[24]_i_1_n_0
    SLICE_X63Y114        FDCE                                         r  u_seg7x16/i_data_store_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.490     4.912    u_seg7x16/clk_IBUF_BUFG
    SLICE_X63Y114        FDCE                                         r  u_seg7x16/i_data_store_reg[24]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_data_store_reg[63]_i_2/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_seg7x16/i_data_store_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.452ns  (logic 0.183ns (40.475%)  route 0.269ns (59.525%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111        FDCE                         0.000     0.000 r  i_data_store_reg[63]_i_2/C
    SLICE_X61Y111        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i_data_store_reg[63]_i_2/Q
                         net (fo=65, routed)          0.269     0.410    u_seg7x16/i_data_store_reg[1]_0
    SLICE_X61Y113        LUT3 (Prop_lut3_I1_O)        0.042     0.452 r  u_seg7x16/i_data_store[53]_i_1/O
                         net (fo=1, routed)           0.000     0.452    u_seg7x16/i_data_store[53]_i_1_n_0
    SLICE_X61Y113        FDCE                                         r  u_seg7x16/i_data_store_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.826     1.991    u_seg7x16/clk_IBUF_BUFG
    SLICE_X61Y113        FDCE                                         r  u_seg7x16/i_data_store_reg[53]/C

Slack:                    inf
  Source:                 i_data_store_reg[63]_i_2/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_seg7x16/i_data_store_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.868%)  route 0.269ns (59.132%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111        FDCE                         0.000     0.000 r  i_data_store_reg[63]_i_2/C
    SLICE_X61Y111        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i_data_store_reg[63]_i_2/Q
                         net (fo=65, routed)          0.269     0.410    u_seg7x16/i_data_store_reg[1]_0
    SLICE_X61Y113        LUT4 (Prop_lut4_I2_O)        0.045     0.455 r  u_seg7x16/i_data_store[22]_i_1/O
                         net (fo=1, routed)           0.000     0.455    u_seg7x16/i_data_store[22]_i_1_n_0
    SLICE_X61Y113        FDCE                                         r  u_seg7x16/i_data_store_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.826     1.991    u_seg7x16/clk_IBUF_BUFG
    SLICE_X61Y113        FDCE                                         r  u_seg7x16/i_data_store_reg[22]/C

Slack:                    inf
  Source:                 i_data_store_reg[63]_i_2/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_seg7x16/i_data_store_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.455ns  (logic 0.184ns (40.428%)  route 0.271ns (59.572%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111        FDCE                         0.000     0.000 r  i_data_store_reg[63]_i_2/C
    SLICE_X61Y111        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i_data_store_reg[63]_i_2/Q
                         net (fo=65, routed)          0.271     0.412    u_seg7x16/i_data_store_reg[1]_0
    SLICE_X61Y113        LUT3 (Prop_lut3_I1_O)        0.043     0.455 r  u_seg7x16/i_data_store[57]_i_1/O
                         net (fo=1, routed)           0.000     0.455    u_seg7x16/i_data_store[57]_i_1_n_0
    SLICE_X61Y113        FDCE                                         r  u_seg7x16/i_data_store_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.826     1.991    u_seg7x16/clk_IBUF_BUFG
    SLICE_X61Y113        FDCE                                         r  u_seg7x16/i_data_store_reg[57]/C

Slack:                    inf
  Source:                 i_data_store_reg[63]_i_2/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_seg7x16/i_data_store_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.689%)  route 0.271ns (59.311%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111        FDCE                         0.000     0.000 r  i_data_store_reg[63]_i_2/C
    SLICE_X61Y111        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i_data_store_reg[63]_i_2/Q
                         net (fo=65, routed)          0.271     0.412    u_seg7x16/i_data_store_reg[1]_0
    SLICE_X61Y113        LUT4 (Prop_lut4_I2_O)        0.045     0.457 r  u_seg7x16/i_data_store[26]_i_1/O
                         net (fo=1, routed)           0.000     0.457    u_seg7x16/i_data_store[26]_i_1_n_0
    SLICE_X61Y113        FDCE                                         r  u_seg7x16/i_data_store_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.826     1.991    u_seg7x16/clk_IBUF_BUFG
    SLICE_X61Y113        FDCE                                         r  u_seg7x16/i_data_store_reg[26]/C

Slack:                    inf
  Source:                 i_data_store_reg[63]_i_2/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_seg7x16/i_data_store_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.508ns  (logic 0.186ns (36.620%)  route 0.322ns (63.380%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111        FDCE                         0.000     0.000 r  i_data_store_reg[63]_i_2/C
    SLICE_X61Y111        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i_data_store_reg[63]_i_2/Q
                         net (fo=65, routed)          0.322     0.463    u_seg7x16/i_data_store_reg[1]_0
    SLICE_X61Y113        LUT3 (Prop_lut3_I1_O)        0.045     0.508 r  u_seg7x16/i_data_store[37]_i_1/O
                         net (fo=1, routed)           0.000     0.508    u_seg7x16/i_data_store[37]_i_1_n_0
    SLICE_X61Y113        FDCE                                         r  u_seg7x16/i_data_store_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.826     1.991    u_seg7x16/clk_IBUF_BUFG
    SLICE_X61Y113        FDCE                                         r  u_seg7x16/i_data_store_reg[37]/C

Slack:                    inf
  Source:                 i_data_store_reg[63]_i_2/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_seg7x16/i_data_store_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.508ns  (logic 0.186ns (36.620%)  route 0.322ns (63.380%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111        FDCE                         0.000     0.000 r  i_data_store_reg[63]_i_2/C
    SLICE_X61Y111        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i_data_store_reg[63]_i_2/Q
                         net (fo=65, routed)          0.322     0.463    u_seg7x16/i_data_store_reg[1]_0
    SLICE_X61Y113        LUT4 (Prop_lut4_I2_O)        0.045     0.508 r  u_seg7x16/i_data_store[6]_i_1/O
                         net (fo=1, routed)           0.000     0.508    u_seg7x16/i_data_store[6]_i_1_n_0
    SLICE_X61Y113        FDCE                                         r  u_seg7x16/i_data_store_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.826     1.991    u_seg7x16/clk_IBUF_BUFG
    SLICE_X61Y113        FDCE                                         r  u_seg7x16/i_data_store_reg[6]/C

Slack:                    inf
  Source:                 i_data_store_reg[63]_i_2/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_seg7x16/i_data_store_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.515ns  (logic 0.183ns (35.548%)  route 0.332ns (64.452%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111        FDCE                         0.000     0.000 r  i_data_store_reg[63]_i_2/C
    SLICE_X61Y111        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i_data_store_reg[63]_i_2/Q
                         net (fo=65, routed)          0.332     0.473    u_seg7x16/i_data_store_reg[1]_0
    SLICE_X63Y111        LUT3 (Prop_lut3_I1_O)        0.042     0.515 r  u_seg7x16/i_data_store[51]_i_1/O
                         net (fo=1, routed)           0.000     0.515    u_seg7x16/i_data_store[51]_i_1_n_0
    SLICE_X63Y111        FDCE                                         r  u_seg7x16/i_data_store_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.831     1.996    u_seg7x16/clk_IBUF_BUFG
    SLICE_X63Y111        FDCE                                         r  u_seg7x16/i_data_store_reg[51]/C

Slack:                    inf
  Source:                 i_data_store_reg[63]_i_2/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_seg7x16/i_data_store_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.922%)  route 0.332ns (64.078%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111        FDCE                         0.000     0.000 r  i_data_store_reg[63]_i_2/C
    SLICE_X61Y111        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i_data_store_reg[63]_i_2/Q
                         net (fo=65, routed)          0.332     0.473    u_seg7x16/i_data_store_reg[1]_0
    SLICE_X63Y111        LUT4 (Prop_lut4_I2_O)        0.045     0.518 r  u_seg7x16/i_data_store[20]_i_1/O
                         net (fo=1, routed)           0.000     0.518    u_seg7x16/i_data_store[20]_i_1_n_0
    SLICE_X63Y111        FDCE                                         r  u_seg7x16/i_data_store_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.831     1.996    u_seg7x16/clk_IBUF_BUFG
    SLICE_X63Y111        FDCE                                         r  u_seg7x16/i_data_store_reg[20]/C

Slack:                    inf
  Source:                 i_data_store_reg[63]_i_2/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_seg7x16/i_data_store_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.535ns  (logic 0.186ns (34.770%)  route 0.349ns (65.230%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111        FDCE                         0.000     0.000 r  i_data_store_reg[63]_i_2/C
    SLICE_X61Y111        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i_data_store_reg[63]_i_2/Q
                         net (fo=65, routed)          0.349     0.490    u_seg7x16/i_data_store_reg[1]_0
    SLICE_X62Y112        LUT4 (Prop_lut4_I2_O)        0.045     0.535 r  u_seg7x16/i_data_store[17]_i_1/O
                         net (fo=1, routed)           0.000     0.535    u_seg7x16/i_data_store[17]_i_1_n_0
    SLICE_X62Y112        FDCE                                         r  u_seg7x16/i_data_store_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.828     1.994    u_seg7x16/clk_IBUF_BUFG
    SLICE_X62Y112        FDCE                                         r  u_seg7x16/i_data_store_reg[17]/C

Slack:                    inf
  Source:                 i_data_store_reg[63]_i_2/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_seg7x16/i_data_store_reg[48]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.189ns (35.134%)  route 0.349ns (64.866%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111        FDCE                         0.000     0.000 r  i_data_store_reg[63]_i_2/C
    SLICE_X61Y111        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i_data_store_reg[63]_i_2/Q
                         net (fo=65, routed)          0.349     0.490    u_seg7x16/i_data_store_reg[1]_0
    SLICE_X62Y112        LUT3 (Prop_lut3_I1_O)        0.048     0.538 r  u_seg7x16/i_data_store[48]_i_1/O
                         net (fo=1, routed)           0.000     0.538    u_seg7x16/i_data_store[48]_i_1_n_0
    SLICE_X62Y112        FDCE                                         r  u_seg7x16/i_data_store_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.828     1.994    u_seg7x16/clk_IBUF_BUFG
    SLICE_X62Y112        FDCE                                         r  u_seg7x16/i_data_store_reg[48]/C





