{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679162160660 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679162160660 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 19 01:56:00 2023 " "Processing started: Sun Mar 19 01:56:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679162160660 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679162160660 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off boom_pro -c boom_pro " "Command: quartus_map --read_settings_files=on --write_settings_files=off boom_pro -c boom_pro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679162160660 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679162160921 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679162160921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boom_pro.v 1 1 " "Found 1 design units, including 1 entities, in source file boom_pro.v" { { "Info" "ISGN_ENTITY_NAME" "1 boom_pro " "Found entity 1: boom_pro" {  } { { "boom_pro.v" "" { Text "D:/shudianshiyan/boom_pro/boom_pro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679162166944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679162166944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cartoon.v 1 1 " "Found 1 design units, including 1 entities, in source file cartoon.v" { { "Info" "ISGN_ENTITY_NAME" "1 cartoon " "Found entity 1: cartoon" {  } { { "cartoon.v" "" { Text "D:/shudianshiyan/boom_pro/cartoon.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679162166946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679162166946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp.v 1 1 " "Found 1 design units, including 1 entities, in source file disp.v" { { "Info" "ISGN_ENTITY_NAME" "1 disp " "Found entity 1: disp" {  } { { "disp.v" "" { Text "D:/shudianshiyan/boom_pro/disp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679162166947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679162166947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment.v 1 1 " "Found 1 design units, including 1 entities, in source file segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment " "Found entity 1: segment" {  } { { "segment.v" "" { Text "D:/shudianshiyan/boom_pro/segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679162166949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679162166949 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand rand.v(1) " "Verilog HDL Declaration warning at rand.v(1): \"rand\" is SystemVerilog-2005 keyword" {  } { { "rand.v" "" { Text "D:/shudianshiyan/boom_pro/rand.v" 1 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1679162166950 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rand.v(11) " "Verilog HDL information at rand.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "rand.v" "" { Text "D:/shudianshiyan/boom_pro/rand.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1679162166950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rand.v 1 1 " "Found 1 design units, including 1 entities, in source file rand.v" { { "Info" "ISGN_ENTITY_NAME" "1 rand " "Found entity 1: rand" {  } { { "rand.v" "" { Text "D:/shudianshiyan/boom_pro/rand.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679162166951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679162166951 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "countdown,v.v " "Can't analyze file -- file countdown,v.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1679162166952 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "music.v(71) " "Verilog HDL information at music.v(71): always construct contains both blocking and non-blocking assignments" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 71 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1679162166953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "music.v 1 1 " "Found 1 design units, including 1 entities, in source file music.v" { { "Info" "ISGN_ENTITY_NAME" "1 music " "Found entity 1: music" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679162166954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679162166954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "D:/shudianshiyan/boom_pro/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679162166955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679162166955 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "boom_pro " "Elaborating entity \"boom_pro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679162167014 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 boom_pro.v(111) " "Verilog HDL assignment warning at boom_pro.v(111): truncated value with size 32 to match size of target (2)" {  } { { "boom_pro.v" "" { Text "D:/shudianshiyan/boom_pro/boom_pro.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167015 "|boom_pro"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce1 " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce1\"" {  } { { "boom_pro.v" "debounce1" { Text "D:/shudianshiyan/boom_pro/boom_pro.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679162167016 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 debounce.v(18) " "Verilog HDL assignment warning at debounce.v(18): truncated value with size 32 to match size of target (13)" {  } { { "debounce.v" "" { Text "D:/shudianshiyan/boom_pro/debounce.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167016 "|boom_pro|debounce:debounce1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 debounce.v(37) " "Verilog HDL assignment warning at debounce.v(37): truncated value with size 32 to match size of target (13)" {  } { { "debounce.v" "" { Text "D:/shudianshiyan/boom_pro/debounce.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167016 "|boom_pro|debounce:debounce1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand rand:rand1 " "Elaborating entity \"rand\" for hierarchy \"rand:rand1\"" {  } { { "boom_pro.v" "rand1" { Text "D:/shudianshiyan/boom_pro/boom_pro.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679162167017 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 rand.v(13) " "Verilog HDL assignment warning at rand.v(13): truncated value with size 32 to match size of target (7)" {  } { { "rand.v" "" { Text "D:/shudianshiyan/boom_pro/rand.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167017 "|boom_pro|rand:rand1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disp disp:disp1 " "Elaborating entity \"disp\" for hierarchy \"disp:disp1\"" {  } { { "boom_pro.v" "disp1" { Text "D:/shudianshiyan/boom_pro/boom_pro.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679162167018 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 disp.v(37) " "Verilog HDL assignment warning at disp.v(37): truncated value with size 32 to match size of target (4)" {  } { { "disp.v" "" { Text "D:/shudianshiyan/boom_pro/disp.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167019 "|boom_pro|disp:disp1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 disp.v(41) " "Verilog HDL assignment warning at disp.v(41): truncated value with size 32 to match size of target (4)" {  } { { "disp.v" "" { Text "D:/shudianshiyan/boom_pro/disp.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167019 "|boom_pro|disp:disp1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 disp.v(45) " "Verilog HDL assignment warning at disp.v(45): truncated value with size 5 to match size of target (4)" {  } { { "disp.v" "" { Text "D:/shudianshiyan/boom_pro/disp.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167019 "|boom_pro|disp:disp1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 disp.v(68) " "Verilog HDL assignment warning at disp.v(68): truncated value with size 32 to match size of target (4)" {  } { { "disp.v" "" { Text "D:/shudianshiyan/boom_pro/disp.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167019 "|boom_pro|disp:disp1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 disp.v(72) " "Verilog HDL assignment warning at disp.v(72): truncated value with size 32 to match size of target (4)" {  } { { "disp.v" "" { Text "D:/shudianshiyan/boom_pro/disp.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167019 "|boom_pro|disp:disp1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 disp.v(76) " "Verilog HDL assignment warning at disp.v(76): truncated value with size 32 to match size of target (4)" {  } { { "disp.v" "" { Text "D:/shudianshiyan/boom_pro/disp.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167019 "|boom_pro|disp:disp1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment disp:disp1\|segment:segment1 " "Elaborating entity \"segment\" for hierarchy \"disp:disp1\|segment:segment1\"" {  } { { "disp.v" "segment1" { Text "D:/shudianshiyan/boom_pro/disp.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679162167019 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.data_a 0 segment.v(6) " "Net \"seg.data_a\" at segment.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "segment.v" "" { Text "D:/shudianshiyan/boom_pro/segment.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1679162167020 "|boom_pro|disp:disp1|segment:segment1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.waddr_a 0 segment.v(6) " "Net \"seg.waddr_a\" at segment.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "segment.v" "" { Text "D:/shudianshiyan/boom_pro/segment.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1679162167020 "|boom_pro|disp:disp1|segment:segment1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.we_a 0 segment.v(6) " "Net \"seg.we_a\" at segment.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "segment.v" "" { Text "D:/shudianshiyan/boom_pro/segment.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1679162167020 "|boom_pro|disp:disp1|segment:segment1"}
{ "Warning" "WSGN_SEARCH_FILE" "countdown.v 1 1 " "Using design file countdown.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 countdown " "Found entity 1: countdown" {  } { { "countdown.v" "" { Text "D:/shudianshiyan/boom_pro/countdown.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679162167034 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1679162167034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countdown countdown:countdown1 " "Elaborating entity \"countdown\" for hierarchy \"countdown:countdown1\"" {  } { { "boom_pro.v" "countdown1" { Text "D:/shudianshiyan/boom_pro/boom_pro.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679162167034 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 countdown.v(28) " "Verilog HDL assignment warning at countdown.v(28): truncated value with size 32 to match size of target (5)" {  } { { "countdown.v" "" { Text "D:/shudianshiyan/boom_pro/countdown.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167035 "|boom_pro|countdown:countdown1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 countdown.v(38) " "Verilog HDL assignment warning at countdown.v(38): truncated value with size 32 to match size of target (20)" {  } { { "countdown.v" "" { Text "D:/shudianshiyan/boom_pro/countdown.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167035 "|boom_pro|countdown:countdown1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 countdown.v(53) " "Verilog HDL assignment warning at countdown.v(53): truncated value with size 32 to match size of target (5)" {  } { { "countdown.v" "" { Text "D:/shudianshiyan/boom_pro/countdown.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167035 "|boom_pro|countdown:countdown1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 countdown.v(63) " "Verilog HDL assignment warning at countdown.v(63): truncated value with size 32 to match size of target (20)" {  } { { "countdown.v" "" { Text "D:/shudianshiyan/boom_pro/countdown.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167035 "|boom_pro|countdown:countdown1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "music music:music1 " "Elaborating entity \"music\" for hierarchy \"music:music1\"" {  } { { "boom_pro.v" "music1" { Text "D:/shudianshiyan/boom_pro/boom_pro.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679162167036 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 music.v(82) " "Verilog HDL assignment warning at music.v(82): truncated value with size 32 to match size of target (12)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167038 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 music.v(92) " "Verilog HDL assignment warning at music.v(92): truncated value with size 32 to match size of target (7)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167038 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(96) " "Verilog HDL assignment warning at music.v(96): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167038 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(116) " "Verilog HDL assignment warning at music.v(116): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167038 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 music.v(120) " "Verilog HDL assignment warning at music.v(120): truncated value with size 32 to match size of target (12)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167038 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(150) " "Verilog HDL assignment warning at music.v(150): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167038 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(152) " "Verilog HDL assignment warning at music.v(152): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167038 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(154) " "Verilog HDL assignment warning at music.v(154): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167038 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(156) " "Verilog HDL assignment warning at music.v(156): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167038 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(158) " "Verilog HDL assignment warning at music.v(158): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167038 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(160) " "Verilog HDL assignment warning at music.v(160): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167038 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(162) " "Verilog HDL assignment warning at music.v(162): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167038 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(164) " "Verilog HDL assignment warning at music.v(164): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167038 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(166) " "Verilog HDL assignment warning at music.v(166): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167038 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(168) " "Verilog HDL assignment warning at music.v(168): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167038 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(170) " "Verilog HDL assignment warning at music.v(170): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167038 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(172) " "Verilog HDL assignment warning at music.v(172): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167038 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(174) " "Verilog HDL assignment warning at music.v(174): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167038 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(176) " "Verilog HDL assignment warning at music.v(176): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167038 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(178) " "Verilog HDL assignment warning at music.v(178): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167038 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(180) " "Verilog HDL assignment warning at music.v(180): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167038 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(182) " "Verilog HDL assignment warning at music.v(182): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167038 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(184) " "Verilog HDL assignment warning at music.v(184): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167038 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(186) " "Verilog HDL assignment warning at music.v(186): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167038 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(188) " "Verilog HDL assignment warning at music.v(188): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167038 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(190) " "Verilog HDL assignment warning at music.v(190): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167038 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(192) " "Verilog HDL assignment warning at music.v(192): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167038 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(194) " "Verilog HDL assignment warning at music.v(194): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167038 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(196) " "Verilog HDL assignment warning at music.v(196): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167038 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(198) " "Verilog HDL assignment warning at music.v(198): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167038 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(200) " "Verilog HDL assignment warning at music.v(200): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167038 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(202) " "Verilog HDL assignment warning at music.v(202): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167038 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(204) " "Verilog HDL assignment warning at music.v(204): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167038 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(206) " "Verilog HDL assignment warning at music.v(206): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167038 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(208) " "Verilog HDL assignment warning at music.v(208): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167038 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(210) " "Verilog HDL assignment warning at music.v(210): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167038 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(212) " "Verilog HDL assignment warning at music.v(212): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167038 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(214) " "Verilog HDL assignment warning at music.v(214): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167038 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(216) " "Verilog HDL assignment warning at music.v(216): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167038 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(218) " "Verilog HDL assignment warning at music.v(218): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167038 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(220) " "Verilog HDL assignment warning at music.v(220): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167038 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(222) " "Verilog HDL assignment warning at music.v(222): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167038 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(224) " "Verilog HDL assignment warning at music.v(224): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167038 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(226) " "Verilog HDL assignment warning at music.v(226): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167038 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(228) " "Verilog HDL assignment warning at music.v(228): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167038 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(230) " "Verilog HDL assignment warning at music.v(230): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167038 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(232) " "Verilog HDL assignment warning at music.v(232): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167038 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(234) " "Verilog HDL assignment warning at music.v(234): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167038 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(236) " "Verilog HDL assignment warning at music.v(236): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167038 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(238) " "Verilog HDL assignment warning at music.v(238): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167038 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(240) " "Verilog HDL assignment warning at music.v(240): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167038 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(242) " "Verilog HDL assignment warning at music.v(242): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167038 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(244) " "Verilog HDL assignment warning at music.v(244): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(246) " "Verilog HDL assignment warning at music.v(246): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(248) " "Verilog HDL assignment warning at music.v(248): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(250) " "Verilog HDL assignment warning at music.v(250): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(252) " "Verilog HDL assignment warning at music.v(252): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(254) " "Verilog HDL assignment warning at music.v(254): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(256) " "Verilog HDL assignment warning at music.v(256): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(258) " "Verilog HDL assignment warning at music.v(258): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(260) " "Verilog HDL assignment warning at music.v(260): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(262) " "Verilog HDL assignment warning at music.v(262): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(264) " "Verilog HDL assignment warning at music.v(264): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(266) " "Verilog HDL assignment warning at music.v(266): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(268) " "Verilog HDL assignment warning at music.v(268): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(270) " "Verilog HDL assignment warning at music.v(270): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(272) " "Verilog HDL assignment warning at music.v(272): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(274) " "Verilog HDL assignment warning at music.v(274): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(276) " "Verilog HDL assignment warning at music.v(276): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(278) " "Verilog HDL assignment warning at music.v(278): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(280) " "Verilog HDL assignment warning at music.v(280): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(282) " "Verilog HDL assignment warning at music.v(282): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(284) " "Verilog HDL assignment warning at music.v(284): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(286) " "Verilog HDL assignment warning at music.v(286): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(288) " "Verilog HDL assignment warning at music.v(288): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(290) " "Verilog HDL assignment warning at music.v(290): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(292) " "Verilog HDL assignment warning at music.v(292): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(294) " "Verilog HDL assignment warning at music.v(294): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(296) " "Verilog HDL assignment warning at music.v(296): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(298) " "Verilog HDL assignment warning at music.v(298): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(300) " "Verilog HDL assignment warning at music.v(300): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(302) " "Verilog HDL assignment warning at music.v(302): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(304) " "Verilog HDL assignment warning at music.v(304): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(306) " "Verilog HDL assignment warning at music.v(306): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(308) " "Verilog HDL assignment warning at music.v(308): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(310) " "Verilog HDL assignment warning at music.v(310): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(312) " "Verilog HDL assignment warning at music.v(312): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(314) " "Verilog HDL assignment warning at music.v(314): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(316) " "Verilog HDL assignment warning at music.v(316): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(318) " "Verilog HDL assignment warning at music.v(318): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(320) " "Verilog HDL assignment warning at music.v(320): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(322) " "Verilog HDL assignment warning at music.v(322): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(324) " "Verilog HDL assignment warning at music.v(324): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(326) " "Verilog HDL assignment warning at music.v(326): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(328) " "Verilog HDL assignment warning at music.v(328): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(330) " "Verilog HDL assignment warning at music.v(330): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(332) " "Verilog HDL assignment warning at music.v(332): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(334) " "Verilog HDL assignment warning at music.v(334): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(336) " "Verilog HDL assignment warning at music.v(336): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(338) " "Verilog HDL assignment warning at music.v(338): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(340) " "Verilog HDL assignment warning at music.v(340): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(342) " "Verilog HDL assignment warning at music.v(342): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(344) " "Verilog HDL assignment warning at music.v(344): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(346) " "Verilog HDL assignment warning at music.v(346): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(348) " "Verilog HDL assignment warning at music.v(348): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(350) " "Verilog HDL assignment warning at music.v(350): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(352) " "Verilog HDL assignment warning at music.v(352): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167039 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(354) " "Verilog HDL assignment warning at music.v(354): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167040 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(356) " "Verilog HDL assignment warning at music.v(356): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167040 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(358) " "Verilog HDL assignment warning at music.v(358): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167040 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(360) " "Verilog HDL assignment warning at music.v(360): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167040 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(362) " "Verilog HDL assignment warning at music.v(362): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167040 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(364) " "Verilog HDL assignment warning at music.v(364): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167040 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(366) " "Verilog HDL assignment warning at music.v(366): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167040 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(368) " "Verilog HDL assignment warning at music.v(368): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167040 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(370) " "Verilog HDL assignment warning at music.v(370): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167040 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(372) " "Verilog HDL assignment warning at music.v(372): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167040 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(384) " "Verilog HDL assignment warning at music.v(384): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167040 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(386) " "Verilog HDL assignment warning at music.v(386): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167040 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(388) " "Verilog HDL assignment warning at music.v(388): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167040 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(390) " "Verilog HDL assignment warning at music.v(390): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167040 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(392) " "Verilog HDL assignment warning at music.v(392): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167040 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(394) " "Verilog HDL assignment warning at music.v(394): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167040 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(396) " "Verilog HDL assignment warning at music.v(396): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167040 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(398) " "Verilog HDL assignment warning at music.v(398): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167040 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(400) " "Verilog HDL assignment warning at music.v(400): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167040 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(402) " "Verilog HDL assignment warning at music.v(402): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167040 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(404) " "Verilog HDL assignment warning at music.v(404): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167040 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(406) " "Verilog HDL assignment warning at music.v(406): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167040 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(408) " "Verilog HDL assignment warning at music.v(408): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167040 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(410) " "Verilog HDL assignment warning at music.v(410): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167040 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(412) " "Verilog HDL assignment warning at music.v(412): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167040 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(414) " "Verilog HDL assignment warning at music.v(414): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167040 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(416) " "Verilog HDL assignment warning at music.v(416): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167040 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(418) " "Verilog HDL assignment warning at music.v(418): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167040 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(420) " "Verilog HDL assignment warning at music.v(420): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167040 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(422) " "Verilog HDL assignment warning at music.v(422): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167040 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(424) " "Verilog HDL assignment warning at music.v(424): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167040 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(426) " "Verilog HDL assignment warning at music.v(426): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167040 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(428) " "Verilog HDL assignment warning at music.v(428): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167040 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(430) " "Verilog HDL assignment warning at music.v(430): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167040 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(432) " "Verilog HDL assignment warning at music.v(432): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167040 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(434) " "Verilog HDL assignment warning at music.v(434): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167040 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(436) " "Verilog HDL assignment warning at music.v(436): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167040 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(438) " "Verilog HDL assignment warning at music.v(438): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167040 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(440) " "Verilog HDL assignment warning at music.v(440): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167040 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(442) " "Verilog HDL assignment warning at music.v(442): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167040 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(444) " "Verilog HDL assignment warning at music.v(444): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167040 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(446) " "Verilog HDL assignment warning at music.v(446): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167040 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(448) " "Verilog HDL assignment warning at music.v(448): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167040 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(450) " "Verilog HDL assignment warning at music.v(450): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167040 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(452) " "Verilog HDL assignment warning at music.v(452): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167040 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(454) " "Verilog HDL assignment warning at music.v(454): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167040 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(456) " "Verilog HDL assignment warning at music.v(456): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167040 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 music.v(458) " "Verilog HDL assignment warning at music.v(458): truncated value with size 32 to match size of target (11)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167040 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 music.v(469) " "Verilog HDL assignment warning at music.v(469): truncated value with size 32 to match size of target (17)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167040 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 music.v(475) " "Verilog HDL assignment warning at music.v(475): truncated value with size 32 to match size of target (12)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167040 "|boom_pro|music:music1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 music.v(485) " "Verilog HDL assignment warning at music.v(485): truncated value with size 32 to match size of target (7)" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167040 "|boom_pro|music:music1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cartoon cartoon:cartoon1 " "Elaborating entity \"cartoon\" for hierarchy \"cartoon:cartoon1\"" {  } { { "boom_pro.v" "cartoon1" { Text "D:/shudianshiyan/boom_pro/boom_pro.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679162167041 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 cartoon.v(31) " "Verilog HDL assignment warning at cartoon.v(31): truncated value with size 32 to match size of target (3)" {  } { { "cartoon.v" "" { Text "D:/shudianshiyan/boom_pro/cartoon.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167044 "|boom_pro|cartoon:cartoon1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 cartoon.v(149) " "Verilog HDL assignment warning at cartoon.v(149): truncated value with size 32 to match size of target (21)" {  } { { "cartoon.v" "" { Text "D:/shudianshiyan/boom_pro/cartoon.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167044 "|boom_pro|cartoon:cartoon1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 cartoon.v(239) " "Verilog HDL assignment warning at cartoon.v(239): truncated value with size 32 to match size of target (21)" {  } { { "cartoon.v" "" { Text "D:/shudianshiyan/boom_pro/cartoon.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167044 "|boom_pro|cartoon:cartoon1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 cartoon.v(250) " "Verilog HDL assignment warning at cartoon.v(250): truncated value with size 32 to match size of target (21)" {  } { { "cartoon.v" "" { Text "D:/shudianshiyan/boom_pro/cartoon.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679162167044 "|boom_pro|cartoon:cartoon1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "scan.data_a 0 cartoon.v(11) " "Net \"scan.data_a\" at cartoon.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "cartoon.v" "" { Text "D:/shudianshiyan/boom_pro/cartoon.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1679162167044 "|boom_pro|cartoon:cartoon1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "scan.waddr_a 0 cartoon.v(11) " "Net \"scan.waddr_a\" at cartoon.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "cartoon.v" "" { Text "D:/shudianshiyan/boom_pro/cartoon.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1679162167044 "|boom_pro|cartoon:cartoon1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "scan.we_a 0 cartoon.v(11) " "Net \"scan.we_a\" at cartoon.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "cartoon.v" "" { Text "D:/shudianshiyan/boom_pro/cartoon.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1679162167045 "|boom_pro|cartoon:cartoon1"}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/shudianshiyan/boom_pro/db/boom_pro.ram0_segment_b1ef0119.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/shudianshiyan/boom_pro/db/boom_pro.ram0_segment_b1ef0119.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1679162167278 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "music:music1\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"music:music1\|Mult2\"" {  } { { "music.v" "Mult2" { Text "D:/shudianshiyan/boom_pro/music.v" 474 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1679162167632 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rand:rand1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rand:rand1\|Mult0\"" {  } { { "rand.v" "Mult0" { Text "D:/shudianshiyan/boom_pro/rand.v" 12 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1679162167632 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "music:music1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"music:music1\|Mult0\"" {  } { { "music.v" "Mult0" { Text "D:/shudianshiyan/boom_pro/music.v" 112 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1679162167632 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1679162167632 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "music:music1\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"music:music1\|lpm_mult:Mult2\"" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 474 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679162167671 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "music:music1\|lpm_mult:Mult2 " "Instantiated megafunction \"music:music1\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679162167672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679162167672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679162167672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679162167672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679162167672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679162167672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679162167672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679162167672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679162167672 ""}  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 474 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1679162167672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_4rs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_4rs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_4rs " "Found entity 1: mult_4rs" {  } { { "db/mult_4rs.tdf" "" { Text "D:/shudianshiyan/boom_pro/db/mult_4rs.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679162167712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679162167712 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rand:rand1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rand:rand1\|lpm_mult:Mult0\"" {  } { { "rand.v" "" { Text "D:/shudianshiyan/boom_pro/rand.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679162167721 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rand:rand1\|lpm_mult:Mult0 " "Instantiated megafunction \"rand:rand1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679162167721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679162167721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 50 " "Parameter \"LPM_WIDTHP\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679162167721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 50 " "Parameter \"LPM_WIDTHR\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679162167721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679162167721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679162167721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679162167721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679162167721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679162167721 ""}  } { { "rand.v" "" { Text "D:/shudianshiyan/boom_pro/rand.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1679162167721 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rand:rand1\|lpm_mult:Mult0\|multcore:mult_core rand:rand1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rand:rand1\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"rand:rand1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "rand.v" "" { Text "D:/shudianshiyan/boom_pro/rand.v" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679162167750 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rand:rand1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder rand:rand1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rand:rand1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"rand:rand1\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "rand.v" "" { Text "D:/shudianshiyan/boom_pro/rand.v" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679162167769 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rand:rand1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[3\] rand:rand1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rand:rand1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[3\]\", which is child of megafunction instantiation \"rand:rand1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "rand.v" "" { Text "D:/shudianshiyan/boom_pro/rand.v" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679162167793 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rand:rand1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[3\]\|addcore:adder rand:rand1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rand:rand1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[3\]\|addcore:adder\", which is child of megafunction instantiation \"rand:rand1\|lpm_mult:Mult0\"" {  } { { "lpm_add_sub.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 251 4 0 } } { "rand.v" "" { Text "D:/shudianshiyan/boom_pro/rand.v" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679162167814 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rand:rand1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[3\]\|addcore:adder\|a_csnbuffer:oflow_node rand:rand1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rand:rand1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[3\]\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"rand:rand1\|lpm_mult:Mult0\"" {  } { { "addcore.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "rand.v" "" { Text "D:/shudianshiyan/boom_pro/rand.v" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679162167830 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rand:rand1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[3\]\|addcore:adder\|a_csnbuffer:result_node rand:rand1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rand:rand1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[3\]\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"rand:rand1\|lpm_mult:Mult0\"" {  } { { "addcore.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/addcore.tdf" 112 6 0 } } { "rand.v" "" { Text "D:/shudianshiyan/boom_pro/rand.v" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679162167832 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rand:rand1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[3\]\|altshift:result_ext_latency_ffs rand:rand1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rand:rand1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[3\]\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"rand:rand1\|lpm_mult:Mult0\"" {  } { { "lpm_add_sub.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 269 2 0 } } { "rand.v" "" { Text "D:/shudianshiyan/boom_pro/rand.v" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679162167848 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rand:rand1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[3\]\|altshift:carry_ext_latency_ffs rand:rand1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rand:rand1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[3\]\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"rand:rand1\|lpm_mult:Mult0\"" {  } { { "lpm_add_sub.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 271 2 0 } } { "rand.v" "" { Text "D:/shudianshiyan/boom_pro/rand.v" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679162167850 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rand:rand1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add rand:rand1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rand:rand1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"rand:rand1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "rand.v" "" { Text "D:/shudianshiyan/boom_pro/rand.v" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679162167867 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rand:rand1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[1\] rand:rand1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rand:rand1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"rand:rand1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "rand.v" "" { Text "D:/shudianshiyan/boom_pro/rand.v" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679162167869 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rand:rand1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[1\]\|addcore:adder rand:rand1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rand:rand1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[1\]\|addcore:adder\", which is child of megafunction instantiation \"rand:rand1\|lpm_mult:Mult0\"" {  } { { "lpm_add_sub.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 251 4 0 } } { "rand.v" "" { Text "D:/shudianshiyan/boom_pro/rand.v" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679162167871 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rand:rand1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[1\]\|addcore:adder\|a_csnbuffer:oflow_node rand:rand1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rand:rand1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[1\]\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"rand:rand1\|lpm_mult:Mult0\"" {  } { { "addcore.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "rand.v" "" { Text "D:/shudianshiyan/boom_pro/rand.v" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679162167872 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rand:rand1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[1\]\|addcore:adder\|a_csnbuffer:result_node rand:rand1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rand:rand1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[1\]\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"rand:rand1\|lpm_mult:Mult0\"" {  } { { "addcore.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/addcore.tdf" 112 6 0 } } { "rand.v" "" { Text "D:/shudianshiyan/boom_pro/rand.v" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679162167874 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rand:rand1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[1\]\|altshift:result_ext_latency_ffs rand:rand1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rand:rand1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[1\]\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"rand:rand1\|lpm_mult:Mult0\"" {  } { { "lpm_add_sub.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 269 2 0 } } { "rand.v" "" { Text "D:/shudianshiyan/boom_pro/rand.v" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679162167876 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rand:rand1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add rand:rand1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rand:rand1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"rand:rand1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "rand.v" "" { Text "D:/shudianshiyan/boom_pro/rand.v" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679162167883 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rand:rand1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] rand:rand1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rand:rand1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"rand:rand1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "rand.v" "" { Text "D:/shudianshiyan/boom_pro/rand.v" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679162167886 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rand:rand1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|addcore:adder rand:rand1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rand:rand1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|addcore:adder\", which is child of megafunction instantiation \"rand:rand1\|lpm_mult:Mult0\"" {  } { { "lpm_add_sub.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 251 4 0 } } { "rand.v" "" { Text "D:/shudianshiyan/boom_pro/rand.v" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679162167888 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rand:rand1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:oflow_node rand:rand1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rand:rand1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"rand:rand1\|lpm_mult:Mult0\"" {  } { { "addcore.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "rand.v" "" { Text "D:/shudianshiyan/boom_pro/rand.v" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679162167889 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rand:rand1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node rand:rand1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rand:rand1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"rand:rand1\|lpm_mult:Mult0\"" {  } { { "addcore.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/addcore.tdf" 112 6 0 } } { "rand.v" "" { Text "D:/shudianshiyan/boom_pro/rand.v" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679162167891 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rand:rand1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|altshift:result_ext_latency_ffs rand:rand1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rand:rand1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"rand:rand1\|lpm_mult:Mult0\"" {  } { { "lpm_add_sub.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 269 2 0 } } { "rand.v" "" { Text "D:/shudianshiyan/boom_pro/rand.v" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679162167893 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rand:rand1\|lpm_mult:Mult0\|altshift:external_latency_ffs rand:rand1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rand:rand1\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"rand:rand1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "rand.v" "" { Text "D:/shudianshiyan/boom_pro/rand.v" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679162167895 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "music:music1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"music:music1\|lpm_mult:Mult0\"" {  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 112 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679162167899 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "music:music1\|lpm_mult:Mult0 " "Instantiated megafunction \"music:music1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679162167899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679162167899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679162167899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679162167899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679162167899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679162167899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679162167899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679162167899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679162167899 ""}  } { { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 112 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1679162167899 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "music:music1\|lpm_mult:Mult0\|multcore:mult_core music:music1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"music:music1\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"music:music1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 112 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679162167901 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "music:music1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder music:music1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"music:music1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"music:music1\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 112 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679162167903 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "music:music1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] music:music1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"music:music1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"music:music1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 112 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679162167906 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "music:music1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder music:music1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"music:music1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\", which is child of megafunction instantiation \"music:music1\|lpm_mult:Mult0\"" {  } { { "lpm_add_sub.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 251 4 0 } } { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 112 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679162167907 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "music:music1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:oflow_node music:music1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"music:music1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"music:music1\|lpm_mult:Mult0\"" {  } { { "addcore.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 112 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679162167909 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "music:music1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node music:music1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"music:music1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"music:music1\|lpm_mult:Mult0\"" {  } { { "addcore.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/addcore.tdf" 112 6 0 } } { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 112 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679162167911 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "music:music1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|altshift:result_ext_latency_ffs music:music1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"music:music1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"music:music1\|lpm_mult:Mult0\"" {  } { { "lpm_add_sub.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 269 2 0 } } { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 112 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679162167913 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "music:music1\|lpm_mult:Mult0\|altshift:external_latency_ffs music:music1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"music:music1\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"music:music1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "music.v" "" { Text "D:/shudianshiyan/boom_pro/music.v" 112 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679162167915 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "243 " "Ignored 243 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "243 " "Ignored 243 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1679162168090 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1679162168090 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] GND " "Pin \"seg\[7\]\" is stuck at GND" {  } { { "boom_pro.v" "" { Text "D:/shudianshiyan/boom_pro/boom_pro.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679162168480 "|boom_pro|seg[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_cat\[2\] VCC " "Pin \"seg_cat\[2\]\" is stuck at VCC" {  } { { "boom_pro.v" "" { Text "D:/shudianshiyan/boom_pro/boom_pro.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679162168480 "|boom_pro|seg_cat[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_cat\[3\] VCC " "Pin \"seg_cat\[3\]\" is stuck at VCC" {  } { { "boom_pro.v" "" { Text "D:/shudianshiyan/boom_pro/boom_pro.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679162168480 "|boom_pro|seg_cat[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_cat\[4\] VCC " "Pin \"seg_cat\[4\]\" is stuck at VCC" {  } { { "boom_pro.v" "" { Text "D:/shudianshiyan/boom_pro/boom_pro.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679162168480 "|boom_pro|seg_cat[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_cat\[5\] VCC " "Pin \"seg_cat\[5\]\" is stuck at VCC" {  } { { "boom_pro.v" "" { Text "D:/shudianshiyan/boom_pro/boom_pro.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679162168480 "|boom_pro|seg_cat[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_cat\[6\] VCC " "Pin \"seg_cat\[6\]\" is stuck at VCC" {  } { { "boom_pro.v" "" { Text "D:/shudianshiyan/boom_pro/boom_pro.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679162168480 "|boom_pro|seg_cat[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_cat\[7\] VCC " "Pin \"seg_cat\[7\]\" is stuck at VCC" {  } { { "boom_pro.v" "" { Text "D:/shudianshiyan/boom_pro/boom_pro.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679162168480 "|boom_pro|seg_cat[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[0\] GND " "Pin \"green\[0\]\" is stuck at GND" {  } { { "boom_pro.v" "" { Text "D:/shudianshiyan/boom_pro/boom_pro.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679162168480 "|boom_pro|green[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[1\] GND " "Pin \"green\[1\]\" is stuck at GND" {  } { { "boom_pro.v" "" { Text "D:/shudianshiyan/boom_pro/boom_pro.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679162168480 "|boom_pro|green[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[2\] GND " "Pin \"green\[2\]\" is stuck at GND" {  } { { "boom_pro.v" "" { Text "D:/shudianshiyan/boom_pro/boom_pro.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679162168480 "|boom_pro|green[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[5\] GND " "Pin \"green\[5\]\" is stuck at GND" {  } { { "boom_pro.v" "" { Text "D:/shudianshiyan/boom_pro/boom_pro.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679162168480 "|boom_pro|green[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[6\] GND " "Pin \"green\[6\]\" is stuck at GND" {  } { { "boom_pro.v" "" { Text "D:/shudianshiyan/boom_pro/boom_pro.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679162168480 "|boom_pro|green[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[7\] GND " "Pin \"green\[7\]\" is stuck at GND" {  } { { "boom_pro.v" "" { Text "D:/shudianshiyan/boom_pro/boom_pro.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679162168480 "|boom_pro|green[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1679162168480 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1679162169044 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1131 " "Implemented 1131 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1679162169068 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1679162169068 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1072 " "Implemented 1072 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1679162169068 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1679162169068 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/shudianshiyan/boom_pro/output_files/boom_pro.map.smsg " "Generated suppressed messages file D:/shudianshiyan/boom_pro/output_files/boom_pro.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679162169125 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 201 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 201 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4752 " "Peak virtual memory: 4752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679162169145 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 19 01:56:09 2023 " "Processing ended: Sun Mar 19 01:56:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679162169145 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679162169145 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679162169145 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679162169145 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1679162180166 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679162180166 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 19 01:56:19 2023 " "Processing started: Sun Mar 19 01:56:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679162180166 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1679162180166 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off boom_pro -c boom_pro " "Command: quartus_fit --read_settings_files=off --write_settings_files=off boom_pro -c boom_pro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1679162180167 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1679162180259 ""}
{ "Info" "0" "" "Project  = boom_pro" {  } {  } 0 0 "Project  = boom_pro" 0 0 "Fitter" 0 0 1679162180260 ""}
{ "Info" "0" "" "Revision = boom_pro" {  } {  } 0 0 "Revision = boom_pro" 0 0 "Fitter" 0 0 1679162180260 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1679162180307 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1679162180307 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "boom_pro EPM1270T144C5 " "Selected device EPM1270T144C5 for design \"boom_pro\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1679162180309 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1679162180344 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1679162180344 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1679162180377 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1679162180380 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Device EPM570T144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1679162180441 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Device EPM570T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1679162180441 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Device EPM570T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1679162180441 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Device EPM1270T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1679162180441 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Device EPM1270T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1679162180441 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1679162180441 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "boom_pro.sdc " "Synopsys Design Constraints File file not found: 'boom_pro.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1679162180501 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1679162180501 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1679162180508 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1679162180508 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1679162180508 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1679162180508 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1679162180508 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1679162180508 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1679162180518 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1679162180519 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1679162180526 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 18 " "Automatically promoted signal \"clk\" to use Global clock in PIN 18" {  } { { "boom_pro.v" "" { Text "D:/shudianshiyan/boom_pro/boom_pro.v" 2 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1679162180552 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1679162180553 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1679162180557 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1679162180589 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1679162180637 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1679162180638 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1679162180638 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1679162180639 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679162180659 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1679162180664 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1679162180761 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679162180974 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1679162180978 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1679162182944 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679162182944 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1679162183006 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "25 " "Router estimated average interconnect usage is 25% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X0_Y0 X8_Y11 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } { { "loc" "" { Generic "D:/shudianshiyan/boom_pro/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} { { 12 { 0 ""} 0 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1679162183273 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1679162183273 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1679162183655 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679162183656 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.56 " "Total time spent on timing analysis during the Fitter is 0.56 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1679162183674 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679162183682 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1679162183722 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/shudianshiyan/boom_pro/output_files/boom_pro.fit.smsg " "Generated suppressed messages file D:/shudianshiyan/boom_pro/output_files/boom_pro.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1679162183878 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6191 " "Peak virtual memory: 6191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679162183912 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 19 01:56:23 2023 " "Processing ended: Sun Mar 19 01:56:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679162183912 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679162183912 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679162183912 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1679162183912 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1679162279830 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679162279830 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 19 01:57:59 2023 " "Processing started: Sun Mar 19 01:57:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679162279830 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1679162279830 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off boom_pro -c boom_pro " "Command: quartus_asm --read_settings_files=off --write_settings_files=off boom_pro -c boom_pro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1679162279830 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1679162280060 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1679162280101 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1679162280105 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679162280427 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 19 01:58:00 2023 " "Processing ended: Sun Mar 19 01:58:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679162280427 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679162280427 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679162280427 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1679162280427 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1679162281036 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1679162282078 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679162282079 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 19 01:58:01 2023 " "Processing started: Sun Mar 19 01:58:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679162282079 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1679162282079 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta boom_pro -c boom_pro " "Command: quartus_sta boom_pro -c boom_pro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1679162282079 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1679162282175 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1679162282263 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1679162282263 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679162282300 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679162282300 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1679162282349 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1679162282869 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "boom_pro.sdc " "Synopsys Design Constraints File file not found: 'boom_pro.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1679162282930 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1679162282930 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1679162282932 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1679162282932 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1679162282936 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1679162282947 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1679162282949 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -34.532 " "Worst-case setup slack is -34.532" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679162282950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679162282950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -34.532           -3671.146 clk  " "  -34.532           -3671.146 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679162282950 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679162282950 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.478 " "Worst-case hold slack is 1.478" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679162282954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679162282954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.478               0.000 clk  " "    1.478               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679162282954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679162282954 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1679162282958 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1679162282960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679162282961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679162282961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679162282961 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679162282961 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1679162283003 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1679162283010 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1679162283011 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679162283037 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 19 01:58:03 2023 " "Processing ended: Sun Mar 19 01:58:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679162283037 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679162283037 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679162283037 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1679162283037 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1679162284475 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679162284475 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 19 01:58:03 2023 " "Processing started: Sun Mar 19 01:58:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679162284475 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1679162284475 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off boom_pro -c boom_pro " "Command: quartus_eda --read_settings_files=off --write_settings_files=off boom_pro -c boom_pro" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1679162284475 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1679162284777 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "boom_pro.vo D:/shudianshiyan/boom_pro/simulation/modelsim/ simulation " "Generated file boom_pro.vo in folder \"D:/shudianshiyan/boom_pro/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1679162284938 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4638 " "Peak virtual memory: 4638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679162284958 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 19 01:58:04 2023 " "Processing ended: Sun Mar 19 01:58:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679162284958 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679162284958 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679162284958 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1679162284958 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 210 s " "Quartus Prime Full Compilation was successful. 0 errors, 210 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1679162285584 ""}
