\hypertarget{group__I2C__CCR__Register__Bit__Definitions}{}\doxysection{I2C CCR Register Bit Definitions}
\label{group__I2C__CCR__Register__Bit__Definitions}\index{I2C CCR Register Bit Definitions@{I2C CCR Register Bit Definitions}}
Collaboration diagram for I2C CCR Register Bit Definitions\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=313pt]{group__I2C__CCR__Register__Bit__Definitions}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__I2C__CCR__Register__Bit__Definitions_ga908f5b1edffdedba90f8bbb141eedb8a}{I2\+C\+\_\+\+CCR\+\_\+\+CCR\+\_\+\+Pos}}~(0U)
\begin{DoxyCompactList}\small\item\em Bit definitions for the I2\+C\+\_\+\+CCR register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__CCR__Register__Bit__Definitions_gaf3f68b672f4ff2fa9a6ba3e79e9e302b}{I2\+C\+\_\+\+CCR\+\_\+\+CCR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group__I2C__CCR__Register__Bit__Definitions_ga908f5b1edffdedba90f8bbb141eedb8a}{I2\+C\+\_\+\+CCR\+\_\+\+CCR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__CCR__Register__Bit__Definitions_ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de}{I2\+C\+\_\+\+CCR\+\_\+\+CCR}}~\mbox{\hyperlink{group__I2C__CCR__Register__Bit__Definitions_gaf3f68b672f4ff2fa9a6ba3e79e9e302b}{I2\+C\+\_\+\+CCR\+\_\+\+CCR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__CCR__Register__Bit__Definitions_ga152abc0c5a01abf887e702cbc9fe4f49}{I2\+C\+\_\+\+CCR\+\_\+\+DUTY\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__I2C__CCR__Register__Bit__Definitions_ga7e91ff511dab94ae774aaa9c3052fbc6}{I2\+C\+\_\+\+CCR\+\_\+\+DUTY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CCR__Register__Bit__Definitions_ga152abc0c5a01abf887e702cbc9fe4f49}{I2\+C\+\_\+\+CCR\+\_\+\+DUTY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__CCR__Register__Bit__Definitions_ga851c8a6b598d54c1a805b1632a4078e5}{I2\+C\+\_\+\+CCR\+\_\+\+DUTY}}~\mbox{\hyperlink{group__I2C__CCR__Register__Bit__Definitions_ga7e91ff511dab94ae774aaa9c3052fbc6}{I2\+C\+\_\+\+CCR\+\_\+\+DUTY\+\_\+\+Msk}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__I2C__CCR__Register__Bit__Definitions_ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de}\label{group__I2C__CCR__Register__Bit__Definitions_ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de}} 
\index{I2C CCR Register Bit Definitions@{I2C CCR Register Bit Definitions}!I2C\_CCR\_CCR@{I2C\_CCR\_CCR}}
\index{I2C\_CCR\_CCR@{I2C\_CCR\_CCR}!I2C CCR Register Bit Definitions@{I2C CCR Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CCR\_CCR}{I2C\_CCR\_CCR}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CCR\+\_\+\+CCR~\mbox{\hyperlink{group__I2C__CCR__Register__Bit__Definitions_gaf3f68b672f4ff2fa9a6ba3e79e9e302b}{I2\+C\+\_\+\+CCR\+\_\+\+CCR\+\_\+\+Msk}}}

Clock Control Register \mbox{\Hypertarget{group__I2C__CCR__Register__Bit__Definitions_gaf3f68b672f4ff2fa9a6ba3e79e9e302b}\label{group__I2C__CCR__Register__Bit__Definitions_gaf3f68b672f4ff2fa9a6ba3e79e9e302b}} 
\index{I2C CCR Register Bit Definitions@{I2C CCR Register Bit Definitions}!I2C\_CCR\_CCR\_Msk@{I2C\_CCR\_CCR\_Msk}}
\index{I2C\_CCR\_CCR\_Msk@{I2C\_CCR\_CCR\_Msk}!I2C CCR Register Bit Definitions@{I2C CCR Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CCR\_CCR\_Msk}{I2C\_CCR\_CCR\_Msk}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CCR\+\_\+\+CCR\+\_\+\+Msk~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group__I2C__CCR__Register__Bit__Definitions_ga908f5b1edffdedba90f8bbb141eedb8a}{I2\+C\+\_\+\+CCR\+\_\+\+CCR\+\_\+\+Pos}})}

Bit mask for Clock Control Register \mbox{\Hypertarget{group__I2C__CCR__Register__Bit__Definitions_ga908f5b1edffdedba90f8bbb141eedb8a}\label{group__I2C__CCR__Register__Bit__Definitions_ga908f5b1edffdedba90f8bbb141eedb8a}} 
\index{I2C CCR Register Bit Definitions@{I2C CCR Register Bit Definitions}!I2C\_CCR\_CCR\_Pos@{I2C\_CCR\_CCR\_Pos}}
\index{I2C\_CCR\_CCR\_Pos@{I2C\_CCR\_CCR\_Pos}!I2C CCR Register Bit Definitions@{I2C CCR Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CCR\_CCR\_Pos}{I2C\_CCR\_CCR\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CCR\+\_\+\+CCR\+\_\+\+Pos~(0U)}



Bit definitions for the I2\+C\+\_\+\+CCR register. 

Position of Clock Control Register \mbox{\Hypertarget{group__I2C__CCR__Register__Bit__Definitions_ga851c8a6b598d54c1a805b1632a4078e5}\label{group__I2C__CCR__Register__Bit__Definitions_ga851c8a6b598d54c1a805b1632a4078e5}} 
\index{I2C CCR Register Bit Definitions@{I2C CCR Register Bit Definitions}!I2C\_CCR\_DUTY@{I2C\_CCR\_DUTY}}
\index{I2C\_CCR\_DUTY@{I2C\_CCR\_DUTY}!I2C CCR Register Bit Definitions@{I2C CCR Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CCR\_DUTY}{I2C\_CCR\_DUTY}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CCR\+\_\+\+DUTY~\mbox{\hyperlink{group__I2C__CCR__Register__Bit__Definitions_ga7e91ff511dab94ae774aaa9c3052fbc6}{I2\+C\+\_\+\+CCR\+\_\+\+DUTY\+\_\+\+Msk}}}

Duty Cycle bit \mbox{\Hypertarget{group__I2C__CCR__Register__Bit__Definitions_ga7e91ff511dab94ae774aaa9c3052fbc6}\label{group__I2C__CCR__Register__Bit__Definitions_ga7e91ff511dab94ae774aaa9c3052fbc6}} 
\index{I2C CCR Register Bit Definitions@{I2C CCR Register Bit Definitions}!I2C\_CCR\_DUTY\_Msk@{I2C\_CCR\_DUTY\_Msk}}
\index{I2C\_CCR\_DUTY\_Msk@{I2C\_CCR\_DUTY\_Msk}!I2C CCR Register Bit Definitions@{I2C CCR Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CCR\_DUTY\_Msk}{I2C\_CCR\_DUTY\_Msk}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CCR\+\_\+\+DUTY\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CCR__Register__Bit__Definitions_ga152abc0c5a01abf887e702cbc9fe4f49}{I2\+C\+\_\+\+CCR\+\_\+\+DUTY\+\_\+\+Pos}})}

Bit mask for Duty Cycle bit \mbox{\Hypertarget{group__I2C__CCR__Register__Bit__Definitions_ga152abc0c5a01abf887e702cbc9fe4f49}\label{group__I2C__CCR__Register__Bit__Definitions_ga152abc0c5a01abf887e702cbc9fe4f49}} 
\index{I2C CCR Register Bit Definitions@{I2C CCR Register Bit Definitions}!I2C\_CCR\_DUTY\_Pos@{I2C\_CCR\_DUTY\_Pos}}
\index{I2C\_CCR\_DUTY\_Pos@{I2C\_CCR\_DUTY\_Pos}!I2C CCR Register Bit Definitions@{I2C CCR Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CCR\_DUTY\_Pos}{I2C\_CCR\_DUTY\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CCR\+\_\+\+DUTY\+\_\+\+Pos~(14U)}

Position of Duty Cycle bit 