INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Armaan/RISCV/RISCV.srcs/sources_1/imports/riscv/OTTER_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Armaan/RISCV/RISCV.srcs/sources_1/imports/riscv/branchgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_ADDRESS_GENERATOR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Armaan/RISCV/RISCV.srcs/sources_1/imports/riscv/control_unit_dcdr_v_1_05.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Armaan/RISCV/RISCV.srcs/sources_1/imports/riscv/control_unit_fsm_v_1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Armaan/RISCV/RISCV.srcs/sources_1/imports/riscv/immedgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMMEDIATE_GENERATOR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Armaan/RISCV/RISCV.srcs/sources_1/imports/riscv/otter_memory_v1_06.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Armaan/RISCV/RISCV.srcs/sources_1/imports/riscv/reg_file_v_1_01.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
