
*** Running vivado
    with args -log design_1_Conv_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Conv_1_0.tcl


****** Vivado v2018.3.1 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_Conv_1_0.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1354.691 ; gain = 0.023 ; free physical = 2667 ; free virtual = 5020
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kida925e/Final_submission/Conv_opt_HLS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/nfs/ehsd24/Xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 1354.691 ; gain = 0.000 ; free physical = 2639 ; free virtual = 4992
Command: synth_design -top design_1_Conv_1_0 -part xczu3eg-sbva484-1-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3553 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1429.691 ; gain = 74.938 ; free physical = 2509 ; free virtual = 4868
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_Conv_1_0' [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ip/design_1_Conv_1_0/synth/design_1_Conv_1_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'Conv' [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/verilog/Conv.v:12]
	Parameter ap_ST_fsm_state1 bound to: 24'b000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 24'b000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 24'b000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 24'b000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 24'b000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 24'b000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 24'b000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 24'b000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 24'b000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 24'b000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 24'b000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 24'b000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 24'b000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 24'b000000000010000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 24'b000000000100000000000000 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 24'b000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 24'b000000010000000000000000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 24'b000000100000000000000000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 24'b000001000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 24'b000010000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 24'b000100000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 24'b001000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 24'b010000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 24'b100000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/verilog/Conv.v:108]
INFO: [Synth 8-6157] synthesizing module 'Conv_input_mat' [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/verilog/Conv_input_mat.v:43]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 9 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_input_mat_ram' [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/verilog/Conv_input_mat.v:9]
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 9 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/verilog/Conv_input_mat.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Conv_input_mat_ram' (1#1) [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/verilog/Conv_input_mat.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_input_mat' (2#1) [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/verilog/Conv_input_mat.v:43]
INFO: [Synth 8-6157] synthesizing module 'Conv_kernal_mat' [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/verilog/Conv_kernal_mat.v:55]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 9 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_kernal_mat_ram' [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/verilog/Conv_kernal_mat.v:9]
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 9 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/verilog/Conv_kernal_mat.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Conv_kernal_mat_ram' (3#1) [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/verilog/Conv_kernal_mat.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_kernal_mat' (4#1) [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/verilog/Conv_kernal_mat.v:55]
INFO: [Synth 8-6157] synthesizing module 'Conv_padded_image' [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/verilog/Conv_padded_image.v:55]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_padded_image_ram' [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/verilog/Conv_padded_image.v:9]
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/verilog/Conv_padded_image.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Conv_padded_image_ram' (5#1) [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/verilog/Conv_padded_image.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_padded_image' (6#1) [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/verilog/Conv_padded_image.v:55]
INFO: [Synth 8-6157] synthesizing module 'Conv_dadd_64ns_64ns_64_5_full_dsp_1' [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/verilog/Conv_dadd_64ns_64ns_64_5_full_dsp_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Conv_ap_dadd_3_full_dsp_64' [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/ip/Conv_ap_dadd_3_full_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at '/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/ip/Conv_ap_dadd_3_full_dsp_64.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'Conv_ap_dadd_3_full_dsp_64' (33#1) [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/ip/Conv_ap_dadd_3_full_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'Conv_dadd_64ns_64ns_64_5_full_dsp_1' (34#1) [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/verilog/Conv_dadd_64ns_64ns_64_5_full_dsp_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'Conv_dmul_64ns_64ns_64_5_max_dsp_1' [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/verilog/Conv_dmul_64ns_64ns_64_5_max_dsp_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Conv_ap_dmul_3_max_dsp_64' [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/ip/Conv_ap_dmul_3_max_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at '/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/ip/Conv_ap_dmul_3_max_dsp_64.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'Conv_ap_dmul_3_max_dsp_64' (41#1) [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/ip/Conv_ap_dmul_3_max_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'Conv_dmul_64ns_64ns_64_5_max_dsp_1' (42#1) [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/verilog/Conv_dmul_64ns_64ns_64_5_max_dsp_1.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/verilog/Conv.v:2276]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/verilog/Conv.v:2288]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/verilog/Conv.v:2330]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/verilog/Conv.v:2370]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/verilog/Conv.v:2472]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/verilog/Conv.v:2482]
INFO: [Synth 8-6155] done synthesizing module 'Conv' (43#1) [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/verilog/Conv.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Conv_1_0' (44#1) [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ip/design_1_Conv_1_0/synth/design_1_Conv_1_0.v:58]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized65 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized65 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized65 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized65 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized65 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized4 has unconnected port B[18]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized27 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized27 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized27 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized27 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized27 has unconnected port SINIT
WARNING: [Synth 8-3331] design dsp48e1_wrapper__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port NORMALIZE[1]
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port FIXED_POINT
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port FIX_MANT_SIGN
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized95 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized95 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized95 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized95 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized95 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized61 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized61 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized61 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized61 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized61 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized59 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized59 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized59 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized59 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized59 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_mult_round has unconnected port MANT_CASC_IN[47]
WARNING: [Synth 8-3331] design flt_mult_round has unconnected port MANT_CASC_IN[46]
WARNING: [Synth 8-3331] design flt_mult_round has unconnected port MANT_CASC_IN[45]
WARNING: [Synth 8-3331] design flt_mult_round has unconnected port MANT_CASC_IN[44]
WARNING: [Synth 8-3331] design flt_mult_round has unconnected port MANT_CASC_IN[43]
WARNING: [Synth 8-3331] design flt_mult_round has unconnected port MANT_CASC_IN[42]
WARNING: [Synth 8-3331] design flt_mult_round has unconnected port MANT_CASC_IN[41]
WARNING: [Synth 8-3331] design flt_mult_round has unconnected port MANT_CASC_IN[40]
WARNING: [Synth 8-3331] design flt_mult_round has unconnected port MANT_CASC_IN[39]
WARNING: [Synth 8-3331] design flt_mult_round has unconnected port MANT_CASC_IN[38]
WARNING: [Synth 8-3331] design flt_mult_round has unconnected port MANT_CASC_IN[37]
WARNING: [Synth 8-3331] design flt_mult_round has unconnected port MANT_CASC_IN[36]
WARNING: [Synth 8-3331] design flt_mult_round has unconnected port MANT_CASC_IN[35]
WARNING: [Synth 8-3331] design flt_mult_round has unconnected port MANT_CASC_IN[34]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 1549.441 ; gain = 194.688 ; free physical = 2472 ; free virtual = 4832
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 1549.441 ; gain = 194.688 ; free physical = 2476 ; free virtual = 4836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 1549.441 ; gain = 194.688 ; free physical = 2476 ; free virtual = 4836
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 720 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ip/design_1_Conv_1_0/constraints/Conv_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ip/design_1_Conv_1_0/constraints/Conv_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.runs/design_1_Conv_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.runs/design_1_Conv_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2378.465 ; gain = 0.000 ; free physical = 1788 ; free virtual = 4149
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 38 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 28 instances
  FDE => FDRE: 10 instances

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2378.465 ; gain = 0.000 ; free physical = 1783 ; free virtual = 4144
Constraint Validation Runtime : Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2378.465 ; gain = 0.000 ; free physical = 1782 ; free virtual = 4143
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:01:07 . Memory (MB): peak = 2378.465 ; gain = 1023.711 ; free physical = 1918 ; free virtual = 4279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:01:08 . Memory (MB): peak = 2378.465 ; gain = 1023.711 ; free physical = 1918 ; free virtual = 4279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.runs/design_1_Conv_1_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:01:08 . Memory (MB): peak = 2378.465 ; gain = 1023.711 ; free physical = 1918 ; free virtual = 4279
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tmp_25_0_1_cast_reg_1460_reg[5:2]' into 'tmp_16_cast1_reg_1439_reg[5:2]' [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/verilog/Conv.v:2408]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/verilog/Conv.v:1778]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/verilog/Conv.v:1776]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/verilog/Conv.v:1774]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/verilog/Conv.v:555]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/verilog/Conv.v:2330]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_sum1_reg_1450_pp0_iter10_reg_reg' and it is trimmed from '5' to '4' bits. [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/verilog/Conv.v:1087]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_sum1_reg_1450_pp0_iter9_reg_reg' and it is trimmed from '5' to '4' bits. [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/verilog/Conv.v:1087]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_sum1_reg_1450_pp0_iter8_reg_reg' and it is trimmed from '5' to '4' bits. [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/verilog/Conv.v:1095]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_sum1_reg_1450_pp0_iter7_reg_reg' and it is trimmed from '5' to '4' bits. [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/verilog/Conv.v:1094]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_sum1_reg_1450_pp0_iter6_reg_reg' and it is trimmed from '5' to '4' bits. [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/verilog/Conv.v:1093]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_sum1_reg_1450_pp0_iter5_reg_reg' and it is trimmed from '5' to '4' bits. [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/verilog/Conv.v:1092]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_sum1_reg_1450_pp0_iter4_reg_reg' and it is trimmed from '5' to '4' bits. [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/verilog/Conv.v:1091]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_sum1_reg_1450_pp0_iter3_reg_reg' and it is trimmed from '5' to '4' bits. [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/verilog/Conv.v:1090]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_sum1_reg_1450_pp0_iter2_reg_reg' and it is trimmed from '5' to '4' bits. [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/verilog/Conv.v:1089]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_sum1_reg_1450_pp0_iter1_reg_reg' and it is trimmed from '5' to '4' bits. [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/verilog/Conv.v:1088]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_sum1_reg_1450_reg' and it is trimmed from '5' to '4' bits. [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/verilog/Conv.v:1142]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_38_reg_1533_reg' and it is trimmed from '6' to '5' bits. [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/verilog/Conv.v:1390]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_16_reg_1335_reg' and it is trimmed from '5' to '4' bits. [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/verilog/Conv.v:1246]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_14_reg_1661_reg' and it is trimmed from '5' to '4' bits. [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/verilog/Conv.v:1239]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_7_reg_1311_reg' and it is trimmed from '6' to '5' bits. [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/verilog/Conv.v:1135]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_5_reg_1293_reg' and it is trimmed from '5' to '4' bits. [/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.srcs/sources_1/bd/design_1/ipshared/99b4/hdl/verilog/Conv.v:1402]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_538_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond2_fu_621_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond4_fu_655_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_2_fu_735_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_8_fu_729_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond5_fu_741_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_fu_797_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_flatten1_fu_864_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond8_fu_1145_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_1185_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_556_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond3_fu_876_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_15_fu_1179_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_19_fu_1211_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_538_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond2_fu_621_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond4_fu_655_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_2_fu_735_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_8_fu_729_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond5_fu_741_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_fu_797_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_flatten1_fu_864_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond8_fu_1145_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_1185_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_556_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond3_fu_876_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_15_fu_1179_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_19_fu_1211_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_in_V_data_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_in_V_data_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_in_V_last_V_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_in_V_last_V_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_V_data_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_V_data_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_V_last_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_V_last_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_25_reg_1428" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "kernal_mat_address1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_27_reg_1471" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:01:10 . Memory (MB): peak = 2378.465 ; gain = 1023.711 ; free physical = 1904 ; free virtual = 4267
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'Conv_dadd_64ns_64ns_64_5_full_dsp_1:/Conv_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'Conv_dadd_64ns_64ns_64_5_full_dsp_1:/Conv_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'Conv_dadd_64ns_64ns_64_5_full_dsp_1:/Conv_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'Conv_dadd_64ns_64ns_64_5_full_dsp_1:/Conv_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'Conv_dadd_64ns_64ns_64_5_full_dsp_1:/Conv_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/SUB_DELAY' (delay__parameterized1) to 'Conv_dadd_64ns_64ns_64_5_full_dsp_1:/Conv_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'Conv_dadd_64ns_64ns_64_5_full_dsp_1:/Conv_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'Conv_dadd_64ns_64ns_64_5_full_dsp_1:/Conv_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'Conv_dadd_64ns_64ns_64_5_full_dsp_1:/Conv_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'Conv_dadd_64ns_64ns_64_5_full_dsp_1:/Conv_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'Conv_dmul_64ns_64ns_64_5_max_dsp_1:/Conv_ap_dmul_3_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'Conv_dmul_64ns_64ns_64_5_max_dsp_1:/Conv_ap_dmul_3_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'Conv_dmul_64ns_64ns_64_5_max_dsp_1:/Conv_ap_dmul_3_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'Conv_dmul_64ns_64ns_64_5_max_dsp_1:/Conv_ap_dmul_3_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'Conv_dmul_64ns_64ns_64_5_max_dsp_1:/Conv_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'Conv_dmul_64ns_64ns_64_5_max_dsp_1:/Conv_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'Conv_dmul_64ns_64ns_64_5_max_dsp_1:/Conv_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (delay__parameterized1) to 'Conv_dmul_64ns_64ns_64_5_max_dsp_1:/Conv_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'Conv_dmul_64ns_64ns_64_5_max_dsp_1:/Conv_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized50) to 'Conv_dmul_64ns_64ns_64_5_max_dsp_1:/Conv_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'Conv_dmul_64ns_64ns_64_5_max_dsp_1:/Conv_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized50) to 'Conv_dmul_64ns_64ns_64_5_max_dsp_1:/Conv_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_2_fu_735_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_8_fu_729_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_fu_797_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond5_fu_741_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_1185_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond8_fu_1145_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond2_fu_621_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond4_fu_655_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_19_fu_1211_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_15_fu_1179_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_556_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'inst/tmp_18_reg_1340_reg[3]' (FDE) to 'inst/tmp_18_reg_1340_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_18_reg_1340_reg[2]' (FDE) to 'inst/tmp_18_reg_1340_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_18_reg_1340_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/j_3_mid2_reg_1417_reg[0]' (FDE) to 'inst/tmp_16_cast1_reg_1439_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_25_reg_1428_reg[0]' (FDE) to 'inst/tmp_25_reg_1428_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_25_reg_1428_reg[1]' (FDE) to 'inst/tmp_25_reg_1428_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/j_3_mid2_reg_1417_reg[1]' (FDE) to 'inst/tmp_16_cast1_reg_1439_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_25_reg_1428_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_27_reg_1471_reg[0]' (FDE) to 'inst/tmp_27_reg_1471_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_27_reg_1471_reg[1]' (FDE) to 'inst/tmp_27_reg_1471_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_25_0_2_cast_reg_1492_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_25_0_2_cast_reg_1492_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_27_reg_1471_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_16_cast1_reg_1439_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_16_cast1_reg_1439_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_16_cast1_reg_1439_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Conv_dmul_64ns_64ns_64_5_max_dsp_1_U4/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Conv_dmul_64ns_64ns_64_5_max_dsp_1_U3/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Conv_dadd_64ns_64ns_64_5_full_dsp_1_U2/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Conv_dadd_64ns_64ns_64_5_full_dsp_1_U1/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'inst/tmp_16_reg_1335_reg[1]' (FDE) to 'inst/tmp_18_reg_1340_reg[1]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:01:24 . Memory (MB): peak = 2378.465 ; gain = 1023.711 ; free physical = 1845 ; free virtual = 4214
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/i_10_2/padded_image_U/Conv_padded_image_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_10_2/padded_image_U/Conv_padded_image_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_10_2/padded_image_U/Conv_padded_image_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_10_2/padded_image_U/Conv_padded_image_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:02:16 . Memory (MB): peak = 2629.316 ; gain = 1274.562 ; free physical = 1317 ; free virtual = 3686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:02:17 . Memory (MB): peak = 2664.348 ; gain = 1309.594 ; free physical = 1284 ; free virtual = 3653
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/padded_image_U/Conv_padded_image_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/padded_image_U/Conv_padded_image_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/padded_image_U/Conv_padded_image_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/padded_image_U/Conv_padded_image_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:02:20 . Memory (MB): peak = 2684.504 ; gain = 1329.750 ; free physical = 1276 ; free virtual = 3645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:02:22 . Memory (MB): peak = 2684.504 ; gain = 1329.750 ; free physical = 1276 ; free virtual = 3645
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:02:22 . Memory (MB): peak = 2684.504 ; gain = 1329.750 ; free physical = 1276 ; free virtual = 3645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:04 ; elapsed = 00:02:22 . Memory (MB): peak = 2684.504 ; gain = 1329.750 ; free physical = 1276 ; free virtual = 3645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:04 ; elapsed = 00:02:22 . Memory (MB): peak = 2684.504 ; gain = 1329.750 ; free physical = 1276 ; free virtual = 3645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:02:22 . Memory (MB): peak = 2684.504 ; gain = 1329.750 ; free physical = 1276 ; free virtual = 3645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:02:22 . Memory (MB): peak = 2684.504 ; gain = 1329.750 ; free physical = 1276 ; free virtual = 3645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |     8|
|2     |DSP48E1  |    28|
|3     |LUT1     |    32|
|4     |LUT2     |   334|
|5     |LUT3     |   503|
|6     |LUT4     |   572|
|7     |LUT5     |   494|
|8     |LUT6     |  1392|
|9     |MUXCY    |   398|
|10    |MUXF7    |    22|
|11    |MUXF8    |     2|
|12    |RAM16X1D |    64|
|13    |RAM16X1S |   128|
|14    |RAMB36E2 |     2|
|15    |SRL16E   |   388|
|16    |XORCY    |   178|
|17    |FDE      |    10|
|18    |FDRE     |  4774|
|19    |FDSE     |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:02:22 . Memory (MB): peak = 2684.504 ; gain = 1329.750 ; free physical = 1276 ; free virtual = 3645
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 228 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:01:42 . Memory (MB): peak = 2684.504 ; gain = 500.727 ; free physical = 1315 ; free virtual = 3684
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:02:23 . Memory (MB): peak = 2684.512 ; gain = 1329.750 ; free physical = 1330 ; free virtual = 3699
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 838 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2699.504 ; gain = 0.000 ; free physical = 1263 ; free virtual = 3632
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 302 instances were transformed.
  (CARRY4) => CARRY8: 72 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 28 instances
  FDE => FDRE: 10 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 64 instances
  RAM16X1S => RAM32X1S (RAMS32): 128 instances

INFO: [Common 17-83] Releasing license: Synthesis
227 Infos, 122 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:07 ; elapsed = 00:02:28 . Memory (MB): peak = 2699.504 ; gain = 1344.812 ; free physical = 1298 ; free virtual = 3668
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2699.504 ; gain = 0.000 ; free physical = 1298 ; free virtual = 3668
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.runs/design_1_Conv_1_0_synth_1/design_1_Conv_1_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_Conv_1_0, cache-ID = 4bf9aec61896c17d
INFO: [Coretcl 2-1174] Renamed 301 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2723.516 ; gain = 0.000 ; free physical = 1276 ; free virtual = 3657
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/kida925e/Final_submission/Conv_opt_vivado/Conv_opt_vivado.runs/design_1_Conv_1_0_synth_1/design_1_Conv_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_Conv_1_0_utilization_synth.rpt -pb design_1_Conv_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  6 16:06:46 2023...
