TRACE::2025-04-23.18:40:08::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:08::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:08::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:08::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:08::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:08::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:08::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-04-23.18:40:20::SCWPlatform::Opened new HwDB with name base_0
TRACE::2025-04-23.18:40:20::SCWWriter::formatted JSON is {
	"platformName":	"base_0",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"base_0",
	"platHandOff":	"D:/GitHub/753-FPGA/spi_controller/base.xsa",
	"platIntHandOff":	"<platformDir>/hw/base.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2025-04-23.18:40:20::SCWWriter::formatted JSON is {
	"platformName":	"base_0",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"base_0",
	"platHandOff":	"D:/GitHub/753-FPGA/spi_controller/base.xsa",
	"platIntHandOff":	"<platformDir>/hw/base.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"base_0",
	"systems":	[{
			"systemName":	"base_0",
			"systemDesc":	"base_0",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"base_0"
		}]
}
TRACE::2025-04-23.18:40:21::SCWPlatform::Boot application domains not present, creating them
TRACE::2025-04-23.18:40:21::SCWDomain::checking for install qemu data   : 
TRACE::2025-04-23.18:40:21::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2025-04-23.18:40:21::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2025-04-23.18:40:21::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2025-04-23.18:40:21::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:21::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:21::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:21::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:21::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:21::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:21::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:21::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:21::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:21::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:21::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:21::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:21::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:21::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:21::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:21::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:21::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:21::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:21::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:21::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:21::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:21::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:21::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:21::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:21::SCWPlatform::Boot application domain added for zynqmp_fsbl
TRACE::2025-04-23.18:40:21::SCWPlatform::Generating the sources  .
TRACE::2025-04-23.18:40:21::SCWBDomain::Generating boot domain sources.
TRACE::2025-04-23.18:40:21::SCWBDomain:: Generating the zynqmp_fsbl Application.
TRACE::2025-04-23.18:40:21::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:21::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:21::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:21::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:21::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:21::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:21::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:21::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:21::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:21::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-04-23.18:40:21::SCWMssOS::No sw design opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:21::SCWMssOS::mss does not exists at D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:21::SCWMssOS::Creating sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:21::SCWMssOS::Adding the swdes entry, created swdb D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:21::SCWMssOS::updating the scw layer changes to swdes at   D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:21::SCWMssOS::Writing mss at D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:21::SCWMssOS::Completed writing the mss file at D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2025-04-23.18:40:21::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2025-04-23.18:40:21::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2025-04-23.18:40:21::SCWBDomain::Completed writing the mss file at D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2025-04-23.18:40:29::SCWPlatform::Generating sources Done.
TRACE::2025-04-23.18:40:29::SCWDomain::checking for install qemu data   : 
TRACE::2025-04-23.18:40:29::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2025-04-23.18:40:29::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2025-04-23.18:40:29::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2025-04-23.18:40:29::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:29::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:29::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:29::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:29::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:29::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:29::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:29::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:29::SCWPlatform::Boot application domain added for zynqmp_pmufw
TRACE::2025-04-23.18:40:29::SCWPlatform::Generating the sources  .
TRACE::2025-04-23.18:40:29::SCWBDomain::Generating boot domain sources.
TRACE::2025-04-23.18:40:29::SCWBDomain:: Generating the zynqmp_pmufw Application.
TRACE::2025-04-23.18:40:29::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:29::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:29::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:29::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:29::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:29::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:29::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:29::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:29::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:29::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-04-23.18:40:29::SCWMssOS::No sw design opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:29::SCWMssOS::mss does not exists at D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:29::SCWMssOS::Creating sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:29::SCWMssOS::Adding the swdes entry, created swdb D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:29::SCWMssOS::updating the scw layer changes to swdes at   D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:29::SCWMssOS::Writing mss at D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:29::SCWMssOS::Completed writing the mss file at D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2025-04-23.18:40:29::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2025-04-23.18:40:29::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2025-04-23.18:40:29::SCWBDomain::Completed writing the mss file at D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2025-04-23.18:40:34::SCWPlatform::Generating sources Done.
TRACE::2025-04-23.18:40:34::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:34::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:34::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:34::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:34::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:34::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:34::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:34::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:34::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:34::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-04-23.18:40:34::SCWMssOS::No sw design opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:34::SCWMssOS::mss exists loading the mss file  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:34::SCWMssOS::Opened the sw design from mss  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:34::SCWMssOS::Adding the swdes entry D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2025-04-23.18:40:34::SCWMssOS::updating the scw layer about changes
TRACE::2025-04-23.18:40:34::SCWMssOS::Opened the sw design.  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:34::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:34::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:34::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:34::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:34::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:34::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:34::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:34::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:34::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:34::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-04-23.18:40:34::SCWMssOS::No sw design opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:34::SCWMssOS::mss exists loading the mss file  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:34::SCWMssOS::Opened the sw design from mss  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:34::SCWMssOS::Adding the swdes entry D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2025-04-23.18:40:34::SCWMssOS::updating the scw layer about changes
TRACE::2025-04-23.18:40:34::SCWMssOS::Opened the sw design.  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:34::SCWMssOS::Saving the mss changes D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-23.18:40:34::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-23.18:40:34::SCWMssOS::Commit changes completed.
TRACE::2025-04-23.18:40:34::SCWMssOS::Saving the mss changes D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-23.18:40:34::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-23.18:40:34::SCWMssOS::Commit changes completed.
TRACE::2025-04-23.18:40:34::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:34::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:34::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:34::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:34::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:34::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:34::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:34::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:34::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:34::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:34::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:34::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:34::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:34::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:34::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:34::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:34::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:34::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:34::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:34::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:34::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:34::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:34::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:34::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:34::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:34::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:34::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:34::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:34::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:34::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:34::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:34::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:34::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:34::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:34::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:34::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:34::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:34::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:34::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:34::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:34::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:34::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:34::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:34::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:34::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:34::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:34::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:34::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:34::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:34::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:34::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:34::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:34::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:34::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:34::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:34::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:34::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:34::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:34::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:34::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:34::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:34::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:34::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:34::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:34::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:34::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:34::SCWWriter::formatted JSON is {
	"platformName":	"base_0",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"base_0",
	"platHandOff":	"D:/GitHub/753-FPGA/spi_controller/base.xsa",
	"platIntHandOff":	"<platformDir>/hw/base.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"base_0",
	"systems":	[{
			"systemName":	"base_0",
			"systemDesc":	"base_0",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"base_0",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c52c002c49b416d668eebda6c75bef2a",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c4c82922d1986dfa78472670bc25acfe",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-04-23.18:40:34::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:34::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:34::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:34::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:34::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:34::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:34::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:34::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:34::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:34::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:34::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:34::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:34::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:34::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:34::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:34::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:34::SCWDomain::checking for install qemu data   : 
TRACE::2025-04-23.18:40:34::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2025-04-23.18:40:34::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2025-04-23.18:40:34::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2025-04-23.18:40:34::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:34::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:34::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:34::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:34::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:34::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:34::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:34::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:34::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:34::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:34::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:34::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:34::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:34::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:34::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:34::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:34::SCWDomain::Qemu Directory name is changed from "" to "qemu"
TRACE::2025-04-23.18:40:34::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:34::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:34::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:34::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:34::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:34::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:34::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:34::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:34::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:34::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:34::SCWMssOS::No sw design opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:34::SCWMssOS::mss does not exists at D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:34::SCWMssOS::Creating sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:34::SCWMssOS::Adding the swdes entry, created swdb D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:34::SCWMssOS::updating the scw layer changes to swdes at   D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:34::SCWMssOS::Writing mss at D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:34::SCWMssOS::Completed writing the mss file at D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp
TRACE::2025-04-23.18:40:34::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2025-04-23.18:40:35::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2025-04-23.18:40:35::SCWMssOS::Completed writing the mss file at D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp
TRACE::2025-04-23.18:40:35::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2025-04-23.18:40:38::SCWMssOS::Saving the mss changes D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-23.18:40:38::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-23.18:40:38::SCWMssOS::Commit changes completed.
TRACE::2025-04-23.18:40:38::SCWMssOS::Saving the mss changes D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-23.18:40:38::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-23.18:40:38::SCWMssOS::Commit changes completed.
TRACE::2025-04-23.18:40:38::SCWMssOS::Saving the mss changes D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:38::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2025-04-23.18:40:38::SCWMssOS::Writing the mss file completed D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:38::SCWMssOS::Commit changes completed.
TRACE::2025-04-23.18:40:38::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:38::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:38::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:38::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:38::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:38::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:38::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:38::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:38::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:38::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:38::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:38::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:38::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:38::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:38::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:38::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:38::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:38::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:38::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:38::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:38::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:38::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:38::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:38::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:38::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:38::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:38::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:38::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:38::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:38::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:38::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:38::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:38::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:38::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:38::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:38::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:38::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:38::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:38::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:38::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:38::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:38::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:38::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:38::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:38::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:38::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:38::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:38::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:38::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:38::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:38::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:38::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:38::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:38::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:38::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:38::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:38::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:38::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:38::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:38::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:38::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:38::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:38::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:38::SCWWriter::formatted JSON is {
	"platformName":	"base_0",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"base_0",
	"platHandOff":	"D:/GitHub/753-FPGA/spi_controller/base.xsa",
	"platIntHandOff":	"<platformDir>/hw/base.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"base_0",
	"systems":	[{
			"systemName":	"base_0",
			"systemDesc":	"base_0",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"base_0",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c52c002c49b416d668eebda6c75bef2a",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c4c82922d1986dfa78472670bc25acfe",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/base_0/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/base_0/standalone_domain/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/base_0/standalone_domain/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"efbe2ef5b05a9b91d29b06b9246fb372",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-04-23.18:40:38::SCWPlatform::Started generating the artifacts platform base_0
TRACE::2025-04-23.18:40:38::SCWPlatform::Sanity checking of platform is completed
LOG::2025-04-23.18:40:38::SCWPlatform::Started generating the artifacts for system configuration base_0
LOG::2025-04-23.18:40:38::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2025-04-23.18:40:38::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2025-04-23.18:40:38::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-04-23.18:40:38::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2025-04-23.18:40:38::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2025-04-23.18:40:38::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2025-04-23.18:40:38::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-04-23.18:40:38::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2025-04-23.18:40:38::SCWSystem::Checking the domain standalone_domain
LOG::2025-04-23.18:40:38::SCWSystem::Not a boot domain 
LOG::2025-04-23.18:40:38::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-04-23.18:40:38::SCWDomain::Generating domain artifcats
TRACE::2025-04-23.18:40:38::SCWMssOS::Generating standalone artifcats
TRACE::2025-04-23.18:40:38::SCWMssOS::Copying the qemu file from  D:/GitHub/753-FPGA/spi_controller/ws/base_0/resources/base_0/standalone_domain/qemu_args.txt To D:/GitHub/753-FPGA/spi_controller/ws/base_0/export/base_0/sw/base_0/qemu/
TRACE::2025-04-23.18:40:38::SCWMssOS::Copying the qemu file from  D:/GitHub/753-FPGA/spi_controller/ws/base_0/resources/base_0/standalone_domain/qemu_args.txt To D:/GitHub/753-FPGA/spi_controller/ws/base_0/export/base_0/sw/base_0/qemu/
TRACE::2025-04-23.18:40:38::SCWMssOS::Copying the qemu file from  D:/GitHub/753-FPGA/spi_controller/ws/base_0/resources/base_0/standalone_domain/qemu_args.txt To D:/GitHub/753-FPGA/spi_controller/ws/base_0/export/base_0/sw/base_0/standalone_domain/qemu/
TRACE::2025-04-23.18:40:38::SCWMssOS::Copying the qemu file from  D:/GitHub/753-FPGA/spi_controller/ws/base_0/resources/base_0/standalone_domain/qemu_args.txt To D:/GitHub/753-FPGA/spi_controller/ws/base_0/export/base_0/sw/base_0/standalone_domain/qemu/
TRACE::2025-04-23.18:40:38::SCWMssOS:: Copying the user libraries. 
TRACE::2025-04-23.18:40:38::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:38::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:38::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:38::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:38::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:38::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:38::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:38::SCWMssOS::Completed writing the mss file at D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp
TRACE::2025-04-23.18:40:38::SCWMssOS::Mss edits present, copying mssfile into export location D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:38::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-04-23.18:40:38::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-04-23.18:40:38::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2025-04-23.18:40:38::SCWMssOS::skipping the bsp build ... 
TRACE::2025-04-23.18:40:38::SCWMssOS::Copying to export directory.
TRACE::2025-04-23.18:40:38::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-04-23.18:40:38::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2025-04-23.18:40:38::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2025-04-23.18:40:38::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-04-23.18:40:38::SCWSystem::Completed Processing the sysconfig base_0
LOG::2025-04-23.18:40:38::SCWPlatform::Completed generating the artifacts for system configuration base_0
TRACE::2025-04-23.18:40:38::SCWPlatform::Started preparing the platform 
TRACE::2025-04-23.18:40:38::SCWSystem::Writing the bif file for system config base_0
TRACE::2025-04-23.18:40:38::SCWSystem::dir created 
TRACE::2025-04-23.18:40:38::SCWSystem::Writing the bif 
TRACE::2025-04-23.18:40:38::SCWPlatform::Started writing the spfm file 
TRACE::2025-04-23.18:40:38::SCWPlatform::Started writing the xpfm file 
TRACE::2025-04-23.18:40:38::SCWPlatform::Completed generating the platform
TRACE::2025-04-23.18:40:38::SCWMssOS::Saving the mss changes D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-23.18:40:38::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-23.18:40:38::SCWMssOS::Commit changes completed.
TRACE::2025-04-23.18:40:38::SCWMssOS::Saving the mss changes D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-23.18:40:38::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-23.18:40:38::SCWMssOS::Commit changes completed.
TRACE::2025-04-23.18:40:38::SCWMssOS::Saving the mss changes D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-23.18:40:38::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-23.18:40:38::SCWMssOS::Commit changes completed.
TRACE::2025-04-23.18:40:38::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:38::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:38::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:38::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:38::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:38::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:38::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:38::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:38::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:38::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:38::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:38::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:38::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:38::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:38::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:38::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:38::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:38::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:38::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:38::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:38::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:38::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:38::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:38::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:38::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:38::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:38::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:38::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:38::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:38::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:38::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:38::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:38::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:38::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:38::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:38::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:38::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:38::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:38::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:38::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:38::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:38::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:38::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:38::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:38::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:38::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:38::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:38::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:38::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:38::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:38::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:38::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:38::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:38::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:38::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:38::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:38::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:38::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:38::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:38::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:38::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:38::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:38::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:38::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:38::SCWWriter::formatted JSON is {
	"platformName":	"base_0",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"base_0",
	"platHandOff":	"D:/GitHub/753-FPGA/spi_controller/base.xsa",
	"platIntHandOff":	"<platformDir>/hw/base.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"base_0",
	"systems":	[{
			"systemName":	"base_0",
			"systemDesc":	"base_0",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"base_0",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c52c002c49b416d668eebda6c75bef2a",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c4c82922d1986dfa78472670bc25acfe",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/base_0/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/base_0/standalone_domain/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/base_0/standalone_domain/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"efbe2ef5b05a9b91d29b06b9246fb372",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-04-23.18:40:38::SCWPlatform::updated the xpfm file.
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:39::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:39::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:39::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWMssOS::Saving the mss changes D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-23.18:40:39::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-23.18:40:39::SCWMssOS::Commit changes completed.
TRACE::2025-04-23.18:40:39::SCWMssOS::Saving the mss changes D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-23.18:40:39::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-23.18:40:39::SCWMssOS::Commit changes completed.
TRACE::2025-04-23.18:40:39::SCWMssOS::Saving the mss changes D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-23.18:40:39::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-23.18:40:39::SCWMssOS::Commit changes completed.
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:39::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:39::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:39::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:39::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:39::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:39::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:39::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:39::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:39::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:39::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:39::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:39::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:39::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:39::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:39::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:39::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:39::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:39::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:39::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:39::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:39::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:39::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:39::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:39::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:39::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:39::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:39::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWWriter::formatted JSON is {
	"platformName":	"base_0",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"base_0",
	"platHandOff":	"D:/GitHub/753-FPGA/spi_controller/base.xsa",
	"platIntHandOff":	"<platformDir>/hw/base.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"base_0",
	"systems":	[{
			"systemName":	"base_0",
			"systemDesc":	"base_0",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"base_0",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c52c002c49b416d668eebda6c75bef2a",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c4c82922d1986dfa78472670bc25acfe",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/base_0/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/base_0/standalone_domain/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/base_0/standalone_domain/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"efbe2ef5b05a9b91d29b06b9246fb372",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:39::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:39::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:39::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:39::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:39::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:39::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:39::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:39::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:39::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWMssOS::Saving the mss changes D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-23.18:40:39::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-23.18:40:39::SCWMssOS::Commit changes completed.
TRACE::2025-04-23.18:40:39::SCWMssOS::Saving the mss changes D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-23.18:40:39::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-23.18:40:39::SCWMssOS::Commit changes completed.
TRACE::2025-04-23.18:40:39::SCWMssOS::Saving the mss changes D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-23.18:40:39::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-23.18:40:39::SCWMssOS::Commit changes completed.
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:39::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:39::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:39::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:39::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:39::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:39::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:39::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:39::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:39::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:39::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:39::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:39::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:39::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:39::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:39::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:39::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:39::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:39::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:39::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:39::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:39::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:39::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:39::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:39::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:39::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:39::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:39::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWWriter::formatted JSON is {
	"platformName":	"base_0",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"base_0",
	"platHandOff":	"D:/GitHub/753-FPGA/spi_controller/base.xsa",
	"platIntHandOff":	"<platformDir>/hw/base.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"base_0",
	"systems":	[{
			"systemName":	"base_0",
			"systemDesc":	"base_0",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"base_0",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c52c002c49b416d668eebda6c75bef2a",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c4c82922d1986dfa78472670bc25acfe",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/base_0/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/base_0/standalone_domain/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/base_0/standalone_domain/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"efbe2ef5b05a9b91d29b06b9246fb372",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-04-23.18:40:39::SCWMssOS::Saving the mss changes D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-23.18:40:39::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-23.18:40:39::SCWMssOS::Commit changes completed.
TRACE::2025-04-23.18:40:39::SCWMssOS::Saving the mss changes D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-23.18:40:39::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-23.18:40:39::SCWMssOS::Commit changes completed.
TRACE::2025-04-23.18:40:39::SCWMssOS::Saving the mss changes D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-23.18:40:39::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-23.18:40:39::SCWMssOS::Commit changes completed.
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:39::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:39::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:39::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:39::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:39::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:39::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:39::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:39::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:39::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:39::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:39::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:39::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:39::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:39::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:39::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:39::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:39::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:39::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:39::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:39::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:39::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:39::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:39::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:39::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:39::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:39::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:39::SCWPlatform::Trying to set the existing hwdb with name base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Opened existing hwdb base_0
TRACE::2025-04-23.18:40:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:39::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:39::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:39::SCWWriter::formatted JSON is {
	"platformName":	"base_0",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"base_0",
	"platHandOff":	"D:/GitHub/753-FPGA/spi_controller/base.xsa",
	"platIntHandOff":	"<platformDir>/hw/base.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"base_0",
	"systems":	[{
			"systemName":	"base_0",
			"systemDesc":	"base_0",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"base_0",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c52c002c49b416d668eebda6c75bef2a",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c4c82922d1986dfa78472670bc25acfe",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/base_0/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/base_0/standalone_domain/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/base_0/standalone_domain/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"efbe2ef5b05a9b91d29b06b9246fb372",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-04-23.18:40:40::SCWPlatform::Clearing the existing platform
TRACE::2025-04-23.18:40:40::SCWSystem::Clearing the existing sysconfig
TRACE::2025-04-23.18:40:40::SCWBDomain::clearing the fsbl build
TRACE::2025-04-23.18:40:40::SCWMssOS::Removing the swdes entry for  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:40::SCWBDomain::clearing the pmufw build
TRACE::2025-04-23.18:40:40::SCWMssOS::Removing the swdes entry for  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:40::SCWMssOS::Removing the swdes entry for  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:40::SCWSystem::Clearing the domains completed.
TRACE::2025-04-23.18:40:40::SCWPlatform::Clearing the opened hw db.
TRACE::2025-04-23.18:40:40::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:40::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:40::SCWPlatform:: Platform location is D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:40::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:40::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:40::SCWPlatform::Removing the HwDB with name D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:40::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:40::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:40::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:40::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:40::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:40::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:40::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-04-23.18:40:51::SCWPlatform::Opened new HwDB with name base_1
TRACE::2025-04-23.18:40:51::SCWReader::Active system found as  base_0
TRACE::2025-04-23.18:40:51::SCWReader::Handling sysconfig base_0
TRACE::2025-04-23.18:40:51::SCWDomain::checking for install qemu data   : 
TRACE::2025-04-23.18:40:51::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2025-04-23.18:40:51::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2025-04-23.18:40:51::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:51::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to set the existing hwdb with name base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Opened existing hwdb base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:51::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to set the existing hwdb with name base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Opened existing hwdb base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:51::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to set the existing hwdb with name base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Opened existing hwdb base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:51::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:51::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to set the existing hwdb with name base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Opened existing hwdb base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:51::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:51::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-04-23.18:40:51::SCWMssOS::No sw design opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:51::SCWMssOS::mss exists loading the mss file  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:51::SCWMssOS::Opened the sw design from mss  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:51::SCWMssOS::Adding the swdes entry D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2025-04-23.18:40:51::SCWMssOS::updating the scw layer about changes
TRACE::2025-04-23.18:40:51::SCWMssOS::Opened the sw design.  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:51::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to set the existing hwdb with name base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Opened existing hwdb base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:51::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:51::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-04-23.18:40:51::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:51::SCWMssOS:: library already available in sw design:  xilffs:5.0
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:51::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to set the existing hwdb with name base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Opened existing hwdb base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:51::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:51::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-04-23.18:40:51::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:51::SCWMssOS:: library already available in sw design:  xilsecure:5.1
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:51::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to set the existing hwdb with name base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Opened existing hwdb base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:51::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:51::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-04-23.18:40:51::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:51::SCWMssOS:: library already available in sw design:  xilpm:5.0
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:51::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to set the existing hwdb with name base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Opened existing hwdb base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:51::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:51::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-04-23.18:40:51::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:51::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to set the existing hwdb with name base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Opened existing hwdb base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:51::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:51::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-04-23.18:40:51::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:51::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to set the existing hwdb with name base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Opened existing hwdb base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:51::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:51::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-04-23.18:40:51::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:51::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to set the existing hwdb with name base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Opened existing hwdb base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:51::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:51::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-04-23.18:40:51::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:51::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to set the existing hwdb with name base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Opened existing hwdb base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:51::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:51::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-04-23.18:40:51::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:51::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to set the existing hwdb with name base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Opened existing hwdb base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:51::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:51::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-04-23.18:40:51::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:51::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to set the existing hwdb with name base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Opened existing hwdb base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:51::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:51::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-04-23.18:40:51::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:51::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to set the existing hwdb with name base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Opened existing hwdb base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:51::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:51::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-04-23.18:40:51::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:51::SCWMssOS::Saving the mss changes D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-23.18:40:51::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-23.18:40:51::SCWMssOS::Commit changes completed.
TRACE::2025-04-23.18:40:51::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-04-23.18:40:51::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:51::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to set the existing hwdb with name base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Opened existing hwdb base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:51::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:51::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-04-23.18:40:51::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:40:51::SCWReader::No isolation master present  
TRACE::2025-04-23.18:40:51::SCWDomain::checking for install qemu data   : 
TRACE::2025-04-23.18:40:51::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2025-04-23.18:40:51::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2025-04-23.18:40:51::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:51::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to set the existing hwdb with name base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Opened existing hwdb base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:51::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:51::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to set the existing hwdb with name base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Opened existing hwdb base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:51::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:51::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-04-23.18:40:51::SCWMssOS::No sw design opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:51::SCWMssOS::mss exists loading the mss file  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:51::SCWMssOS::Opened the sw design from mss  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:51::SCWMssOS::Adding the swdes entry D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2025-04-23.18:40:51::SCWMssOS::updating the scw layer about changes
TRACE::2025-04-23.18:40:51::SCWMssOS::Opened the sw design.  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:51::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to set the existing hwdb with name base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Opened existing hwdb base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:51::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:51::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:51::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:51::SCWMssOS:: library already available in sw design:  xilfpga:6.4
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:51::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to set the existing hwdb with name base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Opened existing hwdb base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:51::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:51::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:51::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:51::SCWMssOS:: library already available in sw design:  xilsecure:5.1
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:51::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to set the existing hwdb with name base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Opened existing hwdb base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:51::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:51::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:51::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:51::SCWMssOS:: library already available in sw design:  xilskey:7.4
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:51::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to set the existing hwdb with name base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Opened existing hwdb base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:51::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:51::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:51::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:51::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to set the existing hwdb with name base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Opened existing hwdb base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:51::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:51::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:51::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:51::SCWMssOS::Saving the mss changes D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-23.18:40:51::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-23.18:40:51::SCWMssOS::Commit changes completed.
TRACE::2025-04-23.18:40:51::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-04-23.18:40:51::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:51::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to set the existing hwdb with name base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Opened existing hwdb base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:51::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:51::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:51::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:40:51::SCWReader::No isolation master present  
TRACE::2025-04-23.18:40:51::SCWDomain::checking for install qemu data   : 
TRACE::2025-04-23.18:40:51::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2025-04-23.18:40:51::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2025-04-23.18:40:51::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:51::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to set the existing hwdb with name base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Opened existing hwdb base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:51::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to set the existing hwdb with name base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Opened existing hwdb base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:51::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:51::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:51::SCWPlatform::Trying to set the existing hwdb with name base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Opened existing hwdb base_1
TRACE::2025-04-23.18:40:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:51::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:51::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:51::SCWMssOS::No sw design opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:51::SCWMssOS::mss exists loading the mss file  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:51::SCWMssOS::Opened the sw design from mss  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:51::SCWMssOS::Adding the swdes entry D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2025-04-23.18:40:51::SCWMssOS::updating the scw layer about changes
TRACE::2025-04-23.18:40:52::SCWMssOS::Opened the sw design.  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:52::SCWMssOS::Saving the mss changes D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-23.18:40:52::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-23.18:40:52::SCWMssOS::Commit changes completed.
TRACE::2025-04-23.18:40:52::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-04-23.18:40:52::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-04-23.18:40:52::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:52::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:52::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:52::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:40:52::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:40:52::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:40:52::SCWPlatform::Trying to set the existing hwdb with name base_1
TRACE::2025-04-23.18:40:52::SCWPlatform::Opened existing hwdb base_1
TRACE::2025-04-23.18:40:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:40:52::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:52::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:40:52::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:40:52::SCWReader::No isolation master present  
LOG::2025-04-23.18:41:02::SCWPlatform::Started generating the artifacts platform base_0
TRACE::2025-04-23.18:41:02::SCWPlatform::Sanity checking of platform is completed
LOG::2025-04-23.18:41:02::SCWPlatform::Started generating the artifacts for system configuration base_0
LOG::2025-04-23.18:41:02::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2025-04-23.18:41:02::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2025-04-23.18:41:02::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-04-23.18:41:02::SCWDomain::Building the domain as part of full build :  zynqmp_fsbl
TRACE::2025-04-23.18:41:02::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:41:02::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:41:02::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:41:02::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:41:02::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:41:02::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:41:02::SCWPlatform::Trying to set the existing hwdb with name base_1
TRACE::2025-04-23.18:41:02::SCWPlatform::Opened existing hwdb base_1
TRACE::2025-04-23.18:41:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:41:02::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:41:02::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:41:02::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:41:02::SCWBDomain::Completed writing the mss file at D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2025-04-23.18:41:02::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-04-23.18:41:02::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-04-23.18:41:02::SCWBDomain::System Command Ran  D:&  cd  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl& make -C  zynqmp_fsbl_bsp & make 
TRACE::2025-04-23.18:41:03::SCWBDomain::make: Entering directory 'D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2025-04-23.18:41:03::SCWBDomain::make --no-print-directory seq_libs

TRACE::2025-04-23.18:41:03::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2025-04-23.18:41:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.18:41:03::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-04-23.18:41:03::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:03::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_4/src"

TRACE::2025-04-23.18:41:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.18:41:03::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-04-23.18:41:03::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:03::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-04-23.18:41:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2025-04-23.18:41:03::SCWBDomain::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2025-04-23.18:41:03::SCWBDomain::tribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:03::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src"

TRACE::2025-04-23.18:41:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2025-04-23.18:41:03::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2025-04-23.18:41:03::SCWBDomain::ibute-patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:04::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_13/src"

TRACE::2025-04-23.18:41:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_13/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.18:41:04::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-04-23.18:41:04::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:04::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2025-04-23.18:41:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.18:41:04::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-04-23.18:41:04::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:04::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_11/src"

TRACE::2025-04-23.18:41:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.18:41:04::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-04-23.18:41:04::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:04::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_17/src"

TRACE::2025-04-23.18:41:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_17/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2025-04-23.18:41:04::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2025-04-23.18:41:04::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:04::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_13/src"

TRACE::2025-04-23.18:41:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_13/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.18:41:04::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-04-23.18:41:04::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:04::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_17/src"

TRACE::2025-04-23.18:41:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_17/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2025-04-23.18:41:04::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-04-23.18:41:04::SCWBDomain::-patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:05::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_5/src"

TRACE::2025-04-23.18:41:05::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.18:41:05::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-04-23.18:41:05::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:05::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_12/src"

TRACE::2025-04-23.18:41:05::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.18:41:05::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-04-23.18:41:05::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:05::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/scugic_v5_1/src"

TRACE::2025-04-23.18:41:05::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v5_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2025-04-23.18:41:05::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2025-04-23.18:41:05::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:05::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/spips_v3_8/src"

TRACE::2025-04-23.18:41:05::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2025-04-23.18:41:05::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2025-04-23.18:41:05::SCWBDomain::tterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:05::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/standalone_v8_1/src"

TRACE::2025-04-23.18:41:05::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2025-04-23.18:41:05::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2025-04-23.18:41:05::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:07::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2025-04-23.18:41:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2025-04-23.18:41:07::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2025-04-23.18:41:07::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:07::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_17/src"

TRACE::2025-04-23.18:41:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_17/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2025-04-23.18:41:07::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2025-04-23.18:41:07::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:07::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_5/src"

TRACE::2025-04-23.18:41:08::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2025-04-23.18:41:08::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2025-04-23.18:41:08::SCWBDomain::tterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:08::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilffs_v5_0/src"

TRACE::2025-04-23.18:41:08::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v5_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2025-04-23.18:41:08::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2025-04-23.18:41:08::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:08::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilpm_v5_0/src"

TRACE::2025-04-23.18:41:08::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v5_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2025-04-23.18:41:08::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2025-04-23.18:41:08::SCWBDomain::tterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:08::SCWBDomain::"Include files for this library have already been copied."

TRACE::2025-04-23.18:41:08::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilsecure_v5_1/src"

TRACE::2025-04-23.18:41:08::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v5_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2025-04-23.18:41:08::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2025-04-23.18:41:08::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:08::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_16/src"

TRACE::2025-04-23.18:41:08::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_16/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2025-04-23.18:41:08::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2025-04-23.18:41:08::SCWBDomain::tterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:08::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilpm_v5_0/src"

TRACE::2025-04-23.18:41:08::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v5_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2025-04-23.18:41:08::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patte
TRACE::2025-04-23.18:41:08::SCWBDomain::rns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:09::SCWBDomain::"Compiling xilpm library"

TRACE::2025-04-23.18:41:11::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v5_1/src"

TRACE::2025-04-23.18:41:11::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v5_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2025-04-23.18:41:11::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2025-04-23.18:41:11::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:11::SCWBDomain::"Compiling XilSecure Library"

TRACE::2025-04-23.18:41:14::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2025-04-23.18:41:14::SCWBDomain::make -j 14 --no-print-directory par_libs

TRACE::2025-04-23.18:41:14::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2025-04-23.18:41:14::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.18:41:14::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-04-23.18:41:14::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:14::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_4/src"

TRACE::2025-04-23.18:41:14::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.18:41:14::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-04-23.18:41:14::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:14::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-04-23.18:41:14::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2025-04-23.18:41:14::SCWBDomain::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2025-04-23.18:41:14::SCWBDomain::tribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:14::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src"

TRACE::2025-04-23.18:41:14::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2025-04-23.18:41:14::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2025-04-23.18:41:14::SCWBDomain::ibute-patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:14::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_13/src"

TRACE::2025-04-23.18:41:14::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_13/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.18:41:14::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-04-23.18:41:14::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:14::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2025-04-23.18:41:14::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.18:41:14::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-04-23.18:41:14::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:14::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_11/src"

TRACE::2025-04-23.18:41:14::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.18:41:14::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-04-23.18:41:14::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:14::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_17/src"

TRACE::2025-04-23.18:41:14::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_17/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2025-04-23.18:41:14::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2025-04-23.18:41:14::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:14::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_13/src"

TRACE::2025-04-23.18:41:14::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_13/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.18:41:14::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-04-23.18:41:14::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:14::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_17/src"

TRACE::2025-04-23.18:41:14::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_17/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2025-04-23.18:41:14::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-04-23.18:41:14::SCWBDomain::-patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:14::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_5/src"

TRACE::2025-04-23.18:41:14::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.18:41:14::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-04-23.18:41:14::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:14::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_12/src"

TRACE::2025-04-23.18:41:14::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.18:41:14::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-04-23.18:41:14::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:14::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/scugic_v5_1/src"

TRACE::2025-04-23.18:41:14::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v5_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2025-04-23.18:41:14::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2025-04-23.18:41:14::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:14::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/spips_v3_8/src"

TRACE::2025-04-23.18:41:14::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2025-04-23.18:41:14::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2025-04-23.18:41:14::SCWBDomain::tterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:14::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/standalone_v8_1/src"

TRACE::2025-04-23.18:41:14::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2025-04-23.18:41:14::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2025-04-23.18:41:14::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:14::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2025-04-23.18:41:14::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2025-04-23.18:41:14::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2025-04-23.18:41:14::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:14::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_17/src"

TRACE::2025-04-23.18:41:14::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_17/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2025-04-23.18:41:14::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2025-04-23.18:41:14::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:14::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_5/src"

TRACE::2025-04-23.18:41:14::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2025-04-23.18:41:14::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2025-04-23.18:41:14::SCWBDomain::tterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:14::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilffs_v5_0/src"

TRACE::2025-04-23.18:41:14::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v5_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2025-04-23.18:41:14::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2025-04-23.18:41:14::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:14::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilpm_v5_0/src"

TRACE::2025-04-23.18:41:14::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v5_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2025-04-23.18:41:14::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2025-04-23.18:41:14::SCWBDomain::tterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:15::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilsecure_v5_1/src"

TRACE::2025-04-23.18:41:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v5_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2025-04-23.18:41:15::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2025-04-23.18:41:15::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:15::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_16/src"

TRACE::2025-04-23.18:41:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_16/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2025-04-23.18:41:15::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2025-04-23.18:41:15::SCWBDomain::tterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:15::SCWBDomain::"Include files for this library have already been copied."

TRACE::2025-04-23.18:41:15::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2025-04-23.18:41:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-04-23.18:41:15::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2025-04-23.18:41:15::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:15::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_4/src"

TRACE::2025-04-23.18:41:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-04-23.18:41:15::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2025-04-23.18:41:15::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:15::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-04-23.18:41:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2025-04-23.18:41:15::SCWBDomain::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distri
TRACE::2025-04-23.18:41:15::SCWBDomain::bute-patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:15::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src"

TRACE::2025-04-23.18:41:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2025-04-23.18:41:15::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2025-04-23.18:41:15::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:15::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_13/src"

TRACE::2025-04-23.18:41:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_13/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-04-23.18:41:15::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2025-04-23.18:41:15::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:15::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2025-04-23.18:41:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-04-23.18:41:15::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2025-04-23.18:41:15::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:15::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_11/src"

TRACE::2025-04-23.18:41:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-04-23.18:41:15::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2025-04-23.18:41:15::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:15::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_17/src"

TRACE::2025-04-23.18:41:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2025-04-23.18:41:15::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patt
TRACE::2025-04-23.18:41:15::SCWBDomain::erns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:16::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_13/src"

TRACE::2025-04-23.18:41:16::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_13/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-04-23.18:41:16::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2025-04-23.18:41:16::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:16::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_17/src"

TRACE::2025-04-23.18:41:16::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_17/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2025-04-23.18:41:16::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2025-04-23.18:41:16::SCWBDomain::tterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:16::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_5/src"

TRACE::2025-04-23.18:41:16::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-04-23.18:41:16::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2025-04-23.18:41:16::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:16::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_12/src"

TRACE::2025-04-23.18:41:17::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-04-23.18:41:17::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2025-04-23.18:41:17::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:17::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v5_1/src"

TRACE::2025-04-23.18:41:17::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v5_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2025-04-23.18:41:17::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patt
TRACE::2025-04-23.18:41:17::SCWBDomain::erns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:17::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/spips_v3_8/src"

TRACE::2025-04-23.18:41:17::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2025-04-23.18:41:17::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patte
TRACE::2025-04-23.18:41:17::SCWBDomain::rns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:17::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v8_1/src"

TRACE::2025-04-23.18:41:17::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.18:41:17::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-04-23.18:41:17::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:17::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2025-04-23.18:41:17::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2025-04-23.18:41:17::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2025-04-23.18:41:17::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:17::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_17/src"

TRACE::2025-04-23.18:41:17::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2025-04-23.18:41:17::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patt
TRACE::2025-04-23.18:41:17::SCWBDomain::erns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:18::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_5/src"

TRACE::2025-04-23.18:41:18::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2025-04-23.18:41:18::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patte
TRACE::2025-04-23.18:41:18::SCWBDomain::rns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:18::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilffs_v5_0/src"

TRACE::2025-04-23.18:41:18::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v5_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2025-04-23.18:41:18::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patt
TRACE::2025-04-23.18:41:18::SCWBDomain::erns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:18::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_16/src"

TRACE::2025-04-23.18:41:18::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_16/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2025-04-23.18:41:18::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patte
TRACE::2025-04-23.18:41:18::SCWBDomain::rns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:19::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2025-04-23.18:41:19::SCWBDomain::make --no-print-directory archive

TRACE::2025-04-23.18:41:19::SCWBDomain::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/_exit.o psu_cortexa53_0/lib/_open.o psu_cortexa53_0/li
TRACE::2025-04-23.18:41:19::SCWBDomain::b/_sbrk.o psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/asm_vectors.o psu_cortexa53_0/lib/boot.o psu_cortexa53_0/lib/close.o 
TRACE::2025-04-23.18:41:19::SCWBDomain::psu_cortexa53_0/lib/cpputest_time.o psu_cortexa53_0/lib/errno.o psu_cortexa53_0/lib/fcntl.o psu_cortexa53_0/lib/fstat.o psu_cor
TRACE::2025-04-23.18:41:19::SCWBDomain::texa53_0/lib/getentropy.o psu_cortexa53_0/lib/getpid.o psu_cortexa53_0/lib/inbyte.o psu_cortexa53_0/lib/initialise_monitor_hand
TRACE::2025-04-23.18:41:19::SCWBDomain::les.o psu_cortexa53_0/lib/isatty.o psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/lseek.o psu_cortexa53_0/lib/open.o psu_cortex
TRACE::2025-04-23.18:41:19::SCWBDomain::a53_0/lib/outbyte.o psu_cortexa53_0/lib/print.o psu_cortexa53_0/lib/putnum.o psu_cortexa53_0/lib/read.o psu_cortexa53_0/lib/sbr
TRACE::2025-04-23.18:41:20::SCWBDomain::k.o psu_cortexa53_0/lib/sleep.o psu_cortexa53_0/lib/time.o psu_cortexa53_0/lib/translation_table.o psu_cortexa53_0/lib/unlink.o
TRACE::2025-04-23.18:41:20::SCWBDomain:: psu_cortexa53_0/lib/vectors.o psu_cortexa53_0/lib/write.o psu_cortexa53_0/lib/xaxipmon.o psu_cortexa53_0/lib/xaxipmon_g.o psu_
TRACE::2025-04-23.18:41:20::SCWBDomain::cortexa53_0/lib/xaxipmon_selftest.o psu_cortexa53_0/lib/xaxipmon_sinit.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53_0/lib/xcl
TRACE::2025-04-23.18:41:20::SCWBDomain::ockps_divider.o psu_cortexa53_0/lib/xclockps_fixedfactor.o psu_cortexa53_0/lib/xclockps_g.o psu_cortexa53_0/lib/xclockps_gate.o
TRACE::2025-04-23.18:41:20::SCWBDomain:: psu_cortexa53_0/lib/xclockps_mux.o psu_cortexa53_0/lib/xclockps_pll.o psu_cortexa53_0/lib/xclockps_sinit.o psu_cortexa53_0/lib
TRACE::2025-04-23.18:41:20::SCWBDomain::/xcoresightpsdcc.o psu_cortexa53_0/lib/xcsudma.o psu_cortexa53_0/lib/xcsudma_g.o psu_cortexa53_0/lib/xcsudma_intr.o psu_cortexa
TRACE::2025-04-23.18:41:20::SCWBDomain::53_0/lib/xcsudma_selftest.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/lib/xgpiops.o psu_cortexa53_0/lib/xgpiops_g.o p
TRACE::2025-04-23.18:41:20::SCWBDomain::su_cortexa53_0/lib/xgpiops_hw.o psu_cortexa53_0/lib/xgpiops_intr.o psu_cortexa53_0/lib/xgpiops_selftest.o psu_cortexa53_0/lib/x
TRACE::2025-04-23.18:41:20::SCWBDomain::gpiops_sinit.o psu_cortexa53_0/lib/xiicps.o psu_cortexa53_0/lib/xiicps_g.o psu_cortexa53_0/lib/xiicps_hw.o psu_cortexa53_0/lib/
TRACE::2025-04-23.18:41:20::SCWBDomain::xiicps_intr.o psu_cortexa53_0/lib/xiicps_master.o psu_cortexa53_0/lib/xiicps_options.o psu_cortexa53_0/lib/xiicps_selftest.o ps
TRACE::2025-04-23.18:41:20::SCWBDomain::u_cortexa53_0/lib/xiicps_sinit.o psu_cortexa53_0/lib/xiicps_slave.o psu_cortexa53_0/lib/xiicps_xfer.o psu_cortexa53_0/lib/xil-c
TRACE::2025-04-23.18:41:20::SCWBDomain::rt0.o psu_cortexa53_0/lib/xil_assert.o psu_cortexa53_0/lib/xil_cache.o psu_cortexa53_0/lib/xil_clocking.o psu_cortexa53_0/lib/x
TRACE::2025-04-23.18:41:20::SCWBDomain::il_exception.o psu_cortexa53_0/lib/xil_mem.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53_0/lib/xil_printf.o psu_cortexa53_0/lib
TRACE::2025-04-23.18:41:20::SCWBDomain::/xil_sleepcommon.o psu_cortexa53_0/lib/xil_sleeptimer.o psu_cortexa53_0/lib/xil_smc.o psu_cortexa53_0/lib/xil_spinlock.o psu_co
TRACE::2025-04-23.18:41:20::SCWBDomain::rtexa53_0/lib/xil_testcache.o psu_cortexa53_0/lib/xil_testio.o psu_cortexa53_0/lib/xil_testmem.o psu_cortexa53_0/lib/xil_util.o
TRACE::2025-04-23.18:41:20::SCWBDomain:: psu_cortexa53_0/lib/xinterrupt_wrap.o psu_cortexa53_0/lib/xipipsu.o psu_cortexa53_0/lib/xipipsu_buf.o psu_cortexa53_0/lib/xipi
TRACE::2025-04-23.18:41:20::SCWBDomain::psu_g.o psu_cortexa53_0/lib/xipipsu_sinit.o psu_cortexa53_0/lib/xplatform_info.o psu_cortexa53_0/lib/xpm_counter.o psu_cortexa5
TRACE::2025-04-23.18:41:20::SCWBDomain::3_0/lib/xqspipsu.o psu_cortexa53_0/lib/xqspipsu_control.o psu_cortexa53_0/lib/xqspipsu_g.o psu_cortexa53_0/lib/xqspipsu_hw.o ps
TRACE::2025-04-23.18:41:20::SCWBDomain::u_cortexa53_0/lib/xqspipsu_options.o psu_cortexa53_0/lib/xqspipsu_sinit.o psu_cortexa53_0/lib/xresetps.o psu_cortexa53_0/lib/xr
TRACE::2025-04-23.18:41:20::SCWBDomain::esetps_g.o psu_cortexa53_0/lib/xresetps_sinit.o psu_cortexa53_0/lib/xrtcpsu.o psu_cortexa53_0/lib/xrtcpsu_g.o psu_cortexa53_0/l
TRACE::2025-04-23.18:41:20::SCWBDomain::ib/xrtcpsu_intr.o psu_cortexa53_0/lib/xrtcpsu_selftest.o psu_cortexa53_0/lib/xrtcpsu_sinit.o psu_cortexa53_0/lib/xscugic.o psu_
TRACE::2025-04-23.18:41:20::SCWBDomain::cortexa53_0/lib/xscugic_g.o psu_cortexa53_0/lib/xscugic_hw.o psu_cortexa53_0/lib/xscugic_intr.o psu_cortexa53_0/lib/xscugic_sel
TRACE::2025-04-23.18:41:20::SCWBDomain::ftest.o psu_cortexa53_0/lib/xscugic_sinit.o psu_cortexa53_0/lib/xspips.o psu_cortexa53_0/lib/xspips_g.o psu_cortexa53_0/lib/xsp
TRACE::2025-04-23.18:41:20::SCWBDomain::ips_hw.o psu_cortexa53_0/lib/xspips_options.o psu_cortexa53_0/lib/xspips_selftest.o psu_cortexa53_0/lib/xspips_sinit.o psu_cort
TRACE::2025-04-23.18:41:20::SCWBDomain::exa53_0/lib/xsysmonpsu.o psu_cortexa53_0/lib/xsysmonpsu_g.o psu_cortexa53_0/lib/xsysmonpsu_intr.o psu_cortexa53_0/lib/xsysmonps
TRACE::2025-04-23.18:41:20::SCWBDomain::u_selftest.o psu_cortexa53_0/lib/xsysmonpsu_sinit.o psu_cortexa53_0/lib/xtime_l.o psu_cortexa53_0/lib/xttcps.o psu_cortexa53_0/
TRACE::2025-04-23.18:41:20::SCWBDomain::lib/xttcps_g.o psu_cortexa53_0/lib/xttcps_options.o psu_cortexa53_0/lib/xttcps_selftest.o psu_cortexa53_0/lib/xttcps_sinit.o ps
TRACE::2025-04-23.18:41:20::SCWBDomain::u_cortexa53_0/lib/xwdtps.o psu_cortexa53_0/lib/xwdtps_g.o psu_cortexa53_0/lib/xwdtps_selftest.o psu_cortexa53_0/lib/xwdtps_sini
TRACE::2025-04-23.18:41:20::SCWBDomain::t.o psu_cortexa53_0/lib/xzdma.o psu_cortexa53_0/lib/xzdma_g.o psu_cortexa53_0/lib/xzdma_intr.o psu_cortexa53_0/lib/xzdma_selfte
TRACE::2025-04-23.18:41:20::SCWBDomain::st.o psu_cortexa53_0/lib/xzdma_sinit.o

TRACE::2025-04-23.18:41:20::SCWBDomain::'Finished building libraries'

TRACE::2025-04-23.18:41:20::SCWBDomain::make: Leaving directory 'D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2025-04-23.18:41:20::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_qspi.c -o xf
TRACE::2025-04-23.18:41:20::SCWBDomain::sbl_qspi.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-04-23.18:41:21::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_csu_dma.c -o
TRACE::2025-04-23.18:41:21::SCWBDomain:: xfsbl_csu_dma.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-04-23.18:41:21::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_nand.c -o xf
TRACE::2025-04-23.18:41:21::SCWBDomain::sbl_nand.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-04-23.18:41:21::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_sd.c -o xfsb
TRACE::2025-04-23.18:41:21::SCWBDomain::l_sd.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-04-23.18:41:21::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_usb.c -o xfs
TRACE::2025-04-23.18:41:21::SCWBDomain::bl_usb.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-04-23.18:41:21::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_hooks.c -o x
TRACE::2025-04-23.18:41:21::SCWBDomain::fsbl_hooks.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-04-23.18:41:22::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_main.c -o xf
TRACE::2025-04-23.18:41:22::SCWBDomain::sbl_main.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-04-23.18:41:22::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_dfu_util.c -
TRACE::2025-04-23.18:41:22::SCWBDomain::o xfsbl_dfu_util.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-04-23.18:41:22::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_partition_lo
TRACE::2025-04-23.18:41:22::SCWBDomain::ad.c -o xfsbl_partition_load.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-04-23.18:41:22::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_tpm.c -o xfs
TRACE::2025-04-23.18:41:22::SCWBDomain::bl_tpm.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-04-23.18:41:23::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_initializati
TRACE::2025-04-23.18:41:23::SCWBDomain::on.c -o xfsbl_initialization.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-04-23.18:41:23::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_ddr_init.c -
TRACE::2025-04-23.18:41:23::SCWBDomain::o xfsbl_ddr_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-04-23.18:41:23::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_handoff.c -o
TRACE::2025-04-23.18:41:23::SCWBDomain:: xfsbl_handoff.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-04-23.18:41:23::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c psu_init.c -o psu_
TRACE::2025-04-23.18:41:23::SCWBDomain::init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-04-23.18:41:24::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_board.c -o x
TRACE::2025-04-23.18:41:24::SCWBDomain::fsbl_board.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-04-23.18:41:24::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_misc_drivers
TRACE::2025-04-23.18:41:24::SCWBDomain::.c -o xfsbl_misc_drivers.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-04-23.18:41:24::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_bs.c -o xfsb
TRACE::2025-04-23.18:41:24::SCWBDomain::l_bs.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-04-23.18:41:24::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_tpm_util.c -
TRACE::2025-04-23.18:41:24::SCWBDomain::o xfsbl_tpm_util.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-04-23.18:41:25::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_rsa_sha.c -o
TRACE::2025-04-23.18:41:25::SCWBDomain:: xfsbl_rsa_sha.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-04-23.18:41:25::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_plpartition_
TRACE::2025-04-23.18:41:25::SCWBDomain::valid.c -o xfsbl_plpartition_valid.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-04-23.18:41:25::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_image_header
TRACE::2025-04-23.18:41:25::SCWBDomain::.c -o xfsbl_image_header.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-04-23.18:41:26::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_misc.c -o xf
TRACE::2025-04-23.18:41:26::SCWBDomain::sbl_misc.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-04-23.18:41:26::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_authenticati
TRACE::2025-04-23.18:41:26::SCWBDomain::on.c -o xfsbl_authentication.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-04-23.18:41:26::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_translation_
TRACE::2025-04-23.18:41:26::SCWBDomain::table.S -o xfsbl_translation_table.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-04-23.18:41:26::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_exit.S -o xf
TRACE::2025-04-23.18:41:26::SCWBDomain::sbl_exit.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-04-23.18:41:26::SCWBDomain::aarch64-none-elf-gcc -o fsbl_a53.elf psu_init.o xfsbl_authentication.o xfsbl_board.o xfsbl_bs.o xfsbl_csu_dma.o xfsbl_ddr_init.
TRACE::2025-04-23.18:41:26::SCWBDomain::o xfsbl_dfu_util.o xfsbl_exit.o xfsbl_handoff.o xfsbl_hooks.o xfsbl_image_header.o xfsbl_initialization.o xfsbl_main.o xfsbl_mi
TRACE::2025-04-23.18:41:26::SCWBDomain::sc.o xfsbl_misc_drivers.o xfsbl_nand.o xfsbl_partition_load.o xfsbl_plpartition_valid.o xfsbl_qspi.o xfsbl_rsa_sha.o xfsbl_sd.o
TRACE::2025-04-23.18:41:26::SCWBDomain:: xfsbl_tpm.o xfsbl_tpm_util.o xfsbl_translation_table.o xfsbl_usb.o -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flt
TRACE::2025-04-23.18:41:26::SCWBDomain::o -ffat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group -Wl
TRACE::2025-04-23.18:41:26::SCWBDomain::,--start-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group                   
TRACE::2025-04-23.18:41:26::SCWBDomain::                                                                             -n  -Wl,--gc-sections -Lzynqmp_fsbl_bsp/psu_cortex
TRACE::2025-04-23.18:41:26::SCWBDomain::a53_0/lib -Tlscript.ld

LOG::2025-04-23.18:41:31::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2025-04-23.18:41:31::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2025-04-23.18:41:31::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-04-23.18:41:31::SCWDomain::Building the domain as part of full build :  zynqmp_pmufw
TRACE::2025-04-23.18:41:31::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:41:31::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:41:31::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:41:31::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:41:31::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:41:31::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:41:31::SCWPlatform::Trying to set the existing hwdb with name base_1
TRACE::2025-04-23.18:41:31::SCWPlatform::Opened existing hwdb base_1
TRACE::2025-04-23.18:41:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:41:31::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:41:31::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:41:31::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:41:31::SCWBDomain::Completed writing the mss file at D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2025-04-23.18:41:31::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-04-23.18:41:31::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-04-23.18:41:31::SCWBDomain::System Command Ran  D:&  cd  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw& make -C  zynqmp_pmufw_bsp & make 
TRACE::2025-04-23.18:41:31::SCWBDomain::make: Entering directory 'D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp'

TRACE::2025-04-23.18:41:31::SCWBDomain::make --no-print-directory seq_libs

TRACE::2025-04-23.18:41:31::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/axipmon_v6_9/src"

TRACE::2025-04-23.18:41:31::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-23.18:41:31::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-04-23.18:41:31::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:31::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/clockps_v1_4/src"

TRACE::2025-04-23.18:41:31::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-23.18:41:31::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-04-23.18:41:31::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:31::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/cpu_v2_17/src"

TRACE::2025-04-23.18:41:31::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-04-23.18:41:31::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2025-04-23.18:41:31::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:31::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/csudma_v1_13/src"

TRACE::2025-04-23.18:41:31::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_13/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-23.18:41:31::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-04-23.18:41:31::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:31::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2025-04-23.18:41:31::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-23.18:41:31::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-04-23.18:41:31::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:32::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/gpiops_v3_11/src"

TRACE::2025-04-23.18:41:32::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-23.18:41:32::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-04-23.18:41:32::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:32::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/iicps_v3_17/src"

TRACE::2025-04-23.18:41:32::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-04-23.18:41:32::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2025-04-23.18:41:32::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:32::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ipipsu_v2_13/src"

TRACE::2025-04-23.18:41:32::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_13/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-23.18:41:32::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-04-23.18:41:32::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:32::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/qspipsu_v1_17/src"

TRACE::2025-04-23.18:41:32::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-04-23.18:41:32::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2025-04-23.18:41:32::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:32::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/resetps_v1_5/src"

TRACE::2025-04-23.18:41:32::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-23.18:41:32::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-04-23.18:41:32::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:32::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_12/src"

TRACE::2025-04-23.18:41:32::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-23.18:41:32::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-04-23.18:41:32::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:33::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/spips_v3_8/src"

TRACE::2025-04-23.18:41:33::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-04-23.18:41:33::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2025-04-23.18:41:33::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:33::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/standalone_v8_1/src"

TRACE::2025-04-23.18:41:33::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-04-23.18:41:33::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2025-04-23.18:41:33::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2025-04-23.18:41:34::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-04-23.18:41:34::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2025-04-23.18:41:34::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ttcps_v3_17/src"

TRACE::2025-04-23.18:41:34::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-04-23.18:41:34::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2025-04-23.18:41:34::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/wdtps_v3_5/src"

TRACE::2025-04-23.18:41:34::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-04-23.18:41:34::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2025-04-23.18:41:34::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilfpga_v6_4/src"

TRACE::2025-04-23.18:41:34::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v6_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-23.18:41:34::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-04-23.18:41:34::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:35::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilsecure_v5_1/src"

TRACE::2025-04-23.18:41:35::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-04-23.18:41:35::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2025-04-23.18:41:35::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:35::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilskey_v7_4/src"

TRACE::2025-04-23.18:41:35::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-23.18:41:35::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-04-23.18:41:35::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:35::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/zdma_v1_16/src"

TRACE::2025-04-23.18:41:35::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-04-23.18:41:35::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2025-04-23.18:41:35::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:35::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilsecure_v5_1/src"

TRACE::2025-04-23.18:41:35::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v5_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-04-23.18:41:35::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2025-04-23.18:41:35::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:35::SCWBDomain::"Compiling XilSecure Library"

TRACE::2025-04-23.18:41:38::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilskey_v7_4/src"

TRACE::2025-04-23.18:41:38::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-04-23.18:41:38::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2025-04-23.18:41:38::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:38::SCWBDomain::"Compiling Xilskey Library"

TRACE::2025-04-23.18:41:39::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2025-04-23.18:41:39::SCWBDomain::make -j 14 --no-print-directory par_libs

TRACE::2025-04-23.18:41:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/axipmon_v6_9/src"

TRACE::2025-04-23.18:41:39::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-23.18:41:39::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-04-23.18:41:39::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/clockps_v1_4/src"

TRACE::2025-04-23.18:41:40::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-23.18:41:40::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-04-23.18:41:40::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:40::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/cpu_v2_17/src"

TRACE::2025-04-23.18:41:40::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-04-23.18:41:40::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2025-04-23.18:41:40::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:40::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/csudma_v1_13/src"

TRACE::2025-04-23.18:41:40::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_13/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-23.18:41:40::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-04-23.18:41:40::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:40::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2025-04-23.18:41:40::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-23.18:41:40::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-04-23.18:41:40::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:40::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/gpiops_v3_11/src"

TRACE::2025-04-23.18:41:40::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-23.18:41:40::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-04-23.18:41:40::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:40::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/iicps_v3_17/src"

TRACE::2025-04-23.18:41:40::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-04-23.18:41:40::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2025-04-23.18:41:40::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:40::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ipipsu_v2_13/src"

TRACE::2025-04-23.18:41:40::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_13/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-23.18:41:40::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-04-23.18:41:40::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:40::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/qspipsu_v1_17/src"

TRACE::2025-04-23.18:41:40::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-04-23.18:41:40::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2025-04-23.18:41:40::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:40::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/resetps_v1_5/src"

TRACE::2025-04-23.18:41:40::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-23.18:41:40::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-04-23.18:41:40::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:40::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_12/src"

TRACE::2025-04-23.18:41:40::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-23.18:41:40::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-04-23.18:41:40::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:40::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/spips_v3_8/src"

TRACE::2025-04-23.18:41:40::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-04-23.18:41:40::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2025-04-23.18:41:40::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:40::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/standalone_v8_1/src"

TRACE::2025-04-23.18:41:40::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-04-23.18:41:40::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2025-04-23.18:41:40::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:40::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2025-04-23.18:41:40::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-04-23.18:41:40::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2025-04-23.18:41:40::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:40::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ttcps_v3_17/src"

TRACE::2025-04-23.18:41:40::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-04-23.18:41:40::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2025-04-23.18:41:40::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:40::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/wdtps_v3_5/src"

TRACE::2025-04-23.18:41:40::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-04-23.18:41:40::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2025-04-23.18:41:40::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:40::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilfpga_v6_4/src"

TRACE::2025-04-23.18:41:40::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v6_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-23.18:41:40::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-04-23.18:41:40::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:40::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilsecure_v5_1/src"

TRACE::2025-04-23.18:41:40::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-04-23.18:41:40::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2025-04-23.18:41:40::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:40::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilskey_v7_4/src"

TRACE::2025-04-23.18:41:40::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-23.18:41:40::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-04-23.18:41:40::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:40::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/zdma_v1_16/src"

TRACE::2025-04-23.18:41:40::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-04-23.18:41:40::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2025-04-23.18:41:40::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:41::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/axipmon_v6_9/src"

TRACE::2025-04-23.18:41:41::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-04-23.18:41:41::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2025-04-23.18:41:41::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:41::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/clockps_v1_4/src"

TRACE::2025-04-23.18:41:41::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-04-23.18:41:41::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2025-04-23.18:41:41::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:41::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/cpu_v2_17/src"

TRACE::2025-04-23.18:41:41::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2025-04-23.18:41:41::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2025-04-23.18:41:41::SCWBDomain::-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:41::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/csudma_v1_13/src"

TRACE::2025-04-23.18:41:41::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_13/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-04-23.18:41:41::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2025-04-23.18:41:41::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:41::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2025-04-23.18:41:41::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-04-23.18:41:41::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2025-04-23.18:41:41::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:41::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/gpiops_v3_11/src"

TRACE::2025-04-23.18:41:41::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-04-23.18:41:41::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2025-04-23.18:41:41::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:41::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/iicps_v3_17/src"

TRACE::2025-04-23.18:41:41::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2025-04-23.18:41:41::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2025-04-23.18:41:41::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:41::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ipipsu_v2_13/src"

TRACE::2025-04-23.18:41:42::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_13/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-04-23.18:41:42::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2025-04-23.18:41:42::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:42::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/qspipsu_v1_17/src"

TRACE::2025-04-23.18:41:42::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-04-23.18:41:42::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2025-04-23.18:41:42::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:42::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/resetps_v1_5/src"

TRACE::2025-04-23.18:41:42::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-04-23.18:41:42::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2025-04-23.18:41:42::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:42::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/rtcpsu_v1_12/src"

TRACE::2025-04-23.18:41:42::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-04-23.18:41:42::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2025-04-23.18:41:42::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:42::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/spips_v3_8/src"

TRACE::2025-04-23.18:41:42::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2025-04-23.18:41:42::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2025-04-23.18:41:42::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:42::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/standalone_v8_1/src"

TRACE::2025-04-23.18:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-23.18:41:43::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-04-23.18:41:43::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:43::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2025-04-23.18:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-04-23.18:41:43::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2025-04-23.18:41:43::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:43::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ttcps_v3_17/src"

TRACE::2025-04-23.18:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2025-04-23.18:41:43::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2025-04-23.18:41:43::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:43::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/wdtps_v3_5/src"

TRACE::2025-04-23.18:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2025-04-23.18:41:43::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2025-04-23.18:41:43::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:43::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilfpga_v6_4/src"

TRACE::2025-04-23.18:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v6_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-04-23.18:41:43::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2025-04-23.18:41:43::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:43::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/zdma_v1_16/src"

TRACE::2025-04-23.18:41:43::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2025-04-23.18:41:43::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2025-04-23.18:41:43::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.18:41:44::SCWBDomain::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2025-04-23.18:41:45::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2025-04-23.18:41:45::SCWBDomain::make --no-print-directory archive

TRACE::2025-04-23.18:41:45::SCWBDomain::mb-ar -r  psu_pmu_0/lib/libxil.a psu_pmu_0/lib/_exit.o psu_pmu_0/lib/errno.o psu_pmu_0/lib/fcntl.o psu_pmu_0/lib/hw_exception_h
TRACE::2025-04-23.18:41:45::SCWBDomain::andler.o psu_pmu_0/lib/inbyte.o psu_pmu_0/lib/microblaze_disable_dcache.o psu_pmu_0/lib/microblaze_disable_exceptions.o psu_pmu
TRACE::2025-04-23.18:41:45::SCWBDomain::_0/lib/microblaze_disable_icache.o psu_pmu_0/lib/microblaze_disable_interrupts.o psu_pmu_0/lib/microblaze_enable_dcache.o psu_p
TRACE::2025-04-23.18:41:45::SCWBDomain::mu_0/lib/microblaze_enable_exceptions.o psu_pmu_0/lib/microblaze_enable_icache.o psu_pmu_0/lib/microblaze_enable_interrupts.o p
TRACE::2025-04-23.18:41:45::SCWBDomain::su_pmu_0/lib/microblaze_exception_handler.o psu_pmu_0/lib/microblaze_flush_cache_ext.o psu_pmu_0/lib/microblaze_flush_cache_ext
TRACE::2025-04-23.18:41:45::SCWBDomain::_range.o psu_pmu_0/lib/microblaze_flush_dcache.o psu_pmu_0/lib/microblaze_flush_dcache_range.o psu_pmu_0/lib/microblaze_init_dc
TRACE::2025-04-23.18:41:45::SCWBDomain::ache_range.o psu_pmu_0/lib/microblaze_init_icache_range.o psu_pmu_0/lib/microblaze_interrupt_handler.o psu_pmu_0/lib/microblaze
TRACE::2025-04-23.18:41:45::SCWBDomain::_interrupts_g.o psu_pmu_0/lib/microblaze_invalidate_cache_ext.o psu_pmu_0/lib/microblaze_invalidate_cache_ext_range.o psu_pmu_0
TRACE::2025-04-23.18:41:45::SCWBDomain::/lib/microblaze_invalidate_dcache.o psu_pmu_0/lib/microblaze_invalidate_dcache_range.o psu_pmu_0/lib/microblaze_invalidate_icac
TRACE::2025-04-23.18:41:45::SCWBDomain::he.o psu_pmu_0/lib/microblaze_invalidate_icache_range.o psu_pmu_0/lib/microblaze_scrub.o psu_pmu_0/lib/microblaze_selftest.o ps
TRACE::2025-04-23.18:41:45::SCWBDomain::u_pmu_0/lib/microblaze_sleep.o psu_pmu_0/lib/microblaze_update_dcache.o psu_pmu_0/lib/microblaze_update_icache.o psu_pmu_0/lib/
TRACE::2025-04-23.18:41:45::SCWBDomain::outbyte.o psu_pmu_0/lib/print.o psu_pmu_0/lib/pvr.o psu_pmu_0/lib/xaxipmon.o psu_pmu_0/lib/xaxipmon_g.o psu_pmu_0/lib/xaxipmon_
TRACE::2025-04-23.18:41:45::SCWBDomain::selftest.o psu_pmu_0/lib/xaxipmon_sinit.o psu_pmu_0/lib/xclockps.o psu_pmu_0/lib/xclockps_divider.o psu_pmu_0/lib/xclockps_fixe
TRACE::2025-04-23.18:41:45::SCWBDomain::dfactor.o psu_pmu_0/lib/xclockps_g.o psu_pmu_0/lib/xclockps_gate.o psu_pmu_0/lib/xclockps_mux.o psu_pmu_0/lib/xclockps_pll.o ps
TRACE::2025-04-23.18:41:45::SCWBDomain::u_pmu_0/lib/xclockps_sinit.o psu_pmu_0/lib/xcsudma.o psu_pmu_0/lib/xcsudma_g.o psu_pmu_0/lib/xcsudma_intr.o psu_pmu_0/lib/xcsud
TRACE::2025-04-23.18:41:45::SCWBDomain::ma_selftest.o psu_pmu_0/lib/xcsudma_sinit.o psu_pmu_0/lib/xgpiops.o psu_pmu_0/lib/xgpiops_g.o psu_pmu_0/lib/xgpiops_hw.o psu_pm
TRACE::2025-04-23.18:41:45::SCWBDomain::u_0/lib/xgpiops_intr.o psu_pmu_0/lib/xgpiops_selftest.o psu_pmu_0/lib/xgpiops_sinit.o psu_pmu_0/lib/xiicps.o psu_pmu_0/lib/xiic
TRACE::2025-04-23.18:41:45::SCWBDomain::ps_g.o psu_pmu_0/lib/xiicps_hw.o psu_pmu_0/lib/xiicps_intr.o psu_pmu_0/lib/xiicps_master.o psu_pmu_0/lib/xiicps_options.o psu_p
TRACE::2025-04-23.18:41:45::SCWBDomain::mu_0/lib/xiicps_selftest.o psu_pmu_0/lib/xiicps_sinit.o psu_pmu_0/lib/xiicps_slave.o psu_pmu_0/lib/xiicps_xfer.o psu_pmu_0/lib/
TRACE::2025-04-23.18:41:45::SCWBDomain::xil_assert.o psu_pmu_0/lib/xil_cache.o psu_pmu_0/lib/xil_clocking.o psu_pmu_0/lib/xil_exception.o psu_pmu_0/lib/xil_mem.o psu_p
TRACE::2025-04-23.18:41:45::SCWBDomain::mu_0/lib/xil_misc_psreset_api.o psu_pmu_0/lib/xil_printf.o psu_pmu_0/lib/xil_sleepcommon.o psu_pmu_0/lib/xil_testcache.o psu_pm
TRACE::2025-04-23.18:41:45::SCWBDomain::u_0/lib/xil_testio.o psu_pmu_0/lib/xil_testmem.o psu_pmu_0/lib/xil_util.o psu_pmu_0/lib/xinterrupt_wrap.o psu_pmu_0/lib/xio.o p
TRACE::2025-04-23.18:41:45::SCWBDomain::su_pmu_0/lib/xipipsu.o psu_pmu_0/lib/xipipsu_buf.o psu_pmu_0/lib/xipipsu_g.o psu_pmu_0/lib/xipipsu_sinit.o psu_pmu_0/lib/xplatf
TRACE::2025-04-23.18:41:45::SCWBDomain::orm_info.o psu_pmu_0/lib/xqspipsu.o psu_pmu_0/lib/xqspipsu_control.o psu_pmu_0/lib/xqspipsu_g.o psu_pmu_0/lib/xqspipsu_hw.o psu
TRACE::2025-04-23.18:41:45::SCWBDomain::_pmu_0/lib/xqspipsu_options.o psu_pmu_0/lib/xqspipsu_sinit.o psu_pmu_0/lib/xresetps.o psu_pmu_0/lib/xresetps_g.o psu_pmu_0/lib/
TRACE::2025-04-23.18:41:45::SCWBDomain::xresetps_sinit.o psu_pmu_0/lib/xrtcpsu.o psu_pmu_0/lib/xrtcpsu_g.o psu_pmu_0/lib/xrtcpsu_intr.o psu_pmu_0/lib/xrtcpsu_selftest.
TRACE::2025-04-23.18:41:45::SCWBDomain::o psu_pmu_0/lib/xrtcpsu_sinit.o psu_pmu_0/lib/xspips.o psu_pmu_0/lib/xspips_g.o psu_pmu_0/lib/xspips_hw.o psu_pmu_0/lib/xspips_
TRACE::2025-04-23.18:41:45::SCWBDomain::options.o psu_pmu_0/lib/xspips_selftest.o psu_pmu_0/lib/xspips_sinit.o psu_pmu_0/lib/xsysmonpsu.o psu_pmu_0/lib/xsysmonpsu_g.o 
TRACE::2025-04-23.18:41:45::SCWBDomain::psu_pmu_0/lib/xsysmonpsu_intr.o psu_pmu_0/lib/xsysmonpsu_selftest.o psu_pmu_0/lib/xsysmonpsu_sinit.o psu_pmu_0/lib/xttcps.o psu
TRACE::2025-04-23.18:41:45::SCWBDomain::_pmu_0/lib/xttcps_g.o psu_pmu_0/lib/xttcps_options.o psu_pmu_0/lib/xttcps_selftest.o psu_pmu_0/lib/xttcps_sinit.o psu_pmu_0/lib
TRACE::2025-04-23.18:41:45::SCWBDomain::/xwdtps.o psu_pmu_0/lib/xwdtps_g.o psu_pmu_0/lib/xwdtps_selftest.o psu_pmu_0/lib/xwdtps_sinit.o psu_pmu_0/lib/xzdma.o psu_pmu_0
TRACE::2025-04-23.18:41:45::SCWBDomain::/lib/xzdma_g.o psu_pmu_0/lib/xzdma_intr.o psu_pmu_0/lib/xzdma_selftest.o psu_pmu_0/lib/xzdma_sinit.o

TRACE::2025-04-23.18:41:45::SCWBDomain::'Finished building libraries'

TRACE::2025-04-23.18:41:45::SCWBDomain::make: Leaving directory 'D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp'

TRACE::2025-04-23.18:41:45::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:45::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_clock.c -o pm_clock.o -Izynqmp_pmufw
TRACE::2025-04-23.18:41:45::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:46::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:46::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_proc.c -o pm_proc.o -Izynqmp_pmufw_b
TRACE::2025-04-23.18:41:46::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:46::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:46::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_em.c -o xpfw_mod_em.o -Izynqmp
TRACE::2025-04-23.18:41:46::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:46::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:46::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_reset.c -o pm_reset.o -Izynqmp_pmufw
TRACE::2025-04-23.18:41:46::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:47::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:47::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_main.c -o xpfw_main.o -Izynqmp_pmu
TRACE::2025-04-23.18:41:47::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:47::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:47::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_power.c -o pm_power.o -Izynqmp_pmufw
TRACE::2025-04-23.18:41:47::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:47::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:47::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_rpu.c -o xpfw_mod_rpu.o -Izynq
TRACE::2025-04-23.18:41:47::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:47::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:47::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_gpp.c -o pm_gpp.o -Izynqmp_pmufw_bsp
TRACE::2025-04-23.18:41:47::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:48::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:48::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_hooks.c -o pm_hooks.o -Izynqmp_pmufw
TRACE::2025-04-23.18:41:48::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:48::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:48::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_pll.c -o pm_pll.o -Izynqmp_pmufw_bsp
TRACE::2025-04-23.18:41:48::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:48::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:48::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_common.c -o xpfw_mod_common.o 
TRACE::2025-04-23.18:41:48::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:48::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:48::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_periph.c -o pm_periph.o -Izynqmp_pmu
TRACE::2025-04-23.18:41:48::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:49::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:49::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c idle_hooks.c -o idle_hooks.o -Izynqmp_p
TRACE::2025-04-23.18:41:49::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:49::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:49::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_resets.c -o xpfw_resets.o -Izynqmp
TRACE::2025-04-23.18:41:49::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:49::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:49::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_core.c -o xpfw_core.o -Izynqmp_pmu
TRACE::2025-04-23.18:41:49::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:49::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:49::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_node.c -o pm_node.o -Izynqmp_pmufw_b
TRACE::2025-04-23.18:41:49::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:50::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:50::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_extern.c -o pm_extern.o -Izynqmp_pmu
TRACE::2025-04-23.18:41:50::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:50::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:50::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_extwdt.c -o xpfw_mod_extwdt.o 
TRACE::2025-04-23.18:41:50::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:50::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:50::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_ultra96.c -o xpfw_mod_ultra96.
TRACE::2025-04-23.18:41:50::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:50::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:50::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_dap.c -o xpfw_mod_dap.o -Izynq
TRACE::2025-04-23.18:41:50::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:50::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:50::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_interrupts.c -o xpfw_interrupts.o 
TRACE::2025-04-23.18:41:50::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:51::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:51::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_ipi_manager.c -o xpfw_ipi_manager.
TRACE::2025-04-23.18:41:51::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:51::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:51::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_user_startup.c -o xpfw_user_startu
TRACE::2025-04-23.18:41:51::SCWBDomain::p.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:51::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:51::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_stl.c -o xpfw_mod_stl.o -Izynq
TRACE::2025-04-23.18:41:51::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:51::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:51::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_callbacks.c -o pm_callbacks.o -Izynq
TRACE::2025-04-23.18:41:51::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:51::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:51::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_wdt.c -o xpfw_mod_wdt.o -Izynq
TRACE::2025-04-23.18:41:51::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:51::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:51::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_csudma.c -o pm_csudma.o -Izynqmp_pmu
TRACE::2025-04-23.18:41:51::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:52::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:52::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_rom_interface.c -o xpfw_rom_interf
TRACE::2025-04-23.18:41:52::SCWBDomain::ace.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:52::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:52::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_usb.c -o pm_usb.o -Izynqmp_pmufw_bsp
TRACE::2025-04-23.18:41:52::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:52::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:52::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_rtc.c -o xpfw_mod_rtc.o -Izynq
TRACE::2025-04-23.18:41:52::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:52::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:52::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_sched.c -o xpfw_mod_sched.o -I
TRACE::2025-04-23.18:41:52::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:52::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:52::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_sram.c -o pm_sram.o -Izynqmp_pmufw_b
TRACE::2025-04-23.18:41:52::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:53::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:53::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_qspi.c -o pm_qspi.o -Izynqmp_pmufw_b
TRACE::2025-04-23.18:41:53::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:53::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:53::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_ddr.c -o pm_ddr.o -Izynqmp_pmufw_bsp
TRACE::2025-04-23.18:41:53::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:53::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:53::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_pm.c -o xpfw_mod_pm.o -Izynqmp
TRACE::2025-04-23.18:41:53::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:53::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:53::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_platform.c -o xpfw_platform.o -Izy
TRACE::2025-04-23.18:41:53::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:53::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:53::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_pinctrl.c -o pm_pinctrl.o -Izynqmp_p
TRACE::2025-04-23.18:41:53::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:54::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:54::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_slave.c -o pm_slave.o -Izynqmp_pmufw
TRACE::2025-04-23.18:41:54::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:54::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:54::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_scheduler.c -o xpfw_scheduler.o -I
TRACE::2025-04-23.18:41:54::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:54::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:54::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_binding.c -o pm_binding.o -Izynqmp_p
TRACE::2025-04-23.18:41:54::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:54::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:54::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_events.c -o xpfw_events.o -Izynqmp
TRACE::2025-04-23.18:41:54::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:54::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:54::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_aib.c -o xpfw_aib.o -Izynqmp_pmufw
TRACE::2025-04-23.18:41:54::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:55::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:55::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_overtemp.c -o xpfw_mod_overtem
TRACE::2025-04-23.18:41:55::SCWBDomain::p.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:55::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:55::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_gic_proxy.c -o pm_gic_proxy.o -Izynq
TRACE::2025-04-23.18:41:55::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:55::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:55::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_xpu.c -o xpfw_xpu.o -Izynqmp_pmufw
TRACE::2025-04-23.18:41:55::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:55::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:55::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_core.c -o pm_core.o -Izynqmp_pmufw_b
TRACE::2025-04-23.18:41:55::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:56::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:56::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_config.c -o pm_config.o -Izynqmp_pmu
TRACE::2025-04-23.18:41:56::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:56::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:56::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_system.c -o pm_system.o -Izynqmp_pmu
TRACE::2025-04-23.18:41:56::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:56::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:56::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_mmio_access.c -o pm_mmio_access.o -I
TRACE::2025-04-23.18:41:56::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:56::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:56::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_node_reset.c -o pm_node_reset.o -Izy
TRACE::2025-04-23.18:41:56::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:56::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:56::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_requirement.c -o pm_requirement.o -I
TRACE::2025-04-23.18:41:56::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:57::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:57::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_notifier.c -o pm_notifier.o -Izynqmp
TRACE::2025-04-23.18:41:57::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:57::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:57::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_module.c -o xpfw_module.o -Izynqmp
TRACE::2025-04-23.18:41:57::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:57::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:57::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_restart.c -o xpfw_restart.o -Izynq
TRACE::2025-04-23.18:41:57::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:57::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:57::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_error_manager.c -o xpfw_error_mana
TRACE::2025-04-23.18:41:57::SCWBDomain::ger.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:57::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:57::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_util.c -o xpfw_util.o -Izynqmp_pmu
TRACE::2025-04-23.18:41:57::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:57::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:57::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_ioctl.c -o pm_ioctl.o -Izynqmp_pmufw
TRACE::2025-04-23.18:41:57::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:57::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:57::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_legacy.c -o xpfw_mod_legacy.o 
TRACE::2025-04-23.18:41:57::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:58::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:58::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_master.c -o pm_master.o -Izynqmp_pmu
TRACE::2025-04-23.18:41:58::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:58::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:58::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_start.S -o xpfw_start.o -Izynqmp_p
TRACE::2025-04-23.18:41:58::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.18:41:58::SCWBDomain::mb-gcc -o pmufw.elf idle_hooks.o pm_binding.o pm_callbacks.o pm_clock.o pm_config.o pm_core.o pm_csudma.o pm_ddr.o pm_extern.o 
TRACE::2025-04-23.18:41:58::SCWBDomain::pm_gic_proxy.o pm_gpp.o pm_hooks.o pm_ioctl.o pm_master.o pm_mmio_access.o pm_node.o pm_node_reset.o pm_notifier.o pm_periph.o 
TRACE::2025-04-23.18:41:58::SCWBDomain::pm_pinctrl.o pm_pll.o pm_power.o pm_proc.o pm_qspi.o pm_requirement.o pm_reset.o pm_slave.o pm_sram.o pm_system.o pm_usb.o xpfw
TRACE::2025-04-23.18:41:58::SCWBDomain::_aib.o xpfw_core.o xpfw_error_manager.o xpfw_events.o xpfw_interrupts.o xpfw_ipi_manager.o xpfw_main.o xpfw_mod_common.o xpfw_m
TRACE::2025-04-23.18:41:58::SCWBDomain::od_dap.o xpfw_mod_em.o xpfw_mod_extwdt.o xpfw_mod_legacy.o xpfw_mod_overtemp.o xpfw_mod_pm.o xpfw_mod_rpu.o xpfw_mod_rtc.o xpfw
TRACE::2025-04-23.18:41:58::SCWBDomain::_mod_sched.o xpfw_mod_stl.o xpfw_mod_ultra96.o xpfw_mod_wdt.o xpfw_module.o xpfw_platform.o xpfw_resets.o xpfw_restart.o xpfw_r
TRACE::2025-04-23.18:41:58::SCWBDomain::om_interface.o xpfw_scheduler.o xpfw_start.o xpfw_user_startup.o xpfw_util.o xpfw_xpu.o -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.18:41:58::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-g
TRACE::2025-04-23.18:41:58::SCWBDomain::roup -Wl,--start-group,-lxilfpga,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--st
TRACE::2025-04-23.18:41:58::SCWBDomain::art-group,-lxilskey,-lxil,-lgcc,-lc,--end-group                                                                                
TRACE::2025-04-23.18:41:58::SCWBDomain::                   -nostartfiles -Wl,--no-relax -Wl,--gc-sections -Lzynqmp_pmufw_bsp/psu_pmu_0/lib -Tlscript.ld

LOG::2025-04-23.18:42:03::SCWSystem::Checking the domain standalone_domain
LOG::2025-04-23.18:42:03::SCWSystem::Not a boot domain 
LOG::2025-04-23.18:42:03::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-04-23.18:42:03::SCWDomain::Generating domain artifcats
TRACE::2025-04-23.18:42:03::SCWMssOS::Generating standalone artifcats
TRACE::2025-04-23.18:42:03::SCWMssOS::Copying the qemu file from  D:/GitHub/753-FPGA/spi_controller/ws/base_0/resources/base_0/standalone_domain/qemu_args.txt To D:/GitHub/753-FPGA/spi_controller/ws/base_0/export/base_0/sw/base_0/qemu/
TRACE::2025-04-23.18:42:03::SCWMssOS::Copying the qemu file from  D:/GitHub/753-FPGA/spi_controller/ws/base_0/resources/base_0/standalone_domain/qemu_args.txt To D:/GitHub/753-FPGA/spi_controller/ws/base_0/export/base_0/sw/base_0/qemu/
TRACE::2025-04-23.18:42:03::SCWMssOS::Copying the qemu file from  D:/GitHub/753-FPGA/spi_controller/ws/base_0/resources/base_0/standalone_domain/qemu_args.txt To D:/GitHub/753-FPGA/spi_controller/ws/base_0/export/base_0/sw/base_0/standalone_domain/qemu/
TRACE::2025-04-23.18:42:03::SCWMssOS::Copying the qemu file from  D:/GitHub/753-FPGA/spi_controller/ws/base_0/resources/base_0/standalone_domain/qemu_args.txt To D:/GitHub/753-FPGA/spi_controller/ws/base_0/export/base_0/sw/base_0/standalone_domain/qemu/
TRACE::2025-04-23.18:42:03::SCWMssOS:: Copying the user libraries. 
TRACE::2025-04-23.18:42:03::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:42:03::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:42:03::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:42:03::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:42:03::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:42:03::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:42:03::SCWPlatform::Trying to set the existing hwdb with name base_1
TRACE::2025-04-23.18:42:03::SCWPlatform::Opened existing hwdb base_1
TRACE::2025-04-23.18:42:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:42:03::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:42:03::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:42:03::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:42:03::SCWMssOS::Completed writing the mss file at D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp
TRACE::2025-04-23.18:42:03::SCWMssOS::Mss edits present, copying mssfile into export location D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:42:03::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-04-23.18:42:03::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-04-23.18:42:03::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2025-04-23.18:42:03::SCWMssOS::doing bsp build ... 
TRACE::2025-04-23.18:42:03::SCWMssOS::System Command Ran  D: & cd  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp & make 
TRACE::2025-04-23.18:42:03::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-04-23.18:42:03::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-04-23.18:42:03::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2025-04-23.18:42:03::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2025-04-23.18:42:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.18:42:03::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-04-23.18:42:03::SCWMssOS::ute-patterns"

TRACE::2025-04-23.18:42:03::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_4/src"

TRACE::2025-04-23.18:42:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.18:42:03::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-04-23.18:42:03::SCWMssOS::ute-patterns"

TRACE::2025-04-23.18:42:03::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-04-23.18:42:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2025-04-23.18:42:03::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop
TRACE::2025-04-23.18:42:03::SCWMssOS::-distribute-patterns"

TRACE::2025-04-23.18:42:03::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src"

TRACE::2025-04-23.18:42:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2025-04-23.18:42:03::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-d
TRACE::2025-04-23.18:42:03::SCWMssOS::istribute-patterns"

TRACE::2025-04-23.18:42:03::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_13/src"

TRACE::2025-04-23.18:42:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_13/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.18:42:03::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-04-23.18:42:03::SCWMssOS::ute-patterns"

TRACE::2025-04-23.18:42:03::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2025-04-23.18:42:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.18:42:03::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-04-23.18:42:03::SCWMssOS::ute-patterns"

TRACE::2025-04-23.18:42:03::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_11/src"

TRACE::2025-04-23.18:42:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.18:42:03::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-04-23.18:42:03::SCWMssOS::ute-patterns"

TRACE::2025-04-23.18:42:03::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_17/src"

TRACE::2025-04-23.18:42:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_17/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2025-04-23.18:42:03::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2025-04-23.18:42:03::SCWMssOS::te-patterns"

TRACE::2025-04-23.18:42:03::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_13/src"

TRACE::2025-04-23.18:42:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_13/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.18:42:03::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-04-23.18:42:03::SCWMssOS::ute-patterns"

TRACE::2025-04-23.18:42:03::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_17/src"

TRACE::2025-04-23.18:42:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_17/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2025-04-23.18:42:03::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distri
TRACE::2025-04-23.18:42:03::SCWMssOS::bute-patterns"

TRACE::2025-04-23.18:42:03::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_5/src"

TRACE::2025-04-23.18:42:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.18:42:04::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-04-23.18:42:04::SCWMssOS::ute-patterns"

TRACE::2025-04-23.18:42:04::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_12/src"

TRACE::2025-04-23.18:42:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.18:42:04::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-04-23.18:42:04::SCWMssOS::ute-patterns"

TRACE::2025-04-23.18:42:04::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v5_1/src"

TRACE::2025-04-23.18:42:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v5_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2025-04-23.18:42:04::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2025-04-23.18:42:04::SCWMssOS::te-patterns"

TRACE::2025-04-23.18:42:04::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/spips_v3_8/src"

TRACE::2025-04-23.18:42:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2025-04-23.18:42:04::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2025-04-23.18:42:04::SCWMssOS::e-patterns"

TRACE::2025-04-23.18:42:04::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/standalone_v8_1/src"

TRACE::2025-04-23.18:42:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2025-04-23.18:42:04::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2025-04-23.18:42:04::SCWMssOS::ribute-patterns"

TRACE::2025-04-23.18:42:04::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2025-04-23.18:42:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2025-04-23.18:42:04::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2025-04-23.18:42:04::SCWMssOS::ibute-patterns"

TRACE::2025-04-23.18:42:04::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_17/src"

TRACE::2025-04-23.18:42:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_17/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2025-04-23.18:42:04::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2025-04-23.18:42:04::SCWMssOS::te-patterns"

TRACE::2025-04-23.18:42:04::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_5/src"

TRACE::2025-04-23.18:42:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2025-04-23.18:42:04::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2025-04-23.18:42:04::SCWMssOS::e-patterns"

TRACE::2025-04-23.18:42:04::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_16/src"

TRACE::2025-04-23.18:42:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_16/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2025-04-23.18:42:04::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2025-04-23.18:42:04::SCWMssOS::e-patterns"

TRACE::2025-04-23.18:42:04::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2025-04-23.18:42:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-04-23.18:42:04::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-04-23.18:42:04::SCWMssOS::-patterns"

TRACE::2025-04-23.18:42:04::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_4/src"

TRACE::2025-04-23.18:42:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-04-23.18:42:04::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-04-23.18:42:04::SCWMssOS::-patterns"

TRACE::2025-04-23.18:42:05::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-04-23.18:42:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2025-04-23.18:42:05::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-di
TRACE::2025-04-23.18:42:05::SCWMssOS::stribute-patterns"

TRACE::2025-04-23.18:42:05::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src"

TRACE::2025-04-23.18:42:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2025-04-23.18:42:05::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2025-04-23.18:42:05::SCWMssOS::ribute-patterns"

TRACE::2025-04-23.18:42:05::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_13/src"

TRACE::2025-04-23.18:42:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_13/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-04-23.18:42:05::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-04-23.18:42:05::SCWMssOS::-patterns"

TRACE::2025-04-23.18:42:05::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2025-04-23.18:42:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-04-23.18:42:05::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-04-23.18:42:05::SCWMssOS::-patterns"

TRACE::2025-04-23.18:42:05::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_11/src"

TRACE::2025-04-23.18:42:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-04-23.18:42:05::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-04-23.18:42:05::SCWMssOS::-patterns"

TRACE::2025-04-23.18:42:05::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_17/src"

TRACE::2025-04-23.18:42:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2025-04-23.18:42:05::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-04-23.18:42:05::SCWMssOS::patterns"

TRACE::2025-04-23.18:42:05::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_13/src"

TRACE::2025-04-23.18:42:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_13/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-04-23.18:42:05::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-04-23.18:42:05::SCWMssOS::-patterns"

TRACE::2025-04-23.18:42:05::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_17/src"

TRACE::2025-04-23.18:42:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_17/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2025-04-23.18:42:05::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2025-04-23.18:42:05::SCWMssOS::e-patterns"

TRACE::2025-04-23.18:42:06::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_5/src"

TRACE::2025-04-23.18:42:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-04-23.18:42:06::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-04-23.18:42:06::SCWMssOS::-patterns"

TRACE::2025-04-23.18:42:06::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_12/src"

TRACE::2025-04-23.18:42:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-04-23.18:42:06::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-04-23.18:42:06::SCWMssOS::-patterns"

TRACE::2025-04-23.18:42:06::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v5_1/src"

TRACE::2025-04-23.18:42:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v5_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2025-04-23.18:42:06::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-04-23.18:42:06::SCWMssOS::patterns"

TRACE::2025-04-23.18:42:06::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/spips_v3_8/src"

TRACE::2025-04-23.18:42:06::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v8_1/src"

TRACE::2025-04-23.18:42:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2025-04-23.18:42:06::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2025-04-23.18:42:06::SCWMssOS::atterns"

TRACE::2025-04-23.18:42:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.18:42:06::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-04-23.18:42:06::SCWMssOS::ute-patterns"

TRACE::2025-04-23.18:42:07::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2025-04-23.18:42:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2025-04-23.18:42:07::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2025-04-23.18:42:07::SCWMssOS::te-patterns"

TRACE::2025-04-23.18:42:07::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_17/src"

TRACE::2025-04-23.18:42:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2025-04-23.18:42:07::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-04-23.18:42:07::SCWMssOS::patterns"

TRACE::2025-04-23.18:42:07::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_5/src"

TRACE::2025-04-23.18:42:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2025-04-23.18:42:07::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2025-04-23.18:42:07::SCWMssOS::atterns"

TRACE::2025-04-23.18:42:07::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_16/src"

TRACE::2025-04-23.18:42:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_16/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2025-04-23.18:42:07::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2025-04-23.18:42:07::SCWMssOS::atterns"

TRACE::2025-04-23.18:42:09::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-04-23.18:42:09::SCWMssOS::make --no-print-directory archive

TRACE::2025-04-23.18:42:09::SCWMssOS::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/_exit.o psu_cortexa53_0/lib/_open.o psu_cortexa53_0/li
TRACE::2025-04-23.18:42:09::SCWMssOS::b/_sbrk.o psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/asm_vectors.o psu_cortexa53_0/lib/boot.o psu_cortexa53_0/lib/close.o 
TRACE::2025-04-23.18:42:09::SCWMssOS::psu_cortexa53_0/lib/cpputest_time.o psu_cortexa53_0/lib/errno.o psu_cortexa53_0/lib/fcntl.o psu_cortexa53_0/lib/fstat.o psu_cor
TRACE::2025-04-23.18:42:09::SCWMssOS::texa53_0/lib/getentropy.o psu_cortexa53_0/lib/getpid.o psu_cortexa53_0/lib/inbyte.o psu_cortexa53_0/lib/initialise_monitor_hand
TRACE::2025-04-23.18:42:09::SCWMssOS::les.o psu_cortexa53_0/lib/isatty.o psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/lseek.o psu_cortexa53_0/lib/open.o psu_cortex
TRACE::2025-04-23.18:42:09::SCWMssOS::a53_0/lib/outbyte.o psu_cortexa53_0/lib/print.o psu_cortexa53_0/lib/putnum.o psu_cortexa53_0/lib/read.o psu_cortexa53_0/lib/sbr
TRACE::2025-04-23.18:42:09::SCWMssOS::k.o psu_cortexa53_0/lib/sleep.o psu_cortexa53_0/lib/time.o psu_cortexa53_0/lib/translation_table.o psu_cortexa53_0/lib/unlink.o
TRACE::2025-04-23.18:42:09::SCWMssOS:: psu_cortexa53_0/lib/vectors.o psu_cortexa53_0/lib/write.o psu_cortexa53_0/lib/xaxipmon.o psu_cortexa53_0/lib/xaxipmon_g.o psu_
TRACE::2025-04-23.18:42:09::SCWMssOS::cortexa53_0/lib/xaxipmon_selftest.o psu_cortexa53_0/lib/xaxipmon_sinit.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53_0/lib/xcl
TRACE::2025-04-23.18:42:09::SCWMssOS::ockps_divider.o psu_cortexa53_0/lib/xclockps_fixedfactor.o psu_cortexa53_0/lib/xclockps_g.o psu_cortexa53_0/lib/xclockps_gate.o
TRACE::2025-04-23.18:42:09::SCWMssOS:: psu_cortexa53_0/lib/xclockps_mux.o psu_cortexa53_0/lib/xclockps_pll.o psu_cortexa53_0/lib/xclockps_sinit.o psu_cortexa53_0/lib
TRACE::2025-04-23.18:42:09::SCWMssOS::/xcoresightpsdcc.o psu_cortexa53_0/lib/xcsudma.o psu_cortexa53_0/lib/xcsudma_g.o psu_cortexa53_0/lib/xcsudma_intr.o psu_cortexa
TRACE::2025-04-23.18:42:09::SCWMssOS::53_0/lib/xcsudma_selftest.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/lib/xgpiops.o psu_cortexa53_0/lib/xgpiops_g.o p
TRACE::2025-04-23.18:42:09::SCWMssOS::su_cortexa53_0/lib/xgpiops_hw.o psu_cortexa53_0/lib/xgpiops_intr.o psu_cortexa53_0/lib/xgpiops_selftest.o psu_cortexa53_0/lib/x
TRACE::2025-04-23.18:42:09::SCWMssOS::gpiops_sinit.o psu_cortexa53_0/lib/xiicps.o psu_cortexa53_0/lib/xiicps_g.o psu_cortexa53_0/lib/xiicps_hw.o psu_cortexa53_0/lib/
TRACE::2025-04-23.18:42:09::SCWMssOS::xiicps_intr.o psu_cortexa53_0/lib/xiicps_master.o psu_cortexa53_0/lib/xiicps_options.o psu_cortexa53_0/lib/xiicps_selftest.o ps
TRACE::2025-04-23.18:42:09::SCWMssOS::u_cortexa53_0/lib/xiicps_sinit.o psu_cortexa53_0/lib/xiicps_slave.o psu_cortexa53_0/lib/xiicps_xfer.o psu_cortexa53_0/lib/xil-c
TRACE::2025-04-23.18:42:09::SCWMssOS::rt0.o psu_cortexa53_0/lib/xil_assert.o psu_cortexa53_0/lib/xil_cache.o psu_cortexa53_0/lib/xil_clocking.o psu_cortexa53_0/lib/x
TRACE::2025-04-23.18:42:09::SCWMssOS::il_exception.o psu_cortexa53_0/lib/xil_mem.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53_0/lib/xil_printf.o psu_cortexa53_0/lib
TRACE::2025-04-23.18:42:09::SCWMssOS::/xil_sleepcommon.o psu_cortexa53_0/lib/xil_sleeptimer.o psu_cortexa53_0/lib/xil_smc.o psu_cortexa53_0/lib/xil_spinlock.o psu_co
TRACE::2025-04-23.18:42:09::SCWMssOS::rtexa53_0/lib/xil_testcache.o psu_cortexa53_0/lib/xil_testio.o psu_cortexa53_0/lib/xil_testmem.o psu_cortexa53_0/lib/xil_util.o
TRACE::2025-04-23.18:42:09::SCWMssOS:: psu_cortexa53_0/lib/xinterrupt_wrap.o psu_cortexa53_0/lib/xipipsu.o psu_cortexa53_0/lib/xipipsu_buf.o psu_cortexa53_0/lib/xipi
TRACE::2025-04-23.18:42:09::SCWMssOS::psu_g.o psu_cortexa53_0/lib/xipipsu_sinit.o psu_cortexa53_0/lib/xplatform_info.o psu_cortexa53_0/lib/xpm_counter.o psu_cortexa5
TRACE::2025-04-23.18:42:09::SCWMssOS::3_0/lib/xqspipsu.o psu_cortexa53_0/lib/xqspipsu_control.o psu_cortexa53_0/lib/xqspipsu_g.o psu_cortexa53_0/lib/xqspipsu_hw.o ps
TRACE::2025-04-23.18:42:09::SCWMssOS::u_cortexa53_0/lib/xqspipsu_options.o psu_cortexa53_0/lib/xqspipsu_sinit.o psu_cortexa53_0/lib/xresetps.o psu_cortexa53_0/lib/xr
TRACE::2025-04-23.18:42:09::SCWMssOS::esetps_g.o psu_cortexa53_0/lib/xresetps_sinit.o psu_cortexa53_0/lib/xrtcpsu.o psu_cortexa53_0/lib/xrtcpsu_g.o psu_cortexa53_0/l
TRACE::2025-04-23.18:42:09::SCWMssOS::ib/xrtcpsu_intr.o psu_cortexa53_0/lib/xrtcpsu_selftest.o psu_cortexa53_0/lib/xrtcpsu_sinit.o psu_cortexa53_0/lib/xscugic.o psu_
TRACE::2025-04-23.18:42:09::SCWMssOS::cortexa53_0/lib/xscugic_g.o psu_cortexa53_0/lib/xscugic_hw.o psu_cortexa53_0/lib/xscugic_intr.o psu_cortexa53_0/lib/xscugic_sel
TRACE::2025-04-23.18:42:09::SCWMssOS::ftest.o psu_cortexa53_0/lib/xscugic_sinit.o psu_cortexa53_0/lib/xspips.o psu_cortexa53_0/lib/xspips_g.o psu_cortexa53_0/lib/xsp
TRACE::2025-04-23.18:42:09::SCWMssOS::ips_hw.o psu_cortexa53_0/lib/xspips_options.o psu_cortexa53_0/lib/xspips_selftest.o psu_cortexa53_0/lib/xspips_sinit.o psu_cort
TRACE::2025-04-23.18:42:09::SCWMssOS::exa53_0/lib/xsysmonpsu.o psu_cortexa53_0/lib/xsysmonpsu_g.o psu_cortexa53_0/lib/xsysmonpsu_intr.o psu_cortexa53_0/lib/xsysmonps
TRACE::2025-04-23.18:42:09::SCWMssOS::u_selftest.o psu_cortexa53_0/lib/xsysmonpsu_sinit.o psu_cortexa53_0/lib/xtime_l.o psu_cortexa53_0/lib/xttcps.o psu_cortexa53_0/
TRACE::2025-04-23.18:42:09::SCWMssOS::lib/xttcps_g.o psu_cortexa53_0/lib/xttcps_options.o psu_cortexa53_0/lib/xttcps_selftest.o psu_cortexa53_0/lib/xttcps_sinit.o ps
TRACE::2025-04-23.18:42:09::SCWMssOS::u_cortexa53_0/lib/xwdtps.o psu_cortexa53_0/lib/xwdtps_g.o psu_cortexa53_0/lib/xwdtps_selftest.o psu_cortexa53_0/lib/xwdtps_sini
TRACE::2025-04-23.18:42:09::SCWMssOS::t.o psu_cortexa53_0/lib/xzdma.o psu_cortexa53_0/lib/xzdma_g.o psu_cortexa53_0/lib/xzdma_intr.o psu_cortexa53_0/lib/xzdma_selfte
TRACE::2025-04-23.18:42:09::SCWMssOS::st.o psu_cortexa53_0/lib/xzdma_sinit.o

TRACE::2025-04-23.18:42:09::SCWMssOS::'Finished building libraries'

TRACE::2025-04-23.18:42:10::SCWMssOS::Copying to export directory.
TRACE::2025-04-23.18:42:10::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-04-23.18:42:10::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-04-23.18:42:10::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-04-23.18:42:10::SCWSystem::Completed Processing the sysconfig base_0
LOG::2025-04-23.18:42:10::SCWPlatform::Completed generating the artifacts for system configuration base_0
TRACE::2025-04-23.18:42:10::SCWPlatform::Started preparing the platform 
TRACE::2025-04-23.18:42:10::SCWSystem::Writing the bif file for system config base_0
TRACE::2025-04-23.18:42:10::SCWSystem::dir created 
TRACE::2025-04-23.18:42:10::SCWSystem::Writing the bif 
TRACE::2025-04-23.18:42:10::SCWPlatform::Started writing the spfm file 
TRACE::2025-04-23.18:42:10::SCWPlatform::Started writing the xpfm file 
TRACE::2025-04-23.18:42:10::SCWPlatform::Completed generating the platform
TRACE::2025-04-23.18:42:10::SCWMssOS::Saving the mss changes D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:42:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-23.18:42:10::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-23.18:42:10::SCWMssOS::Commit changes completed.
TRACE::2025-04-23.18:42:10::SCWMssOS::Saving the mss changes D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:42:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-23.18:42:10::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-23.18:42:10::SCWMssOS::Commit changes completed.
TRACE::2025-04-23.18:42:10::SCWMssOS::Saving the mss changes D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:42:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-23.18:42:10::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-23.18:42:10::SCWMssOS::Commit changes completed.
TRACE::2025-04-23.18:42:10::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:42:10::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:42:10::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:42:10::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:42:10::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:42:10::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:42:10::SCWPlatform::Trying to set the existing hwdb with name base_1
TRACE::2025-04-23.18:42:10::SCWPlatform::Opened existing hwdb base_1
TRACE::2025-04-23.18:42:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:42:10::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:42:10::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:42:10::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.18:42:10::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:42:10::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:42:10::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:42:10::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:42:10::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:42:10::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:42:10::SCWPlatform::Trying to set the existing hwdb with name base_1
TRACE::2025-04-23.18:42:10::SCWPlatform::Opened existing hwdb base_1
TRACE::2025-04-23.18:42:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:42:10::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:42:10::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:42:10::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.18:42:10::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:42:10::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:42:10::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:42:10::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:42:10::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:42:10::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:42:10::SCWPlatform::Trying to set the existing hwdb with name base_1
TRACE::2025-04-23.18:42:10::SCWPlatform::Opened existing hwdb base_1
TRACE::2025-04-23.18:42:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:42:10::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:42:10::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:42:10::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:42:10::SCWWriter::formatted JSON is {
	"platformName":	"base_0",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"base_0",
	"platHandOff":	"D:/GitHub/753-FPGA/spi_controller/base.xsa",
	"platIntHandOff":	"<platformDir>/hw/base.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"base_0",
	"systems":	[{
			"systemName":	"base_0",
			"systemDesc":	"base_0",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"base_0",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c52c002c49b416d668eebda6c75bef2a",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c4c82922d1986dfa78472670bc25acfe",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/base_0/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/base_0/standalone_domain/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/base_0/standalone_domain/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"efbe2ef5b05a9b91d29b06b9246fb372",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-04-23.18:42:10::SCWPlatform::updated the xpfm file.
TRACE::2025-04-23.18:42:11::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:42:11::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:42:11::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:42:11::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw
TRACE::2025-04-23.18:42:11::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_0/hw/base.xsa
TRACE::2025-04-23.18:42:11::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.18:42:11::SCWPlatform::Trying to set the existing hwdb with name base_1
TRACE::2025-04-23.18:42:11::SCWPlatform::Opened existing hwdb base_1
TRACE::2025-04-23.18:42:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.18:42:11::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.18:42:11::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.18:42:11::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
