{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1695654503687 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1695654503688 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 25 11:08:23 2023 " "Processing started: Mon Sep 25 11:08:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1695654503688 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1695654503688 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off twobitcomp_vhdl -c twobitcomp_vhdl " "Command: quartus_map --read_settings_files=on --write_settings_files=off twobitcomp_vhdl -c twobitcomp_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1695654503688 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1695654503932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twobitcomp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twobitcomp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twobitcomp-arch " "Found design unit 1: twobitcomp-arch" {  } { { "twobitcomp.vhd" "" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab03/twobitcomp.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695654504247 ""} { "Info" "ISGN_ENTITY_NAME" "1 twobitcomp " "Found entity 1: twobitcomp" {  } { { "twobitcomp.vhd" "" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab03/twobitcomp.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695654504247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695654504247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lt-arch " "Found design unit 1: lt-arch" {  } { { "LT.vhd" "" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab03/LT.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695654504249 ""} { "Info" "ISGN_ENTITY_NAME" "1 lt " "Found entity 1: lt" {  } { { "LT.vhd" "" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab03/LT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695654504249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695654504249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gt-arch " "Found design unit 1: gt-arch" {  } { { "GT.vhd" "" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab03/GT.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695654504251 ""} { "Info" "ISGN_ENTITY_NAME" "1 gt " "Found entity 1: gt" {  } { { "GT.vhd" "" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab03/GT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695654504251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695654504251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eq-arch " "Found design unit 1: eq-arch" {  } { { "EQ.vhd" "" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab03/EQ.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695654504253 ""} { "Info" "ISGN_ENTITY_NAME" "1 eq " "Found entity 1: eq" {  } { { "EQ.vhd" "" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab03/EQ.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695654504253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695654504253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twobitcomp_vhdl.bdf 1 1 " "Found 1 design units, including 1 entities, in source file twobitcomp_vhdl.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 twobitcomp_vhdl " "Found entity 1: twobitcomp_vhdl" {  } { { "twobitcomp_vhdl.bdf" "" { Schematic "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab03/twobitcomp_vhdl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695654504254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695654504254 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "twobitcomp_vhdl " "Elaborating entity \"twobitcomp_vhdl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1695654504275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twobitcomp twobitcomp:inst " "Elaborating entity \"twobitcomp\" for hierarchy \"twobitcomp:inst\"" {  } { { "twobitcomp_vhdl.bdf" "inst" { Schematic "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab03/twobitcomp_vhdl.bdf" { { 224 560 728 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695654504277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eq twobitcomp:inst\|eq:comp_eq " "Elaborating entity \"eq\" for hierarchy \"twobitcomp:inst\|eq:comp_eq\"" {  } { { "twobitcomp.vhd" "comp_eq" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab03/twobitcomp.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695654504279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "gt twobitcomp:inst\|gt:comp_gt A:arch " "Elaborating entity \"gt\" using architecture \"A:arch\" for hierarchy \"twobitcomp:inst\|gt:comp_gt\"" {  } { { "twobitcomp.vhd" "comp_gt" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab03/twobitcomp.vhd" 19 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695654504281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "lt twobitcomp:inst\|lt:comp_lt A:arch " "Elaborating entity \"lt\" using architecture \"A:arch\" for hierarchy \"twobitcomp:inst\|lt:comp_lt\"" {  } { { "twobitcomp.vhd" "comp_lt" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab03/twobitcomp.vhd" 20 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695654504283 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1695654504574 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695654504574 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1695654504709 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1695654504709 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1695654504709 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1695654504709 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4662 " "Peak virtual memory: 4662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1695654504724 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 25 11:08:24 2023 " "Processing ended: Mon Sep 25 11:08:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1695654504724 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1695654504724 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1695654504724 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1695654504724 ""}
