// Seed: 2253360746
module module_0 (
    input uwire id_0,
    output tri1 id_1,
    input wand id_2,
    input tri0 id_3,
    input tri1 id_4,
    output wor id_5,
    output tri id_6,
    output tri1 id_7,
    input supply1 id_8,
    input tri1 id_9,
    output uwire id_10
);
  assign id_5 = ~1;
  wire id_12;
  wire id_13;
endmodule
module module_1 #(
    parameter id_19 = 32'd95,
    parameter id_20 = 32'd82
) (
    input wor id_0#(.id_15(id_4 & id_7)),
    output supply1 id_1,
    input tri0 id_2,
    output wor id_3,
    input tri0 id_4,
    output wire id_5,
    output supply1 id_6,
    input wand id_7,
    input wor id_8,
    output wor id_9,
    output uwire id_10,
    input supply1 id_11,
    output tri1 id_12,
    output wor id_13
);
  id_16(
      .id_0(id_15)
  );
  wire id_17;
  genvar id_18;
  assign id_18 = 1;
  module_0 modCall_1 (
      id_4,
      id_9,
      id_4,
      id_2,
      id_2,
      id_13,
      id_6,
      id_10,
      id_11,
      id_2,
      id_5
  );
  defparam id_19.id_20 = 1;
endmodule
