# do simulat.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:10 on Feb 24,2019
# vlog -work work simulat.vo 
# -- Compiling module stepper_corexy
# 
# Top level modules:
# 	stepper_corexy
# End time: 09:38:11 on Feb 24,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:11 on Feb 24,2019
# vlog -work work stepper_corexy.vwf.vt 
# -- Compiling module stepper_corexy_vlg_vec_tst
# 
# Top level modules:
# 	stepper_corexy_vlg_vec_tst
# End time: 09:38:12 on Feb 24,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.stepper_corexy_vlg_vec_tst 
# Start time: 09:38:13 on Feb 24,2019
# Loading work.stepper_corexy_vlg_vec_tst
# Loading work.stepper_corexy
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 14629 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#25
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 2190000 ps
# Simulation time: 2190000 ps
# Simulation time: 2190000 ps
# ** Note: $finish    : stepper_corexy.vwf.vt(84)
#    Time: 3 us  Iteration: 0  Instance: /stepper_corexy_vlg_vec_tst
# End time: 09:38:43 on Feb 24,2019, Elapsed time: 0:00:30
# Errors: 0, Warnings: 1
