#define STATION_USB_TOP_BASE_ADDR 0x00700000
#define STATION_USB_TOP_USB3_CFG_OFFSET 0x00000000
#define STATION_USB_TOP_USB3_CFG_ADDR 0x00700000
#define STATION_USB_TOP_B2S_DEBUG_U2PMU_LO_OFFSET 0x00010000
#define STATION_USB_TOP_B2S_DEBUG_U2PMU_LO_ADDR 0x00710000
#define STATION_USB_TOP_S2DFT_MBIST_ERROR_LOG_HI_OFFSET 0x00010008
#define STATION_USB_TOP_S2DFT_MBIST_ERROR_LOG_HI_ADDR 0x00710008
#define STATION_USB_TOP_S2DFT_MBIST_ERROR_LOG_LO_OFFSET 0x00010010
#define STATION_USB_TOP_S2DFT_MBIST_ERROR_LOG_LO_ADDR 0x00710010
#define STATION_USB_TOP_B2S_DEBUG_OFFSET 0x00010018
#define STATION_USB_TOP_B2S_DEBUG_ADDR 0x00710018
#define STATION_USB_TOP_B2S_DEBUG_U3PMU_OFFSET 0x00010020
#define STATION_USB_TOP_B2S_DEBUG_U3PMU_ADDR 0x00710020
#define STATION_USB_TOP_S2B_PM_PMU_CONFIG_STRAP_OFFSET 0x00010028
#define STATION_USB_TOP_S2B_PM_PMU_CONFIG_STRAP_ADDR 0x00710028
#define STATION_USB_TOP_S2B_GP_IN_OFFSET 0x00010030
#define STATION_USB_TOP_S2B_GP_IN_ADDR 0x00710030
#define STATION_USB_TOP_B2S_GP_OUT_OFFSET 0x00010038
#define STATION_USB_TOP_B2S_GP_OUT_ADDR 0x00710038
#define STATION_USB_TOP_S2B_CR_DATA_IN_OFFSET 0x00010040
#define STATION_USB_TOP_S2B_CR_DATA_IN_ADDR 0x00710040
#define STATION_USB_TOP_B2S_CR_DATA_OUT_OFFSET 0x00010048
#define STATION_USB_TOP_B2S_CR_DATA_OUT_ADDR 0x00710048
#define STATION_USB_TOP_S2B_PCS_RX_LOS_MASK_VAL_OFFSET 0x00010050
#define STATION_USB_TOP_S2B_PCS_RX_LOS_MASK_VAL_ADDR 0x00710050
#define STATION_USB_TOP_S2B_SSC_REF_CLK_SEL_OFFSET 0x00010058
#define STATION_USB_TOP_S2B_SSC_REF_CLK_SEL_ADDR 0x00710058
#define STATION_USB_TOP_S2B_PCS_TX_SWING_FULL_OFFSET 0x00010060
#define STATION_USB_TOP_S2B_PCS_TX_SWING_FULL_ADDR 0x00710060
#define STATION_USB_TOP_S2B_MPLL_MULTIPLIER_OFFSET 0x00010068
#define STATION_USB_TOP_S2B_MPLL_MULTIPLIER_ADDR 0x00710068
#define STATION_USB_TOP_S2B_PCS_TX_DEEMPH_3P5DB_OFFSET 0x00010070
#define STATION_USB_TOP_S2B_PCS_TX_DEEMPH_3P5DB_ADDR 0x00710070
#define STATION_USB_TOP_S2B_PCS_TX_DEEMPH_6DB_OFFSET 0x00010078
#define STATION_USB_TOP_S2B_PCS_TX_DEEMPH_6DB_ADDR 0x00710078
#define STATION_USB_TOP_S2B_FSEL_OFFSET 0x00010080
#define STATION_USB_TOP_S2B_FSEL_ADDR 0x00710080
#define STATION_USB_TOP_S2B_LOS_LEVEL_OFFSET 0x00010088
#define STATION_USB_TOP_S2B_LOS_LEVEL_ADDR 0x00710088
#define STATION_USB_TOP_S2B_LANE0_TX_TERM_OFFSET_OFFSET 0x00010090
#define STATION_USB_TOP_S2B_LANE0_TX_TERM_OFFSET_ADDR 0x00710090
#define STATION_USB_TOP_S2B_TXFSLSTUNE0_OFFSET 0x00010098
#define STATION_USB_TOP_S2B_TXFSLSTUNE0_ADDR 0x00710098
#define STATION_USB_TOP_S2B_TXVREFTUNE0_OFFSET 0x000100a0
#define STATION_USB_TOP_S2B_TXVREFTUNE0_ADDR 0x007100a0
#define STATION_USB_TOP_B2S_DEBUG_U2PMU_HI_OFFSET 0x000100a8
#define STATION_USB_TOP_B2S_DEBUG_U2PMU_HI_ADDR 0x007100a8
#define STATION_USB_TOP_B2S_CLK_GATE_CTRL_OFFSET 0x000100b0
#define STATION_USB_TOP_B2S_CLK_GATE_CTRL_ADDR 0x007100b0
#define STATION_USB_TOP_S2B_COMPDISTUNE0_OFFSET 0x000100b8
#define STATION_USB_TOP_S2B_COMPDISTUNE0_ADDR 0x007100b8
#define STATION_USB_TOP_S2B_OTGTUNE0_OFFSET 0x000100c0
#define STATION_USB_TOP_S2B_OTGTUNE0_ADDR 0x007100c0
#define STATION_USB_TOP_S2B_SQRXTUNE0_OFFSET 0x000100c8
#define STATION_USB_TOP_S2B_SQRXTUNE0_ADDR 0x007100c8
#define STATION_USB_TOP_S2B_LOS_BIAS_OFFSET 0x000100d0
#define STATION_USB_TOP_S2B_LOS_BIAS_ADDR 0x007100d0
#define STATION_USB_TOP_S2B_TX_VBOOST_LVL_OFFSET 0x000100d8
#define STATION_USB_TOP_S2B_TX_VBOOST_LVL_ADDR 0x007100d8
#define STATION_USB_TOP_S2B_SSC_RANGE_OFFSET 0x000100e0
#define STATION_USB_TOP_S2B_SSC_RANGE_ADDR 0x007100e0
#define STATION_USB_TOP_S2B_TXHSXVTUNE0_OFFSET 0x000100e8
#define STATION_USB_TOP_S2B_TXHSXVTUNE0_ADDR 0x007100e8
#define STATION_USB_TOP_S2B_TXPREEMPAMPTUNE0_OFFSET 0x000100f0
#define STATION_USB_TOP_S2B_TXPREEMPAMPTUNE0_ADDR 0x007100f0
#define STATION_USB_TOP_S2B_TXRESTUNE0_OFFSET 0x000100f8
#define STATION_USB_TOP_S2B_TXRESTUNE0_ADDR 0x007100f8
#define STATION_USB_TOP_S2B_TXRISETUNE0_OFFSET 0x00010100
#define STATION_USB_TOP_S2B_TXRISETUNE0_ADDR 0x00710100
#define STATION_USB_TOP_S2B_VDATREFTUNE0_OFFSET 0x00010108
#define STATION_USB_TOP_S2B_VDATREFTUNE0_ADDR 0x00710108
#define STATION_USB_TOP_S2B_PM_POWER_STATE_REQUEST_OFFSET 0x00010110
#define STATION_USB_TOP_S2B_PM_POWER_STATE_REQUEST_ADDR 0x00710110
#define STATION_USB_TOP_B2S_CURRENT_POWER_STATE_U2PMU_OFFSET 0x00010118
#define STATION_USB_TOP_B2S_CURRENT_POWER_STATE_U2PMU_ADDR 0x00710118
#define STATION_USB_TOP_B2S_CURRENT_POWER_STATE_U3PMU_OFFSET 0x00010120
#define STATION_USB_TOP_B2S_CURRENT_POWER_STATE_U3PMU_ADDR 0x00710120
#define STATION_USB_TOP_S2B_VCC_RESET_N_OFFSET 0x00010128
#define STATION_USB_TOP_S2B_VCC_RESET_N_ADDR 0x00710128
#define STATION_USB_TOP_S2B_VAUX_RESET_N_OFFSET 0x00010130
#define STATION_USB_TOP_S2B_VAUX_RESET_N_ADDR 0x00710130
#define STATION_USB_TOP_S2B_RAM0_SLP_OFFSET 0x00010138
#define STATION_USB_TOP_S2B_RAM0_SLP_ADDR 0x00710138
#define STATION_USB_TOP_S2B_RAM0_SD_OFFSET 0x00010140
#define STATION_USB_TOP_S2B_RAM0_SD_ADDR 0x00710140
#define STATION_USB_TOP_S2B_RAM1_SLP_OFFSET 0x00010148
#define STATION_USB_TOP_S2B_RAM1_SLP_ADDR 0x00710148
#define STATION_USB_TOP_S2B_RAM1_SD_OFFSET 0x00010150
#define STATION_USB_TOP_S2B_RAM1_SD_ADDR 0x00710150
#define STATION_USB_TOP_S2B_RAM2_SLP_OFFSET 0x00010158
#define STATION_USB_TOP_S2B_RAM2_SLP_ADDR 0x00710158
#define STATION_USB_TOP_S2B_RAM2_SD_OFFSET 0x00010160
#define STATION_USB_TOP_S2B_RAM2_SD_ADDR 0x00710160
#define STATION_USB_TOP_S2B_TXPREEMPPULSETUNE0_OFFSET 0x00010168
#define STATION_USB_TOP_S2B_TXPREEMPPULSETUNE0_ADDR 0x00710168
#define STATION_USB_TOP_S2B_RTUNE_REQ_OFFSET 0x00010170
#define STATION_USB_TOP_S2B_RTUNE_REQ_ADDR 0x00710170
#define STATION_USB_TOP_B2S_RTUNE_ACK_OFFSET 0x00010178
#define STATION_USB_TOP_B2S_RTUNE_ACK_ADDR 0x00710178
#define STATION_USB_TOP_S2B_ATERESET_OFFSET 0x00010180
#define STATION_USB_TOP_S2B_ATERESET_ADDR 0x00710180
#define STATION_USB_TOP_S2B_LOOPBACKENB0_OFFSET 0x00010188
#define STATION_USB_TOP_S2B_LOOPBACKENB0_ADDR 0x00710188
#define STATION_USB_TOP_S2B_TEST_POWERDOWN_HSP_OFFSET 0x00010190
#define STATION_USB_TOP_S2B_TEST_POWERDOWN_HSP_ADDR 0x00710190
#define STATION_USB_TOP_S2B_TEST_POWERDOWN_SSP_OFFSET 0x00010198
#define STATION_USB_TOP_S2B_TEST_POWERDOWN_SSP_ADDR 0x00710198
#define STATION_USB_TOP_S2B_VATESTENB_OFFSET 0x000101a0
#define STATION_USB_TOP_S2B_VATESTENB_ADDR 0x007101a0
#define STATION_USB_TOP_S2B_CR_CAP_ADDR_OFFSET 0x000101a8
#define STATION_USB_TOP_S2B_CR_CAP_ADDR_ADDR 0x007101a8
#define STATION_USB_TOP_S2B_CR_CAP_DATA_OFFSET 0x000101b0
#define STATION_USB_TOP_S2B_CR_CAP_DATA_ADDR 0x007101b0
#define STATION_USB_TOP_S2B_CR_READ_OFFSET 0x000101b8
#define STATION_USB_TOP_S2B_CR_READ_ADDR 0x007101b8
#define STATION_USB_TOP_S2B_CR_WRITE_OFFSET 0x000101c0
#define STATION_USB_TOP_S2B_CR_WRITE_ADDR 0x007101c0
#define STATION_USB_TOP_B2S_CR_ACK_OFFSET 0x000101c8
#define STATION_USB_TOP_B2S_CR_ACK_ADDR 0x007101c8
#define STATION_USB_TOP_S2B_REF_SSP_EN_OFFSET 0x000101d0
#define STATION_USB_TOP_S2B_REF_SSP_EN_ADDR 0x007101d0
#define STATION_USB_TOP_S2B_REF_USE_PAD_OFFSET 0x000101d8
#define STATION_USB_TOP_S2B_REF_USE_PAD_ADDR 0x007101d8
#define STATION_USB_TOP_S2ICG_PLLCLK_EN_OFFSET 0x000101e0
#define STATION_USB_TOP_S2ICG_PLLCLK_EN_ADDR 0x007101e0
#define STATION_USB_TOP_S2ICG_REFCLK_EN_OFFSET 0x000101e8
#define STATION_USB_TOP_S2ICG_REFCLK_EN_ADDR 0x007101e8
#define STATION_USB_TOP_B2S_MPLL_REFSSC_CLK_OFFSET 0x000101f0
#define STATION_USB_TOP_B2S_MPLL_REFSSC_CLK_ADDR 0x007101f0
#define STATION_USB_TOP_S2B_REF_CLKDIV2_OFFSET 0x000101f8
#define STATION_USB_TOP_S2B_REF_CLKDIV2_ADDR 0x007101f8
#define STATION_USB_TOP_B2S_PME_GENERATION_U2PMU_OFFSET 0x00010200
#define STATION_USB_TOP_B2S_PME_GENERATION_U2PMU_ADDR 0x00710200
#define STATION_USB_TOP_B2S_CONNECT_STATE_U2PMU_OFFSET 0x00010208
#define STATION_USB_TOP_B2S_CONNECT_STATE_U2PMU_ADDR 0x00710208
#define STATION_USB_TOP_B2S_PME_GENERATION_U3PMU_OFFSET 0x00010210
#define STATION_USB_TOP_B2S_PME_GENERATION_U3PMU_ADDR 0x00710210
#define STATION_USB_TOP_B2S_CONNECT_STATE_U3PMU_OFFSET 0x00010218
#define STATION_USB_TOP_B2S_CONNECT_STATE_U3PMU_ADDR 0x00710218
#define STATION_USB_TOP_S2B_POWER_SWITCH_CONTROL_OFFSET 0x00010220
#define STATION_USB_TOP_S2B_POWER_SWITCH_CONTROL_ADDR 0x00710220
#define STATION_USB_TOP_S2B_LANE0_EXT_PCLK_REQ_OFFSET 0x00010228
#define STATION_USB_TOP_S2B_LANE0_EXT_PCLK_REQ_ADDR 0x00710228
#define STATION_USB_TOP_S2B_LANE0_TX2RX_LOOPBK_OFFSET 0x00010230
#define STATION_USB_TOP_S2B_LANE0_TX2RX_LOOPBK_ADDR 0x00710230
#define STATION_USB_TOP_S2DFT_MBIST_DONE_OFFSET 0x00010238
#define STATION_USB_TOP_S2DFT_MBIST_DONE_ADDR 0x00710238
#define STATION_USB_TOP_S2DFT_MBIST_FUNC_EN_OFFSET 0x00010240
#define STATION_USB_TOP_S2DFT_MBIST_FUNC_EN_ADDR 0x00710240
#define STATION_USB_TOP_DEBUG_INFO_ENABLE_OFFSET 0x00010248
#define STATION_USB_TOP_DEBUG_INFO_ENABLE_ADDR 0x00710248
