Release 14.2 Map P.28xd (nt)
Xilinx Mapping Report File for Design 'Papilio_Pro'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx9-tqg144-2 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
-pr off -lc off -power off -o Papilio_Pro_map.ncd Papilio_Pro.ngd
Papilio_Pro.pcf 
Target Device  : xc6slx9
Target Package : tqg144
Target Speed   : -2
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Sun Apr 12 19:33:49 2015

Design Summary
--------------
Number of errors:      0
Number of warnings:    5
Slice Logic Utilization:
  Number of Slice Registers:                 2,074 out of  11,440   18%
    Number used as Flip Flops:               2,072
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                2
  Number of Slice LUTs:                      2,621 out of   5,720   45%
    Number used as logic:                    2,549 out of   5,720   44%
      Number using O6 output only:           1,979
      Number using O5 output only:             116
      Number using O5 and O6:                  454
      Number used as ROM:                        0
    Number used as Memory:                      24 out of   1,440    1%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:            24
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 20
    Number used exclusively as route-thrus:     48
      Number with same-slice register load:     37
      Number with same-slice carry load:        11
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,041 out of   1,430   72%
  Nummber of MUXCYs used:                      568 out of   2,860   19%
  Number of LUT Flip Flop pairs used:        3,133
    Number with an unused Flip Flop:         1,220 out of   3,133   38%
    Number with an unused LUT:                 512 out of   3,133   16%
    Number of fully used LUT-FF pairs:       1,401 out of   3,133   44%
    Number of unique control sets:             149
    Number of slice register sites lost
      to control set restrictions:             684 out of  11,440    5%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        94 out of     102   92%
    Number of LOCed IOBs:                       94 out of      94  100%
    IOB Flip Flops:                             52

Specific Feature Utilization:
  Number of RAMB16BWERs:                        11 out of      32   34%
  Number of RAMB8BWERs:                          1 out of      64    1%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3%
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18%
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                  16 out of     200    8%
    Number used as ILOGIC2s:                    16
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0%
  Number of OLOGIC2/OSERDES2s:                  36 out of     200   18%
    Number used as OLOGIC2s:                    36
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            4 out of      16   25%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.62

Peak Memory Usage:  303 MB
Total REAL time to MAP completion:  2 mins 25 secs 
Total CPU time to MAP completion:   2 mins 20 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Pack:1186 - One or more I/O components have conflicting property values.
    For each occurrence, the system will use the property value attached to the
   pad.  Otherwise, the system will use the first property value read.  To view
   each occurrence, create a detailed map report (run map using the -detail
   option).
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/core/cache/cachemem
   /Mram_RAM1>:<RAMB16BWER_RAMB16BWER>.  The block is configured to use input
   parity pin DIBP0. There is dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/core/cache/cachemem
   /Mram_RAM2>:<RAMB16BWER_RAMB16BWER>.  The block is configured to use input
   parity pin DIBP0. There is dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/core/cache/cachemem
   /Mram_RAM3>:<RAMB16BWER_RAMB16BWER>.  The block is configured to use input
   parity pin DIBP0. There is dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network ext_pins_inout<100> has no load.
INFO:LIT:395 - The above info message is repeated 286 more times for the
   following (max. 5 shown):
   ext_pins_inout<99>,
   ext_pins_inout<98>,
   ext_pins_inout<97>,
   ext_pins_inout<96>,
   ext_pins_inout<95>
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
 285 block(s) removed
 211 block(s) optimized away
 287 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_bus_out<5>" is
sourceless and has been removed.
The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_bus_out<4>" is
sourceless and has been removed.
The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_bus_out<3>" is
sourceless and has been removed.
The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_bus_out<2>" is
sourceless and has been removed.
The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_bus_out<1>" is
sourceless and has been removed.
The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_bus_out<0>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/wishbone_slot_video_out<100>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/wishbone_slot_video_out<99>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/wishbone_slot_video_out<98>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/wishbone_slot_video_out<97>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/addr_save_q<22>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/addr_save_q<21>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/addr_save_q<20>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/addr_save_q<19>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/addr_save_q<18>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/addr_save_q<17>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/addr_save_q<16>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/addr_save_q<15>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/addr_save_q<14>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/addr_save_q<13>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/addr_save_q<12>" is
sourceless and has been removed.
The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/wishbone_slot_6_in<1>"
is sourceless and has been removed.
The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/wishbone_slot_8_in<1>"
is sourceless and has been removed.
The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/wishbone_slot_9_in<1>"
is sourceless and has been removed.
The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/wishbone_slot_10_in<1>"
is sourceless and has been removed.
The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/wishbone_slot_11_in<1>"
is sourceless and has been removed.
The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/wishbone_slot_12_in<1>"
is sourceless and has been removed.
The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/wishbone_slot_13_in<1>"
is sourceless and has been removed.
The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/wishbone_slot_14_in<1>"
is sourceless and has been removed.
The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/clk_1Mhz" is sourceless
and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/clkgen_inst/dcmclock_1mhz" is
sourceless and has been removed.
 Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/clkgen_inst/clkfx_inst_1mhz"
(CKBUF) removed.
The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/clkgen_inst/clkvga_i" is
sourceless and has been removed.
 Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/clkgen_inst/vgainst" (CKBUF)
removed.
The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/clkgen_inst/clk42_i" is
sourceless and has been removed.
 Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/clkgen_inst/clk42_inst" (CKBUF)
removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_47<1>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_47<0>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_46<1>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_46<0>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_45<1>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_45<0>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_43<1>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_43<0>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_42<1>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_42<0>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_44<1>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_44<0>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_41<1>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_41<0>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_40<1>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_40<0>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_39<1>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_39<0>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_38<1>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_38<0>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_36<1>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_36<0>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_35<1>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_35<0>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_37<1>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_37<0>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_33<1>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_33<0>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_32<1>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_32<0>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_34<1>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_34<0>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_30<1>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_30<0>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_29<1>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_29<0>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_31<1>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_31<0>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_28<1>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_28<0>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_27<1>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_27<0>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_26<1>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_26<0>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_25<1>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_25<0>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_23<1>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_23<0>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_22<1>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_22<0>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_24<1>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_24<0>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_21<1>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_21<0>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_20<1>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_20<0>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_19<1>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_19<0>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_18<1>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_18<0>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_16<1>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_16<0>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_15<1>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_15<0>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_17<1>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_17<0>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_14<1>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_14<0>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_13<1>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_13<0>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_12<1>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_12<0>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_11<1>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_11<0>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_9<1>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_9<0>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_8<1>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_8<0>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_10<1>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_10<0>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_7<1>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_7<0>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_6<1>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_6<0>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_5<1>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_5<0>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_4<1>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_4<0>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_2<1>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_2<0>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_1<1>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_1<0>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_3<1>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_3<0>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_0<1>" is
sourceless and has been removed.
The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_0<0>" is
sourceless and has been removed.
The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/_n1775_inv" is
sourceless and has been removed.
 Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_5_6" (FF)
removed.
  The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_5<6>" is
sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<5>19" (ROM)
removed.
 Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_5_5" (FF)
removed.
  The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_5<5>" is
sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<5>7" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<5>6"
is sourceless and has been removed.
     Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<5>8" (ROM)
removed.
      The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<5>7"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<5>13" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<5>12"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<5>18" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<5>17"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<5>4_F" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/N540" is sourceless and
has been removed.
     Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<5>4" (MUX)
removed.
      The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<5>3"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<5>4_G" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/N541" is sourceless and
has been removed.
 Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_5_4" (FF)
removed.
  The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_5<4>" is
sourceless and has been removed.
 Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_5_3" (FF)
removed.
  The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_5<3>" is
sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<5>1" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<5>"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<5>5" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<5>4"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<5>6" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<5>5"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<5>9" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<5>8"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<5>10" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<5>9"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<5>11" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<5>10"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<5>12" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<5>11"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<5>14" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<5>13"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<5>15" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<5>14"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<5>16" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<5>15"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<5>17" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<5>16"
is sourceless and has been removed.
 Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_5_2" (FF)
removed.
  The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_5<2>" is
sourceless and has been removed.
 Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_5_1" (FF)
removed.
  The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_5<1>" is
sourceless and has been removed.
 Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_5_0" (FF)
removed.
  The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_5<0>" is
sourceless and has been removed.
The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/_n1765_inv" is
sourceless and has been removed.
 Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_4_6" (FF)
removed.
  The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_4<6>" is
sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<4>19" (ROM)
removed.
 Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_4_5" (FF)
removed.
  The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_4<5>" is
sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<4>4" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<4>3"
is sourceless and has been removed.
     Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<4>8" (ROM)
removed.
      The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<4>7"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<4>7" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<4>6"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<4>13" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<4>12"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<4>18" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<4>17"
is sourceless and has been removed.
 Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_4_4" (FF)
removed.
  The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_4<4>" is
sourceless and has been removed.
 Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_4_3" (FF)
removed.
  The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_4<3>" is
sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<4>1" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<4>"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<4>2" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<4>1"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<4>3" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<4>2"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<4>5" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<4>4"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<4>6" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<4>5"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<4>9" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<4>8"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<4>10" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<4>9"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<4>11" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<4>10"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<4>12" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<4>11"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<4>14" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<4>13"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<4>15" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<4>14"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<4>16" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<4>15"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<4>17" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<4>16"
is sourceless and has been removed.
 Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_4_2" (FF)
removed.
  The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_4<2>" is
sourceless and has been removed.
 Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_4_1" (FF)
removed.
  The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_4<1>" is
sourceless and has been removed.
 Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_4_0" (FF)
removed.
  The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_4<0>" is
sourceless and has been removed.
The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/_n1755_inv" is
sourceless and has been removed.
 Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_3_6" (FF)
removed.
  The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_3<6>" is
sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<3>19" (ROM)
removed.
 Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_3_5" (FF)
removed.
  The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_3<5>" is
sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<3>4" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<3>3"
is sourceless and has been removed.
     Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<3>8" (ROM)
removed.
      The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<3>7"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<3>7" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<3>6"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<3>13" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<3>12"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<3>18" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<3>17"
is sourceless and has been removed.
 Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_3_4" (FF)
removed.
  The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_3<4>" is
sourceless and has been removed.
 Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_3_3" (FF)
removed.
  The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_3<3>" is
sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<3>1" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<3>"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<3>2" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<3>1"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<3>3" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<3>2"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<3>5" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<3>4"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<3>6" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<3>5"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<3>9" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<3>8"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<3>10" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<3>9"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<3>11" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<3>10"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<3>12" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<3>11"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<3>14" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<3>13"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<3>15" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<3>14"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<3>16" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<3>15"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<3>17" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<3>16"
is sourceless and has been removed.
 Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_3_2" (FF)
removed.
  The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_3<2>" is
sourceless and has been removed.
 Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_3_1" (FF)
removed.
  The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_3<1>" is
sourceless and has been removed.
 Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_3_0" (FF)
removed.
  The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_3<0>" is
sourceless and has been removed.
The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/_n1745_inv" is
sourceless and has been removed.
 Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_2_6" (FF)
removed.
  The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_2<6>" is
sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<2>19" (ROM)
removed.
 Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_2_5" (FF)
removed.
  The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_2<5>" is
sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<2>4" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<2>3"
is sourceless and has been removed.
     Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<2>8" (ROM)
removed.
      The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<2>7"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<2>7" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<2>6"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<2>13" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<2>12"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<2>18" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<2>17"
is sourceless and has been removed.
 Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_2_4" (FF)
removed.
  The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_2<4>" is
sourceless and has been removed.
 Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_2_3" (FF)
removed.
  The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_2<3>" is
sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<2>1" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<2>"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<2>2" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<2>1"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<2>3" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<2>2"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<2>5" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<2>4"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<2>6" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<2>5"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<2>9" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<2>8"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<2>10" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<2>9"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<2>11" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<2>10"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<2>12" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<2>11"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<2>14" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<2>13"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<2>15" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<2>14"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<2>16" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<2>15"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<2>17" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<2>16"
is sourceless and has been removed.
 Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_2_2" (FF)
removed.
  The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_2<2>" is
sourceless and has been removed.
 Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_2_1" (FF)
removed.
  The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_2<1>" is
sourceless and has been removed.
 Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_2_0" (FF)
removed.
  The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_2<0>" is
sourceless and has been removed.
The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/_n1725_inv" is
sourceless and has been removed.
 Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_0_6" (FF)
removed.
  The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_0<6>" is
sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<0>19" (ROM)
removed.
 Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_0_5" (FF)
removed.
  The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_0<5>" is
sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<0>4" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<0>3"
is sourceless and has been removed.
     Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<0>8" (ROM)
removed.
      The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<0>7"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<0>7" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<0>6"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<0>13" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<0>12"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<0>18" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<0>17"
is sourceless and has been removed.
 Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_0_4" (FF)
removed.
  The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_0<4>" is
sourceless and has been removed.
 Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_0_3" (FF)
removed.
  The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_0<3>" is
sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<0>1" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<0>"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<0>2" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<0>1"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<0>3" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<0>2"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<0>5" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<0>4"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<0>6" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<0>5"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<0>9" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<0>8"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<0>10" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<0>9"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<0>11" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<0>10"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<0>12" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<0>11"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<0>14" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<0>13"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<0>15" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<0>14"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<0>16" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<0>15"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<0>17" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<0>16"
is sourceless and has been removed.
 Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_0_2" (FF)
removed.
  The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_0<2>" is
sourceless and has been removed.
 Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_0_1" (FF)
removed.
  The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_0<1>" is
sourceless and has been removed.
 Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_0_0" (FF)
removed.
  The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_0<0>" is
sourceless and has been removed.
The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/_n1735_inv" is
sourceless and has been removed.
 Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_1_6" (FF)
removed.
  The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_1<6>" is
sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<1>19" (ROM)
removed.
 Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_1_5" (FF)
removed.
  The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_1<5>" is
sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<1>4" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<1>3"
is sourceless and has been removed.
     Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<1>8" (ROM)
removed.
      The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<1>7"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<1>7" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<1>6"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<1>13" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<1>12"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<1>18" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<1>17"
is sourceless and has been removed.
 Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_1_4" (FF)
removed.
  The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_1<4>" is
sourceless and has been removed.
 Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_1_3" (FF)
removed.
  The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_1<3>" is
sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<1>1" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<1>"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<1>2" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<1>1"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<1>3" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<1>2"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<1>5" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<1>4"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<1>6" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<1>5"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<1>9" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<1>8"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<1>10" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<1>9"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<1>11" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<1>10"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<1>12" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<1>11"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<1>14" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<1>13"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<1>15" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<1>14"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<1>16" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<1>15"
is sourceless and has been removed.
   Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<1>17" (ROM)
removed.
    The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/spp_read<1>16"
is sourceless and has been removed.
 Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_1_2" (FF)
removed.
  The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_1<2>" is
sourceless and has been removed.
 Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_1_1" (FF)
removed.
  The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_1<1>" is
sourceless and has been removed.
 Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_1_0" (FF)
removed.
  The signal
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/output_mapper_q_1<0>" is
sourceless and has been removed.
The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/_n1725_inv1"
is sourceless and has been removed.
 Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/_n1725_inv2" (ROM)
removed.
 Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/_n1765_inv1" (ROM)
removed.
 Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/_n1735_inv1" (ROM)
removed.
 Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/_n1775_inv1" (ROM)
removed.
 Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/_n1745_inv1" (ROM)
removed.
 Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/_n1755_inv1" (ROM)
removed.
The signal "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/N154" is sourceless and
has been removed.
 Sourceless block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/_n1725_inv1" (ROM)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/clkgen_inst/DCM_inst_1mhz" (DCM_SP)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/_n1725_inv1_SW0" (ROM)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_0_0" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_0_1" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_10_0" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_10_1" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_11_0" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_11_1" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_12_0" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_12_1" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_13_0" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_13_1" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_14_0" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_14_1" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_15_0" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_15_1" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_16_0" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_16_1" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_17_0" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_17_1" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_18_0" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_18_1" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_19_0" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_19_1" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_1_0" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_1_1" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_20_0" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_20_1" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_21_0" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_21_1" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_22_0" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_22_1" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_23_0" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_23_1" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_24_0" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_24_1" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_25_0" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_25_1" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_26_0" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_26_1" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_27_0" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_27_1" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_28_0" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_28_1" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_29_0" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_29_1" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_2_0" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_2_1" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_30_0" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_30_1" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_31_0" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_31_1" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_32_0" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_32_1" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_33_0" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_33_1" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_34_0" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_34_1" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_35_0" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_35_1" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_36_0" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_36_1" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_37_0" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_37_1" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_38_0" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_38_1" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_39_0" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_39_1" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_3_0" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_3_1" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_40_0" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_40_1" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_41_0" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_41_1" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_42_0" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_42_1" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_43_0" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_43_1" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_44_0" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_44_1" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_45_0" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_45_1" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_46_0" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_46_1" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_47_0" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_47_1" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_4_0" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_4_1" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_5_0" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_5_1" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_6_0" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_6_1" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_7_0" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_7_1" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_8_0" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_8_1" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_9_0" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/input_mapper_q_9_1" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/i_slot_cyc<10>1" (ROM)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/i_slot_cyc<11>1" (ROM)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/i_slot_cyc<12>1" (ROM)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/i_slot_cyc<13>1" (ROM)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/i_slot_cyc<14>1" (ROM)
removed.
Unused block "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/i_slot_cyc<6>1"
(ROM) removed.
Unused block "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/i_slot_cyc<8>1"
(ROM) removed.
Unused block "XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/i_slot_cyc<9>1"
(ROM) removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/addr_save_q_12" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/addr_save_q_13" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/addr_save_q_14" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/addr_save_q_15" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/addr_save_q_16" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/addr_save_q_17" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/addr_save_q_18" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/addr_save_q_19" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/addr_save_q_20" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/addr_save_q_21" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/addr_save_q_22" (FF)
removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/memarb2/Mmux_m1_wb_ack_o11"
(ROM) removed.
Unused block
"XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/memarb2/Mmux_m1_wb_stall_o11
" (ROM) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/XST_GND
VCC 		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/XST_VCC
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[0][2
]_spp_data[7]_Mux_2_o_3
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[0][2
]_spp_data[7]_Mux_2_o_4
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[10][
2]_spp_data[7]_Mux_12_o_3
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[10][
2]_spp_data[7]_Mux_12_o_4
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[11][
2]_spp_data[7]_Mux_13_o_3
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[11][
2]_spp_data[7]_Mux_13_o_4
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[12][
2]_spp_data[7]_Mux_14_o_3
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[12][
2]_spp_data[7]_Mux_14_o_4
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[13][
2]_spp_data[7]_Mux_15_o_3
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[13][
2]_spp_data[7]_Mux_15_o_4
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[14][
2]_spp_data[7]_Mux_16_o_3
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[14][
2]_spp_data[7]_Mux_16_o_4
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[15][
2]_spp_data[7]_Mux_17_o_3
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[15][
2]_spp_data[7]_Mux_17_o_4
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[16][
2]_spp_data[7]_Mux_18_o_3
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[16][
2]_spp_data[7]_Mux_18_o_4
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[17][
2]_spp_data[7]_Mux_19_o_3
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[17][
2]_spp_data[7]_Mux_19_o_4
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[18][
2]_spp_data[7]_Mux_20_o_3
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[18][
2]_spp_data[7]_Mux_20_o_4
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[19][
2]_spp_data[7]_Mux_21_o_3
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[19][
2]_spp_data[7]_Mux_21_o_4
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[1][2
]_spp_data[7]_Mux_3_o_3
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[1][2
]_spp_data[7]_Mux_3_o_4
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[20][
2]_spp_data[7]_Mux_22_o_3
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[20][
2]_spp_data[7]_Mux_22_o_4
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[21][
2]_spp_data[7]_Mux_23_o_3
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[21][
2]_spp_data[7]_Mux_23_o_4
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[22][
2]_spp_data[7]_Mux_24_o_3
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[22][
2]_spp_data[7]_Mux_24_o_4
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[23][
2]_spp_data[7]_Mux_25_o_3
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[23][
2]_spp_data[7]_Mux_25_o_4
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[24][
2]_spp_data[7]_Mux_26_o_3
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[24][
2]_spp_data[7]_Mux_26_o_4
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[25][
2]_spp_data[7]_Mux_27_o_3
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[25][
2]_spp_data[7]_Mux_27_o_4
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[26][
2]_spp_data[7]_Mux_28_o_3
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[26][
2]_spp_data[7]_Mux_28_o_4
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[27][
2]_spp_data[7]_Mux_29_o_3
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[27][
2]_spp_data[7]_Mux_29_o_4
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[28][
2]_spp_data[7]_Mux_30_o_3
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[28][
2]_spp_data[7]_Mux_30_o_4
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[29][
2]_spp_data[7]_Mux_31_o_3
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[29][
2]_spp_data[7]_Mux_31_o_4
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[2][2
]_spp_data[7]_Mux_4_o_3
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[2][2
]_spp_data[7]_Mux_4_o_4
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[30][
2]_spp_data[7]_Mux_32_o_3
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[30][
2]_spp_data[7]_Mux_32_o_4
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[31][
2]_spp_data[7]_Mux_33_o_3
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[31][
2]_spp_data[7]_Mux_33_o_4
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[32][
2]_spp_data[7]_Mux_34_o_3
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[32][
2]_spp_data[7]_Mux_34_o_4
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[33][
2]_spp_data[7]_Mux_35_o_3
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[33][
2]_spp_data[7]_Mux_35_o_4
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[34][
2]_spp_data[7]_Mux_36_o_3
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[34][
2]_spp_data[7]_Mux_36_o_4
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[35][
2]_spp_data[7]_Mux_37_o_3
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[35][
2]_spp_data[7]_Mux_37_o_4
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[36][
2]_spp_data[7]_Mux_38_o_3
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[36][
2]_spp_data[7]_Mux_38_o_4
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[37][
2]_spp_data[7]_Mux_39_o_3
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[37][
2]_spp_data[7]_Mux_39_o_4
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[38][
2]_spp_data[7]_Mux_40_o_3
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[38][
2]_spp_data[7]_Mux_40_o_4
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[39][
2]_spp_data[7]_Mux_41_o_3
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[39][
2]_spp_data[7]_Mux_41_o_4
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[3][2
]_spp_data[7]_Mux_5_o_3
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[3][2
]_spp_data[7]_Mux_5_o_4
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[40][
2]_spp_data[7]_Mux_42_o_3
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[40][
2]_spp_data[7]_Mux_42_o_4
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[41][
2]_spp_data[7]_Mux_43_o_3
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[41][
2]_spp_data[7]_Mux_43_o_4
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[42][
2]_spp_data[7]_Mux_44_o_3
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[42][
2]_spp_data[7]_Mux_44_o_4
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[43][
2]_spp_data[7]_Mux_45_o_3
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[43][
2]_spp_data[7]_Mux_45_o_4
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[44][
2]_spp_data[7]_Mux_46_o_3
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[44][
2]_spp_data[7]_Mux_46_o_4
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[45][
2]_spp_data[7]_Mux_47_o_3
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[45][
2]_spp_data[7]_Mux_47_o_4
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[46][
2]_spp_data[7]_Mux_48_o_3
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[46][
2]_spp_data[7]_Mux_48_o_4
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[47][
2]_spp_data[7]_Mux_49_o_3
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[47][
2]_spp_data[7]_Mux_49_o_4
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[4][2
]_spp_data[7]_Mux_6_o_3
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[4][2
]_spp_data[7]_Mux_6_o_4
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[5][2
]_spp_data[7]_Mux_7_o_3
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[5][2
]_spp_data[7]_Mux_7_o_4
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[6][2
]_spp_data[7]_Mux_8_o_3
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[6][2
]_spp_data[7]_Mux_8_o_4
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[7][2
]_spp_data[7]_Mux_9_o_3
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[7][2
]_spp_data[7]_Mux_9_o_4
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[8][2
]_spp_data[7]_Mux_10_o_3
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[8][2
]_spp_data[7]_Mux_10_o_4
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[9][2
]_spp_data[7]_Mux_11_o_3
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/gpio_inst/Mmux_input_mapper_q[9][2
]_spp_data[7]_Mux_11_o_4
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/Mmux_io_address[26]_slot
_read_i[15][31]_wide_mux_91_OUT_5
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/Mmux_io_address[26]_slot
_read_i[15][31]_wide_mux_91_OUT_510
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/Mmux_io_address[26]_slot
_read_i[15][31]_wide_mux_91_OUT_512
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/Mmux_io_address[26]_slot
_read_i[15][31]_wide_mux_91_OUT_514
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/Mmux_io_address[26]_slot
_read_i[15][31]_wide_mux_91_OUT_516
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/Mmux_io_address[26]_slot
_read_i[15][31]_wide_mux_91_OUT_518
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/Mmux_io_address[26]_slot
_read_i[15][31]_wide_mux_91_OUT_52
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/Mmux_io_address[26]_slot
_read_i[15][31]_wide_mux_91_OUT_520
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/Mmux_io_address[26]_slot
_read_i[15][31]_wide_mux_91_OUT_522
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/Mmux_io_address[26]_slot
_read_i[15][31]_wide_mux_91_OUT_524
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/Mmux_io_address[26]_slot
_read_i[15][31]_wide_mux_91_OUT_526
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/Mmux_io_address[26]_slot
_read_i[15][31]_wide_mux_91_OUT_528
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/Mmux_io_address[26]_slot
_read_i[15][31]_wide_mux_91_OUT_530
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/Mmux_io_address[26]_slot
_read_i[15][31]_wide_mux_91_OUT_532
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/Mmux_io_address[26]_slot
_read_i[15][31]_wide_mux_91_OUT_534
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/Mmux_io_address[26]_slot
_read_i[15][31]_wide_mux_91_OUT_536
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/Mmux_io_address[26]_slot
_read_i[15][31]_wide_mux_91_OUT_538
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/Mmux_io_address[26]_slot
_read_i[15][31]_wide_mux_91_OUT_54
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/Mmux_io_address[26]_slot
_read_i[15][31]_wide_mux_91_OUT_540
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/Mmux_io_address[26]_slot
_read_i[15][31]_wide_mux_91_OUT_542
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/Mmux_io_address[26]_slot
_read_i[15][31]_wide_mux_91_OUT_544
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/Mmux_io_address[26]_slot
_read_i[15][31]_wide_mux_91_OUT_546
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/Mmux_io_address[26]_slot
_read_i[15][31]_wide_mux_91_OUT_548
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/Mmux_io_address[26]_slot
_read_i[15][31]_wide_mux_91_OUT_550
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/Mmux_io_address[26]_slot
_read_i[15][31]_wide_mux_91_OUT_552
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/Mmux_io_address[26]_slot
_read_i[15][31]_wide_mux_91_OUT_554
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/Mmux_io_address[26]_slot
_read_i[15][31]_wide_mux_91_OUT_556
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/Mmux_io_address[26]_slot
_read_i[15][31]_wide_mux_91_OUT_558
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/Mmux_io_address[26]_slot
_read_i[15][31]_wide_mux_91_OUT_56
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/Mmux_io_address[26]_slot
_read_i[15][31]_wide_mux_91_OUT_560
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/Mmux_io_address[26]_slot
_read_i[15][31]_wide_mux_91_OUT_562
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/Mmux_io_address[26]_slot
_read_i[15][31]_wide_mux_91_OUT_58
   optimized to 0
LUT5
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/Mmux_io_device_ack11
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/Mmux_io_read_selected263
_G
   optimized to 0
LUT5
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/Mmux_io_read_selected28_
SW0
   optimized to 1
LUT5
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/Mmux_io_read_selected29_
SW0
   optimized to 1
LUT5
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/Mmux_io_read_selected2_S
W0
   optimized to 1
LUT5
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/Mmux_io_read_selected30_
SW0
   optimized to 1
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/Mmux_io_read_selected313
_G
   optimized to 0
LUT5
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/Mmux_io_read_selected32_
SW0
   optimized to 1
LUT5
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/Mmux_io_read_selected4_S
W0
   optimized to 1
LUT5
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/Mmux_io_read_selected5_S
W0
   optimized to 1
LUT5
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/Mmux_io_read_selected6_S
W0
   optimized to 1
LUT5
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/Mmux_io_read_selected7_S
W0
   optimized to 1
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/Mmux_GND_87_o_ie
n_q_MUX_673_o11
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/Mmux_GND_87_o_ie
n_q_MUX_673_o12
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/Mmux_X_34_o_GND_
87_o_mux_36_OUT11
   optimized to 1
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/Mmux_X_34_o_GND_
87_o_mux_36_OUT21
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/Mmux_X_34_o_GND_
87_o_mux_36_OUT3_SW0
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/Mmux_X_34_o_GND_
87_o_mux_36_OUT41
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/Mmux_wb_adr_i[5]
_GND_87_o_wide_mux_51_OUT_71
   optimized to 1
LUT4
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/Mmux_wb_adr_i[5]
_GND_87_o_wide_mux_51_OUT_7101
   optimized to 1
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/Mmux_wb_adr_i[5]
_GND_87_o_wide_mux_51_OUT_711
   optimized to 1
LUT4
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/Mmux_wb_adr_i[5]
_GND_87_o_wide_mux_51_OUT_7121
   optimized to 1
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/Mmux_wb_adr_i[5]
_GND_87_o_wide_mux_51_OUT_713
   optimized to 1
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/Mmux_wb_adr_i[5]
_GND_87_o_wide_mux_51_OUT_715
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/Mmux_wb_adr_i[5]
_GND_87_o_wide_mux_51_OUT_717
   optimized to 1
LUT4
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/Mmux_wb_adr_i[5]
_GND_87_o_wide_mux_51_OUT_7181
   optimized to 1
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/Mmux_wb_adr_i[5]
_GND_87_o_wide_mux_51_OUT_719
   optimized to 1
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/Mmux_wb_adr_i[5]
_GND_87_o_wide_mux_51_OUT_721
   optimized to 1
LUT4
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/Mmux_wb_adr_i[5]
_GND_87_o_wide_mux_51_OUT_7210
   optimized to 1
LUT4
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/Mmux_wb_adr_i[5]
_GND_87_o_wide_mux_51_OUT_7221
   optimized to 1
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/Mmux_wb_adr_i[5]
_GND_87_o_wide_mux_51_OUT_723
   optimized to 1
LUT4
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/Mmux_wb_adr_i[5]
_GND_87_o_wide_mux_51_OUT_7241
   optimized to 1
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/Mmux_wb_adr_i[5]
_GND_87_o_wide_mux_51_OUT_725
   optimized to 1
LUT4
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/Mmux_wb_adr_i[5]
_GND_87_o_wide_mux_51_OUT_7261
   optimized to 1
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/Mmux_wb_adr_i[5]
_GND_87_o_wide_mux_51_OUT_727
   optimized to 1
LUT4
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/Mmux_wb_adr_i[5]
_GND_87_o_wide_mux_51_OUT_7281
   optimized to 1
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/Mmux_wb_adr_i[5]
_GND_87_o_wide_mux_51_OUT_729
   optimized to 1
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/Mmux_wb_adr_i[5]
_GND_87_o_wide_mux_51_OUT_73
   optimized to 1
LUT4
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/Mmux_wb_adr_i[5]
_GND_87_o_wide_mux_51_OUT_7301
   optimized to 1
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/Mmux_wb_adr_i[5]
_GND_87_o_wide_mux_51_OUT_731
   optimized to 1
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/Mmux_wb_adr_i[5]
_GND_87_o_wide_mux_51_OUT_75
   optimized to 0
LUT4
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/Mmux_wb_adr_i[5]
_GND_87_o_wide_mux_51_OUT_761
   optimized to 1
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/Mmux_wb_adr_i[5]
_GND_87_o_wide_mux_51_OUT_77
   optimized to 1
LUT4
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/Mmux_wb_adr_i[5]
_GND_87_o_wide_mux_51_OUT_781
   optimized to 1
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/Mmux_wb_adr_i[5]
_GND_87_o_wide_mux_51_OUT_79
   optimized to 1
LUT5
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/Mmux_wb_adr_i[5]
_GND_87_o_wide_mux_51_OUT_8
   optimized to 1
LUT5
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/Mmux_wb_adr_i[5]
_GND_87_o_wide_mux_51_OUT_81
   optimized to 1
LUT5
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/Mmux_wb_adr_i[5]
_GND_87_o_wide_mux_51_OUT_810
   optimized to 1
LUT5
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/Mmux_wb_adr_i[5]
_GND_87_o_wide_mux_51_OUT_811
   optimized to 1
LUT5
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/Mmux_wb_adr_i[5]
_GND_87_o_wide_mux_51_OUT_812
   optimized to 1
LUT5
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/Mmux_wb_adr_i[5]
_GND_87_o_wide_mux_51_OUT_813
   optimized to 1
LUT5
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/Mmux_wb_adr_i[5]
_GND_87_o_wide_mux_51_OUT_814
   optimized to 1
LUT5
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/Mmux_wb_adr_i[5]
_GND_87_o_wide_mux_51_OUT_815
   optimized to 1
LUT5
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/Mmux_wb_adr_i[5]
_GND_87_o_wide_mux_51_OUT_83
   optimized to 1
LUT5
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/Mmux_wb_adr_i[5]
_GND_87_o_wide_mux_51_OUT_84
   optimized to 1
LUT5
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/Mmux_wb_adr_i[5]
_GND_87_o_wide_mux_51_OUT_85
   optimized to 1
LUT5
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/Mmux_wb_adr_i[5]
_GND_87_o_wide_mux_51_OUT_86
   optimized to 1
LUT5
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/Mmux_wb_adr_i[5]
_GND_87_o_wide_mux_51_OUT_88
   optimized to 1
LUT5
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/Mmux_wb_adr_i[5]
_GND_87_o_wide_mux_51_OUT_89
   optimized to 1
LUT6 		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/_n0366_SW1
   optimized to 0
FDE 		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/intr_in_q_10
   optimized to 0
FDE 		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/intr_in_q_11
   optimized to 0
FDE 		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/intr_in_q_12
   optimized to 0
FDE 		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/intr_in_q_13
   optimized to 0
FDE 		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/intr_in_q_14
   optimized to 0
FDE 		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/intr_in_q_5
   optimized to 0
FDE 		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/intr_in_q_6
   optimized to 0
FDE 		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/intr_in_q_8
   optimized to 0
FDE 		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/intr_in_q_9
   optimized to 0
LUT6
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/masked_ivecs<12>
1
   optimized to 0
LUT2
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/masked_ivecs<17:
0><10>1
   optimized to 0
LUT2
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/masked_ivecs<17:
0><11>1
   optimized to 0
LUT2
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/masked_ivecs<17:
0><12>1
   optimized to 0
LUT2
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/masked_ivecs<17:
0><13>1
   optimized to 0
LUT2
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/masked_ivecs<17:
0><14>1
   optimized to 0
LUT2
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/masked_ivecs<17:
0><5>1
   optimized to 0
LUT2
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/masked_ivecs<17:
0><6>1
   optimized to 0
LUT2
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/masked_ivecs<17:
0><8>1
   optimized to 0
LUT2
		XLXI_51/Inst_ZPUino_Papilio_Pro_V2_blackbox/zpuino/io/ctlinst/masked_ivecs<17:
0><9>1
   optimized to 0
GND 		XST_GND
VCC 		XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| WING_AH0                           | IOB              | BIDIR     | LVTTL                |       | 8        | FAST |              |          |          |
| WING_AH1                           | IOB              | BIDIR     | LVTTL                |       | 8        | FAST |              |          |          |
| WING_AH2                           | IOB              | BIDIR     | LVTTL                |       | 8        | FAST |              |          |          |
| WING_AH3                           | IOB              | BIDIR     | LVTTL                |       | 8        | FAST |              |          |          |
| WING_AH4                           | IOB              | BIDIR     | LVTTL                |       | 8        | FAST |              |          |          |
| WING_AH5                           | IOB              | BIDIR     | LVTTL                |       | 8        | FAST |              |          |          |
| WING_AH6                           | IOB              | BIDIR     | LVTTL                |       | 8        | FAST |              |          |          |
| WING_AH7                           | IOB              | BIDIR     | LVTTL                |       | 8        | FAST |              |          |          |
| WING_AL0                           | IOB              | INPUT     | LVTTL                |       |          |      |              |          |          |
| WING_AL1                           | IOB              | INPUT     | LVTTL                |       |          |      |              |          |          |
| WING_AL2                           | IOB              | INPUT     | LVTTL                |       |          |      |              |          |          |
| WING_AL3                           | IOB              | INPUT     | LVTTL                |       |          |      |              |          |          |
| WING_AL4                           | IOB              | INPUT     | LVTTL                |       |          |      |              |          |          |
| WING_AL5                           | IOB              | INPUT     | LVTTL                |       |          |      |              |          |          |
| WING_AL6                           | IOB              | INPUT     | LVTTL                |       |          |      |              |          |          |
| WING_AL7                           | IOB              | INPUT     | LVTTL                |       |          |      |              |          |          |
| WING_BH0                           | IOB              | BIDIR     | LVTTL                |       | 8        | FAST |              |          |          |
| WING_BH1                           | IOB              | BIDIR     | LVTTL                |       | 8        | FAST |              |          |          |
| WING_BH2                           | IOB              | BIDIR     | LVTTL                |       | 8        | FAST |              |          |          |
| WING_BH3                           | IOB              | BIDIR     | LVTTL                |       | 8        | FAST |              |          |          |
| WING_BH4                           | IOB              | BIDIR     | LVTTL                |       | 8        | FAST |              |          |          |
| WING_BH5                           | IOB              | BIDIR     | LVTTL                |       | 8        | FAST |              |          |          |
| WING_BH6                           | IOB              | BIDIR     | LVTTL                |       | 8        | FAST |              |          |          |
| WING_BH7                           | IOB              | BIDIR     | LVTTL                |       | 8        | FAST |              |          |          |
| WING_BL0                           | IOB              | BIDIR     | LVTTL                |       | 8        | FAST |              |          |          |
| WING_BL1                           | IOB              | BIDIR     | LVTTL                |       | 8        | FAST |              |          |          |
| WING_BL2                           | IOB              | BIDIR     | LVTTL                |       | 8        | FAST |              |          |          |
| WING_BL3                           | IOB              | BIDIR     | LVTTL                |       | 8        | FAST |              |          |          |
| WING_BL4                           | IOB              | BIDIR     | LVTTL                |       | 8        | FAST |              |          |          |
| WING_BL5                           | IOB              | BIDIR     | LVTTL                |       | 8        | FAST |              |          |          |
| WING_BL6                           | IOB              | BIDIR     | LVTTL                |       | 8        | FAST |              |          |          |
| WING_BL7                           | IOB              | BIDIR     | LVTTL                |       | 8        | FAST |              |          |          |
| WING_CH0                           | IOB              | BIDIR     | LVTTL                |       | 8        | FAST |              |          |          |
| WING_CH1                           | IOB              | BIDIR     | LVTTL                |       | 8        | FAST |              |          |          |
| WING_CH2                           | IOB              | BIDIR     | LVTTL                |       | 8        | FAST |              |          |          |
| WING_CH3                           | IOB              | BIDIR     | LVTTL                |       | 8        | FAST |              |          |          |
| WING_CH4                           | IOB              | BIDIR     | LVTTL                |       | 8        | FAST |              |          |          |
| WING_CH5                           | IOB              | BIDIR     | LVTTL                |       | 8        | FAST |              |          |          |
| WING_CH6                           | IOB              | BIDIR     | LVTTL                |       | 8        | FAST |              |          |          |
| WING_CH7                           | IOB              | BIDIR     | LVTTL                |       | 8        | FAST |              |          |          |
| WING_CL0                           | IOB              | BIDIR     | LVTTL                |       | 8        | FAST |              |          |          |
| WING_CL1                           | IOB              | BIDIR     | LVTTL                |       | 8        | FAST |              |          |          |
| WING_CL2                           | IOB              | BIDIR     | LVTTL                |       | 8        | FAST |              |          |          |
| WING_CL3                           | IOB              | BIDIR     | LVTTL                |       | 8        | FAST |              |          |          |
| WING_CL4                           | IOB              | BIDIR     | LVTTL                |       | 8        | FAST |              |          |          |
| WING_CL5                           | IOB              | BIDIR     | LVTTL                |       | 8        | FAST |              |          |          |
| WING_CL6                           | IOB              | BIDIR     | LVTTL                |       | 8        | FAST |              |          |          |
| WING_CL7                           | IOB              | BIDIR     | LVTTL                |       | 8        | FAST |              |          |          |
| ext_pins_in<0>                     | IOB              | INPUT     | LVTTL                |       |          |      |              |          |          |
| ext_pins_in<1>                     | IOB              | INPUT     | LVTTL                |       |          |      |              |          |          |
| ext_pins_in<2>                     | IOB              | INPUT     | LVTTL                |       |          |      |              |          |          |
| ext_pins_inout<0>                  | IOB              | BIDIR     | LVTTL                |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| ext_pins_inout<1>                  | IOB              | BIDIR     | LVTTL                |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| ext_pins_inout<2>                  | IOB              | BIDIR     | LVTTL                |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| ext_pins_inout<3>                  | IOB              | BIDIR     | LVTTL                |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| ext_pins_inout<4>                  | IOB              | BIDIR     | LVTTL                |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| ext_pins_inout<5>                  | IOB              | BIDIR     | LVTTL                |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| ext_pins_inout<6>                  | IOB              | BIDIR     | LVTTL                |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| ext_pins_inout<7>                  | IOB              | BIDIR     | LVTTL                |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| ext_pins_inout<8>                  | IOB              | BIDIR     | LVTTL                |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| ext_pins_inout<9>                  | IOB              | BIDIR     | LVTTL                |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| ext_pins_inout<10>                 | IOB              | BIDIR     | LVTTL                |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| ext_pins_inout<11>                 | IOB              | BIDIR     | LVTTL                |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| ext_pins_inout<12>                 | IOB              | BIDIR     | LVTTL                |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| ext_pins_inout<13>                 | IOB              | BIDIR     | LVTTL                |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| ext_pins_inout<14>                 | IOB              | BIDIR     | LVTTL                |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| ext_pins_inout<15>                 | IOB              | BIDIR     | LVTTL                |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| ext_pins_out<0>                    | IOB              | OUTPUT    | LVTTL                |       | 8        | FAST |              |          |          |
| ext_pins_out<1>                    | IOB              | OUTPUT    | LVTTL                |       | 8        | FAST |              |          |          |
| ext_pins_out<2>                    | IOB              | OUTPUT    | LVTTL                |       | 8        | FAST |              |          |          |
| ext_pins_out<3>                    | IOB              | OUTPUT    | LVTTL                |       | 8        | FAST |              |          |          |
| ext_pins_out<4>                    | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST | OFF          |          |          |
| ext_pins_out<5>                    | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST | OFF          |          |          |
| ext_pins_out<6>                    | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST | OFF          |          |          |
| ext_pins_out<7>                    | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST | OFF          |          |          |
| ext_pins_out<8>                    | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST | OFF          |          |          |
| ext_pins_out<9>                    | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST | OFF          |          |          |
| ext_pins_out<10>                   | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST | OFF          |          |          |
| ext_pins_out<11>                   | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST | OFF          |          |          |
| ext_pins_out<12>                   | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST | OFF          |          |          |
| ext_pins_out<13>                   | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST | OFF          |          |          |
| ext_pins_out<14>                   | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST | OFF          |          |          |
| ext_pins_out<15>                   | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST | OFF          |          |          |
| ext_pins_out<16>                   | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST | OFF          |          |          |
| ext_pins_out<17>                   | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST | OFF          |          |          |
| ext_pins_out<18>                   | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST | OFF          |          |          |
| ext_pins_out<19>                   | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST |              |          |          |
| ext_pins_out<20>                   | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST | ODDR         |          |          |
| ext_pins_out<21>                   | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST |              |          |          |
| ext_pins_out<22>                   | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST | OFF          |          |          |
| ext_pins_out<23>                   | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST | OFF          |          |          |
| ext_pins_out<24>                   | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST | OFF          |          |          |
| ext_pins_out<25>                   | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST | OFF          |          |          |
| ext_pins_out<26>                   | IOB              | OUTPUT    | LVTTL                |       | 8        | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
