<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>PF_URAM_C0</name><vendor/><library/><version/><fileSets><fileSet fileSetId="COMPONENT_FILESET"><file fileid="0"><name>./PF_URAM_C0_0/PF_URAM_C0_PF_URAM_C0_0_PF_URAM.cxf</name><userFileType>CXF</userFileType></file><file fileid="1"><name>../../Actel/SgCore/PF_URAM/1.1.107/PF_URAM.cxf</name><userFileType>CXF</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="2"><name>./PF_URAM_C0.v</name><fileType>verilogSource</fileType></file></fileSet><fileSet fileSetId="OTHER_FILESET"><file fileid="3"><name>./PF_URAM_C0.sdb</name><userFileType>SDB</userFileType></file><file fileid="4"><name>./PF_URAM_C0_manifest.txt</name><userFileType>LOG</userFileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>COMPONENT_FILESET</fileSetRef><fileSetRef>OTHER_FILESET</fileSetRef><name>OTHER</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel><category>SpiritDesign</category><function/><variation>SpiritDesign</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>SpiritDesign</type></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtensions><componentRef library="SgCore" name="PF_URAM" vendor="Actel" version="1.1.107"/><configuration><configurableElement referenceId="BLK_PN" value="BLK_EN"/><configurableElement referenceId="BLK_POLARITY" value="2"/><configurableElement referenceId="BUSY_FLAG" value="0"/><configurableElement referenceId="CASCADE" value="0"/><configurableElement referenceId="CLKS" value="2"/><configurableElement referenceId="CLOCK_PN" value="CLK"/><configurableElement referenceId="FAMILY" value="26"/><configurableElement referenceId="IMPORT_FILE" value=""/><configurableElement referenceId="INIT_RAM" value="F"/><configurableElement referenceId="LPMTYPE" value="LPM_URAM"/><configurableElement referenceId="R_ADDR_ARST_PN" value="R_ADDR_ARST_N"/><configurableElement referenceId="R_ADDR_ARST_POLARITY" value="2"/><configurableElement referenceId="R_ADDR_EN_PN" value="R_ADDR_EN"/><configurableElement referenceId="R_ADDR_EN_POLARITY" value="2"/><configurableElement referenceId="R_ADDR_LAT" value="0"/><configurableElement referenceId="R_ADDR_PN" value="R_ADDR"/><configurableElement referenceId="R_ADDR_SRST_PN" value="R_ADDR_SRST_N"/><configurableElement referenceId="R_ADDR_SRST_POLARITY" value="2"/><configurableElement referenceId="R_CLK_EDGE" value="RISE"/><configurableElement referenceId="R_CLK_PN" value="R_CLK"/><configurableElement referenceId="R_DATA_ARST_PN" value="R_DATA_ARST_N"/><configurableElement referenceId="R_DATA_ARST_POLARITY" value="2"/><configurableElement referenceId="R_DATA_EN_PN" value="R_DATA_EN"/><configurableElement referenceId="R_DATA_EN_POLARITY" value="2"/><configurableElement referenceId="R_DATA_LAT" value="0"/><configurableElement referenceId="R_DATA_PN" value="R_DATA"/><configurableElement referenceId="R_DATA_SRST_PN" value="R_DATA_SRST_N"/><configurableElement referenceId="R_DATA_SRST_POLARITY" value="2"/><configurableElement referenceId="RDEPTH" value="4"/><configurableElement referenceId="RESET_POLARITY" value="2"/><configurableElement referenceId="RWIDTH" value="16"/><configurableElement referenceId="SD_EXPORT_HIDDEN_PORTS" value="false"/><configurableElement referenceId="SII_LOCK" value="0"/><configurableElement referenceId="W_ADDR_PN" value="W_ADDR"/><configurableElement referenceId="W_CLK_EDGE" value="RISE"/><configurableElement referenceId="W_CLK_PN" value="W_CLK"/><configurableElement referenceId="W_DATA_PN" value="W_DATA"/><configurableElement referenceId="W_EN_PN" value="W_EN"/><configurableElement referenceId="W_EN_POLARITY" value="1"/><configurableElement referenceId="WDEPTH" value="4"/><configurableElement referenceId="WWIDTH" value="16"/></configuration></vendorExtensions><model><signals><signal><name>W_EN</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>R_CLK</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>W_CLK</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>W_DATA</name><direction>in</direction><left>15</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>R_ADDR</name><direction>in</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>W_ADDR</name><direction>in</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>R_DATA</name><direction>out</direction><left>15</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>