{"abstract":[{"text":"Add init from ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":" representations.","type":"text"}],"topicSections":[{"identifiers":["doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing\/VHDLFile\/init(representation:)"],"title":"Initializers"}],"primaryContentSections":[{"declarations":[{"platforms":["Linux"],"tokens":[{"kind":"keyword","text":"extension"},{"kind":"text","text":" "},{"kind":"typeIdentifier","text":"VHDLFile","preciseIdentifier":"s:11VHDLParsing8VHDLFileV"}],"languages":["swift"]}],"kind":"declarations"}],"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing"]]},"schemaVersion":{"minor":3,"major":0,"patch":0},"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing\/VHDLFile"},"metadata":{"symbolKind":"extension","roleHeading":"Extended Structure","modules":[{"relatedModules":["VHDLParsing"],"name":"VHDLMachines"}],"extendedModule":"VHDLParsing","role":"symbol","title":"VHDLFile","navigatorTitle":[{"text":"VHDLFile","kind":"identifier"}],"externalID":"s:e:s:11VHDLParsing8VHDLFileV12VHDLMachinesE14representationACx_tcAD24MachineVHDLRepresentableRzlufc","fragments":[{"text":"extension","kind":"keyword"},{"text":" ","kind":"text"},{"text":"VHDLFile","kind":"identifier","preciseIdentifier":"s:11VHDLParsing8VHDLFileV"}]},"sections":[],"kind":"symbol","variants":[{"paths":["\/documentation\/vhdlmachines\/vhdlparsing\/vhdlfile"],"traits":[{"interfaceLanguage":"swift"}]}],"references":{"doc://VHDLMachines/documentation/VHDLMachines/VHDLParsing/VHDLFile":{"navigatorTitle":[{"text":"VHDLFile","kind":"identifier"}],"type":"topic","abstract":[{"text":"Add init from ","type":"text"},{"type":"codeVoice","code":"VHDL"},{"text":" representations.","type":"text"}],"fragments":[{"text":"extension","kind":"keyword"},{"text":" ","kind":"text"},{"text":"VHDLFile","preciseIdentifier":"s:11VHDLParsing8VHDLFileV","kind":"identifier"}],"url":"\/documentation\/vhdlmachines\/vhdlparsing\/vhdlfile","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing\/VHDLFile","title":"VHDLFile","kind":"symbol","role":"symbol"},"doc://VHDLMachines/documentation/VHDLMachines/VHDLParsing":{"title":"VHDLParsing","url":"\/documentation\/vhdlmachines\/vhdlparsing","abstract":[],"role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing","kind":"symbol"},"doc://VHDLMachines/documentation/VHDLMachines/MachineVHDLRepresentable":{"navigatorTitle":[{"kind":"identifier","text":"MachineVHDLRepresentable"}],"type":"topic","abstract":[{"type":"text","text":"Provide abstract "},{"type":"codeVoice","code":"VHDL"},{"text":" representation of a ","type":"text"},{"type":"reference","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine","isActive":true},{"text":".","type":"text"}],"fragments":[{"kind":"keyword","text":"protocol"},{"kind":"text","text":" "},{"kind":"identifier","text":"MachineVHDLRepresentable"}],"url":"\/documentation\/vhdlmachines\/machinevhdlrepresentable","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineVHDLRepresentable","title":"MachineVHDLRepresentable","kind":"symbol","role":"symbol"},"doc://VHDLMachines/documentation/VHDLMachines/VHDLParsing/VHDLFile/init(representation:)":{"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing\/VHDLFile\/init(representation:)","url":"\/documentation\/vhdlmachines\/vhdlparsing\/vhdlfile\/init(representation:)","fragments":[{"text":"init","kind":"identifier"},{"text":"<","kind":"text"},{"text":"T","kind":"genericParameter"},{"kind":"text","text":">("},{"kind":"externalParam","text":"representation"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"T"},{"kind":"text","text":")"}],"title":"init(representation:)","role":"symbol","kind":"symbol","abstract":[{"text":"Create the file from a ","type":"text"},{"isActive":true,"type":"reference","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineVHDLRepresentable"},{"text":".","type":"text"}],"type":"topic"},"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]}}}