QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 15:50:17 on Oct 19,2023
vcom -2008 -work internal/ModelSimContainer/work proj/src/MIPS_types.vhd internal/testpy/tb.vhd proj/src/MIPS_types.vhd proj/src/TopLevel/mem.vhd proj/src/TopLevel/MIPS_Processor.vhd proj/src/TopLevel/Multiplexers/NBit_4t1Mux.vhd proj/src/TopLevel/Multiplexers/NBit_2t1Mux.vhd proj/src/TopLevel/Multiplexers/32Bit_32t1Mux.vhd proj/src/TopLevel/RegisterFile/NBit_Register.vhd proj/src/TopLevel/RegisterFile/RegisterFile.vhd proj/src/TopLevel/RegisterFile/DFlipFlop.vhd proj/src/TopLevel/Decoders/5t32_Decoder.vhd proj/src/TopLevel/PC Register/PC_Register.vhd proj/src/TopLevel/Extender/16bit_Extender.vhd proj/src/TopLevel/Adder/FullAdder.vhd proj/src/TopLevel/Adder/NBit_LookAheadAdder.vhd proj/src/TopLevel/Adder/NBit_RippleAdder.vhd proj/src/TopLevel/Adder/NBit_AdderSubtracter.vhd proj/src/TopLevel/Control/Control.vhd proj/src/TopLevel/BarrelShifter/BarrelShifter.vhd proj/src/TopLevel/ALU/ALU_ControlUnit.vhd proj/src/TopLevel/ALU/ALU.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package MIPS_types
-- Compiling package body MIPS_types
-- Loading package MIPS_types
-- Loading package std_logic_textio
-- Loading package ENV
-- Compiling entity tb
-- Compiling architecture mixed of tb
** Warning: proj/src/MIPS_types.vhd(15): (vcom-1615) Existing package 'MIPS_types' at line 15 will be overwritten.
-- Compiling package MIPS_types
** Warning: proj/src/MIPS_types.vhd(31): (vcom-1615) Existing package body 'MIPS_types(body)' at line 31 will be overwritten.
-- Compiling package body MIPS_types
-- Loading package MIPS_types
-- Loading package NUMERIC_STD
-- Compiling entity mem
-- Compiling architecture rtl of mem
-- Loading package MIPS_types
-- Compiling entity MIPS_Processor
-- Compiling architecture structure of MIPS_Processor
-- Compiling entity NBit_4t1Mux
-- Compiling architecture Design of NBit_4t1Mux
-- Compiling entity NBit_2t1Mux
-- Compiling architecture Design of NBit_2t1Mux
-- Compiling entity Bit32_32t1Mux
-- Compiling architecture Design of Bit32_32t1Mux
-- Compiling entity NBit_Register
-- Compiling architecture Design of NBit_Register
-- Compiling entity RegisterFile
-- Compiling architecture Design of RegisterFile
-- Compiling entity DFF
-- Compiling architecture Design of DFF
-- Compiling entity Decoder_5t32
-- Compiling architecture Design of Decoder_5t32
-- Compiling entity PC_Register
** Warning: proj/src/TopLevel/PC Register/PC_Register.vhd(13): (vcom-1615) Existing architecture 'DFF(Design)' at proj/src/TopLevel/RegisterFile/DFlipFlop.vhd(13) will be overwritten.
-- Compiling architecture Design of DFF
-- Loading entity DFF
** Error: proj/src/TopLevel/PC Register/PC_Register.vhd(21): Signal [mode IN port] "InputD_In" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
** Error: proj/src/TopLevel/PC Register/PC_Register.vhd(32): Signal "s_OutputQ" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
** Note: proj/src/TopLevel/PC Register/PC_Register.vhd(33): VHDL Compiler exiting
End time: 15:50:17 on Oct 19,2023, Elapsed time: 0:00:00
Errors: 2, Warnings: 3
