0.7
2020.2
May 22 2024
18:54:44
/home/students/Verilog_lab/verilog_lab_basics_1/verilog_lab_basics_1.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
/home/students/Verilog_lab/verilog_lab_basics_1/verilog_lab_basics_1.srcs/sim_1/new/tb_add_4bit.v,1728442335,verilog,,,,tb_add_4bit,,,,,,,,
/home/students/Verilog_lab/verilog_lab_basics_1/verilog_lab_basics_1.srcs/sim_1/new/tb_count_no_of_1s.v,1728447057,verilog,,,,tb_count_no_of_1s,,,,,,,,
/home/students/Verilog_lab/verilog_lab_basics_1/verilog_lab_basics_1.srcs/sources_1/new/add_4bit.v,1728441902,verilog,,/home/students/Verilog_lab/verilog_lab_basics_1/verilog_lab_basics_1.srcs/sim_1/new/tb_add_4bit.v,,add_4bit,,,,,,,,
/home/students/Verilog_lab/verilog_lab_basics_1/verilog_lab_basics_1.srcs/sources_1/new/count_no_of_1s.v,1728447192,verilog,,/home/students/Verilog_lab/verilog_lab_basics_1/verilog_lab_basics_1.srcs/sim_1/new/tb_count_no_of_1s.v,,count_no_of_1s,,,,,,,,
