# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# A bookmarks file was found in the current directory with 1 bookmark
# Bookmark(s) were restored for window "Wave"
# do Lab8_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/ervin/OneDrive/Desktop/lab8_postavka/reg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:41:46 on Feb 01,2020
# vcom -reportprogress 300 -93 -work work C:/Users/ervin/OneDrive/Desktop/lab8_postavka/reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Reg
# -- Compiling architecture Behavioral of Reg
# End time: 18:41:46 on Feb 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ervin/OneDrive/Desktop/lab8_postavka/mux.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:41:46 on Feb 01,2020
# vcom -reportprogress 300 -93 -work work C:/Users/ervin/OneDrive/Desktop/lab8_postavka/mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux
# -- Compiling architecture Behavioral of mux
# End time: 18:41:46 on Feb 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ervin/OneDrive/Desktop/lab8_postavka/alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:41:46 on Feb 01,2020
# vcom -reportprogress 300 -93 -work work C:/Users/ervin/OneDrive/Desktop/lab8_postavka/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity alu
# -- Compiling architecture Behavioral of alu
# End time: 18:41:46 on Feb 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ervin/OneDrive/Desktop/lab8_postavka/cu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:41:46 on Feb 01,2020
# vcom -reportprogress 300 -93 -work work C:/Users/ervin/OneDrive/Desktop/lab8_postavka/cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cu
# -- Compiling architecture Behavioral of cu
# End time: 18:41:46 on Feb 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ervin/OneDrive/Desktop/lab8_postavka/cpu_top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:41:46 on Feb 01,2020
# vcom -reportprogress 300 -93 -work work C:/Users/ervin/OneDrive/Desktop/lab8_postavka/cpu_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cpu_top
# -- Compiling architecture Behavioral of cpu_top
# End time: 18:41:47 on Feb 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ervin/OneDrive/Desktop/lab8_postavka/CntReg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:41:47 on Feb 01,2020
# vcom -reportprogress 300 -93 -work work C:/Users/ervin/OneDrive/Desktop/lab8_postavka/CntReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CntReg
# -- Compiling architecture Behavioral of CntReg
# End time: 18:41:47 on Feb 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/ervin/OneDrive/Desktop/lab8_postavka/simulation/modelsim/cpu_top_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:41:47 on Feb 01,2020
# vcom -reportprogress 300 -93 -work work C:/Users/ervin/OneDrive/Desktop/lab8_postavka/simulation/modelsim/cpu_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cpu_top_tb
# -- Compiling architecture Behavioral of cpu_top_tb
# End time: 18:41:47 on Feb 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  cpu_top_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" cpu_top_tb 
# Start time: 18:41:47 on Feb 01,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.cpu_top_tb(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.cpu_top(behavioral)
# Loading work.reg(behavioral)
# Loading work.mux(behavioral)
# Loading work.alu(behavioral)
# Loading work.cu(behavioral)
# Loading work.cntreg(behavioral)
# Bookmark "bookmark0" already exists with that definition in window "Wave", ignoring
# A bookmarks file was found in the current directory with 1 bookmark
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_top_tb/uut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_top_tb/uut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_top_tb/uut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_top_tb/uut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_top_tb/uut/iALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /cpu_top_tb/uut/iALU
add wave -position end  sim:/cpu_top_tb/uut/R0/sREG
add wave -position end  sim:/cpu_top_tb/uut/R1/sREG
add wave -position end  sim:/cpu_top_tb/uut/R2/sREG
add wave -position end  sim:/cpu_top_tb/uut/R3/sREG
add wave -position end  sim:/cpu_top_tb/uut/iCU/currentState
restart
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_top_tb/uut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_top_tb/uut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_top_tb/uut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_top_tb/uut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_top_tb/uut/iALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /cpu_top_tb/uut/iALU
# End time: 18:43:49 on Feb 01,2020, Elapsed time: 0:02:02
# Errors: 0, Warnings: 12
