entity b01 is
port(
   line1: in bit;
   line2: in bit;
   reset: in bit;
   outp  : out bit;
   overflw : out bit;
   clock : in bit );
end b01;

architecture BEHAV of b01 is

	 signal a:integer:=0;
	 signal b:integer:=1;
	 signal c:integer:=2;
	 signal e:integer:=3;
	 signal f:integer:=4;
	 signal g:integer:=5;
	 signal wf0:integer:=6;
	 signal wf1:integer:=7;

begin
        process(clock,reset)

	variable stato: integer ; --Tirar range desta instruÃ§Ã£o

        begin
        if reset='1' then
		stato:=a;
		outp<='0';
		overflw<='0';
        elsif clock'event and clock='1' then
		case stato is
		when a =>
			if line1='1' and line2='1' then
				stato:=f;
			else
				stato:=b ;
			end if;
			outp <= line1 xor line2;
			overflw <= '0' ;
		when e =>
			if line1='1' and line2='1' then
				stato:=f;
			else
				stato:=b ;
			end if;
			outp <= line1 xor line2;
			overflw <= '1';
               when b   =>
                           if line1='1' and line2='1' then
                                          stato:=g ;
                           else
                                          stato:=c;
                           end if;
			outp <= line1 xor line2;
			overflw <= '0' ;
               when f   =>
                           if line1='1' or line2='1' then
                                          stato:=g;
                           else
                                          stato:=c;
                           end if;
			outp <= not(line1 xor line2);
			overflw <= '0' ;
               when c  =>
                           if line1='1' and line2='1' then
                                          stato:=wf1;
                           else
                                          stato:=wf0;
                           end if;
			outp <= line1 xor line2;
			overflw <= '0' ;
               when g  =>
                           if line1='1' or line2='1' then
                                          stato:=wf1;
                           else
                                          stato:=wf0;
                           end if;
			outp <= not(line1 xor line2);
			overflw <= '0' ;
               when wf0 =>
                           if line1='1' and line2='1' then
                                          stato:=e;
                           else
                                          stato:=a;
                           end if;
			outp <= line1 xor line2;
			overflw <= '0' ;
               when wf1 =>
                           if line1='1' or line2='1' then
                                          stato:=e;
                           else
                                          stato:=a;
                           end if;
			outp <= not(line1 xor line2);
			overflw <= '0' ;
              end case;
        end if;

	end process;
end BEHAV;
