Source Block: oh/eproto_rx/hdl/eproto_rx.v@98:108@HdlIdDef
   reg [31:0]     dstaddr_2;
   reg [1:0]      datamode_2;
   reg            write_2;
   reg            access_2;
   reg [31:0]     data_2;
   reg [31:0]     srcaddr_2;

   // Here we handle any alignment of the frame within an 8-cycle group,
   // though in theory frames should only start on rising edges??

   always @( posedge rxlclk_p ) begin

Diff Content:
+ 103    reg            stream_2;

Clone Blocks:
Clone Blocks 1:
oh/eproto_rx/hdl/eproto_rx.v@95:105

   reg            rxactive_2;
   reg [3:0]      ctrlmode_2;
   reg [31:0]     dstaddr_2;
   reg [1:0]      datamode_2;
   reg            write_2;
   reg            access_2;
   reg [31:0]     data_2;
   reg [31:0]     srcaddr_2;

   // Here we handle any alignment of the frame within an 8-cycle group,

Clone Blocks 2:
oh/eproto_rx/hdl/eproto_rx.v@96:106
   reg            rxactive_2;
   reg [3:0]      ctrlmode_2;
   reg [31:0]     dstaddr_2;
   reg [1:0]      datamode_2;
   reg            write_2;
   reg            access_2;
   reg [31:0]     data_2;
   reg [31:0]     srcaddr_2;

   // Here we handle any alignment of the frame within an 8-cycle group,
   // though in theory frames should only start on rising edges??

Clone Blocks 3:
oh/eproto_rx/hdl/eproto_rx.v@97:107
   reg [3:0]      ctrlmode_2;
   reg [31:0]     dstaddr_2;
   reg [1:0]      datamode_2;
   reg            write_2;
   reg            access_2;
   reg [31:0]     data_2;
   reg [31:0]     srcaddr_2;

   // Here we handle any alignment of the frame within an 8-cycle group,
   // though in theory frames should only start on rising edges??


