===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 39.0640 seconds

  ----Wall Time----  ----Name----
    4.8094 ( 12.3%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    4.0243 ( 10.3%)    Parse modules
    0.7562 (  1.9%)    Verify circuit
   20.4383 ( 52.3%)  'firrtl.circuit' Pipeline
    1.6242 (  4.2%)    'firrtl.module' Pipeline
    1.5104 (  3.9%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1137 (  0.3%)      LowerCHIRRTLPass
    0.1175 (  0.3%)    InferWidths
    0.9347 (  2.4%)    InferResets
    0.0518 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0926 (  0.2%)    WireDFT
    0.1001 (  0.3%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.8407 (  2.2%)    LowerFIRRTLTypes
    8.4601 ( 21.7%)    'firrtl.module' Pipeline
    0.9730 (  2.5%)      ExpandWhens
    0.0210 (  0.1%)      RemoveInvalid
    6.9908 ( 17.9%)      Canonicalizer
    0.4752 (  1.2%)      InferReadWrite
    0.6578 (  1.7%)    Inliner
    1.2695 (  3.2%)    IMConstProp
    0.0664 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0661 (  0.2%)    BlackBoxReader
    0.0661 (  0.2%)      (A) circt::firrtl::InstanceGraph
    5.0801 ( 13.0%)    'firrtl.module' Pipeline
    5.0801 ( 13.0%)      Canonicalizer
    0.5069 (  1.3%)    RemoveUnusedPorts
    0.0716 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.5345 (  1.4%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    4.2069 ( 10.8%)  LowerFIRRTLToHW
    0.0705 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    4.4025 ( 11.3%)  'hw.module' Pipeline
    0.9390 (  2.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.7948 (  7.2%)    Canonicalizer
    0.6687 (  1.7%)    HWCleanup
    0.8700 (  2.2%)  'hw.module' Pipeline
    0.0808 (  0.2%)    HWLegalizeModules
    0.7892 (  2.0%)    PrettifyVerilog
    4.1162 ( 10.5%)  ExportVerilog
    0.0025 (  0.0%)  Rest
   39.0640 (100.0%)  Total

{
  totalTime: 39.092,
  maxMemory: 749080576
}
