design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GRT_ADJUSTMENT,STD_CELL_LIBRARY,DIODE_INSERTION_STRATEGY
/home/m/Wishbone_VGA_controller/openlane/Wishbone_VGA_controller,Wishbone_VGA_controller,23_06_03_18_22,flow completed,0h28m45s0ms,0h4m53s0ms,399.7564935064935,4.928,79.9512987012987,0.09,5267.46,394,0,0,0,0,0,0,0,22,0,-1,-1,116654,4936,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,107706831.0,0.0,1.35,0.15,0.17,0.0,-1,935,1168,26,185,0,0,0,1012,31,12,28,73,82,114,34,128,81,106,16,1278,69228,0,70506,4846670.8416,-1,-1,-1,-1,-1,-1,-1,-1,-1,12.62,25.0,40.0,25,3,1,20,153.18,153.6,0.3,0.1,sky130_fd_sc_hd,10,AREA 0
