/*-
 * Copyright (c) 2025 Ruslan Bukin <br@bsdpad.com>
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 */

/* Data obtained from MX66UW1G45G XSPI driver by STMicroelectronics. */

#ifndef _DEV_MX66UW_MX66UW_REG_H_
#define _DEV_MX66UW_MX66UW_REG_H_

#define	MX66UW1G45G_BULK_ERASE_MAX_TIME			460000U
#define	MX66UW1G45G_BLOCK_ERASE_MAX_TIME		1000U
#define	MX66UW1G45G_BLOCK_4K_ERASE_MAX_TIME		400U
#define	MX66UW1G45G_WRITE_REG_MAX_TIME			40U
#define	MX66UW1G45G_RESET_MAX_TIME			100U
#define	MX66UW1G45G_AUTOPOLLING_INTERVAL_TIME		0x10U
				
#define	MX66UW1G45G_READ_CMD					0x03U
#define	MX66UW1G45G_FAST_READ_CMD				0x0BU
#define	MX66UW1G45G_PAGE_PROG_CMD				0x02U
#define	MX66UW1G45G_SECTOR_ERASE_4K_CMD				0x20U
#define	MX66UW1G45G_BLOCK_ERASE_64K_CMD				0xD8U
#define	MX66UW1G45G_BULK_ERASE_CMD				0x60U
				
#define	MX66UW1G45G_4_BYTE_ADDR_READ_CMD			0x13U
#define	MX66UW1G45G_4_BYTE_ADDR_FAST_READ_CMD			0x0CU
#define	MX66UW1G45G_4_BYTE_PAGE_PROG_CMD			0x12U
#define	MX66UW1G45G_4_BYTE_SECTOR_ERASE_4K_CMD			0x21U
#define	MX66UW1G45G_4_BYTE_BLOCK_ERASE_64K_CMD			0xDCU

#define	MX66UW1G45G_WRITE_ENABLE_CMD				0x06U
#define	MX66UW1G45G_WRITE_DISABLE_CMD				0x04U
#define	MX66UW1G45G_PROG_ERASE_SUSPEND_CMD			0xB0U
#define	MX66UW1G45G_PROG_ERASE_RESUME_CMD			0x30U
#define	MX66UW1G45G_ENTER_DEEP_POWER_DOWN_CMD			0xB9U
#define	MX66UW1G45G_RELEASE_DEEP_POWER_DOWN_CMD			0xABU
#define	MX66UW1G45G_SET_BURST_LENGTH_CMD			0xC0U
#define	MX66UW1G45G_ENTER_SECURED_OTP_CMD			0xB1U
#define	MX66UW1G45G_EXIT_SECURED_OTP_CMD			0xC1U
				
#define	MX66UW1G45G_NOP_CMD					0x00U
#define	MX66UW1G45G_RESET_ENABLE_CMD				0x66U
#define	MX66UW1G45G_RESET_MEMORY_CMD				0x99U
				
#define	MX66UW1G45G_READ_ID_CMD					0x9FU
#define	MX66UW1G45G_READ_SERIAL_FLASH_DISCO_PARAM_CMD		0x5AU
#define	MX66UW1G45G_READ_STATUS_REG_CMD				0x05U
#define	MX66UW1G45G_READ_CFG_REG_CMD				0x15U
#define	MX66UW1G45G_WRITE_STATUS_REG_CMD			0x01U
#define	MX66UW1G45G_READ_CFG_REG2_CMD				0x71U
#define	MX66UW1G45G_WRITE_CFG_REG2_CMD				0x72U
#define	MX66UW1G45G_READ_FAST_BOOT_REG_CMD			0x16U
#define	MX66UW1G45G_WRITE_FAST_BOOT_REG_CMD			0x17U
#define	MX66UW1G45G_ERASE_FAST_BOOT_REG_CMD			0x18U
#define	MX66UW1G45G_READ_SECURITY_REG_CMD			0x2BU
#define	MX66UW1G45G_WRITE_SECURITY_REG_CMD			0x2FU
#define	MX66UW1G45G_READ_LOCK_REG_CMD				0x2DU
#define	MX66UW1G45G_WRITE_LOCK_REG_CMD				0x2CU

#define	MX66UW1G45G_READ_DPB_REG_CMD				0xE0U
#define	MX66UW1G45G_WRITE_DPB_REG_CMD				0xE1U
#define	MX66UW1G45G_READ_SPB_STATUS_CMD				0xE2U
#define	MX66UW1G45G_WRITE_SPB_BIT_CMD				0xE3U
#define	MX66UW1G45G_ERASE_ALL_SPB_CMD				0xE4U
#define	MX66UW1G45G_WRITE_PROTECT_SEL_CMD			0x68U
#define	MX66UW1G45G_GANG_BLOCK_LOCK_CMD				0x7EU
#define	MX66UW1G45G_GANG_BLOCK_UNLOCK_CMD			0x98U
#define	MX66UW1G45G_READ_PASSWORD_REGISTER_CMD			0x27U
#define	MX66UW1G45G_WRITE_PASSWORD_REGISTER_CMD			0x28U
#define	MX66UW1G45G_PASSWORD_UNLOCK_CMD				0x29U

#define	MX66UW1G45G_OCTA_READ_CMD				0xEC13U
#define	MX66UW1G45G_OCTA_READ_DTR_CMD				0xEE11U
#define	MX66UW1G45G_OCTA_PAGE_PROG_CMD				0x12EDU
#define	MX66UW1G45G_OCTA_SECTOR_ERASE_4K_CMD			0x21DEU
#define	MX66UW1G45G_OCTA_BLOCK_ERASE_64K_CMD			0xDC23U
#define	MX66UW1G45G_OCTA_BULK_ERASE_CMD				0x609FU

#define	MX66UW1G45G_OCTA_WRITE_ENABLE_CMD			0x06F9U
#define	MX66UW1G45G_OCTA_WRITE_DISABLE_CMD			0x04FBU
#define	MX66UW1G45G_OCTA_PROG_ERASE_SUSPEND_CMD			0xB04FU
#define	MX66UW1G45G_OCTA_PROG_ERASE_RESUME_CMD			0x30CFU
#define	MX66UW1G45G_OCTA_ENTER_DEEP_POWER_DOWN_CMD		0xB946U
#define	MX66UW1G45G_OCTA_RELEASE_DEEP_POWER_DOWN_CMD		0xAB54U
#define	MX66UW1G45G_OCTA_SET_BURST_LENGTH_CMD			0xC03FU
#define	MX66UW1G45G_OCTA_ENTER_SECURED_OTP_CMD			0xB14EU
#define	MX66UW1G45G_OCTA_EXIT_SECURED_OTP_CMD			0xC13EU
				
#define	MX66UW1G45G_OCTA_NOP_CMD				0x00FFU
#define	MX66UW1G45G_OCTA_RESET_ENABLE_CMD			0x6699U
#define	MX66UW1G45G_OCTA_RESET_MEMORY_CMD			0x9966U
				
#define	MX66UW1G45G_OCTA_READ_ID_CMD				0x9F60U
#define	MX66UW1G45G_OCTA_READ_SERIAL_FLASH_DISCO_PARAM_CMD	0x5AA5U
#define	MX66UW1G45G_OCTA_READ_STATUS_REG_CMD			0x05FAU
#define	MX66UW1G45G_OCTA_READ_CFG_REG_CMD			0x15EAU
#define	MX66UW1G45G_OCTA_WRITE_STATUS_REG_CMD			0x01FEU
#define	MX66UW1G45G_OCTA_READ_CFG_REG2_CMD			0x718EU
#define	MX66UW1G45G_OCTA_WRITE_CFG_REG2_CMD			0x728DU
#define	MX66UW1G45G_OCTA_READ_FAST_BOOT_REG_CMD			0x16E9U
#define	MX66UW1G45G_OCTA_WRITE_FAST_BOOT_REG_CMD		0x17E8U
#define	MX66UW1G45G_OCTA_ERASE_FAST_BOOT_REG_CMD		0x18E7U
#define	MX66UW1G45G_OCTA_READ_SECURITY_REG_CMD			0x2BD4U
#define	MX66UW1G45G_OCTA_WRITE_SECURITY_REG_CMD			0x2FD0U
#define	MX66UW1G45G_OCTA_READ_LOCK_REG_CMD			0x2DD2U
#define	MX66UW1G45G_OCTA_WRITE_LOCK_REG_CMD			0x2CD3U
#define	MX66UW1G45G_OCTA_READ_DPB_REG_CMD			0xE01FU
#define	MX66UW1G45G_OCTA_WRITE_DPB_REG_CMD			0xE11EU
#define	MX66UW1G45G_OCTA_READ_SPB_STATUS_CMD			0xE21DU
#define	MX66UW1G45G_OCTA_WRITE_SPB_BIT_CMD			0xE31CU
#define	MX66UW1G45G_OCTA_ERASE_ALL_SPB_CMD			0xE41BU
#define	MX66UW1G45G_OCTA_WRITE_PROTECT_SEL_CMD			0x6897U
#define	MX66UW1G45G_OCTA_GANG_BLOCK_LOCK_CMD			0x7E81U
#define	MX66UW1G45G_OCTA_GANG_BLOCK_UNLOCK_CMD			0x9867U
#define	MX66UW1G45G_OCTA_READ_PASSWORD_REGISTER_CMD		0x27D8U
#define	MX66UW1G45G_OCTA_WRITE_PASSWORD_REGISTER_CMD		0x28D7U
#define	MX66UW1G45G_OCTA_PASSWORD_UNLOCK_CMD			0x29D6U
				
#define	MX66UW1G45G_SR_WIP			0x01U
#define	MX66UW1G45G_SR_WEL			0x02U
#define	MX66UW1G45G_SR_PB			0x3CU

#define	MX66UW1G45G_CR1_ODS			0x07U
#define	MX66UW1G45G_CR1_TB			0x08U
#define	MX66UW1G45G_CR1_PBE			0x10U
#define	MX66UW1G45G_CR2_REG1_ADDR		0x00000000U
#define	MX66UW1G45G_CR2_SOPI			0x01U
#define	MX66UW1G45G_CR2_DOPI			0x02U
#define	MX66UW1G45G_CR2_REG2_ADDR		0x00000200U
#define	MX66UW1G45G_CR2_DQSPRC			0x01U
#define	MX66UW1G45G_CR2_DOS			0x02U
#define	MX66UW1G45G_CR2_REG3_ADDR		0x00000300U
#define	MX66UW1G45G_CR2_DC			0x07U
#define	MX66UW1G45G_CR2_DC_20_CYCLES		0x00U
#define	MX66UW1G45G_CR2_DC_18_CYCLES		0x01U
#define	MX66UW1G45G_CR2_DC_16_CYCLES		0x02U
#define	MX66UW1G45G_CR2_DC_14_CYCLES		0x03U
#define	MX66UW1G45G_CR2_DC_12_CYCLES		0x04U
#define	MX66UW1G45G_CR2_DC_10_CYCLES		0x05U
#define	MX66UW1G45G_CR2_DC_8_CYCLES		0x06U
#define	MX66UW1G45G_CR2_DC_6_CYCLES		0x07U
#define	MX66UW1G45G_CR2_REG4_ADDR		0x00000500U
#define	MX66UW1G45G_CR2_PPTSEL			0x01U
#define	MX66UW1G45G_CR2_REG5_ADDR		0x40000000U
#define	MX66UW1G45G_CR2_DEFSOPI			0x01U
#define	MX66UW1G45G_CR2_DEFDOPI			0x02U
				
#define	MX66UW1G45G_SECR_SOI			0x01U
#define	MX66UW1G45G_SECR_LDSO			0x02U
#define	MX66UW1G45G_SECR_PSB			0x04U
#define	MX66UW1G45G_SECR_ESB			0x08U
#define	MX66UW1G45G_SECR_P_FAIL			0x20U
#define	MX66UW1G45G_SECR_E_FAIL			0x40U
#define	MX66UW1G45G_SECR_WPSEL			0x80U

#endif /* !_DEV_MX66UW_MX66UW_REG_H_ */
