Project Information          g:\polytekh\max+plusii\lab19\vhdl\videomemory.rpt

MAX+plus II Compiler Report File
Version 10.2 07/10/2002
Compiled: 09/23/2013 11:07:33

Copyright (C) 1988-2002 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


VIDEOMEMORY


** DEVICE SUMMARY **

Chip/                     Input Output Bidir  Memory  Memory  			 LCs
POF       Device          Pins  Pins   Pins   Bits % Utilized  LCs  % Utilized

videomemory
      EPF10K10LC84-3       18     0      24   0         0  %    84       14 %

User Pins:                 18     0      24 



Project Information          g:\polytekh\max+plusii\lab19\vhdl\videomemory.rpt

** FILE HIERARCHY **



|mux8x2:vm_mux|
|mem8x8:vm_mem8x8|
|mem8x8:vm_mem8x8|mem8:mm0|
|mem8x8:vm_mem8x8|mem8:mm0|aa5dff:dff0|
|mem8x8:vm_mem8x8|mem8:mm0|aa5dff:dff1|
|mem8x8:vm_mem8x8|mem8:mm0|aa5dff:dff2|
|mem8x8:vm_mem8x8|mem8:mm0|aa5dff:dff3|
|mem8x8:vm_mem8x8|mem8:mm0|aa5dff:dff4|
|mem8x8:vm_mem8x8|mem8:mm0|aa5dff:dff5|
|mem8x8:vm_mem8x8|mem8:mm0|aa5dff:dff6|
|mem8x8:vm_mem8x8|mem8:mm0|aa5dff:dff7|
|mem8x8:vm_mem8x8|mem8:mm1|
|mem8x8:vm_mem8x8|mem8:mm1|aa5dff:dff0|
|mem8x8:vm_mem8x8|mem8:mm1|aa5dff:dff1|
|mem8x8:vm_mem8x8|mem8:mm1|aa5dff:dff2|
|mem8x8:vm_mem8x8|mem8:mm1|aa5dff:dff3|
|mem8x8:vm_mem8x8|mem8:mm1|aa5dff:dff4|
|mem8x8:vm_mem8x8|mem8:mm1|aa5dff:dff5|
|mem8x8:vm_mem8x8|mem8:mm1|aa5dff:dff6|
|mem8x8:vm_mem8x8|mem8:mm1|aa5dff:dff7|
|mem8x8:vm_mem8x8|mem8:mm2|
|mem8x8:vm_mem8x8|mem8:mm2|aa5dff:dff0|
|mem8x8:vm_mem8x8|mem8:mm2|aa5dff:dff1|
|mem8x8:vm_mem8x8|mem8:mm2|aa5dff:dff2|
|mem8x8:vm_mem8x8|mem8:mm2|aa5dff:dff3|
|mem8x8:vm_mem8x8|mem8:mm2|aa5dff:dff4|
|mem8x8:vm_mem8x8|mem8:mm2|aa5dff:dff5|
|mem8x8:vm_mem8x8|mem8:mm2|aa5dff:dff6|
|mem8x8:vm_mem8x8|mem8:mm2|aa5dff:dff7|
|mem8x8:vm_mem8x8|mem8:mm3|
|mem8x8:vm_mem8x8|mem8:mm3|aa5dff:dff0|
|mem8x8:vm_mem8x8|mem8:mm3|aa5dff:dff1|
|mem8x8:vm_mem8x8|mem8:mm3|aa5dff:dff2|
|mem8x8:vm_mem8x8|mem8:mm3|aa5dff:dff3|
|mem8x8:vm_mem8x8|mem8:mm3|aa5dff:dff4|
|mem8x8:vm_mem8x8|mem8:mm3|aa5dff:dff5|
|mem8x8:vm_mem8x8|mem8:mm3|aa5dff:dff6|
|mem8x8:vm_mem8x8|mem8:mm3|aa5dff:dff7|
|mem8x8:vm_mem8x8|mem8:mm4|
|mem8x8:vm_mem8x8|mem8:mm4|aa5dff:dff0|
|mem8x8:vm_mem8x8|mem8:mm4|aa5dff:dff1|
|mem8x8:vm_mem8x8|mem8:mm4|aa5dff:dff2|
|mem8x8:vm_mem8x8|mem8:mm4|aa5dff:dff3|
|mem8x8:vm_mem8x8|mem8:mm4|aa5dff:dff4|
|mem8x8:vm_mem8x8|mem8:mm4|aa5dff:dff5|
|mem8x8:vm_mem8x8|mem8:mm4|aa5dff:dff6|
|mem8x8:vm_mem8x8|mem8:mm4|aa5dff:dff7|
|mem8x8:vm_mem8x8|mem8:mm5|
|mem8x8:vm_mem8x8|mem8:mm5|aa5dff:dff0|
|mem8x8:vm_mem8x8|mem8:mm5|aa5dff:dff1|
|mem8x8:vm_mem8x8|mem8:mm5|aa5dff:dff2|
|mem8x8:vm_mem8x8|mem8:mm5|aa5dff:dff3|
|mem8x8:vm_mem8x8|mem8:mm5|aa5dff:dff4|
|mem8x8:vm_mem8x8|mem8:mm5|aa5dff:dff5|
|mem8x8:vm_mem8x8|mem8:mm5|aa5dff:dff6|
|mem8x8:vm_mem8x8|mem8:mm5|aa5dff:dff7|
|mem8x8:vm_mem8x8|mem8:mm6|
|mem8x8:vm_mem8x8|mem8:mm6|aa5dff:dff0|
|mem8x8:vm_mem8x8|mem8:mm6|aa5dff:dff1|
|mem8x8:vm_mem8x8|mem8:mm6|aa5dff:dff2|
|mem8x8:vm_mem8x8|mem8:mm6|aa5dff:dff3|
|mem8x8:vm_mem8x8|mem8:mm6|aa5dff:dff4|
|mem8x8:vm_mem8x8|mem8:mm6|aa5dff:dff5|
|mem8x8:vm_mem8x8|mem8:mm6|aa5dff:dff6|
|mem8x8:vm_mem8x8|mem8:mm6|aa5dff:dff7|
|mem8x8:vm_mem8x8|mem8:mm7|
|mem8x8:vm_mem8x8|mem8:mm7|aa5dff:dff0|
|mem8x8:vm_mem8x8|mem8:mm7|aa5dff:dff1|
|mem8x8:vm_mem8x8|mem8:mm7|aa5dff:dff2|
|mem8x8:vm_mem8x8|mem8:mm7|aa5dff:dff3|
|mem8x8:vm_mem8x8|mem8:mm7|aa5dff:dff4|
|mem8x8:vm_mem8x8|mem8:mm7|aa5dff:dff5|
|mem8x8:vm_mem8x8|mem8:mm7|aa5dff:dff6|
|mem8x8:vm_mem8x8|mem8:mm7|aa5dff:dff7|
|comp8:vm_comp|
|counter:vm_counter|
|rstrigger:vm_rs1|
|aa5and2:vm_and|
|rstrigger:vm_rs2|


Device-Specific Information: g:\polytekh\max+plusii\lab19\vhdl\videomemory.rpt
videomemory

***** Logic for device 'videomemory' compiled without errors.




Device: EPF10K10LC84-3

FLEX 10K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f

                                                                         ^     
                                                                         C     
                R        R  R  R  R     R                 R     R  R     O     
                E        E  E  E  E     E                 E     E  E     N     
                S        S  S  S  S  V  S              G  S     S  S     F     
                E  Q     E  E  E  E  C  E              N  E     E  E     _  ^  
                R  U     R  R  R  R  C  R  K     K     D  R     R  R  #  D  n  
                V  E  G  V  V  V  V  I  V  K  C  K     I  V     V  V  T  O  C  
                E  R  E  E  E  E  E  N  E  S  L  S  D  N  E  D  E  E  C  N  E  
                D  Y  T  D  D  D  D  T  D  6  K  7  4  T  D  3  D  D  K  E  O  
              -----------------------------------------------------------------_ 
            /  11 10  9  8  7  6  5  4  3  2  1 84 83 82 81 80 79 78 77 76 75   | 
    ^DATA0 | 12                                                              74 | #TDO 
     ^DCLK | 13                                                              73 | MT_Q0 
      ^nCE | 14                                                              72 | Q3 
      #TDI | 15                                                              71 | MT_Q4 
        Q7 | 16                                                              70 | MT_Q7 
        Q4 | 17                                                              69 | MT_Q3 
        D7 | 18                                                              68 | GNDINT 
        Q0 | 19                                                              67 | MT_Q5 
    VCCINT | 20                                                              66 | MT_Q6 
        D1 | 21                                                              65 | Q5 
     MT_Q1 | 22                        EPF10K10LC84-3                        64 | Q1 
        D5 | 23                                                              63 | VCCINT 
        D6 | 24                                                              62 | MT_Q2 
        Q6 | 25                                                              61 | T_S2 
    GNDINT | 26                                                              60 | T_C3 
      T_C2 | 27                                                              59 | Q2 
    T_OVER | 28                                                              58 | SYNCHRO 
      T_T1 | 29                                                              57 | #TMS 
      T_C1 | 30                                                              56 | #TRST 
    ^MSEL0 | 31                                                              55 | ^nSTATUS 
    ^MSEL1 | 32                                                              54 | D0 
           |_  33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53  _| 
             ------------------------------------------------------------------ 
                V  ^  R  D  R  R  R  V  G  K  K  K  V  G  R  R  K  R  R  K  K  
                C  n  E  2  E  E  E  C  N  K  K  K  C  N  E  E  K  E  E  K  K  
                C  C  S     S  S  S  C  D  S  S  S  C  D  S  S  S  S  S  S  S  
                I  O  E     E  E  E  I  I  5  2  0  I  I  E  E  4  E  E  1  3  
                N  N  R     R  R  R  N  N           N  N  R  R     R  R        
                T  F  V     V  V  V  T  T           T  T  V  V     V  V        
                   I  E     E  E  E                       E  E     E  E        
                   G  D     D  D  D                       D  D     D  D        
                                                                               
                                                                               


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GNDINT = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GNDIO = Dedicated ground pin, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information: g:\polytekh\max+plusii\lab19\vhdl\videomemory.rpt
videomemory

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
A3       8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       1/22(  4%)   
A6       8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       1/22(  4%)   
A8       8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       1/22(  4%)   
A16      6/ 8( 75%)   2/ 8( 25%)   4/ 8( 50%)    0/2    0/2      13/22( 59%)   
A19      8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       1/22(  4%)   
B2       8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       1/22(  4%)   
B13      8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       1/22(  4%)   
B14      6/ 8( 75%)   1/ 8( 12%)   3/ 8( 37%)    0/2    0/2      14/22( 63%)   
B24      8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       1/22(  4%)   
C1       2/ 8( 25%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       3/22( 13%)   
C4       1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       3/22( 13%)   
C9       4/ 8( 50%)   0/ 8(  0%)   4/ 8( 50%)    1/2    1/2       5/22( 22%)   
C23      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       2/22(  9%)   
C24      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2       1/22(  4%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect


Total dedicated input pins used:                 6/6      (100%)
Total I/O pins used:                            36/53     ( 67%)
Total logic cells used:                         84/576    ( 14%)
Total embedded cells used:                       0/24     (  0%)
Total EABs used:                                 0/3      (  0%)
Average fan-in:                                 1.50/4    ( 37%)
Total fan-in:                                 126/2304    (  5%)

Total input pins required:                      18
Total input I/O cell registers required:         0
Total output pins required:                      0
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:              24
Total reserved pins required                     0
Total logic cells required:                     84
Total flipflops required:                       68
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0

Synthesized logic cells:                         4/ 576   (  0%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  EA  13  14  15  16  17  18  19  20  21  22  23  24  Total(LC/EC)
 A:      0   0   8   0   0   8   0   8   0   0   0   0   0   0   0   0   6   0   0   8   0   0   0   0   0     38/0  
 B:      0   8   0   0   0   0   0   0   0   0   0   0   0   8   6   0   0   0   0   0   0   0   0   0   8     30/0  
 C:      2   0   0   1   0   0   0   0   4   0   0   0   0   0   0   0   0   0   0   0   0   0   0   1   8     16/0  

Total:   2   8   8   1   0   8   0   8   4   0   0   0   0   8   6   0   6   0   0   8   0   0   0   1  16     84/0  



Device-Specific Information: g:\polytekh\max+plusii\lab19\vhdl\videomemory.rpt
videomemory

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   1      -     -    -    --      INPUT  G             0    0    0    0  CLK
  54      -     -    -    21      INPUT                0    0    0    1  D0
  21      -     -    B    --      INPUT                0    0    0    1  D1
  36      -     -    -    07      INPUT                0    0    0    1  D2
  80      -     -    -    23      INPUT                0    0    0    1  D3
  83      -     -    -    13      INPUT                0    0    0    1  D4
  23      -     -    B    --      INPUT                0    0    0    1  D5
  24      -     -    B    --      INPUT                0    0    0    1  D6
  18      -     -    A    --      INPUT                0    0    0    1  D7
   9      -     -    -    02      BIDIR                0    1    0    8  GET
  44      -     -    -    --      INPUT                0    0    0    1  KKS0
  52      -     -    -    19      INPUT                0    0    0    1  KKS1
  43      -     -    -    --      INPUT                0    0    0    1  KKS2
  53      -     -    -    20      INPUT                0    0    0    1  KKS3
  49      -     -    -    16      INPUT                0    0    0    1  KKS4
  42      -     -    -    --      INPUT                0    0    0    1  KKS5
   2      -     -    -    --      INPUT                0    0    0    1  KKS6
  84      -     -    -    --      INPUT                0    0    0    1  KKS7
  73      -     -    A    --      BIDIR                0    1    0    1  MT_Q0
  22      -     -    B    --      BIDIR                0    1    0    1  MT_Q1
  62      -     -    C    --      BIDIR                0    1    0    1  MT_Q2
  69      -     -    A    --      BIDIR                0    1    0    1  MT_Q3
  71      -     -    A    --      BIDIR                0    1    0    1  MT_Q4
  67      -     -    B    --      BIDIR                0    1    0    1  MT_Q5
  66      -     -    B    --      BIDIR                0    1    0    1  MT_Q6
  70      -     -    A    --      BIDIR                0    1    0    1  MT_Q7
  10      -     -    -    01      INPUT                0    0    0    1  QUERY
  19      -     -    A    --      BIDIR                0    1    0    2  Q0
  64      -     -    B    --      BIDIR                0    1    0    2  Q1
  59      -     -    C    --      BIDIR                0    1    0    2  Q2
  72      -     -    A    --      BIDIR                0    1    0    2  Q3
  17      -     -    A    --      BIDIR                0    1    0    2  Q4
  65      -     -    B    --      BIDIR                0    1    0    2  Q5
  25      -     -    B    --      BIDIR                0    1    0    2  Q6
  16      -     -    A    --      BIDIR                0    1    0    2  Q7
  58      -     -    C    --      BIDIR                0    1    0    5  SYNCHRO
  30      -     -    C    --      BIDIR                0    1    0    4  T_C1
  27      -     -    C    --      BIDIR                0    1    0    3  T_C2
  60      -     -    C    --      BIDIR                0    1    0    2  T_C3
  28      -     -    C    --      BIDIR                0    1    0    3  T_OVER
  61      -     -    C    --      BIDIR                0    1    0    1  T_S2
  29      -     -    C    --      BIDIR                0    1    0    1  T_T1


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information: g:\polytekh\max+plusii\lab19\vhdl\videomemory.rpt
videomemory

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   9      -     -    -    02        TRI                0    1    0    8  GET
  73      -     -    A    --        TRI                0    1    0    1  MT_Q0
  22      -     -    B    --        TRI                0    1    0    1  MT_Q1
  62      -     -    C    --        TRI                0    1    0    1  MT_Q2
  69      -     -    A    --        TRI                0    1    0    1  MT_Q3
  71      -     -    A    --        TRI                0    1    0    1  MT_Q4
  67      -     -    B    --        TRI                0    1    0    1  MT_Q5
  66      -     -    B    --        TRI                0    1    0    1  MT_Q6
  70      -     -    A    --        TRI                0    1    0    1  MT_Q7
  19      -     -    A    --        TRI                0    1    0    2  Q0
  64      -     -    B    --        TRI                0    1    0    2  Q1
  59      -     -    C    --        TRI                0    1    0    2  Q2
  72      -     -    A    --        TRI                0    1    0    2  Q3
  17      -     -    A    --        TRI                0    1    0    2  Q4
  65      -     -    B    --        TRI                0    1    0    2  Q5
  25      -     -    B    --        TRI                0    1    0    2  Q6
  16      -     -    A    --        TRI                0    1    0    2  Q7
  58      -     -    C    --        TRI                0    1    0    5  SYNCHRO
  30      -     -    C    --        TRI                0    1    0    4  T_C1
  27      -     -    C    --        TRI                0    1    0    3  T_C2
  60      -     -    C    --        TRI                0    1    0    2  T_C3
  28      -     -    C    --        TRI                0    1    0    3  T_OVER
  61      -     -    C    --        TRI                0    1    0    1  T_S2
  29      -     -    C    --        TRI                0    1    0    1  T_T1


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information: g:\polytekh\max+plusii\lab19\vhdl\videomemory.rpt
videomemory

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      3     -    C    23       AND2                0    2    1    0  |aa5and2:vm_and|:10
   -      4     -    B    14        OR2    s           2    2    0    1  |comp8:vm_comp|~82~1
   -      4     -    A    16        OR2    s           2    2    0    1  |comp8:vm_comp|~82~2
   -      5     -    B    14        OR2    s           2    2    0    1  |comp8:vm_comp|~82~3
   -      7     -    A    16        OR2    s           2    2    0    1  |comp8:vm_comp|~82~4
   -      6     -    B    14       AND2                0    4    1    0  |comp8:vm_comp|:82
   -      7     -    C    09       DFFE   +            0    2    1    0  |counter:vm_counter|Q1S (|counter:vm_counter|:7)
   -      1     -    C    09       DFFE   +            0    3    1    0  |counter:vm_counter|Q2S (|counter:vm_counter|:8)
   -      4     -    C    09       DFFE   +            0    4    1    0  |counter:vm_counter|Q3S (|counter:vm_counter|:9)
   -      3     -    C    09       DFFE   +            0    5    1    0  |counter:vm_counter|OVS (|counter:vm_counter|:10)
   -      1     -    A    08       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm0|aa5dff:dff0|QS (|mem8x8:vm_mem8x8|mem8:mm0|aa5dff:dff0|:4)
   -      1     -    B    13       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm0|aa5dff:dff1|QS (|mem8x8:vm_mem8x8|mem8:mm0|aa5dff:dff1|:4)
   -      1     -    C    24       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm0|aa5dff:dff2|QS (|mem8x8:vm_mem8x8|mem8:mm0|aa5dff:dff2|:4)
   -      1     -    A    19       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm0|aa5dff:dff3|QS (|mem8x8:vm_mem8x8|mem8:mm0|aa5dff:dff3|:4)
   -      1     -    A    03       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm0|aa5dff:dff4|QS (|mem8x8:vm_mem8x8|mem8:mm0|aa5dff:dff4|:4)
   -      1     -    B    24       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm0|aa5dff:dff5|QS (|mem8x8:vm_mem8x8|mem8:mm0|aa5dff:dff5|:4)
   -      1     -    B    02       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm0|aa5dff:dff6|QS (|mem8x8:vm_mem8x8|mem8:mm0|aa5dff:dff6|:4)
   -      2     -    A    06       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm0|aa5dff:dff7|QS (|mem8x8:vm_mem8x8|mem8:mm0|aa5dff:dff7|:4)
   -      2     -    A    08       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm1|aa5dff:dff0|QS (|mem8x8:vm_mem8x8|mem8:mm1|aa5dff:dff0|:4)
   -      2     -    B    13       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm1|aa5dff:dff1|QS (|mem8x8:vm_mem8x8|mem8:mm1|aa5dff:dff1|:4)
   -      2     -    C    24       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm1|aa5dff:dff2|QS (|mem8x8:vm_mem8x8|mem8:mm1|aa5dff:dff2|:4)
   -      2     -    A    19       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm1|aa5dff:dff3|QS (|mem8x8:vm_mem8x8|mem8:mm1|aa5dff:dff3|:4)
   -      2     -    A    03       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm1|aa5dff:dff4|QS (|mem8x8:vm_mem8x8|mem8:mm1|aa5dff:dff4|:4)
   -      2     -    B    24       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm1|aa5dff:dff5|QS (|mem8x8:vm_mem8x8|mem8:mm1|aa5dff:dff5|:4)
   -      2     -    B    02       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm1|aa5dff:dff6|QS (|mem8x8:vm_mem8x8|mem8:mm1|aa5dff:dff6|:4)
   -      3     -    A    06       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm1|aa5dff:dff7|QS (|mem8x8:vm_mem8x8|mem8:mm1|aa5dff:dff7|:4)
   -      3     -    A    08       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm2|aa5dff:dff0|QS (|mem8x8:vm_mem8x8|mem8:mm2|aa5dff:dff0|:4)
   -      3     -    B    13       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm2|aa5dff:dff1|QS (|mem8x8:vm_mem8x8|mem8:mm2|aa5dff:dff1|:4)
   -      3     -    C    24       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm2|aa5dff:dff2|QS (|mem8x8:vm_mem8x8|mem8:mm2|aa5dff:dff2|:4)
   -      4     -    A    19       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm2|aa5dff:dff3|QS (|mem8x8:vm_mem8x8|mem8:mm2|aa5dff:dff3|:4)
   -      4     -    A    03       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm2|aa5dff:dff4|QS (|mem8x8:vm_mem8x8|mem8:mm2|aa5dff:dff4|:4)
   -      3     -    B    24       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm2|aa5dff:dff5|QS (|mem8x8:vm_mem8x8|mem8:mm2|aa5dff:dff5|:4)
   -      3     -    B    02       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm2|aa5dff:dff6|QS (|mem8x8:vm_mem8x8|mem8:mm2|aa5dff:dff6|:4)
   -      4     -    A    06       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm2|aa5dff:dff7|QS (|mem8x8:vm_mem8x8|mem8:mm2|aa5dff:dff7|:4)
   -      4     -    A    08       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm3|aa5dff:dff0|QS (|mem8x8:vm_mem8x8|mem8:mm3|aa5dff:dff0|:4)
   -      4     -    B    13       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm3|aa5dff:dff1|QS (|mem8x8:vm_mem8x8|mem8:mm3|aa5dff:dff1|:4)
   -      4     -    C    24       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm3|aa5dff:dff2|QS (|mem8x8:vm_mem8x8|mem8:mm3|aa5dff:dff2|:4)
   -      5     -    A    19       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm3|aa5dff:dff3|QS (|mem8x8:vm_mem8x8|mem8:mm3|aa5dff:dff3|:4)
   -      5     -    A    03       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm3|aa5dff:dff4|QS (|mem8x8:vm_mem8x8|mem8:mm3|aa5dff:dff4|:4)
   -      4     -    B    24       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm3|aa5dff:dff5|QS (|mem8x8:vm_mem8x8|mem8:mm3|aa5dff:dff5|:4)
   -      4     -    B    02       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm3|aa5dff:dff6|QS (|mem8x8:vm_mem8x8|mem8:mm3|aa5dff:dff6|:4)
   -      5     -    A    06       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm3|aa5dff:dff7|QS (|mem8x8:vm_mem8x8|mem8:mm3|aa5dff:dff7|:4)
   -      5     -    A    08       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm4|aa5dff:dff0|QS (|mem8x8:vm_mem8x8|mem8:mm4|aa5dff:dff0|:4)
   -      5     -    B    13       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm4|aa5dff:dff1|QS (|mem8x8:vm_mem8x8|mem8:mm4|aa5dff:dff1|:4)
   -      5     -    C    24       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm4|aa5dff:dff2|QS (|mem8x8:vm_mem8x8|mem8:mm4|aa5dff:dff2|:4)
   -      6     -    A    19       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm4|aa5dff:dff3|QS (|mem8x8:vm_mem8x8|mem8:mm4|aa5dff:dff3|:4)
   -      6     -    A    03       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm4|aa5dff:dff4|QS (|mem8x8:vm_mem8x8|mem8:mm4|aa5dff:dff4|:4)
   -      5     -    B    24       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm4|aa5dff:dff5|QS (|mem8x8:vm_mem8x8|mem8:mm4|aa5dff:dff5|:4)
   -      5     -    B    02       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm4|aa5dff:dff6|QS (|mem8x8:vm_mem8x8|mem8:mm4|aa5dff:dff6|:4)
   -      6     -    A    06       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm4|aa5dff:dff7|QS (|mem8x8:vm_mem8x8|mem8:mm4|aa5dff:dff7|:4)
   -      6     -    A    08       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm5|aa5dff:dff0|QS (|mem8x8:vm_mem8x8|mem8:mm5|aa5dff:dff0|:4)
   -      6     -    B    13       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm5|aa5dff:dff1|QS (|mem8x8:vm_mem8x8|mem8:mm5|aa5dff:dff1|:4)
   -      6     -    C    24       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm5|aa5dff:dff2|QS (|mem8x8:vm_mem8x8|mem8:mm5|aa5dff:dff2|:4)
   -      7     -    A    19       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm5|aa5dff:dff3|QS (|mem8x8:vm_mem8x8|mem8:mm5|aa5dff:dff3|:4)
   -      7     -    A    03       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm5|aa5dff:dff4|QS (|mem8x8:vm_mem8x8|mem8:mm5|aa5dff:dff4|:4)
   -      6     -    B    24       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm5|aa5dff:dff5|QS (|mem8x8:vm_mem8x8|mem8:mm5|aa5dff:dff5|:4)
   -      6     -    B    02       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm5|aa5dff:dff6|QS (|mem8x8:vm_mem8x8|mem8:mm5|aa5dff:dff6|:4)
   -      7     -    A    06       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm5|aa5dff:dff7|QS (|mem8x8:vm_mem8x8|mem8:mm5|aa5dff:dff7|:4)
   -      8     -    A    08       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm6|aa5dff:dff0|QS (|mem8x8:vm_mem8x8|mem8:mm6|aa5dff:dff0|:4)
   -      8     -    B    13       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm6|aa5dff:dff1|QS (|mem8x8:vm_mem8x8|mem8:mm6|aa5dff:dff1|:4)
   -      7     -    C    24       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm6|aa5dff:dff2|QS (|mem8x8:vm_mem8x8|mem8:mm6|aa5dff:dff2|:4)
   -      8     -    A    19       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm6|aa5dff:dff3|QS (|mem8x8:vm_mem8x8|mem8:mm6|aa5dff:dff3|:4)
   -      8     -    A    03       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm6|aa5dff:dff4|QS (|mem8x8:vm_mem8x8|mem8:mm6|aa5dff:dff4|:4)
   -      7     -    B    24       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm6|aa5dff:dff5|QS (|mem8x8:vm_mem8x8|mem8:mm6|aa5dff:dff5|:4)
   -      7     -    B    02       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm6|aa5dff:dff6|QS (|mem8x8:vm_mem8x8|mem8:mm6|aa5dff:dff6|:4)
   -      8     -    A    06       DFFE   +            0    1    0    1  |mem8x8:vm_mem8x8|mem8:mm6|aa5dff:dff7|QS (|mem8x8:vm_mem8x8|mem8:mm6|aa5dff:dff7|:4)
   -      7     -    A    08       DFFE   +            0    1    1    0  |mem8x8:vm_mem8x8|mem8:mm7|aa5dff:dff0|QS (|mem8x8:vm_mem8x8|mem8:mm7|aa5dff:dff0|:4)
   -      7     -    B    13       DFFE   +            0    1    1    0  |mem8x8:vm_mem8x8|mem8:mm7|aa5dff:dff1|QS (|mem8x8:vm_mem8x8|mem8:mm7|aa5dff:dff1|:4)
   -      8     -    C    24       DFFE   +            0    1    1    0  |mem8x8:vm_mem8x8|mem8:mm7|aa5dff:dff2|QS (|mem8x8:vm_mem8x8|mem8:mm7|aa5dff:dff2|:4)
   -      3     -    A    19       DFFE   +            0    1    1    0  |mem8x8:vm_mem8x8|mem8:mm7|aa5dff:dff3|QS (|mem8x8:vm_mem8x8|mem8:mm7|aa5dff:dff3|:4)
   -      3     -    A    03       DFFE   +            0    1    1    0  |mem8x8:vm_mem8x8|mem8:mm7|aa5dff:dff4|QS (|mem8x8:vm_mem8x8|mem8:mm7|aa5dff:dff4|:4)
   -      8     -    B    24       DFFE   +            0    1    1    0  |mem8x8:vm_mem8x8|mem8:mm7|aa5dff:dff5|QS (|mem8x8:vm_mem8x8|mem8:mm7|aa5dff:dff5|:4)
   -      8     -    B    02       DFFE   +            0    1    1    0  |mem8x8:vm_mem8x8|mem8:mm7|aa5dff:dff6|QS (|mem8x8:vm_mem8x8|mem8:mm7|aa5dff:dff6|:4)
   -      1     -    A    06       DFFE   +            0    1    1    0  |mem8x8:vm_mem8x8|mem8:mm7|aa5dff:dff7|QS (|mem8x8:vm_mem8x8|mem8:mm7|aa5dff:dff7|:4)
   -      1     -    A    16        OR2                1    2    1    0  |mux8x2:vm_mux|:127
   -      2     -    B    14        OR2                1    2    1    0  |mux8x2:vm_mux|:133
   -      1     -    C    04        OR2                1    2    1    0  |mux8x2:vm_mux|:139
   -      8     -    A    16        OR2                1    2    1    0  |mux8x2:vm_mux|:145
   -      3     -    A    16        OR2                1    2    1    0  |mux8x2:vm_mux|:151
   -      1     -    B    14        OR2                1    2    1    0  |mux8x2:vm_mux|:157
   -      3     -    B    14        OR2                1    2    1    0  |mux8x2:vm_mux|:163
   -      5     -    A    16        OR2                1    2    1    0  |mux8x2:vm_mux|:169
   -      5     -    C    01        OR2                1    1    1    0  |rstrigger:vm_rs1|:46
   -      2     -    C    01        OR2                0    2    1    0  |rstrigger:vm_rs2|:46


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register


Device-Specific Information: g:\polytekh\max+plusii\lab19\vhdl\videomemory.rpt
videomemory

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:      12/ 96( 12%)     3/ 48(  6%)     8/ 48( 16%)    1/16(  6%)      0/16(  0%)     8/16( 50%)
B:      11/ 96( 11%)     1/ 48(  2%)     8/ 48( 16%)    3/16( 18%)      0/16(  0%)     6/16( 37%)
C:      12/ 96( 12%)     6/ 48( 12%)     3/ 48(  6%)    0/16(  0%)      0/16(  0%)     9/16( 56%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
02:      2/24(  8%)     0/4(  0%)      0/4(  0%)       1/4( 25%)
03:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
04:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
05:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
06:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
07:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
08:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
09:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
10:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
11:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
12:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
13:      2/24(  8%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
14:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
15:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
16:      2/24(  8%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
17:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
18:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
19:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
20:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
21:      2/24(  8%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
22:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
23:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
24:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
EA:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information: g:\polytekh\max+plusii\lab19\vhdl\videomemory.rpt
videomemory

** CLOCK SIGNALS **

Type     Fan-out       Name
INPUT       68         CLK


Device-Specific Information: g:\polytekh\max+plusii\lab19\vhdl\videomemory.rpt
videomemory

** CLEAR SIGNALS **

Type     Fan-out       Name
INPUT        5         SYNCHRO


Device-Specific Information: g:\polytekh\max+plusii\lab19\vhdl\videomemory.rpt
videomemory

** EQUATIONS **

CLK      : INPUT;
D0       : INPUT;
D1       : INPUT;
D2       : INPUT;
D3       : INPUT;
D4       : INPUT;
D5       : INPUT;
D6       : INPUT;
D7       : INPUT;
KKS0     : INPUT;
KKS1     : INPUT;
KKS2     : INPUT;
KKS3     : INPUT;
KKS4     : INPUT;
KKS5     : INPUT;
KKS6     : INPUT;
KKS7     : INPUT;
QUERY    : INPUT;

-- Node name is 'GET' 
-- Equation name is 'GET', type is bidir 
GET      = TRI(_LC2_C1,  VCC);

-- Node name is 'MT_Q0' 
-- Equation name is 'MT_Q0', type is bidir 
MT_Q0    = TRI(_LC1_A16,  VCC);

-- Node name is 'MT_Q1' 
-- Equation name is 'MT_Q1', type is bidir 
MT_Q1    = TRI(_LC2_B14,  VCC);

-- Node name is 'MT_Q2' 
-- Equation name is 'MT_Q2', type is bidir 
MT_Q2    = TRI(_LC1_C4,  VCC);

-- Node name is 'MT_Q3' 
-- Equation name is 'MT_Q3', type is bidir 
MT_Q3    = TRI(_LC8_A16,  VCC);

-- Node name is 'MT_Q4' 
-- Equation name is 'MT_Q4', type is bidir 
MT_Q4    = TRI(_LC3_A16,  VCC);

-- Node name is 'MT_Q5' 
-- Equation name is 'MT_Q5', type is bidir 
MT_Q5    = TRI(_LC1_B14,  VCC);

-- Node name is 'MT_Q6' 
-- Equation name is 'MT_Q6', type is bidir 
MT_Q6    = TRI(_LC3_B14,  VCC);

-- Node name is 'MT_Q7' 
-- Equation name is 'MT_Q7', type is bidir 
MT_Q7    = TRI(_LC5_A16,  VCC);

-- Node name is 'Q0' 
-- Equation name is 'Q0', type is bidir 
Q0       = TRI(_LC7_A8,  VCC);

-- Node name is 'Q1' 
-- Equation name is 'Q1', type is bidir 
Q1       = TRI(_LC7_B13,  VCC);

-- Node name is 'Q2' 
-- Equation name is 'Q2', type is bidir 
Q2       = TRI(_LC8_C24,  VCC);

-- Node name is 'Q3' 
-- Equation name is 'Q3', type is bidir 
Q3       = TRI(_LC3_A19,  VCC);

-- Node name is 'Q4' 
-- Equation name is 'Q4', type is bidir 
Q4       = TRI(_LC3_A3,  VCC);

-- Node name is 'Q5' 
-- Equation name is 'Q5', type is bidir 
Q5       = TRI(_LC8_B24,  VCC);

-- Node name is 'Q6' 
-- Equation name is 'Q6', type is bidir 
Q6       = TRI(_LC8_B2,  VCC);

-- Node name is 'Q7' 
-- Equation name is 'Q7', type is bidir 
Q7       = TRI(_LC1_A6,  VCC);

-- Node name is 'SYNCHRO' 
-- Equation name is 'SYNCHRO', type is bidir 
SYNCHRO  = TRI(_LC6_B14,  VCC);

-- Node name is 'T_C1' 
-- Equation name is 'T_C1', type is bidir 
T_C1     = TRI(_LC7_C9,  VCC);

-- Node name is 'T_C2' 
-- Equation name is 'T_C2', type is bidir 
T_C2     = TRI(_LC1_C9,  VCC);

-- Node name is 'T_C3' 
-- Equation name is 'T_C3', type is bidir 
T_C3     = TRI(_LC4_C9,  VCC);

-- Node name is 'T_OVER' 
-- Equation name is 'T_OVER', type is bidir 
T_OVER   = TRI(_LC3_C9,  VCC);

-- Node name is 'T_S2' 
-- Equation name is 'T_S2', type is bidir 
T_S2     = TRI(_LC3_C23,  VCC);

-- Node name is 'T_T1' 
-- Equation name is 'T_T1', type is bidir 
T_T1     = TRI(_LC5_C1,  VCC);

-- Node name is '|aa5and2:vm_and|:10' 
-- Equation name is '_LC3_C23', type is buried 
_LC3_C23 = LCELL( _EQ001);
  _EQ001 =  SYNCHRO &  T_T1;

-- Node name is '|comp8:vm_comp|~82~1' 
-- Equation name is '_LC4_B14', type is buried 
-- synthesized logic cell 
_LC4_B14 = LCELL( _EQ002);
  _EQ002 =  KKS5 &  KKS6 &  Q5 &  Q6
         # !KKS5 &  KKS6 & !Q5 &  Q6
         #  KKS5 & !KKS6 &  Q5 & !Q6
         # !KKS5 & !KKS6 & !Q5 & !Q6;

-- Node name is '|comp8:vm_comp|~82~2' 
-- Equation name is '_LC4_A16', type is buried 
-- synthesized logic cell 
_LC4_A16 = LCELL( _EQ003);
  _EQ003 =  KKS0 &  KKS7 &  Q0 &  Q7
         #  KKS0 & !KKS7 &  Q0 & !Q7
         # !KKS0 &  KKS7 & !Q0 &  Q7
         # !KKS0 & !KKS7 & !Q0 & !Q7;

-- Node name is '|comp8:vm_comp|~82~3' 
-- Equation name is '_LC5_B14', type is buried 
-- synthesized logic cell 
_LC5_B14 = LCELL( _EQ004);
  _EQ004 =  KKS1 &  KKS2 &  Q1 &  Q2
         # !KKS1 &  KKS2 & !Q1 &  Q2
         #  KKS1 & !KKS2 &  Q1 & !Q2
         # !KKS1 & !KKS2 & !Q1 & !Q2;

-- Node name is '|comp8:vm_comp|~82~4' 
-- Equation name is '_LC7_A16', type is buried 
-- synthesized logic cell 
_LC7_A16 = LCELL( _EQ005);
  _EQ005 =  KKS3 &  KKS4 &  Q3 &  Q4
         # !KKS3 &  KKS4 & !Q3 &  Q4
         #  KKS3 & !KKS4 &  Q3 & !Q4
         # !KKS3 & !KKS4 & !Q3 & !Q4;

-- Node name is '|comp8:vm_comp|:82' 
-- Equation name is '_LC6_B14', type is buried 
_LC6_B14 = LCELL( _EQ006);
  _EQ006 =  _LC4_A16 &  _LC4_B14 &  _LC5_B14 &  _LC7_A16;

-- Node name is '|counter:vm_counter|:10' = '|counter:vm_counter|OVS' 
-- Equation name is '_LC3_C9', type is buried 
_LC3_C9  = DFFE( _EQ007, GLOBAL( CLK),  SYNCHRO,  VCC,  VCC);
  _EQ007 =  T_C1 &  T_C2 &  T_C3 & !T_OVER
         # !T_C1 &  T_OVER
         # !T_C2 &  T_OVER
         # !T_C3 &  T_OVER;

-- Node name is '|counter:vm_counter|:7' = '|counter:vm_counter|Q1S' 
-- Equation name is '_LC7_C9', type is buried 
_LC7_C9  = DFFE(!T_C1, GLOBAL( CLK),  SYNCHRO,  VCC,  VCC);

-- Node name is '|counter:vm_counter|:8' = '|counter:vm_counter|Q2S' 
-- Equation name is '_LC1_C9', type is buried 
_LC1_C9  = DFFE( _EQ008, GLOBAL( CLK),  SYNCHRO,  VCC,  VCC);
  _EQ008 =  T_C1 & !T_C2
         # !T_C1 &  T_C2;

-- Node name is '|counter:vm_counter|:9' = '|counter:vm_counter|Q3S' 
-- Equation name is '_LC4_C9', type is buried 
_LC4_C9  = DFFE( _EQ009, GLOBAL( CLK),  SYNCHRO,  VCC,  VCC);
  _EQ009 = !T_C1 &  T_C3
         # !T_C2 &  T_C3
         #  T_C1 &  T_C2 & !T_C3;

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm0|aa5dff:dff0|:4' = '|mem8x8:vm_mem8x8|mem8:mm0|aa5dff:dff0|QS' 
-- Equation name is '_LC1_A8', type is buried 
_LC1_A8  = DFFE( MT_Q0, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm0|aa5dff:dff1|:4' = '|mem8x8:vm_mem8x8|mem8:mm0|aa5dff:dff1|QS' 
-- Equation name is '_LC1_B13', type is buried 
_LC1_B13 = DFFE( MT_Q1, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm0|aa5dff:dff2|:4' = '|mem8x8:vm_mem8x8|mem8:mm0|aa5dff:dff2|QS' 
-- Equation name is '_LC1_C24', type is buried 
_LC1_C24 = DFFE( MT_Q2, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm0|aa5dff:dff3|:4' = '|mem8x8:vm_mem8x8|mem8:mm0|aa5dff:dff3|QS' 
-- Equation name is '_LC1_A19', type is buried 
_LC1_A19 = DFFE( MT_Q3, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm0|aa5dff:dff4|:4' = '|mem8x8:vm_mem8x8|mem8:mm0|aa5dff:dff4|QS' 
-- Equation name is '_LC1_A3', type is buried 
_LC1_A3  = DFFE( MT_Q4, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm0|aa5dff:dff5|:4' = '|mem8x8:vm_mem8x8|mem8:mm0|aa5dff:dff5|QS' 
-- Equation name is '_LC1_B24', type is buried 
_LC1_B24 = DFFE( MT_Q5, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm0|aa5dff:dff6|:4' = '|mem8x8:vm_mem8x8|mem8:mm0|aa5dff:dff6|QS' 
-- Equation name is '_LC1_B2', type is buried 
_LC1_B2  = DFFE( MT_Q6, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm0|aa5dff:dff7|:4' = '|mem8x8:vm_mem8x8|mem8:mm0|aa5dff:dff7|QS' 
-- Equation name is '_LC2_A6', type is buried 
_LC2_A6  = DFFE( MT_Q7, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm1|aa5dff:dff0|:4' = '|mem8x8:vm_mem8x8|mem8:mm1|aa5dff:dff0|QS' 
-- Equation name is '_LC2_A8', type is buried 
_LC2_A8  = DFFE( _LC1_A8, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm1|aa5dff:dff1|:4' = '|mem8x8:vm_mem8x8|mem8:mm1|aa5dff:dff1|QS' 
-- Equation name is '_LC2_B13', type is buried 
_LC2_B13 = DFFE( _LC1_B13, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm1|aa5dff:dff2|:4' = '|mem8x8:vm_mem8x8|mem8:mm1|aa5dff:dff2|QS' 
-- Equation name is '_LC2_C24', type is buried 
_LC2_C24 = DFFE( _LC1_C24, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm1|aa5dff:dff3|:4' = '|mem8x8:vm_mem8x8|mem8:mm1|aa5dff:dff3|QS' 
-- Equation name is '_LC2_A19', type is buried 
_LC2_A19 = DFFE( _LC1_A19, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm1|aa5dff:dff4|:4' = '|mem8x8:vm_mem8x8|mem8:mm1|aa5dff:dff4|QS' 
-- Equation name is '_LC2_A3', type is buried 
_LC2_A3  = DFFE( _LC1_A3, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm1|aa5dff:dff5|:4' = '|mem8x8:vm_mem8x8|mem8:mm1|aa5dff:dff5|QS' 
-- Equation name is '_LC2_B24', type is buried 
_LC2_B24 = DFFE( _LC1_B24, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm1|aa5dff:dff6|:4' = '|mem8x8:vm_mem8x8|mem8:mm1|aa5dff:dff6|QS' 
-- Equation name is '_LC2_B2', type is buried 
_LC2_B2  = DFFE( _LC1_B2, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm1|aa5dff:dff7|:4' = '|mem8x8:vm_mem8x8|mem8:mm1|aa5dff:dff7|QS' 
-- Equation name is '_LC3_A6', type is buried 
_LC3_A6  = DFFE( _LC2_A6, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm2|aa5dff:dff0|:4' = '|mem8x8:vm_mem8x8|mem8:mm2|aa5dff:dff0|QS' 
-- Equation name is '_LC3_A8', type is buried 
_LC3_A8  = DFFE( _LC2_A8, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm2|aa5dff:dff1|:4' = '|mem8x8:vm_mem8x8|mem8:mm2|aa5dff:dff1|QS' 
-- Equation name is '_LC3_B13', type is buried 
_LC3_B13 = DFFE( _LC2_B13, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm2|aa5dff:dff2|:4' = '|mem8x8:vm_mem8x8|mem8:mm2|aa5dff:dff2|QS' 
-- Equation name is '_LC3_C24', type is buried 
_LC3_C24 = DFFE( _LC2_C24, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm2|aa5dff:dff3|:4' = '|mem8x8:vm_mem8x8|mem8:mm2|aa5dff:dff3|QS' 
-- Equation name is '_LC4_A19', type is buried 
_LC4_A19 = DFFE( _LC2_A19, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm2|aa5dff:dff4|:4' = '|mem8x8:vm_mem8x8|mem8:mm2|aa5dff:dff4|QS' 
-- Equation name is '_LC4_A3', type is buried 
_LC4_A3  = DFFE( _LC2_A3, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm2|aa5dff:dff5|:4' = '|mem8x8:vm_mem8x8|mem8:mm2|aa5dff:dff5|QS' 
-- Equation name is '_LC3_B24', type is buried 
_LC3_B24 = DFFE( _LC2_B24, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm2|aa5dff:dff6|:4' = '|mem8x8:vm_mem8x8|mem8:mm2|aa5dff:dff6|QS' 
-- Equation name is '_LC3_B2', type is buried 
_LC3_B2  = DFFE( _LC2_B2, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm2|aa5dff:dff7|:4' = '|mem8x8:vm_mem8x8|mem8:mm2|aa5dff:dff7|QS' 
-- Equation name is '_LC4_A6', type is buried 
_LC4_A6  = DFFE( _LC3_A6, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm3|aa5dff:dff0|:4' = '|mem8x8:vm_mem8x8|mem8:mm3|aa5dff:dff0|QS' 
-- Equation name is '_LC4_A8', type is buried 
_LC4_A8  = DFFE( _LC3_A8, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm3|aa5dff:dff1|:4' = '|mem8x8:vm_mem8x8|mem8:mm3|aa5dff:dff1|QS' 
-- Equation name is '_LC4_B13', type is buried 
_LC4_B13 = DFFE( _LC3_B13, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm3|aa5dff:dff2|:4' = '|mem8x8:vm_mem8x8|mem8:mm3|aa5dff:dff2|QS' 
-- Equation name is '_LC4_C24', type is buried 
_LC4_C24 = DFFE( _LC3_C24, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm3|aa5dff:dff3|:4' = '|mem8x8:vm_mem8x8|mem8:mm3|aa5dff:dff3|QS' 
-- Equation name is '_LC5_A19', type is buried 
_LC5_A19 = DFFE( _LC4_A19, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm3|aa5dff:dff4|:4' = '|mem8x8:vm_mem8x8|mem8:mm3|aa5dff:dff4|QS' 
-- Equation name is '_LC5_A3', type is buried 
_LC5_A3  = DFFE( _LC4_A3, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm3|aa5dff:dff5|:4' = '|mem8x8:vm_mem8x8|mem8:mm3|aa5dff:dff5|QS' 
-- Equation name is '_LC4_B24', type is buried 
_LC4_B24 = DFFE( _LC3_B24, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm3|aa5dff:dff6|:4' = '|mem8x8:vm_mem8x8|mem8:mm3|aa5dff:dff6|QS' 
-- Equation name is '_LC4_B2', type is buried 
_LC4_B2  = DFFE( _LC3_B2, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm3|aa5dff:dff7|:4' = '|mem8x8:vm_mem8x8|mem8:mm3|aa5dff:dff7|QS' 
-- Equation name is '_LC5_A6', type is buried 
_LC5_A6  = DFFE( _LC4_A6, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm4|aa5dff:dff0|:4' = '|mem8x8:vm_mem8x8|mem8:mm4|aa5dff:dff0|QS' 
-- Equation name is '_LC5_A8', type is buried 
_LC5_A8  = DFFE( _LC4_A8, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm4|aa5dff:dff1|:4' = '|mem8x8:vm_mem8x8|mem8:mm4|aa5dff:dff1|QS' 
-- Equation name is '_LC5_B13', type is buried 
_LC5_B13 = DFFE( _LC4_B13, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm4|aa5dff:dff2|:4' = '|mem8x8:vm_mem8x8|mem8:mm4|aa5dff:dff2|QS' 
-- Equation name is '_LC5_C24', type is buried 
_LC5_C24 = DFFE( _LC4_C24, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm4|aa5dff:dff3|:4' = '|mem8x8:vm_mem8x8|mem8:mm4|aa5dff:dff3|QS' 
-- Equation name is '_LC6_A19', type is buried 
_LC6_A19 = DFFE( _LC5_A19, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm4|aa5dff:dff4|:4' = '|mem8x8:vm_mem8x8|mem8:mm4|aa5dff:dff4|QS' 
-- Equation name is '_LC6_A3', type is buried 
_LC6_A3  = DFFE( _LC5_A3, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm4|aa5dff:dff5|:4' = '|mem8x8:vm_mem8x8|mem8:mm4|aa5dff:dff5|QS' 
-- Equation name is '_LC5_B24', type is buried 
_LC5_B24 = DFFE( _LC4_B24, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm4|aa5dff:dff6|:4' = '|mem8x8:vm_mem8x8|mem8:mm4|aa5dff:dff6|QS' 
-- Equation name is '_LC5_B2', type is buried 
_LC5_B2  = DFFE( _LC4_B2, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm4|aa5dff:dff7|:4' = '|mem8x8:vm_mem8x8|mem8:mm4|aa5dff:dff7|QS' 
-- Equation name is '_LC6_A6', type is buried 
_LC6_A6  = DFFE( _LC5_A6, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm5|aa5dff:dff0|:4' = '|mem8x8:vm_mem8x8|mem8:mm5|aa5dff:dff0|QS' 
-- Equation name is '_LC6_A8', type is buried 
_LC6_A8  = DFFE( _LC5_A8, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm5|aa5dff:dff1|:4' = '|mem8x8:vm_mem8x8|mem8:mm5|aa5dff:dff1|QS' 
-- Equation name is '_LC6_B13', type is buried 
_LC6_B13 = DFFE( _LC5_B13, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm5|aa5dff:dff2|:4' = '|mem8x8:vm_mem8x8|mem8:mm5|aa5dff:dff2|QS' 
-- Equation name is '_LC6_C24', type is buried 
_LC6_C24 = DFFE( _LC5_C24, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm5|aa5dff:dff3|:4' = '|mem8x8:vm_mem8x8|mem8:mm5|aa5dff:dff3|QS' 
-- Equation name is '_LC7_A19', type is buried 
_LC7_A19 = DFFE( _LC6_A19, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm5|aa5dff:dff4|:4' = '|mem8x8:vm_mem8x8|mem8:mm5|aa5dff:dff4|QS' 
-- Equation name is '_LC7_A3', type is buried 
_LC7_A3  = DFFE( _LC6_A3, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm5|aa5dff:dff5|:4' = '|mem8x8:vm_mem8x8|mem8:mm5|aa5dff:dff5|QS' 
-- Equation name is '_LC6_B24', type is buried 
_LC6_B24 = DFFE( _LC5_B24, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm5|aa5dff:dff6|:4' = '|mem8x8:vm_mem8x8|mem8:mm5|aa5dff:dff6|QS' 
-- Equation name is '_LC6_B2', type is buried 
_LC6_B2  = DFFE( _LC5_B2, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm5|aa5dff:dff7|:4' = '|mem8x8:vm_mem8x8|mem8:mm5|aa5dff:dff7|QS' 
-- Equation name is '_LC7_A6', type is buried 
_LC7_A6  = DFFE( _LC6_A6, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm6|aa5dff:dff0|:4' = '|mem8x8:vm_mem8x8|mem8:mm6|aa5dff:dff0|QS' 
-- Equation name is '_LC8_A8', type is buried 
_LC8_A8  = DFFE( _LC6_A8, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm6|aa5dff:dff1|:4' = '|mem8x8:vm_mem8x8|mem8:mm6|aa5dff:dff1|QS' 
-- Equation name is '_LC8_B13', type is buried 
_LC8_B13 = DFFE( _LC6_B13, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm6|aa5dff:dff2|:4' = '|mem8x8:vm_mem8x8|mem8:mm6|aa5dff:dff2|QS' 
-- Equation name is '_LC7_C24', type is buried 
_LC7_C24 = DFFE( _LC6_C24, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm6|aa5dff:dff3|:4' = '|mem8x8:vm_mem8x8|mem8:mm6|aa5dff:dff3|QS' 
-- Equation name is '_LC8_A19', type is buried 
_LC8_A19 = DFFE( _LC7_A19, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm6|aa5dff:dff4|:4' = '|mem8x8:vm_mem8x8|mem8:mm6|aa5dff:dff4|QS' 
-- Equation name is '_LC8_A3', type is buried 
_LC8_A3  = DFFE( _LC7_A3, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm6|aa5dff:dff5|:4' = '|mem8x8:vm_mem8x8|mem8:mm6|aa5dff:dff5|QS' 
-- Equation name is '_LC7_B24', type is buried 
_LC7_B24 = DFFE( _LC6_B24, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm6|aa5dff:dff6|:4' = '|mem8x8:vm_mem8x8|mem8:mm6|aa5dff:dff6|QS' 
-- Equation name is '_LC7_B2', type is buried 
_LC7_B2  = DFFE( _LC6_B2, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm6|aa5dff:dff7|:4' = '|mem8x8:vm_mem8x8|mem8:mm6|aa5dff:dff7|QS' 
-- Equation name is '_LC8_A6', type is buried 
_LC8_A6  = DFFE( _LC7_A6, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm7|aa5dff:dff0|:4' = '|mem8x8:vm_mem8x8|mem8:mm7|aa5dff:dff0|QS' 
-- Equation name is '_LC7_A8', type is buried 
_LC7_A8  = DFFE( _LC8_A8, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm7|aa5dff:dff1|:4' = '|mem8x8:vm_mem8x8|mem8:mm7|aa5dff:dff1|QS' 
-- Equation name is '_LC7_B13', type is buried 
_LC7_B13 = DFFE( _LC8_B13, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm7|aa5dff:dff2|:4' = '|mem8x8:vm_mem8x8|mem8:mm7|aa5dff:dff2|QS' 
-- Equation name is '_LC8_C24', type is buried 
_LC8_C24 = DFFE( _LC7_C24, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm7|aa5dff:dff3|:4' = '|mem8x8:vm_mem8x8|mem8:mm7|aa5dff:dff3|QS' 
-- Equation name is '_LC3_A19', type is buried 
_LC3_A19 = DFFE( _LC8_A19, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm7|aa5dff:dff4|:4' = '|mem8x8:vm_mem8x8|mem8:mm7|aa5dff:dff4|QS' 
-- Equation name is '_LC3_A3', type is buried 
_LC3_A3  = DFFE( _LC8_A3, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm7|aa5dff:dff5|:4' = '|mem8x8:vm_mem8x8|mem8:mm7|aa5dff:dff5|QS' 
-- Equation name is '_LC8_B24', type is buried 
_LC8_B24 = DFFE( _LC7_B24, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm7|aa5dff:dff6|:4' = '|mem8x8:vm_mem8x8|mem8:mm7|aa5dff:dff6|QS' 
-- Equation name is '_LC8_B2', type is buried 
_LC8_B2  = DFFE( _LC7_B2, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mem8x8:vm_mem8x8|mem8:mm7|aa5dff:dff7|:4' = '|mem8x8:vm_mem8x8|mem8:mm7|aa5dff:dff7|QS' 
-- Equation name is '_LC1_A6', type is buried 
_LC1_A6  = DFFE( _LC8_A6, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|mux8x2:vm_mux|:127' 
-- Equation name is '_LC1_A16', type is buried 
_LC1_A16 = LCELL( _EQ010);
  _EQ010 = !GET &  Q0
         #  D0 &  GET;

-- Node name is '|mux8x2:vm_mux|:133' 
-- Equation name is '_LC2_B14', type is buried 
_LC2_B14 = LCELL( _EQ011);
  _EQ011 = !GET &  Q1
         #  D1 &  GET;

-- Node name is '|mux8x2:vm_mux|:139' 
-- Equation name is '_LC1_C4', type is buried 
_LC1_C4  = LCELL( _EQ012);
  _EQ012 = !GET &  Q2
         #  D2 &  GET;

-- Node name is '|mux8x2:vm_mux|:145' 
-- Equation name is '_LC8_A16', type is buried 
_LC8_A16 = LCELL( _EQ013);
  _EQ013 = !GET &  Q3
         #  D3 &  GET;

-- Node name is '|mux8x2:vm_mux|:151' 
-- Equation name is '_LC3_A16', type is buried 
_LC3_A16 = LCELL( _EQ014);
  _EQ014 = !GET &  Q4
         #  D4 &  GET;

-- Node name is '|mux8x2:vm_mux|:157' 
-- Equation name is '_LC1_B14', type is buried 
_LC1_B14 = LCELL( _EQ015);
  _EQ015 = !GET &  Q5
         #  D5 &  GET;

-- Node name is '|mux8x2:vm_mux|:163' 
-- Equation name is '_LC3_B14', type is buried 
_LC3_B14 = LCELL( _EQ016);
  _EQ016 = !GET &  Q6
         #  D6 &  GET;

-- Node name is '|mux8x2:vm_mux|:169' 
-- Equation name is '_LC5_A16', type is buried 
_LC5_A16 = LCELL( _EQ017);
  _EQ017 = !GET &  Q7
         #  D7 &  GET;

-- Node name is '|rstrigger:vm_rs1|:46' 
-- Equation name is '_LC5_C1', type is buried 
_LC5_C1  = LCELL( _EQ018);
  _EQ018 =  _LC5_C1 & !T_OVER
         #  QUERY;

-- Node name is '|rstrigger:vm_rs2|:46' 
-- Equation name is '_LC2_C1', type is buried 
_LC2_C1  = LCELL( _EQ019);
  _EQ019 =  _LC2_C1 & !T_OVER
         #  T_S2;



Project Information          g:\polytekh\max+plusii\lab19\vhdl\videomemory.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX10K' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Use Quartus Fitter                        = on
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:08
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:00
   Fitter                                 00:00:03
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:02
   --------------------------             --------
   Total Time                             00:00:13


Memory Allocated
-----------------

Peak memory allocated during compilation  = 15,964K
