add r0, r1, #9 
mov r1, r2 
cmp r0, r2 
mvncc r3, r2 
bic r3, r1, r3 
