{"hierarchy":{"top_level":7,"1":{"insts":{"C0":4,"N2":2,"N3":2,"C1":4,"I14":6,"V1":5,"N0":2,"N1":2,"N4":2,"R0":3,"R1":3,"V0":5,"N5":2}},"7":{"insts":{"I3":8,"PORT0":9,"PORT1":9,"PORT2":9,"I7":1,"I2":8,"I1":8}}},"modelMap":{"Gilbert_Cell":[1],"nmos":[2],"resistor":[3],"vsource":[5],"isource":[6],"capacitor":[4],"balun":[8],"port":[9]},"cellviews":[["Mixer","Gilbert_Cell","schematic"],["NCSU_Analog_Parts","nmos4","spectre"],["analogLib","res","spectre"],["analogLib","cap","spectre"],["analogLib","vdc","spectre"],["analogLib","idc","spectre"],["Mixer","Mixer_testbench","schematic"],["rfLib","balun","veriloga"],["analogLib","port","spectre"]]}
