{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1631265002380 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1631265002381 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 10 17:10:02 2021 " "Processing started: Fri Sep 10 17:10:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1631265002381 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1631265002381 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sdram -c sdram " "Command: quartus_map --read_settings_files=on --write_settings_files=off sdram -c sdram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1631265002381 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1631265003020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_prac/sdram/rtl/write.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/fpga_prac/sdram/rtl/write.v" { { "Info" "ISGN_ENTITY_NAME" "1 write " "Found entity 1: write" {  } { { "../rtl/write.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/write.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631265003083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631265003083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_prac/sdram/rtl/init.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/fpga_prac/sdram/rtl/init.v" { { "Info" "ISGN_ENTITY_NAME" "1 init " "Found entity 1: init" {  } { { "../rtl/init.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/init.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631265003089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631265003089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_prac/sdram/rtl/sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/fpga_prac/sdram/rtl/sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram " "Found entity 1: sdram" {  } { { "../rtl/sdram.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/sdram.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631265003094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631265003094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_prac/sdram/rtl/autorefresh.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/fpga_prac/sdram/rtl/autorefresh.v" { { "Info" "ISGN_ENTITY_NAME" "1 autorefresh " "Found entity 1: autorefresh" {  } { { "../rtl/autorefresh.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/autorefresh.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631265003101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631265003101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_prac/sdram/rtl/read.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/fpga_prac/sdram/rtl/read.v" { { "Info" "ISGN_ENTITY_NAME" "1 read " "Found entity 1: read" {  } { { "../rtl/read.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/read.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631265003106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631265003106 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "read_end_flag sdram.v(261) " "Verilog HDL Implicit Net warning at sdram.v(261): created implicit net for \"read_end_flag\"" {  } { { "../rtl/sdram.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/sdram.v" 261 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631265003107 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd_trigger sdram.v(270) " "Verilog HDL Implicit Net warning at sdram.v(270): created implicit net for \"rd_trigger\"" {  } { { "../rtl/sdram.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/sdram.v" 270 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631265003107 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sdram " "Elaborating entity \"sdram\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1631265003314 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram.v(187) " "Verilog HDL Case Statement information at sdram.v(187): all case item expressions in this case statement are onehot" {  } { { "../rtl/sdram.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/sdram.v" 187 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1631265003359 "|sdram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "init init:u_init " "Elaborating entity \"init\" for hierarchy \"init:u_init\"" {  } { { "../rtl/sdram.v" "u_init" { Text "E:/fpga/fpga_prac/sdram/rtl/sdram.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631265003760 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 init.v(55) " "Verilog HDL assignment warning at init.v(55): truncated value with size 32 to match size of target (14)" {  } { { "../rtl/init.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/init.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1631265003823 "|sdram|init:u_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 init.v(68) " "Verilog HDL assignment warning at init.v(68): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/init.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/init.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1631265003823 "|sdram|init:u_init"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "init_end_flag 0 init.v(25) " "Net \"init_end_flag\" at init.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/init.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/init.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1631265003823 "|sdram|init:u_init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "autorefresh autorefresh:u_autorefresh " "Elaborating entity \"autorefresh\" for hierarchy \"autorefresh:u_autorefresh\"" {  } { { "../rtl/sdram.v" "u_autorefresh" { Text "E:/fpga/fpga_prac/sdram/rtl/sdram.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631265003825 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 autorefresh.v(55) " "Verilog HDL assignment warning at autorefresh.v(55): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/autorefresh.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/autorefresh.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1631265003854 "|sdram|autorefresh:u_autorefresh"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 autorefresh.v(88) " "Verilog HDL assignment warning at autorefresh.v(88): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/autorefresh.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/autorefresh.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1631265003854 "|sdram|autorefresh:u_autorefresh"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "autorefresh.v(101) " "Verilog HDL Case Statement information at autorefresh.v(101): all case item expressions in this case statement are onehot" {  } { { "../rtl/autorefresh.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/autorefresh.v" 101 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1631265003854 "|sdram|autorefresh:u_autorefresh"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ref_end_flag 0 autorefresh.v(15) " "Net \"ref_end_flag\" at autorefresh.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/autorefresh.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/autorefresh.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1631265003855 "|sdram|autorefresh:u_autorefresh"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write write:u_write " "Elaborating entity \"write\" for hierarchy \"write:u_write\"" {  } { { "../rtl/sdram.v" "u_write" { Text "E:/fpga/fpga_prac/sdram/rtl/sdram.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631265003856 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "precharge_end_flag write.v(55) " "Verilog HDL or VHDL warning at write.v(55): object \"precharge_end_flag\" assigned a value but never read" {  } { { "../rtl/write.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/write.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631265003868 "|sdram|write:u_write"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sd_row_end write.v(57) " "Verilog HDL warning at write.v(57): object sd_row_end used but never assigned" {  } { { "../rtl/write.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/write.v" 57 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1631265003868 "|sdram|write:u_write"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "write.v(226) " "Verilog HDL Case Statement information at write.v(226): all case item expressions in this case statement are onehot" {  } { { "../rtl/write.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/write.v" 226 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1631265003868 "|sdram|write:u_write"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "write.v(258) " "Verilog HDL Case Statement information at write.v(258): all case item expressions in this case statement are onehot" {  } { { "../rtl/write.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/write.v" 258 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1631265003868 "|sdram|write:u_write"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "write_end_flag 0 write.v(18) " "Net \"write_end_flag\" at write.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/write.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/write.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1631265003868 "|sdram|write:u_write"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sd_row_end 0 write.v(57) " "Net \"sd_row_end\" at write.v(57) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/write.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/write.v" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1631265003868 "|sdram|write:u_write"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read read:u_read " "Elaborating entity \"read\" for hierarchy \"read:u_read\"" {  } { { "../rtl/sdram.v" "u_read" { Text "E:/fpga/fpga_prac/sdram/rtl/sdram.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631265003870 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "precharge_end_flag read.v(50) " "Verilog HDL or VHDL warning at read.v(50): object \"precharge_end_flag\" assigned a value but never read" {  } { { "../rtl/read.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/read.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631265003871 "|sdram|read:u_read"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sd_row_end read.v(52) " "Verilog HDL warning at read.v(52): object sd_row_end used but never assigned" {  } { { "../rtl/read.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/read.v" 52 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1631265003871 "|sdram|read:u_read"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "read.v(221) " "Verilog HDL Case Statement information at read.v(221): all case item expressions in this case statement are onehot" {  } { { "../rtl/read.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/read.v" 221 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1631265003873 "|sdram|read:u_read"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "read.v(253) " "Verilog HDL Case Statement information at read.v(253): all case item expressions in this case statement are onehot" {  } { { "../rtl/read.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/read.v" 253 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1631265003873 "|sdram|read:u_read"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "read_end_flag 0 read.v(13) " "Net \"read_end_flag\" at read.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/read.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/read.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1631265003899 "|sdram|read:u_read"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sd_row_end 0 read.v(52) " "Net \"sd_row_end\" at read.v(52) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/read.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/read.v" 52 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1631265003899 "|sdram|read:u_read"}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" { { "Warning" "WMLS_MLS_NODE_NAME" "sdram_dq\[0\]~synth " "Node \"sdram_dq\[0\]~synth\"" {  } { { "../rtl/sdram.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/sdram.v" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631265006266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdram_dq\[2\]~synth " "Node \"sdram_dq\[2\]~synth\"" {  } { { "../rtl/sdram.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/sdram.v" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631265006266 ""}  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 0 0 "Quartus II" 0 -1 1631265006266 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_clk_en VCC " "Pin \"sdram_clk_en\" is stuck at VCC" {  } { { "../rtl/sdram.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/sdram.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1631265006267 "|sdram|sdram_clk_en"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cs_n GND " "Pin \"sdram_cs_n\" is stuck at GND" {  } { { "../rtl/sdram.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/sdram.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1631265006267 "|sdram|sdram_cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cas_n VCC " "Pin \"sdram_cas_n\" is stuck at VCC" {  } { { "../rtl/sdram.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/sdram.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1631265006267 "|sdram|sdram_cas_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_ras_n VCC " "Pin \"sdram_ras_n\" is stuck at VCC" {  } { { "../rtl/sdram.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/sdram.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1631265006267 "|sdram|sdram_ras_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_we_n VCC " "Pin \"sdram_we_n\" is stuck at VCC" {  } { { "../rtl/sdram.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/sdram.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1631265006267 "|sdram|sdram_we_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_bank\[0\] GND " "Pin \"sdram_bank\[0\]\" is stuck at GND" {  } { { "../rtl/sdram.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/sdram.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1631265006267 "|sdram|sdram_bank[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_bank\[1\] GND " "Pin \"sdram_bank\[1\]\" is stuck at GND" {  } { { "../rtl/sdram.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/sdram.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1631265006267 "|sdram|sdram_bank[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[0\] GND " "Pin \"sdram_addr\[0\]\" is stuck at GND" {  } { { "../rtl/sdram.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/sdram.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1631265006267 "|sdram|sdram_addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[1\] GND " "Pin \"sdram_addr\[1\]\" is stuck at GND" {  } { { "../rtl/sdram.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/sdram.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1631265006267 "|sdram|sdram_addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[2\] GND " "Pin \"sdram_addr\[2\]\" is stuck at GND" {  } { { "../rtl/sdram.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/sdram.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1631265006267 "|sdram|sdram_addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[3\] GND " "Pin \"sdram_addr\[3\]\" is stuck at GND" {  } { { "../rtl/sdram.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/sdram.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1631265006267 "|sdram|sdram_addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[4\] GND " "Pin \"sdram_addr\[4\]\" is stuck at GND" {  } { { "../rtl/sdram.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/sdram.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1631265006267 "|sdram|sdram_addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[5\] GND " "Pin \"sdram_addr\[5\]\" is stuck at GND" {  } { { "../rtl/sdram.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/sdram.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1631265006267 "|sdram|sdram_addr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[6\] GND " "Pin \"sdram_addr\[6\]\" is stuck at GND" {  } { { "../rtl/sdram.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/sdram.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1631265006267 "|sdram|sdram_addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[7\] GND " "Pin \"sdram_addr\[7\]\" is stuck at GND" {  } { { "../rtl/sdram.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/sdram.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1631265006267 "|sdram|sdram_addr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[8\] GND " "Pin \"sdram_addr\[8\]\" is stuck at GND" {  } { { "../rtl/sdram.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/sdram.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1631265006267 "|sdram|sdram_addr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[9\] GND " "Pin \"sdram_addr\[9\]\" is stuck at GND" {  } { { "../rtl/sdram.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/sdram.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1631265006267 "|sdram|sdram_addr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[10\] GND " "Pin \"sdram_addr\[10\]\" is stuck at GND" {  } { { "../rtl/sdram.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/sdram.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1631265006267 "|sdram|sdram_addr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[11\] GND " "Pin \"sdram_addr\[11\]\" is stuck at GND" {  } { { "../rtl/sdram.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/sdram.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1631265006267 "|sdram|sdram_addr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[0\] GND " "Pin \"sdram_dqm\[0\]\" is stuck at GND" {  } { { "../rtl/sdram.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/sdram.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1631265006267 "|sdram|sdram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[1\] GND " "Pin \"sdram_dqm\[1\]\" is stuck at GND" {  } { { "../rtl/sdram.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/sdram.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1631265006267 "|sdram|sdram_dqm[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1631265006267 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1631265006724 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1631265007498 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631265007498 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sys_rst " "No output dependent on input pin \"sys_rst\"" {  } { { "../rtl/sdram.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/sdram.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631265008325 "|sdram|sys_rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_trigger " "No output dependent on input pin \"wr_trigger\"" {  } { { "../rtl/sdram.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/sdram.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631265008325 "|sdram|wr_trigger"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1631265008325 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41 " "Implemented 41 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1631265008329 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1631265008329 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1631265008329 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1631265008329 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4632 " "Peak virtual memory: 4632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1631265008700 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 10 17:10:08 2021 " "Processing ended: Fri Sep 10 17:10:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1631265008700 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1631265008700 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1631265008700 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1631265008700 ""}
