TRACE::2020-07-10.13:59:02::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:02::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:02::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:02::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:02::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:02::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:02::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-07-10.13:59:12::SCWPlatform::Opened new HwDB with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:12::SCWWriter::formatted JSON is {
	"platformName":	"test_proj_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_proj_plat",
	"platHandOff":	"C:/James/test_project/top_level_block_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_level_block_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-07-10.13:59:12::SCWWriter::formatted JSON is {
	"platformName":	"test_proj_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_proj_plat",
	"platHandOff":	"C:/James/test_project/top_level_block_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_level_block_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_proj_plat",
	"systems":	[{
			"systemName":	"test_proj_plat",
			"systemDesc":	"test_proj_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_proj_plat"
		}]
}
TRACE::2020-07-10.13:59:13::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-07-10.13:59:13::SCWDomain::checking for install qemu data   : 
TRACE::2020-07-10.13:59:13::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-07-10.13:59:13::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-07-10.13:59:13::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-07-10.13:59:13::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:13::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:13::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:13::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:13::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:13::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:13::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:13::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:13::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:13::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:13::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:13::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:13::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:13::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:13::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:13::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:13::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:13::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:13::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:13::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:13::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:13::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:13::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:13::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:13::SCWPlatform::Boot application domain added for zynqmp_fsbl
TRACE::2020-07-10.13:59:13::SCWPlatform::Generating the sources  .
TRACE::2020-07-10.13:59:13::SCWBDomain::Generating boot domain sources.
TRACE::2020-07-10.13:59:13::SCWBDomain:: Generating the zynqmp_fsbl Application.
TRACE::2020-07-10.13:59:13::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:13::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:13::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:13::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:13::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:13::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:13::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:13::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:13::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:13::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-07-10.13:59:13::SCWMssOS::No sw design opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:13::SCWMssOS::mss does not exists at C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:13::SCWMssOS::Creating sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:13::SCWMssOS::Adding the swdes entry, created swdb C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:13::SCWMssOS::updating the scw layer changes to swdes at   C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:13::SCWMssOS::Writing mss at C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:13::SCWMssOS::Completed writing the mss file at C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2020-07-10.13:59:13::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-07-10.13:59:13::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-07-10.13:59:13::SCWBDomain::Completed writing the mss file at C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2020-07-10.13:59:27::SCWPlatform::Generating sources Done.
TRACE::2020-07-10.13:59:27::SCWDomain::checking for install qemu data   : 
TRACE::2020-07-10.13:59:27::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-07-10.13:59:27::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-07-10.13:59:27::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-07-10.13:59:27::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:27::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:27::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:27::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:27::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:27::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:27::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:27::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:27::SCWPlatform::Boot application domain added for zynqmp_pmufw
TRACE::2020-07-10.13:59:27::SCWPlatform::Generating the sources  .
TRACE::2020-07-10.13:59:27::SCWBDomain::Generating boot domain sources.
TRACE::2020-07-10.13:59:27::SCWBDomain:: Generating the zynqmp_pmufw Application.
TRACE::2020-07-10.13:59:27::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:27::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:27::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:27::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:27::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:27::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:27::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:27::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:27::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:27::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||

TRACE::2020-07-10.13:59:27::SCWMssOS::No sw design opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:27::SCWMssOS::mss does not exists at C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:27::SCWMssOS::Creating sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:27::SCWMssOS::Adding the swdes entry, created swdb C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:27::SCWMssOS::updating the scw layer changes to swdes at   C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:27::SCWMssOS::Writing mss at C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:27::SCWMssOS::Completed writing the mss file at C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2020-07-10.13:59:27::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-07-10.13:59:27::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-07-10.13:59:27::SCWBDomain::Completed writing the mss file at C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2020-07-10.13:59:36::SCWPlatform::Generating sources Done.
TRACE::2020-07-10.13:59:36::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:36::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:36::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:36::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:36::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:36::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:36::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:36::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:36::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:36::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss||

KEYINFO::2020-07-10.13:59:36::SCWMssOS::Could not open the swdb for C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
KEYINFO::2020-07-10.13:59:36::SCWMssOS::Could not open the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss is not found

TRACE::2020-07-10.13:59:36::SCWMssOS::Cleared the swdb table entry
KEYINFO::2020-07-10.13:59:36::SCWMssOS::Could not open the swdb for C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
KEYINFO::2020-07-10.13:59:36::SCWMssOS::Could not open the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss is not found

TRACE::2020-07-10.13:59:36::SCWMssOS::Cleared the swdb table entry
TRACE::2020-07-10.13:59:36::SCWMssOS::No sw design opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:36::SCWMssOS::mss exists loading the mss file  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:36::SCWMssOS::Opened the sw design from mss  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:36::SCWMssOS::Adding the swdes entry C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2020-07-10.13:59:36::SCWMssOS::updating the scw layer about changes
TRACE::2020-07-10.13:59:36::SCWMssOS::Opened the sw design.  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:36::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:36::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:36::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:36::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:36::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:36::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:36::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:36::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:36::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:36::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-07-10.13:59:36::SCWMssOS::No sw design opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:36::SCWMssOS::mss exists loading the mss file  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:36::SCWMssOS::Opened the sw design from mss  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:36::SCWMssOS::Adding the swdes entry C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2020-07-10.13:59:36::SCWMssOS::updating the scw layer about changes
TRACE::2020-07-10.13:59:36::SCWMssOS::Opened the sw design.  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:36::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-10.13:59:36::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-10.13:59:36::SCWMssOS::Commit changes completed.
TRACE::2020-07-10.13:59:36::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-10.13:59:36::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-10.13:59:36::SCWMssOS::Commit changes completed.
TRACE::2020-07-10.13:59:36::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:36::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:36::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:36::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:36::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:36::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:36::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:36::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:36::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:36::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:36::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:36::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:36::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:36::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:36::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:36::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:36::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:36::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:36::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:36::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:36::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:36::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:36::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:36::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:36::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:36::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:36::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:36::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:36::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:36::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:36::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:36::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:36::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:36::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:36::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:36::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:36::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:36::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:36::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:36::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:36::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:36::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:36::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:36::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:36::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:36::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:36::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:36::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:36::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:36::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:36::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:36::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:36::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:36::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:36::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:36::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:36::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:36::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:36::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:36::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:36::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:36::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:36::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:36::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:36::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:36::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:36::SCWWriter::formatted JSON is {
	"platformName":	"test_proj_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_proj_plat",
	"platHandOff":	"C:/James/test_project/top_level_block_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_level_block_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_proj_plat",
	"systems":	[{
			"systemName":	"test_proj_plat",
			"systemDesc":	"test_proj_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_proj_plat",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9bd1196b3623da8a7f59f881ed9e474c",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"450f401bdef1ba8f42dd7e8892fb54f6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-07-10.13:59:36::SCWDomain::checking for install qemu data   : 
TRACE::2020-07-10.13:59:36::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-07-10.13:59:36::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-07-10.13:59:36::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-07-10.13:59:36::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:36::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:36::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:36::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:36::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:36::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:36::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:36::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:36::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:36::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:36::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:36::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:36::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:36::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:36::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:36::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:36::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:36::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:36::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:36::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:36::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:36::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:36::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:36::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:36::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:36::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:36::SCWMssOS::No sw design opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:36::SCWMssOS::mss does not exists at C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:36::SCWMssOS::Creating sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:36::SCWMssOS::Adding the swdes entry, created swdb C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:36::SCWMssOS::updating the scw layer changes to swdes at   C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:36::SCWMssOS::Writing mss at C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:36::SCWMssOS::Completed writing the mss file at C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-07-10.13:59:36::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-07-10.13:59:36::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-07-10.13:59:36::SCWMssOS::Completed writing the mss file at C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-07-10.13:59:36::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2020-07-10.13:59:44::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-10.13:59:44::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-10.13:59:44::SCWMssOS::Commit changes completed.
TRACE::2020-07-10.13:59:44::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-10.13:59:44::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-10.13:59:44::SCWMssOS::Commit changes completed.
TRACE::2020-07-10.13:59:44::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-10.13:59:44::SCWMssOS::Running validate of swdbs.
KEYINFO::2020-07-10.13:59:44::SCWMssOS::Could not open the swdb for C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
KEYINFO::2020-07-10.13:59:44::SCWMssOS::Could not open the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-07-10.13:59:44::SCWMssOS::Cleared the swdb table entry
TRACE::2020-07-10.13:59:44::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-07-10.13:59:44::SCWMssOS::Writing the mss file completed C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:44::SCWMssOS::Commit changes completed.
TRACE::2020-07-10.13:59:44::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:44::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:44::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:44::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:44::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:44::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:44::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:44::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:44::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:44::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:44::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:44::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:44::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:44::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:44::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:44::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:44::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:44::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:44::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:44::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:44::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:44::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:44::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:44::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:44::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:44::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:44::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:44::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:44::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:44::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:44::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:44::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:44::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:44::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:44::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:44::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:44::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:44::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:44::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:44::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:44::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:44::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:44::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:44::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:44::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:44::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:44::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:44::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:44::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:44::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:44::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:44::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:44::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:44::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:44::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:44::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:44::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:44::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:44::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:44::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:44::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:44::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:44::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:44::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:44::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:44::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:44::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:44::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:44::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:44::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:44::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:44::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:44::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:44::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:44::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:44::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:44::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:44::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:44::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:44::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:44::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:44::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:44::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:44::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:44::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:44::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:44::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:44::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:44::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:44::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:44::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:44::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:44::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:44::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:44::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:44::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:44::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:44::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:44::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:44::SCWWriter::formatted JSON is {
	"platformName":	"test_proj_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_proj_plat",
	"platHandOff":	"C:/James/test_project/top_level_block_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_level_block_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_proj_plat",
	"systems":	[{
			"systemName":	"test_proj_plat",
			"systemDesc":	"test_proj_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_proj_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9bd1196b3623da8a7f59f881ed9e474c",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"450f401bdef1ba8f42dd7e8892fb54f6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"39ef50cc8f1896c1024da11d96af86f7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-07-10.13:59:44::SCWPlatform::Started generating the artifacts platform test_proj_plat
TRACE::2020-07-10.13:59:44::SCWPlatform::Sanity checking of platform is completed
LOG::2020-07-10.13:59:44::SCWPlatform::Started generating the artifacts for system configuration test_proj_plat
LOG::2020-07-10.13:59:44::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2020-07-10.13:59:44::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2020-07-10.13:59:44::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-07-10.13:59:44::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2020-07-10.13:59:44::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2020-07-10.13:59:44::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2020-07-10.13:59:44::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-07-10.13:59:44::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2020-07-10.13:59:44::SCWSystem::Checking the domain standalone_domain
LOG::2020-07-10.13:59:44::SCWSystem::Not a boot domain 
LOG::2020-07-10.13:59:44::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-07-10.13:59:44::SCWDomain::Generating domain artifcats
TRACE::2020-07-10.13:59:44::SCWMssOS::Generating standalone artifcats
TRACE::2020-07-10.13:59:44::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/qemu/
TRACE::2020-07-10.13:59:44::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/qemu/
TRACE::2020-07-10.13:59:44::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/standalone_domain/qemu/
TRACE::2020-07-10.13:59:44::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/standalone_domain/qemu/
TRACE::2020-07-10.13:59:44::SCWMssOS:: Copying the user libraries. 
TRACE::2020-07-10.13:59:44::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:44::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:44::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:44::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:44::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:44::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:44::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:44::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:44::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:44::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:44::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:44::SCWMssOS::Completed writing the mss file at C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-07-10.13:59:44::SCWMssOS::Mss edits present, copying mssfile into export location C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:44::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-07-10.13:59:44::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-07-10.13:59:44::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-07-10.13:59:44::SCWMssOS::skipping the bsp build ... 
TRACE::2020-07-10.13:59:44::SCWMssOS::Copying to export directory.
TRACE::2020-07-10.13:59:44::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-07-10.13:59:44::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-07-10.13:59:44::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-07-10.13:59:44::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-07-10.13:59:44::SCWSystem::Completed Processing the sysconfig test_proj_plat
LOG::2020-07-10.13:59:44::SCWPlatform::Completed generating the artifacts for system configuration test_proj_plat
TRACE::2020-07-10.13:59:44::SCWPlatform::Started preparing the platform 
TRACE::2020-07-10.13:59:44::SCWSystem::Writing the bif file for system config test_proj_plat
TRACE::2020-07-10.13:59:44::SCWSystem::dir created 
TRACE::2020-07-10.13:59:44::SCWSystem::Writing the bif 
TRACE::2020-07-10.13:59:44::SCWPlatform::Started writing the spfm file 
TRACE::2020-07-10.13:59:45::SCWPlatform::Started writing the xpfm file 
TRACE::2020-07-10.13:59:45::SCWPlatform::Completed generating the platform
TRACE::2020-07-10.13:59:45::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-10.13:59:45::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-10.13:59:45::SCWMssOS::Commit changes completed.
TRACE::2020-07-10.13:59:45::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-10.13:59:45::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-10.13:59:45::SCWMssOS::Commit changes completed.
TRACE::2020-07-10.13:59:45::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-10.13:59:45::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-10.13:59:45::SCWMssOS::Commit changes completed.
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:45::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:45::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:45::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:45::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:45::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:45::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:45::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:45::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:45::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:45::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:45::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:45::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:45::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:45::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:45::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:45::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:45::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:45::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:45::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:45::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:45::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:45::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:45::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:45::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:45::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:45::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:45::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWWriter::formatted JSON is {
	"platformName":	"test_proj_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_proj_plat",
	"platHandOff":	"C:/James/test_project/top_level_block_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_level_block_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_proj_plat",
	"systems":	[{
			"systemName":	"test_proj_plat",
			"systemDesc":	"test_proj_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_proj_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9bd1196b3623da8a7f59f881ed9e474c",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"450f401bdef1ba8f42dd7e8892fb54f6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"39ef50cc8f1896c1024da11d96af86f7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-07-10.13:59:45::SCWPlatform::updated the xpfm file.
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:45::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:45::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:45::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-10.13:59:45::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-10.13:59:45::SCWMssOS::Commit changes completed.
TRACE::2020-07-10.13:59:45::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-10.13:59:45::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-10.13:59:45::SCWMssOS::Commit changes completed.
TRACE::2020-07-10.13:59:45::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-10.13:59:45::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-10.13:59:45::SCWMssOS::Commit changes completed.
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:45::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:45::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:45::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:45::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:45::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:45::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:45::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:45::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:45::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:45::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:45::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:45::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:45::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:45::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:45::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:45::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:45::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:45::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:45::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:45::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:45::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:45::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:45::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:45::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:45::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:45::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:45::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWWriter::formatted JSON is {
	"platformName":	"test_proj_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_proj_plat",
	"platHandOff":	"C:/James/test_project/top_level_block_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_level_block_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_proj_plat",
	"systems":	[{
			"systemName":	"test_proj_plat",
			"systemDesc":	"test_proj_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_proj_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9bd1196b3623da8a7f59f881ed9e474c",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"450f401bdef1ba8f42dd7e8892fb54f6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"39ef50cc8f1896c1024da11d96af86f7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:45::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:45::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:45::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:45::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:45::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:45::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:45::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:45::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:45::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-10.13:59:45::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-10.13:59:45::SCWMssOS::Commit changes completed.
TRACE::2020-07-10.13:59:45::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-10.13:59:45::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-10.13:59:45::SCWMssOS::Commit changes completed.
TRACE::2020-07-10.13:59:45::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-10.13:59:45::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-10.13:59:45::SCWMssOS::Commit changes completed.
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:45::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:45::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:45::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:45::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:45::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:45::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:45::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:45::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:45::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:45::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:45::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:45::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:45::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:45::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:45::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:45::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:45::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:45::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:45::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:45::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:45::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:45::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:45::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:45::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:45::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:45::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:45::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWWriter::formatted JSON is {
	"platformName":	"test_proj_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_proj_plat",
	"platHandOff":	"C:/James/test_project/top_level_block_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_level_block_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_proj_plat",
	"systems":	[{
			"systemName":	"test_proj_plat",
			"systemDesc":	"test_proj_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_proj_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9bd1196b3623da8a7f59f881ed9e474c",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"450f401bdef1ba8f42dd7e8892fb54f6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"39ef50cc8f1896c1024da11d96af86f7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-07-10.13:59:45::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-10.13:59:45::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-10.13:59:45::SCWMssOS::Commit changes completed.
TRACE::2020-07-10.13:59:45::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-10.13:59:45::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-10.13:59:45::SCWMssOS::Commit changes completed.
TRACE::2020-07-10.13:59:45::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-10.13:59:45::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-10.13:59:45::SCWMssOS::Commit changes completed.
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:45::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:45::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:45::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:45::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:45::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:45::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:45::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:45::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:45::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:45::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:45::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:45::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:45::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:45::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:45::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:45::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:45::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:45::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:45::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:45::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:45::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:45::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:45::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:45::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:45::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:45::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-10.13:59:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:45::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:45::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:45::SCWWriter::formatted JSON is {
	"platformName":	"test_proj_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_proj_plat",
	"platHandOff":	"C:/James/test_project/top_level_block_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_level_block_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_proj_plat",
	"systems":	[{
			"systemName":	"test_proj_plat",
			"systemDesc":	"test_proj_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_proj_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9bd1196b3623da8a7f59f881ed9e474c",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"450f401bdef1ba8f42dd7e8892fb54f6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"39ef50cc8f1896c1024da11d96af86f7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-07-10.13:59:46::SCWPlatform::Clearing the existing platform
TRACE::2020-07-10.13:59:46::SCWSystem::Clearing the existing sysconfig
TRACE::2020-07-10.13:59:46::SCWBDomain::clearing the fsbl build
TRACE::2020-07-10.13:59:46::SCWMssOS::Removing the swdes entry for  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:46::SCWBDomain::clearing the pmufw build
TRACE::2020-07-10.13:59:46::SCWMssOS::Removing the swdes entry for  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:46::SCWMssOS::Removing the swdes entry for  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:46::SCWSystem::Clearing the domains completed.
TRACE::2020-07-10.13:59:46::SCWPlatform::Clearing the opened hw db.
TRACE::2020-07-10.13:59:46::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:46::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:46::SCWPlatform:: Platform location is C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:46::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:46::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:46::SCWPlatform::Removing the HwDB with name C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:46::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:46::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:46::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:46::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:46::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:46::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:46::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-07-10.13:59:55::SCWPlatform::Opened new HwDB with name top_level_block_design_wrapper_2
TRACE::2020-07-10.13:59:55::SCWReader::Active system found as  test_proj_plat
TRACE::2020-07-10.13:59:55::SCWReader::Handling sysconfig test_proj_plat
TRACE::2020-07-10.13:59:55::SCWDomain::checking for install qemu data   : 
TRACE::2020-07-10.13:59:55::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-07-10.13:59:55::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-07-10.13:59:55::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-07-10.13:59:55::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:55::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:55::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.13:59:55::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.13:59:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:55::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:55::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:55::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.13:59:55::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.13:59:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:55::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:55::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:55::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.13:59:55::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.13:59:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:55::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2020-07-10.13:59:55::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:55::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:55::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.13:59:55::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.13:59:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:55::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:55::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-07-10.13:59:55::SCWMssOS::No sw design opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:55::SCWMssOS::mss exists loading the mss file  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:55::SCWMssOS::Opened the sw design from mss  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:55::SCWMssOS::Adding the swdes entry C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2020-07-10.13:59:55::SCWMssOS::updating the scw layer about changes
TRACE::2020-07-10.13:59:55::SCWMssOS::Opened the sw design.  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:55::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:55::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:55::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.13:59:55::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.13:59:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:55::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:55::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-07-10.13:59:55::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:55::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2020-07-10.13:59:55::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:55::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:55::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.13:59:55::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.13:59:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:55::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:55::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-07-10.13:59:55::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:55::SCWMssOS:: library already available in sw design:  xilsecure:4.2
TRACE::2020-07-10.13:59:55::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:55::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:55::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.13:59:55::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.13:59:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:55::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:55::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-07-10.13:59:55::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:55::SCWMssOS:: library already available in sw design:  xilpm:3.1
TRACE::2020-07-10.13:59:55::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:55::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:55::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.13:59:55::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.13:59:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:55::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:55::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-07-10.13:59:55::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:55::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:55::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:55::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.13:59:55::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.13:59:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:55::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:55::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-07-10.13:59:55::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:55::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:55::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:55::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.13:59:55::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.13:59:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:55::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:55::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-07-10.13:59:55::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:55::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:55::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:55::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.13:59:55::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.13:59:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:55::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:55::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-07-10.13:59:55::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:55::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:55::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:55::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.13:59:55::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.13:59:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:55::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:55::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-07-10.13:59:55::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:55::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:55::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:55::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.13:59:55::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.13:59:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:55::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:55::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-07-10.13:59:55::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:55::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-10.13:59:55::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-10.13:59:55::SCWMssOS::Commit changes completed.
TRACE::2020-07-10.13:59:55::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-07-10.13:59:55::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-07-10.13:59:55::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:55::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:55::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.13:59:55::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.13:59:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:55::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:55::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-07-10.13:59:55::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.13:59:55::SCWReader::No isolation master present  
TRACE::2020-07-10.13:59:55::SCWDomain::checking for install qemu data   : 
TRACE::2020-07-10.13:59:55::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-07-10.13:59:55::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-07-10.13:59:55::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-07-10.13:59:55::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:55::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:55::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.13:59:55::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.13:59:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:55::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2020-07-10.13:59:55::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:55::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:55::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.13:59:55::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.13:59:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:55::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:55::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-07-10.13:59:55::SCWMssOS::No sw design opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:55::SCWMssOS::mss exists loading the mss file  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:55::SCWMssOS::Opened the sw design from mss  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:55::SCWMssOS::Adding the swdes entry C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2020-07-10.13:59:55::SCWMssOS::updating the scw layer about changes
TRACE::2020-07-10.13:59:55::SCWMssOS::Opened the sw design.  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:55::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:55::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:55::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.13:59:55::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.13:59:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:55::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:55::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:55::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:55::SCWMssOS:: library already available in sw design:  xilfpga:5.2
TRACE::2020-07-10.13:59:55::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:55::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:55::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.13:59:55::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.13:59:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:55::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:55::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:55::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:55::SCWMssOS:: library already available in sw design:  xilsecure:4.2
TRACE::2020-07-10.13:59:55::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:55::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:55::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.13:59:55::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.13:59:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:55::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:55::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:55::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:55::SCWMssOS:: library already available in sw design:  xilskey:6.9
TRACE::2020-07-10.13:59:55::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-10.13:59:55::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-10.13:59:55::SCWMssOS::Commit changes completed.
TRACE::2020-07-10.13:59:55::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-07-10.13:59:55::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-07-10.13:59:55::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:55::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:55::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.13:59:55::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.13:59:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:55::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:55::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:55::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.13:59:55::SCWReader::No isolation master present  
TRACE::2020-07-10.13:59:55::SCWDomain::checking for install qemu data   : 
TRACE::2020-07-10.13:59:55::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-07-10.13:59:55::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-07-10.13:59:55::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-07-10.13:59:55::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:55::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:55::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.13:59:55::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.13:59:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:55::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:55::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:55::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.13:59:55::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.13:59:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:55::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:55::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:55::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.13:59:55::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.13:59:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:55::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:55::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:55::SCWMssOS::No sw design opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:55::SCWMssOS::mss exists loading the mss file  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:55::SCWMssOS::Opened the sw design from mss  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:55::SCWMssOS::Adding the swdes entry C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-07-10.13:59:55::SCWMssOS::updating the scw layer about changes
TRACE::2020-07-10.13:59:55::SCWMssOS::Opened the sw design.  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:55::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-10.13:59:55::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-10.13:59:55::SCWMssOS::Commit changes completed.
TRACE::2020-07-10.13:59:55::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-07-10.13:59:55::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-07-10.13:59:55::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.13:59:55::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.13:59:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.13:59:55::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.13:59:55::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.13:59:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.13:59:55::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:55::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.13:59:55::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.13:59:55::SCWReader::No isolation master present  
TRACE::2020-07-10.14:00:10::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:10::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:10::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:10::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.14:00:10::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:10::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.14:00:10::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.14:00:10::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.14:00:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.14:00:10::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:00:10::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.14:00:10::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:00:12::SCWMssOS::In reload Mss file.
TRACE::2020-07-10.14:00:12::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:12::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:12::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:12::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.14:00:12::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:12::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.14:00:12::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.14:00:12::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.14:00:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.14:00:12::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:00:12::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2020-07-10.14:00:12::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2020-07-10.14:00:12::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2020-07-10.14:00:12::SCWMssOS::Cleared the swdb table entry
TRACE::2020-07-10.14:00:12::SCWMssOS::No sw design opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:00:12::SCWMssOS::mss exists loading the mss file  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:00:12::SCWMssOS::Opened the sw design from mss  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:00:12::SCWMssOS::Adding the swdes entry C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-07-10.14:00:12::SCWMssOS::updating the scw layer about changes
TRACE::2020-07-10.14:00:12::SCWMssOS::Opened the sw design.  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:00:12::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:00:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-10.14:00:12::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-10.14:00:12::SCWMssOS::Commit changes completed.
TRACE::2020-07-10.14:00:12::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:12::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:12::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:12::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.14:00:12::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:12::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.14:00:12::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.14:00:12::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.14:00:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.14:00:12::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:00:12::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.14:00:12::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:00:12::SCWMssOS::Removing the swdes entry for  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:00:13::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:13::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:13::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:13::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.14:00:13::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:13::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.14:00:13::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.14:00:13::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.14:00:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.14:00:13::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:00:13::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.14:00:13::SCWMssOS::No sw design opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:00:13::SCWMssOS::mss exists loading the mss file  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:00:13::SCWMssOS::Opened the sw design from mss  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:00:13::SCWMssOS::Adding the swdes entry C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-07-10.14:00:13::SCWMssOS::updating the scw layer about changes
TRACE::2020-07-10.14:00:13::SCWMssOS::Opened the sw design.  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:00:18::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:18::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:18::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:18::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.14:00:18::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:18::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.14:00:18::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.14:00:18::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.14:00:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.14:00:18::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:00:18::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.14:00:18::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:00:18::SCWMssOS::Adding Library:  libmetal:2.1
TRACE::2020-07-10.14:00:18::SCWMssOS::Added Library:  libmetal
TRACE::2020-07-10.14:00:20::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:20::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:20::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:20::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.14:00:20::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:20::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.14:00:20::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.14:00:20::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.14:00:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.14:00:20::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:00:20::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.14:00:20::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:00:20::SCWMssOS::Adding Library:  lwip211:1.2
TRACE::2020-07-10.14:00:20::SCWMssOS::Added Library:  lwip211
TRACE::2020-07-10.14:00:38::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:38::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:38::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:38::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.14:00:38::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:38::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.14:00:38::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.14:00:38::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.14:00:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.14:00:38::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:00:38::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.14:00:38::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:00:38::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:38::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:38::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:38::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.14:00:38::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:38::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.14:00:38::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.14:00:38::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.14:00:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.14:00:38::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:00:38::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.14:00:38::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:00:49::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:49::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:49::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:49::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.14:00:49::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:49::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.14:00:49::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.14:00:49::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.14:00:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.14:00:49::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:00:49::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.14:00:49::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:00:49::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:49::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:49::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:49::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.14:00:49::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:49::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.14:00:49::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.14:00:49::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.14:00:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.14:00:49::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:00:49::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.14:00:49::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:00:52::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:52::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:52::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:52::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.14:00:52::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:52::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.14:00:52::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.14:00:52::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.14:00:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.14:00:52::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:00:52::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.14:00:52::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:00:52::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:52::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:52::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:52::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.14:00:52::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:52::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.14:00:52::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.14:00:52::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.14:00:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.14:00:52::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:00:52::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.14:00:52::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:00:59::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.14:00:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-10.14:00:59::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-10.14:00:59::SCWMssOS::Commit changes completed.
TRACE::2020-07-10.14:00:59::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.14:00:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-10.14:00:59::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-10.14:00:59::SCWMssOS::Commit changes completed.
TRACE::2020-07-10.14:00:59::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:00:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-10.14:00:59::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-10.14:00:59::SCWMssOS::Commit changes completed.
TRACE::2020-07-10.14:00:59::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:59::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:59::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:59::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.14:00:59::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:59::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.14:00:59::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.14:00:59::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.14:00:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.14:00:59::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.14:00:59::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.14:00:59::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.14:00:59::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:59::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:59::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:59::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.14:00:59::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:59::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.14:00:59::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.14:00:59::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.14:00:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.14:00:59::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.14:00:59::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.14:00:59::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.14:00:59::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:59::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:59::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:59::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.14:00:59::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:59::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.14:00:59::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.14:00:59::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.14:00:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.14:00:59::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:00:59::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.14:00:59::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:00:59::SCWWriter::formatted JSON is {
	"platformName":	"test_proj_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_proj_plat",
	"platHandOff":	"C:/James/test_project/top_level_block_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_level_block_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_proj_plat",
	"systems":	[{
			"systemName":	"test_proj_plat",
			"systemDesc":	"test_proj_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_proj_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9bd1196b3623da8a7f59f881ed9e474c",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"450f401bdef1ba8f42dd7e8892fb54f6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"39ef50cc8f1896c1024da11d96af86f7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["libmetal:2.1", "lwip211:1.2"],
					"libOptions":	{
						"lwip211":	{
							"lwip_dhcp":	"true",
							"libOptionNames":	["lwip_dhcp"]
						},
						"standalone":	{
							"stdin":	"psu_coresight_0",
							"stdout":	"psu_coresight_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["lwip211", "standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-07-10.14:00:59::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:00:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-10.14:00:59::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-10.14:00:59::SCWMssOS::Commit changes completed.
TRACE::2020-07-10.14:00:59::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:59::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:59::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:59::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.14:00:59::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:00:59::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.14:00:59::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.14:00:59::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.14:00:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.14:00:59::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:00:59::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.14:00:59::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:00:59::SCWMssOS::Removing the swdes entry for  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:01:00::SCWMssOS::In reload Mss file.
TRACE::2020-07-10.14:01:00::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:01:00::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:01:00::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:01:00::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.14:01:00::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:01:00::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.14:01:00::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.14:01:00::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.14:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.14:01:00::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:01:00::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.14:01:00::SCWMssOS::No sw design opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:01:00::SCWMssOS::mss exists loading the mss file  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:01:00::SCWMssOS::Opened the sw design from mss  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:01:00::SCWMssOS::Adding the swdes entry C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-07-10.14:01:00::SCWMssOS::updating the scw layer about changes
TRACE::2020-07-10.14:01:00::SCWMssOS::Opened the sw design.  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:01:00::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:01:00::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:01:00::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:01:00::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.14:01:00::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:01:00::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.14:01:00::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.14:01:00::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.14:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.14:01:00::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:01:00::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.14:01:00::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:01:00::SCWMssOS:: library already available in sw design:  libmetal:2.1
TRACE::2020-07-10.14:01:00::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:01:00::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:01:00::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:01:00::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.14:01:00::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:01:00::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.14:01:00::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.14:01:00::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.14:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.14:01:00::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:01:00::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.14:01:00::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:01:00::SCWMssOS:: library already available in sw design:  lwip211:1.2
TRACE::2020-07-10.14:01:00::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:01:00::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:01:00::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:01:00::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.14:01:00::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:01:00::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.14:01:00::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.14:01:00::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.14:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.14:01:00::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:01:00::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.14:01:00::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:01:00::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:01:00::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:01:00::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:01:00::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.14:01:00::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:01:00::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.14:01:00::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.14:01:00::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.14:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.14:01:00::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:01:00::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.14:01:00::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:01:00::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:01:00::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:01:00::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:01:00::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.14:01:00::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:01:00::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.14:01:00::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.14:01:00::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.14:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.14:01:00::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:01:00::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.14:01:00::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:01:00::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:01:00::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:01:00::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:01:00::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.14:01:00::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:01:00::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.14:01:00::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.14:01:00::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.14:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.14:01:00::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:01:00::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.14:01:00::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:01:00::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:01:00::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:01:00::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:01:00::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.14:01:00::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:01:00::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.14:01:00::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.14:01:00::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.14:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.14:01:00::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:01:00::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.14:01:00::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:01:00::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:01:00::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:01:00::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:01:00::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.14:01:00::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:01:00::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.14:01:00::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.14:01:00::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.14:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.14:01:00::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:01:00::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.14:01:00::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:01:00::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:01:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-10.14:01:00::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-10.14:01:00::SCWMssOS::Commit changes completed.
TRACE::2020-07-10.14:01:00::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:01:00::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:01:00::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:01:00::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.14:01:00::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:01:00::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.14:01:00::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.14:01:00::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.14:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.14:01:00::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:01:00::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.14:01:00::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:01:00::SCWMssOS::Removing the swdes entry for  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:01:00::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:01:00::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:01:00::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:01:00::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.14:01:00::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:01:00::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.14:01:00::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.14:01:00::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.14:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.14:01:00::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:01:00::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.14:01:00::SCWMssOS::No sw design opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:01:00::SCWMssOS::mss exists loading the mss file  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:01:00::SCWMssOS::Opened the sw design from mss  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:01:00::SCWMssOS::Adding the swdes entry C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-07-10.14:01:00::SCWMssOS::updating the scw layer about changes
TRACE::2020-07-10.14:01:00::SCWMssOS::Opened the sw design.  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:01:00::SCWMssOS::Completed writing the mss file at C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-07-10.14:01:01::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2020-07-10.14:01:12::SCWMssOS::Removing file C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp\system_1.mss
LOG::2020-07-10.14:01:26::SCWPlatform::Started generating the artifacts platform test_proj_plat
TRACE::2020-07-10.14:01:26::SCWPlatform::Sanity checking of platform is completed
LOG::2020-07-10.14:01:26::SCWPlatform::Started generating the artifacts for system configuration test_proj_plat
LOG::2020-07-10.14:01:26::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2020-07-10.14:01:26::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2020-07-10.14:01:26::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-07-10.14:01:26::SCWDomain::Building the domain as part of full build :  zynqmp_fsbl
TRACE::2020-07-10.14:01:26::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:01:26::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:01:26::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:01:26::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.14:01:26::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:01:26::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.14:01:26::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.14:01:26::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.14:01:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.14:01:26::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.14:01:26::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.14:01:26::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.14:01:26::SCWBDomain::Completed writing the mss file at C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2020-07-10.14:01:26::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-07-10.14:01:26::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-07-10.14:01:26::SCWBDomain::System Command Ran  C:&  cd  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl & make 
TRACE::2020-07-10.14:01:27::SCWBDomain::make -C zynqmp_fsbl_bsp

TRACE::2020-07-10.14:01:27::SCWBDomain::make[1]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2020-07-10.14:01:27::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_3/src"

TRACE::2020-07-10.14:01:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-07-10.14:01:27::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2020-07-10.14:01:27::SCWBDomain::cts"

TRACE::2020-07-10.14:01:27::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/avbuf_v
TRACE::2020-07-10.14:01:27::SCWBDomain::2_3/src'

TRACE::2020-07-10.14:01:27::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/avbuf_v2
TRACE::2020-07-10.14:01:27::SCWBDomain::_3/src'

TRACE::2020-07-10.14:01:27::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_8/src"

TRACE::2020-07-10.14:01:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-07-10.14:01:27::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-07-10.14:01:27::SCWBDomain::jects"

TRACE::2020-07-10.14:01:27::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/axipmon
TRACE::2020-07-10.14:01:27::SCWBDomain::_v6_8/src'

TRACE::2020-07-10.14:01:27::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/axipmon_
TRACE::2020-07-10.14:01:27::SCWBDomain::v6_8/src'

TRACE::2020-07-10.14:01:27::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_2/src"

TRACE::2020-07-10.14:01:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-07-10.14:01:27::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-07-10.14:01:27::SCWBDomain::jects"

TRACE::2020-07-10.14:01:27::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/clockps
TRACE::2020-07-10.14:01:27::SCWBDomain::_v1_2/src'

TRACE::2020-07-10.14:01:27::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/clockps_
TRACE::2020-07-10.14:01:27::SCWBDomain::v1_2/src'

TRACE::2020-07-10.14:01:27::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-07-10.14:01:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2020-07-10.14:01:27::SCWBDomain::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffa
TRACE::2020-07-10.14:01:27::SCWBDomain::t-lto-objects"

TRACE::2020-07-10.14:01:27::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/coresig
TRACE::2020-07-10.14:01:27::SCWBDomain::htps_dcc_v1_7/src'

TRACE::2020-07-10.14:01:27::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/coresigh
TRACE::2020-07-10.14:01:27::SCWBDomain::tps_dcc_v1_7/src'

TRACE::2020-07-10.14:01:27::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src"

TRACE::2020-07-10.14:01:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-07-10.14:01:27::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2020-07-10.14:01:27::SCWBDomain::lto-objects"

TRACE::2020-07-10.14:01:27::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/cpu_cor
TRACE::2020-07-10.14:01:27::SCWBDomain::texa53_v1_7/src'

TRACE::2020-07-10.14:01:28::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/cpu_cort
TRACE::2020-07-10.14:01:28::SCWBDomain::exa53_v1_7/src'

TRACE::2020-07-10.14:01:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_6/src"

TRACE::2020-07-10.14:01:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-07-10.14:01:28::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-07-10.14:01:28::SCWBDomain::ects"

TRACE::2020-07-10.14:01:28::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/csudma_
TRACE::2020-07-10.14:01:28::SCWBDomain::v1_6/src'

TRACE::2020-07-10.14:01:28::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/csudma_v
TRACE::2020-07-10.14:01:28::SCWBDomain::1_6/src'

TRACE::2020-07-10.14:01:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src"

TRACE::2020-07-10.14:01:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-07-10.14:01:28::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-07-10.14:01:28::SCWBDomain::jects"

TRACE::2020-07-10.14:01:28::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ddrcpsu
TRACE::2020-07-10.14:01:28::SCWBDomain::_v1_2/src'

TRACE::2020-07-10.14:01:28::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ddrcpsu_
TRACE::2020-07-10.14:01:28::SCWBDomain::v1_2/src'

TRACE::2020-07-10.14:01:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_2/src"

TRACE::2020-07-10.14:01:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-07-10.14:01:28::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2020-07-10.14:01:28::SCWBDomain::cts"

TRACE::2020-07-10.14:01:28::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/dpdma_v
TRACE::2020-07-10.14:01:28::SCWBDomain::1_2/src'

TRACE::2020-07-10.14:01:28::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/dpdma_v1
TRACE::2020-07-10.14:01:28::SCWBDomain::_2/src'

TRACE::2020-07-10.14:01:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/emacps_v3_11/src"

TRACE::2020-07-10.14:01:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-07-10.14:01:28::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-07-10.14:01:28::SCWBDomain::jects"

TRACE::2020-07-10.14:01:28::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/emacps_
TRACE::2020-07-10.14:01:28::SCWBDomain::v3_11/src'

TRACE::2020-07-10.14:01:28::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/emacps_v
TRACE::2020-07-10.14:01:28::SCWBDomain::3_11/src'

TRACE::2020-07-10.14:01:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_7/src"

TRACE::2020-07-10.14:01:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-07-10.14:01:28::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-07-10.14:01:28::SCWBDomain::ects"

TRACE::2020-07-10.14:01:28::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/gpiops_
TRACE::2020-07-10.14:01:28::SCWBDomain::v3_7/src'

TRACE::2020-07-10.14:01:28::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/gpiops_v
TRACE::2020-07-10.14:01:28::SCWBDomain::3_7/src'

TRACE::2020-07-10.14:01:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/gpio_v4_6/src"

TRACE::2020-07-10.14:01:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-07-10.14:01:28::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2020-07-10.14:01:28::SCWBDomain::ts"

TRACE::2020-07-10.14:01:28::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/gpio_v4
TRACE::2020-07-10.14:01:28::SCWBDomain::_6/src'

TRACE::2020-07-10.14:01:28::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/gpio_v4_
TRACE::2020-07-10.14:01:28::SCWBDomain::6/src'

TRACE::2020-07-10.14:01:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_11/src"

TRACE::2020-07-10.14:01:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-07-10.14:01:28::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-07-10.14:01:28::SCWBDomain::ects"

TRACE::2020-07-10.14:01:28::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/iicps_v
TRACE::2020-07-10.14:01:28::SCWBDomain::3_11/src'

TRACE::2020-07-10.14:01:28::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/iicps_v3
TRACE::2020-07-10.14:01:28::SCWBDomain::_11/src'

TRACE::2020-07-10.14:01:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_6/src"

TRACE::2020-07-10.14:01:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-07-10.14:01:28::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-07-10.14:01:28::SCWBDomain::ects"

TRACE::2020-07-10.14:01:29::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ipipsu_
TRACE::2020-07-10.14:01:29::SCWBDomain::v2_6/src'

TRACE::2020-07-10.14:01:29::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ipipsu_v
TRACE::2020-07-10.14:01:29::SCWBDomain::2_6/src'

TRACE::2020-07-10.14:01:29::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2020-07-10.14:01:29::SCWBDomain::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-07-10.14:01:29::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-07-10.14:01:29::SCWBDomain::bjects"

TRACE::2020-07-10.14:01:29::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/libmeta
TRACE::2020-07-10.14:01:29::SCWBDomain::l_v2_1/src'

TRACE::2020-07-10.14:01:29::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/libmetal
TRACE::2020-07-10.14:01:29::SCWBDomain::_v2_1/src'

TRACE::2020-07-10.14:01:29::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_11/src"

TRACE::2020-07-10.14:01:29::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-07-10.14:01:29::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-07-10.14:01:29::SCWBDomain::bjects"

TRACE::2020-07-10.14:01:29::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/qspipsu
TRACE::2020-07-10.14:01:29::SCWBDomain::_v1_11/src'

TRACE::2020-07-10.14:01:29::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/qspipsu_
TRACE::2020-07-10.14:01:29::SCWBDomain::v1_11/src'

TRACE::2020-07-10.14:01:29::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_3/src"

TRACE::2020-07-10.14:01:29::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-07-10.14:01:29::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-07-10.14:01:29::SCWBDomain::jects"

TRACE::2020-07-10.14:01:29::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/resetps
TRACE::2020-07-10.14:01:29::SCWBDomain::_v1_3/src'

TRACE::2020-07-10.14:01:29::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/resetps_
TRACE::2020-07-10.14:01:29::SCWBDomain::v1_3/src'

TRACE::2020-07-10.14:01:29::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/rfdc_v8_0/src"

TRACE::2020-07-10.14:01:29::SCWBDomain::make -C psu_cortexa53_0/libsrc/rfdc_v8_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-07-10.14:01:29::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2020-07-10.14:01:29::SCWBDomain::ts"

TRACE::2020-07-10.14:01:29::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/rfdc_v8
TRACE::2020-07-10.14:01:29::SCWBDomain::_0/src'

TRACE::2020-07-10.14:01:29::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/rfdc_v8_
TRACE::2020-07-10.14:01:29::SCWBDomain::0/src'

TRACE::2020-07-10.14:01:29::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_9/src"

TRACE::2020-07-10.14:01:29::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-07-10.14:01:29::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-07-10.14:01:29::SCWBDomain::ects"

TRACE::2020-07-10.14:01:29::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/rtcpsu_
TRACE::2020-07-10.14:01:29::SCWBDomain::v1_9/src'

TRACE::2020-07-10.14:01:29::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/rtcpsu_v
TRACE::2020-07-10.14:01:29::SCWBDomain::1_9/src'

TRACE::2020-07-10.14:01:30::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_2/src"

TRACE::2020-07-10.14:01:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-07-10.14:01:30::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-07-10.14:01:30::SCWBDomain::ects"

TRACE::2020-07-10.14:01:30::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/scugic_
TRACE::2020-07-10.14:01:30::SCWBDomain::v4_2/src'

TRACE::2020-07-10.14:01:30::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/scugic_v
TRACE::2020-07-10.14:01:30::SCWBDomain::4_2/src'

TRACE::2020-07-10.14:01:30::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_9/src"

TRACE::2020-07-10.14:01:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-07-10.14:01:30::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2020-07-10.14:01:30::SCWBDomain::ts"

TRACE::2020-07-10.14:01:30::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/sdps_v3
TRACE::2020-07-10.14:01:30::SCWBDomain::_9/src'

TRACE::2020-07-10.14:01:30::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/sdps_v3_
TRACE::2020-07-10.14:01:30::SCWBDomain::9/src'

TRACE::2020-07-10.14:01:30::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_2/src"

TRACE::2020-07-10.14:01:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-07-10.14:01:30::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-07-10.14:01:30::SCWBDomain::-objects"

TRACE::2020-07-10.14:01:30::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/standal
TRACE::2020-07-10.14:01:30::SCWBDomain::one_v7_2/src'

TRACE::2020-07-10.14:01:30::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/standalo
TRACE::2020-07-10.14:01:30::SCWBDomain::ne_v7_2/src'

TRACE::2020-07-10.14:01:30::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src"

TRACE::2020-07-10.14:01:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-07-10.14:01:30::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2020-07-10.14:01:30::SCWBDomain::objects"

TRACE::2020-07-10.14:01:30::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/sysmonp
TRACE::2020-07-10.14:01:30::SCWBDomain::su_v2_6/src'

TRACE::2020-07-10.14:01:30::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/sysmonps
TRACE::2020-07-10.14:01:30::SCWBDomain::u_v2_6/src'

TRACE::2020-07-10.14:01:30::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_11/src"

TRACE::2020-07-10.14:01:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-07-10.14:01:30::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-07-10.14:01:30::SCWBDomain::ects"

TRACE::2020-07-10.14:01:30::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ttcps_v
TRACE::2020-07-10.14:01:30::SCWBDomain::3_11/src'

TRACE::2020-07-10.14:01:30::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ttcps_v3
TRACE::2020-07-10.14:01:30::SCWBDomain::_11/src'

TRACE::2020-07-10.14:01:30::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_9/src"

TRACE::2020-07-10.14:01:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-07-10.14:01:30::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-07-10.14:01:30::SCWBDomain::ects"

TRACE::2020-07-10.14:01:30::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/uartps_
TRACE::2020-07-10.14:01:30::SCWBDomain::v3_9/src'

TRACE::2020-07-10.14:01:31::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/uartps_v
TRACE::2020-07-10.14:01:31::SCWBDomain::3_9/src'

TRACE::2020-07-10.14:01:31::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_7/src"

TRACE::2020-07-10.14:01:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-07-10.14:01:31::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-07-10.14:01:31::SCWBDomain::ects"

TRACE::2020-07-10.14:01:31::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/usbpsu_
TRACE::2020-07-10.14:01:31::SCWBDomain::v1_7/src'

TRACE::2020-07-10.14:01:31::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/usbpsu_v
TRACE::2020-07-10.14:01:31::SCWBDomain::1_7/src'

TRACE::2020-07-10.14:01:31::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/video_common_v4_9/src"

TRACE::2020-07-10.14:01:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2020-07-10.14:01:31::SCWBDomain::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-l
TRACE::2020-07-10.14:01:31::SCWBDomain::to-objects"

TRACE::2020-07-10.14:01:31::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/video_c
TRACE::2020-07-10.14:01:31::SCWBDomain::ommon_v4_9/src'

TRACE::2020-07-10.14:01:31::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/video_co
TRACE::2020-07-10.14:01:31::SCWBDomain::mmon_v4_9/src'

TRACE::2020-07-10.14:01:31::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_3/src"

TRACE::2020-07-10.14:01:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-07-10.14:01:31::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2020-07-10.14:01:31::SCWBDomain::cts"

TRACE::2020-07-10.14:01:31::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/wdtps_v
TRACE::2020-07-10.14:01:31::SCWBDomain::3_3/src'

TRACE::2020-07-10.14:01:31::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/wdtps_v3
TRACE::2020-07-10.14:01:31::SCWBDomain::_3/src'

TRACE::2020-07-10.14:01:31::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_3/src"

TRACE::2020-07-10.14:01:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-07-10.14:01:31::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-07-10.14:01:31::SCWBDomain::ects"

TRACE::2020-07-10.14:01:31::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilffs_
TRACE::2020-07-10.14:01:31::SCWBDomain::v4_3/src'

TRACE::2020-07-10.14:01:31::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilffs_v
TRACE::2020-07-10.14:01:31::SCWBDomain::4_3/src'

TRACE::2020-07-10.14:01:31::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_1/src"

TRACE::2020-07-10.14:01:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-07-10.14:01:31::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2020-07-10.14:01:31::SCWBDomain::cts"

TRACE::2020-07-10.14:01:31::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilpm_v
TRACE::2020-07-10.14:01:31::SCWBDomain::3_1/src'

TRACE::2020-07-10.14:01:31::SCWBDomain::"Include files for this library have already been copied."

TRACE::2020-07-10.14:01:31::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilpm_v3
TRACE::2020-07-10.14:01:31::SCWBDomain::_1/src'

TRACE::2020-07-10.14:01:31::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_2/src"

TRACE::2020-07-10.14:01:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-07-10.14:01:31::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2020-07-10.14:01:31::SCWBDomain::objects"

TRACE::2020-07-10.14:01:31::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilsecu
TRACE::2020-07-10.14:01:31::SCWBDomain::re_v4_2/src'

TRACE::2020-07-10.14:01:31::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilsecur
TRACE::2020-07-10.14:01:31::SCWBDomain::e_v4_2/src'

TRACE::2020-07-10.14:01:31::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_9/src"

TRACE::2020-07-10.14:01:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-07-10.14:01:31::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2020-07-10.14:01:31::SCWBDomain::ts"

TRACE::2020-07-10.14:01:31::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/zdma_v1
TRACE::2020-07-10.14:01:31::SCWBDomain::_9/src'

TRACE::2020-07-10.14:01:31::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/zdma_v1_
TRACE::2020-07-10.14:01:31::SCWBDomain::9/src'

TRACE::2020-07-10.14:01:32::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_3/src"

TRACE::2020-07-10.14:01:32::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-07-10.14:01:32::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2020-07-10.14:01:32::SCWBDomain::"

TRACE::2020-07-10.14:01:32::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/avbuf_v
TRACE::2020-07-10.14:01:32::SCWBDomain::2_3/src'

TRACE::2020-07-10.14:01:32::SCWBDomain::"Compiling avbuf"

TRACE::2020-07-10.14:01:33::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/avbuf_v2
TRACE::2020-07-10.14:01:33::SCWBDomain::_3/src'

TRACE::2020-07-10.14:01:33::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_8/src"

TRACE::2020-07-10.14:01:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-07-10.14:01:33::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2020-07-10.14:01:33::SCWBDomain::ts"

TRACE::2020-07-10.14:01:33::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/axipmon
TRACE::2020-07-10.14:01:33::SCWBDomain::_v6_8/src'

TRACE::2020-07-10.14:01:33::SCWBDomain::"Compiling axipmon"

TRACE::2020-07-10.14:01:34::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/axipmon_
TRACE::2020-07-10.14:01:34::SCWBDomain::v6_8/src'

TRACE::2020-07-10.14:01:34::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_2/src"

TRACE::2020-07-10.14:01:34::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-07-10.14:01:34::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2020-07-10.14:01:34::SCWBDomain::ts"

TRACE::2020-07-10.14:01:35::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/clockps
TRACE::2020-07-10.14:01:35::SCWBDomain::_v1_2/src'

TRACE::2020-07-10.14:01:35::SCWBDomain::"Compiling clockps"

TRACE::2020-07-10.14:01:37::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/clockps_
TRACE::2020-07-10.14:01:37::SCWBDomain::v1_2/src'

TRACE::2020-07-10.14:01:37::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-07-10.14:01:37::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2020-07-10.14:01:37::SCWBDomain::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-l
TRACE::2020-07-10.14:01:37::SCWBDomain::to-objects"

TRACE::2020-07-10.14:01:37::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/coresig
TRACE::2020-07-10.14:01:37::SCWBDomain::htps_dcc_v1_7/src'

TRACE::2020-07-10.14:01:37::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-07-10.14:01:38::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/coresigh
TRACE::2020-07-10.14:01:38::SCWBDomain::tps_dcc_v1_7/src'

TRACE::2020-07-10.14:01:38::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src"

TRACE::2020-07-10.14:01:38::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-07-10.14:01:38::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-07-10.14:01:38::SCWBDomain::-objects"

TRACE::2020-07-10.14:01:38::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/cpu_cor
TRACE::2020-07-10.14:01:38::SCWBDomain::texa53_v1_7/src'

TRACE::2020-07-10.14:01:38::SCWBDomain::"Compiling cpu_cortexa53"

TRACE::2020-07-10.14:01:38::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/cpu_cort
TRACE::2020-07-10.14:01:38::SCWBDomain::exa53_v1_7/src'

TRACE::2020-07-10.14:01:38::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_6/src"

TRACE::2020-07-10.14:01:38::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-07-10.14:01:38::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:01:38::SCWBDomain::s"

TRACE::2020-07-10.14:01:38::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/csudma_
TRACE::2020-07-10.14:01:38::SCWBDomain::v1_6/src'

TRACE::2020-07-10.14:01:38::SCWBDomain::"Compiling csudma"

TRACE::2020-07-10.14:01:40::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/csudma_v
TRACE::2020-07-10.14:01:40::SCWBDomain::1_6/src'

TRACE::2020-07-10.14:01:40::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src"

TRACE::2020-07-10.14:01:40::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-07-10.14:01:40::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2020-07-10.14:01:40::SCWBDomain::ts"

TRACE::2020-07-10.14:01:40::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ddrcpsu
TRACE::2020-07-10.14:01:40::SCWBDomain::_v1_2/src'

TRACE::2020-07-10.14:01:40::SCWBDomain::"Compiling ddrcpsu"

TRACE::2020-07-10.14:01:40::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ddrcpsu_
TRACE::2020-07-10.14:01:40::SCWBDomain::v1_2/src'

TRACE::2020-07-10.14:01:40::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_2/src"

TRACE::2020-07-10.14:01:40::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-07-10.14:01:40::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2020-07-10.14:01:40::SCWBDomain::"

TRACE::2020-07-10.14:01:40::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/dpdma_v
TRACE::2020-07-10.14:01:40::SCWBDomain::1_2/src'

TRACE::2020-07-10.14:01:40::SCWBDomain::"Compiling dpdma"

TRACE::2020-07-10.14:01:41::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/dpdma_v1
TRACE::2020-07-10.14:01:41::SCWBDomain::_2/src'

TRACE::2020-07-10.14:01:41::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/emacps_v3_11/src"

TRACE::2020-07-10.14:01:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-07-10.14:01:41::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2020-07-10.14:01:41::SCWBDomain::ts"

TRACE::2020-07-10.14:01:41::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/emacps_
TRACE::2020-07-10.14:01:41::SCWBDomain::v3_11/src'

TRACE::2020-07-10.14:01:41::SCWBDomain::"Compiling emacps"

TRACE::2020-07-10.14:01:44::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/emacps_v
TRACE::2020-07-10.14:01:44::SCWBDomain::3_11/src'

TRACE::2020-07-10.14:01:44::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_7/src"

TRACE::2020-07-10.14:01:44::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-07-10.14:01:44::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:01:44::SCWBDomain::s"

TRACE::2020-07-10.14:01:44::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/gpiops_
TRACE::2020-07-10.14:01:44::SCWBDomain::v3_7/src'

TRACE::2020-07-10.14:01:44::SCWBDomain::"Compiling gpiops"

TRACE::2020-07-10.14:01:46::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/gpiops_v
TRACE::2020-07-10.14:01:46::SCWBDomain::3_7/src'

TRACE::2020-07-10.14:01:46::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/gpio_v4_6/src"

TRACE::2020-07-10.14:01:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-07-10.14:01:46::SCWBDomain::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects"
TRACE::2020-07-10.14:01:46::SCWBDomain::

TRACE::2020-07-10.14:01:46::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/gpio_v4
TRACE::2020-07-10.14:01:46::SCWBDomain::_6/src'

TRACE::2020-07-10.14:01:46::SCWBDomain::"Compiling gpio"

TRACE::2020-07-10.14:01:48::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/gpio_v4_
TRACE::2020-07-10.14:01:48::SCWBDomain::6/src'

TRACE::2020-07-10.14:01:48::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_11/src"

TRACE::2020-07-10.14:01:48::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-07-10.14:01:48::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:01:48::SCWBDomain::s"

TRACE::2020-07-10.14:01:48::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/iicps_v
TRACE::2020-07-10.14:01:48::SCWBDomain::3_11/src'

TRACE::2020-07-10.14:01:48::SCWBDomain::"Compiling iicps"

TRACE::2020-07-10.14:01:51::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/iicps_v3
TRACE::2020-07-10.14:01:51::SCWBDomain::_11/src'

TRACE::2020-07-10.14:01:51::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_6/src"

TRACE::2020-07-10.14:01:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-07-10.14:01:51::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:01:51::SCWBDomain::s"

TRACE::2020-07-10.14:01:51::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ipipsu_
TRACE::2020-07-10.14:01:51::SCWBDomain::v2_6/src'

TRACE::2020-07-10.14:01:51::SCWBDomain::"Compiling ipipsu"

TRACE::2020-07-10.14:01:52::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ipipsu_v
TRACE::2020-07-10.14:01:52::SCWBDomain::2_6/src'

TRACE::2020-07-10.14:01:52::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2020-07-10.14:01:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-07-10.14:01:52::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2020-07-10.14:01:52::SCWBDomain::cts"

TRACE::2020-07-10.14:01:52::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/libmeta
TRACE::2020-07-10.14:01:52::SCWBDomain::l_v2_1/src'

TRACE::2020-07-10.14:01:54::SCWBDomain::make[3]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/libmeta
TRACE::2020-07-10.14:01:54::SCWBDomain::l_v2_1/build_libmetal'

TRACE::2020-07-10.14:01:54::SCWBDomain::make[4]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/libmeta
TRACE::2020-07-10.14:01:54::SCWBDomain::l_v2_1/build_libmetal'

TRACE::2020-07-10.14:01:54::SCWBDomain::make[5]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/libmeta
TRACE::2020-07-10.14:01:54::SCWBDomain::l_v2_1/build_libmetal'

TRACE::2020-07-10.14:01:55::SCWBDomain::Scanning dependencies of target metal-static

TRACE::2020-07-10.14:01:55::SCWBDomain::make[5]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/libmetal
TRACE::2020-07-10.14:01:55::SCWBDomain::_v2_1/build_libmetal'

TRACE::2020-07-10.14:01:55::SCWBDomain::make[5]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/libmeta
TRACE::2020-07-10.14:01:55::SCWBDomain::l_v2_1/build_libmetal'

TRACE::2020-07-10.14:01:55::SCWBDomain::[  5%] Building C object lib/CMakeFiles/metal-static.dir/dma.c.obj

TRACE::2020-07-10.14:01:55::SCWBDomain::[ 10%] Building C object lib/CMakeFiles/metal-static.dir/device.c.obj

TRACE::2020-07-10.14:01:56::SCWBDomain::[ 15%] Building C object lib/CMakeFiles/metal-static.dir/init.c.obj

TRACE::2020-07-10.14:01:56::SCWBDomain::[ 21%] Building C object lib/CMakeFiles/metal-static.dir/io.c.obj

TRACE::2020-07-10.14:01:56::SCWBDomain::[ 26%] Building C object lib/CMakeFiles/metal-static.dir/irq.c.obj

TRACE::2020-07-10.14:01:57::SCWBDomain::[ 31%] Building C object lib/CMakeFiles/metal-static.dir/log.c.obj

TRACE::2020-07-10.14:01:57::SCWBDomain::[ 36%] Building C object lib/CMakeFiles/metal-static.dir/shmem.c.obj

TRACE::2020-07-10.14:01:57::SCWBDomain::[ 42%] Building C object lib/CMakeFiles/metal-static.dir/shmem-provider.c.obj

TRACE::2020-07-10.14:01:58::SCWBDomain::[ 47%] Building C object lib/CMakeFiles/metal-static.dir/softirq.c.obj

TRACE::2020-07-10.14:01:58::SCWBDomain::[ 52%] Building C object lib/CMakeFiles/metal-static.dir/version.c.obj

TRACE::2020-07-10.14:01:59::SCWBDomain::[ 57%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/condition.c.obj

TRACE::2020-07-10.14:01:59::SCWBDomain::[ 63%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/device.c.obj

TRACE::2020-07-10.14:01:59::SCWBDomain::[ 68%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/init.c.obj

TRACE::2020-07-10.14:02:00::SCWBDomain::[ 73%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/io.c.obj

TRACE::2020-07-10.14:02:00::SCWBDomain::[ 78%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/irq.c.obj

TRACE::2020-07-10.14:02:00::SCWBDomain::[ 84%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/time.c.obj

TRACE::2020-07-10.14:02:01::SCWBDomain::[ 89%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/zynqmp_a53/sys.c.obj

TRACE::2020-07-10.14:02:01::SCWBDomain::[ 94%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2020-07-10.14:02:01::SCWBDomain::[100%] Linking C static library libmetal.a

TRACE::2020-07-10.14:02:02::SCWBDomain::C:/Xilinx/Vitis/2020.1/gnu/aarch64/nt/aarch64-none/bin/aarch64-none-elf-ar.exe cq libmetal.a  CMakeFiles/metal-static.dir/dma.c
TRACE::2020-07-10.14:02:02::SCWBDomain::.obj CMakeFiles/metal-static.dir/device.c.obj CMakeFiles/metal-static.dir/init.c.obj CMakeFiles/metal-static.dir/io.c.obj CMake
TRACE::2020-07-10.14:02:02::SCWBDomain::Files/metal-static.dir/irq.c.obj CMakeFiles/metal-static.dir/log.c.obj CMakeFiles/metal-static.dir/shmem.c.obj CMakeFiles/metal
TRACE::2020-07-10.14:02:02::SCWBDomain::-static.dir/shmem-provider.c.obj CMakeFiles/metal-static.dir/softirq.c.obj CMakeFiles/metal-static.dir/version.c.obj CMakeFiles
TRACE::2020-07-10.14:02:02::SCWBDomain::/metal-static.dir/system/generic/condition.c.obj CMakeFiles/metal-static.dir/system/generic/device.c.obj CMakeFiles/metal-stati
TRACE::2020-07-10.14:02:02::SCWBDomain::c.dir/system/generic/init.c.obj CMakeFiles/metal-static.dir/system/generic/io.c.obj CMakeFiles/metal-static.dir/system/generic/
TRACE::2020-07-10.14:02:02::SCWBDomain::irq.c.obj CMakeFiles/metal-static.dir/system/generic/time.c.obj CMakeFiles/metal-static.dir/system/generic/zynqmp_a53/sys.c.obj
TRACE::2020-07-10.14:02:02::SCWBDomain:: CMakeFiles/metal-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2020-07-10.14:02:02::SCWBDomain::C:/Xilinx/Vitis/2020.1/gnu/aarch64/nt/aarch64-none/bin/aarch64-none-elf-ranlib.exe libmetal.a

TRACE::2020-07-10.14:02:02::SCWBDomain::make[5]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/libmetal
TRACE::2020-07-10.14:02:02::SCWBDomain::_v2_1/build_libmetal'

TRACE::2020-07-10.14:02:02::SCWBDomain::[100%] Built target metal-static

TRACE::2020-07-10.14:02:02::SCWBDomain::make[4]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/libmetal
TRACE::2020-07-10.14:02:02::SCWBDomain::_v2_1/build_libmetal'

TRACE::2020-07-10.14:02:02::SCWBDomain::Install the project...

TRACE::2020-07-10.14:02:02::SCWBDomain::-- Install configuration: "Debug"

TRACE::2020-07-10.14:02:02::SCWBDomain::-- Installing: ../../../include/metal/alloc.h

TRACE::2020-07-10.14:02:02::SCWBDomain::-- Installing: ../../../include/metal/assert.h

TRACE::2020-07-10.14:02:02::SCWBDomain::-- Installing: ../../../include/metal/atomic.h

TRACE::2020-07-10.14:02:02::SCWBDomain::-- Installing: ../../../include/metal/cache.h

TRACE::2020-07-10.14:02:02::SCWBDomain::-- Installing: ../../../include/metal/compiler.h

TRACE::2020-07-10.14:02:02::SCWBDomain::-- Installing: ../../../include/metal/condition.h

TRACE::2020-07-10.14:02:02::SCWBDomain::-- Installing: ../../../include/metal/config.h

TRACE::2020-07-10.14:02:02::SCWBDomain::-- Installing: ../../../include/metal/cpu.h

TRACE::2020-07-10.14:02:02::SCWBDomain::-- Installing: ../../../include/metal/device.h

TRACE::2020-07-10.14:02:02::SCWBDomain::-- Installing: ../../../include/metal/dma.h

TRACE::2020-07-10.14:02:02::SCWBDomain::-- Installing: ../../../include/metal/io.h

TRACE::2020-07-10.14:02:02::SCWBDomain::-- Installing: ../../../include/metal/irq.h

TRACE::2020-07-10.14:02:02::SCWBDomain::-- Installing: ../../../include/metal/irq_controller.h

TRACE::2020-07-10.14:02:02::SCWBDomain::-- Installing: ../../../include/metal/list.h

TRACE::2020-07-10.14:02:02::SCWBDomain::-- Installing: ../../../include/metal/log.h

TRACE::2020-07-10.14:02:02::SCWBDomain::-- Installing: ../../../include/metal/mutex.h

TRACE::2020-07-10.14:02:02::SCWBDomain::-- Installing: ../../../include/metal/scatterlist.h

TRACE::2020-07-10.14:02:02::SCWBDomain::-- Installing: ../../../include/metal/shmem.h

TRACE::2020-07-10.14:02:02::SCWBDomain::-- Installing: ../../../include/metal/shmem-provider.h

TRACE::2020-07-10.14:02:02::SCWBDomain::-- Installing: ../../../include/metal/sleep.h

TRACE::2020-07-10.14:02:02::SCWBDomain::-- Installing: ../../../include/metal/softirq.h

TRACE::2020-07-10.14:02:02::SCWBDomain::-- Installing: ../../../include/metal/spinlock.h

TRACE::2020-07-10.14:02:02::SCWBDomain::-- Installing: ../../../include/metal/sys.h

TRACE::2020-07-10.14:02:02::SCWBDomain::-- Installing: ../../../include/metal/time.h

TRACE::2020-07-10.14:02:02::SCWBDomain::-- Installing: ../../../include/metal/utilities.h

TRACE::2020-07-10.14:02:02::SCWBDomain::-- Installing: ../../../include/metal/version.h

TRACE::2020-07-10.14:02:02::SCWBDomain::-- Installing: ../../../include/metal/compiler/gcc/atomic.h

TRACE::2020-07-10.14:02:02::SCWBDomain::-- Installing: ../../../include/metal/compiler/gcc/compiler.h

TRACE::2020-07-10.14:02:02::SCWBDomain::-- Installing: ../../../include/metal/compiler/iar/compiler.h

TRACE::2020-07-10.14:02:02::SCWBDomain::-- Installing: ../../../include/metal/processor/arm/atomic.h

TRACE::2020-07-10.14:02:02::SCWBDomain::-- Installing: ../../../include/metal/processor/arm/cpu.h

TRACE::2020-07-10.14:02:02::SCWBDomain::-- Installing: ../../../include/metal/system/generic/alloc.h

TRACE::2020-07-10.14:02:02::SCWBDomain::-- Installing: ../../../include/metal/system/generic/assert.h

TRACE::2020-07-10.14:02:02::SCWBDomain::-- Installing: ../../../include/metal/system/generic/cache.h

TRACE::2020-07-10.14:02:02::SCWBDomain::-- Installing: ../../../include/metal/system/generic/condition.h

TRACE::2020-07-10.14:02:02::SCWBDomain::-- Installing: ../../../include/metal/system/generic/io.h

TRACE::2020-07-10.14:02:02::SCWBDomain::-- Installing: ../../../include/metal/system/generic/irq.h

TRACE::2020-07-10.14:02:02::SCWBDomain::-- Installing: ../../../include/metal/system/generic/log.h

TRACE::2020-07-10.14:02:02::SCWBDomain::-- Installing: ../../../include/metal/system/generic/mutex.h

TRACE::2020-07-10.14:02:02::SCWBDomain::-- Installing: ../../../include/metal/system/generic/sleep.h

TRACE::2020-07-10.14:02:02::SCWBDomain::-- Installing: ../../../include/metal/system/generic/sys.h

TRACE::2020-07-10.14:02:02::SCWBDomain::-- Installing: ../../../include/metal/system/generic/zynqmp_a53/sys.h

TRACE::2020-07-10.14:02:02::SCWBDomain::-- Installing: ../../../include/metal/system/generic/xlnx_common/sys.h

TRACE::2020-07-10.14:02:02::SCWBDomain::-- Installing: ../../../lib/libmetal.a

TRACE::2020-07-10.14:02:02::SCWBDomain::make[3]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/libmetal
TRACE::2020-07-10.14:02:02::SCWBDomain::_v2_1/build_libmetal'

TRACE::2020-07-10.14:02:02::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/libmetal
TRACE::2020-07-10.14:02:02::SCWBDomain::_v2_1/src'

TRACE::2020-07-10.14:02:02::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_11/src"

TRACE::2020-07-10.14:02:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-07-10.14:02:02::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2020-07-10.14:02:02::SCWBDomain::cts"

TRACE::2020-07-10.14:02:02::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/qspipsu
TRACE::2020-07-10.14:02:02::SCWBDomain::_v1_11/src'

TRACE::2020-07-10.14:02:02::SCWBDomain::"Compiling qspipsu"

TRACE::2020-07-10.14:02:04::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/qspipsu_
TRACE::2020-07-10.14:02:04::SCWBDomain::v1_11/src'

TRACE::2020-07-10.14:02:04::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_3/src"

TRACE::2020-07-10.14:02:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-07-10.14:02:04::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2020-07-10.14:02:04::SCWBDomain::ts"

TRACE::2020-07-10.14:02:04::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/resetps
TRACE::2020-07-10.14:02:04::SCWBDomain::_v1_3/src'

TRACE::2020-07-10.14:02:04::SCWBDomain::"Compiling resetps"

TRACE::2020-07-10.14:02:05::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/resetps_
TRACE::2020-07-10.14:02:05::SCWBDomain::v1_3/src'

TRACE::2020-07-10.14:02:05::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/rfdc_v8_0/src"

TRACE::2020-07-10.14:02:05::SCWBDomain::make -C psu_cortexa53_0/libsrc/rfdc_v8_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-07-10.14:02:05::SCWBDomain::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects"
TRACE::2020-07-10.14:02:05::SCWBDomain::

TRACE::2020-07-10.14:02:05::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/rfdc_v8
TRACE::2020-07-10.14:02:05::SCWBDomain::_0/src'

TRACE::2020-07-10.14:02:05::SCWBDomain::"Compiling rfdc"

TRACE::2020-07-10.14:02:11::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/rfdc_v8_
TRACE::2020-07-10.14:02:11::SCWBDomain::0/src'

TRACE::2020-07-10.14:02:11::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_9/src"

TRACE::2020-07-10.14:02:11::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-07-10.14:02:11::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:02:11::SCWBDomain::s"

TRACE::2020-07-10.14:02:11::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/rtcpsu_
TRACE::2020-07-10.14:02:11::SCWBDomain::v1_9/src'

TRACE::2020-07-10.14:02:11::SCWBDomain::"Compiling rtcpsu"

TRACE::2020-07-10.14:02:13::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/rtcpsu_v
TRACE::2020-07-10.14:02:13::SCWBDomain::1_9/src'

TRACE::2020-07-10.14:02:13::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_2/src"

TRACE::2020-07-10.14:02:13::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-07-10.14:02:13::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:02:13::SCWBDomain::s"

TRACE::2020-07-10.14:02:13::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/scugic_
TRACE::2020-07-10.14:02:13::SCWBDomain::v4_2/src'

TRACE::2020-07-10.14:02:13::SCWBDomain::"Compiling scugic"

TRACE::2020-07-10.14:02:15::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/scugic_v
TRACE::2020-07-10.14:02:15::SCWBDomain::4_2/src'

TRACE::2020-07-10.14:02:15::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_9/src"

TRACE::2020-07-10.14:02:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-07-10.14:02:15::SCWBDomain::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects"
TRACE::2020-07-10.14:02:15::SCWBDomain::

TRACE::2020-07-10.14:02:15::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/sdps_v3
TRACE::2020-07-10.14:02:15::SCWBDomain::_9/src'

TRACE::2020-07-10.14:02:15::SCWBDomain::"Compiling sdps"

TRACE::2020-07-10.14:02:17::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/sdps_v3_
TRACE::2020-07-10.14:02:17::SCWBDomain::9/src'

TRACE::2020-07-10.14:02:17::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_2/src"

TRACE::2020-07-10.14:02:17::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-07-10.14:02:17::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-07-10.14:02:17::SCWBDomain::jects"

TRACE::2020-07-10.14:02:17::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/standal
TRACE::2020-07-10.14:02:17::SCWBDomain::one_v7_2/src'

TRACE::2020-07-10.14:02:17::SCWBDomain::"Compiling standalone ARMv8 64 bit"

TRACE::2020-07-10.14:02:24::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/standalo
TRACE::2020-07-10.14:02:24::SCWBDomain::ne_v7_2/src'

TRACE::2020-07-10.14:02:24::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src"

TRACE::2020-07-10.14:02:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-07-10.14:02:24::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-07-10.14:02:24::SCWBDomain::ects"

TRACE::2020-07-10.14:02:24::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/sysmonp
TRACE::2020-07-10.14:02:24::SCWBDomain::su_v2_6/src'

TRACE::2020-07-10.14:02:24::SCWBDomain::"Compiling sysmonpsu"

TRACE::2020-07-10.14:02:26::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/sysmonps
TRACE::2020-07-10.14:02:26::SCWBDomain::u_v2_6/src'

TRACE::2020-07-10.14:02:26::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_11/src"

TRACE::2020-07-10.14:02:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-07-10.14:02:26::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:02:26::SCWBDomain::s"

TRACE::2020-07-10.14:02:26::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ttcps_v
TRACE::2020-07-10.14:02:26::SCWBDomain::3_11/src'

TRACE::2020-07-10.14:02:26::SCWBDomain::"Compiling ttcps"

TRACE::2020-07-10.14:02:27::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ttcps_v3
TRACE::2020-07-10.14:02:27::SCWBDomain::_11/src'

TRACE::2020-07-10.14:02:27::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_9/src"

TRACE::2020-07-10.14:02:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-07-10.14:02:27::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:02:27::SCWBDomain::s"

TRACE::2020-07-10.14:02:27::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/uartps_
TRACE::2020-07-10.14:02:27::SCWBDomain::v3_9/src'

TRACE::2020-07-10.14:02:27::SCWBDomain::"Compiling uartps"

TRACE::2020-07-10.14:02:30::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/uartps_v
TRACE::2020-07-10.14:02:30::SCWBDomain::3_9/src'

TRACE::2020-07-10.14:02:30::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_7/src"

TRACE::2020-07-10.14:02:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-07-10.14:02:30::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:02:30::SCWBDomain::s"

TRACE::2020-07-10.14:02:30::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/usbpsu_
TRACE::2020-07-10.14:02:30::SCWBDomain::v1_7/src'

TRACE::2020-07-10.14:02:30::SCWBDomain::"Compiling usbpsu"

TRACE::2020-07-10.14:02:34::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/usbpsu_v
TRACE::2020-07-10.14:02:34::SCWBDomain::1_7/src'

TRACE::2020-07-10.14:02:34::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_9/src"

TRACE::2020-07-10.14:02:34::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-07-10.14:02:34::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2020-07-10.14:02:34::SCWBDomain::objects"

TRACE::2020-07-10.14:02:34::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/video_c
TRACE::2020-07-10.14:02:34::SCWBDomain::ommon_v4_9/src'

TRACE::2020-07-10.14:02:34::SCWBDomain::"Compiling video_common"

TRACE::2020-07-10.14:02:36::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/video_co
TRACE::2020-07-10.14:02:36::SCWBDomain::mmon_v4_9/src'

TRACE::2020-07-10.14:02:36::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_3/src"

TRACE::2020-07-10.14:02:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-07-10.14:02:36::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2020-07-10.14:02:36::SCWBDomain::"

TRACE::2020-07-10.14:02:36::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/wdtps_v
TRACE::2020-07-10.14:02:36::SCWBDomain::3_3/src'

TRACE::2020-07-10.14:02:37::SCWBDomain::"Compiling wdtps"

TRACE::2020-07-10.14:02:38::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/wdtps_v3
TRACE::2020-07-10.14:02:38::SCWBDomain::_3/src'

TRACE::2020-07-10.14:02:38::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilffs_v4_3/src"

TRACE::2020-07-10.14:02:38::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-07-10.14:02:38::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:02:38::SCWBDomain::s"

TRACE::2020-07-10.14:02:38::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilffs_
TRACE::2020-07-10.14:02:38::SCWBDomain::v4_3/src'

TRACE::2020-07-10.14:02:38::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-07-10.14:02:39::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilffs_v
TRACE::2020-07-10.14:02:39::SCWBDomain::4_3/src'

TRACE::2020-07-10.14:02:39::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilpm_v3_1/src"

TRACE::2020-07-10.14:02:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-07-10.14:02:39::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2020-07-10.14:02:39::SCWBDomain::"

TRACE::2020-07-10.14:02:39::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilpm_v
TRACE::2020-07-10.14:02:39::SCWBDomain::3_1/src'

TRACE::2020-07-10.14:02:39::SCWBDomain::"Compiling xilpm library"

TRACE::2020-07-10.14:02:41::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilpm_v3
TRACE::2020-07-10.14:02:41::SCWBDomain::_1/src'

TRACE::2020-07-10.14:02:41::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v4_2/src"

TRACE::2020-07-10.14:02:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-07-10.14:02:41::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-07-10.14:02:41::SCWBDomain::ects"

TRACE::2020-07-10.14:02:41::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilsecu
TRACE::2020-07-10.14:02:41::SCWBDomain::re_v4_2/src'

TRACE::2020-07-10.14:02:41::SCWBDomain::"Compiling XilSecure Library"

TRACE::2020-07-10.14:02:44::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilsecur
TRACE::2020-07-10.14:02:44::SCWBDomain::e_v4_2/src'

TRACE::2020-07-10.14:02:44::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_9/src"

TRACE::2020-07-10.14:02:44::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-07-10.14:02:44::SCWBDomain::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects"
TRACE::2020-07-10.14:02:44::SCWBDomain::

TRACE::2020-07-10.14:02:44::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/zdma_v1
TRACE::2020-07-10.14:02:44::SCWBDomain::_9/src'

TRACE::2020-07-10.14:02:44::SCWBDomain::"Compiling zdma"

TRACE::2020-07-10.14:02:46::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/zdma_v1_
TRACE::2020-07-10.14:02:46::SCWBDomain::9/src'

TRACE::2020-07-10.14:02:46::SCWBDomain::'Finished building libraries'

TRACE::2020-07-10.14:02:46::SCWBDomain::make[1]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2020-07-10.14:02:46::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_qspi.c -
TRACE::2020-07-10.14:02:46::SCWBDomain::o xfsbl_qspi.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-07-10.14:02:46::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_csu_dma.
TRACE::2020-07-10.14:02:46::SCWBDomain::c -o xfsbl_csu_dma.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-07-10.14:02:46::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_nand.c -
TRACE::2020-07-10.14:02:46::SCWBDomain::o xfsbl_nand.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-07-10.14:02:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_sd.c -o 
TRACE::2020-07-10.14:02:47::SCWBDomain::xfsbl_sd.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-07-10.14:02:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_usb.c -o
TRACE::2020-07-10.14:02:47::SCWBDomain:: xfsbl_usb.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-07-10.14:02:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_hooks.c 
TRACE::2020-07-10.14:02:47::SCWBDomain::-o xfsbl_hooks.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-07-10.14:02:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_main.c -
TRACE::2020-07-10.14:02:47::SCWBDomain::o xfsbl_main.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-07-10.14:02:48::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_dfu_util
TRACE::2020-07-10.14:02:48::SCWBDomain::.c -o xfsbl_dfu_util.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-07-10.14:02:48::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_partitio
TRACE::2020-07-10.14:02:48::SCWBDomain::n_load.c -o xfsbl_partition_load.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-07-10.14:02:48::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_initiali
TRACE::2020-07-10.14:02:48::SCWBDomain::zation.c -o xfsbl_initialization.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-07-10.14:02:48::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_ddr_init
TRACE::2020-07-10.14:02:48::SCWBDomain::.c -o xfsbl_ddr_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-07-10.14:02:50::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_handoff.
TRACE::2020-07-10.14:02:50::SCWBDomain::c -o xfsbl_handoff.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-07-10.14:02:50::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c psu_init.c -o 
TRACE::2020-07-10.14:02:50::SCWBDomain::psu_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-07-10.14:02:51::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_board.c 
TRACE::2020-07-10.14:02:51::SCWBDomain::-o xfsbl_board.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-07-10.14:02:51::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_misc_dri
TRACE::2020-07-10.14:02:51::SCWBDomain::vers.c -o xfsbl_misc_drivers.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-07-10.14:02:51::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_bs.c -o 
TRACE::2020-07-10.14:02:51::SCWBDomain::xfsbl_bs.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-07-10.14:02:51::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_rsa_sha.
TRACE::2020-07-10.14:02:51::SCWBDomain::c -o xfsbl_rsa_sha.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-07-10.14:02:52::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_plpartit
TRACE::2020-07-10.14:02:52::SCWBDomain::ion_valid.c -o xfsbl_plpartition_valid.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-07-10.14:02:52::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_image_he
TRACE::2020-07-10.14:02:52::SCWBDomain::ader.c -o xfsbl_image_header.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-07-10.14:02:52::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_misc.c -
TRACE::2020-07-10.14:02:52::SCWBDomain::o xfsbl_misc.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-07-10.14:02:53::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_authenti
TRACE::2020-07-10.14:02:53::SCWBDomain::cation.c -o xfsbl_authentication.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-07-10.14:02:53::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_translat
TRACE::2020-07-10.14:02:53::SCWBDomain::ion_table.S -o xfsbl_translation_table.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-07-10.14:02:53::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_exit.S -
TRACE::2020-07-10.14:02:53::SCWBDomain::o xfsbl_exit.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-07-10.14:02:53::SCWBDomain::aarch64-none-elf-gcc -o executable.elf  xfsbl_qspi.o  xfsbl_csu_dma.o  xfsbl_nand.o  xfsbl_sd.o  xfsbl_usb.o  xfsbl_hooks.o  xf
TRACE::2020-07-10.14:02:53::SCWBDomain::sbl_main.o  xfsbl_dfu_util.o  xfsbl_partition_load.o  xfsbl_initialization.o  xfsbl_ddr_init.o  xfsbl_handoff.o  psu_init.o  xf
TRACE::2020-07-10.14:02:53::SCWBDomain::sbl_board.o  xfsbl_misc_drivers.o  xfsbl_bs.o  xfsbl_rsa_sha.o  xfsbl_plpartition_valid.o  xfsbl_image_header.o  xfsbl_misc.o  
TRACE::2020-07-10.14:02:53::SCWBDomain::xfsbl_authentication.o  xfsbl_translation_table.o  xfsbl_exit.o -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -f
TRACE::2020-07-10.14:02:53::SCWBDomain::fat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group -Wl,--s
TRACE::2020-07-10.14:02:53::SCWBDomain::tart-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group                       
TRACE::2020-07-10.14:02:53::SCWBDomain::                                                                                 -Wl,--start-group,-lxil,-lgcc,-lc,-lmetal,--en
TRACE::2020-07-10.14:02:53::SCWBDomain::d-group -n  -Wl,--gc-sections -Lzynqmp_fsbl_bsp/psu_cortexa53_0/lib -Tlscript.ld

LOG::2020-07-10.14:02:59::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2020-07-10.14:02:59::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2020-07-10.14:02:59::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-07-10.14:02:59::SCWDomain::Building the domain as part of full build :  zynqmp_pmufw
TRACE::2020-07-10.14:02:59::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:02:59::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:02:59::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:02:59::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.14:02:59::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:02:59::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.14:02:59::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.14:02:59::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.14:02:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.14:02:59::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.14:02:59::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.14:02:59::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.14:02:59::SCWBDomain::Completed writing the mss file at C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2020-07-10.14:02:59::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-07-10.14:02:59::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-07-10.14:02:59::SCWBDomain::System Command Ran  C:&  cd  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw & make 
TRACE::2020-07-10.14:02:59::SCWBDomain::make -C zynqmp_pmufw_bsp

TRACE::2020-07-10.14:02:59::SCWBDomain::make[1]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp'

TRACE::2020-07-10.14:02:59::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/avbuf_v2_3/src"

TRACE::2020-07-10.14:02:59::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2020-07-10.14:02:59::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2020-07-10.14:02:59::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:02:59::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/avbuf_v2_3/
TRACE::2020-07-10.14:02:59::SCWBDomain::src'

TRACE::2020-07-10.14:02:59::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/avbuf_v2_3/s
TRACE::2020-07-10.14:02:59::SCWBDomain::rc'

TRACE::2020-07-10.14:02:59::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/axipmon_v6_8/src"

TRACE::2020-07-10.14:02:59::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-07-10.14:02:59::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-07-10.14:02:59::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:02:59::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/axipmon_v6_
TRACE::2020-07-10.14:02:59::SCWBDomain::8/src'

TRACE::2020-07-10.14:02:59::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/axipmon_v6_8
TRACE::2020-07-10.14:02:59::SCWBDomain::/src'

TRACE::2020-07-10.14:02:59::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/clockps_v1_2/src"

TRACE::2020-07-10.14:02:59::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_2/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-07-10.14:02:59::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-07-10.14:02:59::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:02:59::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/clockps_v1_
TRACE::2020-07-10.14:02:59::SCWBDomain::2/src'

TRACE::2020-07-10.14:03:00::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/clockps_v1_2
TRACE::2020-07-10.14:03:00::SCWBDomain::/src'

TRACE::2020-07-10.14:03:00::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/cpu_v2_11/src"

TRACE::2020-07-10.14:03:00::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-07-10.14:03:00::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-07-10.14:03:00::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:03:00::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/cpu_v2_11/s
TRACE::2020-07-10.14:03:00::SCWBDomain::rc'

TRACE::2020-07-10.14:03:00::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/cpu_v2_11/sr
TRACE::2020-07-10.14:03:00::SCWBDomain::c'

TRACE::2020-07-10.14:03:00::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/csudma_v1_6/src"

TRACE::2020-07-10.14:03:00::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-07-10.14:03:00::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-07-10.14:03:00::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:03:00::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/csudma_v1_6
TRACE::2020-07-10.14:03:00::SCWBDomain::/src'

TRACE::2020-07-10.14:03:00::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/csudma_v1_6/
TRACE::2020-07-10.14:03:00::SCWBDomain::src'

TRACE::2020-07-10.14:03:00::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_2/src"

TRACE::2020-07-10.14:03:00::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_2/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-07-10.14:03:00::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-07-10.14:03:00::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:03:00::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ddrcpsu_v1_
TRACE::2020-07-10.14:03:00::SCWBDomain::2/src'

TRACE::2020-07-10.14:03:00::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ddrcpsu_v1_2
TRACE::2020-07-10.14:03:00::SCWBDomain::/src'

TRACE::2020-07-10.14:03:00::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/dpdma_v1_2/src"

TRACE::2020-07-10.14:03:00::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_2/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2020-07-10.14:03:00::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2020-07-10.14:03:00::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:03:00::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/dpdma_v1_2/
TRACE::2020-07-10.14:03:00::SCWBDomain::src'

TRACE::2020-07-10.14:03:00::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/dpdma_v1_2/s
TRACE::2020-07-10.14:03:00::SCWBDomain::rc'

TRACE::2020-07-10.14:03:00::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/emacps_v3_11/src"

TRACE::2020-07-10.14:03:00::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-07-10.14:03:00::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-07-10.14:03:00::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:03:00::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/emacps_v3_1
TRACE::2020-07-10.14:03:00::SCWBDomain::1/src'

TRACE::2020-07-10.14:03:00::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/emacps_v3_11
TRACE::2020-07-10.14:03:00::SCWBDomain::/src'

TRACE::2020-07-10.14:03:00::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/gpiops_v3_7/src"

TRACE::2020-07-10.14:03:00::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-07-10.14:03:00::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-07-10.14:03:00::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:03:00::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/gpiops_v3_7
TRACE::2020-07-10.14:03:00::SCWBDomain::/src'

TRACE::2020-07-10.14:03:00::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/gpiops_v3_7/
TRACE::2020-07-10.14:03:00::SCWBDomain::src'

TRACE::2020-07-10.14:03:00::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/gpio_v4_6/src"

TRACE::2020-07-10.14:03:00::SCWBDomain::make -C psu_pmu_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-07-10.14:03:00::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-07-10.14:03:00::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:03:00::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/gpio_v4_6/s
TRACE::2020-07-10.14:03:00::SCWBDomain::rc'

TRACE::2020-07-10.14:03:00::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/gpio_v4_6/sr
TRACE::2020-07-10.14:03:00::SCWBDomain::c'

TRACE::2020-07-10.14:03:01::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/iicps_v3_11/src"

TRACE::2020-07-10.14:03:01::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-07-10.14:03:01::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-07-10.14:03:01::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:03:01::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/iicps_v3_11
TRACE::2020-07-10.14:03:01::SCWBDomain::/src'

TRACE::2020-07-10.14:03:01::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/iicps_v3_11/
TRACE::2020-07-10.14:03:01::SCWBDomain::src'

TRACE::2020-07-10.14:03:01::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ipipsu_v2_6/src"

TRACE::2020-07-10.14:03:01::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-07-10.14:03:01::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-07-10.14:03:01::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:03:01::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ipipsu_v2_6
TRACE::2020-07-10.14:03:01::SCWBDomain::/src'

TRACE::2020-07-10.14:03:01::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ipipsu_v2_6/
TRACE::2020-07-10.14:03:01::SCWBDomain::src'

TRACE::2020-07-10.14:03:01::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/libmetal_v2_1/src"

TRACE::2020-07-10.14:03:01::SCWBDomain::make -C psu_pmu_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-07-10.14:03:01::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-07-10.14:03:01::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:03:01::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/libmetal_v2
TRACE::2020-07-10.14:03:01::SCWBDomain::_1/src'

TRACE::2020-07-10.14:03:01::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/libmetal_v2_
TRACE::2020-07-10.14:03:01::SCWBDomain::1/src'

TRACE::2020-07-10.14:03:01::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/qspipsu_v1_11/src"

TRACE::2020-07-10.14:03:01::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-07-10.14:03:01::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-07-10.14:03:01::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:03:01::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/qspipsu_v1_
TRACE::2020-07-10.14:03:01::SCWBDomain::11/src'

TRACE::2020-07-10.14:03:01::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/qspipsu_v1_1
TRACE::2020-07-10.14:03:01::SCWBDomain::1/src'

TRACE::2020-07-10.14:03:01::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/resetps_v1_3/src"

TRACE::2020-07-10.14:03:01::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-07-10.14:03:01::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-07-10.14:03:01::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:03:01::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/resetps_v1_
TRACE::2020-07-10.14:03:01::SCWBDomain::3/src'

TRACE::2020-07-10.14:03:01::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/resetps_v1_3
TRACE::2020-07-10.14:03:01::SCWBDomain::/src'

TRACE::2020-07-10.14:03:01::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/rfdc_v8_0/src"

TRACE::2020-07-10.14:03:01::SCWBDomain::make -C psu_pmu_0/libsrc/rfdc_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-07-10.14:03:01::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-07-10.14:03:01::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:03:01::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/rfdc_v8_0/s
TRACE::2020-07-10.14:03:01::SCWBDomain::rc'

TRACE::2020-07-10.14:03:02::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/rfdc_v8_0/sr
TRACE::2020-07-10.14:03:02::SCWBDomain::c'

TRACE::2020-07-10.14:03:02::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_9/src"

TRACE::2020-07-10.14:03:02::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-07-10.14:03:02::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-07-10.14:03:02::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:03:02::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/rtcpsu_v1_9
TRACE::2020-07-10.14:03:02::SCWBDomain::/src'

TRACE::2020-07-10.14:03:02::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/rtcpsu_v1_9/
TRACE::2020-07-10.14:03:02::SCWBDomain::src'

TRACE::2020-07-10.14:03:02::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sdps_v3_9/src"

TRACE::2020-07-10.14:03:02::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-07-10.14:03:02::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-07-10.14:03:02::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:03:02::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/sdps_v3_9/s
TRACE::2020-07-10.14:03:02::SCWBDomain::rc'

TRACE::2020-07-10.14:03:02::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/sdps_v3_9/sr
TRACE::2020-07-10.14:03:02::SCWBDomain::c'

TRACE::2020-07-10.14:03:02::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/standalone_v7_2/src"

TRACE::2020-07-10.14:03:02::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-07-10.14:03:02::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-07-10.14:03:02::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:03:02::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/standalone_
TRACE::2020-07-10.14:03:02::SCWBDomain::v7_2/src'

TRACE::2020-07-10.14:03:02::SCWBDomain::make[3]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/standalone_
TRACE::2020-07-10.14:03:02::SCWBDomain::v7_2/src/profile'

TRACE::2020-07-10.14:03:02::SCWBDomain::make[3]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/standalone_v
TRACE::2020-07-10.14:03:02::SCWBDomain::7_2/src/profile'

TRACE::2020-07-10.14:03:02::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/standalone_v
TRACE::2020-07-10.14:03:02::SCWBDomain::7_2/src'

TRACE::2020-07-10.14:03:02::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_6/src"

TRACE::2020-07-10.14:03:02::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-07-10.14:03:02::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2020-07-10.14:03:02::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:03:02::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/sysmonpsu_v
TRACE::2020-07-10.14:03:02::SCWBDomain::2_6/src'

TRACE::2020-07-10.14:03:02::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/sysmonpsu_v2
TRACE::2020-07-10.14:03:02::SCWBDomain::_6/src'

TRACE::2020-07-10.14:03:02::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ttcps_v3_11/src"

TRACE::2020-07-10.14:03:02::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-07-10.14:03:02::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-07-10.14:03:02::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:03:02::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ttcps_v3_11
TRACE::2020-07-10.14:03:02::SCWBDomain::/src'

TRACE::2020-07-10.14:03:02::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ttcps_v3_11/
TRACE::2020-07-10.14:03:02::SCWBDomain::src'

TRACE::2020-07-10.14:03:02::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/uartps_v3_9/src"

TRACE::2020-07-10.14:03:02::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-07-10.14:03:02::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-07-10.14:03:02::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:03:03::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/uartps_v3_9
TRACE::2020-07-10.14:03:03::SCWBDomain::/src'

TRACE::2020-07-10.14:03:03::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/uartps_v3_9/
TRACE::2020-07-10.14:03:03::SCWBDomain::src'

TRACE::2020-07-10.14:03:03::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/usbpsu_v1_7/src"

TRACE::2020-07-10.14:03:03::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-07-10.14:03:03::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-07-10.14:03:03::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:03:03::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/usbpsu_v1_7
TRACE::2020-07-10.14:03:03::SCWBDomain::/src'

TRACE::2020-07-10.14:03:03::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/usbpsu_v1_7/
TRACE::2020-07-10.14:03:03::SCWBDomain::src'

TRACE::2020-07-10.14:03:03::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/video_common_v4_9/src"

TRACE::2020-07-10.14:03:03::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-07-10.14:03:03::SCWBDomain::MPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g
TRACE::2020-07-10.14:03:03::SCWBDomain:: -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:03:03::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/video_commo
TRACE::2020-07-10.14:03:03::SCWBDomain::n_v4_9/src'

TRACE::2020-07-10.14:03:03::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/video_common
TRACE::2020-07-10.14:03:03::SCWBDomain::_v4_9/src'

TRACE::2020-07-10.14:03:03::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/wdtps_v3_3/src"

TRACE::2020-07-10.14:03:03::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2020-07-10.14:03:03::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2020-07-10.14:03:03::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:03:03::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/wdtps_v3_3/
TRACE::2020-07-10.14:03:03::SCWBDomain::src'

TRACE::2020-07-10.14:03:03::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/wdtps_v3_3/s
TRACE::2020-07-10.14:03:03::SCWBDomain::rc'

TRACE::2020-07-10.14:03:03::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilfpga_v5_2/src"

TRACE::2020-07-10.14:03:03::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_2/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-07-10.14:03:03::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-07-10.14:03:03::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:03:03::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilfpga_v5_
TRACE::2020-07-10.14:03:03::SCWBDomain::2/src'

TRACE::2020-07-10.14:03:03::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilfpga_v5_2
TRACE::2020-07-10.14:03:03::SCWBDomain::/src'

TRACE::2020-07-10.14:03:03::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilsecure_v4_2/src"

TRACE::2020-07-10.14:03:03::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_2/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-07-10.14:03:03::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2020-07-10.14:03:03::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:03:03::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilsecure_v
TRACE::2020-07-10.14:03:03::SCWBDomain::4_2/src'

TRACE::2020-07-10.14:03:03::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilsecure_v4
TRACE::2020-07-10.14:03:03::SCWBDomain::_2/src'

TRACE::2020-07-10.14:03:03::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilskey_v6_9/src"

TRACE::2020-07-10.14:03:03::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v6_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-07-10.14:03:03::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-07-10.14:03:03::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:03:03::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilskey_v6_
TRACE::2020-07-10.14:03:03::SCWBDomain::9/src'

TRACE::2020-07-10.14:03:03::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilskey_v6_9
TRACE::2020-07-10.14:03:03::SCWBDomain::/src'

TRACE::2020-07-10.14:03:03::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/zdma_v1_9/src"

TRACE::2020-07-10.14:03:03::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-07-10.14:03:03::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-07-10.14:03:03::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:03:03::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/zdma_v1_9/s
TRACE::2020-07-10.14:03:03::SCWBDomain::rc'

TRACE::2020-07-10.14:03:04::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/zdma_v1_9/sr
TRACE::2020-07-10.14:03:04::SCWBDomain::c'

TRACE::2020-07-10.14:03:04::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/avbuf_v2_3/src"

TRACE::2020-07-10.14:03:04::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2020-07-10.14:03:04::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2020-07-10.14:03:04::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:03:04::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/avbuf_v2_3/
TRACE::2020-07-10.14:03:04::SCWBDomain::src'

TRACE::2020-07-10.14:03:04::SCWBDomain::"Compiling avbuf"

TRACE::2020-07-10.14:03:05::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/avbuf_v2_3/s
TRACE::2020-07-10.14:03:05::SCWBDomain::rc'

TRACE::2020-07-10.14:03:05::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/axipmon_v6_8/src"

TRACE::2020-07-10.14:03:05::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-07-10.14:03:05::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-07-10.14:03:05::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:03:05::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/axipmon_v6_
TRACE::2020-07-10.14:03:05::SCWBDomain::8/src'

TRACE::2020-07-10.14:03:05::SCWBDomain::"Compiling axipmon"

TRACE::2020-07-10.14:03:07::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/axipmon_v6_8
TRACE::2020-07-10.14:03:07::SCWBDomain::/src'

TRACE::2020-07-10.14:03:07::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/clockps_v1_2/src"

TRACE::2020-07-10.14:03:07::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-07-10.14:03:07::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-07-10.14:03:07::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:03:07::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/clockps_v1_
TRACE::2020-07-10.14:03:07::SCWBDomain::2/src'

TRACE::2020-07-10.14:03:07::SCWBDomain::"Compiling clockps"

TRACE::2020-07-10.14:03:09::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/clockps_v1_2
TRACE::2020-07-10.14:03:09::SCWBDomain::/src'

TRACE::2020-07-10.14:03:09::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/cpu_v2_11/src"

TRACE::2020-07-10.14:03:09::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2020-07-10.14:03:09::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2020-07-10.14:03:09::SCWBDomain::-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:03:09::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/cpu_v2_11/s
TRACE::2020-07-10.14:03:09::SCWBDomain::rc'

TRACE::2020-07-10.14:03:09::SCWBDomain::"Compiling cpu"

TRACE::2020-07-10.14:03:10::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/cpu_v2_11/sr
TRACE::2020-07-10.14:03:10::SCWBDomain::c'

TRACE::2020-07-10.14:03:10::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/csudma_v1_6/src"

TRACE::2020-07-10.14:03:10::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2020-07-10.14:03:10::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2020-07-10.14:03:10::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:03:10::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/csudma_v1_6
TRACE::2020-07-10.14:03:10::SCWBDomain::/src'

TRACE::2020-07-10.14:03:10::SCWBDomain::"Compiling csudma"

TRACE::2020-07-10.14:03:11::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/csudma_v1_6/
TRACE::2020-07-10.14:03:11::SCWBDomain::src'

TRACE::2020-07-10.14:03:11::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ddrcpsu_v1_2/src"

TRACE::2020-07-10.14:03:11::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_2/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-07-10.14:03:11::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-07-10.14:03:11::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:03:11::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ddrcpsu_v1_
TRACE::2020-07-10.14:03:11::SCWBDomain::2/src'

TRACE::2020-07-10.14:03:11::SCWBDomain::"Compiling ddrcpsu"

TRACE::2020-07-10.14:03:11::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ddrcpsu_v1_2
TRACE::2020-07-10.14:03:11::SCWBDomain::/src'

TRACE::2020-07-10.14:03:11::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/dpdma_v1_2/src"

TRACE::2020-07-10.14:03:11::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_2/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2020-07-10.14:03:11::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2020-07-10.14:03:11::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:03:11::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/dpdma_v1_2/
TRACE::2020-07-10.14:03:11::SCWBDomain::src'

TRACE::2020-07-10.14:03:11::SCWBDomain::"Compiling dpdma"

TRACE::2020-07-10.14:03:12::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/dpdma_v1_2/s
TRACE::2020-07-10.14:03:12::SCWBDomain::rc'

TRACE::2020-07-10.14:03:12::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/emacps_v3_11/src"

TRACE::2020-07-10.14:03:12::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-07-10.14:03:12::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-07-10.14:03:12::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:03:12::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/emacps_v3_1
TRACE::2020-07-10.14:03:12::SCWBDomain::1/src'

TRACE::2020-07-10.14:03:13::SCWBDomain::"Compiling emacps"

TRACE::2020-07-10.14:03:14::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/emacps_v3_11
TRACE::2020-07-10.14:03:14::SCWBDomain::/src'

TRACE::2020-07-10.14:03:14::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/gpiops_v3_7/src"

TRACE::2020-07-10.14:03:14::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2020-07-10.14:03:14::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2020-07-10.14:03:14::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:03:14::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/gpiops_v3_7
TRACE::2020-07-10.14:03:14::SCWBDomain::/src'

TRACE::2020-07-10.14:03:15::SCWBDomain::"Compiling gpiops"

TRACE::2020-07-10.14:03:16::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/gpiops_v3_7/
TRACE::2020-07-10.14:03:16::SCWBDomain::src'

TRACE::2020-07-10.14:03:16::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/gpio_v4_6/src"

TRACE::2020-07-10.14:03:16::SCWBDomain::make -C psu_pmu_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2020-07-10.14:03:16::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2020-07-10.14:03:16::SCWBDomain::-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:03:16::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/gpio_v4_6/s
TRACE::2020-07-10.14:03:16::SCWBDomain::rc'

TRACE::2020-07-10.14:03:16::SCWBDomain::"Compiling gpio"

TRACE::2020-07-10.14:03:18::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/gpio_v4_6/sr
TRACE::2020-07-10.14:03:18::SCWBDomain::c'

TRACE::2020-07-10.14:03:18::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/iicps_v3_11/src"

TRACE::2020-07-10.14:03:18::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2020-07-10.14:03:18::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2020-07-10.14:03:18::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:03:18::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/iicps_v3_11
TRACE::2020-07-10.14:03:18::SCWBDomain::/src'

TRACE::2020-07-10.14:03:18::SCWBDomain::"Compiling iicps"

TRACE::2020-07-10.14:03:21::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/iicps_v3_11/
TRACE::2020-07-10.14:03:21::SCWBDomain::src'

TRACE::2020-07-10.14:03:21::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ipipsu_v2_6/src"

TRACE::2020-07-10.14:03:21::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2020-07-10.14:03:21::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2020-07-10.14:03:21::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:03:21::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ipipsu_v2_6
TRACE::2020-07-10.14:03:21::SCWBDomain::/src'

TRACE::2020-07-10.14:03:21::SCWBDomain::"Compiling ipipsu"

TRACE::2020-07-10.14:03:22::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ipipsu_v2_6/
TRACE::2020-07-10.14:03:22::SCWBDomain::src'

TRACE::2020-07-10.14:03:22::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/libmetal_v2_1/src"

TRACE::2020-07-10.14:03:22::SCWBDomain::make -C psu_pmu_0/libsrc/libmetal_v2_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2020-07-10.14:03:22::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2020-07-10.14:03:22::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:03:22::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/libmetal_v2
TRACE::2020-07-10.14:03:22::SCWBDomain::_1/src'

TRACE::2020-07-10.14:03:24::SCWBDomain::make[3]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/libmetal_v2
TRACE::2020-07-10.14:03:24::SCWBDomain::_1/build_libmetal'

TRACE::2020-07-10.14:03:24::SCWBDomain::make[4]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/libmetal_v2
TRACE::2020-07-10.14:03:24::SCWBDomain::_1/build_libmetal'

TRACE::2020-07-10.14:03:24::SCWBDomain::make[5]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/libmetal_v2
TRACE::2020-07-10.14:03:24::SCWBDomain::_1/build_libmetal'

TRACE::2020-07-10.14:03:24::SCWBDomain::Scanning dependencies of target metal-static

TRACE::2020-07-10.14:03:24::SCWBDomain::make[5]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/libmetal_v2_
TRACE::2020-07-10.14:03:24::SCWBDomain::1/build_libmetal'

TRACE::2020-07-10.14:03:25::SCWBDomain::make[5]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/libmetal_v2
TRACE::2020-07-10.14:03:25::SCWBDomain::_1/build_libmetal'

TRACE::2020-07-10.14:03:25::SCWBDomain::[  5%] Building C object lib/CMakeFiles/metal-static.dir/dma.c.obj

TRACE::2020-07-10.14:03:25::SCWBDomain::[ 10%] Building C object lib/CMakeFiles/metal-static.dir/device.c.obj

TRACE::2020-07-10.14:03:25::SCWBDomain::[ 15%] Building C object lib/CMakeFiles/metal-static.dir/init.c.obj

TRACE::2020-07-10.14:03:26::SCWBDomain::[ 21%] Building C object lib/CMakeFiles/metal-static.dir/io.c.obj

TRACE::2020-07-10.14:03:26::SCWBDomain::[ 26%] Building C object lib/CMakeFiles/metal-static.dir/irq.c.obj

TRACE::2020-07-10.14:03:26::SCWBDomain::[ 31%] Building C object lib/CMakeFiles/metal-static.dir/log.c.obj

TRACE::2020-07-10.14:03:27::SCWBDomain::[ 36%] Building C object lib/CMakeFiles/metal-static.dir/shmem.c.obj

TRACE::2020-07-10.14:03:27::SCWBDomain::[ 42%] Building C object lib/CMakeFiles/metal-static.dir/shmem-provider.c.obj

TRACE::2020-07-10.14:03:28::SCWBDomain::[ 47%] Building C object lib/CMakeFiles/metal-static.dir/softirq.c.obj

TRACE::2020-07-10.14:03:28::SCWBDomain::[ 52%] Building C object lib/CMakeFiles/metal-static.dir/version.c.obj

TRACE::2020-07-10.14:03:28::SCWBDomain::[ 57%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/condition.c.obj

TRACE::2020-07-10.14:03:28::SCWBDomain::[ 63%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/device.c.obj

TRACE::2020-07-10.14:03:29::SCWBDomain::[ 68%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/init.c.obj

TRACE::2020-07-10.14:03:29::SCWBDomain::[ 73%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/io.c.obj

TRACE::2020-07-10.14:03:29::SCWBDomain::[ 78%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/irq.c.obj

TRACE::2020-07-10.14:03:30::SCWBDomain::[ 84%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/time.c.obj

TRACE::2020-07-10.14:03:30::SCWBDomain::[ 89%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/microblaze_generic/sys.c.obj

TRACE::2020-07-10.14:03:31::SCWBDomain::[ 94%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2020-07-10.14:03:31::SCWBDomain::[100%] Linking C static library libmetal.a

TRACE::2020-07-10.14:03:31::SCWBDomain::C:/Xilinx/Vitis/2020.1/gnu/microblaze/nt/bin/mb-ar.exe cq libmetal.a  CMakeFiles/metal-static.dir/dma.c.obj CMakeFiles/metal-st
TRACE::2020-07-10.14:03:31::SCWBDomain::atic.dir/device.c.obj CMakeFiles/metal-static.dir/init.c.obj CMakeFiles/metal-static.dir/io.c.obj CMakeFiles/metal-static.dir/i
TRACE::2020-07-10.14:03:31::SCWBDomain::rq.c.obj CMakeFiles/metal-static.dir/log.c.obj CMakeFiles/metal-static.dir/shmem.c.obj CMakeFiles/metal-static.dir/shmem-provid
TRACE::2020-07-10.14:03:31::SCWBDomain::er.c.obj CMakeFiles/metal-static.dir/softirq.c.obj CMakeFiles/metal-static.dir/version.c.obj CMakeFiles/metal-static.dir/system
TRACE::2020-07-10.14:03:31::SCWBDomain::/generic/condition.c.obj CMakeFiles/metal-static.dir/system/generic/device.c.obj CMakeFiles/metal-static.dir/system/generic/ini
TRACE::2020-07-10.14:03:31::SCWBDomain::t.c.obj CMakeFiles/metal-static.dir/system/generic/io.c.obj CMakeFiles/metal-static.dir/system/generic/irq.c.obj CMakeFiles/met
TRACE::2020-07-10.14:03:31::SCWBDomain::al-static.dir/system/generic/time.c.obj CMakeFiles/metal-static.dir/system/generic/microblaze_generic/sys.c.obj CMakeFiles/meta
TRACE::2020-07-10.14:03:31::SCWBDomain::l-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2020-07-10.14:03:31::SCWBDomain::C:/Xilinx/Vitis/2020.1/gnu/microblaze/nt/bin/mb-ranlib.exe libmetal.a

TRACE::2020-07-10.14:03:31::SCWBDomain::make[5]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/libmetal_v2_
TRACE::2020-07-10.14:03:31::SCWBDomain::1/build_libmetal'

TRACE::2020-07-10.14:03:31::SCWBDomain::[100%] Built target metal-static

TRACE::2020-07-10.14:03:31::SCWBDomain::make[4]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/libmetal_v2_
TRACE::2020-07-10.14:03:31::SCWBDomain::1/build_libmetal'

TRACE::2020-07-10.14:03:32::SCWBDomain::Install the project...

TRACE::2020-07-10.14:03:32::SCWBDomain::-- Install configuration: "Debug"

TRACE::2020-07-10.14:03:32::SCWBDomain::-- Installing: ../../../include/metal/alloc.h

TRACE::2020-07-10.14:03:32::SCWBDomain::-- Installing: ../../../include/metal/assert.h

TRACE::2020-07-10.14:03:32::SCWBDomain::-- Installing: ../../../include/metal/atomic.h

TRACE::2020-07-10.14:03:32::SCWBDomain::-- Installing: ../../../include/metal/cache.h

TRACE::2020-07-10.14:03:32::SCWBDomain::-- Installing: ../../../include/metal/compiler.h

TRACE::2020-07-10.14:03:32::SCWBDomain::-- Installing: ../../../include/metal/condition.h

TRACE::2020-07-10.14:03:32::SCWBDomain::-- Installing: ../../../include/metal/config.h

TRACE::2020-07-10.14:03:32::SCWBDomain::-- Installing: ../../../include/metal/cpu.h

TRACE::2020-07-10.14:03:32::SCWBDomain::-- Installing: ../../../include/metal/device.h

TRACE::2020-07-10.14:03:32::SCWBDomain::-- Installing: ../../../include/metal/dma.h

TRACE::2020-07-10.14:03:32::SCWBDomain::-- Installing: ../../../include/metal/io.h

TRACE::2020-07-10.14:03:32::SCWBDomain::-- Installing: ../../../include/metal/irq.h

TRACE::2020-07-10.14:03:32::SCWBDomain::-- Installing: ../../../include/metal/irq_controller.h

TRACE::2020-07-10.14:03:32::SCWBDomain::-- Installing: ../../../include/metal/list.h

TRACE::2020-07-10.14:03:32::SCWBDomain::-- Installing: ../../../include/metal/log.h

TRACE::2020-07-10.14:03:32::SCWBDomain::-- Installing: ../../../include/metal/mutex.h

TRACE::2020-07-10.14:03:32::SCWBDomain::-- Installing: ../../../include/metal/scatterlist.h

TRACE::2020-07-10.14:03:32::SCWBDomain::-- Installing: ../../../include/metal/shmem.h

TRACE::2020-07-10.14:03:32::SCWBDomain::-- Installing: ../../../include/metal/shmem-provider.h

TRACE::2020-07-10.14:03:32::SCWBDomain::-- Installing: ../../../include/metal/sleep.h

TRACE::2020-07-10.14:03:32::SCWBDomain::-- Installing: ../../../include/metal/softirq.h

TRACE::2020-07-10.14:03:32::SCWBDomain::-- Installing: ../../../include/metal/spinlock.h

TRACE::2020-07-10.14:03:32::SCWBDomain::-- Installing: ../../../include/metal/sys.h

TRACE::2020-07-10.14:03:32::SCWBDomain::-- Installing: ../../../include/metal/time.h

TRACE::2020-07-10.14:03:32::SCWBDomain::-- Installing: ../../../include/metal/utilities.h

TRACE::2020-07-10.14:03:32::SCWBDomain::-- Installing: ../../../include/metal/version.h

TRACE::2020-07-10.14:03:32::SCWBDomain::-- Installing: ../../../include/metal/compiler/gcc/atomic.h

TRACE::2020-07-10.14:03:32::SCWBDomain::-- Installing: ../../../include/metal/compiler/gcc/compiler.h

TRACE::2020-07-10.14:03:32::SCWBDomain::-- Installing: ../../../include/metal/compiler/iar/compiler.h

TRACE::2020-07-10.14:03:32::SCWBDomain::-- Installing: ../../../include/metal/processor/microblaze/atomic.h

TRACE::2020-07-10.14:03:32::SCWBDomain::-- Installing: ../../../include/metal/processor/microblaze/cpu.h

TRACE::2020-07-10.14:03:32::SCWBDomain::-- Installing: ../../../include/metal/system/generic/alloc.h

TRACE::2020-07-10.14:03:32::SCWBDomain::-- Installing: ../../../include/metal/system/generic/assert.h

TRACE::2020-07-10.14:03:32::SCWBDomain::-- Installing: ../../../include/metal/system/generic/cache.h

TRACE::2020-07-10.14:03:32::SCWBDomain::-- Installing: ../../../include/metal/system/generic/condition.h

TRACE::2020-07-10.14:03:32::SCWBDomain::-- Installing: ../../../include/metal/system/generic/io.h

TRACE::2020-07-10.14:03:32::SCWBDomain::-- Installing: ../../../include/metal/system/generic/irq.h

TRACE::2020-07-10.14:03:32::SCWBDomain::-- Installing: ../../../include/metal/system/generic/log.h

TRACE::2020-07-10.14:03:32::SCWBDomain::-- Installing: ../../../include/metal/system/generic/mutex.h

TRACE::2020-07-10.14:03:32::SCWBDomain::-- Installing: ../../../include/metal/system/generic/sleep.h

TRACE::2020-07-10.14:03:32::SCWBDomain::-- Installing: ../../../include/metal/system/generic/sys.h

TRACE::2020-07-10.14:03:32::SCWBDomain::-- Installing: ../../../include/metal/system/generic/microblaze_generic/sys.h

TRACE::2020-07-10.14:03:32::SCWBDomain::-- Installing: ../../../include/metal/system/generic/xlnx_common/sys.h

TRACE::2020-07-10.14:03:32::SCWBDomain::-- Installing: ../../../lib/libmetal.a

TRACE::2020-07-10.14:03:32::SCWBDomain::make[3]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/libmetal_v2_
TRACE::2020-07-10.14:03:32::SCWBDomain::1/build_libmetal'

TRACE::2020-07-10.14:03:32::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/libmetal_v2_
TRACE::2020-07-10.14:03:32::SCWBDomain::1/src'

TRACE::2020-07-10.14:03:32::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/qspipsu_v1_11/src"

TRACE::2020-07-10.14:03:32::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2020-07-10.14:03:32::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2020-07-10.14:03:32::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:03:32::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/qspipsu_v1_
TRACE::2020-07-10.14:03:32::SCWBDomain::11/src'

TRACE::2020-07-10.14:03:32::SCWBDomain::"Compiling qspipsu"

TRACE::2020-07-10.14:03:34::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/qspipsu_v1_1
TRACE::2020-07-10.14:03:34::SCWBDomain::1/src'

TRACE::2020-07-10.14:03:34::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/resetps_v1_3/src"

TRACE::2020-07-10.14:03:34::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-07-10.14:03:34::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-07-10.14:03:34::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:03:34::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/resetps_v1_
TRACE::2020-07-10.14:03:34::SCWBDomain::3/src'

TRACE::2020-07-10.14:03:34::SCWBDomain::"Compiling resetps"

TRACE::2020-07-10.14:03:35::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/resetps_v1_3
TRACE::2020-07-10.14:03:35::SCWBDomain::/src'

TRACE::2020-07-10.14:03:35::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/rfdc_v8_0/src"

TRACE::2020-07-10.14:03:35::SCWBDomain::make -C psu_pmu_0/libsrc/rfdc_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2020-07-10.14:03:35::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2020-07-10.14:03:35::SCWBDomain::-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:03:35::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/rfdc_v8_0/s
TRACE::2020-07-10.14:03:35::SCWBDomain::rc'

TRACE::2020-07-10.14:03:35::SCWBDomain::"Compiling rfdc"

TRACE::2020-07-10.14:03:40::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/rfdc_v8_0/sr
TRACE::2020-07-10.14:03:40::SCWBDomain::c'

TRACE::2020-07-10.14:03:40::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/rtcpsu_v1_9/src"

TRACE::2020-07-10.14:03:40::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2020-07-10.14:03:40::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2020-07-10.14:03:40::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:03:40::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/rtcpsu_v1_9
TRACE::2020-07-10.14:03:40::SCWBDomain::/src'

TRACE::2020-07-10.14:03:40::SCWBDomain::"Compiling rtcpsu"

TRACE::2020-07-10.14:03:41::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/rtcpsu_v1_9/
TRACE::2020-07-10.14:03:41::SCWBDomain::src'

TRACE::2020-07-10.14:03:41::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/sdps_v3_9/src"

TRACE::2020-07-10.14:03:41::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2020-07-10.14:03:41::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2020-07-10.14:03:41::SCWBDomain::-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:03:41::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/sdps_v3_9/s
TRACE::2020-07-10.14:03:41::SCWBDomain::rc'

TRACE::2020-07-10.14:03:41::SCWBDomain::"Compiling sdps"

TRACE::2020-07-10.14:03:43::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/sdps_v3_9/sr
TRACE::2020-07-10.14:03:43::SCWBDomain::c'

TRACE::2020-07-10.14:03:43::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/standalone_v7_2/src"

TRACE::2020-07-10.14:03:43::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-07-10.14:03:43::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-07-10.14:03:43::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:03:43::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/standalone_
TRACE::2020-07-10.14:03:43::SCWBDomain::v7_2/src'

TRACE::2020-07-10.14:03:43::SCWBDomain::"Compiling standalone";

TRACE::2020-07-10.14:03:49::SCWBDomain::make[3]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/standalone_
TRACE::2020-07-10.14:03:49::SCWBDomain::v7_2/src/profile'

TRACE::2020-07-10.14:03:49::SCWBDomain::make[3]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/standalone_v
TRACE::2020-07-10.14:03:49::SCWBDomain::7_2/src/profile'

TRACE::2020-07-10.14:03:49::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/standalone_v
TRACE::2020-07-10.14:03:49::SCWBDomain::7_2/src'

TRACE::2020-07-10.14:03:49::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/sysmonpsu_v2_6/src"

TRACE::2020-07-10.14:03:49::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-07-10.14:03:49::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-07-10.14:03:49::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:03:49::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/sysmonpsu_v
TRACE::2020-07-10.14:03:49::SCWBDomain::2_6/src'

TRACE::2020-07-10.14:03:49::SCWBDomain::"Compiling sysmonpsu"

TRACE::2020-07-10.14:03:50::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/sysmonpsu_v2
TRACE::2020-07-10.14:03:50::SCWBDomain::_6/src'

TRACE::2020-07-10.14:03:50::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ttcps_v3_11/src"

TRACE::2020-07-10.14:03:50::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2020-07-10.14:03:50::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2020-07-10.14:03:50::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:03:50::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ttcps_v3_11
TRACE::2020-07-10.14:03:50::SCWBDomain::/src'

TRACE::2020-07-10.14:03:50::SCWBDomain::"Compiling ttcps"

TRACE::2020-07-10.14:03:52::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ttcps_v3_11/
TRACE::2020-07-10.14:03:52::SCWBDomain::src'

TRACE::2020-07-10.14:03:52::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/uartps_v3_9/src"

TRACE::2020-07-10.14:03:52::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2020-07-10.14:03:52::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2020-07-10.14:03:52::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:03:52::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/uartps_v3_9
TRACE::2020-07-10.14:03:52::SCWBDomain::/src'

TRACE::2020-07-10.14:03:52::SCWBDomain::"Compiling uartps"

TRACE::2020-07-10.14:03:54::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/uartps_v3_9/
TRACE::2020-07-10.14:03:54::SCWBDomain::src'

TRACE::2020-07-10.14:03:54::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/usbpsu_v1_7/src"

TRACE::2020-07-10.14:03:54::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2020-07-10.14:03:54::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2020-07-10.14:03:54::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:03:54::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/usbpsu_v1_7
TRACE::2020-07-10.14:03:54::SCWBDomain::/src'

TRACE::2020-07-10.14:03:54::SCWBDomain::"Compiling usbpsu"

TRACE::2020-07-10.14:03:58::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/usbpsu_v1_7/
TRACE::2020-07-10.14:03:58::SCWBDomain::src'

TRACE::2020-07-10.14:03:58::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/video_common_v4_9/src"

TRACE::2020-07-10.14:03:58::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-07-10.14:03:58::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2020-07-10.14:03:58::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:03:58::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/video_commo
TRACE::2020-07-10.14:03:58::SCWBDomain::n_v4_9/src'

TRACE::2020-07-10.14:03:58::SCWBDomain::"Compiling video_common"

TRACE::2020-07-10.14:03:59::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/video_common
TRACE::2020-07-10.14:03:59::SCWBDomain::_v4_9/src'

TRACE::2020-07-10.14:03:59::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/wdtps_v3_3/src"

TRACE::2020-07-10.14:03:59::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2020-07-10.14:03:59::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2020-07-10.14:03:59::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:03:59::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/wdtps_v3_3/
TRACE::2020-07-10.14:03:59::SCWBDomain::src'

TRACE::2020-07-10.14:04:00::SCWBDomain::"Compiling wdtps"

TRACE::2020-07-10.14:04:01::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/wdtps_v3_3/s
TRACE::2020-07-10.14:04:01::SCWBDomain::rc'

TRACE::2020-07-10.14:04:01::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilfpga_v5_2/src"

TRACE::2020-07-10.14:04:01::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_2/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-07-10.14:04:01::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-07-10.14:04:01::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:04:01::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilfpga_v5_
TRACE::2020-07-10.14:04:01::SCWBDomain::2/src'

TRACE::2020-07-10.14:04:01::SCWBDomain::"Compiling xilfpga Library"

TRACE::2020-07-10.14:04:01::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilfpga_v5_2
TRACE::2020-07-10.14:04:01::SCWBDomain::/src'

TRACE::2020-07-10.14:04:01::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilsecure_v4_2/src"

TRACE::2020-07-10.14:04:02::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_2/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-07-10.14:04:02::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-07-10.14:04:02::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:04:02::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilsecure_v
TRACE::2020-07-10.14:04:02::SCWBDomain::4_2/src'

TRACE::2020-07-10.14:04:02::SCWBDomain::"Compiling XilSecure Library"

TRACE::2020-07-10.14:04:04::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilsecure_v4
TRACE::2020-07-10.14:04:04::SCWBDomain::_2/src'

TRACE::2020-07-10.14:04:04::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilskey_v6_9/src"

TRACE::2020-07-10.14:04:04::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v6_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-07-10.14:04:04::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-07-10.14:04:04::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:04:04::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilskey_v6_
TRACE::2020-07-10.14:04:04::SCWBDomain::9/src'

TRACE::2020-07-10.14:04:04::SCWBDomain::"Compiling Xilskey Library"

TRACE::2020-07-10.14:04:05::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilskey_v6_9
TRACE::2020-07-10.14:04:05::SCWBDomain::/src'

TRACE::2020-07-10.14:04:05::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/zdma_v1_9/src"

TRACE::2020-07-10.14:04:05::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2020-07-10.14:04:05::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2020-07-10.14:04:05::SCWBDomain::-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-07-10.14:04:05::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/zdma_v1_9/s
TRACE::2020-07-10.14:04:05::SCWBDomain::rc'

TRACE::2020-07-10.14:04:05::SCWBDomain::"Compiling zdma"

TRACE::2020-07-10.14:04:07::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/zdma_v1_9/sr
TRACE::2020-07-10.14:04:07::SCWBDomain::c'

TRACE::2020-07-10.14:04:07::SCWBDomain::'Finished building libraries'

TRACE::2020-07-10.14:04:07::SCWBDomain::make[1]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp'

TRACE::2020-07-10.14:04:07::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:07::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_clock.c -o pm_clock.o -Izynqmp_pmufw
TRACE::2020-07-10.14:04:07::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:07::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:07::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_proc.c -o pm_proc.o -Izynqmp_pmufw_b
TRACE::2020-07-10.14:04:07::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:07::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:07::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_csudma.c -o pm_csudma.o -Izynqmp_pmu
TRACE::2020-07-10.14:04:07::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:08::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:08::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_em.c -o xpfw_mod_em.o -Izynqmp
TRACE::2020-07-10.14:04:08::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:08::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:08::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_main.c -o xpfw_main.o -Izynqmp_pmu
TRACE::2020-07-10.14:04:08::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:08::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:08::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_power.c -o pm_power.o -Izynqmp_pmufw
TRACE::2020-07-10.14:04:08::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:09::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:09::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_rpu.c -o xpfw_mod_rpu.o -Izynq
TRACE::2020-07-10.14:04:09::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:09::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:09::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_gpp.c -o pm_gpp.o -Izynqmp_pmufw_bsp
TRACE::2020-07-10.14:04:09::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:09::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:09::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_hooks.c -o pm_hooks.o -Izynqmp_pmufw
TRACE::2020-07-10.14:04:09::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:09::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:09::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_util.c -o xpfw_util.o -Izynqmp_pmu
TRACE::2020-07-10.14:04:09::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:09::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:09::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_pll.c -o pm_pll.o -Izynqmp_pmufw_bsp
TRACE::2020-07-10.14:04:09::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:10::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:10::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_common.c -o xpfw_mod_common.o 
TRACE::2020-07-10.14:04:10::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:10::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:10::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_periph.c -o pm_periph.o -Izynqmp_pmu
TRACE::2020-07-10.14:04:10::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:10::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:10::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c idle_hooks.c -o idle_hooks.o -Izynqmp_p
TRACE::2020-07-10.14:04:10::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:10::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:10::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_resets.c -o xpfw_resets.o -Izynqmp
TRACE::2020-07-10.14:04:10::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:11::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:11::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_core.c -o xpfw_core.o -Izynqmp_pmu
TRACE::2020-07-10.14:04:11::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:11::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:11::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_node.c -o pm_node.o -Izynqmp_pmufw_b
TRACE::2020-07-10.14:04:11::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:11::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:11::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_extern.c -o pm_extern.o -Izynqmp_pmu
TRACE::2020-07-10.14:04:11::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:12::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:12::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_usb.c -o pm_usb.o -Izynqmp_pmufw_bsp
TRACE::2020-07-10.14:04:12::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:12::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:12::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_ultra96.c -o xpfw_mod_ultra96.
TRACE::2020-07-10.14:04:12::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:12::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:12::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_dap.c -o xpfw_mod_dap.o -Izynq
TRACE::2020-07-10.14:04:12::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:12::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:12::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_interrupts.c -o xpfw_interrupts.o 
TRACE::2020-07-10.14:04:12::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:13::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:13::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_ipi_manager.c -o xpfw_ipi_manager.
TRACE::2020-07-10.14:04:13::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:13::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:13::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_crc.c -o xpfw_crc.o -Izynqmp_pmufw
TRACE::2020-07-10.14:04:13::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:13::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:13::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_user_startup.c -o xpfw_user_startu
TRACE::2020-07-10.14:04:13::SCWBDomain::p.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:13::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:13::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_stl.c -o xpfw_mod_stl.o -Izynq
TRACE::2020-07-10.14:04:13::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:14::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_callbacks.c -o pm_callbacks.o -Izynq
TRACE::2020-07-10.14:04:14::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:14::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_reset.c -o pm_reset.o -Izynqmp_pmufw
TRACE::2020-07-10.14:04:14::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:14::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_wdt.c -o xpfw_mod_wdt.o -Izynq
TRACE::2020-07-10.14:04:14::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:14::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_rom_interface.c -o xpfw_rom_interf
TRACE::2020-07-10.14:04:14::SCWBDomain::ace.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:14::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_rtc.c -o xpfw_mod_rtc.o -Izynq
TRACE::2020-07-10.14:04:14::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:15::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:15::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_sched.c -o xpfw_mod_sched.o -I
TRACE::2020-07-10.14:04:15::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:15::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:15::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_sram.c -o pm_sram.o -Izynqmp_pmufw_b
TRACE::2020-07-10.14:04:15::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:15::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:15::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_qspi.c -o pm_qspi.o -Izynqmp_pmufw_b
TRACE::2020-07-10.14:04:15::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:15::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:15::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_ddr.c -o pm_ddr.o -Izynqmp_pmufw_bsp
TRACE::2020-07-10.14:04:15::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:16::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:16::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_pm.c -o xpfw_mod_pm.o -Izynqmp
TRACE::2020-07-10.14:04:16::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:16::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:16::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_platform.c -o xpfw_platform.o -Izy
TRACE::2020-07-10.14:04:16::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:16::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:16::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_pinctrl.c -o pm_pinctrl.o -Izynqmp_p
TRACE::2020-07-10.14:04:16::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:16::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:16::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_slave.c -o pm_slave.o -Izynqmp_pmufw
TRACE::2020-07-10.14:04:16::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:17::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:17::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_scheduler.c -o xpfw_scheduler.o -I
TRACE::2020-07-10.14:04:17::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:17::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:17::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_binding.c -o pm_binding.o -Izynqmp_p
TRACE::2020-07-10.14:04:17::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:17::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:17::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_events.c -o xpfw_events.o -Izynqmp
TRACE::2020-07-10.14:04:17::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:17::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:17::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_aib.c -o xpfw_aib.o -Izynqmp_pmufw
TRACE::2020-07-10.14:04:17::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:17::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:17::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_notifier.c -o pm_notifier.o -Izynqmp
TRACE::2020-07-10.14:04:17::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:18::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:18::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_gic_proxy.c -o pm_gic_proxy.o -Izynq
TRACE::2020-07-10.14:04:18::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:18::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:18::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_xpu.c -o xpfw_xpu.o -Izynqmp_pmufw
TRACE::2020-07-10.14:04:18::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:18::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:18::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_core.c -o pm_core.o -Izynqmp_pmufw_b
TRACE::2020-07-10.14:04:18::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:19::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_config.c -o pm_config.o -Izynqmp_pmu
TRACE::2020-07-10.14:04:19::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:19::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_system.c -o pm_system.o -Izynqmp_pmu
TRACE::2020-07-10.14:04:19::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:19::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_mmio_access.c -o pm_mmio_access.o -I
TRACE::2020-07-10.14:04:19::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:19::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_node_reset.c -o pm_node_reset.o -Izy
TRACE::2020-07-10.14:04:19::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:19::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_requirement.c -o pm_requirement.o -I
TRACE::2020-07-10.14:04:19::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:20::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:20::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_module.c -o xpfw_module.o -Izynqmp
TRACE::2020-07-10.14:04:20::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:20::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:20::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_restart.c -o xpfw_restart.o -Izynq
TRACE::2020-07-10.14:04:20::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:20::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:20::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_error_manager.c -o xpfw_error_mana
TRACE::2020-07-10.14:04:20::SCWBDomain::ger.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:20::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:20::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_legacy.c -o xpfw_mod_legacy.o 
TRACE::2020-07-10.14:04:20::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:21::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:21::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_master.c -o pm_master.o -Izynqmp_pmu
TRACE::2020-07-10.14:04:21::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:21::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-07-10.14:04:21::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_start.S -o xpfw_start.o -Izynqmp_p
TRACE::2020-07-10.14:04:21::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2020-07-10.14:04:21::SCWBDomain::mb-gcc -o executable.elf  pm_clock.o  pm_proc.o  pm_csudma.o  xpfw_mod_em.o  xpfw_main.o  pm_power.o  xpfw_mod_rpu.o  pm_gpp.o 
TRACE::2020-07-10.14:04:21::SCWBDomain:: pm_hooks.o  xpfw_util.o  pm_pll.o  xpfw_mod_common.o  pm_periph.o  idle_hooks.o  xpfw_resets.o  xpfw_core.o  pm_node.o  pm_ext
TRACE::2020-07-10.14:04:21::SCWBDomain::ern.o  pm_usb.o  xpfw_mod_ultra96.o  xpfw_mod_dap.o  xpfw_interrupts.o  xpfw_ipi_manager.o  xpfw_crc.o  xpfw_user_startup.o  xp
TRACE::2020-07-10.14:04:21::SCWBDomain::fw_mod_stl.o  pm_callbacks.o  pm_reset.o  xpfw_mod_wdt.o  xpfw_rom_interface.o  xpfw_mod_rtc.o  xpfw_mod_sched.o  pm_sram.o  pm
TRACE::2020-07-10.14:04:21::SCWBDomain::_qspi.o  pm_ddr.o  xpfw_mod_pm.o  xpfw_platform.o  pm_pinctrl.o  pm_slave.o  xpfw_scheduler.o  pm_binding.o  xpfw_events.o  xpf
TRACE::2020-07-10.14:04:21::SCWBDomain::w_aib.o  pm_notifier.o  pm_gic_proxy.o  xpfw_xpu.o  pm_core.o  pm_config.o  pm_system.o  pm_mmio_access.o  pm_node_reset.o  pm_
TRACE::2020-07-10.14:04:21::SCWBDomain::requirement.o  xpfw_module.o  xpfw_restart.o  xpfw_error_manager.o  xpfw_mod_legacy.o  pm_master.o  xpfw_start.o -MMD -MP      
TRACE::2020-07-10.14:04:21::SCWBDomain::-mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects    -Wl,--start-grou
TRACE::2020-07-10.14:04:21::SCWBDomain::p,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilfpga,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilsecure,-lxil,-lgcc
TRACE::2020-07-10.14:04:21::SCWBDomain::,-lc,--end-group -Wl,--start-group,-lxilskey,-lxil,-lgcc,-lc,--end-group                                                       
TRACE::2020-07-10.14:04:21::SCWBDomain::                                                    -Wl,--start-group,-lxil,-lgcc,-lc,-lmetal,--end-group -nostartfiles -Wl,--n
TRACE::2020-07-10.14:04:21::SCWBDomain::o-relax -Wl,--gc-sections -Lzynqmp_pmufw_bsp/psu_pmu_0/lib -Tlscript.ld

LOG::2020-07-10.14:04:25::SCWSystem::Checking the domain standalone_domain
LOG::2020-07-10.14:04:25::SCWSystem::Not a boot domain 
LOG::2020-07-10.14:04:25::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-07-10.14:04:25::SCWDomain::Generating domain artifcats
TRACE::2020-07-10.14:04:25::SCWMssOS::Generating standalone artifcats
TRACE::2020-07-10.14:04:25::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/qemu/
TRACE::2020-07-10.14:04:25::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/qemu/
TRACE::2020-07-10.14:04:25::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/standalone_domain/qemu/
TRACE::2020-07-10.14:04:25::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/standalone_domain/qemu/
TRACE::2020-07-10.14:04:25::SCWMssOS:: Copying the user libraries. 
TRACE::2020-07-10.14:04:25::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:04:25::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:04:25::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:04:25::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.14:04:25::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:04:25::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.14:04:25::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.14:04:25::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.14:04:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.14:04:25::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:04:25::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2020-07-10.14:04:25::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2020-07-10.14:04:25::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2020-07-10.14:04:25::SCWMssOS::Cleared the swdb table entry
TRACE::2020-07-10.14:04:25::SCWMssOS::No sw design opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:04:25::SCWMssOS::mss exists loading the mss file  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:04:25::SCWMssOS::Opened the sw design from mss  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:04:25::SCWMssOS::Adding the swdes entry C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-07-10.14:04:25::SCWMssOS::updating the scw layer about changes
TRACE::2020-07-10.14:04:25::SCWMssOS::Opened the sw design.  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:04:25::SCWMssOS::Completed writing the mss file at C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-07-10.14:04:25::SCWMssOS::Mss edits present, copying mssfile into export location C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:04:25::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-07-10.14:04:25::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-07-10.14:04:25::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-07-10.14:04:25::SCWMssOS::doing bsp build ... 
TRACE::2020-07-10.14:04:25::SCWMssOS::System Command Ran  C: & cd  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp & make 
TRACE::2020-07-10.14:04:25::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_3/src"

TRACE::2020-07-10.14:04:25::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-07-10.14:04:25::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:04:25::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_8/src"

TRACE::2020-07-10.14:04:25::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-07-10.14:04:25::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:04:25::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_2/src"

TRACE::2020-07-10.14:04:25::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-07-10.14:04:25::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:04:25::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-07-10.14:04:25::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2020-07-10.14:04:25::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:04:25::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src"

TRACE::2020-07-10.14:04:25::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-07-10.14:04:25::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:04:26::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_6/src"

TRACE::2020-07-10.14:04:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-07-10.14:04:26::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:04:26::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src"

TRACE::2020-07-10.14:04:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-07-10.14:04:26::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:04:26::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_2/src"

TRACE::2020-07-10.14:04:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-07-10.14:04:26::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:04:26::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/emacps_v3_11/src"

TRACE::2020-07-10.14:04:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-07-10.14:04:26::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:04:26::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_7/src"

TRACE::2020-07-10.14:04:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-07-10.14:04:26::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:04:26::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpio_v4_6/src"

TRACE::2020-07-10.14:04:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-07-10.14:04:26::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:04:26::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_11/src"

TRACE::2020-07-10.14:04:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-07-10.14:04:26::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:04:26::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_6/src"

TRACE::2020-07-10.14:04:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-07-10.14:04:26::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:04:27::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2020-07-10.14:04:27::SCWMssOS::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-07-10.14:04:27::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:04:27::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/lwip211_v1_2/src"

TRACE::2020-07-10.14:04:27::SCWMssOS::make -C psu_cortexa53_0/libsrc/lwip211_v1_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-07-10.14:04:27::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:04:28::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_11/src"

TRACE::2020-07-10.14:04:28::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-07-10.14:04:28::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:04:29::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_3/src"

TRACE::2020-07-10.14:04:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-07-10.14:04:29::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:04:29::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rfdc_v8_0/src"

TRACE::2020-07-10.14:04:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/rfdc_v8_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-07-10.14:04:29::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:04:29::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_9/src"

TRACE::2020-07-10.14:04:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-07-10.14:04:29::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:04:29::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_2/src"

TRACE::2020-07-10.14:04:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-07-10.14:04:29::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:04:29::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_9/src"

TRACE::2020-07-10.14:04:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-07-10.14:04:29::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:04:29::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_2/src"

TRACE::2020-07-10.14:04:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-07-10.14:04:29::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:04:30::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src"

TRACE::2020-07-10.14:04:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-07-10.14:04:30::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:04:30::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_11/src"

TRACE::2020-07-10.14:04:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-07-10.14:04:30::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:04:30::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_9/src"

TRACE::2020-07-10.14:04:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-07-10.14:04:30::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:04:30::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_7/src"

TRACE::2020-07-10.14:04:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-07-10.14:04:30::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:04:30::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/video_common_v4_9/src"

TRACE::2020-07-10.14:04:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2020-07-10.14:04:30::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:04:30::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_3/src"

TRACE::2020-07-10.14:04:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-07-10.14:04:30::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:04:30::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_9/src"

TRACE::2020-07-10.14:04:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-07-10.14:04:30::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:04:31::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_3/src"

TRACE::2020-07-10.14:04:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-07-10.14:04:31::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:04:31::SCWMssOS::"Compiling avbuf"

TRACE::2020-07-10.14:04:32::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_8/src"

TRACE::2020-07-10.14:04:32::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-07-10.14:04:32::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:04:32::SCWMssOS::"Compiling axipmon"

TRACE::2020-07-10.14:04:33::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_2/src"

TRACE::2020-07-10.14:04:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-07-10.14:04:33::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:04:33::SCWMssOS::"Compiling clockps"

TRACE::2020-07-10.14:04:35::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-07-10.14:04:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2020-07-10.14:04:35::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:04:35::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-07-10.14:04:36::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src"

TRACE::2020-07-10.14:04:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-07-10.14:04:36::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:04:36::SCWMssOS::"Compiling cpu_cortexa53"

TRACE::2020-07-10.14:04:36::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_6/src"

TRACE::2020-07-10.14:04:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-07-10.14:04:36::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:04:36::SCWMssOS::"Compiling csudma"

TRACE::2020-07-10.14:04:37::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src"

TRACE::2020-07-10.14:04:37::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-07-10.14:04:37::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:04:37::SCWMssOS::"Compiling ddrcpsu"

TRACE::2020-07-10.14:04:37::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_2/src"

TRACE::2020-07-10.14:04:37::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-07-10.14:04:37::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:04:38::SCWMssOS::"Compiling dpdma"

TRACE::2020-07-10.14:04:39::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/emacps_v3_11/src"

TRACE::2020-07-10.14:04:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-07-10.14:04:39::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:04:39::SCWMssOS::"Compiling emacps"

TRACE::2020-07-10.14:04:41::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_7/src"

TRACE::2020-07-10.14:04:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-07-10.14:04:41::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:04:41::SCWMssOS::"Compiling gpiops"

TRACE::2020-07-10.14:04:42::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/gpio_v4_6/src"

TRACE::2020-07-10.14:04:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-07-10.14:04:43::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:04:43::SCWMssOS::"Compiling gpio"

TRACE::2020-07-10.14:04:44::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_11/src"

TRACE::2020-07-10.14:04:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-07-10.14:04:44::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:04:44::SCWMssOS::"Compiling iicps"

TRACE::2020-07-10.14:04:47::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_6/src"

TRACE::2020-07-10.14:04:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-07-10.14:04:47::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:04:47::SCWMssOS::"Compiling ipipsu"

TRACE::2020-07-10.14:04:48::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2020-07-10.14:04:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-07-10.14:04:48::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:04:51::SCWMssOS::Scanning dependencies of target metal-static

TRACE::2020-07-10.14:04:51::SCWMssOS::[  5%] Building C object lib/CMakeFiles/metal-static.dir/dma.c.obj

TRACE::2020-07-10.14:04:51::SCWMssOS::[ 10%] Building C object lib/CMakeFiles/metal-static.dir/device.c.obj

TRACE::2020-07-10.14:04:51::SCWMssOS::[ 15%] Building C object lib/CMakeFiles/metal-static.dir/init.c.obj

TRACE::2020-07-10.14:04:52::SCWMssOS::[ 21%] Building C object lib/CMakeFiles/metal-static.dir/io.c.obj

TRACE::2020-07-10.14:04:52::SCWMssOS::[ 26%] Building C object lib/CMakeFiles/metal-static.dir/irq.c.obj

TRACE::2020-07-10.14:04:53::SCWMssOS::[ 31%] Building C object lib/CMakeFiles/metal-static.dir/log.c.obj

TRACE::2020-07-10.14:04:53::SCWMssOS::[ 36%] Building C object lib/CMakeFiles/metal-static.dir/shmem.c.obj

TRACE::2020-07-10.14:04:53::SCWMssOS::[ 42%] Building C object lib/CMakeFiles/metal-static.dir/shmem-provider.c.obj

TRACE::2020-07-10.14:04:54::SCWMssOS::[ 47%] Building C object lib/CMakeFiles/metal-static.dir/softirq.c.obj

TRACE::2020-07-10.14:04:54::SCWMssOS::[ 52%] Building C object lib/CMakeFiles/metal-static.dir/version.c.obj

TRACE::2020-07-10.14:04:54::SCWMssOS::[ 57%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/condition.c.obj

TRACE::2020-07-10.14:04:55::SCWMssOS::[ 63%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/device.c.obj

TRACE::2020-07-10.14:04:55::SCWMssOS::[ 68%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/init.c.obj

TRACE::2020-07-10.14:04:55::SCWMssOS::[ 73%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/io.c.obj

TRACE::2020-07-10.14:04:56::SCWMssOS::[ 78%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/irq.c.obj

TRACE::2020-07-10.14:04:56::SCWMssOS::[ 84%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/time.c.obj

TRACE::2020-07-10.14:04:56::SCWMssOS::[ 89%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/zynqmp_a53/sys.c.obj

TRACE::2020-07-10.14:04:57::SCWMssOS::[ 94%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2020-07-10.14:04:57::SCWMssOS::[100%] Linking C static library libmetal.a

TRACE::2020-07-10.14:04:57::SCWMssOS::C:/Xilinx/Vitis/2020.1/gnu/aarch64/nt/aarch64-none/bin/aarch64-none-elf-ar.exe cq libmetal.a  CMakeFiles/metal-static.dir/dma.c
TRACE::2020-07-10.14:04:57::SCWMssOS::.obj CMakeFiles/metal-static.dir/device.c.obj CMakeFiles/metal-static.dir/init.c.obj CMakeFiles/metal-static.dir/io.c.obj CMake
TRACE::2020-07-10.14:04:57::SCWMssOS::Files/metal-static.dir/irq.c.obj CMakeFiles/metal-static.dir/log.c.obj CMakeFiles/metal-static.dir/shmem.c.obj CMakeFiles/metal
TRACE::2020-07-10.14:04:57::SCWMssOS::-static.dir/shmem-provider.c.obj CMakeFiles/metal-static.dir/softirq.c.obj CMakeFiles/metal-static.dir/version.c.obj CMakeFiles
TRACE::2020-07-10.14:04:57::SCWMssOS::/metal-static.dir/system/generic/condition.c.obj CMakeFiles/metal-static.dir/system/generic/device.c.obj CMakeFiles/metal-stati
TRACE::2020-07-10.14:04:57::SCWMssOS::c.dir/system/generic/init.c.obj CMakeFiles/metal-static.dir/system/generic/io.c.obj CMakeFiles/metal-static.dir/system/generic/
TRACE::2020-07-10.14:04:57::SCWMssOS::irq.c.obj CMakeFiles/metal-static.dir/system/generic/time.c.obj CMakeFiles/metal-static.dir/system/generic/zynqmp_a53/sys.c.obj
TRACE::2020-07-10.14:04:57::SCWMssOS:: CMakeFiles/metal-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2020-07-10.14:04:57::SCWMssOS::C:/Xilinx/Vitis/2020.1/gnu/aarch64/nt/aarch64-none/bin/aarch64-none-elf-ranlib.exe libmetal.a

TRACE::2020-07-10.14:04:57::SCWMssOS::[100%] Built target metal-static

TRACE::2020-07-10.14:04:57::SCWMssOS::Install the project...

TRACE::2020-07-10.14:04:57::SCWMssOS::-- Install configuration: "Debug"

TRACE::2020-07-10.14:04:57::SCWMssOS::-- Installing: ../../../include/metal/alloc.h

TRACE::2020-07-10.14:04:57::SCWMssOS::-- Installing: ../../../include/metal/assert.h

TRACE::2020-07-10.14:04:58::SCWMssOS::-- Installing: ../../../include/metal/atomic.h

TRACE::2020-07-10.14:04:58::SCWMssOS::-- Installing: ../../../include/metal/cache.h

TRACE::2020-07-10.14:04:58::SCWMssOS::-- Installing: ../../../include/metal/compiler.h

TRACE::2020-07-10.14:04:58::SCWMssOS::-- Installing: ../../../include/metal/condition.h

TRACE::2020-07-10.14:04:58::SCWMssOS::-- Installing: ../../../include/metal/config.h

TRACE::2020-07-10.14:04:58::SCWMssOS::-- Installing: ../../../include/metal/cpu.h

TRACE::2020-07-10.14:04:58::SCWMssOS::-- Installing: ../../../include/metal/device.h

TRACE::2020-07-10.14:04:58::SCWMssOS::-- Installing: ../../../include/metal/dma.h

TRACE::2020-07-10.14:04:58::SCWMssOS::-- Installing: ../../../include/metal/io.h

TRACE::2020-07-10.14:04:58::SCWMssOS::-- Installing: ../../../include/metal/irq.h

TRACE::2020-07-10.14:04:58::SCWMssOS::-- Installing: ../../../include/metal/irq_controller.h

TRACE::2020-07-10.14:04:58::SCWMssOS::-- Installing: ../../../include/metal/list.h

TRACE::2020-07-10.14:04:58::SCWMssOS::-- Installing: ../../../include/metal/log.h

TRACE::2020-07-10.14:04:58::SCWMssOS::-- Installing: ../../../include/metal/mutex.h

TRACE::2020-07-10.14:04:58::SCWMssOS::-- Installing: ../../../include/metal/scatterlist.h

TRACE::2020-07-10.14:04:58::SCWMssOS::-- Installing: ../../../include/metal/shmem.h

TRACE::2020-07-10.14:04:58::SCWMssOS::-- Installing: ../../../include/metal/shmem-provider.h

TRACE::2020-07-10.14:04:58::SCWMssOS::-- Installing: ../../../include/metal/sleep.h

TRACE::2020-07-10.14:04:58::SCWMssOS::-- Installing: ../../../include/metal/softirq.h

TRACE::2020-07-10.14:04:58::SCWMssOS::-- Installing: ../../../include/metal/spinlock.h

TRACE::2020-07-10.14:04:58::SCWMssOS::-- Installing: ../../../include/metal/sys.h

TRACE::2020-07-10.14:04:58::SCWMssOS::-- Installing: ../../../include/metal/time.h

TRACE::2020-07-10.14:04:58::SCWMssOS::-- Installing: ../../../include/metal/utilities.h

TRACE::2020-07-10.14:04:58::SCWMssOS::-- Installing: ../../../include/metal/version.h

TRACE::2020-07-10.14:04:58::SCWMssOS::-- Installing: ../../../include/metal/compiler/gcc/atomic.h

TRACE::2020-07-10.14:04:58::SCWMssOS::-- Installing: ../../../include/metal/compiler/gcc/compiler.h

TRACE::2020-07-10.14:04:58::SCWMssOS::-- Installing: ../../../include/metal/compiler/iar/compiler.h

TRACE::2020-07-10.14:04:58::SCWMssOS::-- Installing: ../../../include/metal/processor/arm/atomic.h

TRACE::2020-07-10.14:04:58::SCWMssOS::-- Installing: ../../../include/metal/processor/arm/cpu.h

TRACE::2020-07-10.14:04:58::SCWMssOS::-- Installing: ../../../include/metal/system/generic/alloc.h

TRACE::2020-07-10.14:04:58::SCWMssOS::-- Installing: ../../../include/metal/system/generic/assert.h

TRACE::2020-07-10.14:04:58::SCWMssOS::-- Installing: ../../../include/metal/system/generic/cache.h

TRACE::2020-07-10.14:04:58::SCWMssOS::-- Installing: ../../../include/metal/system/generic/condition.h

TRACE::2020-07-10.14:04:58::SCWMssOS::-- Installing: ../../../include/metal/system/generic/io.h

TRACE::2020-07-10.14:04:58::SCWMssOS::-- Installing: ../../../include/metal/system/generic/irq.h

TRACE::2020-07-10.14:04:58::SCWMssOS::-- Installing: ../../../include/metal/system/generic/log.h

TRACE::2020-07-10.14:04:58::SCWMssOS::-- Installing: ../../../include/metal/system/generic/mutex.h

TRACE::2020-07-10.14:04:58::SCWMssOS::-- Installing: ../../../include/metal/system/generic/sleep.h

TRACE::2020-07-10.14:04:58::SCWMssOS::-- Installing: ../../../include/metal/system/generic/sys.h

TRACE::2020-07-10.14:04:58::SCWMssOS::-- Installing: ../../../include/metal/system/generic/zynqmp_a53/sys.h

TRACE::2020-07-10.14:04:58::SCWMssOS::-- Installing: ../../../include/metal/system/generic/xlnx_common/sys.h

TRACE::2020-07-10.14:04:58::SCWMssOS::-- Installing: ../../../lib/libmetal.a

TRACE::2020-07-10.14:04:58::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/lwip211_v1_2/src"

TRACE::2020-07-10.14:04:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/lwip211_v1_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-07-10.14:04:58::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:04:58::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2020-07-10.14:05:12::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_11/src"

TRACE::2020-07-10.14:05:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-07-10.14:05:12::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:05:12::SCWMssOS::"Compiling qspipsu"

TRACE::2020-07-10.14:05:14::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_3/src"

TRACE::2020-07-10.14:05:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-07-10.14:05:14::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:05:14::SCWMssOS::"Compiling resetps"

TRACE::2020-07-10.14:05:15::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rfdc_v8_0/src"

TRACE::2020-07-10.14:05:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/rfdc_v8_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-07-10.14:05:15::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:05:15::SCWMssOS::"Compiling rfdc"

TRACE::2020-07-10.14:05:22::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_9/src"

TRACE::2020-07-10.14:05:22::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-07-10.14:05:22::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:05:22::SCWMssOS::"Compiling rtcpsu"

TRACE::2020-07-10.14:05:24::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_2/src"

TRACE::2020-07-10.14:05:24::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-07-10.14:05:24::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:05:24::SCWMssOS::"Compiling scugic"

TRACE::2020-07-10.14:05:26::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_9/src"

TRACE::2020-07-10.14:05:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-07-10.14:05:26::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:05:26::SCWMssOS::"Compiling sdps"

TRACE::2020-07-10.14:05:28::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_2/src"

TRACE::2020-07-10.14:05:28::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-07-10.14:05:28::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:05:28::SCWMssOS::"Compiling standalone ARMv8 64 bit"

TRACE::2020-07-10.14:05:34::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src"

TRACE::2020-07-10.14:05:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-07-10.14:05:34::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:05:34::SCWMssOS::"Compiling sysmonpsu"

TRACE::2020-07-10.14:05:36::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_11/src"

TRACE::2020-07-10.14:05:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-07-10.14:05:36::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:05:36::SCWMssOS::"Compiling ttcps"

TRACE::2020-07-10.14:05:37::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_9/src"

TRACE::2020-07-10.14:05:37::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-07-10.14:05:37::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:05:37::SCWMssOS::"Compiling uartps"

TRACE::2020-07-10.14:05:40::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_7/src"

TRACE::2020-07-10.14:05:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-07-10.14:05:40::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:05:40::SCWMssOS::"Compiling usbpsu"

TRACE::2020-07-10.14:05:43::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_9/src"

TRACE::2020-07-10.14:05:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-07-10.14:05:43::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:05:43::SCWMssOS::"Compiling video_common"

TRACE::2020-07-10.14:05:45::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_3/src"

TRACE::2020-07-10.14:05:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-07-10.14:05:45::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:05:45::SCWMssOS::"Compiling wdtps"

TRACE::2020-07-10.14:05:47::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_9/src"

TRACE::2020-07-10.14:05:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-07-10.14:05:47::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-07-10.14:05:47::SCWMssOS::"Compiling zdma"

TRACE::2020-07-10.14:05:48::SCWMssOS::'Finished building libraries'

TRACE::2020-07-10.14:05:49::SCWMssOS::Copying to export directory.
TRACE::2020-07-10.14:05:50::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-07-10.14:05:50::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-07-10.14:05:50::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-07-10.14:05:50::SCWSystem::Completed Processing the sysconfig test_proj_plat
LOG::2020-07-10.14:05:50::SCWPlatform::Completed generating the artifacts for system configuration test_proj_plat
TRACE::2020-07-10.14:05:50::SCWPlatform::Started preparing the platform 
TRACE::2020-07-10.14:05:50::SCWSystem::Writing the bif file for system config test_proj_plat
TRACE::2020-07-10.14:05:50::SCWSystem::dir created 
TRACE::2020-07-10.14:05:50::SCWSystem::Writing the bif 
TRACE::2020-07-10.14:05:50::SCWPlatform::Started writing the spfm file 
TRACE::2020-07-10.14:05:51::SCWPlatform::Started writing the xpfm file 
TRACE::2020-07-10.14:05:51::SCWPlatform::Completed generating the platform
TRACE::2020-07-10.14:05:51::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.14:05:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-10.14:05:51::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-10.14:05:51::SCWMssOS::Commit changes completed.
TRACE::2020-07-10.14:05:51::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.14:05:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-10.14:05:51::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-10.14:05:51::SCWMssOS::Commit changes completed.
TRACE::2020-07-10.14:05:51::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:05:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-10.14:05:51::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-10.14:05:51::SCWMssOS::Commit changes completed.
TRACE::2020-07-10.14:05:51::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:05:51::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:05:51::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:05:51::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.14:05:51::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:05:51::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.14:05:51::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.14:05:51::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.14:05:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.14:05:51::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.14:05:51::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.14:05:51::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-10.14:05:51::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:05:51::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:05:51::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:05:51::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.14:05:51::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:05:51::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.14:05:51::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.14:05:51::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.14:05:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.14:05:51::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.14:05:51::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.14:05:51::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-10.14:05:51::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:05:51::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:05:51::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:05:51::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.14:05:51::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:05:51::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.14:05:51::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.14:05:51::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.14:05:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.14:05:51::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:05:51::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.14:05:51::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:05:51::SCWWriter::formatted JSON is {
	"platformName":	"test_proj_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_proj_plat",
	"platHandOff":	"C:/James/test_project/top_level_block_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_level_block_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_proj_plat",
	"systems":	[{
			"systemName":	"test_proj_plat",
			"systemDesc":	"test_proj_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_proj_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9bd1196b3623da8a7f59f881ed9e474c",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"450f401bdef1ba8f42dd7e8892fb54f6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"653fcd8aa47007f69cbdf735039ced4d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["libmetal:2.1", "lwip211:1.2"],
					"libOptions":	{
						"lwip211":	{
							"lwip_dhcp":	"true",
							"libOptionNames":	["lwip_dhcp"]
						},
						"standalone":	{
							"stdin":	"psu_coresight_0",
							"stdout":	"psu_coresight_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["lwip211", "standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-07-10.14:05:51::SCWPlatform::updated the xpfm file.
TRACE::2020-07-10.14:05:51::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:05:51::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:05:51::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:05:51::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-10.14:05:51::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-10.14:05:51::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-10.14:05:51::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-10.14:05:51::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-10.14:05:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.14:05:51::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.14:05:51::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-10.14:05:51::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:47:19::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:19::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:19::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:22::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:47:22::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:22::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:47:22::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-07-16.17:47:31::SCWPlatform::Opened new HwDB with name top_level_block_design_wrapper
TRACE::2020-07-16.17:47:31::SCWReader::Active system found as  test_proj_plat
TRACE::2020-07-16.17:47:31::SCWReader::Handling sysconfig test_proj_plat
TRACE::2020-07-16.17:47:31::SCWDomain::checking for install qemu data   : 
TRACE::2020-07-16.17:47:31::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-07-16.17:47:31::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-07-16.17:47:31::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-07-16.17:47:31::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:31::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:31::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:31::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:47:31::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:47:31::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper
TRACE::2020-07-16.17:47:31::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper
TRACE::2020-07-16.17:47:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:47:31::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:31::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:31::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:31::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:47:31::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:47:31::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper
TRACE::2020-07-16.17:47:31::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper
TRACE::2020-07-16.17:47:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:47:31::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:31::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:31::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:31::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:47:31::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:47:31::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper
TRACE::2020-07-16.17:47:31::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper
TRACE::2020-07-16.17:47:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:47:31::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2020-07-16.17:47:31::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:31::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:31::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:31::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:47:31::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:47:31::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper
TRACE::2020-07-16.17:47:31::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper
TRACE::2020-07-16.17:47:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:47:31::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:47:31::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-07-16.17:47:31::SCWMssOS::No sw design opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:47:31::SCWMssOS::mss exists loading the mss file  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:47:31::SCWMssOS::Opened the sw design from mss  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:47:31::SCWMssOS::Adding the swdes entry C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2020-07-16.17:47:31::SCWMssOS::updating the scw layer about changes
TRACE::2020-07-16.17:47:31::SCWMssOS::Opened the sw design.  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:47:31::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:31::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:31::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:31::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:47:31::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:47:31::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper
TRACE::2020-07-16.17:47:31::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper
TRACE::2020-07-16.17:47:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:47:31::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:47:31::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-07-16.17:47:31::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:47:31::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2020-07-16.17:47:31::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:31::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:31::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:31::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:47:31::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:47:31::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper
TRACE::2020-07-16.17:47:31::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper
TRACE::2020-07-16.17:47:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:47:31::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:47:31::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-07-16.17:47:31::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:47:31::SCWMssOS:: library already available in sw design:  xilsecure:4.2
TRACE::2020-07-16.17:47:31::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:31::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:31::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:31::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:47:31::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:47:31::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper
TRACE::2020-07-16.17:47:31::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper
TRACE::2020-07-16.17:47:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:47:31::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:47:31::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-07-16.17:47:31::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:47:31::SCWMssOS:: library already available in sw design:  xilpm:3.1
TRACE::2020-07-16.17:47:31::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:31::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:31::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:31::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:47:31::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:47:31::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper
TRACE::2020-07-16.17:47:31::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper
TRACE::2020-07-16.17:47:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:47:31::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:47:31::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-07-16.17:47:31::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:47:31::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:31::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:31::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:31::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:47:31::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:47:31::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper
TRACE::2020-07-16.17:47:31::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper
TRACE::2020-07-16.17:47:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:47:31::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:47:31::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-07-16.17:47:31::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:47:31::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:31::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:31::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:31::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:47:31::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:47:31::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper
TRACE::2020-07-16.17:47:31::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper
TRACE::2020-07-16.17:47:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:47:31::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:47:31::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-07-16.17:47:31::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:47:31::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:31::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:31::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:31::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:47:31::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:47:31::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper
TRACE::2020-07-16.17:47:31::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper
TRACE::2020-07-16.17:47:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:47:31::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:47:31::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-07-16.17:47:31::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:47:31::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:31::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:31::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:31::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:47:31::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:47:31::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper
TRACE::2020-07-16.17:47:31::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper
TRACE::2020-07-16.17:47:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:47:31::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:47:31::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-07-16.17:47:31::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:47:31::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:47:32::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:47:32::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper
TRACE::2020-07-16.17:47:32::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper
TRACE::2020-07-16.17:47:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:47:32::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:47:32::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-07-16.17:47:32::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:47:32::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:47:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-16.17:47:32::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-16.17:47:32::SCWMssOS::Commit changes completed.
TRACE::2020-07-16.17:47:32::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-07-16.17:47:32::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-07-16.17:47:32::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:47:32::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:47:32::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper
TRACE::2020-07-16.17:47:32::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper
TRACE::2020-07-16.17:47:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:47:32::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:47:32::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-07-16.17:47:32::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:47:32::SCWReader::No isolation master present  
TRACE::2020-07-16.17:47:32::SCWDomain::checking for install qemu data   : 
TRACE::2020-07-16.17:47:32::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-07-16.17:47:32::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-07-16.17:47:32::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-07-16.17:47:32::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:47:32::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:47:32::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper
TRACE::2020-07-16.17:47:32::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper
TRACE::2020-07-16.17:47:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:47:32::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2020-07-16.17:47:32::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:47:32::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:47:32::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper
TRACE::2020-07-16.17:47:32::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper
TRACE::2020-07-16.17:47:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:47:32::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-16.17:47:32::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-07-16.17:47:32::SCWMssOS::No sw design opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-16.17:47:32::SCWMssOS::mss exists loading the mss file  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-16.17:47:32::SCWMssOS::Opened the sw design from mss  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-16.17:47:32::SCWMssOS::Adding the swdes entry C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2020-07-16.17:47:32::SCWMssOS::updating the scw layer about changes
TRACE::2020-07-16.17:47:32::SCWMssOS::Opened the sw design.  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-16.17:47:32::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:47:32::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:47:32::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper
TRACE::2020-07-16.17:47:32::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper
TRACE::2020-07-16.17:47:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:47:32::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-16.17:47:32::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:47:32::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-16.17:47:32::SCWMssOS:: library already available in sw design:  xilfpga:5.2
TRACE::2020-07-16.17:47:32::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:47:32::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:47:32::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper
TRACE::2020-07-16.17:47:32::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper
TRACE::2020-07-16.17:47:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:47:32::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-16.17:47:32::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:47:32::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-16.17:47:32::SCWMssOS:: library already available in sw design:  xilsecure:4.2
TRACE::2020-07-16.17:47:32::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:47:32::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:47:32::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper
TRACE::2020-07-16.17:47:32::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper
TRACE::2020-07-16.17:47:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:47:32::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-16.17:47:32::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:47:32::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-16.17:47:32::SCWMssOS:: library already available in sw design:  xilskey:6.9
TRACE::2020-07-16.17:47:32::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-16.17:47:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-16.17:47:32::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-16.17:47:32::SCWMssOS::Commit changes completed.
TRACE::2020-07-16.17:47:32::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-07-16.17:47:32::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-07-16.17:47:32::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:47:32::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:47:32::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper
TRACE::2020-07-16.17:47:32::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper
TRACE::2020-07-16.17:47:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:47:32::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-16.17:47:32::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:47:32::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-16.17:47:32::SCWReader::No isolation master present  
TRACE::2020-07-16.17:47:32::SCWDomain::checking for install qemu data   : 
TRACE::2020-07-16.17:47:32::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-07-16.17:47:32::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-07-16.17:47:32::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-07-16.17:47:32::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:47:32::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:47:32::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper
TRACE::2020-07-16.17:47:32::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper
TRACE::2020-07-16.17:47:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:47:32::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:47:32::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:47:32::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper
TRACE::2020-07-16.17:47:32::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper
TRACE::2020-07-16.17:47:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:47:32::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:47:32::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:47:32::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper
TRACE::2020-07-16.17:47:32::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper
TRACE::2020-07-16.17:47:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:47:32::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:47:32::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:47:32::SCWMssOS::No sw design opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:47:32::SCWMssOS::mss exists loading the mss file  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:47:32::SCWMssOS::Opened the sw design from mss  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:47:32::SCWMssOS::Adding the swdes entry C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-07-16.17:47:32::SCWMssOS::updating the scw layer about changes
TRACE::2020-07-16.17:47:32::SCWMssOS::Opened the sw design.  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:47:32::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:47:32::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:47:32::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper
TRACE::2020-07-16.17:47:32::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper
TRACE::2020-07-16.17:47:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:47:32::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:47:32::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:47:32::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:47:32::SCWMssOS:: library already available in sw design:  libmetal:2.1
TRACE::2020-07-16.17:47:32::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:47:32::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:47:32::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper
TRACE::2020-07-16.17:47:32::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper
TRACE::2020-07-16.17:47:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:47:32::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:47:32::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:47:32::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:47:32::SCWMssOS:: library already available in sw design:  lwip211:1.2
TRACE::2020-07-16.17:47:32::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:47:32::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:47:32::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper
TRACE::2020-07-16.17:47:32::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper
TRACE::2020-07-16.17:47:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:47:32::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:47:32::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:47:32::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:47:32::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:47:32::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:47:32::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper
TRACE::2020-07-16.17:47:32::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper
TRACE::2020-07-16.17:47:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:47:32::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:47:32::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:47:32::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:47:32::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:47:32::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:47:32::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper
TRACE::2020-07-16.17:47:32::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper
TRACE::2020-07-16.17:47:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:47:32::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:47:32::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:47:32::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:47:32::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:47:32::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:47:32::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper
TRACE::2020-07-16.17:47:32::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper
TRACE::2020-07-16.17:47:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:47:32::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:47:32::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:47:32::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:47:32::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:47:32::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:47:32::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper
TRACE::2020-07-16.17:47:32::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper
TRACE::2020-07-16.17:47:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:47:32::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:47:32::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:47:32::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:47:32::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:47:32::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:47:32::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper
TRACE::2020-07-16.17:47:32::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper
TRACE::2020-07-16.17:47:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:47:32::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:47:32::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:47:32::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:47:32::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:47:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-16.17:47:32::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-16.17:47:32::SCWMssOS::Commit changes completed.
TRACE::2020-07-16.17:47:32::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-07-16.17:47:32::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-07-16.17:47:32::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:47:32::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:47:32::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper
TRACE::2020-07-16.17:47:32::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper
TRACE::2020-07-16.17:47:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:47:32::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:47:32::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:47:32::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:47:32::SCWReader::No isolation master present  
TRACE::2020-07-16.17:47:48::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:48::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:48::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:48::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:47:48::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:48::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:47:48::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper
TRACE::2020-07-16.17:47:48::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper
TRACE::2020-07-16.17:47:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:47:49::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/tempdsa/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:49::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/tempdsa/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:49::SCWPlatform:: Platform location is C:/James/vitis_workspace/test_proj_plat/tempdsa
TRACE::2020-07-16.17:47:49::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/tempdsa/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:49::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:47:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:47:59::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_fsbl
TRACE::2020-07-16.17:47:59::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:59::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:59::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:59::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:47:59::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:59::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:47:59::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper
TRACE::2020-07-16.17:47:59::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper
TRACE::2020-07-16.17:47:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:47:59::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:59::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:59::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:59::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:47:59::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:59::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:47:59::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper
TRACE::2020-07-16.17:47:59::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper
TRACE::2020-07-16.17:47:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:47:59::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:47:59::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:47:59::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:47:59::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/tempdsa/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:59::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/tempdsa/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:59::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/tempdsa/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:59::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/tempdsa
TRACE::2020-07-16.17:47:59::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/tempdsa/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:59::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:47:59::SCWPlatform::update - Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-07-16.17:47:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:47:59::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_pmufw
TRACE::2020-07-16.17:47:59::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:59::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:59::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:59::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:47:59::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:59::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:47:59::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper
TRACE::2020-07-16.17:47:59::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper
TRACE::2020-07-16.17:47:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:47:59::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:59::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:59::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:59::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:47:59::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:59::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:47:59::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper
TRACE::2020-07-16.17:47:59::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper
TRACE::2020-07-16.17:47:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:47:59::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-16.17:47:59::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:47:59::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-16.17:47:59::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/tempdsa/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:59::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/tempdsa/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:59::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/tempdsa/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:59::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/tempdsa
TRACE::2020-07-16.17:47:59::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/tempdsa/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:59::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:47:59::SCWPlatform::update - Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-07-16.17:47:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:47:59::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-07-16.17:47:59::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:59::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:59::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:59::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:47:59::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:59::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:47:59::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper
TRACE::2020-07-16.17:47:59::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper
TRACE::2020-07-16.17:47:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:47:59::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:59::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:59::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:59::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:47:59::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:59::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:47:59::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper
TRACE::2020-07-16.17:47:59::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper
TRACE::2020-07-16.17:47:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:47:59::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:47:59::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:47:59::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:47:59::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/tempdsa/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:59::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/tempdsa/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:59::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/tempdsa/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:59::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/tempdsa
TRACE::2020-07-16.17:47:59::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/tempdsa/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:47:59::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:47:59::SCWPlatform::update - Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-07-16.17:47:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:47:59::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:47:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-16.17:47:59::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-16.17:47:59::SCWMssOS::Commit changes completed.
TRACE::2020-07-16.17:47:59::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_fsbl
TRACE::2020-07-16.17:47:59::SCWMssOS::Removing the swdes entry for  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:47:59::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-16.17:47:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-16.17:47:59::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-16.17:47:59::SCWMssOS::Commit changes completed.
TRACE::2020-07-16.17:47:59::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_pmufw
TRACE::2020-07-16.17:47:59::SCWMssOS::Removing the swdes entry for  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-16.17:47:59::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:47:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-16.17:47:59::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-16.17:47:59::SCWMssOS::Commit changes completed.
TRACE::2020-07-16.17:47:59::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-07-16.17:47:59::SCWMssOS::Removing the swdes entry for  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:00::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:00::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:00::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:00::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:00::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:00::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:00::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-07-16.17:48:09::SCWPlatform::Opened new HwDB with name top_level_block_design_wrapper_1
TRACE::2020-07-16.17:48:09::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:09::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:09::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:09::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:09::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:09::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:09::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-16.17:48:09::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-16.17:48:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:48:09::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:48:09::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-07-16.17:48:09::SCWMssOS::No sw design opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:48:09::SCWMssOS::mss exists loading the mss file  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:48:09::SCWMssOS::Opened the sw design from mss  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:48:09::SCWMssOS::Adding the swdes entry C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2020-07-16.17:48:09::SCWMssOS::updating the scw layer about changes
TRACE::2020-07-16.17:48:09::SCWMssOS::Opened the sw design.  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:48:09::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:09::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:09::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:09::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:09::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:09::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:09::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-16.17:48:09::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-16.17:48:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:48:09::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-16.17:48:09::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-07-16.17:48:09::SCWMssOS::No sw design opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-16.17:48:09::SCWMssOS::mss exists loading the mss file  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-16.17:48:09::SCWMssOS::Opened the sw design from mss  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-16.17:48:09::SCWMssOS::Adding the swdes entry C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2020-07-16.17:48:09::SCWMssOS::updating the scw layer about changes
TRACE::2020-07-16.17:48:09::SCWMssOS::Opened the sw design.  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-16.17:48:09::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:48:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-16.17:48:09::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-16.17:48:09::SCWMssOS::Commit changes completed.
TRACE::2020-07-16.17:48:09::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-16.17:48:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-16.17:48:09::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-16.17:48:09::SCWMssOS::Commit changes completed.
TRACE::2020-07-16.17:48:09::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:09::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-07-16.17:48:09::SCWMssOS::Writing the mss file completed C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:09::SCWMssOS::Commit changes completed.
TRACE::2020-07-16.17:48:09::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:09::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:09::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:09::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:09::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:09::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:09::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-16.17:48:09::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-16.17:48:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:48:09::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:48:09::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:48:09::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:48:09::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:09::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:09::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:09::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:09::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:09::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:09::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-16.17:48:09::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-16.17:48:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:48:09::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-16.17:48:09::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:48:09::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-16.17:48:09::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:09::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:09::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:09::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:09::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:09::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:09::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-16.17:48:09::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-16.17:48:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:48:09::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:09::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:48:09::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:09::SCWWriter::formatted JSON is {
	"platformName":	"test_proj_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_proj_plat",
	"platHandOff":	"C:/James/test_project/top_level_block_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_level_block_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_proj_plat",
	"systems":	[{
			"systemName":	"test_proj_plat",
			"systemDesc":	"test_proj_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_proj_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9bd1196b3623da8a7f59f881ed9e474c",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"450f401bdef1ba8f42dd7e8892fb54f6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"653fcd8aa47007f69cbdf735039ced4d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["libmetal:2.1", "lwip211:1.2"],
					"libOptions":	{
						"lwip211":	{
							"lwip_dhcp":	"true",
							"libOptionNames":	["lwip_dhcp"]
						},
						"standalone":	{
							"stdin":	"psu_coresight_0",
							"stdout":	"psu_coresight_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["lwip211", "standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-07-16.17:48:20::SCWPlatform::Started generating the artifacts platform test_proj_plat
TRACE::2020-07-16.17:48:20::SCWPlatform::Sanity checking of platform is completed
LOG::2020-07-16.17:48:21::SCWPlatform::Started generating the artifacts for system configuration test_proj_plat
LOG::2020-07-16.17:48:21::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2020-07-16.17:48:21::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2020-07-16.17:48:21::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-07-16.17:48:21::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2020-07-16.17:48:21::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2020-07-16.17:48:21::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2020-07-16.17:48:21::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-07-16.17:48:21::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2020-07-16.17:48:21::SCWSystem::Checking the domain standalone_domain
LOG::2020-07-16.17:48:21::SCWSystem::Not a boot domain 
LOG::2020-07-16.17:48:21::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-07-16.17:48:21::SCWDomain::Generating domain artifcats
TRACE::2020-07-16.17:48:21::SCWMssOS::Generating standalone artifcats
TRACE::2020-07-16.17:48:21::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/qemu/
TRACE::2020-07-16.17:48:21::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/qemu/
TRACE::2020-07-16.17:48:21::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/standalone_domain/qemu/
TRACE::2020-07-16.17:48:21::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/standalone_domain/qemu/
TRACE::2020-07-16.17:48:21::SCWMssOS:: Copying the user libraries. 
TRACE::2020-07-16.17:48:21::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:21::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:21::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:21::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:21::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:21::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:21::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-16.17:48:21::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-16.17:48:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:48:21::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:21::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:48:21::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:21::SCWMssOS::Completed writing the mss file at C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-07-16.17:48:21::SCWMssOS::Mss edits present, copying mssfile into export location C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:21::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-07-16.17:48:21::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-07-16.17:48:21::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-07-16.17:48:21::SCWMssOS::skipping the bsp build ... 
TRACE::2020-07-16.17:48:21::SCWMssOS::Copying to export directory.
TRACE::2020-07-16.17:48:22::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-07-16.17:48:22::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-07-16.17:48:22::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-07-16.17:48:22::SCWSystem::Completed Processing the sysconfig test_proj_plat
LOG::2020-07-16.17:48:22::SCWPlatform::Completed generating the artifacts for system configuration test_proj_plat
TRACE::2020-07-16.17:48:22::SCWPlatform::Started preparing the platform 
TRACE::2020-07-16.17:48:22::SCWSystem::Writing the bif file for system config test_proj_plat
TRACE::2020-07-16.17:48:22::SCWSystem::dir created 
TRACE::2020-07-16.17:48:22::SCWSystem::Writing the bif 
TRACE::2020-07-16.17:48:22::SCWPlatform::Started writing the spfm file 
TRACE::2020-07-16.17:48:22::SCWPlatform::Started writing the xpfm file 
TRACE::2020-07-16.17:48:22::SCWPlatform::Completed generating the platform
TRACE::2020-07-16.17:48:22::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:48:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-16.17:48:22::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-16.17:48:22::SCWMssOS::Commit changes completed.
TRACE::2020-07-16.17:48:22::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-16.17:48:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-16.17:48:22::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-16.17:48:22::SCWMssOS::Commit changes completed.
TRACE::2020-07-16.17:48:22::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-16.17:48:22::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-16.17:48:22::SCWMssOS::Commit changes completed.
TRACE::2020-07-16.17:48:22::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:22::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:22::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:22::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:22::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:22::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:22::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-16.17:48:22::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-16.17:48:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:48:22::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:48:22::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:48:22::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:48:22::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:22::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:22::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:22::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:22::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:22::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:22::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-16.17:48:22::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-16.17:48:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:48:22::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-16.17:48:22::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:48:22::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-16.17:48:22::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:22::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:22::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:22::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:22::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:22::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:22::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-16.17:48:22::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-16.17:48:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:48:22::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:22::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:48:22::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:22::SCWWriter::formatted JSON is {
	"platformName":	"test_proj_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_proj_plat",
	"platHandOff":	"C:/James/test_project/top_level_block_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_level_block_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_proj_plat",
	"systems":	[{
			"systemName":	"test_proj_plat",
			"systemDesc":	"test_proj_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_proj_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9bd1196b3623da8a7f59f881ed9e474c",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"450f401bdef1ba8f42dd7e8892fb54f6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"653fcd8aa47007f69cbdf735039ced4d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["libmetal:2.1", "lwip211:1.2"],
					"libOptions":	{
						"lwip211":	{
							"lwip_dhcp":	"true",
							"libOptionNames":	["lwip_dhcp"]
						},
						"standalone":	{
							"stdin":	"psu_coresight_0",
							"stdout":	"psu_coresight_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["lwip211", "standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-07-16.17:48:22::SCWPlatform::updated the xpfm file.
TRACE::2020-07-16.17:48:22::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:22::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:22::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:22::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:22::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:22::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:22::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_1
TRACE::2020-07-16.17:48:22::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_1
TRACE::2020-07-16.17:48:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:48:22::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:22::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:48:22::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:34::SCWPlatform::Clearing the existing platform
TRACE::2020-07-16.17:48:34::SCWSystem::Clearing the existing sysconfig
TRACE::2020-07-16.17:48:34::SCWBDomain::clearing the fsbl build
TRACE::2020-07-16.17:48:34::SCWMssOS::Removing the swdes entry for  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:48:34::SCWBDomain::clearing the pmufw build
TRACE::2020-07-16.17:48:34::SCWMssOS::Removing the swdes entry for  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-16.17:48:34::SCWMssOS::Removing the swdes entry for  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:34::SCWSystem::Clearing the domains completed.
TRACE::2020-07-16.17:48:34::SCWPlatform::Clearing the opened hw db.
TRACE::2020-07-16.17:48:34::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:34::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:34::SCWPlatform:: Platform location is C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:34::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:34::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:34::SCWPlatform::Removing the HwDB with name C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:34::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:34::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:34::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:34::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:34::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:34::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:34::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-07-16.17:48:43::SCWPlatform::Opened new HwDB with name top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:43::SCWReader::Active system found as  test_proj_plat
TRACE::2020-07-16.17:48:43::SCWReader::Handling sysconfig test_proj_plat
TRACE::2020-07-16.17:48:43::SCWDomain::checking for install qemu data   : 
TRACE::2020-07-16.17:48:43::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-07-16.17:48:43::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-07-16.17:48:43::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-07-16.17:48:43::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:43::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:43::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:43::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:43::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:43::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:43::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:43::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:48:43::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:43::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:43::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:43::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:43::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:43::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:43::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:43::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:48:43::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:43::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:43::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:43::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:43::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:43::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:43::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:43::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:48:43::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2020-07-16.17:48:43::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:43::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:43::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:43::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:43::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:43::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:43::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:43::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:48:43::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:48:43::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-07-16.17:48:43::SCWMssOS::No sw design opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:48:43::SCWMssOS::mss exists loading the mss file  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:48:43::SCWMssOS::Opened the sw design from mss  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:48:43::SCWMssOS::Adding the swdes entry C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2020-07-16.17:48:43::SCWMssOS::updating the scw layer about changes
TRACE::2020-07-16.17:48:43::SCWMssOS::Opened the sw design.  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:48:43::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:43::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:43::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:43::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:43::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:43::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:43::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:43::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:48:43::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:48:43::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-07-16.17:48:43::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:48:43::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2020-07-16.17:48:43::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:43::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:43::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:43::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:43::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:43::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:43::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:43::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:48:43::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:48:43::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-07-16.17:48:43::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:48:43::SCWMssOS:: library already available in sw design:  xilsecure:4.2
TRACE::2020-07-16.17:48:43::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:43::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:43::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:43::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:43::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:43::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:43::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:43::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:48:43::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:48:43::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-07-16.17:48:43::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:48:43::SCWMssOS:: library already available in sw design:  xilpm:3.1
TRACE::2020-07-16.17:48:43::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:43::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:43::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:43::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:43::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:43::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:43::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:43::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:48:43::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:48:43::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-07-16.17:48:43::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:48:43::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:43::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:43::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:43::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:43::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:43::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:43::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:43::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:48:43::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:48:43::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-07-16.17:48:43::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:48:43::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:43::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:43::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:43::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:43::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:43::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:43::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:43::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:48:43::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:48:43::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-07-16.17:48:43::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:48:43::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:43::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:43::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:43::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:44::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:44::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:44::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:48:44::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:48:44::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-07-16.17:48:44::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:48:44::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:48:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-16.17:48:44::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-16.17:48:44::SCWMssOS::Commit changes completed.
TRACE::2020-07-16.17:48:44::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-07-16.17:48:44::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-07-16.17:48:44::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:44::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:44::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:44::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:48:44::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:48:44::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-07-16.17:48:44::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-07-16.17:48:44::SCWReader::No isolation master present  
TRACE::2020-07-16.17:48:44::SCWDomain::checking for install qemu data   : 
TRACE::2020-07-16.17:48:44::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-07-16.17:48:44::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-07-16.17:48:44::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-07-16.17:48:44::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:44::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:44::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:44::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:48:44::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2020-07-16.17:48:44::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:44::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:44::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:44::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:48:44::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-16.17:48:44::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-07-16.17:48:44::SCWMssOS::No sw design opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-16.17:48:44::SCWMssOS::mss exists loading the mss file  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-16.17:48:44::SCWMssOS::Opened the sw design from mss  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-16.17:48:44::SCWMssOS::Adding the swdes entry C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2020-07-16.17:48:44::SCWMssOS::updating the scw layer about changes
TRACE::2020-07-16.17:48:44::SCWMssOS::Opened the sw design.  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-16.17:48:44::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:44::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:44::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:44::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:48:44::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-16.17:48:44::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:48:44::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-16.17:48:44::SCWMssOS:: library already available in sw design:  xilfpga:5.2
TRACE::2020-07-16.17:48:44::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:44::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:44::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:44::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:48:44::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-16.17:48:44::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:48:44::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-16.17:48:44::SCWMssOS:: library already available in sw design:  xilsecure:4.2
TRACE::2020-07-16.17:48:44::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:44::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:44::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:44::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:48:44::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-16.17:48:44::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:48:44::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-16.17:48:44::SCWMssOS:: library already available in sw design:  xilskey:6.9
TRACE::2020-07-16.17:48:44::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-16.17:48:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-16.17:48:44::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-16.17:48:44::SCWMssOS::Commit changes completed.
TRACE::2020-07-16.17:48:44::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-07-16.17:48:44::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-07-16.17:48:44::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:44::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:44::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:44::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:48:44::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-16.17:48:44::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:48:44::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-07-16.17:48:44::SCWReader::No isolation master present  
TRACE::2020-07-16.17:48:44::SCWDomain::checking for install qemu data   : 
TRACE::2020-07-16.17:48:44::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-07-16.17:48:44::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-07-16.17:48:44::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-07-16.17:48:44::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:44::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:44::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:44::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:48:44::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:44::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:44::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:44::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:48:44::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:44::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:44::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:44::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:48:44::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:44::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:48:44::SCWMssOS::No sw design opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:44::SCWMssOS::mss exists loading the mss file  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:44::SCWMssOS::Opened the sw design from mss  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:44::SCWMssOS::Adding the swdes entry C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-07-16.17:48:44::SCWMssOS::updating the scw layer about changes
TRACE::2020-07-16.17:48:44::SCWMssOS::Opened the sw design.  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:44::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:44::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:44::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:44::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:48:44::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:44::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:48:44::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:44::SCWMssOS:: library already available in sw design:  libmetal:2.1
TRACE::2020-07-16.17:48:44::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:44::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:44::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:44::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:48:44::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:44::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:48:44::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:44::SCWMssOS:: library already available in sw design:  lwip211:1.2
TRACE::2020-07-16.17:48:44::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:44::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:44::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:44::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:48:44::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:44::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:48:44::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:44::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:44::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:44::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:44::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:48:44::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:44::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:48:44::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:44::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:44::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:44::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:44::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:48:44::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:44::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:48:44::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:44::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:44::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:44::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:44::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:48:44::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:44::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:48:44::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:44::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:44::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:44::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:44::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:48:44::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:44::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:48:44::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:44::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:44::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:44::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:44::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:48:44::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:44::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:48:44::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:44::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-16.17:48:44::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-16.17:48:44::SCWMssOS::Commit changes completed.
TRACE::2020-07-16.17:48:44::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-07-16.17:48:44::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-07-16.17:48:44::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:44::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:44::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:44::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:48:44::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:44::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:48:44::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:44::SCWReader::No isolation master present  
TRACE::2020-07-16.17:48:44::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:44::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:44::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:44::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:44::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:48:44::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:44::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:48:44::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:45::SCWMssOS::In reload Mss file.
TRACE::2020-07-16.17:48:45::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:45::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:45::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:45::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:45::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:45::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:45::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:48:45::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:45::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2020-07-16.17:48:45::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2020-07-16.17:48:45::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2020-07-16.17:48:45::SCWMssOS::Cleared the swdb table entry
TRACE::2020-07-16.17:48:45::SCWMssOS::No sw design opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:45::SCWMssOS::mss exists loading the mss file  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:46::SCWMssOS::Opened the sw design from mss  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:46::SCWMssOS::Adding the swdes entry C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-07-16.17:48:46::SCWMssOS::updating the scw layer about changes
TRACE::2020-07-16.17:48:46::SCWMssOS::Opened the sw design.  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:46::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:46::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:46::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:46::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:46::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:46::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:46::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:46::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:48:46::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:46::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:48:46::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:46::SCWMssOS:: library already available in sw design:  libmetal:2.1
TRACE::2020-07-16.17:48:46::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:46::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:46::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:46::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:46::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:46::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:46::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:46::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:48:46::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:46::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:48:46::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:46::SCWMssOS:: library already available in sw design:  lwip211:1.2
TRACE::2020-07-16.17:48:46::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:46::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:46::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:46::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:46::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:46::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:46::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:46::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:48:46::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:46::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:48:46::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:46::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:46::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:46::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:46::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:46::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:46::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:46::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:46::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:48:46::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:46::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:48:46::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:46::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:46::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:46::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:46::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:46::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:46::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:46::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:46::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:48:46::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:46::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:48:46::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:46::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:46::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:46::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:46::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:46::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:46::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:46::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:46::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:48:46::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:46::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:48:46::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:46::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:46::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:46::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:46::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:46::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:46::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:46::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:46::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:48:46::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:46::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:48:46::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:46::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:46::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:46::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:46::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:46::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:46::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:46::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:46::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:48:46::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:46::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:48:46::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:46::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-16.17:48:46::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-16.17:48:46::SCWMssOS::Commit changes completed.
TRACE::2020-07-16.17:48:46::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:46::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:46::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:46::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:46::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:46::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:46::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:46::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:48:46::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:46::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:48:46::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:46::SCWMssOS::Removing the swdes entry for  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:50::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:50::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:50::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:50::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:48:50::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:48:50::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:48:50::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:50::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-16.17:48:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:48:50::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:50::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:48:50::SCWMssOS::No sw design opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:50::SCWMssOS::mss exists loading the mss file  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:50::SCWMssOS::Opened the sw design from mss  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:48:50::SCWMssOS::Adding the swdes entry C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-07-16.17:48:50::SCWMssOS::updating the scw layer about changes
TRACE::2020-07-16.17:48:50::SCWMssOS::Opened the sw design.  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:49:01::SCWMssOS::In reload Mss file.
TRACE::2020-07-16.17:49:01::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:49:01::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:49:01::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:49:01::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:49:01::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:49:01::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:49:01::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-16.17:49:01::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-16.17:49:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:49:01::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:49:01::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2020-07-16.17:49:01::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2020-07-16.17:49:01::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2020-07-16.17:49:01::SCWMssOS::Cleared the swdb table entry
TRACE::2020-07-16.17:49:01::SCWMssOS::No sw design opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:49:01::SCWMssOS::mss exists loading the mss file  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:49:01::SCWMssOS::Opened the sw design from mss  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:49:01::SCWMssOS::Adding the swdes entry C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-07-16.17:49:01::SCWMssOS::updating the scw layer about changes
TRACE::2020-07-16.17:49:02::SCWMssOS::Opened the sw design.  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:49:02::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:49:02::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:49:02::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:49:02::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:49:02::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:49:02::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:49:02::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-16.17:49:02::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-16.17:49:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:49:02::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:49:02::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:49:02::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:49:02::SCWMssOS:: library already available in sw design:  libmetal:2.1
TRACE::2020-07-16.17:49:02::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:49:02::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:49:02::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:49:02::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:49:02::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:49:02::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:49:02::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-16.17:49:02::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-16.17:49:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:49:02::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:49:02::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:49:02::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:49:02::SCWMssOS:: library already available in sw design:  lwip211:1.2
TRACE::2020-07-16.17:49:02::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:49:02::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:49:02::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:49:02::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:49:02::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:49:02::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:49:02::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-16.17:49:02::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-16.17:49:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:49:02::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:49:02::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:49:02::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:49:02::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:49:02::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:49:02::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:49:02::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:49:02::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:49:02::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:49:02::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-16.17:49:02::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-16.17:49:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:49:02::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:49:02::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:49:02::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:49:02::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:49:02::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:49:02::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:49:02::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:49:02::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:49:02::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:49:02::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-16.17:49:02::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-16.17:49:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:49:02::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:49:02::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:49:02::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:49:02::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:49:02::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:49:02::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:49:02::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:49:02::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:49:02::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:49:02::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-16.17:49:02::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-16.17:49:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:49:02::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:49:02::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:49:02::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:49:02::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:49:02::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:49:02::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:49:02::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:49:02::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:49:02::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:49:02::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-16.17:49:02::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-16.17:49:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:49:02::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:49:02::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:49:02::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:49:02::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:49:02::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:49:02::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:49:02::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:49:02::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:49:02::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:49:02::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-16.17:49:02::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-16.17:49:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:49:02::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:49:02::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:49:02::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:49:02::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:49:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-16.17:49:02::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-16.17:49:02::SCWMssOS::Commit changes completed.
TRACE::2020-07-16.17:49:02::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:49:02::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:49:02::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:49:02::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-07-16.17:49:02::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-07-16.17:49:02::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-07-16.17:49:02::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_2
TRACE::2020-07-16.17:49:02::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_2
TRACE::2020-07-16.17:49:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.17:49:02::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:49:02::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-07-16.17:49:02::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.17:49:02::SCWMssOS::Removing the swdes entry for  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
