<stg><name>FIR_filter.2</name>


<trans_list>

<trans id="96" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1 %x_n_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x_n

]]></Node>
<StgValue><ssdm name="x_n_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2 %FIR_delays_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %FIR_delays_read_17

]]></Node>
<StgValue><ssdm name="FIR_delays_read_1"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3 %FIR_delays_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %FIR_delays_read_16

]]></Node>
<StgValue><ssdm name="FIR_delays_read_2"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4 %FIR_delays_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %FIR_delays_read_15

]]></Node>
<StgValue><ssdm name="FIR_delays_read_3"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:5 %FIR_delays_read_4 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %FIR_delays_read_14

]]></Node>
<StgValue><ssdm name="FIR_delays_read_4"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6 %FIR_delays_read_9 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %FIR_delays_read

]]></Node>
<StgValue><ssdm name="FIR_delays_read_9"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="40" op_0_bw="40" op_1_bw="16" op_2_bw="24">
<![CDATA[
entry:8 %tmp_1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i16.i24, i16 %x_n_read, i24 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="41" op_0_bw="40">
<![CDATA[
entry:9 %sext_ln45 = sext i40 %tmp_1

]]></Node>
<StgValue><ssdm name="sext_ln45"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="37" op_0_bw="37" op_1_bw="16" op_2_bw="21">
<![CDATA[
entry:10 %tmp_2 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i16.i21, i16 %x_n_read, i21 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="41" op_0_bw="37">
<![CDATA[
entry:11 %sext_ln45_1 = sext i37 %tmp_2

]]></Node>
<StgValue><ssdm name="sext_ln45_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
entry:12 %sub_ln45 = sub i41 %sext_ln45, i41 %sext_ln45_1

]]></Node>
<StgValue><ssdm name="sub_ln45"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="35" op_0_bw="35" op_1_bw="16" op_2_bw="19">
<![CDATA[
entry:13 %tmp_3 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i16.i19, i16 %x_n_read, i19 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="41" op_0_bw="35">
<![CDATA[
entry:14 %sext_ln45_3 = sext i35 %tmp_3

]]></Node>
<StgValue><ssdm name="sext_ln45_3"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
entry:15 %sub_ln45_1 = sub i41 %sub_ln45, i41 %sext_ln45_3

]]></Node>
<StgValue><ssdm name="sub_ln45_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="33" op_1_bw="16" op_2_bw="17">
<![CDATA[
entry:16 %tmp_4 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %x_n_read, i17 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="41" op_0_bw="33">
<![CDATA[
entry:17 %sext_ln45_4 = sext i33 %tmp_4

]]></Node>
<StgValue><ssdm name="sext_ln45_4"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
entry:18 %add_ln45_5 = add i41 %sub_ln45_1, i41 %sext_ln45_4

]]></Node>
<StgValue><ssdm name="add_ln45_5"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="26" op_0_bw="26" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:19 %FIR_accu32 = partselect i26 @_ssdm_op_PartSelect.i26.i41.i32.i32, i41 %add_ln45_5, i32 15, i32 40

]]></Node>
<StgValue><ssdm name="FIR_accu32"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="41" op_0_bw="41" op_1_bw="26" op_2_bw="15">
<![CDATA[
entry:20 %tmp = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i26.i15, i26 %FIR_accu32, i15 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="43" op_0_bw="41">
<![CDATA[
entry:21 %sext_ln45_6 = sext i41 %tmp

]]></Node>
<StgValue><ssdm name="sext_ln45_6"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="43" op_0_bw="32">
<![CDATA[
entry:22 %sext_ln45_2 = sext i32 %FIR_delays_read_1

]]></Node>
<StgValue><ssdm name="sext_ln45_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
entry:23 %mul_ln45 = mul i43 %sext_ln45_2, i43 8796093021181

]]></Node>
<StgValue><ssdm name="mul_ln45"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
entry:24 %add_ln45 = add i43 %sext_ln45_6, i43 %mul_ln45

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="28" op_0_bw="28" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:25 %tmp_8 = partselect i28 @_ssdm_op_PartSelect.i28.i43.i32.i32, i43 %add_ln45, i32 15, i32 42

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln37 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln37"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:7 %FIR_delays_write_assign = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %x_n_read, i16 0

]]></Node>
<StgValue><ssdm name="FIR_delays_write_assign"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="43" op_0_bw="43" op_1_bw="28" op_2_bw="15">
<![CDATA[
entry:26 %tmp_9 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i28.i15, i28 %tmp_8, i15 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="47" op_0_bw="43">
<![CDATA[
entry:27 %sext_ln45_10 = sext i43 %tmp_9

]]></Node>
<StgValue><ssdm name="sext_ln45_10"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="12">
<![CDATA[
entry:28 %tmp_10 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i32.i12, i32 %FIR_delays_read_2, i12 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="46" op_0_bw="44">
<![CDATA[
entry:29 %sext_ln45_12 = sext i44 %tmp_10

]]></Node>
<StgValue><ssdm name="sext_ln45_12"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="42" op_0_bw="42" op_1_bw="32" op_2_bw="10">
<![CDATA[
entry:30 %tmp_11 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i32.i10, i32 %FIR_delays_read_2, i10 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="46" op_0_bw="42">
<![CDATA[
entry:31 %sext_ln45_13 = sext i42 %tmp_11

]]></Node>
<StgValue><ssdm name="sext_ln45_13"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:32 %add_ln45_6 = add i46 %sext_ln45_12, i46 %sext_ln45_13

]]></Node>
<StgValue><ssdm name="add_ln45_6"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
entry:33 %tmp_12 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %FIR_delays_read_2, i8 0

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="46" op_0_bw="40">
<![CDATA[
entry:34 %sext_ln45_14 = sext i40 %tmp_12

]]></Node>
<StgValue><ssdm name="sext_ln45_14"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:35 %sub_ln45_2 = sub i46 %add_ln45_6, i46 %sext_ln45_14

]]></Node>
<StgValue><ssdm name="sub_ln45_2"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="38" op_0_bw="38" op_1_bw="32" op_2_bw="6">
<![CDATA[
entry:36 %tmp_13 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %FIR_delays_read_2, i6 0

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="46" op_0_bw="38">
<![CDATA[
entry:37 %sext_ln45_15 = sext i38 %tmp_13

]]></Node>
<StgValue><ssdm name="sext_ln45_15"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:38 %add_ln45_7 = add i46 %sub_ln45_2, i46 %sext_ln45_15

]]></Node>
<StgValue><ssdm name="add_ln45_7"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
entry:39 %tmp_14 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %FIR_delays_read_2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="46" op_0_bw="33">
<![CDATA[
entry:40 %sext_ln45_16 = sext i33 %tmp_14

]]></Node>
<StgValue><ssdm name="sext_ln45_16"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:41 %add_ln45_8 = add i46 %add_ln45_7, i46 %sext_ln45_16

]]></Node>
<StgValue><ssdm name="add_ln45_8"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="47" op_0_bw="46">
<![CDATA[
entry:42 %sext_ln45_5 = sext i46 %add_ln45_8

]]></Node>
<StgValue><ssdm name="sext_ln45_5"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
entry:43 %add_ln45_1 = add i47 %sext_ln45_10, i47 %sext_ln45_5

]]></Node>
<StgValue><ssdm name="add_ln45_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:44 %tmp_5 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln45_1, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
entry:45 %and_ln45_1 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_5, i15 0

]]></Node>
<StgValue><ssdm name="and_ln45_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="12">
<![CDATA[
entry:46 %tmp_15 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i32.i12, i32 %FIR_delays_read_3, i12 0

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="46" op_0_bw="44">
<![CDATA[
entry:47 %sext_ln45_17 = sext i44 %tmp_15

]]></Node>
<StgValue><ssdm name="sext_ln45_17"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="42" op_0_bw="42" op_1_bw="32" op_2_bw="10">
<![CDATA[
entry:48 %tmp_16 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i32.i10, i32 %FIR_delays_read_3, i10 0

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="46" op_0_bw="42">
<![CDATA[
entry:49 %sext_ln45_18 = sext i42 %tmp_16

]]></Node>
<StgValue><ssdm name="sext_ln45_18"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:50 %add_ln45_9 = add i46 %sext_ln45_17, i46 %sext_ln45_18

]]></Node>
<StgValue><ssdm name="add_ln45_9"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
entry:51 %tmp_17 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %FIR_delays_read_3, i8 0

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="46" op_0_bw="40">
<![CDATA[
entry:52 %sext_ln45_19 = sext i40 %tmp_17

]]></Node>
<StgValue><ssdm name="sext_ln45_19"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:53 %sub_ln45_3 = sub i46 %add_ln45_9, i46 %sext_ln45_19

]]></Node>
<StgValue><ssdm name="sub_ln45_3"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="38" op_0_bw="38" op_1_bw="32" op_2_bw="6">
<![CDATA[
entry:54 %tmp_18 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %FIR_delays_read_3, i6 0

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="46" op_0_bw="38">
<![CDATA[
entry:55 %sext_ln45_20 = sext i38 %tmp_18

]]></Node>
<StgValue><ssdm name="sext_ln45_20"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:56 %add_ln45_10 = add i46 %sub_ln45_3, i46 %sext_ln45_20

]]></Node>
<StgValue><ssdm name="add_ln45_10"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
entry:57 %tmp_19 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %FIR_delays_read_3, i1 0

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="46" op_0_bw="33">
<![CDATA[
entry:58 %sext_ln45_21 = sext i33 %tmp_19

]]></Node>
<StgValue><ssdm name="sext_ln45_21"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:59 %add_ln45_11 = add i46 %add_ln45_10, i46 %sext_ln45_21

]]></Node>
<StgValue><ssdm name="add_ln45_11"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="47" op_0_bw="46">
<![CDATA[
entry:60 %sext_ln45_7 = sext i46 %add_ln45_11

]]></Node>
<StgValue><ssdm name="sext_ln45_7"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
entry:61 %add_ln45_2 = add i47 %and_ln45_1, i47 %sext_ln45_7

]]></Node>
<StgValue><ssdm name="add_ln45_2"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:62 %tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln45_2, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
entry:63 %and_ln45_2 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_6, i15 0

]]></Node>
<StgValue><ssdm name="and_ln45_2"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="44" op_0_bw="32">
<![CDATA[
entry:64 %sext_ln45_8 = sext i32 %FIR_delays_read_4

]]></Node>
<StgValue><ssdm name="sext_ln45_8"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry:65 %mul_ln45_1 = mul i44 %sext_ln45_8, i44 17592186043389

]]></Node>
<StgValue><ssdm name="mul_ln45_1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="47" op_0_bw="44">
<![CDATA[
entry:66 %sext_ln45_9 = sext i44 %mul_ln45_1

]]></Node>
<StgValue><ssdm name="sext_ln45_9"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
entry:67 %add_ln45_3 = add i47 %and_ln45_2, i47 %sext_ln45_9

]]></Node>
<StgValue><ssdm name="add_ln45_3"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:68 %tmp_7 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln45_3, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
entry:69 %and_ln45_3 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_7, i15 0

]]></Node>
<StgValue><ssdm name="and_ln45_3"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
entry:70 %tmp_20 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %FIR_delays_read_9, i8 0

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="41" op_0_bw="40">
<![CDATA[
entry:71 %sext_ln45_22 = sext i40 %tmp_20

]]></Node>
<StgValue><ssdm name="sext_ln45_22"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="37" op_0_bw="37" op_1_bw="32" op_2_bw="5">
<![CDATA[
entry:72 %tmp_21 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %FIR_delays_read_9, i5 0

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="41" op_0_bw="37">
<![CDATA[
entry:73 %sext_ln45_23 = sext i37 %tmp_21

]]></Node>
<StgValue><ssdm name="sext_ln45_23"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
entry:74 %sub_ln45_4 = sub i41 %sext_ln45_22, i41 %sext_ln45_23

]]></Node>
<StgValue><ssdm name="sub_ln45_4"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="35" op_0_bw="35" op_1_bw="32" op_2_bw="3">
<![CDATA[
entry:75 %tmp_22 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %FIR_delays_read_9, i3 0

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="41" op_0_bw="35">
<![CDATA[
entry:76 %sext_ln45_24 = sext i35 %tmp_22

]]></Node>
<StgValue><ssdm name="sext_ln45_24"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
entry:77 %sub_ln45_5 = sub i41 %sub_ln45_4, i41 %sext_ln45_24

]]></Node>
<StgValue><ssdm name="sub_ln45_5"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
entry:78 %tmp_23 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %FIR_delays_read_9, i1 0

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="41" op_0_bw="33">
<![CDATA[
entry:79 %sext_ln45_25 = sext i33 %tmp_23

]]></Node>
<StgValue><ssdm name="sext_ln45_25"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
entry:80 %add_ln45_12 = add i41 %sub_ln45_5, i41 %sext_ln45_25

]]></Node>
<StgValue><ssdm name="add_ln45_12"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="47" op_0_bw="41">
<![CDATA[
entry:81 %sext_ln45_11 = sext i41 %add_ln45_12

]]></Node>
<StgValue><ssdm name="sext_ln45_11"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
entry:82 %add_ln45_4 = add i47 %and_ln45_3, i47 %sext_ln45_11

]]></Node>
<StgValue><ssdm name="add_ln45_4"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:83 %y = partselect i16 @_ssdm_op_PartSelect.i16.i47.i32.i32, i47 %add_ln45_4, i32 31, i32 46

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="176" op_0_bw="176" op_1_bw="16">
<![CDATA[
entry:84 %newret = insertvalue i176 <undef>, i16 %y

]]></Node>
<StgValue><ssdm name="newret"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="176" op_0_bw="176" op_1_bw="32">
<![CDATA[
entry:85 %newret2 = insertvalue i176 %newret, i32 %FIR_delays_read_4

]]></Node>
<StgValue><ssdm name="newret2"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="176" op_0_bw="176" op_1_bw="32">
<![CDATA[
entry:86 %newret4 = insertvalue i176 %newret2, i32 %FIR_delays_read_3

]]></Node>
<StgValue><ssdm name="newret4"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="176" op_0_bw="176" op_1_bw="32">
<![CDATA[
entry:87 %newret6 = insertvalue i176 %newret4, i32 %FIR_delays_read_2

]]></Node>
<StgValue><ssdm name="newret6"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="176" op_0_bw="176" op_1_bw="32">
<![CDATA[
entry:88 %newret8 = insertvalue i176 %newret6, i32 %FIR_delays_read_1

]]></Node>
<StgValue><ssdm name="newret8"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="176" op_0_bw="176" op_1_bw="32">
<![CDATA[
entry:89 %newret1 = insertvalue i176 %newret8, i32 %FIR_delays_write_assign

]]></Node>
<StgValue><ssdm name="newret1"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="176">
<![CDATA[
entry:90 %ret_ln47 = ret i176 %newret1

]]></Node>
<StgValue><ssdm name="ret_ln47"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
