Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat Dec  9 11:32:48 2023
| Host         : ubuntu.knut running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OneCycleCPUwithIO_timing_summary_routed.rpt -pb OneCycleCPUwithIO_timing_summary_routed.pb -rpx OneCycleCPUwithIO_timing_summary_routed.rpx -warn_on_violation
| Design       : OneCycleCPUwithIO
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  38          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (38)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (84)
5. checking no_input_delay (2)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (38)
-------------------------
 There are 38 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (84)
-------------------------------------------------
 There are 84 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   93          inf        0.000                      0                   93           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            93 Endpoints
Min Delay            93 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 echo_timer/timer_q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            trig
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.904ns  (logic 3.240ns (66.070%)  route 1.664ns (33.930%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDCE                         0.000     0.000 r  echo_timer/timer_q_reg/C
    SLICE_X43Y16         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  echo_timer/timer_q_reg/Q
                         net (fo=1, routed)           1.664     2.083    trig_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         2.821     4.904 r  trig_OBUF_inst/O
                         net (fo=0)                   0.000     4.904    trig
    Y18                                                               r  trig (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motor_reg/reg_q_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            m_dig_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.899ns  (logic 3.095ns (63.180%)  route 1.804ns (36.820%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDCE                         0.000     0.000 r  motor_reg/reg_q_reg[7]/C
    SLICE_X43Y12         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  motor_reg/reg_q_reg[7]/Q
                         net (fo=1, routed)           1.804     2.260    m_dig_out_OBUF[5]
    Y19                  OBUF (Prop_obuf_I_O)         2.639     4.899 r  m_dig_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.899    m_dig_out[7]
    Y19                                                               r  m_dig_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motor_reg/reg_q_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            m_dig_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.882ns  (logic 3.075ns (62.980%)  route 1.807ns (37.020%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDCE                         0.000     0.000 r  motor_reg/reg_q_reg[6]/C
    SLICE_X43Y12         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  motor_reg/reg_q_reg[6]/Q
                         net (fo=1, routed)           1.807     2.263    m_dig_out_OBUF[4]
    V16                  OBUF (Prop_obuf_I_O)         2.619     4.882 r  m_dig_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.882    m_dig_out[6]
    V16                                                               r  m_dig_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motor_reg/reg_q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            m_dig_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.856ns  (logic 3.142ns (64.692%)  route 1.715ns (35.308%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDCE                         0.000     0.000 r  motor_reg/reg_q_reg[2]_lopt_replica/C
    SLICE_X42Y11         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  motor_reg/reg_q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.715     2.233    lopt
    V17                  OBUF (Prop_obuf_I_O)         2.624     4.856 r  m_dig_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.856    m_dig_out[0]
    V17                                                               r  m_dig_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motor_reg/reg_q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            m_dig_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.801ns  (logic 3.123ns (65.065%)  route 1.677ns (34.935%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDCE                         0.000     0.000 r  motor_reg/reg_q_reg[2]/C
    SLICE_X42Y11         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  motor_reg/reg_q_reg[2]/Q
                         net (fo=1, routed)           1.677     2.195    m_dig_out_OBUF[0]
    T17                  OBUF (Prop_obuf_I_O)         2.605     4.801 r  m_dig_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.801    m_dig_out[2]
    T17                                                               r  m_dig_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motor_reg/reg_q_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            m_dig_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.743ns  (logic 3.080ns (64.940%)  route 1.663ns (35.060%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDCE                         0.000     0.000 r  motor_reg/reg_q_reg[7]_lopt_replica/C
    SLICE_X43Y12         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  motor_reg/reg_q_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.663     2.119    lopt_6
    W16                  OBUF (Prop_obuf_I_O)         2.624     4.743 r  m_dig_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.743    m_dig_out[5]
    W16                                                               r  m_dig_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motor_reg/reg_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            m_dig_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.733ns  (logic 3.063ns (64.713%)  route 1.670ns (35.287%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         FDCE                         0.000     0.000 r  motor_reg/reg_q_reg[3]_lopt_replica/C
    SLICE_X43Y11         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  motor_reg/reg_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.670     2.126    lopt_2
    R18                  OBUF (Prop_obuf_I_O)         2.607     4.733 r  m_dig_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.733    m_dig_out[1]
    R18                                                               r  m_dig_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motor_reg/reg_q_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            m_dig_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.716ns  (logic 3.051ns (64.688%)  route 1.665ns (35.312%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         FDCE                         0.000     0.000 r  motor_reg/reg_q_reg[3]/C
    SLICE_X43Y11         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  motor_reg/reg_q_reg[3]/Q
                         net (fo=1, routed)           1.665     2.121    m_dig_out_OBUF[1]
    R17                  OBUF (Prop_obuf_I_O)         2.595     4.716 r  m_dig_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.716    m_dig_out[3]
    R17                                                               r  m_dig_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motor_reg/reg_q_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            m_dig_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.580ns  (logic 3.055ns (66.693%)  route 1.526ns (33.307%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDCE                         0.000     0.000 r  motor_reg/reg_q_reg[6]_lopt_replica/C
    SLICE_X43Y12         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  motor_reg/reg_q_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.526     1.982    lopt_4
    R16                  OBUF (Prop_obuf_I_O)         2.599     4.580 r  m_dig_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.580    m_dig_out[4]
    R16                                                               r  m_dig_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 echo
                            (input port)
  Destination:            motor_reg/reg_q_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.258ns  (logic 1.101ns (33.787%)  route 2.157ns (66.213%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 f  echo (IN)
                         net (fo=0)                   0.000     0.000    echo
    W20                  IBUF (Prop_ibuf_I_O)         0.977     0.977 f  echo_IBUF_inst/O
                         net (fo=2, routed)           1.515     2.492    motor/echo_IBUF
    SLICE_X41Y15         LUT2 (Prop_lut2_I1_O)        0.124     2.616 r  motor/reg_q[7]_i_1/O
                         net (fo=8, routed)           0.642     3.258    motor_reg/E[0]
    SLICE_X43Y11         FDCE                                         r  motor_reg/reg_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 motor/FSM_sequential_motor_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            turnleft_timer/counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.289%)  route 0.144ns (43.711%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDCE                         0.000     0.000 r  motor/FSM_sequential_motor_reg_reg[1]/C
    SLICE_X41Y15         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  motor/FSM_sequential_motor_reg_reg[1]/Q
                         net (fo=18, routed)          0.144     0.285    turnleft_timer/motor_reg[1]
    SLICE_X40Y15         LUT6 (Prop_lut6_I1_O)        0.045     0.330 r  turnleft_timer/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.330    turnleft_timer/counter[6]_i_1_n_0
    SLICE_X40Y15         FDCE                                         r  turnleft_timer/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 echo_timer/counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            echo_timer/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.246ns (70.876%)  route 0.101ns (29.124%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDCE                         0.000     0.000 r  echo_timer/counter_reg[2]/C
    SLICE_X42Y16         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  echo_timer/counter_reg[2]/Q
                         net (fo=6, routed)           0.101     0.249    echo_timer/counter_reg_n_0_[2]
    SLICE_X42Y16         LUT6 (Prop_lut6_I3_O)        0.098     0.347 r  echo_timer/counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000     0.347    echo_timer/counter[3]_i_1__1_n_0
    SLICE_X42Y16         FDCE                                         r  echo_timer/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 turnleft_timer/counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            turnleft_timer/counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.186ns (53.155%)  route 0.164ns (46.845%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDCE                         0.000     0.000 r  turnleft_timer/counter_reg[0]/C
    SLICE_X39Y15         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  turnleft_timer/counter_reg[0]/Q
                         net (fo=7, routed)           0.164     0.305    turnleft_timer/counter_reg_n_0_[0]
    SLICE_X41Y15         LUT5 (Prop_lut5_I1_O)        0.045     0.350 r  turnleft_timer/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.350    turnleft_timer/counter[2]_i_1_n_0
    SLICE_X41Y15         FDCE                                         r  turnleft_timer/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 turnleft_timer/counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            turnleft_timer/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.703%)  route 0.167ns (47.297%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDCE                         0.000     0.000 r  turnleft_timer/counter_reg[0]/C
    SLICE_X39Y15         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  turnleft_timer/counter_reg[0]/Q
                         net (fo=7, routed)           0.167     0.308    turnleft_timer/counter_reg_n_0_[0]
    SLICE_X41Y15         LUT6 (Prop_lut6_I2_O)        0.045     0.353 r  turnleft_timer/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.353    turnleft_timer/counter[3]_i_1_n_0
    SLICE_X41Y15         FDCE                                         r  turnleft_timer/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 backward_timer/counter_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            backward_timer/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDCE                         0.000     0.000 r  backward_timer/counter_reg[3]/C
    SLICE_X41Y14         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  backward_timer/counter_reg[3]/Q
                         net (fo=4, routed)           0.168     0.309    backward_timer/counter_reg_n_0_[3]
    SLICE_X41Y14         LUT6 (Prop_lut6_I4_O)        0.045     0.354 r  backward_timer/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.354    backward_timer/counter[3]_i_1__0_n_0
    SLICE_X41Y14         FDCE                                         r  backward_timer/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 turnleft_timer/counter_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            turnleft_timer/counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDCE                         0.000     0.000 r  turnleft_timer/counter_reg[5]/C
    SLICE_X40Y14         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  turnleft_timer/counter_reg[5]/Q
                         net (fo=3, routed)           0.173     0.314    turnleft_timer/counter_reg_n_0_[5]
    SLICE_X40Y14         LUT6 (Prop_lut6_I4_O)        0.045     0.359 r  turnleft_timer/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.359    turnleft_timer/counter[5]_i_1_n_0
    SLICE_X40Y14         FDCE                                         r  turnleft_timer/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 turnleft_timer/counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            turnleft_timer/counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDCE                         0.000     0.000 r  turnleft_timer/counter_reg[0]/C
    SLICE_X39Y15         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  turnleft_timer/counter_reg[0]/Q
                         net (fo=7, routed)           0.180     0.321    turnleft_timer/counter_reg_n_0_[0]
    SLICE_X39Y15         LUT5 (Prop_lut5_I3_O)        0.045     0.366 r  turnleft_timer/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.366    turnleft_timer/counter[0]_i_1_n_0
    SLICE_X39Y15         FDCE                                         r  turnleft_timer/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 echo_timer/counter_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            echo_timer/counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDCE                         0.000     0.000 r  echo_timer/counter_reg[4]/C
    SLICE_X42Y16         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  echo_timer/counter_reg[4]/Q
                         net (fo=4, routed)           0.160     0.324    echo_timer/counter_reg_n_0_[4]
    SLICE_X42Y16         LUT4 (Prop_lut4_I2_O)        0.045     0.369 r  echo_timer/counter[4]_i_1__1/O
                         net (fo=1, routed)           0.000     0.369    echo_timer/counter[4]_i_1__1_n_0
    SLICE_X42Y16         FDCE                                         r  echo_timer/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 turnleft_timer/counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            turnleft_timer/counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDCE                         0.000     0.000 r  turnleft_timer/counter_reg[1]/C
    SLICE_X40Y14         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  turnleft_timer/counter_reg[1]/Q
                         net (fo=6, routed)           0.185     0.326    turnleft_timer/counter_reg_n_0_[1]
    SLICE_X40Y14         LUT6 (Prop_lut6_I4_O)        0.045     0.371 r  turnleft_timer/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.371    turnleft_timer/counter[1]_i_1_n_0
    SLICE_X40Y14         FDCE                                         r  turnleft_timer/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 turnleft_timer/counter_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            turnleft_timer/counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDCE                         0.000     0.000 r  turnleft_timer/counter_reg[6]/C
    SLICE_X40Y15         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  turnleft_timer/counter_reg[6]/Q
                         net (fo=3, routed)           0.185     0.326    turnleft_timer/counter_reg_n_0_[6]
    SLICE_X40Y15         LUT5 (Prop_lut5_I2_O)        0.045     0.371 r  turnleft_timer/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.371    turnleft_timer/counter[7]_i_1_n_0
    SLICE_X40Y15         FDCE                                         r  turnleft_timer/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------





