
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)
Loaded SDC plugin

1. Executing Liberty frontend: /home/kyouma-hououin/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Imported 428 cell types from liberty file.
[INFO] Using SDC file '/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/06-yosys-synthesis/synthesis.abc.sdc' for ABC…

2. Executing Verilog-2005 frontend: /home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v
Parsing SystemVerilog input from `/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v' to AST representation.
Storing AST representation for module `$abstract\spi_adc'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v
Parsing SystemVerilog input from `/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v' to AST representation.
Storing AST representation for module `$abstract\adc_controller'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v
Parsing SystemVerilog input from `/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:69)
Storing AST representation for module `$abstract\adc_spi_slave'.
Successfully finished Verilog frontend.

5. Executing HIERARCHY pass (managing design hierarchy).

6. Executing AST frontend in derive mode using pre-parsed AST for module `\spi_adc'.
Generating RTLIL representation for module `\spi_adc'.

6.1. Analyzing design hierarchy..
Top module:  \spi_adc

6.2. Executing AST frontend in derive mode using pre-parsed AST for module `\adc_spi_slave'.
Generating RTLIL representation for module `\adc_spi_slave'.
Parameter \WIDTH = 12

6.3. Executing AST frontend in derive mode using pre-parsed AST for module `\adc_controller'.
Parameter \WIDTH = 12
Generating RTLIL representation for module `$paramod\adc_controller\WIDTH=s32'00000000000000000000000000001100'.

6.4. Analyzing design hierarchy..
Top module:  \spi_adc
Used module:     \adc_spi_slave
Used module:     $paramod\adc_controller\WIDTH=s32'00000000000000000000000000001100

6.5. Analyzing design hierarchy..
Top module:  \spi_adc
Used module:     \adc_spi_slave
Used module:     $paramod\adc_controller\WIDTH=s32'00000000000000000000000000001100
Removing unused module `$abstract\adc_spi_slave'.
Removing unused module `$abstract\adc_controller'.
Removing unused module `$abstract\spi_adc'.
Removed 3 unused modules.
Renaming module spi_adc to spi_adc.

7. Generating Graphviz representation of design.
Writing dot description to `/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/06-yosys-synthesis/hierarchy.dot'.
Dumping module spi_adc to page 1.

8. Executing TRIBUF pass.

9. Executing HIERARCHY pass (managing design hierarchy).

9.1. Analyzing design hierarchy..
Top module:  \spi_adc
Used module:     \adc_spi_slave
Used module:     $paramod\adc_controller\WIDTH=s32'00000000000000000000000000001100

9.2. Analyzing design hierarchy..
Top module:  \spi_adc
Used module:     \adc_spi_slave
Used module:     $paramod\adc_controller\WIDTH=s32'00000000000000000000000000001100
Removed 0 unused modules.

10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

11. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 4 switch rules as full_case in process $proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:87$8 in module spi_adc.
Marked 2 switch rules as full_case in process $proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:67$2 in module spi_adc.
Marked 6 switch rules as full_case in process $proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:82$27 in module adc_spi_slave.
Marked 1 switch rules as full_case in process $proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:71$25 in module adc_spi_slave.
Marked 2 switch rules as full_case in process $proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:117$64 in module $paramod\adc_controller\WIDTH=s32'00000000000000000000000000001100.
Removed 1 dead cases from process $proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:72$53 in module $paramod\adc_controller\WIDTH=s32'00000000000000000000000000001100.
Marked 5 switch rules as full_case in process $proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:72$53 in module $paramod\adc_controller\WIDTH=s32'00000000000000000000000000001100.
Marked 1 switch rules as full_case in process $proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:64$51 in module $paramod\adc_controller\WIDTH=s32'00000000000000000000000000001100.
Removed a total of 1 dead cases.

12. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 9 redundant assignments.
Promoted 1 assignment to connection.

13. Executing PROC_INIT pass (extract init attributes).

14. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \reset_ in `\spi_adc.$proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:87$8'.
Found async reset \reset_ in `\spi_adc.$proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:67$2'.
Found async reset \reset_ in `\adc_spi_slave.$proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:82$27'.
Found async reset \reset_ in `\adc_spi_slave.$proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:71$25'.
Found async reset \reset_ in `$paramod\adc_controller\WIDTH=s32'00000000000000000000000000001100.$proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:117$64'.
Found async reset \reset_ in `$paramod\adc_controller\WIDTH=s32'00000000000000000000000000001100.$proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:64$51'.

15. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~30 debug messages>

16. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\spi_adc.$proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:87$8'.
     1/2: $0\start_clear_req[0:0]
     2/2: $0\adc_en_n[0:0]
Creating decoders for process `\spi_adc.$proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:67$2'.
     1/2: $0\clk_cnt[31:0]
     2/2: $0\adc_clk_reg[0:0]
Creating decoders for process `\adc_spi_slave.$proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:82$27'.
     1/11: $0\ctrl_reg[11:0] [11:2]
     2/11: $0\ctrl_reg[11:0] [0]
     3/11: $0\ctrl_reg[11:0] [1]
     4/11: $0\miso_buffer[11:0]
     5/11: $0\shift_reg[15:0]
     6/11: $0\bit_cnt[4:0]
     7/11: $0\state[1:0]
     8/11: $0\info_reg[11:0]
     9/11: $0\data_reg[11:0]
    10/11: $0\eoc_latch[0:0]
    11/11: $0\eoc_sent_high[0:0]
Creating decoders for process `\adc_spi_slave.$proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:71$25'.
     1/4: $0\eoc_s2[0:0]
     2/4: $0\eoc_s1[0:0]
     3/4: $0\sck_s2[0:0]
     4/4: $0\sck_s1[0:0]
Creating decoders for process `$paramod\adc_controller\WIDTH=s32'00000000000000000000000000001100.$proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:117$64'.
     1/3: $0\counter_reg[11:0]
     2/3: $0\data_out_reg[11:0]
     3/3: $0\dac_reg[11:0]
Creating decoders for process `$paramod\adc_controller\WIDTH=s32'00000000000000000000000000001100.$proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:72$53'.
     1/5: $5\next_state[1:0]
     2/5: $4\next_state[1:0]
     3/5: $3\next_state[1:0]
     4/5: $2\next_state[1:0]
     5/5: $1\next_state[1:0]
Creating decoders for process `$paramod\adc_controller\WIDTH=s32'00000000000000000000000000001100.$proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:64$51'.
     1/1: $0\state[1:0]

17. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\adc_controller\WIDTH=s32'00000000000000000000000000001100.\next_state' from process `$paramod\adc_controller\WIDTH=s32'00000000000000000000000000001100.$proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:72$53'.

18. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\spi_adc.\adc_en_n' using process `\spi_adc.$proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:87$8'.
  created $adff cell `$procdff$256' with positive edge clock and positive level reset.
Creating register for signal `\spi_adc.\start_clear_req' using process `\spi_adc.$proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:87$8'.
  created $adff cell `$procdff$261' with positive edge clock and positive level reset.
Creating register for signal `\spi_adc.\clk_cnt' using process `\spi_adc.$proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:67$2'.
  created $adff cell `$procdff$266' with positive edge clock and positive level reset.
Creating register for signal `\spi_adc.\adc_clk_reg' using process `\spi_adc.$proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:67$2'.
  created $adff cell `$procdff$271' with positive edge clock and positive level reset.
Creating register for signal `\adc_spi_slave.\ctrl_reg' using process `\adc_spi_slave.$proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:82$27'.
  created $adff cell `$procdff$276' with positive edge clock and positive level reset.
Creating register for signal `\adc_spi_slave.\eoc_latch' using process `\adc_spi_slave.$proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:82$27'.
  created $adff cell `$procdff$281' with positive edge clock and positive level reset.
Creating register for signal `\adc_spi_slave.\data_reg' using process `\adc_spi_slave.$proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:82$27'.
  created $adff cell `$procdff$286' with positive edge clock and positive level reset.
Creating register for signal `\adc_spi_slave.\info_reg' using process `\adc_spi_slave.$proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:82$27'.
  created $adff cell `$procdff$291' with positive edge clock and positive level reset.
Creating register for signal `\adc_spi_slave.\state' using process `\adc_spi_slave.$proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:82$27'.
  created $adff cell `$procdff$296' with positive edge clock and positive level reset.
Creating register for signal `\adc_spi_slave.\bit_cnt' using process `\adc_spi_slave.$proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:82$27'.
  created $adff cell `$procdff$301' with positive edge clock and positive level reset.
Creating register for signal `\adc_spi_slave.\shift_reg' using process `\adc_spi_slave.$proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:82$27'.
  created $adff cell `$procdff$306' with positive edge clock and positive level reset.
Creating register for signal `\adc_spi_slave.\miso_buffer' using process `\adc_spi_slave.$proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:82$27'.
  created $adff cell `$procdff$311' with positive edge clock and positive level reset.
Creating register for signal `\adc_spi_slave.\eoc_sent_high' using process `\adc_spi_slave.$proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:82$27'.
  created $adff cell `$procdff$316' with positive edge clock and positive level reset.
Creating register for signal `\adc_spi_slave.\sck_s1' using process `\adc_spi_slave.$proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:71$25'.
  created $adff cell `$procdff$321' with positive edge clock and positive level reset.
Creating register for signal `\adc_spi_slave.\sck_s2' using process `\adc_spi_slave.$proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:71$25'.
  created $adff cell `$procdff$326' with positive edge clock and positive level reset.
Creating register for signal `\adc_spi_slave.\eoc_s1' using process `\adc_spi_slave.$proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:71$25'.
  created $adff cell `$procdff$331' with positive edge clock and positive level reset.
Creating register for signal `\adc_spi_slave.\eoc_s2' using process `\adc_spi_slave.$proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:71$25'.
  created $adff cell `$procdff$336' with positive edge clock and positive level reset.
Creating register for signal `$paramod\adc_controller\WIDTH=s32'00000000000000000000000000001100.\dac_reg' using process `$paramod\adc_controller\WIDTH=s32'00000000000000000000000000001100.$proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:117$64'.
  created $adff cell `$procdff$341' with positive edge clock and positive level reset.
Creating register for signal `$paramod\adc_controller\WIDTH=s32'00000000000000000000000000001100.\counter_reg' using process `$paramod\adc_controller\WIDTH=s32'00000000000000000000000000001100.$proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:117$64'.
  created $adff cell `$procdff$346' with positive edge clock and positive level reset.
Creating register for signal `$paramod\adc_controller\WIDTH=s32'00000000000000000000000000001100.\data_out_reg' using process `$paramod\adc_controller\WIDTH=s32'00000000000000000000000000001100.$proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:117$64'.
  created $adff cell `$procdff$351' with positive edge clock and positive level reset.
Creating register for signal `$paramod\adc_controller\WIDTH=s32'00000000000000000000000000001100.\state' using process `$paramod\adc_controller\WIDTH=s32'00000000000000000000000000001100.$proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:64$51'.
  created $adff cell `$procdff$356' with positive edge clock and positive level reset.

19. Executing PROC_MEMWR pass (convert process memory writes to cells).

20. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 3 empty switches in `\spi_adc.$proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:87$8'.
Removing empty process `spi_adc.$proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:87$8'.
Found and cleaned up 1 empty switch in `\spi_adc.$proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:67$2'.
Removing empty process `spi_adc.$proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:67$2'.
Found and cleaned up 18 empty switches in `\adc_spi_slave.$proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:82$27'.
Removing empty process `adc_spi_slave.$proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:82$27'.
Removing empty process `adc_spi_slave.$proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:71$25'.
Found and cleaned up 3 empty switches in `$paramod\adc_controller\WIDTH=s32'00000000000000000000000000001100.$proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:117$64'.
Removing empty process `$paramod\adc_controller\WIDTH=s32'00000000000000000000000000001100.$proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:117$64'.
Found and cleaned up 5 empty switches in `$paramod\adc_controller\WIDTH=s32'00000000000000000000000000001100.$proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:72$53'.
Removing empty process `$paramod\adc_controller\WIDTH=s32'00000000000000000000000000001100.$proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:72$53'.
Removing empty process `$paramod\adc_controller\WIDTH=s32'00000000000000000000000000001100.$proc$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:64$51'.
Cleaned up 30 empty switches.

21. Executing CHECK pass (checking for obvious problems).
Checking module spi_adc...
Checking module adc_spi_slave...
Checking module $paramod\adc_controller\WIDTH=s32'00000000000000000000000000001100...
Found and reported 0 problems.

22. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_adc.
<suppressed ~9 debug messages>
Optimizing module adc_spi_slave.
<suppressed ~36 debug messages>
Optimizing module $paramod\adc_controller\WIDTH=s32'00000000000000000000000000001100.
<suppressed ~13 debug messages>

23. Executing FLATTEN pass (flatten design).
Deleting now unused module adc_spi_slave.
Deleting now unused module $paramod\adc_controller\WIDTH=s32'00000000000000000000000000001100.
<suppressed ~2 debug messages>

24. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_adc.

25. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_adc..
Removed 31 unused cells and 136 unused wires.
<suppressed ~32 debug messages>

26. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_adc.

27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_adc'.
<suppressed ~99 debug messages>
Removed a total of 33 cells.

28. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_adc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\u_controller.$procmux$237.
    dead port 2/2 on $mux $flatten\u_controller.$procmux$245.
    dead port 2/2 on $mux $flatten\u_controller.$procmux$222.
    dead port 1/2 on $mux $flatten\u_controller.$procmux$229.
    dead port 2/2 on $mux $flatten\u_controller.$procmux$231.
Removed 5 multiplexer ports.
<suppressed ~24 debug messages>

29. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_adc.
Performed a total of 0 changes.

30. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_adc'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

31. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\u_spi.$procdff$291 ($adff) from module spi_adc (removing D path).
Setting constant 0-bit at position 0 on $flatten\u_spi.$procdff$291 ($dlatch) from module spi_adc.
Setting constant 1-bit at position 1 on $flatten\u_spi.$procdff$291 ($dlatch) from module spi_adc.
Setting constant 0-bit at position 2 on $flatten\u_spi.$procdff$291 ($dlatch) from module spi_adc.
Setting constant 1-bit at position 3 on $flatten\u_spi.$procdff$291 ($dlatch) from module spi_adc.
Setting constant 0-bit at position 4 on $flatten\u_spi.$procdff$291 ($dlatch) from module spi_adc.
Setting constant 0-bit at position 5 on $flatten\u_spi.$procdff$291 ($dlatch) from module spi_adc.
Setting constant 0-bit at position 6 on $flatten\u_spi.$procdff$291 ($dlatch) from module spi_adc.
Setting constant 0-bit at position 7 on $flatten\u_spi.$procdff$291 ($dlatch) from module spi_adc.
Setting constant 0-bit at position 8 on $flatten\u_spi.$procdff$291 ($dlatch) from module spi_adc.
Setting constant 0-bit at position 9 on $flatten\u_spi.$procdff$291 ($dlatch) from module spi_adc.
Setting constant 0-bit at position 10 on $flatten\u_spi.$procdff$291 ($dlatch) from module spi_adc.
Setting constant 0-bit at position 11 on $flatten\u_spi.$procdff$291 ($dlatch) from module spi_adc.

32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_adc..
Removed 0 unused cells and 38 unused wires.
<suppressed ~1 debug messages>

33. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_adc.

34. Rerunning OPT passes. (Maybe there is more to do…)

35. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_adc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~25 debug messages>

36. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_adc.
Performed a total of 0 changes.

37. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_adc'.
Removed a total of 0 cells.

38. Executing OPT_DFF pass (perform DFF optimizations).

39. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_adc..

40. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_adc.

41. Executing FSM pass (extract and optimize FSM).

41.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking spi_adc.u_controller.state as FSM state register:
    Users of register don't seem to benefit from recoding.
    Circuit seems to be self-resetting.
Not marking spi_adc.u_spi.state as FSM state register:
    Circuit seems to be self-resetting.

41.2. Executing FSM_EXTRACT pass (extracting FSM from design).

41.3. Executing FSM_OPT pass (simple optimizations of FSMs).

41.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_adc..

41.5. Executing FSM_OPT pass (simple optimizations of FSMs).

41.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

41.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

41.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

42. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_adc.

43. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_adc'.
Removed a total of 0 cells.

44. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_adc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~25 debug messages>

45. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_adc.
Performed a total of 0 changes.

46. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_adc'.
Removed a total of 0 cells.

47. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$271 ($adff) from module spi_adc (D = $not$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:74$6_Y, Q = \adc_clk_reg).
Adding EN signal on $flatten\u_spi.$procdff$316 ($adff) from module spi_adc (D = \u_spi.eoc_latch, Q = \u_spi.eoc_sent_high).
Adding EN signal on $flatten\u_spi.$procdff$311 ($adff) from module spi_adc (D = $flatten\u_spi.$procmux$128_Y, Q = \u_spi.miso_buffer).
Adding EN signal on $flatten\u_spi.$procdff$306 ($adff) from module spi_adc (D = { \u_spi.shift_reg [14:0] \mosi }, Q = \u_spi.shift_reg).
Adding EN signal on $flatten\u_spi.$procdff$301 ($adff) from module spi_adc (D = $flatten\u_spi.$0\bit_cnt[4:0], Q = \u_spi.bit_cnt).
Adding EN signal on $flatten\u_spi.$procdff$296 ($adff) from module spi_adc (D = $flatten\u_spi.$0\state[1:0], Q = \u_spi.state).
Adding EN signal on $flatten\u_spi.$procdff$281 ($adff) from module spi_adc (D = $flatten\u_spi.$0\eoc_latch[0:0], Q = \u_spi.eoc_latch).
Adding EN signal on $flatten\u_spi.$procdff$276 ($adff) from module spi_adc (D = { $flatten\u_spi.$procmux$88_Y $flatten\u_spi.$procmux$97_Y }, Q = { \u_spi.ctrl_reg [11:2] \u_spi.ctrl_reg [0] }).
Adding EN signal on $flatten\u_controller.$procdff$356 ($adff) from module spi_adc (D = \u_controller.next_state, Q = \u_controller.state).
Adding EN signal on $flatten\u_controller.$procdff$351 ($adff) from module spi_adc (D = $flatten\u_controller.$procmux$214_Y, Q = \u_controller.data_out_reg).
Adding EN signal on $flatten\u_controller.$procdff$346 ($adff) from module spi_adc (D = $flatten\u_controller.$0\counter_reg[11:0], Q = \u_controller.counter_reg).
Adding EN signal on $flatten\u_controller.$procdff$341 ($adff) from module spi_adc (D = $flatten\u_controller.$0\dac_reg[11:0], Q = \u_controller.dac_reg).

48. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_adc..
Removed 15 unused cells and 13 unused wires.
<suppressed ~16 debug messages>

49. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_adc.
<suppressed ~5 debug messages>

50. Rerunning OPT passes. (Maybe there is more to do…)

51. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_adc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

52. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_adc.
Performed a total of 0 changes.

53. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_adc'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

54. Executing OPT_DFF pass (perform DFF optimizations).

55. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_adc..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

56. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_adc.

57. Rerunning OPT passes. (Maybe there is more to do…)

58. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_adc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

59. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_adc.
Performed a total of 0 changes.

60. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_adc'.
Removed a total of 0 cells.

61. Executing OPT_DFF pass (perform DFF optimizations).

62. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_adc..

63. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_adc.

64. Executing WREDUCE pass (reducing word size of cells).
Removed top 24 bits (of 32) from mux cell spi_adc.$ternary$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:65$1 ($mux).
Removed top 24 bits (of 32) from port A of cell spi_adc.$sub$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:72$4 ($sub).
Removed top 31 bits (of 32) from port B of cell spi_adc.$sub$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:72$4 ($sub).
Removed top 23 bits (of 32) from port Y of cell spi_adc.$sub$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:72$4 ($sub).
Removed top 31 bits (of 32) from port B of cell spi_adc.$add$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:76$7 ($add).
Removed top 1 bits (of 3) from port B of cell spi_adc.$auto$opt_dff.cc:195:make_patterns_logic$371 ($ne).
Removed top 1 bits (of 2) from mux cell spi_adc.$flatten\u_controller.$procmux$220 ($mux).
Removed top 11 bits (of 12) from port B of cell spi_adc.$flatten\u_controller.$eq$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:114$63 ($eq).
Removed top 1 bits (of 2) from port B of cell spi_adc.$flatten\u_controller.$eq$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:100$55 ($eq).
Removed top 1 bits (of 3) from port B of cell spi_adc.$auto$opt_dff.cc:195:make_patterns_logic$398 ($ne).
Removed top 1 bits (of 2) from port B of cell spi_adc.$flatten\u_spi.$procmux$131_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell spi_adc.$flatten\u_spi.$procmux$124_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell spi_adc.$flatten\u_spi.$procmux$100_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell spi_adc.$flatten\u_spi.$eq$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:144$43 ($eq).
Removed top 1 bits (of 5) from port B of cell spi_adc.$flatten\u_spi.$eq$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:138$39 ($eq).
Removed top 31 bits (of 32) from port B of cell spi_adc.$flatten\u_spi.$add$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:137$38 ($add).
Removed top 27 bits (of 32) from port Y of cell spi_adc.$flatten\u_spi.$add$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:137$38 ($add).
Removed top 1 bits (of 2) from port B of cell spi_adc.$flatten\u_spi.$eq$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:120$34 ($eq).
Removed top 1 bits (of 2) from wire spi_adc.$flatten\u_controller.$5\next_state[1:0].
Removed top 10 bits (of 12) from wire spi_adc.$flatten\u_spi.$0\ctrl_reg[11:0].
Removed top 27 bits (of 32) from wire spi_adc.$flatten\u_spi.$add$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:137$38_Y.
Removed top 24 bits (of 32) from wire spi_adc.current_div.

65. Executing PEEPOPT pass (run peephole optimizers).

66. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_adc..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

67. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module spi_adc:
  creating $macc model for $add$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:76$7 ($add).
  creating $macc model for $flatten\u_spi.$add$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:137$38 ($add).
  creating $macc model for $sub$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:72$4 ($sub).
  creating $alu model for $macc $sub$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:72$4.
  creating $alu model for $macc $flatten\u_spi.$add$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:137$38.
  creating $alu model for $macc $add$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:76$7.
  creating $alu model for $ge$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:72$5 ($ge): new $alu
  creating $alu cell for $ge$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:72$5: $auto$alumacc.cc:485:replace_alu$417
  creating $alu cell for $add$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:76$7: $auto$alumacc.cc:485:replace_alu$430
  creating $alu cell for $flatten\u_spi.$add$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:137$38: $auto$alumacc.cc:485:replace_alu$433
  creating $alu cell for $sub$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:72$4: $auto$alumacc.cc:485:replace_alu$436
  created 4 $alu and 0 $macc cells.

68. Executing SHARE pass (SAT-based resource sharing).

69. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_adc.

70. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_adc'.
Removed a total of 0 cells.

71. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_adc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

72. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_adc.
Performed a total of 0 changes.

73. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_adc'.
Removed a total of 0 cells.

74. Executing OPT_DFF pass (perform DFF optimizations).

75. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_adc..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

76. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_adc.

77. Rerunning OPT passes. (Maybe there is more to do…)

78. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_adc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

79. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_adc.
Performed a total of 0 changes.

80. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_adc'.
Removed a total of 0 cells.

81. Executing OPT_DFF pass (perform DFF optimizations).

82. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_adc..

83. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_adc.

84. Executing MEMORY pass.

84.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

84.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

84.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

84.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

84.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

84.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_adc..

84.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

84.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

84.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_adc..

84.10. Executing MEMORY_COLLECT pass (generating $mem cells).

85. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_adc..

86. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_adc.
<suppressed ~19 debug messages>

87. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_adc'.
Removed a total of 0 cells.

88. Executing OPT_DFF pass (perform DFF optimizations).

89. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_adc..
Removed 1 unused cells and 10 unused wires.
<suppressed ~2 debug messages>

90. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

91. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_adc.

92. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_adc'.
Removed a total of 0 cells.

93. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_adc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

94. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_adc.
    Consolidated identical input bits for $mux cell $flatten\u_controller.$procmux$235:
      Old ports: A=2'11, B=2'00, Y=$flatten\u_controller.$3\next_state[1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_controller.$3\next_state[1:0] [0]
      New connections: $flatten\u_controller.$3\next_state[1:0] [1] = $flatten\u_controller.$3\next_state[1:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_spi.$procmux$158:
      Old ports: A=2'10, B=2'00, Y=$flatten\u_spi.$procmux$158_Y
      New ports: A=1'1, B=1'0, Y=$flatten\u_spi.$procmux$158_Y [1]
      New connections: $flatten\u_spi.$procmux$158_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $ternary$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:65$1:
      Old ports: A=8'11011111, B=8'01101111, Y=\current_div
      New ports: A=2'01, B=2'10, Y=\current_div [5:4]
      New connections: { \current_div [7:6] \current_div [3:0] } = { \current_div [4] 5'11111 }
  Optimizing cells in module \spi_adc.
Performed a total of 3 changes.

95. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_adc'.
Removed a total of 0 cells.

96. Executing OPT_SHARE pass.

97. Executing OPT_DFF pass (perform DFF optimizations).

98. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_adc..

99. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_adc.
<suppressed ~34 debug messages>

100. Rerunning OPT passes. (Maybe there is more to do…)

101. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_adc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

102. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_adc.
Performed a total of 0 changes.

103. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_adc'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

104. Executing OPT_SHARE pass.

105. Executing OPT_DFF pass (perform DFF optimizations).

106. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_adc..
Removed 2 unused cells and 24 unused wires.
<suppressed ~3 debug messages>

107. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_adc.

108. Rerunning OPT passes. (Maybe there is more to do…)

109. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_adc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

110. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_adc.
Performed a total of 0 changes.

111. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_adc'.
Removed a total of 0 cells.

112. Executing OPT_SHARE pass.

113. Executing OPT_DFF pass (perform DFF optimizations).

114. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_adc..

115. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_adc.

116. Executing TECHMAP pass (map to technology primitives).

116.1. Executing Verilog-2005 frontend: /nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

116.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $not.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $or.
Using template $paramod$ebf89ea36a793f0f77858f212141d47c833068ad\_90_alu for cells of type $alu.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$c654a831025ee805eb993d5880de10a3d616cd3b\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$5fa769bd6f6ca230a24c9bbc0e120f15bcfea838\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $tribuf.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000011111 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
No more expansions possible.
<suppressed ~1080 debug messages>

117. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_adc.
<suppressed ~538 debug messages>

118. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_adc'.
<suppressed ~171 debug messages>
Removed a total of 57 cells.

119. Executing OPT_DFF pass (perform DFF optimizations).

120. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_adc..
Removed 88 unused cells and 465 unused wires.
<suppressed ~89 debug messages>

121. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_adc.

122. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_adc'.
Removed a total of 0 cells.

123. Executing OPT_DFF pass (perform DFF optimizations).

124. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_adc..

125. Executing ABC pass (technology mapping using ABC).

125.1. Extracting gate netlist of module `\spi_adc' to `<abc-temp-dir>/input.blif'..
Extracted 672 gates and 815 wires to a netlist network with 141 inputs and 145 outputs.

125.1.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

125.1.2. Re-integrating ABC results.
ABC RESULTS:             ORNOT cells:       21
ABC RESULTS:                OR cells:       83
ABC RESULTS:              XNOR cells:       19
ABC RESULTS:              NAND cells:       36
ABC RESULTS:               XOR cells:       19
ABC RESULTS:               NOR cells:       50
ABC RESULTS:            ANDNOT cells:      179
ABC RESULTS:               MUX cells:      137
ABC RESULTS:               NOT cells:       26
ABC RESULTS:               AND cells:       21
ABC RESULTS:        internal signals:      529
ABC RESULTS:           input signals:      141
ABC RESULTS:          output signals:      145
Removing temp directory.

126. Executing OPT pass (performing simple optimizations).

126.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_adc.
<suppressed ~63 debug messages>

126.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_adc'.
<suppressed ~27 debug messages>
Removed a total of 9 cells.

126.3. Executing OPT_DFF pass (perform DFF optimizations).

126.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_adc..
Removed 5 unused cells and 474 unused wires.
<suppressed ~14 debug messages>

126.5. Finished fast OPT passes.

127. Executing HIERARCHY pass (managing design hierarchy).

127.1. Analyzing design hierarchy..
Top module:  \spi_adc

127.2. Analyzing design hierarchy..
Top module:  \spi_adc
Removed 0 unused modules.

128. Executing CHECK pass (checking for obvious problems).
Checking module spi_adc...
Found and reported 0 problems.

129. Printing statistics.

=== spi_adc ===

   Number of wires:                589
   Number of wire bits:            860
   Number of public wires:          72
   Number of public wire bits:     299
   Number of ports:                 14
   Number of port bits:             25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                718
     $_ANDNOT_                     178
     $_AND_                         21
     $_DFFE_PN0P_                   87
     $_DFF_PN0_                     50
     $_DFF_PN1_                      1
     $_MUX_                        137
     $_NAND_                        36
     $_NOR_                         43
     $_NOT_                         21
     $_ORNOT_                       21
     $_OR_                          82
     $_TBUF_                         1
     $_XNOR_                        19
     $_XOR_                         19
     $scopeinfo                      2

130. Generating Graphviz representation of design.
Writing dot description to `/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/06-yosys-synthesis/primitive_techmap.dot'.
Dumping module spi_adc to page 1.

131. Executing OPT pass (performing simple optimizations).

131.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_adc.

131.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_adc'.
Removed a total of 0 cells.

131.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_adc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

131.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_adc.
Performed a total of 0 changes.

131.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_adc'.
Removed a total of 0 cells.

131.6. Executing OPT_DFF pass (perform DFF optimizations).

131.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_adc..

131.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_adc.

131.9. Finished OPT passes. (There is nothing left to do.)

132. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_adc..
Removed 2 unused cells and 29 unused wires.
<suppressed ~31 debug messages>
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/tmp/e532051022ff42d786459737cc80f465.lib ",
   "modules": {
      "\\spi_adc": {
         "num_wires":         560,
         "num_wire_bits":     732,
         "num_pub_wires":     43,
         "num_pub_wire_bits": 171,
         "num_ports":         14,
         "num_port_bits":     25,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         716,
         "num_cells_by_type": {
            "$_ANDNOT_": 178,
            "$_AND_": 21,
            "$_DFFE_PN0P_": 87,
            "$_DFF_PN0_": 50,
            "$_DFF_PN1_": 1,
            "$_MUX_": 137,
            "$_NAND_": 36,
            "$_NOR_": 43,
            "$_NOT_": 21,
            "$_ORNOT_": 21,
            "$_OR_": 82,
            "$_TBUF_": 1,
            "$_XNOR_": 19,
            "$_XOR_": 19
         }
      }
   },
      "design": {
         "num_wires":         560,
         "num_wire_bits":     732,
         "num_pub_wires":     43,
         "num_pub_wire_bits": 171,
         "num_ports":         14,
         "num_port_bits":     25,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         716,
         "num_cells_by_type": {
            "$_ANDNOT_": 178,
            "$_AND_": 21,
            "$_DFFE_PN0P_": 87,
            "$_DFF_PN0_": 50,
            "$_DFF_PN1_": 1,
            "$_MUX_": 137,
            "$_NAND_": 36,
            "$_NOR_": 43,
            "$_NOT_": 21,
            "$_ORNOT_": 21,
            "$_OR_": 82,
            "$_TBUF_": 1,
            "$_XNOR_": 19,
            "$_XOR_": 19
         }
      }
}

133. Printing statistics.

=== spi_adc ===

   Number of wires:                560
   Number of wire bits:            732
   Number of public wires:          43
   Number of public wire bits:     171
   Number of ports:                 14
   Number of port bits:             25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                716
     $_ANDNOT_                     178
     $_AND_                         21
     $_DFFE_PN0P_                   87
     $_DFF_PN0_                     50
     $_DFF_PN1_                      1
     $_MUX_                        137
     $_NAND_                        36
     $_NOR_                         43
     $_NOT_                         21
     $_ORNOT_                       21
     $_OR_                          82
     $_TBUF_                         1
     $_XNOR_                        19
     $_XOR_                         19

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!
   Area for cell type $_TBUF_ is unknown!
   Area for cell type $_DFF_PN0_ is unknown!
   Area for cell type $_DFF_PN1_ is unknown!
   Area for cell type $_DFFE_PN0P_ is unknown!

[INFO] Applying tri-state buffer mapping from '/home/kyouma-hououin/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v'…

134. Executing TECHMAP pass (map to technology primitives).

134.1. Executing Verilog-2005 frontend: /home/kyouma-hououin/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/kyouma-hououin/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

134.2. Continuing TECHMAP pass.
Using template \$_TBUF_ for cells of type $_TBUF_.
No more expansions possible.
<suppressed ~4 debug messages>

135. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping spi_adc.$techmap$auto$simplemap.cc:300:simplemap_tribuf$1357.$not$/home/kyouma-hououin/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$3254 ($not).
[INFO] Applying latch mapping from '/home/kyouma-hououin/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v'…

136. Executing TECHMAP pass (map to technology primitives).

136.1. Executing Verilog-2005 frontend: /home/kyouma-hououin/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/kyouma-hououin/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

136.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

137. Executing SIMPLEMAP pass (map simple cells to gate primitives).

138. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

138.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\spi_adc':
  mapped 137 $_DFF_PN0_ cells to \sky130_fd_sc_hd__dfrtp_2 cells.
  mapped 1 $_DFF_PN1_ cells to \sky130_fd_sc_hd__dfstp_2 cells.
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/tmp/e532051022ff42d786459737cc80f465.lib ",
   "modules": {
      "\\spi_adc": {
         "num_wires":         651,
         "num_wire_bits":     823,
         "num_pub_wires":     43,
         "num_pub_wire_bits": 171,
         "num_ports":         14,
         "num_port_bits":     25,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         804,
         "area":              3637.238400,
         "num_cells_by_type": {
            "$_ANDNOT_": 178,
            "$_AND_": 21,
            "$_MUX_": 224,
            "$_NAND_": 36,
            "$_NOR_": 43,
            "$_NOT_": 22,
            "$_ORNOT_": 21,
            "$_OR_": 82,
            "$_XNOR_": 19,
            "$_XOR_": 19,
            "sky130_fd_sc_hd__dfrtp_2": 137,
            "sky130_fd_sc_hd__dfstp_2": 1,
            "sky130_fd_sc_hd__ebufn_2": 1
         }
      }
   },
      "design": {
         "num_wires":         651,
         "num_wire_bits":     823,
         "num_pub_wires":     43,
         "num_pub_wire_bits": 171,
         "num_ports":         14,
         "num_port_bits":     25,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         804,
         "area":              3637.238400,
         "num_cells_by_type": {
            "$_ANDNOT_": 178,
            "$_AND_": 21,
            "$_MUX_": 224,
            "$_NAND_": 36,
            "$_NOR_": 43,
            "$_NOT_": 22,
            "$_ORNOT_": 21,
            "$_OR_": 82,
            "$_XNOR_": 19,
            "$_XOR_": 19,
            "sky130_fd_sc_hd__dfrtp_2": 137,
            "sky130_fd_sc_hd__dfstp_2": 1,
            "sky130_fd_sc_hd__ebufn_2": 1
         }
      }
}

139. Printing statistics.

=== spi_adc ===

   Number of wires:                651
   Number of wire bits:            823
   Number of public wires:          43
   Number of public wire bits:     171
   Number of ports:                 14
   Number of port bits:             25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                804
     $_ANDNOT_                     178
     $_AND_                         21
     $_MUX_                        224
     $_NAND_                        36
     $_NOR_                         43
     $_NOT_                         22
     $_ORNOT_                       21
     $_OR_                          82
     $_XNOR_                        19
     $_XOR_                         19
     sky130_fd_sc_hd__dfrtp_2      137
     sky130_fd_sc_hd__dfstp_2        1
     sky130_fd_sc_hd__ebufn_2        1

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!

   Chip area for module '\spi_adc': 3637.238400
     of which used for sequential elements: 3625.977600 (99.69%)

[INFO] Using generated ABC script '/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/06-yosys-synthesis/AREA_0.abc'…

140. Executing ABC pass (technology mapping using ABC).

140.1. Extracting gate netlist of module `\spi_adc' to `/tmp/yosys-abc-lGGD6F/input.blif'..
Extracted 665 gates and 807 wires to a netlist network with 142 inputs and 152 outputs.

140.1.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f /tmp/yosys-abc-lGGD6F/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-lGGD6F/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-lGGD6F/input.blif 
ABC: + read_lib -w /home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/tmp/e532051022ff42d786459737cc80f465.lib 
ABC: Parsing finished successfully.  Parsing time =     0.11 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/tmp/e532051022ff42d786459737cc80f465.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.50 sec
ABC: Memory =    9.54 MB. Time =     0.50 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/06-yosys-synthesis/synthesis.abc.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2/Y".
ABC: Setting output load to be 33.442001.
ABC: + source /home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/06-yosys-synthesis/AREA_0.abc 
ABC: Error: The network is combinational.
ABC: Cannot find the default PI driving cell (sky130_fd_sc_hd__inv_2/Y) in the library.
ABC: WireLoad = "none"  Gates =    299 (  6.4 %)   Cap = 15.1 ff (  5.3 %)   Area =     2472.37 ( 70.6 %)   Delay =  2872.59 ps  (  5.4 %)               
ABC: Path  0 --      61 : 0    5 pi                       A =   0.00  Df =   0.0   -0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout =  11.3 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     463 : 4    1 sky130_fd_sc_hd__or4_2   A =   8.76  Df = 629.8 -548.8 ps  S =  91.8 ps  Cin =  1.5 ff  Cout =   1.6 ff  Cmax = 310.4 ff  G =  103  
ABC: Path  2 --     464 : 3    1 sky130_fd_sc_hd__or3b_2  A =   8.76  Df =1063.6 -897.1 ps  S =  68.3 ps  Cin =  1.5 ff  Cout =   1.4 ff  Cmax = 269.2 ff  G =   89  
ABC: Path  3 --     465 : 4    2 sky130_fd_sc_hd__or4_2   A =   8.76  Df =1640.8-1358.7 ps  S = 125.9 ps  Cin =  1.5 ff  Cout =   9.2 ff  Cmax = 310.4 ff  G =  585  
ABC: Path  4 --     506 : 3   12 sky130_fd_sc_hd__nor3b_2 A =  12.51  Df =2270.9-1882.9 ps  S = 708.2 ps  Cin =  3.4 ff  Cout =  42.2 ff  Cmax =  93.4 ff  G = 1207  
ABC: Path  5 --     507 : 3    1 sky130_fd_sc_hd__mux2_1  A =  11.26  Df =2872.6-2007.7 ps  S = 301.5 ps  Cin =  2.3 ff  Cout =  33.4 ff  Cmax = 173.0 ff  G = 1465  
ABC: Start-point = pi60 (\u_controller.counter_reg [5]).  End-point = po111 ($auto$rtlil.cc:2739:MuxGate$3349).
ABC: netlist                       : i/o =  142/  152  lat =    0  nd =   299  edge =    836  area =2472.57  delay = 5.00  lev = 5
ABC: + write_blif /tmp/yosys-abc-lGGD6F/output.blif 

140.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       18
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__mux2_1 cells:       42
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:       41
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:       32
ABC RESULTS:          _const0_ cells:       24
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:        1
ABC RESULTS:        internal signals:      513
ABC RESULTS:           input signals:      142
ABC RESULTS:          output signals:      152
Removing temp directory.

141. Executing SETUNDEF pass (replace undef values with defined constants).

142. Executing HILOMAP pass (mapping to constant drivers).

143. Executing SPLITNETS pass (splitting up multi-bit signals).

144. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_adc..
Removed 3 unused cells and 846 unused wires.
<suppressed ~12 debug messages>

145. Executing INSBUF pass (insert buffer cells for connected wires).
Add spi_adc/$auto$insbuf.cc:97:execute$3784: \dac_rst -> \sample_and_hold

146. Executing CHECK pass (checking for obvious problems).
Checking module spi_adc...
Found and reported 0 problems.
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/tmp/e532051022ff42d786459737cc80f465.lib ",
   "modules": {
      "\\spi_adc": {
         "num_wires":         434,
         "num_wire_bits":     445,
         "num_pub_wires":     152,
         "num_pub_wire_bits": 163,
         "num_ports":         14,
         "num_port_bits":     25,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         439,
         "area":              6204.700800,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a211o_2": 1,
            "sky130_fd_sc_hd__a211oi_2": 1,
            "sky130_fd_sc_hd__a21bo_2": 1,
            "sky130_fd_sc_hd__a21boi_2": 1,
            "sky130_fd_sc_hd__a21o_2": 41,
            "sky130_fd_sc_hd__a21oi_2": 3,
            "sky130_fd_sc_hd__a22o_2": 32,
            "sky130_fd_sc_hd__a22oi_2": 1,
            "sky130_fd_sc_hd__a2bb2o_2": 2,
            "sky130_fd_sc_hd__a31o_2": 2,
            "sky130_fd_sc_hd__a32o_2": 3,
            "sky130_fd_sc_hd__and2_2": 15,
            "sky130_fd_sc_hd__and2b_2": 3,
            "sky130_fd_sc_hd__and3_2": 5,
            "sky130_fd_sc_hd__and3b_2": 3,
            "sky130_fd_sc_hd__and4_2": 1,
            "sky130_fd_sc_hd__and4b_2": 2,
            "sky130_fd_sc_hd__buf_1": 1,
            "sky130_fd_sc_hd__buf_2": 1,
            "sky130_fd_sc_hd__conb_1": 24,
            "sky130_fd_sc_hd__dfrtp_2": 137,
            "sky130_fd_sc_hd__dfstp_2": 1,
            "sky130_fd_sc_hd__ebufn_2": 1,
            "sky130_fd_sc_hd__inv_2": 18,
            "sky130_fd_sc_hd__mux2_1": 42,
            "sky130_fd_sc_hd__nand2_2": 8,
            "sky130_fd_sc_hd__nand2b_2": 3,
            "sky130_fd_sc_hd__nand3_2": 1,
            "sky130_fd_sc_hd__nor2_2": 7,
            "sky130_fd_sc_hd__nor3_2": 1,
            "sky130_fd_sc_hd__nor3b_2": 1,
            "sky130_fd_sc_hd__o211a_2": 12,
            "sky130_fd_sc_hd__o21a_2": 13,
            "sky130_fd_sc_hd__o21ai_2": 3,
            "sky130_fd_sc_hd__o21ba_2": 1,
            "sky130_fd_sc_hd__o21bai_2": 1,
            "sky130_fd_sc_hd__o221a_2": 1,
            "sky130_fd_sc_hd__o22a_2": 13,
            "sky130_fd_sc_hd__o311a_2": 1,
            "sky130_fd_sc_hd__o31ai_2": 1,
            "sky130_fd_sc_hd__or2_2": 9,
            "sky130_fd_sc_hd__or3b_2": 3,
            "sky130_fd_sc_hd__or4_2": 12,
            "sky130_fd_sc_hd__or4b_2": 5,
            "sky130_fd_sc_hd__xnor2_2": 1
         }
      }
   },
      "design": {
         "num_wires":         434,
         "num_wire_bits":     445,
         "num_pub_wires":     152,
         "num_pub_wire_bits": 163,
         "num_ports":         14,
         "num_port_bits":     25,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         439,
         "area":              6204.700800,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a211o_2": 1,
            "sky130_fd_sc_hd__a211oi_2": 1,
            "sky130_fd_sc_hd__a21bo_2": 1,
            "sky130_fd_sc_hd__a21boi_2": 1,
            "sky130_fd_sc_hd__a21o_2": 41,
            "sky130_fd_sc_hd__a21oi_2": 3,
            "sky130_fd_sc_hd__a22o_2": 32,
            "sky130_fd_sc_hd__a22oi_2": 1,
            "sky130_fd_sc_hd__a2bb2o_2": 2,
            "sky130_fd_sc_hd__a31o_2": 2,
            "sky130_fd_sc_hd__a32o_2": 3,
            "sky130_fd_sc_hd__and2_2": 15,
            "sky130_fd_sc_hd__and2b_2": 3,
            "sky130_fd_sc_hd__and3_2": 5,
            "sky130_fd_sc_hd__and3b_2": 3,
            "sky130_fd_sc_hd__and4_2": 1,
            "sky130_fd_sc_hd__and4b_2": 2,
            "sky130_fd_sc_hd__buf_1": 1,
            "sky130_fd_sc_hd__buf_2": 1,
            "sky130_fd_sc_hd__conb_1": 24,
            "sky130_fd_sc_hd__dfrtp_2": 137,
            "sky130_fd_sc_hd__dfstp_2": 1,
            "sky130_fd_sc_hd__ebufn_2": 1,
            "sky130_fd_sc_hd__inv_2": 18,
            "sky130_fd_sc_hd__mux2_1": 42,
            "sky130_fd_sc_hd__nand2_2": 8,
            "sky130_fd_sc_hd__nand2b_2": 3,
            "sky130_fd_sc_hd__nand3_2": 1,
            "sky130_fd_sc_hd__nor2_2": 7,
            "sky130_fd_sc_hd__nor3_2": 1,
            "sky130_fd_sc_hd__nor3b_2": 1,
            "sky130_fd_sc_hd__o211a_2": 12,
            "sky130_fd_sc_hd__o21a_2": 13,
            "sky130_fd_sc_hd__o21ai_2": 3,
            "sky130_fd_sc_hd__o21ba_2": 1,
            "sky130_fd_sc_hd__o21bai_2": 1,
            "sky130_fd_sc_hd__o221a_2": 1,
            "sky130_fd_sc_hd__o22a_2": 13,
            "sky130_fd_sc_hd__o311a_2": 1,
            "sky130_fd_sc_hd__o31ai_2": 1,
            "sky130_fd_sc_hd__or2_2": 9,
            "sky130_fd_sc_hd__or3b_2": 3,
            "sky130_fd_sc_hd__or4_2": 12,
            "sky130_fd_sc_hd__or4b_2": 5,
            "sky130_fd_sc_hd__xnor2_2": 1
         }
      }
}

147. Printing statistics.

=== spi_adc ===

   Number of wires:                434
   Number of wire bits:            445
   Number of public wires:         152
   Number of public wire bits:     163
   Number of ports:                 14
   Number of port bits:             25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                439
     sky130_fd_sc_hd__a211o_2        1
     sky130_fd_sc_hd__a211oi_2       1
     sky130_fd_sc_hd__a21bo_2        1
     sky130_fd_sc_hd__a21boi_2       1
     sky130_fd_sc_hd__a21o_2        41
     sky130_fd_sc_hd__a21oi_2        3
     sky130_fd_sc_hd__a22o_2        32
     sky130_fd_sc_hd__a22oi_2        1
     sky130_fd_sc_hd__a2bb2o_2       2
     sky130_fd_sc_hd__a31o_2         2
     sky130_fd_sc_hd__a32o_2         3
     sky130_fd_sc_hd__and2_2        15
     sky130_fd_sc_hd__and2b_2        3
     sky130_fd_sc_hd__and3_2         5
     sky130_fd_sc_hd__and3b_2        3
     sky130_fd_sc_hd__and4_2         1
     sky130_fd_sc_hd__and4b_2        2
     sky130_fd_sc_hd__buf_1          1
     sky130_fd_sc_hd__buf_2          1
     sky130_fd_sc_hd__conb_1        24
     sky130_fd_sc_hd__dfrtp_2      137
     sky130_fd_sc_hd__dfstp_2        1
     sky130_fd_sc_hd__ebufn_2        1
     sky130_fd_sc_hd__inv_2         18
     sky130_fd_sc_hd__mux2_1        42
     sky130_fd_sc_hd__nand2_2        8
     sky130_fd_sc_hd__nand2b_2       3
     sky130_fd_sc_hd__nand3_2        1
     sky130_fd_sc_hd__nor2_2         7
     sky130_fd_sc_hd__nor3_2         1
     sky130_fd_sc_hd__nor3b_2        1
     sky130_fd_sc_hd__o211a_2       12
     sky130_fd_sc_hd__o21a_2        13
     sky130_fd_sc_hd__o21ai_2        3
     sky130_fd_sc_hd__o21ba_2        1
     sky130_fd_sc_hd__o21bai_2       1
     sky130_fd_sc_hd__o221a_2        1
     sky130_fd_sc_hd__o22a_2        13
     sky130_fd_sc_hd__o311a_2        1
     sky130_fd_sc_hd__o31ai_2        1
     sky130_fd_sc_hd__or2_2          9
     sky130_fd_sc_hd__or3b_2         3
     sky130_fd_sc_hd__or4_2         12
     sky130_fd_sc_hd__or4b_2         5
     sky130_fd_sc_hd__xnor2_2        1

   Chip area for module '\spi_adc': 6204.700800
     of which used for sequential elements: 3625.977600 (58.44%)

148. Executing Verilog backend.
Dumping module `\spi_adc'.

149. Executing JSON backend.
