{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1613203999117 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1613203999118 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 13 16:13:19 2021 " "Processing started: Sat Feb 13 16:13:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1613203999118 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1613203999118 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 68k_glue -c 68k_glue " "Command: quartus_map --read_settings_files=on --write_settings_files=off 68k_glue -c 68k_glue" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1613203999118 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1613203999220 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "68k_glue.v(127) " "Verilog HDL warning at 68k_glue.v(127): extended using \"x\" or \"z\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1613203999255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "68k_glue.v 1 1 " "Found 1 design units, including 1 entities, in source file 68k_glue.v" { { "Info" "ISGN_ENTITY_NAME" "1 glue " "Found entity 1: glue" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1613203999257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1613203999257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SPI_Master.v 1 1 " "Found 1 design units, including 1 entities, in source file SPI_Master.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_Master " "Found entity 1: SPI_Master" {  } { { "SPI_Master.v" "" { Text "/home/eddie/work/68000/hardware/cpld/SPI_Master.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1613203999257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1613203999257 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "glue " "Elaborating entity \"glue\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1613203999308 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 68k_glue.v(144) " "Verilog HDL assignment warning at 68k_glue.v(144): truncated value with size 32 to match size of target (21)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1613203999310 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "w_Master_RX_DV 68k_glue.v(151) " "Verilog HDL Always Construct warning at 68k_glue.v(151): variable \"w_Master_RX_DV\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 151 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1613203999310 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "w_Master_RX_Byte 68k_glue.v(152) " "Verilog HDL Always Construct warning at 68k_glue.v(152): variable \"w_Master_RX_Byte\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 152 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1613203999310 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "as 68k_glue.v(156) " "Verilog HDL Always Construct warning at 68k_glue.v(156): variable \"as\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 156 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1613203999310 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr 68k_glue.v(156) " "Verilog HDL Always Construct warning at 68k_glue.v(156): variable \"addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 156 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1613203999310 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr 68k_glue.v(157) " "Verilog HDL Always Construct warning at 68k_glue.v(157): variable \"addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1613203999310 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rdl 68k_glue.v(159) " "Verilog HDL Always Construct warning at 68k_glue.v(159): variable \"rdl\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 159 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1613203999310 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "w_Master_TX_Ready 68k_glue.v(160) " "Verilog HDL Always Construct warning at 68k_glue.v(160): variable \"w_Master_TX_Ready\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 160 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1613203999310 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "status 68k_glue.v(161) " "Verilog HDL Always Construct warning at 68k_glue.v(161): variable \"status\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 161 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1613203999310 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wrl 68k_glue.v(164) " "Verilog HDL Always Construct warning at 68k_glue.v(164): variable \"wrl\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 164 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1613203999310 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data 68k_glue.v(165) " "Verilog HDL Always Construct warning at 68k_glue.v(165): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 165 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1613203999310 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wrl 68k_glue.v(169) " "Verilog HDL Always Construct warning at 68k_glue.v(169): variable \"wrl\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 169 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1613203999310 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "w_Master_TX_Ready 68k_glue.v(169) " "Verilog HDL Always Construct warning at 68k_glue.v(169): variable \"w_Master_TX_Ready\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 169 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1613203999310 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data 68k_glue.v(170) " "Verilog HDL Always Construct warning at 68k_glue.v(170): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 170 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1613203999310 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rdl 68k_glue.v(175) " "Verilog HDL Always Construct warning at 68k_glue.v(175): variable \"rdl\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 175 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1613203999310 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datain 68k_glue.v(176) " "Verilog HDL Always Construct warning at 68k_glue.v(176): variable \"datain\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1613203999310 "|glue"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "68k_glue.v(157) " "Verilog HDL Case Statement warning at 68k_glue.v(157): incomplete case statement has no default case item" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 157 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1613203999310 "|glue"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "datain 68k_glue.v(147) " "Verilog HDL Always Construct warning at 68k_glue.v(147): inferring latch(es) for variable \"datain\", which holds its previous value in one or more paths through the always construct" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 147 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1613203999310 "|glue"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "status 68k_glue.v(147) " "Verilog HDL Always Construct warning at 68k_glue.v(147): inferring latch(es) for variable \"status\", which holds its previous value in one or more paths through the always construct" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 147 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1613203999310 "|glue"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "buffer 68k_glue.v(147) " "Verilog HDL Always Construct warning at 68k_glue.v(147): inferring latch(es) for variable \"buffer\", which holds its previous value in one or more paths through the always construct" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 147 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1613203999310 "|glue"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_Master_TX_Byte 68k_glue.v(147) " "Verilog HDL Always Construct warning at 68k_glue.v(147): inferring latch(es) for variable \"r_Master_TX_Byte\", which holds its previous value in one or more paths through the always construct" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 147 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1613203999310 "|glue"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "status\[7..5\] 0 68k_glue.v(36) " "Net \"status\[7..5\]\" at 68k_glue.v(36) has no driver or initial value, using a default initial value '0'" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1613203999310 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_Master_TX_Byte\[0\] 68k_glue.v(147) " "Inferred latch for \"r_Master_TX_Byte\[0\]\" at 68k_glue.v(147)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1613203999310 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_Master_TX_Byte\[1\] 68k_glue.v(147) " "Inferred latch for \"r_Master_TX_Byte\[1\]\" at 68k_glue.v(147)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1613203999310 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_Master_TX_Byte\[2\] 68k_glue.v(147) " "Inferred latch for \"r_Master_TX_Byte\[2\]\" at 68k_glue.v(147)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1613203999310 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_Master_TX_Byte\[3\] 68k_glue.v(147) " "Inferred latch for \"r_Master_TX_Byte\[3\]\" at 68k_glue.v(147)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1613203999310 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_Master_TX_Byte\[4\] 68k_glue.v(147) " "Inferred latch for \"r_Master_TX_Byte\[4\]\" at 68k_glue.v(147)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1613203999310 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_Master_TX_Byte\[5\] 68k_glue.v(147) " "Inferred latch for \"r_Master_TX_Byte\[5\]\" at 68k_glue.v(147)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1613203999310 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_Master_TX_Byte\[6\] 68k_glue.v(147) " "Inferred latch for \"r_Master_TX_Byte\[6\]\" at 68k_glue.v(147)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1613203999310 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_Master_TX_Byte\[7\] 68k_glue.v(147) " "Inferred latch for \"r_Master_TX_Byte\[7\]\" at 68k_glue.v(147)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1613203999310 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[0\] 68k_glue.v(147) " "Inferred latch for \"buffer\[0\]\" at 68k_glue.v(147)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1613203999311 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[1\] 68k_glue.v(147) " "Inferred latch for \"buffer\[1\]\" at 68k_glue.v(147)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1613203999311 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[2\] 68k_glue.v(147) " "Inferred latch for \"buffer\[2\]\" at 68k_glue.v(147)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1613203999311 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[3\] 68k_glue.v(147) " "Inferred latch for \"buffer\[3\]\" at 68k_glue.v(147)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1613203999311 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[4\] 68k_glue.v(147) " "Inferred latch for \"buffer\[4\]\" at 68k_glue.v(147)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1613203999311 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[5\] 68k_glue.v(147) " "Inferred latch for \"buffer\[5\]\" at 68k_glue.v(147)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1613203999311 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[6\] 68k_glue.v(147) " "Inferred latch for \"buffer\[6\]\" at 68k_glue.v(147)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1613203999311 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[7\] 68k_glue.v(147) " "Inferred latch for \"buffer\[7\]\" at 68k_glue.v(147)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1613203999311 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status\[0\] 68k_glue.v(147) " "Inferred latch for \"status\[0\]\" at 68k_glue.v(147)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1613203999311 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status\[1\] 68k_glue.v(147) " "Inferred latch for \"status\[1\]\" at 68k_glue.v(147)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1613203999311 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status\[2\] 68k_glue.v(147) " "Inferred latch for \"status\[2\]\" at 68k_glue.v(147)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1613203999311 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status\[3\] 68k_glue.v(147) " "Inferred latch for \"status\[3\]\" at 68k_glue.v(147)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1613203999311 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status\[4\] 68k_glue.v(147) " "Inferred latch for \"status\[4\]\" at 68k_glue.v(147)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1613203999311 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datain\[0\] 68k_glue.v(147) " "Inferred latch for \"datain\[0\]\" at 68k_glue.v(147)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1613203999311 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datain\[1\] 68k_glue.v(147) " "Inferred latch for \"datain\[1\]\" at 68k_glue.v(147)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1613203999311 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datain\[2\] 68k_glue.v(147) " "Inferred latch for \"datain\[2\]\" at 68k_glue.v(147)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1613203999311 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datain\[3\] 68k_glue.v(147) " "Inferred latch for \"datain\[3\]\" at 68k_glue.v(147)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1613203999311 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datain\[4\] 68k_glue.v(147) " "Inferred latch for \"datain\[4\]\" at 68k_glue.v(147)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1613203999311 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datain\[5\] 68k_glue.v(147) " "Inferred latch for \"datain\[5\]\" at 68k_glue.v(147)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1613203999311 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datain\[6\] 68k_glue.v(147) " "Inferred latch for \"datain\[6\]\" at 68k_glue.v(147)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1613203999311 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datain\[7\] 68k_glue.v(147) " "Inferred latch for \"datain\[7\]\" at 68k_glue.v(147)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1613203999311 "|glue"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_Master SPI_Master:SPI_Master_Inst " "Elaborating entity \"SPI_Master\" for hierarchy \"SPI_Master:SPI_Master_Inst\"" {  } { { "68k_glue.v" "SPI_Master_Inst" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1613203999312 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPI_Master.v(115) " "Verilog HDL assignment warning at SPI_Master.v(115): truncated value with size 32 to match size of target (5)" {  } { { "SPI_Master.v" "" { Text "/home/eddie/work/68000/hardware/cpld/SPI_Master.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1613203999313 "|glue|SPI_Master:SPI_Master_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPI_Master.v(122) " "Verilog HDL assignment warning at SPI_Master.v(122): truncated value with size 32 to match size of target (5)" {  } { { "SPI_Master.v" "" { Text "/home/eddie/work/68000/hardware/cpld/SPI_Master.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1613203999313 "|glue|SPI_Master:SPI_Master_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SPI_Master.v(124) " "Verilog HDL assignment warning at SPI_Master.v(124): truncated value with size 32 to match size of target (2)" {  } { { "SPI_Master.v" "" { Text "/home/eddie/work/68000/hardware/cpld/SPI_Master.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1613203999313 "|glue|SPI_Master:SPI_Master_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SPI_Master.v(129) " "Verilog HDL assignment warning at SPI_Master.v(129): truncated value with size 32 to match size of target (2)" {  } { { "SPI_Master.v" "" { Text "/home/eddie/work/68000/hardware/cpld/SPI_Master.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1613203999313 "|glue|SPI_Master:SPI_Master_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SPI_Master.v(186) " "Verilog HDL assignment warning at SPI_Master.v(186): truncated value with size 32 to match size of target (3)" {  } { { "SPI_Master.v" "" { Text "/home/eddie/work/68000/hardware/cpld/SPI_Master.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1613203999313 "|glue|SPI_Master:SPI_Master_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SPI_Master.v(215) " "Verilog HDL assignment warning at SPI_Master.v(215): truncated value with size 32 to match size of target (3)" {  } { { "SPI_Master.v" "" { Text "/home/eddie/work/68000/hardware/cpld/SPI_Master.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1613203999313 "|glue|SPI_Master:SPI_Master_Inst"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "counter_rtl_0 21 " "Inferred lpm_counter megafunction (LPM_WIDTH=21) from the following logic: \"counter_rtl_0\"" {  } {  } 0 19001 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1613203999364 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1613203999364 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "SPI_Master:SPI_Master_Inst\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"SPI_Master:SPI_Master_Inst\|Add0\"" {  } { { "SPI_Master.v" "Add0" { Text "/home/eddie/work/68000/hardware/cpld/SPI_Master.v" 122 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1613203999364 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1613203999364 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter:counter_rtl_0 " "Elaborated megafunction instantiation \"lpm_counter:counter_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1613203999393 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter:counter_rtl_0 " "Instantiated megafunction \"lpm_counter:counter_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 21 " "Parameter \"LPM_WIDTH\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1613203999393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1613203999393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1613203999393 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1613203999393 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add0\"" {  } { { "SPI_Master.v" "" { Text "/home/eddie/work/68000/hardware/cpld/SPI_Master.v" 122 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1613203999400 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add0 " "Instantiated megafunction \"SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1613203999400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1613203999400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1613203999400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1613203999400 ""}  } { { "SPI_Master.v" "" { Text "/home/eddie/work/68000/hardware/cpld/SPI_Master.v" 122 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1613203999400 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add0\|addcore:adder SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "/home/eddie/Applications/intelFPGA_lite/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } } { "SPI_Master.v" "" { Text "/home/eddie/work/68000/hardware/cpld/SPI_Master.v" 122 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1613203999404 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "/home/eddie/Applications/intelFPGA_lite/13.0sp1/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "SPI_Master.v" "" { Text "/home/eddie/work/68000/hardware/cpld/SPI_Master.v" 122 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1613203999407 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "/home/eddie/Applications/intelFPGA_lite/13.0sp1/quartus/libraries/megafunctions/addcore.tdf" 191 5 0 } } { "SPI_Master.v" "" { Text "/home/eddie/work/68000/hardware/cpld/SPI_Master.v" 122 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1613203999408 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\] SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\", which is child of megafunction instantiation \"SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "/home/eddie/Applications/intelFPGA_lite/13.0sp1/quartus/libraries/megafunctions/addcore.tdf" 192 10 0 } } { "SPI_Master.v" "" { Text "/home/eddie/work/68000/hardware/cpld/SPI_Master.v" 122 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1613203999409 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:oflow_node SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "/home/eddie/Applications/intelFPGA_lite/13.0sp1/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "SPI_Master.v" "" { Text "/home/eddie/work/68000/hardware/cpld/SPI_Master.v" 122 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1613203999409 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:result_node SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "/home/eddie/Applications/intelFPGA_lite/13.0sp1/quartus/libraries/megafunctions/addcore.tdf" 178 5 0 } } { "SPI_Master.v" "" { Text "/home/eddie/work/68000/hardware/cpld/SPI_Master.v" 122 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1613203999410 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "/home/eddie/Applications/intelFPGA_lite/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "SPI_Master.v" "" { Text "/home/eddie/work/68000/hardware/cpld/SPI_Master.v" 122 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1613203999412 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "/home/eddie/Applications/intelFPGA_lite/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 270 2 0 } } { "SPI_Master.v" "" { Text "/home/eddie/work/68000/hardware/cpld/SPI_Master.v" 122 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1613203999412 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "6 " "Ignored 6 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "6 " "Ignored 6 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1613203999441 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1613203999441 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SPI_Master.v" "" { Text "/home/eddie/work/68000/hardware/cpld/SPI_Master.v" 174 -1 0 } } { "SPI_Master.v" "" { Text "/home/eddie/work/68000/hardware/cpld/SPI_Master.v" 206 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1613203999447 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ipl\[0\] VCC " "Pin \"ipl\[0\]\" is stuck at VCC" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1613203999483 "|glue|ipl[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ipl\[1\] VCC " "Pin \"ipl\[1\]\" is stuck at VCC" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1613203999483 "|glue|ipl[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ipl\[2\] VCC " "Pin \"ipl\[2\]\" is stuck at VCC" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1613203999483 "|glue|ipl[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dtack GND " "Pin \"dtack\" is stuck at GND" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1613203999483 "|glue|dtack"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1613203999483 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[3\] " "No output dependent on input pin \"addr\[3\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1613203999612 "|glue|addr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[4\] " "No output dependent on input pin \"addr\[4\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1613203999612 "|glue|addr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[5\] " "No output dependent on input pin \"addr\[5\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1613203999612 "|glue|addr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[6\] " "No output dependent on input pin \"addr\[6\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1613203999612 "|glue|addr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[7\] " "No output dependent on input pin \"addr\[7\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1613203999612 "|glue|addr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[8\] " "No output dependent on input pin \"addr\[8\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1613203999612 "|glue|addr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[9\] " "No output dependent on input pin \"addr\[9\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1613203999612 "|glue|addr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[10\] " "No output dependent on input pin \"addr\[10\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1613203999612 "|glue|addr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[11\] " "No output dependent on input pin \"addr\[11\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1613203999612 "|glue|addr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[12\] " "No output dependent on input pin \"addr\[12\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1613203999612 "|glue|addr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[13\] " "No output dependent on input pin \"addr\[13\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1613203999612 "|glue|addr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[14\] " "No output dependent on input pin \"addr\[14\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1613203999612 "|glue|addr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[15\] " "No output dependent on input pin \"addr\[15\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1613203999612 "|glue|addr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[16\] " "No output dependent on input pin \"addr\[16\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1613203999612 "|glue|addr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[17\] " "No output dependent on input pin \"addr\[17\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1613203999612 "|glue|addr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[18\] " "No output dependent on input pin \"addr\[18\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1613203999612 "|glue|addr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[19\] " "No output dependent on input pin \"addr\[19\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1613203999612 "|glue|addr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fc\[0\] " "No output dependent on input pin \"fc\[0\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1613203999612 "|glue|fc[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fc\[1\] " "No output dependent on input pin \"fc\[1\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1613203999612 "|glue|fc[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fc\[2\] " "No output dependent on input pin \"fc\[2\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1613203999612 "|glue|fc[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "irq1 " "No output dependent on input pin \"irq1\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1613203999612 "|glue|irq1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "irq2 " "No output dependent on input pin \"irq2\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1613203999612 "|glue|irq2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1613203999612 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "185 " "Implemented 185 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1613203999613 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1613203999613 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1613203999613 ""} { "Info" "ICUT_CUT_TM_MCELLS" "114 " "Implemented 114 macrocells" {  } {  } 0 21063 "Implemented %1!d! macrocells" 0 0 "Quartus II" 0 -1 1613203999613 ""} { "Info" "ICUT_CUT_TM_SEXPS" "7 " "Implemented 7 shareable expanders" {  } {  } 0 21073 "Implemented %1!d! shareable expanders" 0 0 "Quartus II" 0 -1 1613203999613 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1613203999613 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/eddie/work/68000/hardware/cpld/output_files/68k_glue.map.smsg " "Generated suppressed messages file /home/eddie/work/68000/hardware/cpld/output_files/68k_glue.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1613203999648 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "583 " "Peak virtual memory: 583 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1613203999655 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 13 16:13:19 2021 " "Processing ended: Sat Feb 13 16:13:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1613203999655 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1613203999655 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1613203999655 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1613203999655 ""}
