// Seed: 1492402672
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_5;
  module_2 modCall_1 (
      id_4,
      id_3,
      id_5,
      id_4,
      id_4,
      id_3,
      id_5,
      id_5
  );
endmodule
module module_1 (
    output supply0 id_0,
    output uwire id_1,
    output wire id_2,
    output wand id_3,
    input supply0 id_4
);
  logic ["" : -1] id_6 = 1;
  tri0 id_7 = -1 ^ 1;
  logic id_8;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_6
  );
  wire id_9;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  always disable id_9;
  wire [1 : 1 'b0] id_10;
endmodule
