/*
 * Generated by Bluespec Compiler (build 7d25cde)
 * 
 * On Thu Aug 24 19:09:38 PDT 2023
 * 
 */
#include "bluesim_primitives.h"
#include "mkProjectTop_bsim.h"
#include "imported_BDPI_functions.h"


/* Literal declarations */
static unsigned int const UWide_literal_256_h1_arr[] = { 1u, 0u, 0u, 0u, 0u, 0u, 0u, 0u };
static tUWide const UWide_literal_256_h1(256u, UWide_literal_256_h1_arr);
static unsigned int const UWide_literal_128_h0_arr[] = { 0u, 0u, 0u, 0u };
static tUWide const UWide_literal_128_h0(128u, UWide_literal_128_h0_arr);
static unsigned int const UWide_literal_256_h0_arr[] = { 0u, 0u, 0u, 0u, 0u, 0u, 0u, 0u };
static tUWide const UWide_literal_256_h0(256u, UWide_literal_256_h0_arr);


/* String declarations */
static std::string const __str_literal_4("cnt : %d", 8u);
static std::string const __str_literal_2("cycle speed: %d, cyc : %d, start_cycle : %d", 43u);
static std::string const __str_literal_3("fin min : %b", 12u);
static std::string const __str_literal_5("mini", 4u);
static std::string const __str_literal_6("outQ_count : %b, min : %b", 25u);
static std::string const __str_literal_1("start cycle : %d", 16u);


/* Constructor */
MOD_mkProjectTop_bsim::MOD_mkProjectTop_bsim(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_hwmain_cnt(simHdl, "hwmain_cnt", this, 256u, UWide_literal_256_h0, (tUInt8)0u),
    INST_hwmain_count(simHdl, "hwmain_count", this, 256u, UWide_literal_256_h0, (tUInt8)0u),
    INST_hwmain_cyc(simHdl, "hwmain_cyc", this, 256u, UWide_literal_256_h0, (tUInt8)0u),
    INST_hwmain_inQ(simHdl, "hwmain_inQ", this, 32u, 64u, (tUInt8)1u, 0u),
    INST_hwmain_inQ1_0(simHdl, "hwmain_inQ1_0", this, 64u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_inQ1_1(simHdl, "hwmain_inQ1_1", this, 64u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_inQ2_0(simHdl, "hwmain_inQ2_0", this, 64u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_inQ2_1(simHdl, "hwmain_inQ2_1", this, 64u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_inQ2_2(simHdl, "hwmain_inQ2_2", this, 64u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_inQ2_3(simHdl, "hwmain_inQ2_3", this, 64u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_inQ3_0(simHdl, "hwmain_inQ3_0", this, 64u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_inQ3_1(simHdl, "hwmain_inQ3_1", this, 64u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_inQ3_2(simHdl, "hwmain_inQ3_2", this, 64u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_inQ3_3(simHdl, "hwmain_inQ3_3", this, 64u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_inQ3_4(simHdl, "hwmain_inQ3_4", this, 64u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_inQ3_5(simHdl, "hwmain_inQ3_5", this, 64u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_inQ3_6(simHdl, "hwmain_inQ3_6", this, 64u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_inQ3_7(simHdl, "hwmain_inQ3_7", this, 64u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_inQ4_0(simHdl, "hwmain_inQ4_0", this, 64u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_inQ4_1(simHdl, "hwmain_inQ4_1", this, 64u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_inQ4_10(simHdl, "hwmain_inQ4_10", this, 64u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_inQ4_11(simHdl, "hwmain_inQ4_11", this, 64u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_inQ4_12(simHdl, "hwmain_inQ4_12", this, 64u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_inQ4_13(simHdl, "hwmain_inQ4_13", this, 64u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_inQ4_14(simHdl, "hwmain_inQ4_14", this, 64u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_inQ4_15(simHdl, "hwmain_inQ4_15", this, 64u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_inQ4_2(simHdl, "hwmain_inQ4_2", this, 64u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_inQ4_3(simHdl, "hwmain_inQ4_3", this, 64u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_inQ4_4(simHdl, "hwmain_inQ4_4", this, 64u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_inQ4_5(simHdl, "hwmain_inQ4_5", this, 64u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_inQ4_6(simHdl, "hwmain_inQ4_6", this, 64u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_inQ4_7(simHdl, "hwmain_inQ4_7", this, 64u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_inQ4_8(simHdl, "hwmain_inQ4_8", this, 64u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_inQ4_9(simHdl, "hwmain_inQ4_9", this, 64u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_kmer(simHdl, "hwmain_kmer", this, 32u, 16u, (tUInt8)1u, 0u),
    INST_hwmain_merge6Executed(simHdl, "hwmain_merge6Executed", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_hwmain_mergeQ2_0(simHdl, "hwmain_mergeQ2_0", this, 32u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_mergeQ2_1(simHdl, "hwmain_mergeQ2_1", this, 32u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_mergeQ2_2(simHdl, "hwmain_mergeQ2_2", this, 32u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_mergeQ2_3(simHdl, "hwmain_mergeQ2_3", this, 32u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_mergeQ2_4(simHdl, "hwmain_mergeQ2_4", this, 32u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_mergeQ2_5(simHdl, "hwmain_mergeQ2_5", this, 32u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_mergeQ2_6(simHdl, "hwmain_mergeQ2_6", this, 32u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_mergeQ2_7(simHdl, "hwmain_mergeQ2_7", this, 32u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_mergeQ3_0(simHdl, "hwmain_mergeQ3_0", this, 32u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_mergeQ3_1(simHdl, "hwmain_mergeQ3_1", this, 32u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_mergeQ3_2(simHdl, "hwmain_mergeQ3_2", this, 32u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_mergeQ3_3(simHdl, "hwmain_mergeQ3_3", this, 32u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_mergeQ4_0(simHdl, "hwmain_mergeQ4_0", this, 32u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_mergeQ4_1(simHdl, "hwmain_mergeQ4_1", this, 32u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_mergeQ5(simHdl, "hwmain_mergeQ5", this, 32u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_mergeQ_0(simHdl, "hwmain_mergeQ_0", this, 32u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_mergeQ_1(simHdl, "hwmain_mergeQ_1", this, 32u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_mergeQ_10(simHdl, "hwmain_mergeQ_10", this, 32u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_mergeQ_11(simHdl, "hwmain_mergeQ_11", this, 32u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_mergeQ_12(simHdl, "hwmain_mergeQ_12", this, 32u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_mergeQ_13(simHdl, "hwmain_mergeQ_13", this, 32u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_mergeQ_14(simHdl, "hwmain_mergeQ_14", this, 32u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_mergeQ_15(simHdl, "hwmain_mergeQ_15", this, 32u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_mergeQ_2(simHdl, "hwmain_mergeQ_2", this, 32u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_mergeQ_3(simHdl, "hwmain_mergeQ_3", this, 32u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_mergeQ_4(simHdl, "hwmain_mergeQ_4", this, 32u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_mergeQ_5(simHdl, "hwmain_mergeQ_5", this, 32u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_mergeQ_6(simHdl, "hwmain_mergeQ_6", this, 32u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_mergeQ_7(simHdl, "hwmain_mergeQ_7", this, 32u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_mergeQ_8(simHdl, "hwmain_mergeQ_8", this, 32u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_mergeQ_9(simHdl, "hwmain_mergeQ_9", this, 32u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_min(simHdl, "hwmain_min", this, 32u, 4294967295u, (tUInt8)0u),
    INST_hwmain_nextQ(simHdl, "hwmain_nextQ", this, 64u, 32u, (tUInt8)1u, 0u),
    INST_hwmain_outQ(simHdl, "hwmain_outQ", this, 32u, 64u, (tUInt8)1u, 0u),
    INST_hwmain_outQ_count(simHdl, "hwmain_outQ_count", this, 256u, UWide_literal_256_h0, (tUInt8)0u),
    INST_hwmain_start_cycle(simHdl, "hwmain_start_cycle", this, 256u, UWide_literal_256_h0, (tUInt8)0u),
    INST_hwmain_tmp_min(simHdl, "hwmain_tmp_min", this, 32u, 0u, (tUInt8)0u),
    INST_hwmain_v(simHdl, "hwmain_v", this, 64u, 0llu, (tUInt8)0u),
    INST_hwmain_v_assigned(simHdl, "hwmain_v_assigned", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_pcieCtrl_dmaReadBuffer(simHdl,
				"pcieCtrl_dmaReadBuffer",
				this,
				128u,
				UWide_literal_128_h0,
				(tUInt8)0u),
    INST_pcieCtrl_dmaReadBufferOff(simHdl,
				   "pcieCtrl_dmaReadBufferOff",
				   this,
				   8u,
				   (tUInt8)0u,
				   (tUInt8)0u),
    INST_pcieCtrl_dmaReadWordCount(simHdl, "pcieCtrl_dmaReadWordCount", this, 10u, 0u, (tUInt8)0u),
    INST_pcieCtrl_dmaReadWordQ(simHdl, "pcieCtrl_dmaReadWordQ", this, 128u, 16u, (tUInt8)1u, 0u),
    INST_pcieCtrl_dmaWriteWordAddr(simHdl, "pcieCtrl_dmaWriteWordAddr", this, 32u, 0u, (tUInt8)0u),
    INST_pcieCtrl_dmaWriteWordCount(simHdl, "pcieCtrl_dmaWriteWordCount", this, 10u, 0u, (tUInt8)0u),
    INST_pcieCtrl_dmaWriteWordOff(simHdl, "pcieCtrl_dmaWriteWordOff", this, 32u, 0u, (tUInt8)0u),
    INST_pcieCtrl_ioReadReqDataQ(simHdl, "pcieCtrl_ioReadReqDataQ", this, 32u, 2u, (tUInt8)1u, 0u),
    INST_pcieCtrl_ioReadReqQ(simHdl, "pcieCtrl_ioReadReqQ", this, 51u, 2u, (tUInt8)1u, 0u),
    INST_pcieCtrl_ioReadReqReturnQ(simHdl, "pcieCtrl_ioReadReqReturnQ", this, 51u, 2u, (tUInt8)1u, 0u),
    INST_pcieCtrl_ioWriteQ(simHdl, "pcieCtrl_ioWriteQ", this, 52u, 2u, (tUInt8)1u, 0u),
    PORT_RST_N((tUInt8)1u),
    DEF_x__h17968(256u),
    DEF_TASK_bdpiIOData___d23(12297829382473034410llu),
    DEF_v__h396(2863311530u),
    DEF_TASK_bdpiDmaReadReady___d9((tUInt8)0u),
    DEF_TASK_bdpiIOReadRespReady___d46((tUInt8)0u),
    DEF_y__h9095(256u),
    DEF_x__h9094(256u),
    DEF_x__h9220(256u),
    DEF_pcieCtrl_dmaReadBuffer___d14(128u),
    DEF_pcieCtrl_dmaReadBuffer_BITS_127_TO_32___h530(96u),
    DEF_hwmain_cyc_2_MINUS_hwmain_start_cycle_6___d59(256u),
    DEF_x__h9212(256u),
    DEF_x__h8991(256u),
    DEF_x__h17960(256u),
    DEF_x__h449(128u)
{
  symbol_count = 145u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkProjectTop_bsim::init_symbols_0()
{
  init_symbol(&symbols[0u], "_read__h183", SYM_DEF, &DEF__read__h183, 10u);
  init_symbol(&symbols[1u], "_read__h356", SYM_DEF, &DEF__read__h356, 8u);
  init_symbol(&symbols[2u], "hwmain_cnt", SYM_MODULE, &INST_hwmain_cnt);
  init_symbol(&symbols[3u], "hwmain_count", SYM_MODULE, &INST_hwmain_count);
  init_symbol(&symbols[4u], "hwmain_cyc", SYM_MODULE, &INST_hwmain_cyc);
  init_symbol(&symbols[5u], "hwmain_inQ", SYM_MODULE, &INST_hwmain_inQ);
  init_symbol(&symbols[6u], "hwmain_inQ1_0", SYM_MODULE, &INST_hwmain_inQ1_0);
  init_symbol(&symbols[7u], "hwmain_inQ1_1", SYM_MODULE, &INST_hwmain_inQ1_1);
  init_symbol(&symbols[8u], "hwmain_inQ2_0", SYM_MODULE, &INST_hwmain_inQ2_0);
  init_symbol(&symbols[9u], "hwmain_inQ2_1", SYM_MODULE, &INST_hwmain_inQ2_1);
  init_symbol(&symbols[10u], "hwmain_inQ2_2", SYM_MODULE, &INST_hwmain_inQ2_2);
  init_symbol(&symbols[11u], "hwmain_inQ2_3", SYM_MODULE, &INST_hwmain_inQ2_3);
  init_symbol(&symbols[12u], "hwmain_inQ3_0", SYM_MODULE, &INST_hwmain_inQ3_0);
  init_symbol(&symbols[13u], "hwmain_inQ3_1", SYM_MODULE, &INST_hwmain_inQ3_1);
  init_symbol(&symbols[14u], "hwmain_inQ3_2", SYM_MODULE, &INST_hwmain_inQ3_2);
  init_symbol(&symbols[15u], "hwmain_inQ3_3", SYM_MODULE, &INST_hwmain_inQ3_3);
  init_symbol(&symbols[16u], "hwmain_inQ3_4", SYM_MODULE, &INST_hwmain_inQ3_4);
  init_symbol(&symbols[17u], "hwmain_inQ3_5", SYM_MODULE, &INST_hwmain_inQ3_5);
  init_symbol(&symbols[18u], "hwmain_inQ3_6", SYM_MODULE, &INST_hwmain_inQ3_6);
  init_symbol(&symbols[19u], "hwmain_inQ3_7", SYM_MODULE, &INST_hwmain_inQ3_7);
  init_symbol(&symbols[20u], "hwmain_inQ4_0", SYM_MODULE, &INST_hwmain_inQ4_0);
  init_symbol(&symbols[21u], "hwmain_inQ4_1", SYM_MODULE, &INST_hwmain_inQ4_1);
  init_symbol(&symbols[22u], "hwmain_inQ4_10", SYM_MODULE, &INST_hwmain_inQ4_10);
  init_symbol(&symbols[23u], "hwmain_inQ4_11", SYM_MODULE, &INST_hwmain_inQ4_11);
  init_symbol(&symbols[24u], "hwmain_inQ4_12", SYM_MODULE, &INST_hwmain_inQ4_12);
  init_symbol(&symbols[25u], "hwmain_inQ4_13", SYM_MODULE, &INST_hwmain_inQ4_13);
  init_symbol(&symbols[26u], "hwmain_inQ4_14", SYM_MODULE, &INST_hwmain_inQ4_14);
  init_symbol(&symbols[27u], "hwmain_inQ4_15", SYM_MODULE, &INST_hwmain_inQ4_15);
  init_symbol(&symbols[28u], "hwmain_inQ4_2", SYM_MODULE, &INST_hwmain_inQ4_2);
  init_symbol(&symbols[29u], "hwmain_inQ4_3", SYM_MODULE, &INST_hwmain_inQ4_3);
  init_symbol(&symbols[30u], "hwmain_inQ4_4", SYM_MODULE, &INST_hwmain_inQ4_4);
  init_symbol(&symbols[31u], "hwmain_inQ4_5", SYM_MODULE, &INST_hwmain_inQ4_5);
  init_symbol(&symbols[32u], "hwmain_inQ4_6", SYM_MODULE, &INST_hwmain_inQ4_6);
  init_symbol(&symbols[33u], "hwmain_inQ4_7", SYM_MODULE, &INST_hwmain_inQ4_7);
  init_symbol(&symbols[34u], "hwmain_inQ4_8", SYM_MODULE, &INST_hwmain_inQ4_8);
  init_symbol(&symbols[35u], "hwmain_inQ4_9", SYM_MODULE, &INST_hwmain_inQ4_9);
  init_symbol(&symbols[36u], "hwmain_kmer", SYM_MODULE, &INST_hwmain_kmer);
  init_symbol(&symbols[37u], "hwmain_merge6Executed", SYM_MODULE, &INST_hwmain_merge6Executed);
  init_symbol(&symbols[38u], "hwmain_mergeQ2_0", SYM_MODULE, &INST_hwmain_mergeQ2_0);
  init_symbol(&symbols[39u], "hwmain_mergeQ2_1", SYM_MODULE, &INST_hwmain_mergeQ2_1);
  init_symbol(&symbols[40u], "hwmain_mergeQ2_2", SYM_MODULE, &INST_hwmain_mergeQ2_2);
  init_symbol(&symbols[41u], "hwmain_mergeQ2_3", SYM_MODULE, &INST_hwmain_mergeQ2_3);
  init_symbol(&symbols[42u], "hwmain_mergeQ2_4", SYM_MODULE, &INST_hwmain_mergeQ2_4);
  init_symbol(&symbols[43u], "hwmain_mergeQ2_5", SYM_MODULE, &INST_hwmain_mergeQ2_5);
  init_symbol(&symbols[44u], "hwmain_mergeQ2_6", SYM_MODULE, &INST_hwmain_mergeQ2_6);
  init_symbol(&symbols[45u], "hwmain_mergeQ2_7", SYM_MODULE, &INST_hwmain_mergeQ2_7);
  init_symbol(&symbols[46u], "hwmain_mergeQ3_0", SYM_MODULE, &INST_hwmain_mergeQ3_0);
  init_symbol(&symbols[47u], "hwmain_mergeQ3_1", SYM_MODULE, &INST_hwmain_mergeQ3_1);
  init_symbol(&symbols[48u], "hwmain_mergeQ3_2", SYM_MODULE, &INST_hwmain_mergeQ3_2);
  init_symbol(&symbols[49u], "hwmain_mergeQ3_3", SYM_MODULE, &INST_hwmain_mergeQ3_3);
  init_symbol(&symbols[50u], "hwmain_mergeQ4_0", SYM_MODULE, &INST_hwmain_mergeQ4_0);
  init_symbol(&symbols[51u], "hwmain_mergeQ4_1", SYM_MODULE, &INST_hwmain_mergeQ4_1);
  init_symbol(&symbols[52u], "hwmain_mergeQ5", SYM_MODULE, &INST_hwmain_mergeQ5);
  init_symbol(&symbols[53u], "hwmain_mergeQ_0", SYM_MODULE, &INST_hwmain_mergeQ_0);
  init_symbol(&symbols[54u], "hwmain_mergeQ_1", SYM_MODULE, &INST_hwmain_mergeQ_1);
  init_symbol(&symbols[55u], "hwmain_mergeQ_10", SYM_MODULE, &INST_hwmain_mergeQ_10);
  init_symbol(&symbols[56u], "hwmain_mergeQ_11", SYM_MODULE, &INST_hwmain_mergeQ_11);
  init_symbol(&symbols[57u], "hwmain_mergeQ_12", SYM_MODULE, &INST_hwmain_mergeQ_12);
  init_symbol(&symbols[58u], "hwmain_mergeQ_13", SYM_MODULE, &INST_hwmain_mergeQ_13);
  init_symbol(&symbols[59u], "hwmain_mergeQ_14", SYM_MODULE, &INST_hwmain_mergeQ_14);
  init_symbol(&symbols[60u], "hwmain_mergeQ_15", SYM_MODULE, &INST_hwmain_mergeQ_15);
  init_symbol(&symbols[61u], "hwmain_mergeQ_2", SYM_MODULE, &INST_hwmain_mergeQ_2);
  init_symbol(&symbols[62u], "hwmain_mergeQ_3", SYM_MODULE, &INST_hwmain_mergeQ_3);
  init_symbol(&symbols[63u], "hwmain_mergeQ_4", SYM_MODULE, &INST_hwmain_mergeQ_4);
  init_symbol(&symbols[64u], "hwmain_mergeQ_5", SYM_MODULE, &INST_hwmain_mergeQ_5);
  init_symbol(&symbols[65u], "hwmain_mergeQ_6", SYM_MODULE, &INST_hwmain_mergeQ_6);
  init_symbol(&symbols[66u], "hwmain_mergeQ_7", SYM_MODULE, &INST_hwmain_mergeQ_7);
  init_symbol(&symbols[67u], "hwmain_mergeQ_8", SYM_MODULE, &INST_hwmain_mergeQ_8);
  init_symbol(&symbols[68u], "hwmain_mergeQ_9", SYM_MODULE, &INST_hwmain_mergeQ_9);
  init_symbol(&symbols[69u], "hwmain_min", SYM_MODULE, &INST_hwmain_min);
  init_symbol(&symbols[70u], "hwmain_nextQ", SYM_MODULE, &INST_hwmain_nextQ);
  init_symbol(&symbols[71u], "hwmain_outQ", SYM_MODULE, &INST_hwmain_outQ);
  init_symbol(&symbols[72u], "hwmain_outQ_count", SYM_MODULE, &INST_hwmain_outQ_count);
  init_symbol(&symbols[73u], "hwmain_start_cycle", SYM_MODULE, &INST_hwmain_start_cycle);
  init_symbol(&symbols[74u], "hwmain_tmp_min", SYM_MODULE, &INST_hwmain_tmp_min);
  init_symbol(&symbols[75u], "hwmain_v", SYM_MODULE, &INST_hwmain_v);
  init_symbol(&symbols[76u], "hwmain_v_assigned", SYM_MODULE, &INST_hwmain_v_assigned);
  init_symbol(&symbols[77u], "pcieCtrl_dmaReadBuffer", SYM_MODULE, &INST_pcieCtrl_dmaReadBuffer);
  init_symbol(&symbols[78u],
	      "pcieCtrl_dmaReadBufferOff",
	      SYM_MODULE,
	      &INST_pcieCtrl_dmaReadBufferOff);
  init_symbol(&symbols[79u],
	      "pcieCtrl_dmaReadWordCount",
	      SYM_MODULE,
	      &INST_pcieCtrl_dmaReadWordCount);
  init_symbol(&symbols[80u], "pcieCtrl_dmaReadWordQ", SYM_MODULE, &INST_pcieCtrl_dmaReadWordQ);
  init_symbol(&symbols[81u],
	      "pcieCtrl_dmaWriteWordAddr",
	      SYM_MODULE,
	      &INST_pcieCtrl_dmaWriteWordAddr);
  init_symbol(&symbols[82u],
	      "pcieCtrl_dmaWriteWordCount",
	      SYM_MODULE,
	      &INST_pcieCtrl_dmaWriteWordCount);
  init_symbol(&symbols[83u], "pcieCtrl_dmaWriteWordOff", SYM_MODULE, &INST_pcieCtrl_dmaWriteWordOff);
  init_symbol(&symbols[84u], "pcieCtrl_ioReadReqDataQ", SYM_MODULE, &INST_pcieCtrl_ioReadReqDataQ);
  init_symbol(&symbols[85u], "pcieCtrl_ioReadReqQ", SYM_MODULE, &INST_pcieCtrl_ioReadReqQ);
  init_symbol(&symbols[86u],
	      "pcieCtrl_ioReadReqReturnQ",
	      SYM_MODULE,
	      &INST_pcieCtrl_ioReadReqReturnQ);
  init_symbol(&symbols[87u], "pcieCtrl_ioWriteQ", SYM_MODULE, &INST_pcieCtrl_ioWriteQ);
  init_symbol(&symbols[88u], "RL_hwmain_detectVAssignment", SYM_RULE);
  init_symbol(&symbols[89u], "RL_hwmain_devide1", SYM_RULE);
  init_symbol(&symbols[90u], "RL_hwmain_devide2", SYM_RULE);
  init_symbol(&symbols[91u], "RL_hwmain_devide2_1", SYM_RULE);
  init_symbol(&symbols[92u], "RL_hwmain_devide3", SYM_RULE);
  init_symbol(&symbols[93u], "RL_hwmain_devide3_1", SYM_RULE);
  init_symbol(&symbols[94u], "RL_hwmain_devide3_2", SYM_RULE);
  init_symbol(&symbols[95u], "RL_hwmain_devide3_3", SYM_RULE);
  init_symbol(&symbols[96u], "RL_hwmain_devide4", SYM_RULE);
  init_symbol(&symbols[97u], "RL_hwmain_devide4_1", SYM_RULE);
  init_symbol(&symbols[98u], "RL_hwmain_devide4_2", SYM_RULE);
  init_symbol(&symbols[99u], "RL_hwmain_devide4_3", SYM_RULE);
  init_symbol(&symbols[100u], "RL_hwmain_devide4_4", SYM_RULE);
  init_symbol(&symbols[101u], "RL_hwmain_devide4_5", SYM_RULE);
  init_symbol(&symbols[102u], "RL_hwmain_devide4_6", SYM_RULE);
  init_symbol(&symbols[103u], "RL_hwmain_devide4_7", SYM_RULE);
  init_symbol(&symbols[104u], "RL_hwmain_displayCyclesWhenOutQIsThree", SYM_RULE);
  init_symbol(&symbols[105u], "RL_hwmain_incCycle", SYM_RULE);
  init_symbol(&symbols[106u], "RL_hwmain_merge1", SYM_RULE);
  init_symbol(&symbols[107u], "RL_hwmain_merge1_1", SYM_RULE);
  init_symbol(&symbols[108u], "RL_hwmain_merge1_10", SYM_RULE);
  init_symbol(&symbols[109u], "RL_hwmain_merge1_11", SYM_RULE);
  init_symbol(&symbols[110u], "RL_hwmain_merge1_12", SYM_RULE);
  init_symbol(&symbols[111u], "RL_hwmain_merge1_13", SYM_RULE);
  init_symbol(&symbols[112u], "RL_hwmain_merge1_14", SYM_RULE);
  init_symbol(&symbols[113u], "RL_hwmain_merge1_15", SYM_RULE);
  init_symbol(&symbols[114u], "RL_hwmain_merge1_2", SYM_RULE);
  init_symbol(&symbols[115u], "RL_hwmain_merge1_3", SYM_RULE);
  init_symbol(&symbols[116u], "RL_hwmain_merge1_4", SYM_RULE);
  init_symbol(&symbols[117u], "RL_hwmain_merge1_5", SYM_RULE);
  init_symbol(&symbols[118u], "RL_hwmain_merge1_6", SYM_RULE);
  init_symbol(&symbols[119u], "RL_hwmain_merge1_7", SYM_RULE);
  init_symbol(&symbols[120u], "RL_hwmain_merge1_8", SYM_RULE);
  init_symbol(&symbols[121u], "RL_hwmain_merge1_9", SYM_RULE);
  init_symbol(&symbols[122u], "RL_hwmain_merge2", SYM_RULE);
  init_symbol(&symbols[123u], "RL_hwmain_merge2_1", SYM_RULE);
  init_symbol(&symbols[124u], "RL_hwmain_merge2_2", SYM_RULE);
  init_symbol(&symbols[125u], "RL_hwmain_merge2_3", SYM_RULE);
  init_symbol(&symbols[126u], "RL_hwmain_merge2_4", SYM_RULE);
  init_symbol(&symbols[127u], "RL_hwmain_merge2_5", SYM_RULE);
  init_symbol(&symbols[128u], "RL_hwmain_merge2_6", SYM_RULE);
  init_symbol(&symbols[129u], "RL_hwmain_merge2_7", SYM_RULE);
  init_symbol(&symbols[130u], "RL_hwmain_merge3", SYM_RULE);
  init_symbol(&symbols[131u], "RL_hwmain_merge3_1", SYM_RULE);
  init_symbol(&symbols[132u], "RL_hwmain_merge3_2", SYM_RULE);
  init_symbol(&symbols[133u], "RL_hwmain_merge3_3", SYM_RULE);
  init_symbol(&symbols[134u], "RL_hwmain_merge4", SYM_RULE);
  init_symbol(&symbols[135u], "RL_hwmain_merge4_1", SYM_RULE);
  init_symbol(&symbols[136u], "RL_hwmain_merge5", SYM_RULE);
  init_symbol(&symbols[137u], "RL_hwmain_merge6", SYM_RULE);
  init_symbol(&symbols[138u], "RL_hwmain_minimizer", SYM_RULE);
  init_symbol(&symbols[139u], "RL_hwmain_receiveData", SYM_RULE);
  init_symbol(&symbols[140u], "RL_pcieCtrl_receiveDmaRead", SYM_RULE);
  init_symbol(&symbols[141u], "RL_pcieCtrl_receiveIO", SYM_RULE);
  init_symbol(&symbols[142u], "RL_pcieCtrl_relayIOReadResp", SYM_RULE);
  init_symbol(&symbols[143u], "x__h17968", SYM_DEF, &DEF_x__h17968, 256u);
  init_symbol(&symbols[144u], "x__h9266", SYM_DEF, &DEF_x__h9266, 2u);
}


/* Rule actions */

void MOD_mkProjectTop_bsim::RL_pcieCtrl_receiveDmaRead()
{
  tUInt32 DEF_x__h435;
  tUInt8 DEF_TASK_bdpiDmaReadReady_AND_pcieCtrl_dmaReadBuff_ETC___d12;
  tUInt8 DEF_TASK_bdpiDmaReadReady_AND_NOT_pcieCtrl_dmaRead_ETC___d18;
  tUInt8 DEF_x__h542;
  tUInt8 DEF_IF_pcieCtrl_dmaReadBufferOff_ULT_3_THEN_pcieCt_ETC___d11;
  DEF_pcieCtrl_dmaReadBuffer___d14 = INST_pcieCtrl_dmaReadBuffer.METH_read();
  DEF__read__h183 = INST_pcieCtrl_dmaReadWordCount.METH_read();
  DEF__read__h356 = INST_pcieCtrl_dmaReadBufferOff.METH_read();
  DEF_pcieCtrl_dmaReadBufferOff_ULT_3___d2 = DEF__read__h356 < (tUInt8)3u;
  wop_primExtractWide(96u,
		      128u,
		      DEF_pcieCtrl_dmaReadBuffer___d14,
		      32u,
		      127u,
		      32u,
		      32u,
		      DEF_pcieCtrl_dmaReadBuffer_BITS_127_TO_32___h530);
  DEF_x__h542 = (tUInt8)255u & (DEF__read__h356 + (tUInt8)1u);
  DEF_IF_pcieCtrl_dmaReadBufferOff_ULT_3_THEN_pcieCt_ETC___d11 = DEF_pcieCtrl_dmaReadBufferOff_ULT_3___d2 ? DEF_x__h542 : (tUInt8)0u;
  DEF_x__h435 = 1023u & (DEF__read__h183 - 1u);
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_TASK_bdpiDmaReadReady___d9 = bdpiDmaReadReady();
  DEF_TASK_bdpiDmaReadReady_AND_NOT_pcieCtrl_dmaRead_ETC___d18 = DEF_TASK_bdpiDmaReadReady___d9 && !DEF_pcieCtrl_dmaReadBufferOff_ULT_3___d2;
  DEF_TASK_bdpiDmaReadReady_AND_pcieCtrl_dmaReadBuff_ETC___d12 = DEF_TASK_bdpiDmaReadReady___d9 && DEF_pcieCtrl_dmaReadBufferOff_ULT_3___d2;
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_TASK_bdpiDmaReadReady___d9)
      DEF_v__h396 = bdpiDmaReadData();
  DEF_x__h449.build_concat((((tUInt64)(DEF_v__h396)) << 32u) | (tUInt64)(DEF_pcieCtrl_dmaReadBuffer_BITS_127_TO_32___h530.get_whole_word(2u)),
			   64u,
			   64u).set_whole_word(DEF_pcieCtrl_dmaReadBuffer_BITS_127_TO_32___h530.get_whole_word(1u),
					       1u).set_whole_word(DEF_pcieCtrl_dmaReadBuffer_BITS_127_TO_32___h530.get_whole_word(0u),
								  0u);
  if (DEF_TASK_bdpiDmaReadReady___d9)
    INST_pcieCtrl_dmaReadBufferOff.METH_write(DEF_IF_pcieCtrl_dmaReadBufferOff_ULT_3_THEN_pcieCt_ETC___d11);
  if (DEF_TASK_bdpiDmaReadReady_AND_pcieCtrl_dmaReadBuff_ETC___d12)
    INST_pcieCtrl_dmaReadBuffer.METH_write(DEF_x__h449);
  if (DEF_TASK_bdpiDmaReadReady_AND_NOT_pcieCtrl_dmaRead_ETC___d18)
    INST_pcieCtrl_dmaReadWordCount.METH_write(DEF_x__h435);
  if (DEF_TASK_bdpiDmaReadReady_AND_NOT_pcieCtrl_dmaRead_ETC___d18)
    INST_pcieCtrl_dmaReadWordQ.METH_enq(DEF_x__h449);
}

void MOD_mkProjectTop_bsim::RL_pcieCtrl_receiveIO()
{
  tUInt64 DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_TASK_bdpiIODat_ETC___d42;
  tUInt64 DEF_TASK_bdpiIOData_3_BITS_51_TO_32_7_MINUS_16384__ETC___d34;
  tUInt64 DEF__0_CONCAT_TASK_bdpiIOData_3_BITS_51_TO_32_7_CON_ETC___d38;
  tUInt32 DEF_x_addr__h912;
  tUInt8 DEF_NOT_TASK_bdpiIOData_3_BIT_63_4_5_AND_NOT_TASK__ETC___d37;
  tUInt8 DEF_NOT_TASK_bdpiIOData_3_BIT_63_4_5_AND_TASK_bdpi_ETC___d31;
  tUInt8 DEF_NOT_TASK_bdpiIOData_3_BIT_63_4___d25;
  tUInt8 DEF_NOT_TASK_bdpiIOData_3_BIT_63_4_5_AND_NOT_TASK__ETC___d40;
  tUInt8 DEF_TASK_bdpiIOData_3_BITS_51_TO_32_7_ULT_16384___d28;
  tUInt8 DEF_NOT_TASK_bdpiIOData_3_BITS_51_TO_32_7_ULT_16384_8___d29;
  tUInt8 DEF_NOT_TASK_bdpiIOData_3_BIT_56_6___d35;
  tUInt8 DEF_TASK_bdpiIOData_3_BIT_56___d26;
  tUInt32 DEF_addr__h772;
  tUInt32 DEF_data__h771;
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_TASK_bdpiIOData___d23 = bdpiIOData();
  DEF_data__h771 = (tUInt32)(DEF_TASK_bdpiIOData___d23);
  DEF_addr__h772 = (tUInt32)(1048575u & (DEF_TASK_bdpiIOData___d23 >> 32u));
  DEF_TASK_bdpiIOData_3_BIT_56___d26 = (tUInt8)((tUInt8)1u & (DEF_TASK_bdpiIOData___d23 >> 56u));
  DEF_NOT_TASK_bdpiIOData_3_BIT_56_6___d35 = !DEF_TASK_bdpiIOData_3_BIT_56___d26;
  DEF_TASK_bdpiIOData_3_BITS_51_TO_32_7_ULT_16384___d28 = DEF_addr__h772 < 16384u;
  DEF_NOT_TASK_bdpiIOData_3_BITS_51_TO_32_7_ULT_16384_8___d29 = !DEF_TASK_bdpiIOData_3_BITS_51_TO_32_7_ULT_16384___d28;
  DEF_NOT_TASK_bdpiIOData_3_BIT_63_4___d25 = !((tUInt8)(DEF_TASK_bdpiIOData___d23 >> 63u));
  DEF_NOT_TASK_bdpiIOData_3_BIT_63_4_5_AND_NOT_TASK__ETC___d40 = DEF_NOT_TASK_bdpiIOData_3_BIT_63_4___d25 && (DEF_NOT_TASK_bdpiIOData_3_BIT_56_6___d35 && DEF_NOT_TASK_bdpiIOData_3_BITS_51_TO_32_7_ULT_16384_8___d29);
  DEF_NOT_TASK_bdpiIOData_3_BIT_63_4_5_AND_TASK_bdpi_ETC___d31 = DEF_NOT_TASK_bdpiIOData_3_BIT_63_4___d25 && (DEF_TASK_bdpiIOData_3_BIT_56___d26 && DEF_NOT_TASK_bdpiIOData_3_BITS_51_TO_32_7_ULT_16384_8___d29);
  DEF_NOT_TASK_bdpiIOData_3_BIT_63_4_5_AND_NOT_TASK__ETC___d37 = DEF_NOT_TASK_bdpiIOData_3_BIT_63_4___d25 && (DEF_NOT_TASK_bdpiIOData_3_BIT_56_6___d35 && DEF_TASK_bdpiIOData_3_BITS_51_TO_32_7_ULT_16384___d28);
  DEF__0_CONCAT_TASK_bdpiIOData_3_BITS_51_TO_32_7_CON_ETC___d38 = ((((tUInt64)(0u)) << 52u) | (((tUInt64)(DEF_addr__h772)) << 32u)) | (tUInt64)(3221344269u);
  DEF_x_addr__h912 = 1048575u & (DEF_addr__h772 - 16384u);
  DEF_TASK_bdpiIOData_3_BITS_51_TO_32_7_MINUS_16384__ETC___d34 = 4503599627370495llu & ((((tUInt64)(DEF_x_addr__h912)) << 32u) | (tUInt64)(DEF_data__h771));
  DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_TASK_bdpiIODat_ETC___d42 = 2251799813685247llu & (((((tUInt64)(11184810u)) << 27u) | (((tUInt64)(DEF_x_addr__h912)) << 7u)) | (tUInt64)((tUInt8)42u));
  if (DEF_NOT_TASK_bdpiIOData_3_BIT_63_4_5_AND_TASK_bdpi_ETC___d31)
    INST_pcieCtrl_ioWriteQ.METH_enq(DEF_TASK_bdpiIOData_3_BITS_51_TO_32_7_MINUS_16384__ETC___d34);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_TASK_bdpiIOData_3_BIT_63_4_5_AND_NOT_TASK__ETC___d37)
      bdpiIOReadResp(DEF__0_CONCAT_TASK_bdpiIOData_3_BITS_51_TO_32_7_CON_ETC___d38);
  if (DEF_NOT_TASK_bdpiIOData_3_BIT_63_4_5_AND_NOT_TASK__ETC___d40)
    INST_pcieCtrl_ioReadReqQ.METH_enq(DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_TASK_bdpiIODat_ETC___d42);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_fflush("32", 2147483649u);
}

void MOD_mkProjectTop_bsim::RL_pcieCtrl_relayIOReadResp()
{
  tUInt64 DEF__0_CONCAT_pcieCtrl_ioReadReqReturnQ_first__7_BI_ETC___d51;
  tUInt32 DEF_data__h1318;
  DEF_data__h1318 = INST_pcieCtrl_ioReadReqDataQ.METH_first();
  DEF__0_CONCAT_pcieCtrl_ioReadReqReturnQ_first__7_BI_ETC___d51 = ((((tUInt64)(0u)) << 52u) | (((tUInt64)(1048575u & (((tUInt32)(1048575u & (INST_pcieCtrl_ioReadReqReturnQ.METH_first() >> 7u))) + 16384u))) << 32u)) | (tUInt64)(DEF_data__h1318);
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_TASK_bdpiIOReadRespReady___d46 = bdpiIOReadRespReady();
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_TASK_bdpiIOReadRespReady___d46)
      bdpiIOReadResp(DEF__0_CONCAT_pcieCtrl_ioReadReqReturnQ_first__7_BI_ETC___d51);
  if (DEF_TASK_bdpiIOReadRespReady___d46)
    INST_pcieCtrl_ioReadReqReturnQ.METH_deq();
  if (DEF_TASK_bdpiIOReadRespReady___d46)
    INST_pcieCtrl_ioReadReqDataQ.METH_deq();
}

void MOD_mkProjectTop_bsim::RL_hwmain_incCycle()
{
  DEF_x__h9094 = INST_hwmain_cyc.METH_read();
  wop_add(DEF_x__h9094, UWide_literal_256_h1, DEF_x__h8991);
  INST_hwmain_cyc.METH_write(DEF_x__h8991);
}

void MOD_mkProjectTop_bsim::RL_hwmain_detectVAssignment()
{
  DEF_y__h9095 = INST_hwmain_start_cycle.METH_read();
  DEF_x__h9094 = INST_hwmain_cyc.METH_read();
  INST_hwmain_v_assigned.METH_write((tUInt8)2u);
  INST_hwmain_start_cycle.METH_write(DEF_x__h9094);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s,256p", &__str_literal_1, &DEF_y__h9095);
}

void MOD_mkProjectTop_bsim::RL_hwmain_displayCyclesWhenOutQIsThree()
{
  DEF_y__h9095 = INST_hwmain_start_cycle.METH_read();
  DEF_x__h17968 = INST_hwmain_outQ_count.METH_read();
  DEF_x__h9094 = INST_hwmain_cyc.METH_read();
  DEF_x__h17940 = INST_hwmain_min.METH_read();
  wop_sub(DEF_x__h9094, DEF_y__h9095, DEF_hwmain_cyc_2_MINUS_hwmain_start_cycle_6___d59);
  wop_add(DEF_x__h17968, UWide_literal_256_h1, DEF_x__h17960);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_display(sim_hdl,
		   this,
		   "s,256p,256p,256p",
		   &__str_literal_2,
		   &DEF_hwmain_cyc_2_MINUS_hwmain_start_cycle_6___d59,
		   &DEF_x__h9094,
		   &DEF_y__h9095);
    dollar_display(sim_hdl, this, "s,32", &__str_literal_3, DEF_x__h17940);
  }
  INST_hwmain_outQ_count.METH_write(DEF_x__h17960);
}

void MOD_mkProjectTop_bsim::RL_hwmain_receiveData()
{
  tUInt32 DEF_d__h9179;
  DEF_x__h9220 = INST_hwmain_cnt.METH_read();
  DEF_d__h9179 = (tUInt32)(INST_pcieCtrl_ioWriteQ.METH_first());
  wop_add(DEF_x__h9220, UWide_literal_256_h1, DEF_x__h9212);
  INST_pcieCtrl_ioWriteQ.METH_deq();
  INST_hwmain_inQ.METH_enq(DEF_d__h9179);
  INST_hwmain_cnt.METH_write(DEF_x__h9212);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s,256p", &__str_literal_4, &DEF_x__h9220);
}

void MOD_mkProjectTop_bsim::RL_hwmain_minimizer()
{
  tUInt64 DEF_tmp__h9256;
  tUInt8 DEF_hwmain_v_assigned_4_EQ_0___d72;
  tUInt32 DEF_hwmain_v_BITS_63_TO_32___h9375;
  tUInt32 DEF_x_first__h8640;
  DEF_x_first__h8640 = INST_hwmain_inQ.METH_first();
  DEF_x__h9266 = INST_hwmain_v_assigned.METH_read();
  DEF_hwmain_v_BITS_63_TO_32___h9375 = (tUInt32)(INST_hwmain_v.METH_read() >> 32u);
  DEF_hwmain_v_assigned_4_EQ_0___d72 = DEF_x__h9266 == (tUInt8)0u;
  DEF_tmp__h9256 = (((tUInt64)(DEF_x_first__h8640)) << 32u) | (tUInt64)(DEF_hwmain_v_BITS_63_TO_32___h9375);
  INST_hwmain_inQ.METH_deq();
  if (DEF_hwmain_v_assigned_4_EQ_0___d72)
    INST_hwmain_v_assigned.METH_write((tUInt8)1u);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s", &__str_literal_5);
  INST_hwmain_v.METH_write(DEF_tmp__h9256);
  INST_hwmain_nextQ.METH_enq(DEF_tmp__h9256);
}

void MOD_mkProjectTop_bsim::RL_hwmain_devide1()
{
  tUInt64 DEF_x__h9527;
  DEF_x__h9527 = INST_hwmain_nextQ.METH_first();
  INST_hwmain_nextQ.METH_deq();
  INST_hwmain_inQ1_0.METH_enq(DEF_x__h9527);
  INST_hwmain_inQ1_1.METH_enq(DEF_x__h9527);
}

void MOD_mkProjectTop_bsim::RL_hwmain_devide2()
{
  tUInt64 DEF_x__h9751;
  DEF_x__h9751 = INST_hwmain_inQ1_0.METH_first();
  INST_hwmain_inQ2_0.METH_enq(DEF_x__h9751);
  INST_hwmain_inQ2_1.METH_enq(DEF_x__h9751);
  INST_hwmain_inQ1_0.METH_deq();
}

void MOD_mkProjectTop_bsim::RL_hwmain_devide2_1()
{
  tUInt64 DEF_x__h9874;
  DEF_x__h9874 = INST_hwmain_inQ1_1.METH_first();
  INST_hwmain_inQ2_2.METH_enq(DEF_x__h9874);
  INST_hwmain_inQ2_3.METH_enq(DEF_x__h9874);
  INST_hwmain_inQ1_1.METH_deq();
}

void MOD_mkProjectTop_bsim::RL_hwmain_devide3()
{
  tUInt64 DEF_x__h10241;
  DEF_x__h10241 = INST_hwmain_inQ2_0.METH_first();
  INST_hwmain_inQ3_0.METH_enq(DEF_x__h10241);
  INST_hwmain_inQ3_1.METH_enq(DEF_x__h10241);
  INST_hwmain_inQ2_0.METH_deq();
}

void MOD_mkProjectTop_bsim::RL_hwmain_devide3_1()
{
  tUInt64 DEF_x__h10364;
  DEF_x__h10364 = INST_hwmain_inQ2_1.METH_first();
  INST_hwmain_inQ3_2.METH_enq(DEF_x__h10364);
  INST_hwmain_inQ3_3.METH_enq(DEF_x__h10364);
  INST_hwmain_inQ2_1.METH_deq();
}

void MOD_mkProjectTop_bsim::RL_hwmain_devide3_2()
{
  tUInt64 DEF_x__h10487;
  DEF_x__h10487 = INST_hwmain_inQ2_2.METH_first();
  INST_hwmain_inQ3_4.METH_enq(DEF_x__h10487);
  INST_hwmain_inQ3_5.METH_enq(DEF_x__h10487);
  INST_hwmain_inQ2_2.METH_deq();
}

void MOD_mkProjectTop_bsim::RL_hwmain_devide3_3()
{
  tUInt64 DEF_x__h10610;
  DEF_x__h10610 = INST_hwmain_inQ2_3.METH_first();
  INST_hwmain_inQ3_6.METH_enq(DEF_x__h10610);
  INST_hwmain_inQ3_7.METH_enq(DEF_x__h10610);
  INST_hwmain_inQ2_3.METH_deq();
}

void MOD_mkProjectTop_bsim::RL_hwmain_devide4()
{
  tUInt64 DEF_x__h11193;
  DEF_x__h11193 = INST_hwmain_inQ3_0.METH_first();
  INST_hwmain_inQ4_0.METH_enq(DEF_x__h11193);
  INST_hwmain_inQ4_1.METH_enq(DEF_x__h11193);
  INST_hwmain_inQ3_0.METH_deq();
}

void MOD_mkProjectTop_bsim::RL_hwmain_devide4_1()
{
  tUInt64 DEF_x__h11316;
  DEF_x__h11316 = INST_hwmain_inQ3_1.METH_first();
  INST_hwmain_inQ4_2.METH_enq(DEF_x__h11316);
  INST_hwmain_inQ4_3.METH_enq(DEF_x__h11316);
  INST_hwmain_inQ3_1.METH_deq();
}

void MOD_mkProjectTop_bsim::RL_hwmain_devide4_2()
{
  tUInt64 DEF_x__h11439;
  DEF_x__h11439 = INST_hwmain_inQ3_2.METH_first();
  INST_hwmain_inQ4_4.METH_enq(DEF_x__h11439);
  INST_hwmain_inQ4_5.METH_enq(DEF_x__h11439);
  INST_hwmain_inQ3_2.METH_deq();
}

void MOD_mkProjectTop_bsim::RL_hwmain_devide4_3()
{
  tUInt64 DEF_x__h11562;
  DEF_x__h11562 = INST_hwmain_inQ3_3.METH_first();
  INST_hwmain_inQ4_6.METH_enq(DEF_x__h11562);
  INST_hwmain_inQ4_7.METH_enq(DEF_x__h11562);
  INST_hwmain_inQ3_3.METH_deq();
}

void MOD_mkProjectTop_bsim::RL_hwmain_devide4_4()
{
  tUInt64 DEF_x__h11685;
  DEF_x__h11685 = INST_hwmain_inQ3_4.METH_first();
  INST_hwmain_inQ4_8.METH_enq(DEF_x__h11685);
  INST_hwmain_inQ4_9.METH_enq(DEF_x__h11685);
  INST_hwmain_inQ3_4.METH_deq();
}

void MOD_mkProjectTop_bsim::RL_hwmain_devide4_5()
{
  tUInt64 DEF_x__h11808;
  DEF_x__h11808 = INST_hwmain_inQ3_5.METH_first();
  INST_hwmain_inQ4_10.METH_enq(DEF_x__h11808);
  INST_hwmain_inQ4_11.METH_enq(DEF_x__h11808);
  INST_hwmain_inQ3_5.METH_deq();
}

void MOD_mkProjectTop_bsim::RL_hwmain_devide4_6()
{
  tUInt64 DEF_x__h11931;
  DEF_x__h11931 = INST_hwmain_inQ3_6.METH_first();
  INST_hwmain_inQ4_12.METH_enq(DEF_x__h11931);
  INST_hwmain_inQ4_13.METH_enq(DEF_x__h11931);
  INST_hwmain_inQ3_6.METH_deq();
}

void MOD_mkProjectTop_bsim::RL_hwmain_devide4_7()
{
  tUInt64 DEF_x__h12054;
  DEF_x__h12054 = INST_hwmain_inQ3_7.METH_first();
  INST_hwmain_inQ4_14.METH_enq(DEF_x__h12054);
  INST_hwmain_inQ4_15.METH_enq(DEF_x__h12054);
  INST_hwmain_inQ3_7.METH_deq();
}

void MOD_mkProjectTop_bsim::RL_hwmain_merge1()
{
  tUInt32 DEF_t__h12148;
  DEF_t__h12148 = (tUInt32)(INST_hwmain_inQ4_0.METH_first());
  INST_hwmain_inQ4_0.METH_deq();
  INST_hwmain_mergeQ_0.METH_enq(DEF_t__h12148);
}

void MOD_mkProjectTop_bsim::RL_hwmain_merge1_1()
{
  tUInt32 DEF_t__h12696;
  DEF_t__h12696 = (tUInt32)(INST_hwmain_inQ4_1.METH_first() >> 2u);
  INST_hwmain_inQ4_1.METH_deq();
  INST_hwmain_mergeQ_1.METH_enq(DEF_t__h12696);
}

void MOD_mkProjectTop_bsim::RL_hwmain_merge1_2()
{
  tUInt32 DEF_t__h12796;
  DEF_t__h12796 = (tUInt32)(INST_hwmain_inQ4_2.METH_first() >> 4u);
  INST_hwmain_inQ4_2.METH_deq();
  INST_hwmain_mergeQ_2.METH_enq(DEF_t__h12796);
}

void MOD_mkProjectTop_bsim::RL_hwmain_merge1_3()
{
  tUInt32 DEF_t__h12896;
  DEF_t__h12896 = (tUInt32)(INST_hwmain_inQ4_3.METH_first() >> 6u);
  INST_hwmain_inQ4_3.METH_deq();
  INST_hwmain_mergeQ_3.METH_enq(DEF_t__h12896);
}

void MOD_mkProjectTop_bsim::RL_hwmain_merge1_4()
{
  tUInt32 DEF_t__h12996;
  DEF_t__h12996 = (tUInt32)(INST_hwmain_inQ4_4.METH_first() >> 8u);
  INST_hwmain_inQ4_4.METH_deq();
  INST_hwmain_mergeQ_4.METH_enq(DEF_t__h12996);
}

void MOD_mkProjectTop_bsim::RL_hwmain_merge1_5()
{
  tUInt32 DEF_t__h13096;
  DEF_t__h13096 = (tUInt32)(INST_hwmain_inQ4_5.METH_first() >> 10u);
  INST_hwmain_inQ4_5.METH_deq();
  INST_hwmain_mergeQ_5.METH_enq(DEF_t__h13096);
}

void MOD_mkProjectTop_bsim::RL_hwmain_merge1_6()
{
  tUInt32 DEF_t__h13196;
  DEF_t__h13196 = (tUInt32)(INST_hwmain_inQ4_6.METH_first() >> 12u);
  INST_hwmain_inQ4_6.METH_deq();
  INST_hwmain_mergeQ_6.METH_enq(DEF_t__h13196);
}

void MOD_mkProjectTop_bsim::RL_hwmain_merge1_7()
{
  tUInt32 DEF_t__h13296;
  DEF_t__h13296 = (tUInt32)(INST_hwmain_inQ4_7.METH_first() >> 14u);
  INST_hwmain_inQ4_7.METH_deq();
  INST_hwmain_mergeQ_7.METH_enq(DEF_t__h13296);
}

void MOD_mkProjectTop_bsim::RL_hwmain_merge1_8()
{
  tUInt32 DEF_t__h13396;
  DEF_t__h13396 = (tUInt32)(INST_hwmain_inQ4_8.METH_first() >> 16u);
  INST_hwmain_inQ4_8.METH_deq();
  INST_hwmain_mergeQ_8.METH_enq(DEF_t__h13396);
}

void MOD_mkProjectTop_bsim::RL_hwmain_merge1_9()
{
  tUInt32 DEF_t__h13496;
  DEF_t__h13496 = (tUInt32)(INST_hwmain_inQ4_9.METH_first() >> 18u);
  INST_hwmain_inQ4_9.METH_deq();
  INST_hwmain_mergeQ_9.METH_enq(DEF_t__h13496);
}

void MOD_mkProjectTop_bsim::RL_hwmain_merge1_10()
{
  tUInt32 DEF_t__h13596;
  DEF_t__h13596 = (tUInt32)(INST_hwmain_inQ4_10.METH_first() >> 20u);
  INST_hwmain_inQ4_10.METH_deq();
  INST_hwmain_mergeQ_10.METH_enq(DEF_t__h13596);
}

void MOD_mkProjectTop_bsim::RL_hwmain_merge1_11()
{
  tUInt32 DEF_t__h13696;
  DEF_t__h13696 = (tUInt32)(INST_hwmain_inQ4_11.METH_first() >> 22u);
  INST_hwmain_inQ4_11.METH_deq();
  INST_hwmain_mergeQ_11.METH_enq(DEF_t__h13696);
}

void MOD_mkProjectTop_bsim::RL_hwmain_merge1_12()
{
  tUInt32 DEF_t__h13796;
  DEF_t__h13796 = (tUInt32)(INST_hwmain_inQ4_12.METH_first() >> 24u);
  INST_hwmain_inQ4_12.METH_deq();
  INST_hwmain_mergeQ_12.METH_enq(DEF_t__h13796);
}

void MOD_mkProjectTop_bsim::RL_hwmain_merge1_13()
{
  tUInt32 DEF_t__h13896;
  DEF_t__h13896 = (tUInt32)(INST_hwmain_inQ4_13.METH_first() >> 26u);
  INST_hwmain_inQ4_13.METH_deq();
  INST_hwmain_mergeQ_13.METH_enq(DEF_t__h13896);
}

void MOD_mkProjectTop_bsim::RL_hwmain_merge1_14()
{
  tUInt32 DEF_t__h13996;
  DEF_t__h13996 = (tUInt32)(INST_hwmain_inQ4_14.METH_first() >> 28u);
  INST_hwmain_inQ4_14.METH_deq();
  INST_hwmain_mergeQ_14.METH_enq(DEF_t__h13996);
}

void MOD_mkProjectTop_bsim::RL_hwmain_merge1_15()
{
  tUInt32 DEF_t__h14096;
  DEF_t__h14096 = (tUInt32)(INST_hwmain_inQ4_15.METH_first() >> 30u);
  INST_hwmain_inQ4_15.METH_deq();
  INST_hwmain_mergeQ_15.METH_enq(DEF_t__h14096);
}

void MOD_mkProjectTop_bsim::RL_hwmain_merge2()
{
  tUInt32 DEF_IF_hwmain_mergeQ_0_first__52_ULT_hwmain_mergeQ_ETC___d255;
  tUInt32 DEF_x__h14486;
  tUInt32 DEF_x__h14530;
  DEF_x__h14530 = INST_hwmain_mergeQ_1.METH_first();
  DEF_x__h14486 = INST_hwmain_mergeQ_0.METH_first();
  DEF_IF_hwmain_mergeQ_0_first__52_ULT_hwmain_mergeQ_ETC___d255 = DEF_x__h14486 < DEF_x__h14530 ? DEF_x__h14486 : DEF_x__h14530;
  INST_hwmain_mergeQ2_0.METH_enq(DEF_IF_hwmain_mergeQ_0_first__52_ULT_hwmain_mergeQ_ETC___d255);
  INST_hwmain_mergeQ_0.METH_deq();
  INST_hwmain_mergeQ_1.METH_deq();
}

void MOD_mkProjectTop_bsim::RL_hwmain_merge2_1()
{
  tUInt32 DEF_IF_hwmain_mergeQ_2_first__61_ULT_hwmain_mergeQ_ETC___d264;
  tUInt32 DEF_x__h14701;
  tUInt32 DEF_x__h14745;
  DEF_x__h14745 = INST_hwmain_mergeQ_3.METH_first();
  DEF_x__h14701 = INST_hwmain_mergeQ_2.METH_first();
  DEF_IF_hwmain_mergeQ_2_first__61_ULT_hwmain_mergeQ_ETC___d264 = DEF_x__h14701 < DEF_x__h14745 ? DEF_x__h14701 : DEF_x__h14745;
  INST_hwmain_mergeQ2_1.METH_enq(DEF_IF_hwmain_mergeQ_2_first__61_ULT_hwmain_mergeQ_ETC___d264);
  INST_hwmain_mergeQ_2.METH_deq();
  INST_hwmain_mergeQ_3.METH_deq();
}

void MOD_mkProjectTop_bsim::RL_hwmain_merge2_2()
{
  tUInt32 DEF_IF_hwmain_mergeQ_4_first__70_ULT_hwmain_mergeQ_ETC___d273;
  tUInt32 DEF_x__h14916;
  tUInt32 DEF_x__h14960;
  DEF_x__h14960 = INST_hwmain_mergeQ_5.METH_first();
  DEF_x__h14916 = INST_hwmain_mergeQ_4.METH_first();
  DEF_IF_hwmain_mergeQ_4_first__70_ULT_hwmain_mergeQ_ETC___d273 = DEF_x__h14916 < DEF_x__h14960 ? DEF_x__h14916 : DEF_x__h14960;
  INST_hwmain_mergeQ2_2.METH_enq(DEF_IF_hwmain_mergeQ_4_first__70_ULT_hwmain_mergeQ_ETC___d273);
  INST_hwmain_mergeQ_4.METH_deq();
  INST_hwmain_mergeQ_5.METH_deq();
}

void MOD_mkProjectTop_bsim::RL_hwmain_merge2_3()
{
  tUInt32 DEF_IF_hwmain_mergeQ_6_first__79_ULT_hwmain_mergeQ_ETC___d282;
  tUInt32 DEF_x__h15131;
  tUInt32 DEF_x__h15175;
  DEF_x__h15175 = INST_hwmain_mergeQ_7.METH_first();
  DEF_x__h15131 = INST_hwmain_mergeQ_6.METH_first();
  DEF_IF_hwmain_mergeQ_6_first__79_ULT_hwmain_mergeQ_ETC___d282 = DEF_x__h15131 < DEF_x__h15175 ? DEF_x__h15131 : DEF_x__h15175;
  INST_hwmain_mergeQ2_3.METH_enq(DEF_IF_hwmain_mergeQ_6_first__79_ULT_hwmain_mergeQ_ETC___d282);
  INST_hwmain_mergeQ_6.METH_deq();
  INST_hwmain_mergeQ_7.METH_deq();
}

void MOD_mkProjectTop_bsim::RL_hwmain_merge2_4()
{
  tUInt32 DEF_IF_hwmain_mergeQ_8_first__88_ULT_hwmain_mergeQ_ETC___d291;
  tUInt32 DEF_x__h15346;
  tUInt32 DEF_x__h15390;
  DEF_x__h15390 = INST_hwmain_mergeQ_9.METH_first();
  DEF_x__h15346 = INST_hwmain_mergeQ_8.METH_first();
  DEF_IF_hwmain_mergeQ_8_first__88_ULT_hwmain_mergeQ_ETC___d291 = DEF_x__h15346 < DEF_x__h15390 ? DEF_x__h15346 : DEF_x__h15390;
  INST_hwmain_mergeQ2_4.METH_enq(DEF_IF_hwmain_mergeQ_8_first__88_ULT_hwmain_mergeQ_ETC___d291);
  INST_hwmain_mergeQ_8.METH_deq();
  INST_hwmain_mergeQ_9.METH_deq();
}

void MOD_mkProjectTop_bsim::RL_hwmain_merge2_5()
{
  tUInt32 DEF_IF_hwmain_mergeQ_10_first__97_ULT_hwmain_merge_ETC___d300;
  tUInt32 DEF_x__h15561;
  tUInt32 DEF_x__h15605;
  DEF_x__h15605 = INST_hwmain_mergeQ_11.METH_first();
  DEF_x__h15561 = INST_hwmain_mergeQ_10.METH_first();
  DEF_IF_hwmain_mergeQ_10_first__97_ULT_hwmain_merge_ETC___d300 = DEF_x__h15561 < DEF_x__h15605 ? DEF_x__h15561 : DEF_x__h15605;
  INST_hwmain_mergeQ2_5.METH_enq(DEF_IF_hwmain_mergeQ_10_first__97_ULT_hwmain_merge_ETC___d300);
  INST_hwmain_mergeQ_10.METH_deq();
  INST_hwmain_mergeQ_11.METH_deq();
}

void MOD_mkProjectTop_bsim::RL_hwmain_merge2_6()
{
  tUInt32 DEF_IF_hwmain_mergeQ_12_first__06_ULT_hwmain_merge_ETC___d309;
  tUInt32 DEF_x__h15776;
  tUInt32 DEF_x__h15820;
  DEF_x__h15820 = INST_hwmain_mergeQ_13.METH_first();
  DEF_x__h15776 = INST_hwmain_mergeQ_12.METH_first();
  DEF_IF_hwmain_mergeQ_12_first__06_ULT_hwmain_merge_ETC___d309 = DEF_x__h15776 < DEF_x__h15820 ? DEF_x__h15776 : DEF_x__h15820;
  INST_hwmain_mergeQ2_6.METH_enq(DEF_IF_hwmain_mergeQ_12_first__06_ULT_hwmain_merge_ETC___d309);
  INST_hwmain_mergeQ_12.METH_deq();
  INST_hwmain_mergeQ_13.METH_deq();
}

void MOD_mkProjectTop_bsim::RL_hwmain_merge2_7()
{
  tUInt32 DEF_IF_hwmain_mergeQ_14_first__15_ULT_hwmain_merge_ETC___d318;
  tUInt32 DEF_x__h15991;
  tUInt32 DEF_x__h16035;
  DEF_x__h16035 = INST_hwmain_mergeQ_15.METH_first();
  DEF_x__h15991 = INST_hwmain_mergeQ_14.METH_first();
  DEF_IF_hwmain_mergeQ_14_first__15_ULT_hwmain_merge_ETC___d318 = DEF_x__h15991 < DEF_x__h16035 ? DEF_x__h15991 : DEF_x__h16035;
  INST_hwmain_mergeQ2_7.METH_enq(DEF_IF_hwmain_mergeQ_14_first__15_ULT_hwmain_merge_ETC___d318);
  INST_hwmain_mergeQ_14.METH_deq();
  INST_hwmain_mergeQ_15.METH_deq();
}

void MOD_mkProjectTop_bsim::RL_hwmain_merge3()
{
  tUInt32 DEF_IF_hwmain_mergeQ2_0_first__24_ULT_hwmain_merge_ETC___d327;
  tUInt32 DEF_x__h16342;
  tUInt32 DEF_x__h16386;
  DEF_x__h16386 = INST_hwmain_mergeQ2_1.METH_first();
  DEF_x__h16342 = INST_hwmain_mergeQ2_0.METH_first();
  DEF_IF_hwmain_mergeQ2_0_first__24_ULT_hwmain_merge_ETC___d327 = DEF_x__h16342 < DEF_x__h16386 ? DEF_x__h16342 : DEF_x__h16386;
  INST_hwmain_mergeQ3_0.METH_enq(DEF_IF_hwmain_mergeQ2_0_first__24_ULT_hwmain_merge_ETC___d327);
  INST_hwmain_mergeQ2_0.METH_deq();
  INST_hwmain_mergeQ2_1.METH_deq();
}

void MOD_mkProjectTop_bsim::RL_hwmain_merge3_1()
{
  tUInt32 DEF_IF_hwmain_mergeQ2_2_first__33_ULT_hwmain_merge_ETC___d336;
  tUInt32 DEF_x__h16557;
  tUInt32 DEF_x__h16601;
  DEF_x__h16601 = INST_hwmain_mergeQ2_3.METH_first();
  DEF_x__h16557 = INST_hwmain_mergeQ2_2.METH_first();
  DEF_IF_hwmain_mergeQ2_2_first__33_ULT_hwmain_merge_ETC___d336 = DEF_x__h16557 < DEF_x__h16601 ? DEF_x__h16557 : DEF_x__h16601;
  INST_hwmain_mergeQ3_1.METH_enq(DEF_IF_hwmain_mergeQ2_2_first__33_ULT_hwmain_merge_ETC___d336);
  INST_hwmain_mergeQ2_2.METH_deq();
  INST_hwmain_mergeQ2_3.METH_deq();
}

void MOD_mkProjectTop_bsim::RL_hwmain_merge3_2()
{
  tUInt32 DEF_IF_hwmain_mergeQ2_4_first__42_ULT_hwmain_merge_ETC___d345;
  tUInt32 DEF_x__h16772;
  tUInt32 DEF_x__h16816;
  DEF_x__h16816 = INST_hwmain_mergeQ2_5.METH_first();
  DEF_x__h16772 = INST_hwmain_mergeQ2_4.METH_first();
  DEF_IF_hwmain_mergeQ2_4_first__42_ULT_hwmain_merge_ETC___d345 = DEF_x__h16772 < DEF_x__h16816 ? DEF_x__h16772 : DEF_x__h16816;
  INST_hwmain_mergeQ3_2.METH_enq(DEF_IF_hwmain_mergeQ2_4_first__42_ULT_hwmain_merge_ETC___d345);
  INST_hwmain_mergeQ2_4.METH_deq();
  INST_hwmain_mergeQ2_5.METH_deq();
}

void MOD_mkProjectTop_bsim::RL_hwmain_merge3_3()
{
  tUInt32 DEF_IF_hwmain_mergeQ2_6_first__51_ULT_hwmain_merge_ETC___d354;
  tUInt32 DEF_x__h16987;
  tUInt32 DEF_x__h17031;
  DEF_x__h17031 = INST_hwmain_mergeQ2_7.METH_first();
  DEF_x__h16987 = INST_hwmain_mergeQ2_6.METH_first();
  DEF_IF_hwmain_mergeQ2_6_first__51_ULT_hwmain_merge_ETC___d354 = DEF_x__h16987 < DEF_x__h17031 ? DEF_x__h16987 : DEF_x__h17031;
  INST_hwmain_mergeQ3_3.METH_enq(DEF_IF_hwmain_mergeQ2_6_first__51_ULT_hwmain_merge_ETC___d354);
  INST_hwmain_mergeQ2_6.METH_deq();
  INST_hwmain_mergeQ2_7.METH_deq();
}

void MOD_mkProjectTop_bsim::RL_hwmain_merge4()
{
  tUInt32 DEF_IF_hwmain_mergeQ3_0_first__60_ULT_hwmain_merge_ETC___d363;
  tUInt32 DEF_x__h17284;
  tUInt32 DEF_x__h17328;
  DEF_x__h17328 = INST_hwmain_mergeQ3_1.METH_first();
  DEF_x__h17284 = INST_hwmain_mergeQ3_0.METH_first();
  DEF_IF_hwmain_mergeQ3_0_first__60_ULT_hwmain_merge_ETC___d363 = DEF_x__h17284 < DEF_x__h17328 ? DEF_x__h17284 : DEF_x__h17328;
  INST_hwmain_mergeQ4_0.METH_enq(DEF_IF_hwmain_mergeQ3_0_first__60_ULT_hwmain_merge_ETC___d363);
  INST_hwmain_mergeQ3_0.METH_deq();
  INST_hwmain_mergeQ3_1.METH_deq();
}

void MOD_mkProjectTop_bsim::RL_hwmain_merge4_1()
{
  tUInt32 DEF_IF_hwmain_mergeQ3_2_first__69_ULT_hwmain_merge_ETC___d372;
  tUInt32 DEF_x__h17499;
  tUInt32 DEF_x__h17543;
  DEF_x__h17543 = INST_hwmain_mergeQ3_3.METH_first();
  DEF_x__h17499 = INST_hwmain_mergeQ3_2.METH_first();
  DEF_IF_hwmain_mergeQ3_2_first__69_ULT_hwmain_merge_ETC___d372 = DEF_x__h17499 < DEF_x__h17543 ? DEF_x__h17499 : DEF_x__h17543;
  INST_hwmain_mergeQ4_1.METH_enq(DEF_IF_hwmain_mergeQ3_2_first__69_ULT_hwmain_merge_ETC___d372);
  INST_hwmain_mergeQ3_2.METH_deq();
  INST_hwmain_mergeQ3_3.METH_deq();
}

void MOD_mkProjectTop_bsim::RL_hwmain_merge5()
{
  tUInt32 DEF_IF_hwmain_mergeQ4_0_first__78_ULT_hwmain_merge_ETC___d381;
  tUInt32 DEF_x__h17714;
  tUInt32 DEF_x__h17749;
  DEF_x__h17749 = INST_hwmain_mergeQ4_1.METH_first();
  DEF_x__h17714 = INST_hwmain_mergeQ4_0.METH_first();
  DEF_IF_hwmain_mergeQ4_0_first__78_ULT_hwmain_merge_ETC___d381 = DEF_x__h17714 < DEF_x__h17749 ? DEF_x__h17714 : DEF_x__h17749;
  INST_hwmain_mergeQ5.METH_enq(DEF_IF_hwmain_mergeQ4_0_first__78_ULT_hwmain_merge_ETC___d381);
  INST_hwmain_mergeQ4_0.METH_deq();
  INST_hwmain_mergeQ4_1.METH_deq();
}

void MOD_mkProjectTop_bsim::RL_hwmain_merge6()
{
  tUInt8 DEF_hwmain_tmp_min_86_ULT_hwmain_min_0_87_AND_NOT__ETC___d390;
  tUInt32 DEF_x__h17833;
  tUInt32 DEF_x__h17905;
  DEF_x__h17968 = INST_hwmain_outQ_count.METH_read();
  DEF_x__h17905 = INST_hwmain_tmp_min.METH_read();
  DEF_x__h17940 = INST_hwmain_min.METH_read();
  DEF_x__h17833 = INST_hwmain_mergeQ5.METH_first();
  DEF_hwmain_tmp_min_86_ULT_hwmain_min_0_87_AND_NOT__ETC___d390 = DEF_x__h17905 < DEF_x__h17940 && !(DEF_x__h17905 == 0u);
  wop_add(DEF_x__h17968, UWide_literal_256_h1, DEF_x__h17960);
  INST_hwmain_tmp_min.METH_write(DEF_x__h17833);
  INST_hwmain_mergeQ5.METH_deq();
  if (DEF_hwmain_tmp_min_86_ULT_hwmain_min_0_87_AND_NOT__ETC___d390)
    INST_hwmain_min.METH_write(DEF_x__h17905);
  INST_hwmain_outQ.METH_enq(DEF_x__h17940);
  INST_hwmain_outQ_count.METH_write(DEF_x__h17960);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s,256p,32", &__str_literal_6, &DEF_x__h17968, DEF_x__h17940);
  INST_hwmain_merge6Executed.METH_write((tUInt8)1u);
}


/* Methods */


/* Reset routines */

void MOD_mkProjectTop_bsim::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_pcieCtrl_ioWriteQ.reset_RST(ARG_rst_in);
  INST_pcieCtrl_ioReadReqReturnQ.reset_RST(ARG_rst_in);
  INST_pcieCtrl_ioReadReqQ.reset_RST(ARG_rst_in);
  INST_pcieCtrl_ioReadReqDataQ.reset_RST(ARG_rst_in);
  INST_pcieCtrl_dmaWriteWordOff.reset_RST(ARG_rst_in);
  INST_pcieCtrl_dmaWriteWordCount.reset_RST(ARG_rst_in);
  INST_pcieCtrl_dmaWriteWordAddr.reset_RST(ARG_rst_in);
  INST_pcieCtrl_dmaReadWordQ.reset_RST(ARG_rst_in);
  INST_pcieCtrl_dmaReadWordCount.reset_RST(ARG_rst_in);
  INST_pcieCtrl_dmaReadBufferOff.reset_RST(ARG_rst_in);
  INST_pcieCtrl_dmaReadBuffer.reset_RST(ARG_rst_in);
  INST_hwmain_v_assigned.reset_RST(ARG_rst_in);
  INST_hwmain_v.reset_RST(ARG_rst_in);
  INST_hwmain_tmp_min.reset_RST(ARG_rst_in);
  INST_hwmain_start_cycle.reset_RST(ARG_rst_in);
  INST_hwmain_outQ_count.reset_RST(ARG_rst_in);
  INST_hwmain_outQ.reset_RST(ARG_rst_in);
  INST_hwmain_nextQ.reset_RST(ARG_rst_in);
  INST_hwmain_min.reset_RST(ARG_rst_in);
  INST_hwmain_mergeQ_9.reset_RST(ARG_rst_in);
  INST_hwmain_mergeQ_8.reset_RST(ARG_rst_in);
  INST_hwmain_mergeQ_7.reset_RST(ARG_rst_in);
  INST_hwmain_mergeQ_6.reset_RST(ARG_rst_in);
  INST_hwmain_mergeQ_5.reset_RST(ARG_rst_in);
  INST_hwmain_mergeQ_4.reset_RST(ARG_rst_in);
  INST_hwmain_mergeQ_3.reset_RST(ARG_rst_in);
  INST_hwmain_mergeQ_2.reset_RST(ARG_rst_in);
  INST_hwmain_mergeQ_15.reset_RST(ARG_rst_in);
  INST_hwmain_mergeQ_14.reset_RST(ARG_rst_in);
  INST_hwmain_mergeQ_13.reset_RST(ARG_rst_in);
  INST_hwmain_mergeQ_12.reset_RST(ARG_rst_in);
  INST_hwmain_mergeQ_11.reset_RST(ARG_rst_in);
  INST_hwmain_mergeQ_10.reset_RST(ARG_rst_in);
  INST_hwmain_mergeQ_1.reset_RST(ARG_rst_in);
  INST_hwmain_mergeQ_0.reset_RST(ARG_rst_in);
  INST_hwmain_mergeQ5.reset_RST(ARG_rst_in);
  INST_hwmain_mergeQ4_1.reset_RST(ARG_rst_in);
  INST_hwmain_mergeQ4_0.reset_RST(ARG_rst_in);
  INST_hwmain_mergeQ3_3.reset_RST(ARG_rst_in);
  INST_hwmain_mergeQ3_2.reset_RST(ARG_rst_in);
  INST_hwmain_mergeQ3_1.reset_RST(ARG_rst_in);
  INST_hwmain_mergeQ3_0.reset_RST(ARG_rst_in);
  INST_hwmain_mergeQ2_7.reset_RST(ARG_rst_in);
  INST_hwmain_mergeQ2_6.reset_RST(ARG_rst_in);
  INST_hwmain_mergeQ2_5.reset_RST(ARG_rst_in);
  INST_hwmain_mergeQ2_4.reset_RST(ARG_rst_in);
  INST_hwmain_mergeQ2_3.reset_RST(ARG_rst_in);
  INST_hwmain_mergeQ2_2.reset_RST(ARG_rst_in);
  INST_hwmain_mergeQ2_1.reset_RST(ARG_rst_in);
  INST_hwmain_mergeQ2_0.reset_RST(ARG_rst_in);
  INST_hwmain_merge6Executed.reset_RST(ARG_rst_in);
  INST_hwmain_kmer.reset_RST(ARG_rst_in);
  INST_hwmain_inQ4_9.reset_RST(ARG_rst_in);
  INST_hwmain_inQ4_8.reset_RST(ARG_rst_in);
  INST_hwmain_inQ4_7.reset_RST(ARG_rst_in);
  INST_hwmain_inQ4_6.reset_RST(ARG_rst_in);
  INST_hwmain_inQ4_5.reset_RST(ARG_rst_in);
  INST_hwmain_inQ4_4.reset_RST(ARG_rst_in);
  INST_hwmain_inQ4_3.reset_RST(ARG_rst_in);
  INST_hwmain_inQ4_2.reset_RST(ARG_rst_in);
  INST_hwmain_inQ4_15.reset_RST(ARG_rst_in);
  INST_hwmain_inQ4_14.reset_RST(ARG_rst_in);
  INST_hwmain_inQ4_13.reset_RST(ARG_rst_in);
  INST_hwmain_inQ4_12.reset_RST(ARG_rst_in);
  INST_hwmain_inQ4_11.reset_RST(ARG_rst_in);
  INST_hwmain_inQ4_10.reset_RST(ARG_rst_in);
  INST_hwmain_inQ4_1.reset_RST(ARG_rst_in);
  INST_hwmain_inQ4_0.reset_RST(ARG_rst_in);
  INST_hwmain_inQ3_7.reset_RST(ARG_rst_in);
  INST_hwmain_inQ3_6.reset_RST(ARG_rst_in);
  INST_hwmain_inQ3_5.reset_RST(ARG_rst_in);
  INST_hwmain_inQ3_4.reset_RST(ARG_rst_in);
  INST_hwmain_inQ3_3.reset_RST(ARG_rst_in);
  INST_hwmain_inQ3_2.reset_RST(ARG_rst_in);
  INST_hwmain_inQ3_1.reset_RST(ARG_rst_in);
  INST_hwmain_inQ3_0.reset_RST(ARG_rst_in);
  INST_hwmain_inQ2_3.reset_RST(ARG_rst_in);
  INST_hwmain_inQ2_2.reset_RST(ARG_rst_in);
  INST_hwmain_inQ2_1.reset_RST(ARG_rst_in);
  INST_hwmain_inQ2_0.reset_RST(ARG_rst_in);
  INST_hwmain_inQ1_1.reset_RST(ARG_rst_in);
  INST_hwmain_inQ1_0.reset_RST(ARG_rst_in);
  INST_hwmain_inQ.reset_RST(ARG_rst_in);
  INST_hwmain_cyc.reset_RST(ARG_rst_in);
  INST_hwmain_count.reset_RST(ARG_rst_in);
  INST_hwmain_cnt.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkProjectTop_bsim::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkProjectTop_bsim::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_hwmain_cnt.dump_state(indent + 2u);
  INST_hwmain_count.dump_state(indent + 2u);
  INST_hwmain_cyc.dump_state(indent + 2u);
  INST_hwmain_inQ.dump_state(indent + 2u);
  INST_hwmain_inQ1_0.dump_state(indent + 2u);
  INST_hwmain_inQ1_1.dump_state(indent + 2u);
  INST_hwmain_inQ2_0.dump_state(indent + 2u);
  INST_hwmain_inQ2_1.dump_state(indent + 2u);
  INST_hwmain_inQ2_2.dump_state(indent + 2u);
  INST_hwmain_inQ2_3.dump_state(indent + 2u);
  INST_hwmain_inQ3_0.dump_state(indent + 2u);
  INST_hwmain_inQ3_1.dump_state(indent + 2u);
  INST_hwmain_inQ3_2.dump_state(indent + 2u);
  INST_hwmain_inQ3_3.dump_state(indent + 2u);
  INST_hwmain_inQ3_4.dump_state(indent + 2u);
  INST_hwmain_inQ3_5.dump_state(indent + 2u);
  INST_hwmain_inQ3_6.dump_state(indent + 2u);
  INST_hwmain_inQ3_7.dump_state(indent + 2u);
  INST_hwmain_inQ4_0.dump_state(indent + 2u);
  INST_hwmain_inQ4_1.dump_state(indent + 2u);
  INST_hwmain_inQ4_10.dump_state(indent + 2u);
  INST_hwmain_inQ4_11.dump_state(indent + 2u);
  INST_hwmain_inQ4_12.dump_state(indent + 2u);
  INST_hwmain_inQ4_13.dump_state(indent + 2u);
  INST_hwmain_inQ4_14.dump_state(indent + 2u);
  INST_hwmain_inQ4_15.dump_state(indent + 2u);
  INST_hwmain_inQ4_2.dump_state(indent + 2u);
  INST_hwmain_inQ4_3.dump_state(indent + 2u);
  INST_hwmain_inQ4_4.dump_state(indent + 2u);
  INST_hwmain_inQ4_5.dump_state(indent + 2u);
  INST_hwmain_inQ4_6.dump_state(indent + 2u);
  INST_hwmain_inQ4_7.dump_state(indent + 2u);
  INST_hwmain_inQ4_8.dump_state(indent + 2u);
  INST_hwmain_inQ4_9.dump_state(indent + 2u);
  INST_hwmain_kmer.dump_state(indent + 2u);
  INST_hwmain_merge6Executed.dump_state(indent + 2u);
  INST_hwmain_mergeQ2_0.dump_state(indent + 2u);
  INST_hwmain_mergeQ2_1.dump_state(indent + 2u);
  INST_hwmain_mergeQ2_2.dump_state(indent + 2u);
  INST_hwmain_mergeQ2_3.dump_state(indent + 2u);
  INST_hwmain_mergeQ2_4.dump_state(indent + 2u);
  INST_hwmain_mergeQ2_5.dump_state(indent + 2u);
  INST_hwmain_mergeQ2_6.dump_state(indent + 2u);
  INST_hwmain_mergeQ2_7.dump_state(indent + 2u);
  INST_hwmain_mergeQ3_0.dump_state(indent + 2u);
  INST_hwmain_mergeQ3_1.dump_state(indent + 2u);
  INST_hwmain_mergeQ3_2.dump_state(indent + 2u);
  INST_hwmain_mergeQ3_3.dump_state(indent + 2u);
  INST_hwmain_mergeQ4_0.dump_state(indent + 2u);
  INST_hwmain_mergeQ4_1.dump_state(indent + 2u);
  INST_hwmain_mergeQ5.dump_state(indent + 2u);
  INST_hwmain_mergeQ_0.dump_state(indent + 2u);
  INST_hwmain_mergeQ_1.dump_state(indent + 2u);
  INST_hwmain_mergeQ_10.dump_state(indent + 2u);
  INST_hwmain_mergeQ_11.dump_state(indent + 2u);
  INST_hwmain_mergeQ_12.dump_state(indent + 2u);
  INST_hwmain_mergeQ_13.dump_state(indent + 2u);
  INST_hwmain_mergeQ_14.dump_state(indent + 2u);
  INST_hwmain_mergeQ_15.dump_state(indent + 2u);
  INST_hwmain_mergeQ_2.dump_state(indent + 2u);
  INST_hwmain_mergeQ_3.dump_state(indent + 2u);
  INST_hwmain_mergeQ_4.dump_state(indent + 2u);
  INST_hwmain_mergeQ_5.dump_state(indent + 2u);
  INST_hwmain_mergeQ_6.dump_state(indent + 2u);
  INST_hwmain_mergeQ_7.dump_state(indent + 2u);
  INST_hwmain_mergeQ_8.dump_state(indent + 2u);
  INST_hwmain_mergeQ_9.dump_state(indent + 2u);
  INST_hwmain_min.dump_state(indent + 2u);
  INST_hwmain_nextQ.dump_state(indent + 2u);
  INST_hwmain_outQ.dump_state(indent + 2u);
  INST_hwmain_outQ_count.dump_state(indent + 2u);
  INST_hwmain_start_cycle.dump_state(indent + 2u);
  INST_hwmain_tmp_min.dump_state(indent + 2u);
  INST_hwmain_v.dump_state(indent + 2u);
  INST_hwmain_v_assigned.dump_state(indent + 2u);
  INST_pcieCtrl_dmaReadBuffer.dump_state(indent + 2u);
  INST_pcieCtrl_dmaReadBufferOff.dump_state(indent + 2u);
  INST_pcieCtrl_dmaReadWordCount.dump_state(indent + 2u);
  INST_pcieCtrl_dmaReadWordQ.dump_state(indent + 2u);
  INST_pcieCtrl_dmaWriteWordAddr.dump_state(indent + 2u);
  INST_pcieCtrl_dmaWriteWordCount.dump_state(indent + 2u);
  INST_pcieCtrl_dmaWriteWordOff.dump_state(indent + 2u);
  INST_pcieCtrl_ioReadReqDataQ.dump_state(indent + 2u);
  INST_pcieCtrl_ioReadReqQ.dump_state(indent + 2u);
  INST_pcieCtrl_ioReadReqReturnQ.dump_state(indent + 2u);
  INST_pcieCtrl_ioWriteQ.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkProjectTop_bsim::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 107u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "TASK_bdpiDmaReadReady___d9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "TASK_bdpiIOData___d23", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "TASK_bdpiIOReadRespReady___d46", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h183", 10u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h356", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hwmain_cyc_2_MINUS_hwmain_start_cycle_6___d59", 256u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "pcieCtrl_dmaReadBufferOff_ULT_3___d2", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "pcieCtrl_dmaReadBuffer_BITS_127_TO_32___h530", 96u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "pcieCtrl_dmaReadBuffer___d14", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h396", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h17940", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h17960", 256u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h17968", 256u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h449", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h8991", 256u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h9094", 256u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h9212", 256u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h9220", 256u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h9266", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "y__h9095", 256u);
  num = INST_hwmain_cnt.dump_VCD_defs(num);
  num = INST_hwmain_count.dump_VCD_defs(num);
  num = INST_hwmain_cyc.dump_VCD_defs(num);
  num = INST_hwmain_inQ.dump_VCD_defs(num);
  num = INST_hwmain_inQ1_0.dump_VCD_defs(num);
  num = INST_hwmain_inQ1_1.dump_VCD_defs(num);
  num = INST_hwmain_inQ2_0.dump_VCD_defs(num);
  num = INST_hwmain_inQ2_1.dump_VCD_defs(num);
  num = INST_hwmain_inQ2_2.dump_VCD_defs(num);
  num = INST_hwmain_inQ2_3.dump_VCD_defs(num);
  num = INST_hwmain_inQ3_0.dump_VCD_defs(num);
  num = INST_hwmain_inQ3_1.dump_VCD_defs(num);
  num = INST_hwmain_inQ3_2.dump_VCD_defs(num);
  num = INST_hwmain_inQ3_3.dump_VCD_defs(num);
  num = INST_hwmain_inQ3_4.dump_VCD_defs(num);
  num = INST_hwmain_inQ3_5.dump_VCD_defs(num);
  num = INST_hwmain_inQ3_6.dump_VCD_defs(num);
  num = INST_hwmain_inQ3_7.dump_VCD_defs(num);
  num = INST_hwmain_inQ4_0.dump_VCD_defs(num);
  num = INST_hwmain_inQ4_1.dump_VCD_defs(num);
  num = INST_hwmain_inQ4_10.dump_VCD_defs(num);
  num = INST_hwmain_inQ4_11.dump_VCD_defs(num);
  num = INST_hwmain_inQ4_12.dump_VCD_defs(num);
  num = INST_hwmain_inQ4_13.dump_VCD_defs(num);
  num = INST_hwmain_inQ4_14.dump_VCD_defs(num);
  num = INST_hwmain_inQ4_15.dump_VCD_defs(num);
  num = INST_hwmain_inQ4_2.dump_VCD_defs(num);
  num = INST_hwmain_inQ4_3.dump_VCD_defs(num);
  num = INST_hwmain_inQ4_4.dump_VCD_defs(num);
  num = INST_hwmain_inQ4_5.dump_VCD_defs(num);
  num = INST_hwmain_inQ4_6.dump_VCD_defs(num);
  num = INST_hwmain_inQ4_7.dump_VCD_defs(num);
  num = INST_hwmain_inQ4_8.dump_VCD_defs(num);
  num = INST_hwmain_inQ4_9.dump_VCD_defs(num);
  num = INST_hwmain_kmer.dump_VCD_defs(num);
  num = INST_hwmain_merge6Executed.dump_VCD_defs(num);
  num = INST_hwmain_mergeQ2_0.dump_VCD_defs(num);
  num = INST_hwmain_mergeQ2_1.dump_VCD_defs(num);
  num = INST_hwmain_mergeQ2_2.dump_VCD_defs(num);
  num = INST_hwmain_mergeQ2_3.dump_VCD_defs(num);
  num = INST_hwmain_mergeQ2_4.dump_VCD_defs(num);
  num = INST_hwmain_mergeQ2_5.dump_VCD_defs(num);
  num = INST_hwmain_mergeQ2_6.dump_VCD_defs(num);
  num = INST_hwmain_mergeQ2_7.dump_VCD_defs(num);
  num = INST_hwmain_mergeQ3_0.dump_VCD_defs(num);
  num = INST_hwmain_mergeQ3_1.dump_VCD_defs(num);
  num = INST_hwmain_mergeQ3_2.dump_VCD_defs(num);
  num = INST_hwmain_mergeQ3_3.dump_VCD_defs(num);
  num = INST_hwmain_mergeQ4_0.dump_VCD_defs(num);
  num = INST_hwmain_mergeQ4_1.dump_VCD_defs(num);
  num = INST_hwmain_mergeQ5.dump_VCD_defs(num);
  num = INST_hwmain_mergeQ_0.dump_VCD_defs(num);
  num = INST_hwmain_mergeQ_1.dump_VCD_defs(num);
  num = INST_hwmain_mergeQ_10.dump_VCD_defs(num);
  num = INST_hwmain_mergeQ_11.dump_VCD_defs(num);
  num = INST_hwmain_mergeQ_12.dump_VCD_defs(num);
  num = INST_hwmain_mergeQ_13.dump_VCD_defs(num);
  num = INST_hwmain_mergeQ_14.dump_VCD_defs(num);
  num = INST_hwmain_mergeQ_15.dump_VCD_defs(num);
  num = INST_hwmain_mergeQ_2.dump_VCD_defs(num);
  num = INST_hwmain_mergeQ_3.dump_VCD_defs(num);
  num = INST_hwmain_mergeQ_4.dump_VCD_defs(num);
  num = INST_hwmain_mergeQ_5.dump_VCD_defs(num);
  num = INST_hwmain_mergeQ_6.dump_VCD_defs(num);
  num = INST_hwmain_mergeQ_7.dump_VCD_defs(num);
  num = INST_hwmain_mergeQ_8.dump_VCD_defs(num);
  num = INST_hwmain_mergeQ_9.dump_VCD_defs(num);
  num = INST_hwmain_min.dump_VCD_defs(num);
  num = INST_hwmain_nextQ.dump_VCD_defs(num);
  num = INST_hwmain_outQ.dump_VCD_defs(num);
  num = INST_hwmain_outQ_count.dump_VCD_defs(num);
  num = INST_hwmain_start_cycle.dump_VCD_defs(num);
  num = INST_hwmain_tmp_min.dump_VCD_defs(num);
  num = INST_hwmain_v.dump_VCD_defs(num);
  num = INST_hwmain_v_assigned.dump_VCD_defs(num);
  num = INST_pcieCtrl_dmaReadBuffer.dump_VCD_defs(num);
  num = INST_pcieCtrl_dmaReadBufferOff.dump_VCD_defs(num);
  num = INST_pcieCtrl_dmaReadWordCount.dump_VCD_defs(num);
  num = INST_pcieCtrl_dmaReadWordQ.dump_VCD_defs(num);
  num = INST_pcieCtrl_dmaWriteWordAddr.dump_VCD_defs(num);
  num = INST_pcieCtrl_dmaWriteWordCount.dump_VCD_defs(num);
  num = INST_pcieCtrl_dmaWriteWordOff.dump_VCD_defs(num);
  num = INST_pcieCtrl_ioReadReqDataQ.dump_VCD_defs(num);
  num = INST_pcieCtrl_ioReadReqQ.dump_VCD_defs(num);
  num = INST_pcieCtrl_ioReadReqReturnQ.dump_VCD_defs(num);
  num = INST_pcieCtrl_ioWriteQ.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkProjectTop_bsim::dump_VCD(tVCDDumpType dt,
				     unsigned int levels,
				     MOD_mkProjectTop_bsim &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkProjectTop_bsim::vcd_defs(tVCDDumpType dt, MOD_mkProjectTop_bsim &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 10u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 256u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 96u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 256u);
    vcd_write_x(sim_hdl, num++, 256u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 256u);
    vcd_write_x(sim_hdl, num++, 256u);
    vcd_write_x(sim_hdl, num++, 256u);
    vcd_write_x(sim_hdl, num++, 256u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 256u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_TASK_bdpiDmaReadReady___d9) != DEF_TASK_bdpiDmaReadReady___d9)
      {
	vcd_write_val(sim_hdl, num, DEF_TASK_bdpiDmaReadReady___d9, 1u);
	backing.DEF_TASK_bdpiDmaReadReady___d9 = DEF_TASK_bdpiDmaReadReady___d9;
      }
      ++num;
      if ((backing.DEF_TASK_bdpiIOData___d23) != DEF_TASK_bdpiIOData___d23)
      {
	vcd_write_val(sim_hdl, num, DEF_TASK_bdpiIOData___d23, 64u);
	backing.DEF_TASK_bdpiIOData___d23 = DEF_TASK_bdpiIOData___d23;
      }
      ++num;
      if ((backing.DEF_TASK_bdpiIOReadRespReady___d46) != DEF_TASK_bdpiIOReadRespReady___d46)
      {
	vcd_write_val(sim_hdl, num, DEF_TASK_bdpiIOReadRespReady___d46, 1u);
	backing.DEF_TASK_bdpiIOReadRespReady___d46 = DEF_TASK_bdpiIOReadRespReady___d46;
      }
      ++num;
      if ((backing.DEF__read__h183) != DEF__read__h183)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h183, 10u);
	backing.DEF__read__h183 = DEF__read__h183;
      }
      ++num;
      if ((backing.DEF__read__h356) != DEF__read__h356)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h356, 8u);
	backing.DEF__read__h356 = DEF__read__h356;
      }
      ++num;
      if ((backing.DEF_hwmain_cyc_2_MINUS_hwmain_start_cycle_6___d59) != DEF_hwmain_cyc_2_MINUS_hwmain_start_cycle_6___d59)
      {
	vcd_write_val(sim_hdl, num, DEF_hwmain_cyc_2_MINUS_hwmain_start_cycle_6___d59, 256u);
	backing.DEF_hwmain_cyc_2_MINUS_hwmain_start_cycle_6___d59 = DEF_hwmain_cyc_2_MINUS_hwmain_start_cycle_6___d59;
      }
      ++num;
      if ((backing.DEF_pcieCtrl_dmaReadBufferOff_ULT_3___d2) != DEF_pcieCtrl_dmaReadBufferOff_ULT_3___d2)
      {
	vcd_write_val(sim_hdl, num, DEF_pcieCtrl_dmaReadBufferOff_ULT_3___d2, 1u);
	backing.DEF_pcieCtrl_dmaReadBufferOff_ULT_3___d2 = DEF_pcieCtrl_dmaReadBufferOff_ULT_3___d2;
      }
      ++num;
      if ((backing.DEF_pcieCtrl_dmaReadBuffer_BITS_127_TO_32___h530) != DEF_pcieCtrl_dmaReadBuffer_BITS_127_TO_32___h530)
      {
	vcd_write_val(sim_hdl, num, DEF_pcieCtrl_dmaReadBuffer_BITS_127_TO_32___h530, 96u);
	backing.DEF_pcieCtrl_dmaReadBuffer_BITS_127_TO_32___h530 = DEF_pcieCtrl_dmaReadBuffer_BITS_127_TO_32___h530;
      }
      ++num;
      if ((backing.DEF_pcieCtrl_dmaReadBuffer___d14) != DEF_pcieCtrl_dmaReadBuffer___d14)
      {
	vcd_write_val(sim_hdl, num, DEF_pcieCtrl_dmaReadBuffer___d14, 128u);
	backing.DEF_pcieCtrl_dmaReadBuffer___d14 = DEF_pcieCtrl_dmaReadBuffer___d14;
      }
      ++num;
      if ((backing.DEF_v__h396) != DEF_v__h396)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h396, 32u);
	backing.DEF_v__h396 = DEF_v__h396;
      }
      ++num;
      if ((backing.DEF_x__h17940) != DEF_x__h17940)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h17940, 32u);
	backing.DEF_x__h17940 = DEF_x__h17940;
      }
      ++num;
      if ((backing.DEF_x__h17960) != DEF_x__h17960)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h17960, 256u);
	backing.DEF_x__h17960 = DEF_x__h17960;
      }
      ++num;
      if ((backing.DEF_x__h17968) != DEF_x__h17968)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h17968, 256u);
	backing.DEF_x__h17968 = DEF_x__h17968;
      }
      ++num;
      if ((backing.DEF_x__h449) != DEF_x__h449)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h449, 128u);
	backing.DEF_x__h449 = DEF_x__h449;
      }
      ++num;
      if ((backing.DEF_x__h8991) != DEF_x__h8991)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h8991, 256u);
	backing.DEF_x__h8991 = DEF_x__h8991;
      }
      ++num;
      if ((backing.DEF_x__h9094) != DEF_x__h9094)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h9094, 256u);
	backing.DEF_x__h9094 = DEF_x__h9094;
      }
      ++num;
      if ((backing.DEF_x__h9212) != DEF_x__h9212)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h9212, 256u);
	backing.DEF_x__h9212 = DEF_x__h9212;
      }
      ++num;
      if ((backing.DEF_x__h9220) != DEF_x__h9220)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h9220, 256u);
	backing.DEF_x__h9220 = DEF_x__h9220;
      }
      ++num;
      if ((backing.DEF_x__h9266) != DEF_x__h9266)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h9266, 2u);
	backing.DEF_x__h9266 = DEF_x__h9266;
      }
      ++num;
      if ((backing.DEF_y__h9095) != DEF_y__h9095)
      {
	vcd_write_val(sim_hdl, num, DEF_y__h9095, 256u);
	backing.DEF_y__h9095 = DEF_y__h9095;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_TASK_bdpiDmaReadReady___d9, 1u);
      backing.DEF_TASK_bdpiDmaReadReady___d9 = DEF_TASK_bdpiDmaReadReady___d9;
      vcd_write_val(sim_hdl, num++, DEF_TASK_bdpiIOData___d23, 64u);
      backing.DEF_TASK_bdpiIOData___d23 = DEF_TASK_bdpiIOData___d23;
      vcd_write_val(sim_hdl, num++, DEF_TASK_bdpiIOReadRespReady___d46, 1u);
      backing.DEF_TASK_bdpiIOReadRespReady___d46 = DEF_TASK_bdpiIOReadRespReady___d46;
      vcd_write_val(sim_hdl, num++, DEF__read__h183, 10u);
      backing.DEF__read__h183 = DEF__read__h183;
      vcd_write_val(sim_hdl, num++, DEF__read__h356, 8u);
      backing.DEF__read__h356 = DEF__read__h356;
      vcd_write_val(sim_hdl, num++, DEF_hwmain_cyc_2_MINUS_hwmain_start_cycle_6___d59, 256u);
      backing.DEF_hwmain_cyc_2_MINUS_hwmain_start_cycle_6___d59 = DEF_hwmain_cyc_2_MINUS_hwmain_start_cycle_6___d59;
      vcd_write_val(sim_hdl, num++, DEF_pcieCtrl_dmaReadBufferOff_ULT_3___d2, 1u);
      backing.DEF_pcieCtrl_dmaReadBufferOff_ULT_3___d2 = DEF_pcieCtrl_dmaReadBufferOff_ULT_3___d2;
      vcd_write_val(sim_hdl, num++, DEF_pcieCtrl_dmaReadBuffer_BITS_127_TO_32___h530, 96u);
      backing.DEF_pcieCtrl_dmaReadBuffer_BITS_127_TO_32___h530 = DEF_pcieCtrl_dmaReadBuffer_BITS_127_TO_32___h530;
      vcd_write_val(sim_hdl, num++, DEF_pcieCtrl_dmaReadBuffer___d14, 128u);
      backing.DEF_pcieCtrl_dmaReadBuffer___d14 = DEF_pcieCtrl_dmaReadBuffer___d14;
      vcd_write_val(sim_hdl, num++, DEF_v__h396, 32u);
      backing.DEF_v__h396 = DEF_v__h396;
      vcd_write_val(sim_hdl, num++, DEF_x__h17940, 32u);
      backing.DEF_x__h17940 = DEF_x__h17940;
      vcd_write_val(sim_hdl, num++, DEF_x__h17960, 256u);
      backing.DEF_x__h17960 = DEF_x__h17960;
      vcd_write_val(sim_hdl, num++, DEF_x__h17968, 256u);
      backing.DEF_x__h17968 = DEF_x__h17968;
      vcd_write_val(sim_hdl, num++, DEF_x__h449, 128u);
      backing.DEF_x__h449 = DEF_x__h449;
      vcd_write_val(sim_hdl, num++, DEF_x__h8991, 256u);
      backing.DEF_x__h8991 = DEF_x__h8991;
      vcd_write_val(sim_hdl, num++, DEF_x__h9094, 256u);
      backing.DEF_x__h9094 = DEF_x__h9094;
      vcd_write_val(sim_hdl, num++, DEF_x__h9212, 256u);
      backing.DEF_x__h9212 = DEF_x__h9212;
      vcd_write_val(sim_hdl, num++, DEF_x__h9220, 256u);
      backing.DEF_x__h9220 = DEF_x__h9220;
      vcd_write_val(sim_hdl, num++, DEF_x__h9266, 2u);
      backing.DEF_x__h9266 = DEF_x__h9266;
      vcd_write_val(sim_hdl, num++, DEF_y__h9095, 256u);
      backing.DEF_y__h9095 = DEF_y__h9095;
    }
}

void MOD_mkProjectTop_bsim::vcd_prims(tVCDDumpType dt, MOD_mkProjectTop_bsim &backing)
{
  INST_hwmain_cnt.dump_VCD(dt, backing.INST_hwmain_cnt);
  INST_hwmain_count.dump_VCD(dt, backing.INST_hwmain_count);
  INST_hwmain_cyc.dump_VCD(dt, backing.INST_hwmain_cyc);
  INST_hwmain_inQ.dump_VCD(dt, backing.INST_hwmain_inQ);
  INST_hwmain_inQ1_0.dump_VCD(dt, backing.INST_hwmain_inQ1_0);
  INST_hwmain_inQ1_1.dump_VCD(dt, backing.INST_hwmain_inQ1_1);
  INST_hwmain_inQ2_0.dump_VCD(dt, backing.INST_hwmain_inQ2_0);
  INST_hwmain_inQ2_1.dump_VCD(dt, backing.INST_hwmain_inQ2_1);
  INST_hwmain_inQ2_2.dump_VCD(dt, backing.INST_hwmain_inQ2_2);
  INST_hwmain_inQ2_3.dump_VCD(dt, backing.INST_hwmain_inQ2_3);
  INST_hwmain_inQ3_0.dump_VCD(dt, backing.INST_hwmain_inQ3_0);
  INST_hwmain_inQ3_1.dump_VCD(dt, backing.INST_hwmain_inQ3_1);
  INST_hwmain_inQ3_2.dump_VCD(dt, backing.INST_hwmain_inQ3_2);
  INST_hwmain_inQ3_3.dump_VCD(dt, backing.INST_hwmain_inQ3_3);
  INST_hwmain_inQ3_4.dump_VCD(dt, backing.INST_hwmain_inQ3_4);
  INST_hwmain_inQ3_5.dump_VCD(dt, backing.INST_hwmain_inQ3_5);
  INST_hwmain_inQ3_6.dump_VCD(dt, backing.INST_hwmain_inQ3_6);
  INST_hwmain_inQ3_7.dump_VCD(dt, backing.INST_hwmain_inQ3_7);
  INST_hwmain_inQ4_0.dump_VCD(dt, backing.INST_hwmain_inQ4_0);
  INST_hwmain_inQ4_1.dump_VCD(dt, backing.INST_hwmain_inQ4_1);
  INST_hwmain_inQ4_10.dump_VCD(dt, backing.INST_hwmain_inQ4_10);
  INST_hwmain_inQ4_11.dump_VCD(dt, backing.INST_hwmain_inQ4_11);
  INST_hwmain_inQ4_12.dump_VCD(dt, backing.INST_hwmain_inQ4_12);
  INST_hwmain_inQ4_13.dump_VCD(dt, backing.INST_hwmain_inQ4_13);
  INST_hwmain_inQ4_14.dump_VCD(dt, backing.INST_hwmain_inQ4_14);
  INST_hwmain_inQ4_15.dump_VCD(dt, backing.INST_hwmain_inQ4_15);
  INST_hwmain_inQ4_2.dump_VCD(dt, backing.INST_hwmain_inQ4_2);
  INST_hwmain_inQ4_3.dump_VCD(dt, backing.INST_hwmain_inQ4_3);
  INST_hwmain_inQ4_4.dump_VCD(dt, backing.INST_hwmain_inQ4_4);
  INST_hwmain_inQ4_5.dump_VCD(dt, backing.INST_hwmain_inQ4_5);
  INST_hwmain_inQ4_6.dump_VCD(dt, backing.INST_hwmain_inQ4_6);
  INST_hwmain_inQ4_7.dump_VCD(dt, backing.INST_hwmain_inQ4_7);
  INST_hwmain_inQ4_8.dump_VCD(dt, backing.INST_hwmain_inQ4_8);
  INST_hwmain_inQ4_9.dump_VCD(dt, backing.INST_hwmain_inQ4_9);
  INST_hwmain_kmer.dump_VCD(dt, backing.INST_hwmain_kmer);
  INST_hwmain_merge6Executed.dump_VCD(dt, backing.INST_hwmain_merge6Executed);
  INST_hwmain_mergeQ2_0.dump_VCD(dt, backing.INST_hwmain_mergeQ2_0);
  INST_hwmain_mergeQ2_1.dump_VCD(dt, backing.INST_hwmain_mergeQ2_1);
  INST_hwmain_mergeQ2_2.dump_VCD(dt, backing.INST_hwmain_mergeQ2_2);
  INST_hwmain_mergeQ2_3.dump_VCD(dt, backing.INST_hwmain_mergeQ2_3);
  INST_hwmain_mergeQ2_4.dump_VCD(dt, backing.INST_hwmain_mergeQ2_4);
  INST_hwmain_mergeQ2_5.dump_VCD(dt, backing.INST_hwmain_mergeQ2_5);
  INST_hwmain_mergeQ2_6.dump_VCD(dt, backing.INST_hwmain_mergeQ2_6);
  INST_hwmain_mergeQ2_7.dump_VCD(dt, backing.INST_hwmain_mergeQ2_7);
  INST_hwmain_mergeQ3_0.dump_VCD(dt, backing.INST_hwmain_mergeQ3_0);
  INST_hwmain_mergeQ3_1.dump_VCD(dt, backing.INST_hwmain_mergeQ3_1);
  INST_hwmain_mergeQ3_2.dump_VCD(dt, backing.INST_hwmain_mergeQ3_2);
  INST_hwmain_mergeQ3_3.dump_VCD(dt, backing.INST_hwmain_mergeQ3_3);
  INST_hwmain_mergeQ4_0.dump_VCD(dt, backing.INST_hwmain_mergeQ4_0);
  INST_hwmain_mergeQ4_1.dump_VCD(dt, backing.INST_hwmain_mergeQ4_1);
  INST_hwmain_mergeQ5.dump_VCD(dt, backing.INST_hwmain_mergeQ5);
  INST_hwmain_mergeQ_0.dump_VCD(dt, backing.INST_hwmain_mergeQ_0);
  INST_hwmain_mergeQ_1.dump_VCD(dt, backing.INST_hwmain_mergeQ_1);
  INST_hwmain_mergeQ_10.dump_VCD(dt, backing.INST_hwmain_mergeQ_10);
  INST_hwmain_mergeQ_11.dump_VCD(dt, backing.INST_hwmain_mergeQ_11);
  INST_hwmain_mergeQ_12.dump_VCD(dt, backing.INST_hwmain_mergeQ_12);
  INST_hwmain_mergeQ_13.dump_VCD(dt, backing.INST_hwmain_mergeQ_13);
  INST_hwmain_mergeQ_14.dump_VCD(dt, backing.INST_hwmain_mergeQ_14);
  INST_hwmain_mergeQ_15.dump_VCD(dt, backing.INST_hwmain_mergeQ_15);
  INST_hwmain_mergeQ_2.dump_VCD(dt, backing.INST_hwmain_mergeQ_2);
  INST_hwmain_mergeQ_3.dump_VCD(dt, backing.INST_hwmain_mergeQ_3);
  INST_hwmain_mergeQ_4.dump_VCD(dt, backing.INST_hwmain_mergeQ_4);
  INST_hwmain_mergeQ_5.dump_VCD(dt, backing.INST_hwmain_mergeQ_5);
  INST_hwmain_mergeQ_6.dump_VCD(dt, backing.INST_hwmain_mergeQ_6);
  INST_hwmain_mergeQ_7.dump_VCD(dt, backing.INST_hwmain_mergeQ_7);
  INST_hwmain_mergeQ_8.dump_VCD(dt, backing.INST_hwmain_mergeQ_8);
  INST_hwmain_mergeQ_9.dump_VCD(dt, backing.INST_hwmain_mergeQ_9);
  INST_hwmain_min.dump_VCD(dt, backing.INST_hwmain_min);
  INST_hwmain_nextQ.dump_VCD(dt, backing.INST_hwmain_nextQ);
  INST_hwmain_outQ.dump_VCD(dt, backing.INST_hwmain_outQ);
  INST_hwmain_outQ_count.dump_VCD(dt, backing.INST_hwmain_outQ_count);
  INST_hwmain_start_cycle.dump_VCD(dt, backing.INST_hwmain_start_cycle);
  INST_hwmain_tmp_min.dump_VCD(dt, backing.INST_hwmain_tmp_min);
  INST_hwmain_v.dump_VCD(dt, backing.INST_hwmain_v);
  INST_hwmain_v_assigned.dump_VCD(dt, backing.INST_hwmain_v_assigned);
  INST_pcieCtrl_dmaReadBuffer.dump_VCD(dt, backing.INST_pcieCtrl_dmaReadBuffer);
  INST_pcieCtrl_dmaReadBufferOff.dump_VCD(dt, backing.INST_pcieCtrl_dmaReadBufferOff);
  INST_pcieCtrl_dmaReadWordCount.dump_VCD(dt, backing.INST_pcieCtrl_dmaReadWordCount);
  INST_pcieCtrl_dmaReadWordQ.dump_VCD(dt, backing.INST_pcieCtrl_dmaReadWordQ);
  INST_pcieCtrl_dmaWriteWordAddr.dump_VCD(dt, backing.INST_pcieCtrl_dmaWriteWordAddr);
  INST_pcieCtrl_dmaWriteWordCount.dump_VCD(dt, backing.INST_pcieCtrl_dmaWriteWordCount);
  INST_pcieCtrl_dmaWriteWordOff.dump_VCD(dt, backing.INST_pcieCtrl_dmaWriteWordOff);
  INST_pcieCtrl_ioReadReqDataQ.dump_VCD(dt, backing.INST_pcieCtrl_ioReadReqDataQ);
  INST_pcieCtrl_ioReadReqQ.dump_VCD(dt, backing.INST_pcieCtrl_ioReadReqQ);
  INST_pcieCtrl_ioReadReqReturnQ.dump_VCD(dt, backing.INST_pcieCtrl_ioReadReqReturnQ);
  INST_pcieCtrl_ioWriteQ.dump_VCD(dt, backing.INST_pcieCtrl_ioWriteQ);
}
