#ifndef __PCIE_REG_OFFSETS_H___
#define __PCIE_REG_OFFSETS_H___
/*
 *  ==============================================================================
 *      Copyright (c) 2020 QUALCOMM Technologies Incorporated
 *      All Rights Reserved.  Qualcomm Confidential and Proprietary.
 *  ==============================================================================
 *  File is auto generated and also includes manual additions.
 *
 *  Auto generated by the following command example.
 *
 *  grep "PCIE_GEN3X2_PCIE_DBI_REG_BASE_OFFS" pcie_hostrc_hwio.h | \
 *   sed -e "s/HWIO_PCIE_GEN3X2_//g" | \
 *   sed -e "s/PCIE_GEN3X2_PCIE_DBI_REG_BASE_OFFS + //g" |\
 *   sed -e "s/REG_OFFS/DBI_OFFSET/g" | \
 *   sed -e "s/OFF_OFFS/DBI_OFFSET/g" | \
 *   sed -e "s/ TYPE1_/ /g" | sed -e "s/0x00000/0x/g" | \
 *   sort -t "(" -k 2 | sed -e "s/[()]//g" |\
 *   grep -v "PCIE_GEN3X2_PCIE_DBI_REG_BASE_OFFS "
 *
 * */
#define DEV_ID_VEND_ID_DBI_OFFSET                               0x000
#define STATUS_COMMAND_DBI_OFFSET                               0x004
#define CLASS_CODE_REV_ID_DBI_OFFSET                            0x008
#define BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_DBI_OFFSET            0x00c
#define BAR0_DBI_OFFSET                                         0x010
#define BAR1_DBI_OFFSET                                         0x014
#define SEC_LAT_TIMER_SUB_BUS_SEC_BUS_PRI_BUS_DBI_OFFSET        0x018
#define SEC_STAT_IO_LIMIT_IO_BASE_DBI_OFFSET                    0x01c
#define MEM_LIMIT_MEM_BASE_DBI_OFFSET                           0x020
#define PREF_MEM_LIMIT_PREF_MEM_BASE_DBI_OFFSET                 0x024
#define PREF_BASE_UPPER_DBI_OFFSET                              0x028
#define PREF_LIMIT_UPPER_DBI_OFFSET                             0x02c
#define IO_LIMIT_UPPER_IO_BASE_UPPER_DBI_OFFSET                 0x030
#define CAP_PTR_DBI_OFFSET                                      0x034
#define EXP_ROM_BASE_DBI_OFFSET                                 0x038
#define BRIDGE_CTRL_INT_PIN_INT_LINE_DBI_OFFSET                 0x03c
#define CAP_ID_NXT_PTR_DBI_OFFSET                               0x040
#define CON_STATUS_DBI_OFFSET                                   0x044
#define PCI_MSI_CAP_ID_NEXT_CTRL_DBI_OFFSET                     0x050
#define MSI_CAP_OFF_04H_DBI_OFFSET                              0x054
#define MSI_CAP_OFF_08H_DBI_OFFSET                              0x058
#define MSI_CAP_OFF_0CH_DBI_OFFSET                              0x05c
#define MSI_CAP_OFF_10H_DBI_OFFSET                              0x060
#define MSI_CAP_OFF_14H_DBI_OFFSET                              0x064
#define PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_DBI_OFFSET       0x070
#define DEVICE_CAPABILITIES_DBI_OFFSET                          0x074
#define DEVICE_CONTROL_DEVICE_STATUS_OFFS                       0x078
#define LINK_CAPABILITIES_DBI_OFFSET                            0x07c
#define LINK_CONTROL_LINK_STATUS_DBI_OFFSET                     0x080
#define SLOT_CAPABILITIES_DBI_OFFSET                            0x084
#define SLOT_CONTROL_SLOT_STATUS_OFFS                           0x088
#define ROOT_CONTROL_ROOT_CAPABILITIES_DBI_OFFSET               0x08c
#define ROOT_STATUS_DBI_OFFSET                                  0x090
#define DEVICE_CAPABILITIES2_DBI_OFFSET                         0x094
#define DEVICE_CONTROL2_DEVICE_STATUS2_DBI_OFFSET               0x098
#define LINK_CAPABILITIES2_DBI_OFFSET                           0x09c
#define LINK_CONTROL2_LINK_STATUS2_DBI_OFFSET                   0x0a0
#define AER_EXT_CAP_HDR_DBI_OFFSET                              0x100
#define UNCORR_ERR_STATUS_DBI_OFFSET                            0x104
#define UNCORR_ERR_MASK_DBI_OFFSET                              0x108
#define UNCORR_ERR_SEV_DBI_OFFSET                               0x10c
#define CORR_ERR_STATUS_DBI_OFFSET                              0x110
#define CORR_ERR_MASK_DBI_OFFSET                                0x114
#define ADV_ERR_CAP_CTRL_DBI_OFFSET                             0x118
#define HDR_LOG_0_DBI_OFFSET                                    0x11c
#define HDR_LOG_1_DBI_OFFSET                                    0x120
#define HDR_LOG_2_DBI_OFFSET                                    0x124
#define HDR_LOG_3_DBI_OFFSET                                    0x128
#define ROOT_ERR_CMD_DBI_OFFSET                                 0x12c
#define ROOT_ERR_STATUS_DBI_OFFSET                              0x130
#define ERR_SRC_ID_DBI_OFFSET                                   0x134
#define TLP_PREFIX_LOG_1_DBI_OFFSET                             0x138
#define TLP_PREFIX_LOG_2_DBI_OFFSET                             0x13c
#define TLP_PREFIX_LOG_3_DBI_OFFSET                             0x140
#define TLP_PREFIX_LOG_4_DBI_OFFSET                             0x144
#define SPCIE_CAP_HEADER_DBI_OFFSET                             0x148
#define LINK_CONTROL3_DBI_OFFSET                                0x14c
#define LANE_ERR_STATUS_DBI_OFFSET                              0x150
#define SPCIE_CAP_OFF_0CH_DBI_OFFSET                            0x154
#define TPH_EXT_CAP_HDR_DBI_OFFSET                              0x168
#define TPH_REQ_CAP_REG_DBI_OFFSET                              0x16c
#define TPH_REQ_CONTROL_REG_DBI_OFFSET                          0x170
#define TPH_ST_TABLE_REG_0_OFFS                                 0x174
#define L1SUB_CAP_HEADER_DBI_OFFSET                             0x1fc
#define L1SUB_CAPABILITY_DBI_OFFSET                             0x200
#define L1SUB_CONTROL1_DBI_OFFSET                               0x204
#define L1SUB_CONTROL2_DBI_OFFSET                               0x208
#define ACK_LATENCY_TIMER_DBI_OFFSET                            0x700
#define VENDOR_SPEC_DLLP_DBI_OFFSET                             0x704
#define PORT_FORCE_DBI_OFFSET                                   0x708
#define ACK_F_ASPM_CTRL_DBI_OFFSET                              0x70c
#define PORT_LINK_CTRL_DBI_OFFSET                               0x710
#define LANE_SKEW_DBI_OFFSET                                    0x714
#define TIMER_CTRL_MAX_FUNC_NUM_DBI_OFFSET                      0x718
#define SYMBOL_TIMER_FILTER_1_DBI_OFFSET                        0x71c
#define FILTER_MASK_2_DBI_OFFSET                                0x720
#define AMBA_MUL_OB_DECOMP_NP_SUB_REQ_CTRL_DBI_OFFSET           0x724
#define PL_DEBUG0_DBI_OFFSET                                    0x728
#define PL_DEBUG1_DBI_OFFSET                                    0x72c
#define TX_P_FC_CREDIT_STATUS_DBI_OFFSET                        0x730
#define TX_NP_FC_CREDIT_STATUS_DBI_OFFSET                       0x734
#define TX_CPL_FC_CREDIT_STATUS_DBI_OFFSET                      0x738
#define QUEUE_STATUS_DBI_OFFSET                                 0x73c
#define VC_TX_ARBI_1_DBI_OFFSET                                 0x740
#define VC_TX_ARBI_2_DBI_OFFSET                                 0x744
#define VC0_P_RX_Q_CTRL_DBI_OFFSET                              0x748
#define VC0_NP_RX_Q_CTRL_DBI_OFFSET                             0x74c
#define VC0_CPL_RX_Q_CTRL_DBI_OFFSET                            0x750
#define GEN2_CTRL_DBI_OFFSET                                    0x80c
#define PHY_STATUS_DBI_OFFSET                                   0x810
#define PHY_CONTROL_DBI_OFFSET                                  0x814
#define TRGT_MAP_CTRL_DBI_OFFSET                                0x81c
#define MSI_CTRL_ADDR_DBI_OFFSET                                0x820
#define MSI_CTRL_UPPER_ADDR_DBI_OFFSET                          0x824
#define MSI_CTRL_INT_0_EN_DBI_OFFSET                            0x828
#define MSI_CTRL_INT_0_MASK_DBI_OFFSET                          0x82c
#define MSI_CTRL_INT_0_STATUS_DBI_OFFSET                        0x830
#define MSI_CTRL_INT_1_EN_DBI_OFFSET                            0x834
#define MSI_CTRL_INT_1_MASK_DBI_OFFSET                          0x838
#define MSI_CTRL_INT_1_STATUS_DBI_OFFSET                        0x83c
#define MSI_CTRL_INT_2_EN_DBI_OFFSET                            0x840
#define MSI_CTRL_INT_2_MASK_DBI_OFFSET                          0x844
#define MSI_CTRL_INT_2_STATUS_DBI_OFFSET                        0x848
#define MSI_CTRL_INT_3_EN_DBI_OFFSET                            0x84c
#define MSI_CTRL_INT_3_MASK_DBI_OFFSET                          0x850
#define MSI_CTRL_INT_3_STATUS_DBI_OFFSET                        0x854
#define MSI_CTRL_INT_4_EN_DBI_OFFSET                            0x858
#define MSI_CTRL_INT_4_MASK_DBI_OFFSET                          0x85c
#define MSI_CTRL_INT_4_STATUS_DBI_OFFSET                        0x860
#define MSI_CTRL_INT_5_EN_DBI_OFFSET                            0x864
#define MSI_CTRL_INT_5_MASK_DBI_OFFSET                          0x868
#define MSI_CTRL_INT_5_STATUS_DBI_OFFSET                        0x86c
#define MSI_CTRL_INT_6_EN_DBI_OFFSET                            0x870
#define MSI_CTRL_INT_6_MASK_DBI_OFFSET                          0x874
#define MSI_CTRL_INT_6_STATUS_DBI_OFFSET                        0x878
#define MSI_CTRL_INT_7_EN_DBI_OFFSET                            0x87c
#define MSI_CTRL_INT_7_MASK_DBI_OFFSET                          0x880
#define MSI_CTRL_INT_7_STATUS_DBI_OFFSET                        0x884
#define MSI_GPIO_IO_DBI_OFFSET                                  0x888
#define CLOCK_GATING_CTRL_DBI_OFFSET                            0x88c
#define GEN3_RELATED_DBI_OFFSET                                 0x890
#define GEN3_EQ_CONTROL_DBI_OFFSET                              0x8a8
#define GEN3_EQ_FB_MODE_DIR_CHANGE_DBI_OFFSET                   0x8ac
#define ORDER_RULE_CTRL_DBI_OFFSET                              0x8b4
#define PIPE_LOOPBACK_CONTROL_DBI_OFFSET                        0x8b8
#define MISC_CONTROL_1_DBI_OFFSET                               0x8bc
#define MULTI_LANE_CONTROL_DBI_OFFSET                           0x8c0
#define PHY_INTEROP_CTRL_DBI_OFFSET                             0x8c4
#define TRGT_CPL_LUT_DELETE_ENTRY_DBI_OFFSET                    0x8c8
#define LINK_FLUSH_CONTROL_DBI_OFFSET                           0x8cc
#define AMBA_ERROR_RESPONSE_DEFAULT_DBI_OFFSET                  0x8d0
#define AMBA_LINK_TIMEOUT_DBI_OFFSET                            0x8d4
#define AMBA_ORDERING_CTRL_DBI_OFFSET                           0x8d8
#define COHERENCY_CONTROL_1_DBI_OFFSET                          0x8e0
#define COHERENCY_CONTROL_2_DBI_OFFSET                          0x8e4
#define COHERENCY_CONTROL_3_DBI_OFFSET                          0x8e8
#define AXI_MSTR_MSG_ADDR_LOW_DBI_OFFSET                        0x8f0
#define AXI_MSTR_MSG_ADDR_HIGH_DBI_OFFSET                       0x8f4
#define PCIE_VERSION_NUMBER_DBI_OFFSET                          0x8f8
#define PCIE_VERSION_TYPE_DBI_OFFSET                            0x8fc
#define PL_LTR_LATENCY_DBI_OFFSET                               0xb30
#define AUX_CLK_FREQ_DBI_OFFSET                                 0xb40
#define L1_SUBSTATES_DBI_OFFSET                                 0xb44
#define POWERDOWN_CTRL_STATUS_DBI_OFFSET                        0xb48
#define PIPE_RELATED_DBI_OFFSET                                 0xb90


/* Manually created entries. Potentially need to be part of Config structure if the values change across targets
 * Additionally all the following macros should have a sanity check entry in the respective target folders to make
 * sure the addresses/fields are still right value for the given target, failing which the values need to be moved
 * into the config structure to keep the code common across the targets and PCIe core HWIO macros */
#define TYPE1_STATUS_COMMAND_REG_BME_BMSK                                   0x4
#define TYPE1_STATUS_COMMAND_REG_BME_SHFT                                   0x2
#define TYPE1_STATUS_COMMAND_REG_MSE_BMSK                                   0x2
#define TYPE1_STATUS_COMMAND_REG_MSE_SHFT                                   0x1

#define LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_TARGET_LINK_SPEED_BMSK      0xf
#define LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_TARGET_LINK_SPEED_SHFT      0x0

#define PCIE_CAP_ACTIVE_STATE_LINK_PM_SUPPORT_BMSK                          0xc00
#define PCIE_CAP_ACTIVE_STATE_LINK_PM_SUPPORT_SHFT                          0xa

#define PORT_LINK_CTRL_DBI_OFFSET                                           0x710
#define PORT_LINK_CTRL_OFF_LOOPBACK_ENABLE_BMSK                             0x4
#define PORT_LINK_CTRL_OFF_LOOPBACK_ENABLE_SHFT                             0x2
#define PORT_LINK_CTRL_OFF_LINK_CAPABLE_BMSK                                0x3f0000
#define PORT_LINK_CTRL_OFF_LINK_CAPABLE_SHFT                                0x10

#define GEN3_RELATED_DBI_OFFSET                                             0x890
#define GEN3_RELATED_OFF_GEN3_EQUALIZATION_DISABLE_BMSK                     0x10000
#define GEN3_RELATED_OFF_GEN3_EQUALIZATION_DISABLE_SHFT                     0x10

#define PIPE_LOOPBACK_CONTROL_DBI_OFFSET                                    0x8b8
#define PIPE_LOOPBACK_CONTROL_OFF_PIPE_LOOPBACK_BMSK                        0x80000000
#define PIPE_LOOPBACK_CONTROL_OFF_PIPE_LOOPBACK_SHFT                        0x1f

#define LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_WIDTH_BMSK                  0x3f0
#define LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_WIDTH_SHFT                  0x4
#define LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_SPEED_BMSK                  0xf
#define LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_SPEED_SHFT                  0x0

#define GEN2_CTRL_OFF_NUM_OF_LANES_BMSK                                     0x1f00
#define GEN2_CTRL_OFF_NUM_OF_LANES_SHFT                                     0x8

#define DWC_PCIE_DM_IATU_REG_BASE_OFFS     0x1000

#define HWIO_IATU_REGION_CTRL_1_OFF_OUTBOUND_i_OFFS(i)              (DWC_PCIE_DM_IATU_REG_BASE_OFFS + (0x000 | (i << 9)))
#define HWIO_IATU_REGION_CTRL_2_OFF_OUTBOUND_i_OFFS(i)              (DWC_PCIE_DM_IATU_REG_BASE_OFFS + (0x004 | (i << 9)))
#define HWIO_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_i_OFFS(i)              (DWC_PCIE_DM_IATU_REG_BASE_OFFS + (0x008 | (i << 9)))
#define HWIO_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_i_OFFS(i)            (DWC_PCIE_DM_IATU_REG_BASE_OFFS + (0x00c | (i << 9)))
#define HWIO_IATU_LIMIT_ADDR_OFF_OUTBOUND_i_OFFS(i)                 (DWC_PCIE_DM_IATU_REG_BASE_OFFS + (0x010 | (i << 9)))
#define HWIO_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_i_OFFS(i)            (DWC_PCIE_DM_IATU_REG_BASE_OFFS + (0x014 | (i << 9)))
#define HWIO_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_i_OFFS(i)          (DWC_PCIE_DM_IATU_REG_BASE_OFFS + (0x018 | (i << 9)))
#define HWIO_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_i_OFFS(i)            (DWC_PCIE_DM_IATU_REG_BASE_OFFS + (0x020 | (i << 9)))

#define HWIO_IATU_REGION_CTRL_1_OFF_INBOUND_i_OFFS(i)               (DWC_PCIE_DM_IATU_REG_BASE_OFFS + (0x100 | (i << 9)))
#define HWIO_IATU_REGION_CTRL_2_OFF_INBOUND_i_OFFS(i)               (DWC_PCIE_DM_IATU_REG_BASE_OFFS + (0x104 | (i << 9)))
#define HWIO_IATU_LWR_BASE_ADDR_OFF_INBOUND_i_OFFS(i)               (DWC_PCIE_DM_IATU_REG_BASE_OFFS + (0x108 | (i << 9)))
#define HWIO_IATU_UPPER_BASE_ADDR_OFF_INBOUND_i_OFFS(i)             (DWC_PCIE_DM_IATU_REG_BASE_OFFS + (0x10c | (i << 9)))
#define HWIO_IATU_LIMIT_ADDR_OFF_INBOUND_i_OFFS(i)                  (DWC_PCIE_DM_IATU_REG_BASE_OFFS + (0x110 | (i << 9)))
#define HWIO_IATU_LWR_TARGET_ADDR_OFF_INBOUND_i_OFFS(i)             (DWC_PCIE_DM_IATU_REG_BASE_OFFS + (0x114 | (i << 9)))
#define HWIO_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_i_OFFS(i)           (DWC_PCIE_DM_IATU_REG_BASE_OFFS + (0x118 | (i << 9)))
#define HWIO_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_i_OFFS(i)             (DWC_PCIE_DM_IATU_REG_BASE_OFFS + (0x120 | (i << 9)))

#define HWIO_IATU_REGION_CTRL_2_OFF_OUTBOUND_i_REGION_EN_BMSK       0x80000000

#define HWIO_PCIE_PARF_BLOCK_SLV_AXI_DEBUG_OFFS                             0x1c8
#define HWIO_PCIE_PARF_BLOCK_SLV_AXI_WR_BASE_OFFS                           0x360
#define HWIO_PCIE_PARF_BLOCK_SLV_AXI_WR_BASE_HI_OFFS                        0x364
#define HWIO_PCIE_PARF_BLOCK_SLV_AXI_WR_LIMIT_OFFS                          0x368
#define HWIO_PCIE_PARF_BLOCK_SLV_AXI_WR_LIMIT_HI_OFFS                       0x36c
#define HWIO_PCIE_PARF_BLOCK_SLV_AXI_RD_BASE_OFFS                           0x370
#define HWIO_PCIE_PARF_BLOCK_SLV_AXI_RD_BASE_HI_OFFS                        0x374
#define HWIO_PCIE_PARF_BLOCK_SLV_AXI_RD_LIMIT_OFFS                          0x378
#define HWIO_PCIE_PARF_BLOCK_SLV_AXI_RD_LIMIT_HI_OFFS                       0x37c
#define HWIO_PCIE_PARF_BLOCK_SLV_AXI_WR_BASE_2_OFFS                         0x398
#define HWIO_PCIE_PARF_BLOCK_SLV_AXI_WR_BASE_2_HI_OFFS                      0x39c
#define HWIO_PCIE_PARF_BLOCK_SLV_AXI_WR_LIMIT_2_OFFS                        0x3a0
#define HWIO_PCIE_PARF_BLOCK_SLV_AXI_WR_LIMIT_2_HI_OFFS                     0x3a4
#define HWIO_PCIE_PARF_BLOCK_SLV_AXI_RD_BASE_2_OFFS                         0x3a8
#define HWIO_PCIE_PARF_BLOCK_SLV_AXI_RD_BASE_2_HI_OFFS                      0x3ac
#define HWIO_PCIE_PARF_BLOCK_SLV_AXI_RD_LIMIT_2_OFFS                        0x3b0
#define HWIO_PCIE_PARF_BLOCK_SLV_AXI_RD_LIMIT_2_HI_OFFS                     0x3b4
#define HWIO_PCIE_PARF_BLOCK_SLV_AXI_WR_BASE_3_OFFS                         0x4e0
#define HWIO_PCIE_PARF_BLOCK_SLV_AXI_WR_BASE_3_HI_OFFS                      0x4e4
#define HWIO_PCIE_PARF_BLOCK_SLV_AXI_WR_LIMIT_3_OFFS                        0x4e8
#define HWIO_PCIE_PARF_BLOCK_SLV_AXI_WR_LIMIT_3_HI_OFFS                     0x4ec
#define HWIO_PCIE_PARF_BLOCK_SLV_AXI_RD_BASE_3_OFFS                         0x4f0
#define HWIO_PCIE_PARF_BLOCK_SLV_AXI_RD_BASE_3_HI_OFFS                      0x4f4
#define HWIO_PCIE_PARF_BLOCK_SLV_AXI_RD_LIMIT_3_OFFS                        0x4f8
#define HWIO_PCIE_PARF_BLOCK_SLV_AXI_RD_LIMIT_3_HI_OFFS                     0x4fc

#define HWIO_PCIE_PARF_SYS_CTRL_ECAM_BLOCKER_EN_BMSK                        0x4000000
#define HWIO_PCIE_PARF_SYS_CTRL_ECAM_BLOCKER_EN_SHFT                        0x1a

#define HWIO_PCIE_PARF_SYS_CTRL_OFFS                                        0x00000000
#define HWIO_PCIE_PARF_SYS_CTRL_ECAM_BLOCKER_EN_RANGE2_BMSK                 0x40000000
#define HWIO_PCIE_PARF_SYS_CTRL_ECAM_BLOCKER_EN_RANGE2_SHFT                 0x1e

#define HWIO_PCIE_PARF_PM_STTS_OFFS                                         0x24
#define HWIO_PCIE_PARF_PM_STTS_XMLH_LINK_UP_BMSK                            0x40000000
#define HWIO_PCIE_PARF_PM_STTS_XMLH_LINK_UP_SHFT                            0x1e

#define HWIO_PCIE_PARF_LTSSM_OFFS                                           0x1b0
#define HWIO_PCIE_PARF_LTSSM_LTSSM_EN_BMSK                                  0x100
#define HWIO_PCIE_PARF_LTSSM_LTSSM_EN_SHFT                                  0x8
#define HWIO_PCIE_PARF_LTSSM_LTSSM_STATE_BMSK                               0x3f
#define HWIO_PCIE_PARF_LTSSM_LTSSM_STATE_SHFT                               0x0

#define HWIO_PCIE_PARF_ECAM_BASE_OFFS                                       0x380

#define HWIO_PCIE_PARF_BDF_TO_SID_LOCK_OFFS                                 (0x2800)
#define HWIO_PCIE_PARF_BDF_TO_SID_TABLE_n_OFFS(n)                           (0x2000 + 0x4 * (n))

#define LANE_SKEW_OFFS                                                      0x714

#define PARF_CFG_BITS_3_OFFS                                                0x2c4
#define PARF_CFG_BITS_3_ENABLE_REMOTE_UPCONFIG_LANE_BMSK                    0x100
#define PARF_CFG_BITS_3_ENABLE_REMOTE_UPCONFIG_LANE_SHFT                    0x8

#define MULTI_LANE_CONTROL_OFFS                                             0x8c0
#define MULTI_LANE_CONTROL_OFF_DIRECT_LINK_WIDTH_CHANGE_BMSK                0x40
#define MULTI_LANE_CONTROL_OFF_DIRECT_LINK_WIDTH_CHANGE_SHFT                0x6
#define MULTI_LANE_CONTROL_OFF_TARGET_LINK_WIDTH_BMSK                       0x3f
#define MULTI_LANE_CONTROL_OFF_TARGET_LINK_WIDTH_SHFT                       0x0

#define HWIO_LINK_CONTROL_LINK_STATUS_OFFS                                  0x80
#define HWIO_LINK_CONTROL_LINK_STATUS_PCIE_CAP_DLL_ACTIVE_BMSK              0x20000000
#define HWIO_LINK_CONTROL_LINK_STATUS_PCIE_CAP_DLL_ACTIVE_SHFT              0x1d

#define HWIO_PCIE_PARF_LTSSM_DEBUG_CFG_OFFS                                 0x494

#define HWIO_PCIE_LINK_CONTROL_LINK_STATUS_REG_OFFS                         0x80
#define HWIO_PCIE_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_DLL_ACTIVE_BMSK                                            0x20000000
#define HWIO_PCIE_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_DLL_ACTIVE_SHFT                                                    29

#define PCIE_DWC_PCIE_DM_IATU_REG_BASE_OFFS                                                         0x00001000
#define HWIO_PCIE_IATU_REGION_CTRL_1_OFF_OUTBOUND_a_OFFS(a)                                         (PCIE_DWC_PCIE_DM_IATU_REG_BASE_OFFS + 0x0 + (0x200*(a)))
#define HWIO_PCIE_IATU_REGION_CTRL_2_OFF_OUTBOUND_a_OFFS(a)                                         (PCIE_DWC_PCIE_DM_IATU_REG_BASE_OFFS + 0x4 + (0x200*(a)))
#define HWIO_PCIE_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_a_OFFS(a)                                         (PCIE_DWC_PCIE_DM_IATU_REG_BASE_OFFS + 0x8 + (0x200*(a)))
#define HWIO_PCIE_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_a_OFFS(a)                                       (PCIE_DWC_PCIE_DM_IATU_REG_BASE_OFFS + 0xC + (0x200*(a)))
#define HWIO_PCIE_IATU_LIMIT_ADDR_OFF_OUTBOUND_a_OFFS(a)                                            (PCIE_DWC_PCIE_DM_IATU_REG_BASE_OFFS + 0x10 + (0x200*(a)))
#define HWIO_PCIE_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_a_OFFS(a)                                       (PCIE_DWC_PCIE_DM_IATU_REG_BASE_OFFS + 0x14 + (0x200*(a)))
#define HWIO_PCIE_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_a_OFFS(a)                                     (PCIE_DWC_PCIE_DM_IATU_REG_BASE_OFFS + 0x18 + (0x200*(a)))
#define HWIO_PCIE_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_a_OFFS(a)                                       (PCIE_DWC_PCIE_DM_IATU_REG_BASE_OFFS + 0x20 + (0x200*(a)))
#define HWIO_PCIE_IATU_REGION_CTRL_1_OFF_INBOUND_a_OFFS(a)                                          (PCIE_DWC_PCIE_DM_IATU_REG_BASE_OFFS + 0x100 + (0x200*(a)))
#define HWIO_PCIE_IATU_REGION_CTRL_2_OFF_INBOUND_a_OFFS(a)                                          (PCIE_DWC_PCIE_DM_IATU_REG_BASE_OFFS + 0x104 + (0x200*(a)))
#define HWIO_PCIE_IATU_LWR_BASE_ADDR_OFF_INBOUND_a_OFFS(a)                                          (PCIE_DWC_PCIE_DM_IATU_REG_BASE_OFFS + 0x108 + (0x200*(a)))
#define HWIO_PCIE_IATU_UPPER_BASE_ADDR_OFF_INBOUND_a_OFFS(a)                                        (PCIE_DWC_PCIE_DM_IATU_REG_BASE_OFFS + 0x10C + (0x200*(a)))
#define HWIO_PCIE_IATU_LIMIT_ADDR_OFF_INBOUND_a_OFFS(a)                                             (PCIE_DWC_PCIE_DM_IATU_REG_BASE_OFFS + 0x110 + (0x200*(a)))
#define HWIO_PCIE_IATU_LWR_TARGET_ADDR_OFF_INBOUND_a_OFFS(a)                                        (PCIE_DWC_PCIE_DM_IATU_REG_BASE_OFFS + 0x114 + (0x200*(a)))
#define HWIO_PCIE_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_a_OFFS(a)                                      (PCIE_DWC_PCIE_DM_IATU_REG_BASE_OFFS + 0x118 + (0x200*(a)))
#define HWIO_PCIE_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_a_OFFS(a)                                        (PCIE_DWC_PCIE_DM_IATU_REG_BASE_OFFS + 0x120 + (0x200*(a)))

#define HWIO_PCIE_IATU_REGION_CTRL_2_OFF_OUTBOUND_a_REGION_EN_BMSK                                  0x80000000
#define HWIO_PCIE_IATU_REGION_CTRL_2_OFF_OUTBOUND_a_REGION_EN_SHFT                                          31
#define HWIO_PCIE_IATU_REGION_CTRL_1_OFF_OUTBOUND_a_INCREASE_REGION_SIZE_BMSK                           0x2000

#define   PCIE_PARF_DEBUG_CNT_PM_LINKST_IN_L1_OFF                      0x3C0C
#define   PCIE_PARF_DEBUG_CNT_PM_LINKST_IN_L0S_OFF                     0x3C10
#define   PCIE_PARF_DEBUG_CNT_AUX_CLK_IN_L1SUB_L1_OFF                  0x3C84
#define   PCIE_PARF_DEBUG_CNT_AUX_CLK_IN_L1SUB_L2_OFF                  0x3C88

#define HWIO_PCIE_PARF_DBI_BASE_ADDR_OFFS                                                                      (0x350)
#define HWIO_PCIE_PARF_SLV_ADDR_SPACE_SIZE_OFFS                                                                (0x358)
#define HWIO_PCIE_PARF_SLV_ADDR_SPACE_SIZE_HI_OFFS                                                             (0x35c)
#define HWIO_PCIE_PARF_ATU_BASE_ADDR_LO_OFFS                                                                   (0x634)
#define HWIO_PCIE_PARF_DMA_BASE_ADDR_LO_OFFS                                                                   (0x64c)

#endif   /* __PCIE_REG_OFFSETS_H___ */

