// -------------------------------------------------------------
// 
// File Name: C:\Users\team06\Documents\MATLAB\Examples\R2022b\visionhdl\BlobAnalysisExample\verilog_hdl\BlobAnalysisHDL\LineInfoStore_block2.v
// Created: 2022-12-23 11:30:02
// 
// Generated by MATLAB 9.13 and HDL Coder 4.0
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: LineInfoStore_block2
// Source Path: BlobAnalysisHDL/BlobDetector/CCA_Algorithm/Closing/LineBuffer/LineInfoStore
// Hierarchy Level: 4
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module LineInfoStore_block2
          (clk,
           reset,
           enb,
           hStartIn,
           hEndIn,
           vEndIn,
           validIn,
           dumpControl,
           preProcess,
           PrePadFlag,
           OnLineFlag,
           PostPadFlag,
           DumpingFlag,
           BlankingFlag,
           hStartOut,
           hEndOut,
           vEndOut,
           validOut);


  input   clk;
  input   reset;
  input   enb;
  input   hStartIn;
  input   hEndIn;
  input   vEndIn;
  input   validIn;
  input   dumpControl;
  input   preProcess;
  output  PrePadFlag;
  output  OnLineFlag;
  output  PostPadFlag;
  output  DumpingFlag;
  output  BlankingFlag;
  output  hStartOut;
  output  hEndOut;
  output  vEndOut;
  output  validOut;


  wire validTemp1;
  wire validTemp2;
  reg  hStartFirstTap;
  reg  hStartFinalTap;
  reg  hEndFirstTap;
  reg  hEndSecondTap;
  reg  [0:2] intdelay_reg;  // ufix1 [3]
  wire [0:2] intdelay_reg_next;  // ufix1 [3]
  wire hEndFinalTap;
  reg  [0:1] intdelay_reg_1;  // ufix1 [2]
  wire [0:1] intdelay_reg_next_1;  // ufix1 [2]
  reg  [0:1] intdelay_reg_2;  // ufix1 [2]
  wire [0:1] intdelay_reg_next_2;  // ufix1 [2]
  wire validFirstTap;
  wire validGate1;
  wire notPreProcess;
  wire validGate2;
  wire validGate3;
  wire validGate4;


  assign validTemp1 = validIn | dumpControl;



  assign validTemp2 = hEndIn | validTemp1;



  always @(posedge clk or posedge reset)
    begin : reg_rsvd_process
      if (reset == 1'b1) begin
        hStartFirstTap <= 1'b0;
      end
      else begin
        if (enb && validTemp2) begin
          hStartFirstTap <= hStartIn;
        end
      end
    end



  assign PrePadFlag = hStartFirstTap;

  always @(posedge clk or posedge reset)
    begin : intdelay_process
      if (reset == 1'b1) begin
        hStartFinalTap <= 1'b0;
      end
      else begin
        if (enb && validTemp2) begin
          hStartFinalTap <= hStartFirstTap;
        end
      end
    end



  assign OnLineFlag = hStartFinalTap;

  always @(posedge clk or posedge reset)
    begin : reg_rsvd_1_process
      if (reset == 1'b1) begin
        hEndFirstTap <= 1'b0;
      end
      else begin
        if (enb && validTemp2) begin
          hEndFirstTap <= hEndIn;
        end
      end
    end



  always @(posedge clk or posedge reset)
    begin : reg_rsvd_2_process
      if (reset == 1'b1) begin
        hEndSecondTap <= 1'b0;
      end
      else begin
        if (enb) begin
          hEndSecondTap <= hEndFirstTap;
        end
      end
    end



  assign PostPadFlag = hEndSecondTap;

  assign DumpingFlag = hEndFirstTap;

  always @(posedge clk or posedge reset)
    begin : intdelay_1_process
      if (reset == 1'b1) begin
        intdelay_reg[0] <= 1'b0;
        intdelay_reg[1] <= 1'b0;
        intdelay_reg[2] <= 1'b0;
      end
      else begin
        if (enb && validTemp2) begin
          intdelay_reg[0] <= intdelay_reg_next[0];
          intdelay_reg[1] <= intdelay_reg_next[1];
          intdelay_reg[2] <= intdelay_reg_next[2];
        end
      end
    end

  assign hEndFinalTap = intdelay_reg[2];
  assign intdelay_reg_next[0] = hEndSecondTap;
  assign intdelay_reg_next[1] = intdelay_reg[0];
  assign intdelay_reg_next[2] = intdelay_reg[1];



  assign BlankingFlag = hEndFinalTap;

  assign hStartOut = hStartFinalTap;

  assign hEndOut = hEndSecondTap;

  always @(posedge clk or posedge reset)
    begin : intdelay_2_process
      if (reset == 1'b1) begin
        intdelay_reg_1[0] <= 1'b0;
        intdelay_reg_1[1] <= 1'b0;
      end
      else begin
        if (enb && validTemp2) begin
          intdelay_reg_1[0] <= intdelay_reg_next_1[0];
          intdelay_reg_1[1] <= intdelay_reg_next_1[1];
        end
      end
    end

  assign vEndOut = intdelay_reg_1[1];
  assign intdelay_reg_next_1[0] = vEndIn;
  assign intdelay_reg_next_1[1] = intdelay_reg_1[0];



  always @(posedge clk or posedge reset)
    begin : intdelay_3_process
      if (reset == 1'b1) begin
        intdelay_reg_2[0] <= 1'b0;
        intdelay_reg_2[1] <= 1'b0;
      end
      else begin
        if (enb && validTemp2) begin
          intdelay_reg_2[0] <= intdelay_reg_next_2[0];
          intdelay_reg_2[1] <= intdelay_reg_next_2[1];
        end
      end
    end

  assign validFirstTap = intdelay_reg_2[1];
  assign intdelay_reg_next_2[0] = validIn;
  assign intdelay_reg_next_2[1] = intdelay_reg_2[0];



  assign validGate1 = hStartFirstTap & validFirstTap;



  assign notPreProcess =  ~ preProcess;



  assign validGate2 = validFirstTap & notPreProcess;



  assign validGate3 = validGate1 | validGate2;



  assign validGate4 = hStartFinalTap | validGate3;



  assign validOut = validGate4;

endmodule  // LineInfoStore_block2

