

================================================================
== Vitis HLS Report for 'CNN_Pipeline_loop_for_a_Dense_0'
================================================================
* Date:           Fri Jun  7 16:44:17 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        project2
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.617 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      359|      359|  1.795 us|  1.795 us|  359|  359|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_for_a_Dense_0  |      357|      357|        35|         17|          1|    20|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|    31|       -|       -|    -|
|Expression       |        -|     -|       0|     698|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     1|       0|       5|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     376|    -|
|Register         |        -|     -|    1136|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    32|    1136|    1079|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     2|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+--------------------+---------+----+---+----+-----+
    |         Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+--------------------+---------+----+---+----+-----+
    |mul_16s_12s_24_1_1_U222  |mul_16s_12s_24_1_1  |        0|   1|  0|   5|    0|
    +-------------------------+--------------------+---------+----+---+----+-----+
    |Total                    |                    |        0|   1|  0|   5|    0|
    +-------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +-------------------------------------+--------------------------------+--------------+
    |               Instance              |             Module             |  Expression  |
    +-------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_12s_24ns_24_4_1_U223  |mac_muladd_16s_12s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_12s_24ns_24_4_1_U224  |mac_muladd_16s_12s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_12s_24ns_24_4_1_U225  |mac_muladd_16s_12s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_12s_24ns_24_4_1_U226  |mac_muladd_16s_12s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_12s_24ns_24_4_1_U227  |mac_muladd_16s_12s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_12s_24ns_24_4_1_U228  |mac_muladd_16s_12s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_12s_24ns_24_4_1_U229  |mac_muladd_16s_12s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_12s_24ns_24_4_1_U230  |mac_muladd_16s_12s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_12s_24ns_24_4_1_U231  |mac_muladd_16s_12s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_12s_24ns_24_4_1_U232  |mac_muladd_16s_12s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_12s_24ns_24_4_1_U233  |mac_muladd_16s_12s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_12s_24ns_24_4_1_U234  |mac_muladd_16s_12s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_12s_24ns_24_4_1_U235  |mac_muladd_16s_12s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_12s_24ns_24_4_1_U236  |mac_muladd_16s_12s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_12s_24ns_24_4_1_U237  |mac_muladd_16s_12s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_12s_24ns_24_4_1_U238  |mac_muladd_16s_12s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_12s_24ns_24_4_1_U239  |mac_muladd_16s_12s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_12s_24ns_24_4_1_U240  |mac_muladd_16s_12s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_12s_24ns_24_4_1_U241  |mac_muladd_16s_12s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_12s_24ns_24_4_1_U242  |mac_muladd_16s_12s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_12s_24ns_24_4_1_U243  |mac_muladd_16s_12s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_12s_24ns_24_4_1_U244  |mac_muladd_16s_12s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_12s_24ns_24_4_1_U245  |mac_muladd_16s_12s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_12s_24ns_24_4_1_U246  |mac_muladd_16s_12s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_12s_24ns_24_4_1_U247  |mac_muladd_16s_12s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_12s_24ns_24_4_1_U248  |mac_muladd_16s_12s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_12s_24ns_24_4_1_U249  |mac_muladd_16s_12s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_12s_24ns_24_4_1_U250  |mac_muladd_16s_12s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_12s_24ns_24_4_1_U251  |mac_muladd_16s_12s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_12s_24ns_24_4_1_U252  |mac_muladd_16s_12s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_12s_24ns_24_4_1_U253  |mac_muladd_16s_12s_24ns_24_4_1  |  i0 + i1 * i2|
    +-------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln11_1_fu_1867_p2  |         +|   0|  0|  24|          17|          17|
    |add_ln11_2_fu_1861_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln11_fu_1830_p2    |         +|   0|  0|  21|          14|          14|
    |add_ln5_fu_838_p2      |         +|   0|  0|  12|           5|           1|
    |add_ln9_10_fu_955_p2   |         +|   0|  0|  21|          14|          14|
    |add_ln9_12_fu_965_p2   |         +|   0|  0|  21|          14|          14|
    |add_ln9_14_fu_996_p2   |         +|   0|  0|  21|          14|          14|
    |add_ln9_16_fu_1006_p2  |         +|   0|  0|  21|          14|          14|
    |add_ln9_18_fu_1037_p2  |         +|   0|  0|  21|          14|          14|
    |add_ln9_1_fu_859_p2    |         +|   0|  0|  21|          14|          14|
    |add_ln9_20_fu_1047_p2  |         +|   0|  0|  21|          14|          14|
    |add_ln9_22_fu_1078_p2  |         +|   0|  0|  21|          14|          14|
    |add_ln9_25_fu_1121_p2  |         +|   0|  0|  21|          14|          14|
    |add_ln9_27_fu_1131_p2  |         +|   0|  0|  21|          14|          14|
    |add_ln9_29_fu_1162_p2  |         +|   0|  0|  21|          14|          14|
    |add_ln9_31_fu_1172_p2  |         +|   0|  0|  21|          14|          14|
    |add_ln9_33_fu_1203_p2  |         +|   0|  0|  21|          14|          14|
    |add_ln9_35_fu_1213_p2  |         +|   0|  0|  21|          14|          14|
    |add_ln9_37_fu_1244_p2  |         +|   0|  0|  21|          14|          14|
    |add_ln9_3_fu_898_p2    |         +|   0|  0|  21|          14|          14|
    |add_ln9_40_fu_1287_p2  |         +|   0|  0|  21|          14|          14|
    |add_ln9_42_fu_1297_p2  |         +|   0|  0|  21|          14|          14|
    |add_ln9_44_fu_1328_p2  |         +|   0|  0|  21|          14|          14|
    |add_ln9_46_fu_1338_p2  |         +|   0|  0|  21|          14|          14|
    |add_ln9_48_fu_1369_p2  |         +|   0|  0|  21|          14|          14|
    |add_ln9_50_fu_1379_p2  |         +|   0|  0|  21|          14|          14|
    |add_ln9_52_fu_1410_p2  |         +|   0|  0|  21|          14|          14|
    |add_ln9_55_fu_1452_p2  |         +|   0|  0|  21|          14|          14|
    |add_ln9_57_fu_1462_p2  |         +|   0|  0|  21|          14|          14|
    |add_ln9_5_fu_908_p2    |         +|   0|  0|  21|          14|          14|
    |add_ln9_7_fu_922_p2    |         +|   0|  0|  21|          14|          14|
    |add_ln9_fu_848_p2      |         +|   0|  0|  21|          14|          14|
    |icmp_ln5_fu_832_p2     |      icmp|   0|  0|  12|           5|           5|
    |OutDense0_d0           |    select|   0|  0|  16|           1|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 698|         451|         448|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |Weights_address0                  |  89|         18|   14|        252|
    |Weights_address1                  |  81|         17|   14|        238|
    |ap_NS_fsm                         |  89|         18|    1|         18|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2              |   9|          2|    5|         10|
    |i_fu_184                          |   9|          2|    5|         10|
    |reg_666                           |   9|          2|   16|         32|
    |reg_671                           |   9|          2|   16|         32|
    |reg_676                           |   9|          2|   16|         32|
    |reg_681                           |   9|          2|   16|         32|
    |reg_686                           |   9|          2|   16|         32|
    |reg_691                           |   9|          2|   16|         32|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 376|         79|  140|        730|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |Weights_load_35_reg_2504           |  16|   0|   16|          0|
    |Weights_load_37_reg_2529           |  16|   0|   16|          0|
    |Weights_load_39_reg_2554           |  16|   0|   16|          0|
    |Weights_load_41_reg_2579           |  16|   0|   16|          0|
    |Weights_load_42_reg_2604           |  16|   0|   16|          0|
    |Weights_load_43_reg_2609           |  16|   0|   16|          0|
    |Weights_load_45_reg_2634           |  16|   0|   16|          0|
    |Weights_load_46_reg_2659           |  16|   0|   16|          0|
    |Weights_load_47_reg_2664           |  16|   0|   16|          0|
    |Weights_load_48_reg_2689           |  16|   0|   16|          0|
    |Weights_load_49_reg_2694           |  16|   0|   16|          0|
    |Weights_load_50_reg_2719           |  16|   0|   16|          0|
    |Weights_load_51_reg_2724           |  16|   0|   16|          0|
    |ap_CS_fsm                          |  17|   0|   17|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |i_2_reg_2305                       |   5|   0|    5|          0|
    |i_2_reg_2305_pp0_iter1_reg         |   5|   0|    5|          0|
    |i_fu_184                           |   5|   0|    5|          0|
    |icmp_ln5_reg_2314                  |   1|   0|    1|          0|
    |reg_666                            |  16|   0|   16|          0|
    |reg_671                            |  16|   0|   16|          0|
    |reg_676                            |  16|   0|   16|          0|
    |reg_681                            |  16|   0|   16|          0|
    |reg_686                            |  16|   0|   16|          0|
    |reg_691                            |  16|   0|   16|          0|
    |sext_ln9_10_cast_reg_2250          |  24|   0|   24|          0|
    |sext_ln9_11_cast_reg_2245          |  24|   0|   24|          0|
    |sext_ln9_12_cast_reg_2240          |  24|   0|   24|          0|
    |sext_ln9_13_cast_reg_2235          |  24|   0|   24|          0|
    |sext_ln9_14_cast_reg_2230          |  24|   0|   24|          0|
    |sext_ln9_15_cast_reg_2225          |  24|   0|   24|          0|
    |sext_ln9_16_cast_reg_2220          |  24|   0|   24|          0|
    |sext_ln9_17_cast_reg_2215          |  24|   0|   24|          0|
    |sext_ln9_18_cast_reg_2210          |  24|   0|   24|          0|
    |sext_ln9_19_cast_reg_2205          |  24|   0|   24|          0|
    |sext_ln9_1_cast_reg_2295           |  24|   0|   24|          0|
    |sext_ln9_20_cast_reg_2200          |  24|   0|   24|          0|
    |sext_ln9_21_cast_reg_2195          |  24|   0|   24|          0|
    |sext_ln9_22_cast_reg_2190          |  24|   0|   24|          0|
    |sext_ln9_23_cast_reg_2185          |  24|   0|   24|          0|
    |sext_ln9_24_cast_reg_2180          |  24|   0|   24|          0|
    |sext_ln9_25_cast_reg_2175          |  24|   0|   24|          0|
    |sext_ln9_26_cast_reg_2170          |  24|   0|   24|          0|
    |sext_ln9_27_cast_reg_2165          |  24|   0|   24|          0|
    |sext_ln9_28_cast_reg_2160          |  24|   0|   24|          0|
    |sext_ln9_29_cast_reg_2155          |  24|   0|   24|          0|
    |sext_ln9_2_cast_reg_2290           |  24|   0|   24|          0|
    |sext_ln9_30_cast_reg_2150          |  24|   0|   24|          0|
    |sext_ln9_31_cast_reg_2145          |  24|   0|   24|          0|
    |sext_ln9_3_cast_reg_2285           |  24|   0|   24|          0|
    |sext_ln9_4_cast_reg_2280           |  24|   0|   24|          0|
    |sext_ln9_5_cast_reg_2275           |  24|   0|   24|          0|
    |sext_ln9_6_cast_reg_2270           |  24|   0|   24|          0|
    |sext_ln9_7_cast_reg_2265           |  24|   0|   24|          0|
    |sext_ln9_8_cast_reg_2260           |  24|   0|   24|          0|
    |sext_ln9_9_cast_reg_2255           |  24|   0|   24|          0|
    |sext_ln9_cast_reg_2300             |  24|   0|   24|          0|
    |tmp_s_reg_2364                     |  16|   0|   16|          0|
    |zext_ln5_1_reg_2318                |   5|   0|   14|          9|
    |zext_ln5_1_reg_2318_pp0_iter1_reg  |   5|   0|   14|          9|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1136|   0| 1154|         18|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+--------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_a_Dense_0|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_a_Dense_0|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_a_Dense_0|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_a_Dense_0|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_a_Dense_0|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_a_Dense_0|  return value|
|Weights_address0    |  out|   14|   ap_memory|                          Weights|         array|
|Weights_ce0         |  out|    1|   ap_memory|                          Weights|         array|
|Weights_q0          |   in|   16|   ap_memory|                          Weights|         array|
|Weights_address1    |  out|   14|   ap_memory|                          Weights|         array|
|Weights_ce1         |  out|    1|   ap_memory|                          Weights|         array|
|Weights_q1          |   in|   16|   ap_memory|                          Weights|         array|
|sext_ln9            |   in|   12|     ap_none|                         sext_ln9|        scalar|
|sext_ln9_1          |   in|   12|     ap_none|                       sext_ln9_1|        scalar|
|sext_ln9_2          |   in|   12|     ap_none|                       sext_ln9_2|        scalar|
|sext_ln9_3          |   in|   12|     ap_none|                       sext_ln9_3|        scalar|
|sext_ln9_4          |   in|   12|     ap_none|                       sext_ln9_4|        scalar|
|sext_ln9_5          |   in|   12|     ap_none|                       sext_ln9_5|        scalar|
|sext_ln9_6          |   in|   12|     ap_none|                       sext_ln9_6|        scalar|
|sext_ln9_7          |   in|   12|     ap_none|                       sext_ln9_7|        scalar|
|sext_ln9_8          |   in|   12|     ap_none|                       sext_ln9_8|        scalar|
|sext_ln9_9          |   in|   12|     ap_none|                       sext_ln9_9|        scalar|
|sext_ln9_10         |   in|   12|     ap_none|                      sext_ln9_10|        scalar|
|sext_ln9_11         |   in|   12|     ap_none|                      sext_ln9_11|        scalar|
|sext_ln9_12         |   in|   12|     ap_none|                      sext_ln9_12|        scalar|
|sext_ln9_13         |   in|   12|     ap_none|                      sext_ln9_13|        scalar|
|sext_ln9_14         |   in|   12|     ap_none|                      sext_ln9_14|        scalar|
|sext_ln9_15         |   in|   12|     ap_none|                      sext_ln9_15|        scalar|
|sext_ln9_16         |   in|   12|     ap_none|                      sext_ln9_16|        scalar|
|sext_ln9_17         |   in|   12|     ap_none|                      sext_ln9_17|        scalar|
|sext_ln9_18         |   in|   12|     ap_none|                      sext_ln9_18|        scalar|
|sext_ln9_19         |   in|   12|     ap_none|                      sext_ln9_19|        scalar|
|sext_ln9_20         |   in|   12|     ap_none|                      sext_ln9_20|        scalar|
|sext_ln9_21         |   in|   12|     ap_none|                      sext_ln9_21|        scalar|
|sext_ln9_22         |   in|   12|     ap_none|                      sext_ln9_22|        scalar|
|sext_ln9_23         |   in|   12|     ap_none|                      sext_ln9_23|        scalar|
|sext_ln9_24         |   in|   12|     ap_none|                      sext_ln9_24|        scalar|
|sext_ln9_25         |   in|   12|     ap_none|                      sext_ln9_25|        scalar|
|sext_ln9_26         |   in|   12|     ap_none|                      sext_ln9_26|        scalar|
|sext_ln9_27         |   in|   12|     ap_none|                      sext_ln9_27|        scalar|
|sext_ln9_28         |   in|   12|     ap_none|                      sext_ln9_28|        scalar|
|sext_ln9_29         |   in|   12|     ap_none|                      sext_ln9_29|        scalar|
|sext_ln9_30         |   in|   12|     ap_none|                      sext_ln9_30|        scalar|
|sext_ln9_31         |   in|   12|     ap_none|                      sext_ln9_31|        scalar|
|OutDense0_address0  |  out|    5|   ap_memory|                        OutDense0|         array|
|OutDense0_ce0       |  out|    1|   ap_memory|                        OutDense0|         array|
|OutDense0_we0       |  out|    1|   ap_memory|                        OutDense0|         array|
|OutDense0_d0        |  out|   16|   ap_memory|                        OutDense0|         array|
+--------------------+-----+-----+------------+---------------------------------+--------------+

