# ğŸ–¥ï¸ RISC-V Reference SoC Tapeout Program VSD
<div align="center">

[![RISC-V](https://img.shields.io/badge/RISC--V-SoC%20Tapeout-blue?style=for-the-badge&logo=riscv)](https://riscv.org/)
[![VSD](https://img.shields.io/badge/VSD-Program-orange?style=for-the-badge)](https://vsdiat.vlsisystemdesign.com/)
![Participants](https://img.shields.io/badge/Participants-3500+-success?style=for-the-badge)
![India](https://img.shields.io/badge/Made%20in-India-saffron?style=for-the-badge&logo=data:image/svg+xml;base64,PHN2ZyB3aWR0aD0iMjQiIGhlaWdodD0iMjQiIHZpZXdCb3g9IjAgMCAyNCAyNCIgZmlsbD0ibm9uZSIgeG1sbnM9Imh0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnIj4KPHJlY3Qgd2lkdGg9IjI0IiBoZWlnaHQ9IjgiIGZpbGw9IiNGRjk5MzMiLz4KPHJlY3QgeT0iOCIgd2lkdGg9IjI0IiBoZWlnaHQ9IjgiIGZpbGw9IiNGRkZGRkYiLz4KPHJlY3QgeT0iMTYiIHdpZHRoPSIyNCIgaGVpZ2h0PSI4IiBmaWxsPSIjMTM4ODA4Ii8+Cjwvc3ZnPgo=)

</div>


Welcome to my journey through the **SoC Tapeout Program VSD**!  
This repository documents my **week-by-week progress** with tasks inside each week.  

"In this program, we learn to design a System-on-Chip (SoC) from basic RTL to GDSII using open-source tools. Part of Indiaâ€™s largest collaborative RISC-V tapeout initiative, empowering 3500+ participants to build silicon and advance the nationâ€™s semiconductor ecosystem

---

## ğŸ“… Week 0 â€” Setup & Tools

| Task | Description | Status |
|------|-------------|---------|
| [**Task 0**](Week0/README.md) | ğŸ› ï¸ [Tools Installation](Week0/README.md) â€” Installed **Iverilog**, **Yosys**, and **gtkWave** | âœ… Done |



### ğŸŒŸ Key Learnings from Week 0
- Installed and verified **open-source EDA tools** successfully.  
- Learned about **basic environment setup** for RTL design and synthesis.  
- Prepared the system for upcoming **RTL â†’ GDSII flow experiments**.



## ğŸ“… Week 1 â€” RTL Synthesis & Gate-Level Simulation (GLS)

| Task       | Description                                                                 | Status |
| ---------- | --------------------------------------------------------------------------- | ------ |
| [**Task 1**](Week1/README.md#-task-1--rtl-synthesis-mux-example) | ğŸ”§ MUX synthesis in Yosys, Sky130 mapping, GLS netlist generation         | âœ… Done |
| [**Task 2**](Week1/README.md#-task-2--constant-dff-mapping--gls) | ğŸ¯ Constant DFF mapping (`const4.v`, `const5.v`) + GLS validation          | âœ… Done |
| [**Task 3**](Week1/README.md#-task-3--mux-using-for-generate) | ğŸ’» MUX using `for-generate`, RTL vs GLS verification                       | âœ… Done |
| [**Task 4**](Week1/README.md#-task-4--demux-using-generate) | ğŸ’» DEMUX using `generate`, RTL vs GLS verification                         | âœ… Done |
| [**Task 5**](Week1/README.md#-task-5--ripple-carry-adder-rca) | â• Ripple Carry Adder synthesis & GLS validation                           | âœ… Done |




### ğŸŒŸ Key Learnings from Week 1

* Learned **Yosys synthesis flow**, RTL vs GLS verification, and scalable Verilog constructs.
* Synthesized arithmetic circuits and optimized designs using ABC and Icarus Verilog with GTKWave.
* [**Solved synthesis error:**](Week1/README.md#-task-3--mux-using-for-generate) Fixed latch mapping by instantiating a SkyWater primitive for simulation.
* [**Applied knowledge:**](Week1/project.md) designed a Verilog Moving Average Filter, synthesized with Yosys, and verified via GLS.
* [**Future work:**](Week1/project.md##-Future-Work) Extend filter designs to higher orders and implement real-time signal processing on FPGA.

## ğŸ“… Week 2 â€” Fundamentals of SoC Design

| Task       | Description | Status |
| ---------- | ----------- | ------ |
| [**Task 1**](Week2/README.md#-fundamentals-of-system-on-chip-soc-design) | ğŸ“˜ Write-up on SoC fundamentals | âœ… Done |
| [**Task 2**](Week2/README.md#-vsdbabysoc--a-tiny-but-powerful-risc-v-soc) | ğŸ“ VSDBabySoC  | âœ… Done |
| [**Task 3**](Week2/README.md#-the-instruction-program-driving-babysoc) | ğŸ“Š Understanding of  RVMYTH core  | âœ… Done |
| [**Task 4**](Week2/README.md#-pre_synth_sim-waveform) | âœï¸Pre synthesis Waveform  & explanations | âœ… Done |

---

### ğŸŒŸ Key Learnings from Week 2  

* Gained conceptual understanding of **SoC fundamentals** (CPU, memory, interconnect, peripherals).  
* Learned how **BabySoC** simplifies SoC design concepts and verified its behavior using simulation + GTKWave.
* **Future Work:** Add memory for instruction fetch and enable C programs to be compiled into hex for execution on BabySoC.  






## ğŸ™ Acknowledgment  

I am thankful to [**Kunal Ghosh**](https://github.com/kunalg123) and Team **[VLSI System Design (VSD)](https://vsdiat.vlsisystemdesign.com/)** for the opportunity to participate in the ongoing **RISC-V SoC Tapeout Program**.  

I also acknowledge the support of **RISC-V International**, **India Semiconductor Mission (ISM)**, **VLSI Society of India (VSI)**, and [**Efabless**](https://github.com/efabless) for making this initiative possible.  

## ğŸ“ˆ **Weekly Progress Tracker**

[![Week0](https://img.shields.io/badge/Week%200-Tools%20Setup-success?style=flat-square)](Week0)
[![Week 1](https://img.shields.io/badge/Week%201-RTL%20GLS-success?style=flat-square)](Week1/README.md)
![Week 2](https://img.shields.io/badge/Week%202-Upcoming-lightgrey?style=flat-square)



**ğŸ”— Program Links:**
[![VSD Website](https://img.shields.io/badge/VSD-Official%20Website-blue?style=flat-square)](https://vsdiat.vlsisystemdesign.com/)
[![RISC-V](https://img.shields.io/badge/RISC--V-International-green?style=flat-square)](https://riscv.org/)
[![Efabless](https://img.shields.io/badge/Efabless-Platform-orange?style=flat-square)](https://efabless.com/)





---

