# *Lab Manual →*

<img src="PNGs/Lab_04 - Combinational Logic Design II-1.png">
<img src="PNGs/Lab_04 - Combinational Logic Design II-2.png">
<img src="PNGs/Lab_04 - Combinational Logic Design II-3.png">
<img src="PNGs/Lab_04 - Combinational Logic Design II-4.png">
<img src="PNGs/Lab_04 - Combinational Logic Design II-5.png">

# *Lab Report →*

<img src="PNGs/LAB_Report_04 - Combinational Logic Design II-01.png">
<img src="PNGs/LAB_Report_04 - Combinational Logic Design II-02.png">
<img src="PNGs/LAB_Report_04 - Combinational Logic Design II-03.png">
<img src="PNGs/LAB_Report_04 - Combinational Logic Design II-04.png">
<img src="PNGs/LAB_Report_04 - Combinational Logic Design II-05.png">
<img src="PNGs/LAB_Report_04 - Combinational Logic Design II-06.png">
<img src="PNGs/LAB_Report_04 - Combinational Logic Design II-07.png">

# *Experimental Data →*

<img src="PNGs/LAB_Report_04 - Combinational Logic Design II-08.png">
<img src="PNGs/LAB_Report_04 - Combinational Logic Design II-09.png">
<img src="PNGs/LAB_Report_04 - Combinational Logic Design II-10.png">
<img src="PNGs/LAB_Report_04 - Combinational Logic Design II-11.png">
<img src="PNGs/LAB_Report_04 - Combinational Logic Design II-12.png">

# *Lab Simulation →*

<img src="PNGs/LAB_Report_04 - LAB_04_Simulation - Combinational_Logic_Design_II.png">
