{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687280572389 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687280572389 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 20 14:02:52 2023 " "Processing started: Tue Jun 20 14:02:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687280572389 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687280572389 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off problema3 -c problema3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off problema3 -c problema3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687280572389 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1687280572503 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1687280572504 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erromoeda ErroMoeda principal.v(19) " "Verilog HDL Declaration information at principal.v(19): object \"erromoeda\" differs only in case from object \"ErroMoeda\" in the same scope" {  } { { "principal.v" "" { Text "/home/aluno/Documentos/pblfinal3/principal.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687280577469 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "errosensor ErroSensor principal.v(18) " "Verilog HDL Declaration information at principal.v(18): object \"errosensor\" differs only in case from object \"ErroSensor\" in the same scope" {  } { { "principal.v" "" { Text "/home/aluno/Documentos/pblfinal3/principal.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687280577469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal.v 1 1 " "Found 1 design units, including 1 entities, in source file principal.v" { { "Info" "ISGN_ENTITY_NAME" "1 principal " "Found entity 1: principal" {  } { { "principal.v" "" { Text "/home/aluno/Documentos/pblfinal3/principal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687280577471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687280577471 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit tempo6seg.v(5) " "Verilog HDL Declaration warning at tempo6seg.v(5): \"bit\" is SystemVerilog-2005 keyword" {  } { { "tempo6seg.v" "" { Text "/home/aluno/Documentos/pblfinal3/tempo6seg.v" 5 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1687280577471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo6seg.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo6seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 tempo6seg " "Found entity 1: tempo6seg" {  } { { "tempo6seg.v" "" { Text "/home/aluno/Documentos/pblfinal3/tempo6seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687280577471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687280577471 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit tempo2seg.v(5) " "Verilog HDL Declaration warning at tempo2seg.v(5): \"bit\" is SystemVerilog-2005 keyword" {  } { { "tempo2seg.v" "" { Text "/home/aluno/Documentos/pblfinal3/tempo2seg.v" 5 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1687280577471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo2seg.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo2seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 tempo2seg " "Found entity 1: tempo2seg" {  } { { "tempo2seg.v" "" { Text "/home/aluno/Documentos/pblfinal3/tempo2seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687280577471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687280577471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_clock " "Found entity 1: divisor_clock" {  } { { "divisor_clock.v" "" { Text "/home/aluno/Documentos/pblfinal3/divisor_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687280577472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687280577472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux28x7.v 1 1 " "Found 1 design units, including 1 entities, in source file mux28x7.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux28x7 " "Found entity 1: mux28x7" {  } { { "mux28x7.v" "" { Text "/home/aluno/Documentos/pblfinal3/mux28x7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687280577472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687280577472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mostrardisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file mostrardisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 mostrardisplay " "Found entity 1: mostrardisplay" {  } { { "mostrardisplay.v" "" { Text "/home/aluno/Documentos/pblfinal3/mostrardisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687280577473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687280577473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DEMUX4X1.v 1 1 " "Found 1 design units, including 1 entities, in source file DEMUX4X1.v" { { "Info" "ISGN_ENTITY_NAME" "1 DEMUX4X1 " "Found entity 1: DEMUX4X1" {  } { { "DEMUX4X1.v" "" { Text "/home/aluno/Documentos/pblfinal3/DEMUX4X1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687280577473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687280577473 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "21 decodificador28bits.v(149) " "Verilog HDL Expression warning at decodificador28bits.v(149): truncated literal to match 21 bits" {  } { { "decodificador28bits.v" "" { Text "/home/aluno/Documentos/pblfinal3/decodificador28bits.v" 149 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1687280577473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador28bits.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificador28bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador28bits " "Found entity 1: decodificador28bits" {  } { { "decodificador28bits.v" "" { Text "/home/aluno/Documentos/pblfinal3/decodificador28bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687280577473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687280577473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadora.v 1 1 " "Found 1 design units, including 1 entities, in source file contadora.v" { { "Info" "ISGN_ENTITY_NAME" "1 contadora " "Found entity 1: contadora" {  } { { "contadora.v" "" { Text "/home/aluno/Documentos/pblfinal3/contadora.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687280577474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687280577474 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit tempo10seg.v(5) " "Verilog HDL Declaration warning at tempo10seg.v(5): \"bit\" is SystemVerilog-2005 keyword" {  } { { "tempo10seg.v" "" { Text "/home/aluno/Documentos/pblfinal3/tempo10seg.v" 5 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1687280577474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo10seg.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo10seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 tempo10seg " "Found entity 1: tempo10seg" {  } { { "tempo10seg.v" "" { Text "/home/aluno/Documentos/pblfinal3/tempo10seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687280577474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687280577474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FFD.v 1 1 " "Found 1 design units, including 1 entities, in source file FFD.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "FFD.v" "" { Text "/home/aluno/Documentos/pblfinal3/FFD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687280577474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687280577474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "level_to_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file level_to_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 level_to_pulse " "Found entity 1: level_to_pulse" {  } { { "level_to_pulse.v" "" { Text "/home/aluno/Documentos/pblfinal3/level_to_pulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687280577475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687280577475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ErrMoeda.v 1 1 " "Found 1 design units, including 1 entities, in source file ErrMoeda.v" { { "Info" "ISGN_ENTITY_NAME" "1 ErrMoeda " "Found entity 1: ErrMoeda" {  } { { "ErrMoeda.v" "" { Text "/home/aluno/Documentos/pblfinal3/ErrMoeda.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687280577475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687280577475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ErrSensor.v 1 1 " "Found 1 design units, including 1 entities, in source file ErrSensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 ErrSensor " "Found entity 1: ErrSensor" {  } { { "ErrSensor.v" "" { Text "/home/aluno/Documentos/pblfinal3/ErrSensor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687280577475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687280577475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SomadorMoeda.v 1 1 " "Found 1 design units, including 1 entities, in source file SomadorMoeda.v" { { "Info" "ISGN_ENTITY_NAME" "1 SomadorMoeda " "Found entity 1: SomadorMoeda" {  } { { "SomadorMoeda.v" "" { Text "/home/aluno/Documentos/pblfinal3/SomadorMoeda.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687280577476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687280577476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MaquinadeEstados.v 1 1 " "Found 1 design units, including 1 entities, in source file MaquinadeEstados.v" { { "Info" "ISGN_ENTITY_NAME" "1 MaquinadeEstados " "Found entity 1: MaquinadeEstados" {  } { { "MaquinadeEstados.v" "" { Text "/home/aluno/Documentos/pblfinal3/MaquinadeEstados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687280577477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687280577477 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "principal.v(43) " "Verilog HDL Instantiation warning at principal.v(43): instance has no name" {  } { { "principal.v" "" { Text "/home/aluno/Documentos/pblfinal3/principal.v" 43 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1687280577478 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "level_to_pulse.v(11) " "Verilog HDL Instantiation warning at level_to_pulse.v(11): instance has no name" {  } { { "level_to_pulse.v" "" { Text "/home/aluno/Documentos/pblfinal3/level_to_pulse.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1687280577478 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "level_to_pulse.v(12) " "Verilog HDL Instantiation warning at level_to_pulse.v(12): instance has no name" {  } { { "level_to_pulse.v" "" { Text "/home/aluno/Documentos/pblfinal3/level_to_pulse.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1687280577478 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "principal.v(48) " "Verilog HDL Instantiation warning at principal.v(48): instance has no name" {  } { { "principal.v" "" { Text "/home/aluno/Documentos/pblfinal3/principal.v" 48 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1687280577478 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "principal.v(50) " "Verilog HDL Instantiation warning at principal.v(50): instance has no name" {  } { { "principal.v" "" { Text "/home/aluno/Documentos/pblfinal3/principal.v" 50 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1687280577478 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "principal.v(52) " "Verilog HDL Instantiation warning at principal.v(52): instance has no name" {  } { { "principal.v" "" { Text "/home/aluno/Documentos/pblfinal3/principal.v" 52 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1687280577478 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mostrardisplay.v(17) " "Verilog HDL Instantiation warning at mostrardisplay.v(17): instance has no name" {  } { { "mostrardisplay.v" "" { Text "/home/aluno/Documentos/pblfinal3/mostrardisplay.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1687280577478 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mostrardisplay.v(19) " "Verilog HDL Instantiation warning at mostrardisplay.v(19): instance has no name" {  } { { "mostrardisplay.v" "" { Text "/home/aluno/Documentos/pblfinal3/mostrardisplay.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1687280577479 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mostrardisplay.v(21) " "Verilog HDL Instantiation warning at mostrardisplay.v(21): instance has no name" {  } { { "mostrardisplay.v" "" { Text "/home/aluno/Documentos/pblfinal3/mostrardisplay.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1687280577479 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mostrardisplay.v(23) " "Verilog HDL Instantiation warning at mostrardisplay.v(23): instance has no name" {  } { { "mostrardisplay.v" "" { Text "/home/aluno/Documentos/pblfinal3/mostrardisplay.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1687280577479 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "principal.v(54) " "Verilog HDL Instantiation warning at principal.v(54): instance has no name" {  } { { "principal.v" "" { Text "/home/aluno/Documentos/pblfinal3/principal.v" 54 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1687280577479 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "principal.v(56) " "Verilog HDL Instantiation warning at principal.v(56): instance has no name" {  } { { "principal.v" "" { Text "/home/aluno/Documentos/pblfinal3/principal.v" 56 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1687280577479 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "principal " "Elaborating entity \"principal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687280577513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tempo2seg tempo2seg:entrega " "Elaborating entity \"tempo2seg\" for hierarchy \"tempo2seg:entrega\"" {  } { { "principal.v" "entrega" { Text "/home/aluno/Documentos/pblfinal3/principal.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687280577518 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 tempo2seg.v(15) " "Verilog HDL assignment warning at tempo2seg.v(15): truncated value with size 32 to match size of target (2)" {  } { { "tempo2seg.v" "" { Text "/home/aluno/Documentos/pblfinal3/tempo2seg.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687280577518 "|principal|tempo2seg:entrega"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tempo6seg tempo6seg:errosensor " "Elaborating entity \"tempo6seg\" for hierarchy \"tempo6seg:errosensor\"" {  } { { "principal.v" "errosensor" { Text "/home/aluno/Documentos/pblfinal3/principal.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687280577519 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tempo6seg.v(15) " "Verilog HDL assignment warning at tempo6seg.v(15): truncated value with size 32 to match size of target (3)" {  } { { "tempo6seg.v" "" { Text "/home/aluno/Documentos/pblfinal3/tempo6seg.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687280577519 "|principal|tempo6seg:errosensor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tempo10seg tempo10seg:bebiba " "Elaborating entity \"tempo10seg\" for hierarchy \"tempo10seg:bebiba\"" {  } { { "principal.v" "bebiba" { Text "/home/aluno/Documentos/pblfinal3/principal.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687280577519 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tempo10seg.v(15) " "Verilog HDL assignment warning at tempo10seg.v(15): truncated value with size 32 to match size of target (4)" {  } { { "tempo10seg.v" "" { Text "/home/aluno/Documentos/pblfinal3/tempo10seg.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687280577519 "|principal|tempo10seg:bebiba"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MaquinadeEstados MaquinadeEstados:comb_5 " "Elaborating entity \"MaquinadeEstados\" for hierarchy \"MaquinadeEstados:comb_5\"" {  } { { "principal.v" "comb_5" { Text "/home/aluno/Documentos/pblfinal3/principal.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687280577520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "level_to_pulse level_to_pulse:enter " "Elaborating entity \"level_to_pulse\" for hierarchy \"level_to_pulse:enter\"" {  } { { "principal.v" "enter" { Text "/home/aluno/Documentos/pblfinal3/principal.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687280577521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD level_to_pulse:enter\|FFD:comb_6 " "Elaborating entity \"FFD\" for hierarchy \"level_to_pulse:enter\|FFD:comb_6\"" {  } { { "level_to_pulse.v" "comb_6" { Text "/home/aluno/Documentos/pblfinal3/level_to_pulse.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687280577521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ErrSensor ErrSensor:comb_8 " "Elaborating entity \"ErrSensor\" for hierarchy \"ErrSensor:comb_8\"" {  } { { "principal.v" "comb_8" { Text "/home/aluno/Documentos/pblfinal3/principal.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687280577522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomadorMoeda SomadorMoeda:comb_9 " "Elaborating entity \"SomadorMoeda\" for hierarchy \"SomadorMoeda:comb_9\"" {  } { { "principal.v" "comb_9" { Text "/home/aluno/Documentos/pblfinal3/principal.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687280577522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ErrMoeda ErrMoeda:comb_10 " "Elaborating entity \"ErrMoeda\" for hierarchy \"ErrMoeda:comb_10\"" {  } { { "principal.v" "comb_10" { Text "/home/aluno/Documentos/pblfinal3/principal.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687280577522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mostrardisplay mostrardisplay:comb_11 " "Elaborating entity \"mostrardisplay\" for hierarchy \"mostrardisplay:comb_11\"" {  } { { "principal.v" "comb_11" { Text "/home/aluno/Documentos/pblfinal3/principal.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687280577523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadora mostrardisplay:comb_11\|contadora:comb_3 " "Elaborating entity \"contadora\" for hierarchy \"mostrardisplay:comb_11\|contadora:comb_3\"" {  } { { "mostrardisplay.v" "comb_3" { Text "/home/aluno/Documentos/pblfinal3/mostrardisplay.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687280577523 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 contadora.v(9) " "Verilog HDL assignment warning at contadora.v(9): truncated value with size 32 to match size of target (3)" {  } { { "contadora.v" "" { Text "/home/aluno/Documentos/pblfinal3/contadora.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687280577524 "|principal|mostrardisplay:comb_11|contadora:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador28bits mostrardisplay:comb_11\|decodificador28bits:comb_4 " "Elaborating entity \"decodificador28bits\" for hierarchy \"mostrardisplay:comb_11\|decodificador28bits:comb_4\"" {  } { { "mostrardisplay.v" "comb_4" { Text "/home/aluno/Documentos/pblfinal3/mostrardisplay.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687280577524 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "soma decodificador28bits.v(32) " "Verilog HDL Always Construct warning at decodificador28bits.v(32): variable \"soma\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decodificador28bits.v" "" { Text "/home/aluno/Documentos/pblfinal3/decodificador28bits.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687280577524 "|principal|mostrardisplay:comb_11|decodificador28bits:comb_4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "soma decodificador28bits.v(36) " "Verilog HDL Always Construct warning at decodificador28bits.v(36): variable \"soma\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decodificador28bits.v" "" { Text "/home/aluno/Documentos/pblfinal3/decodificador28bits.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687280577524 "|principal|mostrardisplay:comb_11|decodificador28bits:comb_4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "soma decodificador28bits.v(40) " "Verilog HDL Always Construct warning at decodificador28bits.v(40): variable \"soma\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decodificador28bits.v" "" { Text "/home/aluno/Documentos/pblfinal3/decodificador28bits.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687280577524 "|principal|mostrardisplay:comb_11|decodificador28bits:comb_4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "soma decodificador28bits.v(44) " "Verilog HDL Always Construct warning at decodificador28bits.v(44): variable \"soma\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decodificador28bits.v" "" { Text "/home/aluno/Documentos/pblfinal3/decodificador28bits.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687280577524 "|principal|mostrardisplay:comb_11|decodificador28bits:comb_4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "soma decodificador28bits.v(48) " "Verilog HDL Always Construct warning at decodificador28bits.v(48): variable \"soma\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decodificador28bits.v" "" { Text "/home/aluno/Documentos/pblfinal3/decodificador28bits.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687280577525 "|principal|mostrardisplay:comb_11|decodificador28bits:comb_4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "soma decodificador28bits.v(52) " "Verilog HDL Always Construct warning at decodificador28bits.v(52): variable \"soma\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decodificador28bits.v" "" { Text "/home/aluno/Documentos/pblfinal3/decodificador28bits.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687280577525 "|principal|mostrardisplay:comb_11|decodificador28bits:comb_4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "soma decodificador28bits.v(56) " "Verilog HDL Always Construct warning at decodificador28bits.v(56): variable \"soma\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decodificador28bits.v" "" { Text "/home/aluno/Documentos/pblfinal3/decodificador28bits.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687280577525 "|principal|mostrardisplay:comb_11|decodificador28bits:comb_4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "soma decodificador28bits.v(60) " "Verilog HDL Always Construct warning at decodificador28bits.v(60): variable \"soma\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decodificador28bits.v" "" { Text "/home/aluno/Documentos/pblfinal3/decodificador28bits.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687280577525 "|principal|mostrardisplay:comb_11|decodificador28bits:comb_4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "soma decodificador28bits.v(64) " "Verilog HDL Always Construct warning at decodificador28bits.v(64): variable \"soma\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decodificador28bits.v" "" { Text "/home/aluno/Documentos/pblfinal3/decodificador28bits.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687280577525 "|principal|mostrardisplay:comb_11|decodificador28bits:comb_4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "valoramais decodificador28bits.v(67) " "Verilog HDL Always Construct warning at decodificador28bits.v(67): variable \"valoramais\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decodificador28bits.v" "" { Text "/home/aluno/Documentos/pblfinal3/decodificador28bits.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687280577525 "|principal|mostrardisplay:comb_11|decodificador28bits:comb_4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "soma decodificador28bits.v(116) " "Verilog HDL Always Construct warning at decodificador28bits.v(116): variable \"soma\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decodificador28bits.v" "" { Text "/home/aluno/Documentos/pblfinal3/decodificador28bits.v" 116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687280577525 "|principal|mostrardisplay:comb_11|decodificador28bits:comb_4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "soma decodificador28bits.v(120) " "Verilog HDL Always Construct warning at decodificador28bits.v(120): variable \"soma\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decodificador28bits.v" "" { Text "/home/aluno/Documentos/pblfinal3/decodificador28bits.v" 120 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687280577525 "|principal|mostrardisplay:comb_11|decodificador28bits:comb_4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "soma decodificador28bits.v(124) " "Verilog HDL Always Construct warning at decodificador28bits.v(124): variable \"soma\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decodificador28bits.v" "" { Text "/home/aluno/Documentos/pblfinal3/decodificador28bits.v" 124 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687280577525 "|principal|mostrardisplay:comb_11|decodificador28bits:comb_4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "soma decodificador28bits.v(128) " "Verilog HDL Always Construct warning at decodificador28bits.v(128): variable \"soma\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decodificador28bits.v" "" { Text "/home/aluno/Documentos/pblfinal3/decodificador28bits.v" 128 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687280577525 "|principal|mostrardisplay:comb_11|decodificador28bits:comb_4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "soma decodificador28bits.v(132) " "Verilog HDL Always Construct warning at decodificador28bits.v(132): variable \"soma\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decodificador28bits.v" "" { Text "/home/aluno/Documentos/pblfinal3/decodificador28bits.v" 132 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687280577525 "|principal|mostrardisplay:comb_11|decodificador28bits:comb_4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "soma decodificador28bits.v(136) " "Verilog HDL Always Construct warning at decodificador28bits.v(136): variable \"soma\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decodificador28bits.v" "" { Text "/home/aluno/Documentos/pblfinal3/decodificador28bits.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687280577525 "|principal|mostrardisplay:comb_11|decodificador28bits:comb_4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "soma decodificador28bits.v(140) " "Verilog HDL Always Construct warning at decodificador28bits.v(140): variable \"soma\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decodificador28bits.v" "" { Text "/home/aluno/Documentos/pblfinal3/decodificador28bits.v" 140 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687280577525 "|principal|mostrardisplay:comb_11|decodificador28bits:comb_4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "soma decodificador28bits.v(144) " "Verilog HDL Always Construct warning at decodificador28bits.v(144): variable \"soma\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decodificador28bits.v" "" { Text "/home/aluno/Documentos/pblfinal3/decodificador28bits.v" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687280577525 "|principal|mostrardisplay:comb_11|decodificador28bits:comb_4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "soma decodificador28bits.v(148) " "Verilog HDL Always Construct warning at decodificador28bits.v(148): variable \"soma\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decodificador28bits.v" "" { Text "/home/aluno/Documentos/pblfinal3/decodificador28bits.v" 148 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687280577525 "|principal|mostrardisplay:comb_11|decodificador28bits:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux28x7 mostrardisplay:comb_11\|mux28x7:comb_5 " "Elaborating entity \"mux28x7\" for hierarchy \"mostrardisplay:comb_11\|mux28x7:comb_5\"" {  } { { "mostrardisplay.v" "comb_5" { Text "/home/aluno/Documentos/pblfinal3/mostrardisplay.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687280577525 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 7 mux28x7.v(12) " "Verilog HDL assignment warning at mux28x7.v(12): truncated value with size 28 to match size of target (7)" {  } { { "mux28x7.v" "" { Text "/home/aluno/Documentos/pblfinal3/mux28x7.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687280577525 "|principal|mostrardisplay:comb_11|mux28x7:comb_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEMUX4X1 mostrardisplay:comb_11\|DEMUX4X1:comb_6 " "Elaborating entity \"DEMUX4X1\" for hierarchy \"mostrardisplay:comb_11\|DEMUX4X1:comb_6\"" {  } { { "mostrardisplay.v" "comb_6" { Text "/home/aluno/Documentos/pblfinal3/mostrardisplay.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687280577525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_clock divisor_clock:comb_12 " "Elaborating entity \"divisor_clock\" for hierarchy \"divisor_clock:comb_12\"" {  } { { "principal.v" "comb_12" { Text "/home/aluno/Documentos/pblfinal3/principal.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687280577526 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mostrardisplay:comb_11\|cadeia\[27\] " "Net \"mostrardisplay:comb_11\|cadeia\[27\]\" is missing source, defaulting to GND" {  } { { "mostrardisplay.v" "cadeia\[27\]" { Text "/home/aluno/Documentos/pblfinal3/mostrardisplay.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1687280577537 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mostrardisplay:comb_11\|cadeia\[26\] " "Net \"mostrardisplay:comb_11\|cadeia\[26\]\" is missing source, defaulting to GND" {  } { { "mostrardisplay.v" "cadeia\[26\]" { Text "/home/aluno/Documentos/pblfinal3/mostrardisplay.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1687280577537 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mostrardisplay:comb_11\|cadeia\[25\] " "Net \"mostrardisplay:comb_11\|cadeia\[25\]\" is missing source, defaulting to GND" {  } { { "mostrardisplay.v" "cadeia\[25\]" { Text "/home/aluno/Documentos/pblfinal3/mostrardisplay.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1687280577537 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mostrardisplay:comb_11\|cadeia\[24\] " "Net \"mostrardisplay:comb_11\|cadeia\[24\]\" is missing source, defaulting to GND" {  } { { "mostrardisplay.v" "cadeia\[24\]" { Text "/home/aluno/Documentos/pblfinal3/mostrardisplay.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1687280577537 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mostrardisplay:comb_11\|cadeia\[23\] " "Net \"mostrardisplay:comb_11\|cadeia\[23\]\" is missing source, defaulting to GND" {  } { { "mostrardisplay.v" "cadeia\[23\]" { Text "/home/aluno/Documentos/pblfinal3/mostrardisplay.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1687280577537 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mostrardisplay:comb_11\|cadeia\[22\] " "Net \"mostrardisplay:comb_11\|cadeia\[22\]\" is missing source, defaulting to GND" {  } { { "mostrardisplay.v" "cadeia\[22\]" { Text "/home/aluno/Documentos/pblfinal3/mostrardisplay.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1687280577537 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mostrardisplay:comb_11\|cadeia\[21\] " "Net \"mostrardisplay:comb_11\|cadeia\[21\]\" is missing source, defaulting to GND" {  } { { "mostrardisplay.v" "cadeia\[21\]" { Text "/home/aluno/Documentos/pblfinal3/mostrardisplay.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1687280577537 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1687280577537 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_7 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "level_to_pulse.v" "comb_7" { Text "/home/aluno/Documentos/pblfinal3/level_to_pulse.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1687280577537 "|principal|level_to_pulse:enter|FFD:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_6 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "level_to_pulse.v" "comb_6" { Text "/home/aluno/Documentos/pblfinal3/level_to_pulse.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1687280577537 "|principal|level_to_pulse:enter|FFD:comb_6"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1687280577796 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "digito\[3\] VCC " "Pin \"digito\[3\]\" is stuck at VCC" {  } { { "principal.v" "" { Text "/home/aluno/Documentos/pblfinal3/principal.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687280577913 "|principal|digito[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ponto VCC " "Pin \"ponto\" is stuck at VCC" {  } { { "principal.v" "" { Text "/home/aluno/Documentos/pblfinal3/principal.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687280577913 "|principal|ponto"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1687280577913 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1687280578074 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "259 " "Implemented 259 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1687280578082 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1687280578082 ""} { "Info" "ICUT_CUT_TM_LCELLS" "234 " "Implemented 234 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1687280578082 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1687280578082 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Documentos/pblfinal3/output_files/problema3.map.smsg " "Generated suppressed messages file /home/aluno/Documentos/pblfinal3/output_files/problema3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687280578107 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "343 " "Peak virtual memory: 343 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687280578114 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 20 14:02:58 2023 " "Processing ended: Tue Jun 20 14:02:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687280578114 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687280578114 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687280578114 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687280578114 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1687280578692 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687280578692 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 20 14:02:58 2023 " "Processing started: Tue Jun 20 14:02:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687280578692 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1687280578692 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off problema3 -c problema3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off problema3 -c problema3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1687280578692 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1687280578719 ""}
{ "Info" "0" "" "Project  = problema3" {  } {  } 0 0 "Project  = problema3" 0 0 "Fitter" 0 0 1687280578719 ""}
{ "Info" "0" "" "Revision = problema3" {  } {  } 0 0 "Revision = problema3" 0 0 "Fitter" 0 0 1687280578719 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1687280578758 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1687280578758 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "problema3 EPM240T100C5 " "Selected device EPM240T100C5 for design \"problema3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1687280578760 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1687280578812 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1687280578812 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1687280578836 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1687280578839 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1687280578868 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1687280578868 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1687280578868 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1687280578868 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1687280578868 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1687280578868 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "problema3.sdc " "Synopsys Design Constraints File file not found: 'problema3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1687280578899 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1687280578899 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1687280578902 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1687280578902 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1687280578902 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1687280578902 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000        clock " "   1.000        clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1687280578902 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_clock:comb_12\|counter2\[24\] " "   1.000 divisor_clock:comb_12\|counter2\[24\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1687280578902 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_clock:comb_12\|counter\[15\] " "   1.000 divisor_clock:comb_12\|counter\[15\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1687280578902 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1687280578902 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1687280578906 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1687280578907 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1687280578909 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clock Global clock in PIN 12 " "Automatically promoted signal \"clock\" to use Global clock in PIN 12" {  } { { "principal.v" "" { Text "/home/aluno/Documentos/pblfinal3/principal.v" 9 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1687280578918 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "divisor_clock:comb_12\|counter2\[24\] Global clock " "Automatically promoted some destinations of signal \"divisor_clock:comb_12\|counter2\[24\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "divisor_clock:comb_12\|counter2\[24\] " "Destination \"divisor_clock:comb_12\|counter2\[24\]\" may be non-global or may not use global clock" {  } { { "divisor_clock.v" "" { Text "/home/aluno/Documentos/pblfinal3/divisor_clock.v" 24 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1687280578918 ""}  } { { "divisor_clock.v" "" { Text "/home/aluno/Documentos/pblfinal3/divisor_clock.v" 24 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1687280578918 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "divisor_clock:comb_12\|counter\[15\] Global clock " "Automatically promoted some destinations of signal \"divisor_clock:comb_12\|counter\[15\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "divisor_clock:comb_12\|counter\[15\] " "Destination \"divisor_clock:comb_12\|counter\[15\]\" may be non-global or may not use global clock" {  } { { "divisor_clock.v" "" { Text "/home/aluno/Documentos/pblfinal3/divisor_clock.v" 17 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1687280578918 ""}  } { { "divisor_clock.v" "" { Text "/home/aluno/Documentos/pblfinal3/divisor_clock.v" 17 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1687280578918 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1687280578918 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1687280578921 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1687280578932 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1687280578950 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1687280578951 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1687280578951 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1687280578951 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687280578956 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1687280578958 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1687280579034 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687280579135 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1687280579137 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1687280579425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687280579425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1687280579442 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "14 " "Router estimated average interconnect usage is 14% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "/home/aluno/Documentos/pblfinal3/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1687280579543 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1687280579543 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1687280579663 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1687280579663 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687280579663 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1687280579673 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687280579678 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1687280579687 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "975 " "Peak virtual memory: 975 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687280579712 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 20 14:02:59 2023 " "Processing ended: Tue Jun 20 14:02:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687280579712 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687280579712 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687280579712 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1687280579712 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1687280580339 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687280580339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 20 14:03:00 2023 " "Processing started: Tue Jun 20 14:03:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687280580339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1687280580339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off problema3 -c problema3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off problema3 -c problema3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1687280580339 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1687280580460 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1687280580474 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1687280580476 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "327 " "Peak virtual memory: 327 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687280580519 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 20 14:03:00 2023 " "Processing ended: Tue Jun 20 14:03:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687280580519 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687280580519 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687280580519 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1687280580519 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1687280580593 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1687280581066 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687280581066 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 20 14:03:00 2023 " "Processing started: Tue Jun 20 14:03:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687280581066 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1687280581066 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta problema3 -c problema3 " "Command: quartus_sta problema3 -c problema3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1687280581066 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1687280581095 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1687280581143 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1687280581144 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687280581198 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687280581198 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1687280581262 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1687280581395 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "problema3.sdc " "Synopsys Design Constraints File file not found: 'problema3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1687280581415 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1687280581416 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_clock:comb_12\|counter\[15\] divisor_clock:comb_12\|counter\[15\] " "create_clock -period 1.000 -name divisor_clock:comb_12\|counter\[15\] divisor_clock:comb_12\|counter\[15\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687280581417 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687280581417 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_clock:comb_12\|counter2\[24\] divisor_clock:comb_12\|counter2\[24\] " "create_clock -period 1.000 -name divisor_clock:comb_12\|counter2\[24\] divisor_clock:comb_12\|counter2\[24\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687280581417 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687280581417 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1687280581418 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1687280581423 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1687280581424 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.121 " "Worst-case setup slack is -6.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687280581424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687280581424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.121             -86.898 divisor_clock:comb_12\|counter\[15\]  " "   -6.121             -86.898 divisor_clock:comb_12\|counter\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687280581424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.389            -164.990 clock  " "   -5.389            -164.990 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687280581424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.584             -42.623 divisor_clock:comb_12\|counter2\[24\]  " "   -2.584             -42.623 divisor_clock:comb_12\|counter2\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687280581424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687280581424 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.607 " "Worst-case hold slack is -1.607" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687280581425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687280581425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.607              -3.100 clock  " "   -1.607              -3.100 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687280581425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.078               0.000 divisor_clock:comb_12\|counter2\[24\]  " "    1.078               0.000 divisor_clock:comb_12\|counter2\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687280581425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.715               0.000 divisor_clock:comb_12\|counter\[15\]  " "    1.715               0.000 divisor_clock:comb_12\|counter\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687280581425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687280581425 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1687280581426 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1687280581426 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687280581426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687280581426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clock  " "   -2.289              -2.289 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687280581426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_clock:comb_12\|counter2\[24\]  " "    0.234               0.000 divisor_clock:comb_12\|counter2\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687280581426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_clock:comb_12\|counter\[15\]  " "    0.234               0.000 divisor_clock:comb_12\|counter\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687280581426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687280581426 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1687280581440 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1687280581444 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1687280581445 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "345 " "Peak virtual memory: 345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687280581458 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 20 14:03:01 2023 " "Processing ended: Tue Jun 20 14:03:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687280581458 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687280581458 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687280581458 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1687280581458 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1687280582055 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687280582055 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 20 14:03:01 2023 " "Processing started: Tue Jun 20 14:03:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687280582055 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1687280582055 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off problema3 -c problema3 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off problema3 -c problema3" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1687280582055 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1687280582212 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "problema3.vo /home/aluno/Documentos/pblfinal3/simulation/modelsim/ simulation " "Generated file problema3.vo in folder \"/home/aluno/Documentos/pblfinal3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1687280582277 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "578 " "Peak virtual memory: 578 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687280582289 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 20 14:03:02 2023 " "Processing ended: Tue Jun 20 14:03:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687280582289 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687280582289 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687280582289 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1687280582289 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 64 s " "Quartus Prime Full Compilation was successful. 0 errors, 64 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1687280582364 ""}
