Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu May 12 20:38:22 2022
| Host         : DESKTOP-L16NRCS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Game_control_sets_placed.rpt
| Design       : Game
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    35 |
|    Minimum number of control sets                        |    35 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   163 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    35 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            9 |
| No           | No                    | Yes                    |             109 |           36 |
| No           | Yes                   | No                     |             114 |           33 |
| Yes          | No                    | No                     |               4 |            1 |
| Yes          | No                    | Yes                    |              32 |           13 |
| Yes          | Yes                   | No                     |             124 |           35 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------+-------------------------------------------------------------------+----------------------------------------+------------------+----------------+
|               Clock Signal               |                           Enable Signal                           |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+------------------------------------------+-------------------------------------------------------------------+----------------------------------------+------------------+----------------+
|  nolabel_line39/outsignal_reg_0          |                                                                   | RESET_IBUF                             |                1 |              1 |
|  nolabel_line36/nolabel_line10/Clk00_out |                                                                   |                                        |                1 |              1 |
| ~nolabel_line44/nolabel_line10/GameOver  |                                                                   |                                        |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG                     | nolabel_line54/nolabel_line73/start_note_i_1_n_0                  | nolabel_line56/AR[0]                   |                1 |              1 |
|  nolabel_line36/nolabel_line10/Clk0      |                                                                   | nolabel_line44/nolabel_line8/Load      |                1 |              2 |
|  nolabel_line36/nolabel_line10/Clk0      |                                                                   | nolabel_line44/nolabel_line8/out_reg_1 |                1 |              2 |
|  nolabel_line36/nolabel_line10/Clk00_out |                                                                   | nolabel_line44/nolabel_line8/Load      |                1 |              2 |
|  nolabel_line36/nolabel_line10/Clk00_out |                                                                   | nolabel_line44/nolabel_line8/out_reg_1 |                1 |              2 |
|  nolabel_line44/nolabel_line8/Load       |                                                                   | nolabel_line44/nolabel_line8/out_reg_1 |                1 |              2 |
|  nolabel_line42/CLK                      |                                                                   |                                        |                3 |              3 |
|  nolabel_line36/nolabel_line10/Clk0      |                                                                   | nolabel_line44/nolabel_line8/out_reg_0 |                1 |              4 |
|  nolabel_line36/nolabel_line10/Clk00_out |                                                                   | nolabel_line44/nolabel_line8/out_reg_0 |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG                     |                                                                   | RESETCLK_IBUF                          |                4 |              4 |
|  CLK100MHZ_IBUF_BUFG                     | nolabel_line54/nolabel_line73/number[3]_i_1_n_0                   | nolabel_line56/AR[0]                   |                3 |              4 |
|  CLK100MHZ_IBUF_BUFG                     | nolabel_line56/E[0]                                               |                                        |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                     | nolabel_line36/nolabel_line10/E[0]                                | RESET_IBUF                             |                1 |              4 |
|  nolabel_line40/CLK                      | nolabel_line53/code[6]_i_1_n_0                                    | RESET_IBUF                             |                2 |              5 |
|  nolabel_line41/CLK2HZ                   |                                                                   | RESET_IBUF                             |                3 |              6 |
|  nolabel_line41/CLK2HZ                   | nolabel_line52/out[5]_i_1_n_0                                     | RESET_IBUF                             |                3 |              6 |
|  CLK100MHZ_IBUF_BUFG                     | nolabel_line36/nolabel_line10/seed_next                           | RESET_IBUF                             |                1 |              6 |
|  CLK100MHZ_IBUF_BUFG                     | nolabel_line36/nolabel_line9/FSM_sequential_state_reg_reg[0]_0[0] | RESET_IBUF                             |                2 |              6 |
|  nolabel_line40/CLK                      |                                                                   | RESET_IBUF                             |                5 |              9 |
|  CLK100MHZ_IBUF_BUFG                     |                                                                   |                                        |                4 |              9 |
|  CLK100MHZ_IBUF_BUFG                     | nolabel_line60/number[9]_i_2__0_n_0                               | nolabel_line56/win_reg_0[0]            |                4 |             10 |
|  CLK100MHZ_IBUF_BUFG                     | nolabel_line59/number[9]_i_1__0_n_0                               | nolabel_line44/nolabel_line10/SR[0]    |                5 |             10 |
|  CLK100MHZ_IBUF_BUFG                     |                                                                   | RESET_IBUF                             |                7 |             12 |
|  CLK100MHZ_IBUF_BUFG                     | nolabel_line60/time1[0]_i_2_n_0                                   | nolabel_line60/counter[0]_i_1__4_n_0   |                5 |             20 |
|  CLK100MHZ_IBUF_BUFG                     | nolabel_line59/time1[0]_i_2__0_n_0                                | nolabel_line59/counter[0]_i_1__5_n_0   |                5 |             20 |
|  CLK100MHZ_IBUF_BUFG                     |                                                                   | nolabel_line39/counter[0]_i_1_n_0      |                7 |             27 |
|  CLK100MHZ_IBUF_BUFG                     |                                                                   | nolabel_line41/counter[0]_i_1__1_n_0   |                7 |             27 |
|  CLK100MHZ_IBUF_BUFG                     |                                                                   | nolabel_line42/counter[0]_i_1__2_n_0   |                7 |             27 |
|  CLK100MHZ_IBUF_BUFG                     |                                                                   | nolabel_line40/counter[0]_i_1__0_n_0   |                7 |             27 |
|  CLK100MHZ_IBUF_BUFG                     | nolabel_line60/time1[0]_i_2_n_0                                   | nolabel_line60/time1[0]_i_1__0_n_0     |                8 |             32 |
|  CLK100MHZ_IBUF_BUFG                     | nolabel_line59/time1[0]_i_2__0_n_0                                | nolabel_line59/time1[0]_i_1__1_n_0     |                8 |             32 |
|  CLK100MHZ_IBUF_BUFG                     |                                                                   | nolabel_line56/AR[0]                   |               13 |             65 |
+------------------------------------------+-------------------------------------------------------------------+----------------------------------------+------------------+----------------+


