--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 25 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9739 paths analyzed, 219 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.833ns.
--------------------------------------------------------------------------------
Slack:                  29.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_9_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.783ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.286 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_9_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y23.AQ      Tcko                  0.430   CounterX_9_3
                                                       syncgen/CounterX_9_1
    SLICE_X17Y26.B3      net (fanout=10)       2.040   CounterX_9_1
    SLICE_X17Y26.B       Tilo                  0.259   N281
                                                       GND_1_o_CounterX[10]_AND_109_o11_1
    SLICE_X15Y20.A2      net (fanout=14)       2.430   GND_1_o_CounterX[10]_AND_109_o11
    SLICE_X15Y20.A       Tilo                  0.259   R_inv118
                                                       CounterX[10]_GND_1_o_LessThan_202_o11
    SLICE_X20Y26.B6      net (fanout=3)        1.402   CounterX[10]_GND_1_o_LessThan_202_o
    SLICE_X20Y26.B       Tilo                  0.254   R_inv51
                                                       R_inv48
    SLICE_X20Y26.D1      net (fanout=2)        0.605   R_inv51
    SLICE_X20Y26.CMUX    Topdc                 0.456   R_inv51
                                                       R_inv49_SW1_F
                                                       R_inv49_SW1
    SLICE_X14Y25.A5      net (fanout=1)        1.141   N244
    SLICE_X14Y25.A       Tilo                  0.235   N243
                                                       R_inv51
    SLICE_X19Y25.B6      net (fanout=1)        0.410   R_inv54
    SLICE_X19Y25.B       Tilo                  0.259   vga_B_OBUF
                                                       R_inv59
    SLICE_X19Y25.A5      net (fanout=1)        0.230   R_inv62
    SLICE_X19Y25.CLK     Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     10.783ns (2.525ns logic, 8.258ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  29.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_9_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.489ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.286 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_9_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y23.AQ      Tcko                  0.430   CounterX_9_3
                                                       syncgen/CounterX_9_1
    SLICE_X17Y26.B3      net (fanout=10)       2.040   CounterX_9_1
    SLICE_X17Y26.B       Tilo                  0.259   N281
                                                       GND_1_o_CounterX[10]_AND_109_o11_1
    SLICE_X15Y20.A2      net (fanout=14)       2.430   GND_1_o_CounterX[10]_AND_109_o11
    SLICE_X15Y20.A       Tilo                  0.259   R_inv118
                                                       CounterX[10]_GND_1_o_LessThan_202_o11
    SLICE_X20Y26.B6      net (fanout=3)        1.402   CounterX[10]_GND_1_o_LessThan_202_o
    SLICE_X20Y26.B       Tilo                  0.254   R_inv51
                                                       R_inv48
    SLICE_X20Y26.C4      net (fanout=2)        0.337   R_inv51
    SLICE_X20Y26.CMUX    Tilo                  0.430   R_inv51
                                                       R_inv49_SW1_G
                                                       R_inv49_SW1
    SLICE_X14Y25.A5      net (fanout=1)        1.141   N244
    SLICE_X14Y25.A       Tilo                  0.235   N243
                                                       R_inv51
    SLICE_X19Y25.B6      net (fanout=1)        0.410   R_inv54
    SLICE_X19Y25.B       Tilo                  0.259   vga_B_OBUF
                                                       R_inv59
    SLICE_X19Y25.A5      net (fanout=1)        0.230   R_inv62
    SLICE_X19Y25.CLK     Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     10.489ns (2.499ns logic, 7.990ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  29.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_9_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.284ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.286 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_9_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y23.AQ      Tcko                  0.430   CounterX_9_3
                                                       syncgen/CounterX_9_1
    SLICE_X13Y18.B4      net (fanout=10)       1.434   CounterX_9_1
    SLICE_X13Y18.B       Tilo                  0.259   CounterX[10]_GND_1_o_LessThan_537_o121
                                                       CounterX[10]_GND_1_o_LessThan_537_o121_1
    SLICE_X20Y21.B1      net (fanout=13)       1.860   CounterX[10]_GND_1_o_LessThan_537_o121
    SLICE_X20Y21.B       Tilo                  0.254   N110
                                                       CounterX[10]_GND_1_o_LessThan_38_o1
    SLICE_X16Y20.A3      net (fanout=3)        1.241   CounterX[10]_GND_1_o_LessThan_38_o
    SLICE_X16Y20.A       Tilo                  0.254   SF8383
                                                       GND_1_o_CounterX[10]_AND_16_o1
    SLICE_X20Y26.D6      net (fanout=5)        1.448   GND_1_o_CounterX[10]_AND_16_o
    SLICE_X20Y26.CMUX    Topdc                 0.456   R_inv51
                                                       R_inv49_SW1_F
                                                       R_inv49_SW1
    SLICE_X14Y25.A5      net (fanout=1)        1.141   N244
    SLICE_X14Y25.A       Tilo                  0.235   N243
                                                       R_inv51
    SLICE_X19Y25.B6      net (fanout=1)        0.410   R_inv54
    SLICE_X19Y25.B       Tilo                  0.259   vga_B_OBUF
                                                       R_inv59
    SLICE_X19Y25.A5      net (fanout=1)        0.230   R_inv62
    SLICE_X19Y25.CLK     Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     10.284ns (2.520ns logic, 7.764ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  29.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_9_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.258ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.286 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_9_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y23.AQ      Tcko                  0.430   CounterX_9_3
                                                       syncgen/CounterX_9_1
    SLICE_X13Y18.B4      net (fanout=10)       1.434   CounterX_9_1
    SLICE_X13Y18.B       Tilo                  0.259   CounterX[10]_GND_1_o_LessThan_537_o121
                                                       CounterX[10]_GND_1_o_LessThan_537_o121_1
    SLICE_X20Y21.B1      net (fanout=13)       1.860   CounterX[10]_GND_1_o_LessThan_537_o121
    SLICE_X20Y21.B       Tilo                  0.254   N110
                                                       CounterX[10]_GND_1_o_LessThan_38_o1
    SLICE_X16Y20.A3      net (fanout=3)        1.241   CounterX[10]_GND_1_o_LessThan_38_o
    SLICE_X16Y20.A       Tilo                  0.254   SF8383
                                                       GND_1_o_CounterX[10]_AND_16_o1
    SLICE_X20Y26.C6      net (fanout=5)        1.448   GND_1_o_CounterX[10]_AND_16_o
    SLICE_X20Y26.CMUX    Tilo                  0.430   R_inv51
                                                       R_inv49_SW1_G
                                                       R_inv49_SW1
    SLICE_X14Y25.A5      net (fanout=1)        1.141   N244
    SLICE_X14Y25.A       Tilo                  0.235   N243
                                                       R_inv51
    SLICE_X19Y25.B6      net (fanout=1)        0.410   R_inv54
    SLICE_X19Y25.B       Tilo                  0.259   vga_B_OBUF
                                                       R_inv59
    SLICE_X19Y25.A5      net (fanout=1)        0.230   R_inv62
    SLICE_X19Y25.CLK     Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     10.258ns (2.494ns logic, 7.764ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  29.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_9_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.244ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.286 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_9_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y23.AQ      Tcko                  0.430   CounterX_9_3
                                                       syncgen/CounterX_9_1
    SLICE_X16Y27.B2      net (fanout=10)       2.022   CounterX_9_1
    SLICE_X16Y27.B       Tilo                  0.254   N100
                                                       GND_1_o_CounterX[10]_LessThan_169_o111_1
    SLICE_X21Y23.B2      net (fanout=14)       1.430   GND_1_o_CounterX[10]_LessThan_169_o111
    SLICE_X21Y23.B       Tilo                  0.259   N6
                                                       GND_1_o_CounterX[10]_LessThan_57_o1
    SLICE_X17Y21.D2      net (fanout=5)        1.383   GND_1_o_CounterX[10]_LessThan_57_o
    SLICE_X17Y21.D       Tilo                  0.259   CounterX_7_3
                                                       R_inv201_SW0
    SLICE_X21Y26.C1      net (fanout=1)        1.562   N80
    SLICE_X21Y26.C       Tilo                  0.259   GND_1_o_CounterX[10]_AND_14_o
                                                       R_inv201
    SLICE_X18Y26.D6      net (fanout=1)        0.559   R_inv201
    SLICE_X18Y26.D       Tilo                  0.235   R_inv215
                                                       R_inv215
    SLICE_X18Y26.C6      net (fanout=1)        0.143   R_inv215
    SLICE_X18Y26.C       Tilo                  0.235   R_inv215
                                                       R_inv241
    SLICE_X19Y25.A1      net (fanout=1)        0.841   R_inv241
    SLICE_X19Y25.CLK     Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     10.244ns (2.304ns logic, 7.940ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  29.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_7_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.111ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.286 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_7_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y21.AQ      Tcko                  0.430   CounterX_7_3
                                                       syncgen/CounterX_7_1
    SLICE_X8Y24.B1       net (fanout=7)        1.437   CounterX_7_1
    SLICE_X8Y24.B        Tilo                  0.254   GND_1_o_CounterX[10]_LessThan_147_o
                                                       GND_1_o_CounterX[10]_LessThan_212_o21
    SLICE_X21Y27.D2      net (fanout=18)       1.635   GND_1_o_CounterX[10]_LessThan_212_o2
    SLICE_X21Y27.D       Tilo                  0.259   GND_1_o_CounterX[10]_LessThan_100_o
                                                       GND_1_o_CounterX[10]_LessThan_100_o1
    SLICE_X12Y24.B2      net (fanout=2)        2.237   GND_1_o_CounterX[10]_LessThan_100_o
    SLICE_X12Y24.B       Tilo                  0.254   R_inv27
                                                       R_inv228
    SLICE_X18Y22.D4      net (fanout=1)        0.971   R_inv228
    SLICE_X18Y22.D       Tilo                  0.235   N307
                                                       R_inv240_SW0
    SLICE_X18Y26.C2      net (fanout=1)        0.950   N307
    SLICE_X18Y26.C       Tilo                  0.235   R_inv215
                                                       R_inv241
    SLICE_X19Y25.A1      net (fanout=1)        0.841   R_inv241
    SLICE_X19Y25.CLK     Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     10.111ns (2.040ns logic, 8.071ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  29.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_10_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.046ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.286 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_10_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.AQ      Tcko                  0.525   CounterX_10_3
                                                       syncgen/CounterX_10_1
    SLICE_X13Y18.B3      net (fanout=12)       1.101   CounterX_10_1
    SLICE_X13Y18.B       Tilo                  0.259   CounterX[10]_GND_1_o_LessThan_537_o121
                                                       CounterX[10]_GND_1_o_LessThan_537_o121_1
    SLICE_X20Y21.B1      net (fanout=13)       1.860   CounterX[10]_GND_1_o_LessThan_537_o121
    SLICE_X20Y21.B       Tilo                  0.254   N110
                                                       CounterX[10]_GND_1_o_LessThan_38_o1
    SLICE_X16Y20.A3      net (fanout=3)        1.241   CounterX[10]_GND_1_o_LessThan_38_o
    SLICE_X16Y20.A       Tilo                  0.254   SF8383
                                                       GND_1_o_CounterX[10]_AND_16_o1
    SLICE_X20Y26.D6      net (fanout=5)        1.448   GND_1_o_CounterX[10]_AND_16_o
    SLICE_X20Y26.CMUX    Topdc                 0.456   R_inv51
                                                       R_inv49_SW1_F
                                                       R_inv49_SW1
    SLICE_X14Y25.A5      net (fanout=1)        1.141   N244
    SLICE_X14Y25.A       Tilo                  0.235   N243
                                                       R_inv51
    SLICE_X19Y25.B6      net (fanout=1)        0.410   R_inv54
    SLICE_X19Y25.B       Tilo                  0.259   vga_B_OBUF
                                                       R_inv59
    SLICE_X19Y25.A5      net (fanout=1)        0.230   R_inv62
    SLICE_X19Y25.CLK     Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     10.046ns (2.615ns logic, 7.431ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  29.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_10_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.038ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.286 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_10_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.AQ      Tcko                  0.525   CounterX_10_3
                                                       syncgen/CounterX_10_1
    SLICE_X17Y18.B1      net (fanout=12)       1.480   CounterX_10_1
    SLICE_X17Y18.B       Tilo                  0.259   GND_1_o_CounterX[10]_LessThan_653_o111
                                                       GND_1_o_CounterX[10]_LessThan_653_o111_1
    SLICE_X13Y23.A2      net (fanout=13)       2.135   GND_1_o_CounterX[10]_LessThan_653_o111
    SLICE_X13Y23.A       Tilo                  0.259   CounterX_5_7
                                                       GND_1_o_CounterX[10]_LessThan_64_o11
    SLICE_X14Y23.B5      net (fanout=5)        0.459   GND_1_o_CounterX[10]_LessThan_64_o
    SLICE_X14Y23.B       Tilo                  0.235   CounterX[10]_GND_1_o_LessThan_418_o21
                                                       GND_1_o_GND_1_o_OR_72_o1
    SLICE_X20Y23.C2      net (fanout=2)        1.503   GND_1_o_GND_1_o_OR_72_o
    SLICE_X20Y23.C       Tilo                  0.255   N203
                                                       R_inv172
    SLICE_X16Y23.D1      net (fanout=1)        1.228   R_inv173
    SLICE_X16Y23.D       Tilo                  0.254   CounterX_10_3
                                                       R_inv242_SW0_SW0
    SLICE_X16Y23.C6      net (fanout=1)        0.143   N319
    SLICE_X16Y23.C       Tilo                  0.255   CounterX_10_3
                                                       R_inv242_SW0
    SLICE_X19Y25.A6      net (fanout=1)        0.675   N207
    SLICE_X19Y25.CLK     Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     10.038ns (2.415ns logic, 7.623ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  29.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_10_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.020ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.286 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_10_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.AQ      Tcko                  0.525   CounterX_10_3
                                                       syncgen/CounterX_10_1
    SLICE_X13Y18.B3      net (fanout=12)       1.101   CounterX_10_1
    SLICE_X13Y18.B       Tilo                  0.259   CounterX[10]_GND_1_o_LessThan_537_o121
                                                       CounterX[10]_GND_1_o_LessThan_537_o121_1
    SLICE_X20Y21.B1      net (fanout=13)       1.860   CounterX[10]_GND_1_o_LessThan_537_o121
    SLICE_X20Y21.B       Tilo                  0.254   N110
                                                       CounterX[10]_GND_1_o_LessThan_38_o1
    SLICE_X16Y20.A3      net (fanout=3)        1.241   CounterX[10]_GND_1_o_LessThan_38_o
    SLICE_X16Y20.A       Tilo                  0.254   SF8383
                                                       GND_1_o_CounterX[10]_AND_16_o1
    SLICE_X20Y26.C6      net (fanout=5)        1.448   GND_1_o_CounterX[10]_AND_16_o
    SLICE_X20Y26.CMUX    Tilo                  0.430   R_inv51
                                                       R_inv49_SW1_G
                                                       R_inv49_SW1
    SLICE_X14Y25.A5      net (fanout=1)        1.141   N244
    SLICE_X14Y25.A       Tilo                  0.235   N243
                                                       R_inv51
    SLICE_X19Y25.B6      net (fanout=1)        0.410   R_inv54
    SLICE_X19Y25.B       Tilo                  0.259   vga_B_OBUF
                                                       R_inv59
    SLICE_X19Y25.A5      net (fanout=1)        0.230   R_inv62
    SLICE_X19Y25.CLK     Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     10.020ns (2.589ns logic, 7.431ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  29.946ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_9_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.004ns (Levels of Logic = 6)
  Clock Path Skew:      -0.015ns (0.286 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_9_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y23.AQ      Tcko                  0.430   CounterX_9_3
                                                       syncgen/CounterX_9_1
    SLICE_X17Y26.B3      net (fanout=10)       2.040   CounterX_9_1
    SLICE_X17Y26.B       Tilo                  0.259   N281
                                                       GND_1_o_CounterX[10]_AND_109_o11_1
    SLICE_X15Y20.A2      net (fanout=14)       2.430   GND_1_o_CounterX[10]_AND_109_o11
    SLICE_X15Y20.A       Tilo                  0.259   R_inv118
                                                       CounterX[10]_GND_1_o_LessThan_202_o11
    SLICE_X18Y21.C3      net (fanout=3)        0.887   CounterX[10]_GND_1_o_LessThan_202_o
    SLICE_X18Y21.C       Tilo                  0.235   R_inv192
                                                       R_inv114
    SLICE_X17Y28.B5      net (fanout=1)        0.919   R_inv116
    SLICE_X17Y28.B       Tilo                  0.259   R_inv223
                                                       R_inv115
    SLICE_X16Y23.C2      net (fanout=1)        0.983   R_inv117
    SLICE_X16Y23.C       Tilo                  0.255   CounterX_10_3
                                                       R_inv242_SW0
    SLICE_X19Y25.A6      net (fanout=1)        0.675   N207
    SLICE_X19Y25.CLK     Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     10.004ns (2.070ns logic, 7.934ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  29.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_9_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.971ns (Levels of Logic = 6)
  Clock Path Skew:      -0.015ns (0.286 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_9_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y23.AQ      Tcko                  0.430   CounterX_9_3
                                                       syncgen/CounterX_9_1
    SLICE_X13Y18.B4      net (fanout=10)       1.434   CounterX_9_1
    SLICE_X13Y18.B       Tilo                  0.259   CounterX[10]_GND_1_o_LessThan_537_o121
                                                       CounterX[10]_GND_1_o_LessThan_537_o121_1
    SLICE_X21Y26.B1      net (fanout=13)       1.907   CounterX[10]_GND_1_o_LessThan_537_o121
    SLICE_X21Y26.B       Tilo                  0.259   GND_1_o_CounterX[10]_AND_14_o
                                                       CounterX[10]_GND_1_o_LessThan_35_o11
    SLICE_X14Y18.C4      net (fanout=9)        1.771   CounterX[10]_GND_1_o_LessThan_35_o
    SLICE_X14Y18.CMUX    Tilo                  0.403   R_inv74
                                                       R_inv70_G
                                                       R_inv70
    SLICE_X14Y18.A3      net (fanout=1)        0.877   R_inv73
    SLICE_X14Y18.A       Tilo                  0.235   R_inv74
                                                       R_inv75
    SLICE_X18Y27.C3      net (fanout=1)        1.275   R_inv78
    SLICE_X18Y27.C       Tilo                  0.235   R_inv107
                                                       R_inv112
    SLICE_X19Y25.A4      net (fanout=1)        0.513   R_inv114
    SLICE_X19Y25.CLK     Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      9.971ns (2.194ns logic, 7.777ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  30.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_8_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.925ns (Levels of Logic = 7)
  Clock Path Skew:      -0.018ns (0.286 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_8_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y26.AQ      Tcko                  0.525   CounterX_8_4
                                                       syncgen/CounterX_8_1
    SLICE_X17Y18.B3      net (fanout=5)        1.367   CounterX_8_1
    SLICE_X17Y18.B       Tilo                  0.259   GND_1_o_CounterX[10]_LessThan_653_o111
                                                       GND_1_o_CounterX[10]_LessThan_653_o111_1
    SLICE_X13Y23.A2      net (fanout=13)       2.135   GND_1_o_CounterX[10]_LessThan_653_o111
    SLICE_X13Y23.A       Tilo                  0.259   CounterX_5_7
                                                       GND_1_o_CounterX[10]_LessThan_64_o11
    SLICE_X14Y23.B5      net (fanout=5)        0.459   GND_1_o_CounterX[10]_LessThan_64_o
    SLICE_X14Y23.B       Tilo                  0.235   CounterX[10]_GND_1_o_LessThan_418_o21
                                                       GND_1_o_GND_1_o_OR_72_o1
    SLICE_X20Y23.C2      net (fanout=2)        1.503   GND_1_o_GND_1_o_OR_72_o
    SLICE_X20Y23.C       Tilo                  0.255   N203
                                                       R_inv172
    SLICE_X16Y23.D1      net (fanout=1)        1.228   R_inv173
    SLICE_X16Y23.D       Tilo                  0.254   CounterX_10_3
                                                       R_inv242_SW0_SW0
    SLICE_X16Y23.C6      net (fanout=1)        0.143   N319
    SLICE_X16Y23.C       Tilo                  0.255   CounterX_10_3
                                                       R_inv242_SW0
    SLICE_X19Y25.A6      net (fanout=1)        0.675   N207
    SLICE_X19Y25.CLK     Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      9.925ns (2.415ns logic, 7.510ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  30.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_9_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.906ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.286 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_9_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y23.AQ      Tcko                  0.430   CounterX_9_3
                                                       syncgen/CounterX_9_1
    SLICE_X17Y26.B3      net (fanout=10)       2.040   CounterX_9_1
    SLICE_X17Y26.B       Tilo                  0.259   N281
                                                       GND_1_o_CounterX[10]_AND_109_o11_1
    SLICE_X17Y17.A4      net (fanout=14)       1.285   GND_1_o_CounterX[10]_AND_109_o11
    SLICE_X17Y17.A       Tilo                  0.259   N238
                                                       CounterX[10]_GND_1_o_LessThan_131_o11
    SLICE_X16Y25.D2      net (fanout=1)        1.615   CounterX[10]_GND_1_o_LessThan_131_o
    SLICE_X16Y25.D       Tilo                  0.254   R_inv216
                                                       R_inv216
    SLICE_X18Y22.C6      net (fanout=1)        0.644   R_inv216
    SLICE_X18Y22.C       Tilo                  0.235   N307
                                                       R_inv218
    SLICE_X18Y22.D5      net (fanout=1)        0.251   R_inv218
    SLICE_X18Y22.D       Tilo                  0.235   N307
                                                       R_inv240_SW0
    SLICE_X18Y26.C2      net (fanout=1)        0.950   N307
    SLICE_X18Y26.C       Tilo                  0.235   R_inv215
                                                       R_inv241
    SLICE_X19Y25.A1      net (fanout=1)        0.841   R_inv241
    SLICE_X19Y25.CLK     Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      9.906ns (2.280ns logic, 7.626ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  30.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_6_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.889ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.286 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_6_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y22.AQ      Tcko                  0.430   CounterX_6_4
                                                       syncgen/CounterX_6_1
    SLICE_X8Y24.B5       net (fanout=5)        1.215   CounterX_6_1
    SLICE_X8Y24.B        Tilo                  0.254   GND_1_o_CounterX[10]_LessThan_147_o
                                                       GND_1_o_CounterX[10]_LessThan_212_o21
    SLICE_X21Y27.D2      net (fanout=18)       1.635   GND_1_o_CounterX[10]_LessThan_212_o2
    SLICE_X21Y27.D       Tilo                  0.259   GND_1_o_CounterX[10]_LessThan_100_o
                                                       GND_1_o_CounterX[10]_LessThan_100_o1
    SLICE_X12Y24.B2      net (fanout=2)        2.237   GND_1_o_CounterX[10]_LessThan_100_o
    SLICE_X12Y24.B       Tilo                  0.254   R_inv27
                                                       R_inv228
    SLICE_X18Y22.D4      net (fanout=1)        0.971   R_inv228
    SLICE_X18Y22.D       Tilo                  0.235   N307
                                                       R_inv240_SW0
    SLICE_X18Y26.C2      net (fanout=1)        0.950   N307
    SLICE_X18Y26.C       Tilo                  0.235   R_inv215
                                                       R_inv241
    SLICE_X19Y25.A1      net (fanout=1)        0.841   R_inv241
    SLICE_X19Y25.CLK     Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      9.889ns (2.040ns logic, 7.849ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  30.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_3_2 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.847ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.286 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_3_2 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.BQ      Tcko                  0.430   CounterX_3_4
                                                       syncgen/CounterX_3_2
    SLICE_X14Y24.C4      net (fanout=11)       1.419   CounterX_3_2
    SLICE_X14Y24.C       Tilo                  0.235   CounterX[10]_GND_1_o_LessThan_229_o
                                                       CounterX[10]_GND_1_o_LessThan_195_o31
    SLICE_X21Y26.B2      net (fanout=3)        1.822   CounterX[10]_GND_1_o_LessThan_195_o3
    SLICE_X21Y26.B       Tilo                  0.259   GND_1_o_CounterX[10]_AND_14_o
                                                       CounterX[10]_GND_1_o_LessThan_35_o11
    SLICE_X14Y18.C4      net (fanout=9)        1.771   CounterX[10]_GND_1_o_LessThan_35_o
    SLICE_X14Y18.CMUX    Tilo                  0.403   R_inv74
                                                       R_inv70_G
                                                       R_inv70
    SLICE_X14Y18.A3      net (fanout=1)        0.877   R_inv73
    SLICE_X14Y18.A       Tilo                  0.235   R_inv74
                                                       R_inv75
    SLICE_X18Y27.C3      net (fanout=1)        1.275   R_inv78
    SLICE_X18Y27.C       Tilo                  0.235   R_inv107
                                                       R_inv112
    SLICE_X19Y25.A4      net (fanout=1)        0.513   R_inv114
    SLICE_X19Y25.CLK     Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      9.847ns (2.170ns logic, 7.677ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  30.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_9_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.845ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.286 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_9_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y23.AQ      Tcko                  0.430   CounterX_9_3
                                                       syncgen/CounterX_9_1
    SLICE_X13Y18.B4      net (fanout=10)       1.434   CounterX_9_1
    SLICE_X13Y18.B       Tilo                  0.259   CounterX[10]_GND_1_o_LessThan_537_o121
                                                       CounterX[10]_GND_1_o_LessThan_537_o121_1
    SLICE_X21Y26.B1      net (fanout=13)       1.907   CounterX[10]_GND_1_o_LessThan_537_o121
    SLICE_X21Y26.B       Tilo                  0.259   GND_1_o_CounterX[10]_AND_14_o
                                                       CounterX[10]_GND_1_o_LessThan_35_o11
    SLICE_X17Y19.D4      net (fanout=9)        1.457   CounterX[10]_GND_1_o_LessThan_35_o
    SLICE_X17Y19.D       Tilo                  0.259   SF8214
                                                       SF82141
    SLICE_X14Y18.B4      net (fanout=1)        0.778   SF8214
    SLICE_X14Y18.B       Tilo                  0.235   R_inv74
                                                       R_inv71
    SLICE_X14Y18.A5      net (fanout=1)        0.196   R_inv74
    SLICE_X14Y18.A       Tilo                  0.235   R_inv74
                                                       R_inv75
    SLICE_X18Y27.C3      net (fanout=1)        1.275   R_inv78
    SLICE_X18Y27.C       Tilo                  0.235   R_inv107
                                                       R_inv112
    SLICE_X19Y25.A4      net (fanout=1)        0.513   R_inv114
    SLICE_X19Y25.CLK     Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      9.845ns (2.285ns logic, 7.560ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  30.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_10_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.820ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.286 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_10_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.AQ      Tcko                  0.525   CounterX_10_3
                                                       syncgen/CounterX_10_1
    SLICE_X17Y26.B1      net (fanout=12)       0.982   CounterX_10_1
    SLICE_X17Y26.B       Tilo                  0.259   N281
                                                       GND_1_o_CounterX[10]_AND_109_o11_1
    SLICE_X15Y20.A2      net (fanout=14)       2.430   GND_1_o_CounterX[10]_AND_109_o11
    SLICE_X15Y20.A       Tilo                  0.259   R_inv118
                                                       CounterX[10]_GND_1_o_LessThan_202_o11
    SLICE_X20Y26.B6      net (fanout=3)        1.402   CounterX[10]_GND_1_o_LessThan_202_o
    SLICE_X20Y26.B       Tilo                  0.254   R_inv51
                                                       R_inv48
    SLICE_X20Y26.D1      net (fanout=2)        0.605   R_inv51
    SLICE_X20Y26.CMUX    Topdc                 0.456   R_inv51
                                                       R_inv49_SW1_F
                                                       R_inv49_SW1
    SLICE_X14Y25.A5      net (fanout=1)        1.141   N244
    SLICE_X14Y25.A       Tilo                  0.235   N243
                                                       R_inv51
    SLICE_X19Y25.B6      net (fanout=1)        0.410   R_inv54
    SLICE_X19Y25.B       Tilo                  0.259   vga_B_OBUF
                                                       R_inv59
    SLICE_X19Y25.A5      net (fanout=1)        0.230   R_inv62
    SLICE_X19Y25.CLK     Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      9.820ns (2.620ns logic, 7.200ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  30.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_6_2 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.818ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.286 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_6_2 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y22.BQ      Tcko                  0.430   CounterX_6_4
                                                       syncgen/CounterX_6_2
    SLICE_X14Y24.C3      net (fanout=5)        1.390   CounterX_6_2
    SLICE_X14Y24.C       Tilo                  0.235   CounterX[10]_GND_1_o_LessThan_229_o
                                                       CounterX[10]_GND_1_o_LessThan_195_o31
    SLICE_X21Y26.B2      net (fanout=3)        1.822   CounterX[10]_GND_1_o_LessThan_195_o3
    SLICE_X21Y26.B       Tilo                  0.259   GND_1_o_CounterX[10]_AND_14_o
                                                       CounterX[10]_GND_1_o_LessThan_35_o11
    SLICE_X14Y18.C4      net (fanout=9)        1.771   CounterX[10]_GND_1_o_LessThan_35_o
    SLICE_X14Y18.CMUX    Tilo                  0.403   R_inv74
                                                       R_inv70_G
                                                       R_inv70
    SLICE_X14Y18.A3      net (fanout=1)        0.877   R_inv73
    SLICE_X14Y18.A       Tilo                  0.235   R_inv74
                                                       R_inv75
    SLICE_X18Y27.C3      net (fanout=1)        1.275   R_inv78
    SLICE_X18Y27.C       Tilo                  0.235   R_inv107
                                                       R_inv112
    SLICE_X19Y25.A4      net (fanout=1)        0.513   R_inv114
    SLICE_X19Y25.CLK     Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      9.818ns (2.170ns logic, 7.648ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  30.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_9_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.793ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.286 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_9_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y23.AQ      Tcko                  0.430   CounterX_9_3
                                                       syncgen/CounterX_9_1
    SLICE_X17Y26.B3      net (fanout=10)       2.040   CounterX_9_1
    SLICE_X17Y26.B       Tilo                  0.259   N281
                                                       GND_1_o_CounterX[10]_AND_109_o11_1
    SLICE_X21Y18.D1      net (fanout=14)       1.947   GND_1_o_CounterX[10]_AND_109_o11
    SLICE_X21Y18.D       Tilo                  0.259   CounterX[10]_GND_1_o_LessThan_43_o
                                                       CounterX[10]_GND_1_o_LessThan_43_o11
    SLICE_X16Y26.D3      net (fanout=5)        1.423   CounterX[10]_GND_1_o_LessThan_43_o
    SLICE_X16Y26.D       Tilo                  0.254   R_inv206
                                                       R_inv206
    SLICE_X16Y26.C6      net (fanout=1)        0.143   R_inv206
    SLICE_X16Y26.C       Tilo                  0.255   R_inv206
                                                       R_inv207
    SLICE_X18Y26.D2      net (fanout=1)        0.956   R_inv207
    SLICE_X18Y26.D       Tilo                  0.235   R_inv215
                                                       R_inv215
    SLICE_X18Y26.C6      net (fanout=1)        0.143   R_inv215
    SLICE_X18Y26.C       Tilo                  0.235   R_inv215
                                                       R_inv241
    SLICE_X19Y25.A1      net (fanout=1)        0.841   R_inv241
    SLICE_X19Y25.CLK     Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      9.793ns (2.300ns logic, 7.493ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  30.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_10_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.793ns (Levels of Logic = 6)
  Clock Path Skew:      -0.015ns (0.286 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_10_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.AQ      Tcko                  0.525   CounterX_10_3
                                                       syncgen/CounterX_10_1
    SLICE_X12Y20.A3      net (fanout=12)       1.064   CounterX_10_1
    SLICE_X12Y20.A       Tilo                  0.254   N133
                                                       GND_1_o_CounterX[10]_LessThan_169_o111
    SLICE_X21Y27.D3      net (fanout=20)       1.595   GND_1_o_CounterX[10]_LessThan_169_o11
    SLICE_X21Y27.D       Tilo                  0.259   GND_1_o_CounterX[10]_LessThan_100_o
                                                       GND_1_o_CounterX[10]_LessThan_100_o1
    SLICE_X12Y24.B2      net (fanout=2)        2.237   GND_1_o_CounterX[10]_LessThan_100_o
    SLICE_X12Y24.B       Tilo                  0.254   R_inv27
                                                       R_inv228
    SLICE_X18Y22.D4      net (fanout=1)        0.971   R_inv228
    SLICE_X18Y22.D       Tilo                  0.235   N307
                                                       R_inv240_SW0
    SLICE_X18Y26.C2      net (fanout=1)        0.950   N307
    SLICE_X18Y26.C       Tilo                  0.235   R_inv215
                                                       R_inv241
    SLICE_X19Y25.A1      net (fanout=1)        0.841   R_inv241
    SLICE_X19Y25.CLK     Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      9.793ns (2.135ns logic, 7.658ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  30.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_9_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.742ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.286 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_9_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y23.AQ      Tcko                  0.430   CounterX_9_3
                                                       syncgen/CounterX_9_1
    SLICE_X16Y27.B2      net (fanout=10)       2.022   CounterX_9_1
    SLICE_X16Y27.B       Tilo                  0.254   N100
                                                       GND_1_o_CounterX[10]_LessThan_169_o111_1
    SLICE_X19Y19.D5      net (fanout=14)       1.204   GND_1_o_CounterX[10]_LessThan_169_o111
    SLICE_X19Y19.D       Tilo                  0.259   CounterX[10]_GND_1_o_LessThan_138_o
                                                       CounterX[10]_GND_1_o_LessThan_138_o1
    SLICE_X22Y21.D4      net (fanout=3)        1.158   CounterX[10]_GND_1_o_LessThan_138_o
    SLICE_X22Y21.D       Tilo                  0.235   GND_1_o_CounterX[10]_AND_74_o
                                                       GND_1_o_CounterX[10]_AND_74_o1
    SLICE_X20Y23.A1      net (fanout=2)        0.991   GND_1_o_CounterX[10]_AND_74_o
    SLICE_X20Y23.A       Tilo                  0.254   N203
                                                       R_inv169
    SLICE_X16Y23.B3      net (fanout=1)        1.048   R_inv170
    SLICE_X16Y23.B       Tilo                  0.254   CounterX_10_3
                                                       R_inv170
    SLICE_X16Y23.C4      net (fanout=1)        0.330   R_inv171
    SLICE_X16Y23.C       Tilo                  0.255   CounterX_10_3
                                                       R_inv242_SW0
    SLICE_X19Y25.A6      net (fanout=1)        0.675   N207
    SLICE_X19Y25.CLK     Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      9.742ns (2.314ns logic, 7.428ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  30.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_10_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.733ns (Levels of Logic = 6)
  Clock Path Skew:      -0.015ns (0.286 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_10_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.AQ      Tcko                  0.525   CounterX_10_3
                                                       syncgen/CounterX_10_1
    SLICE_X13Y18.B3      net (fanout=12)       1.101   CounterX_10_1
    SLICE_X13Y18.B       Tilo                  0.259   CounterX[10]_GND_1_o_LessThan_537_o121
                                                       CounterX[10]_GND_1_o_LessThan_537_o121_1
    SLICE_X21Y26.B1      net (fanout=13)       1.907   CounterX[10]_GND_1_o_LessThan_537_o121
    SLICE_X21Y26.B       Tilo                  0.259   GND_1_o_CounterX[10]_AND_14_o
                                                       CounterX[10]_GND_1_o_LessThan_35_o11
    SLICE_X14Y18.C4      net (fanout=9)        1.771   CounterX[10]_GND_1_o_LessThan_35_o
    SLICE_X14Y18.CMUX    Tilo                  0.403   R_inv74
                                                       R_inv70_G
                                                       R_inv70
    SLICE_X14Y18.A3      net (fanout=1)        0.877   R_inv73
    SLICE_X14Y18.A       Tilo                  0.235   R_inv74
                                                       R_inv75
    SLICE_X18Y27.C3      net (fanout=1)        1.275   R_inv78
    SLICE_X18Y27.C       Tilo                  0.235   R_inv107
                                                       R_inv112
    SLICE_X19Y25.A4      net (fanout=1)        0.513   R_inv114
    SLICE_X19Y25.CLK     Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      9.733ns (2.289ns logic, 7.444ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  30.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_3_2 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.721ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.286 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_3_2 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.BQ      Tcko                  0.430   CounterX_3_4
                                                       syncgen/CounterX_3_2
    SLICE_X14Y24.C4      net (fanout=11)       1.419   CounterX_3_2
    SLICE_X14Y24.C       Tilo                  0.235   CounterX[10]_GND_1_o_LessThan_229_o
                                                       CounterX[10]_GND_1_o_LessThan_195_o31
    SLICE_X21Y26.B2      net (fanout=3)        1.822   CounterX[10]_GND_1_o_LessThan_195_o3
    SLICE_X21Y26.B       Tilo                  0.259   GND_1_o_CounterX[10]_AND_14_o
                                                       CounterX[10]_GND_1_o_LessThan_35_o11
    SLICE_X17Y19.D4      net (fanout=9)        1.457   CounterX[10]_GND_1_o_LessThan_35_o
    SLICE_X17Y19.D       Tilo                  0.259   SF8214
                                                       SF82141
    SLICE_X14Y18.B4      net (fanout=1)        0.778   SF8214
    SLICE_X14Y18.B       Tilo                  0.235   R_inv74
                                                       R_inv71
    SLICE_X14Y18.A5      net (fanout=1)        0.196   R_inv74
    SLICE_X14Y18.A       Tilo                  0.235   R_inv74
                                                       R_inv75
    SLICE_X18Y27.C3      net (fanout=1)        1.275   R_inv78
    SLICE_X18Y27.C       Tilo                  0.235   R_inv107
                                                       R_inv112
    SLICE_X19Y25.A4      net (fanout=1)        0.513   R_inv114
    SLICE_X19Y25.CLK     Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      9.721ns (2.261ns logic, 7.460ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  30.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_6_2 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.692ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.286 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_6_2 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y22.BQ      Tcko                  0.430   CounterX_6_4
                                                       syncgen/CounterX_6_2
    SLICE_X14Y24.C3      net (fanout=5)        1.390   CounterX_6_2
    SLICE_X14Y24.C       Tilo                  0.235   CounterX[10]_GND_1_o_LessThan_229_o
                                                       CounterX[10]_GND_1_o_LessThan_195_o31
    SLICE_X21Y26.B2      net (fanout=3)        1.822   CounterX[10]_GND_1_o_LessThan_195_o3
    SLICE_X21Y26.B       Tilo                  0.259   GND_1_o_CounterX[10]_AND_14_o
                                                       CounterX[10]_GND_1_o_LessThan_35_o11
    SLICE_X17Y19.D4      net (fanout=9)        1.457   CounterX[10]_GND_1_o_LessThan_35_o
    SLICE_X17Y19.D       Tilo                  0.259   SF8214
                                                       SF82141
    SLICE_X14Y18.B4      net (fanout=1)        0.778   SF8214
    SLICE_X14Y18.B       Tilo                  0.235   R_inv74
                                                       R_inv71
    SLICE_X14Y18.A5      net (fanout=1)        0.196   R_inv74
    SLICE_X14Y18.A       Tilo                  0.235   R_inv74
                                                       R_inv75
    SLICE_X18Y27.C3      net (fanout=1)        1.275   R_inv78
    SLICE_X18Y27.C       Tilo                  0.235   R_inv107
                                                       R_inv112
    SLICE_X19Y25.A4      net (fanout=1)        0.513   R_inv114
    SLICE_X19Y25.CLK     Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      9.692ns (2.261ns logic, 7.431ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  30.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_9_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.682ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.286 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_9_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y23.AQ      Tcko                  0.430   CounterX_9_3
                                                       syncgen/CounterX_9_1
    SLICE_X16Y27.B2      net (fanout=10)       2.022   CounterX_9_1
    SLICE_X16Y27.B       Tilo                  0.254   N100
                                                       GND_1_o_CounterX[10]_LessThan_169_o111_1
    SLICE_X17Y26.C2      net (fanout=14)       0.874   GND_1_o_CounterX[10]_LessThan_169_o111
    SLICE_X17Y26.C       Tilo                  0.259   N281
                                                       GND_1_o_CounterX[10]_LessThan_185_o11
    SLICE_X21Y18.C1      net (fanout=4)        1.642   GND_1_o_CounterX[10]_LessThan_185_o
    SLICE_X21Y18.C       Tilo                  0.259   CounterX[10]_GND_1_o_LessThan_43_o
                                                       R_inv222
    SLICE_X17Y28.D6      net (fanout=1)        1.187   R_inv222
    SLICE_X17Y28.D       Tilo                  0.259   R_inv223
                                                       R_inv223
    SLICE_X17Y28.C6      net (fanout=1)        0.143   R_inv223
    SLICE_X17Y28.C       Tilo                  0.259   R_inv223
                                                       R_inv225
    SLICE_X18Y26.C5      net (fanout=1)        0.645   R_inv225
    SLICE_X18Y26.C       Tilo                  0.235   R_inv215
                                                       R_inv241
    SLICE_X19Y25.A1      net (fanout=1)        0.841   R_inv241
    SLICE_X19Y25.CLK     Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      9.682ns (2.328ns logic, 7.354ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  30.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_3_2 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.664ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.286 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_3_2 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.BQ      Tcko                  0.430   CounterX_3_4
                                                       syncgen/CounterX_3_2
    SLICE_X23Y22.A3      net (fanout=11)       1.670   CounterX_3_2
    SLICE_X23Y22.A       Tilo                  0.259   N233
                                                       CounterX[10]_GND_1_o_LessThan_138_o21
    SLICE_X17Y17.A3      net (fanout=12)       1.413   CounterX[10]_GND_1_o_LessThan_138_o2
    SLICE_X17Y17.A       Tilo                  0.259   N238
                                                       CounterX[10]_GND_1_o_LessThan_131_o11
    SLICE_X16Y25.D2      net (fanout=1)        1.615   CounterX[10]_GND_1_o_LessThan_131_o
    SLICE_X16Y25.D       Tilo                  0.254   R_inv216
                                                       R_inv216
    SLICE_X18Y22.C6      net (fanout=1)        0.644   R_inv216
    SLICE_X18Y22.C       Tilo                  0.235   N307
                                                       R_inv218
    SLICE_X18Y22.D5      net (fanout=1)        0.251   R_inv218
    SLICE_X18Y22.D       Tilo                  0.235   N307
                                                       R_inv240_SW0
    SLICE_X18Y26.C2      net (fanout=1)        0.950   N307
    SLICE_X18Y26.C       Tilo                  0.235   R_inv215
                                                       R_inv241
    SLICE_X19Y25.A1      net (fanout=1)        0.841   R_inv241
    SLICE_X19Y25.CLK     Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      9.664ns (2.280ns logic, 7.384ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  30.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_9_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.659ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.286 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_9_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y23.AQ      Tcko                  0.430   CounterX_9_3
                                                       syncgen/CounterX_9_1
    SLICE_X17Y26.B3      net (fanout=10)       2.040   CounterX_9_1
    SLICE_X17Y26.B       Tilo                  0.259   N281
                                                       GND_1_o_CounterX[10]_AND_109_o11_1
    SLICE_X19Y18.B5      net (fanout=14)       1.224   GND_1_o_CounterX[10]_AND_109_o11
    SLICE_X19Y18.B       Tilo                  0.259   N134
                                                       CounterX[10]_GND_1_o_LessThan_92_o11
    SLICE_X14Y20.B2      net (fanout=1)        1.195   CounterX[10]_GND_1_o_LessThan_92_o
    SLICE_X14Y20.B       Tilo                  0.235   N275
                                                       GND_1_o_CounterX[10]_AND_48_o1
    SLICE_X14Y20.D1      net (fanout=3)        0.555   GND_1_o_CounterX[10]_AND_48_o
    SLICE_X14Y20.D       Tilo                  0.235   N275
                                                       R_inv146_SW0
    SLICE_X15Y23.A3      net (fanout=1)        0.757   N275
    SLICE_X15Y23.A       Tilo                  0.259   R_inv141
                                                       R_inv146
    SLICE_X15Y23.C2      net (fanout=1)        0.530   R_inv148
    SLICE_X15Y23.C       Tilo                  0.259   R_inv141
                                                       R_inv147
    SLICE_X19Y25.A2      net (fanout=1)        1.049   R_inv149
    SLICE_X19Y25.CLK     Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      9.659ns (2.309ns logic, 7.350ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  30.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_9_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.628ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.286 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_9_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y23.AQ      Tcko                  0.430   CounterX_9_3
                                                       syncgen/CounterX_9_1
    SLICE_X17Y18.B4      net (fanout=10)       1.165   CounterX_9_1
    SLICE_X17Y18.B       Tilo                  0.259   GND_1_o_CounterX[10]_LessThan_653_o111
                                                       GND_1_o_CounterX[10]_LessThan_653_o111_1
    SLICE_X13Y23.A2      net (fanout=13)       2.135   GND_1_o_CounterX[10]_LessThan_653_o111
    SLICE_X13Y23.A       Tilo                  0.259   CounterX_5_7
                                                       GND_1_o_CounterX[10]_LessThan_64_o11
    SLICE_X14Y23.B5      net (fanout=5)        0.459   GND_1_o_CounterX[10]_LessThan_64_o
    SLICE_X14Y23.B       Tilo                  0.235   CounterX[10]_GND_1_o_LessThan_418_o21
                                                       GND_1_o_GND_1_o_OR_72_o1
    SLICE_X20Y23.C2      net (fanout=2)        1.503   GND_1_o_GND_1_o_OR_72_o
    SLICE_X20Y23.C       Tilo                  0.255   N203
                                                       R_inv172
    SLICE_X16Y23.D1      net (fanout=1)        1.228   R_inv173
    SLICE_X16Y23.D       Tilo                  0.254   CounterX_10_3
                                                       R_inv242_SW0_SW0
    SLICE_X16Y23.C6      net (fanout=1)        0.143   N319
    SLICE_X16Y23.C       Tilo                  0.255   CounterX_10_3
                                                       R_inv242_SW0
    SLICE_X19Y25.A6      net (fanout=1)        0.675   N207
    SLICE_X19Y25.CLK     Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      9.628ns (2.320ns logic, 7.308ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  30.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_10_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.623ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.286 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_10_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.AQ      Tcko                  0.525   CounterX_10_3
                                                       syncgen/CounterX_10_1
    SLICE_X17Y18.B1      net (fanout=12)       1.480   CounterX_10_1
    SLICE_X17Y18.B       Tilo                  0.259   GND_1_o_CounterX[10]_LessThan_653_o111
                                                       GND_1_o_CounterX[10]_LessThan_653_o111_1
    SLICE_X13Y24.A3      net (fanout=13)       1.367   GND_1_o_CounterX[10]_LessThan_653_o111
    SLICE_X13Y24.A       Tilo                  0.259   SF631
                                                       GND_1_o_CounterX[10]_LessThan_62_o11
    SLICE_X14Y23.B2      net (fanout=2)        0.812   GND_1_o_CounterX[10]_LessThan_62_o
    SLICE_X14Y23.B       Tilo                  0.235   CounterX[10]_GND_1_o_LessThan_418_o21
                                                       GND_1_o_GND_1_o_OR_72_o1
    SLICE_X20Y23.C2      net (fanout=2)        1.503   GND_1_o_GND_1_o_OR_72_o
    SLICE_X20Y23.C       Tilo                  0.255   N203
                                                       R_inv172
    SLICE_X16Y23.D1      net (fanout=1)        1.228   R_inv173
    SLICE_X16Y23.D       Tilo                  0.254   CounterX_10_3
                                                       R_inv242_SW0_SW0
    SLICE_X16Y23.C6      net (fanout=1)        0.143   N319
    SLICE_X16Y23.C       Tilo                  0.255   CounterX_10_3
                                                       R_inv242_SW0
    SLICE_X19Y25.A6      net (fanout=1)        0.675   N207
    SLICE_X19Y25.CLK     Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      9.623ns (2.415ns logic, 7.208ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  30.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_9_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.617ns (Levels of Logic = 6)
  Clock Path Skew:      -0.015ns (0.286 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_9_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y23.AQ      Tcko                  0.430   CounterX_9_3
                                                       syncgen/CounterX_9_1
    SLICE_X12Y20.A5      net (fanout=10)       0.983   CounterX_9_1
    SLICE_X12Y20.A       Tilo                  0.254   N133
                                                       GND_1_o_CounterX[10]_LessThan_169_o111
    SLICE_X21Y27.D3      net (fanout=20)       1.595   GND_1_o_CounterX[10]_LessThan_169_o11
    SLICE_X21Y27.D       Tilo                  0.259   GND_1_o_CounterX[10]_LessThan_100_o
                                                       GND_1_o_CounterX[10]_LessThan_100_o1
    SLICE_X12Y24.B2      net (fanout=2)        2.237   GND_1_o_CounterX[10]_LessThan_100_o
    SLICE_X12Y24.B       Tilo                  0.254   R_inv27
                                                       R_inv228
    SLICE_X18Y22.D4      net (fanout=1)        0.971   R_inv228
    SLICE_X18Y22.D       Tilo                  0.235   N307
                                                       R_inv240_SW0
    SLICE_X18Y26.C2      net (fanout=1)        0.950   N307
    SLICE_X18Y26.C       Tilo                  0.235   R_inv215
                                                       R_inv241
    SLICE_X19Y25.A1      net (fanout=1)        0.841   R_inv241
    SLICE_X19Y25.CLK     Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      9.617ns (2.040ns logic, 7.577ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.334ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterX[3]/CLK
  Logical resource: syncgen/CounterX_0/CK
  Location pin: SLICE_X12Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterX[3]/CLK
  Logical resource: syncgen/CounterX_1/CK
  Location pin: SLICE_X12Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterX[3]/CLK
  Logical resource: syncgen/CounterX_2/CK
  Location pin: SLICE_X12Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterX[3]/CLK
  Logical resource: syncgen/CounterX_3/CK
  Location pin: SLICE_X12Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterX[7]/CLK
  Logical resource: syncgen/CounterX_4/CK
  Location pin: SLICE_X12Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterX[7]/CLK
  Logical resource: syncgen/CounterX_5/CK
  Location pin: SLICE_X12Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterX[7]/CLK
  Logical resource: syncgen/CounterX_6/CK
  Location pin: SLICE_X12Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterX[7]/CLK
  Logical resource: syncgen/CounterX_7/CK
  Location pin: SLICE_X12Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterX[10]/CLK
  Logical resource: syncgen/CounterX_8/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterX[10]/CLK
  Logical resource: syncgen/CounterX_9/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterX[10]/CLK
  Logical resource: syncgen/CounterX_10/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterX_8_4/CLK
  Logical resource: syncgen/CounterX_8_1/CK
  Location pin: SLICE_X12Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterX_8_4/CLK
  Logical resource: syncgen/CounterX_8_2/CK
  Location pin: SLICE_X12Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterX_8_4/CLK
  Logical resource: syncgen/CounterX_8_3/CK
  Location pin: SLICE_X12Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterX_8_4/CLK
  Logical resource: syncgen/CounterX_8_4/CK
  Location pin: SLICE_X12Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterY_4_1/CLK
  Logical resource: syncgen/CounterY_1_1/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterY_4_1/CLK
  Logical resource: syncgen/CounterY_4_1/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterX_4_6/CLK
  Logical resource: syncgen/CounterX_4_5/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterX_4_6/CLK
  Logical resource: syncgen/CounterX_4_6/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterX_10_3/CLK
  Logical resource: syncgen/CounterX_10_1/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterX_10_3/CLK
  Logical resource: syncgen/CounterX_10_2/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterX_10_3/CLK
  Logical resource: syncgen/CounterX_10_3/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.525ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: CounterY[3]/CLK
  Logical resource: syncgen/CounterY_0/CK
  Location pin: SLICE_X14Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.525ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: CounterY[3]/CLK
  Logical resource: syncgen/CounterY_1/CK
  Location pin: SLICE_X14Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.525ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: CounterY[3]/CLK
  Logical resource: syncgen/CounterY_2/CK
  Location pin: SLICE_X14Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.525ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: CounterY[3]/CLK
  Logical resource: syncgen/CounterY_3/CK
  Location pin: SLICE_X14Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.525ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: CounterY[7]/CLK
  Logical resource: syncgen/CounterY_4/CK
  Location pin: SLICE_X14Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.525ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: CounterY[7]/CLK
  Logical resource: syncgen/CounterY_5/CK
  Location pin: SLICE_X14Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.525ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: CounterY[7]/CLK
  Logical resource: syncgen/CounterY_6/CK
  Location pin: SLICE_X14Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.833|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 9739 paths, 0 nets, and 2984 connections

Design statistics:
   Minimum period:  10.833ns{1}   (Maximum frequency:  92.311MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Nov 25 00:14:18 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 223 MB



