Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "C:/Users/1/Desktop/BC_edited/BC_edited/test_isim_beh.exe" -prj "C:/Users/1/Desktop/BC_edited/BC_edited/test_beh.prj" "work.test" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/1/Desktop/BC_edited/BC_edited/temp.vhd" into library work
Parsing VHDL file "C:/Users/1/Desktop/BC_edited/BC_edited/PC.vhd" into library work
Parsing VHDL file "C:/Users/1/Desktop/BC_edited/BC_edited/IR.vhd" into library work
Parsing VHDL file "C:/Users/1/Desktop/BC_edited/BC_edited/DR.vhd" into library work
Parsing VHDL file "C:/Users/1/Desktop/BC_edited/BC_edited/CU.vhd" into library work
Parsing VHDL file "C:/Users/1/Desktop/BC_edited/BC_edited/AR.vhd" into library work
Parsing VHDL file "C:/Users/1/Desktop/BC_edited/BC_edited/ALU.vhd" into library work
Parsing VHDL file "C:/Users/1/Desktop/BC_edited/BC_edited/ACC.vhd" into library work
Parsing VHDL file "C:/Users/1/Desktop/BC_edited/BC_edited/ROM.vhd" into library work
Parsing VHDL file "C:/Users/1/Desktop/BC_edited/BC_edited/RAM.vhd" into library work
Parsing VHDL file "C:/Users/1/Desktop/BC_edited/BC_edited/io.vhd" into library work
Parsing VHDL file "C:/Users/1/Desktop/BC_edited/BC_edited/Decoder.vhd" into library work
Parsing VHDL file "C:/Users/1/Desktop/BC_edited/BC_edited/CPU.vhd" into library work
Parsing VHDL file "C:/Users/1/Desktop/BC_edited/BC_edited/TopModule.vhd" into library work
Parsing VHDL file "C:/Users/1/Desktop/BC_edited/BC_edited/test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity ControlUnit [controlunit_default]
Compiling architecture behavioral of entity ACC [acc_default]
Compiling architecture behavioral of entity AR [ar_default]
Compiling architecture behavioral of entity DR [dr_default]
Compiling architecture behavioral of entity IR [ir_default]
Compiling architecture behavioral of entity PC [pc_default]
Compiling architecture behavioral of entity temp [temp_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavioral of entity CPU [cpu_default]
Compiling architecture behavioral of entity RAM_Memory [ram_memory_default]
Compiling architecture behavioral of entity ROM_Memory [rom_memory_default]
Compiling architecture behavioral of entity Decoder [decoder_default]
Compiling architecture behavioral of entity io [io_default]
Compiling architecture behavioral of entity TopModule [topmodule_default]
Compiling architecture behavior of entity test
Time Resolution for simulation is 1ps.
Waiting for 12 sub-compilation(s) to finish...
Compiled 34 VHDL Units
Built simulation executable C:/Users/1/Desktop/BC_edited/BC_edited/test_isim_beh.exe
Fuse Memory Usage: 38008 KB
Fuse CPU Usage: 827 ms
