bad_board	,	V_10
load_firmware	,	F_5
LAYLA20_CLOCK_WORD	,	V_48
output_clock_types	,	V_19
asic_loaded	,	V_31
check_asic_status	,	F_10
LAYLA20_OUTPUT_CLOCK_SUPER	,	V_52
input_clock	,	V_39
dev	,	V_9
DSP_FNC_LOAD_LAYLA_ASIC	,	V_35
DSP_VC_SET_LAYLA_SAMPLE_RATE	,	V_42
DSP_VC_UPDATE_CLOCKS	,	V_51
wait_handshake	,	F_18
device_id	,	V_3
GLDM_CLOCK_DETECT_BIT_SUPER	,	V_27
ECHO_CLOCK_BIT_SUPER	,	V_18
EIO	,	V_33
status_clocks	,	V_24
DSP_VC_TEST_ASIC	,	V_32
input	,	V_55
input_clock_types	,	V_14
DSP_FLAG_PROFESSIONAL_SPDIF	,	V_63
FW_LAYLA20_DSP	,	V_13
ECHO_CLOCK_INTERNAL	,	V_40
update_flags	,	F_26
clocks_from_dsp	,	V_21
card	,	V_8
clear_handshake	,	F_20
ENODEV	,	V_7
echoaudio	,	V_1
"init_hw - could not initialize DSP comm page\n"	,	L_1
send_vector	,	F_11
flags	,	V_62
ECHO_CLOCK_SPDIF	,	V_45
load_asic	,	F_13
gain	,	V_56
u16	,	T_1
set_input_clock	,	F_21
chip	,	V_2
num_busses_in	,	F_25
err	,	V_5
GL20_INPUT_GAIN_MAGIC_NUMBER	,	V_58
clock_bits	,	V_22
i	,	V_30
comm_page	,	V_23
prof	,	V_61
"Input clock 0x%x not supported for Layla24\n"	,	L_5
EINVAL	,	V_38
sample_rate	,	V_41
input_gain	,	V_57
ECHO_CLOCK_WORD	,	V_47
LAYLA20_CLOCK_SPDIF	,	V_46
snd_BUG_ON	,	F_2
set_mixer_defaults	,	F_6
set_input_gain	,	F_24
set_professional_spdif	,	F_27
ECHO_CLOCK_BIT_INTERNAL	,	V_15
set_sample_rate	,	F_15
dev_dbg	,	F_19
ECHO_CLOCK_BIT_SPDIF	,	V_16
output_clock	,	V_54
GLDM_CLOCK_DETECT_BIT_WORD	,	V_26
subdevice_id	,	V_4
u32	,	T_2
cpu_to_le16	,	F_22
line_in_level	,	V_59
professional_spdif	,	V_20
DSP_VC_UPDATE_FLAGS	,	V_60
load_asic_generic	,	F_14
GLDM_CLOCK_DETECT_BIT_SPDIF	,	V_25
ASIC_ALREADY_LOADED	,	V_34
LAYLA20	,	V_6
"check_asic_status: failed on read_dsp\n"	,	L_2
LAYLA20_CLOCK_INTERNAL	,	V_44
init_hw	,	F_1
"Cannot set sample rate - clock not set to CLK_CLOCKININTERNAL\n"	,	L_3
has_midi	,	V_11
ECHO_CLOCK_SUPER	,	V_49
init_dsp_comm_page	,	F_3
FW_LAYLA20_ASIC	,	V_36
asic_status	,	V_28
"set_sample_rate(%d)\n"	,	L_4
dev_err	,	F_4
init_line_levels	,	F_7
rate	,	V_37
cpu_to_le32	,	F_17
le32_to_cpu	,	F_9
read_dsp	,	F_12
goodcnt	,	V_29
LAYLA20_OUTPUT_CLOCK_WORD	,	V_53
ECHO_CLOCK_BIT_WORD	,	V_17
detect_input_clocks	,	F_8
dev_warn	,	F_16
dsp_code_to_load	,	V_12
set_output_clock	,	F_23
clock_source	,	V_43
"set_output_clock wrong clock\n"	,	L_6
LAYLA20_CLOCK_SUPER	,	V_50
