// Seed: 3100862448
module module_0;
  wire id_1;
  tri0 id_2, id_3, id_4 = 1, id_5;
  assign id_2 = 'b0;
  wire id_6;
  assign module_1.id_5 = 0;
  wire id_7;
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    input  wor   id_2,
    output uwire id_3,
    input  tri0  id_4,
    input  tri1  id_5,
    input  tri0  id_6,
    input  uwire id_7,
    input  wire  id_8,
    output tri0  id_9
);
  or primCall (id_0, id_2, id_4, id_5, id_6, id_7, id_8);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_3;
  wire id_4;
  initial $display;
  module_0 modCall_1 ();
  assign id_1 = id_4;
endmodule
