$date
	Thu Oct 28 04:27:29 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module NAND_tb $end
$var wire 1 ! Y $end
$var reg 1 " A $end
$var reg 1 # B $end
$scope module nand_gate $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ T $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
1!
$end
#1
1#
#2
0#
1"
#3
0!
1$
1#
