

================================================================
== Vivado HLS Report for 'merge_Loop_Write_Mat'
================================================================
* Date:           Wed Mar 18 11:34:51 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 7.268 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    57602|    57602| 2.880 ms | 2.880 ms |  57602|  57602|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Write_Mat_Loop_L  |    57600|    57600|         2|          1|          1|  57600|    yes   |
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %p_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %p_dst_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.76ns)   --->   "br label %0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:333]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.42>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i16 [ 0, %newFuncRoot ], [ %add_ln333, %hls_label_71 ]" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:333]   --->   Operation 8 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (2.42ns)   --->   "%icmp_ln333 = icmp eq i16 %indvar_flatten, -7936" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:333]   --->   Operation 9 'icmp' 'icmp_ln333' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (2.07ns)   --->   "%add_ln333 = add i16 %indvar_flatten, 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:333]   --->   Operation 10 'add' 'add_ln333' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 57600, i64 57600, i64 57600)"   --->   Operation 11 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln333, label %.exitStub, label %hls_label_71" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:333]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.26>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @Write_Mat_Loop_L_str)"   --->   Operation 13 'specloopname' <Predicate = (!icmp_ln333)> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str85)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:337]   --->   Operation 14 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln333)> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:339]   --->   Operation 15 'specpipeline' <Predicate = (!icmp_ln333)> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (3.63ns)   --->   "%tmp_V = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %p_out_V_V)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:340]   --->   Operation 16 'read' 'tmp_V' <Predicate = (!icmp_ln333)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_3 : Operation 17 [1/1] (3.63ns)   --->   "call fastcc void @write.1(i24 %tmp_V, i24* %p_dst_data_V)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:341]   --->   Operation 17 'call' <Predicate = (!icmp_ln333)> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str85, i32 %tmp_5)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:342]   --->   Operation 18 'specregionend' 'empty' <Predicate = (!icmp_ln333)> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "br label %0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:336]   --->   Operation 19 'br' <Predicate = (!icmp_ln333)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 20 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 6.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:333) with incoming values : ('add_ln333', D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:333) [7]  (1.77 ns)

 <State 2>: 2.43ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:333) with incoming values : ('add_ln333', D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:333) [7]  (0 ns)
	'icmp' operation ('icmp_ln333', D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:333) [8]  (2.43 ns)

 <State 3>: 7.27ns
The critical path consists of the following:
	fifo read on port 'p_out_V_V' (D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:340) [16]  (3.63 ns)
	'call' operation ('call_ln341', D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:341) to 'write.1' [17]  (3.63 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
