// Seed: 1802393718
module module_0;
  wire id_1;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  function reg id_2;
    input logic id_3;
    #1 id_2 = -1 ? 1 : id_3;
  endfunction
  module_0 modCall_1 ();
  initial begin
    id_2(id_1);
  end
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  or primCall (id_2, id_4, id_6, id_7);
  inout wire id_6;
  module_0 modCall_1 ();
  output wire id_5;
  inout wire id_4;
  output logic [7:0] id_3;
  output wire id_2;
  input wire id_1;
  wire id_9;
  tri1 id_10;
  wire [-1 : -1 'h0] id_11;
  assign id_4  = id_9;
  assign id_5  = id_9;
  assign id_10 = 1;
endmodule
