
BTvdk.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006eb4  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000468  08006fc8  08006fc8  00007fc8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007430  08007430  000091d4  2**0
                  CONTENTS
  4 .ARM          00000008  08007430  08007430  00008430  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007438  08007438  000091d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007438  08007438  00008438  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800743c  0800743c  0000843c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08007440  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001c4  200001d4  08007614  000091d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000398  08007614  00009398  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000091d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000067b3  00000000  00000000  000091fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000162e  00000000  00000000  0000f9b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007a0  00000000  00000000  00010fe0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005c3  00000000  00000000  00011780  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001744f  00000000  00000000  00011d43  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a4f4  00000000  00000000  00029192  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00081997  00000000  00000000  00033686  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b501d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000032f8  00000000  00000000  000b5060  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  000b8358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	08006fac 	.word	0x08006fac

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	08006fac 	.word	0x08006fac

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_d2lz>:
 8000b68:	b538      	push	{r3, r4, r5, lr}
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	4604      	mov	r4, r0
 8000b70:	460d      	mov	r5, r1
 8000b72:	f7ff ff23 	bl	80009bc <__aeabi_dcmplt>
 8000b76:	b928      	cbnz	r0, 8000b84 <__aeabi_d2lz+0x1c>
 8000b78:	4620      	mov	r0, r4
 8000b7a:	4629      	mov	r1, r5
 8000b7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000b80:	f000 b80a 	b.w	8000b98 <__aeabi_d2ulz>
 8000b84:	4620      	mov	r0, r4
 8000b86:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000b8a:	f000 f805 	bl	8000b98 <__aeabi_d2ulz>
 8000b8e:	4240      	negs	r0, r0
 8000b90:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b94:	bd38      	pop	{r3, r4, r5, pc}
 8000b96:	bf00      	nop

08000b98 <__aeabi_d2ulz>:
 8000b98:	b5d0      	push	{r4, r6, r7, lr}
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	4b0b      	ldr	r3, [pc, #44]	@ (8000bcc <__aeabi_d2ulz+0x34>)
 8000b9e:	4606      	mov	r6, r0
 8000ba0:	460f      	mov	r7, r1
 8000ba2:	f7ff fc99 	bl	80004d8 <__aeabi_dmul>
 8000ba6:	f7ff ff6f 	bl	8000a88 <__aeabi_d2uiz>
 8000baa:	4604      	mov	r4, r0
 8000bac:	f7ff fc1a 	bl	80003e4 <__aeabi_ui2d>
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	4b07      	ldr	r3, [pc, #28]	@ (8000bd0 <__aeabi_d2ulz+0x38>)
 8000bb4:	f7ff fc90 	bl	80004d8 <__aeabi_dmul>
 8000bb8:	4602      	mov	r2, r0
 8000bba:	460b      	mov	r3, r1
 8000bbc:	4630      	mov	r0, r6
 8000bbe:	4639      	mov	r1, r7
 8000bc0:	f7ff fad2 	bl	8000168 <__aeabi_dsub>
 8000bc4:	f7ff ff60 	bl	8000a88 <__aeabi_d2uiz>
 8000bc8:	4621      	mov	r1, r4
 8000bca:	bdd0      	pop	{r4, r6, r7, pc}
 8000bcc:	3df00000 	.word	0x3df00000
 8000bd0:	41f00000 	.word	0x41f00000

08000bd4 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x7E // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b086      	sub	sp, #24
 8000bd8:	af02      	add	r7, sp, #8
 8000bda:	4603      	mov	r3, r0
 8000bdc:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8000bde:	79fb      	ldrb	r3, [r7, #7]
 8000be0:	f023 030f 	bic.w	r3, r3, #15
 8000be4:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8000be6:	79fb      	ldrb	r3, [r7, #7]
 8000be8:	011b      	lsls	r3, r3, #4
 8000bea:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0 -> bxxxx1100
 8000bec:	7bfb      	ldrb	r3, [r7, #15]
 8000bee:	f043 030c 	orr.w	r3, r3, #12
 8000bf2:	b2db      	uxtb	r3, r3
 8000bf4:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0 -> bxxxx1000
 8000bf6:	7bfb      	ldrb	r3, [r7, #15]
 8000bf8:	f043 0308 	orr.w	r3, r3, #8
 8000bfc:	b2db      	uxtb	r3, r3
 8000bfe:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0 -> bxxxx1100
 8000c00:	7bbb      	ldrb	r3, [r7, #14]
 8000c02:	f043 030c 	orr.w	r3, r3, #12
 8000c06:	b2db      	uxtb	r3, r3
 8000c08:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0 -> bxxxx1000
 8000c0a:	7bbb      	ldrb	r3, [r7, #14]
 8000c0c:	f043 0308 	orr.w	r3, r3, #8
 8000c10:	b2db      	uxtb	r3, r3
 8000c12:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000c14:	f107 0208 	add.w	r2, r7, #8
 8000c18:	2364      	movs	r3, #100	@ 0x64
 8000c1a:	9300      	str	r3, [sp, #0]
 8000c1c:	2304      	movs	r3, #4
 8000c1e:	217e      	movs	r1, #126	@ 0x7e
 8000c20:	4803      	ldr	r0, [pc, #12]	@ (8000c30 <lcd_send_cmd+0x5c>)
 8000c22:	f000 ff15 	bl	8001a50 <HAL_I2C_Master_Transmit>
}
 8000c26:	bf00      	nop
 8000c28:	3710      	adds	r7, #16
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	bf00      	nop
 8000c30:	200001f0 	.word	0x200001f0

08000c34 <lcd_send_data>:

void lcd_send_data (char data)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b086      	sub	sp, #24
 8000c38:	af02      	add	r7, sp, #8
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8000c3e:	79fb      	ldrb	r3, [r7, #7]
 8000c40:	f023 030f 	bic.w	r3, r3, #15
 8000c44:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 8000c46:	79fb      	ldrb	r3, [r7, #7]
 8000c48:	011b      	lsls	r3, r3, #4
 8000c4a:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0 -> bxxxx1101
 8000c4c:	7bfb      	ldrb	r3, [r7, #15]
 8000c4e:	f043 030d 	orr.w	r3, r3, #13
 8000c52:	b2db      	uxtb	r3, r3
 8000c54:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0 -> bxxxx1001
 8000c56:	7bfb      	ldrb	r3, [r7, #15]
 8000c58:	f043 0309 	orr.w	r3, r3, #9
 8000c5c:	b2db      	uxtb	r3, r3
 8000c5e:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0 -> bxxxx1101
 8000c60:	7bbb      	ldrb	r3, [r7, #14]
 8000c62:	f043 030d 	orr.w	r3, r3, #13
 8000c66:	b2db      	uxtb	r3, r3
 8000c68:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0 -> bxxxx1001
 8000c6a:	7bbb      	ldrb	r3, [r7, #14]
 8000c6c:	f043 0309 	orr.w	r3, r3, #9
 8000c70:	b2db      	uxtb	r3, r3
 8000c72:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000c74:	f107 0208 	add.w	r2, r7, #8
 8000c78:	2364      	movs	r3, #100	@ 0x64
 8000c7a:	9300      	str	r3, [sp, #0]
 8000c7c:	2304      	movs	r3, #4
 8000c7e:	217e      	movs	r1, #126	@ 0x7e
 8000c80:	4803      	ldr	r0, [pc, #12]	@ (8000c90 <lcd_send_data+0x5c>)
 8000c82:	f000 fee5 	bl	8001a50 <HAL_I2C_Master_Transmit>
}
 8000c86:	bf00      	nop
 8000c88:	3710      	adds	r7, #16
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}
 8000c8e:	bf00      	nop
 8000c90:	200001f0 	.word	0x200001f0

08000c94 <lcd_put_cur>:
		lcd_send_data (' ');
	}
}

void lcd_put_cur(int row, int col)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b082      	sub	sp, #8
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
 8000c9c:	6039      	str	r1, [r7, #0]
    switch (row)
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d003      	beq.n	8000cac <lcd_put_cur+0x18>
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	2b01      	cmp	r3, #1
 8000ca8:	d005      	beq.n	8000cb6 <lcd_put_cur+0x22>
 8000caa:	e009      	b.n	8000cc0 <lcd_put_cur+0x2c>
    {
        case 0:
            col |= 0x80;
 8000cac:	683b      	ldr	r3, [r7, #0]
 8000cae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000cb2:	603b      	str	r3, [r7, #0]
            break;
 8000cb4:	e004      	b.n	8000cc0 <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;
 8000cb6:	683b      	ldr	r3, [r7, #0]
 8000cb8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8000cbc:	603b      	str	r3, [r7, #0]
            break;
 8000cbe:	bf00      	nop
    }

    lcd_send_cmd (col);
 8000cc0:	683b      	ldr	r3, [r7, #0]
 8000cc2:	b2db      	uxtb	r3, r3
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	f7ff ff85 	bl	8000bd4 <lcd_send_cmd>
}
 8000cca:	bf00      	nop
 8000ccc:	3708      	adds	r7, #8
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bd80      	pop	{r7, pc}

08000cd2 <lcd_init>:


void lcd_init (void)
{
 8000cd2:	b580      	push	{r7, lr}
 8000cd4:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 8000cd6:	2032      	movs	r0, #50	@ 0x32
 8000cd8:	f000 faf2 	bl	80012c0 <HAL_Delay>
	lcd_send_cmd (0x30);
 8000cdc:	2030      	movs	r0, #48	@ 0x30
 8000cde:	f7ff ff79 	bl	8000bd4 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 8000ce2:	2005      	movs	r0, #5
 8000ce4:	f000 faec 	bl	80012c0 <HAL_Delay>
	lcd_send_cmd (0x30);
 8000ce8:	2030      	movs	r0, #48	@ 0x30
 8000cea:	f7ff ff73 	bl	8000bd4 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 8000cee:	2001      	movs	r0, #1
 8000cf0:	f000 fae6 	bl	80012c0 <HAL_Delay>
	lcd_send_cmd (0x30);
 8000cf4:	2030      	movs	r0, #48	@ 0x30
 8000cf6:	f7ff ff6d 	bl	8000bd4 <lcd_send_cmd>
	HAL_Delay(10);
 8000cfa:	200a      	movs	r0, #10
 8000cfc:	f000 fae0 	bl	80012c0 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 8000d00:	2020      	movs	r0, #32
 8000d02:	f7ff ff67 	bl	8000bd4 <lcd_send_cmd>
	HAL_Delay(10);
 8000d06:	200a      	movs	r0, #10
 8000d08:	f000 fada 	bl	80012c0 <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8000d0c:	2028      	movs	r0, #40	@ 0x28
 8000d0e:	f7ff ff61 	bl	8000bd4 <lcd_send_cmd>
	HAL_Delay(1);
 8000d12:	2001      	movs	r0, #1
 8000d14:	f000 fad4 	bl	80012c0 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 8000d18:	2008      	movs	r0, #8
 8000d1a:	f7ff ff5b 	bl	8000bd4 <lcd_send_cmd>
	HAL_Delay(1);
 8000d1e:	2001      	movs	r0, #1
 8000d20:	f000 face 	bl	80012c0 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 8000d24:	2001      	movs	r0, #1
 8000d26:	f7ff ff55 	bl	8000bd4 <lcd_send_cmd>
	HAL_Delay(1);
 8000d2a:	2001      	movs	r0, #1
 8000d2c:	f000 fac8 	bl	80012c0 <HAL_Delay>
	HAL_Delay(1);
 8000d30:	2001      	movs	r0, #1
 8000d32:	f000 fac5 	bl	80012c0 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8000d36:	2006      	movs	r0, #6
 8000d38:	f7ff ff4c 	bl	8000bd4 <lcd_send_cmd>
	HAL_Delay(1);
 8000d3c:	2001      	movs	r0, #1
 8000d3e:	f000 fabf 	bl	80012c0 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8000d42:	200c      	movs	r0, #12
 8000d44:	f7ff ff46 	bl	8000bd4 <lcd_send_cmd>
}
 8000d48:	bf00      	nop
 8000d4a:	bd80      	pop	{r7, pc}

08000d4c <lcd_send_string>:

void lcd_send_string (char *str)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b082      	sub	sp, #8
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8000d54:	e006      	b.n	8000d64 <lcd_send_string+0x18>
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	1c5a      	adds	r2, r3, #1
 8000d5a:	607a      	str	r2, [r7, #4]
 8000d5c:	781b      	ldrb	r3, [r3, #0]
 8000d5e:	4618      	mov	r0, r3
 8000d60:	f7ff ff68 	bl	8000c34 <lcd_send_data>
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	781b      	ldrb	r3, [r3, #0]
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d1f4      	bne.n	8000d56 <lcd_send_string+0xa>
}
 8000d6c:	bf00      	nop
 8000d6e:	bf00      	nop
 8000d70:	3708      	adds	r7, #8
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}
	...

08000d78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d7c:	f000 fa3e 	bl	80011fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d80:	f000 f812 	bl	8000da8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d84:	f000 f87a 	bl	8000e7c <MX_GPIO_Init>
  MX_I2C1_Init();
 8000d88:	f000 f84a 	bl	8000e20 <MX_I2C1_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */


lcd_init();
 8000d8c:	f7ff ffa1 	bl	8000cd2 <lcd_init>
lcd_put_cur(0, 0); 
 8000d90:	2100      	movs	r1, #0
 8000d92:	2000      	movs	r0, #0
 8000d94:	f7ff ff7e 	bl	8000c94 <lcd_put_cur>
lcd_send_string("HELLO WORLD");  
 8000d98:	4802      	ldr	r0, [pc, #8]	@ (8000da4 <main+0x2c>)
 8000d9a:	f7ff ffd7 	bl	8000d4c <lcd_send_string>

    while (1)
 8000d9e:	bf00      	nop
 8000da0:	e7fd      	b.n	8000d9e <main+0x26>
 8000da2:	bf00      	nop
 8000da4:	08006fc8 	.word	0x08006fc8

08000da8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b090      	sub	sp, #64	@ 0x40
 8000dac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dae:	f107 0318 	add.w	r3, r7, #24
 8000db2:	2228      	movs	r2, #40	@ 0x28
 8000db4:	2100      	movs	r1, #0
 8000db6:	4618      	mov	r0, r3
 8000db8:	f002 fd2f 	bl	800381a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000dbc:	1d3b      	adds	r3, r7, #4
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	601a      	str	r2, [r3, #0]
 8000dc2:	605a      	str	r2, [r3, #4]
 8000dc4:	609a      	str	r2, [r3, #8]
 8000dc6:	60da      	str	r2, [r3, #12]
 8000dc8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000dca:	2302      	movs	r3, #2
 8000dcc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000dce:	2301      	movs	r3, #1
 8000dd0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000dd2:	2310      	movs	r3, #16
 8000dd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000dda:	f107 0318 	add.w	r3, r7, #24
 8000dde:	4618      	mov	r0, r3
 8000de0:	f001 f98e 	bl	8002100 <HAL_RCC_OscConfig>
 8000de4:	4603      	mov	r3, r0
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d001      	beq.n	8000dee <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000dea:	f000 f875 	bl	8000ed8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000dee:	230f      	movs	r3, #15
 8000df0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000df2:	2300      	movs	r3, #0
 8000df4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000df6:	2300      	movs	r3, #0
 8000df8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000e02:	1d3b      	adds	r3, r7, #4
 8000e04:	2100      	movs	r1, #0
 8000e06:	4618      	mov	r0, r3
 8000e08:	f001 fbfc 	bl	8002604 <HAL_RCC_ClockConfig>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d001      	beq.n	8000e16 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000e12:	f000 f861 	bl	8000ed8 <Error_Handler>
  }
}
 8000e16:	bf00      	nop
 8000e18:	3740      	adds	r7, #64	@ 0x40
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bd80      	pop	{r7, pc}
	...

08000e20 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000e24:	4b12      	ldr	r3, [pc, #72]	@ (8000e70 <MX_I2C1_Init+0x50>)
 8000e26:	4a13      	ldr	r2, [pc, #76]	@ (8000e74 <MX_I2C1_Init+0x54>)
 8000e28:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000e2a:	4b11      	ldr	r3, [pc, #68]	@ (8000e70 <MX_I2C1_Init+0x50>)
 8000e2c:	4a12      	ldr	r2, [pc, #72]	@ (8000e78 <MX_I2C1_Init+0x58>)
 8000e2e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000e30:	4b0f      	ldr	r3, [pc, #60]	@ (8000e70 <MX_I2C1_Init+0x50>)
 8000e32:	2200      	movs	r2, #0
 8000e34:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000e36:	4b0e      	ldr	r3, [pc, #56]	@ (8000e70 <MX_I2C1_Init+0x50>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e3c:	4b0c      	ldr	r3, [pc, #48]	@ (8000e70 <MX_I2C1_Init+0x50>)
 8000e3e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000e42:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e44:	4b0a      	ldr	r3, [pc, #40]	@ (8000e70 <MX_I2C1_Init+0x50>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000e4a:	4b09      	ldr	r3, [pc, #36]	@ (8000e70 <MX_I2C1_Init+0x50>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e50:	4b07      	ldr	r3, [pc, #28]	@ (8000e70 <MX_I2C1_Init+0x50>)
 8000e52:	2200      	movs	r2, #0
 8000e54:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e56:	4b06      	ldr	r3, [pc, #24]	@ (8000e70 <MX_I2C1_Init+0x50>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000e5c:	4804      	ldr	r0, [pc, #16]	@ (8000e70 <MX_I2C1_Init+0x50>)
 8000e5e:	f000 fcb3 	bl	80017c8 <HAL_I2C_Init>
 8000e62:	4603      	mov	r3, r0
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d001      	beq.n	8000e6c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000e68:	f000 f836 	bl	8000ed8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000e6c:	bf00      	nop
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	200001f0 	.word	0x200001f0
 8000e74:	40005400 	.word	0x40005400
 8000e78:	000186a0 	.word	0x000186a0

08000e7c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	b085      	sub	sp, #20
 8000e80:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e82:	4b14      	ldr	r3, [pc, #80]	@ (8000ed4 <MX_GPIO_Init+0x58>)
 8000e84:	699b      	ldr	r3, [r3, #24]
 8000e86:	4a13      	ldr	r2, [pc, #76]	@ (8000ed4 <MX_GPIO_Init+0x58>)
 8000e88:	f043 0320 	orr.w	r3, r3, #32
 8000e8c:	6193      	str	r3, [r2, #24]
 8000e8e:	4b11      	ldr	r3, [pc, #68]	@ (8000ed4 <MX_GPIO_Init+0x58>)
 8000e90:	699b      	ldr	r3, [r3, #24]
 8000e92:	f003 0320 	and.w	r3, r3, #32
 8000e96:	60fb      	str	r3, [r7, #12]
 8000e98:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e9a:	4b0e      	ldr	r3, [pc, #56]	@ (8000ed4 <MX_GPIO_Init+0x58>)
 8000e9c:	699b      	ldr	r3, [r3, #24]
 8000e9e:	4a0d      	ldr	r2, [pc, #52]	@ (8000ed4 <MX_GPIO_Init+0x58>)
 8000ea0:	f043 0304 	orr.w	r3, r3, #4
 8000ea4:	6193      	str	r3, [r2, #24]
 8000ea6:	4b0b      	ldr	r3, [pc, #44]	@ (8000ed4 <MX_GPIO_Init+0x58>)
 8000ea8:	699b      	ldr	r3, [r3, #24]
 8000eaa:	f003 0304 	and.w	r3, r3, #4
 8000eae:	60bb      	str	r3, [r7, #8]
 8000eb0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000eb2:	4b08      	ldr	r3, [pc, #32]	@ (8000ed4 <MX_GPIO_Init+0x58>)
 8000eb4:	699b      	ldr	r3, [r3, #24]
 8000eb6:	4a07      	ldr	r2, [pc, #28]	@ (8000ed4 <MX_GPIO_Init+0x58>)
 8000eb8:	f043 0308 	orr.w	r3, r3, #8
 8000ebc:	6193      	str	r3, [r2, #24]
 8000ebe:	4b05      	ldr	r3, [pc, #20]	@ (8000ed4 <MX_GPIO_Init+0x58>)
 8000ec0:	699b      	ldr	r3, [r3, #24]
 8000ec2:	f003 0308 	and.w	r3, r3, #8
 8000ec6:	607b      	str	r3, [r7, #4]
 8000ec8:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000eca:	bf00      	nop
 8000ecc:	3714      	adds	r7, #20
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bc80      	pop	{r7}
 8000ed2:	4770      	bx	lr
 8000ed4:	40021000 	.word	0x40021000

08000ed8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000edc:	b672      	cpsid	i
}
 8000ede:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ee0:	bf00      	nop
 8000ee2:	e7fd      	b.n	8000ee0 <Error_Handler+0x8>

08000ee4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	b085      	sub	sp, #20
 8000ee8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000eea:	4b15      	ldr	r3, [pc, #84]	@ (8000f40 <HAL_MspInit+0x5c>)
 8000eec:	699b      	ldr	r3, [r3, #24]
 8000eee:	4a14      	ldr	r2, [pc, #80]	@ (8000f40 <HAL_MspInit+0x5c>)
 8000ef0:	f043 0301 	orr.w	r3, r3, #1
 8000ef4:	6193      	str	r3, [r2, #24]
 8000ef6:	4b12      	ldr	r3, [pc, #72]	@ (8000f40 <HAL_MspInit+0x5c>)
 8000ef8:	699b      	ldr	r3, [r3, #24]
 8000efa:	f003 0301 	and.w	r3, r3, #1
 8000efe:	60bb      	str	r3, [r7, #8]
 8000f00:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f02:	4b0f      	ldr	r3, [pc, #60]	@ (8000f40 <HAL_MspInit+0x5c>)
 8000f04:	69db      	ldr	r3, [r3, #28]
 8000f06:	4a0e      	ldr	r2, [pc, #56]	@ (8000f40 <HAL_MspInit+0x5c>)
 8000f08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f0c:	61d3      	str	r3, [r2, #28]
 8000f0e:	4b0c      	ldr	r3, [pc, #48]	@ (8000f40 <HAL_MspInit+0x5c>)
 8000f10:	69db      	ldr	r3, [r3, #28]
 8000f12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f16:	607b      	str	r3, [r7, #4]
 8000f18:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000f1a:	4b0a      	ldr	r3, [pc, #40]	@ (8000f44 <HAL_MspInit+0x60>)
 8000f1c:	685b      	ldr	r3, [r3, #4]
 8000f1e:	60fb      	str	r3, [r7, #12]
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000f26:	60fb      	str	r3, [r7, #12]
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000f2e:	60fb      	str	r3, [r7, #12]
 8000f30:	4a04      	ldr	r2, [pc, #16]	@ (8000f44 <HAL_MspInit+0x60>)
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f36:	bf00      	nop
 8000f38:	3714      	adds	r7, #20
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bc80      	pop	{r7}
 8000f3e:	4770      	bx	lr
 8000f40:	40021000 	.word	0x40021000
 8000f44:	40010000 	.word	0x40010000

08000f48 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b088      	sub	sp, #32
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f50:	f107 0310 	add.w	r3, r7, #16
 8000f54:	2200      	movs	r2, #0
 8000f56:	601a      	str	r2, [r3, #0]
 8000f58:	605a      	str	r2, [r3, #4]
 8000f5a:	609a      	str	r2, [r3, #8]
 8000f5c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	4a16      	ldr	r2, [pc, #88]	@ (8000fbc <HAL_I2C_MspInit+0x74>)
 8000f64:	4293      	cmp	r3, r2
 8000f66:	d125      	bne.n	8000fb4 <HAL_I2C_MspInit+0x6c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f68:	4b15      	ldr	r3, [pc, #84]	@ (8000fc0 <HAL_I2C_MspInit+0x78>)
 8000f6a:	699b      	ldr	r3, [r3, #24]
 8000f6c:	4a14      	ldr	r2, [pc, #80]	@ (8000fc0 <HAL_I2C_MspInit+0x78>)
 8000f6e:	f043 0308 	orr.w	r3, r3, #8
 8000f72:	6193      	str	r3, [r2, #24]
 8000f74:	4b12      	ldr	r3, [pc, #72]	@ (8000fc0 <HAL_I2C_MspInit+0x78>)
 8000f76:	699b      	ldr	r3, [r3, #24]
 8000f78:	f003 0308 	and.w	r3, r3, #8
 8000f7c:	60fb      	str	r3, [r7, #12]
 8000f7e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000f80:	23c0      	movs	r3, #192	@ 0xc0
 8000f82:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f84:	2312      	movs	r3, #18
 8000f86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f8c:	2303      	movs	r3, #3
 8000f8e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f90:	f107 0310 	add.w	r3, r7, #16
 8000f94:	4619      	mov	r1, r3
 8000f96:	480b      	ldr	r0, [pc, #44]	@ (8000fc4 <HAL_I2C_MspInit+0x7c>)
 8000f98:	f000 fa9a 	bl	80014d0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000f9c:	4b08      	ldr	r3, [pc, #32]	@ (8000fc0 <HAL_I2C_MspInit+0x78>)
 8000f9e:	69db      	ldr	r3, [r3, #28]
 8000fa0:	4a07      	ldr	r2, [pc, #28]	@ (8000fc0 <HAL_I2C_MspInit+0x78>)
 8000fa2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000fa6:	61d3      	str	r3, [r2, #28]
 8000fa8:	4b05      	ldr	r3, [pc, #20]	@ (8000fc0 <HAL_I2C_MspInit+0x78>)
 8000faa:	69db      	ldr	r3, [r3, #28]
 8000fac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000fb0:	60bb      	str	r3, [r7, #8]
 8000fb2:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000fb4:	bf00      	nop
 8000fb6:	3720      	adds	r7, #32
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bd80      	pop	{r7, pc}
 8000fbc:	40005400 	.word	0x40005400
 8000fc0:	40021000 	.word	0x40021000
 8000fc4:	40010c00 	.word	0x40010c00

08000fc8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000fcc:	bf00      	nop
 8000fce:	e7fd      	b.n	8000fcc <NMI_Handler+0x4>

08000fd0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fd4:	bf00      	nop
 8000fd6:	e7fd      	b.n	8000fd4 <HardFault_Handler+0x4>

08000fd8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fdc:	bf00      	nop
 8000fde:	e7fd      	b.n	8000fdc <MemManage_Handler+0x4>

08000fe0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fe4:	bf00      	nop
 8000fe6:	e7fd      	b.n	8000fe4 <BusFault_Handler+0x4>

08000fe8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fec:	bf00      	nop
 8000fee:	e7fd      	b.n	8000fec <UsageFault_Handler+0x4>

08000ff0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ff4:	bf00      	nop
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bc80      	pop	{r7}
 8000ffa:	4770      	bx	lr

08000ffc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001000:	bf00      	nop
 8001002:	46bd      	mov	sp, r7
 8001004:	bc80      	pop	{r7}
 8001006:	4770      	bx	lr

08001008 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001008:	b480      	push	{r7}
 800100a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800100c:	bf00      	nop
 800100e:	46bd      	mov	sp, r7
 8001010:	bc80      	pop	{r7}
 8001012:	4770      	bx	lr

08001014 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001018:	f000 f936 	bl	8001288 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800101c:	bf00      	nop
 800101e:	bd80      	pop	{r7, pc}

08001020 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001020:	b480      	push	{r7}
 8001022:	af00      	add	r7, sp, #0
  return 1;
 8001024:	2301      	movs	r3, #1
}
 8001026:	4618      	mov	r0, r3
 8001028:	46bd      	mov	sp, r7
 800102a:	bc80      	pop	{r7}
 800102c:	4770      	bx	lr

0800102e <_kill>:

int _kill(int pid, int sig)
{
 800102e:	b580      	push	{r7, lr}
 8001030:	b082      	sub	sp, #8
 8001032:	af00      	add	r7, sp, #0
 8001034:	6078      	str	r0, [r7, #4]
 8001036:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001038:	f002 fc42 	bl	80038c0 <__errno>
 800103c:	4603      	mov	r3, r0
 800103e:	2216      	movs	r2, #22
 8001040:	601a      	str	r2, [r3, #0]
  return -1;
 8001042:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001046:	4618      	mov	r0, r3
 8001048:	3708      	adds	r7, #8
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}

0800104e <_exit>:

void _exit (int status)
{
 800104e:	b580      	push	{r7, lr}
 8001050:	b082      	sub	sp, #8
 8001052:	af00      	add	r7, sp, #0
 8001054:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001056:	f04f 31ff 	mov.w	r1, #4294967295
 800105a:	6878      	ldr	r0, [r7, #4]
 800105c:	f7ff ffe7 	bl	800102e <_kill>
  while (1) {}    /* Make sure we hang here */
 8001060:	bf00      	nop
 8001062:	e7fd      	b.n	8001060 <_exit+0x12>

08001064 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b086      	sub	sp, #24
 8001068:	af00      	add	r7, sp, #0
 800106a:	60f8      	str	r0, [r7, #12]
 800106c:	60b9      	str	r1, [r7, #8]
 800106e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001070:	2300      	movs	r3, #0
 8001072:	617b      	str	r3, [r7, #20]
 8001074:	e00a      	b.n	800108c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001076:	f3af 8000 	nop.w
 800107a:	4601      	mov	r1, r0
 800107c:	68bb      	ldr	r3, [r7, #8]
 800107e:	1c5a      	adds	r2, r3, #1
 8001080:	60ba      	str	r2, [r7, #8]
 8001082:	b2ca      	uxtb	r2, r1
 8001084:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001086:	697b      	ldr	r3, [r7, #20]
 8001088:	3301      	adds	r3, #1
 800108a:	617b      	str	r3, [r7, #20]
 800108c:	697a      	ldr	r2, [r7, #20]
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	429a      	cmp	r2, r3
 8001092:	dbf0      	blt.n	8001076 <_read+0x12>
  }

  return len;
 8001094:	687b      	ldr	r3, [r7, #4]
}
 8001096:	4618      	mov	r0, r3
 8001098:	3718      	adds	r7, #24
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}

0800109e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800109e:	b580      	push	{r7, lr}
 80010a0:	b086      	sub	sp, #24
 80010a2:	af00      	add	r7, sp, #0
 80010a4:	60f8      	str	r0, [r7, #12]
 80010a6:	60b9      	str	r1, [r7, #8]
 80010a8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010aa:	2300      	movs	r3, #0
 80010ac:	617b      	str	r3, [r7, #20]
 80010ae:	e009      	b.n	80010c4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80010b0:	68bb      	ldr	r3, [r7, #8]
 80010b2:	1c5a      	adds	r2, r3, #1
 80010b4:	60ba      	str	r2, [r7, #8]
 80010b6:	781b      	ldrb	r3, [r3, #0]
 80010b8:	4618      	mov	r0, r3
 80010ba:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010be:	697b      	ldr	r3, [r7, #20]
 80010c0:	3301      	adds	r3, #1
 80010c2:	617b      	str	r3, [r7, #20]
 80010c4:	697a      	ldr	r2, [r7, #20]
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	429a      	cmp	r2, r3
 80010ca:	dbf1      	blt.n	80010b0 <_write+0x12>
  }
  return len;
 80010cc:	687b      	ldr	r3, [r7, #4]
}
 80010ce:	4618      	mov	r0, r3
 80010d0:	3718      	adds	r7, #24
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}

080010d6 <_close>:

int _close(int file)
{
 80010d6:	b480      	push	{r7}
 80010d8:	b083      	sub	sp, #12
 80010da:	af00      	add	r7, sp, #0
 80010dc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80010de:	f04f 33ff 	mov.w	r3, #4294967295
}
 80010e2:	4618      	mov	r0, r3
 80010e4:	370c      	adds	r7, #12
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bc80      	pop	{r7}
 80010ea:	4770      	bx	lr

080010ec <_fstat>:


int _fstat(int file, struct stat *st)
{
 80010ec:	b480      	push	{r7}
 80010ee:	b083      	sub	sp, #12
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
 80010f4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80010fc:	605a      	str	r2, [r3, #4]
  return 0;
 80010fe:	2300      	movs	r3, #0
}
 8001100:	4618      	mov	r0, r3
 8001102:	370c      	adds	r7, #12
 8001104:	46bd      	mov	sp, r7
 8001106:	bc80      	pop	{r7}
 8001108:	4770      	bx	lr

0800110a <_isatty>:

int _isatty(int file)
{
 800110a:	b480      	push	{r7}
 800110c:	b083      	sub	sp, #12
 800110e:	af00      	add	r7, sp, #0
 8001110:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001112:	2301      	movs	r3, #1
}
 8001114:	4618      	mov	r0, r3
 8001116:	370c      	adds	r7, #12
 8001118:	46bd      	mov	sp, r7
 800111a:	bc80      	pop	{r7}
 800111c:	4770      	bx	lr

0800111e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800111e:	b480      	push	{r7}
 8001120:	b085      	sub	sp, #20
 8001122:	af00      	add	r7, sp, #0
 8001124:	60f8      	str	r0, [r7, #12]
 8001126:	60b9      	str	r1, [r7, #8]
 8001128:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800112a:	2300      	movs	r3, #0
}
 800112c:	4618      	mov	r0, r3
 800112e:	3714      	adds	r7, #20
 8001130:	46bd      	mov	sp, r7
 8001132:	bc80      	pop	{r7}
 8001134:	4770      	bx	lr
	...

08001138 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b086      	sub	sp, #24
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001140:	4a14      	ldr	r2, [pc, #80]	@ (8001194 <_sbrk+0x5c>)
 8001142:	4b15      	ldr	r3, [pc, #84]	@ (8001198 <_sbrk+0x60>)
 8001144:	1ad3      	subs	r3, r2, r3
 8001146:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001148:	697b      	ldr	r3, [r7, #20]
 800114a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800114c:	4b13      	ldr	r3, [pc, #76]	@ (800119c <_sbrk+0x64>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d102      	bne.n	800115a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001154:	4b11      	ldr	r3, [pc, #68]	@ (800119c <_sbrk+0x64>)
 8001156:	4a12      	ldr	r2, [pc, #72]	@ (80011a0 <_sbrk+0x68>)
 8001158:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800115a:	4b10      	ldr	r3, [pc, #64]	@ (800119c <_sbrk+0x64>)
 800115c:	681a      	ldr	r2, [r3, #0]
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	4413      	add	r3, r2
 8001162:	693a      	ldr	r2, [r7, #16]
 8001164:	429a      	cmp	r2, r3
 8001166:	d207      	bcs.n	8001178 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001168:	f002 fbaa 	bl	80038c0 <__errno>
 800116c:	4603      	mov	r3, r0
 800116e:	220c      	movs	r2, #12
 8001170:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001172:	f04f 33ff 	mov.w	r3, #4294967295
 8001176:	e009      	b.n	800118c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001178:	4b08      	ldr	r3, [pc, #32]	@ (800119c <_sbrk+0x64>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800117e:	4b07      	ldr	r3, [pc, #28]	@ (800119c <_sbrk+0x64>)
 8001180:	681a      	ldr	r2, [r3, #0]
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	4413      	add	r3, r2
 8001186:	4a05      	ldr	r2, [pc, #20]	@ (800119c <_sbrk+0x64>)
 8001188:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800118a:	68fb      	ldr	r3, [r7, #12]
}
 800118c:	4618      	mov	r0, r3
 800118e:	3718      	adds	r7, #24
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	20002800 	.word	0x20002800
 8001198:	00000400 	.word	0x00000400
 800119c:	20000244 	.word	0x20000244
 80011a0:	20000398 	.word	0x20000398

080011a4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011a8:	bf00      	nop
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bc80      	pop	{r7}
 80011ae:	4770      	bx	lr

080011b0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80011b0:	f7ff fff8 	bl	80011a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80011b4:	480b      	ldr	r0, [pc, #44]	@ (80011e4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80011b6:	490c      	ldr	r1, [pc, #48]	@ (80011e8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80011b8:	4a0c      	ldr	r2, [pc, #48]	@ (80011ec <LoopFillZerobss+0x16>)
  movs r3, #0
 80011ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011bc:	e002      	b.n	80011c4 <LoopCopyDataInit>

080011be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011c2:	3304      	adds	r3, #4

080011c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011c8:	d3f9      	bcc.n	80011be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011ca:	4a09      	ldr	r2, [pc, #36]	@ (80011f0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80011cc:	4c09      	ldr	r4, [pc, #36]	@ (80011f4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80011ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011d0:	e001      	b.n	80011d6 <LoopFillZerobss>

080011d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011d4:	3204      	adds	r2, #4

080011d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011d8:	d3fb      	bcc.n	80011d2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80011da:	f002 fb77 	bl	80038cc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80011de:	f7ff fdcb 	bl	8000d78 <main>
  bx lr
 80011e2:	4770      	bx	lr
  ldr r0, =_sdata
 80011e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011e8:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80011ec:	08007440 	.word	0x08007440
  ldr r2, =_sbss
 80011f0:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80011f4:	20000398 	.word	0x20000398

080011f8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80011f8:	e7fe      	b.n	80011f8 <ADC1_2_IRQHandler>
	...

080011fc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001200:	4b08      	ldr	r3, [pc, #32]	@ (8001224 <HAL_Init+0x28>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4a07      	ldr	r2, [pc, #28]	@ (8001224 <HAL_Init+0x28>)
 8001206:	f043 0310 	orr.w	r3, r3, #16
 800120a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800120c:	2003      	movs	r0, #3
 800120e:	f000 f92b 	bl	8001468 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001212:	200f      	movs	r0, #15
 8001214:	f000 f808 	bl	8001228 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001218:	f7ff fe64 	bl	8000ee4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800121c:	2300      	movs	r3, #0
}
 800121e:	4618      	mov	r0, r3
 8001220:	bd80      	pop	{r7, pc}
 8001222:	bf00      	nop
 8001224:	40022000 	.word	0x40022000

08001228 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b082      	sub	sp, #8
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001230:	4b12      	ldr	r3, [pc, #72]	@ (800127c <HAL_InitTick+0x54>)
 8001232:	681a      	ldr	r2, [r3, #0]
 8001234:	4b12      	ldr	r3, [pc, #72]	@ (8001280 <HAL_InitTick+0x58>)
 8001236:	781b      	ldrb	r3, [r3, #0]
 8001238:	4619      	mov	r1, r3
 800123a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800123e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001242:	fbb2 f3f3 	udiv	r3, r2, r3
 8001246:	4618      	mov	r0, r3
 8001248:	f000 f935 	bl	80014b6 <HAL_SYSTICK_Config>
 800124c:	4603      	mov	r3, r0
 800124e:	2b00      	cmp	r3, #0
 8001250:	d001      	beq.n	8001256 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001252:	2301      	movs	r3, #1
 8001254:	e00e      	b.n	8001274 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	2b0f      	cmp	r3, #15
 800125a:	d80a      	bhi.n	8001272 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800125c:	2200      	movs	r2, #0
 800125e:	6879      	ldr	r1, [r7, #4]
 8001260:	f04f 30ff 	mov.w	r0, #4294967295
 8001264:	f000 f90b 	bl	800147e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001268:	4a06      	ldr	r2, [pc, #24]	@ (8001284 <HAL_InitTick+0x5c>)
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800126e:	2300      	movs	r3, #0
 8001270:	e000      	b.n	8001274 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001272:	2301      	movs	r3, #1
}
 8001274:	4618      	mov	r0, r3
 8001276:	3708      	adds	r7, #8
 8001278:	46bd      	mov	sp, r7
 800127a:	bd80      	pop	{r7, pc}
 800127c:	20000000 	.word	0x20000000
 8001280:	20000008 	.word	0x20000008
 8001284:	20000004 	.word	0x20000004

08001288 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001288:	b480      	push	{r7}
 800128a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800128c:	4b05      	ldr	r3, [pc, #20]	@ (80012a4 <HAL_IncTick+0x1c>)
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	461a      	mov	r2, r3
 8001292:	4b05      	ldr	r3, [pc, #20]	@ (80012a8 <HAL_IncTick+0x20>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	4413      	add	r3, r2
 8001298:	4a03      	ldr	r2, [pc, #12]	@ (80012a8 <HAL_IncTick+0x20>)
 800129a:	6013      	str	r3, [r2, #0]
}
 800129c:	bf00      	nop
 800129e:	46bd      	mov	sp, r7
 80012a0:	bc80      	pop	{r7}
 80012a2:	4770      	bx	lr
 80012a4:	20000008 	.word	0x20000008
 80012a8:	20000248 	.word	0x20000248

080012ac <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012ac:	b480      	push	{r7}
 80012ae:	af00      	add	r7, sp, #0
  return uwTick;
 80012b0:	4b02      	ldr	r3, [pc, #8]	@ (80012bc <HAL_GetTick+0x10>)
 80012b2:	681b      	ldr	r3, [r3, #0]
}
 80012b4:	4618      	mov	r0, r3
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bc80      	pop	{r7}
 80012ba:	4770      	bx	lr
 80012bc:	20000248 	.word	0x20000248

080012c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b084      	sub	sp, #16
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80012c8:	f7ff fff0 	bl	80012ac <HAL_GetTick>
 80012cc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012d8:	d005      	beq.n	80012e6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80012da:	4b0a      	ldr	r3, [pc, #40]	@ (8001304 <HAL_Delay+0x44>)
 80012dc:	781b      	ldrb	r3, [r3, #0]
 80012de:	461a      	mov	r2, r3
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	4413      	add	r3, r2
 80012e4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80012e6:	bf00      	nop
 80012e8:	f7ff ffe0 	bl	80012ac <HAL_GetTick>
 80012ec:	4602      	mov	r2, r0
 80012ee:	68bb      	ldr	r3, [r7, #8]
 80012f0:	1ad3      	subs	r3, r2, r3
 80012f2:	68fa      	ldr	r2, [r7, #12]
 80012f4:	429a      	cmp	r2, r3
 80012f6:	d8f7      	bhi.n	80012e8 <HAL_Delay+0x28>
  {
  }
}
 80012f8:	bf00      	nop
 80012fa:	bf00      	nop
 80012fc:	3710      	adds	r7, #16
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	20000008 	.word	0x20000008

08001308 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001308:	b480      	push	{r7}
 800130a:	b085      	sub	sp, #20
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	f003 0307 	and.w	r3, r3, #7
 8001316:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001318:	4b0c      	ldr	r3, [pc, #48]	@ (800134c <__NVIC_SetPriorityGrouping+0x44>)
 800131a:	68db      	ldr	r3, [r3, #12]
 800131c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800131e:	68ba      	ldr	r2, [r7, #8]
 8001320:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001324:	4013      	ands	r3, r2
 8001326:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800132c:	68bb      	ldr	r3, [r7, #8]
 800132e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001330:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001334:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001338:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800133a:	4a04      	ldr	r2, [pc, #16]	@ (800134c <__NVIC_SetPriorityGrouping+0x44>)
 800133c:	68bb      	ldr	r3, [r7, #8]
 800133e:	60d3      	str	r3, [r2, #12]
}
 8001340:	bf00      	nop
 8001342:	3714      	adds	r7, #20
 8001344:	46bd      	mov	sp, r7
 8001346:	bc80      	pop	{r7}
 8001348:	4770      	bx	lr
 800134a:	bf00      	nop
 800134c:	e000ed00 	.word	0xe000ed00

08001350 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001350:	b480      	push	{r7}
 8001352:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001354:	4b04      	ldr	r3, [pc, #16]	@ (8001368 <__NVIC_GetPriorityGrouping+0x18>)
 8001356:	68db      	ldr	r3, [r3, #12]
 8001358:	0a1b      	lsrs	r3, r3, #8
 800135a:	f003 0307 	and.w	r3, r3, #7
}
 800135e:	4618      	mov	r0, r3
 8001360:	46bd      	mov	sp, r7
 8001362:	bc80      	pop	{r7}
 8001364:	4770      	bx	lr
 8001366:	bf00      	nop
 8001368:	e000ed00 	.word	0xe000ed00

0800136c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800136c:	b480      	push	{r7}
 800136e:	b083      	sub	sp, #12
 8001370:	af00      	add	r7, sp, #0
 8001372:	4603      	mov	r3, r0
 8001374:	6039      	str	r1, [r7, #0]
 8001376:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001378:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800137c:	2b00      	cmp	r3, #0
 800137e:	db0a      	blt.n	8001396 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	b2da      	uxtb	r2, r3
 8001384:	490c      	ldr	r1, [pc, #48]	@ (80013b8 <__NVIC_SetPriority+0x4c>)
 8001386:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800138a:	0112      	lsls	r2, r2, #4
 800138c:	b2d2      	uxtb	r2, r2
 800138e:	440b      	add	r3, r1
 8001390:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001394:	e00a      	b.n	80013ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	b2da      	uxtb	r2, r3
 800139a:	4908      	ldr	r1, [pc, #32]	@ (80013bc <__NVIC_SetPriority+0x50>)
 800139c:	79fb      	ldrb	r3, [r7, #7]
 800139e:	f003 030f 	and.w	r3, r3, #15
 80013a2:	3b04      	subs	r3, #4
 80013a4:	0112      	lsls	r2, r2, #4
 80013a6:	b2d2      	uxtb	r2, r2
 80013a8:	440b      	add	r3, r1
 80013aa:	761a      	strb	r2, [r3, #24]
}
 80013ac:	bf00      	nop
 80013ae:	370c      	adds	r7, #12
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bc80      	pop	{r7}
 80013b4:	4770      	bx	lr
 80013b6:	bf00      	nop
 80013b8:	e000e100 	.word	0xe000e100
 80013bc:	e000ed00 	.word	0xe000ed00

080013c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013c0:	b480      	push	{r7}
 80013c2:	b089      	sub	sp, #36	@ 0x24
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	60f8      	str	r0, [r7, #12]
 80013c8:	60b9      	str	r1, [r7, #8]
 80013ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	f003 0307 	and.w	r3, r3, #7
 80013d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013d4:	69fb      	ldr	r3, [r7, #28]
 80013d6:	f1c3 0307 	rsb	r3, r3, #7
 80013da:	2b04      	cmp	r3, #4
 80013dc:	bf28      	it	cs
 80013de:	2304      	movcs	r3, #4
 80013e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013e2:	69fb      	ldr	r3, [r7, #28]
 80013e4:	3304      	adds	r3, #4
 80013e6:	2b06      	cmp	r3, #6
 80013e8:	d902      	bls.n	80013f0 <NVIC_EncodePriority+0x30>
 80013ea:	69fb      	ldr	r3, [r7, #28]
 80013ec:	3b03      	subs	r3, #3
 80013ee:	e000      	b.n	80013f2 <NVIC_EncodePriority+0x32>
 80013f0:	2300      	movs	r3, #0
 80013f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013f4:	f04f 32ff 	mov.w	r2, #4294967295
 80013f8:	69bb      	ldr	r3, [r7, #24]
 80013fa:	fa02 f303 	lsl.w	r3, r2, r3
 80013fe:	43da      	mvns	r2, r3
 8001400:	68bb      	ldr	r3, [r7, #8]
 8001402:	401a      	ands	r2, r3
 8001404:	697b      	ldr	r3, [r7, #20]
 8001406:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001408:	f04f 31ff 	mov.w	r1, #4294967295
 800140c:	697b      	ldr	r3, [r7, #20]
 800140e:	fa01 f303 	lsl.w	r3, r1, r3
 8001412:	43d9      	mvns	r1, r3
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001418:	4313      	orrs	r3, r2
         );
}
 800141a:	4618      	mov	r0, r3
 800141c:	3724      	adds	r7, #36	@ 0x24
 800141e:	46bd      	mov	sp, r7
 8001420:	bc80      	pop	{r7}
 8001422:	4770      	bx	lr

08001424 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b082      	sub	sp, #8
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	3b01      	subs	r3, #1
 8001430:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001434:	d301      	bcc.n	800143a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001436:	2301      	movs	r3, #1
 8001438:	e00f      	b.n	800145a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800143a:	4a0a      	ldr	r2, [pc, #40]	@ (8001464 <SysTick_Config+0x40>)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	3b01      	subs	r3, #1
 8001440:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001442:	210f      	movs	r1, #15
 8001444:	f04f 30ff 	mov.w	r0, #4294967295
 8001448:	f7ff ff90 	bl	800136c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800144c:	4b05      	ldr	r3, [pc, #20]	@ (8001464 <SysTick_Config+0x40>)
 800144e:	2200      	movs	r2, #0
 8001450:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001452:	4b04      	ldr	r3, [pc, #16]	@ (8001464 <SysTick_Config+0x40>)
 8001454:	2207      	movs	r2, #7
 8001456:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001458:	2300      	movs	r3, #0
}
 800145a:	4618      	mov	r0, r3
 800145c:	3708      	adds	r7, #8
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}
 8001462:	bf00      	nop
 8001464:	e000e010 	.word	0xe000e010

08001468 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b082      	sub	sp, #8
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001470:	6878      	ldr	r0, [r7, #4]
 8001472:	f7ff ff49 	bl	8001308 <__NVIC_SetPriorityGrouping>
}
 8001476:	bf00      	nop
 8001478:	3708      	adds	r7, #8
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}

0800147e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800147e:	b580      	push	{r7, lr}
 8001480:	b086      	sub	sp, #24
 8001482:	af00      	add	r7, sp, #0
 8001484:	4603      	mov	r3, r0
 8001486:	60b9      	str	r1, [r7, #8]
 8001488:	607a      	str	r2, [r7, #4]
 800148a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800148c:	2300      	movs	r3, #0
 800148e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001490:	f7ff ff5e 	bl	8001350 <__NVIC_GetPriorityGrouping>
 8001494:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001496:	687a      	ldr	r2, [r7, #4]
 8001498:	68b9      	ldr	r1, [r7, #8]
 800149a:	6978      	ldr	r0, [r7, #20]
 800149c:	f7ff ff90 	bl	80013c0 <NVIC_EncodePriority>
 80014a0:	4602      	mov	r2, r0
 80014a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014a6:	4611      	mov	r1, r2
 80014a8:	4618      	mov	r0, r3
 80014aa:	f7ff ff5f 	bl	800136c <__NVIC_SetPriority>
}
 80014ae:	bf00      	nop
 80014b0:	3718      	adds	r7, #24
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}

080014b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014b6:	b580      	push	{r7, lr}
 80014b8:	b082      	sub	sp, #8
 80014ba:	af00      	add	r7, sp, #0
 80014bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80014be:	6878      	ldr	r0, [r7, #4]
 80014c0:	f7ff ffb0 	bl	8001424 <SysTick_Config>
 80014c4:	4603      	mov	r3, r0
}
 80014c6:	4618      	mov	r0, r3
 80014c8:	3708      	adds	r7, #8
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}
	...

080014d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014d0:	b480      	push	{r7}
 80014d2:	b08b      	sub	sp, #44	@ 0x2c
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
 80014d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80014da:	2300      	movs	r3, #0
 80014dc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80014de:	2300      	movs	r3, #0
 80014e0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014e2:	e161      	b.n	80017a8 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80014e4:	2201      	movs	r2, #1
 80014e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014e8:	fa02 f303 	lsl.w	r3, r2, r3
 80014ec:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80014ee:	683b      	ldr	r3, [r7, #0]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	69fa      	ldr	r2, [r7, #28]
 80014f4:	4013      	ands	r3, r2
 80014f6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80014f8:	69ba      	ldr	r2, [r7, #24]
 80014fa:	69fb      	ldr	r3, [r7, #28]
 80014fc:	429a      	cmp	r2, r3
 80014fe:	f040 8150 	bne.w	80017a2 <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	685b      	ldr	r3, [r3, #4]
 8001506:	4a97      	ldr	r2, [pc, #604]	@ (8001764 <HAL_GPIO_Init+0x294>)
 8001508:	4293      	cmp	r3, r2
 800150a:	d05e      	beq.n	80015ca <HAL_GPIO_Init+0xfa>
 800150c:	4a95      	ldr	r2, [pc, #596]	@ (8001764 <HAL_GPIO_Init+0x294>)
 800150e:	4293      	cmp	r3, r2
 8001510:	d875      	bhi.n	80015fe <HAL_GPIO_Init+0x12e>
 8001512:	4a95      	ldr	r2, [pc, #596]	@ (8001768 <HAL_GPIO_Init+0x298>)
 8001514:	4293      	cmp	r3, r2
 8001516:	d058      	beq.n	80015ca <HAL_GPIO_Init+0xfa>
 8001518:	4a93      	ldr	r2, [pc, #588]	@ (8001768 <HAL_GPIO_Init+0x298>)
 800151a:	4293      	cmp	r3, r2
 800151c:	d86f      	bhi.n	80015fe <HAL_GPIO_Init+0x12e>
 800151e:	4a93      	ldr	r2, [pc, #588]	@ (800176c <HAL_GPIO_Init+0x29c>)
 8001520:	4293      	cmp	r3, r2
 8001522:	d052      	beq.n	80015ca <HAL_GPIO_Init+0xfa>
 8001524:	4a91      	ldr	r2, [pc, #580]	@ (800176c <HAL_GPIO_Init+0x29c>)
 8001526:	4293      	cmp	r3, r2
 8001528:	d869      	bhi.n	80015fe <HAL_GPIO_Init+0x12e>
 800152a:	4a91      	ldr	r2, [pc, #580]	@ (8001770 <HAL_GPIO_Init+0x2a0>)
 800152c:	4293      	cmp	r3, r2
 800152e:	d04c      	beq.n	80015ca <HAL_GPIO_Init+0xfa>
 8001530:	4a8f      	ldr	r2, [pc, #572]	@ (8001770 <HAL_GPIO_Init+0x2a0>)
 8001532:	4293      	cmp	r3, r2
 8001534:	d863      	bhi.n	80015fe <HAL_GPIO_Init+0x12e>
 8001536:	4a8f      	ldr	r2, [pc, #572]	@ (8001774 <HAL_GPIO_Init+0x2a4>)
 8001538:	4293      	cmp	r3, r2
 800153a:	d046      	beq.n	80015ca <HAL_GPIO_Init+0xfa>
 800153c:	4a8d      	ldr	r2, [pc, #564]	@ (8001774 <HAL_GPIO_Init+0x2a4>)
 800153e:	4293      	cmp	r3, r2
 8001540:	d85d      	bhi.n	80015fe <HAL_GPIO_Init+0x12e>
 8001542:	2b12      	cmp	r3, #18
 8001544:	d82a      	bhi.n	800159c <HAL_GPIO_Init+0xcc>
 8001546:	2b12      	cmp	r3, #18
 8001548:	d859      	bhi.n	80015fe <HAL_GPIO_Init+0x12e>
 800154a:	a201      	add	r2, pc, #4	@ (adr r2, 8001550 <HAL_GPIO_Init+0x80>)
 800154c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001550:	080015cb 	.word	0x080015cb
 8001554:	080015a5 	.word	0x080015a5
 8001558:	080015b7 	.word	0x080015b7
 800155c:	080015f9 	.word	0x080015f9
 8001560:	080015ff 	.word	0x080015ff
 8001564:	080015ff 	.word	0x080015ff
 8001568:	080015ff 	.word	0x080015ff
 800156c:	080015ff 	.word	0x080015ff
 8001570:	080015ff 	.word	0x080015ff
 8001574:	080015ff 	.word	0x080015ff
 8001578:	080015ff 	.word	0x080015ff
 800157c:	080015ff 	.word	0x080015ff
 8001580:	080015ff 	.word	0x080015ff
 8001584:	080015ff 	.word	0x080015ff
 8001588:	080015ff 	.word	0x080015ff
 800158c:	080015ff 	.word	0x080015ff
 8001590:	080015ff 	.word	0x080015ff
 8001594:	080015ad 	.word	0x080015ad
 8001598:	080015c1 	.word	0x080015c1
 800159c:	4a76      	ldr	r2, [pc, #472]	@ (8001778 <HAL_GPIO_Init+0x2a8>)
 800159e:	4293      	cmp	r3, r2
 80015a0:	d013      	beq.n	80015ca <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80015a2:	e02c      	b.n	80015fe <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80015a4:	683b      	ldr	r3, [r7, #0]
 80015a6:	68db      	ldr	r3, [r3, #12]
 80015a8:	623b      	str	r3, [r7, #32]
          break;
 80015aa:	e029      	b.n	8001600 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	68db      	ldr	r3, [r3, #12]
 80015b0:	3304      	adds	r3, #4
 80015b2:	623b      	str	r3, [r7, #32]
          break;
 80015b4:	e024      	b.n	8001600 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80015b6:	683b      	ldr	r3, [r7, #0]
 80015b8:	68db      	ldr	r3, [r3, #12]
 80015ba:	3308      	adds	r3, #8
 80015bc:	623b      	str	r3, [r7, #32]
          break;
 80015be:	e01f      	b.n	8001600 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80015c0:	683b      	ldr	r3, [r7, #0]
 80015c2:	68db      	ldr	r3, [r3, #12]
 80015c4:	330c      	adds	r3, #12
 80015c6:	623b      	str	r3, [r7, #32]
          break;
 80015c8:	e01a      	b.n	8001600 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80015ca:	683b      	ldr	r3, [r7, #0]
 80015cc:	689b      	ldr	r3, [r3, #8]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d102      	bne.n	80015d8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80015d2:	2304      	movs	r3, #4
 80015d4:	623b      	str	r3, [r7, #32]
          break;
 80015d6:	e013      	b.n	8001600 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80015d8:	683b      	ldr	r3, [r7, #0]
 80015da:	689b      	ldr	r3, [r3, #8]
 80015dc:	2b01      	cmp	r3, #1
 80015de:	d105      	bne.n	80015ec <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80015e0:	2308      	movs	r3, #8
 80015e2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	69fa      	ldr	r2, [r7, #28]
 80015e8:	611a      	str	r2, [r3, #16]
          break;
 80015ea:	e009      	b.n	8001600 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80015ec:	2308      	movs	r3, #8
 80015ee:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	69fa      	ldr	r2, [r7, #28]
 80015f4:	615a      	str	r2, [r3, #20]
          break;
 80015f6:	e003      	b.n	8001600 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80015f8:	2300      	movs	r3, #0
 80015fa:	623b      	str	r3, [r7, #32]
          break;
 80015fc:	e000      	b.n	8001600 <HAL_GPIO_Init+0x130>
          break;
 80015fe:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001600:	69bb      	ldr	r3, [r7, #24]
 8001602:	2bff      	cmp	r3, #255	@ 0xff
 8001604:	d801      	bhi.n	800160a <HAL_GPIO_Init+0x13a>
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	e001      	b.n	800160e <HAL_GPIO_Init+0x13e>
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	3304      	adds	r3, #4
 800160e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001610:	69bb      	ldr	r3, [r7, #24]
 8001612:	2bff      	cmp	r3, #255	@ 0xff
 8001614:	d802      	bhi.n	800161c <HAL_GPIO_Init+0x14c>
 8001616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001618:	009b      	lsls	r3, r3, #2
 800161a:	e002      	b.n	8001622 <HAL_GPIO_Init+0x152>
 800161c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800161e:	3b08      	subs	r3, #8
 8001620:	009b      	lsls	r3, r3, #2
 8001622:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001624:	697b      	ldr	r3, [r7, #20]
 8001626:	681a      	ldr	r2, [r3, #0]
 8001628:	210f      	movs	r1, #15
 800162a:	693b      	ldr	r3, [r7, #16]
 800162c:	fa01 f303 	lsl.w	r3, r1, r3
 8001630:	43db      	mvns	r3, r3
 8001632:	401a      	ands	r2, r3
 8001634:	6a39      	ldr	r1, [r7, #32]
 8001636:	693b      	ldr	r3, [r7, #16]
 8001638:	fa01 f303 	lsl.w	r3, r1, r3
 800163c:	431a      	orrs	r2, r3
 800163e:	697b      	ldr	r3, [r7, #20]
 8001640:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	685b      	ldr	r3, [r3, #4]
 8001646:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800164a:	2b00      	cmp	r3, #0
 800164c:	f000 80a9 	beq.w	80017a2 <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001650:	4b4a      	ldr	r3, [pc, #296]	@ (800177c <HAL_GPIO_Init+0x2ac>)
 8001652:	699b      	ldr	r3, [r3, #24]
 8001654:	4a49      	ldr	r2, [pc, #292]	@ (800177c <HAL_GPIO_Init+0x2ac>)
 8001656:	f043 0301 	orr.w	r3, r3, #1
 800165a:	6193      	str	r3, [r2, #24]
 800165c:	4b47      	ldr	r3, [pc, #284]	@ (800177c <HAL_GPIO_Init+0x2ac>)
 800165e:	699b      	ldr	r3, [r3, #24]
 8001660:	f003 0301 	and.w	r3, r3, #1
 8001664:	60bb      	str	r3, [r7, #8]
 8001666:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001668:	4a45      	ldr	r2, [pc, #276]	@ (8001780 <HAL_GPIO_Init+0x2b0>)
 800166a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800166c:	089b      	lsrs	r3, r3, #2
 800166e:	3302      	adds	r3, #2
 8001670:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001674:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001678:	f003 0303 	and.w	r3, r3, #3
 800167c:	009b      	lsls	r3, r3, #2
 800167e:	220f      	movs	r2, #15
 8001680:	fa02 f303 	lsl.w	r3, r2, r3
 8001684:	43db      	mvns	r3, r3
 8001686:	68fa      	ldr	r2, [r7, #12]
 8001688:	4013      	ands	r3, r2
 800168a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	4a3d      	ldr	r2, [pc, #244]	@ (8001784 <HAL_GPIO_Init+0x2b4>)
 8001690:	4293      	cmp	r3, r2
 8001692:	d00d      	beq.n	80016b0 <HAL_GPIO_Init+0x1e0>
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	4a3c      	ldr	r2, [pc, #240]	@ (8001788 <HAL_GPIO_Init+0x2b8>)
 8001698:	4293      	cmp	r3, r2
 800169a:	d007      	beq.n	80016ac <HAL_GPIO_Init+0x1dc>
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	4a3b      	ldr	r2, [pc, #236]	@ (800178c <HAL_GPIO_Init+0x2bc>)
 80016a0:	4293      	cmp	r3, r2
 80016a2:	d101      	bne.n	80016a8 <HAL_GPIO_Init+0x1d8>
 80016a4:	2302      	movs	r3, #2
 80016a6:	e004      	b.n	80016b2 <HAL_GPIO_Init+0x1e2>
 80016a8:	2303      	movs	r3, #3
 80016aa:	e002      	b.n	80016b2 <HAL_GPIO_Init+0x1e2>
 80016ac:	2301      	movs	r3, #1
 80016ae:	e000      	b.n	80016b2 <HAL_GPIO_Init+0x1e2>
 80016b0:	2300      	movs	r3, #0
 80016b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80016b4:	f002 0203 	and.w	r2, r2, #3
 80016b8:	0092      	lsls	r2, r2, #2
 80016ba:	4093      	lsls	r3, r2
 80016bc:	68fa      	ldr	r2, [r7, #12]
 80016be:	4313      	orrs	r3, r2
 80016c0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80016c2:	492f      	ldr	r1, [pc, #188]	@ (8001780 <HAL_GPIO_Init+0x2b0>)
 80016c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016c6:	089b      	lsrs	r3, r3, #2
 80016c8:	3302      	adds	r3, #2
 80016ca:	68fa      	ldr	r2, [r7, #12]
 80016cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	685b      	ldr	r3, [r3, #4]
 80016d4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d006      	beq.n	80016ea <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80016dc:	4b2c      	ldr	r3, [pc, #176]	@ (8001790 <HAL_GPIO_Init+0x2c0>)
 80016de:	689a      	ldr	r2, [r3, #8]
 80016e0:	492b      	ldr	r1, [pc, #172]	@ (8001790 <HAL_GPIO_Init+0x2c0>)
 80016e2:	69bb      	ldr	r3, [r7, #24]
 80016e4:	4313      	orrs	r3, r2
 80016e6:	608b      	str	r3, [r1, #8]
 80016e8:	e006      	b.n	80016f8 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80016ea:	4b29      	ldr	r3, [pc, #164]	@ (8001790 <HAL_GPIO_Init+0x2c0>)
 80016ec:	689a      	ldr	r2, [r3, #8]
 80016ee:	69bb      	ldr	r3, [r7, #24]
 80016f0:	43db      	mvns	r3, r3
 80016f2:	4927      	ldr	r1, [pc, #156]	@ (8001790 <HAL_GPIO_Init+0x2c0>)
 80016f4:	4013      	ands	r3, r2
 80016f6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80016f8:	683b      	ldr	r3, [r7, #0]
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001700:	2b00      	cmp	r3, #0
 8001702:	d006      	beq.n	8001712 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001704:	4b22      	ldr	r3, [pc, #136]	@ (8001790 <HAL_GPIO_Init+0x2c0>)
 8001706:	68da      	ldr	r2, [r3, #12]
 8001708:	4921      	ldr	r1, [pc, #132]	@ (8001790 <HAL_GPIO_Init+0x2c0>)
 800170a:	69bb      	ldr	r3, [r7, #24]
 800170c:	4313      	orrs	r3, r2
 800170e:	60cb      	str	r3, [r1, #12]
 8001710:	e006      	b.n	8001720 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001712:	4b1f      	ldr	r3, [pc, #124]	@ (8001790 <HAL_GPIO_Init+0x2c0>)
 8001714:	68da      	ldr	r2, [r3, #12]
 8001716:	69bb      	ldr	r3, [r7, #24]
 8001718:	43db      	mvns	r3, r3
 800171a:	491d      	ldr	r1, [pc, #116]	@ (8001790 <HAL_GPIO_Init+0x2c0>)
 800171c:	4013      	ands	r3, r2
 800171e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001720:	683b      	ldr	r3, [r7, #0]
 8001722:	685b      	ldr	r3, [r3, #4]
 8001724:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001728:	2b00      	cmp	r3, #0
 800172a:	d006      	beq.n	800173a <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800172c:	4b18      	ldr	r3, [pc, #96]	@ (8001790 <HAL_GPIO_Init+0x2c0>)
 800172e:	685a      	ldr	r2, [r3, #4]
 8001730:	4917      	ldr	r1, [pc, #92]	@ (8001790 <HAL_GPIO_Init+0x2c0>)
 8001732:	69bb      	ldr	r3, [r7, #24]
 8001734:	4313      	orrs	r3, r2
 8001736:	604b      	str	r3, [r1, #4]
 8001738:	e006      	b.n	8001748 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800173a:	4b15      	ldr	r3, [pc, #84]	@ (8001790 <HAL_GPIO_Init+0x2c0>)
 800173c:	685a      	ldr	r2, [r3, #4]
 800173e:	69bb      	ldr	r3, [r7, #24]
 8001740:	43db      	mvns	r3, r3
 8001742:	4913      	ldr	r1, [pc, #76]	@ (8001790 <HAL_GPIO_Init+0x2c0>)
 8001744:	4013      	ands	r3, r2
 8001746:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	685b      	ldr	r3, [r3, #4]
 800174c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001750:	2b00      	cmp	r3, #0
 8001752:	d01f      	beq.n	8001794 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001754:	4b0e      	ldr	r3, [pc, #56]	@ (8001790 <HAL_GPIO_Init+0x2c0>)
 8001756:	681a      	ldr	r2, [r3, #0]
 8001758:	490d      	ldr	r1, [pc, #52]	@ (8001790 <HAL_GPIO_Init+0x2c0>)
 800175a:	69bb      	ldr	r3, [r7, #24]
 800175c:	4313      	orrs	r3, r2
 800175e:	600b      	str	r3, [r1, #0]
 8001760:	e01f      	b.n	80017a2 <HAL_GPIO_Init+0x2d2>
 8001762:	bf00      	nop
 8001764:	10320000 	.word	0x10320000
 8001768:	10310000 	.word	0x10310000
 800176c:	10220000 	.word	0x10220000
 8001770:	10210000 	.word	0x10210000
 8001774:	10120000 	.word	0x10120000
 8001778:	10110000 	.word	0x10110000
 800177c:	40021000 	.word	0x40021000
 8001780:	40010000 	.word	0x40010000
 8001784:	40010800 	.word	0x40010800
 8001788:	40010c00 	.word	0x40010c00
 800178c:	40011000 	.word	0x40011000
 8001790:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001794:	4b0b      	ldr	r3, [pc, #44]	@ (80017c4 <HAL_GPIO_Init+0x2f4>)
 8001796:	681a      	ldr	r2, [r3, #0]
 8001798:	69bb      	ldr	r3, [r7, #24]
 800179a:	43db      	mvns	r3, r3
 800179c:	4909      	ldr	r1, [pc, #36]	@ (80017c4 <HAL_GPIO_Init+0x2f4>)
 800179e:	4013      	ands	r3, r2
 80017a0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80017a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017a4:	3301      	adds	r3, #1
 80017a6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	681a      	ldr	r2, [r3, #0]
 80017ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017ae:	fa22 f303 	lsr.w	r3, r2, r3
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	f47f ae96 	bne.w	80014e4 <HAL_GPIO_Init+0x14>
  }
}
 80017b8:	bf00      	nop
 80017ba:	bf00      	nop
 80017bc:	372c      	adds	r7, #44	@ 0x2c
 80017be:	46bd      	mov	sp, r7
 80017c0:	bc80      	pop	{r7}
 80017c2:	4770      	bx	lr
 80017c4:	40010400 	.word	0x40010400

080017c8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b084      	sub	sp, #16
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d101      	bne.n	80017da <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80017d6:	2301      	movs	r3, #1
 80017d8:	e12b      	b.n	8001a32 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80017e0:	b2db      	uxtb	r3, r3
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d106      	bne.n	80017f4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	2200      	movs	r2, #0
 80017ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80017ee:	6878      	ldr	r0, [r7, #4]
 80017f0:	f7ff fbaa 	bl	8000f48 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	2224      	movs	r2, #36	@ 0x24
 80017f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	681a      	ldr	r2, [r3, #0]
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f022 0201 	bic.w	r2, r2, #1
 800180a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	681a      	ldr	r2, [r3, #0]
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800181a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	681a      	ldr	r2, [r3, #0]
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800182a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800182c:	f001 f832 	bl	8002894 <HAL_RCC_GetPCLK1Freq>
 8001830:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	4a81      	ldr	r2, [pc, #516]	@ (8001a3c <HAL_I2C_Init+0x274>)
 8001838:	4293      	cmp	r3, r2
 800183a:	d807      	bhi.n	800184c <HAL_I2C_Init+0x84>
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	4a80      	ldr	r2, [pc, #512]	@ (8001a40 <HAL_I2C_Init+0x278>)
 8001840:	4293      	cmp	r3, r2
 8001842:	bf94      	ite	ls
 8001844:	2301      	movls	r3, #1
 8001846:	2300      	movhi	r3, #0
 8001848:	b2db      	uxtb	r3, r3
 800184a:	e006      	b.n	800185a <HAL_I2C_Init+0x92>
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	4a7d      	ldr	r2, [pc, #500]	@ (8001a44 <HAL_I2C_Init+0x27c>)
 8001850:	4293      	cmp	r3, r2
 8001852:	bf94      	ite	ls
 8001854:	2301      	movls	r3, #1
 8001856:	2300      	movhi	r3, #0
 8001858:	b2db      	uxtb	r3, r3
 800185a:	2b00      	cmp	r3, #0
 800185c:	d001      	beq.n	8001862 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800185e:	2301      	movs	r3, #1
 8001860:	e0e7      	b.n	8001a32 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	4a78      	ldr	r2, [pc, #480]	@ (8001a48 <HAL_I2C_Init+0x280>)
 8001866:	fba2 2303 	umull	r2, r3, r2, r3
 800186a:	0c9b      	lsrs	r3, r3, #18
 800186c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	685b      	ldr	r3, [r3, #4]
 8001874:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	68ba      	ldr	r2, [r7, #8]
 800187e:	430a      	orrs	r2, r1
 8001880:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	6a1b      	ldr	r3, [r3, #32]
 8001888:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	4a6a      	ldr	r2, [pc, #424]	@ (8001a3c <HAL_I2C_Init+0x274>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d802      	bhi.n	800189c <HAL_I2C_Init+0xd4>
 8001896:	68bb      	ldr	r3, [r7, #8]
 8001898:	3301      	adds	r3, #1
 800189a:	e009      	b.n	80018b0 <HAL_I2C_Init+0xe8>
 800189c:	68bb      	ldr	r3, [r7, #8]
 800189e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80018a2:	fb02 f303 	mul.w	r3, r2, r3
 80018a6:	4a69      	ldr	r2, [pc, #420]	@ (8001a4c <HAL_I2C_Init+0x284>)
 80018a8:	fba2 2303 	umull	r2, r3, r2, r3
 80018ac:	099b      	lsrs	r3, r3, #6
 80018ae:	3301      	adds	r3, #1
 80018b0:	687a      	ldr	r2, [r7, #4]
 80018b2:	6812      	ldr	r2, [r2, #0]
 80018b4:	430b      	orrs	r3, r1
 80018b6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	69db      	ldr	r3, [r3, #28]
 80018be:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80018c2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	685b      	ldr	r3, [r3, #4]
 80018ca:	495c      	ldr	r1, [pc, #368]	@ (8001a3c <HAL_I2C_Init+0x274>)
 80018cc:	428b      	cmp	r3, r1
 80018ce:	d819      	bhi.n	8001904 <HAL_I2C_Init+0x13c>
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	1e59      	subs	r1, r3, #1
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	685b      	ldr	r3, [r3, #4]
 80018d8:	005b      	lsls	r3, r3, #1
 80018da:	fbb1 f3f3 	udiv	r3, r1, r3
 80018de:	1c59      	adds	r1, r3, #1
 80018e0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80018e4:	400b      	ands	r3, r1
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d00a      	beq.n	8001900 <HAL_I2C_Init+0x138>
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	1e59      	subs	r1, r3, #1
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	685b      	ldr	r3, [r3, #4]
 80018f2:	005b      	lsls	r3, r3, #1
 80018f4:	fbb1 f3f3 	udiv	r3, r1, r3
 80018f8:	3301      	adds	r3, #1
 80018fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80018fe:	e051      	b.n	80019a4 <HAL_I2C_Init+0x1dc>
 8001900:	2304      	movs	r3, #4
 8001902:	e04f      	b.n	80019a4 <HAL_I2C_Init+0x1dc>
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	689b      	ldr	r3, [r3, #8]
 8001908:	2b00      	cmp	r3, #0
 800190a:	d111      	bne.n	8001930 <HAL_I2C_Init+0x168>
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	1e58      	subs	r0, r3, #1
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	6859      	ldr	r1, [r3, #4]
 8001914:	460b      	mov	r3, r1
 8001916:	005b      	lsls	r3, r3, #1
 8001918:	440b      	add	r3, r1
 800191a:	fbb0 f3f3 	udiv	r3, r0, r3
 800191e:	3301      	adds	r3, #1
 8001920:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001924:	2b00      	cmp	r3, #0
 8001926:	bf0c      	ite	eq
 8001928:	2301      	moveq	r3, #1
 800192a:	2300      	movne	r3, #0
 800192c:	b2db      	uxtb	r3, r3
 800192e:	e012      	b.n	8001956 <HAL_I2C_Init+0x18e>
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	1e58      	subs	r0, r3, #1
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	6859      	ldr	r1, [r3, #4]
 8001938:	460b      	mov	r3, r1
 800193a:	009b      	lsls	r3, r3, #2
 800193c:	440b      	add	r3, r1
 800193e:	0099      	lsls	r1, r3, #2
 8001940:	440b      	add	r3, r1
 8001942:	fbb0 f3f3 	udiv	r3, r0, r3
 8001946:	3301      	adds	r3, #1
 8001948:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800194c:	2b00      	cmp	r3, #0
 800194e:	bf0c      	ite	eq
 8001950:	2301      	moveq	r3, #1
 8001952:	2300      	movne	r3, #0
 8001954:	b2db      	uxtb	r3, r3
 8001956:	2b00      	cmp	r3, #0
 8001958:	d001      	beq.n	800195e <HAL_I2C_Init+0x196>
 800195a:	2301      	movs	r3, #1
 800195c:	e022      	b.n	80019a4 <HAL_I2C_Init+0x1dc>
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	689b      	ldr	r3, [r3, #8]
 8001962:	2b00      	cmp	r3, #0
 8001964:	d10e      	bne.n	8001984 <HAL_I2C_Init+0x1bc>
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	1e58      	subs	r0, r3, #1
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	6859      	ldr	r1, [r3, #4]
 800196e:	460b      	mov	r3, r1
 8001970:	005b      	lsls	r3, r3, #1
 8001972:	440b      	add	r3, r1
 8001974:	fbb0 f3f3 	udiv	r3, r0, r3
 8001978:	3301      	adds	r3, #1
 800197a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800197e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001982:	e00f      	b.n	80019a4 <HAL_I2C_Init+0x1dc>
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	1e58      	subs	r0, r3, #1
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	6859      	ldr	r1, [r3, #4]
 800198c:	460b      	mov	r3, r1
 800198e:	009b      	lsls	r3, r3, #2
 8001990:	440b      	add	r3, r1
 8001992:	0099      	lsls	r1, r3, #2
 8001994:	440b      	add	r3, r1
 8001996:	fbb0 f3f3 	udiv	r3, r0, r3
 800199a:	3301      	adds	r3, #1
 800199c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80019a0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80019a4:	6879      	ldr	r1, [r7, #4]
 80019a6:	6809      	ldr	r1, [r1, #0]
 80019a8:	4313      	orrs	r3, r2
 80019aa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	69da      	ldr	r2, [r3, #28]
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	6a1b      	ldr	r3, [r3, #32]
 80019be:	431a      	orrs	r2, r3
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	430a      	orrs	r2, r1
 80019c6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	689b      	ldr	r3, [r3, #8]
 80019ce:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80019d2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80019d6:	687a      	ldr	r2, [r7, #4]
 80019d8:	6911      	ldr	r1, [r2, #16]
 80019da:	687a      	ldr	r2, [r7, #4]
 80019dc:	68d2      	ldr	r2, [r2, #12]
 80019de:	4311      	orrs	r1, r2
 80019e0:	687a      	ldr	r2, [r7, #4]
 80019e2:	6812      	ldr	r2, [r2, #0]
 80019e4:	430b      	orrs	r3, r1
 80019e6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	68db      	ldr	r3, [r3, #12]
 80019ee:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	695a      	ldr	r2, [r3, #20]
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	699b      	ldr	r3, [r3, #24]
 80019fa:	431a      	orrs	r2, r3
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	430a      	orrs	r2, r1
 8001a02:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	681a      	ldr	r2, [r3, #0]
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f042 0201 	orr.w	r2, r2, #1
 8001a12:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	2200      	movs	r2, #0
 8001a18:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	2220      	movs	r2, #32
 8001a1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	2200      	movs	r2, #0
 8001a26:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001a30:	2300      	movs	r3, #0
}
 8001a32:	4618      	mov	r0, r3
 8001a34:	3710      	adds	r7, #16
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	000186a0 	.word	0x000186a0
 8001a40:	001e847f 	.word	0x001e847f
 8001a44:	003d08ff 	.word	0x003d08ff
 8001a48:	431bde83 	.word	0x431bde83
 8001a4c:	10624dd3 	.word	0x10624dd3

08001a50 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b088      	sub	sp, #32
 8001a54:	af02      	add	r7, sp, #8
 8001a56:	60f8      	str	r0, [r7, #12]
 8001a58:	607a      	str	r2, [r7, #4]
 8001a5a:	461a      	mov	r2, r3
 8001a5c:	460b      	mov	r3, r1
 8001a5e:	817b      	strh	r3, [r7, #10]
 8001a60:	4613      	mov	r3, r2
 8001a62:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001a64:	f7ff fc22 	bl	80012ac <HAL_GetTick>
 8001a68:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001a70:	b2db      	uxtb	r3, r3
 8001a72:	2b20      	cmp	r3, #32
 8001a74:	f040 80e0 	bne.w	8001c38 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001a78:	697b      	ldr	r3, [r7, #20]
 8001a7a:	9300      	str	r3, [sp, #0]
 8001a7c:	2319      	movs	r3, #25
 8001a7e:	2201      	movs	r2, #1
 8001a80:	4970      	ldr	r1, [pc, #448]	@ (8001c44 <HAL_I2C_Master_Transmit+0x1f4>)
 8001a82:	68f8      	ldr	r0, [r7, #12]
 8001a84:	f000 f964 	bl	8001d50 <I2C_WaitOnFlagUntilTimeout>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d001      	beq.n	8001a92 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001a8e:	2302      	movs	r3, #2
 8001a90:	e0d3      	b.n	8001c3a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001a98:	2b01      	cmp	r3, #1
 8001a9a:	d101      	bne.n	8001aa0 <HAL_I2C_Master_Transmit+0x50>
 8001a9c:	2302      	movs	r3, #2
 8001a9e:	e0cc      	b.n	8001c3a <HAL_I2C_Master_Transmit+0x1ea>
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	2201      	movs	r2, #1
 8001aa4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f003 0301 	and.w	r3, r3, #1
 8001ab2:	2b01      	cmp	r3, #1
 8001ab4:	d007      	beq.n	8001ac6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	681a      	ldr	r2, [r3, #0]
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	f042 0201 	orr.w	r2, r2, #1
 8001ac4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	681a      	ldr	r2, [r3, #0]
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001ad4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	2221      	movs	r2, #33	@ 0x21
 8001ada:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	2210      	movs	r2, #16
 8001ae2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	2200      	movs	r2, #0
 8001aea:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	687a      	ldr	r2, [r7, #4]
 8001af0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	893a      	ldrh	r2, [r7, #8]
 8001af6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001afc:	b29a      	uxth	r2, r3
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	4a50      	ldr	r2, [pc, #320]	@ (8001c48 <HAL_I2C_Master_Transmit+0x1f8>)
 8001b06:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001b08:	8979      	ldrh	r1, [r7, #10]
 8001b0a:	697b      	ldr	r3, [r7, #20]
 8001b0c:	6a3a      	ldr	r2, [r7, #32]
 8001b0e:	68f8      	ldr	r0, [r7, #12]
 8001b10:	f000 f89c 	bl	8001c4c <I2C_MasterRequestWrite>
 8001b14:	4603      	mov	r3, r0
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d001      	beq.n	8001b1e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	e08d      	b.n	8001c3a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001b1e:	2300      	movs	r3, #0
 8001b20:	613b      	str	r3, [r7, #16]
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	695b      	ldr	r3, [r3, #20]
 8001b28:	613b      	str	r3, [r7, #16]
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	699b      	ldr	r3, [r3, #24]
 8001b30:	613b      	str	r3, [r7, #16]
 8001b32:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001b34:	e066      	b.n	8001c04 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001b36:	697a      	ldr	r2, [r7, #20]
 8001b38:	6a39      	ldr	r1, [r7, #32]
 8001b3a:	68f8      	ldr	r0, [r7, #12]
 8001b3c:	f000 fa22 	bl	8001f84 <I2C_WaitOnTXEFlagUntilTimeout>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d00d      	beq.n	8001b62 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b4a:	2b04      	cmp	r3, #4
 8001b4c:	d107      	bne.n	8001b5e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	681a      	ldr	r2, [r3, #0]
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001b5c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001b5e:	2301      	movs	r3, #1
 8001b60:	e06b      	b.n	8001c3a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b66:	781a      	ldrb	r2, [r3, #0]
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b72:	1c5a      	adds	r2, r3, #1
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b7c:	b29b      	uxth	r3, r3
 8001b7e:	3b01      	subs	r3, #1
 8001b80:	b29a      	uxth	r2, r3
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b8a:	3b01      	subs	r3, #1
 8001b8c:	b29a      	uxth	r2, r3
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	695b      	ldr	r3, [r3, #20]
 8001b98:	f003 0304 	and.w	r3, r3, #4
 8001b9c:	2b04      	cmp	r3, #4
 8001b9e:	d11b      	bne.n	8001bd8 <HAL_I2C_Master_Transmit+0x188>
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d017      	beq.n	8001bd8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bac:	781a      	ldrb	r2, [r3, #0]
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bb8:	1c5a      	adds	r2, r3, #1
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001bc2:	b29b      	uxth	r3, r3
 8001bc4:	3b01      	subs	r3, #1
 8001bc6:	b29a      	uxth	r2, r3
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001bd0:	3b01      	subs	r3, #1
 8001bd2:	b29a      	uxth	r2, r3
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001bd8:	697a      	ldr	r2, [r7, #20]
 8001bda:	6a39      	ldr	r1, [r7, #32]
 8001bdc:	68f8      	ldr	r0, [r7, #12]
 8001bde:	f000 fa19 	bl	8002014 <I2C_WaitOnBTFFlagUntilTimeout>
 8001be2:	4603      	mov	r3, r0
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d00d      	beq.n	8001c04 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bec:	2b04      	cmp	r3, #4
 8001bee:	d107      	bne.n	8001c00 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	681a      	ldr	r2, [r3, #0]
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001bfe:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001c00:	2301      	movs	r3, #1
 8001c02:	e01a      	b.n	8001c3a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d194      	bne.n	8001b36 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	681a      	ldr	r2, [r3, #0]
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001c1a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	2220      	movs	r2, #32
 8001c20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	2200      	movs	r2, #0
 8001c28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	2200      	movs	r2, #0
 8001c30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001c34:	2300      	movs	r3, #0
 8001c36:	e000      	b.n	8001c3a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001c38:	2302      	movs	r3, #2
  }
}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	3718      	adds	r7, #24
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	00100002 	.word	0x00100002
 8001c48:	ffff0000 	.word	0xffff0000

08001c4c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b088      	sub	sp, #32
 8001c50:	af02      	add	r7, sp, #8
 8001c52:	60f8      	str	r0, [r7, #12]
 8001c54:	607a      	str	r2, [r7, #4]
 8001c56:	603b      	str	r3, [r7, #0]
 8001c58:	460b      	mov	r3, r1
 8001c5a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c60:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001c62:	697b      	ldr	r3, [r7, #20]
 8001c64:	2b08      	cmp	r3, #8
 8001c66:	d006      	beq.n	8001c76 <I2C_MasterRequestWrite+0x2a>
 8001c68:	697b      	ldr	r3, [r7, #20]
 8001c6a:	2b01      	cmp	r3, #1
 8001c6c:	d003      	beq.n	8001c76 <I2C_MasterRequestWrite+0x2a>
 8001c6e:	697b      	ldr	r3, [r7, #20]
 8001c70:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8001c74:	d108      	bne.n	8001c88 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	681a      	ldr	r2, [r3, #0]
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001c84:	601a      	str	r2, [r3, #0]
 8001c86:	e00b      	b.n	8001ca0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c8c:	2b12      	cmp	r3, #18
 8001c8e:	d107      	bne.n	8001ca0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	681a      	ldr	r2, [r3, #0]
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001c9e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	9300      	str	r3, [sp, #0]
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001cac:	68f8      	ldr	r0, [r7, #12]
 8001cae:	f000 f84f 	bl	8001d50 <I2C_WaitOnFlagUntilTimeout>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d00d      	beq.n	8001cd4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cc2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001cc6:	d103      	bne.n	8001cd0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001cce:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8001cd0:	2303      	movs	r3, #3
 8001cd2:	e035      	b.n	8001d40 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	691b      	ldr	r3, [r3, #16]
 8001cd8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001cdc:	d108      	bne.n	8001cf0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001cde:	897b      	ldrh	r3, [r7, #10]
 8001ce0:	b2db      	uxtb	r3, r3
 8001ce2:	461a      	mov	r2, r3
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8001cec:	611a      	str	r2, [r3, #16]
 8001cee:	e01b      	b.n	8001d28 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001cf0:	897b      	ldrh	r3, [r7, #10]
 8001cf2:	11db      	asrs	r3, r3, #7
 8001cf4:	b2db      	uxtb	r3, r3
 8001cf6:	f003 0306 	and.w	r3, r3, #6
 8001cfa:	b2db      	uxtb	r3, r3
 8001cfc:	f063 030f 	orn	r3, r3, #15
 8001d00:	b2da      	uxtb	r2, r3
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	687a      	ldr	r2, [r7, #4]
 8001d0c:	490e      	ldr	r1, [pc, #56]	@ (8001d48 <I2C_MasterRequestWrite+0xfc>)
 8001d0e:	68f8      	ldr	r0, [r7, #12]
 8001d10:	f000 f898 	bl	8001e44 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001d14:	4603      	mov	r3, r0
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d001      	beq.n	8001d1e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	e010      	b.n	8001d40 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001d1e:	897b      	ldrh	r3, [r7, #10]
 8001d20:	b2da      	uxtb	r2, r3
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	687a      	ldr	r2, [r7, #4]
 8001d2c:	4907      	ldr	r1, [pc, #28]	@ (8001d4c <I2C_MasterRequestWrite+0x100>)
 8001d2e:	68f8      	ldr	r0, [r7, #12]
 8001d30:	f000 f888 	bl	8001e44 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001d34:	4603      	mov	r3, r0
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d001      	beq.n	8001d3e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	e000      	b.n	8001d40 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8001d3e:	2300      	movs	r3, #0
}
 8001d40:	4618      	mov	r0, r3
 8001d42:	3718      	adds	r7, #24
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}
 8001d48:	00010008 	.word	0x00010008
 8001d4c:	00010002 	.word	0x00010002

08001d50 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b084      	sub	sp, #16
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	60f8      	str	r0, [r7, #12]
 8001d58:	60b9      	str	r1, [r7, #8]
 8001d5a:	603b      	str	r3, [r7, #0]
 8001d5c:	4613      	mov	r3, r2
 8001d5e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001d60:	e048      	b.n	8001df4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d68:	d044      	beq.n	8001df4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001d6a:	f7ff fa9f 	bl	80012ac <HAL_GetTick>
 8001d6e:	4602      	mov	r2, r0
 8001d70:	69bb      	ldr	r3, [r7, #24]
 8001d72:	1ad3      	subs	r3, r2, r3
 8001d74:	683a      	ldr	r2, [r7, #0]
 8001d76:	429a      	cmp	r2, r3
 8001d78:	d302      	bcc.n	8001d80 <I2C_WaitOnFlagUntilTimeout+0x30>
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d139      	bne.n	8001df4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001d80:	68bb      	ldr	r3, [r7, #8]
 8001d82:	0c1b      	lsrs	r3, r3, #16
 8001d84:	b2db      	uxtb	r3, r3
 8001d86:	2b01      	cmp	r3, #1
 8001d88:	d10d      	bne.n	8001da6 <I2C_WaitOnFlagUntilTimeout+0x56>
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	695b      	ldr	r3, [r3, #20]
 8001d90:	43da      	mvns	r2, r3
 8001d92:	68bb      	ldr	r3, [r7, #8]
 8001d94:	4013      	ands	r3, r2
 8001d96:	b29b      	uxth	r3, r3
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	bf0c      	ite	eq
 8001d9c:	2301      	moveq	r3, #1
 8001d9e:	2300      	movne	r3, #0
 8001da0:	b2db      	uxtb	r3, r3
 8001da2:	461a      	mov	r2, r3
 8001da4:	e00c      	b.n	8001dc0 <I2C_WaitOnFlagUntilTimeout+0x70>
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	699b      	ldr	r3, [r3, #24]
 8001dac:	43da      	mvns	r2, r3
 8001dae:	68bb      	ldr	r3, [r7, #8]
 8001db0:	4013      	ands	r3, r2
 8001db2:	b29b      	uxth	r3, r3
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	bf0c      	ite	eq
 8001db8:	2301      	moveq	r3, #1
 8001dba:	2300      	movne	r3, #0
 8001dbc:	b2db      	uxtb	r3, r3
 8001dbe:	461a      	mov	r2, r3
 8001dc0:	79fb      	ldrb	r3, [r7, #7]
 8001dc2:	429a      	cmp	r2, r3
 8001dc4:	d116      	bne.n	8001df4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	2200      	movs	r2, #0
 8001dca:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	2220      	movs	r2, #32
 8001dd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001de0:	f043 0220 	orr.w	r2, r3, #32
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	2200      	movs	r2, #0
 8001dec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001df0:	2301      	movs	r3, #1
 8001df2:	e023      	b.n	8001e3c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001df4:	68bb      	ldr	r3, [r7, #8]
 8001df6:	0c1b      	lsrs	r3, r3, #16
 8001df8:	b2db      	uxtb	r3, r3
 8001dfa:	2b01      	cmp	r3, #1
 8001dfc:	d10d      	bne.n	8001e1a <I2C_WaitOnFlagUntilTimeout+0xca>
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	695b      	ldr	r3, [r3, #20]
 8001e04:	43da      	mvns	r2, r3
 8001e06:	68bb      	ldr	r3, [r7, #8]
 8001e08:	4013      	ands	r3, r2
 8001e0a:	b29b      	uxth	r3, r3
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	bf0c      	ite	eq
 8001e10:	2301      	moveq	r3, #1
 8001e12:	2300      	movne	r3, #0
 8001e14:	b2db      	uxtb	r3, r3
 8001e16:	461a      	mov	r2, r3
 8001e18:	e00c      	b.n	8001e34 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	699b      	ldr	r3, [r3, #24]
 8001e20:	43da      	mvns	r2, r3
 8001e22:	68bb      	ldr	r3, [r7, #8]
 8001e24:	4013      	ands	r3, r2
 8001e26:	b29b      	uxth	r3, r3
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	bf0c      	ite	eq
 8001e2c:	2301      	moveq	r3, #1
 8001e2e:	2300      	movne	r3, #0
 8001e30:	b2db      	uxtb	r3, r3
 8001e32:	461a      	mov	r2, r3
 8001e34:	79fb      	ldrb	r3, [r7, #7]
 8001e36:	429a      	cmp	r2, r3
 8001e38:	d093      	beq.n	8001d62 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001e3a:	2300      	movs	r3, #0
}
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	3710      	adds	r7, #16
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}

08001e44 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b084      	sub	sp, #16
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	60f8      	str	r0, [r7, #12]
 8001e4c:	60b9      	str	r1, [r7, #8]
 8001e4e:	607a      	str	r2, [r7, #4]
 8001e50:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001e52:	e071      	b.n	8001f38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	695b      	ldr	r3, [r3, #20]
 8001e5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e5e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001e62:	d123      	bne.n	8001eac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	681a      	ldr	r2, [r3, #0]
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001e72:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8001e7c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	2200      	movs	r2, #0
 8001e82:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	2220      	movs	r2, #32
 8001e88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	2200      	movs	r2, #0
 8001e90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e98:	f043 0204 	orr.w	r2, r3, #4
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	e067      	b.n	8001f7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001eb2:	d041      	beq.n	8001f38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001eb4:	f7ff f9fa 	bl	80012ac <HAL_GetTick>
 8001eb8:	4602      	mov	r2, r0
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	1ad3      	subs	r3, r2, r3
 8001ebe:	687a      	ldr	r2, [r7, #4]
 8001ec0:	429a      	cmp	r2, r3
 8001ec2:	d302      	bcc.n	8001eca <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d136      	bne.n	8001f38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8001eca:	68bb      	ldr	r3, [r7, #8]
 8001ecc:	0c1b      	lsrs	r3, r3, #16
 8001ece:	b2db      	uxtb	r3, r3
 8001ed0:	2b01      	cmp	r3, #1
 8001ed2:	d10c      	bne.n	8001eee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	695b      	ldr	r3, [r3, #20]
 8001eda:	43da      	mvns	r2, r3
 8001edc:	68bb      	ldr	r3, [r7, #8]
 8001ede:	4013      	ands	r3, r2
 8001ee0:	b29b      	uxth	r3, r3
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	bf14      	ite	ne
 8001ee6:	2301      	movne	r3, #1
 8001ee8:	2300      	moveq	r3, #0
 8001eea:	b2db      	uxtb	r3, r3
 8001eec:	e00b      	b.n	8001f06 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	699b      	ldr	r3, [r3, #24]
 8001ef4:	43da      	mvns	r2, r3
 8001ef6:	68bb      	ldr	r3, [r7, #8]
 8001ef8:	4013      	ands	r3, r2
 8001efa:	b29b      	uxth	r3, r3
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	bf14      	ite	ne
 8001f00:	2301      	movne	r3, #1
 8001f02:	2300      	moveq	r3, #0
 8001f04:	b2db      	uxtb	r3, r3
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d016      	beq.n	8001f38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	2220      	movs	r2, #32
 8001f14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f24:	f043 0220 	orr.w	r2, r3, #32
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	2200      	movs	r2, #0
 8001f30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001f34:	2301      	movs	r3, #1
 8001f36:	e021      	b.n	8001f7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001f38:	68bb      	ldr	r3, [r7, #8]
 8001f3a:	0c1b      	lsrs	r3, r3, #16
 8001f3c:	b2db      	uxtb	r3, r3
 8001f3e:	2b01      	cmp	r3, #1
 8001f40:	d10c      	bne.n	8001f5c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	695b      	ldr	r3, [r3, #20]
 8001f48:	43da      	mvns	r2, r3
 8001f4a:	68bb      	ldr	r3, [r7, #8]
 8001f4c:	4013      	ands	r3, r2
 8001f4e:	b29b      	uxth	r3, r3
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	bf14      	ite	ne
 8001f54:	2301      	movne	r3, #1
 8001f56:	2300      	moveq	r3, #0
 8001f58:	b2db      	uxtb	r3, r3
 8001f5a:	e00b      	b.n	8001f74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	699b      	ldr	r3, [r3, #24]
 8001f62:	43da      	mvns	r2, r3
 8001f64:	68bb      	ldr	r3, [r7, #8]
 8001f66:	4013      	ands	r3, r2
 8001f68:	b29b      	uxth	r3, r3
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	bf14      	ite	ne
 8001f6e:	2301      	movne	r3, #1
 8001f70:	2300      	moveq	r3, #0
 8001f72:	b2db      	uxtb	r3, r3
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	f47f af6d 	bne.w	8001e54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8001f7a:	2300      	movs	r3, #0
}
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	3710      	adds	r7, #16
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bd80      	pop	{r7, pc}

08001f84 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b084      	sub	sp, #16
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	60f8      	str	r0, [r7, #12]
 8001f8c:	60b9      	str	r1, [r7, #8]
 8001f8e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001f90:	e034      	b.n	8001ffc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001f92:	68f8      	ldr	r0, [r7, #12]
 8001f94:	f000 f886 	bl	80020a4 <I2C_IsAcknowledgeFailed>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d001      	beq.n	8001fa2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	e034      	b.n	800200c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001fa2:	68bb      	ldr	r3, [r7, #8]
 8001fa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fa8:	d028      	beq.n	8001ffc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001faa:	f7ff f97f 	bl	80012ac <HAL_GetTick>
 8001fae:	4602      	mov	r2, r0
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	1ad3      	subs	r3, r2, r3
 8001fb4:	68ba      	ldr	r2, [r7, #8]
 8001fb6:	429a      	cmp	r2, r3
 8001fb8:	d302      	bcc.n	8001fc0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8001fba:	68bb      	ldr	r3, [r7, #8]
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d11d      	bne.n	8001ffc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	695b      	ldr	r3, [r3, #20]
 8001fc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001fca:	2b80      	cmp	r3, #128	@ 0x80
 8001fcc:	d016      	beq.n	8001ffc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	2220      	movs	r2, #32
 8001fd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	2200      	movs	r2, #0
 8001fe0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fe8:	f043 0220 	orr.w	r2, r3, #32
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	e007      	b.n	800200c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	695b      	ldr	r3, [r3, #20]
 8002002:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002006:	2b80      	cmp	r3, #128	@ 0x80
 8002008:	d1c3      	bne.n	8001f92 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800200a:	2300      	movs	r3, #0
}
 800200c:	4618      	mov	r0, r3
 800200e:	3710      	adds	r7, #16
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}

08002014 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b084      	sub	sp, #16
 8002018:	af00      	add	r7, sp, #0
 800201a:	60f8      	str	r0, [r7, #12]
 800201c:	60b9      	str	r1, [r7, #8]
 800201e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002020:	e034      	b.n	800208c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002022:	68f8      	ldr	r0, [r7, #12]
 8002024:	f000 f83e 	bl	80020a4 <I2C_IsAcknowledgeFailed>
 8002028:	4603      	mov	r3, r0
 800202a:	2b00      	cmp	r3, #0
 800202c:	d001      	beq.n	8002032 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800202e:	2301      	movs	r3, #1
 8002030:	e034      	b.n	800209c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002032:	68bb      	ldr	r3, [r7, #8]
 8002034:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002038:	d028      	beq.n	800208c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800203a:	f7ff f937 	bl	80012ac <HAL_GetTick>
 800203e:	4602      	mov	r2, r0
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	1ad3      	subs	r3, r2, r3
 8002044:	68ba      	ldr	r2, [r7, #8]
 8002046:	429a      	cmp	r2, r3
 8002048:	d302      	bcc.n	8002050 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800204a:	68bb      	ldr	r3, [r7, #8]
 800204c:	2b00      	cmp	r3, #0
 800204e:	d11d      	bne.n	800208c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	695b      	ldr	r3, [r3, #20]
 8002056:	f003 0304 	and.w	r3, r3, #4
 800205a:	2b04      	cmp	r3, #4
 800205c:	d016      	beq.n	800208c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	2200      	movs	r2, #0
 8002062:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	2220      	movs	r2, #32
 8002068:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	2200      	movs	r2, #0
 8002070:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002078:	f043 0220 	orr.w	r2, r3, #32
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	2200      	movs	r2, #0
 8002084:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002088:	2301      	movs	r3, #1
 800208a:	e007      	b.n	800209c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	695b      	ldr	r3, [r3, #20]
 8002092:	f003 0304 	and.w	r3, r3, #4
 8002096:	2b04      	cmp	r3, #4
 8002098:	d1c3      	bne.n	8002022 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800209a:	2300      	movs	r3, #0
}
 800209c:	4618      	mov	r0, r3
 800209e:	3710      	adds	r7, #16
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}

080020a4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b083      	sub	sp, #12
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	695b      	ldr	r3, [r3, #20]
 80020b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80020ba:	d11b      	bne.n	80020f4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80020c4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2200      	movs	r2, #0
 80020ca:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2220      	movs	r2, #32
 80020d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	2200      	movs	r2, #0
 80020d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020e0:	f043 0204 	orr.w	r2, r3, #4
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2200      	movs	r2, #0
 80020ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80020f0:	2301      	movs	r3, #1
 80020f2:	e000      	b.n	80020f6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80020f4:	2300      	movs	r3, #0
}
 80020f6:	4618      	mov	r0, r3
 80020f8:	370c      	adds	r7, #12
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bc80      	pop	{r7}
 80020fe:	4770      	bx	lr

08002100 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b086      	sub	sp, #24
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2b00      	cmp	r3, #0
 800210c:	d101      	bne.n	8002112 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800210e:	2301      	movs	r3, #1
 8002110:	e272      	b.n	80025f8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f003 0301 	and.w	r3, r3, #1
 800211a:	2b00      	cmp	r3, #0
 800211c:	f000 8087 	beq.w	800222e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002120:	4b92      	ldr	r3, [pc, #584]	@ (800236c <HAL_RCC_OscConfig+0x26c>)
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	f003 030c 	and.w	r3, r3, #12
 8002128:	2b04      	cmp	r3, #4
 800212a:	d00c      	beq.n	8002146 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800212c:	4b8f      	ldr	r3, [pc, #572]	@ (800236c <HAL_RCC_OscConfig+0x26c>)
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	f003 030c 	and.w	r3, r3, #12
 8002134:	2b08      	cmp	r3, #8
 8002136:	d112      	bne.n	800215e <HAL_RCC_OscConfig+0x5e>
 8002138:	4b8c      	ldr	r3, [pc, #560]	@ (800236c <HAL_RCC_OscConfig+0x26c>)
 800213a:	685b      	ldr	r3, [r3, #4]
 800213c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002140:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002144:	d10b      	bne.n	800215e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002146:	4b89      	ldr	r3, [pc, #548]	@ (800236c <HAL_RCC_OscConfig+0x26c>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800214e:	2b00      	cmp	r3, #0
 8002150:	d06c      	beq.n	800222c <HAL_RCC_OscConfig+0x12c>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	685b      	ldr	r3, [r3, #4]
 8002156:	2b00      	cmp	r3, #0
 8002158:	d168      	bne.n	800222c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800215a:	2301      	movs	r3, #1
 800215c:	e24c      	b.n	80025f8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	685b      	ldr	r3, [r3, #4]
 8002162:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002166:	d106      	bne.n	8002176 <HAL_RCC_OscConfig+0x76>
 8002168:	4b80      	ldr	r3, [pc, #512]	@ (800236c <HAL_RCC_OscConfig+0x26c>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a7f      	ldr	r2, [pc, #508]	@ (800236c <HAL_RCC_OscConfig+0x26c>)
 800216e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002172:	6013      	str	r3, [r2, #0]
 8002174:	e02e      	b.n	80021d4 <HAL_RCC_OscConfig+0xd4>
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	2b00      	cmp	r3, #0
 800217c:	d10c      	bne.n	8002198 <HAL_RCC_OscConfig+0x98>
 800217e:	4b7b      	ldr	r3, [pc, #492]	@ (800236c <HAL_RCC_OscConfig+0x26c>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	4a7a      	ldr	r2, [pc, #488]	@ (800236c <HAL_RCC_OscConfig+0x26c>)
 8002184:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002188:	6013      	str	r3, [r2, #0]
 800218a:	4b78      	ldr	r3, [pc, #480]	@ (800236c <HAL_RCC_OscConfig+0x26c>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	4a77      	ldr	r2, [pc, #476]	@ (800236c <HAL_RCC_OscConfig+0x26c>)
 8002190:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002194:	6013      	str	r3, [r2, #0]
 8002196:	e01d      	b.n	80021d4 <HAL_RCC_OscConfig+0xd4>
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80021a0:	d10c      	bne.n	80021bc <HAL_RCC_OscConfig+0xbc>
 80021a2:	4b72      	ldr	r3, [pc, #456]	@ (800236c <HAL_RCC_OscConfig+0x26c>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	4a71      	ldr	r2, [pc, #452]	@ (800236c <HAL_RCC_OscConfig+0x26c>)
 80021a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80021ac:	6013      	str	r3, [r2, #0]
 80021ae:	4b6f      	ldr	r3, [pc, #444]	@ (800236c <HAL_RCC_OscConfig+0x26c>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	4a6e      	ldr	r2, [pc, #440]	@ (800236c <HAL_RCC_OscConfig+0x26c>)
 80021b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021b8:	6013      	str	r3, [r2, #0]
 80021ba:	e00b      	b.n	80021d4 <HAL_RCC_OscConfig+0xd4>
 80021bc:	4b6b      	ldr	r3, [pc, #428]	@ (800236c <HAL_RCC_OscConfig+0x26c>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a6a      	ldr	r2, [pc, #424]	@ (800236c <HAL_RCC_OscConfig+0x26c>)
 80021c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80021c6:	6013      	str	r3, [r2, #0]
 80021c8:	4b68      	ldr	r3, [pc, #416]	@ (800236c <HAL_RCC_OscConfig+0x26c>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4a67      	ldr	r2, [pc, #412]	@ (800236c <HAL_RCC_OscConfig+0x26c>)
 80021ce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80021d2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d013      	beq.n	8002204 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021dc:	f7ff f866 	bl	80012ac <HAL_GetTick>
 80021e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021e2:	e008      	b.n	80021f6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021e4:	f7ff f862 	bl	80012ac <HAL_GetTick>
 80021e8:	4602      	mov	r2, r0
 80021ea:	693b      	ldr	r3, [r7, #16]
 80021ec:	1ad3      	subs	r3, r2, r3
 80021ee:	2b64      	cmp	r3, #100	@ 0x64
 80021f0:	d901      	bls.n	80021f6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80021f2:	2303      	movs	r3, #3
 80021f4:	e200      	b.n	80025f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021f6:	4b5d      	ldr	r3, [pc, #372]	@ (800236c <HAL_RCC_OscConfig+0x26c>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d0f0      	beq.n	80021e4 <HAL_RCC_OscConfig+0xe4>
 8002202:	e014      	b.n	800222e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002204:	f7ff f852 	bl	80012ac <HAL_GetTick>
 8002208:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800220a:	e008      	b.n	800221e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800220c:	f7ff f84e 	bl	80012ac <HAL_GetTick>
 8002210:	4602      	mov	r2, r0
 8002212:	693b      	ldr	r3, [r7, #16]
 8002214:	1ad3      	subs	r3, r2, r3
 8002216:	2b64      	cmp	r3, #100	@ 0x64
 8002218:	d901      	bls.n	800221e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800221a:	2303      	movs	r3, #3
 800221c:	e1ec      	b.n	80025f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800221e:	4b53      	ldr	r3, [pc, #332]	@ (800236c <HAL_RCC_OscConfig+0x26c>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002226:	2b00      	cmp	r3, #0
 8002228:	d1f0      	bne.n	800220c <HAL_RCC_OscConfig+0x10c>
 800222a:	e000      	b.n	800222e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800222c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f003 0302 	and.w	r3, r3, #2
 8002236:	2b00      	cmp	r3, #0
 8002238:	d063      	beq.n	8002302 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800223a:	4b4c      	ldr	r3, [pc, #304]	@ (800236c <HAL_RCC_OscConfig+0x26c>)
 800223c:	685b      	ldr	r3, [r3, #4]
 800223e:	f003 030c 	and.w	r3, r3, #12
 8002242:	2b00      	cmp	r3, #0
 8002244:	d00b      	beq.n	800225e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002246:	4b49      	ldr	r3, [pc, #292]	@ (800236c <HAL_RCC_OscConfig+0x26c>)
 8002248:	685b      	ldr	r3, [r3, #4]
 800224a:	f003 030c 	and.w	r3, r3, #12
 800224e:	2b08      	cmp	r3, #8
 8002250:	d11c      	bne.n	800228c <HAL_RCC_OscConfig+0x18c>
 8002252:	4b46      	ldr	r3, [pc, #280]	@ (800236c <HAL_RCC_OscConfig+0x26c>)
 8002254:	685b      	ldr	r3, [r3, #4]
 8002256:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800225a:	2b00      	cmp	r3, #0
 800225c:	d116      	bne.n	800228c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800225e:	4b43      	ldr	r3, [pc, #268]	@ (800236c <HAL_RCC_OscConfig+0x26c>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f003 0302 	and.w	r3, r3, #2
 8002266:	2b00      	cmp	r3, #0
 8002268:	d005      	beq.n	8002276 <HAL_RCC_OscConfig+0x176>
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	691b      	ldr	r3, [r3, #16]
 800226e:	2b01      	cmp	r3, #1
 8002270:	d001      	beq.n	8002276 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002272:	2301      	movs	r3, #1
 8002274:	e1c0      	b.n	80025f8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002276:	4b3d      	ldr	r3, [pc, #244]	@ (800236c <HAL_RCC_OscConfig+0x26c>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	695b      	ldr	r3, [r3, #20]
 8002282:	00db      	lsls	r3, r3, #3
 8002284:	4939      	ldr	r1, [pc, #228]	@ (800236c <HAL_RCC_OscConfig+0x26c>)
 8002286:	4313      	orrs	r3, r2
 8002288:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800228a:	e03a      	b.n	8002302 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	691b      	ldr	r3, [r3, #16]
 8002290:	2b00      	cmp	r3, #0
 8002292:	d020      	beq.n	80022d6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002294:	4b36      	ldr	r3, [pc, #216]	@ (8002370 <HAL_RCC_OscConfig+0x270>)
 8002296:	2201      	movs	r2, #1
 8002298:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800229a:	f7ff f807 	bl	80012ac <HAL_GetTick>
 800229e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022a0:	e008      	b.n	80022b4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022a2:	f7ff f803 	bl	80012ac <HAL_GetTick>
 80022a6:	4602      	mov	r2, r0
 80022a8:	693b      	ldr	r3, [r7, #16]
 80022aa:	1ad3      	subs	r3, r2, r3
 80022ac:	2b02      	cmp	r3, #2
 80022ae:	d901      	bls.n	80022b4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80022b0:	2303      	movs	r3, #3
 80022b2:	e1a1      	b.n	80025f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022b4:	4b2d      	ldr	r3, [pc, #180]	@ (800236c <HAL_RCC_OscConfig+0x26c>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f003 0302 	and.w	r3, r3, #2
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d0f0      	beq.n	80022a2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022c0:	4b2a      	ldr	r3, [pc, #168]	@ (800236c <HAL_RCC_OscConfig+0x26c>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	695b      	ldr	r3, [r3, #20]
 80022cc:	00db      	lsls	r3, r3, #3
 80022ce:	4927      	ldr	r1, [pc, #156]	@ (800236c <HAL_RCC_OscConfig+0x26c>)
 80022d0:	4313      	orrs	r3, r2
 80022d2:	600b      	str	r3, [r1, #0]
 80022d4:	e015      	b.n	8002302 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80022d6:	4b26      	ldr	r3, [pc, #152]	@ (8002370 <HAL_RCC_OscConfig+0x270>)
 80022d8:	2200      	movs	r2, #0
 80022da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022dc:	f7fe ffe6 	bl	80012ac <HAL_GetTick>
 80022e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022e2:	e008      	b.n	80022f6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022e4:	f7fe ffe2 	bl	80012ac <HAL_GetTick>
 80022e8:	4602      	mov	r2, r0
 80022ea:	693b      	ldr	r3, [r7, #16]
 80022ec:	1ad3      	subs	r3, r2, r3
 80022ee:	2b02      	cmp	r3, #2
 80022f0:	d901      	bls.n	80022f6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80022f2:	2303      	movs	r3, #3
 80022f4:	e180      	b.n	80025f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022f6:	4b1d      	ldr	r3, [pc, #116]	@ (800236c <HAL_RCC_OscConfig+0x26c>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f003 0302 	and.w	r3, r3, #2
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d1f0      	bne.n	80022e4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f003 0308 	and.w	r3, r3, #8
 800230a:	2b00      	cmp	r3, #0
 800230c:	d03a      	beq.n	8002384 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	699b      	ldr	r3, [r3, #24]
 8002312:	2b00      	cmp	r3, #0
 8002314:	d019      	beq.n	800234a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002316:	4b17      	ldr	r3, [pc, #92]	@ (8002374 <HAL_RCC_OscConfig+0x274>)
 8002318:	2201      	movs	r2, #1
 800231a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800231c:	f7fe ffc6 	bl	80012ac <HAL_GetTick>
 8002320:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002322:	e008      	b.n	8002336 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002324:	f7fe ffc2 	bl	80012ac <HAL_GetTick>
 8002328:	4602      	mov	r2, r0
 800232a:	693b      	ldr	r3, [r7, #16]
 800232c:	1ad3      	subs	r3, r2, r3
 800232e:	2b02      	cmp	r3, #2
 8002330:	d901      	bls.n	8002336 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002332:	2303      	movs	r3, #3
 8002334:	e160      	b.n	80025f8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002336:	4b0d      	ldr	r3, [pc, #52]	@ (800236c <HAL_RCC_OscConfig+0x26c>)
 8002338:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800233a:	f003 0302 	and.w	r3, r3, #2
 800233e:	2b00      	cmp	r3, #0
 8002340:	d0f0      	beq.n	8002324 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002342:	2001      	movs	r0, #1
 8002344:	f000 faba 	bl	80028bc <RCC_Delay>
 8002348:	e01c      	b.n	8002384 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800234a:	4b0a      	ldr	r3, [pc, #40]	@ (8002374 <HAL_RCC_OscConfig+0x274>)
 800234c:	2200      	movs	r2, #0
 800234e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002350:	f7fe ffac 	bl	80012ac <HAL_GetTick>
 8002354:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002356:	e00f      	b.n	8002378 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002358:	f7fe ffa8 	bl	80012ac <HAL_GetTick>
 800235c:	4602      	mov	r2, r0
 800235e:	693b      	ldr	r3, [r7, #16]
 8002360:	1ad3      	subs	r3, r2, r3
 8002362:	2b02      	cmp	r3, #2
 8002364:	d908      	bls.n	8002378 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002366:	2303      	movs	r3, #3
 8002368:	e146      	b.n	80025f8 <HAL_RCC_OscConfig+0x4f8>
 800236a:	bf00      	nop
 800236c:	40021000 	.word	0x40021000
 8002370:	42420000 	.word	0x42420000
 8002374:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002378:	4b92      	ldr	r3, [pc, #584]	@ (80025c4 <HAL_RCC_OscConfig+0x4c4>)
 800237a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800237c:	f003 0302 	and.w	r3, r3, #2
 8002380:	2b00      	cmp	r3, #0
 8002382:	d1e9      	bne.n	8002358 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f003 0304 	and.w	r3, r3, #4
 800238c:	2b00      	cmp	r3, #0
 800238e:	f000 80a6 	beq.w	80024de <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002392:	2300      	movs	r3, #0
 8002394:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002396:	4b8b      	ldr	r3, [pc, #556]	@ (80025c4 <HAL_RCC_OscConfig+0x4c4>)
 8002398:	69db      	ldr	r3, [r3, #28]
 800239a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d10d      	bne.n	80023be <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023a2:	4b88      	ldr	r3, [pc, #544]	@ (80025c4 <HAL_RCC_OscConfig+0x4c4>)
 80023a4:	69db      	ldr	r3, [r3, #28]
 80023a6:	4a87      	ldr	r2, [pc, #540]	@ (80025c4 <HAL_RCC_OscConfig+0x4c4>)
 80023a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80023ac:	61d3      	str	r3, [r2, #28]
 80023ae:	4b85      	ldr	r3, [pc, #532]	@ (80025c4 <HAL_RCC_OscConfig+0x4c4>)
 80023b0:	69db      	ldr	r3, [r3, #28]
 80023b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023b6:	60bb      	str	r3, [r7, #8]
 80023b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80023ba:	2301      	movs	r3, #1
 80023bc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023be:	4b82      	ldr	r3, [pc, #520]	@ (80025c8 <HAL_RCC_OscConfig+0x4c8>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d118      	bne.n	80023fc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80023ca:	4b7f      	ldr	r3, [pc, #508]	@ (80025c8 <HAL_RCC_OscConfig+0x4c8>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4a7e      	ldr	r2, [pc, #504]	@ (80025c8 <HAL_RCC_OscConfig+0x4c8>)
 80023d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80023d6:	f7fe ff69 	bl	80012ac <HAL_GetTick>
 80023da:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023dc:	e008      	b.n	80023f0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023de:	f7fe ff65 	bl	80012ac <HAL_GetTick>
 80023e2:	4602      	mov	r2, r0
 80023e4:	693b      	ldr	r3, [r7, #16]
 80023e6:	1ad3      	subs	r3, r2, r3
 80023e8:	2b64      	cmp	r3, #100	@ 0x64
 80023ea:	d901      	bls.n	80023f0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80023ec:	2303      	movs	r3, #3
 80023ee:	e103      	b.n	80025f8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023f0:	4b75      	ldr	r3, [pc, #468]	@ (80025c8 <HAL_RCC_OscConfig+0x4c8>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d0f0      	beq.n	80023de <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	68db      	ldr	r3, [r3, #12]
 8002400:	2b01      	cmp	r3, #1
 8002402:	d106      	bne.n	8002412 <HAL_RCC_OscConfig+0x312>
 8002404:	4b6f      	ldr	r3, [pc, #444]	@ (80025c4 <HAL_RCC_OscConfig+0x4c4>)
 8002406:	6a1b      	ldr	r3, [r3, #32]
 8002408:	4a6e      	ldr	r2, [pc, #440]	@ (80025c4 <HAL_RCC_OscConfig+0x4c4>)
 800240a:	f043 0301 	orr.w	r3, r3, #1
 800240e:	6213      	str	r3, [r2, #32]
 8002410:	e02d      	b.n	800246e <HAL_RCC_OscConfig+0x36e>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	68db      	ldr	r3, [r3, #12]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d10c      	bne.n	8002434 <HAL_RCC_OscConfig+0x334>
 800241a:	4b6a      	ldr	r3, [pc, #424]	@ (80025c4 <HAL_RCC_OscConfig+0x4c4>)
 800241c:	6a1b      	ldr	r3, [r3, #32]
 800241e:	4a69      	ldr	r2, [pc, #420]	@ (80025c4 <HAL_RCC_OscConfig+0x4c4>)
 8002420:	f023 0301 	bic.w	r3, r3, #1
 8002424:	6213      	str	r3, [r2, #32]
 8002426:	4b67      	ldr	r3, [pc, #412]	@ (80025c4 <HAL_RCC_OscConfig+0x4c4>)
 8002428:	6a1b      	ldr	r3, [r3, #32]
 800242a:	4a66      	ldr	r2, [pc, #408]	@ (80025c4 <HAL_RCC_OscConfig+0x4c4>)
 800242c:	f023 0304 	bic.w	r3, r3, #4
 8002430:	6213      	str	r3, [r2, #32]
 8002432:	e01c      	b.n	800246e <HAL_RCC_OscConfig+0x36e>
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	68db      	ldr	r3, [r3, #12]
 8002438:	2b05      	cmp	r3, #5
 800243a:	d10c      	bne.n	8002456 <HAL_RCC_OscConfig+0x356>
 800243c:	4b61      	ldr	r3, [pc, #388]	@ (80025c4 <HAL_RCC_OscConfig+0x4c4>)
 800243e:	6a1b      	ldr	r3, [r3, #32]
 8002440:	4a60      	ldr	r2, [pc, #384]	@ (80025c4 <HAL_RCC_OscConfig+0x4c4>)
 8002442:	f043 0304 	orr.w	r3, r3, #4
 8002446:	6213      	str	r3, [r2, #32]
 8002448:	4b5e      	ldr	r3, [pc, #376]	@ (80025c4 <HAL_RCC_OscConfig+0x4c4>)
 800244a:	6a1b      	ldr	r3, [r3, #32]
 800244c:	4a5d      	ldr	r2, [pc, #372]	@ (80025c4 <HAL_RCC_OscConfig+0x4c4>)
 800244e:	f043 0301 	orr.w	r3, r3, #1
 8002452:	6213      	str	r3, [r2, #32]
 8002454:	e00b      	b.n	800246e <HAL_RCC_OscConfig+0x36e>
 8002456:	4b5b      	ldr	r3, [pc, #364]	@ (80025c4 <HAL_RCC_OscConfig+0x4c4>)
 8002458:	6a1b      	ldr	r3, [r3, #32]
 800245a:	4a5a      	ldr	r2, [pc, #360]	@ (80025c4 <HAL_RCC_OscConfig+0x4c4>)
 800245c:	f023 0301 	bic.w	r3, r3, #1
 8002460:	6213      	str	r3, [r2, #32]
 8002462:	4b58      	ldr	r3, [pc, #352]	@ (80025c4 <HAL_RCC_OscConfig+0x4c4>)
 8002464:	6a1b      	ldr	r3, [r3, #32]
 8002466:	4a57      	ldr	r2, [pc, #348]	@ (80025c4 <HAL_RCC_OscConfig+0x4c4>)
 8002468:	f023 0304 	bic.w	r3, r3, #4
 800246c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	68db      	ldr	r3, [r3, #12]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d015      	beq.n	80024a2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002476:	f7fe ff19 	bl	80012ac <HAL_GetTick>
 800247a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800247c:	e00a      	b.n	8002494 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800247e:	f7fe ff15 	bl	80012ac <HAL_GetTick>
 8002482:	4602      	mov	r2, r0
 8002484:	693b      	ldr	r3, [r7, #16]
 8002486:	1ad3      	subs	r3, r2, r3
 8002488:	f241 3288 	movw	r2, #5000	@ 0x1388
 800248c:	4293      	cmp	r3, r2
 800248e:	d901      	bls.n	8002494 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002490:	2303      	movs	r3, #3
 8002492:	e0b1      	b.n	80025f8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002494:	4b4b      	ldr	r3, [pc, #300]	@ (80025c4 <HAL_RCC_OscConfig+0x4c4>)
 8002496:	6a1b      	ldr	r3, [r3, #32]
 8002498:	f003 0302 	and.w	r3, r3, #2
 800249c:	2b00      	cmp	r3, #0
 800249e:	d0ee      	beq.n	800247e <HAL_RCC_OscConfig+0x37e>
 80024a0:	e014      	b.n	80024cc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024a2:	f7fe ff03 	bl	80012ac <HAL_GetTick>
 80024a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024a8:	e00a      	b.n	80024c0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024aa:	f7fe feff 	bl	80012ac <HAL_GetTick>
 80024ae:	4602      	mov	r2, r0
 80024b0:	693b      	ldr	r3, [r7, #16]
 80024b2:	1ad3      	subs	r3, r2, r3
 80024b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024b8:	4293      	cmp	r3, r2
 80024ba:	d901      	bls.n	80024c0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80024bc:	2303      	movs	r3, #3
 80024be:	e09b      	b.n	80025f8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024c0:	4b40      	ldr	r3, [pc, #256]	@ (80025c4 <HAL_RCC_OscConfig+0x4c4>)
 80024c2:	6a1b      	ldr	r3, [r3, #32]
 80024c4:	f003 0302 	and.w	r3, r3, #2
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d1ee      	bne.n	80024aa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80024cc:	7dfb      	ldrb	r3, [r7, #23]
 80024ce:	2b01      	cmp	r3, #1
 80024d0:	d105      	bne.n	80024de <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80024d2:	4b3c      	ldr	r3, [pc, #240]	@ (80025c4 <HAL_RCC_OscConfig+0x4c4>)
 80024d4:	69db      	ldr	r3, [r3, #28]
 80024d6:	4a3b      	ldr	r2, [pc, #236]	@ (80025c4 <HAL_RCC_OscConfig+0x4c4>)
 80024d8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80024dc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	69db      	ldr	r3, [r3, #28]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	f000 8087 	beq.w	80025f6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80024e8:	4b36      	ldr	r3, [pc, #216]	@ (80025c4 <HAL_RCC_OscConfig+0x4c4>)
 80024ea:	685b      	ldr	r3, [r3, #4]
 80024ec:	f003 030c 	and.w	r3, r3, #12
 80024f0:	2b08      	cmp	r3, #8
 80024f2:	d061      	beq.n	80025b8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	69db      	ldr	r3, [r3, #28]
 80024f8:	2b02      	cmp	r3, #2
 80024fa:	d146      	bne.n	800258a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024fc:	4b33      	ldr	r3, [pc, #204]	@ (80025cc <HAL_RCC_OscConfig+0x4cc>)
 80024fe:	2200      	movs	r2, #0
 8002500:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002502:	f7fe fed3 	bl	80012ac <HAL_GetTick>
 8002506:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002508:	e008      	b.n	800251c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800250a:	f7fe fecf 	bl	80012ac <HAL_GetTick>
 800250e:	4602      	mov	r2, r0
 8002510:	693b      	ldr	r3, [r7, #16]
 8002512:	1ad3      	subs	r3, r2, r3
 8002514:	2b02      	cmp	r3, #2
 8002516:	d901      	bls.n	800251c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002518:	2303      	movs	r3, #3
 800251a:	e06d      	b.n	80025f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800251c:	4b29      	ldr	r3, [pc, #164]	@ (80025c4 <HAL_RCC_OscConfig+0x4c4>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002524:	2b00      	cmp	r3, #0
 8002526:	d1f0      	bne.n	800250a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	6a1b      	ldr	r3, [r3, #32]
 800252c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002530:	d108      	bne.n	8002544 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002532:	4b24      	ldr	r3, [pc, #144]	@ (80025c4 <HAL_RCC_OscConfig+0x4c4>)
 8002534:	685b      	ldr	r3, [r3, #4]
 8002536:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	689b      	ldr	r3, [r3, #8]
 800253e:	4921      	ldr	r1, [pc, #132]	@ (80025c4 <HAL_RCC_OscConfig+0x4c4>)
 8002540:	4313      	orrs	r3, r2
 8002542:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002544:	4b1f      	ldr	r3, [pc, #124]	@ (80025c4 <HAL_RCC_OscConfig+0x4c4>)
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6a19      	ldr	r1, [r3, #32]
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002554:	430b      	orrs	r3, r1
 8002556:	491b      	ldr	r1, [pc, #108]	@ (80025c4 <HAL_RCC_OscConfig+0x4c4>)
 8002558:	4313      	orrs	r3, r2
 800255a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800255c:	4b1b      	ldr	r3, [pc, #108]	@ (80025cc <HAL_RCC_OscConfig+0x4cc>)
 800255e:	2201      	movs	r2, #1
 8002560:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002562:	f7fe fea3 	bl	80012ac <HAL_GetTick>
 8002566:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002568:	e008      	b.n	800257c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800256a:	f7fe fe9f 	bl	80012ac <HAL_GetTick>
 800256e:	4602      	mov	r2, r0
 8002570:	693b      	ldr	r3, [r7, #16]
 8002572:	1ad3      	subs	r3, r2, r3
 8002574:	2b02      	cmp	r3, #2
 8002576:	d901      	bls.n	800257c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002578:	2303      	movs	r3, #3
 800257a:	e03d      	b.n	80025f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800257c:	4b11      	ldr	r3, [pc, #68]	@ (80025c4 <HAL_RCC_OscConfig+0x4c4>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002584:	2b00      	cmp	r3, #0
 8002586:	d0f0      	beq.n	800256a <HAL_RCC_OscConfig+0x46a>
 8002588:	e035      	b.n	80025f6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800258a:	4b10      	ldr	r3, [pc, #64]	@ (80025cc <HAL_RCC_OscConfig+0x4cc>)
 800258c:	2200      	movs	r2, #0
 800258e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002590:	f7fe fe8c 	bl	80012ac <HAL_GetTick>
 8002594:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002596:	e008      	b.n	80025aa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002598:	f7fe fe88 	bl	80012ac <HAL_GetTick>
 800259c:	4602      	mov	r2, r0
 800259e:	693b      	ldr	r3, [r7, #16]
 80025a0:	1ad3      	subs	r3, r2, r3
 80025a2:	2b02      	cmp	r3, #2
 80025a4:	d901      	bls.n	80025aa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80025a6:	2303      	movs	r3, #3
 80025a8:	e026      	b.n	80025f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025aa:	4b06      	ldr	r3, [pc, #24]	@ (80025c4 <HAL_RCC_OscConfig+0x4c4>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d1f0      	bne.n	8002598 <HAL_RCC_OscConfig+0x498>
 80025b6:	e01e      	b.n	80025f6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	69db      	ldr	r3, [r3, #28]
 80025bc:	2b01      	cmp	r3, #1
 80025be:	d107      	bne.n	80025d0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80025c0:	2301      	movs	r3, #1
 80025c2:	e019      	b.n	80025f8 <HAL_RCC_OscConfig+0x4f8>
 80025c4:	40021000 	.word	0x40021000
 80025c8:	40007000 	.word	0x40007000
 80025cc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80025d0:	4b0b      	ldr	r3, [pc, #44]	@ (8002600 <HAL_RCC_OscConfig+0x500>)
 80025d2:	685b      	ldr	r3, [r3, #4]
 80025d4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6a1b      	ldr	r3, [r3, #32]
 80025e0:	429a      	cmp	r2, r3
 80025e2:	d106      	bne.n	80025f2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025ee:	429a      	cmp	r2, r3
 80025f0:	d001      	beq.n	80025f6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	e000      	b.n	80025f8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80025f6:	2300      	movs	r3, #0
}
 80025f8:	4618      	mov	r0, r3
 80025fa:	3718      	adds	r7, #24
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bd80      	pop	{r7, pc}
 8002600:	40021000 	.word	0x40021000

08002604 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b084      	sub	sp, #16
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
 800260c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d101      	bne.n	8002618 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002614:	2301      	movs	r3, #1
 8002616:	e0d0      	b.n	80027ba <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002618:	4b6a      	ldr	r3, [pc, #424]	@ (80027c4 <HAL_RCC_ClockConfig+0x1c0>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f003 0307 	and.w	r3, r3, #7
 8002620:	683a      	ldr	r2, [r7, #0]
 8002622:	429a      	cmp	r2, r3
 8002624:	d910      	bls.n	8002648 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002626:	4b67      	ldr	r3, [pc, #412]	@ (80027c4 <HAL_RCC_ClockConfig+0x1c0>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f023 0207 	bic.w	r2, r3, #7
 800262e:	4965      	ldr	r1, [pc, #404]	@ (80027c4 <HAL_RCC_ClockConfig+0x1c0>)
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	4313      	orrs	r3, r2
 8002634:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002636:	4b63      	ldr	r3, [pc, #396]	@ (80027c4 <HAL_RCC_ClockConfig+0x1c0>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f003 0307 	and.w	r3, r3, #7
 800263e:	683a      	ldr	r2, [r7, #0]
 8002640:	429a      	cmp	r2, r3
 8002642:	d001      	beq.n	8002648 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002644:	2301      	movs	r3, #1
 8002646:	e0b8      	b.n	80027ba <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f003 0302 	and.w	r3, r3, #2
 8002650:	2b00      	cmp	r3, #0
 8002652:	d020      	beq.n	8002696 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f003 0304 	and.w	r3, r3, #4
 800265c:	2b00      	cmp	r3, #0
 800265e:	d005      	beq.n	800266c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002660:	4b59      	ldr	r3, [pc, #356]	@ (80027c8 <HAL_RCC_ClockConfig+0x1c4>)
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	4a58      	ldr	r2, [pc, #352]	@ (80027c8 <HAL_RCC_ClockConfig+0x1c4>)
 8002666:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800266a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f003 0308 	and.w	r3, r3, #8
 8002674:	2b00      	cmp	r3, #0
 8002676:	d005      	beq.n	8002684 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002678:	4b53      	ldr	r3, [pc, #332]	@ (80027c8 <HAL_RCC_ClockConfig+0x1c4>)
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	4a52      	ldr	r2, [pc, #328]	@ (80027c8 <HAL_RCC_ClockConfig+0x1c4>)
 800267e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002682:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002684:	4b50      	ldr	r3, [pc, #320]	@ (80027c8 <HAL_RCC_ClockConfig+0x1c4>)
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	689b      	ldr	r3, [r3, #8]
 8002690:	494d      	ldr	r1, [pc, #308]	@ (80027c8 <HAL_RCC_ClockConfig+0x1c4>)
 8002692:	4313      	orrs	r3, r2
 8002694:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f003 0301 	and.w	r3, r3, #1
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d040      	beq.n	8002724 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	2b01      	cmp	r3, #1
 80026a8:	d107      	bne.n	80026ba <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026aa:	4b47      	ldr	r3, [pc, #284]	@ (80027c8 <HAL_RCC_ClockConfig+0x1c4>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d115      	bne.n	80026e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026b6:	2301      	movs	r3, #1
 80026b8:	e07f      	b.n	80027ba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	2b02      	cmp	r3, #2
 80026c0:	d107      	bne.n	80026d2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026c2:	4b41      	ldr	r3, [pc, #260]	@ (80027c8 <HAL_RCC_ClockConfig+0x1c4>)
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d109      	bne.n	80026e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026ce:	2301      	movs	r3, #1
 80026d0:	e073      	b.n	80027ba <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026d2:	4b3d      	ldr	r3, [pc, #244]	@ (80027c8 <HAL_RCC_ClockConfig+0x1c4>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f003 0302 	and.w	r3, r3, #2
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d101      	bne.n	80026e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026de:	2301      	movs	r3, #1
 80026e0:	e06b      	b.n	80027ba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80026e2:	4b39      	ldr	r3, [pc, #228]	@ (80027c8 <HAL_RCC_ClockConfig+0x1c4>)
 80026e4:	685b      	ldr	r3, [r3, #4]
 80026e6:	f023 0203 	bic.w	r2, r3, #3
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	4936      	ldr	r1, [pc, #216]	@ (80027c8 <HAL_RCC_ClockConfig+0x1c4>)
 80026f0:	4313      	orrs	r3, r2
 80026f2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80026f4:	f7fe fdda 	bl	80012ac <HAL_GetTick>
 80026f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026fa:	e00a      	b.n	8002712 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026fc:	f7fe fdd6 	bl	80012ac <HAL_GetTick>
 8002700:	4602      	mov	r2, r0
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	1ad3      	subs	r3, r2, r3
 8002706:	f241 3288 	movw	r2, #5000	@ 0x1388
 800270a:	4293      	cmp	r3, r2
 800270c:	d901      	bls.n	8002712 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800270e:	2303      	movs	r3, #3
 8002710:	e053      	b.n	80027ba <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002712:	4b2d      	ldr	r3, [pc, #180]	@ (80027c8 <HAL_RCC_ClockConfig+0x1c4>)
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	f003 020c 	and.w	r2, r3, #12
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	685b      	ldr	r3, [r3, #4]
 800271e:	009b      	lsls	r3, r3, #2
 8002720:	429a      	cmp	r2, r3
 8002722:	d1eb      	bne.n	80026fc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002724:	4b27      	ldr	r3, [pc, #156]	@ (80027c4 <HAL_RCC_ClockConfig+0x1c0>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f003 0307 	and.w	r3, r3, #7
 800272c:	683a      	ldr	r2, [r7, #0]
 800272e:	429a      	cmp	r2, r3
 8002730:	d210      	bcs.n	8002754 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002732:	4b24      	ldr	r3, [pc, #144]	@ (80027c4 <HAL_RCC_ClockConfig+0x1c0>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f023 0207 	bic.w	r2, r3, #7
 800273a:	4922      	ldr	r1, [pc, #136]	@ (80027c4 <HAL_RCC_ClockConfig+0x1c0>)
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	4313      	orrs	r3, r2
 8002740:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002742:	4b20      	ldr	r3, [pc, #128]	@ (80027c4 <HAL_RCC_ClockConfig+0x1c0>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f003 0307 	and.w	r3, r3, #7
 800274a:	683a      	ldr	r2, [r7, #0]
 800274c:	429a      	cmp	r2, r3
 800274e:	d001      	beq.n	8002754 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002750:	2301      	movs	r3, #1
 8002752:	e032      	b.n	80027ba <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f003 0304 	and.w	r3, r3, #4
 800275c:	2b00      	cmp	r3, #0
 800275e:	d008      	beq.n	8002772 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002760:	4b19      	ldr	r3, [pc, #100]	@ (80027c8 <HAL_RCC_ClockConfig+0x1c4>)
 8002762:	685b      	ldr	r3, [r3, #4]
 8002764:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	68db      	ldr	r3, [r3, #12]
 800276c:	4916      	ldr	r1, [pc, #88]	@ (80027c8 <HAL_RCC_ClockConfig+0x1c4>)
 800276e:	4313      	orrs	r3, r2
 8002770:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f003 0308 	and.w	r3, r3, #8
 800277a:	2b00      	cmp	r3, #0
 800277c:	d009      	beq.n	8002792 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800277e:	4b12      	ldr	r3, [pc, #72]	@ (80027c8 <HAL_RCC_ClockConfig+0x1c4>)
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	691b      	ldr	r3, [r3, #16]
 800278a:	00db      	lsls	r3, r3, #3
 800278c:	490e      	ldr	r1, [pc, #56]	@ (80027c8 <HAL_RCC_ClockConfig+0x1c4>)
 800278e:	4313      	orrs	r3, r2
 8002790:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002792:	f000 f821 	bl	80027d8 <HAL_RCC_GetSysClockFreq>
 8002796:	4602      	mov	r2, r0
 8002798:	4b0b      	ldr	r3, [pc, #44]	@ (80027c8 <HAL_RCC_ClockConfig+0x1c4>)
 800279a:	685b      	ldr	r3, [r3, #4]
 800279c:	091b      	lsrs	r3, r3, #4
 800279e:	f003 030f 	and.w	r3, r3, #15
 80027a2:	490a      	ldr	r1, [pc, #40]	@ (80027cc <HAL_RCC_ClockConfig+0x1c8>)
 80027a4:	5ccb      	ldrb	r3, [r1, r3]
 80027a6:	fa22 f303 	lsr.w	r3, r2, r3
 80027aa:	4a09      	ldr	r2, [pc, #36]	@ (80027d0 <HAL_RCC_ClockConfig+0x1cc>)
 80027ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80027ae:	4b09      	ldr	r3, [pc, #36]	@ (80027d4 <HAL_RCC_ClockConfig+0x1d0>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4618      	mov	r0, r3
 80027b4:	f7fe fd38 	bl	8001228 <HAL_InitTick>

  return HAL_OK;
 80027b8:	2300      	movs	r3, #0
}
 80027ba:	4618      	mov	r0, r3
 80027bc:	3710      	adds	r7, #16
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	bf00      	nop
 80027c4:	40022000 	.word	0x40022000
 80027c8:	40021000 	.word	0x40021000
 80027cc:	08006fd4 	.word	0x08006fd4
 80027d0:	20000000 	.word	0x20000000
 80027d4:	20000004 	.word	0x20000004

080027d8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80027d8:	b480      	push	{r7}
 80027da:	b087      	sub	sp, #28
 80027dc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80027de:	2300      	movs	r3, #0
 80027e0:	60fb      	str	r3, [r7, #12]
 80027e2:	2300      	movs	r3, #0
 80027e4:	60bb      	str	r3, [r7, #8]
 80027e6:	2300      	movs	r3, #0
 80027e8:	617b      	str	r3, [r7, #20]
 80027ea:	2300      	movs	r3, #0
 80027ec:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80027ee:	2300      	movs	r3, #0
 80027f0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80027f2:	4b1e      	ldr	r3, [pc, #120]	@ (800286c <HAL_RCC_GetSysClockFreq+0x94>)
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	f003 030c 	and.w	r3, r3, #12
 80027fe:	2b04      	cmp	r3, #4
 8002800:	d002      	beq.n	8002808 <HAL_RCC_GetSysClockFreq+0x30>
 8002802:	2b08      	cmp	r3, #8
 8002804:	d003      	beq.n	800280e <HAL_RCC_GetSysClockFreq+0x36>
 8002806:	e027      	b.n	8002858 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002808:	4b19      	ldr	r3, [pc, #100]	@ (8002870 <HAL_RCC_GetSysClockFreq+0x98>)
 800280a:	613b      	str	r3, [r7, #16]
      break;
 800280c:	e027      	b.n	800285e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	0c9b      	lsrs	r3, r3, #18
 8002812:	f003 030f 	and.w	r3, r3, #15
 8002816:	4a17      	ldr	r2, [pc, #92]	@ (8002874 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002818:	5cd3      	ldrb	r3, [r2, r3]
 800281a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002822:	2b00      	cmp	r3, #0
 8002824:	d010      	beq.n	8002848 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002826:	4b11      	ldr	r3, [pc, #68]	@ (800286c <HAL_RCC_GetSysClockFreq+0x94>)
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	0c5b      	lsrs	r3, r3, #17
 800282c:	f003 0301 	and.w	r3, r3, #1
 8002830:	4a11      	ldr	r2, [pc, #68]	@ (8002878 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002832:	5cd3      	ldrb	r3, [r2, r3]
 8002834:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	4a0d      	ldr	r2, [pc, #52]	@ (8002870 <HAL_RCC_GetSysClockFreq+0x98>)
 800283a:	fb03 f202 	mul.w	r2, r3, r2
 800283e:	68bb      	ldr	r3, [r7, #8]
 8002840:	fbb2 f3f3 	udiv	r3, r2, r3
 8002844:	617b      	str	r3, [r7, #20]
 8002846:	e004      	b.n	8002852 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	4a0c      	ldr	r2, [pc, #48]	@ (800287c <HAL_RCC_GetSysClockFreq+0xa4>)
 800284c:	fb02 f303 	mul.w	r3, r2, r3
 8002850:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002852:	697b      	ldr	r3, [r7, #20]
 8002854:	613b      	str	r3, [r7, #16]
      break;
 8002856:	e002      	b.n	800285e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002858:	4b05      	ldr	r3, [pc, #20]	@ (8002870 <HAL_RCC_GetSysClockFreq+0x98>)
 800285a:	613b      	str	r3, [r7, #16]
      break;
 800285c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800285e:	693b      	ldr	r3, [r7, #16]
}
 8002860:	4618      	mov	r0, r3
 8002862:	371c      	adds	r7, #28
 8002864:	46bd      	mov	sp, r7
 8002866:	bc80      	pop	{r7}
 8002868:	4770      	bx	lr
 800286a:	bf00      	nop
 800286c:	40021000 	.word	0x40021000
 8002870:	007a1200 	.word	0x007a1200
 8002874:	08006fec 	.word	0x08006fec
 8002878:	08006ffc 	.word	0x08006ffc
 800287c:	003d0900 	.word	0x003d0900

08002880 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002880:	b480      	push	{r7}
 8002882:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002884:	4b02      	ldr	r3, [pc, #8]	@ (8002890 <HAL_RCC_GetHCLKFreq+0x10>)
 8002886:	681b      	ldr	r3, [r3, #0]
}
 8002888:	4618      	mov	r0, r3
 800288a:	46bd      	mov	sp, r7
 800288c:	bc80      	pop	{r7}
 800288e:	4770      	bx	lr
 8002890:	20000000 	.word	0x20000000

08002894 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002898:	f7ff fff2 	bl	8002880 <HAL_RCC_GetHCLKFreq>
 800289c:	4602      	mov	r2, r0
 800289e:	4b05      	ldr	r3, [pc, #20]	@ (80028b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80028a0:	685b      	ldr	r3, [r3, #4]
 80028a2:	0a1b      	lsrs	r3, r3, #8
 80028a4:	f003 0307 	and.w	r3, r3, #7
 80028a8:	4903      	ldr	r1, [pc, #12]	@ (80028b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80028aa:	5ccb      	ldrb	r3, [r1, r3]
 80028ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80028b0:	4618      	mov	r0, r3
 80028b2:	bd80      	pop	{r7, pc}
 80028b4:	40021000 	.word	0x40021000
 80028b8:	08006fe4 	.word	0x08006fe4

080028bc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80028bc:	b480      	push	{r7}
 80028be:	b085      	sub	sp, #20
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80028c4:	4b0a      	ldr	r3, [pc, #40]	@ (80028f0 <RCC_Delay+0x34>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a0a      	ldr	r2, [pc, #40]	@ (80028f4 <RCC_Delay+0x38>)
 80028ca:	fba2 2303 	umull	r2, r3, r2, r3
 80028ce:	0a5b      	lsrs	r3, r3, #9
 80028d0:	687a      	ldr	r2, [r7, #4]
 80028d2:	fb02 f303 	mul.w	r3, r2, r3
 80028d6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80028d8:	bf00      	nop
  }
  while (Delay --);
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	1e5a      	subs	r2, r3, #1
 80028de:	60fa      	str	r2, [r7, #12]
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d1f9      	bne.n	80028d8 <RCC_Delay+0x1c>
}
 80028e4:	bf00      	nop
 80028e6:	bf00      	nop
 80028e8:	3714      	adds	r7, #20
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bc80      	pop	{r7}
 80028ee:	4770      	bx	lr
 80028f0:	20000000 	.word	0x20000000
 80028f4:	10624dd3 	.word	0x10624dd3

080028f8 <__cvt>:
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80028fe:	461d      	mov	r5, r3
 8002900:	bfbb      	ittet	lt
 8002902:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8002906:	461d      	movlt	r5, r3
 8002908:	2300      	movge	r3, #0
 800290a:	232d      	movlt	r3, #45	@ 0x2d
 800290c:	b088      	sub	sp, #32
 800290e:	4614      	mov	r4, r2
 8002910:	bfb8      	it	lt
 8002912:	4614      	movlt	r4, r2
 8002914:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8002916:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8002918:	7013      	strb	r3, [r2, #0]
 800291a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800291c:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8002920:	f023 0820 	bic.w	r8, r3, #32
 8002924:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8002928:	d005      	beq.n	8002936 <__cvt+0x3e>
 800292a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800292e:	d100      	bne.n	8002932 <__cvt+0x3a>
 8002930:	3601      	adds	r6, #1
 8002932:	2302      	movs	r3, #2
 8002934:	e000      	b.n	8002938 <__cvt+0x40>
 8002936:	2303      	movs	r3, #3
 8002938:	aa07      	add	r2, sp, #28
 800293a:	9204      	str	r2, [sp, #16]
 800293c:	aa06      	add	r2, sp, #24
 800293e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8002942:	e9cd 3600 	strd	r3, r6, [sp]
 8002946:	4622      	mov	r2, r4
 8002948:	462b      	mov	r3, r5
 800294a:	f001 f881 	bl	8003a50 <_dtoa_r>
 800294e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8002952:	4607      	mov	r7, r0
 8002954:	d119      	bne.n	800298a <__cvt+0x92>
 8002956:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8002958:	07db      	lsls	r3, r3, #31
 800295a:	d50e      	bpl.n	800297a <__cvt+0x82>
 800295c:	eb00 0906 	add.w	r9, r0, r6
 8002960:	2200      	movs	r2, #0
 8002962:	2300      	movs	r3, #0
 8002964:	4620      	mov	r0, r4
 8002966:	4629      	mov	r1, r5
 8002968:	f7fe f81e 	bl	80009a8 <__aeabi_dcmpeq>
 800296c:	b108      	cbz	r0, 8002972 <__cvt+0x7a>
 800296e:	f8cd 901c 	str.w	r9, [sp, #28]
 8002972:	2230      	movs	r2, #48	@ 0x30
 8002974:	9b07      	ldr	r3, [sp, #28]
 8002976:	454b      	cmp	r3, r9
 8002978:	d31e      	bcc.n	80029b8 <__cvt+0xc0>
 800297a:	4638      	mov	r0, r7
 800297c:	9b07      	ldr	r3, [sp, #28]
 800297e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8002980:	1bdb      	subs	r3, r3, r7
 8002982:	6013      	str	r3, [r2, #0]
 8002984:	b008      	add	sp, #32
 8002986:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800298a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800298e:	eb00 0906 	add.w	r9, r0, r6
 8002992:	d1e5      	bne.n	8002960 <__cvt+0x68>
 8002994:	7803      	ldrb	r3, [r0, #0]
 8002996:	2b30      	cmp	r3, #48	@ 0x30
 8002998:	d10a      	bne.n	80029b0 <__cvt+0xb8>
 800299a:	2200      	movs	r2, #0
 800299c:	2300      	movs	r3, #0
 800299e:	4620      	mov	r0, r4
 80029a0:	4629      	mov	r1, r5
 80029a2:	f7fe f801 	bl	80009a8 <__aeabi_dcmpeq>
 80029a6:	b918      	cbnz	r0, 80029b0 <__cvt+0xb8>
 80029a8:	f1c6 0601 	rsb	r6, r6, #1
 80029ac:	f8ca 6000 	str.w	r6, [sl]
 80029b0:	f8da 3000 	ldr.w	r3, [sl]
 80029b4:	4499      	add	r9, r3
 80029b6:	e7d3      	b.n	8002960 <__cvt+0x68>
 80029b8:	1c59      	adds	r1, r3, #1
 80029ba:	9107      	str	r1, [sp, #28]
 80029bc:	701a      	strb	r2, [r3, #0]
 80029be:	e7d9      	b.n	8002974 <__cvt+0x7c>

080029c0 <__exponent>:
 80029c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80029c2:	2900      	cmp	r1, #0
 80029c4:	bfb6      	itet	lt
 80029c6:	232d      	movlt	r3, #45	@ 0x2d
 80029c8:	232b      	movge	r3, #43	@ 0x2b
 80029ca:	4249      	neglt	r1, r1
 80029cc:	2909      	cmp	r1, #9
 80029ce:	7002      	strb	r2, [r0, #0]
 80029d0:	7043      	strb	r3, [r0, #1]
 80029d2:	dd29      	ble.n	8002a28 <__exponent+0x68>
 80029d4:	f10d 0307 	add.w	r3, sp, #7
 80029d8:	461d      	mov	r5, r3
 80029da:	270a      	movs	r7, #10
 80029dc:	fbb1 f6f7 	udiv	r6, r1, r7
 80029e0:	461a      	mov	r2, r3
 80029e2:	fb07 1416 	mls	r4, r7, r6, r1
 80029e6:	3430      	adds	r4, #48	@ 0x30
 80029e8:	f802 4c01 	strb.w	r4, [r2, #-1]
 80029ec:	460c      	mov	r4, r1
 80029ee:	2c63      	cmp	r4, #99	@ 0x63
 80029f0:	4631      	mov	r1, r6
 80029f2:	f103 33ff 	add.w	r3, r3, #4294967295
 80029f6:	dcf1      	bgt.n	80029dc <__exponent+0x1c>
 80029f8:	3130      	adds	r1, #48	@ 0x30
 80029fa:	1e94      	subs	r4, r2, #2
 80029fc:	f803 1c01 	strb.w	r1, [r3, #-1]
 8002a00:	4623      	mov	r3, r4
 8002a02:	1c41      	adds	r1, r0, #1
 8002a04:	42ab      	cmp	r3, r5
 8002a06:	d30a      	bcc.n	8002a1e <__exponent+0x5e>
 8002a08:	f10d 0309 	add.w	r3, sp, #9
 8002a0c:	1a9b      	subs	r3, r3, r2
 8002a0e:	42ac      	cmp	r4, r5
 8002a10:	bf88      	it	hi
 8002a12:	2300      	movhi	r3, #0
 8002a14:	3302      	adds	r3, #2
 8002a16:	4403      	add	r3, r0
 8002a18:	1a18      	subs	r0, r3, r0
 8002a1a:	b003      	add	sp, #12
 8002a1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002a1e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8002a22:	f801 6f01 	strb.w	r6, [r1, #1]!
 8002a26:	e7ed      	b.n	8002a04 <__exponent+0x44>
 8002a28:	2330      	movs	r3, #48	@ 0x30
 8002a2a:	3130      	adds	r1, #48	@ 0x30
 8002a2c:	7083      	strb	r3, [r0, #2]
 8002a2e:	70c1      	strb	r1, [r0, #3]
 8002a30:	1d03      	adds	r3, r0, #4
 8002a32:	e7f1      	b.n	8002a18 <__exponent+0x58>

08002a34 <_printf_float>:
 8002a34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002a38:	b091      	sub	sp, #68	@ 0x44
 8002a3a:	460c      	mov	r4, r1
 8002a3c:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8002a40:	4616      	mov	r6, r2
 8002a42:	461f      	mov	r7, r3
 8002a44:	4605      	mov	r5, r0
 8002a46:	f000 fef1 	bl	800382c <_localeconv_r>
 8002a4a:	6803      	ldr	r3, [r0, #0]
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	9308      	str	r3, [sp, #32]
 8002a50:	f7fd fb7e 	bl	8000150 <strlen>
 8002a54:	2300      	movs	r3, #0
 8002a56:	930e      	str	r3, [sp, #56]	@ 0x38
 8002a58:	f8d8 3000 	ldr.w	r3, [r8]
 8002a5c:	9009      	str	r0, [sp, #36]	@ 0x24
 8002a5e:	3307      	adds	r3, #7
 8002a60:	f023 0307 	bic.w	r3, r3, #7
 8002a64:	f103 0208 	add.w	r2, r3, #8
 8002a68:	f894 a018 	ldrb.w	sl, [r4, #24]
 8002a6c:	f8d4 b000 	ldr.w	fp, [r4]
 8002a70:	f8c8 2000 	str.w	r2, [r8]
 8002a74:	e9d3 8900 	ldrd	r8, r9, [r3]
 8002a78:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8002a7c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8002a7e:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8002a82:	f04f 32ff 	mov.w	r2, #4294967295
 8002a86:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8002a8a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8002a8e:	4b9c      	ldr	r3, [pc, #624]	@ (8002d00 <_printf_float+0x2cc>)
 8002a90:	f7fd ffbc 	bl	8000a0c <__aeabi_dcmpun>
 8002a94:	bb70      	cbnz	r0, 8002af4 <_printf_float+0xc0>
 8002a96:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8002a9a:	f04f 32ff 	mov.w	r2, #4294967295
 8002a9e:	4b98      	ldr	r3, [pc, #608]	@ (8002d00 <_printf_float+0x2cc>)
 8002aa0:	f7fd ff96 	bl	80009d0 <__aeabi_dcmple>
 8002aa4:	bb30      	cbnz	r0, 8002af4 <_printf_float+0xc0>
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	4640      	mov	r0, r8
 8002aac:	4649      	mov	r1, r9
 8002aae:	f7fd ff85 	bl	80009bc <__aeabi_dcmplt>
 8002ab2:	b110      	cbz	r0, 8002aba <_printf_float+0x86>
 8002ab4:	232d      	movs	r3, #45	@ 0x2d
 8002ab6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002aba:	4a92      	ldr	r2, [pc, #584]	@ (8002d04 <_printf_float+0x2d0>)
 8002abc:	4b92      	ldr	r3, [pc, #584]	@ (8002d08 <_printf_float+0x2d4>)
 8002abe:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8002ac2:	bf94      	ite	ls
 8002ac4:	4690      	movls	r8, r2
 8002ac6:	4698      	movhi	r8, r3
 8002ac8:	2303      	movs	r3, #3
 8002aca:	f04f 0900 	mov.w	r9, #0
 8002ace:	6123      	str	r3, [r4, #16]
 8002ad0:	f02b 0304 	bic.w	r3, fp, #4
 8002ad4:	6023      	str	r3, [r4, #0]
 8002ad6:	4633      	mov	r3, r6
 8002ad8:	4621      	mov	r1, r4
 8002ada:	4628      	mov	r0, r5
 8002adc:	9700      	str	r7, [sp, #0]
 8002ade:	aa0f      	add	r2, sp, #60	@ 0x3c
 8002ae0:	f000 f9d4 	bl	8002e8c <_printf_common>
 8002ae4:	3001      	adds	r0, #1
 8002ae6:	f040 8090 	bne.w	8002c0a <_printf_float+0x1d6>
 8002aea:	f04f 30ff 	mov.w	r0, #4294967295
 8002aee:	b011      	add	sp, #68	@ 0x44
 8002af0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002af4:	4642      	mov	r2, r8
 8002af6:	464b      	mov	r3, r9
 8002af8:	4640      	mov	r0, r8
 8002afa:	4649      	mov	r1, r9
 8002afc:	f7fd ff86 	bl	8000a0c <__aeabi_dcmpun>
 8002b00:	b148      	cbz	r0, 8002b16 <_printf_float+0xe2>
 8002b02:	464b      	mov	r3, r9
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	bfb8      	it	lt
 8002b08:	232d      	movlt	r3, #45	@ 0x2d
 8002b0a:	4a80      	ldr	r2, [pc, #512]	@ (8002d0c <_printf_float+0x2d8>)
 8002b0c:	bfb8      	it	lt
 8002b0e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8002b12:	4b7f      	ldr	r3, [pc, #508]	@ (8002d10 <_printf_float+0x2dc>)
 8002b14:	e7d3      	b.n	8002abe <_printf_float+0x8a>
 8002b16:	6863      	ldr	r3, [r4, #4]
 8002b18:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8002b1c:	1c5a      	adds	r2, r3, #1
 8002b1e:	d13f      	bne.n	8002ba0 <_printf_float+0x16c>
 8002b20:	2306      	movs	r3, #6
 8002b22:	6063      	str	r3, [r4, #4]
 8002b24:	2200      	movs	r2, #0
 8002b26:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8002b2a:	6023      	str	r3, [r4, #0]
 8002b2c:	9206      	str	r2, [sp, #24]
 8002b2e:	aa0e      	add	r2, sp, #56	@ 0x38
 8002b30:	e9cd a204 	strd	sl, r2, [sp, #16]
 8002b34:	aa0d      	add	r2, sp, #52	@ 0x34
 8002b36:	9203      	str	r2, [sp, #12]
 8002b38:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8002b3c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8002b40:	6863      	ldr	r3, [r4, #4]
 8002b42:	4642      	mov	r2, r8
 8002b44:	9300      	str	r3, [sp, #0]
 8002b46:	4628      	mov	r0, r5
 8002b48:	464b      	mov	r3, r9
 8002b4a:	910a      	str	r1, [sp, #40]	@ 0x28
 8002b4c:	f7ff fed4 	bl	80028f8 <__cvt>
 8002b50:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8002b52:	4680      	mov	r8, r0
 8002b54:	2947      	cmp	r1, #71	@ 0x47
 8002b56:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8002b58:	d128      	bne.n	8002bac <_printf_float+0x178>
 8002b5a:	1cc8      	adds	r0, r1, #3
 8002b5c:	db02      	blt.n	8002b64 <_printf_float+0x130>
 8002b5e:	6863      	ldr	r3, [r4, #4]
 8002b60:	4299      	cmp	r1, r3
 8002b62:	dd40      	ble.n	8002be6 <_printf_float+0x1b2>
 8002b64:	f1aa 0a02 	sub.w	sl, sl, #2
 8002b68:	fa5f fa8a 	uxtb.w	sl, sl
 8002b6c:	4652      	mov	r2, sl
 8002b6e:	3901      	subs	r1, #1
 8002b70:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8002b74:	910d      	str	r1, [sp, #52]	@ 0x34
 8002b76:	f7ff ff23 	bl	80029c0 <__exponent>
 8002b7a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8002b7c:	4681      	mov	r9, r0
 8002b7e:	1813      	adds	r3, r2, r0
 8002b80:	2a01      	cmp	r2, #1
 8002b82:	6123      	str	r3, [r4, #16]
 8002b84:	dc02      	bgt.n	8002b8c <_printf_float+0x158>
 8002b86:	6822      	ldr	r2, [r4, #0]
 8002b88:	07d2      	lsls	r2, r2, #31
 8002b8a:	d501      	bpl.n	8002b90 <_printf_float+0x15c>
 8002b8c:	3301      	adds	r3, #1
 8002b8e:	6123      	str	r3, [r4, #16]
 8002b90:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d09e      	beq.n	8002ad6 <_printf_float+0xa2>
 8002b98:	232d      	movs	r3, #45	@ 0x2d
 8002b9a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002b9e:	e79a      	b.n	8002ad6 <_printf_float+0xa2>
 8002ba0:	2947      	cmp	r1, #71	@ 0x47
 8002ba2:	d1bf      	bne.n	8002b24 <_printf_float+0xf0>
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d1bd      	bne.n	8002b24 <_printf_float+0xf0>
 8002ba8:	2301      	movs	r3, #1
 8002baa:	e7ba      	b.n	8002b22 <_printf_float+0xee>
 8002bac:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8002bb0:	d9dc      	bls.n	8002b6c <_printf_float+0x138>
 8002bb2:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8002bb6:	d118      	bne.n	8002bea <_printf_float+0x1b6>
 8002bb8:	2900      	cmp	r1, #0
 8002bba:	6863      	ldr	r3, [r4, #4]
 8002bbc:	dd0b      	ble.n	8002bd6 <_printf_float+0x1a2>
 8002bbe:	6121      	str	r1, [r4, #16]
 8002bc0:	b913      	cbnz	r3, 8002bc8 <_printf_float+0x194>
 8002bc2:	6822      	ldr	r2, [r4, #0]
 8002bc4:	07d0      	lsls	r0, r2, #31
 8002bc6:	d502      	bpl.n	8002bce <_printf_float+0x19a>
 8002bc8:	3301      	adds	r3, #1
 8002bca:	440b      	add	r3, r1
 8002bcc:	6123      	str	r3, [r4, #16]
 8002bce:	f04f 0900 	mov.w	r9, #0
 8002bd2:	65a1      	str	r1, [r4, #88]	@ 0x58
 8002bd4:	e7dc      	b.n	8002b90 <_printf_float+0x15c>
 8002bd6:	b913      	cbnz	r3, 8002bde <_printf_float+0x1aa>
 8002bd8:	6822      	ldr	r2, [r4, #0]
 8002bda:	07d2      	lsls	r2, r2, #31
 8002bdc:	d501      	bpl.n	8002be2 <_printf_float+0x1ae>
 8002bde:	3302      	adds	r3, #2
 8002be0:	e7f4      	b.n	8002bcc <_printf_float+0x198>
 8002be2:	2301      	movs	r3, #1
 8002be4:	e7f2      	b.n	8002bcc <_printf_float+0x198>
 8002be6:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8002bea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8002bec:	4299      	cmp	r1, r3
 8002bee:	db05      	blt.n	8002bfc <_printf_float+0x1c8>
 8002bf0:	6823      	ldr	r3, [r4, #0]
 8002bf2:	6121      	str	r1, [r4, #16]
 8002bf4:	07d8      	lsls	r0, r3, #31
 8002bf6:	d5ea      	bpl.n	8002bce <_printf_float+0x19a>
 8002bf8:	1c4b      	adds	r3, r1, #1
 8002bfa:	e7e7      	b.n	8002bcc <_printf_float+0x198>
 8002bfc:	2900      	cmp	r1, #0
 8002bfe:	bfcc      	ite	gt
 8002c00:	2201      	movgt	r2, #1
 8002c02:	f1c1 0202 	rsble	r2, r1, #2
 8002c06:	4413      	add	r3, r2
 8002c08:	e7e0      	b.n	8002bcc <_printf_float+0x198>
 8002c0a:	6823      	ldr	r3, [r4, #0]
 8002c0c:	055a      	lsls	r2, r3, #21
 8002c0e:	d407      	bmi.n	8002c20 <_printf_float+0x1ec>
 8002c10:	6923      	ldr	r3, [r4, #16]
 8002c12:	4642      	mov	r2, r8
 8002c14:	4631      	mov	r1, r6
 8002c16:	4628      	mov	r0, r5
 8002c18:	47b8      	blx	r7
 8002c1a:	3001      	adds	r0, #1
 8002c1c:	d12b      	bne.n	8002c76 <_printf_float+0x242>
 8002c1e:	e764      	b.n	8002aea <_printf_float+0xb6>
 8002c20:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8002c24:	f240 80dc 	bls.w	8002de0 <_printf_float+0x3ac>
 8002c28:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	2300      	movs	r3, #0
 8002c30:	f7fd feba 	bl	80009a8 <__aeabi_dcmpeq>
 8002c34:	2800      	cmp	r0, #0
 8002c36:	d033      	beq.n	8002ca0 <_printf_float+0x26c>
 8002c38:	2301      	movs	r3, #1
 8002c3a:	4631      	mov	r1, r6
 8002c3c:	4628      	mov	r0, r5
 8002c3e:	4a35      	ldr	r2, [pc, #212]	@ (8002d14 <_printf_float+0x2e0>)
 8002c40:	47b8      	blx	r7
 8002c42:	3001      	adds	r0, #1
 8002c44:	f43f af51 	beq.w	8002aea <_printf_float+0xb6>
 8002c48:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8002c4c:	4543      	cmp	r3, r8
 8002c4e:	db02      	blt.n	8002c56 <_printf_float+0x222>
 8002c50:	6823      	ldr	r3, [r4, #0]
 8002c52:	07d8      	lsls	r0, r3, #31
 8002c54:	d50f      	bpl.n	8002c76 <_printf_float+0x242>
 8002c56:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8002c5a:	4631      	mov	r1, r6
 8002c5c:	4628      	mov	r0, r5
 8002c5e:	47b8      	blx	r7
 8002c60:	3001      	adds	r0, #1
 8002c62:	f43f af42 	beq.w	8002aea <_printf_float+0xb6>
 8002c66:	f04f 0900 	mov.w	r9, #0
 8002c6a:	f108 38ff 	add.w	r8, r8, #4294967295
 8002c6e:	f104 0a1a 	add.w	sl, r4, #26
 8002c72:	45c8      	cmp	r8, r9
 8002c74:	dc09      	bgt.n	8002c8a <_printf_float+0x256>
 8002c76:	6823      	ldr	r3, [r4, #0]
 8002c78:	079b      	lsls	r3, r3, #30
 8002c7a:	f100 8102 	bmi.w	8002e82 <_printf_float+0x44e>
 8002c7e:	68e0      	ldr	r0, [r4, #12]
 8002c80:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8002c82:	4298      	cmp	r0, r3
 8002c84:	bfb8      	it	lt
 8002c86:	4618      	movlt	r0, r3
 8002c88:	e731      	b.n	8002aee <_printf_float+0xba>
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	4652      	mov	r2, sl
 8002c8e:	4631      	mov	r1, r6
 8002c90:	4628      	mov	r0, r5
 8002c92:	47b8      	blx	r7
 8002c94:	3001      	adds	r0, #1
 8002c96:	f43f af28 	beq.w	8002aea <_printf_float+0xb6>
 8002c9a:	f109 0901 	add.w	r9, r9, #1
 8002c9e:	e7e8      	b.n	8002c72 <_printf_float+0x23e>
 8002ca0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	dc38      	bgt.n	8002d18 <_printf_float+0x2e4>
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	4631      	mov	r1, r6
 8002caa:	4628      	mov	r0, r5
 8002cac:	4a19      	ldr	r2, [pc, #100]	@ (8002d14 <_printf_float+0x2e0>)
 8002cae:	47b8      	blx	r7
 8002cb0:	3001      	adds	r0, #1
 8002cb2:	f43f af1a 	beq.w	8002aea <_printf_float+0xb6>
 8002cb6:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8002cba:	ea59 0303 	orrs.w	r3, r9, r3
 8002cbe:	d102      	bne.n	8002cc6 <_printf_float+0x292>
 8002cc0:	6823      	ldr	r3, [r4, #0]
 8002cc2:	07d9      	lsls	r1, r3, #31
 8002cc4:	d5d7      	bpl.n	8002c76 <_printf_float+0x242>
 8002cc6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8002cca:	4631      	mov	r1, r6
 8002ccc:	4628      	mov	r0, r5
 8002cce:	47b8      	blx	r7
 8002cd0:	3001      	adds	r0, #1
 8002cd2:	f43f af0a 	beq.w	8002aea <_printf_float+0xb6>
 8002cd6:	f04f 0a00 	mov.w	sl, #0
 8002cda:	f104 0b1a 	add.w	fp, r4, #26
 8002cde:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002ce0:	425b      	negs	r3, r3
 8002ce2:	4553      	cmp	r3, sl
 8002ce4:	dc01      	bgt.n	8002cea <_printf_float+0x2b6>
 8002ce6:	464b      	mov	r3, r9
 8002ce8:	e793      	b.n	8002c12 <_printf_float+0x1de>
 8002cea:	2301      	movs	r3, #1
 8002cec:	465a      	mov	r2, fp
 8002cee:	4631      	mov	r1, r6
 8002cf0:	4628      	mov	r0, r5
 8002cf2:	47b8      	blx	r7
 8002cf4:	3001      	adds	r0, #1
 8002cf6:	f43f aef8 	beq.w	8002aea <_printf_float+0xb6>
 8002cfa:	f10a 0a01 	add.w	sl, sl, #1
 8002cfe:	e7ee      	b.n	8002cde <_printf_float+0x2aa>
 8002d00:	7fefffff 	.word	0x7fefffff
 8002d04:	08006ffe 	.word	0x08006ffe
 8002d08:	08007002 	.word	0x08007002
 8002d0c:	08007006 	.word	0x08007006
 8002d10:	0800700a 	.word	0x0800700a
 8002d14:	0800700e 	.word	0x0800700e
 8002d18:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002d1a:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8002d1e:	4553      	cmp	r3, sl
 8002d20:	bfa8      	it	ge
 8002d22:	4653      	movge	r3, sl
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	4699      	mov	r9, r3
 8002d28:	dc36      	bgt.n	8002d98 <_printf_float+0x364>
 8002d2a:	f04f 0b00 	mov.w	fp, #0
 8002d2e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002d32:	f104 021a 	add.w	r2, r4, #26
 8002d36:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002d38:	930a      	str	r3, [sp, #40]	@ 0x28
 8002d3a:	eba3 0309 	sub.w	r3, r3, r9
 8002d3e:	455b      	cmp	r3, fp
 8002d40:	dc31      	bgt.n	8002da6 <_printf_float+0x372>
 8002d42:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002d44:	459a      	cmp	sl, r3
 8002d46:	dc3a      	bgt.n	8002dbe <_printf_float+0x38a>
 8002d48:	6823      	ldr	r3, [r4, #0]
 8002d4a:	07da      	lsls	r2, r3, #31
 8002d4c:	d437      	bmi.n	8002dbe <_printf_float+0x38a>
 8002d4e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002d50:	ebaa 0903 	sub.w	r9, sl, r3
 8002d54:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8002d56:	ebaa 0303 	sub.w	r3, sl, r3
 8002d5a:	4599      	cmp	r9, r3
 8002d5c:	bfa8      	it	ge
 8002d5e:	4699      	movge	r9, r3
 8002d60:	f1b9 0f00 	cmp.w	r9, #0
 8002d64:	dc33      	bgt.n	8002dce <_printf_float+0x39a>
 8002d66:	f04f 0800 	mov.w	r8, #0
 8002d6a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002d6e:	f104 0b1a 	add.w	fp, r4, #26
 8002d72:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002d74:	ebaa 0303 	sub.w	r3, sl, r3
 8002d78:	eba3 0309 	sub.w	r3, r3, r9
 8002d7c:	4543      	cmp	r3, r8
 8002d7e:	f77f af7a 	ble.w	8002c76 <_printf_float+0x242>
 8002d82:	2301      	movs	r3, #1
 8002d84:	465a      	mov	r2, fp
 8002d86:	4631      	mov	r1, r6
 8002d88:	4628      	mov	r0, r5
 8002d8a:	47b8      	blx	r7
 8002d8c:	3001      	adds	r0, #1
 8002d8e:	f43f aeac 	beq.w	8002aea <_printf_float+0xb6>
 8002d92:	f108 0801 	add.w	r8, r8, #1
 8002d96:	e7ec      	b.n	8002d72 <_printf_float+0x33e>
 8002d98:	4642      	mov	r2, r8
 8002d9a:	4631      	mov	r1, r6
 8002d9c:	4628      	mov	r0, r5
 8002d9e:	47b8      	blx	r7
 8002da0:	3001      	adds	r0, #1
 8002da2:	d1c2      	bne.n	8002d2a <_printf_float+0x2f6>
 8002da4:	e6a1      	b.n	8002aea <_printf_float+0xb6>
 8002da6:	2301      	movs	r3, #1
 8002da8:	4631      	mov	r1, r6
 8002daa:	4628      	mov	r0, r5
 8002dac:	920a      	str	r2, [sp, #40]	@ 0x28
 8002dae:	47b8      	blx	r7
 8002db0:	3001      	adds	r0, #1
 8002db2:	f43f ae9a 	beq.w	8002aea <_printf_float+0xb6>
 8002db6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8002db8:	f10b 0b01 	add.w	fp, fp, #1
 8002dbc:	e7bb      	b.n	8002d36 <_printf_float+0x302>
 8002dbe:	4631      	mov	r1, r6
 8002dc0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8002dc4:	4628      	mov	r0, r5
 8002dc6:	47b8      	blx	r7
 8002dc8:	3001      	adds	r0, #1
 8002dca:	d1c0      	bne.n	8002d4e <_printf_float+0x31a>
 8002dcc:	e68d      	b.n	8002aea <_printf_float+0xb6>
 8002dce:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8002dd0:	464b      	mov	r3, r9
 8002dd2:	4631      	mov	r1, r6
 8002dd4:	4628      	mov	r0, r5
 8002dd6:	4442      	add	r2, r8
 8002dd8:	47b8      	blx	r7
 8002dda:	3001      	adds	r0, #1
 8002ddc:	d1c3      	bne.n	8002d66 <_printf_float+0x332>
 8002dde:	e684      	b.n	8002aea <_printf_float+0xb6>
 8002de0:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8002de4:	f1ba 0f01 	cmp.w	sl, #1
 8002de8:	dc01      	bgt.n	8002dee <_printf_float+0x3ba>
 8002dea:	07db      	lsls	r3, r3, #31
 8002dec:	d536      	bpl.n	8002e5c <_printf_float+0x428>
 8002dee:	2301      	movs	r3, #1
 8002df0:	4642      	mov	r2, r8
 8002df2:	4631      	mov	r1, r6
 8002df4:	4628      	mov	r0, r5
 8002df6:	47b8      	blx	r7
 8002df8:	3001      	adds	r0, #1
 8002dfa:	f43f ae76 	beq.w	8002aea <_printf_float+0xb6>
 8002dfe:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8002e02:	4631      	mov	r1, r6
 8002e04:	4628      	mov	r0, r5
 8002e06:	47b8      	blx	r7
 8002e08:	3001      	adds	r0, #1
 8002e0a:	f43f ae6e 	beq.w	8002aea <_printf_float+0xb6>
 8002e0e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8002e12:	2200      	movs	r2, #0
 8002e14:	2300      	movs	r3, #0
 8002e16:	f10a 3aff 	add.w	sl, sl, #4294967295
 8002e1a:	f7fd fdc5 	bl	80009a8 <__aeabi_dcmpeq>
 8002e1e:	b9c0      	cbnz	r0, 8002e52 <_printf_float+0x41e>
 8002e20:	4653      	mov	r3, sl
 8002e22:	f108 0201 	add.w	r2, r8, #1
 8002e26:	4631      	mov	r1, r6
 8002e28:	4628      	mov	r0, r5
 8002e2a:	47b8      	blx	r7
 8002e2c:	3001      	adds	r0, #1
 8002e2e:	d10c      	bne.n	8002e4a <_printf_float+0x416>
 8002e30:	e65b      	b.n	8002aea <_printf_float+0xb6>
 8002e32:	2301      	movs	r3, #1
 8002e34:	465a      	mov	r2, fp
 8002e36:	4631      	mov	r1, r6
 8002e38:	4628      	mov	r0, r5
 8002e3a:	47b8      	blx	r7
 8002e3c:	3001      	adds	r0, #1
 8002e3e:	f43f ae54 	beq.w	8002aea <_printf_float+0xb6>
 8002e42:	f108 0801 	add.w	r8, r8, #1
 8002e46:	45d0      	cmp	r8, sl
 8002e48:	dbf3      	blt.n	8002e32 <_printf_float+0x3fe>
 8002e4a:	464b      	mov	r3, r9
 8002e4c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8002e50:	e6e0      	b.n	8002c14 <_printf_float+0x1e0>
 8002e52:	f04f 0800 	mov.w	r8, #0
 8002e56:	f104 0b1a 	add.w	fp, r4, #26
 8002e5a:	e7f4      	b.n	8002e46 <_printf_float+0x412>
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	4642      	mov	r2, r8
 8002e60:	e7e1      	b.n	8002e26 <_printf_float+0x3f2>
 8002e62:	2301      	movs	r3, #1
 8002e64:	464a      	mov	r2, r9
 8002e66:	4631      	mov	r1, r6
 8002e68:	4628      	mov	r0, r5
 8002e6a:	47b8      	blx	r7
 8002e6c:	3001      	adds	r0, #1
 8002e6e:	f43f ae3c 	beq.w	8002aea <_printf_float+0xb6>
 8002e72:	f108 0801 	add.w	r8, r8, #1
 8002e76:	68e3      	ldr	r3, [r4, #12]
 8002e78:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8002e7a:	1a5b      	subs	r3, r3, r1
 8002e7c:	4543      	cmp	r3, r8
 8002e7e:	dcf0      	bgt.n	8002e62 <_printf_float+0x42e>
 8002e80:	e6fd      	b.n	8002c7e <_printf_float+0x24a>
 8002e82:	f04f 0800 	mov.w	r8, #0
 8002e86:	f104 0919 	add.w	r9, r4, #25
 8002e8a:	e7f4      	b.n	8002e76 <_printf_float+0x442>

08002e8c <_printf_common>:
 8002e8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002e90:	4616      	mov	r6, r2
 8002e92:	4698      	mov	r8, r3
 8002e94:	688a      	ldr	r2, [r1, #8]
 8002e96:	690b      	ldr	r3, [r1, #16]
 8002e98:	4607      	mov	r7, r0
 8002e9a:	4293      	cmp	r3, r2
 8002e9c:	bfb8      	it	lt
 8002e9e:	4613      	movlt	r3, r2
 8002ea0:	6033      	str	r3, [r6, #0]
 8002ea2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002ea6:	460c      	mov	r4, r1
 8002ea8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002eac:	b10a      	cbz	r2, 8002eb2 <_printf_common+0x26>
 8002eae:	3301      	adds	r3, #1
 8002eb0:	6033      	str	r3, [r6, #0]
 8002eb2:	6823      	ldr	r3, [r4, #0]
 8002eb4:	0699      	lsls	r1, r3, #26
 8002eb6:	bf42      	ittt	mi
 8002eb8:	6833      	ldrmi	r3, [r6, #0]
 8002eba:	3302      	addmi	r3, #2
 8002ebc:	6033      	strmi	r3, [r6, #0]
 8002ebe:	6825      	ldr	r5, [r4, #0]
 8002ec0:	f015 0506 	ands.w	r5, r5, #6
 8002ec4:	d106      	bne.n	8002ed4 <_printf_common+0x48>
 8002ec6:	f104 0a19 	add.w	sl, r4, #25
 8002eca:	68e3      	ldr	r3, [r4, #12]
 8002ecc:	6832      	ldr	r2, [r6, #0]
 8002ece:	1a9b      	subs	r3, r3, r2
 8002ed0:	42ab      	cmp	r3, r5
 8002ed2:	dc2b      	bgt.n	8002f2c <_printf_common+0xa0>
 8002ed4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002ed8:	6822      	ldr	r2, [r4, #0]
 8002eda:	3b00      	subs	r3, #0
 8002edc:	bf18      	it	ne
 8002ede:	2301      	movne	r3, #1
 8002ee0:	0692      	lsls	r2, r2, #26
 8002ee2:	d430      	bmi.n	8002f46 <_printf_common+0xba>
 8002ee4:	4641      	mov	r1, r8
 8002ee6:	4638      	mov	r0, r7
 8002ee8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002eec:	47c8      	blx	r9
 8002eee:	3001      	adds	r0, #1
 8002ef0:	d023      	beq.n	8002f3a <_printf_common+0xae>
 8002ef2:	6823      	ldr	r3, [r4, #0]
 8002ef4:	6922      	ldr	r2, [r4, #16]
 8002ef6:	f003 0306 	and.w	r3, r3, #6
 8002efa:	2b04      	cmp	r3, #4
 8002efc:	bf14      	ite	ne
 8002efe:	2500      	movne	r5, #0
 8002f00:	6833      	ldreq	r3, [r6, #0]
 8002f02:	f04f 0600 	mov.w	r6, #0
 8002f06:	bf08      	it	eq
 8002f08:	68e5      	ldreq	r5, [r4, #12]
 8002f0a:	f104 041a 	add.w	r4, r4, #26
 8002f0e:	bf08      	it	eq
 8002f10:	1aed      	subeq	r5, r5, r3
 8002f12:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8002f16:	bf08      	it	eq
 8002f18:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	bfc4      	itt	gt
 8002f20:	1a9b      	subgt	r3, r3, r2
 8002f22:	18ed      	addgt	r5, r5, r3
 8002f24:	42b5      	cmp	r5, r6
 8002f26:	d11a      	bne.n	8002f5e <_printf_common+0xd2>
 8002f28:	2000      	movs	r0, #0
 8002f2a:	e008      	b.n	8002f3e <_printf_common+0xb2>
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	4652      	mov	r2, sl
 8002f30:	4641      	mov	r1, r8
 8002f32:	4638      	mov	r0, r7
 8002f34:	47c8      	blx	r9
 8002f36:	3001      	adds	r0, #1
 8002f38:	d103      	bne.n	8002f42 <_printf_common+0xb6>
 8002f3a:	f04f 30ff 	mov.w	r0, #4294967295
 8002f3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002f42:	3501      	adds	r5, #1
 8002f44:	e7c1      	b.n	8002eca <_printf_common+0x3e>
 8002f46:	2030      	movs	r0, #48	@ 0x30
 8002f48:	18e1      	adds	r1, r4, r3
 8002f4a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002f4e:	1c5a      	adds	r2, r3, #1
 8002f50:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002f54:	4422      	add	r2, r4
 8002f56:	3302      	adds	r3, #2
 8002f58:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002f5c:	e7c2      	b.n	8002ee4 <_printf_common+0x58>
 8002f5e:	2301      	movs	r3, #1
 8002f60:	4622      	mov	r2, r4
 8002f62:	4641      	mov	r1, r8
 8002f64:	4638      	mov	r0, r7
 8002f66:	47c8      	blx	r9
 8002f68:	3001      	adds	r0, #1
 8002f6a:	d0e6      	beq.n	8002f3a <_printf_common+0xae>
 8002f6c:	3601      	adds	r6, #1
 8002f6e:	e7d9      	b.n	8002f24 <_printf_common+0x98>

08002f70 <_printf_i>:
 8002f70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002f74:	7e0f      	ldrb	r7, [r1, #24]
 8002f76:	4691      	mov	r9, r2
 8002f78:	2f78      	cmp	r7, #120	@ 0x78
 8002f7a:	4680      	mov	r8, r0
 8002f7c:	460c      	mov	r4, r1
 8002f7e:	469a      	mov	sl, r3
 8002f80:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002f82:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002f86:	d807      	bhi.n	8002f98 <_printf_i+0x28>
 8002f88:	2f62      	cmp	r7, #98	@ 0x62
 8002f8a:	d80a      	bhi.n	8002fa2 <_printf_i+0x32>
 8002f8c:	2f00      	cmp	r7, #0
 8002f8e:	f000 80d3 	beq.w	8003138 <_printf_i+0x1c8>
 8002f92:	2f58      	cmp	r7, #88	@ 0x58
 8002f94:	f000 80ba 	beq.w	800310c <_printf_i+0x19c>
 8002f98:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002f9c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002fa0:	e03a      	b.n	8003018 <_printf_i+0xa8>
 8002fa2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002fa6:	2b15      	cmp	r3, #21
 8002fa8:	d8f6      	bhi.n	8002f98 <_printf_i+0x28>
 8002faa:	a101      	add	r1, pc, #4	@ (adr r1, 8002fb0 <_printf_i+0x40>)
 8002fac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002fb0:	08003009 	.word	0x08003009
 8002fb4:	0800301d 	.word	0x0800301d
 8002fb8:	08002f99 	.word	0x08002f99
 8002fbc:	08002f99 	.word	0x08002f99
 8002fc0:	08002f99 	.word	0x08002f99
 8002fc4:	08002f99 	.word	0x08002f99
 8002fc8:	0800301d 	.word	0x0800301d
 8002fcc:	08002f99 	.word	0x08002f99
 8002fd0:	08002f99 	.word	0x08002f99
 8002fd4:	08002f99 	.word	0x08002f99
 8002fd8:	08002f99 	.word	0x08002f99
 8002fdc:	0800311f 	.word	0x0800311f
 8002fe0:	08003047 	.word	0x08003047
 8002fe4:	080030d9 	.word	0x080030d9
 8002fe8:	08002f99 	.word	0x08002f99
 8002fec:	08002f99 	.word	0x08002f99
 8002ff0:	08003141 	.word	0x08003141
 8002ff4:	08002f99 	.word	0x08002f99
 8002ff8:	08003047 	.word	0x08003047
 8002ffc:	08002f99 	.word	0x08002f99
 8003000:	08002f99 	.word	0x08002f99
 8003004:	080030e1 	.word	0x080030e1
 8003008:	6833      	ldr	r3, [r6, #0]
 800300a:	1d1a      	adds	r2, r3, #4
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	6032      	str	r2, [r6, #0]
 8003010:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003014:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003018:	2301      	movs	r3, #1
 800301a:	e09e      	b.n	800315a <_printf_i+0x1ea>
 800301c:	6833      	ldr	r3, [r6, #0]
 800301e:	6820      	ldr	r0, [r4, #0]
 8003020:	1d19      	adds	r1, r3, #4
 8003022:	6031      	str	r1, [r6, #0]
 8003024:	0606      	lsls	r6, r0, #24
 8003026:	d501      	bpl.n	800302c <_printf_i+0xbc>
 8003028:	681d      	ldr	r5, [r3, #0]
 800302a:	e003      	b.n	8003034 <_printf_i+0xc4>
 800302c:	0645      	lsls	r5, r0, #25
 800302e:	d5fb      	bpl.n	8003028 <_printf_i+0xb8>
 8003030:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003034:	2d00      	cmp	r5, #0
 8003036:	da03      	bge.n	8003040 <_printf_i+0xd0>
 8003038:	232d      	movs	r3, #45	@ 0x2d
 800303a:	426d      	negs	r5, r5
 800303c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003040:	230a      	movs	r3, #10
 8003042:	4859      	ldr	r0, [pc, #356]	@ (80031a8 <_printf_i+0x238>)
 8003044:	e011      	b.n	800306a <_printf_i+0xfa>
 8003046:	6821      	ldr	r1, [r4, #0]
 8003048:	6833      	ldr	r3, [r6, #0]
 800304a:	0608      	lsls	r0, r1, #24
 800304c:	f853 5b04 	ldr.w	r5, [r3], #4
 8003050:	d402      	bmi.n	8003058 <_printf_i+0xe8>
 8003052:	0649      	lsls	r1, r1, #25
 8003054:	bf48      	it	mi
 8003056:	b2ad      	uxthmi	r5, r5
 8003058:	2f6f      	cmp	r7, #111	@ 0x6f
 800305a:	6033      	str	r3, [r6, #0]
 800305c:	bf14      	ite	ne
 800305e:	230a      	movne	r3, #10
 8003060:	2308      	moveq	r3, #8
 8003062:	4851      	ldr	r0, [pc, #324]	@ (80031a8 <_printf_i+0x238>)
 8003064:	2100      	movs	r1, #0
 8003066:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800306a:	6866      	ldr	r6, [r4, #4]
 800306c:	2e00      	cmp	r6, #0
 800306e:	bfa8      	it	ge
 8003070:	6821      	ldrge	r1, [r4, #0]
 8003072:	60a6      	str	r6, [r4, #8]
 8003074:	bfa4      	itt	ge
 8003076:	f021 0104 	bicge.w	r1, r1, #4
 800307a:	6021      	strge	r1, [r4, #0]
 800307c:	b90d      	cbnz	r5, 8003082 <_printf_i+0x112>
 800307e:	2e00      	cmp	r6, #0
 8003080:	d04b      	beq.n	800311a <_printf_i+0x1aa>
 8003082:	4616      	mov	r6, r2
 8003084:	fbb5 f1f3 	udiv	r1, r5, r3
 8003088:	fb03 5711 	mls	r7, r3, r1, r5
 800308c:	5dc7      	ldrb	r7, [r0, r7]
 800308e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003092:	462f      	mov	r7, r5
 8003094:	42bb      	cmp	r3, r7
 8003096:	460d      	mov	r5, r1
 8003098:	d9f4      	bls.n	8003084 <_printf_i+0x114>
 800309a:	2b08      	cmp	r3, #8
 800309c:	d10b      	bne.n	80030b6 <_printf_i+0x146>
 800309e:	6823      	ldr	r3, [r4, #0]
 80030a0:	07df      	lsls	r7, r3, #31
 80030a2:	d508      	bpl.n	80030b6 <_printf_i+0x146>
 80030a4:	6923      	ldr	r3, [r4, #16]
 80030a6:	6861      	ldr	r1, [r4, #4]
 80030a8:	4299      	cmp	r1, r3
 80030aa:	bfde      	ittt	le
 80030ac:	2330      	movle	r3, #48	@ 0x30
 80030ae:	f806 3c01 	strble.w	r3, [r6, #-1]
 80030b2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80030b6:	1b92      	subs	r2, r2, r6
 80030b8:	6122      	str	r2, [r4, #16]
 80030ba:	464b      	mov	r3, r9
 80030bc:	4621      	mov	r1, r4
 80030be:	4640      	mov	r0, r8
 80030c0:	f8cd a000 	str.w	sl, [sp]
 80030c4:	aa03      	add	r2, sp, #12
 80030c6:	f7ff fee1 	bl	8002e8c <_printf_common>
 80030ca:	3001      	adds	r0, #1
 80030cc:	d14a      	bne.n	8003164 <_printf_i+0x1f4>
 80030ce:	f04f 30ff 	mov.w	r0, #4294967295
 80030d2:	b004      	add	sp, #16
 80030d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80030d8:	6823      	ldr	r3, [r4, #0]
 80030da:	f043 0320 	orr.w	r3, r3, #32
 80030de:	6023      	str	r3, [r4, #0]
 80030e0:	2778      	movs	r7, #120	@ 0x78
 80030e2:	4832      	ldr	r0, [pc, #200]	@ (80031ac <_printf_i+0x23c>)
 80030e4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80030e8:	6823      	ldr	r3, [r4, #0]
 80030ea:	6831      	ldr	r1, [r6, #0]
 80030ec:	061f      	lsls	r7, r3, #24
 80030ee:	f851 5b04 	ldr.w	r5, [r1], #4
 80030f2:	d402      	bmi.n	80030fa <_printf_i+0x18a>
 80030f4:	065f      	lsls	r7, r3, #25
 80030f6:	bf48      	it	mi
 80030f8:	b2ad      	uxthmi	r5, r5
 80030fa:	6031      	str	r1, [r6, #0]
 80030fc:	07d9      	lsls	r1, r3, #31
 80030fe:	bf44      	itt	mi
 8003100:	f043 0320 	orrmi.w	r3, r3, #32
 8003104:	6023      	strmi	r3, [r4, #0]
 8003106:	b11d      	cbz	r5, 8003110 <_printf_i+0x1a0>
 8003108:	2310      	movs	r3, #16
 800310a:	e7ab      	b.n	8003064 <_printf_i+0xf4>
 800310c:	4826      	ldr	r0, [pc, #152]	@ (80031a8 <_printf_i+0x238>)
 800310e:	e7e9      	b.n	80030e4 <_printf_i+0x174>
 8003110:	6823      	ldr	r3, [r4, #0]
 8003112:	f023 0320 	bic.w	r3, r3, #32
 8003116:	6023      	str	r3, [r4, #0]
 8003118:	e7f6      	b.n	8003108 <_printf_i+0x198>
 800311a:	4616      	mov	r6, r2
 800311c:	e7bd      	b.n	800309a <_printf_i+0x12a>
 800311e:	6833      	ldr	r3, [r6, #0]
 8003120:	6825      	ldr	r5, [r4, #0]
 8003122:	1d18      	adds	r0, r3, #4
 8003124:	6961      	ldr	r1, [r4, #20]
 8003126:	6030      	str	r0, [r6, #0]
 8003128:	062e      	lsls	r6, r5, #24
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	d501      	bpl.n	8003132 <_printf_i+0x1c2>
 800312e:	6019      	str	r1, [r3, #0]
 8003130:	e002      	b.n	8003138 <_printf_i+0x1c8>
 8003132:	0668      	lsls	r0, r5, #25
 8003134:	d5fb      	bpl.n	800312e <_printf_i+0x1be>
 8003136:	8019      	strh	r1, [r3, #0]
 8003138:	2300      	movs	r3, #0
 800313a:	4616      	mov	r6, r2
 800313c:	6123      	str	r3, [r4, #16]
 800313e:	e7bc      	b.n	80030ba <_printf_i+0x14a>
 8003140:	6833      	ldr	r3, [r6, #0]
 8003142:	2100      	movs	r1, #0
 8003144:	1d1a      	adds	r2, r3, #4
 8003146:	6032      	str	r2, [r6, #0]
 8003148:	681e      	ldr	r6, [r3, #0]
 800314a:	6862      	ldr	r2, [r4, #4]
 800314c:	4630      	mov	r0, r6
 800314e:	f000 fbe4 	bl	800391a <memchr>
 8003152:	b108      	cbz	r0, 8003158 <_printf_i+0x1e8>
 8003154:	1b80      	subs	r0, r0, r6
 8003156:	6060      	str	r0, [r4, #4]
 8003158:	6863      	ldr	r3, [r4, #4]
 800315a:	6123      	str	r3, [r4, #16]
 800315c:	2300      	movs	r3, #0
 800315e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003162:	e7aa      	b.n	80030ba <_printf_i+0x14a>
 8003164:	4632      	mov	r2, r6
 8003166:	4649      	mov	r1, r9
 8003168:	4640      	mov	r0, r8
 800316a:	6923      	ldr	r3, [r4, #16]
 800316c:	47d0      	blx	sl
 800316e:	3001      	adds	r0, #1
 8003170:	d0ad      	beq.n	80030ce <_printf_i+0x15e>
 8003172:	6823      	ldr	r3, [r4, #0]
 8003174:	079b      	lsls	r3, r3, #30
 8003176:	d413      	bmi.n	80031a0 <_printf_i+0x230>
 8003178:	68e0      	ldr	r0, [r4, #12]
 800317a:	9b03      	ldr	r3, [sp, #12]
 800317c:	4298      	cmp	r0, r3
 800317e:	bfb8      	it	lt
 8003180:	4618      	movlt	r0, r3
 8003182:	e7a6      	b.n	80030d2 <_printf_i+0x162>
 8003184:	2301      	movs	r3, #1
 8003186:	4632      	mov	r2, r6
 8003188:	4649      	mov	r1, r9
 800318a:	4640      	mov	r0, r8
 800318c:	47d0      	blx	sl
 800318e:	3001      	adds	r0, #1
 8003190:	d09d      	beq.n	80030ce <_printf_i+0x15e>
 8003192:	3501      	adds	r5, #1
 8003194:	68e3      	ldr	r3, [r4, #12]
 8003196:	9903      	ldr	r1, [sp, #12]
 8003198:	1a5b      	subs	r3, r3, r1
 800319a:	42ab      	cmp	r3, r5
 800319c:	dcf2      	bgt.n	8003184 <_printf_i+0x214>
 800319e:	e7eb      	b.n	8003178 <_printf_i+0x208>
 80031a0:	2500      	movs	r5, #0
 80031a2:	f104 0619 	add.w	r6, r4, #25
 80031a6:	e7f5      	b.n	8003194 <_printf_i+0x224>
 80031a8:	08007010 	.word	0x08007010
 80031ac:	08007021 	.word	0x08007021

080031b0 <_scanf_float>:
 80031b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80031b4:	b087      	sub	sp, #28
 80031b6:	9303      	str	r3, [sp, #12]
 80031b8:	688b      	ldr	r3, [r1, #8]
 80031ba:	4617      	mov	r7, r2
 80031bc:	1e5a      	subs	r2, r3, #1
 80031be:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80031c2:	bf82      	ittt	hi
 80031c4:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80031c8:	eb03 0b05 	addhi.w	fp, r3, r5
 80031cc:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80031d0:	460a      	mov	r2, r1
 80031d2:	f04f 0500 	mov.w	r5, #0
 80031d6:	bf88      	it	hi
 80031d8:	608b      	strhi	r3, [r1, #8]
 80031da:	680b      	ldr	r3, [r1, #0]
 80031dc:	4680      	mov	r8, r0
 80031de:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80031e2:	f842 3b1c 	str.w	r3, [r2], #28
 80031e6:	460c      	mov	r4, r1
 80031e8:	bf98      	it	ls
 80031ea:	f04f 0b00 	movls.w	fp, #0
 80031ee:	4616      	mov	r6, r2
 80031f0:	46aa      	mov	sl, r5
 80031f2:	46a9      	mov	r9, r5
 80031f4:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80031f8:	9201      	str	r2, [sp, #4]
 80031fa:	9502      	str	r5, [sp, #8]
 80031fc:	68a2      	ldr	r2, [r4, #8]
 80031fe:	b152      	cbz	r2, 8003216 <_scanf_float+0x66>
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	781b      	ldrb	r3, [r3, #0]
 8003204:	2b4e      	cmp	r3, #78	@ 0x4e
 8003206:	d865      	bhi.n	80032d4 <_scanf_float+0x124>
 8003208:	2b40      	cmp	r3, #64	@ 0x40
 800320a:	d83d      	bhi.n	8003288 <_scanf_float+0xd8>
 800320c:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8003210:	b2c8      	uxtb	r0, r1
 8003212:	280e      	cmp	r0, #14
 8003214:	d93b      	bls.n	800328e <_scanf_float+0xde>
 8003216:	f1b9 0f00 	cmp.w	r9, #0
 800321a:	d003      	beq.n	8003224 <_scanf_float+0x74>
 800321c:	6823      	ldr	r3, [r4, #0]
 800321e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003222:	6023      	str	r3, [r4, #0]
 8003224:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003228:	f1ba 0f01 	cmp.w	sl, #1
 800322c:	f200 8118 	bhi.w	8003460 <_scanf_float+0x2b0>
 8003230:	9b01      	ldr	r3, [sp, #4]
 8003232:	429e      	cmp	r6, r3
 8003234:	f200 8109 	bhi.w	800344a <_scanf_float+0x29a>
 8003238:	2001      	movs	r0, #1
 800323a:	b007      	add	sp, #28
 800323c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003240:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8003244:	2a0d      	cmp	r2, #13
 8003246:	d8e6      	bhi.n	8003216 <_scanf_float+0x66>
 8003248:	a101      	add	r1, pc, #4	@ (adr r1, 8003250 <_scanf_float+0xa0>)
 800324a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800324e:	bf00      	nop
 8003250:	08003397 	.word	0x08003397
 8003254:	08003217 	.word	0x08003217
 8003258:	08003217 	.word	0x08003217
 800325c:	08003217 	.word	0x08003217
 8003260:	080033f7 	.word	0x080033f7
 8003264:	080033cf 	.word	0x080033cf
 8003268:	08003217 	.word	0x08003217
 800326c:	08003217 	.word	0x08003217
 8003270:	080033a5 	.word	0x080033a5
 8003274:	08003217 	.word	0x08003217
 8003278:	08003217 	.word	0x08003217
 800327c:	08003217 	.word	0x08003217
 8003280:	08003217 	.word	0x08003217
 8003284:	0800335d 	.word	0x0800335d
 8003288:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800328c:	e7da      	b.n	8003244 <_scanf_float+0x94>
 800328e:	290e      	cmp	r1, #14
 8003290:	d8c1      	bhi.n	8003216 <_scanf_float+0x66>
 8003292:	a001      	add	r0, pc, #4	@ (adr r0, 8003298 <_scanf_float+0xe8>)
 8003294:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8003298:	0800334d 	.word	0x0800334d
 800329c:	08003217 	.word	0x08003217
 80032a0:	0800334d 	.word	0x0800334d
 80032a4:	080033e3 	.word	0x080033e3
 80032a8:	08003217 	.word	0x08003217
 80032ac:	080032f5 	.word	0x080032f5
 80032b0:	08003333 	.word	0x08003333
 80032b4:	08003333 	.word	0x08003333
 80032b8:	08003333 	.word	0x08003333
 80032bc:	08003333 	.word	0x08003333
 80032c0:	08003333 	.word	0x08003333
 80032c4:	08003333 	.word	0x08003333
 80032c8:	08003333 	.word	0x08003333
 80032cc:	08003333 	.word	0x08003333
 80032d0:	08003333 	.word	0x08003333
 80032d4:	2b6e      	cmp	r3, #110	@ 0x6e
 80032d6:	d809      	bhi.n	80032ec <_scanf_float+0x13c>
 80032d8:	2b60      	cmp	r3, #96	@ 0x60
 80032da:	d8b1      	bhi.n	8003240 <_scanf_float+0x90>
 80032dc:	2b54      	cmp	r3, #84	@ 0x54
 80032de:	d07b      	beq.n	80033d8 <_scanf_float+0x228>
 80032e0:	2b59      	cmp	r3, #89	@ 0x59
 80032e2:	d198      	bne.n	8003216 <_scanf_float+0x66>
 80032e4:	2d07      	cmp	r5, #7
 80032e6:	d196      	bne.n	8003216 <_scanf_float+0x66>
 80032e8:	2508      	movs	r5, #8
 80032ea:	e02c      	b.n	8003346 <_scanf_float+0x196>
 80032ec:	2b74      	cmp	r3, #116	@ 0x74
 80032ee:	d073      	beq.n	80033d8 <_scanf_float+0x228>
 80032f0:	2b79      	cmp	r3, #121	@ 0x79
 80032f2:	e7f6      	b.n	80032e2 <_scanf_float+0x132>
 80032f4:	6821      	ldr	r1, [r4, #0]
 80032f6:	05c8      	lsls	r0, r1, #23
 80032f8:	d51b      	bpl.n	8003332 <_scanf_float+0x182>
 80032fa:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80032fe:	6021      	str	r1, [r4, #0]
 8003300:	f109 0901 	add.w	r9, r9, #1
 8003304:	f1bb 0f00 	cmp.w	fp, #0
 8003308:	d003      	beq.n	8003312 <_scanf_float+0x162>
 800330a:	3201      	adds	r2, #1
 800330c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003310:	60a2      	str	r2, [r4, #8]
 8003312:	68a3      	ldr	r3, [r4, #8]
 8003314:	3b01      	subs	r3, #1
 8003316:	60a3      	str	r3, [r4, #8]
 8003318:	6923      	ldr	r3, [r4, #16]
 800331a:	3301      	adds	r3, #1
 800331c:	6123      	str	r3, [r4, #16]
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	3b01      	subs	r3, #1
 8003322:	2b00      	cmp	r3, #0
 8003324:	607b      	str	r3, [r7, #4]
 8003326:	f340 8087 	ble.w	8003438 <_scanf_float+0x288>
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	3301      	adds	r3, #1
 800332e:	603b      	str	r3, [r7, #0]
 8003330:	e764      	b.n	80031fc <_scanf_float+0x4c>
 8003332:	eb1a 0105 	adds.w	r1, sl, r5
 8003336:	f47f af6e 	bne.w	8003216 <_scanf_float+0x66>
 800333a:	460d      	mov	r5, r1
 800333c:	468a      	mov	sl, r1
 800333e:	6822      	ldr	r2, [r4, #0]
 8003340:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8003344:	6022      	str	r2, [r4, #0]
 8003346:	f806 3b01 	strb.w	r3, [r6], #1
 800334a:	e7e2      	b.n	8003312 <_scanf_float+0x162>
 800334c:	6822      	ldr	r2, [r4, #0]
 800334e:	0610      	lsls	r0, r2, #24
 8003350:	f57f af61 	bpl.w	8003216 <_scanf_float+0x66>
 8003354:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003358:	6022      	str	r2, [r4, #0]
 800335a:	e7f4      	b.n	8003346 <_scanf_float+0x196>
 800335c:	f1ba 0f00 	cmp.w	sl, #0
 8003360:	d10e      	bne.n	8003380 <_scanf_float+0x1d0>
 8003362:	f1b9 0f00 	cmp.w	r9, #0
 8003366:	d10e      	bne.n	8003386 <_scanf_float+0x1d6>
 8003368:	6822      	ldr	r2, [r4, #0]
 800336a:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800336e:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8003372:	d108      	bne.n	8003386 <_scanf_float+0x1d6>
 8003374:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8003378:	f04f 0a01 	mov.w	sl, #1
 800337c:	6022      	str	r2, [r4, #0]
 800337e:	e7e2      	b.n	8003346 <_scanf_float+0x196>
 8003380:	f1ba 0f02 	cmp.w	sl, #2
 8003384:	d055      	beq.n	8003432 <_scanf_float+0x282>
 8003386:	2d01      	cmp	r5, #1
 8003388:	d002      	beq.n	8003390 <_scanf_float+0x1e0>
 800338a:	2d04      	cmp	r5, #4
 800338c:	f47f af43 	bne.w	8003216 <_scanf_float+0x66>
 8003390:	3501      	adds	r5, #1
 8003392:	b2ed      	uxtb	r5, r5
 8003394:	e7d7      	b.n	8003346 <_scanf_float+0x196>
 8003396:	f1ba 0f01 	cmp.w	sl, #1
 800339a:	f47f af3c 	bne.w	8003216 <_scanf_float+0x66>
 800339e:	f04f 0a02 	mov.w	sl, #2
 80033a2:	e7d0      	b.n	8003346 <_scanf_float+0x196>
 80033a4:	b97d      	cbnz	r5, 80033c6 <_scanf_float+0x216>
 80033a6:	f1b9 0f00 	cmp.w	r9, #0
 80033aa:	f47f af37 	bne.w	800321c <_scanf_float+0x6c>
 80033ae:	6822      	ldr	r2, [r4, #0]
 80033b0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80033b4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80033b8:	f040 8103 	bne.w	80035c2 <_scanf_float+0x412>
 80033bc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80033c0:	2501      	movs	r5, #1
 80033c2:	6022      	str	r2, [r4, #0]
 80033c4:	e7bf      	b.n	8003346 <_scanf_float+0x196>
 80033c6:	2d03      	cmp	r5, #3
 80033c8:	d0e2      	beq.n	8003390 <_scanf_float+0x1e0>
 80033ca:	2d05      	cmp	r5, #5
 80033cc:	e7de      	b.n	800338c <_scanf_float+0x1dc>
 80033ce:	2d02      	cmp	r5, #2
 80033d0:	f47f af21 	bne.w	8003216 <_scanf_float+0x66>
 80033d4:	2503      	movs	r5, #3
 80033d6:	e7b6      	b.n	8003346 <_scanf_float+0x196>
 80033d8:	2d06      	cmp	r5, #6
 80033da:	f47f af1c 	bne.w	8003216 <_scanf_float+0x66>
 80033de:	2507      	movs	r5, #7
 80033e0:	e7b1      	b.n	8003346 <_scanf_float+0x196>
 80033e2:	6822      	ldr	r2, [r4, #0]
 80033e4:	0591      	lsls	r1, r2, #22
 80033e6:	f57f af16 	bpl.w	8003216 <_scanf_float+0x66>
 80033ea:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80033ee:	6022      	str	r2, [r4, #0]
 80033f0:	f8cd 9008 	str.w	r9, [sp, #8]
 80033f4:	e7a7      	b.n	8003346 <_scanf_float+0x196>
 80033f6:	6822      	ldr	r2, [r4, #0]
 80033f8:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80033fc:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8003400:	d006      	beq.n	8003410 <_scanf_float+0x260>
 8003402:	0550      	lsls	r0, r2, #21
 8003404:	f57f af07 	bpl.w	8003216 <_scanf_float+0x66>
 8003408:	f1b9 0f00 	cmp.w	r9, #0
 800340c:	f000 80d9 	beq.w	80035c2 <_scanf_float+0x412>
 8003410:	0591      	lsls	r1, r2, #22
 8003412:	bf58      	it	pl
 8003414:	9902      	ldrpl	r1, [sp, #8]
 8003416:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800341a:	bf58      	it	pl
 800341c:	eba9 0101 	subpl.w	r1, r9, r1
 8003420:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8003424:	f04f 0900 	mov.w	r9, #0
 8003428:	bf58      	it	pl
 800342a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800342e:	6022      	str	r2, [r4, #0]
 8003430:	e789      	b.n	8003346 <_scanf_float+0x196>
 8003432:	f04f 0a03 	mov.w	sl, #3
 8003436:	e786      	b.n	8003346 <_scanf_float+0x196>
 8003438:	4639      	mov	r1, r7
 800343a:	4640      	mov	r0, r8
 800343c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8003440:	4798      	blx	r3
 8003442:	2800      	cmp	r0, #0
 8003444:	f43f aeda 	beq.w	80031fc <_scanf_float+0x4c>
 8003448:	e6e5      	b.n	8003216 <_scanf_float+0x66>
 800344a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800344e:	463a      	mov	r2, r7
 8003450:	4640      	mov	r0, r8
 8003452:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8003456:	4798      	blx	r3
 8003458:	6923      	ldr	r3, [r4, #16]
 800345a:	3b01      	subs	r3, #1
 800345c:	6123      	str	r3, [r4, #16]
 800345e:	e6e7      	b.n	8003230 <_scanf_float+0x80>
 8003460:	1e6b      	subs	r3, r5, #1
 8003462:	2b06      	cmp	r3, #6
 8003464:	d824      	bhi.n	80034b0 <_scanf_float+0x300>
 8003466:	2d02      	cmp	r5, #2
 8003468:	d836      	bhi.n	80034d8 <_scanf_float+0x328>
 800346a:	9b01      	ldr	r3, [sp, #4]
 800346c:	429e      	cmp	r6, r3
 800346e:	f67f aee3 	bls.w	8003238 <_scanf_float+0x88>
 8003472:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8003476:	463a      	mov	r2, r7
 8003478:	4640      	mov	r0, r8
 800347a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800347e:	4798      	blx	r3
 8003480:	6923      	ldr	r3, [r4, #16]
 8003482:	3b01      	subs	r3, #1
 8003484:	6123      	str	r3, [r4, #16]
 8003486:	e7f0      	b.n	800346a <_scanf_float+0x2ba>
 8003488:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800348c:	463a      	mov	r2, r7
 800348e:	4640      	mov	r0, r8
 8003490:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8003494:	4798      	blx	r3
 8003496:	6923      	ldr	r3, [r4, #16]
 8003498:	3b01      	subs	r3, #1
 800349a:	6123      	str	r3, [r4, #16]
 800349c:	f10a 3aff 	add.w	sl, sl, #4294967295
 80034a0:	fa5f fa8a 	uxtb.w	sl, sl
 80034a4:	f1ba 0f02 	cmp.w	sl, #2
 80034a8:	d1ee      	bne.n	8003488 <_scanf_float+0x2d8>
 80034aa:	3d03      	subs	r5, #3
 80034ac:	b2ed      	uxtb	r5, r5
 80034ae:	1b76      	subs	r6, r6, r5
 80034b0:	6823      	ldr	r3, [r4, #0]
 80034b2:	05da      	lsls	r2, r3, #23
 80034b4:	d530      	bpl.n	8003518 <_scanf_float+0x368>
 80034b6:	055b      	lsls	r3, r3, #21
 80034b8:	d511      	bpl.n	80034de <_scanf_float+0x32e>
 80034ba:	9b01      	ldr	r3, [sp, #4]
 80034bc:	429e      	cmp	r6, r3
 80034be:	f67f aebb 	bls.w	8003238 <_scanf_float+0x88>
 80034c2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80034c6:	463a      	mov	r2, r7
 80034c8:	4640      	mov	r0, r8
 80034ca:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80034ce:	4798      	blx	r3
 80034d0:	6923      	ldr	r3, [r4, #16]
 80034d2:	3b01      	subs	r3, #1
 80034d4:	6123      	str	r3, [r4, #16]
 80034d6:	e7f0      	b.n	80034ba <_scanf_float+0x30a>
 80034d8:	46aa      	mov	sl, r5
 80034da:	46b3      	mov	fp, r6
 80034dc:	e7de      	b.n	800349c <_scanf_float+0x2ec>
 80034de:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80034e2:	6923      	ldr	r3, [r4, #16]
 80034e4:	2965      	cmp	r1, #101	@ 0x65
 80034e6:	f103 33ff 	add.w	r3, r3, #4294967295
 80034ea:	f106 35ff 	add.w	r5, r6, #4294967295
 80034ee:	6123      	str	r3, [r4, #16]
 80034f0:	d00c      	beq.n	800350c <_scanf_float+0x35c>
 80034f2:	2945      	cmp	r1, #69	@ 0x45
 80034f4:	d00a      	beq.n	800350c <_scanf_float+0x35c>
 80034f6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80034fa:	463a      	mov	r2, r7
 80034fc:	4640      	mov	r0, r8
 80034fe:	4798      	blx	r3
 8003500:	6923      	ldr	r3, [r4, #16]
 8003502:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8003506:	3b01      	subs	r3, #1
 8003508:	1eb5      	subs	r5, r6, #2
 800350a:	6123      	str	r3, [r4, #16]
 800350c:	463a      	mov	r2, r7
 800350e:	4640      	mov	r0, r8
 8003510:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8003514:	4798      	blx	r3
 8003516:	462e      	mov	r6, r5
 8003518:	6822      	ldr	r2, [r4, #0]
 800351a:	f012 0210 	ands.w	r2, r2, #16
 800351e:	d001      	beq.n	8003524 <_scanf_float+0x374>
 8003520:	2000      	movs	r0, #0
 8003522:	e68a      	b.n	800323a <_scanf_float+0x8a>
 8003524:	7032      	strb	r2, [r6, #0]
 8003526:	6823      	ldr	r3, [r4, #0]
 8003528:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800352c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003530:	d11c      	bne.n	800356c <_scanf_float+0x3bc>
 8003532:	9b02      	ldr	r3, [sp, #8]
 8003534:	454b      	cmp	r3, r9
 8003536:	eba3 0209 	sub.w	r2, r3, r9
 800353a:	d123      	bne.n	8003584 <_scanf_float+0x3d4>
 800353c:	2200      	movs	r2, #0
 800353e:	4640      	mov	r0, r8
 8003540:	9901      	ldr	r1, [sp, #4]
 8003542:	f002 fbed 	bl	8005d20 <_strtod_r>
 8003546:	9b03      	ldr	r3, [sp, #12]
 8003548:	6825      	ldr	r5, [r4, #0]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f015 0f02 	tst.w	r5, #2
 8003550:	4606      	mov	r6, r0
 8003552:	460f      	mov	r7, r1
 8003554:	f103 0204 	add.w	r2, r3, #4
 8003558:	d01f      	beq.n	800359a <_scanf_float+0x3ea>
 800355a:	9903      	ldr	r1, [sp, #12]
 800355c:	600a      	str	r2, [r1, #0]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	e9c3 6700 	strd	r6, r7, [r3]
 8003564:	68e3      	ldr	r3, [r4, #12]
 8003566:	3301      	adds	r3, #1
 8003568:	60e3      	str	r3, [r4, #12]
 800356a:	e7d9      	b.n	8003520 <_scanf_float+0x370>
 800356c:	9b04      	ldr	r3, [sp, #16]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d0e4      	beq.n	800353c <_scanf_float+0x38c>
 8003572:	9905      	ldr	r1, [sp, #20]
 8003574:	230a      	movs	r3, #10
 8003576:	4640      	mov	r0, r8
 8003578:	3101      	adds	r1, #1
 800357a:	f002 fc51 	bl	8005e20 <_strtol_r>
 800357e:	9b04      	ldr	r3, [sp, #16]
 8003580:	9e05      	ldr	r6, [sp, #20]
 8003582:	1ac2      	subs	r2, r0, r3
 8003584:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8003588:	429e      	cmp	r6, r3
 800358a:	bf28      	it	cs
 800358c:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8003590:	4630      	mov	r0, r6
 8003592:	490d      	ldr	r1, [pc, #52]	@ (80035c8 <_scanf_float+0x418>)
 8003594:	f000 f8de 	bl	8003754 <siprintf>
 8003598:	e7d0      	b.n	800353c <_scanf_float+0x38c>
 800359a:	076d      	lsls	r5, r5, #29
 800359c:	d4dd      	bmi.n	800355a <_scanf_float+0x3aa>
 800359e:	9d03      	ldr	r5, [sp, #12]
 80035a0:	602a      	str	r2, [r5, #0]
 80035a2:	681d      	ldr	r5, [r3, #0]
 80035a4:	4602      	mov	r2, r0
 80035a6:	460b      	mov	r3, r1
 80035a8:	f7fd fa30 	bl	8000a0c <__aeabi_dcmpun>
 80035ac:	b120      	cbz	r0, 80035b8 <_scanf_float+0x408>
 80035ae:	4807      	ldr	r0, [pc, #28]	@ (80035cc <_scanf_float+0x41c>)
 80035b0:	f000 f9c2 	bl	8003938 <nanf>
 80035b4:	6028      	str	r0, [r5, #0]
 80035b6:	e7d5      	b.n	8003564 <_scanf_float+0x3b4>
 80035b8:	4630      	mov	r0, r6
 80035ba:	4639      	mov	r1, r7
 80035bc:	f7fd fa84 	bl	8000ac8 <__aeabi_d2f>
 80035c0:	e7f8      	b.n	80035b4 <_scanf_float+0x404>
 80035c2:	f04f 0900 	mov.w	r9, #0
 80035c6:	e62d      	b.n	8003224 <_scanf_float+0x74>
 80035c8:	08007032 	.word	0x08007032
 80035cc:	080073cd 	.word	0x080073cd

080035d0 <std>:
 80035d0:	2300      	movs	r3, #0
 80035d2:	b510      	push	{r4, lr}
 80035d4:	4604      	mov	r4, r0
 80035d6:	e9c0 3300 	strd	r3, r3, [r0]
 80035da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80035de:	6083      	str	r3, [r0, #8]
 80035e0:	8181      	strh	r1, [r0, #12]
 80035e2:	6643      	str	r3, [r0, #100]	@ 0x64
 80035e4:	81c2      	strh	r2, [r0, #14]
 80035e6:	6183      	str	r3, [r0, #24]
 80035e8:	4619      	mov	r1, r3
 80035ea:	2208      	movs	r2, #8
 80035ec:	305c      	adds	r0, #92	@ 0x5c
 80035ee:	f000 f914 	bl	800381a <memset>
 80035f2:	4b0d      	ldr	r3, [pc, #52]	@ (8003628 <std+0x58>)
 80035f4:	6224      	str	r4, [r4, #32]
 80035f6:	6263      	str	r3, [r4, #36]	@ 0x24
 80035f8:	4b0c      	ldr	r3, [pc, #48]	@ (800362c <std+0x5c>)
 80035fa:	62a3      	str	r3, [r4, #40]	@ 0x28
 80035fc:	4b0c      	ldr	r3, [pc, #48]	@ (8003630 <std+0x60>)
 80035fe:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003600:	4b0c      	ldr	r3, [pc, #48]	@ (8003634 <std+0x64>)
 8003602:	6323      	str	r3, [r4, #48]	@ 0x30
 8003604:	4b0c      	ldr	r3, [pc, #48]	@ (8003638 <std+0x68>)
 8003606:	429c      	cmp	r4, r3
 8003608:	d006      	beq.n	8003618 <std+0x48>
 800360a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800360e:	4294      	cmp	r4, r2
 8003610:	d002      	beq.n	8003618 <std+0x48>
 8003612:	33d0      	adds	r3, #208	@ 0xd0
 8003614:	429c      	cmp	r4, r3
 8003616:	d105      	bne.n	8003624 <std+0x54>
 8003618:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800361c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003620:	f000 b978 	b.w	8003914 <__retarget_lock_init_recursive>
 8003624:	bd10      	pop	{r4, pc}
 8003626:	bf00      	nop
 8003628:	08003795 	.word	0x08003795
 800362c:	080037b7 	.word	0x080037b7
 8003630:	080037ef 	.word	0x080037ef
 8003634:	08003813 	.word	0x08003813
 8003638:	2000024c 	.word	0x2000024c

0800363c <stdio_exit_handler>:
 800363c:	4a02      	ldr	r2, [pc, #8]	@ (8003648 <stdio_exit_handler+0xc>)
 800363e:	4903      	ldr	r1, [pc, #12]	@ (800364c <stdio_exit_handler+0x10>)
 8003640:	4803      	ldr	r0, [pc, #12]	@ (8003650 <stdio_exit_handler+0x14>)
 8003642:	f000 b869 	b.w	8003718 <_fwalk_sglue>
 8003646:	bf00      	nop
 8003648:	2000000c 	.word	0x2000000c
 800364c:	080061d5 	.word	0x080061d5
 8003650:	2000001c 	.word	0x2000001c

08003654 <cleanup_stdio>:
 8003654:	6841      	ldr	r1, [r0, #4]
 8003656:	4b0c      	ldr	r3, [pc, #48]	@ (8003688 <cleanup_stdio+0x34>)
 8003658:	b510      	push	{r4, lr}
 800365a:	4299      	cmp	r1, r3
 800365c:	4604      	mov	r4, r0
 800365e:	d001      	beq.n	8003664 <cleanup_stdio+0x10>
 8003660:	f002 fdb8 	bl	80061d4 <_fflush_r>
 8003664:	68a1      	ldr	r1, [r4, #8]
 8003666:	4b09      	ldr	r3, [pc, #36]	@ (800368c <cleanup_stdio+0x38>)
 8003668:	4299      	cmp	r1, r3
 800366a:	d002      	beq.n	8003672 <cleanup_stdio+0x1e>
 800366c:	4620      	mov	r0, r4
 800366e:	f002 fdb1 	bl	80061d4 <_fflush_r>
 8003672:	68e1      	ldr	r1, [r4, #12]
 8003674:	4b06      	ldr	r3, [pc, #24]	@ (8003690 <cleanup_stdio+0x3c>)
 8003676:	4299      	cmp	r1, r3
 8003678:	d004      	beq.n	8003684 <cleanup_stdio+0x30>
 800367a:	4620      	mov	r0, r4
 800367c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003680:	f002 bda8 	b.w	80061d4 <_fflush_r>
 8003684:	bd10      	pop	{r4, pc}
 8003686:	bf00      	nop
 8003688:	2000024c 	.word	0x2000024c
 800368c:	200002b4 	.word	0x200002b4
 8003690:	2000031c 	.word	0x2000031c

08003694 <global_stdio_init.part.0>:
 8003694:	b510      	push	{r4, lr}
 8003696:	4b0b      	ldr	r3, [pc, #44]	@ (80036c4 <global_stdio_init.part.0+0x30>)
 8003698:	4c0b      	ldr	r4, [pc, #44]	@ (80036c8 <global_stdio_init.part.0+0x34>)
 800369a:	4a0c      	ldr	r2, [pc, #48]	@ (80036cc <global_stdio_init.part.0+0x38>)
 800369c:	4620      	mov	r0, r4
 800369e:	601a      	str	r2, [r3, #0]
 80036a0:	2104      	movs	r1, #4
 80036a2:	2200      	movs	r2, #0
 80036a4:	f7ff ff94 	bl	80035d0 <std>
 80036a8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80036ac:	2201      	movs	r2, #1
 80036ae:	2109      	movs	r1, #9
 80036b0:	f7ff ff8e 	bl	80035d0 <std>
 80036b4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80036b8:	2202      	movs	r2, #2
 80036ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80036be:	2112      	movs	r1, #18
 80036c0:	f7ff bf86 	b.w	80035d0 <std>
 80036c4:	20000384 	.word	0x20000384
 80036c8:	2000024c 	.word	0x2000024c
 80036cc:	0800363d 	.word	0x0800363d

080036d0 <__sfp_lock_acquire>:
 80036d0:	4801      	ldr	r0, [pc, #4]	@ (80036d8 <__sfp_lock_acquire+0x8>)
 80036d2:	f000 b920 	b.w	8003916 <__retarget_lock_acquire_recursive>
 80036d6:	bf00      	nop
 80036d8:	2000038d 	.word	0x2000038d

080036dc <__sfp_lock_release>:
 80036dc:	4801      	ldr	r0, [pc, #4]	@ (80036e4 <__sfp_lock_release+0x8>)
 80036de:	f000 b91b 	b.w	8003918 <__retarget_lock_release_recursive>
 80036e2:	bf00      	nop
 80036e4:	2000038d 	.word	0x2000038d

080036e8 <__sinit>:
 80036e8:	b510      	push	{r4, lr}
 80036ea:	4604      	mov	r4, r0
 80036ec:	f7ff fff0 	bl	80036d0 <__sfp_lock_acquire>
 80036f0:	6a23      	ldr	r3, [r4, #32]
 80036f2:	b11b      	cbz	r3, 80036fc <__sinit+0x14>
 80036f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80036f8:	f7ff bff0 	b.w	80036dc <__sfp_lock_release>
 80036fc:	4b04      	ldr	r3, [pc, #16]	@ (8003710 <__sinit+0x28>)
 80036fe:	6223      	str	r3, [r4, #32]
 8003700:	4b04      	ldr	r3, [pc, #16]	@ (8003714 <__sinit+0x2c>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d1f5      	bne.n	80036f4 <__sinit+0xc>
 8003708:	f7ff ffc4 	bl	8003694 <global_stdio_init.part.0>
 800370c:	e7f2      	b.n	80036f4 <__sinit+0xc>
 800370e:	bf00      	nop
 8003710:	08003655 	.word	0x08003655
 8003714:	20000384 	.word	0x20000384

08003718 <_fwalk_sglue>:
 8003718:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800371c:	4607      	mov	r7, r0
 800371e:	4688      	mov	r8, r1
 8003720:	4614      	mov	r4, r2
 8003722:	2600      	movs	r6, #0
 8003724:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003728:	f1b9 0901 	subs.w	r9, r9, #1
 800372c:	d505      	bpl.n	800373a <_fwalk_sglue+0x22>
 800372e:	6824      	ldr	r4, [r4, #0]
 8003730:	2c00      	cmp	r4, #0
 8003732:	d1f7      	bne.n	8003724 <_fwalk_sglue+0xc>
 8003734:	4630      	mov	r0, r6
 8003736:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800373a:	89ab      	ldrh	r3, [r5, #12]
 800373c:	2b01      	cmp	r3, #1
 800373e:	d907      	bls.n	8003750 <_fwalk_sglue+0x38>
 8003740:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003744:	3301      	adds	r3, #1
 8003746:	d003      	beq.n	8003750 <_fwalk_sglue+0x38>
 8003748:	4629      	mov	r1, r5
 800374a:	4638      	mov	r0, r7
 800374c:	47c0      	blx	r8
 800374e:	4306      	orrs	r6, r0
 8003750:	3568      	adds	r5, #104	@ 0x68
 8003752:	e7e9      	b.n	8003728 <_fwalk_sglue+0x10>

08003754 <siprintf>:
 8003754:	b40e      	push	{r1, r2, r3}
 8003756:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800375a:	b500      	push	{lr}
 800375c:	b09c      	sub	sp, #112	@ 0x70
 800375e:	ab1d      	add	r3, sp, #116	@ 0x74
 8003760:	9002      	str	r0, [sp, #8]
 8003762:	9006      	str	r0, [sp, #24]
 8003764:	9107      	str	r1, [sp, #28]
 8003766:	9104      	str	r1, [sp, #16]
 8003768:	4808      	ldr	r0, [pc, #32]	@ (800378c <siprintf+0x38>)
 800376a:	4909      	ldr	r1, [pc, #36]	@ (8003790 <siprintf+0x3c>)
 800376c:	f853 2b04 	ldr.w	r2, [r3], #4
 8003770:	9105      	str	r1, [sp, #20]
 8003772:	6800      	ldr	r0, [r0, #0]
 8003774:	a902      	add	r1, sp, #8
 8003776:	9301      	str	r3, [sp, #4]
 8003778:	f002 fbb0 	bl	8005edc <_svfiprintf_r>
 800377c:	2200      	movs	r2, #0
 800377e:	9b02      	ldr	r3, [sp, #8]
 8003780:	701a      	strb	r2, [r3, #0]
 8003782:	b01c      	add	sp, #112	@ 0x70
 8003784:	f85d eb04 	ldr.w	lr, [sp], #4
 8003788:	b003      	add	sp, #12
 800378a:	4770      	bx	lr
 800378c:	20000018 	.word	0x20000018
 8003790:	ffff0208 	.word	0xffff0208

08003794 <__sread>:
 8003794:	b510      	push	{r4, lr}
 8003796:	460c      	mov	r4, r1
 8003798:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800379c:	f000 f86c 	bl	8003878 <_read_r>
 80037a0:	2800      	cmp	r0, #0
 80037a2:	bfab      	itete	ge
 80037a4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80037a6:	89a3      	ldrhlt	r3, [r4, #12]
 80037a8:	181b      	addge	r3, r3, r0
 80037aa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80037ae:	bfac      	ite	ge
 80037b0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80037b2:	81a3      	strhlt	r3, [r4, #12]
 80037b4:	bd10      	pop	{r4, pc}

080037b6 <__swrite>:
 80037b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80037ba:	461f      	mov	r7, r3
 80037bc:	898b      	ldrh	r3, [r1, #12]
 80037be:	4605      	mov	r5, r0
 80037c0:	05db      	lsls	r3, r3, #23
 80037c2:	460c      	mov	r4, r1
 80037c4:	4616      	mov	r6, r2
 80037c6:	d505      	bpl.n	80037d4 <__swrite+0x1e>
 80037c8:	2302      	movs	r3, #2
 80037ca:	2200      	movs	r2, #0
 80037cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80037d0:	f000 f840 	bl	8003854 <_lseek_r>
 80037d4:	89a3      	ldrh	r3, [r4, #12]
 80037d6:	4632      	mov	r2, r6
 80037d8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80037dc:	81a3      	strh	r3, [r4, #12]
 80037de:	4628      	mov	r0, r5
 80037e0:	463b      	mov	r3, r7
 80037e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80037e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80037ea:	f000 b857 	b.w	800389c <_write_r>

080037ee <__sseek>:
 80037ee:	b510      	push	{r4, lr}
 80037f0:	460c      	mov	r4, r1
 80037f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80037f6:	f000 f82d 	bl	8003854 <_lseek_r>
 80037fa:	1c43      	adds	r3, r0, #1
 80037fc:	89a3      	ldrh	r3, [r4, #12]
 80037fe:	bf15      	itete	ne
 8003800:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003802:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003806:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800380a:	81a3      	strheq	r3, [r4, #12]
 800380c:	bf18      	it	ne
 800380e:	81a3      	strhne	r3, [r4, #12]
 8003810:	bd10      	pop	{r4, pc}

08003812 <__sclose>:
 8003812:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003816:	f000 b80d 	b.w	8003834 <_close_r>

0800381a <memset>:
 800381a:	4603      	mov	r3, r0
 800381c:	4402      	add	r2, r0
 800381e:	4293      	cmp	r3, r2
 8003820:	d100      	bne.n	8003824 <memset+0xa>
 8003822:	4770      	bx	lr
 8003824:	f803 1b01 	strb.w	r1, [r3], #1
 8003828:	e7f9      	b.n	800381e <memset+0x4>
	...

0800382c <_localeconv_r>:
 800382c:	4800      	ldr	r0, [pc, #0]	@ (8003830 <_localeconv_r+0x4>)
 800382e:	4770      	bx	lr
 8003830:	20000158 	.word	0x20000158

08003834 <_close_r>:
 8003834:	b538      	push	{r3, r4, r5, lr}
 8003836:	2300      	movs	r3, #0
 8003838:	4d05      	ldr	r5, [pc, #20]	@ (8003850 <_close_r+0x1c>)
 800383a:	4604      	mov	r4, r0
 800383c:	4608      	mov	r0, r1
 800383e:	602b      	str	r3, [r5, #0]
 8003840:	f7fd fc49 	bl	80010d6 <_close>
 8003844:	1c43      	adds	r3, r0, #1
 8003846:	d102      	bne.n	800384e <_close_r+0x1a>
 8003848:	682b      	ldr	r3, [r5, #0]
 800384a:	b103      	cbz	r3, 800384e <_close_r+0x1a>
 800384c:	6023      	str	r3, [r4, #0]
 800384e:	bd38      	pop	{r3, r4, r5, pc}
 8003850:	20000388 	.word	0x20000388

08003854 <_lseek_r>:
 8003854:	b538      	push	{r3, r4, r5, lr}
 8003856:	4604      	mov	r4, r0
 8003858:	4608      	mov	r0, r1
 800385a:	4611      	mov	r1, r2
 800385c:	2200      	movs	r2, #0
 800385e:	4d05      	ldr	r5, [pc, #20]	@ (8003874 <_lseek_r+0x20>)
 8003860:	602a      	str	r2, [r5, #0]
 8003862:	461a      	mov	r2, r3
 8003864:	f7fd fc5b 	bl	800111e <_lseek>
 8003868:	1c43      	adds	r3, r0, #1
 800386a:	d102      	bne.n	8003872 <_lseek_r+0x1e>
 800386c:	682b      	ldr	r3, [r5, #0]
 800386e:	b103      	cbz	r3, 8003872 <_lseek_r+0x1e>
 8003870:	6023      	str	r3, [r4, #0]
 8003872:	bd38      	pop	{r3, r4, r5, pc}
 8003874:	20000388 	.word	0x20000388

08003878 <_read_r>:
 8003878:	b538      	push	{r3, r4, r5, lr}
 800387a:	4604      	mov	r4, r0
 800387c:	4608      	mov	r0, r1
 800387e:	4611      	mov	r1, r2
 8003880:	2200      	movs	r2, #0
 8003882:	4d05      	ldr	r5, [pc, #20]	@ (8003898 <_read_r+0x20>)
 8003884:	602a      	str	r2, [r5, #0]
 8003886:	461a      	mov	r2, r3
 8003888:	f7fd fbec 	bl	8001064 <_read>
 800388c:	1c43      	adds	r3, r0, #1
 800388e:	d102      	bne.n	8003896 <_read_r+0x1e>
 8003890:	682b      	ldr	r3, [r5, #0]
 8003892:	b103      	cbz	r3, 8003896 <_read_r+0x1e>
 8003894:	6023      	str	r3, [r4, #0]
 8003896:	bd38      	pop	{r3, r4, r5, pc}
 8003898:	20000388 	.word	0x20000388

0800389c <_write_r>:
 800389c:	b538      	push	{r3, r4, r5, lr}
 800389e:	4604      	mov	r4, r0
 80038a0:	4608      	mov	r0, r1
 80038a2:	4611      	mov	r1, r2
 80038a4:	2200      	movs	r2, #0
 80038a6:	4d05      	ldr	r5, [pc, #20]	@ (80038bc <_write_r+0x20>)
 80038a8:	602a      	str	r2, [r5, #0]
 80038aa:	461a      	mov	r2, r3
 80038ac:	f7fd fbf7 	bl	800109e <_write>
 80038b0:	1c43      	adds	r3, r0, #1
 80038b2:	d102      	bne.n	80038ba <_write_r+0x1e>
 80038b4:	682b      	ldr	r3, [r5, #0]
 80038b6:	b103      	cbz	r3, 80038ba <_write_r+0x1e>
 80038b8:	6023      	str	r3, [r4, #0]
 80038ba:	bd38      	pop	{r3, r4, r5, pc}
 80038bc:	20000388 	.word	0x20000388

080038c0 <__errno>:
 80038c0:	4b01      	ldr	r3, [pc, #4]	@ (80038c8 <__errno+0x8>)
 80038c2:	6818      	ldr	r0, [r3, #0]
 80038c4:	4770      	bx	lr
 80038c6:	bf00      	nop
 80038c8:	20000018 	.word	0x20000018

080038cc <__libc_init_array>:
 80038cc:	b570      	push	{r4, r5, r6, lr}
 80038ce:	2600      	movs	r6, #0
 80038d0:	4d0c      	ldr	r5, [pc, #48]	@ (8003904 <__libc_init_array+0x38>)
 80038d2:	4c0d      	ldr	r4, [pc, #52]	@ (8003908 <__libc_init_array+0x3c>)
 80038d4:	1b64      	subs	r4, r4, r5
 80038d6:	10a4      	asrs	r4, r4, #2
 80038d8:	42a6      	cmp	r6, r4
 80038da:	d109      	bne.n	80038f0 <__libc_init_array+0x24>
 80038dc:	f003 fb66 	bl	8006fac <_init>
 80038e0:	2600      	movs	r6, #0
 80038e2:	4d0a      	ldr	r5, [pc, #40]	@ (800390c <__libc_init_array+0x40>)
 80038e4:	4c0a      	ldr	r4, [pc, #40]	@ (8003910 <__libc_init_array+0x44>)
 80038e6:	1b64      	subs	r4, r4, r5
 80038e8:	10a4      	asrs	r4, r4, #2
 80038ea:	42a6      	cmp	r6, r4
 80038ec:	d105      	bne.n	80038fa <__libc_init_array+0x2e>
 80038ee:	bd70      	pop	{r4, r5, r6, pc}
 80038f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80038f4:	4798      	blx	r3
 80038f6:	3601      	adds	r6, #1
 80038f8:	e7ee      	b.n	80038d8 <__libc_init_array+0xc>
 80038fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80038fe:	4798      	blx	r3
 8003900:	3601      	adds	r6, #1
 8003902:	e7f2      	b.n	80038ea <__libc_init_array+0x1e>
 8003904:	08007438 	.word	0x08007438
 8003908:	08007438 	.word	0x08007438
 800390c:	08007438 	.word	0x08007438
 8003910:	0800743c 	.word	0x0800743c

08003914 <__retarget_lock_init_recursive>:
 8003914:	4770      	bx	lr

08003916 <__retarget_lock_acquire_recursive>:
 8003916:	4770      	bx	lr

08003918 <__retarget_lock_release_recursive>:
 8003918:	4770      	bx	lr

0800391a <memchr>:
 800391a:	4603      	mov	r3, r0
 800391c:	b510      	push	{r4, lr}
 800391e:	b2c9      	uxtb	r1, r1
 8003920:	4402      	add	r2, r0
 8003922:	4293      	cmp	r3, r2
 8003924:	4618      	mov	r0, r3
 8003926:	d101      	bne.n	800392c <memchr+0x12>
 8003928:	2000      	movs	r0, #0
 800392a:	e003      	b.n	8003934 <memchr+0x1a>
 800392c:	7804      	ldrb	r4, [r0, #0]
 800392e:	3301      	adds	r3, #1
 8003930:	428c      	cmp	r4, r1
 8003932:	d1f6      	bne.n	8003922 <memchr+0x8>
 8003934:	bd10      	pop	{r4, pc}
	...

08003938 <nanf>:
 8003938:	4800      	ldr	r0, [pc, #0]	@ (800393c <nanf+0x4>)
 800393a:	4770      	bx	lr
 800393c:	7fc00000 	.word	0x7fc00000

08003940 <quorem>:
 8003940:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003944:	6903      	ldr	r3, [r0, #16]
 8003946:	690c      	ldr	r4, [r1, #16]
 8003948:	4607      	mov	r7, r0
 800394a:	42a3      	cmp	r3, r4
 800394c:	db7e      	blt.n	8003a4c <quorem+0x10c>
 800394e:	3c01      	subs	r4, #1
 8003950:	00a3      	lsls	r3, r4, #2
 8003952:	f100 0514 	add.w	r5, r0, #20
 8003956:	f101 0814 	add.w	r8, r1, #20
 800395a:	9300      	str	r3, [sp, #0]
 800395c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003960:	9301      	str	r3, [sp, #4]
 8003962:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8003966:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800396a:	3301      	adds	r3, #1
 800396c:	429a      	cmp	r2, r3
 800396e:	fbb2 f6f3 	udiv	r6, r2, r3
 8003972:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8003976:	d32e      	bcc.n	80039d6 <quorem+0x96>
 8003978:	f04f 0a00 	mov.w	sl, #0
 800397c:	46c4      	mov	ip, r8
 800397e:	46ae      	mov	lr, r5
 8003980:	46d3      	mov	fp, sl
 8003982:	f85c 3b04 	ldr.w	r3, [ip], #4
 8003986:	b298      	uxth	r0, r3
 8003988:	fb06 a000 	mla	r0, r6, r0, sl
 800398c:	0c1b      	lsrs	r3, r3, #16
 800398e:	0c02      	lsrs	r2, r0, #16
 8003990:	fb06 2303 	mla	r3, r6, r3, r2
 8003994:	f8de 2000 	ldr.w	r2, [lr]
 8003998:	b280      	uxth	r0, r0
 800399a:	b292      	uxth	r2, r2
 800399c:	1a12      	subs	r2, r2, r0
 800399e:	445a      	add	r2, fp
 80039a0:	f8de 0000 	ldr.w	r0, [lr]
 80039a4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80039a8:	b29b      	uxth	r3, r3
 80039aa:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80039ae:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80039b2:	b292      	uxth	r2, r2
 80039b4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80039b8:	45e1      	cmp	r9, ip
 80039ba:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80039be:	f84e 2b04 	str.w	r2, [lr], #4
 80039c2:	d2de      	bcs.n	8003982 <quorem+0x42>
 80039c4:	9b00      	ldr	r3, [sp, #0]
 80039c6:	58eb      	ldr	r3, [r5, r3]
 80039c8:	b92b      	cbnz	r3, 80039d6 <quorem+0x96>
 80039ca:	9b01      	ldr	r3, [sp, #4]
 80039cc:	3b04      	subs	r3, #4
 80039ce:	429d      	cmp	r5, r3
 80039d0:	461a      	mov	r2, r3
 80039d2:	d32f      	bcc.n	8003a34 <quorem+0xf4>
 80039d4:	613c      	str	r4, [r7, #16]
 80039d6:	4638      	mov	r0, r7
 80039d8:	f001 f9c2 	bl	8004d60 <__mcmp>
 80039dc:	2800      	cmp	r0, #0
 80039de:	db25      	blt.n	8003a2c <quorem+0xec>
 80039e0:	4629      	mov	r1, r5
 80039e2:	2000      	movs	r0, #0
 80039e4:	f858 2b04 	ldr.w	r2, [r8], #4
 80039e8:	f8d1 c000 	ldr.w	ip, [r1]
 80039ec:	fa1f fe82 	uxth.w	lr, r2
 80039f0:	fa1f f38c 	uxth.w	r3, ip
 80039f4:	eba3 030e 	sub.w	r3, r3, lr
 80039f8:	4403      	add	r3, r0
 80039fa:	0c12      	lsrs	r2, r2, #16
 80039fc:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8003a00:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8003a04:	b29b      	uxth	r3, r3
 8003a06:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003a0a:	45c1      	cmp	r9, r8
 8003a0c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8003a10:	f841 3b04 	str.w	r3, [r1], #4
 8003a14:	d2e6      	bcs.n	80039e4 <quorem+0xa4>
 8003a16:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003a1a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003a1e:	b922      	cbnz	r2, 8003a2a <quorem+0xea>
 8003a20:	3b04      	subs	r3, #4
 8003a22:	429d      	cmp	r5, r3
 8003a24:	461a      	mov	r2, r3
 8003a26:	d30b      	bcc.n	8003a40 <quorem+0x100>
 8003a28:	613c      	str	r4, [r7, #16]
 8003a2a:	3601      	adds	r6, #1
 8003a2c:	4630      	mov	r0, r6
 8003a2e:	b003      	add	sp, #12
 8003a30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003a34:	6812      	ldr	r2, [r2, #0]
 8003a36:	3b04      	subs	r3, #4
 8003a38:	2a00      	cmp	r2, #0
 8003a3a:	d1cb      	bne.n	80039d4 <quorem+0x94>
 8003a3c:	3c01      	subs	r4, #1
 8003a3e:	e7c6      	b.n	80039ce <quorem+0x8e>
 8003a40:	6812      	ldr	r2, [r2, #0]
 8003a42:	3b04      	subs	r3, #4
 8003a44:	2a00      	cmp	r2, #0
 8003a46:	d1ef      	bne.n	8003a28 <quorem+0xe8>
 8003a48:	3c01      	subs	r4, #1
 8003a4a:	e7ea      	b.n	8003a22 <quorem+0xe2>
 8003a4c:	2000      	movs	r0, #0
 8003a4e:	e7ee      	b.n	8003a2e <quorem+0xee>

08003a50 <_dtoa_r>:
 8003a50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a54:	4614      	mov	r4, r2
 8003a56:	461d      	mov	r5, r3
 8003a58:	69c7      	ldr	r7, [r0, #28]
 8003a5a:	b097      	sub	sp, #92	@ 0x5c
 8003a5c:	4683      	mov	fp, r0
 8003a5e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8003a62:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8003a64:	b97f      	cbnz	r7, 8003a86 <_dtoa_r+0x36>
 8003a66:	2010      	movs	r0, #16
 8003a68:	f000 fe02 	bl	8004670 <malloc>
 8003a6c:	4602      	mov	r2, r0
 8003a6e:	f8cb 001c 	str.w	r0, [fp, #28]
 8003a72:	b920      	cbnz	r0, 8003a7e <_dtoa_r+0x2e>
 8003a74:	21ef      	movs	r1, #239	@ 0xef
 8003a76:	4ba8      	ldr	r3, [pc, #672]	@ (8003d18 <_dtoa_r+0x2c8>)
 8003a78:	48a8      	ldr	r0, [pc, #672]	@ (8003d1c <_dtoa_r+0x2cc>)
 8003a7a:	f002 fc23 	bl	80062c4 <__assert_func>
 8003a7e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8003a82:	6007      	str	r7, [r0, #0]
 8003a84:	60c7      	str	r7, [r0, #12]
 8003a86:	f8db 301c 	ldr.w	r3, [fp, #28]
 8003a8a:	6819      	ldr	r1, [r3, #0]
 8003a8c:	b159      	cbz	r1, 8003aa6 <_dtoa_r+0x56>
 8003a8e:	685a      	ldr	r2, [r3, #4]
 8003a90:	2301      	movs	r3, #1
 8003a92:	4093      	lsls	r3, r2
 8003a94:	604a      	str	r2, [r1, #4]
 8003a96:	608b      	str	r3, [r1, #8]
 8003a98:	4658      	mov	r0, fp
 8003a9a:	f000 fedf 	bl	800485c <_Bfree>
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	f8db 301c 	ldr.w	r3, [fp, #28]
 8003aa4:	601a      	str	r2, [r3, #0]
 8003aa6:	1e2b      	subs	r3, r5, #0
 8003aa8:	bfaf      	iteee	ge
 8003aaa:	2300      	movge	r3, #0
 8003aac:	2201      	movlt	r2, #1
 8003aae:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8003ab2:	9303      	strlt	r3, [sp, #12]
 8003ab4:	bfa8      	it	ge
 8003ab6:	6033      	strge	r3, [r6, #0]
 8003ab8:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8003abc:	4b98      	ldr	r3, [pc, #608]	@ (8003d20 <_dtoa_r+0x2d0>)
 8003abe:	bfb8      	it	lt
 8003ac0:	6032      	strlt	r2, [r6, #0]
 8003ac2:	ea33 0308 	bics.w	r3, r3, r8
 8003ac6:	d112      	bne.n	8003aee <_dtoa_r+0x9e>
 8003ac8:	f242 730f 	movw	r3, #9999	@ 0x270f
 8003acc:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8003ace:	6013      	str	r3, [r2, #0]
 8003ad0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8003ad4:	4323      	orrs	r3, r4
 8003ad6:	f000 8550 	beq.w	800457a <_dtoa_r+0xb2a>
 8003ada:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8003adc:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8003d24 <_dtoa_r+0x2d4>
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	f000 8552 	beq.w	800458a <_dtoa_r+0xb3a>
 8003ae6:	f10a 0303 	add.w	r3, sl, #3
 8003aea:	f000 bd4c 	b.w	8004586 <_dtoa_r+0xb36>
 8003aee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003af2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8003af6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003afa:	2200      	movs	r2, #0
 8003afc:	2300      	movs	r3, #0
 8003afe:	f7fc ff53 	bl	80009a8 <__aeabi_dcmpeq>
 8003b02:	4607      	mov	r7, r0
 8003b04:	b158      	cbz	r0, 8003b1e <_dtoa_r+0xce>
 8003b06:	2301      	movs	r3, #1
 8003b08:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8003b0a:	6013      	str	r3, [r2, #0]
 8003b0c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8003b0e:	b113      	cbz	r3, 8003b16 <_dtoa_r+0xc6>
 8003b10:	4b85      	ldr	r3, [pc, #532]	@ (8003d28 <_dtoa_r+0x2d8>)
 8003b12:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8003b14:	6013      	str	r3, [r2, #0]
 8003b16:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8003d2c <_dtoa_r+0x2dc>
 8003b1a:	f000 bd36 	b.w	800458a <_dtoa_r+0xb3a>
 8003b1e:	ab14      	add	r3, sp, #80	@ 0x50
 8003b20:	9301      	str	r3, [sp, #4]
 8003b22:	ab15      	add	r3, sp, #84	@ 0x54
 8003b24:	9300      	str	r3, [sp, #0]
 8003b26:	4658      	mov	r0, fp
 8003b28:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8003b2c:	f001 fa30 	bl	8004f90 <__d2b>
 8003b30:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8003b34:	4681      	mov	r9, r0
 8003b36:	2e00      	cmp	r6, #0
 8003b38:	d077      	beq.n	8003c2a <_dtoa_r+0x1da>
 8003b3a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003b3e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003b40:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8003b44:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003b48:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8003b4c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8003b50:	9712      	str	r7, [sp, #72]	@ 0x48
 8003b52:	4619      	mov	r1, r3
 8003b54:	2200      	movs	r2, #0
 8003b56:	4b76      	ldr	r3, [pc, #472]	@ (8003d30 <_dtoa_r+0x2e0>)
 8003b58:	f7fc fb06 	bl	8000168 <__aeabi_dsub>
 8003b5c:	a368      	add	r3, pc, #416	@ (adr r3, 8003d00 <_dtoa_r+0x2b0>)
 8003b5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b62:	f7fc fcb9 	bl	80004d8 <__aeabi_dmul>
 8003b66:	a368      	add	r3, pc, #416	@ (adr r3, 8003d08 <_dtoa_r+0x2b8>)
 8003b68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b6c:	f7fc fafe 	bl	800016c <__adddf3>
 8003b70:	4604      	mov	r4, r0
 8003b72:	4630      	mov	r0, r6
 8003b74:	460d      	mov	r5, r1
 8003b76:	f7fc fc45 	bl	8000404 <__aeabi_i2d>
 8003b7a:	a365      	add	r3, pc, #404	@ (adr r3, 8003d10 <_dtoa_r+0x2c0>)
 8003b7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b80:	f7fc fcaa 	bl	80004d8 <__aeabi_dmul>
 8003b84:	4602      	mov	r2, r0
 8003b86:	460b      	mov	r3, r1
 8003b88:	4620      	mov	r0, r4
 8003b8a:	4629      	mov	r1, r5
 8003b8c:	f7fc faee 	bl	800016c <__adddf3>
 8003b90:	4604      	mov	r4, r0
 8003b92:	460d      	mov	r5, r1
 8003b94:	f7fc ff50 	bl	8000a38 <__aeabi_d2iz>
 8003b98:	2200      	movs	r2, #0
 8003b9a:	4607      	mov	r7, r0
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	4620      	mov	r0, r4
 8003ba0:	4629      	mov	r1, r5
 8003ba2:	f7fc ff0b 	bl	80009bc <__aeabi_dcmplt>
 8003ba6:	b140      	cbz	r0, 8003bba <_dtoa_r+0x16a>
 8003ba8:	4638      	mov	r0, r7
 8003baa:	f7fc fc2b 	bl	8000404 <__aeabi_i2d>
 8003bae:	4622      	mov	r2, r4
 8003bb0:	462b      	mov	r3, r5
 8003bb2:	f7fc fef9 	bl	80009a8 <__aeabi_dcmpeq>
 8003bb6:	b900      	cbnz	r0, 8003bba <_dtoa_r+0x16a>
 8003bb8:	3f01      	subs	r7, #1
 8003bba:	2f16      	cmp	r7, #22
 8003bbc:	d853      	bhi.n	8003c66 <_dtoa_r+0x216>
 8003bbe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003bc2:	4b5c      	ldr	r3, [pc, #368]	@ (8003d34 <_dtoa_r+0x2e4>)
 8003bc4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8003bc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bcc:	f7fc fef6 	bl	80009bc <__aeabi_dcmplt>
 8003bd0:	2800      	cmp	r0, #0
 8003bd2:	d04a      	beq.n	8003c6a <_dtoa_r+0x21a>
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	3f01      	subs	r7, #1
 8003bd8:	930f      	str	r3, [sp, #60]	@ 0x3c
 8003bda:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8003bdc:	1b9b      	subs	r3, r3, r6
 8003bde:	1e5a      	subs	r2, r3, #1
 8003be0:	bf46      	itte	mi
 8003be2:	f1c3 0801 	rsbmi	r8, r3, #1
 8003be6:	2300      	movmi	r3, #0
 8003be8:	f04f 0800 	movpl.w	r8, #0
 8003bec:	9209      	str	r2, [sp, #36]	@ 0x24
 8003bee:	bf48      	it	mi
 8003bf0:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8003bf2:	2f00      	cmp	r7, #0
 8003bf4:	db3b      	blt.n	8003c6e <_dtoa_r+0x21e>
 8003bf6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003bf8:	970e      	str	r7, [sp, #56]	@ 0x38
 8003bfa:	443b      	add	r3, r7
 8003bfc:	9309      	str	r3, [sp, #36]	@ 0x24
 8003bfe:	2300      	movs	r3, #0
 8003c00:	930a      	str	r3, [sp, #40]	@ 0x28
 8003c02:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8003c04:	2b09      	cmp	r3, #9
 8003c06:	d866      	bhi.n	8003cd6 <_dtoa_r+0x286>
 8003c08:	2b05      	cmp	r3, #5
 8003c0a:	bfc4      	itt	gt
 8003c0c:	3b04      	subgt	r3, #4
 8003c0e:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8003c10:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8003c12:	bfc8      	it	gt
 8003c14:	2400      	movgt	r4, #0
 8003c16:	f1a3 0302 	sub.w	r3, r3, #2
 8003c1a:	bfd8      	it	le
 8003c1c:	2401      	movle	r4, #1
 8003c1e:	2b03      	cmp	r3, #3
 8003c20:	d864      	bhi.n	8003cec <_dtoa_r+0x29c>
 8003c22:	e8df f003 	tbb	[pc, r3]
 8003c26:	382b      	.short	0x382b
 8003c28:	5636      	.short	0x5636
 8003c2a:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8003c2e:	441e      	add	r6, r3
 8003c30:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8003c34:	2b20      	cmp	r3, #32
 8003c36:	bfc1      	itttt	gt
 8003c38:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8003c3c:	fa08 f803 	lslgt.w	r8, r8, r3
 8003c40:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8003c44:	fa24 f303 	lsrgt.w	r3, r4, r3
 8003c48:	bfd6      	itet	le
 8003c4a:	f1c3 0320 	rsble	r3, r3, #32
 8003c4e:	ea48 0003 	orrgt.w	r0, r8, r3
 8003c52:	fa04 f003 	lslle.w	r0, r4, r3
 8003c56:	f7fc fbc5 	bl	80003e4 <__aeabi_ui2d>
 8003c5a:	2201      	movs	r2, #1
 8003c5c:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8003c60:	3e01      	subs	r6, #1
 8003c62:	9212      	str	r2, [sp, #72]	@ 0x48
 8003c64:	e775      	b.n	8003b52 <_dtoa_r+0x102>
 8003c66:	2301      	movs	r3, #1
 8003c68:	e7b6      	b.n	8003bd8 <_dtoa_r+0x188>
 8003c6a:	900f      	str	r0, [sp, #60]	@ 0x3c
 8003c6c:	e7b5      	b.n	8003bda <_dtoa_r+0x18a>
 8003c6e:	427b      	negs	r3, r7
 8003c70:	930a      	str	r3, [sp, #40]	@ 0x28
 8003c72:	2300      	movs	r3, #0
 8003c74:	eba8 0807 	sub.w	r8, r8, r7
 8003c78:	930e      	str	r3, [sp, #56]	@ 0x38
 8003c7a:	e7c2      	b.n	8003c02 <_dtoa_r+0x1b2>
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003c80:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	dc35      	bgt.n	8003cf2 <_dtoa_r+0x2a2>
 8003c86:	2301      	movs	r3, #1
 8003c88:	461a      	mov	r2, r3
 8003c8a:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8003c8e:	9221      	str	r2, [sp, #132]	@ 0x84
 8003c90:	e00b      	b.n	8003caa <_dtoa_r+0x25a>
 8003c92:	2301      	movs	r3, #1
 8003c94:	e7f3      	b.n	8003c7e <_dtoa_r+0x22e>
 8003c96:	2300      	movs	r3, #0
 8003c98:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003c9a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003c9c:	18fb      	adds	r3, r7, r3
 8003c9e:	9308      	str	r3, [sp, #32]
 8003ca0:	3301      	adds	r3, #1
 8003ca2:	2b01      	cmp	r3, #1
 8003ca4:	9307      	str	r3, [sp, #28]
 8003ca6:	bfb8      	it	lt
 8003ca8:	2301      	movlt	r3, #1
 8003caa:	2100      	movs	r1, #0
 8003cac:	2204      	movs	r2, #4
 8003cae:	f8db 001c 	ldr.w	r0, [fp, #28]
 8003cb2:	f102 0514 	add.w	r5, r2, #20
 8003cb6:	429d      	cmp	r5, r3
 8003cb8:	d91f      	bls.n	8003cfa <_dtoa_r+0x2aa>
 8003cba:	6041      	str	r1, [r0, #4]
 8003cbc:	4658      	mov	r0, fp
 8003cbe:	f000 fd8d 	bl	80047dc <_Balloc>
 8003cc2:	4682      	mov	sl, r0
 8003cc4:	2800      	cmp	r0, #0
 8003cc6:	d139      	bne.n	8003d3c <_dtoa_r+0x2ec>
 8003cc8:	4602      	mov	r2, r0
 8003cca:	f240 11af 	movw	r1, #431	@ 0x1af
 8003cce:	4b1a      	ldr	r3, [pc, #104]	@ (8003d38 <_dtoa_r+0x2e8>)
 8003cd0:	e6d2      	b.n	8003a78 <_dtoa_r+0x28>
 8003cd2:	2301      	movs	r3, #1
 8003cd4:	e7e0      	b.n	8003c98 <_dtoa_r+0x248>
 8003cd6:	2401      	movs	r4, #1
 8003cd8:	2300      	movs	r3, #0
 8003cda:	940b      	str	r4, [sp, #44]	@ 0x2c
 8003cdc:	9320      	str	r3, [sp, #128]	@ 0x80
 8003cde:	f04f 33ff 	mov.w	r3, #4294967295
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8003ce8:	2312      	movs	r3, #18
 8003cea:	e7d0      	b.n	8003c8e <_dtoa_r+0x23e>
 8003cec:	2301      	movs	r3, #1
 8003cee:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003cf0:	e7f5      	b.n	8003cde <_dtoa_r+0x28e>
 8003cf2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003cf4:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8003cf8:	e7d7      	b.n	8003caa <_dtoa_r+0x25a>
 8003cfa:	3101      	adds	r1, #1
 8003cfc:	0052      	lsls	r2, r2, #1
 8003cfe:	e7d8      	b.n	8003cb2 <_dtoa_r+0x262>
 8003d00:	636f4361 	.word	0x636f4361
 8003d04:	3fd287a7 	.word	0x3fd287a7
 8003d08:	8b60c8b3 	.word	0x8b60c8b3
 8003d0c:	3fc68a28 	.word	0x3fc68a28
 8003d10:	509f79fb 	.word	0x509f79fb
 8003d14:	3fd34413 	.word	0x3fd34413
 8003d18:	08007044 	.word	0x08007044
 8003d1c:	0800705b 	.word	0x0800705b
 8003d20:	7ff00000 	.word	0x7ff00000
 8003d24:	08007040 	.word	0x08007040
 8003d28:	0800700f 	.word	0x0800700f
 8003d2c:	0800700e 	.word	0x0800700e
 8003d30:	3ff80000 	.word	0x3ff80000
 8003d34:	08007158 	.word	0x08007158
 8003d38:	080070b3 	.word	0x080070b3
 8003d3c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8003d40:	6018      	str	r0, [r3, #0]
 8003d42:	9b07      	ldr	r3, [sp, #28]
 8003d44:	2b0e      	cmp	r3, #14
 8003d46:	f200 80a4 	bhi.w	8003e92 <_dtoa_r+0x442>
 8003d4a:	2c00      	cmp	r4, #0
 8003d4c:	f000 80a1 	beq.w	8003e92 <_dtoa_r+0x442>
 8003d50:	2f00      	cmp	r7, #0
 8003d52:	dd33      	ble.n	8003dbc <_dtoa_r+0x36c>
 8003d54:	4b86      	ldr	r3, [pc, #536]	@ (8003f70 <_dtoa_r+0x520>)
 8003d56:	f007 020f 	and.w	r2, r7, #15
 8003d5a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003d5e:	05f8      	lsls	r0, r7, #23
 8003d60:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003d64:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8003d68:	ea4f 1427 	mov.w	r4, r7, asr #4
 8003d6c:	d516      	bpl.n	8003d9c <_dtoa_r+0x34c>
 8003d6e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003d72:	4b80      	ldr	r3, [pc, #512]	@ (8003f74 <_dtoa_r+0x524>)
 8003d74:	2603      	movs	r6, #3
 8003d76:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003d7a:	f7fc fcd7 	bl	800072c <__aeabi_ddiv>
 8003d7e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003d82:	f004 040f 	and.w	r4, r4, #15
 8003d86:	4d7b      	ldr	r5, [pc, #492]	@ (8003f74 <_dtoa_r+0x524>)
 8003d88:	b954      	cbnz	r4, 8003da0 <_dtoa_r+0x350>
 8003d8a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003d8e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003d92:	f7fc fccb 	bl	800072c <__aeabi_ddiv>
 8003d96:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003d9a:	e028      	b.n	8003dee <_dtoa_r+0x39e>
 8003d9c:	2602      	movs	r6, #2
 8003d9e:	e7f2      	b.n	8003d86 <_dtoa_r+0x336>
 8003da0:	07e1      	lsls	r1, r4, #31
 8003da2:	d508      	bpl.n	8003db6 <_dtoa_r+0x366>
 8003da4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003da8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003dac:	f7fc fb94 	bl	80004d8 <__aeabi_dmul>
 8003db0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003db4:	3601      	adds	r6, #1
 8003db6:	1064      	asrs	r4, r4, #1
 8003db8:	3508      	adds	r5, #8
 8003dba:	e7e5      	b.n	8003d88 <_dtoa_r+0x338>
 8003dbc:	f000 80d2 	beq.w	8003f64 <_dtoa_r+0x514>
 8003dc0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003dc4:	427c      	negs	r4, r7
 8003dc6:	4b6a      	ldr	r3, [pc, #424]	@ (8003f70 <_dtoa_r+0x520>)
 8003dc8:	f004 020f 	and.w	r2, r4, #15
 8003dcc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003dd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dd4:	f7fc fb80 	bl	80004d8 <__aeabi_dmul>
 8003dd8:	2602      	movs	r6, #2
 8003dda:	2300      	movs	r3, #0
 8003ddc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003de0:	4d64      	ldr	r5, [pc, #400]	@ (8003f74 <_dtoa_r+0x524>)
 8003de2:	1124      	asrs	r4, r4, #4
 8003de4:	2c00      	cmp	r4, #0
 8003de6:	f040 80b2 	bne.w	8003f4e <_dtoa_r+0x4fe>
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d1d3      	bne.n	8003d96 <_dtoa_r+0x346>
 8003dee:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8003df2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	f000 80b7 	beq.w	8003f68 <_dtoa_r+0x518>
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	4620      	mov	r0, r4
 8003dfe:	4629      	mov	r1, r5
 8003e00:	4b5d      	ldr	r3, [pc, #372]	@ (8003f78 <_dtoa_r+0x528>)
 8003e02:	f7fc fddb 	bl	80009bc <__aeabi_dcmplt>
 8003e06:	2800      	cmp	r0, #0
 8003e08:	f000 80ae 	beq.w	8003f68 <_dtoa_r+0x518>
 8003e0c:	9b07      	ldr	r3, [sp, #28]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	f000 80aa 	beq.w	8003f68 <_dtoa_r+0x518>
 8003e14:	9b08      	ldr	r3, [sp, #32]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	dd37      	ble.n	8003e8a <_dtoa_r+0x43a>
 8003e1a:	1e7b      	subs	r3, r7, #1
 8003e1c:	4620      	mov	r0, r4
 8003e1e:	9304      	str	r3, [sp, #16]
 8003e20:	2200      	movs	r2, #0
 8003e22:	4629      	mov	r1, r5
 8003e24:	4b55      	ldr	r3, [pc, #340]	@ (8003f7c <_dtoa_r+0x52c>)
 8003e26:	f7fc fb57 	bl	80004d8 <__aeabi_dmul>
 8003e2a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003e2e:	9c08      	ldr	r4, [sp, #32]
 8003e30:	3601      	adds	r6, #1
 8003e32:	4630      	mov	r0, r6
 8003e34:	f7fc fae6 	bl	8000404 <__aeabi_i2d>
 8003e38:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003e3c:	f7fc fb4c 	bl	80004d8 <__aeabi_dmul>
 8003e40:	2200      	movs	r2, #0
 8003e42:	4b4f      	ldr	r3, [pc, #316]	@ (8003f80 <_dtoa_r+0x530>)
 8003e44:	f7fc f992 	bl	800016c <__adddf3>
 8003e48:	4605      	mov	r5, r0
 8003e4a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8003e4e:	2c00      	cmp	r4, #0
 8003e50:	f040 809a 	bne.w	8003f88 <_dtoa_r+0x538>
 8003e54:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	4b4a      	ldr	r3, [pc, #296]	@ (8003f84 <_dtoa_r+0x534>)
 8003e5c:	f7fc f984 	bl	8000168 <__aeabi_dsub>
 8003e60:	4602      	mov	r2, r0
 8003e62:	460b      	mov	r3, r1
 8003e64:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003e68:	462a      	mov	r2, r5
 8003e6a:	4633      	mov	r3, r6
 8003e6c:	f7fc fdc4 	bl	80009f8 <__aeabi_dcmpgt>
 8003e70:	2800      	cmp	r0, #0
 8003e72:	f040 828e 	bne.w	8004392 <_dtoa_r+0x942>
 8003e76:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003e7a:	462a      	mov	r2, r5
 8003e7c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8003e80:	f7fc fd9c 	bl	80009bc <__aeabi_dcmplt>
 8003e84:	2800      	cmp	r0, #0
 8003e86:	f040 8127 	bne.w	80040d8 <_dtoa_r+0x688>
 8003e8a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8003e8e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8003e92:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	f2c0 8163 	blt.w	8004160 <_dtoa_r+0x710>
 8003e9a:	2f0e      	cmp	r7, #14
 8003e9c:	f300 8160 	bgt.w	8004160 <_dtoa_r+0x710>
 8003ea0:	4b33      	ldr	r3, [pc, #204]	@ (8003f70 <_dtoa_r+0x520>)
 8003ea2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8003ea6:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003eaa:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8003eae:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	da03      	bge.n	8003ebc <_dtoa_r+0x46c>
 8003eb4:	9b07      	ldr	r3, [sp, #28]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	f340 8100 	ble.w	80040bc <_dtoa_r+0x66c>
 8003ebc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8003ec0:	4656      	mov	r6, sl
 8003ec2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003ec6:	4620      	mov	r0, r4
 8003ec8:	4629      	mov	r1, r5
 8003eca:	f7fc fc2f 	bl	800072c <__aeabi_ddiv>
 8003ece:	f7fc fdb3 	bl	8000a38 <__aeabi_d2iz>
 8003ed2:	4680      	mov	r8, r0
 8003ed4:	f7fc fa96 	bl	8000404 <__aeabi_i2d>
 8003ed8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003edc:	f7fc fafc 	bl	80004d8 <__aeabi_dmul>
 8003ee0:	4602      	mov	r2, r0
 8003ee2:	460b      	mov	r3, r1
 8003ee4:	4620      	mov	r0, r4
 8003ee6:	4629      	mov	r1, r5
 8003ee8:	f7fc f93e 	bl	8000168 <__aeabi_dsub>
 8003eec:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8003ef0:	9d07      	ldr	r5, [sp, #28]
 8003ef2:	f806 4b01 	strb.w	r4, [r6], #1
 8003ef6:	eba6 040a 	sub.w	r4, r6, sl
 8003efa:	42a5      	cmp	r5, r4
 8003efc:	4602      	mov	r2, r0
 8003efe:	460b      	mov	r3, r1
 8003f00:	f040 8116 	bne.w	8004130 <_dtoa_r+0x6e0>
 8003f04:	f7fc f932 	bl	800016c <__adddf3>
 8003f08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003f0c:	4604      	mov	r4, r0
 8003f0e:	460d      	mov	r5, r1
 8003f10:	f7fc fd72 	bl	80009f8 <__aeabi_dcmpgt>
 8003f14:	2800      	cmp	r0, #0
 8003f16:	f040 80f8 	bne.w	800410a <_dtoa_r+0x6ba>
 8003f1a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003f1e:	4620      	mov	r0, r4
 8003f20:	4629      	mov	r1, r5
 8003f22:	f7fc fd41 	bl	80009a8 <__aeabi_dcmpeq>
 8003f26:	b118      	cbz	r0, 8003f30 <_dtoa_r+0x4e0>
 8003f28:	f018 0f01 	tst.w	r8, #1
 8003f2c:	f040 80ed 	bne.w	800410a <_dtoa_r+0x6ba>
 8003f30:	4649      	mov	r1, r9
 8003f32:	4658      	mov	r0, fp
 8003f34:	f000 fc92 	bl	800485c <_Bfree>
 8003f38:	2300      	movs	r3, #0
 8003f3a:	7033      	strb	r3, [r6, #0]
 8003f3c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8003f3e:	3701      	adds	r7, #1
 8003f40:	601f      	str	r7, [r3, #0]
 8003f42:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	f000 8320 	beq.w	800458a <_dtoa_r+0xb3a>
 8003f4a:	601e      	str	r6, [r3, #0]
 8003f4c:	e31d      	b.n	800458a <_dtoa_r+0xb3a>
 8003f4e:	07e2      	lsls	r2, r4, #31
 8003f50:	d505      	bpl.n	8003f5e <_dtoa_r+0x50e>
 8003f52:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003f56:	f7fc fabf 	bl	80004d8 <__aeabi_dmul>
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	3601      	adds	r6, #1
 8003f5e:	1064      	asrs	r4, r4, #1
 8003f60:	3508      	adds	r5, #8
 8003f62:	e73f      	b.n	8003de4 <_dtoa_r+0x394>
 8003f64:	2602      	movs	r6, #2
 8003f66:	e742      	b.n	8003dee <_dtoa_r+0x39e>
 8003f68:	9c07      	ldr	r4, [sp, #28]
 8003f6a:	9704      	str	r7, [sp, #16]
 8003f6c:	e761      	b.n	8003e32 <_dtoa_r+0x3e2>
 8003f6e:	bf00      	nop
 8003f70:	08007158 	.word	0x08007158
 8003f74:	08007130 	.word	0x08007130
 8003f78:	3ff00000 	.word	0x3ff00000
 8003f7c:	40240000 	.word	0x40240000
 8003f80:	401c0000 	.word	0x401c0000
 8003f84:	40140000 	.word	0x40140000
 8003f88:	4b70      	ldr	r3, [pc, #448]	@ (800414c <_dtoa_r+0x6fc>)
 8003f8a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8003f8c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8003f90:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8003f94:	4454      	add	r4, sl
 8003f96:	2900      	cmp	r1, #0
 8003f98:	d045      	beq.n	8004026 <_dtoa_r+0x5d6>
 8003f9a:	2000      	movs	r0, #0
 8003f9c:	496c      	ldr	r1, [pc, #432]	@ (8004150 <_dtoa_r+0x700>)
 8003f9e:	f7fc fbc5 	bl	800072c <__aeabi_ddiv>
 8003fa2:	4633      	mov	r3, r6
 8003fa4:	462a      	mov	r2, r5
 8003fa6:	f7fc f8df 	bl	8000168 <__aeabi_dsub>
 8003faa:	4656      	mov	r6, sl
 8003fac:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8003fb0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003fb4:	f7fc fd40 	bl	8000a38 <__aeabi_d2iz>
 8003fb8:	4605      	mov	r5, r0
 8003fba:	f7fc fa23 	bl	8000404 <__aeabi_i2d>
 8003fbe:	4602      	mov	r2, r0
 8003fc0:	460b      	mov	r3, r1
 8003fc2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003fc6:	f7fc f8cf 	bl	8000168 <__aeabi_dsub>
 8003fca:	4602      	mov	r2, r0
 8003fcc:	460b      	mov	r3, r1
 8003fce:	3530      	adds	r5, #48	@ 0x30
 8003fd0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003fd4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8003fd8:	f806 5b01 	strb.w	r5, [r6], #1
 8003fdc:	f7fc fcee 	bl	80009bc <__aeabi_dcmplt>
 8003fe0:	2800      	cmp	r0, #0
 8003fe2:	d163      	bne.n	80040ac <_dtoa_r+0x65c>
 8003fe4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003fe8:	2000      	movs	r0, #0
 8003fea:	495a      	ldr	r1, [pc, #360]	@ (8004154 <_dtoa_r+0x704>)
 8003fec:	f7fc f8bc 	bl	8000168 <__aeabi_dsub>
 8003ff0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8003ff4:	f7fc fce2 	bl	80009bc <__aeabi_dcmplt>
 8003ff8:	2800      	cmp	r0, #0
 8003ffa:	f040 8087 	bne.w	800410c <_dtoa_r+0x6bc>
 8003ffe:	42a6      	cmp	r6, r4
 8004000:	f43f af43 	beq.w	8003e8a <_dtoa_r+0x43a>
 8004004:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004008:	2200      	movs	r2, #0
 800400a:	4b53      	ldr	r3, [pc, #332]	@ (8004158 <_dtoa_r+0x708>)
 800400c:	f7fc fa64 	bl	80004d8 <__aeabi_dmul>
 8004010:	2200      	movs	r2, #0
 8004012:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004016:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800401a:	4b4f      	ldr	r3, [pc, #316]	@ (8004158 <_dtoa_r+0x708>)
 800401c:	f7fc fa5c 	bl	80004d8 <__aeabi_dmul>
 8004020:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004024:	e7c4      	b.n	8003fb0 <_dtoa_r+0x560>
 8004026:	4631      	mov	r1, r6
 8004028:	4628      	mov	r0, r5
 800402a:	f7fc fa55 	bl	80004d8 <__aeabi_dmul>
 800402e:	4656      	mov	r6, sl
 8004030:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004034:	9413      	str	r4, [sp, #76]	@ 0x4c
 8004036:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800403a:	f7fc fcfd 	bl	8000a38 <__aeabi_d2iz>
 800403e:	4605      	mov	r5, r0
 8004040:	f7fc f9e0 	bl	8000404 <__aeabi_i2d>
 8004044:	4602      	mov	r2, r0
 8004046:	460b      	mov	r3, r1
 8004048:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800404c:	f7fc f88c 	bl	8000168 <__aeabi_dsub>
 8004050:	4602      	mov	r2, r0
 8004052:	460b      	mov	r3, r1
 8004054:	3530      	adds	r5, #48	@ 0x30
 8004056:	f806 5b01 	strb.w	r5, [r6], #1
 800405a:	42a6      	cmp	r6, r4
 800405c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004060:	f04f 0200 	mov.w	r2, #0
 8004064:	d124      	bne.n	80040b0 <_dtoa_r+0x660>
 8004066:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800406a:	4b39      	ldr	r3, [pc, #228]	@ (8004150 <_dtoa_r+0x700>)
 800406c:	f7fc f87e 	bl	800016c <__adddf3>
 8004070:	4602      	mov	r2, r0
 8004072:	460b      	mov	r3, r1
 8004074:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004078:	f7fc fcbe 	bl	80009f8 <__aeabi_dcmpgt>
 800407c:	2800      	cmp	r0, #0
 800407e:	d145      	bne.n	800410c <_dtoa_r+0x6bc>
 8004080:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004084:	2000      	movs	r0, #0
 8004086:	4932      	ldr	r1, [pc, #200]	@ (8004150 <_dtoa_r+0x700>)
 8004088:	f7fc f86e 	bl	8000168 <__aeabi_dsub>
 800408c:	4602      	mov	r2, r0
 800408e:	460b      	mov	r3, r1
 8004090:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004094:	f7fc fc92 	bl	80009bc <__aeabi_dcmplt>
 8004098:	2800      	cmp	r0, #0
 800409a:	f43f aef6 	beq.w	8003e8a <_dtoa_r+0x43a>
 800409e:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80040a0:	1e73      	subs	r3, r6, #1
 80040a2:	9313      	str	r3, [sp, #76]	@ 0x4c
 80040a4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80040a8:	2b30      	cmp	r3, #48	@ 0x30
 80040aa:	d0f8      	beq.n	800409e <_dtoa_r+0x64e>
 80040ac:	9f04      	ldr	r7, [sp, #16]
 80040ae:	e73f      	b.n	8003f30 <_dtoa_r+0x4e0>
 80040b0:	4b29      	ldr	r3, [pc, #164]	@ (8004158 <_dtoa_r+0x708>)
 80040b2:	f7fc fa11 	bl	80004d8 <__aeabi_dmul>
 80040b6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80040ba:	e7bc      	b.n	8004036 <_dtoa_r+0x5e6>
 80040bc:	d10c      	bne.n	80040d8 <_dtoa_r+0x688>
 80040be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80040c2:	2200      	movs	r2, #0
 80040c4:	4b25      	ldr	r3, [pc, #148]	@ (800415c <_dtoa_r+0x70c>)
 80040c6:	f7fc fa07 	bl	80004d8 <__aeabi_dmul>
 80040ca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80040ce:	f7fc fc89 	bl	80009e4 <__aeabi_dcmpge>
 80040d2:	2800      	cmp	r0, #0
 80040d4:	f000 815b 	beq.w	800438e <_dtoa_r+0x93e>
 80040d8:	2400      	movs	r4, #0
 80040da:	4625      	mov	r5, r4
 80040dc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80040de:	4656      	mov	r6, sl
 80040e0:	43db      	mvns	r3, r3
 80040e2:	9304      	str	r3, [sp, #16]
 80040e4:	2700      	movs	r7, #0
 80040e6:	4621      	mov	r1, r4
 80040e8:	4658      	mov	r0, fp
 80040ea:	f000 fbb7 	bl	800485c <_Bfree>
 80040ee:	2d00      	cmp	r5, #0
 80040f0:	d0dc      	beq.n	80040ac <_dtoa_r+0x65c>
 80040f2:	b12f      	cbz	r7, 8004100 <_dtoa_r+0x6b0>
 80040f4:	42af      	cmp	r7, r5
 80040f6:	d003      	beq.n	8004100 <_dtoa_r+0x6b0>
 80040f8:	4639      	mov	r1, r7
 80040fa:	4658      	mov	r0, fp
 80040fc:	f000 fbae 	bl	800485c <_Bfree>
 8004100:	4629      	mov	r1, r5
 8004102:	4658      	mov	r0, fp
 8004104:	f000 fbaa 	bl	800485c <_Bfree>
 8004108:	e7d0      	b.n	80040ac <_dtoa_r+0x65c>
 800410a:	9704      	str	r7, [sp, #16]
 800410c:	4633      	mov	r3, r6
 800410e:	461e      	mov	r6, r3
 8004110:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004114:	2a39      	cmp	r2, #57	@ 0x39
 8004116:	d107      	bne.n	8004128 <_dtoa_r+0x6d8>
 8004118:	459a      	cmp	sl, r3
 800411a:	d1f8      	bne.n	800410e <_dtoa_r+0x6be>
 800411c:	9a04      	ldr	r2, [sp, #16]
 800411e:	3201      	adds	r2, #1
 8004120:	9204      	str	r2, [sp, #16]
 8004122:	2230      	movs	r2, #48	@ 0x30
 8004124:	f88a 2000 	strb.w	r2, [sl]
 8004128:	781a      	ldrb	r2, [r3, #0]
 800412a:	3201      	adds	r2, #1
 800412c:	701a      	strb	r2, [r3, #0]
 800412e:	e7bd      	b.n	80040ac <_dtoa_r+0x65c>
 8004130:	2200      	movs	r2, #0
 8004132:	4b09      	ldr	r3, [pc, #36]	@ (8004158 <_dtoa_r+0x708>)
 8004134:	f7fc f9d0 	bl	80004d8 <__aeabi_dmul>
 8004138:	2200      	movs	r2, #0
 800413a:	2300      	movs	r3, #0
 800413c:	4604      	mov	r4, r0
 800413e:	460d      	mov	r5, r1
 8004140:	f7fc fc32 	bl	80009a8 <__aeabi_dcmpeq>
 8004144:	2800      	cmp	r0, #0
 8004146:	f43f aebc 	beq.w	8003ec2 <_dtoa_r+0x472>
 800414a:	e6f1      	b.n	8003f30 <_dtoa_r+0x4e0>
 800414c:	08007158 	.word	0x08007158
 8004150:	3fe00000 	.word	0x3fe00000
 8004154:	3ff00000 	.word	0x3ff00000
 8004158:	40240000 	.word	0x40240000
 800415c:	40140000 	.word	0x40140000
 8004160:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8004162:	2a00      	cmp	r2, #0
 8004164:	f000 80db 	beq.w	800431e <_dtoa_r+0x8ce>
 8004168:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800416a:	2a01      	cmp	r2, #1
 800416c:	f300 80bf 	bgt.w	80042ee <_dtoa_r+0x89e>
 8004170:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004172:	2a00      	cmp	r2, #0
 8004174:	f000 80b7 	beq.w	80042e6 <_dtoa_r+0x896>
 8004178:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800417c:	4646      	mov	r6, r8
 800417e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8004180:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004182:	2101      	movs	r1, #1
 8004184:	441a      	add	r2, r3
 8004186:	4658      	mov	r0, fp
 8004188:	4498      	add	r8, r3
 800418a:	9209      	str	r2, [sp, #36]	@ 0x24
 800418c:	f000 fc64 	bl	8004a58 <__i2b>
 8004190:	4605      	mov	r5, r0
 8004192:	b15e      	cbz	r6, 80041ac <_dtoa_r+0x75c>
 8004194:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004196:	2b00      	cmp	r3, #0
 8004198:	dd08      	ble.n	80041ac <_dtoa_r+0x75c>
 800419a:	42b3      	cmp	r3, r6
 800419c:	bfa8      	it	ge
 800419e:	4633      	movge	r3, r6
 80041a0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80041a2:	eba8 0803 	sub.w	r8, r8, r3
 80041a6:	1af6      	subs	r6, r6, r3
 80041a8:	1ad3      	subs	r3, r2, r3
 80041aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80041ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80041ae:	b1f3      	cbz	r3, 80041ee <_dtoa_r+0x79e>
 80041b0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	f000 80b7 	beq.w	8004326 <_dtoa_r+0x8d6>
 80041b8:	b18c      	cbz	r4, 80041de <_dtoa_r+0x78e>
 80041ba:	4629      	mov	r1, r5
 80041bc:	4622      	mov	r2, r4
 80041be:	4658      	mov	r0, fp
 80041c0:	f000 fd08 	bl	8004bd4 <__pow5mult>
 80041c4:	464a      	mov	r2, r9
 80041c6:	4601      	mov	r1, r0
 80041c8:	4605      	mov	r5, r0
 80041ca:	4658      	mov	r0, fp
 80041cc:	f000 fc5a 	bl	8004a84 <__multiply>
 80041d0:	4649      	mov	r1, r9
 80041d2:	9004      	str	r0, [sp, #16]
 80041d4:	4658      	mov	r0, fp
 80041d6:	f000 fb41 	bl	800485c <_Bfree>
 80041da:	9b04      	ldr	r3, [sp, #16]
 80041dc:	4699      	mov	r9, r3
 80041de:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80041e0:	1b1a      	subs	r2, r3, r4
 80041e2:	d004      	beq.n	80041ee <_dtoa_r+0x79e>
 80041e4:	4649      	mov	r1, r9
 80041e6:	4658      	mov	r0, fp
 80041e8:	f000 fcf4 	bl	8004bd4 <__pow5mult>
 80041ec:	4681      	mov	r9, r0
 80041ee:	2101      	movs	r1, #1
 80041f0:	4658      	mov	r0, fp
 80041f2:	f000 fc31 	bl	8004a58 <__i2b>
 80041f6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80041f8:	4604      	mov	r4, r0
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	f000 81c9 	beq.w	8004592 <_dtoa_r+0xb42>
 8004200:	461a      	mov	r2, r3
 8004202:	4601      	mov	r1, r0
 8004204:	4658      	mov	r0, fp
 8004206:	f000 fce5 	bl	8004bd4 <__pow5mult>
 800420a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800420c:	4604      	mov	r4, r0
 800420e:	2b01      	cmp	r3, #1
 8004210:	f300 808f 	bgt.w	8004332 <_dtoa_r+0x8e2>
 8004214:	9b02      	ldr	r3, [sp, #8]
 8004216:	2b00      	cmp	r3, #0
 8004218:	f040 8087 	bne.w	800432a <_dtoa_r+0x8da>
 800421c:	9b03      	ldr	r3, [sp, #12]
 800421e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004222:	2b00      	cmp	r3, #0
 8004224:	f040 8083 	bne.w	800432e <_dtoa_r+0x8de>
 8004228:	9b03      	ldr	r3, [sp, #12]
 800422a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800422e:	0d1b      	lsrs	r3, r3, #20
 8004230:	051b      	lsls	r3, r3, #20
 8004232:	b12b      	cbz	r3, 8004240 <_dtoa_r+0x7f0>
 8004234:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004236:	f108 0801 	add.w	r8, r8, #1
 800423a:	3301      	adds	r3, #1
 800423c:	9309      	str	r3, [sp, #36]	@ 0x24
 800423e:	2301      	movs	r3, #1
 8004240:	930a      	str	r3, [sp, #40]	@ 0x28
 8004242:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004244:	2b00      	cmp	r3, #0
 8004246:	f000 81aa 	beq.w	800459e <_dtoa_r+0xb4e>
 800424a:	6923      	ldr	r3, [r4, #16]
 800424c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004250:	6918      	ldr	r0, [r3, #16]
 8004252:	f000 fbb5 	bl	80049c0 <__hi0bits>
 8004256:	f1c0 0020 	rsb	r0, r0, #32
 800425a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800425c:	4418      	add	r0, r3
 800425e:	f010 001f 	ands.w	r0, r0, #31
 8004262:	d071      	beq.n	8004348 <_dtoa_r+0x8f8>
 8004264:	f1c0 0320 	rsb	r3, r0, #32
 8004268:	2b04      	cmp	r3, #4
 800426a:	dd65      	ble.n	8004338 <_dtoa_r+0x8e8>
 800426c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800426e:	f1c0 001c 	rsb	r0, r0, #28
 8004272:	4403      	add	r3, r0
 8004274:	4480      	add	r8, r0
 8004276:	4406      	add	r6, r0
 8004278:	9309      	str	r3, [sp, #36]	@ 0x24
 800427a:	f1b8 0f00 	cmp.w	r8, #0
 800427e:	dd05      	ble.n	800428c <_dtoa_r+0x83c>
 8004280:	4649      	mov	r1, r9
 8004282:	4642      	mov	r2, r8
 8004284:	4658      	mov	r0, fp
 8004286:	f000 fcff 	bl	8004c88 <__lshift>
 800428a:	4681      	mov	r9, r0
 800428c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800428e:	2b00      	cmp	r3, #0
 8004290:	dd05      	ble.n	800429e <_dtoa_r+0x84e>
 8004292:	4621      	mov	r1, r4
 8004294:	461a      	mov	r2, r3
 8004296:	4658      	mov	r0, fp
 8004298:	f000 fcf6 	bl	8004c88 <__lshift>
 800429c:	4604      	mov	r4, r0
 800429e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d053      	beq.n	800434c <_dtoa_r+0x8fc>
 80042a4:	4621      	mov	r1, r4
 80042a6:	4648      	mov	r0, r9
 80042a8:	f000 fd5a 	bl	8004d60 <__mcmp>
 80042ac:	2800      	cmp	r0, #0
 80042ae:	da4d      	bge.n	800434c <_dtoa_r+0x8fc>
 80042b0:	1e7b      	subs	r3, r7, #1
 80042b2:	4649      	mov	r1, r9
 80042b4:	9304      	str	r3, [sp, #16]
 80042b6:	220a      	movs	r2, #10
 80042b8:	2300      	movs	r3, #0
 80042ba:	4658      	mov	r0, fp
 80042bc:	f000 faf0 	bl	80048a0 <__multadd>
 80042c0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80042c2:	4681      	mov	r9, r0
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	f000 816c 	beq.w	80045a2 <_dtoa_r+0xb52>
 80042ca:	2300      	movs	r3, #0
 80042cc:	4629      	mov	r1, r5
 80042ce:	220a      	movs	r2, #10
 80042d0:	4658      	mov	r0, fp
 80042d2:	f000 fae5 	bl	80048a0 <__multadd>
 80042d6:	9b08      	ldr	r3, [sp, #32]
 80042d8:	4605      	mov	r5, r0
 80042da:	2b00      	cmp	r3, #0
 80042dc:	dc61      	bgt.n	80043a2 <_dtoa_r+0x952>
 80042de:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80042e0:	2b02      	cmp	r3, #2
 80042e2:	dc3b      	bgt.n	800435c <_dtoa_r+0x90c>
 80042e4:	e05d      	b.n	80043a2 <_dtoa_r+0x952>
 80042e6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80042e8:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80042ec:	e746      	b.n	800417c <_dtoa_r+0x72c>
 80042ee:	9b07      	ldr	r3, [sp, #28]
 80042f0:	1e5c      	subs	r4, r3, #1
 80042f2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80042f4:	42a3      	cmp	r3, r4
 80042f6:	bfbf      	itttt	lt
 80042f8:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80042fa:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 80042fc:	1ae3      	sublt	r3, r4, r3
 80042fe:	18d2      	addlt	r2, r2, r3
 8004300:	bfa8      	it	ge
 8004302:	1b1c      	subge	r4, r3, r4
 8004304:	9b07      	ldr	r3, [sp, #28]
 8004306:	bfbe      	ittt	lt
 8004308:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800430a:	920e      	strlt	r2, [sp, #56]	@ 0x38
 800430c:	2400      	movlt	r4, #0
 800430e:	2b00      	cmp	r3, #0
 8004310:	bfb5      	itete	lt
 8004312:	eba8 0603 	sublt.w	r6, r8, r3
 8004316:	4646      	movge	r6, r8
 8004318:	2300      	movlt	r3, #0
 800431a:	9b07      	ldrge	r3, [sp, #28]
 800431c:	e730      	b.n	8004180 <_dtoa_r+0x730>
 800431e:	4646      	mov	r6, r8
 8004320:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8004322:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8004324:	e735      	b.n	8004192 <_dtoa_r+0x742>
 8004326:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004328:	e75c      	b.n	80041e4 <_dtoa_r+0x794>
 800432a:	2300      	movs	r3, #0
 800432c:	e788      	b.n	8004240 <_dtoa_r+0x7f0>
 800432e:	9b02      	ldr	r3, [sp, #8]
 8004330:	e786      	b.n	8004240 <_dtoa_r+0x7f0>
 8004332:	2300      	movs	r3, #0
 8004334:	930a      	str	r3, [sp, #40]	@ 0x28
 8004336:	e788      	b.n	800424a <_dtoa_r+0x7fa>
 8004338:	d09f      	beq.n	800427a <_dtoa_r+0x82a>
 800433a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800433c:	331c      	adds	r3, #28
 800433e:	441a      	add	r2, r3
 8004340:	4498      	add	r8, r3
 8004342:	441e      	add	r6, r3
 8004344:	9209      	str	r2, [sp, #36]	@ 0x24
 8004346:	e798      	b.n	800427a <_dtoa_r+0x82a>
 8004348:	4603      	mov	r3, r0
 800434a:	e7f6      	b.n	800433a <_dtoa_r+0x8ea>
 800434c:	9b07      	ldr	r3, [sp, #28]
 800434e:	9704      	str	r7, [sp, #16]
 8004350:	2b00      	cmp	r3, #0
 8004352:	dc20      	bgt.n	8004396 <_dtoa_r+0x946>
 8004354:	9308      	str	r3, [sp, #32]
 8004356:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004358:	2b02      	cmp	r3, #2
 800435a:	dd1e      	ble.n	800439a <_dtoa_r+0x94a>
 800435c:	9b08      	ldr	r3, [sp, #32]
 800435e:	2b00      	cmp	r3, #0
 8004360:	f47f aebc 	bne.w	80040dc <_dtoa_r+0x68c>
 8004364:	4621      	mov	r1, r4
 8004366:	2205      	movs	r2, #5
 8004368:	4658      	mov	r0, fp
 800436a:	f000 fa99 	bl	80048a0 <__multadd>
 800436e:	4601      	mov	r1, r0
 8004370:	4604      	mov	r4, r0
 8004372:	4648      	mov	r0, r9
 8004374:	f000 fcf4 	bl	8004d60 <__mcmp>
 8004378:	2800      	cmp	r0, #0
 800437a:	f77f aeaf 	ble.w	80040dc <_dtoa_r+0x68c>
 800437e:	2331      	movs	r3, #49	@ 0x31
 8004380:	4656      	mov	r6, sl
 8004382:	f806 3b01 	strb.w	r3, [r6], #1
 8004386:	9b04      	ldr	r3, [sp, #16]
 8004388:	3301      	adds	r3, #1
 800438a:	9304      	str	r3, [sp, #16]
 800438c:	e6aa      	b.n	80040e4 <_dtoa_r+0x694>
 800438e:	9c07      	ldr	r4, [sp, #28]
 8004390:	9704      	str	r7, [sp, #16]
 8004392:	4625      	mov	r5, r4
 8004394:	e7f3      	b.n	800437e <_dtoa_r+0x92e>
 8004396:	9b07      	ldr	r3, [sp, #28]
 8004398:	9308      	str	r3, [sp, #32]
 800439a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800439c:	2b00      	cmp	r3, #0
 800439e:	f000 8104 	beq.w	80045aa <_dtoa_r+0xb5a>
 80043a2:	2e00      	cmp	r6, #0
 80043a4:	dd05      	ble.n	80043b2 <_dtoa_r+0x962>
 80043a6:	4629      	mov	r1, r5
 80043a8:	4632      	mov	r2, r6
 80043aa:	4658      	mov	r0, fp
 80043ac:	f000 fc6c 	bl	8004c88 <__lshift>
 80043b0:	4605      	mov	r5, r0
 80043b2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d05a      	beq.n	800446e <_dtoa_r+0xa1e>
 80043b8:	4658      	mov	r0, fp
 80043ba:	6869      	ldr	r1, [r5, #4]
 80043bc:	f000 fa0e 	bl	80047dc <_Balloc>
 80043c0:	4606      	mov	r6, r0
 80043c2:	b928      	cbnz	r0, 80043d0 <_dtoa_r+0x980>
 80043c4:	4602      	mov	r2, r0
 80043c6:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80043ca:	4b83      	ldr	r3, [pc, #524]	@ (80045d8 <_dtoa_r+0xb88>)
 80043cc:	f7ff bb54 	b.w	8003a78 <_dtoa_r+0x28>
 80043d0:	692a      	ldr	r2, [r5, #16]
 80043d2:	f105 010c 	add.w	r1, r5, #12
 80043d6:	3202      	adds	r2, #2
 80043d8:	0092      	lsls	r2, r2, #2
 80043da:	300c      	adds	r0, #12
 80043dc:	f001 ff5e 	bl	800629c <memcpy>
 80043e0:	2201      	movs	r2, #1
 80043e2:	4631      	mov	r1, r6
 80043e4:	4658      	mov	r0, fp
 80043e6:	f000 fc4f 	bl	8004c88 <__lshift>
 80043ea:	462f      	mov	r7, r5
 80043ec:	4605      	mov	r5, r0
 80043ee:	f10a 0301 	add.w	r3, sl, #1
 80043f2:	9307      	str	r3, [sp, #28]
 80043f4:	9b08      	ldr	r3, [sp, #32]
 80043f6:	4453      	add	r3, sl
 80043f8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80043fa:	9b02      	ldr	r3, [sp, #8]
 80043fc:	f003 0301 	and.w	r3, r3, #1
 8004400:	930a      	str	r3, [sp, #40]	@ 0x28
 8004402:	9b07      	ldr	r3, [sp, #28]
 8004404:	4621      	mov	r1, r4
 8004406:	3b01      	subs	r3, #1
 8004408:	4648      	mov	r0, r9
 800440a:	9302      	str	r3, [sp, #8]
 800440c:	f7ff fa98 	bl	8003940 <quorem>
 8004410:	4639      	mov	r1, r7
 8004412:	9008      	str	r0, [sp, #32]
 8004414:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8004418:	4648      	mov	r0, r9
 800441a:	f000 fca1 	bl	8004d60 <__mcmp>
 800441e:	462a      	mov	r2, r5
 8004420:	9009      	str	r0, [sp, #36]	@ 0x24
 8004422:	4621      	mov	r1, r4
 8004424:	4658      	mov	r0, fp
 8004426:	f000 fcb7 	bl	8004d98 <__mdiff>
 800442a:	68c2      	ldr	r2, [r0, #12]
 800442c:	4606      	mov	r6, r0
 800442e:	bb02      	cbnz	r2, 8004472 <_dtoa_r+0xa22>
 8004430:	4601      	mov	r1, r0
 8004432:	4648      	mov	r0, r9
 8004434:	f000 fc94 	bl	8004d60 <__mcmp>
 8004438:	4602      	mov	r2, r0
 800443a:	4631      	mov	r1, r6
 800443c:	4658      	mov	r0, fp
 800443e:	920c      	str	r2, [sp, #48]	@ 0x30
 8004440:	f000 fa0c 	bl	800485c <_Bfree>
 8004444:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004446:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8004448:	9e07      	ldr	r6, [sp, #28]
 800444a:	ea43 0102 	orr.w	r1, r3, r2
 800444e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004450:	4319      	orrs	r1, r3
 8004452:	d110      	bne.n	8004476 <_dtoa_r+0xa26>
 8004454:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8004458:	d029      	beq.n	80044ae <_dtoa_r+0xa5e>
 800445a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800445c:	2b00      	cmp	r3, #0
 800445e:	dd02      	ble.n	8004466 <_dtoa_r+0xa16>
 8004460:	9b08      	ldr	r3, [sp, #32]
 8004462:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8004466:	9b02      	ldr	r3, [sp, #8]
 8004468:	f883 8000 	strb.w	r8, [r3]
 800446c:	e63b      	b.n	80040e6 <_dtoa_r+0x696>
 800446e:	4628      	mov	r0, r5
 8004470:	e7bb      	b.n	80043ea <_dtoa_r+0x99a>
 8004472:	2201      	movs	r2, #1
 8004474:	e7e1      	b.n	800443a <_dtoa_r+0x9ea>
 8004476:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004478:	2b00      	cmp	r3, #0
 800447a:	db04      	blt.n	8004486 <_dtoa_r+0xa36>
 800447c:	9920      	ldr	r1, [sp, #128]	@ 0x80
 800447e:	430b      	orrs	r3, r1
 8004480:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004482:	430b      	orrs	r3, r1
 8004484:	d120      	bne.n	80044c8 <_dtoa_r+0xa78>
 8004486:	2a00      	cmp	r2, #0
 8004488:	dded      	ble.n	8004466 <_dtoa_r+0xa16>
 800448a:	4649      	mov	r1, r9
 800448c:	2201      	movs	r2, #1
 800448e:	4658      	mov	r0, fp
 8004490:	f000 fbfa 	bl	8004c88 <__lshift>
 8004494:	4621      	mov	r1, r4
 8004496:	4681      	mov	r9, r0
 8004498:	f000 fc62 	bl	8004d60 <__mcmp>
 800449c:	2800      	cmp	r0, #0
 800449e:	dc03      	bgt.n	80044a8 <_dtoa_r+0xa58>
 80044a0:	d1e1      	bne.n	8004466 <_dtoa_r+0xa16>
 80044a2:	f018 0f01 	tst.w	r8, #1
 80044a6:	d0de      	beq.n	8004466 <_dtoa_r+0xa16>
 80044a8:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80044ac:	d1d8      	bne.n	8004460 <_dtoa_r+0xa10>
 80044ae:	2339      	movs	r3, #57	@ 0x39
 80044b0:	9a02      	ldr	r2, [sp, #8]
 80044b2:	7013      	strb	r3, [r2, #0]
 80044b4:	4633      	mov	r3, r6
 80044b6:	461e      	mov	r6, r3
 80044b8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80044bc:	3b01      	subs	r3, #1
 80044be:	2a39      	cmp	r2, #57	@ 0x39
 80044c0:	d052      	beq.n	8004568 <_dtoa_r+0xb18>
 80044c2:	3201      	adds	r2, #1
 80044c4:	701a      	strb	r2, [r3, #0]
 80044c6:	e60e      	b.n	80040e6 <_dtoa_r+0x696>
 80044c8:	2a00      	cmp	r2, #0
 80044ca:	dd07      	ble.n	80044dc <_dtoa_r+0xa8c>
 80044cc:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80044d0:	d0ed      	beq.n	80044ae <_dtoa_r+0xa5e>
 80044d2:	9a02      	ldr	r2, [sp, #8]
 80044d4:	f108 0301 	add.w	r3, r8, #1
 80044d8:	7013      	strb	r3, [r2, #0]
 80044da:	e604      	b.n	80040e6 <_dtoa_r+0x696>
 80044dc:	9b07      	ldr	r3, [sp, #28]
 80044de:	9a07      	ldr	r2, [sp, #28]
 80044e0:	f803 8c01 	strb.w	r8, [r3, #-1]
 80044e4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d028      	beq.n	800453c <_dtoa_r+0xaec>
 80044ea:	4649      	mov	r1, r9
 80044ec:	2300      	movs	r3, #0
 80044ee:	220a      	movs	r2, #10
 80044f0:	4658      	mov	r0, fp
 80044f2:	f000 f9d5 	bl	80048a0 <__multadd>
 80044f6:	42af      	cmp	r7, r5
 80044f8:	4681      	mov	r9, r0
 80044fa:	f04f 0300 	mov.w	r3, #0
 80044fe:	f04f 020a 	mov.w	r2, #10
 8004502:	4639      	mov	r1, r7
 8004504:	4658      	mov	r0, fp
 8004506:	d107      	bne.n	8004518 <_dtoa_r+0xac8>
 8004508:	f000 f9ca 	bl	80048a0 <__multadd>
 800450c:	4607      	mov	r7, r0
 800450e:	4605      	mov	r5, r0
 8004510:	9b07      	ldr	r3, [sp, #28]
 8004512:	3301      	adds	r3, #1
 8004514:	9307      	str	r3, [sp, #28]
 8004516:	e774      	b.n	8004402 <_dtoa_r+0x9b2>
 8004518:	f000 f9c2 	bl	80048a0 <__multadd>
 800451c:	4629      	mov	r1, r5
 800451e:	4607      	mov	r7, r0
 8004520:	2300      	movs	r3, #0
 8004522:	220a      	movs	r2, #10
 8004524:	4658      	mov	r0, fp
 8004526:	f000 f9bb 	bl	80048a0 <__multadd>
 800452a:	4605      	mov	r5, r0
 800452c:	e7f0      	b.n	8004510 <_dtoa_r+0xac0>
 800452e:	9b08      	ldr	r3, [sp, #32]
 8004530:	2700      	movs	r7, #0
 8004532:	2b00      	cmp	r3, #0
 8004534:	bfcc      	ite	gt
 8004536:	461e      	movgt	r6, r3
 8004538:	2601      	movle	r6, #1
 800453a:	4456      	add	r6, sl
 800453c:	4649      	mov	r1, r9
 800453e:	2201      	movs	r2, #1
 8004540:	4658      	mov	r0, fp
 8004542:	f000 fba1 	bl	8004c88 <__lshift>
 8004546:	4621      	mov	r1, r4
 8004548:	4681      	mov	r9, r0
 800454a:	f000 fc09 	bl	8004d60 <__mcmp>
 800454e:	2800      	cmp	r0, #0
 8004550:	dcb0      	bgt.n	80044b4 <_dtoa_r+0xa64>
 8004552:	d102      	bne.n	800455a <_dtoa_r+0xb0a>
 8004554:	f018 0f01 	tst.w	r8, #1
 8004558:	d1ac      	bne.n	80044b4 <_dtoa_r+0xa64>
 800455a:	4633      	mov	r3, r6
 800455c:	461e      	mov	r6, r3
 800455e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004562:	2a30      	cmp	r2, #48	@ 0x30
 8004564:	d0fa      	beq.n	800455c <_dtoa_r+0xb0c>
 8004566:	e5be      	b.n	80040e6 <_dtoa_r+0x696>
 8004568:	459a      	cmp	sl, r3
 800456a:	d1a4      	bne.n	80044b6 <_dtoa_r+0xa66>
 800456c:	9b04      	ldr	r3, [sp, #16]
 800456e:	3301      	adds	r3, #1
 8004570:	9304      	str	r3, [sp, #16]
 8004572:	2331      	movs	r3, #49	@ 0x31
 8004574:	f88a 3000 	strb.w	r3, [sl]
 8004578:	e5b5      	b.n	80040e6 <_dtoa_r+0x696>
 800457a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800457c:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80045dc <_dtoa_r+0xb8c>
 8004580:	b11b      	cbz	r3, 800458a <_dtoa_r+0xb3a>
 8004582:	f10a 0308 	add.w	r3, sl, #8
 8004586:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8004588:	6013      	str	r3, [r2, #0]
 800458a:	4650      	mov	r0, sl
 800458c:	b017      	add	sp, #92	@ 0x5c
 800458e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004592:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004594:	2b01      	cmp	r3, #1
 8004596:	f77f ae3d 	ble.w	8004214 <_dtoa_r+0x7c4>
 800459a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800459c:	930a      	str	r3, [sp, #40]	@ 0x28
 800459e:	2001      	movs	r0, #1
 80045a0:	e65b      	b.n	800425a <_dtoa_r+0x80a>
 80045a2:	9b08      	ldr	r3, [sp, #32]
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	f77f aed6 	ble.w	8004356 <_dtoa_r+0x906>
 80045aa:	4656      	mov	r6, sl
 80045ac:	4621      	mov	r1, r4
 80045ae:	4648      	mov	r0, r9
 80045b0:	f7ff f9c6 	bl	8003940 <quorem>
 80045b4:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80045b8:	9b08      	ldr	r3, [sp, #32]
 80045ba:	f806 8b01 	strb.w	r8, [r6], #1
 80045be:	eba6 020a 	sub.w	r2, r6, sl
 80045c2:	4293      	cmp	r3, r2
 80045c4:	ddb3      	ble.n	800452e <_dtoa_r+0xade>
 80045c6:	4649      	mov	r1, r9
 80045c8:	2300      	movs	r3, #0
 80045ca:	220a      	movs	r2, #10
 80045cc:	4658      	mov	r0, fp
 80045ce:	f000 f967 	bl	80048a0 <__multadd>
 80045d2:	4681      	mov	r9, r0
 80045d4:	e7ea      	b.n	80045ac <_dtoa_r+0xb5c>
 80045d6:	bf00      	nop
 80045d8:	080070b3 	.word	0x080070b3
 80045dc:	08007037 	.word	0x08007037

080045e0 <_free_r>:
 80045e0:	b538      	push	{r3, r4, r5, lr}
 80045e2:	4605      	mov	r5, r0
 80045e4:	2900      	cmp	r1, #0
 80045e6:	d040      	beq.n	800466a <_free_r+0x8a>
 80045e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80045ec:	1f0c      	subs	r4, r1, #4
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	bfb8      	it	lt
 80045f2:	18e4      	addlt	r4, r4, r3
 80045f4:	f000 f8e6 	bl	80047c4 <__malloc_lock>
 80045f8:	4a1c      	ldr	r2, [pc, #112]	@ (800466c <_free_r+0x8c>)
 80045fa:	6813      	ldr	r3, [r2, #0]
 80045fc:	b933      	cbnz	r3, 800460c <_free_r+0x2c>
 80045fe:	6063      	str	r3, [r4, #4]
 8004600:	6014      	str	r4, [r2, #0]
 8004602:	4628      	mov	r0, r5
 8004604:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004608:	f000 b8e2 	b.w	80047d0 <__malloc_unlock>
 800460c:	42a3      	cmp	r3, r4
 800460e:	d908      	bls.n	8004622 <_free_r+0x42>
 8004610:	6820      	ldr	r0, [r4, #0]
 8004612:	1821      	adds	r1, r4, r0
 8004614:	428b      	cmp	r3, r1
 8004616:	bf01      	itttt	eq
 8004618:	6819      	ldreq	r1, [r3, #0]
 800461a:	685b      	ldreq	r3, [r3, #4]
 800461c:	1809      	addeq	r1, r1, r0
 800461e:	6021      	streq	r1, [r4, #0]
 8004620:	e7ed      	b.n	80045fe <_free_r+0x1e>
 8004622:	461a      	mov	r2, r3
 8004624:	685b      	ldr	r3, [r3, #4]
 8004626:	b10b      	cbz	r3, 800462c <_free_r+0x4c>
 8004628:	42a3      	cmp	r3, r4
 800462a:	d9fa      	bls.n	8004622 <_free_r+0x42>
 800462c:	6811      	ldr	r1, [r2, #0]
 800462e:	1850      	adds	r0, r2, r1
 8004630:	42a0      	cmp	r0, r4
 8004632:	d10b      	bne.n	800464c <_free_r+0x6c>
 8004634:	6820      	ldr	r0, [r4, #0]
 8004636:	4401      	add	r1, r0
 8004638:	1850      	adds	r0, r2, r1
 800463a:	4283      	cmp	r3, r0
 800463c:	6011      	str	r1, [r2, #0]
 800463e:	d1e0      	bne.n	8004602 <_free_r+0x22>
 8004640:	6818      	ldr	r0, [r3, #0]
 8004642:	685b      	ldr	r3, [r3, #4]
 8004644:	4408      	add	r0, r1
 8004646:	6010      	str	r0, [r2, #0]
 8004648:	6053      	str	r3, [r2, #4]
 800464a:	e7da      	b.n	8004602 <_free_r+0x22>
 800464c:	d902      	bls.n	8004654 <_free_r+0x74>
 800464e:	230c      	movs	r3, #12
 8004650:	602b      	str	r3, [r5, #0]
 8004652:	e7d6      	b.n	8004602 <_free_r+0x22>
 8004654:	6820      	ldr	r0, [r4, #0]
 8004656:	1821      	adds	r1, r4, r0
 8004658:	428b      	cmp	r3, r1
 800465a:	bf01      	itttt	eq
 800465c:	6819      	ldreq	r1, [r3, #0]
 800465e:	685b      	ldreq	r3, [r3, #4]
 8004660:	1809      	addeq	r1, r1, r0
 8004662:	6021      	streq	r1, [r4, #0]
 8004664:	6063      	str	r3, [r4, #4]
 8004666:	6054      	str	r4, [r2, #4]
 8004668:	e7cb      	b.n	8004602 <_free_r+0x22>
 800466a:	bd38      	pop	{r3, r4, r5, pc}
 800466c:	20000394 	.word	0x20000394

08004670 <malloc>:
 8004670:	4b02      	ldr	r3, [pc, #8]	@ (800467c <malloc+0xc>)
 8004672:	4601      	mov	r1, r0
 8004674:	6818      	ldr	r0, [r3, #0]
 8004676:	f000 b825 	b.w	80046c4 <_malloc_r>
 800467a:	bf00      	nop
 800467c:	20000018 	.word	0x20000018

08004680 <sbrk_aligned>:
 8004680:	b570      	push	{r4, r5, r6, lr}
 8004682:	4e0f      	ldr	r6, [pc, #60]	@ (80046c0 <sbrk_aligned+0x40>)
 8004684:	460c      	mov	r4, r1
 8004686:	6831      	ldr	r1, [r6, #0]
 8004688:	4605      	mov	r5, r0
 800468a:	b911      	cbnz	r1, 8004692 <sbrk_aligned+0x12>
 800468c:	f001 fdf6 	bl	800627c <_sbrk_r>
 8004690:	6030      	str	r0, [r6, #0]
 8004692:	4621      	mov	r1, r4
 8004694:	4628      	mov	r0, r5
 8004696:	f001 fdf1 	bl	800627c <_sbrk_r>
 800469a:	1c43      	adds	r3, r0, #1
 800469c:	d103      	bne.n	80046a6 <sbrk_aligned+0x26>
 800469e:	f04f 34ff 	mov.w	r4, #4294967295
 80046a2:	4620      	mov	r0, r4
 80046a4:	bd70      	pop	{r4, r5, r6, pc}
 80046a6:	1cc4      	adds	r4, r0, #3
 80046a8:	f024 0403 	bic.w	r4, r4, #3
 80046ac:	42a0      	cmp	r0, r4
 80046ae:	d0f8      	beq.n	80046a2 <sbrk_aligned+0x22>
 80046b0:	1a21      	subs	r1, r4, r0
 80046b2:	4628      	mov	r0, r5
 80046b4:	f001 fde2 	bl	800627c <_sbrk_r>
 80046b8:	3001      	adds	r0, #1
 80046ba:	d1f2      	bne.n	80046a2 <sbrk_aligned+0x22>
 80046bc:	e7ef      	b.n	800469e <sbrk_aligned+0x1e>
 80046be:	bf00      	nop
 80046c0:	20000390 	.word	0x20000390

080046c4 <_malloc_r>:
 80046c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80046c8:	1ccd      	adds	r5, r1, #3
 80046ca:	f025 0503 	bic.w	r5, r5, #3
 80046ce:	3508      	adds	r5, #8
 80046d0:	2d0c      	cmp	r5, #12
 80046d2:	bf38      	it	cc
 80046d4:	250c      	movcc	r5, #12
 80046d6:	2d00      	cmp	r5, #0
 80046d8:	4606      	mov	r6, r0
 80046da:	db01      	blt.n	80046e0 <_malloc_r+0x1c>
 80046dc:	42a9      	cmp	r1, r5
 80046de:	d904      	bls.n	80046ea <_malloc_r+0x26>
 80046e0:	230c      	movs	r3, #12
 80046e2:	6033      	str	r3, [r6, #0]
 80046e4:	2000      	movs	r0, #0
 80046e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80046ea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80047c0 <_malloc_r+0xfc>
 80046ee:	f000 f869 	bl	80047c4 <__malloc_lock>
 80046f2:	f8d8 3000 	ldr.w	r3, [r8]
 80046f6:	461c      	mov	r4, r3
 80046f8:	bb44      	cbnz	r4, 800474c <_malloc_r+0x88>
 80046fa:	4629      	mov	r1, r5
 80046fc:	4630      	mov	r0, r6
 80046fe:	f7ff ffbf 	bl	8004680 <sbrk_aligned>
 8004702:	1c43      	adds	r3, r0, #1
 8004704:	4604      	mov	r4, r0
 8004706:	d158      	bne.n	80047ba <_malloc_r+0xf6>
 8004708:	f8d8 4000 	ldr.w	r4, [r8]
 800470c:	4627      	mov	r7, r4
 800470e:	2f00      	cmp	r7, #0
 8004710:	d143      	bne.n	800479a <_malloc_r+0xd6>
 8004712:	2c00      	cmp	r4, #0
 8004714:	d04b      	beq.n	80047ae <_malloc_r+0xea>
 8004716:	6823      	ldr	r3, [r4, #0]
 8004718:	4639      	mov	r1, r7
 800471a:	4630      	mov	r0, r6
 800471c:	eb04 0903 	add.w	r9, r4, r3
 8004720:	f001 fdac 	bl	800627c <_sbrk_r>
 8004724:	4581      	cmp	r9, r0
 8004726:	d142      	bne.n	80047ae <_malloc_r+0xea>
 8004728:	6821      	ldr	r1, [r4, #0]
 800472a:	4630      	mov	r0, r6
 800472c:	1a6d      	subs	r5, r5, r1
 800472e:	4629      	mov	r1, r5
 8004730:	f7ff ffa6 	bl	8004680 <sbrk_aligned>
 8004734:	3001      	adds	r0, #1
 8004736:	d03a      	beq.n	80047ae <_malloc_r+0xea>
 8004738:	6823      	ldr	r3, [r4, #0]
 800473a:	442b      	add	r3, r5
 800473c:	6023      	str	r3, [r4, #0]
 800473e:	f8d8 3000 	ldr.w	r3, [r8]
 8004742:	685a      	ldr	r2, [r3, #4]
 8004744:	bb62      	cbnz	r2, 80047a0 <_malloc_r+0xdc>
 8004746:	f8c8 7000 	str.w	r7, [r8]
 800474a:	e00f      	b.n	800476c <_malloc_r+0xa8>
 800474c:	6822      	ldr	r2, [r4, #0]
 800474e:	1b52      	subs	r2, r2, r5
 8004750:	d420      	bmi.n	8004794 <_malloc_r+0xd0>
 8004752:	2a0b      	cmp	r2, #11
 8004754:	d917      	bls.n	8004786 <_malloc_r+0xc2>
 8004756:	1961      	adds	r1, r4, r5
 8004758:	42a3      	cmp	r3, r4
 800475a:	6025      	str	r5, [r4, #0]
 800475c:	bf18      	it	ne
 800475e:	6059      	strne	r1, [r3, #4]
 8004760:	6863      	ldr	r3, [r4, #4]
 8004762:	bf08      	it	eq
 8004764:	f8c8 1000 	streq.w	r1, [r8]
 8004768:	5162      	str	r2, [r4, r5]
 800476a:	604b      	str	r3, [r1, #4]
 800476c:	4630      	mov	r0, r6
 800476e:	f000 f82f 	bl	80047d0 <__malloc_unlock>
 8004772:	f104 000b 	add.w	r0, r4, #11
 8004776:	1d23      	adds	r3, r4, #4
 8004778:	f020 0007 	bic.w	r0, r0, #7
 800477c:	1ac2      	subs	r2, r0, r3
 800477e:	bf1c      	itt	ne
 8004780:	1a1b      	subne	r3, r3, r0
 8004782:	50a3      	strne	r3, [r4, r2]
 8004784:	e7af      	b.n	80046e6 <_malloc_r+0x22>
 8004786:	6862      	ldr	r2, [r4, #4]
 8004788:	42a3      	cmp	r3, r4
 800478a:	bf0c      	ite	eq
 800478c:	f8c8 2000 	streq.w	r2, [r8]
 8004790:	605a      	strne	r2, [r3, #4]
 8004792:	e7eb      	b.n	800476c <_malloc_r+0xa8>
 8004794:	4623      	mov	r3, r4
 8004796:	6864      	ldr	r4, [r4, #4]
 8004798:	e7ae      	b.n	80046f8 <_malloc_r+0x34>
 800479a:	463c      	mov	r4, r7
 800479c:	687f      	ldr	r7, [r7, #4]
 800479e:	e7b6      	b.n	800470e <_malloc_r+0x4a>
 80047a0:	461a      	mov	r2, r3
 80047a2:	685b      	ldr	r3, [r3, #4]
 80047a4:	42a3      	cmp	r3, r4
 80047a6:	d1fb      	bne.n	80047a0 <_malloc_r+0xdc>
 80047a8:	2300      	movs	r3, #0
 80047aa:	6053      	str	r3, [r2, #4]
 80047ac:	e7de      	b.n	800476c <_malloc_r+0xa8>
 80047ae:	230c      	movs	r3, #12
 80047b0:	4630      	mov	r0, r6
 80047b2:	6033      	str	r3, [r6, #0]
 80047b4:	f000 f80c 	bl	80047d0 <__malloc_unlock>
 80047b8:	e794      	b.n	80046e4 <_malloc_r+0x20>
 80047ba:	6005      	str	r5, [r0, #0]
 80047bc:	e7d6      	b.n	800476c <_malloc_r+0xa8>
 80047be:	bf00      	nop
 80047c0:	20000394 	.word	0x20000394

080047c4 <__malloc_lock>:
 80047c4:	4801      	ldr	r0, [pc, #4]	@ (80047cc <__malloc_lock+0x8>)
 80047c6:	f7ff b8a6 	b.w	8003916 <__retarget_lock_acquire_recursive>
 80047ca:	bf00      	nop
 80047cc:	2000038c 	.word	0x2000038c

080047d0 <__malloc_unlock>:
 80047d0:	4801      	ldr	r0, [pc, #4]	@ (80047d8 <__malloc_unlock+0x8>)
 80047d2:	f7ff b8a1 	b.w	8003918 <__retarget_lock_release_recursive>
 80047d6:	bf00      	nop
 80047d8:	2000038c 	.word	0x2000038c

080047dc <_Balloc>:
 80047dc:	b570      	push	{r4, r5, r6, lr}
 80047de:	69c6      	ldr	r6, [r0, #28]
 80047e0:	4604      	mov	r4, r0
 80047e2:	460d      	mov	r5, r1
 80047e4:	b976      	cbnz	r6, 8004804 <_Balloc+0x28>
 80047e6:	2010      	movs	r0, #16
 80047e8:	f7ff ff42 	bl	8004670 <malloc>
 80047ec:	4602      	mov	r2, r0
 80047ee:	61e0      	str	r0, [r4, #28]
 80047f0:	b920      	cbnz	r0, 80047fc <_Balloc+0x20>
 80047f2:	216b      	movs	r1, #107	@ 0x6b
 80047f4:	4b17      	ldr	r3, [pc, #92]	@ (8004854 <_Balloc+0x78>)
 80047f6:	4818      	ldr	r0, [pc, #96]	@ (8004858 <_Balloc+0x7c>)
 80047f8:	f001 fd64 	bl	80062c4 <__assert_func>
 80047fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004800:	6006      	str	r6, [r0, #0]
 8004802:	60c6      	str	r6, [r0, #12]
 8004804:	69e6      	ldr	r6, [r4, #28]
 8004806:	68f3      	ldr	r3, [r6, #12]
 8004808:	b183      	cbz	r3, 800482c <_Balloc+0x50>
 800480a:	69e3      	ldr	r3, [r4, #28]
 800480c:	68db      	ldr	r3, [r3, #12]
 800480e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004812:	b9b8      	cbnz	r0, 8004844 <_Balloc+0x68>
 8004814:	2101      	movs	r1, #1
 8004816:	fa01 f605 	lsl.w	r6, r1, r5
 800481a:	1d72      	adds	r2, r6, #5
 800481c:	4620      	mov	r0, r4
 800481e:	0092      	lsls	r2, r2, #2
 8004820:	f001 fd6e 	bl	8006300 <_calloc_r>
 8004824:	b160      	cbz	r0, 8004840 <_Balloc+0x64>
 8004826:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800482a:	e00e      	b.n	800484a <_Balloc+0x6e>
 800482c:	2221      	movs	r2, #33	@ 0x21
 800482e:	2104      	movs	r1, #4
 8004830:	4620      	mov	r0, r4
 8004832:	f001 fd65 	bl	8006300 <_calloc_r>
 8004836:	69e3      	ldr	r3, [r4, #28]
 8004838:	60f0      	str	r0, [r6, #12]
 800483a:	68db      	ldr	r3, [r3, #12]
 800483c:	2b00      	cmp	r3, #0
 800483e:	d1e4      	bne.n	800480a <_Balloc+0x2e>
 8004840:	2000      	movs	r0, #0
 8004842:	bd70      	pop	{r4, r5, r6, pc}
 8004844:	6802      	ldr	r2, [r0, #0]
 8004846:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800484a:	2300      	movs	r3, #0
 800484c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004850:	e7f7      	b.n	8004842 <_Balloc+0x66>
 8004852:	bf00      	nop
 8004854:	08007044 	.word	0x08007044
 8004858:	080070c4 	.word	0x080070c4

0800485c <_Bfree>:
 800485c:	b570      	push	{r4, r5, r6, lr}
 800485e:	69c6      	ldr	r6, [r0, #28]
 8004860:	4605      	mov	r5, r0
 8004862:	460c      	mov	r4, r1
 8004864:	b976      	cbnz	r6, 8004884 <_Bfree+0x28>
 8004866:	2010      	movs	r0, #16
 8004868:	f7ff ff02 	bl	8004670 <malloc>
 800486c:	4602      	mov	r2, r0
 800486e:	61e8      	str	r0, [r5, #28]
 8004870:	b920      	cbnz	r0, 800487c <_Bfree+0x20>
 8004872:	218f      	movs	r1, #143	@ 0x8f
 8004874:	4b08      	ldr	r3, [pc, #32]	@ (8004898 <_Bfree+0x3c>)
 8004876:	4809      	ldr	r0, [pc, #36]	@ (800489c <_Bfree+0x40>)
 8004878:	f001 fd24 	bl	80062c4 <__assert_func>
 800487c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004880:	6006      	str	r6, [r0, #0]
 8004882:	60c6      	str	r6, [r0, #12]
 8004884:	b13c      	cbz	r4, 8004896 <_Bfree+0x3a>
 8004886:	69eb      	ldr	r3, [r5, #28]
 8004888:	6862      	ldr	r2, [r4, #4]
 800488a:	68db      	ldr	r3, [r3, #12]
 800488c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004890:	6021      	str	r1, [r4, #0]
 8004892:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8004896:	bd70      	pop	{r4, r5, r6, pc}
 8004898:	08007044 	.word	0x08007044
 800489c:	080070c4 	.word	0x080070c4

080048a0 <__multadd>:
 80048a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80048a4:	4607      	mov	r7, r0
 80048a6:	460c      	mov	r4, r1
 80048a8:	461e      	mov	r6, r3
 80048aa:	2000      	movs	r0, #0
 80048ac:	690d      	ldr	r5, [r1, #16]
 80048ae:	f101 0c14 	add.w	ip, r1, #20
 80048b2:	f8dc 3000 	ldr.w	r3, [ip]
 80048b6:	3001      	adds	r0, #1
 80048b8:	b299      	uxth	r1, r3
 80048ba:	fb02 6101 	mla	r1, r2, r1, r6
 80048be:	0c1e      	lsrs	r6, r3, #16
 80048c0:	0c0b      	lsrs	r3, r1, #16
 80048c2:	fb02 3306 	mla	r3, r2, r6, r3
 80048c6:	b289      	uxth	r1, r1
 80048c8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80048cc:	4285      	cmp	r5, r0
 80048ce:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80048d2:	f84c 1b04 	str.w	r1, [ip], #4
 80048d6:	dcec      	bgt.n	80048b2 <__multadd+0x12>
 80048d8:	b30e      	cbz	r6, 800491e <__multadd+0x7e>
 80048da:	68a3      	ldr	r3, [r4, #8]
 80048dc:	42ab      	cmp	r3, r5
 80048de:	dc19      	bgt.n	8004914 <__multadd+0x74>
 80048e0:	6861      	ldr	r1, [r4, #4]
 80048e2:	4638      	mov	r0, r7
 80048e4:	3101      	adds	r1, #1
 80048e6:	f7ff ff79 	bl	80047dc <_Balloc>
 80048ea:	4680      	mov	r8, r0
 80048ec:	b928      	cbnz	r0, 80048fa <__multadd+0x5a>
 80048ee:	4602      	mov	r2, r0
 80048f0:	21ba      	movs	r1, #186	@ 0xba
 80048f2:	4b0c      	ldr	r3, [pc, #48]	@ (8004924 <__multadd+0x84>)
 80048f4:	480c      	ldr	r0, [pc, #48]	@ (8004928 <__multadd+0x88>)
 80048f6:	f001 fce5 	bl	80062c4 <__assert_func>
 80048fa:	6922      	ldr	r2, [r4, #16]
 80048fc:	f104 010c 	add.w	r1, r4, #12
 8004900:	3202      	adds	r2, #2
 8004902:	0092      	lsls	r2, r2, #2
 8004904:	300c      	adds	r0, #12
 8004906:	f001 fcc9 	bl	800629c <memcpy>
 800490a:	4621      	mov	r1, r4
 800490c:	4638      	mov	r0, r7
 800490e:	f7ff ffa5 	bl	800485c <_Bfree>
 8004912:	4644      	mov	r4, r8
 8004914:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8004918:	3501      	adds	r5, #1
 800491a:	615e      	str	r6, [r3, #20]
 800491c:	6125      	str	r5, [r4, #16]
 800491e:	4620      	mov	r0, r4
 8004920:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004924:	080070b3 	.word	0x080070b3
 8004928:	080070c4 	.word	0x080070c4

0800492c <__s2b>:
 800492c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004930:	4615      	mov	r5, r2
 8004932:	2209      	movs	r2, #9
 8004934:	461f      	mov	r7, r3
 8004936:	3308      	adds	r3, #8
 8004938:	460c      	mov	r4, r1
 800493a:	fb93 f3f2 	sdiv	r3, r3, r2
 800493e:	4606      	mov	r6, r0
 8004940:	2201      	movs	r2, #1
 8004942:	2100      	movs	r1, #0
 8004944:	429a      	cmp	r2, r3
 8004946:	db09      	blt.n	800495c <__s2b+0x30>
 8004948:	4630      	mov	r0, r6
 800494a:	f7ff ff47 	bl	80047dc <_Balloc>
 800494e:	b940      	cbnz	r0, 8004962 <__s2b+0x36>
 8004950:	4602      	mov	r2, r0
 8004952:	21d3      	movs	r1, #211	@ 0xd3
 8004954:	4b18      	ldr	r3, [pc, #96]	@ (80049b8 <__s2b+0x8c>)
 8004956:	4819      	ldr	r0, [pc, #100]	@ (80049bc <__s2b+0x90>)
 8004958:	f001 fcb4 	bl	80062c4 <__assert_func>
 800495c:	0052      	lsls	r2, r2, #1
 800495e:	3101      	adds	r1, #1
 8004960:	e7f0      	b.n	8004944 <__s2b+0x18>
 8004962:	9b08      	ldr	r3, [sp, #32]
 8004964:	2d09      	cmp	r5, #9
 8004966:	6143      	str	r3, [r0, #20]
 8004968:	f04f 0301 	mov.w	r3, #1
 800496c:	6103      	str	r3, [r0, #16]
 800496e:	dd16      	ble.n	800499e <__s2b+0x72>
 8004970:	f104 0909 	add.w	r9, r4, #9
 8004974:	46c8      	mov	r8, r9
 8004976:	442c      	add	r4, r5
 8004978:	f818 3b01 	ldrb.w	r3, [r8], #1
 800497c:	4601      	mov	r1, r0
 800497e:	220a      	movs	r2, #10
 8004980:	4630      	mov	r0, r6
 8004982:	3b30      	subs	r3, #48	@ 0x30
 8004984:	f7ff ff8c 	bl	80048a0 <__multadd>
 8004988:	45a0      	cmp	r8, r4
 800498a:	d1f5      	bne.n	8004978 <__s2b+0x4c>
 800498c:	f1a5 0408 	sub.w	r4, r5, #8
 8004990:	444c      	add	r4, r9
 8004992:	1b2d      	subs	r5, r5, r4
 8004994:	1963      	adds	r3, r4, r5
 8004996:	42bb      	cmp	r3, r7
 8004998:	db04      	blt.n	80049a4 <__s2b+0x78>
 800499a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800499e:	2509      	movs	r5, #9
 80049a0:	340a      	adds	r4, #10
 80049a2:	e7f6      	b.n	8004992 <__s2b+0x66>
 80049a4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80049a8:	4601      	mov	r1, r0
 80049aa:	220a      	movs	r2, #10
 80049ac:	4630      	mov	r0, r6
 80049ae:	3b30      	subs	r3, #48	@ 0x30
 80049b0:	f7ff ff76 	bl	80048a0 <__multadd>
 80049b4:	e7ee      	b.n	8004994 <__s2b+0x68>
 80049b6:	bf00      	nop
 80049b8:	080070b3 	.word	0x080070b3
 80049bc:	080070c4 	.word	0x080070c4

080049c0 <__hi0bits>:
 80049c0:	4603      	mov	r3, r0
 80049c2:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80049c6:	bf3a      	itte	cc
 80049c8:	0403      	lslcc	r3, r0, #16
 80049ca:	2010      	movcc	r0, #16
 80049cc:	2000      	movcs	r0, #0
 80049ce:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80049d2:	bf3c      	itt	cc
 80049d4:	021b      	lslcc	r3, r3, #8
 80049d6:	3008      	addcc	r0, #8
 80049d8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80049dc:	bf3c      	itt	cc
 80049de:	011b      	lslcc	r3, r3, #4
 80049e0:	3004      	addcc	r0, #4
 80049e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049e6:	bf3c      	itt	cc
 80049e8:	009b      	lslcc	r3, r3, #2
 80049ea:	3002      	addcc	r0, #2
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	db05      	blt.n	80049fc <__hi0bits+0x3c>
 80049f0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80049f4:	f100 0001 	add.w	r0, r0, #1
 80049f8:	bf08      	it	eq
 80049fa:	2020      	moveq	r0, #32
 80049fc:	4770      	bx	lr

080049fe <__lo0bits>:
 80049fe:	6803      	ldr	r3, [r0, #0]
 8004a00:	4602      	mov	r2, r0
 8004a02:	f013 0007 	ands.w	r0, r3, #7
 8004a06:	d00b      	beq.n	8004a20 <__lo0bits+0x22>
 8004a08:	07d9      	lsls	r1, r3, #31
 8004a0a:	d421      	bmi.n	8004a50 <__lo0bits+0x52>
 8004a0c:	0798      	lsls	r0, r3, #30
 8004a0e:	bf49      	itett	mi
 8004a10:	085b      	lsrmi	r3, r3, #1
 8004a12:	089b      	lsrpl	r3, r3, #2
 8004a14:	2001      	movmi	r0, #1
 8004a16:	6013      	strmi	r3, [r2, #0]
 8004a18:	bf5c      	itt	pl
 8004a1a:	2002      	movpl	r0, #2
 8004a1c:	6013      	strpl	r3, [r2, #0]
 8004a1e:	4770      	bx	lr
 8004a20:	b299      	uxth	r1, r3
 8004a22:	b909      	cbnz	r1, 8004a28 <__lo0bits+0x2a>
 8004a24:	2010      	movs	r0, #16
 8004a26:	0c1b      	lsrs	r3, r3, #16
 8004a28:	b2d9      	uxtb	r1, r3
 8004a2a:	b909      	cbnz	r1, 8004a30 <__lo0bits+0x32>
 8004a2c:	3008      	adds	r0, #8
 8004a2e:	0a1b      	lsrs	r3, r3, #8
 8004a30:	0719      	lsls	r1, r3, #28
 8004a32:	bf04      	itt	eq
 8004a34:	091b      	lsreq	r3, r3, #4
 8004a36:	3004      	addeq	r0, #4
 8004a38:	0799      	lsls	r1, r3, #30
 8004a3a:	bf04      	itt	eq
 8004a3c:	089b      	lsreq	r3, r3, #2
 8004a3e:	3002      	addeq	r0, #2
 8004a40:	07d9      	lsls	r1, r3, #31
 8004a42:	d403      	bmi.n	8004a4c <__lo0bits+0x4e>
 8004a44:	085b      	lsrs	r3, r3, #1
 8004a46:	f100 0001 	add.w	r0, r0, #1
 8004a4a:	d003      	beq.n	8004a54 <__lo0bits+0x56>
 8004a4c:	6013      	str	r3, [r2, #0]
 8004a4e:	4770      	bx	lr
 8004a50:	2000      	movs	r0, #0
 8004a52:	4770      	bx	lr
 8004a54:	2020      	movs	r0, #32
 8004a56:	4770      	bx	lr

08004a58 <__i2b>:
 8004a58:	b510      	push	{r4, lr}
 8004a5a:	460c      	mov	r4, r1
 8004a5c:	2101      	movs	r1, #1
 8004a5e:	f7ff febd 	bl	80047dc <_Balloc>
 8004a62:	4602      	mov	r2, r0
 8004a64:	b928      	cbnz	r0, 8004a72 <__i2b+0x1a>
 8004a66:	f240 1145 	movw	r1, #325	@ 0x145
 8004a6a:	4b04      	ldr	r3, [pc, #16]	@ (8004a7c <__i2b+0x24>)
 8004a6c:	4804      	ldr	r0, [pc, #16]	@ (8004a80 <__i2b+0x28>)
 8004a6e:	f001 fc29 	bl	80062c4 <__assert_func>
 8004a72:	2301      	movs	r3, #1
 8004a74:	6144      	str	r4, [r0, #20]
 8004a76:	6103      	str	r3, [r0, #16]
 8004a78:	bd10      	pop	{r4, pc}
 8004a7a:	bf00      	nop
 8004a7c:	080070b3 	.word	0x080070b3
 8004a80:	080070c4 	.word	0x080070c4

08004a84 <__multiply>:
 8004a84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a88:	4614      	mov	r4, r2
 8004a8a:	690a      	ldr	r2, [r1, #16]
 8004a8c:	6923      	ldr	r3, [r4, #16]
 8004a8e:	460f      	mov	r7, r1
 8004a90:	429a      	cmp	r2, r3
 8004a92:	bfa2      	ittt	ge
 8004a94:	4623      	movge	r3, r4
 8004a96:	460c      	movge	r4, r1
 8004a98:	461f      	movge	r7, r3
 8004a9a:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8004a9e:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8004aa2:	68a3      	ldr	r3, [r4, #8]
 8004aa4:	6861      	ldr	r1, [r4, #4]
 8004aa6:	eb0a 0609 	add.w	r6, sl, r9
 8004aaa:	42b3      	cmp	r3, r6
 8004aac:	b085      	sub	sp, #20
 8004aae:	bfb8      	it	lt
 8004ab0:	3101      	addlt	r1, #1
 8004ab2:	f7ff fe93 	bl	80047dc <_Balloc>
 8004ab6:	b930      	cbnz	r0, 8004ac6 <__multiply+0x42>
 8004ab8:	4602      	mov	r2, r0
 8004aba:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8004abe:	4b43      	ldr	r3, [pc, #268]	@ (8004bcc <__multiply+0x148>)
 8004ac0:	4843      	ldr	r0, [pc, #268]	@ (8004bd0 <__multiply+0x14c>)
 8004ac2:	f001 fbff 	bl	80062c4 <__assert_func>
 8004ac6:	f100 0514 	add.w	r5, r0, #20
 8004aca:	462b      	mov	r3, r5
 8004acc:	2200      	movs	r2, #0
 8004ace:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8004ad2:	4543      	cmp	r3, r8
 8004ad4:	d321      	bcc.n	8004b1a <__multiply+0x96>
 8004ad6:	f107 0114 	add.w	r1, r7, #20
 8004ada:	f104 0214 	add.w	r2, r4, #20
 8004ade:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8004ae2:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8004ae6:	9302      	str	r3, [sp, #8]
 8004ae8:	1b13      	subs	r3, r2, r4
 8004aea:	3b15      	subs	r3, #21
 8004aec:	f023 0303 	bic.w	r3, r3, #3
 8004af0:	3304      	adds	r3, #4
 8004af2:	f104 0715 	add.w	r7, r4, #21
 8004af6:	42ba      	cmp	r2, r7
 8004af8:	bf38      	it	cc
 8004afa:	2304      	movcc	r3, #4
 8004afc:	9301      	str	r3, [sp, #4]
 8004afe:	9b02      	ldr	r3, [sp, #8]
 8004b00:	9103      	str	r1, [sp, #12]
 8004b02:	428b      	cmp	r3, r1
 8004b04:	d80c      	bhi.n	8004b20 <__multiply+0x9c>
 8004b06:	2e00      	cmp	r6, #0
 8004b08:	dd03      	ble.n	8004b12 <__multiply+0x8e>
 8004b0a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d05a      	beq.n	8004bc8 <__multiply+0x144>
 8004b12:	6106      	str	r6, [r0, #16]
 8004b14:	b005      	add	sp, #20
 8004b16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b1a:	f843 2b04 	str.w	r2, [r3], #4
 8004b1e:	e7d8      	b.n	8004ad2 <__multiply+0x4e>
 8004b20:	f8b1 a000 	ldrh.w	sl, [r1]
 8004b24:	f1ba 0f00 	cmp.w	sl, #0
 8004b28:	d023      	beq.n	8004b72 <__multiply+0xee>
 8004b2a:	46a9      	mov	r9, r5
 8004b2c:	f04f 0c00 	mov.w	ip, #0
 8004b30:	f104 0e14 	add.w	lr, r4, #20
 8004b34:	f85e 7b04 	ldr.w	r7, [lr], #4
 8004b38:	f8d9 3000 	ldr.w	r3, [r9]
 8004b3c:	fa1f fb87 	uxth.w	fp, r7
 8004b40:	b29b      	uxth	r3, r3
 8004b42:	fb0a 330b 	mla	r3, sl, fp, r3
 8004b46:	4463      	add	r3, ip
 8004b48:	f8d9 c000 	ldr.w	ip, [r9]
 8004b4c:	0c3f      	lsrs	r7, r7, #16
 8004b4e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8004b52:	fb0a c707 	mla	r7, sl, r7, ip
 8004b56:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8004b5a:	b29b      	uxth	r3, r3
 8004b5c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8004b60:	4572      	cmp	r2, lr
 8004b62:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8004b66:	f849 3b04 	str.w	r3, [r9], #4
 8004b6a:	d8e3      	bhi.n	8004b34 <__multiply+0xb0>
 8004b6c:	9b01      	ldr	r3, [sp, #4]
 8004b6e:	f845 c003 	str.w	ip, [r5, r3]
 8004b72:	9b03      	ldr	r3, [sp, #12]
 8004b74:	3104      	adds	r1, #4
 8004b76:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8004b7a:	f1b9 0f00 	cmp.w	r9, #0
 8004b7e:	d021      	beq.n	8004bc4 <__multiply+0x140>
 8004b80:	46ae      	mov	lr, r5
 8004b82:	f04f 0a00 	mov.w	sl, #0
 8004b86:	682b      	ldr	r3, [r5, #0]
 8004b88:	f104 0c14 	add.w	ip, r4, #20
 8004b8c:	f8bc b000 	ldrh.w	fp, [ip]
 8004b90:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8004b94:	b29b      	uxth	r3, r3
 8004b96:	fb09 770b 	mla	r7, r9, fp, r7
 8004b9a:	4457      	add	r7, sl
 8004b9c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8004ba0:	f84e 3b04 	str.w	r3, [lr], #4
 8004ba4:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004ba8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004bac:	f8be 3000 	ldrh.w	r3, [lr]
 8004bb0:	4562      	cmp	r2, ip
 8004bb2:	fb09 330a 	mla	r3, r9, sl, r3
 8004bb6:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8004bba:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004bbe:	d8e5      	bhi.n	8004b8c <__multiply+0x108>
 8004bc0:	9f01      	ldr	r7, [sp, #4]
 8004bc2:	51eb      	str	r3, [r5, r7]
 8004bc4:	3504      	adds	r5, #4
 8004bc6:	e79a      	b.n	8004afe <__multiply+0x7a>
 8004bc8:	3e01      	subs	r6, #1
 8004bca:	e79c      	b.n	8004b06 <__multiply+0x82>
 8004bcc:	080070b3 	.word	0x080070b3
 8004bd0:	080070c4 	.word	0x080070c4

08004bd4 <__pow5mult>:
 8004bd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004bd8:	4615      	mov	r5, r2
 8004bda:	f012 0203 	ands.w	r2, r2, #3
 8004bde:	4607      	mov	r7, r0
 8004be0:	460e      	mov	r6, r1
 8004be2:	d007      	beq.n	8004bf4 <__pow5mult+0x20>
 8004be4:	4c25      	ldr	r4, [pc, #148]	@ (8004c7c <__pow5mult+0xa8>)
 8004be6:	3a01      	subs	r2, #1
 8004be8:	2300      	movs	r3, #0
 8004bea:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004bee:	f7ff fe57 	bl	80048a0 <__multadd>
 8004bf2:	4606      	mov	r6, r0
 8004bf4:	10ad      	asrs	r5, r5, #2
 8004bf6:	d03d      	beq.n	8004c74 <__pow5mult+0xa0>
 8004bf8:	69fc      	ldr	r4, [r7, #28]
 8004bfa:	b97c      	cbnz	r4, 8004c1c <__pow5mult+0x48>
 8004bfc:	2010      	movs	r0, #16
 8004bfe:	f7ff fd37 	bl	8004670 <malloc>
 8004c02:	4602      	mov	r2, r0
 8004c04:	61f8      	str	r0, [r7, #28]
 8004c06:	b928      	cbnz	r0, 8004c14 <__pow5mult+0x40>
 8004c08:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8004c0c:	4b1c      	ldr	r3, [pc, #112]	@ (8004c80 <__pow5mult+0xac>)
 8004c0e:	481d      	ldr	r0, [pc, #116]	@ (8004c84 <__pow5mult+0xb0>)
 8004c10:	f001 fb58 	bl	80062c4 <__assert_func>
 8004c14:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004c18:	6004      	str	r4, [r0, #0]
 8004c1a:	60c4      	str	r4, [r0, #12]
 8004c1c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8004c20:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004c24:	b94c      	cbnz	r4, 8004c3a <__pow5mult+0x66>
 8004c26:	f240 2171 	movw	r1, #625	@ 0x271
 8004c2a:	4638      	mov	r0, r7
 8004c2c:	f7ff ff14 	bl	8004a58 <__i2b>
 8004c30:	2300      	movs	r3, #0
 8004c32:	4604      	mov	r4, r0
 8004c34:	f8c8 0008 	str.w	r0, [r8, #8]
 8004c38:	6003      	str	r3, [r0, #0]
 8004c3a:	f04f 0900 	mov.w	r9, #0
 8004c3e:	07eb      	lsls	r3, r5, #31
 8004c40:	d50a      	bpl.n	8004c58 <__pow5mult+0x84>
 8004c42:	4631      	mov	r1, r6
 8004c44:	4622      	mov	r2, r4
 8004c46:	4638      	mov	r0, r7
 8004c48:	f7ff ff1c 	bl	8004a84 <__multiply>
 8004c4c:	4680      	mov	r8, r0
 8004c4e:	4631      	mov	r1, r6
 8004c50:	4638      	mov	r0, r7
 8004c52:	f7ff fe03 	bl	800485c <_Bfree>
 8004c56:	4646      	mov	r6, r8
 8004c58:	106d      	asrs	r5, r5, #1
 8004c5a:	d00b      	beq.n	8004c74 <__pow5mult+0xa0>
 8004c5c:	6820      	ldr	r0, [r4, #0]
 8004c5e:	b938      	cbnz	r0, 8004c70 <__pow5mult+0x9c>
 8004c60:	4622      	mov	r2, r4
 8004c62:	4621      	mov	r1, r4
 8004c64:	4638      	mov	r0, r7
 8004c66:	f7ff ff0d 	bl	8004a84 <__multiply>
 8004c6a:	6020      	str	r0, [r4, #0]
 8004c6c:	f8c0 9000 	str.w	r9, [r0]
 8004c70:	4604      	mov	r4, r0
 8004c72:	e7e4      	b.n	8004c3e <__pow5mult+0x6a>
 8004c74:	4630      	mov	r0, r6
 8004c76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004c7a:	bf00      	nop
 8004c7c:	08007120 	.word	0x08007120
 8004c80:	08007044 	.word	0x08007044
 8004c84:	080070c4 	.word	0x080070c4

08004c88 <__lshift>:
 8004c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c8c:	460c      	mov	r4, r1
 8004c8e:	4607      	mov	r7, r0
 8004c90:	4691      	mov	r9, r2
 8004c92:	6923      	ldr	r3, [r4, #16]
 8004c94:	6849      	ldr	r1, [r1, #4]
 8004c96:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8004c9a:	68a3      	ldr	r3, [r4, #8]
 8004c9c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004ca0:	f108 0601 	add.w	r6, r8, #1
 8004ca4:	42b3      	cmp	r3, r6
 8004ca6:	db0b      	blt.n	8004cc0 <__lshift+0x38>
 8004ca8:	4638      	mov	r0, r7
 8004caa:	f7ff fd97 	bl	80047dc <_Balloc>
 8004cae:	4605      	mov	r5, r0
 8004cb0:	b948      	cbnz	r0, 8004cc6 <__lshift+0x3e>
 8004cb2:	4602      	mov	r2, r0
 8004cb4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8004cb8:	4b27      	ldr	r3, [pc, #156]	@ (8004d58 <__lshift+0xd0>)
 8004cba:	4828      	ldr	r0, [pc, #160]	@ (8004d5c <__lshift+0xd4>)
 8004cbc:	f001 fb02 	bl	80062c4 <__assert_func>
 8004cc0:	3101      	adds	r1, #1
 8004cc2:	005b      	lsls	r3, r3, #1
 8004cc4:	e7ee      	b.n	8004ca4 <__lshift+0x1c>
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	f100 0114 	add.w	r1, r0, #20
 8004ccc:	f100 0210 	add.w	r2, r0, #16
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	4553      	cmp	r3, sl
 8004cd4:	db33      	blt.n	8004d3e <__lshift+0xb6>
 8004cd6:	6920      	ldr	r0, [r4, #16]
 8004cd8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004cdc:	f104 0314 	add.w	r3, r4, #20
 8004ce0:	f019 091f 	ands.w	r9, r9, #31
 8004ce4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8004ce8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8004cec:	d02b      	beq.n	8004d46 <__lshift+0xbe>
 8004cee:	468a      	mov	sl, r1
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	f1c9 0e20 	rsb	lr, r9, #32
 8004cf6:	6818      	ldr	r0, [r3, #0]
 8004cf8:	fa00 f009 	lsl.w	r0, r0, r9
 8004cfc:	4310      	orrs	r0, r2
 8004cfe:	f84a 0b04 	str.w	r0, [sl], #4
 8004d02:	f853 2b04 	ldr.w	r2, [r3], #4
 8004d06:	459c      	cmp	ip, r3
 8004d08:	fa22 f20e 	lsr.w	r2, r2, lr
 8004d0c:	d8f3      	bhi.n	8004cf6 <__lshift+0x6e>
 8004d0e:	ebac 0304 	sub.w	r3, ip, r4
 8004d12:	3b15      	subs	r3, #21
 8004d14:	f023 0303 	bic.w	r3, r3, #3
 8004d18:	3304      	adds	r3, #4
 8004d1a:	f104 0015 	add.w	r0, r4, #21
 8004d1e:	4584      	cmp	ip, r0
 8004d20:	bf38      	it	cc
 8004d22:	2304      	movcc	r3, #4
 8004d24:	50ca      	str	r2, [r1, r3]
 8004d26:	b10a      	cbz	r2, 8004d2c <__lshift+0xa4>
 8004d28:	f108 0602 	add.w	r6, r8, #2
 8004d2c:	3e01      	subs	r6, #1
 8004d2e:	4638      	mov	r0, r7
 8004d30:	4621      	mov	r1, r4
 8004d32:	612e      	str	r6, [r5, #16]
 8004d34:	f7ff fd92 	bl	800485c <_Bfree>
 8004d38:	4628      	mov	r0, r5
 8004d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d3e:	f842 0f04 	str.w	r0, [r2, #4]!
 8004d42:	3301      	adds	r3, #1
 8004d44:	e7c5      	b.n	8004cd2 <__lshift+0x4a>
 8004d46:	3904      	subs	r1, #4
 8004d48:	f853 2b04 	ldr.w	r2, [r3], #4
 8004d4c:	459c      	cmp	ip, r3
 8004d4e:	f841 2f04 	str.w	r2, [r1, #4]!
 8004d52:	d8f9      	bhi.n	8004d48 <__lshift+0xc0>
 8004d54:	e7ea      	b.n	8004d2c <__lshift+0xa4>
 8004d56:	bf00      	nop
 8004d58:	080070b3 	.word	0x080070b3
 8004d5c:	080070c4 	.word	0x080070c4

08004d60 <__mcmp>:
 8004d60:	4603      	mov	r3, r0
 8004d62:	690a      	ldr	r2, [r1, #16]
 8004d64:	6900      	ldr	r0, [r0, #16]
 8004d66:	b530      	push	{r4, r5, lr}
 8004d68:	1a80      	subs	r0, r0, r2
 8004d6a:	d10e      	bne.n	8004d8a <__mcmp+0x2a>
 8004d6c:	3314      	adds	r3, #20
 8004d6e:	3114      	adds	r1, #20
 8004d70:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8004d74:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8004d78:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8004d7c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8004d80:	4295      	cmp	r5, r2
 8004d82:	d003      	beq.n	8004d8c <__mcmp+0x2c>
 8004d84:	d205      	bcs.n	8004d92 <__mcmp+0x32>
 8004d86:	f04f 30ff 	mov.w	r0, #4294967295
 8004d8a:	bd30      	pop	{r4, r5, pc}
 8004d8c:	42a3      	cmp	r3, r4
 8004d8e:	d3f3      	bcc.n	8004d78 <__mcmp+0x18>
 8004d90:	e7fb      	b.n	8004d8a <__mcmp+0x2a>
 8004d92:	2001      	movs	r0, #1
 8004d94:	e7f9      	b.n	8004d8a <__mcmp+0x2a>
	...

08004d98 <__mdiff>:
 8004d98:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d9c:	4689      	mov	r9, r1
 8004d9e:	4606      	mov	r6, r0
 8004da0:	4611      	mov	r1, r2
 8004da2:	4648      	mov	r0, r9
 8004da4:	4614      	mov	r4, r2
 8004da6:	f7ff ffdb 	bl	8004d60 <__mcmp>
 8004daa:	1e05      	subs	r5, r0, #0
 8004dac:	d112      	bne.n	8004dd4 <__mdiff+0x3c>
 8004dae:	4629      	mov	r1, r5
 8004db0:	4630      	mov	r0, r6
 8004db2:	f7ff fd13 	bl	80047dc <_Balloc>
 8004db6:	4602      	mov	r2, r0
 8004db8:	b928      	cbnz	r0, 8004dc6 <__mdiff+0x2e>
 8004dba:	f240 2137 	movw	r1, #567	@ 0x237
 8004dbe:	4b3e      	ldr	r3, [pc, #248]	@ (8004eb8 <__mdiff+0x120>)
 8004dc0:	483e      	ldr	r0, [pc, #248]	@ (8004ebc <__mdiff+0x124>)
 8004dc2:	f001 fa7f 	bl	80062c4 <__assert_func>
 8004dc6:	2301      	movs	r3, #1
 8004dc8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8004dcc:	4610      	mov	r0, r2
 8004dce:	b003      	add	sp, #12
 8004dd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004dd4:	bfbc      	itt	lt
 8004dd6:	464b      	movlt	r3, r9
 8004dd8:	46a1      	movlt	r9, r4
 8004dda:	4630      	mov	r0, r6
 8004ddc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8004de0:	bfba      	itte	lt
 8004de2:	461c      	movlt	r4, r3
 8004de4:	2501      	movlt	r5, #1
 8004de6:	2500      	movge	r5, #0
 8004de8:	f7ff fcf8 	bl	80047dc <_Balloc>
 8004dec:	4602      	mov	r2, r0
 8004dee:	b918      	cbnz	r0, 8004df8 <__mdiff+0x60>
 8004df0:	f240 2145 	movw	r1, #581	@ 0x245
 8004df4:	4b30      	ldr	r3, [pc, #192]	@ (8004eb8 <__mdiff+0x120>)
 8004df6:	e7e3      	b.n	8004dc0 <__mdiff+0x28>
 8004df8:	f100 0b14 	add.w	fp, r0, #20
 8004dfc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8004e00:	f109 0310 	add.w	r3, r9, #16
 8004e04:	60c5      	str	r5, [r0, #12]
 8004e06:	f04f 0c00 	mov.w	ip, #0
 8004e0a:	f109 0514 	add.w	r5, r9, #20
 8004e0e:	46d9      	mov	r9, fp
 8004e10:	6926      	ldr	r6, [r4, #16]
 8004e12:	f104 0e14 	add.w	lr, r4, #20
 8004e16:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8004e1a:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8004e1e:	9301      	str	r3, [sp, #4]
 8004e20:	9b01      	ldr	r3, [sp, #4]
 8004e22:	f85e 0b04 	ldr.w	r0, [lr], #4
 8004e26:	f853 af04 	ldr.w	sl, [r3, #4]!
 8004e2a:	b281      	uxth	r1, r0
 8004e2c:	9301      	str	r3, [sp, #4]
 8004e2e:	fa1f f38a 	uxth.w	r3, sl
 8004e32:	1a5b      	subs	r3, r3, r1
 8004e34:	0c00      	lsrs	r0, r0, #16
 8004e36:	4463      	add	r3, ip
 8004e38:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8004e3c:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8004e40:	b29b      	uxth	r3, r3
 8004e42:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8004e46:	4576      	cmp	r6, lr
 8004e48:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8004e4c:	f849 3b04 	str.w	r3, [r9], #4
 8004e50:	d8e6      	bhi.n	8004e20 <__mdiff+0x88>
 8004e52:	1b33      	subs	r3, r6, r4
 8004e54:	3b15      	subs	r3, #21
 8004e56:	f023 0303 	bic.w	r3, r3, #3
 8004e5a:	3415      	adds	r4, #21
 8004e5c:	3304      	adds	r3, #4
 8004e5e:	42a6      	cmp	r6, r4
 8004e60:	bf38      	it	cc
 8004e62:	2304      	movcc	r3, #4
 8004e64:	441d      	add	r5, r3
 8004e66:	445b      	add	r3, fp
 8004e68:	461e      	mov	r6, r3
 8004e6a:	462c      	mov	r4, r5
 8004e6c:	4544      	cmp	r4, r8
 8004e6e:	d30e      	bcc.n	8004e8e <__mdiff+0xf6>
 8004e70:	f108 0103 	add.w	r1, r8, #3
 8004e74:	1b49      	subs	r1, r1, r5
 8004e76:	f021 0103 	bic.w	r1, r1, #3
 8004e7a:	3d03      	subs	r5, #3
 8004e7c:	45a8      	cmp	r8, r5
 8004e7e:	bf38      	it	cc
 8004e80:	2100      	movcc	r1, #0
 8004e82:	440b      	add	r3, r1
 8004e84:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8004e88:	b199      	cbz	r1, 8004eb2 <__mdiff+0x11a>
 8004e8a:	6117      	str	r7, [r2, #16]
 8004e8c:	e79e      	b.n	8004dcc <__mdiff+0x34>
 8004e8e:	46e6      	mov	lr, ip
 8004e90:	f854 1b04 	ldr.w	r1, [r4], #4
 8004e94:	fa1f fc81 	uxth.w	ip, r1
 8004e98:	44f4      	add	ip, lr
 8004e9a:	0c08      	lsrs	r0, r1, #16
 8004e9c:	4471      	add	r1, lr
 8004e9e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8004ea2:	b289      	uxth	r1, r1
 8004ea4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8004ea8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8004eac:	f846 1b04 	str.w	r1, [r6], #4
 8004eb0:	e7dc      	b.n	8004e6c <__mdiff+0xd4>
 8004eb2:	3f01      	subs	r7, #1
 8004eb4:	e7e6      	b.n	8004e84 <__mdiff+0xec>
 8004eb6:	bf00      	nop
 8004eb8:	080070b3 	.word	0x080070b3
 8004ebc:	080070c4 	.word	0x080070c4

08004ec0 <__ulp>:
 8004ec0:	4b0e      	ldr	r3, [pc, #56]	@ (8004efc <__ulp+0x3c>)
 8004ec2:	400b      	ands	r3, r1
 8004ec4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	dc08      	bgt.n	8004ede <__ulp+0x1e>
 8004ecc:	425b      	negs	r3, r3
 8004ece:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8004ed2:	ea4f 5223 	mov.w	r2, r3, asr #20
 8004ed6:	da04      	bge.n	8004ee2 <__ulp+0x22>
 8004ed8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8004edc:	4113      	asrs	r3, r2
 8004ede:	2200      	movs	r2, #0
 8004ee0:	e008      	b.n	8004ef4 <__ulp+0x34>
 8004ee2:	f1a2 0314 	sub.w	r3, r2, #20
 8004ee6:	2b1e      	cmp	r3, #30
 8004ee8:	bfd6      	itet	le
 8004eea:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8004eee:	2201      	movgt	r2, #1
 8004ef0:	40da      	lsrle	r2, r3
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	4619      	mov	r1, r3
 8004ef6:	4610      	mov	r0, r2
 8004ef8:	4770      	bx	lr
 8004efa:	bf00      	nop
 8004efc:	7ff00000 	.word	0x7ff00000

08004f00 <__b2d>:
 8004f00:	6902      	ldr	r2, [r0, #16]
 8004f02:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f04:	f100 0614 	add.w	r6, r0, #20
 8004f08:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8004f0c:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8004f10:	4f1e      	ldr	r7, [pc, #120]	@ (8004f8c <__b2d+0x8c>)
 8004f12:	4620      	mov	r0, r4
 8004f14:	f7ff fd54 	bl	80049c0 <__hi0bits>
 8004f18:	4603      	mov	r3, r0
 8004f1a:	f1c0 0020 	rsb	r0, r0, #32
 8004f1e:	2b0a      	cmp	r3, #10
 8004f20:	f1a2 0504 	sub.w	r5, r2, #4
 8004f24:	6008      	str	r0, [r1, #0]
 8004f26:	dc12      	bgt.n	8004f4e <__b2d+0x4e>
 8004f28:	42ae      	cmp	r6, r5
 8004f2a:	bf2c      	ite	cs
 8004f2c:	2200      	movcs	r2, #0
 8004f2e:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8004f32:	f1c3 0c0b 	rsb	ip, r3, #11
 8004f36:	3315      	adds	r3, #21
 8004f38:	fa24 fe0c 	lsr.w	lr, r4, ip
 8004f3c:	fa04 f303 	lsl.w	r3, r4, r3
 8004f40:	fa22 f20c 	lsr.w	r2, r2, ip
 8004f44:	ea4e 0107 	orr.w	r1, lr, r7
 8004f48:	431a      	orrs	r2, r3
 8004f4a:	4610      	mov	r0, r2
 8004f4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004f4e:	42ae      	cmp	r6, r5
 8004f50:	bf36      	itet	cc
 8004f52:	f1a2 0508 	subcc.w	r5, r2, #8
 8004f56:	2200      	movcs	r2, #0
 8004f58:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8004f5c:	3b0b      	subs	r3, #11
 8004f5e:	d012      	beq.n	8004f86 <__b2d+0x86>
 8004f60:	f1c3 0720 	rsb	r7, r3, #32
 8004f64:	fa22 f107 	lsr.w	r1, r2, r7
 8004f68:	409c      	lsls	r4, r3
 8004f6a:	430c      	orrs	r4, r1
 8004f6c:	42b5      	cmp	r5, r6
 8004f6e:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8004f72:	bf94      	ite	ls
 8004f74:	2400      	movls	r4, #0
 8004f76:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8004f7a:	409a      	lsls	r2, r3
 8004f7c:	40fc      	lsrs	r4, r7
 8004f7e:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8004f82:	4322      	orrs	r2, r4
 8004f84:	e7e1      	b.n	8004f4a <__b2d+0x4a>
 8004f86:	ea44 0107 	orr.w	r1, r4, r7
 8004f8a:	e7de      	b.n	8004f4a <__b2d+0x4a>
 8004f8c:	3ff00000 	.word	0x3ff00000

08004f90 <__d2b>:
 8004f90:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8004f94:	2101      	movs	r1, #1
 8004f96:	4690      	mov	r8, r2
 8004f98:	4699      	mov	r9, r3
 8004f9a:	9e08      	ldr	r6, [sp, #32]
 8004f9c:	f7ff fc1e 	bl	80047dc <_Balloc>
 8004fa0:	4604      	mov	r4, r0
 8004fa2:	b930      	cbnz	r0, 8004fb2 <__d2b+0x22>
 8004fa4:	4602      	mov	r2, r0
 8004fa6:	f240 310f 	movw	r1, #783	@ 0x30f
 8004faa:	4b23      	ldr	r3, [pc, #140]	@ (8005038 <__d2b+0xa8>)
 8004fac:	4823      	ldr	r0, [pc, #140]	@ (800503c <__d2b+0xac>)
 8004fae:	f001 f989 	bl	80062c4 <__assert_func>
 8004fb2:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8004fb6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004fba:	b10d      	cbz	r5, 8004fc0 <__d2b+0x30>
 8004fbc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004fc0:	9301      	str	r3, [sp, #4]
 8004fc2:	f1b8 0300 	subs.w	r3, r8, #0
 8004fc6:	d024      	beq.n	8005012 <__d2b+0x82>
 8004fc8:	4668      	mov	r0, sp
 8004fca:	9300      	str	r3, [sp, #0]
 8004fcc:	f7ff fd17 	bl	80049fe <__lo0bits>
 8004fd0:	e9dd 1200 	ldrd	r1, r2, [sp]
 8004fd4:	b1d8      	cbz	r0, 800500e <__d2b+0x7e>
 8004fd6:	f1c0 0320 	rsb	r3, r0, #32
 8004fda:	fa02 f303 	lsl.w	r3, r2, r3
 8004fde:	430b      	orrs	r3, r1
 8004fe0:	40c2      	lsrs	r2, r0
 8004fe2:	6163      	str	r3, [r4, #20]
 8004fe4:	9201      	str	r2, [sp, #4]
 8004fe6:	9b01      	ldr	r3, [sp, #4]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	bf0c      	ite	eq
 8004fec:	2201      	moveq	r2, #1
 8004fee:	2202      	movne	r2, #2
 8004ff0:	61a3      	str	r3, [r4, #24]
 8004ff2:	6122      	str	r2, [r4, #16]
 8004ff4:	b1ad      	cbz	r5, 8005022 <__d2b+0x92>
 8004ff6:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8004ffa:	4405      	add	r5, r0
 8004ffc:	6035      	str	r5, [r6, #0]
 8004ffe:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8005002:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005004:	6018      	str	r0, [r3, #0]
 8005006:	4620      	mov	r0, r4
 8005008:	b002      	add	sp, #8
 800500a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800500e:	6161      	str	r1, [r4, #20]
 8005010:	e7e9      	b.n	8004fe6 <__d2b+0x56>
 8005012:	a801      	add	r0, sp, #4
 8005014:	f7ff fcf3 	bl	80049fe <__lo0bits>
 8005018:	9b01      	ldr	r3, [sp, #4]
 800501a:	2201      	movs	r2, #1
 800501c:	6163      	str	r3, [r4, #20]
 800501e:	3020      	adds	r0, #32
 8005020:	e7e7      	b.n	8004ff2 <__d2b+0x62>
 8005022:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8005026:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800502a:	6030      	str	r0, [r6, #0]
 800502c:	6918      	ldr	r0, [r3, #16]
 800502e:	f7ff fcc7 	bl	80049c0 <__hi0bits>
 8005032:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005036:	e7e4      	b.n	8005002 <__d2b+0x72>
 8005038:	080070b3 	.word	0x080070b3
 800503c:	080070c4 	.word	0x080070c4

08005040 <__ratio>:
 8005040:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005044:	b085      	sub	sp, #20
 8005046:	e9cd 1000 	strd	r1, r0, [sp]
 800504a:	a902      	add	r1, sp, #8
 800504c:	f7ff ff58 	bl	8004f00 <__b2d>
 8005050:	468b      	mov	fp, r1
 8005052:	4606      	mov	r6, r0
 8005054:	460f      	mov	r7, r1
 8005056:	9800      	ldr	r0, [sp, #0]
 8005058:	a903      	add	r1, sp, #12
 800505a:	f7ff ff51 	bl	8004f00 <__b2d>
 800505e:	460d      	mov	r5, r1
 8005060:	9b01      	ldr	r3, [sp, #4]
 8005062:	4689      	mov	r9, r1
 8005064:	6919      	ldr	r1, [r3, #16]
 8005066:	9b00      	ldr	r3, [sp, #0]
 8005068:	4604      	mov	r4, r0
 800506a:	691b      	ldr	r3, [r3, #16]
 800506c:	4630      	mov	r0, r6
 800506e:	1ac9      	subs	r1, r1, r3
 8005070:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8005074:	1a9b      	subs	r3, r3, r2
 8005076:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800507a:	2b00      	cmp	r3, #0
 800507c:	bfcd      	iteet	gt
 800507e:	463a      	movgt	r2, r7
 8005080:	462a      	movle	r2, r5
 8005082:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8005086:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800508a:	bfd8      	it	le
 800508c:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8005090:	464b      	mov	r3, r9
 8005092:	4622      	mov	r2, r4
 8005094:	4659      	mov	r1, fp
 8005096:	f7fb fb49 	bl	800072c <__aeabi_ddiv>
 800509a:	b005      	add	sp, #20
 800509c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080050a0 <__copybits>:
 80050a0:	3901      	subs	r1, #1
 80050a2:	b570      	push	{r4, r5, r6, lr}
 80050a4:	1149      	asrs	r1, r1, #5
 80050a6:	6914      	ldr	r4, [r2, #16]
 80050a8:	3101      	adds	r1, #1
 80050aa:	f102 0314 	add.w	r3, r2, #20
 80050ae:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80050b2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80050b6:	1f05      	subs	r5, r0, #4
 80050b8:	42a3      	cmp	r3, r4
 80050ba:	d30c      	bcc.n	80050d6 <__copybits+0x36>
 80050bc:	1aa3      	subs	r3, r4, r2
 80050be:	3b11      	subs	r3, #17
 80050c0:	f023 0303 	bic.w	r3, r3, #3
 80050c4:	3211      	adds	r2, #17
 80050c6:	42a2      	cmp	r2, r4
 80050c8:	bf88      	it	hi
 80050ca:	2300      	movhi	r3, #0
 80050cc:	4418      	add	r0, r3
 80050ce:	2300      	movs	r3, #0
 80050d0:	4288      	cmp	r0, r1
 80050d2:	d305      	bcc.n	80050e0 <__copybits+0x40>
 80050d4:	bd70      	pop	{r4, r5, r6, pc}
 80050d6:	f853 6b04 	ldr.w	r6, [r3], #4
 80050da:	f845 6f04 	str.w	r6, [r5, #4]!
 80050de:	e7eb      	b.n	80050b8 <__copybits+0x18>
 80050e0:	f840 3b04 	str.w	r3, [r0], #4
 80050e4:	e7f4      	b.n	80050d0 <__copybits+0x30>

080050e6 <__any_on>:
 80050e6:	f100 0214 	add.w	r2, r0, #20
 80050ea:	6900      	ldr	r0, [r0, #16]
 80050ec:	114b      	asrs	r3, r1, #5
 80050ee:	4298      	cmp	r0, r3
 80050f0:	b510      	push	{r4, lr}
 80050f2:	db11      	blt.n	8005118 <__any_on+0x32>
 80050f4:	dd0a      	ble.n	800510c <__any_on+0x26>
 80050f6:	f011 011f 	ands.w	r1, r1, #31
 80050fa:	d007      	beq.n	800510c <__any_on+0x26>
 80050fc:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8005100:	fa24 f001 	lsr.w	r0, r4, r1
 8005104:	fa00 f101 	lsl.w	r1, r0, r1
 8005108:	428c      	cmp	r4, r1
 800510a:	d10b      	bne.n	8005124 <__any_on+0x3e>
 800510c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005110:	4293      	cmp	r3, r2
 8005112:	d803      	bhi.n	800511c <__any_on+0x36>
 8005114:	2000      	movs	r0, #0
 8005116:	bd10      	pop	{r4, pc}
 8005118:	4603      	mov	r3, r0
 800511a:	e7f7      	b.n	800510c <__any_on+0x26>
 800511c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005120:	2900      	cmp	r1, #0
 8005122:	d0f5      	beq.n	8005110 <__any_on+0x2a>
 8005124:	2001      	movs	r0, #1
 8005126:	e7f6      	b.n	8005116 <__any_on+0x30>

08005128 <sulp>:
 8005128:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800512c:	460f      	mov	r7, r1
 800512e:	4690      	mov	r8, r2
 8005130:	f7ff fec6 	bl	8004ec0 <__ulp>
 8005134:	4604      	mov	r4, r0
 8005136:	460d      	mov	r5, r1
 8005138:	f1b8 0f00 	cmp.w	r8, #0
 800513c:	d011      	beq.n	8005162 <sulp+0x3a>
 800513e:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8005142:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8005146:	2b00      	cmp	r3, #0
 8005148:	dd0b      	ble.n	8005162 <sulp+0x3a>
 800514a:	2400      	movs	r4, #0
 800514c:	051b      	lsls	r3, r3, #20
 800514e:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8005152:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8005156:	4622      	mov	r2, r4
 8005158:	462b      	mov	r3, r5
 800515a:	f7fb f9bd 	bl	80004d8 <__aeabi_dmul>
 800515e:	4604      	mov	r4, r0
 8005160:	460d      	mov	r5, r1
 8005162:	4620      	mov	r0, r4
 8005164:	4629      	mov	r1, r5
 8005166:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800516a:	0000      	movs	r0, r0
 800516c:	0000      	movs	r0, r0
	...

08005170 <_strtod_l>:
 8005170:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005174:	b09f      	sub	sp, #124	@ 0x7c
 8005176:	9217      	str	r2, [sp, #92]	@ 0x5c
 8005178:	2200      	movs	r2, #0
 800517a:	460c      	mov	r4, r1
 800517c:	921a      	str	r2, [sp, #104]	@ 0x68
 800517e:	f04f 0a00 	mov.w	sl, #0
 8005182:	f04f 0b00 	mov.w	fp, #0
 8005186:	460a      	mov	r2, r1
 8005188:	9005      	str	r0, [sp, #20]
 800518a:	9219      	str	r2, [sp, #100]	@ 0x64
 800518c:	7811      	ldrb	r1, [r2, #0]
 800518e:	292b      	cmp	r1, #43	@ 0x2b
 8005190:	d048      	beq.n	8005224 <_strtod_l+0xb4>
 8005192:	d836      	bhi.n	8005202 <_strtod_l+0x92>
 8005194:	290d      	cmp	r1, #13
 8005196:	d830      	bhi.n	80051fa <_strtod_l+0x8a>
 8005198:	2908      	cmp	r1, #8
 800519a:	d830      	bhi.n	80051fe <_strtod_l+0x8e>
 800519c:	2900      	cmp	r1, #0
 800519e:	d039      	beq.n	8005214 <_strtod_l+0xa4>
 80051a0:	2200      	movs	r2, #0
 80051a2:	920b      	str	r2, [sp, #44]	@ 0x2c
 80051a4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80051a6:	782a      	ldrb	r2, [r5, #0]
 80051a8:	2a30      	cmp	r2, #48	@ 0x30
 80051aa:	f040 80b1 	bne.w	8005310 <_strtod_l+0x1a0>
 80051ae:	786a      	ldrb	r2, [r5, #1]
 80051b0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80051b4:	2a58      	cmp	r2, #88	@ 0x58
 80051b6:	d16c      	bne.n	8005292 <_strtod_l+0x122>
 80051b8:	9302      	str	r3, [sp, #8]
 80051ba:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80051bc:	4a8e      	ldr	r2, [pc, #568]	@ (80053f8 <_strtod_l+0x288>)
 80051be:	9301      	str	r3, [sp, #4]
 80051c0:	ab1a      	add	r3, sp, #104	@ 0x68
 80051c2:	9300      	str	r3, [sp, #0]
 80051c4:	9805      	ldr	r0, [sp, #20]
 80051c6:	ab1b      	add	r3, sp, #108	@ 0x6c
 80051c8:	a919      	add	r1, sp, #100	@ 0x64
 80051ca:	f001 f915 	bl	80063f8 <__gethex>
 80051ce:	f010 060f 	ands.w	r6, r0, #15
 80051d2:	4604      	mov	r4, r0
 80051d4:	d005      	beq.n	80051e2 <_strtod_l+0x72>
 80051d6:	2e06      	cmp	r6, #6
 80051d8:	d126      	bne.n	8005228 <_strtod_l+0xb8>
 80051da:	2300      	movs	r3, #0
 80051dc:	3501      	adds	r5, #1
 80051de:	9519      	str	r5, [sp, #100]	@ 0x64
 80051e0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80051e2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	f040 8584 	bne.w	8005cf2 <_strtod_l+0xb82>
 80051ea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80051ec:	b1bb      	cbz	r3, 800521e <_strtod_l+0xae>
 80051ee:	4650      	mov	r0, sl
 80051f0:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 80051f4:	b01f      	add	sp, #124	@ 0x7c
 80051f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051fa:	2920      	cmp	r1, #32
 80051fc:	d1d0      	bne.n	80051a0 <_strtod_l+0x30>
 80051fe:	3201      	adds	r2, #1
 8005200:	e7c3      	b.n	800518a <_strtod_l+0x1a>
 8005202:	292d      	cmp	r1, #45	@ 0x2d
 8005204:	d1cc      	bne.n	80051a0 <_strtod_l+0x30>
 8005206:	2101      	movs	r1, #1
 8005208:	910b      	str	r1, [sp, #44]	@ 0x2c
 800520a:	1c51      	adds	r1, r2, #1
 800520c:	9119      	str	r1, [sp, #100]	@ 0x64
 800520e:	7852      	ldrb	r2, [r2, #1]
 8005210:	2a00      	cmp	r2, #0
 8005212:	d1c7      	bne.n	80051a4 <_strtod_l+0x34>
 8005214:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005216:	9419      	str	r4, [sp, #100]	@ 0x64
 8005218:	2b00      	cmp	r3, #0
 800521a:	f040 8568 	bne.w	8005cee <_strtod_l+0xb7e>
 800521e:	4650      	mov	r0, sl
 8005220:	4659      	mov	r1, fp
 8005222:	e7e7      	b.n	80051f4 <_strtod_l+0x84>
 8005224:	2100      	movs	r1, #0
 8005226:	e7ef      	b.n	8005208 <_strtod_l+0x98>
 8005228:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800522a:	b13a      	cbz	r2, 800523c <_strtod_l+0xcc>
 800522c:	2135      	movs	r1, #53	@ 0x35
 800522e:	a81c      	add	r0, sp, #112	@ 0x70
 8005230:	f7ff ff36 	bl	80050a0 <__copybits>
 8005234:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005236:	9805      	ldr	r0, [sp, #20]
 8005238:	f7ff fb10 	bl	800485c <_Bfree>
 800523c:	3e01      	subs	r6, #1
 800523e:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8005240:	2e04      	cmp	r6, #4
 8005242:	d806      	bhi.n	8005252 <_strtod_l+0xe2>
 8005244:	e8df f006 	tbb	[pc, r6]
 8005248:	201d0314 	.word	0x201d0314
 800524c:	14          	.byte	0x14
 800524d:	00          	.byte	0x00
 800524e:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8005252:	05e1      	lsls	r1, r4, #23
 8005254:	bf48      	it	mi
 8005256:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800525a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800525e:	0d1b      	lsrs	r3, r3, #20
 8005260:	051b      	lsls	r3, r3, #20
 8005262:	2b00      	cmp	r3, #0
 8005264:	d1bd      	bne.n	80051e2 <_strtod_l+0x72>
 8005266:	f7fe fb2b 	bl	80038c0 <__errno>
 800526a:	2322      	movs	r3, #34	@ 0x22
 800526c:	6003      	str	r3, [r0, #0]
 800526e:	e7b8      	b.n	80051e2 <_strtod_l+0x72>
 8005270:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8005274:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8005278:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800527c:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8005280:	e7e7      	b.n	8005252 <_strtod_l+0xe2>
 8005282:	f8df b178 	ldr.w	fp, [pc, #376]	@ 80053fc <_strtod_l+0x28c>
 8005286:	e7e4      	b.n	8005252 <_strtod_l+0xe2>
 8005288:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800528c:	f04f 3aff 	mov.w	sl, #4294967295
 8005290:	e7df      	b.n	8005252 <_strtod_l+0xe2>
 8005292:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005294:	1c5a      	adds	r2, r3, #1
 8005296:	9219      	str	r2, [sp, #100]	@ 0x64
 8005298:	785b      	ldrb	r3, [r3, #1]
 800529a:	2b30      	cmp	r3, #48	@ 0x30
 800529c:	d0f9      	beq.n	8005292 <_strtod_l+0x122>
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d09f      	beq.n	80051e2 <_strtod_l+0x72>
 80052a2:	2301      	movs	r3, #1
 80052a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80052a6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80052a8:	220a      	movs	r2, #10
 80052aa:	930c      	str	r3, [sp, #48]	@ 0x30
 80052ac:	2300      	movs	r3, #0
 80052ae:	461f      	mov	r7, r3
 80052b0:	9308      	str	r3, [sp, #32]
 80052b2:	930a      	str	r3, [sp, #40]	@ 0x28
 80052b4:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80052b6:	7805      	ldrb	r5, [r0, #0]
 80052b8:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80052bc:	b2d9      	uxtb	r1, r3
 80052be:	2909      	cmp	r1, #9
 80052c0:	d928      	bls.n	8005314 <_strtod_l+0x1a4>
 80052c2:	2201      	movs	r2, #1
 80052c4:	494e      	ldr	r1, [pc, #312]	@ (8005400 <_strtod_l+0x290>)
 80052c6:	f000 ffc7 	bl	8006258 <strncmp>
 80052ca:	2800      	cmp	r0, #0
 80052cc:	d032      	beq.n	8005334 <_strtod_l+0x1c4>
 80052ce:	2000      	movs	r0, #0
 80052d0:	462a      	mov	r2, r5
 80052d2:	4681      	mov	r9, r0
 80052d4:	463d      	mov	r5, r7
 80052d6:	4603      	mov	r3, r0
 80052d8:	2a65      	cmp	r2, #101	@ 0x65
 80052da:	d001      	beq.n	80052e0 <_strtod_l+0x170>
 80052dc:	2a45      	cmp	r2, #69	@ 0x45
 80052de:	d114      	bne.n	800530a <_strtod_l+0x19a>
 80052e0:	b91d      	cbnz	r5, 80052ea <_strtod_l+0x17a>
 80052e2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80052e4:	4302      	orrs	r2, r0
 80052e6:	d095      	beq.n	8005214 <_strtod_l+0xa4>
 80052e8:	2500      	movs	r5, #0
 80052ea:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80052ec:	1c62      	adds	r2, r4, #1
 80052ee:	9219      	str	r2, [sp, #100]	@ 0x64
 80052f0:	7862      	ldrb	r2, [r4, #1]
 80052f2:	2a2b      	cmp	r2, #43	@ 0x2b
 80052f4:	d077      	beq.n	80053e6 <_strtod_l+0x276>
 80052f6:	2a2d      	cmp	r2, #45	@ 0x2d
 80052f8:	d07b      	beq.n	80053f2 <_strtod_l+0x282>
 80052fa:	f04f 0c00 	mov.w	ip, #0
 80052fe:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8005302:	2909      	cmp	r1, #9
 8005304:	f240 8082 	bls.w	800540c <_strtod_l+0x29c>
 8005308:	9419      	str	r4, [sp, #100]	@ 0x64
 800530a:	f04f 0800 	mov.w	r8, #0
 800530e:	e0a2      	b.n	8005456 <_strtod_l+0x2e6>
 8005310:	2300      	movs	r3, #0
 8005312:	e7c7      	b.n	80052a4 <_strtod_l+0x134>
 8005314:	2f08      	cmp	r7, #8
 8005316:	bfd5      	itete	le
 8005318:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800531a:	9908      	ldrgt	r1, [sp, #32]
 800531c:	fb02 3301 	mlale	r3, r2, r1, r3
 8005320:	fb02 3301 	mlagt	r3, r2, r1, r3
 8005324:	f100 0001 	add.w	r0, r0, #1
 8005328:	bfd4      	ite	le
 800532a:	930a      	strle	r3, [sp, #40]	@ 0x28
 800532c:	9308      	strgt	r3, [sp, #32]
 800532e:	3701      	adds	r7, #1
 8005330:	9019      	str	r0, [sp, #100]	@ 0x64
 8005332:	e7bf      	b.n	80052b4 <_strtod_l+0x144>
 8005334:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005336:	1c5a      	adds	r2, r3, #1
 8005338:	9219      	str	r2, [sp, #100]	@ 0x64
 800533a:	785a      	ldrb	r2, [r3, #1]
 800533c:	b37f      	cbz	r7, 800539e <_strtod_l+0x22e>
 800533e:	4681      	mov	r9, r0
 8005340:	463d      	mov	r5, r7
 8005342:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8005346:	2b09      	cmp	r3, #9
 8005348:	d912      	bls.n	8005370 <_strtod_l+0x200>
 800534a:	2301      	movs	r3, #1
 800534c:	e7c4      	b.n	80052d8 <_strtod_l+0x168>
 800534e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005350:	3001      	adds	r0, #1
 8005352:	1c5a      	adds	r2, r3, #1
 8005354:	9219      	str	r2, [sp, #100]	@ 0x64
 8005356:	785a      	ldrb	r2, [r3, #1]
 8005358:	2a30      	cmp	r2, #48	@ 0x30
 800535a:	d0f8      	beq.n	800534e <_strtod_l+0x1de>
 800535c:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8005360:	2b08      	cmp	r3, #8
 8005362:	f200 84cb 	bhi.w	8005cfc <_strtod_l+0xb8c>
 8005366:	4681      	mov	r9, r0
 8005368:	2000      	movs	r0, #0
 800536a:	4605      	mov	r5, r0
 800536c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800536e:	930c      	str	r3, [sp, #48]	@ 0x30
 8005370:	3a30      	subs	r2, #48	@ 0x30
 8005372:	f100 0301 	add.w	r3, r0, #1
 8005376:	d02a      	beq.n	80053ce <_strtod_l+0x25e>
 8005378:	4499      	add	r9, r3
 800537a:	210a      	movs	r1, #10
 800537c:	462b      	mov	r3, r5
 800537e:	eb00 0c05 	add.w	ip, r0, r5
 8005382:	4563      	cmp	r3, ip
 8005384:	d10d      	bne.n	80053a2 <_strtod_l+0x232>
 8005386:	1c69      	adds	r1, r5, #1
 8005388:	4401      	add	r1, r0
 800538a:	4428      	add	r0, r5
 800538c:	2808      	cmp	r0, #8
 800538e:	dc16      	bgt.n	80053be <_strtod_l+0x24e>
 8005390:	230a      	movs	r3, #10
 8005392:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8005394:	fb03 2300 	mla	r3, r3, r0, r2
 8005398:	930a      	str	r3, [sp, #40]	@ 0x28
 800539a:	2300      	movs	r3, #0
 800539c:	e018      	b.n	80053d0 <_strtod_l+0x260>
 800539e:	4638      	mov	r0, r7
 80053a0:	e7da      	b.n	8005358 <_strtod_l+0x1e8>
 80053a2:	2b08      	cmp	r3, #8
 80053a4:	f103 0301 	add.w	r3, r3, #1
 80053a8:	dc03      	bgt.n	80053b2 <_strtod_l+0x242>
 80053aa:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80053ac:	434e      	muls	r6, r1
 80053ae:	960a      	str	r6, [sp, #40]	@ 0x28
 80053b0:	e7e7      	b.n	8005382 <_strtod_l+0x212>
 80053b2:	2b10      	cmp	r3, #16
 80053b4:	bfde      	ittt	le
 80053b6:	9e08      	ldrle	r6, [sp, #32]
 80053b8:	434e      	mulle	r6, r1
 80053ba:	9608      	strle	r6, [sp, #32]
 80053bc:	e7e1      	b.n	8005382 <_strtod_l+0x212>
 80053be:	280f      	cmp	r0, #15
 80053c0:	dceb      	bgt.n	800539a <_strtod_l+0x22a>
 80053c2:	230a      	movs	r3, #10
 80053c4:	9808      	ldr	r0, [sp, #32]
 80053c6:	fb03 2300 	mla	r3, r3, r0, r2
 80053ca:	9308      	str	r3, [sp, #32]
 80053cc:	e7e5      	b.n	800539a <_strtod_l+0x22a>
 80053ce:	4629      	mov	r1, r5
 80053d0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80053d2:	460d      	mov	r5, r1
 80053d4:	1c50      	adds	r0, r2, #1
 80053d6:	9019      	str	r0, [sp, #100]	@ 0x64
 80053d8:	7852      	ldrb	r2, [r2, #1]
 80053da:	4618      	mov	r0, r3
 80053dc:	e7b1      	b.n	8005342 <_strtod_l+0x1d2>
 80053de:	f04f 0900 	mov.w	r9, #0
 80053e2:	2301      	movs	r3, #1
 80053e4:	e77d      	b.n	80052e2 <_strtod_l+0x172>
 80053e6:	f04f 0c00 	mov.w	ip, #0
 80053ea:	1ca2      	adds	r2, r4, #2
 80053ec:	9219      	str	r2, [sp, #100]	@ 0x64
 80053ee:	78a2      	ldrb	r2, [r4, #2]
 80053f0:	e785      	b.n	80052fe <_strtod_l+0x18e>
 80053f2:	f04f 0c01 	mov.w	ip, #1
 80053f6:	e7f8      	b.n	80053ea <_strtod_l+0x27a>
 80053f8:	08007238 	.word	0x08007238
 80053fc:	7ff00000 	.word	0x7ff00000
 8005400:	08007220 	.word	0x08007220
 8005404:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005406:	1c51      	adds	r1, r2, #1
 8005408:	9119      	str	r1, [sp, #100]	@ 0x64
 800540a:	7852      	ldrb	r2, [r2, #1]
 800540c:	2a30      	cmp	r2, #48	@ 0x30
 800540e:	d0f9      	beq.n	8005404 <_strtod_l+0x294>
 8005410:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8005414:	2908      	cmp	r1, #8
 8005416:	f63f af78 	bhi.w	800530a <_strtod_l+0x19a>
 800541a:	f04f 080a 	mov.w	r8, #10
 800541e:	3a30      	subs	r2, #48	@ 0x30
 8005420:	920e      	str	r2, [sp, #56]	@ 0x38
 8005422:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005424:	920f      	str	r2, [sp, #60]	@ 0x3c
 8005426:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005428:	1c56      	adds	r6, r2, #1
 800542a:	9619      	str	r6, [sp, #100]	@ 0x64
 800542c:	7852      	ldrb	r2, [r2, #1]
 800542e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8005432:	f1be 0f09 	cmp.w	lr, #9
 8005436:	d939      	bls.n	80054ac <_strtod_l+0x33c>
 8005438:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800543a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800543e:	1a76      	subs	r6, r6, r1
 8005440:	2e08      	cmp	r6, #8
 8005442:	dc03      	bgt.n	800544c <_strtod_l+0x2dc>
 8005444:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8005446:	4588      	cmp	r8, r1
 8005448:	bfa8      	it	ge
 800544a:	4688      	movge	r8, r1
 800544c:	f1bc 0f00 	cmp.w	ip, #0
 8005450:	d001      	beq.n	8005456 <_strtod_l+0x2e6>
 8005452:	f1c8 0800 	rsb	r8, r8, #0
 8005456:	2d00      	cmp	r5, #0
 8005458:	d14e      	bne.n	80054f8 <_strtod_l+0x388>
 800545a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800545c:	4308      	orrs	r0, r1
 800545e:	f47f aec0 	bne.w	80051e2 <_strtod_l+0x72>
 8005462:	2b00      	cmp	r3, #0
 8005464:	f47f aed6 	bne.w	8005214 <_strtod_l+0xa4>
 8005468:	2a69      	cmp	r2, #105	@ 0x69
 800546a:	d028      	beq.n	80054be <_strtod_l+0x34e>
 800546c:	dc25      	bgt.n	80054ba <_strtod_l+0x34a>
 800546e:	2a49      	cmp	r2, #73	@ 0x49
 8005470:	d025      	beq.n	80054be <_strtod_l+0x34e>
 8005472:	2a4e      	cmp	r2, #78	@ 0x4e
 8005474:	f47f aece 	bne.w	8005214 <_strtod_l+0xa4>
 8005478:	499a      	ldr	r1, [pc, #616]	@ (80056e4 <_strtod_l+0x574>)
 800547a:	a819      	add	r0, sp, #100	@ 0x64
 800547c:	f001 f9de 	bl	800683c <__match>
 8005480:	2800      	cmp	r0, #0
 8005482:	f43f aec7 	beq.w	8005214 <_strtod_l+0xa4>
 8005486:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005488:	781b      	ldrb	r3, [r3, #0]
 800548a:	2b28      	cmp	r3, #40	@ 0x28
 800548c:	d12e      	bne.n	80054ec <_strtod_l+0x37c>
 800548e:	4996      	ldr	r1, [pc, #600]	@ (80056e8 <_strtod_l+0x578>)
 8005490:	aa1c      	add	r2, sp, #112	@ 0x70
 8005492:	a819      	add	r0, sp, #100	@ 0x64
 8005494:	f001 f9e6 	bl	8006864 <__hexnan>
 8005498:	2805      	cmp	r0, #5
 800549a:	d127      	bne.n	80054ec <_strtod_l+0x37c>
 800549c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800549e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80054a2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80054a6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80054aa:	e69a      	b.n	80051e2 <_strtod_l+0x72>
 80054ac:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80054ae:	fb08 2101 	mla	r1, r8, r1, r2
 80054b2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80054b6:	920e      	str	r2, [sp, #56]	@ 0x38
 80054b8:	e7b5      	b.n	8005426 <_strtod_l+0x2b6>
 80054ba:	2a6e      	cmp	r2, #110	@ 0x6e
 80054bc:	e7da      	b.n	8005474 <_strtod_l+0x304>
 80054be:	498b      	ldr	r1, [pc, #556]	@ (80056ec <_strtod_l+0x57c>)
 80054c0:	a819      	add	r0, sp, #100	@ 0x64
 80054c2:	f001 f9bb 	bl	800683c <__match>
 80054c6:	2800      	cmp	r0, #0
 80054c8:	f43f aea4 	beq.w	8005214 <_strtod_l+0xa4>
 80054cc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80054ce:	4988      	ldr	r1, [pc, #544]	@ (80056f0 <_strtod_l+0x580>)
 80054d0:	3b01      	subs	r3, #1
 80054d2:	a819      	add	r0, sp, #100	@ 0x64
 80054d4:	9319      	str	r3, [sp, #100]	@ 0x64
 80054d6:	f001 f9b1 	bl	800683c <__match>
 80054da:	b910      	cbnz	r0, 80054e2 <_strtod_l+0x372>
 80054dc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80054de:	3301      	adds	r3, #1
 80054e0:	9319      	str	r3, [sp, #100]	@ 0x64
 80054e2:	f04f 0a00 	mov.w	sl, #0
 80054e6:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 80056f4 <_strtod_l+0x584>
 80054ea:	e67a      	b.n	80051e2 <_strtod_l+0x72>
 80054ec:	4882      	ldr	r0, [pc, #520]	@ (80056f8 <_strtod_l+0x588>)
 80054ee:	f000 fee3 	bl	80062b8 <nan>
 80054f2:	4682      	mov	sl, r0
 80054f4:	468b      	mov	fp, r1
 80054f6:	e674      	b.n	80051e2 <_strtod_l+0x72>
 80054f8:	eba8 0309 	sub.w	r3, r8, r9
 80054fc:	2f00      	cmp	r7, #0
 80054fe:	bf08      	it	eq
 8005500:	462f      	moveq	r7, r5
 8005502:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8005504:	2d10      	cmp	r5, #16
 8005506:	462c      	mov	r4, r5
 8005508:	9309      	str	r3, [sp, #36]	@ 0x24
 800550a:	bfa8      	it	ge
 800550c:	2410      	movge	r4, #16
 800550e:	f7fa ff69 	bl	80003e4 <__aeabi_ui2d>
 8005512:	2d09      	cmp	r5, #9
 8005514:	4682      	mov	sl, r0
 8005516:	468b      	mov	fp, r1
 8005518:	dc11      	bgt.n	800553e <_strtod_l+0x3ce>
 800551a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800551c:	2b00      	cmp	r3, #0
 800551e:	f43f ae60 	beq.w	80051e2 <_strtod_l+0x72>
 8005522:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005524:	dd76      	ble.n	8005614 <_strtod_l+0x4a4>
 8005526:	2b16      	cmp	r3, #22
 8005528:	dc5d      	bgt.n	80055e6 <_strtod_l+0x476>
 800552a:	4974      	ldr	r1, [pc, #464]	@ (80056fc <_strtod_l+0x58c>)
 800552c:	4652      	mov	r2, sl
 800552e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005532:	465b      	mov	r3, fp
 8005534:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005538:	f7fa ffce 	bl	80004d8 <__aeabi_dmul>
 800553c:	e7d9      	b.n	80054f2 <_strtod_l+0x382>
 800553e:	4b6f      	ldr	r3, [pc, #444]	@ (80056fc <_strtod_l+0x58c>)
 8005540:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005544:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8005548:	f7fa ffc6 	bl	80004d8 <__aeabi_dmul>
 800554c:	4682      	mov	sl, r0
 800554e:	9808      	ldr	r0, [sp, #32]
 8005550:	468b      	mov	fp, r1
 8005552:	f7fa ff47 	bl	80003e4 <__aeabi_ui2d>
 8005556:	4602      	mov	r2, r0
 8005558:	460b      	mov	r3, r1
 800555a:	4650      	mov	r0, sl
 800555c:	4659      	mov	r1, fp
 800555e:	f7fa fe05 	bl	800016c <__adddf3>
 8005562:	2d0f      	cmp	r5, #15
 8005564:	4682      	mov	sl, r0
 8005566:	468b      	mov	fp, r1
 8005568:	ddd7      	ble.n	800551a <_strtod_l+0x3aa>
 800556a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800556c:	1b2c      	subs	r4, r5, r4
 800556e:	441c      	add	r4, r3
 8005570:	2c00      	cmp	r4, #0
 8005572:	f340 8096 	ble.w	80056a2 <_strtod_l+0x532>
 8005576:	f014 030f 	ands.w	r3, r4, #15
 800557a:	d00a      	beq.n	8005592 <_strtod_l+0x422>
 800557c:	495f      	ldr	r1, [pc, #380]	@ (80056fc <_strtod_l+0x58c>)
 800557e:	4652      	mov	r2, sl
 8005580:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005584:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005588:	465b      	mov	r3, fp
 800558a:	f7fa ffa5 	bl	80004d8 <__aeabi_dmul>
 800558e:	4682      	mov	sl, r0
 8005590:	468b      	mov	fp, r1
 8005592:	f034 040f 	bics.w	r4, r4, #15
 8005596:	d073      	beq.n	8005680 <_strtod_l+0x510>
 8005598:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800559c:	dd48      	ble.n	8005630 <_strtod_l+0x4c0>
 800559e:	2400      	movs	r4, #0
 80055a0:	46a0      	mov	r8, r4
 80055a2:	46a1      	mov	r9, r4
 80055a4:	940a      	str	r4, [sp, #40]	@ 0x28
 80055a6:	2322      	movs	r3, #34	@ 0x22
 80055a8:	f04f 0a00 	mov.w	sl, #0
 80055ac:	9a05      	ldr	r2, [sp, #20]
 80055ae:	f8df b144 	ldr.w	fp, [pc, #324]	@ 80056f4 <_strtod_l+0x584>
 80055b2:	6013      	str	r3, [r2, #0]
 80055b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	f43f ae13 	beq.w	80051e2 <_strtod_l+0x72>
 80055bc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80055be:	9805      	ldr	r0, [sp, #20]
 80055c0:	f7ff f94c 	bl	800485c <_Bfree>
 80055c4:	4649      	mov	r1, r9
 80055c6:	9805      	ldr	r0, [sp, #20]
 80055c8:	f7ff f948 	bl	800485c <_Bfree>
 80055cc:	4641      	mov	r1, r8
 80055ce:	9805      	ldr	r0, [sp, #20]
 80055d0:	f7ff f944 	bl	800485c <_Bfree>
 80055d4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80055d6:	9805      	ldr	r0, [sp, #20]
 80055d8:	f7ff f940 	bl	800485c <_Bfree>
 80055dc:	4621      	mov	r1, r4
 80055de:	9805      	ldr	r0, [sp, #20]
 80055e0:	f7ff f93c 	bl	800485c <_Bfree>
 80055e4:	e5fd      	b.n	80051e2 <_strtod_l+0x72>
 80055e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80055e8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80055ec:	4293      	cmp	r3, r2
 80055ee:	dbbc      	blt.n	800556a <_strtod_l+0x3fa>
 80055f0:	4c42      	ldr	r4, [pc, #264]	@ (80056fc <_strtod_l+0x58c>)
 80055f2:	f1c5 050f 	rsb	r5, r5, #15
 80055f6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80055fa:	4652      	mov	r2, sl
 80055fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005600:	465b      	mov	r3, fp
 8005602:	f7fa ff69 	bl	80004d8 <__aeabi_dmul>
 8005606:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005608:	1b5d      	subs	r5, r3, r5
 800560a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800560e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8005612:	e791      	b.n	8005538 <_strtod_l+0x3c8>
 8005614:	3316      	adds	r3, #22
 8005616:	dba8      	blt.n	800556a <_strtod_l+0x3fa>
 8005618:	4b38      	ldr	r3, [pc, #224]	@ (80056fc <_strtod_l+0x58c>)
 800561a:	eba9 0808 	sub.w	r8, r9, r8
 800561e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8005622:	4650      	mov	r0, sl
 8005624:	e9d8 2300 	ldrd	r2, r3, [r8]
 8005628:	4659      	mov	r1, fp
 800562a:	f7fb f87f 	bl	800072c <__aeabi_ddiv>
 800562e:	e760      	b.n	80054f2 <_strtod_l+0x382>
 8005630:	4b33      	ldr	r3, [pc, #204]	@ (8005700 <_strtod_l+0x590>)
 8005632:	4650      	mov	r0, sl
 8005634:	9308      	str	r3, [sp, #32]
 8005636:	2300      	movs	r3, #0
 8005638:	4659      	mov	r1, fp
 800563a:	461e      	mov	r6, r3
 800563c:	1124      	asrs	r4, r4, #4
 800563e:	2c01      	cmp	r4, #1
 8005640:	dc21      	bgt.n	8005686 <_strtod_l+0x516>
 8005642:	b10b      	cbz	r3, 8005648 <_strtod_l+0x4d8>
 8005644:	4682      	mov	sl, r0
 8005646:	468b      	mov	fp, r1
 8005648:	492d      	ldr	r1, [pc, #180]	@ (8005700 <_strtod_l+0x590>)
 800564a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800564e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8005652:	4652      	mov	r2, sl
 8005654:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005658:	465b      	mov	r3, fp
 800565a:	f7fa ff3d 	bl	80004d8 <__aeabi_dmul>
 800565e:	4b25      	ldr	r3, [pc, #148]	@ (80056f4 <_strtod_l+0x584>)
 8005660:	460a      	mov	r2, r1
 8005662:	400b      	ands	r3, r1
 8005664:	4927      	ldr	r1, [pc, #156]	@ (8005704 <_strtod_l+0x594>)
 8005666:	4682      	mov	sl, r0
 8005668:	428b      	cmp	r3, r1
 800566a:	d898      	bhi.n	800559e <_strtod_l+0x42e>
 800566c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8005670:	428b      	cmp	r3, r1
 8005672:	bf86      	itte	hi
 8005674:	f04f 3aff 	movhi.w	sl, #4294967295
 8005678:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8005708 <_strtod_l+0x598>
 800567c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8005680:	2300      	movs	r3, #0
 8005682:	9308      	str	r3, [sp, #32]
 8005684:	e07a      	b.n	800577c <_strtod_l+0x60c>
 8005686:	07e2      	lsls	r2, r4, #31
 8005688:	d505      	bpl.n	8005696 <_strtod_l+0x526>
 800568a:	9b08      	ldr	r3, [sp, #32]
 800568c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005690:	f7fa ff22 	bl	80004d8 <__aeabi_dmul>
 8005694:	2301      	movs	r3, #1
 8005696:	9a08      	ldr	r2, [sp, #32]
 8005698:	3601      	adds	r6, #1
 800569a:	3208      	adds	r2, #8
 800569c:	1064      	asrs	r4, r4, #1
 800569e:	9208      	str	r2, [sp, #32]
 80056a0:	e7cd      	b.n	800563e <_strtod_l+0x4ce>
 80056a2:	d0ed      	beq.n	8005680 <_strtod_l+0x510>
 80056a4:	4264      	negs	r4, r4
 80056a6:	f014 020f 	ands.w	r2, r4, #15
 80056aa:	d00a      	beq.n	80056c2 <_strtod_l+0x552>
 80056ac:	4b13      	ldr	r3, [pc, #76]	@ (80056fc <_strtod_l+0x58c>)
 80056ae:	4650      	mov	r0, sl
 80056b0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80056b4:	4659      	mov	r1, fp
 80056b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056ba:	f7fb f837 	bl	800072c <__aeabi_ddiv>
 80056be:	4682      	mov	sl, r0
 80056c0:	468b      	mov	fp, r1
 80056c2:	1124      	asrs	r4, r4, #4
 80056c4:	d0dc      	beq.n	8005680 <_strtod_l+0x510>
 80056c6:	2c1f      	cmp	r4, #31
 80056c8:	dd20      	ble.n	800570c <_strtod_l+0x59c>
 80056ca:	2400      	movs	r4, #0
 80056cc:	46a0      	mov	r8, r4
 80056ce:	46a1      	mov	r9, r4
 80056d0:	940a      	str	r4, [sp, #40]	@ 0x28
 80056d2:	2322      	movs	r3, #34	@ 0x22
 80056d4:	9a05      	ldr	r2, [sp, #20]
 80056d6:	f04f 0a00 	mov.w	sl, #0
 80056da:	f04f 0b00 	mov.w	fp, #0
 80056de:	6013      	str	r3, [r2, #0]
 80056e0:	e768      	b.n	80055b4 <_strtod_l+0x444>
 80056e2:	bf00      	nop
 80056e4:	0800700b 	.word	0x0800700b
 80056e8:	08007224 	.word	0x08007224
 80056ec:	08007003 	.word	0x08007003
 80056f0:	0800703a 	.word	0x0800703a
 80056f4:	7ff00000 	.word	0x7ff00000
 80056f8:	080073cd 	.word	0x080073cd
 80056fc:	08007158 	.word	0x08007158
 8005700:	08007130 	.word	0x08007130
 8005704:	7ca00000 	.word	0x7ca00000
 8005708:	7fefffff 	.word	0x7fefffff
 800570c:	f014 0310 	ands.w	r3, r4, #16
 8005710:	bf18      	it	ne
 8005712:	236a      	movne	r3, #106	@ 0x6a
 8005714:	4650      	mov	r0, sl
 8005716:	9308      	str	r3, [sp, #32]
 8005718:	4659      	mov	r1, fp
 800571a:	2300      	movs	r3, #0
 800571c:	4ea9      	ldr	r6, [pc, #676]	@ (80059c4 <_strtod_l+0x854>)
 800571e:	07e2      	lsls	r2, r4, #31
 8005720:	d504      	bpl.n	800572c <_strtod_l+0x5bc>
 8005722:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005726:	f7fa fed7 	bl	80004d8 <__aeabi_dmul>
 800572a:	2301      	movs	r3, #1
 800572c:	1064      	asrs	r4, r4, #1
 800572e:	f106 0608 	add.w	r6, r6, #8
 8005732:	d1f4      	bne.n	800571e <_strtod_l+0x5ae>
 8005734:	b10b      	cbz	r3, 800573a <_strtod_l+0x5ca>
 8005736:	4682      	mov	sl, r0
 8005738:	468b      	mov	fp, r1
 800573a:	9b08      	ldr	r3, [sp, #32]
 800573c:	b1b3      	cbz	r3, 800576c <_strtod_l+0x5fc>
 800573e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8005742:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8005746:	2b00      	cmp	r3, #0
 8005748:	4659      	mov	r1, fp
 800574a:	dd0f      	ble.n	800576c <_strtod_l+0x5fc>
 800574c:	2b1f      	cmp	r3, #31
 800574e:	dd57      	ble.n	8005800 <_strtod_l+0x690>
 8005750:	2b34      	cmp	r3, #52	@ 0x34
 8005752:	bfd8      	it	le
 8005754:	f04f 33ff 	movle.w	r3, #4294967295
 8005758:	f04f 0a00 	mov.w	sl, #0
 800575c:	bfcf      	iteee	gt
 800575e:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8005762:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8005766:	4093      	lslle	r3, r2
 8005768:	ea03 0b01 	andle.w	fp, r3, r1
 800576c:	2200      	movs	r2, #0
 800576e:	2300      	movs	r3, #0
 8005770:	4650      	mov	r0, sl
 8005772:	4659      	mov	r1, fp
 8005774:	f7fb f918 	bl	80009a8 <__aeabi_dcmpeq>
 8005778:	2800      	cmp	r0, #0
 800577a:	d1a6      	bne.n	80056ca <_strtod_l+0x55a>
 800577c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800577e:	463a      	mov	r2, r7
 8005780:	9300      	str	r3, [sp, #0]
 8005782:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8005784:	462b      	mov	r3, r5
 8005786:	9805      	ldr	r0, [sp, #20]
 8005788:	f7ff f8d0 	bl	800492c <__s2b>
 800578c:	900a      	str	r0, [sp, #40]	@ 0x28
 800578e:	2800      	cmp	r0, #0
 8005790:	f43f af05 	beq.w	800559e <_strtod_l+0x42e>
 8005794:	2400      	movs	r4, #0
 8005796:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005798:	eba9 0308 	sub.w	r3, r9, r8
 800579c:	2a00      	cmp	r2, #0
 800579e:	bfa8      	it	ge
 80057a0:	2300      	movge	r3, #0
 80057a2:	46a0      	mov	r8, r4
 80057a4:	9312      	str	r3, [sp, #72]	@ 0x48
 80057a6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80057aa:	9316      	str	r3, [sp, #88]	@ 0x58
 80057ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80057ae:	9805      	ldr	r0, [sp, #20]
 80057b0:	6859      	ldr	r1, [r3, #4]
 80057b2:	f7ff f813 	bl	80047dc <_Balloc>
 80057b6:	4681      	mov	r9, r0
 80057b8:	2800      	cmp	r0, #0
 80057ba:	f43f aef4 	beq.w	80055a6 <_strtod_l+0x436>
 80057be:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80057c0:	300c      	adds	r0, #12
 80057c2:	691a      	ldr	r2, [r3, #16]
 80057c4:	f103 010c 	add.w	r1, r3, #12
 80057c8:	3202      	adds	r2, #2
 80057ca:	0092      	lsls	r2, r2, #2
 80057cc:	f000 fd66 	bl	800629c <memcpy>
 80057d0:	ab1c      	add	r3, sp, #112	@ 0x70
 80057d2:	9301      	str	r3, [sp, #4]
 80057d4:	ab1b      	add	r3, sp, #108	@ 0x6c
 80057d6:	9300      	str	r3, [sp, #0]
 80057d8:	4652      	mov	r2, sl
 80057da:	465b      	mov	r3, fp
 80057dc:	9805      	ldr	r0, [sp, #20]
 80057de:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80057e2:	f7ff fbd5 	bl	8004f90 <__d2b>
 80057e6:	901a      	str	r0, [sp, #104]	@ 0x68
 80057e8:	2800      	cmp	r0, #0
 80057ea:	f43f aedc 	beq.w	80055a6 <_strtod_l+0x436>
 80057ee:	2101      	movs	r1, #1
 80057f0:	9805      	ldr	r0, [sp, #20]
 80057f2:	f7ff f931 	bl	8004a58 <__i2b>
 80057f6:	4680      	mov	r8, r0
 80057f8:	b948      	cbnz	r0, 800580e <_strtod_l+0x69e>
 80057fa:	f04f 0800 	mov.w	r8, #0
 80057fe:	e6d2      	b.n	80055a6 <_strtod_l+0x436>
 8005800:	f04f 32ff 	mov.w	r2, #4294967295
 8005804:	fa02 f303 	lsl.w	r3, r2, r3
 8005808:	ea03 0a0a 	and.w	sl, r3, sl
 800580c:	e7ae      	b.n	800576c <_strtod_l+0x5fc>
 800580e:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8005810:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8005812:	2d00      	cmp	r5, #0
 8005814:	bfab      	itete	ge
 8005816:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8005818:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800581a:	18ef      	addge	r7, r5, r3
 800581c:	1b5e      	sublt	r6, r3, r5
 800581e:	9b08      	ldr	r3, [sp, #32]
 8005820:	bfa8      	it	ge
 8005822:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8005824:	eba5 0503 	sub.w	r5, r5, r3
 8005828:	4415      	add	r5, r2
 800582a:	4b67      	ldr	r3, [pc, #412]	@ (80059c8 <_strtod_l+0x858>)
 800582c:	f105 35ff 	add.w	r5, r5, #4294967295
 8005830:	bfb8      	it	lt
 8005832:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8005834:	429d      	cmp	r5, r3
 8005836:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800583a:	da50      	bge.n	80058de <_strtod_l+0x76e>
 800583c:	1b5b      	subs	r3, r3, r5
 800583e:	2b1f      	cmp	r3, #31
 8005840:	f04f 0101 	mov.w	r1, #1
 8005844:	eba2 0203 	sub.w	r2, r2, r3
 8005848:	dc3d      	bgt.n	80058c6 <_strtod_l+0x756>
 800584a:	fa01 f303 	lsl.w	r3, r1, r3
 800584e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005850:	2300      	movs	r3, #0
 8005852:	9310      	str	r3, [sp, #64]	@ 0x40
 8005854:	18bd      	adds	r5, r7, r2
 8005856:	9b08      	ldr	r3, [sp, #32]
 8005858:	42af      	cmp	r7, r5
 800585a:	4416      	add	r6, r2
 800585c:	441e      	add	r6, r3
 800585e:	463b      	mov	r3, r7
 8005860:	bfa8      	it	ge
 8005862:	462b      	movge	r3, r5
 8005864:	42b3      	cmp	r3, r6
 8005866:	bfa8      	it	ge
 8005868:	4633      	movge	r3, r6
 800586a:	2b00      	cmp	r3, #0
 800586c:	bfc2      	ittt	gt
 800586e:	1aed      	subgt	r5, r5, r3
 8005870:	1af6      	subgt	r6, r6, r3
 8005872:	1aff      	subgt	r7, r7, r3
 8005874:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005876:	2b00      	cmp	r3, #0
 8005878:	dd16      	ble.n	80058a8 <_strtod_l+0x738>
 800587a:	4641      	mov	r1, r8
 800587c:	461a      	mov	r2, r3
 800587e:	9805      	ldr	r0, [sp, #20]
 8005880:	f7ff f9a8 	bl	8004bd4 <__pow5mult>
 8005884:	4680      	mov	r8, r0
 8005886:	2800      	cmp	r0, #0
 8005888:	d0b7      	beq.n	80057fa <_strtod_l+0x68a>
 800588a:	4601      	mov	r1, r0
 800588c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800588e:	9805      	ldr	r0, [sp, #20]
 8005890:	f7ff f8f8 	bl	8004a84 <__multiply>
 8005894:	900e      	str	r0, [sp, #56]	@ 0x38
 8005896:	2800      	cmp	r0, #0
 8005898:	f43f ae85 	beq.w	80055a6 <_strtod_l+0x436>
 800589c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800589e:	9805      	ldr	r0, [sp, #20]
 80058a0:	f7fe ffdc 	bl	800485c <_Bfree>
 80058a4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80058a6:	931a      	str	r3, [sp, #104]	@ 0x68
 80058a8:	2d00      	cmp	r5, #0
 80058aa:	dc1d      	bgt.n	80058e8 <_strtod_l+0x778>
 80058ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	dd23      	ble.n	80058fa <_strtod_l+0x78a>
 80058b2:	4649      	mov	r1, r9
 80058b4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80058b6:	9805      	ldr	r0, [sp, #20]
 80058b8:	f7ff f98c 	bl	8004bd4 <__pow5mult>
 80058bc:	4681      	mov	r9, r0
 80058be:	b9e0      	cbnz	r0, 80058fa <_strtod_l+0x78a>
 80058c0:	f04f 0900 	mov.w	r9, #0
 80058c4:	e66f      	b.n	80055a6 <_strtod_l+0x436>
 80058c6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80058ca:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80058ce:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80058d2:	35e2      	adds	r5, #226	@ 0xe2
 80058d4:	fa01 f305 	lsl.w	r3, r1, r5
 80058d8:	9310      	str	r3, [sp, #64]	@ 0x40
 80058da:	9113      	str	r1, [sp, #76]	@ 0x4c
 80058dc:	e7ba      	b.n	8005854 <_strtod_l+0x6e4>
 80058de:	2300      	movs	r3, #0
 80058e0:	9310      	str	r3, [sp, #64]	@ 0x40
 80058e2:	2301      	movs	r3, #1
 80058e4:	9313      	str	r3, [sp, #76]	@ 0x4c
 80058e6:	e7b5      	b.n	8005854 <_strtod_l+0x6e4>
 80058e8:	462a      	mov	r2, r5
 80058ea:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80058ec:	9805      	ldr	r0, [sp, #20]
 80058ee:	f7ff f9cb 	bl	8004c88 <__lshift>
 80058f2:	901a      	str	r0, [sp, #104]	@ 0x68
 80058f4:	2800      	cmp	r0, #0
 80058f6:	d1d9      	bne.n	80058ac <_strtod_l+0x73c>
 80058f8:	e655      	b.n	80055a6 <_strtod_l+0x436>
 80058fa:	2e00      	cmp	r6, #0
 80058fc:	dd07      	ble.n	800590e <_strtod_l+0x79e>
 80058fe:	4649      	mov	r1, r9
 8005900:	4632      	mov	r2, r6
 8005902:	9805      	ldr	r0, [sp, #20]
 8005904:	f7ff f9c0 	bl	8004c88 <__lshift>
 8005908:	4681      	mov	r9, r0
 800590a:	2800      	cmp	r0, #0
 800590c:	d0d8      	beq.n	80058c0 <_strtod_l+0x750>
 800590e:	2f00      	cmp	r7, #0
 8005910:	dd08      	ble.n	8005924 <_strtod_l+0x7b4>
 8005912:	4641      	mov	r1, r8
 8005914:	463a      	mov	r2, r7
 8005916:	9805      	ldr	r0, [sp, #20]
 8005918:	f7ff f9b6 	bl	8004c88 <__lshift>
 800591c:	4680      	mov	r8, r0
 800591e:	2800      	cmp	r0, #0
 8005920:	f43f ae41 	beq.w	80055a6 <_strtod_l+0x436>
 8005924:	464a      	mov	r2, r9
 8005926:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005928:	9805      	ldr	r0, [sp, #20]
 800592a:	f7ff fa35 	bl	8004d98 <__mdiff>
 800592e:	4604      	mov	r4, r0
 8005930:	2800      	cmp	r0, #0
 8005932:	f43f ae38 	beq.w	80055a6 <_strtod_l+0x436>
 8005936:	68c3      	ldr	r3, [r0, #12]
 8005938:	4641      	mov	r1, r8
 800593a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800593c:	2300      	movs	r3, #0
 800593e:	60c3      	str	r3, [r0, #12]
 8005940:	f7ff fa0e 	bl	8004d60 <__mcmp>
 8005944:	2800      	cmp	r0, #0
 8005946:	da45      	bge.n	80059d4 <_strtod_l+0x864>
 8005948:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800594a:	ea53 030a 	orrs.w	r3, r3, sl
 800594e:	d16b      	bne.n	8005a28 <_strtod_l+0x8b8>
 8005950:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005954:	2b00      	cmp	r3, #0
 8005956:	d167      	bne.n	8005a28 <_strtod_l+0x8b8>
 8005958:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800595c:	0d1b      	lsrs	r3, r3, #20
 800595e:	051b      	lsls	r3, r3, #20
 8005960:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8005964:	d960      	bls.n	8005a28 <_strtod_l+0x8b8>
 8005966:	6963      	ldr	r3, [r4, #20]
 8005968:	b913      	cbnz	r3, 8005970 <_strtod_l+0x800>
 800596a:	6923      	ldr	r3, [r4, #16]
 800596c:	2b01      	cmp	r3, #1
 800596e:	dd5b      	ble.n	8005a28 <_strtod_l+0x8b8>
 8005970:	4621      	mov	r1, r4
 8005972:	2201      	movs	r2, #1
 8005974:	9805      	ldr	r0, [sp, #20]
 8005976:	f7ff f987 	bl	8004c88 <__lshift>
 800597a:	4641      	mov	r1, r8
 800597c:	4604      	mov	r4, r0
 800597e:	f7ff f9ef 	bl	8004d60 <__mcmp>
 8005982:	2800      	cmp	r0, #0
 8005984:	dd50      	ble.n	8005a28 <_strtod_l+0x8b8>
 8005986:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800598a:	9a08      	ldr	r2, [sp, #32]
 800598c:	0d1b      	lsrs	r3, r3, #20
 800598e:	051b      	lsls	r3, r3, #20
 8005990:	2a00      	cmp	r2, #0
 8005992:	d06a      	beq.n	8005a6a <_strtod_l+0x8fa>
 8005994:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8005998:	d867      	bhi.n	8005a6a <_strtod_l+0x8fa>
 800599a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800599e:	f67f ae98 	bls.w	80056d2 <_strtod_l+0x562>
 80059a2:	4650      	mov	r0, sl
 80059a4:	4659      	mov	r1, fp
 80059a6:	4b09      	ldr	r3, [pc, #36]	@ (80059cc <_strtod_l+0x85c>)
 80059a8:	2200      	movs	r2, #0
 80059aa:	f7fa fd95 	bl	80004d8 <__aeabi_dmul>
 80059ae:	4b08      	ldr	r3, [pc, #32]	@ (80059d0 <_strtod_l+0x860>)
 80059b0:	4682      	mov	sl, r0
 80059b2:	400b      	ands	r3, r1
 80059b4:	468b      	mov	fp, r1
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	f47f ae00 	bne.w	80055bc <_strtod_l+0x44c>
 80059bc:	2322      	movs	r3, #34	@ 0x22
 80059be:	9a05      	ldr	r2, [sp, #20]
 80059c0:	6013      	str	r3, [r2, #0]
 80059c2:	e5fb      	b.n	80055bc <_strtod_l+0x44c>
 80059c4:	08007250 	.word	0x08007250
 80059c8:	fffffc02 	.word	0xfffffc02
 80059cc:	39500000 	.word	0x39500000
 80059d0:	7ff00000 	.word	0x7ff00000
 80059d4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80059d8:	d165      	bne.n	8005aa6 <_strtod_l+0x936>
 80059da:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80059dc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80059e0:	b35a      	cbz	r2, 8005a3a <_strtod_l+0x8ca>
 80059e2:	4a99      	ldr	r2, [pc, #612]	@ (8005c48 <_strtod_l+0xad8>)
 80059e4:	4293      	cmp	r3, r2
 80059e6:	d12b      	bne.n	8005a40 <_strtod_l+0x8d0>
 80059e8:	9b08      	ldr	r3, [sp, #32]
 80059ea:	4651      	mov	r1, sl
 80059ec:	b303      	cbz	r3, 8005a30 <_strtod_l+0x8c0>
 80059ee:	465a      	mov	r2, fp
 80059f0:	4b96      	ldr	r3, [pc, #600]	@ (8005c4c <_strtod_l+0xadc>)
 80059f2:	4013      	ands	r3, r2
 80059f4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80059f8:	f04f 32ff 	mov.w	r2, #4294967295
 80059fc:	d81b      	bhi.n	8005a36 <_strtod_l+0x8c6>
 80059fe:	0d1b      	lsrs	r3, r3, #20
 8005a00:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8005a04:	fa02 f303 	lsl.w	r3, r2, r3
 8005a08:	4299      	cmp	r1, r3
 8005a0a:	d119      	bne.n	8005a40 <_strtod_l+0x8d0>
 8005a0c:	4b90      	ldr	r3, [pc, #576]	@ (8005c50 <_strtod_l+0xae0>)
 8005a0e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005a10:	429a      	cmp	r2, r3
 8005a12:	d102      	bne.n	8005a1a <_strtod_l+0x8aa>
 8005a14:	3101      	adds	r1, #1
 8005a16:	f43f adc6 	beq.w	80055a6 <_strtod_l+0x436>
 8005a1a:	f04f 0a00 	mov.w	sl, #0
 8005a1e:	4b8b      	ldr	r3, [pc, #556]	@ (8005c4c <_strtod_l+0xadc>)
 8005a20:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005a22:	401a      	ands	r2, r3
 8005a24:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8005a28:	9b08      	ldr	r3, [sp, #32]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d1b9      	bne.n	80059a2 <_strtod_l+0x832>
 8005a2e:	e5c5      	b.n	80055bc <_strtod_l+0x44c>
 8005a30:	f04f 33ff 	mov.w	r3, #4294967295
 8005a34:	e7e8      	b.n	8005a08 <_strtod_l+0x898>
 8005a36:	4613      	mov	r3, r2
 8005a38:	e7e6      	b.n	8005a08 <_strtod_l+0x898>
 8005a3a:	ea53 030a 	orrs.w	r3, r3, sl
 8005a3e:	d0a2      	beq.n	8005986 <_strtod_l+0x816>
 8005a40:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005a42:	b1db      	cbz	r3, 8005a7c <_strtod_l+0x90c>
 8005a44:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005a46:	4213      	tst	r3, r2
 8005a48:	d0ee      	beq.n	8005a28 <_strtod_l+0x8b8>
 8005a4a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005a4c:	4650      	mov	r0, sl
 8005a4e:	4659      	mov	r1, fp
 8005a50:	9a08      	ldr	r2, [sp, #32]
 8005a52:	b1bb      	cbz	r3, 8005a84 <_strtod_l+0x914>
 8005a54:	f7ff fb68 	bl	8005128 <sulp>
 8005a58:	4602      	mov	r2, r0
 8005a5a:	460b      	mov	r3, r1
 8005a5c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005a60:	f7fa fb84 	bl	800016c <__adddf3>
 8005a64:	4682      	mov	sl, r0
 8005a66:	468b      	mov	fp, r1
 8005a68:	e7de      	b.n	8005a28 <_strtod_l+0x8b8>
 8005a6a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8005a6e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8005a72:	f04f 3aff 	mov.w	sl, #4294967295
 8005a76:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8005a7a:	e7d5      	b.n	8005a28 <_strtod_l+0x8b8>
 8005a7c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005a7e:	ea13 0f0a 	tst.w	r3, sl
 8005a82:	e7e1      	b.n	8005a48 <_strtod_l+0x8d8>
 8005a84:	f7ff fb50 	bl	8005128 <sulp>
 8005a88:	4602      	mov	r2, r0
 8005a8a:	460b      	mov	r3, r1
 8005a8c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005a90:	f7fa fb6a 	bl	8000168 <__aeabi_dsub>
 8005a94:	2200      	movs	r2, #0
 8005a96:	2300      	movs	r3, #0
 8005a98:	4682      	mov	sl, r0
 8005a9a:	468b      	mov	fp, r1
 8005a9c:	f7fa ff84 	bl	80009a8 <__aeabi_dcmpeq>
 8005aa0:	2800      	cmp	r0, #0
 8005aa2:	d0c1      	beq.n	8005a28 <_strtod_l+0x8b8>
 8005aa4:	e615      	b.n	80056d2 <_strtod_l+0x562>
 8005aa6:	4641      	mov	r1, r8
 8005aa8:	4620      	mov	r0, r4
 8005aaa:	f7ff fac9 	bl	8005040 <__ratio>
 8005aae:	2200      	movs	r2, #0
 8005ab0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8005ab4:	4606      	mov	r6, r0
 8005ab6:	460f      	mov	r7, r1
 8005ab8:	f7fa ff8a 	bl	80009d0 <__aeabi_dcmple>
 8005abc:	2800      	cmp	r0, #0
 8005abe:	d06d      	beq.n	8005b9c <_strtod_l+0xa2c>
 8005ac0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d178      	bne.n	8005bb8 <_strtod_l+0xa48>
 8005ac6:	f1ba 0f00 	cmp.w	sl, #0
 8005aca:	d156      	bne.n	8005b7a <_strtod_l+0xa0a>
 8005acc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005ace:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d158      	bne.n	8005b88 <_strtod_l+0xa18>
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	4630      	mov	r0, r6
 8005ada:	4639      	mov	r1, r7
 8005adc:	4b5d      	ldr	r3, [pc, #372]	@ (8005c54 <_strtod_l+0xae4>)
 8005ade:	f7fa ff6d 	bl	80009bc <__aeabi_dcmplt>
 8005ae2:	2800      	cmp	r0, #0
 8005ae4:	d157      	bne.n	8005b96 <_strtod_l+0xa26>
 8005ae6:	4630      	mov	r0, r6
 8005ae8:	4639      	mov	r1, r7
 8005aea:	2200      	movs	r2, #0
 8005aec:	4b5a      	ldr	r3, [pc, #360]	@ (8005c58 <_strtod_l+0xae8>)
 8005aee:	f7fa fcf3 	bl	80004d8 <__aeabi_dmul>
 8005af2:	4606      	mov	r6, r0
 8005af4:	460f      	mov	r7, r1
 8005af6:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8005afa:	9606      	str	r6, [sp, #24]
 8005afc:	9307      	str	r3, [sp, #28]
 8005afe:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005b02:	4d52      	ldr	r5, [pc, #328]	@ (8005c4c <_strtod_l+0xadc>)
 8005b04:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8005b08:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005b0a:	401d      	ands	r5, r3
 8005b0c:	4b53      	ldr	r3, [pc, #332]	@ (8005c5c <_strtod_l+0xaec>)
 8005b0e:	429d      	cmp	r5, r3
 8005b10:	f040 80aa 	bne.w	8005c68 <_strtod_l+0xaf8>
 8005b14:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005b16:	4650      	mov	r0, sl
 8005b18:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8005b1c:	4659      	mov	r1, fp
 8005b1e:	f7ff f9cf 	bl	8004ec0 <__ulp>
 8005b22:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005b26:	f7fa fcd7 	bl	80004d8 <__aeabi_dmul>
 8005b2a:	4652      	mov	r2, sl
 8005b2c:	465b      	mov	r3, fp
 8005b2e:	f7fa fb1d 	bl	800016c <__adddf3>
 8005b32:	460b      	mov	r3, r1
 8005b34:	4945      	ldr	r1, [pc, #276]	@ (8005c4c <_strtod_l+0xadc>)
 8005b36:	4a4a      	ldr	r2, [pc, #296]	@ (8005c60 <_strtod_l+0xaf0>)
 8005b38:	4019      	ands	r1, r3
 8005b3a:	4291      	cmp	r1, r2
 8005b3c:	4682      	mov	sl, r0
 8005b3e:	d942      	bls.n	8005bc6 <_strtod_l+0xa56>
 8005b40:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005b42:	4b43      	ldr	r3, [pc, #268]	@ (8005c50 <_strtod_l+0xae0>)
 8005b44:	429a      	cmp	r2, r3
 8005b46:	d103      	bne.n	8005b50 <_strtod_l+0x9e0>
 8005b48:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005b4a:	3301      	adds	r3, #1
 8005b4c:	f43f ad2b 	beq.w	80055a6 <_strtod_l+0x436>
 8005b50:	f04f 3aff 	mov.w	sl, #4294967295
 8005b54:	f8df b0f8 	ldr.w	fp, [pc, #248]	@ 8005c50 <_strtod_l+0xae0>
 8005b58:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005b5a:	9805      	ldr	r0, [sp, #20]
 8005b5c:	f7fe fe7e 	bl	800485c <_Bfree>
 8005b60:	4649      	mov	r1, r9
 8005b62:	9805      	ldr	r0, [sp, #20]
 8005b64:	f7fe fe7a 	bl	800485c <_Bfree>
 8005b68:	4641      	mov	r1, r8
 8005b6a:	9805      	ldr	r0, [sp, #20]
 8005b6c:	f7fe fe76 	bl	800485c <_Bfree>
 8005b70:	4621      	mov	r1, r4
 8005b72:	9805      	ldr	r0, [sp, #20]
 8005b74:	f7fe fe72 	bl	800485c <_Bfree>
 8005b78:	e618      	b.n	80057ac <_strtod_l+0x63c>
 8005b7a:	f1ba 0f01 	cmp.w	sl, #1
 8005b7e:	d103      	bne.n	8005b88 <_strtod_l+0xa18>
 8005b80:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	f43f ada5 	beq.w	80056d2 <_strtod_l+0x562>
 8005b88:	2200      	movs	r2, #0
 8005b8a:	4b36      	ldr	r3, [pc, #216]	@ (8005c64 <_strtod_l+0xaf4>)
 8005b8c:	2600      	movs	r6, #0
 8005b8e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005b92:	4f30      	ldr	r7, [pc, #192]	@ (8005c54 <_strtod_l+0xae4>)
 8005b94:	e7b3      	b.n	8005afe <_strtod_l+0x98e>
 8005b96:	2600      	movs	r6, #0
 8005b98:	4f2f      	ldr	r7, [pc, #188]	@ (8005c58 <_strtod_l+0xae8>)
 8005b9a:	e7ac      	b.n	8005af6 <_strtod_l+0x986>
 8005b9c:	4630      	mov	r0, r6
 8005b9e:	4639      	mov	r1, r7
 8005ba0:	4b2d      	ldr	r3, [pc, #180]	@ (8005c58 <_strtod_l+0xae8>)
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	f7fa fc98 	bl	80004d8 <__aeabi_dmul>
 8005ba8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005baa:	4606      	mov	r6, r0
 8005bac:	460f      	mov	r7, r1
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d0a1      	beq.n	8005af6 <_strtod_l+0x986>
 8005bb2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8005bb6:	e7a2      	b.n	8005afe <_strtod_l+0x98e>
 8005bb8:	2200      	movs	r2, #0
 8005bba:	4b26      	ldr	r3, [pc, #152]	@ (8005c54 <_strtod_l+0xae4>)
 8005bbc:	4616      	mov	r6, r2
 8005bbe:	461f      	mov	r7, r3
 8005bc0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005bc4:	e79b      	b.n	8005afe <_strtod_l+0x98e>
 8005bc6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8005bca:	9b08      	ldr	r3, [sp, #32]
 8005bcc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d1c1      	bne.n	8005b58 <_strtod_l+0x9e8>
 8005bd4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8005bd8:	0d1b      	lsrs	r3, r3, #20
 8005bda:	051b      	lsls	r3, r3, #20
 8005bdc:	429d      	cmp	r5, r3
 8005bde:	d1bb      	bne.n	8005b58 <_strtod_l+0x9e8>
 8005be0:	4630      	mov	r0, r6
 8005be2:	4639      	mov	r1, r7
 8005be4:	f7fa ffc0 	bl	8000b68 <__aeabi_d2lz>
 8005be8:	f7fa fc48 	bl	800047c <__aeabi_l2d>
 8005bec:	4602      	mov	r2, r0
 8005bee:	460b      	mov	r3, r1
 8005bf0:	4630      	mov	r0, r6
 8005bf2:	4639      	mov	r1, r7
 8005bf4:	f7fa fab8 	bl	8000168 <__aeabi_dsub>
 8005bf8:	460b      	mov	r3, r1
 8005bfa:	4602      	mov	r2, r0
 8005bfc:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8005c00:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005c04:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005c06:	ea46 060a 	orr.w	r6, r6, sl
 8005c0a:	431e      	orrs	r6, r3
 8005c0c:	d069      	beq.n	8005ce2 <_strtod_l+0xb72>
 8005c0e:	a30a      	add	r3, pc, #40	@ (adr r3, 8005c38 <_strtod_l+0xac8>)
 8005c10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c14:	f7fa fed2 	bl	80009bc <__aeabi_dcmplt>
 8005c18:	2800      	cmp	r0, #0
 8005c1a:	f47f accf 	bne.w	80055bc <_strtod_l+0x44c>
 8005c1e:	a308      	add	r3, pc, #32	@ (adr r3, 8005c40 <_strtod_l+0xad0>)
 8005c20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c24:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005c28:	f7fa fee6 	bl	80009f8 <__aeabi_dcmpgt>
 8005c2c:	2800      	cmp	r0, #0
 8005c2e:	d093      	beq.n	8005b58 <_strtod_l+0x9e8>
 8005c30:	e4c4      	b.n	80055bc <_strtod_l+0x44c>
 8005c32:	bf00      	nop
 8005c34:	f3af 8000 	nop.w
 8005c38:	94a03595 	.word	0x94a03595
 8005c3c:	3fdfffff 	.word	0x3fdfffff
 8005c40:	35afe535 	.word	0x35afe535
 8005c44:	3fe00000 	.word	0x3fe00000
 8005c48:	000fffff 	.word	0x000fffff
 8005c4c:	7ff00000 	.word	0x7ff00000
 8005c50:	7fefffff 	.word	0x7fefffff
 8005c54:	3ff00000 	.word	0x3ff00000
 8005c58:	3fe00000 	.word	0x3fe00000
 8005c5c:	7fe00000 	.word	0x7fe00000
 8005c60:	7c9fffff 	.word	0x7c9fffff
 8005c64:	bff00000 	.word	0xbff00000
 8005c68:	9b08      	ldr	r3, [sp, #32]
 8005c6a:	b323      	cbz	r3, 8005cb6 <_strtod_l+0xb46>
 8005c6c:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8005c70:	d821      	bhi.n	8005cb6 <_strtod_l+0xb46>
 8005c72:	a327      	add	r3, pc, #156	@ (adr r3, 8005d10 <_strtod_l+0xba0>)
 8005c74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c78:	4630      	mov	r0, r6
 8005c7a:	4639      	mov	r1, r7
 8005c7c:	f7fa fea8 	bl	80009d0 <__aeabi_dcmple>
 8005c80:	b1a0      	cbz	r0, 8005cac <_strtod_l+0xb3c>
 8005c82:	4639      	mov	r1, r7
 8005c84:	4630      	mov	r0, r6
 8005c86:	f7fa feff 	bl	8000a88 <__aeabi_d2uiz>
 8005c8a:	2801      	cmp	r0, #1
 8005c8c:	bf38      	it	cc
 8005c8e:	2001      	movcc	r0, #1
 8005c90:	f7fa fba8 	bl	80003e4 <__aeabi_ui2d>
 8005c94:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005c96:	4606      	mov	r6, r0
 8005c98:	460f      	mov	r7, r1
 8005c9a:	b9fb      	cbnz	r3, 8005cdc <_strtod_l+0xb6c>
 8005c9c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8005ca0:	9014      	str	r0, [sp, #80]	@ 0x50
 8005ca2:	9315      	str	r3, [sp, #84]	@ 0x54
 8005ca4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8005ca8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8005cac:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005cae:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8005cb2:	1b5b      	subs	r3, r3, r5
 8005cb4:	9311      	str	r3, [sp, #68]	@ 0x44
 8005cb6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005cba:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8005cbe:	f7ff f8ff 	bl	8004ec0 <__ulp>
 8005cc2:	4602      	mov	r2, r0
 8005cc4:	460b      	mov	r3, r1
 8005cc6:	4650      	mov	r0, sl
 8005cc8:	4659      	mov	r1, fp
 8005cca:	f7fa fc05 	bl	80004d8 <__aeabi_dmul>
 8005cce:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8005cd2:	f7fa fa4b 	bl	800016c <__adddf3>
 8005cd6:	4682      	mov	sl, r0
 8005cd8:	468b      	mov	fp, r1
 8005cda:	e776      	b.n	8005bca <_strtod_l+0xa5a>
 8005cdc:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8005ce0:	e7e0      	b.n	8005ca4 <_strtod_l+0xb34>
 8005ce2:	a30d      	add	r3, pc, #52	@ (adr r3, 8005d18 <_strtod_l+0xba8>)
 8005ce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ce8:	f7fa fe68 	bl	80009bc <__aeabi_dcmplt>
 8005cec:	e79e      	b.n	8005c2c <_strtod_l+0xabc>
 8005cee:	2300      	movs	r3, #0
 8005cf0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005cf2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005cf4:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8005cf6:	6013      	str	r3, [r2, #0]
 8005cf8:	f7ff ba77 	b.w	80051ea <_strtod_l+0x7a>
 8005cfc:	2a65      	cmp	r2, #101	@ 0x65
 8005cfe:	f43f ab6e 	beq.w	80053de <_strtod_l+0x26e>
 8005d02:	2a45      	cmp	r2, #69	@ 0x45
 8005d04:	f43f ab6b 	beq.w	80053de <_strtod_l+0x26e>
 8005d08:	2301      	movs	r3, #1
 8005d0a:	f7ff bba6 	b.w	800545a <_strtod_l+0x2ea>
 8005d0e:	bf00      	nop
 8005d10:	ffc00000 	.word	0xffc00000
 8005d14:	41dfffff 	.word	0x41dfffff
 8005d18:	94a03595 	.word	0x94a03595
 8005d1c:	3fcfffff 	.word	0x3fcfffff

08005d20 <_strtod_r>:
 8005d20:	4b01      	ldr	r3, [pc, #4]	@ (8005d28 <_strtod_r+0x8>)
 8005d22:	f7ff ba25 	b.w	8005170 <_strtod_l>
 8005d26:	bf00      	nop
 8005d28:	20000068 	.word	0x20000068

08005d2c <_strtol_l.constprop.0>:
 8005d2c:	2b24      	cmp	r3, #36	@ 0x24
 8005d2e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d32:	4686      	mov	lr, r0
 8005d34:	4690      	mov	r8, r2
 8005d36:	d801      	bhi.n	8005d3c <_strtol_l.constprop.0+0x10>
 8005d38:	2b01      	cmp	r3, #1
 8005d3a:	d106      	bne.n	8005d4a <_strtol_l.constprop.0+0x1e>
 8005d3c:	f7fd fdc0 	bl	80038c0 <__errno>
 8005d40:	2316      	movs	r3, #22
 8005d42:	6003      	str	r3, [r0, #0]
 8005d44:	2000      	movs	r0, #0
 8005d46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d4a:	460d      	mov	r5, r1
 8005d4c:	4833      	ldr	r0, [pc, #204]	@ (8005e1c <_strtol_l.constprop.0+0xf0>)
 8005d4e:	462a      	mov	r2, r5
 8005d50:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005d54:	5d06      	ldrb	r6, [r0, r4]
 8005d56:	f016 0608 	ands.w	r6, r6, #8
 8005d5a:	d1f8      	bne.n	8005d4e <_strtol_l.constprop.0+0x22>
 8005d5c:	2c2d      	cmp	r4, #45	@ 0x2d
 8005d5e:	d12d      	bne.n	8005dbc <_strtol_l.constprop.0+0x90>
 8005d60:	2601      	movs	r6, #1
 8005d62:	782c      	ldrb	r4, [r5, #0]
 8005d64:	1c95      	adds	r5, r2, #2
 8005d66:	f033 0210 	bics.w	r2, r3, #16
 8005d6a:	d109      	bne.n	8005d80 <_strtol_l.constprop.0+0x54>
 8005d6c:	2c30      	cmp	r4, #48	@ 0x30
 8005d6e:	d12a      	bne.n	8005dc6 <_strtol_l.constprop.0+0x9a>
 8005d70:	782a      	ldrb	r2, [r5, #0]
 8005d72:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8005d76:	2a58      	cmp	r2, #88	@ 0x58
 8005d78:	d125      	bne.n	8005dc6 <_strtol_l.constprop.0+0x9a>
 8005d7a:	2310      	movs	r3, #16
 8005d7c:	786c      	ldrb	r4, [r5, #1]
 8005d7e:	3502      	adds	r5, #2
 8005d80:	2200      	movs	r2, #0
 8005d82:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8005d86:	f10c 3cff 	add.w	ip, ip, #4294967295
 8005d8a:	fbbc f9f3 	udiv	r9, ip, r3
 8005d8e:	4610      	mov	r0, r2
 8005d90:	fb03 ca19 	mls	sl, r3, r9, ip
 8005d94:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8005d98:	2f09      	cmp	r7, #9
 8005d9a:	d81b      	bhi.n	8005dd4 <_strtol_l.constprop.0+0xa8>
 8005d9c:	463c      	mov	r4, r7
 8005d9e:	42a3      	cmp	r3, r4
 8005da0:	dd27      	ble.n	8005df2 <_strtol_l.constprop.0+0xc6>
 8005da2:	1c57      	adds	r7, r2, #1
 8005da4:	d007      	beq.n	8005db6 <_strtol_l.constprop.0+0x8a>
 8005da6:	4581      	cmp	r9, r0
 8005da8:	d320      	bcc.n	8005dec <_strtol_l.constprop.0+0xc0>
 8005daa:	d101      	bne.n	8005db0 <_strtol_l.constprop.0+0x84>
 8005dac:	45a2      	cmp	sl, r4
 8005dae:	db1d      	blt.n	8005dec <_strtol_l.constprop.0+0xc0>
 8005db0:	2201      	movs	r2, #1
 8005db2:	fb00 4003 	mla	r0, r0, r3, r4
 8005db6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005dba:	e7eb      	b.n	8005d94 <_strtol_l.constprop.0+0x68>
 8005dbc:	2c2b      	cmp	r4, #43	@ 0x2b
 8005dbe:	bf04      	itt	eq
 8005dc0:	782c      	ldrbeq	r4, [r5, #0]
 8005dc2:	1c95      	addeq	r5, r2, #2
 8005dc4:	e7cf      	b.n	8005d66 <_strtol_l.constprop.0+0x3a>
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d1da      	bne.n	8005d80 <_strtol_l.constprop.0+0x54>
 8005dca:	2c30      	cmp	r4, #48	@ 0x30
 8005dcc:	bf0c      	ite	eq
 8005dce:	2308      	moveq	r3, #8
 8005dd0:	230a      	movne	r3, #10
 8005dd2:	e7d5      	b.n	8005d80 <_strtol_l.constprop.0+0x54>
 8005dd4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8005dd8:	2f19      	cmp	r7, #25
 8005dda:	d801      	bhi.n	8005de0 <_strtol_l.constprop.0+0xb4>
 8005ddc:	3c37      	subs	r4, #55	@ 0x37
 8005dde:	e7de      	b.n	8005d9e <_strtol_l.constprop.0+0x72>
 8005de0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8005de4:	2f19      	cmp	r7, #25
 8005de6:	d804      	bhi.n	8005df2 <_strtol_l.constprop.0+0xc6>
 8005de8:	3c57      	subs	r4, #87	@ 0x57
 8005dea:	e7d8      	b.n	8005d9e <_strtol_l.constprop.0+0x72>
 8005dec:	f04f 32ff 	mov.w	r2, #4294967295
 8005df0:	e7e1      	b.n	8005db6 <_strtol_l.constprop.0+0x8a>
 8005df2:	1c53      	adds	r3, r2, #1
 8005df4:	d108      	bne.n	8005e08 <_strtol_l.constprop.0+0xdc>
 8005df6:	2322      	movs	r3, #34	@ 0x22
 8005df8:	4660      	mov	r0, ip
 8005dfa:	f8ce 3000 	str.w	r3, [lr]
 8005dfe:	f1b8 0f00 	cmp.w	r8, #0
 8005e02:	d0a0      	beq.n	8005d46 <_strtol_l.constprop.0+0x1a>
 8005e04:	1e69      	subs	r1, r5, #1
 8005e06:	e006      	b.n	8005e16 <_strtol_l.constprop.0+0xea>
 8005e08:	b106      	cbz	r6, 8005e0c <_strtol_l.constprop.0+0xe0>
 8005e0a:	4240      	negs	r0, r0
 8005e0c:	f1b8 0f00 	cmp.w	r8, #0
 8005e10:	d099      	beq.n	8005d46 <_strtol_l.constprop.0+0x1a>
 8005e12:	2a00      	cmp	r2, #0
 8005e14:	d1f6      	bne.n	8005e04 <_strtol_l.constprop.0+0xd8>
 8005e16:	f8c8 1000 	str.w	r1, [r8]
 8005e1a:	e794      	b.n	8005d46 <_strtol_l.constprop.0+0x1a>
 8005e1c:	08007279 	.word	0x08007279

08005e20 <_strtol_r>:
 8005e20:	f7ff bf84 	b.w	8005d2c <_strtol_l.constprop.0>

08005e24 <__ssputs_r>:
 8005e24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005e28:	461f      	mov	r7, r3
 8005e2a:	688e      	ldr	r6, [r1, #8]
 8005e2c:	4682      	mov	sl, r0
 8005e2e:	42be      	cmp	r6, r7
 8005e30:	460c      	mov	r4, r1
 8005e32:	4690      	mov	r8, r2
 8005e34:	680b      	ldr	r3, [r1, #0]
 8005e36:	d82d      	bhi.n	8005e94 <__ssputs_r+0x70>
 8005e38:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005e3c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005e40:	d026      	beq.n	8005e90 <__ssputs_r+0x6c>
 8005e42:	6965      	ldr	r5, [r4, #20]
 8005e44:	6909      	ldr	r1, [r1, #16]
 8005e46:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005e4a:	eba3 0901 	sub.w	r9, r3, r1
 8005e4e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005e52:	1c7b      	adds	r3, r7, #1
 8005e54:	444b      	add	r3, r9
 8005e56:	106d      	asrs	r5, r5, #1
 8005e58:	429d      	cmp	r5, r3
 8005e5a:	bf38      	it	cc
 8005e5c:	461d      	movcc	r5, r3
 8005e5e:	0553      	lsls	r3, r2, #21
 8005e60:	d527      	bpl.n	8005eb2 <__ssputs_r+0x8e>
 8005e62:	4629      	mov	r1, r5
 8005e64:	f7fe fc2e 	bl	80046c4 <_malloc_r>
 8005e68:	4606      	mov	r6, r0
 8005e6a:	b360      	cbz	r0, 8005ec6 <__ssputs_r+0xa2>
 8005e6c:	464a      	mov	r2, r9
 8005e6e:	6921      	ldr	r1, [r4, #16]
 8005e70:	f000 fa14 	bl	800629c <memcpy>
 8005e74:	89a3      	ldrh	r3, [r4, #12]
 8005e76:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005e7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005e7e:	81a3      	strh	r3, [r4, #12]
 8005e80:	6126      	str	r6, [r4, #16]
 8005e82:	444e      	add	r6, r9
 8005e84:	6026      	str	r6, [r4, #0]
 8005e86:	463e      	mov	r6, r7
 8005e88:	6165      	str	r5, [r4, #20]
 8005e8a:	eba5 0509 	sub.w	r5, r5, r9
 8005e8e:	60a5      	str	r5, [r4, #8]
 8005e90:	42be      	cmp	r6, r7
 8005e92:	d900      	bls.n	8005e96 <__ssputs_r+0x72>
 8005e94:	463e      	mov	r6, r7
 8005e96:	4632      	mov	r2, r6
 8005e98:	4641      	mov	r1, r8
 8005e9a:	6820      	ldr	r0, [r4, #0]
 8005e9c:	f000 f9c2 	bl	8006224 <memmove>
 8005ea0:	2000      	movs	r0, #0
 8005ea2:	68a3      	ldr	r3, [r4, #8]
 8005ea4:	1b9b      	subs	r3, r3, r6
 8005ea6:	60a3      	str	r3, [r4, #8]
 8005ea8:	6823      	ldr	r3, [r4, #0]
 8005eaa:	4433      	add	r3, r6
 8005eac:	6023      	str	r3, [r4, #0]
 8005eae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005eb2:	462a      	mov	r2, r5
 8005eb4:	f000 fd83 	bl	80069be <_realloc_r>
 8005eb8:	4606      	mov	r6, r0
 8005eba:	2800      	cmp	r0, #0
 8005ebc:	d1e0      	bne.n	8005e80 <__ssputs_r+0x5c>
 8005ebe:	4650      	mov	r0, sl
 8005ec0:	6921      	ldr	r1, [r4, #16]
 8005ec2:	f7fe fb8d 	bl	80045e0 <_free_r>
 8005ec6:	230c      	movs	r3, #12
 8005ec8:	f8ca 3000 	str.w	r3, [sl]
 8005ecc:	89a3      	ldrh	r3, [r4, #12]
 8005ece:	f04f 30ff 	mov.w	r0, #4294967295
 8005ed2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005ed6:	81a3      	strh	r3, [r4, #12]
 8005ed8:	e7e9      	b.n	8005eae <__ssputs_r+0x8a>
	...

08005edc <_svfiprintf_r>:
 8005edc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ee0:	4698      	mov	r8, r3
 8005ee2:	898b      	ldrh	r3, [r1, #12]
 8005ee4:	4607      	mov	r7, r0
 8005ee6:	061b      	lsls	r3, r3, #24
 8005ee8:	460d      	mov	r5, r1
 8005eea:	4614      	mov	r4, r2
 8005eec:	b09d      	sub	sp, #116	@ 0x74
 8005eee:	d510      	bpl.n	8005f12 <_svfiprintf_r+0x36>
 8005ef0:	690b      	ldr	r3, [r1, #16]
 8005ef2:	b973      	cbnz	r3, 8005f12 <_svfiprintf_r+0x36>
 8005ef4:	2140      	movs	r1, #64	@ 0x40
 8005ef6:	f7fe fbe5 	bl	80046c4 <_malloc_r>
 8005efa:	6028      	str	r0, [r5, #0]
 8005efc:	6128      	str	r0, [r5, #16]
 8005efe:	b930      	cbnz	r0, 8005f0e <_svfiprintf_r+0x32>
 8005f00:	230c      	movs	r3, #12
 8005f02:	603b      	str	r3, [r7, #0]
 8005f04:	f04f 30ff 	mov.w	r0, #4294967295
 8005f08:	b01d      	add	sp, #116	@ 0x74
 8005f0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f0e:	2340      	movs	r3, #64	@ 0x40
 8005f10:	616b      	str	r3, [r5, #20]
 8005f12:	2300      	movs	r3, #0
 8005f14:	9309      	str	r3, [sp, #36]	@ 0x24
 8005f16:	2320      	movs	r3, #32
 8005f18:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005f1c:	2330      	movs	r3, #48	@ 0x30
 8005f1e:	f04f 0901 	mov.w	r9, #1
 8005f22:	f8cd 800c 	str.w	r8, [sp, #12]
 8005f26:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80060c0 <_svfiprintf_r+0x1e4>
 8005f2a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005f2e:	4623      	mov	r3, r4
 8005f30:	469a      	mov	sl, r3
 8005f32:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005f36:	b10a      	cbz	r2, 8005f3c <_svfiprintf_r+0x60>
 8005f38:	2a25      	cmp	r2, #37	@ 0x25
 8005f3a:	d1f9      	bne.n	8005f30 <_svfiprintf_r+0x54>
 8005f3c:	ebba 0b04 	subs.w	fp, sl, r4
 8005f40:	d00b      	beq.n	8005f5a <_svfiprintf_r+0x7e>
 8005f42:	465b      	mov	r3, fp
 8005f44:	4622      	mov	r2, r4
 8005f46:	4629      	mov	r1, r5
 8005f48:	4638      	mov	r0, r7
 8005f4a:	f7ff ff6b 	bl	8005e24 <__ssputs_r>
 8005f4e:	3001      	adds	r0, #1
 8005f50:	f000 80a7 	beq.w	80060a2 <_svfiprintf_r+0x1c6>
 8005f54:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005f56:	445a      	add	r2, fp
 8005f58:	9209      	str	r2, [sp, #36]	@ 0x24
 8005f5a:	f89a 3000 	ldrb.w	r3, [sl]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	f000 809f 	beq.w	80060a2 <_svfiprintf_r+0x1c6>
 8005f64:	2300      	movs	r3, #0
 8005f66:	f04f 32ff 	mov.w	r2, #4294967295
 8005f6a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005f6e:	f10a 0a01 	add.w	sl, sl, #1
 8005f72:	9304      	str	r3, [sp, #16]
 8005f74:	9307      	str	r3, [sp, #28]
 8005f76:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005f7a:	931a      	str	r3, [sp, #104]	@ 0x68
 8005f7c:	4654      	mov	r4, sl
 8005f7e:	2205      	movs	r2, #5
 8005f80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f84:	484e      	ldr	r0, [pc, #312]	@ (80060c0 <_svfiprintf_r+0x1e4>)
 8005f86:	f7fd fcc8 	bl	800391a <memchr>
 8005f8a:	9a04      	ldr	r2, [sp, #16]
 8005f8c:	b9d8      	cbnz	r0, 8005fc6 <_svfiprintf_r+0xea>
 8005f8e:	06d0      	lsls	r0, r2, #27
 8005f90:	bf44      	itt	mi
 8005f92:	2320      	movmi	r3, #32
 8005f94:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005f98:	0711      	lsls	r1, r2, #28
 8005f9a:	bf44      	itt	mi
 8005f9c:	232b      	movmi	r3, #43	@ 0x2b
 8005f9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005fa2:	f89a 3000 	ldrb.w	r3, [sl]
 8005fa6:	2b2a      	cmp	r3, #42	@ 0x2a
 8005fa8:	d015      	beq.n	8005fd6 <_svfiprintf_r+0xfa>
 8005faa:	4654      	mov	r4, sl
 8005fac:	2000      	movs	r0, #0
 8005fae:	f04f 0c0a 	mov.w	ip, #10
 8005fb2:	9a07      	ldr	r2, [sp, #28]
 8005fb4:	4621      	mov	r1, r4
 8005fb6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005fba:	3b30      	subs	r3, #48	@ 0x30
 8005fbc:	2b09      	cmp	r3, #9
 8005fbe:	d94b      	bls.n	8006058 <_svfiprintf_r+0x17c>
 8005fc0:	b1b0      	cbz	r0, 8005ff0 <_svfiprintf_r+0x114>
 8005fc2:	9207      	str	r2, [sp, #28]
 8005fc4:	e014      	b.n	8005ff0 <_svfiprintf_r+0x114>
 8005fc6:	eba0 0308 	sub.w	r3, r0, r8
 8005fca:	fa09 f303 	lsl.w	r3, r9, r3
 8005fce:	4313      	orrs	r3, r2
 8005fd0:	46a2      	mov	sl, r4
 8005fd2:	9304      	str	r3, [sp, #16]
 8005fd4:	e7d2      	b.n	8005f7c <_svfiprintf_r+0xa0>
 8005fd6:	9b03      	ldr	r3, [sp, #12]
 8005fd8:	1d19      	adds	r1, r3, #4
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	9103      	str	r1, [sp, #12]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	bfbb      	ittet	lt
 8005fe2:	425b      	neglt	r3, r3
 8005fe4:	f042 0202 	orrlt.w	r2, r2, #2
 8005fe8:	9307      	strge	r3, [sp, #28]
 8005fea:	9307      	strlt	r3, [sp, #28]
 8005fec:	bfb8      	it	lt
 8005fee:	9204      	strlt	r2, [sp, #16]
 8005ff0:	7823      	ldrb	r3, [r4, #0]
 8005ff2:	2b2e      	cmp	r3, #46	@ 0x2e
 8005ff4:	d10a      	bne.n	800600c <_svfiprintf_r+0x130>
 8005ff6:	7863      	ldrb	r3, [r4, #1]
 8005ff8:	2b2a      	cmp	r3, #42	@ 0x2a
 8005ffa:	d132      	bne.n	8006062 <_svfiprintf_r+0x186>
 8005ffc:	9b03      	ldr	r3, [sp, #12]
 8005ffe:	3402      	adds	r4, #2
 8006000:	1d1a      	adds	r2, r3, #4
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	9203      	str	r2, [sp, #12]
 8006006:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800600a:	9305      	str	r3, [sp, #20]
 800600c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80060c4 <_svfiprintf_r+0x1e8>
 8006010:	2203      	movs	r2, #3
 8006012:	4650      	mov	r0, sl
 8006014:	7821      	ldrb	r1, [r4, #0]
 8006016:	f7fd fc80 	bl	800391a <memchr>
 800601a:	b138      	cbz	r0, 800602c <_svfiprintf_r+0x150>
 800601c:	2240      	movs	r2, #64	@ 0x40
 800601e:	9b04      	ldr	r3, [sp, #16]
 8006020:	eba0 000a 	sub.w	r0, r0, sl
 8006024:	4082      	lsls	r2, r0
 8006026:	4313      	orrs	r3, r2
 8006028:	3401      	adds	r4, #1
 800602a:	9304      	str	r3, [sp, #16]
 800602c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006030:	2206      	movs	r2, #6
 8006032:	4825      	ldr	r0, [pc, #148]	@ (80060c8 <_svfiprintf_r+0x1ec>)
 8006034:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006038:	f7fd fc6f 	bl	800391a <memchr>
 800603c:	2800      	cmp	r0, #0
 800603e:	d036      	beq.n	80060ae <_svfiprintf_r+0x1d2>
 8006040:	4b22      	ldr	r3, [pc, #136]	@ (80060cc <_svfiprintf_r+0x1f0>)
 8006042:	bb1b      	cbnz	r3, 800608c <_svfiprintf_r+0x1b0>
 8006044:	9b03      	ldr	r3, [sp, #12]
 8006046:	3307      	adds	r3, #7
 8006048:	f023 0307 	bic.w	r3, r3, #7
 800604c:	3308      	adds	r3, #8
 800604e:	9303      	str	r3, [sp, #12]
 8006050:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006052:	4433      	add	r3, r6
 8006054:	9309      	str	r3, [sp, #36]	@ 0x24
 8006056:	e76a      	b.n	8005f2e <_svfiprintf_r+0x52>
 8006058:	460c      	mov	r4, r1
 800605a:	2001      	movs	r0, #1
 800605c:	fb0c 3202 	mla	r2, ip, r2, r3
 8006060:	e7a8      	b.n	8005fb4 <_svfiprintf_r+0xd8>
 8006062:	2300      	movs	r3, #0
 8006064:	f04f 0c0a 	mov.w	ip, #10
 8006068:	4619      	mov	r1, r3
 800606a:	3401      	adds	r4, #1
 800606c:	9305      	str	r3, [sp, #20]
 800606e:	4620      	mov	r0, r4
 8006070:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006074:	3a30      	subs	r2, #48	@ 0x30
 8006076:	2a09      	cmp	r2, #9
 8006078:	d903      	bls.n	8006082 <_svfiprintf_r+0x1a6>
 800607a:	2b00      	cmp	r3, #0
 800607c:	d0c6      	beq.n	800600c <_svfiprintf_r+0x130>
 800607e:	9105      	str	r1, [sp, #20]
 8006080:	e7c4      	b.n	800600c <_svfiprintf_r+0x130>
 8006082:	4604      	mov	r4, r0
 8006084:	2301      	movs	r3, #1
 8006086:	fb0c 2101 	mla	r1, ip, r1, r2
 800608a:	e7f0      	b.n	800606e <_svfiprintf_r+0x192>
 800608c:	ab03      	add	r3, sp, #12
 800608e:	9300      	str	r3, [sp, #0]
 8006090:	462a      	mov	r2, r5
 8006092:	4638      	mov	r0, r7
 8006094:	4b0e      	ldr	r3, [pc, #56]	@ (80060d0 <_svfiprintf_r+0x1f4>)
 8006096:	a904      	add	r1, sp, #16
 8006098:	f7fc fccc 	bl	8002a34 <_printf_float>
 800609c:	1c42      	adds	r2, r0, #1
 800609e:	4606      	mov	r6, r0
 80060a0:	d1d6      	bne.n	8006050 <_svfiprintf_r+0x174>
 80060a2:	89ab      	ldrh	r3, [r5, #12]
 80060a4:	065b      	lsls	r3, r3, #25
 80060a6:	f53f af2d 	bmi.w	8005f04 <_svfiprintf_r+0x28>
 80060aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80060ac:	e72c      	b.n	8005f08 <_svfiprintf_r+0x2c>
 80060ae:	ab03      	add	r3, sp, #12
 80060b0:	9300      	str	r3, [sp, #0]
 80060b2:	462a      	mov	r2, r5
 80060b4:	4638      	mov	r0, r7
 80060b6:	4b06      	ldr	r3, [pc, #24]	@ (80060d0 <_svfiprintf_r+0x1f4>)
 80060b8:	a904      	add	r1, sp, #16
 80060ba:	f7fc ff59 	bl	8002f70 <_printf_i>
 80060be:	e7ed      	b.n	800609c <_svfiprintf_r+0x1c0>
 80060c0:	08007379 	.word	0x08007379
 80060c4:	0800737f 	.word	0x0800737f
 80060c8:	08007383 	.word	0x08007383
 80060cc:	08002a35 	.word	0x08002a35
 80060d0:	08005e25 	.word	0x08005e25

080060d4 <__sflush_r>:
 80060d4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80060d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060da:	0716      	lsls	r6, r2, #28
 80060dc:	4605      	mov	r5, r0
 80060de:	460c      	mov	r4, r1
 80060e0:	d454      	bmi.n	800618c <__sflush_r+0xb8>
 80060e2:	684b      	ldr	r3, [r1, #4]
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	dc02      	bgt.n	80060ee <__sflush_r+0x1a>
 80060e8:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	dd48      	ble.n	8006180 <__sflush_r+0xac>
 80060ee:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80060f0:	2e00      	cmp	r6, #0
 80060f2:	d045      	beq.n	8006180 <__sflush_r+0xac>
 80060f4:	2300      	movs	r3, #0
 80060f6:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80060fa:	682f      	ldr	r7, [r5, #0]
 80060fc:	6a21      	ldr	r1, [r4, #32]
 80060fe:	602b      	str	r3, [r5, #0]
 8006100:	d030      	beq.n	8006164 <__sflush_r+0x90>
 8006102:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006104:	89a3      	ldrh	r3, [r4, #12]
 8006106:	0759      	lsls	r1, r3, #29
 8006108:	d505      	bpl.n	8006116 <__sflush_r+0x42>
 800610a:	6863      	ldr	r3, [r4, #4]
 800610c:	1ad2      	subs	r2, r2, r3
 800610e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006110:	b10b      	cbz	r3, 8006116 <__sflush_r+0x42>
 8006112:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006114:	1ad2      	subs	r2, r2, r3
 8006116:	2300      	movs	r3, #0
 8006118:	4628      	mov	r0, r5
 800611a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800611c:	6a21      	ldr	r1, [r4, #32]
 800611e:	47b0      	blx	r6
 8006120:	1c43      	adds	r3, r0, #1
 8006122:	89a3      	ldrh	r3, [r4, #12]
 8006124:	d106      	bne.n	8006134 <__sflush_r+0x60>
 8006126:	6829      	ldr	r1, [r5, #0]
 8006128:	291d      	cmp	r1, #29
 800612a:	d82b      	bhi.n	8006184 <__sflush_r+0xb0>
 800612c:	4a28      	ldr	r2, [pc, #160]	@ (80061d0 <__sflush_r+0xfc>)
 800612e:	410a      	asrs	r2, r1
 8006130:	07d6      	lsls	r6, r2, #31
 8006132:	d427      	bmi.n	8006184 <__sflush_r+0xb0>
 8006134:	2200      	movs	r2, #0
 8006136:	6062      	str	r2, [r4, #4]
 8006138:	6922      	ldr	r2, [r4, #16]
 800613a:	04d9      	lsls	r1, r3, #19
 800613c:	6022      	str	r2, [r4, #0]
 800613e:	d504      	bpl.n	800614a <__sflush_r+0x76>
 8006140:	1c42      	adds	r2, r0, #1
 8006142:	d101      	bne.n	8006148 <__sflush_r+0x74>
 8006144:	682b      	ldr	r3, [r5, #0]
 8006146:	b903      	cbnz	r3, 800614a <__sflush_r+0x76>
 8006148:	6560      	str	r0, [r4, #84]	@ 0x54
 800614a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800614c:	602f      	str	r7, [r5, #0]
 800614e:	b1b9      	cbz	r1, 8006180 <__sflush_r+0xac>
 8006150:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006154:	4299      	cmp	r1, r3
 8006156:	d002      	beq.n	800615e <__sflush_r+0x8a>
 8006158:	4628      	mov	r0, r5
 800615a:	f7fe fa41 	bl	80045e0 <_free_r>
 800615e:	2300      	movs	r3, #0
 8006160:	6363      	str	r3, [r4, #52]	@ 0x34
 8006162:	e00d      	b.n	8006180 <__sflush_r+0xac>
 8006164:	2301      	movs	r3, #1
 8006166:	4628      	mov	r0, r5
 8006168:	47b0      	blx	r6
 800616a:	4602      	mov	r2, r0
 800616c:	1c50      	adds	r0, r2, #1
 800616e:	d1c9      	bne.n	8006104 <__sflush_r+0x30>
 8006170:	682b      	ldr	r3, [r5, #0]
 8006172:	2b00      	cmp	r3, #0
 8006174:	d0c6      	beq.n	8006104 <__sflush_r+0x30>
 8006176:	2b1d      	cmp	r3, #29
 8006178:	d001      	beq.n	800617e <__sflush_r+0xaa>
 800617a:	2b16      	cmp	r3, #22
 800617c:	d11d      	bne.n	80061ba <__sflush_r+0xe6>
 800617e:	602f      	str	r7, [r5, #0]
 8006180:	2000      	movs	r0, #0
 8006182:	e021      	b.n	80061c8 <__sflush_r+0xf4>
 8006184:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006188:	b21b      	sxth	r3, r3
 800618a:	e01a      	b.n	80061c2 <__sflush_r+0xee>
 800618c:	690f      	ldr	r7, [r1, #16]
 800618e:	2f00      	cmp	r7, #0
 8006190:	d0f6      	beq.n	8006180 <__sflush_r+0xac>
 8006192:	0793      	lsls	r3, r2, #30
 8006194:	bf18      	it	ne
 8006196:	2300      	movne	r3, #0
 8006198:	680e      	ldr	r6, [r1, #0]
 800619a:	bf08      	it	eq
 800619c:	694b      	ldreq	r3, [r1, #20]
 800619e:	1bf6      	subs	r6, r6, r7
 80061a0:	600f      	str	r7, [r1, #0]
 80061a2:	608b      	str	r3, [r1, #8]
 80061a4:	2e00      	cmp	r6, #0
 80061a6:	ddeb      	ble.n	8006180 <__sflush_r+0xac>
 80061a8:	4633      	mov	r3, r6
 80061aa:	463a      	mov	r2, r7
 80061ac:	4628      	mov	r0, r5
 80061ae:	6a21      	ldr	r1, [r4, #32]
 80061b0:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80061b4:	47e0      	blx	ip
 80061b6:	2800      	cmp	r0, #0
 80061b8:	dc07      	bgt.n	80061ca <__sflush_r+0xf6>
 80061ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80061be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80061c2:	f04f 30ff 	mov.w	r0, #4294967295
 80061c6:	81a3      	strh	r3, [r4, #12]
 80061c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80061ca:	4407      	add	r7, r0
 80061cc:	1a36      	subs	r6, r6, r0
 80061ce:	e7e9      	b.n	80061a4 <__sflush_r+0xd0>
 80061d0:	dfbffffe 	.word	0xdfbffffe

080061d4 <_fflush_r>:
 80061d4:	b538      	push	{r3, r4, r5, lr}
 80061d6:	690b      	ldr	r3, [r1, #16]
 80061d8:	4605      	mov	r5, r0
 80061da:	460c      	mov	r4, r1
 80061dc:	b913      	cbnz	r3, 80061e4 <_fflush_r+0x10>
 80061de:	2500      	movs	r5, #0
 80061e0:	4628      	mov	r0, r5
 80061e2:	bd38      	pop	{r3, r4, r5, pc}
 80061e4:	b118      	cbz	r0, 80061ee <_fflush_r+0x1a>
 80061e6:	6a03      	ldr	r3, [r0, #32]
 80061e8:	b90b      	cbnz	r3, 80061ee <_fflush_r+0x1a>
 80061ea:	f7fd fa7d 	bl	80036e8 <__sinit>
 80061ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d0f3      	beq.n	80061de <_fflush_r+0xa>
 80061f6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80061f8:	07d0      	lsls	r0, r2, #31
 80061fa:	d404      	bmi.n	8006206 <_fflush_r+0x32>
 80061fc:	0599      	lsls	r1, r3, #22
 80061fe:	d402      	bmi.n	8006206 <_fflush_r+0x32>
 8006200:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006202:	f7fd fb88 	bl	8003916 <__retarget_lock_acquire_recursive>
 8006206:	4628      	mov	r0, r5
 8006208:	4621      	mov	r1, r4
 800620a:	f7ff ff63 	bl	80060d4 <__sflush_r>
 800620e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006210:	4605      	mov	r5, r0
 8006212:	07da      	lsls	r2, r3, #31
 8006214:	d4e4      	bmi.n	80061e0 <_fflush_r+0xc>
 8006216:	89a3      	ldrh	r3, [r4, #12]
 8006218:	059b      	lsls	r3, r3, #22
 800621a:	d4e1      	bmi.n	80061e0 <_fflush_r+0xc>
 800621c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800621e:	f7fd fb7b 	bl	8003918 <__retarget_lock_release_recursive>
 8006222:	e7dd      	b.n	80061e0 <_fflush_r+0xc>

08006224 <memmove>:
 8006224:	4288      	cmp	r0, r1
 8006226:	b510      	push	{r4, lr}
 8006228:	eb01 0402 	add.w	r4, r1, r2
 800622c:	d902      	bls.n	8006234 <memmove+0x10>
 800622e:	4284      	cmp	r4, r0
 8006230:	4623      	mov	r3, r4
 8006232:	d807      	bhi.n	8006244 <memmove+0x20>
 8006234:	1e43      	subs	r3, r0, #1
 8006236:	42a1      	cmp	r1, r4
 8006238:	d008      	beq.n	800624c <memmove+0x28>
 800623a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800623e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006242:	e7f8      	b.n	8006236 <memmove+0x12>
 8006244:	4601      	mov	r1, r0
 8006246:	4402      	add	r2, r0
 8006248:	428a      	cmp	r2, r1
 800624a:	d100      	bne.n	800624e <memmove+0x2a>
 800624c:	bd10      	pop	{r4, pc}
 800624e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006252:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006256:	e7f7      	b.n	8006248 <memmove+0x24>

08006258 <strncmp>:
 8006258:	b510      	push	{r4, lr}
 800625a:	b16a      	cbz	r2, 8006278 <strncmp+0x20>
 800625c:	3901      	subs	r1, #1
 800625e:	1884      	adds	r4, r0, r2
 8006260:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006264:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8006268:	429a      	cmp	r2, r3
 800626a:	d103      	bne.n	8006274 <strncmp+0x1c>
 800626c:	42a0      	cmp	r0, r4
 800626e:	d001      	beq.n	8006274 <strncmp+0x1c>
 8006270:	2a00      	cmp	r2, #0
 8006272:	d1f5      	bne.n	8006260 <strncmp+0x8>
 8006274:	1ad0      	subs	r0, r2, r3
 8006276:	bd10      	pop	{r4, pc}
 8006278:	4610      	mov	r0, r2
 800627a:	e7fc      	b.n	8006276 <strncmp+0x1e>

0800627c <_sbrk_r>:
 800627c:	b538      	push	{r3, r4, r5, lr}
 800627e:	2300      	movs	r3, #0
 8006280:	4d05      	ldr	r5, [pc, #20]	@ (8006298 <_sbrk_r+0x1c>)
 8006282:	4604      	mov	r4, r0
 8006284:	4608      	mov	r0, r1
 8006286:	602b      	str	r3, [r5, #0]
 8006288:	f7fa ff56 	bl	8001138 <_sbrk>
 800628c:	1c43      	adds	r3, r0, #1
 800628e:	d102      	bne.n	8006296 <_sbrk_r+0x1a>
 8006290:	682b      	ldr	r3, [r5, #0]
 8006292:	b103      	cbz	r3, 8006296 <_sbrk_r+0x1a>
 8006294:	6023      	str	r3, [r4, #0]
 8006296:	bd38      	pop	{r3, r4, r5, pc}
 8006298:	20000388 	.word	0x20000388

0800629c <memcpy>:
 800629c:	440a      	add	r2, r1
 800629e:	4291      	cmp	r1, r2
 80062a0:	f100 33ff 	add.w	r3, r0, #4294967295
 80062a4:	d100      	bne.n	80062a8 <memcpy+0xc>
 80062a6:	4770      	bx	lr
 80062a8:	b510      	push	{r4, lr}
 80062aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80062ae:	4291      	cmp	r1, r2
 80062b0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80062b4:	d1f9      	bne.n	80062aa <memcpy+0xe>
 80062b6:	bd10      	pop	{r4, pc}

080062b8 <nan>:
 80062b8:	2000      	movs	r0, #0
 80062ba:	4901      	ldr	r1, [pc, #4]	@ (80062c0 <nan+0x8>)
 80062bc:	4770      	bx	lr
 80062be:	bf00      	nop
 80062c0:	7ff80000 	.word	0x7ff80000

080062c4 <__assert_func>:
 80062c4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80062c6:	4614      	mov	r4, r2
 80062c8:	461a      	mov	r2, r3
 80062ca:	4b09      	ldr	r3, [pc, #36]	@ (80062f0 <__assert_func+0x2c>)
 80062cc:	4605      	mov	r5, r0
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	68d8      	ldr	r0, [r3, #12]
 80062d2:	b954      	cbnz	r4, 80062ea <__assert_func+0x26>
 80062d4:	4b07      	ldr	r3, [pc, #28]	@ (80062f4 <__assert_func+0x30>)
 80062d6:	461c      	mov	r4, r3
 80062d8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80062dc:	9100      	str	r1, [sp, #0]
 80062de:	462b      	mov	r3, r5
 80062e0:	4905      	ldr	r1, [pc, #20]	@ (80062f8 <__assert_func+0x34>)
 80062e2:	f000 fba7 	bl	8006a34 <fiprintf>
 80062e6:	f000 fbb7 	bl	8006a58 <abort>
 80062ea:	4b04      	ldr	r3, [pc, #16]	@ (80062fc <__assert_func+0x38>)
 80062ec:	e7f4      	b.n	80062d8 <__assert_func+0x14>
 80062ee:	bf00      	nop
 80062f0:	20000018 	.word	0x20000018
 80062f4:	080073cd 	.word	0x080073cd
 80062f8:	0800739f 	.word	0x0800739f
 80062fc:	08007392 	.word	0x08007392

08006300 <_calloc_r>:
 8006300:	b570      	push	{r4, r5, r6, lr}
 8006302:	fba1 5402 	umull	r5, r4, r1, r2
 8006306:	b93c      	cbnz	r4, 8006318 <_calloc_r+0x18>
 8006308:	4629      	mov	r1, r5
 800630a:	f7fe f9db 	bl	80046c4 <_malloc_r>
 800630e:	4606      	mov	r6, r0
 8006310:	b928      	cbnz	r0, 800631e <_calloc_r+0x1e>
 8006312:	2600      	movs	r6, #0
 8006314:	4630      	mov	r0, r6
 8006316:	bd70      	pop	{r4, r5, r6, pc}
 8006318:	220c      	movs	r2, #12
 800631a:	6002      	str	r2, [r0, #0]
 800631c:	e7f9      	b.n	8006312 <_calloc_r+0x12>
 800631e:	462a      	mov	r2, r5
 8006320:	4621      	mov	r1, r4
 8006322:	f7fd fa7a 	bl	800381a <memset>
 8006326:	e7f5      	b.n	8006314 <_calloc_r+0x14>

08006328 <rshift>:
 8006328:	6903      	ldr	r3, [r0, #16]
 800632a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800632e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8006332:	f100 0414 	add.w	r4, r0, #20
 8006336:	ea4f 1261 	mov.w	r2, r1, asr #5
 800633a:	dd46      	ble.n	80063ca <rshift+0xa2>
 800633c:	f011 011f 	ands.w	r1, r1, #31
 8006340:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8006344:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8006348:	d10c      	bne.n	8006364 <rshift+0x3c>
 800634a:	4629      	mov	r1, r5
 800634c:	f100 0710 	add.w	r7, r0, #16
 8006350:	42b1      	cmp	r1, r6
 8006352:	d335      	bcc.n	80063c0 <rshift+0x98>
 8006354:	1a9b      	subs	r3, r3, r2
 8006356:	009b      	lsls	r3, r3, #2
 8006358:	1eea      	subs	r2, r5, #3
 800635a:	4296      	cmp	r6, r2
 800635c:	bf38      	it	cc
 800635e:	2300      	movcc	r3, #0
 8006360:	4423      	add	r3, r4
 8006362:	e015      	b.n	8006390 <rshift+0x68>
 8006364:	46a1      	mov	r9, r4
 8006366:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800636a:	f1c1 0820 	rsb	r8, r1, #32
 800636e:	40cf      	lsrs	r7, r1
 8006370:	f105 0e04 	add.w	lr, r5, #4
 8006374:	4576      	cmp	r6, lr
 8006376:	46f4      	mov	ip, lr
 8006378:	d816      	bhi.n	80063a8 <rshift+0x80>
 800637a:	1a9a      	subs	r2, r3, r2
 800637c:	0092      	lsls	r2, r2, #2
 800637e:	3a04      	subs	r2, #4
 8006380:	3501      	adds	r5, #1
 8006382:	42ae      	cmp	r6, r5
 8006384:	bf38      	it	cc
 8006386:	2200      	movcc	r2, #0
 8006388:	18a3      	adds	r3, r4, r2
 800638a:	50a7      	str	r7, [r4, r2]
 800638c:	b107      	cbz	r7, 8006390 <rshift+0x68>
 800638e:	3304      	adds	r3, #4
 8006390:	42a3      	cmp	r3, r4
 8006392:	eba3 0204 	sub.w	r2, r3, r4
 8006396:	bf08      	it	eq
 8006398:	2300      	moveq	r3, #0
 800639a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800639e:	6102      	str	r2, [r0, #16]
 80063a0:	bf08      	it	eq
 80063a2:	6143      	streq	r3, [r0, #20]
 80063a4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80063a8:	f8dc c000 	ldr.w	ip, [ip]
 80063ac:	fa0c fc08 	lsl.w	ip, ip, r8
 80063b0:	ea4c 0707 	orr.w	r7, ip, r7
 80063b4:	f849 7b04 	str.w	r7, [r9], #4
 80063b8:	f85e 7b04 	ldr.w	r7, [lr], #4
 80063bc:	40cf      	lsrs	r7, r1
 80063be:	e7d9      	b.n	8006374 <rshift+0x4c>
 80063c0:	f851 cb04 	ldr.w	ip, [r1], #4
 80063c4:	f847 cf04 	str.w	ip, [r7, #4]!
 80063c8:	e7c2      	b.n	8006350 <rshift+0x28>
 80063ca:	4623      	mov	r3, r4
 80063cc:	e7e0      	b.n	8006390 <rshift+0x68>

080063ce <__hexdig_fun>:
 80063ce:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80063d2:	2b09      	cmp	r3, #9
 80063d4:	d802      	bhi.n	80063dc <__hexdig_fun+0xe>
 80063d6:	3820      	subs	r0, #32
 80063d8:	b2c0      	uxtb	r0, r0
 80063da:	4770      	bx	lr
 80063dc:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80063e0:	2b05      	cmp	r3, #5
 80063e2:	d801      	bhi.n	80063e8 <__hexdig_fun+0x1a>
 80063e4:	3847      	subs	r0, #71	@ 0x47
 80063e6:	e7f7      	b.n	80063d8 <__hexdig_fun+0xa>
 80063e8:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80063ec:	2b05      	cmp	r3, #5
 80063ee:	d801      	bhi.n	80063f4 <__hexdig_fun+0x26>
 80063f0:	3827      	subs	r0, #39	@ 0x27
 80063f2:	e7f1      	b.n	80063d8 <__hexdig_fun+0xa>
 80063f4:	2000      	movs	r0, #0
 80063f6:	4770      	bx	lr

080063f8 <__gethex>:
 80063f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063fc:	468a      	mov	sl, r1
 80063fe:	4690      	mov	r8, r2
 8006400:	b085      	sub	sp, #20
 8006402:	9302      	str	r3, [sp, #8]
 8006404:	680b      	ldr	r3, [r1, #0]
 8006406:	9001      	str	r0, [sp, #4]
 8006408:	1c9c      	adds	r4, r3, #2
 800640a:	46a1      	mov	r9, r4
 800640c:	f814 0b01 	ldrb.w	r0, [r4], #1
 8006410:	2830      	cmp	r0, #48	@ 0x30
 8006412:	d0fa      	beq.n	800640a <__gethex+0x12>
 8006414:	eba9 0303 	sub.w	r3, r9, r3
 8006418:	f1a3 0b02 	sub.w	fp, r3, #2
 800641c:	f7ff ffd7 	bl	80063ce <__hexdig_fun>
 8006420:	4605      	mov	r5, r0
 8006422:	2800      	cmp	r0, #0
 8006424:	d168      	bne.n	80064f8 <__gethex+0x100>
 8006426:	2201      	movs	r2, #1
 8006428:	4648      	mov	r0, r9
 800642a:	499f      	ldr	r1, [pc, #636]	@ (80066a8 <__gethex+0x2b0>)
 800642c:	f7ff ff14 	bl	8006258 <strncmp>
 8006430:	4607      	mov	r7, r0
 8006432:	2800      	cmp	r0, #0
 8006434:	d167      	bne.n	8006506 <__gethex+0x10e>
 8006436:	f899 0001 	ldrb.w	r0, [r9, #1]
 800643a:	4626      	mov	r6, r4
 800643c:	f7ff ffc7 	bl	80063ce <__hexdig_fun>
 8006440:	2800      	cmp	r0, #0
 8006442:	d062      	beq.n	800650a <__gethex+0x112>
 8006444:	4623      	mov	r3, r4
 8006446:	7818      	ldrb	r0, [r3, #0]
 8006448:	4699      	mov	r9, r3
 800644a:	2830      	cmp	r0, #48	@ 0x30
 800644c:	f103 0301 	add.w	r3, r3, #1
 8006450:	d0f9      	beq.n	8006446 <__gethex+0x4e>
 8006452:	f7ff ffbc 	bl	80063ce <__hexdig_fun>
 8006456:	fab0 f580 	clz	r5, r0
 800645a:	f04f 0b01 	mov.w	fp, #1
 800645e:	096d      	lsrs	r5, r5, #5
 8006460:	464a      	mov	r2, r9
 8006462:	4616      	mov	r6, r2
 8006464:	7830      	ldrb	r0, [r6, #0]
 8006466:	3201      	adds	r2, #1
 8006468:	f7ff ffb1 	bl	80063ce <__hexdig_fun>
 800646c:	2800      	cmp	r0, #0
 800646e:	d1f8      	bne.n	8006462 <__gethex+0x6a>
 8006470:	2201      	movs	r2, #1
 8006472:	4630      	mov	r0, r6
 8006474:	498c      	ldr	r1, [pc, #560]	@ (80066a8 <__gethex+0x2b0>)
 8006476:	f7ff feef 	bl	8006258 <strncmp>
 800647a:	2800      	cmp	r0, #0
 800647c:	d13f      	bne.n	80064fe <__gethex+0x106>
 800647e:	b944      	cbnz	r4, 8006492 <__gethex+0x9a>
 8006480:	1c74      	adds	r4, r6, #1
 8006482:	4622      	mov	r2, r4
 8006484:	4616      	mov	r6, r2
 8006486:	7830      	ldrb	r0, [r6, #0]
 8006488:	3201      	adds	r2, #1
 800648a:	f7ff ffa0 	bl	80063ce <__hexdig_fun>
 800648e:	2800      	cmp	r0, #0
 8006490:	d1f8      	bne.n	8006484 <__gethex+0x8c>
 8006492:	1ba4      	subs	r4, r4, r6
 8006494:	00a7      	lsls	r7, r4, #2
 8006496:	7833      	ldrb	r3, [r6, #0]
 8006498:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800649c:	2b50      	cmp	r3, #80	@ 0x50
 800649e:	d13e      	bne.n	800651e <__gethex+0x126>
 80064a0:	7873      	ldrb	r3, [r6, #1]
 80064a2:	2b2b      	cmp	r3, #43	@ 0x2b
 80064a4:	d033      	beq.n	800650e <__gethex+0x116>
 80064a6:	2b2d      	cmp	r3, #45	@ 0x2d
 80064a8:	d034      	beq.n	8006514 <__gethex+0x11c>
 80064aa:	2400      	movs	r4, #0
 80064ac:	1c71      	adds	r1, r6, #1
 80064ae:	7808      	ldrb	r0, [r1, #0]
 80064b0:	f7ff ff8d 	bl	80063ce <__hexdig_fun>
 80064b4:	1e43      	subs	r3, r0, #1
 80064b6:	b2db      	uxtb	r3, r3
 80064b8:	2b18      	cmp	r3, #24
 80064ba:	d830      	bhi.n	800651e <__gethex+0x126>
 80064bc:	f1a0 0210 	sub.w	r2, r0, #16
 80064c0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80064c4:	f7ff ff83 	bl	80063ce <__hexdig_fun>
 80064c8:	f100 3cff 	add.w	ip, r0, #4294967295
 80064cc:	fa5f fc8c 	uxtb.w	ip, ip
 80064d0:	f1bc 0f18 	cmp.w	ip, #24
 80064d4:	f04f 030a 	mov.w	r3, #10
 80064d8:	d91e      	bls.n	8006518 <__gethex+0x120>
 80064da:	b104      	cbz	r4, 80064de <__gethex+0xe6>
 80064dc:	4252      	negs	r2, r2
 80064de:	4417      	add	r7, r2
 80064e0:	f8ca 1000 	str.w	r1, [sl]
 80064e4:	b1ed      	cbz	r5, 8006522 <__gethex+0x12a>
 80064e6:	f1bb 0f00 	cmp.w	fp, #0
 80064ea:	bf0c      	ite	eq
 80064ec:	2506      	moveq	r5, #6
 80064ee:	2500      	movne	r5, #0
 80064f0:	4628      	mov	r0, r5
 80064f2:	b005      	add	sp, #20
 80064f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064f8:	2500      	movs	r5, #0
 80064fa:	462c      	mov	r4, r5
 80064fc:	e7b0      	b.n	8006460 <__gethex+0x68>
 80064fe:	2c00      	cmp	r4, #0
 8006500:	d1c7      	bne.n	8006492 <__gethex+0x9a>
 8006502:	4627      	mov	r7, r4
 8006504:	e7c7      	b.n	8006496 <__gethex+0x9e>
 8006506:	464e      	mov	r6, r9
 8006508:	462f      	mov	r7, r5
 800650a:	2501      	movs	r5, #1
 800650c:	e7c3      	b.n	8006496 <__gethex+0x9e>
 800650e:	2400      	movs	r4, #0
 8006510:	1cb1      	adds	r1, r6, #2
 8006512:	e7cc      	b.n	80064ae <__gethex+0xb6>
 8006514:	2401      	movs	r4, #1
 8006516:	e7fb      	b.n	8006510 <__gethex+0x118>
 8006518:	fb03 0002 	mla	r0, r3, r2, r0
 800651c:	e7ce      	b.n	80064bc <__gethex+0xc4>
 800651e:	4631      	mov	r1, r6
 8006520:	e7de      	b.n	80064e0 <__gethex+0xe8>
 8006522:	4629      	mov	r1, r5
 8006524:	eba6 0309 	sub.w	r3, r6, r9
 8006528:	3b01      	subs	r3, #1
 800652a:	2b07      	cmp	r3, #7
 800652c:	dc0a      	bgt.n	8006544 <__gethex+0x14c>
 800652e:	9801      	ldr	r0, [sp, #4]
 8006530:	f7fe f954 	bl	80047dc <_Balloc>
 8006534:	4604      	mov	r4, r0
 8006536:	b940      	cbnz	r0, 800654a <__gethex+0x152>
 8006538:	4602      	mov	r2, r0
 800653a:	21e4      	movs	r1, #228	@ 0xe4
 800653c:	4b5b      	ldr	r3, [pc, #364]	@ (80066ac <__gethex+0x2b4>)
 800653e:	485c      	ldr	r0, [pc, #368]	@ (80066b0 <__gethex+0x2b8>)
 8006540:	f7ff fec0 	bl	80062c4 <__assert_func>
 8006544:	3101      	adds	r1, #1
 8006546:	105b      	asrs	r3, r3, #1
 8006548:	e7ef      	b.n	800652a <__gethex+0x132>
 800654a:	2300      	movs	r3, #0
 800654c:	f100 0a14 	add.w	sl, r0, #20
 8006550:	4655      	mov	r5, sl
 8006552:	469b      	mov	fp, r3
 8006554:	45b1      	cmp	r9, r6
 8006556:	d337      	bcc.n	80065c8 <__gethex+0x1d0>
 8006558:	f845 bb04 	str.w	fp, [r5], #4
 800655c:	eba5 050a 	sub.w	r5, r5, sl
 8006560:	10ad      	asrs	r5, r5, #2
 8006562:	6125      	str	r5, [r4, #16]
 8006564:	4658      	mov	r0, fp
 8006566:	f7fe fa2b 	bl	80049c0 <__hi0bits>
 800656a:	016d      	lsls	r5, r5, #5
 800656c:	f8d8 6000 	ldr.w	r6, [r8]
 8006570:	1a2d      	subs	r5, r5, r0
 8006572:	42b5      	cmp	r5, r6
 8006574:	dd54      	ble.n	8006620 <__gethex+0x228>
 8006576:	1bad      	subs	r5, r5, r6
 8006578:	4629      	mov	r1, r5
 800657a:	4620      	mov	r0, r4
 800657c:	f7fe fdb3 	bl	80050e6 <__any_on>
 8006580:	4681      	mov	r9, r0
 8006582:	b178      	cbz	r0, 80065a4 <__gethex+0x1ac>
 8006584:	f04f 0901 	mov.w	r9, #1
 8006588:	1e6b      	subs	r3, r5, #1
 800658a:	1159      	asrs	r1, r3, #5
 800658c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8006590:	f003 021f 	and.w	r2, r3, #31
 8006594:	fa09 f202 	lsl.w	r2, r9, r2
 8006598:	420a      	tst	r2, r1
 800659a:	d003      	beq.n	80065a4 <__gethex+0x1ac>
 800659c:	454b      	cmp	r3, r9
 800659e:	dc36      	bgt.n	800660e <__gethex+0x216>
 80065a0:	f04f 0902 	mov.w	r9, #2
 80065a4:	4629      	mov	r1, r5
 80065a6:	4620      	mov	r0, r4
 80065a8:	f7ff febe 	bl	8006328 <rshift>
 80065ac:	442f      	add	r7, r5
 80065ae:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80065b2:	42bb      	cmp	r3, r7
 80065b4:	da42      	bge.n	800663c <__gethex+0x244>
 80065b6:	4621      	mov	r1, r4
 80065b8:	9801      	ldr	r0, [sp, #4]
 80065ba:	f7fe f94f 	bl	800485c <_Bfree>
 80065be:	2300      	movs	r3, #0
 80065c0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80065c2:	25a3      	movs	r5, #163	@ 0xa3
 80065c4:	6013      	str	r3, [r2, #0]
 80065c6:	e793      	b.n	80064f0 <__gethex+0xf8>
 80065c8:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80065cc:	2a2e      	cmp	r2, #46	@ 0x2e
 80065ce:	d012      	beq.n	80065f6 <__gethex+0x1fe>
 80065d0:	2b20      	cmp	r3, #32
 80065d2:	d104      	bne.n	80065de <__gethex+0x1e6>
 80065d4:	f845 bb04 	str.w	fp, [r5], #4
 80065d8:	f04f 0b00 	mov.w	fp, #0
 80065dc:	465b      	mov	r3, fp
 80065de:	7830      	ldrb	r0, [r6, #0]
 80065e0:	9303      	str	r3, [sp, #12]
 80065e2:	f7ff fef4 	bl	80063ce <__hexdig_fun>
 80065e6:	9b03      	ldr	r3, [sp, #12]
 80065e8:	f000 000f 	and.w	r0, r0, #15
 80065ec:	4098      	lsls	r0, r3
 80065ee:	ea4b 0b00 	orr.w	fp, fp, r0
 80065f2:	3304      	adds	r3, #4
 80065f4:	e7ae      	b.n	8006554 <__gethex+0x15c>
 80065f6:	45b1      	cmp	r9, r6
 80065f8:	d8ea      	bhi.n	80065d0 <__gethex+0x1d8>
 80065fa:	2201      	movs	r2, #1
 80065fc:	4630      	mov	r0, r6
 80065fe:	492a      	ldr	r1, [pc, #168]	@ (80066a8 <__gethex+0x2b0>)
 8006600:	9303      	str	r3, [sp, #12]
 8006602:	f7ff fe29 	bl	8006258 <strncmp>
 8006606:	9b03      	ldr	r3, [sp, #12]
 8006608:	2800      	cmp	r0, #0
 800660a:	d1e1      	bne.n	80065d0 <__gethex+0x1d8>
 800660c:	e7a2      	b.n	8006554 <__gethex+0x15c>
 800660e:	4620      	mov	r0, r4
 8006610:	1ea9      	subs	r1, r5, #2
 8006612:	f7fe fd68 	bl	80050e6 <__any_on>
 8006616:	2800      	cmp	r0, #0
 8006618:	d0c2      	beq.n	80065a0 <__gethex+0x1a8>
 800661a:	f04f 0903 	mov.w	r9, #3
 800661e:	e7c1      	b.n	80065a4 <__gethex+0x1ac>
 8006620:	da09      	bge.n	8006636 <__gethex+0x23e>
 8006622:	1b75      	subs	r5, r6, r5
 8006624:	4621      	mov	r1, r4
 8006626:	462a      	mov	r2, r5
 8006628:	9801      	ldr	r0, [sp, #4]
 800662a:	f7fe fb2d 	bl	8004c88 <__lshift>
 800662e:	4604      	mov	r4, r0
 8006630:	1b7f      	subs	r7, r7, r5
 8006632:	f100 0a14 	add.w	sl, r0, #20
 8006636:	f04f 0900 	mov.w	r9, #0
 800663a:	e7b8      	b.n	80065ae <__gethex+0x1b6>
 800663c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8006640:	42bd      	cmp	r5, r7
 8006642:	dd6f      	ble.n	8006724 <__gethex+0x32c>
 8006644:	1bed      	subs	r5, r5, r7
 8006646:	42ae      	cmp	r6, r5
 8006648:	dc34      	bgt.n	80066b4 <__gethex+0x2bc>
 800664a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800664e:	2b02      	cmp	r3, #2
 8006650:	d022      	beq.n	8006698 <__gethex+0x2a0>
 8006652:	2b03      	cmp	r3, #3
 8006654:	d024      	beq.n	80066a0 <__gethex+0x2a8>
 8006656:	2b01      	cmp	r3, #1
 8006658:	d115      	bne.n	8006686 <__gethex+0x28e>
 800665a:	42ae      	cmp	r6, r5
 800665c:	d113      	bne.n	8006686 <__gethex+0x28e>
 800665e:	2e01      	cmp	r6, #1
 8006660:	d10b      	bne.n	800667a <__gethex+0x282>
 8006662:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8006666:	9a02      	ldr	r2, [sp, #8]
 8006668:	2562      	movs	r5, #98	@ 0x62
 800666a:	6013      	str	r3, [r2, #0]
 800666c:	2301      	movs	r3, #1
 800666e:	6123      	str	r3, [r4, #16]
 8006670:	f8ca 3000 	str.w	r3, [sl]
 8006674:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006676:	601c      	str	r4, [r3, #0]
 8006678:	e73a      	b.n	80064f0 <__gethex+0xf8>
 800667a:	4620      	mov	r0, r4
 800667c:	1e71      	subs	r1, r6, #1
 800667e:	f7fe fd32 	bl	80050e6 <__any_on>
 8006682:	2800      	cmp	r0, #0
 8006684:	d1ed      	bne.n	8006662 <__gethex+0x26a>
 8006686:	4621      	mov	r1, r4
 8006688:	9801      	ldr	r0, [sp, #4]
 800668a:	f7fe f8e7 	bl	800485c <_Bfree>
 800668e:	2300      	movs	r3, #0
 8006690:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006692:	2550      	movs	r5, #80	@ 0x50
 8006694:	6013      	str	r3, [r2, #0]
 8006696:	e72b      	b.n	80064f0 <__gethex+0xf8>
 8006698:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800669a:	2b00      	cmp	r3, #0
 800669c:	d1f3      	bne.n	8006686 <__gethex+0x28e>
 800669e:	e7e0      	b.n	8006662 <__gethex+0x26a>
 80066a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d1dd      	bne.n	8006662 <__gethex+0x26a>
 80066a6:	e7ee      	b.n	8006686 <__gethex+0x28e>
 80066a8:	08007220 	.word	0x08007220
 80066ac:	080070b3 	.word	0x080070b3
 80066b0:	080073ce 	.word	0x080073ce
 80066b4:	1e6f      	subs	r7, r5, #1
 80066b6:	f1b9 0f00 	cmp.w	r9, #0
 80066ba:	d130      	bne.n	800671e <__gethex+0x326>
 80066bc:	b127      	cbz	r7, 80066c8 <__gethex+0x2d0>
 80066be:	4639      	mov	r1, r7
 80066c0:	4620      	mov	r0, r4
 80066c2:	f7fe fd10 	bl	80050e6 <__any_on>
 80066c6:	4681      	mov	r9, r0
 80066c8:	2301      	movs	r3, #1
 80066ca:	4629      	mov	r1, r5
 80066cc:	1b76      	subs	r6, r6, r5
 80066ce:	2502      	movs	r5, #2
 80066d0:	117a      	asrs	r2, r7, #5
 80066d2:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80066d6:	f007 071f 	and.w	r7, r7, #31
 80066da:	40bb      	lsls	r3, r7
 80066dc:	4213      	tst	r3, r2
 80066de:	4620      	mov	r0, r4
 80066e0:	bf18      	it	ne
 80066e2:	f049 0902 	orrne.w	r9, r9, #2
 80066e6:	f7ff fe1f 	bl	8006328 <rshift>
 80066ea:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80066ee:	f1b9 0f00 	cmp.w	r9, #0
 80066f2:	d047      	beq.n	8006784 <__gethex+0x38c>
 80066f4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80066f8:	2b02      	cmp	r3, #2
 80066fa:	d015      	beq.n	8006728 <__gethex+0x330>
 80066fc:	2b03      	cmp	r3, #3
 80066fe:	d017      	beq.n	8006730 <__gethex+0x338>
 8006700:	2b01      	cmp	r3, #1
 8006702:	d109      	bne.n	8006718 <__gethex+0x320>
 8006704:	f019 0f02 	tst.w	r9, #2
 8006708:	d006      	beq.n	8006718 <__gethex+0x320>
 800670a:	f8da 3000 	ldr.w	r3, [sl]
 800670e:	ea49 0903 	orr.w	r9, r9, r3
 8006712:	f019 0f01 	tst.w	r9, #1
 8006716:	d10e      	bne.n	8006736 <__gethex+0x33e>
 8006718:	f045 0510 	orr.w	r5, r5, #16
 800671c:	e032      	b.n	8006784 <__gethex+0x38c>
 800671e:	f04f 0901 	mov.w	r9, #1
 8006722:	e7d1      	b.n	80066c8 <__gethex+0x2d0>
 8006724:	2501      	movs	r5, #1
 8006726:	e7e2      	b.n	80066ee <__gethex+0x2f6>
 8006728:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800672a:	f1c3 0301 	rsb	r3, r3, #1
 800672e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006730:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006732:	2b00      	cmp	r3, #0
 8006734:	d0f0      	beq.n	8006718 <__gethex+0x320>
 8006736:	f04f 0c00 	mov.w	ip, #0
 800673a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800673e:	f104 0314 	add.w	r3, r4, #20
 8006742:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8006746:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800674a:	4618      	mov	r0, r3
 800674c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006750:	f1b2 3fff 	cmp.w	r2, #4294967295
 8006754:	d01b      	beq.n	800678e <__gethex+0x396>
 8006756:	3201      	adds	r2, #1
 8006758:	6002      	str	r2, [r0, #0]
 800675a:	2d02      	cmp	r5, #2
 800675c:	f104 0314 	add.w	r3, r4, #20
 8006760:	d13c      	bne.n	80067dc <__gethex+0x3e4>
 8006762:	f8d8 2000 	ldr.w	r2, [r8]
 8006766:	3a01      	subs	r2, #1
 8006768:	42b2      	cmp	r2, r6
 800676a:	d109      	bne.n	8006780 <__gethex+0x388>
 800676c:	2201      	movs	r2, #1
 800676e:	1171      	asrs	r1, r6, #5
 8006770:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006774:	f006 061f 	and.w	r6, r6, #31
 8006778:	fa02 f606 	lsl.w	r6, r2, r6
 800677c:	421e      	tst	r6, r3
 800677e:	d13a      	bne.n	80067f6 <__gethex+0x3fe>
 8006780:	f045 0520 	orr.w	r5, r5, #32
 8006784:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006786:	601c      	str	r4, [r3, #0]
 8006788:	9b02      	ldr	r3, [sp, #8]
 800678a:	601f      	str	r7, [r3, #0]
 800678c:	e6b0      	b.n	80064f0 <__gethex+0xf8>
 800678e:	4299      	cmp	r1, r3
 8006790:	f843 cc04 	str.w	ip, [r3, #-4]
 8006794:	d8d9      	bhi.n	800674a <__gethex+0x352>
 8006796:	68a3      	ldr	r3, [r4, #8]
 8006798:	459b      	cmp	fp, r3
 800679a:	db17      	blt.n	80067cc <__gethex+0x3d4>
 800679c:	6861      	ldr	r1, [r4, #4]
 800679e:	9801      	ldr	r0, [sp, #4]
 80067a0:	3101      	adds	r1, #1
 80067a2:	f7fe f81b 	bl	80047dc <_Balloc>
 80067a6:	4681      	mov	r9, r0
 80067a8:	b918      	cbnz	r0, 80067b2 <__gethex+0x3ba>
 80067aa:	4602      	mov	r2, r0
 80067ac:	2184      	movs	r1, #132	@ 0x84
 80067ae:	4b19      	ldr	r3, [pc, #100]	@ (8006814 <__gethex+0x41c>)
 80067b0:	e6c5      	b.n	800653e <__gethex+0x146>
 80067b2:	6922      	ldr	r2, [r4, #16]
 80067b4:	f104 010c 	add.w	r1, r4, #12
 80067b8:	3202      	adds	r2, #2
 80067ba:	0092      	lsls	r2, r2, #2
 80067bc:	300c      	adds	r0, #12
 80067be:	f7ff fd6d 	bl	800629c <memcpy>
 80067c2:	4621      	mov	r1, r4
 80067c4:	9801      	ldr	r0, [sp, #4]
 80067c6:	f7fe f849 	bl	800485c <_Bfree>
 80067ca:	464c      	mov	r4, r9
 80067cc:	6923      	ldr	r3, [r4, #16]
 80067ce:	1c5a      	adds	r2, r3, #1
 80067d0:	6122      	str	r2, [r4, #16]
 80067d2:	2201      	movs	r2, #1
 80067d4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80067d8:	615a      	str	r2, [r3, #20]
 80067da:	e7be      	b.n	800675a <__gethex+0x362>
 80067dc:	6922      	ldr	r2, [r4, #16]
 80067de:	455a      	cmp	r2, fp
 80067e0:	dd0b      	ble.n	80067fa <__gethex+0x402>
 80067e2:	2101      	movs	r1, #1
 80067e4:	4620      	mov	r0, r4
 80067e6:	f7ff fd9f 	bl	8006328 <rshift>
 80067ea:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80067ee:	3701      	adds	r7, #1
 80067f0:	42bb      	cmp	r3, r7
 80067f2:	f6ff aee0 	blt.w	80065b6 <__gethex+0x1be>
 80067f6:	2501      	movs	r5, #1
 80067f8:	e7c2      	b.n	8006780 <__gethex+0x388>
 80067fa:	f016 061f 	ands.w	r6, r6, #31
 80067fe:	d0fa      	beq.n	80067f6 <__gethex+0x3fe>
 8006800:	4453      	add	r3, sl
 8006802:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8006806:	f7fe f8db 	bl	80049c0 <__hi0bits>
 800680a:	f1c6 0620 	rsb	r6, r6, #32
 800680e:	42b0      	cmp	r0, r6
 8006810:	dbe7      	blt.n	80067e2 <__gethex+0x3ea>
 8006812:	e7f0      	b.n	80067f6 <__gethex+0x3fe>
 8006814:	080070b3 	.word	0x080070b3

08006818 <L_shift>:
 8006818:	f1c2 0208 	rsb	r2, r2, #8
 800681c:	0092      	lsls	r2, r2, #2
 800681e:	b570      	push	{r4, r5, r6, lr}
 8006820:	f1c2 0620 	rsb	r6, r2, #32
 8006824:	6843      	ldr	r3, [r0, #4]
 8006826:	6804      	ldr	r4, [r0, #0]
 8006828:	fa03 f506 	lsl.w	r5, r3, r6
 800682c:	432c      	orrs	r4, r5
 800682e:	40d3      	lsrs	r3, r2
 8006830:	6004      	str	r4, [r0, #0]
 8006832:	f840 3f04 	str.w	r3, [r0, #4]!
 8006836:	4288      	cmp	r0, r1
 8006838:	d3f4      	bcc.n	8006824 <L_shift+0xc>
 800683a:	bd70      	pop	{r4, r5, r6, pc}

0800683c <__match>:
 800683c:	b530      	push	{r4, r5, lr}
 800683e:	6803      	ldr	r3, [r0, #0]
 8006840:	3301      	adds	r3, #1
 8006842:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006846:	b914      	cbnz	r4, 800684e <__match+0x12>
 8006848:	6003      	str	r3, [r0, #0]
 800684a:	2001      	movs	r0, #1
 800684c:	bd30      	pop	{r4, r5, pc}
 800684e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006852:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8006856:	2d19      	cmp	r5, #25
 8006858:	bf98      	it	ls
 800685a:	3220      	addls	r2, #32
 800685c:	42a2      	cmp	r2, r4
 800685e:	d0f0      	beq.n	8006842 <__match+0x6>
 8006860:	2000      	movs	r0, #0
 8006862:	e7f3      	b.n	800684c <__match+0x10>

08006864 <__hexnan>:
 8006864:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006868:	2500      	movs	r5, #0
 800686a:	680b      	ldr	r3, [r1, #0]
 800686c:	4682      	mov	sl, r0
 800686e:	115e      	asrs	r6, r3, #5
 8006870:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8006874:	f013 031f 	ands.w	r3, r3, #31
 8006878:	bf18      	it	ne
 800687a:	3604      	addne	r6, #4
 800687c:	1f37      	subs	r7, r6, #4
 800687e:	4690      	mov	r8, r2
 8006880:	46b9      	mov	r9, r7
 8006882:	463c      	mov	r4, r7
 8006884:	46ab      	mov	fp, r5
 8006886:	b087      	sub	sp, #28
 8006888:	6801      	ldr	r1, [r0, #0]
 800688a:	9301      	str	r3, [sp, #4]
 800688c:	f846 5c04 	str.w	r5, [r6, #-4]
 8006890:	9502      	str	r5, [sp, #8]
 8006892:	784a      	ldrb	r2, [r1, #1]
 8006894:	1c4b      	adds	r3, r1, #1
 8006896:	9303      	str	r3, [sp, #12]
 8006898:	b342      	cbz	r2, 80068ec <__hexnan+0x88>
 800689a:	4610      	mov	r0, r2
 800689c:	9105      	str	r1, [sp, #20]
 800689e:	9204      	str	r2, [sp, #16]
 80068a0:	f7ff fd95 	bl	80063ce <__hexdig_fun>
 80068a4:	2800      	cmp	r0, #0
 80068a6:	d151      	bne.n	800694c <__hexnan+0xe8>
 80068a8:	9a04      	ldr	r2, [sp, #16]
 80068aa:	9905      	ldr	r1, [sp, #20]
 80068ac:	2a20      	cmp	r2, #32
 80068ae:	d818      	bhi.n	80068e2 <__hexnan+0x7e>
 80068b0:	9b02      	ldr	r3, [sp, #8]
 80068b2:	459b      	cmp	fp, r3
 80068b4:	dd13      	ble.n	80068de <__hexnan+0x7a>
 80068b6:	454c      	cmp	r4, r9
 80068b8:	d206      	bcs.n	80068c8 <__hexnan+0x64>
 80068ba:	2d07      	cmp	r5, #7
 80068bc:	dc04      	bgt.n	80068c8 <__hexnan+0x64>
 80068be:	462a      	mov	r2, r5
 80068c0:	4649      	mov	r1, r9
 80068c2:	4620      	mov	r0, r4
 80068c4:	f7ff ffa8 	bl	8006818 <L_shift>
 80068c8:	4544      	cmp	r4, r8
 80068ca:	d952      	bls.n	8006972 <__hexnan+0x10e>
 80068cc:	2300      	movs	r3, #0
 80068ce:	f1a4 0904 	sub.w	r9, r4, #4
 80068d2:	f844 3c04 	str.w	r3, [r4, #-4]
 80068d6:	461d      	mov	r5, r3
 80068d8:	464c      	mov	r4, r9
 80068da:	f8cd b008 	str.w	fp, [sp, #8]
 80068de:	9903      	ldr	r1, [sp, #12]
 80068e0:	e7d7      	b.n	8006892 <__hexnan+0x2e>
 80068e2:	2a29      	cmp	r2, #41	@ 0x29
 80068e4:	d157      	bne.n	8006996 <__hexnan+0x132>
 80068e6:	3102      	adds	r1, #2
 80068e8:	f8ca 1000 	str.w	r1, [sl]
 80068ec:	f1bb 0f00 	cmp.w	fp, #0
 80068f0:	d051      	beq.n	8006996 <__hexnan+0x132>
 80068f2:	454c      	cmp	r4, r9
 80068f4:	d206      	bcs.n	8006904 <__hexnan+0xa0>
 80068f6:	2d07      	cmp	r5, #7
 80068f8:	dc04      	bgt.n	8006904 <__hexnan+0xa0>
 80068fa:	462a      	mov	r2, r5
 80068fc:	4649      	mov	r1, r9
 80068fe:	4620      	mov	r0, r4
 8006900:	f7ff ff8a 	bl	8006818 <L_shift>
 8006904:	4544      	cmp	r4, r8
 8006906:	d936      	bls.n	8006976 <__hexnan+0x112>
 8006908:	4623      	mov	r3, r4
 800690a:	f1a8 0204 	sub.w	r2, r8, #4
 800690e:	f853 1b04 	ldr.w	r1, [r3], #4
 8006912:	429f      	cmp	r7, r3
 8006914:	f842 1f04 	str.w	r1, [r2, #4]!
 8006918:	d2f9      	bcs.n	800690e <__hexnan+0xaa>
 800691a:	1b3b      	subs	r3, r7, r4
 800691c:	f023 0303 	bic.w	r3, r3, #3
 8006920:	3304      	adds	r3, #4
 8006922:	3401      	adds	r4, #1
 8006924:	3e03      	subs	r6, #3
 8006926:	42b4      	cmp	r4, r6
 8006928:	bf88      	it	hi
 800692a:	2304      	movhi	r3, #4
 800692c:	2200      	movs	r2, #0
 800692e:	4443      	add	r3, r8
 8006930:	f843 2b04 	str.w	r2, [r3], #4
 8006934:	429f      	cmp	r7, r3
 8006936:	d2fb      	bcs.n	8006930 <__hexnan+0xcc>
 8006938:	683b      	ldr	r3, [r7, #0]
 800693a:	b91b      	cbnz	r3, 8006944 <__hexnan+0xe0>
 800693c:	4547      	cmp	r7, r8
 800693e:	d128      	bne.n	8006992 <__hexnan+0x12e>
 8006940:	2301      	movs	r3, #1
 8006942:	603b      	str	r3, [r7, #0]
 8006944:	2005      	movs	r0, #5
 8006946:	b007      	add	sp, #28
 8006948:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800694c:	3501      	adds	r5, #1
 800694e:	2d08      	cmp	r5, #8
 8006950:	f10b 0b01 	add.w	fp, fp, #1
 8006954:	dd06      	ble.n	8006964 <__hexnan+0x100>
 8006956:	4544      	cmp	r4, r8
 8006958:	d9c1      	bls.n	80068de <__hexnan+0x7a>
 800695a:	2300      	movs	r3, #0
 800695c:	2501      	movs	r5, #1
 800695e:	f844 3c04 	str.w	r3, [r4, #-4]
 8006962:	3c04      	subs	r4, #4
 8006964:	6822      	ldr	r2, [r4, #0]
 8006966:	f000 000f 	and.w	r0, r0, #15
 800696a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800696e:	6020      	str	r0, [r4, #0]
 8006970:	e7b5      	b.n	80068de <__hexnan+0x7a>
 8006972:	2508      	movs	r5, #8
 8006974:	e7b3      	b.n	80068de <__hexnan+0x7a>
 8006976:	9b01      	ldr	r3, [sp, #4]
 8006978:	2b00      	cmp	r3, #0
 800697a:	d0dd      	beq.n	8006938 <__hexnan+0xd4>
 800697c:	f04f 32ff 	mov.w	r2, #4294967295
 8006980:	f1c3 0320 	rsb	r3, r3, #32
 8006984:	40da      	lsrs	r2, r3
 8006986:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800698a:	4013      	ands	r3, r2
 800698c:	f846 3c04 	str.w	r3, [r6, #-4]
 8006990:	e7d2      	b.n	8006938 <__hexnan+0xd4>
 8006992:	3f04      	subs	r7, #4
 8006994:	e7d0      	b.n	8006938 <__hexnan+0xd4>
 8006996:	2004      	movs	r0, #4
 8006998:	e7d5      	b.n	8006946 <__hexnan+0xe2>

0800699a <__ascii_mbtowc>:
 800699a:	b082      	sub	sp, #8
 800699c:	b901      	cbnz	r1, 80069a0 <__ascii_mbtowc+0x6>
 800699e:	a901      	add	r1, sp, #4
 80069a0:	b142      	cbz	r2, 80069b4 <__ascii_mbtowc+0x1a>
 80069a2:	b14b      	cbz	r3, 80069b8 <__ascii_mbtowc+0x1e>
 80069a4:	7813      	ldrb	r3, [r2, #0]
 80069a6:	600b      	str	r3, [r1, #0]
 80069a8:	7812      	ldrb	r2, [r2, #0]
 80069aa:	1e10      	subs	r0, r2, #0
 80069ac:	bf18      	it	ne
 80069ae:	2001      	movne	r0, #1
 80069b0:	b002      	add	sp, #8
 80069b2:	4770      	bx	lr
 80069b4:	4610      	mov	r0, r2
 80069b6:	e7fb      	b.n	80069b0 <__ascii_mbtowc+0x16>
 80069b8:	f06f 0001 	mvn.w	r0, #1
 80069bc:	e7f8      	b.n	80069b0 <__ascii_mbtowc+0x16>

080069be <_realloc_r>:
 80069be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069c2:	4680      	mov	r8, r0
 80069c4:	4615      	mov	r5, r2
 80069c6:	460c      	mov	r4, r1
 80069c8:	b921      	cbnz	r1, 80069d4 <_realloc_r+0x16>
 80069ca:	4611      	mov	r1, r2
 80069cc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80069d0:	f7fd be78 	b.w	80046c4 <_malloc_r>
 80069d4:	b92a      	cbnz	r2, 80069e2 <_realloc_r+0x24>
 80069d6:	f7fd fe03 	bl	80045e0 <_free_r>
 80069da:	2400      	movs	r4, #0
 80069dc:	4620      	mov	r0, r4
 80069de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80069e2:	f000 f840 	bl	8006a66 <_malloc_usable_size_r>
 80069e6:	4285      	cmp	r5, r0
 80069e8:	4606      	mov	r6, r0
 80069ea:	d802      	bhi.n	80069f2 <_realloc_r+0x34>
 80069ec:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80069f0:	d8f4      	bhi.n	80069dc <_realloc_r+0x1e>
 80069f2:	4629      	mov	r1, r5
 80069f4:	4640      	mov	r0, r8
 80069f6:	f7fd fe65 	bl	80046c4 <_malloc_r>
 80069fa:	4607      	mov	r7, r0
 80069fc:	2800      	cmp	r0, #0
 80069fe:	d0ec      	beq.n	80069da <_realloc_r+0x1c>
 8006a00:	42b5      	cmp	r5, r6
 8006a02:	462a      	mov	r2, r5
 8006a04:	4621      	mov	r1, r4
 8006a06:	bf28      	it	cs
 8006a08:	4632      	movcs	r2, r6
 8006a0a:	f7ff fc47 	bl	800629c <memcpy>
 8006a0e:	4621      	mov	r1, r4
 8006a10:	4640      	mov	r0, r8
 8006a12:	f7fd fde5 	bl	80045e0 <_free_r>
 8006a16:	463c      	mov	r4, r7
 8006a18:	e7e0      	b.n	80069dc <_realloc_r+0x1e>

08006a1a <__ascii_wctomb>:
 8006a1a:	4603      	mov	r3, r0
 8006a1c:	4608      	mov	r0, r1
 8006a1e:	b141      	cbz	r1, 8006a32 <__ascii_wctomb+0x18>
 8006a20:	2aff      	cmp	r2, #255	@ 0xff
 8006a22:	d904      	bls.n	8006a2e <__ascii_wctomb+0x14>
 8006a24:	228a      	movs	r2, #138	@ 0x8a
 8006a26:	f04f 30ff 	mov.w	r0, #4294967295
 8006a2a:	601a      	str	r2, [r3, #0]
 8006a2c:	4770      	bx	lr
 8006a2e:	2001      	movs	r0, #1
 8006a30:	700a      	strb	r2, [r1, #0]
 8006a32:	4770      	bx	lr

08006a34 <fiprintf>:
 8006a34:	b40e      	push	{r1, r2, r3}
 8006a36:	b503      	push	{r0, r1, lr}
 8006a38:	4601      	mov	r1, r0
 8006a3a:	ab03      	add	r3, sp, #12
 8006a3c:	4805      	ldr	r0, [pc, #20]	@ (8006a54 <fiprintf+0x20>)
 8006a3e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a42:	6800      	ldr	r0, [r0, #0]
 8006a44:	9301      	str	r3, [sp, #4]
 8006a46:	f000 f83d 	bl	8006ac4 <_vfiprintf_r>
 8006a4a:	b002      	add	sp, #8
 8006a4c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006a50:	b003      	add	sp, #12
 8006a52:	4770      	bx	lr
 8006a54:	20000018 	.word	0x20000018

08006a58 <abort>:
 8006a58:	2006      	movs	r0, #6
 8006a5a:	b508      	push	{r3, lr}
 8006a5c:	f000 fa06 	bl	8006e6c <raise>
 8006a60:	2001      	movs	r0, #1
 8006a62:	f7fa faf4 	bl	800104e <_exit>

08006a66 <_malloc_usable_size_r>:
 8006a66:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006a6a:	1f18      	subs	r0, r3, #4
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	bfbc      	itt	lt
 8006a70:	580b      	ldrlt	r3, [r1, r0]
 8006a72:	18c0      	addlt	r0, r0, r3
 8006a74:	4770      	bx	lr

08006a76 <__sfputc_r>:
 8006a76:	6893      	ldr	r3, [r2, #8]
 8006a78:	b410      	push	{r4}
 8006a7a:	3b01      	subs	r3, #1
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	6093      	str	r3, [r2, #8]
 8006a80:	da07      	bge.n	8006a92 <__sfputc_r+0x1c>
 8006a82:	6994      	ldr	r4, [r2, #24]
 8006a84:	42a3      	cmp	r3, r4
 8006a86:	db01      	blt.n	8006a8c <__sfputc_r+0x16>
 8006a88:	290a      	cmp	r1, #10
 8006a8a:	d102      	bne.n	8006a92 <__sfputc_r+0x1c>
 8006a8c:	bc10      	pop	{r4}
 8006a8e:	f000 b931 	b.w	8006cf4 <__swbuf_r>
 8006a92:	6813      	ldr	r3, [r2, #0]
 8006a94:	1c58      	adds	r0, r3, #1
 8006a96:	6010      	str	r0, [r2, #0]
 8006a98:	7019      	strb	r1, [r3, #0]
 8006a9a:	4608      	mov	r0, r1
 8006a9c:	bc10      	pop	{r4}
 8006a9e:	4770      	bx	lr

08006aa0 <__sfputs_r>:
 8006aa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006aa2:	4606      	mov	r6, r0
 8006aa4:	460f      	mov	r7, r1
 8006aa6:	4614      	mov	r4, r2
 8006aa8:	18d5      	adds	r5, r2, r3
 8006aaa:	42ac      	cmp	r4, r5
 8006aac:	d101      	bne.n	8006ab2 <__sfputs_r+0x12>
 8006aae:	2000      	movs	r0, #0
 8006ab0:	e007      	b.n	8006ac2 <__sfputs_r+0x22>
 8006ab2:	463a      	mov	r2, r7
 8006ab4:	4630      	mov	r0, r6
 8006ab6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006aba:	f7ff ffdc 	bl	8006a76 <__sfputc_r>
 8006abe:	1c43      	adds	r3, r0, #1
 8006ac0:	d1f3      	bne.n	8006aaa <__sfputs_r+0xa>
 8006ac2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006ac4 <_vfiprintf_r>:
 8006ac4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ac8:	460d      	mov	r5, r1
 8006aca:	4614      	mov	r4, r2
 8006acc:	4698      	mov	r8, r3
 8006ace:	4606      	mov	r6, r0
 8006ad0:	b09d      	sub	sp, #116	@ 0x74
 8006ad2:	b118      	cbz	r0, 8006adc <_vfiprintf_r+0x18>
 8006ad4:	6a03      	ldr	r3, [r0, #32]
 8006ad6:	b90b      	cbnz	r3, 8006adc <_vfiprintf_r+0x18>
 8006ad8:	f7fc fe06 	bl	80036e8 <__sinit>
 8006adc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006ade:	07d9      	lsls	r1, r3, #31
 8006ae0:	d405      	bmi.n	8006aee <_vfiprintf_r+0x2a>
 8006ae2:	89ab      	ldrh	r3, [r5, #12]
 8006ae4:	059a      	lsls	r2, r3, #22
 8006ae6:	d402      	bmi.n	8006aee <_vfiprintf_r+0x2a>
 8006ae8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006aea:	f7fc ff14 	bl	8003916 <__retarget_lock_acquire_recursive>
 8006aee:	89ab      	ldrh	r3, [r5, #12]
 8006af0:	071b      	lsls	r3, r3, #28
 8006af2:	d501      	bpl.n	8006af8 <_vfiprintf_r+0x34>
 8006af4:	692b      	ldr	r3, [r5, #16]
 8006af6:	b99b      	cbnz	r3, 8006b20 <_vfiprintf_r+0x5c>
 8006af8:	4629      	mov	r1, r5
 8006afa:	4630      	mov	r0, r6
 8006afc:	f000 f938 	bl	8006d70 <__swsetup_r>
 8006b00:	b170      	cbz	r0, 8006b20 <_vfiprintf_r+0x5c>
 8006b02:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006b04:	07dc      	lsls	r4, r3, #31
 8006b06:	d504      	bpl.n	8006b12 <_vfiprintf_r+0x4e>
 8006b08:	f04f 30ff 	mov.w	r0, #4294967295
 8006b0c:	b01d      	add	sp, #116	@ 0x74
 8006b0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b12:	89ab      	ldrh	r3, [r5, #12]
 8006b14:	0598      	lsls	r0, r3, #22
 8006b16:	d4f7      	bmi.n	8006b08 <_vfiprintf_r+0x44>
 8006b18:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006b1a:	f7fc fefd 	bl	8003918 <__retarget_lock_release_recursive>
 8006b1e:	e7f3      	b.n	8006b08 <_vfiprintf_r+0x44>
 8006b20:	2300      	movs	r3, #0
 8006b22:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b24:	2320      	movs	r3, #32
 8006b26:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006b2a:	2330      	movs	r3, #48	@ 0x30
 8006b2c:	f04f 0901 	mov.w	r9, #1
 8006b30:	f8cd 800c 	str.w	r8, [sp, #12]
 8006b34:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8006ce0 <_vfiprintf_r+0x21c>
 8006b38:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006b3c:	4623      	mov	r3, r4
 8006b3e:	469a      	mov	sl, r3
 8006b40:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006b44:	b10a      	cbz	r2, 8006b4a <_vfiprintf_r+0x86>
 8006b46:	2a25      	cmp	r2, #37	@ 0x25
 8006b48:	d1f9      	bne.n	8006b3e <_vfiprintf_r+0x7a>
 8006b4a:	ebba 0b04 	subs.w	fp, sl, r4
 8006b4e:	d00b      	beq.n	8006b68 <_vfiprintf_r+0xa4>
 8006b50:	465b      	mov	r3, fp
 8006b52:	4622      	mov	r2, r4
 8006b54:	4629      	mov	r1, r5
 8006b56:	4630      	mov	r0, r6
 8006b58:	f7ff ffa2 	bl	8006aa0 <__sfputs_r>
 8006b5c:	3001      	adds	r0, #1
 8006b5e:	f000 80a7 	beq.w	8006cb0 <_vfiprintf_r+0x1ec>
 8006b62:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006b64:	445a      	add	r2, fp
 8006b66:	9209      	str	r2, [sp, #36]	@ 0x24
 8006b68:	f89a 3000 	ldrb.w	r3, [sl]
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	f000 809f 	beq.w	8006cb0 <_vfiprintf_r+0x1ec>
 8006b72:	2300      	movs	r3, #0
 8006b74:	f04f 32ff 	mov.w	r2, #4294967295
 8006b78:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006b7c:	f10a 0a01 	add.w	sl, sl, #1
 8006b80:	9304      	str	r3, [sp, #16]
 8006b82:	9307      	str	r3, [sp, #28]
 8006b84:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006b88:	931a      	str	r3, [sp, #104]	@ 0x68
 8006b8a:	4654      	mov	r4, sl
 8006b8c:	2205      	movs	r2, #5
 8006b8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b92:	4853      	ldr	r0, [pc, #332]	@ (8006ce0 <_vfiprintf_r+0x21c>)
 8006b94:	f7fc fec1 	bl	800391a <memchr>
 8006b98:	9a04      	ldr	r2, [sp, #16]
 8006b9a:	b9d8      	cbnz	r0, 8006bd4 <_vfiprintf_r+0x110>
 8006b9c:	06d1      	lsls	r1, r2, #27
 8006b9e:	bf44      	itt	mi
 8006ba0:	2320      	movmi	r3, #32
 8006ba2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006ba6:	0713      	lsls	r3, r2, #28
 8006ba8:	bf44      	itt	mi
 8006baa:	232b      	movmi	r3, #43	@ 0x2b
 8006bac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006bb0:	f89a 3000 	ldrb.w	r3, [sl]
 8006bb4:	2b2a      	cmp	r3, #42	@ 0x2a
 8006bb6:	d015      	beq.n	8006be4 <_vfiprintf_r+0x120>
 8006bb8:	4654      	mov	r4, sl
 8006bba:	2000      	movs	r0, #0
 8006bbc:	f04f 0c0a 	mov.w	ip, #10
 8006bc0:	9a07      	ldr	r2, [sp, #28]
 8006bc2:	4621      	mov	r1, r4
 8006bc4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006bc8:	3b30      	subs	r3, #48	@ 0x30
 8006bca:	2b09      	cmp	r3, #9
 8006bcc:	d94b      	bls.n	8006c66 <_vfiprintf_r+0x1a2>
 8006bce:	b1b0      	cbz	r0, 8006bfe <_vfiprintf_r+0x13a>
 8006bd0:	9207      	str	r2, [sp, #28]
 8006bd2:	e014      	b.n	8006bfe <_vfiprintf_r+0x13a>
 8006bd4:	eba0 0308 	sub.w	r3, r0, r8
 8006bd8:	fa09 f303 	lsl.w	r3, r9, r3
 8006bdc:	4313      	orrs	r3, r2
 8006bde:	46a2      	mov	sl, r4
 8006be0:	9304      	str	r3, [sp, #16]
 8006be2:	e7d2      	b.n	8006b8a <_vfiprintf_r+0xc6>
 8006be4:	9b03      	ldr	r3, [sp, #12]
 8006be6:	1d19      	adds	r1, r3, #4
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	9103      	str	r1, [sp, #12]
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	bfbb      	ittet	lt
 8006bf0:	425b      	neglt	r3, r3
 8006bf2:	f042 0202 	orrlt.w	r2, r2, #2
 8006bf6:	9307      	strge	r3, [sp, #28]
 8006bf8:	9307      	strlt	r3, [sp, #28]
 8006bfa:	bfb8      	it	lt
 8006bfc:	9204      	strlt	r2, [sp, #16]
 8006bfe:	7823      	ldrb	r3, [r4, #0]
 8006c00:	2b2e      	cmp	r3, #46	@ 0x2e
 8006c02:	d10a      	bne.n	8006c1a <_vfiprintf_r+0x156>
 8006c04:	7863      	ldrb	r3, [r4, #1]
 8006c06:	2b2a      	cmp	r3, #42	@ 0x2a
 8006c08:	d132      	bne.n	8006c70 <_vfiprintf_r+0x1ac>
 8006c0a:	9b03      	ldr	r3, [sp, #12]
 8006c0c:	3402      	adds	r4, #2
 8006c0e:	1d1a      	adds	r2, r3, #4
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	9203      	str	r2, [sp, #12]
 8006c14:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006c18:	9305      	str	r3, [sp, #20]
 8006c1a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8006ce4 <_vfiprintf_r+0x220>
 8006c1e:	2203      	movs	r2, #3
 8006c20:	4650      	mov	r0, sl
 8006c22:	7821      	ldrb	r1, [r4, #0]
 8006c24:	f7fc fe79 	bl	800391a <memchr>
 8006c28:	b138      	cbz	r0, 8006c3a <_vfiprintf_r+0x176>
 8006c2a:	2240      	movs	r2, #64	@ 0x40
 8006c2c:	9b04      	ldr	r3, [sp, #16]
 8006c2e:	eba0 000a 	sub.w	r0, r0, sl
 8006c32:	4082      	lsls	r2, r0
 8006c34:	4313      	orrs	r3, r2
 8006c36:	3401      	adds	r4, #1
 8006c38:	9304      	str	r3, [sp, #16]
 8006c3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c3e:	2206      	movs	r2, #6
 8006c40:	4829      	ldr	r0, [pc, #164]	@ (8006ce8 <_vfiprintf_r+0x224>)
 8006c42:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006c46:	f7fc fe68 	bl	800391a <memchr>
 8006c4a:	2800      	cmp	r0, #0
 8006c4c:	d03f      	beq.n	8006cce <_vfiprintf_r+0x20a>
 8006c4e:	4b27      	ldr	r3, [pc, #156]	@ (8006cec <_vfiprintf_r+0x228>)
 8006c50:	bb1b      	cbnz	r3, 8006c9a <_vfiprintf_r+0x1d6>
 8006c52:	9b03      	ldr	r3, [sp, #12]
 8006c54:	3307      	adds	r3, #7
 8006c56:	f023 0307 	bic.w	r3, r3, #7
 8006c5a:	3308      	adds	r3, #8
 8006c5c:	9303      	str	r3, [sp, #12]
 8006c5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c60:	443b      	add	r3, r7
 8006c62:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c64:	e76a      	b.n	8006b3c <_vfiprintf_r+0x78>
 8006c66:	460c      	mov	r4, r1
 8006c68:	2001      	movs	r0, #1
 8006c6a:	fb0c 3202 	mla	r2, ip, r2, r3
 8006c6e:	e7a8      	b.n	8006bc2 <_vfiprintf_r+0xfe>
 8006c70:	2300      	movs	r3, #0
 8006c72:	f04f 0c0a 	mov.w	ip, #10
 8006c76:	4619      	mov	r1, r3
 8006c78:	3401      	adds	r4, #1
 8006c7a:	9305      	str	r3, [sp, #20]
 8006c7c:	4620      	mov	r0, r4
 8006c7e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006c82:	3a30      	subs	r2, #48	@ 0x30
 8006c84:	2a09      	cmp	r2, #9
 8006c86:	d903      	bls.n	8006c90 <_vfiprintf_r+0x1cc>
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d0c6      	beq.n	8006c1a <_vfiprintf_r+0x156>
 8006c8c:	9105      	str	r1, [sp, #20]
 8006c8e:	e7c4      	b.n	8006c1a <_vfiprintf_r+0x156>
 8006c90:	4604      	mov	r4, r0
 8006c92:	2301      	movs	r3, #1
 8006c94:	fb0c 2101 	mla	r1, ip, r1, r2
 8006c98:	e7f0      	b.n	8006c7c <_vfiprintf_r+0x1b8>
 8006c9a:	ab03      	add	r3, sp, #12
 8006c9c:	9300      	str	r3, [sp, #0]
 8006c9e:	462a      	mov	r2, r5
 8006ca0:	4630      	mov	r0, r6
 8006ca2:	4b13      	ldr	r3, [pc, #76]	@ (8006cf0 <_vfiprintf_r+0x22c>)
 8006ca4:	a904      	add	r1, sp, #16
 8006ca6:	f7fb fec5 	bl	8002a34 <_printf_float>
 8006caa:	4607      	mov	r7, r0
 8006cac:	1c78      	adds	r0, r7, #1
 8006cae:	d1d6      	bne.n	8006c5e <_vfiprintf_r+0x19a>
 8006cb0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006cb2:	07d9      	lsls	r1, r3, #31
 8006cb4:	d405      	bmi.n	8006cc2 <_vfiprintf_r+0x1fe>
 8006cb6:	89ab      	ldrh	r3, [r5, #12]
 8006cb8:	059a      	lsls	r2, r3, #22
 8006cba:	d402      	bmi.n	8006cc2 <_vfiprintf_r+0x1fe>
 8006cbc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006cbe:	f7fc fe2b 	bl	8003918 <__retarget_lock_release_recursive>
 8006cc2:	89ab      	ldrh	r3, [r5, #12]
 8006cc4:	065b      	lsls	r3, r3, #25
 8006cc6:	f53f af1f 	bmi.w	8006b08 <_vfiprintf_r+0x44>
 8006cca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006ccc:	e71e      	b.n	8006b0c <_vfiprintf_r+0x48>
 8006cce:	ab03      	add	r3, sp, #12
 8006cd0:	9300      	str	r3, [sp, #0]
 8006cd2:	462a      	mov	r2, r5
 8006cd4:	4630      	mov	r0, r6
 8006cd6:	4b06      	ldr	r3, [pc, #24]	@ (8006cf0 <_vfiprintf_r+0x22c>)
 8006cd8:	a904      	add	r1, sp, #16
 8006cda:	f7fc f949 	bl	8002f70 <_printf_i>
 8006cde:	e7e4      	b.n	8006caa <_vfiprintf_r+0x1e6>
 8006ce0:	08007379 	.word	0x08007379
 8006ce4:	0800737f 	.word	0x0800737f
 8006ce8:	08007383 	.word	0x08007383
 8006cec:	08002a35 	.word	0x08002a35
 8006cf0:	08006aa1 	.word	0x08006aa1

08006cf4 <__swbuf_r>:
 8006cf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cf6:	460e      	mov	r6, r1
 8006cf8:	4614      	mov	r4, r2
 8006cfa:	4605      	mov	r5, r0
 8006cfc:	b118      	cbz	r0, 8006d06 <__swbuf_r+0x12>
 8006cfe:	6a03      	ldr	r3, [r0, #32]
 8006d00:	b90b      	cbnz	r3, 8006d06 <__swbuf_r+0x12>
 8006d02:	f7fc fcf1 	bl	80036e8 <__sinit>
 8006d06:	69a3      	ldr	r3, [r4, #24]
 8006d08:	60a3      	str	r3, [r4, #8]
 8006d0a:	89a3      	ldrh	r3, [r4, #12]
 8006d0c:	071a      	lsls	r2, r3, #28
 8006d0e:	d501      	bpl.n	8006d14 <__swbuf_r+0x20>
 8006d10:	6923      	ldr	r3, [r4, #16]
 8006d12:	b943      	cbnz	r3, 8006d26 <__swbuf_r+0x32>
 8006d14:	4621      	mov	r1, r4
 8006d16:	4628      	mov	r0, r5
 8006d18:	f000 f82a 	bl	8006d70 <__swsetup_r>
 8006d1c:	b118      	cbz	r0, 8006d26 <__swbuf_r+0x32>
 8006d1e:	f04f 37ff 	mov.w	r7, #4294967295
 8006d22:	4638      	mov	r0, r7
 8006d24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006d26:	6823      	ldr	r3, [r4, #0]
 8006d28:	6922      	ldr	r2, [r4, #16]
 8006d2a:	b2f6      	uxtb	r6, r6
 8006d2c:	1a98      	subs	r0, r3, r2
 8006d2e:	6963      	ldr	r3, [r4, #20]
 8006d30:	4637      	mov	r7, r6
 8006d32:	4283      	cmp	r3, r0
 8006d34:	dc05      	bgt.n	8006d42 <__swbuf_r+0x4e>
 8006d36:	4621      	mov	r1, r4
 8006d38:	4628      	mov	r0, r5
 8006d3a:	f7ff fa4b 	bl	80061d4 <_fflush_r>
 8006d3e:	2800      	cmp	r0, #0
 8006d40:	d1ed      	bne.n	8006d1e <__swbuf_r+0x2a>
 8006d42:	68a3      	ldr	r3, [r4, #8]
 8006d44:	3b01      	subs	r3, #1
 8006d46:	60a3      	str	r3, [r4, #8]
 8006d48:	6823      	ldr	r3, [r4, #0]
 8006d4a:	1c5a      	adds	r2, r3, #1
 8006d4c:	6022      	str	r2, [r4, #0]
 8006d4e:	701e      	strb	r6, [r3, #0]
 8006d50:	6962      	ldr	r2, [r4, #20]
 8006d52:	1c43      	adds	r3, r0, #1
 8006d54:	429a      	cmp	r2, r3
 8006d56:	d004      	beq.n	8006d62 <__swbuf_r+0x6e>
 8006d58:	89a3      	ldrh	r3, [r4, #12]
 8006d5a:	07db      	lsls	r3, r3, #31
 8006d5c:	d5e1      	bpl.n	8006d22 <__swbuf_r+0x2e>
 8006d5e:	2e0a      	cmp	r6, #10
 8006d60:	d1df      	bne.n	8006d22 <__swbuf_r+0x2e>
 8006d62:	4621      	mov	r1, r4
 8006d64:	4628      	mov	r0, r5
 8006d66:	f7ff fa35 	bl	80061d4 <_fflush_r>
 8006d6a:	2800      	cmp	r0, #0
 8006d6c:	d0d9      	beq.n	8006d22 <__swbuf_r+0x2e>
 8006d6e:	e7d6      	b.n	8006d1e <__swbuf_r+0x2a>

08006d70 <__swsetup_r>:
 8006d70:	b538      	push	{r3, r4, r5, lr}
 8006d72:	4b29      	ldr	r3, [pc, #164]	@ (8006e18 <__swsetup_r+0xa8>)
 8006d74:	4605      	mov	r5, r0
 8006d76:	6818      	ldr	r0, [r3, #0]
 8006d78:	460c      	mov	r4, r1
 8006d7a:	b118      	cbz	r0, 8006d84 <__swsetup_r+0x14>
 8006d7c:	6a03      	ldr	r3, [r0, #32]
 8006d7e:	b90b      	cbnz	r3, 8006d84 <__swsetup_r+0x14>
 8006d80:	f7fc fcb2 	bl	80036e8 <__sinit>
 8006d84:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d88:	0719      	lsls	r1, r3, #28
 8006d8a:	d422      	bmi.n	8006dd2 <__swsetup_r+0x62>
 8006d8c:	06da      	lsls	r2, r3, #27
 8006d8e:	d407      	bmi.n	8006da0 <__swsetup_r+0x30>
 8006d90:	2209      	movs	r2, #9
 8006d92:	602a      	str	r2, [r5, #0]
 8006d94:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006d98:	f04f 30ff 	mov.w	r0, #4294967295
 8006d9c:	81a3      	strh	r3, [r4, #12]
 8006d9e:	e033      	b.n	8006e08 <__swsetup_r+0x98>
 8006da0:	0758      	lsls	r0, r3, #29
 8006da2:	d512      	bpl.n	8006dca <__swsetup_r+0x5a>
 8006da4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006da6:	b141      	cbz	r1, 8006dba <__swsetup_r+0x4a>
 8006da8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006dac:	4299      	cmp	r1, r3
 8006dae:	d002      	beq.n	8006db6 <__swsetup_r+0x46>
 8006db0:	4628      	mov	r0, r5
 8006db2:	f7fd fc15 	bl	80045e0 <_free_r>
 8006db6:	2300      	movs	r3, #0
 8006db8:	6363      	str	r3, [r4, #52]	@ 0x34
 8006dba:	89a3      	ldrh	r3, [r4, #12]
 8006dbc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006dc0:	81a3      	strh	r3, [r4, #12]
 8006dc2:	2300      	movs	r3, #0
 8006dc4:	6063      	str	r3, [r4, #4]
 8006dc6:	6923      	ldr	r3, [r4, #16]
 8006dc8:	6023      	str	r3, [r4, #0]
 8006dca:	89a3      	ldrh	r3, [r4, #12]
 8006dcc:	f043 0308 	orr.w	r3, r3, #8
 8006dd0:	81a3      	strh	r3, [r4, #12]
 8006dd2:	6923      	ldr	r3, [r4, #16]
 8006dd4:	b94b      	cbnz	r3, 8006dea <__swsetup_r+0x7a>
 8006dd6:	89a3      	ldrh	r3, [r4, #12]
 8006dd8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006ddc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006de0:	d003      	beq.n	8006dea <__swsetup_r+0x7a>
 8006de2:	4621      	mov	r1, r4
 8006de4:	4628      	mov	r0, r5
 8006de6:	f000 f882 	bl	8006eee <__smakebuf_r>
 8006dea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006dee:	f013 0201 	ands.w	r2, r3, #1
 8006df2:	d00a      	beq.n	8006e0a <__swsetup_r+0x9a>
 8006df4:	2200      	movs	r2, #0
 8006df6:	60a2      	str	r2, [r4, #8]
 8006df8:	6962      	ldr	r2, [r4, #20]
 8006dfa:	4252      	negs	r2, r2
 8006dfc:	61a2      	str	r2, [r4, #24]
 8006dfe:	6922      	ldr	r2, [r4, #16]
 8006e00:	b942      	cbnz	r2, 8006e14 <__swsetup_r+0xa4>
 8006e02:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006e06:	d1c5      	bne.n	8006d94 <__swsetup_r+0x24>
 8006e08:	bd38      	pop	{r3, r4, r5, pc}
 8006e0a:	0799      	lsls	r1, r3, #30
 8006e0c:	bf58      	it	pl
 8006e0e:	6962      	ldrpl	r2, [r4, #20]
 8006e10:	60a2      	str	r2, [r4, #8]
 8006e12:	e7f4      	b.n	8006dfe <__swsetup_r+0x8e>
 8006e14:	2000      	movs	r0, #0
 8006e16:	e7f7      	b.n	8006e08 <__swsetup_r+0x98>
 8006e18:	20000018 	.word	0x20000018

08006e1c <_raise_r>:
 8006e1c:	291f      	cmp	r1, #31
 8006e1e:	b538      	push	{r3, r4, r5, lr}
 8006e20:	4605      	mov	r5, r0
 8006e22:	460c      	mov	r4, r1
 8006e24:	d904      	bls.n	8006e30 <_raise_r+0x14>
 8006e26:	2316      	movs	r3, #22
 8006e28:	6003      	str	r3, [r0, #0]
 8006e2a:	f04f 30ff 	mov.w	r0, #4294967295
 8006e2e:	bd38      	pop	{r3, r4, r5, pc}
 8006e30:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006e32:	b112      	cbz	r2, 8006e3a <_raise_r+0x1e>
 8006e34:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006e38:	b94b      	cbnz	r3, 8006e4e <_raise_r+0x32>
 8006e3a:	4628      	mov	r0, r5
 8006e3c:	f000 f830 	bl	8006ea0 <_getpid_r>
 8006e40:	4622      	mov	r2, r4
 8006e42:	4601      	mov	r1, r0
 8006e44:	4628      	mov	r0, r5
 8006e46:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006e4a:	f000 b817 	b.w	8006e7c <_kill_r>
 8006e4e:	2b01      	cmp	r3, #1
 8006e50:	d00a      	beq.n	8006e68 <_raise_r+0x4c>
 8006e52:	1c59      	adds	r1, r3, #1
 8006e54:	d103      	bne.n	8006e5e <_raise_r+0x42>
 8006e56:	2316      	movs	r3, #22
 8006e58:	6003      	str	r3, [r0, #0]
 8006e5a:	2001      	movs	r0, #1
 8006e5c:	e7e7      	b.n	8006e2e <_raise_r+0x12>
 8006e5e:	2100      	movs	r1, #0
 8006e60:	4620      	mov	r0, r4
 8006e62:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006e66:	4798      	blx	r3
 8006e68:	2000      	movs	r0, #0
 8006e6a:	e7e0      	b.n	8006e2e <_raise_r+0x12>

08006e6c <raise>:
 8006e6c:	4b02      	ldr	r3, [pc, #8]	@ (8006e78 <raise+0xc>)
 8006e6e:	4601      	mov	r1, r0
 8006e70:	6818      	ldr	r0, [r3, #0]
 8006e72:	f7ff bfd3 	b.w	8006e1c <_raise_r>
 8006e76:	bf00      	nop
 8006e78:	20000018 	.word	0x20000018

08006e7c <_kill_r>:
 8006e7c:	b538      	push	{r3, r4, r5, lr}
 8006e7e:	2300      	movs	r3, #0
 8006e80:	4d06      	ldr	r5, [pc, #24]	@ (8006e9c <_kill_r+0x20>)
 8006e82:	4604      	mov	r4, r0
 8006e84:	4608      	mov	r0, r1
 8006e86:	4611      	mov	r1, r2
 8006e88:	602b      	str	r3, [r5, #0]
 8006e8a:	f7fa f8d0 	bl	800102e <_kill>
 8006e8e:	1c43      	adds	r3, r0, #1
 8006e90:	d102      	bne.n	8006e98 <_kill_r+0x1c>
 8006e92:	682b      	ldr	r3, [r5, #0]
 8006e94:	b103      	cbz	r3, 8006e98 <_kill_r+0x1c>
 8006e96:	6023      	str	r3, [r4, #0]
 8006e98:	bd38      	pop	{r3, r4, r5, pc}
 8006e9a:	bf00      	nop
 8006e9c:	20000388 	.word	0x20000388

08006ea0 <_getpid_r>:
 8006ea0:	f7fa b8be 	b.w	8001020 <_getpid>

08006ea4 <__swhatbuf_r>:
 8006ea4:	b570      	push	{r4, r5, r6, lr}
 8006ea6:	460c      	mov	r4, r1
 8006ea8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006eac:	4615      	mov	r5, r2
 8006eae:	2900      	cmp	r1, #0
 8006eb0:	461e      	mov	r6, r3
 8006eb2:	b096      	sub	sp, #88	@ 0x58
 8006eb4:	da0c      	bge.n	8006ed0 <__swhatbuf_r+0x2c>
 8006eb6:	89a3      	ldrh	r3, [r4, #12]
 8006eb8:	2100      	movs	r1, #0
 8006eba:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006ebe:	bf14      	ite	ne
 8006ec0:	2340      	movne	r3, #64	@ 0x40
 8006ec2:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006ec6:	2000      	movs	r0, #0
 8006ec8:	6031      	str	r1, [r6, #0]
 8006eca:	602b      	str	r3, [r5, #0]
 8006ecc:	b016      	add	sp, #88	@ 0x58
 8006ece:	bd70      	pop	{r4, r5, r6, pc}
 8006ed0:	466a      	mov	r2, sp
 8006ed2:	f000 f849 	bl	8006f68 <_fstat_r>
 8006ed6:	2800      	cmp	r0, #0
 8006ed8:	dbed      	blt.n	8006eb6 <__swhatbuf_r+0x12>
 8006eda:	9901      	ldr	r1, [sp, #4]
 8006edc:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006ee0:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006ee4:	4259      	negs	r1, r3
 8006ee6:	4159      	adcs	r1, r3
 8006ee8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006eec:	e7eb      	b.n	8006ec6 <__swhatbuf_r+0x22>

08006eee <__smakebuf_r>:
 8006eee:	898b      	ldrh	r3, [r1, #12]
 8006ef0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006ef2:	079d      	lsls	r5, r3, #30
 8006ef4:	4606      	mov	r6, r0
 8006ef6:	460c      	mov	r4, r1
 8006ef8:	d507      	bpl.n	8006f0a <__smakebuf_r+0x1c>
 8006efa:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006efe:	6023      	str	r3, [r4, #0]
 8006f00:	6123      	str	r3, [r4, #16]
 8006f02:	2301      	movs	r3, #1
 8006f04:	6163      	str	r3, [r4, #20]
 8006f06:	b003      	add	sp, #12
 8006f08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f0a:	466a      	mov	r2, sp
 8006f0c:	ab01      	add	r3, sp, #4
 8006f0e:	f7ff ffc9 	bl	8006ea4 <__swhatbuf_r>
 8006f12:	9f00      	ldr	r7, [sp, #0]
 8006f14:	4605      	mov	r5, r0
 8006f16:	4639      	mov	r1, r7
 8006f18:	4630      	mov	r0, r6
 8006f1a:	f7fd fbd3 	bl	80046c4 <_malloc_r>
 8006f1e:	b948      	cbnz	r0, 8006f34 <__smakebuf_r+0x46>
 8006f20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f24:	059a      	lsls	r2, r3, #22
 8006f26:	d4ee      	bmi.n	8006f06 <__smakebuf_r+0x18>
 8006f28:	f023 0303 	bic.w	r3, r3, #3
 8006f2c:	f043 0302 	orr.w	r3, r3, #2
 8006f30:	81a3      	strh	r3, [r4, #12]
 8006f32:	e7e2      	b.n	8006efa <__smakebuf_r+0xc>
 8006f34:	89a3      	ldrh	r3, [r4, #12]
 8006f36:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006f3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006f3e:	81a3      	strh	r3, [r4, #12]
 8006f40:	9b01      	ldr	r3, [sp, #4]
 8006f42:	6020      	str	r0, [r4, #0]
 8006f44:	b15b      	cbz	r3, 8006f5e <__smakebuf_r+0x70>
 8006f46:	4630      	mov	r0, r6
 8006f48:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006f4c:	f000 f81e 	bl	8006f8c <_isatty_r>
 8006f50:	b128      	cbz	r0, 8006f5e <__smakebuf_r+0x70>
 8006f52:	89a3      	ldrh	r3, [r4, #12]
 8006f54:	f023 0303 	bic.w	r3, r3, #3
 8006f58:	f043 0301 	orr.w	r3, r3, #1
 8006f5c:	81a3      	strh	r3, [r4, #12]
 8006f5e:	89a3      	ldrh	r3, [r4, #12]
 8006f60:	431d      	orrs	r5, r3
 8006f62:	81a5      	strh	r5, [r4, #12]
 8006f64:	e7cf      	b.n	8006f06 <__smakebuf_r+0x18>
	...

08006f68 <_fstat_r>:
 8006f68:	b538      	push	{r3, r4, r5, lr}
 8006f6a:	2300      	movs	r3, #0
 8006f6c:	4d06      	ldr	r5, [pc, #24]	@ (8006f88 <_fstat_r+0x20>)
 8006f6e:	4604      	mov	r4, r0
 8006f70:	4608      	mov	r0, r1
 8006f72:	4611      	mov	r1, r2
 8006f74:	602b      	str	r3, [r5, #0]
 8006f76:	f7fa f8b9 	bl	80010ec <_fstat>
 8006f7a:	1c43      	adds	r3, r0, #1
 8006f7c:	d102      	bne.n	8006f84 <_fstat_r+0x1c>
 8006f7e:	682b      	ldr	r3, [r5, #0]
 8006f80:	b103      	cbz	r3, 8006f84 <_fstat_r+0x1c>
 8006f82:	6023      	str	r3, [r4, #0]
 8006f84:	bd38      	pop	{r3, r4, r5, pc}
 8006f86:	bf00      	nop
 8006f88:	20000388 	.word	0x20000388

08006f8c <_isatty_r>:
 8006f8c:	b538      	push	{r3, r4, r5, lr}
 8006f8e:	2300      	movs	r3, #0
 8006f90:	4d05      	ldr	r5, [pc, #20]	@ (8006fa8 <_isatty_r+0x1c>)
 8006f92:	4604      	mov	r4, r0
 8006f94:	4608      	mov	r0, r1
 8006f96:	602b      	str	r3, [r5, #0]
 8006f98:	f7fa f8b7 	bl	800110a <_isatty>
 8006f9c:	1c43      	adds	r3, r0, #1
 8006f9e:	d102      	bne.n	8006fa6 <_isatty_r+0x1a>
 8006fa0:	682b      	ldr	r3, [r5, #0]
 8006fa2:	b103      	cbz	r3, 8006fa6 <_isatty_r+0x1a>
 8006fa4:	6023      	str	r3, [r4, #0]
 8006fa6:	bd38      	pop	{r3, r4, r5, pc}
 8006fa8:	20000388 	.word	0x20000388

08006fac <_init>:
 8006fac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fae:	bf00      	nop
 8006fb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006fb2:	bc08      	pop	{r3}
 8006fb4:	469e      	mov	lr, r3
 8006fb6:	4770      	bx	lr

08006fb8 <_fini>:
 8006fb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fba:	bf00      	nop
 8006fbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006fbe:	bc08      	pop	{r3}
 8006fc0:	469e      	mov	lr, r3
 8006fc2:	4770      	bx	lr
