# Day 23 â€“ 4-bit Serial-In Parallel-Out (SIPO) Shift Register

## ğŸ“˜ Overview
On **Day 23**, I built a **4-bit SIPO shift register** in Verilog.  
Unlike SISO, where only the final bit is visible, here all **4 bits** shifted in can be observed simultaneously as parallel output.

- Input bits enter one by one serially  
- After each clock, outputs update in parallel  
- Very useful in **UART receivers and data converters**  

## ğŸ“‚ Files
- `design.sv` â€“ RTL for SIPO shift register  
- `testbench.sv` â€“ Testbench with serial input pattern  
- `sipo_shift_register.vcd` â€“ Waveform output  

## âš¡ Simulation
1. Reset clears the register  
2. Sequence `1011` is shifted in  
3. After 4 clocks â†’ parallel_out = `1011`  

## ğŸ“Š Waveform
- Shows gradual filling of parallel_out with each clock  
- Parallel_out makes it easy to see the full data word  


ğŸ› ï¸ Tools: **Verilog, Icarus Verilog, EDA Playground**
