

================================================================
== Vitis HLS Report for 'A_IO_L3_in_x2'
================================================================
* Date:           Sat Sep  3 20:05:59 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.645 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    10241|    10241|  34.133 us|  34.133 us|  10241|  10241|     none|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- A_IO_L3_in_x2_loop_1   |    10240|    10240|         5|          -|          -|  2048|        no|
        | + A_IO_L3_in_x2_loop_2  |        2|        2|         1|          -|          -|     2|        no|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       24|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        0|       28|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       71|     -|
|Register             |        -|      -|      534|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      534|      123|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |add_12ns_12ns_12_1_1_U980  |add_12ns_12ns_12_1_1  |        0|   0|  0|  19|    0|
    |add_2ns_2ns_2_1_1_U981     |add_2ns_2ns_2_1_1     |        0|   0|  0|   9|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   0|  0|  28|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |ap_block_state4          |       and|   0|  0|   2|           1|           1|
    |icmp_ln878_79_fu_126_p2  |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln878_fu_109_p2     |      icmp|   0|  0|  12|          12|          13|
    |ap_block_state1          |        or|   0|  0|   2|           1|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  24|          16|          18|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  26|          5|    1|          5|
    |ap_done                        |   9|          2|    1|          2|
    |fifo_A_A_IO_L2_in_0_x21_blk_n  |   9|          2|    1|          2|
    |i_V_reg_72                     |   9|          2|   12|         24|
    |p_V_reg_83                     |   9|          2|    2|          4|
    |p_Val2_s_reg_94                |   9|          2|  503|       1006|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  71|         15|  520|       1043|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+-----+----+-----+-----------+
    |       Name      |  FF | LUT| Bits| Const Bits|
    +-----------------+-----+----+-----+-----------+
    |ap_CS_fsm        |    4|   0|    4|          0|
    |ap_done_reg      |    1|   0|    1|          0|
    |i_V_7_reg_151    |   12|   0|   12|          0|
    |i_V_reg_72       |   12|   0|   12|          0|
    |p_V_reg_83       |    2|   0|    2|          0|
    |p_Val2_s_reg_94  |  503|   0|  503|          0|
    +-----------------+-----+----+-----+-----------+
    |Total            |  534|   0|  534|          0|
    +-----------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|            A_IO_L3_in_x2|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|            A_IO_L3_in_x2|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|            A_IO_L3_in_x2|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|            A_IO_L3_in_x2|  return value|
|ap_continue                     |   in|    1|  ap_ctrl_hs|            A_IO_L3_in_x2|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|            A_IO_L3_in_x2|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|            A_IO_L3_in_x2|  return value|
|fifo_A_A_IO_L2_in_0_x21_din     |  out|  256|     ap_fifo|  fifo_A_A_IO_L2_in_0_x21|       pointer|
|fifo_A_A_IO_L2_in_0_x21_full_n  |   in|    1|     ap_fifo|  fifo_A_A_IO_L2_in_0_x21|       pointer|
|fifo_A_A_IO_L2_in_0_x21_write   |  out|    1|     ap_fifo|  fifo_A_A_IO_L2_in_0_x21|       pointer|
|A_address0                      |  out|   12|   ap_memory|                        A|         array|
|A_ce0                           |  out|    1|   ap_memory|                        A|         array|
|A_q0                            |   in|  503|   ap_memory|                        A|         array|
+--------------------------------+-----+-----+------------+-------------------------+--------------+

