#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x187c420 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x18754a0 .scope module, "tb" "tb" 3 107;
 .timescale -12 -12;
L_0x187a5e0 .functor NOT 1, L_0x18c0e20, C4<0>, C4<0>, C4<0>;
L_0x1831760 .functor XOR 2, L_0x18c0a50, L_0x18c0c10, C4<00>, C4<00>;
L_0x186a2c0 .functor XOR 2, L_0x1831760, L_0x18c0cb0, C4<00>, C4<00>;
v0x18af310_0 .net *"_ivl_10", 1 0, L_0x18c0cb0;  1 drivers
v0x18af410_0 .net *"_ivl_12", 1 0, L_0x186a2c0;  1 drivers
v0x18af4f0_0 .net *"_ivl_2", 1 0, L_0x18c09b0;  1 drivers
v0x18af5b0_0 .net *"_ivl_4", 1 0, L_0x18c0a50;  1 drivers
v0x18af690_0 .net *"_ivl_6", 1 0, L_0x18c0c10;  1 drivers
v0x18af7c0_0 .net *"_ivl_8", 1 0, L_0x1831760;  1 drivers
v0x18af8a0_0 .net "areset", 0 0, L_0x187a840;  1 drivers
v0x18af940_0 .net "bump_left", 0 0, v0x18addd0_0;  1 drivers
v0x18af9e0_0 .net "bump_right", 0 0, v0x18adea0_0;  1 drivers
v0x18afb10_0 .var "clk", 0 0;
v0x18afbb0_0 .var/2u "stats1", 223 0;
v0x18afc90_0 .var/2u "strobe", 0 0;
v0x18afd50_0 .net "tb_match", 0 0, L_0x18c0e20;  1 drivers
v0x18afdf0_0 .net "tb_mismatch", 0 0, L_0x187a5e0;  1 drivers
v0x18afe90_0 .net "walk_left_dut", 0 0, v0x18aed70_0;  1 drivers
v0x18aff30_0 .net "walk_left_ref", 0 0, L_0x18c0480;  1 drivers
v0x18affd0_0 .net "walk_right_dut", 0 0, v0x18aef80_0;  1 drivers
v0x18b0070_0 .net "walk_right_ref", 0 0, L_0x18c0750;  1 drivers
v0x18b0140_0 .net "wavedrom_enable", 0 0, v0x18ae200_0;  1 drivers
v0x18b0210_0 .net "wavedrom_title", 511 0, v0x18ae2a0_0;  1 drivers
L_0x18c09b0 .concat [ 1 1 0 0], L_0x18c0750, L_0x18c0480;
L_0x18c0a50 .concat [ 1 1 0 0], L_0x18c0750, L_0x18c0480;
L_0x18c0c10 .concat [ 1 1 0 0], v0x18aef80_0, v0x18aed70_0;
L_0x18c0cb0 .concat [ 1 1 0 0], L_0x18c0750, L_0x18c0480;
L_0x18c0e20 .cmp/eeq 2, L_0x18c09b0, L_0x186a2c0;
S_0x1860f50 .scope module, "good1" "reference_module" 3 154, 3 4 0, S_0x18754a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /OUTPUT 1 "walk_left";
    .port_info 5 /OUTPUT 1 "walk_right";
P_0x1887a50 .param/l "WL" 0 3 12, +C4<00000000000000000000000000000000>;
P_0x1887a90 .param/l "WR" 0 3 12, +C4<00000000000000000000000000000001>;
v0x187e180_0 .net *"_ivl_0", 31 0, L_0x18b0310;  1 drivers
L_0x7f11be6ee0a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x187e600_0 .net *"_ivl_11", 30 0, L_0x7f11be6ee0a8;  1 drivers
L_0x7f11be6ee0f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x187e890_0 .net/2u *"_ivl_12", 31 0, L_0x7f11be6ee0f0;  1 drivers
L_0x7f11be6ee018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x187a410_0 .net *"_ivl_3", 30 0, L_0x7f11be6ee018;  1 drivers
L_0x7f11be6ee060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x187a650_0 .net/2u *"_ivl_4", 31 0, L_0x7f11be6ee060;  1 drivers
v0x187a910_0 .net *"_ivl_8", 31 0, L_0x18c0610;  1 drivers
v0x187b0d0_0 .net "areset", 0 0, L_0x187a840;  alias, 1 drivers
v0x18aca10_0 .net "bump_left", 0 0, v0x18addd0_0;  alias, 1 drivers
v0x18acad0_0 .net "bump_right", 0 0, v0x18adea0_0;  alias, 1 drivers
v0x18acb90_0 .net "clk", 0 0, v0x18afb10_0;  1 drivers
v0x18acc50_0 .var "next", 0 0;
v0x18acd10_0 .var "state", 0 0;
v0x18acdd0_0 .net "walk_left", 0 0, L_0x18c0480;  alias, 1 drivers
v0x18ace90_0 .net "walk_right", 0 0, L_0x18c0750;  alias, 1 drivers
E_0x185ea20 .event posedge, v0x187b0d0_0, v0x18acb90_0;
E_0x185ea60 .event anyedge, v0x18acd10_0, v0x18aca10_0, v0x18acad0_0;
L_0x18b0310 .concat [ 1 31 0 0], v0x18acd10_0, L_0x7f11be6ee018;
L_0x18c0480 .cmp/eq 32, L_0x18b0310, L_0x7f11be6ee060;
L_0x18c0610 .concat [ 1 31 0 0], v0x18acd10_0, L_0x7f11be6ee0a8;
L_0x18c0750 .cmp/eq 32, L_0x18c0610, L_0x7f11be6ee0f0;
S_0x18ad010 .scope module, "stim1" "stimulus_gen" 3 148, 3 35 0, S_0x18754a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "bump_left";
    .port_info 3 /OUTPUT 1 "bump_right";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
    .port_info 6 /INPUT 1 "tb_match";
L_0x187a840 .functor BUFZ 1, v0x18ae070_0, C4<0>, C4<0>, C4<0>;
v0x18add30_0 .net "areset", 0 0, L_0x187a840;  alias, 1 drivers
v0x18addd0_0 .var "bump_left", 0 0;
v0x18adea0_0 .var "bump_right", 0 0;
v0x18adfa0_0 .net "clk", 0 0, v0x18afb10_0;  alias, 1 drivers
v0x18ae070_0 .var "reset", 0 0;
v0x18ae160_0 .net "tb_match", 0 0, L_0x18c0e20;  alias, 1 drivers
v0x18ae200_0 .var "wavedrom_enable", 0 0;
v0x18ae2a0_0 .var "wavedrom_title", 511 0;
E_0x188f3c0/0 .event negedge, v0x18acb90_0;
E_0x188f3c0/1 .event posedge, v0x18acb90_0;
E_0x188f3c0 .event/or E_0x188f3c0/0, E_0x188f3c0/1;
S_0x18ad2d0 .scope task, "reset_test" "reset_test" 3 47, 3 47 0, S_0x18ad010;
 .timescale -12 -12;
v0x18ad570_0 .var/2u "arfail", 0 0;
v0x18ad650_0 .var "async", 0 0;
v0x18ad710_0 .var/2u "datafail", 0 0;
v0x18ad7b0_0 .var/2u "srfail", 0 0;
E_0x188f6e0 .event posedge, v0x18acb90_0;
E_0x18ad510 .event negedge, v0x18acb90_0;
TD_tb.stim1.reset_test ;
    %wait E_0x188f6e0;
    %wait E_0x188f6e0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18ae070_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x188f6e0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x18ad510;
    %load/vec4 v0x18ae160_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x18ad710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18ae070_0, 0;
    %wait E_0x188f6e0;
    %load/vec4 v0x18ae160_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x18ad570_0, 0, 1;
    %wait E_0x188f6e0;
    %load/vec4 v0x18ae160_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x18ad7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18ae070_0, 0;
    %load/vec4 v0x18ad7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 61 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x18ad570_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x18ad650_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x18ad710_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x18ad650_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 63 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x18ad870 .scope task, "wavedrom_start" "wavedrom_start" 3 74, 3 74 0, S_0x18ad010;
 .timescale -12 -12;
v0x18ada70_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x18adb50 .scope task, "wavedrom_stop" "wavedrom_stop" 3 77, 3 77 0, S_0x18ad010;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18ae460 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x18754a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /OUTPUT 1 "walk_left";
    .port_info 5 /OUTPUT 1 "walk_right";
enum0x1846a90 .enum4 (2)
   "WALK_LEFT" 2'b00,
   "WALK_RIGHT" 2'b01
 ;
v0x18ae720_0 .net "areset", 0 0, L_0x187a840;  alias, 1 drivers
v0x18ae830_0 .net "bump_left", 0 0, v0x18addd0_0;  alias, 1 drivers
v0x18ae940_0 .net "bump_right", 0 0, v0x18adea0_0;  alias, 1 drivers
v0x18aea30_0 .net "clk", 0 0, v0x18afb10_0;  alias, 1 drivers
v0x18aeb20_0 .var "next_state_reg", 0 0;
v0x18aec10_0 .var "state_reg", 0 0;
v0x18aecb0_0 .net "walk_left", 0 0, v0x18aed70_0;  alias, 1 drivers
v0x18aed70_0 .var "walk_left_reg", 0 0;
v0x18aee30_0 .net "walk_right", 0 0, v0x18aef80_0;  alias, 1 drivers
v0x18aef80_0 .var "walk_right_reg", 0 0;
E_0x18ae640 .event anyedge, v0x18aec10_0, v0x18acad0_0, v0x18aca10_0;
E_0x18ae6a0 .event anyedge, v0x18aec10_0;
S_0x18af140 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 172, 3 172 0, S_0x18754a0;
 .timescale -12 -12;
E_0x185e800 .event anyedge, v0x18afc90_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18afc90_0;
    %nor/r;
    %assign/vec4 v0x18afc90_0, 0;
    %wait E_0x185e800;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18ad010;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18ae070_0, 0;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x18addd0_0, 0;
    %assign/vec4 v0x18adea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad650_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x18ad2d0;
    %join;
    %pushi/vec4 3, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x188f6e0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x18addd0_0, 0;
    %assign/vec4 v0x18adea0_0, 0;
    %pushi/vec4 2, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x188f6e0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x18addd0_0, 0;
    %assign/vec4 v0x18adea0_0, 0;
    %pushi/vec4 2, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x188f6e0;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x18adb50;
    %join;
    %wait E_0x188f6e0;
    %pushi/vec4 200, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x188f3c0;
    %vpi_func 3 98 "$random" 32 {0 0 0};
    %vpi_func 3 98 "$random" 32 {0 0 0};
    %and;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x18addd0_0, 0;
    %assign/vec4 v0x18adea0_0, 0;
    %vpi_func 3 99 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x18ae070_0, 0;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 102 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1860f50;
T_5 ;
Ewait_0 .event/or E_0x185ea60, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x18acd10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0x18aca10_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.3, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.4, 8;
T_5.3 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.4, 8;
 ; End of false expr.
    %blend;
T_5.4;
    %pad/s 1;
    %store/vec4 v0x18acc50_0, 0, 1;
    %jmp T_5.2;
T_5.1 ;
    %load/vec4 v0x18acad0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %pad/s 1;
    %store/vec4 v0x18acc50_0, 0, 1;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1860f50;
T_6 ;
    %wait E_0x185ea20;
    %load/vec4 v0x187b0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18acd10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x18acc50_0;
    %assign/vec4 v0x18acd10_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x18ae460;
T_7 ;
    %wait E_0x185ea20;
    %load/vec4 v0x18ae720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18aec10_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x18aeb20_0;
    %assign/vec4 v0x18aec10_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x18ae460;
T_8 ;
Ewait_1 .event/or E_0x18ae6a0, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18aed70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18aef80_0, 0, 1;
    %load/vec4 v0x18aec10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %jmp T_8.2;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18aed70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18aef80_0, 0, 1;
    %jmp T_8.2;
T_8.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18aed70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18aef80_0, 0, 1;
    %jmp T_8.2;
T_8.2 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x18ae460;
T_9 ;
Ewait_2 .event/or E_0x18ae640, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x18aec10_0;
    %store/vec4 v0x18aeb20_0, 0, 1;
    %load/vec4 v0x18aec10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %jmp T_9.2;
T_9.0 ;
    %load/vec4 v0x18ae940_0;
    %flag_set/vec4 8;
    %jmp/1 T_9.5, 8;
    %load/vec4 v0x18ae830_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_9.6, 10;
    %load/vec4 v0x18ae940_0;
    %and;
T_9.6;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.5;
    %jmp/0xz  T_9.3, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18aeb20_0, 0, 1;
T_9.3 ;
    %jmp T_9.2;
T_9.1 ;
    %load/vec4 v0x18ae830_0;
    %flag_set/vec4 8;
    %jmp/1 T_9.9, 8;
    %load/vec4 v0x18ae830_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_9.10, 10;
    %load/vec4 v0x18ae940_0;
    %and;
T_9.10;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.9;
    %jmp/0xz  T_9.7, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18aeb20_0, 0, 1;
T_9.7 ;
    %jmp T_9.2;
T_9.2 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x18754a0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18afb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18afc90_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_0x18754a0;
T_11 ;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v0x18afb10_0;
    %inv;
    %store/vec4 v0x18afb10_0, 0, 1;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0x18754a0;
T_12 ;
    %vpi_call/w 3 140 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 141 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18adfa0_0, v0x18afdf0_0, v0x18afb10_0, v0x18af8a0_0, v0x18af940_0, v0x18af9e0_0, v0x18aff30_0, v0x18afe90_0, v0x18b0070_0, v0x18affd0_0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x18754a0;
T_13 ;
    %load/vec4 v0x18afbb0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x18afbb0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18afbb0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 181 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_left", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call/w 3 182 "$display", "Hint: Output '%s' has no mismatches.", "walk_left" {0 0 0};
T_13.1 ;
    %load/vec4 v0x18afbb0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0x18afbb0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18afbb0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 183 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_right", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.3;
T_13.2 ;
    %vpi_call/w 3 184 "$display", "Hint: Output '%s' has no mismatches.", "walk_right" {0 0 0};
T_13.3 ;
    %load/vec4 v0x18afbb0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18afbb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 186 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 187 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18afbb0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18afbb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 188 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_13, $final;
    .scope S_0x18754a0;
T_14 ;
    %wait E_0x188f3c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18afbb0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18afbb0_0, 4, 32;
    %load/vec4 v0x18afd50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x18afbb0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %vpi_func 3 199 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18afbb0_0, 4, 32;
T_14.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18afbb0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18afbb0_0, 4, 32;
T_14.0 ;
    %load/vec4 v0x18aff30_0;
    %load/vec4 v0x18aff30_0;
    %load/vec4 v0x18afe90_0;
    %xor;
    %load/vec4 v0x18aff30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.4, 6;
    %load/vec4 v0x18afbb0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %vpi_func 3 203 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18afbb0_0, 4, 32;
T_14.6 ;
    %load/vec4 v0x18afbb0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18afbb0_0, 4, 32;
T_14.4 ;
    %load/vec4 v0x18b0070_0;
    %load/vec4 v0x18b0070_0;
    %load/vec4 v0x18affd0_0;
    %xor;
    %load/vec4 v0x18b0070_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.8, 6;
    %load/vec4 v0x18afbb0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.10, 4;
    %vpi_func 3 206 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18afbb0_0, 4, 32;
T_14.10 ;
    %load/vec4 v0x18afbb0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18afbb0_0, 4, 32;
T_14.8 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/lemmings1/lemmings1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/lemmings1/iter0/response4/top_module.sv";
