{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1740083237538 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740083237554 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 21 03:27:17 2025 " "Processing started: Fri Feb 21 03:27:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740083237554 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740083237554 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off singleCycle -c singleCycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off singleCycle -c singleCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740083237555 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1740083238656 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1740083238656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ntkhi/desktop/ctmt/milestone2/src/control.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/ctmt/milestone2/src/control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740083263197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740083263197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ntkhi/desktop/ctmt/milestone2/src/alu.sv 6 6 " "Found 6 design units, including 6 entities, in source file /users/ntkhi/desktop/ctmt/milestone2/src/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/alu.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740083263207 ""} { "Info" "ISGN_ENTITY_NAME" "2 selOperand " "Found entity 2: selOperand" {  } { { "../src/alu.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/alu.sv" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740083263207 ""} { "Info" "ISGN_ENTITY_NAME" "3 controlSel " "Found entity 3: controlSel" {  } { { "../src/alu.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/alu.sv" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740083263207 ""} { "Info" "ISGN_ENTITY_NAME" "4 shiftLeft " "Found entity 4: shiftLeft" {  } { { "../src/alu.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/alu.sv" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740083263207 ""} { "Info" "ISGN_ENTITY_NAME" "5 shiftRight " "Found entity 5: shiftRight" {  } { { "../src/alu.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/alu.sv" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740083263207 ""} { "Info" "ISGN_ENTITY_NAME" "6 selOutputAlu " "Found entity 6: selOutputAlu" {  } { { "../src/alu.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/alu.sv" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740083263207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740083263207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ntkhi/desktop/ctmt/milestone2/src/genimm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/ctmt/milestone2/src/genimm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 genImm " "Found entity 1: genImm" {  } { { "../src/genImm.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/genImm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740083263214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740083263214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ntkhi/desktop/ctmt/milestone2/src/registerset.sv 4 4 " "Found 4 design units, including 4 entities, in source file /users/ntkhi/desktop/ctmt/milestone2/src/registerset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registerSet " "Found entity 1: registerSet" {  } { { "../src/registerSet.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/registerSet.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740083263224 ""} { "Info" "ISGN_ENTITY_NAME" "2 register32bit " "Found entity 2: register32bit" {  } { { "../src/registerSet.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/registerSet.sv" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740083263224 ""} { "Info" "ISGN_ENTITY_NAME" "3 decoder32bit " "Found entity 3: decoder32bit" {  } { { "../src/registerSet.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/registerSet.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740083263224 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux32 " "Found entity 4: mux32" {  } { { "../src/registerSet.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/registerSet.sv" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740083263224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740083263224 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "control " "Elaborating entity \"control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1740083263278 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control.sv(52) " "Verilog HDL Case Statement information at control.sv(52): all case item expressions in this case statement are onehot" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 52 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1740083263284 "|control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control.sv(76) " "Verilog HDL Case Statement information at control.sv(76): all case item expressions in this case statement are onehot" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 76 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1740083263284 "|control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control.sv(100) " "Verilog HDL Case Statement information at control.sv(100): all case item expressions in this case statement are onehot" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 100 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1740083263285 "|control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control.sv(116) " "Verilog HDL Case Statement information at control.sv(116): all case item expressions in this case statement are onehot" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 116 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1740083263285 "|control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control.sv(132) " "Verilog HDL Case Statement information at control.sv(132): all case item expressions in this case statement are onehot" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 132 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1740083263285 "|control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control.sv(174) " "Verilog HDL Case Statement information at control.sv(174): all case item expressions in this case statement are onehot" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 174 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1740083263286 "|control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control.sv(190) " "Verilog HDL Case Statement information at control.sv(190): all case item expressions in this case statement are onehot" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 190 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1740083263286 "|control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control.sv(206) " "Verilog HDL Case Statement information at control.sv(206): all case item expressions in this case statement are onehot" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 206 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1740083263286 "|control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control.sv(222) " "Verilog HDL Case Statement information at control.sv(222): all case item expressions in this case statement are onehot" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 222 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1740083263287 "|control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control.sv(249) " "Verilog HDL Case Statement information at control.sv(249): all case item expressions in this case statement are onehot" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 249 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1740083263287 "|control"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1740083266773 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1740083269752 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740083269752 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_inst\[7\] " "No output dependent on input pin \"i_inst\[7\]\"" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740083272284 "|control|i_inst[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_inst\[8\] " "No output dependent on input pin \"i_inst\[8\]\"" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740083272284 "|control|i_inst[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_inst\[9\] " "No output dependent on input pin \"i_inst\[9\]\"" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740083272284 "|control|i_inst[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_inst\[10\] " "No output dependent on input pin \"i_inst\[10\]\"" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740083272284 "|control|i_inst[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_inst\[11\] " "No output dependent on input pin \"i_inst\[11\]\"" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740083272284 "|control|i_inst[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_inst\[15\] " "No output dependent on input pin \"i_inst\[15\]\"" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740083272284 "|control|i_inst[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_inst\[16\] " "No output dependent on input pin \"i_inst\[16\]\"" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740083272284 "|control|i_inst[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_inst\[17\] " "No output dependent on input pin \"i_inst\[17\]\"" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740083272284 "|control|i_inst[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_inst\[18\] " "No output dependent on input pin \"i_inst\[18\]\"" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740083272284 "|control|i_inst[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_inst\[19\] " "No output dependent on input pin \"i_inst\[19\]\"" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740083272284 "|control|i_inst[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_inst\[20\] " "No output dependent on input pin \"i_inst\[20\]\"" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740083272284 "|control|i_inst[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_inst\[21\] " "No output dependent on input pin \"i_inst\[21\]\"" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740083272284 "|control|i_inst[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_inst\[22\] " "No output dependent on input pin \"i_inst\[22\]\"" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740083272284 "|control|i_inst[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_inst\[23\] " "No output dependent on input pin \"i_inst\[23\]\"" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740083272284 "|control|i_inst[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_inst\[24\] " "No output dependent on input pin \"i_inst\[24\]\"" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740083272284 "|control|i_inst[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_inst\[25\] " "No output dependent on input pin \"i_inst\[25\]\"" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740083272284 "|control|i_inst[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_inst\[26\] " "No output dependent on input pin \"i_inst\[26\]\"" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740083272284 "|control|i_inst[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_inst\[27\] " "No output dependent on input pin \"i_inst\[27\]\"" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740083272284 "|control|i_inst[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_inst\[28\] " "No output dependent on input pin \"i_inst\[28\]\"" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740083272284 "|control|i_inst[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_inst\[29\] " "No output dependent on input pin \"i_inst\[29\]\"" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740083272284 "|control|i_inst[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_inst\[31\] " "No output dependent on input pin \"i_inst\[31\]\"" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740083272284 "|control|i_inst[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1740083272284 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "79 " "Implemented 79 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1740083272287 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1740083272287 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25 " "Implemented 25 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1740083272287 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1740083272287 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740083272341 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 21 03:27:52 2025 " "Processing ended: Fri Feb 21 03:27:52 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740083272341 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740083272341 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740083272341 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1740083272341 ""}
