	component aula20190829_QSYS is
		port (
			clk_clk        : in  std_logic                    := 'X';             -- clk
			reset_reset_n  : in  std_logic                    := 'X';             -- reset_n
			pio_in_export  : in  std_logic_vector(7 downto 0) := (others => 'X'); -- export
			pio_out_export : out std_logic_vector(7 downto 0)                     -- export
		);
	end component aula20190829_QSYS;

