#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Oct 20 17:33:33 2023
# Process ID: 23456
# Current directory: C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab5/lab5.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab5/lab5.runs/synth_1/top.vds
# Journal file: C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab5/lab5.runs/synth_1\vivado.jou
# Running On: BOOK-22PN8T4506, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 10, Host memory: 16856 MB
#-----------------------------------------------------------
source top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab5/lab5.srcs/utils_1/imports/synth_1/clock.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab5/lab5.srcs/utils_1/imports/synth_1/clock.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14344
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1638.594 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab5/lab5.srcs/sources_1/new/top.vhd:15]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab5/lab5.runs/synth_1/.Xil/Vivado-23456-BOOK-22PN8T4506/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'clk_manager' of component 'clk_wiz_0' [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab5/lab5.srcs/sources_1/new/top.vhd:86]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab5/lab5.runs/synth_1/.Xil/Vivado-23456-BOOK-22PN8T4506/realtime/clk_wiz_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'GPIO' declared at 'C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab5/lab5.srcs/sources_1/new/gpio.vhd:6' bound to instance 'GPIO_switches' of component 'GPIO' [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab5/lab5.srcs/sources_1/new/top.vhd:94]
INFO: [Synth 8-638] synthesizing module 'GPIO' [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab5/lab5.srcs/sources_1/new/gpio.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'GPIO' (0#1) [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab5/lab5.srcs/sources_1/new/gpio.vhd:12]
INFO: [Synth 8-3491] module 'GPIO' declared at 'C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab5/lab5.srcs/sources_1/new/gpio.vhd:6' bound to instance 'GPIO_leds' of component 'GPIO' [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab5/lab5.srcs/sources_1/new/top.vhd:100]
INFO: [Synth 8-3491] module 'sevenSeg' declared at 'C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab5/lab5.srcs/sources_1/new/sevenSeg.vhd:4' bound to instance 'sevenSegInstance' of component 'sevenSeg' [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab5/lab5.srcs/sources_1/new/top.vhd:106]
INFO: [Synth 8-638] synthesizing module 'sevenSeg' [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab5/lab5.srcs/sources_1/new/sevenSeg.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'sevenSeg' (0#1) [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab5/lab5.srcs/sources_1/new/sevenSeg.vhd:10]
INFO: [Synth 8-3491] module 'UART' declared at 'C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab5/lab5.srcs/sources_1/new/UART.vhd:4' bound to instance 'uartInstance' of component 'UART' [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab5/lab5.srcs/sources_1/new/top.vhd:113]
INFO: [Synth 8-638] synthesizing module 'UART' [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab5/lab5.srcs/sources_1/new/UART.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'UART' (0#1) [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab5/lab5.srcs/sources_1/new/UART.vhd:17]
WARNING: [Synth 8-614] signal 'btn0' is read in the process but is not in the sensitivity list [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab5/lab5.srcs/sources_1/new/top.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'top' (0#1) [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab5/lab5.srcs/sources_1/new/top.vhd:15]
WARNING: [Synth 8-6014] Unused sequential element SSDdelay_done_reg was removed.  [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab5/lab5.srcs/sources_1/new/top.vhd:136]
WARNING: [Synth 8-6014] Unused sequential element ONEdelay_done_reg was removed.  [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab5/lab5.srcs/sources_1/new/top.vhd:159]
WARNING: [Synth 8-6014] Unused sequential element TENdelay_done_reg was removed.  [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab5/lab5.srcs/sources_1/new/top.vhd:186]
WARNING: [Synth 8-3848] Net inputData in module/entity top does not have driver. [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab5/lab5.srcs/sources_1/new/top.vhd:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1638.594 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1638.594 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1638.594 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1638.594 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab5/lab5.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_manager'
Finished Parsing XDC File [c:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab5/lab5.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_manager'
Parsing XDC File [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab5/lab5.srcs/constrs_1/new/Zybo-Z7-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'je[0]'. [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab5/lab5.srcs/constrs_1/new/Zybo-Z7-Master.xdc:152]
WARNING: [Vivado 12-584] No ports matched 'je[1]'. [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab5/lab5.srcs/constrs_1/new/Zybo-Z7-Master.xdc:153]
WARNING: [Vivado 12-584] No ports matched 'je[2]'. [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab5/lab5.srcs/constrs_1/new/Zybo-Z7-Master.xdc:154]
WARNING: [Vivado 12-584] No ports matched 'je[3]'. [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab5/lab5.srcs/constrs_1/new/Zybo-Z7-Master.xdc:155]
Finished Parsing XDC File [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab5/lab5.srcs/constrs_1/new/Zybo-Z7-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab5/lab5.srcs/constrs_1/new/Zybo-Z7-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab5/lab5.srcs/constrs_1/new/Zybo-Z7-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1681.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1681.820 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1681.820 ; gain = 43.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1681.820 ; gain = 43.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sysclk. (constraint file  c:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab5/lab5.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk. (constraint file  c:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab5/lab5.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for clk_manager. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1681.820 ; gain = 43.227
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'c1States_reg' in module 'top'
INFO: [Synth 8-802] inferred FSM for state register 'c10States_reg' in module 'top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 reset10 |                               00 |                               10
                 count10 |                               01 |                               00
                   add10 |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c10States_reg' using encoding 'sequential' in module 'top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  reset1 |                               00 |                               10
                  count1 |                               01 |                               00
                    add1 |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c1States_reg' using encoding 'sequential' in module 'top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1681.820 ; gain = 43.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   2 Input   31 Bit       Adders := 1     
	   2 Input   27 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               31 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 5     
	   3 Input   32 Bit        Muxes := 2     
	   2 Input   31 Bit        Muxes := 1     
	   3 Input   31 Bit        Muxes := 2     
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 6     
	   3 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1681.820 ; gain = 43.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1681.820 ; gain = 43.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1681.820 ; gain = 43.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1681.820 ; gain = 43.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1681.820 ; gain = 43.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1681.820 ; gain = 43.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1681.820 ; gain = 43.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1681.820 ; gain = 43.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1681.820 ; gain = 43.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1681.820 ; gain = 43.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_wiz_0_bbox |     1|
|2     |CARRY4         |    43|
|3     |LUT1           |     4|
|4     |LUT2           |   103|
|5     |LUT3           |    63|
|6     |LUT4           |     4|
|7     |LUT5           |    12|
|8     |LUT6           |    44|
|9     |FDCE           |   124|
|10    |FDPE           |     2|
|11    |FDRE           |    47|
|12    |IBUF           |     5|
|13    |OBUF           |    13|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1681.820 ; gain = 43.227
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1681.820 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1681.820 ; gain = 43.227
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1686.582 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1690.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 3eb5b671
INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 1690.258 ; gain = 51.664
INFO: [Common 17-1381] The checkpoint 'C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab5/lab5.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 20 17:34:06 2023...
