{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1644445443115 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644445443118 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 09 17:24:03 2022 " "Processing started: Wed Feb 09 17:24:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644445443118 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644445443118 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i2std_tester -c i2std_tester " "Command: quartus_map --read_settings_files=on --write_settings_files=off i2std_tester -c i2std_tester" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644445443118 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1644445451352 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1644445451352 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"is\";  expecting \";\" i2std_tester.vhd(9) " "VHDL syntax error at i2std_tester.vhd(9) near text \"is\";  expecting \";\"" {  } { { "i2std_tester.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Module 6/homework/Question1/i2std_tester.vhd" 9 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644445457347 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting \"end\", or a declaration statement i2std_tester.vhd(12) " "VHDL syntax error at i2std_tester.vhd(12) near text \"begin\";  expecting \"end\", or a declaration statement" {  } { { "i2std_tester.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Module 6/homework/Question1/i2std_tester.vhd" 12 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644445457348 ""}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "conversion_package i2std_tester.vhd(19) " "VHDL syntax error at i2std_tester.vhd(19): name used in construct must match previously specified name \"conversion_package\"" {  } { { "i2std_tester.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Module 6/homework/Question1/i2std_tester.vhd" 19 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644445457348 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "conversion_package i2std_tester.vhd(8) " "Ignored construct conversion_package at i2std_tester.vhd(8) due to previous errors" {  } { { "i2std_tester.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Module 6/homework/Question1/i2std_tester.vhd" 8 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1644445457348 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"end\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" i2std_tester.vhd(20) " "VHDL syntax error at i2std_tester.vhd(20) near text \"end\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "i2std_tester.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Module 6/homework/Question1/i2std_tester.vhd" 20 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644445457348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2std_tester.vhd 0 0 " "Found 0 design units, including 0 entities, in source file i2std_tester.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644445457348 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644445457412 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 09 17:24:17 2022 " "Processing ended: Wed Feb 09 17:24:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644445457412 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644445457412 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644445457412 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1644445457412 ""}
