

Implementation tool: Xilinx Vivado v.2025.1.1
Project:             project_1
Solution:            hls
Device target:       xczu3eg-sbva484-1-e
Report date:         Thu Jan 29 16:27:10 EST 2026

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:          23634
FF:           13435
DSP:            324
BRAM:            24
URAM:             0
LATCH:            0
SRL:            140
CLB:           4419

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      6.881
CP achieved post-implementation: 8.923
Timing met
