From d301b634a5518ae738d047a4d41816e0dd9b58be Mon Sep 17 00:00:00 2001
From: Eli Nidam <elini@marvell.com>
Date: Wed, 25 Dec 2013 16:09:09 +0200
Subject: [PATCH 1239/1825] fix: a38x: fixed S@R freq /core clock table

https://github.com/MISL-EBU-System-SW/misl-windriver.git linux-3.4.69-14t2-read
commit 15c0c562caf7f4e7d1e425932e7909e9adf725ea

Change-Id: I9c671ff881b44d6bbb2217464859df57cda4aaa0
Signed-off-by: Eli Nidam <elini@marvell.com>
Reviewed-on: http://vgitil04.il.marvell.com:8080/4876
Tested-by: Star_Automation <star@marvell.com>
Reviewed-by: Nadav Haklai <nadavh@marvell.com>
Signed-off-by: Zhong Hongbo <hongbo.zhong@windriver.com>
---
 .../armada_38x_family/boardEnv/mvBoardEnvLib.h     |    8 ++++----
 1 files changed, 4 insertions(+), 4 deletions(-)

diff --git a/arch/arm/mach-armada38x/armada_38x_family/boardEnv/mvBoardEnvLib.h b/arch/arm/mach-armada38x/armada_38x_family/boardEnv/mvBoardEnvLib.h
index e61728f..8f2b0fa 100644
--- a/arch/arm/mach-armada38x/armada_38x_family/boardEnv/mvBoardEnvLib.h
+++ b/arch/arm/mach-armada38x/armada_38x_family/boardEnv/mvBoardEnvLib.h
@@ -534,11 +534,11 @@ MV_STATUS mvBoardTwsiSatRSet(MV_U8 devNum, MV_U8 regNum, MV_U8 regVal);
 MV_U32 mvBoardSatRRead(MV_SATR_TYPE_ID satrField);
 MV_STATUS mvBoardSatRWrite(MV_SATR_TYPE_ID satrWriteField, MV_U8 val);
 
-/*    SATR-ID                   Mask    bit    TWSI   Reg  board	*/
-/*    SATR-ID                   Mask  offset  devID  num  active	*/
+/*						bit    TWSI           Reg	board	*/
+/*   name		SATR-ID			Mask  offset  devID   num	active	*/
 #define MV_SAR_INFO { \
-{ "coreclock",	MV_SATR_CORE_CLK_SELECT,	0x1F,	0,	1,	0,	{1, 1, 1, 0}, BOARD_SATR_SWAP_BIT},\
-{ "freq",	MV_SATR_CPU_DDR_L2_FREQ,	0x04,	2,	3,	0,	{0, 1, 0, 0}, 0},\
+{ "freq",	MV_SATR_CPU_DDR_L2_FREQ,	0x1F,   0,      1,      0,      {1, 1, 1, 0}, BOARD_SATR_SWAP_BIT},\
+{ "coreclock",	MV_SATR_CORE_CLK_SELECT,	0x04,   2,      3,      0,      {0, 1, 0, 0}, 0},\
 { "cpusnum",	MV_SATR_CPU1_ENABLE,		0x01,	0,	2,	0,	{0, 1, 0, 0}, 0},\
 { "sscg",	MV_SATR_SSCG_DISABLE,		0x08,	3,	3,	0,	{0, 1, 0, 0}, 0},\
 { "ddr4select",	MV_SATR_DDR4_SELECT,		0x20,	5,	4,	1,	{0, 1, 0, 0}, BOARD_SATR_READ_ONLY},\
-- 
1.7.5.4

