 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10
        -max_paths 10
Design : SEC_DAEC_TAEC_decoder
Version: Q-2019.12-SP5-5
Date   : Mon Sep 11 18:06:15 2023
****************************************

Operating Conditions: SSGWC0P9V125C   Library: um28nchslogl35hsl140f_ssgwc0p9v125c
Wire Load Model Mode: enclosed

  Startpoint: codeword[8]
              (input port clocked by vclk)
  Endpoint: message[4] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_TAEC_decoder
                     ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[8] (in)                         0.00       0.00 r
  U1339/X (STP_EN2_3)                      0.05       0.05 f
  U1859/X (STP_EO3_3)                      0.04       0.09 r
  U1427/X (STP_INV_1P5)                    0.01       0.11 f
  U1886/X (STP_EO3_3)                      0.07       0.18 f
  U1556/X (STP_EO3_3)                      0.04       0.22 r
  U1213/X (STP_INV_2)                      0.03       0.24 f
  U1278/X (STP_ND2_G_4)                    0.02       0.26 r
  U1193/X (STP_INV_S_1)                    0.03       0.29 f
  U1315/X (STP_NR2_G_0P8)                  0.02       0.31 r
  U2020/X (STP_OAI22_0P5)                  0.03       0.34 f
  U2022/X (STP_AOI211_0P75)                0.03       0.37 r
  U2027/X (STP_AOAI211_2)                  0.04       0.41 f
  U2030/X (STP_NR4B_4)                     0.04       0.45 r
  U1267/X (STP_INV_2P5)                    0.02       0.46 f
  U1175/X (STP_NR2_G_2)                    0.02       0.48 r
  U1262/X (STP_ND2_S_6)                    0.02       0.50 f
  U1158/X (STP_NR2_1)                      0.03       0.53 r
  U2166/X (STP_ND2_S_0P8)                  0.02       0.55 f
  U1346/X (STP_OAI31_G_0P5)                0.01       0.56 r
  U2167/X (STP_AOI21_0P75)                 0.02       0.58 f
  U2170/X (STP_MUXI2_MG_0P5)               0.02       0.60 r
  message[4] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: codeword[8]
              (input port clocked by vclk)
  Endpoint: message[4] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_TAEC_decoder
                     ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[8] (in)                         0.00       0.00 r
  U1339/X (STP_EN2_3)                      0.05       0.05 f
  U1859/X (STP_EO3_3)                      0.04       0.09 r
  U1427/X (STP_INV_1P5)                    0.01       0.11 f
  U1886/X (STP_EO3_3)                      0.07       0.18 f
  U1556/X (STP_EO3_3)                      0.04       0.22 r
  U1213/X (STP_INV_2)                      0.03       0.24 f
  U1278/X (STP_ND2_G_4)                    0.02       0.26 r
  U1193/X (STP_INV_S_1)                    0.03       0.29 f
  U1315/X (STP_NR2_G_0P8)                  0.02       0.31 r
  U2020/X (STP_OAI22_0P5)                  0.03       0.34 f
  U2022/X (STP_AOI211_0P75)                0.03       0.37 r
  U2027/X (STP_AOAI211_2)                  0.04       0.41 f
  U2030/X (STP_NR4B_4)                     0.04       0.45 r
  U1267/X (STP_INV_2P5)                    0.02       0.46 f
  U1175/X (STP_NR2_G_2)                    0.02       0.48 r
  U1262/X (STP_ND2_S_6)                    0.02       0.50 f
  U1158/X (STP_NR2_1)                      0.03       0.53 r
  U2166/X (STP_ND2_S_0P8)                  0.02       0.55 f
  U1346/X (STP_OAI31_G_0P5)                0.01       0.56 r
  U2167/X (STP_AOI21_0P75)                 0.02       0.58 f
  U2170/X (STP_MUXI2_MG_0P5)               0.02       0.60 r
  message[4] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: codeword[8]
              (input port clocked by vclk)
  Endpoint: message[4] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_TAEC_decoder
                     ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[8] (in)                         0.00       0.00 r
  U1339/X (STP_EN2_3)                      0.05       0.05 f
  U1859/X (STP_EO3_3)                      0.04       0.09 r
  U1427/X (STP_INV_1P5)                    0.01       0.11 f
  U1886/X (STP_EO3_3)                      0.07       0.18 f
  U1556/X (STP_EO3_3)                      0.04       0.22 r
  U1213/X (STP_INV_2)                      0.03       0.24 f
  U1278/X (STP_ND2_G_4)                    0.02       0.26 r
  U1193/X (STP_INV_S_1)                    0.03       0.29 f
  U1315/X (STP_NR2_G_0P8)                  0.02       0.31 r
  U2020/X (STP_OAI22_0P5)                  0.03       0.34 f
  U2022/X (STP_AOI211_0P75)                0.03       0.37 r
  U2027/X (STP_AOAI211_2)                  0.04       0.41 f
  U2030/X (STP_NR4B_4)                     0.04       0.45 r
  U1267/X (STP_INV_2P5)                    0.02       0.46 f
  U1175/X (STP_NR2_G_2)                    0.02       0.48 r
  U1262/X (STP_ND2_S_6)                    0.02       0.50 f
  U1158/X (STP_NR2_1)                      0.03       0.53 r
  U2166/X (STP_ND2_S_0P8)                  0.02       0.55 f
  U1346/X (STP_OAI31_G_0P5)                0.01       0.56 r
  U2167/X (STP_AOI21_0P75)                 0.02       0.58 f
  U2170/X (STP_MUXI2_MG_0P5)               0.02       0.60 r
  message[4] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: codeword[8]
              (input port clocked by vclk)
  Endpoint: message[4] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_TAEC_decoder
                     ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[8] (in)                         0.00       0.00 r
  U1339/X (STP_EN2_3)                      0.05       0.05 f
  U1859/X (STP_EO3_3)                      0.04       0.09 r
  U1427/X (STP_INV_1P5)                    0.01       0.11 f
  U1886/X (STP_EO3_3)                      0.07       0.18 f
  U1556/X (STP_EO3_3)                      0.04       0.22 r
  U1213/X (STP_INV_2)                      0.03       0.24 f
  U1278/X (STP_ND2_G_4)                    0.02       0.26 r
  U1193/X (STP_INV_S_1)                    0.03       0.29 f
  U1315/X (STP_NR2_G_0P8)                  0.02       0.31 r
  U2020/X (STP_OAI22_0P5)                  0.03       0.34 f
  U2022/X (STP_AOI211_0P75)                0.03       0.37 r
  U2027/X (STP_AOAI211_2)                  0.04       0.41 f
  U2030/X (STP_NR4B_4)                     0.04       0.45 r
  U1267/X (STP_INV_2P5)                    0.02       0.46 f
  U1175/X (STP_NR2_G_2)                    0.02       0.48 r
  U1262/X (STP_ND2_S_6)                    0.02       0.50 f
  U1158/X (STP_NR2_1)                      0.03       0.53 r
  U2166/X (STP_ND2_S_0P8)                  0.02       0.55 f
  U1346/X (STP_OAI31_G_0P5)                0.01       0.56 r
  U2167/X (STP_AOI21_0P75)                 0.02       0.58 f
  U2170/X (STP_MUXI2_MG_0P5)               0.02       0.60 r
  message[4] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: codeword[8]
              (input port clocked by vclk)
  Endpoint: message[4] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_TAEC_decoder
                     ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[8] (in)                         0.00       0.00 r
  U1339/X (STP_EN2_3)                      0.05       0.05 f
  U1859/X (STP_EO3_3)                      0.04       0.09 r
  U1427/X (STP_INV_1P5)                    0.01       0.11 f
  U1886/X (STP_EO3_3)                      0.07       0.18 f
  U1556/X (STP_EO3_3)                      0.04       0.22 r
  U1213/X (STP_INV_2)                      0.03       0.24 f
  U1278/X (STP_ND2_G_4)                    0.02       0.26 r
  U1193/X (STP_INV_S_1)                    0.03       0.29 f
  U1315/X (STP_NR2_G_0P8)                  0.02       0.31 r
  U2020/X (STP_OAI22_0P5)                  0.03       0.34 f
  U2022/X (STP_AOI211_0P75)                0.03       0.37 r
  U2027/X (STP_AOAI211_2)                  0.04       0.41 f
  U2030/X (STP_NR4B_4)                     0.04       0.45 r
  U1267/X (STP_INV_2P5)                    0.02       0.46 f
  U1175/X (STP_NR2_G_2)                    0.02       0.48 r
  U1262/X (STP_ND2_S_6)                    0.02       0.50 f
  U1158/X (STP_NR2_1)                      0.03       0.53 r
  U2166/X (STP_ND2_S_0P8)                  0.02       0.55 f
  U1346/X (STP_OAI31_G_0P5)                0.01       0.56 r
  U2167/X (STP_AOI21_0P75)                 0.02       0.58 f
  U2170/X (STP_MUXI2_MG_0P5)               0.02       0.60 r
  message[4] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: codeword[8]
              (input port clocked by vclk)
  Endpoint: message[4] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_TAEC_decoder
                     ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[8] (in)                         0.00       0.00 r
  U1339/X (STP_EN2_3)                      0.05       0.05 f
  U1859/X (STP_EO3_3)                      0.04       0.09 r
  U1427/X (STP_INV_1P5)                    0.01       0.11 f
  U1886/X (STP_EO3_3)                      0.07       0.18 f
  U1556/X (STP_EO3_3)                      0.04       0.22 r
  U1213/X (STP_INV_2)                      0.03       0.24 f
  U1278/X (STP_ND2_G_4)                    0.02       0.26 r
  U1193/X (STP_INV_S_1)                    0.03       0.29 f
  U1315/X (STP_NR2_G_0P8)                  0.02       0.31 r
  U2020/X (STP_OAI22_0P5)                  0.03       0.34 f
  U2022/X (STP_AOI211_0P75)                0.03       0.37 r
  U2027/X (STP_AOAI211_2)                  0.04       0.41 f
  U2030/X (STP_NR4B_4)                     0.04       0.45 r
  U1267/X (STP_INV_2P5)                    0.02       0.46 f
  U1175/X (STP_NR2_G_2)                    0.02       0.48 r
  U1262/X (STP_ND2_S_6)                    0.02       0.50 f
  U1158/X (STP_NR2_1)                      0.03       0.53 r
  U2166/X (STP_ND2_S_0P8)                  0.02       0.55 f
  U1346/X (STP_OAI31_G_0P5)                0.01       0.56 r
  U2167/X (STP_AOI21_0P75)                 0.02       0.58 f
  U2170/X (STP_MUXI2_MG_0P5)               0.02       0.60 r
  message[4] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: codeword[8]
              (input port clocked by vclk)
  Endpoint: message[4] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_TAEC_decoder
                     ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[8] (in)                         0.00       0.00 r
  U1339/X (STP_EN2_3)                      0.05       0.05 f
  U1859/X (STP_EO3_3)                      0.04       0.09 r
  U1427/X (STP_INV_1P5)                    0.01       0.11 f
  U1886/X (STP_EO3_3)                      0.07       0.18 f
  U1556/X (STP_EO3_3)                      0.04       0.22 r
  U1213/X (STP_INV_2)                      0.03       0.24 f
  U1278/X (STP_ND2_G_4)                    0.02       0.26 r
  U1193/X (STP_INV_S_1)                    0.03       0.29 f
  U1315/X (STP_NR2_G_0P8)                  0.02       0.31 r
  U2020/X (STP_OAI22_0P5)                  0.03       0.34 f
  U2022/X (STP_AOI211_0P75)                0.03       0.37 r
  U2027/X (STP_AOAI211_2)                  0.04       0.41 f
  U2030/X (STP_NR4B_4)                     0.04       0.45 r
  U1267/X (STP_INV_2P5)                    0.02       0.46 f
  U1175/X (STP_NR2_G_2)                    0.02       0.48 r
  U1262/X (STP_ND2_S_6)                    0.02       0.50 f
  U1158/X (STP_NR2_1)                      0.03       0.53 r
  U2166/X (STP_ND2_S_0P8)                  0.02       0.55 f
  U1346/X (STP_OAI31_G_0P5)                0.01       0.56 r
  U2167/X (STP_AOI21_0P75)                 0.02       0.58 f
  U2170/X (STP_MUXI2_MG_0P5)               0.02       0.60 r
  message[4] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: codeword[8]
              (input port clocked by vclk)
  Endpoint: message[4] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_TAEC_decoder
                     ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[8] (in)                         0.00       0.00 r
  U1339/X (STP_EN2_3)                      0.05       0.05 f
  U1859/X (STP_EO3_3)                      0.04       0.09 r
  U1427/X (STP_INV_1P5)                    0.01       0.11 f
  U1886/X (STP_EO3_3)                      0.07       0.18 f
  U1556/X (STP_EO3_3)                      0.04       0.22 r
  U1213/X (STP_INV_2)                      0.03       0.24 f
  U1278/X (STP_ND2_G_4)                    0.02       0.26 r
  U1193/X (STP_INV_S_1)                    0.03       0.29 f
  U1315/X (STP_NR2_G_0P8)                  0.02       0.31 r
  U2020/X (STP_OAI22_0P5)                  0.03       0.34 f
  U2022/X (STP_AOI211_0P75)                0.03       0.37 r
  U2027/X (STP_AOAI211_2)                  0.04       0.41 f
  U2030/X (STP_NR4B_4)                     0.04       0.45 r
  U1267/X (STP_INV_2P5)                    0.02       0.46 f
  U1175/X (STP_NR2_G_2)                    0.02       0.48 r
  U1262/X (STP_ND2_S_6)                    0.02       0.50 f
  U1158/X (STP_NR2_1)                      0.03       0.53 r
  U2166/X (STP_ND2_S_0P8)                  0.02       0.55 f
  U1346/X (STP_OAI31_G_0P5)                0.01       0.56 r
  U2167/X (STP_AOI21_0P75)                 0.02       0.58 f
  U2170/X (STP_MUXI2_MG_0P5)               0.02       0.60 r
  message[4] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: codeword[8]
              (input port clocked by vclk)
  Endpoint: message[4] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_TAEC_decoder
                     ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[8] (in)                         0.00       0.00 r
  U1339/X (STP_EN2_3)                      0.05       0.05 f
  U1859/X (STP_EO3_3)                      0.04       0.09 r
  U1427/X (STP_INV_1P5)                    0.01       0.11 f
  U1886/X (STP_EO3_3)                      0.07       0.18 f
  U1556/X (STP_EO3_3)                      0.04       0.22 r
  U1213/X (STP_INV_2)                      0.03       0.24 f
  U1278/X (STP_ND2_G_4)                    0.02       0.26 r
  U1193/X (STP_INV_S_1)                    0.03       0.29 f
  U1315/X (STP_NR2_G_0P8)                  0.02       0.31 r
  U2020/X (STP_OAI22_0P5)                  0.03       0.34 f
  U2022/X (STP_AOI211_0P75)                0.03       0.37 r
  U2027/X (STP_AOAI211_2)                  0.04       0.41 f
  U2030/X (STP_NR4B_4)                     0.04       0.45 r
  U1267/X (STP_INV_2P5)                    0.02       0.46 f
  U1175/X (STP_NR2_G_2)                    0.02       0.48 r
  U1262/X (STP_ND2_S_6)                    0.02       0.50 f
  U1158/X (STP_NR2_1)                      0.03       0.53 r
  U2166/X (STP_ND2_S_0P8)                  0.02       0.55 f
  U1346/X (STP_OAI31_G_0P5)                0.01       0.56 r
  U2167/X (STP_AOI21_0P75)                 0.02       0.58 f
  U2170/X (STP_MUXI2_MG_0P5)               0.02       0.60 r
  message[4] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: codeword[8]
              (input port clocked by vclk)
  Endpoint: message[4] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_TAEC_decoder
                     ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[8] (in)                         0.00       0.00 r
  U1339/X (STP_EN2_3)                      0.05       0.05 f
  U1859/X (STP_EO3_3)                      0.04       0.09 r
  U1427/X (STP_INV_1P5)                    0.01       0.11 f
  U1886/X (STP_EO3_3)                      0.07       0.18 f
  U1556/X (STP_EO3_3)                      0.04       0.22 r
  U1213/X (STP_INV_2)                      0.03       0.24 f
  U1278/X (STP_ND2_G_4)                    0.02       0.26 r
  U1193/X (STP_INV_S_1)                    0.03       0.29 f
  U1315/X (STP_NR2_G_0P8)                  0.02       0.31 r
  U2020/X (STP_OAI22_0P5)                  0.03       0.34 f
  U2022/X (STP_AOI211_0P75)                0.03       0.37 r
  U2027/X (STP_AOAI211_2)                  0.04       0.41 f
  U2030/X (STP_NR4B_4)                     0.04       0.45 r
  U1267/X (STP_INV_2P5)                    0.02       0.46 f
  U1175/X (STP_NR2_G_2)                    0.02       0.48 r
  U1262/X (STP_ND2_S_6)                    0.02       0.50 f
  U1158/X (STP_NR2_1)                      0.03       0.53 r
  U2166/X (STP_ND2_S_0P8)                  0.02       0.55 f
  U1346/X (STP_OAI31_G_0P5)                0.01       0.56 r
  U2167/X (STP_AOI21_0P75)                 0.02       0.58 f
  U2170/X (STP_MUXI2_MG_0P5)               0.02       0.60 r
  message[4] (out)                         0.00       0.60 r
  data arrival time                                   0.60

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
