//  Catapult Ultra Synthesis 2023.1/1033555 (Production Release) Mon Feb 13 11:32:25 PST 2023
//  
//          Copyright (c) Siemens EDA, 1996-2023, All Rights Reserved.
//                        UNPUBLISHED, LICENSED SOFTWARE.
//             CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//                   PROPERTY OF SIEMENS EDA OR ITS LICENSORS.
//  
//  Running on Linux m111061545@ws41 3.10.0-1160.95.1.el7.x86_64 x86_64 aol
//  
//  Package information: SIFLIBS v26.1_0.0, HLS_PKGS v26.1_0.0, 
//                       SIF_TOOLKITS v26.1_0.0, SIF_XILINX v26.1_0.0, 
//                       SIF_ALTERA v26.1_0.0, CCS_LIBS v26.1_0.0, 
//                       CDS_PPRO v2022.1_1, CDS_DesigChecker v2023.1, 
//                       CDS_OASYS v21.1_2.5, CDS_PSR v22.2_0.9, 
//                       DesignPad v2.78_1.0
//  
//  Start time Mon Feb 26 23:41:49 2024
# -------------------------------------------------
# Logging session transcript to file "/tmp/log3806142d22de.0"
# Loading options from '$HOME/.catapult/2023.1-1033555.aol.reg'.
dofile ./directives.tcl
# > solution new -state initial
# Info: Branching solution 'solution.v2' at state 'initial' (PRJ-2)
# solution.v2
# > solution options defaults
# > solution options set /Input/CppStandard c++11
# c++11
# > solution options set /Input/TargetPlatform x86_64
# x86_64
# > solution options set /Input/SearchPath {../hls_c/inc ../cmodel/inc ../bmpUtil/inc} 
# ../hls_c/inc ../cmodel/inc ../bmpUtil/inc
# > solution options set /Output/GenerateCycleNetlist false
# false
# > solution options set /Flows/SCVerify/INVOKE_ARGS {./image/people_gray.bmp out_algorithm.bmp out_hw.bmp}
# ./image/people_gray.bmp out_algorithm.bmp out_hw.bmp
# > solution options set /Flows/SCVerify/INCL_DIRS {../hls_c/inc ../cmodel/inc ../bmpUtil/inc}
# ../hls_c/inc ../cmodel/inc ../bmpUtil/inc
# > solution options set /Flows/VSCode/INSTALL /bin
# /bin
# > flow package require /VSCode
# 10.6a
# > solution file add ../hls_c/inc/EdgeDetect.h -type CHEADER
# /INPUTFILES/1
# > solution file add ../hls_c/src/EdgeDetect_tb.cpp -type C++ -exclude true
# /INPUTFILES/2
# > solution file add {../bmpUtil/src/bmp_io.cpp} -type C++ -exclude true
# /INPUTFILES/3
# > options set Output/OutputVHDL false
# false
# > go new
# > solution design set EdgeDetect_IP::EdgeDetect_VerDer -top
# solution design set EdgeDetect_IP::EdgeDetect_VerDer -top (HC-8)
# > go compile
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Creating project directory '/home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/catapult_work/Catapult/'. (PRJ-1)
# Moving session transcript to file "/home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/catapult_work/catapult.log"
# Front End called with arguments: -I../hls_c/inc -I../cmodel/inc -I../bmpUtil/inc -- /home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/hls_c/inc/EdgeDetect.h (CIN-69)
# Edison Design Group C++/C Front End - Version 6.3 (CIN-1)
# Warning: $MGC_HOME/shared/include/ac_math/ac_shift.h(345): Cannot bind pragma 'hls_waive ISE' to any valid construct. Please check if a valid construct follows the pragma. (CIN-319)
# Warning: $MGC_HOME/shared/include/ac_math/ac_sqrt_pwl.h(200): Cannot bind pragma 'hls_waive CNS' to any valid construct. Please check if a valid construct follows the pragma. (CIN-319)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect.h(42): Pragma 'hls_design<top>' detected on class 'EdgeDetect_IP::EdgeDetect_Top' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 3.97 seconds, memory usage 1351060kB, peak memory usage 1351060kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'EdgeDetect_IP::EdgeDetect_VerDer.v1' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_VerDer.h(39): Found top design routine 'EdgeDetect_IP::EdgeDetect_VerDer' specified by directive (CIN-52)
# Warning: $PROJECT_HOME/../hls_c/inc/EdgeDetect_defs.h(46): Instantiating global variable 'kernel' which may be accessed outside this scope (CIN-18)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_VerDer.h(44): Inlining member function 'EdgeDetect_IP::EdgeDetect_VerDer::EdgeDetect_VerDer' on object '' (CIN-64)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_VerDer.h(47): Synthesizing method 'EdgeDetect_IP::EdgeDetect_VerDer::run' (CIN-13)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_VerDer.h(47): Inlining member function 'EdgeDetect_IP::EdgeDetect_VerDer::run' on object '' (CIN-64)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_VerDer.h(64): Pragma 'hls_pipeline_init_interval<1>' detected on '/EdgeDetect_IP::EdgeDetect_VerDer/run/VCOL' (CIN-203)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator-<10, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator&<11, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator==<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator&<11, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator==<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator/<11, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator/<11, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator/<11, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator/<11, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator&<11, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator==<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator&<11, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator==<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator==<10, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator*<8, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator*<8, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator*<8, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator!=<10, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator-<11, false>' (CIN-14)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_VerDer.h(47): Optimizing block '/EdgeDetect_IP::EdgeDetect_VerDer' ... (CIN-4)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_VerDer.h(47): INOUT port 'dat_in' is only used as an input. (OPT-10)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_VerDer.h(48): INOUT port 'widthIn' is only used as an input. (OPT-10)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_VerDer.h(49): INOUT port 'heightIn' is only used as an input. (OPT-10)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_VerDer.h(50): INOUT port 'dat_out' is only used as an output. (OPT-11)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_VerDer.h(51): INOUT port 'dy' is only used as an output. (OPT-11)
# Info: $PROJECT_HOME/../hls_c/inc/EdgeDetect_VerDer.h(44): Partition '/EdgeDetect_IP::EdgeDetect_VerDer/constructor' is found empty and is optimized away. (OPT-12)
# Design 'EdgeDetect_IP::EdgeDetect_VerDer' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Warning: Toplevel found in header $PROJECT_HOME/../hls_c/inc/EdgeDetect_VerDer.h, using $PROJECT_HOME/../hls_c/inc/EdgeDetect.h for header dependencies.
# Info: CDesignChecker Shell script written to '/home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/catapult_work/Catapult/EdgeDetect_IP_EdgeDetect_VerDer.v1/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'EdgeDetect_IP::EdgeDetect_VerDer.v1': elapsed time 2.81 seconds, memory usage 1351060kB, peak memory usage 1351060kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 44, Real ops = 10, Vars = 16 (SOL-21)
# > solution library add nangate-45nm_beh -- -rtlsyntool OasysRTL -vendor Nangate -technology 045nm
# > solution library add ccs_sample_mem
# > go libraries
# Info: Starting transformation 'libraries' on solution 'EdgeDetect_IP::EdgeDetect_VerDer.v1' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/fpops.lib' [FPOPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_connections.lib' [ccs_connections]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/nangate/nangate-45nm_beh.lib' [nangate-45nm_beh]... (LIB-49)
# Warning: Component library 'nangate-45nm_beh' created with a newer version of Catapult Library Builder, 2023.2/1033219 > 2023.1/1033555 (LIB-83)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_sample_mem.lib' [ccs_sample_mem]... (LIB-49)
# Info: Completed transformation 'libraries' on solution 'EdgeDetect_IP::EdgeDetect_VerDer.v1': elapsed time 0.39 seconds, memory usage 1351060kB, peak memory usage 1351060kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 44, Real ops = 10, Vars = 16 (SOL-21)
# > directive set -CLOCKS {clk {-CLOCK_PERIOD 10.0 -CLOCK_EDGE rising -CLOCK_UNCERTAINTY 0.0 -CLOCK_HIGH_TIME 5.0 -RESET_SYNC_NAME rst -RESET_ASYNC_NAME arst_n -RESET_KIND both -RESET_SYNC_ACTIVE high -RESET_ASYNC_ACTIVE low -ENABLE_ACTIVE high}}
# /CLOCKS {clk {-CLOCK_PERIOD 10.0 -CLOCK_EDGE rising -CLOCK_UNCERTAINTY 0.0 -CLOCK_HIGH_TIME 5.0 -RESET_SYNC_NAME rst -RESET_ASYNC_NAME arst_n -RESET_KIND both -RESET_SYNC_ACTIVE high -RESET_ASYNC_ACTIVE low -ENABLE_ACTIVE high}}
# > go assembly
# Info: Starting transformation 'assembly' on solution 'EdgeDetect_IP::EdgeDetect_VerDer.v1' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'EdgeDetect_IP::EdgeDetect_VerDer.v1': elapsed time 0.12 seconds, memory usage 1359292kB, peak memory usage 1359292kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 45, Real ops = 11, Vars = 19 (SOL-21)
# > directive set /EdgeDetect_IP::EdgeDetect_VerDer/dat_in:rsc -MAP_TO_MODULE ccs_ioport.ccs_in_wait_coupled
# /EdgeDetect_IP::EdgeDetect_VerDer/dat_in:rsc/MAP_TO_MODULE ccs_ioport.ccs_in_wait_coupled
# > directive set /EdgeDetect_IP::EdgeDetect_VerDer/widthIn:rsc -MAP_TO_MODULE {[DirectInput]}
# /EdgeDetect_IP::EdgeDetect_VerDer/widthIn:rsc/MAP_TO_MODULE {[DirectInput]}
# > directive set /EdgeDetect_IP::EdgeDetect_VerDer/heightIn:rsc -MAP_TO_MODULE {[DirectInput]}
# /EdgeDetect_IP::EdgeDetect_VerDer/heightIn:rsc/MAP_TO_MODULE {[DirectInput]}
# > directive set /EdgeDetect_IP::EdgeDetect_VerDer/run/line_buf0:rsc -MAP_TO_MODULE ccs_sample_mem.ccs_ram_sync_singleport
# /EdgeDetect_IP::EdgeDetect_VerDer/run/line_buf0:rsc/MAP_TO_MODULE ccs_sample_mem.ccs_ram_sync_singleport
# > directive set /EdgeDetect_IP::EdgeDetect_VerDer/run/line_buf0:rsc -EXTERNAL_MEMORY true
# /EdgeDetect_IP::EdgeDetect_VerDer/run/line_buf0:rsc/EXTERNAL_MEMORY true
# > directive set /EdgeDetect_IP::EdgeDetect_VerDer/run/line_buf0:rsc -GEN_EXTERNAL_ENABLE true
# /EdgeDetect_IP::EdgeDetect_VerDer/run/line_buf0:rsc/GEN_EXTERNAL_ENABLE true
# > directive set /EdgeDetect_IP::EdgeDetect_VerDer/run/line_buf1:rsc -MAP_TO_MODULE ccs_sample_mem.ccs_ram_sync_singleport
# /EdgeDetect_IP::EdgeDetect_VerDer/run/line_buf1:rsc/MAP_TO_MODULE ccs_sample_mem.ccs_ram_sync_singleport
# > directive set /EdgeDetect_IP::EdgeDetect_VerDer/run/line_buf1:rsc -EXTERNAL_MEMORY true
# /EdgeDetect_IP::EdgeDetect_VerDer/run/line_buf1:rsc/EXTERNAL_MEMORY true
# > directive set /EdgeDetect_IP::EdgeDetect_VerDer/run/line_buf1:rsc -GEN_EXTERNAL_ENABLE true
# /EdgeDetect_IP::EdgeDetect_VerDer/run/line_buf1:rsc/GEN_EXTERNAL_ENABLE true
# > directive set /EdgeDetect_IP::EdgeDetect_VerDer -RESET_CLEARS_ALL_REGS no
# /EdgeDetect_IP::EdgeDetect_VerDer/RESET_CLEARS_ALL_REGS no
# > go architect
# Info: Starting transformation 'loops' on solution 'EdgeDetect_IP::EdgeDetect_VerDer.v1' (SOL-8)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_VerDer.h(65): Loop '/EdgeDetect_IP::EdgeDetect_VerDer/run/VCOL' is left rolled. (LOOP-4)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_VerDer.h(63): Loop '/EdgeDetect_IP::EdgeDetect_VerDer/run/VROW' is left rolled. (LOOP-4)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_VerDer.h(47): Loop '/EdgeDetect_IP::EdgeDetect_VerDer/run/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'EdgeDetect_IP::EdgeDetect_VerDer.v1': elapsed time 0.05 seconds, memory usage 1359292kB, peak memory usage 1359292kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 49, Real ops = 11, Vars = 21 (SOL-21)
# Info: Starting transformation 'memories' on solution 'EdgeDetect_IP::EdgeDetect_VerDer.v1' (SOL-8)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_VerDer.h(54): Memory Resource '/EdgeDetect_IP::EdgeDetect_VerDer/run/line_buf0:rsc' (from var: line_buf0) mapped to 'ccs_sample_mem.ccs_ram_sync_singleport' (size: 963 x 16). (MEM-4)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_VerDer.h(55): Memory Resource '/EdgeDetect_IP::EdgeDetect_VerDer/run/line_buf1:rsc' (from var: line_buf1) mapped to 'ccs_sample_mem.ccs_ram_sync_singleport' (size: 963 x 16). (MEM-4)
# Info: Completed transformation 'memories' on solution 'EdgeDetect_IP::EdgeDetect_VerDer.v1': elapsed time 0.12 seconds, memory usage 1359292kB, peak memory usage 1359292kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 43, Real ops = 11, Vars = 21 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'EdgeDetect_IP::EdgeDetect_VerDer.v1' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'EdgeDetect_IP::EdgeDetect_VerDer.v1': elapsed time 0.02 seconds, memory usage 1359292kB, peak memory usage 1359292kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 43, Real ops = 11, Vars = 21 (SOL-21)
# Info: Starting transformation 'architect' on solution 'EdgeDetect_IP::EdgeDetect_VerDer.v1' (SOL-8)
# Design 'EdgeDetect_IP::EdgeDetect_VerDer' contains '25' real operations. (SOL-11)
# Warning: Extrapolation detected. Script '/home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/catapult_work/Catapult/EdgeDetect_IP_EdgeDetect_VerDer.v1/adjust_char_library.tcl' generated. (LIB-142)
# Info: Completed transformation 'architect' on solution 'EdgeDetect_IP::EdgeDetect_VerDer.v1': elapsed time 0.19 seconds, memory usage 1351100kB, peak memory usage 1359292kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 132, Real ops = 25, Vars = 36 (SOL-21)
# > go extract
# Info: Starting transformation 'allocate' on solution 'EdgeDetect_IP::EdgeDetect_VerDer.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/EdgeDetect_IP::EdgeDetect_VerDer/run' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_VerDer.h(65): Prescheduled LOOP '/EdgeDetect_IP::EdgeDetect_VerDer/run/VCOL' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_VerDer.h(63): Prescheduled LOOP '/EdgeDetect_IP::EdgeDetect_VerDer/run/VROW' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_VerDer.h(47): Prescheduled LOOP '/EdgeDetect_IP::EdgeDetect_VerDer/run/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_VerDer.h(47): Prescheduled LOOP '/EdgeDetect_IP::EdgeDetect_VerDer/run/run:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_VerDer.h(47): Prescheduled SEQUENTIAL '/EdgeDetect_IP::EdgeDetect_VerDer/run' (total length 6 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/../hls_c/inc/EdgeDetect_VerDer.h(47): Initial schedule of SEQUENTIAL '/EdgeDetect_IP::EdgeDetect_VerDer/run': Latency = 4, Area (Datapath, Register, Total) = 859.29, 614.99, 1474.29 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Input operation 'VCOL:if#4:asn#1' moved from c-step 1 to c-step 2 to save registers (SCHD-49)
# Input operation 'VCOL:if#4:asn#1' moved from c-step 1 to c-step 3 to save registers (SCHD-49)
# Input operation 'operator-<11,false>:asn' moved from c-step 1 to c-step 2 to save registers (SCHD-49)
# Info: $PROJECT_HOME/../hls_c/inc/EdgeDetect_VerDer.h(47): Final schedule of SEQUENTIAL '/EdgeDetect_IP::EdgeDetect_VerDer/run': Latency = 3, Area (Datapath, Register, Total) = 514.18, 605.95, 1120.13 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'EdgeDetect_IP::EdgeDetect_VerDer.v1': elapsed time 0.21 seconds, memory usage 1351100kB, peak memory usage 1359292kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 132, Real ops = 25, Vars = 36 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'EdgeDetect_IP::EdgeDetect_VerDer.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/EdgeDetect_IP::EdgeDetect_VerDer/run' (CRAAS-1)
# Global signal 'dat_in:rsc.rdy' added to design 'EdgeDetect_IP::EdgeDetect_VerDer' for component 'dat_in:rsci' (LIB-3)
# Global signal 'dat_in:rsc.vld' added to design 'EdgeDetect_IP::EdgeDetect_VerDer' for component 'dat_in:rsci' (LIB-3)
# Global signal 'dat_in:rsc.dat' added to design 'EdgeDetect_IP::EdgeDetect_VerDer' for component 'dat_in:rsci' (LIB-3)
# Info: $PROJECT_HOME/../hls_c/inc/EdgeDetect_VerDer.h(67): Creating buffer for wait controller for component 'dat_in:rsc' (SCHD-46)
# Global signal 'dat_out:rsc.rdy' added to design 'EdgeDetect_IP::EdgeDetect_VerDer' for component 'dat_out:rsci' (LIB-3)
# Global signal 'dat_out:rsc.vld' added to design 'EdgeDetect_IP::EdgeDetect_VerDer' for component 'dat_out:rsci' (LIB-3)
# Global signal 'dat_out:rsc.dat' added to design 'EdgeDetect_IP::EdgeDetect_VerDer' for component 'dat_out:rsci' (LIB-3)
# Global signal 'dy:rsc.rdy' added to design 'EdgeDetect_IP::EdgeDetect_VerDer' for component 'dy:rsci' (LIB-3)
# Global signal 'dy:rsc.vld' added to design 'EdgeDetect_IP::EdgeDetect_VerDer' for component 'dy:rsci' (LIB-3)
# Global signal 'dy:rsc.dat' added to design 'EdgeDetect_IP::EdgeDetect_VerDer' for component 'dy:rsci' (LIB-3)
# Global signal 'line_buf0:rsc.en' added to design 'EdgeDetect_IP::EdgeDetect_VerDer' for component 'line_buf0:rsci' (LIB-3)
# Global signal 'line_buf0:rsc.q' added to design 'EdgeDetect_IP::EdgeDetect_VerDer' for component 'line_buf0:rsci' (LIB-3)
# Global signal 'line_buf0:rsc.we' added to design 'EdgeDetect_IP::EdgeDetect_VerDer' for component 'line_buf0:rsci' (LIB-3)
# Global signal 'line_buf0:rsc.d' added to design 'EdgeDetect_IP::EdgeDetect_VerDer' for component 'line_buf0:rsci' (LIB-3)
# Global signal 'line_buf0:rsc.adr' added to design 'EdgeDetect_IP::EdgeDetect_VerDer' for component 'line_buf0:rsci' (LIB-3)
# Global signal 'line_buf1:rsc.en' added to design 'EdgeDetect_IP::EdgeDetect_VerDer' for component 'line_buf1:rsci' (LIB-3)
# Global signal 'line_buf1:rsc.q' added to design 'EdgeDetect_IP::EdgeDetect_VerDer' for component 'line_buf1:rsci' (LIB-3)
# Global signal 'line_buf1:rsc.we' added to design 'EdgeDetect_IP::EdgeDetect_VerDer' for component 'line_buf1:rsci' (LIB-3)
# Global signal 'line_buf1:rsc.d' added to design 'EdgeDetect_IP::EdgeDetect_VerDer' for component 'line_buf1:rsci' (LIB-3)
# Global signal 'line_buf1:rsc.adr' added to design 'EdgeDetect_IP::EdgeDetect_VerDer' for component 'line_buf1:rsci' (LIB-3)
# Info: $PROJECT_HOME/../hls_c/inc/EdgeDetect_VerDer.h(65): Loop '/EdgeDetect_IP::EdgeDetect_VerDer/run/VCOL' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'EdgeDetect_IP::EdgeDetect_VerDer.v1': elapsed time 2.48 seconds, memory usage 1351100kB, peak memory usage 1359292kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 425, Real ops = 53, Vars = 226 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'EdgeDetect_IP::EdgeDetect_VerDer.v1' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'EdgeDetect_IP::EdgeDetect_VerDer.v1': elapsed time 0.61 seconds, memory usage 1351100kB, peak memory usage 1359292kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 464, Real ops = 197, Vars = 207 (SOL-21)
# Info: Starting transformation 'instance' on solution 'EdgeDetect_IP::EdgeDetect_VerDer.v1' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'EdgeDetect_IP::EdgeDetect_VerDer.v1': elapsed time 0.71 seconds, memory usage 1351100kB, peak memory usage 1359292kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 449, Real ops = 172, Vars = 404 (SOL-21)
# Info: Starting transformation 'extract' on solution 'EdgeDetect_IP::EdgeDetect_VerDer.v1' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_in_wait_coupled_v1.v
# Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/catapult_work/Catapult/EdgeDetect_IP_EdgeDetect_VerDer.v1/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_in_wait_coupled_v1.v
# Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/catapult_work/Catapult/EdgeDetect_IP_EdgeDetect_VerDer.v1/concat_sim_rtl.v
# Generating SCVerify testbench files
# Warning: Toplevel found in header $PROJECT_HOME/../hls_c/inc/EdgeDetect_VerDer.h, using $PROJECT_HOME/../hls_c/inc/EdgeDetect.h for header dependencies.
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'EdgeDetect_IP::EdgeDetect_VerDer.v1': elapsed time 2.70 seconds, memory usage 1351100kB, peak memory usage 1359292kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 458, Real ops = 176, Vars = 202 (SOL-21)
# > go new
# > solution design set EdgeDetect_IP::EdgeDetect_HorDer -top
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
# solution design set EdgeDetect_IP::EdgeDetect_HorDer -top (HC-8)
# > go compile
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Front End called with arguments: -I../hls_c/inc -I../cmodel/inc -I../bmpUtil/inc -- /home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/hls_c/inc/EdgeDetect.h (CIN-69)
# Edison Design Group C++/C Front End - Version 6.3 (CIN-1)
# Warning: $MGC_HOME/shared/include/ac_math/ac_shift.h(345): Cannot bind pragma 'hls_waive ISE' to any valid construct. Please check if a valid construct follows the pragma. (CIN-319)
# Warning: $MGC_HOME/shared/include/ac_math/ac_sqrt_pwl.h(200): Cannot bind pragma 'hls_waive CNS' to any valid construct. Please check if a valid construct follows the pragma. (CIN-319)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect.h(42): Pragma 'hls_design<top>' detected on class 'EdgeDetect_IP::EdgeDetect_Top' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 3.72 seconds, memory usage 1416636kB, peak memory usage 1416636kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'EdgeDetect_IP::EdgeDetect_HorDer.v1' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_HorDer.h(38): Found top design routine 'EdgeDetect_IP::EdgeDetect_HorDer' specified by directive (CIN-52)
# Warning: $PROJECT_HOME/../hls_c/inc/EdgeDetect_defs.h(46): Instantiating global variable 'kernel' which may be accessed outside this scope (CIN-18)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_HorDer.h(41): Inlining member function 'EdgeDetect_IP::EdgeDetect_HorDer::EdgeDetect_HorDer' on object '' (CIN-64)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_HorDer.h(44): Synthesizing method 'EdgeDetect_IP::EdgeDetect_HorDer::run' (CIN-13)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_HorDer.h(44): Inlining member function 'EdgeDetect_IP::EdgeDetect_HorDer::run' on object '' (CIN-64)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_HorDer.h(60): Pragma 'hls_pipeline_init_interval<1>' detected on '/EdgeDetect_IP::EdgeDetect_HorDer/run/HCOL' (CIN-203)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator-<11, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator==<11, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator*<8, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator*<8, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator*<8, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator!=<11, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator-<10, false>' (CIN-14)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_HorDer.h(44): Optimizing block '/EdgeDetect_IP::EdgeDetect_HorDer' ... (CIN-4)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_HorDer.h(44): INOUT port 'dat_in' is only used as an input. (OPT-10)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_HorDer.h(45): INOUT port 'widthIn' is only used as an input. (OPT-10)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_HorDer.h(46): INOUT port 'heightIn' is only used as an input. (OPT-10)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_HorDer.h(47): INOUT port 'dx' is only used as an output. (OPT-11)
# Info: $PROJECT_HOME/../hls_c/inc/EdgeDetect_HorDer.h(41): Partition '/EdgeDetect_IP::EdgeDetect_HorDer/constructor' is found empty and is optimized away. (OPT-12)
# Design 'EdgeDetect_IP::EdgeDetect_HorDer' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Warning: Toplevel found in header $PROJECT_HOME/../hls_c/inc/EdgeDetect_HorDer.h, using $PROJECT_HOME/../hls_c/inc/EdgeDetect.h for header dependencies.
# Info: CDesignChecker Shell script written to '/home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/catapult_work/Catapult/EdgeDetect_IP_EdgeDetect_HorDer.v1/CDesignChecker/design_checker.sh'
# Warning: VSCode workspace '/home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/catapult_work/.vscode' exists - overwriting files
# Info: Completed transformation 'compile' on solution 'EdgeDetect_IP::EdgeDetect_HorDer.v1': elapsed time 2.83 seconds, memory usage 1416636kB, peak memory usage 1416636kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 25, Real ops = 9, Vars = 12 (SOL-21)
# > solution library add nangate-45nm_beh -- -rtlsyntool OasysRTL -vendor Nangate -technology 045nm
# > solution library add ccs_sample_mem
# > go libraries
# Info: Starting transformation 'libraries' on solution 'EdgeDetect_IP::EdgeDetect_HorDer.v1' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'EdgeDetect_IP::EdgeDetect_HorDer.v1': elapsed time 0.22 seconds, memory usage 1416636kB, peak memory usage 1416636kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 25, Real ops = 9, Vars = 12 (SOL-21)
# > directive set -CLOCKS {clk {-CLOCK_PERIOD 10.0 -CLOCK_EDGE rising -CLOCK_UNCERTAINTY 0.0 -CLOCK_HIGH_TIME 5.0 -RESET_SYNC_NAME rst -RESET_ASYNC_NAME arst_n -RESET_KIND both -RESET_SYNC_ACTIVE high -RESET_ASYNC_ACTIVE low -ENABLE_ACTIVE high}}
# /CLOCKS {clk {-CLOCK_PERIOD 10.0 -CLOCK_EDGE rising -CLOCK_UNCERTAINTY 0.0 -CLOCK_HIGH_TIME 5.0 -RESET_SYNC_NAME rst -RESET_ASYNC_NAME arst_n -RESET_KIND both -RESET_SYNC_ACTIVE high -RESET_ASYNC_ACTIVE low -ENABLE_ACTIVE high}}
# > go assembly
# Info: Starting transformation 'assembly' on solution 'EdgeDetect_IP::EdgeDetect_HorDer.v1' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'EdgeDetect_IP::EdgeDetect_HorDer.v1': elapsed time 0.14 seconds, memory usage 1416636kB, peak memory usage 1416636kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 26, Real ops = 10, Vars = 15 (SOL-21)
# > directive set /EdgeDetect_IP::EdgeDetect_HorDer/dat_in:rsc -MAP_TO_MODULE ccs_ioport.ccs_in_wait_coupled
# /EdgeDetect_IP::EdgeDetect_HorDer/dat_in:rsc/MAP_TO_MODULE ccs_ioport.ccs_in_wait_coupled
# > directive set /EdgeDetect_IP::EdgeDetect_HorDer/widthIn:rsc -MAP_TO_MODULE {[DirectInput]}
# /EdgeDetect_IP::EdgeDetect_HorDer/widthIn:rsc/MAP_TO_MODULE {[DirectInput]}
# > directive set /EdgeDetect_IP::EdgeDetect_HorDer/heightIn:rsc -MAP_TO_MODULE {[DirectInput]}
# /EdgeDetect_IP::EdgeDetect_HorDer/heightIn:rsc/MAP_TO_MODULE {[DirectInput]}
# > directive set /EdgeDetect_IP::EdgeDetect_HorDer -RESET_CLEARS_ALL_REGS no
# /EdgeDetect_IP::EdgeDetect_HorDer/RESET_CLEARS_ALL_REGS no
# > go architect
# Info: Starting transformation 'loops' on solution 'EdgeDetect_IP::EdgeDetect_HorDer.v1' (SOL-8)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_HorDer.h(61): Loop '/EdgeDetect_IP::EdgeDetect_HorDer/run/HCOL' is left rolled. (LOOP-4)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_HorDer.h(59): Loop '/EdgeDetect_IP::EdgeDetect_HorDer/run/HROW' is left rolled. (LOOP-4)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_HorDer.h(44): Loop '/EdgeDetect_IP::EdgeDetect_HorDer/run/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'EdgeDetect_IP::EdgeDetect_HorDer.v1': elapsed time 0.07 seconds, memory usage 1416636kB, peak memory usage 1416636kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 30, Real ops = 10, Vars = 17 (SOL-21)
# Info: Starting transformation 'memories' on solution 'EdgeDetect_IP::EdgeDetect_HorDer.v1' (SOL-8)
# Info: Completed transformation 'memories' on solution 'EdgeDetect_IP::EdgeDetect_HorDer.v1': elapsed time 0.12 seconds, memory usage 1416636kB, peak memory usage 1416636kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 26, Real ops = 10, Vars = 17 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'EdgeDetect_IP::EdgeDetect_HorDer.v1' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'EdgeDetect_IP::EdgeDetect_HorDer.v1': elapsed time 0.02 seconds, memory usage 1416636kB, peak memory usage 1416636kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 26, Real ops = 10, Vars = 17 (SOL-21)
# Info: Starting transformation 'architect' on solution 'EdgeDetect_IP::EdgeDetect_HorDer.v1' (SOL-8)
# Design 'EdgeDetect_IP::EdgeDetect_HorDer' contains '16' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'EdgeDetect_IP::EdgeDetect_HorDer.v1': elapsed time 0.22 seconds, memory usage 1416636kB, peak memory usage 1514944kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 82, Real ops = 16, Vars = 24 (SOL-21)
# > go extract
# Info: Starting transformation 'allocate' on solution 'EdgeDetect_IP::EdgeDetect_HorDer.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/EdgeDetect_IP::EdgeDetect_HorDer/run' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_HorDer.h(61): Prescheduled LOOP '/EdgeDetect_IP::EdgeDetect_HorDer/run/HCOL' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_HorDer.h(59): Prescheduled LOOP '/EdgeDetect_IP::EdgeDetect_HorDer/run/HROW' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_HorDer.h(44): Prescheduled LOOP '/EdgeDetect_IP::EdgeDetect_HorDer/run/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_HorDer.h(44): Prescheduled LOOP '/EdgeDetect_IP::EdgeDetect_HorDer/run/run:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_HorDer.h(44): Prescheduled SEQUENTIAL '/EdgeDetect_IP::EdgeDetect_HorDer/run' (total length 6 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/../hls_c/inc/EdgeDetect_HorDer.h(44): Initial schedule of SEQUENTIAL '/EdgeDetect_IP::EdgeDetect_HorDer/run': Latency = 3, Area (Datapath, Register, Total) = 662.68, 357.24, 1019.91 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Input operation 'HCOL:if#2:asn#1' moved from c-step 1 to c-step 2 to save registers (SCHD-49)
# Info: $PROJECT_HOME/../hls_c/inc/EdgeDetect_HorDer.h(44): Final schedule of SEQUENTIAL '/EdgeDetect_IP::EdgeDetect_HorDer/run': Latency = 2, Area (Datapath, Register, Total) = 322.82, 321.06, 643.88 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'EdgeDetect_IP::EdgeDetect_HorDer.v1': elapsed time 0.18 seconds, memory usage 1416636kB, peak memory usage 1514944kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 82, Real ops = 16, Vars = 24 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'EdgeDetect_IP::EdgeDetect_HorDer.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/EdgeDetect_IP::EdgeDetect_HorDer/run' (CRAAS-1)
# Global signal 'dat_in:rsc.rdy' added to design 'EdgeDetect_IP::EdgeDetect_HorDer' for component 'dat_in:rsci' (LIB-3)
# Global signal 'dat_in:rsc.vld' added to design 'EdgeDetect_IP::EdgeDetect_HorDer' for component 'dat_in:rsci' (LIB-3)
# Global signal 'dat_in:rsc.dat' added to design 'EdgeDetect_IP::EdgeDetect_HorDer' for component 'dat_in:rsci' (LIB-3)
# Info: $PROJECT_HOME/../hls_c/inc/EdgeDetect_HorDer.h(65): Creating buffer for wait controller for component 'dat_in:rsc' (SCHD-46)
# Global signal 'dx:rsc.rdy' added to design 'EdgeDetect_IP::EdgeDetect_HorDer' for component 'dx:rsci' (LIB-3)
# Global signal 'dx:rsc.vld' added to design 'EdgeDetect_IP::EdgeDetect_HorDer' for component 'dx:rsci' (LIB-3)
# Global signal 'dx:rsc.dat' added to design 'EdgeDetect_IP::EdgeDetect_HorDer' for component 'dx:rsci' (LIB-3)
# Info: $PROJECT_HOME/../hls_c/inc/EdgeDetect_HorDer.h(61): Loop '/EdgeDetect_IP::EdgeDetect_HorDer/run/HCOL' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'EdgeDetect_IP::EdgeDetect_HorDer.v1': elapsed time 2.03 seconds, memory usage 1416636kB, peak memory usage 1514944kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 161, Real ops = 29, Vars = 103 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'EdgeDetect_IP::EdgeDetect_HorDer.v1' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'EdgeDetect_IP::EdgeDetect_HorDer.v1': elapsed time 0.33 seconds, memory usage 1416636kB, peak memory usage 1514944kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 276, Real ops = 106, Vars = 108 (SOL-21)
# Info: Starting transformation 'instance' on solution 'EdgeDetect_IP::EdgeDetect_HorDer.v1' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'EdgeDetect_IP::EdgeDetect_HorDer.v1': elapsed time 0.46 seconds, memory usage 1416636kB, peak memory usage 1514944kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 253, Real ops = 88, Vars = 246 (SOL-21)
# Info: Starting transformation 'extract' on solution 'EdgeDetect_IP::EdgeDetect_HorDer.v1' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_in_wait_coupled_v1.v
# Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/catapult_work/Catapult/EdgeDetect_IP_EdgeDetect_HorDer.v1/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_in_wait_coupled_v1.v
# Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/catapult_work/Catapult/EdgeDetect_IP_EdgeDetect_HorDer.v1/concat_sim_rtl.v
# Generating SCVerify testbench files
# Warning: Toplevel found in header $PROJECT_HOME/../hls_c/inc/EdgeDetect_HorDer.h, using $PROJECT_HOME/../hls_c/inc/EdgeDetect.h for header dependencies.
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'EdgeDetect_IP::EdgeDetect_HorDer.v1': elapsed time 2.29 seconds, memory usage 1416636kB, peak memory usage 1514944kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 254, Real ops = 90, Vars = 104 (SOL-21)
# > go new
# > solution design set EdgeDetect_IP::EdgeDetect_MagAng -top
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
# solution design set EdgeDetect_IP::EdgeDetect_MagAng -top (HC-8)
# > go compile
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Front End called with arguments: -I../hls_c/inc -I../cmodel/inc -I../bmpUtil/inc -- /home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/hls_c/inc/EdgeDetect.h (CIN-69)
# Edison Design Group C++/C Front End - Version 6.3 (CIN-1)
# Warning: $MGC_HOME/shared/include/ac_math/ac_shift.h(345): Cannot bind pragma 'hls_waive ISE' to any valid construct. Please check if a valid construct follows the pragma. (CIN-319)
# Warning: $MGC_HOME/shared/include/ac_math/ac_sqrt_pwl.h(200): Cannot bind pragma 'hls_waive CNS' to any valid construct. Please check if a valid construct follows the pragma. (CIN-319)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect.h(42): Pragma 'hls_design<top>' detected on class 'EdgeDetect_IP::EdgeDetect_Top' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 3.80 seconds, memory usage 1416636kB, peak memory usage 1514944kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'EdgeDetect_IP::EdgeDetect_MagAng.v1' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_MagAng.h(39): Found top design routine 'EdgeDetect_IP::EdgeDetect_MagAng' specified by directive (CIN-52)
# Warning: $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h(98): Instantiating global variable 'atan_pow2_table' which may be accessed outside this scope (CIN-18)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_MagAng.h(42): Inlining member function 'EdgeDetect_IP::EdgeDetect_MagAng::EdgeDetect_MagAng' on object '' (CIN-64)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_MagAng.h(45): Synthesizing method 'EdgeDetect_IP::EdgeDetect_MagAng::run' (CIN-13)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_MagAng.h(45): Inlining member function 'EdgeDetect_IP::EdgeDetect_MagAng::run' on object '' (CIN-64)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_MagAng.h(60): Pragma 'hls_pipeline_init_interval<1>' detected on '/EdgeDetect_IP::EdgeDetect_MagAng/run/MCOL' (CIN-203)
# $MGC_HOME/shared/include/ac_math/ac_sqrt_pwl.h(146): Inlining routine 'ac_math::ac_sqrt_pwl<AC_TRN, 19, 19, AC_TRN, AC_WRAP, 16, 9, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_math/ac_normalize.h(123): Inlining routine 'ac_math::ac_normalize<19, 19, false, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1337): Inlining routine 'operator<<=<19, 0, false, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1337): Inlining routine 'operator!=<19, 19, false, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_math/ac_shift.h(337): Inlining routine 'ac_math::ac_shift_left<25, 1, AC_TRN, AC_WRAP, 16, 9, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1337): Inlining routine 'operator<<<33, 9, false, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1337): Inlining routine 'operator==<19, 19, false, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h(190): Inlining routine 'ac_math::ac_atan2_cordic<9, 9, AC_TRN, AC_WRAP, 9, 9, AC_TRN, AC_WRAP, 8, 3, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1337): Inlining routine 'operator<<9, 9, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h(171): Inlining routine 'ac_math::atan_2mi' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1337): Inlining routine 'operator>><26, 10, false, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1337): Inlining routine 'operator>><27, 11, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1337): Inlining routine 'operator<<27, 11, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1337): Inlining routine 'operator<<9, 9, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1337): Inlining routine 'operator<<9, 9, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator-<11, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator-<10, false>' (CIN-14)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_MagAng.h(45): Optimizing block '/EdgeDetect_IP::EdgeDetect_MagAng' ... (CIN-4)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_MagAng.h(45): INOUT port 'dx_in' is only used as an input. (OPT-10)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_MagAng.h(46): INOUT port 'dy_in' is only used as an input. (OPT-10)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_MagAng.h(47): INOUT port 'widthIn' is only used as an input. (OPT-10)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_MagAng.h(48): INOUT port 'heightIn' is only used as an input. (OPT-10)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_MagAng.h(49): INOUT port 'magn' is only used as an output. (OPT-11)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_MagAng.h(50): INOUT port 'angle' is only used as an output. (OPT-11)
# Info: $PROJECT_HOME/../hls_c/inc/EdgeDetect_MagAng.h(42): Partition '/EdgeDetect_IP::EdgeDetect_MagAng/constructor' is found empty and is optimized away. (OPT-12)
# Warning: $MGC_HOME/shared/include/ac_math/ac_sqrt_pwl.h(177): Reducing the number of bits used to represent array elements of 'ac_math::ac_sqrt_pwl<AC_TRN,19,19,AC_TRN,AC_WRAP,16,9,AC_TRN,AC_WRAP>:m_lut.rom', from '10' bits to '6' bits. (MEM-87)
# Warning: $MGC_HOME/shared/include/ac_math/ac_sqrt_pwl.h(178): Reducing the number of bits used to represent array elements of 'ac_math::ac_sqrt_pwl<AC_TRN,19,19,AC_TRN,AC_WRAP,16,9,AC_TRN,AC_WRAP>:c_lut.rom', from '13' bits to '10' bits. (MEM-87)
# Warning: $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h(98): Reducing the number of bits used to represent array elements of 'ac_math::atan_pow2_table', from '71' bits to '12' bits. (MEM-87)
# $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h(217): Loop '/EdgeDetect_IP::EdgeDetect_MagAng/run/ac_math::ac_atan2_cordic<9,9,AC_TRN,AC_WRAP,9,9,AC_TRN,AC_WRAP,8,3,AC_TRN,AC_WRAP>:for' iterated at most 8 times. (LOOP-2)
# Design 'EdgeDetect_IP::EdgeDetect_MagAng' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Warning: Toplevel found in header $PROJECT_HOME/../hls_c/inc/EdgeDetect_MagAng.h, using $PROJECT_HOME/../hls_c/inc/EdgeDetect.h for header dependencies.
# Info: CDesignChecker Shell script written to '/home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/catapult_work/Catapult/EdgeDetect_IP_EdgeDetect_MagAng.v1/CDesignChecker/design_checker.sh'
# Warning: VSCode workspace '/home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/catapult_work/.vscode' exists - overwriting files
# Info: Completed transformation 'compile' on solution 'EdgeDetect_IP::EdgeDetect_MagAng.v1': elapsed time 3.79 seconds, memory usage 1416636kB, peak memory usage 1514944kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 210, Real ops = 90, Vars = 49 (SOL-21)
# > solution library add nangate-45nm_beh -- -rtlsyntool OasysRTL -vendor Nangate -technology 045nm
# > solution library add ccs_sample_mem
# > go libraries
# Info: Starting transformation 'libraries' on solution 'EdgeDetect_IP::EdgeDetect_MagAng.v1' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'EdgeDetect_IP::EdgeDetect_MagAng.v1': elapsed time 0.25 seconds, memory usage 1416636kB, peak memory usage 1514944kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 210, Real ops = 90, Vars = 49 (SOL-21)
# > directive set -CLOCKS {clk {-CLOCK_PERIOD 10.0 -CLOCK_EDGE rising -CLOCK_UNCERTAINTY 0.0 -CLOCK_HIGH_TIME 5.0 -RESET_SYNC_NAME rst -RESET_ASYNC_NAME arst_n -RESET_KIND both -RESET_SYNC_ACTIVE high -RESET_ASYNC_ACTIVE low -ENABLE_ACTIVE high}}
# /CLOCKS {clk {-CLOCK_PERIOD 10.0 -CLOCK_EDGE rising -CLOCK_UNCERTAINTY 0.0 -CLOCK_HIGH_TIME 5.0 -RESET_SYNC_NAME rst -RESET_ASYNC_NAME arst_n -RESET_KIND both -RESET_SYNC_ACTIVE high -RESET_ASYNC_ACTIVE low -ENABLE_ACTIVE high}}
# > go assembly
# Info: Starting transformation 'assembly' on solution 'EdgeDetect_IP::EdgeDetect_MagAng.v1' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'EdgeDetect_IP::EdgeDetect_MagAng.v1': elapsed time 0.30 seconds, memory usage 1449404kB, peak memory usage 1514944kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 226, Real ops = 95, Vars = 52 (SOL-21)
# > directive set /EdgeDetect_IP::EdgeDetect_MagAng/run/ac_math::ac_atan2_cordic<9,9,AC_TRN,AC_WRAP,9,9,AC_TRN,AC_WRAP,8,3,AC_TRN,AC_WRAP>:for -UNROLL yes
# /EdgeDetect_IP::EdgeDetect_MagAng/run/ac_math::ac_atan2_cordic<9,9,AC_TRN,AC_WRAP,9,9,AC_TRN,AC_WRAP,8,3,AC_TRN,AC_WRAP>:for/UNROLL yes
# > directive set /EdgeDetect_IP::EdgeDetect_MagAng -RESET_CLEARS_ALL_REGS no
# /EdgeDetect_IP::EdgeDetect_MagAng/RESET_CLEARS_ALL_REGS no
# > go architect
# Info: Starting transformation 'loops' on solution 'EdgeDetect_IP::EdgeDetect_MagAng.v1' (SOL-8)
# $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h(217): Loop '/EdgeDetect_IP::EdgeDetect_MagAng/run/ac_math::ac_atan2_cordic<9,9,AC_TRN,AC_WRAP,9,9,AC_TRN,AC_WRAP,8,3,AC_TRN,AC_WRAP>:for' is being fully unrolled (8 times). (LOOP-7)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_MagAng.h(61): Loop '/EdgeDetect_IP::EdgeDetect_MagAng/run/MCOL' is left rolled. (LOOP-4)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_MagAng.h(59): Loop '/EdgeDetect_IP::EdgeDetect_MagAng/run/MROW' is left rolled. (LOOP-4)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_MagAng.h(45): Loop '/EdgeDetect_IP::EdgeDetect_MagAng/run/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'EdgeDetect_IP::EdgeDetect_MagAng.v1': elapsed time 1.04 seconds, memory usage 1449404kB, peak memory usage 1514944kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 362, Real ops = 136, Vars = 69 (SOL-21)
# Info: Starting transformation 'memories' on solution 'EdgeDetect_IP::EdgeDetect_MagAng.v1' (SOL-8)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_MagAng.h(47): I/O-Port Resource '/EdgeDetect_IP::EdgeDetect_MagAng/widthIn:rsc' (from var: widthIn) mapped to 'ccs_ioport.ccs_in' (size: 11). (MEM-2)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_MagAng.h(48): I/O-Port Resource '/EdgeDetect_IP::EdgeDetect_MagAng/heightIn:rsc' (from var: heightIn) mapped to 'ccs_ioport.ccs_in' (size: 10). (MEM-2)
# Info: Completed transformation 'memories' on solution 'EdgeDetect_IP::EdgeDetect_MagAng.v1': elapsed time 0.28 seconds, memory usage 1449404kB, peak memory usage 1514944kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 364, Real ops = 136, Vars = 69 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'EdgeDetect_IP::EdgeDetect_MagAng.v1' (SOL-8)
# Module 'leading_sign_19_0_db8a43ecf0ceb544432782a6d06851306744_0' in the cache is valid & accepted for CCORE 'leading_sign_19_0_db8a43ecf0ceb544432782a6d06851306744' (TD-3)
# Reading solution library '/home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/catapult_work/Catapult/td_ccore_solutions/leading_sign_19_0_db8a43ecf0ceb544432782a6d06851306744_0/.sif/solIndex_2_97186cad-d3ca-4d67-aabc-bc5483f5c79c.xml' ... (LIB-129)
# Module for CCORE 'leading_sign_19_0_db8a43ecf0ceb544432782a6d06851306744' has been successfully synthesized (TD-4)
# Info: Completed transformation 'cluster' on solution 'EdgeDetect_IP::EdgeDetect_MagAng.v1': elapsed time 0.24 seconds, memory usage 1449404kB, peak memory usage 1514944kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 271, Real ops = 79, Vars = 52 (SOL-21)
# Info: Starting transformation 'architect' on solution 'EdgeDetect_IP::EdgeDetect_MagAng.v1' (SOL-8)
# Design 'EdgeDetect_IP::EdgeDetect_MagAng' contains '138' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'EdgeDetect_IP::EdgeDetect_MagAng.v1': elapsed time 1.61 seconds, memory usage 1457596kB, peak memory usage 1514944kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 474, Real ops = 138, Vars = 102 (SOL-21)
# > go extract
# Info: Starting transformation 'allocate' on solution 'EdgeDetect_IP::EdgeDetect_MagAng.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/EdgeDetect_IP::EdgeDetect_MagAng/run' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_MagAng.h(61): Prescheduled LOOP '/EdgeDetect_IP::EdgeDetect_MagAng/run/MCOL' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_MagAng.h(59): Prescheduled LOOP '/EdgeDetect_IP::EdgeDetect_MagAng/run/MROW' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_MagAng.h(45): Prescheduled LOOP '/EdgeDetect_IP::EdgeDetect_MagAng/run/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_MagAng.h(45): Prescheduled LOOP '/EdgeDetect_IP::EdgeDetect_MagAng/run/run:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_MagAng.h(45): Prescheduled SEQUENTIAL '/EdgeDetect_IP::EdgeDetect_MagAng/run' (total length 5 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/../hls_c/inc/EdgeDetect_MagAng.h(45): Initial schedule of SEQUENTIAL '/EdgeDetect_IP::EdgeDetect_MagAng/run': Latency = 1, Area (Datapath, Register, Total) = 14592.94, 99.48, 14692.43 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/../hls_c/inc/EdgeDetect_MagAng.h(45): Final schedule of SEQUENTIAL '/EdgeDetect_IP::EdgeDetect_MagAng/run': Latency = 1, Area (Datapath, Register, Total) = 7462.34, 99.48, 7561.82 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'EdgeDetect_IP::EdgeDetect_MagAng.v1': elapsed time 1.83 seconds, memory usage 1457596kB, peak memory usage 1514944kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 474, Real ops = 138, Vars = 102 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'EdgeDetect_IP::EdgeDetect_MagAng.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/EdgeDetect_IP::EdgeDetect_MagAng/run' (CRAAS-1)
# Global signal 'dx_in:rsc.rdy' added to design 'EdgeDetect_IP::EdgeDetect_MagAng' for component 'dx_in:rsci' (LIB-3)
# Global signal 'dx_in:rsc.vld' added to design 'EdgeDetect_IP::EdgeDetect_MagAng' for component 'dx_in:rsci' (LIB-3)
# Global signal 'dx_in:rsc.dat' added to design 'EdgeDetect_IP::EdgeDetect_MagAng' for component 'dx_in:rsci' (LIB-3)
# Info: $PROJECT_HOME/../hls_c/inc/EdgeDetect_MagAng.h(62): Creating buffer for wait controller for component 'dx_in:rsc' (SCHD-46)
# Global signal 'dy_in:rsc.rdy' added to design 'EdgeDetect_IP::EdgeDetect_MagAng' for component 'dy_in:rsci' (LIB-3)
# Global signal 'dy_in:rsc.vld' added to design 'EdgeDetect_IP::EdgeDetect_MagAng' for component 'dy_in:rsci' (LIB-3)
# Global signal 'dy_in:rsc.dat' added to design 'EdgeDetect_IP::EdgeDetect_MagAng' for component 'dy_in:rsci' (LIB-3)
# Info: $PROJECT_HOME/../hls_c/inc/EdgeDetect_MagAng.h(63): Creating buffer for wait controller for component 'dy_in:rsc' (SCHD-46)
# Global signal 'widthIn:rsc.dat' added to design 'EdgeDetect_IP::EdgeDetect_MagAng' for component 'widthIn:rsci' (LIB-3)
# Info: $MGC_HOME/shared/include/ac_int.h(2940): Creating buffer for wait controller for component 'widthIn:rsc' (SCHD-46)
# Global signal 'heightIn:rsc.dat' added to design 'EdgeDetect_IP::EdgeDetect_MagAng' for component 'heightIn:rsci' (LIB-3)
# Info: $MGC_HOME/shared/include/ac_int.h(2940): Creating buffer for wait controller for component 'heightIn:rsc' (SCHD-46)
# Global signal 'magn:rsc.rdy' added to design 'EdgeDetect_IP::EdgeDetect_MagAng' for component 'magn:rsci' (LIB-3)
# Global signal 'magn:rsc.vld' added to design 'EdgeDetect_IP::EdgeDetect_MagAng' for component 'magn:rsci' (LIB-3)
# Global signal 'magn:rsc.dat' added to design 'EdgeDetect_IP::EdgeDetect_MagAng' for component 'magn:rsci' (LIB-3)
# Global signal 'angle:rsc.rdy' added to design 'EdgeDetect_IP::EdgeDetect_MagAng' for component 'angle:rsci' (LIB-3)
# Global signal 'angle:rsc.vld' added to design 'EdgeDetect_IP::EdgeDetect_MagAng' for component 'angle:rsci' (LIB-3)
# Global signal 'angle:rsc.dat' added to design 'EdgeDetect_IP::EdgeDetect_MagAng' for component 'angle:rsci' (LIB-3)
# Global signal 'widthIn.triosy.lz' added to design 'EdgeDetect_IP::EdgeDetect_MagAng' for component 'widthIn.triosy:obj' (LIB-3)
# Global signal 'heightIn.triosy.lz' added to design 'EdgeDetect_IP::EdgeDetect_MagAng' for component 'heightIn.triosy:obj' (LIB-3)
# Info: $PROJECT_HOME/../hls_c/inc/EdgeDetect_MagAng.h(61): Loop '/EdgeDetect_IP::EdgeDetect_MagAng/run/MCOL' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'EdgeDetect_IP::EdgeDetect_MagAng.v1': elapsed time 16.05 seconds, memory usage 1449404kB, peak memory usage 1514944kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 812, Real ops = 209, Vars = 323 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'EdgeDetect_IP::EdgeDetect_MagAng.v1' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'EdgeDetect_IP::EdgeDetect_MagAng.v1': elapsed time 1.13 seconds, memory usage 1449404kB, peak memory usage 1514944kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 906, Real ops = 314, Vars = 327 (SOL-21)
# Info: Starting transformation 'instance' on solution 'EdgeDetect_IP::EdgeDetect_MagAng.v1' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'EdgeDetect_IP::EdgeDetect_MagAng.v1': elapsed time 10.82 seconds, memory usage 1449404kB, peak memory usage 1514944kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 1032, Real ops = 349, Vars = 998 (SOL-21)
# Info: Starting transformation 'extract' on solution 'EdgeDetect_IP::EdgeDetect_MagAng.v1' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.v
# Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ../td_ccore_solutions/leading_sign_19_0_db8a43ecf0ceb544432782a6d06851306744_0/rtl.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/catapult_work/Catapult/EdgeDetect_IP_EdgeDetect_MagAng.v1/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.v
# Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ../td_ccore_solutions/leading_sign_19_0_db8a43ecf0ceb544432782a6d06851306744_0/rtl.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/catapult_work/Catapult/EdgeDetect_IP_EdgeDetect_MagAng.v1/concat_sim_rtl.v
# Generating SCVerify testbench files
# Warning: Toplevel found in header $PROJECT_HOME/../hls_c/inc/EdgeDetect_MagAng.h, using $PROJECT_HOME/../hls_c/inc/EdgeDetect.h for header dependencies.
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'EdgeDetect_IP::EdgeDetect_MagAng.v1': elapsed time 5.62 seconds, memory usage 1449404kB, peak memory usage 1514944kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 1036, Real ops = 361, Vars = 327 (SOL-21)
# > go new
# > solution design set EdgeDetect_IP::EdgeDetect_VerDer -block
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
# solution design set EdgeDetect_IP::EdgeDetect_VerDer -block (HC-8)
# > solution design set EdgeDetect_IP::EdgeDetect_HorDer -block
# solution design set EdgeDetect_IP::EdgeDetect_HorDer -block (HC-8)
# > solution design set EdgeDetect_IP::EdgeDetect_MagAng -block
# solution design set EdgeDetect_IP::EdgeDetect_MagAng -block (HC-8)
# > solution design set EdgeDetect_IP::EdgeDetect_Top -top
# solution design set EdgeDetect_IP::EdgeDetect_Top -top (HC-8)
# > go compile
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Front End called with arguments: -I../hls_c/inc -I../cmodel/inc -I../bmpUtil/inc -- /home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/hls_c/inc/EdgeDetect.h (CIN-69)
# Edison Design Group C++/C Front End - Version 6.3 (CIN-1)
# Warning: $MGC_HOME/shared/include/ac_math/ac_shift.h(345): Cannot bind pragma 'hls_waive ISE' to any valid construct. Please check if a valid construct follows the pragma. (CIN-319)
# Warning: $MGC_HOME/shared/include/ac_math/ac_sqrt_pwl.h(200): Cannot bind pragma 'hls_waive CNS' to any valid construct. Please check if a valid construct follows the pragma. (CIN-319)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect.h(42): Pragma 'hls_design<top>' detected on class 'EdgeDetect_IP::EdgeDetect_Top' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 3.78 seconds, memory usage 1514940kB, peak memory usage 1514944kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'EdgeDetect_IP::EdgeDetect_Top.v1' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect.h(42): Found top design routine 'EdgeDetect_IP::EdgeDetect_Top' specified by directive (CIN-52)
# Warning: $PROJECT_HOME/../hls_c/inc/EdgeDetect_defs.h(46): Instantiating global variable 'kernel' which may be accessed outside this scope (CIN-18)
# Warning: $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h(98): Instantiating global variable 'atan_pow2_table' which may be accessed outside this scope (CIN-18)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect.h(55): Inlining member function 'EdgeDetect_IP::EdgeDetect_Top::EdgeDetect_Top' on object '' (CIN-64)
# Warning: $PROJECT_HOME/../hls_c/inc/EdgeDetect_defs.h(46): Instantiating global variable 'kernel' which may be accessed outside this scope (CIN-18)
# Warning: $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h(98): Instantiating global variable 'atan_pow2_table' which may be accessed outside this scope (CIN-18)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_VerDer.h(44): Inlining member function 'EdgeDetect_IP::EdgeDetect_VerDer::EdgeDetect_VerDer' on object '' (CIN-64)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_VerDer.h(47): Synthesizing method 'EdgeDetect_IP::EdgeDetect_VerDer::run' (CIN-13)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_VerDer.h(47): Inlining member function 'EdgeDetect_IP::EdgeDetect_VerDer::run' on object '' (CIN-64)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_VerDer.h(64): Pragma 'hls_pipeline_init_interval<1>' detected on '/EdgeDetect_IP::EdgeDetect_VerDer/run/VCOL' (CIN-203)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator-<10, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator&<11, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator==<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator&<11, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator==<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator/<11, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator/<11, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator/<11, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator/<11, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator&<11, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator==<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator&<11, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator==<32, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator==<10, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator*<8, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator*<8, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator*<8, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator!=<10, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator-<11, false>' (CIN-14)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_VerDer.h(47): Optimizing block '/EdgeDetect_IP::EdgeDetect_VerDer' ... (CIN-4)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_VerDer.h(47): INOUT port 'dat_in' is only used as an input. (OPT-10)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_VerDer.h(48): INOUT port 'widthIn' is only used as an input. (OPT-10)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_VerDer.h(49): INOUT port 'heightIn' is only used as an input. (OPT-10)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_VerDer.h(50): INOUT port 'dat_out' is only used as an output. (OPT-11)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_VerDer.h(51): INOUT port 'dy' is only used as an output. (OPT-11)
# Info: $PROJECT_HOME/../hls_c/inc/EdgeDetect_VerDer.h(44): Partition '/EdgeDetect_IP::EdgeDetect_VerDer/constructor' is found empty and is optimized away. (OPT-12)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect.h(55): Creating instance '/EdgeDetect_IP::EdgeDetect_Top/VerDer_inst' of C Hierarchy 'EdgeDetect_IP::EdgeDetect_VerDer' (CIN-204)
# Warning: $PROJECT_HOME/../hls_c/inc/EdgeDetect_defs.h(46): Instantiating global variable 'kernel' which may be accessed outside this scope (CIN-18)
# Warning: $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h(98): Instantiating global variable 'atan_pow2_table' which may be accessed outside this scope (CIN-18)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_HorDer.h(41): Inlining member function 'EdgeDetect_IP::EdgeDetect_HorDer::EdgeDetect_HorDer' on object '' (CIN-64)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_HorDer.h(44): Synthesizing method 'EdgeDetect_IP::EdgeDetect_HorDer::run' (CIN-13)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_HorDer.h(44): Inlining member function 'EdgeDetect_IP::EdgeDetect_HorDer::run' on object '' (CIN-64)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_HorDer.h(60): Pragma 'hls_pipeline_init_interval<1>' detected on '/EdgeDetect_IP::EdgeDetect_HorDer/run/HCOL' (CIN-203)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator-<11, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator==<11, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator*<8, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator*<8, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator*<8, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator!=<11, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator-<10, false>' (CIN-14)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_HorDer.h(44): Optimizing block '/EdgeDetect_IP::EdgeDetect_HorDer' ... (CIN-4)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_HorDer.h(44): INOUT port 'dat_in' is only used as an input. (OPT-10)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_HorDer.h(45): INOUT port 'widthIn' is only used as an input. (OPT-10)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_HorDer.h(46): INOUT port 'heightIn' is only used as an input. (OPT-10)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_HorDer.h(47): INOUT port 'dx' is only used as an output. (OPT-11)
# Info: $PROJECT_HOME/../hls_c/inc/EdgeDetect_HorDer.h(41): Partition '/EdgeDetect_IP::EdgeDetect_HorDer/constructor' is found empty and is optimized away. (OPT-12)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect.h(55): Creating instance '/EdgeDetect_IP::EdgeDetect_Top/HorDer_inst' of C Hierarchy 'EdgeDetect_IP::EdgeDetect_HorDer' (CIN-204)
# Warning: $PROJECT_HOME/../hls_c/inc/EdgeDetect_defs.h(46): Instantiating global variable 'kernel' which may be accessed outside this scope (CIN-18)
# Warning: $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h(98): Instantiating global variable 'atan_pow2_table' which may be accessed outside this scope (CIN-18)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_MagAng.h(42): Inlining member function 'EdgeDetect_IP::EdgeDetect_MagAng::EdgeDetect_MagAng' on object '' (CIN-64)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_MagAng.h(45): Synthesizing method 'EdgeDetect_IP::EdgeDetect_MagAng::run' (CIN-13)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_MagAng.h(45): Inlining member function 'EdgeDetect_IP::EdgeDetect_MagAng::run' on object '' (CIN-64)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_MagAng.h(60): Pragma 'hls_pipeline_init_interval<1>' detected on '/EdgeDetect_IP::EdgeDetect_MagAng/run/MCOL' (CIN-203)
# $MGC_HOME/shared/include/ac_math/ac_sqrt_pwl.h(146): Inlining routine 'ac_math::ac_sqrt_pwl<AC_TRN, 19, 19, AC_TRN, AC_WRAP, 16, 9, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_math/ac_normalize.h(123): Inlining routine 'ac_math::ac_normalize<19, 19, false, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1337): Inlining routine 'operator<<=<19, 0, false, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1337): Inlining routine 'operator!=<19, 19, false, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_math/ac_shift.h(337): Inlining routine 'ac_math::ac_shift_left<25, 1, AC_TRN, AC_WRAP, 16, 9, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1337): Inlining routine 'operator<<<33, 9, false, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1337): Inlining routine 'operator==<19, 19, false, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h(190): Inlining routine 'ac_math::ac_atan2_cordic<9, 9, AC_TRN, AC_WRAP, 9, 9, AC_TRN, AC_WRAP, 8, 3, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1337): Inlining routine 'operator<<9, 9, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h(171): Inlining routine 'ac_math::atan_2mi' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1337): Inlining routine 'operator>><26, 10, false, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1337): Inlining routine 'operator>><27, 11, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1337): Inlining routine 'operator<<27, 11, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1337): Inlining routine 'operator<<9, 9, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1337): Inlining routine 'operator<<9, 9, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator-<11, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2940): Inlining routine 'operator-<10, false>' (CIN-14)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_MagAng.h(45): Optimizing block '/EdgeDetect_IP::EdgeDetect_MagAng' ... (CIN-4)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_MagAng.h(45): INOUT port 'dx_in' is only used as an input. (OPT-10)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_MagAng.h(46): INOUT port 'dy_in' is only used as an input. (OPT-10)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_MagAng.h(47): INOUT port 'widthIn' is only used as an input. (OPT-10)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_MagAng.h(48): INOUT port 'heightIn' is only used as an input. (OPT-10)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_MagAng.h(49): INOUT port 'magn' is only used as an output. (OPT-11)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_MagAng.h(50): INOUT port 'angle' is only used as an output. (OPT-11)
# Info: $PROJECT_HOME/../hls_c/inc/EdgeDetect_MagAng.h(42): Partition '/EdgeDetect_IP::EdgeDetect_MagAng/constructor' is found empty and is optimized away. (OPT-12)
# Warning: $MGC_HOME/shared/include/ac_math/ac_sqrt_pwl.h(177): Reducing the number of bits used to represent array elements of 'ac_math::ac_sqrt_pwl<AC_TRN,19,19,AC_TRN,AC_WRAP,16,9,AC_TRN,AC_WRAP>:m_lut.rom', from '10' bits to '6' bits. (MEM-87)
# Warning: $MGC_HOME/shared/include/ac_math/ac_sqrt_pwl.h(178): Reducing the number of bits used to represent array elements of 'ac_math::ac_sqrt_pwl<AC_TRN,19,19,AC_TRN,AC_WRAP,16,9,AC_TRN,AC_WRAP>:c_lut.rom', from '13' bits to '10' bits. (MEM-87)
# Warning: $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h(98): Reducing the number of bits used to represent array elements of 'ac_math::atan_pow2_table', from '71' bits to '12' bits. (MEM-87)
# $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h(217): Loop '/EdgeDetect_IP::EdgeDetect_MagAng/run/ac_math::ac_atan2_cordic<9,9,AC_TRN,AC_WRAP,9,9,AC_TRN,AC_WRAP,8,3,AC_TRN,AC_WRAP>:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect.h(55): Creating instance '/EdgeDetect_IP::EdgeDetect_Top/MagAng_inst' of C Hierarchy 'EdgeDetect_IP::EdgeDetect_MagAng' (CIN-204)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect.h(62): Synthesizing method 'EdgeDetect_IP::EdgeDetect_Top::run' (CIN-13)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect.h(62): Inlining member function 'EdgeDetect_IP::EdgeDetect_Top::run' on object '' (CIN-64)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect.h(62): Optimizing block '/EdgeDetect_IP::EdgeDetect_Top' ... (CIN-4)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect.h(62): INOUT port 'dat_in' is only used as an input. (OPT-10)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect.h(63): INOUT port 'widthIn' is only used as an input. (OPT-10)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect.h(64): INOUT port 'heightIn' is only used as an input. (OPT-10)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect.h(65): INOUT port 'magn' is only used as an output. (OPT-11)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect.h(66): INOUT port 'angle' is only used as an output. (OPT-11)
# Info: $PROJECT_HOME/../hls_c/inc/EdgeDetect.h(55): Partition '/EdgeDetect_IP::EdgeDetect_Top/constructor' is found empty and is optimized away. (OPT-12)
# Design 'EdgeDetect_IP::EdgeDetect_Top' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Warning: Hierarchical design detected - SLEC-CPC does not support design with hierarchy
# Info: CDesignChecker Shell script written to '/home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/catapult_work/Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/CDesignChecker/design_checker.sh'
# Warning: VSCode workspace '/home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/catapult_work/.vscode' exists - overwriting files
# Info: Completed transformation 'compile' on solution 'EdgeDetect_IP::EdgeDetect_Top.v1': elapsed time 3.94 seconds, memory usage 1580476kB, peak memory usage 1580476kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 309, Real ops = 109, Vars = 90 (SOL-21)
# > solution library add nangate-45nm_beh -- -rtlsyntool OasysRTL -vendor Nangate -technology 045nm
# > solution library add ccs_sample_mem
# > solution library add {[Block] EdgeDetect_IP::EdgeDetect_HorDer.v1}
# > solution library add {[Block] EdgeDetect_IP::EdgeDetect_MagAng.v1}
# > solution library add {[Block] EdgeDetect_IP::EdgeDetect_VerDer.v1}
# Reading solution library '/home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/catapult_work/Catapult/td_ccore_solutions/leading_sign_19_0_db8a43ecf0ceb544432782a6d06851306744_0/.sif/solIndex_2_97186cad-d3ca-4d67-aabc-bc5483f5c79c.xml' ... (LIB-129)
# > go libraries
# Info: Starting transformation 'libraries' on solution 'EdgeDetect_IP::EdgeDetect_Top.v1' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Reading solution library '/home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/catapult_work/Catapult/td_ccore_solutions/leading_sign_19_0_db8a43ecf0ceb544432782a6d06851306744_0/.sif/solIndex_2_97186cad-d3ca-4d67-aabc-bc5483f5c79c.xml' ... (LIB-129)
# Reading solution library '/home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/catapult_work/Catapult/EdgeDetect_IP_EdgeDetect_HorDer.v1/.sif/solIndex_2_a17939d7-9af9-4f41-a725-a5ae01ea825a.xml' ... (LIB-129)
# Reading solution library '/home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/catapult_work/Catapult/EdgeDetect_IP_EdgeDetect_MagAng.v1/.sif/solIndex_2_b7690838-aa88-47e7-8b3a-9f55241f6137.xml' ... (LIB-129)
# Reading solution library '/home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/catapult_work/Catapult/EdgeDetect_IP_EdgeDetect_VerDer.v1/.sif/solIndex_2_6db3212a-cc3f-4689-9b18-5ac1b9912830.xml' ... (LIB-129)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/fpops.lib' [FPOPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_connections.lib' [ccs_connections]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/nangate/nangate-45nm_beh.lib' [nangate-45nm_beh]... (LIB-49)
# Warning: Component library 'nangate-45nm_beh' created with a newer version of Catapult Library Builder, 2023.2/1033219 > 2023.1/1033555 (LIB-83)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_sample_mem.lib' [ccs_sample_mem]... (LIB-49)
# Info: Completed transformation 'libraries' on solution 'EdgeDetect_IP::EdgeDetect_Top.v1': elapsed time 0.61 seconds, memory usage 1580476kB, peak memory usage 1580476kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 309, Real ops = 109, Vars = 90 (SOL-21)
# > directive set -CLOCKS {clk {-CLOCK_PERIOD 10.0 -CLOCK_EDGE rising -CLOCK_UNCERTAINTY 0.0 -CLOCK_HIGH_TIME 5.0 -RESET_SYNC_NAME rst -RESET_ASYNC_NAME arst_n -RESET_KIND both -RESET_SYNC_ACTIVE high -RESET_ASYNC_ACTIVE low -ENABLE_ACTIVE high}}
# /CLOCKS {clk {-CLOCK_PERIOD 10.0 -CLOCK_EDGE rising -CLOCK_UNCERTAINTY 0.0 -CLOCK_HIGH_TIME 5.0 -RESET_SYNC_NAME rst -RESET_ASYNC_NAME arst_n -RESET_KIND both -RESET_SYNC_ACTIVE high -RESET_ASYNC_ACTIVE low -ENABLE_ACTIVE high}}
# > directive set /EdgeDetect_IP::EdgeDetect_Top/EdgeDetect_IP::EdgeDetect_MagAng -MAP_TO_MODULE {[Block] EdgeDetect_IP::EdgeDetect_MagAng.v1}
# /EdgeDetect_IP::EdgeDetect_Top/EdgeDetect_IP::EdgeDetect_MagAng/MAP_TO_MODULE {[Block] EdgeDetect_IP::EdgeDetect_MagAng.v1}
# > directive set /EdgeDetect_IP::EdgeDetect_Top/EdgeDetect_IP::EdgeDetect_HorDer -MAP_TO_MODULE {[Block] EdgeDetect_IP::EdgeDetect_HorDer.v1}
# /EdgeDetect_IP::EdgeDetect_Top/EdgeDetect_IP::EdgeDetect_HorDer/MAP_TO_MODULE {[Block] EdgeDetect_IP::EdgeDetect_HorDer.v1}
# > directive set /EdgeDetect_IP::EdgeDetect_Top/EdgeDetect_IP::EdgeDetect_VerDer -MAP_TO_MODULE {[Block] EdgeDetect_IP::EdgeDetect_VerDer.v1}
# /EdgeDetect_IP::EdgeDetect_Top/EdgeDetect_IP::EdgeDetect_VerDer/MAP_TO_MODULE {[Block] EdgeDetect_IP::EdgeDetect_VerDer.v1}
# > go assembly
# Info: Starting transformation 'assembly' on solution 'EdgeDetect_IP::EdgeDetect_Top.v1' (SOL-8)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect.h(55): Mapping instance '/EdgeDetect_IP::EdgeDetect_Top/VerDer_inst' to library module '[Block] EdgeDetect_IP::EdgeDetect_VerDer.v1' (ASM-4)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect.h(55): Mapping instance '/EdgeDetect_IP::EdgeDetect_Top/HorDer_inst' to library module '[Block] EdgeDetect_IP::EdgeDetect_HorDer.v1' (ASM-4)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect.h(55): Mapping instance '/EdgeDetect_IP::EdgeDetect_Top/MagAng_inst' to library module '[Block] EdgeDetect_IP::EdgeDetect_MagAng.v1' (ASM-4)
# Info: $PROJECT_HOME/../hls_c/inc/EdgeDetect.h(62): Partition '/EdgeDetect_IP::EdgeDetect_Top/run' is found empty and is optimized away. (OPT-12)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect.h(63): Variable '/EdgeDetect_IP::EdgeDetect_Top/widthIn' connected to multiple blocks (ASM-35)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect.h(63): Variable '/EdgeDetect_IP::EdgeDetect_Top/widthIn' connected to multiple blocks (ASM-35)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect.h(64): Variable '/EdgeDetect_IP::EdgeDetect_Top/heightIn' connected to multiple blocks (ASM-35)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect.h(64): Variable '/EdgeDetect_IP::EdgeDetect_Top/heightIn' connected to multiple blocks (ASM-35)
# Info: Completed transformation 'assembly' on solution 'EdgeDetect_IP::EdgeDetect_Top.v1': elapsed time 0.12 seconds, memory usage 1580476kB, peak memory usage 1580476kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 61, Real ops = 13, Vars = 11 (SOL-21)
# > directive set /EdgeDetect_IP::EdgeDetect_Top/dat:cns -FIFO_DEPTH 0
# /EdgeDetect_IP::EdgeDetect_Top/dat:cns/FIFO_DEPTH 0
# > directive set /EdgeDetect_IP::EdgeDetect_Top/dy:cns -FIFO_DEPTH 2
# /EdgeDetect_IP::EdgeDetect_Top/dy:cns/FIFO_DEPTH 2
# > directive set /EdgeDetect_IP::EdgeDetect_Top/dx:cns -FIFO_DEPTH 0
# /EdgeDetect_IP::EdgeDetect_Top/dx:cns/FIFO_DEPTH 0
# > directive set /EdgeDetect_IP::EdgeDetect_Top -RESET_CLEARS_ALL_REGS no
# /EdgeDetect_IP::EdgeDetect_Top/RESET_CLEARS_ALL_REGS no
# > go architect
# Info: Starting transformation 'loops' on solution 'EdgeDetect_IP::EdgeDetect_Top.v1' (SOL-8)
# Info: Completed transformation 'loops' on solution 'EdgeDetect_IP::EdgeDetect_Top.v1': elapsed time 0.06 seconds, memory usage 1580476kB, peak memory usage 1580476kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 67, Real ops = 13, Vars = 13 (SOL-21)
# Info: Starting transformation 'memories' on solution 'EdgeDetect_IP::EdgeDetect_Top.v1' (SOL-8)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_VerDer.h(54): Memory Resource '/EdgeDetect_IP::EdgeDetect_Top/EdgeDetect_IP::EdgeDetect_VerDer/line_buf0:rsc' (from var: line_buf0) mapped to 'ccs_sample_mem.ccs_ram_sync_singleport' (size: 963 x 16). (MEM-4)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_VerDer.h(55): Memory Resource '/EdgeDetect_IP::EdgeDetect_Top/EdgeDetect_IP::EdgeDetect_VerDer/line_buf1:rsc' (from var: line_buf1) mapped to 'ccs_sample_mem.ccs_ram_sync_singleport' (size: 963 x 16). (MEM-4)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_MagAng.h(47): I/O-Port Resource '/EdgeDetect_IP::EdgeDetect_Top/EdgeDetect_IP::EdgeDetect_MagAng/widthIn:rsc' (from var: widthIn) mapped to 'ccs_ioport.ccs_in' (size: 11). (MEM-2)
# $PROJECT_HOME/../hls_c/inc/EdgeDetect_MagAng.h(48): I/O-Port Resource '/EdgeDetect_IP::EdgeDetect_Top/EdgeDetect_IP::EdgeDetect_MagAng/heightIn:rsc' (from var: heightIn) mapped to 'ccs_ioport.ccs_in' (size: 10). (MEM-2)
# Info: Completed transformation 'memories' on solution 'EdgeDetect_IP::EdgeDetect_Top.v1': elapsed time 0.11 seconds, memory usage 1580476kB, peak memory usage 1580476kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 73, Real ops = 13, Vars = 13 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'EdgeDetect_IP::EdgeDetect_Top.v1' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'EdgeDetect_IP::EdgeDetect_Top.v1': elapsed time 0.07 seconds, memory usage 1580476kB, peak memory usage 1580476kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 73, Real ops = 13, Vars = 13 (SOL-21)
# Info: Starting transformation 'architect' on solution 'EdgeDetect_IP::EdgeDetect_Top.v1' (SOL-8)
# Design 'EdgeDetect_IP::EdgeDetect_Top' contains '13' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'EdgeDetect_IP::EdgeDetect_Top.v1': elapsed time 0.07 seconds, memory usage 1580476kB, peak memory usage 1580476kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 73, Real ops = 13, Vars = 13 (SOL-21)
# > go extract
# Info: Starting transformation 'allocate' on solution 'EdgeDetect_IP::EdgeDetect_Top.v1' (SOL-8)
# Info: Applying user-supplied FIFO_DEPTH constraint of 2 to channel 'dy' (HIER-22)
# Info: Applying user-supplied FIFO_DEPTH constraint of 0 to channel 'dx' (HIER-22)
# Info: Applying user-supplied FIFO_DEPTH constraint of 0 to channel 'dat' (HIER-22)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'EdgeDetect_IP::EdgeDetect_Top.v1': elapsed time 0.16 seconds, memory usage 1580476kB, peak memory usage 1580476kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 73, Real ops = 13, Vars = 13 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'EdgeDetect_IP::EdgeDetect_Top.v1' (SOL-8)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'EdgeDetect_IP::EdgeDetect_Top.v1': elapsed time 0.30 seconds, memory usage 1580476kB, peak memory usage 1580476kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 215, Real ops = 13, Vars = 53 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'EdgeDetect_IP::EdgeDetect_Top.v1' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'EdgeDetect_IP::EdgeDetect_Top.v1': elapsed time 0.17 seconds, memory usage 1580476kB, peak memory usage 1580476kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 215, Real ops = 13, Vars = 53 (SOL-21)
# Info: Starting transformation 'instance' on solution 'EdgeDetect_IP::EdgeDetect_Top.v1' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'EdgeDetect_IP::EdgeDetect_Top.v1': elapsed time 0.24 seconds, memory usage 1580476kB, peak memory usage 1580476kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 215, Real ops = 13, Vars = 53 (SOL-21)
# Info: Starting transformation 'extract' on solution 'EdgeDetect_IP::EdgeDetect_Top.v1' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.v
# Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ../td_ccore_solutions/leading_sign_19_0_db8a43ecf0ceb544432782a6d06851306744_0/rtl.v
# Add dependent file: ../EdgeDetect_IP_EdgeDetect_MagAng.v1/rtl.v
# Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_in_wait_coupled_v1.v
# Add dependent file: ../EdgeDetect_IP_EdgeDetect_HorDer.v1/rtl.v
# Add dependent file: ../EdgeDetect_IP_EdgeDetect_VerDer.v1/rtl.v
# Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_genreg_v1.v
# Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.v
# Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_pipe_v6.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/catapult_work/Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.v
# Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ../td_ccore_solutions/leading_sign_19_0_db8a43ecf0ceb544432782a6d06851306744_0/rtl.v
# Add dependent file: ../EdgeDetect_IP_EdgeDetect_MagAng.v1/rtl.v
# Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_in_wait_coupled_v1.v
# Add dependent file: ../EdgeDetect_IP_EdgeDetect_HorDer.v1/rtl.v
# Add dependent file: ../EdgeDetect_IP_EdgeDetect_VerDer.v1/rtl.v
# Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_genreg_v1.v
# Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.v
# Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_pipe_v6.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/catapult_work/Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/concat_sim_rtl.v
# Generating SCVerify testbench files
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Reading solution library '/home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/catapult_work/Catapult/td_ccore_solutions/leading_sign_19_0_db8a43ecf0ceb544432782a6d06851306744_0/.sif/solIndex_2_97186cad-d3ca-4d67-aabc-bc5483f5c79c.xml' ... (LIB-129)
# Info: Completed transformation 'extract' on solution 'EdgeDetect_IP::EdgeDetect_Top.v1': elapsed time 3.49 seconds, memory usage 1580476kB, peak memory usage 1580476kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 215, Real ops = 13, Vars = 53 (SOL-21)
# Reading solution library '/home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/catapult_work/Catapult/td_ccore_solutions/leading_sign_19_0_db8a43ecf0ceb544432782a6d06851306744_0/.sif/solIndex_2_97186cad-d3ca-4d67-aabc-bc5483f5c79c.xml' ... (LIB-129)
# > end dofile ./directives.tcl
flow run /SCVerify/launch_make ./scverify/Verify_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_rtl_v_msim.mk {} SIMTOOL=msim simgui'
# Make utility invoked from '/home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/catapult_work/Catapult/EdgeDetect_IP_EdgeDetect_Top.v1'
#     /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/bin/make -f ./scverify/Verify_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Creating simulation directory 'scverify/rtl_v_msim'
# mkdir -p scverify/rtl_v_msim
# ============================================
# Setting up default modelsim.ini file from '/usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/bin/../modelsim.ini'
# cat "/usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/bin/../modelsim.ini" >scverify/rtl_v_msim/modelsim.ini
# ============================================
# Creating physical library 'scverify/rtl_v_msim/mgc_hls'
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/bin/vlib scverify/rtl_v_msim/mgc_hls
# ============================================
# Mapping logical library 'mgc_hls' to physical path '$SCVLIBS/scverify/rtl_v_msim/mgc_hls'
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/bin/vmap mgc_hls \$SCVLIBS/scverify/rtl_v_msim/mgc_hls
# QuestaSim-64 vmap 2021.1_1 Lib Mapping Utility 2021.02 Feb 21 2021
# vmap mgc_hls $SCVLIBS/scverify/rtl_v_msim/mgc_hls 
# Modifying scverify/rtl_v_msim/modelsim.ini
# ============================================
# Creating physical library 'scverify/rtl_v_msim/work'
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/bin/vlib scverify/rtl_v_msim/work
# ============================================
# Mapping logical library 'work' to physical path '$SCVLIBS/scverify/rtl_v_msim/work'
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/bin/vmap work \$SCVLIBS/scverify/rtl_v_msim/work
# QuestaSim-64 vmap 2021.1_1 Lib Mapping Utility 2021.02 Feb 21 2021
# vmap work $SCVLIBS/scverify/rtl_v_msim/work 
# Modifying scverify/rtl_v_msim/modelsim.ini
# ============================================
# Creating Questa SIM wave TCL file 'scverify/rtl_v_msim/scverify_msim_wave.tcl' from 'scverify/ccs_wave_signals.dat'
# /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/bin/tclsh8.5 /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/sif/userware/En_na/flows/app_questasim.flo create_wave_script ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/ccs_wave_signals.dat scverify/rtl_v_msim/scverify_msim_wave.tcl ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/.dut_inst_info.tcl ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/.qwave_signal 
# app_questasim.flo - Executing command 'create_wave_script ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/ccs_wave_signals.dat scverify/rtl_v_msim/scverify_msim_wave.tcl ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/.dut_inst_info.tcl ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/.qwave_signal'...
# Wrote Questa SIM waveform creation script to 'scverify/rtl_v_msim/scverify_msim_wave.tcl'
# ============================================
# Compiling Verilog file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/bin/vlog -work mgc_hls     /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# QuestaSim-64 vlog 2021.1_1 Compiler 2021.02 Feb 21 2021
# Start time: 23:45:33 on Feb 26,2024
# vlog -work mgc_hls /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v 
# -- Compiling module ccs_in_wait_v1
# 
# Top level modules:
# 	ccs_in_wait_v1
# End time: 23:45:33 on Feb 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/bin/vlog -work mgc_hls     /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# QuestaSim-64 vlog 2021.1_1 Compiler 2021.02 Feb 21 2021
# Start time: 23:45:33 on Feb 26,2024
# vlog -work mgc_hls /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v 
# -- Compiling module ccs_out_wait_v1
# 
# Top level modules:
# 	ccs_out_wait_v1
# End time: 23:45:33 on Feb 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/bin/vlog -work mgc_hls     /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# QuestaSim-64 vlog 2021.1_1 Compiler 2021.02 Feb 21 2021
# Start time: 23:45:33 on Feb 26,2024
# vlog -work mgc_hls /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v 
# -- Compiling module mgc_io_sync_v2
# 
# Top level modules:
# 	mgc_io_sync_v2
# End time: 23:45:33 on Feb 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/bin/vlog -work mgc_hls     /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# QuestaSim-64 vlog 2021.1_1 Compiler 2021.02 Feb 21 2021
# Start time: 23:45:33 on Feb 26,2024
# vlog -work mgc_hls /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_in_v1.v 
# -- Compiling module ccs_in_v1
# 
# Top level modules:
# 	ccs_in_v1
# End time: 23:45:33 on Feb 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.v
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/bin/vlog -work mgc_hls     /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.v
# QuestaSim-64 vlog 2021.1_1 Compiler 2021.02 Feb 21 2021
# Start time: 23:45:33 on Feb 26,2024
# vlog -work mgc_hls /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.v 
# -- Compiling module mgc_shift_bl_v5
# 
# Top level modules:
# 	mgc_shift_bl_v5
# End time: 23:45:33 on Feb 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/bin/vlog -work mgc_hls     /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# QuestaSim-64 vlog 2021.1_1 Compiler 2021.02 Feb 21 2021
# Start time: 23:45:33 on Feb 26,2024
# vlog -work mgc_hls /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v 
# -- Compiling module mgc_shift_l_v5
# 
# Top level modules:
# 	mgc_shift_l_v5
# End time: 23:45:34 on Feb 26,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: ../td_ccore_solutions/leading_sign_19_0_db8a43ecf0ceb544432782a6d06851306744_0/rtl.v
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/bin/vlog -work work     ../td_ccore_solutions/leading_sign_19_0_db8a43ecf0ceb544432782a6d06851306744_0/rtl.v
# QuestaSim-64 vlog 2021.1_1 Compiler 2021.02 Feb 21 2021
# Start time: 23:45:34 on Feb 26,2024
# vlog -work work ../td_ccore_solutions/leading_sign_19_0_db8a43ecf0ceb544432782a6d06851306744_0/rtl.v 
# -- Compiling module leading_sign_19_0
# 
# Top level modules:
# 	leading_sign_19_0
# End time: 23:45:34 on Feb 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: ../EdgeDetect_IP_EdgeDetect_MagAng.v1/rtl.v
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/bin/vlog -work work     ../EdgeDetect_IP_EdgeDetect_MagAng.v1/rtl.v
# QuestaSim-64 vlog 2021.1_1 Compiler 2021.02 Feb 21 2021
# Start time: 23:45:34 on Feb 26,2024
# vlog -work work ../EdgeDetect_IP_EdgeDetect_MagAng.v1/rtl.v 
# -- Compiling module EdgeDetect_IP_EdgeDetect_MagAng_run_run_fsm
# -- Compiling module EdgeDetect_IP_EdgeDetect_MagAng_run_staller
# -- Compiling module EdgeDetect_IP_EdgeDetect_MagAng_run_heightIn_triosy_obj_heightIn_triosy_wait_ctrl
# -- Compiling module EdgeDetect_IP_EdgeDetect_MagAng_run_widthIn_triosy_obj_widthIn_triosy_wait_ctrl
# -- Compiling module EdgeDetect_IP_EdgeDetect_MagAng_run_angle_rsci_angle_wait_dp
# -- Compiling module EdgeDetect_IP_EdgeDetect_MagAng_run_angle_rsci_angle_wait_ctrl
# -- Compiling module EdgeDetect_IP_EdgeDetect_MagAng_run_magn_rsci_magn_wait_dp
# -- Compiling module EdgeDetect_IP_EdgeDetect_MagAng_run_magn_rsci_magn_wait_ctrl
# -- Compiling module EdgeDetect_IP_EdgeDetect_MagAng_run_dy_in_rsci_dy_in_wait_dp
# -- Compiling module EdgeDetect_IP_EdgeDetect_MagAng_run_dy_in_rsci_dy_in_wait_ctrl
# -- Compiling module EdgeDetect_IP_EdgeDetect_MagAng_run_dx_in_rsci_dx_in_wait_dp
# -- Compiling module EdgeDetect_IP_EdgeDetect_MagAng_run_dx_in_rsci_dx_in_wait_ctrl
# -- Compiling module EdgeDetect_IP_EdgeDetect_MagAng_run_heightIn_triosy_obj
# -- Compiling module EdgeDetect_IP_EdgeDetect_MagAng_run_widthIn_triosy_obj
# -- Compiling module EdgeDetect_IP_EdgeDetect_MagAng_run_angle_rsci
# -- Compiling module EdgeDetect_IP_EdgeDetect_MagAng_run_magn_rsci
# -- Compiling module EdgeDetect_IP_EdgeDetect_MagAng_run_dy_in_rsci
# -- Compiling module EdgeDetect_IP_EdgeDetect_MagAng_run_dx_in_rsci
# -- Compiling module EdgeDetect_IP_EdgeDetect_MagAng_run
# -- Compiling module EdgeDetect_IP_EdgeDetect_MagAng
# 
# Top level modules:
# 	EdgeDetect_IP_EdgeDetect_MagAng
# End time: 23:45:34 on Feb 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_in_wait_coupled_v1.v
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/bin/vlog -work mgc_hls     /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_in_wait_coupled_v1.v
# QuestaSim-64 vlog 2021.1_1 Compiler 2021.02 Feb 21 2021
# Start time: 23:45:34 on Feb 26,2024
# vlog -work mgc_hls /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_in_wait_coupled_v1.v 
# -- Compiling module ccs_in_wait_coupled_v1
# 
# Top level modules:
# 	ccs_in_wait_coupled_v1
# End time: 23:45:34 on Feb 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: ../EdgeDetect_IP_EdgeDetect_HorDer.v1/rtl.v
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/bin/vlog -work work     ../EdgeDetect_IP_EdgeDetect_HorDer.v1/rtl.v
# QuestaSim-64 vlog 2021.1_1 Compiler 2021.02 Feb 21 2021
# Start time: 23:45:34 on Feb 26,2024
# vlog -work work ../EdgeDetect_IP_EdgeDetect_HorDer.v1/rtl.v 
# -- Compiling module EdgeDetect_IP_EdgeDetect_HorDer_run_run_fsm
# -- Compiling module EdgeDetect_IP_EdgeDetect_HorDer_run_staller
# -- Compiling module EdgeDetect_IP_EdgeDetect_HorDer_run_dx_rsci_dx_wait_dp
# -- Compiling module EdgeDetect_IP_EdgeDetect_HorDer_run_dx_rsci_dx_wait_ctrl
# -- Compiling module EdgeDetect_IP_EdgeDetect_HorDer_run_dat_in_rsci_dat_in_wait_ctrl
# -- Compiling module EdgeDetect_IP_EdgeDetect_HorDer_run_dx_rsci
# -- Compiling module EdgeDetect_IP_EdgeDetect_HorDer_run_dat_in_rsci
# -- Compiling module EdgeDetect_IP_EdgeDetect_HorDer_run
# -- Compiling module EdgeDetect_IP_EdgeDetect_HorDer
# 
# Top level modules:
# 	EdgeDetect_IP_EdgeDetect_HorDer
# End time: 23:45:34 on Feb 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: ../EdgeDetect_IP_EdgeDetect_VerDer.v1/rtl.v
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/bin/vlog -work work     ../EdgeDetect_IP_EdgeDetect_VerDer.v1/rtl.v
# QuestaSim-64 vlog 2021.1_1 Compiler 2021.02 Feb 21 2021
# Start time: 23:45:34 on Feb 26,2024
# vlog -work work ../EdgeDetect_IP_EdgeDetect_VerDer.v1/rtl.v 
# -- Compiling module EdgeDetect_IP_EdgeDetect_VerDer_ccs_sample_mem_ccs_ram_sync_singleport_rwport_en_7_16_10_963_963_16_5_gen
# -- Compiling module EdgeDetect_IP_EdgeDetect_VerDer_ccs_sample_mem_ccs_ram_sync_singleport_rwport_en_6_16_10_963_963_16_5_gen
# -- Compiling module EdgeDetect_IP_EdgeDetect_VerDer_run_run_fsm
# -- Compiling module EdgeDetect_IP_EdgeDetect_VerDer_run_staller
# -- Compiling module EdgeDetect_IP_EdgeDetect_VerDer_run_wait_dp
# -- Compiling module EdgeDetect_IP_EdgeDetect_VerDer_run_dy_rsci_dy_wait_dp
# -- Compiling module EdgeDetect_IP_EdgeDetect_VerDer_run_dy_rsci_dy_wait_ctrl
# -- Compiling module EdgeDetect_IP_EdgeDetect_VerDer_run_dat_out_rsci_dat_out_wait_dp
# -- Compiling module EdgeDetect_IP_EdgeDetect_VerDer_run_dat_out_rsci_dat_out_wait_ctrl
# -- Compiling module EdgeDetect_IP_EdgeDetect_VerDer_run_dat_in_rsci_dat_in_wait_ctrl
# -- Compiling module EdgeDetect_IP_EdgeDetect_VerDer_run_dy_rsci
# -- Compiling module EdgeDetect_IP_EdgeDetect_VerDer_run_dat_out_rsci
# -- Compiling module EdgeDetect_IP_EdgeDetect_VerDer_run_dat_in_rsci
# -- Compiling module EdgeDetect_IP_EdgeDetect_VerDer_run
# -- Compiling module EdgeDetect_IP_EdgeDetect_VerDer
# 
# Top level modules:
# 	EdgeDetect_IP_EdgeDetect_VerDer
# End time: 23:45:34 on Feb 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_genreg_v1.v
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/bin/vlog -work mgc_hls     /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_genreg_v1.v
# QuestaSim-64 vlog 2021.1_1 Compiler 2021.02 Feb 21 2021
# Start time: 23:45:34 on Feb 26,2024
# vlog -work mgc_hls /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_genreg_v1.v 
# -- Compiling module ccs_genreg_v1
# 
# Top level modules:
# 	ccs_genreg_v1
# End time: 23:45:34 on Feb 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.v
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/bin/vlog -work mgc_hls     /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.v
# QuestaSim-64 vlog 2021.1_1 Compiler 2021.02 Feb 21 2021
# Start time: 23:45:34 on Feb 26,2024
# vlog -work mgc_hls /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.v 
# -- Compiling module ccs_fifo_wait_core_v5
# 
# Top level modules:
# 	ccs_fifo_wait_core_v5
# End time: 23:45:35 on Feb 26,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_pipe_v6.v
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/bin/vlog -work mgc_hls     /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_pipe_v6.v
# QuestaSim-64 vlog 2021.1_1 Compiler 2021.02 Feb 21 2021
# Start time: 23:45:35 on Feb 26,2024
# vlog -work mgc_hls /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_pipe_v6.v 
# -- Compiling module ccs_pipe_v6
# 
# Top level modules:
# 	ccs_pipe_v6
# End time: 23:45:35 on Feb 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: rtl.v
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/bin/vlog -work work     rtl.v
# QuestaSim-64 vlog 2021.1_1 Compiler 2021.02 Feb 21 2021
# Start time: 23:45:35 on Feb 26,2024
# vlog -work work rtl.v 
# -- Compiling module EdgeDetect_IP_EdgeDetect_Top
# 
# Top level modules:
# 	EdgeDetect_IP_EdgeDetect_Top
# End time: 23:45:35 on Feb 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../../hls_c/src/EdgeDetect_tb.cpp
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas -scpoptions "--c++11" -DCCS_SCVERIFY_USE_CCS_BLOCK -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=EdgeDetect_IP_EdgeDetect_Top -DCCS_DESIGN_FUNC_EdgeDetect_IP_EdgeDetect_Top_run -DCCS_DESIGN_TOP_EdgeDetect_IP_EdgeDetect_Top -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -std=gnu++11 -I./scverify -I. -I../.. -I../../../hls_c/inc -I../../../cmodel/inc -I../../../bmpUtil/inc -I../../../hls_c/inc -I../../../cmodel/inc -I../../../bmpUtil/inc -I../../../hls_c/inc -I../../../cmodel/inc -I../../../bmpUtil/inc -I/usr/cadtool/mentor/Catapult/2023.1/Mgc_home/shared/include -I/usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/hls_pkgs/src -I/usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs -I/usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../../hls_c/src/EdgeDe
# tect_tb.cpp
# Start time: 23:45:35 on Feb 26,2024
# 
# QuestaSim-64 sccom 2021.1_1 compiler 2021.02 Feb 21 2021
# 
# In file included from /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports.h:2301:0,
#                  from /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_clock_ports.h:31,
#                  from /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/systemc:84,
#                  from /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/systemc.h:219,
#                  from /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/shared/include/mc_scverify.h:201,
#                  from ../../../hls_c/inc/EdgeDetect_VerDer.h:34,
#                  from ../../../hls_c/inc/EdgeDetect.h:34,
#                  from ../../../hls_c/src/EdgeDetect_tb.cpp:37:
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# End time: 23:45:38 on Feb 26,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../../bmpUtil/src/bmp_io.cpp
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas -scpoptions "--c++11" -DCCS_SCVERIFY_USE_CCS_BLOCK -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=EdgeDetect_IP_EdgeDetect_Top -DCCS_DESIGN_FUNC_EdgeDetect_IP_EdgeDetect_Top_run -DCCS_DESIGN_TOP_EdgeDetect_IP_EdgeDetect_Top -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -std=gnu++11 -I./scverify -I. -I../.. -I../../../hls_c/inc -I../../../cmodel/inc -I../../../bmpUtil/inc -I../../../hls_c/inc -I../../../cmodel/inc -I../../../bmpUtil/inc -I../../../hls_c/inc -I../../../cmodel/inc -I../../../bmpUtil/inc -I/usr/cadtool/mentor/Catapult/2023.1/Mgc_home/shared/include -I/usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/hls_pkgs/src -I/usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs -I/usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../../bmpUtil/src/bmp_
# io.cpp
# Start time: 23:45:38 on Feb 26,2024
# 
# QuestaSim-64 sccom 2021.1_1 compiler 2021.02 Feb 21 2021
# 
# ../../../bmpUtil/src/bmp_io.cpp: In function 'bool bmp_print_test(char*)':
# ../../../bmpUtil/src/bmp_io.cpp:1650:13: warning: 'garray' may be used uninitialized in this function [-Wmaybe-uninitialized]
#      *garray = *rarray;
#      ~~~~~~~~^~~~~~~~~
# ../../../bmpUtil/src/bmp_io.cpp:1651:13: warning: 'barray' may be used uninitialized in this function [-Wmaybe-uninitialized]
#      *barray = *rarray;
#      ~~~~~~~~^~~~~~~~~
# End time: 23:45:39 on Feb 26,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: scverify/mc_testbench.cpp
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas -scpoptions "--c++11" -DCCS_SCVERIFY_USE_CCS_BLOCK -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=EdgeDetect_IP_EdgeDetect_Top -DCCS_DESIGN_FUNC_EdgeDetect_IP_EdgeDetect_Top_run -DCCS_DESIGN_TOP_EdgeDetect_IP_EdgeDetect_Top -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -std=gnu++11 -I./scverify -I. -I../.. -I../../../hls_c/inc -I../../../cmodel/inc -I../../../bmpUtil/inc -I../../../hls_c/inc -I../../../cmodel/inc -I../../../bmpUtil/inc -I../../../hls_c/inc -I../../../cmodel/inc -I../../../bmpUtil/inc -I/usr/cadtool/mentor/Catapult/2023.1/Mgc_home/shared/include -I/usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/hls_pkgs/src -I/usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs -I/usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c scverify/mc_testbench.cpp
# 
# Start time: 23:45:39 on Feb 26,2024
# 
# QuestaSim-64 sccom 2021.1_1 compiler 2021.02 Feb 21 2021
# 
# In file included from /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports.h:2301:0,
#                  from /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_clock_ports.h:31,
#                  from /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/systemc:84,
#                  from /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/systemc.h:219,
#                  from /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/shared/include/mc_scverify.h:201,
#                  from ./../../../hls_c/inc/EdgeDetect_VerDer.h:34,
#                  from ./../../../hls_c/inc/EdgeDetect.h:34,
#                  from scverify/mc_testbench.h:31,
#                  from scverify/mc_testbench.cpp:18:
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# End time: 23:45:43 on Feb 26,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: scverify/scverify_top.cpp
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas -scpoptions "--c++11" -DCCS_SCVERIFY_USE_CCS_BLOCK -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=EdgeDetect_IP_EdgeDetect_Top -DCCS_DESIGN_FUNC_EdgeDetect_IP_EdgeDetect_Top_run -DCCS_DESIGN_TOP_EdgeDetect_IP_EdgeDetect_Top -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -std=gnu++11 -I./scverify -I. -I../.. -I../../../hls_c/inc -I../../../cmodel/inc -I../../../bmpUtil/inc -I../../../hls_c/inc -I../../../cmodel/inc -I../../../bmpUtil/inc -I../../../hls_c/inc -I../../../cmodel/inc -I../../../bmpUtil/inc -I/usr/cadtool/mentor/Catapult/2023.1/Mgc_home/shared/include -I/usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/hls_pkgs/src -I/usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs -I/usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c scverify/scverify_top.cpp
# 
# Start time: 23:45:43 on Feb 26,2024
# 
# QuestaSim-64 sccom 2021.1_1 compiler 2021.02 Feb 21 2021
# 
# In file included from /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports.h:2301:0,
#                  from /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_clock_ports.h:31,
#                  from /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/systemc:84,
#                  from /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/systemc.h:219,
#                  from /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/shared/include/mc_scverify.h:201,
#                  from ./../../../hls_c/inc/EdgeDetect_VerDer.h:34,
#                  from ./../../../hls_c/inc/EdgeDetect.h:34,
#                  from scverify/mc_testbench.h:31,
#                  from scverify/scverify_top.cpp:4:
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# 
# Exported modules:
# 	scverify_top
# ** Warning: (sccom-6102) The object "_data" is not debuggable. (/usr/cadtool/mentor/Catapult/2023.1/Mgc_home/shared/include/mc_monitor.h, 144)
# End time: 23:45:52 on Feb 26,2024, Elapsed time: 0:00:09
# Errors: 0, Warnings: 1
# ============================================
# Linking executable
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/bin/sccom -link   
# sccom -link 
# Start time: 23:45:52 on Feb 26,2024
# 
# QuestaSim-64 sccom 2021.1_1 compiler 2021.02 Feb 21 2021
# End time: 23:45:53 on Feb 26,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ============================================
# Optimizing design: scverify_top
# cd ../..; /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/bin/vopt +acc=anpr -sc_arg ./image/people_gray.bmp -sc_arg out_algorithm.bmp -sc_arg out_hw.bmp   -L "./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/mgc_hls" -L "./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/work"   scverify_top  -o scverify_top_opt
# QuestaSim-64 vopt 2021.1_1 Compiler 2021.02 Feb 21 2021
# Start time: 23:45:53 on Feb 26,2024
# vopt "+acc=anpr" -sc_arg "./image/people_gray.bmp" -sc_arg "out_algorithm.bmp" -sc_arg "out_hw.bmp" -L ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/mgc_hls -L ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/work scverify_top -o scverify_top_opt 
# 
# Top level modules:
# 	scverify_top
# 
# Analyzing design...
# -- Loading shared library /home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/catapult_work/Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/work/_sc/linux_x86_64_gcc-7.4.0/systemc.so
# -- Loading systemc module /home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/catapult_work/Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/work.scverify_top
# Info: CCS_CLK_CTOR: Clock 'clk' - Using default clock period '10 ns'
# -- Loading module EdgeDetect_IP_EdgeDetect_Top
# -- Loading module ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/mgc_hls.ccs_pipe_v6
# -- Loading module ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/mgc_hls.ccs_fifo_wait_core_v5
# -- Loading module EdgeDetect_IP_EdgeDetect_VerDer
# -- Loading module EdgeDetect_IP_EdgeDetect_VerDer_ccs_sample_mem_ccs_ram_sync_singleport_rwport_en_6_16_10_963_963_16_5_gen
# -- Loading module EdgeDetect_IP_EdgeDetect_VerDer_ccs_sample_mem_ccs_ram_sync_singleport_rwport_en_7_16_10_963_963_16_5_gen
# -- Loading module EdgeDetect_IP_EdgeDetect_VerDer_run
# -- Loading module EdgeDetect_IP_EdgeDetect_VerDer_run_dat_in_rsci
# -- Loading module ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/mgc_hls.ccs_in_wait_coupled_v1
# -- Loading module EdgeDetect_IP_EdgeDetect_VerDer_run_dat_in_rsci_dat_in_wait_ctrl
# -- Loading module EdgeDetect_IP_EdgeDetect_VerDer_run_dat_out_rsci
# -- Loading module ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/mgc_hls.ccs_out_wait_v1
# -- Loading module EdgeDetect_IP_EdgeDetect_VerDer_run_dat_out_rsci_dat_out_wait_ctrl
# -- Loading module EdgeDetect_IP_EdgeDetect_VerDer_run_dat_out_rsci_dat_out_wait_dp
# -- Loading module EdgeDetect_IP_EdgeDetect_VerDer_run_dy_rsci
# -- Loading module EdgeDetect_IP_EdgeDetect_VerDer_run_dy_rsci_dy_wait_ctrl
# -- Loading module EdgeDetect_IP_EdgeDetect_VerDer_run_dy_rsci_dy_wait_dp
# -- Loading module EdgeDetect_IP_EdgeDetect_VerDer_run_wait_dp
# -- Loading module EdgeDetect_IP_EdgeDetect_VerDer_run_staller
# -- Loading module EdgeDetect_IP_EdgeDetect_VerDer_run_run_fsm
# -- Loading module EdgeDetect_IP_EdgeDetect_HorDer
# -- Loading module EdgeDetect_IP_EdgeDetect_HorDer_run
# -- Loading module EdgeDetect_IP_EdgeDetect_HorDer_run_dat_in_rsci
# -- Loading module EdgeDetect_IP_EdgeDetect_HorDer_run_dat_in_rsci_dat_in_wait_ctrl
# -- Loading module EdgeDetect_IP_EdgeDetect_HorDer_run_dx_rsci
# -- Loading module EdgeDetect_IP_EdgeDetect_HorDer_run_dx_rsci_dx_wait_ctrl
# -- Loading module EdgeDetect_IP_EdgeDetect_HorDer_run_dx_rsci_dx_wait_dp
# -- Loading module EdgeDetect_IP_EdgeDetect_HorDer_run_staller
# -- Loading module EdgeDetect_IP_EdgeDetect_HorDer_run_run_fsm
# -- Loading module EdgeDetect_IP_EdgeDetect_MagAng
# -- Loading module EdgeDetect_IP_EdgeDetect_MagAng_run
# -- Loading module ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/mgc_hls.ccs_in_v1
# -- Loading module ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/mgc_hls.mgc_shift_bl_v5
# -- Loading module ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/mgc_hls.mgc_shift_l_v5
# -- Loading module leading_sign_19_0
# -- Loading module EdgeDetect_IP_EdgeDetect_MagAng_run_dx_in_rsci
# -- Loading module ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/mgc_hls.ccs_in_wait_v1
# -- Loading module EdgeDetect_IP_EdgeDetect_MagAng_run_dx_in_rsci_dx_in_wait_ctrl
# -- Loading module EdgeDetect_IP_EdgeDetect_MagAng_run_dx_in_rsci_dx_in_wait_dp
# -- Loading module EdgeDetect_IP_EdgeDetect_MagAng_run_dy_in_rsci
# -- Loading module EdgeDetect_IP_EdgeDetect_MagAng_run_dy_in_rsci_dy_in_wait_ctrl
# -- Loading module EdgeDetect_IP_EdgeDetect_MagAng_run_dy_in_rsci_dy_in_wait_dp
# -- Loading module EdgeDetect_IP_EdgeDetect_MagAng_run_magn_rsci
# -- Loading module EdgeDetect_IP_EdgeDetect_MagAng_run_magn_rsci_magn_wait_ctrl
# -- Loading module EdgeDetect_IP_EdgeDetect_MagAng_run_magn_rsci_magn_wait_dp
# -- Loading module EdgeDetect_IP_EdgeDetect_MagAng_run_angle_rsci
# -- Loading module EdgeDetect_IP_EdgeDetect_MagAng_run_angle_rsci_angle_wait_ctrl
# -- Loading module EdgeDetect_IP_EdgeDetect_MagAng_run_angle_rsci_angle_wait_dp
# -- Loading module EdgeDetect_IP_EdgeDetect_MagAng_run_widthIn_triosy_obj
# -- Loading module ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/mgc_hls.mgc_io_sync_v2
# -- Loading module EdgeDetect_IP_EdgeDetect_MagAng_run_widthIn_triosy_obj_widthIn_triosy_wait_ctrl
# -- Loading module EdgeDetect_IP_EdgeDetect_MagAng_run_heightIn_triosy_obj
# -- Loading module EdgeDetect_IP_EdgeDetect_MagAng_run_heightIn_triosy_obj_heightIn_triosy_wait_ctrl
# -- Loading module EdgeDetect_IP_EdgeDetect_MagAng_run_staller
# -- Loading module EdgeDetect_IP_EdgeDetect_MagAng_run_run_fsm
# -- Loading module ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/mgc_hls.ccs_genreg_v1
# Optimizing 63 design-units (inlining 0/68 module instances, 0/22 systemc instances):
# -- Optimizing module ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/mgc_hls.ccs_in_wait_v1(fast)
# -- Optimizing module ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/mgc_hls.ccs_in_wait_v1(fast__1)
# -- Optimizing module ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/mgc_hls.ccs_out_wait_v1(fast__3)
# -- Optimizing module EdgeDetect_IP_EdgeDetect_VerDer_run_dat_in_rsci(fast)
# -- Optimizing module EdgeDetect_IP_EdgeDetect_HorDer_run_dat_in_rsci(fast)
# -- Optimizing module EdgeDetect_IP_EdgeDetect_VerDer_run_dat_out_rsci_dat_out_wait_ctrl(fast)
# -- Optimizing module EdgeDetect_IP_EdgeDetect_VerDer_run_dy_rsci_dy_wait_ctrl(fast)
# -- Optimizing module EdgeDetect_IP_EdgeDetect_HorDer_run_dx_rsci_dx_wait_ctrl(fast)
# -- Optimizing module EdgeDetect_IP_EdgeDetect_HorDer(fast)
# -- Optimizing module EdgeDetect_IP_EdgeDetect_MagAng_run_dx_in_rsci_dx_in_wait_ctrl(fast)
# -- Optimizing module EdgeDetect_IP_EdgeDetect_MagAng_run_dy_in_rsci_dy_in_wait_ctrl(fast)
# -- Optimizing module EdgeDetect_IP_EdgeDetect_MagAng_run_magn_rsci_magn_wait_ctrl(fast)
# -- Optimizing module EdgeDetect_IP_EdgeDetect_MagAng_run_angle_rsci_angle_wait_ctrl(fast)
# -- Optimizing module ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/mgc_hls.ccs_in_wait_coupled_v1(fast)
# -- Optimizing module EdgeDetect_IP_EdgeDetect_VerDer_run_wait_dp(fast)
# -- Optimizing module EdgeDetect_IP_EdgeDetect_VerDer_run_staller(fast)
# -- Optimizing module EdgeDetect_IP_EdgeDetect_MagAng_run_widthIn_triosy_obj(fast)
# -- Optimizing module EdgeDetect_IP_EdgeDetect_MagAng_run_heightIn_triosy_obj(fast)
# -- Optimizing module ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/mgc_hls.ccs_in_v1(fast)
# -- Optimizing module ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/mgc_hls.ccs_in_v1(fast__1)
# -- Optimizing module EdgeDetect_IP_EdgeDetect_MagAng_run_widthIn_triosy_obj_widthIn_triosy_wait_ctrl(fast)
# -- Optimizing module EdgeDetect_IP_EdgeDetect_MagAng_run_heightIn_triosy_obj_heightIn_triosy_wait_ctrl(fast)
# -- Optimizing module EdgeDetect_IP_EdgeDetect_VerDer_run_dat_in_rsci_dat_in_wait_ctrl(fast)
# -- Optimizing module EdgeDetect_IP_EdgeDetect_HorDer_run_dat_in_rsci_dat_in_wait_ctrl(fast)
# -- Optimizing module EdgeDetect_IP_EdgeDetect_HorDer_run_staller(fast)
# -- Optimizing module ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/mgc_hls.mgc_io_sync_v2(fast)
# -- Optimizing module EdgeDetect_IP_EdgeDetect_MagAng_run(fast)
# -- Optimizing module EdgeDetect_IP_EdgeDetect_VerDer_run(fast)
# -- Optimizing module EdgeDetect_IP_EdgeDetect_HorDer_run(fast)
# -- Optimizing module ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/mgc_hls.ccs_fifo_wait_core_v5(fast)
# -- Optimizing module ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/mgc_hls.mgc_shift_bl_v5(fast)
# -- Optimizing module ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/mgc_hls.ccs_genreg_v1(fast)
# -- Optimizing module ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/mgc_hls.ccs_genreg_v1(fast__1)
# -- Optimizing module ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/mgc_hls.ccs_genreg_v1(fast__2)
# -- Optimizing module leading_sign_19_0(fast)
# -- Optimizing module EdgeDetect_IP_EdgeDetect_Top(fast)
# -- Optimizing module ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/mgc_hls.mgc_shift_l_v5(fast)
# -- Optimizing module ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/mgc_hls.ccs_pipe_v6(fast)
# -- Optimizing module EdgeDetect_IP_EdgeDetect_VerDer(fast)
# -- Optimizing module EdgeDetect_IP_EdgeDetect_MagAng_run_dx_in_rsci_dx_in_wait_dp(fast)
# -- Optimizing module EdgeDetect_IP_EdgeDetect_MagAng_run_dy_in_rsci_dy_in_wait_dp(fast)
# -- Optimizing module EdgeDetect_IP_EdgeDetect_VerDer_run_run_fsm(fast)
# -- Optimizing module EdgeDetect_IP_EdgeDetect_HorDer_run_run_fsm(fast)
# -- Optimizing module EdgeDetect_IP_EdgeDetect_MagAng_run_run_fsm(fast)
# -- Optimizing module EdgeDetect_IP_EdgeDetect_MagAng(fast)
# -- Optimizing module EdgeDetect_IP_EdgeDetect_MagAng_run_dx_in_rsci(fast)
# -- Optimizing module EdgeDetect_IP_EdgeDetect_MagAng_run_dy_in_rsci(fast)
# -- Optimizing module EdgeDetect_IP_EdgeDetect_VerDer_run_dat_out_rsci_dat_out_wait_dp(fast)
# -- Optimizing module EdgeDetect_IP_EdgeDetect_VerDer_run_dy_rsci_dy_wait_dp(fast)
# -- Optimizing module EdgeDetect_IP_EdgeDetect_HorDer_run_dx_rsci_dx_wait_dp(fast)
# -- Optimizing module EdgeDetect_IP_EdgeDetect_MagAng_run_magn_rsci_magn_wait_dp(fast)
# -- Optimizing module EdgeDetect_IP_EdgeDetect_MagAng_run_angle_rsci_angle_wait_dp(fast)
# -- Optimizing module EdgeDetect_IP_EdgeDetect_VerDer_run_dat_out_rsci(fast)
# -- Optimizing module EdgeDetect_IP_EdgeDetect_VerDer_run_dy_rsci(fast)
# -- Optimizing module EdgeDetect_IP_EdgeDetect_HorDer_run_dx_rsci(fast)
# -- Optimizing module EdgeDetect_IP_EdgeDetect_MagAng_run_magn_rsci(fast)
# -- Optimizing module EdgeDetect_IP_EdgeDetect_MagAng_run_angle_rsci(fast)
# -- Optimizing module EdgeDetect_IP_EdgeDetect_MagAng_run_staller(fast)
# -- Optimizing module EdgeDetect_IP_EdgeDetect_VerDer_ccs_sample_mem_ccs_ram_sync_singleport_rwport_en_6_16_10_963_963_16_5_gen(fast)
# -- Optimizing module EdgeDetect_IP_EdgeDetect_VerDer_ccs_sample_mem_ccs_ram_sync_singleport_rwport_en_7_16_10_963_963_16_5_gen(fast)
# -- Optimizing module ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/mgc_hls.ccs_out_wait_v1(fast)
# -- Optimizing module ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/mgc_hls.ccs_out_wait_v1(fast__1)
# -- Optimizing module ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/mgc_hls.ccs_out_wait_v1(fast__2)
# Optimized design name is scverify_top_opt
# End time: 23:45:54 on Feb 26,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
#     /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/bin/make -f ./scverify/Verify_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
# Reading solution library '/home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/catapult_work/Catapult/td_ccore_solutions/leading_sign_19_0_db8a43ecf0ceb544432782a6d06851306744_0/.sif/solIndex_2_97186cad-d3ca-4d67-aabc-bc5483f5c79c.xml' ... (LIB-129)
go compile
solution library remove *
# Info: Branching solution 'EdgeDetect_IP::EdgeDetect_Top.v2' at state 'compile' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Warning: Hierarchical design detected - SLEC-CPC does not support design with hierarchy
# Info: CDesignChecker Shell script written to '/home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/catapult_work/Catapult/EdgeDetect_IP_EdgeDetect_Top.v2/CDesignChecker/design_checker.sh'
# Warning: VSCode workspace '/home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/catapult_work/.vscode' exists - overwriting files
solution library add mgc_Xilinx-ZYNQ-1_beh -- -rtlsyntool Vivado -manufacturer Xilinx -family ZYNQ -speed -1 -part xc7z020clg400-1
solution library remove *
solution library add mgc_Xilinx-ZYNQ-1_beh -- -rtlsyntool Vivado -manufacturer Xilinx -family ZYNQ -speed -1 -part xc7z020clg400-1
solution library add Xilinx_RAMS
solution library add Xilinx_FIFO
go libraries
# Info: Starting transformation 'libraries' on solution 'EdgeDetect_IP::EdgeDetect_Top.v2' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/fpops.lib' [FPOPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_connections.lib' [ccs_connections]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/mgc_Xilinx-ZYNQ-1_beh.lib' [mgc_Xilinx-ZYNQ-1_beh]... (LIB-49)
# Warning: Component library 'mgc_Xilinx-ZYNQ-1_beh' created with a newer version of Catapult Library Builder, 2023.2/1033219 > 2023.1/1033555 (LIB-83)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_RAMS.lib' [Xilinx_RAMS]... (LIB-49)
# Warning: Component library 'Xilinx_RAMS' created with a newer version of Catapult Library Builder, 2023.2/1033219 > 2023.1/1033555 (LIB-83)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_FIFO.lib' [Xilinx_FIFO]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/nangate/nangate-45nm_beh.lib' [nangate-45nm_beh]... (LIB-49)
# Warning: Component library 'nangate-45nm_beh' created with a newer version of Catapult Library Builder, 2023.2/1033219 > 2023.1/1033555 (LIB-83)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_sample_mem.lib' [ccs_sample_mem]... (LIB-49)
# Error: Library component 'mgc_and' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Error: Library component 'mgc_not' exists in multiple libraries: at least in 'nangate-45nm_beh' and 'mgc_Xilinx-ZYNQ-1_beh'. (LIB-25)
# Info: Completed transformation 'compile' on solution 'EdgeDetect_IP::EdgeDetect_Top.v2': elapsed time 1.01 seconds, memory usage 1654208kB, peak memory usage 1654208kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 309, Real ops = 109, Vars = 90 (SOL-21)
# Error: Unable to load techlibs
solution select EdgeDetect_IP::EdgeDetect_Top.v1
# EdgeDetect_IP::EdgeDetect_Top.v1
flow run /SCVerify/launch_make ./scverify/Verify_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_rtl_v_msim.mk {} SIMTOOL=msim simgui'
# Make utility invoked from '/home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/catapult_work/Catapult/EdgeDetect_IP_EdgeDetect_Top.v1'
#     /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/bin/make -f ./scverify/Verify_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# make: Nothing to be done for `build'.
#     /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/bin/make -f ./scverify/Verify_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
# Reading solution library '/home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/catapult_work/Catapult/td_ccore_solutions/leading_sign_19_0_db8a43ecf0ceb544432782a6d06851306744_0/.sif/solIndex_2_97186cad-d3ca-4d67-aabc-bc5483f5c79c.xml' ... (LIB-129)
flow run /SCVerify/launch_make ./scverify/Verify_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_rtl_v_msim.mk {} SIMTOOL=msim simgui'
# Make utility invoked from '/home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/catapult_work/Catapult/EdgeDetect_IP_EdgeDetect_Top.v1'
#     /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/bin/make -f ./scverify/Verify_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# make: Nothing to be done for `build'.
#     /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/bin/make -f ./scverify/Verify_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
# Reading solution library '/home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/catapult_work/Catapult/td_ccore_solutions/leading_sign_19_0_db8a43ecf0ceb544432782a6d06851306744_0/.sif/solIndex_2_97186cad-d3ca-4d67-aabc-bc5483f5c79c.xml' ... (LIB-129)
quit
# Saving project file '/home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/catapult_work/Catapult.ccs'. (PRJ-5)
// Finish time Tue Feb 27 00:32:44 2024, time elapsed 50:55, peak memory 1.64GB, exit status 0
