<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-development] [PATCH 1/3] CortexA8: Setup debug_base	according to variant
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2010-October/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20%5BPATCH%201/3%5D%20CortexA8%3A%20Setup%20debug_base%0A%09according%20to%20variant&In-Reply-To=%3C201010300724.08353.marek.vasut%40gmail.com%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="016864.html">
   <LINK REL="Next"  HREF="016887.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-development] [PATCH 1/3] CortexA8: Setup debug_base	according to variant</H1>
    <B>Marek Vasut</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20%5BPATCH%201/3%5D%20CortexA8%3A%20Setup%20debug_base%0A%09according%20to%20variant&In-Reply-To=%3C201010300724.08353.marek.vasut%40gmail.com%3E"
       TITLE="[Openocd-development] [PATCH 1/3] CortexA8: Setup debug_base	according to variant">marek.vasut at gmail.com
       </A><BR>
    <I>Sat Oct 30 07:24:08 CEST 2010</I>
    <P><UL>
        <LI>Previous message: <A HREF="016864.html">[Openocd-development] [PATCH 1/3] CortexA8: Setup debug_base	according to variant
</A></li>
        <LI>Next message: <A HREF="016887.html">[Openocd-development] [PATCH 1/3] CortexA8: Setup debug_base	according to variant
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#16885">[ date ]</a>
              <a href="thread.html#16885">[ thread ]</a>
              <a href="subject.html#16885">[ subject ]</a>
              <a href="author.html#16885">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>On Friday 29 October 2010 09:37:36 &#216;yvind Harboe wrote:
&gt;<i> &gt; Oyvind sorry, I just can't find it ... could you tell me where it is
</I>&gt;<i> &gt; please ?
</I>&gt;<i> 
</I>&gt;<i> Start here:
</I>&gt;<i> 
</I>&gt;<i> <A HREF="https://lists.berlios.de/pipermail/openocd-development/2010-September/01648">https://lists.berlios.de/pipermail/openocd-development/2010-September/01648</A>
</I>&gt;<i> 2.html
</I>
Hey,

I went through all of this stuff tonight ... and I came to a conclusion, that 
MEM-AP contains register called BASE whose top 20 bytes should contain the debug 
base address. From my observation, if I run:

&gt;<i> dap info 1
</I>AP ID register 0x04770002
        Type is MEM-AP APB
AP BASE 0x80000000
        ROM table in legacy format
        CID3 0x00, CID2 0x00, CID1 0x00, CID0 0x00
        MEMTYPE System memory not present. Dedicated debug bus.
        ROMTABLE[0x0] = 0x0
                End of ROM table

I get no data. Though if I artificially adjust the dbgbase to 0x60000000 in 
arm_adi_v5.c, I get the following stuff. So, is the processor just making fun of 
me and misreporting the debug base or did I just miss something? This is what I 
get after the adjustment

&gt;<i> dap info 1
</I>AP ID register 0x04770002
        Type is MEM-AP APB
AP BASE 0x60000000
        ROM table in legacy format
        CID3 0xb1, CID2 0x05, CID1 0x10, CID0 0x0d
        MEMTYPE System memory not present. Dedicated debug bus.
        ROMTABLE[0x0] = 0x1003
                Component base address 0x60001000, start address 0x60001000
                Component class is 0x9, CoreSight component
                Type is 0x21, Trace Sink, Buffer
                Peripheral ID[4..0] = hex 04 00 0b b9 07
                Part is Coresight ETB (Trace Buffer)
        ROMTABLE[0x4] = 0x2003
                Component base address 0x60002000, start address 0x60002000
                Component class is 0x9, CoreSight component
                Type is 0x13, Trace Source, Processor
                Peripheral ID[4..0] = hex 04 10 4b b9 21
                Part is Cortex-A8 ETM (Embedded Trace)
        ROMTABLE[0x8] = 0x3003
                Component base address 0x60003000, start address 0x60003000
                Component class is 0x9, CoreSight component
                Type is 0x11, Trace Sink, Port
                Peripheral ID[4..0] = hex 04 00 4b b9 12
                Part is Coresight TPIU (Trace Port Interface Unit)
        ROMTABLE[0xc] = 0x4003
                Component base address 0x60004000, start address 0x60004000
                Component class is 0x9, CoreSight component
                Type is 0x14, Debug Control, Trigger Matrix
                Peripheral ID[4..0] = hex 04 10 4b b9 22
                Part is Cortex-A8 CTI (Cross Trigger)
        ROMTABLE[0x10] = 0x5003
                Component base address 0x60005000, start address 0x60005000
                Component class is 0x9, CoreSight component
                Type is 0x14, Debug Control, Trigger Matrix
                Peripheral ID[4..0] = hex 04 00 0b b9 06
                Part is Coresight CTI (Cross Trigger)
        ROMTABLE[0x14] = 0x6003
                Component base address 0x60006000, start address 0x60006000
                Component class is 0x9, CoreSight component
                Type is 0x14, Debug Control, Trigger Matrix
                Peripheral ID[4..0] = hex 04 00 0b b9 06
                Part is Coresight CTI (Cross Trigger)
        ROMTABLE[0x18] = 0x7003
                Component base address 0x60007000, start address 0x60007000
                Component class is 0x9, CoreSight component
                Type is 0x14, Debug Control, Trigger Matrix
                Peripheral ID[4..0] = hex 04 00 0b b9 06
                Part is Coresight CTI (Cross Trigger)
        ROMTABLE[0x1c] = 0x8003
                Component base address 0x60008000, start address 0x60008000
                Component class is 0x9, CoreSight component
                Type is 0x15, Debug Logic, Processor
                Peripheral ID[4..0] = hex 04 10 4b bc 08
                Part is Cortex-A8 Debug (Debug Unit)
        ROMTABLE[0x20] = 0x0
                End of ROM table

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="016864.html">[Openocd-development] [PATCH 1/3] CortexA8: Setup debug_base	according to variant
</A></li>
	<LI>Next message: <A HREF="016887.html">[Openocd-development] [PATCH 1/3] CortexA8: Setup debug_base	according to variant
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#16885">[ date ]</a>
              <a href="thread.html#16885">[ thread ]</a>
              <a href="subject.html#16885">[ subject ]</a>
              <a href="author.html#16885">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
