// Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
// Date        : Sun Jul 31 18:36:59 2016
// Host        : jon-GA-MA770T-ES3 running 64-bit Linux Mint 17.2 Rafaela
// Command     : write_verilog -force ./cpu_impl_netlist.v -mode timesim -sdf_anno true
// Design      : BSP
// Purpose     : This verilog netlist is a timing simulation representation of the design and should not be modified or
//               synthesized. Please ensure that this netlist is used with the corresponding SDF file.
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps
`define XIL_TIMING

module BRAM
   (DOBDO,
    ETH_CLK_OBUF,
    ADDRBWRADDR,
    pwropt);
  output [3:0]DOBDO;
  input ETH_CLK_OBUF;
  input [12:0]ADDRBWRADDR;
  input pwropt;

  wire [12:0]ADDRBWRADDR;
  wire [3:0]DOBDO;
  wire ETH_CLK_OBUF;
  wire pwropt;
  wire NLW_MEMORY_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_MEMORY_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_MEMORY_reg_0_DBITERR_UNCONNECTED;
  wire NLW_MEMORY_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_MEMORY_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_MEMORY_reg_0_REGCEAREGCE_UNCONNECTED;
  wire NLW_MEMORY_reg_0_REGCEB_UNCONNECTED;
  wire NLW_MEMORY_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_MEMORY_reg_0_DOADO_UNCONNECTED;
  wire [31:4]NLW_MEMORY_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_MEMORY_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_MEMORY_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_MEMORY_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_MEMORY_reg_0_RDADDRECC_UNCONNECTED;

  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENBWREN=NEW" *) 
  (* RTL_RAM_BITS = "60000" *) 
  (* RTL_RAM_NAME = "MEMORY" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .IS_ENBWREN_INVERTED(1'b1),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    MEMORY_reg_0
       (.ADDRARDADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_MEMORY_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_MEMORY_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(ETH_CLK_OBUF),
        .DBITERR(NLW_MEMORY_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_MEMORY_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_MEMORY_reg_0_DOBDO_UNCONNECTED[31:4],DOBDO}),
        .DOPADOP(NLW_MEMORY_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_MEMORY_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_MEMORY_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(pwropt),
        .INJECTDBITERR(NLW_MEMORY_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_MEMORY_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_MEMORY_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(NLW_MEMORY_reg_0_REGCEAREGCE_UNCONNECTED),
        .REGCEB(NLW_MEMORY_reg_0_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_MEMORY_reg_0_SBITERR_UNCONNECTED),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ECO_CHECKSUM = "7f4c9e7a" *) (* POWER_OPT_BRAM_CDC = "0" *) (* POWER_OPT_BRAM_SR_ADDR = "0" *) 
(* POWER_OPT_LOOPED_NET_PERCENTAGE = "0" *) 
(* NotValidForBitStream *)
module BSP
   (CLK_IN,
    RST,
    ETH_CLK,
    PHY_RESET_N,
    RXDV,
    RXER,
    RXD,
    TXD,
    TXEN,
    JC,
    SDA,
    SCL,
    KD,
    KC,
    AUDIO,
    AUDIO_EN,
    VGA_R,
    VGA_G,
    VGA_B,
    HSYNCH,
    VSYNCH,
    GPIO_LEDS,
    GPIO_SWITCHES,
    GPIO_BUTTONS,
    LED_R_PWM,
    LED_G_PWM,
    LED_B_PWM,
    SEVEN_SEGMENT_CATHODE,
    SEVEN_SEGMENT_ANNODE,
    RS232_RX,
    RS232_TX);
  input CLK_IN;
  input RST;
  output ETH_CLK;
  output PHY_RESET_N;
  input RXDV;
  input RXER;
  input [1:0]RXD;
  output [1:0]TXD;
  output TXEN;
  inout [7:0]JC;
  inout SDA;
  inout SCL;
  input KD;
  input KC;
  output AUDIO;
  output AUDIO_EN;
  output [3:0]VGA_R;
  output [3:0]VGA_G;
  output [3:0]VGA_B;
  output HSYNCH;
  output VSYNCH;
  output [15:0]GPIO_LEDS;
  input [15:0]GPIO_SWITCHES;
  input [4:0]GPIO_BUTTONS;
  output LED_R_PWM;
  output LED_G_PWM;
  output LED_B_PWM;
  output [6:0]SEVEN_SEGMENT_CATHODE;
  output [7:0]SEVEN_SEGMENT_ANNODE;
  input RS232_RX;
  output RS232_TX;

  wire AUDIO;
  wire AUDIO_EN;
  wire CLKFB;
  wire CLKIN;
  (* IBUF_LOW_PWR *) wire CLK_IN;
  wire ETH_CLK;
  wire ETH_CLK_OBUF;
  wire [4:0]GPIO_BUTTONS;
  wire [4:0]GPIO_BUTTONS_D;
  wire [4:0]GPIO_BUTTONS_IBUF;
  wire [15:0]GPIO_LEDS;
  wire [15:0]GPIO_LEDS_OBUF;
  wire [15:0]GPIO_SWITCHES;
  wire [15:0]GPIO_SWITCHES_D;
  wire [15:0]GPIO_SWITCHES_IBUF;
  wire HSYNCH;
  wire HSYNCH_OBUF;
  wire IN1_ACK;
  wire IN1_STB;
  wire [4:0]INPUT_BUTTONS;
  wire INPUT_ETH_RX_ACK;
  wire INPUT_ETH_RX_STB;
  wire [15:0]INPUT_SWITCHES;
  wire INTERNAL_RST_reg_n_0;
  wire [7:0]JC;
  wire [1:1]JC_IBUF;
  wire KC;
  wire KC_IBUF;
  wire KD;
  wire KD_IBUF;
  wire LED_B_PWM;
  wire LED_B_PWM_OBUF;
  wire LED_G_PWM;
  wire LED_G_PWM_OBUF;
  wire LED_R_PWM;
  wire LED_R_PWM_OBUF;
  wire NOT_LOCKED;
  wire NOT_LOCKED_i_1_n_0;
  wire [7:0]OUT1;
  wire OUT1_ACK;
  wire OUT1_STB;
  wire OUTPUT_ETH_TX_ACK;
  wire OUTPUT_ETH_TX_STB;
  wire OUTPUT_LEDS_STB;
  wire PHY_RESET_N;
  wire PHY_RESET_N_OBUF;
  wire RS232_RX;
  wire RS232_RX_IBUF;
  wire RS232_TX;
  wire RS232_TX_OBUF;
  wire RST;
  wire RST_IBUF;
  wire [15:0]RX;
  wire [1:0]RXD;
  wire RXDV;
  wire RXDV_IBUF;
  wire [1:0]RXD_IBUF;
  wire RXER;
  wire RXER_IBUF;
  (* DRIVE = "12" *) (* IBUF_LOW_PWR *) (* SLEW = "SLOW" *) wire SCL;
  wire SCL_IBUF;
  wire SCL_TRI;
  wire SDA;
  wire SDA_IBUF;
  wire SDA_TRI;
  wire [7:0]SEVEN_SEGMENT_ANNODE;
  wire [6:0]SEVEN_SEGMENT_CATHODE;
  wire [1:0]TXD;
  wire [1:0]TXD_OBUF;
  wire TXEN;
  wire TXEN_OBUF;
  wire TX_WRITE0;
  wire USER_DESIGN_INST_1_n_11;
  wire USER_DESIGN_INST_1_n_12;
  wire USER_DESIGN_INST_1_n_13;
  wire USER_DESIGN_INST_1_n_14;
  wire USER_DESIGN_INST_1_n_15;
  wire USER_DESIGN_INST_1_n_16;
  wire USER_DESIGN_INST_1_n_17;
  wire USER_DESIGN_INST_1_n_18;
  wire USER_DESIGN_INST_1_n_19;
  wire USER_DESIGN_INST_1_n_2;
  wire USER_DESIGN_INST_1_n_20;
  wire USER_DESIGN_INST_1_n_21;
  wire USER_DESIGN_INST_1_n_22;
  wire USER_DESIGN_INST_1_n_23;
  wire USER_DESIGN_INST_1_n_24;
  wire USER_DESIGN_INST_1_n_25;
  wire USER_DESIGN_INST_1_n_26;
  wire USER_DESIGN_INST_1_n_28;
  wire USER_DESIGN_INST_1_n_29;
  wire USER_DESIGN_INST_1_n_3;
  wire USER_DESIGN_INST_1_n_30;
  wire USER_DESIGN_INST_1_n_31;
  wire USER_DESIGN_INST_1_n_32;
  wire USER_DESIGN_INST_1_n_33;
  wire USER_DESIGN_INST_1_n_34;
  wire USER_DESIGN_INST_1_n_35;
  wire USER_DESIGN_INST_1_n_36;
  wire USER_DESIGN_INST_1_n_37;
  wire USER_DESIGN_INST_1_n_38;
  wire USER_DESIGN_INST_1_n_39;
  wire USER_DESIGN_INST_1_n_4;
  wire USER_DESIGN_INST_1_n_40;
  wire USER_DESIGN_INST_1_n_41;
  wire USER_DESIGN_INST_1_n_42;
  wire USER_DESIGN_INST_1_n_43;
  wire USER_DESIGN_INST_1_n_5;
  wire USER_DESIGN_INST_1_n_6;
  wire USER_DESIGN_INST_1_n_7;
  wire USER_DESIGN_INST_1_n_8;
  wire USER_DESIGN_INST_1_n_9;
  wire [3:0]VGA_B;
  wire [0:0]VGA_B_OBUF;
  wire [3:0]VGA_G;
  wire [3:0]VGA_R;
  wire VSYNCH;
  wire VSYNCH_OBUF;
  wire clk0;
  wire clkdv;
  wire locked_internal;
  wire NLW_dcm_sp_inst_CLKFBOUTB_UNCONNECTED;
  wire NLW_dcm_sp_inst_CLKFBSTOPPED_UNCONNECTED;
  wire NLW_dcm_sp_inst_CLKINSTOPPED_UNCONNECTED;
  wire NLW_dcm_sp_inst_CLKOUT0_UNCONNECTED;
  wire NLW_dcm_sp_inst_CLKOUT0B_UNCONNECTED;
  wire NLW_dcm_sp_inst_CLKOUT1_UNCONNECTED;
  wire NLW_dcm_sp_inst_CLKOUT1B_UNCONNECTED;
  wire NLW_dcm_sp_inst_CLKOUT2_UNCONNECTED;
  wire NLW_dcm_sp_inst_CLKOUT2B_UNCONNECTED;
  wire NLW_dcm_sp_inst_CLKOUT3_UNCONNECTED;
  wire NLW_dcm_sp_inst_CLKOUT3B_UNCONNECTED;
  wire NLW_dcm_sp_inst_CLKOUT5_UNCONNECTED;
  wire NLW_dcm_sp_inst_CLKOUT6_UNCONNECTED;
  wire NLW_dcm_sp_inst_DRDY_UNCONNECTED;
  wire NLW_dcm_sp_inst_PSDONE_UNCONNECTED;
  wire [15:0]NLW_dcm_sp_inst_DO_UNCONNECTED;
PULLUP pullup_KC
       (.O(KC));
PULLUP pullup_KD
       (.O(KD));

initial begin
 $sdf_annotate("cpu_impl_netlist.sdf",,,,"tool_control");
end
  OBUF AUDIO_EN_OBUF_inst
       (.I(1'b1),
        .O(AUDIO_EN));
  OBUF AUDIO_OBUF_inst
       (.I(1'b0),
        .O(AUDIO));
  (* box_type = "PRIMITIVE" *) 
  BUFG BUFG_INST1
       (.I(clkdv),
        .O(ETH_CLK_OBUF));
  (* box_type = "PRIMITIVE" *) 
  BUFG BUFG_INST2
       (.I(clk0),
        .O(CLKFB));
  CHARSVGA CHARSVGA_INST_1
       (.ETH_CLK_OBUF(ETH_CLK_OBUF),
        .HSYNCH(HSYNCH_OBUF),
        .INTERNAL_RST_reg(INTERNAL_RST_reg_n_0),
        .VGA_B_OBUF(VGA_B_OBUF),
        .VSYNCH(VSYNCH_OBUF));
  OBUF ETH_CLK_OBUF_inst
       (.I(ETH_CLK_OBUF),
        .O(ETH_CLK));
  FDRE \GPIO_BUTTONS_D_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(GPIO_BUTTONS_IBUF[0]),
        .Q(GPIO_BUTTONS_D[0]),
        .R(1'b0));
  FDRE \GPIO_BUTTONS_D_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(GPIO_BUTTONS_IBUF[1]),
        .Q(GPIO_BUTTONS_D[1]),
        .R(1'b0));
  FDRE \GPIO_BUTTONS_D_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(GPIO_BUTTONS_IBUF[2]),
        .Q(GPIO_BUTTONS_D[2]),
        .R(1'b0));
  FDRE \GPIO_BUTTONS_D_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(GPIO_BUTTONS_IBUF[3]),
        .Q(GPIO_BUTTONS_D[3]),
        .R(1'b0));
  FDRE \GPIO_BUTTONS_D_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(GPIO_BUTTONS_IBUF[4]),
        .Q(GPIO_BUTTONS_D[4]),
        .R(1'b0));
  IBUF \GPIO_BUTTONS_IBUF[0]_inst 
       (.I(GPIO_BUTTONS[0]),
        .O(GPIO_BUTTONS_IBUF[0]));
  IBUF \GPIO_BUTTONS_IBUF[1]_inst 
       (.I(GPIO_BUTTONS[1]),
        .O(GPIO_BUTTONS_IBUF[1]));
  IBUF \GPIO_BUTTONS_IBUF[2]_inst 
       (.I(GPIO_BUTTONS[2]),
        .O(GPIO_BUTTONS_IBUF[2]));
  IBUF \GPIO_BUTTONS_IBUF[3]_inst 
       (.I(GPIO_BUTTONS[3]),
        .O(GPIO_BUTTONS_IBUF[3]));
  IBUF \GPIO_BUTTONS_IBUF[4]_inst 
       (.I(GPIO_BUTTONS[4]),
        .O(GPIO_BUTTONS_IBUF[4]));
  OBUF \GPIO_LEDS_OBUF[0]_inst 
       (.I(GPIO_LEDS_OBUF[0]),
        .O(GPIO_LEDS[0]));
  OBUF \GPIO_LEDS_OBUF[10]_inst 
       (.I(GPIO_LEDS_OBUF[10]),
        .O(GPIO_LEDS[10]));
  OBUF \GPIO_LEDS_OBUF[11]_inst 
       (.I(GPIO_LEDS_OBUF[11]),
        .O(GPIO_LEDS[11]));
  OBUF \GPIO_LEDS_OBUF[12]_inst 
       (.I(GPIO_LEDS_OBUF[12]),
        .O(GPIO_LEDS[12]));
  OBUF \GPIO_LEDS_OBUF[13]_inst 
       (.I(GPIO_LEDS_OBUF[13]),
        .O(GPIO_LEDS[13]));
  OBUF \GPIO_LEDS_OBUF[14]_inst 
       (.I(GPIO_LEDS_OBUF[14]),
        .O(GPIO_LEDS[14]));
  OBUF \GPIO_LEDS_OBUF[15]_inst 
       (.I(GPIO_LEDS_OBUF[15]),
        .O(GPIO_LEDS[15]));
  OBUF \GPIO_LEDS_OBUF[1]_inst 
       (.I(GPIO_LEDS_OBUF[1]),
        .O(GPIO_LEDS[1]));
  OBUF \GPIO_LEDS_OBUF[2]_inst 
       (.I(GPIO_LEDS_OBUF[2]),
        .O(GPIO_LEDS[2]));
  OBUF \GPIO_LEDS_OBUF[3]_inst 
       (.I(GPIO_LEDS_OBUF[3]),
        .O(GPIO_LEDS[3]));
  OBUF \GPIO_LEDS_OBUF[4]_inst 
       (.I(GPIO_LEDS_OBUF[4]),
        .O(GPIO_LEDS[4]));
  OBUF \GPIO_LEDS_OBUF[5]_inst 
       (.I(GPIO_LEDS_OBUF[5]),
        .O(GPIO_LEDS[5]));
  OBUF \GPIO_LEDS_OBUF[6]_inst 
       (.I(GPIO_LEDS_OBUF[6]),
        .O(GPIO_LEDS[6]));
  OBUF \GPIO_LEDS_OBUF[7]_inst 
       (.I(GPIO_LEDS_OBUF[7]),
        .O(GPIO_LEDS[7]));
  OBUF \GPIO_LEDS_OBUF[8]_inst 
       (.I(GPIO_LEDS_OBUF[8]),
        .O(GPIO_LEDS[8]));
  OBUF \GPIO_LEDS_OBUF[9]_inst 
       (.I(GPIO_LEDS_OBUF[9]),
        .O(GPIO_LEDS[9]));
  FDRE \GPIO_LEDS_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(OUTPUT_LEDS_STB),
        .D(USER_DESIGN_INST_1_n_26),
        .Q(GPIO_LEDS_OBUF[0]),
        .R(1'b0));
  FDRE \GPIO_LEDS_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(OUTPUT_LEDS_STB),
        .D(USER_DESIGN_INST_1_n_16),
        .Q(GPIO_LEDS_OBUF[10]),
        .R(1'b0));
  FDRE \GPIO_LEDS_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(OUTPUT_LEDS_STB),
        .D(USER_DESIGN_INST_1_n_15),
        .Q(GPIO_LEDS_OBUF[11]),
        .R(1'b0));
  FDRE \GPIO_LEDS_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(OUTPUT_LEDS_STB),
        .D(USER_DESIGN_INST_1_n_14),
        .Q(GPIO_LEDS_OBUF[12]),
        .R(1'b0));
  FDRE \GPIO_LEDS_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(OUTPUT_LEDS_STB),
        .D(USER_DESIGN_INST_1_n_13),
        .Q(GPIO_LEDS_OBUF[13]),
        .R(1'b0));
  FDRE \GPIO_LEDS_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(OUTPUT_LEDS_STB),
        .D(USER_DESIGN_INST_1_n_12),
        .Q(GPIO_LEDS_OBUF[14]),
        .R(1'b0));
  FDRE \GPIO_LEDS_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(OUTPUT_LEDS_STB),
        .D(USER_DESIGN_INST_1_n_11),
        .Q(GPIO_LEDS_OBUF[15]),
        .R(1'b0));
  FDRE \GPIO_LEDS_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(OUTPUT_LEDS_STB),
        .D(USER_DESIGN_INST_1_n_25),
        .Q(GPIO_LEDS_OBUF[1]),
        .R(1'b0));
  FDRE \GPIO_LEDS_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(OUTPUT_LEDS_STB),
        .D(USER_DESIGN_INST_1_n_24),
        .Q(GPIO_LEDS_OBUF[2]),
        .R(1'b0));
  FDRE \GPIO_LEDS_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(OUTPUT_LEDS_STB),
        .D(USER_DESIGN_INST_1_n_23),
        .Q(GPIO_LEDS_OBUF[3]),
        .R(1'b0));
  FDRE \GPIO_LEDS_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(OUTPUT_LEDS_STB),
        .D(USER_DESIGN_INST_1_n_22),
        .Q(GPIO_LEDS_OBUF[4]),
        .R(1'b0));
  FDRE \GPIO_LEDS_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(OUTPUT_LEDS_STB),
        .D(USER_DESIGN_INST_1_n_21),
        .Q(GPIO_LEDS_OBUF[5]),
        .R(1'b0));
  FDRE \GPIO_LEDS_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(OUTPUT_LEDS_STB),
        .D(USER_DESIGN_INST_1_n_20),
        .Q(GPIO_LEDS_OBUF[6]),
        .R(1'b0));
  FDRE \GPIO_LEDS_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(OUTPUT_LEDS_STB),
        .D(USER_DESIGN_INST_1_n_19),
        .Q(GPIO_LEDS_OBUF[7]),
        .R(1'b0));
  FDRE \GPIO_LEDS_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(OUTPUT_LEDS_STB),
        .D(USER_DESIGN_INST_1_n_18),
        .Q(GPIO_LEDS_OBUF[8]),
        .R(1'b0));
  FDRE \GPIO_LEDS_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(OUTPUT_LEDS_STB),
        .D(USER_DESIGN_INST_1_n_17),
        .Q(GPIO_LEDS_OBUF[9]),
        .R(1'b0));
  FDRE \GPIO_SWITCHES_D_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(GPIO_SWITCHES_IBUF[0]),
        .Q(GPIO_SWITCHES_D[0]),
        .R(1'b0));
  FDRE \GPIO_SWITCHES_D_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(GPIO_SWITCHES_IBUF[10]),
        .Q(GPIO_SWITCHES_D[10]),
        .R(1'b0));
  FDRE \GPIO_SWITCHES_D_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(GPIO_SWITCHES_IBUF[11]),
        .Q(GPIO_SWITCHES_D[11]),
        .R(1'b0));
  FDRE \GPIO_SWITCHES_D_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(GPIO_SWITCHES_IBUF[12]),
        .Q(GPIO_SWITCHES_D[12]),
        .R(1'b0));
  FDRE \GPIO_SWITCHES_D_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(GPIO_SWITCHES_IBUF[13]),
        .Q(GPIO_SWITCHES_D[13]),
        .R(1'b0));
  FDRE \GPIO_SWITCHES_D_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(GPIO_SWITCHES_IBUF[14]),
        .Q(GPIO_SWITCHES_D[14]),
        .R(1'b0));
  FDRE \GPIO_SWITCHES_D_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(GPIO_SWITCHES_IBUF[15]),
        .Q(GPIO_SWITCHES_D[15]),
        .R(1'b0));
  FDRE \GPIO_SWITCHES_D_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(GPIO_SWITCHES_IBUF[1]),
        .Q(GPIO_SWITCHES_D[1]),
        .R(1'b0));
  FDRE \GPIO_SWITCHES_D_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(GPIO_SWITCHES_IBUF[2]),
        .Q(GPIO_SWITCHES_D[2]),
        .R(1'b0));
  FDRE \GPIO_SWITCHES_D_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(GPIO_SWITCHES_IBUF[3]),
        .Q(GPIO_SWITCHES_D[3]),
        .R(1'b0));
  FDRE \GPIO_SWITCHES_D_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(GPIO_SWITCHES_IBUF[4]),
        .Q(GPIO_SWITCHES_D[4]),
        .R(1'b0));
  FDRE \GPIO_SWITCHES_D_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(GPIO_SWITCHES_IBUF[5]),
        .Q(GPIO_SWITCHES_D[5]),
        .R(1'b0));
  FDRE \GPIO_SWITCHES_D_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(GPIO_SWITCHES_IBUF[6]),
        .Q(GPIO_SWITCHES_D[6]),
        .R(1'b0));
  FDRE \GPIO_SWITCHES_D_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(GPIO_SWITCHES_IBUF[7]),
        .Q(GPIO_SWITCHES_D[7]),
        .R(1'b0));
  FDRE \GPIO_SWITCHES_D_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(GPIO_SWITCHES_IBUF[8]),
        .Q(GPIO_SWITCHES_D[8]),
        .R(1'b0));
  FDRE \GPIO_SWITCHES_D_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(GPIO_SWITCHES_IBUF[9]),
        .Q(GPIO_SWITCHES_D[9]),
        .R(1'b0));
  IBUF \GPIO_SWITCHES_IBUF[0]_inst 
       (.I(GPIO_SWITCHES[0]),
        .O(GPIO_SWITCHES_IBUF[0]));
  IBUF \GPIO_SWITCHES_IBUF[10]_inst 
       (.I(GPIO_SWITCHES[10]),
        .O(GPIO_SWITCHES_IBUF[10]));
  IBUF \GPIO_SWITCHES_IBUF[11]_inst 
       (.I(GPIO_SWITCHES[11]),
        .O(GPIO_SWITCHES_IBUF[11]));
  IBUF \GPIO_SWITCHES_IBUF[12]_inst 
       (.I(GPIO_SWITCHES[12]),
        .O(GPIO_SWITCHES_IBUF[12]));
  IBUF \GPIO_SWITCHES_IBUF[13]_inst 
       (.I(GPIO_SWITCHES[13]),
        .O(GPIO_SWITCHES_IBUF[13]));
  IBUF \GPIO_SWITCHES_IBUF[14]_inst 
       (.I(GPIO_SWITCHES[14]),
        .O(GPIO_SWITCHES_IBUF[14]));
  IBUF \GPIO_SWITCHES_IBUF[15]_inst 
       (.I(GPIO_SWITCHES[15]),
        .O(GPIO_SWITCHES_IBUF[15]));
  IBUF \GPIO_SWITCHES_IBUF[1]_inst 
       (.I(GPIO_SWITCHES[1]),
        .O(GPIO_SWITCHES_IBUF[1]));
  IBUF \GPIO_SWITCHES_IBUF[2]_inst 
       (.I(GPIO_SWITCHES[2]),
        .O(GPIO_SWITCHES_IBUF[2]));
  IBUF \GPIO_SWITCHES_IBUF[3]_inst 
       (.I(GPIO_SWITCHES[3]),
        .O(GPIO_SWITCHES_IBUF[3]));
  IBUF \GPIO_SWITCHES_IBUF[4]_inst 
       (.I(GPIO_SWITCHES[4]),
        .O(GPIO_SWITCHES_IBUF[4]));
  IBUF \GPIO_SWITCHES_IBUF[5]_inst 
       (.I(GPIO_SWITCHES[5]),
        .O(GPIO_SWITCHES_IBUF[5]));
  IBUF \GPIO_SWITCHES_IBUF[6]_inst 
       (.I(GPIO_SWITCHES[6]),
        .O(GPIO_SWITCHES_IBUF[6]));
  IBUF \GPIO_SWITCHES_IBUF[7]_inst 
       (.I(GPIO_SWITCHES[7]),
        .O(GPIO_SWITCHES_IBUF[7]));
  IBUF \GPIO_SWITCHES_IBUF[8]_inst 
       (.I(GPIO_SWITCHES[8]),
        .O(GPIO_SWITCHES_IBUF[8]));
  IBUF \GPIO_SWITCHES_IBUF[9]_inst 
       (.I(GPIO_SWITCHES[9]),
        .O(GPIO_SWITCHES_IBUF[9]));
  OBUF HSYNCH_OBUF_inst
       (.I(HSYNCH_OBUF),
        .O(HSYNCH));
  I2C I2C_INST_1
       (.ETH_CLK_OBUF(ETH_CLK_OBUF),
        .INTERNAL_RST_reg(INTERNAL_RST_reg_n_0),
        .SCL_IBUF(SCL_IBUF),
        .SCL_TRI(SCL_TRI),
        .SDA_IBUF(SDA_IBUF),
        .SDA_TRI(SDA_TRI));
  FDRE \INPUT_BUTTONS_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(GPIO_BUTTONS_D[0]),
        .Q(INPUT_BUTTONS[0]),
        .R(1'b0));
  FDRE \INPUT_BUTTONS_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(GPIO_BUTTONS_D[1]),
        .Q(INPUT_BUTTONS[1]),
        .R(1'b0));
  FDRE \INPUT_BUTTONS_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(GPIO_BUTTONS_D[2]),
        .Q(INPUT_BUTTONS[2]),
        .R(1'b0));
  FDRE \INPUT_BUTTONS_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(GPIO_BUTTONS_D[3]),
        .Q(INPUT_BUTTONS[3]),
        .R(1'b0));
  FDRE \INPUT_BUTTONS_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(GPIO_BUTTONS_D[4]),
        .Q(INPUT_BUTTONS[4]),
        .R(1'b0));
  FDRE \INPUT_SWITCHES_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(GPIO_SWITCHES_D[0]),
        .Q(INPUT_SWITCHES[0]),
        .R(1'b0));
  FDRE \INPUT_SWITCHES_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(GPIO_SWITCHES_D[10]),
        .Q(INPUT_SWITCHES[10]),
        .R(1'b0));
  FDRE \INPUT_SWITCHES_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(GPIO_SWITCHES_D[11]),
        .Q(INPUT_SWITCHES[11]),
        .R(1'b0));
  FDRE \INPUT_SWITCHES_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(GPIO_SWITCHES_D[12]),
        .Q(INPUT_SWITCHES[12]),
        .R(1'b0));
  FDRE \INPUT_SWITCHES_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(GPIO_SWITCHES_D[13]),
        .Q(INPUT_SWITCHES[13]),
        .R(1'b0));
  FDRE \INPUT_SWITCHES_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(GPIO_SWITCHES_D[14]),
        .Q(INPUT_SWITCHES[14]),
        .R(1'b0));
  FDRE \INPUT_SWITCHES_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(GPIO_SWITCHES_D[15]),
        .Q(INPUT_SWITCHES[15]),
        .R(1'b0));
  FDRE \INPUT_SWITCHES_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(GPIO_SWITCHES_D[1]),
        .Q(INPUT_SWITCHES[1]),
        .R(1'b0));
  FDRE \INPUT_SWITCHES_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(GPIO_SWITCHES_D[2]),
        .Q(INPUT_SWITCHES[2]),
        .R(1'b0));
  FDRE \INPUT_SWITCHES_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(GPIO_SWITCHES_D[3]),
        .Q(INPUT_SWITCHES[3]),
        .R(1'b0));
  FDRE \INPUT_SWITCHES_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(GPIO_SWITCHES_D[4]),
        .Q(INPUT_SWITCHES[4]),
        .R(1'b0));
  FDRE \INPUT_SWITCHES_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(GPIO_SWITCHES_D[5]),
        .Q(INPUT_SWITCHES[5]),
        .R(1'b0));
  FDRE \INPUT_SWITCHES_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(GPIO_SWITCHES_D[6]),
        .Q(INPUT_SWITCHES[6]),
        .R(1'b0));
  FDRE \INPUT_SWITCHES_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(GPIO_SWITCHES_D[7]),
        .Q(INPUT_SWITCHES[7]),
        .R(1'b0));
  FDRE \INPUT_SWITCHES_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(GPIO_SWITCHES_D[8]),
        .Q(INPUT_SWITCHES[8]),
        .R(1'b0));
  FDRE \INPUT_SWITCHES_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(GPIO_SWITCHES_D[9]),
        .Q(INPUT_SWITCHES[9]),
        .R(1'b0));
  FDRE INTERNAL_RST_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(NOT_LOCKED),
        .Q(INTERNAL_RST_reg_n_0),
        .R(1'b0));
  OBUF \JC_OBUF[0]_inst 
       (.I(1'b1),
        .O(JC[0]));
  OBUF \JC_OBUF[1]_inst 
       (.I(JC_IBUF),
        .O(JC[1]));
  (* OPT_INSERTED *) 
  IBUF KC_IBUF_inst
       (.I(KC),
        .O(KC_IBUF));
  (* OPT_INSERTED *) 
  IBUF KD_IBUF_inst
       (.I(KD),
        .O(KD_IBUF));
  OBUF LED_B_PWM_OBUF_inst
       (.I(LED_B_PWM_OBUF),
        .O(LED_B_PWM));
  OBUF LED_G_PWM_OBUF_inst
       (.I(LED_G_PWM_OBUF),
        .O(LED_G_PWM));
  OBUF LED_R_PWM_OBUF_inst
       (.I(LED_R_PWM_OBUF),
        .O(LED_R_PWM));
  LUT1 #(
    .INIT(2'h1)) 
    NOT_LOCKED_i_1
       (.I0(locked_internal),
        .O(NOT_LOCKED_i_1_n_0));
  FDRE NOT_LOCKED_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(NOT_LOCKED_i_1_n_0),
        .Q(NOT_LOCKED),
        .R(1'b0));
  OBUF PHY_RESET_N_OBUF_inst
       (.I(PHY_RESET_N_OBUF),
        .O(PHY_RESET_N));
  LUT1 #(
    .INIT(2'h1)) 
    PHY_RESET_N_OBUF_inst_i_1
       (.I0(INTERNAL_RST_reg_n_0),
        .O(PHY_RESET_N_OBUF));
  PWM PWM_INST_1
       (.ETH_CLK_OBUF(ETH_CLK_OBUF),
        .LED_R_PWM_OBUF(LED_R_PWM_OBUF));
  PWM_0 PWM_INST_2
       (.ETH_CLK_OBUF(ETH_CLK_OBUF),
        .LED_G_PWM_OBUF(LED_G_PWM_OBUF));
  PWM_1 PWM_INST_3
       (.ETH_CLK_OBUF(ETH_CLK_OBUF),
        .LED_B_PWM_OBUF(LED_B_PWM_OBUF));
  IBUF RS232_RX_IBUF_inst
       (.I(RS232_RX),
        .O(RS232_RX_IBUF));
  OBUF RS232_TX_OBUF_inst
       (.I(RS232_TX_OBUF),
        .O(RS232_TX));
  IBUF RST_IBUF_inst
       (.I(RST),
        .O(RST_IBUF));
  IBUF RXDV_IBUF_inst
       (.I(RXDV),
        .O(RXDV_IBUF));
  IBUF \RXD_IBUF[0]_inst 
       (.I(RXD[0]),
        .O(RXD_IBUF[0]));
  IBUF \RXD_IBUF[1]_inst 
       (.I(RXD[1]),
        .O(RXD_IBUF[1]));
  IBUF RXER_IBUF_inst
       (.I(RXER),
        .O(RXER_IBUF));
  IOBUF_HD3 SCL_IOBUF_inst
       (.I(1'b0),
        .IO(SCL),
        .O(SCL_IBUF),
        .T(SCL_TRI));
  IOBUF_UNIQ_BASE_ SDA_IOBUF_inst
       (.I(1'b0),
        .IO(SDA),
        .O(SDA_IBUF),
        .T(SDA_TRI));
  SERIAL_INPUT SERIAL_INPUT_INST_1
       (.ETH_CLK_OBUF(ETH_CLK_OBUF),
        .INTERNAL_RST_reg(INTERNAL_RST_reg_n_0),
        .OUT1(OUT1),
        .OUT1_ACK(OUT1_ACK),
        .OUT1_STB(OUT1_STB),
        .RX(RS232_RX_IBUF));
  serial_output SERIAL_OUTPUT_INST_1
       (.ETH_CLK_OBUF(ETH_CLK_OBUF),
        .IN1_ACK(IN1_ACK),
        .IN1_STB(IN1_STB),
        .INTERNAL_RST_reg(INTERNAL_RST_reg_n_0),
        .RS232_TX_OBUF(RS232_TX_OBUF),
        .output_rs232_tx({USER_DESIGN_INST_1_n_2,USER_DESIGN_INST_1_n_3,USER_DESIGN_INST_1_n_4,USER_DESIGN_INST_1_n_5,USER_DESIGN_INST_1_n_6,USER_DESIGN_INST_1_n_7,USER_DESIGN_INST_1_n_8,USER_DESIGN_INST_1_n_9}));
  OBUF \SEVEN_SEGMENT_ANNODE_OBUF[0]_inst 
       (.I(1'b1),
        .O(SEVEN_SEGMENT_ANNODE[0]));
  OBUF \SEVEN_SEGMENT_ANNODE_OBUF[1]_inst 
       (.I(1'b1),
        .O(SEVEN_SEGMENT_ANNODE[1]));
  OBUF \SEVEN_SEGMENT_ANNODE_OBUF[2]_inst 
       (.I(1'b1),
        .O(SEVEN_SEGMENT_ANNODE[2]));
  OBUF \SEVEN_SEGMENT_ANNODE_OBUF[3]_inst 
       (.I(1'b1),
        .O(SEVEN_SEGMENT_ANNODE[3]));
  OBUF \SEVEN_SEGMENT_ANNODE_OBUF[4]_inst 
       (.I(1'b1),
        .O(SEVEN_SEGMENT_ANNODE[4]));
  OBUF \SEVEN_SEGMENT_ANNODE_OBUF[5]_inst 
       (.I(1'b1),
        .O(SEVEN_SEGMENT_ANNODE[5]));
  OBUF \SEVEN_SEGMENT_ANNODE_OBUF[6]_inst 
       (.I(1'b1),
        .O(SEVEN_SEGMENT_ANNODE[6]));
  OBUF \SEVEN_SEGMENT_ANNODE_OBUF[7]_inst 
       (.I(1'b1),
        .O(SEVEN_SEGMENT_ANNODE[7]));
  OBUF \SEVEN_SEGMENT_CATHODE_OBUF[0]_inst 
       (.I(1'b1),
        .O(SEVEN_SEGMENT_CATHODE[0]));
  OBUF \SEVEN_SEGMENT_CATHODE_OBUF[1]_inst 
       (.I(1'b1),
        .O(SEVEN_SEGMENT_CATHODE[1]));
  OBUF \SEVEN_SEGMENT_CATHODE_OBUF[2]_inst 
       (.I(1'b1),
        .O(SEVEN_SEGMENT_CATHODE[2]));
  OBUF \SEVEN_SEGMENT_CATHODE_OBUF[3]_inst 
       (.I(1'b1),
        .O(SEVEN_SEGMENT_CATHODE[3]));
  OBUF \SEVEN_SEGMENT_CATHODE_OBUF[4]_inst 
       (.I(1'b1),
        .O(SEVEN_SEGMENT_CATHODE[4]));
  OBUF \SEVEN_SEGMENT_CATHODE_OBUF[5]_inst 
       (.I(1'b1),
        .O(SEVEN_SEGMENT_CATHODE[5]));
  OBUF \SEVEN_SEGMENT_CATHODE_OBUF[6]_inst 
       (.I(1'b1),
        .O(SEVEN_SEGMENT_CATHODE[6]));
  OBUF \TXD_OBUF[0]_inst 
       (.I(TXD_OBUF[0]),
        .O(TXD[0]));
  OBUF \TXD_OBUF[1]_inst 
       (.I(TXD_OBUF[1]),
        .O(TXD[1]));
  OBUF TXEN_OBUF_inst
       (.I(TXEN_OBUF),
        .O(TXEN));
  user_design USER_DESIGN_INST_1
       (.E(OUTPUT_LEDS_STB),
        .ETH_CLK_OBUF(ETH_CLK_OBUF),
        .IN1_ACK(IN1_ACK),
        .IN1_STB(IN1_STB),
        .\INPUT_BUTTONS_reg[4] (INPUT_BUTTONS),
        .INPUT_ETH_RX_ACK(INPUT_ETH_RX_ACK),
        .INPUT_ETH_RX_STB(INPUT_ETH_RX_STB),
        .INTERNAL_RST_reg(INTERNAL_RST_reg_n_0),
        .OUT1(OUT1),
        .OUT1_ACK(OUT1_ACK),
        .OUT1_STB(OUT1_STB),
        .OUTPUT_ETH_TX_ACK(OUTPUT_ETH_TX_ACK),
        .OUTPUT_ETH_TX_STB(OUTPUT_ETH_TX_STB),
        .Q(INPUT_SWITCHES),
        .RX(RX),
        .TX_WRITE0(TX_WRITE0),
        .output_eth_tx({USER_DESIGN_INST_1_n_28,USER_DESIGN_INST_1_n_29,USER_DESIGN_INST_1_n_30,USER_DESIGN_INST_1_n_31,USER_DESIGN_INST_1_n_32,USER_DESIGN_INST_1_n_33,USER_DESIGN_INST_1_n_34,USER_DESIGN_INST_1_n_35,USER_DESIGN_INST_1_n_36,USER_DESIGN_INST_1_n_37,USER_DESIGN_INST_1_n_38,USER_DESIGN_INST_1_n_39,USER_DESIGN_INST_1_n_40,USER_DESIGN_INST_1_n_41,USER_DESIGN_INST_1_n_42,USER_DESIGN_INST_1_n_43}),
        .output_leds({USER_DESIGN_INST_1_n_11,USER_DESIGN_INST_1_n_12,USER_DESIGN_INST_1_n_13,USER_DESIGN_INST_1_n_14,USER_DESIGN_INST_1_n_15,USER_DESIGN_INST_1_n_16,USER_DESIGN_INST_1_n_17,USER_DESIGN_INST_1_n_18,USER_DESIGN_INST_1_n_19,USER_DESIGN_INST_1_n_20,USER_DESIGN_INST_1_n_21,USER_DESIGN_INST_1_n_22,USER_DESIGN_INST_1_n_23,USER_DESIGN_INST_1_n_24,USER_DESIGN_INST_1_n_25,USER_DESIGN_INST_1_n_26}),
        .output_out({USER_DESIGN_INST_1_n_2,USER_DESIGN_INST_1_n_3,USER_DESIGN_INST_1_n_4,USER_DESIGN_INST_1_n_5,USER_DESIGN_INST_1_n_6,USER_DESIGN_INST_1_n_7,USER_DESIGN_INST_1_n_8,USER_DESIGN_INST_1_n_9}),
        .pwropt(NOT_LOCKED));
  OBUF \VGA_B_OBUF[0]_inst 
       (.I(VGA_B_OBUF),
        .O(VGA_B[0]));
  OBUF \VGA_B_OBUF[1]_inst 
       (.I(VGA_B_OBUF),
        .O(VGA_B[1]));
  OBUF \VGA_B_OBUF[2]_inst 
       (.I(VGA_B_OBUF),
        .O(VGA_B[2]));
  OBUF \VGA_B_OBUF[3]_inst 
       (.I(VGA_B_OBUF),
        .O(VGA_B[3]));
  OBUF \VGA_G_OBUF[0]_inst 
       (.I(VGA_B_OBUF),
        .O(VGA_G[0]));
  OBUF \VGA_G_OBUF[1]_inst 
       (.I(VGA_B_OBUF),
        .O(VGA_G[1]));
  OBUF \VGA_G_OBUF[2]_inst 
       (.I(VGA_B_OBUF),
        .O(VGA_G[2]));
  OBUF \VGA_G_OBUF[3]_inst 
       (.I(VGA_B_OBUF),
        .O(VGA_G[3]));
  OBUF \VGA_R_OBUF[0]_inst 
       (.I(VGA_B_OBUF),
        .O(VGA_R[0]));
  OBUF \VGA_R_OBUF[1]_inst 
       (.I(VGA_B_OBUF),
        .O(VGA_R[1]));
  OBUF \VGA_R_OBUF[2]_inst 
       (.I(VGA_B_OBUF),
        .O(VGA_R[2]));
  OBUF \VGA_R_OBUF[3]_inst 
       (.I(VGA_B_OBUF),
        .O(VGA_R[3]));
  OBUF VSYNCH_OBUF_inst
       (.I(VSYNCH_OBUF),
        .O(VSYNCH));
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* XILINX_LEGACY_PRIM = "IBUFG" *) 
  (* box_type = "PRIMITIVE" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    clkin1_buf
       (.I(CLK_IN),
        .O(CLKIN));
  (* XILINX_LEGACY_PRIM = "DCM_SP" *) 
  (* XILINX_TRANSFORM_PINMAP = "STATUS[7]:DO[7] STATUS[6]:DO[6] STATUS[5]:DO[5] STATUS[4]:DO[4] STATUS[3]:DO[3] STATUS[2]:DO[2] STATUS[1]:DO[1] STATUS[0]:DO[0] CLKIN:CLKIN1 CLKFX:CLKOUT0 CLKFX180:CLKOUT0B CLK2X:CLKOUT1 CLK2X180:CLKOUT1B CLK90:CLKOUT2 CLK270:CLKOUT2B CLKDV:CLKOUT4 CLK0:CLKFBOUT CLK180:CLKFBOUTB CLKFB:CLKFBIN" *) 
  (* box_type = "PRIMITIVE" *) 
  MMCME2_ADV #(
    .BANDWIDTH("OPTIMIZED"),
    .CLKFBOUT_MULT_F(8.000000),
    .CLKFBOUT_PHASE(0.000000),
    .CLKFBOUT_USE_FINE_PS("FALSE"),
    .CLKIN1_PERIOD(10.000000),
    .CLKIN2_PERIOD(0.000000),
    .CLKOUT0_DIVIDE_F(2.000000),
    .CLKOUT0_DUTY_CYCLE(0.500000),
    .CLKOUT0_PHASE(0.000000),
    .CLKOUT0_USE_FINE_PS("FALSE"),
    .CLKOUT1_DIVIDE(4),
    .CLKOUT1_DUTY_CYCLE(0.500000),
    .CLKOUT1_PHASE(0.000000),
    .CLKOUT1_USE_FINE_PS("FALSE"),
    .CLKOUT2_DIVIDE(8),
    .CLKOUT2_DUTY_CYCLE(0.500000),
    .CLKOUT2_PHASE(90.000000),
    .CLKOUT2_USE_FINE_PS("FALSE"),
    .CLKOUT3_DIVIDE(8),
    .CLKOUT3_DUTY_CYCLE(0.500000),
    .CLKOUT3_PHASE(0.000000),
    .CLKOUT3_USE_FINE_PS("FALSE"),
    .CLKOUT4_CASCADE("FALSE"),
    .CLKOUT4_DIVIDE(16),
    .CLKOUT4_DUTY_CYCLE(0.500000),
    .CLKOUT4_PHASE(0.000000),
    .CLKOUT4_USE_FINE_PS("FALSE"),
    .CLKOUT5_DIVIDE(1),
    .CLKOUT5_DUTY_CYCLE(0.500000),
    .CLKOUT5_PHASE(0.000000),
    .CLKOUT5_USE_FINE_PS("FALSE"),
    .CLKOUT6_DIVIDE(1),
    .CLKOUT6_DUTY_CYCLE(0.500000),
    .CLKOUT6_PHASE(0.000000),
    .CLKOUT6_USE_FINE_PS("FALSE"),
    .COMPENSATION("ZHOLD"),
    .DIVCLK_DIVIDE(1),
    .IS_PSINCDEC_INVERTED(1'b1),
    .IS_RST_INVERTED(1'b1),
    .REF_JITTER1(0.010000),
    .REF_JITTER2(0.010000),
    .STARTUP_WAIT("FALSE")) 
    dcm_sp_inst
       (.CLKFBIN(CLKFB),
        .CLKFBOUT(clk0),
        .CLKFBOUTB(NLW_dcm_sp_inst_CLKFBOUTB_UNCONNECTED),
        .CLKFBSTOPPED(NLW_dcm_sp_inst_CLKFBSTOPPED_UNCONNECTED),
        .CLKIN1(CLKIN),
        .CLKIN2(1'b0),
        .CLKINSEL(1'b1),
        .CLKINSTOPPED(NLW_dcm_sp_inst_CLKINSTOPPED_UNCONNECTED),
        .CLKOUT0(NLW_dcm_sp_inst_CLKOUT0_UNCONNECTED),
        .CLKOUT0B(NLW_dcm_sp_inst_CLKOUT0B_UNCONNECTED),
        .CLKOUT1(NLW_dcm_sp_inst_CLKOUT1_UNCONNECTED),
        .CLKOUT1B(NLW_dcm_sp_inst_CLKOUT1B_UNCONNECTED),
        .CLKOUT2(NLW_dcm_sp_inst_CLKOUT2_UNCONNECTED),
        .CLKOUT2B(NLW_dcm_sp_inst_CLKOUT2B_UNCONNECTED),
        .CLKOUT3(NLW_dcm_sp_inst_CLKOUT3_UNCONNECTED),
        .CLKOUT3B(NLW_dcm_sp_inst_CLKOUT3B_UNCONNECTED),
        .CLKOUT4(clkdv),
        .CLKOUT5(NLW_dcm_sp_inst_CLKOUT5_UNCONNECTED),
        .CLKOUT6(NLW_dcm_sp_inst_CLKOUT6_UNCONNECTED),
        .DADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(1'b0),
        .DEN(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(NLW_dcm_sp_inst_DO_UNCONNECTED[15:0]),
        .DRDY(NLW_dcm_sp_inst_DRDY_UNCONNECTED),
        .DWE(1'b0),
        .LOCKED(locked_internal),
        .PSCLK(1'b0),
        .PSDONE(NLW_dcm_sp_inst_PSDONE_UNCONNECTED),
        .PSEN(1'b0),
        .PSINCDEC(1'b0),
        .PWRDWN(1'b0),
        .RST(RST_IBUF));
  rmii_ethernet ethernet_inst_1
       (.D({USER_DESIGN_INST_1_n_28,USER_DESIGN_INST_1_n_29,USER_DESIGN_INST_1_n_30,USER_DESIGN_INST_1_n_31,USER_DESIGN_INST_1_n_32,USER_DESIGN_INST_1_n_33,USER_DESIGN_INST_1_n_34,USER_DESIGN_INST_1_n_35,USER_DESIGN_INST_1_n_36,USER_DESIGN_INST_1_n_37,USER_DESIGN_INST_1_n_38,USER_DESIGN_INST_1_n_39,USER_DESIGN_INST_1_n_40,USER_DESIGN_INST_1_n_41,USER_DESIGN_INST_1_n_42,USER_DESIGN_INST_1_n_43}),
        .ETH_CLK_OBUF(ETH_CLK_OBUF),
        .INPUT_ETH_RX_ACK(INPUT_ETH_RX_ACK),
        .INPUT_ETH_RX_STB(INPUT_ETH_RX_STB),
        .INTERNAL_RST_reg(INTERNAL_RST_reg_n_0),
        .OUTPUT_ETH_TX_ACK(OUTPUT_ETH_TX_ACK),
        .OUTPUT_ETH_TX_STB(OUTPUT_ETH_TX_STB),
        .RX(RX),
        .RXDV_IBUF(RXDV_IBUF),
        .\RXD[1] (RXD_IBUF),
        .RXER_IBUF(RXER_IBUF),
        .TXD_OBUF(TXD_OBUF),
        .TXEN_OBUF(TXEN_OBUF),
        .TX_WRITE0(TX_WRITE0));
  pwm_audio pwm_audio_inst_1
       (.ETH_CLK_OBUF(ETH_CLK_OBUF),
        .INTERNAL_RST_reg(INTERNAL_RST_reg_n_0),
        .JC_IBUF(JC_IBUF));
endmodule

module CHARSVGA
   (HSYNCH,
    VSYNCH,
    VGA_B_OBUF,
    ETH_CLK_OBUF,
    INTERNAL_RST_reg);
  output HSYNCH;
  output VSYNCH;
  output [0:0]VGA_B_OBUF;
  input ETH_CLK_OBUF;
  input INTERNAL_RST_reg;

  wire [12:1]AOUT;
  wire BLANK;
  wire BLANK_DEL;
  wire BLANK_DEL_DEL;
  wire [3:0]DOUT;
  wire ETH_CLK_OBUF;
  wire HSYNCH;
  wire HSYNCH_DEL;
  wire INTERNAL_RST_reg;
  wire [2:0]PIXCOL_DEL;
  wire \PIXCOL_DEL_DEL_reg_n_0_[0] ;
  wire \PIXCOL_DEL_DEL_reg_n_0_[1] ;
  wire \PIXCOL_DEL_DEL_reg_n_0_[2] ;
  wire [7:0]PIXELS_reg__0;
  wire TIMEING1_n_0;
  wire TIMEING1_n_1;
  wire TIMEING1_n_15;
  wire TIMEING1_n_16;
  wire TIMEING1_n_17;
  wire TIMEING1_n_18;
  wire TIMEING1_n_19;
  wire TIMEING1_n_2;
  wire TIMEING1_n_20;
  wire [0:0]VGA_B_OBUF;
  wire \VGA_R_OBUF[3]_inst_i_2_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_3_n_0 ;
  wire VSYNCH;
  wire VSYNCH_DEL;
  wire [2:0]sel;
  wire NLW_PIXELS_reg_REGCEAREGCE_UNCONNECTED;
  wire NLW_PIXELS_reg_REGCEB_UNCONNECTED;
  wire [15:8]NLW_PIXELS_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_PIXELS_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_PIXELS_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_PIXELS_reg_DOPBDOP_UNCONNECTED;

  FDRE BLANK_DEL_DEL_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BLANK_DEL),
        .Q(BLANK_DEL_DEL),
        .R(1'b0));
  FDRE BLANK_DEL_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BLANK),
        .Q(BLANK_DEL),
        .R(1'b0));
  BRAM BRAM_INST_1
       (.ADDRBWRADDR({AOUT,TIMEING1_n_15}),
        .DOBDO(DOUT),
        .ETH_CLK_OBUF(ETH_CLK_OBUF),
        .pwropt(BLANK));
  FDRE HSYNCH_DEL_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMEING1_n_19),
        .Q(HSYNCH_DEL),
        .R(1'b0));
  FDRE HSYNCH_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(HSYNCH_DEL),
        .Q(HSYNCH),
        .R(1'b0));
  FDRE \PIXCOL_DEL_DEL_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(PIXCOL_DEL[0]),
        .Q(\PIXCOL_DEL_DEL_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \PIXCOL_DEL_DEL_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(PIXCOL_DEL[1]),
        .Q(\PIXCOL_DEL_DEL_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \PIXCOL_DEL_DEL_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(PIXCOL_DEL[2]),
        .Q(\PIXCOL_DEL_DEL_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \PIXCOL_DEL_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMEING1_n_0),
        .Q(PIXCOL_DEL[0]),
        .R(1'b0));
  FDRE \PIXCOL_DEL_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMEING1_n_1),
        .Q(PIXCOL_DEL[1]),
        .R(1'b0));
  FDRE \PIXCOL_DEL_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMEING1_n_2),
        .Q(PIXCOL_DEL[2]),
        .R(1'b0));
  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=NEW" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "PIXELS" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000143E143E1400000000000000141400000800080808080000000000000000),
    .INIT_09(256'h0000000000000808006C12320C12120C00E2A4E8102E4A8E00081E281C0A3C08),
    .INIT_0A(256'h00101010FE1010100000000022143E0800081020202010080008040202020408),
    .INIT_0B(256'h00000204081020400000080000000000000000003E0000000008080000000000),
    .INIT_0C(256'h00001C222010221C00003E040810221C00003E0808080C0800001C262A2A321C),
    .INIT_0D(256'h000008081020223E00001C221E02221C00001C22203E023E00003C103E121418),
    .INIT_0E(256'h0008080000000800000008000000080000001C22203C221C00001C22221C221C),
    .INIT_0F(256'h000008000818221C000204081008040200003E00003E00000010080402040810),
    .INIT_10(256'h00001C220202221C00001E22221E221E00002222223E221C006CA2BAAABA827C),
    .INIT_11(256'h00001C223A02221C00000202021E023E00003E02021E023E00001E222222221E),
    .INIT_12(256'h000022120A060A1200000C121010103800003E080808083E00002222223E2222),
    .INIT_13(256'h00001C222222221C000022322A262222000022222A2A362200003E0202020202),
    .INIT_14(256'h00001E20201C023C000022120A1E221E00681C222222221C000002021E22221E),
    .INIT_15(256'h0000142A2A222222000008141422222200001C2222222222000008080808083E),
    .INIT_16(256'h001808080808081800003E020408103E00000808081C22220000221408081422),
    .INIT_17(256'h00FF000000000000000000000022140800181010101010180000402010080402),
    .INIT_18(256'h00001C2202021C0000001E22261A020200005C223C201C000000000000001008),
    .INIT_19(256'h001C203C22223C00000002020E02221C00001C023E221C0000003C22322C2020),
    .INIT_1A(256'h000022120E0A1202000C12101018001000001C08080C000800002222261A0202),
    .INIT_1B(256'h00001C2222221C000000242424241A0000002A2A2A2A160000003E080808080C),
    .INIT_1C(256'h00001E201C023C000000040404241A000020203C22322C000002021E22221E00),
    .INIT_1D(256'h0000142A2A222200000008141422220000002C121212120000001C22020E0202),
    .INIT_1E(256'h001008080408081000003E0408103E00001C203C222222000000221408142200),
    .INIT_1F(256'h000000000000000000000060920C000000040808100808040008080808080808),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000143E143E1400000000000000141400000800080808080000000000000000),
    .INIT_29(256'h0000000000000808006C12320C12120C00E2A4E8102E4A8E00081E281C0A3C08),
    .INIT_2A(256'h00101010FE1010100000000022143E0800081020202010080008040202020408),
    .INIT_2B(256'h00000204081020400000080000000000000000003E0000000008080000000000),
    .INIT_2C(256'h00001C222010221C00003E040810221C00003E0808080C0800001C262A2A321C),
    .INIT_2D(256'h000008081020223E00001C221E02221C00001C22203E023E00003C103E121418),
    .INIT_2E(256'h0008080000000800000008000000080000001C22203C221C00001C22221C221C),
    .INIT_2F(256'h000008000818221C000204081008040200003E00003E00000010080402040810),
    .INIT_30(256'h00001C220202221C00001E22221E221E00002222223E221C006CA2BAAABA827C),
    .INIT_31(256'h00001C223A02221C00000202021E023E00003E02021E023E00001E222222221E),
    .INIT_32(256'h000022120A060A1200000C121010103800003E080808083E00002222223E2222),
    .INIT_33(256'h00001C222222221C000022322A262222000022222A2A362200003E0202020202),
    .INIT_34(256'h00001E20201C023C000022120A1E221E00681C222222221C000002021E22221E),
    .INIT_35(256'h0000142A2A222222000008141422222200001C2222222222000008080808083E),
    .INIT_36(256'h001808080808081800003E020408103E00000808081C22220000221408081422),
    .INIT_37(256'h00FF000000000000000000000022140800181010101010180000402010080402),
    .INIT_38(256'h00001C2202021C0000001E22261A020200005C223C201C000000000000001008),
    .INIT_39(256'h001C203C22223C00000002020E02221C00001C023E221C0000003C22322C2020),
    .INIT_3A(256'h000022120E0A1202000C12101018001000001C08080C000800002222261A0202),
    .INIT_3B(256'h00001C2222221C000000242424241A0000002A2A2A2A160000003E080808080C),
    .INIT_3C(256'h00001E201C023C000000040404241A000020203C22322C000002021E22221E00),
    .INIT_3D(256'h0000142A2A222200000008141422220000002C121212120000001C22020E0202),
    .INIT_3E(256'h001008080408081000003E0408103E00001C203C222222000000221408142200),
    .INIT_3F(256'h000000000000000000000060920C000000040808100808040008080808080808),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .IS_ENARDEN_INVERTED(1'b1),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    PIXELS_reg
       (.ADDRARDADDR({DOUT,DOUT,sel,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_PIXELS_reg_DOADO_UNCONNECTED[15:8],PIXELS_reg__0}),
        .DOBDO(NLW_PIXELS_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_PIXELS_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_PIXELS_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(BLANK_DEL),
        .ENBWREN(1'b0),
        .REGCEAREGCE(NLW_PIXELS_reg_REGCEAREGCE_UNCONNECTED),
        .REGCEB(NLW_PIXELS_reg_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  FDRE \PIXROW_DEL_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMEING1_n_16),
        .Q(sel[0]),
        .R(1'b0));
  FDRE \PIXROW_DEL_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMEING1_n_17),
        .Q(sel[1]),
        .R(1'b0));
  FDRE \PIXROW_DEL_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMEING1_n_18),
        .Q(sel[2]),
        .R(1'b0));
  VIDEO_TIME_GEN TIMEING1
       (.ADDRBWRADDR({AOUT,TIMEING1_n_15}),
        .BLANK(BLANK),
        .D(TIMEING1_n_18),
        .ETH_CLK_OBUF(ETH_CLK_OBUF),
        .HSYNCH_DEL_reg(TIMEING1_n_19),
        .INTERNAL_RST_reg(INTERNAL_RST_reg),
        .\PIXCOL_DEL_reg[0] (TIMEING1_n_0),
        .\PIXCOL_DEL_reg[1] (TIMEING1_n_1),
        .\PIXCOL_DEL_reg[2] (TIMEING1_n_2),
        .\PIXROW_DEL_reg[0] (TIMEING1_n_16),
        .\PIXROW_DEL_reg[1] (TIMEING1_n_17),
        .VSYNCH_DEL_reg(TIMEING1_n_20));
  LUT4 #(
    .INIT(16'h00E2)) 
    \VGA_R_OBUF[3]_inst_i_1 
       (.I0(\VGA_R_OBUF[3]_inst_i_2_n_0 ),
        .I1(\PIXCOL_DEL_DEL_reg_n_0_[2] ),
        .I2(\VGA_R_OBUF[3]_inst_i_3_n_0 ),
        .I3(BLANK_DEL_DEL),
        .O(VGA_B_OBUF));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_2 
       (.I0(PIXELS_reg__0[3]),
        .I1(PIXELS_reg__0[2]),
        .I2(\PIXCOL_DEL_DEL_reg_n_0_[1] ),
        .I3(PIXELS_reg__0[1]),
        .I4(\PIXCOL_DEL_DEL_reg_n_0_[0] ),
        .I5(PIXELS_reg__0[0]),
        .O(\VGA_R_OBUF[3]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_3 
       (.I0(PIXELS_reg__0[7]),
        .I1(PIXELS_reg__0[6]),
        .I2(\PIXCOL_DEL_DEL_reg_n_0_[1] ),
        .I3(PIXELS_reg__0[5]),
        .I4(\PIXCOL_DEL_DEL_reg_n_0_[0] ),
        .I5(PIXELS_reg__0[4]),
        .O(\VGA_R_OBUF[3]_inst_i_3_n_0 ));
  FDRE VSYNCH_DEL_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMEING1_n_20),
        .Q(VSYNCH_DEL),
        .R(1'b0));
  FDRE VSYNCH_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(VSYNCH_DEL),
        .Q(VSYNCH),
        .R(1'b0));
endmodule

module I2C
   (SDA_TRI,
    SCL_TRI,
    ETH_CLK_OBUF,
    SCL_IBUF,
    INTERNAL_RST_reg,
    SDA_IBUF);
  output SDA_TRI;
  output SCL_TRI;
  input ETH_CLK_OBUF;
  input SCL_IBUF;
  input INTERNAL_RST_reg;
  input SDA_IBUF;

  wire BIT_i_1_n_0;
  wire BIT_i_2_n_0;
  wire BIT_i_3_n_0;
  wire BIT_reg_n_0;
  wire [2:0]COUNT;
  wire \COUNT[0]_i_1__0_n_0 ;
  wire \COUNT[1]_i_1__0_n_0 ;
  wire \COUNT[2]_i_1_n_0 ;
  wire \COUNT[2]_i_2_n_0 ;
  wire ETH_CLK_OBUF;
  wire [3:0]GET_BIT_RETURN;
  wire \GET_BIT_RETURN[0]_i_1_n_0 ;
  wire \GET_BIT_RETURN[3]_i_1_n_0 ;
  wire INTERNAL_RST_reg;
  wire SCL_IBUF;
  wire SCL_I_D;
  wire SCL_I_SYNCH;
  wire SCL_O_i_1_n_0;
  wire SCL_O_i_2_n_0;
  wire SCL_O_i_3_n_0;
  wire SCL_O_i_4_n_0;
  wire SCL_TRI;
  wire SDA_IBUF;
  wire SDA_I_D;
  wire SDA_I_SYNCH;
  wire SDA_O_i_1_n_0;
  wire SDA_O_i_2_n_0;
  wire SDA_TRI;
  wire [3:0]SEND_BIT_RETURN;
  wire \SEND_BIT_RETURN[0]_i_1_n_0 ;
  wire \SEND_BIT_RETURN[3]_i_1_n_0 ;
  wire STARTED;
  wire STARTED_i_1_n_0;
  wire STARTED_i_2_n_0;
  wire \STATE[0]_i_2_n_0 ;
  wire \STATE[0]_i_3_n_0 ;
  wire \STATE[1]_i_1_n_0 ;
  wire \STATE[1]_i_2_n_0 ;
  wire \STATE[1]_i_3_n_0 ;
  wire \STATE[1]_i_4_n_0 ;
  wire \STATE[2]_i_1_n_0 ;
  wire \STATE[3]_i_2_n_0 ;
  wire \STATE[3]_i_3_n_0 ;
  wire \STATE[4]_i_1_n_0 ;
  wire \STATE[4]_i_2_n_0 ;
  wire \STATE[4]_i_3_n_0 ;
  wire \STATE[4]_i_4_n_0 ;
  wire \STATE[4]_i_5_n_0 ;
  wire \STATE[4]_i_6_n_0 ;
  wire \STATE_reg[0]_i_1_n_0 ;
  wire \STATE_reg[3]_i_1_n_0 ;
  wire \STATE_reg_n_0_[0] ;
  wire \STATE_reg_n_0_[1] ;
  wire \STATE_reg_n_0_[2] ;
  wire \STATE_reg_n_0_[3] ;
  wire \STATE_reg_n_0_[4] ;
  wire S_I2C_IN_ACK_i_1_n_0;
  wire S_I2C_IN_ACK_reg_n_0;
  wire S_I2C_OUT_STB_i_1_n_0;
  wire S_I2C_OUT_STB_reg_n_0;
  wire \TIMER[0]_i_1_n_0 ;
  wire \TIMER[0]_i_2_n_0 ;
  wire \TIMER[0]_i_3_n_0 ;
  wire \TIMER[10]_i_1_n_0 ;
  wire \TIMER[10]_i_2_n_0 ;
  wire \TIMER[10]_i_3_n_0 ;
  wire \TIMER[10]_i_5_n_0 ;
  wire \TIMER[10]_i_6_n_0 ;
  wire \TIMER[10]_i_7_n_0 ;
  wire \TIMER[11]_i_1_n_0 ;
  wire \TIMER[1]_i_1__2_n_0 ;
  wire \TIMER[2]_i_1_n_0 ;
  wire \TIMER[3]_i_1__2_n_0 ;
  wire \TIMER[4]_i_1__2_n_0 ;
  wire \TIMER[4]_i_3_n_0 ;
  wire \TIMER[4]_i_4_n_0 ;
  wire \TIMER[4]_i_5_n_0 ;
  wire \TIMER[4]_i_6_n_0 ;
  wire \TIMER[5]_i_1__2_n_0 ;
  wire \TIMER[5]_i_3_n_0 ;
  wire \TIMER[5]_i_4_n_0 ;
  wire \TIMER[5]_i_5_n_0 ;
  wire \TIMER[5]_i_6_n_0 ;
  wire \TIMER[6]_i_1_n_0 ;
  wire \TIMER[7]_i_1_n_0 ;
  wire \TIMER[8]_i_1_n_0 ;
  wire \TIMER[9]_i_1__2_n_0 ;
  wire \TIMER_reg[10]_i_4_n_5 ;
  wire \TIMER_reg[10]_i_4_n_6 ;
  wire \TIMER_reg[10]_i_4_n_7 ;
  wire \TIMER_reg[4]_i_2_n_0 ;
  wire \TIMER_reg[4]_i_2_n_4 ;
  wire \TIMER_reg[4]_i_2_n_5 ;
  wire \TIMER_reg[4]_i_2_n_6 ;
  wire \TIMER_reg[4]_i_2_n_7 ;
  wire \TIMER_reg[5]_i_2_n_0 ;
  wire \TIMER_reg[5]_i_2_n_4 ;
  wire \TIMER_reg[5]_i_2_n_5 ;
  wire \TIMER_reg[5]_i_2_n_6 ;
  wire \TIMER_reg[5]_i_2_n_7 ;
  wire \TIMER_reg_n_0_[0] ;
  wire \TIMER_reg_n_0_[10] ;
  wire \TIMER_reg_n_0_[11] ;
  wire \TIMER_reg_n_0_[1] ;
  wire \TIMER_reg_n_0_[2] ;
  wire \TIMER_reg_n_0_[3] ;
  wire \TIMER_reg_n_0_[4] ;
  wire \TIMER_reg_n_0_[5] ;
  wire \TIMER_reg_n_0_[6] ;
  wire \TIMER_reg_n_0_[7] ;
  wire \TIMER_reg_n_0_[8] ;
  wire \TIMER_reg_n_0_[9] ;
  wire g0_b0_n_0;
  wire [3:0]\NLW_TIMER_reg[10]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_TIMER_reg[10]_i_4_O_UNCONNECTED ;
  wire [2:0]\NLW_TIMER_reg[4]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_TIMER_reg[5]_i_2_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFF0FA3300000A00)) 
    BIT_i_1
       (.I0(SDA_I_SYNCH),
        .I1(BIT_i_2_n_0),
        .I2(BIT_i_3_n_0),
        .I3(\STATE_reg_n_0_[4] ),
        .I4(\STATE_reg_n_0_[2] ),
        .I5(BIT_reg_n_0),
        .O(BIT_i_1_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    BIT_i_2
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\STATE_reg_n_0_[0] ),
        .I2(\STATE_reg_n_0_[3] ),
        .O(BIT_i_2_n_0));
  LUT3 #(
    .INIT(8'hEF)) 
    BIT_i_3
       (.I0(\STATE_reg_n_0_[0] ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[1] ),
        .O(BIT_i_3_n_0));
  FDRE BIT_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BIT_i_1_n_0),
        .Q(BIT_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h1FF0)) 
    \COUNT[0]_i_1__0 
       (.I0(\STATE_reg_n_0_[2] ),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(\COUNT[2]_i_2_n_0 ),
        .I3(COUNT[0]),
        .O(\COUNT[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hF1FF1F00)) 
    \COUNT[1]_i_1__0 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(COUNT[0]),
        .I3(\COUNT[2]_i_2_n_0 ),
        .I4(COUNT[1]),
        .O(\COUNT[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFF1FFFF111F0000)) 
    \COUNT[2]_i_1 
       (.I0(\STATE_reg_n_0_[2] ),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(COUNT[0]),
        .I3(COUNT[1]),
        .I4(\COUNT[2]_i_2_n_0 ),
        .I5(COUNT[2]),
        .O(\COUNT[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00100401)) 
    \COUNT[2]_i_2 
       (.I0(\STATE_reg_n_0_[4] ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(\STATE_reg_n_0_[0] ),
        .O(\COUNT[2]_i_2_n_0 ));
  FDRE \COUNT_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\COUNT[0]_i_1__0_n_0 ),
        .Q(COUNT[0]),
        .R(1'b0));
  FDRE \COUNT_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\COUNT[1]_i_1__0_n_0 ),
        .Q(COUNT[1]),
        .R(1'b0));
  FDRE \COUNT_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\COUNT[2]_i_1_n_0 ),
        .Q(COUNT[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFFFFFF00000010)) 
    \GET_BIT_RETURN[0]_i_1 
       (.I0(\STATE_reg_n_0_[4] ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(\STATE_reg_n_0_[0] ),
        .I5(GET_BIT_RETURN[0]),
        .O(\GET_BIT_RETURN[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF04000000)) 
    \GET_BIT_RETURN[3]_i_1 
       (.I0(\STATE_reg_n_0_[4] ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(\STATE_reg_n_0_[0] ),
        .I5(GET_BIT_RETURN[3]),
        .O(\GET_BIT_RETURN[3]_i_1_n_0 ));
  FDRE \GET_BIT_RETURN_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\GET_BIT_RETURN[0]_i_1_n_0 ),
        .Q(GET_BIT_RETURN[0]),
        .R(1'b0));
  FDRE \GET_BIT_RETURN_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\GET_BIT_RETURN[3]_i_1_n_0 ),
        .Q(GET_BIT_RETURN[3]),
        .R(1'b0));
  FDRE SCL_I_D_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(SCL_IBUF),
        .Q(SCL_I_D),
        .R(1'b0));
  FDRE SCL_I_SYNCH_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(SCL_I_D),
        .Q(SCL_I_SYNCH),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h403FFFFF403F0000)) 
    SCL_O_i_1
       (.I0(\STATE_reg_n_0_[0] ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(SCL_O_i_2_n_0),
        .I5(SCL_TRI),
        .O(SCL_O_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF01000000)) 
    SCL_O_i_2
       (.I0(\TIMER[0]_i_2_n_0 ),
        .I1(SCL_O_i_3_n_0),
        .I2(\TIMER_reg_n_0_[0] ),
        .I3(\STATE_reg_n_0_[2] ),
        .I4(\STATE_reg_n_0_[0] ),
        .I5(SCL_O_i_4_n_0),
        .O(SCL_O_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    SCL_O_i_3
       (.I0(\STATE_reg_n_0_[4] ),
        .I1(\STATE_reg_n_0_[3] ),
        .O(SCL_O_i_3_n_0));
  LUT6 #(
    .INIT(64'h3C0C0C2C3C000000)) 
    SCL_O_i_4
       (.I0(\TIMER[10]_i_3_n_0 ),
        .I1(\STATE_reg_n_0_[0] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(\STATE_reg_n_0_[2] ),
        .I4(\STATE_reg_n_0_[3] ),
        .I5(\STATE_reg_n_0_[4] ),
        .O(SCL_O_i_4_n_0));
  FDSE SCL_O_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(SCL_O_i_1_n_0),
        .Q(SCL_TRI),
        .S(INTERNAL_RST_reg));
  FDRE SDA_I_D_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(SDA_IBUF),
        .Q(SDA_I_D),
        .R(1'b0));
  FDRE SDA_I_SYNCH_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(SDA_I_D),
        .Q(SDA_I_SYNCH),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hADA5FFFFADA50000)) 
    SDA_O_i_1
       (.I0(\STATE_reg_n_0_[3] ),
        .I1(BIT_reg_n_0),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(\STATE_reg_n_0_[2] ),
        .I4(SDA_O_i_2_n_0),
        .I5(SDA_TRI),
        .O(SDA_O_i_1_n_0));
  LUT6 #(
    .INIT(64'h9098803080988030)) 
    SDA_O_i_2
       (.I0(\STATE_reg_n_0_[2] ),
        .I1(\STATE_reg_n_0_[0] ),
        .I2(\STATE_reg_n_0_[4] ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(\STATE_reg_n_0_[3] ),
        .I5(\TIMER[10]_i_3_n_0 ),
        .O(SDA_O_i_2_n_0));
  FDSE SDA_O_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(SDA_O_i_1_n_0),
        .Q(SDA_TRI),
        .S(INTERNAL_RST_reg));
  LUT6 #(
    .INIT(64'hFFFFFFBF01000000)) 
    \SEND_BIT_RETURN[0]_i_1 
       (.I0(\STATE_reg_n_0_[4] ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[0] ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(\STATE_reg_n_0_[2] ),
        .I5(SEND_BIT_RETURN[0]),
        .O(\SEND_BIT_RETURN[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFF00000040)) 
    \SEND_BIT_RETURN[3]_i_1 
       (.I0(\STATE_reg_n_0_[4] ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[0] ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(\STATE_reg_n_0_[2] ),
        .I5(SEND_BIT_RETURN[3]),
        .O(\SEND_BIT_RETURN[3]_i_1_n_0 ));
  FDRE \SEND_BIT_RETURN_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\SEND_BIT_RETURN[0]_i_1_n_0 ),
        .Q(SEND_BIT_RETURN[0]),
        .R(1'b0));
  FDRE \SEND_BIT_RETURN_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\SEND_BIT_RETURN[3]_i_1_n_0 ),
        .Q(SEND_BIT_RETURN[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7FFDFFFD08000000)) 
    STARTED_i_1
       (.I0(STARTED_i_2_n_0),
        .I1(\STATE_reg_n_0_[4] ),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(\STATE_reg_n_0_[2] ),
        .I4(\TIMER[10]_i_3_n_0 ),
        .I5(STARTED),
        .O(STARTED_i_1_n_0));
  LUT4 #(
    .INIT(16'hEAAB)) 
    STARTED_i_2
       (.I0(\STATE_reg_n_0_[3] ),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(\STATE_reg_n_0_[0] ),
        .O(STARTED_i_2_n_0));
  FDRE STARTED_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(STARTED_i_1_n_0),
        .Q(STARTED),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB0FC3CCF)) 
    \STATE[0]_i_2 
       (.I0(SEND_BIT_RETURN[0]),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(\STATE_reg_n_0_[0] ),
        .I4(\STATE_reg_n_0_[2] ),
        .O(\STATE[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h040004005F5F5A5F)) 
    \STATE[0]_i_3 
       (.I0(\STATE_reg_n_0_[3] ),
        .I1(STARTED),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(GET_BIT_RETURN[0]),
        .I5(\STATE_reg_n_0_[0] ),
        .O(\STATE[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \STATE[1]_i_1 
       (.I0(\STATE[1]_i_2_n_0 ),
        .I1(\STATE[1]_i_3_n_0 ),
        .O(\STATE[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h12781258FFFFFFFF)) 
    \STATE[1]_i_2 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[0] ),
        .I3(\STATE_reg_n_0_[3] ),
        .I4(STARTED),
        .I5(\STATE_reg_n_0_[4] ),
        .O(\STATE[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0005010555155055)) 
    \STATE[1]_i_3 
       (.I0(\STATE_reg_n_0_[4] ),
        .I1(\STATE[1]_i_4_n_0 ),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(\STATE_reg_n_0_[0] ),
        .I4(\STATE_reg_n_0_[1] ),
        .I5(\STATE_reg_n_0_[2] ),
        .O(\STATE[1]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \STATE[1]_i_4 
       (.I0(COUNT[2]),
        .I1(COUNT[1]),
        .I2(COUNT[0]),
        .O(\STATE[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h406EB828406E3828)) 
    \STATE[2]_i_1 
       (.I0(\STATE_reg_n_0_[2] ),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(\STATE_reg_n_0_[0] ),
        .I3(\STATE_reg_n_0_[3] ),
        .I4(\STATE_reg_n_0_[4] ),
        .I5(SEND_BIT_RETURN[0]),
        .O(\STATE[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F00F5F0)) 
    \STATE[3]_i_2 
       (.I0(\STATE_reg_n_0_[2] ),
        .I1(SEND_BIT_RETURN[3]),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(\STATE_reg_n_0_[3] ),
        .I4(\STATE_reg_n_0_[0] ),
        .O(\STATE[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0F0F0200)) 
    \STATE[3]_i_3 
       (.I0(GET_BIT_RETURN[3]),
        .I1(\STATE_reg_n_0_[0] ),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(\STATE_reg_n_0_[3] ),
        .O(\STATE[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4F4F0FF)) 
    \STATE[4]_i_1 
       (.I0(\STATE[4]_i_3_n_0 ),
        .I1(\STATE_reg_n_0_[0] ),
        .I2(\STATE[4]_i_4_n_0 ),
        .I3(\STATE[4]_i_5_n_0 ),
        .I4(\STATE_reg_n_0_[1] ),
        .I5(\STATE[4]_i_6_n_0 ),
        .O(\STATE[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h1301FD80)) 
    \STATE[4]_i_2 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[0] ),
        .I3(\STATE_reg_n_0_[4] ),
        .I4(\STATE_reg_n_0_[2] ),
        .O(\STATE[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEE0FEE00EE0F)) 
    \STATE[4]_i_3 
       (.I0(\TIMER_reg_n_0_[0] ),
        .I1(\TIMER[0]_i_2_n_0 ),
        .I2(S_I2C_OUT_STB_reg_n_0),
        .I3(\STATE_reg_n_0_[3] ),
        .I4(\STATE_reg_n_0_[4] ),
        .I5(\STATE_reg_n_0_[2] ),
        .O(\STATE[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h80AA8000)) 
    \STATE[4]_i_4 
       (.I0(\TIMER[10]_i_3_n_0 ),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(\STATE_reg_n_0_[0] ),
        .I4(\STATE_reg_n_0_[4] ),
        .O(\STATE[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFC0C0CDCFCFCDCDC)) 
    \STATE[4]_i_5 
       (.I0(S_I2C_IN_ACK_reg_n_0),
        .I1(\STATE_reg_n_0_[4] ),
        .I2(\STATE_reg_n_0_[0] ),
        .I3(\STATE_reg_n_0_[3] ),
        .I4(\STATE_reg_n_0_[2] ),
        .I5(SCL_I_SYNCH),
        .O(\STATE[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h004075BB)) 
    \STATE[4]_i_6 
       (.I0(\STATE_reg_n_0_[2] ),
        .I1(\STATE_reg_n_0_[0] ),
        .I2(SCL_I_SYNCH),
        .I3(\STATE_reg_n_0_[3] ),
        .I4(\STATE_reg_n_0_[4] ),
        .O(\STATE[4]_i_6_n_0 ));
  FDRE \STATE_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\STATE[4]_i_1_n_0 ),
        .D(\STATE_reg[0]_i_1_n_0 ),
        .Q(\STATE_reg_n_0_[0] ),
        .R(INTERNAL_RST_reg));
  MUXF7 \STATE_reg[0]_i_1 
       (.I0(\STATE[0]_i_2_n_0 ),
        .I1(\STATE[0]_i_3_n_0 ),
        .O(\STATE_reg[0]_i_1_n_0 ),
        .S(\STATE_reg_n_0_[4] ));
  FDRE \STATE_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\STATE[4]_i_1_n_0 ),
        .D(\STATE[1]_i_1_n_0 ),
        .Q(\STATE_reg_n_0_[1] ),
        .R(INTERNAL_RST_reg));
  FDRE \STATE_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\STATE[4]_i_1_n_0 ),
        .D(\STATE[2]_i_1_n_0 ),
        .Q(\STATE_reg_n_0_[2] ),
        .R(INTERNAL_RST_reg));
  FDRE \STATE_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\STATE[4]_i_1_n_0 ),
        .D(\STATE_reg[3]_i_1_n_0 ),
        .Q(\STATE_reg_n_0_[3] ),
        .R(INTERNAL_RST_reg));
  MUXF7 \STATE_reg[3]_i_1 
       (.I0(\STATE[3]_i_2_n_0 ),
        .I1(\STATE[3]_i_3_n_0 ),
        .O(\STATE_reg[3]_i_1_n_0 ),
        .S(\STATE_reg_n_0_[4] ));
  FDRE \STATE_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\STATE[4]_i_1_n_0 ),
        .D(\STATE[4]_i_2_n_0 ),
        .Q(\STATE_reg_n_0_[4] ),
        .R(INTERNAL_RST_reg));
  LUT6 #(
    .INIT(64'hFFFEFFFF00010000)) 
    S_I2C_IN_ACK_i_1
       (.I0(\STATE_reg_n_0_[2] ),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(\STATE_reg_n_0_[4] ),
        .I4(\STATE_reg_n_0_[0] ),
        .I5(S_I2C_IN_ACK_reg_n_0),
        .O(S_I2C_IN_ACK_i_1_n_0));
  FDRE S_I2C_IN_ACK_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(S_I2C_IN_ACK_i_1_n_0),
        .Q(S_I2C_IN_ACK_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFDFFFF00020000)) 
    S_I2C_OUT_STB_i_1
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(\STATE_reg_n_0_[4] ),
        .I4(\STATE_reg_n_0_[0] ),
        .I5(S_I2C_OUT_STB_reg_n_0),
        .O(S_I2C_OUT_STB_i_1_n_0));
  FDRE S_I2C_OUT_STB_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(S_I2C_OUT_STB_i_1_n_0),
        .Q(S_I2C_OUT_STB_reg_n_0),
        .R(INTERNAL_RST_reg));
  LUT5 #(
    .INIT(32'h00FFA800)) 
    \TIMER[0]_i_1 
       (.I0(\TIMER[0]_i_2_n_0 ),
        .I1(\STATE_reg_n_0_[4] ),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(g0_b0_n_0),
        .I4(\TIMER_reg_n_0_[0] ),
        .O(\TIMER[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \TIMER[0]_i_2 
       (.I0(\TIMER_reg_n_0_[3] ),
        .I1(\TIMER_reg_n_0_[11] ),
        .I2(\TIMER_reg_n_0_[7] ),
        .I3(\TIMER_reg_n_0_[2] ),
        .I4(\TIMER_reg_n_0_[1] ),
        .I5(\TIMER[0]_i_3_n_0 ),
        .O(\TIMER[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \TIMER[0]_i_3 
       (.I0(\TIMER_reg_n_0_[6] ),
        .I1(\TIMER_reg_n_0_[8] ),
        .I2(\TIMER_reg_n_0_[9] ),
        .I3(\TIMER_reg_n_0_[10] ),
        .I4(\TIMER_reg_n_0_[5] ),
        .I5(\TIMER_reg_n_0_[4] ),
        .O(\TIMER[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \TIMER[10]_i_1 
       (.I0(\TIMER[10]_i_3_n_0 ),
        .I1(g0_b0_n_0),
        .O(\TIMER[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \TIMER[10]_i_2 
       (.I0(\TIMER_reg[10]_i_4_n_6 ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[4] ),
        .O(\TIMER[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \TIMER[10]_i_3 
       (.I0(\TIMER_reg_n_0_[0] ),
        .I1(\TIMER[0]_i_2_n_0 ),
        .O(\TIMER[10]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TIMER[10]_i_5 
       (.I0(\TIMER_reg_n_0_[11] ),
        .O(\TIMER[10]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TIMER[10]_i_6 
       (.I0(\TIMER_reg_n_0_[10] ),
        .O(\TIMER[10]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TIMER[10]_i_7 
       (.I0(\TIMER_reg_n_0_[9] ),
        .O(\TIMER[10]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \TIMER[11]_i_1 
       (.I0(\TIMER_reg[10]_i_4_n_5 ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[4] ),
        .O(\TIMER[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \TIMER[1]_i_1__2 
       (.I0(\TIMER_reg[4]_i_2_n_7 ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[4] ),
        .O(\TIMER[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \TIMER[2]_i_1 
       (.I0(\TIMER_reg[4]_i_2_n_6 ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[4] ),
        .O(\TIMER[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \TIMER[3]_i_1__2 
       (.I0(\TIMER_reg[4]_i_2_n_5 ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[4] ),
        .O(\TIMER[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \TIMER[4]_i_1__2 
       (.I0(\TIMER_reg[4]_i_2_n_4 ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[4] ),
        .O(\TIMER[4]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TIMER[4]_i_3 
       (.I0(\TIMER_reg_n_0_[4] ),
        .O(\TIMER[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TIMER[4]_i_4 
       (.I0(\TIMER_reg_n_0_[3] ),
        .O(\TIMER[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TIMER[4]_i_5 
       (.I0(\TIMER_reg_n_0_[2] ),
        .O(\TIMER[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TIMER[4]_i_6 
       (.I0(\TIMER_reg_n_0_[1] ),
        .O(\TIMER[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \TIMER[5]_i_1__2 
       (.I0(\TIMER_reg[5]_i_2_n_7 ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[4] ),
        .O(\TIMER[5]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TIMER[5]_i_3 
       (.I0(\TIMER_reg_n_0_[8] ),
        .O(\TIMER[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TIMER[5]_i_4 
       (.I0(\TIMER_reg_n_0_[7] ),
        .O(\TIMER[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TIMER[5]_i_5 
       (.I0(\TIMER_reg_n_0_[6] ),
        .O(\TIMER[5]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TIMER[5]_i_6 
       (.I0(\TIMER_reg_n_0_[5] ),
        .O(\TIMER[5]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \TIMER[6]_i_1 
       (.I0(\TIMER_reg[5]_i_2_n_6 ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[4] ),
        .O(\TIMER[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAB)) 
    \TIMER[7]_i_1 
       (.I0(\TIMER_reg[5]_i_2_n_5 ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[4] ),
        .O(\TIMER[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \TIMER[8]_i_1 
       (.I0(\TIMER_reg[5]_i_2_n_4 ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[4] ),
        .O(\TIMER[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \TIMER[9]_i_1__2 
       (.I0(\TIMER_reg[10]_i_4_n_7 ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[4] ),
        .O(\TIMER[9]_i_1__2_n_0 ));
  FDRE \TIMER_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\TIMER[0]_i_1_n_0 ),
        .Q(\TIMER_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \TIMER_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(g0_b0_n_0),
        .D(\TIMER[10]_i_2_n_0 ),
        .Q(\TIMER_reg_n_0_[10] ),
        .R(\TIMER[10]_i_1_n_0 ));
  CARRY4 \TIMER_reg[10]_i_4 
       (.CI(\TIMER_reg[5]_i_2_n_0 ),
        .CO(\NLW_TIMER_reg[10]_i_4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\TIMER_reg_n_0_[10] ,\TIMER_reg_n_0_[9] }),
        .O({\NLW_TIMER_reg[10]_i_4_O_UNCONNECTED [3],\TIMER_reg[10]_i_4_n_5 ,\TIMER_reg[10]_i_4_n_6 ,\TIMER_reg[10]_i_4_n_7 }),
        .S({1'b0,\TIMER[10]_i_5_n_0 ,\TIMER[10]_i_6_n_0 ,\TIMER[10]_i_7_n_0 }));
  FDSE \TIMER_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(g0_b0_n_0),
        .D(\TIMER[11]_i_1_n_0 ),
        .Q(\TIMER_reg_n_0_[11] ),
        .S(\TIMER[10]_i_1_n_0 ));
  FDRE \TIMER_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(g0_b0_n_0),
        .D(\TIMER[1]_i_1__2_n_0 ),
        .Q(\TIMER_reg_n_0_[1] ),
        .R(\TIMER[10]_i_1_n_0 ));
  FDSE \TIMER_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(g0_b0_n_0),
        .D(\TIMER[2]_i_1_n_0 ),
        .Q(\TIMER_reg_n_0_[2] ),
        .S(\TIMER[10]_i_1_n_0 ));
  FDRE \TIMER_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(g0_b0_n_0),
        .D(\TIMER[3]_i_1__2_n_0 ),
        .Q(\TIMER_reg_n_0_[3] ),
        .R(\TIMER[10]_i_1_n_0 ));
  FDRE \TIMER_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(g0_b0_n_0),
        .D(\TIMER[4]_i_1__2_n_0 ),
        .Q(\TIMER_reg_n_0_[4] ),
        .R(\TIMER[10]_i_1_n_0 ));
  CARRY4 \TIMER_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\TIMER_reg[4]_i_2_n_0 ,\NLW_TIMER_reg[4]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\TIMER_reg_n_0_[0] ),
        .DI({\TIMER_reg_n_0_[4] ,\TIMER_reg_n_0_[3] ,\TIMER_reg_n_0_[2] ,\TIMER_reg_n_0_[1] }),
        .O({\TIMER_reg[4]_i_2_n_4 ,\TIMER_reg[4]_i_2_n_5 ,\TIMER_reg[4]_i_2_n_6 ,\TIMER_reg[4]_i_2_n_7 }),
        .S({\TIMER[4]_i_3_n_0 ,\TIMER[4]_i_4_n_0 ,\TIMER[4]_i_5_n_0 ,\TIMER[4]_i_6_n_0 }));
  FDRE \TIMER_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(g0_b0_n_0),
        .D(\TIMER[5]_i_1__2_n_0 ),
        .Q(\TIMER_reg_n_0_[5] ),
        .R(\TIMER[10]_i_1_n_0 ));
  CARRY4 \TIMER_reg[5]_i_2 
       (.CI(\TIMER_reg[4]_i_2_n_0 ),
        .CO({\TIMER_reg[5]_i_2_n_0 ,\NLW_TIMER_reg[5]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\TIMER_reg_n_0_[8] ,\TIMER_reg_n_0_[7] ,\TIMER_reg_n_0_[6] ,\TIMER_reg_n_0_[5] }),
        .O({\TIMER_reg[5]_i_2_n_4 ,\TIMER_reg[5]_i_2_n_5 ,\TIMER_reg[5]_i_2_n_6 ,\TIMER_reg[5]_i_2_n_7 }),
        .S({\TIMER[5]_i_3_n_0 ,\TIMER[5]_i_4_n_0 ,\TIMER[5]_i_5_n_0 ,\TIMER[5]_i_6_n_0 }));
  FDSE \TIMER_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(g0_b0_n_0),
        .D(\TIMER[6]_i_1_n_0 ),
        .Q(\TIMER_reg_n_0_[6] ),
        .S(\TIMER[10]_i_1_n_0 ));
  FDSE \TIMER_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(g0_b0_n_0),
        .D(\TIMER[7]_i_1_n_0 ),
        .Q(\TIMER_reg_n_0_[7] ),
        .S(\TIMER[10]_i_1_n_0 ));
  FDSE \TIMER_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(g0_b0_n_0),
        .D(\TIMER[8]_i_1_n_0 ),
        .Q(\TIMER_reg_n_0_[8] ),
        .S(\TIMER[10]_i_1_n_0 ));
  FDRE \TIMER_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(g0_b0_n_0),
        .D(\TIMER[9]_i_1__2_n_0 ),
        .Q(\TIMER_reg_n_0_[9] ),
        .R(\TIMER[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h1DD5A001)) 
    g0_b0
       (.I0(\STATE_reg_n_0_[0] ),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(\STATE_reg_n_0_[3] ),
        .I4(\STATE_reg_n_0_[4] ),
        .O(g0_b0_n_0));
endmodule

module IOBUF_UNIQ_BASE_
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

(* ORIG_REF_NAME = "IOBUF" *) 
module IOBUF_HD3
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    IBUF
       (.I(IO),
        .O(O));
  OBUFT #(
    .IOSTANDARD("DEFAULT")) 
    OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module PWM
   (LED_R_PWM_OBUF,
    ETH_CLK_OBUF);
  output LED_R_PWM_OBUF;
  input ETH_CLK_OBUF;

  wire \COUNT[0]_i_1__1_n_0 ;
  wire \COUNT[1]_i_1__1_n_0 ;
  wire \COUNT[1]_i_2_n_0 ;
  wire \COUNT[2]_i_1__0_n_0 ;
  wire \COUNT[3]_i_1_n_0 ;
  wire \COUNT[3]_i_2_n_0 ;
  wire \COUNT[4]_i_1_n_0 ;
  wire \COUNT[5]_i_1_n_0 ;
  wire \COUNT[6]_i_1_n_0 ;
  wire \COUNT[7]_i_1_n_0 ;
  wire \COUNT[7]_i_2_n_0 ;
  wire \COUNT[7]_i_3_n_0 ;
  wire \COUNT_reg_n_0_[0] ;
  wire \COUNT_reg_n_0_[1] ;
  wire \COUNT_reg_n_0_[2] ;
  wire \COUNT_reg_n_0_[3] ;
  wire \COUNT_reg_n_0_[4] ;
  wire \COUNT_reg_n_0_[5] ;
  wire \COUNT_reg_n_0_[6] ;
  wire \COUNT_reg_n_0_[7] ;
  wire ETH_CLK_OBUF;
  wire LED_R_PWM_OBUF;
  wire OUT_BIT_i_10_n_0;
  wire OUT_BIT_i_1_n_0;
  wire OUT_BIT_i_3_n_0;
  wire OUT_BIT_i_4_n_0;
  wire OUT_BIT_i_5_n_0;
  wire OUT_BIT_i_6_n_0;
  wire OUT_BIT_i_7_n_0;
  wire OUT_BIT_i_8_n_0;
  wire OUT_BIT_i_9_n_0;
  wire [9:0]TIMER;
  wire \TIMER[4]_i_2_n_0 ;
  wire \TIMER[9]_i_2_n_0 ;
  wire \TIMER_reg_n_0_[0] ;
  wire \TIMER_reg_n_0_[1] ;
  wire \TIMER_reg_n_0_[2] ;
  wire \TIMER_reg_n_0_[3] ;
  wire \TIMER_reg_n_0_[4] ;
  wire \TIMER_reg_n_0_[5] ;
  wire \TIMER_reg_n_0_[6] ;
  wire \TIMER_reg_n_0_[7] ;
  wire \TIMER_reg_n_0_[8] ;
  wire \TIMER_reg_n_0_[9] ;
  wire p_0_in;
  wire [2:0]NLW_OUT_BIT_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_OUT_BIT_reg_i_2_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \COUNT[0]_i_1__1 
       (.I0(\COUNT[7]_i_3_n_0 ),
        .I1(\COUNT_reg_n_0_[0] ),
        .I2(\COUNT_reg_n_0_[5] ),
        .I3(\COUNT_reg_n_0_[4] ),
        .I4(\COUNT_reg_n_0_[7] ),
        .I5(\COUNT_reg_n_0_[6] ),
        .O(\COUNT[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h00FFBF00)) 
    \COUNT[1]_i_1__1 
       (.I0(\COUNT[1]_i_2_n_0 ),
        .I1(\COUNT_reg_n_0_[3] ),
        .I2(\COUNT_reg_n_0_[2] ),
        .I3(\COUNT_reg_n_0_[1] ),
        .I4(\COUNT_reg_n_0_[0] ),
        .O(\COUNT[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \COUNT[1]_i_2 
       (.I0(\COUNT_reg_n_0_[5] ),
        .I1(\COUNT_reg_n_0_[4] ),
        .I2(\COUNT_reg_n_0_[7] ),
        .I3(\COUNT_reg_n_0_[6] ),
        .O(\COUNT[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hFFC011C0)) 
    \COUNT[2]_i_1__0 
       (.I0(\COUNT_reg_n_0_[3] ),
        .I1(\COUNT_reg_n_0_[0] ),
        .I2(\COUNT_reg_n_0_[1] ),
        .I3(\COUNT_reg_n_0_[2] ),
        .I4(\COUNT[3]_i_2_n_0 ),
        .O(\COUNT[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hFF805580)) 
    \COUNT[3]_i_1 
       (.I0(\COUNT_reg_n_0_[2] ),
        .I1(\COUNT_reg_n_0_[1] ),
        .I2(\COUNT_reg_n_0_[0] ),
        .I3(\COUNT_reg_n_0_[3] ),
        .I4(\COUNT[3]_i_2_n_0 ),
        .O(\COUNT[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h15555555FFFFFFFF)) 
    \COUNT[3]_i_2 
       (.I0(\COUNT_reg_n_0_[0] ),
        .I1(\COUNT_reg_n_0_[5] ),
        .I2(\COUNT_reg_n_0_[4] ),
        .I3(\COUNT_reg_n_0_[7] ),
        .I4(\COUNT_reg_n_0_[6] ),
        .I5(\COUNT_reg_n_0_[1] ),
        .O(\COUNT[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \COUNT[4]_i_1 
       (.I0(\COUNT_reg_n_0_[7] ),
        .I1(\COUNT_reg_n_0_[6] ),
        .I2(\COUNT_reg_n_0_[5] ),
        .I3(\COUNT[7]_i_3_n_0 ),
        .I4(\COUNT_reg_n_0_[0] ),
        .I5(\COUNT_reg_n_0_[4] ),
        .O(\COUNT[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \COUNT[5]_i_1 
       (.I0(\COUNT[7]_i_3_n_0 ),
        .I1(\COUNT_reg_n_0_[7] ),
        .I2(\COUNT_reg_n_0_[6] ),
        .I3(\COUNT_reg_n_0_[0] ),
        .I4(\COUNT_reg_n_0_[4] ),
        .I5(\COUNT_reg_n_0_[5] ),
        .O(\COUNT[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \COUNT[6]_i_1 
       (.I0(\COUNT_reg_n_0_[7] ),
        .I1(\COUNT_reg_n_0_[0] ),
        .I2(\COUNT_reg_n_0_[6] ),
        .I3(\COUNT[7]_i_3_n_0 ),
        .I4(\COUNT_reg_n_0_[5] ),
        .I5(\COUNT_reg_n_0_[4] ),
        .O(\COUNT[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \COUNT[7]_i_1 
       (.I0(\TIMER_reg_n_0_[9] ),
        .I1(\TIMER_reg_n_0_[7] ),
        .I2(\TIMER_reg_n_0_[5] ),
        .I3(\TIMER_reg_n_0_[6] ),
        .I4(\TIMER_reg_n_0_[8] ),
        .I5(\TIMER[9]_i_2_n_0 ),
        .O(\COUNT[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \COUNT[7]_i_2 
       (.I0(\COUNT_reg_n_0_[4] ),
        .I1(\COUNT_reg_n_0_[5] ),
        .I2(\COUNT[7]_i_3_n_0 ),
        .I3(\COUNT_reg_n_0_[6] ),
        .I4(\COUNT_reg_n_0_[0] ),
        .I5(\COUNT_reg_n_0_[7] ),
        .O(\COUNT[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \COUNT[7]_i_3 
       (.I0(\COUNT_reg_n_0_[3] ),
        .I1(\COUNT_reg_n_0_[2] ),
        .I2(\COUNT_reg_n_0_[1] ),
        .O(\COUNT[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1_n_0 ),
        .D(\COUNT[0]_i_1__1_n_0 ),
        .Q(\COUNT_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1_n_0 ),
        .D(\COUNT[1]_i_1__1_n_0 ),
        .Q(\COUNT_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1_n_0 ),
        .D(\COUNT[2]_i_1__0_n_0 ),
        .Q(\COUNT_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1_n_0 ),
        .D(\COUNT[3]_i_1_n_0 ),
        .Q(\COUNT_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1_n_0 ),
        .D(\COUNT[4]_i_1_n_0 ),
        .Q(\COUNT_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1_n_0 ),
        .D(\COUNT[5]_i_1_n_0 ),
        .Q(\COUNT_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1_n_0 ),
        .D(\COUNT[6]_i_1_n_0 ),
        .Q(\COUNT_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1_n_0 ),
        .D(\COUNT[7]_i_2_n_0 ),
        .Q(\COUNT_reg_n_0_[7] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    OUT_BIT_i_1
       (.I0(p_0_in),
        .O(OUT_BIT_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    OUT_BIT_i_10
       (.I0(\COUNT_reg_n_0_[0] ),
        .I1(\COUNT_reg_n_0_[1] ),
        .O(OUT_BIT_i_10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    OUT_BIT_i_3
       (.I0(\COUNT_reg_n_0_[6] ),
        .I1(\COUNT_reg_n_0_[7] ),
        .O(OUT_BIT_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    OUT_BIT_i_4
       (.I0(\COUNT_reg_n_0_[4] ),
        .I1(\COUNT_reg_n_0_[5] ),
        .O(OUT_BIT_i_4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    OUT_BIT_i_5
       (.I0(\COUNT_reg_n_0_[2] ),
        .I1(\COUNT_reg_n_0_[3] ),
        .O(OUT_BIT_i_5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    OUT_BIT_i_6
       (.I0(\COUNT_reg_n_0_[0] ),
        .I1(\COUNT_reg_n_0_[1] ),
        .O(OUT_BIT_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    OUT_BIT_i_7
       (.I0(\COUNT_reg_n_0_[6] ),
        .I1(\COUNT_reg_n_0_[7] ),
        .O(OUT_BIT_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    OUT_BIT_i_8
       (.I0(\COUNT_reg_n_0_[4] ),
        .I1(\COUNT_reg_n_0_[5] ),
        .O(OUT_BIT_i_8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    OUT_BIT_i_9
       (.I0(\COUNT_reg_n_0_[2] ),
        .I1(\COUNT_reg_n_0_[3] ),
        .O(OUT_BIT_i_9_n_0));
  FDRE OUT_BIT_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(OUT_BIT_i_1_n_0),
        .Q(LED_R_PWM_OBUF),
        .R(1'b0));
  CARRY4 OUT_BIT_reg_i_2
       (.CI(1'b0),
        .CO({p_0_in,NLW_OUT_BIT_reg_i_2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI({OUT_BIT_i_3_n_0,OUT_BIT_i_4_n_0,OUT_BIT_i_5_n_0,OUT_BIT_i_6_n_0}),
        .O(NLW_OUT_BIT_reg_i_2_O_UNCONNECTED[3:0]),
        .S({OUT_BIT_i_7_n_0,OUT_BIT_i_8_n_0,OUT_BIT_i_9_n_0,OUT_BIT_i_10_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \TIMER[0]_i_1__0 
       (.I0(\TIMER_reg_n_0_[0] ),
        .O(TIMER[0]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \TIMER[1]_i_1 
       (.I0(\TIMER_reg_n_0_[1] ),
        .I1(\TIMER_reg_n_0_[0] ),
        .O(TIMER[1]));
  LUT3 #(
    .INIT(8'hA9)) 
    \TIMER[2]_i_1__0 
       (.I0(\TIMER_reg_n_0_[2] ),
        .I1(\TIMER_reg_n_0_[0] ),
        .I2(\TIMER_reg_n_0_[1] ),
        .O(TIMER[2]));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F00E)) 
    \TIMER[3]_i_1 
       (.I0(\TIMER[4]_i_2_n_0 ),
        .I1(\TIMER_reg_n_0_[4] ),
        .I2(\TIMER_reg_n_0_[3] ),
        .I3(\TIMER_reg_n_0_[1] ),
        .I4(\TIMER_reg_n_0_[0] ),
        .I5(\TIMER_reg_n_0_[2] ),
        .O(TIMER[3]));
  LUT6 #(
    .INIT(64'hFFFE0001FFFE0000)) 
    \TIMER[4]_i_1 
       (.I0(\TIMER_reg_n_0_[3] ),
        .I1(\TIMER_reg_n_0_[1] ),
        .I2(\TIMER_reg_n_0_[0] ),
        .I3(\TIMER_reg_n_0_[2] ),
        .I4(\TIMER_reg_n_0_[4] ),
        .I5(\TIMER[4]_i_2_n_0 ),
        .O(TIMER[4]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \TIMER[4]_i_2 
       (.I0(\TIMER_reg_n_0_[8] ),
        .I1(\TIMER_reg_n_0_[6] ),
        .I2(\TIMER_reg_n_0_[5] ),
        .I3(\TIMER_reg_n_0_[7] ),
        .I4(\TIMER_reg_n_0_[9] ),
        .O(\TIMER[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \TIMER[5]_i_1 
       (.I0(\TIMER_reg_n_0_[5] ),
        .I1(\TIMER_reg_n_0_[3] ),
        .I2(\TIMER_reg_n_0_[1] ),
        .I3(\TIMER_reg_n_0_[0] ),
        .I4(\TIMER_reg_n_0_[2] ),
        .I5(\TIMER_reg_n_0_[4] ),
        .O(TIMER[5]));
  LUT3 #(
    .INIT(8'hE1)) 
    \TIMER[6]_i_1__0 
       (.I0(\TIMER[9]_i_2_n_0 ),
        .I1(\TIMER_reg_n_0_[5] ),
        .I2(\TIMER_reg_n_0_[6] ),
        .O(TIMER[6]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \TIMER[7]_i_1__0 
       (.I0(\TIMER[9]_i_2_n_0 ),
        .I1(\TIMER_reg_n_0_[6] ),
        .I2(\TIMER_reg_n_0_[5] ),
        .I3(\TIMER_reg_n_0_[7] ),
        .O(TIMER[7]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \TIMER[8]_i_1__0 
       (.I0(\TIMER[9]_i_2_n_0 ),
        .I1(\TIMER_reg_n_0_[7] ),
        .I2(\TIMER_reg_n_0_[5] ),
        .I3(\TIMER_reg_n_0_[6] ),
        .I4(\TIMER_reg_n_0_[8] ),
        .O(TIMER[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \TIMER[9]_i_1 
       (.I0(\TIMER[9]_i_2_n_0 ),
        .I1(\TIMER_reg_n_0_[8] ),
        .I2(\TIMER_reg_n_0_[6] ),
        .I3(\TIMER_reg_n_0_[5] ),
        .I4(\TIMER_reg_n_0_[7] ),
        .I5(\TIMER_reg_n_0_[9] ),
        .O(TIMER[9]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \TIMER[9]_i_2 
       (.I0(\TIMER_reg_n_0_[3] ),
        .I1(\TIMER_reg_n_0_[1] ),
        .I2(\TIMER_reg_n_0_[0] ),
        .I3(\TIMER_reg_n_0_[2] ),
        .I4(\TIMER_reg_n_0_[4] ),
        .O(\TIMER[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[0]),
        .Q(\TIMER_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[1]),
        .Q(\TIMER_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[2]),
        .Q(\TIMER_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TIMER_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[3]),
        .Q(\TIMER_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TIMER_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[4]),
        .Q(\TIMER_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[5]),
        .Q(\TIMER_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[6]),
        .Q(\TIMER_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[7]),
        .Q(\TIMER_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[8]),
        .Q(\TIMER_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[9]),
        .Q(\TIMER_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "PWM" *) 
module PWM_0
   (LED_G_PWM_OBUF,
    ETH_CLK_OBUF);
  output LED_G_PWM_OBUF;
  input ETH_CLK_OBUF;

  wire \COUNT[0]_i_1__2_n_0 ;
  wire \COUNT[1]_i_1__2_n_0 ;
  wire \COUNT[1]_i_2__0_n_0 ;
  wire \COUNT[2]_i_1__1_n_0 ;
  wire \COUNT[3]_i_1__0_n_0 ;
  wire \COUNT[3]_i_2__0_n_0 ;
  wire \COUNT[4]_i_1__0_n_0 ;
  wire \COUNT[5]_i_1__0_n_0 ;
  wire \COUNT[6]_i_1__0_n_0 ;
  wire \COUNT[7]_i_1__0_n_0 ;
  wire \COUNT[7]_i_2__0_n_0 ;
  wire \COUNT[7]_i_3__0_n_0 ;
  wire \COUNT_reg_n_0_[0] ;
  wire \COUNT_reg_n_0_[1] ;
  wire \COUNT_reg_n_0_[2] ;
  wire \COUNT_reg_n_0_[3] ;
  wire \COUNT_reg_n_0_[4] ;
  wire \COUNT_reg_n_0_[5] ;
  wire \COUNT_reg_n_0_[6] ;
  wire \COUNT_reg_n_0_[7] ;
  wire ETH_CLK_OBUF;
  wire LED_G_PWM_OBUF;
  wire OUT_BIT_i_10__0_n_0;
  wire OUT_BIT_i_1__0_n_0;
  wire OUT_BIT_i_3__0_n_0;
  wire OUT_BIT_i_4__0_n_0;
  wire OUT_BIT_i_5__0_n_0;
  wire OUT_BIT_i_6__0_n_0;
  wire OUT_BIT_i_7__0_n_0;
  wire OUT_BIT_i_8__0_n_0;
  wire OUT_BIT_i_9__0_n_0;
  wire [9:0]TIMER;
  wire \TIMER[4]_i_2__0_n_0 ;
  wire \TIMER[9]_i_2__0_n_0 ;
  wire \TIMER_reg_n_0_[0] ;
  wire \TIMER_reg_n_0_[1] ;
  wire \TIMER_reg_n_0_[2] ;
  wire \TIMER_reg_n_0_[3] ;
  wire \TIMER_reg_n_0_[4] ;
  wire \TIMER_reg_n_0_[5] ;
  wire \TIMER_reg_n_0_[6] ;
  wire \TIMER_reg_n_0_[7] ;
  wire \TIMER_reg_n_0_[8] ;
  wire \TIMER_reg_n_0_[9] ;
  wire p_0_in;
  wire [2:0]NLW_OUT_BIT_reg_i_2__0_CO_UNCONNECTED;
  wire [3:0]NLW_OUT_BIT_reg_i_2__0_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \COUNT[0]_i_1__2 
       (.I0(\COUNT[7]_i_3__0_n_0 ),
        .I1(\COUNT_reg_n_0_[0] ),
        .I2(\COUNT_reg_n_0_[5] ),
        .I3(\COUNT_reg_n_0_[4] ),
        .I4(\COUNT_reg_n_0_[7] ),
        .I5(\COUNT_reg_n_0_[6] ),
        .O(\COUNT[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h00FFBF00)) 
    \COUNT[1]_i_1__2 
       (.I0(\COUNT[1]_i_2__0_n_0 ),
        .I1(\COUNT_reg_n_0_[3] ),
        .I2(\COUNT_reg_n_0_[2] ),
        .I3(\COUNT_reg_n_0_[1] ),
        .I4(\COUNT_reg_n_0_[0] ),
        .O(\COUNT[1]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \COUNT[1]_i_2__0 
       (.I0(\COUNT_reg_n_0_[5] ),
        .I1(\COUNT_reg_n_0_[4] ),
        .I2(\COUNT_reg_n_0_[7] ),
        .I3(\COUNT_reg_n_0_[6] ),
        .O(\COUNT[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hFFC011C0)) 
    \COUNT[2]_i_1__1 
       (.I0(\COUNT_reg_n_0_[3] ),
        .I1(\COUNT_reg_n_0_[0] ),
        .I2(\COUNT_reg_n_0_[1] ),
        .I3(\COUNT_reg_n_0_[2] ),
        .I4(\COUNT[3]_i_2__0_n_0 ),
        .O(\COUNT[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hFF805580)) 
    \COUNT[3]_i_1__0 
       (.I0(\COUNT_reg_n_0_[2] ),
        .I1(\COUNT_reg_n_0_[1] ),
        .I2(\COUNT_reg_n_0_[0] ),
        .I3(\COUNT_reg_n_0_[3] ),
        .I4(\COUNT[3]_i_2__0_n_0 ),
        .O(\COUNT[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h15555555FFFFFFFF)) 
    \COUNT[3]_i_2__0 
       (.I0(\COUNT_reg_n_0_[0] ),
        .I1(\COUNT_reg_n_0_[5] ),
        .I2(\COUNT_reg_n_0_[4] ),
        .I3(\COUNT_reg_n_0_[7] ),
        .I4(\COUNT_reg_n_0_[6] ),
        .I5(\COUNT_reg_n_0_[1] ),
        .O(\COUNT[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \COUNT[4]_i_1__0 
       (.I0(\COUNT_reg_n_0_[7] ),
        .I1(\COUNT_reg_n_0_[6] ),
        .I2(\COUNT_reg_n_0_[5] ),
        .I3(\COUNT[7]_i_3__0_n_0 ),
        .I4(\COUNT_reg_n_0_[0] ),
        .I5(\COUNT_reg_n_0_[4] ),
        .O(\COUNT[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \COUNT[5]_i_1__0 
       (.I0(\COUNT[7]_i_3__0_n_0 ),
        .I1(\COUNT_reg_n_0_[7] ),
        .I2(\COUNT_reg_n_0_[6] ),
        .I3(\COUNT_reg_n_0_[0] ),
        .I4(\COUNT_reg_n_0_[4] ),
        .I5(\COUNT_reg_n_0_[5] ),
        .O(\COUNT[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \COUNT[6]_i_1__0 
       (.I0(\COUNT_reg_n_0_[7] ),
        .I1(\COUNT_reg_n_0_[0] ),
        .I2(\COUNT_reg_n_0_[6] ),
        .I3(\COUNT[7]_i_3__0_n_0 ),
        .I4(\COUNT_reg_n_0_[5] ),
        .I5(\COUNT_reg_n_0_[4] ),
        .O(\COUNT[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \COUNT[7]_i_1__0 
       (.I0(\TIMER_reg_n_0_[9] ),
        .I1(\TIMER_reg_n_0_[7] ),
        .I2(\TIMER_reg_n_0_[5] ),
        .I3(\TIMER_reg_n_0_[6] ),
        .I4(\TIMER_reg_n_0_[8] ),
        .I5(\TIMER[9]_i_2__0_n_0 ),
        .O(\COUNT[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \COUNT[7]_i_2__0 
       (.I0(\COUNT_reg_n_0_[4] ),
        .I1(\COUNT_reg_n_0_[5] ),
        .I2(\COUNT[7]_i_3__0_n_0 ),
        .I3(\COUNT_reg_n_0_[6] ),
        .I4(\COUNT_reg_n_0_[0] ),
        .I5(\COUNT_reg_n_0_[7] ),
        .O(\COUNT[7]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \COUNT[7]_i_3__0 
       (.I0(\COUNT_reg_n_0_[3] ),
        .I1(\COUNT_reg_n_0_[2] ),
        .I2(\COUNT_reg_n_0_[1] ),
        .O(\COUNT[7]_i_3__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1__0_n_0 ),
        .D(\COUNT[0]_i_1__2_n_0 ),
        .Q(\COUNT_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1__0_n_0 ),
        .D(\COUNT[1]_i_1__2_n_0 ),
        .Q(\COUNT_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1__0_n_0 ),
        .D(\COUNT[2]_i_1__1_n_0 ),
        .Q(\COUNT_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1__0_n_0 ),
        .D(\COUNT[3]_i_1__0_n_0 ),
        .Q(\COUNT_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1__0_n_0 ),
        .D(\COUNT[4]_i_1__0_n_0 ),
        .Q(\COUNT_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1__0_n_0 ),
        .D(\COUNT[5]_i_1__0_n_0 ),
        .Q(\COUNT_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1__0_n_0 ),
        .D(\COUNT[6]_i_1__0_n_0 ),
        .Q(\COUNT_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1__0_n_0 ),
        .D(\COUNT[7]_i_2__0_n_0 ),
        .Q(\COUNT_reg_n_0_[7] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    OUT_BIT_i_10__0
       (.I0(\COUNT_reg_n_0_[0] ),
        .I1(\COUNT_reg_n_0_[1] ),
        .O(OUT_BIT_i_10__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    OUT_BIT_i_1__0
       (.I0(p_0_in),
        .O(OUT_BIT_i_1__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    OUT_BIT_i_3__0
       (.I0(\COUNT_reg_n_0_[6] ),
        .I1(\COUNT_reg_n_0_[7] ),
        .O(OUT_BIT_i_3__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    OUT_BIT_i_4__0
       (.I0(\COUNT_reg_n_0_[4] ),
        .I1(\COUNT_reg_n_0_[5] ),
        .O(OUT_BIT_i_4__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    OUT_BIT_i_5__0
       (.I0(\COUNT_reg_n_0_[2] ),
        .I1(\COUNT_reg_n_0_[3] ),
        .O(OUT_BIT_i_5__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    OUT_BIT_i_6__0
       (.I0(\COUNT_reg_n_0_[0] ),
        .I1(\COUNT_reg_n_0_[1] ),
        .O(OUT_BIT_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    OUT_BIT_i_7__0
       (.I0(\COUNT_reg_n_0_[6] ),
        .I1(\COUNT_reg_n_0_[7] ),
        .O(OUT_BIT_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    OUT_BIT_i_8__0
       (.I0(\COUNT_reg_n_0_[4] ),
        .I1(\COUNT_reg_n_0_[5] ),
        .O(OUT_BIT_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    OUT_BIT_i_9__0
       (.I0(\COUNT_reg_n_0_[2] ),
        .I1(\COUNT_reg_n_0_[3] ),
        .O(OUT_BIT_i_9__0_n_0));
  FDRE OUT_BIT_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(OUT_BIT_i_1__0_n_0),
        .Q(LED_G_PWM_OBUF),
        .R(1'b0));
  CARRY4 OUT_BIT_reg_i_2__0
       (.CI(1'b0),
        .CO({p_0_in,NLW_OUT_BIT_reg_i_2__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI({OUT_BIT_i_3__0_n_0,OUT_BIT_i_4__0_n_0,OUT_BIT_i_5__0_n_0,OUT_BIT_i_6__0_n_0}),
        .O(NLW_OUT_BIT_reg_i_2__0_O_UNCONNECTED[3:0]),
        .S({OUT_BIT_i_7__0_n_0,OUT_BIT_i_8__0_n_0,OUT_BIT_i_9__0_n_0,OUT_BIT_i_10__0_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \TIMER[0]_i_1__1 
       (.I0(\TIMER_reg_n_0_[0] ),
        .O(TIMER[0]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \TIMER[1]_i_1__0 
       (.I0(\TIMER_reg_n_0_[1] ),
        .I1(\TIMER_reg_n_0_[0] ),
        .O(TIMER[1]));
  LUT3 #(
    .INIT(8'hA9)) 
    \TIMER[2]_i_1__1 
       (.I0(\TIMER_reg_n_0_[2] ),
        .I1(\TIMER_reg_n_0_[0] ),
        .I2(\TIMER_reg_n_0_[1] ),
        .O(TIMER[2]));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F00E)) 
    \TIMER[3]_i_1__0 
       (.I0(\TIMER[4]_i_2__0_n_0 ),
        .I1(\TIMER_reg_n_0_[4] ),
        .I2(\TIMER_reg_n_0_[3] ),
        .I3(\TIMER_reg_n_0_[1] ),
        .I4(\TIMER_reg_n_0_[0] ),
        .I5(\TIMER_reg_n_0_[2] ),
        .O(TIMER[3]));
  LUT6 #(
    .INIT(64'hFFFE0001FFFE0000)) 
    \TIMER[4]_i_1__0 
       (.I0(\TIMER_reg_n_0_[3] ),
        .I1(\TIMER_reg_n_0_[1] ),
        .I2(\TIMER_reg_n_0_[0] ),
        .I3(\TIMER_reg_n_0_[2] ),
        .I4(\TIMER_reg_n_0_[4] ),
        .I5(\TIMER[4]_i_2__0_n_0 ),
        .O(TIMER[4]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \TIMER[4]_i_2__0 
       (.I0(\TIMER_reg_n_0_[8] ),
        .I1(\TIMER_reg_n_0_[6] ),
        .I2(\TIMER_reg_n_0_[5] ),
        .I3(\TIMER_reg_n_0_[7] ),
        .I4(\TIMER_reg_n_0_[9] ),
        .O(\TIMER[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \TIMER[5]_i_1__0 
       (.I0(\TIMER_reg_n_0_[5] ),
        .I1(\TIMER_reg_n_0_[3] ),
        .I2(\TIMER_reg_n_0_[1] ),
        .I3(\TIMER_reg_n_0_[0] ),
        .I4(\TIMER_reg_n_0_[2] ),
        .I5(\TIMER_reg_n_0_[4] ),
        .O(TIMER[5]));
  LUT3 #(
    .INIT(8'hE1)) 
    \TIMER[6]_i_1__1 
       (.I0(\TIMER[9]_i_2__0_n_0 ),
        .I1(\TIMER_reg_n_0_[5] ),
        .I2(\TIMER_reg_n_0_[6] ),
        .O(TIMER[6]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \TIMER[7]_i_1__1 
       (.I0(\TIMER[9]_i_2__0_n_0 ),
        .I1(\TIMER_reg_n_0_[6] ),
        .I2(\TIMER_reg_n_0_[5] ),
        .I3(\TIMER_reg_n_0_[7] ),
        .O(TIMER[7]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \TIMER[8]_i_1__1 
       (.I0(\TIMER[9]_i_2__0_n_0 ),
        .I1(\TIMER_reg_n_0_[7] ),
        .I2(\TIMER_reg_n_0_[5] ),
        .I3(\TIMER_reg_n_0_[6] ),
        .I4(\TIMER_reg_n_0_[8] ),
        .O(TIMER[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \TIMER[9]_i_1__0 
       (.I0(\TIMER[9]_i_2__0_n_0 ),
        .I1(\TIMER_reg_n_0_[8] ),
        .I2(\TIMER_reg_n_0_[6] ),
        .I3(\TIMER_reg_n_0_[5] ),
        .I4(\TIMER_reg_n_0_[7] ),
        .I5(\TIMER_reg_n_0_[9] ),
        .O(TIMER[9]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \TIMER[9]_i_2__0 
       (.I0(\TIMER_reg_n_0_[3] ),
        .I1(\TIMER_reg_n_0_[1] ),
        .I2(\TIMER_reg_n_0_[0] ),
        .I3(\TIMER_reg_n_0_[2] ),
        .I4(\TIMER_reg_n_0_[4] ),
        .O(\TIMER[9]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[0]),
        .Q(\TIMER_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[1]),
        .Q(\TIMER_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[2]),
        .Q(\TIMER_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TIMER_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[3]),
        .Q(\TIMER_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TIMER_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[4]),
        .Q(\TIMER_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[5]),
        .Q(\TIMER_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[6]),
        .Q(\TIMER_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[7]),
        .Q(\TIMER_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[8]),
        .Q(\TIMER_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[9]),
        .Q(\TIMER_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "PWM" *) 
module PWM_1
   (LED_B_PWM_OBUF,
    ETH_CLK_OBUF);
  output LED_B_PWM_OBUF;
  input ETH_CLK_OBUF;

  wire \COUNT[0]_i_1__3_n_0 ;
  wire \COUNT[1]_i_1__3_n_0 ;
  wire \COUNT[1]_i_2__1_n_0 ;
  wire \COUNT[2]_i_1__2_n_0 ;
  wire \COUNT[3]_i_1__1_n_0 ;
  wire \COUNT[3]_i_2__1_n_0 ;
  wire \COUNT[4]_i_1__1_n_0 ;
  wire \COUNT[5]_i_1__1_n_0 ;
  wire \COUNT[6]_i_1__1_n_0 ;
  wire \COUNT[7]_i_1__1_n_0 ;
  wire \COUNT[7]_i_2__1_n_0 ;
  wire \COUNT[7]_i_3__1_n_0 ;
  wire \COUNT_reg_n_0_[0] ;
  wire \COUNT_reg_n_0_[1] ;
  wire \COUNT_reg_n_0_[2] ;
  wire \COUNT_reg_n_0_[3] ;
  wire \COUNT_reg_n_0_[4] ;
  wire \COUNT_reg_n_0_[5] ;
  wire \COUNT_reg_n_0_[6] ;
  wire \COUNT_reg_n_0_[7] ;
  wire ETH_CLK_OBUF;
  wire LED_B_PWM_OBUF;
  wire OUT_BIT_i_10__1_n_0;
  wire OUT_BIT_i_1__1_n_0;
  wire OUT_BIT_i_3__1_n_0;
  wire OUT_BIT_i_4__1_n_0;
  wire OUT_BIT_i_5__1_n_0;
  wire OUT_BIT_i_6__1_n_0;
  wire OUT_BIT_i_7__1_n_0;
  wire OUT_BIT_i_8__1_n_0;
  wire OUT_BIT_i_9__1_n_0;
  wire [9:0]TIMER;
  wire \TIMER[4]_i_2__1_n_0 ;
  wire \TIMER[9]_i_2__1_n_0 ;
  wire \TIMER_reg_n_0_[0] ;
  wire \TIMER_reg_n_0_[1] ;
  wire \TIMER_reg_n_0_[2] ;
  wire \TIMER_reg_n_0_[3] ;
  wire \TIMER_reg_n_0_[4] ;
  wire \TIMER_reg_n_0_[5] ;
  wire \TIMER_reg_n_0_[6] ;
  wire \TIMER_reg_n_0_[7] ;
  wire \TIMER_reg_n_0_[8] ;
  wire \TIMER_reg_n_0_[9] ;
  wire p_0_in;
  wire [2:0]NLW_OUT_BIT_reg_i_2__1_CO_UNCONNECTED;
  wire [3:0]NLW_OUT_BIT_reg_i_2__1_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \COUNT[0]_i_1__3 
       (.I0(\COUNT[7]_i_3__1_n_0 ),
        .I1(\COUNT_reg_n_0_[0] ),
        .I2(\COUNT_reg_n_0_[5] ),
        .I3(\COUNT_reg_n_0_[4] ),
        .I4(\COUNT_reg_n_0_[7] ),
        .I5(\COUNT_reg_n_0_[6] ),
        .O(\COUNT[0]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h00FFBF00)) 
    \COUNT[1]_i_1__3 
       (.I0(\COUNT[1]_i_2__1_n_0 ),
        .I1(\COUNT_reg_n_0_[3] ),
        .I2(\COUNT_reg_n_0_[2] ),
        .I3(\COUNT_reg_n_0_[1] ),
        .I4(\COUNT_reg_n_0_[0] ),
        .O(\COUNT[1]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \COUNT[1]_i_2__1 
       (.I0(\COUNT_reg_n_0_[5] ),
        .I1(\COUNT_reg_n_0_[4] ),
        .I2(\COUNT_reg_n_0_[7] ),
        .I3(\COUNT_reg_n_0_[6] ),
        .O(\COUNT[1]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hFFC011C0)) 
    \COUNT[2]_i_1__2 
       (.I0(\COUNT_reg_n_0_[3] ),
        .I1(\COUNT_reg_n_0_[0] ),
        .I2(\COUNT_reg_n_0_[1] ),
        .I3(\COUNT_reg_n_0_[2] ),
        .I4(\COUNT[3]_i_2__1_n_0 ),
        .O(\COUNT[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hFF805580)) 
    \COUNT[3]_i_1__1 
       (.I0(\COUNT_reg_n_0_[2] ),
        .I1(\COUNT_reg_n_0_[1] ),
        .I2(\COUNT_reg_n_0_[0] ),
        .I3(\COUNT_reg_n_0_[3] ),
        .I4(\COUNT[3]_i_2__1_n_0 ),
        .O(\COUNT[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h15555555FFFFFFFF)) 
    \COUNT[3]_i_2__1 
       (.I0(\COUNT_reg_n_0_[0] ),
        .I1(\COUNT_reg_n_0_[5] ),
        .I2(\COUNT_reg_n_0_[4] ),
        .I3(\COUNT_reg_n_0_[7] ),
        .I4(\COUNT_reg_n_0_[6] ),
        .I5(\COUNT_reg_n_0_[1] ),
        .O(\COUNT[3]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \COUNT[4]_i_1__1 
       (.I0(\COUNT_reg_n_0_[7] ),
        .I1(\COUNT_reg_n_0_[6] ),
        .I2(\COUNT_reg_n_0_[5] ),
        .I3(\COUNT[7]_i_3__1_n_0 ),
        .I4(\COUNT_reg_n_0_[0] ),
        .I5(\COUNT_reg_n_0_[4] ),
        .O(\COUNT[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \COUNT[5]_i_1__1 
       (.I0(\COUNT[7]_i_3__1_n_0 ),
        .I1(\COUNT_reg_n_0_[7] ),
        .I2(\COUNT_reg_n_0_[6] ),
        .I3(\COUNT_reg_n_0_[0] ),
        .I4(\COUNT_reg_n_0_[4] ),
        .I5(\COUNT_reg_n_0_[5] ),
        .O(\COUNT[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \COUNT[6]_i_1__1 
       (.I0(\COUNT_reg_n_0_[7] ),
        .I1(\COUNT_reg_n_0_[0] ),
        .I2(\COUNT_reg_n_0_[6] ),
        .I3(\COUNT[7]_i_3__1_n_0 ),
        .I4(\COUNT_reg_n_0_[5] ),
        .I5(\COUNT_reg_n_0_[4] ),
        .O(\COUNT[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \COUNT[7]_i_1__1 
       (.I0(\TIMER_reg_n_0_[9] ),
        .I1(\TIMER_reg_n_0_[7] ),
        .I2(\TIMER_reg_n_0_[5] ),
        .I3(\TIMER_reg_n_0_[6] ),
        .I4(\TIMER_reg_n_0_[8] ),
        .I5(\TIMER[9]_i_2__1_n_0 ),
        .O(\COUNT[7]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \COUNT[7]_i_2__1 
       (.I0(\COUNT_reg_n_0_[4] ),
        .I1(\COUNT_reg_n_0_[5] ),
        .I2(\COUNT[7]_i_3__1_n_0 ),
        .I3(\COUNT_reg_n_0_[6] ),
        .I4(\COUNT_reg_n_0_[0] ),
        .I5(\COUNT_reg_n_0_[7] ),
        .O(\COUNT[7]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \COUNT[7]_i_3__1 
       (.I0(\COUNT_reg_n_0_[3] ),
        .I1(\COUNT_reg_n_0_[2] ),
        .I2(\COUNT_reg_n_0_[1] ),
        .O(\COUNT[7]_i_3__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1__1_n_0 ),
        .D(\COUNT[0]_i_1__3_n_0 ),
        .Q(\COUNT_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1__1_n_0 ),
        .D(\COUNT[1]_i_1__3_n_0 ),
        .Q(\COUNT_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1__1_n_0 ),
        .D(\COUNT[2]_i_1__2_n_0 ),
        .Q(\COUNT_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1__1_n_0 ),
        .D(\COUNT[3]_i_1__1_n_0 ),
        .Q(\COUNT_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1__1_n_0 ),
        .D(\COUNT[4]_i_1__1_n_0 ),
        .Q(\COUNT_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1__1_n_0 ),
        .D(\COUNT[5]_i_1__1_n_0 ),
        .Q(\COUNT_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1__1_n_0 ),
        .D(\COUNT[6]_i_1__1_n_0 ),
        .Q(\COUNT_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1__1_n_0 ),
        .D(\COUNT[7]_i_2__1_n_0 ),
        .Q(\COUNT_reg_n_0_[7] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    OUT_BIT_i_10__1
       (.I0(\COUNT_reg_n_0_[0] ),
        .I1(\COUNT_reg_n_0_[1] ),
        .O(OUT_BIT_i_10__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    OUT_BIT_i_1__1
       (.I0(p_0_in),
        .O(OUT_BIT_i_1__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    OUT_BIT_i_3__1
       (.I0(\COUNT_reg_n_0_[6] ),
        .I1(\COUNT_reg_n_0_[7] ),
        .O(OUT_BIT_i_3__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    OUT_BIT_i_4__1
       (.I0(\COUNT_reg_n_0_[4] ),
        .I1(\COUNT_reg_n_0_[5] ),
        .O(OUT_BIT_i_4__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    OUT_BIT_i_5__1
       (.I0(\COUNT_reg_n_0_[2] ),
        .I1(\COUNT_reg_n_0_[3] ),
        .O(OUT_BIT_i_5__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    OUT_BIT_i_6__1
       (.I0(\COUNT_reg_n_0_[0] ),
        .I1(\COUNT_reg_n_0_[1] ),
        .O(OUT_BIT_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    OUT_BIT_i_7__1
       (.I0(\COUNT_reg_n_0_[6] ),
        .I1(\COUNT_reg_n_0_[7] ),
        .O(OUT_BIT_i_7__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    OUT_BIT_i_8__1
       (.I0(\COUNT_reg_n_0_[4] ),
        .I1(\COUNT_reg_n_0_[5] ),
        .O(OUT_BIT_i_8__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    OUT_BIT_i_9__1
       (.I0(\COUNT_reg_n_0_[2] ),
        .I1(\COUNT_reg_n_0_[3] ),
        .O(OUT_BIT_i_9__1_n_0));
  FDRE OUT_BIT_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(OUT_BIT_i_1__1_n_0),
        .Q(LED_B_PWM_OBUF),
        .R(1'b0));
  CARRY4 OUT_BIT_reg_i_2__1
       (.CI(1'b0),
        .CO({p_0_in,NLW_OUT_BIT_reg_i_2__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI({OUT_BIT_i_3__1_n_0,OUT_BIT_i_4__1_n_0,OUT_BIT_i_5__1_n_0,OUT_BIT_i_6__1_n_0}),
        .O(NLW_OUT_BIT_reg_i_2__1_O_UNCONNECTED[3:0]),
        .S({OUT_BIT_i_7__1_n_0,OUT_BIT_i_8__1_n_0,OUT_BIT_i_9__1_n_0,OUT_BIT_i_10__1_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \TIMER[0]_i_1__2 
       (.I0(\TIMER_reg_n_0_[0] ),
        .O(TIMER[0]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \TIMER[1]_i_1__1 
       (.I0(\TIMER_reg_n_0_[1] ),
        .I1(\TIMER_reg_n_0_[0] ),
        .O(TIMER[1]));
  LUT3 #(
    .INIT(8'hA9)) 
    \TIMER[2]_i_1__2 
       (.I0(\TIMER_reg_n_0_[2] ),
        .I1(\TIMER_reg_n_0_[0] ),
        .I2(\TIMER_reg_n_0_[1] ),
        .O(TIMER[2]));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F00E)) 
    \TIMER[3]_i_1__1 
       (.I0(\TIMER[4]_i_2__1_n_0 ),
        .I1(\TIMER_reg_n_0_[4] ),
        .I2(\TIMER_reg_n_0_[3] ),
        .I3(\TIMER_reg_n_0_[1] ),
        .I4(\TIMER_reg_n_0_[0] ),
        .I5(\TIMER_reg_n_0_[2] ),
        .O(TIMER[3]));
  LUT6 #(
    .INIT(64'hFFFE0001FFFE0000)) 
    \TIMER[4]_i_1__1 
       (.I0(\TIMER_reg_n_0_[3] ),
        .I1(\TIMER_reg_n_0_[1] ),
        .I2(\TIMER_reg_n_0_[0] ),
        .I3(\TIMER_reg_n_0_[2] ),
        .I4(\TIMER_reg_n_0_[4] ),
        .I5(\TIMER[4]_i_2__1_n_0 ),
        .O(TIMER[4]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \TIMER[4]_i_2__1 
       (.I0(\TIMER_reg_n_0_[8] ),
        .I1(\TIMER_reg_n_0_[6] ),
        .I2(\TIMER_reg_n_0_[5] ),
        .I3(\TIMER_reg_n_0_[7] ),
        .I4(\TIMER_reg_n_0_[9] ),
        .O(\TIMER[4]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \TIMER[5]_i_1__1 
       (.I0(\TIMER_reg_n_0_[5] ),
        .I1(\TIMER_reg_n_0_[3] ),
        .I2(\TIMER_reg_n_0_[1] ),
        .I3(\TIMER_reg_n_0_[0] ),
        .I4(\TIMER_reg_n_0_[2] ),
        .I5(\TIMER_reg_n_0_[4] ),
        .O(TIMER[5]));
  LUT3 #(
    .INIT(8'hE1)) 
    \TIMER[6]_i_1__2 
       (.I0(\TIMER[9]_i_2__1_n_0 ),
        .I1(\TIMER_reg_n_0_[5] ),
        .I2(\TIMER_reg_n_0_[6] ),
        .O(TIMER[6]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \TIMER[7]_i_1__2 
       (.I0(\TIMER[9]_i_2__1_n_0 ),
        .I1(\TIMER_reg_n_0_[6] ),
        .I2(\TIMER_reg_n_0_[5] ),
        .I3(\TIMER_reg_n_0_[7] ),
        .O(TIMER[7]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \TIMER[8]_i_1__2 
       (.I0(\TIMER[9]_i_2__1_n_0 ),
        .I1(\TIMER_reg_n_0_[7] ),
        .I2(\TIMER_reg_n_0_[5] ),
        .I3(\TIMER_reg_n_0_[6] ),
        .I4(\TIMER_reg_n_0_[8] ),
        .O(TIMER[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \TIMER[9]_i_1__1 
       (.I0(\TIMER[9]_i_2__1_n_0 ),
        .I1(\TIMER_reg_n_0_[8] ),
        .I2(\TIMER_reg_n_0_[6] ),
        .I3(\TIMER_reg_n_0_[5] ),
        .I4(\TIMER_reg_n_0_[7] ),
        .I5(\TIMER_reg_n_0_[9] ),
        .O(TIMER[9]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \TIMER[9]_i_2__1 
       (.I0(\TIMER_reg_n_0_[3] ),
        .I1(\TIMER_reg_n_0_[1] ),
        .I2(\TIMER_reg_n_0_[0] ),
        .I3(\TIMER_reg_n_0_[2] ),
        .I4(\TIMER_reg_n_0_[4] ),
        .O(\TIMER[9]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[0]),
        .Q(\TIMER_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[1]),
        .Q(\TIMER_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[2]),
        .Q(\TIMER_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TIMER_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[3]),
        .Q(\TIMER_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TIMER_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[4]),
        .Q(\TIMER_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[5]),
        .Q(\TIMER_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[6]),
        .Q(\TIMER_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[7]),
        .Q(\TIMER_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[8]),
        .Q(\TIMER_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[9]),
        .Q(\TIMER_reg_n_0_[9] ),
        .R(1'b0));
endmodule

module RAM32M_UNIQ_BASE_
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD10
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD11
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD12
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD13
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD14
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD15
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD16
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD17
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD18
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD19
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD20
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD21
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD22
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD23
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD24
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD25
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD26
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD27
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD28
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD29
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD30
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD31
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD32
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD33
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD34
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD35
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD36
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD37
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD38
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD39
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD4
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD40
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD41
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD42
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD5
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD6
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD7
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD8
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD9
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM64M_UNIQ_BASE_
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD100
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD101
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD102
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD103
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD104
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD105
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD106
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD107
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD108
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD109
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD110
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD111
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD112
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD113
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD114
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD115
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD116
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD117
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD118
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD119
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD120
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD121
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD122
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD123
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD124
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD125
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD126
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD127
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD128
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD129
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD130
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD131
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD132
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD133
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD134
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD135
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD136
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD137
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD138
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD139
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD140
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD141
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD142
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD143
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD144
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD145
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD146
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD147
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD148
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD149
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD150
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD151
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD152
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD153
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD154
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD155
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD156
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD157
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD158
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD159
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD160
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD161
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD162
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD163
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD164
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD165
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD166
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD167
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD168
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD169
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD170
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD171
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD172
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD173
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD174
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD175
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD176
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD177
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD178
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD179
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD180
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD181
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD182
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD183
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD184
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD185
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD186
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD187
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD188
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD189
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD190
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD191
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD192
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD193
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD194
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD195
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD196
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD197
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD198
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD199
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD200
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD201
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD43
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD44
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD45
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD46
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD47
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD48
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD49
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD50
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD51
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD52
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD53
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD54
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD55
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD56
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD57
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD58
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD59
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD60
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD61
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD62
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD63
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD64
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD65
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD66
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD67
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD68
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD69
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD70
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD71
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD72
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD73
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD74
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD75
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD76
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD77
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD78
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD79
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD80
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD81
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD82
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD83
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD84
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD85
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD86
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD87
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD88
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD89
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD90
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD91
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD92
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD93
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD94
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD95
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD96
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD97
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD98
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD99
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_UNIQ_BASE_
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD202
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD203
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD204
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD205
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD206
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD207
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD208
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD209
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD210
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD211
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD212
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD213
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD214
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD215
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD216
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD217
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD218
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD219
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD220
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD221
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD222
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD223
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD224
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD225
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD226
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD227
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD228
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD229
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD230
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD231
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD232
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module SERIAL_INPUT
   (OUT1,
    OUT1_STB,
    INTERNAL_RST_reg,
    ETH_CLK_OBUF,
    OUT1_ACK,
    RX);
  output [7:0]OUT1;
  output OUT1_STB;
  input INTERNAL_RST_reg;
  input ETH_CLK_OBUF;
  input OUT1_ACK;
  input RX;

  wire [11:0]BAUD_COUNT;
  wire \BAUD_COUNT[11]_i_2_n_0 ;
  wire \BAUD_COUNT[11]_i_3_n_0 ;
  wire \BAUD_COUNT[11]_i_5_n_0 ;
  wire \BAUD_COUNT_reg[4]_i_2__0_n_0 ;
  wire \BAUD_COUNT_reg[8]_i_2__0_n_0 ;
  wire \BAUD_COUNT_reg_n_0_[0] ;
  wire \BAUD_COUNT_reg_n_0_[10] ;
  wire \BAUD_COUNT_reg_n_0_[11] ;
  wire \BAUD_COUNT_reg_n_0_[1] ;
  wire \BAUD_COUNT_reg_n_0_[2] ;
  wire \BAUD_COUNT_reg_n_0_[3] ;
  wire \BAUD_COUNT_reg_n_0_[4] ;
  wire \BAUD_COUNT_reg_n_0_[5] ;
  wire \BAUD_COUNT_reg_n_0_[6] ;
  wire \BAUD_COUNT_reg_n_0_[7] ;
  wire \BAUD_COUNT_reg_n_0_[8] ;
  wire \BAUD_COUNT_reg_n_0_[9] ;
  wire \BIT_SPACING[0]_i_1_n_0 ;
  wire \BIT_SPACING[0]_i_2_n_0 ;
  wire \BIT_SPACING[1]_i_1_n_0 ;
  wire \BIT_SPACING[2]_i_1_n_0 ;
  wire \BIT_SPACING[2]_i_2_n_0 ;
  wire \BIT_SPACING[2]_i_3_n_0 ;
  wire \BIT_SPACING[3]_i_1_n_0 ;
  wire \BIT_SPACING[3]_i_2_n_0 ;
  wire \BIT_SPACING[3]_i_3_n_0 ;
  wire \BIT_SPACING[3]_i_4_n_0 ;
  wire \BIT_SPACING[3]_i_5_n_0 ;
  wire \BIT_SPACING_reg_n_0_[0] ;
  wire \BIT_SPACING_reg_n_0_[1] ;
  wire \BIT_SPACING_reg_n_0_[2] ;
  wire \BIT_SPACING_reg_n_0_[3] ;
  wire \COUNT[0]_i_1_n_0 ;
  wire \COUNT[1]_i_1_n_0 ;
  wire \COUNT_reg_n_0_[0] ;
  wire \COUNT_reg_n_0_[1] ;
  wire ETH_CLK_OBUF;
  wire \FSM_sequential_STATE[0]_i_1__0_n_0 ;
  wire \FSM_sequential_STATE[1]_i_1__0_n_0 ;
  wire \FSM_sequential_STATE[2]_i_1__0_n_0 ;
  wire \FSM_sequential_STATE[3]_i_1__0_n_0 ;
  wire \FSM_sequential_STATE[3]_i_2__0_n_0 ;
  wire \FSM_sequential_STATE[3]_i_3__0_n_0 ;
  wire \FSM_sequential_STATE[3]_i_4_n_0 ;
  wire \FSM_sequential_STATE[3]_i_5_n_0 ;
  wire \FSM_sequential_STATE[3]_i_6_n_0 ;
  wire \FSM_sequential_STATE[3]_i_7_n_0 ;
  wire INTERNAL_RST_reg;
  wire INT_SERIAL_i_1_n_0;
  wire INT_SERIAL_reg_n_0;
  wire [7:0]OUT1;
  wire \OUT1[0]_i_1_n_0 ;
  wire \OUT1[1]_i_1_n_0 ;
  wire \OUT1[2]_i_1_n_0 ;
  wire \OUT1[3]_i_1_n_0 ;
  wire \OUT1[3]_i_2_n_0 ;
  wire \OUT1[4]_i_1_n_0 ;
  wire \OUT1[4]_i_2_n_0 ;
  wire \OUT1[5]_i_1_n_0 ;
  wire \OUT1[5]_i_2_n_0 ;
  wire \OUT1[6]_i_1_n_0 ;
  wire \OUT1[7]_i_1_n_0 ;
  wire OUT1_ACK;
  wire OUT1_STB;
  wire OUT1_STB_i_1_n_0;
  wire OUT1_STB_i_2_n_0;
  wire RX;
  (* RTL_KEEP = "yes" *) wire [3:0]STATE;
  wire X16CLK_EN7_out;
  wire X16CLK_EN_reg_n_0;
  wire [11:1]data0;
  wire p_0_in;
  wire p_0_in3_in;
  wire [1:1]p_0_in__0;
  wire [3:0]\NLW_BAUD_COUNT_reg[11]_i_4__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_BAUD_COUNT_reg[11]_i_4__0_O_UNCONNECTED ;
  wire [2:0]\NLW_BAUD_COUNT_reg[4]_i_2__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_BAUD_COUNT_reg[8]_i_2__0_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \BAUD_COUNT[0]_i_1__0 
       (.I0(\BAUD_COUNT[11]_i_2_n_0 ),
        .I1(\BAUD_COUNT[11]_i_3_n_0 ),
        .I2(\BAUD_COUNT_reg_n_0_[0] ),
        .O(BAUD_COUNT[0]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \BAUD_COUNT[10]_i_1 
       (.I0(\BAUD_COUNT[11]_i_2_n_0 ),
        .I1(\BAUD_COUNT[11]_i_3_n_0 ),
        .I2(data0[10]),
        .O(BAUD_COUNT[10]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \BAUD_COUNT[11]_i_1 
       (.I0(\BAUD_COUNT[11]_i_2_n_0 ),
        .I1(\BAUD_COUNT[11]_i_3_n_0 ),
        .I2(data0[11]),
        .O(BAUD_COUNT[11]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \BAUD_COUNT[11]_i_2 
       (.I0(\BAUD_COUNT_reg_n_0_[10] ),
        .I1(\BAUD_COUNT_reg_n_0_[11] ),
        .I2(\BAUD_COUNT_reg_n_0_[9] ),
        .I3(\BAUD_COUNT_reg_n_0_[8] ),
        .I4(\BAUD_COUNT_reg_n_0_[7] ),
        .O(\BAUD_COUNT[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0707FF07)) 
    \BAUD_COUNT[11]_i_3 
       (.I0(\BAUD_COUNT_reg_n_0_[4] ),
        .I1(\BAUD_COUNT_reg_n_0_[3] ),
        .I2(\BAUD_COUNT_reg_n_0_[5] ),
        .I3(\BAUD_COUNT_reg_n_0_[6] ),
        .I4(\BAUD_COUNT_reg_n_0_[7] ),
        .I5(\BAUD_COUNT[11]_i_5_n_0 ),
        .O(\BAUD_COUNT[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
    \BAUD_COUNT[11]_i_5 
       (.I0(\BAUD_COUNT_reg_n_0_[4] ),
        .I1(\BAUD_COUNT_reg_n_0_[8] ),
        .I2(\BAUD_COUNT_reg_n_0_[5] ),
        .I3(\BAUD_COUNT_reg_n_0_[2] ),
        .I4(\BAUD_COUNT_reg_n_0_[0] ),
        .I5(\BAUD_COUNT_reg_n_0_[1] ),
        .O(\BAUD_COUNT[11]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \BAUD_COUNT[1]_i_1 
       (.I0(\BAUD_COUNT[11]_i_2_n_0 ),
        .I1(\BAUD_COUNT[11]_i_3_n_0 ),
        .I2(data0[1]),
        .O(BAUD_COUNT[1]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \BAUD_COUNT[2]_i_1 
       (.I0(\BAUD_COUNT[11]_i_2_n_0 ),
        .I1(\BAUD_COUNT[11]_i_3_n_0 ),
        .I2(data0[2]),
        .O(BAUD_COUNT[2]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \BAUD_COUNT[3]_i_1 
       (.I0(\BAUD_COUNT[11]_i_2_n_0 ),
        .I1(\BAUD_COUNT[11]_i_3_n_0 ),
        .I2(data0[3]),
        .O(BAUD_COUNT[3]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \BAUD_COUNT[4]_i_1 
       (.I0(\BAUD_COUNT[11]_i_2_n_0 ),
        .I1(\BAUD_COUNT[11]_i_3_n_0 ),
        .I2(data0[4]),
        .O(BAUD_COUNT[4]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \BAUD_COUNT[5]_i_1 
       (.I0(\BAUD_COUNT[11]_i_2_n_0 ),
        .I1(\BAUD_COUNT[11]_i_3_n_0 ),
        .I2(data0[5]),
        .O(BAUD_COUNT[5]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \BAUD_COUNT[6]_i_1 
       (.I0(\BAUD_COUNT[11]_i_2_n_0 ),
        .I1(\BAUD_COUNT[11]_i_3_n_0 ),
        .I2(data0[6]),
        .O(BAUD_COUNT[6]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \BAUD_COUNT[7]_i_1 
       (.I0(\BAUD_COUNT[11]_i_2_n_0 ),
        .I1(\BAUD_COUNT[11]_i_3_n_0 ),
        .I2(data0[7]),
        .O(BAUD_COUNT[7]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \BAUD_COUNT[8]_i_1 
       (.I0(\BAUD_COUNT[11]_i_2_n_0 ),
        .I1(\BAUD_COUNT[11]_i_3_n_0 ),
        .I2(data0[8]),
        .O(BAUD_COUNT[8]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \BAUD_COUNT[9]_i_1 
       (.I0(\BAUD_COUNT[11]_i_2_n_0 ),
        .I1(\BAUD_COUNT[11]_i_3_n_0 ),
        .I2(data0[9]),
        .O(BAUD_COUNT[9]));
  FDRE \BAUD_COUNT_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BAUD_COUNT[0]),
        .Q(\BAUD_COUNT_reg_n_0_[0] ),
        .R(INTERNAL_RST_reg));
  FDRE \BAUD_COUNT_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BAUD_COUNT[10]),
        .Q(\BAUD_COUNT_reg_n_0_[10] ),
        .R(INTERNAL_RST_reg));
  FDRE \BAUD_COUNT_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BAUD_COUNT[11]),
        .Q(\BAUD_COUNT_reg_n_0_[11] ),
        .R(INTERNAL_RST_reg));
  CARRY4 \BAUD_COUNT_reg[11]_i_4__0 
       (.CI(\BAUD_COUNT_reg[8]_i_2__0_n_0 ),
        .CO(\NLW_BAUD_COUNT_reg[11]_i_4__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_BAUD_COUNT_reg[11]_i_4__0_O_UNCONNECTED [3],data0[11:9]}),
        .S({1'b0,\BAUD_COUNT_reg_n_0_[11] ,\BAUD_COUNT_reg_n_0_[10] ,\BAUD_COUNT_reg_n_0_[9] }));
  FDRE \BAUD_COUNT_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BAUD_COUNT[1]),
        .Q(\BAUD_COUNT_reg_n_0_[1] ),
        .R(INTERNAL_RST_reg));
  FDRE \BAUD_COUNT_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BAUD_COUNT[2]),
        .Q(\BAUD_COUNT_reg_n_0_[2] ),
        .R(INTERNAL_RST_reg));
  FDRE \BAUD_COUNT_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BAUD_COUNT[3]),
        .Q(\BAUD_COUNT_reg_n_0_[3] ),
        .R(INTERNAL_RST_reg));
  FDRE \BAUD_COUNT_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BAUD_COUNT[4]),
        .Q(\BAUD_COUNT_reg_n_0_[4] ),
        .R(INTERNAL_RST_reg));
  CARRY4 \BAUD_COUNT_reg[4]_i_2__0 
       (.CI(1'b0),
        .CO({\BAUD_COUNT_reg[4]_i_2__0_n_0 ,\NLW_BAUD_COUNT_reg[4]_i_2__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(\BAUD_COUNT_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[4:1]),
        .S({\BAUD_COUNT_reg_n_0_[4] ,\BAUD_COUNT_reg_n_0_[3] ,\BAUD_COUNT_reg_n_0_[2] ,\BAUD_COUNT_reg_n_0_[1] }));
  FDRE \BAUD_COUNT_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BAUD_COUNT[5]),
        .Q(\BAUD_COUNT_reg_n_0_[5] ),
        .R(INTERNAL_RST_reg));
  FDRE \BAUD_COUNT_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BAUD_COUNT[6]),
        .Q(\BAUD_COUNT_reg_n_0_[6] ),
        .R(INTERNAL_RST_reg));
  FDRE \BAUD_COUNT_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BAUD_COUNT[7]),
        .Q(\BAUD_COUNT_reg_n_0_[7] ),
        .R(INTERNAL_RST_reg));
  FDRE \BAUD_COUNT_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BAUD_COUNT[8]),
        .Q(\BAUD_COUNT_reg_n_0_[8] ),
        .R(INTERNAL_RST_reg));
  CARRY4 \BAUD_COUNT_reg[8]_i_2__0 
       (.CI(\BAUD_COUNT_reg[4]_i_2__0_n_0 ),
        .CO({\BAUD_COUNT_reg[8]_i_2__0_n_0 ,\NLW_BAUD_COUNT_reg[8]_i_2__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[8:5]),
        .S({\BAUD_COUNT_reg_n_0_[8] ,\BAUD_COUNT_reg_n_0_[7] ,\BAUD_COUNT_reg_n_0_[6] ,\BAUD_COUNT_reg_n_0_[5] }));
  FDRE \BAUD_COUNT_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BAUD_COUNT[9]),
        .Q(\BAUD_COUNT_reg_n_0_[9] ),
        .R(INTERNAL_RST_reg));
  LUT6 #(
    .INIT(64'h3222332232223222)) 
    \BIT_SPACING[0]_i_1 
       (.I0(\FSM_sequential_STATE[3]_i_4_n_0 ),
        .I1(\BIT_SPACING_reg_n_0_[0] ),
        .I2(\BIT_SPACING[3]_i_4_n_0 ),
        .I3(\BIT_SPACING[0]_i_2_n_0 ),
        .I4(p_0_in),
        .I5(\FSM_sequential_STATE[3]_i_6_n_0 ),
        .O(\BIT_SPACING[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \BIT_SPACING[0]_i_2 
       (.I0(\BIT_SPACING_reg_n_0_[3] ),
        .I1(\BIT_SPACING_reg_n_0_[2] ),
        .I2(\BIT_SPACING_reg_n_0_[0] ),
        .I3(\BIT_SPACING_reg_n_0_[1] ),
        .O(\BIT_SPACING[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6660666666606660)) 
    \BIT_SPACING[1]_i_1 
       (.I0(\BIT_SPACING_reg_n_0_[1] ),
        .I1(\BIT_SPACING_reg_n_0_[0] ),
        .I2(\FSM_sequential_STATE[3]_i_4_n_0 ),
        .I3(\BIT_SPACING[3]_i_4_n_0 ),
        .I4(p_0_in),
        .I5(\FSM_sequential_STATE[3]_i_6_n_0 ),
        .O(\BIT_SPACING[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888FF88F888F888)) 
    \BIT_SPACING[2]_i_1 
       (.I0(\FSM_sequential_STATE[3]_i_4_n_0 ),
        .I1(\BIT_SPACING[2]_i_2_n_0 ),
        .I2(\BIT_SPACING[3]_i_4_n_0 ),
        .I3(\BIT_SPACING[2]_i_3_n_0 ),
        .I4(p_0_in),
        .I5(\FSM_sequential_STATE[3]_i_6_n_0 ),
        .O(\BIT_SPACING[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h6C)) 
    \BIT_SPACING[2]_i_2 
       (.I0(\BIT_SPACING_reg_n_0_[1] ),
        .I1(\BIT_SPACING_reg_n_0_[2] ),
        .I2(\BIT_SPACING_reg_n_0_[0] ),
        .O(\BIT_SPACING[2]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \BIT_SPACING[2]_i_3 
       (.I0(\BIT_SPACING_reg_n_0_[1] ),
        .I1(\BIT_SPACING_reg_n_0_[0] ),
        .I2(\BIT_SPACING_reg_n_0_[2] ),
        .O(\BIT_SPACING[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55FF0001)) 
    \BIT_SPACING[3]_i_1 
       (.I0(STATE[3]),
        .I1(STATE[0]),
        .I2(STATE[1]),
        .I3(STATE[2]),
        .I4(X16CLK_EN_reg_n_0),
        .O(\BIT_SPACING[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888FF88F888F888)) 
    \BIT_SPACING[3]_i_2 
       (.I0(\FSM_sequential_STATE[3]_i_4_n_0 ),
        .I1(\BIT_SPACING[3]_i_3_n_0 ),
        .I2(\BIT_SPACING[3]_i_4_n_0 ),
        .I3(\BIT_SPACING[3]_i_5_n_0 ),
        .I4(p_0_in),
        .I5(\FSM_sequential_STATE[3]_i_6_n_0 ),
        .O(\BIT_SPACING[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h52F0F0F0)) 
    \BIT_SPACING[3]_i_3 
       (.I0(\BIT_SPACING_reg_n_0_[1] ),
        .I1(X16CLK_EN_reg_n_0),
        .I2(\BIT_SPACING_reg_n_0_[3] ),
        .I3(\BIT_SPACING_reg_n_0_[2] ),
        .I4(\BIT_SPACING_reg_n_0_[0] ),
        .O(\BIT_SPACING[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \BIT_SPACING[3]_i_4 
       (.I0(STATE[2]),
        .I1(STATE[3]),
        .I2(STATE[1]),
        .I3(STATE[0]),
        .O(\BIT_SPACING[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \BIT_SPACING[3]_i_5 
       (.I0(\BIT_SPACING_reg_n_0_[1] ),
        .I1(\BIT_SPACING_reg_n_0_[0] ),
        .I2(\BIT_SPACING_reg_n_0_[2] ),
        .I3(\BIT_SPACING_reg_n_0_[3] ),
        .O(\BIT_SPACING[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \BIT_SPACING[3]_i_6 
       (.I0(\BIT_SPACING_reg_n_0_[3] ),
        .I1(\BIT_SPACING_reg_n_0_[1] ),
        .I2(\BIT_SPACING_reg_n_0_[0] ),
        .I3(\BIT_SPACING_reg_n_0_[2] ),
        .I4(X16CLK_EN_reg_n_0),
        .O(p_0_in));
  FDRE \BIT_SPACING_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\BIT_SPACING[3]_i_1_n_0 ),
        .D(\BIT_SPACING[0]_i_1_n_0 ),
        .Q(\BIT_SPACING_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \BIT_SPACING_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\BIT_SPACING[3]_i_1_n_0 ),
        .D(\BIT_SPACING[1]_i_1_n_0 ),
        .Q(\BIT_SPACING_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \BIT_SPACING_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\BIT_SPACING[3]_i_1_n_0 ),
        .D(\BIT_SPACING[2]_i_1_n_0 ),
        .Q(\BIT_SPACING_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \BIT_SPACING_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\BIT_SPACING[3]_i_1_n_0 ),
        .D(\BIT_SPACING[3]_i_2_n_0 ),
        .Q(\BIT_SPACING_reg_n_0_[3] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8FE0)) 
    \COUNT[0]_i_1 
       (.I0(p_0_in3_in),
        .I1(\COUNT_reg_n_0_[1] ),
        .I2(X16CLK_EN_reg_n_0),
        .I3(\COUNT_reg_n_0_[0] ),
        .O(\COUNT[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hECC4)) 
    \COUNT[1]_i_1 
       (.I0(X16CLK_EN_reg_n_0),
        .I1(\COUNT_reg_n_0_[1] ),
        .I2(p_0_in3_in),
        .I3(\COUNT_reg_n_0_[0] ),
        .O(\COUNT[1]_i_1_n_0 ));
  FDRE \COUNT_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\COUNT[0]_i_1_n_0 ),
        .Q(\COUNT_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \COUNT_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\COUNT[1]_i_1_n_0 ),
        .Q(\COUNT_reg_n_0_[1] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h07)) 
    \FSM_sequential_STATE[0]_i_1__0 
       (.I0(STATE[2]),
        .I1(STATE[3]),
        .I2(STATE[0]),
        .O(\FSM_sequential_STATE[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h152A)) 
    \FSM_sequential_STATE[1]_i_1__0 
       (.I0(STATE[1]),
        .I1(STATE[2]),
        .I2(STATE[3]),
        .I3(STATE[0]),
        .O(\FSM_sequential_STATE[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h006A)) 
    \FSM_sequential_STATE[2]_i_1__0 
       (.I0(STATE[2]),
        .I1(STATE[1]),
        .I2(STATE[0]),
        .I3(STATE[3]),
        .O(\FSM_sequential_STATE[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFA8FF20)) 
    \FSM_sequential_STATE[3]_i_1__0 
       (.I0(\FSM_sequential_STATE[3]_i_3__0_n_0 ),
        .I1(\BIT_SPACING_reg_n_0_[3] ),
        .I2(\FSM_sequential_STATE[3]_i_4_n_0 ),
        .I3(\FSM_sequential_STATE[3]_i_5_n_0 ),
        .I4(\FSM_sequential_STATE[3]_i_6_n_0 ),
        .I5(\FSM_sequential_STATE[3]_i_7_n_0 ),
        .O(\FSM_sequential_STATE[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h1580)) 
    \FSM_sequential_STATE[3]_i_2__0 
       (.I0(STATE[2]),
        .I1(STATE[1]),
        .I2(STATE[0]),
        .I3(STATE[3]),
        .O(\FSM_sequential_STATE[3]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \FSM_sequential_STATE[3]_i_3__0 
       (.I0(X16CLK_EN_reg_n_0),
        .I1(\BIT_SPACING_reg_n_0_[2] ),
        .I2(\BIT_SPACING_reg_n_0_[0] ),
        .I3(\BIT_SPACING_reg_n_0_[1] ),
        .O(\FSM_sequential_STATE[3]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \FSM_sequential_STATE[3]_i_4 
       (.I0(STATE[3]),
        .I1(STATE[0]),
        .I2(STATE[2]),
        .I3(STATE[1]),
        .O(\FSM_sequential_STATE[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \FSM_sequential_STATE[3]_i_5 
       (.I0(STATE[1]),
        .I1(STATE[2]),
        .I2(X16CLK_EN_reg_n_0),
        .I3(INT_SERIAL_reg_n_0),
        .I4(STATE[3]),
        .I5(STATE[0]),
        .O(\FSM_sequential_STATE[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h337C)) 
    \FSM_sequential_STATE[3]_i_6 
       (.I0(STATE[0]),
        .I1(STATE[3]),
        .I2(STATE[1]),
        .I3(STATE[2]),
        .O(\FSM_sequential_STATE[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \FSM_sequential_STATE[3]_i_7 
       (.I0(STATE[0]),
        .I1(STATE[1]),
        .I2(STATE[3]),
        .I3(STATE[2]),
        .I4(OUT1_ACK),
        .O(\FSM_sequential_STATE[3]_i_7_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_STATE_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\FSM_sequential_STATE[3]_i_1__0_n_0 ),
        .D(\FSM_sequential_STATE[0]_i_1__0_n_0 ),
        .Q(STATE[0]),
        .R(INTERNAL_RST_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_STATE_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\FSM_sequential_STATE[3]_i_1__0_n_0 ),
        .D(\FSM_sequential_STATE[1]_i_1__0_n_0 ),
        .Q(STATE[1]),
        .R(INTERNAL_RST_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_STATE_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\FSM_sequential_STATE[3]_i_1__0_n_0 ),
        .D(\FSM_sequential_STATE[2]_i_1__0_n_0 ),
        .Q(STATE[2]),
        .R(INTERNAL_RST_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_STATE_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\FSM_sequential_STATE[3]_i_1__0_n_0 ),
        .D(\FSM_sequential_STATE[3]_i_2__0_n_0 ),
        .Q(STATE[3]),
        .R(INTERNAL_RST_reg));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'hEAAAA8AA)) 
    INT_SERIAL_i_1
       (.I0(INT_SERIAL_reg_n_0),
        .I1(\COUNT_reg_n_0_[1] ),
        .I2(\COUNT_reg_n_0_[0] ),
        .I3(X16CLK_EN_reg_n_0),
        .I4(p_0_in3_in),
        .O(INT_SERIAL_i_1_n_0));
  FDRE INT_SERIAL_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(INT_SERIAL_i_1_n_0),
        .Q(INT_SERIAL_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \OUT1[0]_i_1 
       (.I0(INT_SERIAL_reg_n_0),
        .I1(p_0_in),
        .I2(STATE[1]),
        .I3(STATE[2]),
        .I4(\OUT1[4]_i_2_n_0 ),
        .I5(OUT1[0]),
        .O(\OUT1[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF8FFFFFF08000000)) 
    \OUT1[1]_i_1 
       (.I0(INT_SERIAL_reg_n_0),
        .I1(\OUT1[3]_i_2_n_0 ),
        .I2(STATE[2]),
        .I3(p_0_in),
        .I4(\OUT1[5]_i_2_n_0 ),
        .I5(OUT1[1]),
        .O(\OUT1[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \OUT1[2]_i_1 
       (.I0(INT_SERIAL_reg_n_0),
        .I1(STATE[2]),
        .I2(\OUT1[4]_i_2_n_0 ),
        .I3(STATE[1]),
        .I4(p_0_in),
        .I5(OUT1[2]),
        .O(\OUT1[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \OUT1[3]_i_1 
       (.I0(INT_SERIAL_reg_n_0),
        .I1(STATE[2]),
        .I2(\OUT1[3]_i_2_n_0 ),
        .I3(STATE[1]),
        .I4(p_0_in),
        .I5(OUT1[3]),
        .O(\OUT1[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \OUT1[3]_i_2 
       (.I0(STATE[0]),
        .I1(STATE[3]),
        .O(\OUT1[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFFFFF80000000)) 
    \OUT1[4]_i_1 
       (.I0(INT_SERIAL_reg_n_0),
        .I1(p_0_in),
        .I2(STATE[1]),
        .I3(STATE[2]),
        .I4(\OUT1[4]_i_2_n_0 ),
        .I5(OUT1[4]),
        .O(\OUT1[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \OUT1[4]_i_2 
       (.I0(STATE[0]),
        .I1(STATE[3]),
        .O(\OUT1[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \OUT1[5]_i_1 
       (.I0(INT_SERIAL_reg_n_0),
        .I1(STATE[2]),
        .I2(p_0_in),
        .I3(\OUT1[5]_i_2_n_0 ),
        .I4(OUT1[5]),
        .O(\OUT1[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \OUT1[5]_i_2 
       (.I0(STATE[1]),
        .I1(STATE[0]),
        .I2(STATE[3]),
        .O(\OUT1[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \OUT1[6]_i_1 
       (.I0(INT_SERIAL_reg_n_0),
        .I1(STATE[0]),
        .I2(STATE[3]),
        .I3(STATE[1]),
        .I4(p_0_in),
        .I5(OUT1[6]),
        .O(\OUT1[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \OUT1[7]_i_1 
       (.I0(INT_SERIAL_reg_n_0),
        .I1(STATE[3]),
        .I2(STATE[0]),
        .I3(STATE[1]),
        .I4(p_0_in),
        .I5(OUT1[7]),
        .O(\OUT1[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h10FF1000)) 
    OUT1_STB_i_1
       (.I0(STATE[2]),
        .I1(STATE[0]),
        .I2(p_0_in),
        .I3(OUT1_STB_i_2_n_0),
        .I4(OUT1_STB),
        .O(OUT1_STB_i_1_n_0));
  LUT6 #(
    .INIT(64'h080C000008000000)) 
    OUT1_STB_i_2
       (.I0(OUT1_ACK),
        .I1(STATE[3]),
        .I2(STATE[2]),
        .I3(STATE[0]),
        .I4(STATE[1]),
        .I5(p_0_in),
        .O(OUT1_STB_i_2_n_0));
  FDRE OUT1_STB_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(OUT1_STB_i_1_n_0),
        .Q(OUT1_STB),
        .R(INTERNAL_RST_reg));
  FDRE \OUT1_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\OUT1[0]_i_1_n_0 ),
        .Q(OUT1[0]),
        .R(1'b0));
  FDRE \OUT1_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\OUT1[1]_i_1_n_0 ),
        .Q(OUT1[1]),
        .R(1'b0));
  FDRE \OUT1_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\OUT1[2]_i_1_n_0 ),
        .Q(OUT1[2]),
        .R(1'b0));
  FDRE \OUT1_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\OUT1[3]_i_1_n_0 ),
        .Q(OUT1[3]),
        .R(1'b0));
  FDRE \OUT1_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\OUT1[4]_i_1_n_0 ),
        .Q(OUT1[4]),
        .R(1'b0));
  FDRE \OUT1_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\OUT1[5]_i_1_n_0 ),
        .Q(OUT1[5]),
        .R(1'b0));
  FDRE \OUT1_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\OUT1[6]_i_1_n_0 ),
        .Q(OUT1[6]),
        .R(1'b0));
  FDRE \OUT1_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\OUT1[7]_i_1_n_0 ),
        .Q(OUT1[7]),
        .R(1'b0));
  FDSE \SERIAL_DEGLITCH_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(RX),
        .Q(p_0_in__0),
        .S(INTERNAL_RST_reg));
  FDSE \SERIAL_DEGLITCH_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(p_0_in__0),
        .Q(p_0_in3_in),
        .S(INTERNAL_RST_reg));
  LUT3 #(
    .INIT(8'h01)) 
    X16CLK_EN_i_1
       (.I0(INTERNAL_RST_reg),
        .I1(\BAUD_COUNT[11]_i_2_n_0 ),
        .I2(\BAUD_COUNT[11]_i_3_n_0 ),
        .O(X16CLK_EN7_out));
  FDRE X16CLK_EN_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(X16CLK_EN7_out),
        .Q(X16CLK_EN_reg_n_0),
        .R(1'b0));
endmodule

module VIDEO_TIME_GEN
   (\PIXCOL_DEL_reg[0] ,
    \PIXCOL_DEL_reg[1] ,
    \PIXCOL_DEL_reg[2] ,
    ADDRBWRADDR,
    \PIXROW_DEL_reg[0] ,
    \PIXROW_DEL_reg[1] ,
    D,
    HSYNCH_DEL_reg,
    VSYNCH_DEL_reg,
    BLANK,
    ETH_CLK_OBUF,
    INTERNAL_RST_reg);
  output \PIXCOL_DEL_reg[0] ;
  output \PIXCOL_DEL_reg[1] ;
  output \PIXCOL_DEL_reg[2] ;
  output [12:0]ADDRBWRADDR;
  output \PIXROW_DEL_reg[0] ;
  output \PIXROW_DEL_reg[1] ;
  output [0:0]D;
  output HSYNCH_DEL_reg;
  output VSYNCH_DEL_reg;
  output BLANK;
  input ETH_CLK_OBUF;
  input INTERNAL_RST_reg;

  wire [12:0]ADDRBWRADDR;
  wire BLANK;
  wire \COL_ADDRESS[0]_i_1_n_0 ;
  wire \COL_ADDRESS[1]_i_1_n_0 ;
  wire \COL_ADDRESS[2]_i_1_n_0 ;
  wire \COL_ADDRESS[3]_i_1_n_0 ;
  wire \COL_ADDRESS[4]_i_1_n_0 ;
  wire \COL_ADDRESS[5]_i_1_n_0 ;
  wire \COL_ADDRESS[6]_i_1_n_0 ;
  wire \COL_ADDRESS[6]_i_2_n_0 ;
  wire \COL_ADDRESS[6]_i_3_n_0 ;
  wire \COL_ADDRESS_reg_n_0_[1] ;
  wire \COL_ADDRESS_reg_n_0_[2] ;
  wire \COL_ADDRESS_reg_n_0_[3] ;
  wire \COL_ADDRESS_reg_n_0_[4] ;
  wire \COL_ADDRESS_reg_n_0_[5] ;
  wire \COL_ADDRESS_reg_n_0_[6] ;
  wire [0:0]D;
  wire ETH_CLK_OBUF;
  wire HBLANK_i_1_n_0;
  wire HBLANK_i_2_n_0;
  wire HBLANK_i_3_n_0;
  wire HBLANK_i_4_n_0;
  wire HBLANK_i_5_n_0;
  wire HBLANK_i_6_n_0;
  wire HBLANK_reg_n_0;
  wire HSYNCH_DEL_reg;
  wire [10:0]HTIMER;
  wire \HTIMER[0]_i_2_n_0 ;
  wire \HTIMER[0]_i_3_n_0 ;
  wire \HTIMER[10]_i_2_n_0 ;
  wire \HTIMER[10]_i_3_n_0 ;
  wire \HTIMER[10]_i_4_n_0 ;
  wire \HTIMER[2]_i_1_n_0 ;
  wire \HTIMER[4]_i_2_n_0 ;
  wire \HTIMER[5]_i_1_n_0 ;
  wire \HTIMER[6]_i_1_n_0 ;
  wire \HTIMER[9]_i_2_n_0 ;
  wire INTERNAL_RST_reg;
  wire INTHSYNCH_i_1_n_0;
  wire INTVSYNCH2_out;
  wire INTVSYNCH_i_1_n_0;
  wire INTVSYNCH_i_3_n_0;
  wire MEMORY_reg_0_i_11_n_0;
  wire MEMORY_reg_0_i_12_n_0;
  wire MEMORY_reg_0_i_13_n_0;
  wire MEMORY_reg_0_i_14_n_0;
  wire MEMORY_reg_0_i_15_n_0;
  wire MEMORY_reg_0_i_16_n_0;
  wire MEMORY_reg_0_i_2_n_0;
  wire MEMORY_reg_0_i_3_n_0;
  wire \PIXCOL_DEL_reg[0] ;
  wire \PIXCOL_DEL_reg[1] ;
  wire \PIXCOL_DEL_reg[2] ;
  wire \PIXROW_DEL_reg[0] ;
  wire \PIXROW_DEL_reg[1] ;
  wire \PIX_COL_ADDRESS[0]_i_1_n_0 ;
  wire \PIX_COL_ADDRESS[1]_i_1_n_0 ;
  wire \PIX_COL_ADDRESS[2]_i_1_n_0 ;
  wire \PIX_ROW_ADDRESS[0]_i_1_n_0 ;
  wire \PIX_ROW_ADDRESS[1]_i_1_n_0 ;
  wire \PIX_ROW_ADDRESS[2]_i_1_n_0 ;
  wire \PIX_ROW_ADDRESS[2]_i_2_n_0 ;
  wire \PIX_ROW_ADDRESS[2]_i_3_n_0 ;
  wire [12:1]ROW_ADDRESS;
  wire \ROW_ADDRESS[12]_i_1_n_0 ;
  wire \ROW_ADDRESS[12]_i_3_n_0 ;
  wire \ROW_ADDRESS[12]_i_4_n_0 ;
  wire \ROW_ADDRESS[4]_i_5_n_0 ;
  wire \ROW_ADDRESS[8]_i_5_n_0 ;
  wire \ROW_ADDRESS[8]_i_6_n_0 ;
  wire [12:1]ROW_ADDRESS_0;
  wire \ROW_ADDRESS_reg[12]_i_5_n_4 ;
  wire \ROW_ADDRESS_reg[12]_i_5_n_5 ;
  wire \ROW_ADDRESS_reg[12]_i_5_n_6 ;
  wire \ROW_ADDRESS_reg[12]_i_5_n_7 ;
  wire \ROW_ADDRESS_reg[4]_i_2_n_0 ;
  wire \ROW_ADDRESS_reg[4]_i_2_n_4 ;
  wire \ROW_ADDRESS_reg[4]_i_2_n_5 ;
  wire \ROW_ADDRESS_reg[4]_i_2_n_6 ;
  wire \ROW_ADDRESS_reg[4]_i_2_n_7 ;
  wire \ROW_ADDRESS_reg[8]_i_2_n_0 ;
  wire \ROW_ADDRESS_reg[8]_i_2_n_4 ;
  wire \ROW_ADDRESS_reg[8]_i_2_n_5 ;
  wire \ROW_ADDRESS_reg[8]_i_2_n_6 ;
  wire \ROW_ADDRESS_reg[8]_i_2_n_7 ;
  wire VBLANK_i_1_n_0;
  wire VBLANK_i_2_n_0;
  wire VBLANK_i_3_n_0;
  wire VBLANK_i_4_n_0;
  wire VBLANK_i_5_n_0;
  wire VBLANK_i_6_n_0;
  wire VBLANK_i_7_n_0;
  wire VBLANK_reg_n_0;
  wire VSYNCH_DEL_reg;
  wire [9:0]VTIMER;
  wire \VTIMER[0]_i_1_n_0 ;
  wire \VTIMER[2]_i_2_n_0 ;
  wire \VTIMER[2]_i_3_n_0 ;
  wire \VTIMER[5]_i_1_n_0 ;
  wire \VTIMER[9]_i_2_n_0 ;
  wire \VTIMER[9]_i_3_n_0 ;
  wire \VTIMER[9]_i_4_n_0 ;
  wire \VTIMER[9]_i_5_n_0 ;
  wire [9:1]VTIMER_1;
  wire VTIMER_EN;
  wire VTIMER_EN_i_1_n_0;
  wire [10:0]sel0;
  wire [3:0]NLW_MEMORY_reg_0_i_1_CO_UNCONNECTED;
  wire [2:0]NLW_MEMORY_reg_0_i_2_CO_UNCONNECTED;
  wire [2:0]NLW_MEMORY_reg_0_i_3_CO_UNCONNECTED;
  wire [0:0]NLW_MEMORY_reg_0_i_3_O_UNCONNECTED;
  wire [3:0]\NLW_ROW_ADDRESS_reg[12]_i_5_CO_UNCONNECTED ;
  wire [2:0]\NLW_ROW_ADDRESS_reg[4]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_ROW_ADDRESS_reg[8]_i_2_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'hE)) 
    BLANK_DEL_i_1
       (.I0(VBLANK_reg_n_0),
        .I1(HBLANK_reg_n_0),
        .O(BLANK));
  LUT1 #(
    .INIT(2'h1)) 
    \COL_ADDRESS[0]_i_1 
       (.I0(ADDRBWRADDR[0]),
        .O(\COL_ADDRESS[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \COL_ADDRESS[1]_i_1 
       (.I0(\COL_ADDRESS_reg_n_0_[1] ),
        .I1(ADDRBWRADDR[0]),
        .O(\COL_ADDRESS[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00000000EFFF)) 
    \COL_ADDRESS[2]_i_1 
       (.I0(\COL_ADDRESS_reg_n_0_[4] ),
        .I1(\COL_ADDRESS_reg_n_0_[3] ),
        .I2(\COL_ADDRESS_reg_n_0_[6] ),
        .I3(\COL_ADDRESS_reg_n_0_[5] ),
        .I4(\COL_ADDRESS[6]_i_3_n_0 ),
        .I5(\COL_ADDRESS_reg_n_0_[2] ),
        .O(\COL_ADDRESS[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \COL_ADDRESS[3]_i_1 
       (.I0(\COL_ADDRESS_reg_n_0_[3] ),
        .I1(\COL_ADDRESS_reg_n_0_[1] ),
        .I2(ADDRBWRADDR[0]),
        .I3(\COL_ADDRESS_reg_n_0_[2] ),
        .O(\COL_ADDRESS[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \COL_ADDRESS[4]_i_1 
       (.I0(\COL_ADDRESS_reg_n_0_[4] ),
        .I1(\COL_ADDRESS_reg_n_0_[2] ),
        .I2(ADDRBWRADDR[0]),
        .I3(\COL_ADDRESS_reg_n_0_[1] ),
        .I4(\COL_ADDRESS_reg_n_0_[3] ),
        .O(\COL_ADDRESS[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF3FFFFD00C00000)) 
    \COL_ADDRESS[5]_i_1 
       (.I0(\COL_ADDRESS_reg_n_0_[6] ),
        .I1(\COL_ADDRESS_reg_n_0_[4] ),
        .I2(\COL_ADDRESS_reg_n_0_[2] ),
        .I3(\COL_ADDRESS[6]_i_3_n_0 ),
        .I4(\COL_ADDRESS_reg_n_0_[3] ),
        .I5(\COL_ADDRESS_reg_n_0_[5] ),
        .O(\COL_ADDRESS[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \COL_ADDRESS[6]_i_1 
       (.I0(\PIXCOL_DEL_reg[0] ),
        .I1(\PIXCOL_DEL_reg[1] ),
        .I2(\PIXCOL_DEL_reg[2] ),
        .I3(HBLANK_reg_n_0),
        .I4(VBLANK_reg_n_0),
        .O(\COL_ADDRESS[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDFFEFFFF20000000)) 
    \COL_ADDRESS[6]_i_2 
       (.I0(\COL_ADDRESS_reg_n_0_[3] ),
        .I1(\COL_ADDRESS[6]_i_3_n_0 ),
        .I2(\COL_ADDRESS_reg_n_0_[2] ),
        .I3(\COL_ADDRESS_reg_n_0_[4] ),
        .I4(\COL_ADDRESS_reg_n_0_[5] ),
        .I5(\COL_ADDRESS_reg_n_0_[6] ),
        .O(\COL_ADDRESS[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \COL_ADDRESS[6]_i_3 
       (.I0(\COL_ADDRESS_reg_n_0_[1] ),
        .I1(ADDRBWRADDR[0]),
        .O(\COL_ADDRESS[6]_i_3_n_0 ));
  FDRE \COL_ADDRESS_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\COL_ADDRESS[6]_i_1_n_0 ),
        .D(\COL_ADDRESS[0]_i_1_n_0 ),
        .Q(ADDRBWRADDR[0]),
        .R(INTERNAL_RST_reg));
  FDRE \COL_ADDRESS_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\COL_ADDRESS[6]_i_1_n_0 ),
        .D(\COL_ADDRESS[1]_i_1_n_0 ),
        .Q(\COL_ADDRESS_reg_n_0_[1] ),
        .R(INTERNAL_RST_reg));
  FDRE \COL_ADDRESS_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\COL_ADDRESS[6]_i_1_n_0 ),
        .D(\COL_ADDRESS[2]_i_1_n_0 ),
        .Q(\COL_ADDRESS_reg_n_0_[2] ),
        .R(INTERNAL_RST_reg));
  FDRE \COL_ADDRESS_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\COL_ADDRESS[6]_i_1_n_0 ),
        .D(\COL_ADDRESS[3]_i_1_n_0 ),
        .Q(\COL_ADDRESS_reg_n_0_[3] ),
        .R(INTERNAL_RST_reg));
  FDRE \COL_ADDRESS_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\COL_ADDRESS[6]_i_1_n_0 ),
        .D(\COL_ADDRESS[4]_i_1_n_0 ),
        .Q(\COL_ADDRESS_reg_n_0_[4] ),
        .R(INTERNAL_RST_reg));
  FDRE \COL_ADDRESS_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\COL_ADDRESS[6]_i_1_n_0 ),
        .D(\COL_ADDRESS[5]_i_1_n_0 ),
        .Q(\COL_ADDRESS_reg_n_0_[5] ),
        .R(INTERNAL_RST_reg));
  FDRE \COL_ADDRESS_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\COL_ADDRESS[6]_i_1_n_0 ),
        .D(\COL_ADDRESS[6]_i_2_n_0 ),
        .Q(\COL_ADDRESS_reg_n_0_[6] ),
        .R(INTERNAL_RST_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF70000)) 
    HBLANK_i_1
       (.I0(HBLANK_i_2_n_0),
        .I1(sel0[7]),
        .I2(sel0[8]),
        .I3(sel0[6]),
        .I4(HBLANK_reg_n_0),
        .I5(HBLANK_i_3_n_0),
        .O(HBLANK_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    HBLANK_i_2
       (.I0(sel0[9]),
        .I1(sel0[10]),
        .I2(sel0[5]),
        .I3(sel0[4]),
        .I4(sel0[3]),
        .I5(HBLANK_i_4_n_0),
        .O(HBLANK_i_2_n_0));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
    HBLANK_i_3
       (.I0(INTERNAL_RST_reg),
        .I1(HBLANK_i_5_n_0),
        .I2(sel0[0]),
        .I3(sel0[3]),
        .I4(HBLANK_i_6_n_0),
        .I5(\HTIMER[0]_i_3_n_0 ),
        .O(HBLANK_i_3_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    HBLANK_i_4
       (.I0(sel0[2]),
        .I1(sel0[1]),
        .I2(sel0[0]),
        .O(HBLANK_i_4_n_0));
  LUT3 #(
    .INIT(8'hBF)) 
    HBLANK_i_5
       (.I0(sel0[10]),
        .I1(sel0[8]),
        .I2(sel0[9]),
        .O(HBLANK_i_5_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    HBLANK_i_6
       (.I0(sel0[7]),
        .I1(sel0[6]),
        .O(HBLANK_i_6_n_0));
  FDRE HBLANK_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(HBLANK_i_1_n_0),
        .Q(HBLANK_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000FDFF)) 
    \HTIMER[0]_i_1 
       (.I0(\HTIMER[0]_i_2_n_0 ),
        .I1(sel0[6]),
        .I2(sel0[3]),
        .I3(\HTIMER[0]_i_3_n_0 ),
        .I4(sel0[0]),
        .O(HTIMER[0]));
  LUT4 #(
    .INIT(16'h0010)) 
    \HTIMER[0]_i_2 
       (.I0(sel0[8]),
        .I1(sel0[7]),
        .I2(sel0[10]),
        .I3(sel0[9]),
        .O(\HTIMER[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \HTIMER[0]_i_3 
       (.I0(sel0[2]),
        .I1(sel0[1]),
        .I2(sel0[4]),
        .I3(sel0[5]),
        .O(\HTIMER[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h3AAAAAAA)) 
    \HTIMER[10]_i_1 
       (.I0(\HTIMER[10]_i_2_n_0 ),
        .I1(sel0[10]),
        .I2(sel0[8]),
        .I3(sel0[9]),
        .I4(\HTIMER[10]_i_3_n_0 ),
        .O(HTIMER[10]));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \HTIMER[10]_i_2 
       (.I0(sel0[10]),
        .I1(sel0[8]),
        .I2(sel0[6]),
        .I3(sel0[9]),
        .I4(sel0[7]),
        .I5(\HTIMER[10]_i_4_n_0 ),
        .O(\HTIMER[10]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \HTIMER[10]_i_3 
       (.I0(\HTIMER[9]_i_2_n_0 ),
        .I1(sel0[6]),
        .I2(sel0[7]),
        .O(\HTIMER[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \HTIMER[10]_i_4 
       (.I0(sel0[5]),
        .I1(sel0[3]),
        .I2(sel0[4]),
        .I3(sel0[2]),
        .I4(sel0[1]),
        .I5(sel0[0]),
        .O(\HTIMER[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \HTIMER[1]_i_1 
       (.I0(sel0[0]),
        .I1(sel0[1]),
        .O(HTIMER[1]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \HTIMER[2]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[1]),
        .I2(sel0[0]),
        .O(\HTIMER[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \HTIMER[3]_i_1 
       (.I0(sel0[3]),
        .I1(sel0[1]),
        .I2(sel0[0]),
        .I3(sel0[2]),
        .O(HTIMER[3]));
  LUT6 #(
    .INIT(64'h1555555540000000)) 
    \HTIMER[4]_i_1 
       (.I0(\HTIMER[4]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .I5(sel0[4]),
        .O(HTIMER[4]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \HTIMER[4]_i_2 
       (.I0(\HTIMER[10]_i_4_n_0 ),
        .I1(sel0[8]),
        .I2(sel0[7]),
        .I3(sel0[10]),
        .I4(sel0[9]),
        .I5(sel0[6]),
        .O(\HTIMER[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \HTIMER[5]_i_1 
       (.I0(sel0[5]),
        .I1(sel0[4]),
        .I2(sel0[3]),
        .I3(sel0[1]),
        .I4(sel0[0]),
        .I5(sel0[2]),
        .O(\HTIMER[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \HTIMER[6]_i_1 
       (.I0(sel0[6]),
        .I1(\HTIMER[9]_i_2_n_0 ),
        .O(\HTIMER[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \HTIMER[7]_i_1 
       (.I0(sel0[7]),
        .I1(\HTIMER[9]_i_2_n_0 ),
        .I2(sel0[6]),
        .O(HTIMER[7]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \HTIMER[8]_i_1 
       (.I0(sel0[8]),
        .I1(sel0[7]),
        .I2(sel0[6]),
        .I3(\HTIMER[9]_i_2_n_0 ),
        .O(HTIMER[8]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h9AAAAAAA)) 
    \HTIMER[9]_i_1 
       (.I0(sel0[9]),
        .I1(\HTIMER[9]_i_2_n_0 ),
        .I2(sel0[6]),
        .I3(sel0[7]),
        .I4(sel0[8]),
        .O(HTIMER[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \HTIMER[9]_i_2 
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .I4(sel0[2]),
        .I5(sel0[5]),
        .O(\HTIMER[9]_i_2_n_0 ));
  FDRE \HTIMER_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(HTIMER[0]),
        .Q(sel0[0]),
        .R(INTERNAL_RST_reg));
  FDRE \HTIMER_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(HTIMER[10]),
        .Q(sel0[10]),
        .R(INTERNAL_RST_reg));
  FDRE \HTIMER_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(HTIMER[1]),
        .Q(sel0[1]),
        .R(INTERNAL_RST_reg));
  FDRE \HTIMER_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\HTIMER[2]_i_1_n_0 ),
        .Q(sel0[2]),
        .R(INTERNAL_RST_reg));
  FDRE \HTIMER_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(HTIMER[3]),
        .Q(sel0[3]),
        .R(INTERNAL_RST_reg));
  FDRE \HTIMER_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(HTIMER[4]),
        .Q(sel0[4]),
        .R(INTERNAL_RST_reg));
  FDRE \HTIMER_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\HTIMER[5]_i_1_n_0 ),
        .Q(sel0[5]),
        .R(INTERNAL_RST_reg));
  FDRE \HTIMER_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\HTIMER[6]_i_1_n_0 ),
        .Q(sel0[6]),
        .R(INTERNAL_RST_reg));
  FDRE \HTIMER_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(HTIMER[7]),
        .Q(sel0[7]),
        .R(INTERNAL_RST_reg));
  FDRE \HTIMER_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(HTIMER[8]),
        .Q(sel0[8]),
        .R(INTERNAL_RST_reg));
  FDRE \HTIMER_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(HTIMER[9]),
        .Q(sel0[9]),
        .R(INTERNAL_RST_reg));
  LUT6 #(
    .INIT(64'h00000000AAAEAAAA)) 
    INTHSYNCH_i_1
       (.I0(HSYNCH_DEL_reg),
        .I1(HBLANK_i_2_n_0),
        .I2(sel0[7]),
        .I3(sel0[8]),
        .I4(sel0[6]),
        .I5(VTIMER_EN_i_1_n_0),
        .O(INTHSYNCH_i_1_n_0));
  FDRE INTHSYNCH_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(INTHSYNCH_i_1_n_0),
        .Q(HSYNCH_DEL_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000EEEE0EEE)) 
    INTVSYNCH_i_1
       (.I0(VSYNCH_DEL_reg),
        .I1(INTVSYNCH2_out),
        .I2(\VTIMER[2]_i_2_n_0 ),
        .I3(VTIMER_EN),
        .I4(VTIMER[0]),
        .I5(INTERNAL_RST_reg),
        .O(INTVSYNCH_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    INTVSYNCH_i_2
       (.I0(VBLANK_i_2_n_0),
        .I1(VTIMER[0]),
        .I2(INTVSYNCH_i_3_n_0),
        .I3(VTIMER[3]),
        .I4(VTIMER[5]),
        .I5(VTIMER[4]),
        .O(INTVSYNCH2_out));
  LUT2 #(
    .INIT(4'h7)) 
    INTVSYNCH_i_3
       (.I0(VTIMER[1]),
        .I1(VTIMER[2]),
        .O(INTVSYNCH_i_3_n_0));
  FDRE INTVSYNCH_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(INTVSYNCH_i_1_n_0),
        .Q(VSYNCH_DEL_reg),
        .R(1'b0));
  CARRY4 MEMORY_reg_0_i_1
       (.CI(MEMORY_reg_0_i_2_n_0),
        .CO(NLW_MEMORY_reg_0_i_1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ADDRBWRADDR[12:9]),
        .S(ROW_ADDRESS[12:9]));
  LUT2 #(
    .INIT(4'h6)) 
    MEMORY_reg_0_i_11
       (.I0(ROW_ADDRESS[6]),
        .I1(\COL_ADDRESS_reg_n_0_[6] ),
        .O(MEMORY_reg_0_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    MEMORY_reg_0_i_12
       (.I0(ROW_ADDRESS[5]),
        .I1(\COL_ADDRESS_reg_n_0_[5] ),
        .O(MEMORY_reg_0_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    MEMORY_reg_0_i_13
       (.I0(ROW_ADDRESS[4]),
        .I1(\COL_ADDRESS_reg_n_0_[4] ),
        .O(MEMORY_reg_0_i_13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    MEMORY_reg_0_i_14
       (.I0(ROW_ADDRESS[3]),
        .I1(\COL_ADDRESS_reg_n_0_[3] ),
        .O(MEMORY_reg_0_i_14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    MEMORY_reg_0_i_15
       (.I0(ROW_ADDRESS[2]),
        .I1(\COL_ADDRESS_reg_n_0_[2] ),
        .O(MEMORY_reg_0_i_15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    MEMORY_reg_0_i_16
       (.I0(ROW_ADDRESS[1]),
        .I1(\COL_ADDRESS_reg_n_0_[1] ),
        .O(MEMORY_reg_0_i_16_n_0));
  CARRY4 MEMORY_reg_0_i_2
       (.CI(MEMORY_reg_0_i_3_n_0),
        .CO({MEMORY_reg_0_i_2_n_0,NLW_MEMORY_reg_0_i_2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,ROW_ADDRESS[6:5]}),
        .O(ADDRBWRADDR[8:5]),
        .S({ROW_ADDRESS[8:7],MEMORY_reg_0_i_11_n_0,MEMORY_reg_0_i_12_n_0}));
  CARRY4 MEMORY_reg_0_i_3
       (.CI(1'b0),
        .CO({MEMORY_reg_0_i_3_n_0,NLW_MEMORY_reg_0_i_3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(ROW_ADDRESS[4:1]),
        .O({ADDRBWRADDR[4:2],NLW_MEMORY_reg_0_i_3_O_UNCONNECTED[0]}),
        .S({MEMORY_reg_0_i_13_n_0,MEMORY_reg_0_i_14_n_0,MEMORY_reg_0_i_15_n_0,MEMORY_reg_0_i_16_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    MEMORY_reg_0_i_4
       (.I0(ROW_ADDRESS[1]),
        .I1(\COL_ADDRESS_reg_n_0_[1] ),
        .O(ADDRBWRADDR[1]));
  LUT3 #(
    .INIT(8'hE1)) 
    \PIX_COL_ADDRESS[0]_i_1 
       (.I0(VBLANK_reg_n_0),
        .I1(HBLANK_reg_n_0),
        .I2(\PIXCOL_DEL_reg[0] ),
        .O(\PIX_COL_ADDRESS[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hFD02)) 
    \PIX_COL_ADDRESS[1]_i_1 
       (.I0(\PIXCOL_DEL_reg[0] ),
        .I1(HBLANK_reg_n_0),
        .I2(VBLANK_reg_n_0),
        .I3(\PIXCOL_DEL_reg[1] ),
        .O(\PIX_COL_ADDRESS[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hFFF70008)) 
    \PIX_COL_ADDRESS[2]_i_1 
       (.I0(\PIXCOL_DEL_reg[0] ),
        .I1(\PIXCOL_DEL_reg[1] ),
        .I2(HBLANK_reg_n_0),
        .I3(VBLANK_reg_n_0),
        .I4(\PIXCOL_DEL_reg[2] ),
        .O(\PIX_COL_ADDRESS[2]_i_1_n_0 ));
  FDRE \PIX_COL_ADDRESS_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\PIX_COL_ADDRESS[0]_i_1_n_0 ),
        .Q(\PIXCOL_DEL_reg[0] ),
        .R(INTERNAL_RST_reg));
  FDRE \PIX_COL_ADDRESS_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\PIX_COL_ADDRESS[1]_i_1_n_0 ),
        .Q(\PIXCOL_DEL_reg[1] ),
        .R(INTERNAL_RST_reg));
  FDRE \PIX_COL_ADDRESS_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\PIX_COL_ADDRESS[2]_i_1_n_0 ),
        .Q(\PIXCOL_DEL_reg[2] ),
        .R(INTERNAL_RST_reg));
  LUT2 #(
    .INIT(4'h6)) 
    \PIX_ROW_ADDRESS[0]_i_1 
       (.I0(\PIX_ROW_ADDRESS[2]_i_2_n_0 ),
        .I1(\PIXROW_DEL_reg[0] ),
        .O(\PIX_ROW_ADDRESS[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \PIX_ROW_ADDRESS[1]_i_1 
       (.I0(\PIXROW_DEL_reg[0] ),
        .I1(\PIX_ROW_ADDRESS[2]_i_2_n_0 ),
        .I2(\PIXROW_DEL_reg[1] ),
        .O(\PIX_ROW_ADDRESS[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \PIX_ROW_ADDRESS[2]_i_1 
       (.I0(\PIXROW_DEL_reg[0] ),
        .I1(\PIXROW_DEL_reg[1] ),
        .I2(\PIX_ROW_ADDRESS[2]_i_2_n_0 ),
        .I3(D),
        .O(\PIX_ROW_ADDRESS[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \PIX_ROW_ADDRESS[2]_i_2 
       (.I0(VBLANK_reg_n_0),
        .I1(HBLANK_reg_n_0),
        .I2(\PIXCOL_DEL_reg[2] ),
        .I3(\PIXCOL_DEL_reg[1] ),
        .I4(\PIXCOL_DEL_reg[0] ),
        .I5(\PIX_ROW_ADDRESS[2]_i_3_n_0 ),
        .O(\PIX_ROW_ADDRESS[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \PIX_ROW_ADDRESS[2]_i_3 
       (.I0(\COL_ADDRESS_reg_n_0_[5] ),
        .I1(\COL_ADDRESS_reg_n_0_[6] ),
        .I2(\COL_ADDRESS_reg_n_0_[2] ),
        .I3(\COL_ADDRESS_reg_n_0_[3] ),
        .I4(\COL_ADDRESS_reg_n_0_[4] ),
        .I5(\COL_ADDRESS[6]_i_3_n_0 ),
        .O(\PIX_ROW_ADDRESS[2]_i_3_n_0 ));
  FDRE \PIX_ROW_ADDRESS_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\PIX_ROW_ADDRESS[0]_i_1_n_0 ),
        .Q(\PIXROW_DEL_reg[0] ),
        .R(INTERNAL_RST_reg));
  FDRE \PIX_ROW_ADDRESS_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\PIX_ROW_ADDRESS[1]_i_1_n_0 ),
        .Q(\PIXROW_DEL_reg[1] ),
        .R(INTERNAL_RST_reg));
  FDRE \PIX_ROW_ADDRESS_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\PIX_ROW_ADDRESS[2]_i_1_n_0 ),
        .Q(D),
        .R(INTERNAL_RST_reg));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ROW_ADDRESS[10]_i_1 
       (.I0(\ROW_ADDRESS[12]_i_3_n_0 ),
        .I1(\ROW_ADDRESS[12]_i_4_n_0 ),
        .I2(\ROW_ADDRESS_reg[12]_i_5_n_6 ),
        .O(ROW_ADDRESS_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ROW_ADDRESS[11]_i_1 
       (.I0(\ROW_ADDRESS[12]_i_3_n_0 ),
        .I1(\ROW_ADDRESS[12]_i_4_n_0 ),
        .I2(\ROW_ADDRESS_reg[12]_i_5_n_5 ),
        .O(ROW_ADDRESS_0[11]));
  LUT4 #(
    .INIT(16'h8000)) 
    \ROW_ADDRESS[12]_i_1 
       (.I0(\PIX_ROW_ADDRESS[2]_i_2_n_0 ),
        .I1(D),
        .I2(\PIXROW_DEL_reg[0] ),
        .I3(\PIXROW_DEL_reg[1] ),
        .O(\ROW_ADDRESS[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ROW_ADDRESS[12]_i_2 
       (.I0(\ROW_ADDRESS[12]_i_3_n_0 ),
        .I1(\ROW_ADDRESS[12]_i_4_n_0 ),
        .I2(\ROW_ADDRESS_reg[12]_i_5_n_4 ),
        .O(ROW_ADDRESS_0[12]));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \ROW_ADDRESS[12]_i_3 
       (.I0(ROW_ADDRESS[9]),
        .I1(ROW_ADDRESS[10]),
        .I2(ROW_ADDRESS[7]),
        .I3(ROW_ADDRESS[8]),
        .I4(ROW_ADDRESS[11]),
        .I5(ROW_ADDRESS[12]),
        .O(\ROW_ADDRESS[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \ROW_ADDRESS[12]_i_4 
       (.I0(ROW_ADDRESS[6]),
        .I1(ROW_ADDRESS[5]),
        .I2(ROW_ADDRESS[3]),
        .I3(ROW_ADDRESS[4]),
        .I4(ROW_ADDRESS[1]),
        .I5(ROW_ADDRESS[2]),
        .O(\ROW_ADDRESS[12]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ROW_ADDRESS[1]_i_1 
       (.I0(\ROW_ADDRESS[12]_i_3_n_0 ),
        .I1(\ROW_ADDRESS[12]_i_4_n_0 ),
        .I2(\ROW_ADDRESS_reg[4]_i_2_n_7 ),
        .O(ROW_ADDRESS_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ROW_ADDRESS[2]_i_1 
       (.I0(\ROW_ADDRESS[12]_i_3_n_0 ),
        .I1(\ROW_ADDRESS[12]_i_4_n_0 ),
        .I2(\ROW_ADDRESS_reg[4]_i_2_n_6 ),
        .O(ROW_ADDRESS_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ROW_ADDRESS[3]_i_1 
       (.I0(\ROW_ADDRESS[12]_i_3_n_0 ),
        .I1(\ROW_ADDRESS[12]_i_4_n_0 ),
        .I2(\ROW_ADDRESS_reg[4]_i_2_n_5 ),
        .O(ROW_ADDRESS_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ROW_ADDRESS[4]_i_1 
       (.I0(\ROW_ADDRESS[12]_i_3_n_0 ),
        .I1(\ROW_ADDRESS[12]_i_4_n_0 ),
        .I2(\ROW_ADDRESS_reg[4]_i_2_n_4 ),
        .O(ROW_ADDRESS_0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \ROW_ADDRESS[4]_i_5 
       (.I0(ROW_ADDRESS[2]),
        .O(\ROW_ADDRESS[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ROW_ADDRESS[5]_i_1 
       (.I0(\ROW_ADDRESS[12]_i_3_n_0 ),
        .I1(\ROW_ADDRESS[12]_i_4_n_0 ),
        .I2(\ROW_ADDRESS_reg[8]_i_2_n_7 ),
        .O(ROW_ADDRESS_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ROW_ADDRESS[6]_i_1 
       (.I0(\ROW_ADDRESS[12]_i_3_n_0 ),
        .I1(\ROW_ADDRESS[12]_i_4_n_0 ),
        .I2(\ROW_ADDRESS_reg[8]_i_2_n_6 ),
        .O(ROW_ADDRESS_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ROW_ADDRESS[7]_i_1 
       (.I0(\ROW_ADDRESS[12]_i_3_n_0 ),
        .I1(\ROW_ADDRESS[12]_i_4_n_0 ),
        .I2(\ROW_ADDRESS_reg[8]_i_2_n_5 ),
        .O(ROW_ADDRESS_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ROW_ADDRESS[8]_i_1 
       (.I0(\ROW_ADDRESS[12]_i_3_n_0 ),
        .I1(\ROW_ADDRESS[12]_i_4_n_0 ),
        .I2(\ROW_ADDRESS_reg[8]_i_2_n_4 ),
        .O(ROW_ADDRESS_0[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \ROW_ADDRESS[8]_i_5 
       (.I0(ROW_ADDRESS[6]),
        .O(\ROW_ADDRESS[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ROW_ADDRESS[8]_i_6 
       (.I0(ROW_ADDRESS[5]),
        .O(\ROW_ADDRESS[8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ROW_ADDRESS[9]_i_1 
       (.I0(\ROW_ADDRESS[12]_i_3_n_0 ),
        .I1(\ROW_ADDRESS[12]_i_4_n_0 ),
        .I2(\ROW_ADDRESS_reg[12]_i_5_n_7 ),
        .O(ROW_ADDRESS_0[9]));
  FDRE \ROW_ADDRESS_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\ROW_ADDRESS[12]_i_1_n_0 ),
        .D(ROW_ADDRESS_0[10]),
        .Q(ROW_ADDRESS[10]),
        .R(INTERNAL_RST_reg));
  FDRE \ROW_ADDRESS_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\ROW_ADDRESS[12]_i_1_n_0 ),
        .D(ROW_ADDRESS_0[11]),
        .Q(ROW_ADDRESS[11]),
        .R(INTERNAL_RST_reg));
  FDRE \ROW_ADDRESS_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\ROW_ADDRESS[12]_i_1_n_0 ),
        .D(ROW_ADDRESS_0[12]),
        .Q(ROW_ADDRESS[12]),
        .R(INTERNAL_RST_reg));
  CARRY4 \ROW_ADDRESS_reg[12]_i_5 
       (.CI(\ROW_ADDRESS_reg[8]_i_2_n_0 ),
        .CO(\NLW_ROW_ADDRESS_reg[12]_i_5_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ROW_ADDRESS_reg[12]_i_5_n_4 ,\ROW_ADDRESS_reg[12]_i_5_n_5 ,\ROW_ADDRESS_reg[12]_i_5_n_6 ,\ROW_ADDRESS_reg[12]_i_5_n_7 }),
        .S(ROW_ADDRESS[12:9]));
  FDRE \ROW_ADDRESS_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\ROW_ADDRESS[12]_i_1_n_0 ),
        .D(ROW_ADDRESS_0[1]),
        .Q(ROW_ADDRESS[1]),
        .R(INTERNAL_RST_reg));
  FDRE \ROW_ADDRESS_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\ROW_ADDRESS[12]_i_1_n_0 ),
        .D(ROW_ADDRESS_0[2]),
        .Q(ROW_ADDRESS[2]),
        .R(INTERNAL_RST_reg));
  FDRE \ROW_ADDRESS_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\ROW_ADDRESS[12]_i_1_n_0 ),
        .D(ROW_ADDRESS_0[3]),
        .Q(ROW_ADDRESS[3]),
        .R(INTERNAL_RST_reg));
  FDRE \ROW_ADDRESS_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\ROW_ADDRESS[12]_i_1_n_0 ),
        .D(ROW_ADDRESS_0[4]),
        .Q(ROW_ADDRESS[4]),
        .R(INTERNAL_RST_reg));
  CARRY4 \ROW_ADDRESS_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\ROW_ADDRESS_reg[4]_i_2_n_0 ,\NLW_ROW_ADDRESS_reg[4]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,ROW_ADDRESS[2],1'b0}),
        .O({\ROW_ADDRESS_reg[4]_i_2_n_4 ,\ROW_ADDRESS_reg[4]_i_2_n_5 ,\ROW_ADDRESS_reg[4]_i_2_n_6 ,\ROW_ADDRESS_reg[4]_i_2_n_7 }),
        .S({ROW_ADDRESS[4:3],\ROW_ADDRESS[4]_i_5_n_0 ,ROW_ADDRESS[1]}));
  FDRE \ROW_ADDRESS_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\ROW_ADDRESS[12]_i_1_n_0 ),
        .D(ROW_ADDRESS_0[5]),
        .Q(ROW_ADDRESS[5]),
        .R(INTERNAL_RST_reg));
  FDRE \ROW_ADDRESS_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\ROW_ADDRESS[12]_i_1_n_0 ),
        .D(ROW_ADDRESS_0[6]),
        .Q(ROW_ADDRESS[6]),
        .R(INTERNAL_RST_reg));
  FDRE \ROW_ADDRESS_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\ROW_ADDRESS[12]_i_1_n_0 ),
        .D(ROW_ADDRESS_0[7]),
        .Q(ROW_ADDRESS[7]),
        .R(INTERNAL_RST_reg));
  FDRE \ROW_ADDRESS_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\ROW_ADDRESS[12]_i_1_n_0 ),
        .D(ROW_ADDRESS_0[8]),
        .Q(ROW_ADDRESS[8]),
        .R(INTERNAL_RST_reg));
  CARRY4 \ROW_ADDRESS_reg[8]_i_2 
       (.CI(\ROW_ADDRESS_reg[4]_i_2_n_0 ),
        .CO({\ROW_ADDRESS_reg[8]_i_2_n_0 ,\NLW_ROW_ADDRESS_reg[8]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,ROW_ADDRESS[6:5]}),
        .O({\ROW_ADDRESS_reg[8]_i_2_n_4 ,\ROW_ADDRESS_reg[8]_i_2_n_5 ,\ROW_ADDRESS_reg[8]_i_2_n_6 ,\ROW_ADDRESS_reg[8]_i_2_n_7 }),
        .S({ROW_ADDRESS[8:7],\ROW_ADDRESS[8]_i_5_n_0 ,\ROW_ADDRESS[8]_i_6_n_0 }));
  FDRE \ROW_ADDRESS_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\ROW_ADDRESS[12]_i_1_n_0 ),
        .D(ROW_ADDRESS_0[9]),
        .Q(ROW_ADDRESS[9]),
        .R(INTERNAL_RST_reg));
  LUT4 #(
    .INIT(16'hFFD0)) 
    VBLANK_i_1
       (.I0(VBLANK_i_2_n_0),
        .I1(VBLANK_i_3_n_0),
        .I2(VBLANK_reg_n_0),
        .I3(VBLANK_i_4_n_0),
        .O(VBLANK_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000004)) 
    VBLANK_i_2
       (.I0(VTIMER[7]),
        .I1(VTIMER_EN),
        .I2(VTIMER[8]),
        .I3(VTIMER[9]),
        .I4(VTIMER[6]),
        .O(VBLANK_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFBFFFFFFFFFF)) 
    VBLANK_i_3
       (.I0(VTIMER[2]),
        .I1(VTIMER[0]),
        .I2(VTIMER[1]),
        .I3(VTIMER[5]),
        .I4(VTIMER[4]),
        .I5(VTIMER[3]),
        .O(VBLANK_i_3_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABA)) 
    VBLANK_i_4
       (.I0(INTERNAL_RST_reg),
        .I1(VBLANK_i_5_n_0),
        .I2(VTIMER_EN),
        .I3(VBLANK_i_6_n_0),
        .I4(VTIMER[6]),
        .I5(VBLANK_i_7_n_0),
        .O(VBLANK_i_4_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    VBLANK_i_5
       (.I0(VTIMER[3]),
        .I1(VTIMER[5]),
        .I2(VTIMER[4]),
        .O(VBLANK_i_5_n_0));
  LUT3 #(
    .INIT(8'hFB)) 
    VBLANK_i_6
       (.I0(VTIMER[1]),
        .I1(VTIMER[0]),
        .I2(VTIMER[2]),
        .O(VBLANK_i_6_n_0));
  LUT3 #(
    .INIT(8'hDF)) 
    VBLANK_i_7
       (.I0(VTIMER[9]),
        .I1(VTIMER[8]),
        .I2(VTIMER[7]),
        .O(VBLANK_i_7_n_0));
  FDRE VBLANK_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(VBLANK_i_1_n_0),
        .Q(VBLANK_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \VTIMER[0]_i_1 
       (.I0(VTIMER[0]),
        .I1(\VTIMER[2]_i_2_n_0 ),
        .O(\VTIMER[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \VTIMER[1]_i_1 
       (.I0(VTIMER[0]),
        .I1(VTIMER[1]),
        .I2(\VTIMER[2]_i_2_n_0 ),
        .O(VTIMER_1[1]));
  LUT4 #(
    .INIT(16'h0078)) 
    \VTIMER[2]_i_1 
       (.I0(VTIMER[1]),
        .I1(VTIMER[0]),
        .I2(VTIMER[2]),
        .I3(\VTIMER[2]_i_2_n_0 ),
        .O(VTIMER_1[2]));
  LUT6 #(
    .INIT(64'h0222000000000000)) 
    \VTIMER[2]_i_2 
       (.I0(\VTIMER[2]_i_3_n_0 ),
        .I1(VTIMER[5]),
        .I2(VTIMER[3]),
        .I3(VTIMER[4]),
        .I4(VTIMER[1]),
        .I5(VTIMER[2]),
        .O(\VTIMER[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \VTIMER[2]_i_3 
       (.I0(VTIMER[8]),
        .I1(VTIMER[9]),
        .I2(VTIMER[4]),
        .I3(VTIMER[5]),
        .I4(VTIMER[7]),
        .I5(VTIMER[6]),
        .O(\VTIMER[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \VTIMER[3]_i_1 
       (.I0(VTIMER[3]),
        .I1(VTIMER[2]),
        .I2(VTIMER[1]),
        .I3(VTIMER[0]),
        .O(VTIMER_1[3]));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \VTIMER[4]_i_1 
       (.I0(VTIMER[0]),
        .I1(VTIMER[1]),
        .I2(VTIMER[2]),
        .I3(VTIMER[3]),
        .I4(VTIMER[4]),
        .I5(\VTIMER[9]_i_3_n_0 ),
        .O(VTIMER_1[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \VTIMER[5]_i_1 
       (.I0(VTIMER[5]),
        .I1(VTIMER[4]),
        .I2(VTIMER[0]),
        .I3(VTIMER[1]),
        .I4(VTIMER[2]),
        .I5(VTIMER[3]),
        .O(\VTIMER[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \VTIMER[6]_i_1 
       (.I0(VTIMER[6]),
        .I1(\VTIMER[9]_i_2_n_0 ),
        .O(VTIMER_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \VTIMER[7]_i_1 
       (.I0(\VTIMER[9]_i_3_n_0 ),
        .I1(\VTIMER[9]_i_2_n_0 ),
        .I2(VTIMER[6]),
        .I3(VTIMER[7]),
        .O(VTIMER_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \VTIMER[8]_i_1 
       (.I0(VTIMER[8]),
        .I1(VTIMER[7]),
        .I2(VTIMER[6]),
        .I3(\VTIMER[9]_i_2_n_0 ),
        .O(VTIMER_1[8]));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \VTIMER[9]_i_1 
       (.I0(VTIMER[9]),
        .I1(\VTIMER[9]_i_2_n_0 ),
        .I2(VTIMER[6]),
        .I3(VTIMER[7]),
        .I4(VTIMER[8]),
        .I5(\VTIMER[9]_i_3_n_0 ),
        .O(VTIMER_1[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \VTIMER[9]_i_2 
       (.I0(VTIMER[5]),
        .I1(VTIMER[4]),
        .I2(VTIMER[0]),
        .I3(VTIMER[1]),
        .I4(VTIMER[2]),
        .I5(VTIMER[3]),
        .O(\VTIMER[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \VTIMER[9]_i_3 
       (.I0(VTIMER[7]),
        .I1(\VTIMER[9]_i_4_n_0 ),
        .I2(VTIMER[9]),
        .I3(VTIMER[8]),
        .I4(\VTIMER[9]_i_5_n_0 ),
        .O(\VTIMER[9]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF8FF)) 
    \VTIMER[9]_i_4 
       (.I0(VTIMER[6]),
        .I1(VTIMER[7]),
        .I2(VTIMER[5]),
        .I3(VTIMER[4]),
        .O(\VTIMER[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF7F7F7)) 
    \VTIMER[9]_i_5 
       (.I0(VTIMER[1]),
        .I1(VTIMER[2]),
        .I2(VTIMER[0]),
        .I3(VTIMER[4]),
        .I4(VTIMER[3]),
        .I5(VTIMER[5]),
        .O(\VTIMER[9]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    VTIMER_EN_i_1
       (.I0(INTERNAL_RST_reg),
        .I1(\HTIMER[4]_i_2_n_0 ),
        .O(VTIMER_EN_i_1_n_0));
  FDRE VTIMER_EN_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(VTIMER_EN_i_1_n_0),
        .Q(VTIMER_EN),
        .R(1'b0));
  FDRE \VTIMER_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(VTIMER_EN),
        .D(\VTIMER[0]_i_1_n_0 ),
        .Q(VTIMER[0]),
        .R(INTERNAL_RST_reg));
  FDRE \VTIMER_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(VTIMER_EN),
        .D(VTIMER_1[1]),
        .Q(VTIMER[1]),
        .R(INTERNAL_RST_reg));
  FDRE \VTIMER_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(VTIMER_EN),
        .D(VTIMER_1[2]),
        .Q(VTIMER[2]),
        .R(INTERNAL_RST_reg));
  FDRE \VTIMER_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(VTIMER_EN),
        .D(VTIMER_1[3]),
        .Q(VTIMER[3]),
        .R(INTERNAL_RST_reg));
  FDRE \VTIMER_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(VTIMER_EN),
        .D(VTIMER_1[4]),
        .Q(VTIMER[4]),
        .R(INTERNAL_RST_reg));
  FDRE \VTIMER_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(VTIMER_EN),
        .D(\VTIMER[5]_i_1_n_0 ),
        .Q(VTIMER[5]),
        .R(INTERNAL_RST_reg));
  FDRE \VTIMER_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(VTIMER_EN),
        .D(VTIMER_1[6]),
        .Q(VTIMER[6]),
        .R(INTERNAL_RST_reg));
  FDRE \VTIMER_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(VTIMER_EN),
        .D(VTIMER_1[7]),
        .Q(VTIMER[7]),
        .R(INTERNAL_RST_reg));
  FDRE \VTIMER_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(VTIMER_EN),
        .D(VTIMER_1[8]),
        .Q(VTIMER[8]),
        .R(INTERNAL_RST_reg));
  FDRE \VTIMER_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(VTIMER_EN),
        .D(VTIMER_1[9]),
        .Q(VTIMER[9]),
        .R(INTERNAL_RST_reg));
endmodule

module main_0
   (IN1_STB,
    wire_139862652898552_ack,
    wire_139862652895888_ack,
    output_out,
    write_enable_reg_0,
    output_rs232_tx,
    \s_output_rs232_tx_reg[31] ,
    IN1_ACK,
    ETH_CLK_OBUF,
    INTERNAL_RST_reg,
    wire_139862652898552_stb,
    wire_139862652895888_stb);
  output IN1_STB;
  output wire_139862652898552_ack;
  output wire_139862652895888_ack;
  output [7:0]output_out;
  output write_enable_reg_0;
  input [31:0]output_rs232_tx;
  input [31:0]\s_output_rs232_tx_reg[31] ;
  input IN1_ACK;
  input ETH_CLK_OBUF;
  input INTERNAL_RST_reg;
  input wire_139862652898552_stb;
  input wire_139862652895888_stb;

  wire ETH_CLK_OBUF;
  wire IN1_ACK;
  wire IN1_STB;
  wire INTERNAL_RST_reg;
  wire [3:0]address_a;
  wire [3:0]address_a_2;
  wire [3:0]address_b_2;
  wire [3:0]address_z;
  wire [3:0]address_z_2;
  wire [3:0]address_z_3;
  wire \address_z_3[3]_i_1_n_0 ;
  wire [15:1]data1;
  wire [16:1]data2;
  wire data4;
  wire instruction0;
  wire \instruction[0]_i_2_n_0 ;
  wire \instruction[0]_i_3_n_0 ;
  wire \instruction[15]_i_1_n_0 ;
  wire \instruction[15]_i_2_n_0 ;
  wire \instruction[15]_i_3_n_0 ;
  wire \instruction[16]_i_2_n_0 ;
  wire \instruction[16]_i_3_n_0 ;
  wire \instruction[17]_i_2_n_0 ;
  wire \instruction[17]_i_3_n_0 ;
  wire \instruction[18]_i_2_n_0 ;
  wire \instruction[18]_i_3_n_0 ;
  wire \instruction[19]_i_2_n_0 ;
  wire \instruction[19]_i_3_n_0 ;
  wire \instruction[1]_i_2_n_0 ;
  wire \instruction[1]_i_3_n_0 ;
  wire \instruction[20]_i_2_n_0 ;
  wire \instruction[20]_i_3_n_0 ;
  wire \instruction[21]_i_2_n_0 ;
  wire \instruction[21]_i_3_n_0 ;
  wire \instruction[22]_i_2_n_0 ;
  wire \instruction[22]_i_3_n_0 ;
  wire \instruction[23]_i_2_n_0 ;
  wire \instruction[23]_i_3_n_0 ;
  wire \instruction[24]_i_2_n_0 ;
  wire \instruction[24]_i_3_n_0 ;
  wire \instruction[25]_i_2_n_0 ;
  wire \instruction[25]_i_3_n_0 ;
  wire \instruction[26]_i_2_n_0 ;
  wire \instruction[26]_i_3_n_0 ;
  wire \instruction[27]_i_2_n_0 ;
  wire \instruction[27]_i_3_n_0 ;
  wire \instruction[2]_i_2_n_0 ;
  wire \instruction[2]_i_3_n_0 ;
  wire \instruction[3]_i_2_n_0 ;
  wire \instruction[3]_i_3_n_0 ;
  wire \instruction[4]_i_2_n_0 ;
  wire \instruction[4]_i_3_n_0 ;
  wire \instruction[5]_i_2_n_0 ;
  wire \instruction[5]_i_3_n_0 ;
  wire \instruction[6]_i_2_n_0 ;
  wire \instruction[6]_i_3_n_0 ;
  wire \instruction_reg[0]_i_1_n_0 ;
  wire \instruction_reg[16]_i_1_n_0 ;
  wire \instruction_reg[17]_i_1_n_0 ;
  wire \instruction_reg[18]_i_1_n_0 ;
  wire \instruction_reg[19]_i_1_n_0 ;
  wire \instruction_reg[1]_i_1_n_0 ;
  wire \instruction_reg[20]_i_1_n_0 ;
  wire \instruction_reg[21]_i_1_n_0 ;
  wire \instruction_reg[22]_i_1_n_0 ;
  wire \instruction_reg[23]_i_1_n_0 ;
  wire \instruction_reg[24]_i_1_n_0 ;
  wire \instruction_reg[25]_i_1_n_0 ;
  wire \instruction_reg[26]_i_1_n_0 ;
  wire \instruction_reg[27]_i_1_n_0 ;
  wire \instruction_reg[2]_i_1_n_0 ;
  wire \instruction_reg[3]_i_1_n_0 ;
  wire \instruction_reg[4]_i_1_n_0 ;
  wire \instruction_reg[5]_i_1_n_0 ;
  wire \instruction_reg[6]_i_1_n_0 ;
  wire \instruction_reg_n_0_[0] ;
  wire \instruction_reg_n_0_[15] ;
  wire \instruction_reg_n_0_[1] ;
  wire \instruction_reg_n_0_[2] ;
  wire \instruction_reg_n_0_[3] ;
  wire \instruction_reg_n_0_[4] ;
  wire \instruction_reg_n_0_[5] ;
  wire \instruction_reg_n_0_[6] ;
  wire [15:4]literal_2;
  wire [31:0]load_data;
  wire memory_reg_1_ENARDEN_cooolgate_en_sig_1;
  wire memory_reg_2_ENARDEN_cooolgate_en_sig_2;
  wire memory_reg_3_ENARDEN_cooolgate_en_sig_3;
  wire memory_reg_4_ENARDEN_cooolgate_en_sig_4;
  wire memory_reg_5_ENARDEN_cooolgate_en_sig_5;
  wire memory_reg_6_ENARDEN_cooolgate_en_sig_6;
  wire memory_reg_7_ENARDEN_cooolgate_en_sig_7;
  wire [3:0]opcode;
  wire [3:0]opcode_2;
  wire opcode_20;
  wire operand_a1;
  wire operand_b1;
  wire [7:0]output_out;
  wire [31:0]output_rs232_tx;
  wire p_0_in;
  wire \program_counter[10]_i_1_n_0 ;
  wire \program_counter[10]_i_2_n_0 ;
  wire \program_counter[11]_i_1_n_0 ;
  wire \program_counter[11]_i_2_n_0 ;
  wire \program_counter[12]_i_1_n_0 ;
  wire \program_counter[12]_i_2_n_0 ;
  wire \program_counter[13]_i_1_n_0 ;
  wire \program_counter[13]_i_2_n_0 ;
  wire \program_counter[14]_i_1_n_0 ;
  wire \program_counter[14]_i_2_n_0 ;
  wire \program_counter[15]_i_1_n_0 ;
  wire \program_counter[15]_i_2_n_0 ;
  wire \program_counter[7]_i_1_n_0 ;
  wire \program_counter[7]_i_2_n_0 ;
  wire \program_counter[8]_i_1_n_0 ;
  wire \program_counter[8]_i_2_n_0 ;
  wire \program_counter[9]_i_1_n_0 ;
  wire \program_counter[9]_i_2_n_0 ;
  wire [15:0]program_counter_1;
  wire [15:0]program_counter_2;
  wire \program_counter_reg[12]_i_3_n_0 ;
  wire \program_counter_reg_n_0_[0] ;
  wire \program_counter_reg_n_0_[10] ;
  wire \program_counter_reg_n_0_[11] ;
  wire \program_counter_reg_n_0_[12] ;
  wire \program_counter_reg_n_0_[13] ;
  wire \program_counter_reg_n_0_[14] ;
  wire \program_counter_reg_n_0_[15] ;
  wire \program_counter_reg_n_0_[1] ;
  wire \program_counter_reg_n_0_[2] ;
  wire \program_counter_reg_n_0_[3] ;
  wire \program_counter_reg_n_0_[4] ;
  wire \program_counter_reg_n_0_[5] ;
  wire \program_counter_reg_n_0_[6] ;
  wire \program_counter_reg_n_0_[7] ;
  wire \program_counter_reg_n_0_[8] ;
  wire \program_counter_reg_n_0_[9] ;
  wire \program_counter_reg_rep[4]_i_2_n_0 ;
  wire \program_counter_reg_rep[6]_i_4_n_0 ;
  wire \program_counter_reg_rep_n_0_[0] ;
  wire \program_counter_reg_rep_n_0_[1] ;
  wire \program_counter_reg_rep_n_0_[2] ;
  wire \program_counter_reg_rep_n_0_[3] ;
  wire \program_counter_reg_rep_n_0_[4] ;
  wire \program_counter_reg_rep_n_0_[5] ;
  wire \program_counter_reg_rep_n_0_[6] ;
  wire \program_counter_rep[0]_i_1_n_0 ;
  wire \program_counter_rep[0]_i_2_n_0 ;
  wire \program_counter_rep[1]_i_1_n_0 ;
  wire \program_counter_rep[1]_i_2_n_0 ;
  wire \program_counter_rep[2]_i_1_n_0 ;
  wire \program_counter_rep[2]_i_2_n_0 ;
  wire \program_counter_rep[3]_i_1_n_0 ;
  wire \program_counter_rep[3]_i_2_n_0 ;
  wire \program_counter_rep[4]_i_1_n_0 ;
  wire \program_counter_rep[4]_i_3_n_0 ;
  wire \program_counter_rep[5]_i_1_n_0 ;
  wire \program_counter_rep[5]_i_2_n_0 ;
  wire \program_counter_rep[6]_i_13_n_0 ;
  wire \program_counter_rep[6]_i_14_n_0 ;
  wire \program_counter_rep[6]_i_15_n_0 ;
  wire \program_counter_rep[6]_i_16_n_0 ;
  wire \program_counter_rep[6]_i_17_n_0 ;
  wire \program_counter_rep[6]_i_18_n_0 ;
  wire \program_counter_rep[6]_i_19_n_0 ;
  wire \program_counter_rep[6]_i_20_n_0 ;
  wire \program_counter_rep[6]_i_21_n_0 ;
  wire \program_counter_rep[6]_i_2_n_0 ;
  wire \program_counter_rep[6]_i_3_n_0 ;
  wire \program_counter_rep[6]_i_5_n_0 ;
  wire \program_counter_rep[6]_i_6_n_0 ;
  wire \program_counter_rep[6]_i_7_n_0 ;
  wire \program_counter_rep[6]_i_8_n_0 ;
  wire [31:0]read_input;
  wire \read_input[0]_i_1_n_0 ;
  wire \read_input[10]_i_1_n_0 ;
  wire \read_input[11]_i_1_n_0 ;
  wire \read_input[12]_i_1_n_0 ;
  wire \read_input[13]_i_1_n_0 ;
  wire \read_input[14]_i_1_n_0 ;
  wire \read_input[15]_i_1_n_0 ;
  wire \read_input[16]_i_1_n_0 ;
  wire \read_input[17]_i_1_n_0 ;
  wire \read_input[18]_i_1_n_0 ;
  wire \read_input[19]_i_1_n_0 ;
  wire \read_input[1]_i_1_n_0 ;
  wire \read_input[20]_i_1_n_0 ;
  wire \read_input[21]_i_1_n_0 ;
  wire \read_input[22]_i_1_n_0 ;
  wire \read_input[23]_i_1_n_0 ;
  wire \read_input[24]_i_1_n_0 ;
  wire \read_input[25]_i_1_n_0 ;
  wire \read_input[26]_i_1_n_0 ;
  wire \read_input[27]_i_1_n_0 ;
  wire \read_input[28]_i_1_n_0 ;
  wire \read_input[29]_i_1_n_0 ;
  wire \read_input[2]_i_1_n_0 ;
  wire \read_input[30]_i_1_n_0 ;
  wire \read_input[31]_i_1_n_0 ;
  wire \read_input[31]_i_2_n_0 ;
  wire \read_input[31]_i_4_n_0 ;
  wire \read_input[3]_i_1_n_0 ;
  wire \read_input[4]_i_1_n_0 ;
  wire \read_input[5]_i_1_n_0 ;
  wire \read_input[6]_i_1_n_0 ;
  wire \read_input[7]_i_1_n_0 ;
  wire \read_input[8]_i_1_n_0 ;
  wire \read_input[9]_i_1_n_0 ;
  wire [31:0]register_a;
  wire [31:0]register_b;
  wire [31:0]result;
  wire \result[0]_i_10_n_0 ;
  wire \result[0]_i_11_n_0 ;
  wire \result[0]_i_12_n_0 ;
  wire \result[0]_i_13_n_0 ;
  wire \result[0]_i_15_n_0 ;
  wire \result[0]_i_16_n_0 ;
  wire \result[0]_i_17_n_0 ;
  wire \result[0]_i_18_n_0 ;
  wire \result[0]_i_19_n_0 ;
  wire \result[0]_i_20_n_0 ;
  wire \result[0]_i_21__1_n_0 ;
  wire \result[0]_i_22_n_0 ;
  wire \result[0]_i_23_n_0 ;
  wire \result[0]_i_24_n_0 ;
  wire \result[0]_i_25_n_0 ;
  wire \result[0]_i_26_n_0 ;
  wire \result[0]_i_27_n_0 ;
  wire \result[0]_i_28_n_0 ;
  wire \result[0]_i_29_n_0 ;
  wire \result[0]_i_2_n_0 ;
  wire \result[0]_i_3_n_0 ;
  wire \result[0]_i_4__1_n_0 ;
  wire \result[0]_i_6_n_0 ;
  wire \result[0]_i_7_n_0 ;
  wire \result[0]_i_9_n_0 ;
  wire \result[10]_i_10_n_0 ;
  wire \result[10]_i_11_n_0 ;
  wire \result[10]_i_12_n_0 ;
  wire \result[10]_i_1_n_0 ;
  wire \result[10]_i_4_n_0 ;
  wire \result[10]_i_5_n_0 ;
  wire \result[10]_i_6_n_0 ;
  wire \result[10]_i_7_n_0 ;
  wire \result[10]_i_8_n_0 ;
  wire \result[10]_i_9_n_0 ;
  wire \result[11]_i_2_n_0 ;
  wire \result[11]_i_3_n_0 ;
  wire \result[12]_i_2_n_0 ;
  wire \result[12]_i_3_n_0 ;
  wire \result[13]_i_11_n_0 ;
  wire \result[13]_i_12_n_0 ;
  wire \result[13]_i_13_n_0 ;
  wire \result[13]_i_14_n_0 ;
  wire \result[13]_i_15_n_0 ;
  wire \result[13]_i_16_n_0 ;
  wire \result[13]_i_17_n_0 ;
  wire \result[13]_i_18_n_0 ;
  wire \result[13]_i_1_n_0 ;
  wire \result[13]_i_2_n_0 ;
  wire \result[13]_i_4_n_0 ;
  wire \result[13]_i_6__0_n_0 ;
  wire \result[13]_i_7__0_n_0 ;
  wire \result[14]_i_2_n_0 ;
  wire \result[14]_i_3_n_0 ;
  wire \result[15]_i_2_n_0 ;
  wire \result[15]_i_3_n_0 ;
  wire \result[16]_i_2_n_0 ;
  wire \result[16]_i_3_n_0 ;
  wire \result[17]_i_1_n_0 ;
  wire \result[17]_i_2_n_0 ;
  wire \result[18]_i_1_n_0 ;
  wire \result[18]_i_2_n_0 ;
  wire \result[19]_i_1_n_0 ;
  wire \result[19]_i_3_n_0 ;
  wire \result[19]_i_4_n_0 ;
  wire \result[19]_i_5_n_0 ;
  wire \result[19]_i_6_n_0 ;
  wire \result[19]_i_7_n_0 ;
  wire \result[1]_i_2_n_0 ;
  wire \result[1]_i_3_n_0 ;
  wire \result[20]_i_1_n_0 ;
  wire \result[20]_i_2_n_0 ;
  wire \result[21]_i_1_n_0 ;
  wire \result[21]_i_2_n_0 ;
  wire \result[22]_i_1_n_0 ;
  wire \result[22]_i_2_n_0 ;
  wire \result[23]_i_1_n_0 ;
  wire \result[23]_i_3_n_0 ;
  wire \result[23]_i_4_n_0 ;
  wire \result[23]_i_5_n_0 ;
  wire \result[23]_i_6_n_0 ;
  wire \result[23]_i_7_n_0 ;
  wire \result[24]_i_1_n_0 ;
  wire \result[24]_i_2_n_0 ;
  wire \result[25]_i_1_n_0 ;
  wire \result[25]_i_2_n_0 ;
  wire \result[26]_i_1_n_0 ;
  wire \result[26]_i_2_n_0 ;
  wire \result[27]_i_1_n_0 ;
  wire \result[27]_i_3_n_0 ;
  wire \result[27]_i_4_n_0 ;
  wire \result[27]_i_5_n_0 ;
  wire \result[27]_i_6_n_0 ;
  wire \result[27]_i_7_n_0 ;
  wire \result[28]_i_1_n_0 ;
  wire \result[28]_i_2_n_0 ;
  wire \result[29]_i_1_n_0 ;
  wire \result[29]_i_2_n_0 ;
  wire \result[2]_i_2_n_0 ;
  wire \result[2]_i_3_n_0 ;
  wire \result[30]_i_1_n_0 ;
  wire \result[30]_i_2_n_0 ;
  wire \result[31]_i_10_n_0 ;
  wire \result[31]_i_11_n_0 ;
  wire \result[31]_i_1_n_0 ;
  wire \result[31]_i_2_n_0 ;
  wire \result[31]_i_3_n_0 ;
  wire \result[31]_i_4_n_0 ;
  wire \result[31]_i_6_n_0 ;
  wire \result[31]_i_8_n_0 ;
  wire \result[31]_i_9_n_0 ;
  wire \result[3]_i_2_n_0 ;
  wire \result[3]_i_3_n_0 ;
  wire \result[4]_i_2_n_0 ;
  wire \result[4]_i_3_n_0 ;
  wire \result[5]_i_2_n_0 ;
  wire \result[5]_i_3_n_0 ;
  wire \result[6]_i_2_n_0 ;
  wire \result[6]_i_3_n_0 ;
  wire \result[6]_i_4_n_0 ;
  wire \result[7]_i_10_n_0 ;
  wire \result[7]_i_11_n_0 ;
  wire \result[7]_i_12_n_0 ;
  wire \result[7]_i_13_n_0 ;
  wire \result[7]_i_14_n_0 ;
  wire \result[7]_i_15_n_0 ;
  wire \result[7]_i_16_n_0 ;
  wire \result[7]_i_17_n_0 ;
  wire \result[7]_i_18_n_0 ;
  wire \result[7]_i_19_n_0 ;
  wire \result[7]_i_1_n_0 ;
  wire \result[7]_i_20_n_0 ;
  wire \result[7]_i_3_n_0 ;
  wire \result[7]_i_5_n_0 ;
  wire \result[7]_i_6_n_0 ;
  wire \result[7]_i_7_n_0 ;
  wire \result[7]_i_8_n_0 ;
  wire \result[7]_i_9_n_0 ;
  wire \result[8]_i_1_n_0 ;
  wire \result[8]_i_3_n_0 ;
  wire \result[9]_i_2_n_0 ;
  wire \result[9]_i_3_n_0 ;
  wire \result_reg[0]_i_14_n_0 ;
  wire \result_reg[0]_i_1_n_0 ;
  wire \result_reg[0]_i_8_n_0 ;
  wire \result_reg[10]_i_2_n_0 ;
  wire \result_reg[10]_i_2_n_4 ;
  wire \result_reg[10]_i_2_n_5 ;
  wire \result_reg[10]_i_2_n_6 ;
  wire \result_reg[10]_i_2_n_7 ;
  wire \result_reg[10]_i_3_n_0 ;
  wire \result_reg[11]_i_1_n_0 ;
  wire \result_reg[12]_i_1_n_0 ;
  wire \result_reg[13]_i_5_n_0 ;
  wire \result_reg[13]_i_5_n_4 ;
  wire \result_reg[13]_i_5_n_5 ;
  wire \result_reg[13]_i_5_n_6 ;
  wire \result_reg[13]_i_5_n_7 ;
  wire \result_reg[14]_i_1_n_0 ;
  wire \result_reg[15]_i_1_n_0 ;
  wire \result_reg[16]_i_1_n_0 ;
  wire \result_reg[19]_i_2_n_0 ;
  wire \result_reg[19]_i_2_n_4 ;
  wire \result_reg[19]_i_2_n_5 ;
  wire \result_reg[19]_i_2_n_6 ;
  wire \result_reg[19]_i_2_n_7 ;
  wire \result_reg[1]_i_1_n_0 ;
  wire \result_reg[23]_i_2_n_0 ;
  wire \result_reg[23]_i_2_n_4 ;
  wire \result_reg[23]_i_2_n_5 ;
  wire \result_reg[23]_i_2_n_6 ;
  wire \result_reg[23]_i_2_n_7 ;
  wire \result_reg[27]_i_2_n_0 ;
  wire \result_reg[27]_i_2_n_4 ;
  wire \result_reg[27]_i_2_n_5 ;
  wire \result_reg[27]_i_2_n_6 ;
  wire \result_reg[27]_i_2_n_7 ;
  wire \result_reg[2]_i_1_n_0 ;
  wire \result_reg[31]_i_5_n_4 ;
  wire \result_reg[31]_i_5_n_5 ;
  wire \result_reg[31]_i_5_n_6 ;
  wire \result_reg[31]_i_5_n_7 ;
  wire \result_reg[3]_i_1_n_0 ;
  wire \result_reg[4]_i_1_n_0 ;
  wire \result_reg[5]_i_1_n_0 ;
  wire \result_reg[6]_i_1_n_0 ;
  wire \result_reg[7]_i_2_n_0 ;
  wire \result_reg[7]_i_2_n_4 ;
  wire \result_reg[7]_i_2_n_5 ;
  wire \result_reg[7]_i_2_n_6 ;
  wire \result_reg[7]_i_2_n_7 ;
  wire \result_reg[7]_i_4_n_0 ;
  wire \result_reg[7]_i_4_n_4 ;
  wire \result_reg[7]_i_4_n_5 ;
  wire \result_reg[7]_i_4_n_6 ;
  wire \result_reg[7]_i_4_n_7 ;
  wire \result_reg[8]_i_2_n_0 ;
  wire \result_reg[8]_i_4_n_0 ;
  wire \result_reg[9]_i_1_n_0 ;
  wire \s_input_in1_ack[0]_i_1_n_0 ;
  wire \s_input_in2_ack[0]_i_1_n_0 ;
  wire \s_input_in2_ack[0]_i_2_n_0 ;
  wire \s_input_in2_ack[0]_i_3_n_0 ;
  wire \s_input_in2_ack[0]_i_4_n_0 ;
  wire \s_input_in2_ack[0]_i_5_n_0 ;
  wire \s_input_in2_ack[0]_i_6_n_0 ;
  wire \s_input_in2_ack[0]_i_7_n_0 ;
  wire \s_input_in2_ack[0]_i_8_n_0 ;
  wire \s_output_out[7]_i_1_n_0 ;
  wire \s_output_out[7]_i_2_n_0 ;
  wire \s_output_out[7]_i_3_n_0 ;
  wire \s_output_out[7]_i_4_n_0 ;
  wire \s_output_out[7]_i_5_n_0 ;
  wire \s_output_out[7]_i_6_n_0 ;
  wire \s_output_out[7]_i_7_n_0 ;
  wire \s_output_out[7]_i_8_n_0 ;
  wire \s_output_out_stb[0]_i_1_n_0 ;
  wire [31:0]\s_output_rs232_tx_reg[31] ;
  wire \state[0]_i_1_n_0 ;
  wire \state[0]_i_2_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state[2]_i_1_n_0 ;
  wire \state[2]_i_2_n_0 ;
  wire \state[2]_i_3_n_0 ;
  wire \state[2]_i_4_n_0 ;
  wire \state[2]_i_5_n_0 ;
  wire \state[2]_i_6_n_0 ;
  wire \state_reg_n_0_[0] ;
  wire \state_reg_n_0_[1] ;
  wire \state_reg_n_0_[2] ;
  wire [31:0]store_data;
  wire wire_139862652895888_ack;
  wire wire_139862652895888_stb;
  wire wire_139862652898552_ack;
  wire wire_139862652898552_stb;
  wire write_enable;
  wire write_enable_reg_0;
  wire [31:0]write_output;
  wire \write_output[31]_i_1_n_0 ;
  wire [7:0]write_value;
  wire \write_value[7]_i_3_n_0 ;
  wire NLW_memory_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_REGCEAREGCE_UNCONNECTED;
  wire NLW_memory_reg_0_REGCEB_UNCONNECTED;
  wire NLW_memory_reg_0_SBITERR_UNCONNECTED;
  wire [31:4]NLW_memory_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_1_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_1_REGCEAREGCE_UNCONNECTED;
  wire NLW_memory_reg_1_REGCEB_UNCONNECTED;
  wire NLW_memory_reg_1_SBITERR_UNCONNECTED;
  wire [31:4]NLW_memory_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_memory_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_2_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_2_REGCEAREGCE_UNCONNECTED;
  wire NLW_memory_reg_2_REGCEB_UNCONNECTED;
  wire NLW_memory_reg_2_SBITERR_UNCONNECTED;
  wire [31:4]NLW_memory_reg_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_memory_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_2_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_3_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_3_REGCEAREGCE_UNCONNECTED;
  wire NLW_memory_reg_3_REGCEB_UNCONNECTED;
  wire NLW_memory_reg_3_SBITERR_UNCONNECTED;
  wire [31:4]NLW_memory_reg_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_memory_reg_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_3_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_4_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_4_REGCEAREGCE_UNCONNECTED;
  wire NLW_memory_reg_4_REGCEB_UNCONNECTED;
  wire NLW_memory_reg_4_SBITERR_UNCONNECTED;
  wire [31:4]NLW_memory_reg_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_memory_reg_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_4_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_5_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_5_REGCEAREGCE_UNCONNECTED;
  wire NLW_memory_reg_5_REGCEB_UNCONNECTED;
  wire NLW_memory_reg_5_SBITERR_UNCONNECTED;
  wire [31:4]NLW_memory_reg_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_memory_reg_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_5_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_6_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_6_REGCEAREGCE_UNCONNECTED;
  wire NLW_memory_reg_6_REGCEB_UNCONNECTED;
  wire NLW_memory_reg_6_SBITERR_UNCONNECTED;
  wire [31:4]NLW_memory_reg_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_memory_reg_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_6_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_7_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_7_REGCEAREGCE_UNCONNECTED;
  wire NLW_memory_reg_7_REGCEB_UNCONNECTED;
  wire NLW_memory_reg_7_SBITERR_UNCONNECTED;
  wire [31:4]NLW_memory_reg_7_DOADO_UNCONNECTED;
  wire [31:0]NLW_memory_reg_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_7_RDADDRECC_UNCONNECTED;
  wire [2:0]\NLW_program_counter_reg[12]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_program_counter_reg[15]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_program_counter_reg[15]_i_3_O_UNCONNECTED ;
  wire [2:0]\NLW_program_counter_reg_rep[4]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_program_counter_reg_rep[6]_i_4_CO_UNCONNECTED ;
  wire [1:0]NLW_registers_reg_r1_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_15_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_15_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_15_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_15_30_31_DOB_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_15_30_31_DOC_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_15_30_31_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_15_6_11_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_15_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_15_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_15_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_15_30_31_DOB_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_15_30_31_DOC_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_15_30_31_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_15_6_11_DOD_UNCONNECTED;
  wire [2:0]\NLW_result_reg[0]_i_14_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_5_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[0]_i_8_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_8_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[10]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[10]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[13]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_result_reg[13]_i_3_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[13]_i_5_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[19]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[23]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[27]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[31]_i_5_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[7]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[7]_i_4_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[8]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[8]_i_4_CO_UNCONNECTED ;

  FDRE \address_a_2_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(address_a[0]),
        .Q(address_a_2[0]),
        .R(1'b0));
  FDRE \address_a_2_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(address_a[1]),
        .Q(address_a_2[1]),
        .R(1'b0));
  FDRE \address_a_2_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(address_a[2]),
        .Q(address_a_2[2]),
        .R(1'b0));
  FDRE \address_a_2_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(address_a[3]),
        .Q(address_a_2[3]),
        .R(1'b0));
  FDRE \address_b_2_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(\instruction_reg_n_0_[0] ),
        .Q(address_b_2[0]),
        .R(1'b0));
  FDRE \address_b_2_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(\instruction_reg_n_0_[1] ),
        .Q(address_b_2[1]),
        .R(1'b0));
  FDRE \address_b_2_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(\instruction_reg_n_0_[2] ),
        .Q(address_b_2[2]),
        .R(1'b0));
  FDRE \address_b_2_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(\instruction_reg_n_0_[3] ),
        .Q(address_b_2[3]),
        .R(1'b0));
  FDRE \address_z_2_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(address_z[0]),
        .Q(address_z_2[0]),
        .R(1'b0));
  FDRE \address_z_2_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(address_z[1]),
        .Q(address_z_2[1]),
        .R(1'b0));
  FDRE \address_z_2_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(address_z[2]),
        .Q(address_z_2[2]),
        .R(1'b0));
  FDRE \address_z_2_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(address_z[3]),
        .Q(address_z_2[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    \address_z_3[3]_i_1 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[0] ),
        .O(\address_z_3[3]_i_1_n_0 ));
  FDRE \address_z_3_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\address_z_3[3]_i_1_n_0 ),
        .D(address_z_2[0]),
        .Q(address_z_3[0]),
        .R(INTERNAL_RST_reg));
  FDRE \address_z_3_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\address_z_3[3]_i_1_n_0 ),
        .D(address_z_2[1]),
        .Q(address_z_3[1]),
        .R(INTERNAL_RST_reg));
  FDRE \address_z_3_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\address_z_3[3]_i_1_n_0 ),
        .D(address_z_2[2]),
        .Q(address_z_3[2]),
        .R(INTERNAL_RST_reg));
  FDRE \address_z_3_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\address_z_3[3]_i_1_n_0 ),
        .D(address_z_2[3]),
        .Q(address_z_3[3]),
        .R(INTERNAL_RST_reg));
  LUT6 #(
    .INIT(64'h7720202022558902)) 
    \instruction[0]_i_2 
       (.I0(\program_counter_reg_rep_n_0_[4] ),
        .I1(\program_counter_reg_rep_n_0_[2] ),
        .I2(\program_counter_reg_rep_n_0_[6] ),
        .I3(\program_counter_reg_rep_n_0_[1] ),
        .I4(\program_counter_reg_rep_n_0_[5] ),
        .I5(\program_counter_reg_rep_n_0_[3] ),
        .O(\instruction[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF005AFA000100012)) 
    \instruction[0]_i_3 
       (.I0(\program_counter_reg_rep_n_0_[4] ),
        .I1(\program_counter_reg_rep_n_0_[5] ),
        .I2(\program_counter_reg_rep_n_0_[1] ),
        .I3(\program_counter_reg_rep_n_0_[3] ),
        .I4(\program_counter_reg_rep_n_0_[2] ),
        .I5(\program_counter_reg_rep_n_0_[6] ),
        .O(\instruction[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0808000030008380)) 
    \instruction[15]_i_1 
       (.I0(\instruction[15]_i_2_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[0] ),
        .I2(\program_counter_reg_rep_n_0_[3] ),
        .I3(\instruction[15]_i_3_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[1] ),
        .I5(\program_counter_reg_rep_n_0_[4] ),
        .O(\instruction[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \instruction[15]_i_2 
       (.I0(\program_counter_reg_rep_n_0_[6] ),
        .I1(\program_counter_reg_rep_n_0_[2] ),
        .O(\instruction[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \instruction[15]_i_3 
       (.I0(\program_counter_reg_rep_n_0_[5] ),
        .I1(\program_counter_reg_rep_n_0_[2] ),
        .O(\instruction[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5340414153400006)) 
    \instruction[16]_i_2 
       (.I0(\program_counter_reg_rep_n_0_[4] ),
        .I1(\program_counter_reg_rep_n_0_[1] ),
        .I2(\program_counter_reg_rep_n_0_[3] ),
        .I3(\program_counter_reg_rep_n_0_[2] ),
        .I4(\program_counter_reg_rep_n_0_[6] ),
        .I5(\program_counter_reg_rep_n_0_[5] ),
        .O(\instruction[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC145E19010101800)) 
    \instruction[16]_i_3 
       (.I0(\program_counter_reg_rep_n_0_[4] ),
        .I1(\program_counter_reg_rep_n_0_[1] ),
        .I2(\program_counter_reg_rep_n_0_[3] ),
        .I3(\program_counter_reg_rep_n_0_[6] ),
        .I4(\program_counter_reg_rep_n_0_[5] ),
        .I5(\program_counter_reg_rep_n_0_[2] ),
        .O(\instruction[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hD539D53946118306)) 
    \instruction[17]_i_2 
       (.I0(\program_counter_reg_rep_n_0_[4] ),
        .I1(\program_counter_reg_rep_n_0_[1] ),
        .I2(\program_counter_reg_rep_n_0_[2] ),
        .I3(\program_counter_reg_rep_n_0_[3] ),
        .I4(\program_counter_reg_rep_n_0_[5] ),
        .I5(\program_counter_reg_rep_n_0_[6] ),
        .O(\instruction[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hE7E91511111CC4C8)) 
    \instruction[17]_i_3 
       (.I0(\program_counter_reg_rep_n_0_[4] ),
        .I1(\program_counter_reg_rep_n_0_[1] ),
        .I2(\program_counter_reg_rep_n_0_[6] ),
        .I3(\program_counter_reg_rep_n_0_[5] ),
        .I4(\program_counter_reg_rep_n_0_[3] ),
        .I5(\program_counter_reg_rep_n_0_[2] ),
        .O(\instruction[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA000A10840004020)) 
    \instruction[18]_i_2 
       (.I0(\program_counter_reg_rep_n_0_[4] ),
        .I1(\program_counter_reg_rep_n_0_[1] ),
        .I2(\program_counter_reg_rep_n_0_[6] ),
        .I3(\program_counter_reg_rep_n_0_[2] ),
        .I4(\program_counter_reg_rep_n_0_[5] ),
        .I5(\program_counter_reg_rep_n_0_[3] ),
        .O(\instruction[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA810880000050000)) 
    \instruction[18]_i_3 
       (.I0(\program_counter_reg_rep_n_0_[4] ),
        .I1(\program_counter_reg_rep_n_0_[6] ),
        .I2(\program_counter_reg_rep_n_0_[1] ),
        .I3(\program_counter_reg_rep_n_0_[2] ),
        .I4(\program_counter_reg_rep_n_0_[5] ),
        .I5(\program_counter_reg_rep_n_0_[3] ),
        .O(\instruction[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2F20000080528260)) 
    \instruction[19]_i_2 
       (.I0(\program_counter_reg_rep_n_0_[4] ),
        .I1(\program_counter_reg_rep_n_0_[6] ),
        .I2(\program_counter_reg_rep_n_0_[1] ),
        .I3(\program_counter_reg_rep_n_0_[2] ),
        .I4(\program_counter_reg_rep_n_0_[5] ),
        .I5(\program_counter_reg_rep_n_0_[3] ),
        .O(\instruction[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h03000C000C0C44C8)) 
    \instruction[19]_i_3 
       (.I0(\program_counter_reg_rep_n_0_[5] ),
        .I1(\program_counter_reg_rep_n_0_[4] ),
        .I2(\program_counter_reg_rep_n_0_[3] ),
        .I3(\program_counter_reg_rep_n_0_[2] ),
        .I4(\program_counter_reg_rep_n_0_[6] ),
        .I5(\program_counter_reg_rep_n_0_[1] ),
        .O(\instruction[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4080008043922044)) 
    \instruction[1]_i_2 
       (.I0(\program_counter_reg_rep_n_0_[4] ),
        .I1(\program_counter_reg_rep_n_0_[1] ),
        .I2(\program_counter_reg_rep_n_0_[3] ),
        .I3(\program_counter_reg_rep_n_0_[2] ),
        .I4(\program_counter_reg_rep_n_0_[5] ),
        .I5(\program_counter_reg_rep_n_0_[6] ),
        .O(\instruction[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00008888444DAA04)) 
    \instruction[1]_i_3 
       (.I0(\program_counter_reg_rep_n_0_[4] ),
        .I1(\program_counter_reg_rep_n_0_[6] ),
        .I2(\program_counter_reg_rep_n_0_[5] ),
        .I3(\program_counter_reg_rep_n_0_[2] ),
        .I4(\program_counter_reg_rep_n_0_[3] ),
        .I5(\program_counter_reg_rep_n_0_[1] ),
        .O(\instruction[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4141301041410007)) 
    \instruction[20]_i_2 
       (.I0(\program_counter_reg_rep_n_0_[4] ),
        .I1(\program_counter_reg_rep_n_0_[1] ),
        .I2(\program_counter_reg_rep_n_0_[3] ),
        .I3(\program_counter_reg_rep_n_0_[6] ),
        .I4(\program_counter_reg_rep_n_0_[5] ),
        .I5(\program_counter_reg_rep_n_0_[2] ),
        .O(\instruction[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF04505A000400000)) 
    \instruction[20]_i_3 
       (.I0(\program_counter_reg_rep_n_0_[4] ),
        .I1(\program_counter_reg_rep_n_0_[5] ),
        .I2(\program_counter_reg_rep_n_0_[1] ),
        .I3(\program_counter_reg_rep_n_0_[3] ),
        .I4(\program_counter_reg_rep_n_0_[2] ),
        .I5(\program_counter_reg_rep_n_0_[6] ),
        .O(\instruction[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0F000C303B700377)) 
    \instruction[21]_i_2 
       (.I0(\program_counter_reg_rep_n_0_[5] ),
        .I1(\program_counter_reg_rep_n_0_[4] ),
        .I2(\program_counter_reg_rep_n_0_[1] ),
        .I3(\program_counter_reg_rep_n_0_[2] ),
        .I4(\program_counter_reg_rep_n_0_[3] ),
        .I5(\program_counter_reg_rep_n_0_[6] ),
        .O(\instruction[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0D505AAC2F00000)) 
    \instruction[21]_i_3 
       (.I0(\program_counter_reg_rep_n_0_[4] ),
        .I1(\program_counter_reg_rep_n_0_[5] ),
        .I2(\program_counter_reg_rep_n_0_[1] ),
        .I3(\program_counter_reg_rep_n_0_[3] ),
        .I4(\program_counter_reg_rep_n_0_[2] ),
        .I5(\program_counter_reg_rep_n_0_[6] ),
        .O(\instruction[21]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \instruction[22]_i_2 
       (.I0(\program_counter_reg_rep_n_0_[3] ),
        .I1(\program_counter_reg_rep_n_0_[5] ),
        .I2(\program_counter_reg_rep_n_0_[2] ),
        .I3(\program_counter_reg_rep_n_0_[6] ),
        .I4(\program_counter_reg_rep_n_0_[4] ),
        .O(\instruction[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0800000009000001)) 
    \instruction[22]_i_3 
       (.I0(\program_counter_reg_rep_n_0_[4] ),
        .I1(\program_counter_reg_rep_n_0_[6] ),
        .I2(\program_counter_reg_rep_n_0_[5] ),
        .I3(\program_counter_reg_rep_n_0_[2] ),
        .I4(\program_counter_reg_rep_n_0_[3] ),
        .I5(\program_counter_reg_rep_n_0_[1] ),
        .O(\instruction[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h810183A2A06A82E0)) 
    \instruction[23]_i_2 
       (.I0(\program_counter_reg_rep_n_0_[4] ),
        .I1(\program_counter_reg_rep_n_0_[1] ),
        .I2(\program_counter_reg_rep_n_0_[2] ),
        .I3(\program_counter_reg_rep_n_0_[5] ),
        .I4(\program_counter_reg_rep_n_0_[6] ),
        .I5(\program_counter_reg_rep_n_0_[3] ),
        .O(\instruction[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h52701200C5E5053E)) 
    \instruction[23]_i_3 
       (.I0(\program_counter_reg_rep_n_0_[4] ),
        .I1(\program_counter_reg_rep_n_0_[1] ),
        .I2(\program_counter_reg_rep_n_0_[3] ),
        .I3(\program_counter_reg_rep_n_0_[6] ),
        .I4(\program_counter_reg_rep_n_0_[5] ),
        .I5(\program_counter_reg_rep_n_0_[2] ),
        .O(\instruction[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3FEE3FEE7E7DDA0E)) 
    \instruction[24]_i_2 
       (.I0(\program_counter_reg_rep_n_0_[4] ),
        .I1(\program_counter_reg_rep_n_0_[1] ),
        .I2(\program_counter_reg_rep_n_0_[2] ),
        .I3(\program_counter_reg_rep_n_0_[3] ),
        .I4(\program_counter_reg_rep_n_0_[5] ),
        .I5(\program_counter_reg_rep_n_0_[6] ),
        .O(\instruction[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEDFEFF4FEDFE3A08)) 
    \instruction[24]_i_3 
       (.I0(\program_counter_reg_rep_n_0_[4] ),
        .I1(\program_counter_reg_rep_n_0_[1] ),
        .I2(\program_counter_reg_rep_n_0_[3] ),
        .I3(\program_counter_reg_rep_n_0_[2] ),
        .I4(\program_counter_reg_rep_n_0_[6] ),
        .I5(\program_counter_reg_rep_n_0_[5] ),
        .O(\instruction[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0A4A9B9108412A20)) 
    \instruction[25]_i_2 
       (.I0(\program_counter_reg_rep_n_0_[4] ),
        .I1(\program_counter_reg_rep_n_0_[1] ),
        .I2(\program_counter_reg_rep_n_0_[2] ),
        .I3(\program_counter_reg_rep_n_0_[5] ),
        .I4(\program_counter_reg_rep_n_0_[3] ),
        .I5(\program_counter_reg_rep_n_0_[6] ),
        .O(\instruction[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0ABAA002833AC0)) 
    \instruction[25]_i_3 
       (.I0(\program_counter_reg_rep_n_0_[4] ),
        .I1(\program_counter_reg_rep_n_0_[1] ),
        .I2(\program_counter_reg_rep_n_0_[3] ),
        .I3(\program_counter_reg_rep_n_0_[5] ),
        .I4(\program_counter_reg_rep_n_0_[2] ),
        .I5(\program_counter_reg_rep_n_0_[6] ),
        .O(\instruction[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h200F20D0B0A01000)) 
    \instruction[26]_i_2 
       (.I0(\program_counter_reg_rep_n_0_[1] ),
        .I1(\program_counter_reg_rep_n_0_[5] ),
        .I2(\program_counter_reg_rep_n_0_[4] ),
        .I3(\program_counter_reg_rep_n_0_[2] ),
        .I4(\program_counter_reg_rep_n_0_[6] ),
        .I5(\program_counter_reg_rep_n_0_[3] ),
        .O(\instruction[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h001A00104D1A4220)) 
    \instruction[26]_i_3 
       (.I0(\program_counter_reg_rep_n_0_[4] ),
        .I1(\program_counter_reg_rep_n_0_[3] ),
        .I2(\program_counter_reg_rep_n_0_[1] ),
        .I3(\program_counter_reg_rep_n_0_[2] ),
        .I4(\program_counter_reg_rep_n_0_[5] ),
        .I5(\program_counter_reg_rep_n_0_[6] ),
        .O(\instruction[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC3808C800C008C80)) 
    \instruction[27]_i_2 
       (.I0(\program_counter_reg_rep_n_0_[6] ),
        .I1(\program_counter_reg_rep_n_0_[4] ),
        .I2(\program_counter_reg_rep_n_0_[3] ),
        .I3(\program_counter_reg_rep_n_0_[5] ),
        .I4(\program_counter_reg_rep_n_0_[2] ),
        .I5(\program_counter_reg_rep_n_0_[1] ),
        .O(\instruction[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0C00F8080C08C040)) 
    \instruction[27]_i_3 
       (.I0(\program_counter_reg_rep_n_0_[5] ),
        .I1(\program_counter_reg_rep_n_0_[4] ),
        .I2(\program_counter_reg_rep_n_0_[3] ),
        .I3(\program_counter_reg_rep_n_0_[6] ),
        .I4(\program_counter_reg_rep_n_0_[2] ),
        .I5(\program_counter_reg_rep_n_0_[1] ),
        .O(\instruction[27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h40003800)) 
    \instruction[2]_i_2 
       (.I0(\program_counter_reg_rep_n_0_[4] ),
        .I1(\program_counter_reg_rep_n_0_[1] ),
        .I2(\program_counter_reg_rep_n_0_[2] ),
        .I3(\program_counter_reg_rep_n_0_[5] ),
        .I4(\program_counter_reg_rep_n_0_[3] ),
        .O(\instruction[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000C08000C3808)) 
    \instruction[2]_i_3 
       (.I0(\program_counter_reg_rep_n_0_[5] ),
        .I1(\program_counter_reg_rep_n_0_[4] ),
        .I2(\program_counter_reg_rep_n_0_[3] ),
        .I3(\program_counter_reg_rep_n_0_[6] ),
        .I4(\program_counter_reg_rep_n_0_[2] ),
        .I5(\program_counter_reg_rep_n_0_[1] ),
        .O(\instruction[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4DA349A145920010)) 
    \instruction[3]_i_2 
       (.I0(\program_counter_reg_rep_n_0_[4] ),
        .I1(\program_counter_reg_rep_n_0_[1] ),
        .I2(\program_counter_reg_rep_n_0_[3] ),
        .I3(\program_counter_reg_rep_n_0_[2] ),
        .I4(\program_counter_reg_rep_n_0_[5] ),
        .I5(\program_counter_reg_rep_n_0_[6] ),
        .O(\instruction[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1A1A7878008110C0)) 
    \instruction[3]_i_3 
       (.I0(\program_counter_reg_rep_n_0_[4] ),
        .I1(\program_counter_reg_rep_n_0_[1] ),
        .I2(\program_counter_reg_rep_n_0_[3] ),
        .I3(\program_counter_reg_rep_n_0_[5] ),
        .I4(\program_counter_reg_rep_n_0_[2] ),
        .I5(\program_counter_reg_rep_n_0_[6] ),
        .O(\instruction[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h10A810888FA08000)) 
    \instruction[4]_i_2 
       (.I0(\program_counter_reg_rep_n_0_[4] ),
        .I1(\program_counter_reg_rep_n_0_[6] ),
        .I2(\program_counter_reg_rep_n_0_[1] ),
        .I3(\program_counter_reg_rep_n_0_[2] ),
        .I4(\program_counter_reg_rep_n_0_[5] ),
        .I5(\program_counter_reg_rep_n_0_[3] ),
        .O(\instruction[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCC00CC08000CF808)) 
    \instruction[4]_i_3 
       (.I0(\program_counter_reg_rep_n_0_[5] ),
        .I1(\program_counter_reg_rep_n_0_[4] ),
        .I2(\program_counter_reg_rep_n_0_[3] ),
        .I3(\program_counter_reg_rep_n_0_[6] ),
        .I4(\program_counter_reg_rep_n_0_[2] ),
        .I5(\program_counter_reg_rep_n_0_[1] ),
        .O(\instruction[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h40001800)) 
    \instruction[5]_i_2 
       (.I0(\program_counter_reg_rep_n_0_[4] ),
        .I1(\program_counter_reg_rep_n_0_[1] ),
        .I2(\program_counter_reg_rep_n_0_[2] ),
        .I3(\program_counter_reg_rep_n_0_[5] ),
        .I4(\program_counter_reg_rep_n_0_[3] ),
        .O(\instruction[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000C08080CF808)) 
    \instruction[5]_i_3 
       (.I0(\program_counter_reg_rep_n_0_[5] ),
        .I1(\program_counter_reg_rep_n_0_[4] ),
        .I2(\program_counter_reg_rep_n_0_[3] ),
        .I3(\program_counter_reg_rep_n_0_[6] ),
        .I4(\program_counter_reg_rep_n_0_[2] ),
        .I5(\program_counter_reg_rep_n_0_[1] ),
        .O(\instruction[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h30C8008883008000)) 
    \instruction[6]_i_2 
       (.I0(\program_counter_reg_rep_n_0_[6] ),
        .I1(\program_counter_reg_rep_n_0_[4] ),
        .I2(\program_counter_reg_rep_n_0_[1] ),
        .I3(\program_counter_reg_rep_n_0_[2] ),
        .I4(\program_counter_reg_rep_n_0_[5] ),
        .I5(\program_counter_reg_rep_n_0_[3] ),
        .O(\instruction[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h20200040)) 
    \instruction[6]_i_3 
       (.I0(\program_counter_reg_rep_n_0_[4] ),
        .I1(\program_counter_reg_rep_n_0_[3] ),
        .I2(\program_counter_reg_rep_n_0_[6] ),
        .I3(\program_counter_reg_rep_n_0_[2] ),
        .I4(\program_counter_reg_rep_n_0_[1] ),
        .O(\instruction[6]_i_3_n_0 ));
  FDRE \instruction_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\instruction_reg[0]_i_1_n_0 ),
        .Q(\instruction_reg_n_0_[0] ),
        .R(1'b0));
  MUXF7 \instruction_reg[0]_i_1 
       (.I0(\instruction[0]_i_2_n_0 ),
        .I1(\instruction[0]_i_3_n_0 ),
        .O(\instruction_reg[0]_i_1_n_0 ),
        .S(\program_counter_reg_rep_n_0_[0] ));
  FDRE \instruction_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\instruction[15]_i_1_n_0 ),
        .Q(\instruction_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \instruction_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\instruction_reg[16]_i_1_n_0 ),
        .Q(address_a[0]),
        .R(1'b0));
  MUXF7 \instruction_reg[16]_i_1 
       (.I0(\instruction[16]_i_2_n_0 ),
        .I1(\instruction[16]_i_3_n_0 ),
        .O(\instruction_reg[16]_i_1_n_0 ),
        .S(\program_counter_reg_rep_n_0_[0] ));
  FDRE \instruction_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\instruction_reg[17]_i_1_n_0 ),
        .Q(address_a[1]),
        .R(1'b0));
  MUXF7 \instruction_reg[17]_i_1 
       (.I0(\instruction[17]_i_2_n_0 ),
        .I1(\instruction[17]_i_3_n_0 ),
        .O(\instruction_reg[17]_i_1_n_0 ),
        .S(\program_counter_reg_rep_n_0_[0] ));
  FDRE \instruction_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\instruction_reg[18]_i_1_n_0 ),
        .Q(address_a[2]),
        .R(1'b0));
  MUXF7 \instruction_reg[18]_i_1 
       (.I0(\instruction[18]_i_2_n_0 ),
        .I1(\instruction[18]_i_3_n_0 ),
        .O(\instruction_reg[18]_i_1_n_0 ),
        .S(\program_counter_reg_rep_n_0_[0] ));
  FDRE \instruction_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\instruction_reg[19]_i_1_n_0 ),
        .Q(address_a[3]),
        .R(1'b0));
  MUXF7 \instruction_reg[19]_i_1 
       (.I0(\instruction[19]_i_2_n_0 ),
        .I1(\instruction[19]_i_3_n_0 ),
        .O(\instruction_reg[19]_i_1_n_0 ),
        .S(\program_counter_reg_rep_n_0_[0] ));
  FDRE \instruction_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\instruction_reg[1]_i_1_n_0 ),
        .Q(\instruction_reg_n_0_[1] ),
        .R(1'b0));
  MUXF7 \instruction_reg[1]_i_1 
       (.I0(\instruction[1]_i_2_n_0 ),
        .I1(\instruction[1]_i_3_n_0 ),
        .O(\instruction_reg[1]_i_1_n_0 ),
        .S(\program_counter_reg_rep_n_0_[0] ));
  FDRE \instruction_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\instruction_reg[20]_i_1_n_0 ),
        .Q(address_z[0]),
        .R(1'b0));
  MUXF7 \instruction_reg[20]_i_1 
       (.I0(\instruction[20]_i_2_n_0 ),
        .I1(\instruction[20]_i_3_n_0 ),
        .O(\instruction_reg[20]_i_1_n_0 ),
        .S(\program_counter_reg_rep_n_0_[0] ));
  FDRE \instruction_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\instruction_reg[21]_i_1_n_0 ),
        .Q(address_z[1]),
        .R(1'b0));
  MUXF7 \instruction_reg[21]_i_1 
       (.I0(\instruction[21]_i_2_n_0 ),
        .I1(\instruction[21]_i_3_n_0 ),
        .O(\instruction_reg[21]_i_1_n_0 ),
        .S(\program_counter_reg_rep_n_0_[0] ));
  FDRE \instruction_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\instruction_reg[22]_i_1_n_0 ),
        .Q(address_z[2]),
        .R(1'b0));
  MUXF7 \instruction_reg[22]_i_1 
       (.I0(\instruction[22]_i_2_n_0 ),
        .I1(\instruction[22]_i_3_n_0 ),
        .O(\instruction_reg[22]_i_1_n_0 ),
        .S(\program_counter_reg_rep_n_0_[0] ));
  FDRE \instruction_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\instruction_reg[23]_i_1_n_0 ),
        .Q(address_z[3]),
        .R(1'b0));
  MUXF7 \instruction_reg[23]_i_1 
       (.I0(\instruction[23]_i_2_n_0 ),
        .I1(\instruction[23]_i_3_n_0 ),
        .O(\instruction_reg[23]_i_1_n_0 ),
        .S(\program_counter_reg_rep_n_0_[0] ));
  FDRE \instruction_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\instruction_reg[24]_i_1_n_0 ),
        .Q(opcode[0]),
        .R(1'b0));
  MUXF7 \instruction_reg[24]_i_1 
       (.I0(\instruction[24]_i_2_n_0 ),
        .I1(\instruction[24]_i_3_n_0 ),
        .O(\instruction_reg[24]_i_1_n_0 ),
        .S(\program_counter_reg_rep_n_0_[0] ));
  FDRE \instruction_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\instruction_reg[25]_i_1_n_0 ),
        .Q(opcode[1]),
        .R(1'b0));
  MUXF7 \instruction_reg[25]_i_1 
       (.I0(\instruction[25]_i_2_n_0 ),
        .I1(\instruction[25]_i_3_n_0 ),
        .O(\instruction_reg[25]_i_1_n_0 ),
        .S(\program_counter_reg_rep_n_0_[0] ));
  FDRE \instruction_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\instruction_reg[26]_i_1_n_0 ),
        .Q(opcode[2]),
        .R(1'b0));
  MUXF7 \instruction_reg[26]_i_1 
       (.I0(\instruction[26]_i_2_n_0 ),
        .I1(\instruction[26]_i_3_n_0 ),
        .O(\instruction_reg[26]_i_1_n_0 ),
        .S(\program_counter_reg_rep_n_0_[0] ));
  FDRE \instruction_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\instruction_reg[27]_i_1_n_0 ),
        .Q(opcode[3]),
        .R(1'b0));
  MUXF7 \instruction_reg[27]_i_1 
       (.I0(\instruction[27]_i_2_n_0 ),
        .I1(\instruction[27]_i_3_n_0 ),
        .O(\instruction_reg[27]_i_1_n_0 ),
        .S(\program_counter_reg_rep_n_0_[0] ));
  FDRE \instruction_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\instruction_reg[2]_i_1_n_0 ),
        .Q(\instruction_reg_n_0_[2] ),
        .R(1'b0));
  MUXF7 \instruction_reg[2]_i_1 
       (.I0(\instruction[2]_i_2_n_0 ),
        .I1(\instruction[2]_i_3_n_0 ),
        .O(\instruction_reg[2]_i_1_n_0 ),
        .S(\program_counter_reg_rep_n_0_[0] ));
  FDRE \instruction_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\instruction_reg[3]_i_1_n_0 ),
        .Q(\instruction_reg_n_0_[3] ),
        .R(1'b0));
  MUXF7 \instruction_reg[3]_i_1 
       (.I0(\instruction[3]_i_2_n_0 ),
        .I1(\instruction[3]_i_3_n_0 ),
        .O(\instruction_reg[3]_i_1_n_0 ),
        .S(\program_counter_reg_rep_n_0_[0] ));
  FDRE \instruction_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\instruction_reg[4]_i_1_n_0 ),
        .Q(\instruction_reg_n_0_[4] ),
        .R(1'b0));
  MUXF7 \instruction_reg[4]_i_1 
       (.I0(\instruction[4]_i_2_n_0 ),
        .I1(\instruction[4]_i_3_n_0 ),
        .O(\instruction_reg[4]_i_1_n_0 ),
        .S(\program_counter_reg_rep_n_0_[0] ));
  FDRE \instruction_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\instruction_reg[5]_i_1_n_0 ),
        .Q(\instruction_reg_n_0_[5] ),
        .R(1'b0));
  MUXF7 \instruction_reg[5]_i_1 
       (.I0(\instruction[5]_i_2_n_0 ),
        .I1(\instruction[5]_i_3_n_0 ),
        .O(\instruction_reg[5]_i_1_n_0 ),
        .S(\program_counter_reg_rep_n_0_[0] ));
  FDRE \instruction_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\instruction_reg[6]_i_1_n_0 ),
        .Q(\instruction_reg_n_0_[6] ),
        .R(1'b0));
  MUXF7 \instruction_reg[6]_i_1 
       (.I0(\instruction[6]_i_2_n_0 ),
        .I1(\instruction[6]_i_3_n_0 ),
        .O(\instruction_reg[6]_i_1_n_0 ),
        .S(\program_counter_reg_rep_n_0_[0] ));
  FDRE \literal_2_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(\instruction_reg_n_0_[15] ),
        .Q(literal_2[15]),
        .R(1'b0));
  FDRE \literal_2_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(\instruction_reg_n_0_[4] ),
        .Q(literal_2[4]),
        .R(1'b0));
  FDRE \literal_2_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(\instruction_reg_n_0_[5] ),
        .Q(literal_2[5]),
        .R(1'b0));
  FDRE \literal_2_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(\instruction_reg_n_0_[6] ),
        .Q(literal_2[6]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "131104" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    memory_reg_0
       (.ADDRARDADDR({1'b1,\read_input[12]_i_1_n_0 ,\read_input[11]_i_1_n_0 ,\read_input[10]_i_1_n_0 ,\read_input[9]_i_1_n_0 ,\read_input[8]_i_1_n_0 ,\read_input[7]_i_1_n_0 ,\read_input[6]_i_1_n_0 ,\read_input[5]_i_1_n_0 ,\read_input[4]_i_1_n_0 ,\read_input[3]_i_1_n_0 ,\read_input[2]_i_1_n_0 ,\read_input[1]_i_1_n_0 ,\read_input[0]_i_1_n_0 ,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_memory_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_memory_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,store_data[3:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_memory_reg_0_DOADO_UNCONNECTED[31:4],load_data[3:0]}),
        .DOBDO(NLW_memory_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_memory_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_memory_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(NLW_memory_reg_0_REGCEAREGCE_UNCONNECTED),
        .REGCEB(NLW_memory_reg_0_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,p_0_in}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    memory_reg_0_i_1
       (.I0(opcode_2[0]),
        .I1(opcode_2[1]),
        .I2(opcode_2[2]),
        .I3(opcode_2[3]),
        .I4(opcode_20),
        .I5(\state_reg_n_0_[0] ),
        .O(p_0_in));
  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=NEW" *) 
  (* RTL_RAM_BITS = "131104" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    memory_reg_1
       (.ADDRARDADDR({1'b1,\read_input[12]_i_1_n_0 ,\read_input[11]_i_1_n_0 ,\read_input[10]_i_1_n_0 ,\read_input[9]_i_1_n_0 ,\read_input[8]_i_1_n_0 ,\read_input[7]_i_1_n_0 ,\read_input[6]_i_1_n_0 ,\read_input[5]_i_1_n_0 ,\read_input[4]_i_1_n_0 ,\read_input[3]_i_1_n_0 ,\read_input[2]_i_1_n_0 ,\read_input[1]_i_1_n_0 ,\read_input[0]_i_1_n_0 ,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_memory_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_memory_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,store_data[7:4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_memory_reg_1_DOADO_UNCONNECTED[31:4],load_data[7:4]}),
        .DOBDO(NLW_memory_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_memory_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_1_ENARDEN_cooolgate_en_sig_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_memory_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(NLW_memory_reg_1_REGCEAREGCE_UNCONNECTED),
        .REGCEB(NLW_memory_reg_1_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_1_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,p_0_in}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hff02)) 
    memory_reg_1_ENARDEN_cooolgate_en_gate_1
       (.I0(\state[2]_i_1_n_0 ),
        .I1(\state[0]_i_1_n_0 ),
        .I2(INTERNAL_RST_reg),
        .I3(p_0_in),
        .O(memory_reg_1_ENARDEN_cooolgate_en_sig_1));
  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=NEW" *) 
  (* RTL_RAM_BITS = "131104" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    memory_reg_2
       (.ADDRARDADDR({1'b1,\read_input[12]_i_1_n_0 ,\read_input[11]_i_1_n_0 ,\read_input[10]_i_1_n_0 ,\read_input[9]_i_1_n_0 ,\read_input[8]_i_1_n_0 ,\read_input[7]_i_1_n_0 ,\read_input[6]_i_1_n_0 ,\read_input[5]_i_1_n_0 ,\read_input[4]_i_1_n_0 ,\read_input[3]_i_1_n_0 ,\read_input[2]_i_1_n_0 ,\read_input[1]_i_1_n_0 ,\read_input[0]_i_1_n_0 ,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_memory_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_memory_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,store_data[11:8]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_memory_reg_2_DOADO_UNCONNECTED[31:4],load_data[11:8]}),
        .DOBDO(NLW_memory_reg_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_memory_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_2_ENARDEN_cooolgate_en_sig_2),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_memory_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(NLW_memory_reg_2_REGCEAREGCE_UNCONNECTED),
        .REGCEB(NLW_memory_reg_2_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_2_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,p_0_in}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hff02)) 
    memory_reg_2_ENARDEN_cooolgate_en_gate_3
       (.I0(\state[2]_i_1_n_0 ),
        .I1(\state[0]_i_1_n_0 ),
        .I2(INTERNAL_RST_reg),
        .I3(p_0_in),
        .O(memory_reg_2_ENARDEN_cooolgate_en_sig_2));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_2_i_1
       (.I0(result[11]),
        .I1(operand_b1),
        .I2(register_b[11]),
        .O(store_data[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_2_i_2
       (.I0(result[10]),
        .I1(operand_b1),
        .I2(register_b[10]),
        .O(store_data[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_2_i_3
       (.I0(result[9]),
        .I1(operand_b1),
        .I2(register_b[9]),
        .O(store_data[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_2_i_4
       (.I0(result[8]),
        .I1(operand_b1),
        .I2(register_b[8]),
        .O(store_data[8]));
  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=NEW" *) 
  (* RTL_RAM_BITS = "131104" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "12" *) 
  (* bram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    memory_reg_3
       (.ADDRARDADDR({1'b1,\read_input[12]_i_1_n_0 ,\read_input[11]_i_1_n_0 ,\read_input[10]_i_1_n_0 ,\read_input[9]_i_1_n_0 ,\read_input[8]_i_1_n_0 ,\read_input[7]_i_1_n_0 ,\read_input[6]_i_1_n_0 ,\read_input[5]_i_1_n_0 ,\read_input[4]_i_1_n_0 ,\read_input[3]_i_1_n_0 ,\read_input[2]_i_1_n_0 ,\read_input[1]_i_1_n_0 ,\read_input[0]_i_1_n_0 ,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_memory_reg_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_memory_reg_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,store_data[15:12]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_memory_reg_3_DOADO_UNCONNECTED[31:4],load_data[15:12]}),
        .DOBDO(NLW_memory_reg_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_memory_reg_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_3_ENARDEN_cooolgate_en_sig_3),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_memory_reg_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(NLW_memory_reg_3_REGCEAREGCE_UNCONNECTED),
        .REGCEB(NLW_memory_reg_3_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_3_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,p_0_in}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hff02)) 
    memory_reg_3_ENARDEN_cooolgate_en_gate_5
       (.I0(\state[2]_i_1_n_0 ),
        .I1(\state[0]_i_1_n_0 ),
        .I2(INTERNAL_RST_reg),
        .I3(p_0_in),
        .O(memory_reg_3_ENARDEN_cooolgate_en_sig_3));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_3_i_1
       (.I0(result[15]),
        .I1(operand_b1),
        .I2(register_b[15]),
        .O(store_data[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_3_i_2
       (.I0(result[14]),
        .I1(operand_b1),
        .I2(register_b[14]),
        .O(store_data[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_3_i_3
       (.I0(result[13]),
        .I1(operand_b1),
        .I2(register_b[13]),
        .O(store_data[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_3_i_4
       (.I0(result[12]),
        .I1(operand_b1),
        .I2(register_b[12]),
        .O(store_data[12]));
  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=NEW" *) 
  (* RTL_RAM_BITS = "131104" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "16" *) 
  (* bram_slice_end = "19" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    memory_reg_4
       (.ADDRARDADDR({1'b1,\read_input[12]_i_1_n_0 ,\read_input[11]_i_1_n_0 ,\read_input[10]_i_1_n_0 ,\read_input[9]_i_1_n_0 ,\read_input[8]_i_1_n_0 ,\read_input[7]_i_1_n_0 ,\read_input[6]_i_1_n_0 ,\read_input[5]_i_1_n_0 ,\read_input[4]_i_1_n_0 ,\read_input[3]_i_1_n_0 ,\read_input[2]_i_1_n_0 ,\read_input[1]_i_1_n_0 ,\read_input[0]_i_1_n_0 ,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_memory_reg_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_memory_reg_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,store_data[19:16]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_memory_reg_4_DOADO_UNCONNECTED[31:4],load_data[19:16]}),
        .DOBDO(NLW_memory_reg_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_memory_reg_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_4_ENARDEN_cooolgate_en_sig_4),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_memory_reg_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(NLW_memory_reg_4_REGCEAREGCE_UNCONNECTED),
        .REGCEB(NLW_memory_reg_4_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_4_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,p_0_in}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hff02)) 
    memory_reg_4_ENARDEN_cooolgate_en_gate_7
       (.I0(\state[2]_i_1_n_0 ),
        .I1(\state[0]_i_1_n_0 ),
        .I2(INTERNAL_RST_reg),
        .I3(p_0_in),
        .O(memory_reg_4_ENARDEN_cooolgate_en_sig_4));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_4_i_1
       (.I0(result[19]),
        .I1(operand_b1),
        .I2(register_b[19]),
        .O(store_data[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_4_i_2
       (.I0(result[18]),
        .I1(operand_b1),
        .I2(register_b[18]),
        .O(store_data[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_4_i_3
       (.I0(result[17]),
        .I1(operand_b1),
        .I2(register_b[17]),
        .O(store_data[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_4_i_4
       (.I0(result[16]),
        .I1(operand_b1),
        .I2(register_b[16]),
        .O(store_data[16]));
  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=NEW" *) 
  (* RTL_RAM_BITS = "131104" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "20" *) 
  (* bram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    memory_reg_5
       (.ADDRARDADDR({1'b1,\read_input[12]_i_1_n_0 ,\read_input[11]_i_1_n_0 ,\read_input[10]_i_1_n_0 ,\read_input[9]_i_1_n_0 ,\read_input[8]_i_1_n_0 ,\read_input[7]_i_1_n_0 ,\read_input[6]_i_1_n_0 ,\read_input[5]_i_1_n_0 ,\read_input[4]_i_1_n_0 ,\read_input[3]_i_1_n_0 ,\read_input[2]_i_1_n_0 ,\read_input[1]_i_1_n_0 ,\read_input[0]_i_1_n_0 ,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_memory_reg_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_memory_reg_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,store_data[23:20]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_memory_reg_5_DOADO_UNCONNECTED[31:4],load_data[23:20]}),
        .DOBDO(NLW_memory_reg_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_memory_reg_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_5_ENARDEN_cooolgate_en_sig_5),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_memory_reg_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(NLW_memory_reg_5_REGCEAREGCE_UNCONNECTED),
        .REGCEB(NLW_memory_reg_5_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_5_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,p_0_in}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hff02)) 
    memory_reg_5_ENARDEN_cooolgate_en_gate_9
       (.I0(\state[2]_i_1_n_0 ),
        .I1(\state[0]_i_1_n_0 ),
        .I2(INTERNAL_RST_reg),
        .I3(p_0_in),
        .O(memory_reg_5_ENARDEN_cooolgate_en_sig_5));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_5_i_1
       (.I0(result[23]),
        .I1(operand_b1),
        .I2(register_b[23]),
        .O(store_data[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_5_i_2
       (.I0(result[22]),
        .I1(operand_b1),
        .I2(register_b[22]),
        .O(store_data[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_5_i_3
       (.I0(result[21]),
        .I1(operand_b1),
        .I2(register_b[21]),
        .O(store_data[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_5_i_4
       (.I0(result[20]),
        .I1(operand_b1),
        .I2(register_b[20]),
        .O(store_data[20]));
  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=NEW" *) 
  (* RTL_RAM_BITS = "131104" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "24" *) 
  (* bram_slice_end = "27" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    memory_reg_6
       (.ADDRARDADDR({1'b1,\read_input[12]_i_1_n_0 ,\read_input[11]_i_1_n_0 ,\read_input[10]_i_1_n_0 ,\read_input[9]_i_1_n_0 ,\read_input[8]_i_1_n_0 ,\read_input[7]_i_1_n_0 ,\read_input[6]_i_1_n_0 ,\read_input[5]_i_1_n_0 ,\read_input[4]_i_1_n_0 ,\read_input[3]_i_1_n_0 ,\read_input[2]_i_1_n_0 ,\read_input[1]_i_1_n_0 ,\read_input[0]_i_1_n_0 ,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_memory_reg_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_memory_reg_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,store_data[27:24]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_memory_reg_6_DOADO_UNCONNECTED[31:4],load_data[27:24]}),
        .DOBDO(NLW_memory_reg_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_memory_reg_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_6_ENARDEN_cooolgate_en_sig_6),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_memory_reg_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(NLW_memory_reg_6_REGCEAREGCE_UNCONNECTED),
        .REGCEB(NLW_memory_reg_6_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_6_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,p_0_in}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hff02)) 
    memory_reg_6_ENARDEN_cooolgate_en_gate_11
       (.I0(\state[2]_i_1_n_0 ),
        .I1(\state[0]_i_1_n_0 ),
        .I2(INTERNAL_RST_reg),
        .I3(p_0_in),
        .O(memory_reg_6_ENARDEN_cooolgate_en_sig_6));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_6_i_1
       (.I0(result[27]),
        .I1(operand_b1),
        .I2(register_b[27]),
        .O(store_data[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_6_i_2
       (.I0(result[26]),
        .I1(operand_b1),
        .I2(register_b[26]),
        .O(store_data[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_6_i_3
       (.I0(result[25]),
        .I1(operand_b1),
        .I2(register_b[25]),
        .O(store_data[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_6_i_4
       (.I0(result[24]),
        .I1(operand_b1),
        .I2(register_b[24]),
        .O(store_data[24]));
  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=NEW" *) 
  (* RTL_RAM_BITS = "131104" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "28" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    memory_reg_7
       (.ADDRARDADDR({1'b1,\read_input[12]_i_1_n_0 ,\read_input[11]_i_1_n_0 ,\read_input[10]_i_1_n_0 ,\read_input[9]_i_1_n_0 ,\read_input[8]_i_1_n_0 ,\read_input[7]_i_1_n_0 ,\read_input[6]_i_1_n_0 ,\read_input[5]_i_1_n_0 ,\read_input[4]_i_1_n_0 ,\read_input[3]_i_1_n_0 ,\read_input[2]_i_1_n_0 ,\read_input[1]_i_1_n_0 ,\read_input[0]_i_1_n_0 ,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_memory_reg_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_memory_reg_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,store_data[31:28]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_memory_reg_7_DOADO_UNCONNECTED[31:4],load_data[31:28]}),
        .DOBDO(NLW_memory_reg_7_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_memory_reg_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_7_ENARDEN_cooolgate_en_sig_7),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_memory_reg_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(NLW_memory_reg_7_REGCEAREGCE_UNCONNECTED),
        .REGCEB(NLW_memory_reg_7_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_7_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,p_0_in}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hff02)) 
    memory_reg_7_ENARDEN_cooolgate_en_gate_13
       (.I0(\state[2]_i_1_n_0 ),
        .I1(\state[0]_i_1_n_0 ),
        .I2(INTERNAL_RST_reg),
        .I3(p_0_in),
        .O(memory_reg_7_ENARDEN_cooolgate_en_sig_7));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_7_i_1
       (.I0(result[31]),
        .I1(operand_b1),
        .I2(register_b[31]),
        .O(store_data[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_7_i_2
       (.I0(result[30]),
        .I1(operand_b1),
        .I2(register_b[30]),
        .O(store_data[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_7_i_3
       (.I0(result[29]),
        .I1(operand_b1),
        .I2(register_b[29]),
        .O(store_data[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_7_i_4
       (.I0(result[28]),
        .I1(operand_b1),
        .I2(register_b[28]),
        .O(store_data[28]));
  LUT2 #(
    .INIT(4'h2)) 
    \opcode_2[3]_i_1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(\state_reg_n_0_[2] ),
        .O(opcode_20));
  FDRE \opcode_2_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(opcode[0]),
        .Q(opcode_2[0]),
        .R(1'b0));
  FDRE \opcode_2_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(opcode[1]),
        .Q(opcode_2[1]),
        .R(1'b0));
  FDRE \opcode_2_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(opcode[2]),
        .Q(opcode_2[2]),
        .R(1'b0));
  FDRE \opcode_2_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(opcode[3]),
        .Q(opcode_2[3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBAFFBA00)) 
    \program_counter[10]_i_1 
       (.I0(\program_counter[10]_i_2_n_0 ),
        .I1(opcode_2[2]),
        .I2(literal_2[15]),
        .I3(\program_counter_rep[6]_i_7_n_0 ),
        .I4(data1[10]),
        .O(\program_counter[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800FF000000)) 
    \program_counter[10]_i_2 
       (.I0(data1[10]),
        .I1(\program_counter_rep[6]_i_8_n_0 ),
        .I2(literal_2[15]),
        .I3(opcode_2[2]),
        .I4(\read_input[10]_i_1_n_0 ),
        .I5(opcode_2[0]),
        .O(\program_counter[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBAFFBA00)) 
    \program_counter[11]_i_1 
       (.I0(\program_counter[11]_i_2_n_0 ),
        .I1(opcode_2[2]),
        .I2(literal_2[15]),
        .I3(\program_counter_rep[6]_i_7_n_0 ),
        .I4(data1[11]),
        .O(\program_counter[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800FF000000)) 
    \program_counter[11]_i_2 
       (.I0(data1[11]),
        .I1(\program_counter_rep[6]_i_8_n_0 ),
        .I2(literal_2[15]),
        .I3(opcode_2[2]),
        .I4(\read_input[11]_i_1_n_0 ),
        .I5(opcode_2[0]),
        .O(\program_counter[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBAFFBA00)) 
    \program_counter[12]_i_1 
       (.I0(\program_counter[12]_i_2_n_0 ),
        .I1(opcode_2[2]),
        .I2(literal_2[15]),
        .I3(\program_counter_rep[6]_i_7_n_0 ),
        .I4(data1[12]),
        .O(\program_counter[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800FF000000)) 
    \program_counter[12]_i_2 
       (.I0(data1[12]),
        .I1(\program_counter_rep[6]_i_8_n_0 ),
        .I2(literal_2[15]),
        .I3(opcode_2[2]),
        .I4(\read_input[12]_i_1_n_0 ),
        .I5(opcode_2[0]),
        .O(\program_counter[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBAFFBA00)) 
    \program_counter[13]_i_1 
       (.I0(\program_counter[13]_i_2_n_0 ),
        .I1(opcode_2[2]),
        .I2(literal_2[15]),
        .I3(\program_counter_rep[6]_i_7_n_0 ),
        .I4(data1[13]),
        .O(\program_counter[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800FF000000)) 
    \program_counter[13]_i_2 
       (.I0(data1[13]),
        .I1(\program_counter_rep[6]_i_8_n_0 ),
        .I2(literal_2[15]),
        .I3(opcode_2[2]),
        .I4(\read_input[13]_i_1_n_0 ),
        .I5(opcode_2[0]),
        .O(\program_counter[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBAFFBA00)) 
    \program_counter[14]_i_1 
       (.I0(\program_counter[14]_i_2_n_0 ),
        .I1(opcode_2[2]),
        .I2(literal_2[15]),
        .I3(\program_counter_rep[6]_i_7_n_0 ),
        .I4(data1[14]),
        .O(\program_counter[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800FF000000)) 
    \program_counter[14]_i_2 
       (.I0(data1[14]),
        .I1(\program_counter_rep[6]_i_8_n_0 ),
        .I2(literal_2[15]),
        .I3(opcode_2[2]),
        .I4(\read_input[14]_i_1_n_0 ),
        .I5(opcode_2[0]),
        .O(\program_counter[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF4FFF400)) 
    \program_counter[15]_i_1 
       (.I0(opcode_2[2]),
        .I1(literal_2[15]),
        .I2(\program_counter[15]_i_2_n_0 ),
        .I3(\program_counter_rep[6]_i_7_n_0 ),
        .I4(data1[15]),
        .O(\program_counter[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE200E200FF000000)) 
    \program_counter[15]_i_2 
       (.I0(literal_2[15]),
        .I1(\program_counter_rep[6]_i_8_n_0 ),
        .I2(data1[15]),
        .I3(opcode_2[2]),
        .I4(\read_input[15]_i_1_n_0 ),
        .I5(opcode_2[0]),
        .O(\program_counter[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBAFFBA00)) 
    \program_counter[7]_i_1 
       (.I0(\program_counter[7]_i_2_n_0 ),
        .I1(opcode_2[2]),
        .I2(literal_2[15]),
        .I3(\program_counter_rep[6]_i_7_n_0 ),
        .I4(data1[7]),
        .O(\program_counter[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800FF000000)) 
    \program_counter[7]_i_2 
       (.I0(data1[7]),
        .I1(\program_counter_rep[6]_i_8_n_0 ),
        .I2(literal_2[15]),
        .I3(opcode_2[2]),
        .I4(\read_input[7]_i_1_n_0 ),
        .I5(opcode_2[0]),
        .O(\program_counter[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBAFFBA00)) 
    \program_counter[8]_i_1 
       (.I0(\program_counter[8]_i_2_n_0 ),
        .I1(opcode_2[2]),
        .I2(literal_2[15]),
        .I3(\program_counter_rep[6]_i_7_n_0 ),
        .I4(data1[8]),
        .O(\program_counter[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800FF000000)) 
    \program_counter[8]_i_2 
       (.I0(data1[8]),
        .I1(\program_counter_rep[6]_i_8_n_0 ),
        .I2(literal_2[15]),
        .I3(opcode_2[2]),
        .I4(\read_input[8]_i_1_n_0 ),
        .I5(opcode_2[0]),
        .O(\program_counter[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBAFFBA00)) 
    \program_counter[9]_i_1 
       (.I0(\program_counter[9]_i_2_n_0 ),
        .I1(opcode_2[2]),
        .I2(literal_2[15]),
        .I3(\program_counter_rep[6]_i_7_n_0 ),
        .I4(data1[9]),
        .O(\program_counter[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800FF000000)) 
    \program_counter[9]_i_2 
       (.I0(data1[9]),
        .I1(\program_counter_rep[6]_i_8_n_0 ),
        .I2(literal_2[15]),
        .I3(opcode_2[2]),
        .I4(\read_input[9]_i_1_n_0 ),
        .I5(opcode_2[0]),
        .O(\program_counter[9]_i_2_n_0 ));
  FDRE \program_counter_1_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[0] ),
        .Q(program_counter_1[0]),
        .R(1'b0));
  FDRE \program_counter_1_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[10] ),
        .Q(program_counter_1[10]),
        .R(1'b0));
  FDRE \program_counter_1_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[11] ),
        .Q(program_counter_1[11]),
        .R(1'b0));
  FDRE \program_counter_1_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[12] ),
        .Q(program_counter_1[12]),
        .R(1'b0));
  FDRE \program_counter_1_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[13] ),
        .Q(program_counter_1[13]),
        .R(1'b0));
  FDRE \program_counter_1_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[14] ),
        .Q(program_counter_1[14]),
        .R(1'b0));
  FDRE \program_counter_1_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[15] ),
        .Q(program_counter_1[15]),
        .R(1'b0));
  FDRE \program_counter_1_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[1] ),
        .Q(program_counter_1[1]),
        .R(1'b0));
  FDRE \program_counter_1_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[2] ),
        .Q(program_counter_1[2]),
        .R(1'b0));
  FDRE \program_counter_1_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[3] ),
        .Q(program_counter_1[3]),
        .R(1'b0));
  FDRE \program_counter_1_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[4] ),
        .Q(program_counter_1[4]),
        .R(1'b0));
  FDRE \program_counter_1_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[5] ),
        .Q(program_counter_1[5]),
        .R(1'b0));
  FDRE \program_counter_1_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[6] ),
        .Q(program_counter_1[6]),
        .R(1'b0));
  FDRE \program_counter_1_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[7] ),
        .Q(program_counter_1[7]),
        .R(1'b0));
  FDRE \program_counter_1_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[8] ),
        .Q(program_counter_1[8]),
        .R(1'b0));
  FDRE \program_counter_1_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[9] ),
        .Q(program_counter_1[9]),
        .R(1'b0));
  FDRE \program_counter_2_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[0]),
        .Q(program_counter_2[0]),
        .R(1'b0));
  FDRE \program_counter_2_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[10]),
        .Q(program_counter_2[10]),
        .R(1'b0));
  FDRE \program_counter_2_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[11]),
        .Q(program_counter_2[11]),
        .R(1'b0));
  FDRE \program_counter_2_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[12]),
        .Q(program_counter_2[12]),
        .R(1'b0));
  FDRE \program_counter_2_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[13]),
        .Q(program_counter_2[13]),
        .R(1'b0));
  FDRE \program_counter_2_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[14]),
        .Q(program_counter_2[14]),
        .R(1'b0));
  FDRE \program_counter_2_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[15]),
        .Q(program_counter_2[15]),
        .R(1'b0));
  FDRE \program_counter_2_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[1]),
        .Q(program_counter_2[1]),
        .R(1'b0));
  FDRE \program_counter_2_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[2]),
        .Q(program_counter_2[2]),
        .R(1'b0));
  FDRE \program_counter_2_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[3]),
        .Q(program_counter_2[3]),
        .R(1'b0));
  FDRE \program_counter_2_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[4]),
        .Q(program_counter_2[4]),
        .R(1'b0));
  FDRE \program_counter_2_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[5]),
        .Q(program_counter_2[5]),
        .R(1'b0));
  FDRE \program_counter_2_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[6]),
        .Q(program_counter_2[6]),
        .R(1'b0));
  FDRE \program_counter_2_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[7]),
        .Q(program_counter_2[7]),
        .R(1'b0));
  FDRE \program_counter_2_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[8]),
        .Q(program_counter_2[8]),
        .R(1'b0));
  FDRE \program_counter_2_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[9]),
        .Q(program_counter_2[9]),
        .R(1'b0));
  FDRE \program_counter_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_rep[0]_i_1_n_0 ),
        .Q(\program_counter_reg_n_0_[0] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter[10]_i_1_n_0 ),
        .Q(\program_counter_reg_n_0_[10] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter[11]_i_1_n_0 ),
        .Q(\program_counter_reg_n_0_[11] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter[12]_i_1_n_0 ),
        .Q(\program_counter_reg_n_0_[12] ),
        .R(INTERNAL_RST_reg));
  CARRY4 \program_counter_reg[12]_i_3 
       (.CI(\program_counter_reg_rep[6]_i_4_n_0 ),
        .CO({\program_counter_reg[12]_i_3_n_0 ,\NLW_program_counter_reg[12]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[12:9]),
        .S({\program_counter_reg_n_0_[12] ,\program_counter_reg_n_0_[11] ,\program_counter_reg_n_0_[10] ,\program_counter_reg_n_0_[9] }));
  FDRE \program_counter_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter[13]_i_1_n_0 ),
        .Q(\program_counter_reg_n_0_[13] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter[14]_i_1_n_0 ),
        .Q(\program_counter_reg_n_0_[14] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter[15]_i_1_n_0 ),
        .Q(\program_counter_reg_n_0_[15] ),
        .R(INTERNAL_RST_reg));
  CARRY4 \program_counter_reg[15]_i_3 
       (.CI(\program_counter_reg[12]_i_3_n_0 ),
        .CO(\NLW_program_counter_reg[15]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_program_counter_reg[15]_i_3_O_UNCONNECTED [3],data1[15:13]}),
        .S({1'b0,\program_counter_reg_n_0_[15] ,\program_counter_reg_n_0_[14] ,\program_counter_reg_n_0_[13] }));
  FDRE \program_counter_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_rep[1]_i_1_n_0 ),
        .Q(\program_counter_reg_n_0_[1] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_rep[2]_i_1_n_0 ),
        .Q(\program_counter_reg_n_0_[2] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_rep[3]_i_1_n_0 ),
        .Q(\program_counter_reg_n_0_[3] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_rep[4]_i_1_n_0 ),
        .Q(\program_counter_reg_n_0_[4] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_rep[5]_i_1_n_0 ),
        .Q(\program_counter_reg_n_0_[5] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_rep[6]_i_2_n_0 ),
        .Q(\program_counter_reg_n_0_[6] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter[7]_i_1_n_0 ),
        .Q(\program_counter_reg_n_0_[7] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter[8]_i_1_n_0 ),
        .Q(\program_counter_reg_n_0_[8] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter[9]_i_1_n_0 ),
        .Q(\program_counter_reg_n_0_[9] ),
        .R(INTERNAL_RST_reg));
  (* equivalent_register_removal = "no" *) 
  FDRE \program_counter_reg_rep[0] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_rep[0]_i_1_n_0 ),
        .Q(\program_counter_reg_rep_n_0_[0] ),
        .R(INTERNAL_RST_reg));
  (* equivalent_register_removal = "no" *) 
  FDRE \program_counter_reg_rep[1] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_rep[1]_i_1_n_0 ),
        .Q(\program_counter_reg_rep_n_0_[1] ),
        .R(INTERNAL_RST_reg));
  (* equivalent_register_removal = "no" *) 
  FDRE \program_counter_reg_rep[2] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_rep[2]_i_1_n_0 ),
        .Q(\program_counter_reg_rep_n_0_[2] ),
        .R(INTERNAL_RST_reg));
  (* equivalent_register_removal = "no" *) 
  FDRE \program_counter_reg_rep[3] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_rep[3]_i_1_n_0 ),
        .Q(\program_counter_reg_rep_n_0_[3] ),
        .R(INTERNAL_RST_reg));
  (* equivalent_register_removal = "no" *) 
  FDRE \program_counter_reg_rep[4] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_rep[4]_i_1_n_0 ),
        .Q(\program_counter_reg_rep_n_0_[4] ),
        .R(INTERNAL_RST_reg));
  CARRY4 \program_counter_reg_rep[4]_i_2 
       (.CI(1'b0),
        .CO({\program_counter_reg_rep[4]_i_2_n_0 ,\NLW_program_counter_reg_rep[4]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\program_counter_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[4:1]),
        .S({\program_counter_reg_n_0_[4] ,\program_counter_reg_n_0_[3] ,\program_counter_reg_n_0_[2] ,\program_counter_reg_n_0_[1] }));
  (* equivalent_register_removal = "no" *) 
  FDRE \program_counter_reg_rep[5] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_rep[5]_i_1_n_0 ),
        .Q(\program_counter_reg_rep_n_0_[5] ),
        .R(INTERNAL_RST_reg));
  (* equivalent_register_removal = "no" *) 
  FDRE \program_counter_reg_rep[6] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_rep[6]_i_2_n_0 ),
        .Q(\program_counter_reg_rep_n_0_[6] ),
        .R(INTERNAL_RST_reg));
  CARRY4 \program_counter_reg_rep[6]_i_4 
       (.CI(\program_counter_reg_rep[4]_i_2_n_0 ),
        .CO({\program_counter_reg_rep[6]_i_4_n_0 ,\NLW_program_counter_reg_rep[6]_i_4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[8:5]),
        .S({\program_counter_reg_n_0_[8] ,\program_counter_reg_n_0_[7] ,\program_counter_reg_n_0_[6] ,\program_counter_reg_n_0_[5] }));
  LUT6 #(
    .INIT(64'h1FFF1F1F11111111)) 
    \program_counter_rep[0]_i_1 
       (.I0(\program_counter_rep[6]_i_3_n_0 ),
        .I1(\program_counter_reg_n_0_[0] ),
        .I2(\program_counter_rep[0]_i_2_n_0 ),
        .I3(\program_counter_rep[6]_i_6_n_0 ),
        .I4(address_b_2[0]),
        .I5(\program_counter_rep[6]_i_7_n_0 ),
        .O(\program_counter_rep[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF1DFFFF)) 
    \program_counter_rep[0]_i_2 
       (.I0(register_a[0]),
        .I1(operand_a1),
        .I2(result[0]),
        .I3(opcode_2[0]),
        .I4(opcode_2[2]),
        .O(\program_counter_rep[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4FFF4F4F44444444)) 
    \program_counter_rep[1]_i_1 
       (.I0(\program_counter_rep[6]_i_3_n_0 ),
        .I1(data1[1]),
        .I2(\program_counter_rep[1]_i_2_n_0 ),
        .I3(\program_counter_rep[6]_i_6_n_0 ),
        .I4(address_b_2[1]),
        .I5(\program_counter_rep[6]_i_7_n_0 ),
        .O(\program_counter_rep[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF1DFFFF)) 
    \program_counter_rep[1]_i_2 
       (.I0(register_a[1]),
        .I1(operand_a1),
        .I2(result[1]),
        .I3(opcode_2[0]),
        .I4(opcode_2[2]),
        .O(\program_counter_rep[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4FFF4F4F44444444)) 
    \program_counter_rep[2]_i_1 
       (.I0(\program_counter_rep[6]_i_3_n_0 ),
        .I1(data1[2]),
        .I2(\program_counter_rep[2]_i_2_n_0 ),
        .I3(\program_counter_rep[6]_i_6_n_0 ),
        .I4(address_b_2[2]),
        .I5(\program_counter_rep[6]_i_7_n_0 ),
        .O(\program_counter_rep[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF1DFFFF)) 
    \program_counter_rep[2]_i_2 
       (.I0(register_a[2]),
        .I1(operand_a1),
        .I2(result[2]),
        .I3(opcode_2[0]),
        .I4(opcode_2[2]),
        .O(\program_counter_rep[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4FFF4F4F44444444)) 
    \program_counter_rep[3]_i_1 
       (.I0(\program_counter_rep[6]_i_3_n_0 ),
        .I1(data1[3]),
        .I2(\program_counter_rep[3]_i_2_n_0 ),
        .I3(\program_counter_rep[6]_i_6_n_0 ),
        .I4(address_b_2[3]),
        .I5(\program_counter_rep[6]_i_7_n_0 ),
        .O(\program_counter_rep[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF1DFFFF)) 
    \program_counter_rep[3]_i_2 
       (.I0(register_a[3]),
        .I1(operand_a1),
        .I2(result[3]),
        .I3(opcode_2[0]),
        .I4(opcode_2[2]),
        .O(\program_counter_rep[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4FFF4F4F44444444)) 
    \program_counter_rep[4]_i_1 
       (.I0(\program_counter_rep[6]_i_3_n_0 ),
        .I1(data1[4]),
        .I2(\program_counter_rep[4]_i_3_n_0 ),
        .I3(\program_counter_rep[6]_i_6_n_0 ),
        .I4(literal_2[4]),
        .I5(\program_counter_rep[6]_i_7_n_0 ),
        .O(\program_counter_rep[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF1DFFFF)) 
    \program_counter_rep[4]_i_3 
       (.I0(register_a[4]),
        .I1(operand_a1),
        .I2(result[4]),
        .I3(opcode_2[0]),
        .I4(opcode_2[2]),
        .O(\program_counter_rep[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4FFF4F4F44444444)) 
    \program_counter_rep[5]_i_1 
       (.I0(\program_counter_rep[6]_i_3_n_0 ),
        .I1(data1[5]),
        .I2(\program_counter_rep[5]_i_2_n_0 ),
        .I3(\program_counter_rep[6]_i_6_n_0 ),
        .I4(literal_2[5]),
        .I5(\program_counter_rep[6]_i_7_n_0 ),
        .O(\program_counter_rep[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF1DFFFF)) 
    \program_counter_rep[5]_i_2 
       (.I0(register_a[5]),
        .I1(operand_a1),
        .I2(result[5]),
        .I3(opcode_2[0]),
        .I4(opcode_2[2]),
        .O(\program_counter_rep[5]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \program_counter_rep[6]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[2] ),
        .O(instruction0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \program_counter_rep[6]_i_13 
       (.I0(\read_input[2]_i_1_n_0 ),
        .I1(\read_input[4]_i_1_n_0 ),
        .I2(\read_input[1]_i_1_n_0 ),
        .I3(\program_counter_rep[6]_i_17_n_0 ),
        .I4(\program_counter_rep[6]_i_18_n_0 ),
        .O(\program_counter_rep[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFBAFFBAFFFFFFBA)) 
    \program_counter_rep[6]_i_14 
       (.I0(\program_counter_rep[6]_i_19_n_0 ),
        .I1(\read_input[10]_i_1_n_0 ),
        .I2(\read_input[9]_i_1_n_0 ),
        .I3(\program_counter_rep[6]_i_20_n_0 ),
        .I4(\read_input[6]_i_1_n_0 ),
        .I5(\read_input[7]_i_1_n_0 ),
        .O(\program_counter_rep[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEEFFFEEEEEEEE)) 
    \program_counter_rep[6]_i_15 
       (.I0(\read_input[8]_i_1_n_0 ),
        .I1(\read_input[7]_i_1_n_0 ),
        .I2(result[16]),
        .I3(operand_a1),
        .I4(register_a[16]),
        .I5(\read_input[15]_i_1_n_0 ),
        .O(\program_counter_rep[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \program_counter_rep[6]_i_16 
       (.I0(\read_input[8]_i_1_n_0 ),
        .I1(\read_input[3]_i_1_n_0 ),
        .I2(\read_input[14]_i_1_n_0 ),
        .I3(\read_input[11]_i_1_n_0 ),
        .I4(\read_input[0]_i_1_n_0 ),
        .I5(\program_counter_rep[6]_i_21_n_0 ),
        .O(\program_counter_rep[6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \program_counter_rep[6]_i_17 
       (.I0(\read_input[25]_i_1_n_0 ),
        .I1(\read_input[17]_i_1_n_0 ),
        .I2(\read_input[29]_i_1_n_0 ),
        .I3(\read_input[31]_i_2_n_0 ),
        .I4(\read_input[26]_i_1_n_0 ),
        .I5(\read_input[28]_i_1_n_0 ),
        .O(\program_counter_rep[6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \program_counter_rep[6]_i_18 
       (.I0(\read_input[10]_i_1_n_0 ),
        .I1(\read_input[5]_i_1_n_0 ),
        .I2(\read_input[14]_i_1_n_0 ),
        .I3(\read_input[16]_i_1_n_0 ),
        .I4(\read_input[11]_i_1_n_0 ),
        .I5(\read_input[13]_i_1_n_0 ),
        .O(\program_counter_rep[6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF44F4)) 
    \program_counter_rep[6]_i_19 
       (.I0(\read_input[28]_i_1_n_0 ),
        .I1(\read_input[27]_i_1_n_0 ),
        .I2(\read_input[12]_i_1_n_0 ),
        .I3(\read_input[13]_i_1_n_0 ),
        .I4(\read_input[19]_i_1_n_0 ),
        .I5(\read_input[20]_i_1_n_0 ),
        .O(\program_counter_rep[6]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h4FFF4F4F44444444)) 
    \program_counter_rep[6]_i_2 
       (.I0(\program_counter_rep[6]_i_3_n_0 ),
        .I1(data1[6]),
        .I2(\program_counter_rep[6]_i_5_n_0 ),
        .I3(\program_counter_rep[6]_i_6_n_0 ),
        .I4(literal_2[6]),
        .I5(\program_counter_rep[6]_i_7_n_0 ),
        .O(\program_counter_rep[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \program_counter_rep[6]_i_20 
       (.I0(register_a[22]),
        .I1(result[22]),
        .I2(register_a[23]),
        .I3(operand_a1),
        .I4(result[23]),
        .O(\program_counter_rep[6]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \program_counter_rep[6]_i_21 
       (.I0(\read_input[20]_i_1_n_0 ),
        .I1(\read_input[17]_i_1_n_0 ),
        .I2(\read_input[29]_i_1_n_0 ),
        .I3(\read_input[30]_i_1_n_0 ),
        .I4(\read_input[21]_i_1_n_0 ),
        .I5(\read_input[24]_i_1_n_0 ),
        .O(\program_counter_rep[6]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \program_counter_rep[6]_i_3 
       (.I0(\program_counter_rep[6]_i_7_n_0 ),
        .I1(opcode_2[2]),
        .I2(opcode_2[0]),
        .I3(\program_counter_rep[6]_i_8_n_0 ),
        .O(\program_counter_rep[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF1DFFFF)) 
    \program_counter_rep[6]_i_5 
       (.I0(register_a[6]),
        .I1(operand_a1),
        .I2(result[6]),
        .I3(opcode_2[0]),
        .I4(opcode_2[2]),
        .O(\program_counter_rep[6]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \program_counter_rep[6]_i_6 
       (.I0(opcode_2[2]),
        .I1(\program_counter_rep[6]_i_8_n_0 ),
        .I2(opcode_2[0]),
        .O(\program_counter_rep[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h7008000000000000)) 
    \program_counter_rep[6]_i_7 
       (.I0(opcode_2[3]),
        .I1(opcode_2[2]),
        .I2(opcode_2[0]),
        .I3(opcode_2[1]),
        .I4(\state_reg_n_0_[1] ),
        .I5(\state_reg_n_0_[0] ),
        .O(\program_counter_rep[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF2)) 
    \program_counter_rep[6]_i_8 
       (.I0(\read_input[18]_i_1_n_0 ),
        .I1(\read_input[19]_i_1_n_0 ),
        .I2(\program_counter_rep[6]_i_13_n_0 ),
        .I3(\program_counter_rep[6]_i_14_n_0 ),
        .I4(\program_counter_rep[6]_i_15_n_0 ),
        .I5(\program_counter_rep[6]_i_16_n_0 ),
        .O(\program_counter_rep[6]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[0]_i_1 
       (.I0(result[0]),
        .I1(operand_a1),
        .I2(register_a[0]),
        .O(\read_input[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[10]_i_1 
       (.I0(result[10]),
        .I1(operand_a1),
        .I2(register_a[10]),
        .O(\read_input[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[11]_i_1 
       (.I0(result[11]),
        .I1(operand_a1),
        .I2(register_a[11]),
        .O(\read_input[11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[12]_i_1 
       (.I0(result[12]),
        .I1(operand_a1),
        .I2(register_a[12]),
        .O(\read_input[12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[13]_i_1 
       (.I0(result[13]),
        .I1(operand_a1),
        .I2(register_a[13]),
        .O(\read_input[13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[14]_i_1 
       (.I0(result[14]),
        .I1(operand_a1),
        .I2(register_a[14]),
        .O(\read_input[14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[15]_i_1 
       (.I0(result[15]),
        .I1(operand_a1),
        .I2(register_a[15]),
        .O(\read_input[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[16]_i_1 
       (.I0(result[16]),
        .I1(operand_a1),
        .I2(register_a[16]),
        .O(\read_input[16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[17]_i_1 
       (.I0(result[17]),
        .I1(operand_a1),
        .I2(register_a[17]),
        .O(\read_input[17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[18]_i_1 
       (.I0(result[18]),
        .I1(operand_a1),
        .I2(register_a[18]),
        .O(\read_input[18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[19]_i_1 
       (.I0(result[19]),
        .I1(operand_a1),
        .I2(register_a[19]),
        .O(\read_input[19]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[1]_i_1 
       (.I0(result[1]),
        .I1(operand_a1),
        .I2(register_a[1]),
        .O(\read_input[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[20]_i_1 
       (.I0(result[20]),
        .I1(operand_a1),
        .I2(register_a[20]),
        .O(\read_input[20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[21]_i_1 
       (.I0(result[21]),
        .I1(operand_a1),
        .I2(register_a[21]),
        .O(\read_input[21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[22]_i_1 
       (.I0(result[22]),
        .I1(operand_a1),
        .I2(register_a[22]),
        .O(\read_input[22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[23]_i_1 
       (.I0(result[23]),
        .I1(operand_a1),
        .I2(register_a[23]),
        .O(\read_input[23]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[24]_i_1 
       (.I0(result[24]),
        .I1(operand_a1),
        .I2(register_a[24]),
        .O(\read_input[24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[25]_i_1 
       (.I0(result[25]),
        .I1(operand_a1),
        .I2(register_a[25]),
        .O(\read_input[25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[26]_i_1 
       (.I0(result[26]),
        .I1(operand_a1),
        .I2(register_a[26]),
        .O(\read_input[26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[27]_i_1 
       (.I0(result[27]),
        .I1(operand_a1),
        .I2(register_a[27]),
        .O(\read_input[27]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[28]_i_1 
       (.I0(result[28]),
        .I1(operand_a1),
        .I2(register_a[28]),
        .O(\read_input[28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[29]_i_1 
       (.I0(result[29]),
        .I1(operand_a1),
        .I2(register_a[29]),
        .O(\read_input[29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[2]_i_1 
       (.I0(result[2]),
        .I1(operand_a1),
        .I2(register_a[2]),
        .O(\read_input[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[30]_i_1 
       (.I0(result[30]),
        .I1(operand_a1),
        .I2(register_a[30]),
        .O(\read_input[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \read_input[31]_i_1 
       (.I0(opcode_20),
        .I1(\state_reg_n_0_[0] ),
        .I2(opcode_2[3]),
        .I3(opcode_2[2]),
        .I4(opcode_2[0]),
        .I5(opcode_2[1]),
        .O(\read_input[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[31]_i_2 
       (.I0(result[31]),
        .I1(operand_a1),
        .I2(register_a[31]),
        .O(\read_input[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2002000000002002)) 
    \read_input[31]_i_3 
       (.I0(write_enable),
        .I1(\read_input[31]_i_4_n_0 ),
        .I2(address_a_2[0]),
        .I3(address_z_3[0]),
        .I4(address_a_2[3]),
        .I5(address_z_3[3]),
        .O(operand_a1));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \read_input[31]_i_4 
       (.I0(address_a_2[2]),
        .I1(address_z_3[2]),
        .I2(address_a_2[1]),
        .I3(address_z_3[1]),
        .O(\read_input[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[3]_i_1 
       (.I0(result[3]),
        .I1(operand_a1),
        .I2(register_a[3]),
        .O(\read_input[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[4]_i_1 
       (.I0(result[4]),
        .I1(operand_a1),
        .I2(register_a[4]),
        .O(\read_input[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[5]_i_1 
       (.I0(result[5]),
        .I1(operand_a1),
        .I2(register_a[5]),
        .O(\read_input[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[6]_i_1 
       (.I0(result[6]),
        .I1(operand_a1),
        .I2(register_a[6]),
        .O(\read_input[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[7]_i_1 
       (.I0(result[7]),
        .I1(operand_a1),
        .I2(register_a[7]),
        .O(\read_input[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[8]_i_1 
       (.I0(result[8]),
        .I1(operand_a1),
        .I2(register_a[8]),
        .O(\read_input[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[9]_i_1 
       (.I0(result[9]),
        .I1(operand_a1),
        .I2(register_a[9]),
        .O(\read_input[9]_i_1_n_0 ));
  FDRE \read_input_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\read_input[0]_i_1_n_0 ),
        .Q(read_input[0]),
        .R(1'b0));
  FDRE \read_input_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\read_input[10]_i_1_n_0 ),
        .Q(read_input[10]),
        .R(1'b0));
  FDRE \read_input_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\read_input[11]_i_1_n_0 ),
        .Q(read_input[11]),
        .R(1'b0));
  FDRE \read_input_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\read_input[12]_i_1_n_0 ),
        .Q(read_input[12]),
        .R(1'b0));
  FDRE \read_input_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\read_input[13]_i_1_n_0 ),
        .Q(read_input[13]),
        .R(1'b0));
  FDRE \read_input_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\read_input[14]_i_1_n_0 ),
        .Q(read_input[14]),
        .R(1'b0));
  FDRE \read_input_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\read_input[15]_i_1_n_0 ),
        .Q(read_input[15]),
        .R(1'b0));
  FDRE \read_input_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\read_input[16]_i_1_n_0 ),
        .Q(read_input[16]),
        .R(1'b0));
  FDRE \read_input_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\read_input[17]_i_1_n_0 ),
        .Q(read_input[17]),
        .R(1'b0));
  FDRE \read_input_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\read_input[18]_i_1_n_0 ),
        .Q(read_input[18]),
        .R(1'b0));
  FDRE \read_input_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\read_input[19]_i_1_n_0 ),
        .Q(read_input[19]),
        .R(1'b0));
  FDRE \read_input_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\read_input[1]_i_1_n_0 ),
        .Q(read_input[1]),
        .R(1'b0));
  FDRE \read_input_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\read_input[20]_i_1_n_0 ),
        .Q(read_input[20]),
        .R(1'b0));
  FDRE \read_input_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\read_input[21]_i_1_n_0 ),
        .Q(read_input[21]),
        .R(1'b0));
  FDRE \read_input_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\read_input[22]_i_1_n_0 ),
        .Q(read_input[22]),
        .R(1'b0));
  FDRE \read_input_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\read_input[23]_i_1_n_0 ),
        .Q(read_input[23]),
        .R(1'b0));
  FDRE \read_input_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\read_input[24]_i_1_n_0 ),
        .Q(read_input[24]),
        .R(1'b0));
  FDRE \read_input_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\read_input[25]_i_1_n_0 ),
        .Q(read_input[25]),
        .R(1'b0));
  FDRE \read_input_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\read_input[26]_i_1_n_0 ),
        .Q(read_input[26]),
        .R(1'b0));
  FDRE \read_input_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\read_input[27]_i_1_n_0 ),
        .Q(read_input[27]),
        .R(1'b0));
  FDRE \read_input_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\read_input[28]_i_1_n_0 ),
        .Q(read_input[28]),
        .R(1'b0));
  FDRE \read_input_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\read_input[29]_i_1_n_0 ),
        .Q(read_input[29]),
        .R(1'b0));
  FDRE \read_input_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\read_input[2]_i_1_n_0 ),
        .Q(read_input[2]),
        .R(1'b0));
  FDRE \read_input_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\read_input[30]_i_1_n_0 ),
        .Q(read_input[30]),
        .R(1'b0));
  FDRE \read_input_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\read_input[31]_i_2_n_0 ),
        .Q(read_input[31]),
        .R(1'b0));
  FDRE \read_input_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\read_input[3]_i_1_n_0 ),
        .Q(read_input[3]),
        .R(1'b0));
  FDRE \read_input_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\read_input[4]_i_1_n_0 ),
        .Q(read_input[4]),
        .R(1'b0));
  FDRE \read_input_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\read_input[5]_i_1_n_0 ),
        .Q(read_input[5]),
        .R(1'b0));
  FDRE \read_input_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\read_input[6]_i_1_n_0 ),
        .Q(read_input[6]),
        .R(1'b0));
  FDRE \read_input_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\read_input[7]_i_1_n_0 ),
        .Q(read_input[7]),
        .R(1'b0));
  FDRE \read_input_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\read_input[8]_i_1_n_0 ),
        .Q(read_input[8]),
        .R(1'b0));
  FDRE \read_input_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\read_input[9]_i_1_n_0 ),
        .Q(read_input[9]),
        .R(1'b0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_UNIQ_BASE_ registers_reg_r1_0_15_0_5
       (.ADDRA({1'b0,address_b_2}),
        .ADDRB({1'b0,address_b_2}),
        .ADDRC({1'b0,address_b_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[1:0]),
        .DIB(result[3:2]),
        .DIC(result[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(register_b[1:0]),
        .DOB(register_b[3:2]),
        .DOC(register_b[5:4]),
        .DOD(NLW_registers_reg_r1_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD5 registers_reg_r1_0_15_12_17
       (.ADDRA({1'b0,address_b_2}),
        .ADDRB({1'b0,address_b_2}),
        .ADDRC({1'b0,address_b_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[13:12]),
        .DIB(result[15:14]),
        .DIC(result[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(register_b[13:12]),
        .DOB(register_b[15:14]),
        .DOC(register_b[17:16]),
        .DOD(NLW_registers_reg_r1_0_15_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD6 registers_reg_r1_0_15_18_23
       (.ADDRA({1'b0,address_b_2}),
        .ADDRB({1'b0,address_b_2}),
        .ADDRC({1'b0,address_b_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[19:18]),
        .DIB(result[21:20]),
        .DIC(result[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(register_b[19:18]),
        .DOB(register_b[21:20]),
        .DOC(register_b[23:22]),
        .DOD(NLW_registers_reg_r1_0_15_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD7 registers_reg_r1_0_15_24_29
       (.ADDRA({1'b0,address_b_2}),
        .ADDRB({1'b0,address_b_2}),
        .ADDRC({1'b0,address_b_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[25:24]),
        .DIB(result[27:26]),
        .DIC(result[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(register_b[25:24]),
        .DOB(register_b[27:26]),
        .DOC(register_b[29:28]),
        .DOD(NLW_registers_reg_r1_0_15_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD8 registers_reg_r1_0_15_30_31
       (.ADDRA({1'b0,address_b_2}),
        .ADDRB({1'b0,address_b_2}),
        .ADDRC({1'b0,address_b_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[31:30]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(register_b[31:30]),
        .DOB(NLW_registers_reg_r1_0_15_30_31_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_registers_reg_r1_0_15_30_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_registers_reg_r1_0_15_30_31_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD4 registers_reg_r1_0_15_6_11
       (.ADDRA({1'b0,address_b_2}),
        .ADDRB({1'b0,address_b_2}),
        .ADDRC({1'b0,address_b_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[7:6]),
        .DIB(result[9:8]),
        .DIC(result[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(register_b[7:6]),
        .DOB(register_b[9:8]),
        .DOC(register_b[11:10]),
        .DOD(NLW_registers_reg_r1_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD9 registers_reg_r2_0_15_0_5
       (.ADDRA({1'b0,address_a_2}),
        .ADDRB({1'b0,address_a_2}),
        .ADDRC({1'b0,address_a_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[1:0]),
        .DIB(result[3:2]),
        .DIC(result[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(register_a[1:0]),
        .DOB(register_a[3:2]),
        .DOC(register_a[5:4]),
        .DOD(NLW_registers_reg_r2_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD11 registers_reg_r2_0_15_12_17
       (.ADDRA({1'b0,address_a_2}),
        .ADDRB({1'b0,address_a_2}),
        .ADDRC({1'b0,address_a_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[13:12]),
        .DIB(result[15:14]),
        .DIC(result[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(register_a[13:12]),
        .DOB(register_a[15:14]),
        .DOC(register_a[17:16]),
        .DOD(NLW_registers_reg_r2_0_15_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD12 registers_reg_r2_0_15_18_23
       (.ADDRA({1'b0,address_a_2}),
        .ADDRB({1'b0,address_a_2}),
        .ADDRC({1'b0,address_a_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[19:18]),
        .DIB(result[21:20]),
        .DIC(result[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(register_a[19:18]),
        .DOB(register_a[21:20]),
        .DOC(register_a[23:22]),
        .DOD(NLW_registers_reg_r2_0_15_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD13 registers_reg_r2_0_15_24_29
       (.ADDRA({1'b0,address_a_2}),
        .ADDRB({1'b0,address_a_2}),
        .ADDRC({1'b0,address_a_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[25:24]),
        .DIB(result[27:26]),
        .DIC(result[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(register_a[25:24]),
        .DOB(register_a[27:26]),
        .DOC(register_a[29:28]),
        .DOD(NLW_registers_reg_r2_0_15_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD14 registers_reg_r2_0_15_30_31
       (.ADDRA({1'b0,address_a_2}),
        .ADDRB({1'b0,address_a_2}),
        .ADDRC({1'b0,address_a_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[31:30]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(register_a[31:30]),
        .DOB(NLW_registers_reg_r2_0_15_30_31_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_registers_reg_r2_0_15_30_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_registers_reg_r2_0_15_30_31_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD10 registers_reg_r2_0_15_6_11
       (.ADDRA({1'b0,address_a_2}),
        .ADDRB({1'b0,address_a_2}),
        .ADDRC({1'b0,address_a_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[7:6]),
        .DIB(result[9:8]),
        .DIC(result[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(register_a[7:6]),
        .DOB(register_a[9:8]),
        .DOC(register_a[11:10]),
        .DOD(NLW_registers_reg_r2_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable));
  LUT6 #(
    .INIT(64'hA8A28A80A8A2202A)) 
    \result[0]_i_10 
       (.I0(\result[0]_i_19_n_0 ),
        .I1(result[29]),
        .I2(operand_b1),
        .I3(register_b[29]),
        .I4(operand_a1),
        .I5(register_a[29]),
        .O(\result[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hA8A28A80A8A2202A)) 
    \result[0]_i_11 
       (.I0(\result[0]_i_20_n_0 ),
        .I1(result[26]),
        .I2(operand_b1),
        .I3(register_b[26]),
        .I4(operand_a1),
        .I5(register_a[26]),
        .O(\result[0]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \result[0]_i_12 
       (.I0(\read_input[9]_i_1_n_0 ),
        .I1(\read_input[12]_i_1_n_0 ),
        .I2(\read_input[3]_i_1_n_0 ),
        .I3(\read_input[6]_i_1_n_0 ),
        .I4(\result[0]_i_21__1_n_0 ),
        .O(\result[0]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \result[0]_i_13 
       (.I0(register_a[19]),
        .I1(result[19]),
        .I2(register_a[20]),
        .I3(operand_a1),
        .I4(result[20]),
        .O(\result[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hA8A28A80A8A2202A)) 
    \result[0]_i_15 
       (.I0(\result[0]_i_26_n_0 ),
        .I1(result[23]),
        .I2(operand_b1),
        .I3(register_b[23]),
        .I4(operand_a1),
        .I5(register_a[23]),
        .O(\result[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hA8A28A80A8A2202A)) 
    \result[0]_i_16 
       (.I0(\result[0]_i_27_n_0 ),
        .I1(result[19]),
        .I2(operand_b1),
        .I3(register_b[19]),
        .I4(operand_a1),
        .I5(register_a[19]),
        .O(\result[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hA8A28A80A8A2202A)) 
    \result[0]_i_17 
       (.I0(\result[0]_i_28_n_0 ),
        .I1(result[16]),
        .I2(operand_b1),
        .I3(register_b[16]),
        .I4(operand_a1),
        .I5(register_a[16]),
        .O(\result[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hA8A28A80A8A2202A)) 
    \result[0]_i_18 
       (.I0(\result[0]_i_29_n_0 ),
        .I1(result[13]),
        .I2(operand_b1),
        .I3(register_b[13]),
        .I4(operand_a1),
        .I5(register_a[13]),
        .O(\result[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \result[0]_i_19 
       (.I0(result[28]),
        .I1(operand_b1),
        .I2(register_b[28]),
        .I3(\read_input[28]_i_1_n_0 ),
        .I4(store_data[27]),
        .I5(\read_input[27]_i_1_n_0 ),
        .O(\result[0]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[0]_i_2 
       (.I0(\s_output_rs232_tx_reg[31] [0]),
        .I1(read_input[0]),
        .I2(output_rs232_tx[0]),
        .I3(\state_reg_n_0_[1] ),
        .I4(load_data[0]),
        .O(\result[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \result[0]_i_20 
       (.I0(result[25]),
        .I1(operand_b1),
        .I2(register_b[25]),
        .I3(\read_input[25]_i_1_n_0 ),
        .I4(store_data[24]),
        .I5(\read_input[24]_i_1_n_0 ),
        .O(\result[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \result[0]_i_21__1 
       (.I0(\read_input[18]_i_1_n_0 ),
        .I1(\read_input[15]_i_1_n_0 ),
        .I2(\read_input[27]_i_1_n_0 ),
        .I3(\read_input[30]_i_1_n_0 ),
        .I4(\read_input[21]_i_1_n_0 ),
        .I5(\read_input[24]_i_1_n_0 ),
        .O(\result[0]_i_21__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \result[0]_i_22 
       (.I0(\read_input[9]_i_1_n_0 ),
        .I1(store_data[9]),
        .I2(\read_input[10]_i_1_n_0 ),
        .I3(store_data[10]),
        .I4(store_data[11]),
        .I5(\read_input[11]_i_1_n_0 ),
        .O(\result[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \result[0]_i_23 
       (.I0(\read_input[7]_i_1_n_0 ),
        .I1(store_data[7]),
        .I2(\read_input[6]_i_1_n_0 ),
        .I3(store_data[6]),
        .I4(store_data[8]),
        .I5(\read_input[8]_i_1_n_0 ),
        .O(\result[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \result[0]_i_24 
       (.I0(\read_input[3]_i_1_n_0 ),
        .I1(store_data[3]),
        .I2(\read_input[4]_i_1_n_0 ),
        .I3(store_data[4]),
        .I4(store_data[5]),
        .I5(\read_input[5]_i_1_n_0 ),
        .O(\result[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \result[0]_i_25 
       (.I0(\read_input[0]_i_1_n_0 ),
        .I1(store_data[0]),
        .I2(\read_input[1]_i_1_n_0 ),
        .I3(store_data[1]),
        .I4(store_data[2]),
        .I5(\read_input[2]_i_1_n_0 ),
        .O(\result[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \result[0]_i_26 
       (.I0(result[22]),
        .I1(operand_b1),
        .I2(register_b[22]),
        .I3(\read_input[22]_i_1_n_0 ),
        .I4(store_data[21]),
        .I5(\read_input[21]_i_1_n_0 ),
        .O(\result[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \result[0]_i_27 
       (.I0(result[18]),
        .I1(operand_b1),
        .I2(register_b[18]),
        .I3(\read_input[18]_i_1_n_0 ),
        .I4(store_data[20]),
        .I5(\read_input[20]_i_1_n_0 ),
        .O(\result[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \result[0]_i_28 
       (.I0(result[15]),
        .I1(operand_b1),
        .I2(register_b[15]),
        .I3(\read_input[15]_i_1_n_0 ),
        .I4(store_data[17]),
        .I5(\read_input[17]_i_1_n_0 ),
        .O(\result[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \result[0]_i_29 
       (.I0(result[12]),
        .I1(operand_b1),
        .I2(register_b[12]),
        .I3(\read_input[12]_i_1_n_0 ),
        .I4(store_data[14]),
        .I5(\read_input[14]_i_1_n_0 ),
        .O(\result[0]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \result[0]_i_3 
       (.I0(\result[0]_i_4__1_n_0 ),
        .I1(opcode_2[1]),
        .I2(\result_reg[7]_i_4_n_7 ),
        .I3(opcode_2[0]),
        .I4(address_b_2[0]),
        .O(\result[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAB03AB03AB03ABFF)) 
    \result[0]_i_4__1 
       (.I0(data4),
        .I1(\result[0]_i_6_n_0 ),
        .I2(\result[0]_i_7_n_0 ),
        .I3(opcode_2[3]),
        .I4(opcode_2[2]),
        .I5(program_counter_2[0]),
        .O(\result[0]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \result[0]_i_6 
       (.I0(\program_counter_rep[6]_i_20_n_0 ),
        .I1(\program_counter_rep[6]_i_13_n_0 ),
        .I2(\result[0]_i_12_n_0 ),
        .I3(\result[0]_i_13_n_0 ),
        .I4(\read_input[8]_i_1_n_0 ),
        .I5(\read_input[7]_i_1_n_0 ),
        .O(\result[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hBBBFFFBF)) 
    \result[0]_i_7 
       (.I0(opcode_2[3]),
        .I1(opcode_2[2]),
        .I2(wire_139862652895888_stb),
        .I3(\read_input[0]_i_1_n_0 ),
        .I4(wire_139862652898552_stb),
        .O(\result[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \result[0]_i_9 
       (.I0(result[31]),
        .I1(operand_b1),
        .I2(register_b[31]),
        .I3(\read_input[31]_i_2_n_0 ),
        .I4(store_data[30]),
        .I5(\read_input[30]_i_1_n_0 ),
        .O(\result[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EAEAFFEA)) 
    \result[10]_i_1 
       (.I0(\result[13]_i_6__0_n_0 ),
        .I1(\result[13]_i_4_n_0 ),
        .I2(\result_reg[10]_i_2_n_5 ),
        .I3(data2[10]),
        .I4(\result[13]_i_2_n_0 ),
        .I5(\result[10]_i_4_n_0 ),
        .O(\result[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \result[10]_i_10 
       (.I0(register_a[10]),
        .I1(operand_a1),
        .I2(result[10]),
        .I3(literal_2[15]),
        .O(\result[10]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \result[10]_i_11 
       (.I0(register_a[9]),
        .I1(operand_a1),
        .I2(result[9]),
        .I3(literal_2[15]),
        .O(\result[10]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \result[10]_i_12 
       (.I0(register_a[8]),
        .I1(operand_a1),
        .I2(result[8]),
        .I3(literal_2[15]),
        .O(\result[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00000000474700FF)) 
    \result[10]_i_4 
       (.I0(\s_output_rs232_tx_reg[31] [10]),
        .I1(read_input[0]),
        .I2(output_rs232_tx[10]),
        .I3(load_data[10]),
        .I4(\state_reg_n_0_[1] ),
        .I5(\state_reg_n_0_[0] ),
        .O(\result[10]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[10]_i_5 
       (.I0(result[11]),
        .I1(operand_a1),
        .I2(register_a[11]),
        .O(\result[10]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[10]_i_6 
       (.I0(result[10]),
        .I1(operand_a1),
        .I2(register_a[10]),
        .O(\result[10]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[10]_i_7 
       (.I0(result[9]),
        .I1(operand_a1),
        .I2(register_a[9]),
        .O(\result[10]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[10]_i_8 
       (.I0(result[8]),
        .I1(operand_a1),
        .I2(register_a[8]),
        .O(\result[10]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \result[10]_i_9 
       (.I0(register_a[11]),
        .I1(operand_a1),
        .I2(result[11]),
        .I3(literal_2[15]),
        .O(\result[10]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[11]_i_2 
       (.I0(\s_output_rs232_tx_reg[31] [11]),
        .I1(read_input[0]),
        .I2(output_rs232_tx[11]),
        .I3(\state_reg_n_0_[1] ),
        .I4(load_data[11]),
        .O(\result[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44F444FF44F44444)) 
    \result[11]_i_3 
       (.I0(\result[13]_i_2_n_0 ),
        .I1(data2[11]),
        .I2(\result_reg[10]_i_2_n_4 ),
        .I3(opcode_2[1]),
        .I4(opcode_2[0]),
        .I5(literal_2[15]),
        .O(\result[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[12]_i_2 
       (.I0(\s_output_rs232_tx_reg[31] [12]),
        .I1(read_input[0]),
        .I2(output_rs232_tx[12]),
        .I3(\state_reg_n_0_[1] ),
        .I4(load_data[12]),
        .O(\result[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44F444FF44F44444)) 
    \result[12]_i_3 
       (.I0(\result[13]_i_2_n_0 ),
        .I1(data2[12]),
        .I2(\result_reg[13]_i_5_n_7 ),
        .I3(opcode_2[1]),
        .I4(opcode_2[0]),
        .I5(literal_2[15]),
        .O(\result[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF444)) 
    \result[13]_i_1 
       (.I0(\result[13]_i_2_n_0 ),
        .I1(data2[13]),
        .I2(\result[13]_i_4_n_0 ),
        .I3(\result_reg[13]_i_5_n_6 ),
        .I4(\result[13]_i_6__0_n_0 ),
        .I5(\result[13]_i_7__0_n_0 ),
        .O(\result[13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[13]_i_11 
       (.I0(result[15]),
        .I1(operand_a1),
        .I2(register_a[15]),
        .O(\result[13]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[13]_i_12 
       (.I0(result[14]),
        .I1(operand_a1),
        .I2(register_a[14]),
        .O(\result[13]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[13]_i_13 
       (.I0(result[13]),
        .I1(operand_a1),
        .I2(register_a[13]),
        .O(\result[13]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[13]_i_14 
       (.I0(result[12]),
        .I1(operand_a1),
        .I2(register_a[12]),
        .O(\result[13]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \result[13]_i_15 
       (.I0(register_a[15]),
        .I1(operand_a1),
        .I2(result[15]),
        .I3(literal_2[15]),
        .O(\result[13]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \result[13]_i_16 
       (.I0(register_a[14]),
        .I1(operand_a1),
        .I2(result[14]),
        .I3(literal_2[15]),
        .O(\result[13]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \result[13]_i_17 
       (.I0(register_a[13]),
        .I1(operand_a1),
        .I2(result[13]),
        .I3(literal_2[15]),
        .O(\result[13]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \result[13]_i_18 
       (.I0(register_a[12]),
        .I1(operand_a1),
        .I2(result[12]),
        .I3(literal_2[15]),
        .O(\result[13]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \result[13]_i_2 
       (.I0(opcode_2[1]),
        .I1(opcode_2[3]),
        .I2(opcode_2[2]),
        .O(\result[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \result[13]_i_4 
       (.I0(opcode_2[0]),
        .I1(opcode_2[1]),
        .O(\result[13]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h04FF)) 
    \result[13]_i_6__0 
       (.I0(opcode_2[1]),
        .I1(literal_2[15]),
        .I2(opcode_2[0]),
        .I3(\state_reg_n_0_[0] ),
        .O(\result[13]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h0101015151510151)) 
    \result[13]_i_7__0 
       (.I0(\state_reg_n_0_[0] ),
        .I1(load_data[13]),
        .I2(\state_reg_n_0_[1] ),
        .I3(output_rs232_tx[13]),
        .I4(read_input[0]),
        .I5(\s_output_rs232_tx_reg[31] [13]),
        .O(\result[13]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[14]_i_2 
       (.I0(\s_output_rs232_tx_reg[31] [14]),
        .I1(read_input[0]),
        .I2(output_rs232_tx[14]),
        .I3(\state_reg_n_0_[1] ),
        .I4(load_data[14]),
        .O(\result[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44F444FF44F44444)) 
    \result[14]_i_3 
       (.I0(\result[13]_i_2_n_0 ),
        .I1(data2[14]),
        .I2(\result_reg[13]_i_5_n_5 ),
        .I3(opcode_2[1]),
        .I4(opcode_2[0]),
        .I5(literal_2[15]),
        .O(\result[14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[15]_i_2 
       (.I0(\s_output_rs232_tx_reg[31] [15]),
        .I1(read_input[0]),
        .I2(output_rs232_tx[15]),
        .I3(\state_reg_n_0_[1] ),
        .I4(load_data[15]),
        .O(\result[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44F444FF44F44444)) 
    \result[15]_i_3 
       (.I0(\result[13]_i_2_n_0 ),
        .I1(data2[15]),
        .I2(\result_reg[13]_i_5_n_4 ),
        .I3(opcode_2[1]),
        .I4(opcode_2[0]),
        .I5(literal_2[15]),
        .O(\result[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[16]_i_2 
       (.I0(\s_output_rs232_tx_reg[31] [16]),
        .I1(read_input[0]),
        .I2(output_rs232_tx[16]),
        .I3(\state_reg_n_0_[1] ),
        .I4(load_data[16]),
        .O(\result[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4444FFF444444F44)) 
    \result[16]_i_3 
       (.I0(\result[13]_i_2_n_0 ),
        .I1(data2[16]),
        .I2(opcode_2[0]),
        .I3(literal_2[15]),
        .I4(opcode_2[1]),
        .I5(\result_reg[19]_i_2_n_7 ),
        .O(\result[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \result[17]_i_1 
       (.I0(literal_2[15]),
        .I1(opcode_2[0]),
        .I2(\result_reg[19]_i_2_n_6 ),
        .I3(opcode_2[1]),
        .I4(\state_reg_n_0_[0] ),
        .I5(\result[17]_i_2_n_0 ),
        .O(\result[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[17]_i_2 
       (.I0(\s_output_rs232_tx_reg[31] [17]),
        .I1(read_input[0]),
        .I2(output_rs232_tx[17]),
        .I3(\state_reg_n_0_[1] ),
        .I4(load_data[17]),
        .O(\result[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \result[18]_i_1 
       (.I0(literal_2[15]),
        .I1(opcode_2[0]),
        .I2(\result_reg[19]_i_2_n_5 ),
        .I3(opcode_2[1]),
        .I4(\state_reg_n_0_[0] ),
        .I5(\result[18]_i_2_n_0 ),
        .O(\result[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[18]_i_2 
       (.I0(\s_output_rs232_tx_reg[31] [18]),
        .I1(read_input[0]),
        .I2(output_rs232_tx[18]),
        .I3(\state_reg_n_0_[1] ),
        .I4(load_data[18]),
        .O(\result[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \result[19]_i_1 
       (.I0(literal_2[15]),
        .I1(opcode_2[0]),
        .I2(\result_reg[19]_i_2_n_4 ),
        .I3(opcode_2[1]),
        .I4(\state_reg_n_0_[0] ),
        .I5(\result[19]_i_3_n_0 ),
        .O(\result[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[19]_i_3 
       (.I0(\s_output_rs232_tx_reg[31] [19]),
        .I1(read_input[0]),
        .I2(output_rs232_tx[19]),
        .I3(\state_reg_n_0_[1] ),
        .I4(load_data[19]),
        .O(\result[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[19]_i_4 
       (.I0(result[19]),
        .I1(operand_a1),
        .I2(register_a[19]),
        .O(\result[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[19]_i_5 
       (.I0(result[18]),
        .I1(operand_a1),
        .I2(register_a[18]),
        .O(\result[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[19]_i_6 
       (.I0(result[17]),
        .I1(operand_a1),
        .I2(register_a[17]),
        .O(\result[19]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[19]_i_7 
       (.I0(result[16]),
        .I1(operand_a1),
        .I2(register_a[16]),
        .O(\result[19]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[1]_i_2 
       (.I0(\s_output_rs232_tx_reg[31] [1]),
        .I1(read_input[0]),
        .I2(output_rs232_tx[1]),
        .I3(\state_reg_n_0_[1] ),
        .I4(load_data[1]),
        .O(\result[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    \result[1]_i_3 
       (.I0(data2[1]),
        .I1(\result[6]_i_4_n_0 ),
        .I2(opcode_2[1]),
        .I3(\result_reg[7]_i_4_n_6 ),
        .I4(opcode_2[0]),
        .I5(address_b_2[1]),
        .O(\result[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \result[20]_i_1 
       (.I0(literal_2[15]),
        .I1(opcode_2[0]),
        .I2(\result_reg[23]_i_2_n_7 ),
        .I3(opcode_2[1]),
        .I4(\state_reg_n_0_[0] ),
        .I5(\result[20]_i_2_n_0 ),
        .O(\result[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[20]_i_2 
       (.I0(\s_output_rs232_tx_reg[31] [20]),
        .I1(read_input[0]),
        .I2(output_rs232_tx[20]),
        .I3(\state_reg_n_0_[1] ),
        .I4(load_data[20]),
        .O(\result[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \result[21]_i_1 
       (.I0(literal_2[15]),
        .I1(opcode_2[0]),
        .I2(\result_reg[23]_i_2_n_6 ),
        .I3(opcode_2[1]),
        .I4(\state_reg_n_0_[0] ),
        .I5(\result[21]_i_2_n_0 ),
        .O(\result[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[21]_i_2 
       (.I0(\s_output_rs232_tx_reg[31] [21]),
        .I1(read_input[0]),
        .I2(output_rs232_tx[21]),
        .I3(\state_reg_n_0_[1] ),
        .I4(load_data[21]),
        .O(\result[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \result[22]_i_1 
       (.I0(literal_2[15]),
        .I1(opcode_2[0]),
        .I2(\result_reg[23]_i_2_n_5 ),
        .I3(opcode_2[1]),
        .I4(\state_reg_n_0_[0] ),
        .I5(\result[22]_i_2_n_0 ),
        .O(\result[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[22]_i_2 
       (.I0(\s_output_rs232_tx_reg[31] [22]),
        .I1(read_input[0]),
        .I2(output_rs232_tx[22]),
        .I3(\state_reg_n_0_[1] ),
        .I4(load_data[22]),
        .O(\result[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \result[23]_i_1 
       (.I0(literal_2[15]),
        .I1(opcode_2[0]),
        .I2(\result_reg[23]_i_2_n_4 ),
        .I3(opcode_2[1]),
        .I4(\state_reg_n_0_[0] ),
        .I5(\result[23]_i_3_n_0 ),
        .O(\result[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[23]_i_3 
       (.I0(\s_output_rs232_tx_reg[31] [23]),
        .I1(read_input[0]),
        .I2(output_rs232_tx[23]),
        .I3(\state_reg_n_0_[1] ),
        .I4(load_data[23]),
        .O(\result[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[23]_i_4 
       (.I0(result[23]),
        .I1(operand_a1),
        .I2(register_a[23]),
        .O(\result[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[23]_i_5 
       (.I0(result[22]),
        .I1(operand_a1),
        .I2(register_a[22]),
        .O(\result[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[23]_i_6 
       (.I0(result[21]),
        .I1(operand_a1),
        .I2(register_a[21]),
        .O(\result[23]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[23]_i_7 
       (.I0(result[20]),
        .I1(operand_a1),
        .I2(register_a[20]),
        .O(\result[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \result[24]_i_1 
       (.I0(literal_2[15]),
        .I1(opcode_2[0]),
        .I2(\result_reg[27]_i_2_n_7 ),
        .I3(opcode_2[1]),
        .I4(\state_reg_n_0_[0] ),
        .I5(\result[24]_i_2_n_0 ),
        .O(\result[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[24]_i_2 
       (.I0(\s_output_rs232_tx_reg[31] [24]),
        .I1(read_input[0]),
        .I2(output_rs232_tx[24]),
        .I3(\state_reg_n_0_[1] ),
        .I4(load_data[24]),
        .O(\result[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \result[25]_i_1 
       (.I0(literal_2[15]),
        .I1(opcode_2[0]),
        .I2(\result_reg[27]_i_2_n_6 ),
        .I3(opcode_2[1]),
        .I4(\state_reg_n_0_[0] ),
        .I5(\result[25]_i_2_n_0 ),
        .O(\result[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[25]_i_2 
       (.I0(\s_output_rs232_tx_reg[31] [25]),
        .I1(read_input[0]),
        .I2(output_rs232_tx[25]),
        .I3(\state_reg_n_0_[1] ),
        .I4(load_data[25]),
        .O(\result[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \result[26]_i_1 
       (.I0(literal_2[15]),
        .I1(opcode_2[0]),
        .I2(\result_reg[27]_i_2_n_5 ),
        .I3(opcode_2[1]),
        .I4(\state_reg_n_0_[0] ),
        .I5(\result[26]_i_2_n_0 ),
        .O(\result[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[26]_i_2 
       (.I0(\s_output_rs232_tx_reg[31] [26]),
        .I1(read_input[0]),
        .I2(output_rs232_tx[26]),
        .I3(\state_reg_n_0_[1] ),
        .I4(load_data[26]),
        .O(\result[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \result[27]_i_1 
       (.I0(literal_2[15]),
        .I1(opcode_2[0]),
        .I2(\result_reg[27]_i_2_n_4 ),
        .I3(opcode_2[1]),
        .I4(\state_reg_n_0_[0] ),
        .I5(\result[27]_i_3_n_0 ),
        .O(\result[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[27]_i_3 
       (.I0(\s_output_rs232_tx_reg[31] [27]),
        .I1(read_input[0]),
        .I2(output_rs232_tx[27]),
        .I3(\state_reg_n_0_[1] ),
        .I4(load_data[27]),
        .O(\result[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[27]_i_4 
       (.I0(result[27]),
        .I1(operand_a1),
        .I2(register_a[27]),
        .O(\result[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[27]_i_5 
       (.I0(result[26]),
        .I1(operand_a1),
        .I2(register_a[26]),
        .O(\result[27]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[27]_i_6 
       (.I0(result[25]),
        .I1(operand_a1),
        .I2(register_a[25]),
        .O(\result[27]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[27]_i_7 
       (.I0(result[24]),
        .I1(operand_a1),
        .I2(register_a[24]),
        .O(\result[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \result[28]_i_1 
       (.I0(literal_2[15]),
        .I1(opcode_2[0]),
        .I2(\result_reg[31]_i_5_n_7 ),
        .I3(opcode_2[1]),
        .I4(\state_reg_n_0_[0] ),
        .I5(\result[28]_i_2_n_0 ),
        .O(\result[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[28]_i_2 
       (.I0(\s_output_rs232_tx_reg[31] [28]),
        .I1(read_input[0]),
        .I2(output_rs232_tx[28]),
        .I3(\state_reg_n_0_[1] ),
        .I4(load_data[28]),
        .O(\result[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \result[29]_i_1 
       (.I0(literal_2[15]),
        .I1(opcode_2[0]),
        .I2(\result_reg[31]_i_5_n_6 ),
        .I3(opcode_2[1]),
        .I4(\state_reg_n_0_[0] ),
        .I5(\result[29]_i_2_n_0 ),
        .O(\result[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[29]_i_2 
       (.I0(\s_output_rs232_tx_reg[31] [29]),
        .I1(read_input[0]),
        .I2(output_rs232_tx[29]),
        .I3(\state_reg_n_0_[1] ),
        .I4(load_data[29]),
        .O(\result[29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[2]_i_2 
       (.I0(\s_output_rs232_tx_reg[31] [2]),
        .I1(read_input[0]),
        .I2(output_rs232_tx[2]),
        .I3(\state_reg_n_0_[1] ),
        .I4(load_data[2]),
        .O(\result[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    \result[2]_i_3 
       (.I0(data2[2]),
        .I1(\result[6]_i_4_n_0 ),
        .I2(opcode_2[1]),
        .I3(\result_reg[7]_i_4_n_5 ),
        .I4(opcode_2[0]),
        .I5(address_b_2[2]),
        .O(\result[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \result[30]_i_1 
       (.I0(literal_2[15]),
        .I1(opcode_2[0]),
        .I2(\result_reg[31]_i_5_n_5 ),
        .I3(opcode_2[1]),
        .I4(\state_reg_n_0_[0] ),
        .I5(\result[30]_i_2_n_0 ),
        .O(\result[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[30]_i_2 
       (.I0(\s_output_rs232_tx_reg[31] [30]),
        .I1(read_input[0]),
        .I2(output_rs232_tx[30]),
        .I3(\state_reg_n_0_[1] ),
        .I4(load_data[30]),
        .O(\result[30]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAABA)) 
    \result[31]_i_1 
       (.I0(\result[31]_i_3_n_0 ),
        .I1(\result[31]_i_4_n_0 ),
        .I2(\state_reg_n_0_[2] ),
        .I3(\state_reg_n_0_[0] ),
        .O(\result[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[31]_i_10 
       (.I0(result[29]),
        .I1(operand_a1),
        .I2(register_a[29]),
        .O(\result[31]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[31]_i_11 
       (.I0(result[28]),
        .I1(operand_a1),
        .I2(register_a[28]),
        .O(\result[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \result[31]_i_2 
       (.I0(literal_2[15]),
        .I1(opcode_2[0]),
        .I2(\result_reg[31]_i_5_n_4 ),
        .I3(opcode_2[1]),
        .I4(\state_reg_n_0_[0] ),
        .I5(\result[31]_i_6_n_0 ),
        .O(\result[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000080008008088)) 
    \result[31]_i_3 
       (.I0(\state_reg_n_0_[0] ),
        .I1(opcode_20),
        .I2(opcode_2[0]),
        .I3(opcode_2[1]),
        .I4(opcode_2[3]),
        .I5(opcode_2[2]),
        .O(\result[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA808A8A8A)) 
    \result[31]_i_4 
       (.I0(\state_reg_n_0_[1] ),
        .I1(write_enable_reg_0),
        .I2(read_input[0]),
        .I3(wire_139862652895888_ack),
        .I4(wire_139862652895888_stb),
        .I5(\s_input_in2_ack[0]_i_3_n_0 ),
        .O(\result[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[31]_i_6 
       (.I0(\s_output_rs232_tx_reg[31] [31]),
        .I1(read_input[0]),
        .I2(output_rs232_tx[31]),
        .I3(\state_reg_n_0_[1] ),
        .I4(load_data[31]),
        .O(\result[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \result[31]_i_7 
       (.I0(wire_139862652898552_ack),
        .I1(wire_139862652898552_stb),
        .O(write_enable_reg_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[31]_i_8 
       (.I0(result[31]),
        .I1(operand_a1),
        .I2(register_a[31]),
        .O(\result[31]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[31]_i_9 
       (.I0(result[30]),
        .I1(operand_a1),
        .I2(register_a[30]),
        .O(\result[31]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[3]_i_2 
       (.I0(\s_output_rs232_tx_reg[31] [3]),
        .I1(read_input[0]),
        .I2(output_rs232_tx[3]),
        .I3(\state_reg_n_0_[1] ),
        .I4(load_data[3]),
        .O(\result[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    \result[3]_i_3 
       (.I0(data2[3]),
        .I1(\result[6]_i_4_n_0 ),
        .I2(opcode_2[1]),
        .I3(\result_reg[7]_i_4_n_4 ),
        .I4(opcode_2[0]),
        .I5(address_b_2[3]),
        .O(\result[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[4]_i_2 
       (.I0(\s_output_rs232_tx_reg[31] [4]),
        .I1(read_input[0]),
        .I2(output_rs232_tx[4]),
        .I3(\state_reg_n_0_[1] ),
        .I4(load_data[4]),
        .O(\result[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    \result[4]_i_3 
       (.I0(data2[4]),
        .I1(\result[6]_i_4_n_0 ),
        .I2(opcode_2[1]),
        .I3(\result_reg[7]_i_2_n_7 ),
        .I4(opcode_2[0]),
        .I5(literal_2[4]),
        .O(\result[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[5]_i_2 
       (.I0(\s_output_rs232_tx_reg[31] [5]),
        .I1(read_input[0]),
        .I2(output_rs232_tx[5]),
        .I3(\state_reg_n_0_[1] ),
        .I4(load_data[5]),
        .O(\result[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    \result[5]_i_3 
       (.I0(data2[5]),
        .I1(\result[6]_i_4_n_0 ),
        .I2(opcode_2[1]),
        .I3(\result_reg[7]_i_2_n_6 ),
        .I4(opcode_2[0]),
        .I5(literal_2[5]),
        .O(\result[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[6]_i_2 
       (.I0(\s_output_rs232_tx_reg[31] [6]),
        .I1(read_input[0]),
        .I2(output_rs232_tx[6]),
        .I3(\state_reg_n_0_[1] ),
        .I4(load_data[6]),
        .O(\result[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    \result[6]_i_3 
       (.I0(data2[6]),
        .I1(\result[6]_i_4_n_0 ),
        .I2(opcode_2[1]),
        .I3(\result_reg[7]_i_2_n_5 ),
        .I4(opcode_2[0]),
        .I5(literal_2[6]),
        .O(\result[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \result[6]_i_4 
       (.I0(opcode_2[2]),
        .I1(opcode_2[3]),
        .O(\result[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EAEAFFEA)) 
    \result[7]_i_1 
       (.I0(\result[13]_i_6__0_n_0 ),
        .I1(\result[13]_i_4_n_0 ),
        .I2(\result_reg[7]_i_2_n_4 ),
        .I3(data2[7]),
        .I4(\result[13]_i_2_n_0 ),
        .I5(\result[7]_i_3_n_0 ),
        .O(\result[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \result[7]_i_10 
       (.I0(register_a[6]),
        .I1(operand_a1),
        .I2(result[6]),
        .I3(literal_2[6]),
        .O(\result[7]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \result[7]_i_11 
       (.I0(register_a[5]),
        .I1(operand_a1),
        .I2(result[5]),
        .I3(literal_2[5]),
        .O(\result[7]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \result[7]_i_12 
       (.I0(register_a[4]),
        .I1(operand_a1),
        .I2(result[4]),
        .I3(literal_2[4]),
        .O(\result[7]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[7]_i_13 
       (.I0(result[3]),
        .I1(operand_a1),
        .I2(register_a[3]),
        .O(\result[7]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[7]_i_14 
       (.I0(result[2]),
        .I1(operand_a1),
        .I2(register_a[2]),
        .O(\result[7]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[7]_i_15 
       (.I0(result[1]),
        .I1(operand_a1),
        .I2(register_a[1]),
        .O(\result[7]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[7]_i_16 
       (.I0(result[0]),
        .I1(operand_a1),
        .I2(register_a[0]),
        .O(\result[7]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \result[7]_i_17 
       (.I0(register_a[3]),
        .I1(operand_a1),
        .I2(result[3]),
        .I3(address_b_2[3]),
        .O(\result[7]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \result[7]_i_18 
       (.I0(register_a[2]),
        .I1(operand_a1),
        .I2(result[2]),
        .I3(address_b_2[2]),
        .O(\result[7]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \result[7]_i_19 
       (.I0(register_a[1]),
        .I1(operand_a1),
        .I2(result[1]),
        .I3(address_b_2[1]),
        .O(\result[7]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \result[7]_i_20 
       (.I0(register_a[0]),
        .I1(operand_a1),
        .I2(result[0]),
        .I3(address_b_2[0]),
        .O(\result[7]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h00000000474700FF)) 
    \result[7]_i_3 
       (.I0(\s_output_rs232_tx_reg[31] [7]),
        .I1(read_input[0]),
        .I2(output_rs232_tx[7]),
        .I3(load_data[7]),
        .I4(\state_reg_n_0_[1] ),
        .I5(\state_reg_n_0_[0] ),
        .O(\result[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[7]_i_5 
       (.I0(result[7]),
        .I1(operand_a1),
        .I2(register_a[7]),
        .O(\result[7]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[7]_i_6 
       (.I0(result[6]),
        .I1(operand_a1),
        .I2(register_a[6]),
        .O(\result[7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[7]_i_7 
       (.I0(result[5]),
        .I1(operand_a1),
        .I2(register_a[5]),
        .O(\result[7]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[7]_i_8 
       (.I0(result[4]),
        .I1(operand_a1),
        .I2(register_a[4]),
        .O(\result[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \result[7]_i_9 
       (.I0(register_a[7]),
        .I1(operand_a1),
        .I2(result[7]),
        .I3(literal_2[15]),
        .O(\result[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF444)) 
    \result[8]_i_1 
       (.I0(\result[13]_i_2_n_0 ),
        .I1(data2[8]),
        .I2(\result[13]_i_4_n_0 ),
        .I3(\result_reg[10]_i_2_n_7 ),
        .I4(\result[13]_i_6__0_n_0 ),
        .I5(\result[8]_i_3_n_0 ),
        .O(\result[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0101015151510151)) 
    \result[8]_i_3 
       (.I0(\state_reg_n_0_[0] ),
        .I1(load_data[8]),
        .I2(\state_reg_n_0_[1] ),
        .I3(output_rs232_tx[8]),
        .I4(read_input[0]),
        .I5(\s_output_rs232_tx_reg[31] [8]),
        .O(\result[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[9]_i_2 
       (.I0(\s_output_rs232_tx_reg[31] [9]),
        .I1(read_input[0]),
        .I2(output_rs232_tx[9]),
        .I3(\state_reg_n_0_[1] ),
        .I4(load_data[9]),
        .O(\result[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44F444FF44F44444)) 
    \result[9]_i_3 
       (.I0(\result[13]_i_2_n_0 ),
        .I1(data2[9]),
        .I2(\result_reg[10]_i_2_n_6 ),
        .I3(opcode_2[1]),
        .I4(opcode_2[0]),
        .I5(literal_2[15]),
        .O(\result[9]_i_3_n_0 ));
  FDRE \result_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result_reg[0]_i_1_n_0 ),
        .Q(result[0]),
        .R(INTERNAL_RST_reg));
  MUXF7 \result_reg[0]_i_1 
       (.I0(\result[0]_i_2_n_0 ),
        .I1(\result[0]_i_3_n_0 ),
        .O(\result_reg[0]_i_1_n_0 ),
        .S(\state_reg_n_0_[0] ));
  CARRY4 \result_reg[0]_i_14 
       (.CI(1'b0),
        .CO({\result_reg[0]_i_14_n_0 ,\NLW_result_reg[0]_i_14_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_result_reg[0]_i_14_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_22_n_0 ,\result[0]_i_23_n_0 ,\result[0]_i_24_n_0 ,\result[0]_i_25_n_0 }));
  CARRY4 \result_reg[0]_i_5 
       (.CI(\result_reg[0]_i_8_n_0 ),
        .CO({\NLW_result_reg[0]_i_5_CO_UNCONNECTED [3],data4,\NLW_result_reg[0]_i_5_CO_UNCONNECTED [1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_result_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({1'b0,\result[0]_i_9_n_0 ,\result[0]_i_10_n_0 ,\result[0]_i_11_n_0 }));
  CARRY4 \result_reg[0]_i_8 
       (.CI(\result_reg[0]_i_14_n_0 ),
        .CO({\result_reg[0]_i_8_n_0 ,\NLW_result_reg[0]_i_8_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_result_reg[0]_i_8_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_15_n_0 ,\result[0]_i_16_n_0 ,\result[0]_i_17_n_0 ,\result[0]_i_18_n_0 }));
  FDRE \result_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result[10]_i_1_n_0 ),
        .Q(result[10]),
        .R(INTERNAL_RST_reg));
  CARRY4 \result_reg[10]_i_2 
       (.CI(\result_reg[7]_i_2_n_0 ),
        .CO({\result_reg[10]_i_2_n_0 ,\NLW_result_reg[10]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[10]_i_5_n_0 ,\result[10]_i_6_n_0 ,\result[10]_i_7_n_0 ,\result[10]_i_8_n_0 }),
        .O({\result_reg[10]_i_2_n_4 ,\result_reg[10]_i_2_n_5 ,\result_reg[10]_i_2_n_6 ,\result_reg[10]_i_2_n_7 }),
        .S({\result[10]_i_9_n_0 ,\result[10]_i_10_n_0 ,\result[10]_i_11_n_0 ,\result[10]_i_12_n_0 }));
  CARRY4 \result_reg[10]_i_3 
       (.CI(\result_reg[8]_i_2_n_0 ),
        .CO({\result_reg[10]_i_3_n_0 ,\NLW_result_reg[10]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data2[12:9]),
        .S(program_counter_2[12:9]));
  FDRE \result_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result_reg[11]_i_1_n_0 ),
        .Q(result[11]),
        .R(INTERNAL_RST_reg));
  MUXF7 \result_reg[11]_i_1 
       (.I0(\result[11]_i_2_n_0 ),
        .I1(\result[11]_i_3_n_0 ),
        .O(\result_reg[11]_i_1_n_0 ),
        .S(\state_reg_n_0_[0] ));
  FDRE \result_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result_reg[12]_i_1_n_0 ),
        .Q(result[12]),
        .R(INTERNAL_RST_reg));
  MUXF7 \result_reg[12]_i_1 
       (.I0(\result[12]_i_2_n_0 ),
        .I1(\result[12]_i_3_n_0 ),
        .O(\result_reg[12]_i_1_n_0 ),
        .S(\state_reg_n_0_[0] ));
  FDRE \result_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result[13]_i_1_n_0 ),
        .Q(result[13]),
        .R(INTERNAL_RST_reg));
  CARRY4 \result_reg[13]_i_3 
       (.CI(\result_reg[10]_i_3_n_0 ),
        .CO({data2[16],\NLW_result_reg[13]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_result_reg[13]_i_3_O_UNCONNECTED [3],data2[15:13]}),
        .S({1'b1,program_counter_2[15:13]}));
  CARRY4 \result_reg[13]_i_5 
       (.CI(\result_reg[10]_i_2_n_0 ),
        .CO({\result_reg[13]_i_5_n_0 ,\NLW_result_reg[13]_i_5_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[13]_i_11_n_0 ,\result[13]_i_12_n_0 ,\result[13]_i_13_n_0 ,\result[13]_i_14_n_0 }),
        .O({\result_reg[13]_i_5_n_4 ,\result_reg[13]_i_5_n_5 ,\result_reg[13]_i_5_n_6 ,\result_reg[13]_i_5_n_7 }),
        .S({\result[13]_i_15_n_0 ,\result[13]_i_16_n_0 ,\result[13]_i_17_n_0 ,\result[13]_i_18_n_0 }));
  FDRE \result_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result_reg[14]_i_1_n_0 ),
        .Q(result[14]),
        .R(INTERNAL_RST_reg));
  MUXF7 \result_reg[14]_i_1 
       (.I0(\result[14]_i_2_n_0 ),
        .I1(\result[14]_i_3_n_0 ),
        .O(\result_reg[14]_i_1_n_0 ),
        .S(\state_reg_n_0_[0] ));
  FDRE \result_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result_reg[15]_i_1_n_0 ),
        .Q(result[15]),
        .R(INTERNAL_RST_reg));
  MUXF7 \result_reg[15]_i_1 
       (.I0(\result[15]_i_2_n_0 ),
        .I1(\result[15]_i_3_n_0 ),
        .O(\result_reg[15]_i_1_n_0 ),
        .S(\state_reg_n_0_[0] ));
  FDRE \result_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result_reg[16]_i_1_n_0 ),
        .Q(result[16]),
        .R(INTERNAL_RST_reg));
  MUXF7 \result_reg[16]_i_1 
       (.I0(\result[16]_i_2_n_0 ),
        .I1(\result[16]_i_3_n_0 ),
        .O(\result_reg[16]_i_1_n_0 ),
        .S(\state_reg_n_0_[0] ));
  FDRE \result_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result[17]_i_1_n_0 ),
        .Q(result[17]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result[18]_i_1_n_0 ),
        .Q(result[18]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result[19]_i_1_n_0 ),
        .Q(result[19]),
        .R(INTERNAL_RST_reg));
  CARRY4 \result_reg[19]_i_2 
       (.CI(\result_reg[13]_i_5_n_0 ),
        .CO({\result_reg[19]_i_2_n_0 ,\NLW_result_reg[19]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\result_reg[19]_i_2_n_4 ,\result_reg[19]_i_2_n_5 ,\result_reg[19]_i_2_n_6 ,\result_reg[19]_i_2_n_7 }),
        .S({\result[19]_i_4_n_0 ,\result[19]_i_5_n_0 ,\result[19]_i_6_n_0 ,\result[19]_i_7_n_0 }));
  FDRE \result_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result_reg[1]_i_1_n_0 ),
        .Q(result[1]),
        .R(INTERNAL_RST_reg));
  MUXF7 \result_reg[1]_i_1 
       (.I0(\result[1]_i_2_n_0 ),
        .I1(\result[1]_i_3_n_0 ),
        .O(\result_reg[1]_i_1_n_0 ),
        .S(\state_reg_n_0_[0] ));
  FDRE \result_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result[20]_i_1_n_0 ),
        .Q(result[20]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result[21]_i_1_n_0 ),
        .Q(result[21]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result[22]_i_1_n_0 ),
        .Q(result[22]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result[23]_i_1_n_0 ),
        .Q(result[23]),
        .R(INTERNAL_RST_reg));
  CARRY4 \result_reg[23]_i_2 
       (.CI(\result_reg[19]_i_2_n_0 ),
        .CO({\result_reg[23]_i_2_n_0 ,\NLW_result_reg[23]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\result_reg[23]_i_2_n_4 ,\result_reg[23]_i_2_n_5 ,\result_reg[23]_i_2_n_6 ,\result_reg[23]_i_2_n_7 }),
        .S({\result[23]_i_4_n_0 ,\result[23]_i_5_n_0 ,\result[23]_i_6_n_0 ,\result[23]_i_7_n_0 }));
  FDRE \result_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result[24]_i_1_n_0 ),
        .Q(result[24]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result[25]_i_1_n_0 ),
        .Q(result[25]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result[26]_i_1_n_0 ),
        .Q(result[26]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result[27]_i_1_n_0 ),
        .Q(result[27]),
        .R(INTERNAL_RST_reg));
  CARRY4 \result_reg[27]_i_2 
       (.CI(\result_reg[23]_i_2_n_0 ),
        .CO({\result_reg[27]_i_2_n_0 ,\NLW_result_reg[27]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\result_reg[27]_i_2_n_4 ,\result_reg[27]_i_2_n_5 ,\result_reg[27]_i_2_n_6 ,\result_reg[27]_i_2_n_7 }),
        .S({\result[27]_i_4_n_0 ,\result[27]_i_5_n_0 ,\result[27]_i_6_n_0 ,\result[27]_i_7_n_0 }));
  FDRE \result_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result[28]_i_1_n_0 ),
        .Q(result[28]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result[29]_i_1_n_0 ),
        .Q(result[29]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result_reg[2]_i_1_n_0 ),
        .Q(result[2]),
        .R(INTERNAL_RST_reg));
  MUXF7 \result_reg[2]_i_1 
       (.I0(\result[2]_i_2_n_0 ),
        .I1(\result[2]_i_3_n_0 ),
        .O(\result_reg[2]_i_1_n_0 ),
        .S(\state_reg_n_0_[0] ));
  FDRE \result_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result[30]_i_1_n_0 ),
        .Q(result[30]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result[31]_i_2_n_0 ),
        .Q(result[31]),
        .R(INTERNAL_RST_reg));
  CARRY4 \result_reg[31]_i_5 
       (.CI(\result_reg[27]_i_2_n_0 ),
        .CO(\NLW_result_reg[31]_i_5_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\result_reg[31]_i_5_n_4 ,\result_reg[31]_i_5_n_5 ,\result_reg[31]_i_5_n_6 ,\result_reg[31]_i_5_n_7 }),
        .S({\result[31]_i_8_n_0 ,\result[31]_i_9_n_0 ,\result[31]_i_10_n_0 ,\result[31]_i_11_n_0 }));
  FDRE \result_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result_reg[3]_i_1_n_0 ),
        .Q(result[3]),
        .R(INTERNAL_RST_reg));
  MUXF7 \result_reg[3]_i_1 
       (.I0(\result[3]_i_2_n_0 ),
        .I1(\result[3]_i_3_n_0 ),
        .O(\result_reg[3]_i_1_n_0 ),
        .S(\state_reg_n_0_[0] ));
  FDRE \result_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result_reg[4]_i_1_n_0 ),
        .Q(result[4]),
        .R(INTERNAL_RST_reg));
  MUXF7 \result_reg[4]_i_1 
       (.I0(\result[4]_i_2_n_0 ),
        .I1(\result[4]_i_3_n_0 ),
        .O(\result_reg[4]_i_1_n_0 ),
        .S(\state_reg_n_0_[0] ));
  FDRE \result_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result_reg[5]_i_1_n_0 ),
        .Q(result[5]),
        .R(INTERNAL_RST_reg));
  MUXF7 \result_reg[5]_i_1 
       (.I0(\result[5]_i_2_n_0 ),
        .I1(\result[5]_i_3_n_0 ),
        .O(\result_reg[5]_i_1_n_0 ),
        .S(\state_reg_n_0_[0] ));
  FDRE \result_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result_reg[6]_i_1_n_0 ),
        .Q(result[6]),
        .R(INTERNAL_RST_reg));
  MUXF7 \result_reg[6]_i_1 
       (.I0(\result[6]_i_2_n_0 ),
        .I1(\result[6]_i_3_n_0 ),
        .O(\result_reg[6]_i_1_n_0 ),
        .S(\state_reg_n_0_[0] ));
  FDRE \result_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result[7]_i_1_n_0 ),
        .Q(result[7]),
        .R(INTERNAL_RST_reg));
  CARRY4 \result_reg[7]_i_2 
       (.CI(\result_reg[7]_i_4_n_0 ),
        .CO({\result_reg[7]_i_2_n_0 ,\NLW_result_reg[7]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[7]_i_5_n_0 ,\result[7]_i_6_n_0 ,\result[7]_i_7_n_0 ,\result[7]_i_8_n_0 }),
        .O({\result_reg[7]_i_2_n_4 ,\result_reg[7]_i_2_n_5 ,\result_reg[7]_i_2_n_6 ,\result_reg[7]_i_2_n_7 }),
        .S({\result[7]_i_9_n_0 ,\result[7]_i_10_n_0 ,\result[7]_i_11_n_0 ,\result[7]_i_12_n_0 }));
  CARRY4 \result_reg[7]_i_4 
       (.CI(1'b0),
        .CO({\result_reg[7]_i_4_n_0 ,\NLW_result_reg[7]_i_4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[7]_i_13_n_0 ,\result[7]_i_14_n_0 ,\result[7]_i_15_n_0 ,\result[7]_i_16_n_0 }),
        .O({\result_reg[7]_i_4_n_4 ,\result_reg[7]_i_4_n_5 ,\result_reg[7]_i_4_n_6 ,\result_reg[7]_i_4_n_7 }),
        .S({\result[7]_i_17_n_0 ,\result[7]_i_18_n_0 ,\result[7]_i_19_n_0 ,\result[7]_i_20_n_0 }));
  FDRE \result_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result[8]_i_1_n_0 ),
        .Q(result[8]),
        .R(INTERNAL_RST_reg));
  CARRY4 \result_reg[8]_i_2 
       (.CI(\result_reg[8]_i_4_n_0 ),
        .CO({\result_reg[8]_i_2_n_0 ,\NLW_result_reg[8]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data2[8:5]),
        .S(program_counter_2[8:5]));
  CARRY4 \result_reg[8]_i_4 
       (.CI(1'b0),
        .CO({\result_reg[8]_i_4_n_0 ,\NLW_result_reg[8]_i_4_CO_UNCONNECTED [2:0]}),
        .CYINIT(program_counter_2[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data2[4:1]),
        .S(program_counter_2[4:1]));
  FDRE \result_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result_reg[9]_i_1_n_0 ),
        .Q(result[9]),
        .R(INTERNAL_RST_reg));
  MUXF7 \result_reg[9]_i_1 
       (.I0(\result[9]_i_2_n_0 ),
        .I1(\result[9]_i_3_n_0 ),
        .O(\result_reg[9]_i_1_n_0 ),
        .S(\state_reg_n_0_[0] ));
  LUT5 #(
    .INIT(32'hFFF7000C)) 
    \s_input_in1_ack[0]_i_1 
       (.I0(wire_139862652895888_stb),
        .I1(\s_input_in2_ack[0]_i_2_n_0 ),
        .I2(\s_input_in2_ack[0]_i_3_n_0 ),
        .I3(read_input[0]),
        .I4(wire_139862652895888_ack),
        .O(\s_input_in1_ack[0]_i_1_n_0 ));
  FDRE \s_input_in1_ack_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\s_input_in1_ack[0]_i_1_n_0 ),
        .Q(wire_139862652895888_ack),
        .R(INTERNAL_RST_reg));
  LUT5 #(
    .INIT(32'hFF7F00C0)) 
    \s_input_in2_ack[0]_i_1 
       (.I0(wire_139862652898552_stb),
        .I1(\s_input_in2_ack[0]_i_2_n_0 ),
        .I2(read_input[0]),
        .I3(\s_input_in2_ack[0]_i_3_n_0 ),
        .I4(wire_139862652898552_ack),
        .O(\s_input_in2_ack[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \s_input_in2_ack[0]_i_2 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[0] ),
        .O(\s_input_in2_ack[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \s_input_in2_ack[0]_i_3 
       (.I0(\s_input_in2_ack[0]_i_4_n_0 ),
        .I1(\s_input_in2_ack[0]_i_5_n_0 ),
        .I2(\s_input_in2_ack[0]_i_6_n_0 ),
        .I3(read_input[11]),
        .I4(\s_input_in2_ack[0]_i_7_n_0 ),
        .I5(\s_input_in2_ack[0]_i_8_n_0 ),
        .O(\s_input_in2_ack[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \s_input_in2_ack[0]_i_4 
       (.I0(read_input[12]),
        .I1(read_input[20]),
        .I2(read_input[26]),
        .I3(read_input[1]),
        .I4(read_input[30]),
        .I5(read_input[2]),
        .O(\s_input_in2_ack[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \s_input_in2_ack[0]_i_5 
       (.I0(read_input[23]),
        .I1(read_input[25]),
        .I2(read_input[4]),
        .I3(read_input[3]),
        .I4(read_input[31]),
        .I5(read_input[18]),
        .O(\s_input_in2_ack[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \s_input_in2_ack[0]_i_6 
       (.I0(read_input[22]),
        .I1(read_input[21]),
        .I2(read_input[15]),
        .I3(read_input[19]),
        .I4(read_input[9]),
        .I5(read_input[6]),
        .O(\s_input_in2_ack[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \s_input_in2_ack[0]_i_7 
       (.I0(read_input[29]),
        .I1(read_input[13]),
        .I2(read_input[24]),
        .I3(read_input[16]),
        .I4(read_input[14]),
        .I5(read_input[7]),
        .O(\s_input_in2_ack[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \s_input_in2_ack[0]_i_8 
       (.I0(read_input[8]),
        .I1(read_input[28]),
        .I2(read_input[10]),
        .I3(read_input[17]),
        .I4(read_input[5]),
        .I5(read_input[27]),
        .O(\s_input_in2_ack[0]_i_8_n_0 ));
  FDRE \s_input_in2_ack_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\s_input_in2_ack[0]_i_1_n_0 ),
        .Q(wire_139862652898552_ack),
        .R(INTERNAL_RST_reg));
  LUT3 #(
    .INIT(8'h08)) 
    \s_output_out[7]_i_1 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\s_output_out[7]_i_2_n_0 ),
        .O(\s_output_out[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \s_output_out[7]_i_2 
       (.I0(\s_output_out[7]_i_3_n_0 ),
        .I1(\s_output_out[7]_i_4_n_0 ),
        .I2(\s_output_out[7]_i_5_n_0 ),
        .I3(\s_output_out[7]_i_6_n_0 ),
        .I4(\s_output_out[7]_i_7_n_0 ),
        .I5(\s_output_out[7]_i_8_n_0 ),
        .O(\s_output_out[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \s_output_out[7]_i_3 
       (.I0(write_output[6]),
        .I1(write_output[12]),
        .I2(write_output[29]),
        .I3(write_output[3]),
        .I4(write_output[23]),
        .I5(write_output[24]),
        .O(\s_output_out[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \s_output_out[7]_i_4 
       (.I0(write_output[30]),
        .I1(write_output[31]),
        .I2(write_output[27]),
        .O(\s_output_out[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \s_output_out[7]_i_5 
       (.I0(write_output[20]),
        .I1(write_output[18]),
        .I2(write_output[9]),
        .I3(write_output[1]),
        .I4(write_output[22]),
        .I5(write_output[26]),
        .O(\s_output_out[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \s_output_out[7]_i_6 
       (.I0(write_output[14]),
        .I1(write_output[21]),
        .I2(write_output[25]),
        .I3(\state_reg_n_0_[0] ),
        .I4(write_output[16]),
        .I5(write_output[7]),
        .O(\s_output_out[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \s_output_out[7]_i_7 
       (.I0(write_output[8]),
        .I1(write_output[11]),
        .I2(write_output[17]),
        .I3(write_output[4]),
        .I4(write_output[10]),
        .I5(write_output[15]),
        .O(\s_output_out[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \s_output_out[7]_i_8 
       (.I0(write_output[0]),
        .I1(write_output[28]),
        .I2(write_output[19]),
        .I3(write_output[13]),
        .I4(write_output[5]),
        .I5(write_output[2]),
        .O(\s_output_out[7]_i_8_n_0 ));
  FDRE \s_output_out_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_out[7]_i_1_n_0 ),
        .D(write_value[0]),
        .Q(output_out[0]),
        .R(1'b0));
  FDRE \s_output_out_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_out[7]_i_1_n_0 ),
        .D(write_value[1]),
        .Q(output_out[1]),
        .R(1'b0));
  FDRE \s_output_out_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_out[7]_i_1_n_0 ),
        .D(write_value[2]),
        .Q(output_out[2]),
        .R(1'b0));
  FDRE \s_output_out_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_out[7]_i_1_n_0 ),
        .D(write_value[3]),
        .Q(output_out[3]),
        .R(1'b0));
  FDRE \s_output_out_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_out[7]_i_1_n_0 ),
        .D(write_value[4]),
        .Q(output_out[4]),
        .R(1'b0));
  FDRE \s_output_out_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_out[7]_i_1_n_0 ),
        .D(write_value[5]),
        .Q(output_out[5]),
        .R(1'b0));
  FDRE \s_output_out_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_out[7]_i_1_n_0 ),
        .D(write_value[6]),
        .Q(output_out[6]),
        .R(1'b0));
  FDRE \s_output_out_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_out[7]_i_1_n_0 ),
        .D(write_value[7]),
        .Q(output_out[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF7FF0808)) 
    \s_output_out_stb[0]_i_1 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\s_output_out[7]_i_2_n_0 ),
        .I3(IN1_ACK),
        .I4(IN1_STB),
        .O(\s_output_out_stb[0]_i_1_n_0 ));
  FDRE \s_output_out_stb_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\s_output_out_stb[0]_i_1_n_0 ),
        .Q(IN1_STB),
        .R(INTERNAL_RST_reg));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \state[0]_i_1 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state[0]_i_2_n_0 ),
        .I2(\state[2]_i_3_n_0 ),
        .I3(\state_reg_n_0_[0] ),
        .O(\state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A800AAAAAAAA)) 
    \state[0]_i_2 
       (.I0(\state_reg_n_0_[1] ),
        .I1(opcode_2[3]),
        .I2(opcode_2[1]),
        .I3(opcode_2[0]),
        .I4(opcode_2[2]),
        .I5(\state_reg_n_0_[0] ),
        .O(\state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDFFFFFFFFF0000)) 
    \state[1]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[2] ),
        .I2(opcode_2[1]),
        .I3(opcode_2[2]),
        .I4(\state[2]_i_3_n_0 ),
        .I5(\state_reg_n_0_[1] ),
        .O(\state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00400000)) 
    \state[2]_i_1 
       (.I0(opcode_2[1]),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state[2]_i_2_n_0 ),
        .I4(\state[2]_i_3_n_0 ),
        .I5(\state_reg_n_0_[2] ),
        .O(\state[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \state[2]_i_2 
       (.I0(opcode_2[2]),
        .I1(opcode_2[0]),
        .O(\state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFDDD0DDD0)) 
    \state[2]_i_3 
       (.I0(\state[2]_i_4_n_0 ),
        .I1(\state[2]_i_5_n_0 ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state[2]_i_6_n_0 ),
        .I5(\state_reg_n_0_[2] ),
        .O(\state[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFE00FFFFFFFFFFFF)) 
    \state[2]_i_4 
       (.I0(opcode_2[3]),
        .I1(\read_input[0]_i_1_n_0 ),
        .I2(\result[0]_i_6_n_0 ),
        .I3(opcode_2[2]),
        .I4(opcode_2[0]),
        .I5(opcode_2[1]),
        .O(\state[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h777777777FFFF7F7)) 
    \state[2]_i_5 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(opcode_2[3]),
        .I3(opcode_2[0]),
        .I4(opcode_2[2]),
        .I5(opcode_2[1]),
        .O(\state[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEA00EAEAEAEAEAEA)) 
    \state[2]_i_6 
       (.I0(\result[31]_i_4_n_0 ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\s_output_out[7]_i_2_n_0 ),
        .I4(IN1_STB),
        .I5(IN1_ACK),
        .O(\state[2]_i_6_n_0 ));
  FDSE \state_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(\state_reg_n_0_[0] ),
        .S(INTERNAL_RST_reg));
  FDRE \state_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(\state_reg_n_0_[1] ),
        .R(INTERNAL_RST_reg));
  FDRE \state_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\state[2]_i_1_n_0 ),
        .Q(\state_reg_n_0_[2] ),
        .R(INTERNAL_RST_reg));
  FDRE write_enable_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\result[31]_i_1_n_0 ),
        .Q(write_enable),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \write_output[31]_i_1 
       (.I0(opcode_2[1]),
        .I1(opcode_2[0]),
        .I2(opcode_20),
        .I3(\state_reg_n_0_[0] ),
        .I4(opcode_2[3]),
        .I5(opcode_2[2]),
        .O(\write_output[31]_i_1_n_0 ));
  FDRE \write_output_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\read_input[0]_i_1_n_0 ),
        .Q(write_output[0]),
        .R(1'b0));
  FDRE \write_output_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\read_input[10]_i_1_n_0 ),
        .Q(write_output[10]),
        .R(1'b0));
  FDRE \write_output_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\read_input[11]_i_1_n_0 ),
        .Q(write_output[11]),
        .R(1'b0));
  FDRE \write_output_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\read_input[12]_i_1_n_0 ),
        .Q(write_output[12]),
        .R(1'b0));
  FDRE \write_output_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\read_input[13]_i_1_n_0 ),
        .Q(write_output[13]),
        .R(1'b0));
  FDRE \write_output_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\read_input[14]_i_1_n_0 ),
        .Q(write_output[14]),
        .R(1'b0));
  FDRE \write_output_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\read_input[15]_i_1_n_0 ),
        .Q(write_output[15]),
        .R(1'b0));
  FDRE \write_output_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\read_input[16]_i_1_n_0 ),
        .Q(write_output[16]),
        .R(1'b0));
  FDRE \write_output_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\read_input[17]_i_1_n_0 ),
        .Q(write_output[17]),
        .R(1'b0));
  FDRE \write_output_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\read_input[18]_i_1_n_0 ),
        .Q(write_output[18]),
        .R(1'b0));
  FDRE \write_output_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\read_input[19]_i_1_n_0 ),
        .Q(write_output[19]),
        .R(1'b0));
  FDRE \write_output_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\read_input[1]_i_1_n_0 ),
        .Q(write_output[1]),
        .R(1'b0));
  FDRE \write_output_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\read_input[20]_i_1_n_0 ),
        .Q(write_output[20]),
        .R(1'b0));
  FDRE \write_output_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\read_input[21]_i_1_n_0 ),
        .Q(write_output[21]),
        .R(1'b0));
  FDRE \write_output_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\read_input[22]_i_1_n_0 ),
        .Q(write_output[22]),
        .R(1'b0));
  FDRE \write_output_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\read_input[23]_i_1_n_0 ),
        .Q(write_output[23]),
        .R(1'b0));
  FDRE \write_output_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\read_input[24]_i_1_n_0 ),
        .Q(write_output[24]),
        .R(1'b0));
  FDRE \write_output_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\read_input[25]_i_1_n_0 ),
        .Q(write_output[25]),
        .R(1'b0));
  FDRE \write_output_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\read_input[26]_i_1_n_0 ),
        .Q(write_output[26]),
        .R(1'b0));
  FDRE \write_output_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\read_input[27]_i_1_n_0 ),
        .Q(write_output[27]),
        .R(1'b0));
  FDRE \write_output_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\read_input[28]_i_1_n_0 ),
        .Q(write_output[28]),
        .R(1'b0));
  FDRE \write_output_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\read_input[29]_i_1_n_0 ),
        .Q(write_output[29]),
        .R(1'b0));
  FDRE \write_output_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\read_input[2]_i_1_n_0 ),
        .Q(write_output[2]),
        .R(1'b0));
  FDRE \write_output_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\read_input[30]_i_1_n_0 ),
        .Q(write_output[30]),
        .R(1'b0));
  FDRE \write_output_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\read_input[31]_i_2_n_0 ),
        .Q(write_output[31]),
        .R(1'b0));
  FDRE \write_output_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\read_input[3]_i_1_n_0 ),
        .Q(write_output[3]),
        .R(1'b0));
  FDRE \write_output_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\read_input[4]_i_1_n_0 ),
        .Q(write_output[4]),
        .R(1'b0));
  FDRE \write_output_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\read_input[5]_i_1_n_0 ),
        .Q(write_output[5]),
        .R(1'b0));
  FDRE \write_output_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\read_input[6]_i_1_n_0 ),
        .Q(write_output[6]),
        .R(1'b0));
  FDRE \write_output_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\read_input[7]_i_1_n_0 ),
        .Q(write_output[7]),
        .R(1'b0));
  FDRE \write_output_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\read_input[8]_i_1_n_0 ),
        .Q(write_output[8]),
        .R(1'b0));
  FDRE \write_output_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\read_input[9]_i_1_n_0 ),
        .Q(write_output[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[0]_i_1 
       (.I0(result[0]),
        .I1(operand_b1),
        .I2(register_b[0]),
        .O(store_data[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[1]_i_1 
       (.I0(result[1]),
        .I1(operand_b1),
        .I2(register_b[1]),
        .O(store_data[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[2]_i_1 
       (.I0(result[2]),
        .I1(operand_b1),
        .I2(register_b[2]),
        .O(store_data[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[3]_i_1 
       (.I0(result[3]),
        .I1(operand_b1),
        .I2(register_b[3]),
        .O(store_data[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[4]_i_1 
       (.I0(result[4]),
        .I1(operand_b1),
        .I2(register_b[4]),
        .O(store_data[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[5]_i_1 
       (.I0(result[5]),
        .I1(operand_b1),
        .I2(register_b[5]),
        .O(store_data[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[6]_i_1 
       (.I0(result[6]),
        .I1(operand_b1),
        .I2(register_b[6]),
        .O(store_data[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[7]_i_1 
       (.I0(result[7]),
        .I1(operand_b1),
        .I2(register_b[7]),
        .O(store_data[7]));
  LUT6 #(
    .INIT(64'h2002000000002002)) 
    \write_value[7]_i_2 
       (.I0(write_enable),
        .I1(\write_value[7]_i_3_n_0 ),
        .I2(address_z_3[0]),
        .I3(address_b_2[0]),
        .I4(address_z_3[3]),
        .I5(address_b_2[3]),
        .O(operand_b1));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \write_value[7]_i_3 
       (.I0(address_z_3[2]),
        .I1(address_b_2[2]),
        .I2(address_z_3[1]),
        .I3(address_b_2[1]),
        .O(\write_value[7]_i_3_n_0 ));
  FDRE \write_value_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(store_data[0]),
        .Q(write_value[0]),
        .R(1'b0));
  FDRE \write_value_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(store_data[1]),
        .Q(write_value[1]),
        .R(1'b0));
  FDRE \write_value_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(store_data[2]),
        .Q(write_value[2]),
        .R(1'b0));
  FDRE \write_value_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(store_data[3]),
        .Q(write_value[3]),
        .R(1'b0));
  FDRE \write_value_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(store_data[4]),
        .Q(write_value[4]),
        .R(1'b0));
  FDRE \write_value_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(store_data[5]),
        .Q(write_value[5]),
        .R(1'b0));
  FDRE \write_value_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(store_data[6]),
        .Q(write_value[6]),
        .R(1'b0));
  FDRE \write_value_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(store_data[7]),
        .Q(write_value[7]),
        .R(1'b0));
endmodule

module main_1
   (wire_139862652899272_stb,
    wire_139862652895888_stb,
    E,
    wire_139862652897760_ack,
    OUT1_ACK,
    Q,
    \s_output_socket_reg[0]_0 ,
    \result_reg[31]_0 ,
    \s_output_rs232_tx_reg[0]_0 ,
    output_leds,
    ETH_CLK_OBUF,
    INTERNAL_RST_reg,
    \s_input_socket_ack_reg[0]_0 ,
    \s_input_in1_ack_reg[0] ,
    wire_139862652897760_stb,
    OUT1_STB,
    output_socket,
    wire_139862652899272_ack,
    wire_139862652895888_ack,
    \INPUT_SWITCHES_reg[15] ,
    OUT1,
    \INPUT_BUTTONS_reg[4] ,
    pwropt);
  output wire_139862652899272_stb;
  output wire_139862652895888_stb;
  output [0:0]E;
  output wire_139862652897760_ack;
  output OUT1_ACK;
  output [31:0]Q;
  output [0:0]\s_output_socket_reg[0]_0 ;
  output [31:0]\result_reg[31]_0 ;
  output [0:0]\s_output_rs232_tx_reg[0]_0 ;
  output [15:0]output_leds;
  input ETH_CLK_OBUF;
  input INTERNAL_RST_reg;
  input \s_input_socket_ack_reg[0]_0 ;
  input \s_input_in1_ack_reg[0] ;
  input wire_139862652897760_stb;
  input OUT1_STB;
  input [31:0]output_socket;
  input wire_139862652899272_ack;
  input wire_139862652895888_ack;
  input [15:0]\INPUT_SWITCHES_reg[15] ;
  input [7:0]OUT1;
  input [4:0]\INPUT_BUTTONS_reg[4] ;
  input pwropt;

  wire [0:0]E;
  wire ETH_CLK_OBUF;
  wire [4:0]\INPUT_BUTTONS_reg[4] ;
  wire [15:0]\INPUT_SWITCHES_reg[15] ;
  wire INTERNAL_RST_reg;
  wire [7:0]OUT1;
  wire OUT1_ACK;
  wire OUT1_STB;
  wire [31:0]Q;
  wire [3:0]address_a;
  wire [3:0]address_a_2;
  wire [3:0]address_b_2;
  wire [3:0]address_z;
  wire [3:0]address_z_2;
  wire [3:0]address_z_3;
  wire \address_z_3[3]_i_1__0_n_0 ;
  wire data11;
  wire [31:0]data12;
  wire [16:1]data2;
  wire [31:0]data6;
  wire data7;
  wire data8;
  wire instruction0;
  wire [15:4]literal_2;
  wire [31:0]load_data;
  wire memory_reg_1_ENARDEN_cooolgate_en_sig_8;
  wire memory_reg_2_ENARDEN_cooolgate_en_sig_9;
  wire memory_reg_3_ENARDEN_cooolgate_en_sig_10;
  wire memory_reg_4_ENARDEN_cooolgate_en_sig_11;
  wire memory_reg_5_ENARDEN_cooolgate_en_sig_12;
  wire memory_reg_6_ENARDEN_cooolgate_en_sig_13;
  wire memory_reg_7_ENARDEN_cooolgate_en_sig_14;
  wire [4:0]opcode;
  wire [4:0]opcode_2;
  wire opcode_20;
  wire operand_a1;
  wire operand_b1;
  wire out0;
  wire [15:0]output_leds;
  wire [31:0]output_socket;
  wire p_0_in;
  wire \program_counter[0]_i_2__0_n_0 ;
  wire \program_counter[10]_i_2__1_n_0 ;
  wire \program_counter[11]_i_2__1_n_0 ;
  wire \program_counter[12]_i_3__0_n_0 ;
  wire \program_counter[12]_i_4_n_0 ;
  wire \program_counter[13]_i_2__0_n_0 ;
  wire \program_counter[14]_i_2__0_n_0 ;
  wire \program_counter[15]_i_3__0_n_0 ;
  wire \program_counter[15]_i_5_n_0 ;
  wire \program_counter[15]_i_6__1_n_0 ;
  wire \program_counter[15]_i_7_n_0 ;
  wire \program_counter[1]_i_2__0_n_0 ;
  wire \program_counter[2]_i_2__0_n_0 ;
  wire \program_counter[3]_i_2__0_n_0 ;
  wire \program_counter[4]_i_3__0_n_0 ;
  wire \program_counter[5]_i_2__0_n_0 ;
  wire \program_counter[6]_i_2__0_n_0 ;
  wire \program_counter[7]_i_2__1_n_0 ;
  wire \program_counter[8]_i_3__0_n_0 ;
  wire \program_counter[9]_i_2__1_n_0 ;
  wire [15:0]program_counter_1;
  wire [15:0]program_counter_2;
  wire \program_counter_reg[12]_i_2_n_0 ;
  wire \program_counter_reg[12]_i_2_n_4 ;
  wire \program_counter_reg[12]_i_2_n_5 ;
  wire \program_counter_reg[12]_i_2_n_6 ;
  wire \program_counter_reg[12]_i_2_n_7 ;
  wire \program_counter_reg[15]_i_4_n_5 ;
  wire \program_counter_reg[15]_i_4_n_6 ;
  wire \program_counter_reg[15]_i_4_n_7 ;
  wire \program_counter_reg[4]_i_2_n_0 ;
  wire \program_counter_reg[4]_i_2_n_4 ;
  wire \program_counter_reg[4]_i_2_n_5 ;
  wire \program_counter_reg[4]_i_2_n_6 ;
  wire \program_counter_reg[4]_i_2_n_7 ;
  wire \program_counter_reg[8]_i_2_n_0 ;
  wire \program_counter_reg[8]_i_2_n_4 ;
  wire \program_counter_reg[8]_i_2_n_5 ;
  wire \program_counter_reg[8]_i_2_n_6 ;
  wire \program_counter_reg[8]_i_2_n_7 ;
  wire \program_counter_reg_n_0_[0] ;
  wire \program_counter_reg_n_0_[10] ;
  wire \program_counter_reg_n_0_[11] ;
  wire \program_counter_reg_n_0_[12] ;
  wire \program_counter_reg_n_0_[13] ;
  wire \program_counter_reg_n_0_[14] ;
  wire \program_counter_reg_n_0_[15] ;
  wire \program_counter_reg_n_0_[1] ;
  wire \program_counter_reg_n_0_[2] ;
  wire \program_counter_reg_n_0_[3] ;
  wire \program_counter_reg_n_0_[4] ;
  wire \program_counter_reg_n_0_[5] ;
  wire \program_counter_reg_n_0_[6] ;
  wire \program_counter_reg_n_0_[7] ;
  wire \program_counter_reg_n_0_[8] ;
  wire \program_counter_reg_n_0_[9] ;
  wire program_counter_reg_rep_0_REGCEAREGCE_cooolgate_en_sig_25;
  wire program_counter_reg_rep_0_i_10_n_0;
  wire program_counter_reg_rep_0_i_11_n_0;
  wire program_counter_reg_rep_0_i_12_n_0;
  wire program_counter_reg_rep_0_i_13_n_0;
  wire program_counter_reg_rep_0_i_14_n_0;
  wire program_counter_reg_rep_0_i_15_n_0;
  wire program_counter_reg_rep_0_i_1_n_0;
  wire program_counter_reg_rep_0_i_2_n_0;
  wire program_counter_reg_rep_0_i_3_n_0;
  wire program_counter_reg_rep_0_i_4_n_0;
  wire program_counter_reg_rep_0_i_5_n_0;
  wire program_counter_reg_rep_0_i_6_n_0;
  wire program_counter_reg_rep_0_i_7_n_0;
  wire program_counter_reg_rep_0_i_8_n_0;
  wire program_counter_reg_rep_0_i_9_n_0;
  wire program_counter_reg_rep_0_n_32;
  wire program_counter_reg_rep_0_n_33;
  wire program_counter_reg_rep_0_n_34;
  wire program_counter_reg_rep_0_n_35;
  wire program_counter_reg_rep_1_n_32;
  wire program_counter_reg_rep_1_n_33;
  wire program_counter_reg_rep_1_n_34;
  wire program_counter_reg_rep_1_n_35;
  wire program_counter_reg_rep_2_n_32;
  wire program_counter_reg_rep_2_n_33;
  wire program_counter_reg_rep_2_n_34;
  wire program_counter_reg_rep_2_n_35;
  wire program_counter_reg_rep_3_n_32;
  wire program_counter_reg_rep_3_n_33;
  wire program_counter_reg_rep_3_n_34;
  wire program_counter_reg_rep_3_n_35;
  wire pwropt;
  wire [31:0]read_input;
  wire [31:0]register_a;
  wire [31:0]register_b;
  wire [31:0]result;
  wire \result[0]_i_100_n_0 ;
  wire \result[0]_i_101_n_0 ;
  wire \result[0]_i_102_n_0 ;
  wire \result[0]_i_103_n_0 ;
  wire \result[0]_i_104_n_0 ;
  wire \result[0]_i_105_n_0 ;
  wire \result[0]_i_106_n_0 ;
  wire \result[0]_i_107_n_0 ;
  wire \result[0]_i_108_n_0 ;
  wire \result[0]_i_109_n_0 ;
  wire \result[0]_i_10__0_n_0 ;
  wire \result[0]_i_11__0_n_0 ;
  wire \result[0]_i_15__0_n_0 ;
  wire \result[0]_i_17__0_n_0 ;
  wire \result[0]_i_19__0_n_0 ;
  wire \result[0]_i_1_n_0 ;
  wire \result[0]_i_20__0_n_0 ;
  wire \result[0]_i_21_n_0 ;
  wire \result[0]_i_23__0_n_0 ;
  wire \result[0]_i_24__0_n_0 ;
  wire \result[0]_i_25__0_n_0 ;
  wire \result[0]_i_27__0_n_0 ;
  wire \result[0]_i_28__0_n_0 ;
  wire \result[0]_i_29__0_n_0 ;
  wire \result[0]_i_2__0_n_0 ;
  wire \result[0]_i_30_n_0 ;
  wire \result[0]_i_31_n_0 ;
  wire \result[0]_i_32_n_0 ;
  wire \result[0]_i_33_n_0 ;
  wire \result[0]_i_34_n_0 ;
  wire \result[0]_i_36_n_0 ;
  wire \result[0]_i_37_n_0 ;
  wire \result[0]_i_38_n_0 ;
  wire \result[0]_i_39_n_0 ;
  wire \result[0]_i_3__0_n_0 ;
  wire \result[0]_i_41__0_n_0 ;
  wire \result[0]_i_42_n_0 ;
  wire \result[0]_i_43__0_n_0 ;
  wire \result[0]_i_44_n_0 ;
  wire \result[0]_i_45_n_0 ;
  wire \result[0]_i_46_n_0 ;
  wire \result[0]_i_48__0_n_0 ;
  wire \result[0]_i_49_n_0 ;
  wire \result[0]_i_4_n_0 ;
  wire \result[0]_i_50__0_n_0 ;
  wire \result[0]_i_51_n_0 ;
  wire \result[0]_i_53_n_0 ;
  wire \result[0]_i_54_n_0 ;
  wire \result[0]_i_55_n_0 ;
  wire \result[0]_i_56_n_0 ;
  wire \result[0]_i_57_n_0 ;
  wire \result[0]_i_58_n_0 ;
  wire \result[0]_i_59_n_0 ;
  wire \result[0]_i_5_n_0 ;
  wire \result[0]_i_60_n_0 ;
  wire \result[0]_i_61_n_0 ;
  wire \result[0]_i_63_n_0 ;
  wire \result[0]_i_64_n_0 ;
  wire \result[0]_i_65_n_0 ;
  wire \result[0]_i_66_n_0 ;
  wire \result[0]_i_67__0_n_0 ;
  wire \result[0]_i_68_n_0 ;
  wire \result[0]_i_69_n_0 ;
  wire \result[0]_i_6__0_n_0 ;
  wire \result[0]_i_70_n_0 ;
  wire \result[0]_i_71_n_0 ;
  wire \result[0]_i_72_n_0 ;
  wire \result[0]_i_73_n_0 ;
  wire \result[0]_i_74_n_0 ;
  wire \result[0]_i_75_n_0 ;
  wire \result[0]_i_76_n_0 ;
  wire \result[0]_i_77__0_n_0 ;
  wire \result[0]_i_78_n_0 ;
  wire \result[0]_i_79_n_0 ;
  wire \result[0]_i_7__0_n_0 ;
  wire \result[0]_i_80_n_0 ;
  wire \result[0]_i_82_n_0 ;
  wire \result[0]_i_83_n_0 ;
  wire \result[0]_i_84_n_0 ;
  wire \result[0]_i_85_n_0 ;
  wire \result[0]_i_86_n_0 ;
  wire \result[0]_i_87_n_0 ;
  wire \result[0]_i_88_n_0 ;
  wire \result[0]_i_89_n_0 ;
  wire \result[0]_i_8_n_0 ;
  wire \result[0]_i_91_n_0 ;
  wire \result[0]_i_92_n_0 ;
  wire \result[0]_i_93_n_0 ;
  wire \result[0]_i_94_n_0 ;
  wire \result[0]_i_95_n_0 ;
  wire \result[0]_i_96_n_0 ;
  wire \result[0]_i_97_n_0 ;
  wire \result[0]_i_98_n_0 ;
  wire \result[0]_i_99_n_0 ;
  wire \result[0]_i_9__0_n_0 ;
  wire \result[10]_i_10__0_n_0 ;
  wire \result[10]_i_11__0_n_0 ;
  wire \result[10]_i_2_n_0 ;
  wire \result[10]_i_3_n_0 ;
  wire \result[10]_i_4__0_n_0 ;
  wire \result[10]_i_5__0_n_0 ;
  wire \result[10]_i_7__1_n_0 ;
  wire \result[10]_i_8__0_n_0 ;
  wire \result[10]_i_9__0_n_0 ;
  wire \result[11]_i_10_n_0 ;
  wire \result[11]_i_11_n_0 ;
  wire \result[11]_i_2__0_n_0 ;
  wire \result[11]_i_3__0_n_0 ;
  wire \result[11]_i_4_n_0 ;
  wire \result[11]_i_5_n_0 ;
  wire \result[11]_i_7__0_n_0 ;
  wire \result[11]_i_8_n_0 ;
  wire \result[11]_i_9_n_0 ;
  wire \result[12]_i_12_n_0 ;
  wire \result[12]_i_13_n_0 ;
  wire \result[12]_i_14_n_0 ;
  wire \result[12]_i_15_n_0 ;
  wire \result[12]_i_16_n_0 ;
  wire \result[12]_i_17_n_0 ;
  wire \result[12]_i_18_n_0 ;
  wire \result[12]_i_2__0_n_0 ;
  wire \result[12]_i_3__0_n_0 ;
  wire \result[12]_i_4_n_0 ;
  wire \result[12]_i_6_n_0 ;
  wire \result[13]_i_10_n_0 ;
  wire \result[13]_i_11__0_n_0 ;
  wire \result[13]_i_12__0_n_0 ;
  wire \result[13]_i_13__0_n_0 ;
  wire \result[13]_i_2__0_n_0 ;
  wire \result[13]_i_3_n_0 ;
  wire \result[13]_i_4__0_n_0 ;
  wire \result[13]_i_5_n_0 ;
  wire \result[13]_i_7_n_0 ;
  wire \result[13]_i_8_n_0 ;
  wire \result[13]_i_9_n_0 ;
  wire \result[14]_i_12_n_0 ;
  wire \result[14]_i_13_n_0 ;
  wire \result[14]_i_14_n_0 ;
  wire \result[14]_i_15_n_0 ;
  wire \result[14]_i_16_n_0 ;
  wire \result[14]_i_17_n_0 ;
  wire \result[14]_i_18_n_0 ;
  wire \result[14]_i_2__0_n_0 ;
  wire \result[14]_i_3__0_n_0 ;
  wire \result[14]_i_4_n_0 ;
  wire \result[14]_i_6_n_0 ;
  wire \result[14]_i_7_n_0 ;
  wire \result[15]_i_11_n_0 ;
  wire \result[15]_i_12_n_0 ;
  wire \result[15]_i_14_n_0 ;
  wire \result[15]_i_15_n_0 ;
  wire \result[15]_i_16_n_0 ;
  wire \result[15]_i_17_n_0 ;
  wire \result[15]_i_18_n_0 ;
  wire \result[15]_i_19_n_0 ;
  wire \result[15]_i_20_n_0 ;
  wire \result[15]_i_21_n_0 ;
  wire \result[15]_i_22_n_0 ;
  wire \result[15]_i_24_n_0 ;
  wire \result[15]_i_25_n_0 ;
  wire \result[15]_i_26_n_0 ;
  wire \result[15]_i_27_n_0 ;
  wire \result[15]_i_28__0_n_0 ;
  wire \result[15]_i_29__0_n_0 ;
  wire \result[15]_i_2__0_n_0 ;
  wire \result[15]_i_30__0_n_0 ;
  wire \result[15]_i_31_n_0 ;
  wire \result[15]_i_32_n_0 ;
  wire \result[15]_i_33_n_0 ;
  wire \result[15]_i_34_n_0 ;
  wire \result[15]_i_35_n_0 ;
  wire \result[15]_i_36_n_0 ;
  wire \result[15]_i_37_n_0 ;
  wire \result[15]_i_38_n_0 ;
  wire \result[15]_i_39_n_0 ;
  wire \result[15]_i_3__0_n_0 ;
  wire \result[15]_i_40_n_0 ;
  wire \result[15]_i_4_n_0 ;
  wire \result[15]_i_6_n_0 ;
  wire \result[15]_i_7_n_0 ;
  wire \result[15]_i_8_n_0 ;
  wire \result[15]_i_9_n_0 ;
  wire \result[16]_i_10_n_0 ;
  wire \result[16]_i_11_n_0 ;
  wire \result[16]_i_12_n_0 ;
  wire \result[16]_i_13_n_0 ;
  wire \result[16]_i_14_n_0 ;
  wire \result[16]_i_15_n_0 ;
  wire \result[16]_i_2__0_n_0 ;
  wire \result[16]_i_3__0_n_0 ;
  wire \result[16]_i_5_n_0 ;
  wire \result[16]_i_6_n_0 ;
  wire \result[16]_i_7_n_0 ;
  wire \result[16]_i_8_n_0 ;
  wire \result[16]_i_9_n_0 ;
  wire \result[17]_i_10_n_0 ;
  wire \result[17]_i_11_n_0 ;
  wire \result[17]_i_12_n_0 ;
  wire \result[17]_i_13_n_0 ;
  wire \result[17]_i_14_n_0 ;
  wire \result[17]_i_15_n_0 ;
  wire \result[17]_i_2__0_n_0 ;
  wire \result[17]_i_3_n_0 ;
  wire \result[17]_i_5_n_0 ;
  wire \result[17]_i_6_n_0 ;
  wire \result[17]_i_7_n_0 ;
  wire \result[17]_i_8_n_0 ;
  wire \result[17]_i_9_n_0 ;
  wire \result[18]_i_10_n_0 ;
  wire \result[18]_i_11_n_0 ;
  wire \result[18]_i_12_n_0 ;
  wire \result[18]_i_13_n_0 ;
  wire \result[18]_i_14_n_0 ;
  wire \result[18]_i_15_n_0 ;
  wire \result[18]_i_2__0_n_0 ;
  wire \result[18]_i_3_n_0 ;
  wire \result[18]_i_5_n_0 ;
  wire \result[18]_i_6_n_0 ;
  wire \result[18]_i_7_n_0 ;
  wire \result[18]_i_8_n_0 ;
  wire \result[18]_i_9_n_0 ;
  wire \result[19]_i_10_n_0 ;
  wire \result[19]_i_12_n_0 ;
  wire \result[19]_i_15_n_0 ;
  wire \result[19]_i_16_n_0 ;
  wire \result[19]_i_17_n_0 ;
  wire \result[19]_i_18_n_0 ;
  wire \result[19]_i_19_n_0 ;
  wire \result[19]_i_20_n_0 ;
  wire \result[19]_i_21_n_0 ;
  wire \result[19]_i_22_n_0 ;
  wire \result[19]_i_23_n_0 ;
  wire \result[19]_i_24_n_0 ;
  wire \result[19]_i_25__0_n_0 ;
  wire \result[19]_i_26__0_n_0 ;
  wire \result[19]_i_27__0_n_0 ;
  wire \result[19]_i_28__0_n_0 ;
  wire \result[19]_i_29_n_0 ;
  wire \result[19]_i_2_n_0 ;
  wire \result[19]_i_30_n_0 ;
  wire \result[19]_i_31_n_0 ;
  wire \result[19]_i_32_n_0 ;
  wire \result[19]_i_33_n_0 ;
  wire \result[19]_i_34_n_0 ;
  wire \result[19]_i_35_n_0 ;
  wire \result[19]_i_36_n_0 ;
  wire \result[19]_i_37_n_0 ;
  wire \result[19]_i_3__0_n_0 ;
  wire \result[19]_i_5__0_n_0 ;
  wire \result[19]_i_6__0_n_0 ;
  wire \result[19]_i_7__0_n_0 ;
  wire \result[19]_i_8_n_0 ;
  wire \result[19]_i_9_n_0 ;
  wire \result[1]_i_10_n_0 ;
  wire \result[1]_i_11_n_0 ;
  wire \result[1]_i_12_n_0 ;
  wire \result[1]_i_1_n_0 ;
  wire \result[1]_i_2__0_n_0 ;
  wire \result[1]_i_3__0_n_0 ;
  wire \result[1]_i_4_n_0 ;
  wire \result[1]_i_5_n_0 ;
  wire \result[1]_i_6_n_0 ;
  wire \result[1]_i_7_n_0 ;
  wire \result[1]_i_8_n_0 ;
  wire \result[1]_i_9__0_n_0 ;
  wire \result[20]_i_10_n_0 ;
  wire \result[20]_i_11_n_0 ;
  wire \result[20]_i_12_n_0 ;
  wire \result[20]_i_13_n_0 ;
  wire \result[20]_i_2__0_n_0 ;
  wire \result[20]_i_3_n_0 ;
  wire \result[20]_i_5_n_0 ;
  wire \result[20]_i_6_n_0 ;
  wire \result[20]_i_7_n_0 ;
  wire \result[20]_i_8_n_0 ;
  wire \result[20]_i_9_n_0 ;
  wire \result[21]_i_10_n_0 ;
  wire \result[21]_i_11__0_n_0 ;
  wire \result[21]_i_12_n_0 ;
  wire \result[21]_i_13_n_0 ;
  wire \result[21]_i_2__0_n_0 ;
  wire \result[21]_i_3_n_0 ;
  wire \result[21]_i_5_n_0 ;
  wire \result[21]_i_6_n_0 ;
  wire \result[21]_i_7_n_0 ;
  wire \result[21]_i_8_n_0 ;
  wire \result[21]_i_9_n_0 ;
  wire \result[22]_i_10_n_0 ;
  wire \result[22]_i_11__0_n_0 ;
  wire \result[22]_i_12_n_0 ;
  wire \result[22]_i_13_n_0 ;
  wire \result[22]_i_2__0_n_0 ;
  wire \result[22]_i_3_n_0 ;
  wire \result[22]_i_5_n_0 ;
  wire \result[22]_i_6_n_0 ;
  wire \result[22]_i_7_n_0 ;
  wire \result[22]_i_8_n_0 ;
  wire \result[22]_i_9_n_0 ;
  wire \result[23]_i_10_n_0 ;
  wire \result[23]_i_12__0_n_0 ;
  wire \result[23]_i_15_n_0 ;
  wire \result[23]_i_16_n_0 ;
  wire \result[23]_i_17_n_0 ;
  wire \result[23]_i_18_n_0 ;
  wire \result[23]_i_19_n_0 ;
  wire \result[23]_i_20_n_0 ;
  wire \result[23]_i_21_n_0 ;
  wire \result[23]_i_22_n_0 ;
  wire \result[23]_i_23_n_0 ;
  wire \result[23]_i_24_n_0 ;
  wire \result[23]_i_25__0_n_0 ;
  wire \result[23]_i_26__0_n_0 ;
  wire \result[23]_i_27__0_n_0 ;
  wire \result[23]_i_28__0_n_0 ;
  wire \result[23]_i_29_n_0 ;
  wire \result[23]_i_2_n_0 ;
  wire \result[23]_i_30_n_0 ;
  wire \result[23]_i_31_n_0 ;
  wire \result[23]_i_32_n_0 ;
  wire \result[23]_i_33_n_0 ;
  wire \result[23]_i_34_n_0 ;
  wire \result[23]_i_35_n_0 ;
  wire \result[23]_i_36_n_0 ;
  wire \result[23]_i_3__0_n_0 ;
  wire \result[23]_i_5__0_n_0 ;
  wire \result[23]_i_6__0_n_0 ;
  wire \result[23]_i_7__0_n_0 ;
  wire \result[23]_i_8_n_0 ;
  wire \result[23]_i_9_n_0 ;
  wire \result[24]_i_10_n_0 ;
  wire \result[24]_i_11__0_n_0 ;
  wire \result[24]_i_12_n_0 ;
  wire \result[24]_i_13_n_0 ;
  wire \result[24]_i_2__0_n_0 ;
  wire \result[24]_i_3_n_0 ;
  wire \result[24]_i_5_n_0 ;
  wire \result[24]_i_6_n_0 ;
  wire \result[24]_i_7_n_0 ;
  wire \result[24]_i_8_n_0 ;
  wire \result[24]_i_9_n_0 ;
  wire \result[25]_i_10_n_0 ;
  wire \result[25]_i_11_n_0 ;
  wire \result[25]_i_12_n_0 ;
  wire \result[25]_i_13_n_0 ;
  wire \result[25]_i_2__0_n_0 ;
  wire \result[25]_i_3_n_0 ;
  wire \result[25]_i_5_n_0 ;
  wire \result[25]_i_6_n_0 ;
  wire \result[25]_i_7_n_0 ;
  wire \result[25]_i_8_n_0 ;
  wire \result[25]_i_9_n_0 ;
  wire \result[26]_i_10_n_0 ;
  wire \result[26]_i_11__0_n_0 ;
  wire \result[26]_i_12_n_0 ;
  wire \result[26]_i_13_n_0 ;
  wire \result[26]_i_2__0_n_0 ;
  wire \result[26]_i_3_n_0 ;
  wire \result[26]_i_5_n_0 ;
  wire \result[26]_i_6_n_0 ;
  wire \result[26]_i_7_n_0 ;
  wire \result[26]_i_8_n_0 ;
  wire \result[26]_i_9_n_0 ;
  wire \result[27]_i_10_n_0 ;
  wire \result[27]_i_12__0_n_0 ;
  wire \result[27]_i_14_n_0 ;
  wire \result[27]_i_15_n_0 ;
  wire \result[27]_i_16_n_0 ;
  wire \result[27]_i_17_n_0 ;
  wire \result[27]_i_18_n_0 ;
  wire \result[27]_i_19_n_0 ;
  wire \result[27]_i_20_n_0 ;
  wire \result[27]_i_21_n_0 ;
  wire \result[27]_i_22_n_0 ;
  wire \result[27]_i_23_n_0 ;
  wire \result[27]_i_24_n_0 ;
  wire \result[27]_i_25_n_0 ;
  wire \result[27]_i_26_n_0 ;
  wire \result[27]_i_27_n_0 ;
  wire \result[27]_i_2_n_0 ;
  wire \result[27]_i_3__0_n_0 ;
  wire \result[27]_i_5__0_n_0 ;
  wire \result[27]_i_6__0_n_0 ;
  wire \result[27]_i_7__0_n_0 ;
  wire \result[27]_i_8_n_0 ;
  wire \result[27]_i_9_n_0 ;
  wire \result[28]_i_10_n_0 ;
  wire \result[28]_i_11__0_n_0 ;
  wire \result[28]_i_12_n_0 ;
  wire \result[28]_i_2__0_n_0 ;
  wire \result[28]_i_3_n_0 ;
  wire \result[28]_i_5_n_0 ;
  wire \result[28]_i_6_n_0 ;
  wire \result[28]_i_7_n_0 ;
  wire \result[28]_i_8_n_0 ;
  wire \result[28]_i_9_n_0 ;
  wire \result[29]_i_10_n_0 ;
  wire \result[29]_i_11__0_n_0 ;
  wire \result[29]_i_12_n_0 ;
  wire \result[29]_i_2__0_n_0 ;
  wire \result[29]_i_3_n_0 ;
  wire \result[29]_i_5_n_0 ;
  wire \result[29]_i_6_n_0 ;
  wire \result[29]_i_7_n_0 ;
  wire \result[29]_i_8_n_0 ;
  wire \result[29]_i_9_n_0 ;
  wire \result[2]_i_10_n_0 ;
  wire \result[2]_i_11_n_0 ;
  wire \result[2]_i_12_n_0 ;
  wire \result[2]_i_13_n_0 ;
  wire \result[2]_i_1_n_0 ;
  wire \result[2]_i_2__0_n_0 ;
  wire \result[2]_i_3__0_n_0 ;
  wire \result[2]_i_4_n_0 ;
  wire \result[2]_i_5_n_0 ;
  wire \result[2]_i_6_n_0 ;
  wire \result[2]_i_7_n_0 ;
  wire \result[2]_i_8_n_0 ;
  wire \result[2]_i_9__0_n_0 ;
  wire \result[30]_i_10_n_0 ;
  wire \result[30]_i_11_n_0 ;
  wire \result[30]_i_12_n_0 ;
  wire \result[30]_i_2__0_n_0 ;
  wire \result[30]_i_3_n_0 ;
  wire \result[30]_i_5_n_0 ;
  wire \result[30]_i_6_n_0 ;
  wire \result[30]_i_7_n_0 ;
  wire \result[30]_i_8_n_0 ;
  wire \result[30]_i_9_n_0 ;
  wire \result[31]_i_10__0_n_0 ;
  wire \result[31]_i_11__0_n_0 ;
  wire \result[31]_i_12_n_0 ;
  wire \result[31]_i_13__0_n_0 ;
  wire \result[31]_i_14_n_0 ;
  wire \result[31]_i_15__0_n_0 ;
  wire \result[31]_i_16_n_0 ;
  wire \result[31]_i_19_n_0 ;
  wire \result[31]_i_1__0_n_0 ;
  wire \result[31]_i_20_n_0 ;
  wire \result[31]_i_22_n_0 ;
  wire \result[31]_i_23_n_0 ;
  wire \result[31]_i_24_n_0 ;
  wire \result[31]_i_25_n_0 ;
  wire \result[31]_i_26_n_0 ;
  wire \result[31]_i_27_n_0 ;
  wire \result[31]_i_28_n_0 ;
  wire \result[31]_i_29_n_0 ;
  wire \result[31]_i_2__0_n_0 ;
  wire \result[31]_i_31_n_0 ;
  wire \result[31]_i_32_n_0 ;
  wire \result[31]_i_33_n_0 ;
  wire \result[31]_i_34__0_n_0 ;
  wire \result[31]_i_35__0_n_0 ;
  wire \result[31]_i_36__0_n_0 ;
  wire \result[31]_i_37__0_n_0 ;
  wire \result[31]_i_39_n_0 ;
  wire \result[31]_i_3__0_n_0 ;
  wire \result[31]_i_40_n_0 ;
  wire \result[31]_i_41_n_0 ;
  wire \result[31]_i_42_n_0 ;
  wire \result[31]_i_43_n_0 ;
  wire \result[31]_i_44_n_0 ;
  wire \result[31]_i_45_n_0 ;
  wire \result[31]_i_46_n_0 ;
  wire \result[31]_i_47_n_0 ;
  wire \result[31]_i_48__0_n_0 ;
  wire \result[31]_i_49__0_n_0 ;
  wire \result[31]_i_4__0_n_0 ;
  wire \result[31]_i_50__0_n_0 ;
  wire \result[31]_i_51_n_0 ;
  wire \result[31]_i_52_n_0 ;
  wire \result[31]_i_53_n_0 ;
  wire \result[31]_i_54_n_0 ;
  wire \result[31]_i_55_n_0 ;
  wire \result[31]_i_56_n_0 ;
  wire \result[31]_i_57_n_0 ;
  wire \result[31]_i_5_n_0 ;
  wire \result[31]_i_6__0_n_0 ;
  wire \result[31]_i_7__0_n_0 ;
  wire \result[31]_i_8__0_n_0 ;
  wire \result[31]_i_9__0_n_0 ;
  wire \result[3]_i_10_n_0 ;
  wire \result[3]_i_11_n_0 ;
  wire \result[3]_i_12_n_0 ;
  wire \result[3]_i_13_n_0 ;
  wire \result[3]_i_14_n_0 ;
  wire \result[3]_i_15_n_0 ;
  wire \result[3]_i_16_n_0 ;
  wire \result[3]_i_17_n_0 ;
  wire \result[3]_i_18_n_0 ;
  wire \result[3]_i_19_n_0 ;
  wire \result[3]_i_1_n_0 ;
  wire \result[3]_i_21_n_0 ;
  wire \result[3]_i_22_n_0 ;
  wire \result[3]_i_23_n_0 ;
  wire \result[3]_i_24_n_0 ;
  wire \result[3]_i_25_n_0 ;
  wire \result[3]_i_26_n_0 ;
  wire \result[3]_i_27_n_0 ;
  wire \result[3]_i_28_n_0 ;
  wire \result[3]_i_29__0_n_0 ;
  wire \result[3]_i_2__0_n_0 ;
  wire \result[3]_i_30_n_0 ;
  wire \result[3]_i_3__1_n_0 ;
  wire \result[3]_i_4_n_0 ;
  wire \result[3]_i_5_n_0 ;
  wire \result[3]_i_6_n_0 ;
  wire \result[3]_i_8_n_0 ;
  wire \result[3]_i_9_n_0 ;
  wire \result[4]_i_10_n_0 ;
  wire \result[4]_i_11_n_0 ;
  wire \result[4]_i_12_n_0 ;
  wire \result[4]_i_1_n_0 ;
  wire \result[4]_i_2__0_n_0 ;
  wire \result[4]_i_3__1_n_0 ;
  wire \result[4]_i_4_n_0 ;
  wire \result[4]_i_5_n_0 ;
  wire \result[4]_i_6_n_0 ;
  wire \result[4]_i_7_n_0 ;
  wire \result[4]_i_8_n_0 ;
  wire \result[4]_i_9__0_n_0 ;
  wire \result[5]_i_10_n_0 ;
  wire \result[5]_i_11_n_0 ;
  wire \result[5]_i_12_n_0 ;
  wire \result[5]_i_1_n_0 ;
  wire \result[5]_i_3__0_n_0 ;
  wire \result[5]_i_4_n_0 ;
  wire \result[5]_i_5_n_0 ;
  wire \result[5]_i_6_n_0 ;
  wire \result[5]_i_7_n_0 ;
  wire \result[5]_i_8__0_n_0 ;
  wire \result[5]_i_9_n_0 ;
  wire \result[6]_i_10_n_0 ;
  wire \result[6]_i_11_n_0 ;
  wire \result[6]_i_12_n_0 ;
  wire \result[6]_i_1_n_0 ;
  wire \result[6]_i_3__0_n_0 ;
  wire \result[6]_i_4__0_n_0 ;
  wire \result[6]_i_5_n_0 ;
  wire \result[6]_i_6_n_0 ;
  wire \result[6]_i_7_n_0 ;
  wire \result[6]_i_8_n_0 ;
  wire \result[6]_i_9_n_0 ;
  wire \result[7]_i_10__0_n_0 ;
  wire \result[7]_i_11__0_n_0 ;
  wire \result[7]_i_13__0_n_0 ;
  wire \result[7]_i_14__0_n_0 ;
  wire \result[7]_i_15__0_n_0 ;
  wire \result[7]_i_16__0_n_0 ;
  wire \result[7]_i_17__0_n_0 ;
  wire \result[7]_i_18__0_n_0 ;
  wire \result[7]_i_19__0_n_0 ;
  wire \result[7]_i_1__0_n_0 ;
  wire \result[7]_i_20__0_n_0 ;
  wire \result[7]_i_21_n_0 ;
  wire \result[7]_i_22_n_0 ;
  wire \result[7]_i_24_n_0 ;
  wire \result[7]_i_25__0_n_0 ;
  wire \result[7]_i_26_n_0 ;
  wire \result[7]_i_27_n_0 ;
  wire \result[7]_i_28_n_0 ;
  wire \result[7]_i_29_n_0 ;
  wire \result[7]_i_31_n_0 ;
  wire \result[7]_i_32_n_0 ;
  wire \result[7]_i_33_n_0 ;
  wire \result[7]_i_34_n_0 ;
  wire \result[7]_i_35_n_0 ;
  wire \result[7]_i_36_n_0 ;
  wire \result[7]_i_37_n_0 ;
  wire \result[7]_i_38_n_0 ;
  wire \result[7]_i_39_n_0 ;
  wire \result[7]_i_3__0_n_0 ;
  wire \result[7]_i_40__0_n_0 ;
  wire \result[7]_i_41_n_0 ;
  wire \result[7]_i_42_n_0 ;
  wire \result[7]_i_43_n_0 ;
  wire \result[7]_i_4_n_0 ;
  wire \result[7]_i_5__0_n_0 ;
  wire \result[7]_i_6__0_n_0 ;
  wire \result[7]_i_7__0_n_0 ;
  wire \result[7]_i_9__0_n_0 ;
  wire \result[8]_i_10_n_0 ;
  wire \result[8]_i_12_n_0 ;
  wire \result[8]_i_13_n_0 ;
  wire \result[8]_i_14__0_n_0 ;
  wire \result[8]_i_15_n_0 ;
  wire \result[8]_i_16_n_0 ;
  wire \result[8]_i_18_n_0 ;
  wire \result[8]_i_19_n_0 ;
  wire \result[8]_i_1__0_n_0 ;
  wire \result[8]_i_25_n_0 ;
  wire \result[8]_i_26_n_0 ;
  wire \result[8]_i_27_n_0 ;
  wire \result[8]_i_28_n_0 ;
  wire \result[8]_i_29_n_0 ;
  wire \result[8]_i_30_n_0 ;
  wire \result[8]_i_31_n_0 ;
  wire \result[8]_i_32_n_0 ;
  wire \result[8]_i_33_n_0 ;
  wire \result[8]_i_34_n_0 ;
  wire \result[8]_i_35_n_0 ;
  wire \result[8]_i_36_n_0 ;
  wire \result[8]_i_37_n_0 ;
  wire \result[8]_i_38_n_0 ;
  wire \result[8]_i_39_n_0 ;
  wire \result[8]_i_3__0_n_0 ;
  wire \result[8]_i_40_n_0 ;
  wire \result[8]_i_41_n_0 ;
  wire \result[8]_i_43_n_0 ;
  wire \result[8]_i_44_n_0 ;
  wire \result[8]_i_45_n_0 ;
  wire \result[8]_i_46_n_0 ;
  wire \result[8]_i_47_n_0 ;
  wire \result[8]_i_48_n_0 ;
  wire \result[8]_i_49_n_0 ;
  wire \result[8]_i_4_n_0 ;
  wire \result[8]_i_50_n_0 ;
  wire \result[8]_i_55_n_0 ;
  wire \result[8]_i_56_n_0 ;
  wire \result[8]_i_57_n_0 ;
  wire \result[8]_i_58_n_0 ;
  wire \result[8]_i_59_n_0 ;
  wire \result[8]_i_5_n_0 ;
  wire \result[8]_i_60_n_0 ;
  wire \result[8]_i_61_n_0 ;
  wire \result[8]_i_62_n_0 ;
  wire \result[8]_i_63_n_0 ;
  wire \result[8]_i_6_n_0 ;
  wire \result[8]_i_7_n_0 ;
  wire \result[8]_i_8_n_0 ;
  wire \result[9]_i_2__0_n_0 ;
  wire \result[9]_i_3__0_n_0 ;
  wire \result[9]_i_4_n_0 ;
  wire \result[9]_i_5_n_0 ;
  wire \result[9]_i_7_n_0 ;
  wire \result[9]_i_8_n_0 ;
  wire \result[9]_i_9_n_0 ;
  wire \result_reg[0]_i_14__0_n_0 ;
  wire \result_reg[0]_i_18_n_0 ;
  wire \result_reg[0]_i_22_n_0 ;
  wire \result_reg[0]_i_26_n_0 ;
  wire \result_reg[0]_i_35_n_0 ;
  wire \result_reg[0]_i_40_n_0 ;
  wire \result_reg[0]_i_47_n_0 ;
  wire \result_reg[0]_i_52_n_0 ;
  wire \result_reg[0]_i_62_n_0 ;
  wire \result_reg[0]_i_81_n_0 ;
  wire \result_reg[0]_i_90_n_0 ;
  wire \result_reg[10]_i_1_n_0 ;
  wire \result_reg[10]_i_6_n_0 ;
  wire \result_reg[11]_i_1__0_n_0 ;
  wire \result_reg[11]_i_6_n_0 ;
  wire \result_reg[12]_i_1__0_n_0 ;
  wire \result_reg[12]_i_5_n_0 ;
  wire \result_reg[12]_i_7_n_0 ;
  wire \result_reg[13]_i_1_n_0 ;
  wire \result_reg[13]_i_6_n_0 ;
  wire \result_reg[14]_i_1__0_n_0 ;
  wire \result_reg[14]_i_8_n_0 ;
  wire \result_reg[15]_i_10_n_0 ;
  wire \result_reg[15]_i_10_n_4 ;
  wire \result_reg[15]_i_10_n_5 ;
  wire \result_reg[15]_i_10_n_6 ;
  wire \result_reg[15]_i_10_n_7 ;
  wire \result_reg[15]_i_13_n_0 ;
  wire \result_reg[15]_i_1__0_n_0 ;
  wire \result_reg[15]_i_23_n_0 ;
  wire \result_reg[15]_i_5_n_0 ;
  wire \result_reg[16]_i_1__0_n_0 ;
  wire \result_reg[16]_i_4_n_0 ;
  wire \result_reg[17]_i_1_n_0 ;
  wire \result_reg[17]_i_4_n_0 ;
  wire \result_reg[18]_i_1_n_0 ;
  wire \result_reg[18]_i_4_n_0 ;
  wire \result_reg[19]_i_11_n_0 ;
  wire \result_reg[19]_i_11_n_4 ;
  wire \result_reg[19]_i_11_n_5 ;
  wire \result_reg[19]_i_11_n_6 ;
  wire \result_reg[19]_i_11_n_7 ;
  wire \result_reg[19]_i_13_n_0 ;
  wire \result_reg[19]_i_14_n_0 ;
  wire \result_reg[19]_i_1_n_0 ;
  wire \result_reg[19]_i_4_n_0 ;
  wire \result_reg[20]_i_1_n_0 ;
  wire \result_reg[20]_i_4_n_0 ;
  wire \result_reg[21]_i_1_n_0 ;
  wire \result_reg[21]_i_4_n_0 ;
  wire \result_reg[22]_i_1_n_0 ;
  wire \result_reg[22]_i_4_n_0 ;
  wire \result_reg[23]_i_11_n_0 ;
  wire \result_reg[23]_i_11_n_4 ;
  wire \result_reg[23]_i_11_n_5 ;
  wire \result_reg[23]_i_11_n_6 ;
  wire \result_reg[23]_i_11_n_7 ;
  wire \result_reg[23]_i_13_n_0 ;
  wire \result_reg[23]_i_14_n_0 ;
  wire \result_reg[23]_i_1_n_0 ;
  wire \result_reg[23]_i_4_n_0 ;
  wire \result_reg[24]_i_1_n_0 ;
  wire \result_reg[24]_i_4_n_0 ;
  wire \result_reg[25]_i_1_n_0 ;
  wire \result_reg[25]_i_4_n_0 ;
  wire \result_reg[26]_i_1_n_0 ;
  wire \result_reg[26]_i_4_n_0 ;
  wire \result_reg[27]_i_11_n_0 ;
  wire \result_reg[27]_i_11_n_4 ;
  wire \result_reg[27]_i_11_n_5 ;
  wire \result_reg[27]_i_11_n_6 ;
  wire \result_reg[27]_i_11_n_7 ;
  wire \result_reg[27]_i_13_n_0 ;
  wire \result_reg[27]_i_1_n_0 ;
  wire \result_reg[27]_i_4_n_0 ;
  wire \result_reg[28]_i_1_n_0 ;
  wire \result_reg[28]_i_4_n_0 ;
  wire \result_reg[29]_i_1_n_0 ;
  wire \result_reg[29]_i_4_n_0 ;
  wire \result_reg[30]_i_1_n_0 ;
  wire \result_reg[30]_i_4_n_0 ;
  wire [31:0]\result_reg[31]_0 ;
  wire \result_reg[31]_i_21_n_4 ;
  wire \result_reg[31]_i_21_n_5 ;
  wire \result_reg[31]_i_21_n_6 ;
  wire \result_reg[31]_i_21_n_7 ;
  wire \result_reg[31]_i_30_n_0 ;
  wire \result_reg[3]_i_20_n_0 ;
  wire \result_reg[3]_i_7_n_0 ;
  wire \result_reg[3]_i_7_n_4 ;
  wire \result_reg[3]_i_7_n_5 ;
  wire \result_reg[3]_i_7_n_6 ;
  wire \result_reg[3]_i_7_n_7 ;
  wire \result_reg[5]_i_2_n_0 ;
  wire \result_reg[6]_i_2_n_0 ;
  wire \result_reg[7]_i_12_n_0 ;
  wire \result_reg[7]_i_23_n_0 ;
  wire \result_reg[7]_i_2__0_n_0 ;
  wire \result_reg[7]_i_30_n_0 ;
  wire \result_reg[7]_i_8_n_0 ;
  wire \result_reg[7]_i_8_n_4 ;
  wire \result_reg[7]_i_8_n_5 ;
  wire \result_reg[7]_i_8_n_6 ;
  wire \result_reg[7]_i_8_n_7 ;
  wire \result_reg[8]_i_11_n_0 ;
  wire \result_reg[8]_i_11_n_4 ;
  wire \result_reg[8]_i_11_n_5 ;
  wire \result_reg[8]_i_11_n_6 ;
  wire \result_reg[8]_i_11_n_7 ;
  wire \result_reg[8]_i_17_n_0 ;
  wire \result_reg[8]_i_20_n_0 ;
  wire \result_reg[8]_i_2__0_n_0 ;
  wire \result_reg[8]_i_42_n_0 ;
  wire \result_reg[8]_i_9_n_0 ;
  wire \result_reg[9]_i_1__0_n_0 ;
  wire \result_reg[9]_i_6_n_0 ;
  wire \s_input_buttons_ack[0]_i_1_n_0 ;
  wire \s_input_buttons_ack[0]_i_2_n_0 ;
  wire \s_input_buttons_ack_reg_n_0_[0] ;
  wire \s_input_in1_ack_reg[0] ;
  wire \s_input_rs232_rx_ack[0]_i_1_n_0 ;
  wire \s_input_rs232_rx_ack[0]_i_2_n_0 ;
  wire \s_input_rs232_rx_ack[0]_i_3_n_0 ;
  wire \s_input_rs232_rx_ack[0]_i_4_n_0 ;
  wire \s_input_rs232_rx_ack[0]_i_5_n_0 ;
  wire \s_input_rs232_rx_ack[0]_i_6_n_0 ;
  wire \s_input_rs232_rx_ack[0]_i_7_n_0 ;
  wire \s_input_rs232_rx_ack[0]_i_8_n_0 ;
  wire \s_input_socket_ack[0]_i_1_n_0 ;
  wire \s_input_socket_ack[0]_i_2_n_0 ;
  wire \s_input_socket_ack[0]_i_3_n_0 ;
  wire \s_input_socket_ack_reg[0]_0 ;
  wire \s_input_switches_ack[0]_i_1_n_0 ;
  wire \s_input_switches_ack_reg_n_0_[0] ;
  wire \s_output_leds[15]_i_1_n_0 ;
  wire \s_output_leds_stb[0]_i_1_n_0 ;
  wire \s_output_rs232_tx[31]_i_2_n_0 ;
  wire [0:0]\s_output_rs232_tx_reg[0]_0 ;
  wire \s_output_socket[31]_i_2_n_0 ;
  wire \s_output_socket[31]_i_3_n_0 ;
  wire \s_output_socket[31]_i_4_n_0 ;
  wire \s_output_socket[31]_i_5_n_0 ;
  wire \s_output_socket[31]_i_6_n_0 ;
  wire \s_output_socket[31]_i_7_n_0 ;
  wire [0:0]\s_output_socket_reg[0]_0 ;
  wire [15:0]sel;
  wire [2:0]state;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[0]_i_2__0_n_0 ;
  wire \state[0]_i_3_n_0 ;
  wire \state[0]_i_4_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire \state[1]_i_2_n_0 ;
  wire \state[2]_i_10__0_n_0 ;
  wire \state[2]_i_11_n_0 ;
  wire \state[2]_i_12_n_0 ;
  wire \state[2]_i_13_n_0 ;
  wire \state[2]_i_14_n_0 ;
  wire \state[2]_i_15_n_0 ;
  wire \state[2]_i_1__0_n_0 ;
  wire \state[2]_i_2__0_n_0 ;
  wire \state[2]_i_3__0_n_0 ;
  wire \state[2]_i_4__0_n_0 ;
  wire \state[2]_i_5__0_n_0 ;
  wire \state[2]_i_6__0_n_0 ;
  wire \state[2]_i_7_n_0 ;
  wire \state[2]_i_8_n_0 ;
  wire \state[2]_i_9_n_0 ;
  wire [31:0]store_data;
  wire wire_139862652895888_ack;
  wire wire_139862652895888_stb;
  wire wire_139862652897760_ack;
  wire wire_139862652897760_stb;
  wire wire_139862652899272_ack;
  wire wire_139862652899272_stb;
  wire write_enable_reg_n_0;
  wire [31:0]write_output;
  wire \write_output[0]_i_1_n_0 ;
  wire \write_output[10]_i_1_n_0 ;
  wire \write_output[11]_i_1_n_0 ;
  wire \write_output[12]_i_1_n_0 ;
  wire \write_output[13]_i_1_n_0 ;
  wire \write_output[14]_i_1_n_0 ;
  wire \write_output[15]_i_1_n_0 ;
  wire \write_output[16]_i_1_n_0 ;
  wire \write_output[17]_i_1_n_0 ;
  wire \write_output[18]_i_1_n_0 ;
  wire \write_output[19]_i_1_n_0 ;
  wire \write_output[1]_i_1_n_0 ;
  wire \write_output[20]_i_1_n_0 ;
  wire \write_output[21]_i_1_n_0 ;
  wire \write_output[22]_i_1_n_0 ;
  wire \write_output[23]_i_1_n_0 ;
  wire \write_output[24]_i_1_n_0 ;
  wire \write_output[25]_i_1_n_0 ;
  wire \write_output[26]_i_1_n_0 ;
  wire \write_output[27]_i_1_n_0 ;
  wire \write_output[28]_i_1_n_0 ;
  wire \write_output[29]_i_1_n_0 ;
  wire \write_output[2]_i_1_n_0 ;
  wire \write_output[30]_i_1_n_0 ;
  wire \write_output[31]_i_1__0_n_0 ;
  wire \write_output[31]_i_2_n_0 ;
  wire \write_output[31]_i_3_n_0 ;
  wire \write_output[31]_i_5_n_0 ;
  wire \write_output[3]_i_1_n_0 ;
  wire \write_output[4]_i_1_n_0 ;
  wire \write_output[5]_i_1_n_0 ;
  wire \write_output[6]_i_1_n_0 ;
  wire \write_output[7]_i_1_n_0 ;
  wire \write_output[8]_i_1_n_0 ;
  wire \write_output[9]_i_1_n_0 ;
  wire [31:0]write_value;
  wire \write_value[31]_i_2_n_0 ;
  wire \write_value[31]_i_3_n_0 ;
  wire NLW_memory_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_REGCEAREGCE_UNCONNECTED;
  wire NLW_memory_reg_0_REGCEB_UNCONNECTED;
  wire NLW_memory_reg_0_SBITERR_UNCONNECTED;
  wire [31:4]NLW_memory_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_1_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_1_REGCEAREGCE_UNCONNECTED;
  wire NLW_memory_reg_1_REGCEB_UNCONNECTED;
  wire NLW_memory_reg_1_SBITERR_UNCONNECTED;
  wire [31:4]NLW_memory_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_memory_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_2_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_2_REGCEAREGCE_UNCONNECTED;
  wire NLW_memory_reg_2_REGCEB_UNCONNECTED;
  wire NLW_memory_reg_2_SBITERR_UNCONNECTED;
  wire [31:4]NLW_memory_reg_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_memory_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_2_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_3_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_3_REGCEAREGCE_UNCONNECTED;
  wire NLW_memory_reg_3_REGCEB_UNCONNECTED;
  wire NLW_memory_reg_3_SBITERR_UNCONNECTED;
  wire [31:4]NLW_memory_reg_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_memory_reg_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_3_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_4_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_4_REGCEAREGCE_UNCONNECTED;
  wire NLW_memory_reg_4_REGCEB_UNCONNECTED;
  wire NLW_memory_reg_4_SBITERR_UNCONNECTED;
  wire [31:4]NLW_memory_reg_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_memory_reg_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_4_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_5_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_5_REGCEAREGCE_UNCONNECTED;
  wire NLW_memory_reg_5_REGCEB_UNCONNECTED;
  wire NLW_memory_reg_5_SBITERR_UNCONNECTED;
  wire [31:4]NLW_memory_reg_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_memory_reg_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_5_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_6_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_6_REGCEAREGCE_UNCONNECTED;
  wire NLW_memory_reg_6_REGCEB_UNCONNECTED;
  wire NLW_memory_reg_6_SBITERR_UNCONNECTED;
  wire [31:4]NLW_memory_reg_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_memory_reg_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_6_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_7_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_7_REGCEAREGCE_UNCONNECTED;
  wire NLW_memory_reg_7_REGCEB_UNCONNECTED;
  wire NLW_memory_reg_7_SBITERR_UNCONNECTED;
  wire [31:4]NLW_memory_reg_7_DOADO_UNCONNECTED;
  wire [31:0]NLW_memory_reg_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_7_RDADDRECC_UNCONNECTED;
  wire [2:0]\NLW_program_counter_reg[12]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_program_counter_reg[15]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_program_counter_reg[15]_i_4_O_UNCONNECTED ;
  wire [2:0]\NLW_program_counter_reg[4]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_program_counter_reg[8]_i_2_CO_UNCONNECTED ;
  wire NLW_program_counter_reg_rep_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_program_counter_reg_rep_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_program_counter_reg_rep_0_DBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_0_REGCEB_UNCONNECTED;
  wire NLW_program_counter_reg_rep_0_SBITERR_UNCONNECTED;
  wire [31:4]NLW_program_counter_reg_rep_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_program_counter_reg_rep_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_program_counter_reg_rep_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_program_counter_reg_rep_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_program_counter_reg_rep_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_program_counter_reg_rep_0_RDADDRECC_UNCONNECTED;
  wire NLW_program_counter_reg_rep_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_program_counter_reg_rep_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_program_counter_reg_rep_1_DBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_1_REGCEB_UNCONNECTED;
  wire NLW_program_counter_reg_rep_1_SBITERR_UNCONNECTED;
  wire [31:4]NLW_program_counter_reg_rep_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_program_counter_reg_rep_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_program_counter_reg_rep_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_program_counter_reg_rep_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_program_counter_reg_rep_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_program_counter_reg_rep_1_RDADDRECC_UNCONNECTED;
  wire NLW_program_counter_reg_rep_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_program_counter_reg_rep_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_program_counter_reg_rep_2_DBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_2_REGCEB_UNCONNECTED;
  wire NLW_program_counter_reg_rep_2_SBITERR_UNCONNECTED;
  wire [31:4]NLW_program_counter_reg_rep_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_program_counter_reg_rep_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_program_counter_reg_rep_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_program_counter_reg_rep_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_program_counter_reg_rep_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_program_counter_reg_rep_2_RDADDRECC_UNCONNECTED;
  wire NLW_program_counter_reg_rep_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_program_counter_reg_rep_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_program_counter_reg_rep_3_DBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_3_REGCEB_UNCONNECTED;
  wire NLW_program_counter_reg_rep_3_SBITERR_UNCONNECTED;
  wire [31:4]NLW_program_counter_reg_rep_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_program_counter_reg_rep_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_program_counter_reg_rep_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_program_counter_reg_rep_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_program_counter_reg_rep_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_program_counter_reg_rep_3_RDADDRECC_UNCONNECTED;
  wire NLW_program_counter_reg_rep_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_program_counter_reg_rep_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_program_counter_reg_rep_4_DBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_4_REGCEB_UNCONNECTED;
  wire NLW_program_counter_reg_rep_4_SBITERR_UNCONNECTED;
  wire [31:4]NLW_program_counter_reg_rep_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_program_counter_reg_rep_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_program_counter_reg_rep_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_program_counter_reg_rep_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_program_counter_reg_rep_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_program_counter_reg_rep_4_RDADDRECC_UNCONNECTED;
  wire NLW_program_counter_reg_rep_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_program_counter_reg_rep_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_program_counter_reg_rep_5_DBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_5_REGCEB_UNCONNECTED;
  wire NLW_program_counter_reg_rep_5_SBITERR_UNCONNECTED;
  wire [31:4]NLW_program_counter_reg_rep_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_program_counter_reg_rep_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_program_counter_reg_rep_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_program_counter_reg_rep_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_program_counter_reg_rep_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_program_counter_reg_rep_5_RDADDRECC_UNCONNECTED;
  wire NLW_program_counter_reg_rep_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_program_counter_reg_rep_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_program_counter_reg_rep_6_DBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_6_REGCEB_UNCONNECTED;
  wire NLW_program_counter_reg_rep_6_SBITERR_UNCONNECTED;
  wire [31:4]NLW_program_counter_reg_rep_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_program_counter_reg_rep_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_program_counter_reg_rep_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_program_counter_reg_rep_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_program_counter_reg_rep_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_program_counter_reg_rep_6_RDADDRECC_UNCONNECTED;
  wire NLW_program_counter_reg_rep_7_REGCEB_UNCONNECTED;
  wire [15:1]NLW_program_counter_reg_rep_7_DOADO_UNCONNECTED;
  wire [15:0]NLW_program_counter_reg_rep_7_DOBDO_UNCONNECTED;
  wire [1:0]NLW_program_counter_reg_rep_7_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_program_counter_reg_rep_7_DOPBDOP_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_15_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_15_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_15_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_15_30_31_DOB_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_15_30_31_DOC_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_15_30_31_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_15_6_11_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_15_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_15_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_15_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_15_30_31_DOB_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_15_30_31_DOC_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_15_30_31_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_15_6_11_DOD_UNCONNECTED;
  wire [3:0]\NLW_result_reg[0]_i_12_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_13_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_13_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[0]_i_14__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_14__0_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[0]_i_16_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_16_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[0]_i_18_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_18_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[0]_i_22_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_22_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[0]_i_26_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_26_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[0]_i_35_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_35_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[0]_i_40_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_40_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[0]_i_47_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_47_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[0]_i_52_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_52_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[0]_i_62_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_62_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[0]_i_81_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_81_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[0]_i_90_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_90_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[12]_i_5_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[14]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_result_reg[14]_i_5_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[15]_i_10_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[15]_i_13_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[15]_i_23_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[19]_i_11_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[19]_i_13_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[19]_i_14_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[23]_i_11_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[23]_i_13_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[23]_i_14_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[27]_i_11_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[27]_i_13_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[31]_i_17_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[31]_i_21_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[31]_i_30_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[31]_i_38_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[3]_i_20_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[3]_i_7_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[7]_i_12_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[7]_i_23_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[7]_i_30_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[7]_i_8_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[8]_i_11_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[8]_i_17_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[8]_i_20_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[8]_i_42_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[8]_i_9_CO_UNCONNECTED ;

  FDRE \address_a_2_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(address_a[0]),
        .Q(address_a_2[0]),
        .R(1'b0));
  FDRE \address_a_2_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(address_a[1]),
        .Q(address_a_2[1]),
        .R(1'b0));
  FDRE \address_a_2_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(address_a[2]),
        .Q(address_a_2[2]),
        .R(1'b0));
  FDRE \address_a_2_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(address_a[3]),
        .Q(address_a_2[3]),
        .R(1'b0));
  FDRE \address_b_2_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_reg_rep_0_n_35),
        .Q(address_b_2[0]),
        .R(1'b0));
  FDRE \address_b_2_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_reg_rep_0_n_34),
        .Q(address_b_2[1]),
        .R(1'b0));
  FDRE \address_b_2_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_reg_rep_0_n_33),
        .Q(address_b_2[2]),
        .R(1'b0));
  FDRE \address_b_2_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_reg_rep_0_n_32),
        .Q(address_b_2[3]),
        .R(1'b0));
  FDRE \address_z_2_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(address_z[0]),
        .Q(address_z_2[0]),
        .R(1'b0));
  FDRE \address_z_2_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(address_z[1]),
        .Q(address_z_2[1]),
        .R(1'b0));
  FDRE \address_z_2_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(address_z[2]),
        .Q(address_z_2[2]),
        .R(1'b0));
  FDRE \address_z_2_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(address_z[3]),
        .Q(address_z_2[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    \address_z_3[3]_i_1__0 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(state[0]),
        .O(\address_z_3[3]_i_1__0_n_0 ));
  FDRE \address_z_3_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\address_z_3[3]_i_1__0_n_0 ),
        .D(address_z_2[0]),
        .Q(address_z_3[0]),
        .R(INTERNAL_RST_reg));
  FDRE \address_z_3_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\address_z_3[3]_i_1__0_n_0 ),
        .D(address_z_2[1]),
        .Q(address_z_3[1]),
        .R(INTERNAL_RST_reg));
  FDRE \address_z_3_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\address_z_3[3]_i_1__0_n_0 ),
        .D(address_z_2[2]),
        .Q(address_z_3[2]),
        .R(INTERNAL_RST_reg));
  FDRE \address_z_3_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\address_z_3[3]_i_1__0_n_0 ),
        .D(address_z_2[3]),
        .Q(address_z_3[3]),
        .R(INTERNAL_RST_reg));
  LUT2 #(
    .INIT(4'h2)) 
    \literal_2[15]_i_1 
       (.I0(state[1]),
        .I1(state[2]),
        .O(opcode_20));
  FDRE \literal_2_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_reg_rep_2_n_33),
        .Q(literal_2[10]),
        .R(1'b0));
  FDRE \literal_2_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_reg_rep_2_n_32),
        .Q(literal_2[11]),
        .R(1'b0));
  FDRE \literal_2_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_reg_rep_3_n_35),
        .Q(literal_2[12]),
        .R(1'b0));
  FDRE \literal_2_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_reg_rep_3_n_34),
        .Q(literal_2[13]),
        .R(1'b0));
  FDRE \literal_2_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_reg_rep_3_n_33),
        .Q(literal_2[14]),
        .R(1'b0));
  FDRE \literal_2_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_reg_rep_3_n_32),
        .Q(literal_2[15]),
        .R(1'b0));
  FDRE \literal_2_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_reg_rep_1_n_35),
        .Q(literal_2[4]),
        .R(1'b0));
  FDRE \literal_2_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_reg_rep_1_n_34),
        .Q(literal_2[5]),
        .R(1'b0));
  FDRE \literal_2_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_reg_rep_1_n_33),
        .Q(literal_2[6]),
        .R(1'b0));
  FDRE \literal_2_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_reg_rep_1_n_32),
        .Q(literal_2[7]),
        .R(1'b0));
  FDRE \literal_2_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_reg_rep_2_n_35),
        .Q(literal_2[8]),
        .R(1'b0));
  FDRE \literal_2_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_reg_rep_2_n_34),
        .Q(literal_2[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "131104" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    memory_reg_0
       (.ADDRARDADDR({1'b1,\write_output[12]_i_1_n_0 ,\write_output[11]_i_1_n_0 ,\write_output[10]_i_1_n_0 ,\write_output[9]_i_1_n_0 ,\write_output[8]_i_1_n_0 ,\write_output[7]_i_1_n_0 ,\write_output[6]_i_1_n_0 ,\write_output[5]_i_1_n_0 ,\write_output[4]_i_1_n_0 ,\write_output[3]_i_1_n_0 ,\write_output[2]_i_1_n_0 ,\write_output[1]_i_1_n_0 ,\write_output[0]_i_1_n_0 ,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_memory_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_memory_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,store_data[3:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_memory_reg_0_DOADO_UNCONNECTED[31:4],load_data[3:0]}),
        .DOBDO(NLW_memory_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_memory_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_memory_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(NLW_memory_reg_0_REGCEAREGCE_UNCONNECTED),
        .REGCEB(NLW_memory_reg_0_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,p_0_in}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    memory_reg_0_i_1__0
       (.I0(\address_z_3[3]_i_1__0_n_0 ),
        .I1(opcode_2[4]),
        .I2(opcode_2[1]),
        .I3(opcode_2[0]),
        .I4(opcode_2[3]),
        .I5(opcode_2[2]),
        .O(p_0_in));
  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=NEW" *) 
  (* RTL_RAM_BITS = "131104" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    memory_reg_1
       (.ADDRARDADDR({1'b1,\write_output[12]_i_1_n_0 ,\write_output[11]_i_1_n_0 ,\write_output[10]_i_1_n_0 ,\write_output[9]_i_1_n_0 ,\write_output[8]_i_1_n_0 ,\write_output[7]_i_1_n_0 ,\write_output[6]_i_1_n_0 ,\write_output[5]_i_1_n_0 ,\write_output[4]_i_1_n_0 ,\write_output[3]_i_1_n_0 ,\write_output[2]_i_1_n_0 ,\write_output[1]_i_1_n_0 ,\write_output[0]_i_1_n_0 ,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_memory_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_memory_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,store_data[7:4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_memory_reg_1_DOADO_UNCONNECTED[31:4],load_data[7:4]}),
        .DOBDO(NLW_memory_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_memory_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_1_ENARDEN_cooolgate_en_sig_8),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_memory_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(NLW_memory_reg_1_REGCEAREGCE_UNCONNECTED),
        .REGCEB(NLW_memory_reg_1_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_1_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,p_0_in}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hff01)) 
    memory_reg_1_ENARDEN_cooolgate_en_gate_15
       (.I0(\state[0]_i_1__0_n_0 ),
        .I1(pwropt),
        .I2(INTERNAL_RST_reg),
        .I3(p_0_in),
        .O(memory_reg_1_ENARDEN_cooolgate_en_sig_8));
  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=NEW" *) 
  (* RTL_RAM_BITS = "131104" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    memory_reg_2
       (.ADDRARDADDR({1'b1,\write_output[12]_i_1_n_0 ,\write_output[11]_i_1_n_0 ,\write_output[10]_i_1_n_0 ,\write_output[9]_i_1_n_0 ,\write_output[8]_i_1_n_0 ,\write_output[7]_i_1_n_0 ,\write_output[6]_i_1_n_0 ,\write_output[5]_i_1_n_0 ,\write_output[4]_i_1_n_0 ,\write_output[3]_i_1_n_0 ,\write_output[2]_i_1_n_0 ,\write_output[1]_i_1_n_0 ,\write_output[0]_i_1_n_0 ,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_memory_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_memory_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,store_data[11:8]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_memory_reg_2_DOADO_UNCONNECTED[31:4],load_data[11:8]}),
        .DOBDO(NLW_memory_reg_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_memory_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_2_ENARDEN_cooolgate_en_sig_9),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_memory_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(NLW_memory_reg_2_REGCEAREGCE_UNCONNECTED),
        .REGCEB(NLW_memory_reg_2_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_2_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,p_0_in}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hff01)) 
    memory_reg_2_ENARDEN_cooolgate_en_gate_17
       (.I0(\state[0]_i_1__0_n_0 ),
        .I1(pwropt),
        .I2(INTERNAL_RST_reg),
        .I3(p_0_in),
        .O(memory_reg_2_ENARDEN_cooolgate_en_sig_9));
  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=NEW" *) 
  (* RTL_RAM_BITS = "131104" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "12" *) 
  (* bram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    memory_reg_3
       (.ADDRARDADDR({1'b1,\write_output[12]_i_1_n_0 ,\write_output[11]_i_1_n_0 ,\write_output[10]_i_1_n_0 ,\write_output[9]_i_1_n_0 ,\write_output[8]_i_1_n_0 ,\write_output[7]_i_1_n_0 ,\write_output[6]_i_1_n_0 ,\write_output[5]_i_1_n_0 ,\write_output[4]_i_1_n_0 ,\write_output[3]_i_1_n_0 ,\write_output[2]_i_1_n_0 ,\write_output[1]_i_1_n_0 ,\write_output[0]_i_1_n_0 ,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_memory_reg_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_memory_reg_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,store_data[15:12]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_memory_reg_3_DOADO_UNCONNECTED[31:4],load_data[15:12]}),
        .DOBDO(NLW_memory_reg_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_memory_reg_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_3_ENARDEN_cooolgate_en_sig_10),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_memory_reg_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(NLW_memory_reg_3_REGCEAREGCE_UNCONNECTED),
        .REGCEB(NLW_memory_reg_3_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_3_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,p_0_in}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hff01)) 
    memory_reg_3_ENARDEN_cooolgate_en_gate_19
       (.I0(\state[0]_i_1__0_n_0 ),
        .I1(pwropt),
        .I2(INTERNAL_RST_reg),
        .I3(p_0_in),
        .O(memory_reg_3_ENARDEN_cooolgate_en_sig_10));
  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=NEW" *) 
  (* RTL_RAM_BITS = "131104" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "16" *) 
  (* bram_slice_end = "19" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    memory_reg_4
       (.ADDRARDADDR({1'b1,\write_output[12]_i_1_n_0 ,\write_output[11]_i_1_n_0 ,\write_output[10]_i_1_n_0 ,\write_output[9]_i_1_n_0 ,\write_output[8]_i_1_n_0 ,\write_output[7]_i_1_n_0 ,\write_output[6]_i_1_n_0 ,\write_output[5]_i_1_n_0 ,\write_output[4]_i_1_n_0 ,\write_output[3]_i_1_n_0 ,\write_output[2]_i_1_n_0 ,\write_output[1]_i_1_n_0 ,\write_output[0]_i_1_n_0 ,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_memory_reg_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_memory_reg_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,store_data[19:16]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_memory_reg_4_DOADO_UNCONNECTED[31:4],load_data[19:16]}),
        .DOBDO(NLW_memory_reg_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_memory_reg_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_4_ENARDEN_cooolgate_en_sig_11),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_memory_reg_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(NLW_memory_reg_4_REGCEAREGCE_UNCONNECTED),
        .REGCEB(NLW_memory_reg_4_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_4_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,p_0_in}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hff01)) 
    memory_reg_4_ENARDEN_cooolgate_en_gate_21
       (.I0(\state[0]_i_1__0_n_0 ),
        .I1(pwropt),
        .I2(INTERNAL_RST_reg),
        .I3(p_0_in),
        .O(memory_reg_4_ENARDEN_cooolgate_en_sig_11));
  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=NEW" *) 
  (* RTL_RAM_BITS = "131104" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "20" *) 
  (* bram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    memory_reg_5
       (.ADDRARDADDR({1'b1,\write_output[12]_i_1_n_0 ,\write_output[11]_i_1_n_0 ,\write_output[10]_i_1_n_0 ,\write_output[9]_i_1_n_0 ,\write_output[8]_i_1_n_0 ,\write_output[7]_i_1_n_0 ,\write_output[6]_i_1_n_0 ,\write_output[5]_i_1_n_0 ,\write_output[4]_i_1_n_0 ,\write_output[3]_i_1_n_0 ,\write_output[2]_i_1_n_0 ,\write_output[1]_i_1_n_0 ,\write_output[0]_i_1_n_0 ,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_memory_reg_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_memory_reg_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,store_data[23:20]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_memory_reg_5_DOADO_UNCONNECTED[31:4],load_data[23:20]}),
        .DOBDO(NLW_memory_reg_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_memory_reg_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_5_ENARDEN_cooolgate_en_sig_12),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_memory_reg_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(NLW_memory_reg_5_REGCEAREGCE_UNCONNECTED),
        .REGCEB(NLW_memory_reg_5_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_5_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,p_0_in}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hff01)) 
    memory_reg_5_ENARDEN_cooolgate_en_gate_23
       (.I0(\state[0]_i_1__0_n_0 ),
        .I1(pwropt),
        .I2(INTERNAL_RST_reg),
        .I3(p_0_in),
        .O(memory_reg_5_ENARDEN_cooolgate_en_sig_12));
  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=NEW" *) 
  (* RTL_RAM_BITS = "131104" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "24" *) 
  (* bram_slice_end = "27" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    memory_reg_6
       (.ADDRARDADDR({1'b1,\write_output[12]_i_1_n_0 ,\write_output[11]_i_1_n_0 ,\write_output[10]_i_1_n_0 ,\write_output[9]_i_1_n_0 ,\write_output[8]_i_1_n_0 ,\write_output[7]_i_1_n_0 ,\write_output[6]_i_1_n_0 ,\write_output[5]_i_1_n_0 ,\write_output[4]_i_1_n_0 ,\write_output[3]_i_1_n_0 ,\write_output[2]_i_1_n_0 ,\write_output[1]_i_1_n_0 ,\write_output[0]_i_1_n_0 ,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_memory_reg_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_memory_reg_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,store_data[27:24]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_memory_reg_6_DOADO_UNCONNECTED[31:4],load_data[27:24]}),
        .DOBDO(NLW_memory_reg_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_memory_reg_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_6_ENARDEN_cooolgate_en_sig_13),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_memory_reg_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(NLW_memory_reg_6_REGCEAREGCE_UNCONNECTED),
        .REGCEB(NLW_memory_reg_6_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_6_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,p_0_in}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hff01)) 
    memory_reg_6_ENARDEN_cooolgate_en_gate_25
       (.I0(\state[0]_i_1__0_n_0 ),
        .I1(pwropt),
        .I2(INTERNAL_RST_reg),
        .I3(p_0_in),
        .O(memory_reg_6_ENARDEN_cooolgate_en_sig_13));
  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=NEW" *) 
  (* RTL_RAM_BITS = "131104" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "28" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    memory_reg_7
       (.ADDRARDADDR({1'b1,\write_output[12]_i_1_n_0 ,\write_output[11]_i_1_n_0 ,\write_output[10]_i_1_n_0 ,\write_output[9]_i_1_n_0 ,\write_output[8]_i_1_n_0 ,\write_output[7]_i_1_n_0 ,\write_output[6]_i_1_n_0 ,\write_output[5]_i_1_n_0 ,\write_output[4]_i_1_n_0 ,\write_output[3]_i_1_n_0 ,\write_output[2]_i_1_n_0 ,\write_output[1]_i_1_n_0 ,\write_output[0]_i_1_n_0 ,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_memory_reg_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_memory_reg_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,store_data[31:28]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_memory_reg_7_DOADO_UNCONNECTED[31:4],load_data[31:28]}),
        .DOBDO(NLW_memory_reg_7_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_memory_reg_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_7_ENARDEN_cooolgate_en_sig_14),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_memory_reg_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(NLW_memory_reg_7_REGCEAREGCE_UNCONNECTED),
        .REGCEB(NLW_memory_reg_7_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_7_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,p_0_in}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hff01)) 
    memory_reg_7_ENARDEN_cooolgate_en_gate_27
       (.I0(\state[0]_i_1__0_n_0 ),
        .I1(pwropt),
        .I2(INTERNAL_RST_reg),
        .I3(p_0_in),
        .O(memory_reg_7_ENARDEN_cooolgate_en_sig_14));
  FDRE \opcode_2_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(opcode[0]),
        .Q(opcode_2[0]),
        .R(1'b0));
  FDRE \opcode_2_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(opcode[1]),
        .Q(opcode_2[1]),
        .R(1'b0));
  FDRE \opcode_2_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(opcode[2]),
        .Q(opcode_2[2]),
        .R(1'b0));
  FDRE \opcode_2_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(opcode[3]),
        .Q(opcode_2[3]),
        .R(1'b0));
  FDRE \opcode_2_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(opcode[4]),
        .Q(opcode_2[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1F11111111111111)) 
    \program_counter[0]_i_1 
       (.I0(\program_counter[15]_i_3__0_n_0 ),
        .I1(\program_counter_reg_n_0_[0] ),
        .I2(\program_counter[0]_i_2__0_n_0 ),
        .I3(state[1]),
        .I4(state[0]),
        .I5(\program_counter[12]_i_4_n_0 ),
        .O(sel[0]));
  LUT6 #(
    .INIT(64'h0F0011110FFFFFFF)) 
    \program_counter[0]_i_2__0 
       (.I0(opcode_2[2]),
        .I1(\state[2]_i_7_n_0 ),
        .I2(\write_output[0]_i_1_n_0 ),
        .I3(opcode_2[4]),
        .I4(opcode_2[1]),
        .I5(address_b_2[0]),
        .O(\program_counter[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    \program_counter[10]_i_1__0 
       (.I0(\program_counter[15]_i_3__0_n_0 ),
        .I1(\program_counter_reg[12]_i_2_n_6 ),
        .I2(\program_counter[10]_i_2__1_n_0 ),
        .I3(state[1]),
        .I4(state[0]),
        .I5(\program_counter[12]_i_4_n_0 ),
        .O(sel[10]));
  LUT6 #(
    .INIT(64'h0F0011110FFFFFFF)) 
    \program_counter[10]_i_2__1 
       (.I0(opcode_2[2]),
        .I1(\state[2]_i_7_n_0 ),
        .I2(\write_output[10]_i_1_n_0 ),
        .I3(opcode_2[4]),
        .I4(opcode_2[1]),
        .I5(literal_2[10]),
        .O(\program_counter[10]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    \program_counter[11]_i_1__0 
       (.I0(\program_counter[15]_i_3__0_n_0 ),
        .I1(\program_counter_reg[12]_i_2_n_5 ),
        .I2(\program_counter[11]_i_2__1_n_0 ),
        .I3(state[1]),
        .I4(state[0]),
        .I5(\program_counter[12]_i_4_n_0 ),
        .O(sel[11]));
  LUT6 #(
    .INIT(64'h0F0011110FFFFFFF)) 
    \program_counter[11]_i_2__1 
       (.I0(opcode_2[2]),
        .I1(\state[2]_i_7_n_0 ),
        .I2(\write_output[11]_i_1_n_0 ),
        .I3(opcode_2[4]),
        .I4(opcode_2[1]),
        .I5(literal_2[11]),
        .O(\program_counter[11]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    \program_counter[12]_i_1__0 
       (.I0(\program_counter[15]_i_3__0_n_0 ),
        .I1(\program_counter_reg[12]_i_2_n_4 ),
        .I2(\program_counter[12]_i_3__0_n_0 ),
        .I3(state[1]),
        .I4(state[0]),
        .I5(\program_counter[12]_i_4_n_0 ),
        .O(sel[12]));
  LUT6 #(
    .INIT(64'h0F0011110FFFFFFF)) 
    \program_counter[12]_i_3__0 
       (.I0(opcode_2[2]),
        .I1(\state[2]_i_7_n_0 ),
        .I2(\write_output[12]_i_1_n_0 ),
        .I3(opcode_2[4]),
        .I4(opcode_2[1]),
        .I5(literal_2[12]),
        .O(\program_counter[12]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000004F30003000)) 
    \program_counter[12]_i_4 
       (.I0(\state[2]_i_7_n_0 ),
        .I1(opcode_2[2]),
        .I2(opcode_2[1]),
        .I3(opcode_2[0]),
        .I4(opcode_2[4]),
        .I5(opcode_2[3]),
        .O(\program_counter[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4FFF4F4F44444444)) 
    \program_counter[13]_i_1__0 
       (.I0(\program_counter[15]_i_3__0_n_0 ),
        .I1(\program_counter_reg[15]_i_4_n_7 ),
        .I2(\program_counter[13]_i_2__0_n_0 ),
        .I3(\program_counter[15]_i_6__1_n_0 ),
        .I4(literal_2[13]),
        .I5(\program_counter[15]_i_7_n_0 ),
        .O(sel[13]));
  LUT6 #(
    .INIT(64'h575757F7F7F757F7)) 
    \program_counter[13]_i_2__0 
       (.I0(opcode_2[1]),
        .I1(literal_2[13]),
        .I2(opcode_2[4]),
        .I3(register_a[13]),
        .I4(operand_a1),
        .I5(result[13]),
        .O(\program_counter[13]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h4FFF4F4F44444444)) 
    \program_counter[14]_i_1__0 
       (.I0(\program_counter[15]_i_3__0_n_0 ),
        .I1(\program_counter_reg[15]_i_4_n_6 ),
        .I2(\program_counter[14]_i_2__0_n_0 ),
        .I3(\program_counter[15]_i_6__1_n_0 ),
        .I4(literal_2[14]),
        .I5(\program_counter[15]_i_7_n_0 ),
        .O(sel[14]));
  LUT6 #(
    .INIT(64'h575757F7F7F757F7)) 
    \program_counter[14]_i_2__0 
       (.I0(opcode_2[1]),
        .I1(literal_2[14]),
        .I2(opcode_2[4]),
        .I3(register_a[14]),
        .I4(operand_a1),
        .I5(result[14]),
        .O(\program_counter[14]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h32)) 
    \program_counter[15]_i_1__0 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(state[0]),
        .O(instruction0));
  LUT6 #(
    .INIT(64'h4FFF4F4F44444444)) 
    \program_counter[15]_i_2__0 
       (.I0(\program_counter[15]_i_3__0_n_0 ),
        .I1(\program_counter_reg[15]_i_4_n_5 ),
        .I2(\program_counter[15]_i_5_n_0 ),
        .I3(\program_counter[15]_i_6__1_n_0 ),
        .I4(literal_2[15]),
        .I5(\program_counter[15]_i_7_n_0 ),
        .O(sel[15]));
  LUT6 #(
    .INIT(64'h8080808080808000)) 
    \program_counter[15]_i_3__0 
       (.I0(\program_counter[12]_i_4_n_0 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\state[2]_i_7_n_0 ),
        .I4(opcode_2[2]),
        .I5(opcode_2[1]),
        .O(\program_counter[15]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h575757F7F7F757F7)) 
    \program_counter[15]_i_5 
       (.I0(opcode_2[1]),
        .I1(literal_2[15]),
        .I2(opcode_2[4]),
        .I3(register_a[15]),
        .I4(operand_a1),
        .I5(result[15]),
        .O(\program_counter[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hF1)) 
    \program_counter[15]_i_6__1 
       (.I0(opcode_2[2]),
        .I1(\state[2]_i_7_n_0 ),
        .I2(opcode_2[1]),
        .O(\program_counter[15]_i_6__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \program_counter[15]_i_7 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(\program_counter[12]_i_4_n_0 ),
        .O(\program_counter[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    \program_counter[1]_i_1 
       (.I0(\program_counter[15]_i_3__0_n_0 ),
        .I1(\program_counter_reg[4]_i_2_n_7 ),
        .I2(\program_counter[1]_i_2__0_n_0 ),
        .I3(state[1]),
        .I4(state[0]),
        .I5(\program_counter[12]_i_4_n_0 ),
        .O(sel[1]));
  LUT6 #(
    .INIT(64'h0F0011110FFFFFFF)) 
    \program_counter[1]_i_2__0 
       (.I0(opcode_2[2]),
        .I1(\state[2]_i_7_n_0 ),
        .I2(\write_output[1]_i_1_n_0 ),
        .I3(opcode_2[4]),
        .I4(opcode_2[1]),
        .I5(address_b_2[1]),
        .O(\program_counter[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    \program_counter[2]_i_1 
       (.I0(\program_counter[15]_i_3__0_n_0 ),
        .I1(\program_counter_reg[4]_i_2_n_6 ),
        .I2(\program_counter[2]_i_2__0_n_0 ),
        .I3(state[1]),
        .I4(state[0]),
        .I5(\program_counter[12]_i_4_n_0 ),
        .O(sel[2]));
  LUT6 #(
    .INIT(64'h0F0011110FFFFFFF)) 
    \program_counter[2]_i_2__0 
       (.I0(opcode_2[2]),
        .I1(\state[2]_i_7_n_0 ),
        .I2(\write_output[2]_i_1_n_0 ),
        .I3(opcode_2[4]),
        .I4(opcode_2[1]),
        .I5(address_b_2[2]),
        .O(\program_counter[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    \program_counter[3]_i_1 
       (.I0(\program_counter[15]_i_3__0_n_0 ),
        .I1(\program_counter_reg[4]_i_2_n_5 ),
        .I2(\program_counter[3]_i_2__0_n_0 ),
        .I3(state[1]),
        .I4(state[0]),
        .I5(\program_counter[12]_i_4_n_0 ),
        .O(sel[3]));
  LUT6 #(
    .INIT(64'h0F0011110FFFFFFF)) 
    \program_counter[3]_i_2__0 
       (.I0(opcode_2[2]),
        .I1(\state[2]_i_7_n_0 ),
        .I2(\write_output[3]_i_1_n_0 ),
        .I3(opcode_2[4]),
        .I4(opcode_2[1]),
        .I5(address_b_2[3]),
        .O(\program_counter[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    \program_counter[4]_i_1 
       (.I0(\program_counter[15]_i_3__0_n_0 ),
        .I1(\program_counter_reg[4]_i_2_n_4 ),
        .I2(\program_counter[4]_i_3__0_n_0 ),
        .I3(state[1]),
        .I4(state[0]),
        .I5(\program_counter[12]_i_4_n_0 ),
        .O(sel[4]));
  LUT6 #(
    .INIT(64'h0F0011110FFFFFFF)) 
    \program_counter[4]_i_3__0 
       (.I0(opcode_2[2]),
        .I1(\state[2]_i_7_n_0 ),
        .I2(\write_output[4]_i_1_n_0 ),
        .I3(opcode_2[4]),
        .I4(opcode_2[1]),
        .I5(literal_2[4]),
        .O(\program_counter[4]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    \program_counter[5]_i_1 
       (.I0(\program_counter[15]_i_3__0_n_0 ),
        .I1(\program_counter_reg[8]_i_2_n_7 ),
        .I2(\program_counter[5]_i_2__0_n_0 ),
        .I3(state[1]),
        .I4(state[0]),
        .I5(\program_counter[12]_i_4_n_0 ),
        .O(sel[5]));
  LUT6 #(
    .INIT(64'h0F0011110FFFFFFF)) 
    \program_counter[5]_i_2__0 
       (.I0(opcode_2[2]),
        .I1(\state[2]_i_7_n_0 ),
        .I2(\write_output[5]_i_1_n_0 ),
        .I3(opcode_2[4]),
        .I4(opcode_2[1]),
        .I5(literal_2[5]),
        .O(\program_counter[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    \program_counter[6]_i_1 
       (.I0(\program_counter[15]_i_3__0_n_0 ),
        .I1(\program_counter_reg[8]_i_2_n_6 ),
        .I2(\program_counter[6]_i_2__0_n_0 ),
        .I3(state[1]),
        .I4(state[0]),
        .I5(\program_counter[12]_i_4_n_0 ),
        .O(sel[6]));
  LUT6 #(
    .INIT(64'h0F0011110FFFFFFF)) 
    \program_counter[6]_i_2__0 
       (.I0(opcode_2[2]),
        .I1(\state[2]_i_7_n_0 ),
        .I2(\write_output[6]_i_1_n_0 ),
        .I3(opcode_2[4]),
        .I4(opcode_2[1]),
        .I5(literal_2[6]),
        .O(\program_counter[6]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    \program_counter[7]_i_1__0 
       (.I0(\program_counter[15]_i_3__0_n_0 ),
        .I1(\program_counter_reg[8]_i_2_n_5 ),
        .I2(\program_counter[7]_i_2__1_n_0 ),
        .I3(state[1]),
        .I4(state[0]),
        .I5(\program_counter[12]_i_4_n_0 ),
        .O(sel[7]));
  LUT6 #(
    .INIT(64'h0F0011110FFFFFFF)) 
    \program_counter[7]_i_2__1 
       (.I0(opcode_2[2]),
        .I1(\state[2]_i_7_n_0 ),
        .I2(\write_output[7]_i_1_n_0 ),
        .I3(opcode_2[4]),
        .I4(opcode_2[1]),
        .I5(literal_2[7]),
        .O(\program_counter[7]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    \program_counter[8]_i_1__0 
       (.I0(\program_counter[15]_i_3__0_n_0 ),
        .I1(\program_counter_reg[8]_i_2_n_4 ),
        .I2(\program_counter[8]_i_3__0_n_0 ),
        .I3(state[1]),
        .I4(state[0]),
        .I5(\program_counter[12]_i_4_n_0 ),
        .O(sel[8]));
  LUT6 #(
    .INIT(64'h0F0011110FFFFFFF)) 
    \program_counter[8]_i_3__0 
       (.I0(opcode_2[2]),
        .I1(\state[2]_i_7_n_0 ),
        .I2(\write_output[8]_i_1_n_0 ),
        .I3(opcode_2[4]),
        .I4(opcode_2[1]),
        .I5(literal_2[8]),
        .O(\program_counter[8]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    \program_counter[9]_i_1__0 
       (.I0(\program_counter[15]_i_3__0_n_0 ),
        .I1(\program_counter_reg[12]_i_2_n_7 ),
        .I2(\program_counter[9]_i_2__1_n_0 ),
        .I3(state[1]),
        .I4(state[0]),
        .I5(\program_counter[12]_i_4_n_0 ),
        .O(sel[9]));
  LUT6 #(
    .INIT(64'h0F0011110FFFFFFF)) 
    \program_counter[9]_i_2__1 
       (.I0(opcode_2[2]),
        .I1(\state[2]_i_7_n_0 ),
        .I2(\write_output[9]_i_1_n_0 ),
        .I3(opcode_2[4]),
        .I4(opcode_2[1]),
        .I5(literal_2[9]),
        .O(\program_counter[9]_i_2__1_n_0 ));
  FDRE \program_counter_1_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[0] ),
        .Q(program_counter_1[0]),
        .R(1'b0));
  FDRE \program_counter_1_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[10] ),
        .Q(program_counter_1[10]),
        .R(1'b0));
  FDRE \program_counter_1_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[11] ),
        .Q(program_counter_1[11]),
        .R(1'b0));
  FDRE \program_counter_1_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[12] ),
        .Q(program_counter_1[12]),
        .R(1'b0));
  FDRE \program_counter_1_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[13] ),
        .Q(program_counter_1[13]),
        .R(1'b0));
  FDRE \program_counter_1_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[14] ),
        .Q(program_counter_1[14]),
        .R(1'b0));
  FDRE \program_counter_1_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[15] ),
        .Q(program_counter_1[15]),
        .R(1'b0));
  FDRE \program_counter_1_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[1] ),
        .Q(program_counter_1[1]),
        .R(1'b0));
  FDRE \program_counter_1_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[2] ),
        .Q(program_counter_1[2]),
        .R(1'b0));
  FDRE \program_counter_1_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[3] ),
        .Q(program_counter_1[3]),
        .R(1'b0));
  FDRE \program_counter_1_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[4] ),
        .Q(program_counter_1[4]),
        .R(1'b0));
  FDRE \program_counter_1_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[5] ),
        .Q(program_counter_1[5]),
        .R(1'b0));
  FDRE \program_counter_1_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[6] ),
        .Q(program_counter_1[6]),
        .R(1'b0));
  FDRE \program_counter_1_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[7] ),
        .Q(program_counter_1[7]),
        .R(1'b0));
  FDRE \program_counter_1_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[8] ),
        .Q(program_counter_1[8]),
        .R(1'b0));
  FDRE \program_counter_1_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[9] ),
        .Q(program_counter_1[9]),
        .R(1'b0));
  FDRE \program_counter_2_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[0]),
        .Q(program_counter_2[0]),
        .R(1'b0));
  FDRE \program_counter_2_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[10]),
        .Q(program_counter_2[10]),
        .R(1'b0));
  FDRE \program_counter_2_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[11]),
        .Q(program_counter_2[11]),
        .R(1'b0));
  FDRE \program_counter_2_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[12]),
        .Q(program_counter_2[12]),
        .R(1'b0));
  FDRE \program_counter_2_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[13]),
        .Q(program_counter_2[13]),
        .R(1'b0));
  FDRE \program_counter_2_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[14]),
        .Q(program_counter_2[14]),
        .R(1'b0));
  FDRE \program_counter_2_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[15]),
        .Q(program_counter_2[15]),
        .R(1'b0));
  FDRE \program_counter_2_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[1]),
        .Q(program_counter_2[1]),
        .R(1'b0));
  FDRE \program_counter_2_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[2]),
        .Q(program_counter_2[2]),
        .R(1'b0));
  FDRE \program_counter_2_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[3]),
        .Q(program_counter_2[3]),
        .R(1'b0));
  FDRE \program_counter_2_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[4]),
        .Q(program_counter_2[4]),
        .R(1'b0));
  FDRE \program_counter_2_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[5]),
        .Q(program_counter_2[5]),
        .R(1'b0));
  FDRE \program_counter_2_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[6]),
        .Q(program_counter_2[6]),
        .R(1'b0));
  FDRE \program_counter_2_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[7]),
        .Q(program_counter_2[7]),
        .R(1'b0));
  FDRE \program_counter_2_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[8]),
        .Q(program_counter_2[8]),
        .R(1'b0));
  FDRE \program_counter_2_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[9]),
        .Q(program_counter_2[9]),
        .R(1'b0));
  FDRE \program_counter_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(sel[0]),
        .Q(\program_counter_reg_n_0_[0] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(sel[10]),
        .Q(\program_counter_reg_n_0_[10] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(sel[11]),
        .Q(\program_counter_reg_n_0_[11] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(sel[12]),
        .Q(\program_counter_reg_n_0_[12] ),
        .R(INTERNAL_RST_reg));
  CARRY4 \program_counter_reg[12]_i_2 
       (.CI(\program_counter_reg[8]_i_2_n_0 ),
        .CO({\program_counter_reg[12]_i_2_n_0 ,\NLW_program_counter_reg[12]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\program_counter_reg[12]_i_2_n_4 ,\program_counter_reg[12]_i_2_n_5 ,\program_counter_reg[12]_i_2_n_6 ,\program_counter_reg[12]_i_2_n_7 }),
        .S({\program_counter_reg_n_0_[12] ,\program_counter_reg_n_0_[11] ,\program_counter_reg_n_0_[10] ,\program_counter_reg_n_0_[9] }));
  FDRE \program_counter_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(sel[13]),
        .Q(\program_counter_reg_n_0_[13] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(sel[14]),
        .Q(\program_counter_reg_n_0_[14] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(sel[15]),
        .Q(\program_counter_reg_n_0_[15] ),
        .R(INTERNAL_RST_reg));
  CARRY4 \program_counter_reg[15]_i_4 
       (.CI(\program_counter_reg[12]_i_2_n_0 ),
        .CO(\NLW_program_counter_reg[15]_i_4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_program_counter_reg[15]_i_4_O_UNCONNECTED [3],\program_counter_reg[15]_i_4_n_5 ,\program_counter_reg[15]_i_4_n_6 ,\program_counter_reg[15]_i_4_n_7 }),
        .S({1'b0,\program_counter_reg_n_0_[15] ,\program_counter_reg_n_0_[14] ,\program_counter_reg_n_0_[13] }));
  FDRE \program_counter_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(sel[1]),
        .Q(\program_counter_reg_n_0_[1] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(sel[2]),
        .Q(\program_counter_reg_n_0_[2] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(sel[3]),
        .Q(\program_counter_reg_n_0_[3] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(sel[4]),
        .Q(\program_counter_reg_n_0_[4] ),
        .R(INTERNAL_RST_reg));
  CARRY4 \program_counter_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\program_counter_reg[4]_i_2_n_0 ,\NLW_program_counter_reg[4]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\program_counter_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\program_counter_reg[4]_i_2_n_4 ,\program_counter_reg[4]_i_2_n_5 ,\program_counter_reg[4]_i_2_n_6 ,\program_counter_reg[4]_i_2_n_7 }),
        .S({\program_counter_reg_n_0_[4] ,\program_counter_reg_n_0_[3] ,\program_counter_reg_n_0_[2] ,\program_counter_reg_n_0_[1] }));
  FDRE \program_counter_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(sel[5]),
        .Q(\program_counter_reg_n_0_[5] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(sel[6]),
        .Q(\program_counter_reg_n_0_[6] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(sel[7]),
        .Q(\program_counter_reg_n_0_[7] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(sel[8]),
        .Q(\program_counter_reg_n_0_[8] ),
        .R(INTERNAL_RST_reg));
  CARRY4 \program_counter_reg[8]_i_2 
       (.CI(\program_counter_reg[4]_i_2_n_0 ),
        .CO({\program_counter_reg[8]_i_2_n_0 ,\NLW_program_counter_reg[8]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\program_counter_reg[8]_i_2_n_4 ,\program_counter_reg[8]_i_2_n_5 ,\program_counter_reg[8]_i_2_n_6 ,\program_counter_reg[8]_i_2_n_7 }),
        .S({\program_counter_reg_n_0_[8] ,\program_counter_reg_n_0_[7] ,\program_counter_reg_n_0_[6] ,\program_counter_reg_n_0_[5] }));
  FDRE \program_counter_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(sel[9]),
        .Q(\program_counter_reg_n_0_[9] ),
        .R(INTERNAL_RST_reg));
  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* POWER_OPTED_CE = "REGCEAREGCE=AUG" *) 
  (* RTL_RAM_BITS = "237568" *) 
  (* RTL_RAM_NAME = "program_counter" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hF8428328208128058F78E08D28C58BF8A989088487386585E84E83F823811000),
    .INIT_01(256'hA089A88187E86185E84883682181E8028F98E18D08CF8B48A089288587386785),
    .INIT_02(256'h8048F08E58DD8CF8B38AC89588787086A85D84A83D8208108038F28D08C48B18),
    .INIT_03(256'h085084E83282D8138008F98E88D38C08B38A989C88487186085584883482081F),
    .INIT_04(256'h83C82E81C80D8F48E88DC8A0890880C01008F68E58D08CA8B18AF89D88587486),
    .INIT_05(256'h088087E86285D8438308298188038FE8E58DC8C48B98A489C88E874861855848),
    .INIT_06(256'hE88DF8CC8BE8A589C88487986485F84C83F82D8158048F08E38D98CC8B48A189),
    .INIT_07(256'h83282D8138008F98E88D38CE8B18A889C88E87986485F84283C82E8148018F58),
    .INIT_08(256'h788E87086C85E84183882F81C80F8FD8E58D48C08B38A989C88487186085084E),
    .INIT_09(256'hE28DD8C38B08A989888387086585884483082F8148008F58ED8DF8C38BC8A589),
    .INIT_0A(256'h83E82081C80E8F08EF8DC8C18BF8AD89588487086385984C8348218108008FE8),
    .INIT_0B(256'h088087086085084083082081A8038F58E48D18C48B38A0898883874869857843),
    .INIT_0C(256'hE38D58C48B18A489388087E86F85484483582281E8008FC8EE8D08CF8BC8A089),
    .INIT_0D(256'h83082E81980C8F98EE8DD8C28BF8A689C88E87086F85C8408308208108008FA8),
    .INIT_0E(256'hD88187E86085284883F82281B8038F58E88D38C28BD8A5890889874860854845),
    .INIT_0F(256'hE58DC8CE8B28A189288D87586585C8418368208128018F48E58DC8C28BD8A589),
    .INIT_10(256'h8398248108048F58E08DE8C98BC8A989E88487586085E84983F82C8108008F48),
    .INIT_11(256'h588C87286D85584D83182E8108028F88EF8D28CB8B38A589888387286D855840),
    .INIT_12(256'hEF8DC8C18B08A489588C87E86285284283D82581580C8F18E68D08C28B28A489),
    .INIT_13(256'h83382281D8058F08E98D48C08B48A589088E87986C85984E83482581080E8F98),
    .INIT_14(256'h688087286385484583C82281D8058FD8E18DE8C08B28A889F88287B863855848),
    .INIT_15(256'hE48D58C08BE8A989F88C87286085484583C82E8128038F28ED8D58C58BC8A189),
    .INIT_16(256'h83282B8138058F88E38D28CD8B58A089988487086485584083E82981C8098FE8),
    .INIT_17(256'hD88587586C8518468308228148048F58EC8D28CD8B58AD89188E87086285884F),
    .INIT_18(256'hEE8D98CC8B98AE89488587086E85984F83C8238108048F58EC8DE8C28B48A289),
    .INIT_19(256'h83E8208128088FF8E28DB8C38B58A889388287D8658508498348208148058F08),
    .INIT_1A(256'hC88E87286585284D83582581C8018F68E08D28C48B48A589C88287D86585D841),
    .INIT_1B(256'hE48D08C48B58A089E88987C86985E84483582081E8098FF8EC8D48C08B48A589),
    .INIT_1C(256'h83282D81580D8F18EE8D08C28B88AF89288B87386585884383282D8158008F98),
    .INIT_1D(256'hC88587086485584C83E8228168028FD8E58D58CC8B18A689088287486485584C),
    .INIT_1E(256'hE28DD8C58B08A989488087486585084E83982C81980E8F48E58D08CE8B98AF89),
    .INIT_1F(256'h8328248148058FC8E28DD8C58BD8A189E88087286885F84283B8238158088F38),
    .INIT_20(256'h588087E86985F84C8368208148058FC8EE8D28C78B28AD89588587C861856840),
    .INIT_21(256'hEB8D38C58B88A389288D8758608598448308248158008FE8E98DC8C98BE8A489),
    .INIT_22(256'h83582C8118068F08E28D48C48B58AC89288D87586D85184E83082281880F8F28),
    .INIT_23(256'h288C87986E85484583082E81980F8FC8E78D08C48B58AC89E88287886285D845),
    .INIT_24(256'hE68D08C28B48A989288D87586385284D8358208198048F08EE8DF8C48B48A589),
    .INIT_25(256'h8308258148018F48E08D58CE8B28A489988D87286585384283D82581580C8F18),
    .INIT_26(256'h088C87E86D85284F83682F81C80E8FE8EF8D48C48B58A289F88C87386485584C),
    .INIT_27(256'hEA8D38C08B48A489888287D86685584283882081180C8F08E38D98C88B48AE89),
    .INIT_28(256'h83F82A81E80F8F38E78D18C48BF8AD89F88387E86285584883482981780F8FF8),
    .INIT_29(256'hC88487386585A84F83282081E8028FF8ED8D58C48BD8A389088987886385F84E),
    .INIT_2A(256'hE08D18CC8B08A989288087486585284583782F8108008F38E98D08CE8B18AF89),
    .INIT_2B(256'h8398288138048FE8E18D98C08BF8AF89A88087486485884283D8268158028F88),
    .INIT_2C(256'hE88E87186F85C84083E82281D8038F08E98D88C38BE8A289788287F86E853840),
    .INIT_2D(256'h8200F8C08BE8AC89D88487886F85C84E83982481F8028FF8EC8DE8C08BF8AC89),
    .INIT_2E(256'h0019A0F0001800181082080000100F0FF100182171600F0FF10018817168D000),
    .INIT_2F(256'h8318A0F00718F0F82A0F0021811800280F020F00218318A0FA0F00718818F870),
    .INIT_30(256'h11831858A0F0020F0183187181A0F0011820F82A0F0021811800280F020F0021),
    .INIT_31(256'h518318F8A0F0020F418318F8A0F0020F31831808A0F0020F21831848A0F0020F),
    .INIT_32(256'hF8A08C0E0F0FCC00180021800B18018317168B50A0F0020F51831808A0F0020F),
    .INIT_33(256'h00B182183171618F08AA0F00A1810A0F0E0F0FCC001800C1800B181183171618),
    .INIT_34(256'h0F0FCC001800C1800B183183171618F18AA0F00A1821A0F0E0F0FCC001800C18),
    .INIT_35(256'hA0F00A1883A0F0E0F0FCC001800C1800B184183171618F28AA0F00A1842A0F0E),
    .INIT_36(256'h86183171618F48AA0F00A1804A0F0E0F0FCC001800C1800B185183171618F38A),
    .INIT_37(256'hCC001800C1800B187183171618F58AA0F00A1805A0F0E0F0FCC001800C1800B1),
    .INIT_38(256'h0A1807A0F0E0F0FCC001800C1800B188183171618F68AA0F00A1806A0F0E0F0F),
    .INIT_39(256'h2A0F002182820E0F0FCC0018418018A18D1716880000C080F00A1800F78AA0F0),
    .INIT_3A(256'h800F82A0F0021811800280F020F00218D181C80F020F00218D180CA0F0081808),
    .INIT_3B(256'h081800F82A0F0021811800280F020F00218D181980F020F00218D1809A0F0081),
    .INIT_3C(256'h0F0081800F82A0F0021811800280F020F00218D181680F020F00218D1806A0F0),
    .INIT_3D(256'h00A0F0081880F82A0F0021811800280F020F00218D181380F020F00218D1803A),
    .INIT_3E(256'hD180DA0F0081840F82A0F0021811800280F020F00218D181080F020F00218D18),
    .INIT_3F(256'h218D180AA0F0081820F82A0F0021811800280F020F00218D181D80F020F00218),
    .INIT_40(256'hF00218D1807A0F0081810F82A0F0021811800280F020F00218D181A80F020F00),
    .INIT_41(256'h0E0F0FCC0018418A0F00218118A18D1716890000E80F020F00218D181780F020),
    .INIT_42(256'h1811800280F020F00218D181880F020F00218D1808A0F00918182A0F00218282),
    .INIT_43(256'h0021811800280F020F00218D181580F020F00218D1805A0F0091820F82A0F002),
    .INIT_44(256'hA0F0021811800280F020F00218D181280F020F00218D1802A0F0091840F82A0F),
    .INIT_45(256'hD00F0FFD0018D171680F020F00218D181F80F020F00218D180FA0F0091880F82),
    .INIT_46(256'h0F70020F0001800E800100000F0FEC00180021800F17160000500F0F0C001716),
    .INIT_47(256'h50020F0001800C8000E10000980F80A0F00018118000080F0020F0001800E180),
    .INIT_48(256'hA0F0001811800020008E0002A0F0020F0001800C1800D30008EF3A0F0001800F),
    .INIT_49(256'h5A84D83B82F8108008F08E28D08C18BE8A189F880874864858C0008EF2760F80),
    .INIT_4A(256'h8A189A88987186085184383082481380F8F08E58D88C48B08AA8958848718648),
    .INIT_4B(256'h98F88E38D08CA8B28A589688287586385A84D8338218108028F08E08D08CA8B6),
    .INIT_4C(256'h5484D83482E8158048FE8EF8D38CA8BD8A089E88087F86285584783D82381080),
    .INIT_4D(256'h8A589488E87F86385A84D83C82D8148088FF8E48D88C58B48A089A8858708698),
    .INIT_4E(256'h0011811800180020F0011800F81086085084A83882481780E8F58EC8DD8C48BE),
    .INIT_4F(256'hF00118982A0F000185DED0F80A0F00018118000C0020F0001858007A90F81A0F),
    .INIT_50(256'h0020A0F00118730F82A0F002181180023A0F00118360F82A0F002181180026A0),
    .INIT_51(256'hFF80018001171600F0FF100185171600F0FF10018002171600F82A0F00218118),
    .INIT_52(256'h2A0F002186DA0F0021868408308200100F0F0800171600F0FF100183171600F0),
    .INIT_53(256'h11800300F0FF700180020F0031800F1716FA0F61800484000F0FF10018617168),
    .INIT_54(256'h0F0FF100180021716CFE00F0F0800171640F84A0F004181180040F83A0F00318),
    .INIT_55(256'h040F83A0F0031811800300F0FF700180020F0031800F17161A0F002180048400),
    .INIT_56(256'h20F0001800F8001000080F00F1800B000000F0F0800171640F84A0F004181180),
    .INIT_57(256'h800F171600005430F80A0F0001811800000F0FF700180020F0001800F1716200),
    .INIT_58(256'hF10018000171680A0F00018A0F00F18F811580A0F00F188810D00100F0FF8001),
    .INIT_59(256'h004181180043A0F00F1808508408308208108006000080F00F18002000000F0F),
    .INIT_5A(256'h188D85100F0FF70018A0F0180041716DA0F00418005B548FA0F00F1800F84A0F),
    .INIT_5B(256'hA0F0180031716FA0F00318005D768FA0F00F1880F83A0F003181180035A0F00F),
    .INIT_5C(256'h0218005F988FA0F00F1840F82A0F002181180027A0F00F184F85100F0FF70018),
    .INIT_5D(256'h18A0F81A0F001181180019A0F00F18A185100F0FF70018A0F01800217161A0F0),
    .INIT_5E(256'h000BA0F00F181385100F0FF70018A0F01800117163A0F001180051BA8FA0F00F),
    .INIT_5F(256'hF001180000000F0FF70018A0F01800017163DC8FA0F00F1810F80A0F00018118),
    .INIT_60(256'hC48B08A489088187E86185F840834824818F000811600F0FF1001800017166A0),
    .INIT_61(256'h8158088F48E08DA8C58B48A189488A87D86485E84583F8268108048FF8EE8D08),
    .INIT_62(256'hD8638518408328208108008FA8E68D18CA8B98A189088187386085484383F820),
    .INIT_63(256'hCE8B08AF89288587786D8538408398288138008FA8E28D58C68B28A589388A87),
    .INIT_64(256'h8148088F58E48D08CA8B58A089988487D86485E84583482E81F8038FA8ED8D08),
    .INIT_65(256'hA86885484783E82581C80D8F48EE8D58C48BE8AF89388A87D86C85D84483882F),
    .INIT_66(256'h01716ABA0F80A0F0001811800090020F0001818008E08DA8CD8BA8AD89088087),
    .INIT_67(256'hFFFFFFFFFFFFFFFFFFF00000F0F0800171600F0FF100181171600F0FF1001800),
    .INIT_68(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_69(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_70(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_71(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_72(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_73(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_74(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_75(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_76(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_77(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_78(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_79(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    program_counter_reg_rep_0
       (.ADDRARDADDR({1'b1,program_counter_reg_rep_0_i_2_n_0,program_counter_reg_rep_0_i_3_n_0,program_counter_reg_rep_0_i_4_n_0,program_counter_reg_rep_0_i_5_n_0,program_counter_reg_rep_0_i_6_n_0,program_counter_reg_rep_0_i_7_n_0,program_counter_reg_rep_0_i_8_n_0,program_counter_reg_rep_0_i_9_n_0,program_counter_reg_rep_0_i_10_n_0,program_counter_reg_rep_0_i_11_n_0,program_counter_reg_rep_0_i_12_n_0,program_counter_reg_rep_0_i_13_n_0,program_counter_reg_rep_0_i_14_n_0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_program_counter_reg_rep_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_program_counter_reg_rep_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_program_counter_reg_rep_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_program_counter_reg_rep_0_DOADO_UNCONNECTED[31:4],program_counter_reg_rep_0_n_32,program_counter_reg_rep_0_n_33,program_counter_reg_rep_0_n_34,program_counter_reg_rep_0_n_35}),
        .DOBDO(NLW_program_counter_reg_rep_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_program_counter_reg_rep_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_program_counter_reg_rep_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_program_counter_reg_rep_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(program_counter_reg_rep_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_program_counter_reg_rep_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_program_counter_reg_rep_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_program_counter_reg_rep_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(program_counter_reg_rep_0_REGCEAREGCE_cooolgate_en_sig_25),
        .REGCEB(NLW_program_counter_reg_rep_0_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_program_counter_reg_rep_0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h20)) 
    program_counter_reg_rep_0_REGCEAREGCE_cooolgate_en_gate_49
       (.I0(instruction0),
        .I1(INTERNAL_RST_reg),
        .I2(instruction0),
        .O(program_counter_reg_rep_0_REGCEAREGCE_cooolgate_en_sig_25));
  LUT4 #(
    .INIT(16'hAFAE)) 
    program_counter_reg_rep_0_i_1
       (.I0(INTERNAL_RST_reg),
        .I1(state[0]),
        .I2(state[2]),
        .I3(state[1]),
        .O(program_counter_reg_rep_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h000000000808FF08)) 
    program_counter_reg_rep_0_i_10
       (.I0(\program_counter[12]_i_4_n_0 ),
        .I1(program_counter_reg_rep_0_i_15_n_0),
        .I2(\program_counter[4]_i_3__0_n_0 ),
        .I3(\program_counter_reg[4]_i_2_n_4 ),
        .I4(\program_counter[15]_i_3__0_n_0 ),
        .I5(INTERNAL_RST_reg),
        .O(program_counter_reg_rep_0_i_10_n_0));
  LUT6 #(
    .INIT(64'h000000000808FF08)) 
    program_counter_reg_rep_0_i_11
       (.I0(\program_counter[12]_i_4_n_0 ),
        .I1(program_counter_reg_rep_0_i_15_n_0),
        .I2(\program_counter[3]_i_2__0_n_0 ),
        .I3(\program_counter_reg[4]_i_2_n_5 ),
        .I4(\program_counter[15]_i_3__0_n_0 ),
        .I5(INTERNAL_RST_reg),
        .O(program_counter_reg_rep_0_i_11_n_0));
  LUT6 #(
    .INIT(64'h000000000808FF08)) 
    program_counter_reg_rep_0_i_12
       (.I0(\program_counter[12]_i_4_n_0 ),
        .I1(program_counter_reg_rep_0_i_15_n_0),
        .I2(\program_counter[2]_i_2__0_n_0 ),
        .I3(\program_counter_reg[4]_i_2_n_6 ),
        .I4(\program_counter[15]_i_3__0_n_0 ),
        .I5(INTERNAL_RST_reg),
        .O(program_counter_reg_rep_0_i_12_n_0));
  LUT6 #(
    .INIT(64'h000000000808FF08)) 
    program_counter_reg_rep_0_i_13
       (.I0(\program_counter[12]_i_4_n_0 ),
        .I1(program_counter_reg_rep_0_i_15_n_0),
        .I2(\program_counter[1]_i_2__0_n_0 ),
        .I3(\program_counter_reg[4]_i_2_n_7 ),
        .I4(\program_counter[15]_i_3__0_n_0 ),
        .I5(INTERNAL_RST_reg),
        .O(program_counter_reg_rep_0_i_13_n_0));
  LUT6 #(
    .INIT(64'h00000000080808FF)) 
    program_counter_reg_rep_0_i_14
       (.I0(\program_counter[12]_i_4_n_0 ),
        .I1(program_counter_reg_rep_0_i_15_n_0),
        .I2(\program_counter[0]_i_2__0_n_0 ),
        .I3(\program_counter_reg_n_0_[0] ),
        .I4(\program_counter[15]_i_3__0_n_0 ),
        .I5(INTERNAL_RST_reg),
        .O(program_counter_reg_rep_0_i_14_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    program_counter_reg_rep_0_i_15
       (.I0(state[0]),
        .I1(state[1]),
        .O(program_counter_reg_rep_0_i_15_n_0));
  LUT6 #(
    .INIT(64'h000000000808FF08)) 
    program_counter_reg_rep_0_i_2
       (.I0(\program_counter[12]_i_4_n_0 ),
        .I1(program_counter_reg_rep_0_i_15_n_0),
        .I2(\program_counter[12]_i_3__0_n_0 ),
        .I3(\program_counter_reg[12]_i_2_n_4 ),
        .I4(\program_counter[15]_i_3__0_n_0 ),
        .I5(INTERNAL_RST_reg),
        .O(program_counter_reg_rep_0_i_2_n_0));
  LUT6 #(
    .INIT(64'h000000000808FF08)) 
    program_counter_reg_rep_0_i_3
       (.I0(\program_counter[12]_i_4_n_0 ),
        .I1(program_counter_reg_rep_0_i_15_n_0),
        .I2(\program_counter[11]_i_2__1_n_0 ),
        .I3(\program_counter_reg[12]_i_2_n_5 ),
        .I4(\program_counter[15]_i_3__0_n_0 ),
        .I5(INTERNAL_RST_reg),
        .O(program_counter_reg_rep_0_i_3_n_0));
  LUT6 #(
    .INIT(64'h000000000808FF08)) 
    program_counter_reg_rep_0_i_4
       (.I0(\program_counter[12]_i_4_n_0 ),
        .I1(program_counter_reg_rep_0_i_15_n_0),
        .I2(\program_counter[10]_i_2__1_n_0 ),
        .I3(\program_counter_reg[12]_i_2_n_6 ),
        .I4(\program_counter[15]_i_3__0_n_0 ),
        .I5(INTERNAL_RST_reg),
        .O(program_counter_reg_rep_0_i_4_n_0));
  LUT6 #(
    .INIT(64'h000000000808FF08)) 
    program_counter_reg_rep_0_i_5
       (.I0(\program_counter[12]_i_4_n_0 ),
        .I1(program_counter_reg_rep_0_i_15_n_0),
        .I2(\program_counter[9]_i_2__1_n_0 ),
        .I3(\program_counter_reg[12]_i_2_n_7 ),
        .I4(\program_counter[15]_i_3__0_n_0 ),
        .I5(INTERNAL_RST_reg),
        .O(program_counter_reg_rep_0_i_5_n_0));
  LUT6 #(
    .INIT(64'h000000000808FF08)) 
    program_counter_reg_rep_0_i_6
       (.I0(\program_counter[12]_i_4_n_0 ),
        .I1(program_counter_reg_rep_0_i_15_n_0),
        .I2(\program_counter[8]_i_3__0_n_0 ),
        .I3(\program_counter_reg[8]_i_2_n_4 ),
        .I4(\program_counter[15]_i_3__0_n_0 ),
        .I5(INTERNAL_RST_reg),
        .O(program_counter_reg_rep_0_i_6_n_0));
  LUT6 #(
    .INIT(64'h000000000808FF08)) 
    program_counter_reg_rep_0_i_7
       (.I0(\program_counter[12]_i_4_n_0 ),
        .I1(program_counter_reg_rep_0_i_15_n_0),
        .I2(\program_counter[7]_i_2__1_n_0 ),
        .I3(\program_counter_reg[8]_i_2_n_5 ),
        .I4(\program_counter[15]_i_3__0_n_0 ),
        .I5(INTERNAL_RST_reg),
        .O(program_counter_reg_rep_0_i_7_n_0));
  LUT6 #(
    .INIT(64'h000000000808FF08)) 
    program_counter_reg_rep_0_i_8
       (.I0(\program_counter[12]_i_4_n_0 ),
        .I1(program_counter_reg_rep_0_i_15_n_0),
        .I2(\program_counter[6]_i_2__0_n_0 ),
        .I3(\program_counter_reg[8]_i_2_n_6 ),
        .I4(\program_counter[15]_i_3__0_n_0 ),
        .I5(INTERNAL_RST_reg),
        .O(program_counter_reg_rep_0_i_8_n_0));
  LUT6 #(
    .INIT(64'h000000000808FF08)) 
    program_counter_reg_rep_0_i_9
       (.I0(\program_counter[12]_i_4_n_0 ),
        .I1(program_counter_reg_rep_0_i_15_n_0),
        .I2(\program_counter[5]_i_2__0_n_0 ),
        .I3(\program_counter_reg[8]_i_2_n_7 ),
        .I4(\program_counter[15]_i_3__0_n_0 ),
        .I5(INTERNAL_RST_reg),
        .O(program_counter_reg_rep_0_i_9_n_0));
  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* POWER_OPTED_CE = "REGCEAREGCE=AUG" *) 
  (* RTL_RAM_BITS = "237568" *) 
  (* RTL_RAM_NAME = "program_counter" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h6017016012016016007002007007006007002007006006006006006004000600),
    .INIT_01(256'h2002002302202302202302302302202301301301201601701201701601701701),
    .INIT_02(256'h0470320360360360360360360350300300300300300300300300200200200200),
    .INIT_03(256'h2053052053052057057046046044042047047046047044042046046047042046),
    .INIT_04(256'h0C30C30C60C60B70B60B30B00B00B07020005005005005005205605605605605),
    .INIT_05(256'h20D30D20D30D20D70D70D60D60D40C30C60C60C70C60C70C30C30C60C60C60C6),
    .INIT_06(256'hE60E20E30E30E60E60E70E60E70E20E30E60E60E60E40D20D50D50D40D50D40D),
    .INIT_07(256'h0030020070070F60F60F40F30F30F60F30F30F70F60F60F60F30F30F60F60E60),
    .INIT_08(256'h5013017013013013016012013016006006004002005005004005004002003002),
    .INIT_09(256'h2302202702702602602402202602602702202602702201601601601601601601),
    .INIT_0A(256'h0430470430430370320330320360360360340320350350340350340320330220),
    .INIT_0B(256'h3053053053053053053052053057047047046047045042046046047046047045),
    .INIT_0C(256'h6706706706606706506206606606706706706406306705305305705205305305),
    .INIT_0D(256'h0870860860830700730760770760760730730770720730730730730730720630),
    .INIT_0E(256'h6096096092092097096096096096086086086082083086087087087082087087),
    .INIT_0F(256'hA60A60A30A20A40A20A30A60A70A60A60A70A20A20A309609609609209309609),
    .INIT_10(256'h0C70C70C20C70B70B70B60B60B30B00B30B70B70B70B60B60B20B30B30B20A60),
    .INIT_11(256'h60D60D20D30D60D60D60D60D20D20C70C60C60C60C60C60C60C60C20C30C60C7),
    .INIT_12(256'hE20E30E30E20E60E60E60E30E20E40E20E30E60E70E60D60D70D20D20D30D60D),
    .INIT_13(256'h0060020030060F70F70F70F20F70F70F70F60F60F30F00F30F70F70F70F60E60),
    .INIT_14(256'h7012012013016016016012013016006006006002002007006006006006006006),
    .INIT_15(256'h2702702702602602202302302202602602602302202401201301601701601601),
    .INIT_16(256'h0460460460460360360320330360370370370320370370370360360330300230),
    .INIT_17(256'h3056057056056057052052053056046046042043046046046046042042047046),
    .INIT_18(256'h6606606306006306706706706606606206306306206605605605305205405205),
    .INIT_19(256'h0860820820870760760760760760760760720730760770770770720770770670),
    .INIT_1A(256'h6093092094092093096097096096087082082083086086086082083086086086),
    .INIT_1B(256'hA70A20A70A70A70A60A60A30A00A30A70A70A70A60A609209309309209609609),
    .INIT_1C(256'h0C20C30C60C60B60B60B20B20B70B60B60B60B60B60B60B60B20B30B60B70A70),
    .INIT_1D(256'h30D30D20D60D60D60D30D20D40D20C30C60C70C60C60C70C20C20C30C60C60C6),
    .INIT_1E(256'hE20E30E60E70E70E70E20E70E70E70E60E60E30E00E30D70D70D70D60D60D20D),
    .INIT_1F(256'h0020030060060F60F20F30F60F60F60F60F20F20F70F60F60F60F60F60F60E60),
    .INIT_20(256'h7017016016012013013012016016006003002004002003006007006006007002),
    .INIT_21(256'h2602602602602602202302602702702702202702702701601601301001301701),
    .INIT_22(256'h0470460460470320320330360360360320330360360360360320320370360260),
    .INIT_23(256'h6053050053057057057056056052043043042046046046043042044042043046),
    .INIT_24(256'h6706206206706606606606706706206306606706706705205605605705705705),
    .INIT_25(256'h0820860870860760770750730720770760760760770750720730760770760660),
    .INIT_26(256'h7093093096097096096092093093086086087087087086082083087084084084),
    .INIT_27(256'hA30A70A70A70A70A60A20A30A60A60A70A60A20A60A309209709609609509309),
    .INIT_28(256'h0C60C60C60C60B70B70B60B60B20B60B60B60B20B60B70B60B70B60B60B20A20),
    .INIT_29(256'h30D70D60D60D60D60D70D70D30D20C60C60C60C40C20C70C70C60C60C40C20C6),
    .INIT_2A(256'hE20E60E30E20E70E60E20E60E60E70E60E70E60E70E20D70D60D20D30D60D20D),
    .INIT_2B(256'h0060060060060F60F60F70F70F20F20F30F70F70F70F60F20F30F60F60F70E60),
    .INIT_2C(256'h2013016012013013012013012017007006006004003002006007006002007007),
    .INIT_2D(256'h0300202002302602602702602202302302702602602601201301301701201301),
    .INIT_2E(256'h003200F0000000000000000000300F0FF900000000000F0FF900003000002003),
    .INIT_2F(256'h000000F00B00F0F0000F0000000000000F000F0000000000F00F00B00000F0B0),
    .INIT_30(256'h0000004400F0000F0000004B0000F0000000F0000F0000000000000F000F0000),
    .INIT_31(256'h0000003900F0000F0000002700F0000F0000002600F0000F0000005500F0000F),
    .INIT_32(256'hF0B00B020F0FFE00000000000B00200000000B0800F0000F0000002900F0000F),
    .INIT_33(256'h00B004000000000FF0B00F00B000F00F020F0FFE000000B0000B004000000000),
    .INIT_34(256'h0F0FFE000000B0000B004000000000F20B00F00B000200F020F0FFE000000B00),
    .INIT_35(256'h00F00B000800F020F0FFE000000B0000B004000000000F50B00F00B000500F02),
    .INIT_36(256'h04000000000FB0B00F00B001B00F020F0FFE000000B0000B004000000000F80B),
    .INIT_37(256'hFE000000B0000B004000000000FE0B00F00B002E00F020F0FFE000000B0000B0),
    .INIT_38(256'h0B008400F020F0FFE000000B0000B004000000000F10B00F00B004100F020F0F),
    .INIT_39(256'h000F00000000020F0FFE0000B00000300B00000B00002000F00B0000540B00F0),
    .INIT_3A(256'h040F0000F0000000000000F000F00000B003A00F000F00000B003900F00B0080),
    .INIT_3B(256'h0B0020F0000F0000000000000F000F00000B003E00F000F00000B003D00F00B0),
    .INIT_3C(256'h0F00B0010F0000F0000000000000F000F00000B003200F000F00000B003100F0),
    .INIT_3D(256'h3900F00B0000F0000F0000000000000F000F00000B003600F000F00000B00350),
    .INIT_3E(256'hB003C00F00B0000F0000F0000000000000F000F00000B003A00F000F00000B00),
    .INIT_3F(256'h000B003000F00B0000F0000F0000000000000F000F00000B003D00F000F00000),
    .INIT_40(256'hF00000B003400F00B0000F0000F0000000000000F000F00000B003100F000F00),
    .INIT_41(256'h020F0FFE0000B0000F00000000300B00000B0000500F000F00000B003500F000),
    .INIT_42(256'h0000000000F000F00000B003B00F000F00000B003A00F00B0000000F00000000),
    .INIT_43(256'h0000000000000F000F00000B003F00F000F00000B003E00F00B0000F0000F000),
    .INIT_44(256'h00F0000000000000F000F00000B003300F000F00000B003200F00B0000F0000F),
    .INIT_45(256'h800F0FF40000B000000F000F00000B003600F000F00000B003500F00B0000F00),
    .INIT_46(256'h0FE0000F0000000F000000000F0FFA00000030000F00000000A00F0F01000000),
    .INIT_47(256'h40000F0000000F0000F0000BEE0F0000F00000000000000F0000F0000000F000),
    .INIT_48(256'h00F00000000000300002000300F0000F0000000F0000F100002F100F0000000F),
    .INIT_49(256'h10010014014012013003003002003002003002005005005004700002FF440F00),
    .INIT_4A(256'h0230230230230220230230220270260240120170160150120130160170160140),
    .INIT_4B(256'h6036036032033037036037037036035030030033033033033022023023023023),
    .INIT_4C(256'h5505205705605605704604604404004004304204304204604604704204704704),
    .INIT_4D(256'h0660670660660640600600660660670660520570570560570520530560570570),
    .INIT_4E(256'h00000000000C0000F0000000F000070072073076077076076066064062067066),
    .INIT_4F(256'hF0000000000F000000CEE0F0000F00000000000E0000F000000000ACC0F0000F),
    .INIT_50(256'h000500F00000E30F0000F00000000000300F00000610F0000F00000000000100),
    .INIT_51(256'hFF50000000000000F0FFB00000000000F0FFA0000000000050F0000F00000000),
    .INIT_52(256'h000F000001200F0000010000000000000F0F0F00000000F0FFB00003000000F0),
    .INIT_53(256'h00000000F0FFF00000000F0000000F0000100F10000000000F0FFA0000100000),
    .INIT_54(256'h0F0FFA00000000000A2200F0F0F000000D0F0000F000000000000F0000F00000),
    .INIT_55(256'h000F0000F0000000000000F0FFF00000000F0000000F0000900F000000000000),
    .INIT_56(256'h00F0000000F0000000000F00F00002000000F0F0F00000040F0000F000000000),
    .INIT_57(256'h000F00000000BFF0F0000F0000000000000F0FFF00000000F0000000F0000F00),
    .INIT_58(256'hFA000000000000000F0000000F00F00F00040000F00F000000100000F0FF4000),
    .INIT_59(256'h00000000000900F00F0010000000000000000000000000F00F00003000000F0F),
    .INIT_5A(256'h00EB00000F0FFF000000F3000000000B00F000000006990F00F00F0010F0000F),
    .INIT_5B(256'h00F3000000000000F00000000BEE0F00F00F00E0F0000F00000000000E00F00F),
    .INIT_5C(256'h00000000330F00F00F0060F0000F00000000000300F00F006000000F0FFF0000),
    .INIT_5D(256'h0000F0000F00000000000800F00F000600000F0FFF000000F3000000000600F0),
    .INIT_5E(256'h000D00F00F000B00000F0FFF000000F3000000000B00F000000006880F00F00F),
    .INIT_5F(256'hF000000000000F0FFF000000F3000000000BDD0F00F00F0000F0000F00000000),
    .INIT_60(256'h030030030020030020030020050050050047000000100F0FFA00000000000100),
    .INIT_61(256'h0270260150120130160170160140100100160160170160140120170060040020),
    .INIT_62(256'h0033033033033032033033023023023023023023022023023022027026024022),
    .INIT_63(256'h4204304204604604704204704704604604604203303703603703703603503003),
    .INIT_64(256'h0670670560570520530560570570550520570560560570560560540400400430),
    .INIT_65(256'h3076077076076076074072067066066067066066064060060066066067066062),
    .INIT_66(256'h000009BB0F0000F00000000000B0000F00000000007007007007007007307207),
    .INIT_67(256'hFFFFFFFFFFFFFFFFFFF00000F0F0F00000000F0FFB00000000000F0FFA000000),
    .INIT_68(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_69(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_70(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_71(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_72(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_73(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_74(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_75(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_76(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_77(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_78(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_79(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    program_counter_reg_rep_1
       (.ADDRARDADDR({1'b1,program_counter_reg_rep_0_i_2_n_0,program_counter_reg_rep_0_i_3_n_0,program_counter_reg_rep_0_i_4_n_0,program_counter_reg_rep_0_i_5_n_0,program_counter_reg_rep_0_i_6_n_0,program_counter_reg_rep_0_i_7_n_0,program_counter_reg_rep_0_i_8_n_0,program_counter_reg_rep_0_i_9_n_0,program_counter_reg_rep_0_i_10_n_0,program_counter_reg_rep_0_i_11_n_0,program_counter_reg_rep_0_i_12_n_0,program_counter_reg_rep_0_i_13_n_0,program_counter_reg_rep_0_i_14_n_0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_program_counter_reg_rep_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_program_counter_reg_rep_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_program_counter_reg_rep_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_program_counter_reg_rep_1_DOADO_UNCONNECTED[31:4],program_counter_reg_rep_1_n_32,program_counter_reg_rep_1_n_33,program_counter_reg_rep_1_n_34,program_counter_reg_rep_1_n_35}),
        .DOBDO(NLW_program_counter_reg_rep_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_program_counter_reg_rep_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_program_counter_reg_rep_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_program_counter_reg_rep_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(program_counter_reg_rep_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_program_counter_reg_rep_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_program_counter_reg_rep_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_program_counter_reg_rep_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(program_counter_reg_rep_0_REGCEAREGCE_cooolgate_en_sig_25),
        .REGCEB(NLW_program_counter_reg_rep_1_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_program_counter_reg_rep_1_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* POWER_OPTED_CE = "REGCEAREGCE=AUG" *) 
  (* RTL_RAM_BITS = "237568" *) 
  (* RTL_RAM_NAME = "program_counter" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0500500500500500500500500500509010000000000000000000000000000000),
    .INIT_05(256'h0050050050050050050050050050050050050050050050050050050050050050),
    .INIT_06(256'h5005005005005005005005005005005005005005005005005005005005005005),
    .INIT_07(256'h0600600600600500500500500500500500500500500500500500500500500500),
    .INIT_08(256'h0060060060060060060060060060060060060060060060060060060060060060),
    .INIT_09(256'h6006006006006006006006006006006006006006006006006006006006006006),
    .INIT_0A(256'h0600600600600600600600600600600600600600600600600600600600600600),
    .INIT_0B(256'h0060060060060060060060060060060060060060060060060060060060060060),
    .INIT_0C(256'h6006006006006006006006006006006006006006006006006006006006006006),
    .INIT_0D(256'h0600600600600600600600600600600600600600600600600600600600600600),
    .INIT_0E(256'h0060060060060060060060060060060060060060060060060060060060060060),
    .INIT_0F(256'h6006006006006006006006006006006006006006006006006006006006006006),
    .INIT_10(256'h0600600600600600600600600600600600600600600600600600600600600600),
    .INIT_11(256'h0060060060060060060060060060060060060060060060060060060060060060),
    .INIT_12(256'h6006006006006006006006006006006006006006006006006006006006006006),
    .INIT_13(256'h0700700700700600600600600600600600600600600600600600600600600600),
    .INIT_14(256'h0070070070070070070070070070070070070070070070070070070070070070),
    .INIT_15(256'h7007007007007007007007007007007007007007007007007007007007007007),
    .INIT_16(256'h0700700700700700700700700700700700700700700700700700700700700700),
    .INIT_17(256'h0070070070070070070070070070070070070070070070070070070070070070),
    .INIT_18(256'h7007007007007007007007007007007007007007007007007007007007007007),
    .INIT_19(256'h0700700700700700700700700700700700700700700700700700700700700700),
    .INIT_1A(256'h0070070070070070070070070070070070070070070070070070070070070070),
    .INIT_1B(256'h7007007007007007007007007007007007007007007007007007007007007007),
    .INIT_1C(256'h0700700700700700700700700700700700700700700700700700700700700700),
    .INIT_1D(256'h0070070070070070070070070070070070070070070070070070070070070070),
    .INIT_1E(256'h7007007007007007007007007007007007007007007007007007007007007007),
    .INIT_1F(256'h0800800800800700700700700700700700700700700700700700700700700700),
    .INIT_20(256'h0080080080080080080080080080080080080080080080080080080080080080),
    .INIT_21(256'h8008008008008008008008008008008008008008008008008008008008008008),
    .INIT_22(256'h0800800800800800800800800800800800800800800800800800800800800800),
    .INIT_23(256'h0080080080080080080080080080080080080080080080080080080080080080),
    .INIT_24(256'h8008008008008008008008008008008008008008008008008008008008008008),
    .INIT_25(256'h0800800800800800800800800800800800800800800800800800800800800800),
    .INIT_26(256'h0080080080080080080080080080080080080080080080080080080080080080),
    .INIT_27(256'h8008008008008008008008008008008008008008008008008008008008008008),
    .INIT_28(256'h0800800800800800800800800800800800800800800800800800800800800800),
    .INIT_29(256'h0080080080080080080080080080080080080080080080080080080080080080),
    .INIT_2A(256'h8008008008008008008008008008008008008008008008008008008008008008),
    .INIT_2B(256'h0900900900900800800800800800800800800800800800800800800800800800),
    .INIT_2C(256'h0090090090090090090090090090090090090090090090090090090090090090),
    .INIT_2D(256'h0000009009009009009009009009009009009009009009009009009009009009),
    .INIT_2E(256'h000C00F0000000000000000000000F0FF100000000000F0FF100000000000000),
    .INIT_2F(256'h000000F0050000F0000F0000000000000F000F0000000000F00F005000000050),
    .INIT_30(256'h0000000C00F0000F0000000B0000F0000000F0000F0000000000000F000F0000),
    .INIT_31(256'h0000000C00F0000F0000000C00F0000F0000000C00F0000F0000000C00F0000F),
    .INIT_32(256'hF05005000F0FF10000000000050000000000050100F0000F0000000C00F0000F),
    .INIT_33(256'h005000000000000FC0500F005000C00F000F0FF1000000500005000000000000),
    .INIT_34(256'h0F0FF1000000500005000000000000FD0500F005000D00F000F0FF1000000500),
    .INIT_35(256'h00F005000D00F000F0FF1000000500005000000000000FD0500F005000D00F00),
    .INIT_36(256'h00000000000FD0500F005000D00F000F0FF1000000500005000000000000FD05),
    .INIT_37(256'hF1000000500005000000000000FD0500F005000D00F000F0FF10000005000050),
    .INIT_38(256'h05000E00F000F0FF1000000500005000000000000FE0500F005000E00F000F0F),
    .INIT_39(256'h000F00000000000F0FF10000500000000500000500000000F00500000E0500F0),
    .INIT_3A(256'h000F0000F0000000000000F000F000005000E00F000F000005000E00F0050000),
    .INIT_3B(256'h050000F0000F0000000000000F000F000005000E00F000F000005000E00F0050),
    .INIT_3C(256'h0F0050000F0000F0000000000000F000F000005000F00F000F000005000F00F0),
    .INIT_3D(256'h0F00F0050000F0000F0000000000000F000F000005000F00F000F000005000F0),
    .INIT_3E(256'h5000F00F0050000F0000F0000000000000F000F000005000F00F000F00000500),
    .INIT_3F(256'h0005000000F0050000F0000F0000000000000F000F000005000F00F000F00000),
    .INIT_40(256'hF000005000000F0050000F0000F0000000000000F000F000005000000F000F00),
    .INIT_41(256'h000F0FF1000050000F0000000000050000050000000F000F000005000000F000),
    .INIT_42(256'h0000000000F000F000005000000F000F000005000000F0050000000F00000000),
    .INIT_43(256'h0000000000000F000F000005000000F000F000005000000F0050000F0000F000),
    .INIT_44(256'h00F0000000000000F000F000005000100F000F000005000100F0050000F0000F),
    .INIT_45(256'h100F0FF200005000000F000F000005000100F000F000005000100F0050000F00),
    .INIT_46(256'h0F10000F0000000F000000000F0FF100000000000F00000000B00F0F08000000),
    .INIT_47(256'h20000F0000000F0000F00001110F0000F00000000000000F0000F0000000F000),
    .INIT_48(256'h00F00000000000200000000200F0000F0000000F0000F200000F200F0000000F),
    .INIT_49(256'h00000000000000000000000000000000000000000000000000000000F1220F00),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000030000F0000000F000000000000000000000000000000000000000),
    .INIT_4F(256'hF0000000000F0000003330F0000F0000000000030000F0000000003330F0000F),
    .INIT_50(256'h000400F00000340F0000F00000000000400F00000040F0000F00000000000400),
    .INIT_51(256'hFF60000000000000F0FF500000000000F0FF50000000000040F0000F00000000),
    .INIT_52(256'h000F000004500F0000040000000000000F0F0700000000F0FF500000000000F0),
    .INIT_53(256'h00000000F0FF500000000F0000000F0000500F40000000000F0FF50000400000),
    .INIT_54(256'h0F0FF50000000000045500F0F0700000040F0000F000000000000F0000F00000),
    .INIT_55(256'h000F0000F0000000000000F0FF500000000F0000000F0000500F000000000000),
    .INIT_56(256'h00F0000000F0000000000F00F00000000000F0F0700000050F0000F000000000),
    .INIT_57(256'h000F000000005550F0000F0000000000000F0FF500000000F0000000F0000500),
    .INIT_58(256'hF5000000000000000F0000000F00F00000060000F00F000000600000F0FF6000),
    .INIT_59(256'h00000000000600F00F0070000000000000000000000000F00F00000000000F0F),
    .INIT_5A(256'h003600000F0FF5000000F0000000000600F000000006660F00F00F0070F0000F),
    .INIT_5B(256'h00F0000000000700F000000006660F00F00F0030F0000F00000000000600F00F),
    .INIT_5C(256'h00000007770F00F00F0000F0000F00000000000700F00F000700000F0FF50000),
    .INIT_5D(256'h0000F0000F00000000000700F00F000700000F0FF5000000F0000000000700F0),
    .INIT_5E(256'h000700F00F000700000F0FF5000000F0000000000700F000000007770F00F00F),
    .INIT_5F(256'hF000000000000F0FF5000000F00000000007770F00F00F0000F0000F00000000),
    .INIT_60(256'h000000000000000000000000000000000000000000800F0FF500000000000800),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h000009990F0000F0000000000090000F00000000000000000000000000000000),
    .INIT_67(256'hFFFFFFFFFFFFFFFFFFF00000F0F0700000000F0FF500000000000F0FF5000000),
    .INIT_68(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_69(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_70(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_71(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_72(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_73(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_74(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_75(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_76(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_77(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_78(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_79(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    program_counter_reg_rep_2
       (.ADDRARDADDR({1'b1,program_counter_reg_rep_0_i_2_n_0,program_counter_reg_rep_0_i_3_n_0,program_counter_reg_rep_0_i_4_n_0,program_counter_reg_rep_0_i_5_n_0,program_counter_reg_rep_0_i_6_n_0,program_counter_reg_rep_0_i_7_n_0,program_counter_reg_rep_0_i_8_n_0,program_counter_reg_rep_0_i_9_n_0,program_counter_reg_rep_0_i_10_n_0,program_counter_reg_rep_0_i_11_n_0,program_counter_reg_rep_0_i_12_n_0,program_counter_reg_rep_0_i_13_n_0,program_counter_reg_rep_0_i_14_n_0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_program_counter_reg_rep_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_program_counter_reg_rep_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_program_counter_reg_rep_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_program_counter_reg_rep_2_DOADO_UNCONNECTED[31:4],program_counter_reg_rep_2_n_32,program_counter_reg_rep_2_n_33,program_counter_reg_rep_2_n_34,program_counter_reg_rep_2_n_35}),
        .DOBDO(NLW_program_counter_reg_rep_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_program_counter_reg_rep_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_program_counter_reg_rep_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_program_counter_reg_rep_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(program_counter_reg_rep_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_program_counter_reg_rep_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_program_counter_reg_rep_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_program_counter_reg_rep_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(program_counter_reg_rep_0_REGCEAREGCE_cooolgate_en_sig_25),
        .REGCEB(NLW_program_counter_reg_rep_2_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_program_counter_reg_rep_2_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "237568" *) 
  (* RTL_RAM_NAME = "program_counter" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "12" *) 
  (* bram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h000000F0000000000000000000000F0FF100000000000F0FF100000000000000),
    .INIT_2F(256'h000000F0000000F0000F0000000000000F000F0000000000F00F000000000000),
    .INIT_30(256'h0000000000F0000F000000000000F0000000F0000F0000000000000F000F0000),
    .INIT_31(256'h0000000000F0000F0000000000F0000F0000000000F0000F0000000000F0000F),
    .INIT_32(256'hF00000000F0FF10000000000000000000000000100F0000F0000000000F0000F),
    .INIT_33(256'h000000000000000F00000F000000000F000F0FF1000000000000000000000000),
    .INIT_34(256'h0F0FF1000000000000000000000000F00000F000000000F000F0FF1000000000),
    .INIT_35(256'h00F000000000F000F0FF1000000000000000000000000F00000F000000000F00),
    .INIT_36(256'h00000000000F00000F000000000F000F0FF1000000000000000000000000F000),
    .INIT_37(256'hF1000000000000000000000000F00000F000000000F000F0FF10000000000000),
    .INIT_38(256'h00000000F000F0FF1000000000000000000000000F00000F000000000F000F0F),
    .INIT_39(256'h000F00000000000F0FF10000000000000000000000000000F0000000000000F0),
    .INIT_3A(256'h000F0000F0000000000000F000F000000000000F000F000000000000F0000000),
    .INIT_3B(256'h000000F0000F0000000000000F000F000000000000F000F000000000000F0000),
    .INIT_3C(256'h0F0000000F0000F0000000000000F000F000000000000F000F000000000000F0),
    .INIT_3D(256'h0000F0000000F0000F0000000000000F000F000000000000F000F00000000000),
    .INIT_3E(256'h0000000F0000000F0000F0000000000000F000F000000000000F000F00000000),
    .INIT_3F(256'h0000000100F0000000F0000F0000000000000F000F000000000000F000F00000),
    .INIT_40(256'hF000000000100F0000000F0000F0000000000000F000F000000000100F000F00),
    .INIT_41(256'h000F0FF1000000000F0000000000000000000000000F000F000000000100F000),
    .INIT_42(256'h0000000000F000F000000000100F000F000000000100F0000000000F00000000),
    .INIT_43(256'h0000000000000F000F000000000100F000F000000000100F0000000F0000F000),
    .INIT_44(256'h00F0000000000000F000F000000000100F000F000000000100F0000000F0000F),
    .INIT_45(256'h100F0FF100000000000F000F000000000100F000F000000000100F0000000F00),
    .INIT_46(256'h0F10000F0000000F000000000F0FF100000000000F00000000000F0F01000000),
    .INIT_47(256'h10000F0000000F0000F00001110F0000F00000000000000F0000F0000000F000),
    .INIT_48(256'h00F00000000000100000000100F0000F0000000F0000F100000F100F0000000F),
    .INIT_49(256'h00000000000000000000000000000000000000000000000000000000F1110F00),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000010000F0000000F000000000000000000000000000000000000000),
    .INIT_4F(256'hF0000000000F0000001110F0000F0000000000010000F0000000001110F0000F),
    .INIT_50(256'h000100F00000010F0000F00000000000100F00000010F0000F00000000000100),
    .INIT_51(256'hFF10000000000000F0FF100000000000F0FF10000000000010F0000F00000000),
    .INIT_52(256'h000F000000100F0000000000000000000F0F0100000000F0FF100000000000F0),
    .INIT_53(256'h00000000F0FF100000000F0000000F0000100F00000000000F0FF10000000000),
    .INIT_54(256'h0F0FF10000000000011100F0F0100000010F0000F000000000000F0000F00000),
    .INIT_55(256'h000F0000F0000000000000F0FF100000000F0000000F0000100F000000000000),
    .INIT_56(256'h00F0000000F0000000000F00F00000000000F0F0100000010F0000F000000000),
    .INIT_57(256'h000F000000001110F0000F0000000000000F0FF100000000F0000000F0000100),
    .INIT_58(256'hF1000000000000000F0000000F00F00000010000F00F000000100000F0FF1000),
    .INIT_59(256'h00000000000100F00F0020000000000000000000000000F00F00000000000F0F),
    .INIT_5A(256'h000100000F0FF1000000F0000000000100F000000001110F00F00F0020F0000F),
    .INIT_5B(256'h00F0000000000100F000000001110F00F00F0000F0000F00000000000100F00F),
    .INIT_5C(256'h00000001110F00F00F0000F0000F00000000000100F00F000100000F0FF10000),
    .INIT_5D(256'h0000F0000F00000000000100F00F000100000F0FF1000000F0000000000100F0),
    .INIT_5E(256'h000100F00F000100000F0FF1000000F0000000000100F000000001110F00F00F),
    .INIT_5F(256'hF000000000000F0FF1000000F00000000001110F00F00F0000F0000F00000000),
    .INIT_60(256'h000000000000000000000000000000000000000000100F0FF100000000000100),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h000001110F0000F0000000000010000F00000000000000000000000000000000),
    .INIT_67(256'hFFFFFFFFFFFFFFFFFFF00000F0F0100000000F0FF100000000000F0FF1000000),
    .INIT_68(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_69(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_70(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_71(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_72(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_73(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_74(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_75(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_76(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_77(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_78(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_79(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    program_counter_reg_rep_3
       (.ADDRARDADDR({1'b1,program_counter_reg_rep_0_i_2_n_0,program_counter_reg_rep_0_i_3_n_0,program_counter_reg_rep_0_i_4_n_0,program_counter_reg_rep_0_i_5_n_0,program_counter_reg_rep_0_i_6_n_0,program_counter_reg_rep_0_i_7_n_0,program_counter_reg_rep_0_i_8_n_0,program_counter_reg_rep_0_i_9_n_0,program_counter_reg_rep_0_i_10_n_0,program_counter_reg_rep_0_i_11_n_0,program_counter_reg_rep_0_i_12_n_0,program_counter_reg_rep_0_i_13_n_0,program_counter_reg_rep_0_i_14_n_0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_program_counter_reg_rep_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_program_counter_reg_rep_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_program_counter_reg_rep_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_program_counter_reg_rep_3_DOADO_UNCONNECTED[31:4],program_counter_reg_rep_3_n_32,program_counter_reg_rep_3_n_33,program_counter_reg_rep_3_n_34,program_counter_reg_rep_3_n_35}),
        .DOBDO(NLW_program_counter_reg_rep_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_program_counter_reg_rep_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_program_counter_reg_rep_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_program_counter_reg_rep_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(program_counter_reg_rep_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_program_counter_reg_rep_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_program_counter_reg_rep_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_program_counter_reg_rep_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(instruction0),
        .REGCEB(NLW_program_counter_reg_rep_3_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_program_counter_reg_rep_3_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* POWER_OPTED_CE = "REGCEAREGCE=AUG" *) 
  (* RTL_RAM_BITS = "237568" *) 
  (* RTL_RAM_NAME = "program_counter" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "16" *) 
  (* bram_slice_end = "19" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0200200200200200200200200200200200200200200200200200200200200300),
    .INIT_01(256'h0020020020020020020020020020020020020020020020020020020020020020),
    .INIT_02(256'h2002002002002002002002002002002002002002002002002002002002002002),
    .INIT_03(256'h0200200200200200200200200200200200200200200200200200200200200200),
    .INIT_04(256'h2402402402402402402402402402403003420020020020020020020020020020),
    .INIT_05(256'h0240240240240240240240240240240240240240240240240240240240240240),
    .INIT_06(256'h4024024024024024024024024024024024024024024024024024024024024024),
    .INIT_07(256'h2402402402402402402402402402402402402402402402402402402402402402),
    .INIT_08(256'h0240240240240240240240240240240240240240240240240240240240240240),
    .INIT_09(256'h4024024024024024024024024024024024024024024024024024024024024024),
    .INIT_0A(256'h2402402402402402402402402402402402402402402402402402402402402402),
    .INIT_0B(256'h0240240240240240240240240240240240240240240240240240240240240240),
    .INIT_0C(256'h4024024024024024024024024024024024024024024024024024024024024024),
    .INIT_0D(256'h2402402402402402402402402402402402402402402402402402402402402402),
    .INIT_0E(256'h0240240240240240240240240240240240240240240240240240240240240240),
    .INIT_0F(256'h4024024024024024024024024024024024024024024024024024024024024024),
    .INIT_10(256'h2402402402402402402402402402402402402402402402402402402402402402),
    .INIT_11(256'h0240240240240240240240240240240240240240240240240240240240240240),
    .INIT_12(256'h4024024024024024024024024024024024024024024024024024024024024024),
    .INIT_13(256'h2402402402402402402402402402402402402402402402402402402402402402),
    .INIT_14(256'h0240240240240240240240240240240240240240240240240240240240240240),
    .INIT_15(256'h4024024024024024024024024024024024024024024024024024024024024024),
    .INIT_16(256'h2402402402402402402402402402402402402402402402402402402402402402),
    .INIT_17(256'h0240240240240240240240240240240240240240240240240240240240240240),
    .INIT_18(256'h4024024024024024024024024024024024024024024024024024024024024024),
    .INIT_19(256'h2402402402402402402402402402402402402402402402402402402402402402),
    .INIT_1A(256'h0240240240240240240240240240240240240240240240240240240240240240),
    .INIT_1B(256'h4024024024024024024024024024024024024024024024024024024024024024),
    .INIT_1C(256'h2402402402402402402402402402402402402402402402402402402402402402),
    .INIT_1D(256'h0240240240240240240240240240240240240240240240240240240240240240),
    .INIT_1E(256'h4024024024024024024024024024024024024024024024024024024024024024),
    .INIT_1F(256'h2402402402402402402402402402402402402402402402402402402402402402),
    .INIT_20(256'h0240240240240240240240240240240240240240240240240240240240240240),
    .INIT_21(256'h4024024024024024024024024024024024024024024024024024024024024024),
    .INIT_22(256'h2402402402402402402402402402402402402402402402402402402402402402),
    .INIT_23(256'h0240240240240240240240240240240240240240240240240240240240240240),
    .INIT_24(256'h4024024024024024024024024024024024024024024024024024024024024024),
    .INIT_25(256'h2402402402402402402402402402402402402402402402402402402402402402),
    .INIT_26(256'h0240240240240240240240240240240240240240240240240240240240240240),
    .INIT_27(256'h4024024024024024024024024024024024024024024024024024024024024024),
    .INIT_28(256'h2402402402402402402402402402402402402402402402402402402402402402),
    .INIT_29(256'h0240240240240240240240240240240240240240240240240240240240240240),
    .INIT_2A(256'h4024024024024024024024024024024024024024024024024024024024024024),
    .INIT_2B(256'h2402402402402402402402402402402402402402402402402402402402402402),
    .INIT_2C(256'h0240240240240240240240240240240240240240240240240240240240240240),
    .INIT_2D(256'h2028024024024024024024024024024024024024024024024024024024024024),
    .INIT_2E(256'h2808833284332842402402482803333330343303333333333034330333320280),
    .INIT_2F(256'h3433833284330332483328433033284233883328433433833833284330330248),
    .INIT_30(256'h0334330883328833033433002483328433033248332843303328423388332843),
    .INIT_31(256'h0334330883328833033433088332883303343308833288330334330883328833),
    .INIT_32(256'h0240242033333034332843328433033433332408833288330334330883328833),
    .INIT_33(256'h2843303343333330024833284330883320333330343328433284330334333333),
    .INIT_34(256'h3333303433284332843303343333330024833284330883320333330343328433),
    .INIT_35(256'h8332843308833203333303433284332843303343333330024833284330883320),
    .INIT_36(256'h3033433333300248332843308833203333303433284332843303343333330024),
    .INIT_37(256'h3034332843328433033433333300248332843308833203333303433284332843),
    .INIT_38(256'h8433088332033333034332843328433033433333300248332843308833203333),
    .INIT_39(256'h4833284330242033333034330330330334333324882803033284332800248332),
    .INIT_3A(256'h3033248332843303328423388332843343300233883328433433088332843302),
    .INIT_3B(256'h8433033248332843303328423388332843343300233883328433433088332843),
    .INIT_3C(256'h3328433033248332843303328423388332843343300233883328433433088332),
    .INIT_3D(256'h0883328433033248332843303328423388332843343300233883328433433088),
    .INIT_3E(256'h4330883328433033248332843303328423388332843343300233883328433433),
    .INIT_3F(256'h4334330883328433033248332843303328423388332843343300233883328433),
    .INIT_40(256'h3284334330883328433033248332843303328423388332843343300233883328),
    .INIT_41(256'h2033333034330338332843303303343333248828023388332843343300233883),
    .INIT_42(256'h3303328423388332843343300233883328433433088332843302483328433024),
    .INIT_43(256'h2843303328423388332843343300233883328433433088332843303324833284),
    .INIT_44(256'h8332843303328423388332843343300233883328433433088332843303324833),
    .INIT_45(256'h0333333034334333323388332843343300233883328433433088332843303324),
    .INIT_46(256'h8482883328433284240367433333303433280332843333367403333330343333),
    .INIT_47(256'h8288332843328424284367400033248332843303328430332883328433284332),
    .INIT_48(256'h8332843303328406742028488332883328433284332840674200883328433284),
    .INIT_49(256'h4024024024024024024024024024024024024024024024024036742000003324),
    .INIT_4A(256'h2402402402402402402402402402402402402402402402402402402402402402),
    .INIT_4B(256'h0240240240240240240240240240240240240240240240240240240240240240),
    .INIT_4C(256'h4024024024024024024024024024024024024024024024024024024024024024),
    .INIT_4D(256'h2402402402402402402402402402402402402402402402402402402402402402),
    .INIT_4E(256'h2843303328482883328433284240240240240240240240240240240240240240),
    .INIT_4F(256'h3284330248332843300003324833284330332848288332843342400003324833),
    .INIT_50(256'h2848833284330033248332843303328488332843300332483328433033284883),
    .INIT_51(256'h3303433284333333333303433433333333330343328433330332483328433033),
    .INIT_52(256'h4833284330883328433024024024284333333034333333333303433033333333),
    .INIT_53(256'h0332843333330343328833284332843333883303328424033333303433033332),
    .INIT_54(256'h3333303433284333300033333303433330332483328433033284332483328433),
    .INIT_55(256'h8433248332843303328433333303433288332843328433338833284332842403),
    .INIT_56(256'h8332843328424036743033284332803674333333034333303324833284330332),
    .INIT_57(256'h3284333336740003324833284330332843333330343328833284332843333828),
    .INIT_58(256'h3034332803333208332803383328433020002083328433020082803333330343),
    .INIT_59(256'h2843303328488332843302402402402402402403674303328433280367433333),
    .INIT_5A(256'h3300240333333034338330332843333883328433284000248332843303324833),
    .INIT_5B(256'h8330332843333883328433284000248332843303324833284330332848833284),
    .INIT_5C(256'h8433284000248332843303324833284330332848833284330024033333303433),
    .INIT_5D(256'h3303324833284330332848833284330024033333303433833033284333388332),
    .INIT_5E(256'h2848833284330024033333303433833033284333388332843328400024833284),
    .INIT_5F(256'h3280330367433333303433833033284333300024833284330332483328433033),
    .INIT_60(256'h4024024024024024024024024024024024036742000333333034332803333883),
    .INIT_61(256'h2402402402402402402402402402402402402402402402402402402402402402),
    .INIT_62(256'h0240240240240240240240240240240240240240240240240240240240240240),
    .INIT_63(256'h4024024024024024024024024024024024024024024024024024024024024024),
    .INIT_64(256'h2402402402402402402402402402402402402402402402402402402402402402),
    .INIT_65(256'h0240240240240240240240240240240240240240240240240240240240240240),
    .INIT_66(256'h4333300033248332843303328482883328433424024024024024024024024024),
    .INIT_67(256'hFFFFFFFFFFFFFFFFFFF674333333034333333333303433433333333330343328),
    .INIT_68(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_69(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_70(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_71(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_72(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_73(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_74(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_75(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_76(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_77(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_78(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_79(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    program_counter_reg_rep_4
       (.ADDRARDADDR({1'b1,program_counter_reg_rep_0_i_2_n_0,program_counter_reg_rep_0_i_3_n_0,program_counter_reg_rep_0_i_4_n_0,program_counter_reg_rep_0_i_5_n_0,program_counter_reg_rep_0_i_6_n_0,program_counter_reg_rep_0_i_7_n_0,program_counter_reg_rep_0_i_8_n_0,program_counter_reg_rep_0_i_9_n_0,program_counter_reg_rep_0_i_10_n_0,program_counter_reg_rep_0_i_11_n_0,program_counter_reg_rep_0_i_12_n_0,program_counter_reg_rep_0_i_13_n_0,program_counter_reg_rep_0_i_14_n_0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_program_counter_reg_rep_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_program_counter_reg_rep_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_program_counter_reg_rep_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_program_counter_reg_rep_4_DOADO_UNCONNECTED[31:4],address_a}),
        .DOBDO(NLW_program_counter_reg_rep_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_program_counter_reg_rep_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_program_counter_reg_rep_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_program_counter_reg_rep_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(program_counter_reg_rep_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_program_counter_reg_rep_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_program_counter_reg_rep_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_program_counter_reg_rep_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(program_counter_reg_rep_0_REGCEAREGCE_cooolgate_en_sig_25),
        .REGCEB(NLW_program_counter_reg_rep_4_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_program_counter_reg_rep_4_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* POWER_OPTED_CE = "REGCEAREGCE=AUG" *) 
  (* RTL_RAM_BITS = "237568" *) 
  (* RTL_RAM_NAME = "program_counter" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "20" *) 
  (* bram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h8028028028028028028028028028028028028028028028028028028028028343),
    .INIT_01(256'h2802802802802802802802802802802802802802802802802802802802802802),
    .INIT_02(256'h0280280280280280280280280280280280280280280280280280280280280280),
    .INIT_03(256'h8028028028028028028028028028028028028028028028028028028028028028),
    .INIT_04(256'h0280280280280280280280280280283064702802802802802802802802802802),
    .INIT_05(256'h8028028028028028028028028028028028028028028028028028028028028028),
    .INIT_06(256'h2802802802802802802802802802802802802802802802802802802802802802),
    .INIT_07(256'h0280280280280280280280280280280280280280280280280280280280280280),
    .INIT_08(256'h8028028028028028028028028028028028028028028028028028028028028028),
    .INIT_09(256'h2802802802802802802802802802802802802802802802802802802802802802),
    .INIT_0A(256'h0280280280280280280280280280280280280280280280280280280280280280),
    .INIT_0B(256'h8028028028028028028028028028028028028028028028028028028028028028),
    .INIT_0C(256'h2802802802802802802802802802802802802802802802802802802802802802),
    .INIT_0D(256'h0280280280280280280280280280280280280280280280280280280280280280),
    .INIT_0E(256'h8028028028028028028028028028028028028028028028028028028028028028),
    .INIT_0F(256'h2802802802802802802802802802802802802802802802802802802802802802),
    .INIT_10(256'h0280280280280280280280280280280280280280280280280280280280280280),
    .INIT_11(256'h8028028028028028028028028028028028028028028028028028028028028028),
    .INIT_12(256'h2802802802802802802802802802802802802802802802802802802802802802),
    .INIT_13(256'h0280280280280280280280280280280280280280280280280280280280280280),
    .INIT_14(256'h8028028028028028028028028028028028028028028028028028028028028028),
    .INIT_15(256'h2802802802802802802802802802802802802802802802802802802802802802),
    .INIT_16(256'h0280280280280280280280280280280280280280280280280280280280280280),
    .INIT_17(256'h8028028028028028028028028028028028028028028028028028028028028028),
    .INIT_18(256'h2802802802802802802802802802802802802802802802802802802802802802),
    .INIT_19(256'h0280280280280280280280280280280280280280280280280280280280280280),
    .INIT_1A(256'h8028028028028028028028028028028028028028028028028028028028028028),
    .INIT_1B(256'h2802802802802802802802802802802802802802802802802802802802802802),
    .INIT_1C(256'h0280280280280280280280280280280280280280280280280280280280280280),
    .INIT_1D(256'h8028028028028028028028028028028028028028028028028028028028028028),
    .INIT_1E(256'h2802802802802802802802802802802802802802802802802802802802802802),
    .INIT_1F(256'h0280280280280280280280280280280280280280280280280280280280280280),
    .INIT_20(256'h8028028028028028028028028028028028028028028028028028028028028028),
    .INIT_21(256'h2802802802802802802802802802802802802802802802802802802802802802),
    .INIT_22(256'h0280280280280280280280280280280280280280280280280280280280280280),
    .INIT_23(256'h8028028028028028028028028028028028028028028028028028028028028028),
    .INIT_24(256'h2802802802802802802802802802802802802802802802802802802802802802),
    .INIT_25(256'h0280280280280280280280280280280280280280280280280280280280280280),
    .INIT_26(256'h8028028028028028028028028028028028028028028028028028028028028028),
    .INIT_27(256'h2802802802802802802802802802802802802802802802802802802802802802),
    .INIT_28(256'h0280280280280280280280280280280280280280280280280280280280280280),
    .INIT_29(256'h8028028028028028028028028028028028028028028028028028028028028028),
    .INIT_2A(256'h2802802802802802802802802802802802802802802802802802802802802802),
    .INIT_2B(256'h0280280280280280280280280280280280280280280280280280280280280280),
    .INIT_2C(256'h8028028028028028028028028028028028028028028028028028028028028028),
    .INIT_2D(256'h0282802802802802802802802802802802802802802802802802802802802802),
    .INIT_2E(256'h82808A3828308280280280288283637336473083030363733647308303002828),
    .INIT_2F(256'h08308A382830883028A3828308308280832823828308308A38A3828308308028),
    .INIT_30(256'h830830808A38282383083080028A382830883028A38283083082808328238283),
    .INIT_31(256'h830830808A382823830830808A382823830830808A382823830830808A382823),
    .INIT_32(256'h80280282637336473082830828308308303002808A382823830830808A382823),
    .INIT_33(256'h82830830830303080028A382830808A382637336473082830828308308303030),
    .INIT_34(256'h63733647308283082830830830303080028A382830808A382637336473082830),
    .INIT_35(256'h8A382830808A38263733647308283082830830830303080028A382830808A382),
    .INIT_36(256'h0830830303080028A382830808A3826373364730828308283083083030308002),
    .INIT_37(256'h3647308283082830830830303080028A382830808A3826373364730828308283),
    .INIT_38(256'h2830808A38263733647308283082830830830303080028A382830808A3826373),
    .INIT_39(256'h28A3828308028263733647308308308308303002888283003828308280028A38),
    .INIT_3A(256'h0883028A38283083082808328238283083080083282382830830808A38283080),
    .INIT_3B(256'h2830883028A38283083082808328238283083080083282382830830808A38283),
    .INIT_3C(256'hA382830883028A38283083082808328238283083080083282382830830808A38),
    .INIT_3D(256'h808A382830883028A38283083082808328238283083080083282382830830808),
    .INIT_3E(256'h830808A382830883028A38283083082808328238283083080083282382830830),
    .INIT_3F(256'h830830808A382830883028A38283083082808328238283083080083282382830),
    .INIT_40(256'h382830830808A382830883028A38283083082808328238283083080083282382),
    .INIT_41(256'h8263733647308308A38283083083083030028882808328238283083080083282),
    .INIT_42(256'h3083082808328238283083080083282382830830808A3828308028A382830802),
    .INIT_43(256'h8283083082808328238283083080083282382830830808A382830883028A3828),
    .INIT_44(256'h8A38283083082808328238283083080083282382830830808A382830883028A3),
    .INIT_45(256'h0363733647308303008328238283083080083282382830830808A38283088302),
    .INIT_46(256'h2808282382830828028304336373364730828308283030304303637336473030),
    .INIT_47(256'h0828238283082802828304300083028A38283083082830038282382830828308),
    .INIT_48(256'h8A38283083082800430282808A3828238283082830828004302808A382830828),
    .INIT_49(256'h2802802802802802802802802802802802802802802802802830430280008302),
    .INIT_4A(256'h0280280280280280280280280280280280280280280280280280280280280280),
    .INIT_4B(256'h8028028028028028028028028028028028028028028028028028028028028028),
    .INIT_4C(256'h2802802802802802802802802802802802802802802802802802802802802802),
    .INIT_4D(256'h0280280280280280280280280280280280280280280280280280280280280280),
    .INIT_4E(256'h8283083082808282382830828028028028028028028028028028028028028028),
    .INIT_4F(256'h3828308028A382830800083028A38283083082808282382830802800083028A3),
    .INIT_50(256'h82808A3828308083028A38283083082808A3828308083028A38283083082808A),
    .INIT_51(256'h336473082830303637336473083030363733647308283030083028A382830830),
    .INIT_52(256'h28A382830808A382830802802802828363733647303036373364730830303637),
    .INIT_53(256'h830828363733647308282382830828303008A383082802836373364730830300),
    .INIT_54(256'h637336473082830300003637336473030083028A38283083082883028A382830),
    .INIT_55(256'h2883028A382830830828363733647308282382830828303008A3828308280283),
    .INIT_56(256'h82382830828028304330038283082830433637336473030083028A3828308308),
    .INIT_57(256'h08283030304300083028A3828308308283637336473082823828308283030082),
    .INIT_58(256'h3647308283030028A3828308A38283080280028A382830802808283637336473),
    .INIT_59(256'h8283083082808A38283080280280280280280283043300382830828304336373),
    .INIT_5A(256'h3080028363733647308A3830828303008A382830828000028A382830883028A3),
    .INIT_5B(256'h8A3830828303008A382830828000028A382830883028A38283083082808A3828),
    .INIT_5C(256'h2830828000028A382830883028A38283083082808A3828308002836373364730),
    .INIT_5D(256'h30883028A38283083082808A38283080028363733647308A3830828303008A38),
    .INIT_5E(256'h82808A38283080028363733647308A3830828303008A382830828000028A3828),
    .INIT_5F(256'h38283083043363733647308A38308283030000028A382830883028A382830830),
    .INIT_60(256'h280280280280280280280280280280280283043028036373364730828303008A),
    .INIT_61(256'h0280280280280280280280280280280280280280280280280280280280280280),
    .INIT_62(256'h8028028028028028028028028028028028028028028028028028028028028028),
    .INIT_63(256'h2802802802802802802802802802802802802802802802802802802802802802),
    .INIT_64(256'h0280280280280280280280280280280280280280280280280280280280280280),
    .INIT_65(256'h8028028028028028028028028028028028028028028028028028028028028028),
    .INIT_66(256'h8303000083028A38283083082808282382830802802802802802802802802802),
    .INIT_67(256'hFFFFFFFFFFFFFFFFFFF043363733647303036373364730830303637336473082),
    .INIT_68(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_69(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_70(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_71(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_72(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_73(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_74(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_75(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_76(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_77(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_78(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_79(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    program_counter_reg_rep_5
       (.ADDRARDADDR({1'b1,program_counter_reg_rep_0_i_2_n_0,program_counter_reg_rep_0_i_3_n_0,program_counter_reg_rep_0_i_4_n_0,program_counter_reg_rep_0_i_5_n_0,program_counter_reg_rep_0_i_6_n_0,program_counter_reg_rep_0_i_7_n_0,program_counter_reg_rep_0_i_8_n_0,program_counter_reg_rep_0_i_9_n_0,program_counter_reg_rep_0_i_10_n_0,program_counter_reg_rep_0_i_11_n_0,program_counter_reg_rep_0_i_12_n_0,program_counter_reg_rep_0_i_13_n_0,program_counter_reg_rep_0_i_14_n_0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_program_counter_reg_rep_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_program_counter_reg_rep_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_program_counter_reg_rep_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_program_counter_reg_rep_5_DOADO_UNCONNECTED[31:4],address_z}),
        .DOBDO(NLW_program_counter_reg_rep_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_program_counter_reg_rep_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_program_counter_reg_rep_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_program_counter_reg_rep_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(program_counter_reg_rep_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_program_counter_reg_rep_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_program_counter_reg_rep_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_program_counter_reg_rep_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(program_counter_reg_rep_0_REGCEAREGCE_cooolgate_en_sig_25),
        .REGCEB(NLW_program_counter_reg_rep_5_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_program_counter_reg_rep_5_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* POWER_OPTED_CE = "REGCEAREGCE=AUG" *) 
  (* RTL_RAM_BITS = "237568" *) 
  (* RTL_RAM_NAME = "program_counter" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "24" *) 
  (* bram_slice_end = "27" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0200200200200200200200200200200200200200200200200200200200200100),
    .INIT_01(256'h0020020020020020020020020020020020020020020020020020020020020020),
    .INIT_02(256'h2002002002002002002002002002002002002002002002002002002002002002),
    .INIT_03(256'h0200200200200200200200200200200200200200200200200200200200200200),
    .INIT_04(256'h2102102102102102102102102102101431120020020020020020020020020020),
    .INIT_05(256'h0210210210210210210210210210210210210210210210210210210210210210),
    .INIT_06(256'h1021021021021021021021021021021021021021021021021021021021021021),
    .INIT_07(256'h2102102102102102102102102102102102102102102102102102102102102102),
    .INIT_08(256'h0210210210210210210210210210210210210210210210210210210210210210),
    .INIT_09(256'h1021021021021021021021021021021021021021021021021021021021021021),
    .INIT_0A(256'h2102102102102102102102102102102102102102102102102102102102102102),
    .INIT_0B(256'h0210210210210210210210210210210210210210210210210210210210210210),
    .INIT_0C(256'h1021021021021021021021021021021021021021021021021021021021021021),
    .INIT_0D(256'h2102102102102102102102102102102102102102102102102102102102102102),
    .INIT_0E(256'h0210210210210210210210210210210210210210210210210210210210210210),
    .INIT_0F(256'h1021021021021021021021021021021021021021021021021021021021021021),
    .INIT_10(256'h2102102102102102102102102102102102102102102102102102102102102102),
    .INIT_11(256'h0210210210210210210210210210210210210210210210210210210210210210),
    .INIT_12(256'h1021021021021021021021021021021021021021021021021021021021021021),
    .INIT_13(256'h2102102102102102102102102102102102102102102102102102102102102102),
    .INIT_14(256'h0210210210210210210210210210210210210210210210210210210210210210),
    .INIT_15(256'h1021021021021021021021021021021021021021021021021021021021021021),
    .INIT_16(256'h2102102102102102102102102102102102102102102102102102102102102102),
    .INIT_17(256'h0210210210210210210210210210210210210210210210210210210210210210),
    .INIT_18(256'h1021021021021021021021021021021021021021021021021021021021021021),
    .INIT_19(256'h2102102102102102102102102102102102102102102102102102102102102102),
    .INIT_1A(256'h0210210210210210210210210210210210210210210210210210210210210210),
    .INIT_1B(256'h1021021021021021021021021021021021021021021021021021021021021021),
    .INIT_1C(256'h2102102102102102102102102102102102102102102102102102102102102102),
    .INIT_1D(256'h0210210210210210210210210210210210210210210210210210210210210210),
    .INIT_1E(256'h1021021021021021021021021021021021021021021021021021021021021021),
    .INIT_1F(256'h2102102102102102102102102102102102102102102102102102102102102102),
    .INIT_20(256'h0210210210210210210210210210210210210210210210210210210210210210),
    .INIT_21(256'h1021021021021021021021021021021021021021021021021021021021021021),
    .INIT_22(256'h2102102102102102102102102102102102102102102102102102102102102102),
    .INIT_23(256'h0210210210210210210210210210210210210210210210210210210210210210),
    .INIT_24(256'h1021021021021021021021021021021021021021021021021021021021021021),
    .INIT_25(256'h2102102102102102102102102102102102102102102102102102102102102102),
    .INIT_26(256'h0210210210210210210210210210210210210210210210210210210210210210),
    .INIT_27(256'h1021021021021021021021021021021021021021021021021021021021021021),
    .INIT_28(256'h2102102102102102102102102102102102102102102102102102102102102102),
    .INIT_29(256'h0210210210210210210210210210210210210210210210210210210210210210),
    .INIT_2A(256'h1021021021021021021021021021021021021021021021021021021021021021),
    .INIT_2B(256'h2102102102102102102102102102102102102102102102102102102102102102),
    .INIT_2C(256'h0210210210210210210210210210210210210210210210210210210210210210),
    .INIT_2D(256'h2051021021021021021021021021021021021021021021021021021021021021),
    .INIT_2E(256'h5108751511125112102102165101515113111201212151511311120121220510),
    .INIT_2F(256'h2112A515111205121B51511120125112511B5151112112A51951511120120216),
    .INIT_30(256'h01211208D5151B510121120C21B515111205121B51511120125112511B515111),
    .INIT_31(256'h01211208D5151B5101211208D5151B5101211208D5151B5101211208D5151B51),
    .INIT_32(256'h0210215051511311125111251112012112122108D5151B510121120ED5151B51),
    .INIT_33(256'h5111201211212120C210515111208F5150515113111251112511120121121212),
    .INIT_34(256'h5151131112511125111201211212120C210515111208F5150515113111251112),
    .INIT_35(256'h0515111208F51505151131112511125111201211212120C210515111208F5150),
    .INIT_36(256'h201211212120C210515111208F51505151131112511125111201211212120C21),
    .INIT_37(256'h131112511125111201211212120C210515111208F51505151131112511125111),
    .INIT_38(256'h111208F51505151131112511125111201211212120C210515111208F51505151),
    .INIT_39(256'h1B5151112021505151131112012012012112122126510115151112510C210515),
    .INIT_3A(256'h205121B51511120125112511B51511121120C2511B515111211208A515111202),
    .INIT_3B(256'h111205121B51511120125112511B51511121120C2511B515111211208A515111),
    .INIT_3C(256'h515111205121B51511120125112511B51511121120C2511B515111211208A515),
    .INIT_3D(256'h08A515111205121B51511120125112511B51511121120C2511B515111211208A),
    .INIT_3E(256'h11208A515111205121B51511120125112511B51511121120C2511B5151112112),
    .INIT_3F(256'h11211208A515111205121B51511120125112511B51511121120C2511B5151112),
    .INIT_40(256'h15111211208A515111205121B51511120125112511B51511121120C2511B5151),
    .INIT_41(256'h505151131112012B51511120120121121221265102511B51511121120C2511B5),
    .INIT_42(256'h120125112511B51511121120C2511B515111211208A5151112021B5151112021),
    .INIT_43(256'h511120125112511B51511121120C2511B515111211208A515111205121B51511),
    .INIT_44(256'hB51511120125112511B51511121120C2511B515111211208A515111205121B51),
    .INIT_45(256'hC15151131112112122511B51511121120C2511B515111211208A515111205121),
    .INIT_46(256'h11851B51511125112101311151511311125101251112121311C1515113111212),
    .INIT_47(256'h851B5151112511215111311CCC5121B5151112012511115151B5151112511125),
    .INIT_48(256'hB5151112012511C311205118D5151B515111251112511C3112008D5151112511),
    .INIT_49(256'h102102102102102102102102102102102102102102102102101311200CCC5121),
    .INIT_4A(256'h2102102102102102102102102102102102102102102102102102102102102102),
    .INIT_4B(256'h0210210210210210210210210210210210210210210210210210210210210210),
    .INIT_4C(256'h1021021021021021021021021021021021021021021021021021021021021021),
    .INIT_4D(256'h2102102102102102102102102102102102102102102102102102102102102102),
    .INIT_4E(256'h51112012511851B5151112511210210210210210210210210210210210210210),
    .INIT_4F(256'h151112021B51511120CCC5121B5151112012511851B51511121210CCC5121B51),
    .INIT_50(256'h5118751511120C5121B51511120125118751511120C5121B5151112012511875),
    .INIT_51(256'h113111251112121515113111211212151511311125111212C5121B5151112012),
    .INIT_52(256'h1551511120845151112021021021511151511311121215151131112012121515),
    .INIT_53(256'h0125111515113111251B51511125111212875101251121015151131112012122),
    .INIT_54(256'h51511311125111212CCC1515113111212C5121B51511120125115121B5151112),
    .INIT_55(256'h115121B51511120125111515113111251B515111251112128751511125112101),
    .INIT_56(256'hB5151112511210131111515111251013111515113111212C5121B51511120125),
    .INIT_57(256'h251112121311CCC5121B51511120125111515113111251B51511125111212851),
    .INIT_58(256'h13111251012122005151012A51511120200C2065151112020085101515113111),
    .INIT_59(256'h5111201251184515111202102102102102102101311115151112510131115151),
    .INIT_5A(256'h120C210151511311120510125111212805151112511CCC215515111205121B51),
    .INIT_5B(256'h0510125111212805151112511CCC215515111205121B51511120125118451511),
    .INIT_5C(256'h1112511CCC215515111205121B51511120125118451511120C21015151131112),
    .INIT_5D(256'h1205121B51511120125118451511120C21015151131112051012511121280515),
    .INIT_5E(256'h5118451511120C210151511311120510125111212805151112511CCC21551511),
    .INIT_5F(256'h15101201311151511311120510125111212CCC215515111205121B5151112012),
    .INIT_60(256'h102102102102102102102102102102102101311200C1515113111251012128D5),
    .INIT_61(256'h2102102102102102102102102102102102102102102102102102102102102102),
    .INIT_62(256'h0210210210210210210210210210210210210210210210210210210210210210),
    .INIT_63(256'h1021021021021021021021021021021021021021021021021021021021021021),
    .INIT_64(256'h2102102102102102102102102102102102102102102102102102102102102102),
    .INIT_65(256'h0210210210210210210210210210210210210210210210210210210210210210),
    .INIT_66(256'h11212CCC5121B5151112012511851B5151112121021021021021021021021021),
    .INIT_67(256'hFFFFFFFFFFFFFFFFFFF311151511311121215151131112112121515113111251),
    .INIT_68(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_69(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_70(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_71(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_72(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_73(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_74(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_75(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_76(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_77(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_78(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_79(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    program_counter_reg_rep_6
       (.ADDRARDADDR({1'b1,program_counter_reg_rep_0_i_2_n_0,program_counter_reg_rep_0_i_3_n_0,program_counter_reg_rep_0_i_4_n_0,program_counter_reg_rep_0_i_5_n_0,program_counter_reg_rep_0_i_6_n_0,program_counter_reg_rep_0_i_7_n_0,program_counter_reg_rep_0_i_8_n_0,program_counter_reg_rep_0_i_9_n_0,program_counter_reg_rep_0_i_10_n_0,program_counter_reg_rep_0_i_11_n_0,program_counter_reg_rep_0_i_12_n_0,program_counter_reg_rep_0_i_13_n_0,program_counter_reg_rep_0_i_14_n_0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_program_counter_reg_rep_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_program_counter_reg_rep_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_program_counter_reg_rep_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_program_counter_reg_rep_6_DOADO_UNCONNECTED[31:4],opcode[3:0]}),
        .DOBDO(NLW_program_counter_reg_rep_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_program_counter_reg_rep_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_program_counter_reg_rep_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_program_counter_reg_rep_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(program_counter_reg_rep_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_program_counter_reg_rep_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_program_counter_reg_rep_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_program_counter_reg_rep_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(program_counter_reg_rep_0_REGCEAREGCE_cooolgate_en_sig_25),
        .REGCEB(NLW_program_counter_reg_rep_6_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_program_counter_reg_rep_6_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* POWER_OPTED_CE = "REGCEAREGCE=AUG" *) 
  (* RTL_RAM_BITS = "237568" *) 
  (* RTL_RAM_NAME = "program_counter" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "28" *) 
  (* bram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000001000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h4000000000000000000000001000000000000000000000000400000000000000),
    .INIT_1B(256'h0000000000000004000000000000000000000001000000000000000000000000),
    .INIT_1C(256'h0000000000000000000040040000004000000000000000000000001000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000004000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000400000000000100000000000000000004000000000000100000000),
    .INIT_24(256'h0000000000000000000000000100000000000001000000000000000400000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000010000100000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000100000000000000000000000000000000001010000010000000000000000),
    .INIT_2C(256'h0000004000000000000040400000400000000001000000000004000000000000),
    .INIT_2D(256'h4000000400000004000000000000040000000000040000004000000040000000),
    .INIT_2E(256'h0000000000040000000000040000004000000040000000000000400000000000),
    .INIT_2F(256'h0000400000040000000040000000000000400000000000400000040000000400),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000040000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'hFFFFFFFFFD000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_35(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_36(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_37(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_38(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_39(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    program_counter_reg_rep_7
       (.ADDRARDADDR({program_counter_reg_rep_0_i_2_n_0,program_counter_reg_rep_0_i_3_n_0,program_counter_reg_rep_0_i_4_n_0,program_counter_reg_rep_0_i_5_n_0,program_counter_reg_rep_0_i_6_n_0,program_counter_reg_rep_0_i_7_n_0,program_counter_reg_rep_0_i_8_n_0,program_counter_reg_rep_0_i_9_n_0,program_counter_reg_rep_0_i_10_n_0,program_counter_reg_rep_0_i_11_n_0,program_counter_reg_rep_0_i_12_n_0,program_counter_reg_rep_0_i_13_n_0,program_counter_reg_rep_0_i_14_n_0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_program_counter_reg_rep_7_DOADO_UNCONNECTED[15:1],opcode[4]}),
        .DOBDO(NLW_program_counter_reg_rep_7_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_program_counter_reg_rep_7_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_program_counter_reg_rep_7_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(program_counter_reg_rep_0_i_1_n_0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(program_counter_reg_rep_0_REGCEAREGCE_cooolgate_en_sig_25),
        .REGCEB(NLW_program_counter_reg_rep_7_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \read_input[31]_i_1__0 
       (.I0(opcode_2[0]),
        .I1(opcode_2[1]),
        .I2(opcode_2[4]),
        .I3(\address_z_3[3]_i_1__0_n_0 ),
        .I4(opcode_2[3]),
        .I5(opcode_2[2]),
        .O(out0));
  FDRE \read_input_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[0]_i_1_n_0 ),
        .Q(read_input[0]),
        .R(1'b0));
  FDRE \read_input_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[10]_i_1_n_0 ),
        .Q(read_input[10]),
        .R(1'b0));
  FDRE \read_input_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[11]_i_1_n_0 ),
        .Q(read_input[11]),
        .R(1'b0));
  FDRE \read_input_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[12]_i_1_n_0 ),
        .Q(read_input[12]),
        .R(1'b0));
  FDRE \read_input_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[13]_i_1_n_0 ),
        .Q(read_input[13]),
        .R(1'b0));
  FDRE \read_input_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[14]_i_1_n_0 ),
        .Q(read_input[14]),
        .R(1'b0));
  FDRE \read_input_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[15]_i_1_n_0 ),
        .Q(read_input[15]),
        .R(1'b0));
  FDRE \read_input_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[16]_i_1_n_0 ),
        .Q(read_input[16]),
        .R(1'b0));
  FDRE \read_input_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[17]_i_1_n_0 ),
        .Q(read_input[17]),
        .R(1'b0));
  FDRE \read_input_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[18]_i_1_n_0 ),
        .Q(read_input[18]),
        .R(1'b0));
  FDRE \read_input_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[19]_i_1_n_0 ),
        .Q(read_input[19]),
        .R(1'b0));
  FDRE \read_input_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[1]_i_1_n_0 ),
        .Q(read_input[1]),
        .R(1'b0));
  FDRE \read_input_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[20]_i_1_n_0 ),
        .Q(read_input[20]),
        .R(1'b0));
  FDRE \read_input_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[21]_i_1_n_0 ),
        .Q(read_input[21]),
        .R(1'b0));
  FDRE \read_input_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[22]_i_1_n_0 ),
        .Q(read_input[22]),
        .R(1'b0));
  FDRE \read_input_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[23]_i_1_n_0 ),
        .Q(read_input[23]),
        .R(1'b0));
  FDRE \read_input_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[24]_i_1_n_0 ),
        .Q(read_input[24]),
        .R(1'b0));
  FDRE \read_input_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[25]_i_1_n_0 ),
        .Q(read_input[25]),
        .R(1'b0));
  FDRE \read_input_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[26]_i_1_n_0 ),
        .Q(read_input[26]),
        .R(1'b0));
  FDRE \read_input_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[27]_i_1_n_0 ),
        .Q(read_input[27]),
        .R(1'b0));
  FDRE \read_input_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[28]_i_1_n_0 ),
        .Q(read_input[28]),
        .R(1'b0));
  FDRE \read_input_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[29]_i_1_n_0 ),
        .Q(read_input[29]),
        .R(1'b0));
  FDRE \read_input_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[2]_i_1_n_0 ),
        .Q(read_input[2]),
        .R(1'b0));
  FDRE \read_input_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[30]_i_1_n_0 ),
        .Q(read_input[30]),
        .R(1'b0));
  FDRE \read_input_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[31]_i_2_n_0 ),
        .Q(read_input[31]),
        .R(1'b0));
  FDRE \read_input_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[3]_i_1_n_0 ),
        .Q(read_input[3]),
        .R(1'b0));
  FDRE \read_input_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[4]_i_1_n_0 ),
        .Q(read_input[4]),
        .R(1'b0));
  FDRE \read_input_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[5]_i_1_n_0 ),
        .Q(read_input[5]),
        .R(1'b0));
  FDRE \read_input_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[6]_i_1_n_0 ),
        .Q(read_input[6]),
        .R(1'b0));
  FDRE \read_input_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[7]_i_1_n_0 ),
        .Q(read_input[7]),
        .R(1'b0));
  FDRE \read_input_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[8]_i_1_n_0 ),
        .Q(read_input[8]),
        .R(1'b0));
  FDRE \read_input_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[9]_i_1_n_0 ),
        .Q(read_input[9]),
        .R(1'b0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD15 registers_reg_r1_0_15_0_5
       (.ADDRA({1'b0,address_b_2}),
        .ADDRB({1'b0,address_b_2}),
        .ADDRC({1'b0,address_b_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[1:0]),
        .DIB(result[3:2]),
        .DIC(result[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(register_b[1:0]),
        .DOB(register_b[3:2]),
        .DOC(register_b[5:4]),
        .DOD(NLW_registers_reg_r1_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable_reg_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD17 registers_reg_r1_0_15_12_17
       (.ADDRA({1'b0,address_b_2}),
        .ADDRB({1'b0,address_b_2}),
        .ADDRC({1'b0,address_b_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[13:12]),
        .DIB(result[15:14]),
        .DIC(result[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(register_b[13:12]),
        .DOB(register_b[15:14]),
        .DOC(register_b[17:16]),
        .DOD(NLW_registers_reg_r1_0_15_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable_reg_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD18 registers_reg_r1_0_15_18_23
       (.ADDRA({1'b0,address_b_2}),
        .ADDRB({1'b0,address_b_2}),
        .ADDRC({1'b0,address_b_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[19:18]),
        .DIB(result[21:20]),
        .DIC(result[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(register_b[19:18]),
        .DOB(register_b[21:20]),
        .DOC(register_b[23:22]),
        .DOD(NLW_registers_reg_r1_0_15_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable_reg_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD19 registers_reg_r1_0_15_24_29
       (.ADDRA({1'b0,address_b_2}),
        .ADDRB({1'b0,address_b_2}),
        .ADDRC({1'b0,address_b_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[25:24]),
        .DIB(result[27:26]),
        .DIC(result[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(register_b[25:24]),
        .DOB(register_b[27:26]),
        .DOC(register_b[29:28]),
        .DOD(NLW_registers_reg_r1_0_15_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable_reg_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD20 registers_reg_r1_0_15_30_31
       (.ADDRA({1'b0,address_b_2}),
        .ADDRB({1'b0,address_b_2}),
        .ADDRC({1'b0,address_b_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[31:30]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(register_b[31:30]),
        .DOB(NLW_registers_reg_r1_0_15_30_31_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_registers_reg_r1_0_15_30_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_registers_reg_r1_0_15_30_31_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable_reg_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD16 registers_reg_r1_0_15_6_11
       (.ADDRA({1'b0,address_b_2}),
        .ADDRB({1'b0,address_b_2}),
        .ADDRC({1'b0,address_b_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[7:6]),
        .DIB(result[9:8]),
        .DIC(result[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(register_b[7:6]),
        .DOB(register_b[9:8]),
        .DOC(register_b[11:10]),
        .DOD(NLW_registers_reg_r1_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable_reg_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD21 registers_reg_r2_0_15_0_5
       (.ADDRA({1'b0,address_a_2}),
        .ADDRB({1'b0,address_a_2}),
        .ADDRC({1'b0,address_a_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[1:0]),
        .DIB(result[3:2]),
        .DIC(result[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(register_a[1:0]),
        .DOB(register_a[3:2]),
        .DOC(register_a[5:4]),
        .DOD(NLW_registers_reg_r2_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable_reg_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD23 registers_reg_r2_0_15_12_17
       (.ADDRA({1'b0,address_a_2}),
        .ADDRB({1'b0,address_a_2}),
        .ADDRC({1'b0,address_a_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[13:12]),
        .DIB(result[15:14]),
        .DIC(result[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(register_a[13:12]),
        .DOB(register_a[15:14]),
        .DOC(register_a[17:16]),
        .DOD(NLW_registers_reg_r2_0_15_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable_reg_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD24 registers_reg_r2_0_15_18_23
       (.ADDRA({1'b0,address_a_2}),
        .ADDRB({1'b0,address_a_2}),
        .ADDRC({1'b0,address_a_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[19:18]),
        .DIB(result[21:20]),
        .DIC(result[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(register_a[19:18]),
        .DOB(register_a[21:20]),
        .DOC(register_a[23:22]),
        .DOD(NLW_registers_reg_r2_0_15_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable_reg_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD25 registers_reg_r2_0_15_24_29
       (.ADDRA({1'b0,address_a_2}),
        .ADDRB({1'b0,address_a_2}),
        .ADDRC({1'b0,address_a_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[25:24]),
        .DIB(result[27:26]),
        .DIC(result[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(register_a[25:24]),
        .DOB(register_a[27:26]),
        .DOC(register_a[29:28]),
        .DOD(NLW_registers_reg_r2_0_15_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable_reg_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD26 registers_reg_r2_0_15_30_31
       (.ADDRA({1'b0,address_a_2}),
        .ADDRB({1'b0,address_a_2}),
        .ADDRC({1'b0,address_a_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[31:30]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(register_a[31:30]),
        .DOB(NLW_registers_reg_r2_0_15_30_31_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_registers_reg_r2_0_15_30_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_registers_reg_r2_0_15_30_31_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable_reg_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD22 registers_reg_r2_0_15_6_11
       (.ADDRA({1'b0,address_a_2}),
        .ADDRB({1'b0,address_a_2}),
        .ADDRC({1'b0,address_a_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[7:6]),
        .DIB(result[9:8]),
        .DIC(result[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(register_a[7:6]),
        .DOB(register_a[9:8]),
        .DOC(register_a[11:10]),
        .DOD(NLW_registers_reg_r2_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable_reg_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \result[0]_i_1 
       (.I0(\result[0]_i_2__0_n_0 ),
        .I1(state[0]),
        .I2(\result[0]_i_3__0_n_0 ),
        .I3(state[1]),
        .I4(load_data[0]),
        .O(\result[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \result[0]_i_100 
       (.I0(result[7]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[7]),
        .I3(\write_output[7]_i_1_n_0 ),
        .I4(store_data[6]),
        .I5(\write_output[6]_i_1_n_0 ),
        .O(\result[0]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'h9090900909099009)) 
    \result[0]_i_101 
       (.I0(\write_output[4]_i_1_n_0 ),
        .I1(store_data[4]),
        .I2(\write_output[5]_i_1_n_0 ),
        .I3(register_b[5]),
        .I4(\write_value[31]_i_2_n_0 ),
        .I5(result[5]),
        .O(\result[0]_i_101_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \result[0]_i_102 
       (.I0(\write_output[3]_i_1_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[2]_i_1_n_0 ),
        .I3(store_data[2]),
        .O(\result[0]_i_102_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \result[0]_i_103 
       (.I0(\write_output[1]_i_1_n_0 ),
        .I1(store_data[1]),
        .I2(\write_output[0]_i_1_n_0 ),
        .I3(store_data[0]),
        .O(\result[0]_i_103_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \result[0]_i_104 
       (.I0(store_data[3]),
        .I1(\write_output[3]_i_1_n_0 ),
        .I2(\write_output[2]_i_1_n_0 ),
        .I3(store_data[2]),
        .O(\result[0]_i_104_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \result[0]_i_105 
       (.I0(store_data[1]),
        .I1(\write_output[1]_i_1_n_0 ),
        .I2(\write_output[0]_i_1_n_0 ),
        .I3(store_data[0]),
        .O(\result[0]_i_105_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \result[0]_i_106 
       (.I0(result[7]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[7]),
        .I3(\write_output[7]_i_1_n_0 ),
        .I4(store_data[6]),
        .I5(\write_output[6]_i_1_n_0 ),
        .O(\result[0]_i_106_n_0 ));
  LUT6 #(
    .INIT(64'h9090900909099009)) 
    \result[0]_i_107 
       (.I0(\write_output[4]_i_1_n_0 ),
        .I1(store_data[4]),
        .I2(\write_output[5]_i_1_n_0 ),
        .I3(register_b[5]),
        .I4(\write_value[31]_i_2_n_0 ),
        .I5(result[5]),
        .O(\result[0]_i_107_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \result[0]_i_108 
       (.I0(\write_output[3]_i_1_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[2]_i_1_n_0 ),
        .I3(store_data[2]),
        .O(\result[0]_i_108_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \result[0]_i_109 
       (.I0(\write_output[1]_i_1_n_0 ),
        .I1(store_data[1]),
        .I2(\write_output[0]_i_1_n_0 ),
        .I3(store_data[0]),
        .O(\result[0]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFC0C)) 
    \result[0]_i_10__0 
       (.I0(\result[2]_i_12_n_0 ),
        .I1(\result[0]_i_17__0_n_0 ),
        .I2(store_data[2]),
        .I3(\result[4]_i_12_n_0 ),
        .I4(store_data[1]),
        .I5(store_data[0]),
        .O(\result[0]_i_10__0_n_0 ));
  LUT5 #(
    .INIT(32'h557FFF7F)) 
    \result[0]_i_11__0 
       (.I0(opcode_2[1]),
        .I1(store_data[0]),
        .I2(\write_output[0]_i_1_n_0 ),
        .I3(opcode_2[0]),
        .I4(data6[0]),
        .O(\result[0]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \result[0]_i_15__0 
       (.I0(store_data[0]),
        .I1(store_data[2]),
        .I2(store_data[3]),
        .I3(\write_output[0]_i_1_n_0 ),
        .I4(store_data[4]),
        .I5(store_data[1]),
        .O(\result[0]_i_15__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[0]_i_17__0 
       (.I0(\write_output[24]_i_1_n_0 ),
        .I1(\write_output[8]_i_1_n_0 ),
        .I2(store_data[3]),
        .I3(\write_output[16]_i_1_n_0 ),
        .I4(store_data[4]),
        .I5(\write_output[0]_i_1_n_0 ),
        .O(\result[0]_i_17__0_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \result[0]_i_19__0 
       (.I0(result[31]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[31]),
        .I3(\write_output[31]_i_2_n_0 ),
        .I4(store_data[30]),
        .I5(\write_output[30]_i_1_n_0 ),
        .O(\result[0]_i_19__0_n_0 ));
  LUT6 #(
    .INIT(64'hA8A28A80A8A2202A)) 
    \result[0]_i_20__0 
       (.I0(\result[0]_i_45_n_0 ),
        .I1(result[27]),
        .I2(\write_value[31]_i_2_n_0 ),
        .I3(register_b[27]),
        .I4(operand_a1),
        .I5(register_a[27]),
        .O(\result[0]_i_20__0_n_0 ));
  LUT6 #(
    .INIT(64'hA8A28A80A8A2202A)) 
    \result[0]_i_21 
       (.I0(\result[0]_i_46_n_0 ),
        .I1(result[26]),
        .I2(\write_value[31]_i_2_n_0 ),
        .I3(register_b[26]),
        .I4(operand_a1),
        .I5(register_a[26]),
        .O(\result[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \result[0]_i_23__0 
       (.I0(result[31]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[31]),
        .I3(\write_output[31]_i_2_n_0 ),
        .I4(store_data[30]),
        .I5(\write_output[30]_i_1_n_0 ),
        .O(\result[0]_i_23__0_n_0 ));
  LUT6 #(
    .INIT(64'hA8A28A80A8A2202A)) 
    \result[0]_i_24__0 
       (.I0(\result[0]_i_45_n_0 ),
        .I1(result[27]),
        .I2(\write_value[31]_i_2_n_0 ),
        .I3(register_b[27]),
        .I4(operand_a1),
        .I5(register_a[27]),
        .O(\result[0]_i_24__0_n_0 ));
  LUT6 #(
    .INIT(64'hA8A28A80A8A2202A)) 
    \result[0]_i_25__0 
       (.I0(\result[0]_i_46_n_0 ),
        .I1(result[26]),
        .I2(\write_value[31]_i_2_n_0 ),
        .I3(register_b[26]),
        .I4(operand_a1),
        .I5(register_a[26]),
        .O(\result[0]_i_25__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \result[0]_i_27__0 
       (.I0(\write_output[31]_i_2_n_0 ),
        .I1(store_data[31]),
        .I2(\write_output[30]_i_1_n_0 ),
        .I3(register_b[30]),
        .I4(\write_value[31]_i_2_n_0 ),
        .I5(result[30]),
        .O(\result[0]_i_27__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \result[0]_i_28__0 
       (.I0(\write_output[29]_i_1_n_0 ),
        .I1(store_data[29]),
        .I2(\write_output[28]_i_1_n_0 ),
        .I3(register_b[28]),
        .I4(\write_value[31]_i_2_n_0 ),
        .I5(result[28]),
        .O(\result[0]_i_28__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \result[0]_i_29__0 
       (.I0(\write_output[27]_i_1_n_0 ),
        .I1(store_data[27]),
        .I2(\write_output[26]_i_1_n_0 ),
        .I3(register_b[26]),
        .I4(\write_value[31]_i_2_n_0 ),
        .I5(result[26]),
        .O(\result[0]_i_29__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBBB8888)) 
    \result[0]_i_2__0 
       (.I0(\result[0]_i_4_n_0 ),
        .I1(opcode_2[4]),
        .I2(\result[0]_i_5_n_0 ),
        .I3(\result[0]_i_6__0_n_0 ),
        .I4(\result[0]_i_7__0_n_0 ),
        .I5(opcode_2[3]),
        .O(\result[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \result[0]_i_30 
       (.I0(\write_output[25]_i_1_n_0 ),
        .I1(store_data[25]),
        .I2(\write_output[24]_i_1_n_0 ),
        .I3(register_b[24]),
        .I4(\write_value[31]_i_2_n_0 ),
        .I5(result[24]),
        .O(\result[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \result[0]_i_31 
       (.I0(result[31]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[31]),
        .I3(\write_output[31]_i_2_n_0 ),
        .I4(store_data[30]),
        .I5(\write_output[30]_i_1_n_0 ),
        .O(\result[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \result[0]_i_32 
       (.I0(result[29]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[29]),
        .I3(\write_output[29]_i_1_n_0 ),
        .I4(store_data[28]),
        .I5(\write_output[28]_i_1_n_0 ),
        .O(\result[0]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h5451454054511015)) 
    \result[0]_i_33 
       (.I0(\result[0]_i_61_n_0 ),
        .I1(result[26]),
        .I2(\write_value[31]_i_2_n_0 ),
        .I3(register_b[26]),
        .I4(operand_a1),
        .I5(register_a[26]),
        .O(\result[0]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \result[0]_i_34 
       (.I0(result[25]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[25]),
        .I3(\write_output[25]_i_1_n_0 ),
        .I4(store_data[24]),
        .I5(\write_output[24]_i_1_n_0 ),
        .O(\result[0]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \result[0]_i_36 
       (.I0(result[31]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[31]),
        .I3(\write_output[31]_i_2_n_0 ),
        .I4(store_data[30]),
        .I5(\write_output[30]_i_1_n_0 ),
        .O(\result[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \result[0]_i_37 
       (.I0(result[29]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[29]),
        .I3(\write_output[29]_i_1_n_0 ),
        .I4(store_data[28]),
        .I5(\write_output[28]_i_1_n_0 ),
        .O(\result[0]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h5451454054511015)) 
    \result[0]_i_38 
       (.I0(\result[0]_i_61_n_0 ),
        .I1(result[26]),
        .I2(\write_value[31]_i_2_n_0 ),
        .I3(register_b[26]),
        .I4(operand_a1),
        .I5(register_a[26]),
        .O(\result[0]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \result[0]_i_39 
       (.I0(result[25]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[25]),
        .I3(\write_output[25]_i_1_n_0 ),
        .I4(store_data[24]),
        .I5(\write_output[24]_i_1_n_0 ),
        .O(\result[0]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[0]_i_3__0 
       (.I0(\INPUT_BUTTONS_reg[4] [0]),
        .I1(read_input[0]),
        .I2(\INPUT_SWITCHES_reg[15] [0]),
        .I3(read_input[2]),
        .I4(\result[0]_i_8_n_0 ),
        .O(\result[0]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h8BBB8BB8)) 
    \result[0]_i_4 
       (.I0(\result[0]_i_9__0_n_0 ),
        .I1(opcode_2[2]),
        .I2(opcode_2[1]),
        .I3(\write_output[0]_i_1_n_0 ),
        .I4(store_data[0]),
        .O(\result[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEE1DD2D00000000)) 
    \result[0]_i_41__0 
       (.I0(register_a[21]),
        .I1(operand_a1),
        .I2(register_b[21]),
        .I3(\write_value[31]_i_2_n_0 ),
        .I4(result[21]),
        .I5(\result[0]_i_71_n_0 ),
        .O(\result[0]_i_41__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000A959)) 
    \result[0]_i_42 
       (.I0(\write_output[18]_i_1_n_0 ),
        .I1(register_b[18]),
        .I2(\write_value[31]_i_2_n_0 ),
        .I3(result[18]),
        .I4(\result[0]_i_72_n_0 ),
        .I5(\result[0]_i_73_n_0 ),
        .O(\result[0]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hEEE1DD2D00000000)) 
    \result[0]_i_43__0 
       (.I0(register_a[15]),
        .I1(operand_a1),
        .I2(register_b[15]),
        .I3(\write_value[31]_i_2_n_0 ),
        .I4(result[15]),
        .I5(\result[0]_i_74_n_0 ),
        .O(\result[0]_i_43__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000A959)) 
    \result[0]_i_44 
       (.I0(\write_output[12]_i_1_n_0 ),
        .I1(register_b[12]),
        .I2(\write_value[31]_i_2_n_0 ),
        .I3(result[12]),
        .I4(\result[0]_i_75_n_0 ),
        .I5(\result[0]_i_76_n_0 ),
        .O(\result[0]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \result[0]_i_45 
       (.I0(result[29]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[29]),
        .I3(\write_output[29]_i_1_n_0 ),
        .I4(store_data[28]),
        .I5(\write_output[28]_i_1_n_0 ),
        .O(\result[0]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \result[0]_i_46 
       (.I0(result[25]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[25]),
        .I3(\write_output[25]_i_1_n_0 ),
        .I4(store_data[24]),
        .I5(\write_output[24]_i_1_n_0 ),
        .O(\result[0]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hEEE1DD2D00000000)) 
    \result[0]_i_48__0 
       (.I0(register_a[21]),
        .I1(operand_a1),
        .I2(register_b[21]),
        .I3(\write_value[31]_i_2_n_0 ),
        .I4(result[21]),
        .I5(\result[0]_i_71_n_0 ),
        .O(\result[0]_i_48__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000A959)) 
    \result[0]_i_49 
       (.I0(\write_output[18]_i_1_n_0 ),
        .I1(register_b[18]),
        .I2(\write_value[31]_i_2_n_0 ),
        .I3(result[18]),
        .I4(\result[0]_i_72_n_0 ),
        .I5(\result[0]_i_73_n_0 ),
        .O(\result[0]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h0000440455555555)) 
    \result[0]_i_5 
       (.I0(opcode_2[2]),
        .I1(\result[0]_i_10__0_n_0 ),
        .I2(store_data[0]),
        .I3(\result[1]_i_9__0_n_0 ),
        .I4(\result[8]_i_15_n_0 ),
        .I5(\result[0]_i_11__0_n_0 ),
        .O(\result[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEEE1DD2D00000000)) 
    \result[0]_i_50__0 
       (.I0(register_a[15]),
        .I1(operand_a1),
        .I2(register_b[15]),
        .I3(\write_value[31]_i_2_n_0 ),
        .I4(result[15]),
        .I5(\result[0]_i_74_n_0 ),
        .O(\result[0]_i_50__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000A959)) 
    \result[0]_i_51 
       (.I0(\write_output[12]_i_1_n_0 ),
        .I1(register_b[12]),
        .I2(\write_value[31]_i_2_n_0 ),
        .I3(result[12]),
        .I4(\result[0]_i_75_n_0 ),
        .I5(\result[0]_i_76_n_0 ),
        .O(\result[0]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \result[0]_i_53 
       (.I0(\write_output[23]_i_1_n_0 ),
        .I1(store_data[23]),
        .I2(\write_output[22]_i_1_n_0 ),
        .I3(register_b[22]),
        .I4(\write_value[31]_i_2_n_0 ),
        .I5(result[22]),
        .O(\result[0]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \result[0]_i_54 
       (.I0(\write_output[21]_i_1_n_0 ),
        .I1(store_data[21]),
        .I2(\write_output[20]_i_1_n_0 ),
        .I3(register_b[20]),
        .I4(\write_value[31]_i_2_n_0 ),
        .I5(result[20]),
        .O(\result[0]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \result[0]_i_55 
       (.I0(\write_output[19]_i_1_n_0 ),
        .I1(store_data[19]),
        .I2(\write_output[18]_i_1_n_0 ),
        .I3(register_b[18]),
        .I4(\write_value[31]_i_2_n_0 ),
        .I5(result[18]),
        .O(\result[0]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \result[0]_i_56 
       (.I0(\write_output[17]_i_1_n_0 ),
        .I1(store_data[17]),
        .I2(\write_output[16]_i_1_n_0 ),
        .I3(register_b[16]),
        .I4(\write_value[31]_i_2_n_0 ),
        .I5(result[16]),
        .O(\result[0]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \result[0]_i_57 
       (.I0(result[23]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[23]),
        .I3(\write_output[23]_i_1_n_0 ),
        .I4(store_data[22]),
        .I5(\write_output[22]_i_1_n_0 ),
        .O(\result[0]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \result[0]_i_58 
       (.I0(result[21]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[21]),
        .I3(\write_output[21]_i_1_n_0 ),
        .I4(store_data[20]),
        .I5(\write_output[20]_i_1_n_0 ),
        .O(\result[0]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h5451454054511015)) 
    \result[0]_i_59 
       (.I0(\result[0]_i_72_n_0 ),
        .I1(result[18]),
        .I2(\write_value[31]_i_2_n_0 ),
        .I3(register_b[18]),
        .I4(operand_a1),
        .I5(register_a[18]),
        .O(\result[0]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \result[0]_i_60 
       (.I0(result[17]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[17]),
        .I3(\write_output[17]_i_1_n_0 ),
        .I4(store_data[16]),
        .I5(\write_output[16]_i_1_n_0 ),
        .O(\result[0]_i_60_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[0]_i_61 
       (.I0(register_a[27]),
        .I1(operand_a1),
        .I2(register_b[27]),
        .I3(\write_value[31]_i_2_n_0 ),
        .I4(result[27]),
        .O(\result[0]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \result[0]_i_63 
       (.I0(result[23]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[23]),
        .I3(\write_output[23]_i_1_n_0 ),
        .I4(store_data[22]),
        .I5(\write_output[22]_i_1_n_0 ),
        .O(\result[0]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \result[0]_i_64 
       (.I0(result[21]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[21]),
        .I3(\write_output[21]_i_1_n_0 ),
        .I4(store_data[20]),
        .I5(\write_output[20]_i_1_n_0 ),
        .O(\result[0]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'h5451454054511015)) 
    \result[0]_i_65 
       (.I0(\result[0]_i_72_n_0 ),
        .I1(result[18]),
        .I2(\write_value[31]_i_2_n_0 ),
        .I3(register_b[18]),
        .I4(operand_a1),
        .I5(register_a[18]),
        .O(\result[0]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \result[0]_i_66 
       (.I0(result[17]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[17]),
        .I3(\write_output[17]_i_1_n_0 ),
        .I4(store_data[16]),
        .I5(\write_output[16]_i_1_n_0 ),
        .O(\result[0]_i_66_n_0 ));
  LUT5 #(
    .INIT(32'hB8470000)) 
    \result[0]_i_67__0 
       (.I0(result[9]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[9]),
        .I3(\write_output[9]_i_1_n_0 ),
        .I4(\result[0]_i_95_n_0 ),
        .O(\result[0]_i_67__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \result[0]_i_68 
       (.I0(\write_output[6]_i_1_n_0 ),
        .I1(store_data[6]),
        .I2(\write_output[7]_i_1_n_0 ),
        .I3(store_data[7]),
        .I4(store_data[8]),
        .I5(\write_output[8]_i_1_n_0 ),
        .O(\result[0]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \result[0]_i_69 
       (.I0(store_data[3]),
        .I1(\write_output[3]_i_1_n_0 ),
        .I2(\write_output[4]_i_1_n_0 ),
        .I3(store_data[4]),
        .I4(\write_output[5]_i_1_n_0 ),
        .I5(store_data[5]),
        .O(\result[0]_i_69_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \result[0]_i_6__0 
       (.I0(opcode_2[2]),
        .I1(data7),
        .I2(opcode_2[1]),
        .I3(data8),
        .O(\result[0]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \result[0]_i_70 
       (.I0(store_data[0]),
        .I1(\write_output[0]_i_1_n_0 ),
        .I2(store_data[1]),
        .I3(\write_output[1]_i_1_n_0 ),
        .I4(store_data[2]),
        .I5(\write_output[2]_i_1_n_0 ),
        .O(\result[0]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \result[0]_i_71 
       (.I0(result[23]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[23]),
        .I3(\write_output[23]_i_1_n_0 ),
        .I4(store_data[22]),
        .I5(\write_output[22]_i_1_n_0 ),
        .O(\result[0]_i_71_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[0]_i_72 
       (.I0(register_a[19]),
        .I1(operand_a1),
        .I2(register_b[19]),
        .I3(\write_value[31]_i_2_n_0 ),
        .I4(result[19]),
        .O(\result[0]_i_72_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[0]_i_73 
       (.I0(register_a[20]),
        .I1(operand_a1),
        .I2(register_b[20]),
        .I3(\write_value[31]_i_2_n_0 ),
        .I4(result[20]),
        .O(\result[0]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \result[0]_i_74 
       (.I0(result[17]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[17]),
        .I3(\write_output[17]_i_1_n_0 ),
        .I4(store_data[16]),
        .I5(\write_output[16]_i_1_n_0 ),
        .O(\result[0]_i_74_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[0]_i_75 
       (.I0(register_a[13]),
        .I1(operand_a1),
        .I2(register_b[13]),
        .I3(\write_value[31]_i_2_n_0 ),
        .I4(result[13]),
        .O(\result[0]_i_75_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[0]_i_76 
       (.I0(register_a[14]),
        .I1(operand_a1),
        .I2(register_b[14]),
        .I3(\write_value[31]_i_2_n_0 ),
        .I4(result[14]),
        .O(\result[0]_i_76_n_0 ));
  LUT5 #(
    .INIT(32'hB8470000)) 
    \result[0]_i_77__0 
       (.I0(result[9]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[9]),
        .I3(\write_output[9]_i_1_n_0 ),
        .I4(\result[0]_i_95_n_0 ),
        .O(\result[0]_i_77__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \result[0]_i_78 
       (.I0(\write_output[6]_i_1_n_0 ),
        .I1(store_data[6]),
        .I2(\write_output[7]_i_1_n_0 ),
        .I3(store_data[7]),
        .I4(store_data[8]),
        .I5(\write_output[8]_i_1_n_0 ),
        .O(\result[0]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \result[0]_i_79 
       (.I0(store_data[3]),
        .I1(\write_output[3]_i_1_n_0 ),
        .I2(\write_output[4]_i_1_n_0 ),
        .I3(store_data[4]),
        .I4(\write_output[5]_i_1_n_0 ),
        .I5(store_data[5]),
        .O(\result[0]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0AFAFCFC0CFC0)) 
    \result[0]_i_7__0 
       (.I0(address_b_2[0]),
        .I1(\result_reg[3]_i_7_n_7 ),
        .I2(\result[8]_i_10_n_0 ),
        .I3(\result_reg[0]_i_14__0_n_0 ),
        .I4(program_counter_2[0]),
        .I5(\result[8]_i_8_n_0 ),
        .O(\result[0]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[0]_i_8 
       (.I0(OUT1[0]),
        .I1(read_input[1]),
        .I2(output_socket[0]),
        .O(\result[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \result[0]_i_80 
       (.I0(store_data[0]),
        .I1(\write_output[0]_i_1_n_0 ),
        .I2(store_data[1]),
        .I3(\write_output[1]_i_1_n_0 ),
        .I4(store_data[2]),
        .I5(\write_output[2]_i_1_n_0 ),
        .O(\result[0]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \result[0]_i_82 
       (.I0(\write_output[15]_i_1_n_0 ),
        .I1(store_data[15]),
        .I2(\write_output[14]_i_1_n_0 ),
        .I3(register_b[14]),
        .I4(\write_value[31]_i_2_n_0 ),
        .I5(result[14]),
        .O(\result[0]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \result[0]_i_83 
       (.I0(\write_output[13]_i_1_n_0 ),
        .I1(store_data[13]),
        .I2(\write_output[12]_i_1_n_0 ),
        .I3(register_b[12]),
        .I4(\write_value[31]_i_2_n_0 ),
        .I5(result[12]),
        .O(\result[0]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'h444444D4D4D444D4)) 
    \result[0]_i_84 
       (.I0(store_data[11]),
        .I1(\write_output[11]_i_1_n_0 ),
        .I2(\write_output[10]_i_1_n_0 ),
        .I3(register_b[10]),
        .I4(\write_value[31]_i_2_n_0 ),
        .I5(result[10]),
        .O(\result[0]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'h444444D4D4D444D4)) 
    \result[0]_i_85 
       (.I0(store_data[9]),
        .I1(\write_output[9]_i_1_n_0 ),
        .I2(\write_output[8]_i_1_n_0 ),
        .I3(register_b[8]),
        .I4(\write_value[31]_i_2_n_0 ),
        .I5(result[8]),
        .O(\result[0]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \result[0]_i_86 
       (.I0(result[15]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[15]),
        .I3(\write_output[15]_i_1_n_0 ),
        .I4(store_data[14]),
        .I5(\write_output[14]_i_1_n_0 ),
        .O(\result[0]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \result[0]_i_87 
       (.I0(result[13]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[13]),
        .I3(\write_output[13]_i_1_n_0 ),
        .I4(store_data[12]),
        .I5(\write_output[12]_i_1_n_0 ),
        .O(\result[0]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'hA95900000000A959)) 
    \result[0]_i_88 
       (.I0(\write_output[11]_i_1_n_0 ),
        .I1(register_b[11]),
        .I2(\write_value[31]_i_2_n_0 ),
        .I3(result[11]),
        .I4(\write_output[10]_i_1_n_0 ),
        .I5(store_data[10]),
        .O(\result[0]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'hA95900000000A959)) 
    \result[0]_i_89 
       (.I0(\write_output[9]_i_1_n_0 ),
        .I1(register_b[9]),
        .I2(\write_value[31]_i_2_n_0 ),
        .I3(result[9]),
        .I4(\write_output[8]_i_1_n_0 ),
        .I5(store_data[8]),
        .O(\result[0]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \result[0]_i_91 
       (.I0(result[15]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[15]),
        .I3(\write_output[15]_i_1_n_0 ),
        .I4(store_data[14]),
        .I5(\write_output[14]_i_1_n_0 ),
        .O(\result[0]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \result[0]_i_92 
       (.I0(result[13]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[13]),
        .I3(\write_output[13]_i_1_n_0 ),
        .I4(store_data[12]),
        .I5(\write_output[12]_i_1_n_0 ),
        .O(\result[0]_i_92_n_0 ));
  LUT6 #(
    .INIT(64'hA95900000000A959)) 
    \result[0]_i_93 
       (.I0(\write_output[11]_i_1_n_0 ),
        .I1(register_b[11]),
        .I2(\write_value[31]_i_2_n_0 ),
        .I3(result[11]),
        .I4(\write_output[10]_i_1_n_0 ),
        .I5(store_data[10]),
        .O(\result[0]_i_93_n_0 ));
  LUT6 #(
    .INIT(64'hA95900000000A959)) 
    \result[0]_i_94 
       (.I0(\write_output[9]_i_1_n_0 ),
        .I1(register_b[9]),
        .I2(\write_value[31]_i_2_n_0 ),
        .I3(result[9]),
        .I4(\write_output[8]_i_1_n_0 ),
        .I5(store_data[8]),
        .O(\result[0]_i_94_n_0 ));
  LUT6 #(
    .INIT(64'hA95900000000A959)) 
    \result[0]_i_95 
       (.I0(\write_output[11]_i_1_n_0 ),
        .I1(register_b[11]),
        .I2(\write_value[31]_i_2_n_0 ),
        .I3(result[11]),
        .I4(\write_output[10]_i_1_n_0 ),
        .I5(store_data[10]),
        .O(\result[0]_i_95_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \result[0]_i_96 
       (.I0(\write_output[7]_i_1_n_0 ),
        .I1(store_data[7]),
        .I2(\write_output[6]_i_1_n_0 ),
        .I3(register_b[6]),
        .I4(\write_value[31]_i_2_n_0 ),
        .I5(result[6]),
        .O(\result[0]_i_96_n_0 ));
  LUT6 #(
    .INIT(64'h02A202A2ABFB02A2)) 
    \result[0]_i_97 
       (.I0(\write_output[5]_i_1_n_0 ),
        .I1(register_b[5]),
        .I2(\write_value[31]_i_2_n_0 ),
        .I3(result[5]),
        .I4(\write_output[4]_i_1_n_0 ),
        .I5(store_data[4]),
        .O(\result[0]_i_97_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \result[0]_i_98 
       (.I0(store_data[3]),
        .I1(\write_output[3]_i_1_n_0 ),
        .I2(\write_output[2]_i_1_n_0 ),
        .I3(store_data[2]),
        .O(\result[0]_i_98_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \result[0]_i_99 
       (.I0(store_data[1]),
        .I1(\write_output[1]_i_1_n_0 ),
        .I2(\write_output[0]_i_1_n_0 ),
        .I3(store_data[0]),
        .O(\result[0]_i_99_n_0 ));
  LUT6 #(
    .INIT(64'h1F101F1F1F101010)) 
    \result[0]_i_9__0 
       (.I0(\result[8]_i_41_n_0 ),
        .I1(\result[0]_i_15__0_n_0 ),
        .I2(opcode_2[1]),
        .I3(data12[0]),
        .I4(opcode_2[0]),
        .I5(data11),
        .O(\result[0]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'h0707077777770777)) 
    \result[10]_i_10__0 
       (.I0(\result[31]_i_16_n_0 ),
        .I1(data12[10]),
        .I2(\result[31]_i_14_n_0 ),
        .I3(\result[11]_i_11_n_0 ),
        .I4(store_data[0]),
        .I5(\result[10]_i_11__0_n_0 ),
        .O(\result[10]_i_10__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[10]_i_11__0 
       (.I0(\result[8]_i_48_n_0 ),
        .I1(store_data[1]),
        .I2(\result[12]_i_18_n_0 ),
        .O(\result[10]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'hF444FFFFF4440000)) 
    \result[10]_i_2 
       (.I0(\result[15]_i_4_n_0 ),
        .I1(\INPUT_SWITCHES_reg[15] [10]),
        .I2(\result[31]_i_6__0_n_0 ),
        .I3(output_socket[10]),
        .I4(state[1]),
        .I5(load_data[10]),
        .O(\result[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFAEFFFFFFAE)) 
    \result[10]_i_3 
       (.I0(\result[10]_i_4__0_n_0 ),
        .I1(data2[10]),
        .I2(\result[14]_i_6_n_0 ),
        .I3(\result[10]_i_5__0_n_0 ),
        .I4(opcode_2[4]),
        .I5(\result_reg[10]_i_6_n_0 ),
        .O(\result[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000CA)) 
    \result[10]_i_4__0 
       (.I0(literal_2[10]),
        .I1(\result_reg[8]_i_11_n_5 ),
        .I2(opcode_2[0]),
        .I3(opcode_2[1]),
        .I4(opcode_2[2]),
        .I5(opcode_2[3]),
        .O(\result[10]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h00008A80AAAAAAAA)) 
    \result[10]_i_5__0 
       (.I0(\result[8]_i_12_n_0 ),
        .I1(\result[11]_i_7__0_n_0 ),
        .I2(store_data[0]),
        .I3(\result[10]_i_7__1_n_0 ),
        .I4(\result[8]_i_15_n_0 ),
        .I5(\result[10]_i_8__0_n_0 ),
        .O(\result[10]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \result[10]_i_7__1 
       (.I0(\result[8]_i_37_n_0 ),
        .I1(store_data[2]),
        .I2(\result[8]_i_38_n_0 ),
        .I3(\result[12]_i_16_n_0 ),
        .I4(store_data[1]),
        .O(\result[10]_i_7__1_n_0 ));
  LUT5 #(
    .INIT(32'h557FFF7F)) 
    \result[10]_i_8__0 
       (.I0(opcode_2[1]),
        .I1(store_data[10]),
        .I2(\write_output[10]_i_1_n_0 ),
        .I3(opcode_2[0]),
        .I4(data6[10]),
        .O(\result[10]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'h88899989)) 
    \result[10]_i_9__0 
       (.I0(opcode_2[1]),
        .I1(\write_output[10]_i_1_n_0 ),
        .I2(register_b[10]),
        .I3(operand_b1),
        .I4(result[10]),
        .O(\result[10]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'h0707077777770777)) 
    \result[11]_i_10 
       (.I0(\result[31]_i_16_n_0 ),
        .I1(data12[11]),
        .I2(\result[31]_i_14_n_0 ),
        .I3(\result[12]_i_17_n_0 ),
        .I4(store_data[0]),
        .I5(\result[11]_i_11_n_0 ),
        .O(\result[11]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[11]_i_11 
       (.I0(\result[8]_i_50_n_0 ),
        .I1(store_data[1]),
        .I2(\result[13]_i_13__0_n_0 ),
        .O(\result[11]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hF444FFFFF4440000)) 
    \result[11]_i_2__0 
       (.I0(\result[15]_i_4_n_0 ),
        .I1(\INPUT_SWITCHES_reg[15] [11]),
        .I2(\result[31]_i_6__0_n_0 ),
        .I3(output_socket[11]),
        .I4(state[1]),
        .I5(load_data[11]),
        .O(\result[11]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFAEFFFFFFAE)) 
    \result[11]_i_3__0 
       (.I0(\result[11]_i_4_n_0 ),
        .I1(data2[11]),
        .I2(\result[14]_i_6_n_0 ),
        .I3(\result[11]_i_5_n_0 ),
        .I4(opcode_2[4]),
        .I5(\result_reg[11]_i_6_n_0 ),
        .O(\result[11]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000CA)) 
    \result[11]_i_4 
       (.I0(literal_2[11]),
        .I1(\result_reg[8]_i_11_n_4 ),
        .I2(opcode_2[0]),
        .I3(opcode_2[1]),
        .I4(opcode_2[2]),
        .I5(opcode_2[3]),
        .O(\result[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00008A80AAAAAAAA)) 
    \result[11]_i_5 
       (.I0(\result[8]_i_12_n_0 ),
        .I1(\result[12]_i_12_n_0 ),
        .I2(store_data[0]),
        .I3(\result[11]_i_7__0_n_0 ),
        .I4(\result[8]_i_15_n_0 ),
        .I5(\result[11]_i_8_n_0 ),
        .O(\result[11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \result[11]_i_7__0 
       (.I0(\result[8]_i_33_n_0 ),
        .I1(store_data[2]),
        .I2(\result[8]_i_34_n_0 ),
        .I3(\result[13]_i_11__0_n_0 ),
        .I4(store_data[1]),
        .O(\result[11]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'h557FFF7F)) 
    \result[11]_i_8 
       (.I0(opcode_2[1]),
        .I1(store_data[11]),
        .I2(\write_output[11]_i_1_n_0 ),
        .I3(opcode_2[0]),
        .I4(data6[11]),
        .O(\result[11]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h88899989)) 
    \result[11]_i_9 
       (.I0(opcode_2[1]),
        .I1(\write_output[11]_i_1_n_0 ),
        .I2(register_b[11]),
        .I3(operand_b1),
        .I4(result[11]),
        .O(\result[11]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[12]_i_12 
       (.I0(\result[14]_i_16_n_0 ),
        .I1(store_data[1]),
        .I2(\result[12]_i_16_n_0 ),
        .O(\result[12]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h557FFF7F)) 
    \result[12]_i_13 
       (.I0(opcode_2[1]),
        .I1(store_data[12]),
        .I2(\write_output[12]_i_1_n_0 ),
        .I3(opcode_2[0]),
        .I4(data6[12]),
        .O(\result[12]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h88899989)) 
    \result[12]_i_14 
       (.I0(opcode_2[1]),
        .I1(\write_output[12]_i_1_n_0 ),
        .I2(register_b[12]),
        .I3(operand_b1),
        .I4(result[12]),
        .O(\result[12]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0707077777770777)) 
    \result[12]_i_15 
       (.I0(\result[31]_i_16_n_0 ),
        .I1(data12[12]),
        .I2(\result[31]_i_14_n_0 ),
        .I3(\result[13]_i_12__0_n_0 ),
        .I4(store_data[0]),
        .I5(\result[12]_i_17_n_0 ),
        .O(\result[12]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \result[12]_i_16 
       (.I0(\write_output[24]_i_1_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[16]_i_1_n_0 ),
        .I3(store_data[4]),
        .I4(store_data[2]),
        .I5(\result[8]_i_39_n_0 ),
        .O(\result[12]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[12]_i_17 
       (.I0(\result[12]_i_18_n_0 ),
        .I1(store_data[1]),
        .I2(\result[14]_i_18_n_0 ),
        .O(\result[12]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \result[12]_i_18 
       (.I0(\write_output[5]_i_1_n_0 ),
        .I1(store_data[2]),
        .I2(\write_output[1]_i_1_n_0 ),
        .I3(store_data[3]),
        .I4(\write_output[9]_i_1_n_0 ),
        .I5(store_data[4]),
        .O(\result[12]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hF444FFFFF4440000)) 
    \result[12]_i_2__0 
       (.I0(\result[15]_i_4_n_0 ),
        .I1(\INPUT_SWITCHES_reg[15] [12]),
        .I2(\result[31]_i_6__0_n_0 ),
        .I3(output_socket[12]),
        .I4(state[1]),
        .I5(load_data[12]),
        .O(\result[12]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFAEFFFFFFAE)) 
    \result[12]_i_3__0 
       (.I0(\result[12]_i_4_n_0 ),
        .I1(data2[12]),
        .I2(\result[14]_i_6_n_0 ),
        .I3(\result[12]_i_6_n_0 ),
        .I4(opcode_2[4]),
        .I5(\result_reg[12]_i_7_n_0 ),
        .O(\result[12]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000CA)) 
    \result[12]_i_4 
       (.I0(literal_2[12]),
        .I1(\result_reg[15]_i_10_n_7 ),
        .I2(opcode_2[0]),
        .I3(opcode_2[1]),
        .I4(opcode_2[2]),
        .I5(opcode_2[3]),
        .O(\result[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00008A80AAAAAAAA)) 
    \result[12]_i_6 
       (.I0(\result[8]_i_12_n_0 ),
        .I1(\result[13]_i_7_n_0 ),
        .I2(store_data[0]),
        .I3(\result[12]_i_12_n_0 ),
        .I4(\result[8]_i_15_n_0 ),
        .I5(\result[12]_i_13_n_0 ),
        .O(\result[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0707077777770777)) 
    \result[13]_i_10 
       (.I0(\result[31]_i_16_n_0 ),
        .I1(data12[13]),
        .I2(\result[31]_i_14_n_0 ),
        .I3(\result[14]_i_17_n_0 ),
        .I4(store_data[0]),
        .I5(\result[13]_i_12__0_n_0 ),
        .O(\result[13]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \result[13]_i_11__0 
       (.I0(\write_output[25]_i_1_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[17]_i_1_n_0 ),
        .I3(store_data[4]),
        .I4(store_data[2]),
        .I5(\result[8]_i_35_n_0 ),
        .O(\result[13]_i_11__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[13]_i_12__0 
       (.I0(\result[13]_i_13__0_n_0 ),
        .I1(store_data[1]),
        .I2(\result[15]_i_32_n_0 ),
        .O(\result[13]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \result[13]_i_13__0 
       (.I0(\write_output[6]_i_1_n_0 ),
        .I1(store_data[2]),
        .I2(\write_output[2]_i_1_n_0 ),
        .I3(store_data[3]),
        .I4(\write_output[10]_i_1_n_0 ),
        .I5(store_data[4]),
        .O(\result[13]_i_13__0_n_0 ));
  LUT6 #(
    .INIT(64'hF444FFFFF4440000)) 
    \result[13]_i_2__0 
       (.I0(\result[15]_i_4_n_0 ),
        .I1(\INPUT_SWITCHES_reg[15] [13]),
        .I2(\result[31]_i_6__0_n_0 ),
        .I3(output_socket[13]),
        .I4(state[1]),
        .I5(load_data[13]),
        .O(\result[13]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFAEFFFFFFAE)) 
    \result[13]_i_3 
       (.I0(\result[13]_i_4__0_n_0 ),
        .I1(data2[13]),
        .I2(\result[14]_i_6_n_0 ),
        .I3(\result[13]_i_5_n_0 ),
        .I4(opcode_2[4]),
        .I5(\result_reg[13]_i_6_n_0 ),
        .O(\result[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000CA)) 
    \result[13]_i_4__0 
       (.I0(literal_2[13]),
        .I1(\result_reg[15]_i_10_n_6 ),
        .I2(opcode_2[0]),
        .I3(opcode_2[1]),
        .I4(opcode_2[2]),
        .I5(opcode_2[3]),
        .O(\result[13]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h00008A80AAAAAAAA)) 
    \result[13]_i_5 
       (.I0(\result[8]_i_12_n_0 ),
        .I1(\result[14]_i_12_n_0 ),
        .I2(store_data[0]),
        .I3(\result[13]_i_7_n_0 ),
        .I4(\result[8]_i_15_n_0 ),
        .I5(\result[13]_i_8_n_0 ),
        .O(\result[13]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[13]_i_7 
       (.I0(\result[15]_i_24_n_0 ),
        .I1(store_data[1]),
        .I2(\result[13]_i_11__0_n_0 ),
        .O(\result[13]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h557FFF7F)) 
    \result[13]_i_8 
       (.I0(opcode_2[1]),
        .I1(store_data[13]),
        .I2(\write_output[13]_i_1_n_0 ),
        .I3(opcode_2[0]),
        .I4(data6[13]),
        .O(\result[13]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8A959590859)) 
    \result[13]_i_9 
       (.I0(opcode_2[1]),
        .I1(register_a[13]),
        .I2(operand_a1),
        .I3(register_b[13]),
        .I4(operand_b1),
        .I5(result[13]),
        .O(\result[13]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[14]_i_12 
       (.I0(\result[16]_i_12_n_0 ),
        .I1(store_data[1]),
        .I2(\result[14]_i_16_n_0 ),
        .O(\result[14]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h557FFF7F)) 
    \result[14]_i_13 
       (.I0(opcode_2[1]),
        .I1(store_data[14]),
        .I2(\write_output[14]_i_1_n_0 ),
        .I3(opcode_2[0]),
        .I4(data6[14]),
        .O(\result[14]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8A959590859)) 
    \result[14]_i_14 
       (.I0(opcode_2[1]),
        .I1(register_a[14]),
        .I2(operand_a1),
        .I3(register_b[14]),
        .I4(operand_b1),
        .I5(result[14]),
        .O(\result[14]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0707077777770777)) 
    \result[14]_i_15 
       (.I0(\result[31]_i_16_n_0 ),
        .I1(data12[14]),
        .I2(\result[31]_i_14_n_0 ),
        .I3(\result[15]_i_14_n_0 ),
        .I4(store_data[0]),
        .I5(\result[14]_i_17_n_0 ),
        .O(\result[14]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h3022FFFF30220000)) 
    \result[14]_i_16 
       (.I0(\write_output[18]_i_1_n_0 ),
        .I1(store_data[4]),
        .I2(\write_output[26]_i_1_n_0 ),
        .I3(store_data[3]),
        .I4(store_data[2]),
        .I5(\result[8]_i_37_n_0 ),
        .O(\result[14]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[14]_i_17 
       (.I0(\result[14]_i_18_n_0 ),
        .I1(store_data[1]),
        .I2(\result[16]_i_13_n_0 ),
        .O(\result[14]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033B800B8)) 
    \result[14]_i_18 
       (.I0(\write_output[7]_i_1_n_0 ),
        .I1(store_data[2]),
        .I2(\write_output[11]_i_1_n_0 ),
        .I3(store_data[3]),
        .I4(\write_output[3]_i_1_n_0 ),
        .I5(store_data[4]),
        .O(\result[14]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hF444FFFFF4440000)) 
    \result[14]_i_2__0 
       (.I0(\result[15]_i_4_n_0 ),
        .I1(\INPUT_SWITCHES_reg[15] [14]),
        .I2(\result[31]_i_6__0_n_0 ),
        .I3(output_socket[14]),
        .I4(state[1]),
        .I5(load_data[14]),
        .O(\result[14]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFAEFFFFFFAE)) 
    \result[14]_i_3__0 
       (.I0(\result[14]_i_4_n_0 ),
        .I1(data2[14]),
        .I2(\result[14]_i_6_n_0 ),
        .I3(\result[14]_i_7_n_0 ),
        .I4(opcode_2[4]),
        .I5(\result_reg[14]_i_8_n_0 ),
        .O(\result[14]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000CA)) 
    \result[14]_i_4 
       (.I0(literal_2[14]),
        .I1(\result_reg[15]_i_10_n_5 ),
        .I2(opcode_2[0]),
        .I3(opcode_2[1]),
        .I4(opcode_2[2]),
        .I5(opcode_2[3]),
        .O(\result[14]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \result[14]_i_6 
       (.I0(opcode_2[1]),
        .I1(opcode_2[2]),
        .I2(opcode_2[3]),
        .O(\result[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00008A80AAAAAAAA)) 
    \result[14]_i_7 
       (.I0(\result[8]_i_12_n_0 ),
        .I1(\result[15]_i_12_n_0 ),
        .I2(store_data[0]),
        .I3(\result[14]_i_12_n_0 ),
        .I4(\result[8]_i_15_n_0 ),
        .I5(\result[14]_i_13_n_0 ),
        .O(\result[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \result[15]_i_11 
       (.I0(data6[15]),
        .I1(opcode_2[0]),
        .I2(\write_output[15]_i_1_n_0 ),
        .I3(register_b[15]),
        .I4(\write_value[31]_i_2_n_0 ),
        .I5(result[15]),
        .O(\result[15]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[15]_i_12 
       (.I0(\result[17]_i_12_n_0 ),
        .I1(store_data[1]),
        .I2(\result[15]_i_24_n_0 ),
        .O(\result[15]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[15]_i_14 
       (.I0(\result[15]_i_32_n_0 ),
        .I1(store_data[1]),
        .I2(\result[17]_i_13_n_0 ),
        .O(\result[15]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[15]_i_15 
       (.I0(result[15]),
        .I1(operand_a1),
        .I2(register_a[15]),
        .O(\result[15]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[15]_i_16 
       (.I0(result[14]),
        .I1(operand_a1),
        .I2(register_a[14]),
        .O(\result[15]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[15]_i_17 
       (.I0(result[13]),
        .I1(operand_a1),
        .I2(register_a[13]),
        .O(\result[15]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[15]_i_18 
       (.I0(result[12]),
        .I1(operand_a1),
        .I2(register_a[12]),
        .O(\result[15]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \result[15]_i_19 
       (.I0(register_a[15]),
        .I1(operand_a1),
        .I2(result[15]),
        .I3(literal_2[15]),
        .O(\result[15]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \result[15]_i_20 
       (.I0(register_a[14]),
        .I1(operand_a1),
        .I2(result[14]),
        .I3(literal_2[14]),
        .O(\result[15]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \result[15]_i_21 
       (.I0(register_a[13]),
        .I1(operand_a1),
        .I2(result[13]),
        .I3(literal_2[13]),
        .O(\result[15]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[15]_i_22 
       (.I0(\write_output[12]_i_1_n_0 ),
        .I1(literal_2[12]),
        .O(\result[15]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \result[15]_i_24 
       (.I0(\write_output[27]_i_1_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[19]_i_1_n_0 ),
        .I3(store_data[4]),
        .I4(store_data[2]),
        .I5(\result[8]_i_33_n_0 ),
        .O(\result[15]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[15]_i_25 
       (.I0(result[15]),
        .I1(operand_a1),
        .I2(register_a[15]),
        .O(\result[15]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[15]_i_26 
       (.I0(result[14]),
        .I1(operand_a1),
        .I2(register_a[14]),
        .O(\result[15]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[15]_i_27 
       (.I0(result[13]),
        .I1(operand_a1),
        .I2(register_a[13]),
        .O(\result[15]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[15]_i_28__0 
       (.I0(result[15]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[15]),
        .I3(operand_a1),
        .I4(register_a[15]),
        .O(\result[15]_i_28__0_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[15]_i_29__0 
       (.I0(result[14]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[14]),
        .I3(operand_a1),
        .I4(register_a[14]),
        .O(\result[15]_i_29__0_n_0 ));
  LUT6 #(
    .INIT(64'hF444FFFFF4440000)) 
    \result[15]_i_2__0 
       (.I0(\result[15]_i_4_n_0 ),
        .I1(\INPUT_SWITCHES_reg[15] [15]),
        .I2(\result[31]_i_6__0_n_0 ),
        .I3(output_socket[15]),
        .I4(state[1]),
        .I5(load_data[15]),
        .O(\result[15]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[15]_i_30__0 
       (.I0(result[13]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[13]),
        .I3(operand_a1),
        .I4(register_a[13]),
        .O(\result[15]_i_30__0_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \result[15]_i_31 
       (.I0(result[12]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[12]),
        .I3(\write_output[12]_i_1_n_0 ),
        .O(\result[15]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \result[15]_i_32 
       (.I0(\write_output[0]_i_1_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[8]_i_1_n_0 ),
        .I3(store_data[4]),
        .I4(store_data[2]),
        .I5(\result[15]_i_40_n_0 ),
        .O(\result[15]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[15]_i_33 
       (.I0(result[15]),
        .I1(operand_a1),
        .I2(register_a[15]),
        .O(\result[15]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[15]_i_34 
       (.I0(result[14]),
        .I1(operand_a1),
        .I2(register_a[14]),
        .O(\result[15]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[15]_i_35 
       (.I0(result[13]),
        .I1(operand_a1),
        .I2(register_a[13]),
        .O(\result[15]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[15]_i_36 
       (.I0(register_a[15]),
        .I1(operand_a1),
        .I2(register_b[15]),
        .I3(\write_value[31]_i_2_n_0 ),
        .I4(result[15]),
        .O(\result[15]_i_36_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[15]_i_37 
       (.I0(register_a[14]),
        .I1(operand_a1),
        .I2(register_b[14]),
        .I3(\write_value[31]_i_2_n_0 ),
        .I4(result[14]),
        .O(\result[15]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[15]_i_38 
       (.I0(register_a[13]),
        .I1(operand_a1),
        .I2(register_b[13]),
        .I3(\write_value[31]_i_2_n_0 ),
        .I4(result[13]),
        .O(\result[15]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \result[15]_i_39 
       (.I0(\write_output[12]_i_1_n_0 ),
        .I1(register_b[12]),
        .I2(\write_value[31]_i_2_n_0 ),
        .I3(result[12]),
        .O(\result[15]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h7474747774747474)) 
    \result[15]_i_3__0 
       (.I0(\result_reg[15]_i_5_n_0 ),
        .I1(opcode_2[4]),
        .I2(\result[15]_i_6_n_0 ),
        .I3(\result[15]_i_7_n_0 ),
        .I4(opcode_2[2]),
        .I5(opcode_2[3]),
        .O(\result[15]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \result[15]_i_4 
       (.I0(read_input[0]),
        .I1(read_input[2]),
        .O(\result[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \result[15]_i_40 
       (.I0(\write_output[4]_i_1_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[12]_i_1_n_0 ),
        .I3(store_data[4]),
        .O(\result[15]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hFF00B8B800000000)) 
    \result[15]_i_6 
       (.I0(literal_2[15]),
        .I1(\result[8]_i_8_n_0 ),
        .I2(\result_reg[15]_i_10_n_4 ),
        .I3(data2[15]),
        .I4(opcode_2[1]),
        .I5(\state[0]_i_4_n_0 ),
        .O(\result[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h7077707070777777)) 
    \result[15]_i_7 
       (.I0(\result[15]_i_11_n_0 ),
        .I1(opcode_2[1]),
        .I2(\result[8]_i_15_n_0 ),
        .I3(\result[16]_i_10_n_0 ),
        .I4(store_data[0]),
        .I5(\result[15]_i_12_n_0 ),
        .O(\result[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8A959590859)) 
    \result[15]_i_8 
       (.I0(opcode_2[1]),
        .I1(register_a[15]),
        .I2(operand_a1),
        .I3(register_b[15]),
        .I4(operand_b1),
        .I5(result[15]),
        .O(\result[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0707077777770777)) 
    \result[15]_i_9 
       (.I0(\result[31]_i_16_n_0 ),
        .I1(data12[15]),
        .I2(\result[31]_i_14_n_0 ),
        .I3(\result[16]_i_11_n_0 ),
        .I4(store_data[0]),
        .I5(\result[15]_i_14_n_0 ),
        .O(\result[15]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[16]_i_10 
       (.I0(\result[18]_i_12_n_0 ),
        .I1(store_data[1]),
        .I2(\result[16]_i_12_n_0 ),
        .O(\result[16]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[16]_i_11 
       (.I0(\result[16]_i_13_n_0 ),
        .I1(store_data[1]),
        .I2(\result[18]_i_13_n_0 ),
        .O(\result[16]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h88888888B8BBB888)) 
    \result[16]_i_12 
       (.I0(\result[16]_i_14_n_0 ),
        .I1(store_data[2]),
        .I2(\write_output[24]_i_1_n_0 ),
        .I3(store_data[3]),
        .I4(\write_output[16]_i_1_n_0 ),
        .I5(store_data[4]),
        .O(\result[16]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \result[16]_i_13 
       (.I0(\write_output[1]_i_1_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[9]_i_1_n_0 ),
        .I3(store_data[4]),
        .I4(store_data[2]),
        .I5(\result[16]_i_15_n_0 ),
        .O(\result[16]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBB888B8)) 
    \result[16]_i_14 
       (.I0(\write_output[28]_i_1_n_0 ),
        .I1(store_data[3]),
        .I2(register_a[20]),
        .I3(operand_a1),
        .I4(result[20]),
        .I5(store_data[4]),
        .O(\result[16]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBB888B8)) 
    \result[16]_i_15 
       (.I0(\write_output[5]_i_1_n_0 ),
        .I1(store_data[3]),
        .I2(register_a[13]),
        .I3(operand_a1),
        .I4(result[13]),
        .I5(store_data[4]),
        .O(\result[16]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h222222E2)) 
    \result[16]_i_2__0 
       (.I0(load_data[16]),
        .I1(state[1]),
        .I2(output_socket[16]),
        .I3(read_input[1]),
        .I4(read_input[2]),
        .O(\result[16]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB88888B88)) 
    \result[16]_i_3__0 
       (.I0(\result_reg[16]_i_4_n_0 ),
        .I1(opcode_2[4]),
        .I2(\result[16]_i_5_n_0 ),
        .I3(opcode_2[3]),
        .I4(opcode_2[2]),
        .I5(\result[16]_i_6_n_0 ),
        .O(\result[16]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h7070707777777077)) 
    \result[16]_i_5 
       (.I0(\result[16]_i_9_n_0 ),
        .I1(opcode_2[1]),
        .I2(\result[8]_i_15_n_0 ),
        .I3(\result[16]_i_10_n_0 ),
        .I4(store_data[0]),
        .I5(\result[17]_i_10_n_0 ),
        .O(\result[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF00B8B800000000)) 
    \result[16]_i_6 
       (.I0(literal_2[15]),
        .I1(\result[8]_i_8_n_0 ),
        .I2(\result_reg[19]_i_11_n_7 ),
        .I3(data2[16]),
        .I4(opcode_2[1]),
        .I5(\state[0]_i_4_n_0 ),
        .O(\result[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h57575756A6A6F7A6)) 
    \result[16]_i_7 
       (.I0(opcode_2[1]),
        .I1(register_a[16]),
        .I2(operand_a1),
        .I3(register_b[16]),
        .I4(operand_b1),
        .I5(result[16]),
        .O(\result[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA280A280A280)) 
    \result[16]_i_8 
       (.I0(\result[31]_i_14_n_0 ),
        .I1(store_data[0]),
        .I2(\result[16]_i_11_n_0 ),
        .I3(\result[17]_i_11_n_0 ),
        .I4(\result[31]_i_16_n_0 ),
        .I5(data12[16]),
        .O(\result[16]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \result[16]_i_9 
       (.I0(data6[16]),
        .I1(opcode_2[0]),
        .I2(\write_output[16]_i_1_n_0 ),
        .I3(register_b[16]),
        .I4(\write_value[31]_i_2_n_0 ),
        .I5(result[16]),
        .O(\result[16]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[17]_i_10 
       (.I0(\result[19]_i_15_n_0 ),
        .I1(store_data[1]),
        .I2(\result[17]_i_12_n_0 ),
        .O(\result[17]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[17]_i_11 
       (.I0(\result[17]_i_13_n_0 ),
        .I1(store_data[1]),
        .I2(\result[19]_i_20_n_0 ),
        .O(\result[17]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \result[17]_i_12 
       (.I0(\write_output[29]_i_1_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[21]_i_1_n_0 ),
        .I3(store_data[4]),
        .I4(store_data[2]),
        .I5(\result[17]_i_14_n_0 ),
        .O(\result[17]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \result[17]_i_13 
       (.I0(\write_output[2]_i_1_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[10]_i_1_n_0 ),
        .I3(store_data[4]),
        .I4(store_data[2]),
        .I5(\result[17]_i_15_n_0 ),
        .O(\result[17]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E2FFE200)) 
    \result[17]_i_14 
       (.I0(register_a[25]),
        .I1(operand_a1),
        .I2(result[25]),
        .I3(store_data[3]),
        .I4(\write_output[17]_i_1_n_0 ),
        .I5(store_data[4]),
        .O(\result[17]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBB888B8)) 
    \result[17]_i_15 
       (.I0(\write_output[6]_i_1_n_0 ),
        .I1(store_data[3]),
        .I2(register_a[14]),
        .I3(operand_a1),
        .I4(result[14]),
        .I5(store_data[4]),
        .O(\result[17]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h222222E2)) 
    \result[17]_i_2__0 
       (.I0(load_data[17]),
        .I1(state[1]),
        .I2(output_socket[17]),
        .I3(read_input[1]),
        .I4(read_input[2]),
        .O(\result[17]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB88888B88)) 
    \result[17]_i_3 
       (.I0(\result_reg[17]_i_4_n_0 ),
        .I1(opcode_2[4]),
        .I2(\result[17]_i_5_n_0 ),
        .I3(opcode_2[3]),
        .I4(opcode_2[2]),
        .I5(\result[17]_i_6_n_0 ),
        .O(\result[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7070707777777077)) 
    \result[17]_i_5 
       (.I0(\result[17]_i_9_n_0 ),
        .I1(opcode_2[1]),
        .I2(\result[8]_i_15_n_0 ),
        .I3(\result[17]_i_10_n_0 ),
        .I4(store_data[0]),
        .I5(\result[18]_i_10_n_0 ),
        .O(\result[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000004500000040)) 
    \result[17]_i_6 
       (.I0(opcode_2[3]),
        .I1(\result_reg[19]_i_11_n_6 ),
        .I2(opcode_2[0]),
        .I3(opcode_2[1]),
        .I4(opcode_2[2]),
        .I5(literal_2[15]),
        .O(\result[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h57575756A6A6F7A6)) 
    \result[17]_i_7 
       (.I0(opcode_2[1]),
        .I1(register_a[17]),
        .I2(operand_a1),
        .I3(register_b[17]),
        .I4(operand_b1),
        .I5(result[17]),
        .O(\result[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB080B080B080)) 
    \result[17]_i_8 
       (.I0(\result[17]_i_11_n_0 ),
        .I1(store_data[0]),
        .I2(\result[31]_i_14_n_0 ),
        .I3(\result[18]_i_11_n_0 ),
        .I4(\result[31]_i_16_n_0 ),
        .I5(data12[17]),
        .O(\result[17]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \result[17]_i_9 
       (.I0(data6[17]),
        .I1(opcode_2[0]),
        .I2(\write_output[17]_i_1_n_0 ),
        .I3(register_b[17]),
        .I4(\write_value[31]_i_2_n_0 ),
        .I5(result[17]),
        .O(\result[17]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[18]_i_10 
       (.I0(\result[20]_i_12_n_0 ),
        .I1(store_data[1]),
        .I2(\result[18]_i_12_n_0 ),
        .O(\result[18]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[18]_i_11 
       (.I0(\result[18]_i_13_n_0 ),
        .I1(store_data[1]),
        .I2(\result[20]_i_13_n_0 ),
        .O(\result[18]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \result[18]_i_12 
       (.I0(\write_output[30]_i_1_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[22]_i_1_n_0 ),
        .I3(store_data[4]),
        .I4(store_data[2]),
        .I5(\result[18]_i_14_n_0 ),
        .O(\result[18]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \result[18]_i_13 
       (.I0(\write_output[11]_i_1_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[3]_i_1_n_0 ),
        .I3(store_data[4]),
        .I4(store_data[2]),
        .I5(\result[18]_i_15_n_0 ),
        .O(\result[18]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00FF000000E200E2)) 
    \result[18]_i_14 
       (.I0(register_a[18]),
        .I1(operand_a1),
        .I2(result[18]),
        .I3(store_data[4]),
        .I4(\write_output[26]_i_1_n_0 ),
        .I5(store_data[3]),
        .O(\result[18]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBB888B8)) 
    \result[18]_i_15 
       (.I0(\write_output[7]_i_1_n_0 ),
        .I1(store_data[3]),
        .I2(register_a[15]),
        .I3(operand_a1),
        .I4(result[15]),
        .I5(store_data[4]),
        .O(\result[18]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h222222E2)) 
    \result[18]_i_2__0 
       (.I0(load_data[18]),
        .I1(state[1]),
        .I2(output_socket[18]),
        .I3(read_input[1]),
        .I4(read_input[2]),
        .O(\result[18]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB88888B88)) 
    \result[18]_i_3 
       (.I0(\result_reg[18]_i_4_n_0 ),
        .I1(opcode_2[4]),
        .I2(\result[18]_i_5_n_0 ),
        .I3(opcode_2[3]),
        .I4(opcode_2[2]),
        .I5(\result[18]_i_6_n_0 ),
        .O(\result[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7070707777777077)) 
    \result[18]_i_5 
       (.I0(\result[18]_i_9_n_0 ),
        .I1(opcode_2[1]),
        .I2(\result[8]_i_15_n_0 ),
        .I3(\result[18]_i_10_n_0 ),
        .I4(store_data[0]),
        .I5(\result[19]_i_10_n_0 ),
        .O(\result[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000004500000040)) 
    \result[18]_i_6 
       (.I0(opcode_2[3]),
        .I1(\result_reg[19]_i_11_n_5 ),
        .I2(opcode_2[0]),
        .I3(opcode_2[1]),
        .I4(opcode_2[2]),
        .I5(literal_2[15]),
        .O(\result[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h57575756A6A6F7A6)) 
    \result[18]_i_7 
       (.I0(opcode_2[1]),
        .I1(register_a[18]),
        .I2(operand_a1),
        .I3(register_b[18]),
        .I4(operand_b1),
        .I5(result[18]),
        .O(\result[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB080B080B080)) 
    \result[18]_i_8 
       (.I0(\result[18]_i_11_n_0 ),
        .I1(store_data[0]),
        .I2(\result[31]_i_14_n_0 ),
        .I3(\result[19]_i_12_n_0 ),
        .I4(\result[31]_i_16_n_0 ),
        .I5(data12[18]),
        .O(\result[18]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \result[18]_i_9 
       (.I0(data6[18]),
        .I1(opcode_2[0]),
        .I2(\write_output[18]_i_1_n_0 ),
        .I3(register_b[18]),
        .I4(\write_value[31]_i_2_n_0 ),
        .I5(result[18]),
        .O(\result[18]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[19]_i_10 
       (.I0(\result[21]_i_12_n_0 ),
        .I1(store_data[1]),
        .I2(\result[19]_i_15_n_0 ),
        .O(\result[19]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[19]_i_12 
       (.I0(\result[19]_i_20_n_0 ),
        .I1(store_data[1]),
        .I2(\result[21]_i_13_n_0 ),
        .O(\result[19]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h88888888B8BBB888)) 
    \result[19]_i_15 
       (.I0(\result[19]_i_37_n_0 ),
        .I1(store_data[2]),
        .I2(\write_output[27]_i_1_n_0 ),
        .I3(store_data[3]),
        .I4(\write_output[19]_i_1_n_0 ),
        .I5(store_data[4]),
        .O(\result[19]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[19]_i_16 
       (.I0(result[19]),
        .I1(operand_a1),
        .I2(register_a[19]),
        .O(\result[19]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[19]_i_17 
       (.I0(result[18]),
        .I1(operand_a1),
        .I2(register_a[18]),
        .O(\result[19]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[19]_i_18 
       (.I0(result[17]),
        .I1(operand_a1),
        .I2(register_a[17]),
        .O(\result[19]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[19]_i_19 
       (.I0(result[16]),
        .I1(operand_a1),
        .I2(register_a[16]),
        .O(\result[19]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    \result[19]_i_2 
       (.I0(output_socket[19]),
        .I1(read_input[2]),
        .I2(read_input[1]),
        .I3(state[1]),
        .I4(load_data[19]),
        .O(\result[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \result[19]_i_20 
       (.I0(\write_output[4]_i_1_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[12]_i_1_n_0 ),
        .I3(store_data[4]),
        .I4(store_data[2]),
        .I5(\result[23]_i_20_n_0 ),
        .O(\result[19]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[19]_i_21 
       (.I0(result[19]),
        .I1(operand_a1),
        .I2(register_a[19]),
        .O(\result[19]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[19]_i_22 
       (.I0(result[18]),
        .I1(operand_a1),
        .I2(register_a[18]),
        .O(\result[19]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[19]_i_23 
       (.I0(result[17]),
        .I1(operand_a1),
        .I2(register_a[17]),
        .O(\result[19]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[19]_i_24 
       (.I0(result[16]),
        .I1(operand_a1),
        .I2(register_a[16]),
        .O(\result[19]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[19]_i_25__0 
       (.I0(result[19]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[19]),
        .I3(operand_a1),
        .I4(register_a[19]),
        .O(\result[19]_i_25__0_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[19]_i_26__0 
       (.I0(result[18]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[18]),
        .I3(operand_a1),
        .I4(register_a[18]),
        .O(\result[19]_i_26__0_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[19]_i_27__0 
       (.I0(result[17]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[17]),
        .I3(operand_a1),
        .I4(register_a[17]),
        .O(\result[19]_i_27__0_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[19]_i_28__0 
       (.I0(result[16]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[16]),
        .I3(operand_a1),
        .I4(register_a[16]),
        .O(\result[19]_i_28__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[19]_i_29 
       (.I0(result[19]),
        .I1(operand_a1),
        .I2(register_a[19]),
        .O(\result[19]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[19]_i_30 
       (.I0(result[18]),
        .I1(operand_a1),
        .I2(register_a[18]),
        .O(\result[19]_i_30_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[19]_i_31 
       (.I0(result[17]),
        .I1(operand_a1),
        .I2(register_a[17]),
        .O(\result[19]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[19]_i_32 
       (.I0(result[16]),
        .I1(operand_a1),
        .I2(register_a[16]),
        .O(\result[19]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[19]_i_33 
       (.I0(register_a[19]),
        .I1(operand_a1),
        .I2(register_b[19]),
        .I3(\write_value[31]_i_2_n_0 ),
        .I4(result[19]),
        .O(\result[19]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[19]_i_34 
       (.I0(register_a[18]),
        .I1(operand_a1),
        .I2(register_b[18]),
        .I3(\write_value[31]_i_2_n_0 ),
        .I4(result[18]),
        .O(\result[19]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[19]_i_35 
       (.I0(register_a[17]),
        .I1(operand_a1),
        .I2(register_b[17]),
        .I3(\write_value[31]_i_2_n_0 ),
        .I4(result[17]),
        .O(\result[19]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[19]_i_36 
       (.I0(register_a[16]),
        .I1(operand_a1),
        .I2(register_b[16]),
        .I3(\write_value[31]_i_2_n_0 ),
        .I4(result[16]),
        .O(\result[19]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E2FFE200)) 
    \result[19]_i_37 
       (.I0(register_a[31]),
        .I1(operand_a1),
        .I2(result[31]),
        .I3(store_data[3]),
        .I4(\write_output[23]_i_1_n_0 ),
        .I5(store_data[4]),
        .O(\result[19]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB88888B88)) 
    \result[19]_i_3__0 
       (.I0(\result_reg[19]_i_4_n_0 ),
        .I1(opcode_2[4]),
        .I2(\result[19]_i_5__0_n_0 ),
        .I3(opcode_2[3]),
        .I4(opcode_2[2]),
        .I5(\result[19]_i_6__0_n_0 ),
        .O(\result[19]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h7070707777777077)) 
    \result[19]_i_5__0 
       (.I0(\result[19]_i_9_n_0 ),
        .I1(opcode_2[1]),
        .I2(\result[8]_i_15_n_0 ),
        .I3(\result[19]_i_10_n_0 ),
        .I4(store_data[0]),
        .I5(\result[20]_i_10_n_0 ),
        .O(\result[19]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000004500000040)) 
    \result[19]_i_6__0 
       (.I0(opcode_2[3]),
        .I1(\result_reg[19]_i_11_n_4 ),
        .I2(opcode_2[0]),
        .I3(opcode_2[1]),
        .I4(opcode_2[2]),
        .I5(literal_2[15]),
        .O(\result[19]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h1111DDDDFFFE22F2)) 
    \result[19]_i_7__0 
       (.I0(register_a[19]),
        .I1(operand_a1),
        .I2(register_b[19]),
        .I3(operand_b1),
        .I4(result[19]),
        .I5(opcode_2[1]),
        .O(\result[19]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB080B080B080)) 
    \result[19]_i_8 
       (.I0(\result[19]_i_12_n_0 ),
        .I1(store_data[0]),
        .I2(\result[31]_i_14_n_0 ),
        .I3(\result[20]_i_11_n_0 ),
        .I4(\result[31]_i_16_n_0 ),
        .I5(data12[19]),
        .O(\result[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \result[19]_i_9 
       (.I0(data6[19]),
        .I1(opcode_2[0]),
        .I2(\write_output[19]_i_1_n_0 ),
        .I3(register_b[19]),
        .I4(\write_value[31]_i_2_n_0 ),
        .I5(result[19]),
        .O(\result[19]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \result[1]_i_1 
       (.I0(\result[1]_i_2__0_n_0 ),
        .I1(\result[1]_i_3__0_n_0 ),
        .I2(state[0]),
        .I3(\result[1]_i_4_n_0 ),
        .I4(state[1]),
        .I5(load_data[1]),
        .O(\result[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h557FFF7F)) 
    \result[1]_i_10 
       (.I0(opcode_2[1]),
        .I1(store_data[1]),
        .I2(\write_output[1]_i_1_n_0 ),
        .I3(opcode_2[0]),
        .I4(data6[1]),
        .O(\result[1]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \result[1]_i_11 
       (.I0(store_data[1]),
        .I1(store_data[4]),
        .I2(\write_output[0]_i_1_n_0 ),
        .I3(store_data[3]),
        .I4(store_data[2]),
        .O(\result[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[1]_i_12 
       (.I0(\write_output[25]_i_1_n_0 ),
        .I1(\write_output[9]_i_1_n_0 ),
        .I2(store_data[3]),
        .I3(\write_output[17]_i_1_n_0 ),
        .I4(store_data[4]),
        .I5(\write_output[1]_i_1_n_0 ),
        .O(\result[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFFEEEEEEEEEE)) 
    \result[1]_i_2__0 
       (.I0(\result[1]_i_5_n_0 ),
        .I1(\result[1]_i_6_n_0 ),
        .I2(address_b_2[1]),
        .I3(\result_reg[3]_i_7_n_6 ),
        .I4(\result[8]_i_8_n_0 ),
        .I5(\write_output[31]_i_3_n_0 ),
        .O(\result[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFC100C100000000)) 
    \result[1]_i_3__0 
       (.I0(store_data[1]),
        .I1(\write_output[1]_i_1_n_0 ),
        .I2(opcode_2[1]),
        .I3(opcode_2[2]),
        .I4(\result[1]_i_7_n_0 ),
        .I5(opcode_2[4]),
        .O(\result[1]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[1]_i_4 
       (.I0(\INPUT_BUTTONS_reg[4] [1]),
        .I1(read_input[0]),
        .I2(\INPUT_SWITCHES_reg[15] [1]),
        .I3(read_input[2]),
        .I4(\result[1]_i_8_n_0 ),
        .O(\result[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000A808AAAAAAAA)) 
    \result[1]_i_5 
       (.I0(\result[8]_i_12_n_0 ),
        .I1(\result[1]_i_9__0_n_0 ),
        .I2(store_data[0]),
        .I3(\result[2]_i_9__0_n_0 ),
        .I4(\result[8]_i_15_n_0 ),
        .I5(\result[1]_i_10_n_0 ),
        .O(\result[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAAAEAAAA)) 
    \result[1]_i_6 
       (.I0(opcode_2[4]),
        .I1(opcode_2[1]),
        .I2(opcode_2[2]),
        .I3(opcode_2[3]),
        .I4(data2[1]),
        .O(\result[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h7077700077777777)) 
    \result[1]_i_7 
       (.I0(\result[31]_i_16_n_0 ),
        .I1(data12[1]),
        .I2(\result[1]_i_11_n_0 ),
        .I3(store_data[0]),
        .I4(\result[2]_i_11_n_0 ),
        .I5(\result[31]_i_14_n_0 ),
        .O(\result[1]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[1]_i_8 
       (.I0(OUT1[1]),
        .I1(read_input[1]),
        .I2(output_socket[1]),
        .O(\result[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    \result[1]_i_9__0 
       (.I0(\result[7]_i_22_n_0 ),
        .I1(store_data[2]),
        .I2(\result[3]_i_22_n_0 ),
        .I3(store_data[1]),
        .I4(\result[5]_i_12_n_0 ),
        .I5(\result[1]_i_12_n_0 ),
        .O(\result[1]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[20]_i_10 
       (.I0(\result[22]_i_12_n_0 ),
        .I1(store_data[1]),
        .I2(\result[20]_i_12_n_0 ),
        .O(\result[20]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[20]_i_11 
       (.I0(\result[20]_i_13_n_0 ),
        .I1(store_data[1]),
        .I2(\result[22]_i_13_n_0 ),
        .O(\result[20]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \result[20]_i_12 
       (.I0(\write_output[24]_i_1_n_0 ),
        .I1(store_data[2]),
        .I2(\write_output[28]_i_1_n_0 ),
        .I3(store_data[3]),
        .I4(\write_output[20]_i_1_n_0 ),
        .I5(store_data[4]),
        .O(\result[20]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \result[20]_i_13 
       (.I0(\write_output[5]_i_1_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[13]_i_1_n_0 ),
        .I3(store_data[4]),
        .I4(store_data[2]),
        .I5(\result[24]_i_13_n_0 ),
        .O(\result[20]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    \result[20]_i_2__0 
       (.I0(output_socket[20]),
        .I1(read_input[2]),
        .I2(read_input[1]),
        .I3(state[1]),
        .I4(load_data[20]),
        .O(\result[20]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB88888B88)) 
    \result[20]_i_3 
       (.I0(\result_reg[20]_i_4_n_0 ),
        .I1(opcode_2[4]),
        .I2(\result[20]_i_5_n_0 ),
        .I3(opcode_2[3]),
        .I4(opcode_2[2]),
        .I5(\result[20]_i_6_n_0 ),
        .O(\result[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7070707777777077)) 
    \result[20]_i_5 
       (.I0(\result[20]_i_9_n_0 ),
        .I1(opcode_2[1]),
        .I2(\result[8]_i_15_n_0 ),
        .I3(\result[20]_i_10_n_0 ),
        .I4(store_data[0]),
        .I5(\result[21]_i_10_n_0 ),
        .O(\result[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000004500000040)) 
    \result[20]_i_6 
       (.I0(opcode_2[3]),
        .I1(\result_reg[23]_i_11_n_7 ),
        .I2(opcode_2[0]),
        .I3(opcode_2[1]),
        .I4(opcode_2[2]),
        .I5(literal_2[15]),
        .O(\result[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h1111DDDDFFFE22F2)) 
    \result[20]_i_7 
       (.I0(register_a[20]),
        .I1(operand_a1),
        .I2(register_b[20]),
        .I3(operand_b1),
        .I4(result[20]),
        .I5(opcode_2[1]),
        .O(\result[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB080B080B080)) 
    \result[20]_i_8 
       (.I0(\result[20]_i_11_n_0 ),
        .I1(store_data[0]),
        .I2(\result[31]_i_14_n_0 ),
        .I3(\result[21]_i_11__0_n_0 ),
        .I4(\result[31]_i_16_n_0 ),
        .I5(data12[20]),
        .O(\result[20]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \result[20]_i_9 
       (.I0(data6[20]),
        .I1(opcode_2[0]),
        .I2(\write_output[20]_i_1_n_0 ),
        .I3(register_b[20]),
        .I4(\write_value[31]_i_2_n_0 ),
        .I5(result[20]),
        .O(\result[20]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[21]_i_10 
       (.I0(\result[23]_i_15_n_0 ),
        .I1(store_data[1]),
        .I2(\result[21]_i_12_n_0 ),
        .O(\result[21]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \result[21]_i_11__0 
       (.I0(\result[23]_i_20_n_0 ),
        .I1(store_data[2]),
        .I2(\result[27]_i_19_n_0 ),
        .I3(\result[21]_i_13_n_0 ),
        .I4(store_data[1]),
        .O(\result[21]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \result[21]_i_12 
       (.I0(\write_output[25]_i_1_n_0 ),
        .I1(store_data[2]),
        .I2(\write_output[29]_i_1_n_0 ),
        .I3(store_data[3]),
        .I4(\write_output[21]_i_1_n_0 ),
        .I5(store_data[4]),
        .O(\result[21]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \result[21]_i_13 
       (.I0(\write_output[6]_i_1_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[14]_i_1_n_0 ),
        .I3(store_data[4]),
        .I4(store_data[2]),
        .I5(\result[25]_i_13_n_0 ),
        .O(\result[21]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h222222E2)) 
    \result[21]_i_2__0 
       (.I0(load_data[21]),
        .I1(state[1]),
        .I2(output_socket[21]),
        .I3(read_input[1]),
        .I4(read_input[2]),
        .O(\result[21]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB88888B88)) 
    \result[21]_i_3 
       (.I0(\result_reg[21]_i_4_n_0 ),
        .I1(opcode_2[4]),
        .I2(\result[21]_i_5_n_0 ),
        .I3(opcode_2[3]),
        .I4(opcode_2[2]),
        .I5(\result[21]_i_6_n_0 ),
        .O(\result[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7070707777777077)) 
    \result[21]_i_5 
       (.I0(\result[21]_i_9_n_0 ),
        .I1(opcode_2[1]),
        .I2(\result[8]_i_15_n_0 ),
        .I3(\result[21]_i_10_n_0 ),
        .I4(store_data[0]),
        .I5(\result[22]_i_10_n_0 ),
        .O(\result[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000004500000040)) 
    \result[21]_i_6 
       (.I0(opcode_2[3]),
        .I1(\result_reg[23]_i_11_n_6 ),
        .I2(opcode_2[0]),
        .I3(opcode_2[1]),
        .I4(opcode_2[2]),
        .I5(literal_2[15]),
        .O(\result[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h57575756A6A6F7A6)) 
    \result[21]_i_7 
       (.I0(opcode_2[1]),
        .I1(register_a[21]),
        .I2(operand_a1),
        .I3(register_b[21]),
        .I4(operand_b1),
        .I5(result[21]),
        .O(\result[21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB080B080B080)) 
    \result[21]_i_8 
       (.I0(\result[21]_i_11__0_n_0 ),
        .I1(store_data[0]),
        .I2(\result[31]_i_14_n_0 ),
        .I3(\result[22]_i_11__0_n_0 ),
        .I4(\result[31]_i_16_n_0 ),
        .I5(data12[21]),
        .O(\result[21]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \result[21]_i_9 
       (.I0(data6[21]),
        .I1(opcode_2[0]),
        .I2(\write_output[21]_i_1_n_0 ),
        .I3(register_b[21]),
        .I4(\write_value[31]_i_2_n_0 ),
        .I5(result[21]),
        .O(\result[21]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[22]_i_10 
       (.I0(\result[24]_i_12_n_0 ),
        .I1(store_data[1]),
        .I2(\result[22]_i_12_n_0 ),
        .O(\result[22]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \result[22]_i_11__0 
       (.I0(\result[24]_i_13_n_0 ),
        .I1(store_data[2]),
        .I2(\result[28]_i_12_n_0 ),
        .I3(\result[22]_i_13_n_0 ),
        .I4(store_data[1]),
        .O(\result[22]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \result[22]_i_12 
       (.I0(\write_output[26]_i_1_n_0 ),
        .I1(store_data[2]),
        .I2(\write_output[30]_i_1_n_0 ),
        .I3(store_data[3]),
        .I4(\write_output[22]_i_1_n_0 ),
        .I5(store_data[4]),
        .O(\result[22]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \result[22]_i_13 
       (.I0(\write_output[7]_i_1_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[15]_i_1_n_0 ),
        .I3(store_data[4]),
        .I4(store_data[2]),
        .I5(\result[26]_i_13_n_0 ),
        .O(\result[22]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    \result[22]_i_2__0 
       (.I0(output_socket[22]),
        .I1(read_input[2]),
        .I2(read_input[1]),
        .I3(state[1]),
        .I4(load_data[22]),
        .O(\result[22]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB88888B88)) 
    \result[22]_i_3 
       (.I0(\result_reg[22]_i_4_n_0 ),
        .I1(opcode_2[4]),
        .I2(\result[22]_i_5_n_0 ),
        .I3(opcode_2[3]),
        .I4(opcode_2[2]),
        .I5(\result[22]_i_6_n_0 ),
        .O(\result[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7070707777777077)) 
    \result[22]_i_5 
       (.I0(\result[22]_i_9_n_0 ),
        .I1(opcode_2[1]),
        .I2(\result[8]_i_15_n_0 ),
        .I3(\result[22]_i_10_n_0 ),
        .I4(store_data[0]),
        .I5(\result[23]_i_10_n_0 ),
        .O(\result[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000004500000040)) 
    \result[22]_i_6 
       (.I0(opcode_2[3]),
        .I1(\result_reg[23]_i_11_n_5 ),
        .I2(opcode_2[0]),
        .I3(opcode_2[1]),
        .I4(opcode_2[2]),
        .I5(literal_2[15]),
        .O(\result[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h1111DDDDFFFE22F2)) 
    \result[22]_i_7 
       (.I0(register_a[22]),
        .I1(operand_a1),
        .I2(register_b[22]),
        .I3(operand_b1),
        .I4(result[22]),
        .I5(opcode_2[1]),
        .O(\result[22]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB080B080B080)) 
    \result[22]_i_8 
       (.I0(\result[22]_i_11__0_n_0 ),
        .I1(store_data[0]),
        .I2(\result[31]_i_14_n_0 ),
        .I3(\result[23]_i_12__0_n_0 ),
        .I4(\result[31]_i_16_n_0 ),
        .I5(data12[22]),
        .O(\result[22]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \result[22]_i_9 
       (.I0(data6[22]),
        .I1(opcode_2[0]),
        .I2(\write_output[22]_i_1_n_0 ),
        .I3(register_b[22]),
        .I4(\write_value[31]_i_2_n_0 ),
        .I5(result[22]),
        .O(\result[22]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[23]_i_10 
       (.I0(\result[25]_i_12_n_0 ),
        .I1(store_data[1]),
        .I2(\result[23]_i_15_n_0 ),
        .O(\result[23]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \result[23]_i_12__0 
       (.I0(\result[25]_i_13_n_0 ),
        .I1(store_data[2]),
        .I2(\result[29]_i_12_n_0 ),
        .I3(\result[23]_i_20_n_0 ),
        .I4(\result[27]_i_19_n_0 ),
        .I5(store_data[1]),
        .O(\result[23]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \result[23]_i_15 
       (.I0(\write_output[27]_i_1_n_0 ),
        .I1(store_data[2]),
        .I2(\write_output[31]_i_2_n_0 ),
        .I3(store_data[3]),
        .I4(\write_output[23]_i_1_n_0 ),
        .I5(store_data[4]),
        .O(\result[23]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[23]_i_16 
       (.I0(result[23]),
        .I1(operand_a1),
        .I2(register_a[23]),
        .O(\result[23]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[23]_i_17 
       (.I0(result[22]),
        .I1(operand_a1),
        .I2(register_a[22]),
        .O(\result[23]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[23]_i_18 
       (.I0(result[21]),
        .I1(operand_a1),
        .I2(register_a[21]),
        .O(\result[23]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[23]_i_19 
       (.I0(result[20]),
        .I1(operand_a1),
        .I2(register_a[20]),
        .O(\result[23]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h0202FF00)) 
    \result[23]_i_2 
       (.I0(output_socket[23]),
        .I1(read_input[1]),
        .I2(read_input[2]),
        .I3(load_data[23]),
        .I4(state[1]),
        .O(\result[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \result[23]_i_20 
       (.I0(\write_output[8]_i_1_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[0]_i_1_n_0 ),
        .I3(store_data[4]),
        .I4(\write_output[16]_i_1_n_0 ),
        .O(\result[23]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[23]_i_21 
       (.I0(result[23]),
        .I1(operand_a1),
        .I2(register_a[23]),
        .O(\result[23]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[23]_i_22 
       (.I0(result[22]),
        .I1(operand_a1),
        .I2(register_a[22]),
        .O(\result[23]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[23]_i_23 
       (.I0(result[21]),
        .I1(operand_a1),
        .I2(register_a[21]),
        .O(\result[23]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[23]_i_24 
       (.I0(result[20]),
        .I1(operand_a1),
        .I2(register_a[20]),
        .O(\result[23]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[23]_i_25__0 
       (.I0(result[23]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[23]),
        .I3(operand_a1),
        .I4(register_a[23]),
        .O(\result[23]_i_25__0_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[23]_i_26__0 
       (.I0(result[22]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[22]),
        .I3(operand_a1),
        .I4(register_a[22]),
        .O(\result[23]_i_26__0_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[23]_i_27__0 
       (.I0(result[21]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[21]),
        .I3(operand_a1),
        .I4(register_a[21]),
        .O(\result[23]_i_27__0_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[23]_i_28__0 
       (.I0(result[20]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[20]),
        .I3(operand_a1),
        .I4(register_a[20]),
        .O(\result[23]_i_28__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[23]_i_29 
       (.I0(result[23]),
        .I1(operand_a1),
        .I2(register_a[23]),
        .O(\result[23]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[23]_i_30 
       (.I0(result[22]),
        .I1(operand_a1),
        .I2(register_a[22]),
        .O(\result[23]_i_30_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[23]_i_31 
       (.I0(result[21]),
        .I1(operand_a1),
        .I2(register_a[21]),
        .O(\result[23]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[23]_i_32 
       (.I0(result[20]),
        .I1(operand_a1),
        .I2(register_a[20]),
        .O(\result[23]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[23]_i_33 
       (.I0(register_a[23]),
        .I1(operand_a1),
        .I2(register_b[23]),
        .I3(\write_value[31]_i_2_n_0 ),
        .I4(result[23]),
        .O(\result[23]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[23]_i_34 
       (.I0(register_a[22]),
        .I1(operand_a1),
        .I2(register_b[22]),
        .I3(\write_value[31]_i_2_n_0 ),
        .I4(result[22]),
        .O(\result[23]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[23]_i_35 
       (.I0(register_a[21]),
        .I1(operand_a1),
        .I2(register_b[21]),
        .I3(\write_value[31]_i_2_n_0 ),
        .I4(result[21]),
        .O(\result[23]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[23]_i_36 
       (.I0(register_a[20]),
        .I1(operand_a1),
        .I2(register_b[20]),
        .I3(\write_value[31]_i_2_n_0 ),
        .I4(result[20]),
        .O(\result[23]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB88888B88)) 
    \result[23]_i_3__0 
       (.I0(\result_reg[23]_i_4_n_0 ),
        .I1(opcode_2[4]),
        .I2(\result[23]_i_5__0_n_0 ),
        .I3(opcode_2[3]),
        .I4(opcode_2[2]),
        .I5(\result[23]_i_6__0_n_0 ),
        .O(\result[23]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h7077707070777777)) 
    \result[23]_i_5__0 
       (.I0(\result[23]_i_9_n_0 ),
        .I1(opcode_2[1]),
        .I2(\result[8]_i_15_n_0 ),
        .I3(\result[24]_i_10_n_0 ),
        .I4(store_data[0]),
        .I5(\result[23]_i_10_n_0 ),
        .O(\result[23]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000004500000040)) 
    \result[23]_i_6__0 
       (.I0(opcode_2[3]),
        .I1(\result_reg[23]_i_11_n_4 ),
        .I2(opcode_2[0]),
        .I3(opcode_2[1]),
        .I4(opcode_2[2]),
        .I5(literal_2[15]),
        .O(\result[23]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h1111DDDDFFFE22F2)) 
    \result[23]_i_7__0 
       (.I0(register_a[23]),
        .I1(operand_a1),
        .I2(register_b[23]),
        .I3(operand_b1),
        .I4(result[23]),
        .I5(opcode_2[1]),
        .O(\result[23]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB080B080B080)) 
    \result[23]_i_8 
       (.I0(\result[23]_i_12__0_n_0 ),
        .I1(store_data[0]),
        .I2(\result[31]_i_14_n_0 ),
        .I3(\result[24]_i_11__0_n_0 ),
        .I4(\result[31]_i_16_n_0 ),
        .I5(data12[23]),
        .O(\result[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \result[23]_i_9 
       (.I0(data6[23]),
        .I1(opcode_2[0]),
        .I2(\write_output[23]_i_1_n_0 ),
        .I3(register_b[23]),
        .I4(\write_value[31]_i_2_n_0 ),
        .I5(result[23]),
        .O(\result[23]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[24]_i_10 
       (.I0(\result[26]_i_12_n_0 ),
        .I1(store_data[1]),
        .I2(\result[24]_i_12_n_0 ),
        .O(\result[24]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \result[24]_i_11__0 
       (.I0(\result[26]_i_13_n_0 ),
        .I1(store_data[2]),
        .I2(\result[30]_i_12_n_0 ),
        .I3(\result[24]_i_13_n_0 ),
        .I4(\result[28]_i_12_n_0 ),
        .I5(store_data[1]),
        .O(\result[24]_i_11__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \result[24]_i_12 
       (.I0(\write_output[28]_i_1_n_0 ),
        .I1(store_data[2]),
        .I2(store_data[4]),
        .I3(\write_output[24]_i_1_n_0 ),
        .I4(store_data[3]),
        .O(\result[24]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \result[24]_i_13 
       (.I0(\write_output[9]_i_1_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[1]_i_1_n_0 ),
        .I3(store_data[4]),
        .I4(\write_output[17]_i_1_n_0 ),
        .O(\result[24]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h0202FF00)) 
    \result[24]_i_2__0 
       (.I0(output_socket[24]),
        .I1(read_input[1]),
        .I2(read_input[2]),
        .I3(load_data[24]),
        .I4(state[1]),
        .O(\result[24]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB88888B88)) 
    \result[24]_i_3 
       (.I0(\result_reg[24]_i_4_n_0 ),
        .I1(opcode_2[4]),
        .I2(\result[24]_i_5_n_0 ),
        .I3(opcode_2[3]),
        .I4(opcode_2[2]),
        .I5(\result[24]_i_6_n_0 ),
        .O(\result[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7070707777777077)) 
    \result[24]_i_5 
       (.I0(\result[24]_i_9_n_0 ),
        .I1(opcode_2[1]),
        .I2(\result[8]_i_15_n_0 ),
        .I3(\result[24]_i_10_n_0 ),
        .I4(store_data[0]),
        .I5(\result[25]_i_10_n_0 ),
        .O(\result[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000004500000040)) 
    \result[24]_i_6 
       (.I0(opcode_2[3]),
        .I1(\result_reg[27]_i_11_n_7 ),
        .I2(opcode_2[0]),
        .I3(opcode_2[1]),
        .I4(opcode_2[2]),
        .I5(literal_2[15]),
        .O(\result[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h1111DDDDFFFE22F2)) 
    \result[24]_i_7 
       (.I0(register_a[24]),
        .I1(operand_a1),
        .I2(register_b[24]),
        .I3(operand_b1),
        .I4(result[24]),
        .I5(opcode_2[1]),
        .O(\result[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE020E020E020)) 
    \result[24]_i_8 
       (.I0(\result[25]_i_11_n_0 ),
        .I1(store_data[0]),
        .I2(\result[31]_i_14_n_0 ),
        .I3(\result[24]_i_11__0_n_0 ),
        .I4(\result[31]_i_16_n_0 ),
        .I5(data12[24]),
        .O(\result[24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \result[24]_i_9 
       (.I0(data6[24]),
        .I1(opcode_2[0]),
        .I2(\write_output[24]_i_1_n_0 ),
        .I3(register_b[24]),
        .I4(\write_value[31]_i_2_n_0 ),
        .I5(result[24]),
        .O(\result[24]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[25]_i_10 
       (.I0(\result[27]_i_14_n_0 ),
        .I1(store_data[1]),
        .I2(\result[25]_i_12_n_0 ),
        .O(\result[25]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \result[25]_i_11 
       (.I0(\result[25]_i_13_n_0 ),
        .I1(store_data[2]),
        .I2(\result[29]_i_12_n_0 ),
        .I3(\result[27]_i_19_n_0 ),
        .I4(\result[31]_i_22_n_0 ),
        .I5(store_data[1]),
        .O(\result[25]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \result[25]_i_12 
       (.I0(\write_output[29]_i_1_n_0 ),
        .I1(store_data[2]),
        .I2(store_data[4]),
        .I3(\write_output[25]_i_1_n_0 ),
        .I4(store_data[3]),
        .O(\result[25]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \result[25]_i_13 
       (.I0(\write_output[10]_i_1_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[2]_i_1_n_0 ),
        .I3(store_data[4]),
        .I4(\write_output[18]_i_1_n_0 ),
        .O(\result[25]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h0202FF00)) 
    \result[25]_i_2__0 
       (.I0(output_socket[25]),
        .I1(read_input[1]),
        .I2(read_input[2]),
        .I3(load_data[25]),
        .I4(state[1]),
        .O(\result[25]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB88888B88)) 
    \result[25]_i_3 
       (.I0(\result_reg[25]_i_4_n_0 ),
        .I1(opcode_2[4]),
        .I2(\result[25]_i_5_n_0 ),
        .I3(opcode_2[3]),
        .I4(opcode_2[2]),
        .I5(\result[25]_i_6_n_0 ),
        .O(\result[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7070707777777077)) 
    \result[25]_i_5 
       (.I0(\result[25]_i_9_n_0 ),
        .I1(opcode_2[1]),
        .I2(\result[8]_i_15_n_0 ),
        .I3(\result[25]_i_10_n_0 ),
        .I4(store_data[0]),
        .I5(\result[26]_i_10_n_0 ),
        .O(\result[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000004500000040)) 
    \result[25]_i_6 
       (.I0(opcode_2[3]),
        .I1(\result_reg[27]_i_11_n_6 ),
        .I2(opcode_2[0]),
        .I3(opcode_2[1]),
        .I4(opcode_2[2]),
        .I5(literal_2[15]),
        .O(\result[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h1111DDDDFFFE22F2)) 
    \result[25]_i_7 
       (.I0(register_a[25]),
        .I1(operand_a1),
        .I2(register_b[25]),
        .I3(operand_b1),
        .I4(result[25]),
        .I5(opcode_2[1]),
        .O(\result[25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB080B080B080)) 
    \result[25]_i_8 
       (.I0(\result[25]_i_11_n_0 ),
        .I1(store_data[0]),
        .I2(\result[31]_i_14_n_0 ),
        .I3(\result[26]_i_11__0_n_0 ),
        .I4(\result[31]_i_16_n_0 ),
        .I5(data12[25]),
        .O(\result[25]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \result[25]_i_9 
       (.I0(data6[25]),
        .I1(opcode_2[0]),
        .I2(\write_output[25]_i_1_n_0 ),
        .I3(register_b[25]),
        .I4(\write_value[31]_i_2_n_0 ),
        .I5(result[25]),
        .O(\result[25]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \result[26]_i_10 
       (.I0(store_data[3]),
        .I1(\write_output[28]_i_1_n_0 ),
        .I2(store_data[4]),
        .I3(store_data[2]),
        .I4(store_data[1]),
        .I5(\result[26]_i_12_n_0 ),
        .O(\result[26]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \result[26]_i_11__0 
       (.I0(\result[26]_i_13_n_0 ),
        .I1(store_data[2]),
        .I2(\result[30]_i_12_n_0 ),
        .I3(\result[28]_i_12_n_0 ),
        .I4(\result[31]_i_26_n_0 ),
        .I5(store_data[1]),
        .O(\result[26]_i_11__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \result[26]_i_12 
       (.I0(\write_output[30]_i_1_n_0 ),
        .I1(store_data[2]),
        .I2(store_data[3]),
        .I3(\write_output[26]_i_1_n_0 ),
        .I4(store_data[4]),
        .O(\result[26]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \result[26]_i_13 
       (.I0(\write_output[11]_i_1_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[3]_i_1_n_0 ),
        .I3(store_data[4]),
        .I4(\write_output[19]_i_1_n_0 ),
        .O(\result[26]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h0202FF00)) 
    \result[26]_i_2__0 
       (.I0(output_socket[26]),
        .I1(read_input[1]),
        .I2(read_input[2]),
        .I3(load_data[26]),
        .I4(state[1]),
        .O(\result[26]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB88888B88)) 
    \result[26]_i_3 
       (.I0(\result_reg[26]_i_4_n_0 ),
        .I1(opcode_2[4]),
        .I2(\result[26]_i_5_n_0 ),
        .I3(opcode_2[3]),
        .I4(opcode_2[2]),
        .I5(\result[26]_i_6_n_0 ),
        .O(\result[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7070707777777077)) 
    \result[26]_i_5 
       (.I0(\result[26]_i_9_n_0 ),
        .I1(opcode_2[1]),
        .I2(\result[8]_i_15_n_0 ),
        .I3(\result[26]_i_10_n_0 ),
        .I4(store_data[0]),
        .I5(\result[27]_i_10_n_0 ),
        .O(\result[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000004500000040)) 
    \result[26]_i_6 
       (.I0(opcode_2[3]),
        .I1(\result_reg[27]_i_11_n_5 ),
        .I2(opcode_2[0]),
        .I3(opcode_2[1]),
        .I4(opcode_2[2]),
        .I5(literal_2[15]),
        .O(\result[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h1111DDDDFFFE22F2)) 
    \result[26]_i_7 
       (.I0(register_a[26]),
        .I1(operand_a1),
        .I2(register_b[26]),
        .I3(operand_b1),
        .I4(result[26]),
        .I5(opcode_2[1]),
        .O(\result[26]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB080B080B080)) 
    \result[26]_i_8 
       (.I0(\result[26]_i_11__0_n_0 ),
        .I1(store_data[0]),
        .I2(\result[31]_i_14_n_0 ),
        .I3(\result[27]_i_12__0_n_0 ),
        .I4(\result[31]_i_16_n_0 ),
        .I5(data12[26]),
        .O(\result[26]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \result[26]_i_9 
       (.I0(data6[26]),
        .I1(opcode_2[0]),
        .I2(\write_output[26]_i_1_n_0 ),
        .I3(register_b[26]),
        .I4(\write_value[31]_i_2_n_0 ),
        .I5(result[26]),
        .O(\result[26]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \result[27]_i_10 
       (.I0(store_data[3]),
        .I1(\write_output[29]_i_1_n_0 ),
        .I2(store_data[4]),
        .I3(store_data[2]),
        .I4(store_data[1]),
        .I5(\result[27]_i_14_n_0 ),
        .O(\result[27]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \result[27]_i_12__0 
       (.I0(\result[29]_i_12_n_0 ),
        .I1(store_data[2]),
        .I2(\result[31]_i_24_n_0 ),
        .I3(\result[27]_i_19_n_0 ),
        .I4(\result[31]_i_22_n_0 ),
        .I5(store_data[1]),
        .O(\result[27]_i_12__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \result[27]_i_14 
       (.I0(\write_output[31]_i_2_n_0 ),
        .I1(store_data[2]),
        .I2(store_data[4]),
        .I3(\write_output[27]_i_1_n_0 ),
        .I4(store_data[3]),
        .O(\result[27]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[27]_i_15 
       (.I0(result[27]),
        .I1(operand_a1),
        .I2(register_a[27]),
        .O(\result[27]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[27]_i_16 
       (.I0(result[26]),
        .I1(operand_a1),
        .I2(register_a[26]),
        .O(\result[27]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[27]_i_17 
       (.I0(result[25]),
        .I1(operand_a1),
        .I2(register_a[25]),
        .O(\result[27]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[27]_i_18 
       (.I0(result[24]),
        .I1(operand_a1),
        .I2(register_a[24]),
        .O(\result[27]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \result[27]_i_19 
       (.I0(\write_output[12]_i_1_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[4]_i_1_n_0 ),
        .I3(store_data[4]),
        .I4(\write_output[20]_i_1_n_0 ),
        .O(\result[27]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h0202FF00)) 
    \result[27]_i_2 
       (.I0(output_socket[27]),
        .I1(read_input[1]),
        .I2(read_input[2]),
        .I3(load_data[27]),
        .I4(state[1]),
        .O(\result[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[27]_i_20 
       (.I0(result[27]),
        .I1(operand_a1),
        .I2(register_a[27]),
        .O(\result[27]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[27]_i_21 
       (.I0(result[26]),
        .I1(operand_a1),
        .I2(register_a[26]),
        .O(\result[27]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[27]_i_22 
       (.I0(result[25]),
        .I1(operand_a1),
        .I2(register_a[25]),
        .O(\result[27]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[27]_i_23 
       (.I0(result[24]),
        .I1(operand_a1),
        .I2(register_a[24]),
        .O(\result[27]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[27]_i_24 
       (.I0(register_a[27]),
        .I1(operand_a1),
        .I2(register_b[27]),
        .I3(\write_value[31]_i_2_n_0 ),
        .I4(result[27]),
        .O(\result[27]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[27]_i_25 
       (.I0(register_a[26]),
        .I1(operand_a1),
        .I2(register_b[26]),
        .I3(\write_value[31]_i_2_n_0 ),
        .I4(result[26]),
        .O(\result[27]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[27]_i_26 
       (.I0(register_a[25]),
        .I1(operand_a1),
        .I2(register_b[25]),
        .I3(\write_value[31]_i_2_n_0 ),
        .I4(result[25]),
        .O(\result[27]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[27]_i_27 
       (.I0(register_a[24]),
        .I1(operand_a1),
        .I2(register_b[24]),
        .I3(\write_value[31]_i_2_n_0 ),
        .I4(result[24]),
        .O(\result[27]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB88888B88)) 
    \result[27]_i_3__0 
       (.I0(\result_reg[27]_i_4_n_0 ),
        .I1(opcode_2[4]),
        .I2(\result[27]_i_5__0_n_0 ),
        .I3(opcode_2[3]),
        .I4(opcode_2[2]),
        .I5(\result[27]_i_6__0_n_0 ),
        .O(\result[27]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h7770707077777077)) 
    \result[27]_i_5__0 
       (.I0(\result[27]_i_9_n_0 ),
        .I1(opcode_2[1]),
        .I2(\result[8]_i_15_n_0 ),
        .I3(store_data[0]),
        .I4(\result[28]_i_10_n_0 ),
        .I5(\result[27]_i_10_n_0 ),
        .O(\result[27]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000004500000040)) 
    \result[27]_i_6__0 
       (.I0(opcode_2[3]),
        .I1(\result_reg[27]_i_11_n_4 ),
        .I2(opcode_2[0]),
        .I3(opcode_2[1]),
        .I4(opcode_2[2]),
        .I5(literal_2[15]),
        .O(\result[27]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h1111DDDDFFFE22F2)) 
    \result[27]_i_7__0 
       (.I0(register_a[27]),
        .I1(operand_a1),
        .I2(register_b[27]),
        .I3(operand_b1),
        .I4(result[27]),
        .I5(opcode_2[1]),
        .O(\result[27]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB080B080B080)) 
    \result[27]_i_8 
       (.I0(\result[27]_i_12__0_n_0 ),
        .I1(store_data[0]),
        .I2(\result[31]_i_14_n_0 ),
        .I3(\result[28]_i_11__0_n_0 ),
        .I4(\result[31]_i_16_n_0 ),
        .I5(data12[27]),
        .O(\result[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \result[27]_i_9 
       (.I0(data6[27]),
        .I1(opcode_2[0]),
        .I2(\write_output[27]_i_1_n_0 ),
        .I3(register_b[27]),
        .I4(\write_value[31]_i_2_n_0 ),
        .I5(result[27]),
        .O(\result[27]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFCFFFFFFFDFD)) 
    \result[28]_i_10 
       (.I0(\write_output[28]_i_1_n_0 ),
        .I1(store_data[2]),
        .I2(store_data[3]),
        .I3(\write_output[30]_i_1_n_0 ),
        .I4(store_data[4]),
        .I5(store_data[1]),
        .O(\result[28]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \result[28]_i_11__0 
       (.I0(\result[30]_i_12_n_0 ),
        .I1(store_data[2]),
        .I2(\result[31]_i_29_n_0 ),
        .I3(\result[28]_i_12_n_0 ),
        .I4(\result[31]_i_26_n_0 ),
        .I5(store_data[1]),
        .O(\result[28]_i_11__0_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \result[28]_i_12 
       (.I0(\write_output[13]_i_1_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[5]_i_1_n_0 ),
        .I3(store_data[4]),
        .I4(\write_output[21]_i_1_n_0 ),
        .O(\result[28]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h0202FF00)) 
    \result[28]_i_2__0 
       (.I0(output_socket[28]),
        .I1(read_input[1]),
        .I2(read_input[2]),
        .I3(load_data[28]),
        .I4(state[1]),
        .O(\result[28]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB88888B88)) 
    \result[28]_i_3 
       (.I0(\result_reg[28]_i_4_n_0 ),
        .I1(opcode_2[4]),
        .I2(\result[28]_i_5_n_0 ),
        .I3(opcode_2[3]),
        .I4(opcode_2[2]),
        .I5(\result[28]_i_6_n_0 ),
        .O(\result[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7777777770777000)) 
    \result[28]_i_5 
       (.I0(\result[28]_i_9_n_0 ),
        .I1(opcode_2[1]),
        .I2(\result[29]_i_10_n_0 ),
        .I3(store_data[0]),
        .I4(\result[28]_i_10_n_0 ),
        .I5(\result[8]_i_15_n_0 ),
        .O(\result[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000004500000040)) 
    \result[28]_i_6 
       (.I0(opcode_2[3]),
        .I1(\result_reg[31]_i_21_n_7 ),
        .I2(opcode_2[0]),
        .I3(opcode_2[1]),
        .I4(opcode_2[2]),
        .I5(literal_2[15]),
        .O(\result[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h1111DDDDFFFE22F2)) 
    \result[28]_i_7 
       (.I0(register_a[28]),
        .I1(operand_a1),
        .I2(register_b[28]),
        .I3(operand_b1),
        .I4(result[28]),
        .I5(opcode_2[1]),
        .O(\result[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB080B080B080)) 
    \result[28]_i_8 
       (.I0(\result[28]_i_11__0_n_0 ),
        .I1(store_data[0]),
        .I2(\result[31]_i_14_n_0 ),
        .I3(\result[29]_i_11__0_n_0 ),
        .I4(\result[31]_i_16_n_0 ),
        .I5(data12[28]),
        .O(\result[28]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \result[28]_i_9 
       (.I0(data6[28]),
        .I1(opcode_2[0]),
        .I2(\write_output[28]_i_1_n_0 ),
        .I3(register_b[28]),
        .I4(\write_value[31]_i_2_n_0 ),
        .I5(result[28]),
        .O(\result[28]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFCFFFFFFFDFD)) 
    \result[29]_i_10 
       (.I0(\write_output[29]_i_1_n_0 ),
        .I1(store_data[2]),
        .I2(store_data[3]),
        .I3(\write_output[31]_i_2_n_0 ),
        .I4(store_data[4]),
        .I5(store_data[1]),
        .O(\result[29]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \result[29]_i_11__0 
       (.I0(\result[29]_i_12_n_0 ),
        .I1(store_data[2]),
        .I2(\result[31]_i_24_n_0 ),
        .I3(\result[31]_i_22_n_0 ),
        .I4(\result[31]_i_23_n_0 ),
        .I5(store_data[1]),
        .O(\result[29]_i_11__0_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \result[29]_i_12 
       (.I0(\write_output[14]_i_1_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[6]_i_1_n_0 ),
        .I3(store_data[4]),
        .I4(\write_output[22]_i_1_n_0 ),
        .O(\result[29]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h0202FF00)) 
    \result[29]_i_2__0 
       (.I0(output_socket[29]),
        .I1(read_input[1]),
        .I2(read_input[2]),
        .I3(load_data[29]),
        .I4(state[1]),
        .O(\result[29]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB88888B88)) 
    \result[29]_i_3 
       (.I0(\result_reg[29]_i_4_n_0 ),
        .I1(opcode_2[4]),
        .I2(\result[29]_i_5_n_0 ),
        .I3(opcode_2[3]),
        .I4(opcode_2[2]),
        .I5(\result[29]_i_6_n_0 ),
        .O(\result[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7777777770777000)) 
    \result[29]_i_5 
       (.I0(\result[29]_i_9_n_0 ),
        .I1(opcode_2[1]),
        .I2(\result[30]_i_10_n_0 ),
        .I3(store_data[0]),
        .I4(\result[29]_i_10_n_0 ),
        .I5(\result[8]_i_15_n_0 ),
        .O(\result[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000004500000040)) 
    \result[29]_i_6 
       (.I0(opcode_2[3]),
        .I1(\result_reg[31]_i_21_n_6 ),
        .I2(opcode_2[0]),
        .I3(opcode_2[1]),
        .I4(opcode_2[2]),
        .I5(literal_2[15]),
        .O(\result[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h1111DDDDFFFE22F2)) 
    \result[29]_i_7 
       (.I0(register_a[29]),
        .I1(operand_a1),
        .I2(register_b[29]),
        .I3(operand_b1),
        .I4(result[29]),
        .I5(opcode_2[1]),
        .O(\result[29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE020E020E020)) 
    \result[29]_i_8 
       (.I0(\result[30]_i_11_n_0 ),
        .I1(store_data[0]),
        .I2(\result[31]_i_14_n_0 ),
        .I3(\result[29]_i_11__0_n_0 ),
        .I4(\result[31]_i_16_n_0 ),
        .I5(data12[29]),
        .O(\result[29]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \result[29]_i_9 
       (.I0(data6[29]),
        .I1(opcode_2[0]),
        .I2(\write_output[29]_i_1_n_0 ),
        .I3(register_b[29]),
        .I4(\write_value[31]_i_2_n_0 ),
        .I5(result[29]),
        .O(\result[29]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \result[2]_i_1 
       (.I0(\result[2]_i_2__0_n_0 ),
        .I1(\result[2]_i_3__0_n_0 ),
        .I2(state[0]),
        .I3(\result[2]_i_4_n_0 ),
        .I4(state[1]),
        .I5(load_data[2]),
        .O(\result[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h557FFF7F)) 
    \result[2]_i_10 
       (.I0(opcode_2[1]),
        .I1(store_data[2]),
        .I2(\write_output[2]_i_1_n_0 ),
        .I3(opcode_2[0]),
        .I4(data6[2]),
        .O(\result[2]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \result[2]_i_11 
       (.I0(store_data[1]),
        .I1(store_data[4]),
        .I2(\write_output[1]_i_1_n_0 ),
        .I3(store_data[3]),
        .I4(store_data[2]),
        .O(\result[2]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[2]_i_12 
       (.I0(\result[6]_i_12_n_0 ),
        .I1(store_data[2]),
        .I2(\result[2]_i_13_n_0 ),
        .O(\result[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[2]_i_13 
       (.I0(\write_output[26]_i_1_n_0 ),
        .I1(\write_output[10]_i_1_n_0 ),
        .I2(store_data[3]),
        .I3(\write_output[18]_i_1_n_0 ),
        .I4(store_data[4]),
        .I5(\write_output[2]_i_1_n_0 ),
        .O(\result[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFFEEEEEEEEEE)) 
    \result[2]_i_2__0 
       (.I0(\result[2]_i_5_n_0 ),
        .I1(\result[2]_i_6_n_0 ),
        .I2(address_b_2[2]),
        .I3(\result_reg[3]_i_7_n_5 ),
        .I4(\result[8]_i_8_n_0 ),
        .I5(\write_output[31]_i_3_n_0 ),
        .O(\result[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFC100C100000000)) 
    \result[2]_i_3__0 
       (.I0(store_data[2]),
        .I1(\write_output[2]_i_1_n_0 ),
        .I2(opcode_2[1]),
        .I3(opcode_2[2]),
        .I4(\result[2]_i_7_n_0 ),
        .I5(opcode_2[4]),
        .O(\result[2]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[2]_i_4 
       (.I0(\INPUT_BUTTONS_reg[4] [2]),
        .I1(read_input[0]),
        .I2(\INPUT_SWITCHES_reg[15] [2]),
        .I3(read_input[2]),
        .I4(\result[2]_i_8_n_0 ),
        .O(\result[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00008A80AAAAAAAA)) 
    \result[2]_i_5 
       (.I0(\result[8]_i_12_n_0 ),
        .I1(\result[3]_i_10_n_0 ),
        .I2(store_data[0]),
        .I3(\result[2]_i_9__0_n_0 ),
        .I4(\result[8]_i_15_n_0 ),
        .I5(\result[2]_i_10_n_0 ),
        .O(\result[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAAAEAAAA)) 
    \result[2]_i_6 
       (.I0(opcode_2[4]),
        .I1(opcode_2[1]),
        .I2(opcode_2[2]),
        .I3(opcode_2[3]),
        .I4(data2[2]),
        .O(\result[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h7077700077777777)) 
    \result[2]_i_7 
       (.I0(\result[31]_i_16_n_0 ),
        .I1(data12[2]),
        .I2(\result[2]_i_11_n_0 ),
        .I3(store_data[0]),
        .I4(\result[3]_i_21_n_0 ),
        .I5(\result[31]_i_14_n_0 ),
        .O(\result[2]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[2]_i_8 
       (.I0(OUT1[2]),
        .I1(read_input[1]),
        .I2(output_socket[2]),
        .O(\result[2]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[2]_i_9__0 
       (.I0(\result[8]_i_40_n_0 ),
        .I1(store_data[2]),
        .I2(\result[4]_i_12_n_0 ),
        .I3(store_data[1]),
        .I4(\result[2]_i_12_n_0 ),
        .O(\result[2]_i_9__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \result[30]_i_10 
       (.I0(store_data[1]),
        .I1(store_data[4]),
        .I2(\write_output[30]_i_1_n_0 ),
        .I3(store_data[3]),
        .I4(store_data[2]),
        .O(\result[30]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \result[30]_i_11 
       (.I0(\result[30]_i_12_n_0 ),
        .I1(store_data[2]),
        .I2(\result[31]_i_29_n_0 ),
        .I3(\result[31]_i_26_n_0 ),
        .I4(\result[31]_i_27_n_0 ),
        .I5(store_data[1]),
        .O(\result[30]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \result[30]_i_12 
       (.I0(\write_output[15]_i_1_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[7]_i_1_n_0 ),
        .I3(store_data[4]),
        .I4(\write_output[23]_i_1_n_0 ),
        .O(\result[30]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    \result[30]_i_2__0 
       (.I0(output_socket[30]),
        .I1(read_input[2]),
        .I2(read_input[1]),
        .I3(state[1]),
        .I4(load_data[30]),
        .O(\result[30]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB88888B88)) 
    \result[30]_i_3 
       (.I0(\result_reg[30]_i_4_n_0 ),
        .I1(opcode_2[4]),
        .I2(\result[30]_i_5_n_0 ),
        .I3(opcode_2[3]),
        .I4(opcode_2[2]),
        .I5(\result[30]_i_6_n_0 ),
        .O(\result[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7777777770777000)) 
    \result[30]_i_5 
       (.I0(\result[30]_i_9_n_0 ),
        .I1(opcode_2[1]),
        .I2(\result[31]_i_19_n_0 ),
        .I3(store_data[0]),
        .I4(\result[30]_i_10_n_0 ),
        .I5(\result[8]_i_15_n_0 ),
        .O(\result[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000004500000040)) 
    \result[30]_i_6 
       (.I0(opcode_2[3]),
        .I1(\result_reg[31]_i_21_n_5 ),
        .I2(opcode_2[0]),
        .I3(opcode_2[1]),
        .I4(opcode_2[2]),
        .I5(literal_2[15]),
        .O(\result[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h1111DDDDFFFE22F2)) 
    \result[30]_i_7 
       (.I0(register_a[30]),
        .I1(operand_a1),
        .I2(register_b[30]),
        .I3(operand_b1),
        .I4(result[30]),
        .I5(opcode_2[1]),
        .O(\result[30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE020E020E020)) 
    \result[30]_i_8 
       (.I0(\result[31]_i_13__0_n_0 ),
        .I1(store_data[0]),
        .I2(\result[31]_i_14_n_0 ),
        .I3(\result[30]_i_11_n_0 ),
        .I4(\result[31]_i_16_n_0 ),
        .I5(data12[30]),
        .O(\result[30]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \result[30]_i_9 
       (.I0(data6[30]),
        .I1(opcode_2[0]),
        .I2(\write_output[30]_i_1_n_0 ),
        .I3(register_b[30]),
        .I4(\write_value[31]_i_2_n_0 ),
        .I5(result[30]),
        .O(\result[30]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h1111DDDDFFFE22F2)) 
    \result[31]_i_10__0 
       (.I0(register_a[31]),
        .I1(operand_a1),
        .I2(register_b[31]),
        .I3(operand_b1),
        .I4(result[31]),
        .I5(opcode_2[1]),
        .O(\result[31]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA000200020002)) 
    \result[31]_i_11__0 
       (.I0(\result[8]_i_12_n_0 ),
        .I1(\result[31]_i_19_n_0 ),
        .I2(store_data[0]),
        .I3(\result[8]_i_15_n_0 ),
        .I4(opcode_2[1]),
        .I5(\result[31]_i_20_n_0 ),
        .O(\result[31]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000004500000040)) 
    \result[31]_i_12 
       (.I0(opcode_2[3]),
        .I1(\result_reg[31]_i_21_n_4 ),
        .I2(opcode_2[0]),
        .I3(opcode_2[1]),
        .I4(opcode_2[2]),
        .I5(literal_2[15]),
        .O(\result[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    \result[31]_i_13__0 
       (.I0(\result[31]_i_22_n_0 ),
        .I1(store_data[2]),
        .I2(\result[31]_i_23_n_0 ),
        .I3(store_data[1]),
        .I4(\result[31]_i_24_n_0 ),
        .I5(\result[31]_i_25_n_0 ),
        .O(\result[31]_i_13__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \result[31]_i_14 
       (.I0(opcode_2[1]),
        .I1(\result[8]_i_41_n_0 ),
        .O(\result[31]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h4700473347CC47FF)) 
    \result[31]_i_15__0 
       (.I0(\result[31]_i_26_n_0 ),
        .I1(store_data[2]),
        .I2(\result[31]_i_27_n_0 ),
        .I3(store_data[1]),
        .I4(\result[31]_i_28_n_0 ),
        .I5(\result[31]_i_29_n_0 ),
        .O(\result[31]_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \result[31]_i_16 
       (.I0(opcode_2[0]),
        .I1(opcode_2[1]),
        .O(\result[31]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h2002000000002002)) 
    \result[31]_i_18 
       (.I0(write_enable_reg_n_0),
        .I1(\write_value[31]_i_3_n_0 ),
        .I2(address_z_3[0]),
        .I3(address_b_2[0]),
        .I4(address_z_3[3]),
        .I5(address_b_2[3]),
        .O(operand_b1));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \result[31]_i_19 
       (.I0(store_data[1]),
        .I1(store_data[4]),
        .I2(\write_output[31]_i_2_n_0 ),
        .I3(store_data[3]),
        .I4(store_data[2]),
        .O(\result[31]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h34300430)) 
    \result[31]_i_1__0 
       (.I0(\result[31]_i_3__0_n_0 ),
        .I1(state[0]),
        .I2(state[2]),
        .I3(state[1]),
        .I4(\result[31]_i_4__0_n_0 ),
        .O(\result[31]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \result[31]_i_20 
       (.I0(data6[31]),
        .I1(opcode_2[0]),
        .I2(\write_output[31]_i_2_n_0 ),
        .I3(register_b[31]),
        .I4(\write_value[31]_i_2_n_0 ),
        .I5(result[31]),
        .O(\result[31]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[31]_i_22 
       (.I0(\write_output[0]_i_1_n_0 ),
        .I1(\write_output[16]_i_1_n_0 ),
        .I2(store_data[3]),
        .I3(\write_output[8]_i_1_n_0 ),
        .I4(store_data[4]),
        .I5(\write_output[24]_i_1_n_0 ),
        .O(\result[31]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[31]_i_23 
       (.I0(\write_output[4]_i_1_n_0 ),
        .I1(\write_output[20]_i_1_n_0 ),
        .I2(store_data[3]),
        .I3(\write_output[12]_i_1_n_0 ),
        .I4(store_data[4]),
        .I5(\write_output[28]_i_1_n_0 ),
        .O(\result[31]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[31]_i_24 
       (.I0(\write_output[2]_i_1_n_0 ),
        .I1(\write_output[18]_i_1_n_0 ),
        .I2(store_data[3]),
        .I3(\write_output[10]_i_1_n_0 ),
        .I4(store_data[4]),
        .I5(\write_output[26]_i_1_n_0 ),
        .O(\result[31]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[31]_i_25 
       (.I0(\write_output[6]_i_1_n_0 ),
        .I1(\write_output[22]_i_1_n_0 ),
        .I2(store_data[3]),
        .I3(\write_output[14]_i_1_n_0 ),
        .I4(store_data[4]),
        .I5(\write_output[30]_i_1_n_0 ),
        .O(\result[31]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[31]_i_26 
       (.I0(\write_output[1]_i_1_n_0 ),
        .I1(\write_output[17]_i_1_n_0 ),
        .I2(store_data[3]),
        .I3(\write_output[9]_i_1_n_0 ),
        .I4(store_data[4]),
        .I5(\write_output[25]_i_1_n_0 ),
        .O(\result[31]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[31]_i_27 
       (.I0(\write_output[5]_i_1_n_0 ),
        .I1(\write_output[21]_i_1_n_0 ),
        .I2(store_data[3]),
        .I3(\write_output[13]_i_1_n_0 ),
        .I4(store_data[4]),
        .I5(\write_output[29]_i_1_n_0 ),
        .O(\result[31]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[31]_i_28 
       (.I0(\write_output[7]_i_1_n_0 ),
        .I1(\write_output[23]_i_1_n_0 ),
        .I2(store_data[3]),
        .I3(\write_output[15]_i_1_n_0 ),
        .I4(store_data[4]),
        .I5(\write_output[31]_i_2_n_0 ),
        .O(\result[31]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[31]_i_29 
       (.I0(\write_output[3]_i_1_n_0 ),
        .I1(\write_output[19]_i_1_n_0 ),
        .I2(store_data[3]),
        .I3(\write_output[11]_i_1_n_0 ),
        .I4(store_data[4]),
        .I5(\write_output[27]_i_1_n_0 ),
        .O(\result[31]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \result[31]_i_2__0 
       (.I0(\result[31]_i_5_n_0 ),
        .I1(state[0]),
        .I2(output_socket[31]),
        .I3(\result[31]_i_6__0_n_0 ),
        .I4(state[1]),
        .I5(load_data[31]),
        .O(\result[31]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[31]_i_31 
       (.I0(result[30]),
        .I1(operand_a1),
        .I2(register_a[30]),
        .O(\result[31]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[31]_i_32 
       (.I0(result[29]),
        .I1(operand_a1),
        .I2(register_a[29]),
        .O(\result[31]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[31]_i_33 
       (.I0(result[28]),
        .I1(operand_a1),
        .I2(register_a[28]),
        .O(\result[31]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[31]_i_34__0 
       (.I0(result[31]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[31]),
        .I3(operand_a1),
        .I4(register_a[31]),
        .O(\result[31]_i_34__0_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[31]_i_35__0 
       (.I0(result[30]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[30]),
        .I3(operand_a1),
        .I4(register_a[30]),
        .O(\result[31]_i_35__0_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[31]_i_36__0 
       (.I0(result[29]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[29]),
        .I3(operand_a1),
        .I4(register_a[29]),
        .O(\result[31]_i_36__0_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[31]_i_37__0 
       (.I0(result[28]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[28]),
        .I3(operand_a1),
        .I4(register_a[28]),
        .O(\result[31]_i_37__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[31]_i_39 
       (.I0(result[31]),
        .I1(operand_a1),
        .I2(register_a[31]),
        .O(\result[31]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hFDCC02BE)) 
    \result[31]_i_3__0 
       (.I0(opcode_2[2]),
        .I1(opcode_2[3]),
        .I2(opcode_2[1]),
        .I3(opcode_2[0]),
        .I4(opcode_2[4]),
        .O(\result[31]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[31]_i_40 
       (.I0(result[30]),
        .I1(operand_a1),
        .I2(register_a[30]),
        .O(\result[31]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[31]_i_41 
       (.I0(result[29]),
        .I1(operand_a1),
        .I2(register_a[29]),
        .O(\result[31]_i_41_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[31]_i_42 
       (.I0(result[28]),
        .I1(operand_a1),
        .I2(register_a[28]),
        .O(\result[31]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[31]_i_43 
       (.I0(result[27]),
        .I1(operand_a1),
        .I2(register_a[27]),
        .O(\result[31]_i_43_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[31]_i_44 
       (.I0(result[26]),
        .I1(operand_a1),
        .I2(register_a[26]),
        .O(\result[31]_i_44_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[31]_i_45 
       (.I0(result[25]),
        .I1(operand_a1),
        .I2(register_a[25]),
        .O(\result[31]_i_45_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[31]_i_46 
       (.I0(result[24]),
        .I1(operand_a1),
        .I2(register_a[24]),
        .O(\result[31]_i_46_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[31]_i_47 
       (.I0(result[27]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[27]),
        .I3(operand_a1),
        .I4(register_a[27]),
        .O(\result[31]_i_47_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[31]_i_48__0 
       (.I0(result[26]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[26]),
        .I3(operand_a1),
        .I4(register_a[26]),
        .O(\result[31]_i_48__0_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[31]_i_49__0 
       (.I0(result[25]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[25]),
        .I3(operand_a1),
        .I4(register_a[25]),
        .O(\result[31]_i_49__0_n_0 ));
  LUT6 #(
    .INIT(64'hAA00AAAA80000000)) 
    \result[31]_i_4__0 
       (.I0(\s_input_rs232_rx_ack[0]_i_2_n_0 ),
        .I1(OUT1_STB),
        .I2(OUT1_ACK),
        .I3(\result[31]_i_7__0_n_0 ),
        .I4(read_input[1]),
        .I5(\result[31]_i_8__0_n_0 ),
        .O(\result[31]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8FFB8FFB800)) 
    \result[31]_i_5 
       (.I0(\result[31]_i_9__0_n_0 ),
        .I1(opcode_2[2]),
        .I2(\result[31]_i_10__0_n_0 ),
        .I3(opcode_2[4]),
        .I4(\result[31]_i_11__0_n_0 ),
        .I5(\result[31]_i_12_n_0 ),
        .O(\result[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[31]_i_50__0 
       (.I0(result[24]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[24]),
        .I3(operand_a1),
        .I4(register_a[24]),
        .O(\result[31]_i_50__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[31]_i_51 
       (.I0(result[30]),
        .I1(operand_a1),
        .I2(register_a[30]),
        .O(\result[31]_i_51_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[31]_i_52 
       (.I0(result[29]),
        .I1(operand_a1),
        .I2(register_a[29]),
        .O(\result[31]_i_52_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[31]_i_53 
       (.I0(result[28]),
        .I1(operand_a1),
        .I2(register_a[28]),
        .O(\result[31]_i_53_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[31]_i_54 
       (.I0(register_a[31]),
        .I1(operand_a1),
        .I2(register_b[31]),
        .I3(\write_value[31]_i_2_n_0 ),
        .I4(result[31]),
        .O(\result[31]_i_54_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[31]_i_55 
       (.I0(register_a[30]),
        .I1(operand_a1),
        .I2(register_b[30]),
        .I3(\write_value[31]_i_2_n_0 ),
        .I4(result[30]),
        .O(\result[31]_i_55_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[31]_i_56 
       (.I0(register_a[29]),
        .I1(operand_a1),
        .I2(register_b[29]),
        .I3(\write_value[31]_i_2_n_0 ),
        .I4(result[29]),
        .O(\result[31]_i_56_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[31]_i_57 
       (.I0(register_a[28]),
        .I1(operand_a1),
        .I2(register_b[28]),
        .I3(\write_value[31]_i_2_n_0 ),
        .I4(result[28]),
        .O(\result[31]_i_57_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \result[31]_i_6__0 
       (.I0(read_input[1]),
        .I1(read_input[2]),
        .O(\result[31]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \result[31]_i_7__0 
       (.I0(read_input[0]),
        .I1(read_input[2]),
        .O(\result[31]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hA0CFA0C0A0C0A0C0)) 
    \result[31]_i_8__0 
       (.I0(\s_input_buttons_ack_reg_n_0_[0] ),
        .I1(\s_input_switches_ack_reg_n_0_[0] ),
        .I2(read_input[2]),
        .I3(read_input[0]),
        .I4(wire_139862652897760_stb),
        .I5(wire_139862652897760_ack),
        .O(\result[31]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF80B080B080B0)) 
    \result[31]_i_9__0 
       (.I0(\result[31]_i_13__0_n_0 ),
        .I1(store_data[0]),
        .I2(\result[31]_i_14_n_0 ),
        .I3(\result[31]_i_15__0_n_0 ),
        .I4(\result[31]_i_16_n_0 ),
        .I5(data12[31]),
        .O(\result[31]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \result[3]_i_1 
       (.I0(\result[3]_i_2__0_n_0 ),
        .I1(\result[3]_i_3__1_n_0 ),
        .I2(state[0]),
        .I3(\result[3]_i_4_n_0 ),
        .I4(state[1]),
        .I5(load_data[3]),
        .O(\result[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \result[3]_i_10 
       (.I0(\result[8]_i_36_n_0 ),
        .I1(store_data[2]),
        .I2(\result[5]_i_12_n_0 ),
        .I3(\result[7]_i_22_n_0 ),
        .I4(\result[3]_i_22_n_0 ),
        .I5(store_data[1]),
        .O(\result[3]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h557FFF7F)) 
    \result[3]_i_11 
       (.I0(opcode_2[1]),
        .I1(store_data[3]),
        .I2(\write_output[3]_i_1_n_0 ),
        .I3(opcode_2[0]),
        .I4(data6[3]),
        .O(\result[3]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[3]_i_12 
       (.I0(result[3]),
        .I1(operand_a1),
        .I2(register_a[3]),
        .O(\result[3]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[3]_i_13 
       (.I0(result[2]),
        .I1(operand_a1),
        .I2(register_a[2]),
        .O(\result[3]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[3]_i_14 
       (.I0(result[1]),
        .I1(operand_a1),
        .I2(register_a[1]),
        .O(\result[3]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[3]_i_15 
       (.I0(result[0]),
        .I1(operand_a1),
        .I2(register_a[0]),
        .O(\result[3]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[3]_i_16 
       (.I0(\write_output[3]_i_1_n_0 ),
        .I1(address_b_2[3]),
        .O(\result[3]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[3]_i_17 
       (.I0(\write_output[2]_i_1_n_0 ),
        .I1(address_b_2[2]),
        .O(\result[3]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[3]_i_18 
       (.I0(\write_output[1]_i_1_n_0 ),
        .I1(address_b_2[1]),
        .O(\result[3]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[3]_i_19 
       (.I0(\write_output[0]_i_1_n_0 ),
        .I1(address_b_2[0]),
        .O(\result[3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFCFFFFFFFDFD)) 
    \result[3]_i_21 
       (.I0(\write_output[2]_i_1_n_0 ),
        .I1(store_data[2]),
        .I2(store_data[3]),
        .I3(\write_output[0]_i_1_n_0 ),
        .I4(store_data[4]),
        .I5(store_data[1]),
        .O(\result[3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[3]_i_22 
       (.I0(\write_output[27]_i_1_n_0 ),
        .I1(\write_output[11]_i_1_n_0 ),
        .I2(store_data[3]),
        .I3(\write_output[19]_i_1_n_0 ),
        .I4(store_data[4]),
        .I5(\write_output[3]_i_1_n_0 ),
        .O(\result[3]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[3]_i_23 
       (.I0(result[3]),
        .I1(operand_a1),
        .I2(register_a[3]),
        .O(\result[3]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[3]_i_24 
       (.I0(result[2]),
        .I1(operand_a1),
        .I2(register_a[2]),
        .O(\result[3]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[3]_i_25 
       (.I0(result[1]),
        .I1(operand_a1),
        .I2(register_a[1]),
        .O(\result[3]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[3]_i_26 
       (.I0(result[0]),
        .I1(operand_a1),
        .I2(register_a[0]),
        .O(\result[3]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \result[3]_i_27 
       (.I0(\write_output[3]_i_1_n_0 ),
        .I1(store_data[3]),
        .O(\result[3]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \result[3]_i_28 
       (.I0(\write_output[2]_i_1_n_0 ),
        .I1(store_data[2]),
        .O(\result[3]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \result[3]_i_29__0 
       (.I0(\write_output[1]_i_1_n_0 ),
        .I1(store_data[1]),
        .O(\result[3]_i_29__0_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFFEEEEEEEEEE)) 
    \result[3]_i_2__0 
       (.I0(\result[3]_i_5_n_0 ),
        .I1(\result[3]_i_6_n_0 ),
        .I2(address_b_2[3]),
        .I3(\result_reg[3]_i_7_n_4 ),
        .I4(\result[8]_i_8_n_0 ),
        .I5(\write_output[31]_i_3_n_0 ),
        .O(\result[3]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \result[3]_i_30 
       (.I0(\write_output[0]_i_1_n_0 ),
        .I1(store_data[0]),
        .O(\result[3]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFFC100C100000000)) 
    \result[3]_i_3__1 
       (.I0(store_data[3]),
        .I1(\write_output[3]_i_1_n_0 ),
        .I2(opcode_2[1]),
        .I3(opcode_2[2]),
        .I4(\result[3]_i_8_n_0 ),
        .I5(opcode_2[4]),
        .O(\result[3]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[3]_i_4 
       (.I0(\INPUT_BUTTONS_reg[4] [3]),
        .I1(read_input[0]),
        .I2(\INPUT_SWITCHES_reg[15] [3]),
        .I3(read_input[2]),
        .I4(\result[3]_i_9_n_0 ),
        .O(\result[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000A808AAAAAAAA)) 
    \result[3]_i_5 
       (.I0(\result[8]_i_12_n_0 ),
        .I1(\result[3]_i_10_n_0 ),
        .I2(store_data[0]),
        .I3(\result[4]_i_9__0_n_0 ),
        .I4(\result[8]_i_15_n_0 ),
        .I5(\result[3]_i_11_n_0 ),
        .O(\result[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAAAEAAAA)) 
    \result[3]_i_6 
       (.I0(opcode_2[4]),
        .I1(opcode_2[1]),
        .I2(opcode_2[2]),
        .I3(opcode_2[3]),
        .I4(data2[3]),
        .O(\result[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h7077700077777777)) 
    \result[3]_i_8 
       (.I0(\result[31]_i_16_n_0 ),
        .I1(data12[3]),
        .I2(\result[3]_i_21_n_0 ),
        .I3(store_data[0]),
        .I4(\result[4]_i_11_n_0 ),
        .I5(\result[31]_i_14_n_0 ),
        .O(\result[3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[3]_i_9 
       (.I0(OUT1[3]),
        .I1(read_input[1]),
        .I2(output_socket[3]),
        .O(\result[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \result[4]_i_1 
       (.I0(\result[4]_i_2__0_n_0 ),
        .I1(\result[4]_i_3__1_n_0 ),
        .I2(state[0]),
        .I3(\result[4]_i_4_n_0 ),
        .I4(state[1]),
        .I5(load_data[4]),
        .O(\result[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h557FFF7F)) 
    \result[4]_i_10 
       (.I0(opcode_2[1]),
        .I1(store_data[4]),
        .I2(\write_output[4]_i_1_n_0 ),
        .I3(opcode_2[0]),
        .I4(data6[4]),
        .O(\result[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFCFFFFFFFDFD)) 
    \result[4]_i_11 
       (.I0(\write_output[3]_i_1_n_0 ),
        .I1(store_data[2]),
        .I2(store_data[3]),
        .I3(\write_output[1]_i_1_n_0 ),
        .I4(store_data[4]),
        .I5(store_data[1]),
        .O(\result[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[4]_i_12 
       (.I0(\write_output[28]_i_1_n_0 ),
        .I1(\write_output[12]_i_1_n_0 ),
        .I2(store_data[3]),
        .I3(\write_output[20]_i_1_n_0 ),
        .I4(store_data[4]),
        .I5(\write_output[4]_i_1_n_0 ),
        .O(\result[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFFEEEEEEEEEE)) 
    \result[4]_i_2__0 
       (.I0(\result[4]_i_5_n_0 ),
        .I1(\result[4]_i_6_n_0 ),
        .I2(literal_2[4]),
        .I3(\result_reg[7]_i_8_n_7 ),
        .I4(\result[8]_i_8_n_0 ),
        .I5(\write_output[31]_i_3_n_0 ),
        .O(\result[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFC100C100000000)) 
    \result[4]_i_3__1 
       (.I0(store_data[4]),
        .I1(\write_output[4]_i_1_n_0 ),
        .I2(opcode_2[1]),
        .I3(opcode_2[2]),
        .I4(\result[4]_i_7_n_0 ),
        .I5(opcode_2[4]),
        .O(\result[4]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[4]_i_4 
       (.I0(\INPUT_BUTTONS_reg[4] [4]),
        .I1(read_input[0]),
        .I2(\INPUT_SWITCHES_reg[15] [4]),
        .I3(read_input[2]),
        .I4(\result[4]_i_8_n_0 ),
        .O(\result[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000A808AAAAAAAA)) 
    \result[4]_i_5 
       (.I0(\result[8]_i_12_n_0 ),
        .I1(\result[4]_i_9__0_n_0 ),
        .I2(store_data[0]),
        .I3(\result[5]_i_8__0_n_0 ),
        .I4(\result[8]_i_15_n_0 ),
        .I5(\result[4]_i_10_n_0 ),
        .O(\result[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAAAEAAAA)) 
    \result[4]_i_6 
       (.I0(opcode_2[4]),
        .I1(opcode_2[1]),
        .I2(opcode_2[2]),
        .I3(opcode_2[3]),
        .I4(data2[4]),
        .O(\result[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h7707070777077777)) 
    \result[4]_i_7 
       (.I0(\result[31]_i_16_n_0 ),
        .I1(data12[4]),
        .I2(\result[31]_i_14_n_0 ),
        .I3(\result[4]_i_11_n_0 ),
        .I4(store_data[0]),
        .I5(\result[5]_i_11_n_0 ),
        .O(\result[4]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[4]_i_8 
       (.I0(OUT1[4]),
        .I1(read_input[1]),
        .I2(output_socket[4]),
        .O(\result[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \result[4]_i_9__0 
       (.I0(\result[8]_i_38_n_0 ),
        .I1(store_data[2]),
        .I2(\result[6]_i_12_n_0 ),
        .I3(\result[8]_i_40_n_0 ),
        .I4(\result[4]_i_12_n_0 ),
        .I5(store_data[1]),
        .O(\result[4]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF77470000)) 
    \result[5]_i_1 
       (.I0(\result_reg[5]_i_2_n_0 ),
        .I1(opcode_2[4]),
        .I2(\result[5]_i_3__0_n_0 ),
        .I3(\result[5]_i_4_n_0 ),
        .I4(state[0]),
        .I5(\result[5]_i_5_n_0 ),
        .O(\result[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \result[5]_i_10 
       (.I0(output_socket[5]),
        .I1(read_input[1]),
        .I2(OUT1[5]),
        .I3(read_input[2]),
        .O(\result[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \result[5]_i_11 
       (.I0(store_data[3]),
        .I1(\write_output[2]_i_1_n_0 ),
        .I2(store_data[4]),
        .I3(store_data[2]),
        .I4(store_data[1]),
        .I5(\result[7]_i_29_n_0 ),
        .O(\result[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[5]_i_12 
       (.I0(\write_output[29]_i_1_n_0 ),
        .I1(\write_output[13]_i_1_n_0 ),
        .I2(store_data[3]),
        .I3(\write_output[21]_i_1_n_0 ),
        .I4(store_data[4]),
        .I5(\write_output[5]_i_1_n_0 ),
        .O(\result[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAABFBBBFEEBFFFBF)) 
    \result[5]_i_3__0 
       (.I0(opcode_2[3]),
        .I1(\result[8]_i_8_n_0 ),
        .I2(data2[5]),
        .I3(\result[8]_i_10_n_0 ),
        .I4(\result_reg[7]_i_8_n_6 ),
        .I5(literal_2[5]),
        .O(\result[5]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h00008A80AAAAAAAA)) 
    \result[5]_i_4 
       (.I0(\result[8]_i_12_n_0 ),
        .I1(\result[6]_i_8_n_0 ),
        .I2(store_data[0]),
        .I3(\result[5]_i_8__0_n_0 ),
        .I4(\result[8]_i_15_n_0 ),
        .I5(\result[5]_i_9_n_0 ),
        .O(\result[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4FFF400)) 
    \result[5]_i_5 
       (.I0(\result[15]_i_4_n_0 ),
        .I1(\INPUT_SWITCHES_reg[15] [5]),
        .I2(\result[5]_i_10_n_0 ),
        .I3(state[1]),
        .I4(load_data[5]),
        .I5(state[0]),
        .O(\result[5]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h88899989)) 
    \result[5]_i_6 
       (.I0(opcode_2[1]),
        .I1(\write_output[5]_i_1_n_0 ),
        .I2(register_b[5]),
        .I3(operand_b1),
        .I4(result[5]),
        .O(\result[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0707077777770777)) 
    \result[5]_i_7 
       (.I0(\result[31]_i_16_n_0 ),
        .I1(data12[5]),
        .I2(\result[31]_i_14_n_0 ),
        .I3(\result[6]_i_11_n_0 ),
        .I4(store_data[0]),
        .I5(\result[5]_i_11_n_0 ),
        .O(\result[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \result[5]_i_8__0 
       (.I0(\result[8]_i_34_n_0 ),
        .I1(store_data[2]),
        .I2(\result[7]_i_22_n_0 ),
        .I3(\result[8]_i_36_n_0 ),
        .I4(\result[5]_i_12_n_0 ),
        .I5(store_data[1]),
        .O(\result[5]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'h557FFF7F)) 
    \result[5]_i_9 
       (.I0(opcode_2[1]),
        .I1(store_data[5]),
        .I2(\write_output[5]_i_1_n_0 ),
        .I3(opcode_2[0]),
        .I4(data6[5]),
        .O(\result[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF77470000)) 
    \result[6]_i_1 
       (.I0(\result_reg[6]_i_2_n_0 ),
        .I1(opcode_2[4]),
        .I2(\result[6]_i_3__0_n_0 ),
        .I3(\result[6]_i_4__0_n_0 ),
        .I4(state[0]),
        .I5(\result[6]_i_5_n_0 ),
        .O(\result[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \result[6]_i_10 
       (.I0(output_socket[6]),
        .I1(read_input[1]),
        .I2(OUT1[6]),
        .I3(read_input[2]),
        .O(\result[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \result[6]_i_11 
       (.I0(store_data[4]),
        .I1(\write_output[3]_i_1_n_0 ),
        .I2(store_data[3]),
        .I3(store_data[2]),
        .I4(store_data[1]),
        .I5(\result[8]_i_47_n_0 ),
        .O(\result[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[6]_i_12 
       (.I0(\write_output[30]_i_1_n_0 ),
        .I1(\write_output[14]_i_1_n_0 ),
        .I2(store_data[3]),
        .I3(\write_output[22]_i_1_n_0 ),
        .I4(store_data[4]),
        .I5(\write_output[6]_i_1_n_0 ),
        .O(\result[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAABFBBBFEEBFFFBF)) 
    \result[6]_i_3__0 
       (.I0(opcode_2[3]),
        .I1(\result[8]_i_8_n_0 ),
        .I2(data2[6]),
        .I3(\result[8]_i_10_n_0 ),
        .I4(\result_reg[7]_i_8_n_5 ),
        .I5(literal_2[6]),
        .O(\result[6]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000A808AAAAAAAA)) 
    \result[6]_i_4__0 
       (.I0(\result[8]_i_12_n_0 ),
        .I1(\result[6]_i_8_n_0 ),
        .I2(store_data[0]),
        .I3(\result[7]_i_9__0_n_0 ),
        .I4(\result[8]_i_15_n_0 ),
        .I5(\result[6]_i_9_n_0 ),
        .O(\result[6]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4FFF400)) 
    \result[6]_i_5 
       (.I0(\result[15]_i_4_n_0 ),
        .I1(\INPUT_SWITCHES_reg[15] [6]),
        .I2(\result[6]_i_10_n_0 ),
        .I3(state[1]),
        .I4(load_data[6]),
        .I5(state[0]),
        .O(\result[6]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h88899989)) 
    \result[6]_i_6 
       (.I0(opcode_2[1]),
        .I1(\write_output[6]_i_1_n_0 ),
        .I2(register_b[6]),
        .I3(operand_b1),
        .I4(result[6]),
        .O(\result[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0707077777770777)) 
    \result[6]_i_7 
       (.I0(\result[31]_i_16_n_0 ),
        .I1(data12[6]),
        .I2(\result[31]_i_14_n_0 ),
        .I3(\result[7]_i_13__0_n_0 ),
        .I4(store_data[0]),
        .I5(\result[6]_i_11_n_0 ),
        .O(\result[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \result[6]_i_8 
       (.I0(\result[8]_i_39_n_0 ),
        .I1(store_data[2]),
        .I2(\result[8]_i_40_n_0 ),
        .I3(\result[8]_i_38_n_0 ),
        .I4(\result[6]_i_12_n_0 ),
        .I5(store_data[1]),
        .O(\result[6]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h557FFF7F)) 
    \result[6]_i_9 
       (.I0(opcode_2[1]),
        .I1(store_data[6]),
        .I2(\write_output[6]_i_1_n_0 ),
        .I3(opcode_2[0]),
        .I4(data6[6]),
        .O(\result[6]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h557FFF7F)) 
    \result[7]_i_10__0 
       (.I0(opcode_2[1]),
        .I1(store_data[7]),
        .I2(\write_output[7]_i_1_n_0 ),
        .I3(opcode_2[0]),
        .I4(data6[7]),
        .O(\result[7]_i_10__0_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \result[7]_i_11__0 
       (.I0(output_socket[7]),
        .I1(read_input[1]),
        .I2(OUT1[7]),
        .I3(read_input[2]),
        .O(\result[7]_i_11__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[7]_i_13__0 
       (.I0(\result[7]_i_29_n_0 ),
        .I1(store_data[1]),
        .I2(\result[8]_i_49_n_0 ),
        .O(\result[7]_i_13__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[7]_i_14__0 
       (.I0(result[7]),
        .I1(operand_a1),
        .I2(register_a[7]),
        .O(\result[7]_i_14__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[7]_i_15__0 
       (.I0(result[6]),
        .I1(operand_a1),
        .I2(register_a[6]),
        .O(\result[7]_i_15__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[7]_i_16__0 
       (.I0(result[5]),
        .I1(operand_a1),
        .I2(register_a[5]),
        .O(\result[7]_i_16__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[7]_i_17__0 
       (.I0(result[4]),
        .I1(operand_a1),
        .I2(register_a[4]),
        .O(\result[7]_i_17__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[7]_i_18__0 
       (.I0(\write_output[7]_i_1_n_0 ),
        .I1(literal_2[7]),
        .O(\result[7]_i_18__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[7]_i_19__0 
       (.I0(\write_output[6]_i_1_n_0 ),
        .I1(literal_2[6]),
        .O(\result[7]_i_19__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF77470000)) 
    \result[7]_i_1__0 
       (.I0(\result_reg[7]_i_2__0_n_0 ),
        .I1(opcode_2[4]),
        .I2(\result[7]_i_3__0_n_0 ),
        .I3(\result[7]_i_4_n_0 ),
        .I4(state[0]),
        .I5(\result[7]_i_5__0_n_0 ),
        .O(\result[7]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[7]_i_20__0 
       (.I0(\write_output[5]_i_1_n_0 ),
        .I1(literal_2[5]),
        .O(\result[7]_i_20__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[7]_i_21 
       (.I0(\write_output[4]_i_1_n_0 ),
        .I1(literal_2[4]),
        .O(\result[7]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[7]_i_22 
       (.I0(\write_output[31]_i_2_n_0 ),
        .I1(\write_output[15]_i_1_n_0 ),
        .I2(store_data[3]),
        .I3(\write_output[23]_i_1_n_0 ),
        .I4(store_data[4]),
        .I5(\write_output[7]_i_1_n_0 ),
        .O(\result[7]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[7]_i_24 
       (.I0(result[4]),
        .I1(operand_a1),
        .I2(register_a[4]),
        .O(\result[7]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \result[7]_i_25__0 
       (.I0(result[7]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[7]),
        .I3(\write_output[7]_i_1_n_0 ),
        .O(\result[7]_i_25__0_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \result[7]_i_26 
       (.I0(result[6]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[6]),
        .I3(\write_output[6]_i_1_n_0 ),
        .O(\result[7]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \result[7]_i_27 
       (.I0(result[5]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[5]),
        .I3(\write_output[5]_i_1_n_0 ),
        .O(\result[7]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \result[7]_i_28 
       (.I0(store_data[4]),
        .I1(\write_output[4]_i_1_n_0 ),
        .O(\result[7]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \result[7]_i_29 
       (.I0(\write_output[0]_i_1_n_0 ),
        .I1(store_data[2]),
        .I2(store_data[4]),
        .I3(\write_output[4]_i_1_n_0 ),
        .I4(store_data[3]),
        .O(\result[7]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[7]_i_31 
       (.I0(result[4]),
        .I1(operand_a1),
        .I2(register_a[4]),
        .O(\result[7]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \result[7]_i_32 
       (.I0(\write_output[7]_i_1_n_0 ),
        .I1(register_b[7]),
        .I2(\write_value[31]_i_2_n_0 ),
        .I3(result[7]),
        .O(\result[7]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \result[7]_i_33 
       (.I0(\write_output[6]_i_1_n_0 ),
        .I1(register_b[6]),
        .I2(\write_value[31]_i_2_n_0 ),
        .I3(result[6]),
        .O(\result[7]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \result[7]_i_34 
       (.I0(\write_output[5]_i_1_n_0 ),
        .I1(register_b[5]),
        .I2(\write_value[31]_i_2_n_0 ),
        .I3(result[5]),
        .O(\result[7]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[7]_i_35 
       (.I0(\write_output[4]_i_1_n_0 ),
        .I1(store_data[4]),
        .O(\result[7]_i_35_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[7]_i_36 
       (.I0(result[3]),
        .I1(operand_a1),
        .I2(register_a[3]),
        .O(\result[7]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[7]_i_37 
       (.I0(result[2]),
        .I1(operand_a1),
        .I2(register_a[2]),
        .O(\result[7]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[7]_i_38 
       (.I0(result[1]),
        .I1(operand_a1),
        .I2(register_a[1]),
        .O(\result[7]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[7]_i_39 
       (.I0(result[0]),
        .I1(operand_a1),
        .I2(register_a[0]),
        .O(\result[7]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAABFBBBFEEBFFFBF)) 
    \result[7]_i_3__0 
       (.I0(opcode_2[3]),
        .I1(\result[8]_i_8_n_0 ),
        .I2(data2[7]),
        .I3(\result[8]_i_10_n_0 ),
        .I4(\result_reg[7]_i_8_n_4 ),
        .I5(literal_2[7]),
        .O(\result[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h00008A80AAAAAAAA)) 
    \result[7]_i_4 
       (.I0(\result[8]_i_12_n_0 ),
        .I1(\result[8]_i_14__0_n_0 ),
        .I2(store_data[0]),
        .I3(\result[7]_i_9__0_n_0 ),
        .I4(\result[8]_i_15_n_0 ),
        .I5(\result[7]_i_10__0_n_0 ),
        .O(\result[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[7]_i_40__0 
       (.I0(store_data[3]),
        .I1(\write_output[3]_i_1_n_0 ),
        .O(\result[7]_i_40__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[7]_i_41 
       (.I0(store_data[2]),
        .I1(\write_output[2]_i_1_n_0 ),
        .O(\result[7]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[7]_i_42 
       (.I0(store_data[1]),
        .I1(\write_output[1]_i_1_n_0 ),
        .O(\result[7]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[7]_i_43 
       (.I0(store_data[0]),
        .I1(\write_output[0]_i_1_n_0 ),
        .O(\result[7]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4FFF400)) 
    \result[7]_i_5__0 
       (.I0(\result[15]_i_4_n_0 ),
        .I1(\INPUT_SWITCHES_reg[15] [7]),
        .I2(\result[7]_i_11__0_n_0 ),
        .I3(state[1]),
        .I4(load_data[7]),
        .I5(state[0]),
        .O(\result[7]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h88899989)) 
    \result[7]_i_6__0 
       (.I0(opcode_2[1]),
        .I1(\write_output[7]_i_1_n_0 ),
        .I2(register_b[7]),
        .I3(operand_b1),
        .I4(result[7]),
        .O(\result[7]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h0707077777770777)) 
    \result[7]_i_7__0 
       (.I0(\result[31]_i_16_n_0 ),
        .I1(data12[7]),
        .I2(\result[31]_i_14_n_0 ),
        .I3(\result[8]_i_18_n_0 ),
        .I4(store_data[0]),
        .I5(\result[7]_i_13__0_n_0 ),
        .O(\result[7]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \result[7]_i_9__0 
       (.I0(\result[8]_i_35_n_0 ),
        .I1(store_data[2]),
        .I2(\result[8]_i_36_n_0 ),
        .I3(\result[8]_i_34_n_0 ),
        .I4(\result[7]_i_22_n_0 ),
        .I5(store_data[1]),
        .O(\result[7]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \result[8]_i_10 
       (.I0(opcode_2[2]),
        .I1(opcode_2[1]),
        .O(\result[8]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \result[8]_i_12 
       (.I0(opcode_2[3]),
        .I1(opcode_2[2]),
        .O(\result[8]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \result[8]_i_13 
       (.I0(\result[8]_i_33_n_0 ),
        .I1(store_data[2]),
        .I2(\result[8]_i_34_n_0 ),
        .I3(\result[8]_i_35_n_0 ),
        .I4(\result[8]_i_36_n_0 ),
        .I5(store_data[1]),
        .O(\result[8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \result[8]_i_14__0 
       (.I0(\result[8]_i_37_n_0 ),
        .I1(store_data[2]),
        .I2(\result[8]_i_38_n_0 ),
        .I3(\result[8]_i_39_n_0 ),
        .I4(\result[8]_i_40_n_0 ),
        .I5(store_data[1]),
        .O(\result[8]_i_14__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \result[8]_i_15 
       (.I0(opcode_2[1]),
        .I1(\result[8]_i_41_n_0 ),
        .O(\result[8]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h557FFF7F)) 
    \result[8]_i_16 
       (.I0(opcode_2[1]),
        .I1(store_data[8]),
        .I2(\write_output[8]_i_1_n_0 ),
        .I3(opcode_2[0]),
        .I4(data6[8]),
        .O(\result[8]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[8]_i_18 
       (.I0(\result[8]_i_47_n_0 ),
        .I1(store_data[1]),
        .I2(\result[8]_i_48_n_0 ),
        .O(\result[8]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[8]_i_19 
       (.I0(\result[8]_i_49_n_0 ),
        .I1(store_data[1]),
        .I2(\result[8]_i_50_n_0 ),
        .O(\result[8]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h774777470000FFFF)) 
    \result[8]_i_1__0 
       (.I0(\result_reg[8]_i_2__0_n_0 ),
        .I1(opcode_2[4]),
        .I2(\result[8]_i_3__0_n_0 ),
        .I3(\result[8]_i_4_n_0 ),
        .I4(\result[8]_i_5_n_0 ),
        .I5(state[0]),
        .O(\result[8]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[8]_i_25 
       (.I0(result[11]),
        .I1(operand_a1),
        .I2(register_a[11]),
        .O(\result[8]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[8]_i_26 
       (.I0(result[10]),
        .I1(operand_a1),
        .I2(register_a[10]),
        .O(\result[8]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[8]_i_27 
       (.I0(result[9]),
        .I1(operand_a1),
        .I2(register_a[9]),
        .O(\result[8]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[8]_i_28 
       (.I0(result[8]),
        .I1(operand_a1),
        .I2(register_a[8]),
        .O(\result[8]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[8]_i_29 
       (.I0(\write_output[11]_i_1_n_0 ),
        .I1(literal_2[11]),
        .O(\result[8]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[8]_i_30 
       (.I0(\write_output[10]_i_1_n_0 ),
        .I1(literal_2[10]),
        .O(\result[8]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[8]_i_31 
       (.I0(\write_output[9]_i_1_n_0 ),
        .I1(literal_2[9]),
        .O(\result[8]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[8]_i_32 
       (.I0(\write_output[8]_i_1_n_0 ),
        .I1(literal_2[8]),
        .O(\result[8]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \result[8]_i_33 
       (.I0(\write_output[23]_i_1_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[31]_i_2_n_0 ),
        .I3(store_data[4]),
        .I4(\write_output[15]_i_1_n_0 ),
        .O(\result[8]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \result[8]_i_34 
       (.I0(\write_output[19]_i_1_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[27]_i_1_n_0 ),
        .I3(store_data[4]),
        .I4(\write_output[11]_i_1_n_0 ),
        .O(\result[8]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \result[8]_i_35 
       (.I0(\write_output[21]_i_1_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[29]_i_1_n_0 ),
        .I3(store_data[4]),
        .I4(\write_output[13]_i_1_n_0 ),
        .O(\result[8]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \result[8]_i_36 
       (.I0(\write_output[17]_i_1_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[25]_i_1_n_0 ),
        .I3(store_data[4]),
        .I4(\write_output[9]_i_1_n_0 ),
        .O(\result[8]_i_36_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \result[8]_i_37 
       (.I0(\write_output[22]_i_1_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[30]_i_1_n_0 ),
        .I3(store_data[4]),
        .I4(\write_output[14]_i_1_n_0 ),
        .O(\result[8]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \result[8]_i_38 
       (.I0(\write_output[18]_i_1_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[26]_i_1_n_0 ),
        .I3(store_data[4]),
        .I4(\write_output[10]_i_1_n_0 ),
        .O(\result[8]_i_38_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \result[8]_i_39 
       (.I0(\write_output[20]_i_1_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[28]_i_1_n_0 ),
        .I3(store_data[4]),
        .I4(\write_output[12]_i_1_n_0 ),
        .O(\result[8]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAABFBBBFEEBFFFBF)) 
    \result[8]_i_3__0 
       (.I0(opcode_2[3]),
        .I1(\result[8]_i_8_n_0 ),
        .I2(data2[8]),
        .I3(\result[8]_i_10_n_0 ),
        .I4(\result_reg[8]_i_11_n_7 ),
        .I5(literal_2[8]),
        .O(\result[8]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h00008A80AAAAAAAA)) 
    \result[8]_i_4 
       (.I0(\result[8]_i_12_n_0 ),
        .I1(\result[8]_i_13_n_0 ),
        .I2(store_data[0]),
        .I3(\result[8]_i_14__0_n_0 ),
        .I4(\result[8]_i_15_n_0 ),
        .I5(\result[8]_i_16_n_0 ),
        .O(\result[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \result[8]_i_40 
       (.I0(\write_output[16]_i_1_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[24]_i_1_n_0 ),
        .I3(store_data[4]),
        .I4(\write_output[8]_i_1_n_0 ),
        .O(\result[8]_i_40_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \result[8]_i_41 
       (.I0(\result[8]_i_55_n_0 ),
        .I1(\result[8]_i_56_n_0 ),
        .I2(\result[8]_i_57_n_0 ),
        .I3(\result[8]_i_58_n_0 ),
        .I4(\result[8]_i_59_n_0 ),
        .O(\result[8]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \result[8]_i_43 
       (.I0(\write_output[11]_i_1_n_0 ),
        .I1(register_b[11]),
        .I2(\write_value[31]_i_2_n_0 ),
        .I3(result[11]),
        .O(\result[8]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \result[8]_i_44 
       (.I0(\write_output[10]_i_1_n_0 ),
        .I1(register_b[10]),
        .I2(\write_value[31]_i_2_n_0 ),
        .I3(result[10]),
        .O(\result[8]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \result[8]_i_45 
       (.I0(\write_output[9]_i_1_n_0 ),
        .I1(register_b[9]),
        .I2(\write_value[31]_i_2_n_0 ),
        .I3(result[9]),
        .O(\result[8]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \result[8]_i_46 
       (.I0(\write_output[8]_i_1_n_0 ),
        .I1(register_b[8]),
        .I2(\write_value[31]_i_2_n_0 ),
        .I3(result[8]),
        .O(\result[8]_i_46_n_0 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \result[8]_i_47 
       (.I0(\write_output[1]_i_1_n_0 ),
        .I1(store_data[2]),
        .I2(store_data[4]),
        .I3(\write_output[5]_i_1_n_0 ),
        .I4(store_data[3]),
        .O(\result[8]_i_47_n_0 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \result[8]_i_48 
       (.I0(\write_output[3]_i_1_n_0 ),
        .I1(store_data[2]),
        .I2(store_data[4]),
        .I3(\write_output[7]_i_1_n_0 ),
        .I4(store_data[3]),
        .O(\result[8]_i_48_n_0 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \result[8]_i_49 
       (.I0(\write_output[2]_i_1_n_0 ),
        .I1(store_data[2]),
        .I2(store_data[4]),
        .I3(\write_output[6]_i_1_n_0 ),
        .I4(store_data[3]),
        .O(\result[8]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h707700007077FFFF)) 
    \result[8]_i_5 
       (.I0(\result[31]_i_6__0_n_0 ),
        .I1(output_socket[8]),
        .I2(\result[15]_i_4_n_0 ),
        .I3(\INPUT_SWITCHES_reg[15] [8]),
        .I4(state[1]),
        .I5(load_data[8]),
        .O(\result[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \result[8]_i_50 
       (.I0(\write_output[4]_i_1_n_0 ),
        .I1(store_data[2]),
        .I2(\write_output[0]_i_1_n_0 ),
        .I3(store_data[3]),
        .I4(\write_output[8]_i_1_n_0 ),
        .I5(store_data[4]),
        .O(\result[8]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hFFFCFFFFFFFCFAFA)) 
    \result[8]_i_55 
       (.I0(register_b[5]),
        .I1(result[5]),
        .I2(store_data[7]),
        .I3(result[6]),
        .I4(\write_value[31]_i_2_n_0 ),
        .I5(register_b[6]),
        .O(\result[8]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \result[8]_i_56 
       (.I0(store_data[21]),
        .I1(store_data[20]),
        .I2(store_data[24]),
        .I3(store_data[25]),
        .I4(store_data[22]),
        .I5(store_data[23]),
        .O(\result[8]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \result[8]_i_57 
       (.I0(store_data[27]),
        .I1(store_data[26]),
        .I2(store_data[30]),
        .I3(store_data[31]),
        .I4(store_data[28]),
        .I5(store_data[29]),
        .O(\result[8]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \result[8]_i_58 
       (.I0(store_data[9]),
        .I1(store_data[8]),
        .I2(store_data[12]),
        .I3(store_data[13]),
        .I4(store_data[10]),
        .I5(store_data[11]),
        .O(\result[8]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \result[8]_i_59 
       (.I0(store_data[15]),
        .I1(store_data[14]),
        .I2(store_data[18]),
        .I3(store_data[19]),
        .I4(store_data[16]),
        .I5(store_data[17]),
        .O(\result[8]_i_59_n_0 ));
  LUT5 #(
    .INIT(32'h88899989)) 
    \result[8]_i_6 
       (.I0(opcode_2[1]),
        .I1(\write_output[8]_i_1_n_0 ),
        .I2(register_b[8]),
        .I3(operand_b1),
        .I4(result[8]),
        .O(\result[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h47B8)) 
    \result[8]_i_60 
       (.I0(result[11]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[11]),
        .I3(\write_output[11]_i_1_n_0 ),
        .O(\result[8]_i_60_n_0 ));
  LUT4 #(
    .INIT(16'h47B8)) 
    \result[8]_i_61 
       (.I0(result[10]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[10]),
        .I3(\write_output[10]_i_1_n_0 ),
        .O(\result[8]_i_61_n_0 ));
  LUT4 #(
    .INIT(16'h47B8)) 
    \result[8]_i_62 
       (.I0(result[9]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[9]),
        .I3(\write_output[9]_i_1_n_0 ),
        .O(\result[8]_i_62_n_0 ));
  LUT4 #(
    .INIT(16'h47B8)) 
    \result[8]_i_63 
       (.I0(result[8]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[8]),
        .I3(\write_output[8]_i_1_n_0 ),
        .O(\result[8]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'h0707770707777777)) 
    \result[8]_i_7 
       (.I0(\result[31]_i_16_n_0 ),
        .I1(data12[8]),
        .I2(\result[31]_i_14_n_0 ),
        .I3(store_data[0]),
        .I4(\result[8]_i_18_n_0 ),
        .I5(\result[8]_i_19_n_0 ),
        .O(\result[8]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \result[8]_i_8 
       (.I0(opcode_2[2]),
        .I1(opcode_2[1]),
        .I2(opcode_2[0]),
        .O(\result[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF444FFFFF4440000)) 
    \result[9]_i_2__0 
       (.I0(\result[15]_i_4_n_0 ),
        .I1(\INPUT_SWITCHES_reg[15] [9]),
        .I2(\result[31]_i_6__0_n_0 ),
        .I3(output_socket[9]),
        .I4(state[1]),
        .I5(load_data[9]),
        .O(\result[9]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFAEFFFFFFAE)) 
    \result[9]_i_3__0 
       (.I0(\result[9]_i_4_n_0 ),
        .I1(data2[9]),
        .I2(\result[14]_i_6_n_0 ),
        .I3(\result[9]_i_5_n_0 ),
        .I4(opcode_2[4]),
        .I5(\result_reg[9]_i_6_n_0 ),
        .O(\result[9]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000CA)) 
    \result[9]_i_4 
       (.I0(literal_2[9]),
        .I1(\result_reg[8]_i_11_n_6 ),
        .I2(opcode_2[0]),
        .I3(opcode_2[1]),
        .I4(opcode_2[2]),
        .I5(opcode_2[3]),
        .O(\result[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00008A80AAAAAAAA)) 
    \result[9]_i_5 
       (.I0(\result[8]_i_12_n_0 ),
        .I1(\result[10]_i_7__1_n_0 ),
        .I2(store_data[0]),
        .I3(\result[8]_i_13_n_0 ),
        .I4(\result[8]_i_15_n_0 ),
        .I5(\result[9]_i_7_n_0 ),
        .O(\result[9]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h557FFF7F)) 
    \result[9]_i_7 
       (.I0(opcode_2[1]),
        .I1(store_data[9]),
        .I2(\write_output[9]_i_1_n_0 ),
        .I3(opcode_2[0]),
        .I4(data6[9]),
        .O(\result[9]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h88899989)) 
    \result[9]_i_8 
       (.I0(opcode_2[1]),
        .I1(\write_output[9]_i_1_n_0 ),
        .I2(register_b[9]),
        .I3(operand_b1),
        .I4(result[9]),
        .O(\result[9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0707077777770777)) 
    \result[9]_i_9 
       (.I0(\result[31]_i_16_n_0 ),
        .I1(data12[9]),
        .I2(\result[31]_i_14_n_0 ),
        .I3(\result[10]_i_11__0_n_0 ),
        .I4(store_data[0]),
        .I5(\result[8]_i_19_n_0 ),
        .O(\result[9]_i_9_n_0 ));
  FDRE \result_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__0_n_0 ),
        .D(\result[0]_i_1_n_0 ),
        .Q(result[0]),
        .R(INTERNAL_RST_reg));
  CARRY4 \result_reg[0]_i_12 
       (.CI(\result_reg[0]_i_18_n_0 ),
        .CO({\NLW_result_reg[0]_i_12_CO_UNCONNECTED [3],data7,\NLW_result_reg[0]_i_12_CO_UNCONNECTED [1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_result_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({1'b0,\result[0]_i_19__0_n_0 ,\result[0]_i_20__0_n_0 ,\result[0]_i_21_n_0 }));
  CARRY4 \result_reg[0]_i_13 
       (.CI(\result_reg[0]_i_22_n_0 ),
        .CO({\NLW_result_reg[0]_i_13_CO_UNCONNECTED [3],data8,\NLW_result_reg[0]_i_13_CO_UNCONNECTED [1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O(\NLW_result_reg[0]_i_13_O_UNCONNECTED [3:0]),
        .S({1'b0,\result[0]_i_23__0_n_0 ,\result[0]_i_24__0_n_0 ,\result[0]_i_25__0_n_0 }));
  CARRY4 \result_reg[0]_i_14__0 
       (.CI(\result_reg[0]_i_26_n_0 ),
        .CO({\result_reg[0]_i_14__0_n_0 ,\NLW_result_reg[0]_i_14__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[0]_i_27__0_n_0 ,\result[0]_i_28__0_n_0 ,\result[0]_i_29__0_n_0 ,\result[0]_i_30_n_0 }),
        .O(\NLW_result_reg[0]_i_14__0_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_31_n_0 ,\result[0]_i_32_n_0 ,\result[0]_i_33_n_0 ,\result[0]_i_34_n_0 }));
  CARRY4 \result_reg[0]_i_16 
       (.CI(\result_reg[0]_i_35_n_0 ),
        .CO({data11,\NLW_result_reg[0]_i_16_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[0]_i_27__0_n_0 ,\result[0]_i_28__0_n_0 ,\result[0]_i_29__0_n_0 ,\result[0]_i_30_n_0 }),
        .O(\NLW_result_reg[0]_i_16_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_36_n_0 ,\result[0]_i_37_n_0 ,\result[0]_i_38_n_0 ,\result[0]_i_39_n_0 }));
  CARRY4 \result_reg[0]_i_18 
       (.CI(\result_reg[0]_i_40_n_0 ),
        .CO({\result_reg[0]_i_18_n_0 ,\NLW_result_reg[0]_i_18_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_result_reg[0]_i_18_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_41__0_n_0 ,\result[0]_i_42_n_0 ,\result[0]_i_43__0_n_0 ,\result[0]_i_44_n_0 }));
  CARRY4 \result_reg[0]_i_22 
       (.CI(\result_reg[0]_i_47_n_0 ),
        .CO({\result_reg[0]_i_22_n_0 ,\NLW_result_reg[0]_i_22_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_result_reg[0]_i_22_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_48__0_n_0 ,\result[0]_i_49_n_0 ,\result[0]_i_50__0_n_0 ,\result[0]_i_51_n_0 }));
  CARRY4 \result_reg[0]_i_26 
       (.CI(\result_reg[0]_i_52_n_0 ),
        .CO({\result_reg[0]_i_26_n_0 ,\NLW_result_reg[0]_i_26_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[0]_i_53_n_0 ,\result[0]_i_54_n_0 ,\result[0]_i_55_n_0 ,\result[0]_i_56_n_0 }),
        .O(\NLW_result_reg[0]_i_26_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_57_n_0 ,\result[0]_i_58_n_0 ,\result[0]_i_59_n_0 ,\result[0]_i_60_n_0 }));
  CARRY4 \result_reg[0]_i_35 
       (.CI(\result_reg[0]_i_62_n_0 ),
        .CO({\result_reg[0]_i_35_n_0 ,\NLW_result_reg[0]_i_35_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[0]_i_53_n_0 ,\result[0]_i_54_n_0 ,\result[0]_i_55_n_0 ,\result[0]_i_56_n_0 }),
        .O(\NLW_result_reg[0]_i_35_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_63_n_0 ,\result[0]_i_64_n_0 ,\result[0]_i_65_n_0 ,\result[0]_i_66_n_0 }));
  CARRY4 \result_reg[0]_i_40 
       (.CI(1'b0),
        .CO({\result_reg[0]_i_40_n_0 ,\NLW_result_reg[0]_i_40_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_result_reg[0]_i_40_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_67__0_n_0 ,\result[0]_i_68_n_0 ,\result[0]_i_69_n_0 ,\result[0]_i_70_n_0 }));
  CARRY4 \result_reg[0]_i_47 
       (.CI(1'b0),
        .CO({\result_reg[0]_i_47_n_0 ,\NLW_result_reg[0]_i_47_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_result_reg[0]_i_47_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_77__0_n_0 ,\result[0]_i_78_n_0 ,\result[0]_i_79_n_0 ,\result[0]_i_80_n_0 }));
  CARRY4 \result_reg[0]_i_52 
       (.CI(\result_reg[0]_i_81_n_0 ),
        .CO({\result_reg[0]_i_52_n_0 ,\NLW_result_reg[0]_i_52_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[0]_i_82_n_0 ,\result[0]_i_83_n_0 ,\result[0]_i_84_n_0 ,\result[0]_i_85_n_0 }),
        .O(\NLW_result_reg[0]_i_52_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_86_n_0 ,\result[0]_i_87_n_0 ,\result[0]_i_88_n_0 ,\result[0]_i_89_n_0 }));
  CARRY4 \result_reg[0]_i_62 
       (.CI(\result_reg[0]_i_90_n_0 ),
        .CO({\result_reg[0]_i_62_n_0 ,\NLW_result_reg[0]_i_62_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[0]_i_82_n_0 ,\result[0]_i_83_n_0 ,\result[0]_i_84_n_0 ,\result[0]_i_85_n_0 }),
        .O(\NLW_result_reg[0]_i_62_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_91_n_0 ,\result[0]_i_92_n_0 ,\result[0]_i_93_n_0 ,\result[0]_i_94_n_0 }));
  CARRY4 \result_reg[0]_i_81 
       (.CI(1'b0),
        .CO({\result_reg[0]_i_81_n_0 ,\NLW_result_reg[0]_i_81_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[0]_i_96_n_0 ,\result[0]_i_97_n_0 ,\result[0]_i_98_n_0 ,\result[0]_i_99_n_0 }),
        .O(\NLW_result_reg[0]_i_81_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_100_n_0 ,\result[0]_i_101_n_0 ,\result[0]_i_102_n_0 ,\result[0]_i_103_n_0 }));
  CARRY4 \result_reg[0]_i_90 
       (.CI(1'b0),
        .CO({\result_reg[0]_i_90_n_0 ,\NLW_result_reg[0]_i_90_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({\result[0]_i_96_n_0 ,\result[0]_i_97_n_0 ,\result[0]_i_104_n_0 ,\result[0]_i_105_n_0 }),
        .O(\NLW_result_reg[0]_i_90_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_106_n_0 ,\result[0]_i_107_n_0 ,\result[0]_i_108_n_0 ,\result[0]_i_109_n_0 }));
  FDRE \result_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__0_n_0 ),
        .D(\result_reg[10]_i_1_n_0 ),
        .Q(result[10]),
        .R(INTERNAL_RST_reg));
  MUXF7 \result_reg[10]_i_1 
       (.I0(\result[10]_i_2_n_0 ),
        .I1(\result[10]_i_3_n_0 ),
        .O(\result_reg[10]_i_1_n_0 ),
        .S(state[0]));
  MUXF7 \result_reg[10]_i_6 
       (.I0(\result[10]_i_9__0_n_0 ),
        .I1(\result[10]_i_10__0_n_0 ),
        .O(\result_reg[10]_i_6_n_0 ),
        .S(opcode_2[2]));
  FDRE \result_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__0_n_0 ),
        .D(\result_reg[11]_i_1__0_n_0 ),
        .Q(result[11]),
        .R(INTERNAL_RST_reg));
  MUXF7 \result_reg[11]_i_1__0 
       (.I0(\result[11]_i_2__0_n_0 ),
        .I1(\result[11]_i_3__0_n_0 ),
        .O(\result_reg[11]_i_1__0_n_0 ),
        .S(state[0]));
  MUXF7 \result_reg[11]_i_6 
       (.I0(\result[11]_i_9_n_0 ),
        .I1(\result[11]_i_10_n_0 ),
        .O(\result_reg[11]_i_6_n_0 ),
        .S(opcode_2[2]));
  FDRE \result_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__0_n_0 ),
        .D(\result_reg[12]_i_1__0_n_0 ),
        .Q(result[12]),
        .R(INTERNAL_RST_reg));
  MUXF7 \result_reg[12]_i_1__0 
       (.I0(\result[12]_i_2__0_n_0 ),
        .I1(\result[12]_i_3__0_n_0 ),
        .O(\result_reg[12]_i_1__0_n_0 ),
        .S(state[0]));
  CARRY4 \result_reg[12]_i_5 
       (.CI(\result_reg[8]_i_9_n_0 ),
        .CO({\result_reg[12]_i_5_n_0 ,\NLW_result_reg[12]_i_5_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data2[12:9]),
        .S(program_counter_2[12:9]));
  MUXF7 \result_reg[12]_i_7 
       (.I0(\result[12]_i_14_n_0 ),
        .I1(\result[12]_i_15_n_0 ),
        .O(\result_reg[12]_i_7_n_0 ),
        .S(opcode_2[2]));
  FDRE \result_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__0_n_0 ),
        .D(\result_reg[13]_i_1_n_0 ),
        .Q(result[13]),
        .R(INTERNAL_RST_reg));
  MUXF7 \result_reg[13]_i_1 
       (.I0(\result[13]_i_2__0_n_0 ),
        .I1(\result[13]_i_3_n_0 ),
        .O(\result_reg[13]_i_1_n_0 ),
        .S(state[0]));
  MUXF7 \result_reg[13]_i_6 
       (.I0(\result[13]_i_9_n_0 ),
        .I1(\result[13]_i_10_n_0 ),
        .O(\result_reg[13]_i_6_n_0 ),
        .S(opcode_2[2]));
  FDRE \result_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__0_n_0 ),
        .D(\result_reg[14]_i_1__0_n_0 ),
        .Q(result[14]),
        .R(INTERNAL_RST_reg));
  MUXF7 \result_reg[14]_i_1__0 
       (.I0(\result[14]_i_2__0_n_0 ),
        .I1(\result[14]_i_3__0_n_0 ),
        .O(\result_reg[14]_i_1__0_n_0 ),
        .S(state[0]));
  CARRY4 \result_reg[14]_i_5 
       (.CI(\result_reg[12]_i_5_n_0 ),
        .CO({data2[16],\NLW_result_reg[14]_i_5_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_result_reg[14]_i_5_O_UNCONNECTED [3],data2[15:13]}),
        .S({1'b1,program_counter_2[15:13]}));
  MUXF7 \result_reg[14]_i_8 
       (.I0(\result[14]_i_14_n_0 ),
        .I1(\result[14]_i_15_n_0 ),
        .O(\result_reg[14]_i_8_n_0 ),
        .S(opcode_2[2]));
  FDRE \result_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__0_n_0 ),
        .D(\result_reg[15]_i_1__0_n_0 ),
        .Q(result[15]),
        .R(INTERNAL_RST_reg));
  CARRY4 \result_reg[15]_i_10 
       (.CI(\result_reg[8]_i_11_n_0 ),
        .CO({\result_reg[15]_i_10_n_0 ,\NLW_result_reg[15]_i_10_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[15]_i_15_n_0 ,\result[15]_i_16_n_0 ,\result[15]_i_17_n_0 ,\result[15]_i_18_n_0 }),
        .O({\result_reg[15]_i_10_n_4 ,\result_reg[15]_i_10_n_5 ,\result_reg[15]_i_10_n_6 ,\result_reg[15]_i_10_n_7 }),
        .S({\result[15]_i_19_n_0 ,\result[15]_i_20_n_0 ,\result[15]_i_21_n_0 ,\result[15]_i_22_n_0 }));
  CARRY4 \result_reg[15]_i_13 
       (.CI(\result_reg[8]_i_17_n_0 ),
        .CO({\result_reg[15]_i_13_n_0 ,\NLW_result_reg[15]_i_13_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[15]_i_25_n_0 ,\result[15]_i_26_n_0 ,\result[15]_i_27_n_0 ,\write_output[12]_i_1_n_0 }),
        .O(data12[15:12]),
        .S({\result[15]_i_28__0_n_0 ,\result[15]_i_29__0_n_0 ,\result[15]_i_30__0_n_0 ,\result[15]_i_31_n_0 }));
  MUXF7 \result_reg[15]_i_1__0 
       (.I0(\result[15]_i_2__0_n_0 ),
        .I1(\result[15]_i_3__0_n_0 ),
        .O(\result_reg[15]_i_1__0_n_0 ),
        .S(state[0]));
  CARRY4 \result_reg[15]_i_23 
       (.CI(\result_reg[8]_i_42_n_0 ),
        .CO({\result_reg[15]_i_23_n_0 ,\NLW_result_reg[15]_i_23_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[15]_i_33_n_0 ,\result[15]_i_34_n_0 ,\result[15]_i_35_n_0 ,\write_output[12]_i_1_n_0 }),
        .O(data6[15:12]),
        .S({\result[15]_i_36_n_0 ,\result[15]_i_37_n_0 ,\result[15]_i_38_n_0 ,\result[15]_i_39_n_0 }));
  MUXF7 \result_reg[15]_i_5 
       (.I0(\result[15]_i_8_n_0 ),
        .I1(\result[15]_i_9_n_0 ),
        .O(\result_reg[15]_i_5_n_0 ),
        .S(opcode_2[2]));
  FDRE \result_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__0_n_0 ),
        .D(\result_reg[16]_i_1__0_n_0 ),
        .Q(result[16]),
        .R(INTERNAL_RST_reg));
  MUXF7 \result_reg[16]_i_1__0 
       (.I0(\result[16]_i_2__0_n_0 ),
        .I1(\result[16]_i_3__0_n_0 ),
        .O(\result_reg[16]_i_1__0_n_0 ),
        .S(state[0]));
  MUXF7 \result_reg[16]_i_4 
       (.I0(\result[16]_i_7_n_0 ),
        .I1(\result[16]_i_8_n_0 ),
        .O(\result_reg[16]_i_4_n_0 ),
        .S(opcode_2[2]));
  FDRE \result_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__0_n_0 ),
        .D(\result_reg[17]_i_1_n_0 ),
        .Q(result[17]),
        .R(INTERNAL_RST_reg));
  MUXF7 \result_reg[17]_i_1 
       (.I0(\result[17]_i_2__0_n_0 ),
        .I1(\result[17]_i_3_n_0 ),
        .O(\result_reg[17]_i_1_n_0 ),
        .S(state[0]));
  MUXF7 \result_reg[17]_i_4 
       (.I0(\result[17]_i_7_n_0 ),
        .I1(\result[17]_i_8_n_0 ),
        .O(\result_reg[17]_i_4_n_0 ),
        .S(opcode_2[2]));
  FDRE \result_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__0_n_0 ),
        .D(\result_reg[18]_i_1_n_0 ),
        .Q(result[18]),
        .R(INTERNAL_RST_reg));
  MUXF7 \result_reg[18]_i_1 
       (.I0(\result[18]_i_2__0_n_0 ),
        .I1(\result[18]_i_3_n_0 ),
        .O(\result_reg[18]_i_1_n_0 ),
        .S(state[0]));
  MUXF7 \result_reg[18]_i_4 
       (.I0(\result[18]_i_7_n_0 ),
        .I1(\result[18]_i_8_n_0 ),
        .O(\result_reg[18]_i_4_n_0 ),
        .S(opcode_2[2]));
  FDRE \result_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__0_n_0 ),
        .D(\result_reg[19]_i_1_n_0 ),
        .Q(result[19]),
        .R(INTERNAL_RST_reg));
  MUXF7 \result_reg[19]_i_1 
       (.I0(\result[19]_i_2_n_0 ),
        .I1(\result[19]_i_3__0_n_0 ),
        .O(\result_reg[19]_i_1_n_0 ),
        .S(state[0]));
  CARRY4 \result_reg[19]_i_11 
       (.CI(\result_reg[15]_i_10_n_0 ),
        .CO({\result_reg[19]_i_11_n_0 ,\NLW_result_reg[19]_i_11_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\result_reg[19]_i_11_n_4 ,\result_reg[19]_i_11_n_5 ,\result_reg[19]_i_11_n_6 ,\result_reg[19]_i_11_n_7 }),
        .S({\result[19]_i_16_n_0 ,\result[19]_i_17_n_0 ,\result[19]_i_18_n_0 ,\result[19]_i_19_n_0 }));
  CARRY4 \result_reg[19]_i_13 
       (.CI(\result_reg[15]_i_13_n_0 ),
        .CO({\result_reg[19]_i_13_n_0 ,\NLW_result_reg[19]_i_13_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[19]_i_21_n_0 ,\result[19]_i_22_n_0 ,\result[19]_i_23_n_0 ,\result[19]_i_24_n_0 }),
        .O(data12[19:16]),
        .S({\result[19]_i_25__0_n_0 ,\result[19]_i_26__0_n_0 ,\result[19]_i_27__0_n_0 ,\result[19]_i_28__0_n_0 }));
  CARRY4 \result_reg[19]_i_14 
       (.CI(\result_reg[15]_i_23_n_0 ),
        .CO({\result_reg[19]_i_14_n_0 ,\NLW_result_reg[19]_i_14_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[19]_i_29_n_0 ,\result[19]_i_30_n_0 ,\result[19]_i_31_n_0 ,\result[19]_i_32_n_0 }),
        .O(data6[19:16]),
        .S({\result[19]_i_33_n_0 ,\result[19]_i_34_n_0 ,\result[19]_i_35_n_0 ,\result[19]_i_36_n_0 }));
  MUXF7 \result_reg[19]_i_4 
       (.I0(\result[19]_i_7__0_n_0 ),
        .I1(\result[19]_i_8_n_0 ),
        .O(\result_reg[19]_i_4_n_0 ),
        .S(opcode_2[2]));
  FDRE \result_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__0_n_0 ),
        .D(\result[1]_i_1_n_0 ),
        .Q(result[1]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__0_n_0 ),
        .D(\result_reg[20]_i_1_n_0 ),
        .Q(result[20]),
        .R(INTERNAL_RST_reg));
  MUXF7 \result_reg[20]_i_1 
       (.I0(\result[20]_i_2__0_n_0 ),
        .I1(\result[20]_i_3_n_0 ),
        .O(\result_reg[20]_i_1_n_0 ),
        .S(state[0]));
  MUXF7 \result_reg[20]_i_4 
       (.I0(\result[20]_i_7_n_0 ),
        .I1(\result[20]_i_8_n_0 ),
        .O(\result_reg[20]_i_4_n_0 ),
        .S(opcode_2[2]));
  FDRE \result_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__0_n_0 ),
        .D(\result_reg[21]_i_1_n_0 ),
        .Q(result[21]),
        .R(INTERNAL_RST_reg));
  MUXF7 \result_reg[21]_i_1 
       (.I0(\result[21]_i_2__0_n_0 ),
        .I1(\result[21]_i_3_n_0 ),
        .O(\result_reg[21]_i_1_n_0 ),
        .S(state[0]));
  MUXF7 \result_reg[21]_i_4 
       (.I0(\result[21]_i_7_n_0 ),
        .I1(\result[21]_i_8_n_0 ),
        .O(\result_reg[21]_i_4_n_0 ),
        .S(opcode_2[2]));
  FDRE \result_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__0_n_0 ),
        .D(\result_reg[22]_i_1_n_0 ),
        .Q(result[22]),
        .R(INTERNAL_RST_reg));
  MUXF7 \result_reg[22]_i_1 
       (.I0(\result[22]_i_2__0_n_0 ),
        .I1(\result[22]_i_3_n_0 ),
        .O(\result_reg[22]_i_1_n_0 ),
        .S(state[0]));
  MUXF7 \result_reg[22]_i_4 
       (.I0(\result[22]_i_7_n_0 ),
        .I1(\result[22]_i_8_n_0 ),
        .O(\result_reg[22]_i_4_n_0 ),
        .S(opcode_2[2]));
  FDRE \result_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__0_n_0 ),
        .D(\result_reg[23]_i_1_n_0 ),
        .Q(result[23]),
        .R(INTERNAL_RST_reg));
  MUXF7 \result_reg[23]_i_1 
       (.I0(\result[23]_i_2_n_0 ),
        .I1(\result[23]_i_3__0_n_0 ),
        .O(\result_reg[23]_i_1_n_0 ),
        .S(state[0]));
  CARRY4 \result_reg[23]_i_11 
       (.CI(\result_reg[19]_i_11_n_0 ),
        .CO({\result_reg[23]_i_11_n_0 ,\NLW_result_reg[23]_i_11_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\result_reg[23]_i_11_n_4 ,\result_reg[23]_i_11_n_5 ,\result_reg[23]_i_11_n_6 ,\result_reg[23]_i_11_n_7 }),
        .S({\result[23]_i_16_n_0 ,\result[23]_i_17_n_0 ,\result[23]_i_18_n_0 ,\result[23]_i_19_n_0 }));
  CARRY4 \result_reg[23]_i_13 
       (.CI(\result_reg[19]_i_13_n_0 ),
        .CO({\result_reg[23]_i_13_n_0 ,\NLW_result_reg[23]_i_13_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[23]_i_21_n_0 ,\result[23]_i_22_n_0 ,\result[23]_i_23_n_0 ,\result[23]_i_24_n_0 }),
        .O(data12[23:20]),
        .S({\result[23]_i_25__0_n_0 ,\result[23]_i_26__0_n_0 ,\result[23]_i_27__0_n_0 ,\result[23]_i_28__0_n_0 }));
  CARRY4 \result_reg[23]_i_14 
       (.CI(\result_reg[19]_i_14_n_0 ),
        .CO({\result_reg[23]_i_14_n_0 ,\NLW_result_reg[23]_i_14_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[23]_i_29_n_0 ,\result[23]_i_30_n_0 ,\result[23]_i_31_n_0 ,\result[23]_i_32_n_0 }),
        .O(data6[23:20]),
        .S({\result[23]_i_33_n_0 ,\result[23]_i_34_n_0 ,\result[23]_i_35_n_0 ,\result[23]_i_36_n_0 }));
  MUXF7 \result_reg[23]_i_4 
       (.I0(\result[23]_i_7__0_n_0 ),
        .I1(\result[23]_i_8_n_0 ),
        .O(\result_reg[23]_i_4_n_0 ),
        .S(opcode_2[2]));
  FDRE \result_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__0_n_0 ),
        .D(\result_reg[24]_i_1_n_0 ),
        .Q(result[24]),
        .R(INTERNAL_RST_reg));
  MUXF7 \result_reg[24]_i_1 
       (.I0(\result[24]_i_2__0_n_0 ),
        .I1(\result[24]_i_3_n_0 ),
        .O(\result_reg[24]_i_1_n_0 ),
        .S(state[0]));
  MUXF7 \result_reg[24]_i_4 
       (.I0(\result[24]_i_7_n_0 ),
        .I1(\result[24]_i_8_n_0 ),
        .O(\result_reg[24]_i_4_n_0 ),
        .S(opcode_2[2]));
  FDRE \result_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__0_n_0 ),
        .D(\result_reg[25]_i_1_n_0 ),
        .Q(result[25]),
        .R(INTERNAL_RST_reg));
  MUXF7 \result_reg[25]_i_1 
       (.I0(\result[25]_i_2__0_n_0 ),
        .I1(\result[25]_i_3_n_0 ),
        .O(\result_reg[25]_i_1_n_0 ),
        .S(state[0]));
  MUXF7 \result_reg[25]_i_4 
       (.I0(\result[25]_i_7_n_0 ),
        .I1(\result[25]_i_8_n_0 ),
        .O(\result_reg[25]_i_4_n_0 ),
        .S(opcode_2[2]));
  FDRE \result_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__0_n_0 ),
        .D(\result_reg[26]_i_1_n_0 ),
        .Q(result[26]),
        .R(INTERNAL_RST_reg));
  MUXF7 \result_reg[26]_i_1 
       (.I0(\result[26]_i_2__0_n_0 ),
        .I1(\result[26]_i_3_n_0 ),
        .O(\result_reg[26]_i_1_n_0 ),
        .S(state[0]));
  MUXF7 \result_reg[26]_i_4 
       (.I0(\result[26]_i_7_n_0 ),
        .I1(\result[26]_i_8_n_0 ),
        .O(\result_reg[26]_i_4_n_0 ),
        .S(opcode_2[2]));
  FDRE \result_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__0_n_0 ),
        .D(\result_reg[27]_i_1_n_0 ),
        .Q(result[27]),
        .R(INTERNAL_RST_reg));
  MUXF7 \result_reg[27]_i_1 
       (.I0(\result[27]_i_2_n_0 ),
        .I1(\result[27]_i_3__0_n_0 ),
        .O(\result_reg[27]_i_1_n_0 ),
        .S(state[0]));
  CARRY4 \result_reg[27]_i_11 
       (.CI(\result_reg[23]_i_11_n_0 ),
        .CO({\result_reg[27]_i_11_n_0 ,\NLW_result_reg[27]_i_11_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\result_reg[27]_i_11_n_4 ,\result_reg[27]_i_11_n_5 ,\result_reg[27]_i_11_n_6 ,\result_reg[27]_i_11_n_7 }),
        .S({\result[27]_i_15_n_0 ,\result[27]_i_16_n_0 ,\result[27]_i_17_n_0 ,\result[27]_i_18_n_0 }));
  CARRY4 \result_reg[27]_i_13 
       (.CI(\result_reg[23]_i_14_n_0 ),
        .CO({\result_reg[27]_i_13_n_0 ,\NLW_result_reg[27]_i_13_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[27]_i_20_n_0 ,\result[27]_i_21_n_0 ,\result[27]_i_22_n_0 ,\result[27]_i_23_n_0 }),
        .O(data6[27:24]),
        .S({\result[27]_i_24_n_0 ,\result[27]_i_25_n_0 ,\result[27]_i_26_n_0 ,\result[27]_i_27_n_0 }));
  MUXF7 \result_reg[27]_i_4 
       (.I0(\result[27]_i_7__0_n_0 ),
        .I1(\result[27]_i_8_n_0 ),
        .O(\result_reg[27]_i_4_n_0 ),
        .S(opcode_2[2]));
  FDRE \result_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__0_n_0 ),
        .D(\result_reg[28]_i_1_n_0 ),
        .Q(result[28]),
        .R(INTERNAL_RST_reg));
  MUXF7 \result_reg[28]_i_1 
       (.I0(\result[28]_i_2__0_n_0 ),
        .I1(\result[28]_i_3_n_0 ),
        .O(\result_reg[28]_i_1_n_0 ),
        .S(state[0]));
  MUXF7 \result_reg[28]_i_4 
       (.I0(\result[28]_i_7_n_0 ),
        .I1(\result[28]_i_8_n_0 ),
        .O(\result_reg[28]_i_4_n_0 ),
        .S(opcode_2[2]));
  FDRE \result_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__0_n_0 ),
        .D(\result_reg[29]_i_1_n_0 ),
        .Q(result[29]),
        .R(INTERNAL_RST_reg));
  MUXF7 \result_reg[29]_i_1 
       (.I0(\result[29]_i_2__0_n_0 ),
        .I1(\result[29]_i_3_n_0 ),
        .O(\result_reg[29]_i_1_n_0 ),
        .S(state[0]));
  MUXF7 \result_reg[29]_i_4 
       (.I0(\result[29]_i_7_n_0 ),
        .I1(\result[29]_i_8_n_0 ),
        .O(\result_reg[29]_i_4_n_0 ),
        .S(opcode_2[2]));
  FDRE \result_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__0_n_0 ),
        .D(\result[2]_i_1_n_0 ),
        .Q(result[2]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__0_n_0 ),
        .D(\result_reg[30]_i_1_n_0 ),
        .Q(result[30]),
        .R(INTERNAL_RST_reg));
  MUXF7 \result_reg[30]_i_1 
       (.I0(\result[30]_i_2__0_n_0 ),
        .I1(\result[30]_i_3_n_0 ),
        .O(\result_reg[30]_i_1_n_0 ),
        .S(state[0]));
  MUXF7 \result_reg[30]_i_4 
       (.I0(\result[30]_i_7_n_0 ),
        .I1(\result[30]_i_8_n_0 ),
        .O(\result_reg[30]_i_4_n_0 ),
        .S(opcode_2[2]));
  FDRE \result_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__0_n_0 ),
        .D(\result[31]_i_2__0_n_0 ),
        .Q(result[31]),
        .R(INTERNAL_RST_reg));
  CARRY4 \result_reg[31]_i_17 
       (.CI(\result_reg[31]_i_30_n_0 ),
        .CO(\NLW_result_reg[31]_i_17_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,\result[31]_i_31_n_0 ,\result[31]_i_32_n_0 ,\result[31]_i_33_n_0 }),
        .O(data12[31:28]),
        .S({\result[31]_i_34__0_n_0 ,\result[31]_i_35__0_n_0 ,\result[31]_i_36__0_n_0 ,\result[31]_i_37__0_n_0 }));
  CARRY4 \result_reg[31]_i_21 
       (.CI(\result_reg[27]_i_11_n_0 ),
        .CO(\NLW_result_reg[31]_i_21_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\result_reg[31]_i_21_n_4 ,\result_reg[31]_i_21_n_5 ,\result_reg[31]_i_21_n_6 ,\result_reg[31]_i_21_n_7 }),
        .S({\result[31]_i_39_n_0 ,\result[31]_i_40_n_0 ,\result[31]_i_41_n_0 ,\result[31]_i_42_n_0 }));
  CARRY4 \result_reg[31]_i_30 
       (.CI(\result_reg[23]_i_13_n_0 ),
        .CO({\result_reg[31]_i_30_n_0 ,\NLW_result_reg[31]_i_30_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[31]_i_43_n_0 ,\result[31]_i_44_n_0 ,\result[31]_i_45_n_0 ,\result[31]_i_46_n_0 }),
        .O(data12[27:24]),
        .S({\result[31]_i_47_n_0 ,\result[31]_i_48__0_n_0 ,\result[31]_i_49__0_n_0 ,\result[31]_i_50__0_n_0 }));
  CARRY4 \result_reg[31]_i_38 
       (.CI(\result_reg[27]_i_13_n_0 ),
        .CO(\NLW_result_reg[31]_i_38_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,\result[31]_i_51_n_0 ,\result[31]_i_52_n_0 ,\result[31]_i_53_n_0 }),
        .O(data6[31:28]),
        .S({\result[31]_i_54_n_0 ,\result[31]_i_55_n_0 ,\result[31]_i_56_n_0 ,\result[31]_i_57_n_0 }));
  FDRE \result_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__0_n_0 ),
        .D(\result[3]_i_1_n_0 ),
        .Q(result[3]),
        .R(INTERNAL_RST_reg));
  CARRY4 \result_reg[3]_i_20 
       (.CI(1'b0),
        .CO({\result_reg[3]_i_20_n_0 ,\NLW_result_reg[3]_i_20_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({\result[3]_i_23_n_0 ,\result[3]_i_24_n_0 ,\result[3]_i_25_n_0 ,\result[3]_i_26_n_0 }),
        .O(data12[3:0]),
        .S({\result[3]_i_27_n_0 ,\result[3]_i_28_n_0 ,\result[3]_i_29__0_n_0 ,\result[3]_i_30_n_0 }));
  CARRY4 \result_reg[3]_i_7 
       (.CI(1'b0),
        .CO({\result_reg[3]_i_7_n_0 ,\NLW_result_reg[3]_i_7_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[3]_i_12_n_0 ,\result[3]_i_13_n_0 ,\result[3]_i_14_n_0 ,\result[3]_i_15_n_0 }),
        .O({\result_reg[3]_i_7_n_4 ,\result_reg[3]_i_7_n_5 ,\result_reg[3]_i_7_n_6 ,\result_reg[3]_i_7_n_7 }),
        .S({\result[3]_i_16_n_0 ,\result[3]_i_17_n_0 ,\result[3]_i_18_n_0 ,\result[3]_i_19_n_0 }));
  FDRE \result_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__0_n_0 ),
        .D(\result[4]_i_1_n_0 ),
        .Q(result[4]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__0_n_0 ),
        .D(\result[5]_i_1_n_0 ),
        .Q(result[5]),
        .R(INTERNAL_RST_reg));
  MUXF7 \result_reg[5]_i_2 
       (.I0(\result[5]_i_6_n_0 ),
        .I1(\result[5]_i_7_n_0 ),
        .O(\result_reg[5]_i_2_n_0 ),
        .S(opcode_2[2]));
  FDRE \result_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__0_n_0 ),
        .D(\result[6]_i_1_n_0 ),
        .Q(result[6]),
        .R(INTERNAL_RST_reg));
  MUXF7 \result_reg[6]_i_2 
       (.I0(\result[6]_i_6_n_0 ),
        .I1(\result[6]_i_7_n_0 ),
        .O(\result_reg[6]_i_2_n_0 ),
        .S(opcode_2[2]));
  FDRE \result_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__0_n_0 ),
        .D(\result[7]_i_1__0_n_0 ),
        .Q(result[7]),
        .R(INTERNAL_RST_reg));
  CARRY4 \result_reg[7]_i_12 
       (.CI(\result_reg[3]_i_20_n_0 ),
        .CO({\result_reg[7]_i_12_n_0 ,\NLW_result_reg[7]_i_12_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\write_output[7]_i_1_n_0 ,\write_output[6]_i_1_n_0 ,\write_output[5]_i_1_n_0 ,\result[7]_i_24_n_0 }),
        .O(data12[7:4]),
        .S({\result[7]_i_25__0_n_0 ,\result[7]_i_26_n_0 ,\result[7]_i_27_n_0 ,\result[7]_i_28_n_0 }));
  CARRY4 \result_reg[7]_i_23 
       (.CI(\result_reg[7]_i_30_n_0 ),
        .CO({\result_reg[7]_i_23_n_0 ,\NLW_result_reg[7]_i_23_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\write_output[7]_i_1_n_0 ,\write_output[6]_i_1_n_0 ,\write_output[5]_i_1_n_0 ,\result[7]_i_31_n_0 }),
        .O(data6[7:4]),
        .S({\result[7]_i_32_n_0 ,\result[7]_i_33_n_0 ,\result[7]_i_34_n_0 ,\result[7]_i_35_n_0 }));
  MUXF7 \result_reg[7]_i_2__0 
       (.I0(\result[7]_i_6__0_n_0 ),
        .I1(\result[7]_i_7__0_n_0 ),
        .O(\result_reg[7]_i_2__0_n_0 ),
        .S(opcode_2[2]));
  CARRY4 \result_reg[7]_i_30 
       (.CI(1'b0),
        .CO({\result_reg[7]_i_30_n_0 ,\NLW_result_reg[7]_i_30_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[7]_i_36_n_0 ,\result[7]_i_37_n_0 ,\result[7]_i_38_n_0 ,\result[7]_i_39_n_0 }),
        .O(data6[3:0]),
        .S({\result[7]_i_40__0_n_0 ,\result[7]_i_41_n_0 ,\result[7]_i_42_n_0 ,\result[7]_i_43_n_0 }));
  CARRY4 \result_reg[7]_i_8 
       (.CI(\result_reg[3]_i_7_n_0 ),
        .CO({\result_reg[7]_i_8_n_0 ,\NLW_result_reg[7]_i_8_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[7]_i_14__0_n_0 ,\result[7]_i_15__0_n_0 ,\result[7]_i_16__0_n_0 ,\result[7]_i_17__0_n_0 }),
        .O({\result_reg[7]_i_8_n_4 ,\result_reg[7]_i_8_n_5 ,\result_reg[7]_i_8_n_6 ,\result_reg[7]_i_8_n_7 }),
        .S({\result[7]_i_18__0_n_0 ,\result[7]_i_19__0_n_0 ,\result[7]_i_20__0_n_0 ,\result[7]_i_21_n_0 }));
  FDRE \result_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__0_n_0 ),
        .D(\result[8]_i_1__0_n_0 ),
        .Q(result[8]),
        .R(INTERNAL_RST_reg));
  CARRY4 \result_reg[8]_i_11 
       (.CI(\result_reg[7]_i_8_n_0 ),
        .CO({\result_reg[8]_i_11_n_0 ,\NLW_result_reg[8]_i_11_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[8]_i_25_n_0 ,\result[8]_i_26_n_0 ,\result[8]_i_27_n_0 ,\result[8]_i_28_n_0 }),
        .O({\result_reg[8]_i_11_n_4 ,\result_reg[8]_i_11_n_5 ,\result_reg[8]_i_11_n_6 ,\result_reg[8]_i_11_n_7 }),
        .S({\result[8]_i_29_n_0 ,\result[8]_i_30_n_0 ,\result[8]_i_31_n_0 ,\result[8]_i_32_n_0 }));
  CARRY4 \result_reg[8]_i_17 
       (.CI(\result_reg[7]_i_12_n_0 ),
        .CO({\result_reg[8]_i_17_n_0 ,\NLW_result_reg[8]_i_17_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\write_output[11]_i_1_n_0 ,\write_output[10]_i_1_n_0 ,\write_output[9]_i_1_n_0 ,\write_output[8]_i_1_n_0 }),
        .O(data12[11:8]),
        .S({\result[8]_i_43_n_0 ,\result[8]_i_44_n_0 ,\result[8]_i_45_n_0 ,\result[8]_i_46_n_0 }));
  CARRY4 \result_reg[8]_i_20 
       (.CI(1'b0),
        .CO({\result_reg[8]_i_20_n_0 ,\NLW_result_reg[8]_i_20_CO_UNCONNECTED [2:0]}),
        .CYINIT(program_counter_2[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data2[4:1]),
        .S(program_counter_2[4:1]));
  MUXF7 \result_reg[8]_i_2__0 
       (.I0(\result[8]_i_6_n_0 ),
        .I1(\result[8]_i_7_n_0 ),
        .O(\result_reg[8]_i_2__0_n_0 ),
        .S(opcode_2[2]));
  CARRY4 \result_reg[8]_i_42 
       (.CI(\result_reg[7]_i_23_n_0 ),
        .CO({\result_reg[8]_i_42_n_0 ,\NLW_result_reg[8]_i_42_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\write_output[11]_i_1_n_0 ,\write_output[10]_i_1_n_0 ,\write_output[9]_i_1_n_0 ,\write_output[8]_i_1_n_0 }),
        .O(data6[11:8]),
        .S({\result[8]_i_60_n_0 ,\result[8]_i_61_n_0 ,\result[8]_i_62_n_0 ,\result[8]_i_63_n_0 }));
  CARRY4 \result_reg[8]_i_9 
       (.CI(\result_reg[8]_i_20_n_0 ),
        .CO({\result_reg[8]_i_9_n_0 ,\NLW_result_reg[8]_i_9_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data2[8:5]),
        .S(program_counter_2[8:5]));
  FDRE \result_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__0_n_0 ),
        .D(\result_reg[9]_i_1__0_n_0 ),
        .Q(result[9]),
        .R(INTERNAL_RST_reg));
  MUXF7 \result_reg[9]_i_1__0 
       (.I0(\result[9]_i_2__0_n_0 ),
        .I1(\result[9]_i_3__0_n_0 ),
        .O(\result_reg[9]_i_1__0_n_0 ),
        .S(state[0]));
  MUXF7 \result_reg[9]_i_6 
       (.I0(\result[9]_i_8_n_0 ),
        .I1(\result[9]_i_9_n_0 ),
        .O(\result_reg[9]_i_6_n_0 ),
        .S(opcode_2[2]));
  LUT4 #(
    .INIT(16'hBF40)) 
    \s_input_buttons_ack[0]_i_1 
       (.I0(\s_input_buttons_ack[0]_i_2_n_0 ),
        .I1(read_input[0]),
        .I2(\s_input_rs232_rx_ack[0]_i_2_n_0 ),
        .I3(\s_input_buttons_ack_reg_n_0_[0] ),
        .O(\s_input_buttons_ack[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \s_input_buttons_ack[0]_i_2 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(read_input[2]),
        .I4(read_input[1]),
        .O(\s_input_buttons_ack[0]_i_2_n_0 ));
  FDRE \s_input_buttons_ack_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\s_input_buttons_ack[0]_i_1_n_0 ),
        .Q(\s_input_buttons_ack_reg_n_0_[0] ),
        .R(INTERNAL_RST_reg));
  LUT6 #(
    .INIT(64'hFFFFFFF70000000C)) 
    \s_input_rs232_rx_ack[0]_i_1 
       (.I0(OUT1_STB),
        .I1(\s_input_rs232_rx_ack[0]_i_2_n_0 ),
        .I2(\s_input_rs232_rx_ack[0]_i_3_n_0 ),
        .I3(state[0]),
        .I4(\s_input_socket_ack[0]_i_3_n_0 ),
        .I5(OUT1_ACK),
        .O(\s_input_rs232_rx_ack[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \s_input_rs232_rx_ack[0]_i_2 
       (.I0(\s_input_rs232_rx_ack[0]_i_4_n_0 ),
        .I1(\s_input_rs232_rx_ack[0]_i_5_n_0 ),
        .I2(\s_input_rs232_rx_ack[0]_i_6_n_0 ),
        .I3(\s_input_rs232_rx_ack[0]_i_7_n_0 ),
        .I4(\s_input_rs232_rx_ack[0]_i_8_n_0 ),
        .O(\s_input_rs232_rx_ack[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \s_input_rs232_rx_ack[0]_i_3 
       (.I0(read_input[1]),
        .I1(read_input[2]),
        .I2(read_input[0]),
        .O(\s_input_rs232_rx_ack[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \s_input_rs232_rx_ack[0]_i_4 
       (.I0(read_input[22]),
        .I1(read_input[5]),
        .I2(read_input[6]),
        .I3(read_input[25]),
        .I4(read_input[11]),
        .O(\s_input_rs232_rx_ack[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \s_input_rs232_rx_ack[0]_i_5 
       (.I0(read_input[21]),
        .I1(read_input[14]),
        .I2(read_input[18]),
        .I3(read_input[19]),
        .I4(read_input[24]),
        .I5(read_input[20]),
        .O(\s_input_rs232_rx_ack[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \s_input_rs232_rx_ack[0]_i_6 
       (.I0(read_input[15]),
        .I1(read_input[12]),
        .I2(read_input[3]),
        .I3(read_input[29]),
        .I4(read_input[26]),
        .I5(read_input[30]),
        .O(\s_input_rs232_rx_ack[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \s_input_rs232_rx_ack[0]_i_7 
       (.I0(read_input[4]),
        .I1(read_input[28]),
        .I2(read_input[7]),
        .I3(read_input[8]),
        .I4(read_input[17]),
        .I5(read_input[23]),
        .O(\s_input_rs232_rx_ack[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \s_input_rs232_rx_ack[0]_i_8 
       (.I0(read_input[31]),
        .I1(read_input[27]),
        .I2(read_input[16]),
        .I3(read_input[9]),
        .I4(read_input[10]),
        .I5(read_input[13]),
        .O(\s_input_rs232_rx_ack[0]_i_8_n_0 ));
  FDRE \s_input_rs232_rx_ack_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\s_input_rs232_rx_ack[0]_i_1_n_0 ),
        .Q(OUT1_ACK),
        .R(INTERNAL_RST_reg));
  LUT6 #(
    .INIT(64'hFFFFF7FF00000C00)) 
    \s_input_socket_ack[0]_i_1 
       (.I0(wire_139862652897760_stb),
        .I1(\s_input_socket_ack[0]_i_2_n_0 ),
        .I2(state[0]),
        .I3(\result[31]_i_6__0_n_0 ),
        .I4(\s_input_socket_ack[0]_i_3_n_0 ),
        .I5(wire_139862652897760_ack),
        .O(\s_input_socket_ack[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \s_input_socket_ack[0]_i_2 
       (.I0(\s_input_rs232_rx_ack[0]_i_2_n_0 ),
        .I1(read_input[0]),
        .O(\s_input_socket_ack[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \s_input_socket_ack[0]_i_3 
       (.I0(state[1]),
        .I1(state[2]),
        .O(\s_input_socket_ack[0]_i_3_n_0 ));
  FDRE \s_input_socket_ack_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\s_input_socket_ack[0]_i_1_n_0 ),
        .Q(wire_139862652897760_ack),
        .R(INTERNAL_RST_reg));
  LUT6 #(
    .INIT(64'hFFEFFFFF00100000)) 
    \s_input_switches_ack[0]_i_1 
       (.I0(\s_input_socket_ack[0]_i_3_n_0 ),
        .I1(state[0]),
        .I2(read_input[2]),
        .I3(read_input[1]),
        .I4(\s_input_socket_ack[0]_i_2_n_0 ),
        .I5(\s_input_switches_ack_reg_n_0_[0] ),
        .O(\s_input_switches_ack[0]_i_1_n_0 ));
  FDRE \s_input_switches_ack_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\s_input_switches_ack[0]_i_1_n_0 ),
        .Q(\s_input_switches_ack_reg_n_0_[0] ),
        .R(INTERNAL_RST_reg));
  LUT5 #(
    .INIT(32'h80000000)) 
    \s_output_leds[15]_i_1 
       (.I0(\s_output_rs232_tx[31]_i_2_n_0 ),
        .I1(write_output[2]),
        .I2(state[2]),
        .I3(state[1]),
        .I4(write_output[1]),
        .O(\s_output_leds[15]_i_1_n_0 ));
  FDRE \s_output_leds_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_leds[15]_i_1_n_0 ),
        .D(write_value[0]),
        .Q(output_leds[0]),
        .R(1'b0));
  FDRE \s_output_leds_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_leds[15]_i_1_n_0 ),
        .D(write_value[10]),
        .Q(output_leds[10]),
        .R(1'b0));
  FDRE \s_output_leds_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_leds[15]_i_1_n_0 ),
        .D(write_value[11]),
        .Q(output_leds[11]),
        .R(1'b0));
  FDRE \s_output_leds_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_leds[15]_i_1_n_0 ),
        .D(write_value[12]),
        .Q(output_leds[12]),
        .R(1'b0));
  FDRE \s_output_leds_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_leds[15]_i_1_n_0 ),
        .D(write_value[13]),
        .Q(output_leds[13]),
        .R(1'b0));
  FDRE \s_output_leds_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_leds[15]_i_1_n_0 ),
        .D(write_value[14]),
        .Q(output_leds[14]),
        .R(1'b0));
  FDRE \s_output_leds_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_leds[15]_i_1_n_0 ),
        .D(write_value[15]),
        .Q(output_leds[15]),
        .R(1'b0));
  FDRE \s_output_leds_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_leds[15]_i_1_n_0 ),
        .D(write_value[1]),
        .Q(output_leds[1]),
        .R(1'b0));
  FDRE \s_output_leds_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_leds[15]_i_1_n_0 ),
        .D(write_value[2]),
        .Q(output_leds[2]),
        .R(1'b0));
  FDRE \s_output_leds_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_leds[15]_i_1_n_0 ),
        .D(write_value[3]),
        .Q(output_leds[3]),
        .R(1'b0));
  FDRE \s_output_leds_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_leds[15]_i_1_n_0 ),
        .D(write_value[4]),
        .Q(output_leds[4]),
        .R(1'b0));
  FDRE \s_output_leds_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_leds[15]_i_1_n_0 ),
        .D(write_value[5]),
        .Q(output_leds[5]),
        .R(1'b0));
  FDRE \s_output_leds_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_leds[15]_i_1_n_0 ),
        .D(write_value[6]),
        .Q(output_leds[6]),
        .R(1'b0));
  FDRE \s_output_leds_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_leds[15]_i_1_n_0 ),
        .D(write_value[7]),
        .Q(output_leds[7]),
        .R(1'b0));
  FDRE \s_output_leds_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_leds[15]_i_1_n_0 ),
        .D(write_value[8]),
        .Q(output_leds[8]),
        .R(1'b0));
  FDRE \s_output_leds_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_leds[15]_i_1_n_0 ),
        .D(write_value[9]),
        .Q(output_leds[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \s_output_leds_stb[0]_i_1 
       (.I0(\s_output_rs232_tx[31]_i_2_n_0 ),
        .I1(write_output[2]),
        .I2(state[2]),
        .I3(state[1]),
        .I4(write_output[1]),
        .I5(E),
        .O(\s_output_leds_stb[0]_i_1_n_0 ));
  FDRE \s_output_leds_stb_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\s_output_leds_stb[0]_i_1_n_0 ),
        .Q(E),
        .R(INTERNAL_RST_reg));
  LUT5 #(
    .INIT(32'h00008000)) 
    \s_output_rs232_tx[31]_i_1 
       (.I0(\s_output_rs232_tx[31]_i_2_n_0 ),
        .I1(state[2]),
        .I2(state[1]),
        .I3(write_output[1]),
        .I4(write_output[2]),
        .O(\s_output_rs232_tx_reg[0]_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \s_output_rs232_tx[31]_i_2 
       (.I0(\s_output_socket[31]_i_2_n_0 ),
        .I1(state[0]),
        .I2(write_output[0]),
        .O(\s_output_rs232_tx[31]_i_2_n_0 ));
  FDRE \s_output_rs232_tx_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[0]),
        .Q(\result_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[10]),
        .Q(\result_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[11]),
        .Q(\result_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[12]),
        .Q(\result_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[13]),
        .Q(\result_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[14]),
        .Q(\result_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[15]),
        .Q(\result_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[16]),
        .Q(\result_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[17]),
        .Q(\result_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[18]),
        .Q(\result_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[19]),
        .Q(\result_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[1]),
        .Q(\result_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[20]),
        .Q(\result_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[21]),
        .Q(\result_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[22]),
        .Q(\result_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[23]),
        .Q(\result_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[24]),
        .Q(\result_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[25]),
        .Q(\result_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[26]),
        .Q(\result_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[27]),
        .Q(\result_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[28]),
        .Q(\result_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[29]),
        .Q(\result_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[2]),
        .Q(\result_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[30]),
        .Q(\result_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[31]),
        .Q(\result_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[3]),
        .Q(\result_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[4]),
        .Q(\result_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[5]),
        .Q(\result_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[6]),
        .Q(\result_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[7]),
        .Q(\result_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[8]),
        .Q(\result_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[9]),
        .Q(\result_reg[31]_0 [9]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_stb_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\s_input_in1_ack_reg[0] ),
        .Q(wire_139862652895888_stb),
        .R(INTERNAL_RST_reg));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \s_output_socket[31]_i_1 
       (.I0(\s_output_socket[31]_i_2_n_0 ),
        .I1(\s_input_socket_ack[0]_i_3_n_0 ),
        .I2(state[0]),
        .I3(write_output[1]),
        .I4(write_output[0]),
        .I5(write_output[2]),
        .O(\s_output_socket_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \s_output_socket[31]_i_2 
       (.I0(\s_output_socket[31]_i_3_n_0 ),
        .I1(\s_output_socket[31]_i_4_n_0 ),
        .I2(\s_output_socket[31]_i_5_n_0 ),
        .I3(\s_output_socket[31]_i_6_n_0 ),
        .I4(\s_output_socket[31]_i_7_n_0 ),
        .O(\s_output_socket[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \s_output_socket[31]_i_3 
       (.I0(write_output[28]),
        .I1(write_output[26]),
        .I2(write_output[15]),
        .I3(write_output[4]),
        .I4(write_output[12]),
        .O(\s_output_socket[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \s_output_socket[31]_i_4 
       (.I0(write_output[22]),
        .I1(write_output[25]),
        .I2(write_output[14]),
        .I3(write_output[21]),
        .I4(write_output[27]),
        .I5(write_output[31]),
        .O(\s_output_socket[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \s_output_socket[31]_i_5 
       (.I0(write_output[20]),
        .I1(write_output[24]),
        .I2(write_output[16]),
        .I3(write_output[9]),
        .I4(write_output[10]),
        .I5(write_output[13]),
        .O(\s_output_socket[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \s_output_socket[31]_i_6 
       (.I0(write_output[3]),
        .I1(write_output[30]),
        .I2(write_output[7]),
        .I3(write_output[8]),
        .I4(write_output[29]),
        .I5(write_output[23]),
        .O(\s_output_socket[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \s_output_socket[31]_i_7 
       (.I0(write_output[17]),
        .I1(write_output[19]),
        .I2(write_output[11]),
        .I3(write_output[6]),
        .I4(write_output[5]),
        .I5(write_output[18]),
        .O(\s_output_socket[31]_i_7_n_0 ));
  FDRE \s_output_socket_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \s_output_socket_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \s_output_socket_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \s_output_socket_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \s_output_socket_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \s_output_socket_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \s_output_socket_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \s_output_socket_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \s_output_socket_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \s_output_socket_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \s_output_socket_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \s_output_socket_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \s_output_socket_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \s_output_socket_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \s_output_socket_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \s_output_socket_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \s_output_socket_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \s_output_socket_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \s_output_socket_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \s_output_socket_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \s_output_socket_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \s_output_socket_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \s_output_socket_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \s_output_socket_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \s_output_socket_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \s_output_socket_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \s_output_socket_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \s_output_socket_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \s_output_socket_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \s_output_socket_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \s_output_socket_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \s_output_socket_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \s_output_socket_stb_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\s_input_socket_ack_reg[0]_0 ),
        .Q(wire_139862652899272_stb),
        .R(INTERNAL_RST_reg));
  LUT6 #(
    .INIT(64'hFFFF7575CCCCCFCC)) 
    \state[0]_i_1__0 
       (.I0(\state[0]_i_2__0_n_0 ),
        .I1(\state[2]_i_3__0_n_0 ),
        .I2(\state[0]_i_3_n_0 ),
        .I3(state[1]),
        .I4(state[2]),
        .I5(state[0]),
        .O(\state[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFDFFFDFF5FFF7DF)) 
    \state[0]_i_2__0 
       (.I0(state[1]),
        .I1(opcode_2[4]),
        .I2(opcode_2[3]),
        .I3(opcode_2[0]),
        .I4(opcode_2[1]),
        .I5(opcode_2[2]),
        .O(\state[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0808888808888888)) 
    \state[0]_i_3 
       (.I0(\state[2]_i_4__0_n_0 ),
        .I1(program_counter_reg_rep_0_i_15_n_0),
        .I2(\state[0]_i_4_n_0 ),
        .I3(opcode_2[4]),
        .I4(opcode_2[0]),
        .I5(opcode_2[1]),
        .O(\state[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \state[0]_i_4 
       (.I0(opcode_2[3]),
        .I1(opcode_2[2]),
        .O(\state[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAABABBBBAA8A8888)) 
    \state[1]_i_1__0 
       (.I0(\state[1]_i_2_n_0 ),
        .I1(\state[2]_i_3__0_n_0 ),
        .I2(\state[2]_i_4__0_n_0 ),
        .I3(\state[2]_i_5__0_n_0 ),
        .I4(instruction0),
        .I5(state[1]),
        .O(\state[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00021000FFFFFFFF)) 
    \state[1]_i_2 
       (.I0(opcode_2[1]),
        .I1(opcode_2[3]),
        .I2(opcode_2[4]),
        .I3(opcode_2[0]),
        .I4(opcode_2[2]),
        .I5(\address_z_3[3]_i_1__0_n_0 ),
        .O(\state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \state[2]_i_10__0 
       (.I0(\state[2]_i_12_n_0 ),
        .I1(\write_output[29]_i_1_n_0 ),
        .I2(\write_output[28]_i_1_n_0 ),
        .I3(\state[2]_i_13_n_0 ),
        .I4(\write_output[23]_i_1_n_0 ),
        .I5(\write_output[24]_i_1_n_0 ),
        .O(\state[2]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \state[2]_i_11 
       (.I0(\write_output[5]_i_1_n_0 ),
        .I1(\write_output[7]_i_1_n_0 ),
        .I2(\write_output[3]_i_1_n_0 ),
        .I3(\write_output[4]_i_1_n_0 ),
        .I4(\state[2]_i_14_n_0 ),
        .I5(\state[2]_i_15_n_0 ),
        .O(\state[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[2]_i_12 
       (.I0(\write_output[13]_i_1_n_0 ),
        .I1(\write_output[12]_i_1_n_0 ),
        .I2(\write_output[19]_i_1_n_0 ),
        .I3(\write_output[21]_i_1_n_0 ),
        .I4(\write_output[16]_i_1_n_0 ),
        .I5(\write_output[17]_i_1_n_0 ),
        .O(\state[2]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \state[2]_i_13 
       (.I0(register_a[30]),
        .I1(result[30]),
        .I2(register_a[31]),
        .I3(operand_a1),
        .I4(result[31]),
        .O(\state[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \state[2]_i_14 
       (.I0(\write_output[20]_i_1_n_0 ),
        .I1(\write_output[18]_i_1_n_0 ),
        .I2(\write_output[26]_i_1_n_0 ),
        .I3(\write_output[27]_i_1_n_0 ),
        .I4(\write_output[22]_i_1_n_0 ),
        .I5(\write_output[25]_i_1_n_0 ),
        .O(\state[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \state[2]_i_15 
       (.I0(\write_output[9]_i_1_n_0 ),
        .I1(\write_output[8]_i_1_n_0 ),
        .I2(\write_output[14]_i_1_n_0 ),
        .I3(\write_output[15]_i_1_n_0 ),
        .I4(\write_output[10]_i_1_n_0 ),
        .I5(\write_output[11]_i_1_n_0 ),
        .O(\state[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAABABBBBAA8A8888)) 
    \state[2]_i_1__0 
       (.I0(\state[2]_i_2__0_n_0 ),
        .I1(\state[2]_i_3__0_n_0 ),
        .I2(\state[2]_i_4__0_n_0 ),
        .I3(\state[2]_i_5__0_n_0 ),
        .I4(instruction0),
        .I5(state[2]),
        .O(\state[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0102100000000000)) 
    \state[2]_i_2__0 
       (.I0(opcode_2[1]),
        .I1(opcode_2[3]),
        .I2(opcode_2[4]),
        .I3(opcode_2[0]),
        .I4(opcode_2[2]),
        .I5(\address_z_3[3]_i_1__0_n_0 ),
        .O(\state[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h08AA0800AAAAAAAA)) 
    \state[2]_i_3__0 
       (.I0(state[2]),
        .I1(\s_output_socket[31]_i_2_n_0 ),
        .I2(\state[2]_i_6__0_n_0 ),
        .I3(state[0]),
        .I4(\result[31]_i_4__0_n_0 ),
        .I5(state[1]),
        .O(\state[2]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFAFFEAFBAAFF)) 
    \state[2]_i_4__0 
       (.I0(opcode_2[4]),
        .I1(\state[2]_i_7_n_0 ),
        .I2(opcode_2[1]),
        .I3(opcode_2[2]),
        .I4(opcode_2[3]),
        .I5(opcode_2[0]),
        .O(\state[2]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000C8FFFFFFFF)) 
    \state[2]_i_5__0 
       (.I0(opcode_2[1]),
        .I1(opcode_2[0]),
        .I2(opcode_2[4]),
        .I3(opcode_2[2]),
        .I4(opcode_2[3]),
        .I5(program_counter_reg_rep_0_i_15_n_0),
        .O(\state[2]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFA30FFFFFA3FFF)) 
    \state[2]_i_6__0 
       (.I0(\state[2]_i_8_n_0 ),
        .I1(E),
        .I2(write_output[2]),
        .I3(write_output[1]),
        .I4(write_output[0]),
        .I5(\state[2]_i_9_n_0 ),
        .O(\state[2]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \state[2]_i_7 
       (.I0(\state[2]_i_10__0_n_0 ),
        .I1(\write_output[1]_i_1_n_0 ),
        .I2(\write_output[0]_i_1_n_0 ),
        .I3(\write_output[6]_i_1_n_0 ),
        .I4(\write_output[2]_i_1_n_0 ),
        .I5(\state[2]_i_11_n_0 ),
        .O(\state[2]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \state[2]_i_8 
       (.I0(wire_139862652899272_stb),
        .I1(wire_139862652899272_ack),
        .O(\state[2]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \state[2]_i_9 
       (.I0(wire_139862652895888_stb),
        .I1(wire_139862652895888_ack),
        .O(\state[2]_i_9_n_0 ));
  FDSE \state_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(state[0]),
        .S(INTERNAL_RST_reg));
  FDRE \state_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(state[1]),
        .R(INTERNAL_RST_reg));
  FDRE \state_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\state[2]_i_1__0_n_0 ),
        .Q(state[2]),
        .R(INTERNAL_RST_reg));
  FDRE write_enable_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\result[31]_i_1__0_n_0 ),
        .Q(write_enable_reg_n_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[0]_i_1 
       (.I0(result[0]),
        .I1(operand_a1),
        .I2(register_a[0]),
        .O(\write_output[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[10]_i_1 
       (.I0(result[10]),
        .I1(operand_a1),
        .I2(register_a[10]),
        .O(\write_output[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[11]_i_1 
       (.I0(result[11]),
        .I1(operand_a1),
        .I2(register_a[11]),
        .O(\write_output[11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[12]_i_1 
       (.I0(result[12]),
        .I1(operand_a1),
        .I2(register_a[12]),
        .O(\write_output[12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[13]_i_1 
       (.I0(result[13]),
        .I1(operand_a1),
        .I2(register_a[13]),
        .O(\write_output[13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[14]_i_1 
       (.I0(result[14]),
        .I1(operand_a1),
        .I2(register_a[14]),
        .O(\write_output[14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[15]_i_1 
       (.I0(result[15]),
        .I1(operand_a1),
        .I2(register_a[15]),
        .O(\write_output[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[16]_i_1 
       (.I0(result[16]),
        .I1(operand_a1),
        .I2(register_a[16]),
        .O(\write_output[16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[17]_i_1 
       (.I0(result[17]),
        .I1(operand_a1),
        .I2(register_a[17]),
        .O(\write_output[17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[18]_i_1 
       (.I0(result[18]),
        .I1(operand_a1),
        .I2(register_a[18]),
        .O(\write_output[18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[19]_i_1 
       (.I0(result[19]),
        .I1(operand_a1),
        .I2(register_a[19]),
        .O(\write_output[19]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[1]_i_1 
       (.I0(result[1]),
        .I1(operand_a1),
        .I2(register_a[1]),
        .O(\write_output[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[20]_i_1 
       (.I0(result[20]),
        .I1(operand_a1),
        .I2(register_a[20]),
        .O(\write_output[20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[21]_i_1 
       (.I0(result[21]),
        .I1(operand_a1),
        .I2(register_a[21]),
        .O(\write_output[21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[22]_i_1 
       (.I0(result[22]),
        .I1(operand_a1),
        .I2(register_a[22]),
        .O(\write_output[22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[23]_i_1 
       (.I0(result[23]),
        .I1(operand_a1),
        .I2(register_a[23]),
        .O(\write_output[23]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[24]_i_1 
       (.I0(result[24]),
        .I1(operand_a1),
        .I2(register_a[24]),
        .O(\write_output[24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[25]_i_1 
       (.I0(result[25]),
        .I1(operand_a1),
        .I2(register_a[25]),
        .O(\write_output[25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[26]_i_1 
       (.I0(result[26]),
        .I1(operand_a1),
        .I2(register_a[26]),
        .O(\write_output[26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[27]_i_1 
       (.I0(result[27]),
        .I1(operand_a1),
        .I2(register_a[27]),
        .O(\write_output[27]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[28]_i_1 
       (.I0(result[28]),
        .I1(operand_a1),
        .I2(register_a[28]),
        .O(\write_output[28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[29]_i_1 
       (.I0(result[29]),
        .I1(operand_a1),
        .I2(register_a[29]),
        .O(\write_output[29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[2]_i_1 
       (.I0(result[2]),
        .I1(operand_a1),
        .I2(register_a[2]),
        .O(\write_output[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[30]_i_1 
       (.I0(result[30]),
        .I1(operand_a1),
        .I2(register_a[30]),
        .O(\write_output[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \write_output[31]_i_1__0 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[2]),
        .I3(\write_output[31]_i_3_n_0 ),
        .I4(opcode_2[4]),
        .I5(opcode_2[0]),
        .O(\write_output[31]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[31]_i_2 
       (.I0(result[31]),
        .I1(operand_a1),
        .I2(register_a[31]),
        .O(\write_output[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \write_output[31]_i_3 
       (.I0(opcode_2[1]),
        .I1(opcode_2[2]),
        .I2(opcode_2[3]),
        .O(\write_output[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2002000000002002)) 
    \write_output[31]_i_4 
       (.I0(write_enable_reg_n_0),
        .I1(\write_output[31]_i_5_n_0 ),
        .I2(address_a_2[0]),
        .I3(address_z_3[0]),
        .I4(address_a_2[3]),
        .I5(address_z_3[3]),
        .O(operand_a1));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \write_output[31]_i_5 
       (.I0(address_a_2[1]),
        .I1(address_z_3[1]),
        .I2(address_a_2[2]),
        .I3(address_z_3[2]),
        .O(\write_output[31]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[3]_i_1 
       (.I0(result[3]),
        .I1(operand_a1),
        .I2(register_a[3]),
        .O(\write_output[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[4]_i_1 
       (.I0(result[4]),
        .I1(operand_a1),
        .I2(register_a[4]),
        .O(\write_output[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[5]_i_1 
       (.I0(result[5]),
        .I1(operand_a1),
        .I2(register_a[5]),
        .O(\write_output[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[6]_i_1 
       (.I0(result[6]),
        .I1(operand_a1),
        .I2(register_a[6]),
        .O(\write_output[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[7]_i_1 
       (.I0(result[7]),
        .I1(operand_a1),
        .I2(register_a[7]),
        .O(\write_output[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[8]_i_1 
       (.I0(result[8]),
        .I1(operand_a1),
        .I2(register_a[8]),
        .O(\write_output[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[9]_i_1 
       (.I0(result[9]),
        .I1(operand_a1),
        .I2(register_a[9]),
        .O(\write_output[9]_i_1_n_0 ));
  FDRE \write_output_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(\write_output[0]_i_1_n_0 ),
        .Q(write_output[0]),
        .R(1'b0));
  FDRE \write_output_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(\write_output[10]_i_1_n_0 ),
        .Q(write_output[10]),
        .R(1'b0));
  FDRE \write_output_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(\write_output[11]_i_1_n_0 ),
        .Q(write_output[11]),
        .R(1'b0));
  FDRE \write_output_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(\write_output[12]_i_1_n_0 ),
        .Q(write_output[12]),
        .R(1'b0));
  FDRE \write_output_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(\write_output[13]_i_1_n_0 ),
        .Q(write_output[13]),
        .R(1'b0));
  FDRE \write_output_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(\write_output[14]_i_1_n_0 ),
        .Q(write_output[14]),
        .R(1'b0));
  FDRE \write_output_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(\write_output[15]_i_1_n_0 ),
        .Q(write_output[15]),
        .R(1'b0));
  FDRE \write_output_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(\write_output[16]_i_1_n_0 ),
        .Q(write_output[16]),
        .R(1'b0));
  FDRE \write_output_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(\write_output[17]_i_1_n_0 ),
        .Q(write_output[17]),
        .R(1'b0));
  FDRE \write_output_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(\write_output[18]_i_1_n_0 ),
        .Q(write_output[18]),
        .R(1'b0));
  FDRE \write_output_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(\write_output[19]_i_1_n_0 ),
        .Q(write_output[19]),
        .R(1'b0));
  FDRE \write_output_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(\write_output[1]_i_1_n_0 ),
        .Q(write_output[1]),
        .R(1'b0));
  FDRE \write_output_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(\write_output[20]_i_1_n_0 ),
        .Q(write_output[20]),
        .R(1'b0));
  FDRE \write_output_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(\write_output[21]_i_1_n_0 ),
        .Q(write_output[21]),
        .R(1'b0));
  FDRE \write_output_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(\write_output[22]_i_1_n_0 ),
        .Q(write_output[22]),
        .R(1'b0));
  FDRE \write_output_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(\write_output[23]_i_1_n_0 ),
        .Q(write_output[23]),
        .R(1'b0));
  FDRE \write_output_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(\write_output[24]_i_1_n_0 ),
        .Q(write_output[24]),
        .R(1'b0));
  FDRE \write_output_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(\write_output[25]_i_1_n_0 ),
        .Q(write_output[25]),
        .R(1'b0));
  FDRE \write_output_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(\write_output[26]_i_1_n_0 ),
        .Q(write_output[26]),
        .R(1'b0));
  FDRE \write_output_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(\write_output[27]_i_1_n_0 ),
        .Q(write_output[27]),
        .R(1'b0));
  FDRE \write_output_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(\write_output[28]_i_1_n_0 ),
        .Q(write_output[28]),
        .R(1'b0));
  FDRE \write_output_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(\write_output[29]_i_1_n_0 ),
        .Q(write_output[29]),
        .R(1'b0));
  FDRE \write_output_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(\write_output[2]_i_1_n_0 ),
        .Q(write_output[2]),
        .R(1'b0));
  FDRE \write_output_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(\write_output[30]_i_1_n_0 ),
        .Q(write_output[30]),
        .R(1'b0));
  FDRE \write_output_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(\write_output[31]_i_2_n_0 ),
        .Q(write_output[31]),
        .R(1'b0));
  FDRE \write_output_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(\write_output[3]_i_1_n_0 ),
        .Q(write_output[3]),
        .R(1'b0));
  FDRE \write_output_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(\write_output[4]_i_1_n_0 ),
        .Q(write_output[4]),
        .R(1'b0));
  FDRE \write_output_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(\write_output[5]_i_1_n_0 ),
        .Q(write_output[5]),
        .R(1'b0));
  FDRE \write_output_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(\write_output[6]_i_1_n_0 ),
        .Q(write_output[6]),
        .R(1'b0));
  FDRE \write_output_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(\write_output[7]_i_1_n_0 ),
        .Q(write_output[7]),
        .R(1'b0));
  FDRE \write_output_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(\write_output[8]_i_1_n_0 ),
        .Q(write_output[8]),
        .R(1'b0));
  FDRE \write_output_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(\write_output[9]_i_1_n_0 ),
        .Q(write_output[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[0]_i_1__0 
       (.I0(result[0]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[0]),
        .O(store_data[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[10]_i_1 
       (.I0(result[10]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[10]),
        .O(store_data[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[11]_i_1 
       (.I0(result[11]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[11]),
        .O(store_data[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[12]_i_1 
       (.I0(result[12]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[12]),
        .O(store_data[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[13]_i_1 
       (.I0(result[13]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[13]),
        .O(store_data[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[14]_i_1 
       (.I0(result[14]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[14]),
        .O(store_data[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[15]_i_1 
       (.I0(result[15]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[15]),
        .O(store_data[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[16]_i_1 
       (.I0(result[16]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[16]),
        .O(store_data[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[17]_i_1 
       (.I0(result[17]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[17]),
        .O(store_data[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[18]_i_1 
       (.I0(result[18]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[18]),
        .O(store_data[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[19]_i_1 
       (.I0(result[19]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[19]),
        .O(store_data[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[1]_i_1__0 
       (.I0(result[1]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[1]),
        .O(store_data[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[20]_i_1 
       (.I0(result[20]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[20]),
        .O(store_data[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[21]_i_1 
       (.I0(result[21]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[21]),
        .O(store_data[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[22]_i_1 
       (.I0(result[22]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[22]),
        .O(store_data[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[23]_i_1 
       (.I0(result[23]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[23]),
        .O(store_data[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[24]_i_1 
       (.I0(result[24]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[24]),
        .O(store_data[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[25]_i_1 
       (.I0(result[25]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[25]),
        .O(store_data[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[26]_i_1 
       (.I0(result[26]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[26]),
        .O(store_data[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[27]_i_1 
       (.I0(result[27]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[27]),
        .O(store_data[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[28]_i_1 
       (.I0(result[28]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[28]),
        .O(store_data[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[29]_i_1 
       (.I0(result[29]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[29]),
        .O(store_data[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[2]_i_1__0 
       (.I0(result[2]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[2]),
        .O(store_data[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[30]_i_1 
       (.I0(result[30]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[30]),
        .O(store_data[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[31]_i_1 
       (.I0(result[31]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[31]),
        .O(store_data[31]));
  LUT6 #(
    .INIT(64'h2002000000002002)) 
    \write_value[31]_i_2 
       (.I0(write_enable_reg_n_0),
        .I1(\write_value[31]_i_3_n_0 ),
        .I2(address_z_3[0]),
        .I3(address_b_2[0]),
        .I4(address_z_3[3]),
        .I5(address_b_2[3]),
        .O(\write_value[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \write_value[31]_i_3 
       (.I0(address_z_3[1]),
        .I1(address_b_2[1]),
        .I2(address_z_3[2]),
        .I3(address_b_2[2]),
        .O(\write_value[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[3]_i_1__0 
       (.I0(result[3]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[3]),
        .O(store_data[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[4]_i_1__0 
       (.I0(result[4]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[4]),
        .O(store_data[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[5]_i_1__0 
       (.I0(result[5]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[5]),
        .O(store_data[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[6]_i_1__0 
       (.I0(result[6]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[6]),
        .O(store_data[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[7]_i_1__0 
       (.I0(result[7]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[7]),
        .O(store_data[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[8]_i_1 
       (.I0(result[8]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[8]),
        .O(store_data[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[9]_i_1 
       (.I0(result[9]),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(register_b[9]),
        .O(store_data[9]));
  FDRE \write_value_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(store_data[0]),
        .Q(write_value[0]),
        .R(1'b0));
  FDRE \write_value_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(store_data[10]),
        .Q(write_value[10]),
        .R(1'b0));
  FDRE \write_value_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(store_data[11]),
        .Q(write_value[11]),
        .R(1'b0));
  FDRE \write_value_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(store_data[12]),
        .Q(write_value[12]),
        .R(1'b0));
  FDRE \write_value_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(store_data[13]),
        .Q(write_value[13]),
        .R(1'b0));
  FDRE \write_value_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(store_data[14]),
        .Q(write_value[14]),
        .R(1'b0));
  FDRE \write_value_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(store_data[15]),
        .Q(write_value[15]),
        .R(1'b0));
  FDRE \write_value_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(store_data[16]),
        .Q(write_value[16]),
        .R(1'b0));
  FDRE \write_value_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(store_data[17]),
        .Q(write_value[17]),
        .R(1'b0));
  FDRE \write_value_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(store_data[18]),
        .Q(write_value[18]),
        .R(1'b0));
  FDRE \write_value_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(store_data[19]),
        .Q(write_value[19]),
        .R(1'b0));
  FDRE \write_value_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(store_data[1]),
        .Q(write_value[1]),
        .R(1'b0));
  FDRE \write_value_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(store_data[20]),
        .Q(write_value[20]),
        .R(1'b0));
  FDRE \write_value_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(store_data[21]),
        .Q(write_value[21]),
        .R(1'b0));
  FDRE \write_value_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(store_data[22]),
        .Q(write_value[22]),
        .R(1'b0));
  FDRE \write_value_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(store_data[23]),
        .Q(write_value[23]),
        .R(1'b0));
  FDRE \write_value_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(store_data[24]),
        .Q(write_value[24]),
        .R(1'b0));
  FDRE \write_value_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(store_data[25]),
        .Q(write_value[25]),
        .R(1'b0));
  FDRE \write_value_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(store_data[26]),
        .Q(write_value[26]),
        .R(1'b0));
  FDRE \write_value_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(store_data[27]),
        .Q(write_value[27]),
        .R(1'b0));
  FDRE \write_value_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(store_data[28]),
        .Q(write_value[28]),
        .R(1'b0));
  FDRE \write_value_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(store_data[29]),
        .Q(write_value[29]),
        .R(1'b0));
  FDRE \write_value_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(store_data[2]),
        .Q(write_value[2]),
        .R(1'b0));
  FDRE \write_value_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(store_data[30]),
        .Q(write_value[30]),
        .R(1'b0));
  FDRE \write_value_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(store_data[31]),
        .Q(write_value[31]),
        .R(1'b0));
  FDRE \write_value_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(store_data[3]),
        .Q(write_value[3]),
        .R(1'b0));
  FDRE \write_value_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(store_data[4]),
        .Q(write_value[4]),
        .R(1'b0));
  FDRE \write_value_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(store_data[5]),
        .Q(write_value[5]),
        .R(1'b0));
  FDRE \write_value_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(store_data[6]),
        .Q(write_value[6]),
        .R(1'b0));
  FDRE \write_value_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(store_data[7]),
        .Q(write_value[7]),
        .R(1'b0));
  FDRE \write_value_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(store_data[8]),
        .Q(write_value[8]),
        .R(1'b0));
  FDRE \write_value_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__0_n_0 ),
        .D(store_data[9]),
        .Q(write_value[9]),
        .R(1'b0));
endmodule

module main_2
   (OUTPUT_ETH_TX_STB,
    wire_139862652897760_stb,
    wire_139862652898552_stb,
    Q,
    \timer_reg[0]_0 ,
    E,
    \s_output_socket_reg[0]_0 ,
    wire_139862652899272_ack,
    INPUT_ETH_RX_ACK,
    output_eth_tx,
    \result_reg[31]_0 ,
    \result_reg[31]_1 ,
    \s_output_rs232_tx_reg[0]_0 ,
    ETH_CLK_OBUF,
    INTERNAL_RST_reg,
    S_TX_ACK_reg,
    \s_input_socket_ack_reg[0]_0 ,
    \s_input_in2_ack_reg[0] ,
    INPUT_ETH_RX_STB,
    wire_139862652899272_stb,
    \opcode_2_reg[1]_0 ,
    \opcode_2_reg[1]_rep_0 ,
    \s_output_socket_reg[31]_0 ,
    RX,
    \s_input_in2_ack_reg[0]_0 ,
    TX_WRITE0,
    wire_139862652897760_ack,
    pwropt);
  output OUTPUT_ETH_TX_STB;
  output wire_139862652897760_stb;
  output wire_139862652898552_stb;
  output [1:0]Q;
  output \timer_reg[0]_0 ;
  output [0:0]E;
  output [0:0]\s_output_socket_reg[0]_0 ;
  output wire_139862652899272_ack;
  output INPUT_ETH_RX_ACK;
  output [15:0]output_eth_tx;
  output [31:0]\result_reg[31]_0 ;
  output [31:0]\result_reg[31]_1 ;
  output [0:0]\s_output_rs232_tx_reg[0]_0 ;
  input ETH_CLK_OBUF;
  input INTERNAL_RST_reg;
  input S_TX_ACK_reg;
  input \s_input_socket_ack_reg[0]_0 ;
  input \s_input_in2_ack_reg[0] ;
  input INPUT_ETH_RX_STB;
  input wire_139862652899272_stb;
  input \opcode_2_reg[1]_0 ;
  input \opcode_2_reg[1]_rep_0 ;
  input [31:0]\s_output_socket_reg[31]_0 ;
  input [15:0]RX;
  input \s_input_in2_ack_reg[0]_0 ;
  input TX_WRITE0;
  input wire_139862652897760_ack;
  input pwropt;

  wire [0:0]E;
  wire ETH_CLK_OBUF;
  wire INPUT_ETH_RX_ACK;
  wire INPUT_ETH_RX_STB;
  wire INTERNAL_RST_reg;
  wire OUTPUT_ETH_TX_STB;
  wire [1:0]Q;
  wire [15:0]RX;
  wire S_TX_ACK_reg;
  wire TX_WRITE0;
  wire [3:0]address_a;
  wire [3:0]address_a_2;
  wire [3:0]address_b_2;
  wire [3:0]address_z;
  wire [3:0]address_z_2;
  wire [3:0]address_z_3;
  wire \address_z_3[3]_i_1__1_n_0 ;
  wire [31:1]carry1;
  wire \carry[0]_i_10_n_0 ;
  wire \carry[0]_i_11_n_0 ;
  wire \carry[0]_i_12_n_0 ;
  wire \carry[0]_i_13_n_0 ;
  wire \carry[0]_i_14_n_0 ;
  wire \carry[0]_i_15_n_0 ;
  wire \carry[0]_i_19_n_0 ;
  wire \carry[0]_i_1_n_0 ;
  wire \carry[0]_i_30_n_0 ;
  wire \carry[0]_i_31_n_0 ;
  wire \carry[0]_i_32_n_0 ;
  wire \carry[0]_i_33_n_0 ;
  wire \carry[0]_i_34_n_0 ;
  wire \carry[0]_i_35_n_0 ;
  wire \carry[0]_i_36_n_0 ;
  wire \carry[0]_i_37_n_0 ;
  wire \carry[0]_i_38_n_0 ;
  wire \carry[0]_i_39_n_0 ;
  wire \carry[0]_i_3_n_0 ;
  wire \carry[0]_i_40_n_0 ;
  wire \carry[0]_i_41_n_0 ;
  wire \carry[0]_i_42_n_0 ;
  wire \carry[0]_i_43_n_0 ;
  wire \carry[0]_i_44_n_0 ;
  wire \carry[0]_i_45_n_0 ;
  wire \carry[0]_i_46_n_0 ;
  wire \carry[0]_i_47_n_0 ;
  wire \carry[0]_i_48_n_0 ;
  wire \carry[0]_i_49_n_0 ;
  wire \carry[0]_i_4_n_0 ;
  wire \carry[0]_i_50_n_0 ;
  wire \carry[0]_i_51_n_0 ;
  wire \carry[0]_i_52_n_0 ;
  wire \carry[0]_i_53_n_0 ;
  wire \carry[0]_i_54_n_0 ;
  wire \carry[0]_i_55_n_0 ;
  wire \carry[0]_i_56_n_0 ;
  wire \carry[0]_i_57_n_0 ;
  wire \carry[0]_i_58_n_0 ;
  wire \carry[0]_i_59_n_0 ;
  wire \carry[0]_i_60_n_0 ;
  wire \carry[0]_i_61_n_0 ;
  wire \carry[0]_i_62_n_0 ;
  wire \carry[0]_i_63_n_0 ;
  wire \carry[0]_i_64_n_0 ;
  wire \carry[0]_i_65_n_0 ;
  wire \carry[0]_i_66_n_0 ;
  wire \carry[0]_i_67_n_0 ;
  wire \carry[0]_i_68_n_0 ;
  wire \carry[0]_i_69_n_0 ;
  wire \carry[0]_i_6_n_0 ;
  wire \carry[0]_i_70_n_0 ;
  wire \carry[0]_i_71_n_0 ;
  wire \carry[0]_i_72_n_0 ;
  wire \carry[0]_i_73_n_0 ;
  wire \carry[0]_i_7_n_0 ;
  wire \carry[0]_i_9_n_0 ;
  wire \carry_reg[0]_i_16_n_7 ;
  wire \carry_reg[0]_i_17_n_0 ;
  wire \carry_reg[0]_i_20_n_0 ;
  wire \carry_reg[0]_i_21_n_0 ;
  wire \carry_reg[0]_i_22_n_0 ;
  wire \carry_reg[0]_i_23_n_0 ;
  wire \carry_reg[0]_i_24_n_0 ;
  wire \carry_reg[0]_i_25_n_0 ;
  wire \carry_reg[0]_i_26_n_0 ;
  wire \carry_reg[0]_i_27_n_0 ;
  wire \carry_reg[0]_i_28_n_0 ;
  wire \carry_reg[0]_i_29_n_0 ;
  wire \carry_reg[0]_i_2_n_7 ;
  wire \carry_reg[0]_i_8_n_3 ;
  wire \carry_reg_n_0_[0] ;
  wire data11;
  wire data16;
  wire [31:20]data2;
  wire data6;
  wire data7;
  wire instruction0;
  wire [31:0]load_data;
  wire memory_reg_0_i_2_n_0;
  wire memory_reg_0_i_3_n_0;
  wire memory_reg_1_ENARDEN_cooolgate_en_sig_15;
  wire memory_reg_2_ENARDEN_cooolgate_en_sig_16;
  wire memory_reg_3_ENARDEN_cooolgate_en_sig_17;
  wire memory_reg_4_ENARDEN_cooolgate_en_sig_18;
  wire memory_reg_5_ENARDEN_cooolgate_en_sig_19;
  wire memory_reg_6_ENARDEN_cooolgate_en_sig_20;
  wire memory_reg_7_ENARDEN_cooolgate_en_sig_21;
  wire [4:0]opcode;
  wire [4:0]opcode_2;
  wire opcode_20;
  wire \opcode_2_reg[1]_0 ;
  wire \opcode_2_reg[1]_rep_0 ;
  wire operand_a1;
  wire operand_b1;
  wire [15:0]output_eth_tx;
  wire p_0_in;
  wire p_1_in;
  wire [31:0]p_1_in__0;
  wire \program_counter[0]_i_2_n_0 ;
  wire \program_counter[10]_i_2__0_n_0 ;
  wire \program_counter[11]_i_2__0_n_0 ;
  wire \program_counter[12]_i_3_n_0 ;
  wire \program_counter[13]_i_2__1_n_0 ;
  wire \program_counter[14]_i_2__1_n_0 ;
  wire \program_counter[14]_i_3_n_0 ;
  wire \program_counter[14]_i_4_n_0 ;
  wire \program_counter[14]_i_5_n_0 ;
  wire \program_counter[15]_i_10_n_0 ;
  wire \program_counter[15]_i_14_n_0 ;
  wire \program_counter[15]_i_15_n_0 ;
  wire \program_counter[15]_i_16_n_0 ;
  wire \program_counter[15]_i_17_n_0 ;
  wire \program_counter[15]_i_18_n_0 ;
  wire \program_counter[15]_i_19_n_0 ;
  wire \program_counter[15]_i_20_n_0 ;
  wire \program_counter[15]_i_21_n_0 ;
  wire \program_counter[15]_i_22_n_0 ;
  wire \program_counter[15]_i_3_n_0 ;
  wire \program_counter[15]_i_4_n_0 ;
  wire \program_counter[15]_i_6_n_0 ;
  wire \program_counter[15]_i_7__0_n_0 ;
  wire \program_counter[15]_i_8_n_0 ;
  wire \program_counter[15]_i_9_n_0 ;
  wire \program_counter[1]_i_2_n_0 ;
  wire \program_counter[2]_i_2_n_0 ;
  wire \program_counter[3]_i_2_n_0 ;
  wire \program_counter[4]_i_3_n_0 ;
  wire \program_counter[5]_i_2_n_0 ;
  wire \program_counter[6]_i_2_n_0 ;
  wire \program_counter[7]_i_2__0_n_0 ;
  wire \program_counter[8]_i_3_n_0 ;
  wire \program_counter[9]_i_2__0_n_0 ;
  wire [15:0]program_counter_1;
  wire [15:0]program_counter_2;
  wire \program_counter_reg[12]_i_2__0_n_0 ;
  wire \program_counter_reg[12]_i_2__0_n_4 ;
  wire \program_counter_reg[12]_i_2__0_n_5 ;
  wire \program_counter_reg[12]_i_2__0_n_6 ;
  wire \program_counter_reg[12]_i_2__0_n_7 ;
  wire \program_counter_reg[15]_i_5_n_5 ;
  wire \program_counter_reg[15]_i_5_n_6 ;
  wire \program_counter_reg[15]_i_5_n_7 ;
  wire \program_counter_reg[4]_i_2__0_n_0 ;
  wire \program_counter_reg[4]_i_2__0_n_4 ;
  wire \program_counter_reg[4]_i_2__0_n_5 ;
  wire \program_counter_reg[4]_i_2__0_n_6 ;
  wire \program_counter_reg[4]_i_2__0_n_7 ;
  wire \program_counter_reg[8]_i_2__0_n_0 ;
  wire \program_counter_reg[8]_i_2__0_n_4 ;
  wire \program_counter_reg[8]_i_2__0_n_5 ;
  wire \program_counter_reg[8]_i_2__0_n_6 ;
  wire \program_counter_reg[8]_i_2__0_n_7 ;
  wire \program_counter_reg_n_0_[0] ;
  wire \program_counter_reg_n_0_[10] ;
  wire \program_counter_reg_n_0_[11] ;
  wire \program_counter_reg_n_0_[12] ;
  wire \program_counter_reg_n_0_[13] ;
  wire \program_counter_reg_n_0_[14] ;
  wire \program_counter_reg_n_0_[15] ;
  wire \program_counter_reg_n_0_[1] ;
  wire \program_counter_reg_n_0_[2] ;
  wire \program_counter_reg_n_0_[3] ;
  wire \program_counter_reg_n_0_[4] ;
  wire \program_counter_reg_n_0_[5] ;
  wire \program_counter_reg_n_0_[6] ;
  wire \program_counter_reg_n_0_[7] ;
  wire \program_counter_reg_n_0_[8] ;
  wire \program_counter_reg_n_0_[9] ;
  wire program_counter_reg_rep_0_REGCEAREGCE_cooolgate_en_sig_26;
  wire program_counter_reg_rep_0_i_10__0_n_0;
  wire program_counter_reg_rep_0_i_11__0_n_0;
  wire program_counter_reg_rep_0_i_12__0_n_0;
  wire program_counter_reg_rep_0_i_13__0_n_0;
  wire program_counter_reg_rep_0_i_14__0_n_0;
  wire program_counter_reg_rep_0_i_1__0_n_0;
  wire program_counter_reg_rep_0_i_2__0_n_0;
  wire program_counter_reg_rep_0_i_3__0_n_0;
  wire program_counter_reg_rep_0_i_4__0_n_0;
  wire program_counter_reg_rep_0_i_5__0_n_0;
  wire program_counter_reg_rep_0_i_6__0_n_0;
  wire program_counter_reg_rep_0_i_7__0_n_0;
  wire program_counter_reg_rep_0_i_8__0_n_0;
  wire program_counter_reg_rep_0_i_9__0_n_0;
  wire program_counter_reg_rep_0_n_32;
  wire program_counter_reg_rep_0_n_33;
  wire program_counter_reg_rep_0_n_34;
  wire program_counter_reg_rep_0_n_35;
  wire program_counter_reg_rep_1_n_32;
  wire program_counter_reg_rep_1_n_33;
  wire program_counter_reg_rep_1_n_34;
  wire program_counter_reg_rep_1_n_35;
  wire program_counter_reg_rep_2_n_32;
  wire program_counter_reg_rep_2_n_33;
  wire program_counter_reg_rep_2_n_34;
  wire program_counter_reg_rep_2_n_35;
  wire program_counter_reg_rep_3_n_32;
  wire program_counter_reg_rep_3_n_33;
  wire program_counter_reg_rep_3_n_34;
  wire program_counter_reg_rep_3_n_35;
  wire pwropt;
  wire [31:0]read_input;
  wire \read_input[31]_i_1__1_n_0 ;
  wire \read_input[31]_i_2__0_n_0 ;
  wire [31:0]register_a;
  wire [31:0]register_b;
  wire [31:0]result;
  wire \result[0]_i_101__0_n_0 ;
  wire \result[0]_i_102__0_n_0 ;
  wire \result[0]_i_103__0_n_0 ;
  wire \result[0]_i_104__0_n_0 ;
  wire \result[0]_i_105__0_n_0 ;
  wire \result[0]_i_106__0_n_0 ;
  wire \result[0]_i_107__0_n_0 ;
  wire \result[0]_i_108__0_n_0 ;
  wire \result[0]_i_109__0_n_0 ;
  wire \result[0]_i_110_n_0 ;
  wire \result[0]_i_111_n_0 ;
  wire \result[0]_i_112_n_0 ;
  wire \result[0]_i_113_n_0 ;
  wire \result[0]_i_114_n_0 ;
  wire \result[0]_i_115_n_0 ;
  wire \result[0]_i_116_n_0 ;
  wire \result[0]_i_117_n_0 ;
  wire \result[0]_i_119_n_0 ;
  wire \result[0]_i_11__1_n_0 ;
  wire \result[0]_i_120_n_0 ;
  wire \result[0]_i_121_n_0 ;
  wire \result[0]_i_122_n_0 ;
  wire \result[0]_i_123_n_0 ;
  wire \result[0]_i_124_n_0 ;
  wire \result[0]_i_125_n_0 ;
  wire \result[0]_i_126_n_0 ;
  wire \result[0]_i_127_n_0 ;
  wire \result[0]_i_128_n_0 ;
  wire \result[0]_i_12__0_n_0 ;
  wire \result[0]_i_15__1_n_0 ;
  wire \result[0]_i_16__0_n_0 ;
  wire \result[0]_i_17__1_n_0 ;
  wire \result[0]_i_18__0_n_0 ;
  wire \result[0]_i_1__0_n_0 ;
  wire \result[0]_i_20__1_n_0 ;
  wire \result[0]_i_21__0_n_0 ;
  wire \result[0]_i_22__0_n_0 ;
  wire \result[0]_i_23__1_n_0 ;
  wire \result[0]_i_24__1_n_0 ;
  wire \result[0]_i_25__1_n_0 ;
  wire \result[0]_i_26__0_n_0 ;
  wire \result[0]_i_27__1_n_0 ;
  wire \result[0]_i_28__1_n_0 ;
  wire \result[0]_i_29__1_n_0 ;
  wire \result[0]_i_2__1_n_0 ;
  wire \result[0]_i_30__0_n_0 ;
  wire \result[0]_i_32__0_n_0 ;
  wire \result[0]_i_33__0_n_0 ;
  wire \result[0]_i_34__0_n_0 ;
  wire \result[0]_i_36__0_n_0 ;
  wire \result[0]_i_37__0_n_0 ;
  wire \result[0]_i_38__0_n_0 ;
  wire \result[0]_i_3__1_n_0 ;
  wire \result[0]_i_40_n_0 ;
  wire \result[0]_i_41_n_0 ;
  wire \result[0]_i_43_n_0 ;
  wire \result[0]_i_44__0_n_0 ;
  wire \result[0]_i_45__0_n_0 ;
  wire \result[0]_i_46__0_n_0 ;
  wire \result[0]_i_47_n_0 ;
  wire \result[0]_i_48_n_0 ;
  wire \result[0]_i_49__0_n_0 ;
  wire \result[0]_i_4__0_n_0 ;
  wire \result[0]_i_50_n_0 ;
  wire \result[0]_i_51__0_n_0 ;
  wire \result[0]_i_52_n_0 ;
  wire \result[0]_i_53__0_n_0 ;
  wire \result[0]_i_54__0_n_0 ;
  wire \result[0]_i_55__0_n_0 ;
  wire \result[0]_i_56__0_n_0 ;
  wire \result[0]_i_59__0_n_0 ;
  wire \result[0]_i_5__0_n_0 ;
  wire \result[0]_i_60__0_n_0 ;
  wire \result[0]_i_61__0_n_0 ;
  wire \result[0]_i_62_n_0 ;
  wire \result[0]_i_63__0_n_0 ;
  wire \result[0]_i_64__0_n_0 ;
  wire \result[0]_i_66__0_n_0 ;
  wire \result[0]_i_67_n_0 ;
  wire \result[0]_i_68__0_n_0 ;
  wire \result[0]_i_69__0_n_0 ;
  wire \result[0]_i_6__1_n_0 ;
  wire \result[0]_i_71__0_n_0 ;
  wire \result[0]_i_72__0_n_0 ;
  wire \result[0]_i_73__0_n_0 ;
  wire \result[0]_i_74__0_n_0 ;
  wire \result[0]_i_75__0_n_0 ;
  wire \result[0]_i_77_n_0 ;
  wire \result[0]_i_78__0_n_0 ;
  wire \result[0]_i_79__0_n_0 ;
  wire \result[0]_i_7__1_n_0 ;
  wire \result[0]_i_80__0_n_0 ;
  wire \result[0]_i_81_n_0 ;
  wire \result[0]_i_82__0_n_0 ;
  wire \result[0]_i_83__0_n_0 ;
  wire \result[0]_i_84__0_n_0 ;
  wire \result[0]_i_85__0_n_0 ;
  wire \result[0]_i_86__0_n_0 ;
  wire \result[0]_i_87__0_n_0 ;
  wire \result[0]_i_88__0_n_0 ;
  wire \result[0]_i_89__0_n_0 ;
  wire \result[0]_i_8__0_n_0 ;
  wire \result[0]_i_90_n_0 ;
  wire \result[0]_i_91__0_n_0 ;
  wire \result[0]_i_92__0_n_0 ;
  wire \result[0]_i_93__0_n_0 ;
  wire \result[0]_i_94__0_n_0 ;
  wire \result[0]_i_95__0_n_0 ;
  wire \result[0]_i_96__0_n_0 ;
  wire \result[0]_i_97__0_n_0 ;
  wire \result[0]_i_98__0_n_0 ;
  wire \result[0]_i_99__0_n_0 ;
  wire \result[0]_i_9__1_n_0 ;
  wire \result[10]_i_10__1_n_0 ;
  wire \result[10]_i_11__1_n_0 ;
  wire \result[10]_i_12__0_n_0 ;
  wire \result[10]_i_13_n_0 ;
  wire \result[10]_i_14_n_0 ;
  wire \result[10]_i_15_n_0 ;
  wire \result[10]_i_16_n_0 ;
  wire \result[10]_i_17_n_0 ;
  wire \result[10]_i_18_n_0 ;
  wire \result[10]_i_1__0_n_0 ;
  wire \result[10]_i_2__0_n_0 ;
  wire \result[10]_i_3__0_n_0 ;
  wire \result[10]_i_4__1_n_0 ;
  wire \result[10]_i_5__1_n_0 ;
  wire \result[10]_i_6__0_n_0 ;
  wire \result[10]_i_7__0_n_0 ;
  wire \result[10]_i_8__1_n_0 ;
  wire \result[10]_i_9__1_n_0 ;
  wire \result[11]_i_10__0_n_0 ;
  wire \result[11]_i_11__0_n_0 ;
  wire \result[11]_i_12_n_0 ;
  wire \result[11]_i_13_n_0 ;
  wire \result[11]_i_14_n_0 ;
  wire \result[11]_i_15_n_0 ;
  wire \result[11]_i_16_n_0 ;
  wire \result[11]_i_17_n_0 ;
  wire \result[11]_i_18_n_0 ;
  wire \result[11]_i_19_n_0 ;
  wire \result[11]_i_1_n_0 ;
  wire \result[11]_i_20_n_0 ;
  wire \result[11]_i_21_n_0 ;
  wire \result[11]_i_22_n_0 ;
  wire \result[11]_i_2__1_n_0 ;
  wire \result[11]_i_3__1_n_0 ;
  wire \result[11]_i_4__0_n_0 ;
  wire \result[11]_i_5__0_n_0 ;
  wire \result[11]_i_6_n_0 ;
  wire \result[11]_i_7_n_0 ;
  wire \result[11]_i_8__0_n_0 ;
  wire \result[11]_i_9__0_n_0 ;
  wire \result[12]_i_10_n_0 ;
  wire \result[12]_i_16__0_n_0 ;
  wire \result[12]_i_17__0_n_0 ;
  wire \result[12]_i_18__0_n_0 ;
  wire \result[12]_i_19_n_0 ;
  wire \result[12]_i_1_n_0 ;
  wire \result[12]_i_20_n_0 ;
  wire \result[12]_i_25_n_0 ;
  wire \result[12]_i_26_n_0 ;
  wire \result[12]_i_27_n_0 ;
  wire \result[12]_i_28_n_0 ;
  wire \result[12]_i_2__1_n_0 ;
  wire \result[12]_i_3__1_n_0 ;
  wire \result[12]_i_4__0_n_0 ;
  wire \result[12]_i_5_n_0 ;
  wire \result[12]_i_7_n_0 ;
  wire \result[12]_i_8_n_0 ;
  wire \result[12]_i_9_n_0 ;
  wire \result[13]_i_10__0_n_0 ;
  wire \result[13]_i_11__1_n_0 ;
  wire \result[13]_i_12__1_n_0 ;
  wire \result[13]_i_13__1_n_0 ;
  wire \result[13]_i_14__0_n_0 ;
  wire \result[13]_i_15__0_n_0 ;
  wire \result[13]_i_16__0_n_0 ;
  wire \result[13]_i_17__0_n_0 ;
  wire \result[13]_i_18__0_n_0 ;
  wire \result[13]_i_19_n_0 ;
  wire \result[13]_i_1__0_n_0 ;
  wire \result[13]_i_20_n_0 ;
  wire \result[13]_i_2__1_n_0 ;
  wire \result[13]_i_3__0_n_0 ;
  wire \result[13]_i_4__1_n_0 ;
  wire \result[13]_i_5__0_n_0 ;
  wire \result[13]_i_6_n_0 ;
  wire \result[13]_i_7__1_n_0 ;
  wire \result[13]_i_8__0_n_0 ;
  wire \result[13]_i_9__0_n_0 ;
  wire \result[14]_i_10_n_0 ;
  wire \result[14]_i_11_n_0 ;
  wire \result[14]_i_12__0_n_0 ;
  wire \result[14]_i_15__0_n_0 ;
  wire \result[14]_i_16__0_n_0 ;
  wire \result[14]_i_17__0_n_0 ;
  wire \result[14]_i_18__0_n_0 ;
  wire \result[14]_i_19_n_0 ;
  wire \result[14]_i_1_n_0 ;
  wire \result[14]_i_20_n_0 ;
  wire \result[14]_i_21_n_0 ;
  wire \result[14]_i_27_n_0 ;
  wire \result[14]_i_28_n_0 ;
  wire \result[14]_i_29_n_0 ;
  wire \result[14]_i_2__1_n_0 ;
  wire \result[14]_i_30_n_0 ;
  wire \result[14]_i_31_n_0 ;
  wire \result[14]_i_32_n_0 ;
  wire \result[14]_i_33_n_0 ;
  wire \result[14]_i_34_n_0 ;
  wire \result[14]_i_35_n_0 ;
  wire \result[14]_i_37_n_0 ;
  wire \result[14]_i_38_n_0 ;
  wire \result[14]_i_39_n_0 ;
  wire \result[14]_i_40_n_0 ;
  wire \result[14]_i_41_n_0 ;
  wire \result[14]_i_42_n_0 ;
  wire \result[14]_i_43_n_0 ;
  wire \result[14]_i_44_n_0 ;
  wire \result[14]_i_45_n_0 ;
  wire \result[14]_i_46_n_0 ;
  wire \result[14]_i_47_n_0 ;
  wire \result[14]_i_48_n_0 ;
  wire \result[14]_i_49_n_0 ;
  wire \result[14]_i_4__0_n_0 ;
  wire \result[14]_i_50_n_0 ;
  wire \result[14]_i_51_n_0 ;
  wire \result[14]_i_52_n_0 ;
  wire \result[14]_i_53_n_0 ;
  wire \result[14]_i_54_n_0 ;
  wire \result[14]_i_55_n_0 ;
  wire \result[14]_i_56_n_0 ;
  wire \result[14]_i_57_n_0 ;
  wire \result[14]_i_58_n_0 ;
  wire \result[14]_i_59_n_0 ;
  wire \result[14]_i_5_n_0 ;
  wire \result[14]_i_6__0_n_0 ;
  wire \result[14]_i_8_n_0 ;
  wire \result[14]_i_9_n_0 ;
  wire \result[15]_i_10_n_0 ;
  wire \result[15]_i_16__0_n_0 ;
  wire \result[15]_i_17__0_n_0 ;
  wire \result[15]_i_18__0_n_0 ;
  wire \result[15]_i_19__0_n_0 ;
  wire \result[15]_i_1_n_0 ;
  wire \result[15]_i_20__0_n_0 ;
  wire \result[15]_i_21__0_n_0 ;
  wire \result[15]_i_22__0_n_0 ;
  wire \result[15]_i_27__0_n_0 ;
  wire \result[15]_i_28_n_0 ;
  wire \result[15]_i_29_n_0 ;
  wire \result[15]_i_2__1_n_0 ;
  wire \result[15]_i_30_n_0 ;
  wire \result[15]_i_3__1_n_0 ;
  wire \result[15]_i_4__0_n_0 ;
  wire \result[15]_i_6__0_n_0 ;
  wire \result[15]_i_7__0_n_0 ;
  wire \result[15]_i_8__0_n_0 ;
  wire \result[15]_i_9__0_n_0 ;
  wire \result[16]_i_10__0_n_0 ;
  wire \result[16]_i_11__0_n_0 ;
  wire \result[16]_i_12__0_n_0 ;
  wire \result[16]_i_13__0_n_0 ;
  wire \result[16]_i_14__0_n_0 ;
  wire \result[16]_i_15__0_n_0 ;
  wire \result[16]_i_16_n_0 ;
  wire \result[16]_i_17_n_0 ;
  wire \result[16]_i_18_n_0 ;
  wire \result[16]_i_1_n_0 ;
  wire \result[16]_i_20_n_0 ;
  wire \result[16]_i_21_n_0 ;
  wire \result[16]_i_22_n_0 ;
  wire \result[16]_i_23_n_0 ;
  wire \result[16]_i_24_n_0 ;
  wire \result[16]_i_25_n_0 ;
  wire \result[16]_i_26_n_0 ;
  wire \result[16]_i_27_n_0 ;
  wire \result[16]_i_2__1_n_0 ;
  wire \result[16]_i_3__1_n_0 ;
  wire \result[16]_i_4_n_0 ;
  wire \result[16]_i_5__0_n_0 ;
  wire \result[16]_i_6__0_n_0 ;
  wire \result[16]_i_7__0_n_0 ;
  wire \result[16]_i_8__0_n_0 ;
  wire \result[16]_i_9__0_n_0 ;
  wire \result[17]_i_10__0_n_0 ;
  wire \result[17]_i_11__0_n_0 ;
  wire \result[17]_i_12__0_n_0 ;
  wire \result[17]_i_13__0_n_0 ;
  wire \result[17]_i_14__0_n_0 ;
  wire \result[17]_i_15__0_n_0 ;
  wire \result[17]_i_16_n_0 ;
  wire \result[17]_i_17_n_0 ;
  wire \result[17]_i_18_n_0 ;
  wire \result[17]_i_19_n_0 ;
  wire \result[17]_i_1__0_n_0 ;
  wire \result[17]_i_20_n_0 ;
  wire \result[17]_i_2__1_n_0 ;
  wire \result[17]_i_3__0_n_0 ;
  wire \result[17]_i_4_n_0 ;
  wire \result[17]_i_5__0_n_0 ;
  wire \result[17]_i_6__0_n_0 ;
  wire \result[17]_i_7__0_n_0 ;
  wire \result[17]_i_8__0_n_0 ;
  wire \result[17]_i_9__0_n_0 ;
  wire \result[18]_i_10__0_n_0 ;
  wire \result[18]_i_11__0_n_0 ;
  wire \result[18]_i_12__0_n_0 ;
  wire \result[18]_i_13__0_n_0 ;
  wire \result[18]_i_14__0_n_0 ;
  wire \result[18]_i_15__0_n_0 ;
  wire \result[18]_i_16_n_0 ;
  wire \result[18]_i_17_n_0 ;
  wire \result[18]_i_18_n_0 ;
  wire \result[18]_i_19_n_0 ;
  wire \result[18]_i_1__0_n_0 ;
  wire \result[18]_i_20_n_0 ;
  wire \result[18]_i_21_n_0 ;
  wire \result[18]_i_2__1_n_0 ;
  wire \result[18]_i_3__0_n_0 ;
  wire \result[18]_i_4_n_0 ;
  wire \result[18]_i_5__0_n_0 ;
  wire \result[18]_i_6__0_n_0 ;
  wire \result[18]_i_7__0_n_0 ;
  wire \result[18]_i_8__0_n_0 ;
  wire \result[18]_i_9__0_n_0 ;
  wire \result[19]_i_12__0_n_0 ;
  wire \result[19]_i_13_n_0 ;
  wire \result[19]_i_14_n_0 ;
  wire \result[19]_i_15__0_n_0 ;
  wire \result[19]_i_16__0_n_0 ;
  wire \result[19]_i_17__0_n_0 ;
  wire \result[19]_i_18__0_n_0 ;
  wire \result[19]_i_1__0_n_0 ;
  wire \result[19]_i_21__0_n_0 ;
  wire \result[19]_i_22__0_n_0 ;
  wire \result[19]_i_23__0_n_0 ;
  wire \result[19]_i_24__0_n_0 ;
  wire \result[19]_i_25_n_0 ;
  wire \result[19]_i_26_n_0 ;
  wire \result[19]_i_27_n_0 ;
  wire \result[19]_i_28_n_0 ;
  wire \result[19]_i_29__0_n_0 ;
  wire \result[19]_i_2__0_n_0 ;
  wire \result[19]_i_30__0_n_0 ;
  wire \result[19]_i_31__0_n_0 ;
  wire \result[19]_i_32__0_n_0 ;
  wire \result[19]_i_33__0_n_0 ;
  wire \result[19]_i_34__0_n_0 ;
  wire \result[19]_i_35__0_n_0 ;
  wire \result[19]_i_36__0_n_0 ;
  wire \result[19]_i_37__0_n_0 ;
  wire \result[19]_i_38_n_0 ;
  wire \result[19]_i_39_n_0 ;
  wire \result[19]_i_40_n_0 ;
  wire \result[19]_i_41_n_0 ;
  wire \result[19]_i_42_n_0 ;
  wire \result[19]_i_43_n_0 ;
  wire \result[19]_i_4__0_n_0 ;
  wire \result[19]_i_5__1_n_0 ;
  wire \result[19]_i_6__1_n_0 ;
  wire \result[19]_i_7__1_n_0 ;
  wire \result[1]_i_10__0_n_0 ;
  wire \result[1]_i_11__0_n_0 ;
  wire \result[1]_i_12__0_n_0 ;
  wire \result[1]_i_13_n_0 ;
  wire \result[1]_i_14_n_0 ;
  wire \result[1]_i_15_n_0 ;
  wire \result[1]_i_16_n_0 ;
  wire \result[1]_i_17_n_0 ;
  wire \result[1]_i_18_n_0 ;
  wire \result[1]_i_1__0_n_0 ;
  wire \result[1]_i_2__1_n_0 ;
  wire \result[1]_i_3__1_n_0 ;
  wire \result[1]_i_4__0_n_0 ;
  wire \result[1]_i_5__0_n_0 ;
  wire \result[1]_i_6__0_n_0 ;
  wire \result[1]_i_7__0_n_0 ;
  wire \result[1]_i_8__0_n_0 ;
  wire \result[1]_i_9_n_0 ;
  wire \result[20]_i_10__0_n_0 ;
  wire \result[20]_i_11__0_n_0 ;
  wire \result[20]_i_12__0_n_0 ;
  wire \result[20]_i_13__0_n_0 ;
  wire \result[20]_i_14_n_0 ;
  wire \result[20]_i_15_n_0 ;
  wire \result[20]_i_16_n_0 ;
  wire \result[20]_i_17_n_0 ;
  wire \result[20]_i_18_n_0 ;
  wire \result[20]_i_19_n_0 ;
  wire \result[20]_i_1__0_n_0 ;
  wire \result[20]_i_2__1_n_0 ;
  wire \result[20]_i_3__0_n_0 ;
  wire \result[20]_i_4_n_0 ;
  wire \result[20]_i_5__0_n_0 ;
  wire \result[20]_i_6__0_n_0 ;
  wire \result[20]_i_7__0_n_0 ;
  wire \result[20]_i_8__0_n_0 ;
  wire \result[20]_i_9__0_n_0 ;
  wire \result[21]_i_10__0_n_0 ;
  wire \result[21]_i_11_n_0 ;
  wire \result[21]_i_12__0_n_0 ;
  wire \result[21]_i_13__0_n_0 ;
  wire \result[21]_i_14_n_0 ;
  wire \result[21]_i_15_n_0 ;
  wire \result[21]_i_16_n_0 ;
  wire \result[21]_i_17_n_0 ;
  wire \result[21]_i_18_n_0 ;
  wire \result[21]_i_19_n_0 ;
  wire \result[21]_i_1__0_n_0 ;
  wire \result[21]_i_2__1_n_0 ;
  wire \result[21]_i_3__0_n_0 ;
  wire \result[21]_i_4_n_0 ;
  wire \result[21]_i_5__0_n_0 ;
  wire \result[21]_i_6__0_n_0 ;
  wire \result[21]_i_7__0_n_0 ;
  wire \result[21]_i_8__0_n_0 ;
  wire \result[21]_i_9__0_n_0 ;
  wire \result[22]_i_10__0_n_0 ;
  wire \result[22]_i_11_n_0 ;
  wire \result[22]_i_12__0_n_0 ;
  wire \result[22]_i_13__0_n_0 ;
  wire \result[22]_i_15_n_0 ;
  wire \result[22]_i_16_n_0 ;
  wire \result[22]_i_17_n_0 ;
  wire \result[22]_i_18_n_0 ;
  wire \result[22]_i_19_n_0 ;
  wire \result[22]_i_1__0_n_0 ;
  wire \result[22]_i_20_n_0 ;
  wire \result[22]_i_2__1_n_0 ;
  wire \result[22]_i_3__0_n_0 ;
  wire \result[22]_i_4_n_0 ;
  wire \result[22]_i_5__0_n_0 ;
  wire \result[22]_i_6__0_n_0 ;
  wire \result[22]_i_7__0_n_0 ;
  wire \result[22]_i_8__0_n_0 ;
  wire \result[22]_i_9__0_n_0 ;
  wire \result[23]_i_12_n_0 ;
  wire \result[23]_i_13_n_0 ;
  wire \result[23]_i_14_n_0 ;
  wire \result[23]_i_15__0_n_0 ;
  wire \result[23]_i_16__0_n_0 ;
  wire \result[23]_i_17__0_n_0 ;
  wire \result[23]_i_18__0_n_0 ;
  wire \result[23]_i_19__0_n_0 ;
  wire \result[23]_i_1__0_n_0 ;
  wire \result[23]_i_22__0_n_0 ;
  wire \result[23]_i_23__0_n_0 ;
  wire \result[23]_i_24__0_n_0 ;
  wire \result[23]_i_25_n_0 ;
  wire \result[23]_i_26_n_0 ;
  wire \result[23]_i_27_n_0 ;
  wire \result[23]_i_28_n_0 ;
  wire \result[23]_i_29__0_n_0 ;
  wire \result[23]_i_2__0_n_0 ;
  wire \result[23]_i_30__0_n_0 ;
  wire \result[23]_i_31__0_n_0 ;
  wire \result[23]_i_32__0_n_0 ;
  wire \result[23]_i_33__0_n_0 ;
  wire \result[23]_i_34__0_n_0 ;
  wire \result[23]_i_35__0_n_0 ;
  wire \result[23]_i_36__0_n_0 ;
  wire \result[23]_i_37_n_0 ;
  wire \result[23]_i_38_n_0 ;
  wire \result[23]_i_39_n_0 ;
  wire \result[23]_i_40_n_0 ;
  wire \result[23]_i_41_n_0 ;
  wire \result[23]_i_42_n_0 ;
  wire \result[23]_i_43_n_0 ;
  wire \result[23]_i_45_n_0 ;
  wire \result[23]_i_46_n_0 ;
  wire \result[23]_i_47_n_0 ;
  wire \result[23]_i_48_n_0 ;
  wire \result[23]_i_4__0_n_0 ;
  wire \result[23]_i_5__1_n_0 ;
  wire \result[23]_i_6__1_n_0 ;
  wire \result[23]_i_7__1_n_0 ;
  wire \result[24]_i_10__0_n_0 ;
  wire \result[24]_i_11_n_0 ;
  wire \result[24]_i_12__0_n_0 ;
  wire \result[24]_i_13__0_n_0 ;
  wire \result[24]_i_14_n_0 ;
  wire \result[24]_i_15_n_0 ;
  wire \result[24]_i_16_n_0 ;
  wire \result[24]_i_17_n_0 ;
  wire \result[24]_i_18_n_0 ;
  wire \result[24]_i_19_n_0 ;
  wire \result[24]_i_1__0_n_0 ;
  wire \result[24]_i_20_n_0 ;
  wire \result[24]_i_2__1_n_0 ;
  wire \result[24]_i_3__0_n_0 ;
  wire \result[24]_i_4_n_0 ;
  wire \result[24]_i_5__0_n_0 ;
  wire \result[24]_i_6__0_n_0 ;
  wire \result[24]_i_7__0_n_0 ;
  wire \result[24]_i_8__0_n_0 ;
  wire \result[24]_i_9__0_n_0 ;
  wire \result[25]_i_10__0_n_0 ;
  wire \result[25]_i_11__0_n_0 ;
  wire \result[25]_i_12__0_n_0 ;
  wire \result[25]_i_13__0_n_0 ;
  wire \result[25]_i_14_n_0 ;
  wire \result[25]_i_15_n_0 ;
  wire \result[25]_i_16_n_0 ;
  wire \result[25]_i_17_n_0 ;
  wire \result[25]_i_18_n_0 ;
  wire \result[25]_i_19_n_0 ;
  wire \result[25]_i_1__0_n_0 ;
  wire \result[25]_i_20_n_0 ;
  wire \result[25]_i_21_n_0 ;
  wire \result[25]_i_2__1_n_0 ;
  wire \result[25]_i_3__0_n_0 ;
  wire \result[25]_i_4_n_0 ;
  wire \result[25]_i_5__0_n_0 ;
  wire \result[25]_i_6__0_n_0 ;
  wire \result[25]_i_7__0_n_0 ;
  wire \result[25]_i_8__0_n_0 ;
  wire \result[25]_i_9__0_n_0 ;
  wire \result[26]_i_13__0_n_0 ;
  wire \result[26]_i_14_n_0 ;
  wire \result[26]_i_15_n_0 ;
  wire \result[26]_i_16_n_0 ;
  wire \result[26]_i_17_n_0 ;
  wire \result[26]_i_18_n_0 ;
  wire \result[26]_i_19_n_0 ;
  wire \result[26]_i_1__0_n_0 ;
  wire \result[26]_i_20_n_0 ;
  wire \result[26]_i_22_n_0 ;
  wire \result[26]_i_23_n_0 ;
  wire \result[26]_i_24_n_0 ;
  wire \result[26]_i_25_n_0 ;
  wire \result[26]_i_26_n_0 ;
  wire \result[26]_i_27_n_0 ;
  wire \result[26]_i_28_n_0 ;
  wire \result[26]_i_29_n_0 ;
  wire \result[26]_i_2__1_n_0 ;
  wire \result[26]_i_30_n_0 ;
  wire \result[26]_i_31_n_0 ;
  wire \result[26]_i_32_n_0 ;
  wire \result[26]_i_33_n_0 ;
  wire \result[26]_i_34_n_0 ;
  wire \result[26]_i_35_n_0 ;
  wire \result[26]_i_4_n_0 ;
  wire \result[26]_i_5__0_n_0 ;
  wire \result[26]_i_6__0_n_0 ;
  wire \result[26]_i_7__0_n_0 ;
  wire \result[26]_i_8__0_n_0 ;
  wire \result[27]_i_10__0_n_0 ;
  wire \result[27]_i_11_n_0 ;
  wire \result[27]_i_12_n_0 ;
  wire \result[27]_i_13_n_0 ;
  wire \result[27]_i_14__0_n_0 ;
  wire \result[27]_i_15__0_n_0 ;
  wire \result[27]_i_16__0_n_0 ;
  wire \result[27]_i_17__0_n_0 ;
  wire \result[27]_i_1__0_n_0 ;
  wire \result[27]_i_2__0_n_0 ;
  wire \result[27]_i_3__1_n_0 ;
  wire \result[27]_i_4__0_n_0 ;
  wire \result[27]_i_5__1_n_0 ;
  wire \result[27]_i_6__1_n_0 ;
  wire \result[27]_i_7__1_n_0 ;
  wire \result[27]_i_8__0_n_0 ;
  wire \result[27]_i_9__0_n_0 ;
  wire \result[28]_i_10__0_n_0 ;
  wire \result[28]_i_11_n_0 ;
  wire \result[28]_i_12__0_n_0 ;
  wire \result[28]_i_13_n_0 ;
  wire \result[28]_i_14_n_0 ;
  wire \result[28]_i_15_n_0 ;
  wire \result[28]_i_16_n_0 ;
  wire \result[28]_i_17_n_0 ;
  wire \result[28]_i_18_n_0 ;
  wire \result[28]_i_19_n_0 ;
  wire \result[28]_i_1__0_n_0 ;
  wire \result[28]_i_2__1_n_0 ;
  wire \result[28]_i_3__0_n_0 ;
  wire \result[28]_i_4_n_0 ;
  wire \result[28]_i_5__0_n_0 ;
  wire \result[28]_i_6__0_n_0 ;
  wire \result[28]_i_7__0_n_0 ;
  wire \result[28]_i_8__0_n_0 ;
  wire \result[28]_i_9__0_n_0 ;
  wire \result[29]_i_10__0_n_0 ;
  wire \result[29]_i_11_n_0 ;
  wire \result[29]_i_12__0_n_0 ;
  wire \result[29]_i_13_n_0 ;
  wire \result[29]_i_14_n_0 ;
  wire \result[29]_i_15_n_0 ;
  wire \result[29]_i_16_n_0 ;
  wire \result[29]_i_17_n_0 ;
  wire \result[29]_i_18_n_0 ;
  wire \result[29]_i_19_n_0 ;
  wire \result[29]_i_1__0_n_0 ;
  wire \result[29]_i_2__1_n_0 ;
  wire \result[29]_i_3__0_n_0 ;
  wire \result[29]_i_4_n_0 ;
  wire \result[29]_i_5__0_n_0 ;
  wire \result[29]_i_6__0_n_0 ;
  wire \result[29]_i_7__0_n_0 ;
  wire \result[29]_i_8__0_n_0 ;
  wire \result[29]_i_9__0_n_0 ;
  wire \result[2]_i_10__0_n_0 ;
  wire \result[2]_i_11__0_n_0 ;
  wire \result[2]_i_12__0_n_0 ;
  wire \result[2]_i_13__0_n_0 ;
  wire \result[2]_i_14_n_0 ;
  wire \result[2]_i_15_n_0 ;
  wire \result[2]_i_16_n_0 ;
  wire \result[2]_i_17_n_0 ;
  wire \result[2]_i_18_n_0 ;
  wire \result[2]_i_19_n_0 ;
  wire \result[2]_i_1__0_n_0 ;
  wire \result[2]_i_20_n_0 ;
  wire \result[2]_i_21_n_0 ;
  wire \result[2]_i_22_n_0 ;
  wire \result[2]_i_23_n_0 ;
  wire \result[2]_i_2__1_n_0 ;
  wire \result[2]_i_3__1_n_0 ;
  wire \result[2]_i_4__0_n_0 ;
  wire \result[2]_i_5__0_n_0 ;
  wire \result[2]_i_6__0_n_0 ;
  wire \result[2]_i_7__0_n_0 ;
  wire \result[2]_i_8__0_n_0 ;
  wire \result[2]_i_9_n_0 ;
  wire \result[30]_i_10__0_n_0 ;
  wire \result[30]_i_12__0_n_0 ;
  wire \result[30]_i_13_n_0 ;
  wire \result[30]_i_14_n_0 ;
  wire \result[30]_i_15_n_0 ;
  wire \result[30]_i_16_n_0 ;
  wire \result[30]_i_17_n_0 ;
  wire \result[30]_i_19_n_0 ;
  wire \result[30]_i_1__0_n_0 ;
  wire \result[30]_i_20_n_0 ;
  wire \result[30]_i_21_n_0 ;
  wire \result[30]_i_22_n_0 ;
  wire \result[30]_i_23_n_0 ;
  wire \result[30]_i_24_n_0 ;
  wire \result[30]_i_25_n_0 ;
  wire \result[30]_i_26_n_0 ;
  wire \result[30]_i_27_n_0 ;
  wire \result[30]_i_28_n_0 ;
  wire \result[30]_i_29_n_0 ;
  wire \result[30]_i_2__1_n_0 ;
  wire \result[30]_i_30_n_0 ;
  wire \result[30]_i_31_n_0 ;
  wire \result[30]_i_32_n_0 ;
  wire \result[30]_i_33_n_0 ;
  wire \result[30]_i_34_n_0 ;
  wire \result[30]_i_35_n_0 ;
  wire \result[30]_i_36_n_0 ;
  wire \result[30]_i_37_n_0 ;
  wire \result[30]_i_38_n_0 ;
  wire \result[30]_i_39_n_0 ;
  wire \result[30]_i_3__0_n_0 ;
  wire \result[30]_i_40_n_0 ;
  wire \result[30]_i_4_n_0 ;
  wire \result[30]_i_5__0_n_0 ;
  wire \result[30]_i_6__0_n_0 ;
  wire \result[30]_i_7__0_n_0 ;
  wire \result[30]_i_8__0_n_0 ;
  wire \result[30]_i_9__0_n_0 ;
  wire \result[31]_i_10__1_n_0 ;
  wire \result[31]_i_11__1_n_0 ;
  wire \result[31]_i_12__0_n_0 ;
  wire \result[31]_i_13_n_0 ;
  wire \result[31]_i_18__0_n_0 ;
  wire \result[31]_i_19__0_n_0 ;
  wire \result[31]_i_1__1_n_0 ;
  wire \result[31]_i_20__0_n_0 ;
  wire \result[31]_i_21_n_0 ;
  wire \result[31]_i_22__0_n_0 ;
  wire \result[31]_i_23__0_n_0 ;
  wire \result[31]_i_24__0_n_0 ;
  wire \result[31]_i_25__0_n_0 ;
  wire \result[31]_i_26__0_n_0 ;
  wire \result[31]_i_27__0_n_0 ;
  wire \result[31]_i_29__0_n_0 ;
  wire \result[31]_i_2__1_n_0 ;
  wire \result[31]_i_30_n_0 ;
  wire \result[31]_i_31__0_n_0 ;
  wire \result[31]_i_32__0_n_0 ;
  wire \result[31]_i_33__0_n_0 ;
  wire \result[31]_i_34_n_0 ;
  wire \result[31]_i_35_n_0 ;
  wire \result[31]_i_36_n_0 ;
  wire \result[31]_i_37_n_0 ;
  wire \result[31]_i_38_n_0 ;
  wire \result[31]_i_39__0_n_0 ;
  wire \result[31]_i_3__1_n_0 ;
  wire \result[31]_i_40__0_n_0 ;
  wire \result[31]_i_41__0_n_0 ;
  wire \result[31]_i_42__0_n_0 ;
  wire \result[31]_i_43__0_n_0 ;
  wire \result[31]_i_44__0_n_0 ;
  wire \result[31]_i_45__0_n_0 ;
  wire \result[31]_i_48_n_0 ;
  wire \result[31]_i_49_n_0 ;
  wire \result[31]_i_4__1_n_0 ;
  wire \result[31]_i_50_n_0 ;
  wire \result[31]_i_51__0_n_0 ;
  wire \result[31]_i_52__0_n_0 ;
  wire \result[31]_i_53__0_n_0 ;
  wire \result[31]_i_54__0_n_0 ;
  wire \result[31]_i_55__0_n_0 ;
  wire \result[31]_i_5__0_n_0 ;
  wire \result[31]_i_7__1_n_0 ;
  wire \result[31]_i_8__1_n_0 ;
  wire \result[31]_i_9__1_n_0 ;
  wire \result[3]_i_11__0_n_0 ;
  wire \result[3]_i_12__0_n_0 ;
  wire \result[3]_i_13__0_n_0 ;
  wire \result[3]_i_14__0_n_0 ;
  wire \result[3]_i_15__0_n_0 ;
  wire \result[3]_i_16__0_n_0 ;
  wire \result[3]_i_17__0_n_0 ;
  wire \result[3]_i_18__0_n_0 ;
  wire \result[3]_i_19__0_n_0 ;
  wire \result[3]_i_1__0_n_0 ;
  wire \result[3]_i_20_n_0 ;
  wire \result[3]_i_22__0_n_0 ;
  wire \result[3]_i_23__0_n_0 ;
  wire \result[3]_i_24__0_n_0 ;
  wire \result[3]_i_25__0_n_0 ;
  wire \result[3]_i_29_n_0 ;
  wire \result[3]_i_2__1_n_0 ;
  wire \result[3]_i_30__0_n_0 ;
  wire \result[3]_i_31_n_0 ;
  wire \result[3]_i_32_n_0 ;
  wire \result[3]_i_33_n_0 ;
  wire \result[3]_i_34_n_0 ;
  wire \result[3]_i_35_n_0 ;
  wire \result[3]_i_36_n_0 ;
  wire \result[3]_i_37_n_0 ;
  wire \result[3]_i_38_n_0 ;
  wire \result[3]_i_39_n_0 ;
  wire \result[3]_i_3__0_n_0 ;
  wire \result[3]_i_40_n_0 ;
  wire \result[3]_i_41_n_0 ;
  wire \result[3]_i_43_n_0 ;
  wire \result[3]_i_44_n_0 ;
  wire \result[3]_i_45_n_0 ;
  wire \result[3]_i_46_n_0 ;
  wire \result[3]_i_47_n_0 ;
  wire \result[3]_i_48_n_0 ;
  wire \result[3]_i_49_n_0 ;
  wire \result[3]_i_4__0_n_0 ;
  wire \result[3]_i_50_n_0 ;
  wire \result[3]_i_51_n_0 ;
  wire \result[3]_i_52_n_0 ;
  wire \result[3]_i_5__0_n_0 ;
  wire \result[3]_i_7_n_0 ;
  wire \result[3]_i_8__0_n_0 ;
  wire \result[3]_i_9__0_n_0 ;
  wire \result[4]_i_11__0_n_0 ;
  wire \result[4]_i_13_n_0 ;
  wire \result[4]_i_14_n_0 ;
  wire \result[4]_i_15_n_0 ;
  wire \result[4]_i_16_n_0 ;
  wire \result[4]_i_17_n_0 ;
  wire \result[4]_i_1__0_n_0 ;
  wire \result[4]_i_22_n_0 ;
  wire \result[4]_i_27_n_0 ;
  wire \result[4]_i_28_n_0 ;
  wire \result[4]_i_29_n_0 ;
  wire \result[4]_i_2__1_n_0 ;
  wire \result[4]_i_3__0_n_0 ;
  wire \result[4]_i_4__0_n_0 ;
  wire \result[4]_i_5__0_n_0 ;
  wire \result[4]_i_6__0_n_0 ;
  wire \result[4]_i_7__0_n_0 ;
  wire \result[4]_i_8__0_n_0 ;
  wire \result[4]_i_9_n_0 ;
  wire \result[5]_i_10__0_n_0 ;
  wire \result[5]_i_11__0_n_0 ;
  wire \result[5]_i_12__0_n_0 ;
  wire \result[5]_i_13_n_0 ;
  wire \result[5]_i_14_n_0 ;
  wire \result[5]_i_15_n_0 ;
  wire \result[5]_i_16_n_0 ;
  wire \result[5]_i_17_n_0 ;
  wire \result[5]_i_18_n_0 ;
  wire \result[5]_i_1__0_n_0 ;
  wire \result[5]_i_2__0_n_0 ;
  wire \result[5]_i_3__1_n_0 ;
  wire \result[5]_i_4__0_n_0 ;
  wire \result[5]_i_5__0_n_0 ;
  wire \result[5]_i_6__0_n_0 ;
  wire \result[5]_i_7__0_n_0 ;
  wire \result[5]_i_8_n_0 ;
  wire \result[5]_i_9__0_n_0 ;
  wire \result[6]_i_10__0_n_0 ;
  wire \result[6]_i_11__0_n_0 ;
  wire \result[6]_i_12__0_n_0 ;
  wire \result[6]_i_13_n_0 ;
  wire \result[6]_i_14_n_0 ;
  wire \result[6]_i_15_n_0 ;
  wire \result[6]_i_16_n_0 ;
  wire \result[6]_i_17_n_0 ;
  wire \result[6]_i_18_n_0 ;
  wire \result[6]_i_1__0_n_0 ;
  wire \result[6]_i_2__0_n_0 ;
  wire \result[6]_i_3__1_n_0 ;
  wire \result[6]_i_4__1_n_0 ;
  wire \result[6]_i_5__0_n_0 ;
  wire \result[6]_i_6__0_n_0 ;
  wire \result[6]_i_7__0_n_0 ;
  wire \result[6]_i_8__0_n_0 ;
  wire \result[6]_i_9__0_n_0 ;
  wire \result[7]_i_10__1_n_0 ;
  wire \result[7]_i_11__1_n_0 ;
  wire \result[7]_i_12__0_n_0 ;
  wire \result[7]_i_13__1_n_0 ;
  wire \result[7]_i_14__1_n_0 ;
  wire \result[7]_i_15__1_n_0 ;
  wire \result[7]_i_16__1_n_0 ;
  wire \result[7]_i_18__1_n_0 ;
  wire \result[7]_i_19__1_n_0 ;
  wire \result[7]_i_1__1_n_0 ;
  wire \result[7]_i_20__1_n_0 ;
  wire \result[7]_i_21__0_n_0 ;
  wire \result[7]_i_22__0_n_0 ;
  wire \result[7]_i_23_n_0 ;
  wire \result[7]_i_25_n_0 ;
  wire \result[7]_i_26__0_n_0 ;
  wire \result[7]_i_27__0_n_0 ;
  wire \result[7]_i_28__0_n_0 ;
  wire \result[7]_i_29__0_n_0 ;
  wire \result[7]_i_2_n_0 ;
  wire \result[7]_i_30_n_0 ;
  wire \result[7]_i_31__0_n_0 ;
  wire \result[7]_i_32__0_n_0 ;
  wire \result[7]_i_33__0_n_0 ;
  wire \result[7]_i_34__0_n_0 ;
  wire \result[7]_i_35__0_n_0 ;
  wire \result[7]_i_36__0_n_0 ;
  wire \result[7]_i_37__0_n_0 ;
  wire \result[7]_i_38__0_n_0 ;
  wire \result[7]_i_39__0_n_0 ;
  wire \result[7]_i_3__1_n_0 ;
  wire \result[7]_i_40_n_0 ;
  wire \result[7]_i_4__0_n_0 ;
  wire \result[7]_i_5__1_n_0 ;
  wire \result[7]_i_7__1_n_0 ;
  wire \result[7]_i_8__0_n_0 ;
  wire \result[7]_i_9__1_n_0 ;
  wire \result[8]_i_10__0_n_0 ;
  wire \result[8]_i_11_n_0 ;
  wire \result[8]_i_12__0_n_0 ;
  wire \result[8]_i_13__0_n_0 ;
  wire \result[8]_i_14_n_0 ;
  wire \result[8]_i_15__0_n_0 ;
  wire \result[8]_i_16__0_n_0 ;
  wire \result[8]_i_17_n_0 ;
  wire \result[8]_i_18__0_n_0 ;
  wire \result[8]_i_19__0_n_0 ;
  wire \result[8]_i_1__1_n_0 ;
  wire \result[8]_i_20_n_0 ;
  wire \result[8]_i_21_n_0 ;
  wire \result[8]_i_22_n_0 ;
  wire \result[8]_i_23_n_0 ;
  wire \result[8]_i_24_n_0 ;
  wire \result[8]_i_25__0_n_0 ;
  wire \result[8]_i_26__0_n_0 ;
  wire \result[8]_i_2_n_0 ;
  wire \result[8]_i_3__1_n_0 ;
  wire \result[8]_i_4__0_n_0 ;
  wire \result[8]_i_5__0_n_0 ;
  wire \result[8]_i_6__0_n_0 ;
  wire \result[8]_i_7__0_n_0 ;
  wire \result[8]_i_8__1_n_0 ;
  wire \result[8]_i_9_n_0 ;
  wire \result[9]_i_10_n_0 ;
  wire \result[9]_i_11_n_0 ;
  wire \result[9]_i_12_n_0 ;
  wire \result[9]_i_13_n_0 ;
  wire \result[9]_i_14_n_0 ;
  wire \result[9]_i_15_n_0 ;
  wire \result[9]_i_16_n_0 ;
  wire \result[9]_i_17_n_0 ;
  wire \result[9]_i_18_n_0 ;
  wire \result[9]_i_19_n_0 ;
  wire \result[9]_i_1_n_0 ;
  wire \result[9]_i_20_n_0 ;
  wire \result[9]_i_21_n_0 ;
  wire \result[9]_i_22_n_0 ;
  wire \result[9]_i_23_n_0 ;
  wire \result[9]_i_24_n_0 ;
  wire \result[9]_i_2__1_n_0 ;
  wire \result[9]_i_3__1_n_0 ;
  wire \result[9]_i_4__0_n_0 ;
  wire \result[9]_i_5__0_n_0 ;
  wire \result[9]_i_6_n_0 ;
  wire \result[9]_i_7__0_n_0 ;
  wire \result[9]_i_8__0_n_0 ;
  wire \result[9]_i_9__0_n_0 ;
  wire \result_reg[0]_i_100_n_0 ;
  wire \result_reg[0]_i_118_n_0 ;
  wire \result_reg[0]_i_19_n_0 ;
  wire \result_reg[0]_i_31_n_0 ;
  wire \result_reg[0]_i_35__0_n_0 ;
  wire \result_reg[0]_i_42_n_0 ;
  wire \result_reg[0]_i_58_n_0 ;
  wire \result_reg[0]_i_65_n_0 ;
  wire \result_reg[0]_i_70_n_0 ;
  wire \result_reg[0]_i_76_n_0 ;
  wire \result_reg[12]_i_11_n_0 ;
  wire \result_reg[12]_i_11_n_4 ;
  wire \result_reg[12]_i_11_n_5 ;
  wire \result_reg[12]_i_11_n_6 ;
  wire \result_reg[12]_i_11_n_7 ;
  wire \result_reg[12]_i_6_n_0 ;
  wire \result_reg[12]_i_6_n_4 ;
  wire \result_reg[12]_i_6_n_5 ;
  wire \result_reg[12]_i_6_n_6 ;
  wire \result_reg[12]_i_6_n_7 ;
  wire \result_reg[14]_i_13_n_0 ;
  wire \result_reg[14]_i_13_n_5 ;
  wire \result_reg[14]_i_13_n_6 ;
  wire \result_reg[14]_i_13_n_7 ;
  wire \result_reg[14]_i_14_n_0 ;
  wire \result_reg[14]_i_14_n_4 ;
  wire \result_reg[14]_i_14_n_5 ;
  wire \result_reg[14]_i_14_n_6 ;
  wire \result_reg[14]_i_14_n_7 ;
  wire \result_reg[14]_i_22_n_0 ;
  wire \result_reg[14]_i_22_n_4 ;
  wire \result_reg[14]_i_22_n_5 ;
  wire \result_reg[14]_i_22_n_6 ;
  wire \result_reg[14]_i_22_n_7 ;
  wire \result_reg[14]_i_26_n_0 ;
  wire \result_reg[14]_i_26_n_4 ;
  wire \result_reg[14]_i_26_n_5 ;
  wire \result_reg[14]_i_26_n_6 ;
  wire \result_reg[14]_i_26_n_7 ;
  wire \result_reg[14]_i_36_n_0 ;
  wire \result_reg[14]_i_36_n_4 ;
  wire \result_reg[14]_i_36_n_5 ;
  wire \result_reg[14]_i_36_n_6 ;
  wire \result_reg[14]_i_36_n_7 ;
  wire \result_reg[14]_i_3_n_0 ;
  wire \result_reg[14]_i_3_n_4 ;
  wire \result_reg[14]_i_3_n_5 ;
  wire \result_reg[14]_i_3_n_6 ;
  wire \result_reg[14]_i_3_n_7 ;
  wire \result_reg[14]_i_7_n_0 ;
  wire \result_reg[14]_i_7_n_4 ;
  wire \result_reg[14]_i_7_n_5 ;
  wire \result_reg[14]_i_7_n_6 ;
  wire \result_reg[14]_i_7_n_7 ;
  wire \result_reg[15]_i_11_n_0 ;
  wire \result_reg[15]_i_11_n_4 ;
  wire \result_reg[15]_i_11_n_5 ;
  wire \result_reg[15]_i_11_n_6 ;
  wire \result_reg[15]_i_11_n_7 ;
  wire \result_reg[15]_i_5__0_n_0 ;
  wire \result_reg[15]_i_5__0_n_4 ;
  wire \result_reg[15]_i_5__0_n_5 ;
  wire \result_reg[15]_i_5__0_n_6 ;
  wire \result_reg[15]_i_5__0_n_7 ;
  wire \result_reg[16]_i_19_n_0 ;
  wire \result_reg[16]_i_19_n_4 ;
  wire \result_reg[16]_i_19_n_5 ;
  wire \result_reg[16]_i_19_n_6 ;
  wire \result_reg[16]_i_19_n_7 ;
  wire \result_reg[19]_i_19_n_0 ;
  wire \result_reg[19]_i_19_n_4 ;
  wire \result_reg[19]_i_19_n_5 ;
  wire \result_reg[19]_i_19_n_6 ;
  wire \result_reg[19]_i_19_n_7 ;
  wire \result_reg[19]_i_20_n_0 ;
  wire \result_reg[19]_i_20_n_4 ;
  wire \result_reg[19]_i_20_n_5 ;
  wire \result_reg[19]_i_20_n_6 ;
  wire \result_reg[19]_i_20_n_7 ;
  wire \result_reg[19]_i_3_n_0 ;
  wire \result_reg[19]_i_3_n_4 ;
  wire \result_reg[19]_i_3_n_5 ;
  wire \result_reg[19]_i_3_n_6 ;
  wire \result_reg[19]_i_3_n_7 ;
  wire \result_reg[23]_i_20_n_0 ;
  wire \result_reg[23]_i_20_n_4 ;
  wire \result_reg[23]_i_20_n_5 ;
  wire \result_reg[23]_i_20_n_6 ;
  wire \result_reg[23]_i_20_n_7 ;
  wire \result_reg[23]_i_21_n_0 ;
  wire \result_reg[23]_i_21_n_4 ;
  wire \result_reg[23]_i_21_n_5 ;
  wire \result_reg[23]_i_21_n_6 ;
  wire \result_reg[23]_i_21_n_7 ;
  wire \result_reg[23]_i_3_n_0 ;
  wire \result_reg[23]_i_3_n_4 ;
  wire \result_reg[23]_i_3_n_5 ;
  wire \result_reg[23]_i_3_n_6 ;
  wire \result_reg[23]_i_3_n_7 ;
  wire \result_reg[23]_i_44_n_0 ;
  wire \result_reg[23]_i_44_n_4 ;
  wire \result_reg[23]_i_44_n_5 ;
  wire \result_reg[23]_i_44_n_6 ;
  wire \result_reg[23]_i_44_n_7 ;
  wire \result_reg[26]_i_21_n_0 ;
  wire \result_reg[26]_i_21_n_4 ;
  wire \result_reg[26]_i_21_n_5 ;
  wire \result_reg[26]_i_21_n_6 ;
  wire \result_reg[26]_i_21_n_7 ;
  wire \result_reg[26]_i_3_n_0 ;
  wire \result_reg[26]_i_3_n_4 ;
  wire \result_reg[26]_i_3_n_5 ;
  wire \result_reg[26]_i_3_n_6 ;
  wire \result_reg[26]_i_3_n_7 ;
  wire \result_reg[30]_i_11_n_0 ;
  wire \result_reg[30]_i_11_n_4 ;
  wire \result_reg[30]_i_11_n_5 ;
  wire \result_reg[30]_i_11_n_6 ;
  wire \result_reg[30]_i_11_n_7 ;
  wire \result_reg[30]_i_18_n_0 ;
  wire \result_reg[30]_i_18_n_4 ;
  wire \result_reg[30]_i_18_n_5 ;
  wire \result_reg[30]_i_18_n_6 ;
  wire \result_reg[30]_i_18_n_7 ;
  wire [31:0]\result_reg[31]_0 ;
  wire [31:0]\result_reg[31]_1 ;
  wire \result_reg[31]_i_28_n_0 ;
  wire \result_reg[31]_i_28_n_4 ;
  wire \result_reg[31]_i_28_n_5 ;
  wire \result_reg[31]_i_28_n_6 ;
  wire \result_reg[31]_i_28_n_7 ;
  wire \result_reg[31]_i_46_n_4 ;
  wire \result_reg[31]_i_46_n_5 ;
  wire \result_reg[31]_i_46_n_6 ;
  wire \result_reg[31]_i_46_n_7 ;
  wire \result_reg[31]_i_47_n_0 ;
  wire \result_reg[31]_i_47_n_4 ;
  wire \result_reg[31]_i_47_n_5 ;
  wire \result_reg[31]_i_47_n_6 ;
  wire \result_reg[31]_i_47_n_7 ;
  wire \result_reg[31]_i_6_n_0 ;
  wire \result_reg[31]_i_6_n_4 ;
  wire \result_reg[31]_i_6_n_5 ;
  wire \result_reg[31]_i_6_n_6 ;
  wire \result_reg[31]_i_6_n_7 ;
  wire \result_reg[3]_i_10_n_0 ;
  wire \result_reg[3]_i_10_n_4 ;
  wire \result_reg[3]_i_10_n_5 ;
  wire \result_reg[3]_i_10_n_6 ;
  wire \result_reg[3]_i_10_n_7 ;
  wire \result_reg[3]_i_21_n_0 ;
  wire \result_reg[3]_i_21_n_4 ;
  wire \result_reg[3]_i_21_n_5 ;
  wire \result_reg[3]_i_21_n_6 ;
  wire \result_reg[3]_i_21_n_7 ;
  wire \result_reg[3]_i_42_n_0 ;
  wire \result_reg[3]_i_42_n_4 ;
  wire \result_reg[3]_i_42_n_5 ;
  wire \result_reg[3]_i_42_n_6 ;
  wire \result_reg[3]_i_42_n_7 ;
  wire \result_reg[3]_i_6_n_0 ;
  wire \result_reg[3]_i_6_n_4 ;
  wire \result_reg[3]_i_6_n_5 ;
  wire \result_reg[3]_i_6_n_6 ;
  wire \result_reg[3]_i_6_n_7 ;
  wire \result_reg[4]_i_10_n_0 ;
  wire \result_reg[4]_i_10_n_4 ;
  wire \result_reg[4]_i_10_n_5 ;
  wire \result_reg[4]_i_10_n_6 ;
  wire \result_reg[4]_i_10_n_7 ;
  wire \result_reg[4]_i_12_n_0 ;
  wire \result_reg[4]_i_12_n_4 ;
  wire \result_reg[4]_i_12_n_5 ;
  wire \result_reg[4]_i_12_n_6 ;
  wire \result_reg[4]_i_12_n_7 ;
  wire \result_reg[7]_i_17_n_0 ;
  wire \result_reg[7]_i_17_n_4 ;
  wire \result_reg[7]_i_17_n_5 ;
  wire \result_reg[7]_i_17_n_6 ;
  wire \result_reg[7]_i_17_n_7 ;
  wire \result_reg[7]_i_24_n_0 ;
  wire \result_reg[7]_i_24_n_4 ;
  wire \result_reg[7]_i_24_n_5 ;
  wire \result_reg[7]_i_24_n_6 ;
  wire \result_reg[7]_i_24_n_7 ;
  wire \result_reg[7]_i_6_n_0 ;
  wire \result_reg[7]_i_6_n_4 ;
  wire \result_reg[7]_i_6_n_5 ;
  wire \result_reg[7]_i_6_n_6 ;
  wire \result_reg[7]_i_6_n_7 ;
  wire \s_input_eth_rx_ack[0]_i_1_n_0 ;
  wire \s_input_eth_rx_ack[0]_i_2_n_0 ;
  wire \s_input_in2_ack_reg[0] ;
  wire \s_input_in2_ack_reg[0]_0 ;
  wire \s_input_socket_ack[0]_i_1__0_n_0 ;
  wire \s_input_socket_ack[0]_i_2__0_n_0 ;
  wire \s_input_socket_ack_reg[0]_0 ;
  wire \s_output_eth_tx[15]_i_2_n_0 ;
  wire \s_output_eth_tx[15]_i_3_n_0 ;
  wire \s_output_eth_tx[15]_i_4_n_0 ;
  wire \s_output_eth_tx[15]_i_5_n_0 ;
  wire \s_output_eth_tx[15]_i_6_n_0 ;
  wire \s_output_eth_tx[15]_i_7_n_0 ;
  wire [0:0]\s_output_rs232_tx_reg[0]_0 ;
  wire [0:0]\s_output_socket_reg[0]_0 ;
  wire [31:0]\s_output_socket_reg[31]_0 ;
  wire [15:0]sel;
  wire [2:0]state;
  wire \state[0]_i_1__1_n_0 ;
  wire \state[0]_i_2__1_n_0 ;
  wire \state[1]_i_1__1_n_0 ;
  wire \state[1]_i_2__0_n_0 ;
  wire \state[2]_i_1__1_n_0 ;
  wire \state[2]_i_2__1_n_0 ;
  wire \state[2]_i_3__1_n_0 ;
  wire \state[2]_i_4__1_n_0 ;
  wire \state[2]_i_5__1_n_0 ;
  wire \state[2]_i_6__1_n_0 ;
  wire \state[2]_i_7__0_n_0 ;
  wire \state[2]_i_8__0_n_0 ;
  wire \state[2]_i_9__0_n_0 ;
  wire [31:0]store_data;
  wire [31:0]timer;
  wire [31:1]timer0;
  wire \timer[12]_i_3_n_0 ;
  wire \timer[12]_i_4_n_0 ;
  wire \timer[12]_i_5_n_0 ;
  wire \timer[12]_i_6_n_0 ;
  wire \timer[16]_i_3_n_0 ;
  wire \timer[16]_i_4_n_0 ;
  wire \timer[16]_i_5_n_0 ;
  wire \timer[16]_i_6_n_0 ;
  wire \timer[20]_i_3_n_0 ;
  wire \timer[20]_i_4_n_0 ;
  wire \timer[20]_i_5_n_0 ;
  wire \timer[20]_i_6_n_0 ;
  wire \timer[24]_i_3_n_0 ;
  wire \timer[24]_i_4_n_0 ;
  wire \timer[24]_i_5_n_0 ;
  wire \timer[24]_i_6_n_0 ;
  wire \timer[28]_i_3_n_0 ;
  wire \timer[28]_i_4_n_0 ;
  wire \timer[28]_i_5_n_0 ;
  wire \timer[28]_i_6_n_0 ;
  wire \timer[31]_i_10_n_0 ;
  wire \timer[31]_i_11_n_0 ;
  wire \timer[31]_i_12_n_0 ;
  wire \timer[31]_i_13_n_0 ;
  wire \timer[31]_i_14_n_0 ;
  wire \timer[31]_i_1_n_0 ;
  wire \timer[31]_i_3_n_0 ;
  wire \timer[31]_i_4_n_0 ;
  wire \timer[31]_i_6_n_0 ;
  wire \timer[31]_i_7_n_0 ;
  wire \timer[31]_i_8_n_0 ;
  wire \timer[31]_i_9_n_0 ;
  wire \timer[4]_i_3_n_0 ;
  wire \timer[4]_i_4_n_0 ;
  wire \timer[4]_i_5_n_0 ;
  wire \timer[4]_i_6_n_0 ;
  wire \timer[8]_i_3_n_0 ;
  wire \timer[8]_i_4_n_0 ;
  wire \timer[8]_i_5_n_0 ;
  wire \timer[8]_i_6_n_0 ;
  wire \timer_reg[0]_0 ;
  wire \timer_reg[12]_i_2_n_0 ;
  wire \timer_reg[16]_i_2_n_0 ;
  wire \timer_reg[20]_i_2_n_0 ;
  wire \timer_reg[24]_i_2_n_0 ;
  wire \timer_reg[28]_i_2_n_0 ;
  wire \timer_reg[4]_i_2_n_0 ;
  wire \timer_reg[8]_i_2_n_0 ;
  wire wire_139862652897760_ack;
  wire wire_139862652897760_stb;
  wire wire_139862652898552_stb;
  wire wire_139862652899272_ack;
  wire wire_139862652899272_stb;
  wire write_enable;
  wire [31:0]write_output;
  wire \write_output[0]_i_1__0_n_0 ;
  wire \write_output[10]_i_1__0_n_0 ;
  wire \write_output[11]_i_1__0_n_0 ;
  wire \write_output[12]_i_1__0_n_0 ;
  wire \write_output[13]_i_1__0_n_0 ;
  wire \write_output[14]_i_1__0_n_0 ;
  wire \write_output[15]_i_1__0_n_0 ;
  wire \write_output[16]_i_1__0_n_0 ;
  wire \write_output[17]_i_1__0_n_0 ;
  wire \write_output[18]_i_1__0_n_0 ;
  wire \write_output[19]_i_1__0_n_0 ;
  wire \write_output[1]_i_1__0_n_0 ;
  wire \write_output[20]_i_1__0_n_0 ;
  wire \write_output[21]_i_1__0_n_0 ;
  wire \write_output[22]_i_1__0_n_0 ;
  wire \write_output[23]_i_1__0_n_0 ;
  wire \write_output[24]_i_1__0_n_0 ;
  wire \write_output[25]_i_1__0_n_0 ;
  wire \write_output[26]_i_1__0_n_0 ;
  wire \write_output[27]_i_1__0_n_0 ;
  wire \write_output[28]_i_1__0_n_0 ;
  wire \write_output[29]_i_1__0_n_0 ;
  wire \write_output[2]_i_1__0_n_0 ;
  wire \write_output[30]_i_1__0_n_0 ;
  wire \write_output[31]_i_1__1_n_0 ;
  wire \write_output[31]_i_4__0_n_0 ;
  wire \write_output[3]_i_1__0_n_0 ;
  wire \write_output[4]_i_1__0_n_0 ;
  wire \write_output[5]_i_1__0_n_0 ;
  wire \write_output[6]_i_1__0_n_0 ;
  wire \write_output[7]_i_1__0_n_0 ;
  wire \write_output[8]_i_1__0_n_0 ;
  wire \write_output[9]_i_1__0_n_0 ;
  wire [31:0]write_value;
  wire \write_value[31]_i_2__0_n_0 ;
  wire \write_value[31]_i_3__0_n_0 ;
  wire [3:0]\NLW_carry_reg[0]_i_16_CO_UNCONNECTED ;
  wire [3:1]\NLW_carry_reg[0]_i_16_O_UNCONNECTED ;
  wire [2:0]\NLW_carry_reg[0]_i_17_CO_UNCONNECTED ;
  wire [3:0]\NLW_carry_reg[0]_i_18_CO_UNCONNECTED ;
  wire [3:3]\NLW_carry_reg[0]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_carry_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_carry_reg[0]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_carry_reg[0]_i_23_CO_UNCONNECTED ;
  wire [2:0]\NLW_carry_reg[0]_i_25_CO_UNCONNECTED ;
  wire [2:0]\NLW_carry_reg[0]_i_26_CO_UNCONNECTED ;
  wire [2:0]\NLW_carry_reg[0]_i_27_CO_UNCONNECTED ;
  wire [2:0]\NLW_carry_reg[0]_i_28_CO_UNCONNECTED ;
  wire [2:0]\NLW_carry_reg[0]_i_29_CO_UNCONNECTED ;
  wire [3:1]\NLW_carry_reg[0]_i_8_CO_UNCONNECTED ;
  wire [3:0]\NLW_carry_reg[0]_i_8_O_UNCONNECTED ;
  wire NLW_memory_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_REGCEAREGCE_UNCONNECTED;
  wire NLW_memory_reg_0_REGCEB_UNCONNECTED;
  wire NLW_memory_reg_0_SBITERR_UNCONNECTED;
  wire [31:4]NLW_memory_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_1_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_1_REGCEAREGCE_UNCONNECTED;
  wire NLW_memory_reg_1_REGCEB_UNCONNECTED;
  wire NLW_memory_reg_1_SBITERR_UNCONNECTED;
  wire [31:4]NLW_memory_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_memory_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_2_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_2_REGCEAREGCE_UNCONNECTED;
  wire NLW_memory_reg_2_REGCEB_UNCONNECTED;
  wire NLW_memory_reg_2_SBITERR_UNCONNECTED;
  wire [31:4]NLW_memory_reg_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_memory_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_2_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_3_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_3_REGCEAREGCE_UNCONNECTED;
  wire NLW_memory_reg_3_REGCEB_UNCONNECTED;
  wire NLW_memory_reg_3_SBITERR_UNCONNECTED;
  wire [31:4]NLW_memory_reg_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_memory_reg_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_3_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_4_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_4_REGCEAREGCE_UNCONNECTED;
  wire NLW_memory_reg_4_REGCEB_UNCONNECTED;
  wire NLW_memory_reg_4_SBITERR_UNCONNECTED;
  wire [31:4]NLW_memory_reg_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_memory_reg_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_4_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_5_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_5_REGCEAREGCE_UNCONNECTED;
  wire NLW_memory_reg_5_REGCEB_UNCONNECTED;
  wire NLW_memory_reg_5_SBITERR_UNCONNECTED;
  wire [31:4]NLW_memory_reg_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_memory_reg_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_5_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_6_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_6_REGCEAREGCE_UNCONNECTED;
  wire NLW_memory_reg_6_REGCEB_UNCONNECTED;
  wire NLW_memory_reg_6_SBITERR_UNCONNECTED;
  wire [31:4]NLW_memory_reg_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_memory_reg_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_6_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_7_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_7_REGCEAREGCE_UNCONNECTED;
  wire NLW_memory_reg_7_REGCEB_UNCONNECTED;
  wire NLW_memory_reg_7_SBITERR_UNCONNECTED;
  wire [31:4]NLW_memory_reg_7_DOADO_UNCONNECTED;
  wire [31:0]NLW_memory_reg_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_7_RDADDRECC_UNCONNECTED;
  wire [2:0]\NLW_program_counter_reg[12]_i_2__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_program_counter_reg[15]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_program_counter_reg[15]_i_5_O_UNCONNECTED ;
  wire [2:0]\NLW_program_counter_reg[4]_i_2__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_program_counter_reg[8]_i_2__0_CO_UNCONNECTED ;
  wire NLW_program_counter_reg_rep_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_program_counter_reg_rep_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_program_counter_reg_rep_0_DBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_0_REGCEB_UNCONNECTED;
  wire NLW_program_counter_reg_rep_0_SBITERR_UNCONNECTED;
  wire [31:4]NLW_program_counter_reg_rep_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_program_counter_reg_rep_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_program_counter_reg_rep_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_program_counter_reg_rep_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_program_counter_reg_rep_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_program_counter_reg_rep_0_RDADDRECC_UNCONNECTED;
  wire NLW_program_counter_reg_rep_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_program_counter_reg_rep_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_program_counter_reg_rep_1_DBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_1_REGCEB_UNCONNECTED;
  wire NLW_program_counter_reg_rep_1_SBITERR_UNCONNECTED;
  wire [31:4]NLW_program_counter_reg_rep_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_program_counter_reg_rep_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_program_counter_reg_rep_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_program_counter_reg_rep_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_program_counter_reg_rep_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_program_counter_reg_rep_1_RDADDRECC_UNCONNECTED;
  wire NLW_program_counter_reg_rep_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_program_counter_reg_rep_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_program_counter_reg_rep_2_DBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_2_REGCEB_UNCONNECTED;
  wire NLW_program_counter_reg_rep_2_SBITERR_UNCONNECTED;
  wire [31:4]NLW_program_counter_reg_rep_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_program_counter_reg_rep_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_program_counter_reg_rep_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_program_counter_reg_rep_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_program_counter_reg_rep_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_program_counter_reg_rep_2_RDADDRECC_UNCONNECTED;
  wire NLW_program_counter_reg_rep_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_program_counter_reg_rep_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_program_counter_reg_rep_3_DBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_3_REGCEB_UNCONNECTED;
  wire NLW_program_counter_reg_rep_3_SBITERR_UNCONNECTED;
  wire [31:4]NLW_program_counter_reg_rep_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_program_counter_reg_rep_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_program_counter_reg_rep_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_program_counter_reg_rep_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_program_counter_reg_rep_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_program_counter_reg_rep_3_RDADDRECC_UNCONNECTED;
  wire NLW_program_counter_reg_rep_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_program_counter_reg_rep_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_program_counter_reg_rep_4_DBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_4_REGCEB_UNCONNECTED;
  wire NLW_program_counter_reg_rep_4_SBITERR_UNCONNECTED;
  wire [31:4]NLW_program_counter_reg_rep_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_program_counter_reg_rep_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_program_counter_reg_rep_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_program_counter_reg_rep_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_program_counter_reg_rep_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_program_counter_reg_rep_4_RDADDRECC_UNCONNECTED;
  wire NLW_program_counter_reg_rep_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_program_counter_reg_rep_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_program_counter_reg_rep_5_DBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_5_REGCEB_UNCONNECTED;
  wire NLW_program_counter_reg_rep_5_SBITERR_UNCONNECTED;
  wire [31:4]NLW_program_counter_reg_rep_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_program_counter_reg_rep_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_program_counter_reg_rep_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_program_counter_reg_rep_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_program_counter_reg_rep_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_program_counter_reg_rep_5_RDADDRECC_UNCONNECTED;
  wire NLW_program_counter_reg_rep_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_program_counter_reg_rep_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_program_counter_reg_rep_6_DBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_6_REGCEB_UNCONNECTED;
  wire NLW_program_counter_reg_rep_6_SBITERR_UNCONNECTED;
  wire [31:4]NLW_program_counter_reg_rep_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_program_counter_reg_rep_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_program_counter_reg_rep_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_program_counter_reg_rep_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_program_counter_reg_rep_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_program_counter_reg_rep_6_RDADDRECC_UNCONNECTED;
  wire NLW_program_counter_reg_rep_7_REGCEB_UNCONNECTED;
  wire [15:1]NLW_program_counter_reg_rep_7_DOADO_UNCONNECTED;
  wire [15:0]NLW_program_counter_reg_rep_7_DOBDO_UNCONNECTED;
  wire [1:0]NLW_program_counter_reg_rep_7_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_program_counter_reg_rep_7_DOPBDOP_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_15_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_15_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_15_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_15_30_31_DOB_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_15_30_31_DOC_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_15_30_31_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_15_6_11_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_15_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_15_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_15_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_15_30_31_DOB_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_15_30_31_DOC_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_15_30_31_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_15_6_11_DOD_UNCONNECTED;
  wire [2:0]\NLW_result_reg[0]_i_10_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_10_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[0]_i_100_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_100_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[0]_i_118_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_118_O_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_13__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_13__0_O_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_14__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_14__1_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[0]_i_19_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_19_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[0]_i_31_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_31_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[0]_i_35__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_35__0_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[0]_i_39_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_39_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[0]_i_42_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_42_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[0]_i_58_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_58_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[0]_i_65_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_65_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[0]_i_70_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_70_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[0]_i_76_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_76_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[12]_i_11_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[12]_i_6_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[14]_i_13_CO_UNCONNECTED ;
  wire [3:3]\NLW_result_reg[14]_i_13_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[14]_i_14_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[14]_i_22_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[14]_i_26_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[14]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[14]_i_36_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[14]_i_7_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[15]_i_11_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[15]_i_5__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[16]_i_19_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[19]_i_19_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[19]_i_20_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[19]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[23]_i_20_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[23]_i_21_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[23]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[23]_i_44_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[26]_i_21_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[26]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[30]_i_11_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[30]_i_18_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[31]_i_28_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[31]_i_46_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[31]_i_47_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[31]_i_6_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[3]_i_10_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[3]_i_21_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[3]_i_42_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[3]_i_6_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[4]_i_10_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[4]_i_12_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[7]_i_17_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[7]_i_24_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[7]_i_6_CO_UNCONNECTED ;
  wire [2:0]\NLW_timer_reg[12]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_timer_reg[16]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_timer_reg[20]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_timer_reg[24]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_timer_reg[28]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_timer_reg[31]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_timer_reg[31]_i_5_O_UNCONNECTED ;
  wire [2:0]\NLW_timer_reg[4]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_timer_reg[8]_i_2_CO_UNCONNECTED ;

  FDRE \address_a_2_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(address_a[0]),
        .Q(address_a_2[0]),
        .R(1'b0));
  FDRE \address_a_2_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(address_a[1]),
        .Q(address_a_2[1]),
        .R(1'b0));
  FDRE \address_a_2_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(address_a[2]),
        .Q(address_a_2[2]),
        .R(1'b0));
  FDRE \address_a_2_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(address_a[3]),
        .Q(address_a_2[3]),
        .R(1'b0));
  FDRE \address_b_2_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_reg_rep_0_n_35),
        .Q(address_b_2[0]),
        .R(1'b0));
  FDRE \address_b_2_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_reg_rep_0_n_34),
        .Q(address_b_2[1]),
        .R(1'b0));
  FDRE \address_b_2_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_reg_rep_0_n_33),
        .Q(address_b_2[2]),
        .R(1'b0));
  FDRE \address_b_2_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_reg_rep_0_n_32),
        .Q(address_b_2[3]),
        .R(1'b0));
  FDRE \address_z_2_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(address_z[0]),
        .Q(address_z_2[0]),
        .R(1'b0));
  FDRE \address_z_2_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(address_z[1]),
        .Q(address_z_2[1]),
        .R(1'b0));
  FDRE \address_z_2_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(address_z[2]),
        .Q(address_z_2[2]),
        .R(1'b0));
  FDRE \address_z_2_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(address_z[3]),
        .Q(address_z_2[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    \address_z_3[3]_i_1__1 
       (.I0(state[2]),
        .I1(state[0]),
        .I2(state[1]),
        .O(\address_z_3[3]_i_1__1_n_0 ));
  FDRE \address_z_3_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\address_z_3[3]_i_1__1_n_0 ),
        .D(address_z_2[0]),
        .Q(address_z_3[0]),
        .R(INTERNAL_RST_reg));
  FDRE \address_z_3_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\address_z_3[3]_i_1__1_n_0 ),
        .D(address_z_2[1]),
        .Q(address_z_3[1]),
        .R(INTERNAL_RST_reg));
  FDRE \address_z_3_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\address_z_3[3]_i_1__1_n_0 ),
        .D(address_z_2[2]),
        .Q(address_z_3[2]),
        .R(INTERNAL_RST_reg));
  FDRE \address_z_3_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\address_z_3[3]_i_1__1_n_0 ),
        .D(address_z_2[3]),
        .Q(address_z_3[3]),
        .R(INTERNAL_RST_reg));
  LUT6 #(
    .INIT(64'hFF10FFFFFF100000)) 
    \carry[0]_i_1 
       (.I0(Q[0]),
        .I1(opcode_2[3]),
        .I2(\carry_reg[0]_i_2_n_7 ),
        .I3(\carry[0]_i_3_n_0 ),
        .I4(\carry[0]_i_4_n_0 ),
        .I5(\carry_reg_n_0_[0] ),
        .O(\carry[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5F503F3F5F503030)) 
    \carry[0]_i_10 
       (.I0(\carry_reg[0]_i_20_n_0 ),
        .I1(\carry_reg[0]_i_21_n_0 ),
        .I2(store_data[0]),
        .I3(\carry_reg[0]_i_22_n_0 ),
        .I4(carry1[1]),
        .I5(\carry_reg[0]_i_24_n_0 ),
        .O(\carry[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \carry[0]_i_11 
       (.I0(carry1[21]),
        .I1(carry1[14]),
        .I2(carry1[20]),
        .I3(carry1[18]),
        .O(\carry[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \carry[0]_i_12 
       (.I0(carry1[24]),
        .I1(carry1[9]),
        .I2(carry1[8]),
        .I3(carry1[19]),
        .O(\carry[0]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \carry[0]_i_13 
       (.I0(carry1[29]),
        .I1(carry1[25]),
        .I2(carry1[7]),
        .O(\carry[0]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \carry[0]_i_14 
       (.I0(carry1[26]),
        .I1(carry1[31]),
        .I2(\carry[0]_i_30_n_0 ),
        .O(\carry[0]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h77777774)) 
    \carry[0]_i_15 
       (.I0(\write_output[0]_i_1__0_n_0 ),
        .I1(\result[2]_i_9_n_0 ),
        .I2(\carry[0]_i_9_n_0 ),
        .I3(\carry[0]_i_31_n_0 ),
        .I4(\carry[0]_i_14_n_0 ),
        .O(\carry[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \carry[0]_i_19 
       (.I0(carry1[23]),
        .I1(carry1[28]),
        .I2(carry1[13]),
        .I3(carry1[11]),
        .I4(carry1[15]),
        .I5(carry1[16]),
        .O(\carry[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8B000000)) 
    \carry[0]_i_3 
       (.I0(\write_output[0]_i_1__0_n_0 ),
        .I1(\result[2]_i_9_n_0 ),
        .I2(\carry[0]_i_6_n_0 ),
        .I3(Q[1]),
        .I4(opcode_2[3]),
        .I5(\carry[0]_i_7_n_0 ),
        .O(\carry[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \carry[0]_i_30 
       (.I0(carry1[17]),
        .I1(carry1[22]),
        .I2(carry1[6]),
        .I3(carry1[5]),
        .I4(carry1[12]),
        .I5(carry1[10]),
        .O(\carry[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \carry[0]_i_31 
       (.I0(\carry[0]_i_11_n_0 ),
        .I1(carry1[29]),
        .I2(carry1[25]),
        .I3(carry1[7]),
        .I4(\carry[0]_i_73_n_0 ),
        .I5(\carry[0]_i_12_n_0 ),
        .O(\carry[0]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \carry[0]_i_32 
       (.I0(register_b[28]),
        .I1(operand_b1),
        .I2(result[28]),
        .O(\carry[0]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \carry[0]_i_33 
       (.I0(register_b[27]),
        .I1(operand_b1),
        .I2(result[27]),
        .O(\carry[0]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \carry[0]_i_34 
       (.I0(register_b[26]),
        .I1(operand_b1),
        .I2(result[26]),
        .O(\carry[0]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \carry[0]_i_35 
       (.I0(register_b[25]),
        .I1(operand_b1),
        .I2(result[25]),
        .O(\carry[0]_i_35_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \carry[0]_i_36 
       (.I0(register_b[31]),
        .I1(operand_b1),
        .I2(result[31]),
        .O(\carry[0]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \carry[0]_i_37 
       (.I0(register_b[30]),
        .I1(operand_b1),
        .I2(result[30]),
        .O(\carry[0]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \carry[0]_i_38 
       (.I0(register_b[29]),
        .I1(operand_b1),
        .I2(result[29]),
        .O(\carry[0]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \carry[0]_i_39 
       (.I0(\write_output[27]_i_1__0_n_0 ),
        .I1(\write_output[11]_i_1__0_n_0 ),
        .I2(carry1[3]),
        .I3(\write_output[19]_i_1__0_n_0 ),
        .I4(carry1[4]),
        .I5(\write_output[3]_i_1__0_n_0 ),
        .O(\carry[0]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h0460900800000000)) 
    \carry[0]_i_4 
       (.I0(Q[0]),
        .I1(opcode_2[4]),
        .I2(opcode_2[0]),
        .I3(opcode_2[3]),
        .I4(Q[1]),
        .I5(\address_z_3[3]_i_1__1_n_0 ),
        .O(\carry[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \carry[0]_i_40 
       (.I0(p_1_in),
        .I1(\write_output[15]_i_1__0_n_0 ),
        .I2(carry1[3]),
        .I3(\write_output[23]_i_1__0_n_0 ),
        .I4(carry1[4]),
        .I5(\write_output[7]_i_1__0_n_0 ),
        .O(\carry[0]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \carry[0]_i_41 
       (.I0(\write_output[25]_i_1__0_n_0 ),
        .I1(\write_output[9]_i_1__0_n_0 ),
        .I2(carry1[3]),
        .I3(\write_output[17]_i_1__0_n_0 ),
        .I4(carry1[4]),
        .I5(\write_output[1]_i_1__0_n_0 ),
        .O(\carry[0]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \carry[0]_i_42 
       (.I0(\write_output[29]_i_1__0_n_0 ),
        .I1(\write_output[13]_i_1__0_n_0 ),
        .I2(carry1[3]),
        .I3(\write_output[21]_i_1__0_n_0 ),
        .I4(carry1[4]),
        .I5(\write_output[5]_i_1__0_n_0 ),
        .O(\carry[0]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \carry[0]_i_43 
       (.I0(\write_output[26]_i_1__0_n_0 ),
        .I1(\write_output[10]_i_1__0_n_0 ),
        .I2(carry1[3]),
        .I3(\write_output[18]_i_1__0_n_0 ),
        .I4(carry1[4]),
        .I5(\write_output[2]_i_1__0_n_0 ),
        .O(\carry[0]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \carry[0]_i_44 
       (.I0(\write_output[30]_i_1__0_n_0 ),
        .I1(\write_output[14]_i_1__0_n_0 ),
        .I2(carry1[3]),
        .I3(\write_output[22]_i_1__0_n_0 ),
        .I4(carry1[4]),
        .I5(\write_output[6]_i_1__0_n_0 ),
        .O(\carry[0]_i_44_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \carry[0]_i_45 
       (.I0(store_data[0]),
        .O(\carry[0]_i_45_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \carry[0]_i_46 
       (.I0(store_data[4]),
        .O(\carry[0]_i_46_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \carry[0]_i_47 
       (.I0(store_data[3]),
        .O(\carry[0]_i_47_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \carry[0]_i_48 
       (.I0(store_data[2]),
        .O(\carry[0]_i_48_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \carry[0]_i_49 
       (.I0(store_data[1]),
        .O(\carry[0]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \carry[0]_i_50 
       (.I0(\write_output[24]_i_1__0_n_0 ),
        .I1(\write_output[8]_i_1__0_n_0 ),
        .I2(carry1[3]),
        .I3(\write_output[16]_i_1__0_n_0 ),
        .I4(carry1[4]),
        .I5(\write_output[0]_i_1__0_n_0 ),
        .O(\carry[0]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \carry[0]_i_51 
       (.I0(\write_output[28]_i_1__0_n_0 ),
        .I1(\write_output[12]_i_1__0_n_0 ),
        .I2(carry1[3]),
        .I3(\write_output[20]_i_1__0_n_0 ),
        .I4(carry1[4]),
        .I5(\write_output[4]_i_1__0_n_0 ),
        .O(\carry[0]_i_51_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \carry[0]_i_52 
       (.I0(register_b[24]),
        .I1(operand_b1),
        .I2(result[24]),
        .O(\carry[0]_i_52_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \carry[0]_i_53 
       (.I0(register_b[23]),
        .I1(operand_b1),
        .I2(result[23]),
        .O(\carry[0]_i_53_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \carry[0]_i_54 
       (.I0(register_b[22]),
        .I1(operand_b1),
        .I2(result[22]),
        .O(\carry[0]_i_54_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \carry[0]_i_55 
       (.I0(register_b[21]),
        .I1(operand_b1),
        .I2(result[21]),
        .O(\carry[0]_i_55_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \carry[0]_i_56 
       (.I0(register_b[16]),
        .I1(operand_b1),
        .I2(result[16]),
        .O(\carry[0]_i_56_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \carry[0]_i_57 
       (.I0(register_b[15]),
        .I1(operand_b1),
        .I2(result[15]),
        .O(\carry[0]_i_57_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \carry[0]_i_58 
       (.I0(register_b[14]),
        .I1(operand_b1),
        .I2(result[14]),
        .O(\carry[0]_i_58_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \carry[0]_i_59 
       (.I0(register_b[13]),
        .I1(operand_b1),
        .I2(result[13]),
        .O(\carry[0]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \carry[0]_i_6 
       (.I0(\carry[0]_i_9_n_0 ),
        .I1(\carry[0]_i_10_n_0 ),
        .I2(\carry[0]_i_11_n_0 ),
        .I3(\carry[0]_i_12_n_0 ),
        .I4(\carry[0]_i_13_n_0 ),
        .I5(\carry[0]_i_14_n_0 ),
        .O(\carry[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \carry[0]_i_60 
       (.I0(register_b[20]),
        .I1(operand_b1),
        .I2(result[20]),
        .O(\carry[0]_i_60_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \carry[0]_i_61 
       (.I0(register_b[19]),
        .I1(operand_b1),
        .I2(result[19]),
        .O(\carry[0]_i_61_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \carry[0]_i_62 
       (.I0(register_b[18]),
        .I1(operand_b1),
        .I2(result[18]),
        .O(\carry[0]_i_62_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \carry[0]_i_63 
       (.I0(register_b[17]),
        .I1(operand_b1),
        .I2(result[17]),
        .O(\carry[0]_i_63_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \carry[0]_i_64 
       (.I0(register_b[12]),
        .I1(operand_b1),
        .I2(result[12]),
        .O(\carry[0]_i_64_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \carry[0]_i_65 
       (.I0(register_b[11]),
        .I1(operand_b1),
        .I2(result[11]),
        .O(\carry[0]_i_65_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \carry[0]_i_66 
       (.I0(register_b[10]),
        .I1(operand_b1),
        .I2(result[10]),
        .O(\carry[0]_i_66_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \carry[0]_i_67 
       (.I0(register_b[9]),
        .I1(operand_b1),
        .I2(result[9]),
        .O(\carry[0]_i_67_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \carry[0]_i_68 
       (.I0(register_b[5]),
        .I1(operand_b1),
        .I2(result[5]),
        .O(\carry[0]_i_68_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \carry[0]_i_69 
       (.I0(register_b[8]),
        .I1(operand_b1),
        .I2(result[8]),
        .O(\carry[0]_i_69_n_0 ));
  LUT5 #(
    .INIT(32'hF5030503)) 
    \carry[0]_i_7 
       (.I0(\carry[0]_i_15_n_0 ),
        .I1(\carry_reg[0]_i_16_n_7 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\carry_reg[0]_i_8_n_3 ),
        .O(\carry[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \carry[0]_i_70 
       (.I0(register_b[7]),
        .I1(operand_b1),
        .I2(result[7]),
        .O(\carry[0]_i_70_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \carry[0]_i_71 
       (.I0(register_b[6]),
        .I1(operand_b1),
        .I2(result[6]),
        .O(\carry[0]_i_71_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \carry[0]_i_72 
       (.I0(result[5]),
        .I1(write_enable),
        .I2(\write_value[31]_i_2__0_n_0 ),
        .I3(\write_value[31]_i_3__0_n_0 ),
        .I4(register_b[5]),
        .O(\carry[0]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \carry[0]_i_73 
       (.I0(carry1[4]),
        .I1(carry1[2]),
        .I2(store_data[0]),
        .I3(\write_output[0]_i_1__0_n_0 ),
        .I4(carry1[3]),
        .I5(carry1[1]),
        .O(\carry[0]_i_73_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \carry[0]_i_9 
       (.I0(carry1[27]),
        .I1(carry1[30]),
        .I2(\carry[0]_i_19_n_0 ),
        .O(\carry[0]_i_9_n_0 ));
  FDRE \carry_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\carry[0]_i_1_n_0 ),
        .Q(\carry_reg_n_0_[0] ),
        .R(1'b0));
  CARRY4 \carry_reg[0]_i_16 
       (.CI(\result_reg[30]_i_11_n_0 ),
        .CO(\NLW_carry_reg[0]_i_16_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_carry_reg[0]_i_16_O_UNCONNECTED [3:1],\carry_reg[0]_i_16_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \carry_reg[0]_i_17 
       (.CI(\carry_reg[0]_i_25_n_0 ),
        .CO({\carry_reg[0]_i_17_n_0 ,\NLW_carry_reg[0]_i_17_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(carry1[28:25]),
        .S({\carry[0]_i_32_n_0 ,\carry[0]_i_33_n_0 ,\carry[0]_i_34_n_0 ,\carry[0]_i_35_n_0 }));
  CARRY4 \carry_reg[0]_i_18 
       (.CI(\carry_reg[0]_i_17_n_0 ),
        .CO(\NLW_carry_reg[0]_i_18_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_carry_reg[0]_i_18_O_UNCONNECTED [3],carry1[31:29]}),
        .S({1'b0,\carry[0]_i_36_n_0 ,\carry[0]_i_37_n_0 ,\carry[0]_i_38_n_0 }));
  CARRY4 \carry_reg[0]_i_2 
       (.CI(\result_reg[31]_i_6_n_0 ),
        .CO(\NLW_carry_reg[0]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_carry_reg[0]_i_2_O_UNCONNECTED [3:1],\carry_reg[0]_i_2_n_7 }),
        .S({1'b0,1'b0,1'b0,\carry_reg[0]_i_8_n_3 }));
  MUXF7 \carry_reg[0]_i_20 
       (.I0(\carry[0]_i_39_n_0 ),
        .I1(\carry[0]_i_40_n_0 ),
        .O(\carry_reg[0]_i_20_n_0 ),
        .S(carry1[2]));
  MUXF7 \carry_reg[0]_i_21 
       (.I0(\carry[0]_i_41_n_0 ),
        .I1(\carry[0]_i_42_n_0 ),
        .O(\carry_reg[0]_i_21_n_0 ),
        .S(carry1[2]));
  MUXF7 \carry_reg[0]_i_22 
       (.I0(\carry[0]_i_43_n_0 ),
        .I1(\carry[0]_i_44_n_0 ),
        .O(\carry_reg[0]_i_22_n_0 ),
        .S(carry1[2]));
  CARRY4 \carry_reg[0]_i_23 
       (.CI(1'b0),
        .CO({\carry_reg[0]_i_23_n_0 ,\NLW_carry_reg[0]_i_23_CO_UNCONNECTED [2:0]}),
        .CYINIT(\carry[0]_i_45_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(carry1[4:1]),
        .S({\carry[0]_i_46_n_0 ,\carry[0]_i_47_n_0 ,\carry[0]_i_48_n_0 ,\carry[0]_i_49_n_0 }));
  MUXF7 \carry_reg[0]_i_24 
       (.I0(\carry[0]_i_50_n_0 ),
        .I1(\carry[0]_i_51_n_0 ),
        .O(\carry_reg[0]_i_24_n_0 ),
        .S(carry1[2]));
  CARRY4 \carry_reg[0]_i_25 
       (.CI(\carry_reg[0]_i_27_n_0 ),
        .CO({\carry_reg[0]_i_25_n_0 ,\NLW_carry_reg[0]_i_25_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(carry1[24:21]),
        .S({\carry[0]_i_52_n_0 ,\carry[0]_i_53_n_0 ,\carry[0]_i_54_n_0 ,\carry[0]_i_55_n_0 }));
  CARRY4 \carry_reg[0]_i_26 
       (.CI(\carry_reg[0]_i_28_n_0 ),
        .CO({\carry_reg[0]_i_26_n_0 ,\NLW_carry_reg[0]_i_26_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(carry1[16:13]),
        .S({\carry[0]_i_56_n_0 ,\carry[0]_i_57_n_0 ,\carry[0]_i_58_n_0 ,\carry[0]_i_59_n_0 }));
  CARRY4 \carry_reg[0]_i_27 
       (.CI(\carry_reg[0]_i_26_n_0 ),
        .CO({\carry_reg[0]_i_27_n_0 ,\NLW_carry_reg[0]_i_27_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(carry1[20:17]),
        .S({\carry[0]_i_60_n_0 ,\carry[0]_i_61_n_0 ,\carry[0]_i_62_n_0 ,\carry[0]_i_63_n_0 }));
  CARRY4 \carry_reg[0]_i_28 
       (.CI(\carry_reg[0]_i_29_n_0 ),
        .CO({\carry_reg[0]_i_28_n_0 ,\NLW_carry_reg[0]_i_28_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(carry1[12:9]),
        .S({\carry[0]_i_64_n_0 ,\carry[0]_i_65_n_0 ,\carry[0]_i_66_n_0 ,\carry[0]_i_67_n_0 }));
  CARRY4 \carry_reg[0]_i_29 
       (.CI(\carry_reg[0]_i_23_n_0 ),
        .CO({\carry_reg[0]_i_29_n_0 ,\NLW_carry_reg[0]_i_29_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\carry[0]_i_68_n_0 }),
        .O(carry1[8:5]),
        .S({\carry[0]_i_69_n_0 ,\carry[0]_i_70_n_0 ,\carry[0]_i_71_n_0 ,\carry[0]_i_72_n_0 }));
  CARRY4 \carry_reg[0]_i_8 
       (.CI(\result_reg[31]_i_28_n_0 ),
        .CO({\NLW_carry_reg[0]_i_8_CO_UNCONNECTED [3:1],\carry_reg[0]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_carry_reg[0]_i_8_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h2)) 
    \literal_2[15]_i_1__0 
       (.I0(state[1]),
        .I1(state[2]),
        .O(opcode_20));
  FDRE \literal_2_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_reg_rep_2_n_33),
        .Q(data2[26]),
        .R(1'b0));
  FDRE \literal_2_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_reg_rep_2_n_32),
        .Q(data2[27]),
        .R(1'b0));
  FDRE \literal_2_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_reg_rep_3_n_35),
        .Q(data2[28]),
        .R(1'b0));
  FDRE \literal_2_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_reg_rep_3_n_34),
        .Q(data2[29]),
        .R(1'b0));
  FDRE \literal_2_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_reg_rep_3_n_33),
        .Q(data2[30]),
        .R(1'b0));
  FDRE \literal_2_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_reg_rep_3_n_32),
        .Q(data2[31]),
        .R(1'b0));
  FDRE \literal_2_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_reg_rep_1_n_35),
        .Q(data2[20]),
        .R(1'b0));
  FDRE \literal_2_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_reg_rep_1_n_34),
        .Q(data2[21]),
        .R(1'b0));
  FDRE \literal_2_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_reg_rep_1_n_33),
        .Q(data2[22]),
        .R(1'b0));
  FDRE \literal_2_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_reg_rep_1_n_32),
        .Q(data2[23]),
        .R(1'b0));
  FDRE \literal_2_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_reg_rep_2_n_35),
        .Q(data2[24]),
        .R(1'b0));
  FDRE \literal_2_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_reg_rep_2_n_34),
        .Q(data2[25]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "131104" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    memory_reg_0
       (.ADDRARDADDR({1'b1,\write_output[12]_i_1__0_n_0 ,\write_output[11]_i_1__0_n_0 ,\write_output[10]_i_1__0_n_0 ,\write_output[9]_i_1__0_n_0 ,\write_output[8]_i_1__0_n_0 ,\write_output[7]_i_1__0_n_0 ,\write_output[6]_i_1__0_n_0 ,\write_output[5]_i_1__0_n_0 ,\write_output[4]_i_1__0_n_0 ,\write_output[3]_i_1__0_n_0 ,\write_output[2]_i_1__0_n_0 ,\write_output[1]_i_1__0_n_0 ,\write_output[0]_i_1__0_n_0 ,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_memory_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_memory_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,store_data[3:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_memory_reg_0_DOADO_UNCONNECTED[31:4],load_data[3:0]}),
        .DOBDO(NLW_memory_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_memory_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_memory_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(NLW_memory_reg_0_REGCEAREGCE_UNCONNECTED),
        .REGCEB(NLW_memory_reg_0_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,p_0_in}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    memory_reg_0_i_1__1
       (.I0(Q[1]),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(memory_reg_0_i_2_n_0),
        .I5(memory_reg_0_i_3_n_0),
        .O(p_0_in));
  LUT2 #(
    .INIT(4'h1)) 
    memory_reg_0_i_2
       (.I0(opcode_2[4]),
        .I1(opcode_2[3]),
        .O(memory_reg_0_i_2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    memory_reg_0_i_3
       (.I0(opcode_2[0]),
        .I1(\timer_reg[0]_0 ),
        .O(memory_reg_0_i_3_n_0));
  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=NEW" *) 
  (* RTL_RAM_BITS = "131104" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    memory_reg_1
       (.ADDRARDADDR({1'b1,\write_output[12]_i_1__0_n_0 ,\write_output[11]_i_1__0_n_0 ,\write_output[10]_i_1__0_n_0 ,\write_output[9]_i_1__0_n_0 ,\write_output[8]_i_1__0_n_0 ,\write_output[7]_i_1__0_n_0 ,\write_output[6]_i_1__0_n_0 ,\write_output[5]_i_1__0_n_0 ,\write_output[4]_i_1__0_n_0 ,\write_output[3]_i_1__0_n_0 ,\write_output[2]_i_1__0_n_0 ,\write_output[1]_i_1__0_n_0 ,\write_output[0]_i_1__0_n_0 ,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_memory_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_memory_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,store_data[7:4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_memory_reg_1_DOADO_UNCONNECTED[31:4],load_data[7:4]}),
        .DOBDO(NLW_memory_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_memory_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_1_ENARDEN_cooolgate_en_sig_15),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_memory_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(NLW_memory_reg_1_REGCEAREGCE_UNCONNECTED),
        .REGCEB(NLW_memory_reg_1_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_1_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,p_0_in}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hff02)) 
    memory_reg_1_ENARDEN_cooolgate_en_gate_29
       (.I0(\state[2]_i_1__1_n_0 ),
        .I1(pwropt),
        .I2(INTERNAL_RST_reg),
        .I3(p_0_in),
        .O(memory_reg_1_ENARDEN_cooolgate_en_sig_15));
  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=NEW" *) 
  (* RTL_RAM_BITS = "131104" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    memory_reg_2
       (.ADDRARDADDR({1'b1,\write_output[12]_i_1__0_n_0 ,\write_output[11]_i_1__0_n_0 ,\write_output[10]_i_1__0_n_0 ,\write_output[9]_i_1__0_n_0 ,\write_output[8]_i_1__0_n_0 ,\write_output[7]_i_1__0_n_0 ,\write_output[6]_i_1__0_n_0 ,\write_output[5]_i_1__0_n_0 ,\write_output[4]_i_1__0_n_0 ,\write_output[3]_i_1__0_n_0 ,\write_output[2]_i_1__0_n_0 ,\write_output[1]_i_1__0_n_0 ,\write_output[0]_i_1__0_n_0 ,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_memory_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_memory_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,store_data[11:8]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_memory_reg_2_DOADO_UNCONNECTED[31:4],load_data[11:8]}),
        .DOBDO(NLW_memory_reg_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_memory_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_2_ENARDEN_cooolgate_en_sig_16),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_memory_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(NLW_memory_reg_2_REGCEAREGCE_UNCONNECTED),
        .REGCEB(NLW_memory_reg_2_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_2_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,p_0_in}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hff02)) 
    memory_reg_2_ENARDEN_cooolgate_en_gate_31
       (.I0(\state[2]_i_1__1_n_0 ),
        .I1(pwropt),
        .I2(INTERNAL_RST_reg),
        .I3(p_0_in),
        .O(memory_reg_2_ENARDEN_cooolgate_en_sig_16));
  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=NEW" *) 
  (* RTL_RAM_BITS = "131104" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "12" *) 
  (* bram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    memory_reg_3
       (.ADDRARDADDR({1'b1,\write_output[12]_i_1__0_n_0 ,\write_output[11]_i_1__0_n_0 ,\write_output[10]_i_1__0_n_0 ,\write_output[9]_i_1__0_n_0 ,\write_output[8]_i_1__0_n_0 ,\write_output[7]_i_1__0_n_0 ,\write_output[6]_i_1__0_n_0 ,\write_output[5]_i_1__0_n_0 ,\write_output[4]_i_1__0_n_0 ,\write_output[3]_i_1__0_n_0 ,\write_output[2]_i_1__0_n_0 ,\write_output[1]_i_1__0_n_0 ,\write_output[0]_i_1__0_n_0 ,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_memory_reg_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_memory_reg_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,store_data[15:12]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_memory_reg_3_DOADO_UNCONNECTED[31:4],load_data[15:12]}),
        .DOBDO(NLW_memory_reg_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_memory_reg_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_3_ENARDEN_cooolgate_en_sig_17),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_memory_reg_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(NLW_memory_reg_3_REGCEAREGCE_UNCONNECTED),
        .REGCEB(NLW_memory_reg_3_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_3_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,p_0_in}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hff02)) 
    memory_reg_3_ENARDEN_cooolgate_en_gate_33
       (.I0(\state[2]_i_1__1_n_0 ),
        .I1(pwropt),
        .I2(INTERNAL_RST_reg),
        .I3(p_0_in),
        .O(memory_reg_3_ENARDEN_cooolgate_en_sig_17));
  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=NEW" *) 
  (* RTL_RAM_BITS = "131104" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "16" *) 
  (* bram_slice_end = "19" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    memory_reg_4
       (.ADDRARDADDR({1'b1,\write_output[12]_i_1__0_n_0 ,\write_output[11]_i_1__0_n_0 ,\write_output[10]_i_1__0_n_0 ,\write_output[9]_i_1__0_n_0 ,\write_output[8]_i_1__0_n_0 ,\write_output[7]_i_1__0_n_0 ,\write_output[6]_i_1__0_n_0 ,\write_output[5]_i_1__0_n_0 ,\write_output[4]_i_1__0_n_0 ,\write_output[3]_i_1__0_n_0 ,\write_output[2]_i_1__0_n_0 ,\write_output[1]_i_1__0_n_0 ,\write_output[0]_i_1__0_n_0 ,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_memory_reg_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_memory_reg_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,store_data[19:16]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_memory_reg_4_DOADO_UNCONNECTED[31:4],load_data[19:16]}),
        .DOBDO(NLW_memory_reg_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_memory_reg_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_4_ENARDEN_cooolgate_en_sig_18),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_memory_reg_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(NLW_memory_reg_4_REGCEAREGCE_UNCONNECTED),
        .REGCEB(NLW_memory_reg_4_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_4_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,p_0_in}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hff02)) 
    memory_reg_4_ENARDEN_cooolgate_en_gate_35
       (.I0(\state[2]_i_1__1_n_0 ),
        .I1(pwropt),
        .I2(INTERNAL_RST_reg),
        .I3(p_0_in),
        .O(memory_reg_4_ENARDEN_cooolgate_en_sig_18));
  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=NEW" *) 
  (* RTL_RAM_BITS = "131104" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "20" *) 
  (* bram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    memory_reg_5
       (.ADDRARDADDR({1'b1,\write_output[12]_i_1__0_n_0 ,\write_output[11]_i_1__0_n_0 ,\write_output[10]_i_1__0_n_0 ,\write_output[9]_i_1__0_n_0 ,\write_output[8]_i_1__0_n_0 ,\write_output[7]_i_1__0_n_0 ,\write_output[6]_i_1__0_n_0 ,\write_output[5]_i_1__0_n_0 ,\write_output[4]_i_1__0_n_0 ,\write_output[3]_i_1__0_n_0 ,\write_output[2]_i_1__0_n_0 ,\write_output[1]_i_1__0_n_0 ,\write_output[0]_i_1__0_n_0 ,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_memory_reg_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_memory_reg_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,store_data[23:20]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_memory_reg_5_DOADO_UNCONNECTED[31:4],load_data[23:20]}),
        .DOBDO(NLW_memory_reg_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_memory_reg_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_5_ENARDEN_cooolgate_en_sig_19),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_memory_reg_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(NLW_memory_reg_5_REGCEAREGCE_UNCONNECTED),
        .REGCEB(NLW_memory_reg_5_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_5_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,p_0_in}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hff02)) 
    memory_reg_5_ENARDEN_cooolgate_en_gate_37
       (.I0(\state[2]_i_1__1_n_0 ),
        .I1(pwropt),
        .I2(INTERNAL_RST_reg),
        .I3(p_0_in),
        .O(memory_reg_5_ENARDEN_cooolgate_en_sig_19));
  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=NEW" *) 
  (* RTL_RAM_BITS = "131104" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "24" *) 
  (* bram_slice_end = "27" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    memory_reg_6
       (.ADDRARDADDR({1'b1,\write_output[12]_i_1__0_n_0 ,\write_output[11]_i_1__0_n_0 ,\write_output[10]_i_1__0_n_0 ,\write_output[9]_i_1__0_n_0 ,\write_output[8]_i_1__0_n_0 ,\write_output[7]_i_1__0_n_0 ,\write_output[6]_i_1__0_n_0 ,\write_output[5]_i_1__0_n_0 ,\write_output[4]_i_1__0_n_0 ,\write_output[3]_i_1__0_n_0 ,\write_output[2]_i_1__0_n_0 ,\write_output[1]_i_1__0_n_0 ,\write_output[0]_i_1__0_n_0 ,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_memory_reg_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_memory_reg_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,store_data[27:24]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_memory_reg_6_DOADO_UNCONNECTED[31:4],load_data[27:24]}),
        .DOBDO(NLW_memory_reg_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_memory_reg_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_6_ENARDEN_cooolgate_en_sig_20),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_memory_reg_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(NLW_memory_reg_6_REGCEAREGCE_UNCONNECTED),
        .REGCEB(NLW_memory_reg_6_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_6_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,p_0_in}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hff02)) 
    memory_reg_6_ENARDEN_cooolgate_en_gate_39
       (.I0(\state[2]_i_1__1_n_0 ),
        .I1(pwropt),
        .I2(INTERNAL_RST_reg),
        .I3(p_0_in),
        .O(memory_reg_6_ENARDEN_cooolgate_en_sig_20));
  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=NEW" *) 
  (* RTL_RAM_BITS = "131104" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "28" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    memory_reg_7
       (.ADDRARDADDR({1'b1,\write_output[12]_i_1__0_n_0 ,\write_output[11]_i_1__0_n_0 ,\write_output[10]_i_1__0_n_0 ,\write_output[9]_i_1__0_n_0 ,\write_output[8]_i_1__0_n_0 ,\write_output[7]_i_1__0_n_0 ,\write_output[6]_i_1__0_n_0 ,\write_output[5]_i_1__0_n_0 ,\write_output[4]_i_1__0_n_0 ,\write_output[3]_i_1__0_n_0 ,\write_output[2]_i_1__0_n_0 ,\write_output[1]_i_1__0_n_0 ,\write_output[0]_i_1__0_n_0 ,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_memory_reg_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_memory_reg_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,store_data[31:28]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_memory_reg_7_DOADO_UNCONNECTED[31:4],load_data[31:28]}),
        .DOBDO(NLW_memory_reg_7_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_memory_reg_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_7_ENARDEN_cooolgate_en_sig_21),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_memory_reg_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(NLW_memory_reg_7_REGCEAREGCE_UNCONNECTED),
        .REGCEB(NLW_memory_reg_7_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_7_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,p_0_in}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hff02)) 
    memory_reg_7_ENARDEN_cooolgate_en_gate_41
       (.I0(\state[2]_i_1__1_n_0 ),
        .I1(pwropt),
        .I2(INTERNAL_RST_reg),
        .I3(p_0_in),
        .O(memory_reg_7_ENARDEN_cooolgate_en_sig_21));
  FDRE \opcode_2_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(opcode[0]),
        .Q(opcode_2[0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "opcode_2_reg[1]" *) 
  FDRE \opcode_2_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(opcode[1]),
        .Q(Q[0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "opcode_2_reg[1]" *) 
  FDRE \opcode_2_reg[1]_rep 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(opcode[1]),
        .Q(\timer_reg[0]_0 ),
        .R(1'b0));
  FDRE \opcode_2_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(opcode[2]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \opcode_2_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(opcode[3]),
        .Q(opcode_2[3]),
        .R(1'b0));
  FDRE \opcode_2_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(opcode[4]),
        .Q(opcode_2[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1F11)) 
    \program_counter[0]_i_1__0 
       (.I0(\program_counter[14]_i_2__1_n_0 ),
        .I1(\program_counter_reg_n_0_[0] ),
        .I2(\program_counter[0]_i_2_n_0 ),
        .I3(\program_counter[15]_i_7__0_n_0 ),
        .O(sel[0]));
  LUT6 #(
    .INIT(64'h01010003FFFFFCFF)) 
    \program_counter[0]_i_2 
       (.I0(\program_counter[15]_i_3_n_0 ),
        .I1(Q[1]),
        .I2(\timer_reg[0]_0 ),
        .I3(\write_output[0]_i_1__0_n_0 ),
        .I4(opcode_2[3]),
        .I5(address_b_2[0]),
        .O(\program_counter[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \program_counter[10]_i_1__1 
       (.I0(\program_counter[14]_i_2__1_n_0 ),
        .I1(\program_counter_reg[12]_i_2__0_n_6 ),
        .I2(\program_counter[10]_i_2__0_n_0 ),
        .I3(\program_counter[15]_i_7__0_n_0 ),
        .O(sel[10]));
  LUT6 #(
    .INIT(64'h01010003FFFFFCFF)) 
    \program_counter[10]_i_2__0 
       (.I0(\program_counter[15]_i_3_n_0 ),
        .I1(Q[1]),
        .I2(\timer_reg[0]_0 ),
        .I3(\write_output[10]_i_1__0_n_0 ),
        .I4(opcode_2[3]),
        .I5(data2[26]),
        .O(\program_counter[10]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \program_counter[11]_i_1__1 
       (.I0(\program_counter[14]_i_2__1_n_0 ),
        .I1(\program_counter_reg[12]_i_2__0_n_5 ),
        .I2(\program_counter[11]_i_2__0_n_0 ),
        .I3(\program_counter[15]_i_7__0_n_0 ),
        .O(sel[11]));
  LUT6 #(
    .INIT(64'h01010003FFFFFCFF)) 
    \program_counter[11]_i_2__0 
       (.I0(\program_counter[15]_i_3_n_0 ),
        .I1(Q[1]),
        .I2(\timer_reg[0]_0 ),
        .I3(\write_output[11]_i_1__0_n_0 ),
        .I4(opcode_2[3]),
        .I5(data2[27]),
        .O(\program_counter[11]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \program_counter[12]_i_1__1 
       (.I0(\program_counter[14]_i_2__1_n_0 ),
        .I1(\program_counter_reg[12]_i_2__0_n_4 ),
        .I2(\program_counter[12]_i_3_n_0 ),
        .I3(\program_counter[15]_i_7__0_n_0 ),
        .O(sel[12]));
  LUT6 #(
    .INIT(64'h01010003FFFFFCFF)) 
    \program_counter[12]_i_3 
       (.I0(\program_counter[15]_i_3_n_0 ),
        .I1(Q[1]),
        .I2(\timer_reg[0]_0 ),
        .I3(\write_output[12]_i_1__0_n_0 ),
        .I4(opcode_2[3]),
        .I5(data2[28]),
        .O(\program_counter[12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \program_counter[13]_i_1__1 
       (.I0(\program_counter[14]_i_2__1_n_0 ),
        .I1(\program_counter_reg[15]_i_5_n_7 ),
        .I2(\program_counter[13]_i_2__1_n_0 ),
        .I3(\program_counter[15]_i_7__0_n_0 ),
        .O(sel[13]));
  LUT6 #(
    .INIT(64'h01010003FFFFFCFF)) 
    \program_counter[13]_i_2__1 
       (.I0(\program_counter[15]_i_3_n_0 ),
        .I1(Q[1]),
        .I2(\timer_reg[0]_0 ),
        .I3(\write_output[13]_i_1__0_n_0 ),
        .I4(opcode_2[3]),
        .I5(data2[29]),
        .O(\program_counter[13]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \program_counter[14]_i_1__1 
       (.I0(\program_counter[14]_i_2__1_n_0 ),
        .I1(\program_counter_reg[15]_i_5_n_6 ),
        .I2(\program_counter[14]_i_3_n_0 ),
        .I3(\program_counter[15]_i_7__0_n_0 ),
        .O(sel[14]));
  LUT6 #(
    .INIT(64'h00000000FE00FEFE)) 
    \program_counter[14]_i_2__1 
       (.I0(\program_counter[15]_i_14_n_0 ),
        .I1(opcode_2[4]),
        .I2(\read_input[31]_i_2__0_n_0 ),
        .I3(\program_counter[15]_i_3_n_0 ),
        .I4(\program_counter[14]_i_4_n_0 ),
        .I5(\program_counter[14]_i_5_n_0 ),
        .O(\program_counter[14]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h01010003FFFFFCFF)) 
    \program_counter[14]_i_3 
       (.I0(\program_counter[15]_i_3_n_0 ),
        .I1(Q[1]),
        .I2(\timer_reg[0]_0 ),
        .I3(\write_output[14]_i_1__0_n_0 ),
        .I4(opcode_2[3]),
        .I5(data2[30]),
        .O(\program_counter[14]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \program_counter[14]_i_4 
       (.I0(Q[1]),
        .I1(\timer_reg[0]_0 ),
        .I2(opcode_2[3]),
        .O(\program_counter[14]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF4FFF)) 
    \program_counter[14]_i_5 
       (.I0(\program_counter[15]_i_16_n_0 ),
        .I1(opcode_2[4]),
        .I2(state[1]),
        .I3(state[0]),
        .I4(opcode_2[0]),
        .O(\program_counter[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \program_counter[15]_i_10 
       (.I0(\write_output[1]_i_1__0_n_0 ),
        .I1(\write_output[0]_i_1__0_n_0 ),
        .I2(\program_counter[15]_i_21_n_0 ),
        .I3(\program_counter[15]_i_22_n_0 ),
        .I4(\write_output[10]_i_1__0_n_0 ),
        .I5(\write_output[11]_i_1__0_n_0 ),
        .O(\program_counter[15]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \program_counter[15]_i_14 
       (.I0(\timer_reg[0]_0 ),
        .I1(Q[1]),
        .I2(\state[2]_i_8__0_n_0 ),
        .O(\program_counter[15]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \program_counter[15]_i_15 
       (.I0(state[1]),
        .I1(state[0]),
        .O(\program_counter[15]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \program_counter[15]_i_16 
       (.I0(Q[1]),
        .I1(opcode_2[3]),
        .I2(\timer_reg[0]_0 ),
        .O(\program_counter[15]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \program_counter[15]_i_17 
       (.I0(\write_output[23]_i_1__0_n_0 ),
        .I1(\write_output[22]_i_1__0_n_0 ),
        .I2(\write_output[30]_i_1__0_n_0 ),
        .I3(p_1_in),
        .I4(\write_output[28]_i_1__0_n_0 ),
        .I5(\write_output[29]_i_1__0_n_0 ),
        .O(\program_counter[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \program_counter[15]_i_18 
       (.I0(\write_output[6]_i_1__0_n_0 ),
        .I1(\write_output[5]_i_1__0_n_0 ),
        .I2(\write_output[19]_i_1__0_n_0 ),
        .I3(\write_output[20]_i_1__0_n_0 ),
        .I4(\write_output[7]_i_1__0_n_0 ),
        .I5(\write_output[18]_i_1__0_n_0 ),
        .O(\program_counter[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFCFFFFFFFCFAFA)) 
    \program_counter[15]_i_19 
       (.I0(register_a[24]),
        .I1(result[24]),
        .I2(\write_output[26]_i_1__0_n_0 ),
        .I3(result[25]),
        .I4(operand_a1),
        .I5(register_a[25]),
        .O(\program_counter[15]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h32)) 
    \program_counter[15]_i_1__1 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(state[0]),
        .O(instruction0));
  LUT6 #(
    .INIT(64'hFFFFEFEFFFFAEFEA)) 
    \program_counter[15]_i_20 
       (.I0(\write_output[12]_i_1__0_n_0 ),
        .I1(result[14]),
        .I2(operand_a1),
        .I3(register_a[14]),
        .I4(result[13]),
        .I5(register_a[13]),
        .O(\program_counter[15]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \program_counter[15]_i_21 
       (.I0(register_a[16]),
        .I1(result[16]),
        .I2(register_a[17]),
        .I3(operand_a1),
        .I4(result[17]),
        .O(\program_counter[15]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \program_counter[15]_i_22 
       (.I0(register_a[21]),
        .I1(result[21]),
        .I2(register_a[27]),
        .I3(operand_a1),
        .I4(result[27]),
        .O(\program_counter[15]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hFB00F0F0)) 
    \program_counter[15]_i_2__1 
       (.I0(\program_counter[15]_i_3_n_0 ),
        .I1(\program_counter[15]_i_4_n_0 ),
        .I2(\program_counter_reg[15]_i_5_n_5 ),
        .I3(\program_counter[15]_i_6_n_0 ),
        .I4(\program_counter[15]_i_7__0_n_0 ),
        .O(sel[15]));
  LUT3 #(
    .INIT(8'h02)) 
    \program_counter[15]_i_3 
       (.I0(\program_counter[15]_i_8_n_0 ),
        .I1(\program_counter[15]_i_9_n_0 ),
        .I2(\program_counter[15]_i_10_n_0 ),
        .O(\program_counter[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1011)) 
    \program_counter[15]_i_4 
       (.I0(Q[1]),
        .I1(\timer_reg[0]_0 ),
        .I2(opcode_2[3]),
        .I3(\write_output[15]_i_1__0_n_0 ),
        .O(\program_counter[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCDFCCCCCC8A)) 
    \program_counter[15]_i_6 
       (.I0(opcode_2[3]),
        .I1(data2[31]),
        .I2(\program_counter[15]_i_3_n_0 ),
        .I3(Q[1]),
        .I4(\timer_reg[0]_0 ),
        .I5(\write_output[15]_i_1__0_n_0 ),
        .O(\program_counter[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000F000E0000000E)) 
    \program_counter[15]_i_7__0 
       (.I0(\read_input[31]_i_2__0_n_0 ),
        .I1(\program_counter[15]_i_14_n_0 ),
        .I2(opcode_2[0]),
        .I3(\program_counter[15]_i_15_n_0 ),
        .I4(opcode_2[4]),
        .I5(\program_counter[15]_i_16_n_0 ),
        .O(\program_counter[15]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'h01000000)) 
    \program_counter[15]_i_8 
       (.I0(\write_output[2]_i_1__0_n_0 ),
        .I1(\write_output[3]_i_1__0_n_0 ),
        .I2(\write_output[4]_i_1__0_n_0 ),
        .I3(\program_counter[15]_i_17_n_0 ),
        .I4(\program_counter[15]_i_18_n_0 ),
        .O(\program_counter[15]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \program_counter[15]_i_9 
       (.I0(\program_counter[15]_i_19_n_0 ),
        .I1(\write_output[9]_i_1__0_n_0 ),
        .I2(\write_output[15]_i_1__0_n_0 ),
        .I3(\write_output[8]_i_1__0_n_0 ),
        .I4(\program_counter[15]_i_20_n_0 ),
        .O(\program_counter[15]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \program_counter[1]_i_1__0 
       (.I0(\program_counter[14]_i_2__1_n_0 ),
        .I1(\program_counter_reg[4]_i_2__0_n_7 ),
        .I2(\program_counter[1]_i_2_n_0 ),
        .I3(\program_counter[15]_i_7__0_n_0 ),
        .O(sel[1]));
  LUT6 #(
    .INIT(64'h01010003FFFFFCFF)) 
    \program_counter[1]_i_2 
       (.I0(\program_counter[15]_i_3_n_0 ),
        .I1(Q[1]),
        .I2(\timer_reg[0]_0 ),
        .I3(\write_output[1]_i_1__0_n_0 ),
        .I4(opcode_2[3]),
        .I5(address_b_2[1]),
        .O(\program_counter[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \program_counter[2]_i_1__0 
       (.I0(\program_counter[14]_i_2__1_n_0 ),
        .I1(\program_counter_reg[4]_i_2__0_n_6 ),
        .I2(\program_counter[2]_i_2_n_0 ),
        .I3(\program_counter[15]_i_7__0_n_0 ),
        .O(sel[2]));
  LUT6 #(
    .INIT(64'h01010003FFFFFCFF)) 
    \program_counter[2]_i_2 
       (.I0(\program_counter[15]_i_3_n_0 ),
        .I1(Q[1]),
        .I2(\timer_reg[0]_0 ),
        .I3(\write_output[2]_i_1__0_n_0 ),
        .I4(opcode_2[3]),
        .I5(address_b_2[2]),
        .O(\program_counter[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \program_counter[3]_i_1__0 
       (.I0(\program_counter[14]_i_2__1_n_0 ),
        .I1(\program_counter_reg[4]_i_2__0_n_5 ),
        .I2(\program_counter[3]_i_2_n_0 ),
        .I3(\program_counter[15]_i_7__0_n_0 ),
        .O(sel[3]));
  LUT6 #(
    .INIT(64'h01010003FFFFFCFF)) 
    \program_counter[3]_i_2 
       (.I0(\program_counter[15]_i_3_n_0 ),
        .I1(Q[1]),
        .I2(\timer_reg[0]_0 ),
        .I3(\write_output[3]_i_1__0_n_0 ),
        .I4(opcode_2[3]),
        .I5(address_b_2[3]),
        .O(\program_counter[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \program_counter[4]_i_1__0 
       (.I0(\program_counter[14]_i_2__1_n_0 ),
        .I1(\program_counter_reg[4]_i_2__0_n_4 ),
        .I2(\program_counter[4]_i_3_n_0 ),
        .I3(\program_counter[15]_i_7__0_n_0 ),
        .O(sel[4]));
  LUT6 #(
    .INIT(64'h01010003FFFFFCFF)) 
    \program_counter[4]_i_3 
       (.I0(\program_counter[15]_i_3_n_0 ),
        .I1(Q[1]),
        .I2(\timer_reg[0]_0 ),
        .I3(\write_output[4]_i_1__0_n_0 ),
        .I4(opcode_2[3]),
        .I5(data2[20]),
        .O(\program_counter[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \program_counter[5]_i_1__0 
       (.I0(\program_counter[14]_i_2__1_n_0 ),
        .I1(\program_counter_reg[8]_i_2__0_n_7 ),
        .I2(\program_counter[5]_i_2_n_0 ),
        .I3(\program_counter[15]_i_7__0_n_0 ),
        .O(sel[5]));
  LUT6 #(
    .INIT(64'h01010003FFFFFCFF)) 
    \program_counter[5]_i_2 
       (.I0(\program_counter[15]_i_3_n_0 ),
        .I1(Q[1]),
        .I2(\timer_reg[0]_0 ),
        .I3(\write_output[5]_i_1__0_n_0 ),
        .I4(opcode_2[3]),
        .I5(data2[21]),
        .O(\program_counter[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \program_counter[6]_i_1__0 
       (.I0(\program_counter[14]_i_2__1_n_0 ),
        .I1(\program_counter_reg[8]_i_2__0_n_6 ),
        .I2(\program_counter[6]_i_2_n_0 ),
        .I3(\program_counter[15]_i_7__0_n_0 ),
        .O(sel[6]));
  LUT6 #(
    .INIT(64'h01010003FFFFFCFF)) 
    \program_counter[6]_i_2 
       (.I0(\program_counter[15]_i_3_n_0 ),
        .I1(Q[1]),
        .I2(\timer_reg[0]_0 ),
        .I3(\write_output[6]_i_1__0_n_0 ),
        .I4(opcode_2[3]),
        .I5(data2[22]),
        .O(\program_counter[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \program_counter[7]_i_1__1 
       (.I0(\program_counter[14]_i_2__1_n_0 ),
        .I1(\program_counter_reg[8]_i_2__0_n_5 ),
        .I2(\program_counter[7]_i_2__0_n_0 ),
        .I3(\program_counter[15]_i_7__0_n_0 ),
        .O(sel[7]));
  LUT6 #(
    .INIT(64'h01010003FFFFFCFF)) 
    \program_counter[7]_i_2__0 
       (.I0(\program_counter[15]_i_3_n_0 ),
        .I1(Q[1]),
        .I2(\timer_reg[0]_0 ),
        .I3(\write_output[7]_i_1__0_n_0 ),
        .I4(opcode_2[3]),
        .I5(data2[23]),
        .O(\program_counter[7]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \program_counter[8]_i_1__1 
       (.I0(\program_counter[14]_i_2__1_n_0 ),
        .I1(\program_counter_reg[8]_i_2__0_n_4 ),
        .I2(\program_counter[8]_i_3_n_0 ),
        .I3(\program_counter[15]_i_7__0_n_0 ),
        .O(sel[8]));
  LUT6 #(
    .INIT(64'h01010003FFFFFCFF)) 
    \program_counter[8]_i_3 
       (.I0(\program_counter[15]_i_3_n_0 ),
        .I1(Q[1]),
        .I2(\timer_reg[0]_0 ),
        .I3(\write_output[8]_i_1__0_n_0 ),
        .I4(opcode_2[3]),
        .I5(data2[24]),
        .O(\program_counter[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \program_counter[9]_i_1__1 
       (.I0(\program_counter[14]_i_2__1_n_0 ),
        .I1(\program_counter_reg[12]_i_2__0_n_7 ),
        .I2(\program_counter[9]_i_2__0_n_0 ),
        .I3(\program_counter[15]_i_7__0_n_0 ),
        .O(sel[9]));
  LUT6 #(
    .INIT(64'h01010003FFFFFCFF)) 
    \program_counter[9]_i_2__0 
       (.I0(\program_counter[15]_i_3_n_0 ),
        .I1(Q[1]),
        .I2(\timer_reg[0]_0 ),
        .I3(\write_output[9]_i_1__0_n_0 ),
        .I4(opcode_2[3]),
        .I5(data2[25]),
        .O(\program_counter[9]_i_2__0_n_0 ));
  FDRE \program_counter_1_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[0] ),
        .Q(program_counter_1[0]),
        .R(1'b0));
  FDRE \program_counter_1_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[10] ),
        .Q(program_counter_1[10]),
        .R(1'b0));
  FDRE \program_counter_1_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[11] ),
        .Q(program_counter_1[11]),
        .R(1'b0));
  FDRE \program_counter_1_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[12] ),
        .Q(program_counter_1[12]),
        .R(1'b0));
  FDRE \program_counter_1_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[13] ),
        .Q(program_counter_1[13]),
        .R(1'b0));
  FDRE \program_counter_1_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[14] ),
        .Q(program_counter_1[14]),
        .R(1'b0));
  FDRE \program_counter_1_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[15] ),
        .Q(program_counter_1[15]),
        .R(1'b0));
  FDRE \program_counter_1_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[1] ),
        .Q(program_counter_1[1]),
        .R(1'b0));
  FDRE \program_counter_1_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[2] ),
        .Q(program_counter_1[2]),
        .R(1'b0));
  FDRE \program_counter_1_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[3] ),
        .Q(program_counter_1[3]),
        .R(1'b0));
  FDRE \program_counter_1_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[4] ),
        .Q(program_counter_1[4]),
        .R(1'b0));
  FDRE \program_counter_1_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[5] ),
        .Q(program_counter_1[5]),
        .R(1'b0));
  FDRE \program_counter_1_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[6] ),
        .Q(program_counter_1[6]),
        .R(1'b0));
  FDRE \program_counter_1_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[7] ),
        .Q(program_counter_1[7]),
        .R(1'b0));
  FDRE \program_counter_1_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[8] ),
        .Q(program_counter_1[8]),
        .R(1'b0));
  FDRE \program_counter_1_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[9] ),
        .Q(program_counter_1[9]),
        .R(1'b0));
  FDRE \program_counter_2_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[0]),
        .Q(program_counter_2[0]),
        .R(1'b0));
  FDRE \program_counter_2_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[10]),
        .Q(program_counter_2[10]),
        .R(1'b0));
  FDRE \program_counter_2_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[11]),
        .Q(program_counter_2[11]),
        .R(1'b0));
  FDRE \program_counter_2_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[12]),
        .Q(program_counter_2[12]),
        .R(1'b0));
  FDRE \program_counter_2_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[13]),
        .Q(program_counter_2[13]),
        .R(1'b0));
  FDRE \program_counter_2_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[14]),
        .Q(program_counter_2[14]),
        .R(1'b0));
  FDRE \program_counter_2_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[15]),
        .Q(program_counter_2[15]),
        .R(1'b0));
  FDRE \program_counter_2_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[1]),
        .Q(program_counter_2[1]),
        .R(1'b0));
  FDRE \program_counter_2_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[2]),
        .Q(program_counter_2[2]),
        .R(1'b0));
  FDRE \program_counter_2_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[3]),
        .Q(program_counter_2[3]),
        .R(1'b0));
  FDRE \program_counter_2_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[4]),
        .Q(program_counter_2[4]),
        .R(1'b0));
  FDRE \program_counter_2_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[5]),
        .Q(program_counter_2[5]),
        .R(1'b0));
  FDRE \program_counter_2_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[6]),
        .Q(program_counter_2[6]),
        .R(1'b0));
  FDRE \program_counter_2_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[7]),
        .Q(program_counter_2[7]),
        .R(1'b0));
  FDRE \program_counter_2_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[8]),
        .Q(program_counter_2[8]),
        .R(1'b0));
  FDRE \program_counter_2_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[9]),
        .Q(program_counter_2[9]),
        .R(1'b0));
  FDRE \program_counter_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(sel[0]),
        .Q(\program_counter_reg_n_0_[0] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(sel[10]),
        .Q(\program_counter_reg_n_0_[10] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(sel[11]),
        .Q(\program_counter_reg_n_0_[11] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(sel[12]),
        .Q(\program_counter_reg_n_0_[12] ),
        .R(INTERNAL_RST_reg));
  CARRY4 \program_counter_reg[12]_i_2__0 
       (.CI(\program_counter_reg[8]_i_2__0_n_0 ),
        .CO({\program_counter_reg[12]_i_2__0_n_0 ,\NLW_program_counter_reg[12]_i_2__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\program_counter_reg[12]_i_2__0_n_4 ,\program_counter_reg[12]_i_2__0_n_5 ,\program_counter_reg[12]_i_2__0_n_6 ,\program_counter_reg[12]_i_2__0_n_7 }),
        .S({\program_counter_reg_n_0_[12] ,\program_counter_reg_n_0_[11] ,\program_counter_reg_n_0_[10] ,\program_counter_reg_n_0_[9] }));
  FDRE \program_counter_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(sel[13]),
        .Q(\program_counter_reg_n_0_[13] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(sel[14]),
        .Q(\program_counter_reg_n_0_[14] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(sel[15]),
        .Q(\program_counter_reg_n_0_[15] ),
        .R(INTERNAL_RST_reg));
  CARRY4 \program_counter_reg[15]_i_5 
       (.CI(\program_counter_reg[12]_i_2__0_n_0 ),
        .CO(\NLW_program_counter_reg[15]_i_5_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_program_counter_reg[15]_i_5_O_UNCONNECTED [3],\program_counter_reg[15]_i_5_n_5 ,\program_counter_reg[15]_i_5_n_6 ,\program_counter_reg[15]_i_5_n_7 }),
        .S({1'b0,\program_counter_reg_n_0_[15] ,\program_counter_reg_n_0_[14] ,\program_counter_reg_n_0_[13] }));
  FDRE \program_counter_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(sel[1]),
        .Q(\program_counter_reg_n_0_[1] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(sel[2]),
        .Q(\program_counter_reg_n_0_[2] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(sel[3]),
        .Q(\program_counter_reg_n_0_[3] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(sel[4]),
        .Q(\program_counter_reg_n_0_[4] ),
        .R(INTERNAL_RST_reg));
  CARRY4 \program_counter_reg[4]_i_2__0 
       (.CI(1'b0),
        .CO({\program_counter_reg[4]_i_2__0_n_0 ,\NLW_program_counter_reg[4]_i_2__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(\program_counter_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\program_counter_reg[4]_i_2__0_n_4 ,\program_counter_reg[4]_i_2__0_n_5 ,\program_counter_reg[4]_i_2__0_n_6 ,\program_counter_reg[4]_i_2__0_n_7 }),
        .S({\program_counter_reg_n_0_[4] ,\program_counter_reg_n_0_[3] ,\program_counter_reg_n_0_[2] ,\program_counter_reg_n_0_[1] }));
  FDRE \program_counter_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(sel[5]),
        .Q(\program_counter_reg_n_0_[5] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(sel[6]),
        .Q(\program_counter_reg_n_0_[6] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(sel[7]),
        .Q(\program_counter_reg_n_0_[7] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(sel[8]),
        .Q(\program_counter_reg_n_0_[8] ),
        .R(INTERNAL_RST_reg));
  CARRY4 \program_counter_reg[8]_i_2__0 
       (.CI(\program_counter_reg[4]_i_2__0_n_0 ),
        .CO({\program_counter_reg[8]_i_2__0_n_0 ,\NLW_program_counter_reg[8]_i_2__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\program_counter_reg[8]_i_2__0_n_4 ,\program_counter_reg[8]_i_2__0_n_5 ,\program_counter_reg[8]_i_2__0_n_6 ,\program_counter_reg[8]_i_2__0_n_7 }),
        .S({\program_counter_reg_n_0_[8] ,\program_counter_reg_n_0_[7] ,\program_counter_reg_n_0_[6] ,\program_counter_reg_n_0_[5] }));
  FDRE \program_counter_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(sel[9]),
        .Q(\program_counter_reg_n_0_[9] ),
        .R(INTERNAL_RST_reg));
  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* POWER_OPTED_CE = "REGCEAREGCE=AUG" *) 
  (* RTL_RAM_BITS = "237568" *) 
  (* RTL_RAM_NAME = "program_counter" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h08018E08D18908808708608448038D18C08B08AA89788E879860850840810F00),
    .INIT_01(256'h2081080BF07008E28D48B08A08908508408308208E088C08B08A089087584383),
    .INIT_02(256'h18118004B0048800480F020F118018080F020F01801808E08D48C38B28A18908),
    .INIT_03(256'h4803F0200130000E00F0FE00018018017168618108C08508E084800F84A0F004),
    .INIT_04(256'hFDD0018118218117168208700B8C0020FE1808B0020FD180F8108C0850860FE0),
    .INIT_05(256'h0020F018E830F0F0FE200180001801716F00F0FE0001801801716811851060F0),
    .INIT_06(256'h1850060F0FDD001800318018E171680F020F1180180020F118E80F020F018018),
    .INIT_07(256'h8118218117168118C1F00F0FE000180031801716F00F0FE00018003180171681),
    .INIT_08(256'h180600686060F0FF8001801716C005850F00F0FE0001801801716060F0FDD001),
    .INIT_09(256'hE12005B204603A02901A0000E8700E880F9FA0F00B18007CA0F00E1807A0F004),
    .INIT_0A(256'h80180020F018280F020F1180180020F11829003B00F0FE000180180171686188),
    .INIT_0B(256'h811716B98E280F020F018E180020F018280F020F118E180020F118280F020F01),
    .INIT_0C(256'h8060F0FDD00180051821811716B58E3500358E4D00A88060F0FDD00180051821),
    .INIT_0D(256'h8E21A0F0020F018E180020F0182CA0F0020F118E180020F1182400318E4900A8),
    .INIT_0E(256'h7163A0F00E1800700F0FDB0018005180051801716400838E0300BBA8E0A003B1),
    .INIT_0F(256'h81180050896C8486A0F00E180075C500002A0F00E1824300F0FE000180031801),
    .INIT_10(256'h0F0001811800E1800780F020FA0F0001801800E180028014000420F85A0F0051),
    .INIT_11(256'h0F0001831800E180020F018080F020FA0F0001821800E180020F118080F020FA),
    .INIT_12(256'h0F0001851800E180020F018180F020FA0F0001841800E180020F118180F020FA),
    .INIT_13(256'h00E18080F020FA0F0001871800E1800D80F020FA0F0001861800E18080F020FA),
    .INIT_14(256'hFA0F0001861800E181F00C80F020FA0F0001891800E18080F020FA0F00018818),
    .INIT_15(256'h0E18A0F0020FA0F0001861800E1824005F80F020FA0F0001861800E18A0F0020),
    .INIT_16(256'h0F0001861800E18A0F0020FA0F0001861800E1849006480F020FA0F000186180),
    .INIT_17(256'h01E80F020FA0F0001861800E18A0F0020FA0F0001861800E188E009980F020FA),
    .INIT_18(256'h61800E180800A380F020FA0F0001861800E18A0F0020FA0F0001861800E18030),
    .INIT_19(256'hA001808171600F0F00001716880F020FA0F0001861800E18A0F0020FA0F00018),
    .INIT_1A(256'h86171600F0FFA001800C171600F0FFA001800B171600F0FFA00181171600F0FF),
    .INIT_1B(256'h308200081A0FA0FA0F00F18418118100F0FFA0018A0F00F184171600F0FFA001),
    .INIT_1C(256'h180030F82A0F0021811800200F0FFA00180020F0021800E1716EA0F001180038),
    .INIT_1D(256'hF1881800E171680F020FA0F0001881800E18000F0F0500171610F83A0F003181),
    .INIT_1E(256'h87BA0F0F010071918000F0000918700000000F0FB2001800C1800B18618A0F00),
    .INIT_1F(256'h187BA0F0F010071918019187BA0F0F01007191800F29BA0F0F01007191801091),
    .INIT_20(256'h00C80F020F71800B180820D0F0FE0001800F1800E17163000800001007000029),
    .INIT_21(256'h1800B18A0F001800D80F020FA1800B18080F020F91800B18080F020F81800B18),
    .INIT_22(256'h0B1800E80F020FE1800B18180F020FD1800B180880F020FC1800B18080F020FB),
    .INIT_23(256'h0F01800181700F0F0000171680A0F00C18E80F020F01800B1800F80F020FF180),
    .INIT_24(256'h8000F0F0500171680F81A0F0011811800100F0FFA00180020F0011800B17161A),
    .INIT_25(256'h20F002180180020F002184180001800B1716C80CCA0FC1800080F020FC1800B1),
    .INIT_26(256'h0F0020F0021811800E2A0F018002820300000F0FA900180180020F0021831800),
    .INIT_27(256'h80F020F718B18140F82A0F00218118002F0008D002FA0F0020F0021851800F5A),
    .INIT_28(256'hFC18B18380F020FB18B18180F020FA18B18180F020F918B18480F020F818B180),
    .INIT_29(256'h0F020F318B1800E80F020FF18B18180F020FE18B180880F020FD18B18580F020),
    .INIT_2A(256'hC0F0F0300171600F0FA900186180F180F180F18C18B171680F020F418B1800F8),
    .INIT_2B(256'h716B80F020F002182180C0F0F03001716DA0F0180029A0F00018001810820800),
    .INIT_2C(256'hA1821828A0F0020F6182186981A0F0011820F82A0F002181180020C0F0F03001),
    .INIT_2D(256'hF80F020F00C1811800E7A0F0020FF1821800FCA0F0020FE1821800E8A0F0020F),
    .INIT_2E(256'h0F020F00C180180020FC18280F020F00C184180020FB18280F020F00C1851800),
    .INIT_2F(256'h02E8C0EA0F00C1800F8CA0F00C1811800C8200C80F020F00C183180020FD1828),
    .INIT_30(256'h80F020F21800A1800E80F020F11800A1800D80F020F01800A1800C23870008D0),
    .INIT_31(256'hF020F61800A1800F80F020F51800A18580F020F41800A18380F020F31800A181),
    .INIT_32(256'hF0FF300180020F0011800A17160A0F00B1800080081000F0FF3001800B171680),
    .INIT_33(256'h2030008C000E0000080F00F180090000A80A0F0001820F81A0F0011811800100),
    .INIT_34(256'h01800DA81A0F001181AA0F000180F810020F11800E80A0F0020F01800E1800F8),
    .INIT_35(256'hF11800D1800180F020F01800D18000AA0F001180020F11800D1A0F000180020F),
    .INIT_36(256'h00080082080F0F0E0017168100F50008F05A0F0000180300086002A82180F020),
    .INIT_37(256'h0001820F81A0F0011811800180F020F0011800E18080F0F0E0017166A0F00218),
    .INIT_38(256'h20F71800F18818F18180010F0FF3001800F1716700088000000008F002D80A0F),
    .INIT_39(256'hF180018A84A0F00318A0F001181830020F81800F82A0F00118781A0FA0FA0F00),
    .INIT_3A(256'h01800F85A0F00218A0F00618185A0F0041800686A0FA0F0020FA0F0021861800),
    .INIT_3B(256'h20F1182180020FA0F0021821800F840020FA0F0021811800F8B0020FA0F00218),
    .INIT_3C(256'h20F1182180020FA0F0021841800F80F020F0182180020FA0F0021831800F80F0),
    .INIT_3D(256'h800F181830020FA0F0021871800F80F020F0182180020FA0F0021851800F80F0),
    .INIT_3E(256'hA0F0021861800F18485A0F0020FA0F0021861800F1828AA0F0020FA0F0021861),
    .INIT_3F(256'h83A0F0020FA0F0021861800F18089A0F0020FA0F0021861800F1888BA0F0020F),
    .INIT_40(256'hF009180890F0F0FFE001800F1716A000860008EA0F0020FA0F0021861800F180),
    .INIT_41(256'h181D000810DA0F0020FF1800F180830008103A0F0020F61800F180A000810AA0),
    .INIT_42(256'h20F71800F18818F1817A0FA0F0020FB1800F18F18160008106A0F0020F01800F),
    .INIT_43(256'h8184A0FA0FA0F00118118118002810020F81800F83A0F00218782A0FA0FA0F00),
    .INIT_44(256'h86A0F00318200F0F000017168730A0F0020F0031800F18088A0FA0F003180041),
    .INIT_45(256'h780F020F00718B1800500F0FFA00180051716850020F0061800F4A0F00818006),
    .INIT_46(256'h000F0F0500171680F020F118B18000F86A0F006181180060F87A0F0071811800),
    .INIT_47(256'h000F0FB200180020FE1800F180020FD1800F1811800118B171680F020F218B18),
    .INIT_48(256'h0A0F0F0600171618090008100960008106A0FA0F0020FB1800F18F1867000810),
    .INIT_49(256'h00F180C0F0F03001716AA0F00018002820810800C0F0F03001716B0008F0BA0F),
    .INIT_4A(256'h180FEA0F0020F01800F181182A0F0021820F81A0F0011811800180F020F00118),
    .INIT_4B(256'h008F02A0F0020F11800F180FAA0F0020F11800F18360008F06A0F0020F01800F),
    .INIT_4C(256'hEA0F0020F61800F186E0008F0EA0F0020F21800F180F6A0F0020F21800F18520),
    .INIT_4D(256'h8480F020F818B18080F020F718B18100F0FF00018617167A0F0020FA1800F181),
    .INIT_4E(256'h20FD18B18580F020FC18B18380F020FB18B18180F020FA18B18280F020F918B1),
    .INIT_4F(256'hFC1800F80F020F018B180020FB1800F80F020FF18B18180F020FE18B180880F0),
    .INIT_50(256'h0F020F318B180020FE1800F80F020F218B180020FD1800F80F020F118B180020),
    .INIT_51(256'h00F180020FC1800F180020FB1800F18C18B171680F020F418B180020FF1800F8),
    .INIT_52(256'h0180081800F171600008A000E00008F000E0008F0700F0FA900186180020FD18),
    .INIT_53(256'h0F00018118000080F0020F0001800E1800F60020F0001800E800100000F0FEB0),
    .INIT_54(256'h0F0011800D1716CA0F00F1800080000F0FFF001800F17168100E2000F870F80A),
    .INIT_55(256'hF000080F00F180000000680A0F0001820F81A0F0011811800100F0FFF0018002),
    .INIT_56(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_57(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_58(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_59(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_60(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_61(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_62(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_63(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_64(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_65(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_66(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_67(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_68(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_69(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_70(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_71(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_72(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_73(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_74(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_75(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_76(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_77(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_78(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_79(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    program_counter_reg_rep_0
       (.ADDRARDADDR({1'b1,program_counter_reg_rep_0_i_2__0_n_0,program_counter_reg_rep_0_i_3__0_n_0,program_counter_reg_rep_0_i_4__0_n_0,program_counter_reg_rep_0_i_5__0_n_0,program_counter_reg_rep_0_i_6__0_n_0,program_counter_reg_rep_0_i_7__0_n_0,program_counter_reg_rep_0_i_8__0_n_0,program_counter_reg_rep_0_i_9__0_n_0,program_counter_reg_rep_0_i_10__0_n_0,program_counter_reg_rep_0_i_11__0_n_0,program_counter_reg_rep_0_i_12__0_n_0,program_counter_reg_rep_0_i_13__0_n_0,program_counter_reg_rep_0_i_14__0_n_0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_program_counter_reg_rep_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_program_counter_reg_rep_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_program_counter_reg_rep_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_program_counter_reg_rep_0_DOADO_UNCONNECTED[31:4],program_counter_reg_rep_0_n_32,program_counter_reg_rep_0_n_33,program_counter_reg_rep_0_n_34,program_counter_reg_rep_0_n_35}),
        .DOBDO(NLW_program_counter_reg_rep_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_program_counter_reg_rep_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_program_counter_reg_rep_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_program_counter_reg_rep_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(program_counter_reg_rep_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_program_counter_reg_rep_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_program_counter_reg_rep_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_program_counter_reg_rep_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(program_counter_reg_rep_0_REGCEAREGCE_cooolgate_en_sig_26),
        .REGCEB(NLW_program_counter_reg_rep_0_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_program_counter_reg_rep_0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h20)) 
    program_counter_reg_rep_0_REGCEAREGCE_cooolgate_en_gate_57
       (.I0(instruction0),
        .I1(INTERNAL_RST_reg),
        .I2(instruction0),
        .O(program_counter_reg_rep_0_REGCEAREGCE_cooolgate_en_sig_26));
  LUT5 #(
    .INIT(32'h000022F2)) 
    program_counter_reg_rep_0_i_10__0
       (.I0(\program_counter[15]_i_7__0_n_0 ),
        .I1(\program_counter[4]_i_3_n_0 ),
        .I2(\program_counter_reg[4]_i_2__0_n_4 ),
        .I3(\program_counter[14]_i_2__1_n_0 ),
        .I4(INTERNAL_RST_reg),
        .O(program_counter_reg_rep_0_i_10__0_n_0));
  LUT5 #(
    .INIT(32'h000022F2)) 
    program_counter_reg_rep_0_i_11__0
       (.I0(\program_counter[15]_i_7__0_n_0 ),
        .I1(\program_counter[3]_i_2_n_0 ),
        .I2(\program_counter_reg[4]_i_2__0_n_5 ),
        .I3(\program_counter[14]_i_2__1_n_0 ),
        .I4(INTERNAL_RST_reg),
        .O(program_counter_reg_rep_0_i_11__0_n_0));
  LUT5 #(
    .INIT(32'h000022F2)) 
    program_counter_reg_rep_0_i_12__0
       (.I0(\program_counter[15]_i_7__0_n_0 ),
        .I1(\program_counter[2]_i_2_n_0 ),
        .I2(\program_counter_reg[4]_i_2__0_n_6 ),
        .I3(\program_counter[14]_i_2__1_n_0 ),
        .I4(INTERNAL_RST_reg),
        .O(program_counter_reg_rep_0_i_12__0_n_0));
  LUT5 #(
    .INIT(32'h000022F2)) 
    program_counter_reg_rep_0_i_13__0
       (.I0(\program_counter[15]_i_7__0_n_0 ),
        .I1(\program_counter[1]_i_2_n_0 ),
        .I2(\program_counter_reg[4]_i_2__0_n_7 ),
        .I3(\program_counter[14]_i_2__1_n_0 ),
        .I4(INTERNAL_RST_reg),
        .O(program_counter_reg_rep_0_i_13__0_n_0));
  LUT5 #(
    .INIT(32'h0000222F)) 
    program_counter_reg_rep_0_i_14__0
       (.I0(\program_counter[15]_i_7__0_n_0 ),
        .I1(\program_counter[0]_i_2_n_0 ),
        .I2(\program_counter_reg_n_0_[0] ),
        .I3(\program_counter[14]_i_2__1_n_0 ),
        .I4(INTERNAL_RST_reg),
        .O(program_counter_reg_rep_0_i_14__0_n_0));
  LUT4 #(
    .INIT(16'hAFAE)) 
    program_counter_reg_rep_0_i_1__0
       (.I0(INTERNAL_RST_reg),
        .I1(state[0]),
        .I2(state[2]),
        .I3(state[1]),
        .O(program_counter_reg_rep_0_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h000022F2)) 
    program_counter_reg_rep_0_i_2__0
       (.I0(\program_counter[15]_i_7__0_n_0 ),
        .I1(\program_counter[12]_i_3_n_0 ),
        .I2(\program_counter_reg[12]_i_2__0_n_4 ),
        .I3(\program_counter[14]_i_2__1_n_0 ),
        .I4(INTERNAL_RST_reg),
        .O(program_counter_reg_rep_0_i_2__0_n_0));
  LUT5 #(
    .INIT(32'h000022F2)) 
    program_counter_reg_rep_0_i_3__0
       (.I0(\program_counter[15]_i_7__0_n_0 ),
        .I1(\program_counter[11]_i_2__0_n_0 ),
        .I2(\program_counter_reg[12]_i_2__0_n_5 ),
        .I3(\program_counter[14]_i_2__1_n_0 ),
        .I4(INTERNAL_RST_reg),
        .O(program_counter_reg_rep_0_i_3__0_n_0));
  LUT5 #(
    .INIT(32'h000022F2)) 
    program_counter_reg_rep_0_i_4__0
       (.I0(\program_counter[15]_i_7__0_n_0 ),
        .I1(\program_counter[10]_i_2__0_n_0 ),
        .I2(\program_counter_reg[12]_i_2__0_n_6 ),
        .I3(\program_counter[14]_i_2__1_n_0 ),
        .I4(INTERNAL_RST_reg),
        .O(program_counter_reg_rep_0_i_4__0_n_0));
  LUT5 #(
    .INIT(32'h000022F2)) 
    program_counter_reg_rep_0_i_5__0
       (.I0(\program_counter[15]_i_7__0_n_0 ),
        .I1(\program_counter[9]_i_2__0_n_0 ),
        .I2(\program_counter_reg[12]_i_2__0_n_7 ),
        .I3(\program_counter[14]_i_2__1_n_0 ),
        .I4(INTERNAL_RST_reg),
        .O(program_counter_reg_rep_0_i_5__0_n_0));
  LUT5 #(
    .INIT(32'h000022F2)) 
    program_counter_reg_rep_0_i_6__0
       (.I0(\program_counter[15]_i_7__0_n_0 ),
        .I1(\program_counter[8]_i_3_n_0 ),
        .I2(\program_counter_reg[8]_i_2__0_n_4 ),
        .I3(\program_counter[14]_i_2__1_n_0 ),
        .I4(INTERNAL_RST_reg),
        .O(program_counter_reg_rep_0_i_6__0_n_0));
  LUT5 #(
    .INIT(32'h000022F2)) 
    program_counter_reg_rep_0_i_7__0
       (.I0(\program_counter[15]_i_7__0_n_0 ),
        .I1(\program_counter[7]_i_2__0_n_0 ),
        .I2(\program_counter_reg[8]_i_2__0_n_5 ),
        .I3(\program_counter[14]_i_2__1_n_0 ),
        .I4(INTERNAL_RST_reg),
        .O(program_counter_reg_rep_0_i_7__0_n_0));
  LUT5 #(
    .INIT(32'h000022F2)) 
    program_counter_reg_rep_0_i_8__0
       (.I0(\program_counter[15]_i_7__0_n_0 ),
        .I1(\program_counter[6]_i_2_n_0 ),
        .I2(\program_counter_reg[8]_i_2__0_n_6 ),
        .I3(\program_counter[14]_i_2__1_n_0 ),
        .I4(INTERNAL_RST_reg),
        .O(program_counter_reg_rep_0_i_8__0_n_0));
  LUT5 #(
    .INIT(32'h000022F2)) 
    program_counter_reg_rep_0_i_9__0
       (.I0(\program_counter[15]_i_7__0_n_0 ),
        .I1(\program_counter[5]_i_2_n_0 ),
        .I2(\program_counter_reg[8]_i_2__0_n_7 ),
        .I3(\program_counter[14]_i_2__1_n_0 ),
        .I4(INTERNAL_RST_reg),
        .O(program_counter_reg_rep_0_i_9__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "237568" *) 
  (* RTL_RAM_NAME = "program_counter" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0020010010010010010010010010000000000000006006006007000005000800),
    .INIT_01(256'h000000010070008008B080080080080070070060040A04004004004004004003),
    .INIT_02(256'h00000000C0000100100F000F000600000F000F00060000000000000000000000),
    .INIT_03(256'h0D0050010000000000F0FF1000000000000010000000000000007F0F0000F000),
    .INIT_04(256'hFFF00000000003000006501008080000F0000010000F000010000000000101E0),
    .INIT_05(256'h0000F000000010F0FF900000000000000100F0FF1000000000000000000040F0),
    .INIT_06(256'h0000040F0FFF0000000006000000000F000F0006000000F000000F000F000600),
    .INIT_07(256'h000000030000000000100F0FF100000000000000100F0FF10000000000000000),
    .INIT_08(256'h005400000080F0FF10000000000000001100F0FF1000000000000040F0FFF000),
    .INIT_09(256'h0080088800200F00900700000000000005F500F00800001500F000000F00F007),
    .INIT_0A(256'h06000000F000100F000F0006000000F0001F003800F0FF100000000000001090),
    .INIT_0B(256'h0300008F00000F000F0000000000F000100F000F0000000000F000100F000F00),
    .INIT_0C(256'h0040F0FFF000000400000300008200020002000100400040F0FFF00000040000),
    .INIT_0D(256'h000800F0000F0000000000F0001700F0000F0000000000F00016003800040040),
    .INIT_0E(256'h000D00F0000000000F0FF00000004000010000000D0009000900488000800388),
    .INIT_0F(256'h00000000EFF0007F00F00000000E0E0001E00F000000DD00F0FF100000000000),
    .INIT_10(256'h0F0000000000F0000100F000F00F0000000000F000060010000B20F0000F0000),
    .INIT_11(256'h0F0000000000F000000F000600F000F00F0000000000F000000F000600F000F0),
    .INIT_12(256'h0F0000000000F000000F000300F000F00F0000000000F000000F000300F000F0),
    .INIT_13(256'h00F00000F000F00F0000000000F0000800F000F00F0000000000F00000F000F0),
    .INIT_14(256'hF00F0000000000F000500000F000F00F0000000000F00000F000F00F00000000),
    .INIT_15(256'h0F0000F0000F00F0000000000F0009000500F000F00F0000000000F0000F0000),
    .INIT_16(256'h0F0000000000F0000F0000F00F0000000000F000C001900F000F00F000000000),
    .INIT_17(256'h00F00F000F00F0000000000F0000F0000F00F0000000000F000F008C00F000F0),
    .INIT_18(256'h00000F0026008300F000F00F0000000000F0000F0000F00F0000000000F00130),
    .INIT_19(256'hA00000A000000F0F0A000000600F000F00F0000000000F0000F0000F00F00000),
    .INIT_1A(256'h00000000F0FFA0000008000000F0FFA0000001000000F0FFA00000000000F0FF),
    .INIT_1B(256'h00000000000F00F00F00F00100000000F0FFA000000F00F001000000F0FFA000),
    .INIT_1C(256'h000000F0000F0000000000000F0FFA00000000F0000000F0000400F000000000),
    .INIT_1D(256'hF0020000F000000F000F00F0000000000F00000F0F0000000000F0000F000000),
    .INIT_1E(256'h08000F0F000080000000F0000000800000000F0FF10000008000010000000F00),
    .INIT_1F(256'h008000F0F000080000000008000F0F00008000000F00000F0F00008000000000),
    .INIT_20(256'h00F00F000F00000F00000040F0FFA000000F0000F00000000000000008000000),
    .INIT_21(256'h0000F0000F000000F00F000F00000F00000F000F00000F00000F000F00000F00),
    .INIT_22(256'h0F0000F00F000F00000F00000F000F00000F000A00F000F00000F00000F000F0),
    .INIT_23(256'h0F10000000000F0F0A0000000000F00F00000F000F10000F0000F00F000F0000),
    .INIT_24(256'h0000F0F00000000F0F0000F0000000000000F0FFA00000000F0000000F000030),
    .INIT_25(256'h00F000005000000F000003000000000F00005003500F30000000F000F00000F0),
    .INIT_26(256'h0F0000F0010020000FF00F100001010100000F0FF000000000000F0000060000),
    .INIT_27(256'h00F000F0001000A0F0100F00100000001D00004001D00F0000F0010070000FD0),
    .INIT_28(256'hF000100000F000F000100000F000F000100000F000F000100000F000F0001000),
    .INIT_29(256'h0F000F10010000F00F000F000100000F000F0001000A00F000F000100000F000),
    .INIT_2A(256'h10F0F0F00000000F0FF000000000F000F000F003001000000F000F10010000F0),
    .INIT_2B(256'h000000F000F00100000010F0F0F000000F00F100001200F00000000000010000),
    .INIT_2C(256'h0000000400F0000F0000000C0000F0000000F0100F00100000001010F0F0F000),
    .INIT_2D(256'hF00F000F0040020000F000F0000F00000000F600F0000F00000000F000F0000F),
    .INIT_2E(256'h0F000F004005000000F000000F000F004003000000F000000F000F0040070000),
    .INIT_2F(256'h01F040F00F0040010F0400F004000000040100400F000F004006000000F00000),
    .INIT_30(256'h00F000F00000F0000F00F000F00000F0000F00F000F00000F0000F0B00000040),
    .INIT_31(256'hF000F00000F0000F00F000F00000F00000F000F00000F00000F000F00000F000),
    .INIT_32(256'hF0FFE00000000F0000000F0000E00F00F0000000000000F0FFE000000F000000),
    .INIT_33(256'h0000000100080000000F00F00004000090000F0000000F0000F0000000000000),
    .INIT_34(256'h00000F30000F000000300F000000F000000F00000F0000F0000F00000F0000F0),
    .INIT_35(256'hF00000F0000000F000F00000F00000800F000000000F00000F600F000000000F),
    .INIT_36(256'h00000000040F0F000000000000FA000010A00F0001000000004000800000F000),
    .INIT_37(256'h0000000F0000F0000000000000F000F0000000F00040F0F00000000000F00000),
    .INIT_38(256'h00F00000F00000000000010F0FF2000000F00000000040001000001000B0000F),
    .INIT_39(256'hF00000000000F0000000F000000000000F00000F0000F0000000000F00F00F00),
    .INIT_3A(256'h00000F0100F0000000F0000000400F000000000000F00F0000F00F0000000000),
    .INIT_3B(256'h00F0000000000F00F0000000000F070000F00F0000000000F080000F00F00000),
    .INIT_3C(256'h00F0001000000F00F0000000000F00F000F0000000000F00F0000000000F00F0),
    .INIT_3D(256'h000F000070000F00F0000000000F00F000F0001000000F00F0000000000F00F0),
    .INIT_3E(256'h00F0000000000F0000800F0000F00F0000000000F0000400F0000F00F0000000),
    .INIT_3F(256'h0300F0000F00F0000000000F0010100F0000F00F0000000000F0000400F0000F),
    .INIT_40(256'hF00000000040F0FF2000000F00000000080000100F0000F00F0000000000F002),
    .INIT_41(256'h0007000010700F0000F00000F000A6000010600F0000F00000F0004000010400),
    .INIT_42(256'h00F00000F000000000000F00F0000F00000F00F0009000010900F0000F10000F),
    .INIT_43(256'h000000F00F00F00000000000000000000F00000F0000F0000000000F00F00F00),
    .INIT_44(256'h0000F00000000F0F0A000000001000F0000F0000000F0000000F00F000000000),
    .INIT_45(256'h000F000F0000010000000F0FFA00000000000000000F0000000FA00F00000000),
    .INIT_46(256'h000F0F0000000000F000F100100040F0000F000000000000F0000F0000000000),
    .INIT_47(256'h000F0FF100000000F00000F000000F00000F00000000001000000F000F100100),
    .INIT_48(256'h010F0F0A0000000000000010002000010200F00F0000F00000F00F0000000010),
    .INIT_49(256'h00F00010F0F0F000000A00F0000000000000000010F0F0F0000004000040400F),
    .INIT_4A(256'h000FC00F0000F00000F00060000F0000000F0000F0000000000000F000F00000),
    .INIT_4B(256'h00040000F0000F00000F000FF00F0000F00000F000D000040D00F0000F00000F),
    .INIT_4C(256'h900F0000F00000F0002000040200F0000F00000F000F200F0000F00000F00000),
    .INIT_4D(256'h0000F000F000100000F000F000100000F0FFB000000000900F0000F00000F000),
    .INIT_4E(256'h00F000100000F000F000100000F000F000100000F000F000100000F000F00010),
    .INIT_4F(256'hF00000F00F000F1001000000F00000F00F000F000100000F000F0001000A00F0),
    .INIT_50(256'h0F000F1001000000F00000F00F000F1001000000F00000F00F000F1001000000),
    .INIT_51(256'h00F000000F00000F000000F00000F003001000000F000F1001000000F00000F0),
    .INIT_52(256'h0000010000F000000000100080000040009000040900F0FF000000000000F000),
    .INIT_53(256'h0F00000000000000F0000F0000000F0000F00000F0000000F000000000F0FFC0),
    .INIT_54(256'h0F0000000F0000600F00F0000000000F0FF6000000F00000000F0000C000F000),
    .INIT_55(256'hF000000F00F00002000020000F0000000F0000F0000000000000F0FF60000000),
    .INIT_56(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_57(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_58(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_59(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_60(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_61(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_62(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_63(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_64(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_65(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_66(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_67(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_68(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_69(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_70(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_71(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_72(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_73(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_74(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_75(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_76(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_77(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_78(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_79(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    program_counter_reg_rep_1
       (.ADDRARDADDR({1'b1,program_counter_reg_rep_0_i_2__0_n_0,program_counter_reg_rep_0_i_3__0_n_0,program_counter_reg_rep_0_i_4__0_n_0,program_counter_reg_rep_0_i_5__0_n_0,program_counter_reg_rep_0_i_6__0_n_0,program_counter_reg_rep_0_i_7__0_n_0,program_counter_reg_rep_0_i_8__0_n_0,program_counter_reg_rep_0_i_9__0_n_0,program_counter_reg_rep_0_i_10__0_n_0,program_counter_reg_rep_0_i_11__0_n_0,program_counter_reg_rep_0_i_12__0_n_0,program_counter_reg_rep_0_i_13__0_n_0,program_counter_reg_rep_0_i_14__0_n_0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_program_counter_reg_rep_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_program_counter_reg_rep_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_program_counter_reg_rep_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_program_counter_reg_rep_1_DOADO_UNCONNECTED[31:4],program_counter_reg_rep_1_n_32,program_counter_reg_rep_1_n_33,program_counter_reg_rep_1_n_34,program_counter_reg_rep_1_n_35}),
        .DOBDO(NLW_program_counter_reg_rep_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_program_counter_reg_rep_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_program_counter_reg_rep_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_program_counter_reg_rep_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(program_counter_reg_rep_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_program_counter_reg_rep_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_program_counter_reg_rep_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_program_counter_reg_rep_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(instruction0),
        .REGCEB(NLW_program_counter_reg_rep_1_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_program_counter_reg_rep_1_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "237568" *) 
  (* RTL_RAM_NAME = "program_counter" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0020020020000000000000000000001000000000000000000000000000000200),
    .INIT_01(256'h8008008080000020025020020020020020020020020002002002002002402202),
    .INIT_02(256'h0000000800080000000F000F000200000F000F00020000800800800800800800),
    .INIT_03(256'h010010010010000800F0FF400000004000000000000000008008000F0800F008),
    .INIT_04(256'hFFC00000000002000002000002020000F0000020000F00002000000000000210),
    .INIT_05(256'h0000F000008020F0FFD00000080040000200F0FF4000000040000000000020F0),
    .INIT_06(256'h0000020F0FFC0000008002000000000F000F0002000000F000000F000F000200),
    .INIT_07(256'h000000020000000000200F0FF400000080040000200F0FF40000008004000000),
    .INIT_08(256'h000200808020F0FFE0000000004008087200F0FF4000000040000020F0FFC000),
    .INIT_09(256'h80200233003002002002000080800808023200F00200000200F008000300F002),
    .INIT_0A(256'h02000000F000000F000F0002000000F00002002300F0FF400000004000000020),
    .INIT_0B(256'h0200003208000F000F0000000000F000000F000F0000000000F000000F000F00),
    .INIT_0C(256'h8020F0FFC000000200000200003308030083080300208020F0FFC00000020000),
    .INIT_0D(256'h080300F0000F0000000000F0000300F0000F0000000000F00003002308030020),
    .INIT_0E(256'h000300F0080000800F0FF5000000200000000000030083080300233080300233),
    .INIT_0F(256'h000000803334080300F008000083430000300F0080003300F0FF400000080040),
    .INIT_10(256'h0F0000000000F0000000F000F00F0000000000F000020000000020F0800F0080),
    .INIT_11(256'h0F0000000000F000000F000200F000F00F0000000000F000000F000200F000F0),
    .INIT_12(256'h0F0000000000F000000F000200F000F00F0000000000F000000F000200F000F0),
    .INIT_13(256'h00F00000F000F00F0000000000F0000200F000F00F0000000000F00000F000F0),
    .INIT_14(256'hF00F0000000000F000500000F000F00F0000000000F00000F000F00F00000000),
    .INIT_15(256'h0F0000F0000F00F0000000000F0005000500F000F00F0000000000F0000F0000),
    .INIT_16(256'h0F0000000000F0000F0000F00F0000000000F0005000500F000F00F000000000),
    .INIT_17(256'h00500F000F00F0000000000F0000F0000F00F0000000000F0005002500F000F0),
    .INIT_18(256'h00000F0006002600F000F00F0000000000F0000F0000F00F0000000000F00060),
    .INIT_19(256'h7000000000000F0F07000000600F000F00F0000000000F0000F0000F00F00000),
    .INIT_1A(256'h00000000F0FF70000002000000F0FF70000002000000F0FF700001000000F0FF),
    .INIT_1B(256'h00000000000F00F00F00F00000000000F0FF7000000F00F000000000F0FF7000),
    .INIT_1C(256'h000000F0000F0000000000000F0FF700000000F0000000F0000700F000000000),
    .INIT_1D(256'hF0000000F000000F000F00F0000000000F00000F0F0800000070F0000F000000),
    .INIT_1E(256'h02000F0F000020000000F0000000200000000F0FF80000002000020000000F00),
    .INIT_1F(256'h002000F0F000020000000002000F0F00002000000F80000F0F00002000000000),
    .INIT_20(256'h00F00F000F00000F00500020F0FF9000000F0000F00000000000000002000080),
    .INIT_21(256'h0000F0000F0F0000F00F000F00000F00000F000F00000F00000F000F00000F00),
    .INIT_22(256'h0F0000F00F000F00000F00100F000F00000F000000F000F00000F00000F000F0),
    .INIT_23(256'h0F00000000000F0F070000000000F00F00000F000F00000F0000F00F000F0000),
    .INIT_24(256'h0000F0F0800000080F0000F0000000000000F0FF700000000F0000000F000090),
    .INIT_25(256'h00F000002000000F000002000000000F00009000900F00000000F000F00000F0),
    .INIT_26(256'h0F0000F0000020000F900F000000000000000F0FFC00008000000F0000020000),
    .INIT_27(256'h00F000F000000090F0000F00000000000900002000900F0000F0000020000F90),
    .INIT_28(256'hF000000200F000F000000000F000F000000000F000F000000600F000F0000008),
    .INIT_29(256'h0F000F00000000F00F000F000000100F000F0000000000F000F000000400F000),
    .INIT_2A(256'h20F0F0C00000000F0FFC00008000F000F000F000000000000F000F00000000F0),
    .INIT_2B(256'h000B00F000F00000000020F0F0C000000A00F000000B00F00000000000000000),
    .INIT_2C(256'h0000000B00F0000F0000008A0000F0000000F0000F00000000000020F0F0C000),
    .INIT_2D(256'hF00F000F0020020000FC00F0000F00000000FB00F0000F00000000FC00F0000F),
    .INIT_2E(256'h0F000F002002000000F000000F000F002002000000F000000F000F0020020000),
    .INIT_2F(256'h00B020B00F0020000F0200F002000000020000200F000F002002000000F00000),
    .INIT_30(256'h00F000F00000F0000F00F000F00000F0000F00F000F00000F0000F0ACC000020),
    .INIT_31(256'hF000F00000F0000F00F000F00000F00400F000F00000F00200F000F00000F000),
    .INIT_32(256'hF0FFC00000000F0000000F0000C00F00F0000000000000F0FFC000000F000000),
    .INIT_33(256'h0000000200020000000F00F000020000C0000F0000000F0000F0000000000000),
    .INIT_34(256'h00000FD0000F000000D00F000000F000000F00000F0000F0000F00000F0000F0),
    .INIT_35(256'hF00000F0000000F000F00000F00000D00F000000000F00000FD00F000000000F),
    .INIT_36(256'h00000000020F0F0E0000000000FD000020D00F0000000000002000D00000F000),
    .INIT_37(256'h0000000F0000F0000000000000F000F0000000F00020F0F0E000000E00F00000),
    .INIT_38(256'h00F00000F00000000000000F0FF0000000F00000000020000000002000D0000F),
    .INIT_39(256'hF00000000000F0000000F000000000000F00000F0000F0000000000F00F00F00),
    .INIT_3A(256'h00000F0000F0000000F0000000200F000000000000F00F0000F00F0000000000),
    .INIT_3B(256'h00F0000000000F00F0000000000F020000F00F0000000000F020000F00F00000),
    .INIT_3C(256'h00F0000000000F00F0000000000F00F000F0000000000F00F0000000000F00F0),
    .INIT_3D(256'h000F000020000F00F0000000000F00F000F0000000000F00F0000000000F00F0),
    .INIT_3E(256'h00F0000000000F0000200F0000F00F0000000000F0000200F0000F00F0000000),
    .INIT_3F(256'h0200F0000F00F0000000000F0000000F0000F00F0000000000F0000200F0000F),
    .INIT_40(256'hF00000000020F0FF2000000F00000000020000200F0000F00F0000000000F000),
    .INIT_41(256'h0010000000000F0000F00000F00000000000000F0000F00000F0080000000000),
    .INIT_42(256'h00F00000F000000000200F00F0000F00000F0000000000000000F0000F00000F),
    .INIT_43(256'h000000F00F00F00000000000000000000F00000F0000F0000000000F00F00F00),
    .INIT_44(256'h0000F00000000F0F07000000000200F0000F0000000F0080000F00F000000000),
    .INIT_45(256'h000F000F0000000000000F0FF700000000000000000F0000000F100F00000000),
    .INIT_46(256'h000F0F0800000000F000F000000010F0000F000000000000F0000F0000000000),
    .INIT_47(256'h200F0FF800000000F00000F000000F00000F00000000000000000F000F000000),
    .INIT_48(256'h000F0F040000000000000000002000000200F00F0000F00000F0000002000000),
    .INIT_49(256'h00F00020F0F0C000000200F0000000000000000020F0F0C0000002000020200F),
    .INIT_4A(256'h000F200F0000F00000F00020000F0000000F0000F0000000000000F000F00000),
    .INIT_4B(256'h00020300F0000F00000F000F200F0000F00000F0022000020200F0000F00000F),
    .INIT_4C(256'h400F0000F00000F0083000020300F0000F00000F000F300F0000F00000F00430),
    .INIT_4D(256'h0600F000F000000800F000F000000000F0FF4000000000400F0000F00000F000),
    .INIT_4E(256'h00F000000400F000F000000200F000F000000000F000F000000000F000F00000),
    .INIT_4F(256'hF00000F00F000F0000000000F00000F00F000F000000100F000F0000000000F0),
    .INIT_50(256'h0F000F0000000000F00000F00F000F0000000000F00000F00F000F0000000000),
    .INIT_51(256'h00F000000F00000F000000F00000F000000000000F000F0000000000F00000F0),
    .INIT_52(256'h0000000000F000000000000020000020004000020400F0FFC00008000000F000),
    .INIT_53(256'h0F00000000000000F0000F0000000F0000F50000F0000000F000000000F0FF40),
    .INIT_54(256'h0F0000000F0000500F00F0000000000F0FF5000000F00000000F00004550F000),
    .INIT_55(256'hF000000F00F00002000050000F0000000F0000F0000000000000F0FF50000000),
    .INIT_56(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_57(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_58(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_59(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_60(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_61(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_62(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_63(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_64(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_65(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_66(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_67(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_68(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_69(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_70(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_71(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_72(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_73(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_74(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_75(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_76(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_77(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_78(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_79(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    program_counter_reg_rep_2
       (.ADDRARDADDR({1'b1,program_counter_reg_rep_0_i_2__0_n_0,program_counter_reg_rep_0_i_3__0_n_0,program_counter_reg_rep_0_i_4__0_n_0,program_counter_reg_rep_0_i_5__0_n_0,program_counter_reg_rep_0_i_6__0_n_0,program_counter_reg_rep_0_i_7__0_n_0,program_counter_reg_rep_0_i_8__0_n_0,program_counter_reg_rep_0_i_9__0_n_0,program_counter_reg_rep_0_i_10__0_n_0,program_counter_reg_rep_0_i_11__0_n_0,program_counter_reg_rep_0_i_12__0_n_0,program_counter_reg_rep_0_i_13__0_n_0,program_counter_reg_rep_0_i_14__0_n_0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_program_counter_reg_rep_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_program_counter_reg_rep_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_program_counter_reg_rep_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_program_counter_reg_rep_2_DOADO_UNCONNECTED[31:4],program_counter_reg_rep_2_n_32,program_counter_reg_rep_2_n_33,program_counter_reg_rep_2_n_34,program_counter_reg_rep_2_n_35}),
        .DOBDO(NLW_program_counter_reg_rep_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_program_counter_reg_rep_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_program_counter_reg_rep_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_program_counter_reg_rep_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(program_counter_reg_rep_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_program_counter_reg_rep_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_program_counter_reg_rep_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_program_counter_reg_rep_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(instruction0),
        .REGCEB(NLW_program_counter_reg_rep_2_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_program_counter_reg_rep_2_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "237568" *) 
  (* RTL_RAM_NAME = "program_counter" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "12" *) 
  (* bram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000C00000000000000000000),
    .INIT_02(256'h0000000000000000000F000F000000000F000F00000000000000000000000000),
    .INIT_03(256'h000000000000000000F0FF000000000000000000000000000000000F0000F000),
    .INIT_04(256'hFF000000000000000000000000000000F0000000000F00000000000000000000),
    .INIT_05(256'h0000F000000000F0FF000000000000000000F0FF0000000000000000000000F0),
    .INIT_06(256'h0000000F0FF00000000000000000000F000F0000000000F000000F000F000000),
    .INIT_07(256'h000000000000000000000F0FF000000000000000000F0FF00000000000000000),
    .INIT_08(256'h000000000000F0FF00000000000000002000F0FF0000000000000000F0FF0000),
    .INIT_09(256'h00000000000000000000000000000000000000F00000000000F000000000F000),
    .INIT_0A(256'h00000000F000000F000F0000000000F00000000000F0FF000000000000000000),
    .INIT_0B(256'h0000000000000F000F0000000000F000000F000F0000000000F000000F000F00),
    .INIT_0C(256'h0000F0FF0000000000000000000000000000000000000000F0FF000000000000),
    .INIT_0D(256'h000000F0000F0000000000F0000000F0000F0000000000F00000000000000000),
    .INIT_0E(256'h000000F0000000000F0FF1000000000000000000000000000000000000000000),
    .INIT_0F(256'h000000000000000000F000000000000000000F0000000000F0FF000000000000),
    .INIT_10(256'h0F0000000000F0000000F000F00F0000000000F000000000000000F0000F0000),
    .INIT_11(256'h0F0000000000F000000F000000F000F00F0000000000F000000F000000F000F0),
    .INIT_12(256'h0F0000000000F000000F000000F000F00F0000000000F000000F000000F000F0),
    .INIT_13(256'h00F00000F000F00F0000000000F0000000F000F00F0000000000F00500F000F0),
    .INIT_14(256'hF00F0000000000F000000000F000F00F0000000000F00000F000F00F00000000),
    .INIT_15(256'h0F0000F0000F00F0000000000F0000000000F000F00F0000000000F0000F0000),
    .INIT_16(256'h0F0000000000F0000F0000F00F0000000000F0000000000F000F00F000000000),
    .INIT_17(256'h00000F000F00F0000000000F0000F0000F00F0000000000F0000000000F000F0),
    .INIT_18(256'h00000F0000000000F000F00F0000000000F0000F0000F00F0000000000F00000),
    .INIT_19(256'h000000C000000F0F00000000000F000F00F0000000000F0000F0000F00F00000),
    .INIT_1A(256'h00000000F0FF00000000000000F0FF00000000000000F0FF000000000000F0FF),
    .INIT_1B(256'h00000000000F00F00F00F00000000000F0FF0000000F00F000000000F0FF0000),
    .INIT_1C(256'h000000F0000F0000000000000F0FF000000000F0000000F0000000F000000000),
    .INIT_1D(256'hF0000000F000000F000F00F0000000000F00000F0F0000000000F0000F000000),
    .INIT_1E(256'h00000F0F000000000000F0000000000000000F0FF00000000000000000000F00),
    .INIT_1F(256'h000000F0F000000000000000000F0F00000000000F00000F0F00000000000000),
    .INIT_20(256'h00F00F000F00000F00400000F0FF0000000F0000F00000000000000000000000),
    .INIT_21(256'h0000F0000F0F0000F00F000F00000F00400F000F00000F00000F000F00000F00),
    .INIT_22(256'h0F0000F00F000F00000F00000F000F00000F000C00F000F00000F00000F000F0),
    .INIT_23(256'h0F00000000000F0F000000000000F00F00000F000F00000F0000F00F000F0000),
    .INIT_24(256'h0000F0F0000000000F0000F0000000000000F0FF000000000F0000000F000000),
    .INIT_25(256'h00F000000000000F000000000000000F00000000000F00000000F000F00000F0),
    .INIT_26(256'h0F0000F0000000000F000F000000000000000F0FF000000000000F0000000000),
    .INIT_27(256'h00F000F000000000F0000F00000000000000000000000F0000F0000000000F00),
    .INIT_28(256'hF000000000F000F000000000F000F000000000F000F000000000F000F0000000),
    .INIT_29(256'h0F000F00000000F00F000F000000000F000F0000000C00F000F000000000F000),
    .INIT_2A(256'h00F0F0000000000F0FF000000000F000F000F000000000000F000F00000000F0),
    .INIT_2B(256'h000000F000F00000000000F0F00000000000F000000000F00000000000000000),
    .INIT_2C(256'h0000000000F0000F000000000000F0000000F0000F00000000000000F0F00000),
    .INIT_2D(256'hF00F000F0000000000F000F0000F00000000F000F0000F00000000F000F0000F),
    .INIT_2E(256'h0F000F000000000000F000000F000F000000000000F000000F000F0000000000),
    .INIT_2F(256'h000000000F0000000F0000F000000000000000000F000F000000000000F00000),
    .INIT_30(256'h00F000F00000F0000F00F000F00000F0000F00F000F00000F0000F0000000000),
    .INIT_31(256'hF000F00000F0000F00F000F00000F00000F000F00000F00000F000F00000F000),
    .INIT_32(256'hF0FF000000000F0000000F0000000F00F0000000000000F0FF0000000F000000),
    .INIT_33(256'h0000000000000000000F00F00000000000000F0000000F0000F0000000000000),
    .INIT_34(256'h00000F00000F000000000F000000F000000F00000F0000F0000F00000F0000F0),
    .INIT_35(256'hF00000F0000000F000F00000F00000000F000000000F00000F000F000000000F),
    .INIT_36(256'h00000000000F0F000000000000F0000000000F0000000000000000000000F000),
    .INIT_37(256'h0000000F0000F0000000000000F000F0000000F00000F0F00000000000F00000),
    .INIT_38(256'h00F00000F00000000000000F0FF1000000F0000000000000000000000000000F),
    .INIT_39(256'hF000F0000000F0000000F000000000000F00000F0000F0000000000F00F00F00),
    .INIT_3A(256'h00000F0000F0000000F0000000000F000000000000F00F0000F00F0000000000),
    .INIT_3B(256'h00F0000000000F00F0000000000F000000F00F0000000000F000000F00F00000),
    .INIT_3C(256'h00F0000000000F00F0000000000F00F000F0000000000F00F0000000000F00F0),
    .INIT_3D(256'h000F000000000F00F0000000000F00F000F0000000000F00F0000000000F00F0),
    .INIT_3E(256'h00F0000000000F0000000F0000F00F0000000000F0000000F0000F00F0000000),
    .INIT_3F(256'h0000F0000F00F0000000000F0000000F0000F00F0000000000F0000000F0000F),
    .INIT_40(256'hF00000000000F0FF1000000F00000000000000000F0000F00F0000000000F000),
    .INIT_41(256'h0001000000100F0000F00000F000C1000000100F0000F00000F0001000000100),
    .INIT_42(256'h00F00000F000000000100F00F0000F00000F0000001000000100F0000F00000F),
    .INIT_43(256'h000000F00F00F00000000000000000000F00000F0000F0000000000F00F00F00),
    .INIT_44(256'h0000F00000000F0F00000000000100F0000F0000000F0000000F00F000000000),
    .INIT_45(256'h000F000F0000000000000F0FF000000000000000000F0000000F100F00000000),
    .INIT_46(256'h000F0F0000000000F000F000000010F0000F000000000000F0000F0000000000),
    .INIT_47(256'h100F0FF000000000F00000F000000F00000F00000000000000000F000F000000),
    .INIT_48(256'h000F0F010000000000000000001000000100F00F0000F00000F0000001000000),
    .INIT_49(256'h00F00000F0F00000000100F0000000000000000000F0F000000001000000100F),
    .INIT_4A(256'h000F100F0000F00000F00010000F0000000F0000F0000000000000F000F00000),
    .INIT_4B(256'h00000100F0000F00000F000F100F0000F00000F0001000000100F0000F00000F),
    .INIT_4C(256'h100F0000F00000F0001000000100F0000F00000F000F100F0000F00000F00010),
    .INIT_4D(256'h0000F000F000000000F000F000000000F0FF1000000000100F0000F00000F000),
    .INIT_4E(256'h00F000000000F000F000000000F000F000000000F000F000000000F000F00000),
    .INIT_4F(256'hF00000F00F000F0000000000F00000F00F000F000000000F000F0000000C00F0),
    .INIT_50(256'h0F000F0000000000F00000F00F000F0000000000F00000F00F000F0000000000),
    .INIT_51(256'h00F000000F00000F000000F00000F000000000000F000F0000000000F00000F0),
    .INIT_52(256'h0000000000F000000000000000000000001000000100F0FF000000000000F000),
    .INIT_53(256'h0F00000000000000F0000F0000000F0000F10000F0000000F000000000F0FF10),
    .INIT_54(256'h0F0000000F0000100F00F0000000000F0FF1000000F00000000F00001110F000),
    .INIT_55(256'hF000000F00F00000000010000F0000000F0000F0000000000000F0FF10000000),
    .INIT_56(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_57(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_58(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_59(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_60(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_61(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_62(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_63(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_64(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_65(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_66(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_67(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_68(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_69(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_70(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_71(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_72(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_73(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_74(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_75(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_76(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_77(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_78(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_79(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    program_counter_reg_rep_3
       (.ADDRARDADDR({1'b1,program_counter_reg_rep_0_i_2__0_n_0,program_counter_reg_rep_0_i_3__0_n_0,program_counter_reg_rep_0_i_4__0_n_0,program_counter_reg_rep_0_i_5__0_n_0,program_counter_reg_rep_0_i_6__0_n_0,program_counter_reg_rep_0_i_7__0_n_0,program_counter_reg_rep_0_i_8__0_n_0,program_counter_reg_rep_0_i_9__0_n_0,program_counter_reg_rep_0_i_10__0_n_0,program_counter_reg_rep_0_i_11__0_n_0,program_counter_reg_rep_0_i_12__0_n_0,program_counter_reg_rep_0_i_13__0_n_0,program_counter_reg_rep_0_i_14__0_n_0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_program_counter_reg_rep_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_program_counter_reg_rep_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_program_counter_reg_rep_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_program_counter_reg_rep_3_DOADO_UNCONNECTED[31:4],program_counter_reg_rep_3_n_32,program_counter_reg_rep_3_n_33,program_counter_reg_rep_3_n_34,program_counter_reg_rep_3_n_35}),
        .DOBDO(NLW_program_counter_reg_rep_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_program_counter_reg_rep_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_program_counter_reg_rep_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_program_counter_reg_rep_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(program_counter_reg_rep_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_program_counter_reg_rep_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_program_counter_reg_rep_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_program_counter_reg_rep_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(instruction0),
        .REGCEB(NLW_program_counter_reg_rep_3_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_program_counter_reg_rep_3_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* POWER_OPTED_CE = "REGCEAREGCE=AUG" *) 
  (* RTL_RAM_BITS = "237568" *) 
  (* RTL_RAM_NAME = "program_counter" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "16" *) 
  (* bram_slice_end = "19" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0200200200200200200200200200200200200200200200200200200200200300),
    .INIT_01(256'h4024024030034200200200200200200200200200208020020020020020020020),
    .INIT_02(256'h3303328482842028023388330330330233883303303302402402402402402402),
    .INIT_03(256'h0080080080080284333333034330334333320020020020024024003324833284),
    .INIT_04(256'h3303433033033033332002028020288330334202883303340200200200200008),
    .INIT_05(256'h2883303302420333330343328433433330333333034330334333320020020333),
    .INIT_06(256'h0200203333303433284330330333323388330330332883303302338833033033),
    .INIT_07(256'h3033033033332002000333333034332843343333033333303433284334333320),
    .INIT_08(256'h3308284242033333034334333382842400333333034330334333320333330343),
    .INIT_09(256'h4082800080080080080080284242842400088332803328088332843308833280),
    .INIT_0A(256'h3033288330330233883303303328833033082800333333034330334333320002),
    .INIT_0B(256'h3033330024023388330330332883303302338833033033288330330233883303),
    .INIT_0C(256'h4203333303433280330330333300240828402408280242033333034332803303),
    .INIT_0D(256'h2408833288330330332883303308833288330330332883303308280024082802),
    .INIT_0E(256'h3338833284332843333330343328033280334333382840240828000240828000),
    .INIT_0F(256'h3033284800002408833284332840088280883328433000333333034332843343),
    .INIT_10(256'h3328433033284332802338833833284330332843328024036740033248332843),
    .INIT_11(256'h3328433033284332883303302338833833284330332843328833033023388338),
    .INIT_12(256'h3328433033284332883303302338833833284330332843328833033023388338),
    .INIT_13(256'h2843302338833833284330332843328023388338332843303328433023388338),
    .INIT_14(256'h3833284330332843308280233883383328433033284330233883383328433033),
    .INIT_15(256'h8433833288338332843303328433082800233883383328433033284338332883),
    .INIT_16(256'h3328433033284338332883383328433033284330828002338833833284330332),
    .INIT_17(256'h8002338833833284330332843383328833833284330332843308280023388338),
    .INIT_18(256'h0332843308280023388338332843303328433833288338332843303328433082),
    .INIT_19(256'h0343380333333333303433330233883383328433033284338332883383328433),
    .INIT_1A(256'h3033333333330343328033333333330343328033333333330343303333333333),
    .INIT_1B(256'h4024284248338338332843303303303333330343383328433033333333330343),
    .INIT_1C(256'h3328433248332843303328433333303433288332843328433338833284332842),
    .INIT_1D(256'h4330332843333233883383328433033284332033333034333303324833284330),
    .INIT_1E(256'h2098333322280333302843674222080367433333303433280332803303383328),
    .INIT_1F(256'h2209833332228033330022209833332228033330808898333322280333308022),
    .INIT_20(256'h2842338833033284330242033333034332843328433333674209822280367402),
    .INIT_21(256'h3328433833803328423388330332843302338833033284330233883303328433),
    .INIT_22(256'h8433284233883303328433023388330332843380233883303328433023388330),
    .INIT_23(256'h3303328424033333303433332483328433023388330332843328423388330332),
    .INIT_24(256'h3203333303433330332483328433033284333333034332883328433284333388),
    .INIT_25(256'h8332843303328833284330332843328433330240883303328423388330332843),
    .INIT_26(256'h3328833284330332848833033284240367433333303433033288332843303328),
    .INIT_27(256'h2338833033033003324833284330332840674202848833288332843303328488),
    .INIT_28(256'h3033033023388330330330233883303303302338833033033023388330330330),
    .INIT_29(256'h3388330330332842338833033033023388330330338023388330330330233883),
    .INIT_2A(256'h0333330343333333333034330338033803380330330333323388330330332842),
    .INIT_2B(256'h3330233883328433433203333303433338833033284883328433284240240242),
    .INIT_2C(256'h0334330883328833033433002483328433033248332843303328420333330343),
    .INIT_2D(256'h4233883328033033284883328833033433284883328833033433284883328833),
    .INIT_2E(256'h3388332803303328833033423388332803303328833033423388332803303328),
    .INIT_2F(256'h8402008833280330332083328033033280242802338833280330332883303342),
    .INIT_30(256'h2338833033284332842338833033284332842338833033284332843000674202),
    .INIT_31(256'h3883303328433284233883303328433023388330332843302338833033284330),
    .INIT_32(256'h3333034332883328433284333388332843328424024033333303433284333323),
    .INIT_33(256'h4036742082803674303328433280367402483328433033248332843303328433),
    .INIT_34(256'h0332840248332843308833284338024288330332842483328833033284332842),
    .INIT_35(256'h3033284332842338833033284332848833284332883303328488332843328833),
    .INIT_36(256'h2842402420333330343333242840674200883382803303674202840240233883),
    .INIT_37(256'h2843303324833284330332842338833284332843320333330343333883328433),
    .INIT_38(256'h8330332843303303302420333330343328433333674208280367420284024833),
    .INIT_39(256'h4338033024833284338332843302428833033284248332843302483383383328),
    .INIT_3A(256'h0332842083328433833284330208332843328424833833288338332843303328),
    .INIT_3B(256'h8330330332883383328433033284202883383328433033284202883383328433),
    .INIT_3C(256'h8330330332883383328433033284233883303303328833833284330332842338),
    .INIT_3D(256'h3284330202883383328433033284233883303303328833833284330332842338),
    .INIT_3E(256'h8332843303328433020833288338332843303328433020833288338332843303),
    .INIT_3F(256'h2083328833833284330332843302083328833833284330332843302083328833),
    .INIT_40(256'h3284330242033333034332843333367420284208332883383328433033284330),
    .INIT_41(256'h3300674200883328833033284338006742008833288330332843300674200883),
    .INIT_42(256'h8330332843303303308833833288330332843303300674200883328833033284),
    .INIT_43(256'h3024833833833284330330332842428833033284248332843302483383383328),
    .INIT_44(256'h2483328433033333303433332408833288332843328433024833833284332843),
    .INIT_45(256'h4233883328433033284333333034332843333242883328433284883328433284),
    .INIT_46(256'h2033333034333323388330330330033248332843303328433248332843303328),
    .INIT_47(256'h0333333034332883303328433288330332843303328433033332338833033033),
    .INIT_48(256'h2033333034333333036742028406742008833833288330332843303300674200),
    .INIT_49(256'h2843320333330343333883328433284240240242033333034333306742008833),
    .INIT_4A(256'h3380883328833033284330024833284330332483328433033284233883328433),
    .INIT_4B(256'h7420088332883303328433808833288330332843300674200883328833033284),
    .INIT_4C(256'h8833288330332843300674200883328833033284338088332883303328433006),
    .INIT_4D(256'h3023388330330330233883303303303333330343303333883328833033284330),
    .INIT_4E(256'h8330330330233883303303302338833033033023388330330330233883303303),
    .INIT_4F(256'h3033284233883303303328833033284233883303303302338833033033802338),
    .INIT_50(256'h3388330330332883303328423388330330332883303328423388330330332883),
    .INIT_51(256'h2843328833033284332883303328433033033332338833033033288330332842),
    .INIT_52(256'h4332803328433333674208280367420284067420003333330343303328833033),
    .INIT_53(256'h3328433033284303328833284332843328482883328433284240367433333303),
    .INIT_54(256'h3328433284333388332843328424033333303433284333324284367400033248),
    .INIT_55(256'hF674303328433280367402483328433033248332843303328433333303433288),
    .INIT_56(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_57(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_58(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_59(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_60(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_61(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_62(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_63(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_64(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_65(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_66(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_67(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_68(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_69(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_70(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_71(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_72(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_73(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_74(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_75(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_76(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_77(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_78(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_79(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    program_counter_reg_rep_4
       (.ADDRARDADDR({1'b1,program_counter_reg_rep_0_i_2__0_n_0,program_counter_reg_rep_0_i_3__0_n_0,program_counter_reg_rep_0_i_4__0_n_0,program_counter_reg_rep_0_i_5__0_n_0,program_counter_reg_rep_0_i_6__0_n_0,program_counter_reg_rep_0_i_7__0_n_0,program_counter_reg_rep_0_i_8__0_n_0,program_counter_reg_rep_0_i_9__0_n_0,program_counter_reg_rep_0_i_10__0_n_0,program_counter_reg_rep_0_i_11__0_n_0,program_counter_reg_rep_0_i_12__0_n_0,program_counter_reg_rep_0_i_13__0_n_0,program_counter_reg_rep_0_i_14__0_n_0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_program_counter_reg_rep_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_program_counter_reg_rep_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_program_counter_reg_rep_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_program_counter_reg_rep_4_DOADO_UNCONNECTED[31:4],address_a}),
        .DOBDO(NLW_program_counter_reg_rep_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_program_counter_reg_rep_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_program_counter_reg_rep_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_program_counter_reg_rep_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(program_counter_reg_rep_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_program_counter_reg_rep_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_program_counter_reg_rep_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_program_counter_reg_rep_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(program_counter_reg_rep_0_REGCEAREGCE_cooolgate_en_sig_26),
        .REGCEB(NLW_program_counter_reg_rep_4_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_program_counter_reg_rep_4_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* POWER_OPTED_CE = "REGCEAREGCE=AUG" *) 
  (* RTL_RAM_BITS = "237568" *) 
  (* RTL_RAM_NAME = "program_counter" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "20" *) 
  (* bram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h8028028028028028028028028028028028028028028028028028028028028343),
    .INIT_01(256'h2802802830647028028028028028028028028028028802802802802802802802),
    .INIT_02(256'h3083082808280282808328238308308083282383083080280280280280280280),
    .INIT_03(256'h00000000000008283637336473083083030028028028028028028083028A3828),
    .INIT_04(256'h3364730830830830300280282802828238308028282383080028028028028000),
    .INIT_05(256'h8282383080282637336473082830830300363733647308308303002802882637),
    .INIT_06(256'h8028826373364730828308308303008328238308308282383080832823830830),
    .INIT_07(256'h0830830830300280280363733647308283083030036373364730828308303002),
    .INIT_08(256'h3080828028263733647308303008280280363733647308308303082637336473),
    .INIT_09(256'h2808280000000000000000828028280280008A38283082808A382830808A3828),
    .INIT_0A(256'h0830828238308083282383083082823830808280363733647308308303002800),
    .INIT_0B(256'h0830300002808328238308308282383080832823830830828238308083282383),
    .INIT_0C(256'h2826373364730828308308303000028082800280828028263733647308283083),
    .INIT_0D(256'h02808A38282383083082823830808A3828238308308282383080828002808280),
    .INIT_0E(256'h03008A3828308283637336473082830828308303008280028082800028082800),
    .INIT_0F(256'h08308280800002808A382830828000882808A382830800363733647308283083),
    .INIT_10(256'hA3828308308283082808328238A3828308308283082802830430083028A38283),
    .INIT_11(256'hA3828308308283082823830808328238A3828308308283082823830808328238),
    .INIT_12(256'hA3828308308283082823830808328238A3828308308283082823830808328238),
    .INIT_13(256'h82830808328238A3828308308283082808328238A38283083082830808328238),
    .INIT_14(256'h38A382830830828308082808328238A38283083082830808328238A382830830),
    .INIT_15(256'h28308A3828238A3828308308283080828008328238A382830830828308A38282),
    .INIT_16(256'hA382830830828308A3828238A3828308308283080828008328238A3828308308),
    .INIT_17(256'h28008328238A382830830828308A3828238A3828308308283080828008328238),
    .INIT_18(256'h8308283080828008328238A382830830828308A3828238A38283083082830808),
    .INIT_19(256'h647308830303637336473030008328238A382830830828308A3828238A382830),
    .INIT_1A(256'h0830303637336473082830303637336473082830303637336473083030363733),
    .INIT_1B(256'h2802828028A38A38A3828308308308363733647308A382830830303637336473),
    .INIT_1C(256'h3082883028A382830830828363733647308282382830828303008A3828308280),
    .INIT_1D(256'h830830828303008328238A3828308308283082637336473030083028A3828308),
    .INIT_1E(256'h0298A3B39282830309828304302029830433637336473082830828308308A382),
    .INIT_1F(256'h20298A3B392828303098020298A3B39282830309880898A3B392828303098802),
    .INIT_20(256'h8280832823830828308028263733647308283082830303043029892828304300),
    .INIT_21(256'h30828308A3883082808328238308283080832823830828308083282383082830),
    .INIT_22(256'h2830828083282383082830808328238308283088083282383082830808328238),
    .INIT_23(256'hA38308280283637336473030028A382830808328238308283082808328238308),
    .INIT_24(256'h082637336473030083028A382830830828363733647308282382830828303008),
    .INIT_25(256'h823828308308282382830830828308283030002808A383082808328238308283),
    .INIT_26(256'hA3828238283083082808A3830828028304336373364730830828238283083082),
    .INIT_27(256'h08328238308308083028A38283083082800430282808A3828238283083082808),
    .INIT_28(256'h3830830808328238308308083282383083080832823830830808328238308308),
    .INIT_29(256'h8328238308308280832823830830808328238308308808328238308308083282),
    .INIT_2A(256'h2637336473030363733647308308830883088308308303008328238308308280),
    .INIT_2B(256'h03000832823828308308263733647303008A383082808A382830828028028028),
    .INIT_2C(256'h830830808A38282383083080028A382830883028A38283083082882637336473),
    .INIT_2D(256'h808328238283083082808A38282383083082808A38282383083082808A382823),
    .INIT_2E(256'h8328238283083082823830808328238283083082823830808328238283083082),
    .INIT_2F(256'h28002808A382830883028A382830830828028280832823828308308282383080),
    .INIT_30(256'h0832823830828308280832823830828308280832823830828308283000043028),
    .INIT_31(256'h3282383082830828083282383082830808328238308283080832823830828308),
    .INIT_32(256'h3733647308282382830828303008A38283082802802836373364730828303008),
    .INIT_33(256'h283043028828304330038283082830430028A382830883028A38283083082836),
    .INIT_34(256'h8308280028A382830808A382830880282823830828028A382823830828308280),
    .INIT_35(256'h38308283082808328238308283082808A3828308282383082808A38283082823),
    .INIT_36(256'h828028028263733647303002828004302808A388283083043028280028083282),
    .INIT_37(256'h82830883028A382830830828083282382830828308263733647303008A382830),
    .INIT_38(256'h82383082830830830802826373364730828303030430288283043028280028A3),
    .INIT_39(256'h83088308028A3828308A38283080282823830828028A3828308028A38A38A382),
    .INIT_3A(256'h830828028A3828308A3828308028A382830828028A38A3828238A38283083082),
    .INIT_3B(256'h823830830828238A38283083082802828238A38283083082802828238A382830),
    .INIT_3C(256'h823830830828238A3828308308280832823830830828238A3828308308280832),
    .INIT_3D(256'h082830802828238A3828308308280832823830830828238A3828308308280832),
    .INIT_3E(256'h8A382830830828308028A3828238A382830830828308028A3828238A38283083),
    .INIT_3F(256'h028A3828238A382830830828308028A3828238A382830830828308028A382823),
    .INIT_40(256'h3828308028263733647308283030304302828028A3828238A382830830828308),
    .INIT_41(256'h308004302808A3828238308283088004302808A382823830828308004302808A),
    .INIT_42(256'h82383082830830830808A38A382823830828308308004302808A382823830828),
    .INIT_43(256'h08028A38A38A3828308308308280282823830828028A3828308028A38A38A382),
    .INIT_44(256'h028A3828308363733647303002808A38282382830828308028A38A3828308283),
    .INIT_45(256'h808328238283083082836373364730828303002828238283082808A382830828),
    .INIT_46(256'h8263733647303008328238308308083028A38283083082883028A38283083082),
    .INIT_47(256'h0363733647308282383082830828238308283083082830830300832823830830),
    .INIT_48(256'h82637336473030308304302828004302808A38A3828238308283083080043028),
    .INIT_49(256'h828308263733647303008A3828308280280280282637336473030004302808A3),
    .INIT_4A(256'h308808A3828238308283080028A382830883028A382830830828083282382830),
    .INIT_4B(256'h4302808A382823830828308808A382823830828308004302808A382823830828),
    .INIT_4C(256'h08A382823830828308004302808A382823830828308808A38282383082830800),
    .INIT_4D(256'h080832823830830808328238308308363733647308303008A382823830828308),
    .INIT_4E(256'h8238308308083282383083080832823830830808328238308308083282383083),
    .INIT_4F(256'h3830828083282383083082823830828083282383083080832823830830880832),
    .INIT_50(256'h8328238308308282383082808328238308308282383082808328238308308282),
    .INIT_51(256'h8283082823830828308282383082830830830300832823830830828238308280),
    .INIT_52(256'h7308283082830303043028828304302828004302803637336473083082823830),
    .INIT_53(256'hA382830830828300382823828308283082808282382830828028304336373364),
    .INIT_54(256'h2382830828303008A38283082802836373364730828303002828304300083028),
    .INIT_55(256'hF04330038283082830430028A382830883028A38283083082836373364730828),
    .INIT_56(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_57(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_58(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_59(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_60(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_61(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_62(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_63(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_64(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_65(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_66(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_67(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_68(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_69(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_70(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_71(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_72(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_73(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_74(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_75(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_76(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_77(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_78(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_79(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    program_counter_reg_rep_5
       (.ADDRARDADDR({1'b1,program_counter_reg_rep_0_i_2__0_n_0,program_counter_reg_rep_0_i_3__0_n_0,program_counter_reg_rep_0_i_4__0_n_0,program_counter_reg_rep_0_i_5__0_n_0,program_counter_reg_rep_0_i_6__0_n_0,program_counter_reg_rep_0_i_7__0_n_0,program_counter_reg_rep_0_i_8__0_n_0,program_counter_reg_rep_0_i_9__0_n_0,program_counter_reg_rep_0_i_10__0_n_0,program_counter_reg_rep_0_i_11__0_n_0,program_counter_reg_rep_0_i_12__0_n_0,program_counter_reg_rep_0_i_13__0_n_0,program_counter_reg_rep_0_i_14__0_n_0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_program_counter_reg_rep_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_program_counter_reg_rep_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_program_counter_reg_rep_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_program_counter_reg_rep_5_DOADO_UNCONNECTED[31:4],address_z}),
        .DOBDO(NLW_program_counter_reg_rep_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_program_counter_reg_rep_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_program_counter_reg_rep_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_program_counter_reg_rep_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(program_counter_reg_rep_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_program_counter_reg_rep_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_program_counter_reg_rep_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_program_counter_reg_rep_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(program_counter_reg_rep_0_REGCEAREGCE_cooolgate_en_sig_26),
        .REGCEB(NLW_program_counter_reg_rep_5_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_program_counter_reg_rep_5_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* POWER_OPTED_CE = "REGCEAREGCE=AUG" *) 
  (* RTL_RAM_BITS = "237568" *) 
  (* RTL_RAM_NAME = "program_counter" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "24" *) 
  (* bram_slice_end = "27" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0200200200200200200200200200200200200200200200200200200200200100),
    .INIT_01(256'h1021021015411200200200200200200200200200203020020020020020020020),
    .INIT_02(256'h1201261186112061026117610120120261176101201202102102102102102102),
    .INIT_03(256'h0CB0CB0CB0CB06111616114111201211212200200200200210210A6121961611),
    .INIT_04(256'h114111201201201212200206102061761012120617610121A200200200200ACB),
    .INIT_05(256'h617610120216061611411126111211212A161611411120121121220020060616),
    .INIT_06(256'h0200606161141112611120120121226117610120126176101202611761012012),
    .INIT_07(256'h201201201212200200A161611411126111211212A16161141112611121121220),
    .INIT_08(256'h120861121606161141112112128611210A161611411120121121260616114111),
    .INIT_09(256'h108610ACB0CB0CB0CB0CB061121611210AA8D61610126108D616111208B61610),
    .INIT_0A(256'h201261761012026117610120126176101208610A1616114111201211212200A2),
    .INIT_0B(256'h201212AA21026117610120126176101202611761012012617610120261176101),
    .INIT_0C(256'h16061611411126101201201212AA2108611A2108610216061611411126101201),
    .INIT_0D(256'h2108B61617610120126176101208B61617610120126176101208610A21086102),
    .INIT_0E(256'h2128B6161112611161611411126101261012112128611A2108610AA2108610AA),
    .INIT_0F(256'h2012611F0AAA2108D6161112611AA8E6108B61611120AA161611411126111211),
    .INIT_10(256'h616111201261112610261176176161112012611126102101011AA61219616111),
    .INIT_11(256'h6161112012611126176101202611761761611120126111261761012026117617),
    .INIT_12(256'h6161112012611126176101202611761761611120126111261761012026117617),
    .INIT_13(256'h6111202611761761611120126111261026117617616111201261112026117617),
    .INIT_14(256'h1761611120126111208610261176176161112012611120261176176161112012),
    .INIT_15(256'h111216161761761611120126111208610A261176176161112012611121616176),
    .INIT_16(256'h61611120126111216161761761611120126111208610A2611761761611120126),
    .INIT_17(256'h10A2611761761611120126111216161761761611120126111208610A26117617),
    .INIT_18(256'h0126111208610A26117617616111201261112161617617616111201261112086),
    .INIT_19(256'h411123012121616114111212A261176176161112012611121616176176161112),
    .INIT_1A(256'h2012121616114111261012121616114111261012121616114111201212161611),
    .INIT_1B(256'h1021611212617617616111201201201616114111276161112012121616114111),
    .INIT_1C(256'h1261161217616111201261116161141112617616111261112128361611126112),
    .INIT_1D(256'h11201261112122611761761611120126111260616114111212A6121761611120),
    .INIT_1E(256'h2057616161610121206111011212040101116161141112610126101201276161),
    .INIT_1F(256'h1205761616161012120021206661616161012120308166616161610121203021),
    .INIT_20(256'h61126117610126111202160616114111261112611121210112077616101011A2),
    .INIT_21(256'h1261112161301261126117610126111202611761012611120261176101261112),
    .INIT_22(256'h1112611261176101261112026117610126111230261176101261112026117610),
    .INIT_23(256'h6101261121016161141112122176161112026117610126111261126117610126),
    .INIT_24(256'h260616114111212A612176161112012611161611411126176161112611121288),
    .INIT_25(256'h761611120126176161112012611126111212A210836101261126117610126111),
    .INIT_26(256'h6161761611120126118361012611210101116161141112012617616111201261),
    .INIT_27(256'h26117610120120A612176161112012611A011206118B6161761611120126118B),
    .INIT_28(256'h1012012026117610120120261176101201202611761012012026117610120120),
    .INIT_29(256'h6117610120126112611761012012026117610120123026117610120120261176),
    .INIT_2A(256'h0616114111212161611411120123012301230120120121226117610120126112),
    .INIT_2B(256'h212A261176161112112606161141112128361012611836161112611210210216),
    .INIT_2C(256'h01211208B61617610121120A2176161112061217616111201261160616114111),
    .INIT_2D(256'h12611761610120126118B61617610121126118B61617610121126118B6161761),
    .INIT_2E(256'h6117616101201261761012126117616101201261761012126117616101201261),
    .INIT_2F(256'h11A2008B61610120612076161012012610216102611761610120126176101212),
    .INIT_30(256'h2611761012611126112611761012611126112611761012611126111AAA011206),
    .INIT_31(256'h1176101261112611261176101261112026117610126111202611761012611120),
    .INIT_32(256'h1611411126176161112611121283616111261121021016161141112611121226),
    .INIT_33(256'h10101120A61010111961611126101011A2176161112061217616111201261116),
    .INIT_34(256'h012611A217616111208361611123021617610126112176161761012611126112),
    .INIT_35(256'h1012611126112611761012611126118D616111261761012611CD616111261761),
    .INIT_36(256'h611210216061611411121221611A0112008B61E610120101120611A210261176),
    .INIT_37(256'h6111206121761611120126112611761611126111260616114111212836161112),
    .INIT_38(256'h761012611120120120216061611411126111212101120A610101120611A21761),
    .INIT_39(256'h112301202196161112C6161112021617610126112176161112021C61661B6161),
    .INIT_3A(256'h0126112076161112261611120209616111261121261661617617616111201261),
    .INIT_3B(256'h7610120126176176161112012611206176176161112012611206176176161112),
    .INIT_3C(256'h7610120126176176161112012611261176101201261761761611120126112611),
    .INIT_3D(256'h2611120206176176161112012611261176101201261761761611120126112611),
    .INIT_3E(256'h7616111201261112020661617617616111201261112020661617617616111201),
    .INIT_3F(256'h2066161761761611120126111202066161761761611120126111202066161761),
    .INIT_40(256'h1611120216061611411126111212101120611206616176176161112012611120),
    .INIT_41(256'h120A0112008D61617610126111230A0112008D6161761012611120A0112008B6),
    .INIT_42(256'h7610126111201201208B6166161761012611120120A0112008D6161761012611),
    .INIT_43(256'h20219612617616111201201261121617610126112176161112021C61661B6161),
    .INIT_44(256'h2176161112016161141112122108B61617616111261112021961761611126111),
    .INIT_45(256'h1261176161112012611161611411126111212216176161112611886161112611),
    .INIT_46(256'h6061611411121226117610120120A61217616111201261161217616111201261),
    .INIT_47(256'hA161611411126176101261112617610126111201261112012122611761012012),
    .INIT_48(256'h60616114111212120101120611A0112008D6166161761012611120120A011200),
    .INIT_49(256'h61112606161141112128361611126112102102160616114111212A0112008B61),
    .INIT_4A(256'h12308D6161761012611120A21761611120612176161112012611261176161112),
    .INIT_4B(256'h112008D616176101261112308D6161761012611120A0112008D6161761012611),
    .INIT_4C(256'h8B6161761012611120A0112008D616176101261112308D6161761012611120A0),
    .INIT_4D(256'h20261176101201202611761012012016161141112012128B6161761012611120),
    .INIT_4E(256'h7610120120261176101201202611761012012026117610120120261176101201),
    .INIT_4F(256'h1012611261176101201261761012611261176101201202611761012012302611),
    .INIT_50(256'h6117610120126176101261126117610120126176101261126117610120126176),
    .INIT_51(256'h6111261761012611126176101261112012012122611761012012617610126112),
    .INIT_52(256'h112610126111212101120E610101120611A011200A1616114111201261761012),
    .INIT_53(256'h6161112012611196161761611126111261186176161112611210101116161141),
    .INIT_54(256'h61611126111212836161112611210161611411126111212216111011AAA61217),
    .INIT_55(256'hF0111961611126101011A2176161112061217616111201261116161141112617),
    .INIT_56(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_57(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_58(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_59(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_60(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_61(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_62(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_63(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_64(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_65(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_66(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_67(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_68(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_69(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_70(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_71(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_72(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_73(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_74(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_75(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_76(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_77(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_78(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_79(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    program_counter_reg_rep_6
       (.ADDRARDADDR({1'b1,program_counter_reg_rep_0_i_2__0_n_0,program_counter_reg_rep_0_i_3__0_n_0,program_counter_reg_rep_0_i_4__0_n_0,program_counter_reg_rep_0_i_5__0_n_0,program_counter_reg_rep_0_i_6__0_n_0,program_counter_reg_rep_0_i_7__0_n_0,program_counter_reg_rep_0_i_8__0_n_0,program_counter_reg_rep_0_i_9__0_n_0,program_counter_reg_rep_0_i_10__0_n_0,program_counter_reg_rep_0_i_11__0_n_0,program_counter_reg_rep_0_i_12__0_n_0,program_counter_reg_rep_0_i_13__0_n_0,program_counter_reg_rep_0_i_14__0_n_0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_program_counter_reg_rep_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_program_counter_reg_rep_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_program_counter_reg_rep_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_program_counter_reg_rep_6_DOADO_UNCONNECTED[31:4],opcode[3:0]}),
        .DOBDO(NLW_program_counter_reg_rep_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_program_counter_reg_rep_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_program_counter_reg_rep_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_program_counter_reg_rep_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(program_counter_reg_rep_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_program_counter_reg_rep_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_program_counter_reg_rep_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_program_counter_reg_rep_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(program_counter_reg_rep_0_REGCEAREGCE_cooolgate_en_sig_26),
        .REGCEB(NLW_program_counter_reg_rep_6_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_program_counter_reg_rep_6_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* POWER_OPTED_CE = "REGCEAREGCE=AUG" *) 
  (* RTL_RAM_BITS = "237568" *) 
  (* RTL_RAM_NAME = "program_counter" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "28" *) 
  (* bram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000040000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0040000000000000000000000000100000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000400000000000000000000000001000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000004000000000000000000000000010000000000000),
    .INIT_0D(256'h0000100000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000400000),
    .INIT_0F(256'h0100000000005000000001500000000004000000000400104000000000000000),
    .INIT_10(256'h0001000000000000000000000000000000000000000000000000000401400100),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000010000000000000000000000000000000000000000001),
    .INIT_13(256'h0000000000000000040000000000000000000000010000004000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000040000400000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000400),
    .INIT_19(256'h0100401010000010000000000000000000000000000001000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000010000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000400000000000000000400000000400000000),
    .INIT_1C(256'h0000000004000000000000000010410000000000000000000000401004000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000400000000000410000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0400000000000010000000000000400000000000010000000000000400000000),
    .INIT_20(256'h0040000000000004000000000001000000000000000000100001000000000000),
    .INIT_21(256'h0001000000000000000000000010410000000000000400000000010000000000),
    .INIT_22(256'h0000000000000000000000000010000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000400000000000000004000000000000040001000010000000000400),
    .INIT_25(256'h0000000000000000000001000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000010000000000000000000001),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000400000000000000000010000000000000400004000100000000000000),
    .INIT_2A(256'hD010000010000000000000000000000000000001000000000000000000100000),
    .INIT_2B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_30(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_31(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_32(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_33(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_34(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_35(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_36(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_37(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_38(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_39(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    program_counter_reg_rep_7
       (.ADDRARDADDR({program_counter_reg_rep_0_i_2__0_n_0,program_counter_reg_rep_0_i_3__0_n_0,program_counter_reg_rep_0_i_4__0_n_0,program_counter_reg_rep_0_i_5__0_n_0,program_counter_reg_rep_0_i_6__0_n_0,program_counter_reg_rep_0_i_7__0_n_0,program_counter_reg_rep_0_i_8__0_n_0,program_counter_reg_rep_0_i_9__0_n_0,program_counter_reg_rep_0_i_10__0_n_0,program_counter_reg_rep_0_i_11__0_n_0,program_counter_reg_rep_0_i_12__0_n_0,program_counter_reg_rep_0_i_13__0_n_0,program_counter_reg_rep_0_i_14__0_n_0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_program_counter_reg_rep_7_DOADO_UNCONNECTED[15:1],opcode[4]}),
        .DOBDO(NLW_program_counter_reg_rep_7_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_program_counter_reg_rep_7_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_program_counter_reg_rep_7_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(program_counter_reg_rep_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(program_counter_reg_rep_0_REGCEAREGCE_cooolgate_en_sig_26),
        .REGCEB(NLW_program_counter_reg_rep_7_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \read_input[31]_i_1__1 
       (.I0(state[0]),
        .I1(opcode_2[4]),
        .I2(opcode_20),
        .I3(\read_input[31]_i_2__0_n_0 ),
        .I4(opcode_2[0]),
        .I5(\timer_reg[0]_0 ),
        .O(\read_input[31]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \read_input[31]_i_2__0 
       (.I0(opcode_2[3]),
        .I1(Q[1]),
        .O(\read_input[31]_i_2__0_n_0 ));
  FDRE \read_input_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1__1_n_0 ),
        .D(\write_output[0]_i_1__0_n_0 ),
        .Q(read_input[0]),
        .R(1'b0));
  FDRE \read_input_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1__1_n_0 ),
        .D(\write_output[10]_i_1__0_n_0 ),
        .Q(read_input[10]),
        .R(1'b0));
  FDRE \read_input_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1__1_n_0 ),
        .D(\write_output[11]_i_1__0_n_0 ),
        .Q(read_input[11]),
        .R(1'b0));
  FDRE \read_input_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1__1_n_0 ),
        .D(\write_output[12]_i_1__0_n_0 ),
        .Q(read_input[12]),
        .R(1'b0));
  FDRE \read_input_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1__1_n_0 ),
        .D(\write_output[13]_i_1__0_n_0 ),
        .Q(read_input[13]),
        .R(1'b0));
  FDRE \read_input_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1__1_n_0 ),
        .D(\write_output[14]_i_1__0_n_0 ),
        .Q(read_input[14]),
        .R(1'b0));
  FDRE \read_input_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1__1_n_0 ),
        .D(\write_output[15]_i_1__0_n_0 ),
        .Q(read_input[15]),
        .R(1'b0));
  FDRE \read_input_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1__1_n_0 ),
        .D(\write_output[16]_i_1__0_n_0 ),
        .Q(read_input[16]),
        .R(1'b0));
  FDRE \read_input_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1__1_n_0 ),
        .D(\write_output[17]_i_1__0_n_0 ),
        .Q(read_input[17]),
        .R(1'b0));
  FDRE \read_input_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1__1_n_0 ),
        .D(\write_output[18]_i_1__0_n_0 ),
        .Q(read_input[18]),
        .R(1'b0));
  FDRE \read_input_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1__1_n_0 ),
        .D(\write_output[19]_i_1__0_n_0 ),
        .Q(read_input[19]),
        .R(1'b0));
  FDRE \read_input_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1__1_n_0 ),
        .D(\write_output[1]_i_1__0_n_0 ),
        .Q(read_input[1]),
        .R(1'b0));
  FDRE \read_input_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1__1_n_0 ),
        .D(\write_output[20]_i_1__0_n_0 ),
        .Q(read_input[20]),
        .R(1'b0));
  FDRE \read_input_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1__1_n_0 ),
        .D(\write_output[21]_i_1__0_n_0 ),
        .Q(read_input[21]),
        .R(1'b0));
  FDRE \read_input_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1__1_n_0 ),
        .D(\write_output[22]_i_1__0_n_0 ),
        .Q(read_input[22]),
        .R(1'b0));
  FDRE \read_input_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1__1_n_0 ),
        .D(\write_output[23]_i_1__0_n_0 ),
        .Q(read_input[23]),
        .R(1'b0));
  FDRE \read_input_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1__1_n_0 ),
        .D(\write_output[24]_i_1__0_n_0 ),
        .Q(read_input[24]),
        .R(1'b0));
  FDRE \read_input_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1__1_n_0 ),
        .D(\write_output[25]_i_1__0_n_0 ),
        .Q(read_input[25]),
        .R(1'b0));
  FDRE \read_input_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1__1_n_0 ),
        .D(\write_output[26]_i_1__0_n_0 ),
        .Q(read_input[26]),
        .R(1'b0));
  FDRE \read_input_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1__1_n_0 ),
        .D(\write_output[27]_i_1__0_n_0 ),
        .Q(read_input[27]),
        .R(1'b0));
  FDRE \read_input_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1__1_n_0 ),
        .D(\write_output[28]_i_1__0_n_0 ),
        .Q(read_input[28]),
        .R(1'b0));
  FDRE \read_input_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1__1_n_0 ),
        .D(\write_output[29]_i_1__0_n_0 ),
        .Q(read_input[29]),
        .R(1'b0));
  FDRE \read_input_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1__1_n_0 ),
        .D(\write_output[2]_i_1__0_n_0 ),
        .Q(read_input[2]),
        .R(1'b0));
  FDRE \read_input_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1__1_n_0 ),
        .D(\write_output[30]_i_1__0_n_0 ),
        .Q(read_input[30]),
        .R(1'b0));
  FDRE \read_input_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1__1_n_0 ),
        .D(p_1_in),
        .Q(read_input[31]),
        .R(1'b0));
  FDRE \read_input_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1__1_n_0 ),
        .D(\write_output[3]_i_1__0_n_0 ),
        .Q(read_input[3]),
        .R(1'b0));
  FDRE \read_input_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1__1_n_0 ),
        .D(\write_output[4]_i_1__0_n_0 ),
        .Q(read_input[4]),
        .R(1'b0));
  FDRE \read_input_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1__1_n_0 ),
        .D(\write_output[5]_i_1__0_n_0 ),
        .Q(read_input[5]),
        .R(1'b0));
  FDRE \read_input_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1__1_n_0 ),
        .D(\write_output[6]_i_1__0_n_0 ),
        .Q(read_input[6]),
        .R(1'b0));
  FDRE \read_input_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1__1_n_0 ),
        .D(\write_output[7]_i_1__0_n_0 ),
        .Q(read_input[7]),
        .R(1'b0));
  FDRE \read_input_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1__1_n_0 ),
        .D(\write_output[8]_i_1__0_n_0 ),
        .Q(read_input[8]),
        .R(1'b0));
  FDRE \read_input_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1__1_n_0 ),
        .D(\write_output[9]_i_1__0_n_0 ),
        .Q(read_input[9]),
        .R(1'b0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD27 registers_reg_r1_0_15_0_5
       (.ADDRA({1'b0,address_b_2}),
        .ADDRB({1'b0,address_b_2}),
        .ADDRC({1'b0,address_b_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[1:0]),
        .DIB(result[3:2]),
        .DIC(result[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(register_b[1:0]),
        .DOB(register_b[3:2]),
        .DOC(register_b[5:4]),
        .DOD(NLW_registers_reg_r1_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD29 registers_reg_r1_0_15_12_17
       (.ADDRA({1'b0,address_b_2}),
        .ADDRB({1'b0,address_b_2}),
        .ADDRC({1'b0,address_b_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[13:12]),
        .DIB(result[15:14]),
        .DIC(result[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(register_b[13:12]),
        .DOB(register_b[15:14]),
        .DOC(register_b[17:16]),
        .DOD(NLW_registers_reg_r1_0_15_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD30 registers_reg_r1_0_15_18_23
       (.ADDRA({1'b0,address_b_2}),
        .ADDRB({1'b0,address_b_2}),
        .ADDRC({1'b0,address_b_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[19:18]),
        .DIB(result[21:20]),
        .DIC(result[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(register_b[19:18]),
        .DOB(register_b[21:20]),
        .DOC(register_b[23:22]),
        .DOD(NLW_registers_reg_r1_0_15_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD31 registers_reg_r1_0_15_24_29
       (.ADDRA({1'b0,address_b_2}),
        .ADDRB({1'b0,address_b_2}),
        .ADDRC({1'b0,address_b_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[25:24]),
        .DIB(result[27:26]),
        .DIC(result[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(register_b[25:24]),
        .DOB(register_b[27:26]),
        .DOC(register_b[29:28]),
        .DOD(NLW_registers_reg_r1_0_15_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD32 registers_reg_r1_0_15_30_31
       (.ADDRA({1'b0,address_b_2}),
        .ADDRB({1'b0,address_b_2}),
        .ADDRC({1'b0,address_b_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[31:30]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(register_b[31:30]),
        .DOB(NLW_registers_reg_r1_0_15_30_31_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_registers_reg_r1_0_15_30_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_registers_reg_r1_0_15_30_31_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD28 registers_reg_r1_0_15_6_11
       (.ADDRA({1'b0,address_b_2}),
        .ADDRB({1'b0,address_b_2}),
        .ADDRC({1'b0,address_b_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[7:6]),
        .DIB(result[9:8]),
        .DIC(result[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(register_b[7:6]),
        .DOB(register_b[9:8]),
        .DOC(register_b[11:10]),
        .DOD(NLW_registers_reg_r1_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD33 registers_reg_r2_0_15_0_5
       (.ADDRA({1'b0,address_a_2}),
        .ADDRB({1'b0,address_a_2}),
        .ADDRC({1'b0,address_a_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[1:0]),
        .DIB(result[3:2]),
        .DIC(result[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(register_a[1:0]),
        .DOB(register_a[3:2]),
        .DOC(register_a[5:4]),
        .DOD(NLW_registers_reg_r2_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD35 registers_reg_r2_0_15_12_17
       (.ADDRA({1'b0,address_a_2}),
        .ADDRB({1'b0,address_a_2}),
        .ADDRC({1'b0,address_a_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[13:12]),
        .DIB(result[15:14]),
        .DIC(result[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(register_a[13:12]),
        .DOB(register_a[15:14]),
        .DOC(register_a[17:16]),
        .DOD(NLW_registers_reg_r2_0_15_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD36 registers_reg_r2_0_15_18_23
       (.ADDRA({1'b0,address_a_2}),
        .ADDRB({1'b0,address_a_2}),
        .ADDRC({1'b0,address_a_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[19:18]),
        .DIB(result[21:20]),
        .DIC(result[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(register_a[19:18]),
        .DOB(register_a[21:20]),
        .DOC(register_a[23:22]),
        .DOD(NLW_registers_reg_r2_0_15_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD37 registers_reg_r2_0_15_24_29
       (.ADDRA({1'b0,address_a_2}),
        .ADDRB({1'b0,address_a_2}),
        .ADDRC({1'b0,address_a_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[25:24]),
        .DIB(result[27:26]),
        .DIC(result[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(register_a[25:24]),
        .DOB(register_a[27:26]),
        .DOC(register_a[29:28]),
        .DOD(NLW_registers_reg_r2_0_15_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD38 registers_reg_r2_0_15_30_31
       (.ADDRA({1'b0,address_a_2}),
        .ADDRB({1'b0,address_a_2}),
        .ADDRC({1'b0,address_a_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[31:30]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(register_a[31:30]),
        .DOB(NLW_registers_reg_r2_0_15_30_31_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_registers_reg_r2_0_15_30_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_registers_reg_r2_0_15_30_31_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD34 registers_reg_r2_0_15_6_11
       (.ADDRA({1'b0,address_a_2}),
        .ADDRB({1'b0,address_a_2}),
        .ADDRC({1'b0,address_a_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[7:6]),
        .DIB(result[9:8]),
        .DIC(result[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(register_a[7:6]),
        .DOB(register_a[9:8]),
        .DOC(register_a[11:10]),
        .DOD(NLW_registers_reg_r2_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable));
  LUT6 #(
    .INIT(64'h9090900909099009)) 
    \result[0]_i_101__0 
       (.I0(\write_output[22]_i_1__0_n_0 ),
        .I1(store_data[22]),
        .I2(\write_output[23]_i_1__0_n_0 ),
        .I3(register_b[23]),
        .I4(operand_b1),
        .I5(result[23]),
        .O(\result[0]_i_101__0_n_0 ));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    \result[0]_i_102__0 
       (.I0(store_data[21]),
        .I1(\write_output[21]_i_1__0_n_0 ),
        .I2(result[20]),
        .I3(operand_b1),
        .I4(register_b[20]),
        .I5(\write_output[20]_i_1__0_n_0 ),
        .O(\result[0]_i_102__0_n_0 ));
  LUT6 #(
    .INIT(64'h5451454054511015)) 
    \result[0]_i_103__0 
       (.I0(\result[0]_i_85__0_n_0 ),
        .I1(result[18]),
        .I2(operand_b1),
        .I3(register_b[18]),
        .I4(operand_a1),
        .I5(register_a[18]),
        .O(\result[0]_i_103__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE1DD2D)) 
    \result[0]_i_104__0 
       (.I0(register_a[16]),
        .I1(operand_a1),
        .I2(register_b[16]),
        .I3(operand_b1),
        .I4(result[16]),
        .I5(\result[0]_i_86__0_n_0 ),
        .O(\result[0]_i_104__0_n_0 ));
  LUT6 #(
    .INIT(64'h47004700FF474700)) 
    \result[0]_i_105__0 
       (.I0(result[7]),
        .I1(operand_b1),
        .I2(register_b[7]),
        .I3(\write_output[7]_i_1__0_n_0 ),
        .I4(\write_output[6]_i_1__0_n_0 ),
        .I5(store_data[6]),
        .O(\result[0]_i_105__0_n_0 ));
  LUT6 #(
    .INIT(64'h47004700FF474700)) 
    \result[0]_i_106__0 
       (.I0(result[5]),
        .I1(operand_b1),
        .I2(register_b[5]),
        .I3(\write_output[5]_i_1__0_n_0 ),
        .I4(\write_output[4]_i_1__0_n_0 ),
        .I5(store_data[4]),
        .O(\result[0]_i_106__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \result[0]_i_107__0 
       (.I0(\write_output[3]_i_1__0_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[2]_i_1__0_n_0 ),
        .I3(store_data[2]),
        .O(\result[0]_i_107__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \result[0]_i_108__0 
       (.I0(\write_output[1]_i_1__0_n_0 ),
        .I1(store_data[1]),
        .I2(\write_output[0]_i_1__0_n_0 ),
        .I3(store_data[0]),
        .O(\result[0]_i_108__0_n_0 ));
  LUT6 #(
    .INIT(64'hA95900000000A959)) 
    \result[0]_i_109__0 
       (.I0(\write_output[7]_i_1__0_n_0 ),
        .I1(register_b[7]),
        .I2(operand_b1),
        .I3(result[7]),
        .I4(\write_output[6]_i_1__0_n_0 ),
        .I5(store_data[6]),
        .O(\result[0]_i_109__0_n_0 ));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    \result[0]_i_110 
       (.I0(store_data[4]),
        .I1(\write_output[4]_i_1__0_n_0 ),
        .I2(result[5]),
        .I3(operand_b1),
        .I4(register_b[5]),
        .I5(\write_output[5]_i_1__0_n_0 ),
        .O(\result[0]_i_110_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \result[0]_i_111 
       (.I0(store_data[3]),
        .I1(\write_output[3]_i_1__0_n_0 ),
        .I2(store_data[2]),
        .I3(\write_output[2]_i_1__0_n_0 ),
        .O(\result[0]_i_111_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \result[0]_i_112 
       (.I0(store_data[1]),
        .I1(\write_output[1]_i_1__0_n_0 ),
        .I2(store_data[0]),
        .I3(\write_output[0]_i_1__0_n_0 ),
        .O(\result[0]_i_112_n_0 ));
  LUT4 #(
    .INIT(16'h47B8)) 
    \result[0]_i_113 
       (.I0(result[11]),
        .I1(operand_b1),
        .I2(register_b[11]),
        .I3(\write_output[11]_i_1__0_n_0 ),
        .O(\result[0]_i_113_n_0 ));
  LUT4 #(
    .INIT(16'h47B8)) 
    \result[0]_i_114 
       (.I0(result[8]),
        .I1(operand_b1),
        .I2(register_b[8]),
        .I3(\write_output[8]_i_1__0_n_0 ),
        .O(\result[0]_i_114_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \result[0]_i_115 
       (.I0(\write_output[9]_i_1__0_n_0 ),
        .I1(register_b[9]),
        .I2(operand_b1),
        .I3(result[9]),
        .O(\result[0]_i_115_n_0 ));
  LUT4 #(
    .INIT(16'h47B8)) 
    \result[0]_i_116 
       (.I0(result[7]),
        .I1(operand_b1),
        .I2(register_b[7]),
        .I3(\write_output[7]_i_1__0_n_0 ),
        .O(\result[0]_i_116_n_0 ));
  LUT4 #(
    .INIT(16'h47B8)) 
    \result[0]_i_117 
       (.I0(result[5]),
        .I1(operand_b1),
        .I2(register_b[5]),
        .I3(\write_output[5]_i_1__0_n_0 ),
        .O(\result[0]_i_117_n_0 ));
  LUT5 #(
    .INIT(32'h45401015)) 
    \result[0]_i_119 
       (.I0(\result[0]_i_93__0_n_0 ),
        .I1(result[14]),
        .I2(operand_b1),
        .I3(register_b[14]),
        .I4(\write_output[14]_i_1__0_n_0 ),
        .O(\result[0]_i_119_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \result[0]_i_11__1 
       (.I0(\result[2]_i_10__0_n_0 ),
        .I1(store_data[1]),
        .I2(\result[4]_i_14_n_0 ),
        .I3(store_data[2]),
        .I4(\result[0]_i_28__1_n_0 ),
        .O(\result[0]_i_11__1_n_0 ));
  LUT5 #(
    .INIT(32'h45401015)) 
    \result[0]_i_120 
       (.I0(\result[0]_i_94__0_n_0 ),
        .I1(result[12]),
        .I2(operand_b1),
        .I3(register_b[12]),
        .I4(\write_output[12]_i_1__0_n_0 ),
        .O(\result[0]_i_120_n_0 ));
  LUT5 #(
    .INIT(32'h0000B847)) 
    \result[0]_i_121 
       (.I0(result[10]),
        .I1(operand_b1),
        .I2(register_b[10]),
        .I3(\write_output[10]_i_1__0_n_0 ),
        .I4(\result[0]_i_113_n_0 ),
        .O(\result[0]_i_121_n_0 ));
  LUT5 #(
    .INIT(32'h0000A959)) 
    \result[0]_i_122 
       (.I0(\write_output[9]_i_1__0_n_0 ),
        .I1(register_b[9]),
        .I2(operand_b1),
        .I3(result[9]),
        .I4(\result[0]_i_114_n_0 ),
        .O(\result[0]_i_122_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \result[0]_i_123 
       (.I0(\write_output[3]_i_1__0_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[2]_i_1__0_n_0 ),
        .I3(store_data[2]),
        .O(\result[0]_i_123_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \result[0]_i_124 
       (.I0(\write_output[1]_i_1__0_n_0 ),
        .I1(store_data[1]),
        .I2(\write_output[0]_i_1__0_n_0 ),
        .I3(store_data[0]),
        .O(\result[0]_i_124_n_0 ));
  LUT6 #(
    .INIT(64'hA95900000000A959)) 
    \result[0]_i_125 
       (.I0(\write_output[7]_i_1__0_n_0 ),
        .I1(register_b[7]),
        .I2(operand_b1),
        .I3(result[7]),
        .I4(\write_output[6]_i_1__0_n_0 ),
        .I5(store_data[6]),
        .O(\result[0]_i_125_n_0 ));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    \result[0]_i_126 
       (.I0(store_data[4]),
        .I1(\write_output[4]_i_1__0_n_0 ),
        .I2(result[5]),
        .I3(operand_b1),
        .I4(register_b[5]),
        .I5(\write_output[5]_i_1__0_n_0 ),
        .O(\result[0]_i_126_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \result[0]_i_127 
       (.I0(store_data[3]),
        .I1(\write_output[3]_i_1__0_n_0 ),
        .I2(store_data[2]),
        .I3(\write_output[2]_i_1__0_n_0 ),
        .O(\result[0]_i_127_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \result[0]_i_128 
       (.I0(store_data[1]),
        .I1(\write_output[1]_i_1__0_n_0 ),
        .I2(store_data[0]),
        .I3(\write_output[0]_i_1__0_n_0 ),
        .O(\result[0]_i_128_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \result[0]_i_12__0 
       (.I0(\program_counter[15]_i_8_n_0 ),
        .I1(\result[0]_i_29__1_n_0 ),
        .I2(\program_counter[15]_i_19_n_0 ),
        .I3(\write_output[16]_i_1__0_n_0 ),
        .I4(\write_output[17]_i_1__0_n_0 ),
        .I5(\result[0]_i_30__0_n_0 ),
        .O(\result[0]_i_12__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[0]_i_15__1 
       (.I0(\result_reg[3]_i_42_n_7 ),
        .I1(opcode_2[0]),
        .I2(address_b_2[0]),
        .O(\result[0]_i_15__1_n_0 ));
  LUT6 #(
    .INIT(64'hC0C22022E0E23537)) 
    \result[0]_i_16__0 
       (.I0(Q[1]),
        .I1(opcode_2[0]),
        .I2(Q[0]),
        .I3(p_1_in),
        .I4(\write_output[0]_i_1__0_n_0 ),
        .I5(store_data[0]),
        .O(\result[0]_i_16__0_n_0 ));
  LUT6 #(
    .INIT(64'hD1DDD1D1D1DDDDDD)) 
    \result[0]_i_17__1 
       (.I0(data11),
        .I1(\result[0]_i_40_n_0 ),
        .I2(\result[2]_i_9_n_0 ),
        .I3(\result[1]_i_17_n_0 ),
        .I4(store_data[0]),
        .I5(\result[0]_i_41_n_0 ),
        .O(\result[0]_i_17__1_n_0 ));
  LUT6 #(
    .INIT(64'hC8CA282AE8EA3D3F)) 
    \result[0]_i_18__0 
       (.I0(Q[1]),
        .I1(opcode_2[0]),
        .I2(Q[0]),
        .I3(p_1_in),
        .I4(\write_output[0]_i_1__0_n_0 ),
        .I5(store_data[0]),
        .O(\result[0]_i_18__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAEEEAE)) 
    \result[0]_i_1__0 
       (.I0(\result[0]_i_2__1_n_0 ),
        .I1(opcode_2[4]),
        .I2(\result[0]_i_3__1_n_0 ),
        .I3(\read_input[31]_i_2__0_n_0 ),
        .I4(\result[0]_i_4__0_n_0 ),
        .I5(\result[0]_i_5__0_n_0 ),
        .O(\result[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \result[0]_i_20__1 
       (.I0(p_1_in),
        .I1(store_data[31]),
        .I2(\write_output[30]_i_1__0_n_0 ),
        .I3(register_b[30]),
        .I4(operand_b1),
        .I5(result[30]),
        .O(\result[0]_i_20__1_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \result[0]_i_21__0 
       (.I0(\write_output[29]_i_1__0_n_0 ),
        .I1(store_data[29]),
        .I2(\write_output[28]_i_1__0_n_0 ),
        .I3(register_b[28]),
        .I4(operand_b1),
        .I5(result[28]),
        .O(\result[0]_i_21__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \result[0]_i_22__0 
       (.I0(\write_output[27]_i_1__0_n_0 ),
        .I1(store_data[27]),
        .I2(\write_output[26]_i_1__0_n_0 ),
        .I3(register_b[26]),
        .I4(operand_b1),
        .I5(result[26]),
        .O(\result[0]_i_22__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \result[0]_i_23__1 
       (.I0(\write_output[25]_i_1__0_n_0 ),
        .I1(store_data[25]),
        .I2(\write_output[24]_i_1__0_n_0 ),
        .I3(register_b[24]),
        .I4(operand_b1),
        .I5(result[24]),
        .O(\result[0]_i_23__1_n_0 ));
  LUT5 #(
    .INIT(32'h45401015)) 
    \result[0]_i_24__1 
       (.I0(\result[0]_i_51__0_n_0 ),
        .I1(result[30]),
        .I2(operand_b1),
        .I3(register_b[30]),
        .I4(\write_output[30]_i_1__0_n_0 ),
        .O(\result[0]_i_24__1_n_0 ));
  LUT5 #(
    .INIT(32'h45401015)) 
    \result[0]_i_25__1 
       (.I0(\result[0]_i_52_n_0 ),
        .I1(result[28]),
        .I2(operand_b1),
        .I3(register_b[28]),
        .I4(\write_output[28]_i_1__0_n_0 ),
        .O(\result[0]_i_25__1_n_0 ));
  LUT5 #(
    .INIT(32'h45401015)) 
    \result[0]_i_26__0 
       (.I0(\result[0]_i_53__0_n_0 ),
        .I1(result[26]),
        .I2(operand_b1),
        .I3(register_b[26]),
        .I4(\write_output[26]_i_1__0_n_0 ),
        .O(\result[0]_i_26__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000B847)) 
    \result[0]_i_27__1 
       (.I0(result[24]),
        .I1(operand_b1),
        .I2(register_b[24]),
        .I3(\write_output[24]_i_1__0_n_0 ),
        .I4(\result[0]_i_54__0_n_0 ),
        .O(\result[0]_i_27__1_n_0 ));
  LUT5 #(
    .INIT(32'hFF1D001D)) 
    \result[0]_i_28__1 
       (.I0(\result[0]_i_55__0_n_0 ),
        .I1(\result[2]_i_9_n_0 ),
        .I2(p_1_in),
        .I3(store_data[3]),
        .I4(\result[8]_i_25__0_n_0 ),
        .O(\result[0]_i_28__1_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \result[0]_i_29__1 
       (.I0(INPUT_ETH_RX_STB),
        .I1(\write_output[0]_i_1__0_n_0 ),
        .I2(wire_139862652899272_stb),
        .I3(\write_output[11]_i_1__0_n_0 ),
        .I4(\write_output[10]_i_1__0_n_0 ),
        .O(\result[0]_i_29__1_n_0 ));
  LUT5 #(
    .INIT(32'h333377F3)) 
    \result[0]_i_2__1 
       (.I0(\result[0]_i_6__1_n_0 ),
        .I1(state[0]),
        .I2(\result[0]_i_7__1_n_0 ),
        .I3(opcode_2[3]),
        .I4(opcode_2[4]),
        .O(\result[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \result[0]_i_30__0 
       (.I0(\program_counter[15]_i_20_n_0 ),
        .I1(\write_output[21]_i_1__0_n_0 ),
        .I2(\write_output[27]_i_1__0_n_0 ),
        .I3(\result[0]_i_56__0_n_0 ),
        .I4(\write_output[1]_i_1__0_n_0 ),
        .I5(\opcode_2_reg[1]_rep_0 ),
        .O(\result[0]_i_30__0_n_0 ));
  LUT5 #(
    .INIT(32'h45401015)) 
    \result[0]_i_32__0 
       (.I0(\result[0]_i_51__0_n_0 ),
        .I1(result[30]),
        .I2(operand_b1),
        .I3(register_b[30]),
        .I4(\write_output[30]_i_1__0_n_0 ),
        .O(\result[0]_i_32__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \result[0]_i_33__0 
       (.I0(\result[0]_i_63__0_n_0 ),
        .I1(result[27]),
        .I2(operand_b1),
        .I3(register_b[27]),
        .I4(\write_output[27]_i_1__0_n_0 ),
        .O(\result[0]_i_33__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \result[0]_i_34__0 
       (.I0(\result[0]_i_64__0_n_0 ),
        .I1(result[26]),
        .I2(operand_b1),
        .I3(register_b[26]),
        .I4(\write_output[26]_i_1__0_n_0 ),
        .O(\result[0]_i_34__0_n_0 ));
  LUT5 #(
    .INIT(32'h45401015)) 
    \result[0]_i_36__0 
       (.I0(\result[0]_i_51__0_n_0 ),
        .I1(result[30]),
        .I2(operand_b1),
        .I3(register_b[30]),
        .I4(\write_output[30]_i_1__0_n_0 ),
        .O(\result[0]_i_36__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \result[0]_i_37__0 
       (.I0(\result[0]_i_63__0_n_0 ),
        .I1(result[27]),
        .I2(operand_b1),
        .I3(register_b[27]),
        .I4(\write_output[27]_i_1__0_n_0 ),
        .O(\result[0]_i_37__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \result[0]_i_38__0 
       (.I0(\result[0]_i_64__0_n_0 ),
        .I1(result[26]),
        .I2(operand_b1),
        .I3(register_b[26]),
        .I4(\write_output[26]_i_1__0_n_0 ),
        .O(\result[0]_i_38__0_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \result[0]_i_3__1 
       (.I0(\result[2]_i_9_n_0 ),
        .I1(\result[0]_i_8__0_n_0 ),
        .I2(store_data[0]),
        .I3(\result[30]_i_9__0_n_0 ),
        .I4(\result[0]_i_9__1_n_0 ),
        .O(\result[0]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h15)) 
    \result[0]_i_40 
       (.I0(Q[1]),
        .I1(opcode_2[0]),
        .I2(Q[0]),
        .O(\result[0]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[0]_i_41 
       (.I0(\result[6]_i_18_n_0 ),
        .I1(\result[2]_i_23_n_0 ),
        .I2(store_data[1]),
        .I3(\result[4]_i_29_n_0 ),
        .I4(store_data[2]),
        .I5(\result[0]_i_75__0_n_0 ),
        .O(\result[0]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h02A202A2ABFB02A2)) 
    \result[0]_i_43 
       (.I0(\write_output[23]_i_1__0_n_0 ),
        .I1(register_b[23]),
        .I2(operand_b1),
        .I3(result[23]),
        .I4(\write_output[22]_i_1__0_n_0 ),
        .I5(store_data[22]),
        .O(\result[0]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \result[0]_i_44__0 
       (.I0(\write_output[21]_i_1__0_n_0 ),
        .I1(store_data[21]),
        .I2(\write_output[20]_i_1__0_n_0 ),
        .I3(register_b[20]),
        .I4(operand_b1),
        .I5(result[20]),
        .O(\result[0]_i_44__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \result[0]_i_45__0 
       (.I0(\write_output[19]_i_1__0_n_0 ),
        .I1(store_data[19]),
        .I2(\write_output[18]_i_1__0_n_0 ),
        .I3(register_b[18]),
        .I4(operand_b1),
        .I5(result[18]),
        .O(\result[0]_i_45__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \result[0]_i_46__0 
       (.I0(\write_output[17]_i_1__0_n_0 ),
        .I1(store_data[17]),
        .I2(\write_output[16]_i_1__0_n_0 ),
        .I3(register_b[16]),
        .I4(operand_b1),
        .I5(result[16]),
        .O(\result[0]_i_46__0_n_0 ));
  LUT6 #(
    .INIT(64'h9090900909099009)) 
    \result[0]_i_47 
       (.I0(\write_output[22]_i_1__0_n_0 ),
        .I1(store_data[22]),
        .I2(\write_output[23]_i_1__0_n_0 ),
        .I3(register_b[23]),
        .I4(operand_b1),
        .I5(result[23]),
        .O(\result[0]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    \result[0]_i_48 
       (.I0(store_data[21]),
        .I1(\write_output[21]_i_1__0_n_0 ),
        .I2(result[20]),
        .I3(operand_b1),
        .I4(register_b[20]),
        .I5(\write_output[20]_i_1__0_n_0 ),
        .O(\result[0]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'h5451454054511015)) 
    \result[0]_i_49__0 
       (.I0(\result[0]_i_85__0_n_0 ),
        .I1(result[18]),
        .I2(operand_b1),
        .I3(register_b[18]),
        .I4(operand_a1),
        .I5(register_a[18]),
        .O(\result[0]_i_49__0_n_0 ));
  LUT5 #(
    .INIT(32'h74777444)) 
    \result[0]_i_4__0 
       (.I0(data16),
        .I1(\result[30]_i_9__0_n_0 ),
        .I2(\result[1]_i_9_n_0 ),
        .I3(store_data[0]),
        .I4(\result[0]_i_11__1_n_0 ),
        .O(\result[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE1DD2D)) 
    \result[0]_i_50 
       (.I0(register_a[16]),
        .I1(operand_a1),
        .I2(register_b[16]),
        .I3(operand_b1),
        .I4(result[16]),
        .I5(\result[0]_i_86__0_n_0 ),
        .O(\result[0]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \result[0]_i_51__0 
       (.I0(p_1_in),
        .I1(register_b[31]),
        .I2(operand_b1),
        .I3(result[31]),
        .O(\result[0]_i_51__0_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[0]_i_52 
       (.I0(register_a[29]),
        .I1(operand_a1),
        .I2(register_b[29]),
        .I3(operand_b1),
        .I4(result[29]),
        .O(\result[0]_i_52_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[0]_i_53__0 
       (.I0(register_a[27]),
        .I1(operand_a1),
        .I2(register_b[27]),
        .I3(operand_b1),
        .I4(result[27]),
        .O(\result[0]_i_53__0_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[0]_i_54__0 
       (.I0(register_a[25]),
        .I1(operand_a1),
        .I2(register_b[25]),
        .I3(operand_b1),
        .I4(result[25]),
        .O(\result[0]_i_54__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[0]_i_55__0 
       (.I0(result[16]),
        .I1(register_a[16]),
        .I2(store_data[4]),
        .I3(result[0]),
        .I4(operand_a1),
        .I5(register_a[0]),
        .O(\result[0]_i_55__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFCFFFCAA)) 
    \result[0]_i_56__0 
       (.I0(register_a[9]),
        .I1(result[9]),
        .I2(result[15]),
        .I3(operand_a1),
        .I4(register_a[15]),
        .I5(\write_output[8]_i_1__0_n_0 ),
        .O(\result[0]_i_56__0_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \result[0]_i_59__0 
       (.I0(\write_output[21]_i_1__0_n_0 ),
        .I1(store_data[21]),
        .I2(\write_output[22]_i_1__0_n_0 ),
        .I3(store_data[22]),
        .I4(\result[0]_i_91__0_n_0 ),
        .O(\result[0]_i_59__0_n_0 ));
  LUT6 #(
    .INIT(64'h0101015151510151)) 
    \result[0]_i_5__0 
       (.I0(state[0]),
        .I1(load_data[0]),
        .I2(state[1]),
        .I3(RX[0]),
        .I4(read_input[0]),
        .I5(\s_output_socket_reg[31]_0 [0]),
        .O(\result[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000A959)) 
    \result[0]_i_60__0 
       (.I0(\write_output[18]_i_1__0_n_0 ),
        .I1(register_b[18]),
        .I2(operand_b1),
        .I3(result[18]),
        .I4(\result[0]_i_85__0_n_0 ),
        .I5(\result[0]_i_92__0_n_0 ),
        .O(\result[0]_i_60__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \result[0]_i_61__0 
       (.I0(\result[0]_i_93__0_n_0 ),
        .I1(\write_output[16]_i_1__0_n_0 ),
        .I2(register_b[16]),
        .I3(operand_b1),
        .I4(result[16]),
        .I5(\result[0]_i_86__0_n_0 ),
        .O(\result[0]_i_61__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000A959)) 
    \result[0]_i_62 
       (.I0(\write_output[12]_i_1__0_n_0 ),
        .I1(register_b[12]),
        .I2(operand_b1),
        .I3(result[12]),
        .I4(\result[0]_i_94__0_n_0 ),
        .I5(\result[0]_i_95__0_n_0 ),
        .O(\result[0]_i_62_n_0 ));
  LUT5 #(
    .INIT(32'h45401015)) 
    \result[0]_i_63__0 
       (.I0(\result[0]_i_52_n_0 ),
        .I1(result[28]),
        .I2(operand_b1),
        .I3(register_b[28]),
        .I4(\write_output[28]_i_1__0_n_0 ),
        .O(\result[0]_i_63__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000B847)) 
    \result[0]_i_64__0 
       (.I0(result[24]),
        .I1(operand_b1),
        .I2(register_b[24]),
        .I3(\write_output[24]_i_1__0_n_0 ),
        .I4(\result[0]_i_54__0_n_0 ),
        .O(\result[0]_i_64__0_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \result[0]_i_66__0 
       (.I0(\write_output[21]_i_1__0_n_0 ),
        .I1(store_data[21]),
        .I2(\write_output[22]_i_1__0_n_0 ),
        .I3(store_data[22]),
        .I4(\result[0]_i_91__0_n_0 ),
        .O(\result[0]_i_66__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000A959)) 
    \result[0]_i_67 
       (.I0(\write_output[18]_i_1__0_n_0 ),
        .I1(register_b[18]),
        .I2(operand_b1),
        .I3(result[18]),
        .I4(\result[0]_i_85__0_n_0 ),
        .I5(\result[0]_i_92__0_n_0 ),
        .O(\result[0]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \result[0]_i_68__0 
       (.I0(\result[0]_i_93__0_n_0 ),
        .I1(\write_output[16]_i_1__0_n_0 ),
        .I2(register_b[16]),
        .I3(operand_b1),
        .I4(result[16]),
        .I5(\result[0]_i_86__0_n_0 ),
        .O(\result[0]_i_68__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000A959)) 
    \result[0]_i_69__0 
       (.I0(\write_output[12]_i_1__0_n_0 ),
        .I1(register_b[12]),
        .I2(operand_b1),
        .I3(result[12]),
        .I4(\result[0]_i_94__0_n_0 ),
        .I5(\result[0]_i_95__0_n_0 ),
        .O(\result[0]_i_69__0_n_0 ));
  LUT6 #(
    .INIT(64'h3303001133033311)) 
    \result[0]_i_6__1 
       (.I0(\result_reg[3]_i_6_n_7 ),
        .I1(\result[0]_i_12__0_n_0 ),
        .I2(data6),
        .I3(Q[1]),
        .I4(\timer_reg[0]_0 ),
        .I5(data7),
        .O(\result[0]_i_6__1_n_0 ));
  LUT5 #(
    .INIT(32'h45401015)) 
    \result[0]_i_71__0 
       (.I0(\result[0]_i_51__0_n_0 ),
        .I1(result[30]),
        .I2(operand_b1),
        .I3(register_b[30]),
        .I4(\write_output[30]_i_1__0_n_0 ),
        .O(\result[0]_i_71__0_n_0 ));
  LUT5 #(
    .INIT(32'h45401015)) 
    \result[0]_i_72__0 
       (.I0(\result[0]_i_52_n_0 ),
        .I1(result[28]),
        .I2(operand_b1),
        .I3(register_b[28]),
        .I4(\write_output[28]_i_1__0_n_0 ),
        .O(\result[0]_i_72__0_n_0 ));
  LUT5 #(
    .INIT(32'h45401015)) 
    \result[0]_i_73__0 
       (.I0(\result[0]_i_53__0_n_0 ),
        .I1(result[26]),
        .I2(operand_b1),
        .I3(register_b[26]),
        .I4(\write_output[26]_i_1__0_n_0 ),
        .O(\result[0]_i_73__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000B847)) 
    \result[0]_i_74__0 
       (.I0(result[24]),
        .I1(operand_b1),
        .I2(register_b[24]),
        .I3(\write_output[24]_i_1__0_n_0 ),
        .I4(\result[0]_i_54__0_n_0 ),
        .O(\result[0]_i_74__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[0]_i_75__0 
       (.I0(\write_output[24]_i_1__0_n_0 ),
        .I1(\write_output[8]_i_1__0_n_0 ),
        .I2(store_data[3]),
        .I3(\write_output[16]_i_1__0_n_0 ),
        .I4(store_data[4]),
        .I5(\write_output[0]_i_1__0_n_0 ),
        .O(\result[0]_i_75__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \result[0]_i_77 
       (.I0(\write_output[15]_i_1__0_n_0 ),
        .I1(store_data[15]),
        .I2(\write_output[14]_i_1__0_n_0 ),
        .I3(register_b[14]),
        .I4(operand_b1),
        .I5(result[14]),
        .O(\result[0]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \result[0]_i_78__0 
       (.I0(\write_output[13]_i_1__0_n_0 ),
        .I1(store_data[13]),
        .I2(\write_output[12]_i_1__0_n_0 ),
        .I3(register_b[12]),
        .I4(operand_b1),
        .I5(result[12]),
        .O(\result[0]_i_78__0_n_0 ));
  LUT6 #(
    .INIT(64'h444444D4D4D444D4)) 
    \result[0]_i_79__0 
       (.I0(store_data[11]),
        .I1(\write_output[11]_i_1__0_n_0 ),
        .I2(\write_output[10]_i_1__0_n_0 ),
        .I3(register_b[10]),
        .I4(operand_b1),
        .I5(result[10]),
        .O(\result[0]_i_79__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA03F3FAFA03030)) 
    \result[0]_i_7__1 
       (.I0(\result_reg[3]_i_21_n_7 ),
        .I1(program_counter_2[0]),
        .I2(Q[1]),
        .I3(\write_output[0]_i_1__0_n_0 ),
        .I4(\timer_reg[0]_0 ),
        .I5(\result[0]_i_15__1_n_0 ),
        .O(\result[0]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'h444444D4D4D444D4)) 
    \result[0]_i_80__0 
       (.I0(store_data[9]),
        .I1(\write_output[9]_i_1__0_n_0 ),
        .I2(\write_output[8]_i_1__0_n_0 ),
        .I3(register_b[8]),
        .I4(operand_b1),
        .I5(result[8]),
        .O(\result[0]_i_80__0_n_0 ));
  LUT5 #(
    .INIT(32'h45401015)) 
    \result[0]_i_81 
       (.I0(\result[0]_i_93__0_n_0 ),
        .I1(result[14]),
        .I2(operand_b1),
        .I3(register_b[14]),
        .I4(\write_output[14]_i_1__0_n_0 ),
        .O(\result[0]_i_81_n_0 ));
  LUT5 #(
    .INIT(32'h45401015)) 
    \result[0]_i_82__0 
       (.I0(\result[0]_i_94__0_n_0 ),
        .I1(result[12]),
        .I2(operand_b1),
        .I3(register_b[12]),
        .I4(\write_output[12]_i_1__0_n_0 ),
        .O(\result[0]_i_82__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000B847)) 
    \result[0]_i_83__0 
       (.I0(result[10]),
        .I1(operand_b1),
        .I2(register_b[10]),
        .I3(\write_output[10]_i_1__0_n_0 ),
        .I4(\result[0]_i_113_n_0 ),
        .O(\result[0]_i_83__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000A959)) 
    \result[0]_i_84__0 
       (.I0(\write_output[9]_i_1__0_n_0 ),
        .I1(register_b[9]),
        .I2(operand_b1),
        .I3(result[9]),
        .I4(\result[0]_i_114_n_0 ),
        .O(\result[0]_i_84__0_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[0]_i_85__0 
       (.I0(register_a[19]),
        .I1(operand_a1),
        .I2(register_b[19]),
        .I3(operand_b1),
        .I4(result[19]),
        .O(\result[0]_i_85__0_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[0]_i_86__0 
       (.I0(register_a[17]),
        .I1(operand_a1),
        .I2(register_b[17]),
        .I3(operand_b1),
        .I4(result[17]),
        .O(\result[0]_i_86__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000008A80202A)) 
    \result[0]_i_87__0 
       (.I0(\result[0]_i_115_n_0 ),
        .I1(result[10]),
        .I2(operand_b1),
        .I3(register_b[10]),
        .I4(\write_output[10]_i_1__0_n_0 ),
        .I5(\result[0]_i_113_n_0 ),
        .O(\result[0]_i_87__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000B847)) 
    \result[0]_i_88__0 
       (.I0(result[6]),
        .I1(operand_b1),
        .I2(register_b[6]),
        .I3(\write_output[6]_i_1__0_n_0 ),
        .I4(\result[0]_i_116_n_0 ),
        .I5(\result[0]_i_114_n_0 ),
        .O(\result[0]_i_88__0_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \result[0]_i_89__0 
       (.I0(\write_output[3]_i_1__0_n_0 ),
        .I1(store_data[3]),
        .I2(store_data[4]),
        .I3(\write_output[4]_i_1__0_n_0 ),
        .I4(\result[0]_i_117_n_0 ),
        .O(\result[0]_i_89__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \result[0]_i_8__0 
       (.I0(store_data[1]),
        .I1(store_data[2]),
        .I2(store_data[3]),
        .I3(\write_output[0]_i_1__0_n_0 ),
        .I4(store_data[4]),
        .O(\result[0]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \result[0]_i_90 
       (.I0(\write_output[0]_i_1__0_n_0 ),
        .I1(store_data[0]),
        .I2(\write_output[1]_i_1__0_n_0 ),
        .I3(store_data[1]),
        .I4(\write_output[2]_i_1__0_n_0 ),
        .I5(store_data[2]),
        .O(\result[0]_i_90_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[0]_i_91__0 
       (.I0(register_a[23]),
        .I1(operand_a1),
        .I2(register_b[23]),
        .I3(operand_b1),
        .I4(result[23]),
        .O(\result[0]_i_91__0_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[0]_i_92__0 
       (.I0(register_a[20]),
        .I1(operand_a1),
        .I2(register_b[20]),
        .I3(operand_b1),
        .I4(result[20]),
        .O(\result[0]_i_92__0_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \result[0]_i_93__0 
       (.I0(\write_output[15]_i_1__0_n_0 ),
        .I1(register_b[15]),
        .I2(operand_b1),
        .I3(result[15]),
        .O(\result[0]_i_93__0_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \result[0]_i_94__0 
       (.I0(\write_output[13]_i_1__0_n_0 ),
        .I1(register_b[13]),
        .I2(operand_b1),
        .I3(result[13]),
        .O(\result[0]_i_94__0_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \result[0]_i_95__0 
       (.I0(\write_output[14]_i_1__0_n_0 ),
        .I1(register_b[14]),
        .I2(operand_b1),
        .I3(result[14]),
        .O(\result[0]_i_95__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000008A80202A)) 
    \result[0]_i_96__0 
       (.I0(\result[0]_i_115_n_0 ),
        .I1(result[10]),
        .I2(operand_b1),
        .I3(register_b[10]),
        .I4(\write_output[10]_i_1__0_n_0 ),
        .I5(\result[0]_i_113_n_0 ),
        .O(\result[0]_i_96__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000B847)) 
    \result[0]_i_97__0 
       (.I0(result[6]),
        .I1(operand_b1),
        .I2(register_b[6]),
        .I3(\write_output[6]_i_1__0_n_0 ),
        .I4(\result[0]_i_116_n_0 ),
        .I5(\result[0]_i_114_n_0 ),
        .O(\result[0]_i_97__0_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \result[0]_i_98__0 
       (.I0(\write_output[3]_i_1__0_n_0 ),
        .I1(store_data[3]),
        .I2(store_data[4]),
        .I3(\write_output[4]_i_1__0_n_0 ),
        .I4(\result[0]_i_117_n_0 ),
        .O(\result[0]_i_98__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \result[0]_i_99__0 
       (.I0(\write_output[0]_i_1__0_n_0 ),
        .I1(store_data[0]),
        .I2(\write_output[1]_i_1__0_n_0 ),
        .I3(store_data[1]),
        .I4(\write_output[2]_i_1__0_n_0 ),
        .I5(store_data[2]),
        .O(\result[0]_i_99__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBF0BB8888F088)) 
    \result[0]_i_9__1 
       (.I0(\result[0]_i_16__0_n_0 ),
        .I1(\result_reg[3]_i_10_n_7 ),
        .I2(\result[0]_i_17__1_n_0 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\result[0]_i_18__0_n_0 ),
        .O(\result[0]_i_9__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000077775557)) 
    \result[10]_i_10__1 
       (.I0(\result[10]_i_12__0_n_0 ),
        .I1(Q[1]),
        .I2(store_data[10]),
        .I3(\write_output[10]_i_1__0_n_0 ),
        .I4(Q[0]),
        .I5(\result[10]_i_14_n_0 ),
        .O(\result[10]_i_10__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[10]_i_11__1 
       (.I0(\result_reg[14]_i_36_n_5 ),
        .I1(opcode_2[0]),
        .I2(data2[26]),
        .O(\result[10]_i_11__1_n_0 ));
  LUT6 #(
    .INIT(64'h0E3FC2FF023FC2FF)) 
    \result[10]_i_12__0 
       (.I0(p_1_in),
        .I1(Q[0]),
        .I2(opcode_2[0]),
        .I3(Q[1]),
        .I4(\write_output[10]_i_1__0_n_0 ),
        .I5(store_data[10]),
        .O(\result[10]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAABBBAB)) 
    \result[10]_i_13 
       (.I0(Q[0]),
        .I1(\write_output[10]_i_1__0_n_0 ),
        .I2(register_b[10]),
        .I3(operand_b1),
        .I4(result[10]),
        .I5(Q[1]),
        .O(\result[10]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hB800)) 
    \result[10]_i_14 
       (.I0(\result[11]_i_19_n_0 ),
        .I1(store_data[0]),
        .I2(\result[10]_i_16_n_0 ),
        .I3(\result[29]_i_12__0_n_0 ),
        .O(\result[10]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[10]_i_15 
       (.I0(\result[10]_i_17_n_0 ),
        .I1(store_data[1]),
        .I2(\result[11]_i_20_n_0 ),
        .O(\result[10]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[10]_i_16 
       (.I0(\result[16]_i_23_n_0 ),
        .I1(\result[12]_i_28_n_0 ),
        .I2(store_data[1]),
        .I3(\result[14]_i_59_n_0 ),
        .I4(store_data[2]),
        .I5(\result[10]_i_18_n_0 ),
        .O(\result[10]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \result[10]_i_17 
       (.I0(\write_output[3]_i_1__0_n_0 ),
        .I1(store_data[2]),
        .I2(store_data[4]),
        .I3(\write_output[7]_i_1__0_n_0 ),
        .I4(store_data[3]),
        .O(\result[10]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \result[10]_i_18 
       (.I0(\write_output[18]_i_1__0_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[26]_i_1__0_n_0 ),
        .I3(store_data[4]),
        .I4(\write_output[10]_i_1__0_n_0 ),
        .O(\result[10]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8AA88888888)) 
    \result[10]_i_1__0 
       (.I0(\result[10]_i_2__0_n_0 ),
        .I1(\result[10]_i_3__0_n_0 ),
        .I2(\result[10]_i_4__1_n_0 ),
        .I3(\read_input[31]_i_2__0_n_0 ),
        .I4(\result[10]_i_5__1_n_0 ),
        .I5(opcode_2[4]),
        .O(\result[10]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEAEAEAEFEAE)) 
    \result[10]_i_2__0 
       (.I0(state[0]),
        .I1(load_data[10]),
        .I2(state[1]),
        .I3(RX[10]),
        .I4(read_input[0]),
        .I5(\s_output_socket_reg[31]_0 [10]),
        .O(\result[10]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h55D555FF55D55555)) 
    \result[10]_i_3__0 
       (.I0(state[0]),
        .I1(\result_reg[14]_i_7_n_5 ),
        .I2(\result[15]_i_7__0_n_0 ),
        .I3(opcode_2[4]),
        .I4(opcode_2[3]),
        .I5(\result[10]_i_6__0_n_0 ),
        .O(\result[10]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000808080008)) 
    \result[10]_i_4__1 
       (.I0(opcode_2[3]),
        .I1(\timer_reg[0]_0 ),
        .I2(Q[1]),
        .I3(\result[10]_i_7__0_n_0 ),
        .I4(store_data[0]),
        .I5(\result[11]_i_7_n_0 ),
        .O(\result[10]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \result[10]_i_5__1 
       (.I0(\result[10]_i_8__1_n_0 ),
        .I1(\result_reg[15]_i_11_n_5 ),
        .I2(\result[10]_i_9__1_n_0 ),
        .I3(\result[30]_i_9__0_n_0 ),
        .I4(\result[10]_i_10__1_n_0 ),
        .O(\result[10]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[10]_i_6__0 
       (.I0(\result_reg[14]_i_26_n_5 ),
        .I1(\result_reg[12]_i_6_n_6 ),
        .I2(Q[1]),
        .I3(\write_output[10]_i_1__0_n_0 ),
        .I4(\timer_reg[0]_0 ),
        .I5(\result[10]_i_11__1_n_0 ),
        .O(\result[10]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[10]_i_7__0 
       (.I0(\result[12]_i_20_n_0 ),
        .I1(store_data[1]),
        .I2(\result[8]_i_10__0_n_0 ),
        .O(\result[10]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000FF0D)) 
    \result[10]_i_8__1 
       (.I0(opcode_2[0]),
        .I1(Q[0]),
        .I2(\result[10]_i_12__0_n_0 ),
        .I3(\result[10]_i_13_n_0 ),
        .I4(\result[10]_i_14_n_0 ),
        .O(\result[10]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF47FFFFFF47)) 
    \result[10]_i_9__1 
       (.I0(\result[11]_i_16_n_0 ),
        .I1(store_data[1]),
        .I2(\result[11]_i_17_n_0 ),
        .I3(\result[2]_i_9_n_0 ),
        .I4(store_data[0]),
        .I5(\result[10]_i_15_n_0 ),
        .O(\result[10]_i_9__1_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8AA88888888)) 
    \result[11]_i_1 
       (.I0(\result[11]_i_2__1_n_0 ),
        .I1(\result[11]_i_3__1_n_0 ),
        .I2(\result[11]_i_4__0_n_0 ),
        .I3(\read_input[31]_i_2__0_n_0 ),
        .I4(\result[11]_i_5__0_n_0 ),
        .I5(opcode_2[4]),
        .O(\result[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF47FF47FF00FFFF)) 
    \result[11]_i_10__0 
       (.I0(\result[11]_i_16_n_0 ),
        .I1(store_data[1]),
        .I2(\result[11]_i_17_n_0 ),
        .I3(\result[2]_i_9_n_0 ),
        .I4(\result[11]_i_18_n_0 ),
        .I5(store_data[0]),
        .O(\result[11]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000077775557)) 
    \result[11]_i_11__0 
       (.I0(\result[11]_i_13_n_0 ),
        .I1(Q[1]),
        .I2(store_data[11]),
        .I3(\write_output[11]_i_1__0_n_0 ),
        .I4(Q[0]),
        .I5(\result[11]_i_15_n_0 ),
        .O(\result[11]_i_11__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[11]_i_12 
       (.I0(\result_reg[14]_i_36_n_4 ),
        .I1(opcode_2[0]),
        .I2(data2[27]),
        .O(\result[11]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0E3F023FC2FFC2FF)) 
    \result[11]_i_13 
       (.I0(p_1_in),
        .I1(Q[0]),
        .I2(opcode_2[0]),
        .I3(Q[1]),
        .I4(store_data[11]),
        .I5(\write_output[11]_i_1__0_n_0 ),
        .O(\result[11]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAABBBAB)) 
    \result[11]_i_14 
       (.I0(Q[0]),
        .I1(\write_output[11]_i_1__0_n_0 ),
        .I2(register_b[11]),
        .I3(operand_b1),
        .I4(result[11]),
        .I5(Q[1]),
        .O(\result[11]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hB800)) 
    \result[11]_i_15 
       (.I0(\result[12]_i_25_n_0 ),
        .I1(store_data[0]),
        .I2(\result[11]_i_19_n_0 ),
        .I3(\result[29]_i_12__0_n_0 ),
        .O(\result[11]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0033000000B800B8)) 
    \result[11]_i_16 
       (.I0(\write_output[4]_i_1__0_n_0 ),
        .I1(store_data[2]),
        .I2(\write_output[8]_i_1__0_n_0 ),
        .I3(store_data[4]),
        .I4(\write_output[0]_i_1__0_n_0 ),
        .I5(store_data[3]),
        .O(\result[11]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0033000000B800B8)) 
    \result[11]_i_17 
       (.I0(\write_output[6]_i_1__0_n_0 ),
        .I1(store_data[2]),
        .I2(\write_output[10]_i_1__0_n_0 ),
        .I3(store_data[4]),
        .I4(\write_output[2]_i_1__0_n_0 ),
        .I5(store_data[3]),
        .O(\result[11]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[11]_i_18 
       (.I0(\result[11]_i_20_n_0 ),
        .I1(store_data[1]),
        .I2(\result[11]_i_21_n_0 ),
        .O(\result[11]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[11]_i_19 
       (.I0(\result[17]_i_20_n_0 ),
        .I1(\result[13]_i_20_n_0 ),
        .I2(store_data[1]),
        .I3(\result[15]_i_30_n_0 ),
        .I4(store_data[2]),
        .I5(\result[11]_i_22_n_0 ),
        .O(\result[11]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \result[11]_i_20 
       (.I0(\write_output[5]_i_1__0_n_0 ),
        .I1(store_data[2]),
        .I2(\write_output[1]_i_1__0_n_0 ),
        .I3(store_data[3]),
        .I4(\write_output[9]_i_1__0_n_0 ),
        .I5(store_data[4]),
        .O(\result[11]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \result[11]_i_21 
       (.I0(\write_output[7]_i_1__0_n_0 ),
        .I1(store_data[2]),
        .I2(\write_output[3]_i_1__0_n_0 ),
        .I3(store_data[3]),
        .I4(\write_output[11]_i_1__0_n_0 ),
        .I5(store_data[4]),
        .O(\result[11]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \result[11]_i_22 
       (.I0(\write_output[19]_i_1__0_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[27]_i_1__0_n_0 ),
        .I3(store_data[4]),
        .I4(\write_output[11]_i_1__0_n_0 ),
        .O(\result[11]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEAEAEAEFEAE)) 
    \result[11]_i_2__1 
       (.I0(state[0]),
        .I1(load_data[11]),
        .I2(state[1]),
        .I3(RX[11]),
        .I4(read_input[0]),
        .I5(\s_output_socket_reg[31]_0 [11]),
        .O(\result[11]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h5555D5D5555555FF)) 
    \result[11]_i_3__1 
       (.I0(state[0]),
        .I1(\result_reg[14]_i_7_n_4 ),
        .I2(\result[15]_i_7__0_n_0 ),
        .I3(\result[11]_i_6_n_0 ),
        .I4(opcode_2[4]),
        .I5(opcode_2[3]),
        .O(\result[11]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000808080008)) 
    \result[11]_i_4__0 
       (.I0(opcode_2[3]),
        .I1(\timer_reg[0]_0 ),
        .I2(Q[1]),
        .I3(\result[11]_i_7_n_0 ),
        .I4(store_data[0]),
        .I5(\result[11]_i_8__0_n_0 ),
        .O(\result[11]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \result[11]_i_5__0 
       (.I0(\result[11]_i_9__0_n_0 ),
        .I1(\result_reg[15]_i_11_n_4 ),
        .I2(\result[11]_i_10__0_n_0 ),
        .I3(\result[30]_i_9__0_n_0 ),
        .I4(\result[11]_i_11__0_n_0 ),
        .O(\result[11]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \result[11]_i_6 
       (.I0(\result_reg[14]_i_26_n_4 ),
        .I1(\result_reg[12]_i_6_n_5 ),
        .I2(Q[1]),
        .I3(\write_output[11]_i_1__0_n_0 ),
        .I4(\timer_reg[0]_0 ),
        .I5(\result[11]_i_12_n_0 ),
        .O(\result[11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[11]_i_7 
       (.I0(\result[13]_i_15__0_n_0 ),
        .I1(store_data[1]),
        .I2(\result[9]_i_11_n_0 ),
        .O(\result[11]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[11]_i_8__0 
       (.I0(\result[14]_i_31_n_0 ),
        .I1(store_data[1]),
        .I2(\result[12]_i_20_n_0 ),
        .O(\result[11]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000FF0D)) 
    \result[11]_i_9__0 
       (.I0(opcode_2[0]),
        .I1(Q[0]),
        .I2(\result[11]_i_13_n_0 ),
        .I3(\result[11]_i_14_n_0 ),
        .I4(\result[11]_i_15_n_0 ),
        .O(\result[11]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'h888A8888A8AAA8A8)) 
    \result[12]_i_1 
       (.I0(\result[12]_i_2__1_n_0 ),
        .I1(\result[12]_i_3__1_n_0 ),
        .I2(opcode_2[4]),
        .I3(opcode_2[3]),
        .I4(\result[12]_i_4__0_n_0 ),
        .I5(\result[12]_i_5_n_0 ),
        .O(\result[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[12]_i_10 
       (.I0(\result[13]_i_14__0_n_0 ),
        .I1(\result[13]_i_15__0_n_0 ),
        .I2(store_data[0]),
        .I3(\result[14]_i_31_n_0 ),
        .I4(store_data[1]),
        .I5(\result[12]_i_20_n_0 ),
        .O(\result[12]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \result[12]_i_16__0 
       (.I0(\result[2]_i_9_n_0 ),
        .I1(\result[13]_i_16__0_n_0 ),
        .I2(store_data[0]),
        .I3(\result[11]_i_18_n_0 ),
        .O(\result[12]_i_16__0_n_0 ));
  LUT6 #(
    .INIT(64'h0E3FC2FF023FC2FF)) 
    \result[12]_i_17__0 
       (.I0(p_1_in),
        .I1(Q[0]),
        .I2(opcode_2[0]),
        .I3(Q[1]),
        .I4(\write_output[12]_i_1__0_n_0 ),
        .I5(store_data[12]),
        .O(\result[12]_i_17__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAABBBAB)) 
    \result[12]_i_18__0 
       (.I0(Q[0]),
        .I1(\write_output[12]_i_1__0_n_0 ),
        .I2(register_b[12]),
        .I3(operand_b1),
        .I4(result[12]),
        .I5(Q[1]),
        .O(\result[12]_i_18__0_n_0 ));
  LUT4 #(
    .INIT(16'hB800)) 
    \result[12]_i_19 
       (.I0(\result[13]_i_17__0_n_0 ),
        .I1(store_data[0]),
        .I2(\result[12]_i_25_n_0 ),
        .I3(\result[29]_i_12__0_n_0 ),
        .O(\result[12]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \result[12]_i_20 
       (.I0(\result[16]_i_18_n_0 ),
        .I1(store_data[2]),
        .I2(\result[12]_i_26_n_0 ),
        .I3(store_data[3]),
        .I4(\result[12]_i_27_n_0 ),
        .O(\result[12]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[12]_i_25 
       (.I0(\result[18]_i_21_n_0 ),
        .I1(\result[14]_i_59_n_0 ),
        .I2(store_data[1]),
        .I3(\result[16]_i_23_n_0 ),
        .I4(store_data[2]),
        .I5(\result[12]_i_28_n_0 ),
        .O(\result[12]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h3232323737373237)) 
    \result[12]_i_26 
       (.I0(store_data[4]),
        .I1(p_1_in),
        .I2(\result[2]_i_9_n_0 ),
        .I3(register_a[20]),
        .I4(operand_a1),
        .I5(result[20]),
        .O(\result[12]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    \result[12]_i_27 
       (.I0(\write_output[28]_i_1__0_n_0 ),
        .I1(store_data[4]),
        .I2(\write_output[12]_i_1__0_n_0 ),
        .I3(\result[2]_i_9_n_0 ),
        .I4(p_1_in),
        .O(\result[12]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \result[12]_i_28 
       (.I0(\write_output[20]_i_1__0_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[28]_i_1__0_n_0 ),
        .I3(store_data[4]),
        .I4(\write_output[12]_i_1__0_n_0 ),
        .O(\result[12]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEAEAEAEFEAE)) 
    \result[12]_i_2__1 
       (.I0(state[0]),
        .I1(load_data[12]),
        .I2(state[1]),
        .I3(RX[12]),
        .I4(read_input[0]),
        .I5(\s_output_socket_reg[31]_0 [12]),
        .O(\result[12]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h01000000FFFFFFFF)) 
    \result[12]_i_3__1 
       (.I0(Q[1]),
        .I1(\timer_reg[0]_0 ),
        .I2(opcode_2[4]),
        .I3(opcode_2[3]),
        .I4(\result_reg[14]_i_3_n_7 ),
        .I5(state[0]),
        .O(\result[12]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[12]_i_4__0 
       (.I0(\result_reg[14]_i_14_n_7 ),
        .I1(\result_reg[12]_i_6_n_4 ),
        .I2(Q[1]),
        .I3(\write_output[12]_i_1__0_n_0 ),
        .I4(\timer_reg[0]_0 ),
        .I5(\result[12]_i_7_n_0 ),
        .O(\result[12]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFB80000FFB8FFB8)) 
    \result[12]_i_5 
       (.I0(\result[12]_i_8_n_0 ),
        .I1(\result_reg[15]_i_5__0_n_7 ),
        .I2(\result[12]_i_9_n_0 ),
        .I3(\read_input[31]_i_2__0_n_0 ),
        .I4(\result[12]_i_10_n_0 ),
        .I5(\result[9]_i_5__0_n_0 ),
        .O(\result[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[12]_i_7 
       (.I0(\result_reg[14]_i_22_n_7 ),
        .I1(opcode_2[0]),
        .I2(data2[28]),
        .O(\result[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBBB88B8)) 
    \result[12]_i_8 
       (.I0(\result[12]_i_16__0_n_0 ),
        .I1(\result[30]_i_9__0_n_0 ),
        .I2(\result[25]_i_10__0_n_0 ),
        .I3(\result[12]_i_17__0_n_0 ),
        .I4(\result[12]_i_18__0_n_0 ),
        .I5(\result[12]_i_19_n_0 ),
        .O(\result[12]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h8888BB8B)) 
    \result[12]_i_9 
       (.I0(\result[12]_i_16__0_n_0 ),
        .I1(\result[30]_i_9__0_n_0 ),
        .I2(\result[12]_i_17__0_n_0 ),
        .I3(\result[12]_i_18__0_n_0 ),
        .I4(\result[12]_i_19_n_0 ),
        .O(\result[12]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \result[13]_i_10__0 
       (.I0(\result[2]_i_9_n_0 ),
        .I1(\result[14]_i_49_n_0 ),
        .I2(store_data[0]),
        .I3(\result[13]_i_16__0_n_0 ),
        .O(\result[13]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h0E3FC2FF023FC2FF)) 
    \result[13]_i_11__1 
       (.I0(p_1_in),
        .I1(Q[0]),
        .I2(opcode_2[0]),
        .I3(Q[1]),
        .I4(\write_output[13]_i_1__0_n_0 ),
        .I5(store_data[13]),
        .O(\result[13]_i_11__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAABBBAB)) 
    \result[13]_i_12__1 
       (.I0(Q[0]),
        .I1(\write_output[13]_i_1__0_n_0 ),
        .I2(register_b[13]),
        .I3(operand_b1),
        .I4(result[13]),
        .I5(Q[1]),
        .O(\result[13]_i_12__1_n_0 ));
  LUT4 #(
    .INIT(16'hB800)) 
    \result[13]_i_13__1 
       (.I0(\result[14]_i_50_n_0 ),
        .I1(store_data[0]),
        .I2(\result[13]_i_17__0_n_0 ),
        .I3(\result[29]_i_12__0_n_0 ),
        .O(\result[13]_i_13__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[13]_i_14__0 
       (.I0(\result[19]_i_18__0_n_0 ),
        .I1(store_data[2]),
        .I2(\result[15]_i_22__0_n_0 ),
        .O(\result[13]_i_14__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \result[13]_i_15__0 
       (.I0(\result[17]_i_13__0_n_0 ),
        .I1(store_data[2]),
        .I2(\result[13]_i_18__0_n_0 ),
        .I3(store_data[3]),
        .I4(\result[13]_i_19_n_0 ),
        .O(\result[13]_i_15__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \result[13]_i_16__0 
       (.I0(\result[11]_i_17_n_0 ),
        .I1(store_data[1]),
        .I2(\result[15]_i_29_n_0 ),
        .I3(store_data[2]),
        .I4(\result[19]_i_41_n_0 ),
        .O(\result[13]_i_16__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[13]_i_17__0 
       (.I0(\result[19]_i_43_n_0 ),
        .I1(\result[15]_i_30_n_0 ),
        .I2(store_data[1]),
        .I3(\result[17]_i_20_n_0 ),
        .I4(store_data[2]),
        .I5(\result[13]_i_20_n_0 ),
        .O(\result[13]_i_17__0_n_0 ));
  LUT4 #(
    .INIT(16'h5547)) 
    \result[13]_i_18__0 
       (.I0(p_1_in),
        .I1(store_data[4]),
        .I2(\write_output[21]_i_1__0_n_0 ),
        .I3(\result[2]_i_9_n_0 ),
        .O(\result[13]_i_18__0_n_0 ));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    \result[13]_i_19 
       (.I0(\write_output[29]_i_1__0_n_0 ),
        .I1(store_data[4]),
        .I2(\write_output[13]_i_1__0_n_0 ),
        .I3(\result[2]_i_9_n_0 ),
        .I4(p_1_in),
        .O(\result[13]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h888A8888A8AAA8A8)) 
    \result[13]_i_1__0 
       (.I0(\result[13]_i_2__1_n_0 ),
        .I1(\result[13]_i_3__0_n_0 ),
        .I2(opcode_2[4]),
        .I3(opcode_2[3]),
        .I4(\result[13]_i_4__1_n_0 ),
        .I5(\result[13]_i_5__0_n_0 ),
        .O(\result[13]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \result[13]_i_20 
       (.I0(\write_output[21]_i_1__0_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[29]_i_1__0_n_0 ),
        .I3(store_data[4]),
        .I4(\write_output[13]_i_1__0_n_0 ),
        .O(\result[13]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEAEAEAEFEAE)) 
    \result[13]_i_2__1 
       (.I0(state[0]),
        .I1(load_data[13]),
        .I2(state[1]),
        .I3(RX[13]),
        .I4(read_input[0]),
        .I5(\s_output_socket_reg[31]_0 [13]),
        .O(\result[13]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h01000000FFFFFFFF)) 
    \result[13]_i_3__0 
       (.I0(Q[1]),
        .I1(\timer_reg[0]_0 ),
        .I2(opcode_2[4]),
        .I3(opcode_2[3]),
        .I4(\result_reg[14]_i_3_n_6 ),
        .I5(state[0]),
        .O(\result[13]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[13]_i_4__1 
       (.I0(\result_reg[14]_i_14_n_6 ),
        .I1(\result_reg[14]_i_13_n_7 ),
        .I2(Q[1]),
        .I3(\write_output[13]_i_1__0_n_0 ),
        .I4(\timer_reg[0]_0 ),
        .I5(\result[13]_i_6_n_0 ),
        .O(\result[13]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFB80000FFB8FFB8)) 
    \result[13]_i_5__0 
       (.I0(\result[13]_i_7__1_n_0 ),
        .I1(\result_reg[15]_i_5__0_n_6 ),
        .I2(\result[13]_i_8__0_n_0 ),
        .I3(\read_input[31]_i_2__0_n_0 ),
        .I4(\result[13]_i_9__0_n_0 ),
        .I5(\result[9]_i_5__0_n_0 ),
        .O(\result[13]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[13]_i_6 
       (.I0(\result_reg[14]_i_22_n_6 ),
        .I1(opcode_2[0]),
        .I2(data2[29]),
        .O(\result[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBBB88B8)) 
    \result[13]_i_7__1 
       (.I0(\result[13]_i_10__0_n_0 ),
        .I1(\result[30]_i_9__0_n_0 ),
        .I2(\result[25]_i_10__0_n_0 ),
        .I3(\result[13]_i_11__1_n_0 ),
        .I4(\result[13]_i_12__1_n_0 ),
        .I5(\result[13]_i_13__1_n_0 ),
        .O(\result[13]_i_7__1_n_0 ));
  LUT5 #(
    .INIT(32'h8888BB8B)) 
    \result[13]_i_8__0 
       (.I0(\result[13]_i_10__0_n_0 ),
        .I1(\result[30]_i_9__0_n_0 ),
        .I2(\result[13]_i_11__1_n_0 ),
        .I3(\result[13]_i_12__1_n_0 ),
        .I4(\result[13]_i_13__1_n_0 ),
        .O(\result[13]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[13]_i_9__0 
       (.I0(\result[16]_i_13__0_n_0 ),
        .I1(\result[14]_i_31_n_0 ),
        .I2(store_data[0]),
        .I3(\result[13]_i_14__0_n_0 ),
        .I4(store_data[1]),
        .I5(\result[13]_i_15__0_n_0 ),
        .O(\result[13]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA22A2AAAAAAAA)) 
    \result[14]_i_1 
       (.I0(\result[14]_i_2__1_n_0 ),
        .I1(state[0]),
        .I2(\result_reg[14]_i_3_n_5 ),
        .I3(\result[14]_i_4__0_n_0 ),
        .I4(\result[14]_i_5_n_0 ),
        .I5(\result[14]_i_6__0_n_0 ),
        .O(\result[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \result[14]_i_10 
       (.I0(result[13]),
        .I1(operand_b1),
        .I2(register_b[13]),
        .I3(\write_output[13]_i_1__0_n_0 ),
        .O(\result[14]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \result[14]_i_11 
       (.I0(result[12]),
        .I1(operand_b1),
        .I2(register_b[12]),
        .I3(\write_output[12]_i_1__0_n_0 ),
        .O(\result[14]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \result[14]_i_12__0 
       (.I0(data2[30]),
        .I1(opcode_2[0]),
        .I2(\result_reg[14]_i_22_n_5 ),
        .I3(\timer_reg[0]_0 ),
        .I4(\write_output[14]_i_1__0_n_0 ),
        .I5(Q[1]),
        .O(\result[14]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    \result[14]_i_15__0 
       (.I0(\result[9]_i_5__0_n_0 ),
        .I1(\result[14]_i_31_n_0 ),
        .I2(store_data[1]),
        .I3(\result[16]_i_13__0_n_0 ),
        .I4(store_data[0]),
        .I5(\result[15]_i_10_n_0 ),
        .O(\result[14]_i_15__0_n_0 ));
  LUT5 #(
    .INIT(32'h8888BB8B)) 
    \result[14]_i_16__0 
       (.I0(\result[14]_i_32_n_0 ),
        .I1(\result[30]_i_9__0_n_0 ),
        .I2(\result[14]_i_33_n_0 ),
        .I3(\result[14]_i_34_n_0 ),
        .I4(\result[14]_i_35_n_0 ),
        .O(\result[14]_i_16__0_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBBB88B8)) 
    \result[14]_i_17__0 
       (.I0(\result[14]_i_32_n_0 ),
        .I1(\result[30]_i_9__0_n_0 ),
        .I2(\result[25]_i_10__0_n_0 ),
        .I3(\result[14]_i_33_n_0 ),
        .I4(\result[14]_i_34_n_0 ),
        .I5(\result[14]_i_35_n_0 ),
        .O(\result[14]_i_17__0_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \result[14]_i_18__0 
       (.I0(\write_output[11]_i_1__0_n_0 ),
        .I1(register_b[11]),
        .I2(operand_b1),
        .I3(result[11]),
        .O(\result[14]_i_18__0_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \result[14]_i_19 
       (.I0(\write_output[10]_i_1__0_n_0 ),
        .I1(register_b[10]),
        .I2(operand_b1),
        .I3(result[10]),
        .O(\result[14]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \result[14]_i_20 
       (.I0(\write_output[9]_i_1__0_n_0 ),
        .I1(register_b[9]),
        .I2(operand_b1),
        .I3(result[9]),
        .O(\result[14]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \result[14]_i_21 
       (.I0(\write_output[8]_i_1__0_n_0 ),
        .I1(register_b[8]),
        .I2(operand_b1),
        .I3(result[8]),
        .O(\result[14]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \result[14]_i_27 
       (.I0(\write_output[15]_i_1__0_n_0 ),
        .I1(register_b[15]),
        .I2(operand_b1),
        .I3(result[15]),
        .O(\result[14]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \result[14]_i_28 
       (.I0(\write_output[14]_i_1__0_n_0 ),
        .I1(register_b[14]),
        .I2(operand_b1),
        .I3(result[14]),
        .O(\result[14]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \result[14]_i_29 
       (.I0(\write_output[13]_i_1__0_n_0 ),
        .I1(register_b[13]),
        .I2(operand_b1),
        .I3(result[13]),
        .O(\result[14]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEAEAEAEFEAE)) 
    \result[14]_i_2__1 
       (.I0(state[0]),
        .I1(load_data[14]),
        .I2(state[1]),
        .I3(RX[14]),
        .I4(read_input[0]),
        .I5(\s_output_socket_reg[31]_0 [14]),
        .O(\result[14]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \result[14]_i_30 
       (.I0(\write_output[12]_i_1__0_n_0 ),
        .I1(register_b[12]),
        .I2(operand_b1),
        .I3(result[12]),
        .O(\result[14]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \result[14]_i_31 
       (.I0(\result[18]_i_13__0_n_0 ),
        .I1(store_data[2]),
        .I2(\result[8]_i_17_n_0 ),
        .I3(store_data[3]),
        .I4(\result[8]_i_18__0_n_0 ),
        .O(\result[14]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \result[14]_i_32 
       (.I0(\result[2]_i_9_n_0 ),
        .I1(\result[15]_i_27__0_n_0 ),
        .I2(store_data[0]),
        .I3(\result[14]_i_49_n_0 ),
        .O(\result[14]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h0E3FC2FF023FC2FF)) 
    \result[14]_i_33 
       (.I0(p_1_in),
        .I1(Q[0]),
        .I2(opcode_2[0]),
        .I3(Q[1]),
        .I4(\write_output[14]_i_1__0_n_0 ),
        .I5(store_data[14]),
        .O(\result[14]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAABBBAB)) 
    \result[14]_i_34 
       (.I0(Q[0]),
        .I1(\write_output[14]_i_1__0_n_0 ),
        .I2(register_b[14]),
        .I3(operand_b1),
        .I4(result[14]),
        .I5(Q[1]),
        .O(\result[14]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'hB800)) 
    \result[14]_i_35 
       (.I0(\result[15]_i_28_n_0 ),
        .I1(store_data[0]),
        .I2(\result[14]_i_50_n_0 ),
        .I3(\result[29]_i_12__0_n_0 ),
        .O(\result[14]_i_35_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[14]_i_37 
       (.I0(result[15]),
        .I1(operand_a1),
        .I2(register_a[15]),
        .O(\result[14]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[14]_i_38 
       (.I0(result[14]),
        .I1(operand_a1),
        .I2(register_a[14]),
        .O(\result[14]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[14]_i_39 
       (.I0(result[13]),
        .I1(operand_a1),
        .I2(register_a[13]),
        .O(\result[14]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[14]_i_40 
       (.I0(result[12]),
        .I1(operand_a1),
        .I2(register_a[12]),
        .O(\result[14]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[14]_i_41 
       (.I0(\write_output[15]_i_1__0_n_0 ),
        .I1(data2[31]),
        .O(\result[14]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[14]_i_42 
       (.I0(\write_output[14]_i_1__0_n_0 ),
        .I1(data2[30]),
        .O(\result[14]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[14]_i_43 
       (.I0(\write_output[13]_i_1__0_n_0 ),
        .I1(data2[29]),
        .O(\result[14]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[14]_i_44 
       (.I0(\write_output[12]_i_1__0_n_0 ),
        .I1(data2[28]),
        .O(\result[14]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h47B8)) 
    \result[14]_i_45 
       (.I0(result[11]),
        .I1(operand_b1),
        .I2(register_b[11]),
        .I3(\write_output[11]_i_1__0_n_0 ),
        .O(\result[14]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h47B8)) 
    \result[14]_i_46 
       (.I0(result[10]),
        .I1(operand_b1),
        .I2(register_b[10]),
        .I3(\write_output[10]_i_1__0_n_0 ),
        .O(\result[14]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h47B8)) 
    \result[14]_i_47 
       (.I0(result[9]),
        .I1(operand_b1),
        .I2(register_b[9]),
        .I3(\write_output[9]_i_1__0_n_0 ),
        .O(\result[14]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h47B8)) 
    \result[14]_i_48 
       (.I0(result[8]),
        .I1(operand_b1),
        .I2(register_b[8]),
        .I3(\write_output[8]_i_1__0_n_0 ),
        .O(\result[14]_i_48_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \result[14]_i_49 
       (.I0(\result[11]_i_21_n_0 ),
        .I1(store_data[1]),
        .I2(\result[16]_i_21_n_0 ),
        .I3(store_data[2]),
        .I4(\result[20]_i_19_n_0 ),
        .O(\result[14]_i_49_n_0 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \result[14]_i_4__0 
       (.I0(Q[1]),
        .I1(\timer_reg[0]_0 ),
        .I2(opcode_2[4]),
        .I3(opcode_2[3]),
        .O(\result[14]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8888888A888)) 
    \result[14]_i_5 
       (.I0(memory_reg_0_i_2_n_0),
        .I1(\result[14]_i_12__0_n_0 ),
        .I2(Q[1]),
        .I3(\result_reg[14]_i_13_n_6 ),
        .I4(\timer_reg[0]_0 ),
        .I5(\result_reg[14]_i_14_n_5 ),
        .O(\result[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[14]_i_50 
       (.I0(\result[16]_i_22_n_0 ),
        .I1(\result[16]_i_23_n_0 ),
        .I2(store_data[1]),
        .I3(\result[18]_i_21_n_0 ),
        .I4(store_data[2]),
        .I5(\result[14]_i_59_n_0 ),
        .O(\result[14]_i_50_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[14]_i_51 
       (.I0(result[11]),
        .I1(operand_a1),
        .I2(register_a[11]),
        .O(\result[14]_i_51_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[14]_i_52 
       (.I0(result[10]),
        .I1(operand_a1),
        .I2(register_a[10]),
        .O(\result[14]_i_52_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[14]_i_53 
       (.I0(result[9]),
        .I1(operand_a1),
        .I2(register_a[9]),
        .O(\result[14]_i_53_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[14]_i_54 
       (.I0(result[8]),
        .I1(operand_a1),
        .I2(register_a[8]),
        .O(\result[14]_i_54_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[14]_i_55 
       (.I0(\write_output[11]_i_1__0_n_0 ),
        .I1(data2[27]),
        .O(\result[14]_i_55_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[14]_i_56 
       (.I0(\write_output[10]_i_1__0_n_0 ),
        .I1(data2[26]),
        .O(\result[14]_i_56_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[14]_i_57 
       (.I0(\write_output[9]_i_1__0_n_0 ),
        .I1(data2[25]),
        .O(\result[14]_i_57_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[14]_i_58 
       (.I0(\write_output[8]_i_1__0_n_0 ),
        .I1(data2[24]),
        .O(\result[14]_i_58_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \result[14]_i_59 
       (.I0(\write_output[22]_i_1__0_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[30]_i_1__0_n_0 ),
        .I3(store_data[4]),
        .I4(\write_output[14]_i_1__0_n_0 ),
        .O(\result[14]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'h55544454FFFFFFFF)) 
    \result[14]_i_6__0 
       (.I0(\result[14]_i_15__0_n_0 ),
        .I1(\read_input[31]_i_2__0_n_0 ),
        .I2(\result[14]_i_16__0_n_0 ),
        .I3(\result_reg[15]_i_5__0_n_5 ),
        .I4(\result[14]_i_17__0_n_0 ),
        .I5(opcode_2[4]),
        .O(\result[14]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \result[14]_i_8 
       (.I0(result[15]),
        .I1(operand_b1),
        .I2(register_b[15]),
        .I3(\write_output[15]_i_1__0_n_0 ),
        .O(\result[14]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \result[14]_i_9 
       (.I0(result[14]),
        .I1(operand_b1),
        .I2(register_b[14]),
        .I3(\write_output[14]_i_1__0_n_0 ),
        .O(\result[14]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h888AAA8A88888888)) 
    \result[15]_i_1 
       (.I0(\result[15]_i_2__1_n_0 ),
        .I1(\result[15]_i_3__1_n_0 ),
        .I2(\result[15]_i_4__0_n_0 ),
        .I3(\result_reg[15]_i_5__0_n_4 ),
        .I4(\result[15]_i_6__0_n_0 ),
        .I5(opcode_2[4]),
        .O(\result[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[15]_i_10 
       (.I0(\result[21]_i_13__0_n_0 ),
        .I1(\result[17]_i_13__0_n_0 ),
        .I2(store_data[1]),
        .I3(\result[19]_i_18__0_n_0 ),
        .I4(store_data[2]),
        .I5(\result[15]_i_22__0_n_0 ),
        .O(\result[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBBB88B8)) 
    \result[15]_i_16__0 
       (.I0(\result[15]_i_18__0_n_0 ),
        .I1(\result[30]_i_9__0_n_0 ),
        .I2(\result[25]_i_10__0_n_0 ),
        .I3(\result[15]_i_19__0_n_0 ),
        .I4(\result[15]_i_20__0_n_0 ),
        .I5(\result[15]_i_21__0_n_0 ),
        .O(\result[15]_i_16__0_n_0 ));
  LUT5 #(
    .INIT(32'hEEEFFFEF)) 
    \result[15]_i_17__0 
       (.I0(Q[1]),
        .I1(\timer_reg[0]_0 ),
        .I2(data2[31]),
        .I3(opcode_2[0]),
        .I4(\result_reg[14]_i_22_n_4 ),
        .O(\result[15]_i_17__0_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \result[15]_i_18__0 
       (.I0(\result[2]_i_9_n_0 ),
        .I1(\result[16]_i_16_n_0 ),
        .I2(store_data[0]),
        .I3(\result[15]_i_27__0_n_0 ),
        .O(\result[15]_i_18__0_n_0 ));
  LUT6 #(
    .INIT(64'h0E3FC2FF023FC2FF)) 
    \result[15]_i_19__0 
       (.I0(p_1_in),
        .I1(Q[0]),
        .I2(opcode_2[0]),
        .I3(Q[1]),
        .I4(\write_output[15]_i_1__0_n_0 ),
        .I5(store_data[15]),
        .O(\result[15]_i_19__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAABBBAB)) 
    \result[15]_i_20__0 
       (.I0(Q[0]),
        .I1(\write_output[15]_i_1__0_n_0 ),
        .I2(register_b[15]),
        .I3(operand_b1),
        .I4(result[15]),
        .I5(Q[1]),
        .O(\result[15]_i_20__0_n_0 ));
  LUT4 #(
    .INIT(16'hCA00)) 
    \result[15]_i_21__0 
       (.I0(\result[15]_i_28_n_0 ),
        .I1(\result[16]_i_17_n_0 ),
        .I2(store_data[0]),
        .I3(\result[29]_i_12__0_n_0 ),
        .O(\result[15]_i_21__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F440F77)) 
    \result[15]_i_22__0 
       (.I0(\write_output[23]_i_1__0_n_0 ),
        .I1(store_data[3]),
        .I2(p_1_in),
        .I3(\result[2]_i_9_n_0 ),
        .I4(\write_output[15]_i_1__0_n_0 ),
        .I5(store_data[4]),
        .O(\result[15]_i_22__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[15]_i_27__0 
       (.I0(\result[15]_i_29_n_0 ),
        .I1(\result[19]_i_41_n_0 ),
        .I2(store_data[1]),
        .I3(\result[17]_i_18_n_0 ),
        .I4(store_data[2]),
        .I5(\result[21]_i_18_n_0 ),
        .O(\result[15]_i_27__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[15]_i_28 
       (.I0(\result[17]_i_19_n_0 ),
        .I1(\result[17]_i_20_n_0 ),
        .I2(store_data[1]),
        .I3(\result[19]_i_43_n_0 ),
        .I4(store_data[2]),
        .I5(\result[15]_i_30_n_0 ),
        .O(\result[15]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h3022)) 
    \result[15]_i_29 
       (.I0(\write_output[8]_i_1__0_n_0 ),
        .I1(store_data[4]),
        .I2(\write_output[0]_i_1__0_n_0 ),
        .I3(store_data[3]),
        .O(\result[15]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEAEAEAEFEAE)) 
    \result[15]_i_2__1 
       (.I0(state[0]),
        .I1(load_data[15]),
        .I2(state[1]),
        .I3(RX[15]),
        .I4(read_input[0]),
        .I5(\s_output_socket_reg[31]_0 [15]),
        .O(\result[15]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \result[15]_i_30 
       (.I0(\write_output[23]_i_1__0_n_0 ),
        .I1(store_data[3]),
        .I2(p_1_in),
        .I3(store_data[4]),
        .I4(\write_output[15]_i_1__0_n_0 ),
        .O(\result[15]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h5555D5D5555555FF)) 
    \result[15]_i_3__1 
       (.I0(state[0]),
        .I1(\result_reg[14]_i_3_n_4 ),
        .I2(\result[15]_i_7__0_n_0 ),
        .I3(\result[15]_i_8__0_n_0 ),
        .I4(opcode_2[4]),
        .I5(opcode_2[3]),
        .O(\result[15]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hE0EEE000EEEEEEEE)) 
    \result[15]_i_4__0 
       (.I0(\result[15]_i_9__0_n_0 ),
        .I1(\read_input[31]_i_2__0_n_0 ),
        .I2(\result[16]_i_6__0_n_0 ),
        .I3(store_data[0]),
        .I4(\result[15]_i_10_n_0 ),
        .I5(\result[9]_i_5__0_n_0 ),
        .O(\result[15]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hE0EEE000EEEEEEEE)) 
    \result[15]_i_6__0 
       (.I0(\result[15]_i_16__0_n_0 ),
        .I1(\read_input[31]_i_2__0_n_0 ),
        .I2(\result[16]_i_6__0_n_0 ),
        .I3(store_data[0]),
        .I4(\result[15]_i_10_n_0 ),
        .I5(\result[9]_i_5__0_n_0 ),
        .O(\result[15]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \result[15]_i_7__0 
       (.I0(\timer_reg[0]_0 ),
        .I1(Q[1]),
        .O(\result[15]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h02A20A0A02A2AAAA)) 
    \result[15]_i_8__0 
       (.I0(\result[15]_i_17__0_n_0 ),
        .I1(\result_reg[14]_i_13_n_5 ),
        .I2(\timer_reg[0]_0 ),
        .I3(\result_reg[14]_i_14_n_4 ),
        .I4(Q[1]),
        .I5(\write_output[15]_i_1__0_n_0 ),
        .O(\result[15]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'h8888BB8B)) 
    \result[15]_i_9__0 
       (.I0(\result[15]_i_18__0_n_0 ),
        .I1(\result[30]_i_9__0_n_0 ),
        .I2(\result[15]_i_19__0_n_0 ),
        .I3(\result[15]_i_20__0_n_0 ),
        .I4(\result[15]_i_21__0_n_0 ),
        .O(\result[15]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF47000000)) 
    \result[16]_i_1 
       (.I0(\result[16]_i_2__1_n_0 ),
        .I1(\result_reg[19]_i_3_n_7 ),
        .I2(\result[16]_i_3__1_n_0 ),
        .I3(state[0]),
        .I4(opcode_2[4]),
        .I5(\result[16]_i_4_n_0 ),
        .O(\result[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0E3F023FC2FFC2FF)) 
    \result[16]_i_10__0 
       (.I0(p_1_in),
        .I1(Q[0]),
        .I2(opcode_2[0]),
        .I3(Q[1]),
        .I4(store_data[16]),
        .I5(\write_output[16]_i_1__0_n_0 ),
        .O(\result[16]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAABBBAB)) 
    \result[16]_i_11__0 
       (.I0(Q[0]),
        .I1(\write_output[16]_i_1__0_n_0 ),
        .I2(register_b[16]),
        .I3(operand_b1),
        .I4(result[16]),
        .I5(Q[1]),
        .O(\result[16]_i_11__0_n_0 ));
  LUT4 #(
    .INIT(16'hCA00)) 
    \result[16]_i_12__0 
       (.I0(\result[16]_i_17_n_0 ),
        .I1(\result[17]_i_16_n_0 ),
        .I2(store_data[0]),
        .I3(\result[29]_i_12__0_n_0 ),
        .O(\result[16]_i_12__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[16]_i_13__0 
       (.I0(\result[20]_i_13__0_n_0 ),
        .I1(store_data[2]),
        .I2(\result[16]_i_18_n_0 ),
        .O(\result[16]_i_13__0_n_0 ));
  LUT6 #(
    .INIT(64'h1011000010111015)) 
    \result[16]_i_14__0 
       (.I0(Q[1]),
        .I1(result[16]),
        .I2(operand_b1),
        .I3(register_b[16]),
        .I4(operand_a1),
        .I5(register_a[16]),
        .O(\result[16]_i_14__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFF47)) 
    \result[16]_i_15__0 
       (.I0(\result_reg[16]_i_19_n_7 ),
        .I1(opcode_2[0]),
        .I2(data2[31]),
        .I3(\timer_reg[0]_0 ),
        .I4(Q[1]),
        .I5(\result[16]_i_20_n_0 ),
        .O(\result[16]_i_15__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[16]_i_16 
       (.I0(\result[16]_i_21_n_0 ),
        .I1(\result[20]_i_19_n_0 ),
        .I2(store_data[1]),
        .I3(\result[18]_i_19_n_0 ),
        .I4(store_data[2]),
        .I5(\result[22]_i_20_n_0 ),
        .O(\result[16]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[16]_i_17 
       (.I0(\result[18]_i_20_n_0 ),
        .I1(\result[18]_i_21_n_0 ),
        .I2(store_data[1]),
        .I3(\result[16]_i_22_n_0 ),
        .I4(store_data[2]),
        .I5(\result[16]_i_23_n_0 ),
        .O(\result[16]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F440F77)) 
    \result[16]_i_18 
       (.I0(\write_output[24]_i_1__0_n_0 ),
        .I1(store_data[3]),
        .I2(p_1_in),
        .I3(\result[2]_i_9_n_0 ),
        .I4(\write_output[16]_i_1__0_n_0 ),
        .I5(store_data[4]),
        .O(\result[16]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hE2CCE200)) 
    \result[16]_i_20 
       (.I0(address_b_2[0]),
        .I1(Q[1]),
        .I2(\result_reg[19]_i_19_n_7 ),
        .I3(\timer_reg[0]_0 ),
        .I4(\result_reg[14]_i_13_n_0 ),
        .O(\result[16]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \result[16]_i_21 
       (.I0(\write_output[1]_i_1__0_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[9]_i_1__0_n_0 ),
        .I3(store_data[4]),
        .O(\result[16]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBB888B8)) 
    \result[16]_i_22 
       (.I0(\write_output[28]_i_1__0_n_0 ),
        .I1(store_data[3]),
        .I2(register_a[20]),
        .I3(operand_a1),
        .I4(result[20]),
        .I5(store_data[4]),
        .O(\result[16]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBB888B8)) 
    \result[16]_i_23 
       (.I0(\write_output[24]_i_1__0_n_0 ),
        .I1(store_data[3]),
        .I2(register_a[16]),
        .I3(operand_a1),
        .I4(result[16]),
        .I5(store_data[4]),
        .O(\result[16]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[16]_i_24 
       (.I0(result[19]),
        .I1(operand_a1),
        .I2(register_a[19]),
        .O(\result[16]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[16]_i_25 
       (.I0(result[18]),
        .I1(operand_a1),
        .I2(register_a[18]),
        .O(\result[16]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[16]_i_26 
       (.I0(result[17]),
        .I1(operand_a1),
        .I2(register_a[17]),
        .O(\result[16]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[16]_i_27 
       (.I0(result[16]),
        .I1(operand_a1),
        .I2(register_a[16]),
        .O(\result[16]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hE0EEE000EEEEEEEE)) 
    \result[16]_i_2__1 
       (.I0(\result[16]_i_5__0_n_0 ),
        .I1(\read_input[31]_i_2__0_n_0 ),
        .I2(\result[17]_i_6__0_n_0 ),
        .I3(store_data[0]),
        .I4(\result[16]_i_6__0_n_0 ),
        .I5(\result[9]_i_5__0_n_0 ),
        .O(\result[16]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hE0EEE000EEEEEEEE)) 
    \result[16]_i_3__1 
       (.I0(\result[16]_i_7__0_n_0 ),
        .I1(\read_input[31]_i_2__0_n_0 ),
        .I2(\result[17]_i_6__0_n_0 ),
        .I3(store_data[0]),
        .I4(\result[16]_i_6__0_n_0 ),
        .I5(\result[9]_i_5__0_n_0 ),
        .O(\result[16]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \result[16]_i_4 
       (.I0(\result[16]_i_8__0_n_0 ),
        .I1(state[0]),
        .I2(read_input[0]),
        .I3(\s_output_socket_reg[31]_0 [16]),
        .I4(state[1]),
        .I5(load_data[16]),
        .O(\result[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBBB88B8)) 
    \result[16]_i_5__0 
       (.I0(\result[16]_i_9__0_n_0 ),
        .I1(\result[30]_i_9__0_n_0 ),
        .I2(\result[25]_i_10__0_n_0 ),
        .I3(\result[16]_i_10__0_n_0 ),
        .I4(\result[16]_i_11__0_n_0 ),
        .I5(\result[16]_i_12__0_n_0 ),
        .O(\result[16]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[16]_i_6__0 
       (.I0(\result[22]_i_13__0_n_0 ),
        .I1(store_data[2]),
        .I2(\result[18]_i_13__0_n_0 ),
        .I3(store_data[1]),
        .I4(\result[16]_i_13__0_n_0 ),
        .O(\result[16]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h08080808FBFBF8FB)) 
    \result[16]_i_7__0 
       (.I0(\result[16]_i_9__0_n_0 ),
        .I1(opcode_2[3]),
        .I2(\opcode_2_reg[1]_0 ),
        .I3(\result[16]_i_10__0_n_0 ),
        .I4(\result[16]_i_14__0_n_0 ),
        .I5(\result[16]_i_12__0_n_0 ),
        .O(\result[16]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h00001010000000FF)) 
    \result[16]_i_8__0 
       (.I0(Q[1]),
        .I1(\timer_reg[0]_0 ),
        .I2(\result_reg[19]_i_20_n_7 ),
        .I3(\result[16]_i_15__0_n_0 ),
        .I4(opcode_2[4]),
        .I5(opcode_2[3]),
        .O(\result[16]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \result[16]_i_9__0 
       (.I0(\result[2]_i_9_n_0 ),
        .I1(\result[17]_i_15__0_n_0 ),
        .I2(store_data[0]),
        .I3(\result[16]_i_16_n_0 ),
        .O(\result[16]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'h0E3FC2FF023FC2FF)) 
    \result[17]_i_10__0 
       (.I0(p_1_in),
        .I1(Q[0]),
        .I2(opcode_2[0]),
        .I3(Q[1]),
        .I4(\write_output[17]_i_1__0_n_0 ),
        .I5(store_data[17]),
        .O(\result[17]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAABBBAB)) 
    \result[17]_i_11__0 
       (.I0(Q[0]),
        .I1(\write_output[17]_i_1__0_n_0 ),
        .I2(register_b[17]),
        .I3(operand_b1),
        .I4(result[17]),
        .I5(Q[1]),
        .O(\result[17]_i_11__0_n_0 ));
  LUT4 #(
    .INIT(16'hCA00)) 
    \result[17]_i_12__0 
       (.I0(\result[17]_i_16_n_0 ),
        .I1(\result[18]_i_17_n_0 ),
        .I2(store_data[0]),
        .I3(\result[29]_i_12__0_n_0 ),
        .O(\result[17]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F440F77)) 
    \result[17]_i_13__0 
       (.I0(\write_output[25]_i_1__0_n_0 ),
        .I1(store_data[3]),
        .I2(p_1_in),
        .I3(\result[2]_i_9_n_0 ),
        .I4(\write_output[17]_i_1__0_n_0 ),
        .I5(store_data[4]),
        .O(\result[17]_i_13__0_n_0 ));
  LUT5 #(
    .INIT(32'h02AAA2AA)) 
    \result[17]_i_14__0 
       (.I0(\result[17]_i_17_n_0 ),
        .I1(address_b_2[1]),
        .I2(Q[1]),
        .I3(\timer_reg[0]_0 ),
        .I4(\result_reg[19]_i_19_n_6 ),
        .O(\result[17]_i_14__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[17]_i_15__0 
       (.I0(\result[17]_i_18_n_0 ),
        .I1(\result[21]_i_18_n_0 ),
        .I2(store_data[1]),
        .I3(\result[19]_i_41_n_0 ),
        .I4(store_data[2]),
        .I5(\result[23]_i_42_n_0 ),
        .O(\result[17]_i_15__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[17]_i_16 
       (.I0(\result[19]_i_42_n_0 ),
        .I1(\result[19]_i_43_n_0 ),
        .I2(store_data[1]),
        .I3(\result[17]_i_19_n_0 ),
        .I4(store_data[2]),
        .I5(\result[17]_i_20_n_0 ),
        .O(\result[17]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hEEEFFFEF)) 
    \result[17]_i_17 
       (.I0(Q[1]),
        .I1(\timer_reg[0]_0 ),
        .I2(data2[31]),
        .I3(opcode_2[0]),
        .I4(\result_reg[16]_i_19_n_6 ),
        .O(\result[17]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h3022)) 
    \result[17]_i_18 
       (.I0(\write_output[10]_i_1__0_n_0 ),
        .I1(store_data[4]),
        .I2(\write_output[2]_i_1__0_n_0 ),
        .I3(store_data[3]),
        .O(\result[17]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \result[17]_i_19 
       (.I0(\write_output[29]_i_1__0_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[21]_i_1__0_n_0 ),
        .I3(store_data[4]),
        .O(\result[17]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF47000000)) 
    \result[17]_i_1__0 
       (.I0(\result[17]_i_2__1_n_0 ),
        .I1(\result_reg[19]_i_3_n_6 ),
        .I2(\result[17]_i_3__0_n_0 ),
        .I3(state[0]),
        .I4(opcode_2[4]),
        .I5(\result[17]_i_4_n_0 ),
        .O(\result[17]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \result[17]_i_20 
       (.I0(\write_output[25]_i_1__0_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[17]_i_1__0_n_0 ),
        .I3(store_data[4]),
        .O(\result[17]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hE0EEE000EEEEEEEE)) 
    \result[17]_i_2__1 
       (.I0(\result[17]_i_5__0_n_0 ),
        .I1(\read_input[31]_i_2__0_n_0 ),
        .I2(\result[18]_i_6__0_n_0 ),
        .I3(store_data[0]),
        .I4(\result[17]_i_6__0_n_0 ),
        .I5(\result[9]_i_5__0_n_0 ),
        .O(\result[17]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hE0EEE000EEEEEEEE)) 
    \result[17]_i_3__0 
       (.I0(\result[17]_i_7__0_n_0 ),
        .I1(\read_input[31]_i_2__0_n_0 ),
        .I2(\result[18]_i_6__0_n_0 ),
        .I3(store_data[0]),
        .I4(\result[17]_i_6__0_n_0 ),
        .I5(\result[9]_i_5__0_n_0 ),
        .O(\result[17]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \result[17]_i_4 
       (.I0(\result[17]_i_8__0_n_0 ),
        .I1(state[0]),
        .I2(read_input[0]),
        .I3(\s_output_socket_reg[31]_0 [17]),
        .I4(state[1]),
        .I5(load_data[17]),
        .O(\result[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBBB88B8)) 
    \result[17]_i_5__0 
       (.I0(\result[17]_i_9__0_n_0 ),
        .I1(\result[30]_i_9__0_n_0 ),
        .I2(\result[25]_i_10__0_n_0 ),
        .I3(\result[17]_i_10__0_n_0 ),
        .I4(\result[17]_i_11__0_n_0 ),
        .I5(\result[17]_i_12__0_n_0 ),
        .O(\result[17]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \result[17]_i_6__0 
       (.I0(\result[23]_i_19__0_n_0 ),
        .I1(store_data[2]),
        .I2(\result[19]_i_18__0_n_0 ),
        .I3(\result[21]_i_13__0_n_0 ),
        .I4(\result[17]_i_13__0_n_0 ),
        .I5(store_data[1]),
        .O(\result[17]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h8888BB8B)) 
    \result[17]_i_7__0 
       (.I0(\result[17]_i_9__0_n_0 ),
        .I1(\result[30]_i_9__0_n_0 ),
        .I2(\result[17]_i_10__0_n_0 ),
        .I3(\result[17]_i_11__0_n_0 ),
        .I4(\result[17]_i_12__0_n_0 ),
        .O(\result[17]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h00001010000000FF)) 
    \result[17]_i_8__0 
       (.I0(Q[1]),
        .I1(\timer_reg[0]_0 ),
        .I2(\result_reg[19]_i_20_n_6 ),
        .I3(\result[17]_i_14__0_n_0 ),
        .I4(opcode_2[4]),
        .I5(opcode_2[3]),
        .O(\result[17]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \result[17]_i_9__0 
       (.I0(\result[2]_i_9_n_0 ),
        .I1(\result[18]_i_16_n_0 ),
        .I2(store_data[0]),
        .I3(\result[17]_i_15__0_n_0 ),
        .O(\result[17]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'h0E3F023FC2FFC2FF)) 
    \result[18]_i_10__0 
       (.I0(p_1_in),
        .I1(Q[0]),
        .I2(opcode_2[0]),
        .I3(Q[1]),
        .I4(store_data[18]),
        .I5(\write_output[18]_i_1__0_n_0 ),
        .O(\result[18]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAABBBAB)) 
    \result[18]_i_11__0 
       (.I0(Q[0]),
        .I1(\write_output[18]_i_1__0_n_0 ),
        .I2(register_b[18]),
        .I3(operand_b1),
        .I4(result[18]),
        .I5(Q[1]),
        .O(\result[18]_i_11__0_n_0 ));
  LUT4 #(
    .INIT(16'hCA00)) 
    \result[18]_i_12__0 
       (.I0(\result[18]_i_17_n_0 ),
        .I1(\result[19]_i_23__0_n_0 ),
        .I2(store_data[0]),
        .I3(\result[29]_i_12__0_n_0 ),
        .O(\result[18]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'h00FF04F400FF07F7)) 
    \result[18]_i_13__0 
       (.I0(\write_output[26]_i_1__0_n_0 ),
        .I1(store_data[3]),
        .I2(store_data[4]),
        .I3(p_1_in),
        .I4(\result[2]_i_9_n_0 ),
        .I5(\write_output[18]_i_1__0_n_0 ),
        .O(\result[18]_i_13__0_n_0 ));
  LUT6 #(
    .INIT(64'h1011000010111015)) 
    \result[18]_i_14__0 
       (.I0(Q[1]),
        .I1(result[18]),
        .I2(operand_b1),
        .I3(register_b[18]),
        .I4(operand_a1),
        .I5(register_a[18]),
        .O(\result[18]_i_14__0_n_0 ));
  LUT5 #(
    .INIT(32'h02AAA2AA)) 
    \result[18]_i_15__0 
       (.I0(\result[18]_i_18_n_0 ),
        .I1(address_b_2[2]),
        .I2(Q[1]),
        .I3(\timer_reg[0]_0 ),
        .I4(\result_reg[19]_i_19_n_5 ),
        .O(\result[18]_i_15__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[18]_i_16 
       (.I0(\result[18]_i_19_n_0 ),
        .I1(\result[22]_i_20_n_0 ),
        .I2(store_data[1]),
        .I3(\result[20]_i_19_n_0 ),
        .I4(store_data[2]),
        .I5(\result[24]_i_20_n_0 ),
        .O(\result[18]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \result[18]_i_17 
       (.I0(\result[20]_i_17_n_0 ),
        .I1(store_data[1]),
        .I2(\result[18]_i_20_n_0 ),
        .I3(store_data[2]),
        .I4(\result[18]_i_21_n_0 ),
        .O(\result[18]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hEEEFFFEF)) 
    \result[18]_i_18 
       (.I0(Q[1]),
        .I1(\timer_reg[0]_0 ),
        .I2(data2[31]),
        .I3(opcode_2[0]),
        .I4(\result_reg[16]_i_19_n_5 ),
        .O(\result[18]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \result[18]_i_19 
       (.I0(\write_output[3]_i_1__0_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[11]_i_1__0_n_0 ),
        .I3(store_data[4]),
        .O(\result[18]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF47000000)) 
    \result[18]_i_1__0 
       (.I0(\result[18]_i_2__1_n_0 ),
        .I1(\result_reg[19]_i_3_n_5 ),
        .I2(\result[18]_i_3__0_n_0 ),
        .I3(state[0]),
        .I4(opcode_2[4]),
        .I5(\result[18]_i_4_n_0 ),
        .O(\result[18]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBB888B8)) 
    \result[18]_i_20 
       (.I0(\write_output[30]_i_1__0_n_0 ),
        .I1(store_data[3]),
        .I2(register_a[22]),
        .I3(operand_a1),
        .I4(result[22]),
        .I5(store_data[4]),
        .O(\result[18]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBB888B8)) 
    \result[18]_i_21 
       (.I0(\write_output[26]_i_1__0_n_0 ),
        .I1(store_data[3]),
        .I2(register_a[18]),
        .I3(operand_a1),
        .I4(result[18]),
        .I5(store_data[4]),
        .O(\result[18]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hE0EEE000EEEEEEEE)) 
    \result[18]_i_2__1 
       (.I0(\result[18]_i_5__0_n_0 ),
        .I1(\read_input[31]_i_2__0_n_0 ),
        .I2(\result[19]_i_7__1_n_0 ),
        .I3(store_data[0]),
        .I4(\result[18]_i_6__0_n_0 ),
        .I5(\result[9]_i_5__0_n_0 ),
        .O(\result[18]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hE0EEE000EEEEEEEE)) 
    \result[18]_i_3__0 
       (.I0(\result[18]_i_7__0_n_0 ),
        .I1(\read_input[31]_i_2__0_n_0 ),
        .I2(\result[19]_i_7__1_n_0 ),
        .I3(store_data[0]),
        .I4(\result[18]_i_6__0_n_0 ),
        .I5(\result[9]_i_5__0_n_0 ),
        .O(\result[18]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \result[18]_i_4 
       (.I0(\result[18]_i_8__0_n_0 ),
        .I1(state[0]),
        .I2(read_input[0]),
        .I3(\s_output_socket_reg[31]_0 [18]),
        .I4(state[1]),
        .I5(load_data[18]),
        .O(\result[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBBB88B8)) 
    \result[18]_i_5__0 
       (.I0(\result[18]_i_9__0_n_0 ),
        .I1(\result[30]_i_9__0_n_0 ),
        .I2(\result[25]_i_10__0_n_0 ),
        .I3(\result[18]_i_10__0_n_0 ),
        .I4(\result[18]_i_11__0_n_0 ),
        .I5(\result[18]_i_12__0_n_0 ),
        .O(\result[18]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    \result[18]_i_6__0 
       (.I0(\result[24]_i_14_n_0 ),
        .I1(store_data[2]),
        .I2(\result[20]_i_13__0_n_0 ),
        .I3(store_data[1]),
        .I4(\result[22]_i_13__0_n_0 ),
        .I5(\result[18]_i_13__0_n_0 ),
        .O(\result[18]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h08080808FBFBF8FB)) 
    \result[18]_i_7__0 
       (.I0(\result[18]_i_9__0_n_0 ),
        .I1(opcode_2[3]),
        .I2(\opcode_2_reg[1]_0 ),
        .I3(\result[18]_i_10__0_n_0 ),
        .I4(\result[18]_i_14__0_n_0 ),
        .I5(\result[18]_i_12__0_n_0 ),
        .O(\result[18]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h00001010000000FF)) 
    \result[18]_i_8__0 
       (.I0(Q[1]),
        .I1(\timer_reg[0]_0 ),
        .I2(\result_reg[19]_i_20_n_5 ),
        .I3(\result[18]_i_15__0_n_0 ),
        .I4(opcode_2[4]),
        .I5(opcode_2[3]),
        .O(\result[18]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \result[18]_i_9__0 
       (.I0(\result[2]_i_9_n_0 ),
        .I1(\result[19]_i_22__0_n_0 ),
        .I2(store_data[0]),
        .I3(\result[18]_i_16_n_0 ),
        .O(\result[18]_i_9__0_n_0 ));
  LUT5 #(
    .INIT(32'h8888BB8B)) 
    \result[19]_i_12__0 
       (.I0(\result[19]_i_14_n_0 ),
        .I1(\result[30]_i_9__0_n_0 ),
        .I2(\result[19]_i_15__0_n_0 ),
        .I3(\result[19]_i_16__0_n_0 ),
        .I4(\result[19]_i_17__0_n_0 ),
        .O(\result[19]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'h00001010000000FF)) 
    \result[19]_i_13 
       (.I0(Q[1]),
        .I1(\timer_reg[0]_0 ),
        .I2(\result_reg[19]_i_20_n_4 ),
        .I3(\result[19]_i_21__0_n_0 ),
        .I4(opcode_2[4]),
        .I5(opcode_2[3]),
        .O(\result[19]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \result[19]_i_14 
       (.I0(\result[2]_i_9_n_0 ),
        .I1(\result[20]_i_16_n_0 ),
        .I2(store_data[0]),
        .I3(\result[19]_i_22__0_n_0 ),
        .O(\result[19]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0E3FC2FF023FC2FF)) 
    \result[19]_i_15__0 
       (.I0(p_1_in),
        .I1(Q[0]),
        .I2(opcode_2[0]),
        .I3(Q[1]),
        .I4(\write_output[19]_i_1__0_n_0 ),
        .I5(store_data[19]),
        .O(\result[19]_i_15__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAABBBAB)) 
    \result[19]_i_16__0 
       (.I0(Q[0]),
        .I1(\write_output[19]_i_1__0_n_0 ),
        .I2(register_b[19]),
        .I3(operand_b1),
        .I4(result[19]),
        .I5(Q[1]),
        .O(\result[19]_i_16__0_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8FF0000000000)) 
    \result[19]_i_17__0 
       (.I0(\result[22]_i_18_n_0 ),
        .I1(store_data[1]),
        .I2(\result[20]_i_17_n_0 ),
        .I3(\result[19]_i_23__0_n_0 ),
        .I4(store_data[0]),
        .I5(\result[29]_i_12__0_n_0 ),
        .O(\result[19]_i_17__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000407FFFFF4F7)) 
    \result[19]_i_18__0 
       (.I0(\write_output[27]_i_1__0_n_0 ),
        .I1(store_data[3]),
        .I2(store_data[4]),
        .I3(\write_output[19]_i_1__0_n_0 ),
        .I4(\result[2]_i_9_n_0 ),
        .I5(p_1_in),
        .O(\result[19]_i_18__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF47000000)) 
    \result[19]_i_1__0 
       (.I0(\result[19]_i_2__0_n_0 ),
        .I1(\result_reg[19]_i_3_n_4 ),
        .I2(\result[19]_i_4__0_n_0 ),
        .I3(state[0]),
        .I4(opcode_2[4]),
        .I5(\result[19]_i_5__1_n_0 ),
        .O(\result[19]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h20AA2AAA)) 
    \result[19]_i_21__0 
       (.I0(\result[19]_i_40_n_0 ),
        .I1(\result_reg[19]_i_19_n_4 ),
        .I2(Q[1]),
        .I3(\timer_reg[0]_0 ),
        .I4(address_b_2[3]),
        .O(\result[19]_i_21__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[19]_i_22__0 
       (.I0(\result[19]_i_41_n_0 ),
        .I1(\result[23]_i_42_n_0 ),
        .I2(store_data[1]),
        .I3(\result[21]_i_18_n_0 ),
        .I4(store_data[2]),
        .I5(\result[25]_i_20_n_0 ),
        .O(\result[19]_i_22__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \result[19]_i_23__0 
       (.I0(\result[21]_i_19_n_0 ),
        .I1(store_data[1]),
        .I2(\result[19]_i_42_n_0 ),
        .I3(store_data[2]),
        .I4(\result[19]_i_43_n_0 ),
        .O(\result[19]_i_23__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[19]_i_24__0 
       (.I0(result[19]),
        .I1(operand_a1),
        .I2(register_a[19]),
        .O(\result[19]_i_24__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[19]_i_25 
       (.I0(result[18]),
        .I1(operand_a1),
        .I2(register_a[18]),
        .O(\result[19]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[19]_i_26 
       (.I0(result[17]),
        .I1(operand_a1),
        .I2(register_a[17]),
        .O(\result[19]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[19]_i_27 
       (.I0(result[16]),
        .I1(operand_a1),
        .I2(register_a[16]),
        .O(\result[19]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[19]_i_28 
       (.I0(register_a[19]),
        .I1(operand_a1),
        .I2(register_b[19]),
        .I3(operand_b1),
        .I4(result[19]),
        .O(\result[19]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[19]_i_29__0 
       (.I0(register_a[18]),
        .I1(operand_a1),
        .I2(register_b[18]),
        .I3(operand_b1),
        .I4(result[18]),
        .O(\result[19]_i_29__0_n_0 ));
  LUT6 #(
    .INIT(64'hE0EEE000EEEEEEEE)) 
    \result[19]_i_2__0 
       (.I0(\result[19]_i_6__1_n_0 ),
        .I1(\read_input[31]_i_2__0_n_0 ),
        .I2(\result[20]_i_6__0_n_0 ),
        .I3(store_data[0]),
        .I4(\result[19]_i_7__1_n_0 ),
        .I5(\result[9]_i_5__0_n_0 ),
        .O(\result[19]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[19]_i_30__0 
       (.I0(register_a[17]),
        .I1(operand_a1),
        .I2(register_b[17]),
        .I3(operand_b1),
        .I4(result[17]),
        .O(\result[19]_i_30__0_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[19]_i_31__0 
       (.I0(register_a[16]),
        .I1(operand_a1),
        .I2(register_b[16]),
        .I3(operand_b1),
        .I4(result[16]),
        .O(\result[19]_i_31__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[19]_i_32__0 
       (.I0(result[19]),
        .I1(operand_a1),
        .I2(register_a[19]),
        .O(\result[19]_i_32__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[19]_i_33__0 
       (.I0(result[18]),
        .I1(operand_a1),
        .I2(register_a[18]),
        .O(\result[19]_i_33__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[19]_i_34__0 
       (.I0(result[17]),
        .I1(operand_a1),
        .I2(register_a[17]),
        .O(\result[19]_i_34__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[19]_i_35__0 
       (.I0(result[16]),
        .I1(operand_a1),
        .I2(register_a[16]),
        .O(\result[19]_i_35__0_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[19]_i_36__0 
       (.I0(result[19]),
        .I1(operand_b1),
        .I2(register_b[19]),
        .I3(operand_a1),
        .I4(register_a[19]),
        .O(\result[19]_i_36__0_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[19]_i_37__0 
       (.I0(result[18]),
        .I1(operand_b1),
        .I2(register_b[18]),
        .I3(operand_a1),
        .I4(register_a[18]),
        .O(\result[19]_i_37__0_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[19]_i_38 
       (.I0(result[17]),
        .I1(operand_b1),
        .I2(register_b[17]),
        .I3(operand_a1),
        .I4(register_a[17]),
        .O(\result[19]_i_38_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[19]_i_39 
       (.I0(result[16]),
        .I1(operand_b1),
        .I2(register_b[16]),
        .I3(operand_a1),
        .I4(register_a[16]),
        .O(\result[19]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hEEEFFFEF)) 
    \result[19]_i_40 
       (.I0(Q[1]),
        .I1(\timer_reg[0]_0 ),
        .I2(data2[31]),
        .I3(opcode_2[0]),
        .I4(\result_reg[16]_i_19_n_4 ),
        .O(\result[19]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \result[19]_i_41 
       (.I0(\write_output[4]_i_1__0_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[12]_i_1__0_n_0 ),
        .I3(store_data[4]),
        .O(\result[19]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \result[19]_i_42 
       (.I0(p_1_in),
        .I1(store_data[3]),
        .I2(\write_output[23]_i_1__0_n_0 ),
        .I3(store_data[4]),
        .O(\result[19]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \result[19]_i_43 
       (.I0(\write_output[27]_i_1__0_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[19]_i_1__0_n_0 ),
        .I3(store_data[4]),
        .O(\result[19]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hE0EEE000EEEEEEEE)) 
    \result[19]_i_4__0 
       (.I0(\result[19]_i_12__0_n_0 ),
        .I1(\read_input[31]_i_2__0_n_0 ),
        .I2(\result[20]_i_6__0_n_0 ),
        .I3(store_data[0]),
        .I4(\result[19]_i_7__1_n_0 ),
        .I5(\result[9]_i_5__0_n_0 ),
        .O(\result[19]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \result[19]_i_5__1 
       (.I0(\result[19]_i_13_n_0 ),
        .I1(state[0]),
        .I2(read_input[0]),
        .I3(\s_output_socket_reg[31]_0 [19]),
        .I4(state[1]),
        .I5(load_data[19]),
        .O(\result[19]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBBB88B8)) 
    \result[19]_i_6__1 
       (.I0(\result[19]_i_14_n_0 ),
        .I1(\result[30]_i_9__0_n_0 ),
        .I2(\result[25]_i_10__0_n_0 ),
        .I3(\result[19]_i_15__0_n_0 ),
        .I4(\result[19]_i_16__0_n_0 ),
        .I5(\result[19]_i_17__0_n_0 ),
        .O(\result[19]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \result[19]_i_7__1 
       (.I0(\result[25]_i_15_n_0 ),
        .I1(store_data[2]),
        .I2(\result[21]_i_13__0_n_0 ),
        .I3(\result[23]_i_19__0_n_0 ),
        .I4(\result[19]_i_18__0_n_0 ),
        .I5(store_data[1]),
        .O(\result[19]_i_7__1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \result[1]_i_10__0 
       (.I0(\write_output[1]_i_1__0_n_0 ),
        .I1(\timer_reg[0]_0 ),
        .I2(\result_reg[3]_i_42_n_6 ),
        .I3(opcode_2[0]),
        .I4(address_b_2[1]),
        .O(\result[1]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h0E3F023FC2FFC2FF)) 
    \result[1]_i_11__0 
       (.I0(p_1_in),
        .I1(\timer_reg[0]_0 ),
        .I2(opcode_2[0]),
        .I3(Q[1]),
        .I4(store_data[1]),
        .I5(\write_output[1]_i_1__0_n_0 ),
        .O(\result[1]_i_11__0_n_0 ));
  LUT4 #(
    .INIT(16'h00AB)) 
    \result[1]_i_12__0 
       (.I0(\timer_reg[0]_0 ),
        .I1(\write_output[1]_i_1__0_n_0 ),
        .I2(store_data[1]),
        .I3(Q[1]),
        .O(\result[1]_i_12__0_n_0 ));
  LUT4 #(
    .INIT(16'hCA00)) 
    \result[1]_i_13 
       (.I0(\result[1]_i_17_n_0 ),
        .I1(\result[2]_i_22_n_0 ),
        .I2(store_data[0]),
        .I3(\result[29]_i_12__0_n_0 ),
        .O(\result[1]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \result[1]_i_14 
       (.I0(store_data[4]),
        .I1(\write_output[0]_i_1__0_n_0 ),
        .O(\result[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h000000000047FF47)) 
    \result[1]_i_15 
       (.I0(\write_output[17]_i_1__0_n_0 ),
        .I1(store_data[4]),
        .I2(\write_output[1]_i_1__0_n_0 ),
        .I3(\result[2]_i_9_n_0 ),
        .I4(p_1_in),
        .I5(store_data[3]),
        .O(\result[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h4447774700000000)) 
    \result[1]_i_16 
       (.I0(p_1_in),
        .I1(\result[2]_i_9_n_0 ),
        .I2(\write_output[9]_i_1__0_n_0 ),
        .I3(store_data[4]),
        .I4(\write_output[25]_i_1__0_n_0 ),
        .I5(store_data[3]),
        .O(\result[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[1]_i_17 
       (.I0(\result[7]_i_40_n_0 ),
        .I1(\result[3]_i_52_n_0 ),
        .I2(store_data[1]),
        .I3(\result[5]_i_18_n_0 ),
        .I4(store_data[2]),
        .I5(\result[1]_i_18_n_0 ),
        .O(\result[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[1]_i_18 
       (.I0(\write_output[25]_i_1__0_n_0 ),
        .I1(\write_output[9]_i_1__0_n_0 ),
        .I2(store_data[3]),
        .I3(\write_output[17]_i_1__0_n_0 ),
        .I4(store_data[4]),
        .I5(\write_output[1]_i_1__0_n_0 ),
        .O(\result[1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hABABBBABBBBBBBBB)) 
    \result[1]_i_1__0 
       (.I0(\result[1]_i_2__1_n_0 ),
        .I1(\result[1]_i_3__1_n_0 ),
        .I2(\result[1]_i_4__0_n_0 ),
        .I3(\result[9]_i_5__0_n_0 ),
        .I4(\result[1]_i_5__0_n_0 ),
        .I5(opcode_2[4]),
        .O(\result[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \result[1]_i_2__1 
       (.I0(load_data[1]),
        .I1(state[1]),
        .I2(RX[1]),
        .I3(read_input[0]),
        .I4(\s_output_socket_reg[31]_0 [1]),
        .I5(state[0]),
        .O(\result[1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h555555555555DFFF)) 
    \result[1]_i_3__1 
       (.I0(state[0]),
        .I1(\timer_reg[0]_0 ),
        .I2(\read_input[31]_i_2__0_n_0 ),
        .I3(\result_reg[3]_i_6_n_6 ),
        .I4(\result[1]_i_6__0_n_0 ),
        .I5(opcode_2[4]),
        .O(\result[1]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'hFAFAFA3A)) 
    \result[1]_i_4__0 
       (.I0(\result[1]_i_7__0_n_0 ),
        .I1(Q[1]),
        .I2(opcode_2[3]),
        .I3(\result[1]_i_8__0_n_0 ),
        .I4(\result[2]_i_9_n_0 ),
        .O(\result[1]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[1]_i_5__0 
       (.I0(\result[4]_i_7__0_n_0 ),
        .I1(store_data[1]),
        .I2(\result[2]_i_10__0_n_0 ),
        .I3(store_data[0]),
        .I4(\result[1]_i_9_n_0 ),
        .O(\result[1]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \result[1]_i_6__0 
       (.I0(\result[1]_i_10__0_n_0 ),
        .I1(Q[1]),
        .I2(\result_reg[4]_i_12_n_7 ),
        .I3(\timer_reg[0]_0 ),
        .I4(\result_reg[3]_i_21_n_6 ),
        .I5(opcode_2[3]),
        .O(\result[1]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00DF)) 
    \result[1]_i_7__0 
       (.I0(opcode_2[0]),
        .I1(\timer_reg[0]_0 ),
        .I2(\result_reg[3]_i_10_n_6 ),
        .I3(\result[1]_i_11__0_n_0 ),
        .I4(\result[1]_i_12__0_n_0 ),
        .I5(\result[1]_i_13_n_0 ),
        .O(\result[1]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8FFFB)) 
    \result[1]_i_8__0 
       (.I0(\result[1]_i_14_n_0 ),
        .I1(store_data[0]),
        .I2(store_data[1]),
        .I3(store_data[2]),
        .I4(\result[2]_i_15_n_0 ),
        .I5(store_data[3]),
        .O(\result[1]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \result[1]_i_9 
       (.I0(\result[3]_i_12__0_n_0 ),
        .I1(store_data[1]),
        .I2(\result[5]_i_15_n_0 ),
        .I3(store_data[2]),
        .I4(\result[1]_i_15_n_0 ),
        .I5(\result[1]_i_16_n_0 ),
        .O(\result[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0E3FC2FF023FC2FF)) 
    \result[20]_i_10__0 
       (.I0(p_1_in),
        .I1(Q[0]),
        .I2(opcode_2[0]),
        .I3(Q[1]),
        .I4(\write_output[20]_i_1__0_n_0 ),
        .I5(store_data[20]),
        .O(\result[20]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAABBBAB)) 
    \result[20]_i_11__0 
       (.I0(Q[0]),
        .I1(\write_output[20]_i_1__0_n_0 ),
        .I2(register_b[20]),
        .I3(operand_b1),
        .I4(result[20]),
        .I5(Q[1]),
        .O(\result[20]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF00B8B800000000)) 
    \result[20]_i_12__0 
       (.I0(\result[22]_i_18_n_0 ),
        .I1(store_data[1]),
        .I2(\result[20]_i_17_n_0 ),
        .I3(\result[21]_i_16_n_0 ),
        .I4(store_data[0]),
        .I5(\result[29]_i_12__0_n_0 ),
        .O(\result[20]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'h00FF04F400FF07F7)) 
    \result[20]_i_13__0 
       (.I0(\write_output[28]_i_1__0_n_0 ),
        .I1(store_data[3]),
        .I2(store_data[4]),
        .I3(p_1_in),
        .I4(\result[2]_i_9_n_0 ),
        .I5(\write_output[20]_i_1__0_n_0 ),
        .O(\result[20]_i_13__0_n_0 ));
  LUT6 #(
    .INIT(64'h1011000010111015)) 
    \result[20]_i_14 
       (.I0(Q[1]),
        .I1(result[20]),
        .I2(operand_b1),
        .I3(register_b[20]),
        .I4(operand_a1),
        .I5(register_a[20]),
        .O(\result[20]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h02AAA2AA)) 
    \result[20]_i_15 
       (.I0(\result[20]_i_18_n_0 ),
        .I1(data2[20]),
        .I2(Q[1]),
        .I3(\timer_reg[0]_0 ),
        .I4(\result_reg[23]_i_20_n_7 ),
        .O(\result[20]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[20]_i_16 
       (.I0(\result[20]_i_19_n_0 ),
        .I1(\result[24]_i_20_n_0 ),
        .I2(store_data[1]),
        .I3(\result[22]_i_20_n_0 ),
        .I4(store_data[2]),
        .I5(\result[26]_i_35_n_0 ),
        .O(\result[20]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \result[20]_i_17 
       (.I0(\write_output[24]_i_1__0_n_0 ),
        .I1(store_data[2]),
        .I2(\write_output[28]_i_1__0_n_0 ),
        .I3(store_data[3]),
        .I4(\write_output[20]_i_1__0_n_0 ),
        .I5(store_data[4]),
        .O(\result[20]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hEEEFFFEF)) 
    \result[20]_i_18 
       (.I0(Q[1]),
        .I1(\timer_reg[0]_0 ),
        .I2(data2[31]),
        .I3(opcode_2[0]),
        .I4(\result_reg[23]_i_44_n_7 ),
        .O(\result[20]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \result[20]_i_19 
       (.I0(\write_output[5]_i_1__0_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[13]_i_1__0_n_0 ),
        .I3(store_data[4]),
        .O(\result[20]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF47000000)) 
    \result[20]_i_1__0 
       (.I0(\result[20]_i_2__1_n_0 ),
        .I1(\result_reg[23]_i_3_n_7 ),
        .I2(\result[20]_i_3__0_n_0 ),
        .I3(state[0]),
        .I4(opcode_2[4]),
        .I5(\result[20]_i_4_n_0 ),
        .O(\result[20]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hE0EEE000EEEEEEEE)) 
    \result[20]_i_2__1 
       (.I0(\result[20]_i_5__0_n_0 ),
        .I1(\read_input[31]_i_2__0_n_0 ),
        .I2(\result[21]_i_6__0_n_0 ),
        .I3(store_data[0]),
        .I4(\result[20]_i_6__0_n_0 ),
        .I5(\result[9]_i_5__0_n_0 ),
        .O(\result[20]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hE0EEE000EEEEEEEE)) 
    \result[20]_i_3__0 
       (.I0(\result[20]_i_7__0_n_0 ),
        .I1(\read_input[31]_i_2__0_n_0 ),
        .I2(\result[21]_i_6__0_n_0 ),
        .I3(store_data[0]),
        .I4(\result[20]_i_6__0_n_0 ),
        .I5(\result[9]_i_5__0_n_0 ),
        .O(\result[20]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \result[20]_i_4 
       (.I0(\result[20]_i_8__0_n_0 ),
        .I1(state[0]),
        .I2(read_input[0]),
        .I3(\s_output_socket_reg[31]_0 [20]),
        .I4(state[1]),
        .I5(load_data[20]),
        .O(\result[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBBB88B8)) 
    \result[20]_i_5__0 
       (.I0(\result[20]_i_9__0_n_0 ),
        .I1(\result[30]_i_9__0_n_0 ),
        .I2(\result[25]_i_10__0_n_0 ),
        .I3(\result[20]_i_10__0_n_0 ),
        .I4(\result[20]_i_11__0_n_0 ),
        .I5(\result[20]_i_12__0_n_0 ),
        .O(\result[20]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \result[20]_i_6__0 
       (.I0(\result[24]_i_14_n_0 ),
        .I1(store_data[2]),
        .I2(\result[20]_i_13__0_n_0 ),
        .I3(\result[26]_i_20_n_0 ),
        .I4(\result[22]_i_13__0_n_0 ),
        .I5(store_data[1]),
        .O(\result[20]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h08080808FBFBF8FB)) 
    \result[20]_i_7__0 
       (.I0(\result[20]_i_9__0_n_0 ),
        .I1(opcode_2[3]),
        .I2(\opcode_2_reg[1]_0 ),
        .I3(\result[20]_i_10__0_n_0 ),
        .I4(\result[20]_i_14_n_0 ),
        .I5(\result[20]_i_12__0_n_0 ),
        .O(\result[20]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h00001010000000FF)) 
    \result[20]_i_8__0 
       (.I0(Q[1]),
        .I1(\timer_reg[0]_0 ),
        .I2(\result_reg[23]_i_21_n_7 ),
        .I3(\result[20]_i_15_n_0 ),
        .I4(opcode_2[4]),
        .I5(opcode_2[3]),
        .O(\result[20]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \result[20]_i_9__0 
       (.I0(\result[2]_i_9_n_0 ),
        .I1(\result[21]_i_15_n_0 ),
        .I2(store_data[0]),
        .I3(\result[20]_i_16_n_0 ),
        .O(\result[20]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'h0E3F023FC2FFC2FF)) 
    \result[21]_i_10__0 
       (.I0(p_1_in),
        .I1(Q[0]),
        .I2(opcode_2[0]),
        .I3(Q[1]),
        .I4(store_data[21]),
        .I5(\write_output[21]_i_1__0_n_0 ),
        .O(\result[21]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAABBBAB)) 
    \result[21]_i_11 
       (.I0(Q[0]),
        .I1(\write_output[21]_i_1__0_n_0 ),
        .I2(register_b[21]),
        .I3(operand_b1),
        .I4(result[21]),
        .I5(Q[1]),
        .O(\result[21]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8FF0000000000)) 
    \result[21]_i_12__0 
       (.I0(\result[24]_i_18_n_0 ),
        .I1(store_data[1]),
        .I2(\result[22]_i_18_n_0 ),
        .I3(\result[21]_i_16_n_0 ),
        .I4(store_data[0]),
        .I5(\result[29]_i_12__0_n_0 ),
        .O(\result[21]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F440F77)) 
    \result[21]_i_13__0 
       (.I0(\write_output[29]_i_1__0_n_0 ),
        .I1(store_data[3]),
        .I2(p_1_in),
        .I3(store_data[4]),
        .I4(\write_output[21]_i_1__0_n_0 ),
        .I5(\result[2]_i_9_n_0 ),
        .O(\result[21]_i_13__0_n_0 ));
  LUT5 #(
    .INIT(32'h02AAA2AA)) 
    \result[21]_i_14 
       (.I0(\result[21]_i_17_n_0 ),
        .I1(data2[21]),
        .I2(Q[1]),
        .I3(\timer_reg[0]_0 ),
        .I4(\result_reg[23]_i_20_n_6 ),
        .O(\result[21]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[21]_i_15 
       (.I0(\result[21]_i_18_n_0 ),
        .I1(\result[25]_i_20_n_0 ),
        .I2(store_data[1]),
        .I3(\result[23]_i_42_n_0 ),
        .I4(store_data[2]),
        .I5(\result[27]_i_16__0_n_0 ),
        .O(\result[21]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[21]_i_16 
       (.I0(\result[23]_i_43_n_0 ),
        .I1(store_data[1]),
        .I2(\result[21]_i_19_n_0 ),
        .O(\result[21]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hEEEFFFEF)) 
    \result[21]_i_17 
       (.I0(Q[1]),
        .I1(\timer_reg[0]_0 ),
        .I2(data2[31]),
        .I3(opcode_2[0]),
        .I4(\result_reg[23]_i_44_n_6 ),
        .O(\result[21]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \result[21]_i_18 
       (.I0(\write_output[6]_i_1__0_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[14]_i_1__0_n_0 ),
        .I3(store_data[4]),
        .O(\result[21]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \result[21]_i_19 
       (.I0(\write_output[25]_i_1__0_n_0 ),
        .I1(store_data[2]),
        .I2(\write_output[29]_i_1__0_n_0 ),
        .I3(store_data[3]),
        .I4(\write_output[21]_i_1__0_n_0 ),
        .I5(store_data[4]),
        .O(\result[21]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF47000000)) 
    \result[21]_i_1__0 
       (.I0(\result[21]_i_2__1_n_0 ),
        .I1(\result_reg[23]_i_3_n_6 ),
        .I2(\result[21]_i_3__0_n_0 ),
        .I3(state[0]),
        .I4(opcode_2[4]),
        .I5(\result[21]_i_4_n_0 ),
        .O(\result[21]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hE0EEE000EEEEEEEE)) 
    \result[21]_i_2__1 
       (.I0(\result[21]_i_5__0_n_0 ),
        .I1(\read_input[31]_i_2__0_n_0 ),
        .I2(\result[22]_i_6__0_n_0 ),
        .I3(store_data[0]),
        .I4(\result[21]_i_6__0_n_0 ),
        .I5(\result[9]_i_5__0_n_0 ),
        .O(\result[21]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hE0EEE000EEEEEEEE)) 
    \result[21]_i_3__0 
       (.I0(\result[21]_i_7__0_n_0 ),
        .I1(\read_input[31]_i_2__0_n_0 ),
        .I2(\result[22]_i_6__0_n_0 ),
        .I3(store_data[0]),
        .I4(\result[21]_i_6__0_n_0 ),
        .I5(\result[9]_i_5__0_n_0 ),
        .O(\result[21]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \result[21]_i_4 
       (.I0(\result[21]_i_8__0_n_0 ),
        .I1(state[0]),
        .I2(read_input[0]),
        .I3(\s_output_socket_reg[31]_0 [21]),
        .I4(state[1]),
        .I5(load_data[21]),
        .O(\result[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBBB88B8)) 
    \result[21]_i_5__0 
       (.I0(\result[21]_i_9__0_n_0 ),
        .I1(\result[30]_i_9__0_n_0 ),
        .I2(\result[25]_i_10__0_n_0 ),
        .I3(\result[21]_i_10__0_n_0 ),
        .I4(\result[21]_i_11_n_0 ),
        .I5(\result[21]_i_12__0_n_0 ),
        .O(\result[21]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \result[21]_i_6__0 
       (.I0(\result[23]_i_18__0_n_0 ),
        .I1(store_data[2]),
        .I2(\result[23]_i_19__0_n_0 ),
        .I3(\result[25]_i_15_n_0 ),
        .I4(\result[21]_i_13__0_n_0 ),
        .I5(store_data[1]),
        .O(\result[21]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h8888BB8B)) 
    \result[21]_i_7__0 
       (.I0(\result[21]_i_9__0_n_0 ),
        .I1(\result[30]_i_9__0_n_0 ),
        .I2(\result[21]_i_10__0_n_0 ),
        .I3(\result[21]_i_11_n_0 ),
        .I4(\result[21]_i_12__0_n_0 ),
        .O(\result[21]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h00001010000000FF)) 
    \result[21]_i_8__0 
       (.I0(Q[1]),
        .I1(\timer_reg[0]_0 ),
        .I2(\result_reg[23]_i_21_n_6 ),
        .I3(\result[21]_i_14_n_0 ),
        .I4(opcode_2[4]),
        .I5(opcode_2[3]),
        .O(\result[21]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \result[21]_i_9__0 
       (.I0(\result[2]_i_9_n_0 ),
        .I1(\result[22]_i_17_n_0 ),
        .I2(store_data[0]),
        .I3(\result[21]_i_15_n_0 ),
        .O(\result[21]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'h0E3FC2FF023FC2FF)) 
    \result[22]_i_10__0 
       (.I0(p_1_in),
        .I1(Q[0]),
        .I2(opcode_2[0]),
        .I3(Q[1]),
        .I4(\write_output[22]_i_1__0_n_0 ),
        .I5(store_data[22]),
        .O(\result[22]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAABBBAB)) 
    \result[22]_i_11 
       (.I0(Q[0]),
        .I1(\write_output[22]_i_1__0_n_0 ),
        .I2(register_b[22]),
        .I3(operand_b1),
        .I4(result[22]),
        .I5(Q[1]),
        .O(\result[22]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFF00B8B800000000)) 
    \result[22]_i_12__0 
       (.I0(\result[24]_i_18_n_0 ),
        .I1(store_data[1]),
        .I2(\result[22]_i_18_n_0 ),
        .I3(\result[23]_i_24__0_n_0 ),
        .I4(store_data[0]),
        .I5(\result[29]_i_12__0_n_0 ),
        .O(\result[22]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'h0077047400770777)) 
    \result[22]_i_13__0 
       (.I0(\result[30]_i_30_n_0 ),
        .I1(store_data[3]),
        .I2(store_data[4]),
        .I3(p_1_in),
        .I4(\result[2]_i_9_n_0 ),
        .I5(\write_output[22]_i_1__0_n_0 ),
        .O(\result[22]_i_13__0_n_0 ));
  LUT6 #(
    .INIT(64'h1011000010111015)) 
    \result[22]_i_15 
       (.I0(Q[1]),
        .I1(result[22]),
        .I2(operand_b1),
        .I3(register_b[22]),
        .I4(operand_a1),
        .I5(register_a[22]),
        .O(\result[22]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h02AAA2AA)) 
    \result[22]_i_16 
       (.I0(\result[22]_i_19_n_0 ),
        .I1(data2[22]),
        .I2(Q[1]),
        .I3(\timer_reg[0]_0 ),
        .I4(\result_reg[23]_i_20_n_5 ),
        .O(\result[22]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[22]_i_17 
       (.I0(\result[22]_i_20_n_0 ),
        .I1(\result[26]_i_35_n_0 ),
        .I2(store_data[1]),
        .I3(\result[24]_i_20_n_0 ),
        .I4(store_data[2]),
        .I5(\result[28]_i_19_n_0 ),
        .O(\result[22]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \result[22]_i_18 
       (.I0(\write_output[26]_i_1__0_n_0 ),
        .I1(store_data[2]),
        .I2(\write_output[30]_i_1__0_n_0 ),
        .I3(store_data[3]),
        .I4(\write_output[22]_i_1__0_n_0 ),
        .I5(store_data[4]),
        .O(\result[22]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hEEEFFFEF)) 
    \result[22]_i_19 
       (.I0(Q[1]),
        .I1(\timer_reg[0]_0 ),
        .I2(data2[31]),
        .I3(opcode_2[0]),
        .I4(\result_reg[23]_i_44_n_5 ),
        .O(\result[22]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF47000000)) 
    \result[22]_i_1__0 
       (.I0(\result[22]_i_2__1_n_0 ),
        .I1(\result_reg[23]_i_3_n_5 ),
        .I2(\result[22]_i_3__0_n_0 ),
        .I3(state[0]),
        .I4(opcode_2[4]),
        .I5(\result[22]_i_4_n_0 ),
        .O(\result[22]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \result[22]_i_20 
       (.I0(\write_output[7]_i_1__0_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[15]_i_1__0_n_0 ),
        .I3(store_data[4]),
        .O(\result[22]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hE0EEE000EEEEEEEE)) 
    \result[22]_i_2__1 
       (.I0(\result[22]_i_5__0_n_0 ),
        .I1(\read_input[31]_i_2__0_n_0 ),
        .I2(\result[23]_i_7__1_n_0 ),
        .I3(store_data[0]),
        .I4(\result[22]_i_6__0_n_0 ),
        .I5(\result[9]_i_5__0_n_0 ),
        .O(\result[22]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hE0EEE000EEEEEEEE)) 
    \result[22]_i_3__0 
       (.I0(\result[22]_i_7__0_n_0 ),
        .I1(\read_input[31]_i_2__0_n_0 ),
        .I2(\result[23]_i_7__1_n_0 ),
        .I3(store_data[0]),
        .I4(\result[22]_i_6__0_n_0 ),
        .I5(\result[9]_i_5__0_n_0 ),
        .O(\result[22]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \result[22]_i_4 
       (.I0(\result[22]_i_8__0_n_0 ),
        .I1(state[0]),
        .I2(read_input[0]),
        .I3(\s_output_socket_reg[31]_0 [22]),
        .I4(state[1]),
        .I5(load_data[22]),
        .O(\result[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBBB88B8)) 
    \result[22]_i_5__0 
       (.I0(\result[22]_i_9__0_n_0 ),
        .I1(\result[30]_i_9__0_n_0 ),
        .I2(\result[25]_i_10__0_n_0 ),
        .I3(\result[22]_i_10__0_n_0 ),
        .I4(\result[22]_i_11_n_0 ),
        .I5(\result[22]_i_12__0_n_0 ),
        .O(\result[22]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    \result[22]_i_6__0 
       (.I0(\result[24]_i_13__0_n_0 ),
        .I1(store_data[2]),
        .I2(\result[24]_i_14_n_0 ),
        .I3(store_data[1]),
        .I4(\result[26]_i_20_n_0 ),
        .I5(\result[22]_i_13__0_n_0 ),
        .O(\result[22]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h08080808FBFBF8FB)) 
    \result[22]_i_7__0 
       (.I0(\result[22]_i_9__0_n_0 ),
        .I1(opcode_2[3]),
        .I2(\opcode_2_reg[1]_0 ),
        .I3(\result[22]_i_10__0_n_0 ),
        .I4(\result[22]_i_15_n_0 ),
        .I5(\result[22]_i_12__0_n_0 ),
        .O(\result[22]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h00001010000000FF)) 
    \result[22]_i_8__0 
       (.I0(Q[1]),
        .I1(\timer_reg[0]_0 ),
        .I2(\result_reg[23]_i_21_n_5 ),
        .I3(\result[22]_i_16_n_0 ),
        .I4(opcode_2[4]),
        .I5(opcode_2[3]),
        .O(\result[22]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \result[22]_i_9__0 
       (.I0(\result[2]_i_9_n_0 ),
        .I1(\result[23]_i_23__0_n_0 ),
        .I2(store_data[0]),
        .I3(\result[22]_i_17_n_0 ),
        .O(\result[22]_i_9__0_n_0 ));
  LUT5 #(
    .INIT(32'h8888BB8B)) 
    \result[23]_i_12 
       (.I0(\result[23]_i_14_n_0 ),
        .I1(\result[30]_i_9__0_n_0 ),
        .I2(\result[23]_i_15__0_n_0 ),
        .I3(\result[23]_i_16__0_n_0 ),
        .I4(\result[23]_i_17__0_n_0 ),
        .O(\result[23]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00001010000000FF)) 
    \result[23]_i_13 
       (.I0(Q[1]),
        .I1(\timer_reg[0]_0 ),
        .I2(\result_reg[23]_i_21_n_4 ),
        .I3(\result[23]_i_22__0_n_0 ),
        .I4(opcode_2[4]),
        .I5(opcode_2[3]),
        .O(\result[23]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \result[23]_i_14 
       (.I0(\result[2]_i_9_n_0 ),
        .I1(\result[24]_i_16_n_0 ),
        .I2(store_data[0]),
        .I3(\result[23]_i_23__0_n_0 ),
        .O(\result[23]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0E3F023FC2FFC2FF)) 
    \result[23]_i_15__0 
       (.I0(p_1_in),
        .I1(Q[0]),
        .I2(opcode_2[0]),
        .I3(Q[1]),
        .I4(store_data[23]),
        .I5(\write_output[23]_i_1__0_n_0 ),
        .O(\result[23]_i_15__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAABBBAB)) 
    \result[23]_i_16__0 
       (.I0(Q[0]),
        .I1(\write_output[23]_i_1__0_n_0 ),
        .I2(register_b[23]),
        .I3(operand_b1),
        .I4(result[23]),
        .I5(Q[1]),
        .O(\result[23]_i_16__0_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8FF0000000000)) 
    \result[23]_i_17__0 
       (.I0(\result[24]_i_17_n_0 ),
        .I1(store_data[1]),
        .I2(\result[24]_i_18_n_0 ),
        .I3(\result[23]_i_24__0_n_0 ),
        .I4(store_data[0]),
        .I5(\result[29]_i_12__0_n_0 ),
        .O(\result[23]_i_17__0_n_0 ));
  LUT5 #(
    .INIT(32'h33333237)) 
    \result[23]_i_18__0 
       (.I0(store_data[3]),
        .I1(p_1_in),
        .I2(\result[2]_i_9_n_0 ),
        .I3(\write_output[27]_i_1__0_n_0 ),
        .I4(store_data[4]),
        .O(\result[23]_i_18__0_n_0 ));
  LUT5 #(
    .INIT(32'h33333237)) 
    \result[23]_i_19__0 
       (.I0(store_data[3]),
        .I1(p_1_in),
        .I2(\result[2]_i_9_n_0 ),
        .I3(\write_output[23]_i_1__0_n_0 ),
        .I4(store_data[4]),
        .O(\result[23]_i_19__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF47000000)) 
    \result[23]_i_1__0 
       (.I0(\result[23]_i_2__0_n_0 ),
        .I1(\result_reg[23]_i_3_n_4 ),
        .I2(\result[23]_i_4__0_n_0 ),
        .I3(state[0]),
        .I4(opcode_2[4]),
        .I5(\result[23]_i_5__1_n_0 ),
        .O(\result[23]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h02AAA2AA)) 
    \result[23]_i_22__0 
       (.I0(\result[23]_i_41_n_0 ),
        .I1(data2[23]),
        .I2(Q[1]),
        .I3(\timer_reg[0]_0 ),
        .I4(\result_reg[23]_i_20_n_4 ),
        .O(\result[23]_i_22__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[23]_i_23__0 
       (.I0(\result[23]_i_42_n_0 ),
        .I1(\result[27]_i_16__0_n_0 ),
        .I2(store_data[1]),
        .I3(\result[25]_i_20_n_0 ),
        .I4(store_data[2]),
        .I5(\result[29]_i_18_n_0 ),
        .O(\result[23]_i_23__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[23]_i_24__0 
       (.I0(\result[25]_i_21_n_0 ),
        .I1(store_data[1]),
        .I2(\result[23]_i_43_n_0 ),
        .O(\result[23]_i_24__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[23]_i_25 
       (.I0(result[23]),
        .I1(operand_a1),
        .I2(register_a[23]),
        .O(\result[23]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[23]_i_26 
       (.I0(result[22]),
        .I1(operand_a1),
        .I2(register_a[22]),
        .O(\result[23]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[23]_i_27 
       (.I0(result[21]),
        .I1(operand_a1),
        .I2(register_a[21]),
        .O(\result[23]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[23]_i_28 
       (.I0(result[20]),
        .I1(operand_a1),
        .I2(register_a[20]),
        .O(\result[23]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[23]_i_29__0 
       (.I0(register_a[23]),
        .I1(operand_a1),
        .I2(register_b[23]),
        .I3(operand_b1),
        .I4(result[23]),
        .O(\result[23]_i_29__0_n_0 ));
  LUT6 #(
    .INIT(64'hE0EEE000EEEEEEEE)) 
    \result[23]_i_2__0 
       (.I0(\result[23]_i_6__1_n_0 ),
        .I1(\read_input[31]_i_2__0_n_0 ),
        .I2(\result[24]_i_6__0_n_0 ),
        .I3(store_data[0]),
        .I4(\result[23]_i_7__1_n_0 ),
        .I5(\result[9]_i_5__0_n_0 ),
        .O(\result[23]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[23]_i_30__0 
       (.I0(register_a[22]),
        .I1(operand_a1),
        .I2(register_b[22]),
        .I3(operand_b1),
        .I4(result[22]),
        .O(\result[23]_i_30__0_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[23]_i_31__0 
       (.I0(register_a[21]),
        .I1(operand_a1),
        .I2(register_b[21]),
        .I3(operand_b1),
        .I4(result[21]),
        .O(\result[23]_i_31__0_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[23]_i_32__0 
       (.I0(register_a[20]),
        .I1(operand_a1),
        .I2(register_b[20]),
        .I3(operand_b1),
        .I4(result[20]),
        .O(\result[23]_i_32__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[23]_i_33__0 
       (.I0(result[23]),
        .I1(operand_a1),
        .I2(register_a[23]),
        .O(\result[23]_i_33__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[23]_i_34__0 
       (.I0(result[22]),
        .I1(operand_a1),
        .I2(register_a[22]),
        .O(\result[23]_i_34__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[23]_i_35__0 
       (.I0(result[21]),
        .I1(operand_a1),
        .I2(register_a[21]),
        .O(\result[23]_i_35__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[23]_i_36__0 
       (.I0(result[20]),
        .I1(operand_a1),
        .I2(register_a[20]),
        .O(\result[23]_i_36__0_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[23]_i_37 
       (.I0(result[23]),
        .I1(operand_b1),
        .I2(register_b[23]),
        .I3(operand_a1),
        .I4(register_a[23]),
        .O(\result[23]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[23]_i_38 
       (.I0(result[22]),
        .I1(operand_b1),
        .I2(register_b[22]),
        .I3(operand_a1),
        .I4(register_a[22]),
        .O(\result[23]_i_38_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[23]_i_39 
       (.I0(result[21]),
        .I1(operand_b1),
        .I2(register_b[21]),
        .I3(operand_a1),
        .I4(register_a[21]),
        .O(\result[23]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[23]_i_40 
       (.I0(result[20]),
        .I1(operand_b1),
        .I2(register_b[20]),
        .I3(operand_a1),
        .I4(register_a[20]),
        .O(\result[23]_i_40_n_0 ));
  LUT5 #(
    .INIT(32'hEEEFFFEF)) 
    \result[23]_i_41 
       (.I0(Q[1]),
        .I1(\timer_reg[0]_0 ),
        .I2(data2[31]),
        .I3(opcode_2[0]),
        .I4(\result_reg[23]_i_44_n_4 ),
        .O(\result[23]_i_41_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \result[23]_i_42 
       (.I0(\write_output[8]_i_1__0_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[0]_i_1__0_n_0 ),
        .I3(store_data[4]),
        .I4(\write_output[16]_i_1__0_n_0 ),
        .O(\result[23]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \result[23]_i_43 
       (.I0(\write_output[27]_i_1__0_n_0 ),
        .I1(store_data[2]),
        .I2(p_1_in),
        .I3(store_data[3]),
        .I4(\write_output[23]_i_1__0_n_0 ),
        .I5(store_data[4]),
        .O(\result[23]_i_43_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[23]_i_45 
       (.I0(result[23]),
        .I1(operand_a1),
        .I2(register_a[23]),
        .O(\result[23]_i_45_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[23]_i_46 
       (.I0(result[22]),
        .I1(operand_a1),
        .I2(register_a[22]),
        .O(\result[23]_i_46_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[23]_i_47 
       (.I0(result[21]),
        .I1(operand_a1),
        .I2(register_a[21]),
        .O(\result[23]_i_47_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[23]_i_48 
       (.I0(result[20]),
        .I1(operand_a1),
        .I2(register_a[20]),
        .O(\result[23]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hE0EEE000EEEEEEEE)) 
    \result[23]_i_4__0 
       (.I0(\result[23]_i_12_n_0 ),
        .I1(\read_input[31]_i_2__0_n_0 ),
        .I2(\result[24]_i_6__0_n_0 ),
        .I3(store_data[0]),
        .I4(\result[23]_i_7__1_n_0 ),
        .I5(\result[9]_i_5__0_n_0 ),
        .O(\result[23]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \result[23]_i_5__1 
       (.I0(\result[23]_i_13_n_0 ),
        .I1(state[0]),
        .I2(read_input[0]),
        .I3(\s_output_socket_reg[31]_0 [23]),
        .I4(state[1]),
        .I5(load_data[23]),
        .O(\result[23]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBBB88B8)) 
    \result[23]_i_6__1 
       (.I0(\result[23]_i_14_n_0 ),
        .I1(\result[30]_i_9__0_n_0 ),
        .I2(\result[25]_i_10__0_n_0 ),
        .I3(\result[23]_i_15__0_n_0 ),
        .I4(\result[23]_i_16__0_n_0 ),
        .I5(\result[23]_i_17__0_n_0 ),
        .O(\result[23]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \result[23]_i_7__1 
       (.I0(\result[25]_i_14_n_0 ),
        .I1(store_data[2]),
        .I2(\result[25]_i_15_n_0 ),
        .I3(\result[23]_i_18__0_n_0 ),
        .I4(\result[23]_i_19__0_n_0 ),
        .I5(store_data[1]),
        .O(\result[23]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'h0E3FC2FF023FC2FF)) 
    \result[24]_i_10__0 
       (.I0(p_1_in),
        .I1(Q[0]),
        .I2(opcode_2[0]),
        .I3(Q[1]),
        .I4(\write_output[24]_i_1__0_n_0 ),
        .I5(store_data[24]),
        .O(\result[24]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAABBBAB)) 
    \result[24]_i_11 
       (.I0(Q[0]),
        .I1(\write_output[24]_i_1__0_n_0 ),
        .I2(register_b[24]),
        .I3(operand_b1),
        .I4(result[24]),
        .I5(Q[1]),
        .O(\result[24]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000B800FF00B800)) 
    \result[24]_i_12__0 
       (.I0(\result[24]_i_17_n_0 ),
        .I1(store_data[1]),
        .I2(\result[24]_i_18_n_0 ),
        .I3(\result[29]_i_12__0_n_0 ),
        .I4(store_data[0]),
        .I5(\result[25]_i_18_n_0 ),
        .O(\result[24]_i_12__0_n_0 ));
  LUT5 #(
    .INIT(32'h33333237)) 
    \result[24]_i_13__0 
       (.I0(store_data[3]),
        .I1(p_1_in),
        .I2(\result[2]_i_9_n_0 ),
        .I3(\write_output[28]_i_1__0_n_0 ),
        .I4(store_data[4]),
        .O(\result[24]_i_13__0_n_0 ));
  LUT5 #(
    .INIT(32'h33333237)) 
    \result[24]_i_14 
       (.I0(store_data[3]),
        .I1(p_1_in),
        .I2(\result[2]_i_9_n_0 ),
        .I3(\write_output[24]_i_1__0_n_0 ),
        .I4(store_data[4]),
        .O(\result[24]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h02AAA2AA)) 
    \result[24]_i_15 
       (.I0(\result[24]_i_19_n_0 ),
        .I1(data2[24]),
        .I2(Q[1]),
        .I3(\timer_reg[0]_0 ),
        .I4(\result_reg[26]_i_21_n_7 ),
        .O(\result[24]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[24]_i_16 
       (.I0(\result[24]_i_20_n_0 ),
        .I1(\result[28]_i_19_n_0 ),
        .I2(store_data[1]),
        .I3(\result[26]_i_35_n_0 ),
        .I4(store_data[2]),
        .I5(\result[30]_i_29_n_0 ),
        .O(\result[24]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \result[24]_i_17 
       (.I0(\write_output[30]_i_1__0_n_0 ),
        .I1(store_data[2]),
        .I2(store_data[4]),
        .I3(\write_output[26]_i_1__0_n_0 ),
        .I4(store_data[3]),
        .O(\result[24]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \result[24]_i_18 
       (.I0(\write_output[28]_i_1__0_n_0 ),
        .I1(store_data[2]),
        .I2(store_data[4]),
        .I3(\write_output[24]_i_1__0_n_0 ),
        .I4(store_data[3]),
        .O(\result[24]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hEEEFFFEF)) 
    \result[24]_i_19 
       (.I0(Q[1]),
        .I1(\timer_reg[0]_0 ),
        .I2(data2[31]),
        .I3(opcode_2[0]),
        .I4(\result_reg[31]_i_47_n_7 ),
        .O(\result[24]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF47000000)) 
    \result[24]_i_1__0 
       (.I0(\result[24]_i_2__1_n_0 ),
        .I1(\result_reg[26]_i_3_n_7 ),
        .I2(\result[24]_i_3__0_n_0 ),
        .I3(opcode_2[4]),
        .I4(state[0]),
        .I5(\result[24]_i_4_n_0 ),
        .O(\result[24]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \result[24]_i_20 
       (.I0(\write_output[9]_i_1__0_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[1]_i_1__0_n_0 ),
        .I3(store_data[4]),
        .I4(\write_output[17]_i_1__0_n_0 ),
        .O(\result[24]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hE0EEE000EEEEEEEE)) 
    \result[24]_i_2__1 
       (.I0(\result[24]_i_5__0_n_0 ),
        .I1(\read_input[31]_i_2__0_n_0 ),
        .I2(\result[25]_i_6__0_n_0 ),
        .I3(store_data[0]),
        .I4(\result[24]_i_6__0_n_0 ),
        .I5(\result[9]_i_5__0_n_0 ),
        .O(\result[24]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hE0EEE000EEEEEEEE)) 
    \result[24]_i_3__0 
       (.I0(\result[24]_i_7__0_n_0 ),
        .I1(\read_input[31]_i_2__0_n_0 ),
        .I2(\result[25]_i_6__0_n_0 ),
        .I3(store_data[0]),
        .I4(\result[24]_i_6__0_n_0 ),
        .I5(\result[9]_i_5__0_n_0 ),
        .O(\result[24]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \result[24]_i_4 
       (.I0(\result[24]_i_8__0_n_0 ),
        .I1(state[0]),
        .I2(read_input[0]),
        .I3(\s_output_socket_reg[31]_0 [24]),
        .I4(state[1]),
        .I5(load_data[24]),
        .O(\result[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBBB88B8)) 
    \result[24]_i_5__0 
       (.I0(\result[24]_i_9__0_n_0 ),
        .I1(\result[30]_i_9__0_n_0 ),
        .I2(\result[25]_i_10__0_n_0 ),
        .I3(\result[24]_i_10__0_n_0 ),
        .I4(\result[24]_i_11_n_0 ),
        .I5(\result[24]_i_12__0_n_0 ),
        .O(\result[24]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \result[24]_i_6__0 
       (.I0(\result[24]_i_13__0_n_0 ),
        .I1(store_data[2]),
        .I2(\result[24]_i_14_n_0 ),
        .I3(\result[26]_i_19_n_0 ),
        .I4(\result[26]_i_20_n_0 ),
        .I5(store_data[1]),
        .O(\result[24]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h8888BB8B)) 
    \result[24]_i_7__0 
       (.I0(\result[24]_i_9__0_n_0 ),
        .I1(\result[30]_i_9__0_n_0 ),
        .I2(\result[24]_i_10__0_n_0 ),
        .I3(\result[24]_i_11_n_0 ),
        .I4(\result[24]_i_12__0_n_0 ),
        .O(\result[24]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h00001010000000FF)) 
    \result[24]_i_8__0 
       (.I0(Q[1]),
        .I1(\timer_reg[0]_0 ),
        .I2(\result_reg[30]_i_18_n_7 ),
        .I3(\result[24]_i_15_n_0 ),
        .I4(opcode_2[4]),
        .I5(opcode_2[3]),
        .O(\result[24]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \result[24]_i_9__0 
       (.I0(\result[2]_i_9_n_0 ),
        .I1(\result[25]_i_17_n_0 ),
        .I2(store_data[0]),
        .I3(\result[24]_i_16_n_0 ),
        .O(\result[24]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \result[25]_i_10__0 
       (.I0(Q[0]),
        .I1(opcode_2[0]),
        .O(\result[25]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h0E3FC2FF023FC2FF)) 
    \result[25]_i_11__0 
       (.I0(p_1_in),
        .I1(Q[0]),
        .I2(opcode_2[0]),
        .I3(Q[1]),
        .I4(\write_output[25]_i_1__0_n_0 ),
        .I5(store_data[25]),
        .O(\result[25]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAABBBAB)) 
    \result[25]_i_12__0 
       (.I0(Q[0]),
        .I1(\write_output[25]_i_1__0_n_0 ),
        .I2(register_b[25]),
        .I3(operand_b1),
        .I4(result[25]),
        .I5(Q[1]),
        .O(\result[25]_i_12__0_n_0 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \result[25]_i_13__0 
       (.I0(\result[29]_i_12__0_n_0 ),
        .I1(\result[25]_i_18_n_0 ),
        .I2(store_data[0]),
        .I3(\result[26]_i_25_n_0 ),
        .O(\result[25]_i_13__0_n_0 ));
  LUT5 #(
    .INIT(32'h33333237)) 
    \result[25]_i_14 
       (.I0(store_data[3]),
        .I1(p_1_in),
        .I2(\result[2]_i_9_n_0 ),
        .I3(\write_output[29]_i_1__0_n_0 ),
        .I4(store_data[4]),
        .O(\result[25]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h0001FFEF)) 
    \result[25]_i_15 
       (.I0(store_data[3]),
        .I1(store_data[4]),
        .I2(\write_output[25]_i_1__0_n_0 ),
        .I3(\result[2]_i_9_n_0 ),
        .I4(p_1_in),
        .O(\result[25]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h02AAA2AA)) 
    \result[25]_i_16 
       (.I0(\result[25]_i_19_n_0 ),
        .I1(data2[25]),
        .I2(Q[1]),
        .I3(\timer_reg[0]_0 ),
        .I4(\result_reg[26]_i_21_n_6 ),
        .O(\result[25]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[25]_i_17 
       (.I0(\result[25]_i_20_n_0 ),
        .I1(\result[29]_i_18_n_0 ),
        .I2(store_data[1]),
        .I3(\result[27]_i_16__0_n_0 ),
        .I4(store_data[2]),
        .I5(\result[31]_i_34_n_0 ),
        .O(\result[25]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \result[25]_i_18 
       (.I0(\result[25]_i_21_n_0 ),
        .I1(\result[27]_i_17__0_n_0 ),
        .I2(store_data[1]),
        .O(\result[25]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hEEEFFFEF)) 
    \result[25]_i_19 
       (.I0(Q[1]),
        .I1(\timer_reg[0]_0 ),
        .I2(data2[31]),
        .I3(opcode_2[0]),
        .I4(\result_reg[31]_i_47_n_6 ),
        .O(\result[25]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF47000000)) 
    \result[25]_i_1__0 
       (.I0(\result[25]_i_2__1_n_0 ),
        .I1(\result_reg[26]_i_3_n_6 ),
        .I2(\result[25]_i_3__0_n_0 ),
        .I3(opcode_2[4]),
        .I4(state[0]),
        .I5(\result[25]_i_4_n_0 ),
        .O(\result[25]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \result[25]_i_20 
       (.I0(\write_output[10]_i_1__0_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[2]_i_1__0_n_0 ),
        .I3(store_data[4]),
        .I4(\write_output[18]_i_1__0_n_0 ),
        .O(\result[25]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \result[25]_i_21 
       (.I0(\write_output[29]_i_1__0_n_0 ),
        .I1(store_data[2]),
        .I2(store_data[4]),
        .I3(\write_output[25]_i_1__0_n_0 ),
        .I4(store_data[3]),
        .O(\result[25]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hE0EEE000EEEEEEEE)) 
    \result[25]_i_2__1 
       (.I0(\result[25]_i_5__0_n_0 ),
        .I1(\read_input[31]_i_2__0_n_0 ),
        .I2(\result[26]_i_8__0_n_0 ),
        .I3(store_data[0]),
        .I4(\result[25]_i_6__0_n_0 ),
        .I5(\result[9]_i_5__0_n_0 ),
        .O(\result[25]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hE0EEE000EEEEEEEE)) 
    \result[25]_i_3__0 
       (.I0(\result[25]_i_7__0_n_0 ),
        .I1(\read_input[31]_i_2__0_n_0 ),
        .I2(\result[26]_i_8__0_n_0 ),
        .I3(store_data[0]),
        .I4(\result[25]_i_6__0_n_0 ),
        .I5(\result[9]_i_5__0_n_0 ),
        .O(\result[25]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \result[25]_i_4 
       (.I0(\result[25]_i_8__0_n_0 ),
        .I1(state[0]),
        .I2(read_input[0]),
        .I3(\s_output_socket_reg[31]_0 [25]),
        .I4(state[1]),
        .I5(load_data[25]),
        .O(\result[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBBB88B8)) 
    \result[25]_i_5__0 
       (.I0(\result[25]_i_9__0_n_0 ),
        .I1(\result[30]_i_9__0_n_0 ),
        .I2(\result[25]_i_10__0_n_0 ),
        .I3(\result[25]_i_11__0_n_0 ),
        .I4(\result[25]_i_12__0_n_0 ),
        .I5(\result[25]_i_13__0_n_0 ),
        .O(\result[25]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \result[25]_i_6__0 
       (.I0(\result[25]_i_14_n_0 ),
        .I1(store_data[2]),
        .I2(\result[25]_i_15_n_0 ),
        .I3(\result[26]_i_18_n_0 ),
        .I4(store_data[1]),
        .O(\result[25]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h8888BB8B)) 
    \result[25]_i_7__0 
       (.I0(\result[25]_i_9__0_n_0 ),
        .I1(\result[30]_i_9__0_n_0 ),
        .I2(\result[25]_i_11__0_n_0 ),
        .I3(\result[25]_i_12__0_n_0 ),
        .I4(\result[25]_i_13__0_n_0 ),
        .O(\result[25]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h00001010000000FF)) 
    \result[25]_i_8__0 
       (.I0(Q[1]),
        .I1(\timer_reg[0]_0 ),
        .I2(\result_reg[30]_i_18_n_6 ),
        .I3(\result[25]_i_16_n_0 ),
        .I4(opcode_2[4]),
        .I5(opcode_2[3]),
        .O(\result[25]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \result[25]_i_9__0 
       (.I0(\result[2]_i_9_n_0 ),
        .I1(\result[26]_i_24_n_0 ),
        .I2(store_data[0]),
        .I3(\result[25]_i_17_n_0 ),
        .O(\result[25]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'h80888088BFBB8088)) 
    \result[26]_i_13__0 
       (.I0(\result[26]_i_15_n_0 ),
        .I1(opcode_2[3]),
        .I2(Q[1]),
        .I3(\timer_reg[0]_0 ),
        .I4(\result[26]_i_22_n_0 ),
        .I5(\result[26]_i_17_n_0 ),
        .O(\result[26]_i_13__0_n_0 ));
  LUT6 #(
    .INIT(64'h00001010000000FF)) 
    \result[26]_i_14 
       (.I0(Q[1]),
        .I1(\timer_reg[0]_0 ),
        .I2(\result_reg[30]_i_18_n_5 ),
        .I3(\result[26]_i_23_n_0 ),
        .I4(opcode_2[4]),
        .I5(opcode_2[3]),
        .O(\result[26]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \result[26]_i_15 
       (.I0(\result[2]_i_9_n_0 ),
        .I1(\result[27]_i_13_n_0 ),
        .I2(store_data[0]),
        .I3(\result[26]_i_24_n_0 ),
        .O(\result[26]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hC1CC0DCCCDCC0DFF)) 
    \result[26]_i_16 
       (.I0(p_1_in),
        .I1(\timer_reg[0]_0 ),
        .I2(opcode_2[0]),
        .I3(Q[1]),
        .I4(\write_output[26]_i_1__0_n_0 ),
        .I5(store_data[26]),
        .O(\result[26]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \result[26]_i_17 
       (.I0(\result[29]_i_12__0_n_0 ),
        .I1(\result[26]_i_25_n_0 ),
        .I2(store_data[0]),
        .I3(\result[27]_i_14__0_n_0 ),
        .O(\result[26]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F0E0F1F)) 
    \result[26]_i_18 
       (.I0(store_data[2]),
        .I1(store_data[3]),
        .I2(p_1_in),
        .I3(\result[2]_i_9_n_0 ),
        .I4(\write_output[27]_i_1__0_n_0 ),
        .I5(store_data[4]),
        .O(\result[26]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h0F000F1F)) 
    \result[26]_i_19 
       (.I0(store_data[4]),
        .I1(\result[2]_i_9_n_0 ),
        .I2(p_1_in),
        .I3(store_data[3]),
        .I4(\result[30]_i_30_n_0 ),
        .O(\result[26]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF47000000)) 
    \result[26]_i_1__0 
       (.I0(\result[26]_i_2__1_n_0 ),
        .I1(\result_reg[26]_i_3_n_5 ),
        .I2(\result[26]_i_4_n_0 ),
        .I3(opcode_2[4]),
        .I4(state[0]),
        .I5(\result[26]_i_5__0_n_0 ),
        .O(\result[26]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h33333237)) 
    \result[26]_i_20 
       (.I0(store_data[3]),
        .I1(p_1_in),
        .I2(\result[2]_i_9_n_0 ),
        .I3(\write_output[26]_i_1__0_n_0 ),
        .I4(store_data[4]),
        .O(\result[26]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hF1CC3DCCFDCC3DFF)) 
    \result[26]_i_22 
       (.I0(p_1_in),
        .I1(\timer_reg[0]_0 ),
        .I2(opcode_2[0]),
        .I3(Q[1]),
        .I4(\write_output[26]_i_1__0_n_0 ),
        .I5(store_data[26]),
        .O(\result[26]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h02AAA2AA)) 
    \result[26]_i_23 
       (.I0(\result[26]_i_34_n_0 ),
        .I1(data2[26]),
        .I2(Q[1]),
        .I3(\timer_reg[0]_0 ),
        .I4(\result_reg[26]_i_21_n_5 ),
        .O(\result[26]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[26]_i_24 
       (.I0(\result[26]_i_35_n_0 ),
        .I1(\result[30]_i_29_n_0 ),
        .I2(store_data[1]),
        .I3(\result[28]_i_19_n_0 ),
        .I4(store_data[2]),
        .I5(\result[31]_i_30_n_0 ),
        .O(\result[26]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFCFF55555555)) 
    \result[26]_i_25 
       (.I0(\result[24]_i_17_n_0 ),
        .I1(store_data[2]),
        .I2(store_data[3]),
        .I3(\write_output[28]_i_1__0_n_0 ),
        .I4(store_data[4]),
        .I5(store_data[1]),
        .O(\result[26]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[26]_i_26 
       (.I0(result[27]),
        .I1(operand_a1),
        .I2(register_a[27]),
        .O(\result[26]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[26]_i_27 
       (.I0(result[26]),
        .I1(operand_a1),
        .I2(register_a[26]),
        .O(\result[26]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[26]_i_28 
       (.I0(result[25]),
        .I1(operand_a1),
        .I2(register_a[25]),
        .O(\result[26]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[26]_i_29 
       (.I0(result[24]),
        .I1(operand_a1),
        .I2(register_a[24]),
        .O(\result[26]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hE0EEE000EEEEEEEE)) 
    \result[26]_i_2__1 
       (.I0(\result[26]_i_6__0_n_0 ),
        .I1(\read_input[31]_i_2__0_n_0 ),
        .I2(\result[26]_i_7__0_n_0 ),
        .I3(store_data[0]),
        .I4(\result[26]_i_8__0_n_0 ),
        .I5(\result[9]_i_5__0_n_0 ),
        .O(\result[26]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[26]_i_30 
       (.I0(register_a[27]),
        .I1(operand_a1),
        .I2(register_b[27]),
        .I3(operand_b1),
        .I4(result[27]),
        .O(\result[26]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[26]_i_31 
       (.I0(register_a[26]),
        .I1(operand_a1),
        .I2(register_b[26]),
        .I3(operand_b1),
        .I4(result[26]),
        .O(\result[26]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[26]_i_32 
       (.I0(register_a[25]),
        .I1(operand_a1),
        .I2(register_b[25]),
        .I3(operand_b1),
        .I4(result[25]),
        .O(\result[26]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[26]_i_33 
       (.I0(register_a[24]),
        .I1(operand_a1),
        .I2(register_b[24]),
        .I3(operand_b1),
        .I4(result[24]),
        .O(\result[26]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'hEEEFFFEF)) 
    \result[26]_i_34 
       (.I0(Q[1]),
        .I1(\timer_reg[0]_0 ),
        .I2(data2[31]),
        .I3(opcode_2[0]),
        .I4(\result_reg[31]_i_47_n_5 ),
        .O(\result[26]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \result[26]_i_35 
       (.I0(\write_output[11]_i_1__0_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[3]_i_1__0_n_0 ),
        .I3(store_data[4]),
        .I4(\write_output[19]_i_1__0_n_0 ),
        .O(\result[26]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hE0EEE000EEEEEEEE)) 
    \result[26]_i_4 
       (.I0(\result[26]_i_13__0_n_0 ),
        .I1(\read_input[31]_i_2__0_n_0 ),
        .I2(\result[26]_i_7__0_n_0 ),
        .I3(store_data[0]),
        .I4(\result[26]_i_8__0_n_0 ),
        .I5(\result[9]_i_5__0_n_0 ),
        .O(\result[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \result[26]_i_5__0 
       (.I0(\result[26]_i_14_n_0 ),
        .I1(state[0]),
        .I2(read_input[0]),
        .I3(\s_output_socket_reg[31]_0 [26]),
        .I4(state[1]),
        .I5(load_data[26]),
        .O(\result[26]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h80888088BFBB8088)) 
    \result[26]_i_6__0 
       (.I0(\result[26]_i_15_n_0 ),
        .I1(opcode_2[3]),
        .I2(Q[1]),
        .I3(\timer_reg[0]_0 ),
        .I4(\result[26]_i_16_n_0 ),
        .I5(\result[26]_i_17_n_0 ),
        .O(\result[26]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[26]_i_7__0 
       (.I0(\result[29]_i_15_n_0 ),
        .I1(store_data[1]),
        .I2(\result[26]_i_18_n_0 ),
        .O(\result[26]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \result[26]_i_8__0 
       (.I0(\result[28]_i_14_n_0 ),
        .I1(store_data[1]),
        .I2(\result[26]_i_19_n_0 ),
        .I3(store_data[2]),
        .I4(\result[26]_i_20_n_0 ),
        .O(\result[26]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \result[27]_i_10__0 
       (.I0(\result[29]_i_12__0_n_0 ),
        .I1(\result[27]_i_14__0_n_0 ),
        .I2(store_data[0]),
        .I3(\result[28]_i_18_n_0 ),
        .O(\result[27]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hF1CC3DCCFDCC3DFF)) 
    \result[27]_i_11 
       (.I0(p_1_in),
        .I1(\timer_reg[0]_0 ),
        .I2(opcode_2[0]),
        .I3(Q[1]),
        .I4(\write_output[27]_i_1__0_n_0 ),
        .I5(store_data[27]),
        .O(\result[27]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h02AAA2AA)) 
    \result[27]_i_12 
       (.I0(\result[27]_i_15__0_n_0 ),
        .I1(data2[27]),
        .I2(Q[1]),
        .I3(\timer_reg[0]_0 ),
        .I4(\result_reg[26]_i_21_n_4 ),
        .O(\result[27]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[27]_i_13 
       (.I0(\result[27]_i_16__0_n_0 ),
        .I1(\result[31]_i_34_n_0 ),
        .I2(store_data[1]),
        .I3(\result[29]_i_18_n_0 ),
        .I4(store_data[2]),
        .I5(\result[31]_i_36_n_0 ),
        .O(\result[27]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFEF0000)) 
    \result[27]_i_14__0 
       (.I0(store_data[2]),
        .I1(store_data[3]),
        .I2(\write_output[29]_i_1__0_n_0 ),
        .I3(store_data[4]),
        .I4(store_data[1]),
        .I5(\result[27]_i_17__0_n_0 ),
        .O(\result[27]_i_14__0_n_0 ));
  LUT5 #(
    .INIT(32'hEEEFFFEF)) 
    \result[27]_i_15__0 
       (.I0(Q[1]),
        .I1(\timer_reg[0]_0 ),
        .I2(data2[31]),
        .I3(opcode_2[0]),
        .I4(\result_reg[31]_i_47_n_4 ),
        .O(\result[27]_i_15__0_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \result[27]_i_16__0 
       (.I0(\write_output[12]_i_1__0_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[4]_i_1__0_n_0 ),
        .I3(store_data[4]),
        .I4(\write_output[20]_i_1__0_n_0 ),
        .O(\result[27]_i_16__0_n_0 ));
  LUT5 #(
    .INIT(32'hFCFFFDFD)) 
    \result[27]_i_17__0 
       (.I0(\write_output[27]_i_1__0_n_0 ),
        .I1(store_data[3]),
        .I2(store_data[4]),
        .I3(p_1_in),
        .I4(store_data[2]),
        .O(\result[27]_i_17__0_n_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \result[27]_i_1__0 
       (.I0(\result[27]_i_2__0_n_0 ),
        .I1(opcode_2[4]),
        .I2(state[0]),
        .I3(\result[27]_i_3__1_n_0 ),
        .O(\result[27]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFB80000FFB8FFB8)) 
    \result[27]_i_2__0 
       (.I0(\result[27]_i_4__0_n_0 ),
        .I1(\result_reg[26]_i_3_n_4 ),
        .I2(\result[27]_i_5__1_n_0 ),
        .I3(\read_input[31]_i_2__0_n_0 ),
        .I4(\result[27]_i_6__1_n_0 ),
        .I5(\result[9]_i_5__0_n_0 ),
        .O(\result[27]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \result[27]_i_3__1 
       (.I0(\result[27]_i_7__1_n_0 ),
        .I1(state[0]),
        .I2(read_input[0]),
        .I3(\s_output_socket_reg[31]_0 [27]),
        .I4(state[1]),
        .I5(load_data[27]),
        .O(\result[27]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h80888088BFBB8088)) 
    \result[27]_i_4__0 
       (.I0(\result[27]_i_8__0_n_0 ),
        .I1(opcode_2[3]),
        .I2(Q[1]),
        .I3(\timer_reg[0]_0 ),
        .I4(\result[27]_i_9__0_n_0 ),
        .I5(\result[27]_i_10__0_n_0 ),
        .O(\result[27]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h80888088BFBB8088)) 
    \result[27]_i_5__1 
       (.I0(\result[27]_i_8__0_n_0 ),
        .I1(opcode_2[3]),
        .I2(Q[1]),
        .I3(\timer_reg[0]_0 ),
        .I4(\result[27]_i_11_n_0 ),
        .I5(\result[27]_i_10__0_n_0 ),
        .O(\result[27]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[27]_i_6__1 
       (.I0(\result[29]_i_16_n_0 ),
        .I1(store_data[1]),
        .I2(\result[28]_i_14_n_0 ),
        .I3(store_data[0]),
        .I4(\result[26]_i_7__0_n_0 ),
        .O(\result[27]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h00001010000000FF)) 
    \result[27]_i_7__1 
       (.I0(Q[1]),
        .I1(\timer_reg[0]_0 ),
        .I2(\result_reg[30]_i_18_n_4 ),
        .I3(\result[27]_i_12_n_0 ),
        .I4(opcode_2[4]),
        .I5(opcode_2[3]),
        .O(\result[27]_i_7__1_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \result[27]_i_8__0 
       (.I0(\result[2]_i_9_n_0 ),
        .I1(\result[28]_i_17_n_0 ),
        .I2(store_data[0]),
        .I3(\result[27]_i_13_n_0 ),
        .O(\result[27]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hC1CC0DCCCDCC0DFF)) 
    \result[27]_i_9__0 
       (.I0(p_1_in),
        .I1(\timer_reg[0]_0 ),
        .I2(opcode_2[0]),
        .I3(Q[1]),
        .I4(\write_output[27]_i_1__0_n_0 ),
        .I5(store_data[27]),
        .O(\result[27]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'h80888088BFBB8088)) 
    \result[28]_i_10__0 
       (.I0(\result[28]_i_11_n_0 ),
        .I1(opcode_2[3]),
        .I2(Q[1]),
        .I3(\timer_reg[0]_0 ),
        .I4(\result[28]_i_16_n_0 ),
        .I5(\result[28]_i_13_n_0 ),
        .O(\result[28]_i_10__0_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \result[28]_i_11 
       (.I0(\result[2]_i_9_n_0 ),
        .I1(\result[29]_i_11_n_0 ),
        .I2(store_data[0]),
        .I3(\result[28]_i_17_n_0 ),
        .O(\result[28]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hC1CC0DCCCDCC0DFF)) 
    \result[28]_i_12__0 
       (.I0(p_1_in),
        .I1(\timer_reg[0]_0 ),
        .I2(opcode_2[0]),
        .I3(Q[1]),
        .I4(\write_output[28]_i_1__0_n_0 ),
        .I5(store_data[28]),
        .O(\result[28]_i_12__0_n_0 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \result[28]_i_13 
       (.I0(\result[29]_i_12__0_n_0 ),
        .I1(\result[28]_i_18_n_0 ),
        .I2(store_data[0]),
        .I3(\result[29]_i_13_n_0 ),
        .O(\result[28]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F0E0F1F)) 
    \result[28]_i_14 
       (.I0(store_data[2]),
        .I1(store_data[3]),
        .I2(p_1_in),
        .I3(\result[2]_i_9_n_0 ),
        .I4(\write_output[28]_i_1__0_n_0 ),
        .I5(store_data[4]),
        .O(\result[28]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hEEEFFFEF)) 
    \result[28]_i_15 
       (.I0(Q[1]),
        .I1(\timer_reg[0]_0 ),
        .I2(data2[31]),
        .I3(opcode_2[0]),
        .I4(\result_reg[31]_i_46_n_7 ),
        .O(\result[28]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hF1CC3DCCFDCC3DFF)) 
    \result[28]_i_16 
       (.I0(p_1_in),
        .I1(\timer_reg[0]_0 ),
        .I2(opcode_2[0]),
        .I3(Q[1]),
        .I4(\write_output[28]_i_1__0_n_0 ),
        .I5(store_data[28]),
        .O(\result[28]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[28]_i_17 
       (.I0(\result[28]_i_19_n_0 ),
        .I1(\result[31]_i_30_n_0 ),
        .I2(store_data[1]),
        .I3(\result[30]_i_29_n_0 ),
        .I4(store_data[2]),
        .I5(\result[31]_i_33__0_n_0 ),
        .O(\result[28]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF1FD)) 
    \result[28]_i_18 
       (.I0(\write_output[28]_i_1__0_n_0 ),
        .I1(store_data[1]),
        .I2(store_data[3]),
        .I3(\write_output[30]_i_1__0_n_0 ),
        .I4(store_data[4]),
        .I5(store_data[2]),
        .O(\result[28]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \result[28]_i_19 
       (.I0(\write_output[13]_i_1__0_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[5]_i_1__0_n_0 ),
        .I3(store_data[4]),
        .I4(\write_output[21]_i_1__0_n_0 ),
        .O(\result[28]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hF4F7B080)) 
    \result[28]_i_1__0 
       (.I0(\result[28]_i_2__1_n_0 ),
        .I1(\result_reg[31]_i_6_n_7 ),
        .I2(\result[28]_i_3__0_n_0 ),
        .I3(\result[28]_i_4_n_0 ),
        .I4(\result[28]_i_5__0_n_0 ),
        .O(\result[28]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h551155D1FFFFFFFF)) 
    \result[28]_i_2__1 
       (.I0(\result[28]_i_6__0_n_0 ),
        .I1(opcode_2[3]),
        .I2(\timer_reg[0]_0 ),
        .I3(Q[1]),
        .I4(\result[28]_i_7__0_n_0 ),
        .I5(opcode_2[4]),
        .O(\result[28]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEEFEAAAAAAAA)) 
    \result[28]_i_3__0 
       (.I0(\result[28]_i_5__0_n_0 ),
        .I1(opcode_2[4]),
        .I2(\result_reg[30]_i_11_n_7 ),
        .I3(\result[28]_i_8__0_n_0 ),
        .I4(\result[28]_i_9__0_n_0 ),
        .I5(state[0]),
        .O(\result[28]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h551155D1FFFFFFFF)) 
    \result[28]_i_4 
       (.I0(\result[28]_i_10__0_n_0 ),
        .I1(opcode_2[3]),
        .I2(\timer_reg[0]_0 ),
        .I3(Q[1]),
        .I4(\result[28]_i_7__0_n_0 ),
        .I5(opcode_2[4]),
        .O(\result[28]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0000E222)) 
    \result[28]_i_5__0 
       (.I0(load_data[28]),
        .I1(state[1]),
        .I2(\s_output_socket_reg[31]_0 [28]),
        .I3(read_input[0]),
        .I4(state[0]),
        .O(\result[28]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h80888088BFBB8088)) 
    \result[28]_i_6__0 
       (.I0(\result[28]_i_11_n_0 ),
        .I1(opcode_2[3]),
        .I2(Q[1]),
        .I3(\timer_reg[0]_0 ),
        .I4(\result[28]_i_12__0_n_0 ),
        .I5(\result[28]_i_13_n_0 ),
        .O(\result[28]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h5F50CFCF5F50C0C0)) 
    \result[28]_i_7__0 
       (.I0(p_1_in),
        .I1(\result[29]_i_15_n_0 ),
        .I2(store_data[0]),
        .I3(\result[29]_i_16_n_0 ),
        .I4(store_data[1]),
        .I5(\result[28]_i_14_n_0 ),
        .O(\result[28]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \result[28]_i_8__0 
       (.I0(\timer_reg[0]_0 ),
        .I1(Q[1]),
        .I2(opcode_2[3]),
        .O(\result[28]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000008C80FFFF)) 
    \result[28]_i_9__0 
       (.I0(\result_reg[31]_i_28_n_7 ),
        .I1(\timer_reg[0]_0 ),
        .I2(Q[1]),
        .I3(data2[28]),
        .I4(\result[28]_i_15_n_0 ),
        .I5(opcode_2[3]),
        .O(\result[28]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'h00001010000000FF)) 
    \result[29]_i_10__0 
       (.I0(Q[1]),
        .I1(\timer_reg[0]_0 ),
        .I2(\result_reg[30]_i_11_n_6 ),
        .I3(\result[29]_i_17_n_0 ),
        .I4(opcode_2[4]),
        .I5(opcode_2[3]),
        .O(\result[29]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[29]_i_11 
       (.I0(\result[29]_i_18_n_0 ),
        .I1(\result[31]_i_36_n_0 ),
        .I2(store_data[1]),
        .I3(\result[31]_i_34_n_0 ),
        .I4(store_data[2]),
        .I5(\result[31]_i_35_n_0 ),
        .O(\result[29]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \result[29]_i_12__0 
       (.I0(Q[1]),
        .I1(opcode_2[0]),
        .I2(Q[0]),
        .I3(\result[2]_i_9_n_0 ),
        .O(\result[29]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4FFF7)) 
    \result[29]_i_13 
       (.I0(p_1_in),
        .I1(store_data[1]),
        .I2(store_data[2]),
        .I3(store_data[3]),
        .I4(\write_output[29]_i_1__0_n_0 ),
        .I5(store_data[4]),
        .O(\result[29]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \result[29]_i_14 
       (.I0(store_data[2]),
        .I1(store_data[4]),
        .I2(\write_output[30]_i_1__0_n_0 ),
        .I3(store_data[3]),
        .I4(store_data[1]),
        .O(\result[29]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F0E0F1F)) 
    \result[29]_i_15 
       (.I0(store_data[2]),
        .I1(store_data[3]),
        .I2(p_1_in),
        .I3(\result[2]_i_9_n_0 ),
        .I4(\write_output[29]_i_1__0_n_0 ),
        .I5(store_data[4]),
        .O(\result[29]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F0F001F)) 
    \result[29]_i_16 
       (.I0(store_data[4]),
        .I1(\result[2]_i_9_n_0 ),
        .I2(p_1_in),
        .I3(\result[30]_i_30_n_0 ),
        .I4(store_data[2]),
        .I5(store_data[3]),
        .O(\result[29]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h02AAA2AA)) 
    \result[29]_i_17 
       (.I0(\result[29]_i_19_n_0 ),
        .I1(data2[29]),
        .I2(Q[1]),
        .I3(\timer_reg[0]_0 ),
        .I4(\result_reg[31]_i_28_n_6 ),
        .O(\result[29]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \result[29]_i_18 
       (.I0(\write_output[14]_i_1__0_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[6]_i_1__0_n_0 ),
        .I3(store_data[4]),
        .I4(\write_output[22]_i_1__0_n_0 ),
        .O(\result[29]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hEEEFFFEF)) 
    \result[29]_i_19 
       (.I0(Q[1]),
        .I1(\timer_reg[0]_0 ),
        .I2(data2[31]),
        .I3(opcode_2[0]),
        .I4(\result_reg[31]_i_46_n_6 ),
        .O(\result[29]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF47000000)) 
    \result[29]_i_1__0 
       (.I0(\result[29]_i_2__1_n_0 ),
        .I1(\result_reg[31]_i_6_n_6 ),
        .I2(\result[29]_i_3__0_n_0 ),
        .I3(state[0]),
        .I4(opcode_2[4]),
        .I5(\result[29]_i_4_n_0 ),
        .O(\result[29]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF88B8)) 
    \result[29]_i_2__1 
       (.I0(\result[29]_i_5__0_n_0 ),
        .I1(\result[30]_i_9__0_n_0 ),
        .I2(\result[29]_i_6__0_n_0 ),
        .I3(\result[29]_i_7__0_n_0 ),
        .I4(\read_input[31]_i_2__0_n_0 ),
        .I5(\result[29]_i_8__0_n_0 ),
        .O(\result[29]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF88B8)) 
    \result[29]_i_3__0 
       (.I0(\result[29]_i_5__0_n_0 ),
        .I1(\result[30]_i_9__0_n_0 ),
        .I2(\result[29]_i_9__0_n_0 ),
        .I3(\result[29]_i_7__0_n_0 ),
        .I4(\read_input[31]_i_2__0_n_0 ),
        .I5(\result[29]_i_8__0_n_0 ),
        .O(\result[29]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \result[29]_i_4 
       (.I0(\result[29]_i_10__0_n_0 ),
        .I1(state[0]),
        .I2(read_input[0]),
        .I3(\s_output_socket_reg[31]_0 [29]),
        .I4(state[1]),
        .I5(load_data[29]),
        .O(\result[29]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \result[29]_i_5__0 
       (.I0(\result[2]_i_9_n_0 ),
        .I1(\result[30]_i_15_n_0 ),
        .I2(store_data[0]),
        .I3(\result[29]_i_11_n_0 ),
        .O(\result[29]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hC1CC0DCCCDCC0DFF)) 
    \result[29]_i_6__0 
       (.I0(p_1_in),
        .I1(Q[0]),
        .I2(opcode_2[0]),
        .I3(Q[1]),
        .I4(\write_output[29]_i_1__0_n_0 ),
        .I5(store_data[29]),
        .O(\result[29]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h8A02)) 
    \result[29]_i_7__0 
       (.I0(\result[29]_i_12__0_n_0 ),
        .I1(store_data[0]),
        .I2(\result[29]_i_13_n_0 ),
        .I3(\result[29]_i_14_n_0 ),
        .O(\result[29]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hA000A202AA0AA202)) 
    \result[29]_i_8__0 
       (.I0(\result[9]_i_5__0_n_0 ),
        .I1(\result[29]_i_15_n_0 ),
        .I2(store_data[1]),
        .I3(p_1_in),
        .I4(store_data[0]),
        .I5(\result[29]_i_16_n_0 ),
        .O(\result[29]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hF1CC3DCCFDCC3DFF)) 
    \result[29]_i_9__0 
       (.I0(p_1_in),
        .I1(Q[0]),
        .I2(opcode_2[0]),
        .I3(Q[1]),
        .I4(\write_output[29]_i_1__0_n_0 ),
        .I5(store_data[29]),
        .O(\result[29]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[2]_i_10__0 
       (.I0(\result[8]_i_18__0_n_0 ),
        .I1(\result[6]_i_15_n_0 ),
        .I2(store_data[2]),
        .I3(\result[8]_i_20_n_0 ),
        .I4(store_data[3]),
        .I5(\result[2]_i_21_n_0 ),
        .O(\result[2]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \result[2]_i_11__0 
       (.I0(address_b_2[2]),
        .I1(opcode_2[0]),
        .I2(\result_reg[3]_i_42_n_5 ),
        .I3(\timer_reg[0]_0 ),
        .I4(\write_output[2]_i_1__0_n_0 ),
        .I5(Q[1]),
        .O(\result[2]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'h0E3FC2FF023FC2FF)) 
    \result[2]_i_12__0 
       (.I0(p_1_in),
        .I1(\timer_reg[0]_0 ),
        .I2(opcode_2[0]),
        .I3(Q[1]),
        .I4(\write_output[2]_i_1__0_n_0 ),
        .I5(store_data[2]),
        .O(\result[2]_i_12__0_n_0 ));
  LUT4 #(
    .INIT(16'h00AB)) 
    \result[2]_i_13__0 
       (.I0(\timer_reg[0]_0 ),
        .I1(\write_output[2]_i_1__0_n_0 ),
        .I2(store_data[2]),
        .I3(Q[1]),
        .O(\result[2]_i_13__0_n_0 ));
  LUT4 #(
    .INIT(16'hB800)) 
    \result[2]_i_14 
       (.I0(\result[3]_i_43_n_0 ),
        .I1(store_data[0]),
        .I2(\result[2]_i_22_n_0 ),
        .I3(\result[29]_i_12__0_n_0 ),
        .O(\result[2]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \result[2]_i_15 
       (.I0(\write_output[1]_i_1__0_n_0 ),
        .I1(store_data[4]),
        .O(\result[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \result[2]_i_16 
       (.I0(store_data[27]),
        .I1(store_data[26]),
        .I2(store_data[30]),
        .I3(store_data[31]),
        .I4(store_data[28]),
        .I5(store_data[29]),
        .O(\result[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    \result[2]_i_17 
       (.I0(store_data[23]),
        .I1(result[22]),
        .I2(operand_b1),
        .I3(register_b[22]),
        .I4(store_data[25]),
        .I5(store_data[24]),
        .O(\result[2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \result[2]_i_18 
       (.I0(store_data[10]),
        .I1(store_data[9]),
        .I2(store_data[13]),
        .I3(store_data[14]),
        .I4(store_data[11]),
        .I5(store_data[12]),
        .O(\result[2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \result[2]_i_19 
       (.I0(store_data[16]),
        .I1(store_data[15]),
        .I2(store_data[19]),
        .I3(store_data[20]),
        .I4(store_data[17]),
        .I5(store_data[18]),
        .O(\result[2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hABABBBABBBBBBBBB)) 
    \result[2]_i_1__0 
       (.I0(\result[2]_i_2__1_n_0 ),
        .I1(\result[2]_i_3__1_n_0 ),
        .I2(\result[2]_i_4__0_n_0 ),
        .I3(\result[9]_i_5__0_n_0 ),
        .I4(\result[2]_i_5__0_n_0 ),
        .I5(opcode_2[4]),
        .O(\result[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000047)) 
    \result[2]_i_20 
       (.I0(result[6]),
        .I1(operand_b1),
        .I2(register_b[6]),
        .I3(store_data[5]),
        .I4(store_data[8]),
        .I5(store_data[7]),
        .O(\result[2]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h0F440F77)) 
    \result[2]_i_21 
       (.I0(\write_output[18]_i_1__0_n_0 ),
        .I1(store_data[4]),
        .I2(p_1_in),
        .I3(\result[2]_i_9_n_0 ),
        .I4(\write_output[2]_i_1__0_n_0 ),
        .O(\result[2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[2]_i_22 
       (.I0(\result[8]_i_26__0_n_0 ),
        .I1(\result[4]_i_29_n_0 ),
        .I2(store_data[1]),
        .I3(\result[6]_i_18_n_0 ),
        .I4(store_data[2]),
        .I5(\result[2]_i_23_n_0 ),
        .O(\result[2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[2]_i_23 
       (.I0(\write_output[26]_i_1__0_n_0 ),
        .I1(\write_output[10]_i_1__0_n_0 ),
        .I2(store_data[3]),
        .I3(\write_output[18]_i_1__0_n_0 ),
        .I4(store_data[4]),
        .I5(\write_output[2]_i_1__0_n_0 ),
        .O(\result[2]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \result[2]_i_2__1 
       (.I0(load_data[2]),
        .I1(state[1]),
        .I2(RX[2]),
        .I3(read_input[0]),
        .I4(\s_output_socket_reg[31]_0 [2]),
        .I5(state[0]),
        .O(\result[2]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h555555555555DFFF)) 
    \result[2]_i_3__1 
       (.I0(state[0]),
        .I1(\timer_reg[0]_0 ),
        .I2(\read_input[31]_i_2__0_n_0 ),
        .I3(\result_reg[3]_i_6_n_5 ),
        .I4(opcode_2[4]),
        .I5(\result[2]_i_6__0_n_0 ),
        .O(\result[2]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'hFAFAFA3A)) 
    \result[2]_i_4__0 
       (.I0(\result[2]_i_7__0_n_0 ),
        .I1(Q[1]),
        .I2(opcode_2[3]),
        .I3(\result[2]_i_8__0_n_0 ),
        .I4(\result[2]_i_9_n_0 ),
        .O(\result[2]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[2]_i_5__0 
       (.I0(\result[5]_i_9__0_n_0 ),
        .I1(\result[3]_i_12__0_n_0 ),
        .I2(store_data[0]),
        .I3(\result[4]_i_7__0_n_0 ),
        .I4(store_data[1]),
        .I5(\result[2]_i_10__0_n_0 ),
        .O(\result[2]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEEAAAEA)) 
    \result[2]_i_6__0 
       (.I0(\result[2]_i_11__0_n_0 ),
        .I1(Q[1]),
        .I2(\result_reg[4]_i_12_n_6 ),
        .I3(\timer_reg[0]_0 ),
        .I4(\result_reg[3]_i_21_n_5 ),
        .I5(opcode_2[3]),
        .O(\result[2]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00DF)) 
    \result[2]_i_7__0 
       (.I0(opcode_2[0]),
        .I1(\timer_reg[0]_0 ),
        .I2(\result_reg[3]_i_10_n_5 ),
        .I3(\result[2]_i_12__0_n_0 ),
        .I4(\result[2]_i_13__0_n_0 ),
        .I5(\result[2]_i_14_n_0 ),
        .O(\result[2]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDD1DDDD)) 
    \result[2]_i_8__0 
       (.I0(\result[3]_i_25__0_n_0 ),
        .I1(store_data[0]),
        .I2(store_data[1]),
        .I3(store_data[2]),
        .I4(\result[2]_i_15_n_0 ),
        .I5(store_data[3]),
        .O(\result[2]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    \result[2]_i_9 
       (.I0(\result[2]_i_16_n_0 ),
        .I1(store_data[21]),
        .I2(\result[2]_i_17_n_0 ),
        .I3(\result[2]_i_18_n_0 ),
        .I4(\result[2]_i_19_n_0 ),
        .I5(\result[2]_i_20_n_0 ),
        .O(\result[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h4050400055555555)) 
    \result[30]_i_10__0 
       (.I0(opcode_2[3]),
        .I1(\result_reg[31]_i_28_n_5 ),
        .I2(\timer_reg[0]_0 ),
        .I3(Q[1]),
        .I4(data2[30]),
        .I5(\result[30]_i_17_n_0 ),
        .O(\result[30]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hAA8A0080AABAFFBF)) 
    \result[30]_i_12__0 
       (.I0(\result[30]_i_13_n_0 ),
        .I1(\result[30]_i_26_n_0 ),
        .I2(\result[30]_i_27_n_0 ),
        .I3(\write_output[30]_i_1__0_n_0 ),
        .I4(\result[30]_i_28_n_0 ),
        .I5(\result[30]_i_9__0_n_0 ),
        .O(\result[30]_i_12__0_n_0 ));
  LUT5 #(
    .INIT(32'h54040000)) 
    \result[30]_i_13 
       (.I0(\result[30]_i_9__0_n_0 ),
        .I1(\result[29]_i_14_n_0 ),
        .I2(store_data[0]),
        .I3(\result[31]_i_38_n_0 ),
        .I4(\result[29]_i_12__0_n_0 ),
        .O(\result[30]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hC1CC0DCCCDCC0DFF)) 
    \result[30]_i_14 
       (.I0(p_1_in),
        .I1(Q[0]),
        .I2(opcode_2[0]),
        .I3(Q[1]),
        .I4(\write_output[30]_i_1__0_n_0 ),
        .I5(store_data[30]),
        .O(\result[30]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[30]_i_15 
       (.I0(\result[30]_i_29_n_0 ),
        .I1(\result[31]_i_33__0_n_0 ),
        .I2(store_data[1]),
        .I3(\result[31]_i_30_n_0 ),
        .I4(store_data[2]),
        .I5(\result[31]_i_31__0_n_0 ),
        .O(\result[30]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000001F)) 
    \result[30]_i_16 
       (.I0(store_data[4]),
        .I1(\result[2]_i_9_n_0 ),
        .I2(p_1_in),
        .I3(store_data[3]),
        .I4(store_data[2]),
        .I5(\result[30]_i_30_n_0 ),
        .O(\result[30]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hEEEFFFEF)) 
    \result[30]_i_17 
       (.I0(Q[1]),
        .I1(\timer_reg[0]_0 ),
        .I2(data2[31]),
        .I3(opcode_2[0]),
        .I4(\result_reg[31]_i_46_n_5 ),
        .O(\result[30]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[30]_i_19 
       (.I0(result[30]),
        .I1(operand_a1),
        .I2(register_a[30]),
        .O(\result[30]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFBF8FFFFFBF80000)) 
    \result[30]_i_1__0 
       (.I0(\result[30]_i_2__1_n_0 ),
        .I1(\result_reg[31]_i_6_n_5 ),
        .I2(\result[30]_i_3__0_n_0 ),
        .I3(\result[30]_i_4_n_0 ),
        .I4(state[0]),
        .I5(\result[30]_i_5__0_n_0 ),
        .O(\result[30]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[30]_i_20 
       (.I0(result[29]),
        .I1(operand_a1),
        .I2(register_a[29]),
        .O(\result[30]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[30]_i_21 
       (.I0(result[28]),
        .I1(operand_a1),
        .I2(register_a[28]),
        .O(\result[30]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \result[30]_i_22 
       (.I0(result[31]),
        .I1(operand_b1),
        .I2(register_b[31]),
        .I3(p_1_in),
        .O(\result[30]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[30]_i_23 
       (.I0(result[30]),
        .I1(operand_b1),
        .I2(register_b[30]),
        .I3(operand_a1),
        .I4(register_a[30]),
        .O(\result[30]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[30]_i_24 
       (.I0(result[29]),
        .I1(operand_b1),
        .I2(register_b[29]),
        .I3(operand_a1),
        .I4(register_a[29]),
        .O(\result[30]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[30]_i_25 
       (.I0(result[28]),
        .I1(operand_b1),
        .I2(register_b[28]),
        .I3(operand_a1),
        .I4(register_a[28]),
        .O(\result[30]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAABBBAB)) 
    \result[30]_i_26 
       (.I0(Q[0]),
        .I1(\write_output[30]_i_1__0_n_0 ),
        .I2(register_b[30]),
        .I3(operand_b1),
        .I4(result[30]),
        .I5(Q[1]),
        .O(\result[30]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \result[30]_i_27 
       (.I0(Q[0]),
        .I1(opcode_2[0]),
        .O(\result[30]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hF1CCFDCCFDCCFDFF)) 
    \result[30]_i_28 
       (.I0(p_1_in),
        .I1(Q[0]),
        .I2(opcode_2[0]),
        .I3(Q[1]),
        .I4(store_data[30]),
        .I5(\write_output[30]_i_1__0_n_0 ),
        .O(\result[30]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \result[30]_i_29 
       (.I0(\write_output[15]_i_1__0_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[7]_i_1__0_n_0 ),
        .I3(store_data[4]),
        .I4(\write_output[23]_i_1__0_n_0 ),
        .O(\result[30]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h000FBBAA00000000)) 
    \result[30]_i_2__1 
       (.I0(\result[30]_i_6__0_n_0 ),
        .I1(\result[30]_i_7__0_n_0 ),
        .I2(\result[30]_i_8__0_n_0 ),
        .I3(\result[30]_i_9__0_n_0 ),
        .I4(\read_input[31]_i_2__0_n_0 ),
        .I5(opcode_2[4]),
        .O(\result[30]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \result[30]_i_30 
       (.I0(\result[30]_i_39_n_0 ),
        .I1(store_data[4]),
        .I2(\write_output[30]_i_1__0_n_0 ),
        .I3(\result[30]_i_40_n_0 ),
        .O(\result[30]_i_30_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[30]_i_31 
       (.I0(result[27]),
        .I1(operand_a1),
        .I2(register_a[27]),
        .O(\result[30]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[30]_i_32 
       (.I0(result[26]),
        .I1(operand_a1),
        .I2(register_a[26]),
        .O(\result[30]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[30]_i_33 
       (.I0(result[25]),
        .I1(operand_a1),
        .I2(register_a[25]),
        .O(\result[30]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[30]_i_34 
       (.I0(result[24]),
        .I1(operand_a1),
        .I2(register_a[24]),
        .O(\result[30]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[30]_i_35 
       (.I0(result[27]),
        .I1(operand_b1),
        .I2(register_b[27]),
        .I3(operand_a1),
        .I4(register_a[27]),
        .O(\result[30]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[30]_i_36 
       (.I0(result[26]),
        .I1(operand_b1),
        .I2(register_b[26]),
        .I3(operand_a1),
        .I4(register_a[26]),
        .O(\result[30]_i_36_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[30]_i_37 
       (.I0(result[25]),
        .I1(operand_b1),
        .I2(register_b[25]),
        .I3(operand_a1),
        .I4(register_a[25]),
        .O(\result[30]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[30]_i_38 
       (.I0(result[24]),
        .I1(operand_b1),
        .I2(register_b[24]),
        .I3(operand_a1),
        .I4(register_a[24]),
        .O(\result[30]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \result[30]_i_39 
       (.I0(store_data[7]),
        .I1(store_data[8]),
        .I2(store_data[5]),
        .I3(store_data[6]),
        .I4(\result[2]_i_19_n_0 ),
        .I5(\result[2]_i_18_n_0 ),
        .O(\result[30]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAEA)) 
    \result[30]_i_3__0 
       (.I0(\result[30]_i_10__0_n_0 ),
        .I1(\result_reg[30]_i_11_n_5 ),
        .I2(opcode_2[3]),
        .I3(Q[1]),
        .I4(\timer_reg[0]_0 ),
        .I5(opcode_2[4]),
        .O(\result[30]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h000FBBAA00000000)) 
    \result[30]_i_4 
       (.I0(\result[30]_i_12__0_n_0 ),
        .I1(\result[30]_i_7__0_n_0 ),
        .I2(\result[30]_i_8__0_n_0 ),
        .I3(\result[30]_i_9__0_n_0 ),
        .I4(\read_input[31]_i_2__0_n_0 ),
        .I5(opcode_2[4]),
        .O(\result[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \result[30]_i_40 
       (.I0(store_data[23]),
        .I1(store_data[22]),
        .I2(store_data[25]),
        .I3(store_data[24]),
        .I4(store_data[21]),
        .I5(\result[2]_i_16_n_0 ),
        .O(\result[30]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \result[30]_i_5__0 
       (.I0(read_input[0]),
        .I1(\s_output_socket_reg[31]_0 [30]),
        .I2(state[1]),
        .I3(load_data[30]),
        .O(\result[30]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h88B8BBBB)) 
    \result[30]_i_6__0 
       (.I0(\result[30]_i_13_n_0 ),
        .I1(\result[30]_i_14_n_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(opcode_2[3]),
        .O(\result[30]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \result[30]_i_7__0 
       (.I0(\result[2]_i_9_n_0 ),
        .I1(\result[31]_i_26__0_n_0 ),
        .I2(store_data[0]),
        .I3(\result[30]_i_15_n_0 ),
        .O(\result[30]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h10101010FFFFFFFE)) 
    \result[30]_i_8__0 
       (.I0(store_data[1]),
        .I1(store_data[0]),
        .I2(\result[30]_i_16_n_0 ),
        .I3(store_data[3]),
        .I4(store_data[2]),
        .I5(p_1_in),
        .O(\result[30]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \result[30]_i_9__0 
       (.I0(opcode_2[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\result[30]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \result[31]_i_10__1 
       (.I0(\result[31]_i_20__0_n_0 ),
        .I1(\result[31]_i_21_n_0 ),
        .I2(\result[31]_i_22__0_n_0 ),
        .I3(read_input[3]),
        .I4(\result[31]_i_23__0_n_0 ),
        .I5(\result[31]_i_24__0_n_0 ),
        .O(\result[31]_i_10__1_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \result[31]_i_11__1 
       (.I0(\result[2]_i_9_n_0 ),
        .I1(\result[31]_i_25__0_n_0 ),
        .I2(store_data[0]),
        .I3(\result[31]_i_26__0_n_0 ),
        .O(\result[31]_i_11__1_n_0 ));
  LUT6 #(
    .INIT(64'hC80808F8C8C80BFB)) 
    \result[31]_i_12__0 
       (.I0(\result[31]_i_27__0_n_0 ),
        .I1(\timer_reg[0]_0 ),
        .I2(Q[1]),
        .I3(opcode_2[0]),
        .I4(p_1_in),
        .I5(store_data[31]),
        .O(\result[31]_i_12__0_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF0000)) 
    \result[31]_i_13 
       (.I0(Q[1]),
        .I1(\timer_reg[0]_0 ),
        .I2(opcode_2[3]),
        .I3(p_1_in),
        .I4(opcode_2[4]),
        .O(\result[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h5551555555510000)) 
    \result[31]_i_18__0 
       (.I0(opcode_2[4]),
        .I1(\result_reg[30]_i_11_n_4 ),
        .I2(Q[1]),
        .I3(\timer_reg[0]_0 ),
        .I4(opcode_2[3]),
        .I5(\result[31]_i_29__0_n_0 ),
        .O(\result[31]_i_18__0_n_0 ));
  LUT6 #(
    .INIT(64'hF80838F8F8C83BFB)) 
    \result[31]_i_19__0 
       (.I0(\result[31]_i_27__0_n_0 ),
        .I1(\timer_reg[0]_0 ),
        .I2(Q[1]),
        .I3(opcode_2[0]),
        .I4(p_1_in),
        .I5(store_data[31]),
        .O(\result[31]_i_19__0_n_0 ));
  LUT5 #(
    .INIT(32'h03A000F0)) 
    \result[31]_i_1__1 
       (.I0(\result[31]_i_3__1_n_0 ),
        .I1(\result[31]_i_4__1_n_0 ),
        .I2(state[2]),
        .I3(state[0]),
        .I4(state[1]),
        .O(\result[31]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \result[31]_i_20__0 
       (.I0(read_input[13]),
        .I1(read_input[31]),
        .I2(read_input[29]),
        .I3(read_input[14]),
        .I4(read_input[17]),
        .I5(read_input[28]),
        .O(\result[31]_i_20__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \result[31]_i_21 
       (.I0(read_input[1]),
        .I1(read_input[4]),
        .I2(read_input[2]),
        .I3(read_input[21]),
        .I4(read_input[25]),
        .I5(read_input[30]),
        .O(\result[31]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \result[31]_i_22__0 
       (.I0(read_input[24]),
        .I1(read_input[6]),
        .I2(read_input[26]),
        .I3(read_input[22]),
        .I4(read_input[12]),
        .I5(read_input[18]),
        .O(\result[31]_i_22__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \result[31]_i_23__0 
       (.I0(read_input[20]),
        .I1(read_input[11]),
        .I2(read_input[27]),
        .I3(read_input[19]),
        .I4(read_input[9]),
        .I5(read_input[7]),
        .O(\result[31]_i_23__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \result[31]_i_24__0 
       (.I0(read_input[15]),
        .I1(read_input[5]),
        .I2(read_input[10]),
        .I3(read_input[16]),
        .I4(read_input[8]),
        .I5(read_input[23]),
        .O(\result[31]_i_24__0_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FFCC3300)) 
    \result[31]_i_25__0 
       (.I0(\result[31]_i_30_n_0 ),
        .I1(store_data[2]),
        .I2(\result[31]_i_31__0_n_0 ),
        .I3(\result[31]_i_32__0_n_0 ),
        .I4(\result[31]_i_33__0_n_0 ),
        .I5(store_data[1]),
        .O(\result[31]_i_25__0_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    \result[31]_i_26__0 
       (.I0(\result[31]_i_34_n_0 ),
        .I1(store_data[2]),
        .I2(\result[31]_i_35_n_0 ),
        .I3(store_data[1]),
        .I4(\result[31]_i_36_n_0 ),
        .I5(\result[31]_i_37_n_0 ),
        .O(\result[31]_i_26__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFBFB)) 
    \result[31]_i_27__0 
       (.I0(store_data[0]),
        .I1(\result[31]_i_38_n_0 ),
        .I2(\result[2]_i_9_n_0 ),
        .I3(\timer_reg[0]_0 ),
        .I4(opcode_2[0]),
        .I5(Q[1]),
        .O(\result[31]_i_27__0_n_0 ));
  LUT6 #(
    .INIT(64'h47CC47CF47FF47CF)) 
    \result[31]_i_29__0 
       (.I0(\result_reg[31]_i_28_n_4 ),
        .I1(Q[1]),
        .I2(data2[31]),
        .I3(\timer_reg[0]_0 ),
        .I4(opcode_2[0]),
        .I5(\result_reg[31]_i_46_n_4 ),
        .O(\result[31]_i_29__0_n_0 ));
  LUT5 #(
    .INIT(32'hF4F7B080)) 
    \result[31]_i_2__1 
       (.I0(\result[31]_i_5__0_n_0 ),
        .I1(\result_reg[31]_i_6_n_4 ),
        .I2(\result[31]_i_7__1_n_0 ),
        .I3(\result[31]_i_8__1_n_0 ),
        .I4(\result[31]_i_9__1_n_0 ),
        .O(\result[31]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[31]_i_30 
       (.I0(\write_output[1]_i_1__0_n_0 ),
        .I1(\write_output[17]_i_1__0_n_0 ),
        .I2(store_data[3]),
        .I3(\write_output[9]_i_1__0_n_0 ),
        .I4(store_data[4]),
        .I5(\write_output[25]_i_1__0_n_0 ),
        .O(\result[31]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[31]_i_31__0 
       (.I0(\write_output[5]_i_1__0_n_0 ),
        .I1(\write_output[21]_i_1__0_n_0 ),
        .I2(store_data[3]),
        .I3(\write_output[13]_i_1__0_n_0 ),
        .I4(store_data[4]),
        .I5(\write_output[29]_i_1__0_n_0 ),
        .O(\result[31]_i_31__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[31]_i_32__0 
       (.I0(\write_output[7]_i_1__0_n_0 ),
        .I1(\write_output[23]_i_1__0_n_0 ),
        .I2(store_data[3]),
        .I3(\write_output[15]_i_1__0_n_0 ),
        .I4(store_data[4]),
        .I5(p_1_in),
        .O(\result[31]_i_32__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[31]_i_33__0 
       (.I0(\write_output[3]_i_1__0_n_0 ),
        .I1(\write_output[19]_i_1__0_n_0 ),
        .I2(store_data[3]),
        .I3(\write_output[11]_i_1__0_n_0 ),
        .I4(store_data[4]),
        .I5(\write_output[27]_i_1__0_n_0 ),
        .O(\result[31]_i_33__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[31]_i_34 
       (.I0(\write_output[0]_i_1__0_n_0 ),
        .I1(\write_output[16]_i_1__0_n_0 ),
        .I2(store_data[3]),
        .I3(\write_output[8]_i_1__0_n_0 ),
        .I4(store_data[4]),
        .I5(\write_output[24]_i_1__0_n_0 ),
        .O(\result[31]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[31]_i_35 
       (.I0(\write_output[4]_i_1__0_n_0 ),
        .I1(\write_output[20]_i_1__0_n_0 ),
        .I2(store_data[3]),
        .I3(\write_output[12]_i_1__0_n_0 ),
        .I4(store_data[4]),
        .I5(\write_output[28]_i_1__0_n_0 ),
        .O(\result[31]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[31]_i_36 
       (.I0(\write_output[2]_i_1__0_n_0 ),
        .I1(\write_output[18]_i_1__0_n_0 ),
        .I2(store_data[3]),
        .I3(\write_output[10]_i_1__0_n_0 ),
        .I4(store_data[4]),
        .I5(\write_output[26]_i_1__0_n_0 ),
        .O(\result[31]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[31]_i_37 
       (.I0(\write_output[6]_i_1__0_n_0 ),
        .I1(\write_output[22]_i_1__0_n_0 ),
        .I2(store_data[3]),
        .I3(\write_output[14]_i_1__0_n_0 ),
        .I4(store_data[4]),
        .I5(\write_output[30]_i_1__0_n_0 ),
        .O(\result[31]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h00000100)) 
    \result[31]_i_38 
       (.I0(store_data[1]),
        .I1(store_data[3]),
        .I2(store_data[4]),
        .I3(p_1_in),
        .I4(store_data[2]),
        .O(\result[31]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[31]_i_39__0 
       (.I0(result[30]),
        .I1(operand_a1),
        .I2(register_a[30]),
        .O(\result[31]_i_39__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F08000800080008)) 
    \result[31]_i_3__1 
       (.I0(INPUT_ETH_RX_ACK),
        .I1(INPUT_ETH_RX_STB),
        .I2(\result[31]_i_10__1_n_0 ),
        .I3(read_input[0]),
        .I4(wire_139862652899272_ack),
        .I5(wire_139862652899272_stb),
        .O(\result[31]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[31]_i_40__0 
       (.I0(result[29]),
        .I1(operand_a1),
        .I2(register_a[29]),
        .O(\result[31]_i_40__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[31]_i_41__0 
       (.I0(result[28]),
        .I1(operand_a1),
        .I2(register_a[28]),
        .O(\result[31]_i_41__0_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \result[31]_i_42__0 
       (.I0(p_1_in),
        .I1(register_b[31]),
        .I2(operand_b1),
        .I3(result[31]),
        .O(\result[31]_i_42__0_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[31]_i_43__0 
       (.I0(register_a[30]),
        .I1(operand_a1),
        .I2(register_b[30]),
        .I3(operand_b1),
        .I4(result[30]),
        .O(\result[31]_i_43__0_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[31]_i_44__0 
       (.I0(register_a[29]),
        .I1(operand_a1),
        .I2(register_b[29]),
        .I3(operand_b1),
        .I4(result[29]),
        .O(\result[31]_i_44__0_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[31]_i_45__0 
       (.I0(register_a[28]),
        .I1(operand_a1),
        .I2(register_b[28]),
        .I3(operand_b1),
        .I4(result[28]),
        .O(\result[31]_i_45__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[31]_i_48 
       (.I0(result[31]),
        .I1(operand_a1),
        .I2(register_a[31]),
        .O(\result[31]_i_48_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[31]_i_49 
       (.I0(result[30]),
        .I1(operand_a1),
        .I2(register_a[30]),
        .O(\result[31]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'hE29D1046)) 
    \result[31]_i_4__1 
       (.I0(opcode_2[4]),
        .I1(\timer_reg[0]_0 ),
        .I2(Q[1]),
        .I3(opcode_2[0]),
        .I4(opcode_2[3]),
        .O(\result[31]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[31]_i_50 
       (.I0(result[29]),
        .I1(operand_a1),
        .I2(register_a[29]),
        .O(\result[31]_i_50_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[31]_i_51__0 
       (.I0(result[28]),
        .I1(operand_a1),
        .I2(register_a[28]),
        .O(\result[31]_i_51__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[31]_i_52__0 
       (.I0(result[27]),
        .I1(operand_a1),
        .I2(register_a[27]),
        .O(\result[31]_i_52__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[31]_i_53__0 
       (.I0(result[26]),
        .I1(operand_a1),
        .I2(register_a[26]),
        .O(\result[31]_i_53__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[31]_i_54__0 
       (.I0(result[25]),
        .I1(operand_a1),
        .I2(register_a[25]),
        .O(\result[31]_i_54__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[31]_i_55__0 
       (.I0(result[24]),
        .I1(operand_a1),
        .I2(register_a[24]),
        .O(\result[31]_i_55__0_n_0 ));
  LUT5 #(
    .INIT(32'h4073FFFF)) 
    \result[31]_i_5__0 
       (.I0(\result[31]_i_11__1_n_0 ),
        .I1(opcode_2[3]),
        .I2(Q[1]),
        .I3(\result[31]_i_12__0_n_0 ),
        .I4(\result[31]_i_13_n_0 ),
        .O(\result[31]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF8F808F80)) 
    \result[31]_i_7__1 
       (.I0(read_input[0]),
        .I1(\s_output_socket_reg[31]_0 [31]),
        .I2(state[1]),
        .I3(load_data[31]),
        .I4(\result[31]_i_18__0_n_0 ),
        .I5(state[0]),
        .O(\result[31]_i_7__1_n_0 ));
  LUT5 #(
    .INIT(32'h4073FFFF)) 
    \result[31]_i_8__1 
       (.I0(\result[31]_i_11__1_n_0 ),
        .I1(opcode_2[3]),
        .I2(Q[1]),
        .I3(\result[31]_i_19__0_n_0 ),
        .I4(\result[31]_i_13_n_0 ),
        .O(\result[31]_i_8__1_n_0 ));
  LUT5 #(
    .INIT(32'h0000E222)) 
    \result[31]_i_9__1 
       (.I0(load_data[31]),
        .I1(state[1]),
        .I2(\s_output_socket_reg[31]_0 [31]),
        .I3(read_input[0]),
        .I4(state[0]),
        .O(\result[31]_i_9__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000ABFFFF)) 
    \result[3]_i_11__0 
       (.I0(Q[0]),
        .I1(\write_output[3]_i_1__0_n_0 ),
        .I2(store_data[3]),
        .I3(Q[1]),
        .I4(\result[3]_i_30__0_n_0 ),
        .I5(\result[3]_i_24__0_n_0 ),
        .O(\result[3]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFCFC0EFE0CFC0)) 
    \result[3]_i_12__0 
       (.I0(\result[3]_i_31_n_0 ),
        .I1(\result[3]_i_32_n_0 ),
        .I2(store_data[2]),
        .I3(\result[3]_i_33_n_0 ),
        .I4(store_data[3]),
        .I5(\result[9]_i_19_n_0 ),
        .O(\result[3]_i_12__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[3]_i_13__0 
       (.I0(result[3]),
        .I1(operand_a1),
        .I2(register_a[3]),
        .O(\result[3]_i_13__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[3]_i_14__0 
       (.I0(result[2]),
        .I1(operand_a1),
        .I2(register_a[2]),
        .O(\result[3]_i_14__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[3]_i_15__0 
       (.I0(result[1]),
        .I1(operand_a1),
        .I2(register_a[1]),
        .O(\result[3]_i_15__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[3]_i_16__0 
       (.I0(result[0]),
        .I1(operand_a1),
        .I2(register_a[0]),
        .O(\result[3]_i_16__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \result[3]_i_17__0 
       (.I0(store_data[3]),
        .I1(\write_output[3]_i_1__0_n_0 ),
        .O(\result[3]_i_17__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \result[3]_i_18__0 
       (.I0(store_data[2]),
        .I1(\write_output[2]_i_1__0_n_0 ),
        .O(\result[3]_i_18__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \result[3]_i_19__0 
       (.I0(store_data[1]),
        .I1(\write_output[1]_i_1__0_n_0 ),
        .O(\result[3]_i_19__0_n_0 ));
  LUT6 #(
    .INIT(64'hA8AAA8A888888888)) 
    \result[3]_i_1__0 
       (.I0(\result[3]_i_2__1_n_0 ),
        .I1(\result[3]_i_3__0_n_0 ),
        .I2(\result[3]_i_4__0_n_0 ),
        .I3(\result[3]_i_5__0_n_0 ),
        .I4(\result[9]_i_5__0_n_0 ),
        .I5(opcode_2[4]),
        .O(\result[3]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \result[3]_i_20 
       (.I0(store_data[0]),
        .I1(\write_output[0]_i_1__0_n_0 ),
        .O(\result[3]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[3]_i_22__0 
       (.I0(\result_reg[3]_i_42_n_4 ),
        .I1(opcode_2[0]),
        .I2(address_b_2[3]),
        .O(\result[3]_i_22__0_n_0 ));
  LUT6 #(
    .INIT(64'h0E3F023FC2FFC2FF)) 
    \result[3]_i_23__0 
       (.I0(p_1_in),
        .I1(Q[0]),
        .I2(opcode_2[0]),
        .I3(Q[1]),
        .I4(store_data[3]),
        .I5(\write_output[3]_i_1__0_n_0 ),
        .O(\result[3]_i_23__0_n_0 ));
  LUT4 #(
    .INIT(16'hB800)) 
    \result[3]_i_24__0 
       (.I0(\result[4]_i_28_n_0 ),
        .I1(store_data[0]),
        .I2(\result[3]_i_43_n_0 ),
        .I3(\result[29]_i_12__0_n_0 ),
        .O(\result[3]_i_24__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000B0008)) 
    \result[3]_i_25__0 
       (.I0(\write_output[0]_i_1__0_n_0 ),
        .I1(store_data[1]),
        .I2(store_data[2]),
        .I3(store_data[4]),
        .I4(\write_output[2]_i_1__0_n_0 ),
        .I5(store_data[3]),
        .O(\result[3]_i_25__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[3]_i_29 
       (.I0(\result_reg[3]_i_21_n_7 ),
        .I1(\carry_reg_n_0_[0] ),
        .O(\result[3]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEAEAEAEFEAE)) 
    \result[3]_i_2__1 
       (.I0(state[0]),
        .I1(load_data[3]),
        .I2(state[1]),
        .I3(RX[3]),
        .I4(read_input[0]),
        .I5(\s_output_socket_reg[31]_0 [3]),
        .O(\result[3]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h3E3FF2FF323FF2FF)) 
    \result[3]_i_30__0 
       (.I0(p_1_in),
        .I1(Q[0]),
        .I2(opcode_2[0]),
        .I3(Q[1]),
        .I4(\write_output[3]_i_1__0_n_0 ),
        .I5(store_data[3]),
        .O(\result[3]_i_30__0_n_0 ));
  LUT4 #(
    .INIT(16'h5547)) 
    \result[3]_i_31 
       (.I0(p_1_in),
        .I1(\result[2]_i_9_n_0 ),
        .I2(\write_output[15]_i_1__0_n_0 ),
        .I3(store_data[4]),
        .O(\result[3]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h0000001D00FF001D)) 
    \result[3]_i_32 
       (.I0(\write_output[7]_i_1__0_n_0 ),
        .I1(store_data[4]),
        .I2(\write_output[23]_i_1__0_n_0 ),
        .I3(store_data[3]),
        .I4(\result[2]_i_9_n_0 ),
        .I5(p_1_in),
        .O(\result[3]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h000000000047FF47)) 
    \result[3]_i_33 
       (.I0(\write_output[19]_i_1__0_n_0 ),
        .I1(store_data[4]),
        .I2(\write_output[3]_i_1__0_n_0 ),
        .I3(\result[2]_i_9_n_0 ),
        .I4(p_1_in),
        .I5(store_data[3]),
        .O(\result[3]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[3]_i_34 
       (.I0(result[3]),
        .I1(operand_a1),
        .I2(register_a[3]),
        .O(\result[3]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[3]_i_35 
       (.I0(result[2]),
        .I1(operand_a1),
        .I2(register_a[2]),
        .O(\result[3]_i_35_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[3]_i_36 
       (.I0(result[1]),
        .I1(operand_a1),
        .I2(register_a[1]),
        .O(\result[3]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[3]_i_37 
       (.I0(result[0]),
        .I1(operand_a1),
        .I2(register_a[0]),
        .O(\result[3]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[3]_i_38 
       (.I0(\write_output[3]_i_1__0_n_0 ),
        .I1(store_data[3]),
        .O(\result[3]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[3]_i_39 
       (.I0(\write_output[2]_i_1__0_n_0 ),
        .I1(store_data[2]),
        .O(\result[3]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h5555D5D5555555FF)) 
    \result[3]_i_3__0 
       (.I0(state[0]),
        .I1(\result_reg[3]_i_6_n_4 ),
        .I2(\result[15]_i_7__0_n_0 ),
        .I3(\result[3]_i_7_n_0 ),
        .I4(opcode_2[4]),
        .I5(opcode_2[3]),
        .O(\result[3]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[3]_i_40 
       (.I0(\write_output[1]_i_1__0_n_0 ),
        .I1(store_data[1]),
        .O(\result[3]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[3]_i_41 
       (.I0(\write_output[0]_i_1__0_n_0 ),
        .I1(store_data[0]),
        .O(\result[3]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[3]_i_43 
       (.I0(\result[9]_i_24_n_0 ),
        .I1(\result[5]_i_18_n_0 ),
        .I2(store_data[1]),
        .I3(\result[7]_i_40_n_0 ),
        .I4(store_data[2]),
        .I5(\result[3]_i_52_n_0 ),
        .O(\result[3]_i_43_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[3]_i_44 
       (.I0(result[3]),
        .I1(operand_a1),
        .I2(register_a[3]),
        .O(\result[3]_i_44_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[3]_i_45 
       (.I0(result[2]),
        .I1(operand_a1),
        .I2(register_a[2]),
        .O(\result[3]_i_45_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[3]_i_46 
       (.I0(result[1]),
        .I1(operand_a1),
        .I2(register_a[1]),
        .O(\result[3]_i_46_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[3]_i_47 
       (.I0(result[0]),
        .I1(operand_a1),
        .I2(register_a[0]),
        .O(\result[3]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[3]_i_48 
       (.I0(\write_output[3]_i_1__0_n_0 ),
        .I1(address_b_2[3]),
        .O(\result[3]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[3]_i_49 
       (.I0(\write_output[2]_i_1__0_n_0 ),
        .I1(address_b_2[2]),
        .O(\result[3]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h0050015105550151)) 
    \result[3]_i_4__0 
       (.I0(\read_input[31]_i_2__0_n_0 ),
        .I1(\result[3]_i_8__0_n_0 ),
        .I2(\result[30]_i_9__0_n_0 ),
        .I3(\result[3]_i_9__0_n_0 ),
        .I4(\result_reg[3]_i_10_n_4 ),
        .I5(\result[3]_i_11__0_n_0 ),
        .O(\result[3]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[3]_i_50 
       (.I0(\write_output[1]_i_1__0_n_0 ),
        .I1(address_b_2[1]),
        .O(\result[3]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[3]_i_51 
       (.I0(\write_output[0]_i_1__0_n_0 ),
        .I1(address_b_2[0]),
        .O(\result[3]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[3]_i_52 
       (.I0(\write_output[27]_i_1__0_n_0 ),
        .I1(\write_output[11]_i_1__0_n_0 ),
        .I2(store_data[3]),
        .I3(\write_output[19]_i_1__0_n_0 ),
        .I4(store_data[4]),
        .I5(\write_output[3]_i_1__0_n_0 ),
        .O(\result[3]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[3]_i_5__0 
       (.I0(\result[6]_i_9__0_n_0 ),
        .I1(\result[4]_i_7__0_n_0 ),
        .I2(store_data[0]),
        .I3(\result[5]_i_9__0_n_0 ),
        .I4(store_data[1]),
        .I5(\result[3]_i_12__0_n_0 ),
        .O(\result[3]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \result[3]_i_7 
       (.I0(\result_reg[3]_i_21_n_4 ),
        .I1(\result_reg[4]_i_12_n_5 ),
        .I2(Q[1]),
        .I3(\write_output[3]_i_1__0_n_0 ),
        .I4(\timer_reg[0]_0 ),
        .I5(\result[3]_i_22__0_n_0 ),
        .O(\result[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000ABFFFF)) 
    \result[3]_i_8__0 
       (.I0(Q[0]),
        .I1(\write_output[3]_i_1__0_n_0 ),
        .I2(store_data[3]),
        .I3(Q[1]),
        .I4(\result[3]_i_23__0_n_0 ),
        .I5(\result[3]_i_24__0_n_0 ),
        .O(\result[3]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \result[3]_i_9__0 
       (.I0(\result[2]_i_9_n_0 ),
        .I1(\result[4]_i_17_n_0 ),
        .I2(store_data[0]),
        .I3(\result[3]_i_25__0_n_0 ),
        .O(\result[3]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBBBAAAB)) 
    \result[4]_i_11__0 
       (.I0(\result[4]_i_22_n_0 ),
        .I1(Q[1]),
        .I2(store_data[4]),
        .I3(\write_output[4]_i_1__0_n_0 ),
        .I4(Q[0]),
        .I5(\result[4]_i_16_n_0 ),
        .O(\result[4]_i_11__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[4]_i_13 
       (.I0(\result_reg[7]_i_24_n_7 ),
        .I1(opcode_2[0]),
        .I2(data2[20]),
        .O(\result[4]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[4]_i_14 
       (.I0(\result[12]_i_27_n_0 ),
        .I1(store_data[3]),
        .I2(\result[4]_i_27_n_0 ),
        .O(\result[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0E3F023FC2FFC2FF)) 
    \result[4]_i_15 
       (.I0(p_1_in),
        .I1(Q[0]),
        .I2(opcode_2[0]),
        .I3(Q[1]),
        .I4(store_data[4]),
        .I5(\write_output[4]_i_1__0_n_0 ),
        .O(\result[4]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hCA00)) 
    \result[4]_i_16 
       (.I0(\result[4]_i_28_n_0 ),
        .I1(\result[5]_i_16_n_0 ),
        .I2(store_data[0]),
        .I3(\result[29]_i_12__0_n_0 ),
        .O(\result[4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000B08)) 
    \result[4]_i_17 
       (.I0(\write_output[1]_i_1__0_n_0 ),
        .I1(store_data[1]),
        .I2(store_data[4]),
        .I3(\write_output[3]_i_1__0_n_0 ),
        .I4(store_data[3]),
        .I5(store_data[2]),
        .O(\result[4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h88A8AAAA88888888)) 
    \result[4]_i_1__0 
       (.I0(\result[4]_i_2__1_n_0 ),
        .I1(\result[4]_i_3__0_n_0 ),
        .I2(\result[9]_i_5__0_n_0 ),
        .I3(\result[4]_i_4__0_n_0 ),
        .I4(\result[4]_i_5__0_n_0 ),
        .I5(opcode_2[4]),
        .O(\result[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hC1C00D00CDC00D00)) 
    \result[4]_i_22 
       (.I0(p_1_in),
        .I1(Q[0]),
        .I2(opcode_2[0]),
        .I3(Q[1]),
        .I4(\write_output[4]_i_1__0_n_0 ),
        .I5(store_data[4]),
        .O(\result[4]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h0F440F77)) 
    \result[4]_i_27 
       (.I0(\write_output[20]_i_1__0_n_0 ),
        .I1(store_data[4]),
        .I2(p_1_in),
        .I3(\result[2]_i_9_n_0 ),
        .I4(\write_output[4]_i_1__0_n_0 ),
        .O(\result[4]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[4]_i_28 
       (.I0(\result[10]_i_18_n_0 ),
        .I1(\result[6]_i_18_n_0 ),
        .I2(store_data[1]),
        .I3(\result[8]_i_26__0_n_0 ),
        .I4(store_data[2]),
        .I5(\result[4]_i_29_n_0 ),
        .O(\result[4]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[4]_i_29 
       (.I0(\write_output[28]_i_1__0_n_0 ),
        .I1(\write_output[12]_i_1__0_n_0 ),
        .I2(store_data[3]),
        .I3(\write_output[20]_i_1__0_n_0 ),
        .I4(store_data[4]),
        .I5(\write_output[4]_i_1__0_n_0 ),
        .O(\result[4]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEAEAEAEFEAE)) 
    \result[4]_i_2__1 
       (.I0(state[0]),
        .I1(load_data[4]),
        .I2(state[1]),
        .I3(RX[4]),
        .I4(read_input[0]),
        .I5(\s_output_socket_reg[31]_0 [4]),
        .O(\result[4]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h5555D5D5555555FF)) 
    \result[4]_i_3__0 
       (.I0(state[0]),
        .I1(\result_reg[7]_i_6_n_7 ),
        .I2(\result[15]_i_7__0_n_0 ),
        .I3(\result[4]_i_6__0_n_0 ),
        .I4(opcode_2[4]),
        .I5(opcode_2[3]),
        .O(\result[4]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[4]_i_4__0 
       (.I0(\result[7]_i_10__1_n_0 ),
        .I1(\result[5]_i_9__0_n_0 ),
        .I2(store_data[0]),
        .I3(\result[6]_i_9__0_n_0 ),
        .I4(store_data[1]),
        .I5(\result[4]_i_7__0_n_0 ),
        .O(\result[4]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFAFFEAEFAAAFEAE)) 
    \result[4]_i_5__0 
       (.I0(\read_input[31]_i_2__0_n_0 ),
        .I1(\result[4]_i_8__0_n_0 ),
        .I2(\result[30]_i_9__0_n_0 ),
        .I3(\result[4]_i_9_n_0 ),
        .I4(\result_reg[4]_i_10_n_7 ),
        .I5(\result[4]_i_11__0_n_0 ),
        .O(\result[4]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \result[4]_i_6__0 
       (.I0(\result_reg[7]_i_17_n_7 ),
        .I1(\result_reg[4]_i_12_n_4 ),
        .I2(Q[1]),
        .I3(\write_output[4]_i_1__0_n_0 ),
        .I4(\timer_reg[0]_0 ),
        .I5(\result[4]_i_13_n_0 ),
        .O(\result[4]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[4]_i_7__0 
       (.I0(\result[8]_i_22_n_0 ),
        .I1(store_data[2]),
        .I2(\result[4]_i_14_n_0 ),
        .O(\result[4]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000077775557)) 
    \result[4]_i_8__0 
       (.I0(\result[4]_i_15_n_0 ),
        .I1(Q[1]),
        .I2(store_data[4]),
        .I3(\write_output[4]_i_1__0_n_0 ),
        .I4(Q[0]),
        .I5(\result[4]_i_16_n_0 ),
        .O(\result[4]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \result[4]_i_9 
       (.I0(\result[2]_i_9_n_0 ),
        .I1(\result[5]_i_14_n_0 ),
        .I2(store_data[0]),
        .I3(\result[4]_i_17_n_0 ),
        .O(\result[4]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \result[5]_i_10__0 
       (.I0(\write_output[5]_i_1__0_n_0 ),
        .I1(\timer_reg[0]_0 ),
        .I2(\result_reg[7]_i_24_n_6 ),
        .I3(opcode_2[0]),
        .I4(data2[21]),
        .O(\result[5]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h0E3FC2FF023FC2FF)) 
    \result[5]_i_11__0 
       (.I0(p_1_in),
        .I1(\timer_reg[0]_0 ),
        .I2(opcode_2[0]),
        .I3(Q[1]),
        .I4(\write_output[5]_i_1__0_n_0 ),
        .I5(store_data[5]),
        .O(\result[5]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAABBBAB)) 
    \result[5]_i_12__0 
       (.I0(\timer_reg[0]_0 ),
        .I1(\write_output[5]_i_1__0_n_0 ),
        .I2(register_b[5]),
        .I3(operand_b1),
        .I4(result[5]),
        .I5(Q[1]),
        .O(\result[5]_i_12__0_n_0 ));
  LUT4 #(
    .INIT(16'hB800)) 
    \result[5]_i_13 
       (.I0(\result[6]_i_17_n_0 ),
        .I1(store_data[0]),
        .I2(\result[5]_i_16_n_0 ),
        .I3(\result[29]_i_12__0_n_0 ),
        .O(\result[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0010FFFF00100000)) 
    \result[5]_i_14 
       (.I0(store_data[2]),
        .I1(store_data[4]),
        .I2(\write_output[2]_i_1__0_n_0 ),
        .I3(store_data[3]),
        .I4(store_data[1]),
        .I5(\result[7]_i_21__0_n_0 ),
        .O(\result[5]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \result[5]_i_15 
       (.I0(store_data[3]),
        .I1(\result[13]_i_19_n_0 ),
        .I2(\result[5]_i_17_n_0 ),
        .O(\result[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[5]_i_16 
       (.I0(\result[11]_i_22_n_0 ),
        .I1(\result[7]_i_40_n_0 ),
        .I2(store_data[1]),
        .I3(\result[9]_i_24_n_0 ),
        .I4(store_data[2]),
        .I5(\result[5]_i_18_n_0 ),
        .O(\result[5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h1010101313131013)) 
    \result[5]_i_17 
       (.I0(p_1_in),
        .I1(store_data[3]),
        .I2(\result[2]_i_9_n_0 ),
        .I3(\write_output[5]_i_1__0_n_0 ),
        .I4(store_data[4]),
        .I5(\write_output[21]_i_1__0_n_0 ),
        .O(\result[5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[5]_i_18 
       (.I0(\write_output[29]_i_1__0_n_0 ),
        .I1(\write_output[13]_i_1__0_n_0 ),
        .I2(store_data[3]),
        .I3(\write_output[21]_i_1__0_n_0 ),
        .I4(store_data[4]),
        .I5(\write_output[5]_i_1__0_n_0 ),
        .O(\result[5]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hABABBBABBBBBBBBB)) 
    \result[5]_i_1__0 
       (.I0(\result[5]_i_2__0_n_0 ),
        .I1(\result[5]_i_3__1_n_0 ),
        .I2(\result[5]_i_4__0_n_0 ),
        .I3(\result[9]_i_5__0_n_0 ),
        .I4(\result[5]_i_5__0_n_0 ),
        .I5(opcode_2[4]),
        .O(\result[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \result[5]_i_2__0 
       (.I0(load_data[5]),
        .I1(state[1]),
        .I2(RX[5]),
        .I3(read_input[0]),
        .I4(\s_output_socket_reg[31]_0 [5]),
        .I5(state[0]),
        .O(\result[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h555555555555DFFF)) 
    \result[5]_i_3__1 
       (.I0(state[0]),
        .I1(\timer_reg[0]_0 ),
        .I2(\read_input[31]_i_2__0_n_0 ),
        .I3(\result_reg[7]_i_6_n_6 ),
        .I4(opcode_2[4]),
        .I5(\result[5]_i_6__0_n_0 ),
        .O(\result[5]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'hFA3A)) 
    \result[5]_i_4__0 
       (.I0(\result[5]_i_7__0_n_0 ),
        .I1(Q[1]),
        .I2(opcode_2[3]),
        .I3(\result[5]_i_8_n_0 ),
        .O(\result[5]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[5]_i_5__0 
       (.I0(\result[8]_i_11_n_0 ),
        .I1(\result[6]_i_9__0_n_0 ),
        .I2(store_data[0]),
        .I3(\result[7]_i_10__1_n_0 ),
        .I4(store_data[1]),
        .I5(\result[5]_i_9__0_n_0 ),
        .O(\result[5]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \result[5]_i_6__0 
       (.I0(\result[5]_i_10__0_n_0 ),
        .I1(Q[1]),
        .I2(\result_reg[12]_i_11_n_7 ),
        .I3(\timer_reg[0]_0 ),
        .I4(\result_reg[7]_i_17_n_6 ),
        .I5(opcode_2[3]),
        .O(\result[5]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00DF)) 
    \result[5]_i_7__0 
       (.I0(opcode_2[0]),
        .I1(\timer_reg[0]_0 ),
        .I2(\result_reg[4]_i_10_n_6 ),
        .I3(\result[5]_i_11__0_n_0 ),
        .I4(\result[5]_i_12__0_n_0 ),
        .I5(\result[5]_i_13_n_0 ),
        .O(\result[5]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hBABF)) 
    \result[5]_i_8 
       (.I0(\result[2]_i_9_n_0 ),
        .I1(\result[5]_i_14_n_0 ),
        .I2(store_data[0]),
        .I3(\result[6]_i_14_n_0 ),
        .O(\result[5]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[5]_i_9__0 
       (.I0(\result[9]_i_21_n_0 ),
        .I1(store_data[2]),
        .I2(\result[5]_i_15_n_0 ),
        .O(\result[5]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \result[6]_i_10__0 
       (.I0(data2[22]),
        .I1(opcode_2[0]),
        .I2(\result_reg[7]_i_24_n_5 ),
        .I3(\timer_reg[0]_0 ),
        .I4(\write_output[6]_i_1__0_n_0 ),
        .I5(Q[1]),
        .O(\result[6]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h0E3F023FC2FFC2FF)) 
    \result[6]_i_11__0 
       (.I0(p_1_in),
        .I1(\timer_reg[0]_0 ),
        .I2(opcode_2[0]),
        .I3(Q[1]),
        .I4(store_data[6]),
        .I5(\write_output[6]_i_1__0_n_0 ),
        .O(\result[6]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAABBBAB)) 
    \result[6]_i_12__0 
       (.I0(\timer_reg[0]_0 ),
        .I1(\write_output[6]_i_1__0_n_0 ),
        .I2(register_b[6]),
        .I3(operand_b1),
        .I4(result[6]),
        .I5(Q[1]),
        .O(\result[6]_i_12__0_n_0 ));
  LUT4 #(
    .INIT(16'hB800)) 
    \result[6]_i_13 
       (.I0(\result[7]_i_30_n_0 ),
        .I1(store_data[0]),
        .I2(\result[6]_i_17_n_0 ),
        .I3(\result[29]_i_12__0_n_0 ),
        .O(\result[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \result[6]_i_14 
       (.I0(store_data[4]),
        .I1(\write_output[3]_i_1__0_n_0 ),
        .I2(store_data[3]),
        .I3(store_data[2]),
        .I4(store_data[1]),
        .I5(\result[8]_i_24_n_0 ),
        .O(\result[6]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h0F440F77)) 
    \result[6]_i_15 
       (.I0(\write_output[22]_i_1__0_n_0 ),
        .I1(store_data[4]),
        .I2(p_1_in),
        .I3(\result[2]_i_9_n_0 ),
        .I4(\write_output[6]_i_1__0_n_0 ),
        .O(\result[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h3237FFFF32370000)) 
    \result[6]_i_16 
       (.I0(store_data[4]),
        .I1(p_1_in),
        .I2(\result[2]_i_9_n_0 ),
        .I3(\write_output[18]_i_1__0_n_0 ),
        .I4(store_data[3]),
        .I5(\result[8]_i_20_n_0 ),
        .O(\result[6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[6]_i_17 
       (.I0(\result[12]_i_28_n_0 ),
        .I1(\result[8]_i_26__0_n_0 ),
        .I2(store_data[1]),
        .I3(\result[10]_i_18_n_0 ),
        .I4(store_data[2]),
        .I5(\result[6]_i_18_n_0 ),
        .O(\result[6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[6]_i_18 
       (.I0(\write_output[30]_i_1__0_n_0 ),
        .I1(\write_output[14]_i_1__0_n_0 ),
        .I2(store_data[3]),
        .I3(\write_output[22]_i_1__0_n_0 ),
        .I4(store_data[4]),
        .I5(\write_output[6]_i_1__0_n_0 ),
        .O(\result[6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hABABBBABBBBBBBBB)) 
    \result[6]_i_1__0 
       (.I0(\result[6]_i_2__0_n_0 ),
        .I1(\result[6]_i_3__1_n_0 ),
        .I2(\result[6]_i_4__1_n_0 ),
        .I3(\result[9]_i_5__0_n_0 ),
        .I4(\result[6]_i_5__0_n_0 ),
        .I5(opcode_2[4]),
        .O(\result[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \result[6]_i_2__0 
       (.I0(load_data[6]),
        .I1(state[1]),
        .I2(RX[6]),
        .I3(read_input[0]),
        .I4(\s_output_socket_reg[31]_0 [6]),
        .I5(state[0]),
        .O(\result[6]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h555555555555DFFF)) 
    \result[6]_i_3__1 
       (.I0(state[0]),
        .I1(\timer_reg[0]_0 ),
        .I2(\read_input[31]_i_2__0_n_0 ),
        .I3(\result_reg[7]_i_6_n_5 ),
        .I4(opcode_2[4]),
        .I5(\result[6]_i_6__0_n_0 ),
        .O(\result[6]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'hFA3A)) 
    \result[6]_i_4__1 
       (.I0(\result[6]_i_7__0_n_0 ),
        .I1(Q[1]),
        .I2(opcode_2[3]),
        .I3(\result[6]_i_8__0_n_0 ),
        .O(\result[6]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[6]_i_5__0 
       (.I0(\result[9]_i_12_n_0 ),
        .I1(\result[7]_i_10__1_n_0 ),
        .I2(store_data[0]),
        .I3(\result[8]_i_11_n_0 ),
        .I4(store_data[1]),
        .I5(\result[6]_i_9__0_n_0 ),
        .O(\result[6]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEEAAAEA)) 
    \result[6]_i_6__0 
       (.I0(\result[6]_i_10__0_n_0 ),
        .I1(Q[1]),
        .I2(\result_reg[12]_i_11_n_6 ),
        .I3(\timer_reg[0]_0 ),
        .I4(\result_reg[7]_i_17_n_5 ),
        .I5(opcode_2[3]),
        .O(\result[6]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00DF)) 
    \result[6]_i_7__0 
       (.I0(opcode_2[0]),
        .I1(\timer_reg[0]_0 ),
        .I2(\result_reg[4]_i_10_n_5 ),
        .I3(\result[6]_i_11__0_n_0 ),
        .I4(\result[6]_i_12__0_n_0 ),
        .I5(\result[6]_i_13_n_0 ),
        .O(\result[6]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FFFFFF47FF47)) 
    \result[6]_i_8__0 
       (.I0(\result[7]_i_21__0_n_0 ),
        .I1(store_data[1]),
        .I2(\result[9]_i_16_n_0 ),
        .I3(\result[2]_i_9_n_0 ),
        .I4(\result[6]_i_14_n_0 ),
        .I5(store_data[0]),
        .O(\result[6]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \result[6]_i_9__0 
       (.I0(\result[8]_i_18__0_n_0 ),
        .I1(store_data[3]),
        .I2(\result[6]_i_15_n_0 ),
        .I3(\result[6]_i_16_n_0 ),
        .I4(store_data[2]),
        .O(\result[6]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[7]_i_10__1 
       (.I0(\result[7]_i_22__0_n_0 ),
        .I1(store_data[2]),
        .I2(\result[7]_i_23_n_0 ),
        .O(\result[7]_i_10__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[7]_i_11__1 
       (.I0(result[4]),
        .I1(operand_a1),
        .I2(register_a[4]),
        .O(\result[7]_i_11__1_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \result[7]_i_12__0 
       (.I0(\write_output[7]_i_1__0_n_0 ),
        .I1(register_b[7]),
        .I2(operand_b1),
        .I3(result[7]),
        .O(\result[7]_i_12__0_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \result[7]_i_13__1 
       (.I0(\write_output[6]_i_1__0_n_0 ),
        .I1(register_b[6]),
        .I2(operand_b1),
        .I3(result[6]),
        .O(\result[7]_i_13__1_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \result[7]_i_14__1 
       (.I0(\write_output[5]_i_1__0_n_0 ),
        .I1(register_b[5]),
        .I2(operand_b1),
        .I3(result[5]),
        .O(\result[7]_i_14__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \result[7]_i_15__1 
       (.I0(\write_output[4]_i_1__0_n_0 ),
        .I1(store_data[4]),
        .O(\result[7]_i_15__1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \result[7]_i_16__1 
       (.I0(\write_output[7]_i_1__0_n_0 ),
        .I1(\timer_reg[0]_0 ),
        .I2(\result_reg[7]_i_24_n_4 ),
        .I3(opcode_2[0]),
        .I4(data2[23]),
        .O(\result[7]_i_16__1_n_0 ));
  LUT6 #(
    .INIT(64'h0E3FC2FF023FC2FF)) 
    \result[7]_i_18__1 
       (.I0(p_1_in),
        .I1(\timer_reg[0]_0 ),
        .I2(opcode_2[0]),
        .I3(Q[1]),
        .I4(\write_output[7]_i_1__0_n_0 ),
        .I5(store_data[7]),
        .O(\result[7]_i_18__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAABBBAB)) 
    \result[7]_i_19__1 
       (.I0(\timer_reg[0]_0 ),
        .I1(\write_output[7]_i_1__0_n_0 ),
        .I2(register_b[7]),
        .I3(operand_b1),
        .I4(result[7]),
        .I5(Q[1]),
        .O(\result[7]_i_19__1_n_0 ));
  LUT6 #(
    .INIT(64'hABABBBABBBBBBBBB)) 
    \result[7]_i_1__1 
       (.I0(\result[7]_i_2_n_0 ),
        .I1(\result[7]_i_3__1_n_0 ),
        .I2(\result[7]_i_4__0_n_0 ),
        .I3(\result[9]_i_5__0_n_0 ),
        .I4(\result[7]_i_5__1_n_0 ),
        .I5(opcode_2[4]),
        .O(\result[7]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \result[7]_i_2 
       (.I0(load_data[7]),
        .I1(state[1]),
        .I2(RX[7]),
        .I3(read_input[0]),
        .I4(\s_output_socket_reg[31]_0 [7]),
        .I5(state[0]),
        .O(\result[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB800)) 
    \result[7]_i_20__1 
       (.I0(\result[8]_i_23_n_0 ),
        .I1(store_data[0]),
        .I2(\result[7]_i_30_n_0 ),
        .I3(\result[29]_i_12__0_n_0 ),
        .O(\result[7]_i_20__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \result[7]_i_21__0 
       (.I0(\write_output[0]_i_1__0_n_0 ),
        .I1(store_data[2]),
        .I2(store_data[4]),
        .I3(\write_output[4]_i_1__0_n_0 ),
        .I4(store_data[3]),
        .O(\result[7]_i_21__0_n_0 ));
  LUT6 #(
    .INIT(64'h01FBFFFF01FB0000)) 
    \result[7]_i_22__0 
       (.I0(store_data[4]),
        .I1(\write_output[19]_i_1__0_n_0 ),
        .I2(\result[2]_i_9_n_0 ),
        .I3(p_1_in),
        .I4(store_data[3]),
        .I5(\result[9]_i_19_n_0 ),
        .O(\result[7]_i_22__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F1D0FFF0F1D0000)) 
    \result[7]_i_23 
       (.I0(\write_output[15]_i_1__0_n_0 ),
        .I1(store_data[4]),
        .I2(p_1_in),
        .I3(\result[2]_i_9_n_0 ),
        .I4(store_data[3]),
        .I5(\result[7]_i_31__0_n_0 ),
        .O(\result[7]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[7]_i_25 
       (.I0(result[4]),
        .I1(operand_a1),
        .I2(register_a[4]),
        .O(\result[7]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h47B8)) 
    \result[7]_i_26__0 
       (.I0(result[7]),
        .I1(operand_b1),
        .I2(register_b[7]),
        .I3(\write_output[7]_i_1__0_n_0 ),
        .O(\result[7]_i_26__0_n_0 ));
  LUT4 #(
    .INIT(16'h47B8)) 
    \result[7]_i_27__0 
       (.I0(result[6]),
        .I1(operand_b1),
        .I2(register_b[6]),
        .I3(\write_output[6]_i_1__0_n_0 ),
        .O(\result[7]_i_27__0_n_0 ));
  LUT4 #(
    .INIT(16'h47B8)) 
    \result[7]_i_28__0 
       (.I0(result[5]),
        .I1(operand_b1),
        .I2(register_b[5]),
        .I3(\write_output[5]_i_1__0_n_0 ),
        .O(\result[7]_i_28__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[7]_i_29__0 
       (.I0(store_data[4]),
        .I1(\write_output[4]_i_1__0_n_0 ),
        .O(\result[7]_i_29__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[7]_i_30 
       (.I0(\result[13]_i_20_n_0 ),
        .I1(\result[9]_i_24_n_0 ),
        .I2(store_data[1]),
        .I3(\result[11]_i_22_n_0 ),
        .I4(store_data[2]),
        .I5(\result[7]_i_40_n_0 ),
        .O(\result[7]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \result[7]_i_31__0 
       (.I0(\write_output[23]_i_1__0_n_0 ),
        .I1(store_data[4]),
        .I2(\result[2]_i_9_n_0 ),
        .I3(\write_output[7]_i_1__0_n_0 ),
        .O(\result[7]_i_31__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[7]_i_32__0 
       (.I0(result[7]),
        .I1(operand_a1),
        .I2(register_a[7]),
        .O(\result[7]_i_32__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[7]_i_33__0 
       (.I0(result[6]),
        .I1(operand_a1),
        .I2(register_a[6]),
        .O(\result[7]_i_33__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[7]_i_34__0 
       (.I0(result[5]),
        .I1(operand_a1),
        .I2(register_a[5]),
        .O(\result[7]_i_34__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[7]_i_35__0 
       (.I0(result[4]),
        .I1(operand_a1),
        .I2(register_a[4]),
        .O(\result[7]_i_35__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[7]_i_36__0 
       (.I0(\write_output[7]_i_1__0_n_0 ),
        .I1(data2[23]),
        .O(\result[7]_i_36__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[7]_i_37__0 
       (.I0(\write_output[6]_i_1__0_n_0 ),
        .I1(data2[22]),
        .O(\result[7]_i_37__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[7]_i_38__0 
       (.I0(\write_output[5]_i_1__0_n_0 ),
        .I1(data2[21]),
        .O(\result[7]_i_38__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[7]_i_39__0 
       (.I0(\write_output[4]_i_1__0_n_0 ),
        .I1(data2[20]),
        .O(\result[7]_i_39__0_n_0 ));
  LUT6 #(
    .INIT(64'h555555555555DFFF)) 
    \result[7]_i_3__1 
       (.I0(state[0]),
        .I1(\timer_reg[0]_0 ),
        .I2(\read_input[31]_i_2__0_n_0 ),
        .I3(\result_reg[7]_i_6_n_4 ),
        .I4(opcode_2[4]),
        .I5(\result[7]_i_7__1_n_0 ),
        .O(\result[7]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[7]_i_40 
       (.I0(p_1_in),
        .I1(\write_output[15]_i_1__0_n_0 ),
        .I2(store_data[3]),
        .I3(\write_output[23]_i_1__0_n_0 ),
        .I4(store_data[4]),
        .I5(\write_output[7]_i_1__0_n_0 ),
        .O(\result[7]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'hFA3A)) 
    \result[7]_i_4__0 
       (.I0(\result[7]_i_8__0_n_0 ),
        .I1(Q[1]),
        .I2(opcode_2[3]),
        .I3(\result[7]_i_9__1_n_0 ),
        .O(\result[7]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[7]_i_5__1 
       (.I0(\result[8]_i_10__0_n_0 ),
        .I1(\result[8]_i_11_n_0 ),
        .I2(store_data[0]),
        .I3(\result[9]_i_12_n_0 ),
        .I4(store_data[1]),
        .I5(\result[7]_i_10__1_n_0 ),
        .O(\result[7]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \result[7]_i_7__1 
       (.I0(\result[7]_i_16__1_n_0 ),
        .I1(Q[1]),
        .I2(\result_reg[12]_i_11_n_5 ),
        .I3(\timer_reg[0]_0 ),
        .I4(\result_reg[7]_i_17_n_4 ),
        .I5(opcode_2[3]),
        .O(\result[7]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00DF)) 
    \result[7]_i_8__0 
       (.I0(opcode_2[0]),
        .I1(\timer_reg[0]_0 ),
        .I2(\result_reg[4]_i_10_n_4 ),
        .I3(\result[7]_i_18__1_n_0 ),
        .I4(\result[7]_i_19__1_n_0 ),
        .I5(\result[7]_i_20__1_n_0 ),
        .O(\result[7]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF47FF00FF47FFFF)) 
    \result[7]_i_9__1 
       (.I0(\result[7]_i_21__0_n_0 ),
        .I1(store_data[1]),
        .I2(\result[9]_i_16_n_0 ),
        .I3(\result[2]_i_9_n_0 ),
        .I4(store_data[0]),
        .I5(\result[8]_i_15__0_n_0 ),
        .O(\result[7]_i_9__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[8]_i_10__0 
       (.I0(\result[8]_i_17_n_0 ),
        .I1(\result[8]_i_18__0_n_0 ),
        .I2(store_data[2]),
        .I3(\result[8]_i_19__0_n_0 ),
        .I4(store_data[3]),
        .I5(\result[8]_i_20_n_0 ),
        .O(\result[8]_i_10__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[8]_i_11 
       (.I0(\result[8]_i_21_n_0 ),
        .I1(store_data[2]),
        .I2(\result[8]_i_22_n_0 ),
        .O(\result[8]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \result[8]_i_12__0 
       (.I0(data2[24]),
        .I1(opcode_2[0]),
        .I2(\result_reg[14]_i_36_n_7 ),
        .I3(\timer_reg[0]_0 ),
        .I4(\write_output[8]_i_1__0_n_0 ),
        .I5(Q[1]),
        .O(\result[8]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'h0E3FC2FF023FC2FF)) 
    \result[8]_i_13__0 
       (.I0(p_1_in),
        .I1(Q[0]),
        .I2(opcode_2[0]),
        .I3(Q[1]),
        .I4(\write_output[8]_i_1__0_n_0 ),
        .I5(store_data[8]),
        .O(\result[8]_i_13__0_n_0 ));
  LUT4 #(
    .INIT(16'hB800)) 
    \result[8]_i_14 
       (.I0(\result[9]_i_22_n_0 ),
        .I1(store_data[0]),
        .I2(\result[8]_i_23_n_0 ),
        .I3(\result[29]_i_12__0_n_0 ),
        .O(\result[8]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[8]_i_15__0 
       (.I0(\result[8]_i_24_n_0 ),
        .I1(store_data[1]),
        .I2(\result[10]_i_17_n_0 ),
        .O(\result[8]_i_15__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAABBBAB)) 
    \result[8]_i_16__0 
       (.I0(Q[0]),
        .I1(\write_output[8]_i_1__0_n_0 ),
        .I2(register_b[8]),
        .I3(operand_b1),
        .I4(result[8]),
        .I5(Q[1]),
        .O(\result[8]_i_16__0_n_0 ));
  LUT6 #(
    .INIT(64'h3232323737373237)) 
    \result[8]_i_17 
       (.I0(store_data[4]),
        .I1(p_1_in),
        .I2(\result[2]_i_9_n_0 ),
        .I3(register_a[22]),
        .I4(operand_a1),
        .I5(result[22]),
        .O(\result[8]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    \result[8]_i_18__0 
       (.I0(\write_output[30]_i_1__0_n_0 ),
        .I1(store_data[4]),
        .I2(\write_output[14]_i_1__0_n_0 ),
        .I3(\result[2]_i_9_n_0 ),
        .I4(p_1_in),
        .O(\result[8]_i_18__0_n_0 ));
  LUT6 #(
    .INIT(64'h3232323737373237)) 
    \result[8]_i_19__0 
       (.I0(store_data[4]),
        .I1(p_1_in),
        .I2(\result[2]_i_9_n_0 ),
        .I3(register_a[18]),
        .I4(operand_a1),
        .I5(result[18]),
        .O(\result[8]_i_19__0_n_0 ));
  LUT6 #(
    .INIT(64'hABABBBABBBBBBBBB)) 
    \result[8]_i_1__1 
       (.I0(\result[8]_i_2_n_0 ),
        .I1(\result[8]_i_3__1_n_0 ),
        .I2(\result[8]_i_4__0_n_0 ),
        .I3(\result[9]_i_5__0_n_0 ),
        .I4(\result[8]_i_5__0_n_0 ),
        .I5(opcode_2[4]),
        .O(\result[8]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \result[8]_i_2 
       (.I0(load_data[8]),
        .I1(state[1]),
        .I2(RX[8]),
        .I3(read_input[0]),
        .I4(\s_output_socket_reg[31]_0 [8]),
        .I5(state[0]),
        .O(\result[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    \result[8]_i_20 
       (.I0(\write_output[26]_i_1__0_n_0 ),
        .I1(store_data[4]),
        .I2(\write_output[10]_i_1__0_n_0 ),
        .I3(\result[2]_i_9_n_0 ),
        .I4(p_1_in),
        .O(\result[8]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h3237FFFF32370000)) 
    \result[8]_i_21 
       (.I0(store_data[4]),
        .I1(p_1_in),
        .I2(\result[2]_i_9_n_0 ),
        .I3(\write_output[20]_i_1__0_n_0 ),
        .I4(store_data[3]),
        .I5(\result[12]_i_27_n_0 ),
        .O(\result[8]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h5547FFFF55470000)) 
    \result[8]_i_22 
       (.I0(p_1_in),
        .I1(\result[2]_i_9_n_0 ),
        .I2(\write_output[16]_i_1__0_n_0 ),
        .I3(store_data[4]),
        .I4(store_data[3]),
        .I5(\result[8]_i_25__0_n_0 ),
        .O(\result[8]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[8]_i_23 
       (.I0(\result[14]_i_59_n_0 ),
        .I1(\result[10]_i_18_n_0 ),
        .I2(store_data[1]),
        .I3(\result[12]_i_28_n_0 ),
        .I4(store_data[2]),
        .I5(\result[8]_i_26__0_n_0 ),
        .O(\result[8]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \result[8]_i_24 
       (.I0(\write_output[1]_i_1__0_n_0 ),
        .I1(store_data[2]),
        .I2(store_data[4]),
        .I3(\write_output[5]_i_1__0_n_0 ),
        .I4(store_data[3]),
        .O(\result[8]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    \result[8]_i_25__0 
       (.I0(\write_output[24]_i_1__0_n_0 ),
        .I1(store_data[4]),
        .I2(\write_output[8]_i_1__0_n_0 ),
        .I3(\result[2]_i_9_n_0 ),
        .I4(p_1_in),
        .O(\result[8]_i_25__0_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \result[8]_i_26__0 
       (.I0(\write_output[16]_i_1__0_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[24]_i_1__0_n_0 ),
        .I3(store_data[4]),
        .I4(\write_output[8]_i_1__0_n_0 ),
        .O(\result[8]_i_26__0_n_0 ));
  LUT6 #(
    .INIT(64'h555555555555DFFF)) 
    \result[8]_i_3__1 
       (.I0(state[0]),
        .I1(\timer_reg[0]_0 ),
        .I2(\read_input[31]_i_2__0_n_0 ),
        .I3(\result_reg[14]_i_7_n_7 ),
        .I4(opcode_2[4]),
        .I5(\result[8]_i_6__0_n_0 ),
        .O(\result[8]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFAFFEAEFAAAFEAE)) 
    \result[8]_i_4__0 
       (.I0(\read_input[31]_i_2__0_n_0 ),
        .I1(\result[8]_i_7__0_n_0 ),
        .I2(\result[30]_i_9__0_n_0 ),
        .I3(\result[8]_i_8__1_n_0 ),
        .I4(\result_reg[15]_i_11_n_7 ),
        .I5(\result[8]_i_9_n_0 ),
        .O(\result[8]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[8]_i_5__0 
       (.I0(\result[9]_i_11_n_0 ),
        .I1(\result[9]_i_12_n_0 ),
        .I2(store_data[0]),
        .I3(\result[8]_i_10__0_n_0 ),
        .I4(store_data[1]),
        .I5(\result[8]_i_11_n_0 ),
        .O(\result[8]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEEAAAEA)) 
    \result[8]_i_6__0 
       (.I0(\result[8]_i_12__0_n_0 ),
        .I1(Q[1]),
        .I2(\result_reg[12]_i_11_n_4 ),
        .I3(\timer_reg[0]_0 ),
        .I4(\result_reg[14]_i_26_n_7 ),
        .I5(opcode_2[3]),
        .O(\result[8]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000077775557)) 
    \result[8]_i_7__0 
       (.I0(\result[8]_i_13__0_n_0 ),
        .I1(Q[1]),
        .I2(store_data[8]),
        .I3(\write_output[8]_i_1__0_n_0 ),
        .I4(Q[0]),
        .I5(\result[8]_i_14_n_0 ),
        .O(\result[8]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF47FFFFFF47)) 
    \result[8]_i_8__1 
       (.I0(\result[9]_i_16_n_0 ),
        .I1(store_data[1]),
        .I2(\result[11]_i_16_n_0 ),
        .I3(\result[2]_i_9_n_0 ),
        .I4(store_data[0]),
        .I5(\result[8]_i_15__0_n_0 ),
        .O(\result[8]_i_8__1_n_0 ));
  LUT5 #(
    .INIT(32'h0000FF0D)) 
    \result[8]_i_9 
       (.I0(opcode_2[0]),
        .I1(Q[0]),
        .I2(\result[8]_i_13__0_n_0 ),
        .I3(\result[8]_i_16__0_n_0 ),
        .I4(\result[8]_i_14_n_0 ),
        .O(\result[8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hABABBBABBBBBBBBB)) 
    \result[9]_i_1 
       (.I0(\result[9]_i_2__1_n_0 ),
        .I1(\result[9]_i_3__1_n_0 ),
        .I2(\result[9]_i_4__0_n_0 ),
        .I3(\result[9]_i_5__0_n_0 ),
        .I4(\result[9]_i_6_n_0 ),
        .I5(opcode_2[4]),
        .O(\result[9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000FF0D)) 
    \result[9]_i_10 
       (.I0(opcode_2[0]),
        .I1(Q[0]),
        .I2(\result[9]_i_14_n_0 ),
        .I3(\result[9]_i_17_n_0 ),
        .I4(\result[9]_i_15_n_0 ),
        .O(\result[9]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \result[9]_i_11 
       (.I0(\result[15]_i_22__0_n_0 ),
        .I1(store_data[2]),
        .I2(\result[9]_i_18_n_0 ),
        .I3(store_data[3]),
        .I4(\result[9]_i_19_n_0 ),
        .O(\result[9]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[9]_i_12 
       (.I0(\result[9]_i_20_n_0 ),
        .I1(store_data[2]),
        .I2(\result[9]_i_21_n_0 ),
        .O(\result[9]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \result[9]_i_13 
       (.I0(\write_output[9]_i_1__0_n_0 ),
        .I1(\timer_reg[0]_0 ),
        .I2(\result_reg[14]_i_36_n_6 ),
        .I3(opcode_2[0]),
        .I4(data2[25]),
        .O(\result[9]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0E3FC2FF023FC2FF)) 
    \result[9]_i_14 
       (.I0(p_1_in),
        .I1(Q[0]),
        .I2(opcode_2[0]),
        .I3(Q[1]),
        .I4(\write_output[9]_i_1__0_n_0 ),
        .I5(store_data[9]),
        .O(\result[9]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hB800)) 
    \result[9]_i_15 
       (.I0(\result[10]_i_16_n_0 ),
        .I1(store_data[0]),
        .I2(\result[9]_i_22_n_0 ),
        .I3(\result[29]_i_12__0_n_0 ),
        .O(\result[9]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h00300022)) 
    \result[9]_i_16 
       (.I0(\write_output[6]_i_1__0_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[2]_i_1__0_n_0 ),
        .I3(store_data[4]),
        .I4(store_data[2]),
        .O(\result[9]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAABBBAB)) 
    \result[9]_i_17 
       (.I0(Q[0]),
        .I1(\write_output[9]_i_1__0_n_0 ),
        .I2(register_b[9]),
        .I3(operand_b1),
        .I4(result[9]),
        .I5(Q[1]),
        .O(\result[9]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h01FB)) 
    \result[9]_i_18 
       (.I0(store_data[4]),
        .I1(\write_output[19]_i_1__0_n_0 ),
        .I2(\result[2]_i_9_n_0 ),
        .I3(p_1_in),
        .O(\result[9]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    \result[9]_i_19 
       (.I0(\write_output[27]_i_1__0_n_0 ),
        .I1(store_data[4]),
        .I2(\write_output[11]_i_1__0_n_0 ),
        .I3(\result[2]_i_9_n_0 ),
        .I4(p_1_in),
        .O(\result[9]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h5547FFFF55470000)) 
    \result[9]_i_20 
       (.I0(p_1_in),
        .I1(store_data[4]),
        .I2(\write_output[21]_i_1__0_n_0 ),
        .I3(\result[2]_i_9_n_0 ),
        .I4(store_data[3]),
        .I5(\result[13]_i_19_n_0 ),
        .O(\result[9]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h5547FFFF55470000)) 
    \result[9]_i_21 
       (.I0(p_1_in),
        .I1(\result[2]_i_9_n_0 ),
        .I2(\write_output[17]_i_1__0_n_0 ),
        .I3(store_data[4]),
        .I4(store_data[3]),
        .I5(\result[9]_i_23_n_0 ),
        .O(\result[9]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[9]_i_22 
       (.I0(\result[15]_i_30_n_0 ),
        .I1(\result[11]_i_22_n_0 ),
        .I2(store_data[1]),
        .I3(\result[13]_i_20_n_0 ),
        .I4(store_data[2]),
        .I5(\result[9]_i_24_n_0 ),
        .O(\result[9]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    \result[9]_i_23 
       (.I0(\write_output[25]_i_1__0_n_0 ),
        .I1(store_data[4]),
        .I2(\write_output[9]_i_1__0_n_0 ),
        .I3(\result[2]_i_9_n_0 ),
        .I4(p_1_in),
        .O(\result[9]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \result[9]_i_24 
       (.I0(\write_output[17]_i_1__0_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[25]_i_1__0_n_0 ),
        .I3(store_data[4]),
        .I4(\write_output[9]_i_1__0_n_0 ),
        .O(\result[9]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \result[9]_i_2__1 
       (.I0(load_data[9]),
        .I1(state[1]),
        .I2(RX[9]),
        .I3(read_input[0]),
        .I4(\s_output_socket_reg[31]_0 [9]),
        .I5(state[0]),
        .O(\result[9]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h555555555555DFFF)) 
    \result[9]_i_3__1 
       (.I0(state[0]),
        .I1(\timer_reg[0]_0 ),
        .I2(\read_input[31]_i_2__0_n_0 ),
        .I3(\result_reg[14]_i_7_n_6 ),
        .I4(opcode_2[4]),
        .I5(\result[9]_i_7__0_n_0 ),
        .O(\result[9]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFAFFEAEFAAAFEAE)) 
    \result[9]_i_4__0 
       (.I0(\read_input[31]_i_2__0_n_0 ),
        .I1(\result[9]_i_8__0_n_0 ),
        .I2(\result[30]_i_9__0_n_0 ),
        .I3(\result[9]_i_9__0_n_0 ),
        .I4(\result_reg[15]_i_11_n_6 ),
        .I5(\result[9]_i_10_n_0 ),
        .O(\result[9]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \result[9]_i_5__0 
       (.I0(Q[1]),
        .I1(\timer_reg[0]_0 ),
        .I2(opcode_2[3]),
        .O(\result[9]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \result[9]_i_6 
       (.I0(\result[10]_i_7__0_n_0 ),
        .I1(store_data[0]),
        .I2(\result[9]_i_11_n_0 ),
        .I3(store_data[1]),
        .I4(\result[9]_i_12_n_0 ),
        .O(\result[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \result[9]_i_7__0 
       (.I0(\result[9]_i_13_n_0 ),
        .I1(Q[1]),
        .I2(\result_reg[12]_i_6_n_7 ),
        .I3(\timer_reg[0]_0 ),
        .I4(\result_reg[14]_i_26_n_6 ),
        .I5(opcode_2[3]),
        .O(\result[9]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000077775557)) 
    \result[9]_i_8__0 
       (.I0(\result[9]_i_14_n_0 ),
        .I1(Q[1]),
        .I2(store_data[9]),
        .I3(\write_output[9]_i_1__0_n_0 ),
        .I4(Q[0]),
        .I5(\result[9]_i_15_n_0 ),
        .O(\result[9]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF47FF47FF00FFFF)) 
    \result[9]_i_9__0 
       (.I0(\result[9]_i_16_n_0 ),
        .I1(store_data[1]),
        .I2(\result[11]_i_16_n_0 ),
        .I3(\result[2]_i_9_n_0 ),
        .I4(\result[10]_i_15_n_0 ),
        .I5(store_data[0]),
        .O(\result[9]_i_9__0_n_0 ));
  FDRE \result_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__1_n_0 ),
        .D(\result[0]_i_1__0_n_0 ),
        .Q(result[0]),
        .R(INTERNAL_RST_reg));
  CARRY4 \result_reg[0]_i_10 
       (.CI(\result_reg[0]_i_19_n_0 ),
        .CO({data16,\NLW_result_reg[0]_i_10_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[0]_i_20__1_n_0 ,\result[0]_i_21__0_n_0 ,\result[0]_i_22__0_n_0 ,\result[0]_i_23__1_n_0 }),
        .O(\NLW_result_reg[0]_i_10_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_24__1_n_0 ,\result[0]_i_25__1_n_0 ,\result[0]_i_26__0_n_0 ,\result[0]_i_27__1_n_0 }));
  CARRY4 \result_reg[0]_i_100 
       (.CI(\result_reg[0]_i_118_n_0 ),
        .CO({\result_reg[0]_i_100_n_0 ,\NLW_result_reg[0]_i_100_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[0]_i_77_n_0 ,\result[0]_i_78__0_n_0 ,\result[0]_i_79__0_n_0 ,\result[0]_i_80__0_n_0 }),
        .O(\NLW_result_reg[0]_i_100_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_119_n_0 ,\result[0]_i_120_n_0 ,\result[0]_i_121_n_0 ,\result[0]_i_122_n_0 }));
  CARRY4 \result_reg[0]_i_118 
       (.CI(1'b0),
        .CO({\result_reg[0]_i_118_n_0 ,\NLW_result_reg[0]_i_118_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[0]_i_105__0_n_0 ,\result[0]_i_106__0_n_0 ,\result[0]_i_123_n_0 ,\result[0]_i_124_n_0 }),
        .O(\NLW_result_reg[0]_i_118_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_125_n_0 ,\result[0]_i_126_n_0 ,\result[0]_i_127_n_0 ,\result[0]_i_128_n_0 }));
  CARRY4 \result_reg[0]_i_13__0 
       (.CI(\result_reg[0]_i_31_n_0 ),
        .CO({\NLW_result_reg[0]_i_13__0_CO_UNCONNECTED [3],data6,\NLW_result_reg[0]_i_13__0_CO_UNCONNECTED [1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_result_reg[0]_i_13__0_O_UNCONNECTED [3:0]),
        .S({1'b0,\result[0]_i_32__0_n_0 ,\result[0]_i_33__0_n_0 ,\result[0]_i_34__0_n_0 }));
  CARRY4 \result_reg[0]_i_14__1 
       (.CI(\result_reg[0]_i_35__0_n_0 ),
        .CO({\NLW_result_reg[0]_i_14__1_CO_UNCONNECTED [3],data7,\NLW_result_reg[0]_i_14__1_CO_UNCONNECTED [1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O(\NLW_result_reg[0]_i_14__1_O_UNCONNECTED [3:0]),
        .S({1'b0,\result[0]_i_36__0_n_0 ,\result[0]_i_37__0_n_0 ,\result[0]_i_38__0_n_0 }));
  CARRY4 \result_reg[0]_i_19 
       (.CI(\result_reg[0]_i_42_n_0 ),
        .CO({\result_reg[0]_i_19_n_0 ,\NLW_result_reg[0]_i_19_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[0]_i_43_n_0 ,\result[0]_i_44__0_n_0 ,\result[0]_i_45__0_n_0 ,\result[0]_i_46__0_n_0 }),
        .O(\NLW_result_reg[0]_i_19_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_47_n_0 ,\result[0]_i_48_n_0 ,\result[0]_i_49__0_n_0 ,\result[0]_i_50_n_0 }));
  CARRY4 \result_reg[0]_i_31 
       (.CI(\result_reg[0]_i_58_n_0 ),
        .CO({\result_reg[0]_i_31_n_0 ,\NLW_result_reg[0]_i_31_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_result_reg[0]_i_31_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_59__0_n_0 ,\result[0]_i_60__0_n_0 ,\result[0]_i_61__0_n_0 ,\result[0]_i_62_n_0 }));
  CARRY4 \result_reg[0]_i_35__0 
       (.CI(\result_reg[0]_i_65_n_0 ),
        .CO({\result_reg[0]_i_35__0_n_0 ,\NLW_result_reg[0]_i_35__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_result_reg[0]_i_35__0_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_66__0_n_0 ,\result[0]_i_67_n_0 ,\result[0]_i_68__0_n_0 ,\result[0]_i_69__0_n_0 }));
  CARRY4 \result_reg[0]_i_39 
       (.CI(\result_reg[0]_i_70_n_0 ),
        .CO({data11,\NLW_result_reg[0]_i_39_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[0]_i_20__1_n_0 ,\result[0]_i_21__0_n_0 ,\result[0]_i_22__0_n_0 ,\result[0]_i_23__1_n_0 }),
        .O(\NLW_result_reg[0]_i_39_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_71__0_n_0 ,\result[0]_i_72__0_n_0 ,\result[0]_i_73__0_n_0 ,\result[0]_i_74__0_n_0 }));
  CARRY4 \result_reg[0]_i_42 
       (.CI(\result_reg[0]_i_76_n_0 ),
        .CO({\result_reg[0]_i_42_n_0 ,\NLW_result_reg[0]_i_42_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[0]_i_77_n_0 ,\result[0]_i_78__0_n_0 ,\result[0]_i_79__0_n_0 ,\result[0]_i_80__0_n_0 }),
        .O(\NLW_result_reg[0]_i_42_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_81_n_0 ,\result[0]_i_82__0_n_0 ,\result[0]_i_83__0_n_0 ,\result[0]_i_84__0_n_0 }));
  CARRY4 \result_reg[0]_i_58 
       (.CI(1'b0),
        .CO({\result_reg[0]_i_58_n_0 ,\NLW_result_reg[0]_i_58_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_result_reg[0]_i_58_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_87__0_n_0 ,\result[0]_i_88__0_n_0 ,\result[0]_i_89__0_n_0 ,\result[0]_i_90_n_0 }));
  CARRY4 \result_reg[0]_i_65 
       (.CI(1'b0),
        .CO({\result_reg[0]_i_65_n_0 ,\NLW_result_reg[0]_i_65_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_result_reg[0]_i_65_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_96__0_n_0 ,\result[0]_i_97__0_n_0 ,\result[0]_i_98__0_n_0 ,\result[0]_i_99__0_n_0 }));
  CARRY4 \result_reg[0]_i_70 
       (.CI(\result_reg[0]_i_100_n_0 ),
        .CO({\result_reg[0]_i_70_n_0 ,\NLW_result_reg[0]_i_70_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[0]_i_43_n_0 ,\result[0]_i_44__0_n_0 ,\result[0]_i_45__0_n_0 ,\result[0]_i_46__0_n_0 }),
        .O(\NLW_result_reg[0]_i_70_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_101__0_n_0 ,\result[0]_i_102__0_n_0 ,\result[0]_i_103__0_n_0 ,\result[0]_i_104__0_n_0 }));
  CARRY4 \result_reg[0]_i_76 
       (.CI(1'b0),
        .CO({\result_reg[0]_i_76_n_0 ,\NLW_result_reg[0]_i_76_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({\result[0]_i_105__0_n_0 ,\result[0]_i_106__0_n_0 ,\result[0]_i_107__0_n_0 ,\result[0]_i_108__0_n_0 }),
        .O(\NLW_result_reg[0]_i_76_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_109__0_n_0 ,\result[0]_i_110_n_0 ,\result[0]_i_111_n_0 ,\result[0]_i_112_n_0 }));
  FDRE \result_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__1_n_0 ),
        .D(\result[10]_i_1__0_n_0 ),
        .Q(result[10]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__1_n_0 ),
        .D(\result[11]_i_1_n_0 ),
        .Q(result[11]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__1_n_0 ),
        .D(\result[12]_i_1_n_0 ),
        .Q(result[12]),
        .R(INTERNAL_RST_reg));
  CARRY4 \result_reg[12]_i_11 
       (.CI(\result_reg[4]_i_12_n_0 ),
        .CO({\result_reg[12]_i_11_n_0 ,\NLW_result_reg[12]_i_11_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\result_reg[12]_i_11_n_4 ,\result_reg[12]_i_11_n_5 ,\result_reg[12]_i_11_n_6 ,\result_reg[12]_i_11_n_7 }),
        .S(program_counter_2[8:5]));
  CARRY4 \result_reg[12]_i_6 
       (.CI(\result_reg[12]_i_11_n_0 ),
        .CO({\result_reg[12]_i_6_n_0 ,\NLW_result_reg[12]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\result_reg[12]_i_6_n_4 ,\result_reg[12]_i_6_n_5 ,\result_reg[12]_i_6_n_6 ,\result_reg[12]_i_6_n_7 }),
        .S(program_counter_2[12:9]));
  FDRE \result_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__1_n_0 ),
        .D(\result[13]_i_1__0_n_0 ),
        .Q(result[13]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__1_n_0 ),
        .D(\result[14]_i_1_n_0 ),
        .Q(result[14]),
        .R(INTERNAL_RST_reg));
  CARRY4 \result_reg[14]_i_13 
       (.CI(\result_reg[12]_i_6_n_0 ),
        .CO({\result_reg[14]_i_13_n_0 ,\NLW_result_reg[14]_i_13_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_result_reg[14]_i_13_O_UNCONNECTED [3],\result_reg[14]_i_13_n_5 ,\result_reg[14]_i_13_n_6 ,\result_reg[14]_i_13_n_7 }),
        .S({1'b1,program_counter_2[15:13]}));
  CARRY4 \result_reg[14]_i_14 
       (.CI(\result_reg[14]_i_26_n_0 ),
        .CO({\result_reg[14]_i_14_n_0 ,\NLW_result_reg[14]_i_14_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\write_output[15]_i_1__0_n_0 ,\write_output[14]_i_1__0_n_0 ,\write_output[13]_i_1__0_n_0 ,\write_output[12]_i_1__0_n_0 }),
        .O({\result_reg[14]_i_14_n_4 ,\result_reg[14]_i_14_n_5 ,\result_reg[14]_i_14_n_6 ,\result_reg[14]_i_14_n_7 }),
        .S({\result[14]_i_27_n_0 ,\result[14]_i_28_n_0 ,\result[14]_i_29_n_0 ,\result[14]_i_30_n_0 }));
  CARRY4 \result_reg[14]_i_22 
       (.CI(\result_reg[14]_i_36_n_0 ),
        .CO({\result_reg[14]_i_22_n_0 ,\NLW_result_reg[14]_i_22_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[14]_i_37_n_0 ,\result[14]_i_38_n_0 ,\result[14]_i_39_n_0 ,\result[14]_i_40_n_0 }),
        .O({\result_reg[14]_i_22_n_4 ,\result_reg[14]_i_22_n_5 ,\result_reg[14]_i_22_n_6 ,\result_reg[14]_i_22_n_7 }),
        .S({\result[14]_i_41_n_0 ,\result[14]_i_42_n_0 ,\result[14]_i_43_n_0 ,\result[14]_i_44_n_0 }));
  CARRY4 \result_reg[14]_i_26 
       (.CI(\result_reg[7]_i_17_n_0 ),
        .CO({\result_reg[14]_i_26_n_0 ,\NLW_result_reg[14]_i_26_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\write_output[11]_i_1__0_n_0 ,\write_output[10]_i_1__0_n_0 ,\write_output[9]_i_1__0_n_0 ,\write_output[8]_i_1__0_n_0 }),
        .O({\result_reg[14]_i_26_n_4 ,\result_reg[14]_i_26_n_5 ,\result_reg[14]_i_26_n_6 ,\result_reg[14]_i_26_n_7 }),
        .S({\result[14]_i_45_n_0 ,\result[14]_i_46_n_0 ,\result[14]_i_47_n_0 ,\result[14]_i_48_n_0 }));
  CARRY4 \result_reg[14]_i_3 
       (.CI(\result_reg[14]_i_7_n_0 ),
        .CO({\result_reg[14]_i_3_n_0 ,\NLW_result_reg[14]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\write_output[15]_i_1__0_n_0 ,\write_output[14]_i_1__0_n_0 ,\write_output[13]_i_1__0_n_0 ,\write_output[12]_i_1__0_n_0 }),
        .O({\result_reg[14]_i_3_n_4 ,\result_reg[14]_i_3_n_5 ,\result_reg[14]_i_3_n_6 ,\result_reg[14]_i_3_n_7 }),
        .S({\result[14]_i_8_n_0 ,\result[14]_i_9_n_0 ,\result[14]_i_10_n_0 ,\result[14]_i_11_n_0 }));
  CARRY4 \result_reg[14]_i_36 
       (.CI(\result_reg[7]_i_24_n_0 ),
        .CO({\result_reg[14]_i_36_n_0 ,\NLW_result_reg[14]_i_36_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[14]_i_51_n_0 ,\result[14]_i_52_n_0 ,\result[14]_i_53_n_0 ,\result[14]_i_54_n_0 }),
        .O({\result_reg[14]_i_36_n_4 ,\result_reg[14]_i_36_n_5 ,\result_reg[14]_i_36_n_6 ,\result_reg[14]_i_36_n_7 }),
        .S({\result[14]_i_55_n_0 ,\result[14]_i_56_n_0 ,\result[14]_i_57_n_0 ,\result[14]_i_58_n_0 }));
  CARRY4 \result_reg[14]_i_7 
       (.CI(\result_reg[7]_i_6_n_0 ),
        .CO({\result_reg[14]_i_7_n_0 ,\NLW_result_reg[14]_i_7_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\write_output[11]_i_1__0_n_0 ,\write_output[10]_i_1__0_n_0 ,\write_output[9]_i_1__0_n_0 ,\write_output[8]_i_1__0_n_0 }),
        .O({\result_reg[14]_i_7_n_4 ,\result_reg[14]_i_7_n_5 ,\result_reg[14]_i_7_n_6 ,\result_reg[14]_i_7_n_7 }),
        .S({\result[14]_i_18__0_n_0 ,\result[14]_i_19_n_0 ,\result[14]_i_20_n_0 ,\result[14]_i_21_n_0 }));
  FDRE \result_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__1_n_0 ),
        .D(\result[15]_i_1_n_0 ),
        .Q(result[15]),
        .R(INTERNAL_RST_reg));
  CARRY4 \result_reg[15]_i_11 
       (.CI(\result_reg[4]_i_10_n_0 ),
        .CO({\result_reg[15]_i_11_n_0 ,\NLW_result_reg[15]_i_11_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\result_reg[15]_i_11_n_4 ,\result_reg[15]_i_11_n_5 ,\result_reg[15]_i_11_n_6 ,\result_reg[15]_i_11_n_7 }),
        .S({\result_reg[14]_i_26_n_4 ,\result_reg[14]_i_26_n_5 ,\result_reg[14]_i_26_n_6 ,\result_reg[14]_i_26_n_7 }));
  CARRY4 \result_reg[15]_i_5__0 
       (.CI(\result_reg[15]_i_11_n_0 ),
        .CO({\result_reg[15]_i_5__0_n_0 ,\NLW_result_reg[15]_i_5__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\result_reg[15]_i_5__0_n_4 ,\result_reg[15]_i_5__0_n_5 ,\result_reg[15]_i_5__0_n_6 ,\result_reg[15]_i_5__0_n_7 }),
        .S({\result_reg[14]_i_14_n_4 ,\result_reg[14]_i_14_n_5 ,\result_reg[14]_i_14_n_6 ,\result_reg[14]_i_14_n_7 }));
  FDRE \result_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__1_n_0 ),
        .D(\result[16]_i_1_n_0 ),
        .Q(result[16]),
        .R(INTERNAL_RST_reg));
  CARRY4 \result_reg[16]_i_19 
       (.CI(\result_reg[14]_i_22_n_0 ),
        .CO({\result_reg[16]_i_19_n_0 ,\NLW_result_reg[16]_i_19_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\result_reg[16]_i_19_n_4 ,\result_reg[16]_i_19_n_5 ,\result_reg[16]_i_19_n_6 ,\result_reg[16]_i_19_n_7 }),
        .S({\result[16]_i_24_n_0 ,\result[16]_i_25_n_0 ,\result[16]_i_26_n_0 ,\result[16]_i_27_n_0 }));
  FDRE \result_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__1_n_0 ),
        .D(\result[17]_i_1__0_n_0 ),
        .Q(result[17]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__1_n_0 ),
        .D(\result[18]_i_1__0_n_0 ),
        .Q(result[18]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__1_n_0 ),
        .D(\result[19]_i_1__0_n_0 ),
        .Q(result[19]),
        .R(INTERNAL_RST_reg));
  CARRY4 \result_reg[19]_i_19 
       (.CI(\result_reg[14]_i_14_n_0 ),
        .CO({\result_reg[19]_i_19_n_0 ,\NLW_result_reg[19]_i_19_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[19]_i_24__0_n_0 ,\result[19]_i_25_n_0 ,\result[19]_i_26_n_0 ,\result[19]_i_27_n_0 }),
        .O({\result_reg[19]_i_19_n_4 ,\result_reg[19]_i_19_n_5 ,\result_reg[19]_i_19_n_6 ,\result_reg[19]_i_19_n_7 }),
        .S({\result[19]_i_28_n_0 ,\result[19]_i_29__0_n_0 ,\result[19]_i_30__0_n_0 ,\result[19]_i_31__0_n_0 }));
  CARRY4 \result_reg[19]_i_20 
       (.CI(\result_reg[14]_i_3_n_0 ),
        .CO({\result_reg[19]_i_20_n_0 ,\NLW_result_reg[19]_i_20_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[19]_i_32__0_n_0 ,\result[19]_i_33__0_n_0 ,\result[19]_i_34__0_n_0 ,\result[19]_i_35__0_n_0 }),
        .O({\result_reg[19]_i_20_n_4 ,\result_reg[19]_i_20_n_5 ,\result_reg[19]_i_20_n_6 ,\result_reg[19]_i_20_n_7 }),
        .S({\result[19]_i_36__0_n_0 ,\result[19]_i_37__0_n_0 ,\result[19]_i_38_n_0 ,\result[19]_i_39_n_0 }));
  CARRY4 \result_reg[19]_i_3 
       (.CI(\result_reg[15]_i_5__0_n_0 ),
        .CO({\result_reg[19]_i_3_n_0 ,\NLW_result_reg[19]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\result_reg[19]_i_3_n_4 ,\result_reg[19]_i_3_n_5 ,\result_reg[19]_i_3_n_6 ,\result_reg[19]_i_3_n_7 }),
        .S({\result_reg[19]_i_19_n_4 ,\result_reg[19]_i_19_n_5 ,\result_reg[19]_i_19_n_6 ,\result_reg[19]_i_19_n_7 }));
  FDRE \result_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__1_n_0 ),
        .D(\result[1]_i_1__0_n_0 ),
        .Q(result[1]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__1_n_0 ),
        .D(\result[20]_i_1__0_n_0 ),
        .Q(result[20]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__1_n_0 ),
        .D(\result[21]_i_1__0_n_0 ),
        .Q(result[21]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__1_n_0 ),
        .D(\result[22]_i_1__0_n_0 ),
        .Q(result[22]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__1_n_0 ),
        .D(\result[23]_i_1__0_n_0 ),
        .Q(result[23]),
        .R(INTERNAL_RST_reg));
  CARRY4 \result_reg[23]_i_20 
       (.CI(\result_reg[19]_i_19_n_0 ),
        .CO({\result_reg[23]_i_20_n_0 ,\NLW_result_reg[23]_i_20_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[23]_i_25_n_0 ,\result[23]_i_26_n_0 ,\result[23]_i_27_n_0 ,\result[23]_i_28_n_0 }),
        .O({\result_reg[23]_i_20_n_4 ,\result_reg[23]_i_20_n_5 ,\result_reg[23]_i_20_n_6 ,\result_reg[23]_i_20_n_7 }),
        .S({\result[23]_i_29__0_n_0 ,\result[23]_i_30__0_n_0 ,\result[23]_i_31__0_n_0 ,\result[23]_i_32__0_n_0 }));
  CARRY4 \result_reg[23]_i_21 
       (.CI(\result_reg[19]_i_20_n_0 ),
        .CO({\result_reg[23]_i_21_n_0 ,\NLW_result_reg[23]_i_21_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[23]_i_33__0_n_0 ,\result[23]_i_34__0_n_0 ,\result[23]_i_35__0_n_0 ,\result[23]_i_36__0_n_0 }),
        .O({\result_reg[23]_i_21_n_4 ,\result_reg[23]_i_21_n_5 ,\result_reg[23]_i_21_n_6 ,\result_reg[23]_i_21_n_7 }),
        .S({\result[23]_i_37_n_0 ,\result[23]_i_38_n_0 ,\result[23]_i_39_n_0 ,\result[23]_i_40_n_0 }));
  CARRY4 \result_reg[23]_i_3 
       (.CI(\result_reg[19]_i_3_n_0 ),
        .CO({\result_reg[23]_i_3_n_0 ,\NLW_result_reg[23]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\result_reg[23]_i_3_n_4 ,\result_reg[23]_i_3_n_5 ,\result_reg[23]_i_3_n_6 ,\result_reg[23]_i_3_n_7 }),
        .S({\result_reg[23]_i_20_n_4 ,\result_reg[23]_i_20_n_5 ,\result_reg[23]_i_20_n_6 ,\result_reg[23]_i_20_n_7 }));
  CARRY4 \result_reg[23]_i_44 
       (.CI(\result_reg[16]_i_19_n_0 ),
        .CO({\result_reg[23]_i_44_n_0 ,\NLW_result_reg[23]_i_44_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\result_reg[23]_i_44_n_4 ,\result_reg[23]_i_44_n_5 ,\result_reg[23]_i_44_n_6 ,\result_reg[23]_i_44_n_7 }),
        .S({\result[23]_i_45_n_0 ,\result[23]_i_46_n_0 ,\result[23]_i_47_n_0 ,\result[23]_i_48_n_0 }));
  FDRE \result_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__1_n_0 ),
        .D(\result[24]_i_1__0_n_0 ),
        .Q(result[24]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__1_n_0 ),
        .D(\result[25]_i_1__0_n_0 ),
        .Q(result[25]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__1_n_0 ),
        .D(\result[26]_i_1__0_n_0 ),
        .Q(result[26]),
        .R(INTERNAL_RST_reg));
  CARRY4 \result_reg[26]_i_21 
       (.CI(\result_reg[23]_i_20_n_0 ),
        .CO({\result_reg[26]_i_21_n_0 ,\NLW_result_reg[26]_i_21_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[26]_i_26_n_0 ,\result[26]_i_27_n_0 ,\result[26]_i_28_n_0 ,\result[26]_i_29_n_0 }),
        .O({\result_reg[26]_i_21_n_4 ,\result_reg[26]_i_21_n_5 ,\result_reg[26]_i_21_n_6 ,\result_reg[26]_i_21_n_7 }),
        .S({\result[26]_i_30_n_0 ,\result[26]_i_31_n_0 ,\result[26]_i_32_n_0 ,\result[26]_i_33_n_0 }));
  CARRY4 \result_reg[26]_i_3 
       (.CI(\result_reg[23]_i_3_n_0 ),
        .CO({\result_reg[26]_i_3_n_0 ,\NLW_result_reg[26]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\result_reg[26]_i_3_n_4 ,\result_reg[26]_i_3_n_5 ,\result_reg[26]_i_3_n_6 ,\result_reg[26]_i_3_n_7 }),
        .S({\result_reg[26]_i_21_n_4 ,\result_reg[26]_i_21_n_5 ,\result_reg[26]_i_21_n_6 ,\result_reg[26]_i_21_n_7 }));
  FDRE \result_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__1_n_0 ),
        .D(\result[27]_i_1__0_n_0 ),
        .Q(result[27]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__1_n_0 ),
        .D(\result[28]_i_1__0_n_0 ),
        .Q(result[28]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__1_n_0 ),
        .D(\result[29]_i_1__0_n_0 ),
        .Q(result[29]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__1_n_0 ),
        .D(\result[2]_i_1__0_n_0 ),
        .Q(result[2]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__1_n_0 ),
        .D(\result[30]_i_1__0_n_0 ),
        .Q(result[30]),
        .R(INTERNAL_RST_reg));
  CARRY4 \result_reg[30]_i_11 
       (.CI(\result_reg[30]_i_18_n_0 ),
        .CO({\result_reg[30]_i_11_n_0 ,\NLW_result_reg[30]_i_11_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({p_1_in,\result[30]_i_19_n_0 ,\result[30]_i_20_n_0 ,\result[30]_i_21_n_0 }),
        .O({\result_reg[30]_i_11_n_4 ,\result_reg[30]_i_11_n_5 ,\result_reg[30]_i_11_n_6 ,\result_reg[30]_i_11_n_7 }),
        .S({\result[30]_i_22_n_0 ,\result[30]_i_23_n_0 ,\result[30]_i_24_n_0 ,\result[30]_i_25_n_0 }));
  CARRY4 \result_reg[30]_i_18 
       (.CI(\result_reg[23]_i_21_n_0 ),
        .CO({\result_reg[30]_i_18_n_0 ,\NLW_result_reg[30]_i_18_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[30]_i_31_n_0 ,\result[30]_i_32_n_0 ,\result[30]_i_33_n_0 ,\result[30]_i_34_n_0 }),
        .O({\result_reg[30]_i_18_n_4 ,\result_reg[30]_i_18_n_5 ,\result_reg[30]_i_18_n_6 ,\result_reg[30]_i_18_n_7 }),
        .S({\result[30]_i_35_n_0 ,\result[30]_i_36_n_0 ,\result[30]_i_37_n_0 ,\result[30]_i_38_n_0 }));
  FDRE \result_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__1_n_0 ),
        .D(\result[31]_i_2__1_n_0 ),
        .Q(result[31]),
        .R(INTERNAL_RST_reg));
  CARRY4 \result_reg[31]_i_28 
       (.CI(\result_reg[26]_i_21_n_0 ),
        .CO({\result_reg[31]_i_28_n_0 ,\NLW_result_reg[31]_i_28_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({p_1_in,\result[31]_i_39__0_n_0 ,\result[31]_i_40__0_n_0 ,\result[31]_i_41__0_n_0 }),
        .O({\result_reg[31]_i_28_n_4 ,\result_reg[31]_i_28_n_5 ,\result_reg[31]_i_28_n_6 ,\result_reg[31]_i_28_n_7 }),
        .S({\result[31]_i_42__0_n_0 ,\result[31]_i_43__0_n_0 ,\result[31]_i_44__0_n_0 ,\result[31]_i_45__0_n_0 }));
  CARRY4 \result_reg[31]_i_46 
       (.CI(\result_reg[31]_i_47_n_0 ),
        .CO(\NLW_result_reg[31]_i_46_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\result_reg[31]_i_46_n_4 ,\result_reg[31]_i_46_n_5 ,\result_reg[31]_i_46_n_6 ,\result_reg[31]_i_46_n_7 }),
        .S({\result[31]_i_48_n_0 ,\result[31]_i_49_n_0 ,\result[31]_i_50_n_0 ,\result[31]_i_51__0_n_0 }));
  CARRY4 \result_reg[31]_i_47 
       (.CI(\result_reg[23]_i_44_n_0 ),
        .CO({\result_reg[31]_i_47_n_0 ,\NLW_result_reg[31]_i_47_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\result_reg[31]_i_47_n_4 ,\result_reg[31]_i_47_n_5 ,\result_reg[31]_i_47_n_6 ,\result_reg[31]_i_47_n_7 }),
        .S({\result[31]_i_52__0_n_0 ,\result[31]_i_53__0_n_0 ,\result[31]_i_54__0_n_0 ,\result[31]_i_55__0_n_0 }));
  CARRY4 \result_reg[31]_i_6 
       (.CI(\result_reg[26]_i_3_n_0 ),
        .CO({\result_reg[31]_i_6_n_0 ,\NLW_result_reg[31]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\result_reg[31]_i_6_n_4 ,\result_reg[31]_i_6_n_5 ,\result_reg[31]_i_6_n_6 ,\result_reg[31]_i_6_n_7 }),
        .S({\result_reg[31]_i_28_n_4 ,\result_reg[31]_i_28_n_5 ,\result_reg[31]_i_28_n_6 ,\result_reg[31]_i_28_n_7 }));
  FDRE \result_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__1_n_0 ),
        .D(\result[3]_i_1__0_n_0 ),
        .Q(result[3]),
        .R(INTERNAL_RST_reg));
  CARRY4 \result_reg[3]_i_10 
       (.CI(1'b0),
        .CO({\result_reg[3]_i_10_n_0 ,\NLW_result_reg[3]_i_10_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\result_reg[3]_i_21_n_7 }),
        .O({\result_reg[3]_i_10_n_4 ,\result_reg[3]_i_10_n_5 ,\result_reg[3]_i_10_n_6 ,\result_reg[3]_i_10_n_7 }),
        .S({\result_reg[3]_i_21_n_4 ,\result_reg[3]_i_21_n_5 ,\result_reg[3]_i_21_n_6 ,\result[3]_i_29_n_0 }));
  CARRY4 \result_reg[3]_i_21 
       (.CI(1'b0),
        .CO({\result_reg[3]_i_21_n_0 ,\NLW_result_reg[3]_i_21_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[3]_i_34_n_0 ,\result[3]_i_35_n_0 ,\result[3]_i_36_n_0 ,\result[3]_i_37_n_0 }),
        .O({\result_reg[3]_i_21_n_4 ,\result_reg[3]_i_21_n_5 ,\result_reg[3]_i_21_n_6 ,\result_reg[3]_i_21_n_7 }),
        .S({\result[3]_i_38_n_0 ,\result[3]_i_39_n_0 ,\result[3]_i_40_n_0 ,\result[3]_i_41_n_0 }));
  CARRY4 \result_reg[3]_i_42 
       (.CI(1'b0),
        .CO({\result_reg[3]_i_42_n_0 ,\NLW_result_reg[3]_i_42_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[3]_i_44_n_0 ,\result[3]_i_45_n_0 ,\result[3]_i_46_n_0 ,\result[3]_i_47_n_0 }),
        .O({\result_reg[3]_i_42_n_4 ,\result_reg[3]_i_42_n_5 ,\result_reg[3]_i_42_n_6 ,\result_reg[3]_i_42_n_7 }),
        .S({\result[3]_i_48_n_0 ,\result[3]_i_49_n_0 ,\result[3]_i_50_n_0 ,\result[3]_i_51_n_0 }));
  CARRY4 \result_reg[3]_i_6 
       (.CI(1'b0),
        .CO({\result_reg[3]_i_6_n_0 ,\NLW_result_reg[3]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({\result[3]_i_13__0_n_0 ,\result[3]_i_14__0_n_0 ,\result[3]_i_15__0_n_0 ,\result[3]_i_16__0_n_0 }),
        .O({\result_reg[3]_i_6_n_4 ,\result_reg[3]_i_6_n_5 ,\result_reg[3]_i_6_n_6 ,\result_reg[3]_i_6_n_7 }),
        .S({\result[3]_i_17__0_n_0 ,\result[3]_i_18__0_n_0 ,\result[3]_i_19__0_n_0 ,\result[3]_i_20_n_0 }));
  FDRE \result_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__1_n_0 ),
        .D(\result[4]_i_1__0_n_0 ),
        .Q(result[4]),
        .R(INTERNAL_RST_reg));
  CARRY4 \result_reg[4]_i_10 
       (.CI(\result_reg[3]_i_10_n_0 ),
        .CO({\result_reg[4]_i_10_n_0 ,\NLW_result_reg[4]_i_10_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\result_reg[4]_i_10_n_4 ,\result_reg[4]_i_10_n_5 ,\result_reg[4]_i_10_n_6 ,\result_reg[4]_i_10_n_7 }),
        .S({\result_reg[7]_i_17_n_4 ,\result_reg[7]_i_17_n_5 ,\result_reg[7]_i_17_n_6 ,\result_reg[7]_i_17_n_7 }));
  CARRY4 \result_reg[4]_i_12 
       (.CI(1'b0),
        .CO({\result_reg[4]_i_12_n_0 ,\NLW_result_reg[4]_i_12_CO_UNCONNECTED [2:0]}),
        .CYINIT(program_counter_2[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\result_reg[4]_i_12_n_4 ,\result_reg[4]_i_12_n_5 ,\result_reg[4]_i_12_n_6 ,\result_reg[4]_i_12_n_7 }),
        .S(program_counter_2[4:1]));
  FDRE \result_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__1_n_0 ),
        .D(\result[5]_i_1__0_n_0 ),
        .Q(result[5]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__1_n_0 ),
        .D(\result[6]_i_1__0_n_0 ),
        .Q(result[6]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__1_n_0 ),
        .D(\result[7]_i_1__1_n_0 ),
        .Q(result[7]),
        .R(INTERNAL_RST_reg));
  CARRY4 \result_reg[7]_i_17 
       (.CI(\result_reg[3]_i_21_n_0 ),
        .CO({\result_reg[7]_i_17_n_0 ,\NLW_result_reg[7]_i_17_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\write_output[7]_i_1__0_n_0 ,\write_output[6]_i_1__0_n_0 ,\write_output[5]_i_1__0_n_0 ,\result[7]_i_25_n_0 }),
        .O({\result_reg[7]_i_17_n_4 ,\result_reg[7]_i_17_n_5 ,\result_reg[7]_i_17_n_6 ,\result_reg[7]_i_17_n_7 }),
        .S({\result[7]_i_26__0_n_0 ,\result[7]_i_27__0_n_0 ,\result[7]_i_28__0_n_0 ,\result[7]_i_29__0_n_0 }));
  CARRY4 \result_reg[7]_i_24 
       (.CI(\result_reg[3]_i_42_n_0 ),
        .CO({\result_reg[7]_i_24_n_0 ,\NLW_result_reg[7]_i_24_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[7]_i_32__0_n_0 ,\result[7]_i_33__0_n_0 ,\result[7]_i_34__0_n_0 ,\result[7]_i_35__0_n_0 }),
        .O({\result_reg[7]_i_24_n_4 ,\result_reg[7]_i_24_n_5 ,\result_reg[7]_i_24_n_6 ,\result_reg[7]_i_24_n_7 }),
        .S({\result[7]_i_36__0_n_0 ,\result[7]_i_37__0_n_0 ,\result[7]_i_38__0_n_0 ,\result[7]_i_39__0_n_0 }));
  CARRY4 \result_reg[7]_i_6 
       (.CI(\result_reg[3]_i_6_n_0 ),
        .CO({\result_reg[7]_i_6_n_0 ,\NLW_result_reg[7]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\write_output[7]_i_1__0_n_0 ,\write_output[6]_i_1__0_n_0 ,\write_output[5]_i_1__0_n_0 ,\result[7]_i_11__1_n_0 }),
        .O({\result_reg[7]_i_6_n_4 ,\result_reg[7]_i_6_n_5 ,\result_reg[7]_i_6_n_6 ,\result_reg[7]_i_6_n_7 }),
        .S({\result[7]_i_12__0_n_0 ,\result[7]_i_13__1_n_0 ,\result[7]_i_14__1_n_0 ,\result[7]_i_15__1_n_0 }));
  FDRE \result_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__1_n_0 ),
        .D(\result[8]_i_1__1_n_0 ),
        .Q(result[8]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1__1_n_0 ),
        .D(\result[9]_i_1_n_0 ),
        .Q(result[9]),
        .R(INTERNAL_RST_reg));
  LUT6 #(
    .INIT(64'hFFFFFF7F000000C0)) 
    \s_input_eth_rx_ack[0]_i_1 
       (.I0(INPUT_ETH_RX_STB),
        .I1(state[1]),
        .I2(state[2]),
        .I3(state[0]),
        .I4(\s_input_eth_rx_ack[0]_i_2_n_0 ),
        .I5(INPUT_ETH_RX_ACK),
        .O(\s_input_eth_rx_ack[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_input_eth_rx_ack[0]_i_2 
       (.I0(read_input[0]),
        .I1(\result[31]_i_10__1_n_0 ),
        .O(\s_input_eth_rx_ack[0]_i_2_n_0 ));
  FDRE \s_input_eth_rx_ack_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\s_input_eth_rx_ack[0]_i_1_n_0 ),
        .Q(INPUT_ETH_RX_ACK),
        .R(INTERNAL_RST_reg));
  LUT6 #(
    .INIT(64'hFFFFFF7F000000C0)) 
    \s_input_socket_ack[0]_i_1__0 
       (.I0(wire_139862652899272_stb),
        .I1(state[1]),
        .I2(state[2]),
        .I3(state[0]),
        .I4(\s_input_socket_ack[0]_i_2__0_n_0 ),
        .I5(wire_139862652899272_ack),
        .O(\s_input_socket_ack[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \s_input_socket_ack[0]_i_2__0 
       (.I0(\result[31]_i_10__1_n_0 ),
        .I1(read_input[0]),
        .O(\s_input_socket_ack[0]_i_2__0_n_0 ));
  FDRE \s_input_socket_ack_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\s_input_socket_ack[0]_i_1__0_n_0 ),
        .Q(wire_139862652899272_ack),
        .R(INTERNAL_RST_reg));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \s_output_eth_tx[15]_i_1 
       (.I0(\s_output_eth_tx[15]_i_2_n_0 ),
        .I1(write_output[2]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(state[2]),
        .I5(write_output[0]),
        .O(E));
  LUT5 #(
    .INIT(32'h80000000)) 
    \s_output_eth_tx[15]_i_2 
       (.I0(\s_output_eth_tx[15]_i_3_n_0 ),
        .I1(\s_output_eth_tx[15]_i_4_n_0 ),
        .I2(\s_output_eth_tx[15]_i_5_n_0 ),
        .I3(\s_output_eth_tx[15]_i_6_n_0 ),
        .I4(\s_output_eth_tx[15]_i_7_n_0 ),
        .O(\s_output_eth_tx[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \s_output_eth_tx[15]_i_3 
       (.I0(write_output[6]),
        .I1(write_output[11]),
        .I2(write_output[5]),
        .I3(write_output[28]),
        .I4(write_output[25]),
        .I5(write_output[22]),
        .O(\s_output_eth_tx[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \s_output_eth_tx[15]_i_4 
       (.I0(write_output[21]),
        .I1(write_output[14]),
        .I2(write_output[18]),
        .I3(write_output[19]),
        .I4(write_output[24]),
        .I5(write_output[20]),
        .O(\s_output_eth_tx[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \s_output_eth_tx[15]_i_5 
       (.I0(write_output[15]),
        .I1(write_output[12]),
        .I2(write_output[3]),
        .I3(write_output[29]),
        .I4(write_output[26]),
        .I5(write_output[30]),
        .O(\s_output_eth_tx[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \s_output_eth_tx[15]_i_6 
       (.I0(write_output[17]),
        .I1(write_output[4]),
        .I2(write_output[1]),
        .I3(write_output[23]),
        .I4(write_output[7]),
        .I5(write_output[8]),
        .O(\s_output_eth_tx[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \s_output_eth_tx[15]_i_7 
       (.I0(write_output[31]),
        .I1(write_output[27]),
        .I2(write_output[16]),
        .I3(write_output[9]),
        .I4(write_output[10]),
        .I5(write_output[13]),
        .O(\s_output_eth_tx[15]_i_7_n_0 ));
  FDRE \s_output_eth_tx_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(E),
        .D(write_value[0]),
        .Q(output_eth_tx[0]),
        .R(1'b0));
  FDRE \s_output_eth_tx_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(E),
        .D(write_value[10]),
        .Q(output_eth_tx[10]),
        .R(1'b0));
  FDRE \s_output_eth_tx_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(E),
        .D(write_value[11]),
        .Q(output_eth_tx[11]),
        .R(1'b0));
  FDRE \s_output_eth_tx_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(E),
        .D(write_value[12]),
        .Q(output_eth_tx[12]),
        .R(1'b0));
  FDRE \s_output_eth_tx_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(E),
        .D(write_value[13]),
        .Q(output_eth_tx[13]),
        .R(1'b0));
  FDRE \s_output_eth_tx_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(E),
        .D(write_value[14]),
        .Q(output_eth_tx[14]),
        .R(1'b0));
  FDRE \s_output_eth_tx_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(E),
        .D(write_value[15]),
        .Q(output_eth_tx[15]),
        .R(1'b0));
  FDRE \s_output_eth_tx_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(E),
        .D(write_value[1]),
        .Q(output_eth_tx[1]),
        .R(1'b0));
  FDRE \s_output_eth_tx_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(E),
        .D(write_value[2]),
        .Q(output_eth_tx[2]),
        .R(1'b0));
  FDRE \s_output_eth_tx_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(E),
        .D(write_value[3]),
        .Q(output_eth_tx[3]),
        .R(1'b0));
  FDRE \s_output_eth_tx_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(E),
        .D(write_value[4]),
        .Q(output_eth_tx[4]),
        .R(1'b0));
  FDRE \s_output_eth_tx_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(E),
        .D(write_value[5]),
        .Q(output_eth_tx[5]),
        .R(1'b0));
  FDRE \s_output_eth_tx_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(E),
        .D(write_value[6]),
        .Q(output_eth_tx[6]),
        .R(1'b0));
  FDRE \s_output_eth_tx_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(E),
        .D(write_value[7]),
        .Q(output_eth_tx[7]),
        .R(1'b0));
  FDRE \s_output_eth_tx_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(E),
        .D(write_value[8]),
        .Q(output_eth_tx[8]),
        .R(1'b0));
  FDRE \s_output_eth_tx_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(E),
        .D(write_value[9]),
        .Q(output_eth_tx[9]),
        .R(1'b0));
  FDRE \s_output_eth_tx_stb_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(S_TX_ACK_reg),
        .Q(OUTPUT_ETH_TX_STB),
        .R(INTERNAL_RST_reg));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \s_output_rs232_tx[31]_i_1__0 
       (.I0(\s_output_eth_tx[15]_i_2_n_0 ),
        .I1(write_output[2]),
        .I2(write_output[0]),
        .I3(state[2]),
        .I4(state[1]),
        .I5(state[0]),
        .O(\s_output_rs232_tx_reg[0]_0 ));
  FDRE \s_output_rs232_tx_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[0]),
        .Q(\result_reg[31]_1 [0]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[10]),
        .Q(\result_reg[31]_1 [10]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[11]),
        .Q(\result_reg[31]_1 [11]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[12]),
        .Q(\result_reg[31]_1 [12]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[13]),
        .Q(\result_reg[31]_1 [13]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[14]),
        .Q(\result_reg[31]_1 [14]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[15]),
        .Q(\result_reg[31]_1 [15]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[16]),
        .Q(\result_reg[31]_1 [16]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[17]),
        .Q(\result_reg[31]_1 [17]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[18]),
        .Q(\result_reg[31]_1 [18]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[19]),
        .Q(\result_reg[31]_1 [19]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[1]),
        .Q(\result_reg[31]_1 [1]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[20]),
        .Q(\result_reg[31]_1 [20]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[21]),
        .Q(\result_reg[31]_1 [21]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[22]),
        .Q(\result_reg[31]_1 [22]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[23]),
        .Q(\result_reg[31]_1 [23]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[24]),
        .Q(\result_reg[31]_1 [24]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[25]),
        .Q(\result_reg[31]_1 [25]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[26]),
        .Q(\result_reg[31]_1 [26]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[27]),
        .Q(\result_reg[31]_1 [27]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[28]),
        .Q(\result_reg[31]_1 [28]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[29]),
        .Q(\result_reg[31]_1 [29]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[2]),
        .Q(\result_reg[31]_1 [2]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[30]),
        .Q(\result_reg[31]_1 [30]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[31]),
        .Q(\result_reg[31]_1 [31]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[3]),
        .Q(\result_reg[31]_1 [3]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[4]),
        .Q(\result_reg[31]_1 [4]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[5]),
        .Q(\result_reg[31]_1 [5]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[6]),
        .Q(\result_reg[31]_1 [6]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[7]),
        .Q(\result_reg[31]_1 [7]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[8]),
        .Q(\result_reg[31]_1 [8]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[9]),
        .Q(\result_reg[31]_1 [9]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_stb_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\s_input_in2_ack_reg[0] ),
        .Q(wire_139862652898552_stb),
        .R(INTERNAL_RST_reg));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \s_output_socket[31]_i_1__0 
       (.I0(\s_output_eth_tx[15]_i_2_n_0 ),
        .I1(write_output[2]),
        .I2(write_output[0]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(\s_output_socket_reg[0]_0 ));
  FDRE \s_output_socket_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[0]),
        .Q(\result_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \s_output_socket_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[10]),
        .Q(\result_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \s_output_socket_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[11]),
        .Q(\result_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \s_output_socket_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[12]),
        .Q(\result_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \s_output_socket_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[13]),
        .Q(\result_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \s_output_socket_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[14]),
        .Q(\result_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \s_output_socket_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[15]),
        .Q(\result_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \s_output_socket_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[16]),
        .Q(\result_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \s_output_socket_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[17]),
        .Q(\result_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \s_output_socket_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[18]),
        .Q(\result_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \s_output_socket_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[19]),
        .Q(\result_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \s_output_socket_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[1]),
        .Q(\result_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \s_output_socket_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[20]),
        .Q(\result_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \s_output_socket_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[21]),
        .Q(\result_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \s_output_socket_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[22]),
        .Q(\result_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \s_output_socket_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[23]),
        .Q(\result_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \s_output_socket_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[24]),
        .Q(\result_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \s_output_socket_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[25]),
        .Q(\result_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \s_output_socket_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[26]),
        .Q(\result_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \s_output_socket_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[27]),
        .Q(\result_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \s_output_socket_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[28]),
        .Q(\result_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \s_output_socket_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[29]),
        .Q(\result_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \s_output_socket_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[2]),
        .Q(\result_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \s_output_socket_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[30]),
        .Q(\result_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \s_output_socket_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[31]),
        .Q(\result_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \s_output_socket_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[3]),
        .Q(\result_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \s_output_socket_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[4]),
        .Q(\result_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \s_output_socket_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[5]),
        .Q(\result_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \s_output_socket_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[6]),
        .Q(\result_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \s_output_socket_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[7]),
        .Q(\result_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \s_output_socket_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[8]),
        .Q(\result_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \s_output_socket_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_socket_reg[0]_0 ),
        .D(write_value[9]),
        .Q(\result_reg[31]_0 [9]),
        .R(1'b0));
  FDRE \s_output_socket_stb_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\s_input_socket_ack_reg[0]_0 ),
        .Q(wire_139862652897760_stb),
        .R(INTERNAL_RST_reg));
  LUT4 #(
    .INIT(16'hBFF0)) 
    \state[0]_i_1__1 
       (.I0(state[2]),
        .I1(\state[0]_i_2__1_n_0 ),
        .I2(\state[2]_i_3__1_n_0 ),
        .I3(state[0]),
        .O(\state[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFDFFFFFD7FFFD5DF)) 
    \state[0]_i_2__1 
       (.I0(state[1]),
        .I1(\timer_reg[0]_0 ),
        .I2(Q[1]),
        .I3(opcode_2[3]),
        .I4(opcode_2[0]),
        .I5(opcode_2[4]),
        .O(\state[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFF8FFFFFFFFF0000)) 
    \state[1]_i_1__1 
       (.I0(opcode_2[4]),
        .I1(\state[1]_i_2__0_n_0 ),
        .I2(state[0]),
        .I3(state[2]),
        .I4(\state[2]_i_3__1_n_0 ),
        .I5(state[1]),
        .O(\state[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h1200)) 
    \state[1]_i_2__0 
       (.I0(opcode_2[0]),
        .I1(Q[1]),
        .I2(\timer_reg[0]_0 ),
        .I3(opcode_2[3]),
        .O(\state[1]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h00FF8000)) 
    \state[2]_i_1__1 
       (.I0(\state[2]_i_2__1_n_0 ),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\state[2]_i_3__1_n_0 ),
        .I4(state[2]),
        .O(\state[2]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h42081000)) 
    \state[2]_i_2__1 
       (.I0(opcode_2[4]),
        .I1(opcode_2[0]),
        .I2(Q[1]),
        .I3(\timer_reg[0]_0 ),
        .I4(opcode_2[3]),
        .O(\state[2]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h55555555F3FFFF00)) 
    \state[2]_i_3__1 
       (.I0(\state[2]_i_4__1_n_0 ),
        .I1(\state[2]_i_5__1_n_0 ),
        .I2(\state[2]_i_6__1_n_0 ),
        .I3(state[1]),
        .I4(state[0]),
        .I5(state[2]),
        .O(\state[2]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hDDD000D0DDD0DDD0)) 
    \state[2]_i_4__1 
       (.I0(\s_output_eth_tx[15]_i_2_n_0 ),
        .I1(\state[2]_i_7__0_n_0 ),
        .I2(\timer[31]_i_4_n_0 ),
        .I3(state[1]),
        .I4(state[0]),
        .I5(\result[31]_i_3__1_n_0 ),
        .O(\state[2]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFBFBBEABBEF)) 
    \state[2]_i_5__1 
       (.I0(Q[1]),
        .I1(opcode_2[3]),
        .I2(opcode_2[4]),
        .I3(\timer_reg[0]_0 ),
        .I4(\state[2]_i_8__0_n_0 ),
        .I5(opcode_2[0]),
        .O(\state[2]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000C3370000)) 
    \state[2]_i_6__1 
       (.I0(\program_counter[15]_i_3_n_0 ),
        .I1(opcode_2[3]),
        .I2(\timer_reg[0]_0 ),
        .I3(opcode_2[0]),
        .I4(Q[1]),
        .I5(opcode_2[4]),
        .O(\state[2]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAACC0F)) 
    \state[2]_i_7__0 
       (.I0(\s_input_in2_ack_reg[0]_0 ),
        .I1(\state[2]_i_9__0_n_0 ),
        .I2(TX_WRITE0),
        .I3(write_output[0]),
        .I4(write_output[2]),
        .I5(\program_counter[15]_i_15_n_0 ),
        .O(\state[2]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \state[2]_i_8__0 
       (.I0(opcode_2[3]),
        .I1(\program_counter[15]_i_10_n_0 ),
        .I2(\program_counter[15]_i_8_n_0 ),
        .I3(\program_counter[15]_i_9_n_0 ),
        .O(\state[2]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \state[2]_i_9__0 
       (.I0(wire_139862652897760_stb),
        .I1(wire_139862652897760_ack),
        .O(\state[2]_i_9__0_n_0 ));
  FDSE \state_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_0 ),
        .Q(state[0]),
        .S(INTERNAL_RST_reg));
  FDRE \state_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_0 ),
        .Q(state[1]),
        .R(INTERNAL_RST_reg));
  FDRE \state_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\state[2]_i_1__1_n_0 ),
        .Q(state[2]),
        .R(INTERNAL_RST_reg));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \timer[0]_i_1 
       (.I0(\write_output[0]_i_1__0_n_0 ),
        .I1(timer[0]),
        .I2(state[2]),
        .O(p_1_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \timer[10]_i_1 
       (.I0(timer0[10]),
        .I1(state[2]),
        .I2(\write_output[10]_i_1__0_n_0 ),
        .O(p_1_in__0[10]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \timer[11]_i_1 
       (.I0(timer0[11]),
        .I1(state[2]),
        .I2(\write_output[11]_i_1__0_n_0 ),
        .O(p_1_in__0[11]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \timer[12]_i_1 
       (.I0(timer0[12]),
        .I1(state[2]),
        .I2(\write_output[12]_i_1__0_n_0 ),
        .O(p_1_in__0[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[12]_i_3 
       (.I0(timer[12]),
        .O(\timer[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[12]_i_4 
       (.I0(timer[11]),
        .O(\timer[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[12]_i_5 
       (.I0(timer[10]),
        .O(\timer[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[12]_i_6 
       (.I0(timer[9]),
        .O(\timer[12]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \timer[13]_i_1 
       (.I0(timer0[13]),
        .I1(state[2]),
        .I2(\write_output[13]_i_1__0_n_0 ),
        .O(p_1_in__0[13]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \timer[14]_i_1 
       (.I0(timer0[14]),
        .I1(state[2]),
        .I2(\write_output[14]_i_1__0_n_0 ),
        .O(p_1_in__0[14]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \timer[15]_i_1 
       (.I0(timer0[15]),
        .I1(state[2]),
        .I2(\write_output[15]_i_1__0_n_0 ),
        .O(p_1_in__0[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \timer[16]_i_1 
       (.I0(timer0[16]),
        .I1(state[2]),
        .I2(result[16]),
        .I3(operand_a1),
        .I4(register_a[16]),
        .O(p_1_in__0[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[16]_i_3 
       (.I0(timer[16]),
        .O(\timer[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[16]_i_4 
       (.I0(timer[15]),
        .O(\timer[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[16]_i_5 
       (.I0(timer[14]),
        .O(\timer[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[16]_i_6 
       (.I0(timer[13]),
        .O(\timer[16]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \timer[17]_i_1 
       (.I0(timer0[17]),
        .I1(state[2]),
        .I2(result[17]),
        .I3(operand_a1),
        .I4(register_a[17]),
        .O(p_1_in__0[17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \timer[18]_i_1 
       (.I0(timer0[18]),
        .I1(state[2]),
        .I2(result[18]),
        .I3(operand_a1),
        .I4(register_a[18]),
        .O(p_1_in__0[18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \timer[19]_i_1 
       (.I0(timer0[19]),
        .I1(state[2]),
        .I2(result[19]),
        .I3(operand_a1),
        .I4(register_a[19]),
        .O(p_1_in__0[19]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \timer[1]_i_1 
       (.I0(timer0[1]),
        .I1(state[2]),
        .I2(\write_output[1]_i_1__0_n_0 ),
        .O(p_1_in__0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \timer[20]_i_1 
       (.I0(timer0[20]),
        .I1(state[2]),
        .I2(result[20]),
        .I3(operand_a1),
        .I4(register_a[20]),
        .O(p_1_in__0[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[20]_i_3 
       (.I0(timer[20]),
        .O(\timer[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[20]_i_4 
       (.I0(timer[19]),
        .O(\timer[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[20]_i_5 
       (.I0(timer[18]),
        .O(\timer[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[20]_i_6 
       (.I0(timer[17]),
        .O(\timer[20]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \timer[21]_i_1 
       (.I0(timer0[21]),
        .I1(state[2]),
        .I2(result[21]),
        .I3(operand_a1),
        .I4(register_a[21]),
        .O(p_1_in__0[21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \timer[22]_i_1 
       (.I0(timer0[22]),
        .I1(state[2]),
        .I2(result[22]),
        .I3(operand_a1),
        .I4(register_a[22]),
        .O(p_1_in__0[22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \timer[23]_i_1 
       (.I0(timer0[23]),
        .I1(state[2]),
        .I2(result[23]),
        .I3(operand_a1),
        .I4(register_a[23]),
        .O(p_1_in__0[23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \timer[24]_i_1 
       (.I0(timer0[24]),
        .I1(state[2]),
        .I2(result[24]),
        .I3(operand_a1),
        .I4(register_a[24]),
        .O(p_1_in__0[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[24]_i_3 
       (.I0(timer[24]),
        .O(\timer[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[24]_i_4 
       (.I0(timer[23]),
        .O(\timer[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[24]_i_5 
       (.I0(timer[22]),
        .O(\timer[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[24]_i_6 
       (.I0(timer[21]),
        .O(\timer[24]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \timer[25]_i_1 
       (.I0(timer0[25]),
        .I1(state[2]),
        .I2(result[25]),
        .I3(operand_a1),
        .I4(register_a[25]),
        .O(p_1_in__0[25]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \timer[26]_i_1 
       (.I0(timer0[26]),
        .I1(state[2]),
        .I2(result[26]),
        .I3(operand_a1),
        .I4(register_a[26]),
        .O(p_1_in__0[26]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \timer[27]_i_1 
       (.I0(timer0[27]),
        .I1(state[2]),
        .I2(result[27]),
        .I3(operand_a1),
        .I4(register_a[27]),
        .O(p_1_in__0[27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \timer[28]_i_1 
       (.I0(timer0[28]),
        .I1(state[2]),
        .I2(result[28]),
        .I3(operand_a1),
        .I4(register_a[28]),
        .O(p_1_in__0[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[28]_i_3 
       (.I0(timer[28]),
        .O(\timer[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[28]_i_4 
       (.I0(timer[27]),
        .O(\timer[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[28]_i_5 
       (.I0(timer[26]),
        .O(\timer[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[28]_i_6 
       (.I0(timer[25]),
        .O(\timer[28]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \timer[29]_i_1 
       (.I0(timer0[29]),
        .I1(state[2]),
        .I2(result[29]),
        .I3(operand_a1),
        .I4(register_a[29]),
        .O(p_1_in__0[29]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \timer[2]_i_1 
       (.I0(timer0[2]),
        .I1(state[2]),
        .I2(\write_output[2]_i_1__0_n_0 ),
        .O(p_1_in__0[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \timer[30]_i_1 
       (.I0(timer0[30]),
        .I1(state[2]),
        .I2(result[30]),
        .I3(operand_a1),
        .I4(register_a[30]),
        .O(p_1_in__0[30]));
  LUT6 #(
    .INIT(64'h00FF800000008000)) 
    \timer[31]_i_1 
       (.I0(opcode_2[0]),
        .I1(\timer_reg[0]_0 ),
        .I2(\timer[31]_i_3_n_0 ),
        .I3(state[1]),
        .I4(state[2]),
        .I5(\timer[31]_i_4_n_0 ),
        .O(\timer[31]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[31]_i_10 
       (.I0(timer[29]),
        .O(\timer[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \timer[31]_i_11 
       (.I0(timer[31]),
        .I1(timer[30]),
        .I2(timer[11]),
        .I3(timer[8]),
        .I4(timer[10]),
        .I5(timer[9]),
        .O(\timer[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \timer[31]_i_12 
       (.I0(timer[25]),
        .I1(timer[26]),
        .I2(timer[29]),
        .I3(timer[28]),
        .I4(timer[27]),
        .I5(timer[24]),
        .O(\timer[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \timer[31]_i_13 
       (.I0(timer[4]),
        .I1(timer[7]),
        .I2(timer[1]),
        .I3(timer[0]),
        .I4(timer[3]),
        .I5(timer[2]),
        .O(\timer[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \timer[31]_i_14 
       (.I0(timer[12]),
        .I1(timer[13]),
        .I2(timer[6]),
        .I3(timer[5]),
        .I4(timer[15]),
        .I5(timer[14]),
        .O(\timer[31]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \timer[31]_i_2 
       (.I0(timer0[31]),
        .I1(state[2]),
        .I2(p_1_in),
        .O(p_1_in__0[31]));
  LUT4 #(
    .INIT(16'h4000)) 
    \timer[31]_i_3 
       (.I0(opcode_2[4]),
        .I1(Q[1]),
        .I2(opcode_2[3]),
        .I3(state[0]),
        .O(\timer[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAA2AAAA)) 
    \timer[31]_i_4 
       (.I0(state[0]),
        .I1(\timer[31]_i_6_n_0 ),
        .I2(timer[23]),
        .I3(timer[20]),
        .I4(\timer[31]_i_7_n_0 ),
        .O(\timer[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \timer[31]_i_6 
       (.I0(\timer[31]_i_11_n_0 ),
        .I1(\timer[31]_i_12_n_0 ),
        .I2(\timer[31]_i_13_n_0 ),
        .I3(\timer[31]_i_14_n_0 ),
        .O(\timer[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \timer[31]_i_7 
       (.I0(timer[22]),
        .I1(timer[21]),
        .I2(timer[19]),
        .I3(timer[18]),
        .I4(timer[17]),
        .I5(timer[16]),
        .O(\timer[31]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[31]_i_8 
       (.I0(timer[31]),
        .O(\timer[31]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[31]_i_9 
       (.I0(timer[30]),
        .O(\timer[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \timer[3]_i_1 
       (.I0(timer0[3]),
        .I1(state[2]),
        .I2(\write_output[3]_i_1__0_n_0 ),
        .O(p_1_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \timer[4]_i_1 
       (.I0(timer0[4]),
        .I1(state[2]),
        .I2(\write_output[4]_i_1__0_n_0 ),
        .O(p_1_in__0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[4]_i_3 
       (.I0(timer[4]),
        .O(\timer[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[4]_i_4 
       (.I0(timer[3]),
        .O(\timer[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[4]_i_5 
       (.I0(timer[2]),
        .O(\timer[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[4]_i_6 
       (.I0(timer[1]),
        .O(\timer[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \timer[5]_i_1 
       (.I0(timer0[5]),
        .I1(state[2]),
        .I2(\write_output[5]_i_1__0_n_0 ),
        .O(p_1_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \timer[6]_i_1 
       (.I0(timer0[6]),
        .I1(state[2]),
        .I2(\write_output[6]_i_1__0_n_0 ),
        .O(p_1_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \timer[7]_i_1 
       (.I0(timer0[7]),
        .I1(state[2]),
        .I2(\write_output[7]_i_1__0_n_0 ),
        .O(p_1_in__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \timer[8]_i_1 
       (.I0(timer0[8]),
        .I1(state[2]),
        .I2(\write_output[8]_i_1__0_n_0 ),
        .O(p_1_in__0[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[8]_i_3 
       (.I0(timer[8]),
        .O(\timer[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[8]_i_4 
       (.I0(timer[7]),
        .O(\timer[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[8]_i_5 
       (.I0(timer[6]),
        .O(\timer[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[8]_i_6 
       (.I0(timer[5]),
        .O(\timer[8]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \timer[9]_i_1 
       (.I0(timer0[9]),
        .I1(state[2]),
        .I2(\write_output[9]_i_1__0_n_0 ),
        .O(p_1_in__0[9]));
  FDRE \timer_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[0]),
        .Q(timer[0]),
        .R(INTERNAL_RST_reg));
  FDRE \timer_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[10]),
        .Q(timer[10]),
        .R(INTERNAL_RST_reg));
  FDRE \timer_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[11]),
        .Q(timer[11]),
        .R(INTERNAL_RST_reg));
  FDRE \timer_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[12]),
        .Q(timer[12]),
        .R(INTERNAL_RST_reg));
  CARRY4 \timer_reg[12]_i_2 
       (.CI(\timer_reg[8]_i_2_n_0 ),
        .CO({\timer_reg[12]_i_2_n_0 ,\NLW_timer_reg[12]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(timer[12:9]),
        .O(timer0[12:9]),
        .S({\timer[12]_i_3_n_0 ,\timer[12]_i_4_n_0 ,\timer[12]_i_5_n_0 ,\timer[12]_i_6_n_0 }));
  FDRE \timer_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[13]),
        .Q(timer[13]),
        .R(INTERNAL_RST_reg));
  FDRE \timer_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[14]),
        .Q(timer[14]),
        .R(INTERNAL_RST_reg));
  FDRE \timer_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[15]),
        .Q(timer[15]),
        .R(INTERNAL_RST_reg));
  FDRE \timer_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[16]),
        .Q(timer[16]),
        .R(INTERNAL_RST_reg));
  CARRY4 \timer_reg[16]_i_2 
       (.CI(\timer_reg[12]_i_2_n_0 ),
        .CO({\timer_reg[16]_i_2_n_0 ,\NLW_timer_reg[16]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(timer[16:13]),
        .O(timer0[16:13]),
        .S({\timer[16]_i_3_n_0 ,\timer[16]_i_4_n_0 ,\timer[16]_i_5_n_0 ,\timer[16]_i_6_n_0 }));
  FDRE \timer_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[17]),
        .Q(timer[17]),
        .R(INTERNAL_RST_reg));
  FDRE \timer_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[18]),
        .Q(timer[18]),
        .R(INTERNAL_RST_reg));
  FDRE \timer_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[19]),
        .Q(timer[19]),
        .R(INTERNAL_RST_reg));
  FDRE \timer_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[1]),
        .Q(timer[1]),
        .R(INTERNAL_RST_reg));
  FDRE \timer_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[20]),
        .Q(timer[20]),
        .R(INTERNAL_RST_reg));
  CARRY4 \timer_reg[20]_i_2 
       (.CI(\timer_reg[16]_i_2_n_0 ),
        .CO({\timer_reg[20]_i_2_n_0 ,\NLW_timer_reg[20]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(timer[20:17]),
        .O(timer0[20:17]),
        .S({\timer[20]_i_3_n_0 ,\timer[20]_i_4_n_0 ,\timer[20]_i_5_n_0 ,\timer[20]_i_6_n_0 }));
  FDRE \timer_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[21]),
        .Q(timer[21]),
        .R(INTERNAL_RST_reg));
  FDRE \timer_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[22]),
        .Q(timer[22]),
        .R(INTERNAL_RST_reg));
  FDRE \timer_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[23]),
        .Q(timer[23]),
        .R(INTERNAL_RST_reg));
  FDRE \timer_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[24]),
        .Q(timer[24]),
        .R(INTERNAL_RST_reg));
  CARRY4 \timer_reg[24]_i_2 
       (.CI(\timer_reg[20]_i_2_n_0 ),
        .CO({\timer_reg[24]_i_2_n_0 ,\NLW_timer_reg[24]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(timer[24:21]),
        .O(timer0[24:21]),
        .S({\timer[24]_i_3_n_0 ,\timer[24]_i_4_n_0 ,\timer[24]_i_5_n_0 ,\timer[24]_i_6_n_0 }));
  FDRE \timer_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[25]),
        .Q(timer[25]),
        .R(INTERNAL_RST_reg));
  FDRE \timer_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[26]),
        .Q(timer[26]),
        .R(INTERNAL_RST_reg));
  FDRE \timer_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[27]),
        .Q(timer[27]),
        .R(INTERNAL_RST_reg));
  FDRE \timer_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[28]),
        .Q(timer[28]),
        .R(INTERNAL_RST_reg));
  CARRY4 \timer_reg[28]_i_2 
       (.CI(\timer_reg[24]_i_2_n_0 ),
        .CO({\timer_reg[28]_i_2_n_0 ,\NLW_timer_reg[28]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(timer[28:25]),
        .O(timer0[28:25]),
        .S({\timer[28]_i_3_n_0 ,\timer[28]_i_4_n_0 ,\timer[28]_i_5_n_0 ,\timer[28]_i_6_n_0 }));
  FDRE \timer_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[29]),
        .Q(timer[29]),
        .R(INTERNAL_RST_reg));
  FDRE \timer_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[2]),
        .Q(timer[2]),
        .R(INTERNAL_RST_reg));
  FDRE \timer_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[30]),
        .Q(timer[30]),
        .R(INTERNAL_RST_reg));
  FDRE \timer_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[31]),
        .Q(timer[31]),
        .R(INTERNAL_RST_reg));
  CARRY4 \timer_reg[31]_i_5 
       (.CI(\timer_reg[28]_i_2_n_0 ),
        .CO(\NLW_timer_reg[31]_i_5_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,timer[30:29]}),
        .O({\NLW_timer_reg[31]_i_5_O_UNCONNECTED [3],timer0[31:29]}),
        .S({1'b0,\timer[31]_i_8_n_0 ,\timer[31]_i_9_n_0 ,\timer[31]_i_10_n_0 }));
  FDRE \timer_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[3]),
        .Q(timer[3]),
        .R(INTERNAL_RST_reg));
  FDRE \timer_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[4]),
        .Q(timer[4]),
        .R(INTERNAL_RST_reg));
  CARRY4 \timer_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\timer_reg[4]_i_2_n_0 ,\NLW_timer_reg[4]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(timer[0]),
        .DI(timer[4:1]),
        .O(timer0[4:1]),
        .S({\timer[4]_i_3_n_0 ,\timer[4]_i_4_n_0 ,\timer[4]_i_5_n_0 ,\timer[4]_i_6_n_0 }));
  FDRE \timer_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[5]),
        .Q(timer[5]),
        .R(INTERNAL_RST_reg));
  FDRE \timer_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[6]),
        .Q(timer[6]),
        .R(INTERNAL_RST_reg));
  FDRE \timer_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[7]),
        .Q(timer[7]),
        .R(INTERNAL_RST_reg));
  FDRE \timer_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[8]),
        .Q(timer[8]),
        .R(INTERNAL_RST_reg));
  CARRY4 \timer_reg[8]_i_2 
       (.CI(\timer_reg[4]_i_2_n_0 ),
        .CO({\timer_reg[8]_i_2_n_0 ,\NLW_timer_reg[8]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(timer[8:5]),
        .O(timer0[8:5]),
        .S({\timer[8]_i_3_n_0 ,\timer[8]_i_4_n_0 ,\timer[8]_i_5_n_0 ,\timer[8]_i_6_n_0 }));
  FDRE \timer_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[9]),
        .Q(timer[9]),
        .R(INTERNAL_RST_reg));
  FDRE write_enable_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\result[31]_i_1__1_n_0 ),
        .Q(write_enable),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[0]_i_1__0 
       (.I0(result[0]),
        .I1(operand_a1),
        .I2(register_a[0]),
        .O(\write_output[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[10]_i_1__0 
       (.I0(result[10]),
        .I1(operand_a1),
        .I2(register_a[10]),
        .O(\write_output[10]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[11]_i_1__0 
       (.I0(result[11]),
        .I1(operand_a1),
        .I2(register_a[11]),
        .O(\write_output[11]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[12]_i_1__0 
       (.I0(result[12]),
        .I1(operand_a1),
        .I2(register_a[12]),
        .O(\write_output[12]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[13]_i_1__0 
       (.I0(result[13]),
        .I1(operand_a1),
        .I2(register_a[13]),
        .O(\write_output[13]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[14]_i_1__0 
       (.I0(result[14]),
        .I1(operand_a1),
        .I2(register_a[14]),
        .O(\write_output[14]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[15]_i_1__0 
       (.I0(result[15]),
        .I1(operand_a1),
        .I2(register_a[15]),
        .O(\write_output[15]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[16]_i_1__0 
       (.I0(result[16]),
        .I1(operand_a1),
        .I2(register_a[16]),
        .O(\write_output[16]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[17]_i_1__0 
       (.I0(result[17]),
        .I1(operand_a1),
        .I2(register_a[17]),
        .O(\write_output[17]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[18]_i_1__0 
       (.I0(result[18]),
        .I1(operand_a1),
        .I2(register_a[18]),
        .O(\write_output[18]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[19]_i_1__0 
       (.I0(result[19]),
        .I1(operand_a1),
        .I2(register_a[19]),
        .O(\write_output[19]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[1]_i_1__0 
       (.I0(result[1]),
        .I1(operand_a1),
        .I2(register_a[1]),
        .O(\write_output[1]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[20]_i_1__0 
       (.I0(result[20]),
        .I1(operand_a1),
        .I2(register_a[20]),
        .O(\write_output[20]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[21]_i_1__0 
       (.I0(result[21]),
        .I1(operand_a1),
        .I2(register_a[21]),
        .O(\write_output[21]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[22]_i_1__0 
       (.I0(result[22]),
        .I1(operand_a1),
        .I2(register_a[22]),
        .O(\write_output[22]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[23]_i_1__0 
       (.I0(result[23]),
        .I1(operand_a1),
        .I2(register_a[23]),
        .O(\write_output[23]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[24]_i_1__0 
       (.I0(result[24]),
        .I1(operand_a1),
        .I2(register_a[24]),
        .O(\write_output[24]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[25]_i_1__0 
       (.I0(result[25]),
        .I1(operand_a1),
        .I2(register_a[25]),
        .O(\write_output[25]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[26]_i_1__0 
       (.I0(result[26]),
        .I1(operand_a1),
        .I2(register_a[26]),
        .O(\write_output[26]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[27]_i_1__0 
       (.I0(result[27]),
        .I1(operand_a1),
        .I2(register_a[27]),
        .O(\write_output[27]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[28]_i_1__0 
       (.I0(result[28]),
        .I1(operand_a1),
        .I2(register_a[28]),
        .O(\write_output[28]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[29]_i_1__0 
       (.I0(result[29]),
        .I1(operand_a1),
        .I2(register_a[29]),
        .O(\write_output[29]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[2]_i_1__0 
       (.I0(result[2]),
        .I1(operand_a1),
        .I2(register_a[2]),
        .O(\write_output[2]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[30]_i_1__0 
       (.I0(result[30]),
        .I1(operand_a1),
        .I2(register_a[30]),
        .O(\write_output[30]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \write_output[31]_i_1__1 
       (.I0(Q[1]),
        .I1(\address_z_3[3]_i_1__1_n_0 ),
        .I2(\timer_reg[0]_0 ),
        .I3(opcode_2[0]),
        .I4(opcode_2[4]),
        .I5(opcode_2[3]),
        .O(\write_output[31]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[31]_i_2__0 
       (.I0(result[31]),
        .I1(operand_a1),
        .I2(register_a[31]),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'h2002000000002002)) 
    \write_output[31]_i_3__0 
       (.I0(write_enable),
        .I1(\write_output[31]_i_4__0_n_0 ),
        .I2(address_a_2[0]),
        .I3(address_z_3[0]),
        .I4(address_a_2[3]),
        .I5(address_z_3[3]),
        .O(operand_a1));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \write_output[31]_i_4__0 
       (.I0(address_a_2[2]),
        .I1(address_z_3[2]),
        .I2(address_a_2[1]),
        .I3(address_z_3[1]),
        .O(\write_output[31]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[3]_i_1__0 
       (.I0(result[3]),
        .I1(operand_a1),
        .I2(register_a[3]),
        .O(\write_output[3]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[4]_i_1__0 
       (.I0(result[4]),
        .I1(operand_a1),
        .I2(register_a[4]),
        .O(\write_output[4]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[5]_i_1__0 
       (.I0(result[5]),
        .I1(operand_a1),
        .I2(register_a[5]),
        .O(\write_output[5]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[6]_i_1__0 
       (.I0(result[6]),
        .I1(operand_a1),
        .I2(register_a[6]),
        .O(\write_output[6]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[7]_i_1__0 
       (.I0(result[7]),
        .I1(operand_a1),
        .I2(register_a[7]),
        .O(\write_output[7]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[8]_i_1__0 
       (.I0(result[8]),
        .I1(operand_a1),
        .I2(register_a[8]),
        .O(\write_output[8]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[9]_i_1__0 
       (.I0(result[9]),
        .I1(operand_a1),
        .I2(register_a[9]),
        .O(\write_output[9]_i_1__0_n_0 ));
  FDRE \write_output_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(\write_output[0]_i_1__0_n_0 ),
        .Q(write_output[0]),
        .R(1'b0));
  FDRE \write_output_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(\write_output[10]_i_1__0_n_0 ),
        .Q(write_output[10]),
        .R(1'b0));
  FDRE \write_output_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(\write_output[11]_i_1__0_n_0 ),
        .Q(write_output[11]),
        .R(1'b0));
  FDRE \write_output_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(\write_output[12]_i_1__0_n_0 ),
        .Q(write_output[12]),
        .R(1'b0));
  FDRE \write_output_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(\write_output[13]_i_1__0_n_0 ),
        .Q(write_output[13]),
        .R(1'b0));
  FDRE \write_output_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(\write_output[14]_i_1__0_n_0 ),
        .Q(write_output[14]),
        .R(1'b0));
  FDRE \write_output_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(\write_output[15]_i_1__0_n_0 ),
        .Q(write_output[15]),
        .R(1'b0));
  FDRE \write_output_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(\write_output[16]_i_1__0_n_0 ),
        .Q(write_output[16]),
        .R(1'b0));
  FDRE \write_output_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(\write_output[17]_i_1__0_n_0 ),
        .Q(write_output[17]),
        .R(1'b0));
  FDRE \write_output_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(\write_output[18]_i_1__0_n_0 ),
        .Q(write_output[18]),
        .R(1'b0));
  FDRE \write_output_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(\write_output[19]_i_1__0_n_0 ),
        .Q(write_output[19]),
        .R(1'b0));
  FDRE \write_output_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(\write_output[1]_i_1__0_n_0 ),
        .Q(write_output[1]),
        .R(1'b0));
  FDRE \write_output_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(\write_output[20]_i_1__0_n_0 ),
        .Q(write_output[20]),
        .R(1'b0));
  FDRE \write_output_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(\write_output[21]_i_1__0_n_0 ),
        .Q(write_output[21]),
        .R(1'b0));
  FDRE \write_output_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(\write_output[22]_i_1__0_n_0 ),
        .Q(write_output[22]),
        .R(1'b0));
  FDRE \write_output_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(\write_output[23]_i_1__0_n_0 ),
        .Q(write_output[23]),
        .R(1'b0));
  FDRE \write_output_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(\write_output[24]_i_1__0_n_0 ),
        .Q(write_output[24]),
        .R(1'b0));
  FDRE \write_output_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(\write_output[25]_i_1__0_n_0 ),
        .Q(write_output[25]),
        .R(1'b0));
  FDRE \write_output_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(\write_output[26]_i_1__0_n_0 ),
        .Q(write_output[26]),
        .R(1'b0));
  FDRE \write_output_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(\write_output[27]_i_1__0_n_0 ),
        .Q(write_output[27]),
        .R(1'b0));
  FDRE \write_output_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(\write_output[28]_i_1__0_n_0 ),
        .Q(write_output[28]),
        .R(1'b0));
  FDRE \write_output_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(\write_output[29]_i_1__0_n_0 ),
        .Q(write_output[29]),
        .R(1'b0));
  FDRE \write_output_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(\write_output[2]_i_1__0_n_0 ),
        .Q(write_output[2]),
        .R(1'b0));
  FDRE \write_output_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(\write_output[30]_i_1__0_n_0 ),
        .Q(write_output[30]),
        .R(1'b0));
  FDRE \write_output_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(p_1_in),
        .Q(write_output[31]),
        .R(1'b0));
  FDRE \write_output_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(\write_output[3]_i_1__0_n_0 ),
        .Q(write_output[3]),
        .R(1'b0));
  FDRE \write_output_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(\write_output[4]_i_1__0_n_0 ),
        .Q(write_output[4]),
        .R(1'b0));
  FDRE \write_output_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(\write_output[5]_i_1__0_n_0 ),
        .Q(write_output[5]),
        .R(1'b0));
  FDRE \write_output_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(\write_output[6]_i_1__0_n_0 ),
        .Q(write_output[6]),
        .R(1'b0));
  FDRE \write_output_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(\write_output[7]_i_1__0_n_0 ),
        .Q(write_output[7]),
        .R(1'b0));
  FDRE \write_output_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(\write_output[8]_i_1__0_n_0 ),
        .Q(write_output[8]),
        .R(1'b0));
  FDRE \write_output_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(\write_output[9]_i_1__0_n_0 ),
        .Q(write_output[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[0]_i_1__1 
       (.I0(result[0]),
        .I1(operand_b1),
        .I2(register_b[0]),
        .O(store_data[0]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_value[10]_i_1__0 
       (.I0(result[10]),
        .I1(write_enable),
        .I2(\write_value[31]_i_2__0_n_0 ),
        .I3(\write_value[31]_i_3__0_n_0 ),
        .I4(register_b[10]),
        .O(store_data[10]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_value[11]_i_1__0 
       (.I0(result[11]),
        .I1(write_enable),
        .I2(\write_value[31]_i_2__0_n_0 ),
        .I3(\write_value[31]_i_3__0_n_0 ),
        .I4(register_b[11]),
        .O(store_data[11]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_value[12]_i_1__0 
       (.I0(result[12]),
        .I1(write_enable),
        .I2(\write_value[31]_i_2__0_n_0 ),
        .I3(\write_value[31]_i_3__0_n_0 ),
        .I4(register_b[12]),
        .O(store_data[12]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_value[13]_i_1__0 
       (.I0(result[13]),
        .I1(write_enable),
        .I2(\write_value[31]_i_2__0_n_0 ),
        .I3(\write_value[31]_i_3__0_n_0 ),
        .I4(register_b[13]),
        .O(store_data[13]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_value[14]_i_1__0 
       (.I0(result[14]),
        .I1(write_enable),
        .I2(\write_value[31]_i_2__0_n_0 ),
        .I3(\write_value[31]_i_3__0_n_0 ),
        .I4(register_b[14]),
        .O(store_data[14]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_value[15]_i_1__0 
       (.I0(result[15]),
        .I1(write_enable),
        .I2(\write_value[31]_i_2__0_n_0 ),
        .I3(\write_value[31]_i_3__0_n_0 ),
        .I4(register_b[15]),
        .O(store_data[15]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_value[16]_i_1__0 
       (.I0(result[16]),
        .I1(write_enable),
        .I2(\write_value[31]_i_2__0_n_0 ),
        .I3(\write_value[31]_i_3__0_n_0 ),
        .I4(register_b[16]),
        .O(store_data[16]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_value[17]_i_1__0 
       (.I0(result[17]),
        .I1(write_enable),
        .I2(\write_value[31]_i_2__0_n_0 ),
        .I3(\write_value[31]_i_3__0_n_0 ),
        .I4(register_b[17]),
        .O(store_data[17]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_value[18]_i_1__0 
       (.I0(result[18]),
        .I1(write_enable),
        .I2(\write_value[31]_i_2__0_n_0 ),
        .I3(\write_value[31]_i_3__0_n_0 ),
        .I4(register_b[18]),
        .O(store_data[18]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_value[19]_i_1__0 
       (.I0(result[19]),
        .I1(write_enable),
        .I2(\write_value[31]_i_2__0_n_0 ),
        .I3(\write_value[31]_i_3__0_n_0 ),
        .I4(register_b[19]),
        .O(store_data[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[1]_i_1__1 
       (.I0(result[1]),
        .I1(operand_b1),
        .I2(register_b[1]),
        .O(store_data[1]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_value[20]_i_1__0 
       (.I0(result[20]),
        .I1(write_enable),
        .I2(\write_value[31]_i_2__0_n_0 ),
        .I3(\write_value[31]_i_3__0_n_0 ),
        .I4(register_b[20]),
        .O(store_data[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[21]_i_1__0 
       (.I0(result[21]),
        .I1(operand_b1),
        .I2(register_b[21]),
        .O(store_data[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[22]_i_1__0 
       (.I0(result[22]),
        .I1(operand_b1),
        .I2(register_b[22]),
        .O(store_data[22]));
  LUT6 #(
    .INIT(64'h2002000000002002)) 
    \write_value[22]_i_2 
       (.I0(write_enable),
        .I1(\write_value[31]_i_2__0_n_0 ),
        .I2(address_z_3[0]),
        .I3(address_b_2[0]),
        .I4(address_z_3[3]),
        .I5(address_b_2[3]),
        .O(operand_b1));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_value[23]_i_1__0 
       (.I0(result[23]),
        .I1(write_enable),
        .I2(\write_value[31]_i_2__0_n_0 ),
        .I3(\write_value[31]_i_3__0_n_0 ),
        .I4(register_b[23]),
        .O(store_data[23]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_value[24]_i_1__0 
       (.I0(result[24]),
        .I1(write_enable),
        .I2(\write_value[31]_i_2__0_n_0 ),
        .I3(\write_value[31]_i_3__0_n_0 ),
        .I4(register_b[24]),
        .O(store_data[24]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_value[25]_i_1__0 
       (.I0(result[25]),
        .I1(write_enable),
        .I2(\write_value[31]_i_2__0_n_0 ),
        .I3(\write_value[31]_i_3__0_n_0 ),
        .I4(register_b[25]),
        .O(store_data[25]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_value[26]_i_1__0 
       (.I0(result[26]),
        .I1(write_enable),
        .I2(\write_value[31]_i_2__0_n_0 ),
        .I3(\write_value[31]_i_3__0_n_0 ),
        .I4(register_b[26]),
        .O(store_data[26]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_value[27]_i_1__0 
       (.I0(result[27]),
        .I1(write_enable),
        .I2(\write_value[31]_i_2__0_n_0 ),
        .I3(\write_value[31]_i_3__0_n_0 ),
        .I4(register_b[27]),
        .O(store_data[27]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_value[28]_i_1__0 
       (.I0(result[28]),
        .I1(write_enable),
        .I2(\write_value[31]_i_2__0_n_0 ),
        .I3(\write_value[31]_i_3__0_n_0 ),
        .I4(register_b[28]),
        .O(store_data[28]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_value[29]_i_1__0 
       (.I0(result[29]),
        .I1(write_enable),
        .I2(\write_value[31]_i_2__0_n_0 ),
        .I3(\write_value[31]_i_3__0_n_0 ),
        .I4(register_b[29]),
        .O(store_data[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[2]_i_1__1 
       (.I0(result[2]),
        .I1(operand_b1),
        .I2(register_b[2]),
        .O(store_data[2]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_value[30]_i_1__0 
       (.I0(result[30]),
        .I1(write_enable),
        .I2(\write_value[31]_i_2__0_n_0 ),
        .I3(\write_value[31]_i_3__0_n_0 ),
        .I4(register_b[30]),
        .O(store_data[30]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_value[31]_i_1__0 
       (.I0(result[31]),
        .I1(write_enable),
        .I2(\write_value[31]_i_2__0_n_0 ),
        .I3(\write_value[31]_i_3__0_n_0 ),
        .I4(register_b[31]),
        .O(store_data[31]));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \write_value[31]_i_2__0 
       (.I0(address_z_3[1]),
        .I1(address_b_2[1]),
        .I2(address_z_3[2]),
        .I3(address_b_2[2]),
        .O(\write_value[31]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \write_value[31]_i_3__0 
       (.I0(address_z_3[0]),
        .I1(address_b_2[0]),
        .I2(address_z_3[3]),
        .I3(address_b_2[3]),
        .O(\write_value[31]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[3]_i_1__1 
       (.I0(result[3]),
        .I1(operand_b1),
        .I2(register_b[3]),
        .O(store_data[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[4]_i_1__1 
       (.I0(result[4]),
        .I1(operand_b1),
        .I2(register_b[4]),
        .O(store_data[4]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_value[5]_i_1__1 
       (.I0(result[5]),
        .I1(write_enable),
        .I2(\write_value[31]_i_2__0_n_0 ),
        .I3(\write_value[31]_i_3__0_n_0 ),
        .I4(register_b[5]),
        .O(store_data[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[6]_i_1__1 
       (.I0(result[6]),
        .I1(operand_b1),
        .I2(register_b[6]),
        .O(store_data[6]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_value[7]_i_1__1 
       (.I0(result[7]),
        .I1(write_enable),
        .I2(\write_value[31]_i_2__0_n_0 ),
        .I3(\write_value[31]_i_3__0_n_0 ),
        .I4(register_b[7]),
        .O(store_data[7]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_value[8]_i_1__0 
       (.I0(result[8]),
        .I1(write_enable),
        .I2(\write_value[31]_i_2__0_n_0 ),
        .I3(\write_value[31]_i_3__0_n_0 ),
        .I4(register_b[8]),
        .O(store_data[8]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_value[9]_i_1__0 
       (.I0(result[9]),
        .I1(write_enable),
        .I2(\write_value[31]_i_2__0_n_0 ),
        .I3(\write_value[31]_i_3__0_n_0 ),
        .I4(register_b[9]),
        .O(store_data[9]));
  FDRE \write_value_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(store_data[0]),
        .Q(write_value[0]),
        .R(1'b0));
  FDRE \write_value_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(store_data[10]),
        .Q(write_value[10]),
        .R(1'b0));
  FDRE \write_value_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(store_data[11]),
        .Q(write_value[11]),
        .R(1'b0));
  FDRE \write_value_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(store_data[12]),
        .Q(write_value[12]),
        .R(1'b0));
  FDRE \write_value_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(store_data[13]),
        .Q(write_value[13]),
        .R(1'b0));
  FDRE \write_value_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(store_data[14]),
        .Q(write_value[14]),
        .R(1'b0));
  FDRE \write_value_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(store_data[15]),
        .Q(write_value[15]),
        .R(1'b0));
  FDRE \write_value_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(store_data[16]),
        .Q(write_value[16]),
        .R(1'b0));
  FDRE \write_value_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(store_data[17]),
        .Q(write_value[17]),
        .R(1'b0));
  FDRE \write_value_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(store_data[18]),
        .Q(write_value[18]),
        .R(1'b0));
  FDRE \write_value_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(store_data[19]),
        .Q(write_value[19]),
        .R(1'b0));
  FDRE \write_value_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(store_data[1]),
        .Q(write_value[1]),
        .R(1'b0));
  FDRE \write_value_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(store_data[20]),
        .Q(write_value[20]),
        .R(1'b0));
  FDRE \write_value_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(store_data[21]),
        .Q(write_value[21]),
        .R(1'b0));
  FDRE \write_value_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(store_data[22]),
        .Q(write_value[22]),
        .R(1'b0));
  FDRE \write_value_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(store_data[23]),
        .Q(write_value[23]),
        .R(1'b0));
  FDRE \write_value_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(store_data[24]),
        .Q(write_value[24]),
        .R(1'b0));
  FDRE \write_value_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(store_data[25]),
        .Q(write_value[25]),
        .R(1'b0));
  FDRE \write_value_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(store_data[26]),
        .Q(write_value[26]),
        .R(1'b0));
  FDRE \write_value_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(store_data[27]),
        .Q(write_value[27]),
        .R(1'b0));
  FDRE \write_value_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(store_data[28]),
        .Q(write_value[28]),
        .R(1'b0));
  FDRE \write_value_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(store_data[29]),
        .Q(write_value[29]),
        .R(1'b0));
  FDRE \write_value_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(store_data[2]),
        .Q(write_value[2]),
        .R(1'b0));
  FDRE \write_value_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(store_data[30]),
        .Q(write_value[30]),
        .R(1'b0));
  FDRE \write_value_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(store_data[31]),
        .Q(write_value[31]),
        .R(1'b0));
  FDRE \write_value_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(store_data[3]),
        .Q(write_value[3]),
        .R(1'b0));
  FDRE \write_value_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(store_data[4]),
        .Q(write_value[4]),
        .R(1'b0));
  FDRE \write_value_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(store_data[5]),
        .Q(write_value[5]),
        .R(1'b0));
  FDRE \write_value_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(store_data[6]),
        .Q(write_value[6]),
        .R(1'b0));
  FDRE \write_value_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(store_data[7]),
        .Q(write_value[7]),
        .R(1'b0));
  FDRE \write_value_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(store_data[8]),
        .Q(write_value[8]),
        .R(1'b0));
  FDRE \write_value_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1__1_n_0 ),
        .D(store_data[9]),
        .Q(write_value[9]),
        .R(1'b0));
endmodule

module pwm_audio
   (JC_IBUF,
    INTERNAL_RST_reg,
    ETH_CLK_OBUF);
  output [0:0]JC_IBUF;
  input INTERNAL_RST_reg;
  input ETH_CLK_OBUF;

  wire \COUNT[10]_i_2_n_0 ;
  wire \COUNT[10]_i_4_n_0 ;
  wire \COUNT[10]_i_5_n_0 ;
  wire \COUNT[10]_i_6_n_0 ;
  wire \COUNT[9]_i_2_n_0 ;
  wire [10:0]COUNT_reg__0;
  wire ETH_CLK_OBUF;
  wire INTERNAL_RST_reg;
  wire [0:0]JC_IBUF;
  wire STATE;
  wire STATE_i_1_n_0;
  wire STATE_reg_n_0;
  wire S_DATA_IN_ACK_i_1_n_0;
  wire [10:0]p_0_in;

  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \COUNT[0]_i_1__4 
       (.I0(COUNT_reg__0[0]),
        .O(p_0_in[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \COUNT[10]_i_1 
       (.I0(JC_IBUF),
        .I1(STATE_reg_n_0),
        .O(STATE));
  LUT2 #(
    .INIT(4'h2)) 
    \COUNT[10]_i_2 
       (.I0(STATE_reg_n_0),
        .I1(\COUNT[10]_i_4_n_0 ),
        .O(\COUNT[10]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \COUNT[10]_i_3 
       (.I0(COUNT_reg__0[10]),
        .I1(\COUNT[10]_i_5_n_0 ),
        .I2(COUNT_reg__0[9]),
        .O(p_0_in[10]));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \COUNT[10]_i_4 
       (.I0(COUNT_reg__0[2]),
        .I1(COUNT_reg__0[3]),
        .I2(COUNT_reg__0[6]),
        .I3(COUNT_reg__0[5]),
        .I4(COUNT_reg__0[7]),
        .I5(\COUNT[10]_i_6_n_0 ),
        .O(\COUNT[10]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \COUNT[10]_i_5 
       (.I0(COUNT_reg__0[8]),
        .I1(COUNT_reg__0[7]),
        .I2(\COUNT[9]_i_2_n_0 ),
        .I3(COUNT_reg__0[6]),
        .I4(COUNT_reg__0[5]),
        .O(\COUNT[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \COUNT[10]_i_6 
       (.I0(COUNT_reg__0[9]),
        .I1(COUNT_reg__0[10]),
        .I2(COUNT_reg__0[4]),
        .I3(COUNT_reg__0[8]),
        .I4(COUNT_reg__0[0]),
        .I5(COUNT_reg__0[1]),
        .O(\COUNT[10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \COUNT[1]_i_1__4 
       (.I0(COUNT_reg__0[0]),
        .I1(COUNT_reg__0[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \COUNT[2]_i_1__3 
       (.I0(COUNT_reg__0[0]),
        .I1(COUNT_reg__0[1]),
        .I2(COUNT_reg__0[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \COUNT[3]_i_1__2 
       (.I0(COUNT_reg__0[3]),
        .I1(COUNT_reg__0[0]),
        .I2(COUNT_reg__0[1]),
        .I3(COUNT_reg__0[2]),
        .O(p_0_in[3]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \COUNT[4]_i_1__2 
       (.I0(COUNT_reg__0[1]),
        .I1(COUNT_reg__0[0]),
        .I2(COUNT_reg__0[3]),
        .I3(COUNT_reg__0[2]),
        .I4(COUNT_reg__0[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \COUNT[5]_i_1__2 
       (.I0(COUNT_reg__0[5]),
        .I1(COUNT_reg__0[1]),
        .I2(COUNT_reg__0[0]),
        .I3(COUNT_reg__0[3]),
        .I4(COUNT_reg__0[2]),
        .I5(COUNT_reg__0[4]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \COUNT[6]_i_1__2 
       (.I0(COUNT_reg__0[6]),
        .I1(\COUNT[9]_i_2_n_0 ),
        .I2(COUNT_reg__0[5]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \COUNT[7]_i_1__2 
       (.I0(COUNT_reg__0[7]),
        .I1(COUNT_reg__0[5]),
        .I2(COUNT_reg__0[6]),
        .I3(\COUNT[9]_i_2_n_0 ),
        .O(p_0_in[7]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \COUNT[8]_i_1 
       (.I0(COUNT_reg__0[8]),
        .I1(COUNT_reg__0[7]),
        .I2(\COUNT[9]_i_2_n_0 ),
        .I3(COUNT_reg__0[6]),
        .I4(COUNT_reg__0[5]),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \COUNT[9]_i_1 
       (.I0(COUNT_reg__0[9]),
        .I1(COUNT_reg__0[5]),
        .I2(COUNT_reg__0[6]),
        .I3(\COUNT[9]_i_2_n_0 ),
        .I4(COUNT_reg__0[7]),
        .I5(COUNT_reg__0[8]),
        .O(p_0_in[9]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \COUNT[9]_i_2 
       (.I0(COUNT_reg__0[4]),
        .I1(COUNT_reg__0[2]),
        .I2(COUNT_reg__0[3]),
        .I3(COUNT_reg__0[0]),
        .I4(COUNT_reg__0[1]),
        .O(\COUNT[9]_i_2_n_0 ));
  FDRE \COUNT_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[10]_i_2_n_0 ),
        .D(p_0_in[0]),
        .Q(COUNT_reg__0[0]),
        .R(STATE));
  FDRE \COUNT_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[10]_i_2_n_0 ),
        .D(p_0_in[10]),
        .Q(COUNT_reg__0[10]),
        .R(STATE));
  FDRE \COUNT_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[10]_i_2_n_0 ),
        .D(p_0_in[1]),
        .Q(COUNT_reg__0[1]),
        .R(STATE));
  FDRE \COUNT_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[10]_i_2_n_0 ),
        .D(p_0_in[2]),
        .Q(COUNT_reg__0[2]),
        .R(STATE));
  FDRE \COUNT_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[10]_i_2_n_0 ),
        .D(p_0_in[3]),
        .Q(COUNT_reg__0[3]),
        .R(STATE));
  FDRE \COUNT_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[10]_i_2_n_0 ),
        .D(p_0_in[4]),
        .Q(COUNT_reg__0[4]),
        .R(STATE));
  FDRE \COUNT_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[10]_i_2_n_0 ),
        .D(p_0_in[5]),
        .Q(COUNT_reg__0[5]),
        .R(STATE));
  FDRE \COUNT_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[10]_i_2_n_0 ),
        .D(p_0_in[6]),
        .Q(COUNT_reg__0[6]),
        .R(STATE));
  FDRE \COUNT_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[10]_i_2_n_0 ),
        .D(p_0_in[7]),
        .Q(COUNT_reg__0[7]),
        .R(STATE));
  FDRE \COUNT_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[10]_i_2_n_0 ),
        .D(p_0_in[8]),
        .Q(COUNT_reg__0[8]),
        .R(STATE));
  FDRE \COUNT_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[10]_i_2_n_0 ),
        .D(p_0_in[9]),
        .Q(COUNT_reg__0[9]),
        .R(STATE));
  LUT3 #(
    .INIT(8'h4E)) 
    STATE_i_1
       (.I0(STATE_reg_n_0),
        .I1(JC_IBUF),
        .I2(\COUNT[10]_i_4_n_0 ),
        .O(STATE_i_1_n_0));
  FDRE STATE_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(STATE_i_1_n_0),
        .Q(STATE_reg_n_0),
        .R(INTERNAL_RST_reg));
  LUT3 #(
    .INIT(8'h09)) 
    S_DATA_IN_ACK_i_1
       (.I0(STATE_reg_n_0),
        .I1(JC_IBUF),
        .I2(INTERNAL_RST_reg),
        .O(S_DATA_IN_ACK_i_1_n_0));
  FDRE S_DATA_IN_ACK_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(S_DATA_IN_ACK_i_1_n_0),
        .Q(JC_IBUF),
        .R(1'b0));
endmodule

module rmii_ethernet
   (OUTPUT_ETH_TX_ACK,
    TXEN_OBUF,
    INPUT_ETH_RX_STB,
    TXD_OBUF,
    RX,
    TX_WRITE0,
    ETH_CLK_OBUF,
    RXDV_IBUF,
    RXER_IBUF,
    INTERNAL_RST_reg,
    OUTPUT_ETH_TX_STB,
    INPUT_ETH_RX_ACK,
    D,
    \RXD[1] );
  output OUTPUT_ETH_TX_ACK;
  output TXEN_OBUF;
  output INPUT_ETH_RX_STB;
  output [1:0]TXD_OBUF;
  output [15:0]RX;
  output TX_WRITE0;
  input ETH_CLK_OBUF;
  input RXDV_IBUF;
  input RXER_IBUF;
  input INTERNAL_RST_reg;
  input OUTPUT_ETH_TX_STB;
  input INPUT_ETH_RX_ACK;
  input [15:0]D;
  input [1:0]\RXD[1] ;

  wire [15:0]D;
  wire DONE;
  wire DONE_DEL;
  wire DONE_SYNC;
  wire DONE_i_1_n_0;
  wire ETH_CLK_OBUF;
  wire \FSM_sequential_RX_PACKET_STATE[0]_i_1_n_0 ;
  wire \FSM_sequential_RX_PACKET_STATE[1]_i_1_n_0 ;
  wire \FSM_sequential_RX_PACKET_STATE[2]_i_1_n_0 ;
  wire \FSM_sequential_RX_PACKET_STATE[2]_i_2_n_0 ;
  wire \FSM_sequential_RX_PACKET_STATE[2]_i_3_n_0 ;
  wire GO;
  wire GO_DEL;
  wire GO_SYNC;
  wire GO_i_1_n_0;
  wire INPUT_ETH_RX_ACK;
  wire INPUT_ETH_RX_STB;
  wire INTERNAL_RST_reg;
  wire [10:0]L;
  wire \LOW_NIBBLE[0]_i_1_n_0 ;
  wire \LOW_NIBBLE[1]_i_1_n_0 ;
  wire \LOW_NIBBLE[2]_i_1_n_0 ;
  wire \LOW_NIBBLE[3]_i_1_n_0 ;
  wire \LOW_NIBBLE[4]_i_1_n_0 ;
  wire \LOW_NIBBLE[5]_i_1_n_0 ;
  wire \LOW_NIBBLE_reg_n_0_[0] ;
  wire \LOW_NIBBLE_reg_n_0_[1] ;
  wire \LOW_NIBBLE_reg_n_0_[2] ;
  wire \LOW_NIBBLE_reg_n_0_[5] ;
  wire [31:1]NEXTCRC32_D8;
  wire NEXTCRC32_D80108_out;
  wire NEXTCRC32_D80175_out;
  wire NEXTCRC32_D80177_out;
  wire NEXTCRC32_D80181_out;
  wire NEXTCRC32_D80183_out;
  wire NEXTCRC32_D80185_out;
  wire NEXTCRC32_D80189_out;
  wire NEXTCRC32_D80191_out;
  wire NEXTCRC32_D80195_out;
  wire NEXTCRC32_D80199_out;
  wire NEXTCRC32_D80203_out;
  wire NEXTCRC32_D80217_out;
  wire NEXTCRC32_D8070_out;
  wire NEXTCRC32_D8074_out;
  wire NEXTCRC32_D8078_out;
  wire NEXTCRC32_D8084_out;
  wire NEXTCRC32_D8092_out;
  wire OUTPUT_ETH_TX_ACK;
  wire OUTPUT_ETH_TX_STB;
  wire \PREAMBLE_COUNT[0]_i_1_n_0 ;
  wire \PREAMBLE_COUNT[1]_i_1_n_0 ;
  wire \PREAMBLE_COUNT[2]_i_1_n_0 ;
  wire \PREAMBLE_COUNT[3]_i_1_n_0 ;
  wire \PREAMBLE_COUNT[4]_i_1_n_0 ;
  wire \PREAMBLE_COUNT[4]_i_2_n_0 ;
  wire \PREAMBLE_COUNT[4]_i_3_n_0 ;
  wire \PREAMBLE_COUNT[4]_i_4_n_0 ;
  wire \PREAMBLE_COUNT_reg_n_0_[0] ;
  wire \PREAMBLE_COUNT_reg_n_0_[1] ;
  wire \PREAMBLE_COUNT_reg_n_0_[2] ;
  wire \PREAMBLE_COUNT_reg_n_0_[3] ;
  wire \PREAMBLE_COUNT_reg_n_0_[4] ;
  wire [15:0]RX;
  wire [15:10]RX0;
  wire RXDV_D;
  wire RXDV_IBUF;
  wire [1:0]\RXD[1] ;
  wire [1:0]RXD_D;
  wire RXER_D;
  wire RXER_IBUF;
  wire \RX[0]_i_10_n_0 ;
  wire \RX[0]_i_11_n_0 ;
  wire \RX[0]_i_12_n_0 ;
  wire \RX[0]_i_13_n_0 ;
  wire \RX[0]_i_14_n_0 ;
  wire \RX[0]_i_15_n_0 ;
  wire \RX[0]_i_1_n_0 ;
  wire \RX[0]_i_8_n_0 ;
  wire \RX[0]_i_9_n_0 ;
  wire \RX[10]_i_10_n_0 ;
  wire \RX[10]_i_11_n_0 ;
  wire \RX[10]_i_12_n_0 ;
  wire \RX[10]_i_13_n_0 ;
  wire \RX[10]_i_14_n_0 ;
  wire \RX[10]_i_15_n_0 ;
  wire \RX[10]_i_1_n_0 ;
  wire \RX[10]_i_3_n_0 ;
  wire \RX[10]_i_8_n_0 ;
  wire \RX[10]_i_9_n_0 ;
  wire \RX[11]_i_10_n_0 ;
  wire \RX[11]_i_11_n_0 ;
  wire \RX[11]_i_12_n_0 ;
  wire \RX[11]_i_13_n_0 ;
  wire \RX[11]_i_6_n_0 ;
  wire \RX[11]_i_7_n_0 ;
  wire \RX[11]_i_8_n_0 ;
  wire \RX[11]_i_9_n_0 ;
  wire \RX[12]_i_10_n_0 ;
  wire \RX[12]_i_11_n_0 ;
  wire \RX[12]_i_12_n_0 ;
  wire \RX[12]_i_13_n_0 ;
  wire \RX[12]_i_6_n_0 ;
  wire \RX[12]_i_7_n_0 ;
  wire \RX[12]_i_8_n_0 ;
  wire \RX[12]_i_9_n_0 ;
  wire \RX[13]_i_10_n_0 ;
  wire \RX[13]_i_11_n_0 ;
  wire \RX[13]_i_12_n_0 ;
  wire \RX[13]_i_13_n_0 ;
  wire \RX[13]_i_6_n_0 ;
  wire \RX[13]_i_7_n_0 ;
  wire \RX[13]_i_8_n_0 ;
  wire \RX[13]_i_9_n_0 ;
  wire \RX[14]_i_10_n_0 ;
  wire \RX[14]_i_11_n_0 ;
  wire \RX[14]_i_12_n_0 ;
  wire \RX[14]_i_13_n_0 ;
  wire \RX[14]_i_6_n_0 ;
  wire \RX[14]_i_7_n_0 ;
  wire \RX[14]_i_8_n_0 ;
  wire \RX[14]_i_9_n_0 ;
  wire \RX[15]_i_10_n_0 ;
  wire \RX[15]_i_11_n_0 ;
  wire \RX[15]_i_12_n_0 ;
  wire \RX[15]_i_13_n_0 ;
  wire \RX[15]_i_14_n_0 ;
  wire \RX[15]_i_15_n_0 ;
  wire \RX[15]_i_1_n_0 ;
  wire \RX[15]_i_2_n_0 ;
  wire \RX[15]_i_8_n_0 ;
  wire \RX[15]_i_9_n_0 ;
  wire \RX[1]_i_10_n_0 ;
  wire \RX[1]_i_11_n_0 ;
  wire \RX[1]_i_12_n_0 ;
  wire \RX[1]_i_13_n_0 ;
  wire \RX[1]_i_14_n_0 ;
  wire \RX[1]_i_15_n_0 ;
  wire \RX[1]_i_1_n_0 ;
  wire \RX[1]_i_8_n_0 ;
  wire \RX[1]_i_9_n_0 ;
  wire \RX[2]_i_10_n_0 ;
  wire \RX[2]_i_11_n_0 ;
  wire \RX[2]_i_12_n_0 ;
  wire \RX[2]_i_13_n_0 ;
  wire \RX[2]_i_14_n_0 ;
  wire \RX[2]_i_15_n_0 ;
  wire \RX[2]_i_1_n_0 ;
  wire \RX[2]_i_8_n_0 ;
  wire \RX[2]_i_9_n_0 ;
  wire \RX[3]_i_10_n_0 ;
  wire \RX[3]_i_11_n_0 ;
  wire \RX[3]_i_12_n_0 ;
  wire \RX[3]_i_13_n_0 ;
  wire \RX[3]_i_14_n_0 ;
  wire \RX[3]_i_15_n_0 ;
  wire \RX[3]_i_1_n_0 ;
  wire \RX[3]_i_8_n_0 ;
  wire \RX[3]_i_9_n_0 ;
  wire \RX[4]_i_10_n_0 ;
  wire \RX[4]_i_11_n_0 ;
  wire \RX[4]_i_12_n_0 ;
  wire \RX[4]_i_13_n_0 ;
  wire \RX[4]_i_14_n_0 ;
  wire \RX[4]_i_15_n_0 ;
  wire \RX[4]_i_16_n_0 ;
  wire \RX[4]_i_1_n_0 ;
  wire \RX[4]_i_4_n_0 ;
  wire \RX[4]_i_9_n_0 ;
  wire \RX[5]_i_10_n_0 ;
  wire \RX[5]_i_11_n_0 ;
  wire \RX[5]_i_12_n_0 ;
  wire \RX[5]_i_13_n_0 ;
  wire \RX[5]_i_14_n_0 ;
  wire \RX[5]_i_15_n_0 ;
  wire \RX[5]_i_16_n_0 ;
  wire \RX[5]_i_1_n_0 ;
  wire \RX[5]_i_4_n_0 ;
  wire \RX[5]_i_9_n_0 ;
  wire \RX[6]_i_10_n_0 ;
  wire \RX[6]_i_11_n_0 ;
  wire \RX[6]_i_12_n_0 ;
  wire \RX[6]_i_13_n_0 ;
  wire \RX[6]_i_14_n_0 ;
  wire \RX[6]_i_15_n_0 ;
  wire \RX[6]_i_16_n_0 ;
  wire \RX[6]_i_1_n_0 ;
  wire \RX[6]_i_4_n_0 ;
  wire \RX[6]_i_9_n_0 ;
  wire \RX[7]_i_10_n_0 ;
  wire \RX[7]_i_11_n_0 ;
  wire \RX[7]_i_12_n_0 ;
  wire \RX[7]_i_13_n_0 ;
  wire \RX[7]_i_14_n_0 ;
  wire \RX[7]_i_15_n_0 ;
  wire \RX[7]_i_16_n_0 ;
  wire \RX[7]_i_1_n_0 ;
  wire \RX[7]_i_4_n_0 ;
  wire \RX[7]_i_9_n_0 ;
  wire \RX[8]_i_10_n_0 ;
  wire \RX[8]_i_11_n_0 ;
  wire \RX[8]_i_12_n_0 ;
  wire \RX[8]_i_13_n_0 ;
  wire \RX[8]_i_14_n_0 ;
  wire \RX[8]_i_15_n_0 ;
  wire \RX[8]_i_1_n_0 ;
  wire \RX[8]_i_8_n_0 ;
  wire \RX[8]_i_9_n_0 ;
  wire \RX[9]_i_10_n_0 ;
  wire \RX[9]_i_11_n_0 ;
  wire \RX[9]_i_12_n_0 ;
  wire \RX[9]_i_13_n_0 ;
  wire \RX[9]_i_14_n_0 ;
  wire \RX[9]_i_15_n_0 ;
  wire \RX[9]_i_16_n_0 ;
  wire \RX[9]_i_1_n_0 ;
  wire \RX[9]_i_4_n_0 ;
  wire \RX[9]_i_9_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[0]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[10]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[11]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[12]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[13]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[14]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[15]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[16]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[17]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[18]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[19]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[1]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[20]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[21]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[22]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[23]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[24]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[25]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[26]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[27]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[28]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[29]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[2]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[30]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[31]_srl2_i_1_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[31]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[3]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[4]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[5]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[6]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[7]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[8]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[9]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[10]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[11]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[12]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[13]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[14]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[15]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[16]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[17]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[18]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[19]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[1]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[20]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[21]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[22]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[23]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[24]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[25]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[26]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[27]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[28]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[29]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[2]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[30]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[31]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[3]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[4]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[5]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[6]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[7]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[8]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[9]__0_n_0 ;
  wire \RX_CRC[0]_i_1_n_0 ;
  wire \RX_CRC[12]_i_2_n_0 ;
  wire \RX_CRC[13]_i_2_n_0 ;
  wire \RX_CRC[13]_i_3_n_0 ;
  wire \RX_CRC[15]_i_2_n_0 ;
  wire \RX_CRC[16]_i_2_n_0 ;
  wire \RX_CRC[24]_i_2_n_0 ;
  wire \RX_CRC[26]_i_2_n_0 ;
  wire \RX_CRC[27]_i_2_n_0 ;
  wire \RX_CRC[27]_i_3_n_0 ;
  wire \RX_CRC[28]_i_2_n_0 ;
  wire \RX_CRC[29]_i_2_n_0 ;
  wire \RX_CRC_reg_n_0_[0] ;
  wire \RX_CRC_reg_n_0_[10] ;
  wire \RX_CRC_reg_n_0_[11] ;
  wire \RX_CRC_reg_n_0_[12] ;
  wire \RX_CRC_reg_n_0_[13] ;
  wire \RX_CRC_reg_n_0_[14] ;
  wire \RX_CRC_reg_n_0_[15] ;
  wire \RX_CRC_reg_n_0_[16] ;
  wire \RX_CRC_reg_n_0_[17] ;
  wire \RX_CRC_reg_n_0_[18] ;
  wire \RX_CRC_reg_n_0_[19] ;
  wire \RX_CRC_reg_n_0_[1] ;
  wire \RX_CRC_reg_n_0_[20] ;
  wire \RX_CRC_reg_n_0_[21] ;
  wire \RX_CRC_reg_n_0_[22] ;
  wire \RX_CRC_reg_n_0_[23] ;
  wire \RX_CRC_reg_n_0_[24] ;
  wire \RX_CRC_reg_n_0_[25] ;
  wire \RX_CRC_reg_n_0_[26] ;
  wire \RX_CRC_reg_n_0_[29] ;
  wire \RX_CRC_reg_n_0_[2] ;
  wire \RX_CRC_reg_n_0_[30] ;
  wire \RX_CRC_reg_n_0_[31] ;
  wire \RX_CRC_reg_n_0_[3] ;
  wire \RX_CRC_reg_n_0_[4] ;
  wire \RX_CRC_reg_n_0_[5] ;
  wire \RX_CRC_reg_n_0_[6] ;
  wire \RX_CRC_reg_n_0_[7] ;
  wire \RX_CRC_reg_n_0_[8] ;
  wire \RX_CRC_reg_n_0_[9] ;
  wire [10:0]RX_END_ADDRESS;
  wire \RX_END_ADDRESS[10]_i_1_n_0 ;
  wire \RX_END_ADDRESS[10]_i_4_n_0 ;
  wire \RX_END_ADDRESS[10]_i_5_n_0 ;
  wire \RX_END_ADDRESS[10]_i_6_n_0 ;
  wire \RX_END_ADDRESS[10]_i_7_n_0 ;
  wire \RX_END_ADDRESS[3]_i_2_n_0 ;
  wire \RX_END_ADDRESS[3]_i_3_n_0 ;
  wire \RX_END_ADDRESS[3]_i_4_n_0 ;
  wire \RX_END_ADDRESS[3]_i_5_n_0 ;
  wire \RX_END_ADDRESS[7]_i_2_n_0 ;
  wire \RX_END_ADDRESS[7]_i_3_n_0 ;
  wire \RX_END_ADDRESS[7]_i_4_n_0 ;
  wire \RX_END_ADDRESS[7]_i_5_n_0 ;
  wire \RX_END_ADDRESS[7]_i_6_n_0 ;
  wire \RX_END_ADDRESS_reg[10]_i_2_n_5 ;
  wire \RX_END_ADDRESS_reg[10]_i_2_n_6 ;
  wire \RX_END_ADDRESS_reg[10]_i_2_n_7 ;
  wire \RX_END_ADDRESS_reg[3]_i_1_n_0 ;
  wire \RX_END_ADDRESS_reg[3]_i_1_n_4 ;
  wire \RX_END_ADDRESS_reg[3]_i_1_n_5 ;
  wire \RX_END_ADDRESS_reg[3]_i_1_n_6 ;
  wire \RX_END_ADDRESS_reg[3]_i_1_n_7 ;
  wire \RX_END_ADDRESS_reg[7]_i_1_n_0 ;
  wire \RX_END_ADDRESS_reg[7]_i_1_n_4 ;
  wire \RX_END_ADDRESS_reg[7]_i_1_n_5 ;
  wire \RX_END_ADDRESS_reg[7]_i_1_n_6 ;
  wire \RX_END_ADDRESS_reg[7]_i_1_n_7 ;
  wire RX_ERROR;
  wire RX_ERROR_i_1_n_0;
  wire RX_ERROR_i_2_n_0;
  wire RX_MEMORY_reg_0_63_0_2_i_1_n_0;
  wire RX_MEMORY_reg_0_63_0_2_n_0;
  wire RX_MEMORY_reg_0_63_0_2_n_1;
  wire RX_MEMORY_reg_0_63_0_2_n_2;
  wire RX_MEMORY_reg_0_63_12_14_n_0;
  wire RX_MEMORY_reg_0_63_12_14_n_1;
  wire RX_MEMORY_reg_0_63_12_14_n_2;
  wire RX_MEMORY_reg_0_63_15_15_n_0;
  wire RX_MEMORY_reg_0_63_3_5_n_0;
  wire RX_MEMORY_reg_0_63_3_5_n_1;
  wire RX_MEMORY_reg_0_63_3_5_n_2;
  wire RX_MEMORY_reg_0_63_6_8_n_0;
  wire RX_MEMORY_reg_0_63_6_8_n_1;
  wire RX_MEMORY_reg_0_63_6_8_n_2;
  wire RX_MEMORY_reg_0_63_9_11_n_0;
  wire RX_MEMORY_reg_0_63_9_11_n_1;
  wire RX_MEMORY_reg_0_63_9_11_n_2;
  wire RX_MEMORY_reg_1024_1087_0_2_i_1_n_0;
  wire RX_MEMORY_reg_1024_1087_0_2_n_0;
  wire RX_MEMORY_reg_1024_1087_0_2_n_1;
  wire RX_MEMORY_reg_1024_1087_0_2_n_2;
  wire RX_MEMORY_reg_1024_1087_12_14_n_0;
  wire RX_MEMORY_reg_1024_1087_12_14_n_1;
  wire RX_MEMORY_reg_1024_1087_12_14_n_2;
  wire RX_MEMORY_reg_1024_1087_15_15_n_0;
  wire RX_MEMORY_reg_1024_1087_3_5_n_0;
  wire RX_MEMORY_reg_1024_1087_3_5_n_1;
  wire RX_MEMORY_reg_1024_1087_3_5_n_2;
  wire RX_MEMORY_reg_1024_1087_6_8_n_0;
  wire RX_MEMORY_reg_1024_1087_6_8_n_1;
  wire RX_MEMORY_reg_1024_1087_6_8_n_2;
  wire RX_MEMORY_reg_1024_1087_9_11_n_0;
  wire RX_MEMORY_reg_1024_1087_9_11_n_1;
  wire RX_MEMORY_reg_1024_1087_9_11_n_2;
  wire RX_MEMORY_reg_1088_1151_0_2_i_1_n_0;
  wire RX_MEMORY_reg_1088_1151_0_2_n_0;
  wire RX_MEMORY_reg_1088_1151_0_2_n_1;
  wire RX_MEMORY_reg_1088_1151_0_2_n_2;
  wire RX_MEMORY_reg_1088_1151_12_14_n_0;
  wire RX_MEMORY_reg_1088_1151_12_14_n_1;
  wire RX_MEMORY_reg_1088_1151_12_14_n_2;
  wire RX_MEMORY_reg_1088_1151_15_15_n_0;
  wire RX_MEMORY_reg_1088_1151_3_5_n_0;
  wire RX_MEMORY_reg_1088_1151_3_5_n_1;
  wire RX_MEMORY_reg_1088_1151_3_5_n_2;
  wire RX_MEMORY_reg_1088_1151_6_8_n_0;
  wire RX_MEMORY_reg_1088_1151_6_8_n_1;
  wire RX_MEMORY_reg_1088_1151_6_8_n_2;
  wire RX_MEMORY_reg_1088_1151_9_11_n_0;
  wire RX_MEMORY_reg_1088_1151_9_11_n_1;
  wire RX_MEMORY_reg_1088_1151_9_11_n_2;
  wire RX_MEMORY_reg_1152_1215_0_2_i_1_n_0;
  wire RX_MEMORY_reg_1152_1215_0_2_n_0;
  wire RX_MEMORY_reg_1152_1215_0_2_n_1;
  wire RX_MEMORY_reg_1152_1215_0_2_n_2;
  wire RX_MEMORY_reg_1152_1215_12_14_n_0;
  wire RX_MEMORY_reg_1152_1215_12_14_n_1;
  wire RX_MEMORY_reg_1152_1215_12_14_n_2;
  wire RX_MEMORY_reg_1152_1215_15_15_n_0;
  wire RX_MEMORY_reg_1152_1215_3_5_n_0;
  wire RX_MEMORY_reg_1152_1215_3_5_n_1;
  wire RX_MEMORY_reg_1152_1215_3_5_n_2;
  wire RX_MEMORY_reg_1152_1215_6_8_n_0;
  wire RX_MEMORY_reg_1152_1215_6_8_n_1;
  wire RX_MEMORY_reg_1152_1215_6_8_n_2;
  wire RX_MEMORY_reg_1152_1215_9_11_n_0;
  wire RX_MEMORY_reg_1152_1215_9_11_n_1;
  wire RX_MEMORY_reg_1152_1215_9_11_n_2;
  wire RX_MEMORY_reg_1216_1279_0_2_i_1_n_0;
  wire RX_MEMORY_reg_1216_1279_0_2_n_0;
  wire RX_MEMORY_reg_1216_1279_0_2_n_1;
  wire RX_MEMORY_reg_1216_1279_0_2_n_2;
  wire RX_MEMORY_reg_1216_1279_12_14_n_0;
  wire RX_MEMORY_reg_1216_1279_12_14_n_1;
  wire RX_MEMORY_reg_1216_1279_12_14_n_2;
  wire RX_MEMORY_reg_1216_1279_15_15_n_0;
  wire RX_MEMORY_reg_1216_1279_3_5_n_0;
  wire RX_MEMORY_reg_1216_1279_3_5_n_1;
  wire RX_MEMORY_reg_1216_1279_3_5_n_2;
  wire RX_MEMORY_reg_1216_1279_6_8_n_0;
  wire RX_MEMORY_reg_1216_1279_6_8_n_1;
  wire RX_MEMORY_reg_1216_1279_6_8_n_2;
  wire RX_MEMORY_reg_1216_1279_9_11_n_0;
  wire RX_MEMORY_reg_1216_1279_9_11_n_1;
  wire RX_MEMORY_reg_1216_1279_9_11_n_2;
  wire RX_MEMORY_reg_1280_1343_0_2_i_1_n_0;
  wire RX_MEMORY_reg_1280_1343_0_2_n_0;
  wire RX_MEMORY_reg_1280_1343_0_2_n_1;
  wire RX_MEMORY_reg_1280_1343_0_2_n_2;
  wire RX_MEMORY_reg_1280_1343_12_14_n_0;
  wire RX_MEMORY_reg_1280_1343_12_14_n_1;
  wire RX_MEMORY_reg_1280_1343_12_14_n_2;
  wire RX_MEMORY_reg_1280_1343_15_15_n_0;
  wire RX_MEMORY_reg_1280_1343_3_5_n_0;
  wire RX_MEMORY_reg_1280_1343_3_5_n_1;
  wire RX_MEMORY_reg_1280_1343_3_5_n_2;
  wire RX_MEMORY_reg_1280_1343_6_8_n_0;
  wire RX_MEMORY_reg_1280_1343_6_8_n_1;
  wire RX_MEMORY_reg_1280_1343_6_8_n_2;
  wire RX_MEMORY_reg_1280_1343_9_11_n_0;
  wire RX_MEMORY_reg_1280_1343_9_11_n_1;
  wire RX_MEMORY_reg_1280_1343_9_11_n_2;
  wire RX_MEMORY_reg_128_191_0_2_i_1_n_0;
  wire RX_MEMORY_reg_128_191_0_2_n_0;
  wire RX_MEMORY_reg_128_191_0_2_n_1;
  wire RX_MEMORY_reg_128_191_0_2_n_2;
  wire RX_MEMORY_reg_128_191_12_14_n_0;
  wire RX_MEMORY_reg_128_191_12_14_n_1;
  wire RX_MEMORY_reg_128_191_12_14_n_2;
  wire RX_MEMORY_reg_128_191_15_15_n_0;
  wire RX_MEMORY_reg_128_191_3_5_n_0;
  wire RX_MEMORY_reg_128_191_3_5_n_1;
  wire RX_MEMORY_reg_128_191_3_5_n_2;
  wire RX_MEMORY_reg_128_191_6_8_n_0;
  wire RX_MEMORY_reg_128_191_6_8_n_1;
  wire RX_MEMORY_reg_128_191_6_8_n_2;
  wire RX_MEMORY_reg_128_191_9_11_n_0;
  wire RX_MEMORY_reg_128_191_9_11_n_1;
  wire RX_MEMORY_reg_128_191_9_11_n_2;
  wire RX_MEMORY_reg_1344_1407_0_2_i_1_n_0;
  wire RX_MEMORY_reg_1344_1407_0_2_n_0;
  wire RX_MEMORY_reg_1344_1407_0_2_n_1;
  wire RX_MEMORY_reg_1344_1407_0_2_n_2;
  wire RX_MEMORY_reg_1344_1407_12_14_n_0;
  wire RX_MEMORY_reg_1344_1407_12_14_n_1;
  wire RX_MEMORY_reg_1344_1407_12_14_n_2;
  wire RX_MEMORY_reg_1344_1407_15_15_n_0;
  wire RX_MEMORY_reg_1344_1407_3_5_n_0;
  wire RX_MEMORY_reg_1344_1407_3_5_n_1;
  wire RX_MEMORY_reg_1344_1407_3_5_n_2;
  wire RX_MEMORY_reg_1344_1407_6_8_n_0;
  wire RX_MEMORY_reg_1344_1407_6_8_n_1;
  wire RX_MEMORY_reg_1344_1407_6_8_n_2;
  wire RX_MEMORY_reg_1344_1407_9_11_n_0;
  wire RX_MEMORY_reg_1344_1407_9_11_n_1;
  wire RX_MEMORY_reg_1344_1407_9_11_n_2;
  wire RX_MEMORY_reg_1408_1471_0_2_i_1_n_0;
  wire RX_MEMORY_reg_1408_1471_0_2_n_0;
  wire RX_MEMORY_reg_1408_1471_0_2_n_1;
  wire RX_MEMORY_reg_1408_1471_0_2_n_2;
  wire RX_MEMORY_reg_1408_1471_12_14_n_0;
  wire RX_MEMORY_reg_1408_1471_12_14_n_1;
  wire RX_MEMORY_reg_1408_1471_12_14_n_2;
  wire RX_MEMORY_reg_1408_1471_15_15_n_0;
  wire RX_MEMORY_reg_1408_1471_3_5_n_0;
  wire RX_MEMORY_reg_1408_1471_3_5_n_1;
  wire RX_MEMORY_reg_1408_1471_3_5_n_2;
  wire RX_MEMORY_reg_1408_1471_6_8_n_0;
  wire RX_MEMORY_reg_1408_1471_6_8_n_1;
  wire RX_MEMORY_reg_1408_1471_6_8_n_2;
  wire RX_MEMORY_reg_1408_1471_9_11_n_0;
  wire RX_MEMORY_reg_1408_1471_9_11_n_1;
  wire RX_MEMORY_reg_1408_1471_9_11_n_2;
  wire RX_MEMORY_reg_1472_1535_0_2_i_1_n_0;
  wire RX_MEMORY_reg_1472_1535_0_2_n_0;
  wire RX_MEMORY_reg_1472_1535_0_2_n_1;
  wire RX_MEMORY_reg_1472_1535_0_2_n_2;
  wire RX_MEMORY_reg_1472_1535_12_14_n_0;
  wire RX_MEMORY_reg_1472_1535_12_14_n_1;
  wire RX_MEMORY_reg_1472_1535_12_14_n_2;
  wire RX_MEMORY_reg_1472_1535_15_15_n_0;
  wire RX_MEMORY_reg_1472_1535_3_5_n_0;
  wire RX_MEMORY_reg_1472_1535_3_5_n_1;
  wire RX_MEMORY_reg_1472_1535_3_5_n_2;
  wire RX_MEMORY_reg_1472_1535_6_8_n_0;
  wire RX_MEMORY_reg_1472_1535_6_8_n_1;
  wire RX_MEMORY_reg_1472_1535_6_8_n_2;
  wire RX_MEMORY_reg_1472_1535_9_11_n_0;
  wire RX_MEMORY_reg_1472_1535_9_11_n_1;
  wire RX_MEMORY_reg_1472_1535_9_11_n_2;
  wire RX_MEMORY_reg_1536_1599_0_2_i_1_n_0;
  wire RX_MEMORY_reg_1536_1599_0_2_n_0;
  wire RX_MEMORY_reg_1536_1599_0_2_n_1;
  wire RX_MEMORY_reg_1536_1599_0_2_n_2;
  wire RX_MEMORY_reg_1536_1599_12_14_n_0;
  wire RX_MEMORY_reg_1536_1599_12_14_n_1;
  wire RX_MEMORY_reg_1536_1599_12_14_n_2;
  wire RX_MEMORY_reg_1536_1599_15_15_n_0;
  wire RX_MEMORY_reg_1536_1599_3_5_n_0;
  wire RX_MEMORY_reg_1536_1599_3_5_n_1;
  wire RX_MEMORY_reg_1536_1599_3_5_n_2;
  wire RX_MEMORY_reg_1536_1599_6_8_n_0;
  wire RX_MEMORY_reg_1536_1599_6_8_n_1;
  wire RX_MEMORY_reg_1536_1599_6_8_n_2;
  wire RX_MEMORY_reg_1536_1599_9_11_n_0;
  wire RX_MEMORY_reg_1536_1599_9_11_n_1;
  wire RX_MEMORY_reg_1536_1599_9_11_n_2;
  wire RX_MEMORY_reg_1600_1663_0_2_i_1_n_0;
  wire RX_MEMORY_reg_1600_1663_0_2_n_0;
  wire RX_MEMORY_reg_1600_1663_0_2_n_1;
  wire RX_MEMORY_reg_1600_1663_0_2_n_2;
  wire RX_MEMORY_reg_1600_1663_12_14_n_0;
  wire RX_MEMORY_reg_1600_1663_12_14_n_1;
  wire RX_MEMORY_reg_1600_1663_12_14_n_2;
  wire RX_MEMORY_reg_1600_1663_15_15_n_0;
  wire RX_MEMORY_reg_1600_1663_3_5_n_0;
  wire RX_MEMORY_reg_1600_1663_3_5_n_1;
  wire RX_MEMORY_reg_1600_1663_3_5_n_2;
  wire RX_MEMORY_reg_1600_1663_6_8_n_0;
  wire RX_MEMORY_reg_1600_1663_6_8_n_1;
  wire RX_MEMORY_reg_1600_1663_6_8_n_2;
  wire RX_MEMORY_reg_1600_1663_9_11_n_0;
  wire RX_MEMORY_reg_1600_1663_9_11_n_1;
  wire RX_MEMORY_reg_1600_1663_9_11_n_2;
  wire RX_MEMORY_reg_1664_1727_0_2_i_1_n_0;
  wire RX_MEMORY_reg_1664_1727_0_2_n_0;
  wire RX_MEMORY_reg_1664_1727_0_2_n_1;
  wire RX_MEMORY_reg_1664_1727_0_2_n_2;
  wire RX_MEMORY_reg_1664_1727_12_14_n_0;
  wire RX_MEMORY_reg_1664_1727_12_14_n_1;
  wire RX_MEMORY_reg_1664_1727_12_14_n_2;
  wire RX_MEMORY_reg_1664_1727_15_15_n_0;
  wire RX_MEMORY_reg_1664_1727_3_5_n_0;
  wire RX_MEMORY_reg_1664_1727_3_5_n_1;
  wire RX_MEMORY_reg_1664_1727_3_5_n_2;
  wire RX_MEMORY_reg_1664_1727_6_8_n_0;
  wire RX_MEMORY_reg_1664_1727_6_8_n_1;
  wire RX_MEMORY_reg_1664_1727_6_8_n_2;
  wire RX_MEMORY_reg_1664_1727_9_11_n_0;
  wire RX_MEMORY_reg_1664_1727_9_11_n_1;
  wire RX_MEMORY_reg_1664_1727_9_11_n_2;
  wire RX_MEMORY_reg_1728_1791_0_2_i_1_n_0;
  wire RX_MEMORY_reg_1728_1791_0_2_n_0;
  wire RX_MEMORY_reg_1728_1791_0_2_n_1;
  wire RX_MEMORY_reg_1728_1791_0_2_n_2;
  wire RX_MEMORY_reg_1728_1791_12_14_n_0;
  wire RX_MEMORY_reg_1728_1791_12_14_n_1;
  wire RX_MEMORY_reg_1728_1791_12_14_n_2;
  wire RX_MEMORY_reg_1728_1791_15_15_n_0;
  wire RX_MEMORY_reg_1728_1791_3_5_n_0;
  wire RX_MEMORY_reg_1728_1791_3_5_n_1;
  wire RX_MEMORY_reg_1728_1791_3_5_n_2;
  wire RX_MEMORY_reg_1728_1791_6_8_n_0;
  wire RX_MEMORY_reg_1728_1791_6_8_n_1;
  wire RX_MEMORY_reg_1728_1791_6_8_n_2;
  wire RX_MEMORY_reg_1728_1791_9_11_n_0;
  wire RX_MEMORY_reg_1728_1791_9_11_n_1;
  wire RX_MEMORY_reg_1728_1791_9_11_n_2;
  wire RX_MEMORY_reg_1792_1855_0_2_i_1_n_0;
  wire RX_MEMORY_reg_1792_1855_0_2_n_0;
  wire RX_MEMORY_reg_1792_1855_0_2_n_1;
  wire RX_MEMORY_reg_1792_1855_0_2_n_2;
  wire RX_MEMORY_reg_1792_1855_12_14_n_0;
  wire RX_MEMORY_reg_1792_1855_12_14_n_1;
  wire RX_MEMORY_reg_1792_1855_12_14_n_2;
  wire RX_MEMORY_reg_1792_1855_15_15_n_0;
  wire RX_MEMORY_reg_1792_1855_3_5_n_0;
  wire RX_MEMORY_reg_1792_1855_3_5_n_1;
  wire RX_MEMORY_reg_1792_1855_3_5_n_2;
  wire RX_MEMORY_reg_1792_1855_6_8_n_0;
  wire RX_MEMORY_reg_1792_1855_6_8_n_1;
  wire RX_MEMORY_reg_1792_1855_6_8_n_2;
  wire RX_MEMORY_reg_1792_1855_9_11_n_0;
  wire RX_MEMORY_reg_1792_1855_9_11_n_1;
  wire RX_MEMORY_reg_1792_1855_9_11_n_2;
  wire RX_MEMORY_reg_1856_1919_0_2_i_1_n_0;
  wire RX_MEMORY_reg_1856_1919_0_2_n_0;
  wire RX_MEMORY_reg_1856_1919_0_2_n_1;
  wire RX_MEMORY_reg_1856_1919_0_2_n_2;
  wire RX_MEMORY_reg_1856_1919_12_14_n_0;
  wire RX_MEMORY_reg_1856_1919_12_14_n_1;
  wire RX_MEMORY_reg_1856_1919_12_14_n_2;
  wire RX_MEMORY_reg_1856_1919_15_15_n_0;
  wire RX_MEMORY_reg_1856_1919_3_5_n_0;
  wire RX_MEMORY_reg_1856_1919_3_5_n_1;
  wire RX_MEMORY_reg_1856_1919_3_5_n_2;
  wire RX_MEMORY_reg_1856_1919_6_8_n_0;
  wire RX_MEMORY_reg_1856_1919_6_8_n_1;
  wire RX_MEMORY_reg_1856_1919_6_8_n_2;
  wire RX_MEMORY_reg_1856_1919_9_11_n_0;
  wire RX_MEMORY_reg_1856_1919_9_11_n_1;
  wire RX_MEMORY_reg_1856_1919_9_11_n_2;
  wire RX_MEMORY_reg_1920_1983_0_2_i_1_n_0;
  wire RX_MEMORY_reg_1920_1983_0_2_n_0;
  wire RX_MEMORY_reg_1920_1983_0_2_n_1;
  wire RX_MEMORY_reg_1920_1983_0_2_n_2;
  wire RX_MEMORY_reg_1920_1983_12_14_n_0;
  wire RX_MEMORY_reg_1920_1983_12_14_n_1;
  wire RX_MEMORY_reg_1920_1983_12_14_n_2;
  wire RX_MEMORY_reg_1920_1983_15_15_n_0;
  wire RX_MEMORY_reg_1920_1983_3_5_n_0;
  wire RX_MEMORY_reg_1920_1983_3_5_n_1;
  wire RX_MEMORY_reg_1920_1983_3_5_n_2;
  wire RX_MEMORY_reg_1920_1983_6_8_n_0;
  wire RX_MEMORY_reg_1920_1983_6_8_n_1;
  wire RX_MEMORY_reg_1920_1983_6_8_n_2;
  wire RX_MEMORY_reg_1920_1983_9_11_n_0;
  wire RX_MEMORY_reg_1920_1983_9_11_n_1;
  wire RX_MEMORY_reg_1920_1983_9_11_n_2;
  wire RX_MEMORY_reg_192_255_0_2_i_1_n_0;
  wire RX_MEMORY_reg_192_255_0_2_n_0;
  wire RX_MEMORY_reg_192_255_0_2_n_1;
  wire RX_MEMORY_reg_192_255_0_2_n_2;
  wire RX_MEMORY_reg_192_255_12_14_n_0;
  wire RX_MEMORY_reg_192_255_12_14_n_1;
  wire RX_MEMORY_reg_192_255_12_14_n_2;
  wire RX_MEMORY_reg_192_255_15_15_n_0;
  wire RX_MEMORY_reg_192_255_3_5_n_0;
  wire RX_MEMORY_reg_192_255_3_5_n_1;
  wire RX_MEMORY_reg_192_255_3_5_n_2;
  wire RX_MEMORY_reg_192_255_6_8_n_0;
  wire RX_MEMORY_reg_192_255_6_8_n_1;
  wire RX_MEMORY_reg_192_255_6_8_n_2;
  wire RX_MEMORY_reg_192_255_9_11_n_0;
  wire RX_MEMORY_reg_192_255_9_11_n_1;
  wire RX_MEMORY_reg_192_255_9_11_n_2;
  wire RX_MEMORY_reg_1984_2047_0_2_i_1_n_0;
  wire RX_MEMORY_reg_1984_2047_0_2_n_0;
  wire RX_MEMORY_reg_1984_2047_0_2_n_1;
  wire RX_MEMORY_reg_1984_2047_0_2_n_2;
  wire RX_MEMORY_reg_1984_2047_12_14_n_0;
  wire RX_MEMORY_reg_1984_2047_12_14_n_1;
  wire RX_MEMORY_reg_1984_2047_12_14_n_2;
  wire RX_MEMORY_reg_1984_2047_15_15_n_0;
  wire RX_MEMORY_reg_1984_2047_3_5_n_0;
  wire RX_MEMORY_reg_1984_2047_3_5_n_1;
  wire RX_MEMORY_reg_1984_2047_3_5_n_2;
  wire RX_MEMORY_reg_1984_2047_6_8_n_0;
  wire RX_MEMORY_reg_1984_2047_6_8_n_1;
  wire RX_MEMORY_reg_1984_2047_6_8_n_2;
  wire RX_MEMORY_reg_1984_2047_9_11_n_0;
  wire RX_MEMORY_reg_1984_2047_9_11_n_1;
  wire RX_MEMORY_reg_1984_2047_9_11_n_2;
  wire RX_MEMORY_reg_256_319_0_2_i_1_n_0;
  wire RX_MEMORY_reg_256_319_0_2_n_0;
  wire RX_MEMORY_reg_256_319_0_2_n_1;
  wire RX_MEMORY_reg_256_319_0_2_n_2;
  wire RX_MEMORY_reg_256_319_12_14_n_0;
  wire RX_MEMORY_reg_256_319_12_14_n_1;
  wire RX_MEMORY_reg_256_319_12_14_n_2;
  wire RX_MEMORY_reg_256_319_15_15_n_0;
  wire RX_MEMORY_reg_256_319_3_5_n_0;
  wire RX_MEMORY_reg_256_319_3_5_n_1;
  wire RX_MEMORY_reg_256_319_3_5_n_2;
  wire RX_MEMORY_reg_256_319_6_8_n_0;
  wire RX_MEMORY_reg_256_319_6_8_n_1;
  wire RX_MEMORY_reg_256_319_6_8_n_2;
  wire RX_MEMORY_reg_256_319_9_11_n_0;
  wire RX_MEMORY_reg_256_319_9_11_n_1;
  wire RX_MEMORY_reg_256_319_9_11_n_2;
  wire RX_MEMORY_reg_320_383_0_2_i_1_n_0;
  wire RX_MEMORY_reg_320_383_0_2_n_0;
  wire RX_MEMORY_reg_320_383_0_2_n_1;
  wire RX_MEMORY_reg_320_383_0_2_n_2;
  wire RX_MEMORY_reg_320_383_12_14_n_0;
  wire RX_MEMORY_reg_320_383_12_14_n_1;
  wire RX_MEMORY_reg_320_383_12_14_n_2;
  wire RX_MEMORY_reg_320_383_15_15_n_0;
  wire RX_MEMORY_reg_320_383_3_5_n_0;
  wire RX_MEMORY_reg_320_383_3_5_n_1;
  wire RX_MEMORY_reg_320_383_3_5_n_2;
  wire RX_MEMORY_reg_320_383_6_8_n_0;
  wire RX_MEMORY_reg_320_383_6_8_n_1;
  wire RX_MEMORY_reg_320_383_6_8_n_2;
  wire RX_MEMORY_reg_320_383_9_11_n_0;
  wire RX_MEMORY_reg_320_383_9_11_n_1;
  wire RX_MEMORY_reg_320_383_9_11_n_2;
  wire RX_MEMORY_reg_384_447_0_2_i_1_n_0;
  wire RX_MEMORY_reg_384_447_0_2_n_0;
  wire RX_MEMORY_reg_384_447_0_2_n_1;
  wire RX_MEMORY_reg_384_447_0_2_n_2;
  wire RX_MEMORY_reg_384_447_12_14_n_0;
  wire RX_MEMORY_reg_384_447_12_14_n_1;
  wire RX_MEMORY_reg_384_447_12_14_n_2;
  wire RX_MEMORY_reg_384_447_15_15_n_0;
  wire RX_MEMORY_reg_384_447_3_5_n_0;
  wire RX_MEMORY_reg_384_447_3_5_n_1;
  wire RX_MEMORY_reg_384_447_3_5_n_2;
  wire RX_MEMORY_reg_384_447_6_8_n_0;
  wire RX_MEMORY_reg_384_447_6_8_n_1;
  wire RX_MEMORY_reg_384_447_6_8_n_2;
  wire RX_MEMORY_reg_384_447_9_11_n_0;
  wire RX_MEMORY_reg_384_447_9_11_n_1;
  wire RX_MEMORY_reg_384_447_9_11_n_2;
  wire RX_MEMORY_reg_448_511_0_2_i_1_n_0;
  wire RX_MEMORY_reg_448_511_0_2_n_0;
  wire RX_MEMORY_reg_448_511_0_2_n_1;
  wire RX_MEMORY_reg_448_511_0_2_n_2;
  wire RX_MEMORY_reg_448_511_12_14_n_0;
  wire RX_MEMORY_reg_448_511_12_14_n_1;
  wire RX_MEMORY_reg_448_511_12_14_n_2;
  wire RX_MEMORY_reg_448_511_15_15_n_0;
  wire RX_MEMORY_reg_448_511_3_5_n_0;
  wire RX_MEMORY_reg_448_511_3_5_n_1;
  wire RX_MEMORY_reg_448_511_3_5_n_2;
  wire RX_MEMORY_reg_448_511_6_8_n_0;
  wire RX_MEMORY_reg_448_511_6_8_n_1;
  wire RX_MEMORY_reg_448_511_6_8_n_2;
  wire RX_MEMORY_reg_448_511_9_11_n_0;
  wire RX_MEMORY_reg_448_511_9_11_n_1;
  wire RX_MEMORY_reg_448_511_9_11_n_2;
  wire RX_MEMORY_reg_512_575_0_2_i_1_n_0;
  wire RX_MEMORY_reg_512_575_0_2_n_0;
  wire RX_MEMORY_reg_512_575_0_2_n_1;
  wire RX_MEMORY_reg_512_575_0_2_n_2;
  wire RX_MEMORY_reg_512_575_12_14_n_0;
  wire RX_MEMORY_reg_512_575_12_14_n_1;
  wire RX_MEMORY_reg_512_575_12_14_n_2;
  wire RX_MEMORY_reg_512_575_15_15_n_0;
  wire RX_MEMORY_reg_512_575_3_5_n_0;
  wire RX_MEMORY_reg_512_575_3_5_n_1;
  wire RX_MEMORY_reg_512_575_3_5_n_2;
  wire RX_MEMORY_reg_512_575_6_8_n_0;
  wire RX_MEMORY_reg_512_575_6_8_n_1;
  wire RX_MEMORY_reg_512_575_6_8_n_2;
  wire RX_MEMORY_reg_512_575_9_11_n_0;
  wire RX_MEMORY_reg_512_575_9_11_n_1;
  wire RX_MEMORY_reg_512_575_9_11_n_2;
  wire RX_MEMORY_reg_576_639_0_2_i_1_n_0;
  wire RX_MEMORY_reg_576_639_0_2_n_0;
  wire RX_MEMORY_reg_576_639_0_2_n_1;
  wire RX_MEMORY_reg_576_639_0_2_n_2;
  wire RX_MEMORY_reg_576_639_12_14_n_0;
  wire RX_MEMORY_reg_576_639_12_14_n_1;
  wire RX_MEMORY_reg_576_639_12_14_n_2;
  wire RX_MEMORY_reg_576_639_15_15_n_0;
  wire RX_MEMORY_reg_576_639_3_5_n_0;
  wire RX_MEMORY_reg_576_639_3_5_n_1;
  wire RX_MEMORY_reg_576_639_3_5_n_2;
  wire RX_MEMORY_reg_576_639_6_8_n_0;
  wire RX_MEMORY_reg_576_639_6_8_n_1;
  wire RX_MEMORY_reg_576_639_6_8_n_2;
  wire RX_MEMORY_reg_576_639_9_11_n_0;
  wire RX_MEMORY_reg_576_639_9_11_n_1;
  wire RX_MEMORY_reg_576_639_9_11_n_2;
  wire RX_MEMORY_reg_640_703_0_2_i_1_n_0;
  wire RX_MEMORY_reg_640_703_0_2_n_0;
  wire RX_MEMORY_reg_640_703_0_2_n_1;
  wire RX_MEMORY_reg_640_703_0_2_n_2;
  wire RX_MEMORY_reg_640_703_12_14_n_0;
  wire RX_MEMORY_reg_640_703_12_14_n_1;
  wire RX_MEMORY_reg_640_703_12_14_n_2;
  wire RX_MEMORY_reg_640_703_15_15_n_0;
  wire RX_MEMORY_reg_640_703_3_5_n_0;
  wire RX_MEMORY_reg_640_703_3_5_n_1;
  wire RX_MEMORY_reg_640_703_3_5_n_2;
  wire RX_MEMORY_reg_640_703_6_8_n_0;
  wire RX_MEMORY_reg_640_703_6_8_n_1;
  wire RX_MEMORY_reg_640_703_6_8_n_2;
  wire RX_MEMORY_reg_640_703_9_11_n_0;
  wire RX_MEMORY_reg_640_703_9_11_n_1;
  wire RX_MEMORY_reg_640_703_9_11_n_2;
  wire RX_MEMORY_reg_64_127_0_2_i_1_n_0;
  wire RX_MEMORY_reg_64_127_0_2_n_0;
  wire RX_MEMORY_reg_64_127_0_2_n_1;
  wire RX_MEMORY_reg_64_127_0_2_n_2;
  wire RX_MEMORY_reg_64_127_12_14_n_0;
  wire RX_MEMORY_reg_64_127_12_14_n_1;
  wire RX_MEMORY_reg_64_127_12_14_n_2;
  wire RX_MEMORY_reg_64_127_15_15_n_0;
  wire RX_MEMORY_reg_64_127_3_5_n_0;
  wire RX_MEMORY_reg_64_127_3_5_n_1;
  wire RX_MEMORY_reg_64_127_3_5_n_2;
  wire RX_MEMORY_reg_64_127_6_8_n_0;
  wire RX_MEMORY_reg_64_127_6_8_n_1;
  wire RX_MEMORY_reg_64_127_6_8_n_2;
  wire RX_MEMORY_reg_64_127_9_11_n_0;
  wire RX_MEMORY_reg_64_127_9_11_n_1;
  wire RX_MEMORY_reg_64_127_9_11_n_2;
  wire RX_MEMORY_reg_704_767_0_2_i_1_n_0;
  wire RX_MEMORY_reg_704_767_0_2_n_0;
  wire RX_MEMORY_reg_704_767_0_2_n_1;
  wire RX_MEMORY_reg_704_767_0_2_n_2;
  wire RX_MEMORY_reg_704_767_12_14_n_0;
  wire RX_MEMORY_reg_704_767_12_14_n_1;
  wire RX_MEMORY_reg_704_767_12_14_n_2;
  wire RX_MEMORY_reg_704_767_15_15_n_0;
  wire RX_MEMORY_reg_704_767_3_5_n_0;
  wire RX_MEMORY_reg_704_767_3_5_n_1;
  wire RX_MEMORY_reg_704_767_3_5_n_2;
  wire RX_MEMORY_reg_704_767_6_8_n_0;
  wire RX_MEMORY_reg_704_767_6_8_n_1;
  wire RX_MEMORY_reg_704_767_6_8_n_2;
  wire RX_MEMORY_reg_704_767_9_11_n_0;
  wire RX_MEMORY_reg_704_767_9_11_n_1;
  wire RX_MEMORY_reg_704_767_9_11_n_2;
  wire RX_MEMORY_reg_768_831_0_2_i_1_n_0;
  wire RX_MEMORY_reg_768_831_0_2_n_0;
  wire RX_MEMORY_reg_768_831_0_2_n_1;
  wire RX_MEMORY_reg_768_831_0_2_n_2;
  wire RX_MEMORY_reg_768_831_12_14_n_0;
  wire RX_MEMORY_reg_768_831_12_14_n_1;
  wire RX_MEMORY_reg_768_831_12_14_n_2;
  wire RX_MEMORY_reg_768_831_15_15_n_0;
  wire RX_MEMORY_reg_768_831_3_5_n_0;
  wire RX_MEMORY_reg_768_831_3_5_n_1;
  wire RX_MEMORY_reg_768_831_3_5_n_2;
  wire RX_MEMORY_reg_768_831_6_8_n_0;
  wire RX_MEMORY_reg_768_831_6_8_n_1;
  wire RX_MEMORY_reg_768_831_6_8_n_2;
  wire RX_MEMORY_reg_768_831_9_11_n_0;
  wire RX_MEMORY_reg_768_831_9_11_n_1;
  wire RX_MEMORY_reg_768_831_9_11_n_2;
  wire RX_MEMORY_reg_832_895_0_2_i_1_n_0;
  wire RX_MEMORY_reg_832_895_0_2_n_0;
  wire RX_MEMORY_reg_832_895_0_2_n_1;
  wire RX_MEMORY_reg_832_895_0_2_n_2;
  wire RX_MEMORY_reg_832_895_12_14_n_0;
  wire RX_MEMORY_reg_832_895_12_14_n_1;
  wire RX_MEMORY_reg_832_895_12_14_n_2;
  wire RX_MEMORY_reg_832_895_15_15_n_0;
  wire RX_MEMORY_reg_832_895_3_5_n_0;
  wire RX_MEMORY_reg_832_895_3_5_n_1;
  wire RX_MEMORY_reg_832_895_3_5_n_2;
  wire RX_MEMORY_reg_832_895_6_8_n_0;
  wire RX_MEMORY_reg_832_895_6_8_n_1;
  wire RX_MEMORY_reg_832_895_6_8_n_2;
  wire RX_MEMORY_reg_832_895_9_11_n_0;
  wire RX_MEMORY_reg_832_895_9_11_n_1;
  wire RX_MEMORY_reg_832_895_9_11_n_2;
  wire RX_MEMORY_reg_896_959_0_2_i_1_n_0;
  wire RX_MEMORY_reg_896_959_0_2_n_0;
  wire RX_MEMORY_reg_896_959_0_2_n_1;
  wire RX_MEMORY_reg_896_959_0_2_n_2;
  wire RX_MEMORY_reg_896_959_12_14_n_0;
  wire RX_MEMORY_reg_896_959_12_14_n_1;
  wire RX_MEMORY_reg_896_959_12_14_n_2;
  wire RX_MEMORY_reg_896_959_15_15_n_0;
  wire RX_MEMORY_reg_896_959_3_5_n_0;
  wire RX_MEMORY_reg_896_959_3_5_n_1;
  wire RX_MEMORY_reg_896_959_3_5_n_2;
  wire RX_MEMORY_reg_896_959_6_8_n_0;
  wire RX_MEMORY_reg_896_959_6_8_n_1;
  wire RX_MEMORY_reg_896_959_6_8_n_2;
  wire RX_MEMORY_reg_896_959_9_11_n_0;
  wire RX_MEMORY_reg_896_959_9_11_n_1;
  wire RX_MEMORY_reg_896_959_9_11_n_2;
  wire RX_MEMORY_reg_960_1023_0_2_i_1_n_0;
  wire RX_MEMORY_reg_960_1023_0_2_n_0;
  wire RX_MEMORY_reg_960_1023_0_2_n_1;
  wire RX_MEMORY_reg_960_1023_0_2_n_2;
  wire RX_MEMORY_reg_960_1023_12_14_n_0;
  wire RX_MEMORY_reg_960_1023_12_14_n_1;
  wire RX_MEMORY_reg_960_1023_12_14_n_2;
  wire RX_MEMORY_reg_960_1023_15_15_n_0;
  wire RX_MEMORY_reg_960_1023_3_5_n_0;
  wire RX_MEMORY_reg_960_1023_3_5_n_1;
  wire RX_MEMORY_reg_960_1023_3_5_n_2;
  wire RX_MEMORY_reg_960_1023_6_8_n_0;
  wire RX_MEMORY_reg_960_1023_6_8_n_1;
  wire RX_MEMORY_reg_960_1023_6_8_n_2;
  wire RX_MEMORY_reg_960_1023_9_11_n_0;
  wire RX_MEMORY_reg_960_1023_9_11_n_1;
  wire RX_MEMORY_reg_960_1023_9_11_n_2;
  wire [10:0]RX_PACKET_LENGTH;
  wire \RX_PACKET_LENGTH[0]_i_1_n_0 ;
  wire \RX_PACKET_LENGTH[10]_i_1_n_0 ;
  wire \RX_PACKET_LENGTH[10]_i_2_n_0 ;
  wire \RX_PACKET_LENGTH[10]_i_3_n_0 ;
  wire \RX_PACKET_LENGTH[10]_i_4_n_0 ;
  wire \RX_PACKET_LENGTH[1]_i_1_n_0 ;
  wire \RX_PACKET_LENGTH[2]_i_1_n_0 ;
  wire \RX_PACKET_LENGTH[3]_i_1_n_0 ;
  wire \RX_PACKET_LENGTH[4]_i_1_n_0 ;
  wire \RX_PACKET_LENGTH[5]_i_1_n_0 ;
  wire \RX_PACKET_LENGTH[6]_i_1_n_0 ;
  wire \RX_PACKET_LENGTH[6]_i_2_n_0 ;
  wire \RX_PACKET_LENGTH[7]_i_1_n_0 ;
  wire \RX_PACKET_LENGTH[8]_i_1_n_0 ;
  wire \RX_PACKET_LENGTH[9]_i_1_n_0 ;
  wire RX_PACKET_LENGTH_BUFFER_reg_0_31_0_5_i_1_n_0;
  wire [10:0]RX_PACKET_LENGTH_SYNC;
  wire \RX_PACKET_LENGTH_SYNC[10]_i_10_n_0 ;
  wire \RX_PACKET_LENGTH_SYNC[10]_i_11_n_0 ;
  wire \RX_PACKET_LENGTH_SYNC[10]_i_12_n_0 ;
  wire \RX_PACKET_LENGTH_SYNC[10]_i_13_n_0 ;
  wire \RX_PACKET_LENGTH_SYNC[10]_i_14_n_0 ;
  wire \RX_PACKET_LENGTH_SYNC[10]_i_15_n_0 ;
  wire \RX_PACKET_LENGTH_SYNC[10]_i_16_n_0 ;
  wire \RX_PACKET_LENGTH_SYNC[10]_i_1_n_0 ;
  wire \RX_PACKET_LENGTH_SYNC[10]_i_2_n_0 ;
  wire \RX_PACKET_LENGTH_SYNC[10]_i_9_n_0 ;
  wire \RX_PACKET_LENGTH_SYNC_reg[10]_i_3_n_0 ;
  wire \RX_PACKET_LENGTH_SYNC_reg[10]_i_4_n_0 ;
  wire \RX_PACKET_LENGTH_SYNC_reg[10]_i_5_n_0 ;
  wire \RX_PACKET_LENGTH_SYNC_reg[10]_i_6_n_0 ;
  wire \RX_PACKET_LENGTH_SYNC_reg[10]_i_7_n_0 ;
  wire \RX_PACKET_LENGTH_SYNC_reg[10]_i_8_n_0 ;
  (* RTL_KEEP = "yes" *) wire [2:0]RX_PACKET_STATE;
  wire RX_PACKET_STATE0;
  wire [3:0]RX_PHY_STATE;
  wire RX_PHY_STATE0;
  wire \RX_PHY_STATE[1]_i_2_n_0 ;
  wire \RX_PHY_STATE[2]_i_1_n_0 ;
  wire \RX_PHY_STATE[3]_i_10_n_0 ;
  wire \RX_PHY_STATE[3]_i_11_n_0 ;
  wire \RX_PHY_STATE[3]_i_12_n_0 ;
  wire \RX_PHY_STATE[3]_i_13_n_0 ;
  wire \RX_PHY_STATE[3]_i_1_n_0 ;
  wire \RX_PHY_STATE[3]_i_4_n_0 ;
  wire \RX_PHY_STATE[3]_i_5_n_0 ;
  wire \RX_PHY_STATE[3]_i_6_n_0 ;
  wire \RX_PHY_STATE[3]_i_7_n_0 ;
  wire \RX_PHY_STATE[3]_i_8_n_0 ;
  wire \RX_PHY_STATE[3]_i_9_n_0 ;
  wire \RX_PHY_STATE_reg_n_0_[0] ;
  wire \RX_PHY_STATE_reg_n_0_[1] ;
  wire \RX_PHY_STATE_reg_n_0_[2] ;
  wire \RX_PHY_STATE_reg_n_0_[3] ;
  wire [10:0]RX_READ_ADDRESS;
  wire \RX_READ_ADDRESS[0]_i_1_n_0 ;
  wire \RX_READ_ADDRESS[0]_rep_i_1__0_n_0 ;
  wire \RX_READ_ADDRESS[0]_rep_i_1__1_n_0 ;
  wire \RX_READ_ADDRESS[0]_rep_i_1__2_n_0 ;
  wire \RX_READ_ADDRESS[0]_rep_i_1__3_n_0 ;
  wire \RX_READ_ADDRESS[0]_rep_i_1_n_0 ;
  wire \RX_READ_ADDRESS[10]_i_1_n_0 ;
  wire \RX_READ_ADDRESS[1]_i_1_n_0 ;
  wire \RX_READ_ADDRESS[1]_rep_i_1__0_n_0 ;
  wire \RX_READ_ADDRESS[1]_rep_i_1__1_n_0 ;
  wire \RX_READ_ADDRESS[1]_rep_i_1__2_n_0 ;
  wire \RX_READ_ADDRESS[1]_rep_i_1_n_0 ;
  wire \RX_READ_ADDRESS[2]_i_1_n_0 ;
  wire \RX_READ_ADDRESS[2]_rep_i_1__0_n_0 ;
  wire \RX_READ_ADDRESS[2]_rep_i_1__1_n_0 ;
  wire \RX_READ_ADDRESS[2]_rep_i_1__2_n_0 ;
  wire \RX_READ_ADDRESS[2]_rep_i_1_n_0 ;
  wire \RX_READ_ADDRESS[3]_i_1_n_0 ;
  wire \RX_READ_ADDRESS[3]_i_2_n_0 ;
  wire \RX_READ_ADDRESS[3]_rep_i_1__0_n_0 ;
  wire \RX_READ_ADDRESS[3]_rep_i_1__1_n_0 ;
  wire \RX_READ_ADDRESS[3]_rep_i_1__2_n_0 ;
  wire \RX_READ_ADDRESS[3]_rep_i_1_n_0 ;
  wire \RX_READ_ADDRESS[4]_i_1_n_0 ;
  wire \RX_READ_ADDRESS[4]_i_2_n_0 ;
  wire \RX_READ_ADDRESS[4]_rep_i_1__0_n_0 ;
  wire \RX_READ_ADDRESS[4]_rep_i_1__1_n_0 ;
  wire \RX_READ_ADDRESS[4]_rep_i_1__2_n_0 ;
  wire \RX_READ_ADDRESS[4]_rep_i_1_n_0 ;
  wire \RX_READ_ADDRESS[5]_i_1_n_0 ;
  wire \RX_READ_ADDRESS[5]_i_2_n_0 ;
  wire \RX_READ_ADDRESS[5]_i_3_n_0 ;
  wire \RX_READ_ADDRESS[5]_rep_i_1__0_n_0 ;
  wire \RX_READ_ADDRESS[5]_rep_i_1__1_n_0 ;
  wire \RX_READ_ADDRESS[5]_rep_i_1__2_n_0 ;
  wire \RX_READ_ADDRESS[5]_rep_i_1__3_n_0 ;
  wire \RX_READ_ADDRESS[5]_rep_i_1_n_0 ;
  wire \RX_READ_ADDRESS[6]_i_1_n_0 ;
  wire \RX_READ_ADDRESS[6]_i_2_n_0 ;
  wire \RX_READ_ADDRESS[7]_i_1_n_0 ;
  wire \RX_READ_ADDRESS[8]_i_1_n_0 ;
  wire \RX_READ_ADDRESS[8]_i_2_n_0 ;
  wire \RX_READ_ADDRESS[9]_i_1_n_0 ;
  wire \RX_READ_ADDRESS[9]_i_2_n_0 ;
  wire \RX_READ_ADDRESS_reg[0]_rep__0_n_0 ;
  wire \RX_READ_ADDRESS_reg[0]_rep__1_n_0 ;
  wire \RX_READ_ADDRESS_reg[0]_rep__2_n_0 ;
  wire \RX_READ_ADDRESS_reg[0]_rep__3_n_0 ;
  wire \RX_READ_ADDRESS_reg[0]_rep_n_0 ;
  wire \RX_READ_ADDRESS_reg[1]_rep__0_n_0 ;
  wire \RX_READ_ADDRESS_reg[1]_rep__1_n_0 ;
  wire \RX_READ_ADDRESS_reg[1]_rep__2_n_0 ;
  wire \RX_READ_ADDRESS_reg[1]_rep_n_0 ;
  wire \RX_READ_ADDRESS_reg[2]_rep__0_n_0 ;
  wire \RX_READ_ADDRESS_reg[2]_rep__1_n_0 ;
  wire \RX_READ_ADDRESS_reg[2]_rep__2_n_0 ;
  wire \RX_READ_ADDRESS_reg[2]_rep_n_0 ;
  wire \RX_READ_ADDRESS_reg[3]_rep__0_n_0 ;
  wire \RX_READ_ADDRESS_reg[3]_rep__1_n_0 ;
  wire \RX_READ_ADDRESS_reg[3]_rep__2_n_0 ;
  wire \RX_READ_ADDRESS_reg[3]_rep_n_0 ;
  wire \RX_READ_ADDRESS_reg[4]_rep__0_n_0 ;
  wire \RX_READ_ADDRESS_reg[4]_rep__1_n_0 ;
  wire \RX_READ_ADDRESS_reg[4]_rep__2_n_0 ;
  wire \RX_READ_ADDRESS_reg[4]_rep_n_0 ;
  wire \RX_READ_ADDRESS_reg[5]_rep__0_n_0 ;
  wire \RX_READ_ADDRESS_reg[5]_rep__1_n_0 ;
  wire \RX_READ_ADDRESS_reg[5]_rep__2_n_0 ;
  wire \RX_READ_ADDRESS_reg[5]_rep__3_n_0 ;
  wire \RX_READ_ADDRESS_reg[5]_rep_n_0 ;
  wire \RX_READ_BUFFER[0]_i_1_n_0 ;
  wire \RX_READ_BUFFER[0]_i_2_n_0 ;
  wire \RX_READ_BUFFER[0]_i_3_n_0 ;
  wire \RX_READ_BUFFER[0]_i_5_n_0 ;
  wire \RX_READ_BUFFER[0]_i_6_n_0 ;
  wire \RX_READ_BUFFER[0]_i_7_n_0 ;
  wire \RX_READ_BUFFER[0]_i_8_n_0 ;
  wire \RX_READ_BUFFER[1]_i_1_n_0 ;
  wire \RX_READ_BUFFER[2]_i_1_n_0 ;
  wire \RX_READ_BUFFER[3]_i_1_n_0 ;
  wire \RX_READ_BUFFER[4]_i_1_n_0 ;
  wire \RX_READ_BUFFER_reg_n_0_[0] ;
  wire \RX_READ_BUFFER_reg_n_0_[1] ;
  wire \RX_READ_BUFFER_reg_n_0_[2] ;
  wire \RX_READ_BUFFER_reg_n_0_[3] ;
  wire \RX_READ_BUFFER_reg_n_0_[4] ;
  wire [10:0]RX_START_ADDRESS;
  wire \RX_START_ADDRESS[10]_i_1_n_0 ;
  wire [10:0]RX_START_ADDRESS_SYNC;
  wire [10:0]RX_START_ADDRESS_SYNC0;
  wire RX_STB_i_1_n_0;
  wire RX_STB_i_2_n_0;
  wire \RX_WRITE_ADDRESS[0]_rep_i_1_n_0 ;
  wire \RX_WRITE_ADDRESS[10]_i_2_n_0 ;
  wire \RX_WRITE_ADDRESS[1]_rep_i_1__0_n_0 ;
  wire \RX_WRITE_ADDRESS[1]_rep_i_1_n_0 ;
  wire \RX_WRITE_ADDRESS[2]_rep_i_1_n_0 ;
  wire \RX_WRITE_ADDRESS[3]_rep_i_1_n_0 ;
  wire \RX_WRITE_ADDRESS[4]_rep_i_1_n_0 ;
  wire \RX_WRITE_ADDRESS[5]_rep_i_1_n_0 ;
  wire \RX_WRITE_ADDRESS_reg[0]_rep_n_0 ;
  wire \RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ;
  wire \RX_WRITE_ADDRESS_reg[1]_rep_n_0 ;
  wire \RX_WRITE_ADDRESS_reg[2]_rep_n_0 ;
  wire \RX_WRITE_ADDRESS_reg[3]_rep_n_0 ;
  wire \RX_WRITE_ADDRESS_reg[4]_rep_n_0 ;
  wire \RX_WRITE_ADDRESS_reg[5]_rep_n_0 ;
  wire [10:0]RX_WRITE_ADDRESS_reg__0;
  wire \RX_WRITE_BUFFER[0]_i_1_n_0 ;
  wire \RX_WRITE_BUFFER[1]_i_1_n_0 ;
  wire \RX_WRITE_BUFFER[2]_i_1_n_0 ;
  wire \RX_WRITE_BUFFER[3]_i_1_n_0 ;
  wire \RX_WRITE_BUFFER[4]_i_1_n_0 ;
  wire \RX_WRITE_BUFFER[4]_i_2_n_0 ;
  wire \RX_WRITE_BUFFER_reg_n_0_[0] ;
  wire \RX_WRITE_BUFFER_reg_n_0_[1] ;
  wire \RX_WRITE_BUFFER_reg_n_0_[2] ;
  wire \RX_WRITE_BUFFER_reg_n_0_[3] ;
  wire \RX_WRITE_BUFFER_reg_n_0_[4] ;
  wire [15:0]RX_WRITE_DATA;
  wire \RX_WRITE_DATA[0]_i_1_n_0 ;
  wire \RX_WRITE_DATA[10]_i_1_n_0 ;
  wire \RX_WRITE_DATA[11]_i_1_n_0 ;
  wire \RX_WRITE_DATA[12]_i_1_n_0 ;
  wire \RX_WRITE_DATA[13]_i_1_n_0 ;
  wire \RX_WRITE_DATA[14]_i_1_n_0 ;
  wire \RX_WRITE_DATA[15]_i_1_n_0 ;
  wire \RX_WRITE_DATA[1]_i_1_n_0 ;
  wire \RX_WRITE_DATA[2]_i_1_n_0 ;
  wire \RX_WRITE_DATA[3]_i_1_n_0 ;
  wire \RX_WRITE_DATA[4]_i_1_n_0 ;
  wire \RX_WRITE_DATA[5]_i_1_n_0 ;
  wire \RX_WRITE_DATA[6]_i_1_n_0 ;
  wire \RX_WRITE_DATA[7]_i_1_n_0 ;
  wire \RX_WRITE_DATA[8]_i_1_n_0 ;
  wire \RX_WRITE_DATA[9]_i_1_n_0 ;
  wire RX_WRITE_ENABLE;
  wire RX_WRITE_ENABLE_i_1_n_0;
  wire \RX_reg[0]_i_2_n_0 ;
  wire \RX_reg[0]_i_3_n_0 ;
  wire \RX_reg[0]_i_4_n_0 ;
  wire \RX_reg[0]_i_5_n_0 ;
  wire \RX_reg[0]_i_6_n_0 ;
  wire \RX_reg[0]_i_7_n_0 ;
  wire \RX_reg[10]_i_4_n_0 ;
  wire \RX_reg[10]_i_5_n_0 ;
  wire \RX_reg[10]_i_6_n_0 ;
  wire \RX_reg[10]_i_7_n_0 ;
  wire \RX_reg[11]_i_2_n_0 ;
  wire \RX_reg[11]_i_3_n_0 ;
  wire \RX_reg[11]_i_4_n_0 ;
  wire \RX_reg[11]_i_5_n_0 ;
  wire \RX_reg[12]_i_2_n_0 ;
  wire \RX_reg[12]_i_3_n_0 ;
  wire \RX_reg[12]_i_4_n_0 ;
  wire \RX_reg[12]_i_5_n_0 ;
  wire \RX_reg[13]_i_2_n_0 ;
  wire \RX_reg[13]_i_3_n_0 ;
  wire \RX_reg[13]_i_4_n_0 ;
  wire \RX_reg[13]_i_5_n_0 ;
  wire \RX_reg[14]_i_2_n_0 ;
  wire \RX_reg[14]_i_3_n_0 ;
  wire \RX_reg[14]_i_4_n_0 ;
  wire \RX_reg[14]_i_5_n_0 ;
  wire \RX_reg[15]_i_4_n_0 ;
  wire \RX_reg[15]_i_5_n_0 ;
  wire \RX_reg[15]_i_6_n_0 ;
  wire \RX_reg[15]_i_7_n_0 ;
  wire \RX_reg[1]_i_2_n_0 ;
  wire \RX_reg[1]_i_3_n_0 ;
  wire \RX_reg[1]_i_4_n_0 ;
  wire \RX_reg[1]_i_5_n_0 ;
  wire \RX_reg[1]_i_6_n_0 ;
  wire \RX_reg[1]_i_7_n_0 ;
  wire \RX_reg[2]_i_2_n_0 ;
  wire \RX_reg[2]_i_3_n_0 ;
  wire \RX_reg[2]_i_4_n_0 ;
  wire \RX_reg[2]_i_5_n_0 ;
  wire \RX_reg[2]_i_6_n_0 ;
  wire \RX_reg[2]_i_7_n_0 ;
  wire \RX_reg[3]_i_2_n_0 ;
  wire \RX_reg[3]_i_3_n_0 ;
  wire \RX_reg[3]_i_4_n_0 ;
  wire \RX_reg[3]_i_5_n_0 ;
  wire \RX_reg[3]_i_6_n_0 ;
  wire \RX_reg[3]_i_7_n_0 ;
  wire \RX_reg[4]_i_2_n_0 ;
  wire \RX_reg[4]_i_3_n_0 ;
  wire \RX_reg[4]_i_5_n_0 ;
  wire \RX_reg[4]_i_6_n_0 ;
  wire \RX_reg[4]_i_7_n_0 ;
  wire \RX_reg[4]_i_8_n_0 ;
  wire \RX_reg[5]_i_2_n_0 ;
  wire \RX_reg[5]_i_3_n_0 ;
  wire \RX_reg[5]_i_5_n_0 ;
  wire \RX_reg[5]_i_6_n_0 ;
  wire \RX_reg[5]_i_7_n_0 ;
  wire \RX_reg[5]_i_8_n_0 ;
  wire \RX_reg[6]_i_2_n_0 ;
  wire \RX_reg[6]_i_3_n_0 ;
  wire \RX_reg[6]_i_5_n_0 ;
  wire \RX_reg[6]_i_6_n_0 ;
  wire \RX_reg[6]_i_7_n_0 ;
  wire \RX_reg[6]_i_8_n_0 ;
  wire \RX_reg[7]_i_2_n_0 ;
  wire \RX_reg[7]_i_3_n_0 ;
  wire \RX_reg[7]_i_5_n_0 ;
  wire \RX_reg[7]_i_6_n_0 ;
  wire \RX_reg[7]_i_7_n_0 ;
  wire \RX_reg[7]_i_8_n_0 ;
  wire \RX_reg[8]_i_2_n_0 ;
  wire \RX_reg[8]_i_3_n_0 ;
  wire \RX_reg[8]_i_4_n_0 ;
  wire \RX_reg[8]_i_5_n_0 ;
  wire \RX_reg[8]_i_6_n_0 ;
  wire \RX_reg[8]_i_7_n_0 ;
  wire \RX_reg[9]_i_2_n_0 ;
  wire \RX_reg[9]_i_3_n_0 ;
  wire \RX_reg[9]_i_5_n_0 ;
  wire \RX_reg[9]_i_6_n_0 ;
  wire \RX_reg[9]_i_7_n_0 ;
  wire \RX_reg[9]_i_8_n_0 ;
  wire S_TX_ACK_i_1_n_0;
  wire \TXD[0]_i_10_n_0 ;
  wire \TXD[0]_i_11_n_0 ;
  wire \TXD[0]_i_1_n_0 ;
  wire \TXD[0]_i_2_n_0 ;
  wire \TXD[0]_i_3_n_0 ;
  wire \TXD[0]_i_6_n_0 ;
  wire \TXD[0]_i_7_n_0 ;
  wire \TXD[0]_i_8_n_0 ;
  wire \TXD[0]_i_9_n_0 ;
  wire \TXD[1]_i_10_n_0 ;
  wire \TXD[1]_i_11_n_0 ;
  wire \TXD[1]_i_12_n_0 ;
  wire \TXD[1]_i_1_n_0 ;
  wire \TXD[1]_i_2_n_0 ;
  wire \TXD[1]_i_3_n_0 ;
  wire \TXD[1]_i_4_n_0 ;
  wire \TXD[1]_i_7_n_0 ;
  wire \TXD[1]_i_8_n_0 ;
  wire \TXD[1]_i_9_n_0 ;
  wire [1:0]TXD_OBUF;
  wire \TXD_reg[0]_i_4_n_0 ;
  wire \TXD_reg[0]_i_5_n_0 ;
  wire \TXD_reg[1]_i_5_n_0 ;
  wire \TXD_reg[1]_i_6_n_0 ;
  wire TXEN_OBUF;
  wire TXEN_i_1_n_0;
  wire \TX_CRC[0]_i_1_n_0 ;
  wire \TX_CRC[10]_i_3_n_0 ;
  wire \TX_CRC[10]_i_4_n_0 ;
  wire \TX_CRC[10]_i_5_n_0 ;
  wire \TX_CRC[12]_i_1_n_0 ;
  wire \TX_CRC[12]_i_2_n_0 ;
  wire \TX_CRC[12]_i_3_n_0 ;
  wire \TX_CRC[12]_i_4_n_0 ;
  wire \TX_CRC[13]_i_3_n_0 ;
  wire \TX_CRC[13]_i_4_n_0 ;
  wire \TX_CRC[14]_i_2_n_0 ;
  wire \TX_CRC[14]_i_3_n_0 ;
  wire \TX_CRC[14]_i_4_n_0 ;
  wire \TX_CRC[16]_i_1_n_0 ;
  wire \TX_CRC[16]_i_2_n_0 ;
  wire \TX_CRC[16]_i_3_n_0 ;
  wire \TX_CRC[16]_i_4_n_0 ;
  wire \TX_CRC[16]_i_5_n_0 ;
  wire \TX_CRC[17]_i_3_n_0 ;
  wire \TX_CRC[18]_i_2_n_0 ;
  wire \TX_CRC[18]_i_3_n_0 ;
  wire \TX_CRC[18]_i_4_n_0 ;
  wire \TX_CRC[19]_i_1_n_0 ;
  wire \TX_CRC[19]_i_2_n_0 ;
  wire \TX_CRC[19]_i_3_n_0 ;
  wire \TX_CRC[1]_i_2_n_0 ;
  wire \TX_CRC[20]_i_1_n_0 ;
  wire \TX_CRC[21]_i_1_n_0 ;
  wire \TX_CRC[22]_i_1_n_0 ;
  wire \TX_CRC[23]_i_2_n_0 ;
  wire \TX_CRC[23]_i_4_n_0 ;
  wire \TX_CRC[23]_i_5_n_0 ;
  wire \TX_CRC[24]_i_3_n_0 ;
  wire \TX_CRC[25]_i_2_n_0 ;
  wire \TX_CRC[25]_i_3_n_0 ;
  wire \TX_CRC[26]_i_2_n_0 ;
  wire \TX_CRC[26]_i_3_n_0 ;
  wire \TX_CRC[26]_i_4_n_0 ;
  wire \TX_CRC[26]_i_5_n_0 ;
  wire \TX_CRC[27]_i_2_n_0 ;
  wire \TX_CRC[27]_i_3_n_0 ;
  wire \TX_CRC[27]_i_4_n_0 ;
  wire \TX_CRC[27]_i_5_n_0 ;
  wire \TX_CRC[28]_i_2_n_0 ;
  wire \TX_CRC[28]_i_3_n_0 ;
  wire \TX_CRC[28]_i_4_n_0 ;
  wire \TX_CRC[28]_i_5_n_0 ;
  wire \TX_CRC[29]_i_2_n_0 ;
  wire \TX_CRC[29]_i_3_n_0 ;
  wire \TX_CRC[29]_i_4_n_0 ;
  wire \TX_CRC[2]_i_3_n_0 ;
  wire \TX_CRC[30]_i_1_n_0 ;
  wire \TX_CRC[30]_i_2_n_0 ;
  wire \TX_CRC[30]_i_3_n_0 ;
  wire \TX_CRC[31]_i_1_n_0 ;
  wire \TX_CRC[31]_i_2_n_0 ;
  wire \TX_CRC[31]_i_3_n_0 ;
  wire \TX_CRC[3]_i_3_n_0 ;
  wire \TX_CRC[4]_i_1_n_0 ;
  wire \TX_CRC[4]_i_2_n_0 ;
  wire \TX_CRC[4]_i_3_n_0 ;
  wire \TX_CRC[4]_i_4_n_0 ;
  wire \TX_CRC[4]_i_5_n_0 ;
  wire \TX_CRC[4]_i_6_n_0 ;
  wire \TX_CRC[6]_i_2_n_0 ;
  wire \TX_CRC[6]_i_3_n_0 ;
  wire \TX_CRC[7]_i_3_n_0 ;
  wire \TX_CRC[9]_i_2_n_0 ;
  wire \TX_CRC[9]_i_3_n_0 ;
  wire \TX_CRC_reg[10]_i_1_n_0 ;
  wire \TX_CRC_reg[11]_i_1_n_0 ;
  wire \TX_CRC_reg[13]_i_1_n_0 ;
  wire \TX_CRC_reg[14]_i_1_n_0 ;
  wire \TX_CRC_reg[15]_i_1_n_0 ;
  wire \TX_CRC_reg[17]_i_1_n_0 ;
  wire \TX_CRC_reg[18]_i_1_n_0 ;
  wire \TX_CRC_reg[1]_i_1_n_0 ;
  wire \TX_CRC_reg[23]_i_1_n_0 ;
  wire \TX_CRC_reg[24]_i_1_n_0 ;
  wire \TX_CRC_reg[25]_i_1_n_0 ;
  wire \TX_CRC_reg[26]_i_1_n_0 ;
  wire \TX_CRC_reg[27]_i_1_n_0 ;
  wire \TX_CRC_reg[28]_i_1_n_0 ;
  wire \TX_CRC_reg[29]_i_1_n_0 ;
  wire \TX_CRC_reg[2]_i_1_n_0 ;
  wire \TX_CRC_reg[3]_i_1_n_0 ;
  wire \TX_CRC_reg[5]_i_1_n_0 ;
  wire \TX_CRC_reg[6]_i_1_n_0 ;
  wire \TX_CRC_reg[7]_i_1_n_0 ;
  wire \TX_CRC_reg[8]_i_1_n_0 ;
  wire \TX_CRC_reg[9]_i_1_n_0 ;
  wire \TX_CRC_reg_n_0_[0] ;
  wire \TX_CRC_reg_n_0_[10] ;
  wire \TX_CRC_reg_n_0_[11] ;
  wire \TX_CRC_reg_n_0_[12] ;
  wire \TX_CRC_reg_n_0_[13] ;
  wire \TX_CRC_reg_n_0_[14] ;
  wire \TX_CRC_reg_n_0_[15] ;
  wire \TX_CRC_reg_n_0_[16] ;
  wire \TX_CRC_reg_n_0_[17] ;
  wire \TX_CRC_reg_n_0_[18] ;
  wire \TX_CRC_reg_n_0_[19] ;
  wire \TX_CRC_reg_n_0_[20] ;
  wire \TX_CRC_reg_n_0_[21] ;
  wire \TX_CRC_reg_n_0_[22] ;
  wire \TX_CRC_reg_n_0_[23] ;
  wire \TX_CRC_reg_n_0_[8] ;
  wire \TX_CRC_reg_n_0_[9] ;
  wire [10:1]TX_IN_COUNT;
  wire \TX_IN_COUNT[10]_i_1_n_0 ;
  wire \TX_IN_COUNT[10]_i_2_n_0 ;
  wire \TX_IN_COUNT[10]_i_3_n_0 ;
  wire \TX_IN_COUNT[10]_i_4_n_0 ;
  wire \TX_IN_COUNT[1]_i_1_n_0 ;
  wire \TX_IN_COUNT[2]_i_1_n_0 ;
  wire \TX_IN_COUNT[3]_i_1_n_0 ;
  wire \TX_IN_COUNT[4]_i_1_n_0 ;
  wire \TX_IN_COUNT[5]_i_1_n_0 ;
  wire \TX_IN_COUNT[6]_i_1_n_0 ;
  wire \TX_IN_COUNT[7]_i_1_n_0 ;
  wire \TX_IN_COUNT[8]_i_1_n_0 ;
  wire \TX_IN_COUNT[9]_i_1_n_0 ;
  wire TX_MEMORY_reg_ENBWREN_cooolgate_en_sig_23;
  wire TX_MEMORY_reg_n_59;
  wire TX_MEMORY_reg_n_67;
  wire [10:0]TX_OUT_COUNT0_in;
  wire \TX_OUT_COUNT[10]_i_1_n_0 ;
  wire \TX_OUT_COUNT[10]_i_3_n_0 ;
  wire \TX_OUT_COUNT[10]_i_4_n_0 ;
  wire \TX_OUT_COUNT[10]_i_5_n_0 ;
  wire \TX_OUT_COUNT[10]_i_6_n_0 ;
  wire \TX_OUT_COUNT[10]_i_7_n_0 ;
  wire \TX_OUT_COUNT[10]_i_8_n_0 ;
  wire \TX_OUT_COUNT[3]_i_2_n_0 ;
  wire \TX_OUT_COUNT[4]_i_2_n_0 ;
  wire \TX_OUT_COUNT[5]_i_2_n_0 ;
  wire \TX_OUT_COUNT[6]_i_2_n_0 ;
  wire \TX_OUT_COUNT[7]_i_2_n_0 ;
  wire \TX_OUT_COUNT[8]_i_2_n_0 ;
  wire \TX_OUT_COUNT[9]_i_2_n_0 ;
  wire \TX_OUT_COUNT_reg_n_0_[0] ;
  wire \TX_OUT_COUNT_reg_n_0_[10] ;
  wire \TX_OUT_COUNT_reg_n_0_[1] ;
  wire \TX_OUT_COUNT_reg_n_0_[2] ;
  wire \TX_OUT_COUNT_reg_n_0_[3] ;
  wire \TX_OUT_COUNT_reg_n_0_[4] ;
  wire \TX_OUT_COUNT_reg_n_0_[5] ;
  wire \TX_OUT_COUNT_reg_n_0_[6] ;
  wire \TX_OUT_COUNT_reg_n_0_[7] ;
  wire \TX_OUT_COUNT_reg_n_0_[8] ;
  wire \TX_OUT_COUNT_reg_n_0_[9] ;
  wire [15:0]TX_PACKET_LENGTH;
  wire \TX_PACKET_LENGTH[15]_i_1_n_0 ;
  wire \TX_PACKET_STATE[0]_i_1_n_0 ;
  wire \TX_PACKET_STATE[1]_i_10_n_0 ;
  wire \TX_PACKET_STATE[1]_i_11_n_0 ;
  wire \TX_PACKET_STATE[1]_i_12_n_0 ;
  wire \TX_PACKET_STATE[1]_i_13_n_0 ;
  wire \TX_PACKET_STATE[1]_i_14_n_0 ;
  wire \TX_PACKET_STATE[1]_i_15_n_0 ;
  wire \TX_PACKET_STATE[1]_i_16_n_0 ;
  wire \TX_PACKET_STATE[1]_i_17_n_0 ;
  wire \TX_PACKET_STATE[1]_i_1_n_0 ;
  wire \TX_PACKET_STATE[1]_i_4_n_0 ;
  wire \TX_PACKET_STATE[1]_i_5_n_0 ;
  wire \TX_PACKET_STATE[1]_i_6_n_0 ;
  wire \TX_PACKET_STATE[1]_i_7_n_0 ;
  wire \TX_PACKET_STATE[1]_i_8_n_0 ;
  wire \TX_PACKET_STATE[1]_i_9_n_0 ;
  wire \TX_PACKET_STATE_reg[1]_i_2_n_0 ;
  wire \TX_PACKET_STATE_reg[1]_i_3_n_0 ;
  wire \TX_PACKET_STATE_reg_n_0_[0] ;
  wire \TX_PACKET_STATE_reg_n_0_[1] ;
  wire \TX_PHY_STATE[0]_i_1_n_0 ;
  wire \TX_PHY_STATE[1]_i_1_n_0 ;
  wire \TX_PHY_STATE[2]_i_1_n_0 ;
  wire \TX_PHY_STATE[2]_i_2_n_0 ;
  wire \TX_PHY_STATE[2]_i_3_n_0 ;
  wire \TX_PHY_STATE[2]_i_4_n_0 ;
  wire \TX_PHY_STATE[3]_i_1_n_0 ;
  wire \TX_PHY_STATE[3]_i_2_n_0 ;
  wire \TX_PHY_STATE[3]_i_3_n_0 ;
  wire \TX_PHY_STATE[3]_i_4_n_0 ;
  wire \TX_PHY_STATE[3]_i_5_n_0 ;
  wire \TX_PHY_STATE[4]_i_1_n_0 ;
  wire \TX_PHY_STATE[4]_i_2_n_0 ;
  wire \TX_PHY_STATE[4]_i_3_n_0 ;
  wire \TX_PHY_STATE[4]_i_4_n_0 ;
  wire \TX_PHY_STATE_reg_n_0_[0] ;
  wire \TX_PHY_STATE_reg_n_0_[1] ;
  wire \TX_PHY_STATE_reg_n_0_[2] ;
  wire \TX_PHY_STATE_reg_n_0_[3] ;
  wire \TX_PHY_STATE_reg_n_0_[4] ;
  wire [10:0]TX_READ_ADDRESS;
  wire \TX_READ_ADDRESS_rep[0]_i_1_n_0 ;
  wire \TX_READ_ADDRESS_rep[10]_i_1_n_0 ;
  wire \TX_READ_ADDRESS_rep[1]_i_1_n_0 ;
  wire \TX_READ_ADDRESS_rep[2]_i_1_n_0 ;
  wire \TX_READ_ADDRESS_rep[3]_i_1_n_0 ;
  wire \TX_READ_ADDRESS_rep[4]_i_1_n_0 ;
  wire \TX_READ_ADDRESS_rep[5]_i_1_n_0 ;
  wire \TX_READ_ADDRESS_rep[6]_i_1_n_0 ;
  wire \TX_READ_ADDRESS_rep[7]_i_1_n_0 ;
  wire \TX_READ_ADDRESS_rep[8]_i_1_n_0 ;
  wire \TX_READ_ADDRESS_rep[9]_i_1_n_0 ;
  wire \TX_READ_ADDRESS_rep[9]_i_2_n_0 ;
  wire \TX_READ_ADDRESS_rep[9]_i_3_n_0 ;
  wire \TX_READ_ADDRESS_rep[9]_i_4_n_0 ;
  wire TX_WRITE;
  wire TX_WRITE0;
  wire [10:0]TX_WRITE_ADDRESS;
  wire \TX_WRITE_ADDRESS[0]_i_1_n_0 ;
  wire \TX_WRITE_ADDRESS[10]_i_1_n_0 ;
  wire \TX_WRITE_ADDRESS[10]_i_2_n_0 ;
  wire \TX_WRITE_ADDRESS[10]_i_3_n_0 ;
  wire \TX_WRITE_ADDRESS[1]_i_1_n_0 ;
  wire \TX_WRITE_ADDRESS[2]_i_1_n_0 ;
  wire \TX_WRITE_ADDRESS[3]_i_1_n_0 ;
  wire \TX_WRITE_ADDRESS[4]_i_1_n_0 ;
  wire \TX_WRITE_ADDRESS[5]_i_1_n_0 ;
  wire \TX_WRITE_ADDRESS[5]_i_2_n_0 ;
  wire \TX_WRITE_ADDRESS[6]_i_1_n_0 ;
  wire \TX_WRITE_ADDRESS[7]_i_1_n_0 ;
  wire \TX_WRITE_ADDRESS[8]_i_1_n_0 ;
  wire \TX_WRITE_ADDRESS[9]_i_1_n_0 ;
  wire \TX_WRITE_ADDRESS[9]_i_2_n_0 ;
  wire [10:0]TX_WRITE_ADDRESS_DEL;
  wire [15:0]TX_WRITE_DATA;
  wire \TX_WRITE_DATA[15]_i_1_n_0 ;
  wire p_0_in11_in;
  wire p_0_in167_in;
  wire p_0_in66_in;
  wire p_0_in8_in;
  wire [0:0]p_0_out;
  wire [30:0]p_0_out0_in;
  wire [1:0]p_16_in;
  wire [1:0]p_17_in;
  wire [1:0]p_18_in;
  wire p_1_in;
  wire p_1_in126_in;
  wire p_1_in128_in;
  wire p_1_in12_in;
  wire p_1_in130_in;
  wire p_1_in132_in;
  wire p_1_in133_in;
  wire p_1_in135_in;
  wire p_1_in136_in;
  wire p_1_in9_in;
  wire [1:0]p_20_in;
  wire [1:0]p_21_in;
  wire [1:0]p_22_in;
  wire [10:0]plusOp;
  wire [7:0]slv1_out;
  wire [3:0]\NLW_RX_END_ADDRESS_reg[10]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_RX_END_ADDRESS_reg[10]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_RX_END_ADDRESS_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_RX_END_ADDRESS_reg[7]_i_1_CO_UNCONNECTED ;
  wire NLW_RX_MEMORY_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_0_63_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_0_63_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1024_1087_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1024_1087_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1024_1087_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1024_1087_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1024_1087_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1024_1087_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1088_1151_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1088_1151_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1088_1151_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1088_1151_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1088_1151_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1088_1151_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1152_1215_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1152_1215_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1152_1215_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1152_1215_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1152_1215_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1152_1215_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1216_1279_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1216_1279_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1216_1279_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1216_1279_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1216_1279_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1216_1279_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1280_1343_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1280_1343_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1280_1343_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1280_1343_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1280_1343_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1280_1343_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_128_191_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_128_191_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_128_191_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1344_1407_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1344_1407_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1344_1407_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1344_1407_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1344_1407_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1344_1407_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1408_1471_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1408_1471_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1408_1471_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1408_1471_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1408_1471_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1408_1471_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1472_1535_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1472_1535_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1472_1535_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1472_1535_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1472_1535_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1472_1535_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1536_1599_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1536_1599_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1536_1599_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1536_1599_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1536_1599_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1536_1599_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1600_1663_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1600_1663_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1600_1663_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1600_1663_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1600_1663_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1600_1663_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1664_1727_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1664_1727_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1664_1727_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1664_1727_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1664_1727_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1664_1727_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1728_1791_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1728_1791_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1728_1791_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1728_1791_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1728_1791_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1728_1791_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1792_1855_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1792_1855_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1792_1855_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1792_1855_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1792_1855_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1792_1855_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1856_1919_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1856_1919_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1856_1919_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1856_1919_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1856_1919_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1856_1919_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1920_1983_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1920_1983_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1920_1983_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1920_1983_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1920_1983_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1920_1983_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_192_255_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_192_255_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_192_255_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1984_2047_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1984_2047_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1984_2047_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1984_2047_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1984_2047_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1984_2047_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_256_319_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_256_319_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_256_319_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_256_319_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_320_383_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_320_383_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_320_383_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_320_383_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_384_447_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_384_447_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_384_447_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_384_447_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_448_511_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_448_511_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_448_511_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_448_511_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_512_575_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_512_575_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_512_575_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_512_575_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_576_639_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_576_639_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_576_639_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_576_639_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_640_703_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_640_703_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_640_703_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_640_703_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_64_127_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_64_127_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_64_127_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_704_767_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_704_767_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_704_767_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_704_767_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_768_831_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_768_831_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_768_831_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_768_831_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_832_895_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_832_895_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_832_895_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_832_895_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_832_895_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_832_895_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_896_959_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_896_959_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_896_959_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_896_959_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_896_959_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_896_959_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_960_1023_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_960_1023_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_960_1023_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_960_1023_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_960_1023_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_960_1023_9_11_DOD_UNCONNECTED;
  wire [1:0]NLW_RX_PACKET_LENGTH_BUFFER_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:1]NLW_RX_PACKET_LENGTH_BUFFER_reg_0_31_6_10_DOC_UNCONNECTED;
  wire [1:0]NLW_RX_PACKET_LENGTH_BUFFER_reg_0_31_6_10_DOD_UNCONNECTED;
  wire [2:0]\NLW_RX_READ_BUFFER_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_RX_READ_BUFFER_reg[0]_i_4_O_UNCONNECTED ;
  wire [1:0]NLW_RX_START_ADDRESS_BUFFER_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:1]NLW_RX_START_ADDRESS_BUFFER_reg_0_31_6_10_DOC_UNCONNECTED;
  wire [1:0]NLW_RX_START_ADDRESS_BUFFER_reg_0_31_6_10_DOD_UNCONNECTED;
  wire NLW_TX_MEMORY_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_TX_MEMORY_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_TX_MEMORY_reg_DBITERR_UNCONNECTED;
  wire NLW_TX_MEMORY_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_TX_MEMORY_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_TX_MEMORY_reg_REGCEAREGCE_UNCONNECTED;
  wire NLW_TX_MEMORY_reg_REGCEB_UNCONNECTED;
  wire NLW_TX_MEMORY_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_TX_MEMORY_reg_DOADO_UNCONNECTED;
  wire [31:16]NLW_TX_MEMORY_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_TX_MEMORY_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_TX_MEMORY_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_TX_MEMORY_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_TX_MEMORY_reg_RDADDRECC_UNCONNECTED;
  wire [2:0]\NLW_TX_PACKET_STATE_reg[1]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_TX_PACKET_STATE_reg[1]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_TX_PACKET_STATE_reg[1]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_TX_PACKET_STATE_reg[1]_i_3_O_UNCONNECTED ;

  FDRE DONE_DEL_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(DONE),
        .Q(DONE_DEL),
        .R(1'b0));
  FDRE DONE_SYNC_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(DONE_DEL),
        .Q(DONE_SYNC),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFFFFFF80000000)) 
    DONE_i_1
       (.I0(GO_SYNC),
        .I1(\TX_PHY_STATE_reg_n_0_[4] ),
        .I2(\TX_PHY_STATE_reg_n_0_[3] ),
        .I3(\TX_PHY_STATE_reg_n_0_[1] ),
        .I4(\TX_PHY_STATE_reg_n_0_[2] ),
        .I5(DONE),
        .O(DONE_i_1_n_0));
  FDRE DONE_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(DONE_i_1_n_0),
        .Q(DONE),
        .R(INTERNAL_RST_reg));
  LUT4 #(
    .INIT(16'h47F0)) 
    \FSM_sequential_RX_PACKET_STATE[0]_i_1 
       (.I0(RX_PACKET_STATE[1]),
        .I1(RX_PACKET_STATE[2]),
        .I2(RX_PACKET_STATE[0]),
        .I3(\FSM_sequential_RX_PACKET_STATE[2]_i_2_n_0 ),
        .O(\FSM_sequential_RX_PACKET_STATE[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h06AA)) 
    \FSM_sequential_RX_PACKET_STATE[1]_i_1 
       (.I0(RX_PACKET_STATE[1]),
        .I1(RX_PACKET_STATE[0]),
        .I2(RX_PACKET_STATE[2]),
        .I3(\FSM_sequential_RX_PACKET_STATE[2]_i_2_n_0 ),
        .O(\FSM_sequential_RX_PACKET_STATE[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h42AA)) 
    \FSM_sequential_RX_PACKET_STATE[2]_i_1 
       (.I0(RX_PACKET_STATE[2]),
        .I1(RX_PACKET_STATE[0]),
        .I2(RX_PACKET_STATE[1]),
        .I3(\FSM_sequential_RX_PACKET_STATE[2]_i_2_n_0 ),
        .O(\FSM_sequential_RX_PACKET_STATE[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0202F202FFFFFFFF)) 
    \FSM_sequential_RX_PACKET_STATE[2]_i_2 
       (.I0(p_1_in),
        .I1(RX_PACKET_STATE[0]),
        .I2(RX_PACKET_STATE[1]),
        .I3(INPUT_ETH_RX_ACK),
        .I4(RX_PACKET_STATE[2]),
        .I5(\FSM_sequential_RX_PACKET_STATE[2]_i_3_n_0 ),
        .O(\FSM_sequential_RX_PACKET_STATE[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A7E7E7E7)) 
    \FSM_sequential_RX_PACKET_STATE[2]_i_3 
       (.I0(RX_PACKET_STATE[1]),
        .I1(RX_PACKET_STATE[0]),
        .I2(RX_PACKET_STATE[2]),
        .I3(INPUT_ETH_RX_ACK),
        .I4(RX_PACKET_STATE0),
        .I5(\RX_PACKET_LENGTH_SYNC[10]_i_2_n_0 ),
        .O(\FSM_sequential_RX_PACKET_STATE[2]_i_3_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_RX_PACKET_STATE_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\FSM_sequential_RX_PACKET_STATE[0]_i_1_n_0 ),
        .Q(RX_PACKET_STATE[0]),
        .R(INTERNAL_RST_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_RX_PACKET_STATE_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\FSM_sequential_RX_PACKET_STATE[1]_i_1_n_0 ),
        .Q(RX_PACKET_STATE[1]),
        .R(INTERNAL_RST_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_RX_PACKET_STATE_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\FSM_sequential_RX_PACKET_STATE[2]_i_1_n_0 ),
        .Q(RX_PACKET_STATE[2]),
        .R(INTERNAL_RST_reg));
  FDRE GO_DEL_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(GO),
        .Q(GO_DEL),
        .R(1'b0));
  FDRE GO_SYNC_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(GO_DEL),
        .Q(GO_SYNC),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF704)) 
    GO_i_1
       (.I0(DONE_SYNC),
        .I1(\TX_PACKET_STATE_reg_n_0_[1] ),
        .I2(\TX_PACKET_STATE_reg_n_0_[0] ),
        .I3(GO),
        .O(GO_i_1_n_0));
  FDRE GO_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(GO_i_1_n_0),
        .Q(GO),
        .R(INTERNAL_RST_reg));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \LOW_NIBBLE[0]_i_1 
       (.I0(RXD_D[0]),
        .I1(\RX_PHY_STATE_reg_n_0_[1] ),
        .I2(\RX_PHY_STATE_reg_n_0_[0] ),
        .I3(\RX_PHY_STATE_reg_n_0_[3] ),
        .I4(\LOW_NIBBLE_reg_n_0_[0] ),
        .O(\LOW_NIBBLE[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \LOW_NIBBLE[1]_i_1 
       (.I0(RXD_D[1]),
        .I1(\RX_PHY_STATE_reg_n_0_[1] ),
        .I2(\RX_PHY_STATE_reg_n_0_[0] ),
        .I3(\RX_PHY_STATE_reg_n_0_[3] ),
        .I4(\LOW_NIBBLE_reg_n_0_[1] ),
        .O(\LOW_NIBBLE[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \LOW_NIBBLE[2]_i_1 
       (.I0(RXD_D[0]),
        .I1(\RX_PHY_STATE_reg_n_0_[3] ),
        .I2(\RX_PHY_STATE_reg_n_0_[0] ),
        .I3(\RX_PHY_STATE_reg_n_0_[1] ),
        .I4(\LOW_NIBBLE_reg_n_0_[2] ),
        .O(\LOW_NIBBLE[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \LOW_NIBBLE[3]_i_1 
       (.I0(RXD_D[1]),
        .I1(\RX_PHY_STATE_reg_n_0_[3] ),
        .I2(\RX_PHY_STATE_reg_n_0_[0] ),
        .I3(\RX_PHY_STATE_reg_n_0_[1] ),
        .I4(p_0_in11_in),
        .O(\LOW_NIBBLE[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAB000000A8)) 
    \LOW_NIBBLE[4]_i_1 
       (.I0(RXD_D[0]),
        .I1(\RX_PHY_STATE_reg_n_0_[2] ),
        .I2(\RX_PHY_STATE_reg_n_0_[3] ),
        .I3(\RX_PHY_STATE_reg_n_0_[0] ),
        .I4(\RX_PHY_STATE_reg_n_0_[1] ),
        .I5(p_0_in8_in),
        .O(\LOW_NIBBLE[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAB000000A8)) 
    \LOW_NIBBLE[5]_i_1 
       (.I0(RXD_D[1]),
        .I1(\RX_PHY_STATE_reg_n_0_[2] ),
        .I2(\RX_PHY_STATE_reg_n_0_[3] ),
        .I3(\RX_PHY_STATE_reg_n_0_[0] ),
        .I4(\RX_PHY_STATE_reg_n_0_[1] ),
        .I5(\LOW_NIBBLE_reg_n_0_[5] ),
        .O(\LOW_NIBBLE[5]_i_1_n_0 ));
  FDRE \LOW_NIBBLE_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\LOW_NIBBLE[0]_i_1_n_0 ),
        .Q(\LOW_NIBBLE_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \LOW_NIBBLE_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\LOW_NIBBLE[1]_i_1_n_0 ),
        .Q(\LOW_NIBBLE_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \LOW_NIBBLE_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\LOW_NIBBLE[2]_i_1_n_0 ),
        .Q(\LOW_NIBBLE_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \LOW_NIBBLE_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\LOW_NIBBLE[3]_i_1_n_0 ),
        .Q(p_0_in11_in),
        .R(1'b0));
  FDRE \LOW_NIBBLE_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\LOW_NIBBLE[4]_i_1_n_0 ),
        .Q(p_0_in8_in),
        .R(1'b0));
  FDRE \LOW_NIBBLE_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\LOW_NIBBLE[5]_i_1_n_0 ),
        .Q(\LOW_NIBBLE_reg_n_0_[5] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \PREAMBLE_COUNT[0]_i_1 
       (.I0(\PREAMBLE_COUNT_reg_n_0_[0] ),
        .O(\PREAMBLE_COUNT[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \PREAMBLE_COUNT[1]_i_1 
       (.I0(\PREAMBLE_COUNT_reg_n_0_[0] ),
        .I1(\PREAMBLE_COUNT_reg_n_0_[1] ),
        .O(\PREAMBLE_COUNT[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFDFDFDDD00000020)) 
    \PREAMBLE_COUNT[2]_i_1 
       (.I0(\PREAMBLE_COUNT[4]_i_4_n_0 ),
        .I1(\TX_PHY_STATE_reg_n_0_[4] ),
        .I2(\TX_PHY_STATE_reg_n_0_[0] ),
        .I3(\PREAMBLE_COUNT_reg_n_0_[0] ),
        .I4(\PREAMBLE_COUNT_reg_n_0_[1] ),
        .I5(\PREAMBLE_COUNT_reg_n_0_[2] ),
        .O(\PREAMBLE_COUNT[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \PREAMBLE_COUNT[3]_i_1 
       (.I0(\PREAMBLE_COUNT_reg_n_0_[2] ),
        .I1(\PREAMBLE_COUNT_reg_n_0_[0] ),
        .I2(\PREAMBLE_COUNT_reg_n_0_[1] ),
        .I3(\PREAMBLE_COUNT_reg_n_0_[3] ),
        .O(\PREAMBLE_COUNT[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \PREAMBLE_COUNT[4]_i_1 
       (.I0(\PREAMBLE_COUNT[4]_i_4_n_0 ),
        .I1(\TX_PHY_STATE_reg_n_0_[4] ),
        .I2(\TX_PHY_STATE_reg_n_0_[0] ),
        .O(\PREAMBLE_COUNT[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \PREAMBLE_COUNT[4]_i_2 
       (.I0(\PREAMBLE_COUNT[4]_i_4_n_0 ),
        .I1(\TX_PHY_STATE_reg_n_0_[4] ),
        .O(\PREAMBLE_COUNT[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \PREAMBLE_COUNT[4]_i_3 
       (.I0(\PREAMBLE_COUNT_reg_n_0_[3] ),
        .I1(\PREAMBLE_COUNT_reg_n_0_[1] ),
        .I2(\PREAMBLE_COUNT_reg_n_0_[0] ),
        .I3(\PREAMBLE_COUNT_reg_n_0_[2] ),
        .I4(\PREAMBLE_COUNT_reg_n_0_[4] ),
        .O(\PREAMBLE_COUNT[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001110100)) 
    \PREAMBLE_COUNT[4]_i_4 
       (.I0(\TX_PHY_STATE_reg_n_0_[1] ),
        .I1(\TX_PHY_STATE_reg_n_0_[2] ),
        .I2(\TX_PHY_STATE[4]_i_4_n_0 ),
        .I3(\TX_PHY_STATE_reg_n_0_[0] ),
        .I4(GO_SYNC),
        .I5(\TX_PHY_STATE_reg_n_0_[3] ),
        .O(\PREAMBLE_COUNT[4]_i_4_n_0 ));
  FDSE \PREAMBLE_COUNT_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\PREAMBLE_COUNT[4]_i_2_n_0 ),
        .D(\PREAMBLE_COUNT[0]_i_1_n_0 ),
        .Q(\PREAMBLE_COUNT_reg_n_0_[0] ),
        .S(\PREAMBLE_COUNT[4]_i_1_n_0 ));
  FDSE \PREAMBLE_COUNT_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\PREAMBLE_COUNT[4]_i_2_n_0 ),
        .D(\PREAMBLE_COUNT[1]_i_1_n_0 ),
        .Q(\PREAMBLE_COUNT_reg_n_0_[1] ),
        .S(\PREAMBLE_COUNT[4]_i_1_n_0 ));
  FDRE \PREAMBLE_COUNT_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\PREAMBLE_COUNT[2]_i_1_n_0 ),
        .Q(\PREAMBLE_COUNT_reg_n_0_[2] ),
        .R(1'b0));
  FDSE \PREAMBLE_COUNT_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\PREAMBLE_COUNT[4]_i_2_n_0 ),
        .D(\PREAMBLE_COUNT[3]_i_1_n_0 ),
        .Q(\PREAMBLE_COUNT_reg_n_0_[3] ),
        .S(\PREAMBLE_COUNT[4]_i_1_n_0 ));
  FDSE \PREAMBLE_COUNT_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\PREAMBLE_COUNT[4]_i_2_n_0 ),
        .D(\PREAMBLE_COUNT[4]_i_3_n_0 ),
        .Q(\PREAMBLE_COUNT_reg_n_0_[4] ),
        .S(\PREAMBLE_COUNT[4]_i_1_n_0 ));
  FDRE RXDV_D_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(RXDV_IBUF),
        .Q(RXDV_D),
        .R(1'b0));
  FDRE \RXD_D_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RXD[1] [0]),
        .Q(RXD_D[0]),
        .R(1'b0));
  FDRE \RXD_D_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RXD[1] [1]),
        .Q(RXD_D[1]),
        .R(1'b0));
  FDRE RXER_D_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(RXER_IBUF),
        .Q(RXER_D),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \RX[0]_i_1 
       (.I0(\RX_reg[0]_i_2_n_0 ),
        .I1(RX_READ_ADDRESS[10]),
        .I2(\RX_reg[0]_i_3_n_0 ),
        .I3(RX_PACKET_STATE[2]),
        .I4(L[0]),
        .O(\RX[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[0]_i_10 
       (.I0(RX_MEMORY_reg_1728_1791_0_2_n_0),
        .I1(RX_MEMORY_reg_1664_1727_0_2_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1600_1663_0_2_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1536_1599_0_2_n_0),
        .O(\RX[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[0]_i_11 
       (.I0(RX_MEMORY_reg_1984_2047_0_2_n_0),
        .I1(RX_MEMORY_reg_1920_1983_0_2_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1856_1919_0_2_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1792_1855_0_2_n_0),
        .O(\RX[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[0]_i_12 
       (.I0(RX_MEMORY_reg_192_255_0_2_n_0),
        .I1(RX_MEMORY_reg_128_191_0_2_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_64_127_0_2_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_0_63_0_2_n_0),
        .O(\RX[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[0]_i_13 
       (.I0(RX_MEMORY_reg_448_511_0_2_n_0),
        .I1(RX_MEMORY_reg_384_447_0_2_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_320_383_0_2_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_256_319_0_2_n_0),
        .O(\RX[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[0]_i_14 
       (.I0(RX_MEMORY_reg_704_767_0_2_n_0),
        .I1(RX_MEMORY_reg_640_703_0_2_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_576_639_0_2_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_512_575_0_2_n_0),
        .O(\RX[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[0]_i_15 
       (.I0(RX_MEMORY_reg_960_1023_0_2_n_0),
        .I1(RX_MEMORY_reg_896_959_0_2_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_832_895_0_2_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_768_831_0_2_n_0),
        .O(\RX[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[0]_i_8 
       (.I0(RX_MEMORY_reg_1216_1279_0_2_n_0),
        .I1(RX_MEMORY_reg_1152_1215_0_2_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1088_1151_0_2_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1024_1087_0_2_n_0),
        .O(\RX[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[0]_i_9 
       (.I0(RX_MEMORY_reg_1472_1535_0_2_n_0),
        .I1(RX_MEMORY_reg_1408_1471_0_2_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1344_1407_0_2_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1280_1343_0_2_n_0),
        .O(\RX[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB88888888B)) 
    \RX[10]_i_1 
       (.I0(RX0[10]),
        .I1(RX_PACKET_STATE[2]),
        .I2(L[9]),
        .I3(\RX[10]_i_3_n_0 ),
        .I4(L[8]),
        .I5(L[10]),
        .O(\RX[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[10]_i_10 
       (.I0(RX_MEMORY_reg_1216_1279_9_11_n_1),
        .I1(RX_MEMORY_reg_1152_1215_9_11_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1088_1151_9_11_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1024_1087_9_11_n_1),
        .O(\RX[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[10]_i_11 
       (.I0(RX_MEMORY_reg_1472_1535_9_11_n_1),
        .I1(RX_MEMORY_reg_1408_1471_9_11_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1344_1407_9_11_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1280_1343_9_11_n_1),
        .O(\RX[10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[10]_i_12 
       (.I0(RX_MEMORY_reg_704_767_9_11_n_1),
        .I1(RX_MEMORY_reg_640_703_9_11_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_576_639_9_11_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_512_575_9_11_n_1),
        .O(\RX[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[10]_i_13 
       (.I0(RX_MEMORY_reg_960_1023_9_11_n_1),
        .I1(RX_MEMORY_reg_896_959_9_11_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_832_895_9_11_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_768_831_9_11_n_1),
        .O(\RX[10]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[10]_i_14 
       (.I0(RX_MEMORY_reg_192_255_9_11_n_1),
        .I1(RX_MEMORY_reg_128_191_9_11_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_64_127_9_11_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_0_63_9_11_n_1),
        .O(\RX[10]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[10]_i_15 
       (.I0(RX_MEMORY_reg_448_511_9_11_n_1),
        .I1(RX_MEMORY_reg_384_447_9_11_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_320_383_9_11_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_256_319_9_11_n_1),
        .O(\RX[10]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[10]_i_2 
       (.I0(\RX_reg[10]_i_4_n_0 ),
        .I1(\RX_reg[10]_i_5_n_0 ),
        .I2(RX_READ_ADDRESS[10]),
        .I3(\RX_reg[10]_i_6_n_0 ),
        .I4(RX_READ_ADDRESS[9]),
        .I5(\RX_reg[10]_i_7_n_0 ),
        .O(RX0[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \RX[10]_i_3 
       (.I0(L[6]),
        .I1(L[4]),
        .I2(L[2]),
        .I3(L[3]),
        .I4(L[5]),
        .I5(L[7]),
        .O(\RX[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[10]_i_8 
       (.I0(RX_MEMORY_reg_1728_1791_9_11_n_1),
        .I1(RX_MEMORY_reg_1664_1727_9_11_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1600_1663_9_11_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1536_1599_9_11_n_1),
        .O(\RX[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[10]_i_9 
       (.I0(RX_MEMORY_reg_1984_2047_9_11_n_1),
        .I1(RX_MEMORY_reg_1920_1983_9_11_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1856_1919_9_11_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1792_1855_9_11_n_1),
        .O(\RX[10]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[11]_i_1 
       (.I0(\RX_reg[11]_i_2_n_0 ),
        .I1(\RX_reg[11]_i_3_n_0 ),
        .I2(RX_READ_ADDRESS[10]),
        .I3(\RX_reg[11]_i_4_n_0 ),
        .I4(RX_READ_ADDRESS[9]),
        .I5(\RX_reg[11]_i_5_n_0 ),
        .O(RX0[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[11]_i_10 
       (.I0(RX_MEMORY_reg_704_767_9_11_n_2),
        .I1(RX_MEMORY_reg_640_703_9_11_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_576_639_9_11_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_512_575_9_11_n_2),
        .O(\RX[11]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[11]_i_11 
       (.I0(RX_MEMORY_reg_960_1023_9_11_n_2),
        .I1(RX_MEMORY_reg_896_959_9_11_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_832_895_9_11_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_768_831_9_11_n_2),
        .O(\RX[11]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[11]_i_12 
       (.I0(RX_MEMORY_reg_192_255_9_11_n_2),
        .I1(RX_MEMORY_reg_128_191_9_11_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_64_127_9_11_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_0_63_9_11_n_2),
        .O(\RX[11]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[11]_i_13 
       (.I0(RX_MEMORY_reg_448_511_9_11_n_2),
        .I1(RX_MEMORY_reg_384_447_9_11_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_320_383_9_11_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_256_319_9_11_n_2),
        .O(\RX[11]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[11]_i_6 
       (.I0(RX_MEMORY_reg_1728_1791_9_11_n_2),
        .I1(RX_MEMORY_reg_1664_1727_9_11_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1600_1663_9_11_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1536_1599_9_11_n_2),
        .O(\RX[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[11]_i_7 
       (.I0(RX_MEMORY_reg_1984_2047_9_11_n_2),
        .I1(RX_MEMORY_reg_1920_1983_9_11_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1856_1919_9_11_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1792_1855_9_11_n_2),
        .O(\RX[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[11]_i_8 
       (.I0(RX_MEMORY_reg_1216_1279_9_11_n_2),
        .I1(RX_MEMORY_reg_1152_1215_9_11_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1088_1151_9_11_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1024_1087_9_11_n_2),
        .O(\RX[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[11]_i_9 
       (.I0(RX_MEMORY_reg_1472_1535_9_11_n_2),
        .I1(RX_MEMORY_reg_1408_1471_9_11_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1344_1407_9_11_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1280_1343_9_11_n_2),
        .O(\RX[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[12]_i_1 
       (.I0(\RX_reg[12]_i_2_n_0 ),
        .I1(\RX_reg[12]_i_3_n_0 ),
        .I2(RX_READ_ADDRESS[10]),
        .I3(\RX_reg[12]_i_4_n_0 ),
        .I4(RX_READ_ADDRESS[9]),
        .I5(\RX_reg[12]_i_5_n_0 ),
        .O(RX0[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[12]_i_10 
       (.I0(RX_MEMORY_reg_704_767_12_14_n_0),
        .I1(RX_MEMORY_reg_640_703_12_14_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_576_639_12_14_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_512_575_12_14_n_0),
        .O(\RX[12]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[12]_i_11 
       (.I0(RX_MEMORY_reg_960_1023_12_14_n_0),
        .I1(RX_MEMORY_reg_896_959_12_14_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_832_895_12_14_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_768_831_12_14_n_0),
        .O(\RX[12]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[12]_i_12 
       (.I0(RX_MEMORY_reg_192_255_12_14_n_0),
        .I1(RX_MEMORY_reg_128_191_12_14_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_64_127_12_14_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_0_63_12_14_n_0),
        .O(\RX[12]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[12]_i_13 
       (.I0(RX_MEMORY_reg_448_511_12_14_n_0),
        .I1(RX_MEMORY_reg_384_447_12_14_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_320_383_12_14_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_256_319_12_14_n_0),
        .O(\RX[12]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[12]_i_6 
       (.I0(RX_MEMORY_reg_1728_1791_12_14_n_0),
        .I1(RX_MEMORY_reg_1664_1727_12_14_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1600_1663_12_14_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1536_1599_12_14_n_0),
        .O(\RX[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[12]_i_7 
       (.I0(RX_MEMORY_reg_1984_2047_12_14_n_0),
        .I1(RX_MEMORY_reg_1920_1983_12_14_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1856_1919_12_14_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1792_1855_12_14_n_0),
        .O(\RX[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[12]_i_8 
       (.I0(RX_MEMORY_reg_1216_1279_12_14_n_0),
        .I1(RX_MEMORY_reg_1152_1215_12_14_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1088_1151_12_14_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1024_1087_12_14_n_0),
        .O(\RX[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[12]_i_9 
       (.I0(RX_MEMORY_reg_1472_1535_12_14_n_0),
        .I1(RX_MEMORY_reg_1408_1471_12_14_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1344_1407_12_14_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1280_1343_12_14_n_0),
        .O(\RX[12]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[13]_i_1 
       (.I0(\RX_reg[13]_i_2_n_0 ),
        .I1(\RX_reg[13]_i_3_n_0 ),
        .I2(RX_READ_ADDRESS[10]),
        .I3(\RX_reg[13]_i_4_n_0 ),
        .I4(RX_READ_ADDRESS[9]),
        .I5(\RX_reg[13]_i_5_n_0 ),
        .O(RX0[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[13]_i_10 
       (.I0(RX_MEMORY_reg_704_767_12_14_n_1),
        .I1(RX_MEMORY_reg_640_703_12_14_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_576_639_12_14_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_512_575_12_14_n_1),
        .O(\RX[13]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[13]_i_11 
       (.I0(RX_MEMORY_reg_960_1023_12_14_n_1),
        .I1(RX_MEMORY_reg_896_959_12_14_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_832_895_12_14_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_768_831_12_14_n_1),
        .O(\RX[13]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[13]_i_12 
       (.I0(RX_MEMORY_reg_192_255_12_14_n_1),
        .I1(RX_MEMORY_reg_128_191_12_14_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_64_127_12_14_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_0_63_12_14_n_1),
        .O(\RX[13]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[13]_i_13 
       (.I0(RX_MEMORY_reg_448_511_12_14_n_1),
        .I1(RX_MEMORY_reg_384_447_12_14_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_320_383_12_14_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_256_319_12_14_n_1),
        .O(\RX[13]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[13]_i_6 
       (.I0(RX_MEMORY_reg_1728_1791_12_14_n_1),
        .I1(RX_MEMORY_reg_1664_1727_12_14_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1600_1663_12_14_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1536_1599_12_14_n_1),
        .O(\RX[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[13]_i_7 
       (.I0(RX_MEMORY_reg_1984_2047_12_14_n_1),
        .I1(RX_MEMORY_reg_1920_1983_12_14_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1856_1919_12_14_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1792_1855_12_14_n_1),
        .O(\RX[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[13]_i_8 
       (.I0(RX_MEMORY_reg_1216_1279_12_14_n_1),
        .I1(RX_MEMORY_reg_1152_1215_12_14_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1088_1151_12_14_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1024_1087_12_14_n_1),
        .O(\RX[13]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[13]_i_9 
       (.I0(RX_MEMORY_reg_1472_1535_12_14_n_1),
        .I1(RX_MEMORY_reg_1408_1471_12_14_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1344_1407_12_14_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1280_1343_12_14_n_1),
        .O(\RX[13]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[14]_i_1 
       (.I0(\RX_reg[14]_i_2_n_0 ),
        .I1(\RX_reg[14]_i_3_n_0 ),
        .I2(RX_READ_ADDRESS[10]),
        .I3(\RX_reg[14]_i_4_n_0 ),
        .I4(RX_READ_ADDRESS[9]),
        .I5(\RX_reg[14]_i_5_n_0 ),
        .O(RX0[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[14]_i_10 
       (.I0(RX_MEMORY_reg_704_767_12_14_n_2),
        .I1(RX_MEMORY_reg_640_703_12_14_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_576_639_12_14_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_512_575_12_14_n_2),
        .O(\RX[14]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[14]_i_11 
       (.I0(RX_MEMORY_reg_960_1023_12_14_n_2),
        .I1(RX_MEMORY_reg_896_959_12_14_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_832_895_12_14_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_768_831_12_14_n_2),
        .O(\RX[14]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[14]_i_12 
       (.I0(RX_MEMORY_reg_192_255_12_14_n_2),
        .I1(RX_MEMORY_reg_128_191_12_14_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_64_127_12_14_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_0_63_12_14_n_2),
        .O(\RX[14]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[14]_i_13 
       (.I0(RX_MEMORY_reg_448_511_12_14_n_2),
        .I1(RX_MEMORY_reg_384_447_12_14_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_320_383_12_14_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_256_319_12_14_n_2),
        .O(\RX[14]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[14]_i_6 
       (.I0(RX_MEMORY_reg_1728_1791_12_14_n_2),
        .I1(RX_MEMORY_reg_1664_1727_12_14_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1600_1663_12_14_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1536_1599_12_14_n_2),
        .O(\RX[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[14]_i_7 
       (.I0(RX_MEMORY_reg_1984_2047_12_14_n_2),
        .I1(RX_MEMORY_reg_1920_1983_12_14_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1856_1919_12_14_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1792_1855_12_14_n_2),
        .O(\RX[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[14]_i_8 
       (.I0(RX_MEMORY_reg_1216_1279_12_14_n_2),
        .I1(RX_MEMORY_reg_1152_1215_12_14_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1088_1151_12_14_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1024_1087_12_14_n_2),
        .O(\RX[14]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[14]_i_9 
       (.I0(RX_MEMORY_reg_1472_1535_12_14_n_2),
        .I1(RX_MEMORY_reg_1408_1471_12_14_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1344_1407_12_14_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1280_1343_12_14_n_2),
        .O(\RX[14]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \RX[15]_i_1 
       (.I0(\RX_PACKET_LENGTH_SYNC[10]_i_2_n_0 ),
        .I1(RX_PACKET_STATE[1]),
        .I2(RX_PACKET_STATE[2]),
        .O(\RX[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[15]_i_10 
       (.I0(RX_MEMORY_reg_1216_1279_15_15_n_0),
        .I1(RX_MEMORY_reg_1152_1215_15_15_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1088_1151_15_15_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1024_1087_15_15_n_0),
        .O(\RX[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[15]_i_11 
       (.I0(RX_MEMORY_reg_1472_1535_15_15_n_0),
        .I1(RX_MEMORY_reg_1408_1471_15_15_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1344_1407_15_15_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1280_1343_15_15_n_0),
        .O(\RX[15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[15]_i_12 
       (.I0(RX_MEMORY_reg_704_767_15_15_n_0),
        .I1(RX_MEMORY_reg_640_703_15_15_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_576_639_15_15_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_512_575_15_15_n_0),
        .O(\RX[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[15]_i_13 
       (.I0(RX_MEMORY_reg_960_1023_15_15_n_0),
        .I1(RX_MEMORY_reg_896_959_15_15_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_832_895_15_15_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_768_831_15_15_n_0),
        .O(\RX[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[15]_i_14 
       (.I0(RX_MEMORY_reg_192_255_15_15_n_0),
        .I1(RX_MEMORY_reg_128_191_15_15_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_64_127_15_15_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_0_63_15_15_n_0),
        .O(\RX[15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[15]_i_15 
       (.I0(RX_MEMORY_reg_448_511_15_15_n_0),
        .I1(RX_MEMORY_reg_384_447_15_15_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_320_383_15_15_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_256_319_15_15_n_0),
        .O(\RX[15]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h32223322)) 
    \RX[15]_i_2 
       (.I0(\RX_PACKET_LENGTH_SYNC[10]_i_2_n_0 ),
        .I1(RX_PACKET_STATE[1]),
        .I2(INPUT_ETH_RX_ACK),
        .I3(RX_PACKET_STATE[2]),
        .I4(RX_PACKET_STATE[0]),
        .O(\RX[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[15]_i_3 
       (.I0(\RX_reg[15]_i_4_n_0 ),
        .I1(\RX_reg[15]_i_5_n_0 ),
        .I2(RX_READ_ADDRESS[10]),
        .I3(\RX_reg[15]_i_6_n_0 ),
        .I4(RX_READ_ADDRESS[9]),
        .I5(\RX_reg[15]_i_7_n_0 ),
        .O(RX0[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[15]_i_8 
       (.I0(RX_MEMORY_reg_1728_1791_15_15_n_0),
        .I1(RX_MEMORY_reg_1664_1727_15_15_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1600_1663_15_15_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1536_1599_15_15_n_0),
        .O(\RX[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[15]_i_9 
       (.I0(RX_MEMORY_reg_1984_2047_15_15_n_0),
        .I1(RX_MEMORY_reg_1920_1983_15_15_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1856_1919_15_15_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1792_1855_15_15_n_0),
        .O(\RX[15]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \RX[1]_i_1 
       (.I0(\RX_reg[1]_i_2_n_0 ),
        .I1(RX_READ_ADDRESS[10]),
        .I2(\RX_reg[1]_i_3_n_0 ),
        .I3(RX_PACKET_STATE[2]),
        .I4(L[1]),
        .O(\RX[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[1]_i_10 
       (.I0(RX_MEMORY_reg_1728_1791_0_2_n_1),
        .I1(RX_MEMORY_reg_1664_1727_0_2_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1600_1663_0_2_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1536_1599_0_2_n_1),
        .O(\RX[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[1]_i_11 
       (.I0(RX_MEMORY_reg_1984_2047_0_2_n_1),
        .I1(RX_MEMORY_reg_1920_1983_0_2_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1856_1919_0_2_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1792_1855_0_2_n_1),
        .O(\RX[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[1]_i_12 
       (.I0(RX_MEMORY_reg_192_255_0_2_n_1),
        .I1(RX_MEMORY_reg_128_191_0_2_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_64_127_0_2_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_0_63_0_2_n_1),
        .O(\RX[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[1]_i_13 
       (.I0(RX_MEMORY_reg_448_511_0_2_n_1),
        .I1(RX_MEMORY_reg_384_447_0_2_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_320_383_0_2_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_256_319_0_2_n_1),
        .O(\RX[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[1]_i_14 
       (.I0(RX_MEMORY_reg_704_767_0_2_n_1),
        .I1(RX_MEMORY_reg_640_703_0_2_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_576_639_0_2_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_512_575_0_2_n_1),
        .O(\RX[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[1]_i_15 
       (.I0(RX_MEMORY_reg_960_1023_0_2_n_1),
        .I1(RX_MEMORY_reg_896_959_0_2_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_832_895_0_2_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_768_831_0_2_n_1),
        .O(\RX[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[1]_i_8 
       (.I0(RX_MEMORY_reg_1216_1279_0_2_n_1),
        .I1(RX_MEMORY_reg_1152_1215_0_2_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1088_1151_0_2_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1024_1087_0_2_n_1),
        .O(\RX[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[1]_i_9 
       (.I0(RX_MEMORY_reg_1472_1535_0_2_n_1),
        .I1(RX_MEMORY_reg_1408_1471_0_2_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1344_1407_0_2_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1280_1343_0_2_n_1),
        .O(\RX[1]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB800B8FF)) 
    \RX[2]_i_1 
       (.I0(\RX_reg[2]_i_2_n_0 ),
        .I1(RX_READ_ADDRESS[10]),
        .I2(\RX_reg[2]_i_3_n_0 ),
        .I3(RX_PACKET_STATE[2]),
        .I4(L[2]),
        .O(\RX[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[2]_i_10 
       (.I0(RX_MEMORY_reg_1728_1791_0_2_n_2),
        .I1(RX_MEMORY_reg_1664_1727_0_2_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1600_1663_0_2_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1536_1599_0_2_n_2),
        .O(\RX[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[2]_i_11 
       (.I0(RX_MEMORY_reg_1984_2047_0_2_n_2),
        .I1(RX_MEMORY_reg_1920_1983_0_2_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1856_1919_0_2_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1792_1855_0_2_n_2),
        .O(\RX[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[2]_i_12 
       (.I0(RX_MEMORY_reg_192_255_0_2_n_2),
        .I1(RX_MEMORY_reg_128_191_0_2_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_64_127_0_2_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_0_63_0_2_n_2),
        .O(\RX[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[2]_i_13 
       (.I0(RX_MEMORY_reg_448_511_0_2_n_2),
        .I1(RX_MEMORY_reg_384_447_0_2_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_320_383_0_2_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_256_319_0_2_n_2),
        .O(\RX[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[2]_i_14 
       (.I0(RX_MEMORY_reg_704_767_0_2_n_2),
        .I1(RX_MEMORY_reg_640_703_0_2_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_576_639_0_2_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_512_575_0_2_n_2),
        .O(\RX[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[2]_i_15 
       (.I0(RX_MEMORY_reg_960_1023_0_2_n_2),
        .I1(RX_MEMORY_reg_896_959_0_2_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_832_895_0_2_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_768_831_0_2_n_2),
        .O(\RX[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[2]_i_8 
       (.I0(RX_MEMORY_reg_1216_1279_0_2_n_2),
        .I1(RX_MEMORY_reg_1152_1215_0_2_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1088_1151_0_2_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1024_1087_0_2_n_2),
        .O(\RX[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[2]_i_9 
       (.I0(RX_MEMORY_reg_1472_1535_0_2_n_2),
        .I1(RX_MEMORY_reg_1408_1471_0_2_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1344_1407_0_2_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1280_1343_0_2_n_2),
        .O(\RX[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B8FF)) 
    \RX[3]_i_1 
       (.I0(\RX_reg[3]_i_2_n_0 ),
        .I1(RX_READ_ADDRESS[10]),
        .I2(\RX_reg[3]_i_3_n_0 ),
        .I3(RX_PACKET_STATE[2]),
        .I4(L[2]),
        .I5(L[3]),
        .O(\RX[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[3]_i_10 
       (.I0(RX_MEMORY_reg_1728_1791_3_5_n_0),
        .I1(RX_MEMORY_reg_1664_1727_3_5_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1600_1663_3_5_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1536_1599_3_5_n_0),
        .O(\RX[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[3]_i_11 
       (.I0(RX_MEMORY_reg_1984_2047_3_5_n_0),
        .I1(RX_MEMORY_reg_1920_1983_3_5_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1856_1919_3_5_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1792_1855_3_5_n_0),
        .O(\RX[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[3]_i_12 
       (.I0(RX_MEMORY_reg_192_255_3_5_n_0),
        .I1(RX_MEMORY_reg_128_191_3_5_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_64_127_3_5_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_0_63_3_5_n_0),
        .O(\RX[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[3]_i_13 
       (.I0(RX_MEMORY_reg_448_511_3_5_n_0),
        .I1(RX_MEMORY_reg_384_447_3_5_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_320_383_3_5_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_256_319_3_5_n_0),
        .O(\RX[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[3]_i_14 
       (.I0(RX_MEMORY_reg_704_767_3_5_n_0),
        .I1(RX_MEMORY_reg_640_703_3_5_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_576_639_3_5_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_512_575_3_5_n_0),
        .O(\RX[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[3]_i_15 
       (.I0(RX_MEMORY_reg_960_1023_3_5_n_0),
        .I1(RX_MEMORY_reg_896_959_3_5_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_832_895_3_5_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_768_831_3_5_n_0),
        .O(\RX[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[3]_i_8 
       (.I0(RX_MEMORY_reg_1216_1279_3_5_n_0),
        .I1(RX_MEMORY_reg_1152_1215_3_5_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1088_1151_3_5_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1024_1087_3_5_n_0),
        .O(\RX[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[3]_i_9 
       (.I0(RX_MEMORY_reg_1472_1535_3_5_n_0),
        .I1(RX_MEMORY_reg_1408_1471_3_5_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1344_1407_3_5_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1280_1343_3_5_n_0),
        .O(\RX[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B8FF)) 
    \RX[4]_i_1 
       (.I0(\RX_reg[4]_i_2_n_0 ),
        .I1(RX_READ_ADDRESS[10]),
        .I2(\RX_reg[4]_i_3_n_0 ),
        .I3(RX_PACKET_STATE[2]),
        .I4(\RX[4]_i_4_n_0 ),
        .I5(L[4]),
        .O(\RX[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[4]_i_10 
       (.I0(RX_MEMORY_reg_1472_1535_3_5_n_1),
        .I1(RX_MEMORY_reg_1408_1471_3_5_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1344_1407_3_5_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1280_1343_3_5_n_1),
        .O(\RX[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[4]_i_11 
       (.I0(RX_MEMORY_reg_1728_1791_3_5_n_1),
        .I1(RX_MEMORY_reg_1664_1727_3_5_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1600_1663_3_5_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1536_1599_3_5_n_1),
        .O(\RX[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[4]_i_12 
       (.I0(RX_MEMORY_reg_1984_2047_3_5_n_1),
        .I1(RX_MEMORY_reg_1920_1983_3_5_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1856_1919_3_5_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1792_1855_3_5_n_1),
        .O(\RX[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[4]_i_13 
       (.I0(RX_MEMORY_reg_192_255_3_5_n_1),
        .I1(RX_MEMORY_reg_128_191_3_5_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_64_127_3_5_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_0_63_3_5_n_1),
        .O(\RX[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[4]_i_14 
       (.I0(RX_MEMORY_reg_448_511_3_5_n_1),
        .I1(RX_MEMORY_reg_384_447_3_5_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_320_383_3_5_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_256_319_3_5_n_1),
        .O(\RX[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[4]_i_15 
       (.I0(RX_MEMORY_reg_704_767_3_5_n_1),
        .I1(RX_MEMORY_reg_640_703_3_5_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_576_639_3_5_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_512_575_3_5_n_1),
        .O(\RX[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[4]_i_16 
       (.I0(RX_MEMORY_reg_960_1023_3_5_n_1),
        .I1(RX_MEMORY_reg_896_959_3_5_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_832_895_3_5_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_768_831_3_5_n_1),
        .O(\RX[4]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \RX[4]_i_4 
       (.I0(L[2]),
        .I1(L[3]),
        .O(\RX[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[4]_i_9 
       (.I0(RX_MEMORY_reg_1216_1279_3_5_n_1),
        .I1(RX_MEMORY_reg_1152_1215_3_5_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1088_1151_3_5_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1024_1087_3_5_n_1),
        .O(\RX[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B8FF)) 
    \RX[5]_i_1 
       (.I0(\RX_reg[5]_i_2_n_0 ),
        .I1(RX_READ_ADDRESS[10]),
        .I2(\RX_reg[5]_i_3_n_0 ),
        .I3(RX_PACKET_STATE[2]),
        .I4(\RX[5]_i_4_n_0 ),
        .I5(L[5]),
        .O(\RX[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[5]_i_10 
       (.I0(RX_MEMORY_reg_1472_1535_3_5_n_2),
        .I1(RX_MEMORY_reg_1408_1471_3_5_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1344_1407_3_5_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1280_1343_3_5_n_2),
        .O(\RX[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[5]_i_11 
       (.I0(RX_MEMORY_reg_1728_1791_3_5_n_2),
        .I1(RX_MEMORY_reg_1664_1727_3_5_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1600_1663_3_5_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1536_1599_3_5_n_2),
        .O(\RX[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[5]_i_12 
       (.I0(RX_MEMORY_reg_1984_2047_3_5_n_2),
        .I1(RX_MEMORY_reg_1920_1983_3_5_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1856_1919_3_5_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1792_1855_3_5_n_2),
        .O(\RX[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[5]_i_13 
       (.I0(RX_MEMORY_reg_192_255_3_5_n_2),
        .I1(RX_MEMORY_reg_128_191_3_5_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_64_127_3_5_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_0_63_3_5_n_2),
        .O(\RX[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[5]_i_14 
       (.I0(RX_MEMORY_reg_448_511_3_5_n_2),
        .I1(RX_MEMORY_reg_384_447_3_5_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_320_383_3_5_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_256_319_3_5_n_2),
        .O(\RX[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[5]_i_15 
       (.I0(RX_MEMORY_reg_704_767_3_5_n_2),
        .I1(RX_MEMORY_reg_640_703_3_5_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_576_639_3_5_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_512_575_3_5_n_2),
        .O(\RX[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[5]_i_16 
       (.I0(RX_MEMORY_reg_960_1023_3_5_n_2),
        .I1(RX_MEMORY_reg_896_959_3_5_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_832_895_3_5_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_768_831_3_5_n_2),
        .O(\RX[5]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \RX[5]_i_4 
       (.I0(L[3]),
        .I1(L[2]),
        .I2(L[4]),
        .O(\RX[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[5]_i_9 
       (.I0(RX_MEMORY_reg_1216_1279_3_5_n_2),
        .I1(RX_MEMORY_reg_1152_1215_3_5_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1088_1151_3_5_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1024_1087_3_5_n_2),
        .O(\RX[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B8FF)) 
    \RX[6]_i_1 
       (.I0(\RX_reg[6]_i_2_n_0 ),
        .I1(RX_READ_ADDRESS[10]),
        .I2(\RX_reg[6]_i_3_n_0 ),
        .I3(RX_PACKET_STATE[2]),
        .I4(\RX[6]_i_4_n_0 ),
        .I5(L[6]),
        .O(\RX[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[6]_i_10 
       (.I0(RX_MEMORY_reg_1472_1535_6_8_n_0),
        .I1(RX_MEMORY_reg_1408_1471_6_8_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1344_1407_6_8_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1280_1343_6_8_n_0),
        .O(\RX[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[6]_i_11 
       (.I0(RX_MEMORY_reg_1728_1791_6_8_n_0),
        .I1(RX_MEMORY_reg_1664_1727_6_8_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1600_1663_6_8_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1536_1599_6_8_n_0),
        .O(\RX[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[6]_i_12 
       (.I0(RX_MEMORY_reg_1984_2047_6_8_n_0),
        .I1(RX_MEMORY_reg_1920_1983_6_8_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1856_1919_6_8_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1792_1855_6_8_n_0),
        .O(\RX[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[6]_i_13 
       (.I0(RX_MEMORY_reg_192_255_6_8_n_0),
        .I1(RX_MEMORY_reg_128_191_6_8_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_64_127_6_8_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_0_63_6_8_n_0),
        .O(\RX[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[6]_i_14 
       (.I0(RX_MEMORY_reg_448_511_6_8_n_0),
        .I1(RX_MEMORY_reg_384_447_6_8_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_320_383_6_8_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_256_319_6_8_n_0),
        .O(\RX[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[6]_i_15 
       (.I0(RX_MEMORY_reg_704_767_6_8_n_0),
        .I1(RX_MEMORY_reg_640_703_6_8_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_576_639_6_8_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_512_575_6_8_n_0),
        .O(\RX[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[6]_i_16 
       (.I0(RX_MEMORY_reg_960_1023_6_8_n_0),
        .I1(RX_MEMORY_reg_896_959_6_8_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_832_895_6_8_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_768_831_6_8_n_0),
        .O(\RX[6]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \RX[6]_i_4 
       (.I0(L[4]),
        .I1(L[2]),
        .I2(L[3]),
        .I3(L[5]),
        .O(\RX[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[6]_i_9 
       (.I0(RX_MEMORY_reg_1216_1279_6_8_n_0),
        .I1(RX_MEMORY_reg_1152_1215_6_8_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1088_1151_6_8_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1024_1087_6_8_n_0),
        .O(\RX[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B8FF)) 
    \RX[7]_i_1 
       (.I0(\RX_reg[7]_i_2_n_0 ),
        .I1(RX_READ_ADDRESS[10]),
        .I2(\RX_reg[7]_i_3_n_0 ),
        .I3(RX_PACKET_STATE[2]),
        .I4(\RX[7]_i_4_n_0 ),
        .I5(L[7]),
        .O(\RX[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[7]_i_10 
       (.I0(RX_MEMORY_reg_1472_1535_6_8_n_1),
        .I1(RX_MEMORY_reg_1408_1471_6_8_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1344_1407_6_8_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1280_1343_6_8_n_1),
        .O(\RX[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[7]_i_11 
       (.I0(RX_MEMORY_reg_1728_1791_6_8_n_1),
        .I1(RX_MEMORY_reg_1664_1727_6_8_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1600_1663_6_8_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1536_1599_6_8_n_1),
        .O(\RX[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[7]_i_12 
       (.I0(RX_MEMORY_reg_1984_2047_6_8_n_1),
        .I1(RX_MEMORY_reg_1920_1983_6_8_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1856_1919_6_8_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1792_1855_6_8_n_1),
        .O(\RX[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[7]_i_13 
       (.I0(RX_MEMORY_reg_192_255_6_8_n_1),
        .I1(RX_MEMORY_reg_128_191_6_8_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_64_127_6_8_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_0_63_6_8_n_1),
        .O(\RX[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[7]_i_14 
       (.I0(RX_MEMORY_reg_448_511_6_8_n_1),
        .I1(RX_MEMORY_reg_384_447_6_8_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_320_383_6_8_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_256_319_6_8_n_1),
        .O(\RX[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[7]_i_15 
       (.I0(RX_MEMORY_reg_704_767_6_8_n_1),
        .I1(RX_MEMORY_reg_640_703_6_8_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_576_639_6_8_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_512_575_6_8_n_1),
        .O(\RX[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[7]_i_16 
       (.I0(RX_MEMORY_reg_960_1023_6_8_n_1),
        .I1(RX_MEMORY_reg_896_959_6_8_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_832_895_6_8_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_768_831_6_8_n_1),
        .O(\RX[7]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \RX[7]_i_4 
       (.I0(L[5]),
        .I1(L[3]),
        .I2(L[2]),
        .I3(L[4]),
        .I4(L[6]),
        .O(\RX[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[7]_i_9 
       (.I0(RX_MEMORY_reg_1216_1279_6_8_n_1),
        .I1(RX_MEMORY_reg_1152_1215_6_8_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1088_1151_6_8_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1024_1087_6_8_n_1),
        .O(\RX[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B8FF)) 
    \RX[8]_i_1 
       (.I0(\RX_reg[8]_i_2_n_0 ),
        .I1(RX_READ_ADDRESS[10]),
        .I2(\RX_reg[8]_i_3_n_0 ),
        .I3(RX_PACKET_STATE[2]),
        .I4(\RX[10]_i_3_n_0 ),
        .I5(L[8]),
        .O(\RX[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[8]_i_10 
       (.I0(RX_MEMORY_reg_1728_1791_6_8_n_2),
        .I1(RX_MEMORY_reg_1664_1727_6_8_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1600_1663_6_8_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1536_1599_6_8_n_2),
        .O(\RX[8]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[8]_i_11 
       (.I0(RX_MEMORY_reg_1984_2047_6_8_n_2),
        .I1(RX_MEMORY_reg_1920_1983_6_8_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1856_1919_6_8_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1792_1855_6_8_n_2),
        .O(\RX[8]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[8]_i_12 
       (.I0(RX_MEMORY_reg_192_255_6_8_n_2),
        .I1(RX_MEMORY_reg_128_191_6_8_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_64_127_6_8_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_0_63_6_8_n_2),
        .O(\RX[8]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[8]_i_13 
       (.I0(RX_MEMORY_reg_448_511_6_8_n_2),
        .I1(RX_MEMORY_reg_384_447_6_8_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_320_383_6_8_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_256_319_6_8_n_2),
        .O(\RX[8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[8]_i_14 
       (.I0(RX_MEMORY_reg_704_767_6_8_n_2),
        .I1(RX_MEMORY_reg_640_703_6_8_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_576_639_6_8_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_512_575_6_8_n_2),
        .O(\RX[8]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[8]_i_15 
       (.I0(RX_MEMORY_reg_960_1023_6_8_n_2),
        .I1(RX_MEMORY_reg_896_959_6_8_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_832_895_6_8_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_768_831_6_8_n_2),
        .O(\RX[8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[8]_i_8 
       (.I0(RX_MEMORY_reg_1216_1279_6_8_n_2),
        .I1(RX_MEMORY_reg_1152_1215_6_8_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1088_1151_6_8_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1024_1087_6_8_n_2),
        .O(\RX[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[8]_i_9 
       (.I0(RX_MEMORY_reg_1472_1535_6_8_n_2),
        .I1(RX_MEMORY_reg_1408_1471_6_8_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1344_1407_6_8_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1280_1343_6_8_n_2),
        .O(\RX[8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B8FF)) 
    \RX[9]_i_1 
       (.I0(\RX_reg[9]_i_2_n_0 ),
        .I1(RX_READ_ADDRESS[10]),
        .I2(\RX_reg[9]_i_3_n_0 ),
        .I3(RX_PACKET_STATE[2]),
        .I4(\RX[9]_i_4_n_0 ),
        .I5(L[9]),
        .O(\RX[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[9]_i_10 
       (.I0(RX_MEMORY_reg_1472_1535_9_11_n_0),
        .I1(RX_MEMORY_reg_1408_1471_9_11_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1344_1407_9_11_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1280_1343_9_11_n_0),
        .O(\RX[9]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[9]_i_11 
       (.I0(RX_MEMORY_reg_1728_1791_9_11_n_0),
        .I1(RX_MEMORY_reg_1664_1727_9_11_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1600_1663_9_11_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1536_1599_9_11_n_0),
        .O(\RX[9]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[9]_i_12 
       (.I0(RX_MEMORY_reg_1984_2047_9_11_n_0),
        .I1(RX_MEMORY_reg_1920_1983_9_11_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1856_1919_9_11_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1792_1855_9_11_n_0),
        .O(\RX[9]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[9]_i_13 
       (.I0(RX_MEMORY_reg_192_255_9_11_n_0),
        .I1(RX_MEMORY_reg_128_191_9_11_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_64_127_9_11_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_0_63_9_11_n_0),
        .O(\RX[9]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[9]_i_14 
       (.I0(RX_MEMORY_reg_448_511_9_11_n_0),
        .I1(RX_MEMORY_reg_384_447_9_11_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_320_383_9_11_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_256_319_9_11_n_0),
        .O(\RX[9]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[9]_i_15 
       (.I0(RX_MEMORY_reg_704_767_9_11_n_0),
        .I1(RX_MEMORY_reg_640_703_9_11_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_576_639_9_11_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_512_575_9_11_n_0),
        .O(\RX[9]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[9]_i_16 
       (.I0(RX_MEMORY_reg_960_1023_9_11_n_0),
        .I1(RX_MEMORY_reg_896_959_9_11_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_832_895_9_11_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_768_831_9_11_n_0),
        .O(\RX[9]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \RX[9]_i_4 
       (.I0(\RX[10]_i_3_n_0 ),
        .I1(L[8]),
        .O(\RX[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[9]_i_9 
       (.I0(RX_MEMORY_reg_1216_1279_9_11_n_0),
        .I1(RX_MEMORY_reg_1152_1215_9_11_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1088_1151_9_11_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1024_1087_9_11_n_0),
        .O(\RX[9]_i_9_n_0 ));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[0]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[0]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[0]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \RX_BUFFER_BUSY_DEL_reg[0]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .O(p_0_out0_in[0]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[10]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[10]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[10]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h01000000)) 
    \RX_BUFFER_BUSY_DEL_reg[10]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .O(p_0_out0_in[10]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[11]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[11]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[11]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \RX_BUFFER_BUSY_DEL_reg[11]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .O(p_0_out0_in[11]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[12]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[12]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[12]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h01000000)) 
    \RX_BUFFER_BUSY_DEL_reg[12]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .O(p_0_out0_in[12]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[13]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[13]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[13]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \RX_BUFFER_BUSY_DEL_reg[13]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .O(p_0_out0_in[13]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[14]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[14]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[14]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \RX_BUFFER_BUSY_DEL_reg[14]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .O(p_0_out0_in[14]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[15]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[15]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[15]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \RX_BUFFER_BUSY_DEL_reg[15]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .O(p_0_out0_in[15]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[16]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[16]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[16]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \RX_BUFFER_BUSY_DEL_reg[16]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .O(p_0_out0_in[16]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[17]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[17]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[17]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[17]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h01000000)) 
    \RX_BUFFER_BUSY_DEL_reg[17]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .O(p_0_out0_in[17]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[18]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[18]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[18]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[18]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h01000000)) 
    \RX_BUFFER_BUSY_DEL_reg[18]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .O(p_0_out0_in[18]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[19]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[19]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[19]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[19]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \RX_BUFFER_BUSY_DEL_reg[19]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .O(p_0_out0_in[19]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[1]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[1]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[1]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \RX_BUFFER_BUSY_DEL_reg[1]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .O(p_0_out0_in[1]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[20]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[20]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[20]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[20]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h01000000)) 
    \RX_BUFFER_BUSY_DEL_reg[20]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .O(p_0_out0_in[20]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[21]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[21]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[21]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[21]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \RX_BUFFER_BUSY_DEL_reg[21]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .O(p_0_out0_in[21]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[22]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[22]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[22]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[22]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \RX_BUFFER_BUSY_DEL_reg[22]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .O(p_0_out0_in[22]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[23]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[23]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[23]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[23]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \RX_BUFFER_BUSY_DEL_reg[23]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .O(p_0_out0_in[23]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[24]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[24]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[24]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[24]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h01000000)) 
    \RX_BUFFER_BUSY_DEL_reg[24]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .O(p_0_out0_in[24]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[25]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[25]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[25]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[25]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \RX_BUFFER_BUSY_DEL_reg[25]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .O(p_0_out0_in[25]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[26]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[26]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[26]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[26]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \RX_BUFFER_BUSY_DEL_reg[26]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .O(p_0_out0_in[26]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[27]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[27]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[27]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[27]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \RX_BUFFER_BUSY_DEL_reg[27]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .O(p_0_out0_in[27]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[28]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[28]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[28]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[28]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \RX_BUFFER_BUSY_DEL_reg[28]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .O(p_0_out0_in[28]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[29]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[29]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[29]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[29]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \RX_BUFFER_BUSY_DEL_reg[29]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .O(p_0_out0_in[29]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[2]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[2]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[2]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \RX_BUFFER_BUSY_DEL_reg[2]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .O(p_0_out0_in[2]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[30]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[30]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[30]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[30]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \RX_BUFFER_BUSY_DEL_reg[30]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .O(p_0_out0_in[30]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[31]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[31]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(\RX_BUFFER_BUSY_DEL_reg[31]_srl2_i_1_n_0 ),
        .Q(\RX_BUFFER_BUSY_DEL_reg[31]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \RX_BUFFER_BUSY_DEL_reg[31]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .O(\RX_BUFFER_BUSY_DEL_reg[31]_srl2_i_1_n_0 ));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[3]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[3]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[3]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h01000000)) 
    \RX_BUFFER_BUSY_DEL_reg[3]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .O(p_0_out0_in[3]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[4]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[4]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[4]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \RX_BUFFER_BUSY_DEL_reg[4]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .O(p_0_out0_in[4]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[5]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[5]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[5]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h01000000)) 
    \RX_BUFFER_BUSY_DEL_reg[5]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .O(p_0_out0_in[5]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[6]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[6]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[6]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h01000000)) 
    \RX_BUFFER_BUSY_DEL_reg[6]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .O(p_0_out0_in[6]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[7]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[7]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[7]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \RX_BUFFER_BUSY_DEL_reg[7]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .O(p_0_out0_in[7]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[8]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[8]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[8]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \RX_BUFFER_BUSY_DEL_reg[8]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .O(p_0_out0_in[8]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[9]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[9]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[9]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h01000000)) 
    \RX_BUFFER_BUSY_DEL_reg[9]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .O(p_0_out0_in[9]));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[0]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[0]_srl2_n_0 ),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[10]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[10]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[11]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[11]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[12]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[12]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[13]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[13]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[14]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[14]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[15]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[15]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[15]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[16]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[16]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[17]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[17]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[17]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[18]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[18]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[18]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[19]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[19]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[19]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[1]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[1]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[20]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[20]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[20]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[21]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[21]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[21]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[22]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[22]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[22]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[23]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[23]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[23]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[24]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[24]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[24]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[25]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[25]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[25]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[26]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[26]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[26]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[27]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[27]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[27]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[28]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[28]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[28]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[29]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[29]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[29]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[2]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[2]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[30]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[30]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[30]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[31]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[31]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[31]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[3]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[3]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[4]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[4]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[5]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[5]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[6]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[6]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[7]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[7]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[8]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[8]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[9]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[9]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[9]__0_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \RX_CRC[0]_i_1 
       (.I0(RXD_D[1]),
        .I1(\RX_CRC_reg_n_0_[24] ),
        .I2(\RX_CRC_reg_n_0_[30] ),
        .I3(\LOW_NIBBLE_reg_n_0_[1] ),
        .O(\RX_CRC[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \RX_CRC[10]_i_1 
       (.I0(\RX_CRC_reg_n_0_[26] ),
        .I1(\LOW_NIBBLE_reg_n_0_[5] ),
        .I2(\RX_CRC_reg_n_0_[2] ),
        .I3(\RX_CRC[16]_i_2_n_0 ),
        .I4(\RX_CRC[13]_i_3_n_0 ),
        .O(NEXTCRC32_D8[10]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \RX_CRC[11]_i_1 
       (.I0(\RX_CRC_reg_n_0_[3] ),
        .I1(RXD_D[0]),
        .I2(\RX_CRC_reg_n_0_[25] ),
        .I3(\RX_CRC[26]_i_2_n_0 ),
        .O(NEXTCRC32_D8[11]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \RX_CRC[12]_i_1 
       (.I0(\RX_CRC_reg_n_0_[26] ),
        .I1(\LOW_NIBBLE_reg_n_0_[5] ),
        .I2(\RX_CRC_reg_n_0_[4] ),
        .I3(\RX_CRC[27]_i_3_n_0 ),
        .I4(\RX_CRC[12]_i_2_n_0 ),
        .O(NEXTCRC32_D8[12]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \RX_CRC[12]_i_2 
       (.I0(RXD_D[0]),
        .I1(\RX_CRC_reg_n_0_[25] ),
        .I2(\LOW_NIBBLE_reg_n_0_[1] ),
        .I3(\RX_CRC_reg_n_0_[30] ),
        .I4(RXD_D[1]),
        .I5(\RX_CRC_reg_n_0_[24] ),
        .O(\RX_CRC[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \RX_CRC[13]_i_1 
       (.I0(\RX_CRC_reg_n_0_[5] ),
        .I1(\RX_CRC[24]_i_2_n_0 ),
        .I2(\RX_CRC[13]_i_2_n_0 ),
        .I3(\RX_CRC[13]_i_3_n_0 ),
        .O(NEXTCRC32_D8[13]));
  LUT4 #(
    .INIT(16'h6996)) 
    \RX_CRC[13]_i_2 
       (.I0(\RX_CRC_reg_n_0_[30] ),
        .I1(\LOW_NIBBLE_reg_n_0_[1] ),
        .I2(\RX_CRC_reg_n_0_[25] ),
        .I3(RXD_D[0]),
        .O(\RX_CRC[13]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \RX_CRC[13]_i_3 
       (.I0(p_1_in9_in),
        .I1(p_0_in8_in),
        .I2(\LOW_NIBBLE_reg_n_0_[2] ),
        .I3(\RX_CRC_reg_n_0_[29] ),
        .O(\RX_CRC[13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \RX_CRC[14]_i_1 
       (.I0(\LOW_NIBBLE_reg_n_0_[1] ),
        .I1(\RX_CRC_reg_n_0_[30] ),
        .I2(\RX_CRC_reg_n_0_[6] ),
        .I3(\RX_CRC[24]_i_2_n_0 ),
        .I4(\RX_CRC[15]_i_2_n_0 ),
        .O(NEXTCRC32_D8[14]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \RX_CRC[15]_i_1 
       (.I0(\LOW_NIBBLE_reg_n_0_[0] ),
        .I1(\RX_CRC_reg_n_0_[31] ),
        .I2(\RX_CRC_reg_n_0_[7] ),
        .I3(\RX_CRC[28]_i_2_n_0 ),
        .I4(\RX_CRC[15]_i_2_n_0 ),
        .O(NEXTCRC32_D8[15]));
  LUT4 #(
    .INIT(16'h6996)) 
    \RX_CRC[15]_i_2 
       (.I0(p_1_in9_in),
        .I1(p_0_in8_in),
        .I2(p_1_in12_in),
        .I3(p_0_in11_in),
        .O(\RX_CRC[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \RX_CRC[16]_i_1 
       (.I0(\RX_CRC_reg_n_0_[8] ),
        .I1(\RX_CRC[16]_i_2_n_0 ),
        .I2(\RX_CRC_reg_n_0_[29] ),
        .I3(\LOW_NIBBLE_reg_n_0_[2] ),
        .I4(p_0_in11_in),
        .I5(p_1_in12_in),
        .O(NEXTCRC32_D8[16]));
  LUT2 #(
    .INIT(4'h6)) 
    \RX_CRC[16]_i_2 
       (.I0(\RX_CRC_reg_n_0_[24] ),
        .I1(RXD_D[1]),
        .O(\RX_CRC[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \RX_CRC[17]_i_1 
       (.I0(\RX_CRC_reg_n_0_[9] ),
        .I1(\RX_CRC_reg_n_0_[29] ),
        .I2(\LOW_NIBBLE_reg_n_0_[2] ),
        .I3(\RX_CRC[27]_i_2_n_0 ),
        .I4(\LOW_NIBBLE_reg_n_0_[1] ),
        .I5(\RX_CRC_reg_n_0_[30] ),
        .O(NEXTCRC32_D8[17]));
  LUT4 #(
    .INIT(16'h6996)) 
    \RX_CRC[18]_i_1 
       (.I0(\RX_CRC_reg_n_0_[10] ),
        .I1(\LOW_NIBBLE_reg_n_0_[1] ),
        .I2(\RX_CRC_reg_n_0_[30] ),
        .I3(\RX_CRC[24]_i_2_n_0 ),
        .O(NEXTCRC32_D8[18]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \RX_CRC[19]_i_1 
       (.I0(p_1_in9_in),
        .I1(\LOW_NIBBLE_reg_n_0_[0] ),
        .I2(\RX_CRC_reg_n_0_[31] ),
        .I3(\RX_CRC_reg_n_0_[11] ),
        .I4(p_0_in8_in),
        .O(NEXTCRC32_D8[19]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \RX_CRC[1]_i_1 
       (.I0(\RX_CRC_reg_n_0_[24] ),
        .I1(RXD_D[1]),
        .I2(\RX_CRC[13]_i_2_n_0 ),
        .I3(\RX_CRC_reg_n_0_[31] ),
        .I4(\LOW_NIBBLE_reg_n_0_[0] ),
        .O(NEXTCRC32_D8[1]));
  LUT3 #(
    .INIT(8'h96)) 
    \RX_CRC[20]_i_1 
       (.I0(p_1_in12_in),
        .I1(p_0_in11_in),
        .I2(\RX_CRC_reg_n_0_[12] ),
        .O(NEXTCRC32_D8[20]));
  LUT3 #(
    .INIT(8'h96)) 
    \RX_CRC[21]_i_1 
       (.I0(\LOW_NIBBLE_reg_n_0_[2] ),
        .I1(\RX_CRC_reg_n_0_[29] ),
        .I2(\RX_CRC_reg_n_0_[13] ),
        .O(NEXTCRC32_D8[21]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \RX_CRC[22]_i_1 
       (.I0(RXD_D[1]),
        .I1(\RX_CRC_reg_n_0_[24] ),
        .I2(\RX_CRC_reg_n_0_[14] ),
        .O(NEXTCRC32_D8[22]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \RX_CRC[23]_i_1 
       (.I0(\RX_CRC_reg_n_0_[24] ),
        .I1(RXD_D[1]),
        .I2(\RX_CRC_reg_n_0_[30] ),
        .I3(\LOW_NIBBLE_reg_n_0_[1] ),
        .I4(\RX_CRC[27]_i_2_n_0 ),
        .I5(\RX_CRC_reg_n_0_[15] ),
        .O(NEXTCRC32_D8[23]));
  LUT4 #(
    .INIT(16'h6996)) 
    \RX_CRC[24]_i_1 
       (.I0(\RX_CRC_reg_n_0_[16] ),
        .I1(RXD_D[0]),
        .I2(\RX_CRC_reg_n_0_[25] ),
        .I3(\RX_CRC[24]_i_2_n_0 ),
        .O(NEXTCRC32_D8[24]));
  LUT4 #(
    .INIT(16'h6996)) 
    \RX_CRC[24]_i_2 
       (.I0(\RX_CRC_reg_n_0_[31] ),
        .I1(\LOW_NIBBLE_reg_n_0_[0] ),
        .I2(\LOW_NIBBLE_reg_n_0_[5] ),
        .I3(\RX_CRC_reg_n_0_[26] ),
        .O(\RX_CRC[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \RX_CRC[25]_i_1 
       (.I0(p_1_in9_in),
        .I1(\RX_CRC_reg_n_0_[26] ),
        .I2(\LOW_NIBBLE_reg_n_0_[5] ),
        .I3(\RX_CRC_reg_n_0_[17] ),
        .I4(p_0_in8_in),
        .O(NEXTCRC32_D8[25]));
  LUT4 #(
    .INIT(16'h6996)) 
    \RX_CRC[26]_i_1 
       (.I0(\RX_CRC_reg_n_0_[18] ),
        .I1(\LOW_NIBBLE_reg_n_0_[1] ),
        .I2(\RX_CRC_reg_n_0_[30] ),
        .I3(\RX_CRC[26]_i_2_n_0 ),
        .O(NEXTCRC32_D8[26]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \RX_CRC[26]_i_2 
       (.I0(p_0_in11_in),
        .I1(p_1_in12_in),
        .I2(p_0_in8_in),
        .I3(p_1_in9_in),
        .I4(RXD_D[1]),
        .I5(\RX_CRC_reg_n_0_[24] ),
        .O(\RX_CRC[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \RX_CRC[27]_i_1 
       (.I0(\LOW_NIBBLE_reg_n_0_[0] ),
        .I1(\RX_CRC_reg_n_0_[31] ),
        .I2(\RX_CRC_reg_n_0_[19] ),
        .I3(\RX_CRC[27]_i_2_n_0 ),
        .I4(\RX_CRC[27]_i_3_n_0 ),
        .O(NEXTCRC32_D8[27]));
  LUT2 #(
    .INIT(4'h6)) 
    \RX_CRC[27]_i_2 
       (.I0(RXD_D[0]),
        .I1(\RX_CRC_reg_n_0_[25] ),
        .O(\RX_CRC[27]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \RX_CRC[27]_i_3 
       (.I0(p_1_in12_in),
        .I1(p_0_in11_in),
        .I2(\LOW_NIBBLE_reg_n_0_[2] ),
        .I3(\RX_CRC_reg_n_0_[29] ),
        .O(\RX_CRC[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \RX_CRC[28]_i_1 
       (.I0(\RX_CRC_reg_n_0_[26] ),
        .I1(\LOW_NIBBLE_reg_n_0_[5] ),
        .I2(\LOW_NIBBLE_reg_n_0_[1] ),
        .I3(\RX_CRC_reg_n_0_[30] ),
        .I4(\RX_CRC_reg_n_0_[20] ),
        .I5(\RX_CRC[28]_i_2_n_0 ),
        .O(NEXTCRC32_D8[28]));
  LUT2 #(
    .INIT(4'h6)) 
    \RX_CRC[28]_i_2 
       (.I0(\RX_CRC_reg_n_0_[29] ),
        .I1(\LOW_NIBBLE_reg_n_0_[2] ),
        .O(\RX_CRC[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \RX_CRC[29]_i_1 
       (.I0(\LOW_NIBBLE_reg_n_0_[1] ),
        .I1(\RX_CRC_reg_n_0_[30] ),
        .I2(\LOW_NIBBLE_reg_n_0_[0] ),
        .I3(\RX_CRC_reg_n_0_[31] ),
        .I4(\RX_CRC_reg_n_0_[21] ),
        .I5(\RX_CRC[29]_i_2_n_0 ),
        .O(NEXTCRC32_D8[29]));
  LUT2 #(
    .INIT(4'h6)) 
    \RX_CRC[29]_i_2 
       (.I0(p_0_in8_in),
        .I1(p_1_in9_in),
        .O(\RX_CRC[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \RX_CRC[2]_i_1 
       (.I0(\RX_CRC_reg_n_0_[24] ),
        .I1(RXD_D[1]),
        .I2(\RX_CRC_reg_n_0_[30] ),
        .I3(\LOW_NIBBLE_reg_n_0_[1] ),
        .I4(\RX_CRC[27]_i_2_n_0 ),
        .I5(\RX_CRC[24]_i_2_n_0 ),
        .O(NEXTCRC32_D8[2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \RX_CRC[30]_i_1 
       (.I0(\RX_CRC_reg_n_0_[31] ),
        .I1(\LOW_NIBBLE_reg_n_0_[0] ),
        .I2(\RX_CRC_reg_n_0_[22] ),
        .I3(p_0_in11_in),
        .I4(p_1_in12_in),
        .O(NEXTCRC32_D8[30]));
  LUT3 #(
    .INIT(8'h96)) 
    \RX_CRC[31]_i_1 
       (.I0(\LOW_NIBBLE_reg_n_0_[2] ),
        .I1(\RX_CRC_reg_n_0_[29] ),
        .I2(\RX_CRC_reg_n_0_[23] ),
        .O(NEXTCRC32_D8[31]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \RX_CRC[3]_i_1 
       (.I0(p_0_in8_in),
        .I1(p_1_in9_in),
        .I2(RXD_D[0]),
        .I3(\RX_CRC_reg_n_0_[25] ),
        .I4(\RX_CRC[24]_i_2_n_0 ),
        .O(NEXTCRC32_D8[3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \RX_CRC[4]_i_1 
       (.I0(\LOW_NIBBLE_reg_n_0_[1] ),
        .I1(\RX_CRC_reg_n_0_[30] ),
        .I2(\RX_CRC_reg_n_0_[26] ),
        .I3(\LOW_NIBBLE_reg_n_0_[5] ),
        .I4(\RX_CRC[26]_i_2_n_0 ),
        .O(NEXTCRC32_D8[4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \RX_CRC[5]_i_1 
       (.I0(\LOW_NIBBLE_reg_n_0_[0] ),
        .I1(\RX_CRC_reg_n_0_[31] ),
        .I2(\RX_CRC[28]_i_2_n_0 ),
        .I3(\RX_CRC[13]_i_2_n_0 ),
        .I4(\RX_CRC[26]_i_2_n_0 ),
        .O(NEXTCRC32_D8[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \RX_CRC[6]_i_1 
       (.I0(\RX_CRC[24]_i_2_n_0 ),
        .I1(p_1_in12_in),
        .I2(p_0_in11_in),
        .I3(\LOW_NIBBLE_reg_n_0_[2] ),
        .I4(\RX_CRC_reg_n_0_[29] ),
        .I5(\RX_CRC[13]_i_2_n_0 ),
        .O(NEXTCRC32_D8[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \RX_CRC[7]_i_1 
       (.I0(\RX_CRC[16]_i_2_n_0 ),
        .I1(\RX_CRC[24]_i_2_n_0 ),
        .I2(\RX_CRC_reg_n_0_[29] ),
        .I3(\LOW_NIBBLE_reg_n_0_[2] ),
        .I4(p_0_in8_in),
        .I5(p_1_in9_in),
        .O(NEXTCRC32_D8[7]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \RX_CRC[8]_i_1 
       (.I0(\RX_CRC_reg_n_0_[0] ),
        .I1(RXD_D[0]),
        .I2(\RX_CRC_reg_n_0_[25] ),
        .I3(\RX_CRC[26]_i_2_n_0 ),
        .O(NEXTCRC32_D8[8]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \RX_CRC[9]_i_1 
       (.I0(\RX_CRC_reg_n_0_[26] ),
        .I1(\LOW_NIBBLE_reg_n_0_[5] ),
        .I2(\RX_CRC_reg_n_0_[1] ),
        .I3(\RX_CRC[27]_i_2_n_0 ),
        .I4(\RX_CRC[27]_i_3_n_0 ),
        .O(NEXTCRC32_D8[9]));
  FDSE \RX_CRC_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(\RX_CRC[0]_i_1_n_0 ),
        .Q(\RX_CRC_reg_n_0_[0] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[10]),
        .Q(\RX_CRC_reg_n_0_[10] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[11]),
        .Q(\RX_CRC_reg_n_0_[11] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[12]),
        .Q(\RX_CRC_reg_n_0_[12] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[13]),
        .Q(\RX_CRC_reg_n_0_[13] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[14]),
        .Q(\RX_CRC_reg_n_0_[14] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[15]),
        .Q(\RX_CRC_reg_n_0_[15] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[16]),
        .Q(\RX_CRC_reg_n_0_[16] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[17]),
        .Q(\RX_CRC_reg_n_0_[17] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[18]),
        .Q(\RX_CRC_reg_n_0_[18] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[19]),
        .Q(\RX_CRC_reg_n_0_[19] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[1]),
        .Q(\RX_CRC_reg_n_0_[1] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[20]),
        .Q(\RX_CRC_reg_n_0_[20] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[21]),
        .Q(\RX_CRC_reg_n_0_[21] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[22]),
        .Q(\RX_CRC_reg_n_0_[22] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[23]),
        .Q(\RX_CRC_reg_n_0_[23] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[24]),
        .Q(\RX_CRC_reg_n_0_[24] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[25]),
        .Q(\RX_CRC_reg_n_0_[25] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[26]),
        .Q(\RX_CRC_reg_n_0_[26] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[27]),
        .Q(p_1_in9_in),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[28]),
        .Q(p_1_in12_in),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[29]),
        .Q(\RX_CRC_reg_n_0_[29] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[2]),
        .Q(\RX_CRC_reg_n_0_[2] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[30]),
        .Q(\RX_CRC_reg_n_0_[30] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[31]),
        .Q(\RX_CRC_reg_n_0_[31] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[3]),
        .Q(\RX_CRC_reg_n_0_[3] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[4]),
        .Q(\RX_CRC_reg_n_0_[4] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[5]),
        .Q(\RX_CRC_reg_n_0_[5] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[6]),
        .Q(\RX_CRC_reg_n_0_[6] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[7]),
        .Q(\RX_CRC_reg_n_0_[7] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[8]),
        .Q(\RX_CRC_reg_n_0_[8] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[9]),
        .Q(\RX_CRC_reg_n_0_[9] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \RX_END_ADDRESS[10]_i_1 
       (.I0(RX_PACKET_STATE[1]),
        .I1(RX_PACKET_STATE[0]),
        .I2(RX_PACKET_STATE[2]),
        .O(\RX_END_ADDRESS[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h6669)) 
    \RX_END_ADDRESS[10]_i_4 
       (.I0(RX_START_ADDRESS_SYNC[9]),
        .I1(RX_PACKET_LENGTH_SYNC[10]),
        .I2(\RX_END_ADDRESS[10]_i_6_n_0 ),
        .I3(RX_PACKET_LENGTH_SYNC[9]),
        .O(\RX_END_ADDRESS[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6666666666666669)) 
    \RX_END_ADDRESS[10]_i_5 
       (.I0(RX_START_ADDRESS_SYNC[8]),
        .I1(RX_PACKET_LENGTH_SYNC[9]),
        .I2(RX_PACKET_LENGTH_SYNC[7]),
        .I3(\RX_END_ADDRESS[10]_i_7_n_0 ),
        .I4(RX_PACKET_LENGTH_SYNC[6]),
        .I5(RX_PACKET_LENGTH_SYNC[8]),
        .O(\RX_END_ADDRESS[10]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \RX_END_ADDRESS[10]_i_6 
       (.I0(RX_PACKET_LENGTH_SYNC[7]),
        .I1(\RX_END_ADDRESS[10]_i_7_n_0 ),
        .I2(RX_PACKET_LENGTH_SYNC[6]),
        .I3(RX_PACKET_LENGTH_SYNC[8]),
        .O(\RX_END_ADDRESS[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \RX_END_ADDRESS[10]_i_7 
       (.I0(RX_PACKET_LENGTH_SYNC[4]),
        .I1(RX_PACKET_LENGTH_SYNC[2]),
        .I2(RX_PACKET_LENGTH_SYNC[1]),
        .I3(RX_PACKET_LENGTH_SYNC[0]),
        .I4(RX_PACKET_LENGTH_SYNC[3]),
        .I5(RX_PACKET_LENGTH_SYNC[5]),
        .O(\RX_END_ADDRESS[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6666666666696969)) 
    \RX_END_ADDRESS[3]_i_2 
       (.I0(RX_START_ADDRESS_SYNC[3]),
        .I1(RX_PACKET_LENGTH_SYNC[4]),
        .I2(RX_PACKET_LENGTH_SYNC[2]),
        .I3(RX_PACKET_LENGTH_SYNC[1]),
        .I4(RX_PACKET_LENGTH_SYNC[0]),
        .I5(RX_PACKET_LENGTH_SYNC[3]),
        .O(\RX_END_ADDRESS[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h66666999)) 
    \RX_END_ADDRESS[3]_i_3 
       (.I0(RX_START_ADDRESS_SYNC[2]),
        .I1(RX_PACKET_LENGTH_SYNC[3]),
        .I2(RX_PACKET_LENGTH_SYNC[0]),
        .I3(RX_PACKET_LENGTH_SYNC[1]),
        .I4(RX_PACKET_LENGTH_SYNC[2]),
        .O(\RX_END_ADDRESS[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6999)) 
    \RX_END_ADDRESS[3]_i_4 
       (.I0(RX_START_ADDRESS_SYNC[1]),
        .I1(RX_PACKET_LENGTH_SYNC[2]),
        .I2(RX_PACKET_LENGTH_SYNC[1]),
        .I3(RX_PACKET_LENGTH_SYNC[0]),
        .O(\RX_END_ADDRESS[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \RX_END_ADDRESS[3]_i_5 
       (.I0(RX_START_ADDRESS_SYNC[0]),
        .I1(RX_PACKET_LENGTH_SYNC[1]),
        .I2(RX_PACKET_LENGTH_SYNC[0]),
        .O(\RX_END_ADDRESS[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h66666669)) 
    \RX_END_ADDRESS[7]_i_2 
       (.I0(RX_START_ADDRESS_SYNC[7]),
        .I1(RX_PACKET_LENGTH_SYNC[8]),
        .I2(RX_PACKET_LENGTH_SYNC[6]),
        .I3(\RX_END_ADDRESS[10]_i_7_n_0 ),
        .I4(RX_PACKET_LENGTH_SYNC[7]),
        .O(\RX_END_ADDRESS[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6669)) 
    \RX_END_ADDRESS[7]_i_3 
       (.I0(RX_START_ADDRESS_SYNC[6]),
        .I1(RX_PACKET_LENGTH_SYNC[7]),
        .I2(\RX_END_ADDRESS[10]_i_7_n_0 ),
        .I3(RX_PACKET_LENGTH_SYNC[6]),
        .O(\RX_END_ADDRESS[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \RX_END_ADDRESS[7]_i_4 
       (.I0(RX_START_ADDRESS_SYNC[5]),
        .I1(RX_PACKET_LENGTH_SYNC[6]),
        .I2(\RX_END_ADDRESS[10]_i_7_n_0 ),
        .O(\RX_END_ADDRESS[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \RX_END_ADDRESS[7]_i_5 
       (.I0(RX_START_ADDRESS_SYNC[4]),
        .I1(RX_PACKET_LENGTH_SYNC[5]),
        .I2(\RX_END_ADDRESS[7]_i_6_n_0 ),
        .O(\RX_END_ADDRESS[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \RX_END_ADDRESS[7]_i_6 
       (.I0(RX_PACKET_LENGTH_SYNC[3]),
        .I1(RX_PACKET_LENGTH_SYNC[0]),
        .I2(RX_PACKET_LENGTH_SYNC[1]),
        .I3(RX_PACKET_LENGTH_SYNC[2]),
        .I4(RX_PACKET_LENGTH_SYNC[4]),
        .O(\RX_END_ADDRESS[7]_i_6_n_0 ));
  FDRE \RX_END_ADDRESS_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_END_ADDRESS[10]_i_1_n_0 ),
        .D(\RX_END_ADDRESS_reg[3]_i_1_n_7 ),
        .Q(RX_END_ADDRESS[0]),
        .R(1'b0));
  FDRE \RX_END_ADDRESS_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_END_ADDRESS[10]_i_1_n_0 ),
        .D(\RX_END_ADDRESS_reg[10]_i_2_n_5 ),
        .Q(RX_END_ADDRESS[10]),
        .R(1'b0));
  CARRY4 \RX_END_ADDRESS_reg[10]_i_2 
       (.CI(\RX_END_ADDRESS_reg[7]_i_1_n_0 ),
        .CO(\NLW_RX_END_ADDRESS_reg[10]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,RX_START_ADDRESS_SYNC[9:8]}),
        .O({\NLW_RX_END_ADDRESS_reg[10]_i_2_O_UNCONNECTED [3],\RX_END_ADDRESS_reg[10]_i_2_n_5 ,\RX_END_ADDRESS_reg[10]_i_2_n_6 ,\RX_END_ADDRESS_reg[10]_i_2_n_7 }),
        .S({1'b0,RX_START_ADDRESS_SYNC[10],\RX_END_ADDRESS[10]_i_4_n_0 ,\RX_END_ADDRESS[10]_i_5_n_0 }));
  FDRE \RX_END_ADDRESS_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_END_ADDRESS[10]_i_1_n_0 ),
        .D(\RX_END_ADDRESS_reg[3]_i_1_n_6 ),
        .Q(RX_END_ADDRESS[1]),
        .R(1'b0));
  FDRE \RX_END_ADDRESS_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_END_ADDRESS[10]_i_1_n_0 ),
        .D(\RX_END_ADDRESS_reg[3]_i_1_n_5 ),
        .Q(RX_END_ADDRESS[2]),
        .R(1'b0));
  FDRE \RX_END_ADDRESS_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_END_ADDRESS[10]_i_1_n_0 ),
        .D(\RX_END_ADDRESS_reg[3]_i_1_n_4 ),
        .Q(RX_END_ADDRESS[3]),
        .R(1'b0));
  CARRY4 \RX_END_ADDRESS_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\RX_END_ADDRESS_reg[3]_i_1_n_0 ,\NLW_RX_END_ADDRESS_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(RX_START_ADDRESS_SYNC[3:0]),
        .O({\RX_END_ADDRESS_reg[3]_i_1_n_4 ,\RX_END_ADDRESS_reg[3]_i_1_n_5 ,\RX_END_ADDRESS_reg[3]_i_1_n_6 ,\RX_END_ADDRESS_reg[3]_i_1_n_7 }),
        .S({\RX_END_ADDRESS[3]_i_2_n_0 ,\RX_END_ADDRESS[3]_i_3_n_0 ,\RX_END_ADDRESS[3]_i_4_n_0 ,\RX_END_ADDRESS[3]_i_5_n_0 }));
  FDRE \RX_END_ADDRESS_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_END_ADDRESS[10]_i_1_n_0 ),
        .D(\RX_END_ADDRESS_reg[7]_i_1_n_7 ),
        .Q(RX_END_ADDRESS[4]),
        .R(1'b0));
  FDRE \RX_END_ADDRESS_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_END_ADDRESS[10]_i_1_n_0 ),
        .D(\RX_END_ADDRESS_reg[7]_i_1_n_6 ),
        .Q(RX_END_ADDRESS[5]),
        .R(1'b0));
  FDRE \RX_END_ADDRESS_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_END_ADDRESS[10]_i_1_n_0 ),
        .D(\RX_END_ADDRESS_reg[7]_i_1_n_5 ),
        .Q(RX_END_ADDRESS[6]),
        .R(1'b0));
  FDRE \RX_END_ADDRESS_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_END_ADDRESS[10]_i_1_n_0 ),
        .D(\RX_END_ADDRESS_reg[7]_i_1_n_4 ),
        .Q(RX_END_ADDRESS[7]),
        .R(1'b0));
  CARRY4 \RX_END_ADDRESS_reg[7]_i_1 
       (.CI(\RX_END_ADDRESS_reg[3]_i_1_n_0 ),
        .CO({\RX_END_ADDRESS_reg[7]_i_1_n_0 ,\NLW_RX_END_ADDRESS_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(RX_START_ADDRESS_SYNC[7:4]),
        .O({\RX_END_ADDRESS_reg[7]_i_1_n_4 ,\RX_END_ADDRESS_reg[7]_i_1_n_5 ,\RX_END_ADDRESS_reg[7]_i_1_n_6 ,\RX_END_ADDRESS_reg[7]_i_1_n_7 }),
        .S({\RX_END_ADDRESS[7]_i_2_n_0 ,\RX_END_ADDRESS[7]_i_3_n_0 ,\RX_END_ADDRESS[7]_i_4_n_0 ,\RX_END_ADDRESS[7]_i_5_n_0 }));
  FDRE \RX_END_ADDRESS_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_END_ADDRESS[10]_i_1_n_0 ),
        .D(\RX_END_ADDRESS_reg[10]_i_2_n_7 ),
        .Q(RX_END_ADDRESS[8]),
        .R(1'b0));
  FDRE \RX_END_ADDRESS_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_END_ADDRESS[10]_i_1_n_0 ),
        .D(\RX_END_ADDRESS_reg[10]_i_2_n_6 ),
        .Q(RX_END_ADDRESS[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7FF0000)) 
    RX_ERROR_i_1
       (.I0(RXD_D[0]),
        .I1(RXDV_D),
        .I2(RXD_D[1]),
        .I3(RX_ERROR_i_2_n_0),
        .I4(RX_ERROR),
        .I5(RXER_D),
        .O(RX_ERROR_i_1_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    RX_ERROR_i_2
       (.I0(\RX_PHY_STATE_reg_n_0_[0] ),
        .I1(\RX_PHY_STATE_reg_n_0_[3] ),
        .I2(\RX_PHY_STATE_reg_n_0_[1] ),
        .I3(\RX_PHY_STATE_reg_n_0_[2] ),
        .O(RX_ERROR_i_2_n_0));
  FDRE RX_ERROR_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(RX_ERROR_i_1_n_0),
        .Q(RX_ERROR),
        .R(1'b0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_UNIQ_BASE_ RX_MEMORY_reg_0_63_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_0_63_0_2_n_0),
        .DOB(RX_MEMORY_reg_0_63_0_2_n_1),
        .DOC(RX_MEMORY_reg_0_63_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_0_63_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    RX_MEMORY_reg_0_63_0_2_i_1
       (.I0(RX_WRITE_ENABLE),
        .I1(RX_WRITE_ADDRESS_reg__0[10]),
        .I2(RX_WRITE_ADDRESS_reg__0[7]),
        .I3(RX_WRITE_ADDRESS_reg__0[6]),
        .I4(RX_WRITE_ADDRESS_reg__0[9]),
        .I5(RX_WRITE_ADDRESS_reg__0[8]),
        .O(RX_MEMORY_reg_0_63_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD170 RX_MEMORY_reg_0_63_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_0_63_12_14_n_0),
        .DOB(RX_MEMORY_reg_0_63_12_14_n_1),
        .DOC(RX_MEMORY_reg_0_63_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_0_63_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_UNIQ_BASE_ RX_MEMORY_reg_0_63_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_0_63_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_0_63_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_0_63_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD74 RX_MEMORY_reg_0_63_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_0_63_3_5_n_0),
        .DOB(RX_MEMORY_reg_0_63_3_5_n_1),
        .DOC(RX_MEMORY_reg_0_63_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_0_63_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD106 RX_MEMORY_reg_0_63_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_0_63_6_8_n_0),
        .DOB(RX_MEMORY_reg_0_63_6_8_n_1),
        .DOC(RX_MEMORY_reg_0_63_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_0_63_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD138 RX_MEMORY_reg_0_63_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_0_63_9_11_n_0),
        .DOB(RX_MEMORY_reg_0_63_9_11_n_1),
        .DOC(RX_MEMORY_reg_0_63_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_0_63_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD58 RX_MEMORY_reg_1024_1087_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,RX_READ_ADDRESS[1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,RX_READ_ADDRESS[1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,RX_READ_ADDRESS[2:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1024_1087_0_2_n_0),
        .DOB(RX_MEMORY_reg_1024_1087_0_2_n_1),
        .DOC(RX_MEMORY_reg_1024_1087_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_1024_1087_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1024_1087_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    RX_MEMORY_reg_1024_1087_0_2_i_1
       (.I0(RX_WRITE_ADDRESS_reg__0[10]),
        .I1(RX_WRITE_ENABLE),
        .I2(RX_WRITE_ADDRESS_reg__0[7]),
        .I3(RX_WRITE_ADDRESS_reg__0[6]),
        .I4(RX_WRITE_ADDRESS_reg__0[9]),
        .I5(RX_WRITE_ADDRESS_reg__0[8]),
        .O(RX_MEMORY_reg_1024_1087_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD186 RX_MEMORY_reg_1024_1087_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,RX_READ_ADDRESS[3],\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1024_1087_12_14_n_0),
        .DOB(RX_MEMORY_reg_1024_1087_12_14_n_1),
        .DOC(RX_MEMORY_reg_1024_1087_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_1024_1087_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1024_1087_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD217 RX_MEMORY_reg_1024_1087_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_1024_1087_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_1024_1087_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1024_1087_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD90 RX_MEMORY_reg_1024_1087_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1024_1087_3_5_n_0),
        .DOB(RX_MEMORY_reg_1024_1087_3_5_n_1),
        .DOC(RX_MEMORY_reg_1024_1087_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_1024_1087_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1024_1087_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD122 RX_MEMORY_reg_1024_1087_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1024_1087_6_8_n_0),
        .DOB(RX_MEMORY_reg_1024_1087_6_8_n_1),
        .DOC(RX_MEMORY_reg_1024_1087_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_1024_1087_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1024_1087_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD154 RX_MEMORY_reg_1024_1087_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1024_1087_9_11_n_0),
        .DOB(RX_MEMORY_reg_1024_1087_9_11_n_1),
        .DOC(RX_MEMORY_reg_1024_1087_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_1024_1087_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1024_1087_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD59 RX_MEMORY_reg_1088_1151_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,RX_READ_ADDRESS[1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,RX_READ_ADDRESS[1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,RX_READ_ADDRESS[1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1088_1151_0_2_n_0),
        .DOB(RX_MEMORY_reg_1088_1151_0_2_n_1),
        .DOC(RX_MEMORY_reg_1088_1151_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_1088_1151_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1088_1151_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    RX_MEMORY_reg_1088_1151_0_2_i_1
       (.I0(RX_WRITE_ADDRESS_reg__0[8]),
        .I1(RX_WRITE_ADDRESS_reg__0[9]),
        .I2(RX_WRITE_ADDRESS_reg__0[10]),
        .I3(RX_WRITE_ADDRESS_reg__0[6]),
        .I4(RX_WRITE_ADDRESS_reg__0[7]),
        .I5(RX_WRITE_ENABLE),
        .O(RX_MEMORY_reg_1088_1151_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD187 RX_MEMORY_reg_1088_1151_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4],\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,RX_READ_ADDRESS[2],\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4],\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1088_1151_12_14_n_0),
        .DOB(RX_MEMORY_reg_1088_1151_12_14_n_1),
        .DOC(RX_MEMORY_reg_1088_1151_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_1088_1151_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1088_1151_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD218 RX_MEMORY_reg_1088_1151_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_1088_1151_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_1088_1151_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1088_1151_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD91 RX_MEMORY_reg_1088_1151_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1088_1151_3_5_n_0),
        .DOB(RX_MEMORY_reg_1088_1151_3_5_n_1),
        .DOC(RX_MEMORY_reg_1088_1151_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_1088_1151_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1088_1151_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD123 RX_MEMORY_reg_1088_1151_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1088_1151_6_8_n_0),
        .DOB(RX_MEMORY_reg_1088_1151_6_8_n_1),
        .DOC(RX_MEMORY_reg_1088_1151_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_1088_1151_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1088_1151_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD155 RX_MEMORY_reg_1088_1151_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1088_1151_9_11_n_0),
        .DOB(RX_MEMORY_reg_1088_1151_9_11_n_1),
        .DOC(RX_MEMORY_reg_1088_1151_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_1088_1151_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1088_1151_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD60 RX_MEMORY_reg_1152_1215_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,RX_READ_ADDRESS[1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,RX_READ_ADDRESS[1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,RX_READ_ADDRESS[1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1152_1215_0_2_n_0),
        .DOB(RX_MEMORY_reg_1152_1215_0_2_n_1),
        .DOC(RX_MEMORY_reg_1152_1215_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_1152_1215_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1152_1215_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    RX_MEMORY_reg_1152_1215_0_2_i_1
       (.I0(RX_WRITE_ADDRESS_reg__0[8]),
        .I1(RX_WRITE_ADDRESS_reg__0[9]),
        .I2(RX_WRITE_ADDRESS_reg__0[10]),
        .I3(RX_WRITE_ADDRESS_reg__0[7]),
        .I4(RX_WRITE_ADDRESS_reg__0[6]),
        .I5(RX_WRITE_ENABLE),
        .O(RX_MEMORY_reg_1152_1215_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD188 RX_MEMORY_reg_1152_1215_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4],\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,RX_READ_ADDRESS[2],\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4],\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,RX_READ_ADDRESS[2],\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4],\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,RX_READ_ADDRESS[2],\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1152_1215_12_14_n_0),
        .DOB(RX_MEMORY_reg_1152_1215_12_14_n_1),
        .DOC(RX_MEMORY_reg_1152_1215_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_1152_1215_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1152_1215_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD219 RX_MEMORY_reg_1152_1215_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_1152_1215_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_1152_1215_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1152_1215_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD92 RX_MEMORY_reg_1152_1215_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1152_1215_3_5_n_0),
        .DOB(RX_MEMORY_reg_1152_1215_3_5_n_1),
        .DOC(RX_MEMORY_reg_1152_1215_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_1152_1215_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1152_1215_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD124 RX_MEMORY_reg_1152_1215_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1152_1215_6_8_n_0),
        .DOB(RX_MEMORY_reg_1152_1215_6_8_n_1),
        .DOC(RX_MEMORY_reg_1152_1215_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_1152_1215_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1152_1215_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD156 RX_MEMORY_reg_1152_1215_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1152_1215_9_11_n_0),
        .DOB(RX_MEMORY_reg_1152_1215_9_11_n_1),
        .DOC(RX_MEMORY_reg_1152_1215_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_1152_1215_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1152_1215_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD61 RX_MEMORY_reg_1216_1279_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,RX_READ_ADDRESS[1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,RX_READ_ADDRESS[1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,RX_READ_ADDRESS[1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1216_1279_0_2_n_0),
        .DOB(RX_MEMORY_reg_1216_1279_0_2_n_1),
        .DOC(RX_MEMORY_reg_1216_1279_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_1216_1279_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1216_1279_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    RX_MEMORY_reg_1216_1279_0_2_i_1
       (.I0(RX_WRITE_ADDRESS_reg__0[8]),
        .I1(RX_WRITE_ADDRESS_reg__0[9]),
        .I2(RX_WRITE_ADDRESS_reg__0[7]),
        .I3(RX_WRITE_ADDRESS_reg__0[6]),
        .I4(RX_WRITE_ENABLE),
        .I5(RX_WRITE_ADDRESS_reg__0[10]),
        .O(RX_MEMORY_reg_1216_1279_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD189 RX_MEMORY_reg_1216_1279_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4],\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,RX_READ_ADDRESS[2],\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4],\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,RX_READ_ADDRESS[2],\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4],\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,RX_READ_ADDRESS[2],\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1216_1279_12_14_n_0),
        .DOB(RX_MEMORY_reg_1216_1279_12_14_n_1),
        .DOC(RX_MEMORY_reg_1216_1279_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_1216_1279_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1216_1279_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD220 RX_MEMORY_reg_1216_1279_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_1216_1279_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_1216_1279_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1216_1279_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD93 RX_MEMORY_reg_1216_1279_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1216_1279_3_5_n_0),
        .DOB(RX_MEMORY_reg_1216_1279_3_5_n_1),
        .DOC(RX_MEMORY_reg_1216_1279_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_1216_1279_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1216_1279_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD125 RX_MEMORY_reg_1216_1279_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1216_1279_6_8_n_0),
        .DOB(RX_MEMORY_reg_1216_1279_6_8_n_1),
        .DOC(RX_MEMORY_reg_1216_1279_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_1216_1279_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1216_1279_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD157 RX_MEMORY_reg_1216_1279_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1216_1279_9_11_n_0),
        .DOB(RX_MEMORY_reg_1216_1279_9_11_n_1),
        .DOC(RX_MEMORY_reg_1216_1279_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_1216_1279_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1216_1279_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD62 RX_MEMORY_reg_1280_1343_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1280_1343_0_2_n_0),
        .DOB(RX_MEMORY_reg_1280_1343_0_2_n_1),
        .DOC(RX_MEMORY_reg_1280_1343_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_1280_1343_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1280_1343_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    RX_MEMORY_reg_1280_1343_0_2_i_1
       (.I0(RX_WRITE_ADDRESS_reg__0[7]),
        .I1(RX_WRITE_ADDRESS_reg__0[9]),
        .I2(RX_WRITE_ADDRESS_reg__0[10]),
        .I3(RX_WRITE_ADDRESS_reg__0[8]),
        .I4(RX_WRITE_ADDRESS_reg__0[6]),
        .I5(RX_WRITE_ENABLE),
        .O(RX_MEMORY_reg_1280_1343_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD190 RX_MEMORY_reg_1280_1343_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4],\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,RX_READ_ADDRESS[2],\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4],\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,RX_READ_ADDRESS[2],\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4],\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,RX_READ_ADDRESS[2],\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1280_1343_12_14_n_0),
        .DOB(RX_MEMORY_reg_1280_1343_12_14_n_1),
        .DOC(RX_MEMORY_reg_1280_1343_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_1280_1343_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1280_1343_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD221 RX_MEMORY_reg_1280_1343_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_1280_1343_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_1280_1343_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1280_1343_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD94 RX_MEMORY_reg_1280_1343_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1280_1343_3_5_n_0),
        .DOB(RX_MEMORY_reg_1280_1343_3_5_n_1),
        .DOC(RX_MEMORY_reg_1280_1343_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_1280_1343_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1280_1343_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD126 RX_MEMORY_reg_1280_1343_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1280_1343_6_8_n_0),
        .DOB(RX_MEMORY_reg_1280_1343_6_8_n_1),
        .DOC(RX_MEMORY_reg_1280_1343_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_1280_1343_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1280_1343_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD158 RX_MEMORY_reg_1280_1343_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1280_1343_9_11_n_0),
        .DOB(RX_MEMORY_reg_1280_1343_9_11_n_1),
        .DOC(RX_MEMORY_reg_1280_1343_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_1280_1343_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1280_1343_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD44 RX_MEMORY_reg_128_191_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_128_191_0_2_n_0),
        .DOB(RX_MEMORY_reg_128_191_0_2_n_1),
        .DOC(RX_MEMORY_reg_128_191_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_128_191_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    RX_MEMORY_reg_128_191_0_2_i_1
       (.I0(RX_WRITE_ADDRESS_reg__0[7]),
        .I1(RX_WRITE_ENABLE),
        .I2(RX_WRITE_ADDRESS_reg__0[8]),
        .I3(RX_WRITE_ADDRESS_reg__0[6]),
        .I4(RX_WRITE_ADDRESS_reg__0[10]),
        .I5(RX_WRITE_ADDRESS_reg__0[9]),
        .O(RX_MEMORY_reg_128_191_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD172 RX_MEMORY_reg_128_191_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_128_191_12_14_n_0),
        .DOB(RX_MEMORY_reg_128_191_12_14_n_1),
        .DOC(RX_MEMORY_reg_128_191_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_128_191_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_128_191_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD203 RX_MEMORY_reg_128_191_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_128_191_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_128_191_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_128_191_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD76 RX_MEMORY_reg_128_191_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_128_191_3_5_n_0),
        .DOB(RX_MEMORY_reg_128_191_3_5_n_1),
        .DOC(RX_MEMORY_reg_128_191_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_128_191_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD108 RX_MEMORY_reg_128_191_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_128_191_6_8_n_0),
        .DOB(RX_MEMORY_reg_128_191_6_8_n_1),
        .DOC(RX_MEMORY_reg_128_191_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_128_191_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD140 RX_MEMORY_reg_128_191_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_128_191_9_11_n_0),
        .DOB(RX_MEMORY_reg_128_191_9_11_n_1),
        .DOC(RX_MEMORY_reg_128_191_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_128_191_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_128_191_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD63 RX_MEMORY_reg_1344_1407_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1344_1407_0_2_n_0),
        .DOB(RX_MEMORY_reg_1344_1407_0_2_n_1),
        .DOC(RX_MEMORY_reg_1344_1407_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_1344_1407_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1344_1407_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    RX_MEMORY_reg_1344_1407_0_2_i_1
       (.I0(RX_WRITE_ADDRESS_reg__0[7]),
        .I1(RX_WRITE_ADDRESS_reg__0[9]),
        .I2(RX_WRITE_ADDRESS_reg__0[8]),
        .I3(RX_WRITE_ADDRESS_reg__0[6]),
        .I4(RX_WRITE_ENABLE),
        .I5(RX_WRITE_ADDRESS_reg__0[10]),
        .O(RX_MEMORY_reg_1344_1407_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD191 RX_MEMORY_reg_1344_1407_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4],\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,RX_READ_ADDRESS[2],\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4],\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,RX_READ_ADDRESS[2],\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4],\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,RX_READ_ADDRESS[2],\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1344_1407_12_14_n_0),
        .DOB(RX_MEMORY_reg_1344_1407_12_14_n_1),
        .DOC(RX_MEMORY_reg_1344_1407_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_1344_1407_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1344_1407_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD222 RX_MEMORY_reg_1344_1407_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_1344_1407_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_1344_1407_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1344_1407_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD95 RX_MEMORY_reg_1344_1407_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1344_1407_3_5_n_0),
        .DOB(RX_MEMORY_reg_1344_1407_3_5_n_1),
        .DOC(RX_MEMORY_reg_1344_1407_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_1344_1407_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1344_1407_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD127 RX_MEMORY_reg_1344_1407_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1344_1407_6_8_n_0),
        .DOB(RX_MEMORY_reg_1344_1407_6_8_n_1),
        .DOC(RX_MEMORY_reg_1344_1407_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_1344_1407_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1344_1407_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD159 RX_MEMORY_reg_1344_1407_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1344_1407_9_11_n_0),
        .DOB(RX_MEMORY_reg_1344_1407_9_11_n_1),
        .DOC(RX_MEMORY_reg_1344_1407_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_1344_1407_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1344_1407_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD64 RX_MEMORY_reg_1408_1471_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,RX_READ_ADDRESS[1],\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1408_1471_0_2_n_0),
        .DOB(RX_MEMORY_reg_1408_1471_0_2_n_1),
        .DOC(RX_MEMORY_reg_1408_1471_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_1408_1471_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1408_1471_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    RX_MEMORY_reg_1408_1471_0_2_i_1
       (.I0(RX_WRITE_ADDRESS_reg__0[6]),
        .I1(RX_WRITE_ADDRESS_reg__0[9]),
        .I2(RX_WRITE_ADDRESS_reg__0[8]),
        .I3(RX_WRITE_ADDRESS_reg__0[7]),
        .I4(RX_WRITE_ENABLE),
        .I5(RX_WRITE_ADDRESS_reg__0[10]),
        .O(RX_MEMORY_reg_1408_1471_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD192 RX_MEMORY_reg_1408_1471_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4],\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,RX_READ_ADDRESS[2],\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4],\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,RX_READ_ADDRESS[2],\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4],\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,RX_READ_ADDRESS[2],\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1408_1471_12_14_n_0),
        .DOB(RX_MEMORY_reg_1408_1471_12_14_n_1),
        .DOC(RX_MEMORY_reg_1408_1471_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_1408_1471_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1408_1471_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD223 RX_MEMORY_reg_1408_1471_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_1408_1471_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_1408_1471_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1408_1471_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD96 RX_MEMORY_reg_1408_1471_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1408_1471_3_5_n_0),
        .DOB(RX_MEMORY_reg_1408_1471_3_5_n_1),
        .DOC(RX_MEMORY_reg_1408_1471_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_1408_1471_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1408_1471_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD128 RX_MEMORY_reg_1408_1471_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1408_1471_6_8_n_0),
        .DOB(RX_MEMORY_reg_1408_1471_6_8_n_1),
        .DOC(RX_MEMORY_reg_1408_1471_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_1408_1471_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1408_1471_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD160 RX_MEMORY_reg_1408_1471_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1408_1471_9_11_n_0),
        .DOB(RX_MEMORY_reg_1408_1471_9_11_n_1),
        .DOC(RX_MEMORY_reg_1408_1471_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_1408_1471_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1408_1471_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD65 RX_MEMORY_reg_1472_1535_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,RX_READ_ADDRESS[1],\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,RX_READ_ADDRESS[1],\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,RX_READ_ADDRESS[1],\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1472_1535_0_2_n_0),
        .DOB(RX_MEMORY_reg_1472_1535_0_2_n_1),
        .DOC(RX_MEMORY_reg_1472_1535_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_1472_1535_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1472_1535_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    RX_MEMORY_reg_1472_1535_0_2_i_1
       (.I0(RX_WRITE_ENABLE),
        .I1(RX_WRITE_ADDRESS_reg__0[9]),
        .I2(RX_WRITE_ADDRESS_reg__0[7]),
        .I3(RX_WRITE_ADDRESS_reg__0[6]),
        .I4(RX_WRITE_ADDRESS_reg__0[10]),
        .I5(RX_WRITE_ADDRESS_reg__0[8]),
        .O(RX_MEMORY_reg_1472_1535_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD193 RX_MEMORY_reg_1472_1535_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4],\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,RX_READ_ADDRESS[2],\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4],\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,RX_READ_ADDRESS[2],\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4],\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,RX_READ_ADDRESS[2],\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1472_1535_12_14_n_0),
        .DOB(RX_MEMORY_reg_1472_1535_12_14_n_1),
        .DOC(RX_MEMORY_reg_1472_1535_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_1472_1535_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1472_1535_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD224 RX_MEMORY_reg_1472_1535_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_1472_1535_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_1472_1535_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1472_1535_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD97 RX_MEMORY_reg_1472_1535_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1472_1535_3_5_n_0),
        .DOB(RX_MEMORY_reg_1472_1535_3_5_n_1),
        .DOC(RX_MEMORY_reg_1472_1535_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_1472_1535_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1472_1535_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD129 RX_MEMORY_reg_1472_1535_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1472_1535_6_8_n_0),
        .DOB(RX_MEMORY_reg_1472_1535_6_8_n_1),
        .DOC(RX_MEMORY_reg_1472_1535_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_1472_1535_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1472_1535_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD161 RX_MEMORY_reg_1472_1535_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1472_1535_9_11_n_0),
        .DOB(RX_MEMORY_reg_1472_1535_9_11_n_1),
        .DOC(RX_MEMORY_reg_1472_1535_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_1472_1535_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1472_1535_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD66 RX_MEMORY_reg_1536_1599_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1536_1599_0_2_n_0),
        .DOB(RX_MEMORY_reg_1536_1599_0_2_n_1),
        .DOC(RX_MEMORY_reg_1536_1599_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_1536_1599_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1536_1599_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    RX_MEMORY_reg_1536_1599_0_2_i_1
       (.I0(RX_WRITE_ADDRESS_reg__0[7]),
        .I1(RX_WRITE_ADDRESS_reg__0[8]),
        .I2(RX_WRITE_ADDRESS_reg__0[10]),
        .I3(RX_WRITE_ADDRESS_reg__0[9]),
        .I4(RX_WRITE_ADDRESS_reg__0[6]),
        .I5(RX_WRITE_ENABLE),
        .O(RX_MEMORY_reg_1536_1599_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD194 RX_MEMORY_reg_1536_1599_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1536_1599_12_14_n_0),
        .DOB(RX_MEMORY_reg_1536_1599_12_14_n_1),
        .DOC(RX_MEMORY_reg_1536_1599_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_1536_1599_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1536_1599_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD225 RX_MEMORY_reg_1536_1599_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_1536_1599_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_1536_1599_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1536_1599_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD98 RX_MEMORY_reg_1536_1599_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,RX_READ_ADDRESS[0]}),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,RX_READ_ADDRESS[0]}),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,RX_READ_ADDRESS[0]}),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1536_1599_3_5_n_0),
        .DOB(RX_MEMORY_reg_1536_1599_3_5_n_1),
        .DOC(RX_MEMORY_reg_1536_1599_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_1536_1599_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1536_1599_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD130 RX_MEMORY_reg_1536_1599_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1536_1599_6_8_n_0),
        .DOB(RX_MEMORY_reg_1536_1599_6_8_n_1),
        .DOC(RX_MEMORY_reg_1536_1599_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_1536_1599_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1536_1599_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD162 RX_MEMORY_reg_1536_1599_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1536_1599_9_11_n_0),
        .DOB(RX_MEMORY_reg_1536_1599_9_11_n_1),
        .DOC(RX_MEMORY_reg_1536_1599_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_1536_1599_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1536_1599_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD67 RX_MEMORY_reg_1600_1663_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,RX_READ_ADDRESS[3],\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1600_1663_0_2_n_0),
        .DOB(RX_MEMORY_reg_1600_1663_0_2_n_1),
        .DOC(RX_MEMORY_reg_1600_1663_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_1600_1663_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1600_1663_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    RX_MEMORY_reg_1600_1663_0_2_i_1
       (.I0(RX_WRITE_ADDRESS_reg__0[7]),
        .I1(RX_WRITE_ADDRESS_reg__0[8]),
        .I2(RX_WRITE_ADDRESS_reg__0[9]),
        .I3(RX_WRITE_ADDRESS_reg__0[6]),
        .I4(RX_WRITE_ENABLE),
        .I5(RX_WRITE_ADDRESS_reg__0[10]),
        .O(RX_MEMORY_reg_1600_1663_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD195 RX_MEMORY_reg_1600_1663_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1600_1663_12_14_n_0),
        .DOB(RX_MEMORY_reg_1600_1663_12_14_n_1),
        .DOC(RX_MEMORY_reg_1600_1663_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_1600_1663_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1600_1663_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD226 RX_MEMORY_reg_1600_1663_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_1600_1663_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_1600_1663_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1600_1663_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD99 RX_MEMORY_reg_1600_1663_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,RX_READ_ADDRESS[0]}),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1600_1663_3_5_n_0),
        .DOB(RX_MEMORY_reg_1600_1663_3_5_n_1),
        .DOC(RX_MEMORY_reg_1600_1663_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_1600_1663_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1600_1663_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD131 RX_MEMORY_reg_1600_1663_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1600_1663_6_8_n_0),
        .DOB(RX_MEMORY_reg_1600_1663_6_8_n_1),
        .DOC(RX_MEMORY_reg_1600_1663_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_1600_1663_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1600_1663_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD163 RX_MEMORY_reg_1600_1663_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1600_1663_9_11_n_0),
        .DOB(RX_MEMORY_reg_1600_1663_9_11_n_1),
        .DOC(RX_MEMORY_reg_1600_1663_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_1600_1663_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1600_1663_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD68 RX_MEMORY_reg_1664_1727_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,RX_READ_ADDRESS[3],\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,RX_READ_ADDRESS[3],\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,RX_READ_ADDRESS[3],\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1664_1727_0_2_n_0),
        .DOB(RX_MEMORY_reg_1664_1727_0_2_n_1),
        .DOC(RX_MEMORY_reg_1664_1727_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_1664_1727_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1664_1727_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    RX_MEMORY_reg_1664_1727_0_2_i_1
       (.I0(RX_WRITE_ADDRESS_reg__0[6]),
        .I1(RX_WRITE_ADDRESS_reg__0[8]),
        .I2(RX_WRITE_ADDRESS_reg__0[9]),
        .I3(RX_WRITE_ADDRESS_reg__0[7]),
        .I4(RX_WRITE_ENABLE),
        .I5(RX_WRITE_ADDRESS_reg__0[10]),
        .O(RX_MEMORY_reg_1664_1727_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD196 RX_MEMORY_reg_1664_1727_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1664_1727_12_14_n_0),
        .DOB(RX_MEMORY_reg_1664_1727_12_14_n_1),
        .DOC(RX_MEMORY_reg_1664_1727_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_1664_1727_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1664_1727_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD227 RX_MEMORY_reg_1664_1727_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_1664_1727_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_1664_1727_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1664_1727_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD100 RX_MEMORY_reg_1664_1727_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1664_1727_3_5_n_0),
        .DOB(RX_MEMORY_reg_1664_1727_3_5_n_1),
        .DOC(RX_MEMORY_reg_1664_1727_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_1664_1727_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1664_1727_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD132 RX_MEMORY_reg_1664_1727_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1664_1727_6_8_n_0),
        .DOB(RX_MEMORY_reg_1664_1727_6_8_n_1),
        .DOC(RX_MEMORY_reg_1664_1727_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_1664_1727_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1664_1727_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD164 RX_MEMORY_reg_1664_1727_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1664_1727_9_11_n_0),
        .DOB(RX_MEMORY_reg_1664_1727_9_11_n_1),
        .DOC(RX_MEMORY_reg_1664_1727_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_1664_1727_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1664_1727_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD69 RX_MEMORY_reg_1728_1791_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,RX_READ_ADDRESS[3],\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,RX_READ_ADDRESS[3],\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,RX_READ_ADDRESS[3],\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1728_1791_0_2_n_0),
        .DOB(RX_MEMORY_reg_1728_1791_0_2_n_1),
        .DOC(RX_MEMORY_reg_1728_1791_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_1728_1791_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1728_1791_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    RX_MEMORY_reg_1728_1791_0_2_i_1
       (.I0(RX_WRITE_ENABLE),
        .I1(RX_WRITE_ADDRESS_reg__0[8]),
        .I2(RX_WRITE_ADDRESS_reg__0[7]),
        .I3(RX_WRITE_ADDRESS_reg__0[6]),
        .I4(RX_WRITE_ADDRESS_reg__0[10]),
        .I5(RX_WRITE_ADDRESS_reg__0[9]),
        .O(RX_MEMORY_reg_1728_1791_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD197 RX_MEMORY_reg_1728_1791_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1728_1791_12_14_n_0),
        .DOB(RX_MEMORY_reg_1728_1791_12_14_n_1),
        .DOC(RX_MEMORY_reg_1728_1791_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_1728_1791_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1728_1791_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD228 RX_MEMORY_reg_1728_1791_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_1728_1791_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_1728_1791_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1728_1791_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD101 RX_MEMORY_reg_1728_1791_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1728_1791_3_5_n_0),
        .DOB(RX_MEMORY_reg_1728_1791_3_5_n_1),
        .DOC(RX_MEMORY_reg_1728_1791_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_1728_1791_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1728_1791_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD133 RX_MEMORY_reg_1728_1791_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1728_1791_6_8_n_0),
        .DOB(RX_MEMORY_reg_1728_1791_6_8_n_1),
        .DOC(RX_MEMORY_reg_1728_1791_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_1728_1791_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1728_1791_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD165 RX_MEMORY_reg_1728_1791_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1728_1791_9_11_n_0),
        .DOB(RX_MEMORY_reg_1728_1791_9_11_n_1),
        .DOC(RX_MEMORY_reg_1728_1791_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_1728_1791_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1728_1791_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD70 RX_MEMORY_reg_1792_1855_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,RX_READ_ADDRESS[3],\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,RX_READ_ADDRESS[3],\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,RX_READ_ADDRESS[3],\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1792_1855_0_2_n_0),
        .DOB(RX_MEMORY_reg_1792_1855_0_2_n_1),
        .DOC(RX_MEMORY_reg_1792_1855_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_1792_1855_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1792_1855_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    RX_MEMORY_reg_1792_1855_0_2_i_1
       (.I0(RX_WRITE_ADDRESS_reg__0[6]),
        .I1(RX_WRITE_ADDRESS_reg__0[7]),
        .I2(RX_WRITE_ADDRESS_reg__0[9]),
        .I3(RX_WRITE_ADDRESS_reg__0[8]),
        .I4(RX_WRITE_ENABLE),
        .I5(RX_WRITE_ADDRESS_reg__0[10]),
        .O(RX_MEMORY_reg_1792_1855_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD198 RX_MEMORY_reg_1792_1855_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1792_1855_12_14_n_0),
        .DOB(RX_MEMORY_reg_1792_1855_12_14_n_1),
        .DOC(RX_MEMORY_reg_1792_1855_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_1792_1855_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1792_1855_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD229 RX_MEMORY_reg_1792_1855_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_1792_1855_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_1792_1855_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1792_1855_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD102 RX_MEMORY_reg_1792_1855_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1792_1855_3_5_n_0),
        .DOB(RX_MEMORY_reg_1792_1855_3_5_n_1),
        .DOC(RX_MEMORY_reg_1792_1855_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_1792_1855_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1792_1855_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD134 RX_MEMORY_reg_1792_1855_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1792_1855_6_8_n_0),
        .DOB(RX_MEMORY_reg_1792_1855_6_8_n_1),
        .DOC(RX_MEMORY_reg_1792_1855_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_1792_1855_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1792_1855_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD166 RX_MEMORY_reg_1792_1855_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1792_1855_9_11_n_0),
        .DOB(RX_MEMORY_reg_1792_1855_9_11_n_1),
        .DOC(RX_MEMORY_reg_1792_1855_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_1792_1855_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1792_1855_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD71 RX_MEMORY_reg_1856_1919_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,RX_READ_ADDRESS[3],\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,RX_READ_ADDRESS[3],\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,RX_READ_ADDRESS[3],\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1856_1919_0_2_n_0),
        .DOB(RX_MEMORY_reg_1856_1919_0_2_n_1),
        .DOC(RX_MEMORY_reg_1856_1919_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_1856_1919_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1856_1919_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    RX_MEMORY_reg_1856_1919_0_2_i_1
       (.I0(RX_WRITE_ENABLE),
        .I1(RX_WRITE_ADDRESS_reg__0[7]),
        .I2(RX_WRITE_ADDRESS_reg__0[8]),
        .I3(RX_WRITE_ADDRESS_reg__0[6]),
        .I4(RX_WRITE_ADDRESS_reg__0[10]),
        .I5(RX_WRITE_ADDRESS_reg__0[9]),
        .O(RX_MEMORY_reg_1856_1919_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD199 RX_MEMORY_reg_1856_1919_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1856_1919_12_14_n_0),
        .DOB(RX_MEMORY_reg_1856_1919_12_14_n_1),
        .DOC(RX_MEMORY_reg_1856_1919_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_1856_1919_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1856_1919_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD230 RX_MEMORY_reg_1856_1919_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_1856_1919_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_1856_1919_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1856_1919_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD103 RX_MEMORY_reg_1856_1919_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1856_1919_3_5_n_0),
        .DOB(RX_MEMORY_reg_1856_1919_3_5_n_1),
        .DOC(RX_MEMORY_reg_1856_1919_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_1856_1919_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1856_1919_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD135 RX_MEMORY_reg_1856_1919_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1856_1919_6_8_n_0),
        .DOB(RX_MEMORY_reg_1856_1919_6_8_n_1),
        .DOC(RX_MEMORY_reg_1856_1919_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_1856_1919_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1856_1919_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD167 RX_MEMORY_reg_1856_1919_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1856_1919_9_11_n_0),
        .DOB(RX_MEMORY_reg_1856_1919_9_11_n_1),
        .DOC(RX_MEMORY_reg_1856_1919_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_1856_1919_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1856_1919_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD72 RX_MEMORY_reg_1920_1983_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,RX_READ_ADDRESS[3],\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,RX_READ_ADDRESS[3],\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,RX_READ_ADDRESS[3],\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1920_1983_0_2_n_0),
        .DOB(RX_MEMORY_reg_1920_1983_0_2_n_1),
        .DOC(RX_MEMORY_reg_1920_1983_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_1920_1983_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1920_1983_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    RX_MEMORY_reg_1920_1983_0_2_i_1
       (.I0(RX_WRITE_ENABLE),
        .I1(RX_WRITE_ADDRESS_reg__0[6]),
        .I2(RX_WRITE_ADDRESS_reg__0[8]),
        .I3(RX_WRITE_ADDRESS_reg__0[7]),
        .I4(RX_WRITE_ADDRESS_reg__0[10]),
        .I5(RX_WRITE_ADDRESS_reg__0[9]),
        .O(RX_MEMORY_reg_1920_1983_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD200 RX_MEMORY_reg_1920_1983_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1920_1983_12_14_n_0),
        .DOB(RX_MEMORY_reg_1920_1983_12_14_n_1),
        .DOC(RX_MEMORY_reg_1920_1983_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_1920_1983_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1920_1983_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD231 RX_MEMORY_reg_1920_1983_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_1920_1983_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_1920_1983_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1920_1983_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD104 RX_MEMORY_reg_1920_1983_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1920_1983_3_5_n_0),
        .DOB(RX_MEMORY_reg_1920_1983_3_5_n_1),
        .DOC(RX_MEMORY_reg_1920_1983_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_1920_1983_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1920_1983_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD136 RX_MEMORY_reg_1920_1983_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1920_1983_6_8_n_0),
        .DOB(RX_MEMORY_reg_1920_1983_6_8_n_1),
        .DOC(RX_MEMORY_reg_1920_1983_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_1920_1983_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1920_1983_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD168 RX_MEMORY_reg_1920_1983_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1920_1983_9_11_n_0),
        .DOB(RX_MEMORY_reg_1920_1983_9_11_n_1),
        .DOC(RX_MEMORY_reg_1920_1983_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_1920_1983_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1920_1983_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD45 RX_MEMORY_reg_192_255_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_192_255_0_2_n_0),
        .DOB(RX_MEMORY_reg_192_255_0_2_n_1),
        .DOC(RX_MEMORY_reg_192_255_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_192_255_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    RX_MEMORY_reg_192_255_0_2_i_1
       (.I0(RX_WRITE_ADDRESS_reg__0[9]),
        .I1(RX_WRITE_ADDRESS_reg__0[10]),
        .I2(RX_WRITE_ADDRESS_reg__0[7]),
        .I3(RX_WRITE_ADDRESS_reg__0[6]),
        .I4(RX_WRITE_ADDRESS_reg__0[8]),
        .I5(RX_WRITE_ENABLE),
        .O(RX_MEMORY_reg_192_255_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD173 RX_MEMORY_reg_192_255_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_192_255_12_14_n_0),
        .DOB(RX_MEMORY_reg_192_255_12_14_n_1),
        .DOC(RX_MEMORY_reg_192_255_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_192_255_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_192_255_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD204 RX_MEMORY_reg_192_255_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_192_255_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_192_255_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_192_255_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD77 RX_MEMORY_reg_192_255_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_192_255_3_5_n_0),
        .DOB(RX_MEMORY_reg_192_255_3_5_n_1),
        .DOC(RX_MEMORY_reg_192_255_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_192_255_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD109 RX_MEMORY_reg_192_255_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_192_255_6_8_n_0),
        .DOB(RX_MEMORY_reg_192_255_6_8_n_1),
        .DOC(RX_MEMORY_reg_192_255_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_192_255_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD141 RX_MEMORY_reg_192_255_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_192_255_9_11_n_0),
        .DOB(RX_MEMORY_reg_192_255_9_11_n_1),
        .DOC(RX_MEMORY_reg_192_255_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_192_255_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_192_255_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD73 RX_MEMORY_reg_1984_2047_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,RX_READ_ADDRESS[3],\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,RX_READ_ADDRESS[3],\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,RX_READ_ADDRESS[3],\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1984_2047_0_2_n_0),
        .DOB(RX_MEMORY_reg_1984_2047_0_2_n_1),
        .DOC(RX_MEMORY_reg_1984_2047_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_1984_2047_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1984_2047_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    RX_MEMORY_reg_1984_2047_0_2_i_1
       (.I0(RX_WRITE_ADDRESS_reg__0[10]),
        .I1(RX_WRITE_ENABLE),
        .I2(RX_WRITE_ADDRESS_reg__0[7]),
        .I3(RX_WRITE_ADDRESS_reg__0[6]),
        .I4(RX_WRITE_ADDRESS_reg__0[9]),
        .I5(RX_WRITE_ADDRESS_reg__0[8]),
        .O(RX_MEMORY_reg_1984_2047_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD201 RX_MEMORY_reg_1984_2047_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1984_2047_12_14_n_0),
        .DOB(RX_MEMORY_reg_1984_2047_12_14_n_1),
        .DOC(RX_MEMORY_reg_1984_2047_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_1984_2047_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1984_2047_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD232 RX_MEMORY_reg_1984_2047_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_1984_2047_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_1984_2047_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1984_2047_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD105 RX_MEMORY_reg_1984_2047_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1984_2047_3_5_n_0),
        .DOB(RX_MEMORY_reg_1984_2047_3_5_n_1),
        .DOC(RX_MEMORY_reg_1984_2047_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_1984_2047_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1984_2047_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD137 RX_MEMORY_reg_1984_2047_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1984_2047_6_8_n_0),
        .DOB(RX_MEMORY_reg_1984_2047_6_8_n_1),
        .DOC(RX_MEMORY_reg_1984_2047_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_1984_2047_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1984_2047_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD169 RX_MEMORY_reg_1984_2047_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1984_2047_9_11_n_0),
        .DOB(RX_MEMORY_reg_1984_2047_9_11_n_1),
        .DOC(RX_MEMORY_reg_1984_2047_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_1984_2047_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1984_2047_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD46 RX_MEMORY_reg_256_319_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_256_319_0_2_n_0),
        .DOB(RX_MEMORY_reg_256_319_0_2_n_1),
        .DOC(RX_MEMORY_reg_256_319_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_256_319_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    RX_MEMORY_reg_256_319_0_2_i_1
       (.I0(RX_WRITE_ADDRESS_reg__0[8]),
        .I1(RX_WRITE_ENABLE),
        .I2(RX_WRITE_ADDRESS_reg__0[7]),
        .I3(RX_WRITE_ADDRESS_reg__0[6]),
        .I4(RX_WRITE_ADDRESS_reg__0[10]),
        .I5(RX_WRITE_ADDRESS_reg__0[9]),
        .O(RX_MEMORY_reg_256_319_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD174 RX_MEMORY_reg_256_319_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_256_319_12_14_n_0),
        .DOB(RX_MEMORY_reg_256_319_12_14_n_1),
        .DOC(RX_MEMORY_reg_256_319_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_256_319_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_256_319_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD205 RX_MEMORY_reg_256_319_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_256_319_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_256_319_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_256_319_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD78 RX_MEMORY_reg_256_319_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_256_319_3_5_n_0),
        .DOB(RX_MEMORY_reg_256_319_3_5_n_1),
        .DOC(RX_MEMORY_reg_256_319_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_256_319_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD110 RX_MEMORY_reg_256_319_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_256_319_6_8_n_0),
        .DOB(RX_MEMORY_reg_256_319_6_8_n_1),
        .DOC(RX_MEMORY_reg_256_319_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_256_319_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_256_319_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD142 RX_MEMORY_reg_256_319_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_256_319_9_11_n_0),
        .DOB(RX_MEMORY_reg_256_319_9_11_n_1),
        .DOC(RX_MEMORY_reg_256_319_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_256_319_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_256_319_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD47 RX_MEMORY_reg_320_383_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_320_383_0_2_n_0),
        .DOB(RX_MEMORY_reg_320_383_0_2_n_1),
        .DOC(RX_MEMORY_reg_320_383_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_320_383_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    RX_MEMORY_reg_320_383_0_2_i_1
       (.I0(RX_WRITE_ADDRESS_reg__0[9]),
        .I1(RX_WRITE_ADDRESS_reg__0[10]),
        .I2(RX_WRITE_ADDRESS_reg__0[8]),
        .I3(RX_WRITE_ADDRESS_reg__0[6]),
        .I4(RX_WRITE_ADDRESS_reg__0[7]),
        .I5(RX_WRITE_ENABLE),
        .O(RX_MEMORY_reg_320_383_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD175 RX_MEMORY_reg_320_383_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_320_383_12_14_n_0),
        .DOB(RX_MEMORY_reg_320_383_12_14_n_1),
        .DOC(RX_MEMORY_reg_320_383_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_320_383_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_320_383_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD206 RX_MEMORY_reg_320_383_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_320_383_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_320_383_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_320_383_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD79 RX_MEMORY_reg_320_383_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_320_383_3_5_n_0),
        .DOB(RX_MEMORY_reg_320_383_3_5_n_1),
        .DOC(RX_MEMORY_reg_320_383_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_320_383_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD111 RX_MEMORY_reg_320_383_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_320_383_6_8_n_0),
        .DOB(RX_MEMORY_reg_320_383_6_8_n_1),
        .DOC(RX_MEMORY_reg_320_383_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_320_383_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_320_383_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD143 RX_MEMORY_reg_320_383_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_320_383_9_11_n_0),
        .DOB(RX_MEMORY_reg_320_383_9_11_n_1),
        .DOC(RX_MEMORY_reg_320_383_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_320_383_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_320_383_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD48 RX_MEMORY_reg_384_447_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_384_447_0_2_n_0),
        .DOB(RX_MEMORY_reg_384_447_0_2_n_1),
        .DOC(RX_MEMORY_reg_384_447_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_384_447_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    RX_MEMORY_reg_384_447_0_2_i_1
       (.I0(RX_WRITE_ADDRESS_reg__0[9]),
        .I1(RX_WRITE_ADDRESS_reg__0[10]),
        .I2(RX_WRITE_ADDRESS_reg__0[8]),
        .I3(RX_WRITE_ADDRESS_reg__0[7]),
        .I4(RX_WRITE_ADDRESS_reg__0[6]),
        .I5(RX_WRITE_ENABLE),
        .O(RX_MEMORY_reg_384_447_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD176 RX_MEMORY_reg_384_447_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_384_447_12_14_n_0),
        .DOB(RX_MEMORY_reg_384_447_12_14_n_1),
        .DOC(RX_MEMORY_reg_384_447_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_384_447_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_384_447_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD207 RX_MEMORY_reg_384_447_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_384_447_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_384_447_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_384_447_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD80 RX_MEMORY_reg_384_447_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_384_447_3_5_n_0),
        .DOB(RX_MEMORY_reg_384_447_3_5_n_1),
        .DOC(RX_MEMORY_reg_384_447_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_384_447_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD112 RX_MEMORY_reg_384_447_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_384_447_6_8_n_0),
        .DOB(RX_MEMORY_reg_384_447_6_8_n_1),
        .DOC(RX_MEMORY_reg_384_447_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_384_447_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_384_447_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD144 RX_MEMORY_reg_384_447_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_384_447_9_11_n_0),
        .DOB(RX_MEMORY_reg_384_447_9_11_n_1),
        .DOC(RX_MEMORY_reg_384_447_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_384_447_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_384_447_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD49 RX_MEMORY_reg_448_511_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_448_511_0_2_n_0),
        .DOB(RX_MEMORY_reg_448_511_0_2_n_1),
        .DOC(RX_MEMORY_reg_448_511_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_448_511_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    RX_MEMORY_reg_448_511_0_2_i_1
       (.I0(RX_WRITE_ADDRESS_reg__0[9]),
        .I1(RX_WRITE_ADDRESS_reg__0[10]),
        .I2(RX_WRITE_ADDRESS_reg__0[7]),
        .I3(RX_WRITE_ADDRESS_reg__0[6]),
        .I4(RX_WRITE_ENABLE),
        .I5(RX_WRITE_ADDRESS_reg__0[8]),
        .O(RX_MEMORY_reg_448_511_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD177 RX_MEMORY_reg_448_511_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_448_511_12_14_n_0),
        .DOB(RX_MEMORY_reg_448_511_12_14_n_1),
        .DOC(RX_MEMORY_reg_448_511_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_448_511_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_448_511_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD208 RX_MEMORY_reg_448_511_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_448_511_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_448_511_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_448_511_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD81 RX_MEMORY_reg_448_511_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_448_511_3_5_n_0),
        .DOB(RX_MEMORY_reg_448_511_3_5_n_1),
        .DOC(RX_MEMORY_reg_448_511_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_448_511_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD113 RX_MEMORY_reg_448_511_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_448_511_6_8_n_0),
        .DOB(RX_MEMORY_reg_448_511_6_8_n_1),
        .DOC(RX_MEMORY_reg_448_511_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_448_511_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_448_511_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD145 RX_MEMORY_reg_448_511_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_448_511_9_11_n_0),
        .DOB(RX_MEMORY_reg_448_511_9_11_n_1),
        .DOC(RX_MEMORY_reg_448_511_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_448_511_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_448_511_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD50 RX_MEMORY_reg_512_575_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_512_575_0_2_n_0),
        .DOB(RX_MEMORY_reg_512_575_0_2_n_1),
        .DOC(RX_MEMORY_reg_512_575_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_512_575_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    RX_MEMORY_reg_512_575_0_2_i_1
       (.I0(RX_WRITE_ADDRESS_reg__0[9]),
        .I1(RX_WRITE_ENABLE),
        .I2(RX_WRITE_ADDRESS_reg__0[7]),
        .I3(RX_WRITE_ADDRESS_reg__0[6]),
        .I4(RX_WRITE_ADDRESS_reg__0[10]),
        .I5(RX_WRITE_ADDRESS_reg__0[8]),
        .O(RX_MEMORY_reg_512_575_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD178 RX_MEMORY_reg_512_575_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_512_575_12_14_n_0),
        .DOB(RX_MEMORY_reg_512_575_12_14_n_1),
        .DOC(RX_MEMORY_reg_512_575_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_512_575_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_512_575_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD209 RX_MEMORY_reg_512_575_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_512_575_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_512_575_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_512_575_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD82 RX_MEMORY_reg_512_575_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_512_575_3_5_n_0),
        .DOB(RX_MEMORY_reg_512_575_3_5_n_1),
        .DOC(RX_MEMORY_reg_512_575_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_512_575_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD114 RX_MEMORY_reg_512_575_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_512_575_6_8_n_0),
        .DOB(RX_MEMORY_reg_512_575_6_8_n_1),
        .DOC(RX_MEMORY_reg_512_575_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_512_575_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_512_575_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD146 RX_MEMORY_reg_512_575_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_512_575_9_11_n_0),
        .DOB(RX_MEMORY_reg_512_575_9_11_n_1),
        .DOC(RX_MEMORY_reg_512_575_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_512_575_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_512_575_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD51 RX_MEMORY_reg_576_639_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_576_639_0_2_n_0),
        .DOB(RX_MEMORY_reg_576_639_0_2_n_1),
        .DOC(RX_MEMORY_reg_576_639_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_576_639_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    RX_MEMORY_reg_576_639_0_2_i_1
       (.I0(RX_WRITE_ADDRESS_reg__0[8]),
        .I1(RX_WRITE_ADDRESS_reg__0[10]),
        .I2(RX_WRITE_ADDRESS_reg__0[9]),
        .I3(RX_WRITE_ADDRESS_reg__0[6]),
        .I4(RX_WRITE_ADDRESS_reg__0[7]),
        .I5(RX_WRITE_ENABLE),
        .O(RX_MEMORY_reg_576_639_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD179 RX_MEMORY_reg_576_639_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_576_639_12_14_n_0),
        .DOB(RX_MEMORY_reg_576_639_12_14_n_1),
        .DOC(RX_MEMORY_reg_576_639_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_576_639_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_576_639_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD210 RX_MEMORY_reg_576_639_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_576_639_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_576_639_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_576_639_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD83 RX_MEMORY_reg_576_639_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_576_639_3_5_n_0),
        .DOB(RX_MEMORY_reg_576_639_3_5_n_1),
        .DOC(RX_MEMORY_reg_576_639_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_576_639_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD115 RX_MEMORY_reg_576_639_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_576_639_6_8_n_0),
        .DOB(RX_MEMORY_reg_576_639_6_8_n_1),
        .DOC(RX_MEMORY_reg_576_639_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_576_639_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_576_639_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD147 RX_MEMORY_reg_576_639_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_576_639_9_11_n_0),
        .DOB(RX_MEMORY_reg_576_639_9_11_n_1),
        .DOC(RX_MEMORY_reg_576_639_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_576_639_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_576_639_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD52 RX_MEMORY_reg_640_703_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_640_703_0_2_n_0),
        .DOB(RX_MEMORY_reg_640_703_0_2_n_1),
        .DOC(RX_MEMORY_reg_640_703_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_640_703_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    RX_MEMORY_reg_640_703_0_2_i_1
       (.I0(RX_WRITE_ADDRESS_reg__0[8]),
        .I1(RX_WRITE_ADDRESS_reg__0[10]),
        .I2(RX_WRITE_ADDRESS_reg__0[9]),
        .I3(RX_WRITE_ADDRESS_reg__0[7]),
        .I4(RX_WRITE_ADDRESS_reg__0[6]),
        .I5(RX_WRITE_ENABLE),
        .O(RX_MEMORY_reg_640_703_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD180 RX_MEMORY_reg_640_703_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_640_703_12_14_n_0),
        .DOB(RX_MEMORY_reg_640_703_12_14_n_1),
        .DOC(RX_MEMORY_reg_640_703_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_640_703_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_640_703_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD211 RX_MEMORY_reg_640_703_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_640_703_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_640_703_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_640_703_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD84 RX_MEMORY_reg_640_703_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_640_703_3_5_n_0),
        .DOB(RX_MEMORY_reg_640_703_3_5_n_1),
        .DOC(RX_MEMORY_reg_640_703_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_640_703_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD116 RX_MEMORY_reg_640_703_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_640_703_6_8_n_0),
        .DOB(RX_MEMORY_reg_640_703_6_8_n_1),
        .DOC(RX_MEMORY_reg_640_703_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_640_703_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_640_703_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD148 RX_MEMORY_reg_640_703_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_640_703_9_11_n_0),
        .DOB(RX_MEMORY_reg_640_703_9_11_n_1),
        .DOC(RX_MEMORY_reg_640_703_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_640_703_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_640_703_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD43 RX_MEMORY_reg_64_127_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_64_127_0_2_n_0),
        .DOB(RX_MEMORY_reg_64_127_0_2_n_1),
        .DOC(RX_MEMORY_reg_64_127_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_64_127_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    RX_MEMORY_reg_64_127_0_2_i_1
       (.I0(RX_WRITE_ADDRESS_reg__0[6]),
        .I1(RX_WRITE_ENABLE),
        .I2(RX_WRITE_ADDRESS_reg__0[8]),
        .I3(RX_WRITE_ADDRESS_reg__0[7]),
        .I4(RX_WRITE_ADDRESS_reg__0[10]),
        .I5(RX_WRITE_ADDRESS_reg__0[9]),
        .O(RX_MEMORY_reg_64_127_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD171 RX_MEMORY_reg_64_127_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_64_127_12_14_n_0),
        .DOB(RX_MEMORY_reg_64_127_12_14_n_1),
        .DOC(RX_MEMORY_reg_64_127_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_64_127_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_64_127_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD202 RX_MEMORY_reg_64_127_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_64_127_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_64_127_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_64_127_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD75 RX_MEMORY_reg_64_127_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_64_127_3_5_n_0),
        .DOB(RX_MEMORY_reg_64_127_3_5_n_1),
        .DOC(RX_MEMORY_reg_64_127_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_64_127_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD107 RX_MEMORY_reg_64_127_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_64_127_6_8_n_0),
        .DOB(RX_MEMORY_reg_64_127_6_8_n_1),
        .DOC(RX_MEMORY_reg_64_127_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_64_127_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD139 RX_MEMORY_reg_64_127_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_64_127_9_11_n_0),
        .DOB(RX_MEMORY_reg_64_127_9_11_n_1),
        .DOC(RX_MEMORY_reg_64_127_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_64_127_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_64_127_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD53 RX_MEMORY_reg_704_767_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_704_767_0_2_n_0),
        .DOB(RX_MEMORY_reg_704_767_0_2_n_1),
        .DOC(RX_MEMORY_reg_704_767_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_704_767_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    RX_MEMORY_reg_704_767_0_2_i_1
       (.I0(RX_WRITE_ADDRESS_reg__0[8]),
        .I1(RX_WRITE_ADDRESS_reg__0[10]),
        .I2(RX_WRITE_ADDRESS_reg__0[7]),
        .I3(RX_WRITE_ADDRESS_reg__0[6]),
        .I4(RX_WRITE_ENABLE),
        .I5(RX_WRITE_ADDRESS_reg__0[9]),
        .O(RX_MEMORY_reg_704_767_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD181 RX_MEMORY_reg_704_767_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_704_767_12_14_n_0),
        .DOB(RX_MEMORY_reg_704_767_12_14_n_1),
        .DOC(RX_MEMORY_reg_704_767_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_704_767_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_704_767_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD212 RX_MEMORY_reg_704_767_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_704_767_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_704_767_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_704_767_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD85 RX_MEMORY_reg_704_767_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_704_767_3_5_n_0),
        .DOB(RX_MEMORY_reg_704_767_3_5_n_1),
        .DOC(RX_MEMORY_reg_704_767_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_704_767_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD117 RX_MEMORY_reg_704_767_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_704_767_6_8_n_0),
        .DOB(RX_MEMORY_reg_704_767_6_8_n_1),
        .DOC(RX_MEMORY_reg_704_767_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_704_767_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_704_767_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD149 RX_MEMORY_reg_704_767_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_704_767_9_11_n_0),
        .DOB(RX_MEMORY_reg_704_767_9_11_n_1),
        .DOC(RX_MEMORY_reg_704_767_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_704_767_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_704_767_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD54 RX_MEMORY_reg_768_831_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_768_831_0_2_n_0),
        .DOB(RX_MEMORY_reg_768_831_0_2_n_1),
        .DOC(RX_MEMORY_reg_768_831_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_768_831_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    RX_MEMORY_reg_768_831_0_2_i_1
       (.I0(RX_WRITE_ADDRESS_reg__0[7]),
        .I1(RX_WRITE_ADDRESS_reg__0[10]),
        .I2(RX_WRITE_ADDRESS_reg__0[9]),
        .I3(RX_WRITE_ADDRESS_reg__0[8]),
        .I4(RX_WRITE_ADDRESS_reg__0[6]),
        .I5(RX_WRITE_ENABLE),
        .O(RX_MEMORY_reg_768_831_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD182 RX_MEMORY_reg_768_831_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_768_831_12_14_n_0),
        .DOB(RX_MEMORY_reg_768_831_12_14_n_1),
        .DOC(RX_MEMORY_reg_768_831_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_768_831_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_768_831_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD213 RX_MEMORY_reg_768_831_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_768_831_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_768_831_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_768_831_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD86 RX_MEMORY_reg_768_831_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_768_831_3_5_n_0),
        .DOB(RX_MEMORY_reg_768_831_3_5_n_1),
        .DOC(RX_MEMORY_reg_768_831_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_768_831_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD118 RX_MEMORY_reg_768_831_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_768_831_6_8_n_0),
        .DOB(RX_MEMORY_reg_768_831_6_8_n_1),
        .DOC(RX_MEMORY_reg_768_831_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_768_831_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_768_831_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD150 RX_MEMORY_reg_768_831_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_768_831_9_11_n_0),
        .DOB(RX_MEMORY_reg_768_831_9_11_n_1),
        .DOC(RX_MEMORY_reg_768_831_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_768_831_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_768_831_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD55 RX_MEMORY_reg_832_895_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_832_895_0_2_n_0),
        .DOB(RX_MEMORY_reg_832_895_0_2_n_1),
        .DOC(RX_MEMORY_reg_832_895_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_832_895_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_832_895_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    RX_MEMORY_reg_832_895_0_2_i_1
       (.I0(RX_WRITE_ADDRESS_reg__0[7]),
        .I1(RX_WRITE_ADDRESS_reg__0[10]),
        .I2(RX_WRITE_ADDRESS_reg__0[8]),
        .I3(RX_WRITE_ADDRESS_reg__0[6]),
        .I4(RX_WRITE_ENABLE),
        .I5(RX_WRITE_ADDRESS_reg__0[9]),
        .O(RX_MEMORY_reg_832_895_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD183 RX_MEMORY_reg_832_895_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_832_895_12_14_n_0),
        .DOB(RX_MEMORY_reg_832_895_12_14_n_1),
        .DOC(RX_MEMORY_reg_832_895_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_832_895_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_832_895_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD214 RX_MEMORY_reg_832_895_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_832_895_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_832_895_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_832_895_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD87 RX_MEMORY_reg_832_895_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_832_895_3_5_n_0),
        .DOB(RX_MEMORY_reg_832_895_3_5_n_1),
        .DOC(RX_MEMORY_reg_832_895_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_832_895_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_832_895_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD119 RX_MEMORY_reg_832_895_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_832_895_6_8_n_0),
        .DOB(RX_MEMORY_reg_832_895_6_8_n_1),
        .DOC(RX_MEMORY_reg_832_895_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_832_895_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_832_895_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD151 RX_MEMORY_reg_832_895_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_832_895_9_11_n_0),
        .DOB(RX_MEMORY_reg_832_895_9_11_n_1),
        .DOC(RX_MEMORY_reg_832_895_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_832_895_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_832_895_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD56 RX_MEMORY_reg_896_959_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_896_959_0_2_n_0),
        .DOB(RX_MEMORY_reg_896_959_0_2_n_1),
        .DOC(RX_MEMORY_reg_896_959_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_896_959_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_896_959_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    RX_MEMORY_reg_896_959_0_2_i_1
       (.I0(RX_WRITE_ADDRESS_reg__0[6]),
        .I1(RX_WRITE_ADDRESS_reg__0[10]),
        .I2(RX_WRITE_ADDRESS_reg__0[8]),
        .I3(RX_WRITE_ADDRESS_reg__0[7]),
        .I4(RX_WRITE_ENABLE),
        .I5(RX_WRITE_ADDRESS_reg__0[9]),
        .O(RX_MEMORY_reg_896_959_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD184 RX_MEMORY_reg_896_959_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_896_959_12_14_n_0),
        .DOB(RX_MEMORY_reg_896_959_12_14_n_1),
        .DOC(RX_MEMORY_reg_896_959_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_896_959_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_896_959_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD215 RX_MEMORY_reg_896_959_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_896_959_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_896_959_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_896_959_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD88 RX_MEMORY_reg_896_959_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_896_959_3_5_n_0),
        .DOB(RX_MEMORY_reg_896_959_3_5_n_1),
        .DOC(RX_MEMORY_reg_896_959_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_896_959_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_896_959_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD120 RX_MEMORY_reg_896_959_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_896_959_6_8_n_0),
        .DOB(RX_MEMORY_reg_896_959_6_8_n_1),
        .DOC(RX_MEMORY_reg_896_959_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_896_959_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_896_959_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD152 RX_MEMORY_reg_896_959_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_896_959_9_11_n_0),
        .DOB(RX_MEMORY_reg_896_959_9_11_n_1),
        .DOC(RX_MEMORY_reg_896_959_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_896_959_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_896_959_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD57 RX_MEMORY_reg_960_1023_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_960_1023_0_2_n_0),
        .DOB(RX_MEMORY_reg_960_1023_0_2_n_1),
        .DOC(RX_MEMORY_reg_960_1023_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_960_1023_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_960_1023_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    RX_MEMORY_reg_960_1023_0_2_i_1
       (.I0(RX_WRITE_ENABLE),
        .I1(RX_WRITE_ADDRESS_reg__0[10]),
        .I2(RX_WRITE_ADDRESS_reg__0[7]),
        .I3(RX_WRITE_ADDRESS_reg__0[6]),
        .I4(RX_WRITE_ADDRESS_reg__0[9]),
        .I5(RX_WRITE_ADDRESS_reg__0[8]),
        .O(RX_MEMORY_reg_960_1023_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD185 RX_MEMORY_reg_960_1023_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_960_1023_12_14_n_0),
        .DOB(RX_MEMORY_reg_960_1023_12_14_n_1),
        .DOC(RX_MEMORY_reg_960_1023_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_960_1023_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_960_1023_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD216 RX_MEMORY_reg_960_1023_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_960_1023_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_960_1023_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_960_1023_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD89 RX_MEMORY_reg_960_1023_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_960_1023_3_5_n_0),
        .DOB(RX_MEMORY_reg_960_1023_3_5_n_1),
        .DOC(RX_MEMORY_reg_960_1023_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_960_1023_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_960_1023_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD121 RX_MEMORY_reg_960_1023_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_960_1023_6_8_n_0),
        .DOB(RX_MEMORY_reg_960_1023_6_8_n_1),
        .DOC(RX_MEMORY_reg_960_1023_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_960_1023_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_960_1023_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD153 RX_MEMORY_reg_960_1023_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_960_1023_9_11_n_0),
        .DOB(RX_MEMORY_reg_960_1023_9_11_n_1),
        .DOC(RX_MEMORY_reg_960_1023_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_960_1023_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_960_1023_0_2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \RX_PACKET_LENGTH[0]_i_1 
       (.I0(RX_PACKET_LENGTH[0]),
        .O(\RX_PACKET_LENGTH[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \RX_PACKET_LENGTH[10]_i_1 
       (.I0(\RX_PHY_STATE_reg_n_0_[0] ),
        .I1(RXD_D[1]),
        .I2(RXD_D[0]),
        .I3(\RX_PHY_STATE_reg_n_0_[2] ),
        .I4(\RX_PHY_STATE_reg_n_0_[3] ),
        .I5(\RX_PHY_STATE_reg_n_0_[1] ),
        .O(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5554545400000000)) 
    \RX_PACKET_LENGTH[10]_i_2 
       (.I0(\RX_PHY_STATE_reg_n_0_[1] ),
        .I1(\RX_PHY_STATE_reg_n_0_[3] ),
        .I2(\RX_PHY_STATE_reg_n_0_[2] ),
        .I3(RXD_D[0]),
        .I4(RXD_D[1]),
        .I5(\RX_PHY_STATE_reg_n_0_[0] ),
        .O(\RX_PACKET_LENGTH[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \RX_PACKET_LENGTH[10]_i_3 
       (.I0(RX_PACKET_LENGTH[8]),
        .I1(RX_PACKET_LENGTH[6]),
        .I2(\RX_PACKET_LENGTH[10]_i_4_n_0 ),
        .I3(RX_PACKET_LENGTH[7]),
        .I4(RX_PACKET_LENGTH[9]),
        .I5(RX_PACKET_LENGTH[10]),
        .O(\RX_PACKET_LENGTH[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \RX_PACKET_LENGTH[10]_i_4 
       (.I0(RX_PACKET_LENGTH[5]),
        .I1(RX_PACKET_LENGTH[3]),
        .I2(RX_PACKET_LENGTH[0]),
        .I3(RX_PACKET_LENGTH[1]),
        .I4(RX_PACKET_LENGTH[2]),
        .I5(RX_PACKET_LENGTH[4]),
        .O(\RX_PACKET_LENGTH[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \RX_PACKET_LENGTH[1]_i_1 
       (.I0(RX_PACKET_LENGTH[0]),
        .I1(RX_PACKET_LENGTH[1]),
        .O(\RX_PACKET_LENGTH[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \RX_PACKET_LENGTH[2]_i_1 
       (.I0(RX_PACKET_LENGTH[1]),
        .I1(RX_PACKET_LENGTH[0]),
        .I2(RX_PACKET_LENGTH[2]),
        .O(\RX_PACKET_LENGTH[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \RX_PACKET_LENGTH[3]_i_1 
       (.I0(RX_PACKET_LENGTH[0]),
        .I1(RX_PACKET_LENGTH[1]),
        .I2(RX_PACKET_LENGTH[2]),
        .I3(RX_PACKET_LENGTH[3]),
        .O(\RX_PACKET_LENGTH[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \RX_PACKET_LENGTH[4]_i_1 
       (.I0(RX_PACKET_LENGTH[2]),
        .I1(RX_PACKET_LENGTH[1]),
        .I2(RX_PACKET_LENGTH[0]),
        .I3(RX_PACKET_LENGTH[3]),
        .I4(RX_PACKET_LENGTH[4]),
        .O(\RX_PACKET_LENGTH[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \RX_PACKET_LENGTH[5]_i_1 
       (.I0(RX_PACKET_LENGTH[3]),
        .I1(RX_PACKET_LENGTH[0]),
        .I2(RX_PACKET_LENGTH[1]),
        .I3(RX_PACKET_LENGTH[2]),
        .I4(RX_PACKET_LENGTH[4]),
        .I5(RX_PACKET_LENGTH[5]),
        .O(\RX_PACKET_LENGTH[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \RX_PACKET_LENGTH[6]_i_1 
       (.I0(RX_PACKET_LENGTH[4]),
        .I1(RX_PACKET_LENGTH[2]),
        .I2(\RX_PACKET_LENGTH[6]_i_2_n_0 ),
        .I3(RX_PACKET_LENGTH[3]),
        .I4(RX_PACKET_LENGTH[5]),
        .I5(RX_PACKET_LENGTH[6]),
        .O(\RX_PACKET_LENGTH[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \RX_PACKET_LENGTH[6]_i_2 
       (.I0(RX_PACKET_LENGTH[0]),
        .I1(RX_PACKET_LENGTH[1]),
        .O(\RX_PACKET_LENGTH[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \RX_PACKET_LENGTH[7]_i_1 
       (.I0(\RX_PACKET_LENGTH[10]_i_4_n_0 ),
        .I1(RX_PACKET_LENGTH[6]),
        .I2(RX_PACKET_LENGTH[7]),
        .O(\RX_PACKET_LENGTH[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \RX_PACKET_LENGTH[8]_i_1 
       (.I0(RX_PACKET_LENGTH[6]),
        .I1(\RX_PACKET_LENGTH[10]_i_4_n_0 ),
        .I2(RX_PACKET_LENGTH[7]),
        .I3(RX_PACKET_LENGTH[8]),
        .O(\RX_PACKET_LENGTH[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \RX_PACKET_LENGTH[9]_i_1 
       (.I0(RX_PACKET_LENGTH[7]),
        .I1(\RX_PACKET_LENGTH[10]_i_4_n_0 ),
        .I2(RX_PACKET_LENGTH[6]),
        .I3(RX_PACKET_LENGTH[8]),
        .I4(RX_PACKET_LENGTH[9]),
        .O(\RX_PACKET_LENGTH[9]_i_1_n_0 ));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD41 RX_PACKET_LENGTH_BUFFER_reg_0_31_0_5
       (.ADDRA({\RX_READ_BUFFER_reg_n_0_[4] ,\RX_READ_BUFFER_reg_n_0_[3] ,\RX_READ_BUFFER_reg_n_0_[2] ,\RX_READ_BUFFER_reg_n_0_[1] ,\RX_READ_BUFFER_reg_n_0_[0] }),
        .ADDRB({\RX_READ_BUFFER_reg_n_0_[4] ,\RX_READ_BUFFER_reg_n_0_[3] ,\RX_READ_BUFFER_reg_n_0_[2] ,\RX_READ_BUFFER_reg_n_0_[1] ,\RX_READ_BUFFER_reg_n_0_[0] }),
        .ADDRC({\RX_READ_BUFFER_reg_n_0_[4] ,\RX_READ_BUFFER_reg_n_0_[3] ,\RX_READ_BUFFER_reg_n_0_[2] ,\RX_READ_BUFFER_reg_n_0_[1] ,\RX_READ_BUFFER_reg_n_0_[0] }),
        .ADDRD({\RX_WRITE_BUFFER_reg_n_0_[4] ,\RX_WRITE_BUFFER_reg_n_0_[3] ,\RX_WRITE_BUFFER_reg_n_0_[2] ,\RX_WRITE_BUFFER_reg_n_0_[1] ,\RX_WRITE_BUFFER_reg_n_0_[0] }),
        .DIA(RX_PACKET_LENGTH[1:0]),
        .DIB(RX_PACKET_LENGTH[3:2]),
        .DIC(RX_PACKET_LENGTH[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(L[1:0]),
        .DOB(L[3:2]),
        .DOC(L[5:4]),
        .DOD(NLW_RX_PACKET_LENGTH_BUFFER_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_PACKET_LENGTH_BUFFER_reg_0_31_0_5_i_1_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    RX_PACKET_LENGTH_BUFFER_reg_0_31_0_5_i_1
       (.I0(\RX_PHY_STATE_reg_n_0_[1] ),
        .I1(\RX_PHY_STATE_reg_n_0_[0] ),
        .I2(\RX_PHY_STATE_reg_n_0_[3] ),
        .O(RX_PACKET_LENGTH_BUFFER_reg_0_31_0_5_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD42 RX_PACKET_LENGTH_BUFFER_reg_0_31_6_10
       (.ADDRA({\RX_READ_BUFFER_reg_n_0_[4] ,\RX_READ_BUFFER_reg_n_0_[3] ,\RX_READ_BUFFER_reg_n_0_[2] ,\RX_READ_BUFFER_reg_n_0_[1] ,\RX_READ_BUFFER_reg_n_0_[0] }),
        .ADDRB({\RX_READ_BUFFER_reg_n_0_[4] ,\RX_READ_BUFFER_reg_n_0_[3] ,\RX_READ_BUFFER_reg_n_0_[2] ,\RX_READ_BUFFER_reg_n_0_[1] ,\RX_READ_BUFFER_reg_n_0_[0] }),
        .ADDRC({\RX_READ_BUFFER_reg_n_0_[4] ,\RX_READ_BUFFER_reg_n_0_[3] ,\RX_READ_BUFFER_reg_n_0_[2] ,\RX_READ_BUFFER_reg_n_0_[1] ,\RX_READ_BUFFER_reg_n_0_[0] }),
        .ADDRD({\RX_WRITE_BUFFER_reg_n_0_[4] ,\RX_WRITE_BUFFER_reg_n_0_[3] ,\RX_WRITE_BUFFER_reg_n_0_[2] ,\RX_WRITE_BUFFER_reg_n_0_[1] ,\RX_WRITE_BUFFER_reg_n_0_[0] }),
        .DIA(RX_PACKET_LENGTH[7:6]),
        .DIB(RX_PACKET_LENGTH[9:8]),
        .DIC({1'b0,RX_PACKET_LENGTH[10]}),
        .DID({1'b0,1'b0}),
        .DOA(L[7:6]),
        .DOB(L[9:8]),
        .DOC({NLW_RX_PACKET_LENGTH_BUFFER_reg_0_31_6_10_DOC_UNCONNECTED[1],L[10]}),
        .DOD(NLW_RX_PACKET_LENGTH_BUFFER_reg_0_31_6_10_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_PACKET_LENGTH_BUFFER_reg_0_31_0_5_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \RX_PACKET_LENGTH_SYNC[10]_i_1 
       (.I0(\RX_PACKET_LENGTH_SYNC[10]_i_2_n_0 ),
        .I1(RX_PACKET_STATE[1]),
        .O(\RX_PACKET_LENGTH_SYNC[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX_PACKET_LENGTH_SYNC[10]_i_10 
       (.I0(\RX_BUFFER_BUSY_SYNC_reg[7]__0_n_0 ),
        .I1(\RX_BUFFER_BUSY_SYNC_reg[6]__0_n_0 ),
        .I2(\RX_READ_BUFFER_reg_n_0_[1] ),
        .I3(\RX_BUFFER_BUSY_SYNC_reg[5]__0_n_0 ),
        .I4(\RX_READ_BUFFER_reg_n_0_[0] ),
        .I5(\RX_BUFFER_BUSY_SYNC_reg[4]__0_n_0 ),
        .O(\RX_PACKET_LENGTH_SYNC[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX_PACKET_LENGTH_SYNC[10]_i_11 
       (.I0(\RX_BUFFER_BUSY_SYNC_reg[11]__0_n_0 ),
        .I1(\RX_BUFFER_BUSY_SYNC_reg[10]__0_n_0 ),
        .I2(\RX_READ_BUFFER_reg_n_0_[1] ),
        .I3(\RX_BUFFER_BUSY_SYNC_reg[9]__0_n_0 ),
        .I4(\RX_READ_BUFFER_reg_n_0_[0] ),
        .I5(\RX_BUFFER_BUSY_SYNC_reg[8]__0_n_0 ),
        .O(\RX_PACKET_LENGTH_SYNC[10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX_PACKET_LENGTH_SYNC[10]_i_12 
       (.I0(\RX_BUFFER_BUSY_SYNC_reg[15]__0_n_0 ),
        .I1(\RX_BUFFER_BUSY_SYNC_reg[14]__0_n_0 ),
        .I2(\RX_READ_BUFFER_reg_n_0_[1] ),
        .I3(\RX_BUFFER_BUSY_SYNC_reg[13]__0_n_0 ),
        .I4(\RX_READ_BUFFER_reg_n_0_[0] ),
        .I5(\RX_BUFFER_BUSY_SYNC_reg[12]__0_n_0 ),
        .O(\RX_PACKET_LENGTH_SYNC[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX_PACKET_LENGTH_SYNC[10]_i_13 
       (.I0(\RX_BUFFER_BUSY_SYNC_reg[19]__0_n_0 ),
        .I1(\RX_BUFFER_BUSY_SYNC_reg[18]__0_n_0 ),
        .I2(\RX_READ_BUFFER_reg_n_0_[1] ),
        .I3(\RX_BUFFER_BUSY_SYNC_reg[17]__0_n_0 ),
        .I4(\RX_READ_BUFFER_reg_n_0_[0] ),
        .I5(\RX_BUFFER_BUSY_SYNC_reg[16]__0_n_0 ),
        .O(\RX_PACKET_LENGTH_SYNC[10]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX_PACKET_LENGTH_SYNC[10]_i_14 
       (.I0(\RX_BUFFER_BUSY_SYNC_reg[23]__0_n_0 ),
        .I1(\RX_BUFFER_BUSY_SYNC_reg[22]__0_n_0 ),
        .I2(\RX_READ_BUFFER_reg_n_0_[1] ),
        .I3(\RX_BUFFER_BUSY_SYNC_reg[21]__0_n_0 ),
        .I4(\RX_READ_BUFFER_reg_n_0_[0] ),
        .I5(\RX_BUFFER_BUSY_SYNC_reg[20]__0_n_0 ),
        .O(\RX_PACKET_LENGTH_SYNC[10]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX_PACKET_LENGTH_SYNC[10]_i_15 
       (.I0(\RX_BUFFER_BUSY_SYNC_reg[27]__0_n_0 ),
        .I1(\RX_BUFFER_BUSY_SYNC_reg[26]__0_n_0 ),
        .I2(\RX_READ_BUFFER_reg_n_0_[1] ),
        .I3(\RX_BUFFER_BUSY_SYNC_reg[25]__0_n_0 ),
        .I4(\RX_READ_BUFFER_reg_n_0_[0] ),
        .I5(\RX_BUFFER_BUSY_SYNC_reg[24]__0_n_0 ),
        .O(\RX_PACKET_LENGTH_SYNC[10]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX_PACKET_LENGTH_SYNC[10]_i_16 
       (.I0(\RX_BUFFER_BUSY_SYNC_reg[31]__0_n_0 ),
        .I1(\RX_BUFFER_BUSY_SYNC_reg[30]__0_n_0 ),
        .I2(\RX_READ_BUFFER_reg_n_0_[1] ),
        .I3(\RX_BUFFER_BUSY_SYNC_reg[29]__0_n_0 ),
        .I4(\RX_READ_BUFFER_reg_n_0_[0] ),
        .I5(\RX_BUFFER_BUSY_SYNC_reg[28]__0_n_0 ),
        .O(\RX_PACKET_LENGTH_SYNC[10]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h00001D00)) 
    \RX_PACKET_LENGTH_SYNC[10]_i_2 
       (.I0(\RX_PACKET_LENGTH_SYNC_reg[10]_i_3_n_0 ),
        .I1(\RX_READ_BUFFER_reg_n_0_[4] ),
        .I2(\RX_PACKET_LENGTH_SYNC_reg[10]_i_4_n_0 ),
        .I3(RX_PACKET_STATE[0]),
        .I4(RX_PACKET_STATE[2]),
        .O(\RX_PACKET_LENGTH_SYNC[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX_PACKET_LENGTH_SYNC[10]_i_9 
       (.I0(\RX_BUFFER_BUSY_SYNC_reg[3]__0_n_0 ),
        .I1(\RX_BUFFER_BUSY_SYNC_reg[2]__0_n_0 ),
        .I2(\RX_READ_BUFFER_reg_n_0_[1] ),
        .I3(\RX_BUFFER_BUSY_SYNC_reg[1]__0_n_0 ),
        .I4(\RX_READ_BUFFER_reg_n_0_[0] ),
        .I5(p_1_in),
        .O(\RX_PACKET_LENGTH_SYNC[10]_i_9_n_0 ));
  FDRE \RX_PACKET_LENGTH_SYNC_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH_SYNC[10]_i_1_n_0 ),
        .D(L[0]),
        .Q(RX_PACKET_LENGTH_SYNC[0]),
        .R(1'b0));
  FDRE \RX_PACKET_LENGTH_SYNC_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH_SYNC[10]_i_1_n_0 ),
        .D(L[10]),
        .Q(RX_PACKET_LENGTH_SYNC[10]),
        .R(1'b0));
  MUXF8 \RX_PACKET_LENGTH_SYNC_reg[10]_i_3 
       (.I0(\RX_PACKET_LENGTH_SYNC_reg[10]_i_5_n_0 ),
        .I1(\RX_PACKET_LENGTH_SYNC_reg[10]_i_6_n_0 ),
        .O(\RX_PACKET_LENGTH_SYNC_reg[10]_i_3_n_0 ),
        .S(\RX_READ_BUFFER_reg_n_0_[3] ));
  MUXF8 \RX_PACKET_LENGTH_SYNC_reg[10]_i_4 
       (.I0(\RX_PACKET_LENGTH_SYNC_reg[10]_i_7_n_0 ),
        .I1(\RX_PACKET_LENGTH_SYNC_reg[10]_i_8_n_0 ),
        .O(\RX_PACKET_LENGTH_SYNC_reg[10]_i_4_n_0 ),
        .S(\RX_READ_BUFFER_reg_n_0_[3] ));
  MUXF7 \RX_PACKET_LENGTH_SYNC_reg[10]_i_5 
       (.I0(\RX_PACKET_LENGTH_SYNC[10]_i_9_n_0 ),
        .I1(\RX_PACKET_LENGTH_SYNC[10]_i_10_n_0 ),
        .O(\RX_PACKET_LENGTH_SYNC_reg[10]_i_5_n_0 ),
        .S(\RX_READ_BUFFER_reg_n_0_[2] ));
  MUXF7 \RX_PACKET_LENGTH_SYNC_reg[10]_i_6 
       (.I0(\RX_PACKET_LENGTH_SYNC[10]_i_11_n_0 ),
        .I1(\RX_PACKET_LENGTH_SYNC[10]_i_12_n_0 ),
        .O(\RX_PACKET_LENGTH_SYNC_reg[10]_i_6_n_0 ),
        .S(\RX_READ_BUFFER_reg_n_0_[2] ));
  MUXF7 \RX_PACKET_LENGTH_SYNC_reg[10]_i_7 
       (.I0(\RX_PACKET_LENGTH_SYNC[10]_i_13_n_0 ),
        .I1(\RX_PACKET_LENGTH_SYNC[10]_i_14_n_0 ),
        .O(\RX_PACKET_LENGTH_SYNC_reg[10]_i_7_n_0 ),
        .S(\RX_READ_BUFFER_reg_n_0_[2] ));
  MUXF7 \RX_PACKET_LENGTH_SYNC_reg[10]_i_8 
       (.I0(\RX_PACKET_LENGTH_SYNC[10]_i_15_n_0 ),
        .I1(\RX_PACKET_LENGTH_SYNC[10]_i_16_n_0 ),
        .O(\RX_PACKET_LENGTH_SYNC_reg[10]_i_8_n_0 ),
        .S(\RX_READ_BUFFER_reg_n_0_[2] ));
  FDRE \RX_PACKET_LENGTH_SYNC_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH_SYNC[10]_i_1_n_0 ),
        .D(L[1]),
        .Q(RX_PACKET_LENGTH_SYNC[1]),
        .R(1'b0));
  FDRE \RX_PACKET_LENGTH_SYNC_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH_SYNC[10]_i_1_n_0 ),
        .D(L[2]),
        .Q(RX_PACKET_LENGTH_SYNC[2]),
        .R(1'b0));
  FDRE \RX_PACKET_LENGTH_SYNC_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH_SYNC[10]_i_1_n_0 ),
        .D(L[3]),
        .Q(RX_PACKET_LENGTH_SYNC[3]),
        .R(1'b0));
  FDRE \RX_PACKET_LENGTH_SYNC_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH_SYNC[10]_i_1_n_0 ),
        .D(L[4]),
        .Q(RX_PACKET_LENGTH_SYNC[4]),
        .R(1'b0));
  FDRE \RX_PACKET_LENGTH_SYNC_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH_SYNC[10]_i_1_n_0 ),
        .D(L[5]),
        .Q(RX_PACKET_LENGTH_SYNC[5]),
        .R(1'b0));
  FDRE \RX_PACKET_LENGTH_SYNC_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH_SYNC[10]_i_1_n_0 ),
        .D(L[6]),
        .Q(RX_PACKET_LENGTH_SYNC[6]),
        .R(1'b0));
  FDRE \RX_PACKET_LENGTH_SYNC_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH_SYNC[10]_i_1_n_0 ),
        .D(L[7]),
        .Q(RX_PACKET_LENGTH_SYNC[7]),
        .R(1'b0));
  FDRE \RX_PACKET_LENGTH_SYNC_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH_SYNC[10]_i_1_n_0 ),
        .D(L[8]),
        .Q(RX_PACKET_LENGTH_SYNC[8]),
        .R(1'b0));
  FDRE \RX_PACKET_LENGTH_SYNC_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH_SYNC[10]_i_1_n_0 ),
        .D(L[9]),
        .Q(RX_PACKET_LENGTH_SYNC[9]),
        .R(1'b0));
  FDRE \RX_PACKET_LENGTH_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(\RX_PACKET_LENGTH[0]_i_1_n_0 ),
        .Q(RX_PACKET_LENGTH[0]),
        .R(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDRE \RX_PACKET_LENGTH_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(\RX_PACKET_LENGTH[10]_i_3_n_0 ),
        .Q(RX_PACKET_LENGTH[10]),
        .R(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDRE \RX_PACKET_LENGTH_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(\RX_PACKET_LENGTH[1]_i_1_n_0 ),
        .Q(RX_PACKET_LENGTH[1]),
        .R(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDRE \RX_PACKET_LENGTH_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(\RX_PACKET_LENGTH[2]_i_1_n_0 ),
        .Q(RX_PACKET_LENGTH[2]),
        .R(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDRE \RX_PACKET_LENGTH_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(\RX_PACKET_LENGTH[3]_i_1_n_0 ),
        .Q(RX_PACKET_LENGTH[3]),
        .R(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDRE \RX_PACKET_LENGTH_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(\RX_PACKET_LENGTH[4]_i_1_n_0 ),
        .Q(RX_PACKET_LENGTH[4]),
        .R(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDRE \RX_PACKET_LENGTH_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(\RX_PACKET_LENGTH[5]_i_1_n_0 ),
        .Q(RX_PACKET_LENGTH[5]),
        .R(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDRE \RX_PACKET_LENGTH_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(\RX_PACKET_LENGTH[6]_i_1_n_0 ),
        .Q(RX_PACKET_LENGTH[6]),
        .R(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDRE \RX_PACKET_LENGTH_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(\RX_PACKET_LENGTH[7]_i_1_n_0 ),
        .Q(RX_PACKET_LENGTH[7]),
        .R(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDRE \RX_PACKET_LENGTH_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(\RX_PACKET_LENGTH[8]_i_1_n_0 ),
        .Q(RX_PACKET_LENGTH[8]),
        .R(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDRE \RX_PACKET_LENGTH_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(\RX_PACKET_LENGTH[9]_i_1_n_0 ),
        .Q(RX_PACKET_LENGTH[9]),
        .R(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8B0F8B03)) 
    \RX_PHY_STATE[0]_i_1 
       (.I0(\RX_PHY_STATE[3]_i_4_n_0 ),
        .I1(\RX_PHY_STATE_reg_n_0_[1] ),
        .I2(\RX_PHY_STATE_reg_n_0_[0] ),
        .I3(\RX_PHY_STATE_reg_n_0_[3] ),
        .I4(RXDV_D),
        .O(RX_PHY_STATE[0]));
  LUT6 #(
    .INIT(64'h88FFBB0088FCBB00)) 
    \RX_PHY_STATE[1]_i_1 
       (.I0(\RX_PHY_STATE[3]_i_4_n_0 ),
        .I1(\RX_PHY_STATE_reg_n_0_[3] ),
        .I2(\RX_PHY_STATE_reg_n_0_[2] ),
        .I3(\RX_PHY_STATE_reg_n_0_[1] ),
        .I4(\RX_PHY_STATE_reg_n_0_[0] ),
        .I5(\RX_PHY_STATE[1]_i_2_n_0 ),
        .O(RX_PHY_STATE[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \RX_PHY_STATE[1]_i_2 
       (.I0(RXD_D[0]),
        .I1(RXD_D[1]),
        .O(\RX_PHY_STATE[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00007838)) 
    \RX_PHY_STATE[2]_i_1 
       (.I0(\RX_PHY_STATE_reg_n_0_[0] ),
        .I1(\RX_PHY_STATE_reg_n_0_[1] ),
        .I2(\RX_PHY_STATE_reg_n_0_[2] ),
        .I3(RXDV_D),
        .I4(\RX_PHY_STATE_reg_n_0_[3] ),
        .O(\RX_PHY_STATE[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \RX_PHY_STATE[3]_i_1 
       (.I0(\RX_PHY_STATE_reg_n_0_[3] ),
        .I1(\RX_PHY_STATE_reg_n_0_[1] ),
        .I2(\RX_PHY_STATE_reg_n_0_[0] ),
        .I3(RX_PHY_STATE0),
        .I4(\RX_PHY_STATE_reg_n_0_[2] ),
        .O(\RX_PHY_STATE[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \RX_PHY_STATE[3]_i_10 
       (.I0(\RX_CRC_reg_n_0_[24] ),
        .I1(\RX_CRC_reg_n_0_[25] ),
        .I2(\RX_CRC_reg_n_0_[18] ),
        .I3(RX_ERROR),
        .I4(\RX_PHY_STATE[3]_i_12_n_0 ),
        .O(\RX_PHY_STATE[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFFFFFF)) 
    \RX_PHY_STATE[3]_i_11 
       (.I0(\RX_PHY_STATE[3]_i_13_n_0 ),
        .I1(RX_PACKET_LENGTH[6]),
        .I2(RX_PACKET_LENGTH[5]),
        .I3(RX_PACKET_LENGTH[7]),
        .I4(RX_PACKET_LENGTH[8]),
        .I5(RX_PACKET_LENGTH[9]),
        .O(\RX_PHY_STATE[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \RX_PHY_STATE[3]_i_12 
       (.I0(\RX_CRC_reg_n_0_[11] ),
        .I1(\RX_CRC_reg_n_0_[26] ),
        .I2(\RX_CRC_reg_n_0_[15] ),
        .I3(\RX_CRC_reg_n_0_[0] ),
        .I4(\RX_CRC_reg_n_0_[12] ),
        .I5(\RX_CRC_reg_n_0_[14] ),
        .O(\RX_PHY_STATE[3]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \RX_PHY_STATE[3]_i_13 
       (.I0(RX_PACKET_LENGTH[4]),
        .I1(RX_PACKET_LENGTH[3]),
        .I2(RX_PACKET_LENGTH[2]),
        .I3(RX_PACKET_LENGTH[0]),
        .I4(RX_PACKET_LENGTH[1]),
        .O(\RX_PHY_STATE[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h8BC08B008BCC8B0C)) 
    \RX_PHY_STATE[3]_i_2 
       (.I0(\RX_PHY_STATE[3]_i_4_n_0 ),
        .I1(\RX_PHY_STATE_reg_n_0_[1] ),
        .I2(\RX_PHY_STATE_reg_n_0_[0] ),
        .I3(\RX_PHY_STATE_reg_n_0_[3] ),
        .I4(\RX_PHY_STATE_reg_n_0_[2] ),
        .I5(RXDV_D),
        .O(RX_PHY_STATE[3]));
  LUT3 #(
    .INIT(8'h40)) 
    \RX_PHY_STATE[3]_i_3 
       (.I0(RXD_D[1]),
        .I1(RXDV_D),
        .I2(RXD_D[0]),
        .O(RX_PHY_STATE0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \RX_PHY_STATE[3]_i_4 
       (.I0(\RX_PHY_STATE[3]_i_5_n_0 ),
        .I1(\RX_PHY_STATE[3]_i_6_n_0 ),
        .I2(\RX_PHY_STATE[3]_i_7_n_0 ),
        .I3(\RX_PHY_STATE[3]_i_8_n_0 ),
        .I4(\RX_PHY_STATE[3]_i_9_n_0 ),
        .I5(\RX_PHY_STATE[3]_i_10_n_0 ),
        .O(\RX_PHY_STATE[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFAAAAFFFC)) 
    \RX_PHY_STATE[3]_i_5 
       (.I0(\RX_PHY_STATE[3]_i_11_n_0 ),
        .I1(RX_PACKET_LENGTH[8]),
        .I2(RX_PACKET_LENGTH[7]),
        .I3(RX_PACKET_LENGTH[6]),
        .I4(RX_PACKET_LENGTH[10]),
        .I5(RX_PACKET_LENGTH[9]),
        .O(\RX_PHY_STATE[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \RX_PHY_STATE[3]_i_6 
       (.I0(p_1_in12_in),
        .I1(\RX_CRC_reg_n_0_[10] ),
        .I2(p_1_in9_in),
        .I3(\RX_CRC_reg_n_0_[19] ),
        .I4(\RX_CRC_reg_n_0_[29] ),
        .I5(\RX_CRC_reg_n_0_[23] ),
        .O(\RX_PHY_STATE[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \RX_PHY_STATE[3]_i_7 
       (.I0(\RX_CRC_reg_n_0_[3] ),
        .I1(\RX_CRC_reg_n_0_[1] ),
        .I2(\RX_CRC_reg_n_0_[6] ),
        .I3(\RX_CRC_reg_n_0_[8] ),
        .I4(\RX_CRC_reg_n_0_[4] ),
        .I5(\RX_CRC_reg_n_0_[5] ),
        .O(\RX_PHY_STATE[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \RX_PHY_STATE[3]_i_8 
       (.I0(\RX_CRC_reg_n_0_[16] ),
        .I1(\RX_CRC_reg_n_0_[30] ),
        .I2(\RX_CRC_reg_n_0_[13] ),
        .I3(\RX_PHY_STATE_reg_n_0_[0] ),
        .I4(\RX_CRC_reg_n_0_[17] ),
        .I5(\RX_CRC_reg_n_0_[9] ),
        .O(\RX_PHY_STATE[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \RX_PHY_STATE[3]_i_9 
       (.I0(\RX_CRC_reg_n_0_[21] ),
        .I1(\RX_CRC_reg_n_0_[20] ),
        .I2(\RX_CRC_reg_n_0_[31] ),
        .I3(\RX_CRC_reg_n_0_[7] ),
        .I4(\RX_CRC_reg_n_0_[22] ),
        .I5(\RX_CRC_reg_n_0_[2] ),
        .O(\RX_PHY_STATE[3]_i_9_n_0 ));
  FDRE \RX_PHY_STATE_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PHY_STATE[3]_i_1_n_0 ),
        .D(RX_PHY_STATE[0]),
        .Q(\RX_PHY_STATE_reg_n_0_[0] ),
        .R(INTERNAL_RST_reg));
  FDRE \RX_PHY_STATE_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PHY_STATE[3]_i_1_n_0 ),
        .D(RX_PHY_STATE[1]),
        .Q(\RX_PHY_STATE_reg_n_0_[1] ),
        .R(INTERNAL_RST_reg));
  FDRE \RX_PHY_STATE_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PHY_STATE[3]_i_1_n_0 ),
        .D(\RX_PHY_STATE[2]_i_1_n_0 ),
        .Q(\RX_PHY_STATE_reg_n_0_[2] ),
        .R(INTERNAL_RST_reg));
  FDRE \RX_PHY_STATE_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PHY_STATE[3]_i_1_n_0 ),
        .D(RX_PHY_STATE[3]),
        .Q(\RX_PHY_STATE_reg_n_0_[3] ),
        .R(INTERNAL_RST_reg));
  LUT4 #(
    .INIT(16'h1F11)) 
    \RX_READ_ADDRESS[0]_i_1 
       (.I0(RX_PACKET_STATE[1]),
        .I1(RX_READ_ADDRESS[0]),
        .I2(RX_PACKET_STATE[2]),
        .I3(RX_START_ADDRESS_SYNC[0]),
        .O(\RX_READ_ADDRESS[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h1F11)) 
    \RX_READ_ADDRESS[0]_rep_i_1 
       (.I0(RX_PACKET_STATE[1]),
        .I1(RX_READ_ADDRESS[0]),
        .I2(RX_PACKET_STATE[2]),
        .I3(RX_START_ADDRESS_SYNC[0]),
        .O(\RX_READ_ADDRESS[0]_rep_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h1F11)) 
    \RX_READ_ADDRESS[0]_rep_i_1__0 
       (.I0(RX_PACKET_STATE[1]),
        .I1(RX_READ_ADDRESS[0]),
        .I2(RX_PACKET_STATE[2]),
        .I3(RX_START_ADDRESS_SYNC[0]),
        .O(\RX_READ_ADDRESS[0]_rep_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h1F11)) 
    \RX_READ_ADDRESS[0]_rep_i_1__1 
       (.I0(RX_PACKET_STATE[1]),
        .I1(RX_READ_ADDRESS[0]),
        .I2(RX_PACKET_STATE[2]),
        .I3(RX_START_ADDRESS_SYNC[0]),
        .O(\RX_READ_ADDRESS[0]_rep_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h1F11)) 
    \RX_READ_ADDRESS[0]_rep_i_1__2 
       (.I0(RX_PACKET_STATE[1]),
        .I1(RX_READ_ADDRESS[0]),
        .I2(RX_PACKET_STATE[2]),
        .I3(RX_START_ADDRESS_SYNC[0]),
        .O(\RX_READ_ADDRESS[0]_rep_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h1F11)) 
    \RX_READ_ADDRESS[0]_rep_i_1__3 
       (.I0(RX_PACKET_STATE[1]),
        .I1(RX_READ_ADDRESS[0]),
        .I2(RX_PACKET_STATE[2]),
        .I3(RX_START_ADDRESS_SYNC[0]),
        .O(\RX_READ_ADDRESS[0]_rep_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h1540FFFF15401540)) 
    \RX_READ_ADDRESS[10]_i_1 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS[9]_i_2_n_0 ),
        .I2(RX_READ_ADDRESS[9]),
        .I3(RX_READ_ADDRESS[10]),
        .I4(RX_PACKET_STATE[2]),
        .I5(RX_START_ADDRESS_SYNC[10]),
        .O(\RX_READ_ADDRESS[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \RX_READ_ADDRESS[1]_i_1 
       (.I0(RX_PACKET_STATE[1]),
        .I1(RX_READ_ADDRESS[0]),
        .I2(RX_READ_ADDRESS[1]),
        .I3(RX_PACKET_STATE[2]),
        .I4(RX_START_ADDRESS_SYNC[1]),
        .O(\RX_READ_ADDRESS[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \RX_READ_ADDRESS[1]_rep_i_1 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .I2(RX_READ_ADDRESS[1]),
        .I3(RX_PACKET_STATE[2]),
        .I4(RX_START_ADDRESS_SYNC[1]),
        .O(\RX_READ_ADDRESS[1]_rep_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \RX_READ_ADDRESS[1]_rep_i_1__0 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS_reg[0]_rep__1_n_0 ),
        .I2(RX_READ_ADDRESS[1]),
        .I3(RX_PACKET_STATE[2]),
        .I4(RX_START_ADDRESS_SYNC[1]),
        .O(\RX_READ_ADDRESS[1]_rep_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \RX_READ_ADDRESS[1]_rep_i_1__1 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS_reg[0]_rep__1_n_0 ),
        .I2(RX_READ_ADDRESS[1]),
        .I3(RX_PACKET_STATE[2]),
        .I4(RX_START_ADDRESS_SYNC[1]),
        .O(\RX_READ_ADDRESS[1]_rep_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \RX_READ_ADDRESS[1]_rep_i_1__2 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS_reg[0]_rep__1_n_0 ),
        .I2(RX_READ_ADDRESS[1]),
        .I3(RX_PACKET_STATE[2]),
        .I4(RX_START_ADDRESS_SYNC[1]),
        .O(\RX_READ_ADDRESS[1]_rep_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h1540FFFF15401540)) 
    \RX_READ_ADDRESS[2]_i_1 
       (.I0(RX_PACKET_STATE[1]),
        .I1(RX_READ_ADDRESS[0]),
        .I2(RX_READ_ADDRESS[1]),
        .I3(RX_READ_ADDRESS[2]),
        .I4(RX_PACKET_STATE[2]),
        .I5(RX_START_ADDRESS_SYNC[2]),
        .O(\RX_READ_ADDRESS[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1540FFFF15401540)) 
    \RX_READ_ADDRESS[2]_rep_i_1 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .I2(RX_READ_ADDRESS[1]),
        .I3(RX_READ_ADDRESS[2]),
        .I4(RX_PACKET_STATE[2]),
        .I5(RX_START_ADDRESS_SYNC[2]),
        .O(\RX_READ_ADDRESS[2]_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1540FFFF15401540)) 
    \RX_READ_ADDRESS[2]_rep_i_1__0 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .I2(RX_READ_ADDRESS[1]),
        .I3(RX_READ_ADDRESS[2]),
        .I4(RX_PACKET_STATE[2]),
        .I5(RX_START_ADDRESS_SYNC[2]),
        .O(\RX_READ_ADDRESS[2]_rep_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h1540FFFF15401540)) 
    \RX_READ_ADDRESS[2]_rep_i_1__1 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .I2(RX_READ_ADDRESS[1]),
        .I3(RX_READ_ADDRESS[2]),
        .I4(RX_PACKET_STATE[2]),
        .I5(RX_START_ADDRESS_SYNC[2]),
        .O(\RX_READ_ADDRESS[2]_rep_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h1540FFFF15401540)) 
    \RX_READ_ADDRESS[2]_rep_i_1__2 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .I2(RX_READ_ADDRESS[1]),
        .I3(RX_READ_ADDRESS[2]),
        .I4(RX_PACKET_STATE[2]),
        .I5(RX_START_ADDRESS_SYNC[2]),
        .O(\RX_READ_ADDRESS[2]_rep_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \RX_READ_ADDRESS[3]_i_1 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS[3]_i_2_n_0 ),
        .I2(RX_READ_ADDRESS[3]),
        .I3(RX_PACKET_STATE[2]),
        .I4(RX_START_ADDRESS_SYNC[3]),
        .O(\RX_READ_ADDRESS[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \RX_READ_ADDRESS[3]_i_2 
       (.I0(RX_READ_ADDRESS[2]),
        .I1(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .I2(RX_READ_ADDRESS[1]),
        .O(\RX_READ_ADDRESS[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \RX_READ_ADDRESS[3]_rep_i_1 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS[3]_i_2_n_0 ),
        .I2(RX_READ_ADDRESS[3]),
        .I3(RX_PACKET_STATE[2]),
        .I4(RX_START_ADDRESS_SYNC[3]),
        .O(\RX_READ_ADDRESS[3]_rep_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \RX_READ_ADDRESS[3]_rep_i_1__0 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS[3]_i_2_n_0 ),
        .I2(RX_READ_ADDRESS[3]),
        .I3(RX_PACKET_STATE[2]),
        .I4(RX_START_ADDRESS_SYNC[3]),
        .O(\RX_READ_ADDRESS[3]_rep_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \RX_READ_ADDRESS[3]_rep_i_1__1 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS[3]_i_2_n_0 ),
        .I2(RX_READ_ADDRESS[3]),
        .I3(RX_PACKET_STATE[2]),
        .I4(RX_START_ADDRESS_SYNC[3]),
        .O(\RX_READ_ADDRESS[3]_rep_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \RX_READ_ADDRESS[3]_rep_i_1__2 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS[3]_i_2_n_0 ),
        .I2(RX_READ_ADDRESS[3]),
        .I3(RX_PACKET_STATE[2]),
        .I4(RX_START_ADDRESS_SYNC[3]),
        .O(\RX_READ_ADDRESS[3]_rep_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \RX_READ_ADDRESS[4]_i_1 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS[4]_i_2_n_0 ),
        .I2(RX_READ_ADDRESS[4]),
        .I3(RX_PACKET_STATE[2]),
        .I4(RX_START_ADDRESS_SYNC[4]),
        .O(\RX_READ_ADDRESS[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \RX_READ_ADDRESS[4]_i_2 
       (.I0(RX_READ_ADDRESS[3]),
        .I1(RX_READ_ADDRESS[1]),
        .I2(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .I3(RX_READ_ADDRESS[2]),
        .O(\RX_READ_ADDRESS[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \RX_READ_ADDRESS[4]_rep_i_1 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS[4]_i_2_n_0 ),
        .I2(RX_READ_ADDRESS[4]),
        .I3(RX_PACKET_STATE[2]),
        .I4(RX_START_ADDRESS_SYNC[4]),
        .O(\RX_READ_ADDRESS[4]_rep_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \RX_READ_ADDRESS[4]_rep_i_1__0 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS[4]_i_2_n_0 ),
        .I2(RX_READ_ADDRESS[4]),
        .I3(RX_PACKET_STATE[2]),
        .I4(RX_START_ADDRESS_SYNC[4]),
        .O(\RX_READ_ADDRESS[4]_rep_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \RX_READ_ADDRESS[4]_rep_i_1__1 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS[4]_i_2_n_0 ),
        .I2(RX_READ_ADDRESS[4]),
        .I3(RX_PACKET_STATE[2]),
        .I4(RX_START_ADDRESS_SYNC[4]),
        .O(\RX_READ_ADDRESS[4]_rep_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \RX_READ_ADDRESS[4]_rep_i_1__2 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS[4]_i_2_n_0 ),
        .I2(RX_READ_ADDRESS[4]),
        .I3(RX_PACKET_STATE[2]),
        .I4(RX_START_ADDRESS_SYNC[4]),
        .O(\RX_READ_ADDRESS[4]_rep_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h308C)) 
    \RX_READ_ADDRESS[5]_i_1 
       (.I0(INPUT_ETH_RX_ACK),
        .I1(RX_PACKET_STATE[2]),
        .I2(RX_PACKET_STATE[0]),
        .I3(RX_PACKET_STATE[1]),
        .O(\RX_READ_ADDRESS[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \RX_READ_ADDRESS[5]_i_2 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS[5]_i_3_n_0 ),
        .I2(RX_READ_ADDRESS[5]),
        .I3(RX_PACKET_STATE[2]),
        .I4(RX_START_ADDRESS_SYNC[5]),
        .O(\RX_READ_ADDRESS[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \RX_READ_ADDRESS[5]_i_3 
       (.I0(RX_READ_ADDRESS[4]),
        .I1(RX_READ_ADDRESS[2]),
        .I2(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .I3(RX_READ_ADDRESS[1]),
        .I4(RX_READ_ADDRESS[3]),
        .O(\RX_READ_ADDRESS[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \RX_READ_ADDRESS[5]_rep_i_1 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS[5]_i_3_n_0 ),
        .I2(\RX_READ_ADDRESS_reg[5]_rep_n_0 ),
        .I3(RX_PACKET_STATE[2]),
        .I4(RX_START_ADDRESS_SYNC[5]),
        .O(\RX_READ_ADDRESS[5]_rep_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \RX_READ_ADDRESS[5]_rep_i_1__0 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS[5]_i_3_n_0 ),
        .I2(\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ),
        .I3(RX_PACKET_STATE[2]),
        .I4(RX_START_ADDRESS_SYNC[5]),
        .O(\RX_READ_ADDRESS[5]_rep_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \RX_READ_ADDRESS[5]_rep_i_1__1 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS[5]_i_3_n_0 ),
        .I2(\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ),
        .I3(RX_PACKET_STATE[2]),
        .I4(RX_START_ADDRESS_SYNC[5]),
        .O(\RX_READ_ADDRESS[5]_rep_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \RX_READ_ADDRESS[5]_rep_i_1__2 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS[5]_i_3_n_0 ),
        .I2(\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ),
        .I3(RX_PACKET_STATE[2]),
        .I4(RX_START_ADDRESS_SYNC[5]),
        .O(\RX_READ_ADDRESS[5]_rep_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \RX_READ_ADDRESS[5]_rep_i_1__3 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS[5]_i_3_n_0 ),
        .I2(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .I3(RX_PACKET_STATE[2]),
        .I4(RX_START_ADDRESS_SYNC[5]),
        .O(\RX_READ_ADDRESS[5]_rep_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \RX_READ_ADDRESS[6]_i_1 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS[6]_i_2_n_0 ),
        .I2(RX_READ_ADDRESS[6]),
        .I3(RX_PACKET_STATE[2]),
        .I4(RX_START_ADDRESS_SYNC[6]),
        .O(\RX_READ_ADDRESS[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \RX_READ_ADDRESS[6]_i_2 
       (.I0(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .I1(RX_READ_ADDRESS[3]),
        .I2(RX_READ_ADDRESS[1]),
        .I3(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .I4(RX_READ_ADDRESS[2]),
        .I5(RX_READ_ADDRESS[4]),
        .O(\RX_READ_ADDRESS[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1540FFFF15401540)) 
    \RX_READ_ADDRESS[7]_i_1 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS[6]_i_2_n_0 ),
        .I2(RX_READ_ADDRESS[6]),
        .I3(RX_READ_ADDRESS[7]),
        .I4(RX_PACKET_STATE[2]),
        .I5(RX_START_ADDRESS_SYNC[7]),
        .O(\RX_READ_ADDRESS[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \RX_READ_ADDRESS[8]_i_1 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS[8]_i_2_n_0 ),
        .I2(RX_READ_ADDRESS[8]),
        .I3(RX_PACKET_STATE[2]),
        .I4(RX_START_ADDRESS_SYNC[8]),
        .O(\RX_READ_ADDRESS[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \RX_READ_ADDRESS[8]_i_2 
       (.I0(RX_READ_ADDRESS[7]),
        .I1(\RX_READ_ADDRESS[6]_i_2_n_0 ),
        .I2(RX_READ_ADDRESS[6]),
        .O(\RX_READ_ADDRESS[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \RX_READ_ADDRESS[9]_i_1 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS[9]_i_2_n_0 ),
        .I2(RX_READ_ADDRESS[9]),
        .I3(RX_PACKET_STATE[2]),
        .I4(RX_START_ADDRESS_SYNC[9]),
        .O(\RX_READ_ADDRESS[9]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \RX_READ_ADDRESS[9]_i_2 
       (.I0(RX_READ_ADDRESS[8]),
        .I1(RX_READ_ADDRESS[6]),
        .I2(\RX_READ_ADDRESS[6]_i_2_n_0 ),
        .I3(RX_READ_ADDRESS[7]),
        .O(\RX_READ_ADDRESS[9]_i_2_n_0 ));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[0]" *) 
  FDRE \RX_READ_ADDRESS_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[5]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[0]_i_1_n_0 ),
        .Q(RX_READ_ADDRESS[0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[0]" *) 
  FDRE \RX_READ_ADDRESS_reg[0]_rep 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[5]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[0]_rep_i_1_n_0 ),
        .Q(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[0]" *) 
  FDRE \RX_READ_ADDRESS_reg[0]_rep__0 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[5]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[0]_rep_i_1__0_n_0 ),
        .Q(\RX_READ_ADDRESS_reg[0]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[0]" *) 
  FDRE \RX_READ_ADDRESS_reg[0]_rep__1 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[5]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[0]_rep_i_1__1_n_0 ),
        .Q(\RX_READ_ADDRESS_reg[0]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[0]" *) 
  FDRE \RX_READ_ADDRESS_reg[0]_rep__2 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[5]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[0]_rep_i_1__2_n_0 ),
        .Q(\RX_READ_ADDRESS_reg[0]_rep__2_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[0]" *) 
  FDRE \RX_READ_ADDRESS_reg[0]_rep__3 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[5]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[0]_rep_i_1__3_n_0 ),
        .Q(\RX_READ_ADDRESS_reg[0]_rep__3_n_0 ),
        .R(1'b0));
  FDRE \RX_READ_ADDRESS_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[5]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[10]_i_1_n_0 ),
        .Q(RX_READ_ADDRESS[10]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[1]" *) 
  FDRE \RX_READ_ADDRESS_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[5]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[1]_i_1_n_0 ),
        .Q(RX_READ_ADDRESS[1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[1]" *) 
  FDRE \RX_READ_ADDRESS_reg[1]_rep 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[5]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[1]_rep_i_1_n_0 ),
        .Q(\RX_READ_ADDRESS_reg[1]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[1]" *) 
  FDRE \RX_READ_ADDRESS_reg[1]_rep__0 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[5]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[1]_rep_i_1__0_n_0 ),
        .Q(\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[1]" *) 
  FDRE \RX_READ_ADDRESS_reg[1]_rep__1 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[5]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[1]_rep_i_1__1_n_0 ),
        .Q(\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[1]" *) 
  FDRE \RX_READ_ADDRESS_reg[1]_rep__2 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[5]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[1]_rep_i_1__2_n_0 ),
        .Q(\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[2]" *) 
  FDRE \RX_READ_ADDRESS_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[5]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[2]_i_1_n_0 ),
        .Q(RX_READ_ADDRESS[2]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[2]" *) 
  FDRE \RX_READ_ADDRESS_reg[2]_rep 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[5]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[2]_rep_i_1_n_0 ),
        .Q(\RX_READ_ADDRESS_reg[2]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[2]" *) 
  FDRE \RX_READ_ADDRESS_reg[2]_rep__0 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[5]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[2]_rep_i_1__0_n_0 ),
        .Q(\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[2]" *) 
  FDRE \RX_READ_ADDRESS_reg[2]_rep__1 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[5]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[2]_rep_i_1__1_n_0 ),
        .Q(\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[2]" *) 
  FDRE \RX_READ_ADDRESS_reg[2]_rep__2 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[5]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[2]_rep_i_1__2_n_0 ),
        .Q(\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[3]" *) 
  FDRE \RX_READ_ADDRESS_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[5]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[3]_i_1_n_0 ),
        .Q(RX_READ_ADDRESS[3]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[3]" *) 
  FDRE \RX_READ_ADDRESS_reg[3]_rep 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[5]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[3]_rep_i_1_n_0 ),
        .Q(\RX_READ_ADDRESS_reg[3]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[3]" *) 
  FDRE \RX_READ_ADDRESS_reg[3]_rep__0 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[5]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[3]_rep_i_1__0_n_0 ),
        .Q(\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[3]" *) 
  FDRE \RX_READ_ADDRESS_reg[3]_rep__1 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[5]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[3]_rep_i_1__1_n_0 ),
        .Q(\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[3]" *) 
  FDRE \RX_READ_ADDRESS_reg[3]_rep__2 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[5]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[3]_rep_i_1__2_n_0 ),
        .Q(\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[4]" *) 
  FDRE \RX_READ_ADDRESS_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[5]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[4]_i_1_n_0 ),
        .Q(RX_READ_ADDRESS[4]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[4]" *) 
  FDRE \RX_READ_ADDRESS_reg[4]_rep 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[5]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[4]_rep_i_1_n_0 ),
        .Q(\RX_READ_ADDRESS_reg[4]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[4]" *) 
  FDRE \RX_READ_ADDRESS_reg[4]_rep__0 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[5]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[4]_rep_i_1__0_n_0 ),
        .Q(\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[4]" *) 
  FDRE \RX_READ_ADDRESS_reg[4]_rep__1 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[5]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[4]_rep_i_1__1_n_0 ),
        .Q(\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[4]" *) 
  FDRE \RX_READ_ADDRESS_reg[4]_rep__2 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[5]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[4]_rep_i_1__2_n_0 ),
        .Q(\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[5]" *) 
  FDRE \RX_READ_ADDRESS_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[5]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[5]_i_2_n_0 ),
        .Q(RX_READ_ADDRESS[5]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[5]" *) 
  FDRE \RX_READ_ADDRESS_reg[5]_rep 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[5]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[5]_rep_i_1_n_0 ),
        .Q(\RX_READ_ADDRESS_reg[5]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[5]" *) 
  FDRE \RX_READ_ADDRESS_reg[5]_rep__0 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[5]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[5]_rep_i_1__0_n_0 ),
        .Q(\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[5]" *) 
  FDRE \RX_READ_ADDRESS_reg[5]_rep__1 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[5]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[5]_rep_i_1__1_n_0 ),
        .Q(\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[5]" *) 
  FDRE \RX_READ_ADDRESS_reg[5]_rep__2 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[5]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[5]_rep_i_1__2_n_0 ),
        .Q(\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[5]" *) 
  FDRE \RX_READ_ADDRESS_reg[5]_rep__3 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[5]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[5]_rep_i_1__3_n_0 ),
        .Q(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .R(1'b0));
  FDRE \RX_READ_ADDRESS_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[5]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[6]_i_1_n_0 ),
        .Q(RX_READ_ADDRESS[6]),
        .R(1'b0));
  FDRE \RX_READ_ADDRESS_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[5]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[7]_i_1_n_0 ),
        .Q(RX_READ_ADDRESS[7]),
        .R(1'b0));
  FDRE \RX_READ_ADDRESS_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[5]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[8]_i_1_n_0 ),
        .Q(RX_READ_ADDRESS[8]),
        .R(1'b0));
  FDRE \RX_READ_ADDRESS_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[5]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[9]_i_1_n_0 ),
        .Q(RX_READ_ADDRESS[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0002)) 
    \RX_READ_BUFFER[0]_i_1 
       (.I0(p_1_in),
        .I1(RX_PACKET_STATE[0]),
        .I2(RX_PACKET_STATE[1]),
        .I3(RX_PACKET_STATE[2]),
        .O(\RX_READ_BUFFER[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000808000000F00)) 
    \RX_READ_BUFFER[0]_i_2 
       (.I0(RX_PACKET_STATE0),
        .I1(INPUT_ETH_RX_ACK),
        .I2(RX_PACKET_STATE[0]),
        .I3(p_1_in),
        .I4(RX_PACKET_STATE[1]),
        .I5(RX_PACKET_STATE[2]),
        .O(\RX_READ_BUFFER[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RX_READ_BUFFER[0]_i_3 
       (.I0(\RX_READ_BUFFER_reg_n_0_[0] ),
        .O(\RX_READ_BUFFER[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \RX_READ_BUFFER[0]_i_5 
       (.I0(RX_READ_ADDRESS[9]),
        .I1(RX_END_ADDRESS[9]),
        .I2(RX_READ_ADDRESS[10]),
        .I3(RX_END_ADDRESS[10]),
        .O(\RX_READ_BUFFER[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \RX_READ_BUFFER[0]_i_6 
       (.I0(RX_READ_ADDRESS[6]),
        .I1(RX_END_ADDRESS[6]),
        .I2(RX_END_ADDRESS[8]),
        .I3(RX_READ_ADDRESS[8]),
        .I4(RX_END_ADDRESS[7]),
        .I5(RX_READ_ADDRESS[7]),
        .O(\RX_READ_BUFFER[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \RX_READ_BUFFER[0]_i_7 
       (.I0(RX_READ_ADDRESS[3]),
        .I1(RX_END_ADDRESS[3]),
        .I2(RX_END_ADDRESS[5]),
        .I3(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .I4(RX_END_ADDRESS[4]),
        .I5(RX_READ_ADDRESS[4]),
        .O(\RX_READ_BUFFER[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \RX_READ_BUFFER[0]_i_8 
       (.I0(RX_READ_ADDRESS[0]),
        .I1(RX_END_ADDRESS[0]),
        .I2(RX_END_ADDRESS[2]),
        .I3(RX_READ_ADDRESS[2]),
        .I4(RX_END_ADDRESS[1]),
        .I5(RX_READ_ADDRESS[1]),
        .O(\RX_READ_BUFFER[0]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \RX_READ_BUFFER[1]_i_1 
       (.I0(\RX_READ_BUFFER_reg_n_0_[0] ),
        .I1(\RX_READ_BUFFER_reg_n_0_[1] ),
        .O(\RX_READ_BUFFER[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \RX_READ_BUFFER[2]_i_1 
       (.I0(\RX_READ_BUFFER_reg_n_0_[2] ),
        .I1(\RX_READ_BUFFER_reg_n_0_[0] ),
        .I2(\RX_READ_BUFFER_reg_n_0_[1] ),
        .O(\RX_READ_BUFFER[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \RX_READ_BUFFER[3]_i_1 
       (.I0(\RX_READ_BUFFER_reg_n_0_[2] ),
        .I1(\RX_READ_BUFFER_reg_n_0_[0] ),
        .I2(\RX_READ_BUFFER_reg_n_0_[1] ),
        .I3(\RX_READ_BUFFER_reg_n_0_[3] ),
        .O(\RX_READ_BUFFER[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'h6CCCCCCC)) 
    \RX_READ_BUFFER[4]_i_1 
       (.I0(\RX_READ_BUFFER_reg_n_0_[2] ),
        .I1(\RX_READ_BUFFER_reg_n_0_[4] ),
        .I2(\RX_READ_BUFFER_reg_n_0_[0] ),
        .I3(\RX_READ_BUFFER_reg_n_0_[1] ),
        .I4(\RX_READ_BUFFER_reg_n_0_[3] ),
        .O(\RX_READ_BUFFER[4]_i_1_n_0 ));
  FDRE \RX_READ_BUFFER_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_BUFFER[0]_i_2_n_0 ),
        .D(\RX_READ_BUFFER[0]_i_3_n_0 ),
        .Q(\RX_READ_BUFFER_reg_n_0_[0] ),
        .R(\RX_READ_BUFFER[0]_i_1_n_0 ));
  CARRY4 \RX_READ_BUFFER_reg[0]_i_4 
       (.CI(1'b0),
        .CO({RX_PACKET_STATE0,\NLW_RX_READ_BUFFER_reg[0]_i_4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_RX_READ_BUFFER_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\RX_READ_BUFFER[0]_i_5_n_0 ,\RX_READ_BUFFER[0]_i_6_n_0 ,\RX_READ_BUFFER[0]_i_7_n_0 ,\RX_READ_BUFFER[0]_i_8_n_0 }));
  FDRE \RX_READ_BUFFER_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_BUFFER[0]_i_2_n_0 ),
        .D(\RX_READ_BUFFER[1]_i_1_n_0 ),
        .Q(\RX_READ_BUFFER_reg_n_0_[1] ),
        .R(\RX_READ_BUFFER[0]_i_1_n_0 ));
  FDRE \RX_READ_BUFFER_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_BUFFER[0]_i_2_n_0 ),
        .D(\RX_READ_BUFFER[2]_i_1_n_0 ),
        .Q(\RX_READ_BUFFER_reg_n_0_[2] ),
        .R(\RX_READ_BUFFER[0]_i_1_n_0 ));
  FDRE \RX_READ_BUFFER_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_BUFFER[0]_i_2_n_0 ),
        .D(\RX_READ_BUFFER[3]_i_1_n_0 ),
        .Q(\RX_READ_BUFFER_reg_n_0_[3] ),
        .R(\RX_READ_BUFFER[0]_i_1_n_0 ));
  FDRE \RX_READ_BUFFER_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_BUFFER[0]_i_2_n_0 ),
        .D(\RX_READ_BUFFER[4]_i_1_n_0 ),
        .Q(\RX_READ_BUFFER_reg_n_0_[4] ),
        .R(\RX_READ_BUFFER[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \RX_START_ADDRESS[10]_i_1 
       (.I0(\RX_PHY_STATE_reg_n_0_[0] ),
        .I1(\RX_PHY_STATE_reg_n_0_[2] ),
        .I2(RXD_D[1]),
        .I3(RXD_D[0]),
        .I4(\RX_PHY_STATE_reg_n_0_[3] ),
        .I5(\RX_PHY_STATE_reg_n_0_[1] ),
        .O(\RX_START_ADDRESS[10]_i_1_n_0 ));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD39 RX_START_ADDRESS_BUFFER_reg_0_31_0_5
       (.ADDRA({\RX_READ_BUFFER_reg_n_0_[4] ,\RX_READ_BUFFER_reg_n_0_[3] ,\RX_READ_BUFFER_reg_n_0_[2] ,\RX_READ_BUFFER_reg_n_0_[1] ,\RX_READ_BUFFER_reg_n_0_[0] }),
        .ADDRB({\RX_READ_BUFFER_reg_n_0_[4] ,\RX_READ_BUFFER_reg_n_0_[3] ,\RX_READ_BUFFER_reg_n_0_[2] ,\RX_READ_BUFFER_reg_n_0_[1] ,\RX_READ_BUFFER_reg_n_0_[0] }),
        .ADDRC({\RX_READ_BUFFER_reg_n_0_[4] ,\RX_READ_BUFFER_reg_n_0_[3] ,\RX_READ_BUFFER_reg_n_0_[2] ,\RX_READ_BUFFER_reg_n_0_[1] ,\RX_READ_BUFFER_reg_n_0_[0] }),
        .ADDRD({\RX_WRITE_BUFFER_reg_n_0_[4] ,\RX_WRITE_BUFFER_reg_n_0_[3] ,\RX_WRITE_BUFFER_reg_n_0_[2] ,\RX_WRITE_BUFFER_reg_n_0_[1] ,\RX_WRITE_BUFFER_reg_n_0_[0] }),
        .DIA(RX_START_ADDRESS[1:0]),
        .DIB(RX_START_ADDRESS[3:2]),
        .DIC(RX_START_ADDRESS[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(RX_START_ADDRESS_SYNC0[1:0]),
        .DOB(RX_START_ADDRESS_SYNC0[3:2]),
        .DOC(RX_START_ADDRESS_SYNC0[5:4]),
        .DOD(NLW_RX_START_ADDRESS_BUFFER_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_PACKET_LENGTH_BUFFER_reg_0_31_0_5_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD40 RX_START_ADDRESS_BUFFER_reg_0_31_6_10
       (.ADDRA({\RX_READ_BUFFER_reg_n_0_[4] ,\RX_READ_BUFFER_reg_n_0_[3] ,\RX_READ_BUFFER_reg_n_0_[2] ,\RX_READ_BUFFER_reg_n_0_[1] ,\RX_READ_BUFFER_reg_n_0_[0] }),
        .ADDRB({\RX_READ_BUFFER_reg_n_0_[4] ,\RX_READ_BUFFER_reg_n_0_[3] ,\RX_READ_BUFFER_reg_n_0_[2] ,\RX_READ_BUFFER_reg_n_0_[1] ,\RX_READ_BUFFER_reg_n_0_[0] }),
        .ADDRC({\RX_READ_BUFFER_reg_n_0_[4] ,\RX_READ_BUFFER_reg_n_0_[3] ,\RX_READ_BUFFER_reg_n_0_[2] ,\RX_READ_BUFFER_reg_n_0_[1] ,\RX_READ_BUFFER_reg_n_0_[0] }),
        .ADDRD({\RX_WRITE_BUFFER_reg_n_0_[4] ,\RX_WRITE_BUFFER_reg_n_0_[3] ,\RX_WRITE_BUFFER_reg_n_0_[2] ,\RX_WRITE_BUFFER_reg_n_0_[1] ,\RX_WRITE_BUFFER_reg_n_0_[0] }),
        .DIA(RX_START_ADDRESS[7:6]),
        .DIB(RX_START_ADDRESS[9:8]),
        .DIC({1'b0,RX_START_ADDRESS[10]}),
        .DID({1'b0,1'b0}),
        .DOA(RX_START_ADDRESS_SYNC0[7:6]),
        .DOB(RX_START_ADDRESS_SYNC0[9:8]),
        .DOC({NLW_RX_START_ADDRESS_BUFFER_reg_0_31_6_10_DOC_UNCONNECTED[1],RX_START_ADDRESS_SYNC0[10]}),
        .DOD(NLW_RX_START_ADDRESS_BUFFER_reg_0_31_6_10_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_PACKET_LENGTH_BUFFER_reg_0_31_0_5_i_1_n_0));
  FDRE \RX_START_ADDRESS_SYNC_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH_SYNC[10]_i_1_n_0 ),
        .D(RX_START_ADDRESS_SYNC0[0]),
        .Q(RX_START_ADDRESS_SYNC[0]),
        .R(1'b0));
  FDRE \RX_START_ADDRESS_SYNC_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH_SYNC[10]_i_1_n_0 ),
        .D(RX_START_ADDRESS_SYNC0[10]),
        .Q(RX_START_ADDRESS_SYNC[10]),
        .R(1'b0));
  FDRE \RX_START_ADDRESS_SYNC_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH_SYNC[10]_i_1_n_0 ),
        .D(RX_START_ADDRESS_SYNC0[1]),
        .Q(RX_START_ADDRESS_SYNC[1]),
        .R(1'b0));
  FDRE \RX_START_ADDRESS_SYNC_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH_SYNC[10]_i_1_n_0 ),
        .D(RX_START_ADDRESS_SYNC0[2]),
        .Q(RX_START_ADDRESS_SYNC[2]),
        .R(1'b0));
  FDRE \RX_START_ADDRESS_SYNC_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH_SYNC[10]_i_1_n_0 ),
        .D(RX_START_ADDRESS_SYNC0[3]),
        .Q(RX_START_ADDRESS_SYNC[3]),
        .R(1'b0));
  FDRE \RX_START_ADDRESS_SYNC_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH_SYNC[10]_i_1_n_0 ),
        .D(RX_START_ADDRESS_SYNC0[4]),
        .Q(RX_START_ADDRESS_SYNC[4]),
        .R(1'b0));
  FDRE \RX_START_ADDRESS_SYNC_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH_SYNC[10]_i_1_n_0 ),
        .D(RX_START_ADDRESS_SYNC0[5]),
        .Q(RX_START_ADDRESS_SYNC[5]),
        .R(1'b0));
  FDRE \RX_START_ADDRESS_SYNC_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH_SYNC[10]_i_1_n_0 ),
        .D(RX_START_ADDRESS_SYNC0[6]),
        .Q(RX_START_ADDRESS_SYNC[6]),
        .R(1'b0));
  FDRE \RX_START_ADDRESS_SYNC_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH_SYNC[10]_i_1_n_0 ),
        .D(RX_START_ADDRESS_SYNC0[7]),
        .Q(RX_START_ADDRESS_SYNC[7]),
        .R(1'b0));
  FDRE \RX_START_ADDRESS_SYNC_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH_SYNC[10]_i_1_n_0 ),
        .D(RX_START_ADDRESS_SYNC0[8]),
        .Q(RX_START_ADDRESS_SYNC[8]),
        .R(1'b0));
  FDRE \RX_START_ADDRESS_SYNC_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH_SYNC[10]_i_1_n_0 ),
        .D(RX_START_ADDRESS_SYNC0[9]),
        .Q(RX_START_ADDRESS_SYNC[9]),
        .R(1'b0));
  FDRE \RX_START_ADDRESS_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_START_ADDRESS[10]_i_1_n_0 ),
        .D(RX_WRITE_ADDRESS_reg__0[0]),
        .Q(RX_START_ADDRESS[0]),
        .R(1'b0));
  FDRE \RX_START_ADDRESS_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_START_ADDRESS[10]_i_1_n_0 ),
        .D(RX_WRITE_ADDRESS_reg__0[10]),
        .Q(RX_START_ADDRESS[10]),
        .R(1'b0));
  FDRE \RX_START_ADDRESS_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_START_ADDRESS[10]_i_1_n_0 ),
        .D(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .Q(RX_START_ADDRESS[1]),
        .R(1'b0));
  FDRE \RX_START_ADDRESS_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_START_ADDRESS[10]_i_1_n_0 ),
        .D(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .Q(RX_START_ADDRESS[2]),
        .R(1'b0));
  FDRE \RX_START_ADDRESS_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_START_ADDRESS[10]_i_1_n_0 ),
        .D(RX_WRITE_ADDRESS_reg__0[3]),
        .Q(RX_START_ADDRESS[3]),
        .R(1'b0));
  FDRE \RX_START_ADDRESS_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_START_ADDRESS[10]_i_1_n_0 ),
        .D(\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ),
        .Q(RX_START_ADDRESS[4]),
        .R(1'b0));
  FDRE \RX_START_ADDRESS_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_START_ADDRESS[10]_i_1_n_0 ),
        .D(RX_WRITE_ADDRESS_reg__0[5]),
        .Q(RX_START_ADDRESS[5]),
        .R(1'b0));
  FDRE \RX_START_ADDRESS_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_START_ADDRESS[10]_i_1_n_0 ),
        .D(RX_WRITE_ADDRESS_reg__0[6]),
        .Q(RX_START_ADDRESS[6]),
        .R(1'b0));
  FDRE \RX_START_ADDRESS_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_START_ADDRESS[10]_i_1_n_0 ),
        .D(RX_WRITE_ADDRESS_reg__0[7]),
        .Q(RX_START_ADDRESS[7]),
        .R(1'b0));
  FDRE \RX_START_ADDRESS_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_START_ADDRESS[10]_i_1_n_0 ),
        .D(RX_WRITE_ADDRESS_reg__0[8]),
        .Q(RX_START_ADDRESS[8]),
        .R(1'b0));
  FDRE \RX_START_ADDRESS_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_START_ADDRESS[10]_i_1_n_0 ),
        .D(RX_WRITE_ADDRESS_reg__0[9]),
        .Q(RX_START_ADDRESS[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0333DFFF03330222)) 
    RX_STB_i_1
       (.I0(\RX_PACKET_LENGTH_SYNC[10]_i_2_n_0 ),
        .I1(RX_PACKET_STATE[1]),
        .I2(RX_PACKET_STATE[2]),
        .I3(RX_PACKET_STATE[0]),
        .I4(RX_STB_i_2_n_0),
        .I5(INPUT_ETH_RX_STB),
        .O(RX_STB_i_1_n_0));
  LUT5 #(
    .INIT(32'h0050D500)) 
    RX_STB_i_2
       (.I0(RX_PACKET_STATE[0]),
        .I1(RX_PACKET_STATE0),
        .I2(INPUT_ETH_RX_ACK),
        .I3(RX_PACKET_STATE[2]),
        .I4(RX_PACKET_STATE[1]),
        .O(RX_STB_i_2_n_0));
  FDRE RX_STB_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(RX_STB_i_1_n_0),
        .Q(INPUT_ETH_RX_STB),
        .R(INTERNAL_RST_reg));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \RX_WRITE_ADDRESS[0]_i_1 
       (.I0(RX_WRITE_ADDRESS_reg__0[0]),
        .O(plusOp[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \RX_WRITE_ADDRESS[0]_rep_i_1 
       (.I0(RX_WRITE_ADDRESS_reg__0[0]),
        .O(\RX_WRITE_ADDRESS[0]_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \RX_WRITE_ADDRESS[10]_i_1 
       (.I0(RX_WRITE_ADDRESS_reg__0[8]),
        .I1(RX_WRITE_ADDRESS_reg__0[6]),
        .I2(\RX_WRITE_ADDRESS[10]_i_2_n_0 ),
        .I3(RX_WRITE_ADDRESS_reg__0[7]),
        .I4(RX_WRITE_ADDRESS_reg__0[9]),
        .I5(RX_WRITE_ADDRESS_reg__0[10]),
        .O(plusOp[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \RX_WRITE_ADDRESS[10]_i_2 
       (.I0(RX_WRITE_ADDRESS_reg__0[5]),
        .I1(RX_WRITE_ADDRESS_reg__0[3]),
        .I2(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .I3(\RX_WRITE_ADDRESS_reg[0]_rep_n_0 ),
        .I4(RX_WRITE_ADDRESS_reg__0[2]),
        .I5(\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ),
        .O(\RX_WRITE_ADDRESS[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \RX_WRITE_ADDRESS[1]_i_1 
       (.I0(\RX_WRITE_ADDRESS_reg[0]_rep_n_0 ),
        .I1(RX_WRITE_ADDRESS_reg__0[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \RX_WRITE_ADDRESS[1]_rep_i_1 
       (.I0(\RX_WRITE_ADDRESS_reg[0]_rep_n_0 ),
        .I1(RX_WRITE_ADDRESS_reg__0[1]),
        .O(\RX_WRITE_ADDRESS[1]_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \RX_WRITE_ADDRESS[1]_rep_i_1__0 
       (.I0(\RX_WRITE_ADDRESS_reg[0]_rep_n_0 ),
        .I1(RX_WRITE_ADDRESS_reg__0[1]),
        .O(\RX_WRITE_ADDRESS[1]_rep_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \RX_WRITE_ADDRESS[2]_i_1 
       (.I0(\RX_WRITE_ADDRESS_reg[0]_rep_n_0 ),
        .I1(RX_WRITE_ADDRESS_reg__0[1]),
        .I2(RX_WRITE_ADDRESS_reg__0[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \RX_WRITE_ADDRESS[2]_rep_i_1 
       (.I0(RX_WRITE_ADDRESS_reg__0[0]),
        .I1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .I2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .O(\RX_WRITE_ADDRESS[2]_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \RX_WRITE_ADDRESS[3]_i_1 
       (.I0(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .I1(RX_WRITE_ADDRESS_reg__0[0]),
        .I2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .I3(RX_WRITE_ADDRESS_reg__0[3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \RX_WRITE_ADDRESS[3]_rep_i_1 
       (.I0(RX_WRITE_ADDRESS_reg__0[1]),
        .I1(\RX_WRITE_ADDRESS_reg[0]_rep_n_0 ),
        .I2(RX_WRITE_ADDRESS_reg__0[2]),
        .I3(RX_WRITE_ADDRESS_reg__0[3]),
        .O(\RX_WRITE_ADDRESS[3]_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \RX_WRITE_ADDRESS[4]_i_1 
       (.I0(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .I1(RX_WRITE_ADDRESS_reg__0[0]),
        .I2(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .I3(RX_WRITE_ADDRESS_reg__0[3]),
        .I4(RX_WRITE_ADDRESS_reg__0[4]),
        .O(plusOp[4]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \RX_WRITE_ADDRESS[4]_rep_i_1 
       (.I0(RX_WRITE_ADDRESS_reg__0[2]),
        .I1(\RX_WRITE_ADDRESS_reg[0]_rep_n_0 ),
        .I2(RX_WRITE_ADDRESS_reg__0[1]),
        .I3(RX_WRITE_ADDRESS_reg__0[3]),
        .I4(\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ),
        .O(\RX_WRITE_ADDRESS[4]_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \RX_WRITE_ADDRESS[5]_i_1 
       (.I0(RX_WRITE_ADDRESS_reg__0[3]),
        .I1(RX_WRITE_ADDRESS_reg__0[1]),
        .I2(\RX_WRITE_ADDRESS_reg[0]_rep_n_0 ),
        .I3(RX_WRITE_ADDRESS_reg__0[2]),
        .I4(\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ),
        .I5(RX_WRITE_ADDRESS_reg__0[5]),
        .O(plusOp[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \RX_WRITE_ADDRESS[5]_rep_i_1 
       (.I0(RX_WRITE_ADDRESS_reg__0[3]),
        .I1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .I2(RX_WRITE_ADDRESS_reg__0[0]),
        .I3(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .I4(RX_WRITE_ADDRESS_reg__0[4]),
        .I5(RX_WRITE_ADDRESS_reg__0[5]),
        .O(\RX_WRITE_ADDRESS[5]_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \RX_WRITE_ADDRESS[6]_i_1 
       (.I0(\RX_WRITE_ADDRESS[10]_i_2_n_0 ),
        .I1(RX_WRITE_ADDRESS_reg__0[6]),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \RX_WRITE_ADDRESS[7]_i_1 
       (.I0(\RX_WRITE_ADDRESS[10]_i_2_n_0 ),
        .I1(RX_WRITE_ADDRESS_reg__0[6]),
        .I2(RX_WRITE_ADDRESS_reg__0[7]),
        .O(plusOp[7]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \RX_WRITE_ADDRESS[8]_i_1 
       (.I0(RX_WRITE_ADDRESS_reg__0[6]),
        .I1(\RX_WRITE_ADDRESS[10]_i_2_n_0 ),
        .I2(RX_WRITE_ADDRESS_reg__0[7]),
        .I3(RX_WRITE_ADDRESS_reg__0[8]),
        .O(plusOp[8]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \RX_WRITE_ADDRESS[9]_i_1 
       (.I0(RX_WRITE_ADDRESS_reg__0[7]),
        .I1(\RX_WRITE_ADDRESS[10]_i_2_n_0 ),
        .I2(RX_WRITE_ADDRESS_reg__0[6]),
        .I3(RX_WRITE_ADDRESS_reg__0[8]),
        .I4(RX_WRITE_ADDRESS_reg__0[9]),
        .O(plusOp[9]));
  (* ORIG_CELL_NAME = "RX_WRITE_ADDRESS_reg[0]" *) 
  FDRE \RX_WRITE_ADDRESS_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(RX_WRITE_ENABLE),
        .D(plusOp[0]),
        .Q(RX_WRITE_ADDRESS_reg__0[0]),
        .R(INTERNAL_RST_reg));
  (* ORIG_CELL_NAME = "RX_WRITE_ADDRESS_reg[0]" *) 
  FDRE \RX_WRITE_ADDRESS_reg[0]_rep 
       (.C(ETH_CLK_OBUF),
        .CE(RX_WRITE_ENABLE),
        .D(\RX_WRITE_ADDRESS[0]_rep_i_1_n_0 ),
        .Q(\RX_WRITE_ADDRESS_reg[0]_rep_n_0 ),
        .R(INTERNAL_RST_reg));
  FDRE \RX_WRITE_ADDRESS_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(RX_WRITE_ENABLE),
        .D(plusOp[10]),
        .Q(RX_WRITE_ADDRESS_reg__0[10]),
        .R(INTERNAL_RST_reg));
  (* ORIG_CELL_NAME = "RX_WRITE_ADDRESS_reg[1]" *) 
  FDRE \RX_WRITE_ADDRESS_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(RX_WRITE_ENABLE),
        .D(plusOp[1]),
        .Q(RX_WRITE_ADDRESS_reg__0[1]),
        .R(INTERNAL_RST_reg));
  (* ORIG_CELL_NAME = "RX_WRITE_ADDRESS_reg[1]" *) 
  FDRE \RX_WRITE_ADDRESS_reg[1]_rep 
       (.C(ETH_CLK_OBUF),
        .CE(RX_WRITE_ENABLE),
        .D(\RX_WRITE_ADDRESS[1]_rep_i_1_n_0 ),
        .Q(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .R(INTERNAL_RST_reg));
  (* ORIG_CELL_NAME = "RX_WRITE_ADDRESS_reg[1]" *) 
  FDRE \RX_WRITE_ADDRESS_reg[1]_rep__0 
       (.C(ETH_CLK_OBUF),
        .CE(RX_WRITE_ENABLE),
        .D(\RX_WRITE_ADDRESS[1]_rep_i_1__0_n_0 ),
        .Q(\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ),
        .R(INTERNAL_RST_reg));
  (* ORIG_CELL_NAME = "RX_WRITE_ADDRESS_reg[2]" *) 
  FDRE \RX_WRITE_ADDRESS_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(RX_WRITE_ENABLE),
        .D(plusOp[2]),
        .Q(RX_WRITE_ADDRESS_reg__0[2]),
        .R(INTERNAL_RST_reg));
  (* ORIG_CELL_NAME = "RX_WRITE_ADDRESS_reg[2]" *) 
  FDRE \RX_WRITE_ADDRESS_reg[2]_rep 
       (.C(ETH_CLK_OBUF),
        .CE(RX_WRITE_ENABLE),
        .D(\RX_WRITE_ADDRESS[2]_rep_i_1_n_0 ),
        .Q(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .R(INTERNAL_RST_reg));
  (* ORIG_CELL_NAME = "RX_WRITE_ADDRESS_reg[3]" *) 
  FDRE \RX_WRITE_ADDRESS_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(RX_WRITE_ENABLE),
        .D(plusOp[3]),
        .Q(RX_WRITE_ADDRESS_reg__0[3]),
        .R(INTERNAL_RST_reg));
  (* ORIG_CELL_NAME = "RX_WRITE_ADDRESS_reg[3]" *) 
  FDRE \RX_WRITE_ADDRESS_reg[3]_rep 
       (.C(ETH_CLK_OBUF),
        .CE(RX_WRITE_ENABLE),
        .D(\RX_WRITE_ADDRESS[3]_rep_i_1_n_0 ),
        .Q(\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ),
        .R(INTERNAL_RST_reg));
  (* ORIG_CELL_NAME = "RX_WRITE_ADDRESS_reg[4]" *) 
  FDRE \RX_WRITE_ADDRESS_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(RX_WRITE_ENABLE),
        .D(plusOp[4]),
        .Q(RX_WRITE_ADDRESS_reg__0[4]),
        .R(INTERNAL_RST_reg));
  (* ORIG_CELL_NAME = "RX_WRITE_ADDRESS_reg[4]" *) 
  FDRE \RX_WRITE_ADDRESS_reg[4]_rep 
       (.C(ETH_CLK_OBUF),
        .CE(RX_WRITE_ENABLE),
        .D(\RX_WRITE_ADDRESS[4]_rep_i_1_n_0 ),
        .Q(\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ),
        .R(INTERNAL_RST_reg));
  (* ORIG_CELL_NAME = "RX_WRITE_ADDRESS_reg[5]" *) 
  FDRE \RX_WRITE_ADDRESS_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(RX_WRITE_ENABLE),
        .D(plusOp[5]),
        .Q(RX_WRITE_ADDRESS_reg__0[5]),
        .R(INTERNAL_RST_reg));
  (* ORIG_CELL_NAME = "RX_WRITE_ADDRESS_reg[5]" *) 
  FDRE \RX_WRITE_ADDRESS_reg[5]_rep 
       (.C(ETH_CLK_OBUF),
        .CE(RX_WRITE_ENABLE),
        .D(\RX_WRITE_ADDRESS[5]_rep_i_1_n_0 ),
        .Q(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .R(INTERNAL_RST_reg));
  FDRE \RX_WRITE_ADDRESS_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(RX_WRITE_ENABLE),
        .D(plusOp[6]),
        .Q(RX_WRITE_ADDRESS_reg__0[6]),
        .R(INTERNAL_RST_reg));
  FDRE \RX_WRITE_ADDRESS_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(RX_WRITE_ENABLE),
        .D(plusOp[7]),
        .Q(RX_WRITE_ADDRESS_reg__0[7]),
        .R(INTERNAL_RST_reg));
  FDRE \RX_WRITE_ADDRESS_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(RX_WRITE_ENABLE),
        .D(plusOp[8]),
        .Q(RX_WRITE_ADDRESS_reg__0[8]),
        .R(INTERNAL_RST_reg));
  FDRE \RX_WRITE_ADDRESS_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(RX_WRITE_ENABLE),
        .D(plusOp[9]),
        .Q(RX_WRITE_ADDRESS_reg__0[9]),
        .R(INTERNAL_RST_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \RX_WRITE_BUFFER[0]_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .O(\RX_WRITE_BUFFER[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \RX_WRITE_BUFFER[1]_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .O(\RX_WRITE_BUFFER[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \RX_WRITE_BUFFER[2]_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .O(\RX_WRITE_BUFFER[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \RX_WRITE_BUFFER[3]_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .O(\RX_WRITE_BUFFER[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \RX_WRITE_BUFFER[4]_i_1 
       (.I0(RX_PACKET_LENGTH_BUFFER_reg_0_31_0_5_i_1_n_0),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .I5(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .O(\RX_WRITE_BUFFER[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \RX_WRITE_BUFFER[4]_i_2 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .O(\RX_WRITE_BUFFER[4]_i_2_n_0 ));
  FDRE \RX_WRITE_BUFFER_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(RX_PACKET_LENGTH_BUFFER_reg_0_31_0_5_i_1_n_0),
        .D(\RX_WRITE_BUFFER[0]_i_1_n_0 ),
        .Q(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .R(\RX_WRITE_BUFFER[4]_i_1_n_0 ));
  FDRE \RX_WRITE_BUFFER_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(RX_PACKET_LENGTH_BUFFER_reg_0_31_0_5_i_1_n_0),
        .D(\RX_WRITE_BUFFER[1]_i_1_n_0 ),
        .Q(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .R(\RX_WRITE_BUFFER[4]_i_1_n_0 ));
  FDRE \RX_WRITE_BUFFER_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(RX_PACKET_LENGTH_BUFFER_reg_0_31_0_5_i_1_n_0),
        .D(\RX_WRITE_BUFFER[2]_i_1_n_0 ),
        .Q(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .R(\RX_WRITE_BUFFER[4]_i_1_n_0 ));
  FDRE \RX_WRITE_BUFFER_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(RX_PACKET_LENGTH_BUFFER_reg_0_31_0_5_i_1_n_0),
        .D(\RX_WRITE_BUFFER[3]_i_1_n_0 ),
        .Q(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .R(\RX_WRITE_BUFFER[4]_i_1_n_0 ));
  FDRE \RX_WRITE_BUFFER_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(RX_PACKET_LENGTH_BUFFER_reg_0_31_0_5_i_1_n_0),
        .D(\RX_WRITE_BUFFER[4]_i_2_n_0 ),
        .Q(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .R(\RX_WRITE_BUFFER[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \RX_WRITE_DATA[0]_i_1 
       (.I0(RXD_D[0]),
        .I1(\RX_PHY_STATE_reg_n_0_[1] ),
        .I2(\RX_PHY_STATE_reg_n_0_[2] ),
        .I3(\RX_PHY_STATE_reg_n_0_[0] ),
        .I4(RX_WRITE_DATA[0]),
        .O(\RX_WRITE_DATA[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \RX_WRITE_DATA[10]_i_1 
       (.I0(RXD_D[0]),
        .I1(\RX_PHY_STATE_reg_n_0_[2] ),
        .I2(\RX_PHY_STATE_reg_n_0_[3] ),
        .I3(\RX_PHY_STATE_reg_n_0_[1] ),
        .I4(\RX_PHY_STATE_reg_n_0_[0] ),
        .I5(RX_WRITE_DATA[10]),
        .O(\RX_WRITE_DATA[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \RX_WRITE_DATA[11]_i_1 
       (.I0(RXD_D[1]),
        .I1(\RX_PHY_STATE_reg_n_0_[2] ),
        .I2(\RX_PHY_STATE_reg_n_0_[3] ),
        .I3(\RX_PHY_STATE_reg_n_0_[1] ),
        .I4(\RX_PHY_STATE_reg_n_0_[0] ),
        .I5(RX_WRITE_DATA[11]),
        .O(\RX_WRITE_DATA[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \RX_WRITE_DATA[12]_i_1 
       (.I0(RXD_D[0]),
        .I1(\RX_PHY_STATE_reg_n_0_[0] ),
        .I2(\RX_PHY_STATE_reg_n_0_[2] ),
        .I3(\RX_PHY_STATE_reg_n_0_[1] ),
        .I4(RX_WRITE_DATA[12]),
        .O(\RX_WRITE_DATA[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \RX_WRITE_DATA[13]_i_1 
       (.I0(RXD_D[1]),
        .I1(\RX_PHY_STATE_reg_n_0_[0] ),
        .I2(\RX_PHY_STATE_reg_n_0_[2] ),
        .I3(\RX_PHY_STATE_reg_n_0_[1] ),
        .I4(RX_WRITE_DATA[13]),
        .O(\RX_WRITE_DATA[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \RX_WRITE_DATA[14]_i_1 
       (.I0(RXD_D[0]),
        .I1(\RX_PHY_STATE_reg_n_0_[2] ),
        .I2(\RX_PHY_STATE_reg_n_0_[0] ),
        .I3(\RX_PHY_STATE_reg_n_0_[1] ),
        .I4(RX_WRITE_DATA[14]),
        .O(\RX_WRITE_DATA[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \RX_WRITE_DATA[15]_i_1 
       (.I0(RXD_D[1]),
        .I1(\RX_PHY_STATE_reg_n_0_[2] ),
        .I2(\RX_PHY_STATE_reg_n_0_[0] ),
        .I3(\RX_PHY_STATE_reg_n_0_[1] ),
        .I4(RX_WRITE_DATA[15]),
        .O(\RX_WRITE_DATA[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \RX_WRITE_DATA[1]_i_1 
       (.I0(RXD_D[1]),
        .I1(\RX_PHY_STATE_reg_n_0_[1] ),
        .I2(\RX_PHY_STATE_reg_n_0_[2] ),
        .I3(\RX_PHY_STATE_reg_n_0_[0] ),
        .I4(RX_WRITE_DATA[1]),
        .O(\RX_WRITE_DATA[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \RX_WRITE_DATA[2]_i_1 
       (.I0(RXD_D[0]),
        .I1(\RX_PHY_STATE_reg_n_0_[1] ),
        .I2(\RX_PHY_STATE_reg_n_0_[2] ),
        .I3(\RX_PHY_STATE_reg_n_0_[0] ),
        .I4(RX_WRITE_DATA[2]),
        .O(\RX_WRITE_DATA[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \RX_WRITE_DATA[3]_i_1 
       (.I0(RXD_D[1]),
        .I1(\RX_PHY_STATE_reg_n_0_[1] ),
        .I2(\RX_PHY_STATE_reg_n_0_[2] ),
        .I3(\RX_PHY_STATE_reg_n_0_[0] ),
        .I4(RX_WRITE_DATA[3]),
        .O(\RX_WRITE_DATA[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \RX_WRITE_DATA[4]_i_1 
       (.I0(RXD_D[0]),
        .I1(\RX_PHY_STATE_reg_n_0_[0] ),
        .I2(\RX_PHY_STATE_reg_n_0_[3] ),
        .I3(\RX_PHY_STATE_reg_n_0_[1] ),
        .I4(RX_WRITE_DATA[4]),
        .O(\RX_WRITE_DATA[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \RX_WRITE_DATA[5]_i_1 
       (.I0(RXD_D[1]),
        .I1(\RX_PHY_STATE_reg_n_0_[0] ),
        .I2(\RX_PHY_STATE_reg_n_0_[3] ),
        .I3(\RX_PHY_STATE_reg_n_0_[1] ),
        .I4(RX_WRITE_DATA[5]),
        .O(\RX_WRITE_DATA[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \RX_WRITE_DATA[6]_i_1 
       (.I0(RXD_D[0]),
        .I1(\RX_PHY_STATE_reg_n_0_[0] ),
        .I2(\RX_PHY_STATE_reg_n_0_[3] ),
        .I3(\RX_PHY_STATE_reg_n_0_[1] ),
        .I4(RX_WRITE_DATA[6]),
        .O(\RX_WRITE_DATA[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \RX_WRITE_DATA[7]_i_1 
       (.I0(RXD_D[1]),
        .I1(\RX_PHY_STATE_reg_n_0_[0] ),
        .I2(\RX_PHY_STATE_reg_n_0_[3] ),
        .I3(\RX_PHY_STATE_reg_n_0_[1] ),
        .I4(RX_WRITE_DATA[7]),
        .O(\RX_WRITE_DATA[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \RX_WRITE_DATA[8]_i_1 
       (.I0(RXD_D[0]),
        .I1(\RX_PHY_STATE_reg_n_0_[2] ),
        .I2(\RX_PHY_STATE_reg_n_0_[3] ),
        .I3(\RX_PHY_STATE_reg_n_0_[1] ),
        .I4(\RX_PHY_STATE_reg_n_0_[0] ),
        .I5(RX_WRITE_DATA[8]),
        .O(\RX_WRITE_DATA[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \RX_WRITE_DATA[9]_i_1 
       (.I0(RXD_D[1]),
        .I1(\RX_PHY_STATE_reg_n_0_[2] ),
        .I2(\RX_PHY_STATE_reg_n_0_[3] ),
        .I3(\RX_PHY_STATE_reg_n_0_[1] ),
        .I4(\RX_PHY_STATE_reg_n_0_[0] ),
        .I5(RX_WRITE_DATA[9]),
        .O(\RX_WRITE_DATA[9]_i_1_n_0 ));
  FDRE \RX_WRITE_DATA_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_WRITE_DATA[0]_i_1_n_0 ),
        .Q(RX_WRITE_DATA[0]),
        .R(1'b0));
  FDRE \RX_WRITE_DATA_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_WRITE_DATA[10]_i_1_n_0 ),
        .Q(RX_WRITE_DATA[10]),
        .R(1'b0));
  FDRE \RX_WRITE_DATA_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_WRITE_DATA[11]_i_1_n_0 ),
        .Q(RX_WRITE_DATA[11]),
        .R(1'b0));
  FDRE \RX_WRITE_DATA_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_WRITE_DATA[12]_i_1_n_0 ),
        .Q(RX_WRITE_DATA[12]),
        .R(1'b0));
  FDRE \RX_WRITE_DATA_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_WRITE_DATA[13]_i_1_n_0 ),
        .Q(RX_WRITE_DATA[13]),
        .R(1'b0));
  FDRE \RX_WRITE_DATA_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_WRITE_DATA[14]_i_1_n_0 ),
        .Q(RX_WRITE_DATA[14]),
        .R(1'b0));
  FDRE \RX_WRITE_DATA_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_WRITE_DATA[15]_i_1_n_0 ),
        .Q(RX_WRITE_DATA[15]),
        .R(1'b0));
  FDRE \RX_WRITE_DATA_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_WRITE_DATA[1]_i_1_n_0 ),
        .Q(RX_WRITE_DATA[1]),
        .R(1'b0));
  FDRE \RX_WRITE_DATA_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_WRITE_DATA[2]_i_1_n_0 ),
        .Q(RX_WRITE_DATA[2]),
        .R(1'b0));
  FDRE \RX_WRITE_DATA_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_WRITE_DATA[3]_i_1_n_0 ),
        .Q(RX_WRITE_DATA[3]),
        .R(1'b0));
  FDRE \RX_WRITE_DATA_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_WRITE_DATA[4]_i_1_n_0 ),
        .Q(RX_WRITE_DATA[4]),
        .R(1'b0));
  FDRE \RX_WRITE_DATA_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_WRITE_DATA[5]_i_1_n_0 ),
        .Q(RX_WRITE_DATA[5]),
        .R(1'b0));
  FDRE \RX_WRITE_DATA_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_WRITE_DATA[6]_i_1_n_0 ),
        .Q(RX_WRITE_DATA[6]),
        .R(1'b0));
  FDRE \RX_WRITE_DATA_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_WRITE_DATA[7]_i_1_n_0 ),
        .Q(RX_WRITE_DATA[7]),
        .R(1'b0));
  FDRE \RX_WRITE_DATA_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_WRITE_DATA[8]_i_1_n_0 ),
        .Q(RX_WRITE_DATA[8]),
        .R(1'b0));
  FDRE \RX_WRITE_DATA_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_WRITE_DATA[9]_i_1_n_0 ),
        .Q(RX_WRITE_DATA[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h08)) 
    RX_WRITE_ENABLE_i_1
       (.I0(\RX_PHY_STATE_reg_n_0_[0] ),
        .I1(\RX_PHY_STATE_reg_n_0_[3] ),
        .I2(\RX_PHY_STATE_reg_n_0_[1] ),
        .O(RX_WRITE_ENABLE_i_1_n_0));
  FDRE RX_WRITE_ENABLE_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(RX_WRITE_ENABLE_i_1_n_0),
        .Q(RX_WRITE_ENABLE),
        .R(1'b0));
  FDRE \RX_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX[15]_i_2_n_0 ),
        .D(\RX[0]_i_1_n_0 ),
        .Q(RX[0]),
        .R(1'b0));
  MUXF8 \RX_reg[0]_i_2 
       (.I0(\RX_reg[0]_i_4_n_0 ),
        .I1(\RX_reg[0]_i_5_n_0 ),
        .O(\RX_reg[0]_i_2_n_0 ),
        .S(RX_READ_ADDRESS[9]));
  MUXF8 \RX_reg[0]_i_3 
       (.I0(\RX_reg[0]_i_6_n_0 ),
        .I1(\RX_reg[0]_i_7_n_0 ),
        .O(\RX_reg[0]_i_3_n_0 ),
        .S(RX_READ_ADDRESS[9]));
  MUXF7 \RX_reg[0]_i_4 
       (.I0(\RX[0]_i_8_n_0 ),
        .I1(\RX[0]_i_9_n_0 ),
        .O(\RX_reg[0]_i_4_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[0]_i_5 
       (.I0(\RX[0]_i_10_n_0 ),
        .I1(\RX[0]_i_11_n_0 ),
        .O(\RX_reg[0]_i_5_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[0]_i_6 
       (.I0(\RX[0]_i_12_n_0 ),
        .I1(\RX[0]_i_13_n_0 ),
        .O(\RX_reg[0]_i_6_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[0]_i_7 
       (.I0(\RX[0]_i_14_n_0 ),
        .I1(\RX[0]_i_15_n_0 ),
        .O(\RX_reg[0]_i_7_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  FDRE \RX_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX[15]_i_2_n_0 ),
        .D(\RX[10]_i_1_n_0 ),
        .Q(RX[10]),
        .R(1'b0));
  MUXF7 \RX_reg[10]_i_4 
       (.I0(\RX[10]_i_8_n_0 ),
        .I1(\RX[10]_i_9_n_0 ),
        .O(\RX_reg[10]_i_4_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[10]_i_5 
       (.I0(\RX[10]_i_10_n_0 ),
        .I1(\RX[10]_i_11_n_0 ),
        .O(\RX_reg[10]_i_5_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[10]_i_6 
       (.I0(\RX[10]_i_12_n_0 ),
        .I1(\RX[10]_i_13_n_0 ),
        .O(\RX_reg[10]_i_6_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[10]_i_7 
       (.I0(\RX[10]_i_14_n_0 ),
        .I1(\RX[10]_i_15_n_0 ),
        .O(\RX_reg[10]_i_7_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  FDRE \RX_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX[15]_i_2_n_0 ),
        .D(RX0[11]),
        .Q(RX[11]),
        .R(\RX[15]_i_1_n_0 ));
  MUXF7 \RX_reg[11]_i_2 
       (.I0(\RX[11]_i_6_n_0 ),
        .I1(\RX[11]_i_7_n_0 ),
        .O(\RX_reg[11]_i_2_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[11]_i_3 
       (.I0(\RX[11]_i_8_n_0 ),
        .I1(\RX[11]_i_9_n_0 ),
        .O(\RX_reg[11]_i_3_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[11]_i_4 
       (.I0(\RX[11]_i_10_n_0 ),
        .I1(\RX[11]_i_11_n_0 ),
        .O(\RX_reg[11]_i_4_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[11]_i_5 
       (.I0(\RX[11]_i_12_n_0 ),
        .I1(\RX[11]_i_13_n_0 ),
        .O(\RX_reg[11]_i_5_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  FDRE \RX_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX[15]_i_2_n_0 ),
        .D(RX0[12]),
        .Q(RX[12]),
        .R(\RX[15]_i_1_n_0 ));
  MUXF7 \RX_reg[12]_i_2 
       (.I0(\RX[12]_i_6_n_0 ),
        .I1(\RX[12]_i_7_n_0 ),
        .O(\RX_reg[12]_i_2_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[12]_i_3 
       (.I0(\RX[12]_i_8_n_0 ),
        .I1(\RX[12]_i_9_n_0 ),
        .O(\RX_reg[12]_i_3_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[12]_i_4 
       (.I0(\RX[12]_i_10_n_0 ),
        .I1(\RX[12]_i_11_n_0 ),
        .O(\RX_reg[12]_i_4_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[12]_i_5 
       (.I0(\RX[12]_i_12_n_0 ),
        .I1(\RX[12]_i_13_n_0 ),
        .O(\RX_reg[12]_i_5_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  FDRE \RX_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX[15]_i_2_n_0 ),
        .D(RX0[13]),
        .Q(RX[13]),
        .R(\RX[15]_i_1_n_0 ));
  MUXF7 \RX_reg[13]_i_2 
       (.I0(\RX[13]_i_6_n_0 ),
        .I1(\RX[13]_i_7_n_0 ),
        .O(\RX_reg[13]_i_2_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[13]_i_3 
       (.I0(\RX[13]_i_8_n_0 ),
        .I1(\RX[13]_i_9_n_0 ),
        .O(\RX_reg[13]_i_3_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[13]_i_4 
       (.I0(\RX[13]_i_10_n_0 ),
        .I1(\RX[13]_i_11_n_0 ),
        .O(\RX_reg[13]_i_4_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[13]_i_5 
       (.I0(\RX[13]_i_12_n_0 ),
        .I1(\RX[13]_i_13_n_0 ),
        .O(\RX_reg[13]_i_5_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  FDRE \RX_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX[15]_i_2_n_0 ),
        .D(RX0[14]),
        .Q(RX[14]),
        .R(\RX[15]_i_1_n_0 ));
  MUXF7 \RX_reg[14]_i_2 
       (.I0(\RX[14]_i_6_n_0 ),
        .I1(\RX[14]_i_7_n_0 ),
        .O(\RX_reg[14]_i_2_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[14]_i_3 
       (.I0(\RX[14]_i_8_n_0 ),
        .I1(\RX[14]_i_9_n_0 ),
        .O(\RX_reg[14]_i_3_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[14]_i_4 
       (.I0(\RX[14]_i_10_n_0 ),
        .I1(\RX[14]_i_11_n_0 ),
        .O(\RX_reg[14]_i_4_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[14]_i_5 
       (.I0(\RX[14]_i_12_n_0 ),
        .I1(\RX[14]_i_13_n_0 ),
        .O(\RX_reg[14]_i_5_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  FDRE \RX_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX[15]_i_2_n_0 ),
        .D(RX0[15]),
        .Q(RX[15]),
        .R(\RX[15]_i_1_n_0 ));
  MUXF7 \RX_reg[15]_i_4 
       (.I0(\RX[15]_i_8_n_0 ),
        .I1(\RX[15]_i_9_n_0 ),
        .O(\RX_reg[15]_i_4_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[15]_i_5 
       (.I0(\RX[15]_i_10_n_0 ),
        .I1(\RX[15]_i_11_n_0 ),
        .O(\RX_reg[15]_i_5_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[15]_i_6 
       (.I0(\RX[15]_i_12_n_0 ),
        .I1(\RX[15]_i_13_n_0 ),
        .O(\RX_reg[15]_i_6_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[15]_i_7 
       (.I0(\RX[15]_i_14_n_0 ),
        .I1(\RX[15]_i_15_n_0 ),
        .O(\RX_reg[15]_i_7_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  FDRE \RX_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX[15]_i_2_n_0 ),
        .D(\RX[1]_i_1_n_0 ),
        .Q(RX[1]),
        .R(1'b0));
  MUXF8 \RX_reg[1]_i_2 
       (.I0(\RX_reg[1]_i_4_n_0 ),
        .I1(\RX_reg[1]_i_5_n_0 ),
        .O(\RX_reg[1]_i_2_n_0 ),
        .S(RX_READ_ADDRESS[9]));
  MUXF8 \RX_reg[1]_i_3 
       (.I0(\RX_reg[1]_i_6_n_0 ),
        .I1(\RX_reg[1]_i_7_n_0 ),
        .O(\RX_reg[1]_i_3_n_0 ),
        .S(RX_READ_ADDRESS[9]));
  MUXF7 \RX_reg[1]_i_4 
       (.I0(\RX[1]_i_8_n_0 ),
        .I1(\RX[1]_i_9_n_0 ),
        .O(\RX_reg[1]_i_4_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[1]_i_5 
       (.I0(\RX[1]_i_10_n_0 ),
        .I1(\RX[1]_i_11_n_0 ),
        .O(\RX_reg[1]_i_5_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[1]_i_6 
       (.I0(\RX[1]_i_12_n_0 ),
        .I1(\RX[1]_i_13_n_0 ),
        .O(\RX_reg[1]_i_6_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[1]_i_7 
       (.I0(\RX[1]_i_14_n_0 ),
        .I1(\RX[1]_i_15_n_0 ),
        .O(\RX_reg[1]_i_7_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  FDRE \RX_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX[15]_i_2_n_0 ),
        .D(\RX[2]_i_1_n_0 ),
        .Q(RX[2]),
        .R(1'b0));
  MUXF8 \RX_reg[2]_i_2 
       (.I0(\RX_reg[2]_i_4_n_0 ),
        .I1(\RX_reg[2]_i_5_n_0 ),
        .O(\RX_reg[2]_i_2_n_0 ),
        .S(RX_READ_ADDRESS[9]));
  MUXF8 \RX_reg[2]_i_3 
       (.I0(\RX_reg[2]_i_6_n_0 ),
        .I1(\RX_reg[2]_i_7_n_0 ),
        .O(\RX_reg[2]_i_3_n_0 ),
        .S(RX_READ_ADDRESS[9]));
  MUXF7 \RX_reg[2]_i_4 
       (.I0(\RX[2]_i_8_n_0 ),
        .I1(\RX[2]_i_9_n_0 ),
        .O(\RX_reg[2]_i_4_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[2]_i_5 
       (.I0(\RX[2]_i_10_n_0 ),
        .I1(\RX[2]_i_11_n_0 ),
        .O(\RX_reg[2]_i_5_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[2]_i_6 
       (.I0(\RX[2]_i_12_n_0 ),
        .I1(\RX[2]_i_13_n_0 ),
        .O(\RX_reg[2]_i_6_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[2]_i_7 
       (.I0(\RX[2]_i_14_n_0 ),
        .I1(\RX[2]_i_15_n_0 ),
        .O(\RX_reg[2]_i_7_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  FDRE \RX_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX[15]_i_2_n_0 ),
        .D(\RX[3]_i_1_n_0 ),
        .Q(RX[3]),
        .R(1'b0));
  MUXF8 \RX_reg[3]_i_2 
       (.I0(\RX_reg[3]_i_4_n_0 ),
        .I1(\RX_reg[3]_i_5_n_0 ),
        .O(\RX_reg[3]_i_2_n_0 ),
        .S(RX_READ_ADDRESS[9]));
  MUXF8 \RX_reg[3]_i_3 
       (.I0(\RX_reg[3]_i_6_n_0 ),
        .I1(\RX_reg[3]_i_7_n_0 ),
        .O(\RX_reg[3]_i_3_n_0 ),
        .S(RX_READ_ADDRESS[9]));
  MUXF7 \RX_reg[3]_i_4 
       (.I0(\RX[3]_i_8_n_0 ),
        .I1(\RX[3]_i_9_n_0 ),
        .O(\RX_reg[3]_i_4_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[3]_i_5 
       (.I0(\RX[3]_i_10_n_0 ),
        .I1(\RX[3]_i_11_n_0 ),
        .O(\RX_reg[3]_i_5_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[3]_i_6 
       (.I0(\RX[3]_i_12_n_0 ),
        .I1(\RX[3]_i_13_n_0 ),
        .O(\RX_reg[3]_i_6_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[3]_i_7 
       (.I0(\RX[3]_i_14_n_0 ),
        .I1(\RX[3]_i_15_n_0 ),
        .O(\RX_reg[3]_i_7_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  FDRE \RX_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX[15]_i_2_n_0 ),
        .D(\RX[4]_i_1_n_0 ),
        .Q(RX[4]),
        .R(1'b0));
  MUXF8 \RX_reg[4]_i_2 
       (.I0(\RX_reg[4]_i_5_n_0 ),
        .I1(\RX_reg[4]_i_6_n_0 ),
        .O(\RX_reg[4]_i_2_n_0 ),
        .S(RX_READ_ADDRESS[9]));
  MUXF8 \RX_reg[4]_i_3 
       (.I0(\RX_reg[4]_i_7_n_0 ),
        .I1(\RX_reg[4]_i_8_n_0 ),
        .O(\RX_reg[4]_i_3_n_0 ),
        .S(RX_READ_ADDRESS[9]));
  MUXF7 \RX_reg[4]_i_5 
       (.I0(\RX[4]_i_9_n_0 ),
        .I1(\RX[4]_i_10_n_0 ),
        .O(\RX_reg[4]_i_5_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[4]_i_6 
       (.I0(\RX[4]_i_11_n_0 ),
        .I1(\RX[4]_i_12_n_0 ),
        .O(\RX_reg[4]_i_6_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[4]_i_7 
       (.I0(\RX[4]_i_13_n_0 ),
        .I1(\RX[4]_i_14_n_0 ),
        .O(\RX_reg[4]_i_7_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[4]_i_8 
       (.I0(\RX[4]_i_15_n_0 ),
        .I1(\RX[4]_i_16_n_0 ),
        .O(\RX_reg[4]_i_8_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  FDRE \RX_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX[15]_i_2_n_0 ),
        .D(\RX[5]_i_1_n_0 ),
        .Q(RX[5]),
        .R(1'b0));
  MUXF8 \RX_reg[5]_i_2 
       (.I0(\RX_reg[5]_i_5_n_0 ),
        .I1(\RX_reg[5]_i_6_n_0 ),
        .O(\RX_reg[5]_i_2_n_0 ),
        .S(RX_READ_ADDRESS[9]));
  MUXF8 \RX_reg[5]_i_3 
       (.I0(\RX_reg[5]_i_7_n_0 ),
        .I1(\RX_reg[5]_i_8_n_0 ),
        .O(\RX_reg[5]_i_3_n_0 ),
        .S(RX_READ_ADDRESS[9]));
  MUXF7 \RX_reg[5]_i_5 
       (.I0(\RX[5]_i_9_n_0 ),
        .I1(\RX[5]_i_10_n_0 ),
        .O(\RX_reg[5]_i_5_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[5]_i_6 
       (.I0(\RX[5]_i_11_n_0 ),
        .I1(\RX[5]_i_12_n_0 ),
        .O(\RX_reg[5]_i_6_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[5]_i_7 
       (.I0(\RX[5]_i_13_n_0 ),
        .I1(\RX[5]_i_14_n_0 ),
        .O(\RX_reg[5]_i_7_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[5]_i_8 
       (.I0(\RX[5]_i_15_n_0 ),
        .I1(\RX[5]_i_16_n_0 ),
        .O(\RX_reg[5]_i_8_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  FDRE \RX_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX[15]_i_2_n_0 ),
        .D(\RX[6]_i_1_n_0 ),
        .Q(RX[6]),
        .R(1'b0));
  MUXF8 \RX_reg[6]_i_2 
       (.I0(\RX_reg[6]_i_5_n_0 ),
        .I1(\RX_reg[6]_i_6_n_0 ),
        .O(\RX_reg[6]_i_2_n_0 ),
        .S(RX_READ_ADDRESS[9]));
  MUXF8 \RX_reg[6]_i_3 
       (.I0(\RX_reg[6]_i_7_n_0 ),
        .I1(\RX_reg[6]_i_8_n_0 ),
        .O(\RX_reg[6]_i_3_n_0 ),
        .S(RX_READ_ADDRESS[9]));
  MUXF7 \RX_reg[6]_i_5 
       (.I0(\RX[6]_i_9_n_0 ),
        .I1(\RX[6]_i_10_n_0 ),
        .O(\RX_reg[6]_i_5_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[6]_i_6 
       (.I0(\RX[6]_i_11_n_0 ),
        .I1(\RX[6]_i_12_n_0 ),
        .O(\RX_reg[6]_i_6_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[6]_i_7 
       (.I0(\RX[6]_i_13_n_0 ),
        .I1(\RX[6]_i_14_n_0 ),
        .O(\RX_reg[6]_i_7_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[6]_i_8 
       (.I0(\RX[6]_i_15_n_0 ),
        .I1(\RX[6]_i_16_n_0 ),
        .O(\RX_reg[6]_i_8_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  FDRE \RX_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX[15]_i_2_n_0 ),
        .D(\RX[7]_i_1_n_0 ),
        .Q(RX[7]),
        .R(1'b0));
  MUXF8 \RX_reg[7]_i_2 
       (.I0(\RX_reg[7]_i_5_n_0 ),
        .I1(\RX_reg[7]_i_6_n_0 ),
        .O(\RX_reg[7]_i_2_n_0 ),
        .S(RX_READ_ADDRESS[9]));
  MUXF8 \RX_reg[7]_i_3 
       (.I0(\RX_reg[7]_i_7_n_0 ),
        .I1(\RX_reg[7]_i_8_n_0 ),
        .O(\RX_reg[7]_i_3_n_0 ),
        .S(RX_READ_ADDRESS[9]));
  MUXF7 \RX_reg[7]_i_5 
       (.I0(\RX[7]_i_9_n_0 ),
        .I1(\RX[7]_i_10_n_0 ),
        .O(\RX_reg[7]_i_5_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[7]_i_6 
       (.I0(\RX[7]_i_11_n_0 ),
        .I1(\RX[7]_i_12_n_0 ),
        .O(\RX_reg[7]_i_6_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[7]_i_7 
       (.I0(\RX[7]_i_13_n_0 ),
        .I1(\RX[7]_i_14_n_0 ),
        .O(\RX_reg[7]_i_7_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[7]_i_8 
       (.I0(\RX[7]_i_15_n_0 ),
        .I1(\RX[7]_i_16_n_0 ),
        .O(\RX_reg[7]_i_8_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  FDRE \RX_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX[15]_i_2_n_0 ),
        .D(\RX[8]_i_1_n_0 ),
        .Q(RX[8]),
        .R(1'b0));
  MUXF8 \RX_reg[8]_i_2 
       (.I0(\RX_reg[8]_i_4_n_0 ),
        .I1(\RX_reg[8]_i_5_n_0 ),
        .O(\RX_reg[8]_i_2_n_0 ),
        .S(RX_READ_ADDRESS[9]));
  MUXF8 \RX_reg[8]_i_3 
       (.I0(\RX_reg[8]_i_6_n_0 ),
        .I1(\RX_reg[8]_i_7_n_0 ),
        .O(\RX_reg[8]_i_3_n_0 ),
        .S(RX_READ_ADDRESS[9]));
  MUXF7 \RX_reg[8]_i_4 
       (.I0(\RX[8]_i_8_n_0 ),
        .I1(\RX[8]_i_9_n_0 ),
        .O(\RX_reg[8]_i_4_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[8]_i_5 
       (.I0(\RX[8]_i_10_n_0 ),
        .I1(\RX[8]_i_11_n_0 ),
        .O(\RX_reg[8]_i_5_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[8]_i_6 
       (.I0(\RX[8]_i_12_n_0 ),
        .I1(\RX[8]_i_13_n_0 ),
        .O(\RX_reg[8]_i_6_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[8]_i_7 
       (.I0(\RX[8]_i_14_n_0 ),
        .I1(\RX[8]_i_15_n_0 ),
        .O(\RX_reg[8]_i_7_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  FDRE \RX_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX[15]_i_2_n_0 ),
        .D(\RX[9]_i_1_n_0 ),
        .Q(RX[9]),
        .R(1'b0));
  MUXF8 \RX_reg[9]_i_2 
       (.I0(\RX_reg[9]_i_5_n_0 ),
        .I1(\RX_reg[9]_i_6_n_0 ),
        .O(\RX_reg[9]_i_2_n_0 ),
        .S(RX_READ_ADDRESS[9]));
  MUXF8 \RX_reg[9]_i_3 
       (.I0(\RX_reg[9]_i_7_n_0 ),
        .I1(\RX_reg[9]_i_8_n_0 ),
        .O(\RX_reg[9]_i_3_n_0 ),
        .S(RX_READ_ADDRESS[9]));
  MUXF7 \RX_reg[9]_i_5 
       (.I0(\RX[9]_i_9_n_0 ),
        .I1(\RX[9]_i_10_n_0 ),
        .O(\RX_reg[9]_i_5_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[9]_i_6 
       (.I0(\RX[9]_i_11_n_0 ),
        .I1(\RX[9]_i_12_n_0 ),
        .O(\RX_reg[9]_i_6_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[9]_i_7 
       (.I0(\RX[9]_i_13_n_0 ),
        .I1(\RX[9]_i_14_n_0 ),
        .O(\RX_reg[9]_i_7_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[9]_i_8 
       (.I0(\RX[9]_i_15_n_0 ),
        .I1(\RX[9]_i_16_n_0 ),
        .O(\RX_reg[9]_i_8_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  LUT5 #(
    .INIT(32'hAF55EF55)) 
    S_TX_ACK_i_1
       (.I0(\TX_PACKET_STATE_reg_n_0_[1] ),
        .I1(\TX_PACKET_STATE_reg_n_0_[0] ),
        .I2(OUTPUT_ETH_TX_STB),
        .I3(OUTPUT_ETH_TX_ACK),
        .I4(\TX_PACKET_STATE_reg[1]_i_2_n_0 ),
        .O(S_TX_ACK_i_1_n_0));
  FDRE S_TX_ACK_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(S_TX_ACK_i_1_n_0),
        .Q(OUTPUT_ETH_TX_ACK),
        .R(INTERNAL_RST_reg));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \TXD[0]_i_1 
       (.I0(\TXD[0]_i_2_n_0 ),
        .I1(\TXD[1]_i_3_n_0 ),
        .I2(TXD_OBUF[0]),
        .O(\TXD[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \TXD[0]_i_10 
       (.I0(p_18_in[0]),
        .I1(TX_MEMORY_reg_n_67),
        .I2(\TX_PHY_STATE_reg_n_0_[1] ),
        .I3(p_20_in[0]),
        .I4(\TX_PHY_STATE_reg_n_0_[0] ),
        .I5(p_21_in[0]),
        .O(\TXD[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h5F503F3F5F503030)) 
    \TXD[0]_i_11 
       (.I0(slv1_out[5]),
        .I1(slv1_out[7]),
        .I2(\TX_PHY_STATE_reg_n_0_[1] ),
        .I3(p_16_in[0]),
        .I4(\TX_PHY_STATE_reg_n_0_[0] ),
        .I5(p_17_in[0]),
        .O(\TXD[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \TXD[0]_i_2 
       (.I0(\TXD[0]_i_3_n_0 ),
        .I1(\TXD_reg[0]_i_4_n_0 ),
        .I2(\TX_PHY_STATE_reg_n_0_[4] ),
        .I3(\TXD_reg[0]_i_5_n_0 ),
        .I4(\TX_PHY_STATE_reg_n_0_[3] ),
        .I5(\TXD[0]_i_6_n_0 ),
        .O(\TXD[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h47FF4700)) 
    \TXD[0]_i_3 
       (.I0(p_1_in126_in),
        .I1(\TX_PHY_STATE_reg_n_0_[0] ),
        .I2(p_1_in130_in),
        .I3(\TX_PHY_STATE_reg_n_0_[2] ),
        .I4(\TXD[0]_i_7_n_0 ),
        .O(\TXD[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hDFD5FFFF)) 
    \TXD[0]_i_6 
       (.I0(\TX_PHY_STATE_reg_n_0_[1] ),
        .I1(p_22_in[0]),
        .I2(\TX_PHY_STATE_reg_n_0_[0] ),
        .I3(TX_MEMORY_reg_n_59),
        .I4(\TX_PHY_STATE_reg_n_0_[2] ),
        .O(\TXD[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \TXD[0]_i_7 
       (.I0(p_1_in133_in),
        .I1(p_1_in136_in),
        .I2(\TX_PHY_STATE_reg_n_0_[1] ),
        .I3(\TX_CRC_reg_n_0_[9] ),
        .I4(\TX_PHY_STATE_reg_n_0_[0] ),
        .I5(\TX_CRC_reg_n_0_[11] ),
        .O(\TXD[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \TXD[0]_i_8 
       (.I0(\TX_CRC_reg_n_0_[21] ),
        .I1(\TX_CRC_reg_n_0_[23] ),
        .I2(\TX_PHY_STATE_reg_n_0_[1] ),
        .I3(slv1_out[1]),
        .I4(\TX_PHY_STATE_reg_n_0_[0] ),
        .I5(slv1_out[3]),
        .O(\TXD[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \TXD[0]_i_9 
       (.I0(\TX_CRC_reg_n_0_[13] ),
        .I1(\TX_CRC_reg_n_0_[15] ),
        .I2(\TX_PHY_STATE_reg_n_0_[1] ),
        .I3(\TX_CRC_reg_n_0_[17] ),
        .I4(\TX_PHY_STATE_reg_n_0_[0] ),
        .I5(\TX_CRC_reg_n_0_[19] ),
        .O(\TXD[0]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \TXD[1]_i_1 
       (.I0(\TXD[1]_i_2_n_0 ),
        .I1(\TXD[1]_i_3_n_0 ),
        .I2(TXD_OBUF[1]),
        .O(\TXD[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \TXD[1]_i_10 
       (.I0(\TX_CRC_reg_n_0_[12] ),
        .I1(\TX_CRC_reg_n_0_[14] ),
        .I2(\TX_PHY_STATE_reg_n_0_[1] ),
        .I3(\TX_CRC_reg_n_0_[16] ),
        .I4(\TX_PHY_STATE_reg_n_0_[0] ),
        .I5(\TX_CRC_reg_n_0_[18] ),
        .O(\TXD[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \TXD[1]_i_11 
       (.I0(p_18_in[1]),
        .I1(p_0_in66_in),
        .I2(\TX_PHY_STATE_reg_n_0_[1] ),
        .I3(p_20_in[1]),
        .I4(\TX_PHY_STATE_reg_n_0_[0] ),
        .I5(p_21_in[1]),
        .O(\TXD[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h5F503F3F5F503030)) 
    \TXD[1]_i_12 
       (.I0(slv1_out[4]),
        .I1(slv1_out[6]),
        .I2(\TX_PHY_STATE_reg_n_0_[1] ),
        .I3(p_16_in[1]),
        .I4(\TX_PHY_STATE_reg_n_0_[0] ),
        .I5(p_17_in[1]),
        .O(\TXD[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \TXD[1]_i_2 
       (.I0(\TXD[1]_i_4_n_0 ),
        .I1(\TXD_reg[1]_i_5_n_0 ),
        .I2(\TX_PHY_STATE_reg_n_0_[4] ),
        .I3(\TXD_reg[1]_i_6_n_0 ),
        .I4(\TX_PHY_STATE_reg_n_0_[3] ),
        .I5(\TXD[1]_i_7_n_0 ),
        .O(\TXD[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFFFFFE)) 
    \TXD[1]_i_3 
       (.I0(\TX_PHY_STATE_reg_n_0_[0] ),
        .I1(\TX_PHY_STATE_reg_n_0_[3] ),
        .I2(\TX_PHY_STATE_reg_n_0_[4] ),
        .I3(\TX_PHY_STATE_reg_n_0_[1] ),
        .I4(\TX_PHY_STATE_reg_n_0_[2] ),
        .O(\TXD[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h47FF4700)) 
    \TXD[1]_i_4 
       (.I0(\TX_CRC_reg_n_0_[0] ),
        .I1(\TX_PHY_STATE_reg_n_0_[0] ),
        .I2(p_1_in128_in),
        .I3(\TX_PHY_STATE_reg_n_0_[2] ),
        .I4(\TXD[1]_i_8_n_0 ),
        .O(\TXD[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hA8882808)) 
    \TXD[1]_i_7 
       (.I0(\TX_PHY_STATE_reg_n_0_[2] ),
        .I1(\TX_PHY_STATE_reg_n_0_[0] ),
        .I2(\TX_PHY_STATE_reg_n_0_[1] ),
        .I3(p_0_in167_in),
        .I4(p_22_in[1]),
        .O(\TXD[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \TXD[1]_i_8 
       (.I0(p_1_in132_in),
        .I1(p_1_in135_in),
        .I2(\TX_PHY_STATE_reg_n_0_[1] ),
        .I3(\TX_CRC_reg_n_0_[8] ),
        .I4(\TX_PHY_STATE_reg_n_0_[0] ),
        .I5(\TX_CRC_reg_n_0_[10] ),
        .O(\TXD[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \TXD[1]_i_9 
       (.I0(\TX_CRC_reg_n_0_[20] ),
        .I1(\TX_CRC_reg_n_0_[22] ),
        .I2(\TX_PHY_STATE_reg_n_0_[1] ),
        .I3(slv1_out[0]),
        .I4(\TX_PHY_STATE_reg_n_0_[0] ),
        .I5(slv1_out[2]),
        .O(\TXD[1]_i_9_n_0 ));
  FDRE \TXD_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\TXD[0]_i_1_n_0 ),
        .Q(TXD_OBUF[0]),
        .R(INTERNAL_RST_reg));
  MUXF7 \TXD_reg[0]_i_4 
       (.I0(\TXD[0]_i_8_n_0 ),
        .I1(\TXD[0]_i_9_n_0 ),
        .O(\TXD_reg[0]_i_4_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  MUXF7 \TXD_reg[0]_i_5 
       (.I0(\TXD[0]_i_10_n_0 ),
        .I1(\TXD[0]_i_11_n_0 ),
        .O(\TXD_reg[0]_i_5_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDRE \TXD_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\TXD[1]_i_1_n_0 ),
        .Q(TXD_OBUF[1]),
        .R(INTERNAL_RST_reg));
  MUXF7 \TXD_reg[1]_i_5 
       (.I0(\TXD[1]_i_9_n_0 ),
        .I1(\TXD[1]_i_10_n_0 ),
        .O(\TXD_reg[1]_i_5_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  MUXF7 \TXD_reg[1]_i_6 
       (.I0(\TXD[1]_i_11_n_0 ),
        .I1(\TXD[1]_i_12_n_0 ),
        .O(\TXD_reg[1]_i_6_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  LUT6 #(
    .INIT(64'h7F7FFFFF00000100)) 
    TXEN_i_1
       (.I0(\TX_PHY_STATE_reg_n_0_[4] ),
        .I1(\TX_PHY_STATE_reg_n_0_[3] ),
        .I2(\TX_PHY_STATE_reg_n_0_[2] ),
        .I3(\TX_PHY_STATE_reg_n_0_[0] ),
        .I4(\TX_PHY_STATE_reg_n_0_[1] ),
        .I5(TXEN_OBUF),
        .O(TXEN_i_1_n_0));
  FDRE TXEN_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TXEN_i_1_n_0),
        .Q(TXEN_OBUF),
        .R(INTERNAL_RST_reg));
  LUT6 #(
    .INIT(64'h9F60906F906F9F60)) 
    \TX_CRC[0]_i_1 
       (.I0(p_0_in66_in),
        .I1(\TX_CRC[16]_i_2_n_0 ),
        .I2(\TX_PHY_STATE_reg_n_0_[2] ),
        .I3(slv1_out[6]),
        .I4(p_0_in167_in),
        .I5(\TX_CRC[16]_i_4_n_0 ),
        .O(\TX_CRC[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \TX_CRC[10]_i_2 
       (.I0(slv1_out[2]),
        .I1(p_21_in[1]),
        .I2(p_1_in128_in),
        .I3(\TX_CRC[28]_i_4_n_0 ),
        .I4(\TX_CRC[10]_i_4_n_0 ),
        .O(NEXTCRC32_D80189_out));
  LUT5 #(
    .INIT(32'h96696996)) 
    \TX_CRC[10]_i_3 
       (.I0(p_17_in[1]),
        .I1(slv1_out[2]),
        .I2(p_1_in128_in),
        .I3(\TX_CRC[28]_i_5_n_0 ),
        .I4(\TX_CRC[10]_i_5_n_0 ),
        .O(\TX_CRC[10]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[10]_i_4 
       (.I0(slv1_out[3]),
        .I1(p_21_in[0]),
        .I2(slv1_out[0]),
        .I3(p_20_in[1]),
        .O(\TX_CRC[10]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[10]_i_5 
       (.I0(p_17_in[0]),
        .I1(slv1_out[3]),
        .I2(p_16_in[1]),
        .I3(slv1_out[0]),
        .O(\TX_CRC[10]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[11]_i_2 
       (.I0(slv1_out[1]),
        .I1(p_20_in[0]),
        .I2(p_1_in130_in),
        .I3(\TX_CRC[26]_i_4_n_0 ),
        .O(NEXTCRC32_D80191_out));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[11]_i_3 
       (.I0(p_16_in[0]),
        .I1(slv1_out[1]),
        .I2(p_1_in130_in),
        .I3(\TX_CRC[26]_i_5_n_0 ),
        .O(NEXTCRC32_D8084_out));
  LUT5 #(
    .INIT(32'h606F6F60)) 
    \TX_CRC[12]_i_1 
       (.I0(\TX_CRC[12]_i_2_n_0 ),
        .I1(\TX_CRC[16]_i_3_n_0 ),
        .I2(\TX_PHY_STATE_reg_n_0_[2] ),
        .I3(\TX_CRC[12]_i_3_n_0 ),
        .I4(\TX_CRC[16]_i_5_n_0 ),
        .O(\TX_CRC[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[12]_i_2 
       (.I0(p_16_in[0]),
        .I1(p_1_in132_in),
        .I2(slv1_out[2]),
        .I3(\TX_CRC[12]_i_4_n_0 ),
        .I4(\TX_CRC[16]_i_2_n_0 ),
        .I5(\TX_CRC[4]_i_2_n_0 ),
        .O(\TX_CRC[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[12]_i_3 
       (.I0(p_20_in[0]),
        .I1(p_1_in132_in),
        .I2(slv1_out[2]),
        .I3(\TX_CRC[12]_i_4_n_0 ),
        .I4(\TX_CRC[16]_i_4_n_0 ),
        .I5(\TX_CRC[4]_i_4_n_0 ),
        .O(\TX_CRC[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \TX_CRC[12]_i_4 
       (.I0(slv1_out[1]),
        .I1(slv1_out[6]),
        .O(\TX_CRC[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[13]_i_2 
       (.I0(p_1_in133_in),
        .I1(\TX_CRC[28]_i_4_n_0 ),
        .I2(\TX_CRC[29]_i_4_n_0 ),
        .I3(\TX_CRC[4]_i_4_n_0 ),
        .I4(\TX_CRC[27]_i_4_n_0 ),
        .I5(\TX_CRC[13]_i_4_n_0 ),
        .O(NEXTCRC32_D80195_out));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[13]_i_3 
       (.I0(p_1_in133_in),
        .I1(\TX_CRC[28]_i_5_n_0 ),
        .I2(\TX_CRC[19]_i_2_n_0 ),
        .I3(\TX_CRC[4]_i_2_n_0 ),
        .I4(\TX_CRC[27]_i_5_n_0 ),
        .I5(\TX_CRC[13]_i_4_n_0 ),
        .O(\TX_CRC[13]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[13]_i_4 
       (.I0(slv1_out[6]),
        .I1(slv1_out[1]),
        .I2(slv1_out[7]),
        .I3(slv1_out[2]),
        .O(\TX_CRC[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[14]_i_2 
       (.I0(TX_MEMORY_reg_n_59),
        .I1(p_1_in135_in),
        .I2(\TX_CRC[14]_i_4_n_0 ),
        .I3(\TX_CRC[29]_i_4_n_0 ),
        .I4(\TX_CRC[4]_i_4_n_0 ),
        .I5(\TX_CRC[18]_i_4_n_0 ),
        .O(\TX_CRC[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[14]_i_3 
       (.I0(TX_MEMORY_reg_n_67),
        .I1(p_1_in135_in),
        .I2(\TX_CRC[30]_i_2_n_0 ),
        .I3(\TX_CRC[19]_i_2_n_0 ),
        .I4(\TX_CRC[4]_i_2_n_0 ),
        .I5(\TX_CRC[18]_i_4_n_0 ),
        .O(\TX_CRC[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \TX_CRC[14]_i_4 
       (.I0(p_22_in[1]),
        .I1(slv1_out[4]),
        .O(\TX_CRC[14]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \TX_CRC[15]_i_2 
       (.I0(TX_MEMORY_reg_n_59),
        .I1(slv1_out[7]),
        .I2(p_1_in136_in),
        .I3(\TX_CRC[29]_i_4_n_0 ),
        .I4(\TX_CRC[16]_i_5_n_0 ),
        .O(NEXTCRC32_D80199_out));
  LUT5 #(
    .INIT(32'h96696996)) 
    \TX_CRC[15]_i_3 
       (.I0(slv1_out[7]),
        .I1(TX_MEMORY_reg_n_67),
        .I2(p_1_in136_in),
        .I3(\TX_CRC[19]_i_2_n_0 ),
        .I4(\TX_CRC[16]_i_3_n_0 ),
        .O(NEXTCRC32_D8092_out));
  LUT6 #(
    .INIT(64'h9F60906F906F9F60)) 
    \TX_CRC[16]_i_1 
       (.I0(\TX_CRC[16]_i_2_n_0 ),
        .I1(\TX_CRC[16]_i_3_n_0 ),
        .I2(\TX_PHY_STATE_reg_n_0_[2] ),
        .I3(\TX_CRC_reg_n_0_[8] ),
        .I4(\TX_CRC[16]_i_4_n_0 ),
        .I5(\TX_CRC[16]_i_5_n_0 ),
        .O(\TX_CRC[16]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \TX_CRC[16]_i_2 
       (.I0(slv1_out[0]),
        .I1(p_16_in[1]),
        .O(\TX_CRC[16]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[16]_i_3 
       (.I0(p_18_in[0]),
        .I1(slv1_out[5]),
        .I2(slv1_out[4]),
        .I3(p_18_in[1]),
        .O(\TX_CRC[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \TX_CRC[16]_i_4 
       (.I0(p_20_in[1]),
        .I1(slv1_out[0]),
        .O(\TX_CRC[16]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[16]_i_5 
       (.I0(slv1_out[5]),
        .I1(p_22_in[0]),
        .I2(slv1_out[4]),
        .I3(p_22_in[1]),
        .O(\TX_CRC[16]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[17]_i_2 
       (.I0(p_20_in[0]),
        .I1(\TX_CRC_reg_n_0_[9] ),
        .I2(\TX_CRC[28]_i_4_n_0 ),
        .I3(\TX_CRC[23]_i_4_n_0 ),
        .O(NEXTCRC32_D80203_out));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[17]_i_3 
       (.I0(p_16_in[0]),
        .I1(\TX_CRC_reg_n_0_[9] ),
        .I2(\TX_CRC[28]_i_5_n_0 ),
        .I3(\TX_CRC[23]_i_5_n_0 ),
        .O(\TX_CRC[17]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[18]_i_2 
       (.I0(TX_MEMORY_reg_n_59),
        .I1(\TX_CRC_reg_n_0_[10] ),
        .I2(\TX_CRC[4]_i_4_n_0 ),
        .I3(\TX_CRC[18]_i_4_n_0 ),
        .O(\TX_CRC[18]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[18]_i_3 
       (.I0(TX_MEMORY_reg_n_67),
        .I1(\TX_CRC_reg_n_0_[10] ),
        .I2(\TX_CRC[4]_i_2_n_0 ),
        .I3(\TX_CRC[18]_i_4_n_0 ),
        .O(\TX_CRC[18]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \TX_CRC[18]_i_4 
       (.I0(slv1_out[7]),
        .I1(slv1_out[2]),
        .I2(slv1_out[6]),
        .O(\TX_CRC[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h690096FF69FF9600)) 
    \TX_CRC[19]_i_1 
       (.I0(TX_MEMORY_reg_n_67),
        .I1(slv1_out[7]),
        .I2(\TX_CRC[19]_i_2_n_0 ),
        .I3(\TX_PHY_STATE_reg_n_0_[2] ),
        .I4(\TX_CRC_reg_n_0_[11] ),
        .I5(\TX_CRC[19]_i_3_n_0 ),
        .O(\TX_CRC[19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \TX_CRC[19]_i_2 
       (.I0(slv1_out[3]),
        .I1(p_17_in[0]),
        .O(\TX_CRC[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[19]_i_3 
       (.I0(slv1_out[7]),
        .I1(TX_MEMORY_reg_n_59),
        .I2(slv1_out[3]),
        .I3(p_21_in[0]),
        .O(\TX_CRC[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[1]_i_2 
       (.I0(slv1_out[7]),
        .I1(\TX_CRC[16]_i_4_n_0 ),
        .I2(\TX_CRC[27]_i_4_n_0 ),
        .I3(\TX_CRC[23]_i_4_n_0 ),
        .O(\TX_CRC[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[1]_i_3 
       (.I0(slv1_out[7]),
        .I1(\TX_CRC[16]_i_2_n_0 ),
        .I2(\TX_CRC[27]_i_5_n_0 ),
        .I3(\TX_CRC[23]_i_5_n_0 ),
        .O(NEXTCRC32_D8070_out));
  LUT5 #(
    .INIT(32'hB4874B78)) 
    \TX_CRC[20]_i_1 
       (.I0(p_18_in[1]),
        .I1(\TX_PHY_STATE_reg_n_0_[2] ),
        .I2(slv1_out[4]),
        .I3(p_22_in[1]),
        .I4(\TX_CRC_reg_n_0_[12] ),
        .O(\TX_CRC[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB4874B78)) 
    \TX_CRC[21]_i_1 
       (.I0(p_18_in[0]),
        .I1(\TX_PHY_STATE_reg_n_0_[2] ),
        .I2(slv1_out[5]),
        .I3(p_22_in[0]),
        .I4(\TX_CRC_reg_n_0_[13] ),
        .O(\TX_CRC[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB4874B78)) 
    \TX_CRC[22]_i_1 
       (.I0(p_16_in[1]),
        .I1(\TX_PHY_STATE_reg_n_0_[2] ),
        .I2(slv1_out[0]),
        .I3(p_20_in[1]),
        .I4(\TX_CRC_reg_n_0_[14] ),
        .O(\TX_CRC[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[23]_i_2 
       (.I0(p_20_in[0]),
        .I1(\TX_CRC_reg_n_0_[15] ),
        .I2(\TX_CRC[16]_i_4_n_0 ),
        .I3(\TX_CRC[23]_i_4_n_0 ),
        .O(\TX_CRC[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[23]_i_3 
       (.I0(p_16_in[0]),
        .I1(\TX_CRC_reg_n_0_[15] ),
        .I2(\TX_CRC[16]_i_2_n_0 ),
        .I3(\TX_CRC[23]_i_5_n_0 ),
        .O(NEXTCRC32_D80108_out));
  LUT3 #(
    .INIT(8'h96)) 
    \TX_CRC[23]_i_4 
       (.I0(slv1_out[6]),
        .I1(slv1_out[1]),
        .I2(p_0_in167_in),
        .O(\TX_CRC[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \TX_CRC[23]_i_5 
       (.I0(slv1_out[6]),
        .I1(slv1_out[1]),
        .I2(p_0_in66_in),
        .O(\TX_CRC[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[24]_i_2 
       (.I0(slv1_out[7]),
        .I1(slv1_out[2]),
        .I2(slv1_out[1]),
        .I3(p_21_in[1]),
        .I4(\TX_CRC_reg_n_0_[16] ),
        .I5(\TX_CRC[27]_i_4_n_0 ),
        .O(NEXTCRC32_D80217_out));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[24]_i_3 
       (.I0(slv1_out[7]),
        .I1(slv1_out[2]),
        .I2(slv1_out[1]),
        .I3(p_17_in[1]),
        .I4(\TX_CRC_reg_n_0_[16] ),
        .I5(\TX_CRC[27]_i_5_n_0 ),
        .O(\TX_CRC[24]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[25]_i_2 
       (.I0(slv1_out[2]),
        .I1(p_21_in[1]),
        .I2(\TX_CRC_reg_n_0_[17] ),
        .I3(\TX_CRC[29]_i_4_n_0 ),
        .O(\TX_CRC[25]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[25]_i_3 
       (.I0(p_17_in[1]),
        .I1(slv1_out[2]),
        .I2(\TX_CRC_reg_n_0_[17] ),
        .I3(\TX_CRC[19]_i_2_n_0 ),
        .O(\TX_CRC[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[26]_i_2 
       (.I0(slv1_out[6]),
        .I1(p_0_in167_in),
        .I2(\TX_CRC_reg_n_0_[18] ),
        .I3(\TX_CRC[26]_i_4_n_0 ),
        .O(\TX_CRC[26]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[26]_i_3 
       (.I0(p_0_in66_in),
        .I1(slv1_out[6]),
        .I2(\TX_CRC_reg_n_0_[18] ),
        .I3(\TX_CRC[26]_i_5_n_0 ),
        .O(\TX_CRC[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[26]_i_4 
       (.I0(p_20_in[1]),
        .I1(slv1_out[0]),
        .I2(p_21_in[0]),
        .I3(slv1_out[3]),
        .I4(slv1_out[4]),
        .I5(p_22_in[1]),
        .O(\TX_CRC[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[26]_i_5 
       (.I0(slv1_out[0]),
        .I1(p_16_in[1]),
        .I2(slv1_out[3]),
        .I3(p_17_in[0]),
        .I4(slv1_out[4]),
        .I5(p_18_in[1]),
        .O(\TX_CRC[26]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \TX_CRC[27]_i_2 
       (.I0(slv1_out[1]),
        .I1(slv1_out[7]),
        .I2(\TX_CRC_reg_n_0_[19] ),
        .I3(\TX_CRC[27]_i_4_n_0 ),
        .I4(\TX_CRC[16]_i_5_n_0 ),
        .O(\TX_CRC[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \TX_CRC[27]_i_3 
       (.I0(slv1_out[1]),
        .I1(slv1_out[7]),
        .I2(\TX_CRC_reg_n_0_[19] ),
        .I3(\TX_CRC[27]_i_5_n_0 ),
        .I4(\TX_CRC[16]_i_3_n_0 ),
        .O(\TX_CRC[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \TX_CRC[27]_i_4 
       (.I0(p_20_in[0]),
        .I1(TX_MEMORY_reg_n_59),
        .O(\TX_CRC[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \TX_CRC[27]_i_5 
       (.I0(p_16_in[0]),
        .I1(TX_MEMORY_reg_n_67),
        .O(\TX_CRC[27]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[28]_i_2 
       (.I0(\TX_CRC_reg_n_0_[20] ),
        .I1(\TX_CRC[28]_i_4_n_0 ),
        .I2(\TX_CRC[4]_i_4_n_0 ),
        .I3(\TX_CRC[4]_i_5_n_0 ),
        .O(\TX_CRC[28]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[28]_i_3 
       (.I0(\TX_CRC_reg_n_0_[20] ),
        .I1(\TX_CRC[28]_i_5_n_0 ),
        .I2(\TX_CRC[4]_i_2_n_0 ),
        .I3(\TX_CRC[4]_i_5_n_0 ),
        .O(\TX_CRC[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \TX_CRC[28]_i_4 
       (.I0(p_22_in[0]),
        .I1(slv1_out[5]),
        .O(\TX_CRC[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \TX_CRC[28]_i_5 
       (.I0(slv1_out[5]),
        .I1(p_18_in[0]),
        .O(\TX_CRC[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[29]_i_2 
       (.I0(TX_MEMORY_reg_n_59),
        .I1(slv1_out[7]),
        .I2(slv1_out[6]),
        .I3(p_0_in167_in),
        .I4(\TX_CRC_reg_n_0_[21] ),
        .I5(\TX_CRC[29]_i_4_n_0 ),
        .O(\TX_CRC[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[29]_i_3 
       (.I0(slv1_out[7]),
        .I1(TX_MEMORY_reg_n_67),
        .I2(p_0_in66_in),
        .I3(slv1_out[6]),
        .I4(\TX_CRC_reg_n_0_[21] ),
        .I5(\TX_CRC[19]_i_2_n_0 ),
        .O(\TX_CRC[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \TX_CRC[29]_i_4 
       (.I0(p_21_in[0]),
        .I1(slv1_out[3]),
        .O(\TX_CRC[29]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[2]_i_2 
       (.I0(\TX_CRC[16]_i_4_n_0 ),
        .I1(\TX_CRC[4]_i_4_n_0 ),
        .I2(\TX_CRC[27]_i_4_n_0 ),
        .I3(\TX_CRC[13]_i_4_n_0 ),
        .O(NEXTCRC32_D80175_out));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[2]_i_3 
       (.I0(\TX_CRC[16]_i_2_n_0 ),
        .I1(\TX_CRC[4]_i_2_n_0 ),
        .I2(\TX_CRC[27]_i_5_n_0 ),
        .I3(\TX_CRC[13]_i_4_n_0 ),
        .O(\TX_CRC[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h690096FF69FF9600)) 
    \TX_CRC[30]_i_1 
       (.I0(\TX_CRC[30]_i_2_n_0 ),
        .I1(TX_MEMORY_reg_n_67),
        .I2(slv1_out[7]),
        .I3(\TX_PHY_STATE_reg_n_0_[2] ),
        .I4(\TX_CRC_reg_n_0_[22] ),
        .I5(\TX_CRC[30]_i_3_n_0 ),
        .O(\TX_CRC[30]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \TX_CRC[30]_i_2 
       (.I0(p_18_in[1]),
        .I1(slv1_out[4]),
        .O(\TX_CRC[30]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[30]_i_3 
       (.I0(slv1_out[4]),
        .I1(p_22_in[1]),
        .I2(slv1_out[7]),
        .I3(TX_MEMORY_reg_n_59),
        .O(\TX_CRC[30]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \TX_CRC[31]_i_1 
       (.I0(\TX_PHY_STATE_reg_n_0_[2] ),
        .I1(\TX_PHY_STATE_reg_n_0_[0] ),
        .I2(\TX_PHY_STATE_reg_n_0_[1] ),
        .I3(\TX_PHY_STATE_reg_n_0_[4] ),
        .I4(\TX_PHY_STATE_reg_n_0_[3] ),
        .O(\TX_CRC[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h10101000)) 
    \TX_CRC[31]_i_2 
       (.I0(\TX_PHY_STATE_reg_n_0_[4] ),
        .I1(\TX_PHY_STATE_reg_n_0_[1] ),
        .I2(\TX_PHY_STATE_reg_n_0_[0] ),
        .I3(\TX_PHY_STATE_reg_n_0_[2] ),
        .I4(\TX_PHY_STATE_reg_n_0_[3] ),
        .O(\TX_CRC[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB4874B78)) 
    \TX_CRC[31]_i_3 
       (.I0(p_18_in[0]),
        .I1(\TX_PHY_STATE_reg_n_0_[2] ),
        .I2(slv1_out[5]),
        .I3(p_22_in[0]),
        .I4(\TX_CRC_reg_n_0_[23] ),
        .O(\TX_CRC[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[3]_i_2 
       (.I0(slv1_out[7]),
        .I1(slv1_out[2]),
        .I2(slv1_out[1]),
        .I3(p_21_in[1]),
        .I4(\TX_CRC[29]_i_4_n_0 ),
        .I5(\TX_CRC[27]_i_4_n_0 ),
        .O(NEXTCRC32_D80177_out));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[3]_i_3 
       (.I0(slv1_out[7]),
        .I1(slv1_out[2]),
        .I2(slv1_out[1]),
        .I3(p_17_in[1]),
        .I4(\TX_CRC[19]_i_2_n_0 ),
        .I5(\TX_CRC[27]_i_5_n_0 ),
        .O(\TX_CRC[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9F90606F909F6F60)) 
    \TX_CRC[4]_i_1 
       (.I0(\TX_CRC[4]_i_2_n_0 ),
        .I1(\TX_CRC[4]_i_3_n_0 ),
        .I2(\TX_PHY_STATE_reg_n_0_[2] ),
        .I3(\TX_CRC[4]_i_4_n_0 ),
        .I4(\TX_CRC[4]_i_5_n_0 ),
        .I5(\TX_CRC[4]_i_6_n_0 ),
        .O(\TX_CRC[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \TX_CRC[4]_i_2 
       (.I0(p_17_in[1]),
        .I1(p_0_in66_in),
        .O(\TX_CRC[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[4]_i_3 
       (.I0(slv1_out[4]),
        .I1(p_18_in[1]),
        .I2(slv1_out[0]),
        .I3(p_16_in[1]),
        .I4(slv1_out[3]),
        .I5(p_17_in[0]),
        .O(\TX_CRC[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \TX_CRC[4]_i_4 
       (.I0(p_21_in[1]),
        .I1(p_0_in167_in),
        .O(\TX_CRC[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \TX_CRC[4]_i_5 
       (.I0(slv1_out[2]),
        .I1(slv1_out[6]),
        .O(\TX_CRC[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[4]_i_6 
       (.I0(slv1_out[4]),
        .I1(p_22_in[1]),
        .I2(p_20_in[1]),
        .I3(slv1_out[0]),
        .I4(p_21_in[0]),
        .I5(slv1_out[3]),
        .O(\TX_CRC[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \TX_CRC[5]_i_2 
       (.I0(slv1_out[7]),
        .I1(\TX_CRC[27]_i_4_n_0 ),
        .I2(\TX_CRC[10]_i_4_n_0 ),
        .I3(\TX_CRC[16]_i_5_n_0 ),
        .I4(\TX_CRC[23]_i_4_n_0 ),
        .O(NEXTCRC32_D80181_out));
  LUT5 #(
    .INIT(32'h96696996)) 
    \TX_CRC[5]_i_3 
       (.I0(slv1_out[7]),
        .I1(\TX_CRC[27]_i_5_n_0 ),
        .I2(\TX_CRC[10]_i_5_n_0 ),
        .I3(\TX_CRC[16]_i_3_n_0 ),
        .I4(\TX_CRC[23]_i_5_n_0 ),
        .O(NEXTCRC32_D8074_out));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[6]_i_2 
       (.I0(\TX_CRC[4]_i_4_n_0 ),
        .I1(\TX_CRC[27]_i_4_n_0 ),
        .I2(\TX_CRC[16]_i_5_n_0 ),
        .I3(\TX_CRC[13]_i_4_n_0 ),
        .O(\TX_CRC[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[6]_i_3 
       (.I0(\TX_CRC[4]_i_2_n_0 ),
        .I1(\TX_CRC[27]_i_5_n_0 ),
        .I2(\TX_CRC[16]_i_3_n_0 ),
        .I3(\TX_CRC[13]_i_4_n_0 ),
        .O(\TX_CRC[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[7]_i_2 
       (.I0(slv1_out[2]),
        .I1(slv1_out[7]),
        .I2(TX_MEMORY_reg_n_59),
        .I3(p_21_in[1]),
        .I4(\TX_CRC[28]_i_4_n_0 ),
        .I5(\TX_CRC[10]_i_4_n_0 ),
        .O(NEXTCRC32_D80183_out));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[7]_i_3 
       (.I0(slv1_out[2]),
        .I1(slv1_out[7]),
        .I2(TX_MEMORY_reg_n_67),
        .I3(p_17_in[1]),
        .I4(\TX_CRC[28]_i_5_n_0 ),
        .I5(\TX_CRC[10]_i_5_n_0 ),
        .O(\TX_CRC[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[8]_i_2 
       (.I0(slv1_out[1]),
        .I1(p_20_in[0]),
        .I2(\TX_CRC_reg_n_0_[0] ),
        .I3(\TX_CRC[26]_i_4_n_0 ),
        .O(NEXTCRC32_D80185_out));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[8]_i_3 
       (.I0(p_16_in[0]),
        .I1(slv1_out[1]),
        .I2(\TX_CRC_reg_n_0_[0] ),
        .I3(\TX_CRC[26]_i_5_n_0 ),
        .O(NEXTCRC32_D8078_out));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[9]_i_2 
       (.I0(slv1_out[1]),
        .I1(p_20_in[0]),
        .I2(slv1_out[2]),
        .I3(p_21_in[1]),
        .I4(p_1_in126_in),
        .I5(\TX_CRC[16]_i_5_n_0 ),
        .O(\TX_CRC[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[9]_i_3 
       (.I0(p_16_in[0]),
        .I1(slv1_out[1]),
        .I2(p_17_in[1]),
        .I3(slv1_out[2]),
        .I4(p_1_in126_in),
        .I5(\TX_CRC[16]_i_3_n_0 ),
        .O(\TX_CRC[9]_i_3_n_0 ));
  FDSE \TX_CRC_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC[0]_i_1_n_0 ),
        .Q(\TX_CRC_reg_n_0_[0] ),
        .S(\TX_CRC[31]_i_1_n_0 ));
  FDSE \TX_CRC_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[10]_i_1_n_0 ),
        .Q(\TX_CRC_reg_n_0_[10] ),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[10]_i_1 
       (.I0(NEXTCRC32_D80189_out),
        .I1(\TX_CRC[10]_i_3_n_0 ),
        .O(\TX_CRC_reg[10]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[11]_i_1_n_0 ),
        .Q(\TX_CRC_reg_n_0_[11] ),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[11]_i_1 
       (.I0(NEXTCRC32_D80191_out),
        .I1(NEXTCRC32_D8084_out),
        .O(\TX_CRC_reg[11]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC[12]_i_1_n_0 ),
        .Q(\TX_CRC_reg_n_0_[12] ),
        .S(\TX_CRC[31]_i_1_n_0 ));
  FDSE \TX_CRC_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[13]_i_1_n_0 ),
        .Q(\TX_CRC_reg_n_0_[13] ),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[13]_i_1 
       (.I0(NEXTCRC32_D80195_out),
        .I1(\TX_CRC[13]_i_3_n_0 ),
        .O(\TX_CRC_reg[13]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[14]_i_1_n_0 ),
        .Q(\TX_CRC_reg_n_0_[14] ),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[14]_i_1 
       (.I0(\TX_CRC[14]_i_2_n_0 ),
        .I1(\TX_CRC[14]_i_3_n_0 ),
        .O(\TX_CRC_reg[14]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[15]_i_1_n_0 ),
        .Q(\TX_CRC_reg_n_0_[15] ),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[15]_i_1 
       (.I0(NEXTCRC32_D80199_out),
        .I1(NEXTCRC32_D8092_out),
        .O(\TX_CRC_reg[15]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC[16]_i_1_n_0 ),
        .Q(\TX_CRC_reg_n_0_[16] ),
        .S(\TX_CRC[31]_i_1_n_0 ));
  FDSE \TX_CRC_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[17]_i_1_n_0 ),
        .Q(\TX_CRC_reg_n_0_[17] ),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[17]_i_1 
       (.I0(NEXTCRC32_D80203_out),
        .I1(\TX_CRC[17]_i_3_n_0 ),
        .O(\TX_CRC_reg[17]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[18]_i_1_n_0 ),
        .Q(\TX_CRC_reg_n_0_[18] ),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[18]_i_1 
       (.I0(\TX_CRC[18]_i_2_n_0 ),
        .I1(\TX_CRC[18]_i_3_n_0 ),
        .O(\TX_CRC_reg[18]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC[19]_i_1_n_0 ),
        .Q(\TX_CRC_reg_n_0_[19] ),
        .S(\TX_CRC[31]_i_1_n_0 ));
  FDSE \TX_CRC_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[1]_i_1_n_0 ),
        .Q(p_1_in126_in),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[1]_i_1 
       (.I0(\TX_CRC[1]_i_2_n_0 ),
        .I1(NEXTCRC32_D8070_out),
        .O(\TX_CRC_reg[1]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC[20]_i_1_n_0 ),
        .Q(\TX_CRC_reg_n_0_[20] ),
        .S(\TX_CRC[31]_i_1_n_0 ));
  FDSE \TX_CRC_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC[21]_i_1_n_0 ),
        .Q(\TX_CRC_reg_n_0_[21] ),
        .S(\TX_CRC[31]_i_1_n_0 ));
  FDSE \TX_CRC_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC[22]_i_1_n_0 ),
        .Q(\TX_CRC_reg_n_0_[22] ),
        .S(\TX_CRC[31]_i_1_n_0 ));
  FDSE \TX_CRC_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[23]_i_1_n_0 ),
        .Q(\TX_CRC_reg_n_0_[23] ),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[23]_i_1 
       (.I0(\TX_CRC[23]_i_2_n_0 ),
        .I1(NEXTCRC32_D80108_out),
        .O(\TX_CRC_reg[23]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[24]_i_1_n_0 ),
        .Q(slv1_out[0]),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[24]_i_1 
       (.I0(NEXTCRC32_D80217_out),
        .I1(\TX_CRC[24]_i_3_n_0 ),
        .O(\TX_CRC_reg[24]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[25]_i_1_n_0 ),
        .Q(slv1_out[1]),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[25]_i_1 
       (.I0(\TX_CRC[25]_i_2_n_0 ),
        .I1(\TX_CRC[25]_i_3_n_0 ),
        .O(\TX_CRC_reg[25]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[26]_i_1_n_0 ),
        .Q(slv1_out[2]),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[26]_i_1 
       (.I0(\TX_CRC[26]_i_2_n_0 ),
        .I1(\TX_CRC[26]_i_3_n_0 ),
        .O(\TX_CRC_reg[26]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[27]_i_1_n_0 ),
        .Q(slv1_out[3]),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[27]_i_1 
       (.I0(\TX_CRC[27]_i_2_n_0 ),
        .I1(\TX_CRC[27]_i_3_n_0 ),
        .O(\TX_CRC_reg[27]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[28]_i_1_n_0 ),
        .Q(slv1_out[4]),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[28]_i_1 
       (.I0(\TX_CRC[28]_i_2_n_0 ),
        .I1(\TX_CRC[28]_i_3_n_0 ),
        .O(\TX_CRC_reg[28]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[29]_i_1_n_0 ),
        .Q(slv1_out[5]),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[29]_i_1 
       (.I0(\TX_CRC[29]_i_2_n_0 ),
        .I1(\TX_CRC[29]_i_3_n_0 ),
        .O(\TX_CRC_reg[29]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[2]_i_1_n_0 ),
        .Q(p_1_in128_in),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[2]_i_1 
       (.I0(NEXTCRC32_D80175_out),
        .I1(\TX_CRC[2]_i_3_n_0 ),
        .O(\TX_CRC_reg[2]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC[30]_i_1_n_0 ),
        .Q(slv1_out[6]),
        .S(\TX_CRC[31]_i_1_n_0 ));
  FDSE \TX_CRC_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC[31]_i_3_n_0 ),
        .Q(slv1_out[7]),
        .S(\TX_CRC[31]_i_1_n_0 ));
  FDSE \TX_CRC_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[3]_i_1_n_0 ),
        .Q(p_1_in130_in),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[3]_i_1 
       (.I0(NEXTCRC32_D80177_out),
        .I1(\TX_CRC[3]_i_3_n_0 ),
        .O(\TX_CRC_reg[3]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC[4]_i_1_n_0 ),
        .Q(p_1_in132_in),
        .S(\TX_CRC[31]_i_1_n_0 ));
  FDSE \TX_CRC_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[5]_i_1_n_0 ),
        .Q(p_1_in133_in),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[5]_i_1 
       (.I0(NEXTCRC32_D80181_out),
        .I1(NEXTCRC32_D8074_out),
        .O(\TX_CRC_reg[5]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[6]_i_1_n_0 ),
        .Q(p_1_in135_in),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[6]_i_1 
       (.I0(\TX_CRC[6]_i_2_n_0 ),
        .I1(\TX_CRC[6]_i_3_n_0 ),
        .O(\TX_CRC_reg[6]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[7]_i_1_n_0 ),
        .Q(p_1_in136_in),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[7]_i_1 
       (.I0(NEXTCRC32_D80183_out),
        .I1(\TX_CRC[7]_i_3_n_0 ),
        .O(\TX_CRC_reg[7]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[8]_i_1_n_0 ),
        .Q(\TX_CRC_reg_n_0_[8] ),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[8]_i_1 
       (.I0(NEXTCRC32_D80185_out),
        .I1(NEXTCRC32_D8078_out),
        .O(\TX_CRC_reg[8]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[9]_i_1_n_0 ),
        .Q(\TX_CRC_reg_n_0_[9] ),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[9]_i_1 
       (.I0(\TX_CRC[9]_i_2_n_0 ),
        .I1(\TX_CRC[9]_i_3_n_0 ),
        .O(\TX_CRC_reg[9]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  LUT4 #(
    .INIT(16'h0040)) 
    \TX_IN_COUNT[10]_i_1 
       (.I0(\TX_PACKET_STATE_reg_n_0_[1] ),
        .I1(OUTPUT_ETH_TX_ACK),
        .I2(OUTPUT_ETH_TX_STB),
        .I3(\TX_PACKET_STATE_reg_n_0_[0] ),
        .O(\TX_IN_COUNT[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \TX_IN_COUNT[10]_i_2 
       (.I0(OUTPUT_ETH_TX_STB),
        .I1(OUTPUT_ETH_TX_ACK),
        .I2(\TX_PACKET_STATE_reg_n_0_[0] ),
        .I3(\TX_PACKET_STATE_reg[1]_i_2_n_0 ),
        .I4(\TX_PACKET_STATE_reg_n_0_[1] ),
        .O(\TX_IN_COUNT[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \TX_IN_COUNT[10]_i_3 
       (.I0(TX_IN_COUNT[8]),
        .I1(\TX_IN_COUNT[10]_i_4_n_0 ),
        .I2(TX_IN_COUNT[7]),
        .I3(TX_IN_COUNT[9]),
        .I4(TX_IN_COUNT[10]),
        .O(\TX_IN_COUNT[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \TX_IN_COUNT[10]_i_4 
       (.I0(TX_IN_COUNT[6]),
        .I1(TX_IN_COUNT[4]),
        .I2(TX_IN_COUNT[2]),
        .I3(TX_IN_COUNT[1]),
        .I4(TX_IN_COUNT[3]),
        .I5(TX_IN_COUNT[5]),
        .O(\TX_IN_COUNT[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABAAA7AAA)) 
    \TX_IN_COUNT[1]_i_1 
       (.I0(TX_IN_COUNT[1]),
        .I1(\TX_PACKET_STATE_reg_n_0_[0] ),
        .I2(OUTPUT_ETH_TX_STB),
        .I3(OUTPUT_ETH_TX_ACK),
        .I4(\TX_PACKET_STATE_reg[1]_i_2_n_0 ),
        .I5(\TX_PACKET_STATE_reg_n_0_[1] ),
        .O(\TX_IN_COUNT[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \TX_IN_COUNT[2]_i_1 
       (.I0(TX_IN_COUNT[1]),
        .I1(TX_IN_COUNT[2]),
        .O(\TX_IN_COUNT[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \TX_IN_COUNT[3]_i_1 
       (.I0(TX_IN_COUNT[1]),
        .I1(TX_IN_COUNT[2]),
        .I2(TX_IN_COUNT[3]),
        .O(\TX_IN_COUNT[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \TX_IN_COUNT[4]_i_1 
       (.I0(TX_IN_COUNT[2]),
        .I1(TX_IN_COUNT[1]),
        .I2(TX_IN_COUNT[3]),
        .I3(TX_IN_COUNT[4]),
        .O(\TX_IN_COUNT[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \TX_IN_COUNT[5]_i_1 
       (.I0(TX_IN_COUNT[3]),
        .I1(TX_IN_COUNT[1]),
        .I2(TX_IN_COUNT[2]),
        .I3(TX_IN_COUNT[4]),
        .I4(TX_IN_COUNT[5]),
        .O(\TX_IN_COUNT[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \TX_IN_COUNT[6]_i_1 
       (.I0(TX_IN_COUNT[4]),
        .I1(TX_IN_COUNT[2]),
        .I2(TX_IN_COUNT[1]),
        .I3(TX_IN_COUNT[3]),
        .I4(TX_IN_COUNT[5]),
        .I5(TX_IN_COUNT[6]),
        .O(\TX_IN_COUNT[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \TX_IN_COUNT[7]_i_1 
       (.I0(\TX_IN_COUNT[10]_i_4_n_0 ),
        .I1(TX_IN_COUNT[7]),
        .O(\TX_IN_COUNT[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \TX_IN_COUNT[8]_i_1 
       (.I0(\TX_IN_COUNT[10]_i_4_n_0 ),
        .I1(TX_IN_COUNT[7]),
        .I2(TX_IN_COUNT[8]),
        .O(\TX_IN_COUNT[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \TX_IN_COUNT[9]_i_1 
       (.I0(TX_IN_COUNT[7]),
        .I1(\TX_IN_COUNT[10]_i_4_n_0 ),
        .I2(TX_IN_COUNT[8]),
        .I3(TX_IN_COUNT[9]),
        .O(\TX_IN_COUNT[9]_i_1_n_0 ));
  FDRE \TX_IN_COUNT_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_IN_COUNT[10]_i_2_n_0 ),
        .D(\TX_IN_COUNT[10]_i_3_n_0 ),
        .Q(TX_IN_COUNT[10]),
        .R(\TX_IN_COUNT[10]_i_1_n_0 ));
  FDRE \TX_IN_COUNT_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\TX_IN_COUNT[1]_i_1_n_0 ),
        .Q(TX_IN_COUNT[1]),
        .R(1'b0));
  FDRE \TX_IN_COUNT_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_IN_COUNT[10]_i_2_n_0 ),
        .D(\TX_IN_COUNT[2]_i_1_n_0 ),
        .Q(TX_IN_COUNT[2]),
        .R(\TX_IN_COUNT[10]_i_1_n_0 ));
  FDRE \TX_IN_COUNT_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_IN_COUNT[10]_i_2_n_0 ),
        .D(\TX_IN_COUNT[3]_i_1_n_0 ),
        .Q(TX_IN_COUNT[3]),
        .R(\TX_IN_COUNT[10]_i_1_n_0 ));
  FDRE \TX_IN_COUNT_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_IN_COUNT[10]_i_2_n_0 ),
        .D(\TX_IN_COUNT[4]_i_1_n_0 ),
        .Q(TX_IN_COUNT[4]),
        .R(\TX_IN_COUNT[10]_i_1_n_0 ));
  FDRE \TX_IN_COUNT_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_IN_COUNT[10]_i_2_n_0 ),
        .D(\TX_IN_COUNT[5]_i_1_n_0 ),
        .Q(TX_IN_COUNT[5]),
        .R(\TX_IN_COUNT[10]_i_1_n_0 ));
  FDRE \TX_IN_COUNT_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_IN_COUNT[10]_i_2_n_0 ),
        .D(\TX_IN_COUNT[6]_i_1_n_0 ),
        .Q(TX_IN_COUNT[6]),
        .R(\TX_IN_COUNT[10]_i_1_n_0 ));
  FDRE \TX_IN_COUNT_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_IN_COUNT[10]_i_2_n_0 ),
        .D(\TX_IN_COUNT[7]_i_1_n_0 ),
        .Q(TX_IN_COUNT[7]),
        .R(\TX_IN_COUNT[10]_i_1_n_0 ));
  FDRE \TX_IN_COUNT_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_IN_COUNT[10]_i_2_n_0 ),
        .D(\TX_IN_COUNT[8]_i_1_n_0 ),
        .Q(TX_IN_COUNT[8]),
        .R(\TX_IN_COUNT[10]_i_1_n_0 ));
  FDRE \TX_IN_COUNT_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_IN_COUNT[10]_i_2_n_0 ),
        .D(\TX_IN_COUNT[9]_i_1_n_0 ),
        .Q(TX_IN_COUNT[9]),
        .R(\TX_IN_COUNT[10]_i_1_n_0 ));
  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENBWREN=NEW" *) 
  (* RTL_RAM_BITS = "16400" *) 
  (* RTL_RAM_NAME = "TX_MEMORY" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    TX_MEMORY_reg
       (.ADDRARDADDR({1'b1,TX_WRITE_ADDRESS_DEL,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,TX_READ_ADDRESS,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_TX_MEMORY_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_TX_MEMORY_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(ETH_CLK_OBUF),
        .DBITERR(NLW_TX_MEMORY_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,TX_WRITE_DATA}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_TX_MEMORY_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_TX_MEMORY_reg_DOBDO_UNCONNECTED[31:16],p_20_in,p_21_in,p_22_in,p_0_in167_in,TX_MEMORY_reg_n_59,p_16_in,p_17_in,p_18_in,p_0_in66_in,TX_MEMORY_reg_n_67}),
        .DOPADOP(NLW_TX_MEMORY_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_TX_MEMORY_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_TX_MEMORY_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(TX_WRITE),
        .ENBWREN(TX_MEMORY_reg_ENBWREN_cooolgate_en_sig_23),
        .INJECTDBITERR(NLW_TX_MEMORY_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_TX_MEMORY_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_TX_MEMORY_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(NLW_TX_MEMORY_reg_REGCEAREGCE_UNCONNECTED),
        .REGCEB(NLW_TX_MEMORY_reg_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_TX_MEMORY_reg_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hff35)) 
    TX_MEMORY_reg_ENBWREN_cooolgate_en_gate_45
       (.I0(\TX_PHY_STATE_reg_n_0_[4] ),
        .I1(\TX_PHY_STATE[4]_i_2_n_0 ),
        .I2(\TX_PHY_STATE[4]_i_1_n_0 ),
        .I3(INTERNAL_RST_reg),
        .O(TX_MEMORY_reg_ENBWREN_cooolgate_en_sig_23));
  LUT3 #(
    .INIT(8'h1D)) 
    \TX_OUT_COUNT[0]_i_1 
       (.I0(TX_PACKET_LENGTH[0]),
        .I1(\TX_PHY_STATE_reg_n_0_[3] ),
        .I2(\TX_OUT_COUNT_reg_n_0_[0] ),
        .O(TX_OUT_COUNT0_in[0]));
  LUT6 #(
    .INIT(64'h00000000AA100010)) 
    \TX_OUT_COUNT[10]_i_1 
       (.I0(\TX_PHY_STATE_reg_n_0_[3] ),
        .I1(\TX_PHY_STATE_reg_n_0_[2] ),
        .I2(GO_SYNC),
        .I3(\TX_PHY_STATE_reg_n_0_[0] ),
        .I4(\TX_OUT_COUNT[10]_i_3_n_0 ),
        .I5(\TX_OUT_COUNT[10]_i_4_n_0 ),
        .O(\TX_OUT_COUNT[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFAFAFC030505FC03)) 
    \TX_OUT_COUNT[10]_i_2 
       (.I0(\TX_OUT_COUNT_reg_n_0_[9] ),
        .I1(TX_PACKET_LENGTH[9]),
        .I2(\TX_OUT_COUNT[10]_i_5_n_0 ),
        .I3(TX_PACKET_LENGTH[10]),
        .I4(\TX_PHY_STATE_reg_n_0_[3] ),
        .I5(\TX_OUT_COUNT_reg_n_0_[10] ),
        .O(TX_OUT_COUNT0_in[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF7F)) 
    \TX_OUT_COUNT[10]_i_3 
       (.I0(\TX_OUT_COUNT[10]_i_6_n_0 ),
        .I1(\TX_OUT_COUNT[10]_i_7_n_0 ),
        .I2(\TX_OUT_COUNT[10]_i_8_n_0 ),
        .I3(\TX_OUT_COUNT_reg_n_0_[0] ),
        .I4(\TX_OUT_COUNT_reg_n_0_[1] ),
        .I5(\TX_OUT_COUNT_reg_n_0_[2] ),
        .O(\TX_OUT_COUNT[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \TX_OUT_COUNT[10]_i_4 
       (.I0(\TX_PHY_STATE_reg_n_0_[1] ),
        .I1(\TX_PHY_STATE_reg_n_0_[4] ),
        .O(\TX_OUT_COUNT[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFCFAFAFFFC)) 
    \TX_OUT_COUNT[10]_i_5 
       (.I0(\TX_OUT_COUNT_reg_n_0_[7] ),
        .I1(TX_PACKET_LENGTH[7]),
        .I2(\TX_OUT_COUNT[8]_i_2_n_0 ),
        .I3(TX_PACKET_LENGTH[8]),
        .I4(\TX_PHY_STATE_reg_n_0_[3] ),
        .I5(\TX_OUT_COUNT_reg_n_0_[8] ),
        .O(\TX_OUT_COUNT[10]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \TX_OUT_COUNT[10]_i_6 
       (.I0(\TX_OUT_COUNT_reg_n_0_[3] ),
        .I1(\TX_OUT_COUNT_reg_n_0_[4] ),
        .I2(\TX_OUT_COUNT_reg_n_0_[5] ),
        .O(\TX_OUT_COUNT[10]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \TX_OUT_COUNT[10]_i_7 
       (.I0(\TX_OUT_COUNT_reg_n_0_[10] ),
        .I1(\TX_OUT_COUNT_reg_n_0_[9] ),
        .O(\TX_OUT_COUNT[10]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \TX_OUT_COUNT[10]_i_8 
       (.I0(\TX_OUT_COUNT_reg_n_0_[6] ),
        .I1(\TX_OUT_COUNT_reg_n_0_[8] ),
        .I2(\TX_OUT_COUNT_reg_n_0_[7] ),
        .O(\TX_OUT_COUNT[10]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \TX_OUT_COUNT[1]_i_1 
       (.I0(TX_PACKET_LENGTH[0]),
        .I1(\TX_OUT_COUNT_reg_n_0_[0] ),
        .I2(TX_PACKET_LENGTH[1]),
        .I3(\TX_PHY_STATE_reg_n_0_[3] ),
        .I4(\TX_OUT_COUNT_reg_n_0_[1] ),
        .O(TX_OUT_COUNT0_in[1]));
  LUT6 #(
    .INIT(64'hFAFAFC030505FC03)) 
    \TX_OUT_COUNT[2]_i_1 
       (.I0(\TX_OUT_COUNT_reg_n_0_[1] ),
        .I1(TX_PACKET_LENGTH[1]),
        .I2(p_0_out),
        .I3(TX_PACKET_LENGTH[2]),
        .I4(\TX_PHY_STATE_reg_n_0_[3] ),
        .I5(\TX_OUT_COUNT_reg_n_0_[2] ),
        .O(TX_OUT_COUNT0_in[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \TX_OUT_COUNT[2]_i_2 
       (.I0(\TX_OUT_COUNT_reg_n_0_[0] ),
        .I1(\TX_PHY_STATE_reg_n_0_[3] ),
        .I2(TX_PACKET_LENGTH[0]),
        .O(p_0_out));
  LUT6 #(
    .INIT(64'hFAFAFC030505FC03)) 
    \TX_OUT_COUNT[3]_i_1 
       (.I0(\TX_OUT_COUNT_reg_n_0_[2] ),
        .I1(TX_PACKET_LENGTH[2]),
        .I2(\TX_OUT_COUNT[3]_i_2_n_0 ),
        .I3(TX_PACKET_LENGTH[3]),
        .I4(\TX_PHY_STATE_reg_n_0_[3] ),
        .I5(\TX_OUT_COUNT_reg_n_0_[3] ),
        .O(TX_OUT_COUNT0_in[3]));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \TX_OUT_COUNT[3]_i_2 
       (.I0(TX_PACKET_LENGTH[0]),
        .I1(\TX_OUT_COUNT_reg_n_0_[0] ),
        .I2(TX_PACKET_LENGTH[1]),
        .I3(\TX_PHY_STATE_reg_n_0_[3] ),
        .I4(\TX_OUT_COUNT_reg_n_0_[1] ),
        .O(\TX_OUT_COUNT[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFAFAFC030505FC03)) 
    \TX_OUT_COUNT[4]_i_1 
       (.I0(\TX_OUT_COUNT_reg_n_0_[3] ),
        .I1(TX_PACKET_LENGTH[3]),
        .I2(\TX_OUT_COUNT[4]_i_2_n_0 ),
        .I3(TX_PACKET_LENGTH[4]),
        .I4(\TX_PHY_STATE_reg_n_0_[3] ),
        .I5(\TX_OUT_COUNT_reg_n_0_[4] ),
        .O(TX_OUT_COUNT0_in[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFCFAFAFFFC)) 
    \TX_OUT_COUNT[4]_i_2 
       (.I0(\TX_OUT_COUNT_reg_n_0_[1] ),
        .I1(TX_PACKET_LENGTH[1]),
        .I2(p_0_out),
        .I3(TX_PACKET_LENGTH[2]),
        .I4(\TX_PHY_STATE_reg_n_0_[3] ),
        .I5(\TX_OUT_COUNT_reg_n_0_[2] ),
        .O(\TX_OUT_COUNT[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFAFAFC030505FC03)) 
    \TX_OUT_COUNT[5]_i_1 
       (.I0(\TX_OUT_COUNT_reg_n_0_[4] ),
        .I1(TX_PACKET_LENGTH[4]),
        .I2(\TX_OUT_COUNT[5]_i_2_n_0 ),
        .I3(TX_PACKET_LENGTH[5]),
        .I4(\TX_PHY_STATE_reg_n_0_[3] ),
        .I5(\TX_OUT_COUNT_reg_n_0_[5] ),
        .O(TX_OUT_COUNT0_in[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFCFAFAFFFC)) 
    \TX_OUT_COUNT[5]_i_2 
       (.I0(\TX_OUT_COUNT_reg_n_0_[2] ),
        .I1(TX_PACKET_LENGTH[2]),
        .I2(\TX_OUT_COUNT[3]_i_2_n_0 ),
        .I3(TX_PACKET_LENGTH[3]),
        .I4(\TX_PHY_STATE_reg_n_0_[3] ),
        .I5(\TX_OUT_COUNT_reg_n_0_[3] ),
        .O(\TX_OUT_COUNT[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFAFAFC030505FC03)) 
    \TX_OUT_COUNT[6]_i_1 
       (.I0(\TX_OUT_COUNT_reg_n_0_[5] ),
        .I1(TX_PACKET_LENGTH[5]),
        .I2(\TX_OUT_COUNT[6]_i_2_n_0 ),
        .I3(TX_PACKET_LENGTH[6]),
        .I4(\TX_PHY_STATE_reg_n_0_[3] ),
        .I5(\TX_OUT_COUNT_reg_n_0_[6] ),
        .O(TX_OUT_COUNT0_in[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFCFAFAFFFC)) 
    \TX_OUT_COUNT[6]_i_2 
       (.I0(\TX_OUT_COUNT_reg_n_0_[3] ),
        .I1(TX_PACKET_LENGTH[3]),
        .I2(\TX_OUT_COUNT[4]_i_2_n_0 ),
        .I3(TX_PACKET_LENGTH[4]),
        .I4(\TX_PHY_STATE_reg_n_0_[3] ),
        .I5(\TX_OUT_COUNT_reg_n_0_[4] ),
        .O(\TX_OUT_COUNT[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFAFAFC030505FC03)) 
    \TX_OUT_COUNT[7]_i_1 
       (.I0(\TX_OUT_COUNT_reg_n_0_[6] ),
        .I1(TX_PACKET_LENGTH[6]),
        .I2(\TX_OUT_COUNT[7]_i_2_n_0 ),
        .I3(TX_PACKET_LENGTH[7]),
        .I4(\TX_PHY_STATE_reg_n_0_[3] ),
        .I5(\TX_OUT_COUNT_reg_n_0_[7] ),
        .O(TX_OUT_COUNT0_in[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFCFAFAFFFC)) 
    \TX_OUT_COUNT[7]_i_2 
       (.I0(\TX_OUT_COUNT_reg_n_0_[4] ),
        .I1(TX_PACKET_LENGTH[4]),
        .I2(\TX_OUT_COUNT[5]_i_2_n_0 ),
        .I3(TX_PACKET_LENGTH[5]),
        .I4(\TX_PHY_STATE_reg_n_0_[3] ),
        .I5(\TX_OUT_COUNT_reg_n_0_[5] ),
        .O(\TX_OUT_COUNT[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFAFAFC030505FC03)) 
    \TX_OUT_COUNT[8]_i_1 
       (.I0(\TX_OUT_COUNT_reg_n_0_[7] ),
        .I1(TX_PACKET_LENGTH[7]),
        .I2(\TX_OUT_COUNT[8]_i_2_n_0 ),
        .I3(TX_PACKET_LENGTH[8]),
        .I4(\TX_PHY_STATE_reg_n_0_[3] ),
        .I5(\TX_OUT_COUNT_reg_n_0_[8] ),
        .O(TX_OUT_COUNT0_in[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFCFAFAFFFC)) 
    \TX_OUT_COUNT[8]_i_2 
       (.I0(\TX_OUT_COUNT_reg_n_0_[5] ),
        .I1(TX_PACKET_LENGTH[5]),
        .I2(\TX_OUT_COUNT[6]_i_2_n_0 ),
        .I3(TX_PACKET_LENGTH[6]),
        .I4(\TX_PHY_STATE_reg_n_0_[3] ),
        .I5(\TX_OUT_COUNT_reg_n_0_[6] ),
        .O(\TX_OUT_COUNT[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFAFAFC030505FC03)) 
    \TX_OUT_COUNT[9]_i_1 
       (.I0(\TX_OUT_COUNT_reg_n_0_[8] ),
        .I1(TX_PACKET_LENGTH[8]),
        .I2(\TX_OUT_COUNT[9]_i_2_n_0 ),
        .I3(TX_PACKET_LENGTH[9]),
        .I4(\TX_PHY_STATE_reg_n_0_[3] ),
        .I5(\TX_OUT_COUNT_reg_n_0_[9] ),
        .O(TX_OUT_COUNT0_in[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFCFAFAFFFC)) 
    \TX_OUT_COUNT[9]_i_2 
       (.I0(\TX_OUT_COUNT_reg_n_0_[6] ),
        .I1(TX_PACKET_LENGTH[6]),
        .I2(\TX_OUT_COUNT[7]_i_2_n_0 ),
        .I3(TX_PACKET_LENGTH[7]),
        .I4(\TX_PHY_STATE_reg_n_0_[3] ),
        .I5(\TX_OUT_COUNT_reg_n_0_[7] ),
        .O(\TX_OUT_COUNT[9]_i_2_n_0 ));
  FDRE \TX_OUT_COUNT_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_OUT_COUNT[10]_i_1_n_0 ),
        .D(TX_OUT_COUNT0_in[0]),
        .Q(\TX_OUT_COUNT_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \TX_OUT_COUNT_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_OUT_COUNT[10]_i_1_n_0 ),
        .D(TX_OUT_COUNT0_in[10]),
        .Q(\TX_OUT_COUNT_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \TX_OUT_COUNT_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_OUT_COUNT[10]_i_1_n_0 ),
        .D(TX_OUT_COUNT0_in[1]),
        .Q(\TX_OUT_COUNT_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \TX_OUT_COUNT_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_OUT_COUNT[10]_i_1_n_0 ),
        .D(TX_OUT_COUNT0_in[2]),
        .Q(\TX_OUT_COUNT_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \TX_OUT_COUNT_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_OUT_COUNT[10]_i_1_n_0 ),
        .D(TX_OUT_COUNT0_in[3]),
        .Q(\TX_OUT_COUNT_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \TX_OUT_COUNT_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_OUT_COUNT[10]_i_1_n_0 ),
        .D(TX_OUT_COUNT0_in[4]),
        .Q(\TX_OUT_COUNT_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \TX_OUT_COUNT_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_OUT_COUNT[10]_i_1_n_0 ),
        .D(TX_OUT_COUNT0_in[5]),
        .Q(\TX_OUT_COUNT_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \TX_OUT_COUNT_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_OUT_COUNT[10]_i_1_n_0 ),
        .D(TX_OUT_COUNT0_in[6]),
        .Q(\TX_OUT_COUNT_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \TX_OUT_COUNT_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_OUT_COUNT[10]_i_1_n_0 ),
        .D(TX_OUT_COUNT0_in[7]),
        .Q(\TX_OUT_COUNT_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \TX_OUT_COUNT_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_OUT_COUNT[10]_i_1_n_0 ),
        .D(TX_OUT_COUNT0_in[8]),
        .Q(\TX_OUT_COUNT_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \TX_OUT_COUNT_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_OUT_COUNT[10]_i_1_n_0 ),
        .D(TX_OUT_COUNT0_in[9]),
        .Q(\TX_OUT_COUNT_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0008)) 
    \TX_PACKET_LENGTH[15]_i_1 
       (.I0(OUTPUT_ETH_TX_STB),
        .I1(OUTPUT_ETH_TX_ACK),
        .I2(\TX_PACKET_STATE_reg_n_0_[0] ),
        .I3(\TX_PACKET_STATE_reg_n_0_[1] ),
        .O(\TX_PACKET_LENGTH[15]_i_1_n_0 ));
  FDRE \TX_PACKET_LENGTH_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_PACKET_LENGTH[15]_i_1_n_0 ),
        .D(D[0]),
        .Q(TX_PACKET_LENGTH[0]),
        .R(1'b0));
  FDRE \TX_PACKET_LENGTH_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_PACKET_LENGTH[15]_i_1_n_0 ),
        .D(D[10]),
        .Q(TX_PACKET_LENGTH[10]),
        .R(1'b0));
  FDRE \TX_PACKET_LENGTH_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_PACKET_LENGTH[15]_i_1_n_0 ),
        .D(D[11]),
        .Q(TX_PACKET_LENGTH[11]),
        .R(1'b0));
  FDRE \TX_PACKET_LENGTH_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_PACKET_LENGTH[15]_i_1_n_0 ),
        .D(D[12]),
        .Q(TX_PACKET_LENGTH[12]),
        .R(1'b0));
  FDRE \TX_PACKET_LENGTH_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_PACKET_LENGTH[15]_i_1_n_0 ),
        .D(D[13]),
        .Q(TX_PACKET_LENGTH[13]),
        .R(1'b0));
  FDRE \TX_PACKET_LENGTH_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_PACKET_LENGTH[15]_i_1_n_0 ),
        .D(D[14]),
        .Q(TX_PACKET_LENGTH[14]),
        .R(1'b0));
  FDRE \TX_PACKET_LENGTH_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_PACKET_LENGTH[15]_i_1_n_0 ),
        .D(D[15]),
        .Q(TX_PACKET_LENGTH[15]),
        .R(1'b0));
  FDRE \TX_PACKET_LENGTH_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_PACKET_LENGTH[15]_i_1_n_0 ),
        .D(D[1]),
        .Q(TX_PACKET_LENGTH[1]),
        .R(1'b0));
  FDRE \TX_PACKET_LENGTH_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_PACKET_LENGTH[15]_i_1_n_0 ),
        .D(D[2]),
        .Q(TX_PACKET_LENGTH[2]),
        .R(1'b0));
  FDRE \TX_PACKET_LENGTH_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_PACKET_LENGTH[15]_i_1_n_0 ),
        .D(D[3]),
        .Q(TX_PACKET_LENGTH[3]),
        .R(1'b0));
  FDRE \TX_PACKET_LENGTH_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_PACKET_LENGTH[15]_i_1_n_0 ),
        .D(D[4]),
        .Q(TX_PACKET_LENGTH[4]),
        .R(1'b0));
  FDRE \TX_PACKET_LENGTH_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_PACKET_LENGTH[15]_i_1_n_0 ),
        .D(D[5]),
        .Q(TX_PACKET_LENGTH[5]),
        .R(1'b0));
  FDRE \TX_PACKET_LENGTH_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_PACKET_LENGTH[15]_i_1_n_0 ),
        .D(D[6]),
        .Q(TX_PACKET_LENGTH[6]),
        .R(1'b0));
  FDRE \TX_PACKET_LENGTH_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_PACKET_LENGTH[15]_i_1_n_0 ),
        .D(D[7]),
        .Q(TX_PACKET_LENGTH[7]),
        .R(1'b0));
  FDRE \TX_PACKET_LENGTH_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_PACKET_LENGTH[15]_i_1_n_0 ),
        .D(D[8]),
        .Q(TX_PACKET_LENGTH[8]),
        .R(1'b0));
  FDRE \TX_PACKET_LENGTH_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_PACKET_LENGTH[15]_i_1_n_0 ),
        .D(D[9]),
        .Q(TX_PACKET_LENGTH[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF077F0CCF0CCF0CC)) 
    \TX_PACKET_STATE[0]_i_1 
       (.I0(\TX_PACKET_STATE_reg[1]_i_2_n_0 ),
        .I1(\TX_PACKET_STATE_reg_n_0_[0] ),
        .I2(DONE_SYNC),
        .I3(\TX_PACKET_STATE_reg_n_0_[1] ),
        .I4(OUTPUT_ETH_TX_ACK),
        .I5(OUTPUT_ETH_TX_STB),
        .O(\TX_PACKET_STATE[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF388F300F300F300)) 
    \TX_PACKET_STATE[1]_i_1 
       (.I0(\TX_PACKET_STATE_reg[1]_i_2_n_0 ),
        .I1(\TX_PACKET_STATE_reg_n_0_[0] ),
        .I2(DONE_SYNC),
        .I3(\TX_PACKET_STATE_reg_n_0_[1] ),
        .I4(OUTPUT_ETH_TX_ACK),
        .I5(OUTPUT_ETH_TX_STB),
        .O(\TX_PACKET_STATE[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \TX_PACKET_STATE[1]_i_10 
       (.I0(TX_IN_COUNT[6]),
        .I1(TX_PACKET_LENGTH[6]),
        .I2(TX_PACKET_LENGTH[7]),
        .I3(TX_IN_COUNT[7]),
        .O(\TX_PACKET_STATE[1]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \TX_PACKET_STATE[1]_i_11 
       (.I0(TX_IN_COUNT[4]),
        .I1(TX_PACKET_LENGTH[4]),
        .I2(TX_PACKET_LENGTH[5]),
        .I3(TX_IN_COUNT[5]),
        .O(\TX_PACKET_STATE[1]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \TX_PACKET_STATE[1]_i_12 
       (.I0(TX_IN_COUNT[2]),
        .I1(TX_PACKET_LENGTH[2]),
        .I2(TX_PACKET_LENGTH[3]),
        .I3(TX_IN_COUNT[3]),
        .O(\TX_PACKET_STATE[1]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \TX_PACKET_STATE[1]_i_13 
       (.I0(TX_IN_COUNT[1]),
        .I1(TX_PACKET_LENGTH[1]),
        .O(\TX_PACKET_STATE[1]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \TX_PACKET_STATE[1]_i_14 
       (.I0(TX_IN_COUNT[6]),
        .I1(TX_PACKET_LENGTH[6]),
        .I2(TX_IN_COUNT[7]),
        .I3(TX_PACKET_LENGTH[7]),
        .O(\TX_PACKET_STATE[1]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \TX_PACKET_STATE[1]_i_15 
       (.I0(TX_IN_COUNT[4]),
        .I1(TX_PACKET_LENGTH[4]),
        .I2(TX_IN_COUNT[5]),
        .I3(TX_PACKET_LENGTH[5]),
        .O(\TX_PACKET_STATE[1]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \TX_PACKET_STATE[1]_i_16 
       (.I0(TX_IN_COUNT[2]),
        .I1(TX_PACKET_LENGTH[2]),
        .I2(TX_IN_COUNT[3]),
        .I3(TX_PACKET_LENGTH[3]),
        .O(\TX_PACKET_STATE[1]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h41)) 
    \TX_PACKET_STATE[1]_i_17 
       (.I0(TX_PACKET_LENGTH[0]),
        .I1(TX_IN_COUNT[1]),
        .I2(TX_PACKET_LENGTH[1]),
        .O(\TX_PACKET_STATE[1]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \TX_PACKET_STATE[1]_i_4 
       (.I0(TX_PACKET_LENGTH[10]),
        .I1(TX_IN_COUNT[10]),
        .I2(TX_PACKET_LENGTH[11]),
        .O(\TX_PACKET_STATE[1]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \TX_PACKET_STATE[1]_i_5 
       (.I0(TX_IN_COUNT[8]),
        .I1(TX_PACKET_LENGTH[8]),
        .I2(TX_PACKET_LENGTH[9]),
        .I3(TX_IN_COUNT[9]),
        .O(\TX_PACKET_STATE[1]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \TX_PACKET_STATE[1]_i_6 
       (.I0(TX_PACKET_LENGTH[14]),
        .I1(TX_PACKET_LENGTH[15]),
        .O(\TX_PACKET_STATE[1]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \TX_PACKET_STATE[1]_i_7 
       (.I0(TX_PACKET_LENGTH[12]),
        .I1(TX_PACKET_LENGTH[13]),
        .O(\TX_PACKET_STATE[1]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \TX_PACKET_STATE[1]_i_8 
       (.I0(TX_IN_COUNT[10]),
        .I1(TX_PACKET_LENGTH[10]),
        .I2(TX_PACKET_LENGTH[11]),
        .O(\TX_PACKET_STATE[1]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \TX_PACKET_STATE[1]_i_9 
       (.I0(TX_IN_COUNT[8]),
        .I1(TX_PACKET_LENGTH[8]),
        .I2(TX_IN_COUNT[9]),
        .I3(TX_PACKET_LENGTH[9]),
        .O(\TX_PACKET_STATE[1]_i_9_n_0 ));
  FDRE \TX_PACKET_STATE_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\TX_PACKET_STATE[0]_i_1_n_0 ),
        .Q(\TX_PACKET_STATE_reg_n_0_[0] ),
        .R(INTERNAL_RST_reg));
  FDRE \TX_PACKET_STATE_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\TX_PACKET_STATE[1]_i_1_n_0 ),
        .Q(\TX_PACKET_STATE_reg_n_0_[1] ),
        .R(INTERNAL_RST_reg));
  CARRY4 \TX_PACKET_STATE_reg[1]_i_2 
       (.CI(\TX_PACKET_STATE_reg[1]_i_3_n_0 ),
        .CO({\TX_PACKET_STATE_reg[1]_i_2_n_0 ,\NLW_TX_PACKET_STATE_reg[1]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\TX_PACKET_STATE[1]_i_4_n_0 ,\TX_PACKET_STATE[1]_i_5_n_0 }),
        .O(\NLW_TX_PACKET_STATE_reg[1]_i_2_O_UNCONNECTED [3:0]),
        .S({\TX_PACKET_STATE[1]_i_6_n_0 ,\TX_PACKET_STATE[1]_i_7_n_0 ,\TX_PACKET_STATE[1]_i_8_n_0 ,\TX_PACKET_STATE[1]_i_9_n_0 }));
  CARRY4 \TX_PACKET_STATE_reg[1]_i_3 
       (.CI(1'b0),
        .CO({\TX_PACKET_STATE_reg[1]_i_3_n_0 ,\NLW_TX_PACKET_STATE_reg[1]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({\TX_PACKET_STATE[1]_i_10_n_0 ,\TX_PACKET_STATE[1]_i_11_n_0 ,\TX_PACKET_STATE[1]_i_12_n_0 ,\TX_PACKET_STATE[1]_i_13_n_0 }),
        .O(\NLW_TX_PACKET_STATE_reg[1]_i_3_O_UNCONNECTED [3:0]),
        .S({\TX_PACKET_STATE[1]_i_14_n_0 ,\TX_PACKET_STATE[1]_i_15_n_0 ,\TX_PACKET_STATE[1]_i_16_n_0 ,\TX_PACKET_STATE[1]_i_17_n_0 }));
  LUT6 #(
    .INIT(64'h80000000DFFFFFFF)) 
    \TX_PHY_STATE[0]_i_1 
       (.I0(\TX_PHY_STATE_reg_n_0_[2] ),
        .I1(GO_SYNC),
        .I2(\TX_PHY_STATE_reg_n_0_[1] ),
        .I3(\TX_PHY_STATE_reg_n_0_[3] ),
        .I4(\TX_PHY_STATE_reg_n_0_[4] ),
        .I5(\TX_PHY_STATE_reg_n_0_[0] ),
        .O(\TX_PHY_STATE[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFFDFFF0000)) 
    \TX_PHY_STATE[1]_i_1 
       (.I0(\TX_PHY_STATE_reg_n_0_[2] ),
        .I1(GO_SYNC),
        .I2(\TX_PHY_STATE_reg_n_0_[3] ),
        .I3(\TX_PHY_STATE_reg_n_0_[4] ),
        .I4(\TX_PHY_STATE_reg_n_0_[1] ),
        .I5(\TX_PHY_STATE_reg_n_0_[0] ),
        .O(\TX_PHY_STATE[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8ABABA8ABA8ABA8A)) 
    \TX_PHY_STATE[2]_i_1 
       (.I0(\TX_PHY_STATE[2]_i_2_n_0 ),
        .I1(\TX_PHY_STATE_reg_n_0_[3] ),
        .I2(\TX_PHY_STATE_reg_n_0_[4] ),
        .I3(\TX_PHY_STATE_reg_n_0_[2] ),
        .I4(\TX_PHY_STATE_reg_n_0_[0] ),
        .I5(\TX_PHY_STATE_reg_n_0_[1] ),
        .O(\TX_PHY_STATE[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8BB88BBBB8888)) 
    \TX_PHY_STATE[2]_i_2 
       (.I0(\TX_PHY_STATE[2]_i_3_n_0 ),
        .I1(\TX_PHY_STATE[2]_i_4_n_0 ),
        .I2(GO_SYNC),
        .I3(\TX_PHY_STATE_reg_n_0_[0] ),
        .I4(\TX_PHY_STATE_reg_n_0_[2] ),
        .I5(\TX_PHY_STATE_reg_n_0_[1] ),
        .O(\TX_PHY_STATE[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0FF0F8F0)) 
    \TX_PHY_STATE[2]_i_3 
       (.I0(\TX_PHY_STATE[3]_i_5_n_0 ),
        .I1(\TX_PHY_STATE_reg_n_0_[3] ),
        .I2(\TX_PHY_STATE_reg_n_0_[2] ),
        .I3(\TX_PHY_STATE_reg_n_0_[0] ),
        .I4(\TX_PHY_STATE_reg_n_0_[1] ),
        .O(\TX_PHY_STATE[2]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h5D)) 
    \TX_PHY_STATE[2]_i_4 
       (.I0(\TX_PHY_STATE_reg_n_0_[4] ),
        .I1(\TX_PHY_STATE_reg_n_0_[2] ),
        .I2(\TX_PHY_STATE_reg_n_0_[3] ),
        .O(\TX_PHY_STATE[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCFAAC0AAC0AAC0AA)) 
    \TX_PHY_STATE[3]_i_1 
       (.I0(\TX_PHY_STATE[3]_i_2_n_0 ),
        .I1(\TX_PHY_STATE[3]_i_3_n_0 ),
        .I2(\TX_PHY_STATE_reg_n_0_[3] ),
        .I3(\TX_PHY_STATE_reg_n_0_[4] ),
        .I4(\TX_PHY_STATE_reg_n_0_[2] ),
        .I5(\TX_PHY_STATE[3]_i_4_n_0 ),
        .O(\TX_PHY_STATE[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h3CCC8CCC)) 
    \TX_PHY_STATE[3]_i_2 
       (.I0(\TX_PHY_STATE[3]_i_5_n_0 ),
        .I1(\TX_PHY_STATE_reg_n_0_[3] ),
        .I2(\TX_PHY_STATE_reg_n_0_[2] ),
        .I3(\TX_PHY_STATE_reg_n_0_[0] ),
        .I4(\TX_PHY_STATE_reg_n_0_[1] ),
        .O(\TX_PHY_STATE[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hBF)) 
    \TX_PHY_STATE[3]_i_3 
       (.I0(GO_SYNC),
        .I1(\TX_PHY_STATE_reg_n_0_[2] ),
        .I2(\TX_PHY_STATE_reg_n_0_[1] ),
        .O(\TX_PHY_STATE[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \TX_PHY_STATE[3]_i_4 
       (.I0(\TX_PHY_STATE_reg_n_0_[1] ),
        .I1(\TX_PHY_STATE_reg_n_0_[0] ),
        .O(\TX_PHY_STATE[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \TX_PHY_STATE[3]_i_5 
       (.I0(\TX_OUT_COUNT[10]_i_6_n_0 ),
        .I1(\TX_OUT_COUNT[10]_i_7_n_0 ),
        .I2(\TX_OUT_COUNT[10]_i_8_n_0 ),
        .I3(\TX_OUT_COUNT_reg_n_0_[0] ),
        .I4(\TX_OUT_COUNT_reg_n_0_[1] ),
        .I5(\TX_OUT_COUNT_reg_n_0_[2] ),
        .O(\TX_PHY_STATE[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAFBEAABE)) 
    \TX_PHY_STATE[4]_i_1 
       (.I0(\TX_PHY_STATE[4]_i_3_n_0 ),
        .I1(GO_SYNC),
        .I2(\TX_PHY_STATE_reg_n_0_[1] ),
        .I3(\TX_PHY_STATE_reg_n_0_[0] ),
        .I4(\TX_PHY_STATE[4]_i_4_n_0 ),
        .O(\TX_PHY_STATE[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF5FF8800FFFF0000)) 
    \TX_PHY_STATE[4]_i_2 
       (.I0(\TX_PHY_STATE_reg_n_0_[1] ),
        .I1(\TX_PHY_STATE_reg_n_0_[0] ),
        .I2(GO_SYNC),
        .I3(\TX_PHY_STATE_reg_n_0_[2] ),
        .I4(\TX_PHY_STATE_reg_n_0_[4] ),
        .I5(\TX_PHY_STATE_reg_n_0_[3] ),
        .O(\TX_PHY_STATE[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7FFE)) 
    \TX_PHY_STATE[4]_i_3 
       (.I0(\TX_PHY_STATE_reg_n_0_[1] ),
        .I1(\TX_PHY_STATE_reg_n_0_[2] ),
        .I2(\TX_PHY_STATE_reg_n_0_[3] ),
        .I3(\TX_PHY_STATE_reg_n_0_[4] ),
        .O(\TX_PHY_STATE[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \TX_PHY_STATE[4]_i_4 
       (.I0(\PREAMBLE_COUNT_reg_n_0_[3] ),
        .I1(\PREAMBLE_COUNT_reg_n_0_[1] ),
        .I2(\PREAMBLE_COUNT_reg_n_0_[0] ),
        .I3(\PREAMBLE_COUNT_reg_n_0_[4] ),
        .I4(\PREAMBLE_COUNT_reg_n_0_[2] ),
        .O(\TX_PHY_STATE[4]_i_4_n_0 ));
  FDRE \TX_PHY_STATE_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_PHY_STATE[4]_i_1_n_0 ),
        .D(\TX_PHY_STATE[0]_i_1_n_0 ),
        .Q(\TX_PHY_STATE_reg_n_0_[0] ),
        .R(INTERNAL_RST_reg));
  FDRE \TX_PHY_STATE_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_PHY_STATE[4]_i_1_n_0 ),
        .D(\TX_PHY_STATE[1]_i_1_n_0 ),
        .Q(\TX_PHY_STATE_reg_n_0_[1] ),
        .R(INTERNAL_RST_reg));
  FDRE \TX_PHY_STATE_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_PHY_STATE[4]_i_1_n_0 ),
        .D(\TX_PHY_STATE[2]_i_1_n_0 ),
        .Q(\TX_PHY_STATE_reg_n_0_[2] ),
        .R(INTERNAL_RST_reg));
  FDRE \TX_PHY_STATE_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_PHY_STATE[4]_i_1_n_0 ),
        .D(\TX_PHY_STATE[3]_i_1_n_0 ),
        .Q(\TX_PHY_STATE_reg_n_0_[3] ),
        .R(INTERNAL_RST_reg));
  FDRE \TX_PHY_STATE_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_PHY_STATE[4]_i_1_n_0 ),
        .D(\TX_PHY_STATE[4]_i_2_n_0 ),
        .Q(\TX_PHY_STATE_reg_n_0_[4] ),
        .R(INTERNAL_RST_reg));
  FDRE \TX_READ_ADDRESS_reg_rep[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_READ_ADDRESS_rep[9]_i_2_n_0 ),
        .D(\TX_READ_ADDRESS_rep[0]_i_1_n_0 ),
        .Q(TX_READ_ADDRESS[0]),
        .R(\TX_READ_ADDRESS_rep[9]_i_1_n_0 ));
  FDRE \TX_READ_ADDRESS_reg_rep[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_READ_ADDRESS_rep[9]_i_2_n_0 ),
        .D(\TX_READ_ADDRESS_rep[10]_i_1_n_0 ),
        .Q(TX_READ_ADDRESS[10]),
        .R(\TX_READ_ADDRESS_rep[9]_i_1_n_0 ));
  FDRE \TX_READ_ADDRESS_reg_rep[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_READ_ADDRESS_rep[9]_i_2_n_0 ),
        .D(\TX_READ_ADDRESS_rep[1]_i_1_n_0 ),
        .Q(TX_READ_ADDRESS[1]),
        .R(\TX_READ_ADDRESS_rep[9]_i_1_n_0 ));
  FDRE \TX_READ_ADDRESS_reg_rep[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_READ_ADDRESS_rep[9]_i_2_n_0 ),
        .D(\TX_READ_ADDRESS_rep[2]_i_1_n_0 ),
        .Q(TX_READ_ADDRESS[2]),
        .R(\TX_READ_ADDRESS_rep[9]_i_1_n_0 ));
  FDRE \TX_READ_ADDRESS_reg_rep[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_READ_ADDRESS_rep[9]_i_2_n_0 ),
        .D(\TX_READ_ADDRESS_rep[3]_i_1_n_0 ),
        .Q(TX_READ_ADDRESS[3]),
        .R(\TX_READ_ADDRESS_rep[9]_i_1_n_0 ));
  FDRE \TX_READ_ADDRESS_reg_rep[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_READ_ADDRESS_rep[9]_i_2_n_0 ),
        .D(\TX_READ_ADDRESS_rep[4]_i_1_n_0 ),
        .Q(TX_READ_ADDRESS[4]),
        .R(\TX_READ_ADDRESS_rep[9]_i_1_n_0 ));
  FDRE \TX_READ_ADDRESS_reg_rep[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_READ_ADDRESS_rep[9]_i_2_n_0 ),
        .D(\TX_READ_ADDRESS_rep[5]_i_1_n_0 ),
        .Q(TX_READ_ADDRESS[5]),
        .R(\TX_READ_ADDRESS_rep[9]_i_1_n_0 ));
  FDRE \TX_READ_ADDRESS_reg_rep[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_READ_ADDRESS_rep[9]_i_2_n_0 ),
        .D(\TX_READ_ADDRESS_rep[6]_i_1_n_0 ),
        .Q(TX_READ_ADDRESS[6]),
        .R(\TX_READ_ADDRESS_rep[9]_i_1_n_0 ));
  FDRE \TX_READ_ADDRESS_reg_rep[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_READ_ADDRESS_rep[9]_i_2_n_0 ),
        .D(\TX_READ_ADDRESS_rep[7]_i_1_n_0 ),
        .Q(TX_READ_ADDRESS[7]),
        .R(\TX_READ_ADDRESS_rep[9]_i_1_n_0 ));
  FDRE \TX_READ_ADDRESS_reg_rep[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_READ_ADDRESS_rep[9]_i_2_n_0 ),
        .D(\TX_READ_ADDRESS_rep[8]_i_1_n_0 ),
        .Q(TX_READ_ADDRESS[8]),
        .R(\TX_READ_ADDRESS_rep[9]_i_1_n_0 ));
  FDRE \TX_READ_ADDRESS_reg_rep[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_READ_ADDRESS_rep[9]_i_2_n_0 ),
        .D(\TX_READ_ADDRESS_rep[9]_i_3_n_0 ),
        .Q(TX_READ_ADDRESS[9]),
        .R(\TX_READ_ADDRESS_rep[9]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TX_READ_ADDRESS_rep[0]_i_1 
       (.I0(TX_READ_ADDRESS[0]),
        .O(\TX_READ_ADDRESS_rep[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \TX_READ_ADDRESS_rep[10]_i_1 
       (.I0(TX_READ_ADDRESS[8]),
        .I1(TX_READ_ADDRESS[6]),
        .I2(\TX_READ_ADDRESS_rep[9]_i_4_n_0 ),
        .I3(TX_READ_ADDRESS[7]),
        .I4(TX_READ_ADDRESS[9]),
        .I5(TX_READ_ADDRESS[10]),
        .O(\TX_READ_ADDRESS_rep[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \TX_READ_ADDRESS_rep[1]_i_1 
       (.I0(TX_READ_ADDRESS[0]),
        .I1(TX_READ_ADDRESS[1]),
        .O(\TX_READ_ADDRESS_rep[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \TX_READ_ADDRESS_rep[2]_i_1 
       (.I0(TX_READ_ADDRESS[0]),
        .I1(TX_READ_ADDRESS[1]),
        .I2(TX_READ_ADDRESS[2]),
        .O(\TX_READ_ADDRESS_rep[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \TX_READ_ADDRESS_rep[3]_i_1 
       (.I0(TX_READ_ADDRESS[1]),
        .I1(TX_READ_ADDRESS[0]),
        .I2(TX_READ_ADDRESS[2]),
        .I3(TX_READ_ADDRESS[3]),
        .O(\TX_READ_ADDRESS_rep[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \TX_READ_ADDRESS_rep[4]_i_1 
       (.I0(TX_READ_ADDRESS[2]),
        .I1(TX_READ_ADDRESS[0]),
        .I2(TX_READ_ADDRESS[1]),
        .I3(TX_READ_ADDRESS[3]),
        .I4(TX_READ_ADDRESS[4]),
        .O(\TX_READ_ADDRESS_rep[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \TX_READ_ADDRESS_rep[5]_i_1 
       (.I0(TX_READ_ADDRESS[3]),
        .I1(TX_READ_ADDRESS[1]),
        .I2(TX_READ_ADDRESS[0]),
        .I3(TX_READ_ADDRESS[2]),
        .I4(TX_READ_ADDRESS[4]),
        .I5(TX_READ_ADDRESS[5]),
        .O(\TX_READ_ADDRESS_rep[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \TX_READ_ADDRESS_rep[6]_i_1 
       (.I0(\TX_READ_ADDRESS_rep[9]_i_4_n_0 ),
        .I1(TX_READ_ADDRESS[6]),
        .O(\TX_READ_ADDRESS_rep[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \TX_READ_ADDRESS_rep[7]_i_1 
       (.I0(\TX_READ_ADDRESS_rep[9]_i_4_n_0 ),
        .I1(TX_READ_ADDRESS[6]),
        .I2(TX_READ_ADDRESS[7]),
        .O(\TX_READ_ADDRESS_rep[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \TX_READ_ADDRESS_rep[8]_i_1 
       (.I0(TX_READ_ADDRESS[6]),
        .I1(\TX_READ_ADDRESS_rep[9]_i_4_n_0 ),
        .I2(TX_READ_ADDRESS[7]),
        .I3(TX_READ_ADDRESS[8]),
        .O(\TX_READ_ADDRESS_rep[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \TX_READ_ADDRESS_rep[9]_i_1 
       (.I0(\TX_PHY_STATE_reg_n_0_[2] ),
        .I1(GO_SYNC),
        .I2(\TX_PHY_STATE_reg_n_0_[4] ),
        .I3(\TX_PHY_STATE_reg_n_0_[0] ),
        .I4(\TX_PHY_STATE_reg_n_0_[1] ),
        .I5(\TX_PHY_STATE_reg_n_0_[3] ),
        .O(\TX_READ_ADDRESS_rep[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0100010000010000)) 
    \TX_READ_ADDRESS_rep[9]_i_2 
       (.I0(\TX_PHY_STATE_reg_n_0_[1] ),
        .I1(\TX_PHY_STATE_reg_n_0_[0] ),
        .I2(\TX_PHY_STATE_reg_n_0_[4] ),
        .I3(\TX_PHY_STATE_reg_n_0_[3] ),
        .I4(GO_SYNC),
        .I5(\TX_PHY_STATE_reg_n_0_[2] ),
        .O(\TX_READ_ADDRESS_rep[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \TX_READ_ADDRESS_rep[9]_i_3 
       (.I0(TX_READ_ADDRESS[7]),
        .I1(\TX_READ_ADDRESS_rep[9]_i_4_n_0 ),
        .I2(TX_READ_ADDRESS[6]),
        .I3(TX_READ_ADDRESS[8]),
        .I4(TX_READ_ADDRESS[9]),
        .O(\TX_READ_ADDRESS_rep[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \TX_READ_ADDRESS_rep[9]_i_4 
       (.I0(TX_READ_ADDRESS[5]),
        .I1(TX_READ_ADDRESS[3]),
        .I2(TX_READ_ADDRESS[1]),
        .I3(TX_READ_ADDRESS[0]),
        .I4(TX_READ_ADDRESS[2]),
        .I5(TX_READ_ADDRESS[4]),
        .O(\TX_READ_ADDRESS_rep[9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \TX_WRITE_ADDRESS[0]_i_1 
       (.I0(TX_WRITE_ADDRESS[0]),
        .I1(\TX_PACKET_STATE_reg_n_0_[1] ),
        .O(\TX_WRITE_ADDRESS[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00FF4000)) 
    \TX_WRITE_ADDRESS[10]_i_1 
       (.I0(\TX_PACKET_STATE_reg[1]_i_2_n_0 ),
        .I1(OUTPUT_ETH_TX_ACK),
        .I2(OUTPUT_ETH_TX_STB),
        .I3(\TX_PACKET_STATE_reg_n_0_[0] ),
        .I4(\TX_PACKET_STATE_reg_n_0_[1] ),
        .O(\TX_WRITE_ADDRESS[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \TX_WRITE_ADDRESS[10]_i_2 
       (.I0(TX_WRITE_ADDRESS[10]),
        .I1(TX_WRITE_ADDRESS[9]),
        .I2(\TX_WRITE_ADDRESS[10]_i_3_n_0 ),
        .I3(\TX_PACKET_STATE_reg_n_0_[1] ),
        .O(\TX_WRITE_ADDRESS[10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \TX_WRITE_ADDRESS[10]_i_3 
       (.I0(TX_WRITE_ADDRESS[8]),
        .I1(TX_WRITE_ADDRESS[6]),
        .I2(\TX_WRITE_ADDRESS[9]_i_2_n_0 ),
        .I3(TX_WRITE_ADDRESS[7]),
        .O(\TX_WRITE_ADDRESS[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \TX_WRITE_ADDRESS[1]_i_1 
       (.I0(TX_WRITE_ADDRESS[1]),
        .I1(TX_WRITE_ADDRESS[0]),
        .I2(\TX_PACKET_STATE_reg_n_0_[1] ),
        .O(\TX_WRITE_ADDRESS[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \TX_WRITE_ADDRESS[2]_i_1 
       (.I0(TX_WRITE_ADDRESS[2]),
        .I1(TX_WRITE_ADDRESS[1]),
        .I2(TX_WRITE_ADDRESS[0]),
        .I3(\TX_PACKET_STATE_reg_n_0_[1] ),
        .O(\TX_WRITE_ADDRESS[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \TX_WRITE_ADDRESS[3]_i_1 
       (.I0(TX_WRITE_ADDRESS[3]),
        .I1(TX_WRITE_ADDRESS[2]),
        .I2(TX_WRITE_ADDRESS[0]),
        .I3(TX_WRITE_ADDRESS[1]),
        .I4(\TX_PACKET_STATE_reg_n_0_[1] ),
        .O(\TX_WRITE_ADDRESS[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \TX_WRITE_ADDRESS[4]_i_1 
       (.I0(TX_WRITE_ADDRESS[4]),
        .I1(TX_WRITE_ADDRESS[3]),
        .I2(TX_WRITE_ADDRESS[1]),
        .I3(TX_WRITE_ADDRESS[0]),
        .I4(TX_WRITE_ADDRESS[2]),
        .I5(\TX_PACKET_STATE_reg_n_0_[1] ),
        .O(\TX_WRITE_ADDRESS[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \TX_WRITE_ADDRESS[5]_i_1 
       (.I0(TX_WRITE_ADDRESS[5]),
        .I1(\TX_WRITE_ADDRESS[5]_i_2_n_0 ),
        .I2(\TX_PACKET_STATE_reg_n_0_[1] ),
        .O(\TX_WRITE_ADDRESS[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \TX_WRITE_ADDRESS[5]_i_2 
       (.I0(TX_WRITE_ADDRESS[4]),
        .I1(TX_WRITE_ADDRESS[2]),
        .I2(TX_WRITE_ADDRESS[0]),
        .I3(TX_WRITE_ADDRESS[1]),
        .I4(TX_WRITE_ADDRESS[3]),
        .O(\TX_WRITE_ADDRESS[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \TX_WRITE_ADDRESS[6]_i_1 
       (.I0(TX_WRITE_ADDRESS[6]),
        .I1(\TX_WRITE_ADDRESS[9]_i_2_n_0 ),
        .I2(\TX_PACKET_STATE_reg_n_0_[1] ),
        .O(\TX_WRITE_ADDRESS[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \TX_WRITE_ADDRESS[7]_i_1 
       (.I0(TX_WRITE_ADDRESS[7]),
        .I1(TX_WRITE_ADDRESS[6]),
        .I2(\TX_WRITE_ADDRESS[9]_i_2_n_0 ),
        .I3(\TX_PACKET_STATE_reg_n_0_[1] ),
        .O(\TX_WRITE_ADDRESS[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \TX_WRITE_ADDRESS[8]_i_1 
       (.I0(TX_WRITE_ADDRESS[8]),
        .I1(TX_WRITE_ADDRESS[7]),
        .I2(\TX_WRITE_ADDRESS[9]_i_2_n_0 ),
        .I3(TX_WRITE_ADDRESS[6]),
        .I4(\TX_PACKET_STATE_reg_n_0_[1] ),
        .O(\TX_WRITE_ADDRESS[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \TX_WRITE_ADDRESS[9]_i_1 
       (.I0(TX_WRITE_ADDRESS[9]),
        .I1(TX_WRITE_ADDRESS[8]),
        .I2(TX_WRITE_ADDRESS[6]),
        .I3(\TX_WRITE_ADDRESS[9]_i_2_n_0 ),
        .I4(TX_WRITE_ADDRESS[7]),
        .I5(\TX_PACKET_STATE_reg_n_0_[1] ),
        .O(\TX_WRITE_ADDRESS[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \TX_WRITE_ADDRESS[9]_i_2 
       (.I0(TX_WRITE_ADDRESS[5]),
        .I1(TX_WRITE_ADDRESS[3]),
        .I2(TX_WRITE_ADDRESS[1]),
        .I3(TX_WRITE_ADDRESS[0]),
        .I4(TX_WRITE_ADDRESS[2]),
        .I5(TX_WRITE_ADDRESS[4]),
        .O(\TX_WRITE_ADDRESS[9]_i_2_n_0 ));
  FDRE \TX_WRITE_ADDRESS_DEL_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TX_WRITE_ADDRESS[0]),
        .Q(TX_WRITE_ADDRESS_DEL[0]),
        .R(1'b0));
  FDRE \TX_WRITE_ADDRESS_DEL_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TX_WRITE_ADDRESS[10]),
        .Q(TX_WRITE_ADDRESS_DEL[10]),
        .R(1'b0));
  FDRE \TX_WRITE_ADDRESS_DEL_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TX_WRITE_ADDRESS[1]),
        .Q(TX_WRITE_ADDRESS_DEL[1]),
        .R(1'b0));
  FDRE \TX_WRITE_ADDRESS_DEL_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TX_WRITE_ADDRESS[2]),
        .Q(TX_WRITE_ADDRESS_DEL[2]),
        .R(1'b0));
  FDRE \TX_WRITE_ADDRESS_DEL_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TX_WRITE_ADDRESS[3]),
        .Q(TX_WRITE_ADDRESS_DEL[3]),
        .R(1'b0));
  FDRE \TX_WRITE_ADDRESS_DEL_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TX_WRITE_ADDRESS[4]),
        .Q(TX_WRITE_ADDRESS_DEL[4]),
        .R(1'b0));
  FDRE \TX_WRITE_ADDRESS_DEL_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TX_WRITE_ADDRESS[5]),
        .Q(TX_WRITE_ADDRESS_DEL[5]),
        .R(1'b0));
  FDRE \TX_WRITE_ADDRESS_DEL_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TX_WRITE_ADDRESS[6]),
        .Q(TX_WRITE_ADDRESS_DEL[6]),
        .R(1'b0));
  FDRE \TX_WRITE_ADDRESS_DEL_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TX_WRITE_ADDRESS[7]),
        .Q(TX_WRITE_ADDRESS_DEL[7]),
        .R(1'b0));
  FDRE \TX_WRITE_ADDRESS_DEL_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TX_WRITE_ADDRESS[8]),
        .Q(TX_WRITE_ADDRESS_DEL[8]),
        .R(1'b0));
  FDRE \TX_WRITE_ADDRESS_DEL_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TX_WRITE_ADDRESS[9]),
        .Q(TX_WRITE_ADDRESS_DEL[9]),
        .R(1'b0));
  FDRE \TX_WRITE_ADDRESS_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_ADDRESS[10]_i_1_n_0 ),
        .D(\TX_WRITE_ADDRESS[0]_i_1_n_0 ),
        .Q(TX_WRITE_ADDRESS[0]),
        .R(INTERNAL_RST_reg));
  FDRE \TX_WRITE_ADDRESS_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_ADDRESS[10]_i_1_n_0 ),
        .D(\TX_WRITE_ADDRESS[10]_i_2_n_0 ),
        .Q(TX_WRITE_ADDRESS[10]),
        .R(INTERNAL_RST_reg));
  FDRE \TX_WRITE_ADDRESS_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_ADDRESS[10]_i_1_n_0 ),
        .D(\TX_WRITE_ADDRESS[1]_i_1_n_0 ),
        .Q(TX_WRITE_ADDRESS[1]),
        .R(INTERNAL_RST_reg));
  FDRE \TX_WRITE_ADDRESS_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_ADDRESS[10]_i_1_n_0 ),
        .D(\TX_WRITE_ADDRESS[2]_i_1_n_0 ),
        .Q(TX_WRITE_ADDRESS[2]),
        .R(INTERNAL_RST_reg));
  FDRE \TX_WRITE_ADDRESS_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_ADDRESS[10]_i_1_n_0 ),
        .D(\TX_WRITE_ADDRESS[3]_i_1_n_0 ),
        .Q(TX_WRITE_ADDRESS[3]),
        .R(INTERNAL_RST_reg));
  FDRE \TX_WRITE_ADDRESS_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_ADDRESS[10]_i_1_n_0 ),
        .D(\TX_WRITE_ADDRESS[4]_i_1_n_0 ),
        .Q(TX_WRITE_ADDRESS[4]),
        .R(INTERNAL_RST_reg));
  FDRE \TX_WRITE_ADDRESS_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_ADDRESS[10]_i_1_n_0 ),
        .D(\TX_WRITE_ADDRESS[5]_i_1_n_0 ),
        .Q(TX_WRITE_ADDRESS[5]),
        .R(INTERNAL_RST_reg));
  FDRE \TX_WRITE_ADDRESS_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_ADDRESS[10]_i_1_n_0 ),
        .D(\TX_WRITE_ADDRESS[6]_i_1_n_0 ),
        .Q(TX_WRITE_ADDRESS[6]),
        .R(INTERNAL_RST_reg));
  FDRE \TX_WRITE_ADDRESS_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_ADDRESS[10]_i_1_n_0 ),
        .D(\TX_WRITE_ADDRESS[7]_i_1_n_0 ),
        .Q(TX_WRITE_ADDRESS[7]),
        .R(INTERNAL_RST_reg));
  FDRE \TX_WRITE_ADDRESS_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_ADDRESS[10]_i_1_n_0 ),
        .D(\TX_WRITE_ADDRESS[8]_i_1_n_0 ),
        .Q(TX_WRITE_ADDRESS[8]),
        .R(INTERNAL_RST_reg));
  FDRE \TX_WRITE_ADDRESS_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_ADDRESS[10]_i_1_n_0 ),
        .D(\TX_WRITE_ADDRESS[9]_i_1_n_0 ),
        .Q(TX_WRITE_ADDRESS[9]),
        .R(INTERNAL_RST_reg));
  LUT4 #(
    .INIT(16'h4000)) 
    \TX_WRITE_DATA[15]_i_1 
       (.I0(\TX_PACKET_STATE_reg_n_0_[1] ),
        .I1(\TX_PACKET_STATE_reg_n_0_[0] ),
        .I2(OUTPUT_ETH_TX_ACK),
        .I3(OUTPUT_ETH_TX_STB),
        .O(\TX_WRITE_DATA[15]_i_1_n_0 ));
  FDRE \TX_WRITE_DATA_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_DATA[15]_i_1_n_0 ),
        .D(D[0]),
        .Q(TX_WRITE_DATA[0]),
        .R(1'b0));
  FDRE \TX_WRITE_DATA_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_DATA[15]_i_1_n_0 ),
        .D(D[10]),
        .Q(TX_WRITE_DATA[10]),
        .R(1'b0));
  FDRE \TX_WRITE_DATA_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_DATA[15]_i_1_n_0 ),
        .D(D[11]),
        .Q(TX_WRITE_DATA[11]),
        .R(1'b0));
  FDRE \TX_WRITE_DATA_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_DATA[15]_i_1_n_0 ),
        .D(D[12]),
        .Q(TX_WRITE_DATA[12]),
        .R(1'b0));
  FDRE \TX_WRITE_DATA_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_DATA[15]_i_1_n_0 ),
        .D(D[13]),
        .Q(TX_WRITE_DATA[13]),
        .R(1'b0));
  FDRE \TX_WRITE_DATA_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_DATA[15]_i_1_n_0 ),
        .D(D[14]),
        .Q(TX_WRITE_DATA[14]),
        .R(1'b0));
  FDRE \TX_WRITE_DATA_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_DATA[15]_i_1_n_0 ),
        .D(D[15]),
        .Q(TX_WRITE_DATA[15]),
        .R(1'b0));
  FDRE \TX_WRITE_DATA_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_DATA[15]_i_1_n_0 ),
        .D(D[1]),
        .Q(TX_WRITE_DATA[1]),
        .R(1'b0));
  FDRE \TX_WRITE_DATA_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_DATA[15]_i_1_n_0 ),
        .D(D[2]),
        .Q(TX_WRITE_DATA[2]),
        .R(1'b0));
  FDRE \TX_WRITE_DATA_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_DATA[15]_i_1_n_0 ),
        .D(D[3]),
        .Q(TX_WRITE_DATA[3]),
        .R(1'b0));
  FDRE \TX_WRITE_DATA_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_DATA[15]_i_1_n_0 ),
        .D(D[4]),
        .Q(TX_WRITE_DATA[4]),
        .R(1'b0));
  FDRE \TX_WRITE_DATA_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_DATA[15]_i_1_n_0 ),
        .D(D[5]),
        .Q(TX_WRITE_DATA[5]),
        .R(1'b0));
  FDRE \TX_WRITE_DATA_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_DATA[15]_i_1_n_0 ),
        .D(D[6]),
        .Q(TX_WRITE_DATA[6]),
        .R(1'b0));
  FDRE \TX_WRITE_DATA_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_DATA[15]_i_1_n_0 ),
        .D(D[7]),
        .Q(TX_WRITE_DATA[7]),
        .R(1'b0));
  FDRE \TX_WRITE_DATA_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_DATA[15]_i_1_n_0 ),
        .D(D[8]),
        .Q(TX_WRITE_DATA[8]),
        .R(1'b0));
  FDRE \TX_WRITE_DATA_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_DATA[15]_i_1_n_0 ),
        .D(D[9]),
        .Q(TX_WRITE_DATA[9]),
        .R(1'b0));
  FDRE TX_WRITE_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\TX_WRITE_DATA[15]_i_1_n_0 ),
        .Q(TX_WRITE),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \state[2]_i_10 
       (.I0(OUTPUT_ETH_TX_ACK),
        .I1(OUTPUT_ETH_TX_STB),
        .O(TX_WRITE0));
endmodule

module serial_output
   (IN1_ACK,
    RS232_TX_OBUF,
    INTERNAL_RST_reg,
    ETH_CLK_OBUF,
    IN1_STB,
    output_rs232_tx);
  output IN1_ACK;
  output RS232_TX_OBUF;
  input INTERNAL_RST_reg;
  input ETH_CLK_OBUF;
  input IN1_STB;
  input [7:0]output_rs232_tx;

  wire [11:0]BAUD_COUNT;
  wire \BAUD_COUNT[11]_i_2__0_n_0 ;
  wire \BAUD_COUNT[11]_i_3__0_n_0 ;
  wire \BAUD_COUNT_reg[4]_i_2_n_0 ;
  wire \BAUD_COUNT_reg[8]_i_2_n_0 ;
  wire \BAUD_COUNT_reg_n_0_[0] ;
  wire \BAUD_COUNT_reg_n_0_[10] ;
  wire \BAUD_COUNT_reg_n_0_[11] ;
  wire \BAUD_COUNT_reg_n_0_[1] ;
  wire \BAUD_COUNT_reg_n_0_[2] ;
  wire \BAUD_COUNT_reg_n_0_[3] ;
  wire \BAUD_COUNT_reg_n_0_[4] ;
  wire \BAUD_COUNT_reg_n_0_[5] ;
  wire \BAUD_COUNT_reg_n_0_[6] ;
  wire \BAUD_COUNT_reg_n_0_[7] ;
  wire \BAUD_COUNT_reg_n_0_[8] ;
  wire \BAUD_COUNT_reg_n_0_[9] ;
  wire \DATA[7]_i_1_n_0 ;
  wire \DATA_reg_n_0_[0] ;
  wire ETH_CLK_OBUF;
  wire \FSM_sequential_STATE[0]_i_1_n_0 ;
  wire \FSM_sequential_STATE[1]_i_1_n_0 ;
  wire \FSM_sequential_STATE[2]_i_1_n_0 ;
  wire \FSM_sequential_STATE[3]_i_1_n_0 ;
  wire \FSM_sequential_STATE[3]_i_2_n_0 ;
  wire IN1_ACK;
  wire IN1_STB;
  wire INTERNAL_RST_reg;
  wire RS232_TX_OBUF;
  (* RTL_KEEP = "yes" *) wire [3:0]STATE;
  wire S_IN1_ACK1;
  wire S_IN1_ACK_i_1_n_0;
  wire TX_i_1_n_0;
  wire TX_i_3_n_0;
  wire TX_i_4_n_0;
  wire TX_i_5_n_0;
  wire TX_i_6_n_0;
  wire TX_reg_i_2_n_0;
  wire X16CLK_EN_i_1__0_n_0;
  wire X16CLK_EN_reg_n_0;
  wire [11:1]data0;
  wire [7:0]output_rs232_tx;
  wire p_0_in;
  wire p_1_in;
  wire p_2_in;
  wire p_3_in;
  wire p_4_in;
  wire p_5_in;
  wire p_6_in;
  wire [3:0]\NLW_BAUD_COUNT_reg[11]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_BAUD_COUNT_reg[11]_i_4_O_UNCONNECTED ;
  wire [2:0]\NLW_BAUD_COUNT_reg[4]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_BAUD_COUNT_reg[8]_i_2_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \BAUD_COUNT[0]_i_1 
       (.I0(\BAUD_COUNT_reg_n_0_[0] ),
        .O(BAUD_COUNT[0]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \BAUD_COUNT[10]_i_1__0 
       (.I0(\BAUD_COUNT[11]_i_2__0_n_0 ),
        .I1(\BAUD_COUNT[11]_i_3__0_n_0 ),
        .I2(data0[10]),
        .O(BAUD_COUNT[10]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \BAUD_COUNT[11]_i_1__0 
       (.I0(\BAUD_COUNT[11]_i_2__0_n_0 ),
        .I1(\BAUD_COUNT[11]_i_3__0_n_0 ),
        .I2(data0[11]),
        .O(BAUD_COUNT[11]));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \BAUD_COUNT[11]_i_2__0 
       (.I0(\BAUD_COUNT_reg_n_0_[10] ),
        .I1(\BAUD_COUNT_reg_n_0_[9] ),
        .I2(\BAUD_COUNT_reg_n_0_[6] ),
        .I3(\BAUD_COUNT_reg_n_0_[7] ),
        .I4(\BAUD_COUNT_reg_n_0_[11] ),
        .I5(\BAUD_COUNT_reg_n_0_[5] ),
        .O(\BAUD_COUNT[11]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDFFF)) 
    \BAUD_COUNT[11]_i_3__0 
       (.I0(\BAUD_COUNT_reg_n_0_[8] ),
        .I1(\BAUD_COUNT_reg_n_0_[1] ),
        .I2(\BAUD_COUNT_reg_n_0_[4] ),
        .I3(\BAUD_COUNT_reg_n_0_[0] ),
        .I4(\BAUD_COUNT_reg_n_0_[2] ),
        .I5(\BAUD_COUNT_reg_n_0_[3] ),
        .O(\BAUD_COUNT[11]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \BAUD_COUNT[1]_i_1__0 
       (.I0(\BAUD_COUNT[11]_i_2__0_n_0 ),
        .I1(\BAUD_COUNT[11]_i_3__0_n_0 ),
        .I2(data0[1]),
        .O(BAUD_COUNT[1]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \BAUD_COUNT[2]_i_1__0 
       (.I0(\BAUD_COUNT[11]_i_2__0_n_0 ),
        .I1(\BAUD_COUNT[11]_i_3__0_n_0 ),
        .I2(data0[2]),
        .O(BAUD_COUNT[2]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \BAUD_COUNT[3]_i_1__0 
       (.I0(\BAUD_COUNT[11]_i_2__0_n_0 ),
        .I1(\BAUD_COUNT[11]_i_3__0_n_0 ),
        .I2(data0[3]),
        .O(BAUD_COUNT[3]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \BAUD_COUNT[4]_i_1__0 
       (.I0(\BAUD_COUNT[11]_i_2__0_n_0 ),
        .I1(\BAUD_COUNT[11]_i_3__0_n_0 ),
        .I2(data0[4]),
        .O(BAUD_COUNT[4]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \BAUD_COUNT[5]_i_1__0 
       (.I0(\BAUD_COUNT[11]_i_2__0_n_0 ),
        .I1(\BAUD_COUNT[11]_i_3__0_n_0 ),
        .I2(data0[5]),
        .O(BAUD_COUNT[5]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \BAUD_COUNT[6]_i_1__0 
       (.I0(\BAUD_COUNT[11]_i_2__0_n_0 ),
        .I1(\BAUD_COUNT[11]_i_3__0_n_0 ),
        .I2(data0[6]),
        .O(BAUD_COUNT[6]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \BAUD_COUNT[7]_i_1__0 
       (.I0(\BAUD_COUNT[11]_i_2__0_n_0 ),
        .I1(\BAUD_COUNT[11]_i_3__0_n_0 ),
        .I2(data0[7]),
        .O(BAUD_COUNT[7]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \BAUD_COUNT[8]_i_1__0 
       (.I0(\BAUD_COUNT[11]_i_2__0_n_0 ),
        .I1(\BAUD_COUNT[11]_i_3__0_n_0 ),
        .I2(data0[8]),
        .O(BAUD_COUNT[8]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \BAUD_COUNT[9]_i_1__0 
       (.I0(\BAUD_COUNT[11]_i_2__0_n_0 ),
        .I1(\BAUD_COUNT[11]_i_3__0_n_0 ),
        .I2(data0[9]),
        .O(BAUD_COUNT[9]));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BAUD_COUNT[0]),
        .Q(\BAUD_COUNT_reg_n_0_[0] ),
        .R(INTERNAL_RST_reg));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BAUD_COUNT[10]),
        .Q(\BAUD_COUNT_reg_n_0_[10] ),
        .R(INTERNAL_RST_reg));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BAUD_COUNT[11]),
        .Q(\BAUD_COUNT_reg_n_0_[11] ),
        .R(INTERNAL_RST_reg));
  CARRY4 \BAUD_COUNT_reg[11]_i_4 
       (.CI(\BAUD_COUNT_reg[8]_i_2_n_0 ),
        .CO(\NLW_BAUD_COUNT_reg[11]_i_4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_BAUD_COUNT_reg[11]_i_4_O_UNCONNECTED [3],data0[11:9]}),
        .S({1'b0,\BAUD_COUNT_reg_n_0_[11] ,\BAUD_COUNT_reg_n_0_[10] ,\BAUD_COUNT_reg_n_0_[9] }));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BAUD_COUNT[1]),
        .Q(\BAUD_COUNT_reg_n_0_[1] ),
        .R(INTERNAL_RST_reg));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BAUD_COUNT[2]),
        .Q(\BAUD_COUNT_reg_n_0_[2] ),
        .R(INTERNAL_RST_reg));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BAUD_COUNT[3]),
        .Q(\BAUD_COUNT_reg_n_0_[3] ),
        .R(INTERNAL_RST_reg));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BAUD_COUNT[4]),
        .Q(\BAUD_COUNT_reg_n_0_[4] ),
        .R(INTERNAL_RST_reg));
  CARRY4 \BAUD_COUNT_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\BAUD_COUNT_reg[4]_i_2_n_0 ,\NLW_BAUD_COUNT_reg[4]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\BAUD_COUNT_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[4:1]),
        .S({\BAUD_COUNT_reg_n_0_[4] ,\BAUD_COUNT_reg_n_0_[3] ,\BAUD_COUNT_reg_n_0_[2] ,\BAUD_COUNT_reg_n_0_[1] }));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BAUD_COUNT[5]),
        .Q(\BAUD_COUNT_reg_n_0_[5] ),
        .R(INTERNAL_RST_reg));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BAUD_COUNT[6]),
        .Q(\BAUD_COUNT_reg_n_0_[6] ),
        .R(INTERNAL_RST_reg));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BAUD_COUNT[7]),
        .Q(\BAUD_COUNT_reg_n_0_[7] ),
        .R(INTERNAL_RST_reg));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BAUD_COUNT[8]),
        .Q(\BAUD_COUNT_reg_n_0_[8] ),
        .R(INTERNAL_RST_reg));
  CARRY4 \BAUD_COUNT_reg[8]_i_2 
       (.CI(\BAUD_COUNT_reg[4]_i_2_n_0 ),
        .CO({\BAUD_COUNT_reg[8]_i_2_n_0 ,\NLW_BAUD_COUNT_reg[8]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[8:5]),
        .S({\BAUD_COUNT_reg_n_0_[8] ,\BAUD_COUNT_reg_n_0_[7] ,\BAUD_COUNT_reg_n_0_[6] ,\BAUD_COUNT_reg_n_0_[5] }));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BAUD_COUNT[9]),
        .Q(\BAUD_COUNT_reg_n_0_[9] ),
        .R(INTERNAL_RST_reg));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \DATA[7]_i_1 
       (.I0(STATE[1]),
        .I1(STATE[3]),
        .I2(IN1_ACK),
        .I3(IN1_STB),
        .I4(STATE[2]),
        .I5(STATE[0]),
        .O(\DATA[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DATA_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\DATA[7]_i_1_n_0 ),
        .D(output_rs232_tx[0]),
        .Q(\DATA_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DATA_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\DATA[7]_i_1_n_0 ),
        .D(output_rs232_tx[1]),
        .Q(p_6_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DATA_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\DATA[7]_i_1_n_0 ),
        .D(output_rs232_tx[2]),
        .Q(p_5_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DATA_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\DATA[7]_i_1_n_0 ),
        .D(output_rs232_tx[3]),
        .Q(p_4_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DATA_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\DATA[7]_i_1_n_0 ),
        .D(output_rs232_tx[4]),
        .Q(p_3_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DATA_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\DATA[7]_i_1_n_0 ),
        .D(output_rs232_tx[5]),
        .Q(p_2_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DATA_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\DATA[7]_i_1_n_0 ),
        .D(output_rs232_tx[6]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DATA_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\DATA[7]_i_1_n_0 ),
        .D(output_rs232_tx[7]),
        .Q(p_0_in),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h07)) 
    \FSM_sequential_STATE[0]_i_1 
       (.I0(STATE[2]),
        .I1(STATE[3]),
        .I2(STATE[0]),
        .O(\FSM_sequential_STATE[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h152A)) 
    \FSM_sequential_STATE[1]_i_1 
       (.I0(STATE[0]),
        .I1(STATE[2]),
        .I2(STATE[3]),
        .I3(STATE[1]),
        .O(\FSM_sequential_STATE[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0078)) 
    \FSM_sequential_STATE[2]_i_1 
       (.I0(STATE[1]),
        .I1(STATE[0]),
        .I2(STATE[2]),
        .I3(STATE[3]),
        .O(\FSM_sequential_STATE[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F00FF010F00FE00)) 
    \FSM_sequential_STATE[3]_i_1 
       (.I0(STATE[0]),
        .I1(STATE[1]),
        .I2(STATE[2]),
        .I3(X16CLK_EN_reg_n_0),
        .I4(STATE[3]),
        .I5(S_IN1_ACK1),
        .O(\FSM_sequential_STATE[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0870)) 
    \FSM_sequential_STATE[3]_i_2 
       (.I0(STATE[1]),
        .I1(STATE[0]),
        .I2(STATE[3]),
        .I3(STATE[2]),
        .O(\FSM_sequential_STATE[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_STATE[3]_i_3 
       (.I0(IN1_ACK),
        .I1(IN1_STB),
        .O(S_IN1_ACK1));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_STATE_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\FSM_sequential_STATE[3]_i_1_n_0 ),
        .D(\FSM_sequential_STATE[0]_i_1_n_0 ),
        .Q(STATE[0]),
        .R(INTERNAL_RST_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_STATE_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\FSM_sequential_STATE[3]_i_1_n_0 ),
        .D(\FSM_sequential_STATE[1]_i_1_n_0 ),
        .Q(STATE[1]),
        .R(INTERNAL_RST_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_STATE_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\FSM_sequential_STATE[3]_i_1_n_0 ),
        .D(\FSM_sequential_STATE[2]_i_1_n_0 ),
        .Q(STATE[2]),
        .R(INTERNAL_RST_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_STATE_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\FSM_sequential_STATE[3]_i_1_n_0 ),
        .D(\FSM_sequential_STATE[3]_i_2_n_0 ),
        .Q(STATE[3]),
        .R(INTERNAL_RST_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFD00000003)) 
    S_IN1_ACK_i_1
       (.I0(IN1_STB),
        .I1(STATE[1]),
        .I2(STATE[3]),
        .I3(STATE[2]),
        .I4(STATE[0]),
        .I5(IN1_ACK),
        .O(S_IN1_ACK_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    S_IN1_ACK_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(S_IN1_ACK_i_1_n_0),
        .Q(IN1_ACK),
        .R(INTERNAL_RST_reg));
  LUT6 #(
    .INIT(64'hFFAAAABA00AAAA8A)) 
    TX_i_1
       (.I0(TX_reg_i_2_n_0),
        .I1(STATE[1]),
        .I2(STATE[0]),
        .I3(STATE[3]),
        .I4(STATE[2]),
        .I5(RS232_TX_OBUF),
        .O(TX_i_1_n_0));
  LUT6 #(
    .INIT(64'h0AC0FFFF0AC00000)) 
    TX_i_3
       (.I0(p_4_in),
        .I1(p_0_in),
        .I2(STATE[3]),
        .I3(STATE[2]),
        .I4(STATE[1]),
        .I5(TX_i_5_n_0),
        .O(TX_i_3_n_0));
  LUT6 #(
    .INIT(64'h0AFCFFFF0AFC0000)) 
    TX_i_4
       (.I0(p_3_in),
        .I1(\DATA_reg_n_0_[0] ),
        .I2(STATE[3]),
        .I3(STATE[2]),
        .I4(STATE[1]),
        .I5(TX_i_6_n_0),
        .O(TX_i_4_n_0));
  LUT4 #(
    .INIT(16'h0ACF)) 
    TX_i_5
       (.I0(p_6_in),
        .I1(p_2_in),
        .I2(STATE[3]),
        .I3(STATE[2]),
        .O(TX_i_5_n_0));
  LUT4 #(
    .INIT(16'h30BB)) 
    TX_i_6
       (.I0(p_5_in),
        .I1(STATE[2]),
        .I2(p_1_in),
        .I3(STATE[3]),
        .O(TX_i_6_n_0));
  FDSE #(
    .INIT(1'b1)) 
    TX_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TX_i_1_n_0),
        .Q(RS232_TX_OBUF),
        .S(INTERNAL_RST_reg));
  MUXF7 TX_reg_i_2
       (.I0(TX_i_3_n_0),
        .I1(TX_i_4_n_0),
        .O(TX_reg_i_2_n_0),
        .S(STATE[0]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h1)) 
    X16CLK_EN_i_1__0
       (.I0(\BAUD_COUNT[11]_i_2__0_n_0 ),
        .I1(\BAUD_COUNT[11]_i_3__0_n_0 ),
        .O(X16CLK_EN_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    X16CLK_EN_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(X16CLK_EN_i_1__0_n_0),
        .Q(X16CLK_EN_reg_n_0),
        .R(INTERNAL_RST_reg));
endmodule

module user_design
   (IN1_STB,
    E,
    output_out,
    OUT1_ACK,
    output_leds,
    INPUT_ETH_RX_ACK,
    output_eth_tx,
    OUTPUT_ETH_TX_STB,
    INTERNAL_RST_reg,
    INPUT_ETH_RX_STB,
    RX,
    IN1_ACK,
    ETH_CLK_OBUF,
    OUT1_STB,
    Q,
    OUT1,
    \INPUT_BUTTONS_reg[4] ,
    TX_WRITE0,
    OUTPUT_ETH_TX_ACK,
    pwropt);
  output IN1_STB;
  output [0:0]E;
  output [7:0]output_out;
  output OUT1_ACK;
  output [15:0]output_leds;
  output INPUT_ETH_RX_ACK;
  output [15:0]output_eth_tx;
  output OUTPUT_ETH_TX_STB;
  input INTERNAL_RST_reg;
  input INPUT_ETH_RX_STB;
  input [15:0]RX;
  input IN1_ACK;
  input ETH_CLK_OBUF;
  input OUT1_STB;
  input [15:0]Q;
  input [7:0]OUT1;
  input [4:0]\INPUT_BUTTONS_reg[4] ;
  input TX_WRITE0;
  input OUTPUT_ETH_TX_ACK;
  input pwropt;

  wire [0:0]E;
  wire ETH_CLK_OBUF;
  wire IN1_ACK;
  wire IN1_STB;
  wire [4:0]\INPUT_BUTTONS_reg[4] ;
  wire INPUT_ETH_RX_ACK;
  wire INPUT_ETH_RX_STB;
  wire INTERNAL_RST_reg;
  wire [7:0]OUT1;
  wire OUT1_ACK;
  wire OUT1_STB;
  wire OUTPUT_ETH_TX_ACK;
  wire OUTPUT_ETH_TX_STB;
  wire [15:0]Q;
  wire [15:0]RX;
  wire TX_WRITE0;
  wire main_0_139862652896896_n_11;
  wire main_1_139862648885544_n_37;
  wire main_1_139862648885544_n_70;
  wire main_2_139862642642528_n_5;
  wire main_2_139862642642528_n_6;
  wire main_2_139862642642528_n_7;
  wire main_2_139862642642528_n_90;
  wire [2:1]opcode_2;
  wire [15:0]output_eth_tx;
  wire [15:0]output_leds;
  wire [7:0]output_out;
  wire pwropt;
  wire \result[0]_i_57__0_n_0 ;
  wire \result[22]_i_14_n_0 ;
  wire \s_output_eth_tx_stb[0]_i_1_n_0 ;
  wire \s_output_rs232_tx_stb[0]_i_1__0_n_0 ;
  wire \s_output_rs232_tx_stb[0]_i_1_n_0 ;
  wire \s_output_socket_stb[0]_i_1__0_n_0 ;
  wire \s_output_socket_stb[0]_i_1_n_0 ;
  wire [31:0]wire_139862652895888;
  wire wire_139862652895888_ack;
  wire wire_139862652895888_stb;
  wire [31:0]wire_139862652897760;
  wire wire_139862652897760_ack;
  wire wire_139862652897760_stb;
  wire [31:0]wire_139862652898552;
  wire wire_139862652898552_ack;
  wire wire_139862652898552_stb;
  wire [31:0]wire_139862652899272;
  wire wire_139862652899272_ack;
  wire wire_139862652899272_stb;

  main_0 main_0_139862652896896
       (.ETH_CLK_OBUF(ETH_CLK_OBUF),
        .IN1_ACK(IN1_ACK),
        .IN1_STB(IN1_STB),
        .INTERNAL_RST_reg(INTERNAL_RST_reg),
        .output_out(output_out),
        .output_rs232_tx(wire_139862652895888),
        .\s_output_rs232_tx_reg[31] (wire_139862652898552),
        .wire_139862652895888_ack(wire_139862652895888_ack),
        .wire_139862652895888_stb(wire_139862652895888_stb),
        .wire_139862652898552_ack(wire_139862652898552_ack),
        .wire_139862652898552_stb(wire_139862652898552_stb),
        .write_enable_reg_0(main_0_139862652896896_n_11));
  main_1 main_1_139862648885544
       (.E(E),
        .ETH_CLK_OBUF(ETH_CLK_OBUF),
        .\INPUT_BUTTONS_reg[4] (\INPUT_BUTTONS_reg[4] ),
        .\INPUT_SWITCHES_reg[15] (Q),
        .INTERNAL_RST_reg(INTERNAL_RST_reg),
        .OUT1(OUT1),
        .OUT1_ACK(OUT1_ACK),
        .OUT1_STB(OUT1_STB),
        .Q(wire_139862652899272),
        .output_leds(output_leds),
        .output_socket(wire_139862652897760),
        .pwropt(pwropt),
        .\result_reg[31]_0 (wire_139862652895888),
        .\s_input_in1_ack_reg[0] (\s_output_rs232_tx_stb[0]_i_1_n_0 ),
        .\s_input_socket_ack_reg[0]_0 (\s_output_socket_stb[0]_i_1_n_0 ),
        .\s_output_rs232_tx_reg[0]_0 (main_1_139862648885544_n_70),
        .\s_output_socket_reg[0]_0 (main_1_139862648885544_n_37),
        .wire_139862652895888_ack(wire_139862652895888_ack),
        .wire_139862652895888_stb(wire_139862652895888_stb),
        .wire_139862652897760_ack(wire_139862652897760_ack),
        .wire_139862652897760_stb(wire_139862652897760_stb),
        .wire_139862652899272_ack(wire_139862652899272_ack),
        .wire_139862652899272_stb(wire_139862652899272_stb));
  main_2 main_2_139862642642528
       (.E(main_2_139862642642528_n_6),
        .ETH_CLK_OBUF(ETH_CLK_OBUF),
        .INPUT_ETH_RX_ACK(INPUT_ETH_RX_ACK),
        .INPUT_ETH_RX_STB(INPUT_ETH_RX_STB),
        .INTERNAL_RST_reg(INTERNAL_RST_reg),
        .OUTPUT_ETH_TX_STB(OUTPUT_ETH_TX_STB),
        .Q(opcode_2),
        .RX(RX),
        .S_TX_ACK_reg(\s_output_eth_tx_stb[0]_i_1_n_0 ),
        .TX_WRITE0(TX_WRITE0),
        .\opcode_2_reg[1]_0 (\result[22]_i_14_n_0 ),
        .\opcode_2_reg[1]_rep_0 (\result[0]_i_57__0_n_0 ),
        .output_eth_tx(output_eth_tx),
        .pwropt(pwropt),
        .\result_reg[31]_0 (wire_139862652897760),
        .\result_reg[31]_1 (wire_139862652898552),
        .\s_input_in2_ack_reg[0] (\s_output_rs232_tx_stb[0]_i_1__0_n_0 ),
        .\s_input_in2_ack_reg[0]_0 (main_0_139862652896896_n_11),
        .\s_input_socket_ack_reg[0]_0 (\s_output_socket_stb[0]_i_1__0_n_0 ),
        .\s_output_rs232_tx_reg[0]_0 (main_2_139862642642528_n_90),
        .\s_output_socket_reg[0]_0 (main_2_139862642642528_n_7),
        .\s_output_socket_reg[31]_0 (wire_139862652899272),
        .\timer_reg[0]_0 (main_2_139862642642528_n_5),
        .wire_139862652897760_ack(wire_139862652897760_ack),
        .wire_139862652897760_stb(wire_139862652897760_stb),
        .wire_139862652898552_stb(wire_139862652898552_stb),
        .wire_139862652899272_ack(wire_139862652899272_ack),
        .wire_139862652899272_stb(wire_139862652899272_stb));
  LUT2 #(
    .INIT(4'h8)) 
    \result[0]_i_57__0 
       (.I0(main_2_139862642642528_n_5),
        .I1(opcode_2[2]),
        .O(\result[0]_i_57__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \result[22]_i_14 
       (.I0(opcode_2[1]),
        .I1(opcode_2[2]),
        .O(\result[22]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h7C)) 
    \s_output_eth_tx_stb[0]_i_1 
       (.I0(OUTPUT_ETH_TX_ACK),
        .I1(main_2_139862642642528_n_6),
        .I2(OUTPUT_ETH_TX_STB),
        .O(\s_output_eth_tx_stb[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h7C)) 
    \s_output_rs232_tx_stb[0]_i_1 
       (.I0(wire_139862652895888_ack),
        .I1(main_1_139862648885544_n_70),
        .I2(wire_139862652895888_stb),
        .O(\s_output_rs232_tx_stb[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h7C)) 
    \s_output_rs232_tx_stb[0]_i_1__0 
       (.I0(wire_139862652898552_ack),
        .I1(main_2_139862642642528_n_90),
        .I2(wire_139862652898552_stb),
        .O(\s_output_rs232_tx_stb[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h7C)) 
    \s_output_socket_stb[0]_i_1 
       (.I0(wire_139862652899272_ack),
        .I1(main_1_139862648885544_n_37),
        .I2(wire_139862652899272_stb),
        .O(\s_output_socket_stb[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h7C)) 
    \s_output_socket_stb[0]_i_1__0 
       (.I0(wire_139862652897760_ack),
        .I1(main_2_139862642642528_n_7),
        .I2(wire_139862652897760_stb),
        .O(\s_output_socket_stb[0]_i_1__0_n_0 ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
