// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "08/14/2024 21:49:45"

// 
// Device: Altera EP4CGX15BF14C6 Package FBGA169
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module circuito (
	clock,
	rw_enable,
	mem_enable,
	rom_enable,
	ram_data_output,
	rom_data_output,
	add_rom,
	add_ram);
input 	clock;
input 	rw_enable;
input 	mem_enable;
input 	rom_enable;
output 	[7:0] ram_data_output;
output 	[7:0] rom_data_output;
output 	[3:0] add_rom;
output 	[3:0] add_ram;

// Design Ports Information
// ram_data_output[0]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ram_data_output[1]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ram_data_output[2]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ram_data_output[3]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ram_data_output[4]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ram_data_output[5]	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ram_data_output[6]	=>  Location: PIN_N10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ram_data_output[7]	=>  Location: PIN_M11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rom_data_output[0]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rom_data_output[1]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rom_data_output[2]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rom_data_output[3]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rom_data_output[4]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rom_data_output[5]	=>  Location: PIN_L11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rom_data_output[6]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rom_data_output[7]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// add_rom[0]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// add_rom[1]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// add_rom[2]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// add_rom[3]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// add_ram[0]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// add_ram[1]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// add_ram[2]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// add_ram[3]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_enable	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rom_enable	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rw_enable	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \counter[19]~79_combout ;
wire \counter[22]~85_combout ;
wire \counter[29]~99_combout ;
wire \ram_inst|ram~63_q ;
wire \ram_inst|ram~58_q ;
wire \ram_inst|ram~38_q ;
wire \ram_inst|ram~43_q ;
wire \ram_inst|ram~33_q ;
wire \ram_inst|ram~95_combout ;
wire \ram_inst|ram~48_q ;
wire \ram_inst|ram~96_combout ;
wire \ram_inst|ram~23_q ;
wire \ram_inst|ram~18_q ;
wire \ram_inst|ram~13_q ;
wire \ram_inst|ram~97_combout ;
wire \ram_inst|ram~28_q ;
wire \ram_inst|ram~98_combout ;
wire \ram_inst|ram~99_combout ;
wire \ram_inst|ram~83_q ;
wire \ram_inst|ram~64_q ;
wire \ram_inst|ram~84_q ;
wire \ram_inst|ram~59_q ;
wire \ram_inst|ram~69_q ;
wire \ram_inst|ram~49_q ;
wire \ram_inst|ram~29_q ;
wire \ram_inst|ram~110_combout ;
wire \ram_inst|ram~89_q ;
wire \ram_inst|ram~111_combout ;
wire \ram_inst|ram~45_q ;
wire \ram_inst|ram~40_q ;
wire \ram_inst|ram~35_q ;
wire \ram_inst|ram~113_combout ;
wire \ram_inst|ram~50_q ;
wire \ram_inst|ram~114_combout ;
wire \ram_inst|ram~60_q ;
wire \ram_inst|ram~20_q ;
wire \ram_inst|ram~25_q ;
wire \ram_inst|ram~85_q ;
wire \ram_inst|ram~66_q ;
wire \ram_inst|ram~36_q ;
wire \ram_inst|ram~16_q ;
wire \ram_inst|ram~127_combout ;
wire \ram_inst|ram~31_q ;
wire \ram_inst|ram~91_q ;
wire \ram_inst|ram~67_q ;
wire \ram_inst|ram~62_q ;
wire \ram_inst|ram~57_q ;
wire \ram_inst|ram~133_combout ;
wire \ram_inst|ram~72_q ;
wire \ram_inst|ram~134_combout ;
wire \ram_inst|ram~42_q ;
wire \ram_inst|ram~27_q ;
wire \ram_inst|ram~22_q ;
wire \ram_inst|ram~82_q ;
wire \ram_inst|ram~87_q ;
wire \LessThan0~0_combout ;
wire \counter[0]~35_combout ;
wire \ram_inst|ram~23feeder_combout ;
wire \ram_inst|ram~48feeder_combout ;
wire \ram_inst|ram~43feeder_combout ;
wire \ram_inst|ram~58feeder_combout ;
wire \ram_inst|ram~18feeder_combout ;
wire \ram_inst|ram~38feeder_combout ;
wire \ram_inst|ram~69feeder_combout ;
wire \ram_inst|ram~49feeder_combout ;
wire \ram_inst|ram~84feeder_combout ;
wire \ram_inst|ram~64feeder_combout ;
wire \ram_inst|ram~60feeder_combout ;
wire \ram_inst|ram~25feeder_combout ;
wire \ram_inst|ram~85feeder_combout ;
wire \ram_inst|ram~50feeder_combout ;
wire \ram_inst|ram~40feeder_combout ;
wire \ram_inst|ram~31feeder_combout ;
wire \ram_inst|ram~36feeder_combout ;
wire \ram_inst|ram~22feeder_combout ;
wire \ram_inst|ram~82feeder_combout ;
wire \ram_inst|ram~27feeder_combout ;
wire \ram_inst|ram~87feeder_combout ;
wire \ram_inst|ram~62feeder_combout ;
wire \ram_inst|ram~67feeder_combout ;
wire \ram_inst|ram~42feeder_combout ;
wire \ram_data_output[0]~output_o ;
wire \ram_data_output[1]~output_o ;
wire \ram_data_output[2]~output_o ;
wire \ram_data_output[3]~output_o ;
wire \ram_data_output[4]~output_o ;
wire \ram_data_output[5]~output_o ;
wire \ram_data_output[6]~output_o ;
wire \ram_data_output[7]~output_o ;
wire \rom_data_output[0]~output_o ;
wire \rom_data_output[1]~output_o ;
wire \rom_data_output[2]~output_o ;
wire \rom_data_output[3]~output_o ;
wire \rom_data_output[4]~output_o ;
wire \rom_data_output[5]~output_o ;
wire \rom_data_output[6]~output_o ;
wire \rom_data_output[7]~output_o ;
wire \add_rom[0]~output_o ;
wire \add_rom[1]~output_o ;
wire \add_rom[2]~output_o ;
wire \add_rom[3]~output_o ;
wire \add_ram[0]~output_o ;
wire \add_ram[1]~output_o ;
wire \add_ram[2]~output_o ;
wire \add_ram[3]~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \rom_enable~input_o ;
wire \mem_enable~input_o ;
wire \process_0~0_combout ;
wire \counter[1]~42 ;
wire \counter[2]~45_combout ;
wire \counter[20]~82 ;
wire \counter[21]~84 ;
wire \counter[22]~86 ;
wire \counter[23]~87_combout ;
wire \counter[23]~88 ;
wire \counter[24]~89_combout ;
wire \counter[24]~90 ;
wire \counter[25]~91_combout ;
wire \counter[25]~92 ;
wire \counter[26]~93_combout ;
wire \counter[26]~94 ;
wire \counter[27]~96 ;
wire \counter[28]~97_combout ;
wire \counter[28]~98 ;
wire \counter[29]~100 ;
wire \counter[30]~101_combout ;
wire \counter[30]~102 ;
wire \counter[31]~103_combout ;
wire \counter[11]~63_combout ;
wire \counter[0]~32_combout ;
wire \counter[12]~65_combout ;
wire \counter[15]~71_combout ;
wire \counter[0]~33_combout ;
wire \counter[6]~53_combout ;
wire \counter[5]~51_combout ;
wire \counter[0]~31_combout ;
wire \counter[0]~34_combout ;
wire \counter[27]~95_combout ;
wire \counter[0]~37_combout ;
wire \counter[0]~38_combout ;
wire \counter[0]~43_combout ;
wire \counter[0]~44_combout ;
wire \counter[2]~46 ;
wire \counter[3]~48 ;
wire \counter[4]~49_combout ;
wire \counter[4]~50 ;
wire \counter[5]~52 ;
wire \counter[6]~54 ;
wire \counter[7]~55_combout ;
wire \counter[7]~56 ;
wire \counter[8]~57_combout ;
wire \counter[8]~58 ;
wire \counter[9]~59_combout ;
wire \counter[9]~60 ;
wire \counter[10]~61_combout ;
wire \counter[10]~62 ;
wire \counter[11]~64 ;
wire \counter[12]~66 ;
wire \counter[13]~67_combout ;
wire \counter[13]~68 ;
wire \counter[14]~69_combout ;
wire \counter[14]~70 ;
wire \counter[15]~72 ;
wire \counter[16]~73_combout ;
wire \counter[16]~74 ;
wire \counter[17]~75_combout ;
wire \counter[17]~76 ;
wire \counter[18]~77_combout ;
wire \counter[18]~78 ;
wire \counter[19]~80 ;
wire \counter[20]~81_combout ;
wire \counter[21]~83_combout ;
wire \counter[0]~36_combout ;
wire \counter[0]~39_combout ;
wire \counter[0]~40_combout ;
wire \address_rom[0]~feeder_combout ;
wire \rom_inst|data_output[0]~0_combout ;
wire \ram_inst|ram~88feeder_combout ;
wire \address_ram[2]~2_combout ;
wire \address_ram[0]~0_combout ;
wire \counter[1]~41_combout ;
wire \address_ram[1]~1_combout ;
wire \ram_inst|ram~173_combout ;
wire \ram_inst|ram~174_combout ;
wire \ram_inst|ram~88_q ;
wire \ram_inst|ram~167_combout ;
wire \ram_inst|ram~168_combout ;
wire \ram_inst|ram~78_q ;
wire \ram_inst|temp_address[1]~feeder_combout ;
wire \rw_enable~input_o ;
wire \ram_inst|temp_address[0]~0_combout ;
wire \counter[3]~47_combout ;
wire \address_ram[3]~3_combout ;
wire \ram_inst|ram~171_combout ;
wire \ram_inst|ram~172_combout ;
wire \ram_inst|ram~73_q ;
wire \ram_inst|temp_address[0]~feeder_combout ;
wire \ram_inst|ram~100_combout ;
wire \ram_inst|ram~101_combout ;
wire \ram_inst|temp_address[3]~feeder_combout ;
wire \ram_inst|ram~149_combout ;
wire \ram_inst|ram~150_combout ;
wire \ram_inst|ram~68_q ;
wire \ram_inst|ram~147_combout ;
wire \ram_inst|ram~148_combout ;
wire \ram_inst|ram~53_q ;
wire \ram_inst|ram~93_combout ;
wire \ram_inst|ram~94_combout ;
wire \ram_inst|ram~102_combout ;
wire \ram_inst|temp_address[2]~feeder_combout ;
wire \address_rom[1]~feeder_combout ;
wire \rom_inst|Mux3~0_combout ;
wire \ram_inst|ram~153_combout ;
wire \ram_inst|ram~154_combout ;
wire \ram_inst|ram~44_q ;
wire \ram_inst|ram~159_combout ;
wire \ram_inst|ram~160_combout ;
wire \ram_inst|ram~24_q ;
wire \ram_inst|ram~103_combout ;
wire \ram_inst|ram~104_combout ;
wire \ram_inst|ram~79_q ;
wire \ram_inst|ram~161_combout ;
wire \ram_inst|ram~162_combout ;
wire \ram_inst|ram~19_q ;
wire \ram_inst|ram~39feeder_combout ;
wire \ram_inst|ram~151_combout ;
wire \ram_inst|ram~152_combout ;
wire \ram_inst|ram~39_q ;
wire \ram_inst|ram~105_combout ;
wire \ram_inst|ram~106_combout ;
wire \ram_inst|ram~34feeder_combout ;
wire \ram_inst|ram~155_combout ;
wire \ram_inst|ram~156_combout ;
wire \ram_inst|ram~34_q ;
wire \ram_inst|ram~74_q ;
wire \ram_inst|ram~163_combout ;
wire \ram_inst|ram~164_combout ;
wire \ram_inst|ram~14_q ;
wire \ram_inst|ram~54feeder_combout ;
wire \ram_inst|ram~54_q ;
wire \ram_inst|ram~107_combout ;
wire \ram_inst|ram~108_combout ;
wire \ram_inst|ram~109_combout ;
wire \ram_inst|ram~112_combout ;
wire \address_rom[2]~feeder_combout ;
wire \rom_inst|Mux2~0_combout ;
wire \ram_inst|ram~90_q ;
wire \ram_inst|ram~75_q ;
wire \ram_inst|ram~80feeder_combout ;
wire \ram_inst|ram~80_q ;
wire \ram_inst|ram~120_combout ;
wire \ram_inst|ram~121_combout ;
wire \ram_inst|ram~165_combout ;
wire \ram_inst|ram~166_combout ;
wire \ram_inst|ram~30_q ;
wire \ram_inst|ram~15_q ;
wire \ram_inst|ram~117_combout ;
wire \ram_inst|ram~118_combout ;
wire \ram_inst|ram~70_q ;
wire \ram_inst|ram~55_q ;
wire \ram_inst|ram~65feeder_combout ;
wire \ram_inst|ram~143_combout ;
wire \ram_inst|ram~144_combout ;
wire \ram_inst|ram~65_q ;
wire \ram_inst|ram~115_combout ;
wire \ram_inst|ram~116_combout ;
wire \ram_inst|ram~119_combout ;
wire \ram_inst|ram~122_combout ;
wire \rom_inst|Mux1~0_combout ;
wire \ram_inst|ram~71feeder_combout ;
wire \ram_inst|ram~71_q ;
wire \ram_inst|ram~130_combout ;
wire \ram_inst|ram~157_combout ;
wire \ram_inst|ram~158_combout ;
wire \ram_inst|ram~51_q ;
wire \ram_inst|ram~131_combout ;
wire \ram_inst|ram~81feeder_combout ;
wire \ram_inst|ram~81_q ;
wire \ram_inst|ram~41_q ;
wire \ram_inst|ram~61feeder_combout ;
wire \ram_inst|ram~145_combout ;
wire \ram_inst|ram~146_combout ;
wire \ram_inst|ram~61_q ;
wire \ram_inst|ram~21_q ;
wire \ram_inst|ram~123_combout ;
wire \ram_inst|ram~124_combout ;
wire \ram_inst|ram~169_combout ;
wire \ram_inst|ram~170_combout ;
wire \ram_inst|ram~86_q ;
wire \ram_inst|ram~26_q ;
wire \ram_inst|ram~46feeder_combout ;
wire \ram_inst|ram~46_q ;
wire \ram_inst|ram~125_combout ;
wire \ram_inst|ram~126_combout ;
wire \ram_inst|ram~76_q ;
wire \ram_inst|ram~56feeder_combout ;
wire \ram_inst|ram~56_q ;
wire \ram_inst|ram~128_combout ;
wire \ram_inst|ram~129_combout ;
wire \ram_inst|ram~132_combout ;
wire \rom_inst|Mux0~0_combout ;
wire \ram_inst|ram~92_q ;
wire \ram_inst|ram~77_q ;
wire \ram_inst|ram~140_combout ;
wire \ram_inst|ram~141_combout ;
wire \ram_inst|ram~52feeder_combout ;
wire \ram_inst|ram~52_q ;
wire \ram_inst|ram~47feeder_combout ;
wire \ram_inst|ram~47_q ;
wire \ram_inst|ram~37_q ;
wire \ram_inst|ram~135_combout ;
wire \ram_inst|ram~136_combout ;
wire \ram_inst|ram~32_q ;
wire \ram_inst|ram~17_q ;
wire \ram_inst|ram~137_combout ;
wire \ram_inst|ram~138_combout ;
wire \ram_inst|ram~139_combout ;
wire \ram_inst|ram~142_combout ;
wire \address_rom[3]~feeder_combout ;
wire [3:0] \ram_inst|temp_address ;
wire [7:0] \ram_inst|data_output ;
wire [3:0] address_rom;
wire [3:0] address_ram;
wire [7:0] \rom_inst|data_output ;
wire [31:0] counter;


// Location: FF_X26_Y15_N7
dffeas \counter[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\counter[19]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[19]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[19] .is_wysiwyg = "true";
defparam \counter[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N13
dffeas \counter[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\counter[22]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[22]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[22] .is_wysiwyg = "true";
defparam \counter[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N27
dffeas \counter[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\counter[29]~99_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[29]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[29] .is_wysiwyg = "true";
defparam \counter[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N6
cycloneiv_lcell_comb \counter[19]~79 (
// Equation(s):
// \counter[19]~79_combout  = (counter[19] & (\counter[18]~78  $ (GND))) # (!counter[19] & (!\counter[18]~78  & VCC))
// \counter[19]~80  = CARRY((counter[19] & !\counter[18]~78 ))

	.dataa(counter[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[18]~78 ),
	.combout(\counter[19]~79_combout ),
	.cout(\counter[19]~80 ));
// synopsys translate_off
defparam \counter[19]~79 .lut_mask = 16'hA50A;
defparam \counter[19]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N12
cycloneiv_lcell_comb \counter[22]~85 (
// Equation(s):
// \counter[22]~85_combout  = (counter[22] & (!\counter[21]~84 )) # (!counter[22] & ((\counter[21]~84 ) # (GND)))
// \counter[22]~86  = CARRY((!\counter[21]~84 ) # (!counter[22]))

	.dataa(counter[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[21]~84 ),
	.combout(\counter[22]~85_combout ),
	.cout(\counter[22]~86 ));
// synopsys translate_off
defparam \counter[22]~85 .lut_mask = 16'h5A5F;
defparam \counter[22]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N26
cycloneiv_lcell_comb \counter[29]~99 (
// Equation(s):
// \counter[29]~99_combout  = (counter[29] & (\counter[28]~98  $ (GND))) # (!counter[29] & (!\counter[28]~98  & VCC))
// \counter[29]~100  = CARRY((counter[29] & !\counter[28]~98 ))

	.dataa(counter[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[28]~98 ),
	.combout(\counter[29]~99_combout ),
	.cout(\counter[29]~100 ));
// synopsys translate_off
defparam \counter[29]~99 .lut_mask = 16'hA50A;
defparam \counter[29]~99 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y26_N17
dffeas \ram_inst|ram~63 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rom_inst|data_output [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~63 .is_wysiwyg = "true";
defparam \ram_inst|ram~63 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y26_N1
dffeas \ram_inst|ram~58 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ram_inst|ram~58feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~58 .is_wysiwyg = "true";
defparam \ram_inst|ram~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y26_N31
dffeas \ram_inst|ram~38 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ram_inst|ram~38feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~38 .is_wysiwyg = "true";
defparam \ram_inst|ram~38 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y25_N17
dffeas \ram_inst|ram~43 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ram_inst|ram~43feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~43 .is_wysiwyg = "true";
defparam \ram_inst|ram~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y25_N11
dffeas \ram_inst|ram~33 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rom_inst|data_output [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~33 .is_wysiwyg = "true";
defparam \ram_inst|ram~33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N10
cycloneiv_lcell_comb \ram_inst|ram~95 (
// Equation(s):
// \ram_inst|ram~95_combout  = (\ram_inst|temp_address [1] & ((\ram_inst|temp_address [0]) # ((\ram_inst|ram~43_q )))) # (!\ram_inst|temp_address [1] & (!\ram_inst|temp_address [0] & (\ram_inst|ram~33_q )))

	.dataa(\ram_inst|temp_address [1]),
	.datab(\ram_inst|temp_address [0]),
	.datac(\ram_inst|ram~33_q ),
	.datad(\ram_inst|ram~43_q ),
	.cin(gnd),
	.combout(\ram_inst|ram~95_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~95 .lut_mask = 16'hBA98;
defparam \ram_inst|ram~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N17
dffeas \ram_inst|ram~48 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ram_inst|ram~48feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~48 .is_wysiwyg = "true";
defparam \ram_inst|ram~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N12
cycloneiv_lcell_comb \ram_inst|ram~96 (
// Equation(s):
// \ram_inst|ram~96_combout  = (\ram_inst|temp_address [0] & ((\ram_inst|ram~95_combout  & (\ram_inst|ram~48_q )) # (!\ram_inst|ram~95_combout  & ((\ram_inst|ram~38_q ))))) # (!\ram_inst|temp_address [0] & (((\ram_inst|ram~95_combout ))))

	.dataa(\ram_inst|ram~48_q ),
	.datab(\ram_inst|temp_address [0]),
	.datac(\ram_inst|ram~38_q ),
	.datad(\ram_inst|ram~95_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~96_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~96 .lut_mask = 16'hBBC0;
defparam \ram_inst|ram~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N5
dffeas \ram_inst|ram~23 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ram_inst|ram~23feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~23 .is_wysiwyg = "true";
defparam \ram_inst|ram~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y26_N13
dffeas \ram_inst|ram~18 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ram_inst|ram~18feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~18 .is_wysiwyg = "true";
defparam \ram_inst|ram~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y26_N21
dffeas \ram_inst|ram~13 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rom_inst|data_output [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~13 .is_wysiwyg = "true";
defparam \ram_inst|ram~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N20
cycloneiv_lcell_comb \ram_inst|ram~97 (
// Equation(s):
// \ram_inst|ram~97_combout  = (\ram_inst|temp_address [1] & (((\ram_inst|temp_address [0])))) # (!\ram_inst|temp_address [1] & ((\ram_inst|temp_address [0] & (\ram_inst|ram~18_q )) # (!\ram_inst|temp_address [0] & ((\ram_inst|ram~13_q )))))

	.dataa(\ram_inst|ram~18_q ),
	.datab(\ram_inst|temp_address [1]),
	.datac(\ram_inst|ram~13_q ),
	.datad(\ram_inst|temp_address [0]),
	.cin(gnd),
	.combout(\ram_inst|ram~97_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~97 .lut_mask = 16'hEE30;
defparam \ram_inst|ram~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N31
dffeas \ram_inst|ram~28 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rom_inst|data_output [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~28 .is_wysiwyg = "true";
defparam \ram_inst|ram~28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N30
cycloneiv_lcell_comb \ram_inst|ram~98 (
// Equation(s):
// \ram_inst|ram~98_combout  = (\ram_inst|ram~97_combout  & (((\ram_inst|ram~28_q )) # (!\ram_inst|temp_address [1]))) # (!\ram_inst|ram~97_combout  & (\ram_inst|temp_address [1] & ((\ram_inst|ram~23_q ))))

	.dataa(\ram_inst|ram~97_combout ),
	.datab(\ram_inst|temp_address [1]),
	.datac(\ram_inst|ram~28_q ),
	.datad(\ram_inst|ram~23_q ),
	.cin(gnd),
	.combout(\ram_inst|ram~98_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~98 .lut_mask = 16'hE6A2;
defparam \ram_inst|ram~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N26
cycloneiv_lcell_comb \ram_inst|ram~99 (
// Equation(s):
// \ram_inst|ram~99_combout  = (\ram_inst|temp_address [3] & (\ram_inst|temp_address [2])) # (!\ram_inst|temp_address [3] & ((\ram_inst|temp_address [2] & ((\ram_inst|ram~96_combout ))) # (!\ram_inst|temp_address [2] & (\ram_inst|ram~98_combout ))))

	.dataa(\ram_inst|temp_address [3]),
	.datab(\ram_inst|temp_address [2]),
	.datac(\ram_inst|ram~98_combout ),
	.datad(\ram_inst|ram~96_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~99_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~99 .lut_mask = 16'hDC98;
defparam \ram_inst|ram~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N19
dffeas \ram_inst|ram~83 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rom_inst|data_output [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~83 .is_wysiwyg = "true";
defparam \ram_inst|ram~83 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y26_N5
dffeas \ram_inst|ram~64 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ram_inst|ram~64feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~64 .is_wysiwyg = "true";
defparam \ram_inst|ram~64 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y26_N31
dffeas \ram_inst|ram~84 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ram_inst|ram~84feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~84 .is_wysiwyg = "true";
defparam \ram_inst|ram~84 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y26_N27
dffeas \ram_inst|ram~59 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rom_inst|data_output [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~59 .is_wysiwyg = "true";
defparam \ram_inst|ram~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y27_N15
dffeas \ram_inst|ram~69 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ram_inst|ram~69feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~69 .is_wysiwyg = "true";
defparam \ram_inst|ram~69 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y25_N5
dffeas \ram_inst|ram~49 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ram_inst|ram~49feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~49 .is_wysiwyg = "true";
defparam \ram_inst|ram~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N1
dffeas \ram_inst|ram~29 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rom_inst|data_output [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~29 .is_wysiwyg = "true";
defparam \ram_inst|ram~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N0
cycloneiv_lcell_comb \ram_inst|ram~110 (
// Equation(s):
// \ram_inst|ram~110_combout  = (\ram_inst|temp_address [2] & ((\ram_inst|ram~49_q ) # ((\ram_inst|temp_address [3])))) # (!\ram_inst|temp_address [2] & (((\ram_inst|ram~29_q  & !\ram_inst|temp_address [3]))))

	.dataa(\ram_inst|ram~49_q ),
	.datab(\ram_inst|temp_address [2]),
	.datac(\ram_inst|ram~29_q ),
	.datad(\ram_inst|temp_address [3]),
	.cin(gnd),
	.combout(\ram_inst|ram~110_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~110 .lut_mask = 16'hCCB8;
defparam \ram_inst|ram~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N11
dffeas \ram_inst|ram~89 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rom_inst|data_output [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~89 .is_wysiwyg = "true";
defparam \ram_inst|ram~89 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N10
cycloneiv_lcell_comb \ram_inst|ram~111 (
// Equation(s):
// \ram_inst|ram~111_combout  = (\ram_inst|temp_address [3] & ((\ram_inst|ram~110_combout  & ((\ram_inst|ram~89_q ))) # (!\ram_inst|ram~110_combout  & (\ram_inst|ram~69_q )))) # (!\ram_inst|temp_address [3] & (((\ram_inst|ram~110_combout ))))

	.dataa(\ram_inst|ram~69_q ),
	.datab(\ram_inst|temp_address [3]),
	.datac(\ram_inst|ram~89_q ),
	.datad(\ram_inst|ram~110_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~111_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~111 .lut_mask = 16'hF388;
defparam \ram_inst|ram~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N5
dffeas \ram_inst|ram~45 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rom_inst|data_output [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~45 .is_wysiwyg = "true";
defparam \ram_inst|ram~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y26_N25
dffeas \ram_inst|ram~40 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ram_inst|ram~40feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~40 .is_wysiwyg = "true";
defparam \ram_inst|ram~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y25_N19
dffeas \ram_inst|ram~35 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rom_inst|data_output [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~35 .is_wysiwyg = "true";
defparam \ram_inst|ram~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N18
cycloneiv_lcell_comb \ram_inst|ram~113 (
// Equation(s):
// \ram_inst|ram~113_combout  = (\ram_inst|temp_address [1] & (\ram_inst|temp_address [0])) # (!\ram_inst|temp_address [1] & ((\ram_inst|temp_address [0] & ((\ram_inst|ram~40_q ))) # (!\ram_inst|temp_address [0] & (\ram_inst|ram~35_q ))))

	.dataa(\ram_inst|temp_address [1]),
	.datab(\ram_inst|temp_address [0]),
	.datac(\ram_inst|ram~35_q ),
	.datad(\ram_inst|ram~40_q ),
	.cin(gnd),
	.combout(\ram_inst|ram~113_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~113 .lut_mask = 16'hDC98;
defparam \ram_inst|ram~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N19
dffeas \ram_inst|ram~50 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ram_inst|ram~50feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~50 .is_wysiwyg = "true";
defparam \ram_inst|ram~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N4
cycloneiv_lcell_comb \ram_inst|ram~114 (
// Equation(s):
// \ram_inst|ram~114_combout  = (\ram_inst|temp_address [1] & ((\ram_inst|ram~113_combout  & (\ram_inst|ram~50_q )) # (!\ram_inst|ram~113_combout  & ((\ram_inst|ram~45_q ))))) # (!\ram_inst|temp_address [1] & (((\ram_inst|ram~113_combout ))))

	.dataa(\ram_inst|temp_address [1]),
	.datab(\ram_inst|ram~50_q ),
	.datac(\ram_inst|ram~45_q ),
	.datad(\ram_inst|ram~113_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~114_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~114 .lut_mask = 16'hDDA0;
defparam \ram_inst|ram~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y26_N23
dffeas \ram_inst|ram~60 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ram_inst|ram~60feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~60 .is_wysiwyg = "true";
defparam \ram_inst|ram~60 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y26_N23
dffeas \ram_inst|ram~20 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rom_inst|data_output [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~20 .is_wysiwyg = "true";
defparam \ram_inst|ram~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y26_N13
dffeas \ram_inst|ram~25 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ram_inst|ram~25feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~25 .is_wysiwyg = "true";
defparam \ram_inst|ram~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y26_N23
dffeas \ram_inst|ram~85 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ram_inst|ram~85feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~85 .is_wysiwyg = "true";
defparam \ram_inst|ram~85 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y26_N7
dffeas \ram_inst|ram~66 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rom_inst|data_output [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~66 .is_wysiwyg = "true";
defparam \ram_inst|ram~66 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y25_N1
dffeas \ram_inst|ram~36 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ram_inst|ram~36feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~36 .is_wysiwyg = "true";
defparam \ram_inst|ram~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y26_N13
dffeas \ram_inst|ram~16 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rom_inst|data_output [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~16 .is_wysiwyg = "true";
defparam \ram_inst|ram~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N12
cycloneiv_lcell_comb \ram_inst|ram~127 (
// Equation(s):
// \ram_inst|ram~127_combout  = (\ram_inst|temp_address [2] & ((\ram_inst|temp_address [3]) # ((\ram_inst|ram~36_q )))) # (!\ram_inst|temp_address [2] & (!\ram_inst|temp_address [3] & (\ram_inst|ram~16_q )))

	.dataa(\ram_inst|temp_address [2]),
	.datab(\ram_inst|temp_address [3]),
	.datac(\ram_inst|ram~16_q ),
	.datad(\ram_inst|ram~36_q ),
	.cin(gnd),
	.combout(\ram_inst|ram~127_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~127 .lut_mask = 16'hBA98;
defparam \ram_inst|ram~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N21
dffeas \ram_inst|ram~31 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ram_inst|ram~31feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~31 .is_wysiwyg = "true";
defparam \ram_inst|ram~31 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y27_N21
dffeas \ram_inst|ram~91 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rom_inst|data_output [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~91 .is_wysiwyg = "true";
defparam \ram_inst|ram~91 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y26_N1
dffeas \ram_inst|ram~67 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ram_inst|ram~67feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~67 .is_wysiwyg = "true";
defparam \ram_inst|ram~67 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y26_N31
dffeas \ram_inst|ram~62 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ram_inst|ram~62feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~62 .is_wysiwyg = "true";
defparam \ram_inst|ram~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y27_N21
dffeas \ram_inst|ram~57 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rom_inst|data_output [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~57 .is_wysiwyg = "true";
defparam \ram_inst|ram~57 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N22
cycloneiv_lcell_comb \ram_inst|ram~133 (
// Equation(s):
// \ram_inst|ram~133_combout  = (\ram_inst|temp_address [1] & (((\ram_inst|temp_address [0])))) # (!\ram_inst|temp_address [1] & ((\ram_inst|temp_address [0] & (\ram_inst|ram~62_q )) # (!\ram_inst|temp_address [0] & ((\ram_inst|ram~57_q )))))

	.dataa(\ram_inst|ram~62_q ),
	.datab(\ram_inst|temp_address [1]),
	.datac(\ram_inst|temp_address [0]),
	.datad(\ram_inst|ram~57_q ),
	.cin(gnd),
	.combout(\ram_inst|ram~133_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~133 .lut_mask = 16'hE3E0;
defparam \ram_inst|ram~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N23
dffeas \ram_inst|ram~72 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rom_inst|data_output [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~72 .is_wysiwyg = "true";
defparam \ram_inst|ram~72 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N12
cycloneiv_lcell_comb \ram_inst|ram~134 (
// Equation(s):
// \ram_inst|ram~134_combout  = (\ram_inst|temp_address [1] & ((\ram_inst|ram~133_combout  & (\ram_inst|ram~72_q )) # (!\ram_inst|ram~133_combout  & ((\ram_inst|ram~67_q ))))) # (!\ram_inst|temp_address [1] & (((\ram_inst|ram~133_combout ))))

	.dataa(\ram_inst|ram~72_q ),
	.datab(\ram_inst|temp_address [1]),
	.datac(\ram_inst|ram~133_combout ),
	.datad(\ram_inst|ram~67_q ),
	.cin(gnd),
	.combout(\ram_inst|ram~134_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~134 .lut_mask = 16'hBCB0;
defparam \ram_inst|ram~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N19
dffeas \ram_inst|ram~42 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ram_inst|ram~42feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~42 .is_wysiwyg = "true";
defparam \ram_inst|ram~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y26_N17
dffeas \ram_inst|ram~27 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ram_inst|ram~27feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~27 .is_wysiwyg = "true";
defparam \ram_inst|ram~27 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y26_N15
dffeas \ram_inst|ram~22 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ram_inst|ram~22feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~22 .is_wysiwyg = "true";
defparam \ram_inst|ram~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y27_N17
dffeas \ram_inst|ram~82 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ram_inst|ram~82feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~82 .is_wysiwyg = "true";
defparam \ram_inst|ram~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y26_N7
dffeas \ram_inst|ram~87 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ram_inst|ram~87feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~87 .is_wysiwyg = "true";
defparam \ram_inst|ram~87 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N22
cycloneiv_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (((!counter[3]) # (!counter[1])) # (!counter[0])) # (!counter[2])

	.dataa(counter[2]),
	.datab(counter[0]),
	.datac(counter[1]),
	.datad(counter[3]),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'h7FFF;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N30
cycloneiv_lcell_comb \counter[0]~35 (
// Equation(s):
// \counter[0]~35_combout  = (!counter[17] & (!counter[16] & (!counter[18] & !counter[19])))

	.dataa(counter[17]),
	.datab(counter[16]),
	.datac(counter[18]),
	.datad(counter[19]),
	.cin(gnd),
	.combout(\counter[0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \counter[0]~35 .lut_mask = 16'h0001;
defparam \counter[0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N4
cycloneiv_lcell_comb \ram_inst|ram~23feeder (
// Equation(s):
// \ram_inst|ram~23feeder_combout  = \rom_inst|data_output [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rom_inst|data_output [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_inst|ram~23feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~23feeder .lut_mask = 16'hF0F0;
defparam \ram_inst|ram~23feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N16
cycloneiv_lcell_comb \ram_inst|ram~48feeder (
// Equation(s):
// \ram_inst|ram~48feeder_combout  = \rom_inst|data_output [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rom_inst|data_output [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_inst|ram~48feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~48feeder .lut_mask = 16'hF0F0;
defparam \ram_inst|ram~48feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N16
cycloneiv_lcell_comb \ram_inst|ram~43feeder (
// Equation(s):
// \ram_inst|ram~43feeder_combout  = \rom_inst|data_output [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rom_inst|data_output [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_inst|ram~43feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~43feeder .lut_mask = 16'hF0F0;
defparam \ram_inst|ram~43feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N0
cycloneiv_lcell_comb \ram_inst|ram~58feeder (
// Equation(s):
// \ram_inst|ram~58feeder_combout  = \rom_inst|data_output [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rom_inst|data_output [0]),
	.cin(gnd),
	.combout(\ram_inst|ram~58feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~58feeder .lut_mask = 16'hFF00;
defparam \ram_inst|ram~58feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N12
cycloneiv_lcell_comb \ram_inst|ram~18feeder (
// Equation(s):
// \ram_inst|ram~18feeder_combout  = \rom_inst|data_output [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rom_inst|data_output [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_inst|ram~18feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~18feeder .lut_mask = 16'hF0F0;
defparam \ram_inst|ram~18feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N30
cycloneiv_lcell_comb \ram_inst|ram~38feeder (
// Equation(s):
// \ram_inst|ram~38feeder_combout  = \rom_inst|data_output [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rom_inst|data_output [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_inst|ram~38feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~38feeder .lut_mask = 16'hF0F0;
defparam \ram_inst|ram~38feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N14
cycloneiv_lcell_comb \ram_inst|ram~69feeder (
// Equation(s):
// \ram_inst|ram~69feeder_combout  = \rom_inst|data_output [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rom_inst|data_output [1]),
	.cin(gnd),
	.combout(\ram_inst|ram~69feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~69feeder .lut_mask = 16'hFF00;
defparam \ram_inst|ram~69feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N4
cycloneiv_lcell_comb \ram_inst|ram~49feeder (
// Equation(s):
// \ram_inst|ram~49feeder_combout  = \rom_inst|data_output [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rom_inst|data_output [1]),
	.cin(gnd),
	.combout(\ram_inst|ram~49feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~49feeder .lut_mask = 16'hFF00;
defparam \ram_inst|ram~49feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N30
cycloneiv_lcell_comb \ram_inst|ram~84feeder (
// Equation(s):
// \ram_inst|ram~84feeder_combout  = \rom_inst|data_output [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rom_inst|data_output [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_inst|ram~84feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~84feeder .lut_mask = 16'hF0F0;
defparam \ram_inst|ram~84feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N4
cycloneiv_lcell_comb \ram_inst|ram~64feeder (
// Equation(s):
// \ram_inst|ram~64feeder_combout  = \rom_inst|data_output [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rom_inst|data_output [1]),
	.cin(gnd),
	.combout(\ram_inst|ram~64feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~64feeder .lut_mask = 16'hFF00;
defparam \ram_inst|ram~64feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N22
cycloneiv_lcell_comb \ram_inst|ram~60feeder (
// Equation(s):
// \ram_inst|ram~60feeder_combout  = \rom_inst|data_output [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rom_inst|data_output [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_inst|ram~60feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~60feeder .lut_mask = 16'hF0F0;
defparam \ram_inst|ram~60feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N12
cycloneiv_lcell_comb \ram_inst|ram~25feeder (
// Equation(s):
// \ram_inst|ram~25feeder_combout  = \rom_inst|data_output [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rom_inst|data_output [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_inst|ram~25feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~25feeder .lut_mask = 16'hF0F0;
defparam \ram_inst|ram~25feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N22
cycloneiv_lcell_comb \ram_inst|ram~85feeder (
// Equation(s):
// \ram_inst|ram~85feeder_combout  = \rom_inst|data_output [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rom_inst|data_output [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_inst|ram~85feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~85feeder .lut_mask = 16'hF0F0;
defparam \ram_inst|ram~85feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N18
cycloneiv_lcell_comb \ram_inst|ram~50feeder (
// Equation(s):
// \ram_inst|ram~50feeder_combout  = \rom_inst|data_output [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rom_inst|data_output [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_inst|ram~50feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~50feeder .lut_mask = 16'hF0F0;
defparam \ram_inst|ram~50feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N24
cycloneiv_lcell_comb \ram_inst|ram~40feeder (
// Equation(s):
// \ram_inst|ram~40feeder_combout  = \rom_inst|data_output [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rom_inst|data_output [2]),
	.cin(gnd),
	.combout(\ram_inst|ram~40feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~40feeder .lut_mask = 16'hFF00;
defparam \ram_inst|ram~40feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N20
cycloneiv_lcell_comb \ram_inst|ram~31feeder (
// Equation(s):
// \ram_inst|ram~31feeder_combout  = \rom_inst|data_output [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rom_inst|data_output [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_inst|ram~31feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~31feeder .lut_mask = 16'hF0F0;
defparam \ram_inst|ram~31feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N0
cycloneiv_lcell_comb \ram_inst|ram~36feeder (
// Equation(s):
// \ram_inst|ram~36feeder_combout  = \rom_inst|data_output [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rom_inst|data_output [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_inst|ram~36feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~36feeder .lut_mask = 16'hF0F0;
defparam \ram_inst|ram~36feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N14
cycloneiv_lcell_comb \ram_inst|ram~22feeder (
// Equation(s):
// \ram_inst|ram~22feeder_combout  = \rom_inst|data_output [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rom_inst|data_output [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_inst|ram~22feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~22feeder .lut_mask = 16'hF0F0;
defparam \ram_inst|ram~22feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N16
cycloneiv_lcell_comb \ram_inst|ram~82feeder (
// Equation(s):
// \ram_inst|ram~82feeder_combout  = \rom_inst|data_output [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rom_inst|data_output [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_inst|ram~82feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~82feeder .lut_mask = 16'hF0F0;
defparam \ram_inst|ram~82feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N16
cycloneiv_lcell_comb \ram_inst|ram~27feeder (
// Equation(s):
// \ram_inst|ram~27feeder_combout  = \rom_inst|data_output [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rom_inst|data_output [4]),
	.cin(gnd),
	.combout(\ram_inst|ram~27feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~27feeder .lut_mask = 16'hFF00;
defparam \ram_inst|ram~27feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N6
cycloneiv_lcell_comb \ram_inst|ram~87feeder (
// Equation(s):
// \ram_inst|ram~87feeder_combout  = \rom_inst|data_output [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rom_inst|data_output [4]),
	.cin(gnd),
	.combout(\ram_inst|ram~87feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~87feeder .lut_mask = 16'hFF00;
defparam \ram_inst|ram~87feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N30
cycloneiv_lcell_comb \ram_inst|ram~62feeder (
// Equation(s):
// \ram_inst|ram~62feeder_combout  = \rom_inst|data_output [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rom_inst|data_output [4]),
	.cin(gnd),
	.combout(\ram_inst|ram~62feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~62feeder .lut_mask = 16'hFF00;
defparam \ram_inst|ram~62feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N0
cycloneiv_lcell_comb \ram_inst|ram~67feeder (
// Equation(s):
// \ram_inst|ram~67feeder_combout  = \rom_inst|data_output [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rom_inst|data_output [4]),
	.cin(gnd),
	.combout(\ram_inst|ram~67feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~67feeder .lut_mask = 16'hFF00;
defparam \ram_inst|ram~67feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N18
cycloneiv_lcell_comb \ram_inst|ram~42feeder (
// Equation(s):
// \ram_inst|ram~42feeder_combout  = \rom_inst|data_output [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rom_inst|data_output [4]),
	.cin(gnd),
	.combout(\ram_inst|ram~42feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~42feeder .lut_mask = 16'hFF00;
defparam \ram_inst|ram~42feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X29_Y31_N9
cycloneiv_io_obuf \ram_data_output[0]~output (
	.i(\ram_inst|data_output [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_data_output[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_data_output[0]~output .bus_hold = "false";
defparam \ram_data_output[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y24_N2
cycloneiv_io_obuf \ram_data_output[1]~output (
	.i(\ram_inst|data_output [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_data_output[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_data_output[1]~output .bus_hold = "false";
defparam \ram_data_output[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y31_N9
cycloneiv_io_obuf \ram_data_output[2]~output (
	.i(\ram_inst|data_output [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_data_output[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_data_output[2]~output .bus_hold = "false";
defparam \ram_data_output[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y28_N2
cycloneiv_io_obuf \ram_data_output[3]~output (
	.i(\ram_inst|data_output [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_data_output[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_data_output[3]~output .bus_hold = "false";
defparam \ram_data_output[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y31_N2
cycloneiv_io_obuf \ram_data_output[4]~output (
	.i(\ram_inst|data_output [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_data_output[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_data_output[4]~output .bus_hold = "false";
defparam \ram_data_output[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N9
cycloneiv_io_obuf \ram_data_output[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_data_output[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_data_output[5]~output .bus_hold = "false";
defparam \ram_data_output[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N9
cycloneiv_io_obuf \ram_data_output[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_data_output[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_data_output[6]~output .bus_hold = "false";
defparam \ram_data_output[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N9
cycloneiv_io_obuf \ram_data_output[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_data_output[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_data_output[7]~output .bus_hold = "false";
defparam \ram_data_output[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y31_N2
cycloneiv_io_obuf \rom_data_output[0]~output (
	.i(\rom_inst|data_output [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rom_data_output[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \rom_data_output[0]~output .bus_hold = "false";
defparam \rom_data_output[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y31_N9
cycloneiv_io_obuf \rom_data_output[1]~output (
	.i(\rom_inst|data_output [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rom_data_output[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \rom_data_output[1]~output .bus_hold = "false";
defparam \rom_data_output[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y27_N2
cycloneiv_io_obuf \rom_data_output[2]~output (
	.i(\rom_inst|data_output [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rom_data_output[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \rom_data_output[2]~output .bus_hold = "false";
defparam \rom_data_output[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y31_N2
cycloneiv_io_obuf \rom_data_output[3]~output (
	.i(\rom_inst|data_output [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rom_data_output[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \rom_data_output[3]~output .bus_hold = "false";
defparam \rom_data_output[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y25_N2
cycloneiv_io_obuf \rom_data_output[4]~output (
	.i(\rom_inst|data_output [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rom_data_output[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \rom_data_output[4]~output .bus_hold = "false";
defparam \rom_data_output[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneiv_io_obuf \rom_data_output[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rom_data_output[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \rom_data_output[5]~output .bus_hold = "false";
defparam \rom_data_output[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N9
cycloneiv_io_obuf \rom_data_output[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rom_data_output[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \rom_data_output[6]~output .bus_hold = "false";
defparam \rom_data_output[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N9
cycloneiv_io_obuf \rom_data_output[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rom_data_output[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \rom_data_output[7]~output .bus_hold = "false";
defparam \rom_data_output[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y31_N9
cycloneiv_io_obuf \add_rom[0]~output (
	.i(address_rom[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\add_rom[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \add_rom[0]~output .bus_hold = "false";
defparam \add_rom[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y31_N2
cycloneiv_io_obuf \add_rom[1]~output (
	.i(address_rom[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\add_rom[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \add_rom[1]~output .bus_hold = "false";
defparam \add_rom[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y31_N2
cycloneiv_io_obuf \add_rom[2]~output (
	.i(address_rom[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\add_rom[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \add_rom[2]~output .bus_hold = "false";
defparam \add_rom[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y27_N9
cycloneiv_io_obuf \add_rom[3]~output (
	.i(address_rom[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\add_rom[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \add_rom[3]~output .bus_hold = "false";
defparam \add_rom[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y28_N9
cycloneiv_io_obuf \add_ram[0]~output (
	.i(address_ram[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\add_ram[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \add_ram[0]~output .bus_hold = "false";
defparam \add_ram[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y31_N2
cycloneiv_io_obuf \add_ram[1]~output (
	.i(address_ram[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\add_ram[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \add_ram[1]~output .bus_hold = "false";
defparam \add_ram[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y31_N9
cycloneiv_io_obuf \add_ram[2]~output (
	.i(address_ram[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\add_ram[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \add_ram[2]~output .bus_hold = "false";
defparam \add_ram[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y31_N9
cycloneiv_io_obuf \add_ram[3]~output (
	.i(address_ram[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\add_ram[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \add_ram[3]~output .bus_hold = "false";
defparam \add_ram[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N15
cycloneiv_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneiv_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X33_Y22_N1
cycloneiv_io_ibuf \rom_enable~input (
	.i(rom_enable),
	.ibar(gnd),
	.o(\rom_enable~input_o ));
// synopsys translate_off
defparam \rom_enable~input .bus_hold = "false";
defparam \rom_enable~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y24_N8
cycloneiv_io_ibuf \mem_enable~input (
	.i(mem_enable),
	.ibar(gnd),
	.o(\mem_enable~input_o ));
// synopsys translate_off
defparam \mem_enable~input .bus_hold = "false";
defparam \mem_enable~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N22
cycloneiv_lcell_comb \process_0~0 (
// Equation(s):
// \process_0~0_combout  = (\rom_enable~input_o  & \mem_enable~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rom_enable~input_o ),
	.datad(\mem_enable~input_o ),
	.cin(gnd),
	.combout(\process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \process_0~0 .lut_mask = 16'hF000;
defparam \process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N2
cycloneiv_lcell_comb \counter[1]~41 (
// Equation(s):
// \counter[1]~41_combout  = (counter[1] & (counter[0] $ (VCC))) # (!counter[1] & (counter[0] & VCC))
// \counter[1]~42  = CARRY((counter[1] & counter[0]))

	.dataa(counter[1]),
	.datab(counter[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\counter[1]~41_combout ),
	.cout(\counter[1]~42 ));
// synopsys translate_off
defparam \counter[1]~41 .lut_mask = 16'h6688;
defparam \counter[1]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N4
cycloneiv_lcell_comb \counter[2]~45 (
// Equation(s):
// \counter[2]~45_combout  = (counter[2] & (!\counter[1]~42 )) # (!counter[2] & ((\counter[1]~42 ) # (GND)))
// \counter[2]~46  = CARRY((!\counter[1]~42 ) # (!counter[2]))

	.dataa(gnd),
	.datab(counter[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[1]~42 ),
	.combout(\counter[2]~45_combout ),
	.cout(\counter[2]~46 ));
// synopsys translate_off
defparam \counter[2]~45 .lut_mask = 16'h3C3F;
defparam \counter[2]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N8
cycloneiv_lcell_comb \counter[20]~81 (
// Equation(s):
// \counter[20]~81_combout  = (counter[20] & (!\counter[19]~80 )) # (!counter[20] & ((\counter[19]~80 ) # (GND)))
// \counter[20]~82  = CARRY((!\counter[19]~80 ) # (!counter[20]))

	.dataa(gnd),
	.datab(counter[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[19]~80 ),
	.combout(\counter[20]~81_combout ),
	.cout(\counter[20]~82 ));
// synopsys translate_off
defparam \counter[20]~81 .lut_mask = 16'h3C3F;
defparam \counter[20]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N10
cycloneiv_lcell_comb \counter[21]~83 (
// Equation(s):
// \counter[21]~83_combout  = (counter[21] & (\counter[20]~82  $ (GND))) # (!counter[21] & (!\counter[20]~82  & VCC))
// \counter[21]~84  = CARRY((counter[21] & !\counter[20]~82 ))

	.dataa(counter[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[20]~82 ),
	.combout(\counter[21]~83_combout ),
	.cout(\counter[21]~84 ));
// synopsys translate_off
defparam \counter[21]~83 .lut_mask = 16'hA50A;
defparam \counter[21]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N14
cycloneiv_lcell_comb \counter[23]~87 (
// Equation(s):
// \counter[23]~87_combout  = (counter[23] & (\counter[22]~86  $ (GND))) # (!counter[23] & (!\counter[22]~86  & VCC))
// \counter[23]~88  = CARRY((counter[23] & !\counter[22]~86 ))

	.dataa(gnd),
	.datab(counter[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[22]~86 ),
	.combout(\counter[23]~87_combout ),
	.cout(\counter[23]~88 ));
// synopsys translate_off
defparam \counter[23]~87 .lut_mask = 16'hC30C;
defparam \counter[23]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y15_N15
dffeas \counter[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\counter[23]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[23]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[23] .is_wysiwyg = "true";
defparam \counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N16
cycloneiv_lcell_comb \counter[24]~89 (
// Equation(s):
// \counter[24]~89_combout  = (counter[24] & (!\counter[23]~88 )) # (!counter[24] & ((\counter[23]~88 ) # (GND)))
// \counter[24]~90  = CARRY((!\counter[23]~88 ) # (!counter[24]))

	.dataa(gnd),
	.datab(counter[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[23]~88 ),
	.combout(\counter[24]~89_combout ),
	.cout(\counter[24]~90 ));
// synopsys translate_off
defparam \counter[24]~89 .lut_mask = 16'h3C3F;
defparam \counter[24]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y15_N17
dffeas \counter[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\counter[24]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[24]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[24] .is_wysiwyg = "true";
defparam \counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N18
cycloneiv_lcell_comb \counter[25]~91 (
// Equation(s):
// \counter[25]~91_combout  = (counter[25] & (\counter[24]~90  $ (GND))) # (!counter[25] & (!\counter[24]~90  & VCC))
// \counter[25]~92  = CARRY((counter[25] & !\counter[24]~90 ))

	.dataa(gnd),
	.datab(counter[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[24]~90 ),
	.combout(\counter[25]~91_combout ),
	.cout(\counter[25]~92 ));
// synopsys translate_off
defparam \counter[25]~91 .lut_mask = 16'hC30C;
defparam \counter[25]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y15_N19
dffeas \counter[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\counter[25]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[25]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[25] .is_wysiwyg = "true";
defparam \counter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N20
cycloneiv_lcell_comb \counter[26]~93 (
// Equation(s):
// \counter[26]~93_combout  = (counter[26] & (!\counter[25]~92 )) # (!counter[26] & ((\counter[25]~92 ) # (GND)))
// \counter[26]~94  = CARRY((!\counter[25]~92 ) # (!counter[26]))

	.dataa(gnd),
	.datab(counter[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[25]~92 ),
	.combout(\counter[26]~93_combout ),
	.cout(\counter[26]~94 ));
// synopsys translate_off
defparam \counter[26]~93 .lut_mask = 16'h3C3F;
defparam \counter[26]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y15_N21
dffeas \counter[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\counter[26]~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[26]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[26] .is_wysiwyg = "true";
defparam \counter[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N22
cycloneiv_lcell_comb \counter[27]~95 (
// Equation(s):
// \counter[27]~95_combout  = (counter[27] & (\counter[26]~94  $ (GND))) # (!counter[27] & (!\counter[26]~94  & VCC))
// \counter[27]~96  = CARRY((counter[27] & !\counter[26]~94 ))

	.dataa(counter[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[26]~94 ),
	.combout(\counter[27]~95_combout ),
	.cout(\counter[27]~96 ));
// synopsys translate_off
defparam \counter[27]~95 .lut_mask = 16'hA50A;
defparam \counter[27]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N24
cycloneiv_lcell_comb \counter[28]~97 (
// Equation(s):
// \counter[28]~97_combout  = (counter[28] & (!\counter[27]~96 )) # (!counter[28] & ((\counter[27]~96 ) # (GND)))
// \counter[28]~98  = CARRY((!\counter[27]~96 ) # (!counter[28]))

	.dataa(gnd),
	.datab(counter[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[27]~96 ),
	.combout(\counter[28]~97_combout ),
	.cout(\counter[28]~98 ));
// synopsys translate_off
defparam \counter[28]~97 .lut_mask = 16'h3C3F;
defparam \counter[28]~97 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y15_N25
dffeas \counter[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\counter[28]~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[28]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[28] .is_wysiwyg = "true";
defparam \counter[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N28
cycloneiv_lcell_comb \counter[30]~101 (
// Equation(s):
// \counter[30]~101_combout  = (counter[30] & (!\counter[29]~100 )) # (!counter[30] & ((\counter[29]~100 ) # (GND)))
// \counter[30]~102  = CARRY((!\counter[29]~100 ) # (!counter[30]))

	.dataa(gnd),
	.datab(counter[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[29]~100 ),
	.combout(\counter[30]~101_combout ),
	.cout(\counter[30]~102 ));
// synopsys translate_off
defparam \counter[30]~101 .lut_mask = 16'h3C3F;
defparam \counter[30]~101 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y15_N29
dffeas \counter[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\counter[30]~101_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[30]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[30] .is_wysiwyg = "true";
defparam \counter[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N30
cycloneiv_lcell_comb \counter[31]~103 (
// Equation(s):
// \counter[31]~103_combout  = counter[31] $ (!\counter[30]~102 )

	.dataa(counter[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\counter[30]~102 ),
	.combout(\counter[31]~103_combout ),
	.cout());
// synopsys translate_off
defparam \counter[31]~103 .lut_mask = 16'hA5A5;
defparam \counter[31]~103 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y15_N31
dffeas \counter[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\counter[31]~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[31]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[31] .is_wysiwyg = "true";
defparam \counter[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N22
cycloneiv_lcell_comb \counter[11]~63 (
// Equation(s):
// \counter[11]~63_combout  = (counter[11] & (\counter[10]~62  $ (GND))) # (!counter[11] & (!\counter[10]~62  & VCC))
// \counter[11]~64  = CARRY((counter[11] & !\counter[10]~62 ))

	.dataa(counter[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[10]~62 ),
	.combout(\counter[11]~63_combout ),
	.cout(\counter[11]~64 ));
// synopsys translate_off
defparam \counter[11]~63 .lut_mask = 16'hA50A;
defparam \counter[11]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y16_N23
dffeas \counter[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\counter[11]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[11]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[11] .is_wysiwyg = "true";
defparam \counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N2
cycloneiv_lcell_comb \counter[0]~32 (
// Equation(s):
// \counter[0]~32_combout  = (!counter[10] & (!counter[8] & (!counter[9] & !counter[11])))

	.dataa(counter[10]),
	.datab(counter[8]),
	.datac(counter[9]),
	.datad(counter[11]),
	.cin(gnd),
	.combout(\counter[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \counter[0]~32 .lut_mask = 16'h0001;
defparam \counter[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N24
cycloneiv_lcell_comb \counter[12]~65 (
// Equation(s):
// \counter[12]~65_combout  = (counter[12] & (!\counter[11]~64 )) # (!counter[12] & ((\counter[11]~64 ) # (GND)))
// \counter[12]~66  = CARRY((!\counter[11]~64 ) # (!counter[12]))

	.dataa(counter[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[11]~64 ),
	.combout(\counter[12]~65_combout ),
	.cout(\counter[12]~66 ));
// synopsys translate_off
defparam \counter[12]~65 .lut_mask = 16'h5A5F;
defparam \counter[12]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y16_N25
dffeas \counter[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\counter[12]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[12]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[12] .is_wysiwyg = "true";
defparam \counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N30
cycloneiv_lcell_comb \counter[15]~71 (
// Equation(s):
// \counter[15]~71_combout  = (counter[15] & (\counter[14]~70  $ (GND))) # (!counter[15] & (!\counter[14]~70  & VCC))
// \counter[15]~72  = CARRY((counter[15] & !\counter[14]~70 ))

	.dataa(counter[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[14]~70 ),
	.combout(\counter[15]~71_combout ),
	.cout(\counter[15]~72 ));
// synopsys translate_off
defparam \counter[15]~71 .lut_mask = 16'hA50A;
defparam \counter[15]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y16_N31
dffeas \counter[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\counter[15]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[15]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[15] .is_wysiwyg = "true";
defparam \counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N0
cycloneiv_lcell_comb \counter[0]~33 (
// Equation(s):
// \counter[0]~33_combout  = (!counter[13] & (!counter[12] & (!counter[15] & !counter[14])))

	.dataa(counter[13]),
	.datab(counter[12]),
	.datac(counter[15]),
	.datad(counter[14]),
	.cin(gnd),
	.combout(\counter[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \counter[0]~33 .lut_mask = 16'h0001;
defparam \counter[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N12
cycloneiv_lcell_comb \counter[6]~53 (
// Equation(s):
// \counter[6]~53_combout  = (counter[6] & (!\counter[5]~52 )) # (!counter[6] & ((\counter[5]~52 ) # (GND)))
// \counter[6]~54  = CARRY((!\counter[5]~52 ) # (!counter[6]))

	.dataa(counter[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[5]~52 ),
	.combout(\counter[6]~53_combout ),
	.cout(\counter[6]~54 ));
// synopsys translate_off
defparam \counter[6]~53 .lut_mask = 16'h5A5F;
defparam \counter[6]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y16_N13
dffeas \counter[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\counter[6]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[6]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[6] .is_wysiwyg = "true";
defparam \counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N10
cycloneiv_lcell_comb \counter[5]~51 (
// Equation(s):
// \counter[5]~51_combout  = (counter[5] & (\counter[4]~50  $ (GND))) # (!counter[5] & (!\counter[4]~50  & VCC))
// \counter[5]~52  = CARRY((counter[5] & !\counter[4]~50 ))

	.dataa(counter[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[4]~50 ),
	.combout(\counter[5]~51_combout ),
	.cout(\counter[5]~52 ));
// synopsys translate_off
defparam \counter[5]~51 .lut_mask = 16'hA50A;
defparam \counter[5]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y16_N11
dffeas \counter[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\counter[5]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[5]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[5] .is_wysiwyg = "true";
defparam \counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N28
cycloneiv_lcell_comb \counter[0]~31 (
// Equation(s):
// \counter[0]~31_combout  = (!counter[4] & (!counter[7] & (!counter[6] & !counter[5])))

	.dataa(counter[4]),
	.datab(counter[7]),
	.datac(counter[6]),
	.datad(counter[5]),
	.cin(gnd),
	.combout(\counter[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \counter[0]~31 .lut_mask = 16'h0001;
defparam \counter[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N4
cycloneiv_lcell_comb \counter[0]~34 (
// Equation(s):
// \counter[0]~34_combout  = (\LessThan0~0_combout  & (\counter[0]~32_combout  & (\counter[0]~33_combout  & \counter[0]~31_combout )))

	.dataa(\LessThan0~0_combout ),
	.datab(\counter[0]~32_combout ),
	.datac(\counter[0]~33_combout ),
	.datad(\counter[0]~31_combout ),
	.cin(gnd),
	.combout(\counter[0]~34_combout ),
	.cout());
// synopsys translate_off
defparam \counter[0]~34 .lut_mask = 16'h8000;
defparam \counter[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N23
dffeas \counter[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\counter[27]~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[27]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[27] .is_wysiwyg = "true";
defparam \counter[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N10
cycloneiv_lcell_comb \counter[0]~37 (
// Equation(s):
// \counter[0]~37_combout  = (!counter[26] & (!counter[24] & (!counter[27] & !counter[25])))

	.dataa(counter[26]),
	.datab(counter[24]),
	.datac(counter[27]),
	.datad(counter[25]),
	.cin(gnd),
	.combout(\counter[0]~37_combout ),
	.cout());
// synopsys translate_off
defparam \counter[0]~37 .lut_mask = 16'h0001;
defparam \counter[0]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N20
cycloneiv_lcell_comb \counter[0]~38 (
// Equation(s):
// \counter[0]~38_combout  = (!counter[29] & (!counter[30] & (!counter[28] & \counter[0]~37_combout )))

	.dataa(counter[29]),
	.datab(counter[30]),
	.datac(counter[28]),
	.datad(\counter[0]~37_combout ),
	.cin(gnd),
	.combout(\counter[0]~38_combout ),
	.cout());
// synopsys translate_off
defparam \counter[0]~38 .lut_mask = 16'h0100;
defparam \counter[0]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N12
cycloneiv_lcell_comb \counter[0]~43 (
// Equation(s):
// \counter[0]~43_combout  = (\counter[0]~35_combout  & (\counter[0]~36_combout  & (\counter[0]~34_combout  & \counter[0]~38_combout )))

	.dataa(\counter[0]~35_combout ),
	.datab(\counter[0]~36_combout ),
	.datac(\counter[0]~34_combout ),
	.datad(\counter[0]~38_combout ),
	.cin(gnd),
	.combout(\counter[0]~43_combout ),
	.cout());
// synopsys translate_off
defparam \counter[0]~43 .lut_mask = 16'h8000;
defparam \counter[0]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N6
cycloneiv_lcell_comb \counter[0]~44 (
// Equation(s):
// \counter[0]~44_combout  = (\rom_enable~input_o  & (\mem_enable~input_o  & ((counter[31]) # (\counter[0]~43_combout ))))

	.dataa(\rom_enable~input_o ),
	.datab(\mem_enable~input_o ),
	.datac(counter[31]),
	.datad(\counter[0]~43_combout ),
	.cin(gnd),
	.combout(\counter[0]~44_combout ),
	.cout());
// synopsys translate_off
defparam \counter[0]~44 .lut_mask = 16'h8880;
defparam \counter[0]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N5
dffeas \counter[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\counter[2]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[2] .is_wysiwyg = "true";
defparam \counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N6
cycloneiv_lcell_comb \counter[3]~47 (
// Equation(s):
// \counter[3]~47_combout  = (counter[3] & (\counter[2]~46  $ (GND))) # (!counter[3] & (!\counter[2]~46  & VCC))
// \counter[3]~48  = CARRY((counter[3] & !\counter[2]~46 ))

	.dataa(counter[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[2]~46 ),
	.combout(\counter[3]~47_combout ),
	.cout(\counter[3]~48 ));
// synopsys translate_off
defparam \counter[3]~47 .lut_mask = 16'hA50A;
defparam \counter[3]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N8
cycloneiv_lcell_comb \counter[4]~49 (
// Equation(s):
// \counter[4]~49_combout  = (counter[4] & (!\counter[3]~48 )) # (!counter[4] & ((\counter[3]~48 ) # (GND)))
// \counter[4]~50  = CARRY((!\counter[3]~48 ) # (!counter[4]))

	.dataa(gnd),
	.datab(counter[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[3]~48 ),
	.combout(\counter[4]~49_combout ),
	.cout(\counter[4]~50 ));
// synopsys translate_off
defparam \counter[4]~49 .lut_mask = 16'h3C3F;
defparam \counter[4]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y16_N9
dffeas \counter[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\counter[4]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[4] .is_wysiwyg = "true";
defparam \counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N14
cycloneiv_lcell_comb \counter[7]~55 (
// Equation(s):
// \counter[7]~55_combout  = (counter[7] & (\counter[6]~54  $ (GND))) # (!counter[7] & (!\counter[6]~54  & VCC))
// \counter[7]~56  = CARRY((counter[7] & !\counter[6]~54 ))

	.dataa(gnd),
	.datab(counter[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[6]~54 ),
	.combout(\counter[7]~55_combout ),
	.cout(\counter[7]~56 ));
// synopsys translate_off
defparam \counter[7]~55 .lut_mask = 16'hC30C;
defparam \counter[7]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y16_N15
dffeas \counter[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\counter[7]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[7]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[7] .is_wysiwyg = "true";
defparam \counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N16
cycloneiv_lcell_comb \counter[8]~57 (
// Equation(s):
// \counter[8]~57_combout  = (counter[8] & (!\counter[7]~56 )) # (!counter[8] & ((\counter[7]~56 ) # (GND)))
// \counter[8]~58  = CARRY((!\counter[7]~56 ) # (!counter[8]))

	.dataa(gnd),
	.datab(counter[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[7]~56 ),
	.combout(\counter[8]~57_combout ),
	.cout(\counter[8]~58 ));
// synopsys translate_off
defparam \counter[8]~57 .lut_mask = 16'h3C3F;
defparam \counter[8]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y16_N17
dffeas \counter[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\counter[8]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[8]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[8] .is_wysiwyg = "true";
defparam \counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N18
cycloneiv_lcell_comb \counter[9]~59 (
// Equation(s):
// \counter[9]~59_combout  = (counter[9] & (\counter[8]~58  $ (GND))) # (!counter[9] & (!\counter[8]~58  & VCC))
// \counter[9]~60  = CARRY((counter[9] & !\counter[8]~58 ))

	.dataa(gnd),
	.datab(counter[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[8]~58 ),
	.combout(\counter[9]~59_combout ),
	.cout(\counter[9]~60 ));
// synopsys translate_off
defparam \counter[9]~59 .lut_mask = 16'hC30C;
defparam \counter[9]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y16_N19
dffeas \counter[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\counter[9]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[9]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[9] .is_wysiwyg = "true";
defparam \counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N20
cycloneiv_lcell_comb \counter[10]~61 (
// Equation(s):
// \counter[10]~61_combout  = (counter[10] & (!\counter[9]~60 )) # (!counter[10] & ((\counter[9]~60 ) # (GND)))
// \counter[10]~62  = CARRY((!\counter[9]~60 ) # (!counter[10]))

	.dataa(gnd),
	.datab(counter[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[9]~60 ),
	.combout(\counter[10]~61_combout ),
	.cout(\counter[10]~62 ));
// synopsys translate_off
defparam \counter[10]~61 .lut_mask = 16'h3C3F;
defparam \counter[10]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y16_N21
dffeas \counter[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\counter[10]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[10]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[10] .is_wysiwyg = "true";
defparam \counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N26
cycloneiv_lcell_comb \counter[13]~67 (
// Equation(s):
// \counter[13]~67_combout  = (counter[13] & (\counter[12]~66  $ (GND))) # (!counter[13] & (!\counter[12]~66  & VCC))
// \counter[13]~68  = CARRY((counter[13] & !\counter[12]~66 ))

	.dataa(gnd),
	.datab(counter[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[12]~66 ),
	.combout(\counter[13]~67_combout ),
	.cout(\counter[13]~68 ));
// synopsys translate_off
defparam \counter[13]~67 .lut_mask = 16'hC30C;
defparam \counter[13]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y16_N27
dffeas \counter[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\counter[13]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[13]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[13] .is_wysiwyg = "true";
defparam \counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N28
cycloneiv_lcell_comb \counter[14]~69 (
// Equation(s):
// \counter[14]~69_combout  = (counter[14] & (!\counter[13]~68 )) # (!counter[14] & ((\counter[13]~68 ) # (GND)))
// \counter[14]~70  = CARRY((!\counter[13]~68 ) # (!counter[14]))

	.dataa(gnd),
	.datab(counter[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[13]~68 ),
	.combout(\counter[14]~69_combout ),
	.cout(\counter[14]~70 ));
// synopsys translate_off
defparam \counter[14]~69 .lut_mask = 16'h3C3F;
defparam \counter[14]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y16_N29
dffeas \counter[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\counter[14]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[14]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[14] .is_wysiwyg = "true";
defparam \counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N0
cycloneiv_lcell_comb \counter[16]~73 (
// Equation(s):
// \counter[16]~73_combout  = (counter[16] & (!\counter[15]~72 )) # (!counter[16] & ((\counter[15]~72 ) # (GND)))
// \counter[16]~74  = CARRY((!\counter[15]~72 ) # (!counter[16]))

	.dataa(gnd),
	.datab(counter[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[15]~72 ),
	.combout(\counter[16]~73_combout ),
	.cout(\counter[16]~74 ));
// synopsys translate_off
defparam \counter[16]~73 .lut_mask = 16'h3C3F;
defparam \counter[16]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y15_N1
dffeas \counter[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\counter[16]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[16]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[16] .is_wysiwyg = "true";
defparam \counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N2
cycloneiv_lcell_comb \counter[17]~75 (
// Equation(s):
// \counter[17]~75_combout  = (counter[17] & (\counter[16]~74  $ (GND))) # (!counter[17] & (!\counter[16]~74  & VCC))
// \counter[17]~76  = CARRY((counter[17] & !\counter[16]~74 ))

	.dataa(gnd),
	.datab(counter[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[16]~74 ),
	.combout(\counter[17]~75_combout ),
	.cout(\counter[17]~76 ));
// synopsys translate_off
defparam \counter[17]~75 .lut_mask = 16'hC30C;
defparam \counter[17]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y15_N3
dffeas \counter[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\counter[17]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[17]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[17] .is_wysiwyg = "true";
defparam \counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N4
cycloneiv_lcell_comb \counter[18]~77 (
// Equation(s):
// \counter[18]~77_combout  = (counter[18] & (!\counter[17]~76 )) # (!counter[18] & ((\counter[17]~76 ) # (GND)))
// \counter[18]~78  = CARRY((!\counter[17]~76 ) # (!counter[18]))

	.dataa(gnd),
	.datab(counter[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[17]~76 ),
	.combout(\counter[18]~77_combout ),
	.cout(\counter[18]~78 ));
// synopsys translate_off
defparam \counter[18]~77 .lut_mask = 16'h3C3F;
defparam \counter[18]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y15_N5
dffeas \counter[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\counter[18]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[18]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[18] .is_wysiwyg = "true";
defparam \counter[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N9
dffeas \counter[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\counter[20]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[20]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[20] .is_wysiwyg = "true";
defparam \counter[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N11
dffeas \counter[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\counter[21]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[21]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[21] .is_wysiwyg = "true";
defparam \counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N0
cycloneiv_lcell_comb \counter[0]~36 (
// Equation(s):
// \counter[0]~36_combout  = (!counter[22] & (!counter[20] & (!counter[21] & !counter[23])))

	.dataa(counter[22]),
	.datab(counter[20]),
	.datac(counter[21]),
	.datad(counter[23]),
	.cin(gnd),
	.combout(\counter[0]~36_combout ),
	.cout());
// synopsys translate_off
defparam \counter[0]~36 .lut_mask = 16'h0001;
defparam \counter[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N26
cycloneiv_lcell_comb \counter[0]~39 (
// Equation(s):
// \counter[0]~39_combout  = (\counter[0]~35_combout  & (\counter[0]~36_combout  & (\counter[0]~34_combout  & \counter[0]~38_combout )))

	.dataa(\counter[0]~35_combout ),
	.datab(\counter[0]~36_combout ),
	.datac(\counter[0]~34_combout ),
	.datad(\counter[0]~38_combout ),
	.cin(gnd),
	.combout(\counter[0]~39_combout ),
	.cout());
// synopsys translate_off
defparam \counter[0]~39 .lut_mask = 16'h8000;
defparam \counter[0]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N24
cycloneiv_lcell_comb \counter[0]~40 (
// Equation(s):
// \counter[0]~40_combout  = counter[0] $ (((\process_0~0_combout  & ((counter[31]) # (\counter[0]~39_combout )))))

	.dataa(counter[31]),
	.datab(\process_0~0_combout ),
	.datac(counter[0]),
	.datad(\counter[0]~39_combout ),
	.cin(gnd),
	.combout(\counter[0]~40_combout ),
	.cout());
// synopsys translate_off
defparam \counter[0]~40 .lut_mask = 16'h3C78;
defparam \counter[0]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N25
dffeas \counter[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\counter[0]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[0] .is_wysiwyg = "true";
defparam \counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N2
cycloneiv_lcell_comb \address_rom[0]~feeder (
// Equation(s):
// \address_rom[0]~feeder_combout  = counter[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(counter[0]),
	.cin(gnd),
	.combout(\address_rom[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \address_rom[0]~feeder .lut_mask = 16'hFF00;
defparam \address_rom[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N3
dffeas \address_rom[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\address_rom[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_rom[0]),
	.prn(vcc));
// synopsys translate_off
defparam \address_rom[0] .is_wysiwyg = "true";
defparam \address_rom[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N0
cycloneiv_lcell_comb \rom_inst|data_output[0]~0 (
// Equation(s):
// \rom_inst|data_output[0]~0_combout  = !address_rom[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(address_rom[0]),
	.cin(gnd),
	.combout(\rom_inst|data_output[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rom_inst|data_output[0]~0 .lut_mask = 16'h00FF;
defparam \rom_inst|data_output[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N1
dffeas \rom_inst|data_output[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\rom_inst|data_output[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rom_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom_inst|data_output [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_inst|data_output[0] .is_wysiwyg = "true";
defparam \rom_inst|data_output[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N6
cycloneiv_lcell_comb \ram_inst|ram~88feeder (
// Equation(s):
// \ram_inst|ram~88feeder_combout  = \rom_inst|data_output [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rom_inst|data_output [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_inst|ram~88feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~88feeder .lut_mask = 16'hF0F0;
defparam \ram_inst|ram~88feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N10
cycloneiv_lcell_comb \address_ram[2]~2 (
// Equation(s):
// \address_ram[2]~2_combout  = !counter[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(counter[2]),
	.cin(gnd),
	.combout(\address_ram[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \address_ram[2]~2 .lut_mask = 16'h00FF;
defparam \address_ram[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N11
dffeas \address_ram[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\address_ram[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_ram[2]),
	.prn(vcc));
// synopsys translate_off
defparam \address_ram[2] .is_wysiwyg = "true";
defparam \address_ram[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N14
cycloneiv_lcell_comb \address_ram[0]~0 (
// Equation(s):
// \address_ram[0]~0_combout  = !counter[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(counter[0]),
	.cin(gnd),
	.combout(\address_ram[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \address_ram[0]~0 .lut_mask = 16'h00FF;
defparam \address_ram[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N15
dffeas \address_ram[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\address_ram[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_ram[0]),
	.prn(vcc));
// synopsys translate_off
defparam \address_ram[0] .is_wysiwyg = "true";
defparam \address_ram[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N3
dffeas \counter[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\counter[1]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[1] .is_wysiwyg = "true";
defparam \counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N24
cycloneiv_lcell_comb \address_ram[1]~1 (
// Equation(s):
// \address_ram[1]~1_combout  = !counter[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(counter[1]),
	.cin(gnd),
	.combout(\address_ram[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \address_ram[1]~1 .lut_mask = 16'h00FF;
defparam \address_ram[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N25
dffeas \address_ram[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\address_ram[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_ram[1]),
	.prn(vcc));
// synopsys translate_off
defparam \address_ram[1] .is_wysiwyg = "true";
defparam \address_ram[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N18
cycloneiv_lcell_comb \ram_inst|ram~173 (
// Equation(s):
// \ram_inst|ram~173_combout  = (address_ram[3] & (address_ram[2] & (address_ram[0] & address_ram[1])))

	.dataa(address_ram[3]),
	.datab(address_ram[2]),
	.datac(address_ram[0]),
	.datad(address_ram[1]),
	.cin(gnd),
	.combout(\ram_inst|ram~173_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~173 .lut_mask = 16'h8000;
defparam \ram_inst|ram~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N20
cycloneiv_lcell_comb \ram_inst|ram~174 (
// Equation(s):
// \ram_inst|ram~174_combout  = (\rw_enable~input_o  & (\mem_enable~input_o  & \ram_inst|ram~173_combout ))

	.dataa(\rw_enable~input_o ),
	.datab(\mem_enable~input_o ),
	.datac(gnd),
	.datad(\ram_inst|ram~173_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~174_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~174 .lut_mask = 16'h8800;
defparam \ram_inst|ram~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N7
dffeas \ram_inst|ram~88 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ram_inst|ram~88feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~88 .is_wysiwyg = "true";
defparam \ram_inst|ram~88 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N28
cycloneiv_lcell_comb \ram_inst|ram~167 (
// Equation(s):
// \ram_inst|ram~167_combout  = (address_ram[3] & (address_ram[0] & (address_ram[2] & !address_ram[1])))

	.dataa(address_ram[3]),
	.datab(address_ram[0]),
	.datac(address_ram[2]),
	.datad(address_ram[1]),
	.cin(gnd),
	.combout(\ram_inst|ram~167_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~167 .lut_mask = 16'h0080;
defparam \ram_inst|ram~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N24
cycloneiv_lcell_comb \ram_inst|ram~168 (
// Equation(s):
// \ram_inst|ram~168_combout  = (\rw_enable~input_o  & (\mem_enable~input_o  & \ram_inst|ram~167_combout ))

	.dataa(\rw_enable~input_o ),
	.datab(\mem_enable~input_o ),
	.datac(gnd),
	.datad(\ram_inst|ram~167_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~168_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~168 .lut_mask = 16'h8800;
defparam \ram_inst|ram~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N25
dffeas \ram_inst|ram~78 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rom_inst|data_output [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~78 .is_wysiwyg = "true";
defparam \ram_inst|ram~78 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N8
cycloneiv_lcell_comb \ram_inst|temp_address[1]~feeder (
// Equation(s):
// \ram_inst|temp_address[1]~feeder_combout  = address_ram[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(address_ram[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_inst|temp_address[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|temp_address[1]~feeder .lut_mask = 16'hF0F0;
defparam \ram_inst|temp_address[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X33_Y25_N8
cycloneiv_io_ibuf \rw_enable~input (
	.i(rw_enable),
	.ibar(gnd),
	.o(\rw_enable~input_o ));
// synopsys translate_off
defparam \rw_enable~input .bus_hold = "false";
defparam \rw_enable~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N18
cycloneiv_lcell_comb \ram_inst|temp_address[0]~0 (
// Equation(s):
// \ram_inst|temp_address[0]~0_combout  = (\mem_enable~input_o  & !\rw_enable~input_o )

	.dataa(gnd),
	.datab(\mem_enable~input_o ),
	.datac(gnd),
	.datad(\rw_enable~input_o ),
	.cin(gnd),
	.combout(\ram_inst|temp_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|temp_address[0]~0 .lut_mask = 16'h00CC;
defparam \ram_inst|temp_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N9
dffeas \ram_inst|temp_address[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ram_inst|temp_address[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|temp_address[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|temp_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|temp_address[1] .is_wysiwyg = "true";
defparam \ram_inst|temp_address[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N7
dffeas \counter[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\counter[3]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[3] .is_wysiwyg = "true";
defparam \counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N4
cycloneiv_lcell_comb \address_ram[3]~3 (
// Equation(s):
// \address_ram[3]~3_combout  = !counter[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(counter[3]),
	.cin(gnd),
	.combout(\address_ram[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \address_ram[3]~3 .lut_mask = 16'h00FF;
defparam \address_ram[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N5
dffeas \address_ram[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\address_ram[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_ram[3]),
	.prn(vcc));
// synopsys translate_off
defparam \address_ram[3] .is_wysiwyg = "true";
defparam \address_ram[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N4
cycloneiv_lcell_comb \ram_inst|ram~171 (
// Equation(s):
// \ram_inst|ram~171_combout  = (address_ram[2] & (!address_ram[0] & (address_ram[3] & !address_ram[1])))

	.dataa(address_ram[2]),
	.datab(address_ram[0]),
	.datac(address_ram[3]),
	.datad(address_ram[1]),
	.cin(gnd),
	.combout(\ram_inst|ram~171_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~171 .lut_mask = 16'h0020;
defparam \ram_inst|ram~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N6
cycloneiv_lcell_comb \ram_inst|ram~172 (
// Equation(s):
// \ram_inst|ram~172_combout  = (\rw_enable~input_o  & (\ram_inst|ram~171_combout  & \mem_enable~input_o ))

	.dataa(\rw_enable~input_o ),
	.datab(\ram_inst|ram~171_combout ),
	.datac(\mem_enable~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_inst|ram~172_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~172 .lut_mask = 16'h8080;
defparam \ram_inst|ram~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y26_N31
dffeas \ram_inst|ram~73 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rom_inst|data_output [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~73 .is_wysiwyg = "true";
defparam \ram_inst|ram~73 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N22
cycloneiv_lcell_comb \ram_inst|temp_address[0]~feeder (
// Equation(s):
// \ram_inst|temp_address[0]~feeder_combout  = address_ram[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(address_ram[0]),
	.cin(gnd),
	.combout(\ram_inst|temp_address[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|temp_address[0]~feeder .lut_mask = 16'hFF00;
defparam \ram_inst|temp_address[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N23
dffeas \ram_inst|temp_address[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ram_inst|temp_address[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|temp_address[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|temp_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|temp_address[0] .is_wysiwyg = "true";
defparam \ram_inst|temp_address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N30
cycloneiv_lcell_comb \ram_inst|ram~100 (
// Equation(s):
// \ram_inst|ram~100_combout  = (\ram_inst|temp_address [1] & ((\ram_inst|ram~83_q ) # ((\ram_inst|temp_address [0])))) # (!\ram_inst|temp_address [1] & (((\ram_inst|ram~73_q  & !\ram_inst|temp_address [0]))))

	.dataa(\ram_inst|ram~83_q ),
	.datab(\ram_inst|temp_address [1]),
	.datac(\ram_inst|ram~73_q ),
	.datad(\ram_inst|temp_address [0]),
	.cin(gnd),
	.combout(\ram_inst|ram~100_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~100 .lut_mask = 16'hCCB8;
defparam \ram_inst|ram~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N28
cycloneiv_lcell_comb \ram_inst|ram~101 (
// Equation(s):
// \ram_inst|ram~101_combout  = (\ram_inst|temp_address [0] & ((\ram_inst|ram~100_combout  & (\ram_inst|ram~88_q )) # (!\ram_inst|ram~100_combout  & ((\ram_inst|ram~78_q ))))) # (!\ram_inst|temp_address [0] & (((\ram_inst|ram~100_combout ))))

	.dataa(\ram_inst|temp_address [0]),
	.datab(\ram_inst|ram~88_q ),
	.datac(\ram_inst|ram~78_q ),
	.datad(\ram_inst|ram~100_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~101_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~101 .lut_mask = 16'hDDA0;
defparam \ram_inst|ram~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N18
cycloneiv_lcell_comb \ram_inst|temp_address[3]~feeder (
// Equation(s):
// \ram_inst|temp_address[3]~feeder_combout  = address_ram[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(address_ram[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_inst|temp_address[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|temp_address[3]~feeder .lut_mask = 16'hF0F0;
defparam \ram_inst|temp_address[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N19
dffeas \ram_inst|temp_address[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ram_inst|temp_address[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|temp_address[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|temp_address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|temp_address[3] .is_wysiwyg = "true";
defparam \ram_inst|temp_address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N10
cycloneiv_lcell_comb \ram_inst|ram~149 (
// Equation(s):
// \ram_inst|ram~149_combout  = (!address_ram[2] & (address_ram[1] & (address_ram[3] & address_ram[0])))

	.dataa(address_ram[2]),
	.datab(address_ram[1]),
	.datac(address_ram[3]),
	.datad(address_ram[0]),
	.cin(gnd),
	.combout(\ram_inst|ram~149_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~149 .lut_mask = 16'h4000;
defparam \ram_inst|ram~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N30
cycloneiv_lcell_comb \ram_inst|ram~150 (
// Equation(s):
// \ram_inst|ram~150_combout  = (\rw_enable~input_o  & (\mem_enable~input_o  & \ram_inst|ram~149_combout ))

	.dataa(\rw_enable~input_o ),
	.datab(\mem_enable~input_o ),
	.datac(gnd),
	.datad(\ram_inst|ram~149_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~150_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~150 .lut_mask = 16'h8800;
defparam \ram_inst|ram~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N31
dffeas \ram_inst|ram~68 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rom_inst|data_output [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~68 .is_wysiwyg = "true";
defparam \ram_inst|ram~68 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N24
cycloneiv_lcell_comb \ram_inst|ram~147 (
// Equation(s):
// \ram_inst|ram~147_combout  = (!address_ram[2] & (!address_ram[1] & (address_ram[3] & !address_ram[0])))

	.dataa(address_ram[2]),
	.datab(address_ram[1]),
	.datac(address_ram[3]),
	.datad(address_ram[0]),
	.cin(gnd),
	.combout(\ram_inst|ram~147_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~147 .lut_mask = 16'h0010;
defparam \ram_inst|ram~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N20
cycloneiv_lcell_comb \ram_inst|ram~148 (
// Equation(s):
// \ram_inst|ram~148_combout  = (\rw_enable~input_o  & (\mem_enable~input_o  & \ram_inst|ram~147_combout ))

	.dataa(\rw_enable~input_o ),
	.datab(\mem_enable~input_o ),
	.datac(gnd),
	.datad(\ram_inst|ram~147_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~148_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~148 .lut_mask = 16'h8800;
defparam \ram_inst|ram~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N17
dffeas \ram_inst|ram~53 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rom_inst|data_output [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~53 .is_wysiwyg = "true";
defparam \ram_inst|ram~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N16
cycloneiv_lcell_comb \ram_inst|ram~93 (
// Equation(s):
// \ram_inst|ram~93_combout  = (\ram_inst|temp_address [0] & ((\ram_inst|ram~58_q ) # ((\ram_inst|temp_address [1])))) # (!\ram_inst|temp_address [0] & (((\ram_inst|ram~53_q  & !\ram_inst|temp_address [1]))))

	.dataa(\ram_inst|ram~58_q ),
	.datab(\ram_inst|temp_address [0]),
	.datac(\ram_inst|ram~53_q ),
	.datad(\ram_inst|temp_address [1]),
	.cin(gnd),
	.combout(\ram_inst|ram~93_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~93 .lut_mask = 16'hCCB8;
defparam \ram_inst|ram~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N20
cycloneiv_lcell_comb \ram_inst|ram~94 (
// Equation(s):
// \ram_inst|ram~94_combout  = (\ram_inst|temp_address [1] & ((\ram_inst|ram~93_combout  & ((\ram_inst|ram~68_q ))) # (!\ram_inst|ram~93_combout  & (\ram_inst|ram~63_q )))) # (!\ram_inst|temp_address [1] & (((\ram_inst|ram~93_combout ))))

	.dataa(\ram_inst|ram~63_q ),
	.datab(\ram_inst|temp_address [1]),
	.datac(\ram_inst|ram~68_q ),
	.datad(\ram_inst|ram~93_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~94_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~94 .lut_mask = 16'hF388;
defparam \ram_inst|ram~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N0
cycloneiv_lcell_comb \ram_inst|ram~102 (
// Equation(s):
// \ram_inst|ram~102_combout  = (\ram_inst|ram~99_combout  & ((\ram_inst|ram~101_combout ) # ((!\ram_inst|temp_address [3])))) # (!\ram_inst|ram~99_combout  & (((\ram_inst|temp_address [3] & \ram_inst|ram~94_combout ))))

	.dataa(\ram_inst|ram~99_combout ),
	.datab(\ram_inst|ram~101_combout ),
	.datac(\ram_inst|temp_address [3]),
	.datad(\ram_inst|ram~94_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~102_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~102 .lut_mask = 16'hDA8A;
defparam \ram_inst|ram~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N1
dffeas \ram_inst|data_output[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ram_inst|ram~102_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|data_output [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|data_output[0] .is_wysiwyg = "true";
defparam \ram_inst|data_output[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N4
cycloneiv_lcell_comb \ram_inst|temp_address[2]~feeder (
// Equation(s):
// \ram_inst|temp_address[2]~feeder_combout  = address_ram[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(address_ram[2]),
	.cin(gnd),
	.combout(\ram_inst|temp_address[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|temp_address[2]~feeder .lut_mask = 16'hFF00;
defparam \ram_inst|temp_address[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N5
dffeas \ram_inst|temp_address[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ram_inst|temp_address[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|temp_address[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|temp_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|temp_address[2] .is_wysiwyg = "true";
defparam \ram_inst|temp_address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N20
cycloneiv_lcell_comb \address_rom[1]~feeder (
// Equation(s):
// \address_rom[1]~feeder_combout  = counter[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(counter[1]),
	.cin(gnd),
	.combout(\address_rom[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \address_rom[1]~feeder .lut_mask = 16'hFF00;
defparam \address_rom[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N21
dffeas \address_rom[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\address_rom[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_rom[1]),
	.prn(vcc));
// synopsys translate_off
defparam \address_rom[1] .is_wysiwyg = "true";
defparam \address_rom[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N18
cycloneiv_lcell_comb \rom_inst|Mux3~0 (
// Equation(s):
// \rom_inst|Mux3~0_combout  = address_rom[1] $ (address_rom[0])

	.dataa(gnd),
	.datab(address_rom[1]),
	.datac(gnd),
	.datad(address_rom[0]),
	.cin(gnd),
	.combout(\rom_inst|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \rom_inst|Mux3~0 .lut_mask = 16'h33CC;
defparam \rom_inst|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N19
dffeas \rom_inst|data_output[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\rom_inst|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rom_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom_inst|data_output [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_inst|data_output[1] .is_wysiwyg = "true";
defparam \rom_inst|data_output[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N12
cycloneiv_lcell_comb \ram_inst|ram~153 (
// Equation(s):
// \ram_inst|ram~153_combout  = (address_ram[2] & (!address_ram[0] & (!address_ram[3] & address_ram[1])))

	.dataa(address_ram[2]),
	.datab(address_ram[0]),
	.datac(address_ram[3]),
	.datad(address_ram[1]),
	.cin(gnd),
	.combout(\ram_inst|ram~153_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~153 .lut_mask = 16'h0200;
defparam \ram_inst|ram~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N24
cycloneiv_lcell_comb \ram_inst|ram~154 (
// Equation(s):
// \ram_inst|ram~154_combout  = (\rw_enable~input_o  & (\mem_enable~input_o  & \ram_inst|ram~153_combout ))

	.dataa(\rw_enable~input_o ),
	.datab(gnd),
	.datac(\mem_enable~input_o ),
	.datad(\ram_inst|ram~153_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~154_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~154 .lut_mask = 16'hA000;
defparam \ram_inst|ram~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N7
dffeas \ram_inst|ram~44 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rom_inst|data_output [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~44 .is_wysiwyg = "true";
defparam \ram_inst|ram~44 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N4
cycloneiv_lcell_comb \ram_inst|ram~159 (
// Equation(s):
// \ram_inst|ram~159_combout  = (!address_ram[2] & (address_ram[1] & (!address_ram[3] & !address_ram[0])))

	.dataa(address_ram[2]),
	.datab(address_ram[1]),
	.datac(address_ram[3]),
	.datad(address_ram[0]),
	.cin(gnd),
	.combout(\ram_inst|ram~159_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~159 .lut_mask = 16'h0004;
defparam \ram_inst|ram~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N8
cycloneiv_lcell_comb \ram_inst|ram~160 (
// Equation(s):
// \ram_inst|ram~160_combout  = (\mem_enable~input_o  & (\ram_inst|ram~159_combout  & \rw_enable~input_o ))

	.dataa(gnd),
	.datab(\mem_enable~input_o ),
	.datac(\ram_inst|ram~159_combout ),
	.datad(\rw_enable~input_o ),
	.cin(gnd),
	.combout(\ram_inst|ram~160_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~160 .lut_mask = 16'hC000;
defparam \ram_inst|ram~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N29
dffeas \ram_inst|ram~24 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rom_inst|data_output [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~24 .is_wysiwyg = "true";
defparam \ram_inst|ram~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N28
cycloneiv_lcell_comb \ram_inst|ram~103 (
// Equation(s):
// \ram_inst|ram~103_combout  = (\ram_inst|temp_address [2] & (((\ram_inst|temp_address [3])))) # (!\ram_inst|temp_address [2] & ((\ram_inst|temp_address [3] & (\ram_inst|ram~64_q )) # (!\ram_inst|temp_address [3] & ((\ram_inst|ram~24_q )))))

	.dataa(\ram_inst|ram~64_q ),
	.datab(\ram_inst|temp_address [2]),
	.datac(\ram_inst|ram~24_q ),
	.datad(\ram_inst|temp_address [3]),
	.cin(gnd),
	.combout(\ram_inst|ram~103_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~103 .lut_mask = 16'hEE30;
defparam \ram_inst|ram~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N6
cycloneiv_lcell_comb \ram_inst|ram~104 (
// Equation(s):
// \ram_inst|ram~104_combout  = (\ram_inst|temp_address [2] & ((\ram_inst|ram~103_combout  & (\ram_inst|ram~84_q )) # (!\ram_inst|ram~103_combout  & ((\ram_inst|ram~44_q ))))) # (!\ram_inst|temp_address [2] & (((\ram_inst|ram~103_combout ))))

	.dataa(\ram_inst|ram~84_q ),
	.datab(\ram_inst|temp_address [2]),
	.datac(\ram_inst|ram~44_q ),
	.datad(\ram_inst|ram~103_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~104_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~104 .lut_mask = 16'hBBC0;
defparam \ram_inst|ram~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y26_N25
dffeas \ram_inst|ram~79 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rom_inst|data_output [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~79 .is_wysiwyg = "true";
defparam \ram_inst|ram~79 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N18
cycloneiv_lcell_comb \ram_inst|ram~161 (
// Equation(s):
// \ram_inst|ram~161_combout  = (!address_ram[2] & (address_ram[0] & (!address_ram[3] & !address_ram[1])))

	.dataa(address_ram[2]),
	.datab(address_ram[0]),
	.datac(address_ram[3]),
	.datad(address_ram[1]),
	.cin(gnd),
	.combout(\ram_inst|ram~161_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~161 .lut_mask = 16'h0004;
defparam \ram_inst|ram~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N22
cycloneiv_lcell_comb \ram_inst|ram~162 (
// Equation(s):
// \ram_inst|ram~162_combout  = (\mem_enable~input_o  & (\rw_enable~input_o  & \ram_inst|ram~161_combout ))

	.dataa(\mem_enable~input_o ),
	.datab(\rw_enable~input_o ),
	.datac(gnd),
	.datad(\ram_inst|ram~161_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~162_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~162 .lut_mask = 16'h8800;
defparam \ram_inst|ram~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N5
dffeas \ram_inst|ram~19 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rom_inst|data_output [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~19 .is_wysiwyg = "true";
defparam \ram_inst|ram~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N26
cycloneiv_lcell_comb \ram_inst|ram~39feeder (
// Equation(s):
// \ram_inst|ram~39feeder_combout  = \rom_inst|data_output [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rom_inst|data_output [1]),
	.cin(gnd),
	.combout(\ram_inst|ram~39feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~39feeder .lut_mask = 16'hFF00;
defparam \ram_inst|ram~39feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N2
cycloneiv_lcell_comb \ram_inst|ram~151 (
// Equation(s):
// \ram_inst|ram~151_combout  = (address_ram[0] & (address_ram[2] & (!address_ram[1] & !address_ram[3])))

	.dataa(address_ram[0]),
	.datab(address_ram[2]),
	.datac(address_ram[1]),
	.datad(address_ram[3]),
	.cin(gnd),
	.combout(\ram_inst|ram~151_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~151 .lut_mask = 16'h0008;
defparam \ram_inst|ram~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N6
cycloneiv_lcell_comb \ram_inst|ram~152 (
// Equation(s):
// \ram_inst|ram~152_combout  = (\rw_enable~input_o  & (\mem_enable~input_o  & \ram_inst|ram~151_combout ))

	.dataa(\rw_enable~input_o ),
	.datab(\mem_enable~input_o ),
	.datac(gnd),
	.datad(\ram_inst|ram~151_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~152_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~152 .lut_mask = 16'h8800;
defparam \ram_inst|ram~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N27
dffeas \ram_inst|ram~39 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ram_inst|ram~39feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~39 .is_wysiwyg = "true";
defparam \ram_inst|ram~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N4
cycloneiv_lcell_comb \ram_inst|ram~105 (
// Equation(s):
// \ram_inst|ram~105_combout  = (\ram_inst|temp_address [2] & ((\ram_inst|temp_address [3]) # ((\ram_inst|ram~39_q )))) # (!\ram_inst|temp_address [2] & (!\ram_inst|temp_address [3] & (\ram_inst|ram~19_q )))

	.dataa(\ram_inst|temp_address [2]),
	.datab(\ram_inst|temp_address [3]),
	.datac(\ram_inst|ram~19_q ),
	.datad(\ram_inst|ram~39_q ),
	.cin(gnd),
	.combout(\ram_inst|ram~105_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~105 .lut_mask = 16'hBA98;
defparam \ram_inst|ram~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N24
cycloneiv_lcell_comb \ram_inst|ram~106 (
// Equation(s):
// \ram_inst|ram~106_combout  = (\ram_inst|temp_address [3] & ((\ram_inst|ram~105_combout  & ((\ram_inst|ram~79_q ))) # (!\ram_inst|ram~105_combout  & (\ram_inst|ram~59_q )))) # (!\ram_inst|temp_address [3] & (((\ram_inst|ram~105_combout ))))

	.dataa(\ram_inst|ram~59_q ),
	.datab(\ram_inst|temp_address [3]),
	.datac(\ram_inst|ram~79_q ),
	.datad(\ram_inst|ram~105_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~106_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~106 .lut_mask = 16'hF388;
defparam \ram_inst|ram~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N6
cycloneiv_lcell_comb \ram_inst|ram~34feeder (
// Equation(s):
// \ram_inst|ram~34feeder_combout  = \rom_inst|data_output [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rom_inst|data_output [1]),
	.cin(gnd),
	.combout(\ram_inst|ram~34feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~34feeder .lut_mask = 16'hFF00;
defparam \ram_inst|ram~34feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N6
cycloneiv_lcell_comb \ram_inst|ram~155 (
// Equation(s):
// \ram_inst|ram~155_combout  = (address_ram[2] & (!address_ram[0] & (!address_ram[3] & !address_ram[1])))

	.dataa(address_ram[2]),
	.datab(address_ram[0]),
	.datac(address_ram[3]),
	.datad(address_ram[1]),
	.cin(gnd),
	.combout(\ram_inst|ram~155_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~155 .lut_mask = 16'h0002;
defparam \ram_inst|ram~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N30
cycloneiv_lcell_comb \ram_inst|ram~156 (
// Equation(s):
// \ram_inst|ram~156_combout  = (\rw_enable~input_o  & (\mem_enable~input_o  & \ram_inst|ram~155_combout ))

	.dataa(gnd),
	.datab(\rw_enable~input_o ),
	.datac(\mem_enable~input_o ),
	.datad(\ram_inst|ram~155_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~156_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~156 .lut_mask = 16'hC000;
defparam \ram_inst|ram~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N7
dffeas \ram_inst|ram~34 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ram_inst|ram~34feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~34 .is_wysiwyg = "true";
defparam \ram_inst|ram~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y26_N15
dffeas \ram_inst|ram~74 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rom_inst|data_output [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~74 .is_wysiwyg = "true";
defparam \ram_inst|ram~74 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N8
cycloneiv_lcell_comb \ram_inst|ram~163 (
// Equation(s):
// \ram_inst|ram~163_combout  = (!address_ram[2] & (!address_ram[0] & (!address_ram[3] & !address_ram[1])))

	.dataa(address_ram[2]),
	.datab(address_ram[0]),
	.datac(address_ram[3]),
	.datad(address_ram[1]),
	.cin(gnd),
	.combout(\ram_inst|ram~163_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~163 .lut_mask = 16'h0001;
defparam \ram_inst|ram~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N26
cycloneiv_lcell_comb \ram_inst|ram~164 (
// Equation(s):
// \ram_inst|ram~164_combout  = (\rw_enable~input_o  & (\mem_enable~input_o  & \ram_inst|ram~163_combout ))

	.dataa(\rw_enable~input_o ),
	.datab(\mem_enable~input_o ),
	.datac(\ram_inst|ram~163_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_inst|ram~164_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~164 .lut_mask = 16'h8080;
defparam \ram_inst|ram~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y26_N1
dffeas \ram_inst|ram~14 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rom_inst|data_output [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~14 .is_wysiwyg = "true";
defparam \ram_inst|ram~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N12
cycloneiv_lcell_comb \ram_inst|ram~54feeder (
// Equation(s):
// \ram_inst|ram~54feeder_combout  = \rom_inst|data_output [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rom_inst|data_output [1]),
	.cin(gnd),
	.combout(\ram_inst|ram~54feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~54feeder .lut_mask = 16'hFF00;
defparam \ram_inst|ram~54feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N13
dffeas \ram_inst|ram~54 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ram_inst|ram~54feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~54 .is_wysiwyg = "true";
defparam \ram_inst|ram~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N0
cycloneiv_lcell_comb \ram_inst|ram~107 (
// Equation(s):
// \ram_inst|ram~107_combout  = (\ram_inst|temp_address [2] & (\ram_inst|temp_address [3])) # (!\ram_inst|temp_address [2] & ((\ram_inst|temp_address [3] & ((\ram_inst|ram~54_q ))) # (!\ram_inst|temp_address [3] & (\ram_inst|ram~14_q ))))

	.dataa(\ram_inst|temp_address [2]),
	.datab(\ram_inst|temp_address [3]),
	.datac(\ram_inst|ram~14_q ),
	.datad(\ram_inst|ram~54_q ),
	.cin(gnd),
	.combout(\ram_inst|ram~107_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~107 .lut_mask = 16'hDC98;
defparam \ram_inst|ram~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N14
cycloneiv_lcell_comb \ram_inst|ram~108 (
// Equation(s):
// \ram_inst|ram~108_combout  = (\ram_inst|temp_address [2] & ((\ram_inst|ram~107_combout  & ((\ram_inst|ram~74_q ))) # (!\ram_inst|ram~107_combout  & (\ram_inst|ram~34_q )))) # (!\ram_inst|temp_address [2] & (((\ram_inst|ram~107_combout ))))

	.dataa(\ram_inst|temp_address [2]),
	.datab(\ram_inst|ram~34_q ),
	.datac(\ram_inst|ram~74_q ),
	.datad(\ram_inst|ram~107_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~108_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~108 .lut_mask = 16'hF588;
defparam \ram_inst|ram~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N6
cycloneiv_lcell_comb \ram_inst|ram~109 (
// Equation(s):
// \ram_inst|ram~109_combout  = (\ram_inst|temp_address [0] & ((\ram_inst|temp_address [1]) # ((\ram_inst|ram~106_combout )))) # (!\ram_inst|temp_address [0] & (!\ram_inst|temp_address [1] & ((\ram_inst|ram~108_combout ))))

	.dataa(\ram_inst|temp_address [0]),
	.datab(\ram_inst|temp_address [1]),
	.datac(\ram_inst|ram~106_combout ),
	.datad(\ram_inst|ram~108_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~109_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~109 .lut_mask = 16'hB9A8;
defparam \ram_inst|ram~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N14
cycloneiv_lcell_comb \ram_inst|ram~112 (
// Equation(s):
// \ram_inst|ram~112_combout  = (\ram_inst|temp_address [1] & ((\ram_inst|ram~109_combout  & (\ram_inst|ram~111_combout )) # (!\ram_inst|ram~109_combout  & ((\ram_inst|ram~104_combout ))))) # (!\ram_inst|temp_address [1] & (((\ram_inst|ram~109_combout ))))

	.dataa(\ram_inst|ram~111_combout ),
	.datab(\ram_inst|temp_address [1]),
	.datac(\ram_inst|ram~104_combout ),
	.datad(\ram_inst|ram~109_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~112_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~112 .lut_mask = 16'hBBC0;
defparam \ram_inst|ram~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N15
dffeas \ram_inst|data_output[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ram_inst|ram~112_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|data_output [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|data_output[1] .is_wysiwyg = "true";
defparam \ram_inst|data_output[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N26
cycloneiv_lcell_comb \address_rom[2]~feeder (
// Equation(s):
// \address_rom[2]~feeder_combout  = counter[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(counter[2]),
	.cin(gnd),
	.combout(\address_rom[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \address_rom[2]~feeder .lut_mask = 16'hFF00;
defparam \address_rom[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N27
dffeas \address_rom[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\address_rom[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_rom[2]),
	.prn(vcc));
// synopsys translate_off
defparam \address_rom[2] .is_wysiwyg = "true";
defparam \address_rom[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N16
cycloneiv_lcell_comb \rom_inst|Mux2~0 (
// Equation(s):
// \rom_inst|Mux2~0_combout  = address_rom[2] $ (((address_rom[1] & address_rom[0])))

	.dataa(gnd),
	.datab(address_rom[1]),
	.datac(address_rom[2]),
	.datad(address_rom[0]),
	.cin(gnd),
	.combout(\rom_inst|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \rom_inst|Mux2~0 .lut_mask = 16'h3CF0;
defparam \rom_inst|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N17
dffeas \rom_inst|data_output[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\rom_inst|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rom_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom_inst|data_output [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_inst|data_output[2] .is_wysiwyg = "true";
defparam \rom_inst|data_output[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y27_N31
dffeas \ram_inst|ram~90 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rom_inst|data_output [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~90 .is_wysiwyg = "true";
defparam \ram_inst|ram~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y26_N3
dffeas \ram_inst|ram~75 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rom_inst|data_output [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~75 .is_wysiwyg = "true";
defparam \ram_inst|ram~75 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N20
cycloneiv_lcell_comb \ram_inst|ram~80feeder (
// Equation(s):
// \ram_inst|ram~80feeder_combout  = \rom_inst|data_output [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rom_inst|data_output [2]),
	.cin(gnd),
	.combout(\ram_inst|ram~80feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~80feeder .lut_mask = 16'hFF00;
defparam \ram_inst|ram~80feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N21
dffeas \ram_inst|ram~80 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ram_inst|ram~80feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~80 .is_wysiwyg = "true";
defparam \ram_inst|ram~80 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N2
cycloneiv_lcell_comb \ram_inst|ram~120 (
// Equation(s):
// \ram_inst|ram~120_combout  = (\ram_inst|temp_address [0] & ((\ram_inst|temp_address [1]) # ((\ram_inst|ram~80_q )))) # (!\ram_inst|temp_address [0] & (!\ram_inst|temp_address [1] & (\ram_inst|ram~75_q )))

	.dataa(\ram_inst|temp_address [0]),
	.datab(\ram_inst|temp_address [1]),
	.datac(\ram_inst|ram~75_q ),
	.datad(\ram_inst|ram~80_q ),
	.cin(gnd),
	.combout(\ram_inst|ram~120_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~120 .lut_mask = 16'hBA98;
defparam \ram_inst|ram~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N30
cycloneiv_lcell_comb \ram_inst|ram~121 (
// Equation(s):
// \ram_inst|ram~121_combout  = (\ram_inst|temp_address [1] & ((\ram_inst|ram~120_combout  & ((\ram_inst|ram~90_q ))) # (!\ram_inst|ram~120_combout  & (\ram_inst|ram~85_q )))) # (!\ram_inst|temp_address [1] & (((\ram_inst|ram~120_combout ))))

	.dataa(\ram_inst|ram~85_q ),
	.datab(\ram_inst|temp_address [1]),
	.datac(\ram_inst|ram~90_q ),
	.datad(\ram_inst|ram~120_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~121_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~121 .lut_mask = 16'hF388;
defparam \ram_inst|ram~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N24
cycloneiv_lcell_comb \ram_inst|ram~165 (
// Equation(s):
// \ram_inst|ram~165_combout  = (!address_ram[3] & (!address_ram[2] & (address_ram[0] & address_ram[1])))

	.dataa(address_ram[3]),
	.datab(address_ram[2]),
	.datac(address_ram[0]),
	.datad(address_ram[1]),
	.cin(gnd),
	.combout(\ram_inst|ram~165_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~165 .lut_mask = 16'h1000;
defparam \ram_inst|ram~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N26
cycloneiv_lcell_comb \ram_inst|ram~166 (
// Equation(s):
// \ram_inst|ram~166_combout  = (\rw_enable~input_o  & (\mem_enable~input_o  & \ram_inst|ram~165_combout ))

	.dataa(\rw_enable~input_o ),
	.datab(gnd),
	.datac(\mem_enable~input_o ),
	.datad(\ram_inst|ram~165_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~166_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~166 .lut_mask = 16'hA000;
defparam \ram_inst|ram~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N29
dffeas \ram_inst|ram~30 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rom_inst|data_output [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~30 .is_wysiwyg = "true";
defparam \ram_inst|ram~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y26_N25
dffeas \ram_inst|ram~15 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rom_inst|data_output [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~15 .is_wysiwyg = "true";
defparam \ram_inst|ram~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N24
cycloneiv_lcell_comb \ram_inst|ram~117 (
// Equation(s):
// \ram_inst|ram~117_combout  = (\ram_inst|temp_address [1] & ((\ram_inst|ram~25_q ) # ((\ram_inst|temp_address [0])))) # (!\ram_inst|temp_address [1] & (((\ram_inst|ram~15_q  & !\ram_inst|temp_address [0]))))

	.dataa(\ram_inst|ram~25_q ),
	.datab(\ram_inst|temp_address [1]),
	.datac(\ram_inst|ram~15_q ),
	.datad(\ram_inst|temp_address [0]),
	.cin(gnd),
	.combout(\ram_inst|ram~117_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~117 .lut_mask = 16'hCCB8;
defparam \ram_inst|ram~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N28
cycloneiv_lcell_comb \ram_inst|ram~118 (
// Equation(s):
// \ram_inst|ram~118_combout  = (\ram_inst|temp_address [0] & ((\ram_inst|ram~117_combout  & ((\ram_inst|ram~30_q ))) # (!\ram_inst|ram~117_combout  & (\ram_inst|ram~20_q )))) # (!\ram_inst|temp_address [0] & (((\ram_inst|ram~117_combout ))))

	.dataa(\ram_inst|ram~20_q ),
	.datab(\ram_inst|temp_address [0]),
	.datac(\ram_inst|ram~30_q ),
	.datad(\ram_inst|ram~117_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~118_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~118 .lut_mask = 16'hF388;
defparam \ram_inst|ram~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N19
dffeas \ram_inst|ram~70 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rom_inst|data_output [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~70 .is_wysiwyg = "true";
defparam \ram_inst|ram~70 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y27_N29
dffeas \ram_inst|ram~55 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rom_inst|data_output [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~55 .is_wysiwyg = "true";
defparam \ram_inst|ram~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N10
cycloneiv_lcell_comb \ram_inst|ram~65feeder (
// Equation(s):
// \ram_inst|ram~65feeder_combout  = \rom_inst|data_output [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rom_inst|data_output [2]),
	.cin(gnd),
	.combout(\ram_inst|ram~65feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~65feeder .lut_mask = 16'hFF00;
defparam \ram_inst|ram~65feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N24
cycloneiv_lcell_comb \ram_inst|ram~143 (
// Equation(s):
// \ram_inst|ram~143_combout  = (!address_ram[0] & (!address_ram[2] & (address_ram[1] & address_ram[3])))

	.dataa(address_ram[0]),
	.datab(address_ram[2]),
	.datac(address_ram[1]),
	.datad(address_ram[3]),
	.cin(gnd),
	.combout(\ram_inst|ram~143_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~143 .lut_mask = 16'h1000;
defparam \ram_inst|ram~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N16
cycloneiv_lcell_comb \ram_inst|ram~144 (
// Equation(s):
// \ram_inst|ram~144_combout  = (\rw_enable~input_o  & (\mem_enable~input_o  & \ram_inst|ram~143_combout ))

	.dataa(\rw_enable~input_o ),
	.datab(\mem_enable~input_o ),
	.datac(gnd),
	.datad(\ram_inst|ram~143_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~144_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~144 .lut_mask = 16'h8800;
defparam \ram_inst|ram~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N11
dffeas \ram_inst|ram~65 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ram_inst|ram~65feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~65 .is_wysiwyg = "true";
defparam \ram_inst|ram~65 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N28
cycloneiv_lcell_comb \ram_inst|ram~115 (
// Equation(s):
// \ram_inst|ram~115_combout  = (\ram_inst|temp_address [1] & ((\ram_inst|temp_address [0]) # ((\ram_inst|ram~65_q )))) # (!\ram_inst|temp_address [1] & (!\ram_inst|temp_address [0] & (\ram_inst|ram~55_q )))

	.dataa(\ram_inst|temp_address [1]),
	.datab(\ram_inst|temp_address [0]),
	.datac(\ram_inst|ram~55_q ),
	.datad(\ram_inst|ram~65_q ),
	.cin(gnd),
	.combout(\ram_inst|ram~115_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~115 .lut_mask = 16'hBA98;
defparam \ram_inst|ram~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N18
cycloneiv_lcell_comb \ram_inst|ram~116 (
// Equation(s):
// \ram_inst|ram~116_combout  = (\ram_inst|temp_address [0] & ((\ram_inst|ram~115_combout  & ((\ram_inst|ram~70_q ))) # (!\ram_inst|ram~115_combout  & (\ram_inst|ram~60_q )))) # (!\ram_inst|temp_address [0] & (((\ram_inst|ram~115_combout ))))

	.dataa(\ram_inst|ram~60_q ),
	.datab(\ram_inst|temp_address [0]),
	.datac(\ram_inst|ram~70_q ),
	.datad(\ram_inst|ram~115_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~116_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~116 .lut_mask = 16'hF388;
defparam \ram_inst|ram~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N12
cycloneiv_lcell_comb \ram_inst|ram~119 (
// Equation(s):
// \ram_inst|ram~119_combout  = (\ram_inst|temp_address [3] & ((\ram_inst|temp_address [2]) # ((\ram_inst|ram~116_combout )))) # (!\ram_inst|temp_address [3] & (!\ram_inst|temp_address [2] & (\ram_inst|ram~118_combout )))

	.dataa(\ram_inst|temp_address [3]),
	.datab(\ram_inst|temp_address [2]),
	.datac(\ram_inst|ram~118_combout ),
	.datad(\ram_inst|ram~116_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~119_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~119 .lut_mask = 16'hBA98;
defparam \ram_inst|ram~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N24
cycloneiv_lcell_comb \ram_inst|ram~122 (
// Equation(s):
// \ram_inst|ram~122_combout  = (\ram_inst|temp_address [2] & ((\ram_inst|ram~119_combout  & ((\ram_inst|ram~121_combout ))) # (!\ram_inst|ram~119_combout  & (\ram_inst|ram~114_combout )))) # (!\ram_inst|temp_address [2] & (((\ram_inst|ram~119_combout ))))

	.dataa(\ram_inst|ram~114_combout ),
	.datab(\ram_inst|temp_address [2]),
	.datac(\ram_inst|ram~121_combout ),
	.datad(\ram_inst|ram~119_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~122_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~122 .lut_mask = 16'hF388;
defparam \ram_inst|ram~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N25
dffeas \ram_inst|data_output[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ram_inst|ram~122_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|data_output [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|data_output[2] .is_wysiwyg = "true";
defparam \ram_inst|data_output[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N30
cycloneiv_lcell_comb \rom_inst|Mux1~0 (
// Equation(s):
// \rom_inst|Mux1~0_combout  = address_rom[3] $ (((address_rom[1] & (address_rom[2] & address_rom[0]))))

	.dataa(address_rom[3]),
	.datab(address_rom[1]),
	.datac(address_rom[2]),
	.datad(address_rom[0]),
	.cin(gnd),
	.combout(\rom_inst|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \rom_inst|Mux1~0 .lut_mask = 16'h6AAA;
defparam \rom_inst|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N31
dffeas \rom_inst|data_output[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\rom_inst|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rom_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom_inst|data_output [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_inst|data_output[3] .is_wysiwyg = "true";
defparam \rom_inst|data_output[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N6
cycloneiv_lcell_comb \ram_inst|ram~71feeder (
// Equation(s):
// \ram_inst|ram~71feeder_combout  = \rom_inst|data_output [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rom_inst|data_output [3]),
	.cin(gnd),
	.combout(\ram_inst|ram~71feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~71feeder .lut_mask = 16'hFF00;
defparam \ram_inst|ram~71feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N7
dffeas \ram_inst|ram~71 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ram_inst|ram~71feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~71 .is_wysiwyg = "true";
defparam \ram_inst|ram~71 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N16
cycloneiv_lcell_comb \ram_inst|ram~130 (
// Equation(s):
// \ram_inst|ram~130_combout  = (\ram_inst|temp_address [2] & (((\ram_inst|temp_address [3])))) # (!\ram_inst|temp_address [2] & ((\ram_inst|temp_address [3] & ((\ram_inst|ram~71_q ))) # (!\ram_inst|temp_address [3] & (\ram_inst|ram~31_q ))))

	.dataa(\ram_inst|ram~31_q ),
	.datab(\ram_inst|temp_address [2]),
	.datac(\ram_inst|temp_address [3]),
	.datad(\ram_inst|ram~71_q ),
	.cin(gnd),
	.combout(\ram_inst|ram~130_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~130 .lut_mask = 16'hF2C2;
defparam \ram_inst|ram~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N2
cycloneiv_lcell_comb \ram_inst|ram~157 (
// Equation(s):
// \ram_inst|ram~157_combout  = (!address_ram[3] & (address_ram[2] & (address_ram[0] & address_ram[1])))

	.dataa(address_ram[3]),
	.datab(address_ram[2]),
	.datac(address_ram[0]),
	.datad(address_ram[1]),
	.cin(gnd),
	.combout(\ram_inst|ram~157_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~157 .lut_mask = 16'h4000;
defparam \ram_inst|ram~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N22
cycloneiv_lcell_comb \ram_inst|ram~158 (
// Equation(s):
// \ram_inst|ram~158_combout  = (\mem_enable~input_o  & (\rw_enable~input_o  & \ram_inst|ram~157_combout ))

	.dataa(\mem_enable~input_o ),
	.datab(\rw_enable~input_o ),
	.datac(gnd),
	.datad(\ram_inst|ram~157_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~158_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~158 .lut_mask = 16'h8800;
defparam \ram_inst|ram~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N23
dffeas \ram_inst|ram~51 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rom_inst|data_output [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~51 .is_wysiwyg = "true";
defparam \ram_inst|ram~51 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N2
cycloneiv_lcell_comb \ram_inst|ram~131 (
// Equation(s):
// \ram_inst|ram~131_combout  = (\ram_inst|ram~130_combout  & ((\ram_inst|ram~91_q ) # ((!\ram_inst|temp_address [2])))) # (!\ram_inst|ram~130_combout  & (((\ram_inst|temp_address [2] & \ram_inst|ram~51_q ))))

	.dataa(\ram_inst|ram~91_q ),
	.datab(\ram_inst|ram~130_combout ),
	.datac(\ram_inst|temp_address [2]),
	.datad(\ram_inst|ram~51_q ),
	.cin(gnd),
	.combout(\ram_inst|ram~131_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~131 .lut_mask = 16'hBC8C;
defparam \ram_inst|ram~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N22
cycloneiv_lcell_comb \ram_inst|ram~81feeder (
// Equation(s):
// \ram_inst|ram~81feeder_combout  = \rom_inst|data_output [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rom_inst|data_output [3]),
	.cin(gnd),
	.combout(\ram_inst|ram~81feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~81feeder .lut_mask = 16'hFF00;
defparam \ram_inst|ram~81feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N23
dffeas \ram_inst|ram~81 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ram_inst|ram~81feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~81 .is_wysiwyg = "true";
defparam \ram_inst|ram~81 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y26_N13
dffeas \ram_inst|ram~41 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rom_inst|data_output [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~41 .is_wysiwyg = "true";
defparam \ram_inst|ram~41 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N20
cycloneiv_lcell_comb \ram_inst|ram~61feeder (
// Equation(s):
// \ram_inst|ram~61feeder_combout  = \rom_inst|data_output [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rom_inst|data_output [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_inst|ram~61feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~61feeder .lut_mask = 16'hF0F0;
defparam \ram_inst|ram~61feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N16
cycloneiv_lcell_comb \ram_inst|ram~145 (
// Equation(s):
// \ram_inst|ram~145_combout  = (!address_ram[2] & (address_ram[0] & (address_ram[3] & !address_ram[1])))

	.dataa(address_ram[2]),
	.datab(address_ram[0]),
	.datac(address_ram[3]),
	.datad(address_ram[1]),
	.cin(gnd),
	.combout(\ram_inst|ram~145_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~145 .lut_mask = 16'h0040;
defparam \ram_inst|ram~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N26
cycloneiv_lcell_comb \ram_inst|ram~146 (
// Equation(s):
// \ram_inst|ram~146_combout  = (\mem_enable~input_o  & (\rw_enable~input_o  & \ram_inst|ram~145_combout ))

	.dataa(\mem_enable~input_o ),
	.datab(\rw_enable~input_o ),
	.datac(gnd),
	.datad(\ram_inst|ram~145_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~146_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~146 .lut_mask = 16'h8800;
defparam \ram_inst|ram~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y26_N21
dffeas \ram_inst|ram~61 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ram_inst|ram~61feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~61 .is_wysiwyg = "true";
defparam \ram_inst|ram~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y26_N27
dffeas \ram_inst|ram~21 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rom_inst|data_output [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~21 .is_wysiwyg = "true";
defparam \ram_inst|ram~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N26
cycloneiv_lcell_comb \ram_inst|ram~123 (
// Equation(s):
// \ram_inst|ram~123_combout  = (\ram_inst|temp_address [2] & (((\ram_inst|temp_address [3])))) # (!\ram_inst|temp_address [2] & ((\ram_inst|temp_address [3] & (\ram_inst|ram~61_q )) # (!\ram_inst|temp_address [3] & ((\ram_inst|ram~21_q )))))

	.dataa(\ram_inst|temp_address [2]),
	.datab(\ram_inst|ram~61_q ),
	.datac(\ram_inst|ram~21_q ),
	.datad(\ram_inst|temp_address [3]),
	.cin(gnd),
	.combout(\ram_inst|ram~123_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~123 .lut_mask = 16'hEE50;
defparam \ram_inst|ram~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N12
cycloneiv_lcell_comb \ram_inst|ram~124 (
// Equation(s):
// \ram_inst|ram~124_combout  = (\ram_inst|temp_address [2] & ((\ram_inst|ram~123_combout  & (\ram_inst|ram~81_q )) # (!\ram_inst|ram~123_combout  & ((\ram_inst|ram~41_q ))))) # (!\ram_inst|temp_address [2] & (((\ram_inst|ram~123_combout ))))

	.dataa(\ram_inst|temp_address [2]),
	.datab(\ram_inst|ram~81_q ),
	.datac(\ram_inst|ram~41_q ),
	.datad(\ram_inst|ram~123_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~124_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~124 .lut_mask = 16'hDDA0;
defparam \ram_inst|ram~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N26
cycloneiv_lcell_comb \ram_inst|ram~169 (
// Equation(s):
// \ram_inst|ram~169_combout  = (!address_ram[0] & (address_ram[1] & (address_ram[3] & address_ram[2])))

	.dataa(address_ram[0]),
	.datab(address_ram[1]),
	.datac(address_ram[3]),
	.datad(address_ram[2]),
	.cin(gnd),
	.combout(\ram_inst|ram~169_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~169 .lut_mask = 16'h4000;
defparam \ram_inst|ram~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N14
cycloneiv_lcell_comb \ram_inst|ram~170 (
// Equation(s):
// \ram_inst|ram~170_combout  = (\rw_enable~input_o  & (\mem_enable~input_o  & \ram_inst|ram~169_combout ))

	.dataa(\rw_enable~input_o ),
	.datab(\mem_enable~input_o ),
	.datac(gnd),
	.datad(\ram_inst|ram~169_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~170_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~170 .lut_mask = 16'h8800;
defparam \ram_inst|ram~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N11
dffeas \ram_inst|ram~86 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rom_inst|data_output [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~86 .is_wysiwyg = "true";
defparam \ram_inst|ram~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y26_N1
dffeas \ram_inst|ram~26 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rom_inst|data_output [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~26 .is_wysiwyg = "true";
defparam \ram_inst|ram~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N0
cycloneiv_lcell_comb \ram_inst|ram~46feeder (
// Equation(s):
// \ram_inst|ram~46feeder_combout  = \rom_inst|data_output [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rom_inst|data_output [3]),
	.cin(gnd),
	.combout(\ram_inst|ram~46feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~46feeder .lut_mask = 16'hFF00;
defparam \ram_inst|ram~46feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N1
dffeas \ram_inst|ram~46 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ram_inst|ram~46feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~46 .is_wysiwyg = "true";
defparam \ram_inst|ram~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N0
cycloneiv_lcell_comb \ram_inst|ram~125 (
// Equation(s):
// \ram_inst|ram~125_combout  = (\ram_inst|temp_address [3] & (\ram_inst|temp_address [2])) # (!\ram_inst|temp_address [3] & ((\ram_inst|temp_address [2] & ((\ram_inst|ram~46_q ))) # (!\ram_inst|temp_address [2] & (\ram_inst|ram~26_q ))))

	.dataa(\ram_inst|temp_address [3]),
	.datab(\ram_inst|temp_address [2]),
	.datac(\ram_inst|ram~26_q ),
	.datad(\ram_inst|ram~46_q ),
	.cin(gnd),
	.combout(\ram_inst|ram~125_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~125 .lut_mask = 16'hDC98;
defparam \ram_inst|ram~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N10
cycloneiv_lcell_comb \ram_inst|ram~126 (
// Equation(s):
// \ram_inst|ram~126_combout  = (\ram_inst|temp_address [3] & ((\ram_inst|ram~125_combout  & ((\ram_inst|ram~86_q ))) # (!\ram_inst|ram~125_combout  & (\ram_inst|ram~66_q )))) # (!\ram_inst|temp_address [3] & (((\ram_inst|ram~125_combout ))))

	.dataa(\ram_inst|ram~66_q ),
	.datab(\ram_inst|temp_address [3]),
	.datac(\ram_inst|ram~86_q ),
	.datad(\ram_inst|ram~125_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~126_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~126 .lut_mask = 16'hF388;
defparam \ram_inst|ram~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y26_N23
dffeas \ram_inst|ram~76 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rom_inst|data_output [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~76 .is_wysiwyg = "true";
defparam \ram_inst|ram~76 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N8
cycloneiv_lcell_comb \ram_inst|ram~56feeder (
// Equation(s):
// \ram_inst|ram~56feeder_combout  = \rom_inst|data_output [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rom_inst|data_output [3]),
	.cin(gnd),
	.combout(\ram_inst|ram~56feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~56feeder .lut_mask = 16'hFF00;
defparam \ram_inst|ram~56feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N9
dffeas \ram_inst|ram~56 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ram_inst|ram~56feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~56 .is_wysiwyg = "true";
defparam \ram_inst|ram~56 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N22
cycloneiv_lcell_comb \ram_inst|ram~128 (
// Equation(s):
// \ram_inst|ram~128_combout  = (\ram_inst|ram~127_combout  & (((\ram_inst|ram~76_q )) # (!\ram_inst|temp_address [3]))) # (!\ram_inst|ram~127_combout  & (\ram_inst|temp_address [3] & ((\ram_inst|ram~56_q ))))

	.dataa(\ram_inst|ram~127_combout ),
	.datab(\ram_inst|temp_address [3]),
	.datac(\ram_inst|ram~76_q ),
	.datad(\ram_inst|ram~56_q ),
	.cin(gnd),
	.combout(\ram_inst|ram~128_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~128 .lut_mask = 16'hE6A2;
defparam \ram_inst|ram~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N10
cycloneiv_lcell_comb \ram_inst|ram~129 (
// Equation(s):
// \ram_inst|ram~129_combout  = (\ram_inst|temp_address [0] & (\ram_inst|temp_address [1])) # (!\ram_inst|temp_address [0] & ((\ram_inst|temp_address [1] & (\ram_inst|ram~126_combout )) # (!\ram_inst|temp_address [1] & ((\ram_inst|ram~128_combout )))))

	.dataa(\ram_inst|temp_address [0]),
	.datab(\ram_inst|temp_address [1]),
	.datac(\ram_inst|ram~126_combout ),
	.datad(\ram_inst|ram~128_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~129_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~129 .lut_mask = 16'hD9C8;
defparam \ram_inst|ram~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N30
cycloneiv_lcell_comb \ram_inst|ram~132 (
// Equation(s):
// \ram_inst|ram~132_combout  = (\ram_inst|temp_address [0] & ((\ram_inst|ram~129_combout  & (\ram_inst|ram~131_combout )) # (!\ram_inst|ram~129_combout  & ((\ram_inst|ram~124_combout ))))) # (!\ram_inst|temp_address [0] & (((\ram_inst|ram~129_combout ))))

	.dataa(\ram_inst|temp_address [0]),
	.datab(\ram_inst|ram~131_combout ),
	.datac(\ram_inst|ram~124_combout ),
	.datad(\ram_inst|ram~129_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~132_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~132 .lut_mask = 16'hDDA0;
defparam \ram_inst|ram~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N31
dffeas \ram_inst|data_output[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ram_inst|ram~132_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|data_output [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|data_output[3] .is_wysiwyg = "true";
defparam \ram_inst|data_output[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N8
cycloneiv_lcell_comb \rom_inst|Mux0~0 (
// Equation(s):
// \rom_inst|Mux0~0_combout  = (address_rom[3] & (address_rom[1] & (address_rom[2] & address_rom[0])))

	.dataa(address_rom[3]),
	.datab(address_rom[1]),
	.datac(address_rom[2]),
	.datad(address_rom[0]),
	.cin(gnd),
	.combout(\rom_inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \rom_inst|Mux0~0 .lut_mask = 16'h8000;
defparam \rom_inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N9
dffeas \rom_inst|data_output[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\rom_inst|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rom_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom_inst|data_output [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_inst|data_output[4] .is_wysiwyg = "true";
defparam \rom_inst|data_output[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y27_N9
dffeas \ram_inst|ram~92 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rom_inst|data_output [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~92 .is_wysiwyg = "true";
defparam \ram_inst|ram~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y26_N11
dffeas \ram_inst|ram~77 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rom_inst|data_output [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~77 .is_wysiwyg = "true";
defparam \ram_inst|ram~77 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N10
cycloneiv_lcell_comb \ram_inst|ram~140 (
// Equation(s):
// \ram_inst|ram~140_combout  = (\ram_inst|temp_address [1] & ((\ram_inst|ram~87_q ) # ((\ram_inst|temp_address [0])))) # (!\ram_inst|temp_address [1] & (((\ram_inst|ram~77_q  & !\ram_inst|temp_address [0]))))

	.dataa(\ram_inst|ram~87_q ),
	.datab(\ram_inst|temp_address [1]),
	.datac(\ram_inst|ram~77_q ),
	.datad(\ram_inst|temp_address [0]),
	.cin(gnd),
	.combout(\ram_inst|ram~140_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~140 .lut_mask = 16'hCCB8;
defparam \ram_inst|ram~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N8
cycloneiv_lcell_comb \ram_inst|ram~141 (
// Equation(s):
// \ram_inst|ram~141_combout  = (\ram_inst|temp_address [0] & ((\ram_inst|ram~140_combout  & ((\ram_inst|ram~92_q ))) # (!\ram_inst|ram~140_combout  & (\ram_inst|ram~82_q )))) # (!\ram_inst|temp_address [0] & (((\ram_inst|ram~140_combout ))))

	.dataa(\ram_inst|ram~82_q ),
	.datab(\ram_inst|temp_address [0]),
	.datac(\ram_inst|ram~92_q ),
	.datad(\ram_inst|ram~140_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~141_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~141 .lut_mask = 16'hF388;
defparam \ram_inst|ram~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N24
cycloneiv_lcell_comb \ram_inst|ram~52feeder (
// Equation(s):
// \ram_inst|ram~52feeder_combout  = \rom_inst|data_output [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rom_inst|data_output [4]),
	.cin(gnd),
	.combout(\ram_inst|ram~52feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~52feeder .lut_mask = 16'hFF00;
defparam \ram_inst|ram~52feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N25
dffeas \ram_inst|ram~52 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ram_inst|ram~52feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~52 .is_wysiwyg = "true";
defparam \ram_inst|ram~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N2
cycloneiv_lcell_comb \ram_inst|ram~47feeder (
// Equation(s):
// \ram_inst|ram~47feeder_combout  = \rom_inst|data_output [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rom_inst|data_output [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_inst|ram~47feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~47feeder .lut_mask = 16'hF0F0;
defparam \ram_inst|ram~47feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N3
dffeas \ram_inst|ram~47 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ram_inst|ram~47feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~47 .is_wysiwyg = "true";
defparam \ram_inst|ram~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y25_N21
dffeas \ram_inst|ram~37 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rom_inst|data_output [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~37 .is_wysiwyg = "true";
defparam \ram_inst|ram~37 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N20
cycloneiv_lcell_comb \ram_inst|ram~135 (
// Equation(s):
// \ram_inst|ram~135_combout  = (\ram_inst|temp_address [1] & ((\ram_inst|ram~47_q ) # ((\ram_inst|temp_address [0])))) # (!\ram_inst|temp_address [1] & (((\ram_inst|ram~37_q  & !\ram_inst|temp_address [0]))))

	.dataa(\ram_inst|temp_address [1]),
	.datab(\ram_inst|ram~47_q ),
	.datac(\ram_inst|ram~37_q ),
	.datad(\ram_inst|temp_address [0]),
	.cin(gnd),
	.combout(\ram_inst|ram~135_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~135 .lut_mask = 16'hAAD8;
defparam \ram_inst|ram~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N22
cycloneiv_lcell_comb \ram_inst|ram~136 (
// Equation(s):
// \ram_inst|ram~136_combout  = (\ram_inst|temp_address [0] & ((\ram_inst|ram~135_combout  & ((\ram_inst|ram~52_q ))) # (!\ram_inst|ram~135_combout  & (\ram_inst|ram~42_q )))) # (!\ram_inst|temp_address [0] & (((\ram_inst|ram~135_combout ))))

	.dataa(\ram_inst|ram~42_q ),
	.datab(\ram_inst|temp_address [0]),
	.datac(\ram_inst|ram~52_q ),
	.datad(\ram_inst|ram~135_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~136_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~136 .lut_mask = 16'hF388;
defparam \ram_inst|ram~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N17
dffeas \ram_inst|ram~32 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rom_inst|data_output [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~32 .is_wysiwyg = "true";
defparam \ram_inst|ram~32 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y26_N29
dffeas \ram_inst|ram~17 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rom_inst|data_output [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|ram~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|ram~17 .is_wysiwyg = "true";
defparam \ram_inst|ram~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N28
cycloneiv_lcell_comb \ram_inst|ram~137 (
// Equation(s):
// \ram_inst|ram~137_combout  = (\ram_inst|temp_address [1] & (((\ram_inst|temp_address [0])))) # (!\ram_inst|temp_address [1] & ((\ram_inst|temp_address [0] & (\ram_inst|ram~22_q )) # (!\ram_inst|temp_address [0] & ((\ram_inst|ram~17_q )))))

	.dataa(\ram_inst|ram~22_q ),
	.datab(\ram_inst|temp_address [1]),
	.datac(\ram_inst|ram~17_q ),
	.datad(\ram_inst|temp_address [0]),
	.cin(gnd),
	.combout(\ram_inst|ram~137_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~137 .lut_mask = 16'hEE30;
defparam \ram_inst|ram~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N16
cycloneiv_lcell_comb \ram_inst|ram~138 (
// Equation(s):
// \ram_inst|ram~138_combout  = (\ram_inst|temp_address [1] & ((\ram_inst|ram~137_combout  & ((\ram_inst|ram~32_q ))) # (!\ram_inst|ram~137_combout  & (\ram_inst|ram~27_q )))) # (!\ram_inst|temp_address [1] & (((\ram_inst|ram~137_combout ))))

	.dataa(\ram_inst|ram~27_q ),
	.datab(\ram_inst|temp_address [1]),
	.datac(\ram_inst|ram~32_q ),
	.datad(\ram_inst|ram~137_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~138_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~138 .lut_mask = 16'hF388;
defparam \ram_inst|ram~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N10
cycloneiv_lcell_comb \ram_inst|ram~139 (
// Equation(s):
// \ram_inst|ram~139_combout  = (\ram_inst|temp_address [2] & ((\ram_inst|temp_address [3]) # ((\ram_inst|ram~136_combout )))) # (!\ram_inst|temp_address [2] & (!\ram_inst|temp_address [3] & ((\ram_inst|ram~138_combout ))))

	.dataa(\ram_inst|temp_address [2]),
	.datab(\ram_inst|temp_address [3]),
	.datac(\ram_inst|ram~136_combout ),
	.datad(\ram_inst|ram~138_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~139_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~139 .lut_mask = 16'hB9A8;
defparam \ram_inst|ram~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N16
cycloneiv_lcell_comb \ram_inst|ram~142 (
// Equation(s):
// \ram_inst|ram~142_combout  = (\ram_inst|temp_address [3] & ((\ram_inst|ram~139_combout  & ((\ram_inst|ram~141_combout ))) # (!\ram_inst|ram~139_combout  & (\ram_inst|ram~134_combout )))) # (!\ram_inst|temp_address [3] & (((\ram_inst|ram~139_combout ))))

	.dataa(\ram_inst|ram~134_combout ),
	.datab(\ram_inst|temp_address [3]),
	.datac(\ram_inst|ram~141_combout ),
	.datad(\ram_inst|ram~139_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~142_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~142 .lut_mask = 16'hF388;
defparam \ram_inst|ram~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y27_N17
dffeas \ram_inst|data_output[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ram_inst|ram~142_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|data_output [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|data_output[4] .is_wysiwyg = "true";
defparam \ram_inst|data_output[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N28
cycloneiv_lcell_comb \address_rom[3]~feeder (
// Equation(s):
// \address_rom[3]~feeder_combout  = counter[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(counter[3]),
	.cin(gnd),
	.combout(\address_rom[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \address_rom[3]~feeder .lut_mask = 16'hFF00;
defparam \address_rom[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N29
dffeas \address_rom[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\address_rom[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_rom[3]),
	.prn(vcc));
// synopsys translate_off
defparam \address_rom[3] .is_wysiwyg = "true";
defparam \address_rom[3] .power_up = "low";
// synopsys translate_on

assign ram_data_output[0] = \ram_data_output[0]~output_o ;

assign ram_data_output[1] = \ram_data_output[1]~output_o ;

assign ram_data_output[2] = \ram_data_output[2]~output_o ;

assign ram_data_output[3] = \ram_data_output[3]~output_o ;

assign ram_data_output[4] = \ram_data_output[4]~output_o ;

assign ram_data_output[5] = \ram_data_output[5]~output_o ;

assign ram_data_output[6] = \ram_data_output[6]~output_o ;

assign ram_data_output[7] = \ram_data_output[7]~output_o ;

assign rom_data_output[0] = \rom_data_output[0]~output_o ;

assign rom_data_output[1] = \rom_data_output[1]~output_o ;

assign rom_data_output[2] = \rom_data_output[2]~output_o ;

assign rom_data_output[3] = \rom_data_output[3]~output_o ;

assign rom_data_output[4] = \rom_data_output[4]~output_o ;

assign rom_data_output[5] = \rom_data_output[5]~output_o ;

assign rom_data_output[6] = \rom_data_output[6]~output_o ;

assign rom_data_output[7] = \rom_data_output[7]~output_o ;

assign add_rom[0] = \add_rom[0]~output_o ;

assign add_rom[1] = \add_rom[1]~output_o ;

assign add_rom[2] = \add_rom[2]~output_o ;

assign add_rom[3] = \add_rom[3]~output_o ;

assign add_ram[0] = \add_ram[0]~output_o ;

assign add_ram[1] = \add_ram[1]~output_o ;

assign add_ram[2] = \add_ram[2]~output_o ;

assign add_ram[3] = \add_ram[3]~output_o ;

endmodule
