<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='pltbutils.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: pltbutils
    <br/>
    Created: Apr 14, 2013
    <br/>
    Updated: Feb  2, 2015
    <br/>
    SVN Updated: Feb  2, 2015
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Testing / Verification
    
    <br/>
    Language:
    
     VHDL
    
    <br/>
    Development status:
    
     Beta
    
    <br/>
    Additional info:
    
     Design done
    
    ,
    
     Specification done
    
    <br/>
    WishBone Compliant: No
    <br/>
    License: LGPL
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
    </p>
    <p>
     PlTbUtils makes it easy to create automatic, self-checking simulation testbenches, and to locate bugs during a simulation.
It is a collection of functions, procedures and testbench components that simplifies creation of stimuli and checking results of a device under test.
    </p>
    <p>
     <b>
      Features:
     </b>
     <ul>
      <li>
       Simulation status printed in transcript windows as well as in waveform window (error count, checks count, number and name of current test, etc).
      </li>
      <li>
       Check procedures which output meaningful information when a check fails.
      </li>
      <li>
       Clear SUCCESS/FAIL message at end of simulation.
      </li>
      <li>
       Easy to locate point in time of bugs, by studying increments of the error counter in the waveform window.
      </li>
      <li>
       User-defined information messages in the waveformwindow about what is currently going on.
      </li>
      <li>
       Transcript outputs prepared for parsing by scripts, e.g. in regression tests.
      </li>
      <li>
       Reduces amount of code in tests, which makes them faster to write and easier to read.
      </li>
     </ul>
    </p>
    <p>
     It is intended that PlTbUtils will constantly expand by adding more and more functions, procedures and testbench components. Comments, feedback and suggestions are welcome to pela.opencores@gmail.com .
    </p>
    <p>
     The project page on the web is
     
      http://opencores.org/project,pltbutils
     
    </p>
    <p>
     Subversion repository URL is
     
      http://opencores.org/ocsvn/pltbutils/pltbutils/trunk
     
    </p>
    <p>
     Subversion export command is
     <pre>
      svn export http://opencores.org/ocsvn/pltbutils/pltbutils/trunk pltbutils
     </pre>
    </p>
    <p>
    </p>
    <p>
     See the
     
      PlTbUtils Specification
     
     
      .
     
    </p>
   </div>
   <div id="d_A quick look">
    <h2>
     
     
     A quick look
    </h2>
    <p id="p_A quick look">
    </p>
    <p>
     <img src="usercontent,img,1378156163" alt="example_wave"/>
    </p>
    <p>
     During a simulation, the waveform window shows current test number, test name, user-defined info, accumulated number och checks and errors. When the error counter increments, a bug has been found in that point in time.
    </p>
    <p>
     <img src="usercontent,img,1378156120" alt="example_transcript"/>
    </p>
    <p>
     The transcript window clearly shows points in time where the simulation starts, ends, and where errors are detected. The simulation stops with a clear SUCCESS/FAIL message, specifically formatted for parsing by scripts.
    </p>
    <p>
     <img src="usercontent,img,1378156144" alt="example_transcript_bugfixed"/>
    </p>
    <p>
     The testcase code is compact and to the point, which results in less code to write, and makes the code easier to read, as in the following example.
    </p>
    <p class="u_cmd">
     <pre>
      library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.pltbutils_func_pkg.all;

-- NOTE: The purpose of the following code is to demostrate some of the 
-- features in PlTbUtils, not to do a thorough verification.
architecture tc1 of tc_example is
begin
  p_tc1 : process
  begin
    startsim("tc1", pltbutils_sc);
    rst         &lt;= '1';
    carry_in    &lt;= '0';
    x           &lt;= (others =&gt; '0');
    y           &lt;= (others =&gt; '0');
        
    testname(1, "Reset test", pltbutils_sc);
    waitclks(2, clk, pltbutils_sc);    
    check("Sum during reset",       sum,         0, pltbutils_sc);
    check("Carry out during reset", carry_out, '0', pltbutils_sc);
    rst         &lt;= '0';
    
    testname(2, "Simple sum test", pltbutils_sc);
    carry_in &lt;= '0';
    x &lt;= std_logic_vector(to_unsigned(1, x'length));
    y &lt;= std_logic_vector(to_unsigned(2, x'length));
    waitclks(2, clk, pltbutils_sc);
    check("Sum",       sum,         3, pltbutils_sc); 
    check("Carry out", carry_out, '0', pltbutils_sc); 
    
    testname(3, "Simple carry in test", pltbutils_sc);
    print(pltbutils_sc, "Bug here somewhere");
    carry_in &lt;= '1';
    x &lt;= std_logic_vector(to_unsigned(1, x'length));
    y &lt;= std_logic_vector(to_unsigned(2, x'length));
    waitclks(2, clk, pltbutils_sc);
    check("Sum",       sum,         4, pltbutils_sc); 
    check("Carry out", carry_out, '0', pltbutils_sc);
    print(pltbutils_sc, "");

    testname(4, "Simple carry out test", pltbutils_sc);
    carry_in &lt;= '0';
    x &lt;= std_logic_vector(to_unsigned(2**G_WIDTH-1, x'length));
    y &lt;= std_logic_vector(to_unsigned(1, x'length));
    waitclks(2, clk, pltbutils_sc);
    check("Sum",       sum,         0, pltbutils_sc); 
    check("Carry out", carry_out, '1', pltbutils_sc);

    endsim(pltbutils_sc, true);
    wait;
  end process p_tc1;
end architecture tc1;
     </pre>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
