set ::env(PDK) "sky130A"
set ::env(PDKPATH) "/Users/marwan/work/caravel_user_sram/dependencies/pdks/sky130A"
set ::env(STD_CELL_LIBRARY) "sky130_fd_sc_hd"
set ::env(SCLPATH) "/Users/marwan/work/caravel_user_sram/dependencies/pdks/sky130A/sky130_fd_sc_hd"
set ::env(DESIGN_DIR) "/Users/marwan/work/caravel_user_mpc/openlane/user_project"
set ::env(DESIGN_NAME) "user_project"
set ::env(DESIGN_IS_CORE) "0"
set ::env(VERILOG_FILES) "/Users/marwan/work/caravel_user_mpc/openlane/user_project/../../verilog/rtl/user_project.v /Users/marwan/work/caravel_user_mpc/openlane/user_project/../../verilog/rtl/counter.v"
set ::env(CLOCK_PERIOD) "30"
set ::env(CLOCK_PORT) "wb_clk_i"
set ::env(CLOCK_NET) "wb_clk_i"
set ::env(RUN_LINTER) "0"
set ::env(QUIT_ON_SYNTH_CHECKS) "0"
set ::env(FP_SIZING) "absolute"
set ::env(DIE_AREA) "0 0 1300 1600"
set ::env(FP_PIN_ORDER_CFG) "/Users/marwan/work/caravel_user_mpc/openlane/user_project/pin_order.cfg"
set ::env(PL_TARGET_DENSITY) "0.24"
set ::env(PL_RESIZER_SETUP_SLACK_MARGIN) "0.1"
set ::env(GLB_RESIZER_SETUP_SLACK_MARGIN) "1"
set ::env(GLB_RESIZER_HOLD_SLACK_MARGIN) "1.2"
set ::env(PL_RESIZER_HOLD_SLACK_MARGIN) "0.5"
set ::env(MAGIC_DEF_LABELS) "0"
set ::env(SYNTH_BUFFERING) "0"
set ::env(RUN_HEURISTIC_DIODE_INSERTION) "1"
set ::env(HEURISTIC_ANTENNA_THRESHOLD) "110"
set ::env(GRT_REPAIR_ANTENNAS) "1"
set ::env(VDD_NETS) "VPWR"
set ::env(GND_NETS) "VGND"
set ::env(IO_SYNC) "0"
set ::env(BASE_SDC_FILE) "/Users/marwan/work/caravel_user_mpc/openlane/user_project/base_user_proj_example.sdc"
set ::env(RUN_CVC) "0"
set ::env(FP_PDN_CORE_RING) "0"
set ::env(FP_PDN_VWIDTH) "3.1"
set ::env(FP_PDN_VSPACING) "3.1"
set ::env(RT_MAX_LAYER) "met4"
set ::env(DRT_MAX_LAYER) "met4"
set ::env(UNIT) "2.4"
set ::env(FP_IO_VEXTEND) "4.8"
set ::env(FP_IO_HEXTEND) "4.8"
set ::env(FP_IO_VLENGTH) "2.4"
set ::env(FP_IO_HLENGTH) "2.4"
set ::env(FP_IO_VTHICKNESS_MULT) "4"
set ::env(FP_IO_HTHICKNESS_MULT) "4"
set ::env(FP_PDN_VPITCH) "60"
set ::env(FP_PDN_VOFFSET) "5"
