 
****************************************
Report : qor
Design : sigmoid_unit
Version: V-2023.12-SP5
Date   : Thu Dec  5 11:20:59 2024
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:              33.00
  Critical Path Length:          4.95
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                641
  Buf/Inv Cell Count:             130
  Buf Cell Count:                   3
  Inv Cell Count:                 127
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       641
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     1299.438281
  Noncombinational Area:     0.000000
  Buf/Inv Area:            167.735041
  Total Buffer Area:             6.10
  Total Inverter Area:         161.64
  Macro/Black Box Area:      0.000000
  Net Area:                370.691748
  -----------------------------------
  Cell Area:              1299.438281
  Design Area:            1670.130029


  Design Rules
  -----------------------------------
  Total Number of Nets:           669
  Nets With Violations:            10
  Max Trans Violations:            10
  Max Cap Violations:               0
  -----------------------------------


  Hostname: eecs2420p01.engin.umich.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.00
  -----------------------------------------
  Overall Compile Time:                0.85
  Overall Compile Wall Clock Time:     0.55

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
