#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00894038 .scope module, "dff" "dff" 2 9;
 .timescale 0 0;
v0076F480_0 .net "clk", 0 0, C4<z>; 0 drivers
v0076F4D8_0 .net "d", 0 0, C4<z>; 0 drivers
v0076F530_0 .var "q", 0 0;
v0089B240_0 .var "qnot", 0 0;
E_008993D8 .event posedge, v0076F480_0;
S_008940C0 .scope module, "dff2" "dff2" 2 18;
 .timescale 0 0;
v0089B298_0 .net "clear", 0 0, C4<z>; 0 drivers
v0089B2F0_0 .net "clk", 0 0, C4<z>; 0 drivers
v0076DBC0_0 .net "d", 0 0, C4<z>; 0 drivers
v008D7000_0 .net "preset", 0 0, C4<z>; 0 drivers
v008D7058_0 .var "q", 0 0;
v008D70B0_0 .var "qnot", 0 0;
E_008993B8 .event posedge, v008D7000_0, v0089B298_0, v0089B2F0_0;
S_00894148 .scope module, "principal" "principal" 3 27;
 .timescale 0 0;
v008D8210_0 .var "clear", 0 0;
v008D8268_0 .net "pulse", 0 0, v008D81B8_0; 1 drivers
v008D82C0_0 .net "s", 4 0, L_008A3A68; 1 drivers
v008D8318_0 .var "sinal", 0 0;
S_00894610 .scope module, "clk" "clock" 3 32, 4 1, S_00894148;
 .timescale 0 0;
v008D81B8_0 .var "clk", 0 0;
S_008942E0 .scope module, "dc1" "decadeCounter5bits" 3 34, 3 9, S_00894148;
 .timescale 0 0;
L_008A3988/0/0 .functor AND 1, L_008D8738, L_008D8790, L_008D87E8, L_008D8840;
L_008A3988/0/4 .functor AND 1, L_008D8898, C4<1>, C4<1>, C4<1>;
L_008A3988 .functor NAND 1, L_008A3988/0/0, L_008A3988/0/4, C4<1>, C4<1>;
L_008A3B48 .functor NAND 1, v008D8210_0, L_008A3988, C4<1>, C4<1>;
RS_008AA36C/0/0 .resolv tri, L_008D88F0, L_008D89A0, L_008D8AA8, L_008D8BB0;
RS_008AA36C/0/4 .resolv tri, L_008D8CB8, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_008AA36C .resolv tri, RS_008AA36C/0/0, RS_008AA36C/0/4, C4<zzzzz>, C4<zzzzz>;
L_008A3A68 .functor BUFZ 5, RS_008AA36C, C4<00000>, C4<00000>, C4<00000>;
v008D7D10_0 .net *"_s1", 0 0, L_008D8738; 1 drivers
v008D7D68_0 .net *"_s3", 0 0, L_008D8790; 1 drivers
v008D7DC0_0 .net *"_s5", 0 0, L_008D87E8; 1 drivers
v008D7E18_0 .net *"_s7", 0 0, L_008D8840; 1 drivers
v008D7E70_0 .net *"_s9", 0 0, L_008D8898; 1 drivers
v008D7EC8_0 .net "clear", 0 0, v008D8210_0; 1 drivers
v008D7F20_0 .alias "pulse", 0 0, v008D8268_0;
v008D7F78_0 .net8 "q", 4 0, RS_008AA36C; 5 drivers
RS_008AA384/0/0 .resolv tri, L_008D8948, L_008D89F8, L_008D8B00, L_008D8C08;
RS_008AA384/0/4 .resolv tri, L_008D8D10, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_008AA384 .resolv tri, RS_008AA384/0/0, RS_008AA384/0/4, C4<zzzzz>, C4<zzzzz>;
v008D8000_0 .net8 "qnot", 4 0, RS_008AA384; 5 drivers
v008D8058_0 .alias "s", 4 0, v008D82C0_0;
v008D80B0_0 .net "signal", 0 0, v008D8318_0; 1 drivers
v008D8108_0 .net "w1", 0 0, L_008A3988; 1 drivers
v008D8160_0 .net "w2", 0 0, L_008A3B48; 1 drivers
L_008D8738 .part RS_008AA384, 0, 1;
L_008D8790 .part RS_008AA36C, 1, 1;
L_008D87E8 .part RS_008AA384, 2, 1;
L_008D8840 .part RS_008AA36C, 3, 1;
L_008D8898 .part RS_008AA384, 4, 1;
L_008D88F0 .part/pv v008D7C60_0, 0, 1, 5;
L_008D8948 .part/pv v008D7CB8_0, 0, 1, 5;
L_008D89A0 .part/pv v008D79F8_0, 1, 1, 5;
L_008D89F8 .part/pv v008D7A50_0, 1, 1, 5;
L_008D8A50 .part RS_008AA384, 0, 1;
L_008D8AA8 .part/pv v008D7790_0, 2, 1, 5;
L_008D8B00 .part/pv v008D77E8_0, 2, 1, 5;
L_008D8B58 .part RS_008AA384, 1, 1;
L_008D8BB0 .part/pv v008D7528_0, 3, 1, 5;
L_008D8C08 .part/pv v008D7580_0, 3, 1, 5;
L_008D8C60 .part RS_008AA384, 2, 1;
L_008D8CB8 .part/pv v008D72C0_0, 4, 1, 5;
L_008D8D10 .part/pv v008D7318_0, 4, 1, 5;
L_008D8D68 .part RS_008AA384, 3, 1;
S_00894588 .scope module, "flip1" "jkff" 3 17, 2 95, S_008942E0;
 .timescale 0 0;
v008D7AA8_0 .alias "clear", 0 0, v008D8160_0;
v008D7B00_0 .alias "clk", 0 0, v008D8268_0;
v008D7B58_0 .alias "j", 0 0, v008D80B0_0;
v008D7BB0_0 .alias "k", 0 0, v008D80B0_0;
v008D7C08_0 .net "preset", 0 0, C4<0>; 1 drivers
v008D7C60_0 .var "q", 0 0;
v008D7CB8_0 .var "qnot", 0 0;
E_008992D8 .event posedge, v008D7108_0, v008D7C08_0, v008D7B00_0;
S_00894500 .scope module, "flip2" "jkff" 3 18, 2 95, S_008942E0;
 .timescale 0 0;
v008D7840_0 .alias "clear", 0 0, v008D8160_0;
v008D7898_0 .net "clk", 0 0, L_008D8A50; 1 drivers
v008D78F0_0 .alias "j", 0 0, v008D80B0_0;
v008D7948_0 .alias "k", 0 0, v008D80B0_0;
v008D79A0_0 .net "preset", 0 0, C4<0>; 1 drivers
v008D79F8_0 .var "q", 0 0;
v008D7A50_0 .var "qnot", 0 0;
E_00899398 .event posedge, v008D7108_0, v008D79A0_0, v008D7898_0;
S_00894478 .scope module, "flip3" "jkff" 3 19, 2 95, S_008942E0;
 .timescale 0 0;
v008D75D8_0 .alias "clear", 0 0, v008D8160_0;
v008D7630_0 .net "clk", 0 0, L_008D8B58; 1 drivers
v008D7688_0 .alias "j", 0 0, v008D80B0_0;
v008D76E0_0 .alias "k", 0 0, v008D80B0_0;
v008D7738_0 .net "preset", 0 0, C4<0>; 1 drivers
v008D7790_0 .var "q", 0 0;
v008D77E8_0 .var "qnot", 0 0;
E_008992B8 .event posedge, v008D7108_0, v008D7738_0, v008D7630_0;
S_008943F0 .scope module, "flip4" "jkff" 3 20, 2 95, S_008942E0;
 .timescale 0 0;
v008D7370_0 .alias "clear", 0 0, v008D8160_0;
v008D73C8_0 .net "clk", 0 0, L_008D8C60; 1 drivers
v008D7420_0 .alias "j", 0 0, v008D80B0_0;
v008D7478_0 .alias "k", 0 0, v008D80B0_0;
v008D74D0_0 .net "preset", 0 0, C4<0>; 1 drivers
v008D7528_0 .var "q", 0 0;
v008D7580_0 .var "qnot", 0 0;
E_00899338 .event posedge, v008D7108_0, v008D74D0_0, v008D73C8_0;
S_00894368 .scope module, "flip5" "jkff" 3 21, 2 95, S_008942E0;
 .timescale 0 0;
v008D7108_0 .alias "clear", 0 0, v008D8160_0;
v008D7160_0 .net "clk", 0 0, L_008D8D68; 1 drivers
v008D71B8_0 .alias "j", 0 0, v008D80B0_0;
v008D7210_0 .alias "k", 0 0, v008D80B0_0;
v008D7268_0 .net "preset", 0 0, C4<0>; 1 drivers
v008D72C0_0 .var "q", 0 0;
v008D7318_0 .var "qnot", 0 0;
E_00899418 .event posedge, v008D7108_0, v008D7268_0, v008D7160_0;
S_008941D0 .scope module, "srff" "srff" 2 47;
 .timescale 0 0;
v008D8370_0 .net "clk", 0 0, C4<z>; 0 drivers
v008D83C8_0 .var "q", 0 0;
v008D8420_0 .var "qnot", 0 0;
v008D8478_0 .net "r", 0 0, C4<z>; 0 drivers
v008D84D0_0 .net "s", 0 0, C4<z>; 0 drivers
E_00899058 .event posedge, v008D8370_0;
S_00894258 .scope module, "tff" "tff" 2 71;
 .timescale 0 0;
v008D8528_0 .net "clear", 0 0, C4<z>; 0 drivers
v008D8580_0 .net "clk", 0 0, C4<z>; 0 drivers
v008D85D8_0 .net "preset", 0 0, C4<z>; 0 drivers
v008D8630_0 .var "q", 0 0;
v008D8688_0 .var "qnot", 0 0;
v008D86E0_0 .net "t", 0 0, C4<z>; 0 drivers
E_0089C5F0 .event posedge, v008D8528_0, v008D85D8_0, v008D8580_0;
    .scope S_00894038;
T_0 ;
    %wait E_008993D8;
    %load/v 8, v0076F4D8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0076F530_0, 0, 8;
    %load/v 8, v0076F4D8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0089B240_0, 0, 8;
    %jmp T_0;
    .thread T_0;
    .scope S_008940C0;
T_1 ;
    %wait E_008993B8;
    %load/v 8, v0089B298_0, 1;
    %jmp/0xz  T_1.0, 8;
    %set/v v008D7058_0, 0, 1;
    %set/v v008D70B0_0, 1, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v008D7000_0, 1;
    %jmp/0xz  T_1.2, 8;
    %set/v v008D7058_0, 1, 1;
    %set/v v008D70B0_0, 0, 1;
    %jmp T_1.3;
T_1.2 ;
    %load/v 8, v0076DBC0_0, 1;
    %jmp/0xz  T_1.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008D7058_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008D70B0_0, 0, 0;
    %jmp T_1.5;
T_1.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v008D7058_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v008D70B0_0, 0, 1;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00894610;
T_2 ;
    %set/v v008D81B8_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_00894610;
T_3 ;
    %delay 5, 0;
    %load/v 8, v008D81B8_0, 1;
    %inv 8, 1;
    %set/v v008D81B8_0, 8, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00894588;
T_4 ;
    %wait E_008992D8;
    %load/v 8, v008D7AA8_0, 1;
    %jmp/0xz  T_4.0, 8;
    %set/v v008D7C60_0, 0, 1;
    %set/v v008D7CB8_0, 1, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v008D7C08_0, 1;
    %jmp/0xz  T_4.2, 8;
    %set/v v008D7C60_0, 1, 1;
    %set/v v008D7CB8_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v008D7B58_0, 1;
    %load/v 9, v008D7BB0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008D7C60_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008D7CB8_0, 0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/v 8, v008D7B58_0, 1;
    %inv 8, 1;
    %load/v 9, v008D7BB0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008D7C60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v008D7CB8_0, 0, 1;
    %jmp T_4.7;
T_4.6 ;
    %load/v 8, v008D7B58_0, 1;
    %load/v 9, v008D7BB0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.8, 8;
    %load/v 8, v008D7C60_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008D7C60_0, 0, 8;
    %load/v 8, v008D7CB8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008D7CB8_0, 0, 8;
T_4.8 ;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00894500;
T_5 ;
    %wait E_00899398;
    %load/v 8, v008D7840_0, 1;
    %jmp/0xz  T_5.0, 8;
    %set/v v008D79F8_0, 0, 1;
    %set/v v008D7A50_0, 1, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v008D79A0_0, 1;
    %jmp/0xz  T_5.2, 8;
    %set/v v008D79F8_0, 1, 1;
    %set/v v008D7A50_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v008D78F0_0, 1;
    %load/v 9, v008D7948_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008D79F8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008D7A50_0, 0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/v 8, v008D78F0_0, 1;
    %inv 8, 1;
    %load/v 9, v008D7948_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008D79F8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v008D7A50_0, 0, 1;
    %jmp T_5.7;
T_5.6 ;
    %load/v 8, v008D78F0_0, 1;
    %load/v 9, v008D7948_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.8, 8;
    %load/v 8, v008D79F8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008D79F8_0, 0, 8;
    %load/v 8, v008D7A50_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008D7A50_0, 0, 8;
T_5.8 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00894478;
T_6 ;
    %wait E_008992B8;
    %load/v 8, v008D75D8_0, 1;
    %jmp/0xz  T_6.0, 8;
    %set/v v008D7790_0, 0, 1;
    %set/v v008D77E8_0, 1, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v008D7738_0, 1;
    %jmp/0xz  T_6.2, 8;
    %set/v v008D7790_0, 1, 1;
    %set/v v008D77E8_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v008D7688_0, 1;
    %load/v 9, v008D76E0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008D7790_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008D77E8_0, 0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/v 8, v008D7688_0, 1;
    %inv 8, 1;
    %load/v 9, v008D76E0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008D7790_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v008D77E8_0, 0, 1;
    %jmp T_6.7;
T_6.6 ;
    %load/v 8, v008D7688_0, 1;
    %load/v 9, v008D76E0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.8, 8;
    %load/v 8, v008D7790_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008D7790_0, 0, 8;
    %load/v 8, v008D77E8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008D77E8_0, 0, 8;
T_6.8 ;
T_6.7 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_008943F0;
T_7 ;
    %wait E_00899338;
    %load/v 8, v008D7370_0, 1;
    %jmp/0xz  T_7.0, 8;
    %set/v v008D7528_0, 0, 1;
    %set/v v008D7580_0, 1, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v008D74D0_0, 1;
    %jmp/0xz  T_7.2, 8;
    %set/v v008D7528_0, 1, 1;
    %set/v v008D7580_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v008D7420_0, 1;
    %load/v 9, v008D7478_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008D7528_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008D7580_0, 0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/v 8, v008D7420_0, 1;
    %inv 8, 1;
    %load/v 9, v008D7478_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008D7528_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v008D7580_0, 0, 1;
    %jmp T_7.7;
T_7.6 ;
    %load/v 8, v008D7420_0, 1;
    %load/v 9, v008D7478_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.8, 8;
    %load/v 8, v008D7528_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008D7528_0, 0, 8;
    %load/v 8, v008D7580_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008D7580_0, 0, 8;
T_7.8 ;
T_7.7 ;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00894368;
T_8 ;
    %wait E_00899418;
    %load/v 8, v008D7108_0, 1;
    %jmp/0xz  T_8.0, 8;
    %set/v v008D72C0_0, 0, 1;
    %set/v v008D7318_0, 1, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v008D7268_0, 1;
    %jmp/0xz  T_8.2, 8;
    %set/v v008D72C0_0, 1, 1;
    %set/v v008D7318_0, 0, 1;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v008D71B8_0, 1;
    %load/v 9, v008D7210_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008D72C0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008D7318_0, 0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/v 8, v008D71B8_0, 1;
    %inv 8, 1;
    %load/v 9, v008D7210_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008D72C0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v008D7318_0, 0, 1;
    %jmp T_8.7;
T_8.6 ;
    %load/v 8, v008D71B8_0, 1;
    %load/v 9, v008D7210_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.8, 8;
    %load/v 8, v008D72C0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008D72C0_0, 0, 8;
    %load/v 8, v008D7318_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008D7318_0, 0, 8;
T_8.8 ;
T_8.7 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00894148;
T_9 ;
    %set/v v008D8318_0, 0, 1;
    %set/v v008D8210_0, 0, 1;
    %vpi_call 3 39 "$display", "Exercicio0094 - Up Decade Counter (5bits) - Guilherme Diniz de Assumpcao - 462269";
    %vpi_call 3 40 "$display", "bin \011- \011decimal";
    %vpi_call 3 41 "$monitor", "%5b \011- \011%d", v008D82C0_0, v008D82C0_0;
    %delay 1, 0;
    %set/v v008D8210_0, 1, 1;
    %delay 1, 0;
    %set/v v008D8318_0, 1, 1;
    %delay 310, 0;
    %vpi_call 3 45 "$finish";
    %end;
    .thread T_9;
    .scope S_008941D0;
T_10 ;
    %wait E_00899058;
    %load/v 8, v008D84D0_0, 1;
    %load/v 9, v008D8478_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008D83C8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008D8420_0, 0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v008D84D0_0, 1;
    %inv 8, 1;
    %load/v 9, v008D8478_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008D83C8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v008D8420_0, 0, 1;
    %jmp T_10.3;
T_10.2 ;
    %load/v 8, v008D84D0_0, 1;
    %load/v 9, v008D8478_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008D83C8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v008D8420_0, 0, 0;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00894258;
T_11 ;
    %wait E_0089C5F0;
    %load/v 8, v008D8528_0, 1;
    %jmp/0xz  T_11.0, 8;
    %set/v v008D8630_0, 0, 1;
    %set/v v008D8688_0, 1, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v008D85D8_0, 1;
    %jmp/0xz  T_11.2, 8;
    %set/v v008D8630_0, 1, 1;
    %set/v v008D8688_0, 0, 1;
    %jmp T_11.3;
T_11.2 ;
    %load/v 8, v008D86E0_0, 1;
    %jmp/0xz  T_11.4, 8;
    %load/v 8, v008D8630_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008D8630_0, 0, 8;
    %load/v 8, v008D8688_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008D8688_0, 0, 8;
T_11.4 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./flipflops.v";
    "C:\Users\Guilherme\Downloads\Guia03\guia_09\Exercicio0094.v";
    "./clock.v";
