[View]
Entity=testbench_for_cpu
Architecture=
TopLevelType=2
[file:.\src\ALUNbits.vhd]
Enabled=1
[file:.\src\andgate.vhd]
Enabled=1
[file:.\src\DataSelAND.vhd]
Enabled=1
[file:.\src\DataSelOR.vhd]
Enabled=1
[file:.\src\FullAdder.vhd]
Enabled=1
[file:.\src\halfadder.vhd]
Enabled=1
[file:.\src\NBitAdder.vhd]
Enabled=1
[file:.\src\NBitMultiplier.vhd]
Enabled=1
[file:.\src\NBitNandGate.vhd]
Enabled=1
[file:.\src\NBitSubtractor.vhd]
Enabled=1
[file:.\src\NotGate.vhd]
Enabled=1
[file:.\src\orgate.vhd]
Enabled=1
[file:.\src\XnorGate.vhd]
Enabled=1
[file:.\src\xorgate.vhd]
Enabled=1
[file:.\src\ALU_Final.vhd]
Enabled=1
[file:.\src\Fs_ALU.vhd]
Enabled=1
[file:.\src\MUX16B3SL.vhd]
Enabled=1
[file:.\src\MUXor.vhd]
Enabled=1
[file:.\src\andMUX.vhd]
Enabled=1
[file:.\src\TestBench\alu_final_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\alu_final_TB_runtest.do]
Enabled=1
[file:.\src\ALUTes.asdb]
Enabled=1
[file:.\src\ALUTes.awc]
Enabled=1
[file:.\src\GenericROM.vhd]
Enabled=1
[file:.\src\Instruction Memory.vhd]
Enabled=1
[file:.\src\RegisterFile.vhd]
Enabled=1
[file:.\src\ArraysPackage.vhd]
Enabled=1
[file:.\src\Decoder.vhd]
Enabled=1
[file:.\src\in2out1MUX.vhd]
Enabled=1
[file:.\src\programCounter.vhd]
Enabled=1
[file:.\src\signExtended.vhd]
Enabled=1
[file:.\src\CPU.vhd]
Enabled=1
[file:.\src\DataMemory.vhd]
Enabled=1
[file:.\src\4bitMux.vhd]
Enabled=1
[file:.\src\TestBench\cpu_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\cpu_TB_runtest.do]
Enabled=1
[file:.\src\andDecoder.vhd]
Enabled=1
[file:.\src\orDecoder.vhd]
Enabled=1
