// Generated by CIRCT 42e53322a
module pipe_reg_simple_Depth0(	// /tmp/tmp.GZ6UAwxgkH/11054_OpenABC_leaf_level_verilog_gf12_ariane_pipe_reg_simple_Depth0.cleaned.mlir:2:3
  input          clk_i,	// /tmp/tmp.GZ6UAwxgkH/11054_OpenABC_leaf_level_verilog_gf12_ariane_pipe_reg_simple_Depth0.cleaned.mlir:2:40
                 rst_ni,	// /tmp/tmp.GZ6UAwxgkH/11054_OpenABC_leaf_level_verilog_gf12_ariane_pipe_reg_simple_Depth0.cleaned.mlir:2:56
  input  [196:0] d_i,	// /tmp/tmp.GZ6UAwxgkH/11054_OpenABC_leaf_level_verilog_gf12_ariane_pipe_reg_simple_Depth0.cleaned.mlir:2:73
  output [196:0] d_o	// /tmp/tmp.GZ6UAwxgkH/11054_OpenABC_leaf_level_verilog_gf12_ariane_pipe_reg_simple_Depth0.cleaned.mlir:2:90
);

  assign d_o = d_i;	// /tmp/tmp.GZ6UAwxgkH/11054_OpenABC_leaf_level_verilog_gf12_ariane_pipe_reg_simple_Depth0.cleaned.mlir:3:5
endmodule

