# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Labor2.srcs/sources_1/new/a_zaehler_eigen.vhd" \
"../../../../Labor2.srcs/sim_1/new/tb_zaehler_eigen.vhd" \

# Do not sort compile order
nosort
