Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:25
gem5 executing on mnemosyne15.ecn.purdue.edu, pid 7680
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/facesim/ns_s_bwop_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec facesim -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/facesim --router_map_file configs/topologies/paper_solutions/ns_s_bwop_noci.map --flat_vn_map_file configs/topologies/vn_maps/ns_s_bwop_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ns_s_bwop_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 1.8GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-5.4.49 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc830cb6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc830d4710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc830dc710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc830e6710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc830ee710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc83079710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc83081710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc8308b710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc83093710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc8309c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc830a6710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc830ae710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc83038710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc83040710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc8304a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc83052710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc8305c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc83065710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc8306e710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc82ff7710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc82fff710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc83009710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc83011710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc8301c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc83024710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc8302e710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc82fb7710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc82fc0710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc82fc9710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc82fd3710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc82fdc710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc82fe4710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc82fee710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc82f76710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc82f7f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc82f88710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc82f91710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc82f9b710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc82fa4710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc82fad710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc82f36710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc82f40710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc82f48710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc82f51710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc82f5a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc82f63710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc82f6c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc82ef5710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc82eff710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc82f08710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc82f10710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc82f1b710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc82f23710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc82f2d710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc82eb6710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc82ebf710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc82ec8710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc82ed1710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc82eda710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc82ee2710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc82eec710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc82ef4710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc82e7e710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcc82e86710>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82e8f400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82e8fe48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82e9a8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82ea2358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82ea2da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82eab828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82eb42b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82eb4cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82e3d780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82e45208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82e45c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82e4e6d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82e57160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82e57ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82e60630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82e6a0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82e6ab00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82e73588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82e73fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82dfca58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82e044e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82e04f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82e0d9b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82e16438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82e16e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82e20908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82e28390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82e28dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82e32860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82dbb2e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82dbbd30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82dc47b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82dcd240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82dcdc88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82dd6710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82ddf198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82ddfbe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82de7668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82df00f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82df0b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82d7a5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82d84048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82d84a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82d8d518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82d8df60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82d959e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82d9e470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82d9eeb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82da7940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82db03c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82db0e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82d39898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82d41320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82d41d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82d4b7f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82d54278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82d54cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82d5d748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc83e130f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc83e13ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82d6c630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82cf60b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82cf6b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcc82cfe588>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7fcc82cfeeb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcc82d06128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcc82d06358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcc82d06588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcc82d067b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcc82d069e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcc82d06c18>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcc82d06e48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcc82d130b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcc82d132e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcc82d13518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcc82d13748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcc82d13978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcc82d13ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcc82d13dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcc82d1e048>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7fcc82cc5f28>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7fcc82cce588>]
others(0)=[]
ingesting configs/topologies/nr_list/ns_s_bwop_noci_naive.nrl
ingesting configs/topologies/vn_maps/ns_s_bwop_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ns_s_bwop_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 40826279412000.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/generic/debugfaults.hh:145: warn: MOVNTDQ: Ignoring non-temporal hint, modeling as cacheable!
Exiting @ tick 41169021966000 because a thread reached the max instruction count
