// Seed: 3238763004
`timescale 1ps / 1ps
module module_0;
  assign id_0 = id_0;
  type_4 id_1 (
      .id_0(1),
      .id_1(1),
      .id_2(),
      .id_3(1 & ~id_0 > id_0),
      .id_4(1),
      .id_5(id_0 - 1),
      .id_6(1),
      .id_7(id_0),
      .id_8(id_2)
  );
  logic id_3;
  assign id_2 = ~id_2;
endmodule
