

================================================================
== Vitis HLS Report for 'nnlayer_Pipeline_VITIS_LOOP_86_2'
================================================================
* Date:           Tue May 10 10:12:14 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        HLS_Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.066 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_86_2  |        ?|        ?|         5|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.06>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%lhs = alloca i32 1"   --->   Operation 8 'alloca' 'lhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%inNeurons = alloca i32 1"   --->   Operation 9 'alloca' 'inNeurons' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights, i64 666, i64 207, i64 1"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %input_r, i64 666, i64 207, i64 1"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mul_i_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %mul_i"   --->   Operation 14 'read' 'mul_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%numOfInputNeurons_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %numOfInputNeurons"   --->   Operation 15 'read' 'numOfInputNeurons_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%bias_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %bias_load"   --->   Operation 16 'read' 'bias_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %inNeurons"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 %bias_load_read, i16 %lhs"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%inNeurons_1 = load i16 %inNeurons" [HLS_Project/neural_layer.cpp:86]   --->   Operation 20 'load' 'inNeurons_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.42ns)   --->   "%icmp_ln86 = icmp_eq  i16 %inNeurons_1, i16 %numOfInputNeurons_read" [HLS_Project/neural_layer.cpp:86]   --->   Operation 22 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.07ns)   --->   "%inNeurons_2 = add i16 %inNeurons_1, i16 1" [HLS_Project/neural_layer.cpp:86]   --->   Operation 23 'add' 'inNeurons_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %icmp_ln86, void %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split, void %._crit_edge880.loopexit.exitStub" [HLS_Project/neural_layer.cpp:86]   --->   Operation 24 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i16 %inNeurons_1" [HLS_Project/neural_layer.cpp:86]   --->   Operation 25 'trunc' 'trunc_ln86' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.81ns)   --->   "%add_ln88 = add i14 %mul_i_read, i14 %trunc_ln86" [HLS_Project/neural_layer.cpp:88]   --->   Operation 26 'add' 'add_ln88' <Predicate = (!icmp_ln86)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln88_1 = zext i14 %add_ln88" [HLS_Project/neural_layer.cpp:88]   --->   Operation 27 'zext' 'zext_ln88_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i16 %inNeurons_1" [HLS_Project/neural_layer.cpp:88]   --->   Operation 28 'zext' 'zext_ln88' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%weights_addr = getelementptr i16 %weights, i64 0, i64 %zext_ln88_1"   --->   Operation 29 'getelementptr' 'weights_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (3.25ns)   --->   "%r_V = load i14 %weights_addr"   --->   Operation 30 'load' 'r_V' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16384> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%input_r_addr = getelementptr i16 %input_r, i64 0, i64 %zext_ln88"   --->   Operation 31 'getelementptr' 'input_r_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (3.25ns)   --->   "%input_r_load = load i7 %input_r_addr"   --->   Operation 32 'load' 'input_r_load' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %inNeurons_2, i16 %inNeurons" [HLS_Project/neural_layer.cpp:86]   --->   Operation 33 'store' 'store_ln86' <Predicate = (!icmp_ln86)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.30>
ST_2 : Operation 34 [1/2] (3.25ns)   --->   "%r_V = load i14 %weights_addr"   --->   Operation 34 'load' 'r_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16384> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1245 = sext i16 %r_V"   --->   Operation 35 'sext' 'sext_ln1245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/2] (3.25ns)   --->   "%input_r_load = load i7 %input_r_addr"   --->   Operation 36 'load' 'input_r_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1245_1 = sext i16 %input_r_load"   --->   Operation 37 'sext' 'sext_ln1245_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [3/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1245 = mul i24 %sext_ln1245_1, i24 %sext_ln1245"   --->   Operation 38 'mul' 'mul_ln1245' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.05>
ST_3 : Operation 39 [2/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1245 = mul i24 %sext_ln1245_1, i24 %sext_ln1245"   --->   Operation 39 'mul' 'mul_ln1245' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%lhs_load_1 = load i16 %lhs"   --->   Operation 40 'load' 'lhs_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1245 = mul i24 %sext_ln1245_1, i24 %sext_ln1245"   --->   Operation 41 'mul' 'mul_ln1245' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %lhs_load_1, i8 0"   --->   Operation 42 'bitconcatenate' 'lhs_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i24 %lhs_1, i24 %mul_ln1245"   --->   Operation 43 'add' 'ret_V' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%lhs_load = load i16 %lhs"   --->   Operation 49 'load' 'lhs_load' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %lhs_out, i16 %lhs_load"   --->   Operation 50 'write' 'write_ln0' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln86)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.68>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln86 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [HLS_Project/neural_layer.cpp:86]   --->   Operation 44 'specloopname' 'specloopname_ln86' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i24 %lhs_1, i24 %mul_ln1245"   --->   Operation 45 'add' 'ret_V' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %ret_V, i32 8, i32 23"   --->   Operation 46 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln717 = store i16 %trunc_ln1, i16 %lhs"   --->   Operation 47 'store' 'store_ln717' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i"   --->   Operation 48 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bias_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ numOfInputNeurons]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ lhs_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
lhs                    (alloca        ) [ 011111]
inNeurons              (alloca        ) [ 010000]
specmemcore_ln0        (specmemcore   ) [ 000000]
specmemcore_ln0        (specmemcore   ) [ 000000]
specinterface_ln0      (specinterface ) [ 000000]
specinterface_ln0      (specinterface ) [ 000000]
mul_i_read             (read          ) [ 000000]
numOfInputNeurons_read (read          ) [ 000000]
bias_load_read         (read          ) [ 000000]
store_ln0              (store         ) [ 000000]
store_ln0              (store         ) [ 000000]
br_ln0                 (br            ) [ 000000]
inNeurons_1            (load          ) [ 000000]
specpipeline_ln0       (specpipeline  ) [ 000000]
icmp_ln86              (icmp          ) [ 011110]
inNeurons_2            (add           ) [ 000000]
br_ln86                (br            ) [ 000000]
trunc_ln86             (trunc         ) [ 000000]
add_ln88               (add           ) [ 000000]
zext_ln88_1            (zext          ) [ 000000]
zext_ln88              (zext          ) [ 000000]
weights_addr           (getelementptr ) [ 011000]
input_r_addr           (getelementptr ) [ 011000]
store_ln86             (store         ) [ 000000]
r_V                    (load          ) [ 000000]
sext_ln1245            (sext          ) [ 010110]
input_r_load           (load          ) [ 000000]
sext_ln1245_1          (sext          ) [ 010110]
lhs_load_1             (load          ) [ 000000]
mul_ln1245             (mul           ) [ 010001]
lhs_1                  (bitconcatenate) [ 010001]
specloopname_ln86      (specloopname  ) [ 000000]
ret_V                  (add           ) [ 000000]
trunc_ln1              (partselect    ) [ 000000]
store_ln717            (store         ) [ 000000]
br_ln0                 (br            ) [ 000000]
lhs_load               (load          ) [ 000000]
write_ln0              (write         ) [ 000000]
ret_ln0                (ret           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bias_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="numOfInputNeurons">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numOfInputNeurons"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mul_i">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_i"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="lhs_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lhs_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="lhs_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="inNeurons_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inNeurons/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="mul_i_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="14" slack="0"/>
<pin id="72" dir="0" index="1" bw="14" slack="0"/>
<pin id="73" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_i_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="numOfInputNeurons_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="0"/>
<pin id="79" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numOfInputNeurons_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="bias_load_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_load_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="write_ln0_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="0" index="2" bw="16" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="95" class="1004" name="weights_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="16" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="14" slack="0"/>
<pin id="99" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="14" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="input_r_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="16" slack="0"/>
<pin id="112" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="7" slack="0"/>
<pin id="117" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_r_load/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln0_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="16" slack="0"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln0_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="inNeurons_1_load_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="16" slack="0"/>
<pin id="133" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inNeurons_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln86_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="0" index="1" bw="16" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="inNeurons_2_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inNeurons_2/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="trunc_ln86_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln86/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="add_ln88_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="14" slack="0"/>
<pin id="152" dir="0" index="1" bw="14" slack="0"/>
<pin id="153" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln88_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="14" slack="0"/>
<pin id="158" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88_1/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="zext_ln88_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="0"/>
<pin id="163" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln86_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="0"/>
<pin id="168" dir="0" index="1" bw="16" slack="0"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="sext_ln1245_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="16" slack="0"/>
<pin id="173" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1245/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="sext_ln1245_1_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="16" slack="0"/>
<pin id="177" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1245_1/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="lhs_load_1_load_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="16" slack="3"/>
<pin id="181" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_load_1/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="lhs_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="24" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="0" index="2" bw="1" slack="0"/>
<pin id="186" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_1/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="trunc_ln1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="0" index="1" bw="24" slack="0"/>
<pin id="193" dir="0" index="2" bw="5" slack="0"/>
<pin id="194" dir="0" index="3" bw="6" slack="0"/>
<pin id="195" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/5 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln717_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="16" slack="0"/>
<pin id="201" dir="0" index="1" bw="16" slack="4"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln717/5 "/>
</bind>
</comp>

<comp id="204" class="1004" name="lhs_load_load_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="3"/>
<pin id="206" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_load/4 "/>
</bind>
</comp>

<comp id="208" class="1007" name="grp_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="0" index="1" bw="16" slack="0"/>
<pin id="211" dir="0" index="2" bw="24" slack="0"/>
<pin id="212" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1245/2 ret_V/4 "/>
</bind>
</comp>

<comp id="217" class="1005" name="lhs_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="16" slack="0"/>
<pin id="219" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="lhs "/>
</bind>
</comp>

<comp id="225" class="1005" name="inNeurons_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="16" slack="0"/>
<pin id="227" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="inNeurons "/>
</bind>
</comp>

<comp id="232" class="1005" name="icmp_ln86_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="3"/>
<pin id="234" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln86 "/>
</bind>
</comp>

<comp id="236" class="1005" name="weights_addr_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="14" slack="1"/>
<pin id="238" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr "/>
</bind>
</comp>

<comp id="241" class="1005" name="input_r_addr_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="7" slack="1"/>
<pin id="243" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr "/>
</bind>
</comp>

<comp id="246" class="1005" name="sext_ln1245_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="24" slack="1"/>
<pin id="248" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1245 "/>
</bind>
</comp>

<comp id="251" class="1005" name="sext_ln1245_1_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="24" slack="1"/>
<pin id="253" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1245_1 "/>
</bind>
</comp>

<comp id="256" class="1005" name="lhs_1_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="24" slack="1"/>
<pin id="258" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="lhs_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="30" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="32" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="32" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="60" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="10" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="44" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="95" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="44" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="34" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="130"><net_src comp="82" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="138"><net_src comp="131" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="76" pin="2"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="131" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="42" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="131" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="70" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="146" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="159"><net_src comp="150" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="164"><net_src comp="131" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="170"><net_src comp="140" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="102" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="115" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="187"><net_src comp="46" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="179" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="48" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="196"><net_src comp="54" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="56" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="198"><net_src comp="58" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="203"><net_src comp="190" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="204" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="213"><net_src comp="175" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="171" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="182" pin="3"/><net_sink comp="208" pin=2"/></net>

<net id="216"><net_src comp="208" pin="3"/><net_sink comp="190" pin=1"/></net>

<net id="220"><net_src comp="62" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="222"><net_src comp="217" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="223"><net_src comp="217" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="224"><net_src comp="217" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="228"><net_src comp="66" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="230"><net_src comp="225" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="231"><net_src comp="225" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="235"><net_src comp="134" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="95" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="244"><net_src comp="108" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="249"><net_src comp="171" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="254"><net_src comp="175" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="259"><net_src comp="182" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="208" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: lhs_out | {4 }
 - Input state : 
	Port: nnlayer_Pipeline_VITIS_LOOP_86_2 : bias_load | {1 }
	Port: nnlayer_Pipeline_VITIS_LOOP_86_2 : numOfInputNeurons | {1 }
	Port: nnlayer_Pipeline_VITIS_LOOP_86_2 : mul_i | {1 }
	Port: nnlayer_Pipeline_VITIS_LOOP_86_2 : weights | {1 2 }
	Port: nnlayer_Pipeline_VITIS_LOOP_86_2 : input_r | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		inNeurons_1 : 1
		icmp_ln86 : 2
		inNeurons_2 : 2
		br_ln86 : 3
		trunc_ln86 : 2
		add_ln88 : 3
		zext_ln88_1 : 4
		zext_ln88 : 2
		weights_addr : 5
		r_V : 6
		input_r_addr : 3
		input_r_load : 4
		store_ln86 : 3
	State 2
		sext_ln1245 : 1
		sext_ln1245_1 : 1
		mul_ln1245 : 2
	State 3
	State 4
		lhs_1 : 1
		ret_V : 2
		write_ln0 : 1
	State 5
		trunc_ln1 : 1
		store_ln717 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|    add   |         inNeurons_2_fu_140        |    0    |    0    |    23   |
|          |          add_ln88_fu_150          |    0    |    0    |    17   |
|----------|-----------------------------------|---------|---------|---------|
|   icmp   |          icmp_ln86_fu_134         |    0    |    0    |    13   |
|----------|-----------------------------------|---------|---------|---------|
|  muladd  |             grp_fu_208            |    1    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |       mul_i_read_read_fu_70       |    0    |    0    |    0    |
|   read   | numOfInputNeurons_read_read_fu_76 |    0    |    0    |    0    |
|          |     bias_load_read_read_fu_82     |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   write  |       write_ln0_write_fu_88       |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   trunc  |         trunc_ln86_fu_146         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   zext   |         zext_ln88_1_fu_156        |    0    |    0    |    0    |
|          |          zext_ln88_fu_161         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   sext   |         sext_ln1245_fu_171        |    0    |    0    |    0    |
|          |        sext_ln1245_1_fu_175       |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|bitconcatenate|            lhs_1_fu_182           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|partselect|          trunc_ln1_fu_190         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    1    |    0    |    53   |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  icmp_ln86_reg_232  |    1   |
|  inNeurons_reg_225  |   16   |
| input_r_addr_reg_241|    7   |
|    lhs_1_reg_256    |   24   |
|     lhs_reg_217     |   16   |
|sext_ln1245_1_reg_251|   24   |
| sext_ln1245_reg_246 |   24   |
| weights_addr_reg_236|   14   |
+---------------------+--------+
|        Total        |   126  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_102 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_115 |  p0  |   2  |   7  |   14   ||    9    |
|     grp_fu_208    |  p0  |   3  |  16  |   48   ||    14   |
|     grp_fu_208    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   122  ||  6.4713 ||    41   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   53   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   41   |
|  Register |    -   |    -   |   126  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    6   |   126  |   94   |
+-----------+--------+--------+--------+--------+
