
AVRASM ver. 2.1.51  C:\Users\Tom\Documents\GitHub\DirectStrip Controller\DirectStrip Controller\DirectStrip Controller.asm Sun Mar 29 12:57:26 2015

[builtin](2): Including file 'C:\Program Files (x86)\Atmel\Atmel Studio 6.0\extensions\Atmel\AVRAssembler\2.1.51.46\AvrAssembler/Include\m1284pdef.inc'
C:\Users\Tom\Documents\GitHub\DirectStrip Controller\DirectStrip Controller\DirectStrip Controller.asm(3): Including file 'C:\Program Files (x86)\Atmel\Atmel Studio 6.0\extensions\Atmel\AVRAssembler\2.1.51.46\AvrAssembler/Include\m1284Pdef.inc'
C:\Users\Tom\Documents\GitHub\DirectStrip Controller\DirectStrip Controller\DirectStrip Controller.asm(80): Including file 'C:\Users\Tom\Documents\GitHub\DirectStrip Controller\DirectStrip Controller\macros.inc'
C:\Users\Tom\Documents\GitHub\DirectStrip Controller\DirectStrip Controller\DirectStrip Controller.asm(81): Including file 'C:\Users\Tom\Documents\GitHub\DirectStrip Controller\DirectStrip Controller\ProjectMacros.inc'
                 
                 
                 
                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega1284P.xml *********
                 ;*************************************************************************
                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                 ;* 
                 ;* Number            : AVR000
                 ;* File Name         : "m1284Pdef.inc"
                 ;* Title             : Register/Bit Definitions for the ATmega1284P
                 ;* Date              : 2011-02-09
                 ;* Version           : 2.35
                 ;* Support E-mail    : avr@atmel.com
                 ;* Target MCU        : ATmega1284P
                 ;* 
                 ;* DESCRIPTION
                 ;* When including this file in the assembly program file, all I/O register 
                 ;* names and I/O register bit names appearing in the data book can be used.
                 ;* In addition, the six registers forming the three data pointers X, Y and 
                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                 ;* SRAM is also defined 
                 ;* 
                 ;* The Register names are represented by their hexadecimal address.
                 ;* 
                 ;* The Register Bit names are represented by their bit number (0-7).
                 ;* 
                 ;* Please observe the difference in using the bit names with instructions
                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                 ;* (skip if bit in register set/cleared). The following example illustrates
                 ;* this:
                 ;* 
                 ;* in    r16,PORTB             ;read PORTB latch
                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                 ;* out   PORTB,r16             ;output to PORTB
                 ;* 
                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                 ;* rjmp  TOV0_is_set           ;jump if set
                 ;* ...                         ;otherwise do something else
                 ;*************************************************************************
                 
                 #ifndef _M1284PDEF_INC_
                 #define _M1284PDEF_INC_
                 
                 
                 #pragma partinc 0
                 
                 ; ***** SPECIFY DEVICE ***************************************************
                 .device ATmega1284P
                 #pragma AVRPART ADMIN PART_NAME ATmega1284P
                 .equ	SIGNATURE_000	= 0x1e
                 .equ	SIGNATURE_001	= 0x97
                 .equ	SIGNATURE_002	= 0x05
                 
                 #pragma AVRPART CORE CORE_VERSION V2E
                 
                 
                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                 ; NOTE:
                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                 ; and cannot be used with IN/OUT instructions
                 .equ	UDR1	= 0xce	; MEMORY MAPPED
                 .equ	UBRR1L	= 0xcc	; MEMORY MAPPED
                 .equ	UBRR1H	= 0xcd	; MEMORY MAPPED
                 .equ	UCSR1C	= 0xca	; MEMORY MAPPED
                 .equ	UCSR1B	= 0xc9	; MEMORY MAPPED
                 .equ	UCSR1A	= 0xc8	; MEMORY MAPPED
                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                 .equ	OCR3BL	= 0x9a	; MEMORY MAPPED
                 .equ	OCR3BH	= 0x9b	; MEMORY MAPPED
                 .equ	OCR3AL	= 0x98	; MEMORY MAPPED
                 .equ	OCR3AH	= 0x99	; MEMORY MAPPED
                 .equ	ICR3L	= 0x96	; MEMORY MAPPED
                 .equ	ICR3H	= 0x97	; MEMORY MAPPED
                 .equ	TCNT3L	= 0x94	; MEMORY MAPPED
                 .equ	TCNT3H	= 0x95	; MEMORY MAPPED
                 .equ	TCCR3C	= 0x92	; MEMORY MAPPED
                 .equ	TCCR3B	= 0x91	; MEMORY MAPPED
                 .equ	TCCR3A	= 0x90	; MEMORY MAPPED
                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                 .equ	PCMSK3	= 0x73	; MEMORY MAPPED
                 .equ	TIMSK3	= 0x71	; MEMORY MAPPED
                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                 .equ	PRR1	= 0x65	; MEMORY MAPPED
                 .equ	PRR0	= 0x64	; MEMORY MAPPED
                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                 .equ	SREG	= 0x3f
                 .equ	SPL	= 0x3d
                 .equ	SPH	= 0x3e
                 .equ	RAMPZ	= 0x3b
                 .equ	SPMCSR	= 0x37
                 .equ	MCUCR	= 0x35
                 .equ	MCUSR	= 0x34
                 .equ	SMCR	= 0x33
                 .equ	OCDR	= 0x31
                 .equ	ACSR	= 0x30
                 .equ	SPDR	= 0x2e
                 .equ	SPSR	= 0x2d
                 .equ	SPCR	= 0x2c
                 .equ	GPIOR2	= 0x2b
                 .equ	GPIOR1	= 0x2a
                 .equ	OCR0B	= 0x28
                 .equ	OCR0A	= 0x27
                 .equ	TCNT0	= 0x26
                 .equ	TCCR0B	= 0x25
                 .equ	TCCR0A	= 0x24
                 .equ	GTCCR	= 0x23
                 .equ	EEARH	= 0x22
                 .equ	EEARL	= 0x21
                 .equ	EEDR	= 0x20
                 .equ	EECR	= 0x1f
                 .equ	GPIOR0	= 0x1e
                 .equ	EIMSK	= 0x1d
                 .equ	EIFR	= 0x1c
                 .equ	PCIFR	= 0x1b
                 .equ	TIFR3	= 0x18
                 .equ	TIFR2	= 0x17
                 .equ	TIFR1	= 0x16
                 .equ	TIFR0	= 0x15
                 .equ	PORTD	= 0x0b
                 .equ	DDRD	= 0x0a
                 .equ	PIND	= 0x09
                 .equ	PORTC	= 0x08
                 .equ	DDRC	= 0x07
                 .equ	PINC	= 0x06
                 .equ	PORTB	= 0x05
                 .equ	DDRB	= 0x04
                 .equ	PINB	= 0x03
                 .equ	PORTA	= 0x02
                 .equ	DDRA	= 0x01
                 .equ	PINA	= 0x00
                 
                 
                 ; ***** BIT DEFINITIONS **************************************************
                 
                 ; ***** ANALOG_COMPARATOR ************
                 ; ADCSRB - ADC Control and Status Register B
                 .equ	ACME	= 6	; Analog Comparator Multiplexer Enable
                 
                 ; ACSR - Analog Comparator Control And Status Register
                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                 .equ	ACO	= 5	; Analog Compare Output
                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                 .equ	ACD	= 7	; Analog Comparator Disable
                 
                 ; DIDR1 - Digital Input Disable Register 1
                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                 
                 
                 ; ***** USART0 ***********************
                 ; UDR0 - USART I/O Data Register
                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                 
                 ; UCSR0A - USART Control and Status Register A
                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                 .equ	U2X0	= 1	; Double the USART transmission speed
                 .equ	UPE0	= 2	; Parity Error
                 .equ	DOR0	= 3	; Data overRun
                 .equ	FE0	= 4	; Framing Error
                 .equ	UDRE0	= 5	; USART Data Register Empty
                 .equ	TXC0	= 6	; USART Transmitt Complete
                 .equ	RXC0	= 7	; USART Receive Complete
                 
                 ; UCSR0B - USART Control and Status Register B
                 .equ	TXB80	= 0	; Transmit Data Bit 8
                 .equ	RXB80	= 1	; Receive Data Bit 8
                 .equ	UCSZ02	= 2	; Character Size
                 .equ	TXEN0	= 3	; Transmitter Enable
                 .equ	RXEN0	= 4	; Receiver Enable
                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                 
                 ; UCSR0C - USART Control and Status Register C
                 .equ	UCPOL0	= 0	; Clock Polarity
                 .equ	UCSZ00	= 1	; Character Size
                 .equ	UCPHA0	= UCSZ00	; For compatibility
                 .equ	UCSZ01	= 2	; Character Size
                 .equ	UDORD0	= UCSZ01	; For compatibility
                 .equ	USBS0	= 3	; Stop Bit Select
                 .equ	UPM00	= 4	; Parity Mode Bit 0
                 .equ	UPM01	= 5	; Parity Mode Bit 1
                 .equ	UMSEL00	= 6	; USART Mode Select
                 .equ	UMSEL0	= UMSEL00	; For compatibility
                 .equ	UMSEL01	= 7	; USART Mode Select
                 .equ	UMSEL1	= UMSEL01	; For compatibility
                 
                 ; UBRR0H - USART Baud Rate Register High Byte
                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                 
                 ; UBRR0L - USART Baud Rate Register Low Byte
                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                 
                 
                 ; ***** PORTA ************************
                 ; PORTA - Port A Data Register
                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                 .equ	PA0	= 0	; For compatibility
                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                 .equ	PA1	= 1	; For compatibility
                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                 .equ	PA2	= 2	; For compatibility
                 .equ	PORTA3	= 3	; Port A Data Register bit 3
                 .equ	PA3	= 3	; For compatibility
                 .equ	PORTA4	= 4	; Port A Data Register bit 4
                 .equ	PA4	= 4	; For compatibility
                 .equ	PORTA5	= 5	; Port A Data Register bit 5
                 .equ	PA5	= 5	; For compatibility
                 .equ	PORTA6	= 6	; Port A Data Register bit 6
                 .equ	PA6	= 6	; For compatibility
                 .equ	PORTA7	= 7	; Port A Data Register bit 7
                 .equ	PA7	= 7	; For compatibility
                 
                 ; DDRA - Port A Data Direction Register
                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                 .equ	DDA3	= 3	; Data Direction Register, Port A, bit 3
                 .equ	DDA4	= 4	; Data Direction Register, Port A, bit 4
                 .equ	DDA5	= 5	; Data Direction Register, Port A, bit 5
                 .equ	DDA6	= 6	; Data Direction Register, Port A, bit 6
                 .equ	DDA7	= 7	; Data Direction Register, Port A, bit 7
                 
                 ; PINA - Port A Input Pins
                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                 .equ	PINA3	= 3	; Input Pins, Port A bit 3
                 .equ	PINA4	= 4	; Input Pins, Port A bit 4
                 .equ	PINA5	= 5	; Input Pins, Port A bit 5
                 .equ	PINA6	= 6	; Input Pins, Port A bit 6
                 .equ	PINA7	= 7	; Input Pins, Port A bit 7
                 
                 
                 ; ***** PORTB ************************
                 ; PORTB - Port B Data Register
                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                 .equ	PB0	= 0	; For compatibility
                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                 .equ	PB1	= 1	; For compatibility
                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                 .equ	PB2	= 2	; For compatibility
                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                 .equ	PB3	= 3	; For compatibility
                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                 .equ	PB4	= 4	; For compatibility
                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                 .equ	PB5	= 5	; For compatibility
                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                 .equ	PB6	= 6	; For compatibility
                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                 .equ	PB7	= 7	; For compatibility
                 
                 ; DDRB - Port B Data Direction Register
                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                 
                 ; PINB - Port B Input Pins
                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                 
                 
                 ; ***** PORTC ************************
                 ; PORTC - Port C Data Register
                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                 .equ	PC0	= 0	; For compatibility
                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                 .equ	PC1	= 1	; For compatibility
                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                 .equ	PC2	= 2	; For compatibility
                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                 .equ	PC3	= 3	; For compatibility
                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                 .equ	PC4	= 4	; For compatibility
                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                 .equ	PC5	= 5	; For compatibility
                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                 .equ	PC6	= 6	; For compatibility
                 .equ	PORTC7	= 7	; Port C Data Register bit 7
                 .equ	PC7	= 7	; For compatibility
                 
                 ; DDRC - Port C Data Direction Register
                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                 .equ	DDC7	= 7	; Port C Data Direction Register bit 7
                 
                 ; PINC - Port C Input Pins
                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                 .equ	PINC7	= 7	; Port C Input Pins bit 7
                 
                 
                 ; ***** PORTD ************************
                 ; PORTD - Port D Data Register
                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                 .equ	PD0	= 0	; For compatibility
                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                 .equ	PD1	= 1	; For compatibility
                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                 .equ	PD2	= 2	; For compatibility
                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                 .equ	PD3	= 3	; For compatibility
                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                 .equ	PD4	= 4	; For compatibility
                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                 .equ	PD5	= 5	; For compatibility
                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                 .equ	PD6	= 6	; For compatibility
                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                 .equ	PD7	= 7	; For compatibility
                 
                 ; DDRD - Port D Data Direction Register
                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                 
                 ; PIND - Port D Input Pins
                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                 
                 
                 ; ***** TIMER_COUNTER_0 **************
                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                 
                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                 
                 ; TCCR0A - Timer/Counter  Control Register A
                 .equ	WGM00	= 0	; Waveform Generation Mode
                 .equ	WGM01	= 1	; Waveform Generation Mode
                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                 
                 ; TCCR0B - Timer/Counter Control Register B
                 .equ	CS00	= 0	; Clock Select
                 .equ	CS01	= 1	; Clock Select
                 .equ	CS02	= 2	; Clock Select
                 .equ	WGM02	= 3	; 
                 .equ	FOC0B	= 6	; Force Output Compare B
                 .equ	FOC0A	= 7	; Force Output Compare A
                 
                 ; TCNT0 - Timer/Counter0
                 .equ	TCNT0_0	= 0	; 
                 .equ	TCNT0_1	= 1	; 
                 .equ	TCNT0_2	= 2	; 
                 .equ	TCNT0_3	= 3	; 
                 .equ	TCNT0_4	= 4	; 
                 .equ	TCNT0_5	= 5	; 
                 .equ	TCNT0_6	= 6	; 
                 .equ	TCNT0_7	= 7	; 
                 
                 ; OCR0A - Timer/Counter0 Output Compare Register
                 .equ	OCR0A_0	= 0	; 
                 .equ	OCR0A_1	= 1	; 
                 .equ	OCR0A_2	= 2	; 
                 .equ	OCR0A_3	= 3	; 
                 .equ	OCR0A_4	= 4	; 
                 .equ	OCR0A_5	= 5	; 
                 .equ	OCR0A_6	= 6	; 
                 .equ	OCR0A_7	= 7	; 
                 
                 ; OCR0B - Timer/Counter0 Output Compare Register
                 .equ	OCR0B_0	= 0	; 
                 .equ	OCR0B_1	= 1	; 
                 .equ	OCR0B_2	= 2	; 
                 .equ	OCR0B_3	= 3	; 
                 .equ	OCR0B_4	= 4	; 
                 .equ	OCR0B_5	= 5	; 
                 .equ	OCR0B_6	= 6	; 
                 .equ	OCR0B_7	= 7	; 
                 
                 ; GTCCR - General Timer/Counter Control Register
                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                 .equ	PSR10	= PSRSYNC	; For compatibility
                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 
                 ; ***** TIMER_COUNTER_1 **************
                 ; TIMSK1 - Timer/Counter1 Interrupt Mask Register
                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                 .equ	OCIE1A	= 1	; Timer/Counter1 Output Compare A Match Interrupt Enable
                 .equ	OCIE1B	= 2	; Timer/Counter1 Output Compare B Match Interrupt Enable
                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                 
                 ; TIFR1 - Timer/Counter Interrupt Flag register
                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                 .equ	OCF1A	= 1	; Timer/Counter1 Output Compare A Match Flag
                 .equ	OCF1B	= 2	; Timer/Counter1 Output Compare B Match Flag
                 .equ	ICF1	= 5	; Timer/Counter1 Input Capture Flag
                 
                 ; TCCR1A - Timer/Counter1 Control Register A
                 .equ	WGM10	= 0	; Pulse Width Modulator Select Bit 0
                 .equ	PWM10	= WGM10	; For compatibility
                 .equ	WGM11	= 1	; Pulse Width Modulator Select Bit 1
                 .equ	PWM11	= WGM11	; For compatibility
                 .equ	COM1B0	= 4	; Comparet Ouput Mode 1B, bit 0
                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                 
                 ; TCCR1B - Timer/Counter1 Control Register B
                 .equ	CS10	= 0	; Clock Select bit 0
                 .equ	CS11	= 1	; Clock Select 1 bit 1
                 .equ	CS12	= 2	; Clock Select1 bit 2
                 .equ	WGM12	= 3	; Waveform Generation Mode Bit 2
                 .equ	CTC1	= WGM12	; For compatibility
                 .equ	WGM13	= 4	; Waveform Generation Mode Bit 3
                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                 
                 ; TCCR1C - Timer/Counter1 Control Register C
                 .equ	FOC1B	= 6	; Force Output Compare for Channel B
                 .equ	FOC1A	= 7	; Force Output Compare for Channel A
                 
                 
                 ; ***** TIMER_COUNTER_2 **************
                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                 .equ	TOIE2A	= TOIE2	; For compatibility
                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                 
                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                 
                 ; TCCR2A - Timer/Counter2 Control Register A
                 .equ	WGM20	= 0	; Waveform Genration Mode
                 .equ	WGM21	= 1	; Waveform Genration Mode
                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                 
                 ; TCCR2B - Timer/Counter2 Control Register B
                 .equ	CS20	= 0	; Clock Select bit 0
                 .equ	CS21	= 1	; Clock Select bit 1
                 .equ	CS22	= 2	; Clock Select bit 2
                 .equ	WGM22	= 3	; Waveform Generation Mode
                 .equ	FOC2B	= 6	; Force Output Compare B
                 .equ	FOC2A	= 7	; Force Output Compare A
                 
                 ; TCNT2 - Timer/Counter2
                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                 
                 ; OCR2A - Timer/Counter2 Output Compare Register A
                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                 
                 ; OCR2B - Timer/Counter2 Output Compare Register B
                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                 
                 ; ASSR - Asynchronous Status Register
                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                 .equ	EXCLK	= 6	; Enable External Clock Input
                 
                 ; GTCCR - General Timer Counter Control register
                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                 .equ	PSR2	= PSRASY	; For compatibility
                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 
                 ; ***** TIMER_COUNTER_3 **************
                 ; TIMSK3 - Timer/Counter3 Interrupt Mask Register
                 .equ	TOIE3	= 0	; Timer/Counter3 Overflow Interrupt Enable
                 .equ	OCIE3A	= 1	; Timer/Counter3 Output Compare A Match Interrupt Enable
                 .equ	OCIE3B	= 2	; Timer/Counter3 Output Compare B Match Interrupt Enable
                 .equ	ICIE3	= 5	; Timer/Counter3 Input Capture Interrupt Enable
                 
                 ; TIFR3 - Timer/Counter Interrupt Flag register
                 .equ	TOV3	= 0	; Timer/Counter3 Overflow Flag
                 .equ	OCF3A	= 1	; Timer/Counter3 Output Compare A Match Flag
                 .equ	OCF3B	= 2	; Timer/Counter3 Output Compare B Match Flag
                 .equ	ICF3	= 5	; Timer/Counter3 Input Capture Flag
                 
                 ; TCCR3A - Timer/Counter3 Control Register A
                 .equ	WGM30	= 0	; Pulse Width Modulator Select Bit 0
                 .equ	WGM31	= 1	; Pulse Width Modulator Select Bit 1
                 .equ	COM3B0	= 4	; Comparet Ouput Mode 3B, bit 0
                 .equ	COM3B1	= 5	; Compare Output Mode 3B, bit 1
                 .equ	COM3A0	= 6	; Comparet Ouput Mode 3A, bit 0
                 .equ	COM3A1	= 7	; Compare Output Mode 3A, bit 1
                 
                 ; TCCR3B - Timer/Counter3 Control Register B
                 .equ	CS30	= 0	; Clock Select bit 0
                 .equ	CS31	= 1	; Clock Select 3 bit 1
                 .equ	CS32	= 2	; Clock Select3 bit 2
                 .equ	WGM32	= 3	; Waveform Generation Mode Bit 2
                 .equ	WGM33	= 4	; Waveform Generation Mode Bit 3
                 .equ	ICES3	= 6	; Input Capture 3 Edge Select
                 .equ	ICNC3	= 7	; Input Capture 3 Noise Canceler
                 
                 ; TCCR3C - Timer/Counter3 Control Register C
                 .equ	FOC3B	= 6	; Force Output Compare for Channel B
                 .equ	FOC3A	= 7	; Force Output Compare for Channel A
                 
                 ; OCR3BH - Timer/Counter3 Output Compare Register B High Byte
                 .equ	OCR3AH0	= 0	; Timer/Counter3 Output Compare Register High Byte bit 0
                 .equ	OCR3AH1	= 1	; Timer/Counter3 Output Compare Register High Byte bit 1
                 .equ	OCR3AH2	= 2	; Timer/Counter3 Output Compare Register High Byte bit 2
                 .equ	OCR3AH3	= 3	; Timer/Counter3 Output Compare Register High Byte bit 3
                 .equ	OCR3AH4	= 4	; Timer/Counter3 Output Compare Register High Byte bit 4
                 .equ	OCR3AH5	= 5	; Timer/Counter3 Output Compare Register High Byte bit 5
                 .equ	OCR3AH6	= 6	; Timer/Counter3 Output Compare Register High Byte bit 6
                 .equ	OCR3AH7	= 7	; Timer/Counter3 Output Compare Register High Byte bit 7
                 
                 ; OCR3BL - Timer/Counter3 Output Compare Register B Low Byte
                 .equ	OCR3AL0	= 0	; Timer/Counter3 Output Compare Register Low Byte Bit 0
                 .equ	OCR3AL1	= 1	; Timer/Counter3 Output Compare Register Low Byte Bit 1
                 .equ	OCR3AL2	= 2	; Timer/Counter3 Output Compare Register Low Byte Bit 2
                 .equ	OCR3AL3	= 3	; Timer/Counter3 Output Compare Register Low Byte Bit 3
                 .equ	OCR3AL4	= 4	; Timer/Counter3 Output Compare Register Low Byte Bit 4
                 .equ	OCR3AL5	= 5	; Timer/Counter3 Output Compare Register Low Byte Bit 5
                 .equ	OCR3AL6	= 6	; Timer/Counter3 Output Compare Register Low Byte Bit 6
                 .equ	OCR3AL7	= 7	; Timer/Counter3 Output Compare Register Low Byte Bit 7
                 
                 
                 ; ***** BOOT_LOAD ********************
                 ; SPMCSR - Store Program Memory Control Register
                 .equ	SPMEN	= 0	; Store Program Memory Enable
                 .equ	PGERS	= 1	; Page Erase
                 .equ	PGWRT	= 2	; Page Write
                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                 .equ	RWWSRE	= 4	; Read While Write section read enable
                 .equ	SIGRD	= 5	; Signature Row Read
                 .equ	RWWSB	= 6	; Read While Write Section Busy
                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                 
                 
                 ; ***** EXTERNAL_INTERRUPT ***********
                 ; EICRA - External Interrupt Control Register A
                 .equ	ISC00	= 0	; External Interrupt Sense Control Bit
                 .equ	ISC01	= 1	; External Interrupt Sense Control Bit
                 .equ	ISC10	= 2	; External Interrupt Sense Control Bit
                 .equ	ISC11	= 3	; External Interrupt Sense Control Bit
                 .equ	ISC20	= 4	; External Interrupt Sense Control Bit
                 .equ	ISC21	= 5	; External Interrupt Sense Control Bit
                 
                 ; EIMSK - External Interrupt Mask Register
                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                 .equ	INT2	= 2	; External Interrupt Request 2 Enable
                 
                 ; EIFR - External Interrupt Flag Register
                 .equ	INTF0	= 0	; External Interrupt Flag 0
                 .equ	INTF1	= 1	; External Interrupt Flag 1
                 .equ	INTF2	= 2	; External Interrupt Flag 2
                 
                 ; PCICR - Pin Change Interrupt Control Register
                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                 .equ	PCIE3	= 3	; Pin Change Interrupt Enable 3
                 
                 ; PCIFR - Pin Change Interrupt Flag Register
                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                 .equ	PCIF3	= 3	; Pin Change Interrupt Flag 3
                 
                 ; PCMSK3 - Pin Change Mask Register 3
                 .equ	PCINT24	= 0	; Pin Change Enable Mask 24
                 .equ	PCINT25	= 1	; Pin Change Enable Mask 25
                 .equ	PCINT26	= 2	; Pin Change Enable Mask 26
                 .equ	PCINT27	= 3	; Pin Change Enable Mask 27
                 .equ	PCINT28	= 4	; Pin Change Enable Mask 28
                 .equ	PCINT29	= 5	; Pin Change Enable Mask 29
                 .equ	PCINT30	= 6	; Pin Change Enable Mask 30
                 .equ	PCINT31	= 7	; Pin Change Enable Mask 31
                 
                 ; PCMSK2 - Pin Change Mask Register 2
                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                 
                 ; PCMSK1 - Pin Change Mask Register 1
                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                 .equ	PCINT15	= 7	; Pin Change Enable Mask 15
                 
                 ; PCMSK0 - Pin Change Mask Register 0
                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                 
                 
                 ; ***** AD_CONVERTER *****************
                 ; ADMUX - The ADC multiplexer Selection Register
                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                 .equ	MUX4	= 4	; Analog Channel and Gain Selection Bits
                 .equ	ADLAR	= 5	; Left Adjust Result
                 .equ	REFS0	= 6	; Reference Selection Bit 0
                 .equ	REFS1	= 7	; Reference Selection Bit 1
                 
                 ; ADCSRA - The ADC Control and Status register A
                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                 .equ	ADIE	= 3	; ADC Interrupt Enable
                 .equ	ADIF	= 4	; ADC Interrupt Flag
                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                 .equ	ADSC	= 6	; ADC Start Conversion
                 .equ	ADEN	= 7	; ADC Enable
                 
                 ; ADCSRB - The ADC Control and Status register B
                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                 ;.equ	ACME	= 6	; 
                 
                 ; ADCH - ADC Data Register High Byte
                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                 
                 ; ADCL - ADC Data Register Low Byte
                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                 
                 ; DIDR0 - Digital Input Disable Register
                 .equ	ADC0D	= 0	; 
                 .equ	ADC1D	= 1	; 
                 .equ	ADC2D	= 2	; 
                 .equ	ADC3D	= 3	; 
                 .equ	ADC4D	= 4	; 
                 .equ	ADC5D	= 5	; 
                 .equ	ADC6D	= 6	; 
                 .equ	ADC7D	= 7	; 
                 
                 
                 ; ***** JTAG *************************
                 ; OCDR - On-Chip Debug Related Register in I/O Memory
                 .equ	OCDR0	= 0	; On-Chip Debug Register Bit 0
                 .equ	OCDR1	= 1	; On-Chip Debug Register Bit 1
                 .equ	OCDR2	= 2	; On-Chip Debug Register Bit 2
                 .equ	OCDR3	= 3	; On-Chip Debug Register Bit 3
                 .equ	OCDR4	= 4	; On-Chip Debug Register Bit 4
                 .equ	OCDR5	= 5	; On-Chip Debug Register Bit 5
                 .equ	OCDR6	= 6	; On-Chip Debug Register Bit 6
                 .equ	OCDR7	= 7	; On-Chip Debug Register Bit 7
                 .equ	IDRD	= OCDR7	; For compatibility
                 
                 ; MCUCR - MCU Control Register
                 .equ	JTD	= 7	; JTAG Interface Disable
                 
                 ; MCUSR - MCU Status Register
                 .equ	JTRF	= 4	; JTAG Reset Flag
                 
                 
                 ; ***** EEPROM ***********************
                 ; EEARH - EEPROM Address Register Low Byte
                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                 .equ	EEAR10	= 2	; EEPROM Read/Write Access Bit 10
                 .equ	EEAR11	= 3	; EEPROM Read/Write Access Bit 11
                 
                 ; EEARL - EEPROM Address Register Low Byte
                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                 
                 ; EEDR - EEPROM Data Register
                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                 
                 ; EECR - EEPROM Control Register
                 .equ	EERE	= 0	; EEPROM Read Enable
                 .equ	EEPE	= 1	; EEPROM Write Enable
                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                 
                 
                 ; ***** TWI **************************
                 ; TWAMR - TWI (Slave) Address Mask Register
                 .equ	TWAM0	= 1	; 
                 .equ	TWAMR0	= TWAM0	; For compatibility
                 .equ	TWAM1	= 2	; 
                 .equ	TWAMR1	= TWAM1	; For compatibility
                 .equ	TWAM2	= 3	; 
                 .equ	TWAMR2	= TWAM2	; For compatibility
                 .equ	TWAM3	= 4	; 
                 .equ	TWAMR3	= TWAM3	; For compatibility
                 .equ	TWAM4	= 5	; 
                 .equ	TWAMR4	= TWAM4	; For compatibility
                 .equ	TWAM5	= 6	; 
                 .equ	TWAMR5	= TWAM5	; For compatibility
                 .equ	TWAM6	= 7	; 
                 .equ	TWAMR6	= TWAM6	; For compatibility
                 
                 ; TWBR - TWI Bit Rate register
                 .equ	TWBR0	= 0	; 
                 .equ	TWBR1	= 1	; 
                 .equ	TWBR2	= 2	; 
                 .equ	TWBR3	= 3	; 
                 .equ	TWBR4	= 4	; 
                 .equ	TWBR5	= 5	; 
                 .equ	TWBR6	= 6	; 
                 .equ	TWBR7	= 7	; 
                 
                 ; TWCR - TWI Control Register
                 .equ	TWIE	= 0	; TWI Interrupt Enable
                 .equ	TWEN	= 2	; TWI Enable Bit
                 .equ	TWWC	= 3	; TWI Write Collition Flag
                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                 .equ	TWINT	= 7	; TWI Interrupt Flag
                 
                 ; TWSR - TWI Status Register
                 .equ	TWPS0	= 0	; TWI Prescaler
                 .equ	TWPS1	= 1	; TWI Prescaler
                 .equ	TWS3	= 3	; TWI Status
                 .equ	TWS4	= 4	; TWI Status
                 .equ	TWS5	= 5	; TWI Status
                 .equ	TWS6	= 6	; TWI Status
                 .equ	TWS7	= 7	; TWI Status
                 
                 ; TWDR - TWI Data register
                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                 
                 ; TWAR - TWI (Slave) Address register
                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                 
                 
                 ; ***** USART1 ***********************
                 ; UDR1 - USART I/O Data Register
                 .equ	UDR1_0	= 0	; USART I/O Data Register bit 0
                 .equ	UDR1_1	= 1	; USART I/O Data Register bit 1
                 .equ	UDR1_2	= 2	; USART I/O Data Register bit 2
                 .equ	UDR1_3	= 3	; USART I/O Data Register bit 3
                 .equ	UDR1_4	= 4	; USART I/O Data Register bit 4
                 .equ	UDR1_5	= 5	; USART I/O Data Register bit 5
                 .equ	UDR1_6	= 6	; USART I/O Data Register bit 6
                 .equ	UDR1_7	= 7	; USART I/O Data Register bit 7
                 
                 ; UCSR1A - USART Control and Status Register A
                 .equ	MPCM1	= 0	; Multi-processor Communication Mode
                 .equ	U2X1	= 1	; Double the USART transmission speed
                 .equ	UPE1	= 2	; Parity Error
                 .equ	DOR1	= 3	; Data overRun
                 .equ	FE1	= 4	; Framing Error
                 .equ	UDRE1	= 5	; USART Data Register Empty
                 .equ	TXC1	= 6	; USART Transmitt Complete
                 .equ	RXC1	= 7	; USART Receive Complete
                 
                 ; UCSR1B - USART Control and Status Register B
                 .equ	TXB81	= 0	; Transmit Data Bit 8
                 .equ	RXB81	= 1	; Receive Data Bit 8
                 .equ	UCSZ12	= 2	; Character Size
                 .equ	TXEN1	= 3	; Transmitter Enable
                 .equ	RXEN1	= 4	; Receiver Enable
                 .equ	UDRIE1	= 5	; USART Data register Empty Interrupt Enable
                 .equ	TXCIE1	= 6	; TX Complete Interrupt Enable
                 .equ	RXCIE1	= 7	; RX Complete Interrupt Enable
                 
                 ; UCSR1C - USART Control and Status Register C
                 .equ	UCPOL1	= 0	; Clock Polarity
                 .equ	UCSZ10	= 1	; Character Size
                 .equ	UCPHA1	= UCSZ10	; For compatibility
                 .equ	UCSZ11	= 2	; Character Size
                 .equ	UDORD1	= UCSZ11	; For compatibility
                 .equ	USBS1	= 3	; Stop Bit Select
                 .equ	UPM10	= 4	; Parity Mode Bit 0
                 .equ	UPM11	= 5	; Parity Mode Bit 1
                 .equ	UMSEL10	= 6	; USART Mode Select
                 .equ	UMSEL11	= 7	; USART Mode Select
                 
                 ; UBRR1H - USART Baud Rate Register High Byte
                 .equ	UBRR_8	= 0	; USART Baud Rate Register bit 8
                 .equ	UBRR_9	= 1	; USART Baud Rate Register bit 9
                 .equ	UBRR_10	= 2	; USART Baud Rate Register bit 10
                 .equ	UBRR_11	= 3	; USART Baud Rate Register bit 11
                 
                 ; UBRR1L - USART Baud Rate Register Low Byte
                 .equ	UBRR_0	= 0	; USART Baud Rate Register bit 0
                 .equ	UBRR_1	= 1	; USART Baud Rate Register bit 1
                 .equ	UBRR_2	= 2	; USART Baud Rate Register bit 2
                 .equ	UBRR_3	= 3	; USART Baud Rate Register bit 3
                 .equ	UBRR_4	= 4	; USART Baud Rate Register bit 4
                 .equ	UBRR_5	= 5	; USART Baud Rate Register bit 5
                 .equ	UBRR_6	= 6	; USART Baud Rate Register bit 6
                 .equ	UBRR_7	= 7	; USART Baud Rate Register bit 7
                 
                 
                 ; ***** SPI **************************
                 ; SPDR - SPI Data Register
                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                 
                 ; SPSR - SPI Status Register
                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                 .equ	WCOL	= 6	; Write Collision Flag
                 .equ	SPIF	= 7	; SPI Interrupt Flag
                 
                 ; SPCR - SPI Control Register
                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                 .equ	CPHA	= 2	; Clock Phase
                 .equ	CPOL	= 3	; Clock polarity
                 .equ	MSTR	= 4	; Master/Slave Select
                 .equ	DORD	= 5	; Data Order
                 .equ	SPE	= 6	; SPI Enable
                 .equ	SPIE	= 7	; SPI Interrupt Enable
                 
                 
                 ; ***** WATCHDOG *********************
                 ; WDTCSR - Watchdog Timer Control Register
                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                 .equ	WDE	= 3	; Watch Dog Enable
                 .equ	WDCE	= 4	; Watchdog Change Enable
                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                 
                 
                 ; ***** CPU **************************
                 ; SREG - Status Register
                 .equ	SREG_C	= 0	; Carry Flag
                 .equ	SREG_Z	= 1	; Zero Flag
                 .equ	SREG_N	= 2	; Negative Flag
                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                 .equ	SREG_S	= 4	; Sign Bit
                 .equ	SREG_H	= 5	; Half Carry Flag
                 .equ	SREG_T	= 6	; Bit Copy Storage
                 .equ	SREG_I	= 7	; Global Interrupt Enable
                 
                 ; MCUCR - MCU Control Register
                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                 .equ	IVSEL	= 1	; Interrupt Vector Select
                 .equ	PUD	= 4	; Pull-up disable
                 .equ	BODSE	= 5	; BOD Power Down in Sleep Enable
                 .equ	BODS	= 6	; BOD Power Down in Sleep
                 ;.equ	JTD	= 7	; JTAG Interface Disable
                 
                 ; MCUSR - MCU Status Register
                 .equ	PORF	= 0	; Power-on reset flag
                 .equ	EXTRF	= 1	; External Reset Flag
                 .equ	BORF	= 2	; Brown-out Reset Flag
                 .equ	WDRF	= 3	; Watchdog Reset Flag
                 ;.equ	JTRF	= 4	; JTAG Reset Flag
                 
                 ; OSCCAL - Oscillator Calibration Value
                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                 
                 ; CLKPR - 
                 .equ	CLKPS0	= 0	; 
                 .equ	CLKPS1	= 1	; 
                 .equ	CLKPS2	= 2	; 
                 .equ	CLKPS3	= 3	; 
                 .equ	CLKPCE	= 7	; 
                 
                 ; SMCR - Sleep Mode Control Register
                 .equ	SE	= 0	; Sleep Enable
                 .equ	SM0	= 1	; Sleep Mode Select bit 0
                 .equ	SM1	= 2	; Sleep Mode Select bit 1
                 .equ	SM2	= 3	; Sleep Mode Select bit 2
                 
                 ; RAMPZ - RAM Page Z Select Register
                 .equ	RAMPZ0	= 0	; RAM Page Z Select Register Bit 0
                 
                 ; GPIOR2 - General Purpose IO Register 2
                 .equ	GPIOR20	= 0	; General Purpose IO Register 2 bit 0
                 .equ	GPIOR21	= 1	; General Purpose IO Register 2 bit 1
                 .equ	GPIOR22	= 2	; General Purpose IO Register 2 bit 2
                 .equ	GPIOR23	= 3	; General Purpose IO Register 2 bit 3
                 .equ	GPIOR24	= 4	; General Purpose IO Register 2 bit 4
                 .equ	GPIOR25	= 5	; General Purpose IO Register 2 bit 5
                 .equ	GPIOR26	= 6	; General Purpose IO Register 2 bit 6
                 .equ	GPIOR27	= 7	; General Purpose IO Register 2 bit 7
                 
                 ; GPIOR1 - General Purpose IO Register 1
                 .equ	GPIOR10	= 0	; General Purpose IO Register 1 bit 0
                 .equ	GPIOR11	= 1	; General Purpose IO Register 1 bit 1
                 .equ	GPIOR12	= 2	; General Purpose IO Register 1 bit 2
                 .equ	GPIOR13	= 3	; General Purpose IO Register 1 bit 3
                 .equ	GPIOR14	= 4	; General Purpose IO Register 1 bit 4
                 .equ	GPIOR15	= 5	; General Purpose IO Register 1 bit 5
                 .equ	GPIOR16	= 6	; General Purpose IO Register 1 bit 6
                 .equ	GPIOR17	= 7	; General Purpose IO Register 1 bit 7
                 
                 ; GPIOR0 - General Purpose IO Register 0
                 .equ	GPIOR00	= 0	; General Purpose IO Register 0 bit 0
                 .equ	GPIOR01	= 1	; General Purpose IO Register 0 bit 1
                 .equ	GPIOR02	= 2	; General Purpose IO Register 0 bit 2
                 .equ	GPIOR03	= 3	; General Purpose IO Register 0 bit 3
                 .equ	GPIOR04	= 4	; General Purpose IO Register 0 bit 4
                 .equ	GPIOR05	= 5	; General Purpose IO Register 0 bit 5
                 .equ	GPIOR06	= 6	; General Purpose IO Register 0 bit 6
                 .equ	GPIOR07	= 7	; General Purpose IO Register 0 bit 7
                 
                 ; PRR0 - Power Reduction Register0
                 .equ	PRADC	= 0	; Power Reduction ADC
                 .equ	PRUSART0	= 1	; Power Reduction USART 0
                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                 .equ	PRUSART1	= 4	; Power Reduction USART 1
                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                 .equ	PRTWI	= 7	; Power Reduction TWI
                 
                 ; PRR1 - Power Reduction Register1
                 .equ	PRTIM3	= 0	; Power Reduction Timer/Counter3
                 
                 
                 
                 ; ***** LOCKSBITS ********************************************************
                 .equ	LB1	= 0	; Lock bit
                 .equ	LB2	= 1	; Lock bit
                 .equ	BLB01	= 2	; Boot Lock bit
                 .equ	BLB02	= 3	; Boot Lock bit
                 .equ	BLB11	= 4	; Boot lock bit
                 .equ	BLB12	= 5	; Boot lock bit
                 
                 
                 ; ***** FUSES ************************************************************
                 ; LOW fuse bits
                 .equ	CKSEL0	= 0	; Select Clock Source
                 .equ	CKSEL1	= 1	; Select Clock Source
                 .equ	CKSEL2	= 2	; Select Clock Source
                 .equ	CKSEL3	= 3	; Select Clock Source
                 .equ	SUT0	= 4	; Select start-up time
                 .equ	SUT1	= 5	; Select start-up time
                 .equ	CKOUT	= 6	; Clock output
                 .equ	CKDIV8	= 7	; Divide clock by 8
                 
                 ; HIGH fuse bits
                 .equ	BOOTRST	= 0	; Select Reset Vector
                 .equ	BOOTSZ0	= 1	; Select Boot Size
                 .equ	BOOTSZ1	= 2	; Select Boot Size
                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                 .equ	WDTON	= 4	; Watchdog timer always on
                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                 .equ	JTAGEN	= 6	; Enable JTAG
                 .equ	OCDEN	= 7	; Enable OCD
                 
                 ; EXTENDED fuse bits
                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                 
                 
                 
                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                 .def	XH	= r27
                 .def	XL	= r26
                 .def	YH	= r29
                 .def	YL	= r28
                 .def	ZH	= r31
                 .def	ZL	= r30
                 
                 
                 
                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                 .equ	FLASHEND	= 0xffff	; Note: Word address
                 .equ	IOEND	= 0x00ff
                 .equ	SRAM_START	= 0x0100
                 .equ	SRAM_SIZE	= 16384
                 .equ	RAMEND	= 0x40ff
                 .equ	XRAMEND	= 0x0000
                 .equ	E2END	= 0x0fff
                 .equ	EEPROMEND	= 0x0fff
                 .equ	EEADRBITS	= 12
                 #pragma AVRPART MEMORY PROG_FLASH 131072
                 #pragma AVRPART MEMORY EEPROM 4096
                 #pragma AVRPART MEMORY INT_SRAM SIZE 16384
                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                 
                 
                 
                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                 .equ	NRWW_START_ADDR	= 0xf000
                 .equ	NRWW_STOP_ADDR	= 0xffff
                 .equ	RWW_START_ADDR	= 0x0
                 .equ	RWW_STOP_ADDR	= 0xefff
                 .equ	PAGESIZE	= 128
                 .equ	FIRSTBOOTSTART	= 0xfe00
                 .equ	SECONDBOOTSTART	= 0xfc00
                 .equ	THIRDBOOTSTART	= 0xf800
                 .equ	FOURTHBOOTSTART	= 0xf000
                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                 
                 
                 
                 ; ***** INTERRUPT VECTORS ************************************************
                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                 .equ	INT2addr	= 0x0006	; External Interrupt Request 2
                 .equ	PCI0addr	= 0x0008	; Pin Change Interrupt Request 0
                 .equ	PCI1addr	= 0x000a	; Pin Change Interrupt Request 1
                 .equ	PCI2addr	= 0x000c	; Pin Change Interrupt Request 2
                 .equ	PCI3addr	= 0x000e	; Pin Change Interrupt Request 3
                 .equ	WDTaddr	= 0x0010	; Watchdog Time-out Interrupt
                 .equ	OC2Aaddr	= 0x0012	; Timer/Counter2 Compare Match A
                 .equ	OC2Baddr	= 0x0014	; Timer/Counter2 Compare Match B
                 .equ	OVF2addr	= 0x0016	; Timer/Counter2 Overflow
                 .equ	ICP1addr	= 0x0018	; Timer/Counter1 Capture Event
                 .equ	OC1Aaddr	= 0x001a	; Timer/Counter1 Compare Match A
                 .equ	OC1Baddr	= 0x001c	; Timer/Counter1 Compare Match B
                 .equ	OVF1addr	= 0x001e	; Timer/Counter1 Overflow
                 .equ	OC0Aaddr	= 0x0020	; Timer/Counter0 Compare Match A
                 .equ	OC0Baddr	= 0x0022	; Timer/Counter0 Compare Match B
                 .equ	OVF0addr	= 0x0024	; Timer/Counter0 Overflow
                 .equ	SPIaddr	= 0x0026	; SPI Serial Transfer Complete
                 .equ	URXC0addr	= 0x0028	; USART0, Rx Complete
                 .equ	UDRE0addr	= 0x002a	; USART0 Data register Empty
                 .equ	UTXC0addr	= 0x002c	; USART0, Tx Complete
                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                 .equ	ADCCaddr	= 0x0030	; ADC Conversion Complete
                 .equ	ERDYaddr	= 0x0032	; EEPROM Ready
                 .equ	TWIaddr	= 0x0034	; 2-wire Serial Interface
                 .equ	SPMRaddr	= 0x0036	; Store Program Memory Read
                 .equ	URXC1addr	= 0x0038	; USART1 RX complete
                 .equ	UDRE1addr	= 0x003a	; USART1 Data Register Empty
                 .equ	UTXC1addr	= 0x003c	; USART1 TX complete
                 .equ	ICP3addr	= 0x003e	; Timer/Counter3 Capture Event
                 .equ	OC3Aaddr	= 0x0040	; Timer/Counter3 Compare Match A
                 .equ	OC3Baddr	= 0x0042	; Timer/Counter3 Compare Match B
                 .equ	OVF3addr	= 0x0044	; Timer/Counter3 Overflow
                 
                 .equ	INT_VECTORS_SIZE	= 70	; size in words
                 
                 #endif  /* _M1284PDEF_INC_ */
                 
                 ; ***** END OF FILE ******************************************************
                 
                 
                  .include "m1284Pdef.inc" 
                 
                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega1284P.xml *********
                 ;*************************************************************************
                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                 ;* 
                 ;* Number            : AVR000
                 ;* File Name         : "m1284Pdef.inc"
                 ;* Title             : Register/Bit Definitions for the ATmega1284P
                 ;* Date              : 2011-02-09
                 ;* Version           : 2.35
                 ;* Support E-mail    : avr@atmel.com
                 ;* Target MCU        : ATmega1284P
                 ;* 
                 ;* DESCRIPTION
                 ;* When including this file in the assembly program file, all I/O register 
                 ;* names and I/O register bit names appearing in the data book can be used.
                 ;* In addition, the six registers forming the three data pointers X, Y and 
                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                 ;* SRAM is also defined 
                 ;* 
                 ;* The Register names are represented by their hexadecimal address.
                 ;* 
                 ;* The Register Bit names are represented by their bit number (0-7).
                 ;* 
                 ;* Please observe the difference in using the bit names with instructions
                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                 ;* (skip if bit in register set/cleared). The following example illustrates
                 ;* this:
                 ;* 
                 ;* in    r16,PORTB             ;read PORTB latch
                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                 ;* out   PORTB,r16             ;output to PORTB
                 ;* 
                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                 ;* rjmp  TOV0_is_set           ;jump if set
                 ;* ...                         ;otherwise do something else
                 ;*************************************************************************
                 
                 #ifndef _M1284PDEF_INC_
                 #endif  /* _M1284PDEF_INC_ */
                 
                 ; ***** END OF FILE ******************************************************
                  .LISTMAC
                  
                  .equ VersionHigh=1
                  .equ VersionLow=1
                  
                  ;********************************************************
                  ;** Constants
                  ;********************************************************
                 
                  .equ DataBufferSize=SRAM_SIZE-64
                 
                  ;********************************************************
                  ;** Ports
                  ;********************************************************
                 
                  ;FT245RL
                  ;Use ports with adresses<0x20 for the FT245 to allow for most efficient communication
                  .EQU FT245_DataPort = PORTC
                  .equ FT245_DataPin = PINC
                  .equ FT245_DataDDR = DDRC
                 
                  .equ FT245_StatusPin=PIND
                  .equ FT245_StatusPort=PORTD
                  .equ FT245_StatusDDR=DDRD
                 
                  .equ FT245_TXEBit=7
                  .equ FT245_RXFBit=6
                  .equ FT245_WRBit=4
                  .equ FT245_RDBit=5
                 
                  ;Leds
                  .equ Led_DDR=DDRD
                  .equ Led_Port=PORTD
                  .equ Led_Yellow_Bit=2
                  .equ Led_Red_Bit=3
                 
                  ;WS2811 Data Line
                  .equ WS2811_DDR=DDRD
                  .equ WS2811_Port=PORTD
                  .equ WS2811_Bit=1;
                 
                  ;ExtPort
                  .equ Ext_DDR=DDRA
                  .equ Ext_Port=PORTA
                 
                 
                 
                  ;********************************************************
                  ;** Registers
                  ;********************************************************
                 
                  ;R17 is RTemp (defined in macros.inc)
                 
                  .def RBufferLoopCounter=R24
                  .def RBufferLoopCounterHigh=R25
                  
                  .def RCommandByte=R18
                  
                  .def RData=R0
                  
                 
                  .def RL2=r20
                 .def RL1=r16
                 .def RL0=r19
                 
                  ;*******************************************************
                  ;** Calculated constants
                  ;*******************************************************
                  
                  
                 
                  ;*******************************************************
                  ;** Macros
                  ;*******************************************************
                  
                 
                  .include "macros.inc" 
                 
                  * Macros.inc
                  *
                  *  Created: 28.06.2013 12:22:25
                  *   Author: Tom
                  */ 
                 
                   ;Register fr RTemporre Werte
                  .def RTemp = r17
                 
                 
                 
                 .macro ReadPort  ;(Port, Register) 
                   .if @0 < 0x40
                 	in	@1, @0
                   .else
                   	lds	@1, @0
                   .endif
                 .endm
                 
                 .macro WritePort   ;(Port, Register)
                   .if @0 < 0x40
                 	out	@0, @1
                   .else
                   	sts	@0, @1
                   .endif
                 .endm
                 
                 
                 .macro WritePortValue ;(Port,Value)
                   ldi Rtemp,@1
                   WritePort @0, RTemp
                 .endm
                 
                 .MACRO SetPortBit ;(Port, Bit)
                         .if @0<0x20
                 		  sbi @0,@1
                 		.else
                 		  ReadPort @0,RTemp
                 		  ori RTemp,(1<<@1)
                 		  WritePort @0,RTemp
                 		.endif
                 .ENDMACRO
                 
                 .MACRO ClearPortBit ;(Port, Bit)
                         .if @0<0x20
                 		  cbi @0,@1
                 		.else
                 		  ReadPort @0,RTemp
                 		  andi RTemp,-(1<<@1)
                 		  WritePort @0,RTemp
                 		.endif
                 .ENDMACRO
                 
                 
                 
                  
                  .include "ProjectMacros.inc"
                 
                  * ProjectMacros.inc
                  *
                  *  Created: 28.06.2013 14:30:12
                  *   Author: Tom
                  */ 
                 
                 
                 .macro WaitUs ;(Number of microseconds)
                 	ldi RTemp,@0 ; 1 Takt
                     WaitUsLoop: ; Schleifenbeginn
                 	  nop	;1 
                 	  nop	;1
                 	  nop	;1
                 	  nop	;1
                 	  nop	;1 
                 	  nop	;1
                 	  nop	;1
                 	  nop	;1
                 	  nop	;1 
                 	  nop	;1
                 	  nop	;1
                 	  nop	;1
                 	  nop	;1 
                 	  nop	;1
                 	  nop	;1
                 	  nop	;1
                  	  nop														;1  additional nop for 20mhz
                 	  nop														;1  additional nop for 20mhz
                 	  nop														;1  additional nop for 20mhz
                 	  nop														;1  additional nop for 20mhz
                 	  nop	;1 = total 13 cycles
                 	  dec RTemp ; 1 Takte
                 	brne WaitUsLoop ; 2 Takte wenn nicht Null, 1 Takt bei Null
                 .endm
                 
                 
                 .macro FT245_ClearInputBuffer
                   nop
                   nop
                   sbic FT245_StatusPin, FT245_RxfBit
                   rjmp FT245_ClearInputBufferExit
                   FT245_ClearInputBufferLoop:
                   cbi FT245_StatusPort, FT245_RdBit
                   nop
                   nop
                   sbi FT245_StatusPort, FT245_RdBit
                   nop
                   nop
                   sbis FT245_StatusPin, FT245_RxfBit
                   rjmp FT245_ClearInputBufferLoop
                   FT245_ClearInputBufferExit:
                 .endm
                 
                 
                 .macro FT245_SetInput
                   //WritePortValue FT245_DataPort,0x00
                   WritePortValue FT245_DataDDR,0x00
                 .endm
                 
                 .macro FT245_SetOutput
                   WritePortValue FT245_DataDDR,0xff
                 .endm
                 
                 .macro FT245_WaitForRead 
                   FT245_WaitForReadLoop:
                          sbic FT245_StatusPin, FT245_RxfBit
                 	 rjmp FT245_WaitForReadLoop
                 .endm
                 
                 .macro FT245_WaitForRead_PayLoad ;(Payload)
                   FT245_WaitForReadLoop:
                          rcall @0 
                          sbic FT245_StatusPin, FT245_RxfBit
                 	 rjmp FT245_WaitForReadLoop
                 .endm
                 
                 
                 .macro FT245_ReadByte  ;(Register) 
                 
                 	 cbi FT245_StatusPort, FT245_RdBit
                 	 nop
                      nop
                 	 in @0, FT245_DataPin
                 	 sbi FT245_StatusPort, FT245_RdBit
                 .endm
                 
                 
                 
                 .macro FT245_WaitForWrite
                   FT245_WaitForWriteLoop:
                          sbic FT245_StatusPin, FT245_TxeBit
                 	 rjmp FT245_WaitForWriteLoop
                 .endm
                 
                 
                 .macro FT245_WriteByte;(Register)
                 
                 	 sbi FT245_StatusPort, FT245_WrBit
                 	 out FT245_DataPort,@0
                 	 cbi FT245_StatusPort, FT245_WrBit
                 .endm
                 
                 
                 .macro FT245_SendByte;(Register)
                   FT245_WaitForWrite
                   FT245_SetOutput
                   FT245_WriteByte @0
                   FT245_SetInput
                 .endm
                 
                 .macro FT245_SendAck
                   FT245_WaitForWrite
                   FT245_SetOutput
                   ldi RTemp,'A'
                   FT245_WriteByte RTemp
                   FT245_SetInput
                 .endm
                 
                 .macro FT245_SendNAck
                   FT245_WaitForWrite
                   FT245_SetOutput
                   ldi RTemp,'N'
                   FT245_WriteByte RTemp
                   FT245_SetInput
                 .endm
                 
                 
                 
                 
                 ;*********************************************
                 ;** IRQ vectors
                 ;*********************************************
                 .org 0x00
000000 940c 0080 jmp Init
000002 0000
000003 0000
000004 0000
000005 0000
000006 0000
000007 0000      .db 0,0,0,0,0,0,0,0,0,0,0,0
000008 0000
000009 0000
00000a 0000
00000b 0000
00000c 0000
00000d 0000
00000e 0000
00000f 0000      .db 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
                 
                 
000010 0000
000011 0000
000012 0000
000013 0000
000014 0000
000015 0000
000016 0000
000017 0000      .db 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 ;0x10
000018 0000
000019 0000
00001a 0000
00001b 0000
00001c 0000
00001d 0000
00001e 0000
00001f 0000      .db 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
000020 0000
000021 0000
000022 0000
000023 0000
000024 0000
000025 0000
000026 0000
000027 0000      .db 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 ;0x20
000028 0000
000029 0000
00002a 0000
00002b 0000
00002c 0000
00002d 0000
00002e 0000
00002f 0000      .db 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
000030 0000
000031 0000
000032 0000
000033 0000
000034 0000
000035 0000
000036 0000
000037 0000      .db 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 ;0x30 
000038 0000
000039 0000
00003a 0000
00003b 0000
00003c 0000
00003d 0000
00003e 0000
00003f 0000      .db 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
000040 0000
000041 0000
000042 0000
000043 0000
000044 0000
000045 0000
000046 0000
000047 0000      .db 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 ;0x40
000048 0000
000049 0000
00004a 0000
00004b 0000
00004c 0000
00004d 0000
00004e 0000
00004f 0000      .db 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
000050 0000
000051 0000
000052 0000
000053 0000
000054 0000
000055 0000
000056 0000
000057 0000      .db 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 ;0x50
000058 0000
000059 0000
00005a 0000
00005b 0000
00005c 0000
00005d 0000
00005e 0000
00005f 0000      .db 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
000060 0000
000061 0000
000062 0000
000063 0000
000064 0000
000065 0000
000066 0000
000067 0000      .db 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 ;0x60
000068 0000
000069 0000
00006a 0000
00006b 0000
00006c 0000
00006d 0000
00006e 0000
00006f 0000      .db 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
                 
                 
                 //*********************************************
                 //** Firmwareinformation
                 //*********************************************
                 
                 //Firmware version 1.2
                 .org 0x70
000070 3103
000071 322e
000072 0000
000073 0000
000074 0000
000075 0000
000076 0000
000077 0000      .db 0x03,0x31,0x2e,0x32,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
                 
                 //Hardware revision 5.0
                 .org 0x78
000078 3503
000079 302e
00007a 0000
00007b 0000
00007c 0000
00007d 0000
00007e 0000      .db 0x03,0x35,0x2e,0x30,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
                 
                 //Checksum
                 .org 0x7f
00007f 0053      .db 0x53,0x00
                 
                 
                 
                 
                 
                 
                 
                 
                 
                 ;*********************************************
                 ;** Init
                 ;*********************************************
                 .org 0x80
                 .CSEG
                 Init:	
000080 94f8      	cli						; no interrupts allowed
000081 ef1f      	ldi	RTemp, low (RamEnd)	; initialize stack
000082 bf1d      	out	SPL, RTemp
000083 e410      	ldi	RTemp, high(RamEnd)
000084 bf1e      	out	SPH, RTemp
                 
                   ;Set IO direction for FT245 data port (input)
                +
                +
                +
000085 e010     +ldi Rtemp , 0x00
                +
                +  .if FT245_DataDDR < 0x40
000086 b917     +out FT245_DataDDR , RTemp
                +  .else 
                +sts FT245_DataDDR , RTemp
                +WritePort FT245_DataDDR , RTemp
                +WritePortValue FT245_DataDDR , 0x00
                   FT245_SetInput
                 
                   ;Set IO Directtion for FT245 status connectors
                +
                +        .if FT245_StatusDDR < 0x20
000087 9a54     +sbi FT245_StatusDDR , FT245_WRBit
                +		.else 
                +ReadPort FT245_StatusDDR , RTemp
                   SetPortBit FT245_StatusDDR,FT245_WRBit
                +
                +        .if FT245_StatusDDR < 0x20
000088 9a55     +sbi FT245_StatusDDR , FT245_RDBit
                +		.else 
                +ReadPort FT245_StatusDDR , RTemp
                   SetPortBit FT245_StatusDDR,FT245_RDBit
                +
                +        .if FT245_StatusDDR < 0x20
000089 9856     +cbi FT245_StatusDDR , FT245_RxfBit
                +		.else 
                +ReadPort FT245_StatusDDR , RTemp
                   ClearPortBit FT245_StatusDDR,FT245_RxfBit
                +
                +        .if FT245_StatusDDR < 0x20
00008a 9857     +cbi FT245_StatusDDR , FT245_TXEBit
                +		.else 
                +ReadPort FT245_StatusDDR , RTemp
                   ClearPortBit FT245_StatusDDR,FT245_TXEBit
                 
                   ;Set Rd and WR to initial values
                +
                +        .if FT245_StatusPort < 0x20
00008b 9a5d     +sbi FT245_StatusPort , FT245_RDBit
                +		.else 
                +ReadPort FT245_StatusPort , RTemp
                   SetPortBit FT245_StatusPort,FT245_RDBit
                +
                +        .if FT245_StatusPort < 0x20
00008c 9a5c     +sbi FT245_StatusPort , FT245_WRBit
                +		.else 
                +ReadPort FT245_StatusPort , RTemp
                   SetPortBit FT245_StatusPort,FT245_WRBit
                 
                   ;Empty input buffer
                +
00008d 0000     +nop
00008e 0000     +nop
00008f 994e     +sbic FT245_StatusPin , FT245_RxfBit
000090 c008     +rjmp FT245_ClearInputBufferExit
                +FT245_ClearInputBufferLoop :
000091 985d     +cbi FT245_StatusPort , FT245_RdBit
000092 0000     +nop
000093 0000     +nop
000094 9a5d     +sbi FT245_StatusPort , FT245_RdBit
000095 0000     +nop
000096 0000     +nop
000097 9b4e     +sbis FT245_StatusPin , FT245_RxfBit
000098 cff8     +rjmp FT245_ClearInputBufferLoop
                +FT245_ClearInputBufferExit :
                   FT245_ClearInputBuffer
                   
                   ;Init ExtPort
                +
000099 ef1f     +ldi Rtemp , 0xff
                +
                +  .if Ext_DDR < 0x40
00009a b911     +out Ext_DDR , RTemp
                +  .else 
                +sts Ext_DDR , RTemp
                +WritePort Ext_DDR , RTemp
                   WritePortValue Ext_DDR,0xff
                +
00009b e010     +ldi Rtemp , 0
                +
                +  .if Ext_Port < 0x40
00009c b912     +out Ext_Port , RTemp
                +  .else 
                +sts Ext_Port , RTemp
                +WritePort Ext_Port , RTemp
                   WritePortValue Ext_Port,0
                 
                   ;Set led port bits to output & turn leds off
                +
                +        .if Led_DDR < 0x20
00009d 9a52     +sbi Led_DDR , Led_Yellow_Bit
                +		.else 
                +ReadPort Led_DDR , RTemp
                   SetPortBit Led_DDR,Led_Yellow_Bit
                +
                +        .if Led_DDR < 0x20
00009e 9a53     +sbi Led_DDR , Led_Red_Bit
                +		.else 
                +ReadPort Led_DDR , RTemp
                   SetPortBit Led_DDR,Led_Red_Bit
                +
                +        .if Led_Port < 0x20
00009f 985a     +cbi Led_Port , Led_Yellow_Bit
                +		.else 
                +ReadPort Led_Port , RTemp
                   ClearPortBit Led_Port,Led_Yellow_Bit
                +
                +        .if Led_Port < 0x20
0000a0 985b     +cbi Led_Port , Led_Red_Bit
                +		.else 
                +ReadPort Led_Port , RTemp
                   ClearPortBit Led_Port,Led_Red_Bit
                 
                   ;Set IO direction to output for WS2811 connector
                +
                +        .if WS2811_DDR < 0x20
0000a1 9a51     +sbi WS2811_DDR , WS2811_Bit
                +		.else 
                +ReadPort WS2811_DDR , RTemp
                   SetPortBit WS2811_DDR,WS2811_Bit
                +
                +        .if WS2811_Port < 0x20
0000a2 9859     +cbi WS2811_Port , WS2811_Bit
                +		.else 
                +ReadPort WS2811_Port , RTemp
                   ClearPortBit WS2811_Port,WS2811_Bit
                 
                   
                   Main:
                 	 //First command byte is received by the bootloader
0000a3 d009      	 RCall Processcommand
                 
                +
                +FT245_WaitForReadLoop :
0000a4 d117     +rcall LedBothBlink
0000a5 994e     +sbic FT245_StatusPin , FT245_RxfBit
0000a6 cffd     +rjmp FT245_WaitForReadLoop
                      FT245_WaitForRead_PayLoad LedBothBlink
                 	 
                +
                +
0000a7 985d     +cbi FT245_StatusPort , FT245_RdBit
0000a8 0000     +nop
0000a9 0000     +nop
0000aa b126     +in RCommandByte , FT245_DataPin
0000ab 9a5d     +sbi FT245_StatusPort , FT245_RdBit
                 	 FT245_ReadByte RCommandByte
                 
0000ac cff6        rjmp Main
                 
                 
                 
                 
                   ProcessCommand:
0000ad 5421          subi RCommandByte,MinCommandByte
0000ae 312a      	cpi RCommandByte,(MaxCommandByte-MinCommandByte+1)
0000af f430      	brsh ProcessCommand_NoValidCommand
0000b0 ebe7      	ldi ZL,low(ProcessCommandJumps);
0000b1 e0f0      	ldi ZH,high(ProcessCommandJumps);
0000b2 0fe2      	add ZL,RCommandByte
0000b3 e020      	ldi RCommandByte,0
0000b4 1ff2      	adc ZH,RCommandByte
0000b5 9409      	ijmp
                 
                   ProcessCommand_NoValidCommand:
0000b6 c01b        rjmp UnknownCommand
                 
                   ;Use RJMP for the process command jumps. If the JMP statement has to be used to accomodate longer jumps, 
                   ;the added command byte value has to be shifted left one position to support the JMP statement (4 byte vs 2 bytes) 
                   ;and the calculation for MaxCommandByte has to be adjusted as well.
                   ;The procedures called in the following section must all end with Ret
                   ProcessCommandJumps:   
0000b7 c01a          rjmp UnknownCommand		;A
0000b8 c019      	rjmp UnknownCommand		;B - Reserved for bootloader
0000b9 c082          rjmp ClearDataBuffer	;C
0000ba c017          rjmp UnknownCommand		;D
0000bb c06b          rjmp ExtPort			;E
0000bc c015          rjmp UnknownCommand		;F
0000bd c014          rjmp UnknownCommand		;G
0000be c013          rjmp UnknownCommand		;H
0000bf c012          rjmp UnknownCommand		;I
0000c0 c011          rjmp UnknownCommand		;J
0000c1 c010          rjmp UnknownCommand		;K
0000c2 c00f          rjmp UnknownCommand		;L
0000c3 c00e          rjmp UnknownCommand		;M
0000c4 c00d          rjmp UnknownCommand		;N
0000c5 c105          rjmp OutputData			;O
0000c6 c00b          rjmp UnknownCommand		;P
0000c7 c00a          rjmp UnknownCommand		;Q
0000c8 c0b7          rjmp ReceiveData		;R
0000c9 c087          rjmp SendData			;S
0000ca c007          rjmp UnknownCommand		;T
0000cb c006          rjmp UnknownCommand		;U
0000cc c027          rjmp SendVersion		;V
0000cd c004          rjmp UnknownCommand		;W
0000ce c003          rjmp UnknownCommand		;X
0000cf c002          rjmp UnknownCommand		;Y
0000d0 c00c          rjmp EnterBootLoader		;Z - Reserved for bootloader
0000d1 c000          rjmp UnknownCommand		;Just to be sure
                 
                   ;The folowing label must follow immediately after the jump statements. It is used to detemine the max command number  
                   ProcessCommandJumpsEnd:
                   .equ MinCommandByte = 'A'
                   .equ MaxCommandByte = 'Z'
                 
                 
                 ;Is called when a unknown command byte has been received
                 UnknownCommand:
                +
                +
                +FT245_WaitForWriteLoop :
0000d2 994f     +sbic FT245_StatusPin , FT245_TxeBit
0000d3 cffe     +rjmp FT245_WaitForWriteLoop
                +FT245_WaitForWrite
                +
                +
0000d4 ef1f     +ldi Rtemp , 0xff
                +
                +  .if FT245_DataDDR < 0x40
0000d5 b917     +out FT245_DataDDR , RTemp
                +  .else 
                +sts FT245_DataDDR , RTemp
                +WritePort FT245_DataDDR , RTemp
                +WritePortValue FT245_DataDDR , 0xff
                +FT245_SetOutput
0000d6 e41e     +ldi RTemp , 'N'
                +
                +
0000d7 9a5c     +sbi FT245_StatusPort , FT245_WrBit
0000d8 b918     +out FT245_DataPort , RTemp
0000d9 985c     +cbi FT245_StatusPort , FT245_WrBit
                +FT245_WriteByte RTemp
                +
                +
                +
0000da e010     +ldi Rtemp , 0x00
                +
                +  .if FT245_DataDDR < 0x40
0000db b917     +out FT245_DataDDR , RTemp
                +  .else 
                +sts FT245_DataDDR , RTemp
                +WritePort FT245_DataDDR , RTemp
                +WritePortValue FT245_DataDDR , 0x00
                +FT245_SetInput
                   FT245_SendNack
0000dc 9508      ret
                 
                 EnterBootLoader:
                +
                +
                +FT245_WaitForWriteLoop :
0000dd 994f     +sbic FT245_StatusPin , FT245_TxeBit
0000de cffe     +rjmp FT245_WaitForWriteLoop
                +FT245_WaitForWrite
                +
                +
0000df ef1f     +ldi Rtemp , 0xff
                +
                +  .if FT245_DataDDR < 0x40
0000e0 b917     +out FT245_DataDDR , RTemp
                +  .else 
                +sts FT245_DataDDR , RTemp
                +WritePort FT245_DataDDR , RTemp
                +WritePortValue FT245_DataDDR , 0xff
                +FT245_SetOutput
0000e1 e411     +ldi RTemp , 'A'
                +
                +
0000e2 9a5c     +sbi FT245_StatusPort , FT245_WrBit
0000e3 b918     +out FT245_DataPort , RTemp
0000e4 985c     +cbi FT245_StatusPort , FT245_WrBit
                +FT245_WriteByte RTemp
                +
                +
                +
0000e5 e010     +ldi Rtemp , 0x00
                +
                +  .if FT245_DataDDR < 0x40
0000e6 b917     +out FT245_DataDDR , RTemp
                +  .else 
                +sts FT245_DataDDR , RTemp
                +WritePort FT245_DataDDR , RTemp
                +WritePortValue FT245_DataDDR , 0x00
                +FT245_SetInput
                   FT245_SendAck;
                 
                 
                 
0000e7 95a8        wdr
                   ; Start timed sequence
                +
                +  .if WDTCSR < 0x40
                +in RTemp , WDTCSR
0000e8 9110 0060+  .else 
                +lds RTemp , WDTCSR
                   ReadPort WDTCSR, RTemp
0000ea 6118        ori RTemp, (1<<WDCE) | (1<<WDE)
                +
                +  .if WDTCSR < 0x40
                +out WDTCSR , RTemp
0000eb 9310 0060+  .else 
                +sts WDTCSR , RTemp
                   WritePort WDTCSR, RTemp
                   ; -- Got four cycles to set the new values from here -; Set new prescaler(time-out) value = 64K cycles (~0.5 s)
0000ed e018        ldi RTemp, (1<<WDE)
                +
                +  .if WDTCSR < 0x40
                +out WDTCSR , RTemp
0000ee 9310 0060+  .else 
                +sts WDTCSR , RTemp
                   WritePort WDTCSR, RTemp
                 
                 
                +
0000f0 e018     +ldi Rtemp , ( 1 << WDE )
                +
                +  .if WDTCSR < 0x40
                +out WDTCSR , RTemp
0000f1 9310 0060+  .else 
                +sts WDTCSR , RTemp
                +WritePort WDTCSR , RTemp
                   WritePortValue WDTCSR , (1<<WDE)
                   EnterBootLoaderWait:
0000f3 cfff        rjmp EnterBootLoaderWait
                 
                 SendVersion:
0000f4 e32e      ldi RCommandByte,'>'
                +
                +
                +FT245_WaitForWriteLoop :
0000f5 994f     +sbic FT245_StatusPin , FT245_TxeBit
0000f6 cffe     +rjmp FT245_WaitForWriteLoop
                +FT245_WaitForWrite
                +
                +
0000f7 ef1f     +ldi Rtemp , 0xff
                +
                +  .if FT245_DataDDR < 0x40
0000f8 b917     +out FT245_DataDDR , RTemp
                +  .else 
                +sts FT245_DataDDR , RTemp
                +WritePort FT245_DataDDR , RTemp
                +WritePortValue FT245_DataDDR , 0xff
                +FT245_SetOutput
                +
                +
0000f9 9a5c     +sbi FT245_StatusPort , FT245_WrBit
0000fa b928     +out FT245_DataPort , RCommandByte
0000fb 985c     +cbi FT245_StatusPort , FT245_WrBit
                +FT245_WriteByte RCommandByte
                +
                +
                +
0000fc e010     +ldi Rtemp , 0x00
                +
                +  .if FT245_DataDDR < 0x40
0000fd b917     +out FT245_DataDDR , RTemp
                +  .else 
                +sts FT245_DataDDR , RTemp
                +WritePort FT245_DataDDR , RTemp
                +WritePortValue FT245_DataDDR , 0x00
                +FT245_SetInput
                 FT245_SendByte RCommandByte
0000fe e023      ldi RCommandByte,3
                +
                +
                +FT245_WaitForWriteLoop :
0000ff 994f     +sbic FT245_StatusPin , FT245_TxeBit
000100 cffe     +rjmp FT245_WaitForWriteLoop
                +FT245_WaitForWrite
                +
                +
000101 ef1f     +ldi Rtemp , 0xff
                +
                +  .if FT245_DataDDR < 0x40
000102 b917     +out FT245_DataDDR , RTemp
                +  .else 
                +sts FT245_DataDDR , RTemp
                +WritePort FT245_DataDDR , RTemp
                +WritePortValue FT245_DataDDR , 0xff
                +FT245_SetOutput
                +
                +
000103 9a5c     +sbi FT245_StatusPort , FT245_WrBit
000104 b928     +out FT245_DataPort , RCommandByte
000105 985c     +cbi FT245_StatusPort , FT245_WrBit
                +FT245_WriteByte RCommandByte
                +
                +
                +
000106 e010     +ldi Rtemp , 0x00
                +
                +  .if FT245_DataDDR < 0x40
000107 b917     +out FT245_DataDDR , RTemp
                +  .else 
                +sts FT245_DataDDR , RTemp
                +WritePort FT245_DataDDR , RTemp
                +WritePortValue FT245_DataDDR , 0x00
                +FT245_SetInput
                 FT245_SendByte RCommandByte
000108 e021      ldi RCommandByte,VersionHigh
                +
                +
                +FT245_WaitForWriteLoop :
000109 994f     +sbic FT245_StatusPin , FT245_TxeBit
00010a cffe     +rjmp FT245_WaitForWriteLoop
                +FT245_WaitForWrite
                +
                +
00010b ef1f     +ldi Rtemp , 0xff
                +
                +  .if FT245_DataDDR < 0x40
00010c b917     +out FT245_DataDDR , RTemp
                +  .else 
                +sts FT245_DataDDR , RTemp
                +WritePort FT245_DataDDR , RTemp
                +WritePortValue FT245_DataDDR , 0xff
                +FT245_SetOutput
                +
                +
00010d 9a5c     +sbi FT245_StatusPort , FT245_WrBit
00010e b928     +out FT245_DataPort , RCommandByte
00010f 985c     +cbi FT245_StatusPort , FT245_WrBit
                +FT245_WriteByte RCommandByte
                +
                +
                +
000110 e010     +ldi Rtemp , 0x00
                +
                +  .if FT245_DataDDR < 0x40
000111 b917     +out FT245_DataDDR , RTemp
                +  .else 
                +sts FT245_DataDDR , RTemp
                +WritePort FT245_DataDDR , RTemp
                +WritePortValue FT245_DataDDR , 0x00
                +FT245_SetInput
                 FT245_SendByte RCommandByte
000112 e021      ldi RCommandByte,VersionLow
                +
                +
                +FT245_WaitForWriteLoop :
000113 994f     +sbic FT245_StatusPin , FT245_TxeBit
000114 cffe     +rjmp FT245_WaitForWriteLoop
                +FT245_WaitForWrite
                +
                +
000115 ef1f     +ldi Rtemp , 0xff
                +
                +  .if FT245_DataDDR < 0x40
000116 b917     +out FT245_DataDDR , RTemp
                +  .else 
                +sts FT245_DataDDR , RTemp
                +WritePort FT245_DataDDR , RTemp
                +WritePortValue FT245_DataDDR , 0xff
                +FT245_SetOutput
                +
                +
000117 9a5c     +sbi FT245_StatusPort , FT245_WrBit
000118 b928     +out FT245_DataPort , RCommandByte
000119 985c     +cbi FT245_StatusPort , FT245_WrBit
                +FT245_WriteByte RCommandByte
                +
                +
                +
00011a e010     +ldi Rtemp , 0x00
                +
                +  .if FT245_DataDDR < 0x40
00011b b917     +out FT245_DataDDR , RTemp
                +  .else 
                +sts FT245_DataDDR , RTemp
                +WritePort FT245_DataDDR , RTemp
                +WritePortValue FT245_DataDDR , 0x00
                +FT245_SetInput
                 FT245_SendByte RCommandByte
                +
                +
                +FT245_WaitForWriteLoop :
00011c 994f     +sbic FT245_StatusPin , FT245_TxeBit
00011d cffe     +rjmp FT245_WaitForWriteLoop
                +FT245_WaitForWrite
                +
                +
00011e ef1f     +ldi Rtemp , 0xff
                +
                +  .if FT245_DataDDR < 0x40
00011f b917     +out FT245_DataDDR , RTemp
                +  .else 
                +sts FT245_DataDDR , RTemp
                +WritePort FT245_DataDDR , RTemp
                +WritePortValue FT245_DataDDR , 0xff
                +FT245_SetOutput
000120 e411     +ldi RTemp , 'A'
                +
                +
000121 9a5c     +sbi FT245_StatusPort , FT245_WrBit
000122 b918     +out FT245_DataPort , RTemp
000123 985c     +cbi FT245_StatusPort , FT245_WrBit
                +FT245_WriteByte RTemp
                +
                +
                +
000124 e010     +ldi Rtemp , 0x00
                +
                +  .if FT245_DataDDR < 0x40
000125 b917     +out FT245_DataDDR , RTemp
                +  .else 
                +sts FT245_DataDDR , RTemp
                +WritePort FT245_DataDDR , RTemp
                +WritePortValue FT245_DataDDR , 0x00
                +FT245_SetInput
                 FT245_SendAck
000126 9508      ret
                 
                 ;Sets the ext port
                 ExtPort:
                +
                +FT245_WaitForReadLoop :
000127 d085     +rcall LedAlternateBlink
000128 994e     +sbic FT245_StatusPin , FT245_RxfBit
000129 cffd     +rjmp FT245_WaitForReadLoop
                   FT245_WaitForRead_PayLoad LedAlternateBlink
                +
                +
00012a 985d     +cbi FT245_StatusPort , FT245_RdBit
00012b 0000     +nop
00012c 0000     +nop
00012d b006     +in RData , FT245_DataPin
00012e 9a5d     +sbi FT245_StatusPort , FT245_RdBit
                   FT245_ReadByte RData
                +
                +
                +FT245_WaitForWriteLoop :
00012f 994f     +sbic FT245_StatusPin , FT245_TxeBit
000130 cffe     +rjmp FT245_WaitForWriteLoop
                +FT245_WaitForWrite
                +
                +
000131 ef1f     +ldi Rtemp , 0xff
                +
                +  .if FT245_DataDDR < 0x40
000132 b917     +out FT245_DataDDR , RTemp
                +  .else 
                +sts FT245_DataDDR , RTemp
                +WritePort FT245_DataDDR , RTemp
                +WritePortValue FT245_DataDDR , 0xff
                +FT245_SetOutput
000133 e411     +ldi RTemp , 'A'
                +
                +
000134 9a5c     +sbi FT245_StatusPort , FT245_WrBit
000135 b918     +out FT245_DataPort , RTemp
000136 985c     +cbi FT245_StatusPort , FT245_WrBit
                +FT245_WriteByte RTemp
                +
                +
                +
000137 e010     +ldi Rtemp , 0x00
                +
                +  .if FT245_DataDDR < 0x40
000138 b917     +out FT245_DataDDR , RTemp
                +  .else 
                +sts FT245_DataDDR , RTemp
                +WritePort FT245_DataDDR , RTemp
                +WritePortValue FT245_DataDDR , 0x00
                +FT245_SetInput
                   FT245_SendAck
                +
                +  .if ExtPort < 0x40
                +out ExtPort , RData
000139 9200 0127+  .else 
                +sts ExtPort , RData
                   WritePort ExtPort,RData
00013b 9508      ret
                 
                 ;Clears the data buffer
                 ClearDataBuffer:
                +
                +        .if Led_Port < 0x20
00013c 9a5a     +sbi Led_Port , Led_Yellow_Bit
                +		.else 
                +ReadPort Led_Port , RTemp
                   SetPortBit Led_Port,Led_Yellow_Bit
                  
                +
                +
                +FT245_WaitForWriteLoop :
00013d 994f     +sbic FT245_StatusPin , FT245_TxeBit
00013e cffe     +rjmp FT245_WaitForWriteLoop
                +FT245_WaitForWrite
                +
                +
00013f ef1f     +ldi Rtemp , 0xff
                +
                +  .if FT245_DataDDR < 0x40
000140 b917     +out FT245_DataDDR , RTemp
                +  .else 
                +sts FT245_DataDDR , RTemp
                +WritePort FT245_DataDDR , RTemp
                +WritePortValue FT245_DataDDR , 0xff
                +FT245_SetOutput
000141 e411     +ldi RTemp , 'A'
                +
                +
000142 9a5c     +sbi FT245_StatusPort , FT245_WrBit
000143 b918     +out FT245_DataPort , RTemp
000144 985c     +cbi FT245_StatusPort , FT245_WrBit
                +FT245_WriteByte RTemp
                +
                +
                +
000145 e010     +ldi Rtemp , 0x00
                +
                +  .if FT245_DataDDR < 0x40
000146 b917     +out FT245_DataDDR , RTemp
                +  .else 
                +sts FT245_DataDDR , RTemp
                +WritePort FT245_DataDDR , RTemp
                +WritePortValue FT245_DataDDR , 0x00
                +FT245_SetInput
                   FT245_SendAck
000147 e0b1        LDI XH,HIGH(DataBuffer)
000148 e0a0        LDI XL,LOW(DataBuffer)
                 
000149 e39f        ldi RBufferLoopCounterHigh,HIGH(DataBufferSize) 
00014a ec80        ldi RBufferLoopCounter,LOW(DataBufferSize)
                 
00014b e010        ldi Rtemp,0
                   ClearDataBufferLoop: 
00014c 931d           ST X+,RTemp
00014d 9701      	 sbiw RBufferLoopCounter,1
00014e f7e9         brne ClearDataBufferLoop 
                 
                +
                +        .if Led_Port < 0x20
00014f 985a     +cbi Led_Port , Led_Yellow_Bit
                +		.else 
                +ReadPort Led_Port , RTemp
                   ClearPortBit Led_Port,Led_Yellow_Bit
                 
000150 9508      ret
                 
                 SendData:
                +
                +        .if Led_Port < 0x20
000151 9a5a     +sbi Led_Port , Led_Yellow_Bit
                +		.else 
                +ReadPort Led_Port , RTemp
                   SetPortBit Led_Port,Led_Yellow_Bit
                   //Read number of bytes to send
                +
                +FT245_WaitForReadLoop :
000152 d05a     +rcall LedAlternateBlink
000153 994e     +sbic FT245_StatusPin , FT245_RxfBit
000154 cffd     +rjmp FT245_WaitForReadLoop
                   FT245_WaitForRead_PayLoad LedAlternateBlink
                +
                +
000155 985d     +cbi FT245_StatusPort , FT245_RdBit
000156 0000     +nop
000157 0000     +nop
000158 b196     +in RBufferLoopCounterHigh , FT245_DataPin
000159 9a5d     +sbi FT245_StatusPort , FT245_RdBit
                   FT245_ReadByte RBufferLoopCounterHigh
00015a 0000        nop
00015b 0000        nop
                +
                +FT245_WaitForReadLoop :
00015c d050     +rcall LedAlternateBlink
00015d 994e     +sbic FT245_StatusPin , FT245_RxfBit
00015e cffd     +rjmp FT245_WaitForReadLoop
                   FT245_WaitForRead_PayLoad LedAlternateBlink
                +
                +
00015f 985d     +cbi FT245_StatusPort , FT245_RdBit
000160 0000     +nop
000161 0000     +nop
000162 b186     +in RBufferLoopCounter , FT245_DataPin
000163 9a5d     +sbi FT245_StatusPort , FT245_RdBit
                   FT245_ReadByte RBufferLoopCounter
                 
                +
                +        .if Led_Port < 0x20
000164 9a5a     +sbi Led_Port , Led_Yellow_Bit
                +		.else 
                +ReadPort Led_Port , RTemp
                     SetPortBit Led_Port,Led_Yellow_Bit
                +
                +        .if Led_Port < 0x20
000165 985b     +cbi Led_Port , Led_Red_Bit
                +		.else 
                +ReadPort Led_Port , RTemp
                   ClearPortBit Led_Port,Led_Red_Bit
                 
                       //Load starting address of data buffer
000166 e0b1        LDI XH,HIGH(DataBuffer)
000167 e0a0        LDI XL,LOW(DataBuffer)
                 
                 
                   SendData_Loop:
                     
                 
000168 900d      	ld RData, x+
                +
                +
                +FT245_WaitForWriteLoop :
000169 994f     +sbic FT245_StatusPin , FT245_TxeBit
00016a cffe     +rjmp FT245_WaitForWriteLoop
                +FT245_WaitForWrite
                +
                +
00016b ef1f     +ldi Rtemp , 0xff
                +
                +  .if FT245_DataDDR < 0x40
00016c b917     +out FT245_DataDDR , RTemp
                +  .else 
                +sts FT245_DataDDR , RTemp
                +WritePort FT245_DataDDR , RTemp
                +WritePortValue FT245_DataDDR , 0xff
                +FT245_SetOutput
                +
                +
00016d 9a5c     +sbi FT245_StatusPort , FT245_WrBit
00016e b808     +out FT245_DataPort , RData
00016f 985c     +cbi FT245_StatusPort , FT245_WrBit
                +FT245_WriteByte RData
                +
                +
                +
000170 e010     +ldi Rtemp , 0x00
                +
                +  .if FT245_DataDDR < 0x40
000171 b917     +out FT245_DataDDR , RTemp
                +  .else 
                +sts FT245_DataDDR , RTemp
                +WritePort FT245_DataDDR , RTemp
                +WritePortValue FT245_DataDDR , 0x00
                +FT245_SetInput
                     FT245_SendByte RData
                 
                 		
                   //     FT245_SendByte RData
                   //    FT245_SendByte RBufferLoopCounterHigh
                 //	  FT245_SendByte RBufferLoopCounter
                   
000172 9701        sbiw RBufferLoopCounter,1
000173 f7a1        brne SendData_Loop 
                +
                +
                +FT245_WaitForWriteLoop :
000174 994f     +sbic FT245_StatusPin , FT245_TxeBit
000175 cffe     +rjmp FT245_WaitForWriteLoop
                +FT245_WaitForWrite
                +
                +
000176 ef1f     +ldi Rtemp , 0xff
                +
                +  .if FT245_DataDDR < 0x40
000177 b917     +out FT245_DataDDR , RTemp
                +  .else 
                +sts FT245_DataDDR , RTemp
                +WritePort FT245_DataDDR , RTemp
                +WritePortValue FT245_DataDDR , 0xff
                +FT245_SetOutput
000178 e411     +ldi RTemp , 'A'
                +
                +
000179 9a5c     +sbi FT245_StatusPort , FT245_WrBit
00017a b918     +out FT245_DataPort , RTemp
00017b 985c     +cbi FT245_StatusPort , FT245_WrBit
                +FT245_WriteByte RTemp
                +
                +
                +
00017c e010     +ldi Rtemp , 0x00
                +
                +  .if FT245_DataDDR < 0x40
00017d b917     +out FT245_DataDDR , RTemp
                +  .else 
                +sts FT245_DataDDR , RTemp
                +WritePort FT245_DataDDR , RTemp
                +WritePortValue FT245_DataDDR , 0x00
                +FT245_SetInput
                   FT245_SendAck
                 
                +
                +        .if Led_Port < 0x20
00017e 985a     +cbi Led_Port , Led_Yellow_Bit
                +		.else 
                +ReadPort Led_Port , RTemp
                   ClearPortBit Led_Port,Led_Yellow_Bit
                 
00017f 9508      ret
                 
                 
                 //Receives data from the FT245
                 ReceiveData:
                +
                +        .if Led_Port < 0x20
000180 9a5a     +sbi Led_Port , Led_Yellow_Bit
                +		.else 
                +ReadPort Led_Port , RTemp
                   SetPortBit Led_Port,Led_Yellow_Bit
                   //Read number of bytes to receive
                +
                +FT245_WaitForReadLoop :
000181 d02b     +rcall LedAlternateBlink
000182 994e     +sbic FT245_StatusPin , FT245_RxfBit
000183 cffd     +rjmp FT245_WaitForReadLoop
                   FT245_WaitForRead_PayLoad LedAlternateBlink
                +
                +
000184 985d     +cbi FT245_StatusPort , FT245_RdBit
000185 0000     +nop
000186 0000     +nop
000187 b196     +in RBufferLoopCounterHigh , FT245_DataPin
000188 9a5d     +sbi FT245_StatusPort , FT245_RdBit
                   FT245_ReadByte RBufferLoopCounterHigh
000189 0000        nop
00018a 0000        nop
                +
                +FT245_WaitForReadLoop :
00018b d021     +rcall LedAlternateBlink
00018c 994e     +sbic FT245_StatusPin , FT245_RxfBit
00018d cffd     +rjmp FT245_WaitForReadLoop
                   FT245_WaitForRead_PayLoad LedAlternateBlink
                +
                +
00018e 985d     +cbi FT245_StatusPort , FT245_RdBit
00018f 0000     +nop
000190 0000     +nop
000191 b186     +in RBufferLoopCounter , FT245_DataPin
000192 9a5d     +sbi FT245_StatusPort , FT245_RdBit
                   FT245_ReadByte RBufferLoopCounter
                       
                 
                 
                 
                +
                +        .if Led_Port < 0x20
000193 9a5a     +sbi Led_Port , Led_Yellow_Bit
                +		.else 
                +ReadPort Led_Port , RTemp
                   SetPortBit Led_Port,Led_Yellow_Bit
                +
                +        .if Led_Port < 0x20
000194 985b     +cbi Led_Port , Led_Red_Bit
                +		.else 
                +ReadPort Led_Port , RTemp
                   ClearPortBit Led_Port,Led_Red_Bit
                 
                 
                     //Load starting address of data buffer
000195 e0b1        LDI XH,HIGH(DataBuffer)
000196 e0a0        LDI XL,LOW(DataBuffer)
                 
                   ReceiveData_Loop:
                +
                +FT245_WaitForReadLoop :
000197 994e     +sbic FT245_StatusPin , FT245_RxfBit
000198 cffe     +rjmp FT245_WaitForReadLoop
                     FT245_WaitForRead
                 
                +
                +
000199 985d     +cbi FT245_StatusPort , FT245_RdBit
00019a 0000     +nop
00019b 0000     +nop
00019c b006     +in RData , FT245_DataPin
00019d 9a5d     +sbi FT245_StatusPort , FT245_RdBit
                     FT245_ReadByte RData
00019e 920d      	st x+,RData
                 		
                   //     FT245_SendByte RData
                   //    FT245_SendByte RBufferLoopCounterHigh
                 //	  FT245_SendByte RBufferLoopCounter
                   
00019f 9701        sbiw RBufferLoopCounter,1
0001a0 f7b1        brne ReceiveData_Loop 
                +
                +
                +FT245_WaitForWriteLoop :
0001a1 994f     +sbic FT245_StatusPin , FT245_TxeBit
0001a2 cffe     +rjmp FT245_WaitForWriteLoop
                +FT245_WaitForWrite
                +
                +
0001a3 ef1f     +ldi Rtemp , 0xff
                +
                +  .if FT245_DataDDR < 0x40
0001a4 b917     +out FT245_DataDDR , RTemp
                +  .else 
                +sts FT245_DataDDR , RTemp
                +WritePort FT245_DataDDR , RTemp
                +WritePortValue FT245_DataDDR , 0xff
                +FT245_SetOutput
0001a5 e411     +ldi RTemp , 'A'
                +
                +
0001a6 9a5c     +sbi FT245_StatusPort , FT245_WrBit
0001a7 b918     +out FT245_DataPort , RTemp
0001a8 985c     +cbi FT245_StatusPort , FT245_WrBit
                +FT245_WriteByte RTemp
                +
                +
                +
0001a9 e010     +ldi Rtemp , 0x00
                +
                +  .if FT245_DataDDR < 0x40
0001aa b917     +out FT245_DataDDR , RTemp
                +  .else 
                +sts FT245_DataDDR , RTemp
                +WritePort FT245_DataDDR , RTemp
                +WritePortValue FT245_DataDDR , 0x00
                +FT245_SetInput
                   FT245_SendAck
                 
                +
                +        .if Led_Port < 0x20
0001ab 985a     +cbi Led_Port , Led_Yellow_Bit
                +		.else 
                +ReadPort Led_Port , RTemp
                   ClearPortBit Led_Port,Led_Yellow_Bit
                 
0001ac 9508      ret
                 
                 LedAlternateBlink:
0001ad 9533        inc RL0
0001ae 3038        cpi RL0,8
0001af f058        brlo LedAlternateBlinkExit
0001b0 e030          ldi RL0,0
0001b1 9503          inc RL1
0001b2 f441      	brne LedAlternateBlinkExit
0001b3 9543      	inc RL2
0001b4 3840      	cpi RL2,0x80
0001b5 f418      	BRSH LedAlternateBlinkOther
                +
                +        .if Led_Port < 0x20
0001b6 9a5a     +sbi Led_Port , Led_Yellow_Bit
                +		.else 
                +ReadPort Led_Port , RTemp
                 	   SetPortBit Led_Port,Led_Yellow_Bit
                +
                +        .if Led_Port < 0x20
0001b7 985b     +cbi Led_Port , Led_Red_Bit
                +		.else 
                +ReadPort Led_Port , RTemp
                        ClearPortBit Led_Port,Led_Red_Bit
0001b8 c002      	rjmp LedAlternateBlinkExit
                 	LedAlternateBlinkOther:
                +
                +        .if Led_Port < 0x20
0001b9 985a     +cbi Led_Port , Led_Yellow_Bit
                +		.else 
                +ReadPort Led_Port , RTemp
                 	   ClearPortBit Led_Port,Led_Yellow_Bit
                +
                +        .if Led_Port < 0x20
0001ba 9a5b     +sbi Led_Port , Led_Red_Bit
                +		.else 
                +ReadPort Led_Port , RTemp
                 	   SetPortBit Led_Port,Led_Red_Bit
                   LedAlternateBlinkExit:
0001bb 9508      ret
                 
                 LedBothBlink:
0001bc 9533        inc RL0
0001bd 3330        cpi RL0,0x30
0001be f459        brne LedBothBlinkExit
0001bf e030          ldi RL0,0
0001c0 9503          inc RL1
0001c1 f441      	brne LedBothBlinkExit
0001c2 9543      	inc RL2
0001c3 3140      	cpi RL2,0x10
0001c4 f418      	BRSH LedBothBlinkOther
                +
                +        .if Led_Port < 0x20
0001c5 9a5a     +sbi Led_Port , Led_Yellow_Bit
                +		.else 
                +ReadPort Led_Port , RTemp
                 	   SetPortBit Led_Port,Led_Yellow_Bit
                +
                +        .if Led_Port < 0x20
0001c6 9a5b     +sbi Led_Port , Led_Red_Bit
                +		.else 
                +ReadPort Led_Port , RTemp
                        SetPortBit Led_Port,Led_Red_Bit
0001c7 c002      	rjmp LedBothBlinkExit
                 	LedBothBlinkOther:
                +
                +        .if Led_Port < 0x20
0001c8 985a     +cbi Led_Port , Led_Yellow_Bit
                +		.else 
                +ReadPort Led_Port , RTemp
                 	   ClearPortBit Led_Port,Led_Yellow_Bit
                +
                +        .if Led_Port < 0x20
0001c9 985b     +cbi Led_Port , Led_Red_Bit
                +		.else 
                +ReadPort Led_Port , RTemp
                 	   ClearPortBit Led_Port,Led_Red_Bit
                   LedBothBlinkExit:
0001ca 9508      ret
                 
                 
                 
                 
                 ;Sends data to the WS2811 based Led strip. Expects 2 bytes with the number of bytes to be sent (high byte first, low byte second)
                 OutputData:
                 
                   //Read number of bytes to send
                +
                +FT245_WaitForReadLoop :
0001cb dfe1     +rcall LedAlternateBlink
0001cc 994e     +sbic FT245_StatusPin , FT245_RxfBit
0001cd cffd     +rjmp FT245_WaitForReadLoop
                   FT245_WaitForRead_PayLoad LedAlternateBlink
                +
                +
0001ce 985d     +cbi FT245_StatusPort , FT245_RdBit
0001cf 0000     +nop
0001d0 0000     +nop
0001d1 b196     +in RBufferLoopCounterHigh , FT245_DataPin
0001d2 9a5d     +sbi FT245_StatusPort , FT245_RdBit
                   FT245_ReadByte RBufferLoopCounterHigh
0001d3 0000        nop
0001d4 0000        nop
                +
                +FT245_WaitForReadLoop :
0001d5 dfd7     +rcall LedAlternateBlink
0001d6 994e     +sbic FT245_StatusPin , FT245_RxfBit
0001d7 cffd     +rjmp FT245_WaitForReadLoop
                   FT245_WaitForRead_PayLoad LedAlternateBlink
                +
                +
0001d8 985d     +cbi FT245_StatusPort , FT245_RdBit
0001d9 0000     +nop
0001da 0000     +nop
0001db b186     +in RBufferLoopCounter , FT245_DataPin
0001dc 9a5d     +sbi FT245_StatusPort , FT245_RdBit
                   FT245_ReadByte RBufferLoopCounter
                 
                +
                +        .if Led_Port < 0x20
0001dd 985a     +cbi Led_Port , Led_Yellow_Bit
                +		.else 
                +ReadPort Led_Port , RTemp
                   	   ClearPortBit Led_Port,Led_Yellow_Bit
                +
                +        .if Led_Port < 0x20
0001de 9a5b     +sbi Led_Port , Led_Red_Bit
                +		.else 
                +ReadPort Led_Port , RTemp
                 	   SetPortBit Led_Port,Led_Red_Bit
                 
                   //Load starting address of data buffer
0001df e0b1        LDI XH,HIGH(DataBuffer)
0001e0 e0a0        LDI XL,LOW(DataBuffer)
                 
                 
                 
                 // The following block of code produces the signal for the ledstrips. 
                 // Since the ledstrips have pretty strict timing requiremenets, this code has to by cycle accurate.
                 // So before changing anything, be sure your head is well screwed on and you know what you're doing. ;)
                 
                 	Channel_loop_800:
0001e1 900d      		ld RData,x+                                                ;1 to 3 (likely 2)
0001e2 0000      		nop			                                            ;1
0001e3 0000      		nop														;1  additional nop for 20mhz
                 
                 		;-------- Bit0
0001e4 0c00      		lsl RData                                               ;1
0001e5 f478      		brcc Bit0_0_800                                         ;1 or 2 on branch
                 
                 
                 		Bit0_1_800:
0001e6 0000      		NOP                                                     ;1 extra cycle since the previous branch uses 2 cycles on branch
                 
0001e7 9a59      		Sbi WS2811_Port, WS2811_Bit                             ;2  High 13 cycles
0001e8 0000      		nop                                                     ;1
0001e9 0000      		nop                                                     ;1
0001ea 0000      		nop                                                     ;1
0001eb 0000      		nop                                                     ;1
0001ec 0000      		NOP                                                     ;1
0001ed 0000      		NOP                                                     ;1
0001ee 0000      		NOP                                                     ;1
0001ef 0000      		NOP                                                     ;1
0001f0 0000      		nop														;1  additional nop for 20mhz
0001f1 0000      		nop														;1  additional nop for 20mhz
0001f2 0000      		nop														;1  additional nop for 20mhz
                 
0001f3 9859      		cbi WS2811_Port, WS2811_Bit                             ;2  Low
0001f4 c00f      		rjmp Bit0_Tail_800                                      ;2
                 
                 		Bit0_0_800:
0001f5 9a59      		Sbi WS2811_Port, WS2811_Bit                             ;2   High 5 cycles
0001f6 0000      		nop                                                     ;1
0001f7 0000      		NOP                                                     ;1
0001f8 0000      		nop														;1  additional nop for 20mhz
                 
0001f9 9859      		cbi WS2811_Port, WS2811_Bit                             ;2  Low
0001fa 0000      		NOP                                                     ;1
0001fb 0000      		NOP                                                     ;1
0001fc 0000      		NOP                                                     ;1
0001fd 0000      		NOP                                                     ;1
0001fe 0000      		NOP                                                     ;1
0001ff 0000      		NOP                                                     ;1
000200 0000      		NOP                                                     ;1
000201 0000      		NOP                                                     ;1
000202 0000      		nop														;1  additional nop for 20mhz
000203 0000      		nop														;1  additional nop for 20mhz
                 
                 		Bit0_tail_800:
000204 0000      		Nop                                                     ;1
000205 0000      		NOP                                                     ;1
000206 0000      		NOP                                                     ;1
000207 0000      		nop														;1  additional nop for 20mhz
                 
                 			;-------- Bit1
000208 0c00      		lsl RData                                                  ;1
000209 f478      		brcc Bit1_0_800                                         ;1 or 2 on branch
                 
                 
                 		Bit1_1_800:
00020a 0000      		NOP                                                     ;1 extra cycle since the previous branch uses 2 cycles on branch
                 
00020b 9a59      		Sbi WS2811_Port, WS2811_Bit                                           ;2  High 10 cycles
00020c 0000      		nop                                                     ;1
00020d 0000      		nop                                                     ;1
00020e 0000      		nop                                                     ;1
00020f 0000      		nop                                                     ;1
000210 0000      		NOP                                                     ;1
000211 0000      		NOP                                                     ;1
000212 0000      		NOP                                                     ;1
000213 0000      		NOP                                                     ;1
000214 0000      		nop														;1  additional nop for 20mhz
000215 0000      		nop														;1  additional nop for 20mhz
000216 0000      		nop														;1  additional nop for 20mhz
                 
000217 9859      		cbi WS2811_Port, WS2811_Bit                                           ;2  Low
000218 c00f      		rjmp Bit1_Tail_800                                      ;2
                 
                 		Bit1_0_800:
000219 9a59      		Sbi WS2811_Port, WS2811_Bit                                           ;2   High 4 cycles
00021a 0000      		nop                                                     ;1
00021b 0000      		NOP                                                     ;1
00021c 0000      		nop														;1  additional nop for 20mhz
                 
00021d 9859      		cbi WS2811_Port, WS2811_Bit                                           ;2  Low
00021e 0000      		NOP                                                     ;1
00021f 0000      		NOP                                                     ;1
000220 0000      		NOP                                                     ;1
000221 0000      		NOP                                                     ;1
000222 0000      		NOP                                                     ;1
000223 0000      		NOP                                                     ;1
000224 0000      		NOP                                                     ;1
000225 0000      		NOP                                                     ;1
000226 0000      		nop														;1  additional nop for 20mhz
000227 0000      		nop														;1  additional nop for 20mhz
                 
                 		Bit1_tail_800:
000228 0000      		Nop                                                     ;1
000229 0000      		NOP                                                     ;1
00022a 0000      		NOP                                                     ;1
00022b 0000      		nop														;1  additional nop for 20mhz
                 
                 			   ;-------- Bit2
00022c 0c00      		lsl RData                                                  ;1
00022d f478      		brcc Bit2_0_800                                         ;1 or 2 on branch
                 
                 
                 		Bit2_1_800:
00022e 0000      		NOP                                                     ;1 extra cycle since the previous branch uses 2 cycles on branch
                 
00022f 9a59      		Sbi WS2811_Port, WS2811_Bit                                           ;2  High 10 cycles
000230 0000      		nop                                                     ;1
000231 0000      		nop                                                     ;1
000232 0000      		nop                                                     ;1
000233 0000      		nop                                                     ;1
000234 0000      		NOP                                                     ;1
000235 0000      		NOP                                                     ;1
000236 0000      		NOP                                                     ;1
000237 0000      		NOP                                                     ;1
000238 0000      		nop														;1  additional nop for 20mhz
000239 0000      		nop														;1  additional nop for 20mhz
00023a 0000      		nop														;1  additional nop for 20mhz
                 
00023b 9859      		cbi WS2811_Port, WS2811_Bit                                           ;2  Low
00023c c00f      		rjmp Bit2_Tail_800                                      ;2
                 
                 		Bit2_0_800:
00023d 9a59      		Sbi WS2811_Port, WS2811_Bit                                           ;2   High 4 cycles
00023e 0000      		nop                                                     ;1
00023f 0000      		NOP                                                     ;1
000240 0000      		nop														;1  additional nop for 20mhz
                 
000241 9859      		cbi WS2811_Port, WS2811_Bit                                           ;2  Low
000242 0000      		NOP                                                     ;1
000243 0000      		NOP                                                     ;1
000244 0000      		NOP                                                     ;1
000245 0000      		NOP                                                     ;1
000246 0000      		NOP                                                     ;1
000247 0000      		NOP                                                     ;1
000248 0000      		NOP                                                     ;1
000249 0000      		NOP                                                     ;1
00024a 0000      		nop														;1  additional nop for 20mhz
00024b 0000      		nop														;1  additional nop for 20mhz
                 
                 		Bit2_tail_800:
00024c 0000      		Nop                                                     ;1
00024d 0000      		NOP                                                     ;1
00024e 0000      		NOP                                                     ;1
00024f 0000      		nop														;1  additional nop for 20mhz
                 
                 			;-------- bit3
000250 0c00      		lsl RData                                                  ;1
000251 f478      		brcc bit3_0_800                                         ;1 or 2 on branch
                 
                 
                 		Bit3_1_800:
000252 0000      		NOP                                                     ;1 extra cycle since the previous branch uses 2 cycles on branch
                 
000253 9a59      		Sbi WS2811_Port, WS2811_Bit                                           ;2  High 10 cycles
000254 0000      		nop                                                     ;1
000255 0000      		nop                                                     ;1
000256 0000      		nop                                                     ;1
000257 0000      		nop                                                     ;1
000258 0000      		NOP                                                     ;1
000259 0000      		NOP                                                     ;1
00025a 0000      		NOP                                                     ;1
00025b 0000      		NOP                                                     ;1
00025c 0000      		nop														;1  additional nop for 20mhz
00025d 0000      		nop														;1  additional nop for 20mhz
00025e 0000      		nop														;1  additional nop for 20mhz
                 
00025f 9859      		cbi WS2811_Port, WS2811_Bit                                           ;2  Low
000260 c00f      		rjmp bit3_Tail_800                                      ;2
                 
                 		Bit3_0_800:
000261 9a59      		Sbi WS2811_Port, WS2811_Bit                                           ;2   High 4 cycles
000262 0000      		nop                                                     ;1
000263 0000      		NOP                                                     ;1
000264 0000      		nop														;1  additional nop for 20mhz
                 
000265 9859      		cbi WS2811_Port, WS2811_Bit                                           ;2  Low
000266 0000      		NOP                                                     ;1
000267 0000      		NOP                                                     ;1
000268 0000      		NOP                                                     ;1
000269 0000      		NOP                                                     ;1
00026a 0000      		NOP                                                     ;1
00026b 0000      		NOP                                                     ;1
00026c 0000      		NOP                                                     ;1
00026d 0000      		NOP                                                     ;1
00026e 0000      		nop														;1  additional nop for 20mhz
00026f 0000      		nop														;1  additional nop for 20mhz
                 
                 		Bit3_tail_800:
000270 0000      		Nop                                                     ;1
000271 0000      		NOP                                                     ;1
000272 0000      		NOP                                                     ;1
000273 0000      		nop														;1  additional nop for 20mhz
                 
                 			;-------- bit4
000274 0c00      		lsl RData                                                  ;1
000275 f478      		brcc bit4_0_800                                         ;1 or 2 on branch
                 
                 
                 		Bit4_1_800:
000276 0000      		NOP                                                     ;1 extra cycle since the previous branch uses 2 cycles on branch
                 
000277 9a59      		Sbi WS2811_Port, WS2811_Bit                                           ;2  High 10 cycles
000278 0000      		nop                                                     ;1
000279 0000      		nop                                                     ;1
00027a 0000      		nop                                                     ;1
00027b 0000      		nop                                                     ;1
00027c 0000      		NOP                                                     ;1
00027d 0000      		NOP                                                     ;1
00027e 0000      		NOP                                                     ;1
00027f 0000      		NOP                                                     ;1
000280 0000      		nop														;1  additional nop for 20mhz
000281 0000      		nop														;1  additional nop for 20mhz
000282 0000      		nop														;1  additional nop for 20mhz
                 
000283 9859      		cbi WS2811_Port, WS2811_Bit                                           ;2  Low
000284 c00f      		rjmp bit4_Tail_800                                      ;2
                 
                 		Bit4_0_800:
000285 9a59      		Sbi WS2811_Port, WS2811_Bit                                           ;2   High 4 cycles
000286 0000      		nop                                                     ;1
000287 0000      		NOP                                                     ;1
000288 0000      		nop														;1  additional nop for 20mhz
                 
000289 9859      		cbi WS2811_Port, WS2811_Bit                                           ;2  Low
00028a 0000      		NOP                                                     ;1
00028b 0000      		NOP                                                     ;1
00028c 0000      		NOP                                                     ;1
00028d 0000      		NOP                                                     ;1
00028e 0000      		NOP                                                     ;1
00028f 0000      		NOP                                                     ;1
000290 0000      		NOP                                                     ;1
000291 0000      		NOP                                                     ;1
000292 0000      		nop														;1  additional nop for 20mhz
000293 0000      		nop														;1  additional nop for 20mhz
                 
                 		Bit4_tail_800:
000294 0000      		Nop                                                     ;1
000295 0000      		NOP                                                     ;1
000296 0000      		NOP                                                     ;1
000297 0000      		nop														;1  additional nop for 20mhz
                 
                 			;-------- bit5
000298 0c00      		lsl RData                                                  ;1
000299 f478      		brcc bit5_0_800                                         ;1 or 2 on branch
                 
                 
                 		Bit5_1_800:
00029a 0000      		NOP                                                     ;1 extra cycle since the previous branch uses 2 cycles on branch
                 
00029b 9a59      		Sbi WS2811_Port, WS2811_Bit                                           ;2  High 10 cycles
00029c 0000      		nop                                                     ;1
00029d 0000      		nop                                                     ;1
00029e 0000      		nop                                                     ;1
00029f 0000      		nop                                                     ;1
0002a0 0000      		NOP                                                     ;1
0002a1 0000      		NOP                                                     ;1
0002a2 0000      		NOP                                                     ;1
0002a3 0000      		NOP                                                     ;1
0002a4 0000      		nop														;1  additional nop for 20mhz
0002a5 0000      		nop														;1  additional nop for 20mhz
0002a6 0000      		nop														;1  additional nop for 20mhz
                 
0002a7 9859      		cbi WS2811_Port, WS2811_Bit                                           ;2  Low
0002a8 c00f      		rjmp bit5_Tail_800                                      ;2
                 
                 		Bit5_0_800:
0002a9 9a59      		Sbi WS2811_Port, WS2811_Bit                                           ;2   High 4 cycles
0002aa 0000      		nop                                                     ;1
0002ab 0000      		NOP                                                     ;1
0002ac 0000      		nop														;1  additional nop for 20mhz
                 
0002ad 9859      		cbi WS2811_Port, WS2811_Bit                                           ;2  Low
0002ae 0000      		NOP                                                     ;1
0002af 0000      		NOP                                                     ;1
0002b0 0000      		NOP                                                     ;1
0002b1 0000      		NOP                                                     ;1
0002b2 0000      		NOP                                                     ;1
0002b3 0000      		NOP                                                     ;1
0002b4 0000      		NOP                                                     ;1
0002b5 0000      		NOP                                                     ;1
0002b6 0000      		nop														;1  additional nop for 20mhz
0002b7 0000      		nop														;1  additional nop for 20mhz
                 
                 		Bit5_tail_800:
0002b8 0000      		Nop                                                     ;1
0002b9 0000      		NOP                                                     ;1
0002ba 0000      		NOP                                                     ;1
0002bb 0000      		nop														;1  additional nop for 20mhz
                 			   ;-------- bit6
0002bc 0c00      		lsl RData                                                  ;1
0002bd f478      		brcc bit6_0_800                                         ;1 or 2 on branch
                 
                 
                 		Bit6_1_800:
0002be 0000      		NOP                                                     ;1 extra cycle since the previous branch uses 2 cycles on branch
                 
0002bf 9a59      		Sbi WS2811_Port, WS2811_Bit                                           ;2  High 10 cycles
0002c0 0000      		nop                                                     ;1
0002c1 0000      		nop                                                     ;1
0002c2 0000      		nop                                                     ;1
0002c3 0000      		nop                                                     ;1
0002c4 0000      		NOP                                                     ;1
0002c5 0000      		NOP                                                     ;1
0002c6 0000      		NOP                                                     ;1
0002c7 0000      		NOP                                                     ;1
0002c8 0000      		nop														;1  additional nop for 20mhz
0002c9 0000      		nop														;1  additional nop for 20mhz
0002ca 0000      		nop														;1  additional nop for 20mhz
                 
0002cb 9859      		cbi WS2811_Port, WS2811_Bit                                           ;2  Low
0002cc c00f      		rjmp bit6_Tail_800                                      ;2
                 
                 		Bit6_0_800:
0002cd 9a59      		Sbi WS2811_Port, WS2811_Bit                                           ;2   High 4 cycles
0002ce 0000      		nop                                                     ;1
0002cf 0000      		NOP                                                     ;1
0002d0 0000      		nop														;1  additional nop for 20mhz
                 
0002d1 9859      		cbi WS2811_Port, WS2811_Bit                                           ;2  Low
0002d2 0000      		NOP                                                     ;1
0002d3 0000      		NOP                                                     ;1
0002d4 0000      		NOP                                                     ;1
0002d5 0000      		NOP                                                     ;1
0002d6 0000      		NOP                                                     ;1
0002d7 0000      		NOP                                                     ;1
0002d8 0000      		NOP                                                     ;1
0002d9 0000      		NOP                                                     ;1
0002da 0000      		nop														;1  additional nop for 20mhz
0002db 0000      		nop														;1  additional nop for 20mhz
                 
                 		Bit6_tail_800:
0002dc 0000      		Nop                                                     ;1
0002dd 0000      		NOP                                                     ;1
0002de 0000      		NOP                                                     ;1
0002df 0000      		nop														;1  additional nop for 20mhz
                 
                 			;-------- bit7
0002e0 0c00      		lsl RData                                                  ;1
0002e1 f4c0      		brcc bit7_0_800                                         ;1 or 2 on branch
                 
                 
                 		Bit7_1_800:
0002e2 0000      		NOP                                                     ;1 extra cycle since the previous branch uses 2 cycles on branch
                 
0002e3 9a59      		Sbi WS2811_Port, WS2811_Bit                             ;2  High 10 cycles
                 
0002e4 9701      		SBIW r24,1                                              ;2
0002e5 f051      		breq bit7_islasthighbit_800                             ;1 or 2 on branch
                 
0002e6 0000      		NOP                                                     ;1
0002e7 0000      		NOP                                                     ;1
0002e8 0000      		NOP                                                     ;1
0002e9 0000      		NOP                                                     ;1
0002ea 0000      		NOP                                                     ;1
0002eb 0000      		nop														;1  additional nop for 20mhz
0002ec 0000      		nop														;1  additional nop for 20mhz
0002ed 0000      		nop														;1  additional nop for 20mhz
0002ee 9859      		cbi WS2811_Port, WS2811_Bit                                           ;2  Low
                 
                 
0002ef cef1      		Rjmp CHANNEL_LOOP_800                                   ;2
                 
                 		Bit7_islasthighbit_800:
0002f0 0000      		NOP                                                     ;1
0002f1 0000      		NOP                                                     ;1
0002f2 0000      		NOP                                                     ;1
0002f3 0000      		NOP														;1
0002f4 0000      		NOP                                                     ;1
0002f5 0000      		nop														;1  additional nop for 20mhz
0002f6 0000      		nop														;1  additional nop for 20mhz
0002f7 0000      		nop														;1  additional nop for 20mhz
0002f8 9859      		cbi WS2811_Port, WS2811_Bit                                           ;2  Low
                 
0002f9 c00d      		rjmp leave_loop_800                                     ;2
                 
                 
                 		Bit7_0_800:
0002fa 9a59      		Sbi WS2811_Port, WS2811_Bit                                           ;2   High 4 cycles
0002fb 0000      		nop                                                     ;1
0002fc 0000      		NOP                                                     ;1
0002fd 0000      		nop														;1  additional nop for 20mhz
0002fe 9859      		cbi WS2811_Port, WS2811_Bit                                           ;2  Low
                 
0002ff 0000      		NOP                                                     ;1
000300 0000      		NOP                                                     ;1
000301 0000      		NOP                                                     ;1
000302 0000      		nop														;1  additional nop for 20mhz
000303 0000      		nop														;1  additional nop for 20mhz
                 
000304 9701      		SBIW RBufferLoopCounter,1                               ;2
000305 f009      		breq Leave_loop_800                                     ;1 or 2 on branch
                 
000306 ceda      		RJMP CHANNEL_LOOP_800                                   ;2
                 
                 
                     Leave_loop_800:
                 
                +
                +
                +FT245_WaitForWriteLoop :
000307 994f     +sbic FT245_StatusPin , FT245_TxeBit
000308 cffe     +rjmp FT245_WaitForWriteLoop
                +FT245_WaitForWrite
                +
                +
000309 ef1f     +ldi Rtemp , 0xff
                +
                +  .if FT245_DataDDR < 0x40
00030a b917     +out FT245_DataDDR , RTemp
                +  .else 
                +sts FT245_DataDDR , RTemp
                +WritePort FT245_DataDDR , RTemp
                +WritePortValue FT245_DataDDR , 0xff
                +FT245_SetOutput
00030b e411     +ldi RTemp , 'A'
                +
                +
00030c 9a5c     +sbi FT245_StatusPort , FT245_WrBit
00030d b918     +out FT245_DataPort , RTemp
00030e 985c     +cbi FT245_StatusPort , FT245_WrBit
                +FT245_WriteByte RTemp
                +
                +
                +
00030f e010     +ldi Rtemp , 0x00
                +
                +  .if FT245_DataDDR < 0x40
000310 b917     +out FT245_DataDDR , RTemp
                +  .else 
                +sts FT245_DataDDR , RTemp
                +WritePort FT245_DataDDR , RTemp
                +WritePortValue FT245_DataDDR , 0x00
                +FT245_SetInput
                     FT245_SendAck
                 
                +
000311 e411     +ldi RTemp , 65
                +WaitUsLoop :
000312 0000     +nop
000313 0000     +nop
000314 0000     +nop
000315 0000     +nop
000316 0000     +nop
000317 0000     +nop
000318 0000     +nop
000319 0000     +nop
00031a 0000     +nop
00031b 0000     +nop
00031c 0000     +nop
00031d 0000     +nop
00031e 0000     +nop
00031f 0000     +nop
000320 0000     +nop
000321 0000     +nop
000322 0000     +nop
000323 0000     +nop
000324 0000     +nop
000325 0000     +nop
000326 0000     +nop
000327 951a     +dec RTemp
000328 f749     +brne WaitUsLoop
                     WaitUs 65
                 
                +
                +        .if Led_Port < 0x20
000329 985a     +cbi Led_Port , Led_Yellow_Bit
                +		.else 
                +ReadPort Led_Port , RTemp
                 	ClearPortBit Led_Port,Led_Yellow_Bit
                +
                +        .if Led_Port < 0x20
00032a 985b     +cbi Led_Port , Led_Red_Bit
                +		.else 
                +ReadPort Led_Port , RTemp
                 	ClearPortBit Led_Port,Led_Red_Bit
                 
00032b 9508      ret
                 
00032c 6e45
00032d 2064
00032e 666f
00032f 6620
000330 7269
000331 776d
000332 7261
C:\Users\Tom\Documents\GitHub\DirectStrip Controller\DirectStrip Controller\DirectStrip Controller.asm(859): warning: .cseg .db misalignment - padding zero byte
000333 0065      .db	"End of firmware"
                 
                 .DSEG
                 
000100           DataBuffer: .BYTE DataBufferSize
                  


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega1284P" register use summary:
r0 :  15 r1 :   0 r2 :   0 r3 :   0 r4 :   0 r5 :   0 r6 :   0 r7 :   0 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16:   2 r17:  89 r18:  14 r19:   6 r20:   4 r21:   0 r22:   0 r23:   0 
r24:   9 r25:   4 r26:   4 r27:   4 r28:   0 r29:   0 r30:   2 r31:   2 
x  :   4 y  :   0 z  :   0 
Registers used: 13 out of 35 (37.1%)

"ATmega1284P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   1 add   :   1 adiw  :   0 and   :   0 
andi  :   0 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   8 brcs  :   0 break :   0 breq  :   2 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   1 brlt  :   0 brmi  :   0 
brne  :   7 brpl  :   0 brsh  :   3 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :   0 cbi   :  57 cbr   :   0 
clc   :   0 clh   :   0 cli   :   1 cln   :   0 clr   :   0 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   0 cpc   :   0 
cpi   :   5 cpse  :   0 dec   :   1 elpm  :   0 eor   :   0 fmul  :   0 
fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   1 in    :   9 inc   :   6 
jmp   :   1 ld    :   2 ldd   :   0 ldi   :  62 lds   :   1 lpm   :   0 
lsl   :   8 lsr   :   0 mov   :   0 movw  :   0 mul   :   0 muls  :   0 
mulsu :   0 neg   :   0 nop   : 281 or    :   0 ori   :   1 out   :  44 
pop   :   0 push  :   0 rcall :   9 ret   :   9 reti  :   0 rjmp  :  66 
rol   :   0 ror   :   0 sbc   :   0 sbci  :   0 sbi   :  56 sbic  :  23 
sbis  :   1 sbiw  :   5 sbr   :   0 sbrc  :   0 sbrs  :   0 sec   :   0 
seh   :   0 sei   :   0 sen   :   0 ser   :   0 ses   :   0 set   :   0 
sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :   2 std   :   0 
sts   :   4 sub   :   0 subi  :   1 swap  :   0 tst   :   0 wdr   :   1 

Instructions used: 33 out of 114 (28.9%)

"ATmega1284P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000668   1372    268   1640  131072   1.3%
[.dseg] 0x000100 0x0040c0      0  16320  16320   16384  99.6%
[.eseg] 0x000000 0x000000      0      0      0    4096   0.0%

Assembly complete, 0 errors, 1 warnings
