{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738002351561 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738002351561 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 27 19:25:51 2025 " "Processing started: Mon Jan 27 19:25:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738002351561 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002351561 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off risc-cpu -c risc-cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off risc-cpu -c risc-cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002351562 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1738002351730 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1738002351730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/enzo/Documents/risc-cpu/src/status.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/enzo/Documents/risc-cpu/src/status.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 status-status_a " "Found design unit 1: status-status_a" {  } { { "../src/status.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/status.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002358341 ""} { "Info" "ISGN_ENTITY_NAME" "1 status " "Found entity 1: status" {  } { { "../src/status.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/status.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002358341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002358341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/enzo/Documents/risc-cpu/src/seg7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/enzo/Documents/risc-cpu/src/seg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7-Behavioral " "Found design unit 1: seg7-Behavioral" {  } { { "../src/seg7.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/seg7.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002358341 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "../src/seg7.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/seg7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002358341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002358341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/enzo/Documents/risc-cpu/src/screen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/enzo/Documents/risc-cpu/src/screen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 screen-Behavioral " "Found design unit 1: screen-Behavioral" {  } { { "../src/screen.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/screen.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002358342 ""} { "Info" "ISGN_ENTITY_NAME" "1 screen " "Found entity 1: screen" {  } { { "../src/screen.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/screen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002358342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002358342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/enzo/Documents/risc-cpu/src/rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/enzo/Documents/risc-cpu/src/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-Behavioral " "Found design unit 1: rom-Behavioral" {  } { { "../src/rom.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002358343 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "../src/rom.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/rom.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002358343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002358343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/enzo/Documents/risc-cpu/src/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/enzo/Documents/risc-cpu/src/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-Behavioral " "Found design unit 1: reg-Behavioral" {  } { { "../src/reg.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/reg.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002358343 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "../src/reg.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002358343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002358343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/enzo/Documents/risc-cpu/src/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/enzo/Documents/risc-cpu/src/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-Behavioral " "Found design unit 1: ram-Behavioral" {  } { { "../src/ram.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/ram.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002358343 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../src/ram.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/ram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002358343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002358343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/enzo/Documents/risc-cpu/src/pipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/enzo/Documents/risc-cpu/src/pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline-pipeline_a " "Found design unit 1: pipeline-pipeline_a" {  } { { "../src/pipeline.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/pipeline.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002358344 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "../src/pipeline.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/pipeline.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002358344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002358344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/enzo/Documents/risc-cpu/src/pcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/enzo/Documents/risc-cpu/src/pcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcounter-Behavioral " "Found design unit 1: pcounter-Behavioral" {  } { { "../src/pcounter.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/pcounter.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002358344 ""} { "Info" "ISGN_ENTITY_NAME" "1 pcounter " "Found entity 1: pcounter" {  } { { "../src/pcounter.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/pcounter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002358344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002358344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/enzo/Documents/risc-cpu/src/dig2dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/enzo/Documents/risc-cpu/src/dig2dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dig2dec-Behavioral " "Found design unit 1: dig2dec-Behavioral" {  } { { "../src/dig2dec.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/dig2dec.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002358345 ""} { "Info" "ISGN_ENTITY_NAME" "1 dig2dec " "Found entity 1: dig2dec" {  } { { "../src/dig2dec.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/dig2dec.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002358345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002358345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/enzo/Documents/risc-cpu/src/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/enzo/Documents/risc-cpu/src/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-Behavioral " "Found design unit 1: decoder-Behavioral" {  } { { "../src/decoder.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/decoder.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002358345 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../src/decoder.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002358345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002358345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/enzo/Documents/risc-cpu/src/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/enzo/Documents/risc-cpu/src/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-Behavioral " "Found design unit 1: cpu-Behavioral" {  } { { "../src/cpu.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/cpu.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002358346 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../src/cpu.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/cpu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002358346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002358346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/enzo/Documents/risc-cpu/src/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/enzo/Documents/risc-cpu/src/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Behavioral " "Found design unit 1: alu-Behavioral" {  } { { "../src/alu.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/alu.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002358347 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/alu.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002358347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002358347 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1738002358399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcounter pcounter:pcounter_inst " "Elaborating entity \"pcounter\" for hierarchy \"pcounter:pcounter_inst\"" {  } { { "../src/cpu.vhd" "pcounter_inst" { Text "/home/enzo/Documents/risc-cpu/src/cpu.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738002358400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:rom_inst " "Elaborating entity \"rom\" for hierarchy \"rom:rom_inst\"" {  } { { "../src/cpu.vhd" "rom_inst" { Text "/home/enzo/Documents/risc-cpu/src/cpu.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738002358401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram_inst " "Elaborating entity \"ram\" for hierarchy \"ram:ram_inst\"" {  } { { "../src/cpu.vhd" "ram_inst" { Text "/home/enzo/Documents/risc-cpu/src/cpu.vhd" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738002358412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_inst " "Elaborating entity \"alu\" for hierarchy \"alu:alu_inst\"" {  } { { "../src/cpu.vhd" "alu_inst" { Text "/home/enzo/Documents/risc-cpu/src/cpu.vhd" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738002358413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:reg_inst " "Elaborating entity \"reg\" for hierarchy \"reg:reg_inst\"" {  } { { "../src/cpu.vhd" "reg_inst" { Text "/home/enzo/Documents/risc-cpu/src/cpu.vhd" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738002358413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "status status:status_inst " "Elaborating entity \"status\" for hierarchy \"status:status_inst\"" {  } { { "../src/cpu.vhd" "status_inst" { Text "/home/enzo/Documents/risc-cpu/src/cpu.vhd" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738002358414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:decoder_inst " "Elaborating entity \"decoder\" for hierarchy \"decoder:decoder_inst\"" {  } { { "../src/cpu.vhd" "decoder_inst" { Text "/home/enzo/Documents/risc-cpu/src/cpu.vhd" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738002358415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline pipeline:pipeline_inst " "Elaborating entity \"pipeline\" for hierarchy \"pipeline:pipeline_inst\"" {  } { { "../src/cpu.vhd" "pipeline_inst" { Text "/home/enzo/Documents/risc-cpu/src/cpu.vhd" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738002358417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "screen screen:screen_inst " "Elaborating entity \"screen\" for hierarchy \"screen:screen_inst\"" {  } { { "../src/cpu.vhd" "screen_inst" { Text "/home/enzo/Documents/risc-cpu/src/cpu.vhd" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738002358417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 screen:screen_inst\|seg7:seg7_0 " "Elaborating entity \"seg7\" for hierarchy \"screen:screen_inst\|seg7:seg7_0\"" {  } { { "../src/screen.vhd" "seg7_0" { Text "/home/enzo/Documents/risc-cpu/src/screen.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738002358418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dig2dec screen:screen_inst\|dig2dec:dig2dec_inst " "Elaborating entity \"dig2dec\" for hierarchy \"screen:screen_inst\|dig2dec:dig2dec_inst\"" {  } { { "../src/screen.vhd" "dig2dec_inst" { Text "/home/enzo/Documents/risc-cpu/src/screen.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738002358420 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ram:ram_inst\|data_ram_rtl_0 " "Inferred dual-clock RAM node \"ram:ram_inst\|data_ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1738002358693 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rom:rom_inst\|rom_data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rom:rom_inst\|rom_data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1738002358807 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 26 " "Parameter WIDTH_A set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1738002358807 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1738002358807 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1738002358807 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1738002358807 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1738002358807 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1738002358807 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1738002358807 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1738002358807 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/risc-cpu.ram0_rom_1d582.hdl.mif " "Parameter INIT_FILE set to db/risc-cpu.ram0_rom_1d582.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1738002358807 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1738002358807 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:ram_inst\|data_ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram:ram_inst\|data_ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1738002358807 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1738002358807 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1738002358807 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1738002358807 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1738002358807 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1738002358807 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1738002358807 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1738002358807 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1738002358807 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1738002358807 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1738002358807 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1738002358807 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1738002358807 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1738002358807 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1738002358807 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1738002358807 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "screen:screen_inst\|dig2dec:dig2dec_inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"screen:screen_inst\|dig2dec:dig2dec_inst\|Mod1\"" {  } { { "../src/dig2dec.vhd" "Mod1" { Text "/home/enzo/Documents/risc-cpu/src/dig2dec.vhd" 51 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738002358808 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "screen:screen_inst\|dig2dec:dig2dec_inst\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"screen:screen_inst\|dig2dec:dig2dec_inst\|Div2\"" {  } { { "../src/dig2dec.vhd" "Div2" { Text "/home/enzo/Documents/risc-cpu/src/dig2dec.vhd" 50 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738002358808 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "screen:screen_inst\|dig2dec:dig2dec_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"screen:screen_inst\|dig2dec:dig2dec_inst\|Mod0\"" {  } { { "../src/dig2dec.vhd" "Mod0" { Text "/home/enzo/Documents/risc-cpu/src/dig2dec.vhd" 50 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738002358808 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "screen:screen_inst\|dig2dec:dig2dec_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"screen:screen_inst\|dig2dec:dig2dec_inst\|Div1\"" {  } { { "../src/dig2dec.vhd" "Div1" { Text "/home/enzo/Documents/risc-cpu/src/dig2dec.vhd" 49 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738002358808 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "screen:screen_inst\|dig2dec:dig2dec_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"screen:screen_inst\|dig2dec:dig2dec_inst\|Div0\"" {  } { { "../src/dig2dec.vhd" "Div0" { Text "/home/enzo/Documents/risc-cpu/src/dig2dec.vhd" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738002358808 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "alu:alu_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"alu:alu_inst\|Mult0\"" {  } { { "../src/alu.vhd" "Mult0" { Text "/home/enzo/Documents/risc-cpu/src/alu.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738002358808 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu:alu_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu:alu_inst\|Div0\"" {  } { { "../src/alu.vhd" "Div0" { Text "/home/enzo/Documents/risc-cpu/src/alu.vhd" 51 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738002358808 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1738002358808 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:rom_inst\|altsyncram:rom_data_rtl_0 " "Elaborated megafunction instantiation \"rom:rom_inst\|altsyncram:rom_data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738002358853 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:rom_inst\|altsyncram:rom_data_rtl_0 " "Instantiated megafunction \"rom:rom_inst\|altsyncram:rom_data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002358854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 26 " "Parameter \"WIDTH_A\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002358854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002358854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002358854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002358854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002358854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002358854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002358854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002358854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/risc-cpu.ram0_rom_1d582.hdl.mif " "Parameter \"INIT_FILE\" = \"db/risc-cpu.ram0_rom_1d582.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002358854 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738002358854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3h61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3h61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3h61 " "Found entity 1: altsyncram_3h61" {  } { { "db/altsyncram_3h61.tdf" "" { Text "/home/enzo/Documents/risc-cpu/quartus/db/altsyncram_3h61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002358887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002358887 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram_inst\|altsyncram:data_ram_rtl_0 " "Elaborated megafunction instantiation \"ram:ram_inst\|altsyncram:data_ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738002358906 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram_inst\|altsyncram:data_ram_rtl_0 " "Instantiated megafunction \"ram:ram_inst\|altsyncram:data_ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002358907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002358907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002358907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002358907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002358907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002358907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002358907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002358907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002358907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002358907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002358907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002358907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002358907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002358907 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738002358907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m4d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m4d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m4d1 " "Found entity 1: altsyncram_m4d1" {  } { { "db/altsyncram_m4d1.tdf" "" { Text "/home/enzo/Documents/risc-cpu/quartus/db/altsyncram_m4d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002358939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002358939 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "screen:screen_inst\|dig2dec:dig2dec_inst\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"screen:screen_inst\|dig2dec:dig2dec_inst\|lpm_divide:Mod1\"" {  } { { "../src/dig2dec.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/dig2dec.vhd" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738002358948 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "screen:screen_inst\|dig2dec:dig2dec_inst\|lpm_divide:Mod1 " "Instantiated megafunction \"screen:screen_inst\|dig2dec:dig2dec_inst\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002358948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002358948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002358948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002358948 ""}  } { { "../src/dig2dec.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/dig2dec.vhd" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738002358948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gkl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gkl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gkl " "Found entity 1: lpm_divide_gkl" {  } { { "db/lpm_divide_gkl.tdf" "" { Text "/home/enzo/Documents/risc-cpu/quartus/db/lpm_divide_gkl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002358977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002358977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "/home/enzo/Documents/risc-cpu/quartus/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002358980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002358980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8fe " "Found entity 1: alt_u_div_8fe" {  } { { "db/alt_u_div_8fe.tdf" "" { Text "/home/enzo/Documents/risc-cpu/quartus/db/alt_u_div_8fe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002358986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002358986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "/home/enzo/Documents/risc-cpu/quartus/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002359016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002359016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "/home/enzo/Documents/risc-cpu/quartus/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002359045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002359045 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "screen:screen_inst\|dig2dec:dig2dec_inst\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"screen:screen_inst\|dig2dec:dig2dec_inst\|lpm_divide:Div2\"" {  } { { "../src/dig2dec.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/dig2dec.vhd" 50 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738002359048 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "screen:screen_inst\|dig2dec:dig2dec_inst\|lpm_divide:Div2 " "Instantiated megafunction \"screen:screen_inst\|dig2dec:dig2dec_inst\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002359048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002359048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002359048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002359048 ""}  } { { "../src/dig2dec.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/dig2dec.vhd" 50 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738002359048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9sl " "Found entity 1: lpm_divide_9sl" {  } { { "db/lpm_divide_9sl.tdf" "" { Text "/home/enzo/Documents/risc-cpu/quartus/db/lpm_divide_9sl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002359077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002359077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "/home/enzo/Documents/risc-cpu/quartus/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002359081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002359081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0fe " "Found entity 1: alt_u_div_0fe" {  } { { "db/alt_u_div_0fe.tdf" "" { Text "/home/enzo/Documents/risc-cpu/quartus/db/alt_u_div_0fe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002359086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002359086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "screen:screen_inst\|dig2dec:dig2dec_inst\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"screen:screen_inst\|dig2dec:dig2dec_inst\|lpm_divide:Div1\"" {  } { { "../src/dig2dec.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/dig2dec.vhd" 49 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738002359096 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "screen:screen_inst\|dig2dec:dig2dec_inst\|lpm_divide:Div1 " "Instantiated megafunction \"screen:screen_inst\|dig2dec:dig2dec_inst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002359096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002359096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002359096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002359096 ""}  } { { "../src/dig2dec.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/dig2dec.vhd" 49 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738002359096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_csl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_csl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_csl " "Found entity 1: lpm_divide_csl" {  } { { "db/lpm_divide_csl.tdf" "" { Text "/home/enzo/Documents/risc-cpu/quartus/db/lpm_divide_csl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002359124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002359124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "/home/enzo/Documents/risc-cpu/quartus/db/sign_div_unsign_ekh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002359127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002359127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6fe " "Found entity 1: alt_u_div_6fe" {  } { { "db/alt_u_div_6fe.tdf" "" { Text "/home/enzo/Documents/risc-cpu/quartus/db/alt_u_div_6fe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002359133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002359133 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "screen:screen_inst\|dig2dec:dig2dec_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"screen:screen_inst\|dig2dec:dig2dec_inst\|lpm_divide:Div0\"" {  } { { "../src/dig2dec.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/dig2dec.vhd" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738002359139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "screen:screen_inst\|dig2dec:dig2dec_inst\|lpm_divide:Div0 " "Instantiated megafunction \"screen:screen_inst\|dig2dec:dig2dec_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002359139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002359139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002359139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002359139 ""}  } { { "../src/dig2dec.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/dig2dec.vhd" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738002359139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7sl " "Found entity 1: lpm_divide_7sl" {  } { { "db/lpm_divide_7sl.tdf" "" { Text "/home/enzo/Documents/risc-cpu/quartus/db/lpm_divide_7sl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002359167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002359167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "/home/enzo/Documents/risc-cpu/quartus/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002359170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002359170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_see.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_see.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_see " "Found entity 1: alt_u_div_see" {  } { { "db/alt_u_div_see.tdf" "" { Text "/home/enzo/Documents/risc-cpu/quartus/db/alt_u_div_see.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002359175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002359175 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"alu:alu_inst\|lpm_mult:Mult0\"" {  } { { "../src/alu.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/alu.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738002359187 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"alu:alu_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002359187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002359187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002359187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002359187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002359187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002359187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002359187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002359187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002359187 ""}  } { { "../src/alu.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/alu.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738002359187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tds.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tds.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tds " "Found entity 1: mult_tds" {  } { { "db/mult_tds.tdf" "" { Text "/home/enzo/Documents/risc-cpu/quartus/db/mult_tds.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002359216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002359216 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"alu:alu_inst\|lpm_divide:Div0\"" {  } { { "../src/alu.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/alu.vhd" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738002359219 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu_inst\|lpm_divide:Div0 " "Instantiated megafunction \"alu:alu_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002359219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002359219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002359219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002359219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738002359219 ""}  } { { "../src/alu.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/alu.vhd" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738002359219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5ao.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5ao.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5ao " "Found entity 1: lpm_divide_5ao" {  } { { "db/lpm_divide_5ao.tdf" "" { Text "/home/enzo/Documents/risc-cpu/quartus/db/lpm_divide_5ao.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002359247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002359247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_aag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_aag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_aag " "Found entity 1: abs_divider_aag" {  } { { "db/abs_divider_aag.tdf" "" { Text "/home/enzo/Documents/risc-cpu/quartus/db/abs_divider_aag.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002359251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002359251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_r99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_r99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_r99 " "Found entity 1: lpm_abs_r99" {  } { { "db/lpm_abs_r99.tdf" "" { Text "/home/enzo/Documents/risc-cpu/quartus/db/lpm_abs_r99.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002359255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002359255 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "14 " "Ignored 14 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "14 " "Ignored 14 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1738002359626 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1738002359626 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../src/cpu.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/cpu.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738002359794 "|cpu|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../src/cpu.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/cpu.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738002359794 "|cpu|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "../src/cpu.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/cpu.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738002359794 "|cpu|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "../src/cpu.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/cpu.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738002359794 "|cpu|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "../src/cpu.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/cpu.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738002359794 "|cpu|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "../src/cpu.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/cpu.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738002359794 "|cpu|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "../src/cpu.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/cpu.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738002359794 "|cpu|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "../src/cpu.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/cpu.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738002359794 "|cpu|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "../src/cpu.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/cpu.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738002359794 "|cpu|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "../src/cpu.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/cpu.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738002359794 "|cpu|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "../src/cpu.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/cpu.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738002359794 "|cpu|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "../src/cpu.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/cpu.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738002359794 "|cpu|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "../src/cpu.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/cpu.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738002359794 "|cpu|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "../src/cpu.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/cpu.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738002359794 "|cpu|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1738002359794 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1738002359878 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "screen:screen_inst\|dig2dec:dig2dec_inst\|lpm_divide:Mod0\|lpm_divide_gkl:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_8fe:divider\|add_sub_7_result_int\[0\]~0 " "Logic cell \"screen:screen_inst\|dig2dec:dig2dec_inst\|lpm_divide:Mod0\|lpm_divide_gkl:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_8fe:divider\|add_sub_7_result_int\[0\]~0\"" {  } { { "db/alt_u_div_8fe.tdf" "add_sub_7_result_int\[0\]~0" { Text "/home/enzo/Documents/risc-cpu/quartus/db/alt_u_div_8fe.tdf" 62 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738002360639 ""} { "Info" "ISCL_SCL_CELL_NAME" "screen:screen_inst\|dig2dec:dig2dec_inst\|lpm_divide:Mod0\|lpm_divide_gkl:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_8fe:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"screen:screen_inst\|dig2dec:dig2dec_inst\|lpm_divide:Mod0\|lpm_divide_gkl:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_8fe:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_8fe.tdf" "add_sub_6_result_int\[0\]~14" { Text "/home/enzo/Documents/risc-cpu/quartus/db/alt_u_div_8fe.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738002360639 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1738002360639 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1738002360762 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738002360762 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../src/cpu.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/cpu.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738002360828 "|cpu|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../src/cpu.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/cpu.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738002360828 "|cpu|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../src/cpu.vhd" "" { Text "/home/enzo/Documents/risc-cpu/src/cpu.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738002360828 "|cpu|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1738002360828 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "901 " "Implemented 901 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1738002360828 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1738002360828 ""} { "Info" "ICUT_CUT_TM_LCELLS" "795 " "Implemented 795 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1738002360828 ""} { "Info" "ICUT_CUT_TM_RAMS" "34 " "Implemented 34 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1738002360828 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1738002360828 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1738002360828 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "543 " "Peak virtual memory: 543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738002360838 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 27 19:26:00 2025 " "Processing ended: Mon Jan 27 19:26:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738002360838 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738002360838 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738002360838 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002360838 ""}
