#  Simulation Model Generator
#  Xilinx EDK 14.7 EDK_P.20131013
#  Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
#
#  File     system.do (Tue Jul 15 00:22:41 2014)
#
vmap secureip "D:/xlx_lib/secureip/"
vmap simprim "D:/xlx_lib/simprim/"
vmap simprims_ver "D:/xlx_lib/simprims_ver/"
vmap unimacro "D:/xlx_lib/unimacro/"
vmap unimacro_ver "D:/xlx_lib/unimacro_ver/"
vmap unisim "D:/xlx_lib/unisim/"
vmap unisims_ver "D:/xlx_lib/unisims_ver/"
vmap xilinxcorelib "D:/xlx_lib/xilinxcorelib/"
vmap xilinxcorelib_ver "D:/xlx_lib/xilinxcorelib_ver/"
vlib microblaze_v8_50_c
vmap microblaze_v8_50_c microblaze_v8_50_c
vmap proc_common_v3_00_a "D:/xlx_lib/edk/proc_common_v3_00_a/"
vmap plb_v46_v1_05_a "D:/xlx_lib/edk/plb_v46_v1_05_a/"
vlib lmb_v10_v2_00_b
vmap lmb_v10_v2_00_b lmb_v10_v2_00_b
vlib lmb_bram_if_cntlr_v3_10_c
vmap lmb_bram_if_cntlr_v3_10_c lmb_bram_if_cntlr_v3_10_c
vlib lmb_bram_elaborate_v1_00_a
vmap lmb_bram_elaborate_v1_00_a lmb_bram_elaborate_v1_00_a
vmap plbv46_slave_burst_v1_01_a "D:/xlx_lib/edk/plbv46_slave_burst_v1_01_a/"
vmap mch_plbv46_slave_burst_v2_01_a "D:/xlx_lib/edk/mch_plbv46_slave_burst_v2_01_a/"
vmap emc_common_v4_01_a "D:/xlx_lib/edk/emc_common_v4_01_a/"
vmap xps_mch_emc_v3_01_a "D:/xlx_lib/edk/xps_mch_emc_v3_01_a/"
vmap plbv46_slave_single_v1_01_a "D:/xlx_lib/edk/plbv46_slave_single_v1_01_a/"
vmap mpmc_v6_06_a "D:/xlx_lib/edk/mpmc_v6_06_a/"
vmap clock_generator_v4_03_a "D:/xlx_lib/edk/clock_generator_v4_03_a/"
vlib clock_generator_0_v4_03_a
vmap clock_generator_0_v4_03_a clock_generator_0_v4_03_a
vmap axi_lite_ipif_v1_01_a "D:/xlx_lib/edk/axi_lite_ipif_v1_01_a/"
vlib mdm_v2_10_a
vmap mdm_v2_10_a mdm_v2_10_a
vlib proc_sys_reset_v3_00_a
vmap proc_sys_reset_v3_00_a proc_sys_reset_v3_00_a
vmap nfa_accept_samples_generic_hw_top_v1_00_a "D:/xlx_lib/edk/nfa_accept_samples_generic_hw_top_v1_00_a/"
vlib work
vmap work work
