
demorun.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aed4  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004e8  0800b0a8  0800b0a8  0000c0a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b590  0800b590  0000d1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b590  0800b590  0000c590  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b598  0800b598  0000d1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b598  0800b598  0000c598  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b59c  0800b59c  0000c59c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800b5a0  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003a8  200001d4  0800b774  0000d1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000057c  0800b774  0000d57c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000be49  00000000  00000000  0000d204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020e9  00000000  00000000  0001904d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a18  00000000  00000000  0001b138  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007b6  00000000  00000000  0001bb50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002367f  00000000  00000000  0001c306  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d1eb  00000000  00000000  0003f985  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d7b4b  00000000  00000000  0004cb70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001246bb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000040d0  00000000  00000000  00124700  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  001287d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d4 	.word	0x200001d4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800b08c 	.word	0x0800b08c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001d8 	.word	0x200001d8
 800020c:	0800b08c 	.word	0x0800b08c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9be 	b.w	800105c <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	468e      	mov	lr, r1
 8000d6c:	4604      	mov	r4, r0
 8000d6e:	4688      	mov	r8, r1
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d14a      	bne.n	8000e0a <__udivmoddi4+0xa6>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4617      	mov	r7, r2
 8000d78:	d962      	bls.n	8000e40 <__udivmoddi4+0xdc>
 8000d7a:	fab2 f682 	clz	r6, r2
 8000d7e:	b14e      	cbz	r6, 8000d94 <__udivmoddi4+0x30>
 8000d80:	f1c6 0320 	rsb	r3, r6, #32
 8000d84:	fa01 f806 	lsl.w	r8, r1, r6
 8000d88:	fa20 f303 	lsr.w	r3, r0, r3
 8000d8c:	40b7      	lsls	r7, r6
 8000d8e:	ea43 0808 	orr.w	r8, r3, r8
 8000d92:	40b4      	lsls	r4, r6
 8000d94:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d98:	fa1f fc87 	uxth.w	ip, r7
 8000d9c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000da0:	0c23      	lsrs	r3, r4, #16
 8000da2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000da6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000daa:	fb01 f20c 	mul.w	r2, r1, ip
 8000dae:	429a      	cmp	r2, r3
 8000db0:	d909      	bls.n	8000dc6 <__udivmoddi4+0x62>
 8000db2:	18fb      	adds	r3, r7, r3
 8000db4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000db8:	f080 80ea 	bcs.w	8000f90 <__udivmoddi4+0x22c>
 8000dbc:	429a      	cmp	r2, r3
 8000dbe:	f240 80e7 	bls.w	8000f90 <__udivmoddi4+0x22c>
 8000dc2:	3902      	subs	r1, #2
 8000dc4:	443b      	add	r3, r7
 8000dc6:	1a9a      	subs	r2, r3, r2
 8000dc8:	b2a3      	uxth	r3, r4
 8000dca:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dce:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dd6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dda:	459c      	cmp	ip, r3
 8000ddc:	d909      	bls.n	8000df2 <__udivmoddi4+0x8e>
 8000dde:	18fb      	adds	r3, r7, r3
 8000de0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000de4:	f080 80d6 	bcs.w	8000f94 <__udivmoddi4+0x230>
 8000de8:	459c      	cmp	ip, r3
 8000dea:	f240 80d3 	bls.w	8000f94 <__udivmoddi4+0x230>
 8000dee:	443b      	add	r3, r7
 8000df0:	3802      	subs	r0, #2
 8000df2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000df6:	eba3 030c 	sub.w	r3, r3, ip
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	b11d      	cbz	r5, 8000e06 <__udivmoddi4+0xa2>
 8000dfe:	40f3      	lsrs	r3, r6
 8000e00:	2200      	movs	r2, #0
 8000e02:	e9c5 3200 	strd	r3, r2, [r5]
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d905      	bls.n	8000e1a <__udivmoddi4+0xb6>
 8000e0e:	b10d      	cbz	r5, 8000e14 <__udivmoddi4+0xb0>
 8000e10:	e9c5 0100 	strd	r0, r1, [r5]
 8000e14:	2100      	movs	r1, #0
 8000e16:	4608      	mov	r0, r1
 8000e18:	e7f5      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e1a:	fab3 f183 	clz	r1, r3
 8000e1e:	2900      	cmp	r1, #0
 8000e20:	d146      	bne.n	8000eb0 <__udivmoddi4+0x14c>
 8000e22:	4573      	cmp	r3, lr
 8000e24:	d302      	bcc.n	8000e2c <__udivmoddi4+0xc8>
 8000e26:	4282      	cmp	r2, r0
 8000e28:	f200 8105 	bhi.w	8001036 <__udivmoddi4+0x2d2>
 8000e2c:	1a84      	subs	r4, r0, r2
 8000e2e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e32:	2001      	movs	r0, #1
 8000e34:	4690      	mov	r8, r2
 8000e36:	2d00      	cmp	r5, #0
 8000e38:	d0e5      	beq.n	8000e06 <__udivmoddi4+0xa2>
 8000e3a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e3e:	e7e2      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e40:	2a00      	cmp	r2, #0
 8000e42:	f000 8090 	beq.w	8000f66 <__udivmoddi4+0x202>
 8000e46:	fab2 f682 	clz	r6, r2
 8000e4a:	2e00      	cmp	r6, #0
 8000e4c:	f040 80a4 	bne.w	8000f98 <__udivmoddi4+0x234>
 8000e50:	1a8a      	subs	r2, r1, r2
 8000e52:	0c03      	lsrs	r3, r0, #16
 8000e54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e58:	b280      	uxth	r0, r0
 8000e5a:	b2bc      	uxth	r4, r7
 8000e5c:	2101      	movs	r1, #1
 8000e5e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e62:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e6a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e6e:	429a      	cmp	r2, r3
 8000e70:	d907      	bls.n	8000e82 <__udivmoddi4+0x11e>
 8000e72:	18fb      	adds	r3, r7, r3
 8000e74:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e78:	d202      	bcs.n	8000e80 <__udivmoddi4+0x11c>
 8000e7a:	429a      	cmp	r2, r3
 8000e7c:	f200 80e0 	bhi.w	8001040 <__udivmoddi4+0x2dc>
 8000e80:	46c4      	mov	ip, r8
 8000e82:	1a9b      	subs	r3, r3, r2
 8000e84:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e88:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e8c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e90:	fb02 f404 	mul.w	r4, r2, r4
 8000e94:	429c      	cmp	r4, r3
 8000e96:	d907      	bls.n	8000ea8 <__udivmoddi4+0x144>
 8000e98:	18fb      	adds	r3, r7, r3
 8000e9a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e9e:	d202      	bcs.n	8000ea6 <__udivmoddi4+0x142>
 8000ea0:	429c      	cmp	r4, r3
 8000ea2:	f200 80ca 	bhi.w	800103a <__udivmoddi4+0x2d6>
 8000ea6:	4602      	mov	r2, r0
 8000ea8:	1b1b      	subs	r3, r3, r4
 8000eaa:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000eae:	e7a5      	b.n	8000dfc <__udivmoddi4+0x98>
 8000eb0:	f1c1 0620 	rsb	r6, r1, #32
 8000eb4:	408b      	lsls	r3, r1
 8000eb6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eba:	431f      	orrs	r7, r3
 8000ebc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ec0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ec4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ec8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ecc:	4323      	orrs	r3, r4
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	fa1f fc87 	uxth.w	ip, r7
 8000ed6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eda:	0c1c      	lsrs	r4, r3, #16
 8000edc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ee0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ee4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	fa02 f201 	lsl.w	r2, r2, r1
 8000eee:	d909      	bls.n	8000f04 <__udivmoddi4+0x1a0>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ef6:	f080 809c 	bcs.w	8001032 <__udivmoddi4+0x2ce>
 8000efa:	45a6      	cmp	lr, r4
 8000efc:	f240 8099 	bls.w	8001032 <__udivmoddi4+0x2ce>
 8000f00:	3802      	subs	r0, #2
 8000f02:	443c      	add	r4, r7
 8000f04:	eba4 040e 	sub.w	r4, r4, lr
 8000f08:	fa1f fe83 	uxth.w	lr, r3
 8000f0c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f10:	fb09 4413 	mls	r4, r9, r3, r4
 8000f14:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f18:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f1c:	45a4      	cmp	ip, r4
 8000f1e:	d908      	bls.n	8000f32 <__udivmoddi4+0x1ce>
 8000f20:	193c      	adds	r4, r7, r4
 8000f22:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f26:	f080 8082 	bcs.w	800102e <__udivmoddi4+0x2ca>
 8000f2a:	45a4      	cmp	ip, r4
 8000f2c:	d97f      	bls.n	800102e <__udivmoddi4+0x2ca>
 8000f2e:	3b02      	subs	r3, #2
 8000f30:	443c      	add	r4, r7
 8000f32:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f36:	eba4 040c 	sub.w	r4, r4, ip
 8000f3a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f3e:	4564      	cmp	r4, ip
 8000f40:	4673      	mov	r3, lr
 8000f42:	46e1      	mov	r9, ip
 8000f44:	d362      	bcc.n	800100c <__udivmoddi4+0x2a8>
 8000f46:	d05f      	beq.n	8001008 <__udivmoddi4+0x2a4>
 8000f48:	b15d      	cbz	r5, 8000f62 <__udivmoddi4+0x1fe>
 8000f4a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f4e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f52:	fa04 f606 	lsl.w	r6, r4, r6
 8000f56:	fa22 f301 	lsr.w	r3, r2, r1
 8000f5a:	431e      	orrs	r6, r3
 8000f5c:	40cc      	lsrs	r4, r1
 8000f5e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f62:	2100      	movs	r1, #0
 8000f64:	e74f      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000f66:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f6a:	0c01      	lsrs	r1, r0, #16
 8000f6c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f70:	b280      	uxth	r0, r0
 8000f72:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f76:	463b      	mov	r3, r7
 8000f78:	4638      	mov	r0, r7
 8000f7a:	463c      	mov	r4, r7
 8000f7c:	46b8      	mov	r8, r7
 8000f7e:	46be      	mov	lr, r7
 8000f80:	2620      	movs	r6, #32
 8000f82:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f86:	eba2 0208 	sub.w	r2, r2, r8
 8000f8a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f8e:	e766      	b.n	8000e5e <__udivmoddi4+0xfa>
 8000f90:	4601      	mov	r1, r0
 8000f92:	e718      	b.n	8000dc6 <__udivmoddi4+0x62>
 8000f94:	4610      	mov	r0, r2
 8000f96:	e72c      	b.n	8000df2 <__udivmoddi4+0x8e>
 8000f98:	f1c6 0220 	rsb	r2, r6, #32
 8000f9c:	fa2e f302 	lsr.w	r3, lr, r2
 8000fa0:	40b7      	lsls	r7, r6
 8000fa2:	40b1      	lsls	r1, r6
 8000fa4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fa8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fac:	430a      	orrs	r2, r1
 8000fae:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fb2:	b2bc      	uxth	r4, r7
 8000fb4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fb8:	0c11      	lsrs	r1, r2, #16
 8000fba:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fbe:	fb08 f904 	mul.w	r9, r8, r4
 8000fc2:	40b0      	lsls	r0, r6
 8000fc4:	4589      	cmp	r9, r1
 8000fc6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fca:	b280      	uxth	r0, r0
 8000fcc:	d93e      	bls.n	800104c <__udivmoddi4+0x2e8>
 8000fce:	1879      	adds	r1, r7, r1
 8000fd0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fd4:	d201      	bcs.n	8000fda <__udivmoddi4+0x276>
 8000fd6:	4589      	cmp	r9, r1
 8000fd8:	d81f      	bhi.n	800101a <__udivmoddi4+0x2b6>
 8000fda:	eba1 0109 	sub.w	r1, r1, r9
 8000fde:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe2:	fb09 f804 	mul.w	r8, r9, r4
 8000fe6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fea:	b292      	uxth	r2, r2
 8000fec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ff0:	4542      	cmp	r2, r8
 8000ff2:	d229      	bcs.n	8001048 <__udivmoddi4+0x2e4>
 8000ff4:	18ba      	adds	r2, r7, r2
 8000ff6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ffa:	d2c4      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8000ffc:	4542      	cmp	r2, r8
 8000ffe:	d2c2      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8001000:	f1a9 0102 	sub.w	r1, r9, #2
 8001004:	443a      	add	r2, r7
 8001006:	e7be      	b.n	8000f86 <__udivmoddi4+0x222>
 8001008:	45f0      	cmp	r8, lr
 800100a:	d29d      	bcs.n	8000f48 <__udivmoddi4+0x1e4>
 800100c:	ebbe 0302 	subs.w	r3, lr, r2
 8001010:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001014:	3801      	subs	r0, #1
 8001016:	46e1      	mov	r9, ip
 8001018:	e796      	b.n	8000f48 <__udivmoddi4+0x1e4>
 800101a:	eba7 0909 	sub.w	r9, r7, r9
 800101e:	4449      	add	r1, r9
 8001020:	f1a8 0c02 	sub.w	ip, r8, #2
 8001024:	fbb1 f9fe 	udiv	r9, r1, lr
 8001028:	fb09 f804 	mul.w	r8, r9, r4
 800102c:	e7db      	b.n	8000fe6 <__udivmoddi4+0x282>
 800102e:	4673      	mov	r3, lr
 8001030:	e77f      	b.n	8000f32 <__udivmoddi4+0x1ce>
 8001032:	4650      	mov	r0, sl
 8001034:	e766      	b.n	8000f04 <__udivmoddi4+0x1a0>
 8001036:	4608      	mov	r0, r1
 8001038:	e6fd      	b.n	8000e36 <__udivmoddi4+0xd2>
 800103a:	443b      	add	r3, r7
 800103c:	3a02      	subs	r2, #2
 800103e:	e733      	b.n	8000ea8 <__udivmoddi4+0x144>
 8001040:	f1ac 0c02 	sub.w	ip, ip, #2
 8001044:	443b      	add	r3, r7
 8001046:	e71c      	b.n	8000e82 <__udivmoddi4+0x11e>
 8001048:	4649      	mov	r1, r9
 800104a:	e79c      	b.n	8000f86 <__udivmoddi4+0x222>
 800104c:	eba1 0109 	sub.w	r1, r1, r9
 8001050:	46c4      	mov	ip, r8
 8001052:	fbb1 f9fe 	udiv	r9, r1, lr
 8001056:	fb09 f804 	mul.w	r8, r9, r4
 800105a:	e7c4      	b.n	8000fe6 <__udivmoddi4+0x282>

0800105c <__aeabi_idiv0>:
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop

08001060 <__io_putchar>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int __io_putchar(int ch)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b082      	sub	sp, #8
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001068:	1d39      	adds	r1, r7, #4
 800106a:	f04f 33ff 	mov.w	r3, #4294967295
 800106e:	2201      	movs	r2, #1
 8001070:	4803      	ldr	r0, [pc, #12]	@ (8001080 <__io_putchar+0x20>)
 8001072:	f003 fae1 	bl	8004638 <HAL_UART_Transmit>
    return ch;
 8001076:	687b      	ldr	r3, [r7, #4]
}
 8001078:	4618      	mov	r0, r3
 800107a:	3708      	adds	r7, #8
 800107c:	46bd      	mov	sp, r7
 800107e:	bd80      	pop	{r7, pc}
 8001080:	200002e0 	.word	0x200002e0

08001084 <Read_MQ135>:

float Read_MQ135(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b082      	sub	sp, #8
 8001088:	af00      	add	r7, sp, #0
    uint32_t sum = 0;
 800108a:	2300      	movs	r3, #0
 800108c:	607b      	str	r3, [r7, #4]
    for (int i = 0; i < 10; i++)
 800108e:	2300      	movs	r3, #0
 8001090:	603b      	str	r3, [r7, #0]
 8001092:	e00b      	b.n	80010ac <Read_MQ135+0x28>
    {

        sum += adc_buffer[1];
 8001094:	4b0f      	ldr	r3, [pc, #60]	@ (80010d4 <Read_MQ135+0x50>)
 8001096:	885b      	ldrh	r3, [r3, #2]
 8001098:	461a      	mov	r2, r3
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	4413      	add	r3, r2
 800109e:	607b      	str	r3, [r7, #4]
        HAL_Delay(10);
 80010a0:	200a      	movs	r0, #10
 80010a2:	f001 f803 	bl	80020ac <HAL_Delay>
    for (int i = 0; i < 10; i++)
 80010a6:	683b      	ldr	r3, [r7, #0]
 80010a8:	3301      	adds	r3, #1
 80010aa:	603b      	str	r3, [r7, #0]
 80010ac:	683b      	ldr	r3, [r7, #0]
 80010ae:	2b09      	cmp	r3, #9
 80010b0:	ddf0      	ble.n	8001094 <Read_MQ135+0x10>
    }
    return (float)sum / 10.0f;
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	ee07 3a90 	vmov	s15, r3
 80010b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80010bc:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80010c0:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80010c4:	eef0 7a66 	vmov.f32	s15, s13
}
 80010c8:	eeb0 0a67 	vmov.f32	s0, s15
 80010cc:	3708      	adds	r7, #8
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop
 80010d4:	200003ec 	.word	0x200003ec

080010d8 <Get_Rs>:

float Get_Rs(float adc_value)
{
 80010d8:	b5b0      	push	{r4, r5, r7, lr}
 80010da:	b084      	sub	sp, #16
 80010dc:	af00      	add	r7, sp, #0
 80010de:	ed87 0a01 	vstr	s0, [r7, #4]
    float Vrl = (adc_value / 4095.0f) * 3.3f;
 80010e2:	ed97 7a01 	vldr	s14, [r7, #4]
 80010e6:	eddf 6a1a 	vldr	s13, [pc, #104]	@ 8001150 <Get_Rs+0x78>
 80010ea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010ee:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8001154 <Get_Rs+0x7c>
 80010f2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010f6:	edc7 7a03 	vstr	s15, [r7, #12]
    return (3.3f - Vrl) * RL / Vrl; // in k
 80010fa:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8001154 <Get_Rs+0x7c>
 80010fe:	edd7 7a03 	vldr	s15, [r7, #12]
 8001102:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001106:	ee17 0a90 	vmov	r0, s15
 800110a:	f7ff fa3d 	bl	8000588 <__aeabi_f2d>
 800110e:	f04f 0200 	mov.w	r2, #0
 8001112:	4b11      	ldr	r3, [pc, #68]	@ (8001158 <Get_Rs+0x80>)
 8001114:	f7ff fa90 	bl	8000638 <__aeabi_dmul>
 8001118:	4602      	mov	r2, r0
 800111a:	460b      	mov	r3, r1
 800111c:	4614      	mov	r4, r2
 800111e:	461d      	mov	r5, r3
 8001120:	68f8      	ldr	r0, [r7, #12]
 8001122:	f7ff fa31 	bl	8000588 <__aeabi_f2d>
 8001126:	4602      	mov	r2, r0
 8001128:	460b      	mov	r3, r1
 800112a:	4620      	mov	r0, r4
 800112c:	4629      	mov	r1, r5
 800112e:	f7ff fbad 	bl	800088c <__aeabi_ddiv>
 8001132:	4602      	mov	r2, r0
 8001134:	460b      	mov	r3, r1
 8001136:	4610      	mov	r0, r2
 8001138:	4619      	mov	r1, r3
 800113a:	f7ff fd75 	bl	8000c28 <__aeabi_d2f>
 800113e:	4603      	mov	r3, r0
 8001140:	ee07 3a90 	vmov	s15, r3
}
 8001144:	eeb0 0a67 	vmov.f32	s0, s15
 8001148:	3710      	adds	r7, #16
 800114a:	46bd      	mov	sp, r7
 800114c:	bdb0      	pop	{r4, r5, r7, pc}
 800114e:	bf00      	nop
 8001150:	457ff000 	.word	0x457ff000
 8001154:	40533333 	.word	0x40533333
 8001158:	40240000 	.word	0x40240000

0800115c <Get_PPM>:

float Get_PPM(float ratio)
{
 800115c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001160:	b084      	sub	sp, #16
 8001162:	af00      	add	r7, sp, #0
 8001164:	ed87 0a01 	vstr	s0, [r7, #4]
    // Approx. curve for CO2 (you can change constants for NH3, benzene, etc.)
    float a = 116.6020682;
 8001168:	4b16      	ldr	r3, [pc, #88]	@ (80011c4 <Get_PPM+0x68>)
 800116a:	60fb      	str	r3, [r7, #12]
    float b = -2.769034857;
 800116c:	4b16      	ldr	r3, [pc, #88]	@ (80011c8 <Get_PPM+0x6c>)
 800116e:	60bb      	str	r3, [r7, #8]
    return a * pow(ratio, b);
 8001170:	68f8      	ldr	r0, [r7, #12]
 8001172:	f7ff fa09 	bl	8000588 <__aeabi_f2d>
 8001176:	4604      	mov	r4, r0
 8001178:	460d      	mov	r5, r1
 800117a:	6878      	ldr	r0, [r7, #4]
 800117c:	f7ff fa04 	bl	8000588 <__aeabi_f2d>
 8001180:	4680      	mov	r8, r0
 8001182:	4689      	mov	r9, r1
 8001184:	68b8      	ldr	r0, [r7, #8]
 8001186:	f7ff f9ff 	bl	8000588 <__aeabi_f2d>
 800118a:	4602      	mov	r2, r0
 800118c:	460b      	mov	r3, r1
 800118e:	ec43 2b11 	vmov	d1, r2, r3
 8001192:	ec49 8b10 	vmov	d0, r8, r9
 8001196:	f009 f819 	bl	800a1cc <pow>
 800119a:	ec53 2b10 	vmov	r2, r3, d0
 800119e:	4620      	mov	r0, r4
 80011a0:	4629      	mov	r1, r5
 80011a2:	f7ff fa49 	bl	8000638 <__aeabi_dmul>
 80011a6:	4602      	mov	r2, r0
 80011a8:	460b      	mov	r3, r1
 80011aa:	4610      	mov	r0, r2
 80011ac:	4619      	mov	r1, r3
 80011ae:	f7ff fd3b 	bl	8000c28 <__aeabi_d2f>
 80011b2:	4603      	mov	r3, r0
 80011b4:	ee07 3a90 	vmov	s15, r3
}
 80011b8:	eeb0 0a67 	vmov.f32	s0, s15
 80011bc:	3710      	adds	r7, #16
 80011be:	46bd      	mov	sp, r7
 80011c0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80011c4:	42e93442 	.word	0x42e93442
 80011c8:	c03137de 	.word	0xc03137de

080011cc <uart_Init>:

void uart_Init (uint32_t baud)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
	huart1.Instance = USART1;
 80011d4:	4b11      	ldr	r3, [pc, #68]	@ (800121c <uart_Init+0x50>)
 80011d6:	4a12      	ldr	r2, [pc, #72]	@ (8001220 <uart_Init+0x54>)
 80011d8:	601a      	str	r2, [r3, #0]
	  huart1.Init.BaudRate = baud;
 80011da:	4a10      	ldr	r2, [pc, #64]	@ (800121c <uart_Init+0x50>)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	6053      	str	r3, [r2, #4]
	  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80011e0:	4b0e      	ldr	r3, [pc, #56]	@ (800121c <uart_Init+0x50>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	609a      	str	r2, [r3, #8]
	  huart1.Init.StopBits = UART_STOPBITS_1;
 80011e6:	4b0d      	ldr	r3, [pc, #52]	@ (800121c <uart_Init+0x50>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	60da      	str	r2, [r3, #12]
	  huart1.Init.Parity = UART_PARITY_NONE;
 80011ec:	4b0b      	ldr	r3, [pc, #44]	@ (800121c <uart_Init+0x50>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	611a      	str	r2, [r3, #16]
	  huart1.Init.Mode = UART_MODE_TX_RX;
 80011f2:	4b0a      	ldr	r3, [pc, #40]	@ (800121c <uart_Init+0x50>)
 80011f4:	220c      	movs	r2, #12
 80011f6:	615a      	str	r2, [r3, #20]
	  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011f8:	4b08      	ldr	r3, [pc, #32]	@ (800121c <uart_Init+0x50>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	619a      	str	r2, [r3, #24]
	  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80011fe:	4b07      	ldr	r3, [pc, #28]	@ (800121c <uart_Init+0x50>)
 8001200:	2200      	movs	r2, #0
 8001202:	61da      	str	r2, [r3, #28]
	  if (HAL_HalfDuplex_Init(&huart1) != HAL_OK)
 8001204:	4805      	ldr	r0, [pc, #20]	@ (800121c <uart_Init+0x50>)
 8001206:	f003 f9bf 	bl	8004588 <HAL_HalfDuplex_Init>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d001      	beq.n	8001214 <uart_Init+0x48>
	  {
	    Error_Handler();
 8001210:	f000 fbba 	bl	8001988 <Error_Handler>
	  }
}
 8001214:	bf00      	nop
 8001216:	3708      	adds	r7, #8
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}
 800121c:	20000298 	.word	0x20000298
 8001220:	40011000 	.word	0x40011000

08001224 <DS18B20_write>:

void DS18B20_write(uint8_t data)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b086      	sub	sp, #24
 8001228:	af00      	add	r7, sp, #0
 800122a:	4603      	mov	r3, r0
 800122c:	71fb      	strb	r3, [r7, #7]
    uint8_t buffer[8];
    for (int i = 0; i < 8; i++)
 800122e:	2300      	movs	r3, #0
 8001230:	617b      	str	r3, [r7, #20]
 8001232:	e017      	b.n	8001264 <DS18B20_write+0x40>
    {
        if (data & (1 << i))  // check i-th bit
 8001234:	79fa      	ldrb	r2, [r7, #7]
 8001236:	697b      	ldr	r3, [r7, #20]
 8001238:	fa42 f303 	asr.w	r3, r2, r3
 800123c:	f003 0301 	and.w	r3, r3, #1
 8001240:	2b00      	cmp	r3, #0
 8001242:	d006      	beq.n	8001252 <DS18B20_write+0x2e>
            buffer[i] = 0xFF;
 8001244:	f107 020c 	add.w	r2, r7, #12
 8001248:	697b      	ldr	r3, [r7, #20]
 800124a:	4413      	add	r3, r2
 800124c:	22ff      	movs	r2, #255	@ 0xff
 800124e:	701a      	strb	r2, [r3, #0]
 8001250:	e005      	b.n	800125e <DS18B20_write+0x3a>
        else
            buffer[i] = 0x00;
 8001252:	f107 020c 	add.w	r2, r7, #12
 8001256:	697b      	ldr	r3, [r7, #20]
 8001258:	4413      	add	r3, r2
 800125a:	2200      	movs	r2, #0
 800125c:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 8; i++)
 800125e:	697b      	ldr	r3, [r7, #20]
 8001260:	3301      	adds	r3, #1
 8001262:	617b      	str	r3, [r7, #20]
 8001264:	697b      	ldr	r3, [r7, #20]
 8001266:	2b07      	cmp	r3, #7
 8001268:	dde4      	ble.n	8001234 <DS18B20_write+0x10>
    }
    HAL_UART_Transmit(&huart1, buffer, 8, 100);
 800126a:	f107 010c 	add.w	r1, r7, #12
 800126e:	2364      	movs	r3, #100	@ 0x64
 8001270:	2208      	movs	r2, #8
 8001272:	4803      	ldr	r0, [pc, #12]	@ (8001280 <DS18B20_write+0x5c>)
 8001274:	f003 f9e0 	bl	8004638 <HAL_UART_Transmit>
}
 8001278:	bf00      	nop
 800127a:	3718      	adds	r7, #24
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}
 8001280:	20000298 	.word	0x20000298

08001284 <DS18B20_Read>:

uint8_t DS18B20_Read(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b086      	sub	sp, #24
 8001288:	af00      	add	r7, sp, #0
    uint8_t buffer[8];
    uint8_t value = 0;
 800128a:	2300      	movs	r3, #0
 800128c:	75fb      	strb	r3, [r7, #23]

    for (int i = 0; i < 8; i++)
 800128e:	2300      	movs	r3, #0
 8001290:	613b      	str	r3, [r7, #16]
 8001292:	e007      	b.n	80012a4 <DS18B20_Read+0x20>
        buffer[i] = 0xFF;
 8001294:	1d3a      	adds	r2, r7, #4
 8001296:	693b      	ldr	r3, [r7, #16]
 8001298:	4413      	add	r3, r2
 800129a:	22ff      	movs	r2, #255	@ 0xff
 800129c:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 8; i++)
 800129e:	693b      	ldr	r3, [r7, #16]
 80012a0:	3301      	adds	r3, #1
 80012a2:	613b      	str	r3, [r7, #16]
 80012a4:	693b      	ldr	r3, [r7, #16]
 80012a6:	2b07      	cmp	r3, #7
 80012a8:	ddf4      	ble.n	8001294 <DS18B20_Read+0x10>

    isRxed = 0;
 80012aa:	4b18      	ldr	r3, [pc, #96]	@ (800130c <DS18B20_Read+0x88>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	601a      	str	r2, [r3, #0]
    HAL_UART_Receive_DMA(&huart1, RxData, 8);  // start DMA receive
 80012b0:	2208      	movs	r2, #8
 80012b2:	4917      	ldr	r1, [pc, #92]	@ (8001310 <DS18B20_Read+0x8c>)
 80012b4:	4817      	ldr	r0, [pc, #92]	@ (8001314 <DS18B20_Read+0x90>)
 80012b6:	f003 fae1 	bl	800487c <HAL_UART_Receive_DMA>
    HAL_UART_Transmit(&huart1, buffer, 8, 100); // send read slots
 80012ba:	1d39      	adds	r1, r7, #4
 80012bc:	2364      	movs	r3, #100	@ 0x64
 80012be:	2208      	movs	r2, #8
 80012c0:	4814      	ldr	r0, [pc, #80]	@ (8001314 <DS18B20_Read+0x90>)
 80012c2:	f003 f9b9 	bl	8004638 <HAL_UART_Transmit>

    while (isRxed == 0); // wait for DMA complete
 80012c6:	bf00      	nop
 80012c8:	4b10      	ldr	r3, [pc, #64]	@ (800130c <DS18B20_Read+0x88>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d0fb      	beq.n	80012c8 <DS18B20_Read+0x44>

    for (int i = 0; i < 8; i++)
 80012d0:	2300      	movs	r3, #0
 80012d2:	60fb      	str	r3, [r7, #12]
 80012d4:	e012      	b.n	80012fc <DS18B20_Read+0x78>
    {
        if (RxData[i] == 0xFF)
 80012d6:	4a0e      	ldr	r2, [pc, #56]	@ (8001310 <DS18B20_Read+0x8c>)
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	4413      	add	r3, r2
 80012dc:	781b      	ldrb	r3, [r3, #0]
 80012de:	2bff      	cmp	r3, #255	@ 0xff
 80012e0:	d109      	bne.n	80012f6 <DS18B20_Read+0x72>
            value |= (1 << i);
 80012e2:	2201      	movs	r2, #1
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	fa02 f303 	lsl.w	r3, r2, r3
 80012ea:	b25a      	sxtb	r2, r3
 80012ec:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80012f0:	4313      	orrs	r3, r2
 80012f2:	b25b      	sxtb	r3, r3
 80012f4:	75fb      	strb	r3, [r7, #23]
    for (int i = 0; i < 8; i++)
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	3301      	adds	r3, #1
 80012fa:	60fb      	str	r3, [r7, #12]
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	2b07      	cmp	r3, #7
 8001300:	dde9      	ble.n	80012d6 <DS18B20_Read+0x52>
    }

    return value;
 8001302:	7dfb      	ldrb	r3, [r7, #23]
}
 8001304:	4618      	mov	r0, r3
 8001306:	3718      	adds	r7, #24
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}
 800130c:	200003f4 	.word	0x200003f4
 8001310:	200003f8 	.word	0x200003f8
 8001314:	20000298 	.word	0x20000298

08001318 <DS18B20_start>:

int DS18B20_start(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b082      	sub	sp, #8
 800131c:	af00      	add	r7, sp, #0
    uint8_t data = 0xF0;
 800131e:	23f0      	movs	r3, #240	@ 0xf0
 8001320:	71fb      	strb	r3, [r7, #7]

    uart_Init(9600);                   // 9600 baud for reset pulse
 8001322:	f44f 5016 	mov.w	r0, #9600	@ 0x2580
 8001326:	f7ff ff51 	bl	80011cc <uart_Init>
    HAL_UART_Transmit(&huart1, &data, 1, 100);
 800132a:	1df9      	adds	r1, r7, #7
 800132c:	2364      	movs	r3, #100	@ 0x64
 800132e:	2201      	movs	r2, #1
 8001330:	480e      	ldr	r0, [pc, #56]	@ (800136c <DS18B20_start+0x54>)
 8001332:	f003 f981 	bl	8004638 <HAL_UART_Transmit>

    if (HAL_UART_Receive(&huart1, &data, 1, 100) != HAL_OK)
 8001336:	1df9      	adds	r1, r7, #7
 8001338:	2364      	movs	r3, #100	@ 0x64
 800133a:	2201      	movs	r2, #1
 800133c:	480b      	ldr	r0, [pc, #44]	@ (800136c <DS18B20_start+0x54>)
 800133e:	f003 fa06 	bl	800474e <HAL_UART_Receive>
 8001342:	4603      	mov	r3, r0
 8001344:	2b00      	cmp	r3, #0
 8001346:	d002      	beq.n	800134e <DS18B20_start+0x36>
        return -1;
 8001348:	f04f 33ff 	mov.w	r3, #4294967295
 800134c:	e00a      	b.n	8001364 <DS18B20_start+0x4c>

    uart_Init(115200);                 // back to 115200 baud
 800134e:	f44f 30e1 	mov.w	r0, #115200	@ 0x1c200
 8001352:	f7ff ff3b 	bl	80011cc <uart_Init>

    if (data == 0xF0) return -2;       // no presence pulse
 8001356:	79fb      	ldrb	r3, [r7, #7]
 8001358:	2bf0      	cmp	r3, #240	@ 0xf0
 800135a:	d102      	bne.n	8001362 <DS18B20_start+0x4a>
 800135c:	f06f 0301 	mvn.w	r3, #1
 8001360:	e000      	b.n	8001364 <DS18B20_start+0x4c>
    return 1;
 8001362:	2301      	movs	r3, #1
}
 8001364:	4618      	mov	r0, r3
 8001366:	3708      	adds	r7, #8
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}
 800136c:	20000298 	.word	0x20000298

08001370 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001370:	b480      	push	{r7}
 8001372:	b083      	sub	sp, #12
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
	isRxed =1;
 8001378:	4b04      	ldr	r3, [pc, #16]	@ (800138c <HAL_UART_RxCpltCallback+0x1c>)
 800137a:	2201      	movs	r2, #1
 800137c:	601a      	str	r2, [r3, #0]
}
 800137e:	bf00      	nop
 8001380:	370c      	adds	r7, #12
 8001382:	46bd      	mov	sp, r7
 8001384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001388:	4770      	bx	lr
 800138a:	bf00      	nop
 800138c:	200003f4 	.word	0x200003f4

08001390 <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b082      	sub	sp, #8
 8001394:	af00      	add	r7, sp, #0
 8001396:	4603      	mov	r3, r0
 8001398:	80fb      	strh	r3, [r7, #6]

	if(GPIO_Pin == GPIO_PIN_13)
 800139a:	88fb      	ldrh	r3, [r7, #6]
 800139c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80013a0:	d11c      	bne.n	80013dc <HAL_GPIO_EXTI_Callback+0x4c>
	{
		HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_5);
 80013a2:	2120      	movs	r1, #32
 80013a4:	480f      	ldr	r0, [pc, #60]	@ (80013e4 <HAL_GPIO_EXTI_Callback+0x54>)
 80013a6:	f002 fb0a 	bl	80039be <HAL_GPIO_TogglePin>
		adcRunning ^= 1;
 80013aa:	4b0f      	ldr	r3, [pc, #60]	@ (80013e8 <HAL_GPIO_EXTI_Callback+0x58>)
 80013ac:	781b      	ldrb	r3, [r3, #0]
 80013ae:	f083 0301 	eor.w	r3, r3, #1
 80013b2:	b2da      	uxtb	r2, r3
 80013b4:	4b0c      	ldr	r3, [pc, #48]	@ (80013e8 <HAL_GPIO_EXTI_Callback+0x58>)
 80013b6:	701a      	strb	r2, [r3, #0]
		if (adcRunning){
 80013b8:	4b0b      	ldr	r3, [pc, #44]	@ (80013e8 <HAL_GPIO_EXTI_Callback+0x58>)
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d00a      	beq.n	80013d6 <HAL_GPIO_EXTI_Callback+0x46>
			memset(adc_buffer, 0, sizeof(adc_buffer));
 80013c0:	2204      	movs	r2, #4
 80013c2:	2100      	movs	r1, #0
 80013c4:	4809      	ldr	r0, [pc, #36]	@ (80013ec <HAL_GPIO_EXTI_Callback+0x5c>)
 80013c6:	f005 fb24 	bl	8006a12 <memset>
			HAL_ADC_Start_DMA(&hadc1,adc_buffer,2);
 80013ca:	2202      	movs	r2, #2
 80013cc:	4907      	ldr	r1, [pc, #28]	@ (80013ec <HAL_GPIO_EXTI_Callback+0x5c>)
 80013ce:	4808      	ldr	r0, [pc, #32]	@ (80013f0 <HAL_GPIO_EXTI_Callback+0x60>)
 80013d0:	f000 ffe4 	bl	800239c <HAL_ADC_Start_DMA>
		}
		else{
			HAL_ADC_Stop_DMA(&hadc1);
		}
	}
}
 80013d4:	e002      	b.n	80013dc <HAL_GPIO_EXTI_Callback+0x4c>
			HAL_ADC_Stop_DMA(&hadc1);
 80013d6:	4806      	ldr	r0, [pc, #24]	@ (80013f0 <HAL_GPIO_EXTI_Callback+0x60>)
 80013d8:	f001 f8f4 	bl	80025c4 <HAL_ADC_Stop_DMA>
}
 80013dc:	bf00      	nop
 80013de:	3708      	adds	r7, #8
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}
 80013e4:	40020000 	.word	0x40020000
 80013e8:	200003e8 	.word	0x200003e8
 80013ec:	200003ec 	.word	0x200003ec
 80013f0:	200001f0 	.word	0x200001f0
 80013f4:	00000000 	.word	0x00000000

080013f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013f8:	b5b0      	push	{r4, r5, r7, lr}
 80013fa:	b086      	sub	sp, #24
 80013fc:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013fe:	f000 fde3 	bl	8001fc8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001402:	f000 f915 	bl	8001630 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001406:	f000 fa57 	bl	80018b8 <MX_GPIO_Init>
  MX_DMA_Init();
 800140a:	f000 fa25 	bl	8001858 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800140e:	f000 f9f9 	bl	8001804 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001412:	f000 f96d 	bl	80016f0 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8001416:	f000 f9cb 	bl	80017b0 <MX_USART1_UART_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	 if(!adcRunning)
 800141a:	4b71      	ldr	r3, [pc, #452]	@ (80015e0 <main+0x1e8>)
 800141c:	781b      	ldrb	r3, [r3, #0]
 800141e:	2b00      	cmp	r3, #0
 8001420:	d149      	bne.n	80014b6 <main+0xbe>
	 {
		 presence =DS18B20_start();
 8001422:	f7ff ff79 	bl	8001318 <DS18B20_start>
 8001426:	4603      	mov	r3, r0
 8001428:	4a6e      	ldr	r2, [pc, #440]	@ (80015e4 <main+0x1ec>)
 800142a:	6013      	str	r3, [r2, #0]
		 	  		            	  DS18B20_write(0xCC);
 800142c:	20cc      	movs	r0, #204	@ 0xcc
 800142e:	f7ff fef9 	bl	8001224 <DS18B20_write>
		 	  		            	  DS18B20_write(0x44);
 8001432:	2044      	movs	r0, #68	@ 0x44
 8001434:	f7ff fef6 	bl	8001224 <DS18B20_write>

		 	  		            	  presence =DS18B20_start();
 8001438:	f7ff ff6e 	bl	8001318 <DS18B20_start>
 800143c:	4603      	mov	r3, r0
 800143e:	4a69      	ldr	r2, [pc, #420]	@ (80015e4 <main+0x1ec>)
 8001440:	6013      	str	r3, [r2, #0]
		 	  		            	  DS18B20_write(0xCC);
 8001442:	20cc      	movs	r0, #204	@ 0xcc
 8001444:	f7ff feee 	bl	8001224 <DS18B20_write>
		 	  		            	  DS18B20_write(0xBE);
 8001448:	20be      	movs	r0, #190	@ 0xbe
 800144a:	f7ff feeb 	bl	8001224 <DS18B20_write>
		 	  		            	//HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_5);
		 	  		            	  Temp_LSB=DS18B20_Read();
 800144e:	f7ff ff19 	bl	8001284 <DS18B20_Read>
 8001452:	4603      	mov	r3, r0
 8001454:	461a      	mov	r2, r3
 8001456:	4b64      	ldr	r3, [pc, #400]	@ (80015e8 <main+0x1f0>)
 8001458:	701a      	strb	r2, [r3, #0]
		 	  		            	  Temp_MSB=DS18B20_Read();
 800145a:	f7ff ff13 	bl	8001284 <DS18B20_Read>
 800145e:	4603      	mov	r3, r0
 8001460:	461a      	mov	r2, r3
 8001462:	4b62      	ldr	r3, [pc, #392]	@ (80015ec <main+0x1f4>)
 8001464:	701a      	strb	r2, [r3, #0]
		 	  		            	//HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_5);
		 	  		            	  Temp= Temp_MSB<<8 | Temp_LSB;
 8001466:	4b61      	ldr	r3, [pc, #388]	@ (80015ec <main+0x1f4>)
 8001468:	781b      	ldrb	r3, [r3, #0]
 800146a:	b21b      	sxth	r3, r3
 800146c:	021b      	lsls	r3, r3, #8
 800146e:	b21a      	sxth	r2, r3
 8001470:	4b5d      	ldr	r3, [pc, #372]	@ (80015e8 <main+0x1f0>)
 8001472:	781b      	ldrb	r3, [r3, #0]
 8001474:	b21b      	sxth	r3, r3
 8001476:	4313      	orrs	r3, r2
 8001478:	b21b      	sxth	r3, r3
 800147a:	b29a      	uxth	r2, r3
 800147c:	4b5c      	ldr	r3, [pc, #368]	@ (80015f0 <main+0x1f8>)
 800147e:	801a      	strh	r2, [r3, #0]
		 	  		            	  Temperature =(float)Temp/16.0;
 8001480:	4b5b      	ldr	r3, [pc, #364]	@ (80015f0 <main+0x1f8>)
 8001482:	881b      	ldrh	r3, [r3, #0]
 8001484:	ee07 3a90 	vmov	s15, r3
 8001488:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800148c:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8001490:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001494:	4b57      	ldr	r3, [pc, #348]	@ (80015f4 <main+0x1fc>)
 8001496:	edc3 7a00 	vstr	s15, [r3]
		 	  		            	  HAL_Delay(500);
 800149a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800149e:	f000 fe05 	bl	80020ac <HAL_Delay>
		 	  		            	  printf("temperature:%f c\r\n",Temperature);
 80014a2:	4b54      	ldr	r3, [pc, #336]	@ (80015f4 <main+0x1fc>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	4618      	mov	r0, r3
 80014a8:	f7ff f86e 	bl	8000588 <__aeabi_f2d>
 80014ac:	4602      	mov	r2, r0
 80014ae:	460b      	mov	r3, r1
 80014b0:	4851      	ldr	r0, [pc, #324]	@ (80015f8 <main+0x200>)
 80014b2:	f005 fa37 	bl	8006924 <iprintf>

	 }
	 if (adcRunning)
 80014b6:	4b4a      	ldr	r3, [pc, #296]	@ (80015e0 <main+0x1e8>)
 80014b8:	781b      	ldrb	r3, [r3, #0]
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d0ad      	beq.n	800141a <main+0x22>
	 		        {
		 	 	 	   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80014be:	2200      	movs	r2, #0
 80014c0:	2120      	movs	r1, #32
 80014c2:	484e      	ldr	r0, [pc, #312]	@ (80015fc <main+0x204>)
 80014c4:	f002 fa62 	bl	800398c <HAL_GPIO_WritePin>
		               HAL_Delay(samplingTime);
 80014c8:	2301      	movs	r3, #1
 80014ca:	4618      	mov	r0, r3
 80014cc:	f000 fdee 	bl	80020ac <HAL_Delay>
		               uint16_t adcVal = adc_buffer[0];
 80014d0:	4b4b      	ldr	r3, [pc, #300]	@ (8001600 <main+0x208>)
 80014d2:	881b      	ldrh	r3, [r3, #0]
 80014d4:	80fb      	strh	r3, [r7, #6]
		               HAL_Delay(deltaTime);
 80014d6:	2301      	movs	r3, #1
 80014d8:	4618      	mov	r0, r3
 80014da:	f000 fde7 	bl	80020ac <HAL_Delay>
		               HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET); // LED OFF
 80014de:	2201      	movs	r2, #1
 80014e0:	2120      	movs	r1, #32
 80014e2:	4846      	ldr	r0, [pc, #280]	@ (80015fc <main+0x204>)
 80014e4:	f002 fa52 	bl	800398c <HAL_GPIO_WritePin>
		               HAL_Delay(sleepTime);
 80014e8:	230a      	movs	r3, #10
 80014ea:	4618      	mov	r0, r3
 80014ec:	f000 fdde 	bl	80020ac <HAL_Delay>

		               VoMeasured = (float)adcVal;
 80014f0:	88fb      	ldrh	r3, [r7, #6]
 80014f2:	ee07 3a90 	vmov	s15, r3
 80014f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014fa:	4b42      	ldr	r3, [pc, #264]	@ (8001604 <main+0x20c>)
 80014fc:	edc3 7a00 	vstr	s15, [r3]
		               calcVoltage = VoMeasured * (5.0f / 4096.0f);
 8001500:	4b40      	ldr	r3, [pc, #256]	@ (8001604 <main+0x20c>)
 8001502:	edd3 7a00 	vldr	s15, [r3]
 8001506:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 8001608 <main+0x210>
 800150a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800150e:	4b3f      	ldr	r3, [pc, #252]	@ (800160c <main+0x214>)
 8001510:	edc3 7a00 	vstr	s15, [r3]
		               dustDensity = 150.0f * calcVoltage - 50.0f;
 8001514:	4b3d      	ldr	r3, [pc, #244]	@ (800160c <main+0x214>)
 8001516:	edd3 7a00 	vldr	s15, [r3]
 800151a:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8001610 <main+0x218>
 800151e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001522:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 8001614 <main+0x21c>
 8001526:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800152a:	4b3b      	ldr	r3, [pc, #236]	@ (8001618 <main+0x220>)
 800152c:	edc3 7a00 	vstr	s15, [r3]
		               adc_value = Read_MQ135(); // Read ADC value (04095)
 8001530:	f7ff fda8 	bl	8001084 <Read_MQ135>
 8001534:	eef0 7a40 	vmov.f32	s15, s0
 8001538:	4b38      	ldr	r3, [pc, #224]	@ (800161c <main+0x224>)
 800153a:	edc3 7a00 	vstr	s15, [r3]
		               rs = Get_Rs(adc_value);
 800153e:	4b37      	ldr	r3, [pc, #220]	@ (800161c <main+0x224>)
 8001540:	edd3 7a00 	vldr	s15, [r3]
 8001544:	eeb0 0a67 	vmov.f32	s0, s15
 8001548:	f7ff fdc6 	bl	80010d8 <Get_Rs>
 800154c:	eef0 7a40 	vmov.f32	s15, s0
 8001550:	4b33      	ldr	r3, [pc, #204]	@ (8001620 <main+0x228>)
 8001552:	edc3 7a00 	vstr	s15, [r3]
		               ratio = rs / RO_CLEAN_AIR;
 8001556:	4b32      	ldr	r3, [pc, #200]	@ (8001620 <main+0x228>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	4618      	mov	r0, r3
 800155c:	f7ff f814 	bl	8000588 <__aeabi_f2d>
 8001560:	a31d      	add	r3, pc, #116	@ (adr r3, 80015d8 <main+0x1e0>)
 8001562:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001566:	f7ff f991 	bl	800088c <__aeabi_ddiv>
 800156a:	4602      	mov	r2, r0
 800156c:	460b      	mov	r3, r1
 800156e:	4610      	mov	r0, r2
 8001570:	4619      	mov	r1, r3
 8001572:	f7ff fb59 	bl	8000c28 <__aeabi_d2f>
 8001576:	4603      	mov	r3, r0
 8001578:	4a2a      	ldr	r2, [pc, #168]	@ (8001624 <main+0x22c>)
 800157a:	6013      	str	r3, [r2, #0]
		               ppm = Get_PPM(ratio);
 800157c:	4b29      	ldr	r3, [pc, #164]	@ (8001624 <main+0x22c>)
 800157e:	edd3 7a00 	vldr	s15, [r3]
 8001582:	eeb0 0a67 	vmov.f32	s0, s15
 8001586:	f7ff fde9 	bl	800115c <Get_PPM>
 800158a:	eef0 7a40 	vmov.f32	s15, s0
 800158e:	4b26      	ldr	r3, [pc, #152]	@ (8001628 <main+0x230>)
 8001590:	edc3 7a00 	vstr	s15, [r3]
	 		           printf("ADC Values: [PA6]Dust Density: %f ug/m3 [PB0] %f   %d   bb %d \r\n",dustDensity,ppm,adc_buffer[0],adc_buffer[1]);
 8001594:	4b20      	ldr	r3, [pc, #128]	@ (8001618 <main+0x220>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4618      	mov	r0, r3
 800159a:	f7fe fff5 	bl	8000588 <__aeabi_f2d>
 800159e:	4604      	mov	r4, r0
 80015a0:	460d      	mov	r5, r1
 80015a2:	4b21      	ldr	r3, [pc, #132]	@ (8001628 <main+0x230>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4618      	mov	r0, r3
 80015a8:	f7fe ffee 	bl	8000588 <__aeabi_f2d>
 80015ac:	4602      	mov	r2, r0
 80015ae:	460b      	mov	r3, r1
 80015b0:	4913      	ldr	r1, [pc, #76]	@ (8001600 <main+0x208>)
 80015b2:	8809      	ldrh	r1, [r1, #0]
 80015b4:	4608      	mov	r0, r1
 80015b6:	4912      	ldr	r1, [pc, #72]	@ (8001600 <main+0x208>)
 80015b8:	8849      	ldrh	r1, [r1, #2]
 80015ba:	9103      	str	r1, [sp, #12]
 80015bc:	9002      	str	r0, [sp, #8]
 80015be:	e9cd 2300 	strd	r2, r3, [sp]
 80015c2:	4622      	mov	r2, r4
 80015c4:	462b      	mov	r3, r5
 80015c6:	4819      	ldr	r0, [pc, #100]	@ (800162c <main+0x234>)
 80015c8:	f005 f9ac 	bl	8006924 <iprintf>
	 		           HAL_Delay(400);
 80015cc:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 80015d0:	f000 fd6c 	bl	80020ac <HAL_Delay>
	 if(!adcRunning)
 80015d4:	e721      	b.n	800141a <main+0x22>
 80015d6:	bf00      	nop
 80015d8:	c28f5c29 	.word	0xc28f5c29
 80015dc:	4023a8f5 	.word	0x4023a8f5
 80015e0:	200003e8 	.word	0x200003e8
 80015e4:	200003f0 	.word	0x200003f0
 80015e8:	20000400 	.word	0x20000400
 80015ec:	20000401 	.word	0x20000401
 80015f0:	20000408 	.word	0x20000408
 80015f4:	20000404 	.word	0x20000404
 80015f8:	0800b0a8 	.word	0x0800b0a8
 80015fc:	40020000 	.word	0x40020000
 8001600:	200003ec 	.word	0x200003ec
 8001604:	2000040c 	.word	0x2000040c
 8001608:	3aa00000 	.word	0x3aa00000
 800160c:	20000410 	.word	0x20000410
 8001610:	43160000 	.word	0x43160000
 8001614:	42480000 	.word	0x42480000
 8001618:	20000414 	.word	0x20000414
 800161c:	20000418 	.word	0x20000418
 8001620:	2000041c 	.word	0x2000041c
 8001624:	20000420 	.word	0x20000420
 8001628:	20000424 	.word	0x20000424
 800162c:	0800b0bc 	.word	0x0800b0bc

08001630 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b094      	sub	sp, #80	@ 0x50
 8001634:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001636:	f107 031c 	add.w	r3, r7, #28
 800163a:	2234      	movs	r2, #52	@ 0x34
 800163c:	2100      	movs	r1, #0
 800163e:	4618      	mov	r0, r3
 8001640:	f005 f9e7 	bl	8006a12 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001644:	f107 0308 	add.w	r3, r7, #8
 8001648:	2200      	movs	r2, #0
 800164a:	601a      	str	r2, [r3, #0]
 800164c:	605a      	str	r2, [r3, #4]
 800164e:	609a      	str	r2, [r3, #8]
 8001650:	60da      	str	r2, [r3, #12]
 8001652:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001654:	2300      	movs	r3, #0
 8001656:	607b      	str	r3, [r7, #4]
 8001658:	4b23      	ldr	r3, [pc, #140]	@ (80016e8 <SystemClock_Config+0xb8>)
 800165a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800165c:	4a22      	ldr	r2, [pc, #136]	@ (80016e8 <SystemClock_Config+0xb8>)
 800165e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001662:	6413      	str	r3, [r2, #64]	@ 0x40
 8001664:	4b20      	ldr	r3, [pc, #128]	@ (80016e8 <SystemClock_Config+0xb8>)
 8001666:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001668:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800166c:	607b      	str	r3, [r7, #4]
 800166e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001670:	2300      	movs	r3, #0
 8001672:	603b      	str	r3, [r7, #0]
 8001674:	4b1d      	ldr	r3, [pc, #116]	@ (80016ec <SystemClock_Config+0xbc>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800167c:	4a1b      	ldr	r2, [pc, #108]	@ (80016ec <SystemClock_Config+0xbc>)
 800167e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001682:	6013      	str	r3, [r2, #0]
 8001684:	4b19      	ldr	r3, [pc, #100]	@ (80016ec <SystemClock_Config+0xbc>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800168c:	603b      	str	r3, [r7, #0]
 800168e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001690:	2302      	movs	r3, #2
 8001692:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001694:	2301      	movs	r3, #1
 8001696:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001698:	2310      	movs	r3, #16
 800169a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800169c:	2300      	movs	r3, #0
 800169e:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016a0:	f107 031c 	add.w	r3, r7, #28
 80016a4:	4618      	mov	r0, r3
 80016a6:	f002 fc81 	bl	8003fac <HAL_RCC_OscConfig>
 80016aa:	4603      	mov	r3, r0
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d001      	beq.n	80016b4 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80016b0:	f000 f96a 	bl	8001988 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016b4:	230f      	movs	r3, #15
 80016b6:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80016b8:	2300      	movs	r3, #0
 80016ba:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016bc:	2300      	movs	r3, #0
 80016be:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80016c0:	2300      	movs	r3, #0
 80016c2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016c4:	2300      	movs	r3, #0
 80016c6:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80016c8:	f107 0308 	add.w	r3, r7, #8
 80016cc:	2100      	movs	r1, #0
 80016ce:	4618      	mov	r0, r3
 80016d0:	f002 f9a8 	bl	8003a24 <HAL_RCC_ClockConfig>
 80016d4:	4603      	mov	r3, r0
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d001      	beq.n	80016de <SystemClock_Config+0xae>
  {
    Error_Handler();
 80016da:	f000 f955 	bl	8001988 <Error_Handler>
  }
}
 80016de:	bf00      	nop
 80016e0:	3750      	adds	r7, #80	@ 0x50
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	40023800 	.word	0x40023800
 80016ec:	40007000 	.word	0x40007000

080016f0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b084      	sub	sp, #16
 80016f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80016f6:	463b      	mov	r3, r7
 80016f8:	2200      	movs	r2, #0
 80016fa:	601a      	str	r2, [r3, #0]
 80016fc:	605a      	str	r2, [r3, #4]
 80016fe:	609a      	str	r2, [r3, #8]
 8001700:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001702:	4b28      	ldr	r3, [pc, #160]	@ (80017a4 <MX_ADC1_Init+0xb4>)
 8001704:	4a28      	ldr	r2, [pc, #160]	@ (80017a8 <MX_ADC1_Init+0xb8>)
 8001706:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8001708:	4b26      	ldr	r3, [pc, #152]	@ (80017a4 <MX_ADC1_Init+0xb4>)
 800170a:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800170e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001710:	4b24      	ldr	r3, [pc, #144]	@ (80017a4 <MX_ADC1_Init+0xb4>)
 8001712:	2200      	movs	r2, #0
 8001714:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001716:	4b23      	ldr	r3, [pc, #140]	@ (80017a4 <MX_ADC1_Init+0xb4>)
 8001718:	2201      	movs	r2, #1
 800171a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800171c:	4b21      	ldr	r3, [pc, #132]	@ (80017a4 <MX_ADC1_Init+0xb4>)
 800171e:	2201      	movs	r2, #1
 8001720:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001722:	4b20      	ldr	r3, [pc, #128]	@ (80017a4 <MX_ADC1_Init+0xb4>)
 8001724:	2200      	movs	r2, #0
 8001726:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800172a:	4b1e      	ldr	r3, [pc, #120]	@ (80017a4 <MX_ADC1_Init+0xb4>)
 800172c:	2200      	movs	r2, #0
 800172e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001730:	4b1c      	ldr	r3, [pc, #112]	@ (80017a4 <MX_ADC1_Init+0xb4>)
 8001732:	4a1e      	ldr	r2, [pc, #120]	@ (80017ac <MX_ADC1_Init+0xbc>)
 8001734:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001736:	4b1b      	ldr	r3, [pc, #108]	@ (80017a4 <MX_ADC1_Init+0xb4>)
 8001738:	2200      	movs	r2, #0
 800173a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 800173c:	4b19      	ldr	r3, [pc, #100]	@ (80017a4 <MX_ADC1_Init+0xb4>)
 800173e:	2202      	movs	r2, #2
 8001740:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001742:	4b18      	ldr	r3, [pc, #96]	@ (80017a4 <MX_ADC1_Init+0xb4>)
 8001744:	2201      	movs	r2, #1
 8001746:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800174a:	4b16      	ldr	r3, [pc, #88]	@ (80017a4 <MX_ADC1_Init+0xb4>)
 800174c:	2201      	movs	r2, #1
 800174e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001750:	4814      	ldr	r0, [pc, #80]	@ (80017a4 <MX_ADC1_Init+0xb4>)
 8001752:	f000 fccf 	bl	80020f4 <HAL_ADC_Init>
 8001756:	4603      	mov	r3, r0
 8001758:	2b00      	cmp	r3, #0
 800175a:	d001      	beq.n	8001760 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800175c:	f000 f914 	bl	8001988 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001760:	2306      	movs	r3, #6
 8001762:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001764:	2301      	movs	r3, #1
 8001766:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8001768:	2304      	movs	r3, #4
 800176a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800176c:	463b      	mov	r3, r7
 800176e:	4619      	mov	r1, r3
 8001770:	480c      	ldr	r0, [pc, #48]	@ (80017a4 <MX_ADC1_Init+0xb4>)
 8001772:	f000 ffa9 	bl	80026c8 <HAL_ADC_ConfigChannel>
 8001776:	4603      	mov	r3, r0
 8001778:	2b00      	cmp	r3, #0
 800177a:	d001      	beq.n	8001780 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800177c:	f000 f904 	bl	8001988 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001780:	2308      	movs	r3, #8
 8001782:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001784:	2302      	movs	r3, #2
 8001786:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001788:	463b      	mov	r3, r7
 800178a:	4619      	mov	r1, r3
 800178c:	4805      	ldr	r0, [pc, #20]	@ (80017a4 <MX_ADC1_Init+0xb4>)
 800178e:	f000 ff9b 	bl	80026c8 <HAL_ADC_ConfigChannel>
 8001792:	4603      	mov	r3, r0
 8001794:	2b00      	cmp	r3, #0
 8001796:	d001      	beq.n	800179c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001798:	f000 f8f6 	bl	8001988 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800179c:	bf00      	nop
 800179e:	3710      	adds	r7, #16
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	200001f0 	.word	0x200001f0
 80017a8:	40012000 	.word	0x40012000
 80017ac:	0f000001 	.word	0x0f000001

080017b0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80017b4:	4b11      	ldr	r3, [pc, #68]	@ (80017fc <MX_USART1_UART_Init+0x4c>)
 80017b6:	4a12      	ldr	r2, [pc, #72]	@ (8001800 <MX_USART1_UART_Init+0x50>)
 80017b8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80017ba:	4b10      	ldr	r3, [pc, #64]	@ (80017fc <MX_USART1_UART_Init+0x4c>)
 80017bc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80017c0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80017c2:	4b0e      	ldr	r3, [pc, #56]	@ (80017fc <MX_USART1_UART_Init+0x4c>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80017c8:	4b0c      	ldr	r3, [pc, #48]	@ (80017fc <MX_USART1_UART_Init+0x4c>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80017ce:	4b0b      	ldr	r3, [pc, #44]	@ (80017fc <MX_USART1_UART_Init+0x4c>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80017d4:	4b09      	ldr	r3, [pc, #36]	@ (80017fc <MX_USART1_UART_Init+0x4c>)
 80017d6:	220c      	movs	r2, #12
 80017d8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017da:	4b08      	ldr	r3, [pc, #32]	@ (80017fc <MX_USART1_UART_Init+0x4c>)
 80017dc:	2200      	movs	r2, #0
 80017de:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80017e0:	4b06      	ldr	r3, [pc, #24]	@ (80017fc <MX_USART1_UART_Init+0x4c>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	61da      	str	r2, [r3, #28]
  if (HAL_HalfDuplex_Init(&huart1) != HAL_OK)
 80017e6:	4805      	ldr	r0, [pc, #20]	@ (80017fc <MX_USART1_UART_Init+0x4c>)
 80017e8:	f002 fece 	bl	8004588 <HAL_HalfDuplex_Init>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d001      	beq.n	80017f6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80017f2:	f000 f8c9 	bl	8001988 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80017f6:	bf00      	nop
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	20000298 	.word	0x20000298
 8001800:	40011000 	.word	0x40011000

08001804 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001808:	4b11      	ldr	r3, [pc, #68]	@ (8001850 <MX_USART2_UART_Init+0x4c>)
 800180a:	4a12      	ldr	r2, [pc, #72]	@ (8001854 <MX_USART2_UART_Init+0x50>)
 800180c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800180e:	4b10      	ldr	r3, [pc, #64]	@ (8001850 <MX_USART2_UART_Init+0x4c>)
 8001810:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001814:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001816:	4b0e      	ldr	r3, [pc, #56]	@ (8001850 <MX_USART2_UART_Init+0x4c>)
 8001818:	2200      	movs	r2, #0
 800181a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800181c:	4b0c      	ldr	r3, [pc, #48]	@ (8001850 <MX_USART2_UART_Init+0x4c>)
 800181e:	2200      	movs	r2, #0
 8001820:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001822:	4b0b      	ldr	r3, [pc, #44]	@ (8001850 <MX_USART2_UART_Init+0x4c>)
 8001824:	2200      	movs	r2, #0
 8001826:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001828:	4b09      	ldr	r3, [pc, #36]	@ (8001850 <MX_USART2_UART_Init+0x4c>)
 800182a:	220c      	movs	r2, #12
 800182c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800182e:	4b08      	ldr	r3, [pc, #32]	@ (8001850 <MX_USART2_UART_Init+0x4c>)
 8001830:	2200      	movs	r2, #0
 8001832:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001834:	4b06      	ldr	r3, [pc, #24]	@ (8001850 <MX_USART2_UART_Init+0x4c>)
 8001836:	2200      	movs	r2, #0
 8001838:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800183a:	4805      	ldr	r0, [pc, #20]	@ (8001850 <MX_USART2_UART_Init+0x4c>)
 800183c:	f002 fe54 	bl	80044e8 <HAL_UART_Init>
 8001840:	4603      	mov	r3, r0
 8001842:	2b00      	cmp	r3, #0
 8001844:	d001      	beq.n	800184a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001846:	f000 f89f 	bl	8001988 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800184a:	bf00      	nop
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	200002e0 	.word	0x200002e0
 8001854:	40004400 	.word	0x40004400

08001858 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b082      	sub	sp, #8
 800185c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800185e:	2300      	movs	r3, #0
 8001860:	607b      	str	r3, [r7, #4]
 8001862:	4b14      	ldr	r3, [pc, #80]	@ (80018b4 <MX_DMA_Init+0x5c>)
 8001864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001866:	4a13      	ldr	r2, [pc, #76]	@ (80018b4 <MX_DMA_Init+0x5c>)
 8001868:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800186c:	6313      	str	r3, [r2, #48]	@ 0x30
 800186e:	4b11      	ldr	r3, [pc, #68]	@ (80018b4 <MX_DMA_Init+0x5c>)
 8001870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001872:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001876:	607b      	str	r3, [r7, #4]
 8001878:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800187a:	2200      	movs	r2, #0
 800187c:	2100      	movs	r1, #0
 800187e:	2038      	movs	r0, #56	@ 0x38
 8001880:	f001 fab7 	bl	8002df2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001884:	2038      	movs	r0, #56	@ 0x38
 8001886:	f001 fad0 	bl	8002e2a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800188a:	2200      	movs	r2, #0
 800188c:	2100      	movs	r1, #0
 800188e:	203a      	movs	r0, #58	@ 0x3a
 8001890:	f001 faaf 	bl	8002df2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001894:	203a      	movs	r0, #58	@ 0x3a
 8001896:	f001 fac8 	bl	8002e2a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 800189a:	2200      	movs	r2, #0
 800189c:	2100      	movs	r1, #0
 800189e:	2046      	movs	r0, #70	@ 0x46
 80018a0:	f001 faa7 	bl	8002df2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 80018a4:	2046      	movs	r0, #70	@ 0x46
 80018a6:	f001 fac0 	bl	8002e2a <HAL_NVIC_EnableIRQ>

}
 80018aa:	bf00      	nop
 80018ac:	3708      	adds	r7, #8
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	bf00      	nop
 80018b4:	40023800 	.word	0x40023800

080018b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b088      	sub	sp, #32
 80018bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018be:	f107 030c 	add.w	r3, r7, #12
 80018c2:	2200      	movs	r2, #0
 80018c4:	601a      	str	r2, [r3, #0]
 80018c6:	605a      	str	r2, [r3, #4]
 80018c8:	609a      	str	r2, [r3, #8]
 80018ca:	60da      	str	r2, [r3, #12]
 80018cc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018ce:	2300      	movs	r3, #0
 80018d0:	60bb      	str	r3, [r7, #8]
 80018d2:	4b2a      	ldr	r3, [pc, #168]	@ (800197c <MX_GPIO_Init+0xc4>)
 80018d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018d6:	4a29      	ldr	r2, [pc, #164]	@ (800197c <MX_GPIO_Init+0xc4>)
 80018d8:	f043 0304 	orr.w	r3, r3, #4
 80018dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80018de:	4b27      	ldr	r3, [pc, #156]	@ (800197c <MX_GPIO_Init+0xc4>)
 80018e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018e2:	f003 0304 	and.w	r3, r3, #4
 80018e6:	60bb      	str	r3, [r7, #8]
 80018e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ea:	2300      	movs	r3, #0
 80018ec:	607b      	str	r3, [r7, #4]
 80018ee:	4b23      	ldr	r3, [pc, #140]	@ (800197c <MX_GPIO_Init+0xc4>)
 80018f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018f2:	4a22      	ldr	r2, [pc, #136]	@ (800197c <MX_GPIO_Init+0xc4>)
 80018f4:	f043 0301 	orr.w	r3, r3, #1
 80018f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80018fa:	4b20      	ldr	r3, [pc, #128]	@ (800197c <MX_GPIO_Init+0xc4>)
 80018fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018fe:	f003 0301 	and.w	r3, r3, #1
 8001902:	607b      	str	r3, [r7, #4]
 8001904:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001906:	2300      	movs	r3, #0
 8001908:	603b      	str	r3, [r7, #0]
 800190a:	4b1c      	ldr	r3, [pc, #112]	@ (800197c <MX_GPIO_Init+0xc4>)
 800190c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800190e:	4a1b      	ldr	r2, [pc, #108]	@ (800197c <MX_GPIO_Init+0xc4>)
 8001910:	f043 0302 	orr.w	r3, r3, #2
 8001914:	6313      	str	r3, [r2, #48]	@ 0x30
 8001916:	4b19      	ldr	r3, [pc, #100]	@ (800197c <MX_GPIO_Init+0xc4>)
 8001918:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800191a:	f003 0302 	and.w	r3, r3, #2
 800191e:	603b      	str	r3, [r7, #0]
 8001920:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8001922:	2200      	movs	r2, #0
 8001924:	2120      	movs	r1, #32
 8001926:	4816      	ldr	r0, [pc, #88]	@ (8001980 <MX_GPIO_Init+0xc8>)
 8001928:	f002 f830 	bl	800398c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800192c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001930:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001932:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001936:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001938:	2300      	movs	r3, #0
 800193a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800193c:	f107 030c 	add.w	r3, r7, #12
 8001940:	4619      	mov	r1, r3
 8001942:	4810      	ldr	r0, [pc, #64]	@ (8001984 <MX_GPIO_Init+0xcc>)
 8001944:	f001 fe8e 	bl	8003664 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001948:	2320      	movs	r3, #32
 800194a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800194c:	2301      	movs	r3, #1
 800194e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001950:	2300      	movs	r3, #0
 8001952:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001954:	2300      	movs	r3, #0
 8001956:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001958:	f107 030c 	add.w	r3, r7, #12
 800195c:	4619      	mov	r1, r3
 800195e:	4808      	ldr	r0, [pc, #32]	@ (8001980 <MX_GPIO_Init+0xc8>)
 8001960:	f001 fe80 	bl	8003664 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001964:	2200      	movs	r2, #0
 8001966:	2100      	movs	r1, #0
 8001968:	2028      	movs	r0, #40	@ 0x28
 800196a:	f001 fa42 	bl	8002df2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800196e:	2028      	movs	r0, #40	@ 0x28
 8001970:	f001 fa5b 	bl	8002e2a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001974:	bf00      	nop
 8001976:	3720      	adds	r7, #32
 8001978:	46bd      	mov	sp, r7
 800197a:	bd80      	pop	{r7, pc}
 800197c:	40023800 	.word	0x40023800
 8001980:	40020000 	.word	0x40020000
 8001984:	40020800 	.word	0x40020800

08001988 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001988:	b480      	push	{r7}
 800198a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800198c:	b672      	cpsid	i
}
 800198e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001990:	bf00      	nop
 8001992:	e7fd      	b.n	8001990 <Error_Handler+0x8>

08001994 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001994:	b480      	push	{r7}
 8001996:	b083      	sub	sp, #12
 8001998:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800199a:	2300      	movs	r3, #0
 800199c:	607b      	str	r3, [r7, #4]
 800199e:	4b10      	ldr	r3, [pc, #64]	@ (80019e0 <HAL_MspInit+0x4c>)
 80019a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019a2:	4a0f      	ldr	r2, [pc, #60]	@ (80019e0 <HAL_MspInit+0x4c>)
 80019a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80019aa:	4b0d      	ldr	r3, [pc, #52]	@ (80019e0 <HAL_MspInit+0x4c>)
 80019ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80019b2:	607b      	str	r3, [r7, #4]
 80019b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019b6:	2300      	movs	r3, #0
 80019b8:	603b      	str	r3, [r7, #0]
 80019ba:	4b09      	ldr	r3, [pc, #36]	@ (80019e0 <HAL_MspInit+0x4c>)
 80019bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019be:	4a08      	ldr	r2, [pc, #32]	@ (80019e0 <HAL_MspInit+0x4c>)
 80019c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80019c6:	4b06      	ldr	r3, [pc, #24]	@ (80019e0 <HAL_MspInit+0x4c>)
 80019c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019ce:	603b      	str	r3, [r7, #0]
 80019d0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019d2:	bf00      	nop
 80019d4:	370c      	adds	r7, #12
 80019d6:	46bd      	mov	sp, r7
 80019d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019dc:	4770      	bx	lr
 80019de:	bf00      	nop
 80019e0:	40023800 	.word	0x40023800

080019e4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b08a      	sub	sp, #40	@ 0x28
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019ec:	f107 0314 	add.w	r3, r7, #20
 80019f0:	2200      	movs	r2, #0
 80019f2:	601a      	str	r2, [r3, #0]
 80019f4:	605a      	str	r2, [r3, #4]
 80019f6:	609a      	str	r2, [r3, #8]
 80019f8:	60da      	str	r2, [r3, #12]
 80019fa:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	4a40      	ldr	r2, [pc, #256]	@ (8001b04 <HAL_ADC_MspInit+0x120>)
 8001a02:	4293      	cmp	r3, r2
 8001a04:	d179      	bne.n	8001afa <HAL_ADC_MspInit+0x116>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001a06:	2300      	movs	r3, #0
 8001a08:	613b      	str	r3, [r7, #16]
 8001a0a:	4b3f      	ldr	r3, [pc, #252]	@ (8001b08 <HAL_ADC_MspInit+0x124>)
 8001a0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a0e:	4a3e      	ldr	r2, [pc, #248]	@ (8001b08 <HAL_ADC_MspInit+0x124>)
 8001a10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a14:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a16:	4b3c      	ldr	r3, [pc, #240]	@ (8001b08 <HAL_ADC_MspInit+0x124>)
 8001a18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a1e:	613b      	str	r3, [r7, #16]
 8001a20:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a22:	2300      	movs	r3, #0
 8001a24:	60fb      	str	r3, [r7, #12]
 8001a26:	4b38      	ldr	r3, [pc, #224]	@ (8001b08 <HAL_ADC_MspInit+0x124>)
 8001a28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a2a:	4a37      	ldr	r2, [pc, #220]	@ (8001b08 <HAL_ADC_MspInit+0x124>)
 8001a2c:	f043 0301 	orr.w	r3, r3, #1
 8001a30:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a32:	4b35      	ldr	r3, [pc, #212]	@ (8001b08 <HAL_ADC_MspInit+0x124>)
 8001a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a36:	f003 0301 	and.w	r3, r3, #1
 8001a3a:	60fb      	str	r3, [r7, #12]
 8001a3c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a3e:	2300      	movs	r3, #0
 8001a40:	60bb      	str	r3, [r7, #8]
 8001a42:	4b31      	ldr	r3, [pc, #196]	@ (8001b08 <HAL_ADC_MspInit+0x124>)
 8001a44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a46:	4a30      	ldr	r2, [pc, #192]	@ (8001b08 <HAL_ADC_MspInit+0x124>)
 8001a48:	f043 0302 	orr.w	r3, r3, #2
 8001a4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a4e:	4b2e      	ldr	r3, [pc, #184]	@ (8001b08 <HAL_ADC_MspInit+0x124>)
 8001a50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a52:	f003 0302 	and.w	r3, r3, #2
 8001a56:	60bb      	str	r3, [r7, #8]
 8001a58:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_IN6
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001a5a:	2340      	movs	r3, #64	@ 0x40
 8001a5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a5e:	2303      	movs	r3, #3
 8001a60:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a62:	2300      	movs	r3, #0
 8001a64:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a66:	f107 0314 	add.w	r3, r7, #20
 8001a6a:	4619      	mov	r1, r3
 8001a6c:	4827      	ldr	r0, [pc, #156]	@ (8001b0c <HAL_ADC_MspInit+0x128>)
 8001a6e:	f001 fdf9 	bl	8003664 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001a72:	2301      	movs	r3, #1
 8001a74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a76:	2303      	movs	r3, #3
 8001a78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a7e:	f107 0314 	add.w	r3, r7, #20
 8001a82:	4619      	mov	r1, r3
 8001a84:	4822      	ldr	r0, [pc, #136]	@ (8001b10 <HAL_ADC_MspInit+0x12c>)
 8001a86:	f001 fded 	bl	8003664 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001a8a:	4b22      	ldr	r3, [pc, #136]	@ (8001b14 <HAL_ADC_MspInit+0x130>)
 8001a8c:	4a22      	ldr	r2, [pc, #136]	@ (8001b18 <HAL_ADC_MspInit+0x134>)
 8001a8e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001a90:	4b20      	ldr	r3, [pc, #128]	@ (8001b14 <HAL_ADC_MspInit+0x130>)
 8001a92:	2200      	movs	r2, #0
 8001a94:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001a96:	4b1f      	ldr	r3, [pc, #124]	@ (8001b14 <HAL_ADC_MspInit+0x130>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a9c:	4b1d      	ldr	r3, [pc, #116]	@ (8001b14 <HAL_ADC_MspInit+0x130>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001aa2:	4b1c      	ldr	r3, [pc, #112]	@ (8001b14 <HAL_ADC_MspInit+0x130>)
 8001aa4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001aa8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001aaa:	4b1a      	ldr	r3, [pc, #104]	@ (8001b14 <HAL_ADC_MspInit+0x130>)
 8001aac:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001ab0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001ab2:	4b18      	ldr	r3, [pc, #96]	@ (8001b14 <HAL_ADC_MspInit+0x130>)
 8001ab4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001ab8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001aba:	4b16      	ldr	r3, [pc, #88]	@ (8001b14 <HAL_ADC_MspInit+0x130>)
 8001abc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001ac0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001ac2:	4b14      	ldr	r3, [pc, #80]	@ (8001b14 <HAL_ADC_MspInit+0x130>)
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001ac8:	4b12      	ldr	r3, [pc, #72]	@ (8001b14 <HAL_ADC_MspInit+0x130>)
 8001aca:	2200      	movs	r2, #0
 8001acc:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001ace:	4811      	ldr	r0, [pc, #68]	@ (8001b14 <HAL_ADC_MspInit+0x130>)
 8001ad0:	f001 f9c6 	bl	8002e60 <HAL_DMA_Init>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d001      	beq.n	8001ade <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8001ada:	f7ff ff55 	bl	8001988 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	4a0c      	ldr	r2, [pc, #48]	@ (8001b14 <HAL_ADC_MspInit+0x130>)
 8001ae2:	639a      	str	r2, [r3, #56]	@ 0x38
 8001ae4:	4a0b      	ldr	r2, [pc, #44]	@ (8001b14 <HAL_ADC_MspInit+0x130>)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001aea:	2200      	movs	r2, #0
 8001aec:	2100      	movs	r1, #0
 8001aee:	2012      	movs	r0, #18
 8001af0:	f001 f97f 	bl	8002df2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001af4:	2012      	movs	r0, #18
 8001af6:	f001 f998 	bl	8002e2a <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001afa:	bf00      	nop
 8001afc:	3728      	adds	r7, #40	@ 0x28
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	40012000 	.word	0x40012000
 8001b08:	40023800 	.word	0x40023800
 8001b0c:	40020000 	.word	0x40020000
 8001b10:	40020400 	.word	0x40020400
 8001b14:	20000238 	.word	0x20000238
 8001b18:	40026410 	.word	0x40026410

08001b1c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b08c      	sub	sp, #48	@ 0x30
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b24:	f107 031c 	add.w	r3, r7, #28
 8001b28:	2200      	movs	r2, #0
 8001b2a:	601a      	str	r2, [r3, #0]
 8001b2c:	605a      	str	r2, [r3, #4]
 8001b2e:	609a      	str	r2, [r3, #8]
 8001b30:	60da      	str	r2, [r3, #12]
 8001b32:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	4a65      	ldr	r2, [pc, #404]	@ (8001cd0 <HAL_UART_MspInit+0x1b4>)
 8001b3a:	4293      	cmp	r3, r2
 8001b3c:	f040 8092 	bne.w	8001c64 <HAL_UART_MspInit+0x148>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001b40:	2300      	movs	r3, #0
 8001b42:	61bb      	str	r3, [r7, #24]
 8001b44:	4b63      	ldr	r3, [pc, #396]	@ (8001cd4 <HAL_UART_MspInit+0x1b8>)
 8001b46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b48:	4a62      	ldr	r2, [pc, #392]	@ (8001cd4 <HAL_UART_MspInit+0x1b8>)
 8001b4a:	f043 0310 	orr.w	r3, r3, #16
 8001b4e:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b50:	4b60      	ldr	r3, [pc, #384]	@ (8001cd4 <HAL_UART_MspInit+0x1b8>)
 8001b52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b54:	f003 0310 	and.w	r3, r3, #16
 8001b58:	61bb      	str	r3, [r7, #24]
 8001b5a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	617b      	str	r3, [r7, #20]
 8001b60:	4b5c      	ldr	r3, [pc, #368]	@ (8001cd4 <HAL_UART_MspInit+0x1b8>)
 8001b62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b64:	4a5b      	ldr	r2, [pc, #364]	@ (8001cd4 <HAL_UART_MspInit+0x1b8>)
 8001b66:	f043 0301 	orr.w	r3, r3, #1
 8001b6a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b6c:	4b59      	ldr	r3, [pc, #356]	@ (8001cd4 <HAL_UART_MspInit+0x1b8>)
 8001b6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b70:	f003 0301 	and.w	r3, r3, #1
 8001b74:	617b      	str	r3, [r7, #20]
 8001b76:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001b78:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001b7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b7e:	2312      	movs	r3, #18
 8001b80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b82:	2300      	movs	r3, #0
 8001b84:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b86:	2303      	movs	r3, #3
 8001b88:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001b8a:	2307      	movs	r3, #7
 8001b8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b8e:	f107 031c 	add.w	r3, r7, #28
 8001b92:	4619      	mov	r1, r3
 8001b94:	4850      	ldr	r0, [pc, #320]	@ (8001cd8 <HAL_UART_MspInit+0x1bc>)
 8001b96:	f001 fd65 	bl	8003664 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8001b9a:	4b50      	ldr	r3, [pc, #320]	@ (8001cdc <HAL_UART_MspInit+0x1c0>)
 8001b9c:	4a50      	ldr	r2, [pc, #320]	@ (8001ce0 <HAL_UART_MspInit+0x1c4>)
 8001b9e:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8001ba0:	4b4e      	ldr	r3, [pc, #312]	@ (8001cdc <HAL_UART_MspInit+0x1c0>)
 8001ba2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001ba6:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001ba8:	4b4c      	ldr	r3, [pc, #304]	@ (8001cdc <HAL_UART_MspInit+0x1c0>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001bae:	4b4b      	ldr	r3, [pc, #300]	@ (8001cdc <HAL_UART_MspInit+0x1c0>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001bb4:	4b49      	ldr	r3, [pc, #292]	@ (8001cdc <HAL_UART_MspInit+0x1c0>)
 8001bb6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001bba:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001bbc:	4b47      	ldr	r3, [pc, #284]	@ (8001cdc <HAL_UART_MspInit+0x1c0>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001bc2:	4b46      	ldr	r3, [pc, #280]	@ (8001cdc <HAL_UART_MspInit+0x1c0>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8001bc8:	4b44      	ldr	r3, [pc, #272]	@ (8001cdc <HAL_UART_MspInit+0x1c0>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001bce:	4b43      	ldr	r3, [pc, #268]	@ (8001cdc <HAL_UART_MspInit+0x1c0>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001bd4:	4b41      	ldr	r3, [pc, #260]	@ (8001cdc <HAL_UART_MspInit+0x1c0>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001bda:	4840      	ldr	r0, [pc, #256]	@ (8001cdc <HAL_UART_MspInit+0x1c0>)
 8001bdc:	f001 f940 	bl	8002e60 <HAL_DMA_Init>
 8001be0:	4603      	mov	r3, r0
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d001      	beq.n	8001bea <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8001be6:	f7ff fecf 	bl	8001988 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	4a3b      	ldr	r2, [pc, #236]	@ (8001cdc <HAL_UART_MspInit+0x1c0>)
 8001bee:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001bf0:	4a3a      	ldr	r2, [pc, #232]	@ (8001cdc <HAL_UART_MspInit+0x1c0>)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8001bf6:	4b3b      	ldr	r3, [pc, #236]	@ (8001ce4 <HAL_UART_MspInit+0x1c8>)
 8001bf8:	4a3b      	ldr	r2, [pc, #236]	@ (8001ce8 <HAL_UART_MspInit+0x1cc>)
 8001bfa:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8001bfc:	4b39      	ldr	r3, [pc, #228]	@ (8001ce4 <HAL_UART_MspInit+0x1c8>)
 8001bfe:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001c02:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001c04:	4b37      	ldr	r3, [pc, #220]	@ (8001ce4 <HAL_UART_MspInit+0x1c8>)
 8001c06:	2240      	movs	r2, #64	@ 0x40
 8001c08:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c0a:	4b36      	ldr	r3, [pc, #216]	@ (8001ce4 <HAL_UART_MspInit+0x1c8>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001c10:	4b34      	ldr	r3, [pc, #208]	@ (8001ce4 <HAL_UART_MspInit+0x1c8>)
 8001c12:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001c16:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001c18:	4b32      	ldr	r3, [pc, #200]	@ (8001ce4 <HAL_UART_MspInit+0x1c8>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001c1e:	4b31      	ldr	r3, [pc, #196]	@ (8001ce4 <HAL_UART_MspInit+0x1c8>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8001c24:	4b2f      	ldr	r3, [pc, #188]	@ (8001ce4 <HAL_UART_MspInit+0x1c8>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001c2a:	4b2e      	ldr	r3, [pc, #184]	@ (8001ce4 <HAL_UART_MspInit+0x1c8>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001c30:	4b2c      	ldr	r3, [pc, #176]	@ (8001ce4 <HAL_UART_MspInit+0x1c8>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001c36:	482b      	ldr	r0, [pc, #172]	@ (8001ce4 <HAL_UART_MspInit+0x1c8>)
 8001c38:	f001 f912 	bl	8002e60 <HAL_DMA_Init>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d001      	beq.n	8001c46 <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 8001c42:	f7ff fea1 	bl	8001988 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	4a26      	ldr	r2, [pc, #152]	@ (8001ce4 <HAL_UART_MspInit+0x1c8>)
 8001c4a:	639a      	str	r2, [r3, #56]	@ 0x38
 8001c4c:	4a25      	ldr	r2, [pc, #148]	@ (8001ce4 <HAL_UART_MspInit+0x1c8>)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001c52:	2200      	movs	r2, #0
 8001c54:	2100      	movs	r1, #0
 8001c56:	2025      	movs	r0, #37	@ 0x25
 8001c58:	f001 f8cb 	bl	8002df2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001c5c:	2025      	movs	r0, #37	@ 0x25
 8001c5e:	f001 f8e4 	bl	8002e2a <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8001c62:	e030      	b.n	8001cc6 <HAL_UART_MspInit+0x1aa>
  else if(huart->Instance==USART2)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4a20      	ldr	r2, [pc, #128]	@ (8001cec <HAL_UART_MspInit+0x1d0>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d12b      	bne.n	8001cc6 <HAL_UART_MspInit+0x1aa>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c6e:	2300      	movs	r3, #0
 8001c70:	613b      	str	r3, [r7, #16]
 8001c72:	4b18      	ldr	r3, [pc, #96]	@ (8001cd4 <HAL_UART_MspInit+0x1b8>)
 8001c74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c76:	4a17      	ldr	r2, [pc, #92]	@ (8001cd4 <HAL_UART_MspInit+0x1b8>)
 8001c78:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c7e:	4b15      	ldr	r3, [pc, #84]	@ (8001cd4 <HAL_UART_MspInit+0x1b8>)
 8001c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c86:	613b      	str	r3, [r7, #16]
 8001c88:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	60fb      	str	r3, [r7, #12]
 8001c8e:	4b11      	ldr	r3, [pc, #68]	@ (8001cd4 <HAL_UART_MspInit+0x1b8>)
 8001c90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c92:	4a10      	ldr	r2, [pc, #64]	@ (8001cd4 <HAL_UART_MspInit+0x1b8>)
 8001c94:	f043 0301 	orr.w	r3, r3, #1
 8001c98:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c9a:	4b0e      	ldr	r3, [pc, #56]	@ (8001cd4 <HAL_UART_MspInit+0x1b8>)
 8001c9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c9e:	f003 0301 	and.w	r3, r3, #1
 8001ca2:	60fb      	str	r3, [r7, #12]
 8001ca4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001ca6:	230c      	movs	r3, #12
 8001ca8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001caa:	2302      	movs	r3, #2
 8001cac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cb2:	2303      	movs	r3, #3
 8001cb4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001cb6:	2307      	movs	r3, #7
 8001cb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cba:	f107 031c 	add.w	r3, r7, #28
 8001cbe:	4619      	mov	r1, r3
 8001cc0:	4805      	ldr	r0, [pc, #20]	@ (8001cd8 <HAL_UART_MspInit+0x1bc>)
 8001cc2:	f001 fccf 	bl	8003664 <HAL_GPIO_Init>
}
 8001cc6:	bf00      	nop
 8001cc8:	3730      	adds	r7, #48	@ 0x30
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	40011000 	.word	0x40011000
 8001cd4:	40023800 	.word	0x40023800
 8001cd8:	40020000 	.word	0x40020000
 8001cdc:	20000328 	.word	0x20000328
 8001ce0:	40026440 	.word	0x40026440
 8001ce4:	20000388 	.word	0x20000388
 8001ce8:	400264b8 	.word	0x400264b8
 8001cec:	40004400 	.word	0x40004400

08001cf0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001cf4:	bf00      	nop
 8001cf6:	e7fd      	b.n	8001cf4 <NMI_Handler+0x4>

08001cf8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cfc:	bf00      	nop
 8001cfe:	e7fd      	b.n	8001cfc <HardFault_Handler+0x4>

08001d00 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d00:	b480      	push	{r7}
 8001d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d04:	bf00      	nop
 8001d06:	e7fd      	b.n	8001d04 <MemManage_Handler+0x4>

08001d08 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d0c:	bf00      	nop
 8001d0e:	e7fd      	b.n	8001d0c <BusFault_Handler+0x4>

08001d10 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d10:	b480      	push	{r7}
 8001d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d14:	bf00      	nop
 8001d16:	e7fd      	b.n	8001d14 <UsageFault_Handler+0x4>

08001d18 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d1c:	bf00      	nop
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d24:	4770      	bx	lr

08001d26 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d26:	b480      	push	{r7}
 8001d28:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d2a:	bf00      	nop
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d32:	4770      	bx	lr

08001d34 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d34:	b480      	push	{r7}
 8001d36:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d38:	bf00      	nop
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d40:	4770      	bx	lr

08001d42 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d42:	b580      	push	{r7, lr}
 8001d44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d46:	f000 f991 	bl	800206c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d4a:	bf00      	nop
 8001d4c:	bd80      	pop	{r7, pc}
	...

08001d50 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 interrupts.
  */
void ADC_IRQHandler(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001d54:	4802      	ldr	r0, [pc, #8]	@ (8001d60 <ADC_IRQHandler+0x10>)
 8001d56:	f000 fa10 	bl	800217a <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001d5a:	bf00      	nop
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	200001f0 	.word	0x200001f0

08001d64 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001d68:	4802      	ldr	r0, [pc, #8]	@ (8001d74 <USART1_IRQHandler+0x10>)
 8001d6a:	f002 fdad 	bl	80048c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001d6e:	bf00      	nop
 8001d70:	bd80      	pop	{r7, pc}
 8001d72:	bf00      	nop
 8001d74:	20000298 	.word	0x20000298

08001d78 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001d7c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001d80:	f001 fe38 	bl	80039f4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001d84:	bf00      	nop
 8001d86:	bd80      	pop	{r7, pc}

08001d88 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001d8c:	4802      	ldr	r0, [pc, #8]	@ (8001d98 <DMA2_Stream0_IRQHandler+0x10>)
 8001d8e:	f001 f9ff 	bl	8003190 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001d92:	bf00      	nop
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop
 8001d98:	20000238 	.word	0x20000238

08001d9c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001da0:	4802      	ldr	r0, [pc, #8]	@ (8001dac <DMA2_Stream2_IRQHandler+0x10>)
 8001da2:	f001 f9f5 	bl	8003190 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001da6:	bf00      	nop
 8001da8:	bd80      	pop	{r7, pc}
 8001daa:	bf00      	nop
 8001dac:	20000328 	.word	0x20000328

08001db0 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001db4:	4802      	ldr	r0, [pc, #8]	@ (8001dc0 <DMA2_Stream7_IRQHandler+0x10>)
 8001db6:	f001 f9eb 	bl	8003190 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8001dba:	bf00      	nop
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	bf00      	nop
 8001dc0:	20000388 	.word	0x20000388

08001dc4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	af00      	add	r7, sp, #0
  return 1;
 8001dc8:	2301      	movs	r3, #1
}
 8001dca:	4618      	mov	r0, r3
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd2:	4770      	bx	lr

08001dd4 <_kill>:

int _kill(int pid, int sig)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b082      	sub	sp, #8
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
 8001ddc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001dde:	f004 fe6b 	bl	8006ab8 <__errno>
 8001de2:	4603      	mov	r3, r0
 8001de4:	2216      	movs	r2, #22
 8001de6:	601a      	str	r2, [r3, #0]
  return -1;
 8001de8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001dec:	4618      	mov	r0, r3
 8001dee:	3708      	adds	r7, #8
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd80      	pop	{r7, pc}

08001df4 <_exit>:

void _exit (int status)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b082      	sub	sp, #8
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001dfc:	f04f 31ff 	mov.w	r1, #4294967295
 8001e00:	6878      	ldr	r0, [r7, #4]
 8001e02:	f7ff ffe7 	bl	8001dd4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001e06:	bf00      	nop
 8001e08:	e7fd      	b.n	8001e06 <_exit+0x12>

08001e0a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e0a:	b580      	push	{r7, lr}
 8001e0c:	b086      	sub	sp, #24
 8001e0e:	af00      	add	r7, sp, #0
 8001e10:	60f8      	str	r0, [r7, #12]
 8001e12:	60b9      	str	r1, [r7, #8]
 8001e14:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e16:	2300      	movs	r3, #0
 8001e18:	617b      	str	r3, [r7, #20]
 8001e1a:	e00a      	b.n	8001e32 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001e1c:	f3af 8000 	nop.w
 8001e20:	4601      	mov	r1, r0
 8001e22:	68bb      	ldr	r3, [r7, #8]
 8001e24:	1c5a      	adds	r2, r3, #1
 8001e26:	60ba      	str	r2, [r7, #8]
 8001e28:	b2ca      	uxtb	r2, r1
 8001e2a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e2c:	697b      	ldr	r3, [r7, #20]
 8001e2e:	3301      	adds	r3, #1
 8001e30:	617b      	str	r3, [r7, #20]
 8001e32:	697a      	ldr	r2, [r7, #20]
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	429a      	cmp	r2, r3
 8001e38:	dbf0      	blt.n	8001e1c <_read+0x12>
  }

  return len;
 8001e3a:	687b      	ldr	r3, [r7, #4]
}
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	3718      	adds	r7, #24
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}

08001e44 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b086      	sub	sp, #24
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	60f8      	str	r0, [r7, #12]
 8001e4c:	60b9      	str	r1, [r7, #8]
 8001e4e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e50:	2300      	movs	r3, #0
 8001e52:	617b      	str	r3, [r7, #20]
 8001e54:	e009      	b.n	8001e6a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001e56:	68bb      	ldr	r3, [r7, #8]
 8001e58:	1c5a      	adds	r2, r3, #1
 8001e5a:	60ba      	str	r2, [r7, #8]
 8001e5c:	781b      	ldrb	r3, [r3, #0]
 8001e5e:	4618      	mov	r0, r3
 8001e60:	f7ff f8fe 	bl	8001060 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e64:	697b      	ldr	r3, [r7, #20]
 8001e66:	3301      	adds	r3, #1
 8001e68:	617b      	str	r3, [r7, #20]
 8001e6a:	697a      	ldr	r2, [r7, #20]
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	429a      	cmp	r2, r3
 8001e70:	dbf1      	blt.n	8001e56 <_write+0x12>
  }
  return len;
 8001e72:	687b      	ldr	r3, [r7, #4]
}
 8001e74:	4618      	mov	r0, r3
 8001e76:	3718      	adds	r7, #24
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bd80      	pop	{r7, pc}

08001e7c <_close>:

int _close(int file)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	b083      	sub	sp, #12
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001e84:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e88:	4618      	mov	r0, r3
 8001e8a:	370c      	adds	r7, #12
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e92:	4770      	bx	lr

08001e94 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b083      	sub	sp, #12
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
 8001e9c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001ea4:	605a      	str	r2, [r3, #4]
  return 0;
 8001ea6:	2300      	movs	r3, #0
}
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	370c      	adds	r7, #12
 8001eac:	46bd      	mov	sp, r7
 8001eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb2:	4770      	bx	lr

08001eb4 <_isatty>:

int _isatty(int file)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	b083      	sub	sp, #12
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001ebc:	2301      	movs	r3, #1
}
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	370c      	adds	r7, #12
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec8:	4770      	bx	lr

08001eca <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001eca:	b480      	push	{r7}
 8001ecc:	b085      	sub	sp, #20
 8001ece:	af00      	add	r7, sp, #0
 8001ed0:	60f8      	str	r0, [r7, #12]
 8001ed2:	60b9      	str	r1, [r7, #8]
 8001ed4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001ed6:	2300      	movs	r3, #0
}
 8001ed8:	4618      	mov	r0, r3
 8001eda:	3714      	adds	r7, #20
 8001edc:	46bd      	mov	sp, r7
 8001ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee2:	4770      	bx	lr

08001ee4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b086      	sub	sp, #24
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001eec:	4a14      	ldr	r2, [pc, #80]	@ (8001f40 <_sbrk+0x5c>)
 8001eee:	4b15      	ldr	r3, [pc, #84]	@ (8001f44 <_sbrk+0x60>)
 8001ef0:	1ad3      	subs	r3, r2, r3
 8001ef2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ef4:	697b      	ldr	r3, [r7, #20]
 8001ef6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ef8:	4b13      	ldr	r3, [pc, #76]	@ (8001f48 <_sbrk+0x64>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d102      	bne.n	8001f06 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f00:	4b11      	ldr	r3, [pc, #68]	@ (8001f48 <_sbrk+0x64>)
 8001f02:	4a12      	ldr	r2, [pc, #72]	@ (8001f4c <_sbrk+0x68>)
 8001f04:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f06:	4b10      	ldr	r3, [pc, #64]	@ (8001f48 <_sbrk+0x64>)
 8001f08:	681a      	ldr	r2, [r3, #0]
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	4413      	add	r3, r2
 8001f0e:	693a      	ldr	r2, [r7, #16]
 8001f10:	429a      	cmp	r2, r3
 8001f12:	d207      	bcs.n	8001f24 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f14:	f004 fdd0 	bl	8006ab8 <__errno>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	220c      	movs	r2, #12
 8001f1c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f1e:	f04f 33ff 	mov.w	r3, #4294967295
 8001f22:	e009      	b.n	8001f38 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f24:	4b08      	ldr	r3, [pc, #32]	@ (8001f48 <_sbrk+0x64>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f2a:	4b07      	ldr	r3, [pc, #28]	@ (8001f48 <_sbrk+0x64>)
 8001f2c:	681a      	ldr	r2, [r3, #0]
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	4413      	add	r3, r2
 8001f32:	4a05      	ldr	r2, [pc, #20]	@ (8001f48 <_sbrk+0x64>)
 8001f34:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f36:	68fb      	ldr	r3, [r7, #12]
}
 8001f38:	4618      	mov	r0, r3
 8001f3a:	3718      	adds	r7, #24
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}
 8001f40:	20020000 	.word	0x20020000
 8001f44:	00000400 	.word	0x00000400
 8001f48:	20000428 	.word	0x20000428
 8001f4c:	20000580 	.word	0x20000580

08001f50 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f50:	b480      	push	{r7}
 8001f52:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f54:	4b06      	ldr	r3, [pc, #24]	@ (8001f70 <SystemInit+0x20>)
 8001f56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f5a:	4a05      	ldr	r2, [pc, #20]	@ (8001f70 <SystemInit+0x20>)
 8001f5c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001f60:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f64:	bf00      	nop
 8001f66:	46bd      	mov	sp, r7
 8001f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6c:	4770      	bx	lr
 8001f6e:	bf00      	nop
 8001f70:	e000ed00 	.word	0xe000ed00

08001f74 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001f74:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001fac <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001f78:	f7ff ffea 	bl	8001f50 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001f7c:	480c      	ldr	r0, [pc, #48]	@ (8001fb0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001f7e:	490d      	ldr	r1, [pc, #52]	@ (8001fb4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001f80:	4a0d      	ldr	r2, [pc, #52]	@ (8001fb8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001f82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f84:	e002      	b.n	8001f8c <LoopCopyDataInit>

08001f86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f8a:	3304      	adds	r3, #4

08001f8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f90:	d3f9      	bcc.n	8001f86 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f92:	4a0a      	ldr	r2, [pc, #40]	@ (8001fbc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001f94:	4c0a      	ldr	r4, [pc, #40]	@ (8001fc0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001f96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f98:	e001      	b.n	8001f9e <LoopFillZerobss>

08001f9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f9c:	3204      	adds	r2, #4

08001f9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fa0:	d3fb      	bcc.n	8001f9a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001fa2:	f004 fd8f 	bl	8006ac4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001fa6:	f7ff fa27 	bl	80013f8 <main>
  bx  lr    
 8001faa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001fac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001fb0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fb4:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001fb8:	0800b5a0 	.word	0x0800b5a0
  ldr r2, =_sbss
 8001fbc:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001fc0:	2000057c 	.word	0x2000057c

08001fc4 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001fc4:	e7fe      	b.n	8001fc4 <CAN1_RX0_IRQHandler>
	...

08001fc8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001fcc:	4b0e      	ldr	r3, [pc, #56]	@ (8002008 <HAL_Init+0x40>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4a0d      	ldr	r2, [pc, #52]	@ (8002008 <HAL_Init+0x40>)
 8001fd2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001fd6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001fd8:	4b0b      	ldr	r3, [pc, #44]	@ (8002008 <HAL_Init+0x40>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a0a      	ldr	r2, [pc, #40]	@ (8002008 <HAL_Init+0x40>)
 8001fde:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001fe2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fe4:	4b08      	ldr	r3, [pc, #32]	@ (8002008 <HAL_Init+0x40>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	4a07      	ldr	r2, [pc, #28]	@ (8002008 <HAL_Init+0x40>)
 8001fea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001fee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ff0:	2003      	movs	r0, #3
 8001ff2:	f000 fef3 	bl	8002ddc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ff6:	200f      	movs	r0, #15
 8001ff8:	f000 f808 	bl	800200c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ffc:	f7ff fcca 	bl	8001994 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002000:	2300      	movs	r3, #0
}
 8002002:	4618      	mov	r0, r3
 8002004:	bd80      	pop	{r7, pc}
 8002006:	bf00      	nop
 8002008:	40023c00 	.word	0x40023c00

0800200c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b082      	sub	sp, #8
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002014:	4b12      	ldr	r3, [pc, #72]	@ (8002060 <HAL_InitTick+0x54>)
 8002016:	681a      	ldr	r2, [r3, #0]
 8002018:	4b12      	ldr	r3, [pc, #72]	@ (8002064 <HAL_InitTick+0x58>)
 800201a:	781b      	ldrb	r3, [r3, #0]
 800201c:	4619      	mov	r1, r3
 800201e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002022:	fbb3 f3f1 	udiv	r3, r3, r1
 8002026:	fbb2 f3f3 	udiv	r3, r2, r3
 800202a:	4618      	mov	r0, r3
 800202c:	f000 ff0b 	bl	8002e46 <HAL_SYSTICK_Config>
 8002030:	4603      	mov	r3, r0
 8002032:	2b00      	cmp	r3, #0
 8002034:	d001      	beq.n	800203a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002036:	2301      	movs	r3, #1
 8002038:	e00e      	b.n	8002058 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	2b0f      	cmp	r3, #15
 800203e:	d80a      	bhi.n	8002056 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002040:	2200      	movs	r2, #0
 8002042:	6879      	ldr	r1, [r7, #4]
 8002044:	f04f 30ff 	mov.w	r0, #4294967295
 8002048:	f000 fed3 	bl	8002df2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800204c:	4a06      	ldr	r2, [pc, #24]	@ (8002068 <HAL_InitTick+0x5c>)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002052:	2300      	movs	r3, #0
 8002054:	e000      	b.n	8002058 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002056:	2301      	movs	r3, #1
}
 8002058:	4618      	mov	r0, r3
 800205a:	3708      	adds	r7, #8
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}
 8002060:	20000000 	.word	0x20000000
 8002064:	20000008 	.word	0x20000008
 8002068:	20000004 	.word	0x20000004

0800206c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800206c:	b480      	push	{r7}
 800206e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002070:	4b06      	ldr	r3, [pc, #24]	@ (800208c <HAL_IncTick+0x20>)
 8002072:	781b      	ldrb	r3, [r3, #0]
 8002074:	461a      	mov	r2, r3
 8002076:	4b06      	ldr	r3, [pc, #24]	@ (8002090 <HAL_IncTick+0x24>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	4413      	add	r3, r2
 800207c:	4a04      	ldr	r2, [pc, #16]	@ (8002090 <HAL_IncTick+0x24>)
 800207e:	6013      	str	r3, [r2, #0]
}
 8002080:	bf00      	nop
 8002082:	46bd      	mov	sp, r7
 8002084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002088:	4770      	bx	lr
 800208a:	bf00      	nop
 800208c:	20000008 	.word	0x20000008
 8002090:	2000042c 	.word	0x2000042c

08002094 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002094:	b480      	push	{r7}
 8002096:	af00      	add	r7, sp, #0
  return uwTick;
 8002098:	4b03      	ldr	r3, [pc, #12]	@ (80020a8 <HAL_GetTick+0x14>)
 800209a:	681b      	ldr	r3, [r3, #0]
}
 800209c:	4618      	mov	r0, r3
 800209e:	46bd      	mov	sp, r7
 80020a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a4:	4770      	bx	lr
 80020a6:	bf00      	nop
 80020a8:	2000042c 	.word	0x2000042c

080020ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b084      	sub	sp, #16
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020b4:	f7ff ffee 	bl	8002094 <HAL_GetTick>
 80020b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020c4:	d005      	beq.n	80020d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80020c6:	4b0a      	ldr	r3, [pc, #40]	@ (80020f0 <HAL_Delay+0x44>)
 80020c8:	781b      	ldrb	r3, [r3, #0]
 80020ca:	461a      	mov	r2, r3
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	4413      	add	r3, r2
 80020d0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80020d2:	bf00      	nop
 80020d4:	f7ff ffde 	bl	8002094 <HAL_GetTick>
 80020d8:	4602      	mov	r2, r0
 80020da:	68bb      	ldr	r3, [r7, #8]
 80020dc:	1ad3      	subs	r3, r2, r3
 80020de:	68fa      	ldr	r2, [r7, #12]
 80020e0:	429a      	cmp	r2, r3
 80020e2:	d8f7      	bhi.n	80020d4 <HAL_Delay+0x28>
  {
  }
}
 80020e4:	bf00      	nop
 80020e6:	bf00      	nop
 80020e8:	3710      	adds	r7, #16
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}
 80020ee:	bf00      	nop
 80020f0:	20000008 	.word	0x20000008

080020f4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b084      	sub	sp, #16
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020fc:	2300      	movs	r3, #0
 80020fe:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d101      	bne.n	800210a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002106:	2301      	movs	r3, #1
 8002108:	e033      	b.n	8002172 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800210e:	2b00      	cmp	r3, #0
 8002110:	d109      	bne.n	8002126 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002112:	6878      	ldr	r0, [r7, #4]
 8002114:	f7ff fc66 	bl	80019e4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2200      	movs	r2, #0
 800211c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	2200      	movs	r2, #0
 8002122:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800212a:	f003 0310 	and.w	r3, r3, #16
 800212e:	2b00      	cmp	r3, #0
 8002130:	d118      	bne.n	8002164 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002136:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800213a:	f023 0302 	bic.w	r3, r3, #2
 800213e:	f043 0202 	orr.w	r2, r3, #2
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002146:	6878      	ldr	r0, [r7, #4]
 8002148:	f000 fbf0 	bl	800292c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	2200      	movs	r2, #0
 8002150:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002156:	f023 0303 	bic.w	r3, r3, #3
 800215a:	f043 0201 	orr.w	r2, r3, #1
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	641a      	str	r2, [r3, #64]	@ 0x40
 8002162:	e001      	b.n	8002168 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002164:	2301      	movs	r3, #1
 8002166:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2200      	movs	r2, #0
 800216c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002170:	7bfb      	ldrb	r3, [r7, #15]
}
 8002172:	4618      	mov	r0, r3
 8002174:	3710      	adds	r7, #16
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}

0800217a <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800217a:	b580      	push	{r7, lr}
 800217c:	b086      	sub	sp, #24
 800217e:	af00      	add	r7, sp, #0
 8002180:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002182:	2300      	movs	r3, #0
 8002184:	617b      	str	r3, [r7, #20]
 8002186:	2300      	movs	r3, #0
 8002188:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	f003 0302 	and.w	r3, r3, #2
 80021a0:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 80021a2:	68bb      	ldr	r3, [r7, #8]
 80021a4:	f003 0320 	and.w	r3, r3, #32
 80021a8:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 80021aa:	697b      	ldr	r3, [r7, #20]
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d049      	beq.n	8002244 <HAL_ADC_IRQHandler+0xca>
 80021b0:	693b      	ldr	r3, [r7, #16]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d046      	beq.n	8002244 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ba:	f003 0310 	and.w	r3, r3, #16
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d105      	bne.n	80021ce <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021c6:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	689b      	ldr	r3, [r3, #8]
 80021d4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d12b      	bne.n	8002234 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d127      	bne.n	8002234 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021ea:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d006      	beq.n	8002200 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	689b      	ldr	r3, [r3, #8]
 80021f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d119      	bne.n	8002234 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	685a      	ldr	r2, [r3, #4]
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f022 0220 	bic.w	r2, r2, #32
 800220e:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002214:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002220:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002224:	2b00      	cmp	r3, #0
 8002226:	d105      	bne.n	8002234 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800222c:	f043 0201 	orr.w	r2, r3, #1
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002234:	6878      	ldr	r0, [r7, #4]
 8002236:	f000 fa1f 	bl	8002678 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f06f 0212 	mvn.w	r2, #18
 8002242:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	f003 0304 	and.w	r3, r3, #4
 800224a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 800224c:	68bb      	ldr	r3, [r7, #8]
 800224e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002252:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8002254:	697b      	ldr	r3, [r7, #20]
 8002256:	2b00      	cmp	r3, #0
 8002258:	d057      	beq.n	800230a <HAL_ADC_IRQHandler+0x190>
 800225a:	693b      	ldr	r3, [r7, #16]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d054      	beq.n	800230a <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002264:	f003 0310 	and.w	r3, r3, #16
 8002268:	2b00      	cmp	r3, #0
 800226a:	d105      	bne.n	8002278 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002270:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	689b      	ldr	r3, [r3, #8]
 800227e:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8002282:	2b00      	cmp	r3, #0
 8002284:	d139      	bne.n	80022fa <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800228c:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002290:	2b00      	cmp	r3, #0
 8002292:	d006      	beq.n	80022a2 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	689b      	ldr	r3, [r3, #8]
 800229a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d12b      	bne.n	80022fa <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	685b      	ldr	r3, [r3, #4]
 80022a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d124      	bne.n	80022fa <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	689b      	ldr	r3, [r3, #8]
 80022b6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d11d      	bne.n	80022fa <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d119      	bne.n	80022fa <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	685a      	ldr	r2, [r3, #4]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80022d4:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022da:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d105      	bne.n	80022fa <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022f2:	f043 0201 	orr.w	r2, r3, #1
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80022fa:	6878      	ldr	r0, [r7, #4]
 80022fc:	f000 fc94 	bl	8002c28 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f06f 020c 	mvn.w	r2, #12
 8002308:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	f003 0301 	and.w	r3, r3, #1
 8002310:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8002312:	68bb      	ldr	r3, [r7, #8]
 8002314:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002318:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 800231a:	697b      	ldr	r3, [r7, #20]
 800231c:	2b00      	cmp	r3, #0
 800231e:	d017      	beq.n	8002350 <HAL_ADC_IRQHandler+0x1d6>
 8002320:	693b      	ldr	r3, [r7, #16]
 8002322:	2b00      	cmp	r3, #0
 8002324:	d014      	beq.n	8002350 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f003 0301 	and.w	r3, r3, #1
 8002330:	2b01      	cmp	r3, #1
 8002332:	d10d      	bne.n	8002350 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002338:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002340:	6878      	ldr	r0, [r7, #4]
 8002342:	f000 f9ad 	bl	80026a0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f06f 0201 	mvn.w	r2, #1
 800234e:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	f003 0320 	and.w	r3, r3, #32
 8002356:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8002358:	68bb      	ldr	r3, [r7, #8]
 800235a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800235e:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8002360:	697b      	ldr	r3, [r7, #20]
 8002362:	2b00      	cmp	r3, #0
 8002364:	d015      	beq.n	8002392 <HAL_ADC_IRQHandler+0x218>
 8002366:	693b      	ldr	r3, [r7, #16]
 8002368:	2b00      	cmp	r3, #0
 800236a:	d012      	beq.n	8002392 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002370:	f043 0202 	orr.w	r2, r3, #2
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f06f 0220 	mvn.w	r2, #32
 8002380:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8002382:	6878      	ldr	r0, [r7, #4]
 8002384:	f000 f996 	bl	80026b4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f06f 0220 	mvn.w	r2, #32
 8002390:	601a      	str	r2, [r3, #0]
  }
}
 8002392:	bf00      	nop
 8002394:	3718      	adds	r7, #24
 8002396:	46bd      	mov	sp, r7
 8002398:	bd80      	pop	{r7, pc}
	...

0800239c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b088      	sub	sp, #32
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	60f8      	str	r0, [r7, #12]
 80023a4:	60b9      	str	r1, [r7, #8]
 80023a6:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80023a8:	2300      	movs	r3, #0
 80023aa:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023ac:	2300      	movs	r3, #0
 80023ae:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80023b6:	2b01      	cmp	r3, #1
 80023b8:	d101      	bne.n	80023be <HAL_ADC_Start_DMA+0x22>
 80023ba:	2302      	movs	r3, #2
 80023bc:	e0eb      	b.n	8002596 <HAL_ADC_Start_DMA+0x1fa>
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	2201      	movs	r2, #1
 80023c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	689b      	ldr	r3, [r3, #8]
 80023cc:	f003 0301 	and.w	r3, r3, #1
 80023d0:	2b01      	cmp	r3, #1
 80023d2:	d018      	beq.n	8002406 <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	689a      	ldr	r2, [r3, #8]
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f042 0201 	orr.w	r2, r2, #1
 80023e2:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80023e4:	4b6e      	ldr	r3, [pc, #440]	@ (80025a0 <HAL_ADC_Start_DMA+0x204>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	4a6e      	ldr	r2, [pc, #440]	@ (80025a4 <HAL_ADC_Start_DMA+0x208>)
 80023ea:	fba2 2303 	umull	r2, r3, r2, r3
 80023ee:	0c9a      	lsrs	r2, r3, #18
 80023f0:	4613      	mov	r3, r2
 80023f2:	005b      	lsls	r3, r3, #1
 80023f4:	4413      	add	r3, r2
 80023f6:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 80023f8:	e002      	b.n	8002400 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 80023fa:	697b      	ldr	r3, [r7, #20]
 80023fc:	3b01      	subs	r3, #1
 80023fe:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8002400:	697b      	ldr	r3, [r7, #20]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d1f9      	bne.n	80023fa <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	689b      	ldr	r3, [r3, #8]
 800240c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002410:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002414:	d107      	bne.n	8002426 <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	689a      	ldr	r2, [r3, #8]
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002424:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	689b      	ldr	r3, [r3, #8]
 800242c:	f003 0301 	and.w	r3, r3, #1
 8002430:	2b01      	cmp	r3, #1
 8002432:	f040 80a3 	bne.w	800257c <HAL_ADC_Start_DMA+0x1e0>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800243a:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800243e:	f023 0301 	bic.w	r3, r3, #1
 8002442:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002454:	2b00      	cmp	r3, #0
 8002456:	d007      	beq.n	8002468 <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800245c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002460:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800246c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002470:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002474:	d106      	bne.n	8002484 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800247a:	f023 0206 	bic.w	r2, r3, #6
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	645a      	str	r2, [r3, #68]	@ 0x44
 8002482:	e002      	b.n	800248a <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	2200      	movs	r2, #0
 8002488:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	2200      	movs	r2, #0
 800248e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002492:	4b45      	ldr	r3, [pc, #276]	@ (80025a8 <HAL_ADC_Start_DMA+0x20c>)
 8002494:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800249a:	4a44      	ldr	r2, [pc, #272]	@ (80025ac <HAL_ADC_Start_DMA+0x210>)
 800249c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024a2:	4a43      	ldr	r2, [pc, #268]	@ (80025b0 <HAL_ADC_Start_DMA+0x214>)
 80024a4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024aa:	4a42      	ldr	r2, [pc, #264]	@ (80025b4 <HAL_ADC_Start_DMA+0x218>)
 80024ac:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80024b6:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	685a      	ldr	r2, [r3, #4]
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80024c6:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	689a      	ldr	r2, [r3, #8]
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80024d6:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	334c      	adds	r3, #76	@ 0x4c
 80024e2:	4619      	mov	r1, r3
 80024e4:	68ba      	ldr	r2, [r7, #8]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	f000 fd68 	bl	8002fbc <HAL_DMA_Start_IT>
 80024ec:	4603      	mov	r3, r0
 80024ee:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80024f0:	69bb      	ldr	r3, [r7, #24]
 80024f2:	685b      	ldr	r3, [r3, #4]
 80024f4:	f003 031f 	and.w	r3, r3, #31
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d12a      	bne.n	8002552 <HAL_ADC_Start_DMA+0x1b6>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4a2d      	ldr	r2, [pc, #180]	@ (80025b8 <HAL_ADC_Start_DMA+0x21c>)
 8002502:	4293      	cmp	r3, r2
 8002504:	d015      	beq.n	8002532 <HAL_ADC_Start_DMA+0x196>
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4a2c      	ldr	r2, [pc, #176]	@ (80025bc <HAL_ADC_Start_DMA+0x220>)
 800250c:	4293      	cmp	r3, r2
 800250e:	d105      	bne.n	800251c <HAL_ADC_Start_DMA+0x180>
 8002510:	4b25      	ldr	r3, [pc, #148]	@ (80025a8 <HAL_ADC_Start_DMA+0x20c>)
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	f003 031f 	and.w	r3, r3, #31
 8002518:	2b00      	cmp	r3, #0
 800251a:	d00a      	beq.n	8002532 <HAL_ADC_Start_DMA+0x196>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	4a27      	ldr	r2, [pc, #156]	@ (80025c0 <HAL_ADC_Start_DMA+0x224>)
 8002522:	4293      	cmp	r3, r2
 8002524:	d136      	bne.n	8002594 <HAL_ADC_Start_DMA+0x1f8>
 8002526:	4b20      	ldr	r3, [pc, #128]	@ (80025a8 <HAL_ADC_Start_DMA+0x20c>)
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	f003 0310 	and.w	r3, r3, #16
 800252e:	2b00      	cmp	r3, #0
 8002530:	d130      	bne.n	8002594 <HAL_ADC_Start_DMA+0x1f8>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	689b      	ldr	r3, [r3, #8]
 8002538:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800253c:	2b00      	cmp	r3, #0
 800253e:	d129      	bne.n	8002594 <HAL_ADC_Start_DMA+0x1f8>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	689a      	ldr	r2, [r3, #8]
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800254e:	609a      	str	r2, [r3, #8]
 8002550:	e020      	b.n	8002594 <HAL_ADC_Start_DMA+0x1f8>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	4a18      	ldr	r2, [pc, #96]	@ (80025b8 <HAL_ADC_Start_DMA+0x21c>)
 8002558:	4293      	cmp	r3, r2
 800255a:	d11b      	bne.n	8002594 <HAL_ADC_Start_DMA+0x1f8>
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	689b      	ldr	r3, [r3, #8]
 8002562:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002566:	2b00      	cmp	r3, #0
 8002568:	d114      	bne.n	8002594 <HAL_ADC_Start_DMA+0x1f8>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	689a      	ldr	r2, [r3, #8]
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002578:	609a      	str	r2, [r3, #8]
 800257a:	e00b      	b.n	8002594 <HAL_ADC_Start_DMA+0x1f8>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002580:	f043 0210 	orr.w	r2, r3, #16
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800258c:	f043 0201 	orr.w	r2, r3, #1
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 8002594:	7ffb      	ldrb	r3, [r7, #31]
}
 8002596:	4618      	mov	r0, r3
 8002598:	3720      	adds	r7, #32
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}
 800259e:	bf00      	nop
 80025a0:	20000000 	.word	0x20000000
 80025a4:	431bde83 	.word	0x431bde83
 80025a8:	40012300 	.word	0x40012300
 80025ac:	08002b25 	.word	0x08002b25
 80025b0:	08002bdf 	.word	0x08002bdf
 80025b4:	08002bfb 	.word	0x08002bfb
 80025b8:	40012000 	.word	0x40012000
 80025bc:	40012100 	.word	0x40012100
 80025c0:	40012200 	.word	0x40012200

080025c4 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b084      	sub	sp, #16
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025cc:	2300      	movs	r3, #0
 80025ce:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80025d6:	2b01      	cmp	r3, #1
 80025d8:	d101      	bne.n	80025de <HAL_ADC_Stop_DMA+0x1a>
 80025da:	2302      	movs	r3, #2
 80025dc:	e048      	b.n	8002670 <HAL_ADC_Stop_DMA+0xac>
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	2201      	movs	r2, #1
 80025e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	689a      	ldr	r2, [r3, #8]
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f022 0201 	bic.w	r2, r2, #1
 80025f4:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	689b      	ldr	r3, [r3, #8]
 80025fc:	f003 0301 	and.w	r3, r3, #1
 8002600:	2b00      	cmp	r3, #0
 8002602:	d130      	bne.n	8002666 <HAL_ADC_Stop_DMA+0xa2>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	689a      	ldr	r2, [r3, #8]
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002612:	609a      	str	r2, [r3, #8]

    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002618:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800261c:	b2db      	uxtb	r3, r3
 800261e:	2b02      	cmp	r3, #2
 8002620:	d10f      	bne.n	8002642 <HAL_ADC_Stop_DMA+0x7e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002626:	4618      	mov	r0, r3
 8002628:	f000 fd20 	bl	800306c <HAL_DMA_Abort>
 800262c:	4603      	mov	r3, r0
 800262e:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8002630:	7bfb      	ldrb	r3, [r7, #15]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d005      	beq.n	8002642 <HAL_ADC_Stop_DMA+0x7e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800263a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	685a      	ldr	r2, [r3, #4]
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
 8002650:	605a      	str	r2, [r3, #4]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002656:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800265a:	f023 0301 	bic.w	r3, r3, #1
 800265e:	f043 0201 	orr.w	r2, r3, #1
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2200      	movs	r2, #0
 800266a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800266e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002670:	4618      	mov	r0, r3
 8002672:	3710      	adds	r7, #16
 8002674:	46bd      	mov	sp, r7
 8002676:	bd80      	pop	{r7, pc}

08002678 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002678:	b480      	push	{r7}
 800267a:	b083      	sub	sp, #12
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002680:	bf00      	nop
 8002682:	370c      	adds	r7, #12
 8002684:	46bd      	mov	sp, r7
 8002686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268a:	4770      	bx	lr

0800268c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800268c:	b480      	push	{r7}
 800268e:	b083      	sub	sp, #12
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002694:	bf00      	nop
 8002696:	370c      	adds	r7, #12
 8002698:	46bd      	mov	sp, r7
 800269a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269e:	4770      	bx	lr

080026a0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80026a0:	b480      	push	{r7}
 80026a2:	b083      	sub	sp, #12
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80026a8:	bf00      	nop
 80026aa:	370c      	adds	r7, #12
 80026ac:	46bd      	mov	sp, r7
 80026ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b2:	4770      	bx	lr

080026b4 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80026b4:	b480      	push	{r7}
 80026b6:	b083      	sub	sp, #12
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80026bc:	bf00      	nop
 80026be:	370c      	adds	r7, #12
 80026c0:	46bd      	mov	sp, r7
 80026c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c6:	4770      	bx	lr

080026c8 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80026c8:	b480      	push	{r7}
 80026ca:	b085      	sub	sp, #20
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
 80026d0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80026d2:	2300      	movs	r3, #0
 80026d4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80026dc:	2b01      	cmp	r3, #1
 80026de:	d101      	bne.n	80026e4 <HAL_ADC_ConfigChannel+0x1c>
 80026e0:	2302      	movs	r3, #2
 80026e2:	e113      	b.n	800290c <HAL_ADC_ConfigChannel+0x244>
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2201      	movs	r2, #1
 80026e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	2b09      	cmp	r3, #9
 80026f2:	d925      	bls.n	8002740 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	68d9      	ldr	r1, [r3, #12]
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	b29b      	uxth	r3, r3
 8002700:	461a      	mov	r2, r3
 8002702:	4613      	mov	r3, r2
 8002704:	005b      	lsls	r3, r3, #1
 8002706:	4413      	add	r3, r2
 8002708:	3b1e      	subs	r3, #30
 800270a:	2207      	movs	r2, #7
 800270c:	fa02 f303 	lsl.w	r3, r2, r3
 8002710:	43da      	mvns	r2, r3
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	400a      	ands	r2, r1
 8002718:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	68d9      	ldr	r1, [r3, #12]
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	689a      	ldr	r2, [r3, #8]
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	b29b      	uxth	r3, r3
 800272a:	4618      	mov	r0, r3
 800272c:	4603      	mov	r3, r0
 800272e:	005b      	lsls	r3, r3, #1
 8002730:	4403      	add	r3, r0
 8002732:	3b1e      	subs	r3, #30
 8002734:	409a      	lsls	r2, r3
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	430a      	orrs	r2, r1
 800273c:	60da      	str	r2, [r3, #12]
 800273e:	e022      	b.n	8002786 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	6919      	ldr	r1, [r3, #16]
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	b29b      	uxth	r3, r3
 800274c:	461a      	mov	r2, r3
 800274e:	4613      	mov	r3, r2
 8002750:	005b      	lsls	r3, r3, #1
 8002752:	4413      	add	r3, r2
 8002754:	2207      	movs	r2, #7
 8002756:	fa02 f303 	lsl.w	r3, r2, r3
 800275a:	43da      	mvns	r2, r3
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	400a      	ands	r2, r1
 8002762:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	6919      	ldr	r1, [r3, #16]
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	689a      	ldr	r2, [r3, #8]
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	b29b      	uxth	r3, r3
 8002774:	4618      	mov	r0, r3
 8002776:	4603      	mov	r3, r0
 8002778:	005b      	lsls	r3, r3, #1
 800277a:	4403      	add	r3, r0
 800277c:	409a      	lsls	r2, r3
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	430a      	orrs	r2, r1
 8002784:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	685b      	ldr	r3, [r3, #4]
 800278a:	2b06      	cmp	r3, #6
 800278c:	d824      	bhi.n	80027d8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	685a      	ldr	r2, [r3, #4]
 8002798:	4613      	mov	r3, r2
 800279a:	009b      	lsls	r3, r3, #2
 800279c:	4413      	add	r3, r2
 800279e:	3b05      	subs	r3, #5
 80027a0:	221f      	movs	r2, #31
 80027a2:	fa02 f303 	lsl.w	r3, r2, r3
 80027a6:	43da      	mvns	r2, r3
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	400a      	ands	r2, r1
 80027ae:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	b29b      	uxth	r3, r3
 80027bc:	4618      	mov	r0, r3
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	685a      	ldr	r2, [r3, #4]
 80027c2:	4613      	mov	r3, r2
 80027c4:	009b      	lsls	r3, r3, #2
 80027c6:	4413      	add	r3, r2
 80027c8:	3b05      	subs	r3, #5
 80027ca:	fa00 f203 	lsl.w	r2, r0, r3
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	430a      	orrs	r2, r1
 80027d4:	635a      	str	r2, [r3, #52]	@ 0x34
 80027d6:	e04c      	b.n	8002872 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	2b0c      	cmp	r3, #12
 80027de:	d824      	bhi.n	800282a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	685a      	ldr	r2, [r3, #4]
 80027ea:	4613      	mov	r3, r2
 80027ec:	009b      	lsls	r3, r3, #2
 80027ee:	4413      	add	r3, r2
 80027f0:	3b23      	subs	r3, #35	@ 0x23
 80027f2:	221f      	movs	r2, #31
 80027f4:	fa02 f303 	lsl.w	r3, r2, r3
 80027f8:	43da      	mvns	r2, r3
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	400a      	ands	r2, r1
 8002800:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	b29b      	uxth	r3, r3
 800280e:	4618      	mov	r0, r3
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	685a      	ldr	r2, [r3, #4]
 8002814:	4613      	mov	r3, r2
 8002816:	009b      	lsls	r3, r3, #2
 8002818:	4413      	add	r3, r2
 800281a:	3b23      	subs	r3, #35	@ 0x23
 800281c:	fa00 f203 	lsl.w	r2, r0, r3
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	430a      	orrs	r2, r1
 8002826:	631a      	str	r2, [r3, #48]	@ 0x30
 8002828:	e023      	b.n	8002872 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	685a      	ldr	r2, [r3, #4]
 8002834:	4613      	mov	r3, r2
 8002836:	009b      	lsls	r3, r3, #2
 8002838:	4413      	add	r3, r2
 800283a:	3b41      	subs	r3, #65	@ 0x41
 800283c:	221f      	movs	r2, #31
 800283e:	fa02 f303 	lsl.w	r3, r2, r3
 8002842:	43da      	mvns	r2, r3
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	400a      	ands	r2, r1
 800284a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	b29b      	uxth	r3, r3
 8002858:	4618      	mov	r0, r3
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	685a      	ldr	r2, [r3, #4]
 800285e:	4613      	mov	r3, r2
 8002860:	009b      	lsls	r3, r3, #2
 8002862:	4413      	add	r3, r2
 8002864:	3b41      	subs	r3, #65	@ 0x41
 8002866:	fa00 f203 	lsl.w	r2, r0, r3
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	430a      	orrs	r2, r1
 8002870:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002872:	4b29      	ldr	r3, [pc, #164]	@ (8002918 <HAL_ADC_ConfigChannel+0x250>)
 8002874:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4a28      	ldr	r2, [pc, #160]	@ (800291c <HAL_ADC_ConfigChannel+0x254>)
 800287c:	4293      	cmp	r3, r2
 800287e:	d10f      	bne.n	80028a0 <HAL_ADC_ConfigChannel+0x1d8>
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	2b12      	cmp	r3, #18
 8002886:	d10b      	bne.n	80028a0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4a1d      	ldr	r2, [pc, #116]	@ (800291c <HAL_ADC_ConfigChannel+0x254>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d12b      	bne.n	8002902 <HAL_ADC_ConfigChannel+0x23a>
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	4a1c      	ldr	r2, [pc, #112]	@ (8002920 <HAL_ADC_ConfigChannel+0x258>)
 80028b0:	4293      	cmp	r3, r2
 80028b2:	d003      	beq.n	80028bc <HAL_ADC_ConfigChannel+0x1f4>
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	2b11      	cmp	r3, #17
 80028ba:	d122      	bne.n	8002902 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4a11      	ldr	r2, [pc, #68]	@ (8002920 <HAL_ADC_ConfigChannel+0x258>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d111      	bne.n	8002902 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80028de:	4b11      	ldr	r3, [pc, #68]	@ (8002924 <HAL_ADC_ConfigChannel+0x25c>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	4a11      	ldr	r2, [pc, #68]	@ (8002928 <HAL_ADC_ConfigChannel+0x260>)
 80028e4:	fba2 2303 	umull	r2, r3, r2, r3
 80028e8:	0c9a      	lsrs	r2, r3, #18
 80028ea:	4613      	mov	r3, r2
 80028ec:	009b      	lsls	r3, r3, #2
 80028ee:	4413      	add	r3, r2
 80028f0:	005b      	lsls	r3, r3, #1
 80028f2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80028f4:	e002      	b.n	80028fc <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80028f6:	68bb      	ldr	r3, [r7, #8]
 80028f8:	3b01      	subs	r3, #1
 80028fa:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80028fc:	68bb      	ldr	r3, [r7, #8]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d1f9      	bne.n	80028f6 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2200      	movs	r2, #0
 8002906:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800290a:	2300      	movs	r3, #0
}
 800290c:	4618      	mov	r0, r3
 800290e:	3714      	adds	r7, #20
 8002910:	46bd      	mov	sp, r7
 8002912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002916:	4770      	bx	lr
 8002918:	40012300 	.word	0x40012300
 800291c:	40012000 	.word	0x40012000
 8002920:	10000012 	.word	0x10000012
 8002924:	20000000 	.word	0x20000000
 8002928:	431bde83 	.word	0x431bde83

0800292c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 800292c:	b480      	push	{r7}
 800292e:	b085      	sub	sp, #20
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002934:	4b79      	ldr	r3, [pc, #484]	@ (8002b1c <ADC_Init+0x1f0>)
 8002936:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	685b      	ldr	r3, [r3, #4]
 800293c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	685a      	ldr	r2, [r3, #4]
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	431a      	orrs	r2, r3
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	685a      	ldr	r2, [r3, #4]
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002960:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	6859      	ldr	r1, [r3, #4]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	691b      	ldr	r3, [r3, #16]
 800296c:	021a      	lsls	r2, r3, #8
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	430a      	orrs	r2, r1
 8002974:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	685a      	ldr	r2, [r3, #4]
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002984:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	6859      	ldr	r1, [r3, #4]
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	689a      	ldr	r2, [r3, #8]
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	430a      	orrs	r2, r1
 8002996:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	689a      	ldr	r2, [r3, #8]
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80029a6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	6899      	ldr	r1, [r3, #8]
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	68da      	ldr	r2, [r3, #12]
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	430a      	orrs	r2, r1
 80029b8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029be:	4a58      	ldr	r2, [pc, #352]	@ (8002b20 <ADC_Init+0x1f4>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d022      	beq.n	8002a0a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	689a      	ldr	r2, [r3, #8]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80029d2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	6899      	ldr	r1, [r3, #8]
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	430a      	orrs	r2, r1
 80029e4:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	689a      	ldr	r2, [r3, #8]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80029f4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	6899      	ldr	r1, [r3, #8]
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	430a      	orrs	r2, r1
 8002a06:	609a      	str	r2, [r3, #8]
 8002a08:	e00f      	b.n	8002a2a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	689a      	ldr	r2, [r3, #8]
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002a18:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	689a      	ldr	r2, [r3, #8]
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002a28:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	689a      	ldr	r2, [r3, #8]
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f022 0202 	bic.w	r2, r2, #2
 8002a38:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	6899      	ldr	r1, [r3, #8]
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	7e1b      	ldrb	r3, [r3, #24]
 8002a44:	005a      	lsls	r2, r3, #1
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	430a      	orrs	r2, r1
 8002a4c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d01b      	beq.n	8002a90 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	685a      	ldr	r2, [r3, #4]
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002a66:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	685a      	ldr	r2, [r3, #4]
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002a76:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	6859      	ldr	r1, [r3, #4]
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a82:	3b01      	subs	r3, #1
 8002a84:	035a      	lsls	r2, r3, #13
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	430a      	orrs	r2, r1
 8002a8c:	605a      	str	r2, [r3, #4]
 8002a8e:	e007      	b.n	8002aa0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	685a      	ldr	r2, [r3, #4]
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002a9e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002aae:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	69db      	ldr	r3, [r3, #28]
 8002aba:	3b01      	subs	r3, #1
 8002abc:	051a      	lsls	r2, r3, #20
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	430a      	orrs	r2, r1
 8002ac4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	689a      	ldr	r2, [r3, #8]
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002ad4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	6899      	ldr	r1, [r3, #8]
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002ae2:	025a      	lsls	r2, r3, #9
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	430a      	orrs	r2, r1
 8002aea:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	689a      	ldr	r2, [r3, #8]
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002afa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	6899      	ldr	r1, [r3, #8]
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	695b      	ldr	r3, [r3, #20]
 8002b06:	029a      	lsls	r2, r3, #10
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	430a      	orrs	r2, r1
 8002b0e:	609a      	str	r2, [r3, #8]
}
 8002b10:	bf00      	nop
 8002b12:	3714      	adds	r7, #20
 8002b14:	46bd      	mov	sp, r7
 8002b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1a:	4770      	bx	lr
 8002b1c:	40012300 	.word	0x40012300
 8002b20:	0f000001 	.word	0x0f000001

08002b24 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b084      	sub	sp, #16
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b30:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b36:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d13c      	bne.n	8002bb8 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b42:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	689b      	ldr	r3, [r3, #8]
 8002b50:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d12b      	bne.n	8002bb0 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d127      	bne.n	8002bb0 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b66:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d006      	beq.n	8002b7c <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	689b      	ldr	r3, [r3, #8]
 8002b74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d119      	bne.n	8002bb0 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	685a      	ldr	r2, [r3, #4]
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f022 0220 	bic.w	r2, r2, #32
 8002b8a:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b90:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b9c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d105      	bne.n	8002bb0 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ba8:	f043 0201 	orr.w	r2, r3, #1
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002bb0:	68f8      	ldr	r0, [r7, #12]
 8002bb2:	f7ff fd61 	bl	8002678 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002bb6:	e00e      	b.n	8002bd6 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bbc:	f003 0310 	and.w	r3, r3, #16
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d003      	beq.n	8002bcc <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002bc4:	68f8      	ldr	r0, [r7, #12]
 8002bc6:	f7ff fd75 	bl	80026b4 <HAL_ADC_ErrorCallback>
}
 8002bca:	e004      	b.n	8002bd6 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bd2:	6878      	ldr	r0, [r7, #4]
 8002bd4:	4798      	blx	r3
}
 8002bd6:	bf00      	nop
 8002bd8:	3710      	adds	r7, #16
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}

08002bde <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002bde:	b580      	push	{r7, lr}
 8002be0:	b084      	sub	sp, #16
 8002be2:	af00      	add	r7, sp, #0
 8002be4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bea:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002bec:	68f8      	ldr	r0, [r7, #12]
 8002bee:	f7ff fd4d 	bl	800268c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002bf2:	bf00      	nop
 8002bf4:	3710      	adds	r7, #16
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}

08002bfa <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002bfa:	b580      	push	{r7, lr}
 8002bfc:	b084      	sub	sp, #16
 8002bfe:	af00      	add	r7, sp, #0
 8002c00:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c06:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	2240      	movs	r2, #64	@ 0x40
 8002c0c:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c12:	f043 0204 	orr.w	r2, r3, #4
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002c1a:	68f8      	ldr	r0, [r7, #12]
 8002c1c:	f7ff fd4a 	bl	80026b4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002c20:	bf00      	nop
 8002c22:	3710      	adds	r7, #16
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bd80      	pop	{r7, pc}

08002c28 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	b083      	sub	sp, #12
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002c30:	bf00      	nop
 8002c32:	370c      	adds	r7, #12
 8002c34:	46bd      	mov	sp, r7
 8002c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3a:	4770      	bx	lr

08002c3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	b085      	sub	sp, #20
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	f003 0307 	and.w	r3, r3, #7
 8002c4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c4c:	4b0c      	ldr	r3, [pc, #48]	@ (8002c80 <__NVIC_SetPriorityGrouping+0x44>)
 8002c4e:	68db      	ldr	r3, [r3, #12]
 8002c50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c52:	68ba      	ldr	r2, [r7, #8]
 8002c54:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002c58:	4013      	ands	r3, r2
 8002c5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c60:	68bb      	ldr	r3, [r7, #8]
 8002c62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c64:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002c68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c6e:	4a04      	ldr	r2, [pc, #16]	@ (8002c80 <__NVIC_SetPriorityGrouping+0x44>)
 8002c70:	68bb      	ldr	r3, [r7, #8]
 8002c72:	60d3      	str	r3, [r2, #12]
}
 8002c74:	bf00      	nop
 8002c76:	3714      	adds	r7, #20
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7e:	4770      	bx	lr
 8002c80:	e000ed00 	.word	0xe000ed00

08002c84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c84:	b480      	push	{r7}
 8002c86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c88:	4b04      	ldr	r3, [pc, #16]	@ (8002c9c <__NVIC_GetPriorityGrouping+0x18>)
 8002c8a:	68db      	ldr	r3, [r3, #12]
 8002c8c:	0a1b      	lsrs	r3, r3, #8
 8002c8e:	f003 0307 	and.w	r3, r3, #7
}
 8002c92:	4618      	mov	r0, r3
 8002c94:	46bd      	mov	sp, r7
 8002c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9a:	4770      	bx	lr
 8002c9c:	e000ed00 	.word	0xe000ed00

08002ca0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	b083      	sub	sp, #12
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002caa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	db0b      	blt.n	8002cca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002cb2:	79fb      	ldrb	r3, [r7, #7]
 8002cb4:	f003 021f 	and.w	r2, r3, #31
 8002cb8:	4907      	ldr	r1, [pc, #28]	@ (8002cd8 <__NVIC_EnableIRQ+0x38>)
 8002cba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cbe:	095b      	lsrs	r3, r3, #5
 8002cc0:	2001      	movs	r0, #1
 8002cc2:	fa00 f202 	lsl.w	r2, r0, r2
 8002cc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002cca:	bf00      	nop
 8002ccc:	370c      	adds	r7, #12
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd4:	4770      	bx	lr
 8002cd6:	bf00      	nop
 8002cd8:	e000e100 	.word	0xe000e100

08002cdc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002cdc:	b480      	push	{r7}
 8002cde:	b083      	sub	sp, #12
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	4603      	mov	r3, r0
 8002ce4:	6039      	str	r1, [r7, #0]
 8002ce6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ce8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	db0a      	blt.n	8002d06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	b2da      	uxtb	r2, r3
 8002cf4:	490c      	ldr	r1, [pc, #48]	@ (8002d28 <__NVIC_SetPriority+0x4c>)
 8002cf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cfa:	0112      	lsls	r2, r2, #4
 8002cfc:	b2d2      	uxtb	r2, r2
 8002cfe:	440b      	add	r3, r1
 8002d00:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d04:	e00a      	b.n	8002d1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	b2da      	uxtb	r2, r3
 8002d0a:	4908      	ldr	r1, [pc, #32]	@ (8002d2c <__NVIC_SetPriority+0x50>)
 8002d0c:	79fb      	ldrb	r3, [r7, #7]
 8002d0e:	f003 030f 	and.w	r3, r3, #15
 8002d12:	3b04      	subs	r3, #4
 8002d14:	0112      	lsls	r2, r2, #4
 8002d16:	b2d2      	uxtb	r2, r2
 8002d18:	440b      	add	r3, r1
 8002d1a:	761a      	strb	r2, [r3, #24]
}
 8002d1c:	bf00      	nop
 8002d1e:	370c      	adds	r7, #12
 8002d20:	46bd      	mov	sp, r7
 8002d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d26:	4770      	bx	lr
 8002d28:	e000e100 	.word	0xe000e100
 8002d2c:	e000ed00 	.word	0xe000ed00

08002d30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b089      	sub	sp, #36	@ 0x24
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	60f8      	str	r0, [r7, #12]
 8002d38:	60b9      	str	r1, [r7, #8]
 8002d3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	f003 0307 	and.w	r3, r3, #7
 8002d42:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d44:	69fb      	ldr	r3, [r7, #28]
 8002d46:	f1c3 0307 	rsb	r3, r3, #7
 8002d4a:	2b04      	cmp	r3, #4
 8002d4c:	bf28      	it	cs
 8002d4e:	2304      	movcs	r3, #4
 8002d50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d52:	69fb      	ldr	r3, [r7, #28]
 8002d54:	3304      	adds	r3, #4
 8002d56:	2b06      	cmp	r3, #6
 8002d58:	d902      	bls.n	8002d60 <NVIC_EncodePriority+0x30>
 8002d5a:	69fb      	ldr	r3, [r7, #28]
 8002d5c:	3b03      	subs	r3, #3
 8002d5e:	e000      	b.n	8002d62 <NVIC_EncodePriority+0x32>
 8002d60:	2300      	movs	r3, #0
 8002d62:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d64:	f04f 32ff 	mov.w	r2, #4294967295
 8002d68:	69bb      	ldr	r3, [r7, #24]
 8002d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d6e:	43da      	mvns	r2, r3
 8002d70:	68bb      	ldr	r3, [r7, #8]
 8002d72:	401a      	ands	r2, r3
 8002d74:	697b      	ldr	r3, [r7, #20]
 8002d76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d78:	f04f 31ff 	mov.w	r1, #4294967295
 8002d7c:	697b      	ldr	r3, [r7, #20]
 8002d7e:	fa01 f303 	lsl.w	r3, r1, r3
 8002d82:	43d9      	mvns	r1, r3
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d88:	4313      	orrs	r3, r2
         );
}
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	3724      	adds	r7, #36	@ 0x24
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d94:	4770      	bx	lr
	...

08002d98 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b082      	sub	sp, #8
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	3b01      	subs	r3, #1
 8002da4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002da8:	d301      	bcc.n	8002dae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002daa:	2301      	movs	r3, #1
 8002dac:	e00f      	b.n	8002dce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002dae:	4a0a      	ldr	r2, [pc, #40]	@ (8002dd8 <SysTick_Config+0x40>)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	3b01      	subs	r3, #1
 8002db4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002db6:	210f      	movs	r1, #15
 8002db8:	f04f 30ff 	mov.w	r0, #4294967295
 8002dbc:	f7ff ff8e 	bl	8002cdc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002dc0:	4b05      	ldr	r3, [pc, #20]	@ (8002dd8 <SysTick_Config+0x40>)
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002dc6:	4b04      	ldr	r3, [pc, #16]	@ (8002dd8 <SysTick_Config+0x40>)
 8002dc8:	2207      	movs	r2, #7
 8002dca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002dcc:	2300      	movs	r3, #0
}
 8002dce:	4618      	mov	r0, r3
 8002dd0:	3708      	adds	r7, #8
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	bd80      	pop	{r7, pc}
 8002dd6:	bf00      	nop
 8002dd8:	e000e010 	.word	0xe000e010

08002ddc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b082      	sub	sp, #8
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002de4:	6878      	ldr	r0, [r7, #4]
 8002de6:	f7ff ff29 	bl	8002c3c <__NVIC_SetPriorityGrouping>
}
 8002dea:	bf00      	nop
 8002dec:	3708      	adds	r7, #8
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}

08002df2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002df2:	b580      	push	{r7, lr}
 8002df4:	b086      	sub	sp, #24
 8002df6:	af00      	add	r7, sp, #0
 8002df8:	4603      	mov	r3, r0
 8002dfa:	60b9      	str	r1, [r7, #8]
 8002dfc:	607a      	str	r2, [r7, #4]
 8002dfe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002e00:	2300      	movs	r3, #0
 8002e02:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002e04:	f7ff ff3e 	bl	8002c84 <__NVIC_GetPriorityGrouping>
 8002e08:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e0a:	687a      	ldr	r2, [r7, #4]
 8002e0c:	68b9      	ldr	r1, [r7, #8]
 8002e0e:	6978      	ldr	r0, [r7, #20]
 8002e10:	f7ff ff8e 	bl	8002d30 <NVIC_EncodePriority>
 8002e14:	4602      	mov	r2, r0
 8002e16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e1a:	4611      	mov	r1, r2
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	f7ff ff5d 	bl	8002cdc <__NVIC_SetPriority>
}
 8002e22:	bf00      	nop
 8002e24:	3718      	adds	r7, #24
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bd80      	pop	{r7, pc}

08002e2a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e2a:	b580      	push	{r7, lr}
 8002e2c:	b082      	sub	sp, #8
 8002e2e:	af00      	add	r7, sp, #0
 8002e30:	4603      	mov	r3, r0
 8002e32:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e38:	4618      	mov	r0, r3
 8002e3a:	f7ff ff31 	bl	8002ca0 <__NVIC_EnableIRQ>
}
 8002e3e:	bf00      	nop
 8002e40:	3708      	adds	r7, #8
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bd80      	pop	{r7, pc}

08002e46 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002e46:	b580      	push	{r7, lr}
 8002e48:	b082      	sub	sp, #8
 8002e4a:	af00      	add	r7, sp, #0
 8002e4c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002e4e:	6878      	ldr	r0, [r7, #4]
 8002e50:	f7ff ffa2 	bl	8002d98 <SysTick_Config>
 8002e54:	4603      	mov	r3, r0
}
 8002e56:	4618      	mov	r0, r3
 8002e58:	3708      	adds	r7, #8
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bd80      	pop	{r7, pc}
	...

08002e60 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b086      	sub	sp, #24
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002e6c:	f7ff f912 	bl	8002094 <HAL_GetTick>
 8002e70:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d101      	bne.n	8002e7c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002e78:	2301      	movs	r3, #1
 8002e7a:	e099      	b.n	8002fb0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2202      	movs	r2, #2
 8002e80:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2200      	movs	r2, #0
 8002e88:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	681a      	ldr	r2, [r3, #0]
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f022 0201 	bic.w	r2, r2, #1
 8002e9a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e9c:	e00f      	b.n	8002ebe <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002e9e:	f7ff f8f9 	bl	8002094 <HAL_GetTick>
 8002ea2:	4602      	mov	r2, r0
 8002ea4:	693b      	ldr	r3, [r7, #16]
 8002ea6:	1ad3      	subs	r3, r2, r3
 8002ea8:	2b05      	cmp	r3, #5
 8002eaa:	d908      	bls.n	8002ebe <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2220      	movs	r2, #32
 8002eb0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2203      	movs	r2, #3
 8002eb6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002eba:	2303      	movs	r3, #3
 8002ebc:	e078      	b.n	8002fb0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f003 0301 	and.w	r3, r3, #1
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d1e8      	bne.n	8002e9e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002ed4:	697a      	ldr	r2, [r7, #20]
 8002ed6:	4b38      	ldr	r3, [pc, #224]	@ (8002fb8 <HAL_DMA_Init+0x158>)
 8002ed8:	4013      	ands	r3, r2
 8002eda:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	685a      	ldr	r2, [r3, #4]
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	689b      	ldr	r3, [r3, #8]
 8002ee4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002eea:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	691b      	ldr	r3, [r3, #16]
 8002ef0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ef6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	699b      	ldr	r3, [r3, #24]
 8002efc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f02:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6a1b      	ldr	r3, [r3, #32]
 8002f08:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002f0a:	697a      	ldr	r2, [r7, #20]
 8002f0c:	4313      	orrs	r3, r2
 8002f0e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f14:	2b04      	cmp	r3, #4
 8002f16:	d107      	bne.n	8002f28 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f20:	4313      	orrs	r3, r2
 8002f22:	697a      	ldr	r2, [r7, #20]
 8002f24:	4313      	orrs	r3, r2
 8002f26:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	697a      	ldr	r2, [r7, #20]
 8002f2e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	695b      	ldr	r3, [r3, #20]
 8002f36:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002f38:	697b      	ldr	r3, [r7, #20]
 8002f3a:	f023 0307 	bic.w	r3, r3, #7
 8002f3e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f44:	697a      	ldr	r2, [r7, #20]
 8002f46:	4313      	orrs	r3, r2
 8002f48:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f4e:	2b04      	cmp	r3, #4
 8002f50:	d117      	bne.n	8002f82 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f56:	697a      	ldr	r2, [r7, #20]
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d00e      	beq.n	8002f82 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002f64:	6878      	ldr	r0, [r7, #4]
 8002f66:	f000 fb01 	bl	800356c <DMA_CheckFifoParam>
 8002f6a:	4603      	mov	r3, r0
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d008      	beq.n	8002f82 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2240      	movs	r2, #64	@ 0x40
 8002f74:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2201      	movs	r2, #1
 8002f7a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002f7e:	2301      	movs	r3, #1
 8002f80:	e016      	b.n	8002fb0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	697a      	ldr	r2, [r7, #20]
 8002f88:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002f8a:	6878      	ldr	r0, [r7, #4]
 8002f8c:	f000 fab8 	bl	8003500 <DMA_CalcBaseAndBitshift>
 8002f90:	4603      	mov	r3, r0
 8002f92:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f98:	223f      	movs	r2, #63	@ 0x3f
 8002f9a:	409a      	lsls	r2, r3
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2201      	movs	r2, #1
 8002faa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002fae:	2300      	movs	r3, #0
}
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	3718      	adds	r7, #24
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}
 8002fb8:	f010803f 	.word	0xf010803f

08002fbc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b086      	sub	sp, #24
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	60f8      	str	r0, [r7, #12]
 8002fc4:	60b9      	str	r1, [r7, #8]
 8002fc6:	607a      	str	r2, [r7, #4]
 8002fc8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fd2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002fda:	2b01      	cmp	r3, #1
 8002fdc:	d101      	bne.n	8002fe2 <HAL_DMA_Start_IT+0x26>
 8002fde:	2302      	movs	r3, #2
 8002fe0:	e040      	b.n	8003064 <HAL_DMA_Start_IT+0xa8>
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	2201      	movs	r2, #1
 8002fe6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002ff0:	b2db      	uxtb	r3, r3
 8002ff2:	2b01      	cmp	r3, #1
 8002ff4:	d12f      	bne.n	8003056 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	2202      	movs	r2, #2
 8002ffa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	2200      	movs	r2, #0
 8003002:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	687a      	ldr	r2, [r7, #4]
 8003008:	68b9      	ldr	r1, [r7, #8]
 800300a:	68f8      	ldr	r0, [r7, #12]
 800300c:	f000 fa4a 	bl	80034a4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003014:	223f      	movs	r2, #63	@ 0x3f
 8003016:	409a      	lsls	r2, r3
 8003018:	693b      	ldr	r3, [r7, #16]
 800301a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	681a      	ldr	r2, [r3, #0]
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f042 0216 	orr.w	r2, r2, #22
 800302a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003030:	2b00      	cmp	r3, #0
 8003032:	d007      	beq.n	8003044 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	681a      	ldr	r2, [r3, #0]
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f042 0208 	orr.w	r2, r2, #8
 8003042:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	681a      	ldr	r2, [r3, #0]
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f042 0201 	orr.w	r2, r2, #1
 8003052:	601a      	str	r2, [r3, #0]
 8003054:	e005      	b.n	8003062 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	2200      	movs	r2, #0
 800305a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800305e:	2302      	movs	r3, #2
 8003060:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003062:	7dfb      	ldrb	r3, [r7, #23]
}
 8003064:	4618      	mov	r0, r3
 8003066:	3718      	adds	r7, #24
 8003068:	46bd      	mov	sp, r7
 800306a:	bd80      	pop	{r7, pc}

0800306c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b084      	sub	sp, #16
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003078:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800307a:	f7ff f80b 	bl	8002094 <HAL_GetTick>
 800307e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003086:	b2db      	uxtb	r3, r3
 8003088:	2b02      	cmp	r3, #2
 800308a:	d008      	beq.n	800309e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2280      	movs	r2, #128	@ 0x80
 8003090:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	2200      	movs	r2, #0
 8003096:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800309a:	2301      	movs	r3, #1
 800309c:	e052      	b.n	8003144 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	681a      	ldr	r2, [r3, #0]
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f022 0216 	bic.w	r2, r2, #22
 80030ac:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	695a      	ldr	r2, [r3, #20]
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80030bc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d103      	bne.n	80030ce <HAL_DMA_Abort+0x62>
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d007      	beq.n	80030de <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	681a      	ldr	r2, [r3, #0]
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f022 0208 	bic.w	r2, r2, #8
 80030dc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	681a      	ldr	r2, [r3, #0]
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f022 0201 	bic.w	r2, r2, #1
 80030ec:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80030ee:	e013      	b.n	8003118 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80030f0:	f7fe ffd0 	bl	8002094 <HAL_GetTick>
 80030f4:	4602      	mov	r2, r0
 80030f6:	68bb      	ldr	r3, [r7, #8]
 80030f8:	1ad3      	subs	r3, r2, r3
 80030fa:	2b05      	cmp	r3, #5
 80030fc:	d90c      	bls.n	8003118 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2220      	movs	r2, #32
 8003102:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2203      	movs	r2, #3
 8003108:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2200      	movs	r2, #0
 8003110:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003114:	2303      	movs	r3, #3
 8003116:	e015      	b.n	8003144 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f003 0301 	and.w	r3, r3, #1
 8003122:	2b00      	cmp	r3, #0
 8003124:	d1e4      	bne.n	80030f0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800312a:	223f      	movs	r2, #63	@ 0x3f
 800312c:	409a      	lsls	r2, r3
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2201      	movs	r2, #1
 8003136:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	2200      	movs	r2, #0
 800313e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003142:	2300      	movs	r3, #0
}
 8003144:	4618      	mov	r0, r3
 8003146:	3710      	adds	r7, #16
 8003148:	46bd      	mov	sp, r7
 800314a:	bd80      	pop	{r7, pc}

0800314c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800314c:	b480      	push	{r7}
 800314e:	b083      	sub	sp, #12
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800315a:	b2db      	uxtb	r3, r3
 800315c:	2b02      	cmp	r3, #2
 800315e:	d004      	beq.n	800316a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2280      	movs	r2, #128	@ 0x80
 8003164:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003166:	2301      	movs	r3, #1
 8003168:	e00c      	b.n	8003184 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	2205      	movs	r2, #5
 800316e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	681a      	ldr	r2, [r3, #0]
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f022 0201 	bic.w	r2, r2, #1
 8003180:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003182:	2300      	movs	r3, #0
}
 8003184:	4618      	mov	r0, r3
 8003186:	370c      	adds	r7, #12
 8003188:	46bd      	mov	sp, r7
 800318a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318e:	4770      	bx	lr

08003190 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b086      	sub	sp, #24
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003198:	2300      	movs	r3, #0
 800319a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800319c:	4b8e      	ldr	r3, [pc, #568]	@ (80033d8 <HAL_DMA_IRQHandler+0x248>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	4a8e      	ldr	r2, [pc, #568]	@ (80033dc <HAL_DMA_IRQHandler+0x24c>)
 80031a2:	fba2 2303 	umull	r2, r3, r2, r3
 80031a6:	0a9b      	lsrs	r3, r3, #10
 80031a8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031ae:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80031b0:	693b      	ldr	r3, [r7, #16]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031ba:	2208      	movs	r2, #8
 80031bc:	409a      	lsls	r2, r3
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	4013      	ands	r3, r2
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d01a      	beq.n	80031fc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f003 0304 	and.w	r3, r3, #4
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d013      	beq.n	80031fc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	681a      	ldr	r2, [r3, #0]
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f022 0204 	bic.w	r2, r2, #4
 80031e2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031e8:	2208      	movs	r2, #8
 80031ea:	409a      	lsls	r2, r3
 80031ec:	693b      	ldr	r3, [r7, #16]
 80031ee:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031f4:	f043 0201 	orr.w	r2, r3, #1
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003200:	2201      	movs	r2, #1
 8003202:	409a      	lsls	r2, r3
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	4013      	ands	r3, r2
 8003208:	2b00      	cmp	r3, #0
 800320a:	d012      	beq.n	8003232 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	695b      	ldr	r3, [r3, #20]
 8003212:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003216:	2b00      	cmp	r3, #0
 8003218:	d00b      	beq.n	8003232 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800321e:	2201      	movs	r2, #1
 8003220:	409a      	lsls	r2, r3
 8003222:	693b      	ldr	r3, [r7, #16]
 8003224:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800322a:	f043 0202 	orr.w	r2, r3, #2
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003236:	2204      	movs	r2, #4
 8003238:	409a      	lsls	r2, r3
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	4013      	ands	r3, r2
 800323e:	2b00      	cmp	r3, #0
 8003240:	d012      	beq.n	8003268 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f003 0302 	and.w	r3, r3, #2
 800324c:	2b00      	cmp	r3, #0
 800324e:	d00b      	beq.n	8003268 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003254:	2204      	movs	r2, #4
 8003256:	409a      	lsls	r2, r3
 8003258:	693b      	ldr	r3, [r7, #16]
 800325a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003260:	f043 0204 	orr.w	r2, r3, #4
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800326c:	2210      	movs	r2, #16
 800326e:	409a      	lsls	r2, r3
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	4013      	ands	r3, r2
 8003274:	2b00      	cmp	r3, #0
 8003276:	d043      	beq.n	8003300 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f003 0308 	and.w	r3, r3, #8
 8003282:	2b00      	cmp	r3, #0
 8003284:	d03c      	beq.n	8003300 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800328a:	2210      	movs	r2, #16
 800328c:	409a      	lsls	r2, r3
 800328e:	693b      	ldr	r3, [r7, #16]
 8003290:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800329c:	2b00      	cmp	r3, #0
 800329e:	d018      	beq.n	80032d2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d108      	bne.n	80032c0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d024      	beq.n	8003300 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ba:	6878      	ldr	r0, [r7, #4]
 80032bc:	4798      	blx	r3
 80032be:	e01f      	b.n	8003300 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d01b      	beq.n	8003300 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80032cc:	6878      	ldr	r0, [r7, #4]
 80032ce:	4798      	blx	r3
 80032d0:	e016      	b.n	8003300 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d107      	bne.n	80032f0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	681a      	ldr	r2, [r3, #0]
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f022 0208 	bic.w	r2, r2, #8
 80032ee:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d003      	beq.n	8003300 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032fc:	6878      	ldr	r0, [r7, #4]
 80032fe:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003304:	2220      	movs	r2, #32
 8003306:	409a      	lsls	r2, r3
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	4013      	ands	r3, r2
 800330c:	2b00      	cmp	r3, #0
 800330e:	f000 808f 	beq.w	8003430 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f003 0310 	and.w	r3, r3, #16
 800331c:	2b00      	cmp	r3, #0
 800331e:	f000 8087 	beq.w	8003430 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003326:	2220      	movs	r2, #32
 8003328:	409a      	lsls	r2, r3
 800332a:	693b      	ldr	r3, [r7, #16]
 800332c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003334:	b2db      	uxtb	r3, r3
 8003336:	2b05      	cmp	r3, #5
 8003338:	d136      	bne.n	80033a8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	681a      	ldr	r2, [r3, #0]
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f022 0216 	bic.w	r2, r2, #22
 8003348:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	695a      	ldr	r2, [r3, #20]
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003358:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800335e:	2b00      	cmp	r3, #0
 8003360:	d103      	bne.n	800336a <HAL_DMA_IRQHandler+0x1da>
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003366:	2b00      	cmp	r3, #0
 8003368:	d007      	beq.n	800337a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	681a      	ldr	r2, [r3, #0]
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f022 0208 	bic.w	r2, r2, #8
 8003378:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800337e:	223f      	movs	r2, #63	@ 0x3f
 8003380:	409a      	lsls	r2, r3
 8003382:	693b      	ldr	r3, [r7, #16]
 8003384:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2201      	movs	r2, #1
 800338a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2200      	movs	r2, #0
 8003392:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800339a:	2b00      	cmp	r3, #0
 800339c:	d07e      	beq.n	800349c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80033a2:	6878      	ldr	r0, [r7, #4]
 80033a4:	4798      	blx	r3
        }
        return;
 80033a6:	e079      	b.n	800349c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d01d      	beq.n	80033f2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d10d      	bne.n	80033e0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d031      	beq.n	8003430 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033d0:	6878      	ldr	r0, [r7, #4]
 80033d2:	4798      	blx	r3
 80033d4:	e02c      	b.n	8003430 <HAL_DMA_IRQHandler+0x2a0>
 80033d6:	bf00      	nop
 80033d8:	20000000 	.word	0x20000000
 80033dc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d023      	beq.n	8003430 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033ec:	6878      	ldr	r0, [r7, #4]
 80033ee:	4798      	blx	r3
 80033f0:	e01e      	b.n	8003430 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d10f      	bne.n	8003420 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	681a      	ldr	r2, [r3, #0]
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f022 0210 	bic.w	r2, r2, #16
 800340e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2201      	movs	r2, #1
 8003414:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2200      	movs	r2, #0
 800341c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003424:	2b00      	cmp	r3, #0
 8003426:	d003      	beq.n	8003430 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800342c:	6878      	ldr	r0, [r7, #4]
 800342e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003434:	2b00      	cmp	r3, #0
 8003436:	d032      	beq.n	800349e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800343c:	f003 0301 	and.w	r3, r3, #1
 8003440:	2b00      	cmp	r3, #0
 8003442:	d022      	beq.n	800348a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2205      	movs	r2, #5
 8003448:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	681a      	ldr	r2, [r3, #0]
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f022 0201 	bic.w	r2, r2, #1
 800345a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800345c:	68bb      	ldr	r3, [r7, #8]
 800345e:	3301      	adds	r3, #1
 8003460:	60bb      	str	r3, [r7, #8]
 8003462:	697a      	ldr	r2, [r7, #20]
 8003464:	429a      	cmp	r2, r3
 8003466:	d307      	bcc.n	8003478 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f003 0301 	and.w	r3, r3, #1
 8003472:	2b00      	cmp	r3, #0
 8003474:	d1f2      	bne.n	800345c <HAL_DMA_IRQHandler+0x2cc>
 8003476:	e000      	b.n	800347a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003478:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2201      	movs	r2, #1
 800347e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	2200      	movs	r2, #0
 8003486:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800348e:	2b00      	cmp	r3, #0
 8003490:	d005      	beq.n	800349e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003496:	6878      	ldr	r0, [r7, #4]
 8003498:	4798      	blx	r3
 800349a:	e000      	b.n	800349e <HAL_DMA_IRQHandler+0x30e>
        return;
 800349c:	bf00      	nop
    }
  }
}
 800349e:	3718      	adds	r7, #24
 80034a0:	46bd      	mov	sp, r7
 80034a2:	bd80      	pop	{r7, pc}

080034a4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80034a4:	b480      	push	{r7}
 80034a6:	b085      	sub	sp, #20
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	60f8      	str	r0, [r7, #12]
 80034ac:	60b9      	str	r1, [r7, #8]
 80034ae:	607a      	str	r2, [r7, #4]
 80034b0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	681a      	ldr	r2, [r3, #0]
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80034c0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	683a      	ldr	r2, [r7, #0]
 80034c8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	689b      	ldr	r3, [r3, #8]
 80034ce:	2b40      	cmp	r3, #64	@ 0x40
 80034d0:	d108      	bne.n	80034e4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	687a      	ldr	r2, [r7, #4]
 80034d8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	68ba      	ldr	r2, [r7, #8]
 80034e0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80034e2:	e007      	b.n	80034f4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	68ba      	ldr	r2, [r7, #8]
 80034ea:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	687a      	ldr	r2, [r7, #4]
 80034f2:	60da      	str	r2, [r3, #12]
}
 80034f4:	bf00      	nop
 80034f6:	3714      	adds	r7, #20
 80034f8:	46bd      	mov	sp, r7
 80034fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fe:	4770      	bx	lr

08003500 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003500:	b480      	push	{r7}
 8003502:	b085      	sub	sp, #20
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	b2db      	uxtb	r3, r3
 800350e:	3b10      	subs	r3, #16
 8003510:	4a14      	ldr	r2, [pc, #80]	@ (8003564 <DMA_CalcBaseAndBitshift+0x64>)
 8003512:	fba2 2303 	umull	r2, r3, r2, r3
 8003516:	091b      	lsrs	r3, r3, #4
 8003518:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800351a:	4a13      	ldr	r2, [pc, #76]	@ (8003568 <DMA_CalcBaseAndBitshift+0x68>)
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	4413      	add	r3, r2
 8003520:	781b      	ldrb	r3, [r3, #0]
 8003522:	461a      	mov	r2, r3
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	2b03      	cmp	r3, #3
 800352c:	d909      	bls.n	8003542 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003536:	f023 0303 	bic.w	r3, r3, #3
 800353a:	1d1a      	adds	r2, r3, #4
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	659a      	str	r2, [r3, #88]	@ 0x58
 8003540:	e007      	b.n	8003552 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800354a:	f023 0303 	bic.w	r3, r3, #3
 800354e:	687a      	ldr	r2, [r7, #4]
 8003550:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003556:	4618      	mov	r0, r3
 8003558:	3714      	adds	r7, #20
 800355a:	46bd      	mov	sp, r7
 800355c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003560:	4770      	bx	lr
 8003562:	bf00      	nop
 8003564:	aaaaaaab 	.word	0xaaaaaaab
 8003568:	0800b118 	.word	0x0800b118

0800356c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800356c:	b480      	push	{r7}
 800356e:	b085      	sub	sp, #20
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003574:	2300      	movs	r3, #0
 8003576:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800357c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	699b      	ldr	r3, [r3, #24]
 8003582:	2b00      	cmp	r3, #0
 8003584:	d11f      	bne.n	80035c6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003586:	68bb      	ldr	r3, [r7, #8]
 8003588:	2b03      	cmp	r3, #3
 800358a:	d856      	bhi.n	800363a <DMA_CheckFifoParam+0xce>
 800358c:	a201      	add	r2, pc, #4	@ (adr r2, 8003594 <DMA_CheckFifoParam+0x28>)
 800358e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003592:	bf00      	nop
 8003594:	080035a5 	.word	0x080035a5
 8003598:	080035b7 	.word	0x080035b7
 800359c:	080035a5 	.word	0x080035a5
 80035a0:	0800363b 	.word	0x0800363b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035a8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d046      	beq.n	800363e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80035b0:	2301      	movs	r3, #1
 80035b2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035b4:	e043      	b.n	800363e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035ba:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80035be:	d140      	bne.n	8003642 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80035c0:	2301      	movs	r3, #1
 80035c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035c4:	e03d      	b.n	8003642 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	699b      	ldr	r3, [r3, #24]
 80035ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80035ce:	d121      	bne.n	8003614 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80035d0:	68bb      	ldr	r3, [r7, #8]
 80035d2:	2b03      	cmp	r3, #3
 80035d4:	d837      	bhi.n	8003646 <DMA_CheckFifoParam+0xda>
 80035d6:	a201      	add	r2, pc, #4	@ (adr r2, 80035dc <DMA_CheckFifoParam+0x70>)
 80035d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035dc:	080035ed 	.word	0x080035ed
 80035e0:	080035f3 	.word	0x080035f3
 80035e4:	080035ed 	.word	0x080035ed
 80035e8:	08003605 	.word	0x08003605
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80035ec:	2301      	movs	r3, #1
 80035ee:	73fb      	strb	r3, [r7, #15]
      break;
 80035f0:	e030      	b.n	8003654 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035f6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d025      	beq.n	800364a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80035fe:	2301      	movs	r3, #1
 8003600:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003602:	e022      	b.n	800364a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003608:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800360c:	d11f      	bne.n	800364e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800360e:	2301      	movs	r3, #1
 8003610:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003612:	e01c      	b.n	800364e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	2b02      	cmp	r3, #2
 8003618:	d903      	bls.n	8003622 <DMA_CheckFifoParam+0xb6>
 800361a:	68bb      	ldr	r3, [r7, #8]
 800361c:	2b03      	cmp	r3, #3
 800361e:	d003      	beq.n	8003628 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003620:	e018      	b.n	8003654 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003622:	2301      	movs	r3, #1
 8003624:	73fb      	strb	r3, [r7, #15]
      break;
 8003626:	e015      	b.n	8003654 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800362c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003630:	2b00      	cmp	r3, #0
 8003632:	d00e      	beq.n	8003652 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003634:	2301      	movs	r3, #1
 8003636:	73fb      	strb	r3, [r7, #15]
      break;
 8003638:	e00b      	b.n	8003652 <DMA_CheckFifoParam+0xe6>
      break;
 800363a:	bf00      	nop
 800363c:	e00a      	b.n	8003654 <DMA_CheckFifoParam+0xe8>
      break;
 800363e:	bf00      	nop
 8003640:	e008      	b.n	8003654 <DMA_CheckFifoParam+0xe8>
      break;
 8003642:	bf00      	nop
 8003644:	e006      	b.n	8003654 <DMA_CheckFifoParam+0xe8>
      break;
 8003646:	bf00      	nop
 8003648:	e004      	b.n	8003654 <DMA_CheckFifoParam+0xe8>
      break;
 800364a:	bf00      	nop
 800364c:	e002      	b.n	8003654 <DMA_CheckFifoParam+0xe8>
      break;   
 800364e:	bf00      	nop
 8003650:	e000      	b.n	8003654 <DMA_CheckFifoParam+0xe8>
      break;
 8003652:	bf00      	nop
    }
  } 
  
  return status; 
 8003654:	7bfb      	ldrb	r3, [r7, #15]
}
 8003656:	4618      	mov	r0, r3
 8003658:	3714      	adds	r7, #20
 800365a:	46bd      	mov	sp, r7
 800365c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003660:	4770      	bx	lr
 8003662:	bf00      	nop

08003664 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003664:	b480      	push	{r7}
 8003666:	b089      	sub	sp, #36	@ 0x24
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
 800366c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800366e:	2300      	movs	r3, #0
 8003670:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003672:	2300      	movs	r3, #0
 8003674:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003676:	2300      	movs	r3, #0
 8003678:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800367a:	2300      	movs	r3, #0
 800367c:	61fb      	str	r3, [r7, #28]
 800367e:	e165      	b.n	800394c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003680:	2201      	movs	r2, #1
 8003682:	69fb      	ldr	r3, [r7, #28]
 8003684:	fa02 f303 	lsl.w	r3, r2, r3
 8003688:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	697a      	ldr	r2, [r7, #20]
 8003690:	4013      	ands	r3, r2
 8003692:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003694:	693a      	ldr	r2, [r7, #16]
 8003696:	697b      	ldr	r3, [r7, #20]
 8003698:	429a      	cmp	r2, r3
 800369a:	f040 8154 	bne.w	8003946 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	f003 0303 	and.w	r3, r3, #3
 80036a6:	2b01      	cmp	r3, #1
 80036a8:	d005      	beq.n	80036b6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80036b2:	2b02      	cmp	r3, #2
 80036b4:	d130      	bne.n	8003718 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	689b      	ldr	r3, [r3, #8]
 80036ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80036bc:	69fb      	ldr	r3, [r7, #28]
 80036be:	005b      	lsls	r3, r3, #1
 80036c0:	2203      	movs	r2, #3
 80036c2:	fa02 f303 	lsl.w	r3, r2, r3
 80036c6:	43db      	mvns	r3, r3
 80036c8:	69ba      	ldr	r2, [r7, #24]
 80036ca:	4013      	ands	r3, r2
 80036cc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	68da      	ldr	r2, [r3, #12]
 80036d2:	69fb      	ldr	r3, [r7, #28]
 80036d4:	005b      	lsls	r3, r3, #1
 80036d6:	fa02 f303 	lsl.w	r3, r2, r3
 80036da:	69ba      	ldr	r2, [r7, #24]
 80036dc:	4313      	orrs	r3, r2
 80036de:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	69ba      	ldr	r2, [r7, #24]
 80036e4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	685b      	ldr	r3, [r3, #4]
 80036ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80036ec:	2201      	movs	r2, #1
 80036ee:	69fb      	ldr	r3, [r7, #28]
 80036f0:	fa02 f303 	lsl.w	r3, r2, r3
 80036f4:	43db      	mvns	r3, r3
 80036f6:	69ba      	ldr	r2, [r7, #24]
 80036f8:	4013      	ands	r3, r2
 80036fa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	685b      	ldr	r3, [r3, #4]
 8003700:	091b      	lsrs	r3, r3, #4
 8003702:	f003 0201 	and.w	r2, r3, #1
 8003706:	69fb      	ldr	r3, [r7, #28]
 8003708:	fa02 f303 	lsl.w	r3, r2, r3
 800370c:	69ba      	ldr	r2, [r7, #24]
 800370e:	4313      	orrs	r3, r2
 8003710:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	69ba      	ldr	r2, [r7, #24]
 8003716:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	f003 0303 	and.w	r3, r3, #3
 8003720:	2b03      	cmp	r3, #3
 8003722:	d017      	beq.n	8003754 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	68db      	ldr	r3, [r3, #12]
 8003728:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800372a:	69fb      	ldr	r3, [r7, #28]
 800372c:	005b      	lsls	r3, r3, #1
 800372e:	2203      	movs	r2, #3
 8003730:	fa02 f303 	lsl.w	r3, r2, r3
 8003734:	43db      	mvns	r3, r3
 8003736:	69ba      	ldr	r2, [r7, #24]
 8003738:	4013      	ands	r3, r2
 800373a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	689a      	ldr	r2, [r3, #8]
 8003740:	69fb      	ldr	r3, [r7, #28]
 8003742:	005b      	lsls	r3, r3, #1
 8003744:	fa02 f303 	lsl.w	r3, r2, r3
 8003748:	69ba      	ldr	r2, [r7, #24]
 800374a:	4313      	orrs	r3, r2
 800374c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	69ba      	ldr	r2, [r7, #24]
 8003752:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	685b      	ldr	r3, [r3, #4]
 8003758:	f003 0303 	and.w	r3, r3, #3
 800375c:	2b02      	cmp	r3, #2
 800375e:	d123      	bne.n	80037a8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003760:	69fb      	ldr	r3, [r7, #28]
 8003762:	08da      	lsrs	r2, r3, #3
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	3208      	adds	r2, #8
 8003768:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800376c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800376e:	69fb      	ldr	r3, [r7, #28]
 8003770:	f003 0307 	and.w	r3, r3, #7
 8003774:	009b      	lsls	r3, r3, #2
 8003776:	220f      	movs	r2, #15
 8003778:	fa02 f303 	lsl.w	r3, r2, r3
 800377c:	43db      	mvns	r3, r3
 800377e:	69ba      	ldr	r2, [r7, #24]
 8003780:	4013      	ands	r3, r2
 8003782:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	691a      	ldr	r2, [r3, #16]
 8003788:	69fb      	ldr	r3, [r7, #28]
 800378a:	f003 0307 	and.w	r3, r3, #7
 800378e:	009b      	lsls	r3, r3, #2
 8003790:	fa02 f303 	lsl.w	r3, r2, r3
 8003794:	69ba      	ldr	r2, [r7, #24]
 8003796:	4313      	orrs	r3, r2
 8003798:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800379a:	69fb      	ldr	r3, [r7, #28]
 800379c:	08da      	lsrs	r2, r3, #3
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	3208      	adds	r2, #8
 80037a2:	69b9      	ldr	r1, [r7, #24]
 80037a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80037ae:	69fb      	ldr	r3, [r7, #28]
 80037b0:	005b      	lsls	r3, r3, #1
 80037b2:	2203      	movs	r2, #3
 80037b4:	fa02 f303 	lsl.w	r3, r2, r3
 80037b8:	43db      	mvns	r3, r3
 80037ba:	69ba      	ldr	r2, [r7, #24]
 80037bc:	4013      	ands	r3, r2
 80037be:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	f003 0203 	and.w	r2, r3, #3
 80037c8:	69fb      	ldr	r3, [r7, #28]
 80037ca:	005b      	lsls	r3, r3, #1
 80037cc:	fa02 f303 	lsl.w	r3, r2, r3
 80037d0:	69ba      	ldr	r2, [r7, #24]
 80037d2:	4313      	orrs	r3, r2
 80037d4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	69ba      	ldr	r2, [r7, #24]
 80037da:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	f000 80ae 	beq.w	8003946 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037ea:	2300      	movs	r3, #0
 80037ec:	60fb      	str	r3, [r7, #12]
 80037ee:	4b5d      	ldr	r3, [pc, #372]	@ (8003964 <HAL_GPIO_Init+0x300>)
 80037f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037f2:	4a5c      	ldr	r2, [pc, #368]	@ (8003964 <HAL_GPIO_Init+0x300>)
 80037f4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80037f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80037fa:	4b5a      	ldr	r3, [pc, #360]	@ (8003964 <HAL_GPIO_Init+0x300>)
 80037fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003802:	60fb      	str	r3, [r7, #12]
 8003804:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003806:	4a58      	ldr	r2, [pc, #352]	@ (8003968 <HAL_GPIO_Init+0x304>)
 8003808:	69fb      	ldr	r3, [r7, #28]
 800380a:	089b      	lsrs	r3, r3, #2
 800380c:	3302      	adds	r3, #2
 800380e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003812:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003814:	69fb      	ldr	r3, [r7, #28]
 8003816:	f003 0303 	and.w	r3, r3, #3
 800381a:	009b      	lsls	r3, r3, #2
 800381c:	220f      	movs	r2, #15
 800381e:	fa02 f303 	lsl.w	r3, r2, r3
 8003822:	43db      	mvns	r3, r3
 8003824:	69ba      	ldr	r2, [r7, #24]
 8003826:	4013      	ands	r3, r2
 8003828:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	4a4f      	ldr	r2, [pc, #316]	@ (800396c <HAL_GPIO_Init+0x308>)
 800382e:	4293      	cmp	r3, r2
 8003830:	d025      	beq.n	800387e <HAL_GPIO_Init+0x21a>
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	4a4e      	ldr	r2, [pc, #312]	@ (8003970 <HAL_GPIO_Init+0x30c>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d01f      	beq.n	800387a <HAL_GPIO_Init+0x216>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	4a4d      	ldr	r2, [pc, #308]	@ (8003974 <HAL_GPIO_Init+0x310>)
 800383e:	4293      	cmp	r3, r2
 8003840:	d019      	beq.n	8003876 <HAL_GPIO_Init+0x212>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	4a4c      	ldr	r2, [pc, #304]	@ (8003978 <HAL_GPIO_Init+0x314>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d013      	beq.n	8003872 <HAL_GPIO_Init+0x20e>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	4a4b      	ldr	r2, [pc, #300]	@ (800397c <HAL_GPIO_Init+0x318>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d00d      	beq.n	800386e <HAL_GPIO_Init+0x20a>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	4a4a      	ldr	r2, [pc, #296]	@ (8003980 <HAL_GPIO_Init+0x31c>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d007      	beq.n	800386a <HAL_GPIO_Init+0x206>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	4a49      	ldr	r2, [pc, #292]	@ (8003984 <HAL_GPIO_Init+0x320>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d101      	bne.n	8003866 <HAL_GPIO_Init+0x202>
 8003862:	2306      	movs	r3, #6
 8003864:	e00c      	b.n	8003880 <HAL_GPIO_Init+0x21c>
 8003866:	2307      	movs	r3, #7
 8003868:	e00a      	b.n	8003880 <HAL_GPIO_Init+0x21c>
 800386a:	2305      	movs	r3, #5
 800386c:	e008      	b.n	8003880 <HAL_GPIO_Init+0x21c>
 800386e:	2304      	movs	r3, #4
 8003870:	e006      	b.n	8003880 <HAL_GPIO_Init+0x21c>
 8003872:	2303      	movs	r3, #3
 8003874:	e004      	b.n	8003880 <HAL_GPIO_Init+0x21c>
 8003876:	2302      	movs	r3, #2
 8003878:	e002      	b.n	8003880 <HAL_GPIO_Init+0x21c>
 800387a:	2301      	movs	r3, #1
 800387c:	e000      	b.n	8003880 <HAL_GPIO_Init+0x21c>
 800387e:	2300      	movs	r3, #0
 8003880:	69fa      	ldr	r2, [r7, #28]
 8003882:	f002 0203 	and.w	r2, r2, #3
 8003886:	0092      	lsls	r2, r2, #2
 8003888:	4093      	lsls	r3, r2
 800388a:	69ba      	ldr	r2, [r7, #24]
 800388c:	4313      	orrs	r3, r2
 800388e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003890:	4935      	ldr	r1, [pc, #212]	@ (8003968 <HAL_GPIO_Init+0x304>)
 8003892:	69fb      	ldr	r3, [r7, #28]
 8003894:	089b      	lsrs	r3, r3, #2
 8003896:	3302      	adds	r3, #2
 8003898:	69ba      	ldr	r2, [r7, #24]
 800389a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800389e:	4b3a      	ldr	r3, [pc, #232]	@ (8003988 <HAL_GPIO_Init+0x324>)
 80038a0:	689b      	ldr	r3, [r3, #8]
 80038a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038a4:	693b      	ldr	r3, [r7, #16]
 80038a6:	43db      	mvns	r3, r3
 80038a8:	69ba      	ldr	r2, [r7, #24]
 80038aa:	4013      	ands	r3, r2
 80038ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	685b      	ldr	r3, [r3, #4]
 80038b2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d003      	beq.n	80038c2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80038ba:	69ba      	ldr	r2, [r7, #24]
 80038bc:	693b      	ldr	r3, [r7, #16]
 80038be:	4313      	orrs	r3, r2
 80038c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80038c2:	4a31      	ldr	r2, [pc, #196]	@ (8003988 <HAL_GPIO_Init+0x324>)
 80038c4:	69bb      	ldr	r3, [r7, #24]
 80038c6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80038c8:	4b2f      	ldr	r3, [pc, #188]	@ (8003988 <HAL_GPIO_Init+0x324>)
 80038ca:	68db      	ldr	r3, [r3, #12]
 80038cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038ce:	693b      	ldr	r3, [r7, #16]
 80038d0:	43db      	mvns	r3, r3
 80038d2:	69ba      	ldr	r2, [r7, #24]
 80038d4:	4013      	ands	r3, r2
 80038d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d003      	beq.n	80038ec <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80038e4:	69ba      	ldr	r2, [r7, #24]
 80038e6:	693b      	ldr	r3, [r7, #16]
 80038e8:	4313      	orrs	r3, r2
 80038ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80038ec:	4a26      	ldr	r2, [pc, #152]	@ (8003988 <HAL_GPIO_Init+0x324>)
 80038ee:	69bb      	ldr	r3, [r7, #24]
 80038f0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80038f2:	4b25      	ldr	r3, [pc, #148]	@ (8003988 <HAL_GPIO_Init+0x324>)
 80038f4:	685b      	ldr	r3, [r3, #4]
 80038f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038f8:	693b      	ldr	r3, [r7, #16]
 80038fa:	43db      	mvns	r3, r3
 80038fc:	69ba      	ldr	r2, [r7, #24]
 80038fe:	4013      	ands	r3, r2
 8003900:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	685b      	ldr	r3, [r3, #4]
 8003906:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800390a:	2b00      	cmp	r3, #0
 800390c:	d003      	beq.n	8003916 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800390e:	69ba      	ldr	r2, [r7, #24]
 8003910:	693b      	ldr	r3, [r7, #16]
 8003912:	4313      	orrs	r3, r2
 8003914:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003916:	4a1c      	ldr	r2, [pc, #112]	@ (8003988 <HAL_GPIO_Init+0x324>)
 8003918:	69bb      	ldr	r3, [r7, #24]
 800391a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800391c:	4b1a      	ldr	r3, [pc, #104]	@ (8003988 <HAL_GPIO_Init+0x324>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003922:	693b      	ldr	r3, [r7, #16]
 8003924:	43db      	mvns	r3, r3
 8003926:	69ba      	ldr	r2, [r7, #24]
 8003928:	4013      	ands	r3, r2
 800392a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003934:	2b00      	cmp	r3, #0
 8003936:	d003      	beq.n	8003940 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003938:	69ba      	ldr	r2, [r7, #24]
 800393a:	693b      	ldr	r3, [r7, #16]
 800393c:	4313      	orrs	r3, r2
 800393e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003940:	4a11      	ldr	r2, [pc, #68]	@ (8003988 <HAL_GPIO_Init+0x324>)
 8003942:	69bb      	ldr	r3, [r7, #24]
 8003944:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003946:	69fb      	ldr	r3, [r7, #28]
 8003948:	3301      	adds	r3, #1
 800394a:	61fb      	str	r3, [r7, #28]
 800394c:	69fb      	ldr	r3, [r7, #28]
 800394e:	2b0f      	cmp	r3, #15
 8003950:	f67f ae96 	bls.w	8003680 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003954:	bf00      	nop
 8003956:	bf00      	nop
 8003958:	3724      	adds	r7, #36	@ 0x24
 800395a:	46bd      	mov	sp, r7
 800395c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003960:	4770      	bx	lr
 8003962:	bf00      	nop
 8003964:	40023800 	.word	0x40023800
 8003968:	40013800 	.word	0x40013800
 800396c:	40020000 	.word	0x40020000
 8003970:	40020400 	.word	0x40020400
 8003974:	40020800 	.word	0x40020800
 8003978:	40020c00 	.word	0x40020c00
 800397c:	40021000 	.word	0x40021000
 8003980:	40021400 	.word	0x40021400
 8003984:	40021800 	.word	0x40021800
 8003988:	40013c00 	.word	0x40013c00

0800398c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800398c:	b480      	push	{r7}
 800398e:	b083      	sub	sp, #12
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
 8003994:	460b      	mov	r3, r1
 8003996:	807b      	strh	r3, [r7, #2]
 8003998:	4613      	mov	r3, r2
 800399a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800399c:	787b      	ldrb	r3, [r7, #1]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d003      	beq.n	80039aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80039a2:	887a      	ldrh	r2, [r7, #2]
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80039a8:	e003      	b.n	80039b2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80039aa:	887b      	ldrh	r3, [r7, #2]
 80039ac:	041a      	lsls	r2, r3, #16
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	619a      	str	r2, [r3, #24]
}
 80039b2:	bf00      	nop
 80039b4:	370c      	adds	r7, #12
 80039b6:	46bd      	mov	sp, r7
 80039b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039bc:	4770      	bx	lr

080039be <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80039be:	b480      	push	{r7}
 80039c0:	b085      	sub	sp, #20
 80039c2:	af00      	add	r7, sp, #0
 80039c4:	6078      	str	r0, [r7, #4]
 80039c6:	460b      	mov	r3, r1
 80039c8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	695b      	ldr	r3, [r3, #20]
 80039ce:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80039d0:	887a      	ldrh	r2, [r7, #2]
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	4013      	ands	r3, r2
 80039d6:	041a      	lsls	r2, r3, #16
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	43d9      	mvns	r1, r3
 80039dc:	887b      	ldrh	r3, [r7, #2]
 80039de:	400b      	ands	r3, r1
 80039e0:	431a      	orrs	r2, r3
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	619a      	str	r2, [r3, #24]
}
 80039e6:	bf00      	nop
 80039e8:	3714      	adds	r7, #20
 80039ea:	46bd      	mov	sp, r7
 80039ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f0:	4770      	bx	lr
	...

080039f4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b082      	sub	sp, #8
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	4603      	mov	r3, r0
 80039fc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80039fe:	4b08      	ldr	r3, [pc, #32]	@ (8003a20 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a00:	695a      	ldr	r2, [r3, #20]
 8003a02:	88fb      	ldrh	r3, [r7, #6]
 8003a04:	4013      	ands	r3, r2
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d006      	beq.n	8003a18 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003a0a:	4a05      	ldr	r2, [pc, #20]	@ (8003a20 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a0c:	88fb      	ldrh	r3, [r7, #6]
 8003a0e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003a10:	88fb      	ldrh	r3, [r7, #6]
 8003a12:	4618      	mov	r0, r3
 8003a14:	f7fd fcbc 	bl	8001390 <HAL_GPIO_EXTI_Callback>
  }
}
 8003a18:	bf00      	nop
 8003a1a:	3708      	adds	r7, #8
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	bd80      	pop	{r7, pc}
 8003a20:	40013c00 	.word	0x40013c00

08003a24 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b084      	sub	sp, #16
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
 8003a2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d101      	bne.n	8003a38 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a34:	2301      	movs	r3, #1
 8003a36:	e0cc      	b.n	8003bd2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003a38:	4b68      	ldr	r3, [pc, #416]	@ (8003bdc <HAL_RCC_ClockConfig+0x1b8>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f003 030f 	and.w	r3, r3, #15
 8003a40:	683a      	ldr	r2, [r7, #0]
 8003a42:	429a      	cmp	r2, r3
 8003a44:	d90c      	bls.n	8003a60 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a46:	4b65      	ldr	r3, [pc, #404]	@ (8003bdc <HAL_RCC_ClockConfig+0x1b8>)
 8003a48:	683a      	ldr	r2, [r7, #0]
 8003a4a:	b2d2      	uxtb	r2, r2
 8003a4c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a4e:	4b63      	ldr	r3, [pc, #396]	@ (8003bdc <HAL_RCC_ClockConfig+0x1b8>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f003 030f 	and.w	r3, r3, #15
 8003a56:	683a      	ldr	r2, [r7, #0]
 8003a58:	429a      	cmp	r2, r3
 8003a5a:	d001      	beq.n	8003a60 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003a5c:	2301      	movs	r3, #1
 8003a5e:	e0b8      	b.n	8003bd2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f003 0302 	and.w	r3, r3, #2
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d020      	beq.n	8003aae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f003 0304 	and.w	r3, r3, #4
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d005      	beq.n	8003a84 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a78:	4b59      	ldr	r3, [pc, #356]	@ (8003be0 <HAL_RCC_ClockConfig+0x1bc>)
 8003a7a:	689b      	ldr	r3, [r3, #8]
 8003a7c:	4a58      	ldr	r2, [pc, #352]	@ (8003be0 <HAL_RCC_ClockConfig+0x1bc>)
 8003a7e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003a82:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f003 0308 	and.w	r3, r3, #8
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d005      	beq.n	8003a9c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003a90:	4b53      	ldr	r3, [pc, #332]	@ (8003be0 <HAL_RCC_ClockConfig+0x1bc>)
 8003a92:	689b      	ldr	r3, [r3, #8]
 8003a94:	4a52      	ldr	r2, [pc, #328]	@ (8003be0 <HAL_RCC_ClockConfig+0x1bc>)
 8003a96:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003a9a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a9c:	4b50      	ldr	r3, [pc, #320]	@ (8003be0 <HAL_RCC_ClockConfig+0x1bc>)
 8003a9e:	689b      	ldr	r3, [r3, #8]
 8003aa0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	689b      	ldr	r3, [r3, #8]
 8003aa8:	494d      	ldr	r1, [pc, #308]	@ (8003be0 <HAL_RCC_ClockConfig+0x1bc>)
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f003 0301 	and.w	r3, r3, #1
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d044      	beq.n	8003b44 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	685b      	ldr	r3, [r3, #4]
 8003abe:	2b01      	cmp	r3, #1
 8003ac0:	d107      	bne.n	8003ad2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ac2:	4b47      	ldr	r3, [pc, #284]	@ (8003be0 <HAL_RCC_ClockConfig+0x1bc>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d119      	bne.n	8003b02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ace:	2301      	movs	r3, #1
 8003ad0:	e07f      	b.n	8003bd2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	685b      	ldr	r3, [r3, #4]
 8003ad6:	2b02      	cmp	r3, #2
 8003ad8:	d003      	beq.n	8003ae2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003ade:	2b03      	cmp	r3, #3
 8003ae0:	d107      	bne.n	8003af2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ae2:	4b3f      	ldr	r3, [pc, #252]	@ (8003be0 <HAL_RCC_ClockConfig+0x1bc>)
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d109      	bne.n	8003b02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003aee:	2301      	movs	r3, #1
 8003af0:	e06f      	b.n	8003bd2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003af2:	4b3b      	ldr	r3, [pc, #236]	@ (8003be0 <HAL_RCC_ClockConfig+0x1bc>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f003 0302 	and.w	r3, r3, #2
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d101      	bne.n	8003b02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003afe:	2301      	movs	r3, #1
 8003b00:	e067      	b.n	8003bd2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b02:	4b37      	ldr	r3, [pc, #220]	@ (8003be0 <HAL_RCC_ClockConfig+0x1bc>)
 8003b04:	689b      	ldr	r3, [r3, #8]
 8003b06:	f023 0203 	bic.w	r2, r3, #3
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	685b      	ldr	r3, [r3, #4]
 8003b0e:	4934      	ldr	r1, [pc, #208]	@ (8003be0 <HAL_RCC_ClockConfig+0x1bc>)
 8003b10:	4313      	orrs	r3, r2
 8003b12:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003b14:	f7fe fabe 	bl	8002094 <HAL_GetTick>
 8003b18:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b1a:	e00a      	b.n	8003b32 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b1c:	f7fe faba 	bl	8002094 <HAL_GetTick>
 8003b20:	4602      	mov	r2, r0
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	1ad3      	subs	r3, r2, r3
 8003b26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d901      	bls.n	8003b32 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003b2e:	2303      	movs	r3, #3
 8003b30:	e04f      	b.n	8003bd2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b32:	4b2b      	ldr	r3, [pc, #172]	@ (8003be0 <HAL_RCC_ClockConfig+0x1bc>)
 8003b34:	689b      	ldr	r3, [r3, #8]
 8003b36:	f003 020c 	and.w	r2, r3, #12
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	009b      	lsls	r3, r3, #2
 8003b40:	429a      	cmp	r2, r3
 8003b42:	d1eb      	bne.n	8003b1c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003b44:	4b25      	ldr	r3, [pc, #148]	@ (8003bdc <HAL_RCC_ClockConfig+0x1b8>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f003 030f 	and.w	r3, r3, #15
 8003b4c:	683a      	ldr	r2, [r7, #0]
 8003b4e:	429a      	cmp	r2, r3
 8003b50:	d20c      	bcs.n	8003b6c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b52:	4b22      	ldr	r3, [pc, #136]	@ (8003bdc <HAL_RCC_ClockConfig+0x1b8>)
 8003b54:	683a      	ldr	r2, [r7, #0]
 8003b56:	b2d2      	uxtb	r2, r2
 8003b58:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b5a:	4b20      	ldr	r3, [pc, #128]	@ (8003bdc <HAL_RCC_ClockConfig+0x1b8>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f003 030f 	and.w	r3, r3, #15
 8003b62:	683a      	ldr	r2, [r7, #0]
 8003b64:	429a      	cmp	r2, r3
 8003b66:	d001      	beq.n	8003b6c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003b68:	2301      	movs	r3, #1
 8003b6a:	e032      	b.n	8003bd2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f003 0304 	and.w	r3, r3, #4
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d008      	beq.n	8003b8a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b78:	4b19      	ldr	r3, [pc, #100]	@ (8003be0 <HAL_RCC_ClockConfig+0x1bc>)
 8003b7a:	689b      	ldr	r3, [r3, #8]
 8003b7c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	68db      	ldr	r3, [r3, #12]
 8003b84:	4916      	ldr	r1, [pc, #88]	@ (8003be0 <HAL_RCC_ClockConfig+0x1bc>)
 8003b86:	4313      	orrs	r3, r2
 8003b88:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f003 0308 	and.w	r3, r3, #8
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d009      	beq.n	8003baa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003b96:	4b12      	ldr	r3, [pc, #72]	@ (8003be0 <HAL_RCC_ClockConfig+0x1bc>)
 8003b98:	689b      	ldr	r3, [r3, #8]
 8003b9a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	691b      	ldr	r3, [r3, #16]
 8003ba2:	00db      	lsls	r3, r3, #3
 8003ba4:	490e      	ldr	r1, [pc, #56]	@ (8003be0 <HAL_RCC_ClockConfig+0x1bc>)
 8003ba6:	4313      	orrs	r3, r2
 8003ba8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003baa:	f000 f855 	bl	8003c58 <HAL_RCC_GetSysClockFreq>
 8003bae:	4602      	mov	r2, r0
 8003bb0:	4b0b      	ldr	r3, [pc, #44]	@ (8003be0 <HAL_RCC_ClockConfig+0x1bc>)
 8003bb2:	689b      	ldr	r3, [r3, #8]
 8003bb4:	091b      	lsrs	r3, r3, #4
 8003bb6:	f003 030f 	and.w	r3, r3, #15
 8003bba:	490a      	ldr	r1, [pc, #40]	@ (8003be4 <HAL_RCC_ClockConfig+0x1c0>)
 8003bbc:	5ccb      	ldrb	r3, [r1, r3]
 8003bbe:	fa22 f303 	lsr.w	r3, r2, r3
 8003bc2:	4a09      	ldr	r2, [pc, #36]	@ (8003be8 <HAL_RCC_ClockConfig+0x1c4>)
 8003bc4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003bc6:	4b09      	ldr	r3, [pc, #36]	@ (8003bec <HAL_RCC_ClockConfig+0x1c8>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	4618      	mov	r0, r3
 8003bcc:	f7fe fa1e 	bl	800200c <HAL_InitTick>

  return HAL_OK;
 8003bd0:	2300      	movs	r3, #0
}
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	3710      	adds	r7, #16
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bd80      	pop	{r7, pc}
 8003bda:	bf00      	nop
 8003bdc:	40023c00 	.word	0x40023c00
 8003be0:	40023800 	.word	0x40023800
 8003be4:	0800b100 	.word	0x0800b100
 8003be8:	20000000 	.word	0x20000000
 8003bec:	20000004 	.word	0x20000004

08003bf0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003bf4:	4b03      	ldr	r3, [pc, #12]	@ (8003c04 <HAL_RCC_GetHCLKFreq+0x14>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
}
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c00:	4770      	bx	lr
 8003c02:	bf00      	nop
 8003c04:	20000000 	.word	0x20000000

08003c08 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003c0c:	f7ff fff0 	bl	8003bf0 <HAL_RCC_GetHCLKFreq>
 8003c10:	4602      	mov	r2, r0
 8003c12:	4b05      	ldr	r3, [pc, #20]	@ (8003c28 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003c14:	689b      	ldr	r3, [r3, #8]
 8003c16:	0a9b      	lsrs	r3, r3, #10
 8003c18:	f003 0307 	and.w	r3, r3, #7
 8003c1c:	4903      	ldr	r1, [pc, #12]	@ (8003c2c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003c1e:	5ccb      	ldrb	r3, [r1, r3]
 8003c20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c24:	4618      	mov	r0, r3
 8003c26:	bd80      	pop	{r7, pc}
 8003c28:	40023800 	.word	0x40023800
 8003c2c:	0800b110 	.word	0x0800b110

08003c30 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003c34:	f7ff ffdc 	bl	8003bf0 <HAL_RCC_GetHCLKFreq>
 8003c38:	4602      	mov	r2, r0
 8003c3a:	4b05      	ldr	r3, [pc, #20]	@ (8003c50 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003c3c:	689b      	ldr	r3, [r3, #8]
 8003c3e:	0b5b      	lsrs	r3, r3, #13
 8003c40:	f003 0307 	and.w	r3, r3, #7
 8003c44:	4903      	ldr	r1, [pc, #12]	@ (8003c54 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c46:	5ccb      	ldrb	r3, [r1, r3]
 8003c48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	bd80      	pop	{r7, pc}
 8003c50:	40023800 	.word	0x40023800
 8003c54:	0800b110 	.word	0x0800b110

08003c58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c58:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c5c:	b0a6      	sub	sp, #152	@ 0x98
 8003c5e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003c60:	2300      	movs	r3, #0
 8003c62:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 8003c66:	2300      	movs	r3, #0
 8003c68:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 8003c72:	2300      	movs	r3, #0
 8003c74:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 8003c78:	2300      	movs	r3, #0
 8003c7a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003c7e:	4bc8      	ldr	r3, [pc, #800]	@ (8003fa0 <HAL_RCC_GetSysClockFreq+0x348>)
 8003c80:	689b      	ldr	r3, [r3, #8]
 8003c82:	f003 030c 	and.w	r3, r3, #12
 8003c86:	2b0c      	cmp	r3, #12
 8003c88:	f200 817e 	bhi.w	8003f88 <HAL_RCC_GetSysClockFreq+0x330>
 8003c8c:	a201      	add	r2, pc, #4	@ (adr r2, 8003c94 <HAL_RCC_GetSysClockFreq+0x3c>)
 8003c8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c92:	bf00      	nop
 8003c94:	08003cc9 	.word	0x08003cc9
 8003c98:	08003f89 	.word	0x08003f89
 8003c9c:	08003f89 	.word	0x08003f89
 8003ca0:	08003f89 	.word	0x08003f89
 8003ca4:	08003cd1 	.word	0x08003cd1
 8003ca8:	08003f89 	.word	0x08003f89
 8003cac:	08003f89 	.word	0x08003f89
 8003cb0:	08003f89 	.word	0x08003f89
 8003cb4:	08003cd9 	.word	0x08003cd9
 8003cb8:	08003f89 	.word	0x08003f89
 8003cbc:	08003f89 	.word	0x08003f89
 8003cc0:	08003f89 	.word	0x08003f89
 8003cc4:	08003e43 	.word	0x08003e43
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003cc8:	4bb6      	ldr	r3, [pc, #728]	@ (8003fa4 <HAL_RCC_GetSysClockFreq+0x34c>)
 8003cca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8003cce:	e15f      	b.n	8003f90 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003cd0:	4bb5      	ldr	r3, [pc, #724]	@ (8003fa8 <HAL_RCC_GetSysClockFreq+0x350>)
 8003cd2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8003cd6:	e15b      	b.n	8003f90 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003cd8:	4bb1      	ldr	r3, [pc, #708]	@ (8003fa0 <HAL_RCC_GetSysClockFreq+0x348>)
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003ce0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003ce4:	4bae      	ldr	r3, [pc, #696]	@ (8003fa0 <HAL_RCC_GetSysClockFreq+0x348>)
 8003ce6:	685b      	ldr	r3, [r3, #4]
 8003ce8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d031      	beq.n	8003d54 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003cf0:	4bab      	ldr	r3, [pc, #684]	@ (8003fa0 <HAL_RCC_GetSysClockFreq+0x348>)
 8003cf2:	685b      	ldr	r3, [r3, #4]
 8003cf4:	099b      	lsrs	r3, r3, #6
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003cfa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003cfc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003cfe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d02:	663b      	str	r3, [r7, #96]	@ 0x60
 8003d04:	2300      	movs	r3, #0
 8003d06:	667b      	str	r3, [r7, #100]	@ 0x64
 8003d08:	4ba7      	ldr	r3, [pc, #668]	@ (8003fa8 <HAL_RCC_GetSysClockFreq+0x350>)
 8003d0a:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8003d0e:	462a      	mov	r2, r5
 8003d10:	fb03 f202 	mul.w	r2, r3, r2
 8003d14:	2300      	movs	r3, #0
 8003d16:	4621      	mov	r1, r4
 8003d18:	fb01 f303 	mul.w	r3, r1, r3
 8003d1c:	4413      	add	r3, r2
 8003d1e:	4aa2      	ldr	r2, [pc, #648]	@ (8003fa8 <HAL_RCC_GetSysClockFreq+0x350>)
 8003d20:	4621      	mov	r1, r4
 8003d22:	fba1 1202 	umull	r1, r2, r1, r2
 8003d26:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003d28:	460a      	mov	r2, r1
 8003d2a:	67ba      	str	r2, [r7, #120]	@ 0x78
 8003d2c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8003d2e:	4413      	add	r3, r2
 8003d30:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003d32:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003d36:	2200      	movs	r2, #0
 8003d38:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003d3a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003d3c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003d40:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8003d44:	f7fc ffc0 	bl	8000cc8 <__aeabi_uldivmod>
 8003d48:	4602      	mov	r2, r0
 8003d4a:	460b      	mov	r3, r1
 8003d4c:	4613      	mov	r3, r2
 8003d4e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003d52:	e064      	b.n	8003e1e <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d54:	4b92      	ldr	r3, [pc, #584]	@ (8003fa0 <HAL_RCC_GetSysClockFreq+0x348>)
 8003d56:	685b      	ldr	r3, [r3, #4]
 8003d58:	099b      	lsrs	r3, r3, #6
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	653b      	str	r3, [r7, #80]	@ 0x50
 8003d5e:	657a      	str	r2, [r7, #84]	@ 0x54
 8003d60:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003d62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d66:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003d68:	2300      	movs	r3, #0
 8003d6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003d6c:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8003d70:	4622      	mov	r2, r4
 8003d72:	462b      	mov	r3, r5
 8003d74:	f04f 0000 	mov.w	r0, #0
 8003d78:	f04f 0100 	mov.w	r1, #0
 8003d7c:	0159      	lsls	r1, r3, #5
 8003d7e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d82:	0150      	lsls	r0, r2, #5
 8003d84:	4602      	mov	r2, r0
 8003d86:	460b      	mov	r3, r1
 8003d88:	4621      	mov	r1, r4
 8003d8a:	1a51      	subs	r1, r2, r1
 8003d8c:	6139      	str	r1, [r7, #16]
 8003d8e:	4629      	mov	r1, r5
 8003d90:	eb63 0301 	sbc.w	r3, r3, r1
 8003d94:	617b      	str	r3, [r7, #20]
 8003d96:	f04f 0200 	mov.w	r2, #0
 8003d9a:	f04f 0300 	mov.w	r3, #0
 8003d9e:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003da2:	4659      	mov	r1, fp
 8003da4:	018b      	lsls	r3, r1, #6
 8003da6:	4651      	mov	r1, sl
 8003da8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003dac:	4651      	mov	r1, sl
 8003dae:	018a      	lsls	r2, r1, #6
 8003db0:	4651      	mov	r1, sl
 8003db2:	ebb2 0801 	subs.w	r8, r2, r1
 8003db6:	4659      	mov	r1, fp
 8003db8:	eb63 0901 	sbc.w	r9, r3, r1
 8003dbc:	f04f 0200 	mov.w	r2, #0
 8003dc0:	f04f 0300 	mov.w	r3, #0
 8003dc4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003dc8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003dcc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003dd0:	4690      	mov	r8, r2
 8003dd2:	4699      	mov	r9, r3
 8003dd4:	4623      	mov	r3, r4
 8003dd6:	eb18 0303 	adds.w	r3, r8, r3
 8003dda:	60bb      	str	r3, [r7, #8]
 8003ddc:	462b      	mov	r3, r5
 8003dde:	eb49 0303 	adc.w	r3, r9, r3
 8003de2:	60fb      	str	r3, [r7, #12]
 8003de4:	f04f 0200 	mov.w	r2, #0
 8003de8:	f04f 0300 	mov.w	r3, #0
 8003dec:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003df0:	4629      	mov	r1, r5
 8003df2:	028b      	lsls	r3, r1, #10
 8003df4:	4621      	mov	r1, r4
 8003df6:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003dfa:	4621      	mov	r1, r4
 8003dfc:	028a      	lsls	r2, r1, #10
 8003dfe:	4610      	mov	r0, r2
 8003e00:	4619      	mov	r1, r3
 8003e02:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003e06:	2200      	movs	r2, #0
 8003e08:	643b      	str	r3, [r7, #64]	@ 0x40
 8003e0a:	647a      	str	r2, [r7, #68]	@ 0x44
 8003e0c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003e10:	f7fc ff5a 	bl	8000cc8 <__aeabi_uldivmod>
 8003e14:	4602      	mov	r2, r0
 8003e16:	460b      	mov	r3, r1
 8003e18:	4613      	mov	r3, r2
 8003e1a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003e1e:	4b60      	ldr	r3, [pc, #384]	@ (8003fa0 <HAL_RCC_GetSysClockFreq+0x348>)
 8003e20:	685b      	ldr	r3, [r3, #4]
 8003e22:	0c1b      	lsrs	r3, r3, #16
 8003e24:	f003 0303 	and.w	r3, r3, #3
 8003e28:	3301      	adds	r3, #1
 8003e2a:	005b      	lsls	r3, r3, #1
 8003e2c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 8003e30:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003e34:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003e38:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e3c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8003e40:	e0a6      	b.n	8003f90 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003e42:	4b57      	ldr	r3, [pc, #348]	@ (8003fa0 <HAL_RCC_GetSysClockFreq+0x348>)
 8003e44:	685b      	ldr	r3, [r3, #4]
 8003e46:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003e4a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003e4e:	4b54      	ldr	r3, [pc, #336]	@ (8003fa0 <HAL_RCC_GetSysClockFreq+0x348>)
 8003e50:	685b      	ldr	r3, [r3, #4]
 8003e52:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d02a      	beq.n	8003eb0 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e5a:	4b51      	ldr	r3, [pc, #324]	@ (8003fa0 <HAL_RCC_GetSysClockFreq+0x348>)
 8003e5c:	685b      	ldr	r3, [r3, #4]
 8003e5e:	099b      	lsrs	r3, r3, #6
 8003e60:	2200      	movs	r2, #0
 8003e62:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003e64:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003e66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e68:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003e6c:	2100      	movs	r1, #0
 8003e6e:	4b4e      	ldr	r3, [pc, #312]	@ (8003fa8 <HAL_RCC_GetSysClockFreq+0x350>)
 8003e70:	fb03 f201 	mul.w	r2, r3, r1
 8003e74:	2300      	movs	r3, #0
 8003e76:	fb00 f303 	mul.w	r3, r0, r3
 8003e7a:	4413      	add	r3, r2
 8003e7c:	4a4a      	ldr	r2, [pc, #296]	@ (8003fa8 <HAL_RCC_GetSysClockFreq+0x350>)
 8003e7e:	fba0 1202 	umull	r1, r2, r0, r2
 8003e82:	677a      	str	r2, [r7, #116]	@ 0x74
 8003e84:	460a      	mov	r2, r1
 8003e86:	673a      	str	r2, [r7, #112]	@ 0x70
 8003e88:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003e8a:	4413      	add	r3, r2
 8003e8c:	677b      	str	r3, [r7, #116]	@ 0x74
 8003e8e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003e92:	2200      	movs	r2, #0
 8003e94:	633b      	str	r3, [r7, #48]	@ 0x30
 8003e96:	637a      	str	r2, [r7, #52]	@ 0x34
 8003e98:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8003e9c:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8003ea0:	f7fc ff12 	bl	8000cc8 <__aeabi_uldivmod>
 8003ea4:	4602      	mov	r2, r0
 8003ea6:	460b      	mov	r3, r1
 8003ea8:	4613      	mov	r3, r2
 8003eaa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003eae:	e05b      	b.n	8003f68 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003eb0:	4b3b      	ldr	r3, [pc, #236]	@ (8003fa0 <HAL_RCC_GetSysClockFreq+0x348>)
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	099b      	lsrs	r3, r3, #6
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003eba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003ebc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ebe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ec2:	623b      	str	r3, [r7, #32]
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ec8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003ecc:	4642      	mov	r2, r8
 8003ece:	464b      	mov	r3, r9
 8003ed0:	f04f 0000 	mov.w	r0, #0
 8003ed4:	f04f 0100 	mov.w	r1, #0
 8003ed8:	0159      	lsls	r1, r3, #5
 8003eda:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003ede:	0150      	lsls	r0, r2, #5
 8003ee0:	4602      	mov	r2, r0
 8003ee2:	460b      	mov	r3, r1
 8003ee4:	4641      	mov	r1, r8
 8003ee6:	ebb2 0a01 	subs.w	sl, r2, r1
 8003eea:	4649      	mov	r1, r9
 8003eec:	eb63 0b01 	sbc.w	fp, r3, r1
 8003ef0:	f04f 0200 	mov.w	r2, #0
 8003ef4:	f04f 0300 	mov.w	r3, #0
 8003ef8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003efc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003f00:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003f04:	ebb2 040a 	subs.w	r4, r2, sl
 8003f08:	eb63 050b 	sbc.w	r5, r3, fp
 8003f0c:	f04f 0200 	mov.w	r2, #0
 8003f10:	f04f 0300 	mov.w	r3, #0
 8003f14:	00eb      	lsls	r3, r5, #3
 8003f16:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003f1a:	00e2      	lsls	r2, r4, #3
 8003f1c:	4614      	mov	r4, r2
 8003f1e:	461d      	mov	r5, r3
 8003f20:	4643      	mov	r3, r8
 8003f22:	18e3      	adds	r3, r4, r3
 8003f24:	603b      	str	r3, [r7, #0]
 8003f26:	464b      	mov	r3, r9
 8003f28:	eb45 0303 	adc.w	r3, r5, r3
 8003f2c:	607b      	str	r3, [r7, #4]
 8003f2e:	f04f 0200 	mov.w	r2, #0
 8003f32:	f04f 0300 	mov.w	r3, #0
 8003f36:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003f3a:	4629      	mov	r1, r5
 8003f3c:	028b      	lsls	r3, r1, #10
 8003f3e:	4621      	mov	r1, r4
 8003f40:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003f44:	4621      	mov	r1, r4
 8003f46:	028a      	lsls	r2, r1, #10
 8003f48:	4610      	mov	r0, r2
 8003f4a:	4619      	mov	r1, r3
 8003f4c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003f50:	2200      	movs	r2, #0
 8003f52:	61bb      	str	r3, [r7, #24]
 8003f54:	61fa      	str	r2, [r7, #28]
 8003f56:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003f5a:	f7fc feb5 	bl	8000cc8 <__aeabi_uldivmod>
 8003f5e:	4602      	mov	r2, r0
 8003f60:	460b      	mov	r3, r1
 8003f62:	4613      	mov	r3, r2
 8003f64:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003f68:	4b0d      	ldr	r3, [pc, #52]	@ (8003fa0 <HAL_RCC_GetSysClockFreq+0x348>)
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	0f1b      	lsrs	r3, r3, #28
 8003f6e:	f003 0307 	and.w	r3, r3, #7
 8003f72:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 8003f76:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003f7a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003f7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f82:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8003f86:	e003      	b.n	8003f90 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003f88:	4b06      	ldr	r3, [pc, #24]	@ (8003fa4 <HAL_RCC_GetSysClockFreq+0x34c>)
 8003f8a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8003f8e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003f90:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 8003f94:	4618      	mov	r0, r3
 8003f96:	3798      	adds	r7, #152	@ 0x98
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003f9e:	bf00      	nop
 8003fa0:	40023800 	.word	0x40023800
 8003fa4:	00f42400 	.word	0x00f42400
 8003fa8:	017d7840 	.word	0x017d7840

08003fac <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b086      	sub	sp, #24
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d101      	bne.n	8003fbe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003fba:	2301      	movs	r3, #1
 8003fbc:	e28d      	b.n	80044da <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f003 0301 	and.w	r3, r3, #1
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	f000 8083 	beq.w	80040d2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003fcc:	4b94      	ldr	r3, [pc, #592]	@ (8004220 <HAL_RCC_OscConfig+0x274>)
 8003fce:	689b      	ldr	r3, [r3, #8]
 8003fd0:	f003 030c 	and.w	r3, r3, #12
 8003fd4:	2b04      	cmp	r3, #4
 8003fd6:	d019      	beq.n	800400c <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003fd8:	4b91      	ldr	r3, [pc, #580]	@ (8004220 <HAL_RCC_OscConfig+0x274>)
 8003fda:	689b      	ldr	r3, [r3, #8]
 8003fdc:	f003 030c 	and.w	r3, r3, #12
        || \
 8003fe0:	2b08      	cmp	r3, #8
 8003fe2:	d106      	bne.n	8003ff2 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003fe4:	4b8e      	ldr	r3, [pc, #568]	@ (8004220 <HAL_RCC_OscConfig+0x274>)
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003fec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003ff0:	d00c      	beq.n	800400c <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003ff2:	4b8b      	ldr	r3, [pc, #556]	@ (8004220 <HAL_RCC_OscConfig+0x274>)
 8003ff4:	689b      	ldr	r3, [r3, #8]
 8003ff6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003ffa:	2b0c      	cmp	r3, #12
 8003ffc:	d112      	bne.n	8004024 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003ffe:	4b88      	ldr	r3, [pc, #544]	@ (8004220 <HAL_RCC_OscConfig+0x274>)
 8004000:	685b      	ldr	r3, [r3, #4]
 8004002:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004006:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800400a:	d10b      	bne.n	8004024 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800400c:	4b84      	ldr	r3, [pc, #528]	@ (8004220 <HAL_RCC_OscConfig+0x274>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004014:	2b00      	cmp	r3, #0
 8004016:	d05b      	beq.n	80040d0 <HAL_RCC_OscConfig+0x124>
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	685b      	ldr	r3, [r3, #4]
 800401c:	2b00      	cmp	r3, #0
 800401e:	d157      	bne.n	80040d0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004020:	2301      	movs	r3, #1
 8004022:	e25a      	b.n	80044da <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	685b      	ldr	r3, [r3, #4]
 8004028:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800402c:	d106      	bne.n	800403c <HAL_RCC_OscConfig+0x90>
 800402e:	4b7c      	ldr	r3, [pc, #496]	@ (8004220 <HAL_RCC_OscConfig+0x274>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4a7b      	ldr	r2, [pc, #492]	@ (8004220 <HAL_RCC_OscConfig+0x274>)
 8004034:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004038:	6013      	str	r3, [r2, #0]
 800403a:	e01d      	b.n	8004078 <HAL_RCC_OscConfig+0xcc>
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004044:	d10c      	bne.n	8004060 <HAL_RCC_OscConfig+0xb4>
 8004046:	4b76      	ldr	r3, [pc, #472]	@ (8004220 <HAL_RCC_OscConfig+0x274>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	4a75      	ldr	r2, [pc, #468]	@ (8004220 <HAL_RCC_OscConfig+0x274>)
 800404c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004050:	6013      	str	r3, [r2, #0]
 8004052:	4b73      	ldr	r3, [pc, #460]	@ (8004220 <HAL_RCC_OscConfig+0x274>)
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	4a72      	ldr	r2, [pc, #456]	@ (8004220 <HAL_RCC_OscConfig+0x274>)
 8004058:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800405c:	6013      	str	r3, [r2, #0]
 800405e:	e00b      	b.n	8004078 <HAL_RCC_OscConfig+0xcc>
 8004060:	4b6f      	ldr	r3, [pc, #444]	@ (8004220 <HAL_RCC_OscConfig+0x274>)
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	4a6e      	ldr	r2, [pc, #440]	@ (8004220 <HAL_RCC_OscConfig+0x274>)
 8004066:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800406a:	6013      	str	r3, [r2, #0]
 800406c:	4b6c      	ldr	r3, [pc, #432]	@ (8004220 <HAL_RCC_OscConfig+0x274>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	4a6b      	ldr	r2, [pc, #428]	@ (8004220 <HAL_RCC_OscConfig+0x274>)
 8004072:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004076:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	2b00      	cmp	r3, #0
 800407e:	d013      	beq.n	80040a8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004080:	f7fe f808 	bl	8002094 <HAL_GetTick>
 8004084:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004086:	e008      	b.n	800409a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004088:	f7fe f804 	bl	8002094 <HAL_GetTick>
 800408c:	4602      	mov	r2, r0
 800408e:	693b      	ldr	r3, [r7, #16]
 8004090:	1ad3      	subs	r3, r2, r3
 8004092:	2b64      	cmp	r3, #100	@ 0x64
 8004094:	d901      	bls.n	800409a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8004096:	2303      	movs	r3, #3
 8004098:	e21f      	b.n	80044da <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800409a:	4b61      	ldr	r3, [pc, #388]	@ (8004220 <HAL_RCC_OscConfig+0x274>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d0f0      	beq.n	8004088 <HAL_RCC_OscConfig+0xdc>
 80040a6:	e014      	b.n	80040d2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040a8:	f7fd fff4 	bl	8002094 <HAL_GetTick>
 80040ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040ae:	e008      	b.n	80040c2 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040b0:	f7fd fff0 	bl	8002094 <HAL_GetTick>
 80040b4:	4602      	mov	r2, r0
 80040b6:	693b      	ldr	r3, [r7, #16]
 80040b8:	1ad3      	subs	r3, r2, r3
 80040ba:	2b64      	cmp	r3, #100	@ 0x64
 80040bc:	d901      	bls.n	80040c2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80040be:	2303      	movs	r3, #3
 80040c0:	e20b      	b.n	80044da <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040c2:	4b57      	ldr	r3, [pc, #348]	@ (8004220 <HAL_RCC_OscConfig+0x274>)
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d1f0      	bne.n	80040b0 <HAL_RCC_OscConfig+0x104>
 80040ce:	e000      	b.n	80040d2 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f003 0302 	and.w	r3, r3, #2
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d06f      	beq.n	80041be <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80040de:	4b50      	ldr	r3, [pc, #320]	@ (8004220 <HAL_RCC_OscConfig+0x274>)
 80040e0:	689b      	ldr	r3, [r3, #8]
 80040e2:	f003 030c 	and.w	r3, r3, #12
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d017      	beq.n	800411a <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80040ea:	4b4d      	ldr	r3, [pc, #308]	@ (8004220 <HAL_RCC_OscConfig+0x274>)
 80040ec:	689b      	ldr	r3, [r3, #8]
 80040ee:	f003 030c 	and.w	r3, r3, #12
        || \
 80040f2:	2b08      	cmp	r3, #8
 80040f4:	d105      	bne.n	8004102 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80040f6:	4b4a      	ldr	r3, [pc, #296]	@ (8004220 <HAL_RCC_OscConfig+0x274>)
 80040f8:	685b      	ldr	r3, [r3, #4]
 80040fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d00b      	beq.n	800411a <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004102:	4b47      	ldr	r3, [pc, #284]	@ (8004220 <HAL_RCC_OscConfig+0x274>)
 8004104:	689b      	ldr	r3, [r3, #8]
 8004106:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800410a:	2b0c      	cmp	r3, #12
 800410c:	d11c      	bne.n	8004148 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800410e:	4b44      	ldr	r3, [pc, #272]	@ (8004220 <HAL_RCC_OscConfig+0x274>)
 8004110:	685b      	ldr	r3, [r3, #4]
 8004112:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004116:	2b00      	cmp	r3, #0
 8004118:	d116      	bne.n	8004148 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800411a:	4b41      	ldr	r3, [pc, #260]	@ (8004220 <HAL_RCC_OscConfig+0x274>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f003 0302 	and.w	r3, r3, #2
 8004122:	2b00      	cmp	r3, #0
 8004124:	d005      	beq.n	8004132 <HAL_RCC_OscConfig+0x186>
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	68db      	ldr	r3, [r3, #12]
 800412a:	2b01      	cmp	r3, #1
 800412c:	d001      	beq.n	8004132 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800412e:	2301      	movs	r3, #1
 8004130:	e1d3      	b.n	80044da <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004132:	4b3b      	ldr	r3, [pc, #236]	@ (8004220 <HAL_RCC_OscConfig+0x274>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	691b      	ldr	r3, [r3, #16]
 800413e:	00db      	lsls	r3, r3, #3
 8004140:	4937      	ldr	r1, [pc, #220]	@ (8004220 <HAL_RCC_OscConfig+0x274>)
 8004142:	4313      	orrs	r3, r2
 8004144:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004146:	e03a      	b.n	80041be <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	68db      	ldr	r3, [r3, #12]
 800414c:	2b00      	cmp	r3, #0
 800414e:	d020      	beq.n	8004192 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004150:	4b34      	ldr	r3, [pc, #208]	@ (8004224 <HAL_RCC_OscConfig+0x278>)
 8004152:	2201      	movs	r2, #1
 8004154:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004156:	f7fd ff9d 	bl	8002094 <HAL_GetTick>
 800415a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800415c:	e008      	b.n	8004170 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800415e:	f7fd ff99 	bl	8002094 <HAL_GetTick>
 8004162:	4602      	mov	r2, r0
 8004164:	693b      	ldr	r3, [r7, #16]
 8004166:	1ad3      	subs	r3, r2, r3
 8004168:	2b02      	cmp	r3, #2
 800416a:	d901      	bls.n	8004170 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800416c:	2303      	movs	r3, #3
 800416e:	e1b4      	b.n	80044da <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004170:	4b2b      	ldr	r3, [pc, #172]	@ (8004220 <HAL_RCC_OscConfig+0x274>)
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f003 0302 	and.w	r3, r3, #2
 8004178:	2b00      	cmp	r3, #0
 800417a:	d0f0      	beq.n	800415e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800417c:	4b28      	ldr	r3, [pc, #160]	@ (8004220 <HAL_RCC_OscConfig+0x274>)
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	691b      	ldr	r3, [r3, #16]
 8004188:	00db      	lsls	r3, r3, #3
 800418a:	4925      	ldr	r1, [pc, #148]	@ (8004220 <HAL_RCC_OscConfig+0x274>)
 800418c:	4313      	orrs	r3, r2
 800418e:	600b      	str	r3, [r1, #0]
 8004190:	e015      	b.n	80041be <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004192:	4b24      	ldr	r3, [pc, #144]	@ (8004224 <HAL_RCC_OscConfig+0x278>)
 8004194:	2200      	movs	r2, #0
 8004196:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004198:	f7fd ff7c 	bl	8002094 <HAL_GetTick>
 800419c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800419e:	e008      	b.n	80041b2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041a0:	f7fd ff78 	bl	8002094 <HAL_GetTick>
 80041a4:	4602      	mov	r2, r0
 80041a6:	693b      	ldr	r3, [r7, #16]
 80041a8:	1ad3      	subs	r3, r2, r3
 80041aa:	2b02      	cmp	r3, #2
 80041ac:	d901      	bls.n	80041b2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80041ae:	2303      	movs	r3, #3
 80041b0:	e193      	b.n	80044da <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041b2:	4b1b      	ldr	r3, [pc, #108]	@ (8004220 <HAL_RCC_OscConfig+0x274>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f003 0302 	and.w	r3, r3, #2
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d1f0      	bne.n	80041a0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f003 0308 	and.w	r3, r3, #8
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d036      	beq.n	8004238 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	695b      	ldr	r3, [r3, #20]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d016      	beq.n	8004200 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80041d2:	4b15      	ldr	r3, [pc, #84]	@ (8004228 <HAL_RCC_OscConfig+0x27c>)
 80041d4:	2201      	movs	r2, #1
 80041d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041d8:	f7fd ff5c 	bl	8002094 <HAL_GetTick>
 80041dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80041de:	e008      	b.n	80041f2 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041e0:	f7fd ff58 	bl	8002094 <HAL_GetTick>
 80041e4:	4602      	mov	r2, r0
 80041e6:	693b      	ldr	r3, [r7, #16]
 80041e8:	1ad3      	subs	r3, r2, r3
 80041ea:	2b02      	cmp	r3, #2
 80041ec:	d901      	bls.n	80041f2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80041ee:	2303      	movs	r3, #3
 80041f0:	e173      	b.n	80044da <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80041f2:	4b0b      	ldr	r3, [pc, #44]	@ (8004220 <HAL_RCC_OscConfig+0x274>)
 80041f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041f6:	f003 0302 	and.w	r3, r3, #2
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d0f0      	beq.n	80041e0 <HAL_RCC_OscConfig+0x234>
 80041fe:	e01b      	b.n	8004238 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004200:	4b09      	ldr	r3, [pc, #36]	@ (8004228 <HAL_RCC_OscConfig+0x27c>)
 8004202:	2200      	movs	r2, #0
 8004204:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004206:	f7fd ff45 	bl	8002094 <HAL_GetTick>
 800420a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800420c:	e00e      	b.n	800422c <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800420e:	f7fd ff41 	bl	8002094 <HAL_GetTick>
 8004212:	4602      	mov	r2, r0
 8004214:	693b      	ldr	r3, [r7, #16]
 8004216:	1ad3      	subs	r3, r2, r3
 8004218:	2b02      	cmp	r3, #2
 800421a:	d907      	bls.n	800422c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800421c:	2303      	movs	r3, #3
 800421e:	e15c      	b.n	80044da <HAL_RCC_OscConfig+0x52e>
 8004220:	40023800 	.word	0x40023800
 8004224:	42470000 	.word	0x42470000
 8004228:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800422c:	4b8a      	ldr	r3, [pc, #552]	@ (8004458 <HAL_RCC_OscConfig+0x4ac>)
 800422e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004230:	f003 0302 	and.w	r3, r3, #2
 8004234:	2b00      	cmp	r3, #0
 8004236:	d1ea      	bne.n	800420e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f003 0304 	and.w	r3, r3, #4
 8004240:	2b00      	cmp	r3, #0
 8004242:	f000 8097 	beq.w	8004374 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004246:	2300      	movs	r3, #0
 8004248:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800424a:	4b83      	ldr	r3, [pc, #524]	@ (8004458 <HAL_RCC_OscConfig+0x4ac>)
 800424c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800424e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004252:	2b00      	cmp	r3, #0
 8004254:	d10f      	bne.n	8004276 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004256:	2300      	movs	r3, #0
 8004258:	60bb      	str	r3, [r7, #8]
 800425a:	4b7f      	ldr	r3, [pc, #508]	@ (8004458 <HAL_RCC_OscConfig+0x4ac>)
 800425c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800425e:	4a7e      	ldr	r2, [pc, #504]	@ (8004458 <HAL_RCC_OscConfig+0x4ac>)
 8004260:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004264:	6413      	str	r3, [r2, #64]	@ 0x40
 8004266:	4b7c      	ldr	r3, [pc, #496]	@ (8004458 <HAL_RCC_OscConfig+0x4ac>)
 8004268:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800426a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800426e:	60bb      	str	r3, [r7, #8]
 8004270:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004272:	2301      	movs	r3, #1
 8004274:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004276:	4b79      	ldr	r3, [pc, #484]	@ (800445c <HAL_RCC_OscConfig+0x4b0>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800427e:	2b00      	cmp	r3, #0
 8004280:	d118      	bne.n	80042b4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004282:	4b76      	ldr	r3, [pc, #472]	@ (800445c <HAL_RCC_OscConfig+0x4b0>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	4a75      	ldr	r2, [pc, #468]	@ (800445c <HAL_RCC_OscConfig+0x4b0>)
 8004288:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800428c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800428e:	f7fd ff01 	bl	8002094 <HAL_GetTick>
 8004292:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004294:	e008      	b.n	80042a8 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004296:	f7fd fefd 	bl	8002094 <HAL_GetTick>
 800429a:	4602      	mov	r2, r0
 800429c:	693b      	ldr	r3, [r7, #16]
 800429e:	1ad3      	subs	r3, r2, r3
 80042a0:	2b02      	cmp	r3, #2
 80042a2:	d901      	bls.n	80042a8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80042a4:	2303      	movs	r3, #3
 80042a6:	e118      	b.n	80044da <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042a8:	4b6c      	ldr	r3, [pc, #432]	@ (800445c <HAL_RCC_OscConfig+0x4b0>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d0f0      	beq.n	8004296 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	689b      	ldr	r3, [r3, #8]
 80042b8:	2b01      	cmp	r3, #1
 80042ba:	d106      	bne.n	80042ca <HAL_RCC_OscConfig+0x31e>
 80042bc:	4b66      	ldr	r3, [pc, #408]	@ (8004458 <HAL_RCC_OscConfig+0x4ac>)
 80042be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042c0:	4a65      	ldr	r2, [pc, #404]	@ (8004458 <HAL_RCC_OscConfig+0x4ac>)
 80042c2:	f043 0301 	orr.w	r3, r3, #1
 80042c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80042c8:	e01c      	b.n	8004304 <HAL_RCC_OscConfig+0x358>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	689b      	ldr	r3, [r3, #8]
 80042ce:	2b05      	cmp	r3, #5
 80042d0:	d10c      	bne.n	80042ec <HAL_RCC_OscConfig+0x340>
 80042d2:	4b61      	ldr	r3, [pc, #388]	@ (8004458 <HAL_RCC_OscConfig+0x4ac>)
 80042d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042d6:	4a60      	ldr	r2, [pc, #384]	@ (8004458 <HAL_RCC_OscConfig+0x4ac>)
 80042d8:	f043 0304 	orr.w	r3, r3, #4
 80042dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80042de:	4b5e      	ldr	r3, [pc, #376]	@ (8004458 <HAL_RCC_OscConfig+0x4ac>)
 80042e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042e2:	4a5d      	ldr	r2, [pc, #372]	@ (8004458 <HAL_RCC_OscConfig+0x4ac>)
 80042e4:	f043 0301 	orr.w	r3, r3, #1
 80042e8:	6713      	str	r3, [r2, #112]	@ 0x70
 80042ea:	e00b      	b.n	8004304 <HAL_RCC_OscConfig+0x358>
 80042ec:	4b5a      	ldr	r3, [pc, #360]	@ (8004458 <HAL_RCC_OscConfig+0x4ac>)
 80042ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042f0:	4a59      	ldr	r2, [pc, #356]	@ (8004458 <HAL_RCC_OscConfig+0x4ac>)
 80042f2:	f023 0301 	bic.w	r3, r3, #1
 80042f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80042f8:	4b57      	ldr	r3, [pc, #348]	@ (8004458 <HAL_RCC_OscConfig+0x4ac>)
 80042fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042fc:	4a56      	ldr	r2, [pc, #344]	@ (8004458 <HAL_RCC_OscConfig+0x4ac>)
 80042fe:	f023 0304 	bic.w	r3, r3, #4
 8004302:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	689b      	ldr	r3, [r3, #8]
 8004308:	2b00      	cmp	r3, #0
 800430a:	d015      	beq.n	8004338 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800430c:	f7fd fec2 	bl	8002094 <HAL_GetTick>
 8004310:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004312:	e00a      	b.n	800432a <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004314:	f7fd febe 	bl	8002094 <HAL_GetTick>
 8004318:	4602      	mov	r2, r0
 800431a:	693b      	ldr	r3, [r7, #16]
 800431c:	1ad3      	subs	r3, r2, r3
 800431e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004322:	4293      	cmp	r3, r2
 8004324:	d901      	bls.n	800432a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8004326:	2303      	movs	r3, #3
 8004328:	e0d7      	b.n	80044da <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800432a:	4b4b      	ldr	r3, [pc, #300]	@ (8004458 <HAL_RCC_OscConfig+0x4ac>)
 800432c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800432e:	f003 0302 	and.w	r3, r3, #2
 8004332:	2b00      	cmp	r3, #0
 8004334:	d0ee      	beq.n	8004314 <HAL_RCC_OscConfig+0x368>
 8004336:	e014      	b.n	8004362 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004338:	f7fd feac 	bl	8002094 <HAL_GetTick>
 800433c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800433e:	e00a      	b.n	8004356 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004340:	f7fd fea8 	bl	8002094 <HAL_GetTick>
 8004344:	4602      	mov	r2, r0
 8004346:	693b      	ldr	r3, [r7, #16]
 8004348:	1ad3      	subs	r3, r2, r3
 800434a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800434e:	4293      	cmp	r3, r2
 8004350:	d901      	bls.n	8004356 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004352:	2303      	movs	r3, #3
 8004354:	e0c1      	b.n	80044da <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004356:	4b40      	ldr	r3, [pc, #256]	@ (8004458 <HAL_RCC_OscConfig+0x4ac>)
 8004358:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800435a:	f003 0302 	and.w	r3, r3, #2
 800435e:	2b00      	cmp	r3, #0
 8004360:	d1ee      	bne.n	8004340 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004362:	7dfb      	ldrb	r3, [r7, #23]
 8004364:	2b01      	cmp	r3, #1
 8004366:	d105      	bne.n	8004374 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004368:	4b3b      	ldr	r3, [pc, #236]	@ (8004458 <HAL_RCC_OscConfig+0x4ac>)
 800436a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800436c:	4a3a      	ldr	r2, [pc, #232]	@ (8004458 <HAL_RCC_OscConfig+0x4ac>)
 800436e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004372:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	699b      	ldr	r3, [r3, #24]
 8004378:	2b00      	cmp	r3, #0
 800437a:	f000 80ad 	beq.w	80044d8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800437e:	4b36      	ldr	r3, [pc, #216]	@ (8004458 <HAL_RCC_OscConfig+0x4ac>)
 8004380:	689b      	ldr	r3, [r3, #8]
 8004382:	f003 030c 	and.w	r3, r3, #12
 8004386:	2b08      	cmp	r3, #8
 8004388:	d060      	beq.n	800444c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	699b      	ldr	r3, [r3, #24]
 800438e:	2b02      	cmp	r3, #2
 8004390:	d145      	bne.n	800441e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004392:	4b33      	ldr	r3, [pc, #204]	@ (8004460 <HAL_RCC_OscConfig+0x4b4>)
 8004394:	2200      	movs	r2, #0
 8004396:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004398:	f7fd fe7c 	bl	8002094 <HAL_GetTick>
 800439c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800439e:	e008      	b.n	80043b2 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043a0:	f7fd fe78 	bl	8002094 <HAL_GetTick>
 80043a4:	4602      	mov	r2, r0
 80043a6:	693b      	ldr	r3, [r7, #16]
 80043a8:	1ad3      	subs	r3, r2, r3
 80043aa:	2b02      	cmp	r3, #2
 80043ac:	d901      	bls.n	80043b2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80043ae:	2303      	movs	r3, #3
 80043b0:	e093      	b.n	80044da <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043b2:	4b29      	ldr	r3, [pc, #164]	@ (8004458 <HAL_RCC_OscConfig+0x4ac>)
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d1f0      	bne.n	80043a0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	69da      	ldr	r2, [r3, #28]
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6a1b      	ldr	r3, [r3, #32]
 80043c6:	431a      	orrs	r2, r3
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043cc:	019b      	lsls	r3, r3, #6
 80043ce:	431a      	orrs	r2, r3
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043d4:	085b      	lsrs	r3, r3, #1
 80043d6:	3b01      	subs	r3, #1
 80043d8:	041b      	lsls	r3, r3, #16
 80043da:	431a      	orrs	r2, r3
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043e0:	061b      	lsls	r3, r3, #24
 80043e2:	431a      	orrs	r2, r3
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043e8:	071b      	lsls	r3, r3, #28
 80043ea:	491b      	ldr	r1, [pc, #108]	@ (8004458 <HAL_RCC_OscConfig+0x4ac>)
 80043ec:	4313      	orrs	r3, r2
 80043ee:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80043f0:	4b1b      	ldr	r3, [pc, #108]	@ (8004460 <HAL_RCC_OscConfig+0x4b4>)
 80043f2:	2201      	movs	r2, #1
 80043f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043f6:	f7fd fe4d 	bl	8002094 <HAL_GetTick>
 80043fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043fc:	e008      	b.n	8004410 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043fe:	f7fd fe49 	bl	8002094 <HAL_GetTick>
 8004402:	4602      	mov	r2, r0
 8004404:	693b      	ldr	r3, [r7, #16]
 8004406:	1ad3      	subs	r3, r2, r3
 8004408:	2b02      	cmp	r3, #2
 800440a:	d901      	bls.n	8004410 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800440c:	2303      	movs	r3, #3
 800440e:	e064      	b.n	80044da <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004410:	4b11      	ldr	r3, [pc, #68]	@ (8004458 <HAL_RCC_OscConfig+0x4ac>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004418:	2b00      	cmp	r3, #0
 800441a:	d0f0      	beq.n	80043fe <HAL_RCC_OscConfig+0x452>
 800441c:	e05c      	b.n	80044d8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800441e:	4b10      	ldr	r3, [pc, #64]	@ (8004460 <HAL_RCC_OscConfig+0x4b4>)
 8004420:	2200      	movs	r2, #0
 8004422:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004424:	f7fd fe36 	bl	8002094 <HAL_GetTick>
 8004428:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800442a:	e008      	b.n	800443e <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800442c:	f7fd fe32 	bl	8002094 <HAL_GetTick>
 8004430:	4602      	mov	r2, r0
 8004432:	693b      	ldr	r3, [r7, #16]
 8004434:	1ad3      	subs	r3, r2, r3
 8004436:	2b02      	cmp	r3, #2
 8004438:	d901      	bls.n	800443e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800443a:	2303      	movs	r3, #3
 800443c:	e04d      	b.n	80044da <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800443e:	4b06      	ldr	r3, [pc, #24]	@ (8004458 <HAL_RCC_OscConfig+0x4ac>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004446:	2b00      	cmp	r3, #0
 8004448:	d1f0      	bne.n	800442c <HAL_RCC_OscConfig+0x480>
 800444a:	e045      	b.n	80044d8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	699b      	ldr	r3, [r3, #24]
 8004450:	2b01      	cmp	r3, #1
 8004452:	d107      	bne.n	8004464 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004454:	2301      	movs	r3, #1
 8004456:	e040      	b.n	80044da <HAL_RCC_OscConfig+0x52e>
 8004458:	40023800 	.word	0x40023800
 800445c:	40007000 	.word	0x40007000
 8004460:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004464:	4b1f      	ldr	r3, [pc, #124]	@ (80044e4 <HAL_RCC_OscConfig+0x538>)
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	699b      	ldr	r3, [r3, #24]
 800446e:	2b01      	cmp	r3, #1
 8004470:	d030      	beq.n	80044d4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800447c:	429a      	cmp	r2, r3
 800447e:	d129      	bne.n	80044d4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800448a:	429a      	cmp	r2, r3
 800448c:	d122      	bne.n	80044d4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800448e:	68fa      	ldr	r2, [r7, #12]
 8004490:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004494:	4013      	ands	r3, r2
 8004496:	687a      	ldr	r2, [r7, #4]
 8004498:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800449a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800449c:	4293      	cmp	r3, r2
 800449e:	d119      	bne.n	80044d4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044aa:	085b      	lsrs	r3, r3, #1
 80044ac:	3b01      	subs	r3, #1
 80044ae:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80044b0:	429a      	cmp	r2, r3
 80044b2:	d10f      	bne.n	80044d4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044be:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80044c0:	429a      	cmp	r2, r3
 80044c2:	d107      	bne.n	80044d4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044ce:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80044d0:	429a      	cmp	r2, r3
 80044d2:	d001      	beq.n	80044d8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80044d4:	2301      	movs	r3, #1
 80044d6:	e000      	b.n	80044da <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80044d8:	2300      	movs	r3, #0
}
 80044da:	4618      	mov	r0, r3
 80044dc:	3718      	adds	r7, #24
 80044de:	46bd      	mov	sp, r7
 80044e0:	bd80      	pop	{r7, pc}
 80044e2:	bf00      	nop
 80044e4:	40023800 	.word	0x40023800

080044e8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b082      	sub	sp, #8
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d101      	bne.n	80044fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80044f6:	2301      	movs	r3, #1
 80044f8:	e042      	b.n	8004580 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004500:	b2db      	uxtb	r3, r3
 8004502:	2b00      	cmp	r3, #0
 8004504:	d106      	bne.n	8004514 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2200      	movs	r2, #0
 800450a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800450e:	6878      	ldr	r0, [r7, #4]
 8004510:	f7fd fb04 	bl	8001b1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2224      	movs	r2, #36	@ 0x24
 8004518:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	68da      	ldr	r2, [r3, #12]
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800452a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800452c:	6878      	ldr	r0, [r7, #4]
 800452e:	f001 f85f 	bl	80055f0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	691a      	ldr	r2, [r3, #16]
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004540:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	695a      	ldr	r2, [r3, #20]
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004550:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	68da      	ldr	r2, [r3, #12]
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004560:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2200      	movs	r2, #0
 8004566:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2220      	movs	r2, #32
 800456c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2220      	movs	r2, #32
 8004574:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2200      	movs	r2, #0
 800457c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800457e:	2300      	movs	r3, #0
}
 8004580:	4618      	mov	r0, r3
 8004582:	3708      	adds	r7, #8
 8004584:	46bd      	mov	sp, r7
 8004586:	bd80      	pop	{r7, pc}

08004588 <HAL_HalfDuplex_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b082      	sub	sp, #8
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2b00      	cmp	r3, #0
 8004594:	d101      	bne.n	800459a <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 8004596:	2301      	movs	r3, #1
 8004598:	e04a      	b.n	8004630 <HAL_HalfDuplex_Init+0xa8>
  /* Check the parameters */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80045a0:	b2db      	uxtb	r3, r3
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d106      	bne.n	80045b4 <HAL_HalfDuplex_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2200      	movs	r2, #0
 80045aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80045ae:	6878      	ldr	r0, [r7, #4]
 80045b0:	f7fd fab4 	bl	8001b1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2224      	movs	r2, #36	@ 0x24
 80045b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	68da      	ldr	r2, [r3, #12]
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80045ca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80045cc:	6878      	ldr	r0, [r7, #4]
 80045ce:	f001 f80f 	bl	80055f0 <UART_SetConfig>

  /* In half-duplex mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	691a      	ldr	r2, [r3, #16]
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80045e0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	695a      	ldr	r2, [r3, #20]
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
 80045f0:	615a      	str	r2, [r3, #20]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	695a      	ldr	r2, [r3, #20]
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f042 0208 	orr.w	r2, r2, #8
 8004600:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	68da      	ldr	r2, [r3, #12]
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004610:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2200      	movs	r2, #0
 8004616:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2220      	movs	r2, #32
 800461c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2220      	movs	r2, #32
 8004624:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2200      	movs	r2, #0
 800462c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800462e:	2300      	movs	r3, #0
}
 8004630:	4618      	mov	r0, r3
 8004632:	3708      	adds	r7, #8
 8004634:	46bd      	mov	sp, r7
 8004636:	bd80      	pop	{r7, pc}

08004638 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b08a      	sub	sp, #40	@ 0x28
 800463c:	af02      	add	r7, sp, #8
 800463e:	60f8      	str	r0, [r7, #12]
 8004640:	60b9      	str	r1, [r7, #8]
 8004642:	603b      	str	r3, [r7, #0]
 8004644:	4613      	mov	r3, r2
 8004646:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004648:	2300      	movs	r3, #0
 800464a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004652:	b2db      	uxtb	r3, r3
 8004654:	2b20      	cmp	r3, #32
 8004656:	d175      	bne.n	8004744 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004658:	68bb      	ldr	r3, [r7, #8]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d002      	beq.n	8004664 <HAL_UART_Transmit+0x2c>
 800465e:	88fb      	ldrh	r3, [r7, #6]
 8004660:	2b00      	cmp	r3, #0
 8004662:	d101      	bne.n	8004668 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004664:	2301      	movs	r3, #1
 8004666:	e06e      	b.n	8004746 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	2200      	movs	r2, #0
 800466c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	2221      	movs	r2, #33	@ 0x21
 8004672:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004676:	f7fd fd0d 	bl	8002094 <HAL_GetTick>
 800467a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	88fa      	ldrh	r2, [r7, #6]
 8004680:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	88fa      	ldrh	r2, [r7, #6]
 8004686:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	689b      	ldr	r3, [r3, #8]
 800468c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004690:	d108      	bne.n	80046a4 <HAL_UART_Transmit+0x6c>
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	691b      	ldr	r3, [r3, #16]
 8004696:	2b00      	cmp	r3, #0
 8004698:	d104      	bne.n	80046a4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800469a:	2300      	movs	r3, #0
 800469c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800469e:	68bb      	ldr	r3, [r7, #8]
 80046a0:	61bb      	str	r3, [r7, #24]
 80046a2:	e003      	b.n	80046ac <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80046a4:	68bb      	ldr	r3, [r7, #8]
 80046a6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80046a8:	2300      	movs	r3, #0
 80046aa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80046ac:	e02e      	b.n	800470c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	9300      	str	r3, [sp, #0]
 80046b2:	697b      	ldr	r3, [r7, #20]
 80046b4:	2200      	movs	r2, #0
 80046b6:	2180      	movs	r1, #128	@ 0x80
 80046b8:	68f8      	ldr	r0, [r7, #12]
 80046ba:	f000 fcd7 	bl	800506c <UART_WaitOnFlagUntilTimeout>
 80046be:	4603      	mov	r3, r0
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d005      	beq.n	80046d0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	2220      	movs	r2, #32
 80046c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80046cc:	2303      	movs	r3, #3
 80046ce:	e03a      	b.n	8004746 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80046d0:	69fb      	ldr	r3, [r7, #28]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d10b      	bne.n	80046ee <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80046d6:	69bb      	ldr	r3, [r7, #24]
 80046d8:	881b      	ldrh	r3, [r3, #0]
 80046da:	461a      	mov	r2, r3
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80046e4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80046e6:	69bb      	ldr	r3, [r7, #24]
 80046e8:	3302      	adds	r3, #2
 80046ea:	61bb      	str	r3, [r7, #24]
 80046ec:	e007      	b.n	80046fe <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80046ee:	69fb      	ldr	r3, [r7, #28]
 80046f0:	781a      	ldrb	r2, [r3, #0]
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80046f8:	69fb      	ldr	r3, [r7, #28]
 80046fa:	3301      	adds	r3, #1
 80046fc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004702:	b29b      	uxth	r3, r3
 8004704:	3b01      	subs	r3, #1
 8004706:	b29a      	uxth	r2, r3
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004710:	b29b      	uxth	r3, r3
 8004712:	2b00      	cmp	r3, #0
 8004714:	d1cb      	bne.n	80046ae <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	9300      	str	r3, [sp, #0]
 800471a:	697b      	ldr	r3, [r7, #20]
 800471c:	2200      	movs	r2, #0
 800471e:	2140      	movs	r1, #64	@ 0x40
 8004720:	68f8      	ldr	r0, [r7, #12]
 8004722:	f000 fca3 	bl	800506c <UART_WaitOnFlagUntilTimeout>
 8004726:	4603      	mov	r3, r0
 8004728:	2b00      	cmp	r3, #0
 800472a:	d005      	beq.n	8004738 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	2220      	movs	r2, #32
 8004730:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004734:	2303      	movs	r3, #3
 8004736:	e006      	b.n	8004746 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	2220      	movs	r2, #32
 800473c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004740:	2300      	movs	r3, #0
 8004742:	e000      	b.n	8004746 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004744:	2302      	movs	r3, #2
  }
}
 8004746:	4618      	mov	r0, r3
 8004748:	3720      	adds	r7, #32
 800474a:	46bd      	mov	sp, r7
 800474c:	bd80      	pop	{r7, pc}

0800474e <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800474e:	b580      	push	{r7, lr}
 8004750:	b08a      	sub	sp, #40	@ 0x28
 8004752:	af02      	add	r7, sp, #8
 8004754:	60f8      	str	r0, [r7, #12]
 8004756:	60b9      	str	r1, [r7, #8]
 8004758:	603b      	str	r3, [r7, #0]
 800475a:	4613      	mov	r3, r2
 800475c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800475e:	2300      	movs	r3, #0
 8004760:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004768:	b2db      	uxtb	r3, r3
 800476a:	2b20      	cmp	r3, #32
 800476c:	f040 8081 	bne.w	8004872 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8004770:	68bb      	ldr	r3, [r7, #8]
 8004772:	2b00      	cmp	r3, #0
 8004774:	d002      	beq.n	800477c <HAL_UART_Receive+0x2e>
 8004776:	88fb      	ldrh	r3, [r7, #6]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d101      	bne.n	8004780 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800477c:	2301      	movs	r3, #1
 800477e:	e079      	b.n	8004874 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	2200      	movs	r2, #0
 8004784:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	2222      	movs	r2, #34	@ 0x22
 800478a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	2200      	movs	r2, #0
 8004792:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004794:	f7fd fc7e 	bl	8002094 <HAL_GetTick>
 8004798:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	88fa      	ldrh	r2, [r7, #6]
 800479e:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	88fa      	ldrh	r2, [r7, #6]
 80047a4:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	689b      	ldr	r3, [r3, #8]
 80047aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047ae:	d108      	bne.n	80047c2 <HAL_UART_Receive+0x74>
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	691b      	ldr	r3, [r3, #16]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d104      	bne.n	80047c2 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 80047b8:	2300      	movs	r3, #0
 80047ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80047bc:	68bb      	ldr	r3, [r7, #8]
 80047be:	61bb      	str	r3, [r7, #24]
 80047c0:	e003      	b.n	80047ca <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 80047c2:	68bb      	ldr	r3, [r7, #8]
 80047c4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80047c6:	2300      	movs	r3, #0
 80047c8:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80047ca:	e047      	b.n	800485c <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	9300      	str	r3, [sp, #0]
 80047d0:	697b      	ldr	r3, [r7, #20]
 80047d2:	2200      	movs	r2, #0
 80047d4:	2120      	movs	r1, #32
 80047d6:	68f8      	ldr	r0, [r7, #12]
 80047d8:	f000 fc48 	bl	800506c <UART_WaitOnFlagUntilTimeout>
 80047dc:	4603      	mov	r3, r0
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d005      	beq.n	80047ee <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	2220      	movs	r2, #32
 80047e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 80047ea:	2303      	movs	r3, #3
 80047ec:	e042      	b.n	8004874 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 80047ee:	69fb      	ldr	r3, [r7, #28]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d10c      	bne.n	800480e <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	685b      	ldr	r3, [r3, #4]
 80047fa:	b29b      	uxth	r3, r3
 80047fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004800:	b29a      	uxth	r2, r3
 8004802:	69bb      	ldr	r3, [r7, #24]
 8004804:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004806:	69bb      	ldr	r3, [r7, #24]
 8004808:	3302      	adds	r3, #2
 800480a:	61bb      	str	r3, [r7, #24]
 800480c:	e01f      	b.n	800484e <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	689b      	ldr	r3, [r3, #8]
 8004812:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004816:	d007      	beq.n	8004828 <HAL_UART_Receive+0xda>
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	689b      	ldr	r3, [r3, #8]
 800481c:	2b00      	cmp	r3, #0
 800481e:	d10a      	bne.n	8004836 <HAL_UART_Receive+0xe8>
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	691b      	ldr	r3, [r3, #16]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d106      	bne.n	8004836 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	685b      	ldr	r3, [r3, #4]
 800482e:	b2da      	uxtb	r2, r3
 8004830:	69fb      	ldr	r3, [r7, #28]
 8004832:	701a      	strb	r2, [r3, #0]
 8004834:	e008      	b.n	8004848 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	685b      	ldr	r3, [r3, #4]
 800483c:	b2db      	uxtb	r3, r3
 800483e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004842:	b2da      	uxtb	r2, r3
 8004844:	69fb      	ldr	r3, [r7, #28]
 8004846:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8004848:	69fb      	ldr	r3, [r7, #28]
 800484a:	3301      	adds	r3, #1
 800484c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004852:	b29b      	uxth	r3, r3
 8004854:	3b01      	subs	r3, #1
 8004856:	b29a      	uxth	r2, r3
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004860:	b29b      	uxth	r3, r3
 8004862:	2b00      	cmp	r3, #0
 8004864:	d1b2      	bne.n	80047cc <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	2220      	movs	r2, #32
 800486a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 800486e:	2300      	movs	r3, #0
 8004870:	e000      	b.n	8004874 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8004872:	2302      	movs	r3, #2
  }
}
 8004874:	4618      	mov	r0, r3
 8004876:	3720      	adds	r7, #32
 8004878:	46bd      	mov	sp, r7
 800487a:	bd80      	pop	{r7, pc}

0800487c <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b084      	sub	sp, #16
 8004880:	af00      	add	r7, sp, #0
 8004882:	60f8      	str	r0, [r7, #12]
 8004884:	60b9      	str	r1, [r7, #8]
 8004886:	4613      	mov	r3, r2
 8004888:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004890:	b2db      	uxtb	r3, r3
 8004892:	2b20      	cmp	r3, #32
 8004894:	d112      	bne.n	80048bc <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004896:	68bb      	ldr	r3, [r7, #8]
 8004898:	2b00      	cmp	r3, #0
 800489a:	d002      	beq.n	80048a2 <HAL_UART_Receive_DMA+0x26>
 800489c:	88fb      	ldrh	r3, [r7, #6]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d101      	bne.n	80048a6 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80048a2:	2301      	movs	r3, #1
 80048a4:	e00b      	b.n	80048be <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	2200      	movs	r2, #0
 80048aa:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80048ac:	88fb      	ldrh	r3, [r7, #6]
 80048ae:	461a      	mov	r2, r3
 80048b0:	68b9      	ldr	r1, [r7, #8]
 80048b2:	68f8      	ldr	r0, [r7, #12]
 80048b4:	f000 fc34 	bl	8005120 <UART_Start_Receive_DMA>
 80048b8:	4603      	mov	r3, r0
 80048ba:	e000      	b.n	80048be <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 80048bc:	2302      	movs	r3, #2
  }
}
 80048be:	4618      	mov	r0, r3
 80048c0:	3710      	adds	r7, #16
 80048c2:	46bd      	mov	sp, r7
 80048c4:	bd80      	pop	{r7, pc}
	...

080048c8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b0ba      	sub	sp, #232	@ 0xe8
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	68db      	ldr	r3, [r3, #12]
 80048e0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	695b      	ldr	r3, [r3, #20]
 80048ea:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80048ee:	2300      	movs	r3, #0
 80048f0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80048f4:	2300      	movs	r3, #0
 80048f6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80048fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048fe:	f003 030f 	and.w	r3, r3, #15
 8004902:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004906:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800490a:	2b00      	cmp	r3, #0
 800490c:	d10f      	bne.n	800492e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800490e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004912:	f003 0320 	and.w	r3, r3, #32
 8004916:	2b00      	cmp	r3, #0
 8004918:	d009      	beq.n	800492e <HAL_UART_IRQHandler+0x66>
 800491a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800491e:	f003 0320 	and.w	r3, r3, #32
 8004922:	2b00      	cmp	r3, #0
 8004924:	d003      	beq.n	800492e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004926:	6878      	ldr	r0, [r7, #4]
 8004928:	f000 fda4 	bl	8005474 <UART_Receive_IT>
      return;
 800492c:	e273      	b.n	8004e16 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800492e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004932:	2b00      	cmp	r3, #0
 8004934:	f000 80de 	beq.w	8004af4 <HAL_UART_IRQHandler+0x22c>
 8004938:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800493c:	f003 0301 	and.w	r3, r3, #1
 8004940:	2b00      	cmp	r3, #0
 8004942:	d106      	bne.n	8004952 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004944:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004948:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800494c:	2b00      	cmp	r3, #0
 800494e:	f000 80d1 	beq.w	8004af4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004952:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004956:	f003 0301 	and.w	r3, r3, #1
 800495a:	2b00      	cmp	r3, #0
 800495c:	d00b      	beq.n	8004976 <HAL_UART_IRQHandler+0xae>
 800495e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004962:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004966:	2b00      	cmp	r3, #0
 8004968:	d005      	beq.n	8004976 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800496e:	f043 0201 	orr.w	r2, r3, #1
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004976:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800497a:	f003 0304 	and.w	r3, r3, #4
 800497e:	2b00      	cmp	r3, #0
 8004980:	d00b      	beq.n	800499a <HAL_UART_IRQHandler+0xd2>
 8004982:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004986:	f003 0301 	and.w	r3, r3, #1
 800498a:	2b00      	cmp	r3, #0
 800498c:	d005      	beq.n	800499a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004992:	f043 0202 	orr.w	r2, r3, #2
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800499a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800499e:	f003 0302 	and.w	r3, r3, #2
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d00b      	beq.n	80049be <HAL_UART_IRQHandler+0xf6>
 80049a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80049aa:	f003 0301 	and.w	r3, r3, #1
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d005      	beq.n	80049be <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049b6:	f043 0204 	orr.w	r2, r3, #4
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80049be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80049c2:	f003 0308 	and.w	r3, r3, #8
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d011      	beq.n	80049ee <HAL_UART_IRQHandler+0x126>
 80049ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80049ce:	f003 0320 	and.w	r3, r3, #32
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d105      	bne.n	80049e2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80049d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80049da:	f003 0301 	and.w	r3, r3, #1
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d005      	beq.n	80049ee <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049e6:	f043 0208 	orr.w	r2, r3, #8
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	f000 820a 	beq.w	8004e0c <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80049f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80049fc:	f003 0320 	and.w	r3, r3, #32
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d008      	beq.n	8004a16 <HAL_UART_IRQHandler+0x14e>
 8004a04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004a08:	f003 0320 	and.w	r3, r3, #32
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d002      	beq.n	8004a16 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004a10:	6878      	ldr	r0, [r7, #4]
 8004a12:	f000 fd2f 	bl	8005474 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	695b      	ldr	r3, [r3, #20]
 8004a1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a20:	2b40      	cmp	r3, #64	@ 0x40
 8004a22:	bf0c      	ite	eq
 8004a24:	2301      	moveq	r3, #1
 8004a26:	2300      	movne	r3, #0
 8004a28:	b2db      	uxtb	r3, r3
 8004a2a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a32:	f003 0308 	and.w	r3, r3, #8
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d103      	bne.n	8004a42 <HAL_UART_IRQHandler+0x17a>
 8004a3a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d04f      	beq.n	8004ae2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004a42:	6878      	ldr	r0, [r7, #4]
 8004a44:	f000 fc3a 	bl	80052bc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	695b      	ldr	r3, [r3, #20]
 8004a4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a52:	2b40      	cmp	r3, #64	@ 0x40
 8004a54:	d141      	bne.n	8004ada <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	3314      	adds	r3, #20
 8004a5c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a60:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004a64:	e853 3f00 	ldrex	r3, [r3]
 8004a68:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004a6c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004a70:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004a74:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	3314      	adds	r3, #20
 8004a7e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004a82:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004a86:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a8a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004a8e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004a92:	e841 2300 	strex	r3, r2, [r1]
 8004a96:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004a9a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d1d9      	bne.n	8004a56 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d013      	beq.n	8004ad2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004aae:	4a8a      	ldr	r2, [pc, #552]	@ (8004cd8 <HAL_UART_IRQHandler+0x410>)
 8004ab0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	f7fe fb48 	bl	800314c <HAL_DMA_Abort_IT>
 8004abc:	4603      	mov	r3, r0
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d016      	beq.n	8004af0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ac6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ac8:	687a      	ldr	r2, [r7, #4]
 8004aca:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004acc:	4610      	mov	r0, r2
 8004ace:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ad0:	e00e      	b.n	8004af0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004ad2:	6878      	ldr	r0, [r7, #4]
 8004ad4:	f000 f9b6 	bl	8004e44 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ad8:	e00a      	b.n	8004af0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004ada:	6878      	ldr	r0, [r7, #4]
 8004adc:	f000 f9b2 	bl	8004e44 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ae0:	e006      	b.n	8004af0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004ae2:	6878      	ldr	r0, [r7, #4]
 8004ae4:	f000 f9ae 	bl	8004e44 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2200      	movs	r2, #0
 8004aec:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004aee:	e18d      	b.n	8004e0c <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004af0:	bf00      	nop
    return;
 8004af2:	e18b      	b.n	8004e0c <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004af8:	2b01      	cmp	r3, #1
 8004afa:	f040 8167 	bne.w	8004dcc <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004afe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b02:	f003 0310 	and.w	r3, r3, #16
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	f000 8160 	beq.w	8004dcc <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8004b0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004b10:	f003 0310 	and.w	r3, r3, #16
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	f000 8159 	beq.w	8004dcc <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004b1a:	2300      	movs	r3, #0
 8004b1c:	60bb      	str	r3, [r7, #8]
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	60bb      	str	r3, [r7, #8]
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	685b      	ldr	r3, [r3, #4]
 8004b2c:	60bb      	str	r3, [r7, #8]
 8004b2e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	695b      	ldr	r3, [r3, #20]
 8004b36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b3a:	2b40      	cmp	r3, #64	@ 0x40
 8004b3c:	f040 80ce 	bne.w	8004cdc <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	685b      	ldr	r3, [r3, #4]
 8004b48:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004b4c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	f000 80a9 	beq.w	8004ca8 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004b5a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004b5e:	429a      	cmp	r2, r3
 8004b60:	f080 80a2 	bcs.w	8004ca8 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004b6a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b70:	69db      	ldr	r3, [r3, #28]
 8004b72:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b76:	f000 8088 	beq.w	8004c8a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	330c      	adds	r3, #12
 8004b80:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b84:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004b88:	e853 3f00 	ldrex	r3, [r3]
 8004b8c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004b90:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004b94:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004b98:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	330c      	adds	r3, #12
 8004ba2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004ba6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004baa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bae:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004bb2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004bb6:	e841 2300 	strex	r3, r2, [r1]
 8004bba:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004bbe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d1d9      	bne.n	8004b7a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	3314      	adds	r3, #20
 8004bcc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004bd0:	e853 3f00 	ldrex	r3, [r3]
 8004bd4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004bd6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004bd8:	f023 0301 	bic.w	r3, r3, #1
 8004bdc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	3314      	adds	r3, #20
 8004be6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004bea:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004bee:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bf0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004bf2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004bf6:	e841 2300 	strex	r3, r2, [r1]
 8004bfa:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004bfc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d1e1      	bne.n	8004bc6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	3314      	adds	r3, #20
 8004c08:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c0a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004c0c:	e853 3f00 	ldrex	r3, [r3]
 8004c10:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004c12:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004c14:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004c18:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	3314      	adds	r3, #20
 8004c22:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004c26:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004c28:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c2a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004c2c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004c2e:	e841 2300 	strex	r3, r2, [r1]
 8004c32:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004c34:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d1e3      	bne.n	8004c02 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	2220      	movs	r2, #32
 8004c3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2200      	movs	r2, #0
 8004c46:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	330c      	adds	r3, #12
 8004c4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c50:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c52:	e853 3f00 	ldrex	r3, [r3]
 8004c56:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004c58:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004c5a:	f023 0310 	bic.w	r3, r3, #16
 8004c5e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	330c      	adds	r3, #12
 8004c68:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004c6c:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004c6e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c70:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004c72:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004c74:	e841 2300 	strex	r3, r2, [r1]
 8004c78:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004c7a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d1e3      	bne.n	8004c48 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c84:	4618      	mov	r0, r3
 8004c86:	f7fe f9f1 	bl	800306c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2202      	movs	r2, #2
 8004c8e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004c98:	b29b      	uxth	r3, r3
 8004c9a:	1ad3      	subs	r3, r2, r3
 8004c9c:	b29b      	uxth	r3, r3
 8004c9e:	4619      	mov	r1, r3
 8004ca0:	6878      	ldr	r0, [r7, #4]
 8004ca2:	f000 f8d9 	bl	8004e58 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004ca6:	e0b3      	b.n	8004e10 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004cac:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004cb0:	429a      	cmp	r2, r3
 8004cb2:	f040 80ad 	bne.w	8004e10 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cba:	69db      	ldr	r3, [r3, #28]
 8004cbc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004cc0:	f040 80a6 	bne.w	8004e10 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2202      	movs	r2, #2
 8004cc8:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004cce:	4619      	mov	r1, r3
 8004cd0:	6878      	ldr	r0, [r7, #4]
 8004cd2:	f000 f8c1 	bl	8004e58 <HAL_UARTEx_RxEventCallback>
      return;
 8004cd6:	e09b      	b.n	8004e10 <HAL_UART_IRQHandler+0x548>
 8004cd8:	08005383 	.word	0x08005383
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004ce4:	b29b      	uxth	r3, r3
 8004ce6:	1ad3      	subs	r3, r2, r3
 8004ce8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004cf0:	b29b      	uxth	r3, r3
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	f000 808e 	beq.w	8004e14 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8004cf8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	f000 8089 	beq.w	8004e14 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	330c      	adds	r3, #12
 8004d08:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d0c:	e853 3f00 	ldrex	r3, [r3]
 8004d10:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004d12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d14:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004d18:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	330c      	adds	r3, #12
 8004d22:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004d26:	647a      	str	r2, [r7, #68]	@ 0x44
 8004d28:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d2a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004d2c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004d2e:	e841 2300 	strex	r3, r2, [r1]
 8004d32:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004d34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d1e3      	bne.n	8004d02 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	3314      	adds	r3, #20
 8004d40:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d44:	e853 3f00 	ldrex	r3, [r3]
 8004d48:	623b      	str	r3, [r7, #32]
   return(result);
 8004d4a:	6a3b      	ldr	r3, [r7, #32]
 8004d4c:	f023 0301 	bic.w	r3, r3, #1
 8004d50:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	3314      	adds	r3, #20
 8004d5a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004d5e:	633a      	str	r2, [r7, #48]	@ 0x30
 8004d60:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d62:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004d64:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d66:	e841 2300 	strex	r3, r2, [r1]
 8004d6a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004d6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d1e3      	bne.n	8004d3a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2220      	movs	r2, #32
 8004d76:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	330c      	adds	r3, #12
 8004d86:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d88:	693b      	ldr	r3, [r7, #16]
 8004d8a:	e853 3f00 	ldrex	r3, [r3]
 8004d8e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	f023 0310 	bic.w	r3, r3, #16
 8004d96:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	330c      	adds	r3, #12
 8004da0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004da4:	61fa      	str	r2, [r7, #28]
 8004da6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004da8:	69b9      	ldr	r1, [r7, #24]
 8004daa:	69fa      	ldr	r2, [r7, #28]
 8004dac:	e841 2300 	strex	r3, r2, [r1]
 8004db0:	617b      	str	r3, [r7, #20]
   return(result);
 8004db2:	697b      	ldr	r3, [r7, #20]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d1e3      	bne.n	8004d80 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2202      	movs	r2, #2
 8004dbc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004dbe:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004dc2:	4619      	mov	r1, r3
 8004dc4:	6878      	ldr	r0, [r7, #4]
 8004dc6:	f000 f847 	bl	8004e58 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004dca:	e023      	b.n	8004e14 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004dcc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004dd0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d009      	beq.n	8004dec <HAL_UART_IRQHandler+0x524>
 8004dd8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ddc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d003      	beq.n	8004dec <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8004de4:	6878      	ldr	r0, [r7, #4]
 8004de6:	f000 fadd 	bl	80053a4 <UART_Transmit_IT>
    return;
 8004dea:	e014      	b.n	8004e16 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004dec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004df0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d00e      	beq.n	8004e16 <HAL_UART_IRQHandler+0x54e>
 8004df8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004dfc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d008      	beq.n	8004e16 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8004e04:	6878      	ldr	r0, [r7, #4]
 8004e06:	f000 fb1d 	bl	8005444 <UART_EndTransmit_IT>
    return;
 8004e0a:	e004      	b.n	8004e16 <HAL_UART_IRQHandler+0x54e>
    return;
 8004e0c:	bf00      	nop
 8004e0e:	e002      	b.n	8004e16 <HAL_UART_IRQHandler+0x54e>
      return;
 8004e10:	bf00      	nop
 8004e12:	e000      	b.n	8004e16 <HAL_UART_IRQHandler+0x54e>
      return;
 8004e14:	bf00      	nop
  }
}
 8004e16:	37e8      	adds	r7, #232	@ 0xe8
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	bd80      	pop	{r7, pc}

08004e1c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004e1c:	b480      	push	{r7}
 8004e1e:	b083      	sub	sp, #12
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004e24:	bf00      	nop
 8004e26:	370c      	adds	r7, #12
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e2e:	4770      	bx	lr

08004e30 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004e30:	b480      	push	{r7}
 8004e32:	b083      	sub	sp, #12
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8004e38:	bf00      	nop
 8004e3a:	370c      	adds	r7, #12
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e42:	4770      	bx	lr

08004e44 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004e44:	b480      	push	{r7}
 8004e46:	b083      	sub	sp, #12
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004e4c:	bf00      	nop
 8004e4e:	370c      	adds	r7, #12
 8004e50:	46bd      	mov	sp, r7
 8004e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e56:	4770      	bx	lr

08004e58 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004e58:	b480      	push	{r7}
 8004e5a:	b083      	sub	sp, #12
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
 8004e60:	460b      	mov	r3, r1
 8004e62:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004e64:	bf00      	nop
 8004e66:	370c      	adds	r7, #12
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6e:	4770      	bx	lr

08004e70 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b09c      	sub	sp, #112	@ 0x70
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e7c:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d172      	bne.n	8004f72 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8004e8c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004e8e:	2200      	movs	r2, #0
 8004e90:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004e92:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	330c      	adds	r3, #12
 8004e98:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004e9c:	e853 3f00 	ldrex	r3, [r3]
 8004ea0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004ea2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004ea4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ea8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004eaa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	330c      	adds	r3, #12
 8004eb0:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004eb2:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004eb4:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eb6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004eb8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004eba:	e841 2300 	strex	r3, r2, [r1]
 8004ebe:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004ec0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d1e5      	bne.n	8004e92 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ec6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	3314      	adds	r3, #20
 8004ecc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ece:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ed0:	e853 3f00 	ldrex	r3, [r3]
 8004ed4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004ed6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ed8:	f023 0301 	bic.w	r3, r3, #1
 8004edc:	667b      	str	r3, [r7, #100]	@ 0x64
 8004ede:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	3314      	adds	r3, #20
 8004ee4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8004ee6:	647a      	str	r2, [r7, #68]	@ 0x44
 8004ee8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eea:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004eec:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004eee:	e841 2300 	strex	r3, r2, [r1]
 8004ef2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004ef4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d1e5      	bne.n	8004ec6 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004efa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	3314      	adds	r3, #20
 8004f00:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f04:	e853 3f00 	ldrex	r3, [r3]
 8004f08:	623b      	str	r3, [r7, #32]
   return(result);
 8004f0a:	6a3b      	ldr	r3, [r7, #32]
 8004f0c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004f10:	663b      	str	r3, [r7, #96]	@ 0x60
 8004f12:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	3314      	adds	r3, #20
 8004f18:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004f1a:	633a      	str	r2, [r7, #48]	@ 0x30
 8004f1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f1e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004f20:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f22:	e841 2300 	strex	r3, r2, [r1]
 8004f26:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004f28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d1e5      	bne.n	8004efa <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004f2e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f30:	2220      	movs	r2, #32
 8004f32:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f36:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f3a:	2b01      	cmp	r3, #1
 8004f3c:	d119      	bne.n	8004f72 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f3e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	330c      	adds	r3, #12
 8004f44:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f46:	693b      	ldr	r3, [r7, #16]
 8004f48:	e853 3f00 	ldrex	r3, [r3]
 8004f4c:	60fb      	str	r3, [r7, #12]
   return(result);
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	f023 0310 	bic.w	r3, r3, #16
 8004f54:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004f56:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	330c      	adds	r3, #12
 8004f5c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004f5e:	61fa      	str	r2, [r7, #28]
 8004f60:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f62:	69b9      	ldr	r1, [r7, #24]
 8004f64:	69fa      	ldr	r2, [r7, #28]
 8004f66:	e841 2300 	strex	r3, r2, [r1]
 8004f6a:	617b      	str	r3, [r7, #20]
   return(result);
 8004f6c:	697b      	ldr	r3, [r7, #20]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d1e5      	bne.n	8004f3e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004f72:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f74:	2200      	movs	r2, #0
 8004f76:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f78:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f7c:	2b01      	cmp	r3, #1
 8004f7e:	d106      	bne.n	8004f8e <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004f80:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f82:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004f84:	4619      	mov	r1, r3
 8004f86:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004f88:	f7ff ff66 	bl	8004e58 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004f8c:	e002      	b.n	8004f94 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8004f8e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004f90:	f7fc f9ee 	bl	8001370 <HAL_UART_RxCpltCallback>
}
 8004f94:	bf00      	nop
 8004f96:	3770      	adds	r7, #112	@ 0x70
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	bd80      	pop	{r7, pc}

08004f9c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	b084      	sub	sp, #16
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fa8:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	2201      	movs	r2, #1
 8004fae:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fb4:	2b01      	cmp	r3, #1
 8004fb6:	d108      	bne.n	8004fca <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004fbc:	085b      	lsrs	r3, r3, #1
 8004fbe:	b29b      	uxth	r3, r3
 8004fc0:	4619      	mov	r1, r3
 8004fc2:	68f8      	ldr	r0, [r7, #12]
 8004fc4:	f7ff ff48 	bl	8004e58 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004fc8:	e002      	b.n	8004fd0 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8004fca:	68f8      	ldr	r0, [r7, #12]
 8004fcc:	f7ff ff30 	bl	8004e30 <HAL_UART_RxHalfCpltCallback>
}
 8004fd0:	bf00      	nop
 8004fd2:	3710      	adds	r7, #16
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	bd80      	pop	{r7, pc}

08004fd8 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	b084      	sub	sp, #16
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004fe0:	2300      	movs	r3, #0
 8004fe2:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fe8:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004fea:	68bb      	ldr	r3, [r7, #8]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	695b      	ldr	r3, [r3, #20]
 8004ff0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ff4:	2b80      	cmp	r3, #128	@ 0x80
 8004ff6:	bf0c      	ite	eq
 8004ff8:	2301      	moveq	r3, #1
 8004ffa:	2300      	movne	r3, #0
 8004ffc:	b2db      	uxtb	r3, r3
 8004ffe:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005000:	68bb      	ldr	r3, [r7, #8]
 8005002:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005006:	b2db      	uxtb	r3, r3
 8005008:	2b21      	cmp	r3, #33	@ 0x21
 800500a:	d108      	bne.n	800501e <UART_DMAError+0x46>
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	2b00      	cmp	r3, #0
 8005010:	d005      	beq.n	800501e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005012:	68bb      	ldr	r3, [r7, #8]
 8005014:	2200      	movs	r2, #0
 8005016:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8005018:	68b8      	ldr	r0, [r7, #8]
 800501a:	f000 f927 	bl	800526c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800501e:	68bb      	ldr	r3, [r7, #8]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	695b      	ldr	r3, [r3, #20]
 8005024:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005028:	2b40      	cmp	r3, #64	@ 0x40
 800502a:	bf0c      	ite	eq
 800502c:	2301      	moveq	r3, #1
 800502e:	2300      	movne	r3, #0
 8005030:	b2db      	uxtb	r3, r3
 8005032:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005034:	68bb      	ldr	r3, [r7, #8]
 8005036:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800503a:	b2db      	uxtb	r3, r3
 800503c:	2b22      	cmp	r3, #34	@ 0x22
 800503e:	d108      	bne.n	8005052 <UART_DMAError+0x7a>
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	2b00      	cmp	r3, #0
 8005044:	d005      	beq.n	8005052 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005046:	68bb      	ldr	r3, [r7, #8]
 8005048:	2200      	movs	r2, #0
 800504a:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800504c:	68b8      	ldr	r0, [r7, #8]
 800504e:	f000 f935 	bl	80052bc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005052:	68bb      	ldr	r3, [r7, #8]
 8005054:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005056:	f043 0210 	orr.w	r2, r3, #16
 800505a:	68bb      	ldr	r3, [r7, #8]
 800505c:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800505e:	68b8      	ldr	r0, [r7, #8]
 8005060:	f7ff fef0 	bl	8004e44 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005064:	bf00      	nop
 8005066:	3710      	adds	r7, #16
 8005068:	46bd      	mov	sp, r7
 800506a:	bd80      	pop	{r7, pc}

0800506c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b086      	sub	sp, #24
 8005070:	af00      	add	r7, sp, #0
 8005072:	60f8      	str	r0, [r7, #12]
 8005074:	60b9      	str	r1, [r7, #8]
 8005076:	603b      	str	r3, [r7, #0]
 8005078:	4613      	mov	r3, r2
 800507a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800507c:	e03b      	b.n	80050f6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800507e:	6a3b      	ldr	r3, [r7, #32]
 8005080:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005084:	d037      	beq.n	80050f6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005086:	f7fd f805 	bl	8002094 <HAL_GetTick>
 800508a:	4602      	mov	r2, r0
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	1ad3      	subs	r3, r2, r3
 8005090:	6a3a      	ldr	r2, [r7, #32]
 8005092:	429a      	cmp	r2, r3
 8005094:	d302      	bcc.n	800509c <UART_WaitOnFlagUntilTimeout+0x30>
 8005096:	6a3b      	ldr	r3, [r7, #32]
 8005098:	2b00      	cmp	r3, #0
 800509a:	d101      	bne.n	80050a0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800509c:	2303      	movs	r3, #3
 800509e:	e03a      	b.n	8005116 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	68db      	ldr	r3, [r3, #12]
 80050a6:	f003 0304 	and.w	r3, r3, #4
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d023      	beq.n	80050f6 <UART_WaitOnFlagUntilTimeout+0x8a>
 80050ae:	68bb      	ldr	r3, [r7, #8]
 80050b0:	2b80      	cmp	r3, #128	@ 0x80
 80050b2:	d020      	beq.n	80050f6 <UART_WaitOnFlagUntilTimeout+0x8a>
 80050b4:	68bb      	ldr	r3, [r7, #8]
 80050b6:	2b40      	cmp	r3, #64	@ 0x40
 80050b8:	d01d      	beq.n	80050f6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f003 0308 	and.w	r3, r3, #8
 80050c4:	2b08      	cmp	r3, #8
 80050c6:	d116      	bne.n	80050f6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80050c8:	2300      	movs	r3, #0
 80050ca:	617b      	str	r3, [r7, #20]
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	617b      	str	r3, [r7, #20]
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	685b      	ldr	r3, [r3, #4]
 80050da:	617b      	str	r3, [r7, #20]
 80050dc:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80050de:	68f8      	ldr	r0, [r7, #12]
 80050e0:	f000 f8ec 	bl	80052bc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	2208      	movs	r2, #8
 80050e8:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	2200      	movs	r2, #0
 80050ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80050f2:	2301      	movs	r3, #1
 80050f4:	e00f      	b.n	8005116 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	681a      	ldr	r2, [r3, #0]
 80050fc:	68bb      	ldr	r3, [r7, #8]
 80050fe:	4013      	ands	r3, r2
 8005100:	68ba      	ldr	r2, [r7, #8]
 8005102:	429a      	cmp	r2, r3
 8005104:	bf0c      	ite	eq
 8005106:	2301      	moveq	r3, #1
 8005108:	2300      	movne	r3, #0
 800510a:	b2db      	uxtb	r3, r3
 800510c:	461a      	mov	r2, r3
 800510e:	79fb      	ldrb	r3, [r7, #7]
 8005110:	429a      	cmp	r2, r3
 8005112:	d0b4      	beq.n	800507e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005114:	2300      	movs	r3, #0
}
 8005116:	4618      	mov	r0, r3
 8005118:	3718      	adds	r7, #24
 800511a:	46bd      	mov	sp, r7
 800511c:	bd80      	pop	{r7, pc}
	...

08005120 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	b098      	sub	sp, #96	@ 0x60
 8005124:	af00      	add	r7, sp, #0
 8005126:	60f8      	str	r0, [r7, #12]
 8005128:	60b9      	str	r1, [r7, #8]
 800512a:	4613      	mov	r3, r2
 800512c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800512e:	68ba      	ldr	r2, [r7, #8]
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	88fa      	ldrh	r2, [r7, #6]
 8005138:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	2200      	movs	r2, #0
 800513e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	2222      	movs	r2, #34	@ 0x22
 8005144:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800514c:	4a44      	ldr	r2, [pc, #272]	@ (8005260 <UART_Start_Receive_DMA+0x140>)
 800514e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005154:	4a43      	ldr	r2, [pc, #268]	@ (8005264 <UART_Start_Receive_DMA+0x144>)
 8005156:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800515c:	4a42      	ldr	r2, [pc, #264]	@ (8005268 <UART_Start_Receive_DMA+0x148>)
 800515e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005164:	2200      	movs	r2, #0
 8005166:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8005168:	f107 0308 	add.w	r3, r7, #8
 800516c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	3304      	adds	r3, #4
 8005178:	4619      	mov	r1, r3
 800517a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800517c:	681a      	ldr	r2, [r3, #0]
 800517e:	88fb      	ldrh	r3, [r7, #6]
 8005180:	f7fd ff1c 	bl	8002fbc <HAL_DMA_Start_IT>
 8005184:	4603      	mov	r3, r0
 8005186:	2b00      	cmp	r3, #0
 8005188:	d008      	beq.n	800519c <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	2210      	movs	r2, #16
 800518e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	2220      	movs	r2, #32
 8005194:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8005198:	2301      	movs	r3, #1
 800519a:	e05d      	b.n	8005258 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800519c:	2300      	movs	r3, #0
 800519e:	613b      	str	r3, [r7, #16]
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	613b      	str	r3, [r7, #16]
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	685b      	ldr	r3, [r3, #4]
 80051ae:	613b      	str	r3, [r7, #16]
 80051b0:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	691b      	ldr	r3, [r3, #16]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d019      	beq.n	80051ee <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	330c      	adds	r3, #12
 80051c0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80051c4:	e853 3f00 	ldrex	r3, [r3]
 80051c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80051ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80051cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80051d0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	330c      	adds	r3, #12
 80051d8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80051da:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80051dc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051de:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80051e0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80051e2:	e841 2300 	strex	r3, r2, [r1]
 80051e6:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80051e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d1e5      	bne.n	80051ba <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	3314      	adds	r3, #20
 80051f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051f8:	e853 3f00 	ldrex	r3, [r3]
 80051fc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80051fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005200:	f043 0301 	orr.w	r3, r3, #1
 8005204:	657b      	str	r3, [r7, #84]	@ 0x54
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	3314      	adds	r3, #20
 800520c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800520e:	63ba      	str	r2, [r7, #56]	@ 0x38
 8005210:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005212:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8005214:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005216:	e841 2300 	strex	r3, r2, [r1]
 800521a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800521c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800521e:	2b00      	cmp	r3, #0
 8005220:	d1e5      	bne.n	80051ee <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	3314      	adds	r3, #20
 8005228:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800522a:	69bb      	ldr	r3, [r7, #24]
 800522c:	e853 3f00 	ldrex	r3, [r3]
 8005230:	617b      	str	r3, [r7, #20]
   return(result);
 8005232:	697b      	ldr	r3, [r7, #20]
 8005234:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005238:	653b      	str	r3, [r7, #80]	@ 0x50
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	3314      	adds	r3, #20
 8005240:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005242:	627a      	str	r2, [r7, #36]	@ 0x24
 8005244:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005246:	6a39      	ldr	r1, [r7, #32]
 8005248:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800524a:	e841 2300 	strex	r3, r2, [r1]
 800524e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005250:	69fb      	ldr	r3, [r7, #28]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d1e5      	bne.n	8005222 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8005256:	2300      	movs	r3, #0
}
 8005258:	4618      	mov	r0, r3
 800525a:	3760      	adds	r7, #96	@ 0x60
 800525c:	46bd      	mov	sp, r7
 800525e:	bd80      	pop	{r7, pc}
 8005260:	08004e71 	.word	0x08004e71
 8005264:	08004f9d 	.word	0x08004f9d
 8005268:	08004fd9 	.word	0x08004fd9

0800526c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800526c:	b480      	push	{r7}
 800526e:	b089      	sub	sp, #36	@ 0x24
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	330c      	adds	r3, #12
 800527a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	e853 3f00 	ldrex	r3, [r3]
 8005282:	60bb      	str	r3, [r7, #8]
   return(result);
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800528a:	61fb      	str	r3, [r7, #28]
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	330c      	adds	r3, #12
 8005292:	69fa      	ldr	r2, [r7, #28]
 8005294:	61ba      	str	r2, [r7, #24]
 8005296:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005298:	6979      	ldr	r1, [r7, #20]
 800529a:	69ba      	ldr	r2, [r7, #24]
 800529c:	e841 2300 	strex	r3, r2, [r1]
 80052a0:	613b      	str	r3, [r7, #16]
   return(result);
 80052a2:	693b      	ldr	r3, [r7, #16]
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d1e5      	bne.n	8005274 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2220      	movs	r2, #32
 80052ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80052b0:	bf00      	nop
 80052b2:	3724      	adds	r7, #36	@ 0x24
 80052b4:	46bd      	mov	sp, r7
 80052b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ba:	4770      	bx	lr

080052bc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80052bc:	b480      	push	{r7}
 80052be:	b095      	sub	sp, #84	@ 0x54
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	330c      	adds	r3, #12
 80052ca:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052ce:	e853 3f00 	ldrex	r3, [r3]
 80052d2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80052d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052d6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80052da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	330c      	adds	r3, #12
 80052e2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80052e4:	643a      	str	r2, [r7, #64]	@ 0x40
 80052e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052e8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80052ea:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80052ec:	e841 2300 	strex	r3, r2, [r1]
 80052f0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80052f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d1e5      	bne.n	80052c4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	3314      	adds	r3, #20
 80052fe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005300:	6a3b      	ldr	r3, [r7, #32]
 8005302:	e853 3f00 	ldrex	r3, [r3]
 8005306:	61fb      	str	r3, [r7, #28]
   return(result);
 8005308:	69fb      	ldr	r3, [r7, #28]
 800530a:	f023 0301 	bic.w	r3, r3, #1
 800530e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	3314      	adds	r3, #20
 8005316:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005318:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800531a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800531c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800531e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005320:	e841 2300 	strex	r3, r2, [r1]
 8005324:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005326:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005328:	2b00      	cmp	r3, #0
 800532a:	d1e5      	bne.n	80052f8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005330:	2b01      	cmp	r3, #1
 8005332:	d119      	bne.n	8005368 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	330c      	adds	r3, #12
 800533a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	e853 3f00 	ldrex	r3, [r3]
 8005342:	60bb      	str	r3, [r7, #8]
   return(result);
 8005344:	68bb      	ldr	r3, [r7, #8]
 8005346:	f023 0310 	bic.w	r3, r3, #16
 800534a:	647b      	str	r3, [r7, #68]	@ 0x44
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	330c      	adds	r3, #12
 8005352:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005354:	61ba      	str	r2, [r7, #24]
 8005356:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005358:	6979      	ldr	r1, [r7, #20]
 800535a:	69ba      	ldr	r2, [r7, #24]
 800535c:	e841 2300 	strex	r3, r2, [r1]
 8005360:	613b      	str	r3, [r7, #16]
   return(result);
 8005362:	693b      	ldr	r3, [r7, #16]
 8005364:	2b00      	cmp	r3, #0
 8005366:	d1e5      	bne.n	8005334 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2220      	movs	r2, #32
 800536c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2200      	movs	r2, #0
 8005374:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005376:	bf00      	nop
 8005378:	3754      	adds	r7, #84	@ 0x54
 800537a:	46bd      	mov	sp, r7
 800537c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005380:	4770      	bx	lr

08005382 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005382:	b580      	push	{r7, lr}
 8005384:	b084      	sub	sp, #16
 8005386:	af00      	add	r7, sp, #0
 8005388:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800538e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	2200      	movs	r2, #0
 8005394:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005396:	68f8      	ldr	r0, [r7, #12]
 8005398:	f7ff fd54 	bl	8004e44 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800539c:	bf00      	nop
 800539e:	3710      	adds	r7, #16
 80053a0:	46bd      	mov	sp, r7
 80053a2:	bd80      	pop	{r7, pc}

080053a4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80053a4:	b480      	push	{r7}
 80053a6:	b085      	sub	sp, #20
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80053b2:	b2db      	uxtb	r3, r3
 80053b4:	2b21      	cmp	r3, #33	@ 0x21
 80053b6:	d13e      	bne.n	8005436 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	689b      	ldr	r3, [r3, #8]
 80053bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053c0:	d114      	bne.n	80053ec <UART_Transmit_IT+0x48>
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	691b      	ldr	r3, [r3, #16]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d110      	bne.n	80053ec <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6a1b      	ldr	r3, [r3, #32]
 80053ce:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	881b      	ldrh	r3, [r3, #0]
 80053d4:	461a      	mov	r2, r3
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80053de:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	6a1b      	ldr	r3, [r3, #32]
 80053e4:	1c9a      	adds	r2, r3, #2
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	621a      	str	r2, [r3, #32]
 80053ea:	e008      	b.n	80053fe <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6a1b      	ldr	r3, [r3, #32]
 80053f0:	1c59      	adds	r1, r3, #1
 80053f2:	687a      	ldr	r2, [r7, #4]
 80053f4:	6211      	str	r1, [r2, #32]
 80053f6:	781a      	ldrb	r2, [r3, #0]
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005402:	b29b      	uxth	r3, r3
 8005404:	3b01      	subs	r3, #1
 8005406:	b29b      	uxth	r3, r3
 8005408:	687a      	ldr	r2, [r7, #4]
 800540a:	4619      	mov	r1, r3
 800540c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800540e:	2b00      	cmp	r3, #0
 8005410:	d10f      	bne.n	8005432 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	68da      	ldr	r2, [r3, #12]
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005420:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	68da      	ldr	r2, [r3, #12]
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005430:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005432:	2300      	movs	r3, #0
 8005434:	e000      	b.n	8005438 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005436:	2302      	movs	r3, #2
  }
}
 8005438:	4618      	mov	r0, r3
 800543a:	3714      	adds	r7, #20
 800543c:	46bd      	mov	sp, r7
 800543e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005442:	4770      	bx	lr

08005444 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005444:	b580      	push	{r7, lr}
 8005446:	b082      	sub	sp, #8
 8005448:	af00      	add	r7, sp, #0
 800544a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	68da      	ldr	r2, [r3, #12]
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800545a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2220      	movs	r2, #32
 8005460:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005464:	6878      	ldr	r0, [r7, #4]
 8005466:	f7ff fcd9 	bl	8004e1c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800546a:	2300      	movs	r3, #0
}
 800546c:	4618      	mov	r0, r3
 800546e:	3708      	adds	r7, #8
 8005470:	46bd      	mov	sp, r7
 8005472:	bd80      	pop	{r7, pc}

08005474 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	b08c      	sub	sp, #48	@ 0x30
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800547c:	2300      	movs	r3, #0
 800547e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8005480:	2300      	movs	r3, #0
 8005482:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800548a:	b2db      	uxtb	r3, r3
 800548c:	2b22      	cmp	r3, #34	@ 0x22
 800548e:	f040 80aa 	bne.w	80055e6 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	689b      	ldr	r3, [r3, #8]
 8005496:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800549a:	d115      	bne.n	80054c8 <UART_Receive_IT+0x54>
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	691b      	ldr	r3, [r3, #16]
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d111      	bne.n	80054c8 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054a8:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	685b      	ldr	r3, [r3, #4]
 80054b0:	b29b      	uxth	r3, r3
 80054b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054b6:	b29a      	uxth	r2, r3
 80054b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054ba:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054c0:	1c9a      	adds	r2, r3, #2
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	629a      	str	r2, [r3, #40]	@ 0x28
 80054c6:	e024      	b.n	8005512 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	689b      	ldr	r3, [r3, #8]
 80054d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054d6:	d007      	beq.n	80054e8 <UART_Receive_IT+0x74>
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	689b      	ldr	r3, [r3, #8]
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d10a      	bne.n	80054f6 <UART_Receive_IT+0x82>
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	691b      	ldr	r3, [r3, #16]
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d106      	bne.n	80054f6 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	685b      	ldr	r3, [r3, #4]
 80054ee:	b2da      	uxtb	r2, r3
 80054f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054f2:	701a      	strb	r2, [r3, #0]
 80054f4:	e008      	b.n	8005508 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	685b      	ldr	r3, [r3, #4]
 80054fc:	b2db      	uxtb	r3, r3
 80054fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005502:	b2da      	uxtb	r2, r3
 8005504:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005506:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800550c:	1c5a      	adds	r2, r3, #1
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005516:	b29b      	uxth	r3, r3
 8005518:	3b01      	subs	r3, #1
 800551a:	b29b      	uxth	r3, r3
 800551c:	687a      	ldr	r2, [r7, #4]
 800551e:	4619      	mov	r1, r3
 8005520:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005522:	2b00      	cmp	r3, #0
 8005524:	d15d      	bne.n	80055e2 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	68da      	ldr	r2, [r3, #12]
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f022 0220 	bic.w	r2, r2, #32
 8005534:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	68da      	ldr	r2, [r3, #12]
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005544:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	695a      	ldr	r2, [r3, #20]
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f022 0201 	bic.w	r2, r2, #1
 8005554:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	2220      	movs	r2, #32
 800555a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2200      	movs	r2, #0
 8005562:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005568:	2b01      	cmp	r3, #1
 800556a:	d135      	bne.n	80055d8 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2200      	movs	r2, #0
 8005570:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	330c      	adds	r3, #12
 8005578:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800557a:	697b      	ldr	r3, [r7, #20]
 800557c:	e853 3f00 	ldrex	r3, [r3]
 8005580:	613b      	str	r3, [r7, #16]
   return(result);
 8005582:	693b      	ldr	r3, [r7, #16]
 8005584:	f023 0310 	bic.w	r3, r3, #16
 8005588:	627b      	str	r3, [r7, #36]	@ 0x24
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	330c      	adds	r3, #12
 8005590:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005592:	623a      	str	r2, [r7, #32]
 8005594:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005596:	69f9      	ldr	r1, [r7, #28]
 8005598:	6a3a      	ldr	r2, [r7, #32]
 800559a:	e841 2300 	strex	r3, r2, [r1]
 800559e:	61bb      	str	r3, [r7, #24]
   return(result);
 80055a0:	69bb      	ldr	r3, [r7, #24]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d1e5      	bne.n	8005572 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f003 0310 	and.w	r3, r3, #16
 80055b0:	2b10      	cmp	r3, #16
 80055b2:	d10a      	bne.n	80055ca <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80055b4:	2300      	movs	r3, #0
 80055b6:	60fb      	str	r3, [r7, #12]
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	60fb      	str	r3, [r7, #12]
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	685b      	ldr	r3, [r3, #4]
 80055c6:	60fb      	str	r3, [r7, #12]
 80055c8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80055ce:	4619      	mov	r1, r3
 80055d0:	6878      	ldr	r0, [r7, #4]
 80055d2:	f7ff fc41 	bl	8004e58 <HAL_UARTEx_RxEventCallback>
 80055d6:	e002      	b.n	80055de <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80055d8:	6878      	ldr	r0, [r7, #4]
 80055da:	f7fb fec9 	bl	8001370 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80055de:	2300      	movs	r3, #0
 80055e0:	e002      	b.n	80055e8 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80055e2:	2300      	movs	r3, #0
 80055e4:	e000      	b.n	80055e8 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80055e6:	2302      	movs	r3, #2
  }
}
 80055e8:	4618      	mov	r0, r3
 80055ea:	3730      	adds	r7, #48	@ 0x30
 80055ec:	46bd      	mov	sp, r7
 80055ee:	bd80      	pop	{r7, pc}

080055f0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80055f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80055f4:	b0c0      	sub	sp, #256	@ 0x100
 80055f6:	af00      	add	r7, sp, #0
 80055f8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80055fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	691b      	ldr	r3, [r3, #16]
 8005604:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005608:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800560c:	68d9      	ldr	r1, [r3, #12]
 800560e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005612:	681a      	ldr	r2, [r3, #0]
 8005614:	ea40 0301 	orr.w	r3, r0, r1
 8005618:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800561a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800561e:	689a      	ldr	r2, [r3, #8]
 8005620:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005624:	691b      	ldr	r3, [r3, #16]
 8005626:	431a      	orrs	r2, r3
 8005628:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800562c:	695b      	ldr	r3, [r3, #20]
 800562e:	431a      	orrs	r2, r3
 8005630:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005634:	69db      	ldr	r3, [r3, #28]
 8005636:	4313      	orrs	r3, r2
 8005638:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800563c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	68db      	ldr	r3, [r3, #12]
 8005644:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005648:	f021 010c 	bic.w	r1, r1, #12
 800564c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005650:	681a      	ldr	r2, [r3, #0]
 8005652:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005656:	430b      	orrs	r3, r1
 8005658:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800565a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	695b      	ldr	r3, [r3, #20]
 8005662:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005666:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800566a:	6999      	ldr	r1, [r3, #24]
 800566c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005670:	681a      	ldr	r2, [r3, #0]
 8005672:	ea40 0301 	orr.w	r3, r0, r1
 8005676:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005678:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800567c:	681a      	ldr	r2, [r3, #0]
 800567e:	4b8f      	ldr	r3, [pc, #572]	@ (80058bc <UART_SetConfig+0x2cc>)
 8005680:	429a      	cmp	r2, r3
 8005682:	d005      	beq.n	8005690 <UART_SetConfig+0xa0>
 8005684:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005688:	681a      	ldr	r2, [r3, #0]
 800568a:	4b8d      	ldr	r3, [pc, #564]	@ (80058c0 <UART_SetConfig+0x2d0>)
 800568c:	429a      	cmp	r2, r3
 800568e:	d104      	bne.n	800569a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005690:	f7fe face 	bl	8003c30 <HAL_RCC_GetPCLK2Freq>
 8005694:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005698:	e003      	b.n	80056a2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800569a:	f7fe fab5 	bl	8003c08 <HAL_RCC_GetPCLK1Freq>
 800569e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80056a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056a6:	69db      	ldr	r3, [r3, #28]
 80056a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80056ac:	f040 810c 	bne.w	80058c8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80056b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80056b4:	2200      	movs	r2, #0
 80056b6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80056ba:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80056be:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80056c2:	4622      	mov	r2, r4
 80056c4:	462b      	mov	r3, r5
 80056c6:	1891      	adds	r1, r2, r2
 80056c8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80056ca:	415b      	adcs	r3, r3
 80056cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80056ce:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80056d2:	4621      	mov	r1, r4
 80056d4:	eb12 0801 	adds.w	r8, r2, r1
 80056d8:	4629      	mov	r1, r5
 80056da:	eb43 0901 	adc.w	r9, r3, r1
 80056de:	f04f 0200 	mov.w	r2, #0
 80056e2:	f04f 0300 	mov.w	r3, #0
 80056e6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80056ea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80056ee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80056f2:	4690      	mov	r8, r2
 80056f4:	4699      	mov	r9, r3
 80056f6:	4623      	mov	r3, r4
 80056f8:	eb18 0303 	adds.w	r3, r8, r3
 80056fc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005700:	462b      	mov	r3, r5
 8005702:	eb49 0303 	adc.w	r3, r9, r3
 8005706:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800570a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800570e:	685b      	ldr	r3, [r3, #4]
 8005710:	2200      	movs	r2, #0
 8005712:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005716:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800571a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800571e:	460b      	mov	r3, r1
 8005720:	18db      	adds	r3, r3, r3
 8005722:	653b      	str	r3, [r7, #80]	@ 0x50
 8005724:	4613      	mov	r3, r2
 8005726:	eb42 0303 	adc.w	r3, r2, r3
 800572a:	657b      	str	r3, [r7, #84]	@ 0x54
 800572c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005730:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005734:	f7fb fac8 	bl	8000cc8 <__aeabi_uldivmod>
 8005738:	4602      	mov	r2, r0
 800573a:	460b      	mov	r3, r1
 800573c:	4b61      	ldr	r3, [pc, #388]	@ (80058c4 <UART_SetConfig+0x2d4>)
 800573e:	fba3 2302 	umull	r2, r3, r3, r2
 8005742:	095b      	lsrs	r3, r3, #5
 8005744:	011c      	lsls	r4, r3, #4
 8005746:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800574a:	2200      	movs	r2, #0
 800574c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005750:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005754:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005758:	4642      	mov	r2, r8
 800575a:	464b      	mov	r3, r9
 800575c:	1891      	adds	r1, r2, r2
 800575e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005760:	415b      	adcs	r3, r3
 8005762:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005764:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005768:	4641      	mov	r1, r8
 800576a:	eb12 0a01 	adds.w	sl, r2, r1
 800576e:	4649      	mov	r1, r9
 8005770:	eb43 0b01 	adc.w	fp, r3, r1
 8005774:	f04f 0200 	mov.w	r2, #0
 8005778:	f04f 0300 	mov.w	r3, #0
 800577c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005780:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005784:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005788:	4692      	mov	sl, r2
 800578a:	469b      	mov	fp, r3
 800578c:	4643      	mov	r3, r8
 800578e:	eb1a 0303 	adds.w	r3, sl, r3
 8005792:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005796:	464b      	mov	r3, r9
 8005798:	eb4b 0303 	adc.w	r3, fp, r3
 800579c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80057a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057a4:	685b      	ldr	r3, [r3, #4]
 80057a6:	2200      	movs	r2, #0
 80057a8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80057ac:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80057b0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80057b4:	460b      	mov	r3, r1
 80057b6:	18db      	adds	r3, r3, r3
 80057b8:	643b      	str	r3, [r7, #64]	@ 0x40
 80057ba:	4613      	mov	r3, r2
 80057bc:	eb42 0303 	adc.w	r3, r2, r3
 80057c0:	647b      	str	r3, [r7, #68]	@ 0x44
 80057c2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80057c6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80057ca:	f7fb fa7d 	bl	8000cc8 <__aeabi_uldivmod>
 80057ce:	4602      	mov	r2, r0
 80057d0:	460b      	mov	r3, r1
 80057d2:	4611      	mov	r1, r2
 80057d4:	4b3b      	ldr	r3, [pc, #236]	@ (80058c4 <UART_SetConfig+0x2d4>)
 80057d6:	fba3 2301 	umull	r2, r3, r3, r1
 80057da:	095b      	lsrs	r3, r3, #5
 80057dc:	2264      	movs	r2, #100	@ 0x64
 80057de:	fb02 f303 	mul.w	r3, r2, r3
 80057e2:	1acb      	subs	r3, r1, r3
 80057e4:	00db      	lsls	r3, r3, #3
 80057e6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80057ea:	4b36      	ldr	r3, [pc, #216]	@ (80058c4 <UART_SetConfig+0x2d4>)
 80057ec:	fba3 2302 	umull	r2, r3, r3, r2
 80057f0:	095b      	lsrs	r3, r3, #5
 80057f2:	005b      	lsls	r3, r3, #1
 80057f4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80057f8:	441c      	add	r4, r3
 80057fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80057fe:	2200      	movs	r2, #0
 8005800:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005804:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005808:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800580c:	4642      	mov	r2, r8
 800580e:	464b      	mov	r3, r9
 8005810:	1891      	adds	r1, r2, r2
 8005812:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005814:	415b      	adcs	r3, r3
 8005816:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005818:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800581c:	4641      	mov	r1, r8
 800581e:	1851      	adds	r1, r2, r1
 8005820:	6339      	str	r1, [r7, #48]	@ 0x30
 8005822:	4649      	mov	r1, r9
 8005824:	414b      	adcs	r3, r1
 8005826:	637b      	str	r3, [r7, #52]	@ 0x34
 8005828:	f04f 0200 	mov.w	r2, #0
 800582c:	f04f 0300 	mov.w	r3, #0
 8005830:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005834:	4659      	mov	r1, fp
 8005836:	00cb      	lsls	r3, r1, #3
 8005838:	4651      	mov	r1, sl
 800583a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800583e:	4651      	mov	r1, sl
 8005840:	00ca      	lsls	r2, r1, #3
 8005842:	4610      	mov	r0, r2
 8005844:	4619      	mov	r1, r3
 8005846:	4603      	mov	r3, r0
 8005848:	4642      	mov	r2, r8
 800584a:	189b      	adds	r3, r3, r2
 800584c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005850:	464b      	mov	r3, r9
 8005852:	460a      	mov	r2, r1
 8005854:	eb42 0303 	adc.w	r3, r2, r3
 8005858:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800585c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005860:	685b      	ldr	r3, [r3, #4]
 8005862:	2200      	movs	r2, #0
 8005864:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005868:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800586c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005870:	460b      	mov	r3, r1
 8005872:	18db      	adds	r3, r3, r3
 8005874:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005876:	4613      	mov	r3, r2
 8005878:	eb42 0303 	adc.w	r3, r2, r3
 800587c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800587e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005882:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005886:	f7fb fa1f 	bl	8000cc8 <__aeabi_uldivmod>
 800588a:	4602      	mov	r2, r0
 800588c:	460b      	mov	r3, r1
 800588e:	4b0d      	ldr	r3, [pc, #52]	@ (80058c4 <UART_SetConfig+0x2d4>)
 8005890:	fba3 1302 	umull	r1, r3, r3, r2
 8005894:	095b      	lsrs	r3, r3, #5
 8005896:	2164      	movs	r1, #100	@ 0x64
 8005898:	fb01 f303 	mul.w	r3, r1, r3
 800589c:	1ad3      	subs	r3, r2, r3
 800589e:	00db      	lsls	r3, r3, #3
 80058a0:	3332      	adds	r3, #50	@ 0x32
 80058a2:	4a08      	ldr	r2, [pc, #32]	@ (80058c4 <UART_SetConfig+0x2d4>)
 80058a4:	fba2 2303 	umull	r2, r3, r2, r3
 80058a8:	095b      	lsrs	r3, r3, #5
 80058aa:	f003 0207 	and.w	r2, r3, #7
 80058ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	4422      	add	r2, r4
 80058b6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80058b8:	e106      	b.n	8005ac8 <UART_SetConfig+0x4d8>
 80058ba:	bf00      	nop
 80058bc:	40011000 	.word	0x40011000
 80058c0:	40011400 	.word	0x40011400
 80058c4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80058c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80058cc:	2200      	movs	r2, #0
 80058ce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80058d2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80058d6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80058da:	4642      	mov	r2, r8
 80058dc:	464b      	mov	r3, r9
 80058de:	1891      	adds	r1, r2, r2
 80058e0:	6239      	str	r1, [r7, #32]
 80058e2:	415b      	adcs	r3, r3
 80058e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80058e6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80058ea:	4641      	mov	r1, r8
 80058ec:	1854      	adds	r4, r2, r1
 80058ee:	4649      	mov	r1, r9
 80058f0:	eb43 0501 	adc.w	r5, r3, r1
 80058f4:	f04f 0200 	mov.w	r2, #0
 80058f8:	f04f 0300 	mov.w	r3, #0
 80058fc:	00eb      	lsls	r3, r5, #3
 80058fe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005902:	00e2      	lsls	r2, r4, #3
 8005904:	4614      	mov	r4, r2
 8005906:	461d      	mov	r5, r3
 8005908:	4643      	mov	r3, r8
 800590a:	18e3      	adds	r3, r4, r3
 800590c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005910:	464b      	mov	r3, r9
 8005912:	eb45 0303 	adc.w	r3, r5, r3
 8005916:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800591a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800591e:	685b      	ldr	r3, [r3, #4]
 8005920:	2200      	movs	r2, #0
 8005922:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005926:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800592a:	f04f 0200 	mov.w	r2, #0
 800592e:	f04f 0300 	mov.w	r3, #0
 8005932:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005936:	4629      	mov	r1, r5
 8005938:	008b      	lsls	r3, r1, #2
 800593a:	4621      	mov	r1, r4
 800593c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005940:	4621      	mov	r1, r4
 8005942:	008a      	lsls	r2, r1, #2
 8005944:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005948:	f7fb f9be 	bl	8000cc8 <__aeabi_uldivmod>
 800594c:	4602      	mov	r2, r0
 800594e:	460b      	mov	r3, r1
 8005950:	4b60      	ldr	r3, [pc, #384]	@ (8005ad4 <UART_SetConfig+0x4e4>)
 8005952:	fba3 2302 	umull	r2, r3, r3, r2
 8005956:	095b      	lsrs	r3, r3, #5
 8005958:	011c      	lsls	r4, r3, #4
 800595a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800595e:	2200      	movs	r2, #0
 8005960:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005964:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005968:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800596c:	4642      	mov	r2, r8
 800596e:	464b      	mov	r3, r9
 8005970:	1891      	adds	r1, r2, r2
 8005972:	61b9      	str	r1, [r7, #24]
 8005974:	415b      	adcs	r3, r3
 8005976:	61fb      	str	r3, [r7, #28]
 8005978:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800597c:	4641      	mov	r1, r8
 800597e:	1851      	adds	r1, r2, r1
 8005980:	6139      	str	r1, [r7, #16]
 8005982:	4649      	mov	r1, r9
 8005984:	414b      	adcs	r3, r1
 8005986:	617b      	str	r3, [r7, #20]
 8005988:	f04f 0200 	mov.w	r2, #0
 800598c:	f04f 0300 	mov.w	r3, #0
 8005990:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005994:	4659      	mov	r1, fp
 8005996:	00cb      	lsls	r3, r1, #3
 8005998:	4651      	mov	r1, sl
 800599a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800599e:	4651      	mov	r1, sl
 80059a0:	00ca      	lsls	r2, r1, #3
 80059a2:	4610      	mov	r0, r2
 80059a4:	4619      	mov	r1, r3
 80059a6:	4603      	mov	r3, r0
 80059a8:	4642      	mov	r2, r8
 80059aa:	189b      	adds	r3, r3, r2
 80059ac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80059b0:	464b      	mov	r3, r9
 80059b2:	460a      	mov	r2, r1
 80059b4:	eb42 0303 	adc.w	r3, r2, r3
 80059b8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80059bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059c0:	685b      	ldr	r3, [r3, #4]
 80059c2:	2200      	movs	r2, #0
 80059c4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80059c6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80059c8:	f04f 0200 	mov.w	r2, #0
 80059cc:	f04f 0300 	mov.w	r3, #0
 80059d0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80059d4:	4649      	mov	r1, r9
 80059d6:	008b      	lsls	r3, r1, #2
 80059d8:	4641      	mov	r1, r8
 80059da:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80059de:	4641      	mov	r1, r8
 80059e0:	008a      	lsls	r2, r1, #2
 80059e2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80059e6:	f7fb f96f 	bl	8000cc8 <__aeabi_uldivmod>
 80059ea:	4602      	mov	r2, r0
 80059ec:	460b      	mov	r3, r1
 80059ee:	4611      	mov	r1, r2
 80059f0:	4b38      	ldr	r3, [pc, #224]	@ (8005ad4 <UART_SetConfig+0x4e4>)
 80059f2:	fba3 2301 	umull	r2, r3, r3, r1
 80059f6:	095b      	lsrs	r3, r3, #5
 80059f8:	2264      	movs	r2, #100	@ 0x64
 80059fa:	fb02 f303 	mul.w	r3, r2, r3
 80059fe:	1acb      	subs	r3, r1, r3
 8005a00:	011b      	lsls	r3, r3, #4
 8005a02:	3332      	adds	r3, #50	@ 0x32
 8005a04:	4a33      	ldr	r2, [pc, #204]	@ (8005ad4 <UART_SetConfig+0x4e4>)
 8005a06:	fba2 2303 	umull	r2, r3, r2, r3
 8005a0a:	095b      	lsrs	r3, r3, #5
 8005a0c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005a10:	441c      	add	r4, r3
 8005a12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005a16:	2200      	movs	r2, #0
 8005a18:	673b      	str	r3, [r7, #112]	@ 0x70
 8005a1a:	677a      	str	r2, [r7, #116]	@ 0x74
 8005a1c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005a20:	4642      	mov	r2, r8
 8005a22:	464b      	mov	r3, r9
 8005a24:	1891      	adds	r1, r2, r2
 8005a26:	60b9      	str	r1, [r7, #8]
 8005a28:	415b      	adcs	r3, r3
 8005a2a:	60fb      	str	r3, [r7, #12]
 8005a2c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005a30:	4641      	mov	r1, r8
 8005a32:	1851      	adds	r1, r2, r1
 8005a34:	6039      	str	r1, [r7, #0]
 8005a36:	4649      	mov	r1, r9
 8005a38:	414b      	adcs	r3, r1
 8005a3a:	607b      	str	r3, [r7, #4]
 8005a3c:	f04f 0200 	mov.w	r2, #0
 8005a40:	f04f 0300 	mov.w	r3, #0
 8005a44:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005a48:	4659      	mov	r1, fp
 8005a4a:	00cb      	lsls	r3, r1, #3
 8005a4c:	4651      	mov	r1, sl
 8005a4e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005a52:	4651      	mov	r1, sl
 8005a54:	00ca      	lsls	r2, r1, #3
 8005a56:	4610      	mov	r0, r2
 8005a58:	4619      	mov	r1, r3
 8005a5a:	4603      	mov	r3, r0
 8005a5c:	4642      	mov	r2, r8
 8005a5e:	189b      	adds	r3, r3, r2
 8005a60:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005a62:	464b      	mov	r3, r9
 8005a64:	460a      	mov	r2, r1
 8005a66:	eb42 0303 	adc.w	r3, r2, r3
 8005a6a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005a6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a70:	685b      	ldr	r3, [r3, #4]
 8005a72:	2200      	movs	r2, #0
 8005a74:	663b      	str	r3, [r7, #96]	@ 0x60
 8005a76:	667a      	str	r2, [r7, #100]	@ 0x64
 8005a78:	f04f 0200 	mov.w	r2, #0
 8005a7c:	f04f 0300 	mov.w	r3, #0
 8005a80:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005a84:	4649      	mov	r1, r9
 8005a86:	008b      	lsls	r3, r1, #2
 8005a88:	4641      	mov	r1, r8
 8005a8a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005a8e:	4641      	mov	r1, r8
 8005a90:	008a      	lsls	r2, r1, #2
 8005a92:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005a96:	f7fb f917 	bl	8000cc8 <__aeabi_uldivmod>
 8005a9a:	4602      	mov	r2, r0
 8005a9c:	460b      	mov	r3, r1
 8005a9e:	4b0d      	ldr	r3, [pc, #52]	@ (8005ad4 <UART_SetConfig+0x4e4>)
 8005aa0:	fba3 1302 	umull	r1, r3, r3, r2
 8005aa4:	095b      	lsrs	r3, r3, #5
 8005aa6:	2164      	movs	r1, #100	@ 0x64
 8005aa8:	fb01 f303 	mul.w	r3, r1, r3
 8005aac:	1ad3      	subs	r3, r2, r3
 8005aae:	011b      	lsls	r3, r3, #4
 8005ab0:	3332      	adds	r3, #50	@ 0x32
 8005ab2:	4a08      	ldr	r2, [pc, #32]	@ (8005ad4 <UART_SetConfig+0x4e4>)
 8005ab4:	fba2 2303 	umull	r2, r3, r2, r3
 8005ab8:	095b      	lsrs	r3, r3, #5
 8005aba:	f003 020f 	and.w	r2, r3, #15
 8005abe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	4422      	add	r2, r4
 8005ac6:	609a      	str	r2, [r3, #8]
}
 8005ac8:	bf00      	nop
 8005aca:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005ad4:	51eb851f 	.word	0x51eb851f

08005ad8 <__cvt>:
 8005ad8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005adc:	ec57 6b10 	vmov	r6, r7, d0
 8005ae0:	2f00      	cmp	r7, #0
 8005ae2:	460c      	mov	r4, r1
 8005ae4:	4619      	mov	r1, r3
 8005ae6:	463b      	mov	r3, r7
 8005ae8:	bfbb      	ittet	lt
 8005aea:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005aee:	461f      	movlt	r7, r3
 8005af0:	2300      	movge	r3, #0
 8005af2:	232d      	movlt	r3, #45	@ 0x2d
 8005af4:	700b      	strb	r3, [r1, #0]
 8005af6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005af8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005afc:	4691      	mov	r9, r2
 8005afe:	f023 0820 	bic.w	r8, r3, #32
 8005b02:	bfbc      	itt	lt
 8005b04:	4632      	movlt	r2, r6
 8005b06:	4616      	movlt	r6, r2
 8005b08:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005b0c:	d005      	beq.n	8005b1a <__cvt+0x42>
 8005b0e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005b12:	d100      	bne.n	8005b16 <__cvt+0x3e>
 8005b14:	3401      	adds	r4, #1
 8005b16:	2102      	movs	r1, #2
 8005b18:	e000      	b.n	8005b1c <__cvt+0x44>
 8005b1a:	2103      	movs	r1, #3
 8005b1c:	ab03      	add	r3, sp, #12
 8005b1e:	9301      	str	r3, [sp, #4]
 8005b20:	ab02      	add	r3, sp, #8
 8005b22:	9300      	str	r3, [sp, #0]
 8005b24:	ec47 6b10 	vmov	d0, r6, r7
 8005b28:	4653      	mov	r3, sl
 8005b2a:	4622      	mov	r2, r4
 8005b2c:	f001 f880 	bl	8006c30 <_dtoa_r>
 8005b30:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005b34:	4605      	mov	r5, r0
 8005b36:	d119      	bne.n	8005b6c <__cvt+0x94>
 8005b38:	f019 0f01 	tst.w	r9, #1
 8005b3c:	d00e      	beq.n	8005b5c <__cvt+0x84>
 8005b3e:	eb00 0904 	add.w	r9, r0, r4
 8005b42:	2200      	movs	r2, #0
 8005b44:	2300      	movs	r3, #0
 8005b46:	4630      	mov	r0, r6
 8005b48:	4639      	mov	r1, r7
 8005b4a:	f7fa ffdd 	bl	8000b08 <__aeabi_dcmpeq>
 8005b4e:	b108      	cbz	r0, 8005b54 <__cvt+0x7c>
 8005b50:	f8cd 900c 	str.w	r9, [sp, #12]
 8005b54:	2230      	movs	r2, #48	@ 0x30
 8005b56:	9b03      	ldr	r3, [sp, #12]
 8005b58:	454b      	cmp	r3, r9
 8005b5a:	d31e      	bcc.n	8005b9a <__cvt+0xc2>
 8005b5c:	9b03      	ldr	r3, [sp, #12]
 8005b5e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005b60:	1b5b      	subs	r3, r3, r5
 8005b62:	4628      	mov	r0, r5
 8005b64:	6013      	str	r3, [r2, #0]
 8005b66:	b004      	add	sp, #16
 8005b68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b6c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005b70:	eb00 0904 	add.w	r9, r0, r4
 8005b74:	d1e5      	bne.n	8005b42 <__cvt+0x6a>
 8005b76:	7803      	ldrb	r3, [r0, #0]
 8005b78:	2b30      	cmp	r3, #48	@ 0x30
 8005b7a:	d10a      	bne.n	8005b92 <__cvt+0xba>
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	2300      	movs	r3, #0
 8005b80:	4630      	mov	r0, r6
 8005b82:	4639      	mov	r1, r7
 8005b84:	f7fa ffc0 	bl	8000b08 <__aeabi_dcmpeq>
 8005b88:	b918      	cbnz	r0, 8005b92 <__cvt+0xba>
 8005b8a:	f1c4 0401 	rsb	r4, r4, #1
 8005b8e:	f8ca 4000 	str.w	r4, [sl]
 8005b92:	f8da 3000 	ldr.w	r3, [sl]
 8005b96:	4499      	add	r9, r3
 8005b98:	e7d3      	b.n	8005b42 <__cvt+0x6a>
 8005b9a:	1c59      	adds	r1, r3, #1
 8005b9c:	9103      	str	r1, [sp, #12]
 8005b9e:	701a      	strb	r2, [r3, #0]
 8005ba0:	e7d9      	b.n	8005b56 <__cvt+0x7e>

08005ba2 <__exponent>:
 8005ba2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005ba4:	2900      	cmp	r1, #0
 8005ba6:	bfba      	itte	lt
 8005ba8:	4249      	neglt	r1, r1
 8005baa:	232d      	movlt	r3, #45	@ 0x2d
 8005bac:	232b      	movge	r3, #43	@ 0x2b
 8005bae:	2909      	cmp	r1, #9
 8005bb0:	7002      	strb	r2, [r0, #0]
 8005bb2:	7043      	strb	r3, [r0, #1]
 8005bb4:	dd29      	ble.n	8005c0a <__exponent+0x68>
 8005bb6:	f10d 0307 	add.w	r3, sp, #7
 8005bba:	461d      	mov	r5, r3
 8005bbc:	270a      	movs	r7, #10
 8005bbe:	461a      	mov	r2, r3
 8005bc0:	fbb1 f6f7 	udiv	r6, r1, r7
 8005bc4:	fb07 1416 	mls	r4, r7, r6, r1
 8005bc8:	3430      	adds	r4, #48	@ 0x30
 8005bca:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005bce:	460c      	mov	r4, r1
 8005bd0:	2c63      	cmp	r4, #99	@ 0x63
 8005bd2:	f103 33ff 	add.w	r3, r3, #4294967295
 8005bd6:	4631      	mov	r1, r6
 8005bd8:	dcf1      	bgt.n	8005bbe <__exponent+0x1c>
 8005bda:	3130      	adds	r1, #48	@ 0x30
 8005bdc:	1e94      	subs	r4, r2, #2
 8005bde:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005be2:	1c41      	adds	r1, r0, #1
 8005be4:	4623      	mov	r3, r4
 8005be6:	42ab      	cmp	r3, r5
 8005be8:	d30a      	bcc.n	8005c00 <__exponent+0x5e>
 8005bea:	f10d 0309 	add.w	r3, sp, #9
 8005bee:	1a9b      	subs	r3, r3, r2
 8005bf0:	42ac      	cmp	r4, r5
 8005bf2:	bf88      	it	hi
 8005bf4:	2300      	movhi	r3, #0
 8005bf6:	3302      	adds	r3, #2
 8005bf8:	4403      	add	r3, r0
 8005bfa:	1a18      	subs	r0, r3, r0
 8005bfc:	b003      	add	sp, #12
 8005bfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c00:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005c04:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005c08:	e7ed      	b.n	8005be6 <__exponent+0x44>
 8005c0a:	2330      	movs	r3, #48	@ 0x30
 8005c0c:	3130      	adds	r1, #48	@ 0x30
 8005c0e:	7083      	strb	r3, [r0, #2]
 8005c10:	70c1      	strb	r1, [r0, #3]
 8005c12:	1d03      	adds	r3, r0, #4
 8005c14:	e7f1      	b.n	8005bfa <__exponent+0x58>
	...

08005c18 <_printf_float>:
 8005c18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c1c:	b08d      	sub	sp, #52	@ 0x34
 8005c1e:	460c      	mov	r4, r1
 8005c20:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005c24:	4616      	mov	r6, r2
 8005c26:	461f      	mov	r7, r3
 8005c28:	4605      	mov	r5, r0
 8005c2a:	f000 fefb 	bl	8006a24 <_localeconv_r>
 8005c2e:	6803      	ldr	r3, [r0, #0]
 8005c30:	9304      	str	r3, [sp, #16]
 8005c32:	4618      	mov	r0, r3
 8005c34:	f7fa fb3c 	bl	80002b0 <strlen>
 8005c38:	2300      	movs	r3, #0
 8005c3a:	930a      	str	r3, [sp, #40]	@ 0x28
 8005c3c:	f8d8 3000 	ldr.w	r3, [r8]
 8005c40:	9005      	str	r0, [sp, #20]
 8005c42:	3307      	adds	r3, #7
 8005c44:	f023 0307 	bic.w	r3, r3, #7
 8005c48:	f103 0208 	add.w	r2, r3, #8
 8005c4c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005c50:	f8d4 b000 	ldr.w	fp, [r4]
 8005c54:	f8c8 2000 	str.w	r2, [r8]
 8005c58:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005c5c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005c60:	9307      	str	r3, [sp, #28]
 8005c62:	f8cd 8018 	str.w	r8, [sp, #24]
 8005c66:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005c6a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005c6e:	4b9c      	ldr	r3, [pc, #624]	@ (8005ee0 <_printf_float+0x2c8>)
 8005c70:	f04f 32ff 	mov.w	r2, #4294967295
 8005c74:	f7fa ff7a 	bl	8000b6c <__aeabi_dcmpun>
 8005c78:	bb70      	cbnz	r0, 8005cd8 <_printf_float+0xc0>
 8005c7a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005c7e:	4b98      	ldr	r3, [pc, #608]	@ (8005ee0 <_printf_float+0x2c8>)
 8005c80:	f04f 32ff 	mov.w	r2, #4294967295
 8005c84:	f7fa ff54 	bl	8000b30 <__aeabi_dcmple>
 8005c88:	bb30      	cbnz	r0, 8005cd8 <_printf_float+0xc0>
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	4640      	mov	r0, r8
 8005c90:	4649      	mov	r1, r9
 8005c92:	f7fa ff43 	bl	8000b1c <__aeabi_dcmplt>
 8005c96:	b110      	cbz	r0, 8005c9e <_printf_float+0x86>
 8005c98:	232d      	movs	r3, #45	@ 0x2d
 8005c9a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005c9e:	4a91      	ldr	r2, [pc, #580]	@ (8005ee4 <_printf_float+0x2cc>)
 8005ca0:	4b91      	ldr	r3, [pc, #580]	@ (8005ee8 <_printf_float+0x2d0>)
 8005ca2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005ca6:	bf8c      	ite	hi
 8005ca8:	4690      	movhi	r8, r2
 8005caa:	4698      	movls	r8, r3
 8005cac:	2303      	movs	r3, #3
 8005cae:	6123      	str	r3, [r4, #16]
 8005cb0:	f02b 0304 	bic.w	r3, fp, #4
 8005cb4:	6023      	str	r3, [r4, #0]
 8005cb6:	f04f 0900 	mov.w	r9, #0
 8005cba:	9700      	str	r7, [sp, #0]
 8005cbc:	4633      	mov	r3, r6
 8005cbe:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005cc0:	4621      	mov	r1, r4
 8005cc2:	4628      	mov	r0, r5
 8005cc4:	f000 f9d2 	bl	800606c <_printf_common>
 8005cc8:	3001      	adds	r0, #1
 8005cca:	f040 808d 	bne.w	8005de8 <_printf_float+0x1d0>
 8005cce:	f04f 30ff 	mov.w	r0, #4294967295
 8005cd2:	b00d      	add	sp, #52	@ 0x34
 8005cd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005cd8:	4642      	mov	r2, r8
 8005cda:	464b      	mov	r3, r9
 8005cdc:	4640      	mov	r0, r8
 8005cde:	4649      	mov	r1, r9
 8005ce0:	f7fa ff44 	bl	8000b6c <__aeabi_dcmpun>
 8005ce4:	b140      	cbz	r0, 8005cf8 <_printf_float+0xe0>
 8005ce6:	464b      	mov	r3, r9
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	bfbc      	itt	lt
 8005cec:	232d      	movlt	r3, #45	@ 0x2d
 8005cee:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005cf2:	4a7e      	ldr	r2, [pc, #504]	@ (8005eec <_printf_float+0x2d4>)
 8005cf4:	4b7e      	ldr	r3, [pc, #504]	@ (8005ef0 <_printf_float+0x2d8>)
 8005cf6:	e7d4      	b.n	8005ca2 <_printf_float+0x8a>
 8005cf8:	6863      	ldr	r3, [r4, #4]
 8005cfa:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005cfe:	9206      	str	r2, [sp, #24]
 8005d00:	1c5a      	adds	r2, r3, #1
 8005d02:	d13b      	bne.n	8005d7c <_printf_float+0x164>
 8005d04:	2306      	movs	r3, #6
 8005d06:	6063      	str	r3, [r4, #4]
 8005d08:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005d0c:	2300      	movs	r3, #0
 8005d0e:	6022      	str	r2, [r4, #0]
 8005d10:	9303      	str	r3, [sp, #12]
 8005d12:	ab0a      	add	r3, sp, #40	@ 0x28
 8005d14:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005d18:	ab09      	add	r3, sp, #36	@ 0x24
 8005d1a:	9300      	str	r3, [sp, #0]
 8005d1c:	6861      	ldr	r1, [r4, #4]
 8005d1e:	ec49 8b10 	vmov	d0, r8, r9
 8005d22:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005d26:	4628      	mov	r0, r5
 8005d28:	f7ff fed6 	bl	8005ad8 <__cvt>
 8005d2c:	9b06      	ldr	r3, [sp, #24]
 8005d2e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005d30:	2b47      	cmp	r3, #71	@ 0x47
 8005d32:	4680      	mov	r8, r0
 8005d34:	d129      	bne.n	8005d8a <_printf_float+0x172>
 8005d36:	1cc8      	adds	r0, r1, #3
 8005d38:	db02      	blt.n	8005d40 <_printf_float+0x128>
 8005d3a:	6863      	ldr	r3, [r4, #4]
 8005d3c:	4299      	cmp	r1, r3
 8005d3e:	dd41      	ble.n	8005dc4 <_printf_float+0x1ac>
 8005d40:	f1aa 0a02 	sub.w	sl, sl, #2
 8005d44:	fa5f fa8a 	uxtb.w	sl, sl
 8005d48:	3901      	subs	r1, #1
 8005d4a:	4652      	mov	r2, sl
 8005d4c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005d50:	9109      	str	r1, [sp, #36]	@ 0x24
 8005d52:	f7ff ff26 	bl	8005ba2 <__exponent>
 8005d56:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005d58:	1813      	adds	r3, r2, r0
 8005d5a:	2a01      	cmp	r2, #1
 8005d5c:	4681      	mov	r9, r0
 8005d5e:	6123      	str	r3, [r4, #16]
 8005d60:	dc02      	bgt.n	8005d68 <_printf_float+0x150>
 8005d62:	6822      	ldr	r2, [r4, #0]
 8005d64:	07d2      	lsls	r2, r2, #31
 8005d66:	d501      	bpl.n	8005d6c <_printf_float+0x154>
 8005d68:	3301      	adds	r3, #1
 8005d6a:	6123      	str	r3, [r4, #16]
 8005d6c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d0a2      	beq.n	8005cba <_printf_float+0xa2>
 8005d74:	232d      	movs	r3, #45	@ 0x2d
 8005d76:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005d7a:	e79e      	b.n	8005cba <_printf_float+0xa2>
 8005d7c:	9a06      	ldr	r2, [sp, #24]
 8005d7e:	2a47      	cmp	r2, #71	@ 0x47
 8005d80:	d1c2      	bne.n	8005d08 <_printf_float+0xf0>
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d1c0      	bne.n	8005d08 <_printf_float+0xf0>
 8005d86:	2301      	movs	r3, #1
 8005d88:	e7bd      	b.n	8005d06 <_printf_float+0xee>
 8005d8a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005d8e:	d9db      	bls.n	8005d48 <_printf_float+0x130>
 8005d90:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005d94:	d118      	bne.n	8005dc8 <_printf_float+0x1b0>
 8005d96:	2900      	cmp	r1, #0
 8005d98:	6863      	ldr	r3, [r4, #4]
 8005d9a:	dd0b      	ble.n	8005db4 <_printf_float+0x19c>
 8005d9c:	6121      	str	r1, [r4, #16]
 8005d9e:	b913      	cbnz	r3, 8005da6 <_printf_float+0x18e>
 8005da0:	6822      	ldr	r2, [r4, #0]
 8005da2:	07d0      	lsls	r0, r2, #31
 8005da4:	d502      	bpl.n	8005dac <_printf_float+0x194>
 8005da6:	3301      	adds	r3, #1
 8005da8:	440b      	add	r3, r1
 8005daa:	6123      	str	r3, [r4, #16]
 8005dac:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005dae:	f04f 0900 	mov.w	r9, #0
 8005db2:	e7db      	b.n	8005d6c <_printf_float+0x154>
 8005db4:	b913      	cbnz	r3, 8005dbc <_printf_float+0x1a4>
 8005db6:	6822      	ldr	r2, [r4, #0]
 8005db8:	07d2      	lsls	r2, r2, #31
 8005dba:	d501      	bpl.n	8005dc0 <_printf_float+0x1a8>
 8005dbc:	3302      	adds	r3, #2
 8005dbe:	e7f4      	b.n	8005daa <_printf_float+0x192>
 8005dc0:	2301      	movs	r3, #1
 8005dc2:	e7f2      	b.n	8005daa <_printf_float+0x192>
 8005dc4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005dc8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005dca:	4299      	cmp	r1, r3
 8005dcc:	db05      	blt.n	8005dda <_printf_float+0x1c2>
 8005dce:	6823      	ldr	r3, [r4, #0]
 8005dd0:	6121      	str	r1, [r4, #16]
 8005dd2:	07d8      	lsls	r0, r3, #31
 8005dd4:	d5ea      	bpl.n	8005dac <_printf_float+0x194>
 8005dd6:	1c4b      	adds	r3, r1, #1
 8005dd8:	e7e7      	b.n	8005daa <_printf_float+0x192>
 8005dda:	2900      	cmp	r1, #0
 8005ddc:	bfd4      	ite	le
 8005dde:	f1c1 0202 	rsble	r2, r1, #2
 8005de2:	2201      	movgt	r2, #1
 8005de4:	4413      	add	r3, r2
 8005de6:	e7e0      	b.n	8005daa <_printf_float+0x192>
 8005de8:	6823      	ldr	r3, [r4, #0]
 8005dea:	055a      	lsls	r2, r3, #21
 8005dec:	d407      	bmi.n	8005dfe <_printf_float+0x1e6>
 8005dee:	6923      	ldr	r3, [r4, #16]
 8005df0:	4642      	mov	r2, r8
 8005df2:	4631      	mov	r1, r6
 8005df4:	4628      	mov	r0, r5
 8005df6:	47b8      	blx	r7
 8005df8:	3001      	adds	r0, #1
 8005dfa:	d12b      	bne.n	8005e54 <_printf_float+0x23c>
 8005dfc:	e767      	b.n	8005cce <_printf_float+0xb6>
 8005dfe:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005e02:	f240 80dd 	bls.w	8005fc0 <_printf_float+0x3a8>
 8005e06:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	f7fa fe7b 	bl	8000b08 <__aeabi_dcmpeq>
 8005e12:	2800      	cmp	r0, #0
 8005e14:	d033      	beq.n	8005e7e <_printf_float+0x266>
 8005e16:	4a37      	ldr	r2, [pc, #220]	@ (8005ef4 <_printf_float+0x2dc>)
 8005e18:	2301      	movs	r3, #1
 8005e1a:	4631      	mov	r1, r6
 8005e1c:	4628      	mov	r0, r5
 8005e1e:	47b8      	blx	r7
 8005e20:	3001      	adds	r0, #1
 8005e22:	f43f af54 	beq.w	8005cce <_printf_float+0xb6>
 8005e26:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005e2a:	4543      	cmp	r3, r8
 8005e2c:	db02      	blt.n	8005e34 <_printf_float+0x21c>
 8005e2e:	6823      	ldr	r3, [r4, #0]
 8005e30:	07d8      	lsls	r0, r3, #31
 8005e32:	d50f      	bpl.n	8005e54 <_printf_float+0x23c>
 8005e34:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005e38:	4631      	mov	r1, r6
 8005e3a:	4628      	mov	r0, r5
 8005e3c:	47b8      	blx	r7
 8005e3e:	3001      	adds	r0, #1
 8005e40:	f43f af45 	beq.w	8005cce <_printf_float+0xb6>
 8005e44:	f04f 0900 	mov.w	r9, #0
 8005e48:	f108 38ff 	add.w	r8, r8, #4294967295
 8005e4c:	f104 0a1a 	add.w	sl, r4, #26
 8005e50:	45c8      	cmp	r8, r9
 8005e52:	dc09      	bgt.n	8005e68 <_printf_float+0x250>
 8005e54:	6823      	ldr	r3, [r4, #0]
 8005e56:	079b      	lsls	r3, r3, #30
 8005e58:	f100 8103 	bmi.w	8006062 <_printf_float+0x44a>
 8005e5c:	68e0      	ldr	r0, [r4, #12]
 8005e5e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005e60:	4298      	cmp	r0, r3
 8005e62:	bfb8      	it	lt
 8005e64:	4618      	movlt	r0, r3
 8005e66:	e734      	b.n	8005cd2 <_printf_float+0xba>
 8005e68:	2301      	movs	r3, #1
 8005e6a:	4652      	mov	r2, sl
 8005e6c:	4631      	mov	r1, r6
 8005e6e:	4628      	mov	r0, r5
 8005e70:	47b8      	blx	r7
 8005e72:	3001      	adds	r0, #1
 8005e74:	f43f af2b 	beq.w	8005cce <_printf_float+0xb6>
 8005e78:	f109 0901 	add.w	r9, r9, #1
 8005e7c:	e7e8      	b.n	8005e50 <_printf_float+0x238>
 8005e7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	dc39      	bgt.n	8005ef8 <_printf_float+0x2e0>
 8005e84:	4a1b      	ldr	r2, [pc, #108]	@ (8005ef4 <_printf_float+0x2dc>)
 8005e86:	2301      	movs	r3, #1
 8005e88:	4631      	mov	r1, r6
 8005e8a:	4628      	mov	r0, r5
 8005e8c:	47b8      	blx	r7
 8005e8e:	3001      	adds	r0, #1
 8005e90:	f43f af1d 	beq.w	8005cce <_printf_float+0xb6>
 8005e94:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005e98:	ea59 0303 	orrs.w	r3, r9, r3
 8005e9c:	d102      	bne.n	8005ea4 <_printf_float+0x28c>
 8005e9e:	6823      	ldr	r3, [r4, #0]
 8005ea0:	07d9      	lsls	r1, r3, #31
 8005ea2:	d5d7      	bpl.n	8005e54 <_printf_float+0x23c>
 8005ea4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005ea8:	4631      	mov	r1, r6
 8005eaa:	4628      	mov	r0, r5
 8005eac:	47b8      	blx	r7
 8005eae:	3001      	adds	r0, #1
 8005eb0:	f43f af0d 	beq.w	8005cce <_printf_float+0xb6>
 8005eb4:	f04f 0a00 	mov.w	sl, #0
 8005eb8:	f104 0b1a 	add.w	fp, r4, #26
 8005ebc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ebe:	425b      	negs	r3, r3
 8005ec0:	4553      	cmp	r3, sl
 8005ec2:	dc01      	bgt.n	8005ec8 <_printf_float+0x2b0>
 8005ec4:	464b      	mov	r3, r9
 8005ec6:	e793      	b.n	8005df0 <_printf_float+0x1d8>
 8005ec8:	2301      	movs	r3, #1
 8005eca:	465a      	mov	r2, fp
 8005ecc:	4631      	mov	r1, r6
 8005ece:	4628      	mov	r0, r5
 8005ed0:	47b8      	blx	r7
 8005ed2:	3001      	adds	r0, #1
 8005ed4:	f43f aefb 	beq.w	8005cce <_printf_float+0xb6>
 8005ed8:	f10a 0a01 	add.w	sl, sl, #1
 8005edc:	e7ee      	b.n	8005ebc <_printf_float+0x2a4>
 8005ede:	bf00      	nop
 8005ee0:	7fefffff 	.word	0x7fefffff
 8005ee4:	0800b124 	.word	0x0800b124
 8005ee8:	0800b120 	.word	0x0800b120
 8005eec:	0800b12c 	.word	0x0800b12c
 8005ef0:	0800b128 	.word	0x0800b128
 8005ef4:	0800b130 	.word	0x0800b130
 8005ef8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005efa:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005efe:	4553      	cmp	r3, sl
 8005f00:	bfa8      	it	ge
 8005f02:	4653      	movge	r3, sl
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	4699      	mov	r9, r3
 8005f08:	dc36      	bgt.n	8005f78 <_printf_float+0x360>
 8005f0a:	f04f 0b00 	mov.w	fp, #0
 8005f0e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005f12:	f104 021a 	add.w	r2, r4, #26
 8005f16:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005f18:	9306      	str	r3, [sp, #24]
 8005f1a:	eba3 0309 	sub.w	r3, r3, r9
 8005f1e:	455b      	cmp	r3, fp
 8005f20:	dc31      	bgt.n	8005f86 <_printf_float+0x36e>
 8005f22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f24:	459a      	cmp	sl, r3
 8005f26:	dc3a      	bgt.n	8005f9e <_printf_float+0x386>
 8005f28:	6823      	ldr	r3, [r4, #0]
 8005f2a:	07da      	lsls	r2, r3, #31
 8005f2c:	d437      	bmi.n	8005f9e <_printf_float+0x386>
 8005f2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f30:	ebaa 0903 	sub.w	r9, sl, r3
 8005f34:	9b06      	ldr	r3, [sp, #24]
 8005f36:	ebaa 0303 	sub.w	r3, sl, r3
 8005f3a:	4599      	cmp	r9, r3
 8005f3c:	bfa8      	it	ge
 8005f3e:	4699      	movge	r9, r3
 8005f40:	f1b9 0f00 	cmp.w	r9, #0
 8005f44:	dc33      	bgt.n	8005fae <_printf_float+0x396>
 8005f46:	f04f 0800 	mov.w	r8, #0
 8005f4a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005f4e:	f104 0b1a 	add.w	fp, r4, #26
 8005f52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f54:	ebaa 0303 	sub.w	r3, sl, r3
 8005f58:	eba3 0309 	sub.w	r3, r3, r9
 8005f5c:	4543      	cmp	r3, r8
 8005f5e:	f77f af79 	ble.w	8005e54 <_printf_float+0x23c>
 8005f62:	2301      	movs	r3, #1
 8005f64:	465a      	mov	r2, fp
 8005f66:	4631      	mov	r1, r6
 8005f68:	4628      	mov	r0, r5
 8005f6a:	47b8      	blx	r7
 8005f6c:	3001      	adds	r0, #1
 8005f6e:	f43f aeae 	beq.w	8005cce <_printf_float+0xb6>
 8005f72:	f108 0801 	add.w	r8, r8, #1
 8005f76:	e7ec      	b.n	8005f52 <_printf_float+0x33a>
 8005f78:	4642      	mov	r2, r8
 8005f7a:	4631      	mov	r1, r6
 8005f7c:	4628      	mov	r0, r5
 8005f7e:	47b8      	blx	r7
 8005f80:	3001      	adds	r0, #1
 8005f82:	d1c2      	bne.n	8005f0a <_printf_float+0x2f2>
 8005f84:	e6a3      	b.n	8005cce <_printf_float+0xb6>
 8005f86:	2301      	movs	r3, #1
 8005f88:	4631      	mov	r1, r6
 8005f8a:	4628      	mov	r0, r5
 8005f8c:	9206      	str	r2, [sp, #24]
 8005f8e:	47b8      	blx	r7
 8005f90:	3001      	adds	r0, #1
 8005f92:	f43f ae9c 	beq.w	8005cce <_printf_float+0xb6>
 8005f96:	9a06      	ldr	r2, [sp, #24]
 8005f98:	f10b 0b01 	add.w	fp, fp, #1
 8005f9c:	e7bb      	b.n	8005f16 <_printf_float+0x2fe>
 8005f9e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005fa2:	4631      	mov	r1, r6
 8005fa4:	4628      	mov	r0, r5
 8005fa6:	47b8      	blx	r7
 8005fa8:	3001      	adds	r0, #1
 8005faa:	d1c0      	bne.n	8005f2e <_printf_float+0x316>
 8005fac:	e68f      	b.n	8005cce <_printf_float+0xb6>
 8005fae:	9a06      	ldr	r2, [sp, #24]
 8005fb0:	464b      	mov	r3, r9
 8005fb2:	4442      	add	r2, r8
 8005fb4:	4631      	mov	r1, r6
 8005fb6:	4628      	mov	r0, r5
 8005fb8:	47b8      	blx	r7
 8005fba:	3001      	adds	r0, #1
 8005fbc:	d1c3      	bne.n	8005f46 <_printf_float+0x32e>
 8005fbe:	e686      	b.n	8005cce <_printf_float+0xb6>
 8005fc0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005fc4:	f1ba 0f01 	cmp.w	sl, #1
 8005fc8:	dc01      	bgt.n	8005fce <_printf_float+0x3b6>
 8005fca:	07db      	lsls	r3, r3, #31
 8005fcc:	d536      	bpl.n	800603c <_printf_float+0x424>
 8005fce:	2301      	movs	r3, #1
 8005fd0:	4642      	mov	r2, r8
 8005fd2:	4631      	mov	r1, r6
 8005fd4:	4628      	mov	r0, r5
 8005fd6:	47b8      	blx	r7
 8005fd8:	3001      	adds	r0, #1
 8005fda:	f43f ae78 	beq.w	8005cce <_printf_float+0xb6>
 8005fde:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005fe2:	4631      	mov	r1, r6
 8005fe4:	4628      	mov	r0, r5
 8005fe6:	47b8      	blx	r7
 8005fe8:	3001      	adds	r0, #1
 8005fea:	f43f ae70 	beq.w	8005cce <_printf_float+0xb6>
 8005fee:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	2300      	movs	r3, #0
 8005ff6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005ffa:	f7fa fd85 	bl	8000b08 <__aeabi_dcmpeq>
 8005ffe:	b9c0      	cbnz	r0, 8006032 <_printf_float+0x41a>
 8006000:	4653      	mov	r3, sl
 8006002:	f108 0201 	add.w	r2, r8, #1
 8006006:	4631      	mov	r1, r6
 8006008:	4628      	mov	r0, r5
 800600a:	47b8      	blx	r7
 800600c:	3001      	adds	r0, #1
 800600e:	d10c      	bne.n	800602a <_printf_float+0x412>
 8006010:	e65d      	b.n	8005cce <_printf_float+0xb6>
 8006012:	2301      	movs	r3, #1
 8006014:	465a      	mov	r2, fp
 8006016:	4631      	mov	r1, r6
 8006018:	4628      	mov	r0, r5
 800601a:	47b8      	blx	r7
 800601c:	3001      	adds	r0, #1
 800601e:	f43f ae56 	beq.w	8005cce <_printf_float+0xb6>
 8006022:	f108 0801 	add.w	r8, r8, #1
 8006026:	45d0      	cmp	r8, sl
 8006028:	dbf3      	blt.n	8006012 <_printf_float+0x3fa>
 800602a:	464b      	mov	r3, r9
 800602c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006030:	e6df      	b.n	8005df2 <_printf_float+0x1da>
 8006032:	f04f 0800 	mov.w	r8, #0
 8006036:	f104 0b1a 	add.w	fp, r4, #26
 800603a:	e7f4      	b.n	8006026 <_printf_float+0x40e>
 800603c:	2301      	movs	r3, #1
 800603e:	4642      	mov	r2, r8
 8006040:	e7e1      	b.n	8006006 <_printf_float+0x3ee>
 8006042:	2301      	movs	r3, #1
 8006044:	464a      	mov	r2, r9
 8006046:	4631      	mov	r1, r6
 8006048:	4628      	mov	r0, r5
 800604a:	47b8      	blx	r7
 800604c:	3001      	adds	r0, #1
 800604e:	f43f ae3e 	beq.w	8005cce <_printf_float+0xb6>
 8006052:	f108 0801 	add.w	r8, r8, #1
 8006056:	68e3      	ldr	r3, [r4, #12]
 8006058:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800605a:	1a5b      	subs	r3, r3, r1
 800605c:	4543      	cmp	r3, r8
 800605e:	dcf0      	bgt.n	8006042 <_printf_float+0x42a>
 8006060:	e6fc      	b.n	8005e5c <_printf_float+0x244>
 8006062:	f04f 0800 	mov.w	r8, #0
 8006066:	f104 0919 	add.w	r9, r4, #25
 800606a:	e7f4      	b.n	8006056 <_printf_float+0x43e>

0800606c <_printf_common>:
 800606c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006070:	4616      	mov	r6, r2
 8006072:	4698      	mov	r8, r3
 8006074:	688a      	ldr	r2, [r1, #8]
 8006076:	690b      	ldr	r3, [r1, #16]
 8006078:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800607c:	4293      	cmp	r3, r2
 800607e:	bfb8      	it	lt
 8006080:	4613      	movlt	r3, r2
 8006082:	6033      	str	r3, [r6, #0]
 8006084:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006088:	4607      	mov	r7, r0
 800608a:	460c      	mov	r4, r1
 800608c:	b10a      	cbz	r2, 8006092 <_printf_common+0x26>
 800608e:	3301      	adds	r3, #1
 8006090:	6033      	str	r3, [r6, #0]
 8006092:	6823      	ldr	r3, [r4, #0]
 8006094:	0699      	lsls	r1, r3, #26
 8006096:	bf42      	ittt	mi
 8006098:	6833      	ldrmi	r3, [r6, #0]
 800609a:	3302      	addmi	r3, #2
 800609c:	6033      	strmi	r3, [r6, #0]
 800609e:	6825      	ldr	r5, [r4, #0]
 80060a0:	f015 0506 	ands.w	r5, r5, #6
 80060a4:	d106      	bne.n	80060b4 <_printf_common+0x48>
 80060a6:	f104 0a19 	add.w	sl, r4, #25
 80060aa:	68e3      	ldr	r3, [r4, #12]
 80060ac:	6832      	ldr	r2, [r6, #0]
 80060ae:	1a9b      	subs	r3, r3, r2
 80060b0:	42ab      	cmp	r3, r5
 80060b2:	dc26      	bgt.n	8006102 <_printf_common+0x96>
 80060b4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80060b8:	6822      	ldr	r2, [r4, #0]
 80060ba:	3b00      	subs	r3, #0
 80060bc:	bf18      	it	ne
 80060be:	2301      	movne	r3, #1
 80060c0:	0692      	lsls	r2, r2, #26
 80060c2:	d42b      	bmi.n	800611c <_printf_common+0xb0>
 80060c4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80060c8:	4641      	mov	r1, r8
 80060ca:	4638      	mov	r0, r7
 80060cc:	47c8      	blx	r9
 80060ce:	3001      	adds	r0, #1
 80060d0:	d01e      	beq.n	8006110 <_printf_common+0xa4>
 80060d2:	6823      	ldr	r3, [r4, #0]
 80060d4:	6922      	ldr	r2, [r4, #16]
 80060d6:	f003 0306 	and.w	r3, r3, #6
 80060da:	2b04      	cmp	r3, #4
 80060dc:	bf02      	ittt	eq
 80060de:	68e5      	ldreq	r5, [r4, #12]
 80060e0:	6833      	ldreq	r3, [r6, #0]
 80060e2:	1aed      	subeq	r5, r5, r3
 80060e4:	68a3      	ldr	r3, [r4, #8]
 80060e6:	bf0c      	ite	eq
 80060e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80060ec:	2500      	movne	r5, #0
 80060ee:	4293      	cmp	r3, r2
 80060f0:	bfc4      	itt	gt
 80060f2:	1a9b      	subgt	r3, r3, r2
 80060f4:	18ed      	addgt	r5, r5, r3
 80060f6:	2600      	movs	r6, #0
 80060f8:	341a      	adds	r4, #26
 80060fa:	42b5      	cmp	r5, r6
 80060fc:	d11a      	bne.n	8006134 <_printf_common+0xc8>
 80060fe:	2000      	movs	r0, #0
 8006100:	e008      	b.n	8006114 <_printf_common+0xa8>
 8006102:	2301      	movs	r3, #1
 8006104:	4652      	mov	r2, sl
 8006106:	4641      	mov	r1, r8
 8006108:	4638      	mov	r0, r7
 800610a:	47c8      	blx	r9
 800610c:	3001      	adds	r0, #1
 800610e:	d103      	bne.n	8006118 <_printf_common+0xac>
 8006110:	f04f 30ff 	mov.w	r0, #4294967295
 8006114:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006118:	3501      	adds	r5, #1
 800611a:	e7c6      	b.n	80060aa <_printf_common+0x3e>
 800611c:	18e1      	adds	r1, r4, r3
 800611e:	1c5a      	adds	r2, r3, #1
 8006120:	2030      	movs	r0, #48	@ 0x30
 8006122:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006126:	4422      	add	r2, r4
 8006128:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800612c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006130:	3302      	adds	r3, #2
 8006132:	e7c7      	b.n	80060c4 <_printf_common+0x58>
 8006134:	2301      	movs	r3, #1
 8006136:	4622      	mov	r2, r4
 8006138:	4641      	mov	r1, r8
 800613a:	4638      	mov	r0, r7
 800613c:	47c8      	blx	r9
 800613e:	3001      	adds	r0, #1
 8006140:	d0e6      	beq.n	8006110 <_printf_common+0xa4>
 8006142:	3601      	adds	r6, #1
 8006144:	e7d9      	b.n	80060fa <_printf_common+0x8e>
	...

08006148 <_printf_i>:
 8006148:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800614c:	7e0f      	ldrb	r7, [r1, #24]
 800614e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006150:	2f78      	cmp	r7, #120	@ 0x78
 8006152:	4691      	mov	r9, r2
 8006154:	4680      	mov	r8, r0
 8006156:	460c      	mov	r4, r1
 8006158:	469a      	mov	sl, r3
 800615a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800615e:	d807      	bhi.n	8006170 <_printf_i+0x28>
 8006160:	2f62      	cmp	r7, #98	@ 0x62
 8006162:	d80a      	bhi.n	800617a <_printf_i+0x32>
 8006164:	2f00      	cmp	r7, #0
 8006166:	f000 80d1 	beq.w	800630c <_printf_i+0x1c4>
 800616a:	2f58      	cmp	r7, #88	@ 0x58
 800616c:	f000 80b8 	beq.w	80062e0 <_printf_i+0x198>
 8006170:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006174:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006178:	e03a      	b.n	80061f0 <_printf_i+0xa8>
 800617a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800617e:	2b15      	cmp	r3, #21
 8006180:	d8f6      	bhi.n	8006170 <_printf_i+0x28>
 8006182:	a101      	add	r1, pc, #4	@ (adr r1, 8006188 <_printf_i+0x40>)
 8006184:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006188:	080061e1 	.word	0x080061e1
 800618c:	080061f5 	.word	0x080061f5
 8006190:	08006171 	.word	0x08006171
 8006194:	08006171 	.word	0x08006171
 8006198:	08006171 	.word	0x08006171
 800619c:	08006171 	.word	0x08006171
 80061a0:	080061f5 	.word	0x080061f5
 80061a4:	08006171 	.word	0x08006171
 80061a8:	08006171 	.word	0x08006171
 80061ac:	08006171 	.word	0x08006171
 80061b0:	08006171 	.word	0x08006171
 80061b4:	080062f3 	.word	0x080062f3
 80061b8:	0800621f 	.word	0x0800621f
 80061bc:	080062ad 	.word	0x080062ad
 80061c0:	08006171 	.word	0x08006171
 80061c4:	08006171 	.word	0x08006171
 80061c8:	08006315 	.word	0x08006315
 80061cc:	08006171 	.word	0x08006171
 80061d0:	0800621f 	.word	0x0800621f
 80061d4:	08006171 	.word	0x08006171
 80061d8:	08006171 	.word	0x08006171
 80061dc:	080062b5 	.word	0x080062b5
 80061e0:	6833      	ldr	r3, [r6, #0]
 80061e2:	1d1a      	adds	r2, r3, #4
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	6032      	str	r2, [r6, #0]
 80061e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80061ec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80061f0:	2301      	movs	r3, #1
 80061f2:	e09c      	b.n	800632e <_printf_i+0x1e6>
 80061f4:	6833      	ldr	r3, [r6, #0]
 80061f6:	6820      	ldr	r0, [r4, #0]
 80061f8:	1d19      	adds	r1, r3, #4
 80061fa:	6031      	str	r1, [r6, #0]
 80061fc:	0606      	lsls	r6, r0, #24
 80061fe:	d501      	bpl.n	8006204 <_printf_i+0xbc>
 8006200:	681d      	ldr	r5, [r3, #0]
 8006202:	e003      	b.n	800620c <_printf_i+0xc4>
 8006204:	0645      	lsls	r5, r0, #25
 8006206:	d5fb      	bpl.n	8006200 <_printf_i+0xb8>
 8006208:	f9b3 5000 	ldrsh.w	r5, [r3]
 800620c:	2d00      	cmp	r5, #0
 800620e:	da03      	bge.n	8006218 <_printf_i+0xd0>
 8006210:	232d      	movs	r3, #45	@ 0x2d
 8006212:	426d      	negs	r5, r5
 8006214:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006218:	4858      	ldr	r0, [pc, #352]	@ (800637c <_printf_i+0x234>)
 800621a:	230a      	movs	r3, #10
 800621c:	e011      	b.n	8006242 <_printf_i+0xfa>
 800621e:	6821      	ldr	r1, [r4, #0]
 8006220:	6833      	ldr	r3, [r6, #0]
 8006222:	0608      	lsls	r0, r1, #24
 8006224:	f853 5b04 	ldr.w	r5, [r3], #4
 8006228:	d402      	bmi.n	8006230 <_printf_i+0xe8>
 800622a:	0649      	lsls	r1, r1, #25
 800622c:	bf48      	it	mi
 800622e:	b2ad      	uxthmi	r5, r5
 8006230:	2f6f      	cmp	r7, #111	@ 0x6f
 8006232:	4852      	ldr	r0, [pc, #328]	@ (800637c <_printf_i+0x234>)
 8006234:	6033      	str	r3, [r6, #0]
 8006236:	bf14      	ite	ne
 8006238:	230a      	movne	r3, #10
 800623a:	2308      	moveq	r3, #8
 800623c:	2100      	movs	r1, #0
 800623e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006242:	6866      	ldr	r6, [r4, #4]
 8006244:	60a6      	str	r6, [r4, #8]
 8006246:	2e00      	cmp	r6, #0
 8006248:	db05      	blt.n	8006256 <_printf_i+0x10e>
 800624a:	6821      	ldr	r1, [r4, #0]
 800624c:	432e      	orrs	r6, r5
 800624e:	f021 0104 	bic.w	r1, r1, #4
 8006252:	6021      	str	r1, [r4, #0]
 8006254:	d04b      	beq.n	80062ee <_printf_i+0x1a6>
 8006256:	4616      	mov	r6, r2
 8006258:	fbb5 f1f3 	udiv	r1, r5, r3
 800625c:	fb03 5711 	mls	r7, r3, r1, r5
 8006260:	5dc7      	ldrb	r7, [r0, r7]
 8006262:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006266:	462f      	mov	r7, r5
 8006268:	42bb      	cmp	r3, r7
 800626a:	460d      	mov	r5, r1
 800626c:	d9f4      	bls.n	8006258 <_printf_i+0x110>
 800626e:	2b08      	cmp	r3, #8
 8006270:	d10b      	bne.n	800628a <_printf_i+0x142>
 8006272:	6823      	ldr	r3, [r4, #0]
 8006274:	07df      	lsls	r7, r3, #31
 8006276:	d508      	bpl.n	800628a <_printf_i+0x142>
 8006278:	6923      	ldr	r3, [r4, #16]
 800627a:	6861      	ldr	r1, [r4, #4]
 800627c:	4299      	cmp	r1, r3
 800627e:	bfde      	ittt	le
 8006280:	2330      	movle	r3, #48	@ 0x30
 8006282:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006286:	f106 36ff 	addle.w	r6, r6, #4294967295
 800628a:	1b92      	subs	r2, r2, r6
 800628c:	6122      	str	r2, [r4, #16]
 800628e:	f8cd a000 	str.w	sl, [sp]
 8006292:	464b      	mov	r3, r9
 8006294:	aa03      	add	r2, sp, #12
 8006296:	4621      	mov	r1, r4
 8006298:	4640      	mov	r0, r8
 800629a:	f7ff fee7 	bl	800606c <_printf_common>
 800629e:	3001      	adds	r0, #1
 80062a0:	d14a      	bne.n	8006338 <_printf_i+0x1f0>
 80062a2:	f04f 30ff 	mov.w	r0, #4294967295
 80062a6:	b004      	add	sp, #16
 80062a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062ac:	6823      	ldr	r3, [r4, #0]
 80062ae:	f043 0320 	orr.w	r3, r3, #32
 80062b2:	6023      	str	r3, [r4, #0]
 80062b4:	4832      	ldr	r0, [pc, #200]	@ (8006380 <_printf_i+0x238>)
 80062b6:	2778      	movs	r7, #120	@ 0x78
 80062b8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80062bc:	6823      	ldr	r3, [r4, #0]
 80062be:	6831      	ldr	r1, [r6, #0]
 80062c0:	061f      	lsls	r7, r3, #24
 80062c2:	f851 5b04 	ldr.w	r5, [r1], #4
 80062c6:	d402      	bmi.n	80062ce <_printf_i+0x186>
 80062c8:	065f      	lsls	r7, r3, #25
 80062ca:	bf48      	it	mi
 80062cc:	b2ad      	uxthmi	r5, r5
 80062ce:	6031      	str	r1, [r6, #0]
 80062d0:	07d9      	lsls	r1, r3, #31
 80062d2:	bf44      	itt	mi
 80062d4:	f043 0320 	orrmi.w	r3, r3, #32
 80062d8:	6023      	strmi	r3, [r4, #0]
 80062da:	b11d      	cbz	r5, 80062e4 <_printf_i+0x19c>
 80062dc:	2310      	movs	r3, #16
 80062de:	e7ad      	b.n	800623c <_printf_i+0xf4>
 80062e0:	4826      	ldr	r0, [pc, #152]	@ (800637c <_printf_i+0x234>)
 80062e2:	e7e9      	b.n	80062b8 <_printf_i+0x170>
 80062e4:	6823      	ldr	r3, [r4, #0]
 80062e6:	f023 0320 	bic.w	r3, r3, #32
 80062ea:	6023      	str	r3, [r4, #0]
 80062ec:	e7f6      	b.n	80062dc <_printf_i+0x194>
 80062ee:	4616      	mov	r6, r2
 80062f0:	e7bd      	b.n	800626e <_printf_i+0x126>
 80062f2:	6833      	ldr	r3, [r6, #0]
 80062f4:	6825      	ldr	r5, [r4, #0]
 80062f6:	6961      	ldr	r1, [r4, #20]
 80062f8:	1d18      	adds	r0, r3, #4
 80062fa:	6030      	str	r0, [r6, #0]
 80062fc:	062e      	lsls	r6, r5, #24
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	d501      	bpl.n	8006306 <_printf_i+0x1be>
 8006302:	6019      	str	r1, [r3, #0]
 8006304:	e002      	b.n	800630c <_printf_i+0x1c4>
 8006306:	0668      	lsls	r0, r5, #25
 8006308:	d5fb      	bpl.n	8006302 <_printf_i+0x1ba>
 800630a:	8019      	strh	r1, [r3, #0]
 800630c:	2300      	movs	r3, #0
 800630e:	6123      	str	r3, [r4, #16]
 8006310:	4616      	mov	r6, r2
 8006312:	e7bc      	b.n	800628e <_printf_i+0x146>
 8006314:	6833      	ldr	r3, [r6, #0]
 8006316:	1d1a      	adds	r2, r3, #4
 8006318:	6032      	str	r2, [r6, #0]
 800631a:	681e      	ldr	r6, [r3, #0]
 800631c:	6862      	ldr	r2, [r4, #4]
 800631e:	2100      	movs	r1, #0
 8006320:	4630      	mov	r0, r6
 8006322:	f7f9 ff75 	bl	8000210 <memchr>
 8006326:	b108      	cbz	r0, 800632c <_printf_i+0x1e4>
 8006328:	1b80      	subs	r0, r0, r6
 800632a:	6060      	str	r0, [r4, #4]
 800632c:	6863      	ldr	r3, [r4, #4]
 800632e:	6123      	str	r3, [r4, #16]
 8006330:	2300      	movs	r3, #0
 8006332:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006336:	e7aa      	b.n	800628e <_printf_i+0x146>
 8006338:	6923      	ldr	r3, [r4, #16]
 800633a:	4632      	mov	r2, r6
 800633c:	4649      	mov	r1, r9
 800633e:	4640      	mov	r0, r8
 8006340:	47d0      	blx	sl
 8006342:	3001      	adds	r0, #1
 8006344:	d0ad      	beq.n	80062a2 <_printf_i+0x15a>
 8006346:	6823      	ldr	r3, [r4, #0]
 8006348:	079b      	lsls	r3, r3, #30
 800634a:	d413      	bmi.n	8006374 <_printf_i+0x22c>
 800634c:	68e0      	ldr	r0, [r4, #12]
 800634e:	9b03      	ldr	r3, [sp, #12]
 8006350:	4298      	cmp	r0, r3
 8006352:	bfb8      	it	lt
 8006354:	4618      	movlt	r0, r3
 8006356:	e7a6      	b.n	80062a6 <_printf_i+0x15e>
 8006358:	2301      	movs	r3, #1
 800635a:	4632      	mov	r2, r6
 800635c:	4649      	mov	r1, r9
 800635e:	4640      	mov	r0, r8
 8006360:	47d0      	blx	sl
 8006362:	3001      	adds	r0, #1
 8006364:	d09d      	beq.n	80062a2 <_printf_i+0x15a>
 8006366:	3501      	adds	r5, #1
 8006368:	68e3      	ldr	r3, [r4, #12]
 800636a:	9903      	ldr	r1, [sp, #12]
 800636c:	1a5b      	subs	r3, r3, r1
 800636e:	42ab      	cmp	r3, r5
 8006370:	dcf2      	bgt.n	8006358 <_printf_i+0x210>
 8006372:	e7eb      	b.n	800634c <_printf_i+0x204>
 8006374:	2500      	movs	r5, #0
 8006376:	f104 0619 	add.w	r6, r4, #25
 800637a:	e7f5      	b.n	8006368 <_printf_i+0x220>
 800637c:	0800b132 	.word	0x0800b132
 8006380:	0800b143 	.word	0x0800b143

08006384 <_scanf_float>:
 8006384:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006388:	b087      	sub	sp, #28
 800638a:	4691      	mov	r9, r2
 800638c:	9303      	str	r3, [sp, #12]
 800638e:	688b      	ldr	r3, [r1, #8]
 8006390:	1e5a      	subs	r2, r3, #1
 8006392:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8006396:	bf81      	itttt	hi
 8006398:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800639c:	eb03 0b05 	addhi.w	fp, r3, r5
 80063a0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80063a4:	608b      	strhi	r3, [r1, #8]
 80063a6:	680b      	ldr	r3, [r1, #0]
 80063a8:	460a      	mov	r2, r1
 80063aa:	f04f 0500 	mov.w	r5, #0
 80063ae:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80063b2:	f842 3b1c 	str.w	r3, [r2], #28
 80063b6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80063ba:	4680      	mov	r8, r0
 80063bc:	460c      	mov	r4, r1
 80063be:	bf98      	it	ls
 80063c0:	f04f 0b00 	movls.w	fp, #0
 80063c4:	9201      	str	r2, [sp, #4]
 80063c6:	4616      	mov	r6, r2
 80063c8:	46aa      	mov	sl, r5
 80063ca:	462f      	mov	r7, r5
 80063cc:	9502      	str	r5, [sp, #8]
 80063ce:	68a2      	ldr	r2, [r4, #8]
 80063d0:	b15a      	cbz	r2, 80063ea <_scanf_float+0x66>
 80063d2:	f8d9 3000 	ldr.w	r3, [r9]
 80063d6:	781b      	ldrb	r3, [r3, #0]
 80063d8:	2b4e      	cmp	r3, #78	@ 0x4e
 80063da:	d863      	bhi.n	80064a4 <_scanf_float+0x120>
 80063dc:	2b40      	cmp	r3, #64	@ 0x40
 80063de:	d83b      	bhi.n	8006458 <_scanf_float+0xd4>
 80063e0:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80063e4:	b2c8      	uxtb	r0, r1
 80063e6:	280e      	cmp	r0, #14
 80063e8:	d939      	bls.n	800645e <_scanf_float+0xda>
 80063ea:	b11f      	cbz	r7, 80063f4 <_scanf_float+0x70>
 80063ec:	6823      	ldr	r3, [r4, #0]
 80063ee:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80063f2:	6023      	str	r3, [r4, #0]
 80063f4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80063f8:	f1ba 0f01 	cmp.w	sl, #1
 80063fc:	f200 8114 	bhi.w	8006628 <_scanf_float+0x2a4>
 8006400:	9b01      	ldr	r3, [sp, #4]
 8006402:	429e      	cmp	r6, r3
 8006404:	f200 8105 	bhi.w	8006612 <_scanf_float+0x28e>
 8006408:	2001      	movs	r0, #1
 800640a:	b007      	add	sp, #28
 800640c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006410:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8006414:	2a0d      	cmp	r2, #13
 8006416:	d8e8      	bhi.n	80063ea <_scanf_float+0x66>
 8006418:	a101      	add	r1, pc, #4	@ (adr r1, 8006420 <_scanf_float+0x9c>)
 800641a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800641e:	bf00      	nop
 8006420:	08006569 	.word	0x08006569
 8006424:	080063eb 	.word	0x080063eb
 8006428:	080063eb 	.word	0x080063eb
 800642c:	080063eb 	.word	0x080063eb
 8006430:	080065c5 	.word	0x080065c5
 8006434:	0800659f 	.word	0x0800659f
 8006438:	080063eb 	.word	0x080063eb
 800643c:	080063eb 	.word	0x080063eb
 8006440:	08006577 	.word	0x08006577
 8006444:	080063eb 	.word	0x080063eb
 8006448:	080063eb 	.word	0x080063eb
 800644c:	080063eb 	.word	0x080063eb
 8006450:	080063eb 	.word	0x080063eb
 8006454:	08006533 	.word	0x08006533
 8006458:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800645c:	e7da      	b.n	8006414 <_scanf_float+0x90>
 800645e:	290e      	cmp	r1, #14
 8006460:	d8c3      	bhi.n	80063ea <_scanf_float+0x66>
 8006462:	a001      	add	r0, pc, #4	@ (adr r0, 8006468 <_scanf_float+0xe4>)
 8006464:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006468:	08006523 	.word	0x08006523
 800646c:	080063eb 	.word	0x080063eb
 8006470:	08006523 	.word	0x08006523
 8006474:	080065b3 	.word	0x080065b3
 8006478:	080063eb 	.word	0x080063eb
 800647c:	080064c5 	.word	0x080064c5
 8006480:	08006509 	.word	0x08006509
 8006484:	08006509 	.word	0x08006509
 8006488:	08006509 	.word	0x08006509
 800648c:	08006509 	.word	0x08006509
 8006490:	08006509 	.word	0x08006509
 8006494:	08006509 	.word	0x08006509
 8006498:	08006509 	.word	0x08006509
 800649c:	08006509 	.word	0x08006509
 80064a0:	08006509 	.word	0x08006509
 80064a4:	2b6e      	cmp	r3, #110	@ 0x6e
 80064a6:	d809      	bhi.n	80064bc <_scanf_float+0x138>
 80064a8:	2b60      	cmp	r3, #96	@ 0x60
 80064aa:	d8b1      	bhi.n	8006410 <_scanf_float+0x8c>
 80064ac:	2b54      	cmp	r3, #84	@ 0x54
 80064ae:	d07b      	beq.n	80065a8 <_scanf_float+0x224>
 80064b0:	2b59      	cmp	r3, #89	@ 0x59
 80064b2:	d19a      	bne.n	80063ea <_scanf_float+0x66>
 80064b4:	2d07      	cmp	r5, #7
 80064b6:	d198      	bne.n	80063ea <_scanf_float+0x66>
 80064b8:	2508      	movs	r5, #8
 80064ba:	e02f      	b.n	800651c <_scanf_float+0x198>
 80064bc:	2b74      	cmp	r3, #116	@ 0x74
 80064be:	d073      	beq.n	80065a8 <_scanf_float+0x224>
 80064c0:	2b79      	cmp	r3, #121	@ 0x79
 80064c2:	e7f6      	b.n	80064b2 <_scanf_float+0x12e>
 80064c4:	6821      	ldr	r1, [r4, #0]
 80064c6:	05c8      	lsls	r0, r1, #23
 80064c8:	d51e      	bpl.n	8006508 <_scanf_float+0x184>
 80064ca:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80064ce:	6021      	str	r1, [r4, #0]
 80064d0:	3701      	adds	r7, #1
 80064d2:	f1bb 0f00 	cmp.w	fp, #0
 80064d6:	d003      	beq.n	80064e0 <_scanf_float+0x15c>
 80064d8:	3201      	adds	r2, #1
 80064da:	f10b 3bff 	add.w	fp, fp, #4294967295
 80064de:	60a2      	str	r2, [r4, #8]
 80064e0:	68a3      	ldr	r3, [r4, #8]
 80064e2:	3b01      	subs	r3, #1
 80064e4:	60a3      	str	r3, [r4, #8]
 80064e6:	6923      	ldr	r3, [r4, #16]
 80064e8:	3301      	adds	r3, #1
 80064ea:	6123      	str	r3, [r4, #16]
 80064ec:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80064f0:	3b01      	subs	r3, #1
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	f8c9 3004 	str.w	r3, [r9, #4]
 80064f8:	f340 8082 	ble.w	8006600 <_scanf_float+0x27c>
 80064fc:	f8d9 3000 	ldr.w	r3, [r9]
 8006500:	3301      	adds	r3, #1
 8006502:	f8c9 3000 	str.w	r3, [r9]
 8006506:	e762      	b.n	80063ce <_scanf_float+0x4a>
 8006508:	eb1a 0105 	adds.w	r1, sl, r5
 800650c:	f47f af6d 	bne.w	80063ea <_scanf_float+0x66>
 8006510:	6822      	ldr	r2, [r4, #0]
 8006512:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8006516:	6022      	str	r2, [r4, #0]
 8006518:	460d      	mov	r5, r1
 800651a:	468a      	mov	sl, r1
 800651c:	f806 3b01 	strb.w	r3, [r6], #1
 8006520:	e7de      	b.n	80064e0 <_scanf_float+0x15c>
 8006522:	6822      	ldr	r2, [r4, #0]
 8006524:	0610      	lsls	r0, r2, #24
 8006526:	f57f af60 	bpl.w	80063ea <_scanf_float+0x66>
 800652a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800652e:	6022      	str	r2, [r4, #0]
 8006530:	e7f4      	b.n	800651c <_scanf_float+0x198>
 8006532:	f1ba 0f00 	cmp.w	sl, #0
 8006536:	d10c      	bne.n	8006552 <_scanf_float+0x1ce>
 8006538:	b977      	cbnz	r7, 8006558 <_scanf_float+0x1d4>
 800653a:	6822      	ldr	r2, [r4, #0]
 800653c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006540:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006544:	d108      	bne.n	8006558 <_scanf_float+0x1d4>
 8006546:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800654a:	6022      	str	r2, [r4, #0]
 800654c:	f04f 0a01 	mov.w	sl, #1
 8006550:	e7e4      	b.n	800651c <_scanf_float+0x198>
 8006552:	f1ba 0f02 	cmp.w	sl, #2
 8006556:	d050      	beq.n	80065fa <_scanf_float+0x276>
 8006558:	2d01      	cmp	r5, #1
 800655a:	d002      	beq.n	8006562 <_scanf_float+0x1de>
 800655c:	2d04      	cmp	r5, #4
 800655e:	f47f af44 	bne.w	80063ea <_scanf_float+0x66>
 8006562:	3501      	adds	r5, #1
 8006564:	b2ed      	uxtb	r5, r5
 8006566:	e7d9      	b.n	800651c <_scanf_float+0x198>
 8006568:	f1ba 0f01 	cmp.w	sl, #1
 800656c:	f47f af3d 	bne.w	80063ea <_scanf_float+0x66>
 8006570:	f04f 0a02 	mov.w	sl, #2
 8006574:	e7d2      	b.n	800651c <_scanf_float+0x198>
 8006576:	b975      	cbnz	r5, 8006596 <_scanf_float+0x212>
 8006578:	2f00      	cmp	r7, #0
 800657a:	f47f af37 	bne.w	80063ec <_scanf_float+0x68>
 800657e:	6822      	ldr	r2, [r4, #0]
 8006580:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006584:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006588:	f040 8103 	bne.w	8006792 <_scanf_float+0x40e>
 800658c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006590:	6022      	str	r2, [r4, #0]
 8006592:	2501      	movs	r5, #1
 8006594:	e7c2      	b.n	800651c <_scanf_float+0x198>
 8006596:	2d03      	cmp	r5, #3
 8006598:	d0e3      	beq.n	8006562 <_scanf_float+0x1de>
 800659a:	2d05      	cmp	r5, #5
 800659c:	e7df      	b.n	800655e <_scanf_float+0x1da>
 800659e:	2d02      	cmp	r5, #2
 80065a0:	f47f af23 	bne.w	80063ea <_scanf_float+0x66>
 80065a4:	2503      	movs	r5, #3
 80065a6:	e7b9      	b.n	800651c <_scanf_float+0x198>
 80065a8:	2d06      	cmp	r5, #6
 80065aa:	f47f af1e 	bne.w	80063ea <_scanf_float+0x66>
 80065ae:	2507      	movs	r5, #7
 80065b0:	e7b4      	b.n	800651c <_scanf_float+0x198>
 80065b2:	6822      	ldr	r2, [r4, #0]
 80065b4:	0591      	lsls	r1, r2, #22
 80065b6:	f57f af18 	bpl.w	80063ea <_scanf_float+0x66>
 80065ba:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80065be:	6022      	str	r2, [r4, #0]
 80065c0:	9702      	str	r7, [sp, #8]
 80065c2:	e7ab      	b.n	800651c <_scanf_float+0x198>
 80065c4:	6822      	ldr	r2, [r4, #0]
 80065c6:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80065ca:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80065ce:	d005      	beq.n	80065dc <_scanf_float+0x258>
 80065d0:	0550      	lsls	r0, r2, #21
 80065d2:	f57f af0a 	bpl.w	80063ea <_scanf_float+0x66>
 80065d6:	2f00      	cmp	r7, #0
 80065d8:	f000 80db 	beq.w	8006792 <_scanf_float+0x40e>
 80065dc:	0591      	lsls	r1, r2, #22
 80065de:	bf58      	it	pl
 80065e0:	9902      	ldrpl	r1, [sp, #8]
 80065e2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80065e6:	bf58      	it	pl
 80065e8:	1a79      	subpl	r1, r7, r1
 80065ea:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80065ee:	bf58      	it	pl
 80065f0:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80065f4:	6022      	str	r2, [r4, #0]
 80065f6:	2700      	movs	r7, #0
 80065f8:	e790      	b.n	800651c <_scanf_float+0x198>
 80065fa:	f04f 0a03 	mov.w	sl, #3
 80065fe:	e78d      	b.n	800651c <_scanf_float+0x198>
 8006600:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006604:	4649      	mov	r1, r9
 8006606:	4640      	mov	r0, r8
 8006608:	4798      	blx	r3
 800660a:	2800      	cmp	r0, #0
 800660c:	f43f aedf 	beq.w	80063ce <_scanf_float+0x4a>
 8006610:	e6eb      	b.n	80063ea <_scanf_float+0x66>
 8006612:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006616:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800661a:	464a      	mov	r2, r9
 800661c:	4640      	mov	r0, r8
 800661e:	4798      	blx	r3
 8006620:	6923      	ldr	r3, [r4, #16]
 8006622:	3b01      	subs	r3, #1
 8006624:	6123      	str	r3, [r4, #16]
 8006626:	e6eb      	b.n	8006400 <_scanf_float+0x7c>
 8006628:	1e6b      	subs	r3, r5, #1
 800662a:	2b06      	cmp	r3, #6
 800662c:	d824      	bhi.n	8006678 <_scanf_float+0x2f4>
 800662e:	2d02      	cmp	r5, #2
 8006630:	d836      	bhi.n	80066a0 <_scanf_float+0x31c>
 8006632:	9b01      	ldr	r3, [sp, #4]
 8006634:	429e      	cmp	r6, r3
 8006636:	f67f aee7 	bls.w	8006408 <_scanf_float+0x84>
 800663a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800663e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006642:	464a      	mov	r2, r9
 8006644:	4640      	mov	r0, r8
 8006646:	4798      	blx	r3
 8006648:	6923      	ldr	r3, [r4, #16]
 800664a:	3b01      	subs	r3, #1
 800664c:	6123      	str	r3, [r4, #16]
 800664e:	e7f0      	b.n	8006632 <_scanf_float+0x2ae>
 8006650:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006654:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8006658:	464a      	mov	r2, r9
 800665a:	4640      	mov	r0, r8
 800665c:	4798      	blx	r3
 800665e:	6923      	ldr	r3, [r4, #16]
 8006660:	3b01      	subs	r3, #1
 8006662:	6123      	str	r3, [r4, #16]
 8006664:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006668:	fa5f fa8a 	uxtb.w	sl, sl
 800666c:	f1ba 0f02 	cmp.w	sl, #2
 8006670:	d1ee      	bne.n	8006650 <_scanf_float+0x2cc>
 8006672:	3d03      	subs	r5, #3
 8006674:	b2ed      	uxtb	r5, r5
 8006676:	1b76      	subs	r6, r6, r5
 8006678:	6823      	ldr	r3, [r4, #0]
 800667a:	05da      	lsls	r2, r3, #23
 800667c:	d530      	bpl.n	80066e0 <_scanf_float+0x35c>
 800667e:	055b      	lsls	r3, r3, #21
 8006680:	d511      	bpl.n	80066a6 <_scanf_float+0x322>
 8006682:	9b01      	ldr	r3, [sp, #4]
 8006684:	429e      	cmp	r6, r3
 8006686:	f67f aebf 	bls.w	8006408 <_scanf_float+0x84>
 800668a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800668e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006692:	464a      	mov	r2, r9
 8006694:	4640      	mov	r0, r8
 8006696:	4798      	blx	r3
 8006698:	6923      	ldr	r3, [r4, #16]
 800669a:	3b01      	subs	r3, #1
 800669c:	6123      	str	r3, [r4, #16]
 800669e:	e7f0      	b.n	8006682 <_scanf_float+0x2fe>
 80066a0:	46aa      	mov	sl, r5
 80066a2:	46b3      	mov	fp, r6
 80066a4:	e7de      	b.n	8006664 <_scanf_float+0x2e0>
 80066a6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80066aa:	6923      	ldr	r3, [r4, #16]
 80066ac:	2965      	cmp	r1, #101	@ 0x65
 80066ae:	f103 33ff 	add.w	r3, r3, #4294967295
 80066b2:	f106 35ff 	add.w	r5, r6, #4294967295
 80066b6:	6123      	str	r3, [r4, #16]
 80066b8:	d00c      	beq.n	80066d4 <_scanf_float+0x350>
 80066ba:	2945      	cmp	r1, #69	@ 0x45
 80066bc:	d00a      	beq.n	80066d4 <_scanf_float+0x350>
 80066be:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80066c2:	464a      	mov	r2, r9
 80066c4:	4640      	mov	r0, r8
 80066c6:	4798      	blx	r3
 80066c8:	6923      	ldr	r3, [r4, #16]
 80066ca:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80066ce:	3b01      	subs	r3, #1
 80066d0:	1eb5      	subs	r5, r6, #2
 80066d2:	6123      	str	r3, [r4, #16]
 80066d4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80066d8:	464a      	mov	r2, r9
 80066da:	4640      	mov	r0, r8
 80066dc:	4798      	blx	r3
 80066de:	462e      	mov	r6, r5
 80066e0:	6822      	ldr	r2, [r4, #0]
 80066e2:	f012 0210 	ands.w	r2, r2, #16
 80066e6:	d001      	beq.n	80066ec <_scanf_float+0x368>
 80066e8:	2000      	movs	r0, #0
 80066ea:	e68e      	b.n	800640a <_scanf_float+0x86>
 80066ec:	7032      	strb	r2, [r6, #0]
 80066ee:	6823      	ldr	r3, [r4, #0]
 80066f0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80066f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80066f8:	d125      	bne.n	8006746 <_scanf_float+0x3c2>
 80066fa:	9b02      	ldr	r3, [sp, #8]
 80066fc:	429f      	cmp	r7, r3
 80066fe:	d00a      	beq.n	8006716 <_scanf_float+0x392>
 8006700:	1bda      	subs	r2, r3, r7
 8006702:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8006706:	429e      	cmp	r6, r3
 8006708:	bf28      	it	cs
 800670a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800670e:	4922      	ldr	r1, [pc, #136]	@ (8006798 <_scanf_float+0x414>)
 8006710:	4630      	mov	r0, r6
 8006712:	f000 f919 	bl	8006948 <siprintf>
 8006716:	9901      	ldr	r1, [sp, #4]
 8006718:	2200      	movs	r2, #0
 800671a:	4640      	mov	r0, r8
 800671c:	f002 fc04 	bl	8008f28 <_strtod_r>
 8006720:	9b03      	ldr	r3, [sp, #12]
 8006722:	6821      	ldr	r1, [r4, #0]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f011 0f02 	tst.w	r1, #2
 800672a:	ec57 6b10 	vmov	r6, r7, d0
 800672e:	f103 0204 	add.w	r2, r3, #4
 8006732:	d015      	beq.n	8006760 <_scanf_float+0x3dc>
 8006734:	9903      	ldr	r1, [sp, #12]
 8006736:	600a      	str	r2, [r1, #0]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	e9c3 6700 	strd	r6, r7, [r3]
 800673e:	68e3      	ldr	r3, [r4, #12]
 8006740:	3301      	adds	r3, #1
 8006742:	60e3      	str	r3, [r4, #12]
 8006744:	e7d0      	b.n	80066e8 <_scanf_float+0x364>
 8006746:	9b04      	ldr	r3, [sp, #16]
 8006748:	2b00      	cmp	r3, #0
 800674a:	d0e4      	beq.n	8006716 <_scanf_float+0x392>
 800674c:	9905      	ldr	r1, [sp, #20]
 800674e:	230a      	movs	r3, #10
 8006750:	3101      	adds	r1, #1
 8006752:	4640      	mov	r0, r8
 8006754:	f002 fc68 	bl	8009028 <_strtol_r>
 8006758:	9b04      	ldr	r3, [sp, #16]
 800675a:	9e05      	ldr	r6, [sp, #20]
 800675c:	1ac2      	subs	r2, r0, r3
 800675e:	e7d0      	b.n	8006702 <_scanf_float+0x37e>
 8006760:	f011 0f04 	tst.w	r1, #4
 8006764:	9903      	ldr	r1, [sp, #12]
 8006766:	600a      	str	r2, [r1, #0]
 8006768:	d1e6      	bne.n	8006738 <_scanf_float+0x3b4>
 800676a:	681d      	ldr	r5, [r3, #0]
 800676c:	4632      	mov	r2, r6
 800676e:	463b      	mov	r3, r7
 8006770:	4630      	mov	r0, r6
 8006772:	4639      	mov	r1, r7
 8006774:	f7fa f9fa 	bl	8000b6c <__aeabi_dcmpun>
 8006778:	b128      	cbz	r0, 8006786 <_scanf_float+0x402>
 800677a:	4808      	ldr	r0, [pc, #32]	@ (800679c <_scanf_float+0x418>)
 800677c:	f000 f9ca 	bl	8006b14 <nanf>
 8006780:	ed85 0a00 	vstr	s0, [r5]
 8006784:	e7db      	b.n	800673e <_scanf_float+0x3ba>
 8006786:	4630      	mov	r0, r6
 8006788:	4639      	mov	r1, r7
 800678a:	f7fa fa4d 	bl	8000c28 <__aeabi_d2f>
 800678e:	6028      	str	r0, [r5, #0]
 8006790:	e7d5      	b.n	800673e <_scanf_float+0x3ba>
 8006792:	2700      	movs	r7, #0
 8006794:	e62e      	b.n	80063f4 <_scanf_float+0x70>
 8006796:	bf00      	nop
 8006798:	0800b154 	.word	0x0800b154
 800679c:	0800b295 	.word	0x0800b295

080067a0 <std>:
 80067a0:	2300      	movs	r3, #0
 80067a2:	b510      	push	{r4, lr}
 80067a4:	4604      	mov	r4, r0
 80067a6:	e9c0 3300 	strd	r3, r3, [r0]
 80067aa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80067ae:	6083      	str	r3, [r0, #8]
 80067b0:	8181      	strh	r1, [r0, #12]
 80067b2:	6643      	str	r3, [r0, #100]	@ 0x64
 80067b4:	81c2      	strh	r2, [r0, #14]
 80067b6:	6183      	str	r3, [r0, #24]
 80067b8:	4619      	mov	r1, r3
 80067ba:	2208      	movs	r2, #8
 80067bc:	305c      	adds	r0, #92	@ 0x5c
 80067be:	f000 f928 	bl	8006a12 <memset>
 80067c2:	4b0d      	ldr	r3, [pc, #52]	@ (80067f8 <std+0x58>)
 80067c4:	6263      	str	r3, [r4, #36]	@ 0x24
 80067c6:	4b0d      	ldr	r3, [pc, #52]	@ (80067fc <std+0x5c>)
 80067c8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80067ca:	4b0d      	ldr	r3, [pc, #52]	@ (8006800 <std+0x60>)
 80067cc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80067ce:	4b0d      	ldr	r3, [pc, #52]	@ (8006804 <std+0x64>)
 80067d0:	6323      	str	r3, [r4, #48]	@ 0x30
 80067d2:	4b0d      	ldr	r3, [pc, #52]	@ (8006808 <std+0x68>)
 80067d4:	6224      	str	r4, [r4, #32]
 80067d6:	429c      	cmp	r4, r3
 80067d8:	d006      	beq.n	80067e8 <std+0x48>
 80067da:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80067de:	4294      	cmp	r4, r2
 80067e0:	d002      	beq.n	80067e8 <std+0x48>
 80067e2:	33d0      	adds	r3, #208	@ 0xd0
 80067e4:	429c      	cmp	r4, r3
 80067e6:	d105      	bne.n	80067f4 <std+0x54>
 80067e8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80067ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80067f0:	f000 b98c 	b.w	8006b0c <__retarget_lock_init_recursive>
 80067f4:	bd10      	pop	{r4, pc}
 80067f6:	bf00      	nop
 80067f8:	0800698d 	.word	0x0800698d
 80067fc:	080069af 	.word	0x080069af
 8006800:	080069e7 	.word	0x080069e7
 8006804:	08006a0b 	.word	0x08006a0b
 8006808:	20000430 	.word	0x20000430

0800680c <stdio_exit_handler>:
 800680c:	4a02      	ldr	r2, [pc, #8]	@ (8006818 <stdio_exit_handler+0xc>)
 800680e:	4903      	ldr	r1, [pc, #12]	@ (800681c <stdio_exit_handler+0x10>)
 8006810:	4803      	ldr	r0, [pc, #12]	@ (8006820 <stdio_exit_handler+0x14>)
 8006812:	f000 b869 	b.w	80068e8 <_fwalk_sglue>
 8006816:	bf00      	nop
 8006818:	2000000c 	.word	0x2000000c
 800681c:	08009669 	.word	0x08009669
 8006820:	2000001c 	.word	0x2000001c

08006824 <cleanup_stdio>:
 8006824:	6841      	ldr	r1, [r0, #4]
 8006826:	4b0c      	ldr	r3, [pc, #48]	@ (8006858 <cleanup_stdio+0x34>)
 8006828:	4299      	cmp	r1, r3
 800682a:	b510      	push	{r4, lr}
 800682c:	4604      	mov	r4, r0
 800682e:	d001      	beq.n	8006834 <cleanup_stdio+0x10>
 8006830:	f002 ff1a 	bl	8009668 <_fflush_r>
 8006834:	68a1      	ldr	r1, [r4, #8]
 8006836:	4b09      	ldr	r3, [pc, #36]	@ (800685c <cleanup_stdio+0x38>)
 8006838:	4299      	cmp	r1, r3
 800683a:	d002      	beq.n	8006842 <cleanup_stdio+0x1e>
 800683c:	4620      	mov	r0, r4
 800683e:	f002 ff13 	bl	8009668 <_fflush_r>
 8006842:	68e1      	ldr	r1, [r4, #12]
 8006844:	4b06      	ldr	r3, [pc, #24]	@ (8006860 <cleanup_stdio+0x3c>)
 8006846:	4299      	cmp	r1, r3
 8006848:	d004      	beq.n	8006854 <cleanup_stdio+0x30>
 800684a:	4620      	mov	r0, r4
 800684c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006850:	f002 bf0a 	b.w	8009668 <_fflush_r>
 8006854:	bd10      	pop	{r4, pc}
 8006856:	bf00      	nop
 8006858:	20000430 	.word	0x20000430
 800685c:	20000498 	.word	0x20000498
 8006860:	20000500 	.word	0x20000500

08006864 <global_stdio_init.part.0>:
 8006864:	b510      	push	{r4, lr}
 8006866:	4b0b      	ldr	r3, [pc, #44]	@ (8006894 <global_stdio_init.part.0+0x30>)
 8006868:	4c0b      	ldr	r4, [pc, #44]	@ (8006898 <global_stdio_init.part.0+0x34>)
 800686a:	4a0c      	ldr	r2, [pc, #48]	@ (800689c <global_stdio_init.part.0+0x38>)
 800686c:	601a      	str	r2, [r3, #0]
 800686e:	4620      	mov	r0, r4
 8006870:	2200      	movs	r2, #0
 8006872:	2104      	movs	r1, #4
 8006874:	f7ff ff94 	bl	80067a0 <std>
 8006878:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800687c:	2201      	movs	r2, #1
 800687e:	2109      	movs	r1, #9
 8006880:	f7ff ff8e 	bl	80067a0 <std>
 8006884:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006888:	2202      	movs	r2, #2
 800688a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800688e:	2112      	movs	r1, #18
 8006890:	f7ff bf86 	b.w	80067a0 <std>
 8006894:	20000568 	.word	0x20000568
 8006898:	20000430 	.word	0x20000430
 800689c:	0800680d 	.word	0x0800680d

080068a0 <__sfp_lock_acquire>:
 80068a0:	4801      	ldr	r0, [pc, #4]	@ (80068a8 <__sfp_lock_acquire+0x8>)
 80068a2:	f000 b934 	b.w	8006b0e <__retarget_lock_acquire_recursive>
 80068a6:	bf00      	nop
 80068a8:	20000571 	.word	0x20000571

080068ac <__sfp_lock_release>:
 80068ac:	4801      	ldr	r0, [pc, #4]	@ (80068b4 <__sfp_lock_release+0x8>)
 80068ae:	f000 b92f 	b.w	8006b10 <__retarget_lock_release_recursive>
 80068b2:	bf00      	nop
 80068b4:	20000571 	.word	0x20000571

080068b8 <__sinit>:
 80068b8:	b510      	push	{r4, lr}
 80068ba:	4604      	mov	r4, r0
 80068bc:	f7ff fff0 	bl	80068a0 <__sfp_lock_acquire>
 80068c0:	6a23      	ldr	r3, [r4, #32]
 80068c2:	b11b      	cbz	r3, 80068cc <__sinit+0x14>
 80068c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80068c8:	f7ff bff0 	b.w	80068ac <__sfp_lock_release>
 80068cc:	4b04      	ldr	r3, [pc, #16]	@ (80068e0 <__sinit+0x28>)
 80068ce:	6223      	str	r3, [r4, #32]
 80068d0:	4b04      	ldr	r3, [pc, #16]	@ (80068e4 <__sinit+0x2c>)
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d1f5      	bne.n	80068c4 <__sinit+0xc>
 80068d8:	f7ff ffc4 	bl	8006864 <global_stdio_init.part.0>
 80068dc:	e7f2      	b.n	80068c4 <__sinit+0xc>
 80068de:	bf00      	nop
 80068e0:	08006825 	.word	0x08006825
 80068e4:	20000568 	.word	0x20000568

080068e8 <_fwalk_sglue>:
 80068e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80068ec:	4607      	mov	r7, r0
 80068ee:	4688      	mov	r8, r1
 80068f0:	4614      	mov	r4, r2
 80068f2:	2600      	movs	r6, #0
 80068f4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80068f8:	f1b9 0901 	subs.w	r9, r9, #1
 80068fc:	d505      	bpl.n	800690a <_fwalk_sglue+0x22>
 80068fe:	6824      	ldr	r4, [r4, #0]
 8006900:	2c00      	cmp	r4, #0
 8006902:	d1f7      	bne.n	80068f4 <_fwalk_sglue+0xc>
 8006904:	4630      	mov	r0, r6
 8006906:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800690a:	89ab      	ldrh	r3, [r5, #12]
 800690c:	2b01      	cmp	r3, #1
 800690e:	d907      	bls.n	8006920 <_fwalk_sglue+0x38>
 8006910:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006914:	3301      	adds	r3, #1
 8006916:	d003      	beq.n	8006920 <_fwalk_sglue+0x38>
 8006918:	4629      	mov	r1, r5
 800691a:	4638      	mov	r0, r7
 800691c:	47c0      	blx	r8
 800691e:	4306      	orrs	r6, r0
 8006920:	3568      	adds	r5, #104	@ 0x68
 8006922:	e7e9      	b.n	80068f8 <_fwalk_sglue+0x10>

08006924 <iprintf>:
 8006924:	b40f      	push	{r0, r1, r2, r3}
 8006926:	b507      	push	{r0, r1, r2, lr}
 8006928:	4906      	ldr	r1, [pc, #24]	@ (8006944 <iprintf+0x20>)
 800692a:	ab04      	add	r3, sp, #16
 800692c:	6808      	ldr	r0, [r1, #0]
 800692e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006932:	6881      	ldr	r1, [r0, #8]
 8006934:	9301      	str	r3, [sp, #4]
 8006936:	f002 fcfb 	bl	8009330 <_vfiprintf_r>
 800693a:	b003      	add	sp, #12
 800693c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006940:	b004      	add	sp, #16
 8006942:	4770      	bx	lr
 8006944:	20000018 	.word	0x20000018

08006948 <siprintf>:
 8006948:	b40e      	push	{r1, r2, r3}
 800694a:	b510      	push	{r4, lr}
 800694c:	b09d      	sub	sp, #116	@ 0x74
 800694e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006950:	9002      	str	r0, [sp, #8]
 8006952:	9006      	str	r0, [sp, #24]
 8006954:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006958:	480a      	ldr	r0, [pc, #40]	@ (8006984 <siprintf+0x3c>)
 800695a:	9107      	str	r1, [sp, #28]
 800695c:	9104      	str	r1, [sp, #16]
 800695e:	490a      	ldr	r1, [pc, #40]	@ (8006988 <siprintf+0x40>)
 8006960:	f853 2b04 	ldr.w	r2, [r3], #4
 8006964:	9105      	str	r1, [sp, #20]
 8006966:	2400      	movs	r4, #0
 8006968:	a902      	add	r1, sp, #8
 800696a:	6800      	ldr	r0, [r0, #0]
 800696c:	9301      	str	r3, [sp, #4]
 800696e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006970:	f002 fbb8 	bl	80090e4 <_svfiprintf_r>
 8006974:	9b02      	ldr	r3, [sp, #8]
 8006976:	701c      	strb	r4, [r3, #0]
 8006978:	b01d      	add	sp, #116	@ 0x74
 800697a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800697e:	b003      	add	sp, #12
 8006980:	4770      	bx	lr
 8006982:	bf00      	nop
 8006984:	20000018 	.word	0x20000018
 8006988:	ffff0208 	.word	0xffff0208

0800698c <__sread>:
 800698c:	b510      	push	{r4, lr}
 800698e:	460c      	mov	r4, r1
 8006990:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006994:	f000 f86c 	bl	8006a70 <_read_r>
 8006998:	2800      	cmp	r0, #0
 800699a:	bfab      	itete	ge
 800699c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800699e:	89a3      	ldrhlt	r3, [r4, #12]
 80069a0:	181b      	addge	r3, r3, r0
 80069a2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80069a6:	bfac      	ite	ge
 80069a8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80069aa:	81a3      	strhlt	r3, [r4, #12]
 80069ac:	bd10      	pop	{r4, pc}

080069ae <__swrite>:
 80069ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069b2:	461f      	mov	r7, r3
 80069b4:	898b      	ldrh	r3, [r1, #12]
 80069b6:	05db      	lsls	r3, r3, #23
 80069b8:	4605      	mov	r5, r0
 80069ba:	460c      	mov	r4, r1
 80069bc:	4616      	mov	r6, r2
 80069be:	d505      	bpl.n	80069cc <__swrite+0x1e>
 80069c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069c4:	2302      	movs	r3, #2
 80069c6:	2200      	movs	r2, #0
 80069c8:	f000 f840 	bl	8006a4c <_lseek_r>
 80069cc:	89a3      	ldrh	r3, [r4, #12]
 80069ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80069d2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80069d6:	81a3      	strh	r3, [r4, #12]
 80069d8:	4632      	mov	r2, r6
 80069da:	463b      	mov	r3, r7
 80069dc:	4628      	mov	r0, r5
 80069de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80069e2:	f000 b857 	b.w	8006a94 <_write_r>

080069e6 <__sseek>:
 80069e6:	b510      	push	{r4, lr}
 80069e8:	460c      	mov	r4, r1
 80069ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069ee:	f000 f82d 	bl	8006a4c <_lseek_r>
 80069f2:	1c43      	adds	r3, r0, #1
 80069f4:	89a3      	ldrh	r3, [r4, #12]
 80069f6:	bf15      	itete	ne
 80069f8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80069fa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80069fe:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006a02:	81a3      	strheq	r3, [r4, #12]
 8006a04:	bf18      	it	ne
 8006a06:	81a3      	strhne	r3, [r4, #12]
 8006a08:	bd10      	pop	{r4, pc}

08006a0a <__sclose>:
 8006a0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a0e:	f000 b80d 	b.w	8006a2c <_close_r>

08006a12 <memset>:
 8006a12:	4402      	add	r2, r0
 8006a14:	4603      	mov	r3, r0
 8006a16:	4293      	cmp	r3, r2
 8006a18:	d100      	bne.n	8006a1c <memset+0xa>
 8006a1a:	4770      	bx	lr
 8006a1c:	f803 1b01 	strb.w	r1, [r3], #1
 8006a20:	e7f9      	b.n	8006a16 <memset+0x4>
	...

08006a24 <_localeconv_r>:
 8006a24:	4800      	ldr	r0, [pc, #0]	@ (8006a28 <_localeconv_r+0x4>)
 8006a26:	4770      	bx	lr
 8006a28:	20000158 	.word	0x20000158

08006a2c <_close_r>:
 8006a2c:	b538      	push	{r3, r4, r5, lr}
 8006a2e:	4d06      	ldr	r5, [pc, #24]	@ (8006a48 <_close_r+0x1c>)
 8006a30:	2300      	movs	r3, #0
 8006a32:	4604      	mov	r4, r0
 8006a34:	4608      	mov	r0, r1
 8006a36:	602b      	str	r3, [r5, #0]
 8006a38:	f7fb fa20 	bl	8001e7c <_close>
 8006a3c:	1c43      	adds	r3, r0, #1
 8006a3e:	d102      	bne.n	8006a46 <_close_r+0x1a>
 8006a40:	682b      	ldr	r3, [r5, #0]
 8006a42:	b103      	cbz	r3, 8006a46 <_close_r+0x1a>
 8006a44:	6023      	str	r3, [r4, #0]
 8006a46:	bd38      	pop	{r3, r4, r5, pc}
 8006a48:	2000056c 	.word	0x2000056c

08006a4c <_lseek_r>:
 8006a4c:	b538      	push	{r3, r4, r5, lr}
 8006a4e:	4d07      	ldr	r5, [pc, #28]	@ (8006a6c <_lseek_r+0x20>)
 8006a50:	4604      	mov	r4, r0
 8006a52:	4608      	mov	r0, r1
 8006a54:	4611      	mov	r1, r2
 8006a56:	2200      	movs	r2, #0
 8006a58:	602a      	str	r2, [r5, #0]
 8006a5a:	461a      	mov	r2, r3
 8006a5c:	f7fb fa35 	bl	8001eca <_lseek>
 8006a60:	1c43      	adds	r3, r0, #1
 8006a62:	d102      	bne.n	8006a6a <_lseek_r+0x1e>
 8006a64:	682b      	ldr	r3, [r5, #0]
 8006a66:	b103      	cbz	r3, 8006a6a <_lseek_r+0x1e>
 8006a68:	6023      	str	r3, [r4, #0]
 8006a6a:	bd38      	pop	{r3, r4, r5, pc}
 8006a6c:	2000056c 	.word	0x2000056c

08006a70 <_read_r>:
 8006a70:	b538      	push	{r3, r4, r5, lr}
 8006a72:	4d07      	ldr	r5, [pc, #28]	@ (8006a90 <_read_r+0x20>)
 8006a74:	4604      	mov	r4, r0
 8006a76:	4608      	mov	r0, r1
 8006a78:	4611      	mov	r1, r2
 8006a7a:	2200      	movs	r2, #0
 8006a7c:	602a      	str	r2, [r5, #0]
 8006a7e:	461a      	mov	r2, r3
 8006a80:	f7fb f9c3 	bl	8001e0a <_read>
 8006a84:	1c43      	adds	r3, r0, #1
 8006a86:	d102      	bne.n	8006a8e <_read_r+0x1e>
 8006a88:	682b      	ldr	r3, [r5, #0]
 8006a8a:	b103      	cbz	r3, 8006a8e <_read_r+0x1e>
 8006a8c:	6023      	str	r3, [r4, #0]
 8006a8e:	bd38      	pop	{r3, r4, r5, pc}
 8006a90:	2000056c 	.word	0x2000056c

08006a94 <_write_r>:
 8006a94:	b538      	push	{r3, r4, r5, lr}
 8006a96:	4d07      	ldr	r5, [pc, #28]	@ (8006ab4 <_write_r+0x20>)
 8006a98:	4604      	mov	r4, r0
 8006a9a:	4608      	mov	r0, r1
 8006a9c:	4611      	mov	r1, r2
 8006a9e:	2200      	movs	r2, #0
 8006aa0:	602a      	str	r2, [r5, #0]
 8006aa2:	461a      	mov	r2, r3
 8006aa4:	f7fb f9ce 	bl	8001e44 <_write>
 8006aa8:	1c43      	adds	r3, r0, #1
 8006aaa:	d102      	bne.n	8006ab2 <_write_r+0x1e>
 8006aac:	682b      	ldr	r3, [r5, #0]
 8006aae:	b103      	cbz	r3, 8006ab2 <_write_r+0x1e>
 8006ab0:	6023      	str	r3, [r4, #0]
 8006ab2:	bd38      	pop	{r3, r4, r5, pc}
 8006ab4:	2000056c 	.word	0x2000056c

08006ab8 <__errno>:
 8006ab8:	4b01      	ldr	r3, [pc, #4]	@ (8006ac0 <__errno+0x8>)
 8006aba:	6818      	ldr	r0, [r3, #0]
 8006abc:	4770      	bx	lr
 8006abe:	bf00      	nop
 8006ac0:	20000018 	.word	0x20000018

08006ac4 <__libc_init_array>:
 8006ac4:	b570      	push	{r4, r5, r6, lr}
 8006ac6:	4d0d      	ldr	r5, [pc, #52]	@ (8006afc <__libc_init_array+0x38>)
 8006ac8:	4c0d      	ldr	r4, [pc, #52]	@ (8006b00 <__libc_init_array+0x3c>)
 8006aca:	1b64      	subs	r4, r4, r5
 8006acc:	10a4      	asrs	r4, r4, #2
 8006ace:	2600      	movs	r6, #0
 8006ad0:	42a6      	cmp	r6, r4
 8006ad2:	d109      	bne.n	8006ae8 <__libc_init_array+0x24>
 8006ad4:	4d0b      	ldr	r5, [pc, #44]	@ (8006b04 <__libc_init_array+0x40>)
 8006ad6:	4c0c      	ldr	r4, [pc, #48]	@ (8006b08 <__libc_init_array+0x44>)
 8006ad8:	f004 fad8 	bl	800b08c <_init>
 8006adc:	1b64      	subs	r4, r4, r5
 8006ade:	10a4      	asrs	r4, r4, #2
 8006ae0:	2600      	movs	r6, #0
 8006ae2:	42a6      	cmp	r6, r4
 8006ae4:	d105      	bne.n	8006af2 <__libc_init_array+0x2e>
 8006ae6:	bd70      	pop	{r4, r5, r6, pc}
 8006ae8:	f855 3b04 	ldr.w	r3, [r5], #4
 8006aec:	4798      	blx	r3
 8006aee:	3601      	adds	r6, #1
 8006af0:	e7ee      	b.n	8006ad0 <__libc_init_array+0xc>
 8006af2:	f855 3b04 	ldr.w	r3, [r5], #4
 8006af6:	4798      	blx	r3
 8006af8:	3601      	adds	r6, #1
 8006afa:	e7f2      	b.n	8006ae2 <__libc_init_array+0x1e>
 8006afc:	0800b598 	.word	0x0800b598
 8006b00:	0800b598 	.word	0x0800b598
 8006b04:	0800b598 	.word	0x0800b598
 8006b08:	0800b59c 	.word	0x0800b59c

08006b0c <__retarget_lock_init_recursive>:
 8006b0c:	4770      	bx	lr

08006b0e <__retarget_lock_acquire_recursive>:
 8006b0e:	4770      	bx	lr

08006b10 <__retarget_lock_release_recursive>:
 8006b10:	4770      	bx	lr
	...

08006b14 <nanf>:
 8006b14:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8006b1c <nanf+0x8>
 8006b18:	4770      	bx	lr
 8006b1a:	bf00      	nop
 8006b1c:	7fc00000 	.word	0x7fc00000

08006b20 <quorem>:
 8006b20:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b24:	6903      	ldr	r3, [r0, #16]
 8006b26:	690c      	ldr	r4, [r1, #16]
 8006b28:	42a3      	cmp	r3, r4
 8006b2a:	4607      	mov	r7, r0
 8006b2c:	db7e      	blt.n	8006c2c <quorem+0x10c>
 8006b2e:	3c01      	subs	r4, #1
 8006b30:	f101 0814 	add.w	r8, r1, #20
 8006b34:	00a3      	lsls	r3, r4, #2
 8006b36:	f100 0514 	add.w	r5, r0, #20
 8006b3a:	9300      	str	r3, [sp, #0]
 8006b3c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006b40:	9301      	str	r3, [sp, #4]
 8006b42:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006b46:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006b4a:	3301      	adds	r3, #1
 8006b4c:	429a      	cmp	r2, r3
 8006b4e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006b52:	fbb2 f6f3 	udiv	r6, r2, r3
 8006b56:	d32e      	bcc.n	8006bb6 <quorem+0x96>
 8006b58:	f04f 0a00 	mov.w	sl, #0
 8006b5c:	46c4      	mov	ip, r8
 8006b5e:	46ae      	mov	lr, r5
 8006b60:	46d3      	mov	fp, sl
 8006b62:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006b66:	b298      	uxth	r0, r3
 8006b68:	fb06 a000 	mla	r0, r6, r0, sl
 8006b6c:	0c02      	lsrs	r2, r0, #16
 8006b6e:	0c1b      	lsrs	r3, r3, #16
 8006b70:	fb06 2303 	mla	r3, r6, r3, r2
 8006b74:	f8de 2000 	ldr.w	r2, [lr]
 8006b78:	b280      	uxth	r0, r0
 8006b7a:	b292      	uxth	r2, r2
 8006b7c:	1a12      	subs	r2, r2, r0
 8006b7e:	445a      	add	r2, fp
 8006b80:	f8de 0000 	ldr.w	r0, [lr]
 8006b84:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006b88:	b29b      	uxth	r3, r3
 8006b8a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006b8e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006b92:	b292      	uxth	r2, r2
 8006b94:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006b98:	45e1      	cmp	r9, ip
 8006b9a:	f84e 2b04 	str.w	r2, [lr], #4
 8006b9e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006ba2:	d2de      	bcs.n	8006b62 <quorem+0x42>
 8006ba4:	9b00      	ldr	r3, [sp, #0]
 8006ba6:	58eb      	ldr	r3, [r5, r3]
 8006ba8:	b92b      	cbnz	r3, 8006bb6 <quorem+0x96>
 8006baa:	9b01      	ldr	r3, [sp, #4]
 8006bac:	3b04      	subs	r3, #4
 8006bae:	429d      	cmp	r5, r3
 8006bb0:	461a      	mov	r2, r3
 8006bb2:	d32f      	bcc.n	8006c14 <quorem+0xf4>
 8006bb4:	613c      	str	r4, [r7, #16]
 8006bb6:	4638      	mov	r0, r7
 8006bb8:	f001 f9c6 	bl	8007f48 <__mcmp>
 8006bbc:	2800      	cmp	r0, #0
 8006bbe:	db25      	blt.n	8006c0c <quorem+0xec>
 8006bc0:	4629      	mov	r1, r5
 8006bc2:	2000      	movs	r0, #0
 8006bc4:	f858 2b04 	ldr.w	r2, [r8], #4
 8006bc8:	f8d1 c000 	ldr.w	ip, [r1]
 8006bcc:	fa1f fe82 	uxth.w	lr, r2
 8006bd0:	fa1f f38c 	uxth.w	r3, ip
 8006bd4:	eba3 030e 	sub.w	r3, r3, lr
 8006bd8:	4403      	add	r3, r0
 8006bda:	0c12      	lsrs	r2, r2, #16
 8006bdc:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006be0:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006be4:	b29b      	uxth	r3, r3
 8006be6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006bea:	45c1      	cmp	r9, r8
 8006bec:	f841 3b04 	str.w	r3, [r1], #4
 8006bf0:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006bf4:	d2e6      	bcs.n	8006bc4 <quorem+0xa4>
 8006bf6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006bfa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006bfe:	b922      	cbnz	r2, 8006c0a <quorem+0xea>
 8006c00:	3b04      	subs	r3, #4
 8006c02:	429d      	cmp	r5, r3
 8006c04:	461a      	mov	r2, r3
 8006c06:	d30b      	bcc.n	8006c20 <quorem+0x100>
 8006c08:	613c      	str	r4, [r7, #16]
 8006c0a:	3601      	adds	r6, #1
 8006c0c:	4630      	mov	r0, r6
 8006c0e:	b003      	add	sp, #12
 8006c10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c14:	6812      	ldr	r2, [r2, #0]
 8006c16:	3b04      	subs	r3, #4
 8006c18:	2a00      	cmp	r2, #0
 8006c1a:	d1cb      	bne.n	8006bb4 <quorem+0x94>
 8006c1c:	3c01      	subs	r4, #1
 8006c1e:	e7c6      	b.n	8006bae <quorem+0x8e>
 8006c20:	6812      	ldr	r2, [r2, #0]
 8006c22:	3b04      	subs	r3, #4
 8006c24:	2a00      	cmp	r2, #0
 8006c26:	d1ef      	bne.n	8006c08 <quorem+0xe8>
 8006c28:	3c01      	subs	r4, #1
 8006c2a:	e7ea      	b.n	8006c02 <quorem+0xe2>
 8006c2c:	2000      	movs	r0, #0
 8006c2e:	e7ee      	b.n	8006c0e <quorem+0xee>

08006c30 <_dtoa_r>:
 8006c30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c34:	69c7      	ldr	r7, [r0, #28]
 8006c36:	b097      	sub	sp, #92	@ 0x5c
 8006c38:	ed8d 0b04 	vstr	d0, [sp, #16]
 8006c3c:	ec55 4b10 	vmov	r4, r5, d0
 8006c40:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8006c42:	9107      	str	r1, [sp, #28]
 8006c44:	4681      	mov	r9, r0
 8006c46:	920c      	str	r2, [sp, #48]	@ 0x30
 8006c48:	9311      	str	r3, [sp, #68]	@ 0x44
 8006c4a:	b97f      	cbnz	r7, 8006c6c <_dtoa_r+0x3c>
 8006c4c:	2010      	movs	r0, #16
 8006c4e:	f000 fe09 	bl	8007864 <malloc>
 8006c52:	4602      	mov	r2, r0
 8006c54:	f8c9 001c 	str.w	r0, [r9, #28]
 8006c58:	b920      	cbnz	r0, 8006c64 <_dtoa_r+0x34>
 8006c5a:	4ba9      	ldr	r3, [pc, #676]	@ (8006f00 <_dtoa_r+0x2d0>)
 8006c5c:	21ef      	movs	r1, #239	@ 0xef
 8006c5e:	48a9      	ldr	r0, [pc, #676]	@ (8006f04 <_dtoa_r+0x2d4>)
 8006c60:	f002 fe12 	bl	8009888 <__assert_func>
 8006c64:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006c68:	6007      	str	r7, [r0, #0]
 8006c6a:	60c7      	str	r7, [r0, #12]
 8006c6c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006c70:	6819      	ldr	r1, [r3, #0]
 8006c72:	b159      	cbz	r1, 8006c8c <_dtoa_r+0x5c>
 8006c74:	685a      	ldr	r2, [r3, #4]
 8006c76:	604a      	str	r2, [r1, #4]
 8006c78:	2301      	movs	r3, #1
 8006c7a:	4093      	lsls	r3, r2
 8006c7c:	608b      	str	r3, [r1, #8]
 8006c7e:	4648      	mov	r0, r9
 8006c80:	f000 fee6 	bl	8007a50 <_Bfree>
 8006c84:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006c88:	2200      	movs	r2, #0
 8006c8a:	601a      	str	r2, [r3, #0]
 8006c8c:	1e2b      	subs	r3, r5, #0
 8006c8e:	bfb9      	ittee	lt
 8006c90:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006c94:	9305      	strlt	r3, [sp, #20]
 8006c96:	2300      	movge	r3, #0
 8006c98:	6033      	strge	r3, [r6, #0]
 8006c9a:	9f05      	ldr	r7, [sp, #20]
 8006c9c:	4b9a      	ldr	r3, [pc, #616]	@ (8006f08 <_dtoa_r+0x2d8>)
 8006c9e:	bfbc      	itt	lt
 8006ca0:	2201      	movlt	r2, #1
 8006ca2:	6032      	strlt	r2, [r6, #0]
 8006ca4:	43bb      	bics	r3, r7
 8006ca6:	d112      	bne.n	8006cce <_dtoa_r+0x9e>
 8006ca8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006caa:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006cae:	6013      	str	r3, [r2, #0]
 8006cb0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006cb4:	4323      	orrs	r3, r4
 8006cb6:	f000 855a 	beq.w	800776e <_dtoa_r+0xb3e>
 8006cba:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006cbc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8006f1c <_dtoa_r+0x2ec>
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	f000 855c 	beq.w	800777e <_dtoa_r+0xb4e>
 8006cc6:	f10a 0303 	add.w	r3, sl, #3
 8006cca:	f000 bd56 	b.w	800777a <_dtoa_r+0xb4a>
 8006cce:	ed9d 7b04 	vldr	d7, [sp, #16]
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	ec51 0b17 	vmov	r0, r1, d7
 8006cd8:	2300      	movs	r3, #0
 8006cda:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8006cde:	f7f9 ff13 	bl	8000b08 <__aeabi_dcmpeq>
 8006ce2:	4680      	mov	r8, r0
 8006ce4:	b158      	cbz	r0, 8006cfe <_dtoa_r+0xce>
 8006ce6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006ce8:	2301      	movs	r3, #1
 8006cea:	6013      	str	r3, [r2, #0]
 8006cec:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006cee:	b113      	cbz	r3, 8006cf6 <_dtoa_r+0xc6>
 8006cf0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006cf2:	4b86      	ldr	r3, [pc, #536]	@ (8006f0c <_dtoa_r+0x2dc>)
 8006cf4:	6013      	str	r3, [r2, #0]
 8006cf6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8006f20 <_dtoa_r+0x2f0>
 8006cfa:	f000 bd40 	b.w	800777e <_dtoa_r+0xb4e>
 8006cfe:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8006d02:	aa14      	add	r2, sp, #80	@ 0x50
 8006d04:	a915      	add	r1, sp, #84	@ 0x54
 8006d06:	4648      	mov	r0, r9
 8006d08:	f001 fa3e 	bl	8008188 <__d2b>
 8006d0c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006d10:	9002      	str	r0, [sp, #8]
 8006d12:	2e00      	cmp	r6, #0
 8006d14:	d078      	beq.n	8006e08 <_dtoa_r+0x1d8>
 8006d16:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006d18:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8006d1c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006d20:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006d24:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006d28:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006d2c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006d30:	4619      	mov	r1, r3
 8006d32:	2200      	movs	r2, #0
 8006d34:	4b76      	ldr	r3, [pc, #472]	@ (8006f10 <_dtoa_r+0x2e0>)
 8006d36:	f7f9 fac7 	bl	80002c8 <__aeabi_dsub>
 8006d3a:	a36b      	add	r3, pc, #428	@ (adr r3, 8006ee8 <_dtoa_r+0x2b8>)
 8006d3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d40:	f7f9 fc7a 	bl	8000638 <__aeabi_dmul>
 8006d44:	a36a      	add	r3, pc, #424	@ (adr r3, 8006ef0 <_dtoa_r+0x2c0>)
 8006d46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d4a:	f7f9 fabf 	bl	80002cc <__adddf3>
 8006d4e:	4604      	mov	r4, r0
 8006d50:	4630      	mov	r0, r6
 8006d52:	460d      	mov	r5, r1
 8006d54:	f7f9 fc06 	bl	8000564 <__aeabi_i2d>
 8006d58:	a367      	add	r3, pc, #412	@ (adr r3, 8006ef8 <_dtoa_r+0x2c8>)
 8006d5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d5e:	f7f9 fc6b 	bl	8000638 <__aeabi_dmul>
 8006d62:	4602      	mov	r2, r0
 8006d64:	460b      	mov	r3, r1
 8006d66:	4620      	mov	r0, r4
 8006d68:	4629      	mov	r1, r5
 8006d6a:	f7f9 faaf 	bl	80002cc <__adddf3>
 8006d6e:	4604      	mov	r4, r0
 8006d70:	460d      	mov	r5, r1
 8006d72:	f7f9 ff11 	bl	8000b98 <__aeabi_d2iz>
 8006d76:	2200      	movs	r2, #0
 8006d78:	4607      	mov	r7, r0
 8006d7a:	2300      	movs	r3, #0
 8006d7c:	4620      	mov	r0, r4
 8006d7e:	4629      	mov	r1, r5
 8006d80:	f7f9 fecc 	bl	8000b1c <__aeabi_dcmplt>
 8006d84:	b140      	cbz	r0, 8006d98 <_dtoa_r+0x168>
 8006d86:	4638      	mov	r0, r7
 8006d88:	f7f9 fbec 	bl	8000564 <__aeabi_i2d>
 8006d8c:	4622      	mov	r2, r4
 8006d8e:	462b      	mov	r3, r5
 8006d90:	f7f9 feba 	bl	8000b08 <__aeabi_dcmpeq>
 8006d94:	b900      	cbnz	r0, 8006d98 <_dtoa_r+0x168>
 8006d96:	3f01      	subs	r7, #1
 8006d98:	2f16      	cmp	r7, #22
 8006d9a:	d852      	bhi.n	8006e42 <_dtoa_r+0x212>
 8006d9c:	4b5d      	ldr	r3, [pc, #372]	@ (8006f14 <_dtoa_r+0x2e4>)
 8006d9e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006da2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006da6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006daa:	f7f9 feb7 	bl	8000b1c <__aeabi_dcmplt>
 8006dae:	2800      	cmp	r0, #0
 8006db0:	d049      	beq.n	8006e46 <_dtoa_r+0x216>
 8006db2:	3f01      	subs	r7, #1
 8006db4:	2300      	movs	r3, #0
 8006db6:	9310      	str	r3, [sp, #64]	@ 0x40
 8006db8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006dba:	1b9b      	subs	r3, r3, r6
 8006dbc:	1e5a      	subs	r2, r3, #1
 8006dbe:	bf45      	ittet	mi
 8006dc0:	f1c3 0301 	rsbmi	r3, r3, #1
 8006dc4:	9300      	strmi	r3, [sp, #0]
 8006dc6:	2300      	movpl	r3, #0
 8006dc8:	2300      	movmi	r3, #0
 8006dca:	9206      	str	r2, [sp, #24]
 8006dcc:	bf54      	ite	pl
 8006dce:	9300      	strpl	r3, [sp, #0]
 8006dd0:	9306      	strmi	r3, [sp, #24]
 8006dd2:	2f00      	cmp	r7, #0
 8006dd4:	db39      	blt.n	8006e4a <_dtoa_r+0x21a>
 8006dd6:	9b06      	ldr	r3, [sp, #24]
 8006dd8:	970d      	str	r7, [sp, #52]	@ 0x34
 8006dda:	443b      	add	r3, r7
 8006ddc:	9306      	str	r3, [sp, #24]
 8006dde:	2300      	movs	r3, #0
 8006de0:	9308      	str	r3, [sp, #32]
 8006de2:	9b07      	ldr	r3, [sp, #28]
 8006de4:	2b09      	cmp	r3, #9
 8006de6:	d863      	bhi.n	8006eb0 <_dtoa_r+0x280>
 8006de8:	2b05      	cmp	r3, #5
 8006dea:	bfc4      	itt	gt
 8006dec:	3b04      	subgt	r3, #4
 8006dee:	9307      	strgt	r3, [sp, #28]
 8006df0:	9b07      	ldr	r3, [sp, #28]
 8006df2:	f1a3 0302 	sub.w	r3, r3, #2
 8006df6:	bfcc      	ite	gt
 8006df8:	2400      	movgt	r4, #0
 8006dfa:	2401      	movle	r4, #1
 8006dfc:	2b03      	cmp	r3, #3
 8006dfe:	d863      	bhi.n	8006ec8 <_dtoa_r+0x298>
 8006e00:	e8df f003 	tbb	[pc, r3]
 8006e04:	2b375452 	.word	0x2b375452
 8006e08:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006e0c:	441e      	add	r6, r3
 8006e0e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006e12:	2b20      	cmp	r3, #32
 8006e14:	bfc1      	itttt	gt
 8006e16:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006e1a:	409f      	lslgt	r7, r3
 8006e1c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006e20:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006e24:	bfd6      	itet	le
 8006e26:	f1c3 0320 	rsble	r3, r3, #32
 8006e2a:	ea47 0003 	orrgt.w	r0, r7, r3
 8006e2e:	fa04 f003 	lslle.w	r0, r4, r3
 8006e32:	f7f9 fb87 	bl	8000544 <__aeabi_ui2d>
 8006e36:	2201      	movs	r2, #1
 8006e38:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006e3c:	3e01      	subs	r6, #1
 8006e3e:	9212      	str	r2, [sp, #72]	@ 0x48
 8006e40:	e776      	b.n	8006d30 <_dtoa_r+0x100>
 8006e42:	2301      	movs	r3, #1
 8006e44:	e7b7      	b.n	8006db6 <_dtoa_r+0x186>
 8006e46:	9010      	str	r0, [sp, #64]	@ 0x40
 8006e48:	e7b6      	b.n	8006db8 <_dtoa_r+0x188>
 8006e4a:	9b00      	ldr	r3, [sp, #0]
 8006e4c:	1bdb      	subs	r3, r3, r7
 8006e4e:	9300      	str	r3, [sp, #0]
 8006e50:	427b      	negs	r3, r7
 8006e52:	9308      	str	r3, [sp, #32]
 8006e54:	2300      	movs	r3, #0
 8006e56:	930d      	str	r3, [sp, #52]	@ 0x34
 8006e58:	e7c3      	b.n	8006de2 <_dtoa_r+0x1b2>
 8006e5a:	2301      	movs	r3, #1
 8006e5c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e5e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006e60:	eb07 0b03 	add.w	fp, r7, r3
 8006e64:	f10b 0301 	add.w	r3, fp, #1
 8006e68:	2b01      	cmp	r3, #1
 8006e6a:	9303      	str	r3, [sp, #12]
 8006e6c:	bfb8      	it	lt
 8006e6e:	2301      	movlt	r3, #1
 8006e70:	e006      	b.n	8006e80 <_dtoa_r+0x250>
 8006e72:	2301      	movs	r3, #1
 8006e74:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e76:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	dd28      	ble.n	8006ece <_dtoa_r+0x29e>
 8006e7c:	469b      	mov	fp, r3
 8006e7e:	9303      	str	r3, [sp, #12]
 8006e80:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006e84:	2100      	movs	r1, #0
 8006e86:	2204      	movs	r2, #4
 8006e88:	f102 0514 	add.w	r5, r2, #20
 8006e8c:	429d      	cmp	r5, r3
 8006e8e:	d926      	bls.n	8006ede <_dtoa_r+0x2ae>
 8006e90:	6041      	str	r1, [r0, #4]
 8006e92:	4648      	mov	r0, r9
 8006e94:	f000 fd9c 	bl	80079d0 <_Balloc>
 8006e98:	4682      	mov	sl, r0
 8006e9a:	2800      	cmp	r0, #0
 8006e9c:	d142      	bne.n	8006f24 <_dtoa_r+0x2f4>
 8006e9e:	4b1e      	ldr	r3, [pc, #120]	@ (8006f18 <_dtoa_r+0x2e8>)
 8006ea0:	4602      	mov	r2, r0
 8006ea2:	f240 11af 	movw	r1, #431	@ 0x1af
 8006ea6:	e6da      	b.n	8006c5e <_dtoa_r+0x2e>
 8006ea8:	2300      	movs	r3, #0
 8006eaa:	e7e3      	b.n	8006e74 <_dtoa_r+0x244>
 8006eac:	2300      	movs	r3, #0
 8006eae:	e7d5      	b.n	8006e5c <_dtoa_r+0x22c>
 8006eb0:	2401      	movs	r4, #1
 8006eb2:	2300      	movs	r3, #0
 8006eb4:	9307      	str	r3, [sp, #28]
 8006eb6:	9409      	str	r4, [sp, #36]	@ 0x24
 8006eb8:	f04f 3bff 	mov.w	fp, #4294967295
 8006ebc:	2200      	movs	r2, #0
 8006ebe:	f8cd b00c 	str.w	fp, [sp, #12]
 8006ec2:	2312      	movs	r3, #18
 8006ec4:	920c      	str	r2, [sp, #48]	@ 0x30
 8006ec6:	e7db      	b.n	8006e80 <_dtoa_r+0x250>
 8006ec8:	2301      	movs	r3, #1
 8006eca:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ecc:	e7f4      	b.n	8006eb8 <_dtoa_r+0x288>
 8006ece:	f04f 0b01 	mov.w	fp, #1
 8006ed2:	f8cd b00c 	str.w	fp, [sp, #12]
 8006ed6:	465b      	mov	r3, fp
 8006ed8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8006edc:	e7d0      	b.n	8006e80 <_dtoa_r+0x250>
 8006ede:	3101      	adds	r1, #1
 8006ee0:	0052      	lsls	r2, r2, #1
 8006ee2:	e7d1      	b.n	8006e88 <_dtoa_r+0x258>
 8006ee4:	f3af 8000 	nop.w
 8006ee8:	636f4361 	.word	0x636f4361
 8006eec:	3fd287a7 	.word	0x3fd287a7
 8006ef0:	8b60c8b3 	.word	0x8b60c8b3
 8006ef4:	3fc68a28 	.word	0x3fc68a28
 8006ef8:	509f79fb 	.word	0x509f79fb
 8006efc:	3fd34413 	.word	0x3fd34413
 8006f00:	0800b166 	.word	0x0800b166
 8006f04:	0800b17d 	.word	0x0800b17d
 8006f08:	7ff00000 	.word	0x7ff00000
 8006f0c:	0800b131 	.word	0x0800b131
 8006f10:	3ff80000 	.word	0x3ff80000
 8006f14:	0800b330 	.word	0x0800b330
 8006f18:	0800b1d5 	.word	0x0800b1d5
 8006f1c:	0800b162 	.word	0x0800b162
 8006f20:	0800b130 	.word	0x0800b130
 8006f24:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006f28:	6018      	str	r0, [r3, #0]
 8006f2a:	9b03      	ldr	r3, [sp, #12]
 8006f2c:	2b0e      	cmp	r3, #14
 8006f2e:	f200 80a1 	bhi.w	8007074 <_dtoa_r+0x444>
 8006f32:	2c00      	cmp	r4, #0
 8006f34:	f000 809e 	beq.w	8007074 <_dtoa_r+0x444>
 8006f38:	2f00      	cmp	r7, #0
 8006f3a:	dd33      	ble.n	8006fa4 <_dtoa_r+0x374>
 8006f3c:	4b9c      	ldr	r3, [pc, #624]	@ (80071b0 <_dtoa_r+0x580>)
 8006f3e:	f007 020f 	and.w	r2, r7, #15
 8006f42:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006f46:	ed93 7b00 	vldr	d7, [r3]
 8006f4a:	05f8      	lsls	r0, r7, #23
 8006f4c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8006f50:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006f54:	d516      	bpl.n	8006f84 <_dtoa_r+0x354>
 8006f56:	4b97      	ldr	r3, [pc, #604]	@ (80071b4 <_dtoa_r+0x584>)
 8006f58:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006f5c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006f60:	f7f9 fc94 	bl	800088c <__aeabi_ddiv>
 8006f64:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006f68:	f004 040f 	and.w	r4, r4, #15
 8006f6c:	2603      	movs	r6, #3
 8006f6e:	4d91      	ldr	r5, [pc, #580]	@ (80071b4 <_dtoa_r+0x584>)
 8006f70:	b954      	cbnz	r4, 8006f88 <_dtoa_r+0x358>
 8006f72:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006f76:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006f7a:	f7f9 fc87 	bl	800088c <__aeabi_ddiv>
 8006f7e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006f82:	e028      	b.n	8006fd6 <_dtoa_r+0x3a6>
 8006f84:	2602      	movs	r6, #2
 8006f86:	e7f2      	b.n	8006f6e <_dtoa_r+0x33e>
 8006f88:	07e1      	lsls	r1, r4, #31
 8006f8a:	d508      	bpl.n	8006f9e <_dtoa_r+0x36e>
 8006f8c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006f90:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006f94:	f7f9 fb50 	bl	8000638 <__aeabi_dmul>
 8006f98:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006f9c:	3601      	adds	r6, #1
 8006f9e:	1064      	asrs	r4, r4, #1
 8006fa0:	3508      	adds	r5, #8
 8006fa2:	e7e5      	b.n	8006f70 <_dtoa_r+0x340>
 8006fa4:	f000 80af 	beq.w	8007106 <_dtoa_r+0x4d6>
 8006fa8:	427c      	negs	r4, r7
 8006faa:	4b81      	ldr	r3, [pc, #516]	@ (80071b0 <_dtoa_r+0x580>)
 8006fac:	4d81      	ldr	r5, [pc, #516]	@ (80071b4 <_dtoa_r+0x584>)
 8006fae:	f004 020f 	and.w	r2, r4, #15
 8006fb2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006fb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fba:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006fbe:	f7f9 fb3b 	bl	8000638 <__aeabi_dmul>
 8006fc2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006fc6:	1124      	asrs	r4, r4, #4
 8006fc8:	2300      	movs	r3, #0
 8006fca:	2602      	movs	r6, #2
 8006fcc:	2c00      	cmp	r4, #0
 8006fce:	f040 808f 	bne.w	80070f0 <_dtoa_r+0x4c0>
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d1d3      	bne.n	8006f7e <_dtoa_r+0x34e>
 8006fd6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006fd8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	f000 8094 	beq.w	800710a <_dtoa_r+0x4da>
 8006fe2:	4b75      	ldr	r3, [pc, #468]	@ (80071b8 <_dtoa_r+0x588>)
 8006fe4:	2200      	movs	r2, #0
 8006fe6:	4620      	mov	r0, r4
 8006fe8:	4629      	mov	r1, r5
 8006fea:	f7f9 fd97 	bl	8000b1c <__aeabi_dcmplt>
 8006fee:	2800      	cmp	r0, #0
 8006ff0:	f000 808b 	beq.w	800710a <_dtoa_r+0x4da>
 8006ff4:	9b03      	ldr	r3, [sp, #12]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	f000 8087 	beq.w	800710a <_dtoa_r+0x4da>
 8006ffc:	f1bb 0f00 	cmp.w	fp, #0
 8007000:	dd34      	ble.n	800706c <_dtoa_r+0x43c>
 8007002:	4620      	mov	r0, r4
 8007004:	4b6d      	ldr	r3, [pc, #436]	@ (80071bc <_dtoa_r+0x58c>)
 8007006:	2200      	movs	r2, #0
 8007008:	4629      	mov	r1, r5
 800700a:	f7f9 fb15 	bl	8000638 <__aeabi_dmul>
 800700e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007012:	f107 38ff 	add.w	r8, r7, #4294967295
 8007016:	3601      	adds	r6, #1
 8007018:	465c      	mov	r4, fp
 800701a:	4630      	mov	r0, r6
 800701c:	f7f9 faa2 	bl	8000564 <__aeabi_i2d>
 8007020:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007024:	f7f9 fb08 	bl	8000638 <__aeabi_dmul>
 8007028:	4b65      	ldr	r3, [pc, #404]	@ (80071c0 <_dtoa_r+0x590>)
 800702a:	2200      	movs	r2, #0
 800702c:	f7f9 f94e 	bl	80002cc <__adddf3>
 8007030:	4605      	mov	r5, r0
 8007032:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007036:	2c00      	cmp	r4, #0
 8007038:	d16a      	bne.n	8007110 <_dtoa_r+0x4e0>
 800703a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800703e:	4b61      	ldr	r3, [pc, #388]	@ (80071c4 <_dtoa_r+0x594>)
 8007040:	2200      	movs	r2, #0
 8007042:	f7f9 f941 	bl	80002c8 <__aeabi_dsub>
 8007046:	4602      	mov	r2, r0
 8007048:	460b      	mov	r3, r1
 800704a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800704e:	462a      	mov	r2, r5
 8007050:	4633      	mov	r3, r6
 8007052:	f7f9 fd81 	bl	8000b58 <__aeabi_dcmpgt>
 8007056:	2800      	cmp	r0, #0
 8007058:	f040 8298 	bne.w	800758c <_dtoa_r+0x95c>
 800705c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007060:	462a      	mov	r2, r5
 8007062:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007066:	f7f9 fd59 	bl	8000b1c <__aeabi_dcmplt>
 800706a:	bb38      	cbnz	r0, 80070bc <_dtoa_r+0x48c>
 800706c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8007070:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007074:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007076:	2b00      	cmp	r3, #0
 8007078:	f2c0 8157 	blt.w	800732a <_dtoa_r+0x6fa>
 800707c:	2f0e      	cmp	r7, #14
 800707e:	f300 8154 	bgt.w	800732a <_dtoa_r+0x6fa>
 8007082:	4b4b      	ldr	r3, [pc, #300]	@ (80071b0 <_dtoa_r+0x580>)
 8007084:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007088:	ed93 7b00 	vldr	d7, [r3]
 800708c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800708e:	2b00      	cmp	r3, #0
 8007090:	ed8d 7b00 	vstr	d7, [sp]
 8007094:	f280 80e5 	bge.w	8007262 <_dtoa_r+0x632>
 8007098:	9b03      	ldr	r3, [sp, #12]
 800709a:	2b00      	cmp	r3, #0
 800709c:	f300 80e1 	bgt.w	8007262 <_dtoa_r+0x632>
 80070a0:	d10c      	bne.n	80070bc <_dtoa_r+0x48c>
 80070a2:	4b48      	ldr	r3, [pc, #288]	@ (80071c4 <_dtoa_r+0x594>)
 80070a4:	2200      	movs	r2, #0
 80070a6:	ec51 0b17 	vmov	r0, r1, d7
 80070aa:	f7f9 fac5 	bl	8000638 <__aeabi_dmul>
 80070ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80070b2:	f7f9 fd47 	bl	8000b44 <__aeabi_dcmpge>
 80070b6:	2800      	cmp	r0, #0
 80070b8:	f000 8266 	beq.w	8007588 <_dtoa_r+0x958>
 80070bc:	2400      	movs	r4, #0
 80070be:	4625      	mov	r5, r4
 80070c0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80070c2:	4656      	mov	r6, sl
 80070c4:	ea6f 0803 	mvn.w	r8, r3
 80070c8:	2700      	movs	r7, #0
 80070ca:	4621      	mov	r1, r4
 80070cc:	4648      	mov	r0, r9
 80070ce:	f000 fcbf 	bl	8007a50 <_Bfree>
 80070d2:	2d00      	cmp	r5, #0
 80070d4:	f000 80bd 	beq.w	8007252 <_dtoa_r+0x622>
 80070d8:	b12f      	cbz	r7, 80070e6 <_dtoa_r+0x4b6>
 80070da:	42af      	cmp	r7, r5
 80070dc:	d003      	beq.n	80070e6 <_dtoa_r+0x4b6>
 80070de:	4639      	mov	r1, r7
 80070e0:	4648      	mov	r0, r9
 80070e2:	f000 fcb5 	bl	8007a50 <_Bfree>
 80070e6:	4629      	mov	r1, r5
 80070e8:	4648      	mov	r0, r9
 80070ea:	f000 fcb1 	bl	8007a50 <_Bfree>
 80070ee:	e0b0      	b.n	8007252 <_dtoa_r+0x622>
 80070f0:	07e2      	lsls	r2, r4, #31
 80070f2:	d505      	bpl.n	8007100 <_dtoa_r+0x4d0>
 80070f4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80070f8:	f7f9 fa9e 	bl	8000638 <__aeabi_dmul>
 80070fc:	3601      	adds	r6, #1
 80070fe:	2301      	movs	r3, #1
 8007100:	1064      	asrs	r4, r4, #1
 8007102:	3508      	adds	r5, #8
 8007104:	e762      	b.n	8006fcc <_dtoa_r+0x39c>
 8007106:	2602      	movs	r6, #2
 8007108:	e765      	b.n	8006fd6 <_dtoa_r+0x3a6>
 800710a:	9c03      	ldr	r4, [sp, #12]
 800710c:	46b8      	mov	r8, r7
 800710e:	e784      	b.n	800701a <_dtoa_r+0x3ea>
 8007110:	4b27      	ldr	r3, [pc, #156]	@ (80071b0 <_dtoa_r+0x580>)
 8007112:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007114:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007118:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800711c:	4454      	add	r4, sl
 800711e:	2900      	cmp	r1, #0
 8007120:	d054      	beq.n	80071cc <_dtoa_r+0x59c>
 8007122:	4929      	ldr	r1, [pc, #164]	@ (80071c8 <_dtoa_r+0x598>)
 8007124:	2000      	movs	r0, #0
 8007126:	f7f9 fbb1 	bl	800088c <__aeabi_ddiv>
 800712a:	4633      	mov	r3, r6
 800712c:	462a      	mov	r2, r5
 800712e:	f7f9 f8cb 	bl	80002c8 <__aeabi_dsub>
 8007132:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007136:	4656      	mov	r6, sl
 8007138:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800713c:	f7f9 fd2c 	bl	8000b98 <__aeabi_d2iz>
 8007140:	4605      	mov	r5, r0
 8007142:	f7f9 fa0f 	bl	8000564 <__aeabi_i2d>
 8007146:	4602      	mov	r2, r0
 8007148:	460b      	mov	r3, r1
 800714a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800714e:	f7f9 f8bb 	bl	80002c8 <__aeabi_dsub>
 8007152:	3530      	adds	r5, #48	@ 0x30
 8007154:	4602      	mov	r2, r0
 8007156:	460b      	mov	r3, r1
 8007158:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800715c:	f806 5b01 	strb.w	r5, [r6], #1
 8007160:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007164:	f7f9 fcda 	bl	8000b1c <__aeabi_dcmplt>
 8007168:	2800      	cmp	r0, #0
 800716a:	d172      	bne.n	8007252 <_dtoa_r+0x622>
 800716c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007170:	4911      	ldr	r1, [pc, #68]	@ (80071b8 <_dtoa_r+0x588>)
 8007172:	2000      	movs	r0, #0
 8007174:	f7f9 f8a8 	bl	80002c8 <__aeabi_dsub>
 8007178:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800717c:	f7f9 fcce 	bl	8000b1c <__aeabi_dcmplt>
 8007180:	2800      	cmp	r0, #0
 8007182:	f040 80b4 	bne.w	80072ee <_dtoa_r+0x6be>
 8007186:	42a6      	cmp	r6, r4
 8007188:	f43f af70 	beq.w	800706c <_dtoa_r+0x43c>
 800718c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007190:	4b0a      	ldr	r3, [pc, #40]	@ (80071bc <_dtoa_r+0x58c>)
 8007192:	2200      	movs	r2, #0
 8007194:	f7f9 fa50 	bl	8000638 <__aeabi_dmul>
 8007198:	4b08      	ldr	r3, [pc, #32]	@ (80071bc <_dtoa_r+0x58c>)
 800719a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800719e:	2200      	movs	r2, #0
 80071a0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80071a4:	f7f9 fa48 	bl	8000638 <__aeabi_dmul>
 80071a8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80071ac:	e7c4      	b.n	8007138 <_dtoa_r+0x508>
 80071ae:	bf00      	nop
 80071b0:	0800b330 	.word	0x0800b330
 80071b4:	0800b308 	.word	0x0800b308
 80071b8:	3ff00000 	.word	0x3ff00000
 80071bc:	40240000 	.word	0x40240000
 80071c0:	401c0000 	.word	0x401c0000
 80071c4:	40140000 	.word	0x40140000
 80071c8:	3fe00000 	.word	0x3fe00000
 80071cc:	4631      	mov	r1, r6
 80071ce:	4628      	mov	r0, r5
 80071d0:	f7f9 fa32 	bl	8000638 <__aeabi_dmul>
 80071d4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80071d8:	9413      	str	r4, [sp, #76]	@ 0x4c
 80071da:	4656      	mov	r6, sl
 80071dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80071e0:	f7f9 fcda 	bl	8000b98 <__aeabi_d2iz>
 80071e4:	4605      	mov	r5, r0
 80071e6:	f7f9 f9bd 	bl	8000564 <__aeabi_i2d>
 80071ea:	4602      	mov	r2, r0
 80071ec:	460b      	mov	r3, r1
 80071ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80071f2:	f7f9 f869 	bl	80002c8 <__aeabi_dsub>
 80071f6:	3530      	adds	r5, #48	@ 0x30
 80071f8:	f806 5b01 	strb.w	r5, [r6], #1
 80071fc:	4602      	mov	r2, r0
 80071fe:	460b      	mov	r3, r1
 8007200:	42a6      	cmp	r6, r4
 8007202:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007206:	f04f 0200 	mov.w	r2, #0
 800720a:	d124      	bne.n	8007256 <_dtoa_r+0x626>
 800720c:	4baf      	ldr	r3, [pc, #700]	@ (80074cc <_dtoa_r+0x89c>)
 800720e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007212:	f7f9 f85b 	bl	80002cc <__adddf3>
 8007216:	4602      	mov	r2, r0
 8007218:	460b      	mov	r3, r1
 800721a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800721e:	f7f9 fc9b 	bl	8000b58 <__aeabi_dcmpgt>
 8007222:	2800      	cmp	r0, #0
 8007224:	d163      	bne.n	80072ee <_dtoa_r+0x6be>
 8007226:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800722a:	49a8      	ldr	r1, [pc, #672]	@ (80074cc <_dtoa_r+0x89c>)
 800722c:	2000      	movs	r0, #0
 800722e:	f7f9 f84b 	bl	80002c8 <__aeabi_dsub>
 8007232:	4602      	mov	r2, r0
 8007234:	460b      	mov	r3, r1
 8007236:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800723a:	f7f9 fc6f 	bl	8000b1c <__aeabi_dcmplt>
 800723e:	2800      	cmp	r0, #0
 8007240:	f43f af14 	beq.w	800706c <_dtoa_r+0x43c>
 8007244:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007246:	1e73      	subs	r3, r6, #1
 8007248:	9313      	str	r3, [sp, #76]	@ 0x4c
 800724a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800724e:	2b30      	cmp	r3, #48	@ 0x30
 8007250:	d0f8      	beq.n	8007244 <_dtoa_r+0x614>
 8007252:	4647      	mov	r7, r8
 8007254:	e03b      	b.n	80072ce <_dtoa_r+0x69e>
 8007256:	4b9e      	ldr	r3, [pc, #632]	@ (80074d0 <_dtoa_r+0x8a0>)
 8007258:	f7f9 f9ee 	bl	8000638 <__aeabi_dmul>
 800725c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007260:	e7bc      	b.n	80071dc <_dtoa_r+0x5ac>
 8007262:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007266:	4656      	mov	r6, sl
 8007268:	e9dd 2300 	ldrd	r2, r3, [sp]
 800726c:	4620      	mov	r0, r4
 800726e:	4629      	mov	r1, r5
 8007270:	f7f9 fb0c 	bl	800088c <__aeabi_ddiv>
 8007274:	f7f9 fc90 	bl	8000b98 <__aeabi_d2iz>
 8007278:	4680      	mov	r8, r0
 800727a:	f7f9 f973 	bl	8000564 <__aeabi_i2d>
 800727e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007282:	f7f9 f9d9 	bl	8000638 <__aeabi_dmul>
 8007286:	4602      	mov	r2, r0
 8007288:	460b      	mov	r3, r1
 800728a:	4620      	mov	r0, r4
 800728c:	4629      	mov	r1, r5
 800728e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007292:	f7f9 f819 	bl	80002c8 <__aeabi_dsub>
 8007296:	f806 4b01 	strb.w	r4, [r6], #1
 800729a:	9d03      	ldr	r5, [sp, #12]
 800729c:	eba6 040a 	sub.w	r4, r6, sl
 80072a0:	42a5      	cmp	r5, r4
 80072a2:	4602      	mov	r2, r0
 80072a4:	460b      	mov	r3, r1
 80072a6:	d133      	bne.n	8007310 <_dtoa_r+0x6e0>
 80072a8:	f7f9 f810 	bl	80002cc <__adddf3>
 80072ac:	e9dd 2300 	ldrd	r2, r3, [sp]
 80072b0:	4604      	mov	r4, r0
 80072b2:	460d      	mov	r5, r1
 80072b4:	f7f9 fc50 	bl	8000b58 <__aeabi_dcmpgt>
 80072b8:	b9c0      	cbnz	r0, 80072ec <_dtoa_r+0x6bc>
 80072ba:	e9dd 2300 	ldrd	r2, r3, [sp]
 80072be:	4620      	mov	r0, r4
 80072c0:	4629      	mov	r1, r5
 80072c2:	f7f9 fc21 	bl	8000b08 <__aeabi_dcmpeq>
 80072c6:	b110      	cbz	r0, 80072ce <_dtoa_r+0x69e>
 80072c8:	f018 0f01 	tst.w	r8, #1
 80072cc:	d10e      	bne.n	80072ec <_dtoa_r+0x6bc>
 80072ce:	9902      	ldr	r1, [sp, #8]
 80072d0:	4648      	mov	r0, r9
 80072d2:	f000 fbbd 	bl	8007a50 <_Bfree>
 80072d6:	2300      	movs	r3, #0
 80072d8:	7033      	strb	r3, [r6, #0]
 80072da:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80072dc:	3701      	adds	r7, #1
 80072de:	601f      	str	r7, [r3, #0]
 80072e0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	f000 824b 	beq.w	800777e <_dtoa_r+0xb4e>
 80072e8:	601e      	str	r6, [r3, #0]
 80072ea:	e248      	b.n	800777e <_dtoa_r+0xb4e>
 80072ec:	46b8      	mov	r8, r7
 80072ee:	4633      	mov	r3, r6
 80072f0:	461e      	mov	r6, r3
 80072f2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80072f6:	2a39      	cmp	r2, #57	@ 0x39
 80072f8:	d106      	bne.n	8007308 <_dtoa_r+0x6d8>
 80072fa:	459a      	cmp	sl, r3
 80072fc:	d1f8      	bne.n	80072f0 <_dtoa_r+0x6c0>
 80072fe:	2230      	movs	r2, #48	@ 0x30
 8007300:	f108 0801 	add.w	r8, r8, #1
 8007304:	f88a 2000 	strb.w	r2, [sl]
 8007308:	781a      	ldrb	r2, [r3, #0]
 800730a:	3201      	adds	r2, #1
 800730c:	701a      	strb	r2, [r3, #0]
 800730e:	e7a0      	b.n	8007252 <_dtoa_r+0x622>
 8007310:	4b6f      	ldr	r3, [pc, #444]	@ (80074d0 <_dtoa_r+0x8a0>)
 8007312:	2200      	movs	r2, #0
 8007314:	f7f9 f990 	bl	8000638 <__aeabi_dmul>
 8007318:	2200      	movs	r2, #0
 800731a:	2300      	movs	r3, #0
 800731c:	4604      	mov	r4, r0
 800731e:	460d      	mov	r5, r1
 8007320:	f7f9 fbf2 	bl	8000b08 <__aeabi_dcmpeq>
 8007324:	2800      	cmp	r0, #0
 8007326:	d09f      	beq.n	8007268 <_dtoa_r+0x638>
 8007328:	e7d1      	b.n	80072ce <_dtoa_r+0x69e>
 800732a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800732c:	2a00      	cmp	r2, #0
 800732e:	f000 80ea 	beq.w	8007506 <_dtoa_r+0x8d6>
 8007332:	9a07      	ldr	r2, [sp, #28]
 8007334:	2a01      	cmp	r2, #1
 8007336:	f300 80cd 	bgt.w	80074d4 <_dtoa_r+0x8a4>
 800733a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800733c:	2a00      	cmp	r2, #0
 800733e:	f000 80c1 	beq.w	80074c4 <_dtoa_r+0x894>
 8007342:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007346:	9c08      	ldr	r4, [sp, #32]
 8007348:	9e00      	ldr	r6, [sp, #0]
 800734a:	9a00      	ldr	r2, [sp, #0]
 800734c:	441a      	add	r2, r3
 800734e:	9200      	str	r2, [sp, #0]
 8007350:	9a06      	ldr	r2, [sp, #24]
 8007352:	2101      	movs	r1, #1
 8007354:	441a      	add	r2, r3
 8007356:	4648      	mov	r0, r9
 8007358:	9206      	str	r2, [sp, #24]
 800735a:	f000 fc77 	bl	8007c4c <__i2b>
 800735e:	4605      	mov	r5, r0
 8007360:	b166      	cbz	r6, 800737c <_dtoa_r+0x74c>
 8007362:	9b06      	ldr	r3, [sp, #24]
 8007364:	2b00      	cmp	r3, #0
 8007366:	dd09      	ble.n	800737c <_dtoa_r+0x74c>
 8007368:	42b3      	cmp	r3, r6
 800736a:	9a00      	ldr	r2, [sp, #0]
 800736c:	bfa8      	it	ge
 800736e:	4633      	movge	r3, r6
 8007370:	1ad2      	subs	r2, r2, r3
 8007372:	9200      	str	r2, [sp, #0]
 8007374:	9a06      	ldr	r2, [sp, #24]
 8007376:	1af6      	subs	r6, r6, r3
 8007378:	1ad3      	subs	r3, r2, r3
 800737a:	9306      	str	r3, [sp, #24]
 800737c:	9b08      	ldr	r3, [sp, #32]
 800737e:	b30b      	cbz	r3, 80073c4 <_dtoa_r+0x794>
 8007380:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007382:	2b00      	cmp	r3, #0
 8007384:	f000 80c6 	beq.w	8007514 <_dtoa_r+0x8e4>
 8007388:	2c00      	cmp	r4, #0
 800738a:	f000 80c0 	beq.w	800750e <_dtoa_r+0x8de>
 800738e:	4629      	mov	r1, r5
 8007390:	4622      	mov	r2, r4
 8007392:	4648      	mov	r0, r9
 8007394:	f000 fd12 	bl	8007dbc <__pow5mult>
 8007398:	9a02      	ldr	r2, [sp, #8]
 800739a:	4601      	mov	r1, r0
 800739c:	4605      	mov	r5, r0
 800739e:	4648      	mov	r0, r9
 80073a0:	f000 fc6a 	bl	8007c78 <__multiply>
 80073a4:	9902      	ldr	r1, [sp, #8]
 80073a6:	4680      	mov	r8, r0
 80073a8:	4648      	mov	r0, r9
 80073aa:	f000 fb51 	bl	8007a50 <_Bfree>
 80073ae:	9b08      	ldr	r3, [sp, #32]
 80073b0:	1b1b      	subs	r3, r3, r4
 80073b2:	9308      	str	r3, [sp, #32]
 80073b4:	f000 80b1 	beq.w	800751a <_dtoa_r+0x8ea>
 80073b8:	9a08      	ldr	r2, [sp, #32]
 80073ba:	4641      	mov	r1, r8
 80073bc:	4648      	mov	r0, r9
 80073be:	f000 fcfd 	bl	8007dbc <__pow5mult>
 80073c2:	9002      	str	r0, [sp, #8]
 80073c4:	2101      	movs	r1, #1
 80073c6:	4648      	mov	r0, r9
 80073c8:	f000 fc40 	bl	8007c4c <__i2b>
 80073cc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80073ce:	4604      	mov	r4, r0
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	f000 81d8 	beq.w	8007786 <_dtoa_r+0xb56>
 80073d6:	461a      	mov	r2, r3
 80073d8:	4601      	mov	r1, r0
 80073da:	4648      	mov	r0, r9
 80073dc:	f000 fcee 	bl	8007dbc <__pow5mult>
 80073e0:	9b07      	ldr	r3, [sp, #28]
 80073e2:	2b01      	cmp	r3, #1
 80073e4:	4604      	mov	r4, r0
 80073e6:	f300 809f 	bgt.w	8007528 <_dtoa_r+0x8f8>
 80073ea:	9b04      	ldr	r3, [sp, #16]
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	f040 8097 	bne.w	8007520 <_dtoa_r+0x8f0>
 80073f2:	9b05      	ldr	r3, [sp, #20]
 80073f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	f040 8093 	bne.w	8007524 <_dtoa_r+0x8f4>
 80073fe:	9b05      	ldr	r3, [sp, #20]
 8007400:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007404:	0d1b      	lsrs	r3, r3, #20
 8007406:	051b      	lsls	r3, r3, #20
 8007408:	b133      	cbz	r3, 8007418 <_dtoa_r+0x7e8>
 800740a:	9b00      	ldr	r3, [sp, #0]
 800740c:	3301      	adds	r3, #1
 800740e:	9300      	str	r3, [sp, #0]
 8007410:	9b06      	ldr	r3, [sp, #24]
 8007412:	3301      	adds	r3, #1
 8007414:	9306      	str	r3, [sp, #24]
 8007416:	2301      	movs	r3, #1
 8007418:	9308      	str	r3, [sp, #32]
 800741a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800741c:	2b00      	cmp	r3, #0
 800741e:	f000 81b8 	beq.w	8007792 <_dtoa_r+0xb62>
 8007422:	6923      	ldr	r3, [r4, #16]
 8007424:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007428:	6918      	ldr	r0, [r3, #16]
 800742a:	f000 fbc3 	bl	8007bb4 <__hi0bits>
 800742e:	f1c0 0020 	rsb	r0, r0, #32
 8007432:	9b06      	ldr	r3, [sp, #24]
 8007434:	4418      	add	r0, r3
 8007436:	f010 001f 	ands.w	r0, r0, #31
 800743a:	f000 8082 	beq.w	8007542 <_dtoa_r+0x912>
 800743e:	f1c0 0320 	rsb	r3, r0, #32
 8007442:	2b04      	cmp	r3, #4
 8007444:	dd73      	ble.n	800752e <_dtoa_r+0x8fe>
 8007446:	9b00      	ldr	r3, [sp, #0]
 8007448:	f1c0 001c 	rsb	r0, r0, #28
 800744c:	4403      	add	r3, r0
 800744e:	9300      	str	r3, [sp, #0]
 8007450:	9b06      	ldr	r3, [sp, #24]
 8007452:	4403      	add	r3, r0
 8007454:	4406      	add	r6, r0
 8007456:	9306      	str	r3, [sp, #24]
 8007458:	9b00      	ldr	r3, [sp, #0]
 800745a:	2b00      	cmp	r3, #0
 800745c:	dd05      	ble.n	800746a <_dtoa_r+0x83a>
 800745e:	9902      	ldr	r1, [sp, #8]
 8007460:	461a      	mov	r2, r3
 8007462:	4648      	mov	r0, r9
 8007464:	f000 fd04 	bl	8007e70 <__lshift>
 8007468:	9002      	str	r0, [sp, #8]
 800746a:	9b06      	ldr	r3, [sp, #24]
 800746c:	2b00      	cmp	r3, #0
 800746e:	dd05      	ble.n	800747c <_dtoa_r+0x84c>
 8007470:	4621      	mov	r1, r4
 8007472:	461a      	mov	r2, r3
 8007474:	4648      	mov	r0, r9
 8007476:	f000 fcfb 	bl	8007e70 <__lshift>
 800747a:	4604      	mov	r4, r0
 800747c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800747e:	2b00      	cmp	r3, #0
 8007480:	d061      	beq.n	8007546 <_dtoa_r+0x916>
 8007482:	9802      	ldr	r0, [sp, #8]
 8007484:	4621      	mov	r1, r4
 8007486:	f000 fd5f 	bl	8007f48 <__mcmp>
 800748a:	2800      	cmp	r0, #0
 800748c:	da5b      	bge.n	8007546 <_dtoa_r+0x916>
 800748e:	2300      	movs	r3, #0
 8007490:	9902      	ldr	r1, [sp, #8]
 8007492:	220a      	movs	r2, #10
 8007494:	4648      	mov	r0, r9
 8007496:	f000 fafd 	bl	8007a94 <__multadd>
 800749a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800749c:	9002      	str	r0, [sp, #8]
 800749e:	f107 38ff 	add.w	r8, r7, #4294967295
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	f000 8177 	beq.w	8007796 <_dtoa_r+0xb66>
 80074a8:	4629      	mov	r1, r5
 80074aa:	2300      	movs	r3, #0
 80074ac:	220a      	movs	r2, #10
 80074ae:	4648      	mov	r0, r9
 80074b0:	f000 faf0 	bl	8007a94 <__multadd>
 80074b4:	f1bb 0f00 	cmp.w	fp, #0
 80074b8:	4605      	mov	r5, r0
 80074ba:	dc6f      	bgt.n	800759c <_dtoa_r+0x96c>
 80074bc:	9b07      	ldr	r3, [sp, #28]
 80074be:	2b02      	cmp	r3, #2
 80074c0:	dc49      	bgt.n	8007556 <_dtoa_r+0x926>
 80074c2:	e06b      	b.n	800759c <_dtoa_r+0x96c>
 80074c4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80074c6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80074ca:	e73c      	b.n	8007346 <_dtoa_r+0x716>
 80074cc:	3fe00000 	.word	0x3fe00000
 80074d0:	40240000 	.word	0x40240000
 80074d4:	9b03      	ldr	r3, [sp, #12]
 80074d6:	1e5c      	subs	r4, r3, #1
 80074d8:	9b08      	ldr	r3, [sp, #32]
 80074da:	42a3      	cmp	r3, r4
 80074dc:	db09      	blt.n	80074f2 <_dtoa_r+0x8c2>
 80074de:	1b1c      	subs	r4, r3, r4
 80074e0:	9b03      	ldr	r3, [sp, #12]
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	f6bf af30 	bge.w	8007348 <_dtoa_r+0x718>
 80074e8:	9b00      	ldr	r3, [sp, #0]
 80074ea:	9a03      	ldr	r2, [sp, #12]
 80074ec:	1a9e      	subs	r6, r3, r2
 80074ee:	2300      	movs	r3, #0
 80074f0:	e72b      	b.n	800734a <_dtoa_r+0x71a>
 80074f2:	9b08      	ldr	r3, [sp, #32]
 80074f4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80074f6:	9408      	str	r4, [sp, #32]
 80074f8:	1ae3      	subs	r3, r4, r3
 80074fa:	441a      	add	r2, r3
 80074fc:	9e00      	ldr	r6, [sp, #0]
 80074fe:	9b03      	ldr	r3, [sp, #12]
 8007500:	920d      	str	r2, [sp, #52]	@ 0x34
 8007502:	2400      	movs	r4, #0
 8007504:	e721      	b.n	800734a <_dtoa_r+0x71a>
 8007506:	9c08      	ldr	r4, [sp, #32]
 8007508:	9e00      	ldr	r6, [sp, #0]
 800750a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800750c:	e728      	b.n	8007360 <_dtoa_r+0x730>
 800750e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8007512:	e751      	b.n	80073b8 <_dtoa_r+0x788>
 8007514:	9a08      	ldr	r2, [sp, #32]
 8007516:	9902      	ldr	r1, [sp, #8]
 8007518:	e750      	b.n	80073bc <_dtoa_r+0x78c>
 800751a:	f8cd 8008 	str.w	r8, [sp, #8]
 800751e:	e751      	b.n	80073c4 <_dtoa_r+0x794>
 8007520:	2300      	movs	r3, #0
 8007522:	e779      	b.n	8007418 <_dtoa_r+0x7e8>
 8007524:	9b04      	ldr	r3, [sp, #16]
 8007526:	e777      	b.n	8007418 <_dtoa_r+0x7e8>
 8007528:	2300      	movs	r3, #0
 800752a:	9308      	str	r3, [sp, #32]
 800752c:	e779      	b.n	8007422 <_dtoa_r+0x7f2>
 800752e:	d093      	beq.n	8007458 <_dtoa_r+0x828>
 8007530:	9a00      	ldr	r2, [sp, #0]
 8007532:	331c      	adds	r3, #28
 8007534:	441a      	add	r2, r3
 8007536:	9200      	str	r2, [sp, #0]
 8007538:	9a06      	ldr	r2, [sp, #24]
 800753a:	441a      	add	r2, r3
 800753c:	441e      	add	r6, r3
 800753e:	9206      	str	r2, [sp, #24]
 8007540:	e78a      	b.n	8007458 <_dtoa_r+0x828>
 8007542:	4603      	mov	r3, r0
 8007544:	e7f4      	b.n	8007530 <_dtoa_r+0x900>
 8007546:	9b03      	ldr	r3, [sp, #12]
 8007548:	2b00      	cmp	r3, #0
 800754a:	46b8      	mov	r8, r7
 800754c:	dc20      	bgt.n	8007590 <_dtoa_r+0x960>
 800754e:	469b      	mov	fp, r3
 8007550:	9b07      	ldr	r3, [sp, #28]
 8007552:	2b02      	cmp	r3, #2
 8007554:	dd1e      	ble.n	8007594 <_dtoa_r+0x964>
 8007556:	f1bb 0f00 	cmp.w	fp, #0
 800755a:	f47f adb1 	bne.w	80070c0 <_dtoa_r+0x490>
 800755e:	4621      	mov	r1, r4
 8007560:	465b      	mov	r3, fp
 8007562:	2205      	movs	r2, #5
 8007564:	4648      	mov	r0, r9
 8007566:	f000 fa95 	bl	8007a94 <__multadd>
 800756a:	4601      	mov	r1, r0
 800756c:	4604      	mov	r4, r0
 800756e:	9802      	ldr	r0, [sp, #8]
 8007570:	f000 fcea 	bl	8007f48 <__mcmp>
 8007574:	2800      	cmp	r0, #0
 8007576:	f77f ada3 	ble.w	80070c0 <_dtoa_r+0x490>
 800757a:	4656      	mov	r6, sl
 800757c:	2331      	movs	r3, #49	@ 0x31
 800757e:	f806 3b01 	strb.w	r3, [r6], #1
 8007582:	f108 0801 	add.w	r8, r8, #1
 8007586:	e59f      	b.n	80070c8 <_dtoa_r+0x498>
 8007588:	9c03      	ldr	r4, [sp, #12]
 800758a:	46b8      	mov	r8, r7
 800758c:	4625      	mov	r5, r4
 800758e:	e7f4      	b.n	800757a <_dtoa_r+0x94a>
 8007590:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8007594:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007596:	2b00      	cmp	r3, #0
 8007598:	f000 8101 	beq.w	800779e <_dtoa_r+0xb6e>
 800759c:	2e00      	cmp	r6, #0
 800759e:	dd05      	ble.n	80075ac <_dtoa_r+0x97c>
 80075a0:	4629      	mov	r1, r5
 80075a2:	4632      	mov	r2, r6
 80075a4:	4648      	mov	r0, r9
 80075a6:	f000 fc63 	bl	8007e70 <__lshift>
 80075aa:	4605      	mov	r5, r0
 80075ac:	9b08      	ldr	r3, [sp, #32]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d05c      	beq.n	800766c <_dtoa_r+0xa3c>
 80075b2:	6869      	ldr	r1, [r5, #4]
 80075b4:	4648      	mov	r0, r9
 80075b6:	f000 fa0b 	bl	80079d0 <_Balloc>
 80075ba:	4606      	mov	r6, r0
 80075bc:	b928      	cbnz	r0, 80075ca <_dtoa_r+0x99a>
 80075be:	4b82      	ldr	r3, [pc, #520]	@ (80077c8 <_dtoa_r+0xb98>)
 80075c0:	4602      	mov	r2, r0
 80075c2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80075c6:	f7ff bb4a 	b.w	8006c5e <_dtoa_r+0x2e>
 80075ca:	692a      	ldr	r2, [r5, #16]
 80075cc:	3202      	adds	r2, #2
 80075ce:	0092      	lsls	r2, r2, #2
 80075d0:	f105 010c 	add.w	r1, r5, #12
 80075d4:	300c      	adds	r0, #12
 80075d6:	f002 f93f 	bl	8009858 <memcpy>
 80075da:	2201      	movs	r2, #1
 80075dc:	4631      	mov	r1, r6
 80075de:	4648      	mov	r0, r9
 80075e0:	f000 fc46 	bl	8007e70 <__lshift>
 80075e4:	f10a 0301 	add.w	r3, sl, #1
 80075e8:	9300      	str	r3, [sp, #0]
 80075ea:	eb0a 030b 	add.w	r3, sl, fp
 80075ee:	9308      	str	r3, [sp, #32]
 80075f0:	9b04      	ldr	r3, [sp, #16]
 80075f2:	f003 0301 	and.w	r3, r3, #1
 80075f6:	462f      	mov	r7, r5
 80075f8:	9306      	str	r3, [sp, #24]
 80075fa:	4605      	mov	r5, r0
 80075fc:	9b00      	ldr	r3, [sp, #0]
 80075fe:	9802      	ldr	r0, [sp, #8]
 8007600:	4621      	mov	r1, r4
 8007602:	f103 3bff 	add.w	fp, r3, #4294967295
 8007606:	f7ff fa8b 	bl	8006b20 <quorem>
 800760a:	4603      	mov	r3, r0
 800760c:	3330      	adds	r3, #48	@ 0x30
 800760e:	9003      	str	r0, [sp, #12]
 8007610:	4639      	mov	r1, r7
 8007612:	9802      	ldr	r0, [sp, #8]
 8007614:	9309      	str	r3, [sp, #36]	@ 0x24
 8007616:	f000 fc97 	bl	8007f48 <__mcmp>
 800761a:	462a      	mov	r2, r5
 800761c:	9004      	str	r0, [sp, #16]
 800761e:	4621      	mov	r1, r4
 8007620:	4648      	mov	r0, r9
 8007622:	f000 fcad 	bl	8007f80 <__mdiff>
 8007626:	68c2      	ldr	r2, [r0, #12]
 8007628:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800762a:	4606      	mov	r6, r0
 800762c:	bb02      	cbnz	r2, 8007670 <_dtoa_r+0xa40>
 800762e:	4601      	mov	r1, r0
 8007630:	9802      	ldr	r0, [sp, #8]
 8007632:	f000 fc89 	bl	8007f48 <__mcmp>
 8007636:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007638:	4602      	mov	r2, r0
 800763a:	4631      	mov	r1, r6
 800763c:	4648      	mov	r0, r9
 800763e:	920c      	str	r2, [sp, #48]	@ 0x30
 8007640:	9309      	str	r3, [sp, #36]	@ 0x24
 8007642:	f000 fa05 	bl	8007a50 <_Bfree>
 8007646:	9b07      	ldr	r3, [sp, #28]
 8007648:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800764a:	9e00      	ldr	r6, [sp, #0]
 800764c:	ea42 0103 	orr.w	r1, r2, r3
 8007650:	9b06      	ldr	r3, [sp, #24]
 8007652:	4319      	orrs	r1, r3
 8007654:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007656:	d10d      	bne.n	8007674 <_dtoa_r+0xa44>
 8007658:	2b39      	cmp	r3, #57	@ 0x39
 800765a:	d027      	beq.n	80076ac <_dtoa_r+0xa7c>
 800765c:	9a04      	ldr	r2, [sp, #16]
 800765e:	2a00      	cmp	r2, #0
 8007660:	dd01      	ble.n	8007666 <_dtoa_r+0xa36>
 8007662:	9b03      	ldr	r3, [sp, #12]
 8007664:	3331      	adds	r3, #49	@ 0x31
 8007666:	f88b 3000 	strb.w	r3, [fp]
 800766a:	e52e      	b.n	80070ca <_dtoa_r+0x49a>
 800766c:	4628      	mov	r0, r5
 800766e:	e7b9      	b.n	80075e4 <_dtoa_r+0x9b4>
 8007670:	2201      	movs	r2, #1
 8007672:	e7e2      	b.n	800763a <_dtoa_r+0xa0a>
 8007674:	9904      	ldr	r1, [sp, #16]
 8007676:	2900      	cmp	r1, #0
 8007678:	db04      	blt.n	8007684 <_dtoa_r+0xa54>
 800767a:	9807      	ldr	r0, [sp, #28]
 800767c:	4301      	orrs	r1, r0
 800767e:	9806      	ldr	r0, [sp, #24]
 8007680:	4301      	orrs	r1, r0
 8007682:	d120      	bne.n	80076c6 <_dtoa_r+0xa96>
 8007684:	2a00      	cmp	r2, #0
 8007686:	ddee      	ble.n	8007666 <_dtoa_r+0xa36>
 8007688:	9902      	ldr	r1, [sp, #8]
 800768a:	9300      	str	r3, [sp, #0]
 800768c:	2201      	movs	r2, #1
 800768e:	4648      	mov	r0, r9
 8007690:	f000 fbee 	bl	8007e70 <__lshift>
 8007694:	4621      	mov	r1, r4
 8007696:	9002      	str	r0, [sp, #8]
 8007698:	f000 fc56 	bl	8007f48 <__mcmp>
 800769c:	2800      	cmp	r0, #0
 800769e:	9b00      	ldr	r3, [sp, #0]
 80076a0:	dc02      	bgt.n	80076a8 <_dtoa_r+0xa78>
 80076a2:	d1e0      	bne.n	8007666 <_dtoa_r+0xa36>
 80076a4:	07da      	lsls	r2, r3, #31
 80076a6:	d5de      	bpl.n	8007666 <_dtoa_r+0xa36>
 80076a8:	2b39      	cmp	r3, #57	@ 0x39
 80076aa:	d1da      	bne.n	8007662 <_dtoa_r+0xa32>
 80076ac:	2339      	movs	r3, #57	@ 0x39
 80076ae:	f88b 3000 	strb.w	r3, [fp]
 80076b2:	4633      	mov	r3, r6
 80076b4:	461e      	mov	r6, r3
 80076b6:	3b01      	subs	r3, #1
 80076b8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80076bc:	2a39      	cmp	r2, #57	@ 0x39
 80076be:	d04e      	beq.n	800775e <_dtoa_r+0xb2e>
 80076c0:	3201      	adds	r2, #1
 80076c2:	701a      	strb	r2, [r3, #0]
 80076c4:	e501      	b.n	80070ca <_dtoa_r+0x49a>
 80076c6:	2a00      	cmp	r2, #0
 80076c8:	dd03      	ble.n	80076d2 <_dtoa_r+0xaa2>
 80076ca:	2b39      	cmp	r3, #57	@ 0x39
 80076cc:	d0ee      	beq.n	80076ac <_dtoa_r+0xa7c>
 80076ce:	3301      	adds	r3, #1
 80076d0:	e7c9      	b.n	8007666 <_dtoa_r+0xa36>
 80076d2:	9a00      	ldr	r2, [sp, #0]
 80076d4:	9908      	ldr	r1, [sp, #32]
 80076d6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80076da:	428a      	cmp	r2, r1
 80076dc:	d028      	beq.n	8007730 <_dtoa_r+0xb00>
 80076de:	9902      	ldr	r1, [sp, #8]
 80076e0:	2300      	movs	r3, #0
 80076e2:	220a      	movs	r2, #10
 80076e4:	4648      	mov	r0, r9
 80076e6:	f000 f9d5 	bl	8007a94 <__multadd>
 80076ea:	42af      	cmp	r7, r5
 80076ec:	9002      	str	r0, [sp, #8]
 80076ee:	f04f 0300 	mov.w	r3, #0
 80076f2:	f04f 020a 	mov.w	r2, #10
 80076f6:	4639      	mov	r1, r7
 80076f8:	4648      	mov	r0, r9
 80076fa:	d107      	bne.n	800770c <_dtoa_r+0xadc>
 80076fc:	f000 f9ca 	bl	8007a94 <__multadd>
 8007700:	4607      	mov	r7, r0
 8007702:	4605      	mov	r5, r0
 8007704:	9b00      	ldr	r3, [sp, #0]
 8007706:	3301      	adds	r3, #1
 8007708:	9300      	str	r3, [sp, #0]
 800770a:	e777      	b.n	80075fc <_dtoa_r+0x9cc>
 800770c:	f000 f9c2 	bl	8007a94 <__multadd>
 8007710:	4629      	mov	r1, r5
 8007712:	4607      	mov	r7, r0
 8007714:	2300      	movs	r3, #0
 8007716:	220a      	movs	r2, #10
 8007718:	4648      	mov	r0, r9
 800771a:	f000 f9bb 	bl	8007a94 <__multadd>
 800771e:	4605      	mov	r5, r0
 8007720:	e7f0      	b.n	8007704 <_dtoa_r+0xad4>
 8007722:	f1bb 0f00 	cmp.w	fp, #0
 8007726:	bfcc      	ite	gt
 8007728:	465e      	movgt	r6, fp
 800772a:	2601      	movle	r6, #1
 800772c:	4456      	add	r6, sl
 800772e:	2700      	movs	r7, #0
 8007730:	9902      	ldr	r1, [sp, #8]
 8007732:	9300      	str	r3, [sp, #0]
 8007734:	2201      	movs	r2, #1
 8007736:	4648      	mov	r0, r9
 8007738:	f000 fb9a 	bl	8007e70 <__lshift>
 800773c:	4621      	mov	r1, r4
 800773e:	9002      	str	r0, [sp, #8]
 8007740:	f000 fc02 	bl	8007f48 <__mcmp>
 8007744:	2800      	cmp	r0, #0
 8007746:	dcb4      	bgt.n	80076b2 <_dtoa_r+0xa82>
 8007748:	d102      	bne.n	8007750 <_dtoa_r+0xb20>
 800774a:	9b00      	ldr	r3, [sp, #0]
 800774c:	07db      	lsls	r3, r3, #31
 800774e:	d4b0      	bmi.n	80076b2 <_dtoa_r+0xa82>
 8007750:	4633      	mov	r3, r6
 8007752:	461e      	mov	r6, r3
 8007754:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007758:	2a30      	cmp	r2, #48	@ 0x30
 800775a:	d0fa      	beq.n	8007752 <_dtoa_r+0xb22>
 800775c:	e4b5      	b.n	80070ca <_dtoa_r+0x49a>
 800775e:	459a      	cmp	sl, r3
 8007760:	d1a8      	bne.n	80076b4 <_dtoa_r+0xa84>
 8007762:	2331      	movs	r3, #49	@ 0x31
 8007764:	f108 0801 	add.w	r8, r8, #1
 8007768:	f88a 3000 	strb.w	r3, [sl]
 800776c:	e4ad      	b.n	80070ca <_dtoa_r+0x49a>
 800776e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007770:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80077cc <_dtoa_r+0xb9c>
 8007774:	b11b      	cbz	r3, 800777e <_dtoa_r+0xb4e>
 8007776:	f10a 0308 	add.w	r3, sl, #8
 800777a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800777c:	6013      	str	r3, [r2, #0]
 800777e:	4650      	mov	r0, sl
 8007780:	b017      	add	sp, #92	@ 0x5c
 8007782:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007786:	9b07      	ldr	r3, [sp, #28]
 8007788:	2b01      	cmp	r3, #1
 800778a:	f77f ae2e 	ble.w	80073ea <_dtoa_r+0x7ba>
 800778e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007790:	9308      	str	r3, [sp, #32]
 8007792:	2001      	movs	r0, #1
 8007794:	e64d      	b.n	8007432 <_dtoa_r+0x802>
 8007796:	f1bb 0f00 	cmp.w	fp, #0
 800779a:	f77f aed9 	ble.w	8007550 <_dtoa_r+0x920>
 800779e:	4656      	mov	r6, sl
 80077a0:	9802      	ldr	r0, [sp, #8]
 80077a2:	4621      	mov	r1, r4
 80077a4:	f7ff f9bc 	bl	8006b20 <quorem>
 80077a8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80077ac:	f806 3b01 	strb.w	r3, [r6], #1
 80077b0:	eba6 020a 	sub.w	r2, r6, sl
 80077b4:	4593      	cmp	fp, r2
 80077b6:	ddb4      	ble.n	8007722 <_dtoa_r+0xaf2>
 80077b8:	9902      	ldr	r1, [sp, #8]
 80077ba:	2300      	movs	r3, #0
 80077bc:	220a      	movs	r2, #10
 80077be:	4648      	mov	r0, r9
 80077c0:	f000 f968 	bl	8007a94 <__multadd>
 80077c4:	9002      	str	r0, [sp, #8]
 80077c6:	e7eb      	b.n	80077a0 <_dtoa_r+0xb70>
 80077c8:	0800b1d5 	.word	0x0800b1d5
 80077cc:	0800b159 	.word	0x0800b159

080077d0 <_free_r>:
 80077d0:	b538      	push	{r3, r4, r5, lr}
 80077d2:	4605      	mov	r5, r0
 80077d4:	2900      	cmp	r1, #0
 80077d6:	d041      	beq.n	800785c <_free_r+0x8c>
 80077d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80077dc:	1f0c      	subs	r4, r1, #4
 80077de:	2b00      	cmp	r3, #0
 80077e0:	bfb8      	it	lt
 80077e2:	18e4      	addlt	r4, r4, r3
 80077e4:	f000 f8e8 	bl	80079b8 <__malloc_lock>
 80077e8:	4a1d      	ldr	r2, [pc, #116]	@ (8007860 <_free_r+0x90>)
 80077ea:	6813      	ldr	r3, [r2, #0]
 80077ec:	b933      	cbnz	r3, 80077fc <_free_r+0x2c>
 80077ee:	6063      	str	r3, [r4, #4]
 80077f0:	6014      	str	r4, [r2, #0]
 80077f2:	4628      	mov	r0, r5
 80077f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80077f8:	f000 b8e4 	b.w	80079c4 <__malloc_unlock>
 80077fc:	42a3      	cmp	r3, r4
 80077fe:	d908      	bls.n	8007812 <_free_r+0x42>
 8007800:	6820      	ldr	r0, [r4, #0]
 8007802:	1821      	adds	r1, r4, r0
 8007804:	428b      	cmp	r3, r1
 8007806:	bf01      	itttt	eq
 8007808:	6819      	ldreq	r1, [r3, #0]
 800780a:	685b      	ldreq	r3, [r3, #4]
 800780c:	1809      	addeq	r1, r1, r0
 800780e:	6021      	streq	r1, [r4, #0]
 8007810:	e7ed      	b.n	80077ee <_free_r+0x1e>
 8007812:	461a      	mov	r2, r3
 8007814:	685b      	ldr	r3, [r3, #4]
 8007816:	b10b      	cbz	r3, 800781c <_free_r+0x4c>
 8007818:	42a3      	cmp	r3, r4
 800781a:	d9fa      	bls.n	8007812 <_free_r+0x42>
 800781c:	6811      	ldr	r1, [r2, #0]
 800781e:	1850      	adds	r0, r2, r1
 8007820:	42a0      	cmp	r0, r4
 8007822:	d10b      	bne.n	800783c <_free_r+0x6c>
 8007824:	6820      	ldr	r0, [r4, #0]
 8007826:	4401      	add	r1, r0
 8007828:	1850      	adds	r0, r2, r1
 800782a:	4283      	cmp	r3, r0
 800782c:	6011      	str	r1, [r2, #0]
 800782e:	d1e0      	bne.n	80077f2 <_free_r+0x22>
 8007830:	6818      	ldr	r0, [r3, #0]
 8007832:	685b      	ldr	r3, [r3, #4]
 8007834:	6053      	str	r3, [r2, #4]
 8007836:	4408      	add	r0, r1
 8007838:	6010      	str	r0, [r2, #0]
 800783a:	e7da      	b.n	80077f2 <_free_r+0x22>
 800783c:	d902      	bls.n	8007844 <_free_r+0x74>
 800783e:	230c      	movs	r3, #12
 8007840:	602b      	str	r3, [r5, #0]
 8007842:	e7d6      	b.n	80077f2 <_free_r+0x22>
 8007844:	6820      	ldr	r0, [r4, #0]
 8007846:	1821      	adds	r1, r4, r0
 8007848:	428b      	cmp	r3, r1
 800784a:	bf04      	itt	eq
 800784c:	6819      	ldreq	r1, [r3, #0]
 800784e:	685b      	ldreq	r3, [r3, #4]
 8007850:	6063      	str	r3, [r4, #4]
 8007852:	bf04      	itt	eq
 8007854:	1809      	addeq	r1, r1, r0
 8007856:	6021      	streq	r1, [r4, #0]
 8007858:	6054      	str	r4, [r2, #4]
 800785a:	e7ca      	b.n	80077f2 <_free_r+0x22>
 800785c:	bd38      	pop	{r3, r4, r5, pc}
 800785e:	bf00      	nop
 8007860:	20000578 	.word	0x20000578

08007864 <malloc>:
 8007864:	4b02      	ldr	r3, [pc, #8]	@ (8007870 <malloc+0xc>)
 8007866:	4601      	mov	r1, r0
 8007868:	6818      	ldr	r0, [r3, #0]
 800786a:	f000 b825 	b.w	80078b8 <_malloc_r>
 800786e:	bf00      	nop
 8007870:	20000018 	.word	0x20000018

08007874 <sbrk_aligned>:
 8007874:	b570      	push	{r4, r5, r6, lr}
 8007876:	4e0f      	ldr	r6, [pc, #60]	@ (80078b4 <sbrk_aligned+0x40>)
 8007878:	460c      	mov	r4, r1
 800787a:	6831      	ldr	r1, [r6, #0]
 800787c:	4605      	mov	r5, r0
 800787e:	b911      	cbnz	r1, 8007886 <sbrk_aligned+0x12>
 8007880:	f001 ffda 	bl	8009838 <_sbrk_r>
 8007884:	6030      	str	r0, [r6, #0]
 8007886:	4621      	mov	r1, r4
 8007888:	4628      	mov	r0, r5
 800788a:	f001 ffd5 	bl	8009838 <_sbrk_r>
 800788e:	1c43      	adds	r3, r0, #1
 8007890:	d103      	bne.n	800789a <sbrk_aligned+0x26>
 8007892:	f04f 34ff 	mov.w	r4, #4294967295
 8007896:	4620      	mov	r0, r4
 8007898:	bd70      	pop	{r4, r5, r6, pc}
 800789a:	1cc4      	adds	r4, r0, #3
 800789c:	f024 0403 	bic.w	r4, r4, #3
 80078a0:	42a0      	cmp	r0, r4
 80078a2:	d0f8      	beq.n	8007896 <sbrk_aligned+0x22>
 80078a4:	1a21      	subs	r1, r4, r0
 80078a6:	4628      	mov	r0, r5
 80078a8:	f001 ffc6 	bl	8009838 <_sbrk_r>
 80078ac:	3001      	adds	r0, #1
 80078ae:	d1f2      	bne.n	8007896 <sbrk_aligned+0x22>
 80078b0:	e7ef      	b.n	8007892 <sbrk_aligned+0x1e>
 80078b2:	bf00      	nop
 80078b4:	20000574 	.word	0x20000574

080078b8 <_malloc_r>:
 80078b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80078bc:	1ccd      	adds	r5, r1, #3
 80078be:	f025 0503 	bic.w	r5, r5, #3
 80078c2:	3508      	adds	r5, #8
 80078c4:	2d0c      	cmp	r5, #12
 80078c6:	bf38      	it	cc
 80078c8:	250c      	movcc	r5, #12
 80078ca:	2d00      	cmp	r5, #0
 80078cc:	4606      	mov	r6, r0
 80078ce:	db01      	blt.n	80078d4 <_malloc_r+0x1c>
 80078d0:	42a9      	cmp	r1, r5
 80078d2:	d904      	bls.n	80078de <_malloc_r+0x26>
 80078d4:	230c      	movs	r3, #12
 80078d6:	6033      	str	r3, [r6, #0]
 80078d8:	2000      	movs	r0, #0
 80078da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80078de:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80079b4 <_malloc_r+0xfc>
 80078e2:	f000 f869 	bl	80079b8 <__malloc_lock>
 80078e6:	f8d8 3000 	ldr.w	r3, [r8]
 80078ea:	461c      	mov	r4, r3
 80078ec:	bb44      	cbnz	r4, 8007940 <_malloc_r+0x88>
 80078ee:	4629      	mov	r1, r5
 80078f0:	4630      	mov	r0, r6
 80078f2:	f7ff ffbf 	bl	8007874 <sbrk_aligned>
 80078f6:	1c43      	adds	r3, r0, #1
 80078f8:	4604      	mov	r4, r0
 80078fa:	d158      	bne.n	80079ae <_malloc_r+0xf6>
 80078fc:	f8d8 4000 	ldr.w	r4, [r8]
 8007900:	4627      	mov	r7, r4
 8007902:	2f00      	cmp	r7, #0
 8007904:	d143      	bne.n	800798e <_malloc_r+0xd6>
 8007906:	2c00      	cmp	r4, #0
 8007908:	d04b      	beq.n	80079a2 <_malloc_r+0xea>
 800790a:	6823      	ldr	r3, [r4, #0]
 800790c:	4639      	mov	r1, r7
 800790e:	4630      	mov	r0, r6
 8007910:	eb04 0903 	add.w	r9, r4, r3
 8007914:	f001 ff90 	bl	8009838 <_sbrk_r>
 8007918:	4581      	cmp	r9, r0
 800791a:	d142      	bne.n	80079a2 <_malloc_r+0xea>
 800791c:	6821      	ldr	r1, [r4, #0]
 800791e:	1a6d      	subs	r5, r5, r1
 8007920:	4629      	mov	r1, r5
 8007922:	4630      	mov	r0, r6
 8007924:	f7ff ffa6 	bl	8007874 <sbrk_aligned>
 8007928:	3001      	adds	r0, #1
 800792a:	d03a      	beq.n	80079a2 <_malloc_r+0xea>
 800792c:	6823      	ldr	r3, [r4, #0]
 800792e:	442b      	add	r3, r5
 8007930:	6023      	str	r3, [r4, #0]
 8007932:	f8d8 3000 	ldr.w	r3, [r8]
 8007936:	685a      	ldr	r2, [r3, #4]
 8007938:	bb62      	cbnz	r2, 8007994 <_malloc_r+0xdc>
 800793a:	f8c8 7000 	str.w	r7, [r8]
 800793e:	e00f      	b.n	8007960 <_malloc_r+0xa8>
 8007940:	6822      	ldr	r2, [r4, #0]
 8007942:	1b52      	subs	r2, r2, r5
 8007944:	d420      	bmi.n	8007988 <_malloc_r+0xd0>
 8007946:	2a0b      	cmp	r2, #11
 8007948:	d917      	bls.n	800797a <_malloc_r+0xc2>
 800794a:	1961      	adds	r1, r4, r5
 800794c:	42a3      	cmp	r3, r4
 800794e:	6025      	str	r5, [r4, #0]
 8007950:	bf18      	it	ne
 8007952:	6059      	strne	r1, [r3, #4]
 8007954:	6863      	ldr	r3, [r4, #4]
 8007956:	bf08      	it	eq
 8007958:	f8c8 1000 	streq.w	r1, [r8]
 800795c:	5162      	str	r2, [r4, r5]
 800795e:	604b      	str	r3, [r1, #4]
 8007960:	4630      	mov	r0, r6
 8007962:	f000 f82f 	bl	80079c4 <__malloc_unlock>
 8007966:	f104 000b 	add.w	r0, r4, #11
 800796a:	1d23      	adds	r3, r4, #4
 800796c:	f020 0007 	bic.w	r0, r0, #7
 8007970:	1ac2      	subs	r2, r0, r3
 8007972:	bf1c      	itt	ne
 8007974:	1a1b      	subne	r3, r3, r0
 8007976:	50a3      	strne	r3, [r4, r2]
 8007978:	e7af      	b.n	80078da <_malloc_r+0x22>
 800797a:	6862      	ldr	r2, [r4, #4]
 800797c:	42a3      	cmp	r3, r4
 800797e:	bf0c      	ite	eq
 8007980:	f8c8 2000 	streq.w	r2, [r8]
 8007984:	605a      	strne	r2, [r3, #4]
 8007986:	e7eb      	b.n	8007960 <_malloc_r+0xa8>
 8007988:	4623      	mov	r3, r4
 800798a:	6864      	ldr	r4, [r4, #4]
 800798c:	e7ae      	b.n	80078ec <_malloc_r+0x34>
 800798e:	463c      	mov	r4, r7
 8007990:	687f      	ldr	r7, [r7, #4]
 8007992:	e7b6      	b.n	8007902 <_malloc_r+0x4a>
 8007994:	461a      	mov	r2, r3
 8007996:	685b      	ldr	r3, [r3, #4]
 8007998:	42a3      	cmp	r3, r4
 800799a:	d1fb      	bne.n	8007994 <_malloc_r+0xdc>
 800799c:	2300      	movs	r3, #0
 800799e:	6053      	str	r3, [r2, #4]
 80079a0:	e7de      	b.n	8007960 <_malloc_r+0xa8>
 80079a2:	230c      	movs	r3, #12
 80079a4:	6033      	str	r3, [r6, #0]
 80079a6:	4630      	mov	r0, r6
 80079a8:	f000 f80c 	bl	80079c4 <__malloc_unlock>
 80079ac:	e794      	b.n	80078d8 <_malloc_r+0x20>
 80079ae:	6005      	str	r5, [r0, #0]
 80079b0:	e7d6      	b.n	8007960 <_malloc_r+0xa8>
 80079b2:	bf00      	nop
 80079b4:	20000578 	.word	0x20000578

080079b8 <__malloc_lock>:
 80079b8:	4801      	ldr	r0, [pc, #4]	@ (80079c0 <__malloc_lock+0x8>)
 80079ba:	f7ff b8a8 	b.w	8006b0e <__retarget_lock_acquire_recursive>
 80079be:	bf00      	nop
 80079c0:	20000570 	.word	0x20000570

080079c4 <__malloc_unlock>:
 80079c4:	4801      	ldr	r0, [pc, #4]	@ (80079cc <__malloc_unlock+0x8>)
 80079c6:	f7ff b8a3 	b.w	8006b10 <__retarget_lock_release_recursive>
 80079ca:	bf00      	nop
 80079cc:	20000570 	.word	0x20000570

080079d0 <_Balloc>:
 80079d0:	b570      	push	{r4, r5, r6, lr}
 80079d2:	69c6      	ldr	r6, [r0, #28]
 80079d4:	4604      	mov	r4, r0
 80079d6:	460d      	mov	r5, r1
 80079d8:	b976      	cbnz	r6, 80079f8 <_Balloc+0x28>
 80079da:	2010      	movs	r0, #16
 80079dc:	f7ff ff42 	bl	8007864 <malloc>
 80079e0:	4602      	mov	r2, r0
 80079e2:	61e0      	str	r0, [r4, #28]
 80079e4:	b920      	cbnz	r0, 80079f0 <_Balloc+0x20>
 80079e6:	4b18      	ldr	r3, [pc, #96]	@ (8007a48 <_Balloc+0x78>)
 80079e8:	4818      	ldr	r0, [pc, #96]	@ (8007a4c <_Balloc+0x7c>)
 80079ea:	216b      	movs	r1, #107	@ 0x6b
 80079ec:	f001 ff4c 	bl	8009888 <__assert_func>
 80079f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80079f4:	6006      	str	r6, [r0, #0]
 80079f6:	60c6      	str	r6, [r0, #12]
 80079f8:	69e6      	ldr	r6, [r4, #28]
 80079fa:	68f3      	ldr	r3, [r6, #12]
 80079fc:	b183      	cbz	r3, 8007a20 <_Balloc+0x50>
 80079fe:	69e3      	ldr	r3, [r4, #28]
 8007a00:	68db      	ldr	r3, [r3, #12]
 8007a02:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007a06:	b9b8      	cbnz	r0, 8007a38 <_Balloc+0x68>
 8007a08:	2101      	movs	r1, #1
 8007a0a:	fa01 f605 	lsl.w	r6, r1, r5
 8007a0e:	1d72      	adds	r2, r6, #5
 8007a10:	0092      	lsls	r2, r2, #2
 8007a12:	4620      	mov	r0, r4
 8007a14:	f001 ff56 	bl	80098c4 <_calloc_r>
 8007a18:	b160      	cbz	r0, 8007a34 <_Balloc+0x64>
 8007a1a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007a1e:	e00e      	b.n	8007a3e <_Balloc+0x6e>
 8007a20:	2221      	movs	r2, #33	@ 0x21
 8007a22:	2104      	movs	r1, #4
 8007a24:	4620      	mov	r0, r4
 8007a26:	f001 ff4d 	bl	80098c4 <_calloc_r>
 8007a2a:	69e3      	ldr	r3, [r4, #28]
 8007a2c:	60f0      	str	r0, [r6, #12]
 8007a2e:	68db      	ldr	r3, [r3, #12]
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d1e4      	bne.n	80079fe <_Balloc+0x2e>
 8007a34:	2000      	movs	r0, #0
 8007a36:	bd70      	pop	{r4, r5, r6, pc}
 8007a38:	6802      	ldr	r2, [r0, #0]
 8007a3a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007a3e:	2300      	movs	r3, #0
 8007a40:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007a44:	e7f7      	b.n	8007a36 <_Balloc+0x66>
 8007a46:	bf00      	nop
 8007a48:	0800b166 	.word	0x0800b166
 8007a4c:	0800b1e6 	.word	0x0800b1e6

08007a50 <_Bfree>:
 8007a50:	b570      	push	{r4, r5, r6, lr}
 8007a52:	69c6      	ldr	r6, [r0, #28]
 8007a54:	4605      	mov	r5, r0
 8007a56:	460c      	mov	r4, r1
 8007a58:	b976      	cbnz	r6, 8007a78 <_Bfree+0x28>
 8007a5a:	2010      	movs	r0, #16
 8007a5c:	f7ff ff02 	bl	8007864 <malloc>
 8007a60:	4602      	mov	r2, r0
 8007a62:	61e8      	str	r0, [r5, #28]
 8007a64:	b920      	cbnz	r0, 8007a70 <_Bfree+0x20>
 8007a66:	4b09      	ldr	r3, [pc, #36]	@ (8007a8c <_Bfree+0x3c>)
 8007a68:	4809      	ldr	r0, [pc, #36]	@ (8007a90 <_Bfree+0x40>)
 8007a6a:	218f      	movs	r1, #143	@ 0x8f
 8007a6c:	f001 ff0c 	bl	8009888 <__assert_func>
 8007a70:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007a74:	6006      	str	r6, [r0, #0]
 8007a76:	60c6      	str	r6, [r0, #12]
 8007a78:	b13c      	cbz	r4, 8007a8a <_Bfree+0x3a>
 8007a7a:	69eb      	ldr	r3, [r5, #28]
 8007a7c:	6862      	ldr	r2, [r4, #4]
 8007a7e:	68db      	ldr	r3, [r3, #12]
 8007a80:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007a84:	6021      	str	r1, [r4, #0]
 8007a86:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007a8a:	bd70      	pop	{r4, r5, r6, pc}
 8007a8c:	0800b166 	.word	0x0800b166
 8007a90:	0800b1e6 	.word	0x0800b1e6

08007a94 <__multadd>:
 8007a94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a98:	690d      	ldr	r5, [r1, #16]
 8007a9a:	4607      	mov	r7, r0
 8007a9c:	460c      	mov	r4, r1
 8007a9e:	461e      	mov	r6, r3
 8007aa0:	f101 0c14 	add.w	ip, r1, #20
 8007aa4:	2000      	movs	r0, #0
 8007aa6:	f8dc 3000 	ldr.w	r3, [ip]
 8007aaa:	b299      	uxth	r1, r3
 8007aac:	fb02 6101 	mla	r1, r2, r1, r6
 8007ab0:	0c1e      	lsrs	r6, r3, #16
 8007ab2:	0c0b      	lsrs	r3, r1, #16
 8007ab4:	fb02 3306 	mla	r3, r2, r6, r3
 8007ab8:	b289      	uxth	r1, r1
 8007aba:	3001      	adds	r0, #1
 8007abc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007ac0:	4285      	cmp	r5, r0
 8007ac2:	f84c 1b04 	str.w	r1, [ip], #4
 8007ac6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007aca:	dcec      	bgt.n	8007aa6 <__multadd+0x12>
 8007acc:	b30e      	cbz	r6, 8007b12 <__multadd+0x7e>
 8007ace:	68a3      	ldr	r3, [r4, #8]
 8007ad0:	42ab      	cmp	r3, r5
 8007ad2:	dc19      	bgt.n	8007b08 <__multadd+0x74>
 8007ad4:	6861      	ldr	r1, [r4, #4]
 8007ad6:	4638      	mov	r0, r7
 8007ad8:	3101      	adds	r1, #1
 8007ada:	f7ff ff79 	bl	80079d0 <_Balloc>
 8007ade:	4680      	mov	r8, r0
 8007ae0:	b928      	cbnz	r0, 8007aee <__multadd+0x5a>
 8007ae2:	4602      	mov	r2, r0
 8007ae4:	4b0c      	ldr	r3, [pc, #48]	@ (8007b18 <__multadd+0x84>)
 8007ae6:	480d      	ldr	r0, [pc, #52]	@ (8007b1c <__multadd+0x88>)
 8007ae8:	21ba      	movs	r1, #186	@ 0xba
 8007aea:	f001 fecd 	bl	8009888 <__assert_func>
 8007aee:	6922      	ldr	r2, [r4, #16]
 8007af0:	3202      	adds	r2, #2
 8007af2:	f104 010c 	add.w	r1, r4, #12
 8007af6:	0092      	lsls	r2, r2, #2
 8007af8:	300c      	adds	r0, #12
 8007afa:	f001 fead 	bl	8009858 <memcpy>
 8007afe:	4621      	mov	r1, r4
 8007b00:	4638      	mov	r0, r7
 8007b02:	f7ff ffa5 	bl	8007a50 <_Bfree>
 8007b06:	4644      	mov	r4, r8
 8007b08:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007b0c:	3501      	adds	r5, #1
 8007b0e:	615e      	str	r6, [r3, #20]
 8007b10:	6125      	str	r5, [r4, #16]
 8007b12:	4620      	mov	r0, r4
 8007b14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b18:	0800b1d5 	.word	0x0800b1d5
 8007b1c:	0800b1e6 	.word	0x0800b1e6

08007b20 <__s2b>:
 8007b20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b24:	460c      	mov	r4, r1
 8007b26:	4615      	mov	r5, r2
 8007b28:	461f      	mov	r7, r3
 8007b2a:	2209      	movs	r2, #9
 8007b2c:	3308      	adds	r3, #8
 8007b2e:	4606      	mov	r6, r0
 8007b30:	fb93 f3f2 	sdiv	r3, r3, r2
 8007b34:	2100      	movs	r1, #0
 8007b36:	2201      	movs	r2, #1
 8007b38:	429a      	cmp	r2, r3
 8007b3a:	db09      	blt.n	8007b50 <__s2b+0x30>
 8007b3c:	4630      	mov	r0, r6
 8007b3e:	f7ff ff47 	bl	80079d0 <_Balloc>
 8007b42:	b940      	cbnz	r0, 8007b56 <__s2b+0x36>
 8007b44:	4602      	mov	r2, r0
 8007b46:	4b19      	ldr	r3, [pc, #100]	@ (8007bac <__s2b+0x8c>)
 8007b48:	4819      	ldr	r0, [pc, #100]	@ (8007bb0 <__s2b+0x90>)
 8007b4a:	21d3      	movs	r1, #211	@ 0xd3
 8007b4c:	f001 fe9c 	bl	8009888 <__assert_func>
 8007b50:	0052      	lsls	r2, r2, #1
 8007b52:	3101      	adds	r1, #1
 8007b54:	e7f0      	b.n	8007b38 <__s2b+0x18>
 8007b56:	9b08      	ldr	r3, [sp, #32]
 8007b58:	6143      	str	r3, [r0, #20]
 8007b5a:	2d09      	cmp	r5, #9
 8007b5c:	f04f 0301 	mov.w	r3, #1
 8007b60:	6103      	str	r3, [r0, #16]
 8007b62:	dd16      	ble.n	8007b92 <__s2b+0x72>
 8007b64:	f104 0909 	add.w	r9, r4, #9
 8007b68:	46c8      	mov	r8, r9
 8007b6a:	442c      	add	r4, r5
 8007b6c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007b70:	4601      	mov	r1, r0
 8007b72:	3b30      	subs	r3, #48	@ 0x30
 8007b74:	220a      	movs	r2, #10
 8007b76:	4630      	mov	r0, r6
 8007b78:	f7ff ff8c 	bl	8007a94 <__multadd>
 8007b7c:	45a0      	cmp	r8, r4
 8007b7e:	d1f5      	bne.n	8007b6c <__s2b+0x4c>
 8007b80:	f1a5 0408 	sub.w	r4, r5, #8
 8007b84:	444c      	add	r4, r9
 8007b86:	1b2d      	subs	r5, r5, r4
 8007b88:	1963      	adds	r3, r4, r5
 8007b8a:	42bb      	cmp	r3, r7
 8007b8c:	db04      	blt.n	8007b98 <__s2b+0x78>
 8007b8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b92:	340a      	adds	r4, #10
 8007b94:	2509      	movs	r5, #9
 8007b96:	e7f6      	b.n	8007b86 <__s2b+0x66>
 8007b98:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007b9c:	4601      	mov	r1, r0
 8007b9e:	3b30      	subs	r3, #48	@ 0x30
 8007ba0:	220a      	movs	r2, #10
 8007ba2:	4630      	mov	r0, r6
 8007ba4:	f7ff ff76 	bl	8007a94 <__multadd>
 8007ba8:	e7ee      	b.n	8007b88 <__s2b+0x68>
 8007baa:	bf00      	nop
 8007bac:	0800b1d5 	.word	0x0800b1d5
 8007bb0:	0800b1e6 	.word	0x0800b1e6

08007bb4 <__hi0bits>:
 8007bb4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007bb8:	4603      	mov	r3, r0
 8007bba:	bf36      	itet	cc
 8007bbc:	0403      	lslcc	r3, r0, #16
 8007bbe:	2000      	movcs	r0, #0
 8007bc0:	2010      	movcc	r0, #16
 8007bc2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007bc6:	bf3c      	itt	cc
 8007bc8:	021b      	lslcc	r3, r3, #8
 8007bca:	3008      	addcc	r0, #8
 8007bcc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007bd0:	bf3c      	itt	cc
 8007bd2:	011b      	lslcc	r3, r3, #4
 8007bd4:	3004      	addcc	r0, #4
 8007bd6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007bda:	bf3c      	itt	cc
 8007bdc:	009b      	lslcc	r3, r3, #2
 8007bde:	3002      	addcc	r0, #2
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	db05      	blt.n	8007bf0 <__hi0bits+0x3c>
 8007be4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007be8:	f100 0001 	add.w	r0, r0, #1
 8007bec:	bf08      	it	eq
 8007bee:	2020      	moveq	r0, #32
 8007bf0:	4770      	bx	lr

08007bf2 <__lo0bits>:
 8007bf2:	6803      	ldr	r3, [r0, #0]
 8007bf4:	4602      	mov	r2, r0
 8007bf6:	f013 0007 	ands.w	r0, r3, #7
 8007bfa:	d00b      	beq.n	8007c14 <__lo0bits+0x22>
 8007bfc:	07d9      	lsls	r1, r3, #31
 8007bfe:	d421      	bmi.n	8007c44 <__lo0bits+0x52>
 8007c00:	0798      	lsls	r0, r3, #30
 8007c02:	bf49      	itett	mi
 8007c04:	085b      	lsrmi	r3, r3, #1
 8007c06:	089b      	lsrpl	r3, r3, #2
 8007c08:	2001      	movmi	r0, #1
 8007c0a:	6013      	strmi	r3, [r2, #0]
 8007c0c:	bf5c      	itt	pl
 8007c0e:	6013      	strpl	r3, [r2, #0]
 8007c10:	2002      	movpl	r0, #2
 8007c12:	4770      	bx	lr
 8007c14:	b299      	uxth	r1, r3
 8007c16:	b909      	cbnz	r1, 8007c1c <__lo0bits+0x2a>
 8007c18:	0c1b      	lsrs	r3, r3, #16
 8007c1a:	2010      	movs	r0, #16
 8007c1c:	b2d9      	uxtb	r1, r3
 8007c1e:	b909      	cbnz	r1, 8007c24 <__lo0bits+0x32>
 8007c20:	3008      	adds	r0, #8
 8007c22:	0a1b      	lsrs	r3, r3, #8
 8007c24:	0719      	lsls	r1, r3, #28
 8007c26:	bf04      	itt	eq
 8007c28:	091b      	lsreq	r3, r3, #4
 8007c2a:	3004      	addeq	r0, #4
 8007c2c:	0799      	lsls	r1, r3, #30
 8007c2e:	bf04      	itt	eq
 8007c30:	089b      	lsreq	r3, r3, #2
 8007c32:	3002      	addeq	r0, #2
 8007c34:	07d9      	lsls	r1, r3, #31
 8007c36:	d403      	bmi.n	8007c40 <__lo0bits+0x4e>
 8007c38:	085b      	lsrs	r3, r3, #1
 8007c3a:	f100 0001 	add.w	r0, r0, #1
 8007c3e:	d003      	beq.n	8007c48 <__lo0bits+0x56>
 8007c40:	6013      	str	r3, [r2, #0]
 8007c42:	4770      	bx	lr
 8007c44:	2000      	movs	r0, #0
 8007c46:	4770      	bx	lr
 8007c48:	2020      	movs	r0, #32
 8007c4a:	4770      	bx	lr

08007c4c <__i2b>:
 8007c4c:	b510      	push	{r4, lr}
 8007c4e:	460c      	mov	r4, r1
 8007c50:	2101      	movs	r1, #1
 8007c52:	f7ff febd 	bl	80079d0 <_Balloc>
 8007c56:	4602      	mov	r2, r0
 8007c58:	b928      	cbnz	r0, 8007c66 <__i2b+0x1a>
 8007c5a:	4b05      	ldr	r3, [pc, #20]	@ (8007c70 <__i2b+0x24>)
 8007c5c:	4805      	ldr	r0, [pc, #20]	@ (8007c74 <__i2b+0x28>)
 8007c5e:	f240 1145 	movw	r1, #325	@ 0x145
 8007c62:	f001 fe11 	bl	8009888 <__assert_func>
 8007c66:	2301      	movs	r3, #1
 8007c68:	6144      	str	r4, [r0, #20]
 8007c6a:	6103      	str	r3, [r0, #16]
 8007c6c:	bd10      	pop	{r4, pc}
 8007c6e:	bf00      	nop
 8007c70:	0800b1d5 	.word	0x0800b1d5
 8007c74:	0800b1e6 	.word	0x0800b1e6

08007c78 <__multiply>:
 8007c78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c7c:	4617      	mov	r7, r2
 8007c7e:	690a      	ldr	r2, [r1, #16]
 8007c80:	693b      	ldr	r3, [r7, #16]
 8007c82:	429a      	cmp	r2, r3
 8007c84:	bfa8      	it	ge
 8007c86:	463b      	movge	r3, r7
 8007c88:	4689      	mov	r9, r1
 8007c8a:	bfa4      	itt	ge
 8007c8c:	460f      	movge	r7, r1
 8007c8e:	4699      	movge	r9, r3
 8007c90:	693d      	ldr	r5, [r7, #16]
 8007c92:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007c96:	68bb      	ldr	r3, [r7, #8]
 8007c98:	6879      	ldr	r1, [r7, #4]
 8007c9a:	eb05 060a 	add.w	r6, r5, sl
 8007c9e:	42b3      	cmp	r3, r6
 8007ca0:	b085      	sub	sp, #20
 8007ca2:	bfb8      	it	lt
 8007ca4:	3101      	addlt	r1, #1
 8007ca6:	f7ff fe93 	bl	80079d0 <_Balloc>
 8007caa:	b930      	cbnz	r0, 8007cba <__multiply+0x42>
 8007cac:	4602      	mov	r2, r0
 8007cae:	4b41      	ldr	r3, [pc, #260]	@ (8007db4 <__multiply+0x13c>)
 8007cb0:	4841      	ldr	r0, [pc, #260]	@ (8007db8 <__multiply+0x140>)
 8007cb2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007cb6:	f001 fde7 	bl	8009888 <__assert_func>
 8007cba:	f100 0414 	add.w	r4, r0, #20
 8007cbe:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007cc2:	4623      	mov	r3, r4
 8007cc4:	2200      	movs	r2, #0
 8007cc6:	4573      	cmp	r3, lr
 8007cc8:	d320      	bcc.n	8007d0c <__multiply+0x94>
 8007cca:	f107 0814 	add.w	r8, r7, #20
 8007cce:	f109 0114 	add.w	r1, r9, #20
 8007cd2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007cd6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007cda:	9302      	str	r3, [sp, #8]
 8007cdc:	1beb      	subs	r3, r5, r7
 8007cde:	3b15      	subs	r3, #21
 8007ce0:	f023 0303 	bic.w	r3, r3, #3
 8007ce4:	3304      	adds	r3, #4
 8007ce6:	3715      	adds	r7, #21
 8007ce8:	42bd      	cmp	r5, r7
 8007cea:	bf38      	it	cc
 8007cec:	2304      	movcc	r3, #4
 8007cee:	9301      	str	r3, [sp, #4]
 8007cf0:	9b02      	ldr	r3, [sp, #8]
 8007cf2:	9103      	str	r1, [sp, #12]
 8007cf4:	428b      	cmp	r3, r1
 8007cf6:	d80c      	bhi.n	8007d12 <__multiply+0x9a>
 8007cf8:	2e00      	cmp	r6, #0
 8007cfa:	dd03      	ble.n	8007d04 <__multiply+0x8c>
 8007cfc:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d055      	beq.n	8007db0 <__multiply+0x138>
 8007d04:	6106      	str	r6, [r0, #16]
 8007d06:	b005      	add	sp, #20
 8007d08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d0c:	f843 2b04 	str.w	r2, [r3], #4
 8007d10:	e7d9      	b.n	8007cc6 <__multiply+0x4e>
 8007d12:	f8b1 a000 	ldrh.w	sl, [r1]
 8007d16:	f1ba 0f00 	cmp.w	sl, #0
 8007d1a:	d01f      	beq.n	8007d5c <__multiply+0xe4>
 8007d1c:	46c4      	mov	ip, r8
 8007d1e:	46a1      	mov	r9, r4
 8007d20:	2700      	movs	r7, #0
 8007d22:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007d26:	f8d9 3000 	ldr.w	r3, [r9]
 8007d2a:	fa1f fb82 	uxth.w	fp, r2
 8007d2e:	b29b      	uxth	r3, r3
 8007d30:	fb0a 330b 	mla	r3, sl, fp, r3
 8007d34:	443b      	add	r3, r7
 8007d36:	f8d9 7000 	ldr.w	r7, [r9]
 8007d3a:	0c12      	lsrs	r2, r2, #16
 8007d3c:	0c3f      	lsrs	r7, r7, #16
 8007d3e:	fb0a 7202 	mla	r2, sl, r2, r7
 8007d42:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007d46:	b29b      	uxth	r3, r3
 8007d48:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007d4c:	4565      	cmp	r5, ip
 8007d4e:	f849 3b04 	str.w	r3, [r9], #4
 8007d52:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007d56:	d8e4      	bhi.n	8007d22 <__multiply+0xaa>
 8007d58:	9b01      	ldr	r3, [sp, #4]
 8007d5a:	50e7      	str	r7, [r4, r3]
 8007d5c:	9b03      	ldr	r3, [sp, #12]
 8007d5e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007d62:	3104      	adds	r1, #4
 8007d64:	f1b9 0f00 	cmp.w	r9, #0
 8007d68:	d020      	beq.n	8007dac <__multiply+0x134>
 8007d6a:	6823      	ldr	r3, [r4, #0]
 8007d6c:	4647      	mov	r7, r8
 8007d6e:	46a4      	mov	ip, r4
 8007d70:	f04f 0a00 	mov.w	sl, #0
 8007d74:	f8b7 b000 	ldrh.w	fp, [r7]
 8007d78:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007d7c:	fb09 220b 	mla	r2, r9, fp, r2
 8007d80:	4452      	add	r2, sl
 8007d82:	b29b      	uxth	r3, r3
 8007d84:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007d88:	f84c 3b04 	str.w	r3, [ip], #4
 8007d8c:	f857 3b04 	ldr.w	r3, [r7], #4
 8007d90:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007d94:	f8bc 3000 	ldrh.w	r3, [ip]
 8007d98:	fb09 330a 	mla	r3, r9, sl, r3
 8007d9c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007da0:	42bd      	cmp	r5, r7
 8007da2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007da6:	d8e5      	bhi.n	8007d74 <__multiply+0xfc>
 8007da8:	9a01      	ldr	r2, [sp, #4]
 8007daa:	50a3      	str	r3, [r4, r2]
 8007dac:	3404      	adds	r4, #4
 8007dae:	e79f      	b.n	8007cf0 <__multiply+0x78>
 8007db0:	3e01      	subs	r6, #1
 8007db2:	e7a1      	b.n	8007cf8 <__multiply+0x80>
 8007db4:	0800b1d5 	.word	0x0800b1d5
 8007db8:	0800b1e6 	.word	0x0800b1e6

08007dbc <__pow5mult>:
 8007dbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007dc0:	4615      	mov	r5, r2
 8007dc2:	f012 0203 	ands.w	r2, r2, #3
 8007dc6:	4607      	mov	r7, r0
 8007dc8:	460e      	mov	r6, r1
 8007dca:	d007      	beq.n	8007ddc <__pow5mult+0x20>
 8007dcc:	4c25      	ldr	r4, [pc, #148]	@ (8007e64 <__pow5mult+0xa8>)
 8007dce:	3a01      	subs	r2, #1
 8007dd0:	2300      	movs	r3, #0
 8007dd2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007dd6:	f7ff fe5d 	bl	8007a94 <__multadd>
 8007dda:	4606      	mov	r6, r0
 8007ddc:	10ad      	asrs	r5, r5, #2
 8007dde:	d03d      	beq.n	8007e5c <__pow5mult+0xa0>
 8007de0:	69fc      	ldr	r4, [r7, #28]
 8007de2:	b97c      	cbnz	r4, 8007e04 <__pow5mult+0x48>
 8007de4:	2010      	movs	r0, #16
 8007de6:	f7ff fd3d 	bl	8007864 <malloc>
 8007dea:	4602      	mov	r2, r0
 8007dec:	61f8      	str	r0, [r7, #28]
 8007dee:	b928      	cbnz	r0, 8007dfc <__pow5mult+0x40>
 8007df0:	4b1d      	ldr	r3, [pc, #116]	@ (8007e68 <__pow5mult+0xac>)
 8007df2:	481e      	ldr	r0, [pc, #120]	@ (8007e6c <__pow5mult+0xb0>)
 8007df4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007df8:	f001 fd46 	bl	8009888 <__assert_func>
 8007dfc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007e00:	6004      	str	r4, [r0, #0]
 8007e02:	60c4      	str	r4, [r0, #12]
 8007e04:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007e08:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007e0c:	b94c      	cbnz	r4, 8007e22 <__pow5mult+0x66>
 8007e0e:	f240 2171 	movw	r1, #625	@ 0x271
 8007e12:	4638      	mov	r0, r7
 8007e14:	f7ff ff1a 	bl	8007c4c <__i2b>
 8007e18:	2300      	movs	r3, #0
 8007e1a:	f8c8 0008 	str.w	r0, [r8, #8]
 8007e1e:	4604      	mov	r4, r0
 8007e20:	6003      	str	r3, [r0, #0]
 8007e22:	f04f 0900 	mov.w	r9, #0
 8007e26:	07eb      	lsls	r3, r5, #31
 8007e28:	d50a      	bpl.n	8007e40 <__pow5mult+0x84>
 8007e2a:	4631      	mov	r1, r6
 8007e2c:	4622      	mov	r2, r4
 8007e2e:	4638      	mov	r0, r7
 8007e30:	f7ff ff22 	bl	8007c78 <__multiply>
 8007e34:	4631      	mov	r1, r6
 8007e36:	4680      	mov	r8, r0
 8007e38:	4638      	mov	r0, r7
 8007e3a:	f7ff fe09 	bl	8007a50 <_Bfree>
 8007e3e:	4646      	mov	r6, r8
 8007e40:	106d      	asrs	r5, r5, #1
 8007e42:	d00b      	beq.n	8007e5c <__pow5mult+0xa0>
 8007e44:	6820      	ldr	r0, [r4, #0]
 8007e46:	b938      	cbnz	r0, 8007e58 <__pow5mult+0x9c>
 8007e48:	4622      	mov	r2, r4
 8007e4a:	4621      	mov	r1, r4
 8007e4c:	4638      	mov	r0, r7
 8007e4e:	f7ff ff13 	bl	8007c78 <__multiply>
 8007e52:	6020      	str	r0, [r4, #0]
 8007e54:	f8c0 9000 	str.w	r9, [r0]
 8007e58:	4604      	mov	r4, r0
 8007e5a:	e7e4      	b.n	8007e26 <__pow5mult+0x6a>
 8007e5c:	4630      	mov	r0, r6
 8007e5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e62:	bf00      	nop
 8007e64:	0800b2f8 	.word	0x0800b2f8
 8007e68:	0800b166 	.word	0x0800b166
 8007e6c:	0800b1e6 	.word	0x0800b1e6

08007e70 <__lshift>:
 8007e70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e74:	460c      	mov	r4, r1
 8007e76:	6849      	ldr	r1, [r1, #4]
 8007e78:	6923      	ldr	r3, [r4, #16]
 8007e7a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007e7e:	68a3      	ldr	r3, [r4, #8]
 8007e80:	4607      	mov	r7, r0
 8007e82:	4691      	mov	r9, r2
 8007e84:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007e88:	f108 0601 	add.w	r6, r8, #1
 8007e8c:	42b3      	cmp	r3, r6
 8007e8e:	db0b      	blt.n	8007ea8 <__lshift+0x38>
 8007e90:	4638      	mov	r0, r7
 8007e92:	f7ff fd9d 	bl	80079d0 <_Balloc>
 8007e96:	4605      	mov	r5, r0
 8007e98:	b948      	cbnz	r0, 8007eae <__lshift+0x3e>
 8007e9a:	4602      	mov	r2, r0
 8007e9c:	4b28      	ldr	r3, [pc, #160]	@ (8007f40 <__lshift+0xd0>)
 8007e9e:	4829      	ldr	r0, [pc, #164]	@ (8007f44 <__lshift+0xd4>)
 8007ea0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007ea4:	f001 fcf0 	bl	8009888 <__assert_func>
 8007ea8:	3101      	adds	r1, #1
 8007eaa:	005b      	lsls	r3, r3, #1
 8007eac:	e7ee      	b.n	8007e8c <__lshift+0x1c>
 8007eae:	2300      	movs	r3, #0
 8007eb0:	f100 0114 	add.w	r1, r0, #20
 8007eb4:	f100 0210 	add.w	r2, r0, #16
 8007eb8:	4618      	mov	r0, r3
 8007eba:	4553      	cmp	r3, sl
 8007ebc:	db33      	blt.n	8007f26 <__lshift+0xb6>
 8007ebe:	6920      	ldr	r0, [r4, #16]
 8007ec0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007ec4:	f104 0314 	add.w	r3, r4, #20
 8007ec8:	f019 091f 	ands.w	r9, r9, #31
 8007ecc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007ed0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007ed4:	d02b      	beq.n	8007f2e <__lshift+0xbe>
 8007ed6:	f1c9 0e20 	rsb	lr, r9, #32
 8007eda:	468a      	mov	sl, r1
 8007edc:	2200      	movs	r2, #0
 8007ede:	6818      	ldr	r0, [r3, #0]
 8007ee0:	fa00 f009 	lsl.w	r0, r0, r9
 8007ee4:	4310      	orrs	r0, r2
 8007ee6:	f84a 0b04 	str.w	r0, [sl], #4
 8007eea:	f853 2b04 	ldr.w	r2, [r3], #4
 8007eee:	459c      	cmp	ip, r3
 8007ef0:	fa22 f20e 	lsr.w	r2, r2, lr
 8007ef4:	d8f3      	bhi.n	8007ede <__lshift+0x6e>
 8007ef6:	ebac 0304 	sub.w	r3, ip, r4
 8007efa:	3b15      	subs	r3, #21
 8007efc:	f023 0303 	bic.w	r3, r3, #3
 8007f00:	3304      	adds	r3, #4
 8007f02:	f104 0015 	add.w	r0, r4, #21
 8007f06:	4560      	cmp	r0, ip
 8007f08:	bf88      	it	hi
 8007f0a:	2304      	movhi	r3, #4
 8007f0c:	50ca      	str	r2, [r1, r3]
 8007f0e:	b10a      	cbz	r2, 8007f14 <__lshift+0xa4>
 8007f10:	f108 0602 	add.w	r6, r8, #2
 8007f14:	3e01      	subs	r6, #1
 8007f16:	4638      	mov	r0, r7
 8007f18:	612e      	str	r6, [r5, #16]
 8007f1a:	4621      	mov	r1, r4
 8007f1c:	f7ff fd98 	bl	8007a50 <_Bfree>
 8007f20:	4628      	mov	r0, r5
 8007f22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f26:	f842 0f04 	str.w	r0, [r2, #4]!
 8007f2a:	3301      	adds	r3, #1
 8007f2c:	e7c5      	b.n	8007eba <__lshift+0x4a>
 8007f2e:	3904      	subs	r1, #4
 8007f30:	f853 2b04 	ldr.w	r2, [r3], #4
 8007f34:	f841 2f04 	str.w	r2, [r1, #4]!
 8007f38:	459c      	cmp	ip, r3
 8007f3a:	d8f9      	bhi.n	8007f30 <__lshift+0xc0>
 8007f3c:	e7ea      	b.n	8007f14 <__lshift+0xa4>
 8007f3e:	bf00      	nop
 8007f40:	0800b1d5 	.word	0x0800b1d5
 8007f44:	0800b1e6 	.word	0x0800b1e6

08007f48 <__mcmp>:
 8007f48:	690a      	ldr	r2, [r1, #16]
 8007f4a:	4603      	mov	r3, r0
 8007f4c:	6900      	ldr	r0, [r0, #16]
 8007f4e:	1a80      	subs	r0, r0, r2
 8007f50:	b530      	push	{r4, r5, lr}
 8007f52:	d10e      	bne.n	8007f72 <__mcmp+0x2a>
 8007f54:	3314      	adds	r3, #20
 8007f56:	3114      	adds	r1, #20
 8007f58:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007f5c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007f60:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007f64:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007f68:	4295      	cmp	r5, r2
 8007f6a:	d003      	beq.n	8007f74 <__mcmp+0x2c>
 8007f6c:	d205      	bcs.n	8007f7a <__mcmp+0x32>
 8007f6e:	f04f 30ff 	mov.w	r0, #4294967295
 8007f72:	bd30      	pop	{r4, r5, pc}
 8007f74:	42a3      	cmp	r3, r4
 8007f76:	d3f3      	bcc.n	8007f60 <__mcmp+0x18>
 8007f78:	e7fb      	b.n	8007f72 <__mcmp+0x2a>
 8007f7a:	2001      	movs	r0, #1
 8007f7c:	e7f9      	b.n	8007f72 <__mcmp+0x2a>
	...

08007f80 <__mdiff>:
 8007f80:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f84:	4689      	mov	r9, r1
 8007f86:	4606      	mov	r6, r0
 8007f88:	4611      	mov	r1, r2
 8007f8a:	4648      	mov	r0, r9
 8007f8c:	4614      	mov	r4, r2
 8007f8e:	f7ff ffdb 	bl	8007f48 <__mcmp>
 8007f92:	1e05      	subs	r5, r0, #0
 8007f94:	d112      	bne.n	8007fbc <__mdiff+0x3c>
 8007f96:	4629      	mov	r1, r5
 8007f98:	4630      	mov	r0, r6
 8007f9a:	f7ff fd19 	bl	80079d0 <_Balloc>
 8007f9e:	4602      	mov	r2, r0
 8007fa0:	b928      	cbnz	r0, 8007fae <__mdiff+0x2e>
 8007fa2:	4b3f      	ldr	r3, [pc, #252]	@ (80080a0 <__mdiff+0x120>)
 8007fa4:	f240 2137 	movw	r1, #567	@ 0x237
 8007fa8:	483e      	ldr	r0, [pc, #248]	@ (80080a4 <__mdiff+0x124>)
 8007faa:	f001 fc6d 	bl	8009888 <__assert_func>
 8007fae:	2301      	movs	r3, #1
 8007fb0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007fb4:	4610      	mov	r0, r2
 8007fb6:	b003      	add	sp, #12
 8007fb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fbc:	bfbc      	itt	lt
 8007fbe:	464b      	movlt	r3, r9
 8007fc0:	46a1      	movlt	r9, r4
 8007fc2:	4630      	mov	r0, r6
 8007fc4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007fc8:	bfba      	itte	lt
 8007fca:	461c      	movlt	r4, r3
 8007fcc:	2501      	movlt	r5, #1
 8007fce:	2500      	movge	r5, #0
 8007fd0:	f7ff fcfe 	bl	80079d0 <_Balloc>
 8007fd4:	4602      	mov	r2, r0
 8007fd6:	b918      	cbnz	r0, 8007fe0 <__mdiff+0x60>
 8007fd8:	4b31      	ldr	r3, [pc, #196]	@ (80080a0 <__mdiff+0x120>)
 8007fda:	f240 2145 	movw	r1, #581	@ 0x245
 8007fde:	e7e3      	b.n	8007fa8 <__mdiff+0x28>
 8007fe0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007fe4:	6926      	ldr	r6, [r4, #16]
 8007fe6:	60c5      	str	r5, [r0, #12]
 8007fe8:	f109 0310 	add.w	r3, r9, #16
 8007fec:	f109 0514 	add.w	r5, r9, #20
 8007ff0:	f104 0e14 	add.w	lr, r4, #20
 8007ff4:	f100 0b14 	add.w	fp, r0, #20
 8007ff8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007ffc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008000:	9301      	str	r3, [sp, #4]
 8008002:	46d9      	mov	r9, fp
 8008004:	f04f 0c00 	mov.w	ip, #0
 8008008:	9b01      	ldr	r3, [sp, #4]
 800800a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800800e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008012:	9301      	str	r3, [sp, #4]
 8008014:	fa1f f38a 	uxth.w	r3, sl
 8008018:	4619      	mov	r1, r3
 800801a:	b283      	uxth	r3, r0
 800801c:	1acb      	subs	r3, r1, r3
 800801e:	0c00      	lsrs	r0, r0, #16
 8008020:	4463      	add	r3, ip
 8008022:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008026:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800802a:	b29b      	uxth	r3, r3
 800802c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008030:	4576      	cmp	r6, lr
 8008032:	f849 3b04 	str.w	r3, [r9], #4
 8008036:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800803a:	d8e5      	bhi.n	8008008 <__mdiff+0x88>
 800803c:	1b33      	subs	r3, r6, r4
 800803e:	3b15      	subs	r3, #21
 8008040:	f023 0303 	bic.w	r3, r3, #3
 8008044:	3415      	adds	r4, #21
 8008046:	3304      	adds	r3, #4
 8008048:	42a6      	cmp	r6, r4
 800804a:	bf38      	it	cc
 800804c:	2304      	movcc	r3, #4
 800804e:	441d      	add	r5, r3
 8008050:	445b      	add	r3, fp
 8008052:	461e      	mov	r6, r3
 8008054:	462c      	mov	r4, r5
 8008056:	4544      	cmp	r4, r8
 8008058:	d30e      	bcc.n	8008078 <__mdiff+0xf8>
 800805a:	f108 0103 	add.w	r1, r8, #3
 800805e:	1b49      	subs	r1, r1, r5
 8008060:	f021 0103 	bic.w	r1, r1, #3
 8008064:	3d03      	subs	r5, #3
 8008066:	45a8      	cmp	r8, r5
 8008068:	bf38      	it	cc
 800806a:	2100      	movcc	r1, #0
 800806c:	440b      	add	r3, r1
 800806e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008072:	b191      	cbz	r1, 800809a <__mdiff+0x11a>
 8008074:	6117      	str	r7, [r2, #16]
 8008076:	e79d      	b.n	8007fb4 <__mdiff+0x34>
 8008078:	f854 1b04 	ldr.w	r1, [r4], #4
 800807c:	46e6      	mov	lr, ip
 800807e:	0c08      	lsrs	r0, r1, #16
 8008080:	fa1c fc81 	uxtah	ip, ip, r1
 8008084:	4471      	add	r1, lr
 8008086:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800808a:	b289      	uxth	r1, r1
 800808c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008090:	f846 1b04 	str.w	r1, [r6], #4
 8008094:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008098:	e7dd      	b.n	8008056 <__mdiff+0xd6>
 800809a:	3f01      	subs	r7, #1
 800809c:	e7e7      	b.n	800806e <__mdiff+0xee>
 800809e:	bf00      	nop
 80080a0:	0800b1d5 	.word	0x0800b1d5
 80080a4:	0800b1e6 	.word	0x0800b1e6

080080a8 <__ulp>:
 80080a8:	b082      	sub	sp, #8
 80080aa:	ed8d 0b00 	vstr	d0, [sp]
 80080ae:	9a01      	ldr	r2, [sp, #4]
 80080b0:	4b0f      	ldr	r3, [pc, #60]	@ (80080f0 <__ulp+0x48>)
 80080b2:	4013      	ands	r3, r2
 80080b4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	dc08      	bgt.n	80080ce <__ulp+0x26>
 80080bc:	425b      	negs	r3, r3
 80080be:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80080c2:	ea4f 5223 	mov.w	r2, r3, asr #20
 80080c6:	da04      	bge.n	80080d2 <__ulp+0x2a>
 80080c8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80080cc:	4113      	asrs	r3, r2
 80080ce:	2200      	movs	r2, #0
 80080d0:	e008      	b.n	80080e4 <__ulp+0x3c>
 80080d2:	f1a2 0314 	sub.w	r3, r2, #20
 80080d6:	2b1e      	cmp	r3, #30
 80080d8:	bfda      	itte	le
 80080da:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80080de:	40da      	lsrle	r2, r3
 80080e0:	2201      	movgt	r2, #1
 80080e2:	2300      	movs	r3, #0
 80080e4:	4619      	mov	r1, r3
 80080e6:	4610      	mov	r0, r2
 80080e8:	ec41 0b10 	vmov	d0, r0, r1
 80080ec:	b002      	add	sp, #8
 80080ee:	4770      	bx	lr
 80080f0:	7ff00000 	.word	0x7ff00000

080080f4 <__b2d>:
 80080f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80080f8:	6906      	ldr	r6, [r0, #16]
 80080fa:	f100 0814 	add.w	r8, r0, #20
 80080fe:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8008102:	1f37      	subs	r7, r6, #4
 8008104:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008108:	4610      	mov	r0, r2
 800810a:	f7ff fd53 	bl	8007bb4 <__hi0bits>
 800810e:	f1c0 0320 	rsb	r3, r0, #32
 8008112:	280a      	cmp	r0, #10
 8008114:	600b      	str	r3, [r1, #0]
 8008116:	491b      	ldr	r1, [pc, #108]	@ (8008184 <__b2d+0x90>)
 8008118:	dc15      	bgt.n	8008146 <__b2d+0x52>
 800811a:	f1c0 0c0b 	rsb	ip, r0, #11
 800811e:	fa22 f30c 	lsr.w	r3, r2, ip
 8008122:	45b8      	cmp	r8, r7
 8008124:	ea43 0501 	orr.w	r5, r3, r1
 8008128:	bf34      	ite	cc
 800812a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800812e:	2300      	movcs	r3, #0
 8008130:	3015      	adds	r0, #21
 8008132:	fa02 f000 	lsl.w	r0, r2, r0
 8008136:	fa23 f30c 	lsr.w	r3, r3, ip
 800813a:	4303      	orrs	r3, r0
 800813c:	461c      	mov	r4, r3
 800813e:	ec45 4b10 	vmov	d0, r4, r5
 8008142:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008146:	45b8      	cmp	r8, r7
 8008148:	bf3a      	itte	cc
 800814a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800814e:	f1a6 0708 	subcc.w	r7, r6, #8
 8008152:	2300      	movcs	r3, #0
 8008154:	380b      	subs	r0, #11
 8008156:	d012      	beq.n	800817e <__b2d+0x8a>
 8008158:	f1c0 0120 	rsb	r1, r0, #32
 800815c:	fa23 f401 	lsr.w	r4, r3, r1
 8008160:	4082      	lsls	r2, r0
 8008162:	4322      	orrs	r2, r4
 8008164:	4547      	cmp	r7, r8
 8008166:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800816a:	bf8c      	ite	hi
 800816c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8008170:	2200      	movls	r2, #0
 8008172:	4083      	lsls	r3, r0
 8008174:	40ca      	lsrs	r2, r1
 8008176:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800817a:	4313      	orrs	r3, r2
 800817c:	e7de      	b.n	800813c <__b2d+0x48>
 800817e:	ea42 0501 	orr.w	r5, r2, r1
 8008182:	e7db      	b.n	800813c <__b2d+0x48>
 8008184:	3ff00000 	.word	0x3ff00000

08008188 <__d2b>:
 8008188:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800818c:	460f      	mov	r7, r1
 800818e:	2101      	movs	r1, #1
 8008190:	ec59 8b10 	vmov	r8, r9, d0
 8008194:	4616      	mov	r6, r2
 8008196:	f7ff fc1b 	bl	80079d0 <_Balloc>
 800819a:	4604      	mov	r4, r0
 800819c:	b930      	cbnz	r0, 80081ac <__d2b+0x24>
 800819e:	4602      	mov	r2, r0
 80081a0:	4b23      	ldr	r3, [pc, #140]	@ (8008230 <__d2b+0xa8>)
 80081a2:	4824      	ldr	r0, [pc, #144]	@ (8008234 <__d2b+0xac>)
 80081a4:	f240 310f 	movw	r1, #783	@ 0x30f
 80081a8:	f001 fb6e 	bl	8009888 <__assert_func>
 80081ac:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80081b0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80081b4:	b10d      	cbz	r5, 80081ba <__d2b+0x32>
 80081b6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80081ba:	9301      	str	r3, [sp, #4]
 80081bc:	f1b8 0300 	subs.w	r3, r8, #0
 80081c0:	d023      	beq.n	800820a <__d2b+0x82>
 80081c2:	4668      	mov	r0, sp
 80081c4:	9300      	str	r3, [sp, #0]
 80081c6:	f7ff fd14 	bl	8007bf2 <__lo0bits>
 80081ca:	e9dd 1200 	ldrd	r1, r2, [sp]
 80081ce:	b1d0      	cbz	r0, 8008206 <__d2b+0x7e>
 80081d0:	f1c0 0320 	rsb	r3, r0, #32
 80081d4:	fa02 f303 	lsl.w	r3, r2, r3
 80081d8:	430b      	orrs	r3, r1
 80081da:	40c2      	lsrs	r2, r0
 80081dc:	6163      	str	r3, [r4, #20]
 80081de:	9201      	str	r2, [sp, #4]
 80081e0:	9b01      	ldr	r3, [sp, #4]
 80081e2:	61a3      	str	r3, [r4, #24]
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	bf0c      	ite	eq
 80081e8:	2201      	moveq	r2, #1
 80081ea:	2202      	movne	r2, #2
 80081ec:	6122      	str	r2, [r4, #16]
 80081ee:	b1a5      	cbz	r5, 800821a <__d2b+0x92>
 80081f0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80081f4:	4405      	add	r5, r0
 80081f6:	603d      	str	r5, [r7, #0]
 80081f8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80081fc:	6030      	str	r0, [r6, #0]
 80081fe:	4620      	mov	r0, r4
 8008200:	b003      	add	sp, #12
 8008202:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008206:	6161      	str	r1, [r4, #20]
 8008208:	e7ea      	b.n	80081e0 <__d2b+0x58>
 800820a:	a801      	add	r0, sp, #4
 800820c:	f7ff fcf1 	bl	8007bf2 <__lo0bits>
 8008210:	9b01      	ldr	r3, [sp, #4]
 8008212:	6163      	str	r3, [r4, #20]
 8008214:	3020      	adds	r0, #32
 8008216:	2201      	movs	r2, #1
 8008218:	e7e8      	b.n	80081ec <__d2b+0x64>
 800821a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800821e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008222:	6038      	str	r0, [r7, #0]
 8008224:	6918      	ldr	r0, [r3, #16]
 8008226:	f7ff fcc5 	bl	8007bb4 <__hi0bits>
 800822a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800822e:	e7e5      	b.n	80081fc <__d2b+0x74>
 8008230:	0800b1d5 	.word	0x0800b1d5
 8008234:	0800b1e6 	.word	0x0800b1e6

08008238 <__ratio>:
 8008238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800823c:	b085      	sub	sp, #20
 800823e:	e9cd 1000 	strd	r1, r0, [sp]
 8008242:	a902      	add	r1, sp, #8
 8008244:	f7ff ff56 	bl	80080f4 <__b2d>
 8008248:	9800      	ldr	r0, [sp, #0]
 800824a:	a903      	add	r1, sp, #12
 800824c:	ec55 4b10 	vmov	r4, r5, d0
 8008250:	f7ff ff50 	bl	80080f4 <__b2d>
 8008254:	9b01      	ldr	r3, [sp, #4]
 8008256:	6919      	ldr	r1, [r3, #16]
 8008258:	9b00      	ldr	r3, [sp, #0]
 800825a:	691b      	ldr	r3, [r3, #16]
 800825c:	1ac9      	subs	r1, r1, r3
 800825e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8008262:	1a9b      	subs	r3, r3, r2
 8008264:	ec5b ab10 	vmov	sl, fp, d0
 8008268:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800826c:	2b00      	cmp	r3, #0
 800826e:	bfce      	itee	gt
 8008270:	462a      	movgt	r2, r5
 8008272:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008276:	465a      	movle	r2, fp
 8008278:	462f      	mov	r7, r5
 800827a:	46d9      	mov	r9, fp
 800827c:	bfcc      	ite	gt
 800827e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8008282:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8008286:	464b      	mov	r3, r9
 8008288:	4652      	mov	r2, sl
 800828a:	4620      	mov	r0, r4
 800828c:	4639      	mov	r1, r7
 800828e:	f7f8 fafd 	bl	800088c <__aeabi_ddiv>
 8008292:	ec41 0b10 	vmov	d0, r0, r1
 8008296:	b005      	add	sp, #20
 8008298:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800829c <__copybits>:
 800829c:	3901      	subs	r1, #1
 800829e:	b570      	push	{r4, r5, r6, lr}
 80082a0:	1149      	asrs	r1, r1, #5
 80082a2:	6914      	ldr	r4, [r2, #16]
 80082a4:	3101      	adds	r1, #1
 80082a6:	f102 0314 	add.w	r3, r2, #20
 80082aa:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80082ae:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80082b2:	1f05      	subs	r5, r0, #4
 80082b4:	42a3      	cmp	r3, r4
 80082b6:	d30c      	bcc.n	80082d2 <__copybits+0x36>
 80082b8:	1aa3      	subs	r3, r4, r2
 80082ba:	3b11      	subs	r3, #17
 80082bc:	f023 0303 	bic.w	r3, r3, #3
 80082c0:	3211      	adds	r2, #17
 80082c2:	42a2      	cmp	r2, r4
 80082c4:	bf88      	it	hi
 80082c6:	2300      	movhi	r3, #0
 80082c8:	4418      	add	r0, r3
 80082ca:	2300      	movs	r3, #0
 80082cc:	4288      	cmp	r0, r1
 80082ce:	d305      	bcc.n	80082dc <__copybits+0x40>
 80082d0:	bd70      	pop	{r4, r5, r6, pc}
 80082d2:	f853 6b04 	ldr.w	r6, [r3], #4
 80082d6:	f845 6f04 	str.w	r6, [r5, #4]!
 80082da:	e7eb      	b.n	80082b4 <__copybits+0x18>
 80082dc:	f840 3b04 	str.w	r3, [r0], #4
 80082e0:	e7f4      	b.n	80082cc <__copybits+0x30>

080082e2 <__any_on>:
 80082e2:	f100 0214 	add.w	r2, r0, #20
 80082e6:	6900      	ldr	r0, [r0, #16]
 80082e8:	114b      	asrs	r3, r1, #5
 80082ea:	4298      	cmp	r0, r3
 80082ec:	b510      	push	{r4, lr}
 80082ee:	db11      	blt.n	8008314 <__any_on+0x32>
 80082f0:	dd0a      	ble.n	8008308 <__any_on+0x26>
 80082f2:	f011 011f 	ands.w	r1, r1, #31
 80082f6:	d007      	beq.n	8008308 <__any_on+0x26>
 80082f8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80082fc:	fa24 f001 	lsr.w	r0, r4, r1
 8008300:	fa00 f101 	lsl.w	r1, r0, r1
 8008304:	428c      	cmp	r4, r1
 8008306:	d10b      	bne.n	8008320 <__any_on+0x3e>
 8008308:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800830c:	4293      	cmp	r3, r2
 800830e:	d803      	bhi.n	8008318 <__any_on+0x36>
 8008310:	2000      	movs	r0, #0
 8008312:	bd10      	pop	{r4, pc}
 8008314:	4603      	mov	r3, r0
 8008316:	e7f7      	b.n	8008308 <__any_on+0x26>
 8008318:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800831c:	2900      	cmp	r1, #0
 800831e:	d0f5      	beq.n	800830c <__any_on+0x2a>
 8008320:	2001      	movs	r0, #1
 8008322:	e7f6      	b.n	8008312 <__any_on+0x30>

08008324 <sulp>:
 8008324:	b570      	push	{r4, r5, r6, lr}
 8008326:	4604      	mov	r4, r0
 8008328:	460d      	mov	r5, r1
 800832a:	ec45 4b10 	vmov	d0, r4, r5
 800832e:	4616      	mov	r6, r2
 8008330:	f7ff feba 	bl	80080a8 <__ulp>
 8008334:	ec51 0b10 	vmov	r0, r1, d0
 8008338:	b17e      	cbz	r6, 800835a <sulp+0x36>
 800833a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800833e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008342:	2b00      	cmp	r3, #0
 8008344:	dd09      	ble.n	800835a <sulp+0x36>
 8008346:	051b      	lsls	r3, r3, #20
 8008348:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800834c:	2400      	movs	r4, #0
 800834e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8008352:	4622      	mov	r2, r4
 8008354:	462b      	mov	r3, r5
 8008356:	f7f8 f96f 	bl	8000638 <__aeabi_dmul>
 800835a:	ec41 0b10 	vmov	d0, r0, r1
 800835e:	bd70      	pop	{r4, r5, r6, pc}

08008360 <_strtod_l>:
 8008360:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008364:	b09f      	sub	sp, #124	@ 0x7c
 8008366:	460c      	mov	r4, r1
 8008368:	9217      	str	r2, [sp, #92]	@ 0x5c
 800836a:	2200      	movs	r2, #0
 800836c:	921a      	str	r2, [sp, #104]	@ 0x68
 800836e:	9005      	str	r0, [sp, #20]
 8008370:	f04f 0a00 	mov.w	sl, #0
 8008374:	f04f 0b00 	mov.w	fp, #0
 8008378:	460a      	mov	r2, r1
 800837a:	9219      	str	r2, [sp, #100]	@ 0x64
 800837c:	7811      	ldrb	r1, [r2, #0]
 800837e:	292b      	cmp	r1, #43	@ 0x2b
 8008380:	d04a      	beq.n	8008418 <_strtod_l+0xb8>
 8008382:	d838      	bhi.n	80083f6 <_strtod_l+0x96>
 8008384:	290d      	cmp	r1, #13
 8008386:	d832      	bhi.n	80083ee <_strtod_l+0x8e>
 8008388:	2908      	cmp	r1, #8
 800838a:	d832      	bhi.n	80083f2 <_strtod_l+0x92>
 800838c:	2900      	cmp	r1, #0
 800838e:	d03b      	beq.n	8008408 <_strtod_l+0xa8>
 8008390:	2200      	movs	r2, #0
 8008392:	920e      	str	r2, [sp, #56]	@ 0x38
 8008394:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8008396:	782a      	ldrb	r2, [r5, #0]
 8008398:	2a30      	cmp	r2, #48	@ 0x30
 800839a:	f040 80b2 	bne.w	8008502 <_strtod_l+0x1a2>
 800839e:	786a      	ldrb	r2, [r5, #1]
 80083a0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80083a4:	2a58      	cmp	r2, #88	@ 0x58
 80083a6:	d16e      	bne.n	8008486 <_strtod_l+0x126>
 80083a8:	9302      	str	r3, [sp, #8]
 80083aa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80083ac:	9301      	str	r3, [sp, #4]
 80083ae:	ab1a      	add	r3, sp, #104	@ 0x68
 80083b0:	9300      	str	r3, [sp, #0]
 80083b2:	4a8f      	ldr	r2, [pc, #572]	@ (80085f0 <_strtod_l+0x290>)
 80083b4:	9805      	ldr	r0, [sp, #20]
 80083b6:	ab1b      	add	r3, sp, #108	@ 0x6c
 80083b8:	a919      	add	r1, sp, #100	@ 0x64
 80083ba:	f001 faff 	bl	80099bc <__gethex>
 80083be:	f010 060f 	ands.w	r6, r0, #15
 80083c2:	4604      	mov	r4, r0
 80083c4:	d005      	beq.n	80083d2 <_strtod_l+0x72>
 80083c6:	2e06      	cmp	r6, #6
 80083c8:	d128      	bne.n	800841c <_strtod_l+0xbc>
 80083ca:	3501      	adds	r5, #1
 80083cc:	2300      	movs	r3, #0
 80083ce:	9519      	str	r5, [sp, #100]	@ 0x64
 80083d0:	930e      	str	r3, [sp, #56]	@ 0x38
 80083d2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	f040 858e 	bne.w	8008ef6 <_strtod_l+0xb96>
 80083da:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80083dc:	b1cb      	cbz	r3, 8008412 <_strtod_l+0xb2>
 80083de:	4652      	mov	r2, sl
 80083e0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 80083e4:	ec43 2b10 	vmov	d0, r2, r3
 80083e8:	b01f      	add	sp, #124	@ 0x7c
 80083ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083ee:	2920      	cmp	r1, #32
 80083f0:	d1ce      	bne.n	8008390 <_strtod_l+0x30>
 80083f2:	3201      	adds	r2, #1
 80083f4:	e7c1      	b.n	800837a <_strtod_l+0x1a>
 80083f6:	292d      	cmp	r1, #45	@ 0x2d
 80083f8:	d1ca      	bne.n	8008390 <_strtod_l+0x30>
 80083fa:	2101      	movs	r1, #1
 80083fc:	910e      	str	r1, [sp, #56]	@ 0x38
 80083fe:	1c51      	adds	r1, r2, #1
 8008400:	9119      	str	r1, [sp, #100]	@ 0x64
 8008402:	7852      	ldrb	r2, [r2, #1]
 8008404:	2a00      	cmp	r2, #0
 8008406:	d1c5      	bne.n	8008394 <_strtod_l+0x34>
 8008408:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800840a:	9419      	str	r4, [sp, #100]	@ 0x64
 800840c:	2b00      	cmp	r3, #0
 800840e:	f040 8570 	bne.w	8008ef2 <_strtod_l+0xb92>
 8008412:	4652      	mov	r2, sl
 8008414:	465b      	mov	r3, fp
 8008416:	e7e5      	b.n	80083e4 <_strtod_l+0x84>
 8008418:	2100      	movs	r1, #0
 800841a:	e7ef      	b.n	80083fc <_strtod_l+0x9c>
 800841c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800841e:	b13a      	cbz	r2, 8008430 <_strtod_l+0xd0>
 8008420:	2135      	movs	r1, #53	@ 0x35
 8008422:	a81c      	add	r0, sp, #112	@ 0x70
 8008424:	f7ff ff3a 	bl	800829c <__copybits>
 8008428:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800842a:	9805      	ldr	r0, [sp, #20]
 800842c:	f7ff fb10 	bl	8007a50 <_Bfree>
 8008430:	3e01      	subs	r6, #1
 8008432:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8008434:	2e04      	cmp	r6, #4
 8008436:	d806      	bhi.n	8008446 <_strtod_l+0xe6>
 8008438:	e8df f006 	tbb	[pc, r6]
 800843c:	201d0314 	.word	0x201d0314
 8008440:	14          	.byte	0x14
 8008441:	00          	.byte	0x00
 8008442:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8008446:	05e1      	lsls	r1, r4, #23
 8008448:	bf48      	it	mi
 800844a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800844e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008452:	0d1b      	lsrs	r3, r3, #20
 8008454:	051b      	lsls	r3, r3, #20
 8008456:	2b00      	cmp	r3, #0
 8008458:	d1bb      	bne.n	80083d2 <_strtod_l+0x72>
 800845a:	f7fe fb2d 	bl	8006ab8 <__errno>
 800845e:	2322      	movs	r3, #34	@ 0x22
 8008460:	6003      	str	r3, [r0, #0]
 8008462:	e7b6      	b.n	80083d2 <_strtod_l+0x72>
 8008464:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8008468:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800846c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008470:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008474:	e7e7      	b.n	8008446 <_strtod_l+0xe6>
 8008476:	f8df b180 	ldr.w	fp, [pc, #384]	@ 80085f8 <_strtod_l+0x298>
 800847a:	e7e4      	b.n	8008446 <_strtod_l+0xe6>
 800847c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008480:	f04f 3aff 	mov.w	sl, #4294967295
 8008484:	e7df      	b.n	8008446 <_strtod_l+0xe6>
 8008486:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008488:	1c5a      	adds	r2, r3, #1
 800848a:	9219      	str	r2, [sp, #100]	@ 0x64
 800848c:	785b      	ldrb	r3, [r3, #1]
 800848e:	2b30      	cmp	r3, #48	@ 0x30
 8008490:	d0f9      	beq.n	8008486 <_strtod_l+0x126>
 8008492:	2b00      	cmp	r3, #0
 8008494:	d09d      	beq.n	80083d2 <_strtod_l+0x72>
 8008496:	2301      	movs	r3, #1
 8008498:	2700      	movs	r7, #0
 800849a:	9308      	str	r3, [sp, #32]
 800849c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800849e:	930c      	str	r3, [sp, #48]	@ 0x30
 80084a0:	970b      	str	r7, [sp, #44]	@ 0x2c
 80084a2:	46b9      	mov	r9, r7
 80084a4:	220a      	movs	r2, #10
 80084a6:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80084a8:	7805      	ldrb	r5, [r0, #0]
 80084aa:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80084ae:	b2d9      	uxtb	r1, r3
 80084b0:	2909      	cmp	r1, #9
 80084b2:	d928      	bls.n	8008506 <_strtod_l+0x1a6>
 80084b4:	494f      	ldr	r1, [pc, #316]	@ (80085f4 <_strtod_l+0x294>)
 80084b6:	2201      	movs	r2, #1
 80084b8:	f001 f9ac 	bl	8009814 <strncmp>
 80084bc:	2800      	cmp	r0, #0
 80084be:	d032      	beq.n	8008526 <_strtod_l+0x1c6>
 80084c0:	2000      	movs	r0, #0
 80084c2:	462a      	mov	r2, r5
 80084c4:	900a      	str	r0, [sp, #40]	@ 0x28
 80084c6:	464d      	mov	r5, r9
 80084c8:	4603      	mov	r3, r0
 80084ca:	2a65      	cmp	r2, #101	@ 0x65
 80084cc:	d001      	beq.n	80084d2 <_strtod_l+0x172>
 80084ce:	2a45      	cmp	r2, #69	@ 0x45
 80084d0:	d114      	bne.n	80084fc <_strtod_l+0x19c>
 80084d2:	b91d      	cbnz	r5, 80084dc <_strtod_l+0x17c>
 80084d4:	9a08      	ldr	r2, [sp, #32]
 80084d6:	4302      	orrs	r2, r0
 80084d8:	d096      	beq.n	8008408 <_strtod_l+0xa8>
 80084da:	2500      	movs	r5, #0
 80084dc:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80084de:	1c62      	adds	r2, r4, #1
 80084e0:	9219      	str	r2, [sp, #100]	@ 0x64
 80084e2:	7862      	ldrb	r2, [r4, #1]
 80084e4:	2a2b      	cmp	r2, #43	@ 0x2b
 80084e6:	d07a      	beq.n	80085de <_strtod_l+0x27e>
 80084e8:	2a2d      	cmp	r2, #45	@ 0x2d
 80084ea:	d07e      	beq.n	80085ea <_strtod_l+0x28a>
 80084ec:	f04f 0c00 	mov.w	ip, #0
 80084f0:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80084f4:	2909      	cmp	r1, #9
 80084f6:	f240 8085 	bls.w	8008604 <_strtod_l+0x2a4>
 80084fa:	9419      	str	r4, [sp, #100]	@ 0x64
 80084fc:	f04f 0800 	mov.w	r8, #0
 8008500:	e0a5      	b.n	800864e <_strtod_l+0x2ee>
 8008502:	2300      	movs	r3, #0
 8008504:	e7c8      	b.n	8008498 <_strtod_l+0x138>
 8008506:	f1b9 0f08 	cmp.w	r9, #8
 800850a:	bfd8      	it	le
 800850c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800850e:	f100 0001 	add.w	r0, r0, #1
 8008512:	bfda      	itte	le
 8008514:	fb02 3301 	mlale	r3, r2, r1, r3
 8008518:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800851a:	fb02 3707 	mlagt	r7, r2, r7, r3
 800851e:	f109 0901 	add.w	r9, r9, #1
 8008522:	9019      	str	r0, [sp, #100]	@ 0x64
 8008524:	e7bf      	b.n	80084a6 <_strtod_l+0x146>
 8008526:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008528:	1c5a      	adds	r2, r3, #1
 800852a:	9219      	str	r2, [sp, #100]	@ 0x64
 800852c:	785a      	ldrb	r2, [r3, #1]
 800852e:	f1b9 0f00 	cmp.w	r9, #0
 8008532:	d03b      	beq.n	80085ac <_strtod_l+0x24c>
 8008534:	900a      	str	r0, [sp, #40]	@ 0x28
 8008536:	464d      	mov	r5, r9
 8008538:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800853c:	2b09      	cmp	r3, #9
 800853e:	d912      	bls.n	8008566 <_strtod_l+0x206>
 8008540:	2301      	movs	r3, #1
 8008542:	e7c2      	b.n	80084ca <_strtod_l+0x16a>
 8008544:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008546:	1c5a      	adds	r2, r3, #1
 8008548:	9219      	str	r2, [sp, #100]	@ 0x64
 800854a:	785a      	ldrb	r2, [r3, #1]
 800854c:	3001      	adds	r0, #1
 800854e:	2a30      	cmp	r2, #48	@ 0x30
 8008550:	d0f8      	beq.n	8008544 <_strtod_l+0x1e4>
 8008552:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8008556:	2b08      	cmp	r3, #8
 8008558:	f200 84d2 	bhi.w	8008f00 <_strtod_l+0xba0>
 800855c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800855e:	900a      	str	r0, [sp, #40]	@ 0x28
 8008560:	2000      	movs	r0, #0
 8008562:	930c      	str	r3, [sp, #48]	@ 0x30
 8008564:	4605      	mov	r5, r0
 8008566:	3a30      	subs	r2, #48	@ 0x30
 8008568:	f100 0301 	add.w	r3, r0, #1
 800856c:	d018      	beq.n	80085a0 <_strtod_l+0x240>
 800856e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008570:	4419      	add	r1, r3
 8008572:	910a      	str	r1, [sp, #40]	@ 0x28
 8008574:	462e      	mov	r6, r5
 8008576:	f04f 0e0a 	mov.w	lr, #10
 800857a:	1c71      	adds	r1, r6, #1
 800857c:	eba1 0c05 	sub.w	ip, r1, r5
 8008580:	4563      	cmp	r3, ip
 8008582:	dc15      	bgt.n	80085b0 <_strtod_l+0x250>
 8008584:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8008588:	182b      	adds	r3, r5, r0
 800858a:	2b08      	cmp	r3, #8
 800858c:	f105 0501 	add.w	r5, r5, #1
 8008590:	4405      	add	r5, r0
 8008592:	dc1a      	bgt.n	80085ca <_strtod_l+0x26a>
 8008594:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008596:	230a      	movs	r3, #10
 8008598:	fb03 2301 	mla	r3, r3, r1, r2
 800859c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800859e:	2300      	movs	r3, #0
 80085a0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80085a2:	1c51      	adds	r1, r2, #1
 80085a4:	9119      	str	r1, [sp, #100]	@ 0x64
 80085a6:	7852      	ldrb	r2, [r2, #1]
 80085a8:	4618      	mov	r0, r3
 80085aa:	e7c5      	b.n	8008538 <_strtod_l+0x1d8>
 80085ac:	4648      	mov	r0, r9
 80085ae:	e7ce      	b.n	800854e <_strtod_l+0x1ee>
 80085b0:	2e08      	cmp	r6, #8
 80085b2:	dc05      	bgt.n	80085c0 <_strtod_l+0x260>
 80085b4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80085b6:	fb0e f606 	mul.w	r6, lr, r6
 80085ba:	960b      	str	r6, [sp, #44]	@ 0x2c
 80085bc:	460e      	mov	r6, r1
 80085be:	e7dc      	b.n	800857a <_strtod_l+0x21a>
 80085c0:	2910      	cmp	r1, #16
 80085c2:	bfd8      	it	le
 80085c4:	fb0e f707 	mulle.w	r7, lr, r7
 80085c8:	e7f8      	b.n	80085bc <_strtod_l+0x25c>
 80085ca:	2b0f      	cmp	r3, #15
 80085cc:	bfdc      	itt	le
 80085ce:	230a      	movle	r3, #10
 80085d0:	fb03 2707 	mlale	r7, r3, r7, r2
 80085d4:	e7e3      	b.n	800859e <_strtod_l+0x23e>
 80085d6:	2300      	movs	r3, #0
 80085d8:	930a      	str	r3, [sp, #40]	@ 0x28
 80085da:	2301      	movs	r3, #1
 80085dc:	e77a      	b.n	80084d4 <_strtod_l+0x174>
 80085de:	f04f 0c00 	mov.w	ip, #0
 80085e2:	1ca2      	adds	r2, r4, #2
 80085e4:	9219      	str	r2, [sp, #100]	@ 0x64
 80085e6:	78a2      	ldrb	r2, [r4, #2]
 80085e8:	e782      	b.n	80084f0 <_strtod_l+0x190>
 80085ea:	f04f 0c01 	mov.w	ip, #1
 80085ee:	e7f8      	b.n	80085e2 <_strtod_l+0x282>
 80085f0:	0800b40c 	.word	0x0800b40c
 80085f4:	0800b23f 	.word	0x0800b23f
 80085f8:	7ff00000 	.word	0x7ff00000
 80085fc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80085fe:	1c51      	adds	r1, r2, #1
 8008600:	9119      	str	r1, [sp, #100]	@ 0x64
 8008602:	7852      	ldrb	r2, [r2, #1]
 8008604:	2a30      	cmp	r2, #48	@ 0x30
 8008606:	d0f9      	beq.n	80085fc <_strtod_l+0x29c>
 8008608:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800860c:	2908      	cmp	r1, #8
 800860e:	f63f af75 	bhi.w	80084fc <_strtod_l+0x19c>
 8008612:	3a30      	subs	r2, #48	@ 0x30
 8008614:	9209      	str	r2, [sp, #36]	@ 0x24
 8008616:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008618:	920f      	str	r2, [sp, #60]	@ 0x3c
 800861a:	f04f 080a 	mov.w	r8, #10
 800861e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008620:	1c56      	adds	r6, r2, #1
 8008622:	9619      	str	r6, [sp, #100]	@ 0x64
 8008624:	7852      	ldrb	r2, [r2, #1]
 8008626:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800862a:	f1be 0f09 	cmp.w	lr, #9
 800862e:	d939      	bls.n	80086a4 <_strtod_l+0x344>
 8008630:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008632:	1a76      	subs	r6, r6, r1
 8008634:	2e08      	cmp	r6, #8
 8008636:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800863a:	dc03      	bgt.n	8008644 <_strtod_l+0x2e4>
 800863c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800863e:	4588      	cmp	r8, r1
 8008640:	bfa8      	it	ge
 8008642:	4688      	movge	r8, r1
 8008644:	f1bc 0f00 	cmp.w	ip, #0
 8008648:	d001      	beq.n	800864e <_strtod_l+0x2ee>
 800864a:	f1c8 0800 	rsb	r8, r8, #0
 800864e:	2d00      	cmp	r5, #0
 8008650:	d14e      	bne.n	80086f0 <_strtod_l+0x390>
 8008652:	9908      	ldr	r1, [sp, #32]
 8008654:	4308      	orrs	r0, r1
 8008656:	f47f aebc 	bne.w	80083d2 <_strtod_l+0x72>
 800865a:	2b00      	cmp	r3, #0
 800865c:	f47f aed4 	bne.w	8008408 <_strtod_l+0xa8>
 8008660:	2a69      	cmp	r2, #105	@ 0x69
 8008662:	d028      	beq.n	80086b6 <_strtod_l+0x356>
 8008664:	dc25      	bgt.n	80086b2 <_strtod_l+0x352>
 8008666:	2a49      	cmp	r2, #73	@ 0x49
 8008668:	d025      	beq.n	80086b6 <_strtod_l+0x356>
 800866a:	2a4e      	cmp	r2, #78	@ 0x4e
 800866c:	f47f aecc 	bne.w	8008408 <_strtod_l+0xa8>
 8008670:	499a      	ldr	r1, [pc, #616]	@ (80088dc <_strtod_l+0x57c>)
 8008672:	a819      	add	r0, sp, #100	@ 0x64
 8008674:	f001 fbc4 	bl	8009e00 <__match>
 8008678:	2800      	cmp	r0, #0
 800867a:	f43f aec5 	beq.w	8008408 <_strtod_l+0xa8>
 800867e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008680:	781b      	ldrb	r3, [r3, #0]
 8008682:	2b28      	cmp	r3, #40	@ 0x28
 8008684:	d12e      	bne.n	80086e4 <_strtod_l+0x384>
 8008686:	4996      	ldr	r1, [pc, #600]	@ (80088e0 <_strtod_l+0x580>)
 8008688:	aa1c      	add	r2, sp, #112	@ 0x70
 800868a:	a819      	add	r0, sp, #100	@ 0x64
 800868c:	f001 fbcc 	bl	8009e28 <__hexnan>
 8008690:	2805      	cmp	r0, #5
 8008692:	d127      	bne.n	80086e4 <_strtod_l+0x384>
 8008694:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008696:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800869a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800869e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80086a2:	e696      	b.n	80083d2 <_strtod_l+0x72>
 80086a4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80086a6:	fb08 2101 	mla	r1, r8, r1, r2
 80086aa:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80086ae:	9209      	str	r2, [sp, #36]	@ 0x24
 80086b0:	e7b5      	b.n	800861e <_strtod_l+0x2be>
 80086b2:	2a6e      	cmp	r2, #110	@ 0x6e
 80086b4:	e7da      	b.n	800866c <_strtod_l+0x30c>
 80086b6:	498b      	ldr	r1, [pc, #556]	@ (80088e4 <_strtod_l+0x584>)
 80086b8:	a819      	add	r0, sp, #100	@ 0x64
 80086ba:	f001 fba1 	bl	8009e00 <__match>
 80086be:	2800      	cmp	r0, #0
 80086c0:	f43f aea2 	beq.w	8008408 <_strtod_l+0xa8>
 80086c4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80086c6:	4988      	ldr	r1, [pc, #544]	@ (80088e8 <_strtod_l+0x588>)
 80086c8:	3b01      	subs	r3, #1
 80086ca:	a819      	add	r0, sp, #100	@ 0x64
 80086cc:	9319      	str	r3, [sp, #100]	@ 0x64
 80086ce:	f001 fb97 	bl	8009e00 <__match>
 80086d2:	b910      	cbnz	r0, 80086da <_strtod_l+0x37a>
 80086d4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80086d6:	3301      	adds	r3, #1
 80086d8:	9319      	str	r3, [sp, #100]	@ 0x64
 80086da:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 80088f8 <_strtod_l+0x598>
 80086de:	f04f 0a00 	mov.w	sl, #0
 80086e2:	e676      	b.n	80083d2 <_strtod_l+0x72>
 80086e4:	4881      	ldr	r0, [pc, #516]	@ (80088ec <_strtod_l+0x58c>)
 80086e6:	f001 f8c7 	bl	8009878 <nan>
 80086ea:	ec5b ab10 	vmov	sl, fp, d0
 80086ee:	e670      	b.n	80083d2 <_strtod_l+0x72>
 80086f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80086f2:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80086f4:	eba8 0303 	sub.w	r3, r8, r3
 80086f8:	f1b9 0f00 	cmp.w	r9, #0
 80086fc:	bf08      	it	eq
 80086fe:	46a9      	moveq	r9, r5
 8008700:	2d10      	cmp	r5, #16
 8008702:	9309      	str	r3, [sp, #36]	@ 0x24
 8008704:	462c      	mov	r4, r5
 8008706:	bfa8      	it	ge
 8008708:	2410      	movge	r4, #16
 800870a:	f7f7 ff1b 	bl	8000544 <__aeabi_ui2d>
 800870e:	2d09      	cmp	r5, #9
 8008710:	4682      	mov	sl, r0
 8008712:	468b      	mov	fp, r1
 8008714:	dc13      	bgt.n	800873e <_strtod_l+0x3de>
 8008716:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008718:	2b00      	cmp	r3, #0
 800871a:	f43f ae5a 	beq.w	80083d2 <_strtod_l+0x72>
 800871e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008720:	dd78      	ble.n	8008814 <_strtod_l+0x4b4>
 8008722:	2b16      	cmp	r3, #22
 8008724:	dc5f      	bgt.n	80087e6 <_strtod_l+0x486>
 8008726:	4972      	ldr	r1, [pc, #456]	@ (80088f0 <_strtod_l+0x590>)
 8008728:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800872c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008730:	4652      	mov	r2, sl
 8008732:	465b      	mov	r3, fp
 8008734:	f7f7 ff80 	bl	8000638 <__aeabi_dmul>
 8008738:	4682      	mov	sl, r0
 800873a:	468b      	mov	fp, r1
 800873c:	e649      	b.n	80083d2 <_strtod_l+0x72>
 800873e:	4b6c      	ldr	r3, [pc, #432]	@ (80088f0 <_strtod_l+0x590>)
 8008740:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008744:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008748:	f7f7 ff76 	bl	8000638 <__aeabi_dmul>
 800874c:	4682      	mov	sl, r0
 800874e:	4638      	mov	r0, r7
 8008750:	468b      	mov	fp, r1
 8008752:	f7f7 fef7 	bl	8000544 <__aeabi_ui2d>
 8008756:	4602      	mov	r2, r0
 8008758:	460b      	mov	r3, r1
 800875a:	4650      	mov	r0, sl
 800875c:	4659      	mov	r1, fp
 800875e:	f7f7 fdb5 	bl	80002cc <__adddf3>
 8008762:	2d0f      	cmp	r5, #15
 8008764:	4682      	mov	sl, r0
 8008766:	468b      	mov	fp, r1
 8008768:	ddd5      	ble.n	8008716 <_strtod_l+0x3b6>
 800876a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800876c:	1b2c      	subs	r4, r5, r4
 800876e:	441c      	add	r4, r3
 8008770:	2c00      	cmp	r4, #0
 8008772:	f340 8093 	ble.w	800889c <_strtod_l+0x53c>
 8008776:	f014 030f 	ands.w	r3, r4, #15
 800877a:	d00a      	beq.n	8008792 <_strtod_l+0x432>
 800877c:	495c      	ldr	r1, [pc, #368]	@ (80088f0 <_strtod_l+0x590>)
 800877e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008782:	4652      	mov	r2, sl
 8008784:	465b      	mov	r3, fp
 8008786:	e9d1 0100 	ldrd	r0, r1, [r1]
 800878a:	f7f7 ff55 	bl	8000638 <__aeabi_dmul>
 800878e:	4682      	mov	sl, r0
 8008790:	468b      	mov	fp, r1
 8008792:	f034 040f 	bics.w	r4, r4, #15
 8008796:	d073      	beq.n	8008880 <_strtod_l+0x520>
 8008798:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800879c:	dd49      	ble.n	8008832 <_strtod_l+0x4d2>
 800879e:	2400      	movs	r4, #0
 80087a0:	46a0      	mov	r8, r4
 80087a2:	940b      	str	r4, [sp, #44]	@ 0x2c
 80087a4:	46a1      	mov	r9, r4
 80087a6:	9a05      	ldr	r2, [sp, #20]
 80087a8:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 80088f8 <_strtod_l+0x598>
 80087ac:	2322      	movs	r3, #34	@ 0x22
 80087ae:	6013      	str	r3, [r2, #0]
 80087b0:	f04f 0a00 	mov.w	sl, #0
 80087b4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	f43f ae0b 	beq.w	80083d2 <_strtod_l+0x72>
 80087bc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80087be:	9805      	ldr	r0, [sp, #20]
 80087c0:	f7ff f946 	bl	8007a50 <_Bfree>
 80087c4:	9805      	ldr	r0, [sp, #20]
 80087c6:	4649      	mov	r1, r9
 80087c8:	f7ff f942 	bl	8007a50 <_Bfree>
 80087cc:	9805      	ldr	r0, [sp, #20]
 80087ce:	4641      	mov	r1, r8
 80087d0:	f7ff f93e 	bl	8007a50 <_Bfree>
 80087d4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80087d6:	9805      	ldr	r0, [sp, #20]
 80087d8:	f7ff f93a 	bl	8007a50 <_Bfree>
 80087dc:	9805      	ldr	r0, [sp, #20]
 80087de:	4621      	mov	r1, r4
 80087e0:	f7ff f936 	bl	8007a50 <_Bfree>
 80087e4:	e5f5      	b.n	80083d2 <_strtod_l+0x72>
 80087e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80087e8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80087ec:	4293      	cmp	r3, r2
 80087ee:	dbbc      	blt.n	800876a <_strtod_l+0x40a>
 80087f0:	4c3f      	ldr	r4, [pc, #252]	@ (80088f0 <_strtod_l+0x590>)
 80087f2:	f1c5 050f 	rsb	r5, r5, #15
 80087f6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80087fa:	4652      	mov	r2, sl
 80087fc:	465b      	mov	r3, fp
 80087fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008802:	f7f7 ff19 	bl	8000638 <__aeabi_dmul>
 8008806:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008808:	1b5d      	subs	r5, r3, r5
 800880a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800880e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008812:	e78f      	b.n	8008734 <_strtod_l+0x3d4>
 8008814:	3316      	adds	r3, #22
 8008816:	dba8      	blt.n	800876a <_strtod_l+0x40a>
 8008818:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800881a:	eba3 0808 	sub.w	r8, r3, r8
 800881e:	4b34      	ldr	r3, [pc, #208]	@ (80088f0 <_strtod_l+0x590>)
 8008820:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8008824:	e9d8 2300 	ldrd	r2, r3, [r8]
 8008828:	4650      	mov	r0, sl
 800882a:	4659      	mov	r1, fp
 800882c:	f7f8 f82e 	bl	800088c <__aeabi_ddiv>
 8008830:	e782      	b.n	8008738 <_strtod_l+0x3d8>
 8008832:	2300      	movs	r3, #0
 8008834:	4f2f      	ldr	r7, [pc, #188]	@ (80088f4 <_strtod_l+0x594>)
 8008836:	1124      	asrs	r4, r4, #4
 8008838:	4650      	mov	r0, sl
 800883a:	4659      	mov	r1, fp
 800883c:	461e      	mov	r6, r3
 800883e:	2c01      	cmp	r4, #1
 8008840:	dc21      	bgt.n	8008886 <_strtod_l+0x526>
 8008842:	b10b      	cbz	r3, 8008848 <_strtod_l+0x4e8>
 8008844:	4682      	mov	sl, r0
 8008846:	468b      	mov	fp, r1
 8008848:	492a      	ldr	r1, [pc, #168]	@ (80088f4 <_strtod_l+0x594>)
 800884a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800884e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8008852:	4652      	mov	r2, sl
 8008854:	465b      	mov	r3, fp
 8008856:	e9d1 0100 	ldrd	r0, r1, [r1]
 800885a:	f7f7 feed 	bl	8000638 <__aeabi_dmul>
 800885e:	4b26      	ldr	r3, [pc, #152]	@ (80088f8 <_strtod_l+0x598>)
 8008860:	460a      	mov	r2, r1
 8008862:	400b      	ands	r3, r1
 8008864:	4925      	ldr	r1, [pc, #148]	@ (80088fc <_strtod_l+0x59c>)
 8008866:	428b      	cmp	r3, r1
 8008868:	4682      	mov	sl, r0
 800886a:	d898      	bhi.n	800879e <_strtod_l+0x43e>
 800886c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008870:	428b      	cmp	r3, r1
 8008872:	bf86      	itte	hi
 8008874:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8008900 <_strtod_l+0x5a0>
 8008878:	f04f 3aff 	movhi.w	sl, #4294967295
 800887c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008880:	2300      	movs	r3, #0
 8008882:	9308      	str	r3, [sp, #32]
 8008884:	e076      	b.n	8008974 <_strtod_l+0x614>
 8008886:	07e2      	lsls	r2, r4, #31
 8008888:	d504      	bpl.n	8008894 <_strtod_l+0x534>
 800888a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800888e:	f7f7 fed3 	bl	8000638 <__aeabi_dmul>
 8008892:	2301      	movs	r3, #1
 8008894:	3601      	adds	r6, #1
 8008896:	1064      	asrs	r4, r4, #1
 8008898:	3708      	adds	r7, #8
 800889a:	e7d0      	b.n	800883e <_strtod_l+0x4de>
 800889c:	d0f0      	beq.n	8008880 <_strtod_l+0x520>
 800889e:	4264      	negs	r4, r4
 80088a0:	f014 020f 	ands.w	r2, r4, #15
 80088a4:	d00a      	beq.n	80088bc <_strtod_l+0x55c>
 80088a6:	4b12      	ldr	r3, [pc, #72]	@ (80088f0 <_strtod_l+0x590>)
 80088a8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80088ac:	4650      	mov	r0, sl
 80088ae:	4659      	mov	r1, fp
 80088b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088b4:	f7f7 ffea 	bl	800088c <__aeabi_ddiv>
 80088b8:	4682      	mov	sl, r0
 80088ba:	468b      	mov	fp, r1
 80088bc:	1124      	asrs	r4, r4, #4
 80088be:	d0df      	beq.n	8008880 <_strtod_l+0x520>
 80088c0:	2c1f      	cmp	r4, #31
 80088c2:	dd1f      	ble.n	8008904 <_strtod_l+0x5a4>
 80088c4:	2400      	movs	r4, #0
 80088c6:	46a0      	mov	r8, r4
 80088c8:	940b      	str	r4, [sp, #44]	@ 0x2c
 80088ca:	46a1      	mov	r9, r4
 80088cc:	9a05      	ldr	r2, [sp, #20]
 80088ce:	2322      	movs	r3, #34	@ 0x22
 80088d0:	f04f 0a00 	mov.w	sl, #0
 80088d4:	f04f 0b00 	mov.w	fp, #0
 80088d8:	6013      	str	r3, [r2, #0]
 80088da:	e76b      	b.n	80087b4 <_strtod_l+0x454>
 80088dc:	0800b12d 	.word	0x0800b12d
 80088e0:	0800b3f8 	.word	0x0800b3f8
 80088e4:	0800b125 	.word	0x0800b125
 80088e8:	0800b15c 	.word	0x0800b15c
 80088ec:	0800b295 	.word	0x0800b295
 80088f0:	0800b330 	.word	0x0800b330
 80088f4:	0800b308 	.word	0x0800b308
 80088f8:	7ff00000 	.word	0x7ff00000
 80088fc:	7ca00000 	.word	0x7ca00000
 8008900:	7fefffff 	.word	0x7fefffff
 8008904:	f014 0310 	ands.w	r3, r4, #16
 8008908:	bf18      	it	ne
 800890a:	236a      	movne	r3, #106	@ 0x6a
 800890c:	4ea9      	ldr	r6, [pc, #676]	@ (8008bb4 <_strtod_l+0x854>)
 800890e:	9308      	str	r3, [sp, #32]
 8008910:	4650      	mov	r0, sl
 8008912:	4659      	mov	r1, fp
 8008914:	2300      	movs	r3, #0
 8008916:	07e7      	lsls	r7, r4, #31
 8008918:	d504      	bpl.n	8008924 <_strtod_l+0x5c4>
 800891a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800891e:	f7f7 fe8b 	bl	8000638 <__aeabi_dmul>
 8008922:	2301      	movs	r3, #1
 8008924:	1064      	asrs	r4, r4, #1
 8008926:	f106 0608 	add.w	r6, r6, #8
 800892a:	d1f4      	bne.n	8008916 <_strtod_l+0x5b6>
 800892c:	b10b      	cbz	r3, 8008932 <_strtod_l+0x5d2>
 800892e:	4682      	mov	sl, r0
 8008930:	468b      	mov	fp, r1
 8008932:	9b08      	ldr	r3, [sp, #32]
 8008934:	b1b3      	cbz	r3, 8008964 <_strtod_l+0x604>
 8008936:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800893a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800893e:	2b00      	cmp	r3, #0
 8008940:	4659      	mov	r1, fp
 8008942:	dd0f      	ble.n	8008964 <_strtod_l+0x604>
 8008944:	2b1f      	cmp	r3, #31
 8008946:	dd56      	ble.n	80089f6 <_strtod_l+0x696>
 8008948:	2b34      	cmp	r3, #52	@ 0x34
 800894a:	bfde      	ittt	le
 800894c:	f04f 33ff 	movle.w	r3, #4294967295
 8008950:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8008954:	4093      	lslle	r3, r2
 8008956:	f04f 0a00 	mov.w	sl, #0
 800895a:	bfcc      	ite	gt
 800895c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8008960:	ea03 0b01 	andle.w	fp, r3, r1
 8008964:	2200      	movs	r2, #0
 8008966:	2300      	movs	r3, #0
 8008968:	4650      	mov	r0, sl
 800896a:	4659      	mov	r1, fp
 800896c:	f7f8 f8cc 	bl	8000b08 <__aeabi_dcmpeq>
 8008970:	2800      	cmp	r0, #0
 8008972:	d1a7      	bne.n	80088c4 <_strtod_l+0x564>
 8008974:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008976:	9300      	str	r3, [sp, #0]
 8008978:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800897a:	9805      	ldr	r0, [sp, #20]
 800897c:	462b      	mov	r3, r5
 800897e:	464a      	mov	r2, r9
 8008980:	f7ff f8ce 	bl	8007b20 <__s2b>
 8008984:	900b      	str	r0, [sp, #44]	@ 0x2c
 8008986:	2800      	cmp	r0, #0
 8008988:	f43f af09 	beq.w	800879e <_strtod_l+0x43e>
 800898c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800898e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008990:	2a00      	cmp	r2, #0
 8008992:	eba3 0308 	sub.w	r3, r3, r8
 8008996:	bfa8      	it	ge
 8008998:	2300      	movge	r3, #0
 800899a:	9312      	str	r3, [sp, #72]	@ 0x48
 800899c:	2400      	movs	r4, #0
 800899e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80089a2:	9316      	str	r3, [sp, #88]	@ 0x58
 80089a4:	46a0      	mov	r8, r4
 80089a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80089a8:	9805      	ldr	r0, [sp, #20]
 80089aa:	6859      	ldr	r1, [r3, #4]
 80089ac:	f7ff f810 	bl	80079d0 <_Balloc>
 80089b0:	4681      	mov	r9, r0
 80089b2:	2800      	cmp	r0, #0
 80089b4:	f43f aef7 	beq.w	80087a6 <_strtod_l+0x446>
 80089b8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80089ba:	691a      	ldr	r2, [r3, #16]
 80089bc:	3202      	adds	r2, #2
 80089be:	f103 010c 	add.w	r1, r3, #12
 80089c2:	0092      	lsls	r2, r2, #2
 80089c4:	300c      	adds	r0, #12
 80089c6:	f000 ff47 	bl	8009858 <memcpy>
 80089ca:	ec4b ab10 	vmov	d0, sl, fp
 80089ce:	9805      	ldr	r0, [sp, #20]
 80089d0:	aa1c      	add	r2, sp, #112	@ 0x70
 80089d2:	a91b      	add	r1, sp, #108	@ 0x6c
 80089d4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80089d8:	f7ff fbd6 	bl	8008188 <__d2b>
 80089dc:	901a      	str	r0, [sp, #104]	@ 0x68
 80089de:	2800      	cmp	r0, #0
 80089e0:	f43f aee1 	beq.w	80087a6 <_strtod_l+0x446>
 80089e4:	9805      	ldr	r0, [sp, #20]
 80089e6:	2101      	movs	r1, #1
 80089e8:	f7ff f930 	bl	8007c4c <__i2b>
 80089ec:	4680      	mov	r8, r0
 80089ee:	b948      	cbnz	r0, 8008a04 <_strtod_l+0x6a4>
 80089f0:	f04f 0800 	mov.w	r8, #0
 80089f4:	e6d7      	b.n	80087a6 <_strtod_l+0x446>
 80089f6:	f04f 32ff 	mov.w	r2, #4294967295
 80089fa:	fa02 f303 	lsl.w	r3, r2, r3
 80089fe:	ea03 0a0a 	and.w	sl, r3, sl
 8008a02:	e7af      	b.n	8008964 <_strtod_l+0x604>
 8008a04:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8008a06:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8008a08:	2d00      	cmp	r5, #0
 8008a0a:	bfab      	itete	ge
 8008a0c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8008a0e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8008a10:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8008a12:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8008a14:	bfac      	ite	ge
 8008a16:	18ef      	addge	r7, r5, r3
 8008a18:	1b5e      	sublt	r6, r3, r5
 8008a1a:	9b08      	ldr	r3, [sp, #32]
 8008a1c:	1aed      	subs	r5, r5, r3
 8008a1e:	4415      	add	r5, r2
 8008a20:	4b65      	ldr	r3, [pc, #404]	@ (8008bb8 <_strtod_l+0x858>)
 8008a22:	3d01      	subs	r5, #1
 8008a24:	429d      	cmp	r5, r3
 8008a26:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008a2a:	da50      	bge.n	8008ace <_strtod_l+0x76e>
 8008a2c:	1b5b      	subs	r3, r3, r5
 8008a2e:	2b1f      	cmp	r3, #31
 8008a30:	eba2 0203 	sub.w	r2, r2, r3
 8008a34:	f04f 0101 	mov.w	r1, #1
 8008a38:	dc3d      	bgt.n	8008ab6 <_strtod_l+0x756>
 8008a3a:	fa01 f303 	lsl.w	r3, r1, r3
 8008a3e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008a40:	2300      	movs	r3, #0
 8008a42:	9310      	str	r3, [sp, #64]	@ 0x40
 8008a44:	18bd      	adds	r5, r7, r2
 8008a46:	9b08      	ldr	r3, [sp, #32]
 8008a48:	42af      	cmp	r7, r5
 8008a4a:	4416      	add	r6, r2
 8008a4c:	441e      	add	r6, r3
 8008a4e:	463b      	mov	r3, r7
 8008a50:	bfa8      	it	ge
 8008a52:	462b      	movge	r3, r5
 8008a54:	42b3      	cmp	r3, r6
 8008a56:	bfa8      	it	ge
 8008a58:	4633      	movge	r3, r6
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	bfc2      	ittt	gt
 8008a5e:	1aed      	subgt	r5, r5, r3
 8008a60:	1af6      	subgt	r6, r6, r3
 8008a62:	1aff      	subgt	r7, r7, r3
 8008a64:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	dd16      	ble.n	8008a98 <_strtod_l+0x738>
 8008a6a:	4641      	mov	r1, r8
 8008a6c:	9805      	ldr	r0, [sp, #20]
 8008a6e:	461a      	mov	r2, r3
 8008a70:	f7ff f9a4 	bl	8007dbc <__pow5mult>
 8008a74:	4680      	mov	r8, r0
 8008a76:	2800      	cmp	r0, #0
 8008a78:	d0ba      	beq.n	80089f0 <_strtod_l+0x690>
 8008a7a:	4601      	mov	r1, r0
 8008a7c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008a7e:	9805      	ldr	r0, [sp, #20]
 8008a80:	f7ff f8fa 	bl	8007c78 <__multiply>
 8008a84:	900a      	str	r0, [sp, #40]	@ 0x28
 8008a86:	2800      	cmp	r0, #0
 8008a88:	f43f ae8d 	beq.w	80087a6 <_strtod_l+0x446>
 8008a8c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008a8e:	9805      	ldr	r0, [sp, #20]
 8008a90:	f7fe ffde 	bl	8007a50 <_Bfree>
 8008a94:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008a96:	931a      	str	r3, [sp, #104]	@ 0x68
 8008a98:	2d00      	cmp	r5, #0
 8008a9a:	dc1d      	bgt.n	8008ad8 <_strtod_l+0x778>
 8008a9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	dd23      	ble.n	8008aea <_strtod_l+0x78a>
 8008aa2:	4649      	mov	r1, r9
 8008aa4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8008aa6:	9805      	ldr	r0, [sp, #20]
 8008aa8:	f7ff f988 	bl	8007dbc <__pow5mult>
 8008aac:	4681      	mov	r9, r0
 8008aae:	b9e0      	cbnz	r0, 8008aea <_strtod_l+0x78a>
 8008ab0:	f04f 0900 	mov.w	r9, #0
 8008ab4:	e677      	b.n	80087a6 <_strtod_l+0x446>
 8008ab6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8008aba:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8008abe:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8008ac2:	35e2      	adds	r5, #226	@ 0xe2
 8008ac4:	fa01 f305 	lsl.w	r3, r1, r5
 8008ac8:	9310      	str	r3, [sp, #64]	@ 0x40
 8008aca:	9113      	str	r1, [sp, #76]	@ 0x4c
 8008acc:	e7ba      	b.n	8008a44 <_strtod_l+0x6e4>
 8008ace:	2300      	movs	r3, #0
 8008ad0:	9310      	str	r3, [sp, #64]	@ 0x40
 8008ad2:	2301      	movs	r3, #1
 8008ad4:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008ad6:	e7b5      	b.n	8008a44 <_strtod_l+0x6e4>
 8008ad8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008ada:	9805      	ldr	r0, [sp, #20]
 8008adc:	462a      	mov	r2, r5
 8008ade:	f7ff f9c7 	bl	8007e70 <__lshift>
 8008ae2:	901a      	str	r0, [sp, #104]	@ 0x68
 8008ae4:	2800      	cmp	r0, #0
 8008ae6:	d1d9      	bne.n	8008a9c <_strtod_l+0x73c>
 8008ae8:	e65d      	b.n	80087a6 <_strtod_l+0x446>
 8008aea:	2e00      	cmp	r6, #0
 8008aec:	dd07      	ble.n	8008afe <_strtod_l+0x79e>
 8008aee:	4649      	mov	r1, r9
 8008af0:	9805      	ldr	r0, [sp, #20]
 8008af2:	4632      	mov	r2, r6
 8008af4:	f7ff f9bc 	bl	8007e70 <__lshift>
 8008af8:	4681      	mov	r9, r0
 8008afa:	2800      	cmp	r0, #0
 8008afc:	d0d8      	beq.n	8008ab0 <_strtod_l+0x750>
 8008afe:	2f00      	cmp	r7, #0
 8008b00:	dd08      	ble.n	8008b14 <_strtod_l+0x7b4>
 8008b02:	4641      	mov	r1, r8
 8008b04:	9805      	ldr	r0, [sp, #20]
 8008b06:	463a      	mov	r2, r7
 8008b08:	f7ff f9b2 	bl	8007e70 <__lshift>
 8008b0c:	4680      	mov	r8, r0
 8008b0e:	2800      	cmp	r0, #0
 8008b10:	f43f ae49 	beq.w	80087a6 <_strtod_l+0x446>
 8008b14:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008b16:	9805      	ldr	r0, [sp, #20]
 8008b18:	464a      	mov	r2, r9
 8008b1a:	f7ff fa31 	bl	8007f80 <__mdiff>
 8008b1e:	4604      	mov	r4, r0
 8008b20:	2800      	cmp	r0, #0
 8008b22:	f43f ae40 	beq.w	80087a6 <_strtod_l+0x446>
 8008b26:	68c3      	ldr	r3, [r0, #12]
 8008b28:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008b2a:	2300      	movs	r3, #0
 8008b2c:	60c3      	str	r3, [r0, #12]
 8008b2e:	4641      	mov	r1, r8
 8008b30:	f7ff fa0a 	bl	8007f48 <__mcmp>
 8008b34:	2800      	cmp	r0, #0
 8008b36:	da45      	bge.n	8008bc4 <_strtod_l+0x864>
 8008b38:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008b3a:	ea53 030a 	orrs.w	r3, r3, sl
 8008b3e:	d16b      	bne.n	8008c18 <_strtod_l+0x8b8>
 8008b40:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d167      	bne.n	8008c18 <_strtod_l+0x8b8>
 8008b48:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008b4c:	0d1b      	lsrs	r3, r3, #20
 8008b4e:	051b      	lsls	r3, r3, #20
 8008b50:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008b54:	d960      	bls.n	8008c18 <_strtod_l+0x8b8>
 8008b56:	6963      	ldr	r3, [r4, #20]
 8008b58:	b913      	cbnz	r3, 8008b60 <_strtod_l+0x800>
 8008b5a:	6923      	ldr	r3, [r4, #16]
 8008b5c:	2b01      	cmp	r3, #1
 8008b5e:	dd5b      	ble.n	8008c18 <_strtod_l+0x8b8>
 8008b60:	4621      	mov	r1, r4
 8008b62:	2201      	movs	r2, #1
 8008b64:	9805      	ldr	r0, [sp, #20]
 8008b66:	f7ff f983 	bl	8007e70 <__lshift>
 8008b6a:	4641      	mov	r1, r8
 8008b6c:	4604      	mov	r4, r0
 8008b6e:	f7ff f9eb 	bl	8007f48 <__mcmp>
 8008b72:	2800      	cmp	r0, #0
 8008b74:	dd50      	ble.n	8008c18 <_strtod_l+0x8b8>
 8008b76:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008b7a:	9a08      	ldr	r2, [sp, #32]
 8008b7c:	0d1b      	lsrs	r3, r3, #20
 8008b7e:	051b      	lsls	r3, r3, #20
 8008b80:	2a00      	cmp	r2, #0
 8008b82:	d06a      	beq.n	8008c5a <_strtod_l+0x8fa>
 8008b84:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008b88:	d867      	bhi.n	8008c5a <_strtod_l+0x8fa>
 8008b8a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8008b8e:	f67f ae9d 	bls.w	80088cc <_strtod_l+0x56c>
 8008b92:	4b0a      	ldr	r3, [pc, #40]	@ (8008bbc <_strtod_l+0x85c>)
 8008b94:	4650      	mov	r0, sl
 8008b96:	4659      	mov	r1, fp
 8008b98:	2200      	movs	r2, #0
 8008b9a:	f7f7 fd4d 	bl	8000638 <__aeabi_dmul>
 8008b9e:	4b08      	ldr	r3, [pc, #32]	@ (8008bc0 <_strtod_l+0x860>)
 8008ba0:	400b      	ands	r3, r1
 8008ba2:	4682      	mov	sl, r0
 8008ba4:	468b      	mov	fp, r1
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	f47f ae08 	bne.w	80087bc <_strtod_l+0x45c>
 8008bac:	9a05      	ldr	r2, [sp, #20]
 8008bae:	2322      	movs	r3, #34	@ 0x22
 8008bb0:	6013      	str	r3, [r2, #0]
 8008bb2:	e603      	b.n	80087bc <_strtod_l+0x45c>
 8008bb4:	0800b420 	.word	0x0800b420
 8008bb8:	fffffc02 	.word	0xfffffc02
 8008bbc:	39500000 	.word	0x39500000
 8008bc0:	7ff00000 	.word	0x7ff00000
 8008bc4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8008bc8:	d165      	bne.n	8008c96 <_strtod_l+0x936>
 8008bca:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008bcc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008bd0:	b35a      	cbz	r2, 8008c2a <_strtod_l+0x8ca>
 8008bd2:	4a9f      	ldr	r2, [pc, #636]	@ (8008e50 <_strtod_l+0xaf0>)
 8008bd4:	4293      	cmp	r3, r2
 8008bd6:	d12b      	bne.n	8008c30 <_strtod_l+0x8d0>
 8008bd8:	9b08      	ldr	r3, [sp, #32]
 8008bda:	4651      	mov	r1, sl
 8008bdc:	b303      	cbz	r3, 8008c20 <_strtod_l+0x8c0>
 8008bde:	4b9d      	ldr	r3, [pc, #628]	@ (8008e54 <_strtod_l+0xaf4>)
 8008be0:	465a      	mov	r2, fp
 8008be2:	4013      	ands	r3, r2
 8008be4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8008be8:	f04f 32ff 	mov.w	r2, #4294967295
 8008bec:	d81b      	bhi.n	8008c26 <_strtod_l+0x8c6>
 8008bee:	0d1b      	lsrs	r3, r3, #20
 8008bf0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8008bf8:	4299      	cmp	r1, r3
 8008bfa:	d119      	bne.n	8008c30 <_strtod_l+0x8d0>
 8008bfc:	4b96      	ldr	r3, [pc, #600]	@ (8008e58 <_strtod_l+0xaf8>)
 8008bfe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008c00:	429a      	cmp	r2, r3
 8008c02:	d102      	bne.n	8008c0a <_strtod_l+0x8aa>
 8008c04:	3101      	adds	r1, #1
 8008c06:	f43f adce 	beq.w	80087a6 <_strtod_l+0x446>
 8008c0a:	4b92      	ldr	r3, [pc, #584]	@ (8008e54 <_strtod_l+0xaf4>)
 8008c0c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008c0e:	401a      	ands	r2, r3
 8008c10:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8008c14:	f04f 0a00 	mov.w	sl, #0
 8008c18:	9b08      	ldr	r3, [sp, #32]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d1b9      	bne.n	8008b92 <_strtod_l+0x832>
 8008c1e:	e5cd      	b.n	80087bc <_strtod_l+0x45c>
 8008c20:	f04f 33ff 	mov.w	r3, #4294967295
 8008c24:	e7e8      	b.n	8008bf8 <_strtod_l+0x898>
 8008c26:	4613      	mov	r3, r2
 8008c28:	e7e6      	b.n	8008bf8 <_strtod_l+0x898>
 8008c2a:	ea53 030a 	orrs.w	r3, r3, sl
 8008c2e:	d0a2      	beq.n	8008b76 <_strtod_l+0x816>
 8008c30:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008c32:	b1db      	cbz	r3, 8008c6c <_strtod_l+0x90c>
 8008c34:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008c36:	4213      	tst	r3, r2
 8008c38:	d0ee      	beq.n	8008c18 <_strtod_l+0x8b8>
 8008c3a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008c3c:	9a08      	ldr	r2, [sp, #32]
 8008c3e:	4650      	mov	r0, sl
 8008c40:	4659      	mov	r1, fp
 8008c42:	b1bb      	cbz	r3, 8008c74 <_strtod_l+0x914>
 8008c44:	f7ff fb6e 	bl	8008324 <sulp>
 8008c48:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008c4c:	ec53 2b10 	vmov	r2, r3, d0
 8008c50:	f7f7 fb3c 	bl	80002cc <__adddf3>
 8008c54:	4682      	mov	sl, r0
 8008c56:	468b      	mov	fp, r1
 8008c58:	e7de      	b.n	8008c18 <_strtod_l+0x8b8>
 8008c5a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8008c5e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008c62:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008c66:	f04f 3aff 	mov.w	sl, #4294967295
 8008c6a:	e7d5      	b.n	8008c18 <_strtod_l+0x8b8>
 8008c6c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008c6e:	ea13 0f0a 	tst.w	r3, sl
 8008c72:	e7e1      	b.n	8008c38 <_strtod_l+0x8d8>
 8008c74:	f7ff fb56 	bl	8008324 <sulp>
 8008c78:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008c7c:	ec53 2b10 	vmov	r2, r3, d0
 8008c80:	f7f7 fb22 	bl	80002c8 <__aeabi_dsub>
 8008c84:	2200      	movs	r2, #0
 8008c86:	2300      	movs	r3, #0
 8008c88:	4682      	mov	sl, r0
 8008c8a:	468b      	mov	fp, r1
 8008c8c:	f7f7 ff3c 	bl	8000b08 <__aeabi_dcmpeq>
 8008c90:	2800      	cmp	r0, #0
 8008c92:	d0c1      	beq.n	8008c18 <_strtod_l+0x8b8>
 8008c94:	e61a      	b.n	80088cc <_strtod_l+0x56c>
 8008c96:	4641      	mov	r1, r8
 8008c98:	4620      	mov	r0, r4
 8008c9a:	f7ff facd 	bl	8008238 <__ratio>
 8008c9e:	ec57 6b10 	vmov	r6, r7, d0
 8008ca2:	2200      	movs	r2, #0
 8008ca4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008ca8:	4630      	mov	r0, r6
 8008caa:	4639      	mov	r1, r7
 8008cac:	f7f7 ff40 	bl	8000b30 <__aeabi_dcmple>
 8008cb0:	2800      	cmp	r0, #0
 8008cb2:	d06f      	beq.n	8008d94 <_strtod_l+0xa34>
 8008cb4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d17a      	bne.n	8008db0 <_strtod_l+0xa50>
 8008cba:	f1ba 0f00 	cmp.w	sl, #0
 8008cbe:	d158      	bne.n	8008d72 <_strtod_l+0xa12>
 8008cc0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008cc2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d15a      	bne.n	8008d80 <_strtod_l+0xa20>
 8008cca:	4b64      	ldr	r3, [pc, #400]	@ (8008e5c <_strtod_l+0xafc>)
 8008ccc:	2200      	movs	r2, #0
 8008cce:	4630      	mov	r0, r6
 8008cd0:	4639      	mov	r1, r7
 8008cd2:	f7f7 ff23 	bl	8000b1c <__aeabi_dcmplt>
 8008cd6:	2800      	cmp	r0, #0
 8008cd8:	d159      	bne.n	8008d8e <_strtod_l+0xa2e>
 8008cda:	4630      	mov	r0, r6
 8008cdc:	4639      	mov	r1, r7
 8008cde:	4b60      	ldr	r3, [pc, #384]	@ (8008e60 <_strtod_l+0xb00>)
 8008ce0:	2200      	movs	r2, #0
 8008ce2:	f7f7 fca9 	bl	8000638 <__aeabi_dmul>
 8008ce6:	4606      	mov	r6, r0
 8008ce8:	460f      	mov	r7, r1
 8008cea:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8008cee:	9606      	str	r6, [sp, #24]
 8008cf0:	9307      	str	r3, [sp, #28]
 8008cf2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008cf6:	4d57      	ldr	r5, [pc, #348]	@ (8008e54 <_strtod_l+0xaf4>)
 8008cf8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008cfc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008cfe:	401d      	ands	r5, r3
 8008d00:	4b58      	ldr	r3, [pc, #352]	@ (8008e64 <_strtod_l+0xb04>)
 8008d02:	429d      	cmp	r5, r3
 8008d04:	f040 80b2 	bne.w	8008e6c <_strtod_l+0xb0c>
 8008d08:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008d0a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8008d0e:	ec4b ab10 	vmov	d0, sl, fp
 8008d12:	f7ff f9c9 	bl	80080a8 <__ulp>
 8008d16:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008d1a:	ec51 0b10 	vmov	r0, r1, d0
 8008d1e:	f7f7 fc8b 	bl	8000638 <__aeabi_dmul>
 8008d22:	4652      	mov	r2, sl
 8008d24:	465b      	mov	r3, fp
 8008d26:	f7f7 fad1 	bl	80002cc <__adddf3>
 8008d2a:	460b      	mov	r3, r1
 8008d2c:	4949      	ldr	r1, [pc, #292]	@ (8008e54 <_strtod_l+0xaf4>)
 8008d2e:	4a4e      	ldr	r2, [pc, #312]	@ (8008e68 <_strtod_l+0xb08>)
 8008d30:	4019      	ands	r1, r3
 8008d32:	4291      	cmp	r1, r2
 8008d34:	4682      	mov	sl, r0
 8008d36:	d942      	bls.n	8008dbe <_strtod_l+0xa5e>
 8008d38:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008d3a:	4b47      	ldr	r3, [pc, #284]	@ (8008e58 <_strtod_l+0xaf8>)
 8008d3c:	429a      	cmp	r2, r3
 8008d3e:	d103      	bne.n	8008d48 <_strtod_l+0x9e8>
 8008d40:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008d42:	3301      	adds	r3, #1
 8008d44:	f43f ad2f 	beq.w	80087a6 <_strtod_l+0x446>
 8008d48:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8008e58 <_strtod_l+0xaf8>
 8008d4c:	f04f 3aff 	mov.w	sl, #4294967295
 8008d50:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008d52:	9805      	ldr	r0, [sp, #20]
 8008d54:	f7fe fe7c 	bl	8007a50 <_Bfree>
 8008d58:	9805      	ldr	r0, [sp, #20]
 8008d5a:	4649      	mov	r1, r9
 8008d5c:	f7fe fe78 	bl	8007a50 <_Bfree>
 8008d60:	9805      	ldr	r0, [sp, #20]
 8008d62:	4641      	mov	r1, r8
 8008d64:	f7fe fe74 	bl	8007a50 <_Bfree>
 8008d68:	9805      	ldr	r0, [sp, #20]
 8008d6a:	4621      	mov	r1, r4
 8008d6c:	f7fe fe70 	bl	8007a50 <_Bfree>
 8008d70:	e619      	b.n	80089a6 <_strtod_l+0x646>
 8008d72:	f1ba 0f01 	cmp.w	sl, #1
 8008d76:	d103      	bne.n	8008d80 <_strtod_l+0xa20>
 8008d78:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	f43f ada6 	beq.w	80088cc <_strtod_l+0x56c>
 8008d80:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8008e30 <_strtod_l+0xad0>
 8008d84:	4f35      	ldr	r7, [pc, #212]	@ (8008e5c <_strtod_l+0xafc>)
 8008d86:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008d8a:	2600      	movs	r6, #0
 8008d8c:	e7b1      	b.n	8008cf2 <_strtod_l+0x992>
 8008d8e:	4f34      	ldr	r7, [pc, #208]	@ (8008e60 <_strtod_l+0xb00>)
 8008d90:	2600      	movs	r6, #0
 8008d92:	e7aa      	b.n	8008cea <_strtod_l+0x98a>
 8008d94:	4b32      	ldr	r3, [pc, #200]	@ (8008e60 <_strtod_l+0xb00>)
 8008d96:	4630      	mov	r0, r6
 8008d98:	4639      	mov	r1, r7
 8008d9a:	2200      	movs	r2, #0
 8008d9c:	f7f7 fc4c 	bl	8000638 <__aeabi_dmul>
 8008da0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008da2:	4606      	mov	r6, r0
 8008da4:	460f      	mov	r7, r1
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d09f      	beq.n	8008cea <_strtod_l+0x98a>
 8008daa:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8008dae:	e7a0      	b.n	8008cf2 <_strtod_l+0x992>
 8008db0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8008e38 <_strtod_l+0xad8>
 8008db4:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008db8:	ec57 6b17 	vmov	r6, r7, d7
 8008dbc:	e799      	b.n	8008cf2 <_strtod_l+0x992>
 8008dbe:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8008dc2:	9b08      	ldr	r3, [sp, #32]
 8008dc4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d1c1      	bne.n	8008d50 <_strtod_l+0x9f0>
 8008dcc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008dd0:	0d1b      	lsrs	r3, r3, #20
 8008dd2:	051b      	lsls	r3, r3, #20
 8008dd4:	429d      	cmp	r5, r3
 8008dd6:	d1bb      	bne.n	8008d50 <_strtod_l+0x9f0>
 8008dd8:	4630      	mov	r0, r6
 8008dda:	4639      	mov	r1, r7
 8008ddc:	f7f7 ff8c 	bl	8000cf8 <__aeabi_d2lz>
 8008de0:	f7f7 fbfc 	bl	80005dc <__aeabi_l2d>
 8008de4:	4602      	mov	r2, r0
 8008de6:	460b      	mov	r3, r1
 8008de8:	4630      	mov	r0, r6
 8008dea:	4639      	mov	r1, r7
 8008dec:	f7f7 fa6c 	bl	80002c8 <__aeabi_dsub>
 8008df0:	460b      	mov	r3, r1
 8008df2:	4602      	mov	r2, r0
 8008df4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8008df8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8008dfc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008dfe:	ea46 060a 	orr.w	r6, r6, sl
 8008e02:	431e      	orrs	r6, r3
 8008e04:	d06f      	beq.n	8008ee6 <_strtod_l+0xb86>
 8008e06:	a30e      	add	r3, pc, #56	@ (adr r3, 8008e40 <_strtod_l+0xae0>)
 8008e08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e0c:	f7f7 fe86 	bl	8000b1c <__aeabi_dcmplt>
 8008e10:	2800      	cmp	r0, #0
 8008e12:	f47f acd3 	bne.w	80087bc <_strtod_l+0x45c>
 8008e16:	a30c      	add	r3, pc, #48	@ (adr r3, 8008e48 <_strtod_l+0xae8>)
 8008e18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e1c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008e20:	f7f7 fe9a 	bl	8000b58 <__aeabi_dcmpgt>
 8008e24:	2800      	cmp	r0, #0
 8008e26:	d093      	beq.n	8008d50 <_strtod_l+0x9f0>
 8008e28:	e4c8      	b.n	80087bc <_strtod_l+0x45c>
 8008e2a:	bf00      	nop
 8008e2c:	f3af 8000 	nop.w
 8008e30:	00000000 	.word	0x00000000
 8008e34:	bff00000 	.word	0xbff00000
 8008e38:	00000000 	.word	0x00000000
 8008e3c:	3ff00000 	.word	0x3ff00000
 8008e40:	94a03595 	.word	0x94a03595
 8008e44:	3fdfffff 	.word	0x3fdfffff
 8008e48:	35afe535 	.word	0x35afe535
 8008e4c:	3fe00000 	.word	0x3fe00000
 8008e50:	000fffff 	.word	0x000fffff
 8008e54:	7ff00000 	.word	0x7ff00000
 8008e58:	7fefffff 	.word	0x7fefffff
 8008e5c:	3ff00000 	.word	0x3ff00000
 8008e60:	3fe00000 	.word	0x3fe00000
 8008e64:	7fe00000 	.word	0x7fe00000
 8008e68:	7c9fffff 	.word	0x7c9fffff
 8008e6c:	9b08      	ldr	r3, [sp, #32]
 8008e6e:	b323      	cbz	r3, 8008eba <_strtod_l+0xb5a>
 8008e70:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8008e74:	d821      	bhi.n	8008eba <_strtod_l+0xb5a>
 8008e76:	a328      	add	r3, pc, #160	@ (adr r3, 8008f18 <_strtod_l+0xbb8>)
 8008e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e7c:	4630      	mov	r0, r6
 8008e7e:	4639      	mov	r1, r7
 8008e80:	f7f7 fe56 	bl	8000b30 <__aeabi_dcmple>
 8008e84:	b1a0      	cbz	r0, 8008eb0 <_strtod_l+0xb50>
 8008e86:	4639      	mov	r1, r7
 8008e88:	4630      	mov	r0, r6
 8008e8a:	f7f7 fead 	bl	8000be8 <__aeabi_d2uiz>
 8008e8e:	2801      	cmp	r0, #1
 8008e90:	bf38      	it	cc
 8008e92:	2001      	movcc	r0, #1
 8008e94:	f7f7 fb56 	bl	8000544 <__aeabi_ui2d>
 8008e98:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008e9a:	4606      	mov	r6, r0
 8008e9c:	460f      	mov	r7, r1
 8008e9e:	b9fb      	cbnz	r3, 8008ee0 <_strtod_l+0xb80>
 8008ea0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008ea4:	9014      	str	r0, [sp, #80]	@ 0x50
 8008ea6:	9315      	str	r3, [sp, #84]	@ 0x54
 8008ea8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8008eac:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008eb0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008eb2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8008eb6:	1b5b      	subs	r3, r3, r5
 8008eb8:	9311      	str	r3, [sp, #68]	@ 0x44
 8008eba:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8008ebe:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8008ec2:	f7ff f8f1 	bl	80080a8 <__ulp>
 8008ec6:	4650      	mov	r0, sl
 8008ec8:	ec53 2b10 	vmov	r2, r3, d0
 8008ecc:	4659      	mov	r1, fp
 8008ece:	f7f7 fbb3 	bl	8000638 <__aeabi_dmul>
 8008ed2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8008ed6:	f7f7 f9f9 	bl	80002cc <__adddf3>
 8008eda:	4682      	mov	sl, r0
 8008edc:	468b      	mov	fp, r1
 8008ede:	e770      	b.n	8008dc2 <_strtod_l+0xa62>
 8008ee0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8008ee4:	e7e0      	b.n	8008ea8 <_strtod_l+0xb48>
 8008ee6:	a30e      	add	r3, pc, #56	@ (adr r3, 8008f20 <_strtod_l+0xbc0>)
 8008ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008eec:	f7f7 fe16 	bl	8000b1c <__aeabi_dcmplt>
 8008ef0:	e798      	b.n	8008e24 <_strtod_l+0xac4>
 8008ef2:	2300      	movs	r3, #0
 8008ef4:	930e      	str	r3, [sp, #56]	@ 0x38
 8008ef6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8008ef8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008efa:	6013      	str	r3, [r2, #0]
 8008efc:	f7ff ba6d 	b.w	80083da <_strtod_l+0x7a>
 8008f00:	2a65      	cmp	r2, #101	@ 0x65
 8008f02:	f43f ab68 	beq.w	80085d6 <_strtod_l+0x276>
 8008f06:	2a45      	cmp	r2, #69	@ 0x45
 8008f08:	f43f ab65 	beq.w	80085d6 <_strtod_l+0x276>
 8008f0c:	2301      	movs	r3, #1
 8008f0e:	f7ff bba0 	b.w	8008652 <_strtod_l+0x2f2>
 8008f12:	bf00      	nop
 8008f14:	f3af 8000 	nop.w
 8008f18:	ffc00000 	.word	0xffc00000
 8008f1c:	41dfffff 	.word	0x41dfffff
 8008f20:	94a03595 	.word	0x94a03595
 8008f24:	3fcfffff 	.word	0x3fcfffff

08008f28 <_strtod_r>:
 8008f28:	4b01      	ldr	r3, [pc, #4]	@ (8008f30 <_strtod_r+0x8>)
 8008f2a:	f7ff ba19 	b.w	8008360 <_strtod_l>
 8008f2e:	bf00      	nop
 8008f30:	20000068 	.word	0x20000068

08008f34 <_strtol_l.isra.0>:
 8008f34:	2b24      	cmp	r3, #36	@ 0x24
 8008f36:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f3a:	4686      	mov	lr, r0
 8008f3c:	4690      	mov	r8, r2
 8008f3e:	d801      	bhi.n	8008f44 <_strtol_l.isra.0+0x10>
 8008f40:	2b01      	cmp	r3, #1
 8008f42:	d106      	bne.n	8008f52 <_strtol_l.isra.0+0x1e>
 8008f44:	f7fd fdb8 	bl	8006ab8 <__errno>
 8008f48:	2316      	movs	r3, #22
 8008f4a:	6003      	str	r3, [r0, #0]
 8008f4c:	2000      	movs	r0, #0
 8008f4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f52:	4834      	ldr	r0, [pc, #208]	@ (8009024 <_strtol_l.isra.0+0xf0>)
 8008f54:	460d      	mov	r5, r1
 8008f56:	462a      	mov	r2, r5
 8008f58:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008f5c:	5d06      	ldrb	r6, [r0, r4]
 8008f5e:	f016 0608 	ands.w	r6, r6, #8
 8008f62:	d1f8      	bne.n	8008f56 <_strtol_l.isra.0+0x22>
 8008f64:	2c2d      	cmp	r4, #45	@ 0x2d
 8008f66:	d110      	bne.n	8008f8a <_strtol_l.isra.0+0x56>
 8008f68:	782c      	ldrb	r4, [r5, #0]
 8008f6a:	2601      	movs	r6, #1
 8008f6c:	1c95      	adds	r5, r2, #2
 8008f6e:	f033 0210 	bics.w	r2, r3, #16
 8008f72:	d115      	bne.n	8008fa0 <_strtol_l.isra.0+0x6c>
 8008f74:	2c30      	cmp	r4, #48	@ 0x30
 8008f76:	d10d      	bne.n	8008f94 <_strtol_l.isra.0+0x60>
 8008f78:	782a      	ldrb	r2, [r5, #0]
 8008f7a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008f7e:	2a58      	cmp	r2, #88	@ 0x58
 8008f80:	d108      	bne.n	8008f94 <_strtol_l.isra.0+0x60>
 8008f82:	786c      	ldrb	r4, [r5, #1]
 8008f84:	3502      	adds	r5, #2
 8008f86:	2310      	movs	r3, #16
 8008f88:	e00a      	b.n	8008fa0 <_strtol_l.isra.0+0x6c>
 8008f8a:	2c2b      	cmp	r4, #43	@ 0x2b
 8008f8c:	bf04      	itt	eq
 8008f8e:	782c      	ldrbeq	r4, [r5, #0]
 8008f90:	1c95      	addeq	r5, r2, #2
 8008f92:	e7ec      	b.n	8008f6e <_strtol_l.isra.0+0x3a>
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d1f6      	bne.n	8008f86 <_strtol_l.isra.0+0x52>
 8008f98:	2c30      	cmp	r4, #48	@ 0x30
 8008f9a:	bf14      	ite	ne
 8008f9c:	230a      	movne	r3, #10
 8008f9e:	2308      	moveq	r3, #8
 8008fa0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008fa4:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008fa8:	2200      	movs	r2, #0
 8008faa:	fbbc f9f3 	udiv	r9, ip, r3
 8008fae:	4610      	mov	r0, r2
 8008fb0:	fb03 ca19 	mls	sl, r3, r9, ip
 8008fb4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008fb8:	2f09      	cmp	r7, #9
 8008fba:	d80f      	bhi.n	8008fdc <_strtol_l.isra.0+0xa8>
 8008fbc:	463c      	mov	r4, r7
 8008fbe:	42a3      	cmp	r3, r4
 8008fc0:	dd1b      	ble.n	8008ffa <_strtol_l.isra.0+0xc6>
 8008fc2:	1c57      	adds	r7, r2, #1
 8008fc4:	d007      	beq.n	8008fd6 <_strtol_l.isra.0+0xa2>
 8008fc6:	4581      	cmp	r9, r0
 8008fc8:	d314      	bcc.n	8008ff4 <_strtol_l.isra.0+0xc0>
 8008fca:	d101      	bne.n	8008fd0 <_strtol_l.isra.0+0x9c>
 8008fcc:	45a2      	cmp	sl, r4
 8008fce:	db11      	blt.n	8008ff4 <_strtol_l.isra.0+0xc0>
 8008fd0:	fb00 4003 	mla	r0, r0, r3, r4
 8008fd4:	2201      	movs	r2, #1
 8008fd6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008fda:	e7eb      	b.n	8008fb4 <_strtol_l.isra.0+0x80>
 8008fdc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008fe0:	2f19      	cmp	r7, #25
 8008fe2:	d801      	bhi.n	8008fe8 <_strtol_l.isra.0+0xb4>
 8008fe4:	3c37      	subs	r4, #55	@ 0x37
 8008fe6:	e7ea      	b.n	8008fbe <_strtol_l.isra.0+0x8a>
 8008fe8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008fec:	2f19      	cmp	r7, #25
 8008fee:	d804      	bhi.n	8008ffa <_strtol_l.isra.0+0xc6>
 8008ff0:	3c57      	subs	r4, #87	@ 0x57
 8008ff2:	e7e4      	b.n	8008fbe <_strtol_l.isra.0+0x8a>
 8008ff4:	f04f 32ff 	mov.w	r2, #4294967295
 8008ff8:	e7ed      	b.n	8008fd6 <_strtol_l.isra.0+0xa2>
 8008ffa:	1c53      	adds	r3, r2, #1
 8008ffc:	d108      	bne.n	8009010 <_strtol_l.isra.0+0xdc>
 8008ffe:	2322      	movs	r3, #34	@ 0x22
 8009000:	f8ce 3000 	str.w	r3, [lr]
 8009004:	4660      	mov	r0, ip
 8009006:	f1b8 0f00 	cmp.w	r8, #0
 800900a:	d0a0      	beq.n	8008f4e <_strtol_l.isra.0+0x1a>
 800900c:	1e69      	subs	r1, r5, #1
 800900e:	e006      	b.n	800901e <_strtol_l.isra.0+0xea>
 8009010:	b106      	cbz	r6, 8009014 <_strtol_l.isra.0+0xe0>
 8009012:	4240      	negs	r0, r0
 8009014:	f1b8 0f00 	cmp.w	r8, #0
 8009018:	d099      	beq.n	8008f4e <_strtol_l.isra.0+0x1a>
 800901a:	2a00      	cmp	r2, #0
 800901c:	d1f6      	bne.n	800900c <_strtol_l.isra.0+0xd8>
 800901e:	f8c8 1000 	str.w	r1, [r8]
 8009022:	e794      	b.n	8008f4e <_strtol_l.isra.0+0x1a>
 8009024:	0800b449 	.word	0x0800b449

08009028 <_strtol_r>:
 8009028:	f7ff bf84 	b.w	8008f34 <_strtol_l.isra.0>

0800902c <__ssputs_r>:
 800902c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009030:	688e      	ldr	r6, [r1, #8]
 8009032:	461f      	mov	r7, r3
 8009034:	42be      	cmp	r6, r7
 8009036:	680b      	ldr	r3, [r1, #0]
 8009038:	4682      	mov	sl, r0
 800903a:	460c      	mov	r4, r1
 800903c:	4690      	mov	r8, r2
 800903e:	d82d      	bhi.n	800909c <__ssputs_r+0x70>
 8009040:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009044:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009048:	d026      	beq.n	8009098 <__ssputs_r+0x6c>
 800904a:	6965      	ldr	r5, [r4, #20]
 800904c:	6909      	ldr	r1, [r1, #16]
 800904e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009052:	eba3 0901 	sub.w	r9, r3, r1
 8009056:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800905a:	1c7b      	adds	r3, r7, #1
 800905c:	444b      	add	r3, r9
 800905e:	106d      	asrs	r5, r5, #1
 8009060:	429d      	cmp	r5, r3
 8009062:	bf38      	it	cc
 8009064:	461d      	movcc	r5, r3
 8009066:	0553      	lsls	r3, r2, #21
 8009068:	d527      	bpl.n	80090ba <__ssputs_r+0x8e>
 800906a:	4629      	mov	r1, r5
 800906c:	f7fe fc24 	bl	80078b8 <_malloc_r>
 8009070:	4606      	mov	r6, r0
 8009072:	b360      	cbz	r0, 80090ce <__ssputs_r+0xa2>
 8009074:	6921      	ldr	r1, [r4, #16]
 8009076:	464a      	mov	r2, r9
 8009078:	f000 fbee 	bl	8009858 <memcpy>
 800907c:	89a3      	ldrh	r3, [r4, #12]
 800907e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009082:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009086:	81a3      	strh	r3, [r4, #12]
 8009088:	6126      	str	r6, [r4, #16]
 800908a:	6165      	str	r5, [r4, #20]
 800908c:	444e      	add	r6, r9
 800908e:	eba5 0509 	sub.w	r5, r5, r9
 8009092:	6026      	str	r6, [r4, #0]
 8009094:	60a5      	str	r5, [r4, #8]
 8009096:	463e      	mov	r6, r7
 8009098:	42be      	cmp	r6, r7
 800909a:	d900      	bls.n	800909e <__ssputs_r+0x72>
 800909c:	463e      	mov	r6, r7
 800909e:	6820      	ldr	r0, [r4, #0]
 80090a0:	4632      	mov	r2, r6
 80090a2:	4641      	mov	r1, r8
 80090a4:	f000 fb9c 	bl	80097e0 <memmove>
 80090a8:	68a3      	ldr	r3, [r4, #8]
 80090aa:	1b9b      	subs	r3, r3, r6
 80090ac:	60a3      	str	r3, [r4, #8]
 80090ae:	6823      	ldr	r3, [r4, #0]
 80090b0:	4433      	add	r3, r6
 80090b2:	6023      	str	r3, [r4, #0]
 80090b4:	2000      	movs	r0, #0
 80090b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090ba:	462a      	mov	r2, r5
 80090bc:	f000 ff61 	bl	8009f82 <_realloc_r>
 80090c0:	4606      	mov	r6, r0
 80090c2:	2800      	cmp	r0, #0
 80090c4:	d1e0      	bne.n	8009088 <__ssputs_r+0x5c>
 80090c6:	6921      	ldr	r1, [r4, #16]
 80090c8:	4650      	mov	r0, sl
 80090ca:	f7fe fb81 	bl	80077d0 <_free_r>
 80090ce:	230c      	movs	r3, #12
 80090d0:	f8ca 3000 	str.w	r3, [sl]
 80090d4:	89a3      	ldrh	r3, [r4, #12]
 80090d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80090da:	81a3      	strh	r3, [r4, #12]
 80090dc:	f04f 30ff 	mov.w	r0, #4294967295
 80090e0:	e7e9      	b.n	80090b6 <__ssputs_r+0x8a>
	...

080090e4 <_svfiprintf_r>:
 80090e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090e8:	4698      	mov	r8, r3
 80090ea:	898b      	ldrh	r3, [r1, #12]
 80090ec:	061b      	lsls	r3, r3, #24
 80090ee:	b09d      	sub	sp, #116	@ 0x74
 80090f0:	4607      	mov	r7, r0
 80090f2:	460d      	mov	r5, r1
 80090f4:	4614      	mov	r4, r2
 80090f6:	d510      	bpl.n	800911a <_svfiprintf_r+0x36>
 80090f8:	690b      	ldr	r3, [r1, #16]
 80090fa:	b973      	cbnz	r3, 800911a <_svfiprintf_r+0x36>
 80090fc:	2140      	movs	r1, #64	@ 0x40
 80090fe:	f7fe fbdb 	bl	80078b8 <_malloc_r>
 8009102:	6028      	str	r0, [r5, #0]
 8009104:	6128      	str	r0, [r5, #16]
 8009106:	b930      	cbnz	r0, 8009116 <_svfiprintf_r+0x32>
 8009108:	230c      	movs	r3, #12
 800910a:	603b      	str	r3, [r7, #0]
 800910c:	f04f 30ff 	mov.w	r0, #4294967295
 8009110:	b01d      	add	sp, #116	@ 0x74
 8009112:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009116:	2340      	movs	r3, #64	@ 0x40
 8009118:	616b      	str	r3, [r5, #20]
 800911a:	2300      	movs	r3, #0
 800911c:	9309      	str	r3, [sp, #36]	@ 0x24
 800911e:	2320      	movs	r3, #32
 8009120:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009124:	f8cd 800c 	str.w	r8, [sp, #12]
 8009128:	2330      	movs	r3, #48	@ 0x30
 800912a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80092c8 <_svfiprintf_r+0x1e4>
 800912e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009132:	f04f 0901 	mov.w	r9, #1
 8009136:	4623      	mov	r3, r4
 8009138:	469a      	mov	sl, r3
 800913a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800913e:	b10a      	cbz	r2, 8009144 <_svfiprintf_r+0x60>
 8009140:	2a25      	cmp	r2, #37	@ 0x25
 8009142:	d1f9      	bne.n	8009138 <_svfiprintf_r+0x54>
 8009144:	ebba 0b04 	subs.w	fp, sl, r4
 8009148:	d00b      	beq.n	8009162 <_svfiprintf_r+0x7e>
 800914a:	465b      	mov	r3, fp
 800914c:	4622      	mov	r2, r4
 800914e:	4629      	mov	r1, r5
 8009150:	4638      	mov	r0, r7
 8009152:	f7ff ff6b 	bl	800902c <__ssputs_r>
 8009156:	3001      	adds	r0, #1
 8009158:	f000 80a7 	beq.w	80092aa <_svfiprintf_r+0x1c6>
 800915c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800915e:	445a      	add	r2, fp
 8009160:	9209      	str	r2, [sp, #36]	@ 0x24
 8009162:	f89a 3000 	ldrb.w	r3, [sl]
 8009166:	2b00      	cmp	r3, #0
 8009168:	f000 809f 	beq.w	80092aa <_svfiprintf_r+0x1c6>
 800916c:	2300      	movs	r3, #0
 800916e:	f04f 32ff 	mov.w	r2, #4294967295
 8009172:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009176:	f10a 0a01 	add.w	sl, sl, #1
 800917a:	9304      	str	r3, [sp, #16]
 800917c:	9307      	str	r3, [sp, #28]
 800917e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009182:	931a      	str	r3, [sp, #104]	@ 0x68
 8009184:	4654      	mov	r4, sl
 8009186:	2205      	movs	r2, #5
 8009188:	f814 1b01 	ldrb.w	r1, [r4], #1
 800918c:	484e      	ldr	r0, [pc, #312]	@ (80092c8 <_svfiprintf_r+0x1e4>)
 800918e:	f7f7 f83f 	bl	8000210 <memchr>
 8009192:	9a04      	ldr	r2, [sp, #16]
 8009194:	b9d8      	cbnz	r0, 80091ce <_svfiprintf_r+0xea>
 8009196:	06d0      	lsls	r0, r2, #27
 8009198:	bf44      	itt	mi
 800919a:	2320      	movmi	r3, #32
 800919c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80091a0:	0711      	lsls	r1, r2, #28
 80091a2:	bf44      	itt	mi
 80091a4:	232b      	movmi	r3, #43	@ 0x2b
 80091a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80091aa:	f89a 3000 	ldrb.w	r3, [sl]
 80091ae:	2b2a      	cmp	r3, #42	@ 0x2a
 80091b0:	d015      	beq.n	80091de <_svfiprintf_r+0xfa>
 80091b2:	9a07      	ldr	r2, [sp, #28]
 80091b4:	4654      	mov	r4, sl
 80091b6:	2000      	movs	r0, #0
 80091b8:	f04f 0c0a 	mov.w	ip, #10
 80091bc:	4621      	mov	r1, r4
 80091be:	f811 3b01 	ldrb.w	r3, [r1], #1
 80091c2:	3b30      	subs	r3, #48	@ 0x30
 80091c4:	2b09      	cmp	r3, #9
 80091c6:	d94b      	bls.n	8009260 <_svfiprintf_r+0x17c>
 80091c8:	b1b0      	cbz	r0, 80091f8 <_svfiprintf_r+0x114>
 80091ca:	9207      	str	r2, [sp, #28]
 80091cc:	e014      	b.n	80091f8 <_svfiprintf_r+0x114>
 80091ce:	eba0 0308 	sub.w	r3, r0, r8
 80091d2:	fa09 f303 	lsl.w	r3, r9, r3
 80091d6:	4313      	orrs	r3, r2
 80091d8:	9304      	str	r3, [sp, #16]
 80091da:	46a2      	mov	sl, r4
 80091dc:	e7d2      	b.n	8009184 <_svfiprintf_r+0xa0>
 80091de:	9b03      	ldr	r3, [sp, #12]
 80091e0:	1d19      	adds	r1, r3, #4
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	9103      	str	r1, [sp, #12]
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	bfbb      	ittet	lt
 80091ea:	425b      	neglt	r3, r3
 80091ec:	f042 0202 	orrlt.w	r2, r2, #2
 80091f0:	9307      	strge	r3, [sp, #28]
 80091f2:	9307      	strlt	r3, [sp, #28]
 80091f4:	bfb8      	it	lt
 80091f6:	9204      	strlt	r2, [sp, #16]
 80091f8:	7823      	ldrb	r3, [r4, #0]
 80091fa:	2b2e      	cmp	r3, #46	@ 0x2e
 80091fc:	d10a      	bne.n	8009214 <_svfiprintf_r+0x130>
 80091fe:	7863      	ldrb	r3, [r4, #1]
 8009200:	2b2a      	cmp	r3, #42	@ 0x2a
 8009202:	d132      	bne.n	800926a <_svfiprintf_r+0x186>
 8009204:	9b03      	ldr	r3, [sp, #12]
 8009206:	1d1a      	adds	r2, r3, #4
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	9203      	str	r2, [sp, #12]
 800920c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009210:	3402      	adds	r4, #2
 8009212:	9305      	str	r3, [sp, #20]
 8009214:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80092d8 <_svfiprintf_r+0x1f4>
 8009218:	7821      	ldrb	r1, [r4, #0]
 800921a:	2203      	movs	r2, #3
 800921c:	4650      	mov	r0, sl
 800921e:	f7f6 fff7 	bl	8000210 <memchr>
 8009222:	b138      	cbz	r0, 8009234 <_svfiprintf_r+0x150>
 8009224:	9b04      	ldr	r3, [sp, #16]
 8009226:	eba0 000a 	sub.w	r0, r0, sl
 800922a:	2240      	movs	r2, #64	@ 0x40
 800922c:	4082      	lsls	r2, r0
 800922e:	4313      	orrs	r3, r2
 8009230:	3401      	adds	r4, #1
 8009232:	9304      	str	r3, [sp, #16]
 8009234:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009238:	4824      	ldr	r0, [pc, #144]	@ (80092cc <_svfiprintf_r+0x1e8>)
 800923a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800923e:	2206      	movs	r2, #6
 8009240:	f7f6 ffe6 	bl	8000210 <memchr>
 8009244:	2800      	cmp	r0, #0
 8009246:	d036      	beq.n	80092b6 <_svfiprintf_r+0x1d2>
 8009248:	4b21      	ldr	r3, [pc, #132]	@ (80092d0 <_svfiprintf_r+0x1ec>)
 800924a:	bb1b      	cbnz	r3, 8009294 <_svfiprintf_r+0x1b0>
 800924c:	9b03      	ldr	r3, [sp, #12]
 800924e:	3307      	adds	r3, #7
 8009250:	f023 0307 	bic.w	r3, r3, #7
 8009254:	3308      	adds	r3, #8
 8009256:	9303      	str	r3, [sp, #12]
 8009258:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800925a:	4433      	add	r3, r6
 800925c:	9309      	str	r3, [sp, #36]	@ 0x24
 800925e:	e76a      	b.n	8009136 <_svfiprintf_r+0x52>
 8009260:	fb0c 3202 	mla	r2, ip, r2, r3
 8009264:	460c      	mov	r4, r1
 8009266:	2001      	movs	r0, #1
 8009268:	e7a8      	b.n	80091bc <_svfiprintf_r+0xd8>
 800926a:	2300      	movs	r3, #0
 800926c:	3401      	adds	r4, #1
 800926e:	9305      	str	r3, [sp, #20]
 8009270:	4619      	mov	r1, r3
 8009272:	f04f 0c0a 	mov.w	ip, #10
 8009276:	4620      	mov	r0, r4
 8009278:	f810 2b01 	ldrb.w	r2, [r0], #1
 800927c:	3a30      	subs	r2, #48	@ 0x30
 800927e:	2a09      	cmp	r2, #9
 8009280:	d903      	bls.n	800928a <_svfiprintf_r+0x1a6>
 8009282:	2b00      	cmp	r3, #0
 8009284:	d0c6      	beq.n	8009214 <_svfiprintf_r+0x130>
 8009286:	9105      	str	r1, [sp, #20]
 8009288:	e7c4      	b.n	8009214 <_svfiprintf_r+0x130>
 800928a:	fb0c 2101 	mla	r1, ip, r1, r2
 800928e:	4604      	mov	r4, r0
 8009290:	2301      	movs	r3, #1
 8009292:	e7f0      	b.n	8009276 <_svfiprintf_r+0x192>
 8009294:	ab03      	add	r3, sp, #12
 8009296:	9300      	str	r3, [sp, #0]
 8009298:	462a      	mov	r2, r5
 800929a:	4b0e      	ldr	r3, [pc, #56]	@ (80092d4 <_svfiprintf_r+0x1f0>)
 800929c:	a904      	add	r1, sp, #16
 800929e:	4638      	mov	r0, r7
 80092a0:	f7fc fcba 	bl	8005c18 <_printf_float>
 80092a4:	1c42      	adds	r2, r0, #1
 80092a6:	4606      	mov	r6, r0
 80092a8:	d1d6      	bne.n	8009258 <_svfiprintf_r+0x174>
 80092aa:	89ab      	ldrh	r3, [r5, #12]
 80092ac:	065b      	lsls	r3, r3, #25
 80092ae:	f53f af2d 	bmi.w	800910c <_svfiprintf_r+0x28>
 80092b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80092b4:	e72c      	b.n	8009110 <_svfiprintf_r+0x2c>
 80092b6:	ab03      	add	r3, sp, #12
 80092b8:	9300      	str	r3, [sp, #0]
 80092ba:	462a      	mov	r2, r5
 80092bc:	4b05      	ldr	r3, [pc, #20]	@ (80092d4 <_svfiprintf_r+0x1f0>)
 80092be:	a904      	add	r1, sp, #16
 80092c0:	4638      	mov	r0, r7
 80092c2:	f7fc ff41 	bl	8006148 <_printf_i>
 80092c6:	e7ed      	b.n	80092a4 <_svfiprintf_r+0x1c0>
 80092c8:	0800b241 	.word	0x0800b241
 80092cc:	0800b24b 	.word	0x0800b24b
 80092d0:	08005c19 	.word	0x08005c19
 80092d4:	0800902d 	.word	0x0800902d
 80092d8:	0800b247 	.word	0x0800b247

080092dc <__sfputc_r>:
 80092dc:	6893      	ldr	r3, [r2, #8]
 80092de:	3b01      	subs	r3, #1
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	b410      	push	{r4}
 80092e4:	6093      	str	r3, [r2, #8]
 80092e6:	da08      	bge.n	80092fa <__sfputc_r+0x1e>
 80092e8:	6994      	ldr	r4, [r2, #24]
 80092ea:	42a3      	cmp	r3, r4
 80092ec:	db01      	blt.n	80092f2 <__sfputc_r+0x16>
 80092ee:	290a      	cmp	r1, #10
 80092f0:	d103      	bne.n	80092fa <__sfputc_r+0x1e>
 80092f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80092f6:	f000 b9df 	b.w	80096b8 <__swbuf_r>
 80092fa:	6813      	ldr	r3, [r2, #0]
 80092fc:	1c58      	adds	r0, r3, #1
 80092fe:	6010      	str	r0, [r2, #0]
 8009300:	7019      	strb	r1, [r3, #0]
 8009302:	4608      	mov	r0, r1
 8009304:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009308:	4770      	bx	lr

0800930a <__sfputs_r>:
 800930a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800930c:	4606      	mov	r6, r0
 800930e:	460f      	mov	r7, r1
 8009310:	4614      	mov	r4, r2
 8009312:	18d5      	adds	r5, r2, r3
 8009314:	42ac      	cmp	r4, r5
 8009316:	d101      	bne.n	800931c <__sfputs_r+0x12>
 8009318:	2000      	movs	r0, #0
 800931a:	e007      	b.n	800932c <__sfputs_r+0x22>
 800931c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009320:	463a      	mov	r2, r7
 8009322:	4630      	mov	r0, r6
 8009324:	f7ff ffda 	bl	80092dc <__sfputc_r>
 8009328:	1c43      	adds	r3, r0, #1
 800932a:	d1f3      	bne.n	8009314 <__sfputs_r+0xa>
 800932c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009330 <_vfiprintf_r>:
 8009330:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009334:	460d      	mov	r5, r1
 8009336:	b09d      	sub	sp, #116	@ 0x74
 8009338:	4614      	mov	r4, r2
 800933a:	4698      	mov	r8, r3
 800933c:	4606      	mov	r6, r0
 800933e:	b118      	cbz	r0, 8009348 <_vfiprintf_r+0x18>
 8009340:	6a03      	ldr	r3, [r0, #32]
 8009342:	b90b      	cbnz	r3, 8009348 <_vfiprintf_r+0x18>
 8009344:	f7fd fab8 	bl	80068b8 <__sinit>
 8009348:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800934a:	07d9      	lsls	r1, r3, #31
 800934c:	d405      	bmi.n	800935a <_vfiprintf_r+0x2a>
 800934e:	89ab      	ldrh	r3, [r5, #12]
 8009350:	059a      	lsls	r2, r3, #22
 8009352:	d402      	bmi.n	800935a <_vfiprintf_r+0x2a>
 8009354:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009356:	f7fd fbda 	bl	8006b0e <__retarget_lock_acquire_recursive>
 800935a:	89ab      	ldrh	r3, [r5, #12]
 800935c:	071b      	lsls	r3, r3, #28
 800935e:	d501      	bpl.n	8009364 <_vfiprintf_r+0x34>
 8009360:	692b      	ldr	r3, [r5, #16]
 8009362:	b99b      	cbnz	r3, 800938c <_vfiprintf_r+0x5c>
 8009364:	4629      	mov	r1, r5
 8009366:	4630      	mov	r0, r6
 8009368:	f000 f9e4 	bl	8009734 <__swsetup_r>
 800936c:	b170      	cbz	r0, 800938c <_vfiprintf_r+0x5c>
 800936e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009370:	07dc      	lsls	r4, r3, #31
 8009372:	d504      	bpl.n	800937e <_vfiprintf_r+0x4e>
 8009374:	f04f 30ff 	mov.w	r0, #4294967295
 8009378:	b01d      	add	sp, #116	@ 0x74
 800937a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800937e:	89ab      	ldrh	r3, [r5, #12]
 8009380:	0598      	lsls	r0, r3, #22
 8009382:	d4f7      	bmi.n	8009374 <_vfiprintf_r+0x44>
 8009384:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009386:	f7fd fbc3 	bl	8006b10 <__retarget_lock_release_recursive>
 800938a:	e7f3      	b.n	8009374 <_vfiprintf_r+0x44>
 800938c:	2300      	movs	r3, #0
 800938e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009390:	2320      	movs	r3, #32
 8009392:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009396:	f8cd 800c 	str.w	r8, [sp, #12]
 800939a:	2330      	movs	r3, #48	@ 0x30
 800939c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800954c <_vfiprintf_r+0x21c>
 80093a0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80093a4:	f04f 0901 	mov.w	r9, #1
 80093a8:	4623      	mov	r3, r4
 80093aa:	469a      	mov	sl, r3
 80093ac:	f813 2b01 	ldrb.w	r2, [r3], #1
 80093b0:	b10a      	cbz	r2, 80093b6 <_vfiprintf_r+0x86>
 80093b2:	2a25      	cmp	r2, #37	@ 0x25
 80093b4:	d1f9      	bne.n	80093aa <_vfiprintf_r+0x7a>
 80093b6:	ebba 0b04 	subs.w	fp, sl, r4
 80093ba:	d00b      	beq.n	80093d4 <_vfiprintf_r+0xa4>
 80093bc:	465b      	mov	r3, fp
 80093be:	4622      	mov	r2, r4
 80093c0:	4629      	mov	r1, r5
 80093c2:	4630      	mov	r0, r6
 80093c4:	f7ff ffa1 	bl	800930a <__sfputs_r>
 80093c8:	3001      	adds	r0, #1
 80093ca:	f000 80a7 	beq.w	800951c <_vfiprintf_r+0x1ec>
 80093ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80093d0:	445a      	add	r2, fp
 80093d2:	9209      	str	r2, [sp, #36]	@ 0x24
 80093d4:	f89a 3000 	ldrb.w	r3, [sl]
 80093d8:	2b00      	cmp	r3, #0
 80093da:	f000 809f 	beq.w	800951c <_vfiprintf_r+0x1ec>
 80093de:	2300      	movs	r3, #0
 80093e0:	f04f 32ff 	mov.w	r2, #4294967295
 80093e4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80093e8:	f10a 0a01 	add.w	sl, sl, #1
 80093ec:	9304      	str	r3, [sp, #16]
 80093ee:	9307      	str	r3, [sp, #28]
 80093f0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80093f4:	931a      	str	r3, [sp, #104]	@ 0x68
 80093f6:	4654      	mov	r4, sl
 80093f8:	2205      	movs	r2, #5
 80093fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093fe:	4853      	ldr	r0, [pc, #332]	@ (800954c <_vfiprintf_r+0x21c>)
 8009400:	f7f6 ff06 	bl	8000210 <memchr>
 8009404:	9a04      	ldr	r2, [sp, #16]
 8009406:	b9d8      	cbnz	r0, 8009440 <_vfiprintf_r+0x110>
 8009408:	06d1      	lsls	r1, r2, #27
 800940a:	bf44      	itt	mi
 800940c:	2320      	movmi	r3, #32
 800940e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009412:	0713      	lsls	r3, r2, #28
 8009414:	bf44      	itt	mi
 8009416:	232b      	movmi	r3, #43	@ 0x2b
 8009418:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800941c:	f89a 3000 	ldrb.w	r3, [sl]
 8009420:	2b2a      	cmp	r3, #42	@ 0x2a
 8009422:	d015      	beq.n	8009450 <_vfiprintf_r+0x120>
 8009424:	9a07      	ldr	r2, [sp, #28]
 8009426:	4654      	mov	r4, sl
 8009428:	2000      	movs	r0, #0
 800942a:	f04f 0c0a 	mov.w	ip, #10
 800942e:	4621      	mov	r1, r4
 8009430:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009434:	3b30      	subs	r3, #48	@ 0x30
 8009436:	2b09      	cmp	r3, #9
 8009438:	d94b      	bls.n	80094d2 <_vfiprintf_r+0x1a2>
 800943a:	b1b0      	cbz	r0, 800946a <_vfiprintf_r+0x13a>
 800943c:	9207      	str	r2, [sp, #28]
 800943e:	e014      	b.n	800946a <_vfiprintf_r+0x13a>
 8009440:	eba0 0308 	sub.w	r3, r0, r8
 8009444:	fa09 f303 	lsl.w	r3, r9, r3
 8009448:	4313      	orrs	r3, r2
 800944a:	9304      	str	r3, [sp, #16]
 800944c:	46a2      	mov	sl, r4
 800944e:	e7d2      	b.n	80093f6 <_vfiprintf_r+0xc6>
 8009450:	9b03      	ldr	r3, [sp, #12]
 8009452:	1d19      	adds	r1, r3, #4
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	9103      	str	r1, [sp, #12]
 8009458:	2b00      	cmp	r3, #0
 800945a:	bfbb      	ittet	lt
 800945c:	425b      	neglt	r3, r3
 800945e:	f042 0202 	orrlt.w	r2, r2, #2
 8009462:	9307      	strge	r3, [sp, #28]
 8009464:	9307      	strlt	r3, [sp, #28]
 8009466:	bfb8      	it	lt
 8009468:	9204      	strlt	r2, [sp, #16]
 800946a:	7823      	ldrb	r3, [r4, #0]
 800946c:	2b2e      	cmp	r3, #46	@ 0x2e
 800946e:	d10a      	bne.n	8009486 <_vfiprintf_r+0x156>
 8009470:	7863      	ldrb	r3, [r4, #1]
 8009472:	2b2a      	cmp	r3, #42	@ 0x2a
 8009474:	d132      	bne.n	80094dc <_vfiprintf_r+0x1ac>
 8009476:	9b03      	ldr	r3, [sp, #12]
 8009478:	1d1a      	adds	r2, r3, #4
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	9203      	str	r2, [sp, #12]
 800947e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009482:	3402      	adds	r4, #2
 8009484:	9305      	str	r3, [sp, #20]
 8009486:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800955c <_vfiprintf_r+0x22c>
 800948a:	7821      	ldrb	r1, [r4, #0]
 800948c:	2203      	movs	r2, #3
 800948e:	4650      	mov	r0, sl
 8009490:	f7f6 febe 	bl	8000210 <memchr>
 8009494:	b138      	cbz	r0, 80094a6 <_vfiprintf_r+0x176>
 8009496:	9b04      	ldr	r3, [sp, #16]
 8009498:	eba0 000a 	sub.w	r0, r0, sl
 800949c:	2240      	movs	r2, #64	@ 0x40
 800949e:	4082      	lsls	r2, r0
 80094a0:	4313      	orrs	r3, r2
 80094a2:	3401      	adds	r4, #1
 80094a4:	9304      	str	r3, [sp, #16]
 80094a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094aa:	4829      	ldr	r0, [pc, #164]	@ (8009550 <_vfiprintf_r+0x220>)
 80094ac:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80094b0:	2206      	movs	r2, #6
 80094b2:	f7f6 fead 	bl	8000210 <memchr>
 80094b6:	2800      	cmp	r0, #0
 80094b8:	d03f      	beq.n	800953a <_vfiprintf_r+0x20a>
 80094ba:	4b26      	ldr	r3, [pc, #152]	@ (8009554 <_vfiprintf_r+0x224>)
 80094bc:	bb1b      	cbnz	r3, 8009506 <_vfiprintf_r+0x1d6>
 80094be:	9b03      	ldr	r3, [sp, #12]
 80094c0:	3307      	adds	r3, #7
 80094c2:	f023 0307 	bic.w	r3, r3, #7
 80094c6:	3308      	adds	r3, #8
 80094c8:	9303      	str	r3, [sp, #12]
 80094ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80094cc:	443b      	add	r3, r7
 80094ce:	9309      	str	r3, [sp, #36]	@ 0x24
 80094d0:	e76a      	b.n	80093a8 <_vfiprintf_r+0x78>
 80094d2:	fb0c 3202 	mla	r2, ip, r2, r3
 80094d6:	460c      	mov	r4, r1
 80094d8:	2001      	movs	r0, #1
 80094da:	e7a8      	b.n	800942e <_vfiprintf_r+0xfe>
 80094dc:	2300      	movs	r3, #0
 80094de:	3401      	adds	r4, #1
 80094e0:	9305      	str	r3, [sp, #20]
 80094e2:	4619      	mov	r1, r3
 80094e4:	f04f 0c0a 	mov.w	ip, #10
 80094e8:	4620      	mov	r0, r4
 80094ea:	f810 2b01 	ldrb.w	r2, [r0], #1
 80094ee:	3a30      	subs	r2, #48	@ 0x30
 80094f0:	2a09      	cmp	r2, #9
 80094f2:	d903      	bls.n	80094fc <_vfiprintf_r+0x1cc>
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d0c6      	beq.n	8009486 <_vfiprintf_r+0x156>
 80094f8:	9105      	str	r1, [sp, #20]
 80094fa:	e7c4      	b.n	8009486 <_vfiprintf_r+0x156>
 80094fc:	fb0c 2101 	mla	r1, ip, r1, r2
 8009500:	4604      	mov	r4, r0
 8009502:	2301      	movs	r3, #1
 8009504:	e7f0      	b.n	80094e8 <_vfiprintf_r+0x1b8>
 8009506:	ab03      	add	r3, sp, #12
 8009508:	9300      	str	r3, [sp, #0]
 800950a:	462a      	mov	r2, r5
 800950c:	4b12      	ldr	r3, [pc, #72]	@ (8009558 <_vfiprintf_r+0x228>)
 800950e:	a904      	add	r1, sp, #16
 8009510:	4630      	mov	r0, r6
 8009512:	f7fc fb81 	bl	8005c18 <_printf_float>
 8009516:	4607      	mov	r7, r0
 8009518:	1c78      	adds	r0, r7, #1
 800951a:	d1d6      	bne.n	80094ca <_vfiprintf_r+0x19a>
 800951c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800951e:	07d9      	lsls	r1, r3, #31
 8009520:	d405      	bmi.n	800952e <_vfiprintf_r+0x1fe>
 8009522:	89ab      	ldrh	r3, [r5, #12]
 8009524:	059a      	lsls	r2, r3, #22
 8009526:	d402      	bmi.n	800952e <_vfiprintf_r+0x1fe>
 8009528:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800952a:	f7fd faf1 	bl	8006b10 <__retarget_lock_release_recursive>
 800952e:	89ab      	ldrh	r3, [r5, #12]
 8009530:	065b      	lsls	r3, r3, #25
 8009532:	f53f af1f 	bmi.w	8009374 <_vfiprintf_r+0x44>
 8009536:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009538:	e71e      	b.n	8009378 <_vfiprintf_r+0x48>
 800953a:	ab03      	add	r3, sp, #12
 800953c:	9300      	str	r3, [sp, #0]
 800953e:	462a      	mov	r2, r5
 8009540:	4b05      	ldr	r3, [pc, #20]	@ (8009558 <_vfiprintf_r+0x228>)
 8009542:	a904      	add	r1, sp, #16
 8009544:	4630      	mov	r0, r6
 8009546:	f7fc fdff 	bl	8006148 <_printf_i>
 800954a:	e7e4      	b.n	8009516 <_vfiprintf_r+0x1e6>
 800954c:	0800b241 	.word	0x0800b241
 8009550:	0800b24b 	.word	0x0800b24b
 8009554:	08005c19 	.word	0x08005c19
 8009558:	0800930b 	.word	0x0800930b
 800955c:	0800b247 	.word	0x0800b247

08009560 <__sflush_r>:
 8009560:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009564:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009568:	0716      	lsls	r6, r2, #28
 800956a:	4605      	mov	r5, r0
 800956c:	460c      	mov	r4, r1
 800956e:	d454      	bmi.n	800961a <__sflush_r+0xba>
 8009570:	684b      	ldr	r3, [r1, #4]
 8009572:	2b00      	cmp	r3, #0
 8009574:	dc02      	bgt.n	800957c <__sflush_r+0x1c>
 8009576:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009578:	2b00      	cmp	r3, #0
 800957a:	dd48      	ble.n	800960e <__sflush_r+0xae>
 800957c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800957e:	2e00      	cmp	r6, #0
 8009580:	d045      	beq.n	800960e <__sflush_r+0xae>
 8009582:	2300      	movs	r3, #0
 8009584:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009588:	682f      	ldr	r7, [r5, #0]
 800958a:	6a21      	ldr	r1, [r4, #32]
 800958c:	602b      	str	r3, [r5, #0]
 800958e:	d030      	beq.n	80095f2 <__sflush_r+0x92>
 8009590:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009592:	89a3      	ldrh	r3, [r4, #12]
 8009594:	0759      	lsls	r1, r3, #29
 8009596:	d505      	bpl.n	80095a4 <__sflush_r+0x44>
 8009598:	6863      	ldr	r3, [r4, #4]
 800959a:	1ad2      	subs	r2, r2, r3
 800959c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800959e:	b10b      	cbz	r3, 80095a4 <__sflush_r+0x44>
 80095a0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80095a2:	1ad2      	subs	r2, r2, r3
 80095a4:	2300      	movs	r3, #0
 80095a6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80095a8:	6a21      	ldr	r1, [r4, #32]
 80095aa:	4628      	mov	r0, r5
 80095ac:	47b0      	blx	r6
 80095ae:	1c43      	adds	r3, r0, #1
 80095b0:	89a3      	ldrh	r3, [r4, #12]
 80095b2:	d106      	bne.n	80095c2 <__sflush_r+0x62>
 80095b4:	6829      	ldr	r1, [r5, #0]
 80095b6:	291d      	cmp	r1, #29
 80095b8:	d82b      	bhi.n	8009612 <__sflush_r+0xb2>
 80095ba:	4a2a      	ldr	r2, [pc, #168]	@ (8009664 <__sflush_r+0x104>)
 80095bc:	40ca      	lsrs	r2, r1
 80095be:	07d6      	lsls	r6, r2, #31
 80095c0:	d527      	bpl.n	8009612 <__sflush_r+0xb2>
 80095c2:	2200      	movs	r2, #0
 80095c4:	6062      	str	r2, [r4, #4]
 80095c6:	04d9      	lsls	r1, r3, #19
 80095c8:	6922      	ldr	r2, [r4, #16]
 80095ca:	6022      	str	r2, [r4, #0]
 80095cc:	d504      	bpl.n	80095d8 <__sflush_r+0x78>
 80095ce:	1c42      	adds	r2, r0, #1
 80095d0:	d101      	bne.n	80095d6 <__sflush_r+0x76>
 80095d2:	682b      	ldr	r3, [r5, #0]
 80095d4:	b903      	cbnz	r3, 80095d8 <__sflush_r+0x78>
 80095d6:	6560      	str	r0, [r4, #84]	@ 0x54
 80095d8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80095da:	602f      	str	r7, [r5, #0]
 80095dc:	b1b9      	cbz	r1, 800960e <__sflush_r+0xae>
 80095de:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80095e2:	4299      	cmp	r1, r3
 80095e4:	d002      	beq.n	80095ec <__sflush_r+0x8c>
 80095e6:	4628      	mov	r0, r5
 80095e8:	f7fe f8f2 	bl	80077d0 <_free_r>
 80095ec:	2300      	movs	r3, #0
 80095ee:	6363      	str	r3, [r4, #52]	@ 0x34
 80095f0:	e00d      	b.n	800960e <__sflush_r+0xae>
 80095f2:	2301      	movs	r3, #1
 80095f4:	4628      	mov	r0, r5
 80095f6:	47b0      	blx	r6
 80095f8:	4602      	mov	r2, r0
 80095fa:	1c50      	adds	r0, r2, #1
 80095fc:	d1c9      	bne.n	8009592 <__sflush_r+0x32>
 80095fe:	682b      	ldr	r3, [r5, #0]
 8009600:	2b00      	cmp	r3, #0
 8009602:	d0c6      	beq.n	8009592 <__sflush_r+0x32>
 8009604:	2b1d      	cmp	r3, #29
 8009606:	d001      	beq.n	800960c <__sflush_r+0xac>
 8009608:	2b16      	cmp	r3, #22
 800960a:	d11e      	bne.n	800964a <__sflush_r+0xea>
 800960c:	602f      	str	r7, [r5, #0]
 800960e:	2000      	movs	r0, #0
 8009610:	e022      	b.n	8009658 <__sflush_r+0xf8>
 8009612:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009616:	b21b      	sxth	r3, r3
 8009618:	e01b      	b.n	8009652 <__sflush_r+0xf2>
 800961a:	690f      	ldr	r7, [r1, #16]
 800961c:	2f00      	cmp	r7, #0
 800961e:	d0f6      	beq.n	800960e <__sflush_r+0xae>
 8009620:	0793      	lsls	r3, r2, #30
 8009622:	680e      	ldr	r6, [r1, #0]
 8009624:	bf08      	it	eq
 8009626:	694b      	ldreq	r3, [r1, #20]
 8009628:	600f      	str	r7, [r1, #0]
 800962a:	bf18      	it	ne
 800962c:	2300      	movne	r3, #0
 800962e:	eba6 0807 	sub.w	r8, r6, r7
 8009632:	608b      	str	r3, [r1, #8]
 8009634:	f1b8 0f00 	cmp.w	r8, #0
 8009638:	dde9      	ble.n	800960e <__sflush_r+0xae>
 800963a:	6a21      	ldr	r1, [r4, #32]
 800963c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800963e:	4643      	mov	r3, r8
 8009640:	463a      	mov	r2, r7
 8009642:	4628      	mov	r0, r5
 8009644:	47b0      	blx	r6
 8009646:	2800      	cmp	r0, #0
 8009648:	dc08      	bgt.n	800965c <__sflush_r+0xfc>
 800964a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800964e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009652:	81a3      	strh	r3, [r4, #12]
 8009654:	f04f 30ff 	mov.w	r0, #4294967295
 8009658:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800965c:	4407      	add	r7, r0
 800965e:	eba8 0800 	sub.w	r8, r8, r0
 8009662:	e7e7      	b.n	8009634 <__sflush_r+0xd4>
 8009664:	20400001 	.word	0x20400001

08009668 <_fflush_r>:
 8009668:	b538      	push	{r3, r4, r5, lr}
 800966a:	690b      	ldr	r3, [r1, #16]
 800966c:	4605      	mov	r5, r0
 800966e:	460c      	mov	r4, r1
 8009670:	b913      	cbnz	r3, 8009678 <_fflush_r+0x10>
 8009672:	2500      	movs	r5, #0
 8009674:	4628      	mov	r0, r5
 8009676:	bd38      	pop	{r3, r4, r5, pc}
 8009678:	b118      	cbz	r0, 8009682 <_fflush_r+0x1a>
 800967a:	6a03      	ldr	r3, [r0, #32]
 800967c:	b90b      	cbnz	r3, 8009682 <_fflush_r+0x1a>
 800967e:	f7fd f91b 	bl	80068b8 <__sinit>
 8009682:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009686:	2b00      	cmp	r3, #0
 8009688:	d0f3      	beq.n	8009672 <_fflush_r+0xa>
 800968a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800968c:	07d0      	lsls	r0, r2, #31
 800968e:	d404      	bmi.n	800969a <_fflush_r+0x32>
 8009690:	0599      	lsls	r1, r3, #22
 8009692:	d402      	bmi.n	800969a <_fflush_r+0x32>
 8009694:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009696:	f7fd fa3a 	bl	8006b0e <__retarget_lock_acquire_recursive>
 800969a:	4628      	mov	r0, r5
 800969c:	4621      	mov	r1, r4
 800969e:	f7ff ff5f 	bl	8009560 <__sflush_r>
 80096a2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80096a4:	07da      	lsls	r2, r3, #31
 80096a6:	4605      	mov	r5, r0
 80096a8:	d4e4      	bmi.n	8009674 <_fflush_r+0xc>
 80096aa:	89a3      	ldrh	r3, [r4, #12]
 80096ac:	059b      	lsls	r3, r3, #22
 80096ae:	d4e1      	bmi.n	8009674 <_fflush_r+0xc>
 80096b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80096b2:	f7fd fa2d 	bl	8006b10 <__retarget_lock_release_recursive>
 80096b6:	e7dd      	b.n	8009674 <_fflush_r+0xc>

080096b8 <__swbuf_r>:
 80096b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096ba:	460e      	mov	r6, r1
 80096bc:	4614      	mov	r4, r2
 80096be:	4605      	mov	r5, r0
 80096c0:	b118      	cbz	r0, 80096ca <__swbuf_r+0x12>
 80096c2:	6a03      	ldr	r3, [r0, #32]
 80096c4:	b90b      	cbnz	r3, 80096ca <__swbuf_r+0x12>
 80096c6:	f7fd f8f7 	bl	80068b8 <__sinit>
 80096ca:	69a3      	ldr	r3, [r4, #24]
 80096cc:	60a3      	str	r3, [r4, #8]
 80096ce:	89a3      	ldrh	r3, [r4, #12]
 80096d0:	071a      	lsls	r2, r3, #28
 80096d2:	d501      	bpl.n	80096d8 <__swbuf_r+0x20>
 80096d4:	6923      	ldr	r3, [r4, #16]
 80096d6:	b943      	cbnz	r3, 80096ea <__swbuf_r+0x32>
 80096d8:	4621      	mov	r1, r4
 80096da:	4628      	mov	r0, r5
 80096dc:	f000 f82a 	bl	8009734 <__swsetup_r>
 80096e0:	b118      	cbz	r0, 80096ea <__swbuf_r+0x32>
 80096e2:	f04f 37ff 	mov.w	r7, #4294967295
 80096e6:	4638      	mov	r0, r7
 80096e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80096ea:	6823      	ldr	r3, [r4, #0]
 80096ec:	6922      	ldr	r2, [r4, #16]
 80096ee:	1a98      	subs	r0, r3, r2
 80096f0:	6963      	ldr	r3, [r4, #20]
 80096f2:	b2f6      	uxtb	r6, r6
 80096f4:	4283      	cmp	r3, r0
 80096f6:	4637      	mov	r7, r6
 80096f8:	dc05      	bgt.n	8009706 <__swbuf_r+0x4e>
 80096fa:	4621      	mov	r1, r4
 80096fc:	4628      	mov	r0, r5
 80096fe:	f7ff ffb3 	bl	8009668 <_fflush_r>
 8009702:	2800      	cmp	r0, #0
 8009704:	d1ed      	bne.n	80096e2 <__swbuf_r+0x2a>
 8009706:	68a3      	ldr	r3, [r4, #8]
 8009708:	3b01      	subs	r3, #1
 800970a:	60a3      	str	r3, [r4, #8]
 800970c:	6823      	ldr	r3, [r4, #0]
 800970e:	1c5a      	adds	r2, r3, #1
 8009710:	6022      	str	r2, [r4, #0]
 8009712:	701e      	strb	r6, [r3, #0]
 8009714:	6962      	ldr	r2, [r4, #20]
 8009716:	1c43      	adds	r3, r0, #1
 8009718:	429a      	cmp	r2, r3
 800971a:	d004      	beq.n	8009726 <__swbuf_r+0x6e>
 800971c:	89a3      	ldrh	r3, [r4, #12]
 800971e:	07db      	lsls	r3, r3, #31
 8009720:	d5e1      	bpl.n	80096e6 <__swbuf_r+0x2e>
 8009722:	2e0a      	cmp	r6, #10
 8009724:	d1df      	bne.n	80096e6 <__swbuf_r+0x2e>
 8009726:	4621      	mov	r1, r4
 8009728:	4628      	mov	r0, r5
 800972a:	f7ff ff9d 	bl	8009668 <_fflush_r>
 800972e:	2800      	cmp	r0, #0
 8009730:	d0d9      	beq.n	80096e6 <__swbuf_r+0x2e>
 8009732:	e7d6      	b.n	80096e2 <__swbuf_r+0x2a>

08009734 <__swsetup_r>:
 8009734:	b538      	push	{r3, r4, r5, lr}
 8009736:	4b29      	ldr	r3, [pc, #164]	@ (80097dc <__swsetup_r+0xa8>)
 8009738:	4605      	mov	r5, r0
 800973a:	6818      	ldr	r0, [r3, #0]
 800973c:	460c      	mov	r4, r1
 800973e:	b118      	cbz	r0, 8009748 <__swsetup_r+0x14>
 8009740:	6a03      	ldr	r3, [r0, #32]
 8009742:	b90b      	cbnz	r3, 8009748 <__swsetup_r+0x14>
 8009744:	f7fd f8b8 	bl	80068b8 <__sinit>
 8009748:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800974c:	0719      	lsls	r1, r3, #28
 800974e:	d422      	bmi.n	8009796 <__swsetup_r+0x62>
 8009750:	06da      	lsls	r2, r3, #27
 8009752:	d407      	bmi.n	8009764 <__swsetup_r+0x30>
 8009754:	2209      	movs	r2, #9
 8009756:	602a      	str	r2, [r5, #0]
 8009758:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800975c:	81a3      	strh	r3, [r4, #12]
 800975e:	f04f 30ff 	mov.w	r0, #4294967295
 8009762:	e033      	b.n	80097cc <__swsetup_r+0x98>
 8009764:	0758      	lsls	r0, r3, #29
 8009766:	d512      	bpl.n	800978e <__swsetup_r+0x5a>
 8009768:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800976a:	b141      	cbz	r1, 800977e <__swsetup_r+0x4a>
 800976c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009770:	4299      	cmp	r1, r3
 8009772:	d002      	beq.n	800977a <__swsetup_r+0x46>
 8009774:	4628      	mov	r0, r5
 8009776:	f7fe f82b 	bl	80077d0 <_free_r>
 800977a:	2300      	movs	r3, #0
 800977c:	6363      	str	r3, [r4, #52]	@ 0x34
 800977e:	89a3      	ldrh	r3, [r4, #12]
 8009780:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009784:	81a3      	strh	r3, [r4, #12]
 8009786:	2300      	movs	r3, #0
 8009788:	6063      	str	r3, [r4, #4]
 800978a:	6923      	ldr	r3, [r4, #16]
 800978c:	6023      	str	r3, [r4, #0]
 800978e:	89a3      	ldrh	r3, [r4, #12]
 8009790:	f043 0308 	orr.w	r3, r3, #8
 8009794:	81a3      	strh	r3, [r4, #12]
 8009796:	6923      	ldr	r3, [r4, #16]
 8009798:	b94b      	cbnz	r3, 80097ae <__swsetup_r+0x7a>
 800979a:	89a3      	ldrh	r3, [r4, #12]
 800979c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80097a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80097a4:	d003      	beq.n	80097ae <__swsetup_r+0x7a>
 80097a6:	4621      	mov	r1, r4
 80097a8:	4628      	mov	r0, r5
 80097aa:	f000 fc5d 	bl	800a068 <__smakebuf_r>
 80097ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80097b2:	f013 0201 	ands.w	r2, r3, #1
 80097b6:	d00a      	beq.n	80097ce <__swsetup_r+0x9a>
 80097b8:	2200      	movs	r2, #0
 80097ba:	60a2      	str	r2, [r4, #8]
 80097bc:	6962      	ldr	r2, [r4, #20]
 80097be:	4252      	negs	r2, r2
 80097c0:	61a2      	str	r2, [r4, #24]
 80097c2:	6922      	ldr	r2, [r4, #16]
 80097c4:	b942      	cbnz	r2, 80097d8 <__swsetup_r+0xa4>
 80097c6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80097ca:	d1c5      	bne.n	8009758 <__swsetup_r+0x24>
 80097cc:	bd38      	pop	{r3, r4, r5, pc}
 80097ce:	0799      	lsls	r1, r3, #30
 80097d0:	bf58      	it	pl
 80097d2:	6962      	ldrpl	r2, [r4, #20]
 80097d4:	60a2      	str	r2, [r4, #8]
 80097d6:	e7f4      	b.n	80097c2 <__swsetup_r+0x8e>
 80097d8:	2000      	movs	r0, #0
 80097da:	e7f7      	b.n	80097cc <__swsetup_r+0x98>
 80097dc:	20000018 	.word	0x20000018

080097e0 <memmove>:
 80097e0:	4288      	cmp	r0, r1
 80097e2:	b510      	push	{r4, lr}
 80097e4:	eb01 0402 	add.w	r4, r1, r2
 80097e8:	d902      	bls.n	80097f0 <memmove+0x10>
 80097ea:	4284      	cmp	r4, r0
 80097ec:	4623      	mov	r3, r4
 80097ee:	d807      	bhi.n	8009800 <memmove+0x20>
 80097f0:	1e43      	subs	r3, r0, #1
 80097f2:	42a1      	cmp	r1, r4
 80097f4:	d008      	beq.n	8009808 <memmove+0x28>
 80097f6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80097fa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80097fe:	e7f8      	b.n	80097f2 <memmove+0x12>
 8009800:	4402      	add	r2, r0
 8009802:	4601      	mov	r1, r0
 8009804:	428a      	cmp	r2, r1
 8009806:	d100      	bne.n	800980a <memmove+0x2a>
 8009808:	bd10      	pop	{r4, pc}
 800980a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800980e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009812:	e7f7      	b.n	8009804 <memmove+0x24>

08009814 <strncmp>:
 8009814:	b510      	push	{r4, lr}
 8009816:	b16a      	cbz	r2, 8009834 <strncmp+0x20>
 8009818:	3901      	subs	r1, #1
 800981a:	1884      	adds	r4, r0, r2
 800981c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009820:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009824:	429a      	cmp	r2, r3
 8009826:	d103      	bne.n	8009830 <strncmp+0x1c>
 8009828:	42a0      	cmp	r0, r4
 800982a:	d001      	beq.n	8009830 <strncmp+0x1c>
 800982c:	2a00      	cmp	r2, #0
 800982e:	d1f5      	bne.n	800981c <strncmp+0x8>
 8009830:	1ad0      	subs	r0, r2, r3
 8009832:	bd10      	pop	{r4, pc}
 8009834:	4610      	mov	r0, r2
 8009836:	e7fc      	b.n	8009832 <strncmp+0x1e>

08009838 <_sbrk_r>:
 8009838:	b538      	push	{r3, r4, r5, lr}
 800983a:	4d06      	ldr	r5, [pc, #24]	@ (8009854 <_sbrk_r+0x1c>)
 800983c:	2300      	movs	r3, #0
 800983e:	4604      	mov	r4, r0
 8009840:	4608      	mov	r0, r1
 8009842:	602b      	str	r3, [r5, #0]
 8009844:	f7f8 fb4e 	bl	8001ee4 <_sbrk>
 8009848:	1c43      	adds	r3, r0, #1
 800984a:	d102      	bne.n	8009852 <_sbrk_r+0x1a>
 800984c:	682b      	ldr	r3, [r5, #0]
 800984e:	b103      	cbz	r3, 8009852 <_sbrk_r+0x1a>
 8009850:	6023      	str	r3, [r4, #0]
 8009852:	bd38      	pop	{r3, r4, r5, pc}
 8009854:	2000056c 	.word	0x2000056c

08009858 <memcpy>:
 8009858:	440a      	add	r2, r1
 800985a:	4291      	cmp	r1, r2
 800985c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009860:	d100      	bne.n	8009864 <memcpy+0xc>
 8009862:	4770      	bx	lr
 8009864:	b510      	push	{r4, lr}
 8009866:	f811 4b01 	ldrb.w	r4, [r1], #1
 800986a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800986e:	4291      	cmp	r1, r2
 8009870:	d1f9      	bne.n	8009866 <memcpy+0xe>
 8009872:	bd10      	pop	{r4, pc}
 8009874:	0000      	movs	r0, r0
	...

08009878 <nan>:
 8009878:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009880 <nan+0x8>
 800987c:	4770      	bx	lr
 800987e:	bf00      	nop
 8009880:	00000000 	.word	0x00000000
 8009884:	7ff80000 	.word	0x7ff80000

08009888 <__assert_func>:
 8009888:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800988a:	4614      	mov	r4, r2
 800988c:	461a      	mov	r2, r3
 800988e:	4b09      	ldr	r3, [pc, #36]	@ (80098b4 <__assert_func+0x2c>)
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	4605      	mov	r5, r0
 8009894:	68d8      	ldr	r0, [r3, #12]
 8009896:	b14c      	cbz	r4, 80098ac <__assert_func+0x24>
 8009898:	4b07      	ldr	r3, [pc, #28]	@ (80098b8 <__assert_func+0x30>)
 800989a:	9100      	str	r1, [sp, #0]
 800989c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80098a0:	4906      	ldr	r1, [pc, #24]	@ (80098bc <__assert_func+0x34>)
 80098a2:	462b      	mov	r3, r5
 80098a4:	f000 fba8 	bl	8009ff8 <fiprintf>
 80098a8:	f000 fc3c 	bl	800a124 <abort>
 80098ac:	4b04      	ldr	r3, [pc, #16]	@ (80098c0 <__assert_func+0x38>)
 80098ae:	461c      	mov	r4, r3
 80098b0:	e7f3      	b.n	800989a <__assert_func+0x12>
 80098b2:	bf00      	nop
 80098b4:	20000018 	.word	0x20000018
 80098b8:	0800b25a 	.word	0x0800b25a
 80098bc:	0800b267 	.word	0x0800b267
 80098c0:	0800b295 	.word	0x0800b295

080098c4 <_calloc_r>:
 80098c4:	b570      	push	{r4, r5, r6, lr}
 80098c6:	fba1 5402 	umull	r5, r4, r1, r2
 80098ca:	b934      	cbnz	r4, 80098da <_calloc_r+0x16>
 80098cc:	4629      	mov	r1, r5
 80098ce:	f7fd fff3 	bl	80078b8 <_malloc_r>
 80098d2:	4606      	mov	r6, r0
 80098d4:	b928      	cbnz	r0, 80098e2 <_calloc_r+0x1e>
 80098d6:	4630      	mov	r0, r6
 80098d8:	bd70      	pop	{r4, r5, r6, pc}
 80098da:	220c      	movs	r2, #12
 80098dc:	6002      	str	r2, [r0, #0]
 80098de:	2600      	movs	r6, #0
 80098e0:	e7f9      	b.n	80098d6 <_calloc_r+0x12>
 80098e2:	462a      	mov	r2, r5
 80098e4:	4621      	mov	r1, r4
 80098e6:	f7fd f894 	bl	8006a12 <memset>
 80098ea:	e7f4      	b.n	80098d6 <_calloc_r+0x12>

080098ec <rshift>:
 80098ec:	6903      	ldr	r3, [r0, #16]
 80098ee:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80098f2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80098f6:	ea4f 1261 	mov.w	r2, r1, asr #5
 80098fa:	f100 0414 	add.w	r4, r0, #20
 80098fe:	dd45      	ble.n	800998c <rshift+0xa0>
 8009900:	f011 011f 	ands.w	r1, r1, #31
 8009904:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009908:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800990c:	d10c      	bne.n	8009928 <rshift+0x3c>
 800990e:	f100 0710 	add.w	r7, r0, #16
 8009912:	4629      	mov	r1, r5
 8009914:	42b1      	cmp	r1, r6
 8009916:	d334      	bcc.n	8009982 <rshift+0x96>
 8009918:	1a9b      	subs	r3, r3, r2
 800991a:	009b      	lsls	r3, r3, #2
 800991c:	1eea      	subs	r2, r5, #3
 800991e:	4296      	cmp	r6, r2
 8009920:	bf38      	it	cc
 8009922:	2300      	movcc	r3, #0
 8009924:	4423      	add	r3, r4
 8009926:	e015      	b.n	8009954 <rshift+0x68>
 8009928:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800992c:	f1c1 0820 	rsb	r8, r1, #32
 8009930:	40cf      	lsrs	r7, r1
 8009932:	f105 0e04 	add.w	lr, r5, #4
 8009936:	46a1      	mov	r9, r4
 8009938:	4576      	cmp	r6, lr
 800993a:	46f4      	mov	ip, lr
 800993c:	d815      	bhi.n	800996a <rshift+0x7e>
 800993e:	1a9a      	subs	r2, r3, r2
 8009940:	0092      	lsls	r2, r2, #2
 8009942:	3a04      	subs	r2, #4
 8009944:	3501      	adds	r5, #1
 8009946:	42ae      	cmp	r6, r5
 8009948:	bf38      	it	cc
 800994a:	2200      	movcc	r2, #0
 800994c:	18a3      	adds	r3, r4, r2
 800994e:	50a7      	str	r7, [r4, r2]
 8009950:	b107      	cbz	r7, 8009954 <rshift+0x68>
 8009952:	3304      	adds	r3, #4
 8009954:	1b1a      	subs	r2, r3, r4
 8009956:	42a3      	cmp	r3, r4
 8009958:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800995c:	bf08      	it	eq
 800995e:	2300      	moveq	r3, #0
 8009960:	6102      	str	r2, [r0, #16]
 8009962:	bf08      	it	eq
 8009964:	6143      	streq	r3, [r0, #20]
 8009966:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800996a:	f8dc c000 	ldr.w	ip, [ip]
 800996e:	fa0c fc08 	lsl.w	ip, ip, r8
 8009972:	ea4c 0707 	orr.w	r7, ip, r7
 8009976:	f849 7b04 	str.w	r7, [r9], #4
 800997a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800997e:	40cf      	lsrs	r7, r1
 8009980:	e7da      	b.n	8009938 <rshift+0x4c>
 8009982:	f851 cb04 	ldr.w	ip, [r1], #4
 8009986:	f847 cf04 	str.w	ip, [r7, #4]!
 800998a:	e7c3      	b.n	8009914 <rshift+0x28>
 800998c:	4623      	mov	r3, r4
 800998e:	e7e1      	b.n	8009954 <rshift+0x68>

08009990 <__hexdig_fun>:
 8009990:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8009994:	2b09      	cmp	r3, #9
 8009996:	d802      	bhi.n	800999e <__hexdig_fun+0xe>
 8009998:	3820      	subs	r0, #32
 800999a:	b2c0      	uxtb	r0, r0
 800999c:	4770      	bx	lr
 800999e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80099a2:	2b05      	cmp	r3, #5
 80099a4:	d801      	bhi.n	80099aa <__hexdig_fun+0x1a>
 80099a6:	3847      	subs	r0, #71	@ 0x47
 80099a8:	e7f7      	b.n	800999a <__hexdig_fun+0xa>
 80099aa:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80099ae:	2b05      	cmp	r3, #5
 80099b0:	d801      	bhi.n	80099b6 <__hexdig_fun+0x26>
 80099b2:	3827      	subs	r0, #39	@ 0x27
 80099b4:	e7f1      	b.n	800999a <__hexdig_fun+0xa>
 80099b6:	2000      	movs	r0, #0
 80099b8:	4770      	bx	lr
	...

080099bc <__gethex>:
 80099bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099c0:	b085      	sub	sp, #20
 80099c2:	468a      	mov	sl, r1
 80099c4:	9302      	str	r3, [sp, #8]
 80099c6:	680b      	ldr	r3, [r1, #0]
 80099c8:	9001      	str	r0, [sp, #4]
 80099ca:	4690      	mov	r8, r2
 80099cc:	1c9c      	adds	r4, r3, #2
 80099ce:	46a1      	mov	r9, r4
 80099d0:	f814 0b01 	ldrb.w	r0, [r4], #1
 80099d4:	2830      	cmp	r0, #48	@ 0x30
 80099d6:	d0fa      	beq.n	80099ce <__gethex+0x12>
 80099d8:	eba9 0303 	sub.w	r3, r9, r3
 80099dc:	f1a3 0b02 	sub.w	fp, r3, #2
 80099e0:	f7ff ffd6 	bl	8009990 <__hexdig_fun>
 80099e4:	4605      	mov	r5, r0
 80099e6:	2800      	cmp	r0, #0
 80099e8:	d168      	bne.n	8009abc <__gethex+0x100>
 80099ea:	49a0      	ldr	r1, [pc, #640]	@ (8009c6c <__gethex+0x2b0>)
 80099ec:	2201      	movs	r2, #1
 80099ee:	4648      	mov	r0, r9
 80099f0:	f7ff ff10 	bl	8009814 <strncmp>
 80099f4:	4607      	mov	r7, r0
 80099f6:	2800      	cmp	r0, #0
 80099f8:	d167      	bne.n	8009aca <__gethex+0x10e>
 80099fa:	f899 0001 	ldrb.w	r0, [r9, #1]
 80099fe:	4626      	mov	r6, r4
 8009a00:	f7ff ffc6 	bl	8009990 <__hexdig_fun>
 8009a04:	2800      	cmp	r0, #0
 8009a06:	d062      	beq.n	8009ace <__gethex+0x112>
 8009a08:	4623      	mov	r3, r4
 8009a0a:	7818      	ldrb	r0, [r3, #0]
 8009a0c:	2830      	cmp	r0, #48	@ 0x30
 8009a0e:	4699      	mov	r9, r3
 8009a10:	f103 0301 	add.w	r3, r3, #1
 8009a14:	d0f9      	beq.n	8009a0a <__gethex+0x4e>
 8009a16:	f7ff ffbb 	bl	8009990 <__hexdig_fun>
 8009a1a:	fab0 f580 	clz	r5, r0
 8009a1e:	096d      	lsrs	r5, r5, #5
 8009a20:	f04f 0b01 	mov.w	fp, #1
 8009a24:	464a      	mov	r2, r9
 8009a26:	4616      	mov	r6, r2
 8009a28:	3201      	adds	r2, #1
 8009a2a:	7830      	ldrb	r0, [r6, #0]
 8009a2c:	f7ff ffb0 	bl	8009990 <__hexdig_fun>
 8009a30:	2800      	cmp	r0, #0
 8009a32:	d1f8      	bne.n	8009a26 <__gethex+0x6a>
 8009a34:	498d      	ldr	r1, [pc, #564]	@ (8009c6c <__gethex+0x2b0>)
 8009a36:	2201      	movs	r2, #1
 8009a38:	4630      	mov	r0, r6
 8009a3a:	f7ff feeb 	bl	8009814 <strncmp>
 8009a3e:	2800      	cmp	r0, #0
 8009a40:	d13f      	bne.n	8009ac2 <__gethex+0x106>
 8009a42:	b944      	cbnz	r4, 8009a56 <__gethex+0x9a>
 8009a44:	1c74      	adds	r4, r6, #1
 8009a46:	4622      	mov	r2, r4
 8009a48:	4616      	mov	r6, r2
 8009a4a:	3201      	adds	r2, #1
 8009a4c:	7830      	ldrb	r0, [r6, #0]
 8009a4e:	f7ff ff9f 	bl	8009990 <__hexdig_fun>
 8009a52:	2800      	cmp	r0, #0
 8009a54:	d1f8      	bne.n	8009a48 <__gethex+0x8c>
 8009a56:	1ba4      	subs	r4, r4, r6
 8009a58:	00a7      	lsls	r7, r4, #2
 8009a5a:	7833      	ldrb	r3, [r6, #0]
 8009a5c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009a60:	2b50      	cmp	r3, #80	@ 0x50
 8009a62:	d13e      	bne.n	8009ae2 <__gethex+0x126>
 8009a64:	7873      	ldrb	r3, [r6, #1]
 8009a66:	2b2b      	cmp	r3, #43	@ 0x2b
 8009a68:	d033      	beq.n	8009ad2 <__gethex+0x116>
 8009a6a:	2b2d      	cmp	r3, #45	@ 0x2d
 8009a6c:	d034      	beq.n	8009ad8 <__gethex+0x11c>
 8009a6e:	1c71      	adds	r1, r6, #1
 8009a70:	2400      	movs	r4, #0
 8009a72:	7808      	ldrb	r0, [r1, #0]
 8009a74:	f7ff ff8c 	bl	8009990 <__hexdig_fun>
 8009a78:	1e43      	subs	r3, r0, #1
 8009a7a:	b2db      	uxtb	r3, r3
 8009a7c:	2b18      	cmp	r3, #24
 8009a7e:	d830      	bhi.n	8009ae2 <__gethex+0x126>
 8009a80:	f1a0 0210 	sub.w	r2, r0, #16
 8009a84:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009a88:	f7ff ff82 	bl	8009990 <__hexdig_fun>
 8009a8c:	f100 3cff 	add.w	ip, r0, #4294967295
 8009a90:	fa5f fc8c 	uxtb.w	ip, ip
 8009a94:	f1bc 0f18 	cmp.w	ip, #24
 8009a98:	f04f 030a 	mov.w	r3, #10
 8009a9c:	d91e      	bls.n	8009adc <__gethex+0x120>
 8009a9e:	b104      	cbz	r4, 8009aa2 <__gethex+0xe6>
 8009aa0:	4252      	negs	r2, r2
 8009aa2:	4417      	add	r7, r2
 8009aa4:	f8ca 1000 	str.w	r1, [sl]
 8009aa8:	b1ed      	cbz	r5, 8009ae6 <__gethex+0x12a>
 8009aaa:	f1bb 0f00 	cmp.w	fp, #0
 8009aae:	bf0c      	ite	eq
 8009ab0:	2506      	moveq	r5, #6
 8009ab2:	2500      	movne	r5, #0
 8009ab4:	4628      	mov	r0, r5
 8009ab6:	b005      	add	sp, #20
 8009ab8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009abc:	2500      	movs	r5, #0
 8009abe:	462c      	mov	r4, r5
 8009ac0:	e7b0      	b.n	8009a24 <__gethex+0x68>
 8009ac2:	2c00      	cmp	r4, #0
 8009ac4:	d1c7      	bne.n	8009a56 <__gethex+0x9a>
 8009ac6:	4627      	mov	r7, r4
 8009ac8:	e7c7      	b.n	8009a5a <__gethex+0x9e>
 8009aca:	464e      	mov	r6, r9
 8009acc:	462f      	mov	r7, r5
 8009ace:	2501      	movs	r5, #1
 8009ad0:	e7c3      	b.n	8009a5a <__gethex+0x9e>
 8009ad2:	2400      	movs	r4, #0
 8009ad4:	1cb1      	adds	r1, r6, #2
 8009ad6:	e7cc      	b.n	8009a72 <__gethex+0xb6>
 8009ad8:	2401      	movs	r4, #1
 8009ada:	e7fb      	b.n	8009ad4 <__gethex+0x118>
 8009adc:	fb03 0002 	mla	r0, r3, r2, r0
 8009ae0:	e7ce      	b.n	8009a80 <__gethex+0xc4>
 8009ae2:	4631      	mov	r1, r6
 8009ae4:	e7de      	b.n	8009aa4 <__gethex+0xe8>
 8009ae6:	eba6 0309 	sub.w	r3, r6, r9
 8009aea:	3b01      	subs	r3, #1
 8009aec:	4629      	mov	r1, r5
 8009aee:	2b07      	cmp	r3, #7
 8009af0:	dc0a      	bgt.n	8009b08 <__gethex+0x14c>
 8009af2:	9801      	ldr	r0, [sp, #4]
 8009af4:	f7fd ff6c 	bl	80079d0 <_Balloc>
 8009af8:	4604      	mov	r4, r0
 8009afa:	b940      	cbnz	r0, 8009b0e <__gethex+0x152>
 8009afc:	4b5c      	ldr	r3, [pc, #368]	@ (8009c70 <__gethex+0x2b4>)
 8009afe:	4602      	mov	r2, r0
 8009b00:	21e4      	movs	r1, #228	@ 0xe4
 8009b02:	485c      	ldr	r0, [pc, #368]	@ (8009c74 <__gethex+0x2b8>)
 8009b04:	f7ff fec0 	bl	8009888 <__assert_func>
 8009b08:	3101      	adds	r1, #1
 8009b0a:	105b      	asrs	r3, r3, #1
 8009b0c:	e7ef      	b.n	8009aee <__gethex+0x132>
 8009b0e:	f100 0a14 	add.w	sl, r0, #20
 8009b12:	2300      	movs	r3, #0
 8009b14:	4655      	mov	r5, sl
 8009b16:	469b      	mov	fp, r3
 8009b18:	45b1      	cmp	r9, r6
 8009b1a:	d337      	bcc.n	8009b8c <__gethex+0x1d0>
 8009b1c:	f845 bb04 	str.w	fp, [r5], #4
 8009b20:	eba5 050a 	sub.w	r5, r5, sl
 8009b24:	10ad      	asrs	r5, r5, #2
 8009b26:	6125      	str	r5, [r4, #16]
 8009b28:	4658      	mov	r0, fp
 8009b2a:	f7fe f843 	bl	8007bb4 <__hi0bits>
 8009b2e:	016d      	lsls	r5, r5, #5
 8009b30:	f8d8 6000 	ldr.w	r6, [r8]
 8009b34:	1a2d      	subs	r5, r5, r0
 8009b36:	42b5      	cmp	r5, r6
 8009b38:	dd54      	ble.n	8009be4 <__gethex+0x228>
 8009b3a:	1bad      	subs	r5, r5, r6
 8009b3c:	4629      	mov	r1, r5
 8009b3e:	4620      	mov	r0, r4
 8009b40:	f7fe fbcf 	bl	80082e2 <__any_on>
 8009b44:	4681      	mov	r9, r0
 8009b46:	b178      	cbz	r0, 8009b68 <__gethex+0x1ac>
 8009b48:	1e6b      	subs	r3, r5, #1
 8009b4a:	1159      	asrs	r1, r3, #5
 8009b4c:	f003 021f 	and.w	r2, r3, #31
 8009b50:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009b54:	f04f 0901 	mov.w	r9, #1
 8009b58:	fa09 f202 	lsl.w	r2, r9, r2
 8009b5c:	420a      	tst	r2, r1
 8009b5e:	d003      	beq.n	8009b68 <__gethex+0x1ac>
 8009b60:	454b      	cmp	r3, r9
 8009b62:	dc36      	bgt.n	8009bd2 <__gethex+0x216>
 8009b64:	f04f 0902 	mov.w	r9, #2
 8009b68:	4629      	mov	r1, r5
 8009b6a:	4620      	mov	r0, r4
 8009b6c:	f7ff febe 	bl	80098ec <rshift>
 8009b70:	442f      	add	r7, r5
 8009b72:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009b76:	42bb      	cmp	r3, r7
 8009b78:	da42      	bge.n	8009c00 <__gethex+0x244>
 8009b7a:	9801      	ldr	r0, [sp, #4]
 8009b7c:	4621      	mov	r1, r4
 8009b7e:	f7fd ff67 	bl	8007a50 <_Bfree>
 8009b82:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009b84:	2300      	movs	r3, #0
 8009b86:	6013      	str	r3, [r2, #0]
 8009b88:	25a3      	movs	r5, #163	@ 0xa3
 8009b8a:	e793      	b.n	8009ab4 <__gethex+0xf8>
 8009b8c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8009b90:	2a2e      	cmp	r2, #46	@ 0x2e
 8009b92:	d012      	beq.n	8009bba <__gethex+0x1fe>
 8009b94:	2b20      	cmp	r3, #32
 8009b96:	d104      	bne.n	8009ba2 <__gethex+0x1e6>
 8009b98:	f845 bb04 	str.w	fp, [r5], #4
 8009b9c:	f04f 0b00 	mov.w	fp, #0
 8009ba0:	465b      	mov	r3, fp
 8009ba2:	7830      	ldrb	r0, [r6, #0]
 8009ba4:	9303      	str	r3, [sp, #12]
 8009ba6:	f7ff fef3 	bl	8009990 <__hexdig_fun>
 8009baa:	9b03      	ldr	r3, [sp, #12]
 8009bac:	f000 000f 	and.w	r0, r0, #15
 8009bb0:	4098      	lsls	r0, r3
 8009bb2:	ea4b 0b00 	orr.w	fp, fp, r0
 8009bb6:	3304      	adds	r3, #4
 8009bb8:	e7ae      	b.n	8009b18 <__gethex+0x15c>
 8009bba:	45b1      	cmp	r9, r6
 8009bbc:	d8ea      	bhi.n	8009b94 <__gethex+0x1d8>
 8009bbe:	492b      	ldr	r1, [pc, #172]	@ (8009c6c <__gethex+0x2b0>)
 8009bc0:	9303      	str	r3, [sp, #12]
 8009bc2:	2201      	movs	r2, #1
 8009bc4:	4630      	mov	r0, r6
 8009bc6:	f7ff fe25 	bl	8009814 <strncmp>
 8009bca:	9b03      	ldr	r3, [sp, #12]
 8009bcc:	2800      	cmp	r0, #0
 8009bce:	d1e1      	bne.n	8009b94 <__gethex+0x1d8>
 8009bd0:	e7a2      	b.n	8009b18 <__gethex+0x15c>
 8009bd2:	1ea9      	subs	r1, r5, #2
 8009bd4:	4620      	mov	r0, r4
 8009bd6:	f7fe fb84 	bl	80082e2 <__any_on>
 8009bda:	2800      	cmp	r0, #0
 8009bdc:	d0c2      	beq.n	8009b64 <__gethex+0x1a8>
 8009bde:	f04f 0903 	mov.w	r9, #3
 8009be2:	e7c1      	b.n	8009b68 <__gethex+0x1ac>
 8009be4:	da09      	bge.n	8009bfa <__gethex+0x23e>
 8009be6:	1b75      	subs	r5, r6, r5
 8009be8:	4621      	mov	r1, r4
 8009bea:	9801      	ldr	r0, [sp, #4]
 8009bec:	462a      	mov	r2, r5
 8009bee:	f7fe f93f 	bl	8007e70 <__lshift>
 8009bf2:	1b7f      	subs	r7, r7, r5
 8009bf4:	4604      	mov	r4, r0
 8009bf6:	f100 0a14 	add.w	sl, r0, #20
 8009bfa:	f04f 0900 	mov.w	r9, #0
 8009bfe:	e7b8      	b.n	8009b72 <__gethex+0x1b6>
 8009c00:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009c04:	42bd      	cmp	r5, r7
 8009c06:	dd6f      	ble.n	8009ce8 <__gethex+0x32c>
 8009c08:	1bed      	subs	r5, r5, r7
 8009c0a:	42ae      	cmp	r6, r5
 8009c0c:	dc34      	bgt.n	8009c78 <__gethex+0x2bc>
 8009c0e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009c12:	2b02      	cmp	r3, #2
 8009c14:	d022      	beq.n	8009c5c <__gethex+0x2a0>
 8009c16:	2b03      	cmp	r3, #3
 8009c18:	d024      	beq.n	8009c64 <__gethex+0x2a8>
 8009c1a:	2b01      	cmp	r3, #1
 8009c1c:	d115      	bne.n	8009c4a <__gethex+0x28e>
 8009c1e:	42ae      	cmp	r6, r5
 8009c20:	d113      	bne.n	8009c4a <__gethex+0x28e>
 8009c22:	2e01      	cmp	r6, #1
 8009c24:	d10b      	bne.n	8009c3e <__gethex+0x282>
 8009c26:	9a02      	ldr	r2, [sp, #8]
 8009c28:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009c2c:	6013      	str	r3, [r2, #0]
 8009c2e:	2301      	movs	r3, #1
 8009c30:	6123      	str	r3, [r4, #16]
 8009c32:	f8ca 3000 	str.w	r3, [sl]
 8009c36:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009c38:	2562      	movs	r5, #98	@ 0x62
 8009c3a:	601c      	str	r4, [r3, #0]
 8009c3c:	e73a      	b.n	8009ab4 <__gethex+0xf8>
 8009c3e:	1e71      	subs	r1, r6, #1
 8009c40:	4620      	mov	r0, r4
 8009c42:	f7fe fb4e 	bl	80082e2 <__any_on>
 8009c46:	2800      	cmp	r0, #0
 8009c48:	d1ed      	bne.n	8009c26 <__gethex+0x26a>
 8009c4a:	9801      	ldr	r0, [sp, #4]
 8009c4c:	4621      	mov	r1, r4
 8009c4e:	f7fd feff 	bl	8007a50 <_Bfree>
 8009c52:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009c54:	2300      	movs	r3, #0
 8009c56:	6013      	str	r3, [r2, #0]
 8009c58:	2550      	movs	r5, #80	@ 0x50
 8009c5a:	e72b      	b.n	8009ab4 <__gethex+0xf8>
 8009c5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d1f3      	bne.n	8009c4a <__gethex+0x28e>
 8009c62:	e7e0      	b.n	8009c26 <__gethex+0x26a>
 8009c64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d1dd      	bne.n	8009c26 <__gethex+0x26a>
 8009c6a:	e7ee      	b.n	8009c4a <__gethex+0x28e>
 8009c6c:	0800b23f 	.word	0x0800b23f
 8009c70:	0800b1d5 	.word	0x0800b1d5
 8009c74:	0800b296 	.word	0x0800b296
 8009c78:	1e6f      	subs	r7, r5, #1
 8009c7a:	f1b9 0f00 	cmp.w	r9, #0
 8009c7e:	d130      	bne.n	8009ce2 <__gethex+0x326>
 8009c80:	b127      	cbz	r7, 8009c8c <__gethex+0x2d0>
 8009c82:	4639      	mov	r1, r7
 8009c84:	4620      	mov	r0, r4
 8009c86:	f7fe fb2c 	bl	80082e2 <__any_on>
 8009c8a:	4681      	mov	r9, r0
 8009c8c:	117a      	asrs	r2, r7, #5
 8009c8e:	2301      	movs	r3, #1
 8009c90:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009c94:	f007 071f 	and.w	r7, r7, #31
 8009c98:	40bb      	lsls	r3, r7
 8009c9a:	4213      	tst	r3, r2
 8009c9c:	4629      	mov	r1, r5
 8009c9e:	4620      	mov	r0, r4
 8009ca0:	bf18      	it	ne
 8009ca2:	f049 0902 	orrne.w	r9, r9, #2
 8009ca6:	f7ff fe21 	bl	80098ec <rshift>
 8009caa:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8009cae:	1b76      	subs	r6, r6, r5
 8009cb0:	2502      	movs	r5, #2
 8009cb2:	f1b9 0f00 	cmp.w	r9, #0
 8009cb6:	d047      	beq.n	8009d48 <__gethex+0x38c>
 8009cb8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009cbc:	2b02      	cmp	r3, #2
 8009cbe:	d015      	beq.n	8009cec <__gethex+0x330>
 8009cc0:	2b03      	cmp	r3, #3
 8009cc2:	d017      	beq.n	8009cf4 <__gethex+0x338>
 8009cc4:	2b01      	cmp	r3, #1
 8009cc6:	d109      	bne.n	8009cdc <__gethex+0x320>
 8009cc8:	f019 0f02 	tst.w	r9, #2
 8009ccc:	d006      	beq.n	8009cdc <__gethex+0x320>
 8009cce:	f8da 3000 	ldr.w	r3, [sl]
 8009cd2:	ea49 0903 	orr.w	r9, r9, r3
 8009cd6:	f019 0f01 	tst.w	r9, #1
 8009cda:	d10e      	bne.n	8009cfa <__gethex+0x33e>
 8009cdc:	f045 0510 	orr.w	r5, r5, #16
 8009ce0:	e032      	b.n	8009d48 <__gethex+0x38c>
 8009ce2:	f04f 0901 	mov.w	r9, #1
 8009ce6:	e7d1      	b.n	8009c8c <__gethex+0x2d0>
 8009ce8:	2501      	movs	r5, #1
 8009cea:	e7e2      	b.n	8009cb2 <__gethex+0x2f6>
 8009cec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009cee:	f1c3 0301 	rsb	r3, r3, #1
 8009cf2:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009cf4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d0f0      	beq.n	8009cdc <__gethex+0x320>
 8009cfa:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009cfe:	f104 0314 	add.w	r3, r4, #20
 8009d02:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009d06:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009d0a:	f04f 0c00 	mov.w	ip, #0
 8009d0e:	4618      	mov	r0, r3
 8009d10:	f853 2b04 	ldr.w	r2, [r3], #4
 8009d14:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009d18:	d01b      	beq.n	8009d52 <__gethex+0x396>
 8009d1a:	3201      	adds	r2, #1
 8009d1c:	6002      	str	r2, [r0, #0]
 8009d1e:	2d02      	cmp	r5, #2
 8009d20:	f104 0314 	add.w	r3, r4, #20
 8009d24:	d13c      	bne.n	8009da0 <__gethex+0x3e4>
 8009d26:	f8d8 2000 	ldr.w	r2, [r8]
 8009d2a:	3a01      	subs	r2, #1
 8009d2c:	42b2      	cmp	r2, r6
 8009d2e:	d109      	bne.n	8009d44 <__gethex+0x388>
 8009d30:	1171      	asrs	r1, r6, #5
 8009d32:	2201      	movs	r2, #1
 8009d34:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009d38:	f006 061f 	and.w	r6, r6, #31
 8009d3c:	fa02 f606 	lsl.w	r6, r2, r6
 8009d40:	421e      	tst	r6, r3
 8009d42:	d13a      	bne.n	8009dba <__gethex+0x3fe>
 8009d44:	f045 0520 	orr.w	r5, r5, #32
 8009d48:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009d4a:	601c      	str	r4, [r3, #0]
 8009d4c:	9b02      	ldr	r3, [sp, #8]
 8009d4e:	601f      	str	r7, [r3, #0]
 8009d50:	e6b0      	b.n	8009ab4 <__gethex+0xf8>
 8009d52:	4299      	cmp	r1, r3
 8009d54:	f843 cc04 	str.w	ip, [r3, #-4]
 8009d58:	d8d9      	bhi.n	8009d0e <__gethex+0x352>
 8009d5a:	68a3      	ldr	r3, [r4, #8]
 8009d5c:	459b      	cmp	fp, r3
 8009d5e:	db17      	blt.n	8009d90 <__gethex+0x3d4>
 8009d60:	6861      	ldr	r1, [r4, #4]
 8009d62:	9801      	ldr	r0, [sp, #4]
 8009d64:	3101      	adds	r1, #1
 8009d66:	f7fd fe33 	bl	80079d0 <_Balloc>
 8009d6a:	4681      	mov	r9, r0
 8009d6c:	b918      	cbnz	r0, 8009d76 <__gethex+0x3ba>
 8009d6e:	4b1a      	ldr	r3, [pc, #104]	@ (8009dd8 <__gethex+0x41c>)
 8009d70:	4602      	mov	r2, r0
 8009d72:	2184      	movs	r1, #132	@ 0x84
 8009d74:	e6c5      	b.n	8009b02 <__gethex+0x146>
 8009d76:	6922      	ldr	r2, [r4, #16]
 8009d78:	3202      	adds	r2, #2
 8009d7a:	f104 010c 	add.w	r1, r4, #12
 8009d7e:	0092      	lsls	r2, r2, #2
 8009d80:	300c      	adds	r0, #12
 8009d82:	f7ff fd69 	bl	8009858 <memcpy>
 8009d86:	4621      	mov	r1, r4
 8009d88:	9801      	ldr	r0, [sp, #4]
 8009d8a:	f7fd fe61 	bl	8007a50 <_Bfree>
 8009d8e:	464c      	mov	r4, r9
 8009d90:	6923      	ldr	r3, [r4, #16]
 8009d92:	1c5a      	adds	r2, r3, #1
 8009d94:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009d98:	6122      	str	r2, [r4, #16]
 8009d9a:	2201      	movs	r2, #1
 8009d9c:	615a      	str	r2, [r3, #20]
 8009d9e:	e7be      	b.n	8009d1e <__gethex+0x362>
 8009da0:	6922      	ldr	r2, [r4, #16]
 8009da2:	455a      	cmp	r2, fp
 8009da4:	dd0b      	ble.n	8009dbe <__gethex+0x402>
 8009da6:	2101      	movs	r1, #1
 8009da8:	4620      	mov	r0, r4
 8009daa:	f7ff fd9f 	bl	80098ec <rshift>
 8009dae:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009db2:	3701      	adds	r7, #1
 8009db4:	42bb      	cmp	r3, r7
 8009db6:	f6ff aee0 	blt.w	8009b7a <__gethex+0x1be>
 8009dba:	2501      	movs	r5, #1
 8009dbc:	e7c2      	b.n	8009d44 <__gethex+0x388>
 8009dbe:	f016 061f 	ands.w	r6, r6, #31
 8009dc2:	d0fa      	beq.n	8009dba <__gethex+0x3fe>
 8009dc4:	4453      	add	r3, sl
 8009dc6:	f1c6 0620 	rsb	r6, r6, #32
 8009dca:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8009dce:	f7fd fef1 	bl	8007bb4 <__hi0bits>
 8009dd2:	42b0      	cmp	r0, r6
 8009dd4:	dbe7      	blt.n	8009da6 <__gethex+0x3ea>
 8009dd6:	e7f0      	b.n	8009dba <__gethex+0x3fe>
 8009dd8:	0800b1d5 	.word	0x0800b1d5

08009ddc <L_shift>:
 8009ddc:	f1c2 0208 	rsb	r2, r2, #8
 8009de0:	0092      	lsls	r2, r2, #2
 8009de2:	b570      	push	{r4, r5, r6, lr}
 8009de4:	f1c2 0620 	rsb	r6, r2, #32
 8009de8:	6843      	ldr	r3, [r0, #4]
 8009dea:	6804      	ldr	r4, [r0, #0]
 8009dec:	fa03 f506 	lsl.w	r5, r3, r6
 8009df0:	432c      	orrs	r4, r5
 8009df2:	40d3      	lsrs	r3, r2
 8009df4:	6004      	str	r4, [r0, #0]
 8009df6:	f840 3f04 	str.w	r3, [r0, #4]!
 8009dfa:	4288      	cmp	r0, r1
 8009dfc:	d3f4      	bcc.n	8009de8 <L_shift+0xc>
 8009dfe:	bd70      	pop	{r4, r5, r6, pc}

08009e00 <__match>:
 8009e00:	b530      	push	{r4, r5, lr}
 8009e02:	6803      	ldr	r3, [r0, #0]
 8009e04:	3301      	adds	r3, #1
 8009e06:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009e0a:	b914      	cbnz	r4, 8009e12 <__match+0x12>
 8009e0c:	6003      	str	r3, [r0, #0]
 8009e0e:	2001      	movs	r0, #1
 8009e10:	bd30      	pop	{r4, r5, pc}
 8009e12:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009e16:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8009e1a:	2d19      	cmp	r5, #25
 8009e1c:	bf98      	it	ls
 8009e1e:	3220      	addls	r2, #32
 8009e20:	42a2      	cmp	r2, r4
 8009e22:	d0f0      	beq.n	8009e06 <__match+0x6>
 8009e24:	2000      	movs	r0, #0
 8009e26:	e7f3      	b.n	8009e10 <__match+0x10>

08009e28 <__hexnan>:
 8009e28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e2c:	680b      	ldr	r3, [r1, #0]
 8009e2e:	6801      	ldr	r1, [r0, #0]
 8009e30:	115e      	asrs	r6, r3, #5
 8009e32:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009e36:	f013 031f 	ands.w	r3, r3, #31
 8009e3a:	b087      	sub	sp, #28
 8009e3c:	bf18      	it	ne
 8009e3e:	3604      	addne	r6, #4
 8009e40:	2500      	movs	r5, #0
 8009e42:	1f37      	subs	r7, r6, #4
 8009e44:	4682      	mov	sl, r0
 8009e46:	4690      	mov	r8, r2
 8009e48:	9301      	str	r3, [sp, #4]
 8009e4a:	f846 5c04 	str.w	r5, [r6, #-4]
 8009e4e:	46b9      	mov	r9, r7
 8009e50:	463c      	mov	r4, r7
 8009e52:	9502      	str	r5, [sp, #8]
 8009e54:	46ab      	mov	fp, r5
 8009e56:	784a      	ldrb	r2, [r1, #1]
 8009e58:	1c4b      	adds	r3, r1, #1
 8009e5a:	9303      	str	r3, [sp, #12]
 8009e5c:	b342      	cbz	r2, 8009eb0 <__hexnan+0x88>
 8009e5e:	4610      	mov	r0, r2
 8009e60:	9105      	str	r1, [sp, #20]
 8009e62:	9204      	str	r2, [sp, #16]
 8009e64:	f7ff fd94 	bl	8009990 <__hexdig_fun>
 8009e68:	2800      	cmp	r0, #0
 8009e6a:	d151      	bne.n	8009f10 <__hexnan+0xe8>
 8009e6c:	9a04      	ldr	r2, [sp, #16]
 8009e6e:	9905      	ldr	r1, [sp, #20]
 8009e70:	2a20      	cmp	r2, #32
 8009e72:	d818      	bhi.n	8009ea6 <__hexnan+0x7e>
 8009e74:	9b02      	ldr	r3, [sp, #8]
 8009e76:	459b      	cmp	fp, r3
 8009e78:	dd13      	ble.n	8009ea2 <__hexnan+0x7a>
 8009e7a:	454c      	cmp	r4, r9
 8009e7c:	d206      	bcs.n	8009e8c <__hexnan+0x64>
 8009e7e:	2d07      	cmp	r5, #7
 8009e80:	dc04      	bgt.n	8009e8c <__hexnan+0x64>
 8009e82:	462a      	mov	r2, r5
 8009e84:	4649      	mov	r1, r9
 8009e86:	4620      	mov	r0, r4
 8009e88:	f7ff ffa8 	bl	8009ddc <L_shift>
 8009e8c:	4544      	cmp	r4, r8
 8009e8e:	d952      	bls.n	8009f36 <__hexnan+0x10e>
 8009e90:	2300      	movs	r3, #0
 8009e92:	f1a4 0904 	sub.w	r9, r4, #4
 8009e96:	f844 3c04 	str.w	r3, [r4, #-4]
 8009e9a:	f8cd b008 	str.w	fp, [sp, #8]
 8009e9e:	464c      	mov	r4, r9
 8009ea0:	461d      	mov	r5, r3
 8009ea2:	9903      	ldr	r1, [sp, #12]
 8009ea4:	e7d7      	b.n	8009e56 <__hexnan+0x2e>
 8009ea6:	2a29      	cmp	r2, #41	@ 0x29
 8009ea8:	d157      	bne.n	8009f5a <__hexnan+0x132>
 8009eaa:	3102      	adds	r1, #2
 8009eac:	f8ca 1000 	str.w	r1, [sl]
 8009eb0:	f1bb 0f00 	cmp.w	fp, #0
 8009eb4:	d051      	beq.n	8009f5a <__hexnan+0x132>
 8009eb6:	454c      	cmp	r4, r9
 8009eb8:	d206      	bcs.n	8009ec8 <__hexnan+0xa0>
 8009eba:	2d07      	cmp	r5, #7
 8009ebc:	dc04      	bgt.n	8009ec8 <__hexnan+0xa0>
 8009ebe:	462a      	mov	r2, r5
 8009ec0:	4649      	mov	r1, r9
 8009ec2:	4620      	mov	r0, r4
 8009ec4:	f7ff ff8a 	bl	8009ddc <L_shift>
 8009ec8:	4544      	cmp	r4, r8
 8009eca:	d936      	bls.n	8009f3a <__hexnan+0x112>
 8009ecc:	f1a8 0204 	sub.w	r2, r8, #4
 8009ed0:	4623      	mov	r3, r4
 8009ed2:	f853 1b04 	ldr.w	r1, [r3], #4
 8009ed6:	f842 1f04 	str.w	r1, [r2, #4]!
 8009eda:	429f      	cmp	r7, r3
 8009edc:	d2f9      	bcs.n	8009ed2 <__hexnan+0xaa>
 8009ede:	1b3b      	subs	r3, r7, r4
 8009ee0:	f023 0303 	bic.w	r3, r3, #3
 8009ee4:	3304      	adds	r3, #4
 8009ee6:	3401      	adds	r4, #1
 8009ee8:	3e03      	subs	r6, #3
 8009eea:	42b4      	cmp	r4, r6
 8009eec:	bf88      	it	hi
 8009eee:	2304      	movhi	r3, #4
 8009ef0:	4443      	add	r3, r8
 8009ef2:	2200      	movs	r2, #0
 8009ef4:	f843 2b04 	str.w	r2, [r3], #4
 8009ef8:	429f      	cmp	r7, r3
 8009efa:	d2fb      	bcs.n	8009ef4 <__hexnan+0xcc>
 8009efc:	683b      	ldr	r3, [r7, #0]
 8009efe:	b91b      	cbnz	r3, 8009f08 <__hexnan+0xe0>
 8009f00:	4547      	cmp	r7, r8
 8009f02:	d128      	bne.n	8009f56 <__hexnan+0x12e>
 8009f04:	2301      	movs	r3, #1
 8009f06:	603b      	str	r3, [r7, #0]
 8009f08:	2005      	movs	r0, #5
 8009f0a:	b007      	add	sp, #28
 8009f0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f10:	3501      	adds	r5, #1
 8009f12:	2d08      	cmp	r5, #8
 8009f14:	f10b 0b01 	add.w	fp, fp, #1
 8009f18:	dd06      	ble.n	8009f28 <__hexnan+0x100>
 8009f1a:	4544      	cmp	r4, r8
 8009f1c:	d9c1      	bls.n	8009ea2 <__hexnan+0x7a>
 8009f1e:	2300      	movs	r3, #0
 8009f20:	f844 3c04 	str.w	r3, [r4, #-4]
 8009f24:	2501      	movs	r5, #1
 8009f26:	3c04      	subs	r4, #4
 8009f28:	6822      	ldr	r2, [r4, #0]
 8009f2a:	f000 000f 	and.w	r0, r0, #15
 8009f2e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009f32:	6020      	str	r0, [r4, #0]
 8009f34:	e7b5      	b.n	8009ea2 <__hexnan+0x7a>
 8009f36:	2508      	movs	r5, #8
 8009f38:	e7b3      	b.n	8009ea2 <__hexnan+0x7a>
 8009f3a:	9b01      	ldr	r3, [sp, #4]
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d0dd      	beq.n	8009efc <__hexnan+0xd4>
 8009f40:	f1c3 0320 	rsb	r3, r3, #32
 8009f44:	f04f 32ff 	mov.w	r2, #4294967295
 8009f48:	40da      	lsrs	r2, r3
 8009f4a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009f4e:	4013      	ands	r3, r2
 8009f50:	f846 3c04 	str.w	r3, [r6, #-4]
 8009f54:	e7d2      	b.n	8009efc <__hexnan+0xd4>
 8009f56:	3f04      	subs	r7, #4
 8009f58:	e7d0      	b.n	8009efc <__hexnan+0xd4>
 8009f5a:	2004      	movs	r0, #4
 8009f5c:	e7d5      	b.n	8009f0a <__hexnan+0xe2>

08009f5e <__ascii_mbtowc>:
 8009f5e:	b082      	sub	sp, #8
 8009f60:	b901      	cbnz	r1, 8009f64 <__ascii_mbtowc+0x6>
 8009f62:	a901      	add	r1, sp, #4
 8009f64:	b142      	cbz	r2, 8009f78 <__ascii_mbtowc+0x1a>
 8009f66:	b14b      	cbz	r3, 8009f7c <__ascii_mbtowc+0x1e>
 8009f68:	7813      	ldrb	r3, [r2, #0]
 8009f6a:	600b      	str	r3, [r1, #0]
 8009f6c:	7812      	ldrb	r2, [r2, #0]
 8009f6e:	1e10      	subs	r0, r2, #0
 8009f70:	bf18      	it	ne
 8009f72:	2001      	movne	r0, #1
 8009f74:	b002      	add	sp, #8
 8009f76:	4770      	bx	lr
 8009f78:	4610      	mov	r0, r2
 8009f7a:	e7fb      	b.n	8009f74 <__ascii_mbtowc+0x16>
 8009f7c:	f06f 0001 	mvn.w	r0, #1
 8009f80:	e7f8      	b.n	8009f74 <__ascii_mbtowc+0x16>

08009f82 <_realloc_r>:
 8009f82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f86:	4607      	mov	r7, r0
 8009f88:	4614      	mov	r4, r2
 8009f8a:	460d      	mov	r5, r1
 8009f8c:	b921      	cbnz	r1, 8009f98 <_realloc_r+0x16>
 8009f8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009f92:	4611      	mov	r1, r2
 8009f94:	f7fd bc90 	b.w	80078b8 <_malloc_r>
 8009f98:	b92a      	cbnz	r2, 8009fa6 <_realloc_r+0x24>
 8009f9a:	f7fd fc19 	bl	80077d0 <_free_r>
 8009f9e:	4625      	mov	r5, r4
 8009fa0:	4628      	mov	r0, r5
 8009fa2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009fa6:	f000 f8c4 	bl	800a132 <_malloc_usable_size_r>
 8009faa:	4284      	cmp	r4, r0
 8009fac:	4606      	mov	r6, r0
 8009fae:	d802      	bhi.n	8009fb6 <_realloc_r+0x34>
 8009fb0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009fb4:	d8f4      	bhi.n	8009fa0 <_realloc_r+0x1e>
 8009fb6:	4621      	mov	r1, r4
 8009fb8:	4638      	mov	r0, r7
 8009fba:	f7fd fc7d 	bl	80078b8 <_malloc_r>
 8009fbe:	4680      	mov	r8, r0
 8009fc0:	b908      	cbnz	r0, 8009fc6 <_realloc_r+0x44>
 8009fc2:	4645      	mov	r5, r8
 8009fc4:	e7ec      	b.n	8009fa0 <_realloc_r+0x1e>
 8009fc6:	42b4      	cmp	r4, r6
 8009fc8:	4622      	mov	r2, r4
 8009fca:	4629      	mov	r1, r5
 8009fcc:	bf28      	it	cs
 8009fce:	4632      	movcs	r2, r6
 8009fd0:	f7ff fc42 	bl	8009858 <memcpy>
 8009fd4:	4629      	mov	r1, r5
 8009fd6:	4638      	mov	r0, r7
 8009fd8:	f7fd fbfa 	bl	80077d0 <_free_r>
 8009fdc:	e7f1      	b.n	8009fc2 <_realloc_r+0x40>

08009fde <__ascii_wctomb>:
 8009fde:	4603      	mov	r3, r0
 8009fe0:	4608      	mov	r0, r1
 8009fe2:	b141      	cbz	r1, 8009ff6 <__ascii_wctomb+0x18>
 8009fe4:	2aff      	cmp	r2, #255	@ 0xff
 8009fe6:	d904      	bls.n	8009ff2 <__ascii_wctomb+0x14>
 8009fe8:	228a      	movs	r2, #138	@ 0x8a
 8009fea:	601a      	str	r2, [r3, #0]
 8009fec:	f04f 30ff 	mov.w	r0, #4294967295
 8009ff0:	4770      	bx	lr
 8009ff2:	700a      	strb	r2, [r1, #0]
 8009ff4:	2001      	movs	r0, #1
 8009ff6:	4770      	bx	lr

08009ff8 <fiprintf>:
 8009ff8:	b40e      	push	{r1, r2, r3}
 8009ffa:	b503      	push	{r0, r1, lr}
 8009ffc:	4601      	mov	r1, r0
 8009ffe:	ab03      	add	r3, sp, #12
 800a000:	4805      	ldr	r0, [pc, #20]	@ (800a018 <fiprintf+0x20>)
 800a002:	f853 2b04 	ldr.w	r2, [r3], #4
 800a006:	6800      	ldr	r0, [r0, #0]
 800a008:	9301      	str	r3, [sp, #4]
 800a00a:	f7ff f991 	bl	8009330 <_vfiprintf_r>
 800a00e:	b002      	add	sp, #8
 800a010:	f85d eb04 	ldr.w	lr, [sp], #4
 800a014:	b003      	add	sp, #12
 800a016:	4770      	bx	lr
 800a018:	20000018 	.word	0x20000018

0800a01c <__swhatbuf_r>:
 800a01c:	b570      	push	{r4, r5, r6, lr}
 800a01e:	460c      	mov	r4, r1
 800a020:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a024:	2900      	cmp	r1, #0
 800a026:	b096      	sub	sp, #88	@ 0x58
 800a028:	4615      	mov	r5, r2
 800a02a:	461e      	mov	r6, r3
 800a02c:	da0d      	bge.n	800a04a <__swhatbuf_r+0x2e>
 800a02e:	89a3      	ldrh	r3, [r4, #12]
 800a030:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a034:	f04f 0100 	mov.w	r1, #0
 800a038:	bf14      	ite	ne
 800a03a:	2340      	movne	r3, #64	@ 0x40
 800a03c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a040:	2000      	movs	r0, #0
 800a042:	6031      	str	r1, [r6, #0]
 800a044:	602b      	str	r3, [r5, #0]
 800a046:	b016      	add	sp, #88	@ 0x58
 800a048:	bd70      	pop	{r4, r5, r6, pc}
 800a04a:	466a      	mov	r2, sp
 800a04c:	f000 f848 	bl	800a0e0 <_fstat_r>
 800a050:	2800      	cmp	r0, #0
 800a052:	dbec      	blt.n	800a02e <__swhatbuf_r+0x12>
 800a054:	9901      	ldr	r1, [sp, #4]
 800a056:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a05a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a05e:	4259      	negs	r1, r3
 800a060:	4159      	adcs	r1, r3
 800a062:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a066:	e7eb      	b.n	800a040 <__swhatbuf_r+0x24>

0800a068 <__smakebuf_r>:
 800a068:	898b      	ldrh	r3, [r1, #12]
 800a06a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a06c:	079d      	lsls	r5, r3, #30
 800a06e:	4606      	mov	r6, r0
 800a070:	460c      	mov	r4, r1
 800a072:	d507      	bpl.n	800a084 <__smakebuf_r+0x1c>
 800a074:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a078:	6023      	str	r3, [r4, #0]
 800a07a:	6123      	str	r3, [r4, #16]
 800a07c:	2301      	movs	r3, #1
 800a07e:	6163      	str	r3, [r4, #20]
 800a080:	b003      	add	sp, #12
 800a082:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a084:	ab01      	add	r3, sp, #4
 800a086:	466a      	mov	r2, sp
 800a088:	f7ff ffc8 	bl	800a01c <__swhatbuf_r>
 800a08c:	9f00      	ldr	r7, [sp, #0]
 800a08e:	4605      	mov	r5, r0
 800a090:	4639      	mov	r1, r7
 800a092:	4630      	mov	r0, r6
 800a094:	f7fd fc10 	bl	80078b8 <_malloc_r>
 800a098:	b948      	cbnz	r0, 800a0ae <__smakebuf_r+0x46>
 800a09a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a09e:	059a      	lsls	r2, r3, #22
 800a0a0:	d4ee      	bmi.n	800a080 <__smakebuf_r+0x18>
 800a0a2:	f023 0303 	bic.w	r3, r3, #3
 800a0a6:	f043 0302 	orr.w	r3, r3, #2
 800a0aa:	81a3      	strh	r3, [r4, #12]
 800a0ac:	e7e2      	b.n	800a074 <__smakebuf_r+0xc>
 800a0ae:	89a3      	ldrh	r3, [r4, #12]
 800a0b0:	6020      	str	r0, [r4, #0]
 800a0b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a0b6:	81a3      	strh	r3, [r4, #12]
 800a0b8:	9b01      	ldr	r3, [sp, #4]
 800a0ba:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a0be:	b15b      	cbz	r3, 800a0d8 <__smakebuf_r+0x70>
 800a0c0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a0c4:	4630      	mov	r0, r6
 800a0c6:	f000 f81d 	bl	800a104 <_isatty_r>
 800a0ca:	b128      	cbz	r0, 800a0d8 <__smakebuf_r+0x70>
 800a0cc:	89a3      	ldrh	r3, [r4, #12]
 800a0ce:	f023 0303 	bic.w	r3, r3, #3
 800a0d2:	f043 0301 	orr.w	r3, r3, #1
 800a0d6:	81a3      	strh	r3, [r4, #12]
 800a0d8:	89a3      	ldrh	r3, [r4, #12]
 800a0da:	431d      	orrs	r5, r3
 800a0dc:	81a5      	strh	r5, [r4, #12]
 800a0de:	e7cf      	b.n	800a080 <__smakebuf_r+0x18>

0800a0e0 <_fstat_r>:
 800a0e0:	b538      	push	{r3, r4, r5, lr}
 800a0e2:	4d07      	ldr	r5, [pc, #28]	@ (800a100 <_fstat_r+0x20>)
 800a0e4:	2300      	movs	r3, #0
 800a0e6:	4604      	mov	r4, r0
 800a0e8:	4608      	mov	r0, r1
 800a0ea:	4611      	mov	r1, r2
 800a0ec:	602b      	str	r3, [r5, #0]
 800a0ee:	f7f7 fed1 	bl	8001e94 <_fstat>
 800a0f2:	1c43      	adds	r3, r0, #1
 800a0f4:	d102      	bne.n	800a0fc <_fstat_r+0x1c>
 800a0f6:	682b      	ldr	r3, [r5, #0]
 800a0f8:	b103      	cbz	r3, 800a0fc <_fstat_r+0x1c>
 800a0fa:	6023      	str	r3, [r4, #0]
 800a0fc:	bd38      	pop	{r3, r4, r5, pc}
 800a0fe:	bf00      	nop
 800a100:	2000056c 	.word	0x2000056c

0800a104 <_isatty_r>:
 800a104:	b538      	push	{r3, r4, r5, lr}
 800a106:	4d06      	ldr	r5, [pc, #24]	@ (800a120 <_isatty_r+0x1c>)
 800a108:	2300      	movs	r3, #0
 800a10a:	4604      	mov	r4, r0
 800a10c:	4608      	mov	r0, r1
 800a10e:	602b      	str	r3, [r5, #0]
 800a110:	f7f7 fed0 	bl	8001eb4 <_isatty>
 800a114:	1c43      	adds	r3, r0, #1
 800a116:	d102      	bne.n	800a11e <_isatty_r+0x1a>
 800a118:	682b      	ldr	r3, [r5, #0]
 800a11a:	b103      	cbz	r3, 800a11e <_isatty_r+0x1a>
 800a11c:	6023      	str	r3, [r4, #0]
 800a11e:	bd38      	pop	{r3, r4, r5, pc}
 800a120:	2000056c 	.word	0x2000056c

0800a124 <abort>:
 800a124:	b508      	push	{r3, lr}
 800a126:	2006      	movs	r0, #6
 800a128:	f000 f834 	bl	800a194 <raise>
 800a12c:	2001      	movs	r0, #1
 800a12e:	f7f7 fe61 	bl	8001df4 <_exit>

0800a132 <_malloc_usable_size_r>:
 800a132:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a136:	1f18      	subs	r0, r3, #4
 800a138:	2b00      	cmp	r3, #0
 800a13a:	bfbc      	itt	lt
 800a13c:	580b      	ldrlt	r3, [r1, r0]
 800a13e:	18c0      	addlt	r0, r0, r3
 800a140:	4770      	bx	lr

0800a142 <_raise_r>:
 800a142:	291f      	cmp	r1, #31
 800a144:	b538      	push	{r3, r4, r5, lr}
 800a146:	4605      	mov	r5, r0
 800a148:	460c      	mov	r4, r1
 800a14a:	d904      	bls.n	800a156 <_raise_r+0x14>
 800a14c:	2316      	movs	r3, #22
 800a14e:	6003      	str	r3, [r0, #0]
 800a150:	f04f 30ff 	mov.w	r0, #4294967295
 800a154:	bd38      	pop	{r3, r4, r5, pc}
 800a156:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a158:	b112      	cbz	r2, 800a160 <_raise_r+0x1e>
 800a15a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a15e:	b94b      	cbnz	r3, 800a174 <_raise_r+0x32>
 800a160:	4628      	mov	r0, r5
 800a162:	f000 f831 	bl	800a1c8 <_getpid_r>
 800a166:	4622      	mov	r2, r4
 800a168:	4601      	mov	r1, r0
 800a16a:	4628      	mov	r0, r5
 800a16c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a170:	f000 b818 	b.w	800a1a4 <_kill_r>
 800a174:	2b01      	cmp	r3, #1
 800a176:	d00a      	beq.n	800a18e <_raise_r+0x4c>
 800a178:	1c59      	adds	r1, r3, #1
 800a17a:	d103      	bne.n	800a184 <_raise_r+0x42>
 800a17c:	2316      	movs	r3, #22
 800a17e:	6003      	str	r3, [r0, #0]
 800a180:	2001      	movs	r0, #1
 800a182:	e7e7      	b.n	800a154 <_raise_r+0x12>
 800a184:	2100      	movs	r1, #0
 800a186:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a18a:	4620      	mov	r0, r4
 800a18c:	4798      	blx	r3
 800a18e:	2000      	movs	r0, #0
 800a190:	e7e0      	b.n	800a154 <_raise_r+0x12>
	...

0800a194 <raise>:
 800a194:	4b02      	ldr	r3, [pc, #8]	@ (800a1a0 <raise+0xc>)
 800a196:	4601      	mov	r1, r0
 800a198:	6818      	ldr	r0, [r3, #0]
 800a19a:	f7ff bfd2 	b.w	800a142 <_raise_r>
 800a19e:	bf00      	nop
 800a1a0:	20000018 	.word	0x20000018

0800a1a4 <_kill_r>:
 800a1a4:	b538      	push	{r3, r4, r5, lr}
 800a1a6:	4d07      	ldr	r5, [pc, #28]	@ (800a1c4 <_kill_r+0x20>)
 800a1a8:	2300      	movs	r3, #0
 800a1aa:	4604      	mov	r4, r0
 800a1ac:	4608      	mov	r0, r1
 800a1ae:	4611      	mov	r1, r2
 800a1b0:	602b      	str	r3, [r5, #0]
 800a1b2:	f7f7 fe0f 	bl	8001dd4 <_kill>
 800a1b6:	1c43      	adds	r3, r0, #1
 800a1b8:	d102      	bne.n	800a1c0 <_kill_r+0x1c>
 800a1ba:	682b      	ldr	r3, [r5, #0]
 800a1bc:	b103      	cbz	r3, 800a1c0 <_kill_r+0x1c>
 800a1be:	6023      	str	r3, [r4, #0]
 800a1c0:	bd38      	pop	{r3, r4, r5, pc}
 800a1c2:	bf00      	nop
 800a1c4:	2000056c 	.word	0x2000056c

0800a1c8 <_getpid_r>:
 800a1c8:	f7f7 bdfc 	b.w	8001dc4 <_getpid>

0800a1cc <pow>:
 800a1cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1ce:	ed2d 8b02 	vpush	{d8}
 800a1d2:	eeb0 8a40 	vmov.f32	s16, s0
 800a1d6:	eef0 8a60 	vmov.f32	s17, s1
 800a1da:	ec55 4b11 	vmov	r4, r5, d1
 800a1de:	f000 f873 	bl	800a2c8 <__ieee754_pow>
 800a1e2:	4622      	mov	r2, r4
 800a1e4:	462b      	mov	r3, r5
 800a1e6:	4620      	mov	r0, r4
 800a1e8:	4629      	mov	r1, r5
 800a1ea:	ec57 6b10 	vmov	r6, r7, d0
 800a1ee:	f7f6 fcbd 	bl	8000b6c <__aeabi_dcmpun>
 800a1f2:	2800      	cmp	r0, #0
 800a1f4:	d13b      	bne.n	800a26e <pow+0xa2>
 800a1f6:	ec51 0b18 	vmov	r0, r1, d8
 800a1fa:	2200      	movs	r2, #0
 800a1fc:	2300      	movs	r3, #0
 800a1fe:	f7f6 fc83 	bl	8000b08 <__aeabi_dcmpeq>
 800a202:	b1b8      	cbz	r0, 800a234 <pow+0x68>
 800a204:	2200      	movs	r2, #0
 800a206:	2300      	movs	r3, #0
 800a208:	4620      	mov	r0, r4
 800a20a:	4629      	mov	r1, r5
 800a20c:	f7f6 fc7c 	bl	8000b08 <__aeabi_dcmpeq>
 800a210:	2800      	cmp	r0, #0
 800a212:	d146      	bne.n	800a2a2 <pow+0xd6>
 800a214:	ec45 4b10 	vmov	d0, r4, r5
 800a218:	f000 f848 	bl	800a2ac <finite>
 800a21c:	b338      	cbz	r0, 800a26e <pow+0xa2>
 800a21e:	2200      	movs	r2, #0
 800a220:	2300      	movs	r3, #0
 800a222:	4620      	mov	r0, r4
 800a224:	4629      	mov	r1, r5
 800a226:	f7f6 fc79 	bl	8000b1c <__aeabi_dcmplt>
 800a22a:	b300      	cbz	r0, 800a26e <pow+0xa2>
 800a22c:	f7fc fc44 	bl	8006ab8 <__errno>
 800a230:	2322      	movs	r3, #34	@ 0x22
 800a232:	e01b      	b.n	800a26c <pow+0xa0>
 800a234:	ec47 6b10 	vmov	d0, r6, r7
 800a238:	f000 f838 	bl	800a2ac <finite>
 800a23c:	b9e0      	cbnz	r0, 800a278 <pow+0xac>
 800a23e:	eeb0 0a48 	vmov.f32	s0, s16
 800a242:	eef0 0a68 	vmov.f32	s1, s17
 800a246:	f000 f831 	bl	800a2ac <finite>
 800a24a:	b1a8      	cbz	r0, 800a278 <pow+0xac>
 800a24c:	ec45 4b10 	vmov	d0, r4, r5
 800a250:	f000 f82c 	bl	800a2ac <finite>
 800a254:	b180      	cbz	r0, 800a278 <pow+0xac>
 800a256:	4632      	mov	r2, r6
 800a258:	463b      	mov	r3, r7
 800a25a:	4630      	mov	r0, r6
 800a25c:	4639      	mov	r1, r7
 800a25e:	f7f6 fc85 	bl	8000b6c <__aeabi_dcmpun>
 800a262:	2800      	cmp	r0, #0
 800a264:	d0e2      	beq.n	800a22c <pow+0x60>
 800a266:	f7fc fc27 	bl	8006ab8 <__errno>
 800a26a:	2321      	movs	r3, #33	@ 0x21
 800a26c:	6003      	str	r3, [r0, #0]
 800a26e:	ecbd 8b02 	vpop	{d8}
 800a272:	ec47 6b10 	vmov	d0, r6, r7
 800a276:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a278:	2200      	movs	r2, #0
 800a27a:	2300      	movs	r3, #0
 800a27c:	4630      	mov	r0, r6
 800a27e:	4639      	mov	r1, r7
 800a280:	f7f6 fc42 	bl	8000b08 <__aeabi_dcmpeq>
 800a284:	2800      	cmp	r0, #0
 800a286:	d0f2      	beq.n	800a26e <pow+0xa2>
 800a288:	eeb0 0a48 	vmov.f32	s0, s16
 800a28c:	eef0 0a68 	vmov.f32	s1, s17
 800a290:	f000 f80c 	bl	800a2ac <finite>
 800a294:	2800      	cmp	r0, #0
 800a296:	d0ea      	beq.n	800a26e <pow+0xa2>
 800a298:	ec45 4b10 	vmov	d0, r4, r5
 800a29c:	f000 f806 	bl	800a2ac <finite>
 800a2a0:	e7c3      	b.n	800a22a <pow+0x5e>
 800a2a2:	4f01      	ldr	r7, [pc, #4]	@ (800a2a8 <pow+0xdc>)
 800a2a4:	2600      	movs	r6, #0
 800a2a6:	e7e2      	b.n	800a26e <pow+0xa2>
 800a2a8:	3ff00000 	.word	0x3ff00000

0800a2ac <finite>:
 800a2ac:	b082      	sub	sp, #8
 800a2ae:	ed8d 0b00 	vstr	d0, [sp]
 800a2b2:	9801      	ldr	r0, [sp, #4]
 800a2b4:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 800a2b8:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 800a2bc:	0fc0      	lsrs	r0, r0, #31
 800a2be:	b002      	add	sp, #8
 800a2c0:	4770      	bx	lr
 800a2c2:	0000      	movs	r0, r0
 800a2c4:	0000      	movs	r0, r0
	...

0800a2c8 <__ieee754_pow>:
 800a2c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2cc:	b091      	sub	sp, #68	@ 0x44
 800a2ce:	ed8d 1b00 	vstr	d1, [sp]
 800a2d2:	e9dd 1900 	ldrd	r1, r9, [sp]
 800a2d6:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 800a2da:	ea5a 0001 	orrs.w	r0, sl, r1
 800a2de:	ec57 6b10 	vmov	r6, r7, d0
 800a2e2:	d113      	bne.n	800a30c <__ieee754_pow+0x44>
 800a2e4:	19b3      	adds	r3, r6, r6
 800a2e6:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 800a2ea:	4152      	adcs	r2, r2
 800a2ec:	4298      	cmp	r0, r3
 800a2ee:	4b9a      	ldr	r3, [pc, #616]	@ (800a558 <__ieee754_pow+0x290>)
 800a2f0:	4193      	sbcs	r3, r2
 800a2f2:	f080 84ee 	bcs.w	800acd2 <__ieee754_pow+0xa0a>
 800a2f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a2fa:	4630      	mov	r0, r6
 800a2fc:	4639      	mov	r1, r7
 800a2fe:	f7f5 ffe5 	bl	80002cc <__adddf3>
 800a302:	ec41 0b10 	vmov	d0, r0, r1
 800a306:	b011      	add	sp, #68	@ 0x44
 800a308:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a30c:	4a93      	ldr	r2, [pc, #588]	@ (800a55c <__ieee754_pow+0x294>)
 800a30e:	f027 4500 	bic.w	r5, r7, #2147483648	@ 0x80000000
 800a312:	4295      	cmp	r5, r2
 800a314:	46b8      	mov	r8, r7
 800a316:	4633      	mov	r3, r6
 800a318:	d80a      	bhi.n	800a330 <__ieee754_pow+0x68>
 800a31a:	d104      	bne.n	800a326 <__ieee754_pow+0x5e>
 800a31c:	2e00      	cmp	r6, #0
 800a31e:	d1ea      	bne.n	800a2f6 <__ieee754_pow+0x2e>
 800a320:	45aa      	cmp	sl, r5
 800a322:	d8e8      	bhi.n	800a2f6 <__ieee754_pow+0x2e>
 800a324:	e001      	b.n	800a32a <__ieee754_pow+0x62>
 800a326:	4592      	cmp	sl, r2
 800a328:	d802      	bhi.n	800a330 <__ieee754_pow+0x68>
 800a32a:	4592      	cmp	sl, r2
 800a32c:	d10f      	bne.n	800a34e <__ieee754_pow+0x86>
 800a32e:	b171      	cbz	r1, 800a34e <__ieee754_pow+0x86>
 800a330:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 800a334:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 800a338:	ea58 0803 	orrs.w	r8, r8, r3
 800a33c:	d1db      	bne.n	800a2f6 <__ieee754_pow+0x2e>
 800a33e:	e9dd 3200 	ldrd	r3, r2, [sp]
 800a342:	18db      	adds	r3, r3, r3
 800a344:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 800a348:	4152      	adcs	r2, r2
 800a34a:	4598      	cmp	r8, r3
 800a34c:	e7cf      	b.n	800a2ee <__ieee754_pow+0x26>
 800a34e:	f1b8 0f00 	cmp.w	r8, #0
 800a352:	46ab      	mov	fp, r5
 800a354:	da43      	bge.n	800a3de <__ieee754_pow+0x116>
 800a356:	4a82      	ldr	r2, [pc, #520]	@ (800a560 <__ieee754_pow+0x298>)
 800a358:	4592      	cmp	sl, r2
 800a35a:	d856      	bhi.n	800a40a <__ieee754_pow+0x142>
 800a35c:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800a360:	4592      	cmp	sl, r2
 800a362:	f240 84c5 	bls.w	800acf0 <__ieee754_pow+0xa28>
 800a366:	ea4f 522a 	mov.w	r2, sl, asr #20
 800a36a:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800a36e:	2a14      	cmp	r2, #20
 800a370:	dd18      	ble.n	800a3a4 <__ieee754_pow+0xdc>
 800a372:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800a376:	fa21 f402 	lsr.w	r4, r1, r2
 800a37a:	fa04 f202 	lsl.w	r2, r4, r2
 800a37e:	428a      	cmp	r2, r1
 800a380:	f040 84b6 	bne.w	800acf0 <__ieee754_pow+0xa28>
 800a384:	f004 0401 	and.w	r4, r4, #1
 800a388:	f1c4 0402 	rsb	r4, r4, #2
 800a38c:	2900      	cmp	r1, #0
 800a38e:	d159      	bne.n	800a444 <__ieee754_pow+0x17c>
 800a390:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 800a394:	d148      	bne.n	800a428 <__ieee754_pow+0x160>
 800a396:	4632      	mov	r2, r6
 800a398:	463b      	mov	r3, r7
 800a39a:	4630      	mov	r0, r6
 800a39c:	4639      	mov	r1, r7
 800a39e:	f7f6 f94b 	bl	8000638 <__aeabi_dmul>
 800a3a2:	e7ae      	b.n	800a302 <__ieee754_pow+0x3a>
 800a3a4:	2900      	cmp	r1, #0
 800a3a6:	d14c      	bne.n	800a442 <__ieee754_pow+0x17a>
 800a3a8:	f1c2 0214 	rsb	r2, r2, #20
 800a3ac:	fa4a f402 	asr.w	r4, sl, r2
 800a3b0:	fa04 f202 	lsl.w	r2, r4, r2
 800a3b4:	4552      	cmp	r2, sl
 800a3b6:	f040 8498 	bne.w	800acea <__ieee754_pow+0xa22>
 800a3ba:	f004 0401 	and.w	r4, r4, #1
 800a3be:	f1c4 0402 	rsb	r4, r4, #2
 800a3c2:	4a68      	ldr	r2, [pc, #416]	@ (800a564 <__ieee754_pow+0x29c>)
 800a3c4:	4592      	cmp	sl, r2
 800a3c6:	d1e3      	bne.n	800a390 <__ieee754_pow+0xc8>
 800a3c8:	f1b9 0f00 	cmp.w	r9, #0
 800a3cc:	f280 8489 	bge.w	800ace2 <__ieee754_pow+0xa1a>
 800a3d0:	4964      	ldr	r1, [pc, #400]	@ (800a564 <__ieee754_pow+0x29c>)
 800a3d2:	4632      	mov	r2, r6
 800a3d4:	463b      	mov	r3, r7
 800a3d6:	2000      	movs	r0, #0
 800a3d8:	f7f6 fa58 	bl	800088c <__aeabi_ddiv>
 800a3dc:	e791      	b.n	800a302 <__ieee754_pow+0x3a>
 800a3de:	2400      	movs	r4, #0
 800a3e0:	bb81      	cbnz	r1, 800a444 <__ieee754_pow+0x17c>
 800a3e2:	4a5e      	ldr	r2, [pc, #376]	@ (800a55c <__ieee754_pow+0x294>)
 800a3e4:	4592      	cmp	sl, r2
 800a3e6:	d1ec      	bne.n	800a3c2 <__ieee754_pow+0xfa>
 800a3e8:	f105 4240 	add.w	r2, r5, #3221225472	@ 0xc0000000
 800a3ec:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 800a3f0:	431a      	orrs	r2, r3
 800a3f2:	f000 846e 	beq.w	800acd2 <__ieee754_pow+0xa0a>
 800a3f6:	4b5c      	ldr	r3, [pc, #368]	@ (800a568 <__ieee754_pow+0x2a0>)
 800a3f8:	429d      	cmp	r5, r3
 800a3fa:	d908      	bls.n	800a40e <__ieee754_pow+0x146>
 800a3fc:	f1b9 0f00 	cmp.w	r9, #0
 800a400:	f280 846b 	bge.w	800acda <__ieee754_pow+0xa12>
 800a404:	2000      	movs	r0, #0
 800a406:	2100      	movs	r1, #0
 800a408:	e77b      	b.n	800a302 <__ieee754_pow+0x3a>
 800a40a:	2402      	movs	r4, #2
 800a40c:	e7e8      	b.n	800a3e0 <__ieee754_pow+0x118>
 800a40e:	f1b9 0f00 	cmp.w	r9, #0
 800a412:	f04f 0000 	mov.w	r0, #0
 800a416:	f04f 0100 	mov.w	r1, #0
 800a41a:	f6bf af72 	bge.w	800a302 <__ieee754_pow+0x3a>
 800a41e:	e9dd 0300 	ldrd	r0, r3, [sp]
 800a422:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800a426:	e76c      	b.n	800a302 <__ieee754_pow+0x3a>
 800a428:	4a50      	ldr	r2, [pc, #320]	@ (800a56c <__ieee754_pow+0x2a4>)
 800a42a:	4591      	cmp	r9, r2
 800a42c:	d10a      	bne.n	800a444 <__ieee754_pow+0x17c>
 800a42e:	f1b8 0f00 	cmp.w	r8, #0
 800a432:	db07      	blt.n	800a444 <__ieee754_pow+0x17c>
 800a434:	ec47 6b10 	vmov	d0, r6, r7
 800a438:	b011      	add	sp, #68	@ 0x44
 800a43a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a43e:	f000 bd4f 	b.w	800aee0 <__ieee754_sqrt>
 800a442:	2400      	movs	r4, #0
 800a444:	ec47 6b10 	vmov	d0, r6, r7
 800a448:	9302      	str	r3, [sp, #8]
 800a44a:	f000 fc87 	bl	800ad5c <fabs>
 800a44e:	9b02      	ldr	r3, [sp, #8]
 800a450:	ec51 0b10 	vmov	r0, r1, d0
 800a454:	bb43      	cbnz	r3, 800a4a8 <__ieee754_pow+0x1e0>
 800a456:	4b43      	ldr	r3, [pc, #268]	@ (800a564 <__ieee754_pow+0x29c>)
 800a458:	f028 4240 	bic.w	r2, r8, #3221225472	@ 0xc0000000
 800a45c:	429a      	cmp	r2, r3
 800a45e:	d000      	beq.n	800a462 <__ieee754_pow+0x19a>
 800a460:	bb15      	cbnz	r5, 800a4a8 <__ieee754_pow+0x1e0>
 800a462:	f1b9 0f00 	cmp.w	r9, #0
 800a466:	da05      	bge.n	800a474 <__ieee754_pow+0x1ac>
 800a468:	4602      	mov	r2, r0
 800a46a:	460b      	mov	r3, r1
 800a46c:	2000      	movs	r0, #0
 800a46e:	493d      	ldr	r1, [pc, #244]	@ (800a564 <__ieee754_pow+0x29c>)
 800a470:	f7f6 fa0c 	bl	800088c <__aeabi_ddiv>
 800a474:	f1b8 0f00 	cmp.w	r8, #0
 800a478:	f6bf af43 	bge.w	800a302 <__ieee754_pow+0x3a>
 800a47c:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800a480:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 800a484:	4325      	orrs	r5, r4
 800a486:	d108      	bne.n	800a49a <__ieee754_pow+0x1d2>
 800a488:	4602      	mov	r2, r0
 800a48a:	460b      	mov	r3, r1
 800a48c:	4610      	mov	r0, r2
 800a48e:	4619      	mov	r1, r3
 800a490:	f7f5 ff1a 	bl	80002c8 <__aeabi_dsub>
 800a494:	4602      	mov	r2, r0
 800a496:	460b      	mov	r3, r1
 800a498:	e79e      	b.n	800a3d8 <__ieee754_pow+0x110>
 800a49a:	2c01      	cmp	r4, #1
 800a49c:	f47f af31 	bne.w	800a302 <__ieee754_pow+0x3a>
 800a4a0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a4a4:	4619      	mov	r1, r3
 800a4a6:	e72c      	b.n	800a302 <__ieee754_pow+0x3a>
 800a4a8:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 800a4ac:	3b01      	subs	r3, #1
 800a4ae:	ea53 0204 	orrs.w	r2, r3, r4
 800a4b2:	d102      	bne.n	800a4ba <__ieee754_pow+0x1f2>
 800a4b4:	4632      	mov	r2, r6
 800a4b6:	463b      	mov	r3, r7
 800a4b8:	e7e8      	b.n	800a48c <__ieee754_pow+0x1c4>
 800a4ba:	3c01      	subs	r4, #1
 800a4bc:	431c      	orrs	r4, r3
 800a4be:	d016      	beq.n	800a4ee <__ieee754_pow+0x226>
 800a4c0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800a548 <__ieee754_pow+0x280>
 800a4c4:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 800a4c8:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a4cc:	f240 8110 	bls.w	800a6f0 <__ieee754_pow+0x428>
 800a4d0:	4b27      	ldr	r3, [pc, #156]	@ (800a570 <__ieee754_pow+0x2a8>)
 800a4d2:	459a      	cmp	sl, r3
 800a4d4:	4b24      	ldr	r3, [pc, #144]	@ (800a568 <__ieee754_pow+0x2a0>)
 800a4d6:	d916      	bls.n	800a506 <__ieee754_pow+0x23e>
 800a4d8:	429d      	cmp	r5, r3
 800a4da:	d80b      	bhi.n	800a4f4 <__ieee754_pow+0x22c>
 800a4dc:	f1b9 0f00 	cmp.w	r9, #0
 800a4e0:	da0b      	bge.n	800a4fa <__ieee754_pow+0x232>
 800a4e2:	2000      	movs	r0, #0
 800a4e4:	b011      	add	sp, #68	@ 0x44
 800a4e6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4ea:	f000 bcf1 	b.w	800aed0 <__math_oflow>
 800a4ee:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 800a550 <__ieee754_pow+0x288>
 800a4f2:	e7e7      	b.n	800a4c4 <__ieee754_pow+0x1fc>
 800a4f4:	f1b9 0f00 	cmp.w	r9, #0
 800a4f8:	dcf3      	bgt.n	800a4e2 <__ieee754_pow+0x21a>
 800a4fa:	2000      	movs	r0, #0
 800a4fc:	b011      	add	sp, #68	@ 0x44
 800a4fe:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a502:	f000 bcdd 	b.w	800aec0 <__math_uflow>
 800a506:	429d      	cmp	r5, r3
 800a508:	d20c      	bcs.n	800a524 <__ieee754_pow+0x25c>
 800a50a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a50e:	2200      	movs	r2, #0
 800a510:	2300      	movs	r3, #0
 800a512:	f7f6 fb03 	bl	8000b1c <__aeabi_dcmplt>
 800a516:	3800      	subs	r0, #0
 800a518:	bf18      	it	ne
 800a51a:	2001      	movne	r0, #1
 800a51c:	f1b9 0f00 	cmp.w	r9, #0
 800a520:	daec      	bge.n	800a4fc <__ieee754_pow+0x234>
 800a522:	e7df      	b.n	800a4e4 <__ieee754_pow+0x21c>
 800a524:	4b0f      	ldr	r3, [pc, #60]	@ (800a564 <__ieee754_pow+0x29c>)
 800a526:	429d      	cmp	r5, r3
 800a528:	f04f 0200 	mov.w	r2, #0
 800a52c:	d922      	bls.n	800a574 <__ieee754_pow+0x2ac>
 800a52e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a532:	2300      	movs	r3, #0
 800a534:	f7f6 faf2 	bl	8000b1c <__aeabi_dcmplt>
 800a538:	3800      	subs	r0, #0
 800a53a:	bf18      	it	ne
 800a53c:	2001      	movne	r0, #1
 800a53e:	f1b9 0f00 	cmp.w	r9, #0
 800a542:	dccf      	bgt.n	800a4e4 <__ieee754_pow+0x21c>
 800a544:	e7da      	b.n	800a4fc <__ieee754_pow+0x234>
 800a546:	bf00      	nop
 800a548:	00000000 	.word	0x00000000
 800a54c:	3ff00000 	.word	0x3ff00000
 800a550:	00000000 	.word	0x00000000
 800a554:	bff00000 	.word	0xbff00000
 800a558:	fff00000 	.word	0xfff00000
 800a55c:	7ff00000 	.word	0x7ff00000
 800a560:	433fffff 	.word	0x433fffff
 800a564:	3ff00000 	.word	0x3ff00000
 800a568:	3fefffff 	.word	0x3fefffff
 800a56c:	3fe00000 	.word	0x3fe00000
 800a570:	43f00000 	.word	0x43f00000
 800a574:	4b5a      	ldr	r3, [pc, #360]	@ (800a6e0 <__ieee754_pow+0x418>)
 800a576:	f7f5 fea7 	bl	80002c8 <__aeabi_dsub>
 800a57a:	a351      	add	r3, pc, #324	@ (adr r3, 800a6c0 <__ieee754_pow+0x3f8>)
 800a57c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a580:	4604      	mov	r4, r0
 800a582:	460d      	mov	r5, r1
 800a584:	f7f6 f858 	bl	8000638 <__aeabi_dmul>
 800a588:	a34f      	add	r3, pc, #316	@ (adr r3, 800a6c8 <__ieee754_pow+0x400>)
 800a58a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a58e:	4606      	mov	r6, r0
 800a590:	460f      	mov	r7, r1
 800a592:	4620      	mov	r0, r4
 800a594:	4629      	mov	r1, r5
 800a596:	f7f6 f84f 	bl	8000638 <__aeabi_dmul>
 800a59a:	4b52      	ldr	r3, [pc, #328]	@ (800a6e4 <__ieee754_pow+0x41c>)
 800a59c:	4682      	mov	sl, r0
 800a59e:	468b      	mov	fp, r1
 800a5a0:	2200      	movs	r2, #0
 800a5a2:	4620      	mov	r0, r4
 800a5a4:	4629      	mov	r1, r5
 800a5a6:	f7f6 f847 	bl	8000638 <__aeabi_dmul>
 800a5aa:	4602      	mov	r2, r0
 800a5ac:	460b      	mov	r3, r1
 800a5ae:	a148      	add	r1, pc, #288	@ (adr r1, 800a6d0 <__ieee754_pow+0x408>)
 800a5b0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a5b4:	f7f5 fe88 	bl	80002c8 <__aeabi_dsub>
 800a5b8:	4622      	mov	r2, r4
 800a5ba:	462b      	mov	r3, r5
 800a5bc:	f7f6 f83c 	bl	8000638 <__aeabi_dmul>
 800a5c0:	4602      	mov	r2, r0
 800a5c2:	460b      	mov	r3, r1
 800a5c4:	2000      	movs	r0, #0
 800a5c6:	4948      	ldr	r1, [pc, #288]	@ (800a6e8 <__ieee754_pow+0x420>)
 800a5c8:	f7f5 fe7e 	bl	80002c8 <__aeabi_dsub>
 800a5cc:	4622      	mov	r2, r4
 800a5ce:	4680      	mov	r8, r0
 800a5d0:	4689      	mov	r9, r1
 800a5d2:	462b      	mov	r3, r5
 800a5d4:	4620      	mov	r0, r4
 800a5d6:	4629      	mov	r1, r5
 800a5d8:	f7f6 f82e 	bl	8000638 <__aeabi_dmul>
 800a5dc:	4602      	mov	r2, r0
 800a5de:	460b      	mov	r3, r1
 800a5e0:	4640      	mov	r0, r8
 800a5e2:	4649      	mov	r1, r9
 800a5e4:	f7f6 f828 	bl	8000638 <__aeabi_dmul>
 800a5e8:	a33b      	add	r3, pc, #236	@ (adr r3, 800a6d8 <__ieee754_pow+0x410>)
 800a5ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5ee:	f7f6 f823 	bl	8000638 <__aeabi_dmul>
 800a5f2:	4602      	mov	r2, r0
 800a5f4:	460b      	mov	r3, r1
 800a5f6:	4650      	mov	r0, sl
 800a5f8:	4659      	mov	r1, fp
 800a5fa:	f7f5 fe65 	bl	80002c8 <__aeabi_dsub>
 800a5fe:	4602      	mov	r2, r0
 800a600:	460b      	mov	r3, r1
 800a602:	4680      	mov	r8, r0
 800a604:	4689      	mov	r9, r1
 800a606:	4630      	mov	r0, r6
 800a608:	4639      	mov	r1, r7
 800a60a:	f7f5 fe5f 	bl	80002cc <__adddf3>
 800a60e:	2400      	movs	r4, #0
 800a610:	4632      	mov	r2, r6
 800a612:	463b      	mov	r3, r7
 800a614:	4620      	mov	r0, r4
 800a616:	460d      	mov	r5, r1
 800a618:	f7f5 fe56 	bl	80002c8 <__aeabi_dsub>
 800a61c:	4602      	mov	r2, r0
 800a61e:	460b      	mov	r3, r1
 800a620:	4640      	mov	r0, r8
 800a622:	4649      	mov	r1, r9
 800a624:	f7f5 fe50 	bl	80002c8 <__aeabi_dsub>
 800a628:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a62c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a630:	2300      	movs	r3, #0
 800a632:	9304      	str	r3, [sp, #16]
 800a634:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800a638:	4606      	mov	r6, r0
 800a63a:	460f      	mov	r7, r1
 800a63c:	465b      	mov	r3, fp
 800a63e:	4652      	mov	r2, sl
 800a640:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a644:	f7f5 fe40 	bl	80002c8 <__aeabi_dsub>
 800a648:	4622      	mov	r2, r4
 800a64a:	462b      	mov	r3, r5
 800a64c:	f7f5 fff4 	bl	8000638 <__aeabi_dmul>
 800a650:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a654:	4680      	mov	r8, r0
 800a656:	4689      	mov	r9, r1
 800a658:	4630      	mov	r0, r6
 800a65a:	4639      	mov	r1, r7
 800a65c:	f7f5 ffec 	bl	8000638 <__aeabi_dmul>
 800a660:	4602      	mov	r2, r0
 800a662:	460b      	mov	r3, r1
 800a664:	4640      	mov	r0, r8
 800a666:	4649      	mov	r1, r9
 800a668:	f7f5 fe30 	bl	80002cc <__adddf3>
 800a66c:	465b      	mov	r3, fp
 800a66e:	4606      	mov	r6, r0
 800a670:	460f      	mov	r7, r1
 800a672:	4652      	mov	r2, sl
 800a674:	4620      	mov	r0, r4
 800a676:	4629      	mov	r1, r5
 800a678:	f7f5 ffde 	bl	8000638 <__aeabi_dmul>
 800a67c:	460b      	mov	r3, r1
 800a67e:	4602      	mov	r2, r0
 800a680:	4680      	mov	r8, r0
 800a682:	4689      	mov	r9, r1
 800a684:	4630      	mov	r0, r6
 800a686:	4639      	mov	r1, r7
 800a688:	f7f5 fe20 	bl	80002cc <__adddf3>
 800a68c:	4b17      	ldr	r3, [pc, #92]	@ (800a6ec <__ieee754_pow+0x424>)
 800a68e:	4299      	cmp	r1, r3
 800a690:	4604      	mov	r4, r0
 800a692:	460d      	mov	r5, r1
 800a694:	468b      	mov	fp, r1
 800a696:	f340 820b 	ble.w	800aab0 <__ieee754_pow+0x7e8>
 800a69a:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 800a69e:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800a6a2:	4303      	orrs	r3, r0
 800a6a4:	f000 81ea 	beq.w	800aa7c <__ieee754_pow+0x7b4>
 800a6a8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a6ac:	2200      	movs	r2, #0
 800a6ae:	2300      	movs	r3, #0
 800a6b0:	f7f6 fa34 	bl	8000b1c <__aeabi_dcmplt>
 800a6b4:	3800      	subs	r0, #0
 800a6b6:	bf18      	it	ne
 800a6b8:	2001      	movne	r0, #1
 800a6ba:	e713      	b.n	800a4e4 <__ieee754_pow+0x21c>
 800a6bc:	f3af 8000 	nop.w
 800a6c0:	60000000 	.word	0x60000000
 800a6c4:	3ff71547 	.word	0x3ff71547
 800a6c8:	f85ddf44 	.word	0xf85ddf44
 800a6cc:	3e54ae0b 	.word	0x3e54ae0b
 800a6d0:	55555555 	.word	0x55555555
 800a6d4:	3fd55555 	.word	0x3fd55555
 800a6d8:	652b82fe 	.word	0x652b82fe
 800a6dc:	3ff71547 	.word	0x3ff71547
 800a6e0:	3ff00000 	.word	0x3ff00000
 800a6e4:	3fd00000 	.word	0x3fd00000
 800a6e8:	3fe00000 	.word	0x3fe00000
 800a6ec:	408fffff 	.word	0x408fffff
 800a6f0:	4bd5      	ldr	r3, [pc, #852]	@ (800aa48 <__ieee754_pow+0x780>)
 800a6f2:	ea08 0303 	and.w	r3, r8, r3
 800a6f6:	2200      	movs	r2, #0
 800a6f8:	b92b      	cbnz	r3, 800a706 <__ieee754_pow+0x43e>
 800a6fa:	4bd4      	ldr	r3, [pc, #848]	@ (800aa4c <__ieee754_pow+0x784>)
 800a6fc:	f7f5 ff9c 	bl	8000638 <__aeabi_dmul>
 800a700:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 800a704:	468b      	mov	fp, r1
 800a706:	ea4f 532b 	mov.w	r3, fp, asr #20
 800a70a:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800a70e:	4413      	add	r3, r2
 800a710:	930a      	str	r3, [sp, #40]	@ 0x28
 800a712:	4bcf      	ldr	r3, [pc, #828]	@ (800aa50 <__ieee754_pow+0x788>)
 800a714:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 800a718:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 800a71c:	459b      	cmp	fp, r3
 800a71e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800a722:	dd08      	ble.n	800a736 <__ieee754_pow+0x46e>
 800a724:	4bcb      	ldr	r3, [pc, #812]	@ (800aa54 <__ieee754_pow+0x78c>)
 800a726:	459b      	cmp	fp, r3
 800a728:	f340 81a5 	ble.w	800aa76 <__ieee754_pow+0x7ae>
 800a72c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a72e:	3301      	adds	r3, #1
 800a730:	930a      	str	r3, [sp, #40]	@ 0x28
 800a732:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800a736:	f04f 0a00 	mov.w	sl, #0
 800a73a:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800a73e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a740:	4bc5      	ldr	r3, [pc, #788]	@ (800aa58 <__ieee754_pow+0x790>)
 800a742:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a746:	ed93 7b00 	vldr	d7, [r3]
 800a74a:	4629      	mov	r1, r5
 800a74c:	ec53 2b17 	vmov	r2, r3, d7
 800a750:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a754:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a758:	f7f5 fdb6 	bl	80002c8 <__aeabi_dsub>
 800a75c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a760:	4606      	mov	r6, r0
 800a762:	460f      	mov	r7, r1
 800a764:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a768:	f7f5 fdb0 	bl	80002cc <__adddf3>
 800a76c:	4602      	mov	r2, r0
 800a76e:	460b      	mov	r3, r1
 800a770:	2000      	movs	r0, #0
 800a772:	49ba      	ldr	r1, [pc, #744]	@ (800aa5c <__ieee754_pow+0x794>)
 800a774:	f7f6 f88a 	bl	800088c <__aeabi_ddiv>
 800a778:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800a77c:	4602      	mov	r2, r0
 800a77e:	460b      	mov	r3, r1
 800a780:	4630      	mov	r0, r6
 800a782:	4639      	mov	r1, r7
 800a784:	f7f5 ff58 	bl	8000638 <__aeabi_dmul>
 800a788:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a78c:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 800a790:	106d      	asrs	r5, r5, #1
 800a792:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800a796:	f04f 0b00 	mov.w	fp, #0
 800a79a:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800a79e:	4661      	mov	r1, ip
 800a7a0:	2200      	movs	r2, #0
 800a7a2:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800a7a6:	4658      	mov	r0, fp
 800a7a8:	46e1      	mov	r9, ip
 800a7aa:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 800a7ae:	4614      	mov	r4, r2
 800a7b0:	461d      	mov	r5, r3
 800a7b2:	f7f5 ff41 	bl	8000638 <__aeabi_dmul>
 800a7b6:	4602      	mov	r2, r0
 800a7b8:	460b      	mov	r3, r1
 800a7ba:	4630      	mov	r0, r6
 800a7bc:	4639      	mov	r1, r7
 800a7be:	f7f5 fd83 	bl	80002c8 <__aeabi_dsub>
 800a7c2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a7c6:	4606      	mov	r6, r0
 800a7c8:	460f      	mov	r7, r1
 800a7ca:	4620      	mov	r0, r4
 800a7cc:	4629      	mov	r1, r5
 800a7ce:	f7f5 fd7b 	bl	80002c8 <__aeabi_dsub>
 800a7d2:	4602      	mov	r2, r0
 800a7d4:	460b      	mov	r3, r1
 800a7d6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a7da:	f7f5 fd75 	bl	80002c8 <__aeabi_dsub>
 800a7de:	465a      	mov	r2, fp
 800a7e0:	464b      	mov	r3, r9
 800a7e2:	f7f5 ff29 	bl	8000638 <__aeabi_dmul>
 800a7e6:	4602      	mov	r2, r0
 800a7e8:	460b      	mov	r3, r1
 800a7ea:	4630      	mov	r0, r6
 800a7ec:	4639      	mov	r1, r7
 800a7ee:	f7f5 fd6b 	bl	80002c8 <__aeabi_dsub>
 800a7f2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a7f6:	f7f5 ff1f 	bl	8000638 <__aeabi_dmul>
 800a7fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a7fe:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a802:	4610      	mov	r0, r2
 800a804:	4619      	mov	r1, r3
 800a806:	f7f5 ff17 	bl	8000638 <__aeabi_dmul>
 800a80a:	a37d      	add	r3, pc, #500	@ (adr r3, 800aa00 <__ieee754_pow+0x738>)
 800a80c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a810:	4604      	mov	r4, r0
 800a812:	460d      	mov	r5, r1
 800a814:	f7f5 ff10 	bl	8000638 <__aeabi_dmul>
 800a818:	a37b      	add	r3, pc, #492	@ (adr r3, 800aa08 <__ieee754_pow+0x740>)
 800a81a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a81e:	f7f5 fd55 	bl	80002cc <__adddf3>
 800a822:	4622      	mov	r2, r4
 800a824:	462b      	mov	r3, r5
 800a826:	f7f5 ff07 	bl	8000638 <__aeabi_dmul>
 800a82a:	a379      	add	r3, pc, #484	@ (adr r3, 800aa10 <__ieee754_pow+0x748>)
 800a82c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a830:	f7f5 fd4c 	bl	80002cc <__adddf3>
 800a834:	4622      	mov	r2, r4
 800a836:	462b      	mov	r3, r5
 800a838:	f7f5 fefe 	bl	8000638 <__aeabi_dmul>
 800a83c:	a376      	add	r3, pc, #472	@ (adr r3, 800aa18 <__ieee754_pow+0x750>)
 800a83e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a842:	f7f5 fd43 	bl	80002cc <__adddf3>
 800a846:	4622      	mov	r2, r4
 800a848:	462b      	mov	r3, r5
 800a84a:	f7f5 fef5 	bl	8000638 <__aeabi_dmul>
 800a84e:	a374      	add	r3, pc, #464	@ (adr r3, 800aa20 <__ieee754_pow+0x758>)
 800a850:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a854:	f7f5 fd3a 	bl	80002cc <__adddf3>
 800a858:	4622      	mov	r2, r4
 800a85a:	462b      	mov	r3, r5
 800a85c:	f7f5 feec 	bl	8000638 <__aeabi_dmul>
 800a860:	a371      	add	r3, pc, #452	@ (adr r3, 800aa28 <__ieee754_pow+0x760>)
 800a862:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a866:	f7f5 fd31 	bl	80002cc <__adddf3>
 800a86a:	4622      	mov	r2, r4
 800a86c:	4606      	mov	r6, r0
 800a86e:	460f      	mov	r7, r1
 800a870:	462b      	mov	r3, r5
 800a872:	4620      	mov	r0, r4
 800a874:	4629      	mov	r1, r5
 800a876:	f7f5 fedf 	bl	8000638 <__aeabi_dmul>
 800a87a:	4602      	mov	r2, r0
 800a87c:	460b      	mov	r3, r1
 800a87e:	4630      	mov	r0, r6
 800a880:	4639      	mov	r1, r7
 800a882:	f7f5 fed9 	bl	8000638 <__aeabi_dmul>
 800a886:	465a      	mov	r2, fp
 800a888:	4604      	mov	r4, r0
 800a88a:	460d      	mov	r5, r1
 800a88c:	464b      	mov	r3, r9
 800a88e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a892:	f7f5 fd1b 	bl	80002cc <__adddf3>
 800a896:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a89a:	f7f5 fecd 	bl	8000638 <__aeabi_dmul>
 800a89e:	4622      	mov	r2, r4
 800a8a0:	462b      	mov	r3, r5
 800a8a2:	f7f5 fd13 	bl	80002cc <__adddf3>
 800a8a6:	465a      	mov	r2, fp
 800a8a8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a8ac:	464b      	mov	r3, r9
 800a8ae:	4658      	mov	r0, fp
 800a8b0:	4649      	mov	r1, r9
 800a8b2:	f7f5 fec1 	bl	8000638 <__aeabi_dmul>
 800a8b6:	4b6a      	ldr	r3, [pc, #424]	@ (800aa60 <__ieee754_pow+0x798>)
 800a8b8:	2200      	movs	r2, #0
 800a8ba:	4606      	mov	r6, r0
 800a8bc:	460f      	mov	r7, r1
 800a8be:	f7f5 fd05 	bl	80002cc <__adddf3>
 800a8c2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a8c6:	f7f5 fd01 	bl	80002cc <__adddf3>
 800a8ca:	46d8      	mov	r8, fp
 800a8cc:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 800a8d0:	460d      	mov	r5, r1
 800a8d2:	465a      	mov	r2, fp
 800a8d4:	460b      	mov	r3, r1
 800a8d6:	4640      	mov	r0, r8
 800a8d8:	4649      	mov	r1, r9
 800a8da:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 800a8de:	f7f5 feab 	bl	8000638 <__aeabi_dmul>
 800a8e2:	465c      	mov	r4, fp
 800a8e4:	4680      	mov	r8, r0
 800a8e6:	4689      	mov	r9, r1
 800a8e8:	4b5d      	ldr	r3, [pc, #372]	@ (800aa60 <__ieee754_pow+0x798>)
 800a8ea:	2200      	movs	r2, #0
 800a8ec:	4620      	mov	r0, r4
 800a8ee:	4629      	mov	r1, r5
 800a8f0:	f7f5 fcea 	bl	80002c8 <__aeabi_dsub>
 800a8f4:	4632      	mov	r2, r6
 800a8f6:	463b      	mov	r3, r7
 800a8f8:	f7f5 fce6 	bl	80002c8 <__aeabi_dsub>
 800a8fc:	4602      	mov	r2, r0
 800a8fe:	460b      	mov	r3, r1
 800a900:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a904:	f7f5 fce0 	bl	80002c8 <__aeabi_dsub>
 800a908:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a90c:	f7f5 fe94 	bl	8000638 <__aeabi_dmul>
 800a910:	4622      	mov	r2, r4
 800a912:	4606      	mov	r6, r0
 800a914:	460f      	mov	r7, r1
 800a916:	462b      	mov	r3, r5
 800a918:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a91c:	f7f5 fe8c 	bl	8000638 <__aeabi_dmul>
 800a920:	4602      	mov	r2, r0
 800a922:	460b      	mov	r3, r1
 800a924:	4630      	mov	r0, r6
 800a926:	4639      	mov	r1, r7
 800a928:	f7f5 fcd0 	bl	80002cc <__adddf3>
 800a92c:	4606      	mov	r6, r0
 800a92e:	460f      	mov	r7, r1
 800a930:	4602      	mov	r2, r0
 800a932:	460b      	mov	r3, r1
 800a934:	4640      	mov	r0, r8
 800a936:	4649      	mov	r1, r9
 800a938:	f7f5 fcc8 	bl	80002cc <__adddf3>
 800a93c:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 800a940:	a33b      	add	r3, pc, #236	@ (adr r3, 800aa30 <__ieee754_pow+0x768>)
 800a942:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a946:	4658      	mov	r0, fp
 800a948:	e9cd bc08 	strd	fp, ip, [sp, #32]
 800a94c:	460d      	mov	r5, r1
 800a94e:	f7f5 fe73 	bl	8000638 <__aeabi_dmul>
 800a952:	465c      	mov	r4, fp
 800a954:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a958:	4642      	mov	r2, r8
 800a95a:	464b      	mov	r3, r9
 800a95c:	4620      	mov	r0, r4
 800a95e:	4629      	mov	r1, r5
 800a960:	f7f5 fcb2 	bl	80002c8 <__aeabi_dsub>
 800a964:	4602      	mov	r2, r0
 800a966:	460b      	mov	r3, r1
 800a968:	4630      	mov	r0, r6
 800a96a:	4639      	mov	r1, r7
 800a96c:	f7f5 fcac 	bl	80002c8 <__aeabi_dsub>
 800a970:	a331      	add	r3, pc, #196	@ (adr r3, 800aa38 <__ieee754_pow+0x770>)
 800a972:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a976:	f7f5 fe5f 	bl	8000638 <__aeabi_dmul>
 800a97a:	a331      	add	r3, pc, #196	@ (adr r3, 800aa40 <__ieee754_pow+0x778>)
 800a97c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a980:	4606      	mov	r6, r0
 800a982:	460f      	mov	r7, r1
 800a984:	4620      	mov	r0, r4
 800a986:	4629      	mov	r1, r5
 800a988:	f7f5 fe56 	bl	8000638 <__aeabi_dmul>
 800a98c:	4602      	mov	r2, r0
 800a98e:	460b      	mov	r3, r1
 800a990:	4630      	mov	r0, r6
 800a992:	4639      	mov	r1, r7
 800a994:	f7f5 fc9a 	bl	80002cc <__adddf3>
 800a998:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a99a:	4b32      	ldr	r3, [pc, #200]	@ (800aa64 <__ieee754_pow+0x79c>)
 800a99c:	4413      	add	r3, r2
 800a99e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9a2:	f7f5 fc93 	bl	80002cc <__adddf3>
 800a9a6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a9aa:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a9ac:	f7f5 fdda 	bl	8000564 <__aeabi_i2d>
 800a9b0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a9b2:	4b2d      	ldr	r3, [pc, #180]	@ (800aa68 <__ieee754_pow+0x7a0>)
 800a9b4:	4413      	add	r3, r2
 800a9b6:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a9ba:	4606      	mov	r6, r0
 800a9bc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a9c0:	460f      	mov	r7, r1
 800a9c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a9c6:	f7f5 fc81 	bl	80002cc <__adddf3>
 800a9ca:	4642      	mov	r2, r8
 800a9cc:	464b      	mov	r3, r9
 800a9ce:	f7f5 fc7d 	bl	80002cc <__adddf3>
 800a9d2:	4632      	mov	r2, r6
 800a9d4:	463b      	mov	r3, r7
 800a9d6:	f7f5 fc79 	bl	80002cc <__adddf3>
 800a9da:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 800a9de:	4632      	mov	r2, r6
 800a9e0:	463b      	mov	r3, r7
 800a9e2:	4658      	mov	r0, fp
 800a9e4:	460d      	mov	r5, r1
 800a9e6:	f7f5 fc6f 	bl	80002c8 <__aeabi_dsub>
 800a9ea:	4642      	mov	r2, r8
 800a9ec:	464b      	mov	r3, r9
 800a9ee:	f7f5 fc6b 	bl	80002c8 <__aeabi_dsub>
 800a9f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a9f6:	f7f5 fc67 	bl	80002c8 <__aeabi_dsub>
 800a9fa:	465c      	mov	r4, fp
 800a9fc:	e036      	b.n	800aa6c <__ieee754_pow+0x7a4>
 800a9fe:	bf00      	nop
 800aa00:	4a454eef 	.word	0x4a454eef
 800aa04:	3fca7e28 	.word	0x3fca7e28
 800aa08:	93c9db65 	.word	0x93c9db65
 800aa0c:	3fcd864a 	.word	0x3fcd864a
 800aa10:	a91d4101 	.word	0xa91d4101
 800aa14:	3fd17460 	.word	0x3fd17460
 800aa18:	518f264d 	.word	0x518f264d
 800aa1c:	3fd55555 	.word	0x3fd55555
 800aa20:	db6fabff 	.word	0xdb6fabff
 800aa24:	3fdb6db6 	.word	0x3fdb6db6
 800aa28:	33333303 	.word	0x33333303
 800aa2c:	3fe33333 	.word	0x3fe33333
 800aa30:	e0000000 	.word	0xe0000000
 800aa34:	3feec709 	.word	0x3feec709
 800aa38:	dc3a03fd 	.word	0xdc3a03fd
 800aa3c:	3feec709 	.word	0x3feec709
 800aa40:	145b01f5 	.word	0x145b01f5
 800aa44:	be3e2fe0 	.word	0xbe3e2fe0
 800aa48:	7ff00000 	.word	0x7ff00000
 800aa4c:	43400000 	.word	0x43400000
 800aa50:	0003988e 	.word	0x0003988e
 800aa54:	000bb679 	.word	0x000bb679
 800aa58:	0800b570 	.word	0x0800b570
 800aa5c:	3ff00000 	.word	0x3ff00000
 800aa60:	40080000 	.word	0x40080000
 800aa64:	0800b550 	.word	0x0800b550
 800aa68:	0800b560 	.word	0x0800b560
 800aa6c:	4602      	mov	r2, r0
 800aa6e:	460b      	mov	r3, r1
 800aa70:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800aa74:	e5d6      	b.n	800a624 <__ieee754_pow+0x35c>
 800aa76:	f04f 0a01 	mov.w	sl, #1
 800aa7a:	e65e      	b.n	800a73a <__ieee754_pow+0x472>
 800aa7c:	a3b5      	add	r3, pc, #724	@ (adr r3, 800ad54 <__ieee754_pow+0xa8c>)
 800aa7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa82:	4630      	mov	r0, r6
 800aa84:	4639      	mov	r1, r7
 800aa86:	f7f5 fc21 	bl	80002cc <__adddf3>
 800aa8a:	4642      	mov	r2, r8
 800aa8c:	e9cd 0100 	strd	r0, r1, [sp]
 800aa90:	464b      	mov	r3, r9
 800aa92:	4620      	mov	r0, r4
 800aa94:	4629      	mov	r1, r5
 800aa96:	f7f5 fc17 	bl	80002c8 <__aeabi_dsub>
 800aa9a:	4602      	mov	r2, r0
 800aa9c:	460b      	mov	r3, r1
 800aa9e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800aaa2:	f7f6 f859 	bl	8000b58 <__aeabi_dcmpgt>
 800aaa6:	2800      	cmp	r0, #0
 800aaa8:	f47f adfe 	bne.w	800a6a8 <__ieee754_pow+0x3e0>
 800aaac:	4ba2      	ldr	r3, [pc, #648]	@ (800ad38 <__ieee754_pow+0xa70>)
 800aaae:	e022      	b.n	800aaf6 <__ieee754_pow+0x82e>
 800aab0:	4ca2      	ldr	r4, [pc, #648]	@ (800ad3c <__ieee754_pow+0xa74>)
 800aab2:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800aab6:	42a3      	cmp	r3, r4
 800aab8:	d919      	bls.n	800aaee <__ieee754_pow+0x826>
 800aaba:	4ba1      	ldr	r3, [pc, #644]	@ (800ad40 <__ieee754_pow+0xa78>)
 800aabc:	440b      	add	r3, r1
 800aabe:	4303      	orrs	r3, r0
 800aac0:	d009      	beq.n	800aad6 <__ieee754_pow+0x80e>
 800aac2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aac6:	2200      	movs	r2, #0
 800aac8:	2300      	movs	r3, #0
 800aaca:	f7f6 f827 	bl	8000b1c <__aeabi_dcmplt>
 800aace:	3800      	subs	r0, #0
 800aad0:	bf18      	it	ne
 800aad2:	2001      	movne	r0, #1
 800aad4:	e512      	b.n	800a4fc <__ieee754_pow+0x234>
 800aad6:	4642      	mov	r2, r8
 800aad8:	464b      	mov	r3, r9
 800aada:	f7f5 fbf5 	bl	80002c8 <__aeabi_dsub>
 800aade:	4632      	mov	r2, r6
 800aae0:	463b      	mov	r3, r7
 800aae2:	f7f6 f82f 	bl	8000b44 <__aeabi_dcmpge>
 800aae6:	2800      	cmp	r0, #0
 800aae8:	d1eb      	bne.n	800aac2 <__ieee754_pow+0x7fa>
 800aaea:	4b96      	ldr	r3, [pc, #600]	@ (800ad44 <__ieee754_pow+0xa7c>)
 800aaec:	e003      	b.n	800aaf6 <__ieee754_pow+0x82e>
 800aaee:	4a96      	ldr	r2, [pc, #600]	@ (800ad48 <__ieee754_pow+0xa80>)
 800aaf0:	4293      	cmp	r3, r2
 800aaf2:	f240 80e7 	bls.w	800acc4 <__ieee754_pow+0x9fc>
 800aaf6:	151b      	asrs	r3, r3, #20
 800aaf8:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 800aafc:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 800ab00:	fa4a fa03 	asr.w	sl, sl, r3
 800ab04:	44da      	add	sl, fp
 800ab06:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800ab0a:	4890      	ldr	r0, [pc, #576]	@ (800ad4c <__ieee754_pow+0xa84>)
 800ab0c:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 800ab10:	4108      	asrs	r0, r1
 800ab12:	ea00 030a 	and.w	r3, r0, sl
 800ab16:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800ab1a:	f1c1 0114 	rsb	r1, r1, #20
 800ab1e:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800ab22:	fa4a fa01 	asr.w	sl, sl, r1
 800ab26:	f1bb 0f00 	cmp.w	fp, #0
 800ab2a:	4640      	mov	r0, r8
 800ab2c:	4649      	mov	r1, r9
 800ab2e:	f04f 0200 	mov.w	r2, #0
 800ab32:	bfb8      	it	lt
 800ab34:	f1ca 0a00 	rsblt	sl, sl, #0
 800ab38:	f7f5 fbc6 	bl	80002c8 <__aeabi_dsub>
 800ab3c:	4680      	mov	r8, r0
 800ab3e:	4689      	mov	r9, r1
 800ab40:	4632      	mov	r2, r6
 800ab42:	463b      	mov	r3, r7
 800ab44:	4640      	mov	r0, r8
 800ab46:	4649      	mov	r1, r9
 800ab48:	f7f5 fbc0 	bl	80002cc <__adddf3>
 800ab4c:	2400      	movs	r4, #0
 800ab4e:	a36a      	add	r3, pc, #424	@ (adr r3, 800acf8 <__ieee754_pow+0xa30>)
 800ab50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab54:	4620      	mov	r0, r4
 800ab56:	460d      	mov	r5, r1
 800ab58:	f7f5 fd6e 	bl	8000638 <__aeabi_dmul>
 800ab5c:	4642      	mov	r2, r8
 800ab5e:	e9cd 0100 	strd	r0, r1, [sp]
 800ab62:	464b      	mov	r3, r9
 800ab64:	4620      	mov	r0, r4
 800ab66:	4629      	mov	r1, r5
 800ab68:	f7f5 fbae 	bl	80002c8 <__aeabi_dsub>
 800ab6c:	4602      	mov	r2, r0
 800ab6e:	460b      	mov	r3, r1
 800ab70:	4630      	mov	r0, r6
 800ab72:	4639      	mov	r1, r7
 800ab74:	f7f5 fba8 	bl	80002c8 <__aeabi_dsub>
 800ab78:	a361      	add	r3, pc, #388	@ (adr r3, 800ad00 <__ieee754_pow+0xa38>)
 800ab7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab7e:	f7f5 fd5b 	bl	8000638 <__aeabi_dmul>
 800ab82:	a361      	add	r3, pc, #388	@ (adr r3, 800ad08 <__ieee754_pow+0xa40>)
 800ab84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab88:	4680      	mov	r8, r0
 800ab8a:	4689      	mov	r9, r1
 800ab8c:	4620      	mov	r0, r4
 800ab8e:	4629      	mov	r1, r5
 800ab90:	f7f5 fd52 	bl	8000638 <__aeabi_dmul>
 800ab94:	4602      	mov	r2, r0
 800ab96:	460b      	mov	r3, r1
 800ab98:	4640      	mov	r0, r8
 800ab9a:	4649      	mov	r1, r9
 800ab9c:	f7f5 fb96 	bl	80002cc <__adddf3>
 800aba0:	4604      	mov	r4, r0
 800aba2:	460d      	mov	r5, r1
 800aba4:	4602      	mov	r2, r0
 800aba6:	460b      	mov	r3, r1
 800aba8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800abac:	f7f5 fb8e 	bl	80002cc <__adddf3>
 800abb0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800abb4:	4680      	mov	r8, r0
 800abb6:	4689      	mov	r9, r1
 800abb8:	f7f5 fb86 	bl	80002c8 <__aeabi_dsub>
 800abbc:	4602      	mov	r2, r0
 800abbe:	460b      	mov	r3, r1
 800abc0:	4620      	mov	r0, r4
 800abc2:	4629      	mov	r1, r5
 800abc4:	f7f5 fb80 	bl	80002c8 <__aeabi_dsub>
 800abc8:	4642      	mov	r2, r8
 800abca:	4606      	mov	r6, r0
 800abcc:	460f      	mov	r7, r1
 800abce:	464b      	mov	r3, r9
 800abd0:	4640      	mov	r0, r8
 800abd2:	4649      	mov	r1, r9
 800abd4:	f7f5 fd30 	bl	8000638 <__aeabi_dmul>
 800abd8:	a34d      	add	r3, pc, #308	@ (adr r3, 800ad10 <__ieee754_pow+0xa48>)
 800abda:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abde:	4604      	mov	r4, r0
 800abe0:	460d      	mov	r5, r1
 800abe2:	f7f5 fd29 	bl	8000638 <__aeabi_dmul>
 800abe6:	a34c      	add	r3, pc, #304	@ (adr r3, 800ad18 <__ieee754_pow+0xa50>)
 800abe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abec:	f7f5 fb6c 	bl	80002c8 <__aeabi_dsub>
 800abf0:	4622      	mov	r2, r4
 800abf2:	462b      	mov	r3, r5
 800abf4:	f7f5 fd20 	bl	8000638 <__aeabi_dmul>
 800abf8:	a349      	add	r3, pc, #292	@ (adr r3, 800ad20 <__ieee754_pow+0xa58>)
 800abfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abfe:	f7f5 fb65 	bl	80002cc <__adddf3>
 800ac02:	4622      	mov	r2, r4
 800ac04:	462b      	mov	r3, r5
 800ac06:	f7f5 fd17 	bl	8000638 <__aeabi_dmul>
 800ac0a:	a347      	add	r3, pc, #284	@ (adr r3, 800ad28 <__ieee754_pow+0xa60>)
 800ac0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac10:	f7f5 fb5a 	bl	80002c8 <__aeabi_dsub>
 800ac14:	4622      	mov	r2, r4
 800ac16:	462b      	mov	r3, r5
 800ac18:	f7f5 fd0e 	bl	8000638 <__aeabi_dmul>
 800ac1c:	a344      	add	r3, pc, #272	@ (adr r3, 800ad30 <__ieee754_pow+0xa68>)
 800ac1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac22:	f7f5 fb53 	bl	80002cc <__adddf3>
 800ac26:	4622      	mov	r2, r4
 800ac28:	462b      	mov	r3, r5
 800ac2a:	f7f5 fd05 	bl	8000638 <__aeabi_dmul>
 800ac2e:	4602      	mov	r2, r0
 800ac30:	460b      	mov	r3, r1
 800ac32:	4640      	mov	r0, r8
 800ac34:	4649      	mov	r1, r9
 800ac36:	f7f5 fb47 	bl	80002c8 <__aeabi_dsub>
 800ac3a:	4604      	mov	r4, r0
 800ac3c:	460d      	mov	r5, r1
 800ac3e:	4602      	mov	r2, r0
 800ac40:	460b      	mov	r3, r1
 800ac42:	4640      	mov	r0, r8
 800ac44:	4649      	mov	r1, r9
 800ac46:	f7f5 fcf7 	bl	8000638 <__aeabi_dmul>
 800ac4a:	2200      	movs	r2, #0
 800ac4c:	e9cd 0100 	strd	r0, r1, [sp]
 800ac50:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800ac54:	4620      	mov	r0, r4
 800ac56:	4629      	mov	r1, r5
 800ac58:	f7f5 fb36 	bl	80002c8 <__aeabi_dsub>
 800ac5c:	4602      	mov	r2, r0
 800ac5e:	460b      	mov	r3, r1
 800ac60:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ac64:	f7f5 fe12 	bl	800088c <__aeabi_ddiv>
 800ac68:	4632      	mov	r2, r6
 800ac6a:	4604      	mov	r4, r0
 800ac6c:	460d      	mov	r5, r1
 800ac6e:	463b      	mov	r3, r7
 800ac70:	4640      	mov	r0, r8
 800ac72:	4649      	mov	r1, r9
 800ac74:	f7f5 fce0 	bl	8000638 <__aeabi_dmul>
 800ac78:	4632      	mov	r2, r6
 800ac7a:	463b      	mov	r3, r7
 800ac7c:	f7f5 fb26 	bl	80002cc <__adddf3>
 800ac80:	4602      	mov	r2, r0
 800ac82:	460b      	mov	r3, r1
 800ac84:	4620      	mov	r0, r4
 800ac86:	4629      	mov	r1, r5
 800ac88:	f7f5 fb1e 	bl	80002c8 <__aeabi_dsub>
 800ac8c:	4642      	mov	r2, r8
 800ac8e:	464b      	mov	r3, r9
 800ac90:	f7f5 fb1a 	bl	80002c8 <__aeabi_dsub>
 800ac94:	460b      	mov	r3, r1
 800ac96:	4602      	mov	r2, r0
 800ac98:	492d      	ldr	r1, [pc, #180]	@ (800ad50 <__ieee754_pow+0xa88>)
 800ac9a:	2000      	movs	r0, #0
 800ac9c:	f7f5 fb14 	bl	80002c8 <__aeabi_dsub>
 800aca0:	ec41 0b10 	vmov	d0, r0, r1
 800aca4:	ee10 3a90 	vmov	r3, s1
 800aca8:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800acac:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800acb0:	da0b      	bge.n	800acca <__ieee754_pow+0xa02>
 800acb2:	4650      	mov	r0, sl
 800acb4:	f000 f85c 	bl	800ad70 <scalbn>
 800acb8:	ec51 0b10 	vmov	r0, r1, d0
 800acbc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800acc0:	f7ff bb6d 	b.w	800a39e <__ieee754_pow+0xd6>
 800acc4:	f8dd a010 	ldr.w	sl, [sp, #16]
 800acc8:	e73a      	b.n	800ab40 <__ieee754_pow+0x878>
 800acca:	ec51 0b10 	vmov	r0, r1, d0
 800acce:	4619      	mov	r1, r3
 800acd0:	e7f4      	b.n	800acbc <__ieee754_pow+0x9f4>
 800acd2:	491f      	ldr	r1, [pc, #124]	@ (800ad50 <__ieee754_pow+0xa88>)
 800acd4:	2000      	movs	r0, #0
 800acd6:	f7ff bb14 	b.w	800a302 <__ieee754_pow+0x3a>
 800acda:	e9dd 0100 	ldrd	r0, r1, [sp]
 800acde:	f7ff bb10 	b.w	800a302 <__ieee754_pow+0x3a>
 800ace2:	4630      	mov	r0, r6
 800ace4:	4639      	mov	r1, r7
 800ace6:	f7ff bb0c 	b.w	800a302 <__ieee754_pow+0x3a>
 800acea:	460c      	mov	r4, r1
 800acec:	f7ff bb69 	b.w	800a3c2 <__ieee754_pow+0xfa>
 800acf0:	2400      	movs	r4, #0
 800acf2:	f7ff bb4b 	b.w	800a38c <__ieee754_pow+0xc4>
 800acf6:	bf00      	nop
 800acf8:	00000000 	.word	0x00000000
 800acfc:	3fe62e43 	.word	0x3fe62e43
 800ad00:	fefa39ef 	.word	0xfefa39ef
 800ad04:	3fe62e42 	.word	0x3fe62e42
 800ad08:	0ca86c39 	.word	0x0ca86c39
 800ad0c:	be205c61 	.word	0xbe205c61
 800ad10:	72bea4d0 	.word	0x72bea4d0
 800ad14:	3e663769 	.word	0x3e663769
 800ad18:	c5d26bf1 	.word	0xc5d26bf1
 800ad1c:	3ebbbd41 	.word	0x3ebbbd41
 800ad20:	af25de2c 	.word	0xaf25de2c
 800ad24:	3f11566a 	.word	0x3f11566a
 800ad28:	16bebd93 	.word	0x16bebd93
 800ad2c:	3f66c16c 	.word	0x3f66c16c
 800ad30:	5555553e 	.word	0x5555553e
 800ad34:	3fc55555 	.word	0x3fc55555
 800ad38:	40900000 	.word	0x40900000
 800ad3c:	4090cbff 	.word	0x4090cbff
 800ad40:	3f6f3400 	.word	0x3f6f3400
 800ad44:	4090cc00 	.word	0x4090cc00
 800ad48:	3fe00000 	.word	0x3fe00000
 800ad4c:	fff00000 	.word	0xfff00000
 800ad50:	3ff00000 	.word	0x3ff00000
 800ad54:	652b82fe 	.word	0x652b82fe
 800ad58:	3c971547 	.word	0x3c971547

0800ad5c <fabs>:
 800ad5c:	ec51 0b10 	vmov	r0, r1, d0
 800ad60:	4602      	mov	r2, r0
 800ad62:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800ad66:	ec43 2b10 	vmov	d0, r2, r3
 800ad6a:	4770      	bx	lr
 800ad6c:	0000      	movs	r0, r0
	...

0800ad70 <scalbn>:
 800ad70:	b570      	push	{r4, r5, r6, lr}
 800ad72:	ec55 4b10 	vmov	r4, r5, d0
 800ad76:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800ad7a:	4606      	mov	r6, r0
 800ad7c:	462b      	mov	r3, r5
 800ad7e:	b991      	cbnz	r1, 800ada6 <scalbn+0x36>
 800ad80:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800ad84:	4323      	orrs	r3, r4
 800ad86:	d03b      	beq.n	800ae00 <scalbn+0x90>
 800ad88:	4b33      	ldr	r3, [pc, #204]	@ (800ae58 <scalbn+0xe8>)
 800ad8a:	4620      	mov	r0, r4
 800ad8c:	4629      	mov	r1, r5
 800ad8e:	2200      	movs	r2, #0
 800ad90:	f7f5 fc52 	bl	8000638 <__aeabi_dmul>
 800ad94:	4b31      	ldr	r3, [pc, #196]	@ (800ae5c <scalbn+0xec>)
 800ad96:	429e      	cmp	r6, r3
 800ad98:	4604      	mov	r4, r0
 800ad9a:	460d      	mov	r5, r1
 800ad9c:	da0f      	bge.n	800adbe <scalbn+0x4e>
 800ad9e:	a326      	add	r3, pc, #152	@ (adr r3, 800ae38 <scalbn+0xc8>)
 800ada0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ada4:	e01e      	b.n	800ade4 <scalbn+0x74>
 800ada6:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800adaa:	4291      	cmp	r1, r2
 800adac:	d10b      	bne.n	800adc6 <scalbn+0x56>
 800adae:	4622      	mov	r2, r4
 800adb0:	4620      	mov	r0, r4
 800adb2:	4629      	mov	r1, r5
 800adb4:	f7f5 fa8a 	bl	80002cc <__adddf3>
 800adb8:	4604      	mov	r4, r0
 800adba:	460d      	mov	r5, r1
 800adbc:	e020      	b.n	800ae00 <scalbn+0x90>
 800adbe:	460b      	mov	r3, r1
 800adc0:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800adc4:	3936      	subs	r1, #54	@ 0x36
 800adc6:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800adca:	4296      	cmp	r6, r2
 800adcc:	dd0d      	ble.n	800adea <scalbn+0x7a>
 800adce:	2d00      	cmp	r5, #0
 800add0:	a11b      	add	r1, pc, #108	@ (adr r1, 800ae40 <scalbn+0xd0>)
 800add2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800add6:	da02      	bge.n	800adde <scalbn+0x6e>
 800add8:	a11b      	add	r1, pc, #108	@ (adr r1, 800ae48 <scalbn+0xd8>)
 800adda:	e9d1 0100 	ldrd	r0, r1, [r1]
 800adde:	a318      	add	r3, pc, #96	@ (adr r3, 800ae40 <scalbn+0xd0>)
 800ade0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ade4:	f7f5 fc28 	bl	8000638 <__aeabi_dmul>
 800ade8:	e7e6      	b.n	800adb8 <scalbn+0x48>
 800adea:	1872      	adds	r2, r6, r1
 800adec:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800adf0:	428a      	cmp	r2, r1
 800adf2:	dcec      	bgt.n	800adce <scalbn+0x5e>
 800adf4:	2a00      	cmp	r2, #0
 800adf6:	dd06      	ble.n	800ae06 <scalbn+0x96>
 800adf8:	f36f 531e 	bfc	r3, #20, #11
 800adfc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800ae00:	ec45 4b10 	vmov	d0, r4, r5
 800ae04:	bd70      	pop	{r4, r5, r6, pc}
 800ae06:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800ae0a:	da08      	bge.n	800ae1e <scalbn+0xae>
 800ae0c:	2d00      	cmp	r5, #0
 800ae0e:	a10a      	add	r1, pc, #40	@ (adr r1, 800ae38 <scalbn+0xc8>)
 800ae10:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ae14:	dac3      	bge.n	800ad9e <scalbn+0x2e>
 800ae16:	a10e      	add	r1, pc, #56	@ (adr r1, 800ae50 <scalbn+0xe0>)
 800ae18:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ae1c:	e7bf      	b.n	800ad9e <scalbn+0x2e>
 800ae1e:	3236      	adds	r2, #54	@ 0x36
 800ae20:	f36f 531e 	bfc	r3, #20, #11
 800ae24:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800ae28:	4620      	mov	r0, r4
 800ae2a:	4b0d      	ldr	r3, [pc, #52]	@ (800ae60 <scalbn+0xf0>)
 800ae2c:	4629      	mov	r1, r5
 800ae2e:	2200      	movs	r2, #0
 800ae30:	e7d8      	b.n	800ade4 <scalbn+0x74>
 800ae32:	bf00      	nop
 800ae34:	f3af 8000 	nop.w
 800ae38:	c2f8f359 	.word	0xc2f8f359
 800ae3c:	01a56e1f 	.word	0x01a56e1f
 800ae40:	8800759c 	.word	0x8800759c
 800ae44:	7e37e43c 	.word	0x7e37e43c
 800ae48:	8800759c 	.word	0x8800759c
 800ae4c:	fe37e43c 	.word	0xfe37e43c
 800ae50:	c2f8f359 	.word	0xc2f8f359
 800ae54:	81a56e1f 	.word	0x81a56e1f
 800ae58:	43500000 	.word	0x43500000
 800ae5c:	ffff3cb0 	.word	0xffff3cb0
 800ae60:	3c900000 	.word	0x3c900000

0800ae64 <with_errno>:
 800ae64:	b510      	push	{r4, lr}
 800ae66:	ed2d 8b02 	vpush	{d8}
 800ae6a:	eeb0 8a40 	vmov.f32	s16, s0
 800ae6e:	eef0 8a60 	vmov.f32	s17, s1
 800ae72:	4604      	mov	r4, r0
 800ae74:	f7fb fe20 	bl	8006ab8 <__errno>
 800ae78:	eeb0 0a48 	vmov.f32	s0, s16
 800ae7c:	eef0 0a68 	vmov.f32	s1, s17
 800ae80:	ecbd 8b02 	vpop	{d8}
 800ae84:	6004      	str	r4, [r0, #0]
 800ae86:	bd10      	pop	{r4, pc}

0800ae88 <xflow>:
 800ae88:	4603      	mov	r3, r0
 800ae8a:	b507      	push	{r0, r1, r2, lr}
 800ae8c:	ec51 0b10 	vmov	r0, r1, d0
 800ae90:	b183      	cbz	r3, 800aeb4 <xflow+0x2c>
 800ae92:	4602      	mov	r2, r0
 800ae94:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ae98:	e9cd 2300 	strd	r2, r3, [sp]
 800ae9c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aea0:	f7f5 fbca 	bl	8000638 <__aeabi_dmul>
 800aea4:	ec41 0b10 	vmov	d0, r0, r1
 800aea8:	2022      	movs	r0, #34	@ 0x22
 800aeaa:	b003      	add	sp, #12
 800aeac:	f85d eb04 	ldr.w	lr, [sp], #4
 800aeb0:	f7ff bfd8 	b.w	800ae64 <with_errno>
 800aeb4:	4602      	mov	r2, r0
 800aeb6:	460b      	mov	r3, r1
 800aeb8:	e7ee      	b.n	800ae98 <xflow+0x10>
 800aeba:	0000      	movs	r0, r0
 800aebc:	0000      	movs	r0, r0
	...

0800aec0 <__math_uflow>:
 800aec0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800aec8 <__math_uflow+0x8>
 800aec4:	f7ff bfe0 	b.w	800ae88 <xflow>
 800aec8:	00000000 	.word	0x00000000
 800aecc:	10000000 	.word	0x10000000

0800aed0 <__math_oflow>:
 800aed0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800aed8 <__math_oflow+0x8>
 800aed4:	f7ff bfd8 	b.w	800ae88 <xflow>
 800aed8:	00000000 	.word	0x00000000
 800aedc:	70000000 	.word	0x70000000

0800aee0 <__ieee754_sqrt>:
 800aee0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aee4:	4a66      	ldr	r2, [pc, #408]	@ (800b080 <__ieee754_sqrt+0x1a0>)
 800aee6:	ec55 4b10 	vmov	r4, r5, d0
 800aeea:	43aa      	bics	r2, r5
 800aeec:	462b      	mov	r3, r5
 800aeee:	4621      	mov	r1, r4
 800aef0:	d110      	bne.n	800af14 <__ieee754_sqrt+0x34>
 800aef2:	4622      	mov	r2, r4
 800aef4:	4620      	mov	r0, r4
 800aef6:	4629      	mov	r1, r5
 800aef8:	f7f5 fb9e 	bl	8000638 <__aeabi_dmul>
 800aefc:	4602      	mov	r2, r0
 800aefe:	460b      	mov	r3, r1
 800af00:	4620      	mov	r0, r4
 800af02:	4629      	mov	r1, r5
 800af04:	f7f5 f9e2 	bl	80002cc <__adddf3>
 800af08:	4604      	mov	r4, r0
 800af0a:	460d      	mov	r5, r1
 800af0c:	ec45 4b10 	vmov	d0, r4, r5
 800af10:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af14:	2d00      	cmp	r5, #0
 800af16:	dc0e      	bgt.n	800af36 <__ieee754_sqrt+0x56>
 800af18:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800af1c:	4322      	orrs	r2, r4
 800af1e:	d0f5      	beq.n	800af0c <__ieee754_sqrt+0x2c>
 800af20:	b19d      	cbz	r5, 800af4a <__ieee754_sqrt+0x6a>
 800af22:	4622      	mov	r2, r4
 800af24:	4620      	mov	r0, r4
 800af26:	4629      	mov	r1, r5
 800af28:	f7f5 f9ce 	bl	80002c8 <__aeabi_dsub>
 800af2c:	4602      	mov	r2, r0
 800af2e:	460b      	mov	r3, r1
 800af30:	f7f5 fcac 	bl	800088c <__aeabi_ddiv>
 800af34:	e7e8      	b.n	800af08 <__ieee754_sqrt+0x28>
 800af36:	152a      	asrs	r2, r5, #20
 800af38:	d115      	bne.n	800af66 <__ieee754_sqrt+0x86>
 800af3a:	2000      	movs	r0, #0
 800af3c:	e009      	b.n	800af52 <__ieee754_sqrt+0x72>
 800af3e:	0acb      	lsrs	r3, r1, #11
 800af40:	3a15      	subs	r2, #21
 800af42:	0549      	lsls	r1, r1, #21
 800af44:	2b00      	cmp	r3, #0
 800af46:	d0fa      	beq.n	800af3e <__ieee754_sqrt+0x5e>
 800af48:	e7f7      	b.n	800af3a <__ieee754_sqrt+0x5a>
 800af4a:	462a      	mov	r2, r5
 800af4c:	e7fa      	b.n	800af44 <__ieee754_sqrt+0x64>
 800af4e:	005b      	lsls	r3, r3, #1
 800af50:	3001      	adds	r0, #1
 800af52:	02dc      	lsls	r4, r3, #11
 800af54:	d5fb      	bpl.n	800af4e <__ieee754_sqrt+0x6e>
 800af56:	1e44      	subs	r4, r0, #1
 800af58:	1b12      	subs	r2, r2, r4
 800af5a:	f1c0 0420 	rsb	r4, r0, #32
 800af5e:	fa21 f404 	lsr.w	r4, r1, r4
 800af62:	4323      	orrs	r3, r4
 800af64:	4081      	lsls	r1, r0
 800af66:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800af6a:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800af6e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800af72:	07d2      	lsls	r2, r2, #31
 800af74:	bf5c      	itt	pl
 800af76:	005b      	lslpl	r3, r3, #1
 800af78:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800af7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800af80:	bf58      	it	pl
 800af82:	0049      	lslpl	r1, r1, #1
 800af84:	2600      	movs	r6, #0
 800af86:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800af8a:	107f      	asrs	r7, r7, #1
 800af8c:	0049      	lsls	r1, r1, #1
 800af8e:	2016      	movs	r0, #22
 800af90:	4632      	mov	r2, r6
 800af92:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800af96:	1915      	adds	r5, r2, r4
 800af98:	429d      	cmp	r5, r3
 800af9a:	bfde      	ittt	le
 800af9c:	192a      	addle	r2, r5, r4
 800af9e:	1b5b      	suble	r3, r3, r5
 800afa0:	1936      	addle	r6, r6, r4
 800afa2:	0fcd      	lsrs	r5, r1, #31
 800afa4:	3801      	subs	r0, #1
 800afa6:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800afaa:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800afae:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800afb2:	d1f0      	bne.n	800af96 <__ieee754_sqrt+0xb6>
 800afb4:	4605      	mov	r5, r0
 800afb6:	2420      	movs	r4, #32
 800afb8:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800afbc:	4293      	cmp	r3, r2
 800afbe:	eb0c 0e00 	add.w	lr, ip, r0
 800afc2:	dc02      	bgt.n	800afca <__ieee754_sqrt+0xea>
 800afc4:	d113      	bne.n	800afee <__ieee754_sqrt+0x10e>
 800afc6:	458e      	cmp	lr, r1
 800afc8:	d811      	bhi.n	800afee <__ieee754_sqrt+0x10e>
 800afca:	f1be 0f00 	cmp.w	lr, #0
 800afce:	eb0e 000c 	add.w	r0, lr, ip
 800afd2:	da3f      	bge.n	800b054 <__ieee754_sqrt+0x174>
 800afd4:	2800      	cmp	r0, #0
 800afd6:	db3d      	blt.n	800b054 <__ieee754_sqrt+0x174>
 800afd8:	f102 0801 	add.w	r8, r2, #1
 800afdc:	1a9b      	subs	r3, r3, r2
 800afde:	458e      	cmp	lr, r1
 800afe0:	bf88      	it	hi
 800afe2:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800afe6:	eba1 010e 	sub.w	r1, r1, lr
 800afea:	4465      	add	r5, ip
 800afec:	4642      	mov	r2, r8
 800afee:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800aff2:	3c01      	subs	r4, #1
 800aff4:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800aff8:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800affc:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800b000:	d1dc      	bne.n	800afbc <__ieee754_sqrt+0xdc>
 800b002:	4319      	orrs	r1, r3
 800b004:	d01b      	beq.n	800b03e <__ieee754_sqrt+0x15e>
 800b006:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 800b084 <__ieee754_sqrt+0x1a4>
 800b00a:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 800b088 <__ieee754_sqrt+0x1a8>
 800b00e:	e9da 0100 	ldrd	r0, r1, [sl]
 800b012:	e9db 2300 	ldrd	r2, r3, [fp]
 800b016:	f7f5 f957 	bl	80002c8 <__aeabi_dsub>
 800b01a:	e9da 8900 	ldrd	r8, r9, [sl]
 800b01e:	4602      	mov	r2, r0
 800b020:	460b      	mov	r3, r1
 800b022:	4640      	mov	r0, r8
 800b024:	4649      	mov	r1, r9
 800b026:	f7f5 fd83 	bl	8000b30 <__aeabi_dcmple>
 800b02a:	b140      	cbz	r0, 800b03e <__ieee754_sqrt+0x15e>
 800b02c:	f1b5 3fff 	cmp.w	r5, #4294967295
 800b030:	e9da 0100 	ldrd	r0, r1, [sl]
 800b034:	e9db 2300 	ldrd	r2, r3, [fp]
 800b038:	d10e      	bne.n	800b058 <__ieee754_sqrt+0x178>
 800b03a:	3601      	adds	r6, #1
 800b03c:	4625      	mov	r5, r4
 800b03e:	1073      	asrs	r3, r6, #1
 800b040:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800b044:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800b048:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 800b04c:	086b      	lsrs	r3, r5, #1
 800b04e:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 800b052:	e759      	b.n	800af08 <__ieee754_sqrt+0x28>
 800b054:	4690      	mov	r8, r2
 800b056:	e7c1      	b.n	800afdc <__ieee754_sqrt+0xfc>
 800b058:	f7f5 f938 	bl	80002cc <__adddf3>
 800b05c:	e9da 8900 	ldrd	r8, r9, [sl]
 800b060:	4602      	mov	r2, r0
 800b062:	460b      	mov	r3, r1
 800b064:	4640      	mov	r0, r8
 800b066:	4649      	mov	r1, r9
 800b068:	f7f5 fd58 	bl	8000b1c <__aeabi_dcmplt>
 800b06c:	b120      	cbz	r0, 800b078 <__ieee754_sqrt+0x198>
 800b06e:	1cab      	adds	r3, r5, #2
 800b070:	bf08      	it	eq
 800b072:	3601      	addeq	r6, #1
 800b074:	3502      	adds	r5, #2
 800b076:	e7e2      	b.n	800b03e <__ieee754_sqrt+0x15e>
 800b078:	1c6b      	adds	r3, r5, #1
 800b07a:	f023 0501 	bic.w	r5, r3, #1
 800b07e:	e7de      	b.n	800b03e <__ieee754_sqrt+0x15e>
 800b080:	7ff00000 	.word	0x7ff00000
 800b084:	0800b588 	.word	0x0800b588
 800b088:	0800b580 	.word	0x0800b580

0800b08c <_init>:
 800b08c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b08e:	bf00      	nop
 800b090:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b092:	bc08      	pop	{r3}
 800b094:	469e      	mov	lr, r3
 800b096:	4770      	bx	lr

0800b098 <_fini>:
 800b098:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b09a:	bf00      	nop
 800b09c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b09e:	bc08      	pop	{r3}
 800b0a0:	469e      	mov	lr, r3
 800b0a2:	4770      	bx	lr
