do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:41 on Sep 19,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 17:32:42 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:42 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 17:32:44 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:44 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 17:32:45 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:45 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 17:32:46 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:46 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 17:32:47 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:47 on Sep 19,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 17:32:48 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:48 on Sep 19,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 17:32:49 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:49 on Sep 19,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 17:32:49 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:50 on Sep 19,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 17:32:50 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:50 on Sep 19,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 17:32:51 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:51 on Sep 19,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 17:32:52 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:52 on Sep 19,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 17:32:53 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:53 on Sep 19,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 17:32:55 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 17:32:55 on Sep 19,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_single
# Loading work.feature_mem_interface
# Loading work.encoding_controller
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft7thddh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7thddh
# ** Error: (vish-4014) No objects found matching '/accelerator_top_testbench/dut/projection_mem/ram/mem'.
# Executing ONERROR command at macro ./accelerator_top_wave.do line 10
# ** Error: (vish-4014) No objects found matching '/accelerator_top_testbench/dut/class_mem/re'.
# Executing ONERROR command at macro ./accelerator_top_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/accelerator_top_testbench/dut/class_mem/write_done'.
# Executing ONERROR command at macro ./accelerator_top_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/accelerator_top_testbench/dut/class_mem/class_out'.
# Executing ONERROR command at macro ./accelerator_top_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/accelerator_top_testbench/dut/class_mem/address_in'.
# Executing ONERROR command at macro ./accelerator_top_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/accelerator_top_testbench/dut/class_check_control/reset_out'.
# Executing ONERROR command at macro ./accelerator_top_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/accelerator_top_testbench/dut/class_check_control/total_count'.
# Executing ONERROR command at macro ./accelerator_top_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/accelerator_top_testbench/dut/class_check_control/out_done'.
# Executing ONERROR command at macro ./accelerator_top_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/accelerator_top_testbench/dut/class_check_control/write_data_done'.
# Executing ONERROR command at macro ./accelerator_top_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/accelerator_top_testbench/dut/class_check_control/cur_encode_done'.
# Executing ONERROR command at macro ./accelerator_top_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/accelerator_top_testbench/dut/class_check_control/encode_done_cur_cycle'.
# Executing ONERROR command at macro ./accelerator_top_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/accelerator_top_testbench/dut/class_check_control/cur_class_addr'.
# Executing ONERROR command at macro ./accelerator_top_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/accelerator_top_testbench/dut/class_check_control/encoding_cycle_count'.
# Executing ONERROR command at macro ./accelerator_top_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/accelerator_top_testbench/dut/class_check_control/class_cur_cycle_count'.
# Executing ONERROR command at macro ./accelerator_top_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/accelerator_top_testbench/dut/similarity_check/encode_vector_in'.
# Executing ONERROR command at macro ./accelerator_top_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/accelerator_top_testbench/dut/similarity_check/class_in'.
# Executing ONERROR command at macro ./accelerator_top_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/accelerator_top_testbench/dut/similarity_check/coeffs_in'.
# Executing ONERROR command at macro ./accelerator_top_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/accelerator_top_testbench/dut/similarity_check/reset'.
# Executing ONERROR command at macro ./accelerator_top_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/accelerator_top_testbench/dut/similarity_check/cur_encode_done'.
# Executing ONERROR command at macro ./accelerator_top_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/accelerator_top_testbench/dut/similarity_check/read_class_done'.
# Executing ONERROR command at macro ./accelerator_top_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/accelerator_top_testbench/dut/similarity_check/max_val'.
# Executing ONERROR command at macro ./accelerator_top_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/accelerator_top_testbench/dut/similarity_check/max_index'.
# Executing ONERROR command at macro ./accelerator_top_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/accelerator_top_testbench/dut/similarity_check/done'.
# Executing ONERROR command at macro ./accelerator_top_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/accelerator_top_testbench/dut/similarity_check/results'.
# Executing ONERROR command at macro ./accelerator_top_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/accelerator_top_testbench/dut/similarity_check/we'.
# Executing ONERROR command at macro ./accelerator_top_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/accelerator_top_testbench/dut/similarity_check/coeffs'.
# Executing ONERROR command at macro ./accelerator_top_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/accelerator_top_testbench/dut/similarity_check/i'.
# Executing ONERROR command at macro ./accelerator_top_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/accelerator_top_testbench/dut/similarity_check/j'.
# Executing ONERROR command at macro ./accelerator_top_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/accelerator_top_testbench/dut/similarity_check/k'.
# Executing ONERROR command at macro ./accelerator_top_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/accelerator_top_testbench/dut/similarity_check/max_index_temp'.
# Executing ONERROR command at macro ./accelerator_top_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/accelerator_top_testbench/dut/similarity_check/max'.
# Executing ONERROR command at macro ./accelerator_top_wave.do line 61
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(106)
#    Time: 11367 ns  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 106
add wave -position insertpoint  \
sim:/accelerator_top_testbench/dut/all_write_done
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/accelerator_top_wave.do}
do runlab.dob
# Cannot open macro file: runlab.dob
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:46 on Sep 19,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 17:35:46 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:46 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 17:35:48 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:48 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 17:35:49 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:49 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 17:35:50 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:50 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 17:35:51 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:51 on Sep 19,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 17:35:52 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:52 on Sep 19,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 17:35:53 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:53 on Sep 19,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 17:35:54 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:54 on Sep 19,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 17:35:54 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:54 on Sep 19,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 17:35:55 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:55 on Sep 19,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 17:35:56 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:56 on Sep 19,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 17:35:57 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:57 on Sep 19,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 17:35:59 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 17:36:01 on Sep 19,2020, Elapsed time: 0:03:06
# Errors: 94, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 17:36:01 on Sep 19,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_single
# Loading work.feature_mem_interface
# Loading work.encoding_controller
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlfttirf2w".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfttirf2w
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(106)
#    Time: 11367 ns  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 106
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:54 on Sep 19,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 17:36:55 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:55 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 17:36:56 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:56 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 17:36:57 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:57 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 17:36:59 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:59 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 17:37:00 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:37:00 on Sep 19,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 17:37:01 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:37:01 on Sep 19,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 17:37:01 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:37:01 on Sep 19,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 17:37:02 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:37:02 on Sep 19,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 17:37:03 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:37:03 on Sep 19,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 17:37:04 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:37:04 on Sep 19,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 17:37:05 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:37:05 on Sep 19,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 17:37:05 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:37:05 on Sep 19,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 17:37:08 on Sep 19,2020, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# End time: 17:37:45 on Sep 19,2020, Elapsed time: 0:01:44
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 17:37:45 on Sep 19,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_single
# Loading work.feature_mem_interface
# Loading work.encoding_controller
# Loading work.encoding
# Loading work.class_mem_interface
# Loading work.class_checking_controller
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftr08kca".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftr08kca
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(107)
#    Time: 11367 ns  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 107
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:35 on Sep 19,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 17:41:35 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:35 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 17:41:37 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:37 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 17:41:38 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:38 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 17:41:39 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:39 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 17:41:41 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:41 on Sep 19,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 17:41:41 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:41 on Sep 19,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 17:41:42 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:42 on Sep 19,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 17:41:43 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:43 on Sep 19,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 17:41:44 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:44 on Sep 19,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 17:41:45 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:45 on Sep 19,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 17:41:45 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:45 on Sep 19,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 17:41:46 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:46 on Sep 19,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 17:41:48 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 17:41:50 on Sep 19,2020, Elapsed time: 0:04:05
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work projection_mem_interface_testbench 
# Start time: 17:41:50 on Sep 19,2020
# Loading sv_std.std
# Loading work.projection_mem_interface_testbench
# Loading work.projection_mem_interface
# Loading work.memory_single
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftvfhfz6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvfhfz6
# ** Error: (vish-4014) No objects found matching '/projection_mem_interface_testbench/dut/ram/mem'.
# Executing ONERROR command at macro ./projection_mem_interface_wave.do line 11
# ** Error: (vish-4014) No objects found matching '/projection_mem_interface_testbench/dut/read_address'.
# Executing ONERROR command at macro ./projection_mem_interface_wave.do line 13
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./projection_mem_interface.sv(80)
#    Time: 19200 ps  Iteration: 1  Instance: /projection_mem_interface_testbench
# Break in Module projection_mem_interface_testbench at ./projection_mem_interface.sv line 80
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:01 on Sep 19,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 17:43:01 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:01 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 17:43:03 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:03 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 17:43:04 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:04 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 17:43:05 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:05 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 17:43:07 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:07 on Sep 19,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 17:43:07 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:07 on Sep 19,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 17:43:08 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:08 on Sep 19,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 17:43:09 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:09 on Sep 19,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 17:43:09 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:09 on Sep 19,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 17:43:10 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:10 on Sep 19,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 17:43:11 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:11 on Sep 19,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 17:43:12 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:12 on Sep 19,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 17:43:14 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 17:44:11 on Sep 19,2020, Elapsed time: 0:02:21
# Errors: 6, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work projection_mem_interface_testbench 
# Start time: 17:44:11 on Sep 19,2020
# Loading sv_std.std
# Loading work.projection_mem_interface_testbench
# Loading work.projection_mem_interface
# Loading work.memory_single
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlfts5gtrt".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfts5gtrt
# ** Error: (vish-4014) No objects found matching '/projection_mem_interface_testbench/dut/ram/mem'.
# Executing ONERROR command at macro ./projection_mem_interface_wave.do line 11
# ** Error: (vish-4014) No objects found matching '/projection_mem_interface_testbench/dut/read_address'.
# Executing ONERROR command at macro ./projection_mem_interface_wave.do line 13
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./projection_mem_interface.sv(80)
#    Time: 19200 ps  Iteration: 1  Instance: /projection_mem_interface_testbench
# Break in Module projection_mem_interface_testbench at ./projection_mem_interface.sv line 80
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:43 on Sep 19,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 17:44:43 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:44 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 17:44:45 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:45 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 17:44:46 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:46 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 17:44:47 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:47 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 17:44:49 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:49 on Sep 19,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 17:44:49 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:50 on Sep 19,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 17:44:50 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:50 on Sep 19,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 17:44:51 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:51 on Sep 19,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 17:44:52 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:52 on Sep 19,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 17:44:53 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:53 on Sep 19,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 17:44:53 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:53 on Sep 19,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 17:44:54 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:54 on Sep 19,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 17:44:56 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 17:45:00 on Sep 19,2020, Elapsed time: 0:00:49
# Errors: 6, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work projection_mem_interface_testbench 
# Start time: 17:45:00 on Sep 19,2020
# Loading sv_std.std
# Loading work.projection_mem_interface_testbench
# Loading work.projection_mem_interface
# Loading work.memory_single
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftmwgkxd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmwgkxd
# ** Error: (vish-4014) No objects found matching '/projection_mem_interface_testbench/dut/ram/mem'.
# Executing ONERROR command at macro ./projection_mem_interface_wave.do line 11
# ** Error: (vish-4014) No objects found matching '/projection_mem_interface_testbench/dut/read_address'.
# Executing ONERROR command at macro ./projection_mem_interface_wave.do line 13
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./projection_mem_interface.sv(80)
#    Time: 19200 ps  Iteration: 1  Instance: /projection_mem_interface_testbench
# Break in Module projection_mem_interface_testbench at ./projection_mem_interface.sv line 80
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:45:47 on Sep 19,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 17:45:48 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:45:48 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 17:45:50 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:45:50 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 17:45:51 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:45:51 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 17:45:52 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:45:52 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 17:45:53 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:45:53 on Sep 19,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 17:45:54 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:45:54 on Sep 19,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 17:45:55 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:45:55 on Sep 19,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 17:45:56 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:45:56 on Sep 19,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 17:45:56 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:45:57 on Sep 19,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 17:45:57 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:45:57 on Sep 19,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 17:45:58 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:45:58 on Sep 19,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 17:45:59 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:45:59 on Sep 19,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 17:46:01 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 17:46:08 on Sep 19,2020, Elapsed time: 0:01:08
# Errors: 6, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work projection_mem_interface_testbench 
# Start time: 17:46:08 on Sep 19,2020
# Loading sv_std.std
# Loading work.projection_mem_interface_testbench
# Loading work.projection_mem_interface
# Loading work.memory_single
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftx1yej7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftx1yej7
# ** Error: (vish-4014) No objects found matching '/projection_mem_interface_testbench/dut/ram/mem'.
# Executing ONERROR command at macro ./projection_mem_interface_wave.do line 11
# ** Error: (vish-4014) No objects found matching '/projection_mem_interface_testbench/dut/read_address'.
# Executing ONERROR command at macro ./projection_mem_interface_wave.do line 13
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./projection_mem_interface.sv(80)
#    Time: 19200 ps  Iteration: 1  Instance: /projection_mem_interface_testbench
# Break in Module projection_mem_interface_testbench at ./projection_mem_interface.sv line 80
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:47:15 on Sep 19,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 17:47:15 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:47:16 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 17:47:17 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:47:17 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 17:47:18 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:47:18 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 17:47:19 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:47:20 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 17:47:21 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:47:21 on Sep 19,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 17:47:21 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:47:22 on Sep 19,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 17:47:22 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:47:22 on Sep 19,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 17:47:23 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:47:23 on Sep 19,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 17:47:24 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:47:24 on Sep 19,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 17:47:25 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:47:25 on Sep 19,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 17:47:25 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:47:25 on Sep 19,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 17:47:26 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:47:26 on Sep 19,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 17:47:28 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 17:47:30 on Sep 19,2020, Elapsed time: 0:01:22
# Errors: 6, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work projection_mem_interface_testbench 
# Start time: 17:47:30 on Sep 19,2020
# Loading sv_std.std
# Loading work.projection_mem_interface_testbench
# Loading work.projection_mem_interface
# Loading work.memory_single
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlfth1qgq8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfth1qgq8
# ** Error: (vish-4014) No objects found matching '/projection_mem_interface_testbench/dut/ram/mem'.
# Executing ONERROR command at macro ./projection_mem_interface_wave.do line 11
# ** Error: (vish-4014) No objects found matching '/projection_mem_interface_testbench/dut/read_address'.
# Executing ONERROR command at macro ./projection_mem_interface_wave.do line 13
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./projection_mem_interface.sv(80)
#    Time: 25500 ps  Iteration: 1  Instance: /projection_mem_interface_testbench
# Break in Module projection_mem_interface_testbench at ./projection_mem_interface.sv line 80
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:21 on Sep 19,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 17:48:21 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:22 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 17:48:23 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:23 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 17:48:24 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:24 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 17:48:25 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:26 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 17:48:27 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:27 on Sep 19,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 17:48:28 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:28 on Sep 19,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 17:48:28 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:28 on Sep 19,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 17:48:29 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:29 on Sep 19,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 17:48:30 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:30 on Sep 19,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 17:48:31 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:31 on Sep 19,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 17:48:31 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:32 on Sep 19,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 17:48:32 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:32 on Sep 19,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 17:48:34 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 17:48:36 on Sep 19,2020, Elapsed time: 0:01:06
# Errors: 6, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 17:48:36 on Sep 19,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_single
# Loading work.feature_mem_interface
# Loading work.encoding_controller
# Loading work.encoding
# Loading work.class_mem_interface
# Loading work.class_checking_controller
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft6iti7n".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6iti7n
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(107)
#    Time: 11367 ns  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 107
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:11 on Sep 19,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 17:50:12 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:12 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 17:50:14 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:14 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 17:50:15 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:15 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 17:50:16 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:16 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 17:50:17 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:18 on Sep 19,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 17:50:18 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:18 on Sep 19,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 17:50:19 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:19 on Sep 19,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 17:50:20 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:20 on Sep 19,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 17:50:20 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:21 on Sep 19,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 17:50:21 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:22 on Sep 19,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 17:50:22 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:22 on Sep 19,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 17:50:23 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:23 on Sep 19,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 17:50:25 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 17:50:35 on Sep 19,2020, Elapsed time: 0:01:59
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 17:50:35 on Sep 19,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_single
# Loading work.feature_mem_interface
# Loading work.encoding_controller
# Loading work.encoding
# Loading work.class_mem_interface
# Loading work.class_checking_controller
# Loading work.similarity_checker
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftr1xsx7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftr1xsx7
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(106)
#    Time: 11367 ns  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 106
add wave -position insertpoint sim:/accelerator_top_testbench/dut/feature_mem/*
add wave -position insertpoint sim:/accelerator_top_testbench/dut/feature_mem/*
add wave -position insertpoint sim:/accelerator_top_testbench/dut/class_mem/*
add wave -position insertpoint sim:/accelerator_top_testbench/dut/class_check_control/*
add wave -position insertpoint sim:/accelerator_top_testbench/dut/similarity_check/*
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/accelerator_top_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:30 on Sep 19,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 17:54:31 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:31 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 17:54:33 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:33 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 17:54:34 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:34 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 17:54:35 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:35 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 17:54:37 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:37 on Sep 19,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 17:54:37 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:37 on Sep 19,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 17:54:38 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:38 on Sep 19,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 17:54:39 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:39 on Sep 19,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 17:54:40 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:40 on Sep 19,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 17:54:41 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:41 on Sep 19,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 17:54:41 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:41 on Sep 19,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 17:54:42 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:42 on Sep 19,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 17:54:44 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 17:54:46 on Sep 19,2020, Elapsed time: 0:04:11
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 17:54:46 on Sep 19,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_single
# Loading work.feature_mem_interface
# Loading work.encoding_controller
# Loading work.encoding
# Loading work.class_mem_interface
# Loading work.class_checking_controller
# Loading work.similarity_checker
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftv1zj81".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftv1zj81
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(106)
#    Time: 11367 ns  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 106
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/accelerator_top_wave.do}
add wave -position insertpoint  \
sim:/accelerator_top_testbench/dut/cur_features
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/accelerator_top_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:00:18 on Sep 19,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 18:00:19 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:00:19 on Sep 19,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 18:00:20 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:00:20 on Sep 19,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 18:00:22 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:00:22 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 18:00:23 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:00:23 on Sep 19,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 18:00:24 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:00:24 on Sep 19,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 18:00:25 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:00:25 on Sep 19,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 18:00:26 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:00:26 on Sep 19,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 18:00:27 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:00:27 on Sep 19,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 18:00:28 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:00:28 on Sep 19,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 18:00:28 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:00:29 on Sep 19,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 18:00:29 on Sep 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:00:29 on Sep 19,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 18:00:30 on Sep 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:00:30 on Sep 19,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 18:00:32 on Sep 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 18:00:35 on Sep 19,2020, Elapsed time: 0:05:49
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 18:00:35 on Sep 19,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_single
# Loading work.feature_mem_interface
# Loading work.encoding_controller
# Loading work.encoding
# Loading work.class_mem_interface
# Loading work.class_checking_controller
# Loading work.similarity_checker
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft9dqnxn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9dqnxn
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(106)
#    Time: 11367 ns  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 106
# Paste insertion failed: projections: (vish-4014) No objects found matching 'projections'.
# End time: 19:21:41 on Sep 19,2020, Elapsed time: 1:21:06
# Errors: 1, Warnings: 2
