Analysis & Synthesis report for Proyecto2
Mon Jun 16 13:48:48 2025
Quartus Prime Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: clock_div:clock_divider
 14. Parameter Settings for User Entity Instance: counter:counter_pause
 15. Parameter Settings for User Entity Instance: timer:timer_count|counter:second
 16. Parameter Settings for User Entity Instance: screen_drawer:screen
 17. Parameter Settings for User Entity Instance: screen_drawer:screen|counter:counter_x
 18. Parameter Settings for User Entity Instance: screen_drawer:screen|counter:counter_y
 19. Parameter Settings for User Entity Instance: vga_driver:driver|video_sync_generator:video_sync
 20. Port Connectivity Checks: "screen_drawer:screen|counter:counter_y"
 21. Port Connectivity Checks: "screen_drawer:screen|counter:counter_x"
 22. Port Connectivity Checks: "screen_drawer:screen"
 23. Port Connectivity Checks: "timer:timer_count|counter:second"
 24. Port Connectivity Checks: "BinToBCD:res_converter"
 25. Port Connectivity Checks: "counter:counter_pause"
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages
 29. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Jun 16 13:48:48 2025       ;
; Quartus Prime Version           ; 18.1.1 Build 646 04/11/2019 SJ Lite Edition ;
; Revision Name                   ; Proyecto2                                   ;
; Top-level Entity Name           ; main                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 161                                         ;
; Total pins                      ; 58                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 5                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; main               ; Proyecto2          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-12        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                     ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------+---------+
; VGA/color_decoder.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/color_decoder.sv        ;         ;
; VGA/video_sync_generator.sv      ; yes             ; User SystemVerilog HDL File  ; C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/video_sync_generator.sv ;         ;
; VGA/vga_driver.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/vga_driver.sv           ;         ;
; VGA/screen_drawer.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/screen_drawer.sv        ;         ;
; VGA/counter.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/counter.sv              ;         ;
; VGA/clock_div.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/clock_div.sv            ;         ;
; main.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/main.sv                     ;         ;
; VGA/sprites.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/sprites.sv              ;         ;
; timer.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/timer.sv                    ;         ;
; seven_segment_driver.sv          ; yes             ; User SystemVerilog HDL File  ; C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/seven_segment_driver.sv     ;         ;
; BinToBCD.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/BinToBCD.sv                 ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                          ;
+---------------------------------------------+----------------------------------------+
; Resource                                    ; Usage                                  ;
+---------------------------------------------+----------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2362                                   ;
;                                             ;                                        ;
; Combinational ALUT usage for logic          ; 2996                                   ;
;     -- 7 input functions                    ; 297                                    ;
;     -- 6 input functions                    ; 1430                                   ;
;     -- 5 input functions                    ; 420                                    ;
;     -- 4 input functions                    ; 388                                    ;
;     -- <=3 input functions                  ; 461                                    ;
;                                             ;                                        ;
; Dedicated logic registers                   ; 161                                    ;
;                                             ;                                        ;
; I/O pins                                    ; 58                                     ;
;                                             ;                                        ;
; Total DSP Blocks                            ; 5                                      ;
;                                             ;                                        ;
; Maximum fan-out node                        ; screen_drawer:screen|closed_address[4] ;
; Maximum fan-out                             ; 798                                    ;
; Total fan-out                               ; 16280                                  ;
; Average fan-out                             ; 4.97                                   ;
+---------------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                              ;
+-----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                     ; Entity Name          ; Library Name ;
+-----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------+----------------------+--------------+
; |main                                   ; 2996 (2)            ; 161 (2)                   ; 0                 ; 5          ; 58   ; 0            ; |main                                                   ; main                 ; work         ;
;    |BinToBCD:res_converter|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|BinToBCD:res_converter                            ; BinToBCD             ; work         ;
;    |clock_div:clock_divider|            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |main|clock_div:clock_divider                           ; clock_div            ; work         ;
;    |counter:counter_pause|              ; 29 (29)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |main|counter:counter_pause                             ; counter              ; work         ;
;    |screen_drawer:screen|               ; 2885 (2835)         ; 80 (60)                   ; 0                 ; 5          ; 0    ; 0            ; |main|screen_drawer:screen                              ; screen_drawer        ; work         ;
;       |color_decoder:decoder|           ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|screen_drawer:screen|color_decoder:decoder        ; color_decoder        ; work         ;
;       |counter:counter_x|               ; 13 (13)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |main|screen_drawer:screen|counter:counter_x            ; counter              ; work         ;
;       |counter:counter_y|               ; 13 (13)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |main|screen_drawer:screen|counter:counter_y            ; counter              ; work         ;
;    |seven_segment_driver:seg0|          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|seven_segment_driver:seg0                         ; seven_segment_driver ; work         ;
;    |timer:timer_count|                  ; 38 (6)              ; 29 (4)                    ; 0                 ; 0          ; 0    ; 0            ; |main|timer:timer_count                                 ; timer                ; work         ;
;       |counter:second|                  ; 32 (32)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |main|timer:timer_count|counter:second                  ; counter              ; work         ;
;    |vga_driver:driver|                  ; 33 (0)              ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |main|vga_driver:driver                                 ; vga_driver           ; work         ;
;       |video_sync_generator:video_sync| ; 33 (33)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |main|vga_driver:driver|video_sync_generator:video_sync ; video_sync_generator ; work         ;
+-----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 27x27               ; 5           ;
; Total number of DSP blocks      ; 5           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 5           ;
+---------------------------------+-------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; screen_drawer:screen|heart_address[0] ; Lost fanout                            ;
; screen_drawer:screen|p1_address[0]    ; Lost fanout                            ;
; screen_drawer:screen|p2_address[0]    ; Lost fanout                            ;
; clock_div:clock_divider|counter[1]    ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 4 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 161   ;
; Number of registers using Synchronous Clear  ; 90    ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 25    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 129   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; clock_div:clock_divider|counter[0]     ; 2       ;
; enable                                 ; 2       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |main|screen_drawer:screen|counter:counter_x|q[1] ;
; 4:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |main|timer:timer_count|counter:second|q[0]       ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |main|screen_drawer:screen|counter:counter_y|q[2] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|screen_drawer:screen|open_address[3]        ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |main|screen_drawer:screen|p2_address[5]          ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |main|screen_drawer:screen|p1_address[6]          ;
; 5:1                ; 11 bits   ; 33 LEs        ; 22 LEs               ; 11 LEs                 ; Yes        ; |main|screen_drawer:screen|closed_address[7]      ;
; 5:1                ; 11 bits   ; 33 LEs        ; 22 LEs               ; 11 LEs                 ; Yes        ; |main|screen_drawer:screen|open_address[10]       ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |main|screen_drawer:screen|closed_address[0]      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |main|screen_drawer:screen|heart_address[1]       ;
; 33:1               ; 4 bits    ; 88 LEs        ; 32 LEs               ; 56 LEs                 ; Yes        ; |main|screen_drawer:screen|color[3]               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |main|screen_drawer:screen|closed_address         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_div:clock_divider ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; DIV            ; 2     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter:counter_pause ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; N              ; 24    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: timer:timer_count|counter:second ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; N              ; 25    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: screen_drawer:screen ;
+-----------------+-------+-----------------------------------------+
; Parameter Name  ; Value ; Type                                    ;
+-----------------+-------+-----------------------------------------+
; hori_back       ; 144   ; Signed Integer                          ;
; vert_back       ; 34    ; Signed Integer                          ;
; DOOR_WIDTH      ; 112   ; Signed Integer                          ;
; DOOR_HEIGHT     ; 156   ; Signed Integer                          ;
; offset_x        ; 240   ; Signed Integer                          ;
; offset_y        ; 162   ; Signed Integer                          ;
; HEART_WIDTH     ; 22    ; Signed Integer                          ;
; HEART_HEIGHT    ; 20    ; Signed Integer                          ;
; heart_offset_x  ; 240   ; Signed Integer                          ;
; heart_offset_y  ; 100   ; Signed Integer                          ;
; PLAYER_WIDTH    ; 24    ; Signed Integer                          ;
; PLAYER_HEIGHT   ; 30    ; Signed Integer                          ;
; p1_offset_x     ; 256   ; Signed Integer                          ;
; p2_offset_x     ; 312   ; Signed Integer                          ;
; player_offset_y ; 320   ; Signed Integer                          ;
+-----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: screen_drawer:screen|counter:counter_x ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; N              ; 10    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: screen_drawer:screen|counter:counter_y ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; N              ; 10    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_driver:driver|video_sync_generator:video_sync ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; hori_line      ; 800   ; Signed Integer                                                        ;
; hori_back      ; 144   ; Signed Integer                                                        ;
; hori_front     ; 16    ; Signed Integer                                                        ;
; vert_line      ; 525   ; Signed Integer                                                        ;
; vert_back      ; 34    ; Signed Integer                                                        ;
; vert_front     ; 11    ; Signed Integer                                                        ;
; H_sync_cycle   ; 96    ; Signed Integer                                                        ;
; V_sync_cycle   ; 2     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Port Connectivity Checks: "screen_drawer:screen|counter:counter_y" ;
+-----------+--------+----------+------------------------------------+
; Port      ; Type   ; Severity ; Details                            ;
+-----------+--------+----------+------------------------------------+
; max[3..2] ; Input  ; Info     ; Stuck at VCC                       ;
; max[8..4] ; Input  ; Info     ; Stuck at GND                       ;
; max[1..0] ; Input  ; Info     ; Stuck at GND                       ;
; max[9]    ; Input  ; Info     ; Stuck at VCC                       ;
; done      ; Output ; Info     ; Explicitly unconnected             ;
+-----------+--------+----------+------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "screen_drawer:screen|counter:counter_x" ;
+-----------+-------+----------+-------------------------------------+
; Port      ; Type  ; Severity ; Details                             ;
+-----------+-------+----------+-------------------------------------+
; enable    ; Input ; Info     ; Stuck at VCC                        ;
; max[9..8] ; Input ; Info     ; Stuck at VCC                        ;
; max[4..0] ; Input ; Info     ; Stuck at VCC                        ;
; max[7..5] ; Input ; Info     ; Stuck at GND                        ;
+-----------+-------+----------+-------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "screen_drawer:screen" ;
+-------------+-------+----------+-----------------+
; Port        ; Type  ; Severity ; Details         ;
+-------------+-------+----------+-----------------+
; p1_lives[1] ; Input ; Info     ; Stuck at VCC    ;
; p1_lives[0] ; Input ; Info     ; Stuck at GND    ;
; p2_lives    ; Input ; Info     ; Stuck at VCC    ;
+-------------+-------+----------+-----------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "timer:timer_count|counter:second" ;
+-------------+--------+----------+----------------------------+
; Port        ; Type   ; Severity ; Details                    ;
+-------------+--------+----------+----------------------------+
; max[22..18] ; Input  ; Info     ; Stuck at VCC               ;
; max[14..11] ; Input  ; Info     ; Stuck at VCC               ;
; max[10..7]  ; Input  ; Info     ; Stuck at GND               ;
; max[5..0]   ; Input  ; Info     ; Stuck at GND               ;
; max[24]     ; Input  ; Info     ; Stuck at VCC               ;
; max[23]     ; Input  ; Info     ; Stuck at GND               ;
; max[17]     ; Input  ; Info     ; Stuck at GND               ;
; max[16]     ; Input  ; Info     ; Stuck at VCC               ;
; max[15]     ; Input  ; Info     ; Stuck at GND               ;
; max[6]      ; Input  ; Info     ; Stuck at VCC               ;
; q           ; Output ; Info     ; Explicitly unconnected     ;
+-------------+--------+----------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BinToBCD:res_converter"                                                                  ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; bcd[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "counter:counter_pause"  ;
+-------+--------+----------+------------------------+
; Port  ; Type   ; Severity ; Details                ;
+-------+--------+----------+------------------------+
; reset ; Input  ; Info     ; Stuck at GND           ;
; max   ; Input  ; Info     ; Stuck at GND           ;
; q     ; Output ; Info     ; Explicitly unconnected ;
+-------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 161                         ;
;     CLR               ; 4                           ;
;     CLR SCLR          ; 11                          ;
;     ENA               ; 52                          ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 59                          ;
;     ENA SLD           ; 8                           ;
;     SCLR              ; 10                          ;
;     plain             ; 7                           ;
; arriav_lcell_comb     ; 3023                        ;
;     arith             ; 178                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 123                         ;
;         2 data inputs ; 35                          ;
;         3 data inputs ; 6                           ;
;         4 data inputs ; 5                           ;
;         5 data inputs ; 7                           ;
;     extend            ; 297                         ;
;         7 data inputs ; 297                         ;
;     normal            ; 2382                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 26                          ;
;         2 data inputs ; 65                          ;
;         3 data inputs ; 95                          ;
;         4 data inputs ; 351                         ;
;         5 data inputs ; 413                         ;
;         6 data inputs ; 1430                        ;
;     shared            ; 166                         ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 85                          ;
;         3 data inputs ; 38                          ;
;         4 data inputs ; 32                          ;
; arriav_mac            ; 5                           ;
; boundary_port         ; 58                          ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 5.90                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:11     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition
    Info: Processing started: Mon Jun 16 13:48:06 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto2 -c Proyecto2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga/color_decoder.sv
    Info (12023): Found entity 1: color_decoder File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/color_decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/video_sync_generator.sv
    Info (12023): Found entity 1: video_sync_generator File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/video_sync_generator.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/vga_driver.sv
    Info (12023): Found entity 1: vga_driver File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/vga_driver.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vga/screen_drawer.sv
    Info (12023): Found entity 1: screen_drawer File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/screen_drawer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/counter.sv
    Info (12023): Found entity 1: counter File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/counter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/clock_div.sv
    Info (12023): Found entity 1: clock_div File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/clock_div.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file deco.sv
    Info (12023): Found entity 1: Deco File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Deco.sv Line: 6
Warning (10229): Verilog HDL Expression warning at main.sv(29): truncated literal to match 2 bits File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/main.sv Line: 29
Warning (10229): Verilog HDL Expression warning at main.sv(30): truncated literal to match 2 bits File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/main.sv Line: 30
Warning (10229): Verilog HDL Expression warning at main.sv(31): truncated literal to match 2 bits File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/main.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file main.sv
    Info (12023): Found entity 1: main File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/main.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/sprites.sv
    Info (12023): Found entity 1: sprites File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/sprites.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file baudrate.sv
    Info (12023): Found entity 1: BaudRate File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/BaudRate.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sec_conx.sv
    Info (12023): Found entity 1: Sec_conx File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Sec_conx.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_conx.sv
    Info (12023): Found entity 1: UART_Conx File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/UART_Conx.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file debounce.sv
    Info (12023): Found entity 1: debounce File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/debounce.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file timer.sv
    Info (12023): Found entity 1: timer File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/timer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file seven_segment_driver.sv
    Info (12023): Found entity 1: seven_segment_driver File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/seven_segment_driver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bintobcd.sv
    Info (12023): Found entity 1: BinToBCD File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/BinToBCD.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at main.sv(34): created implicit net for "reset" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/main.sv Line: 34
Info (12127): Elaborating entity "main" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at main.sv(24): object "correct_door_1" assigned a value but never read File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/main.sv Line: 24
Warning (10036): Verilog HDL or VHDL warning at main.sv(25): object "correct_door_2" assigned a value but never read File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/main.sv Line: 25
Warning (10036): Verilog HDL or VHDL warning at main.sv(30): object "sec_10" assigned a value but never read File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/main.sv Line: 30
Warning (10036): Verilog HDL or VHDL warning at main.sv(31): object "sec_11" assigned a value but never read File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/main.sv Line: 31
Warning (10036): Verilog HDL or VHDL warning at main.sv(41): object "max_time" assigned a value but never read File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/main.sv Line: 41
Warning (10030): Net "reset" at main.sv(34) has no driver or initial value, using a default initial value '0' File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/main.sv Line: 34
Info (12128): Elaborating entity "clock_div" for hierarchy "clock_div:clock_divider" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/main.sv Line: 20
Warning (10230): Verilog HDL assignment warning at clock_div.sv(5): truncated value with size 32 to match size of target (2) File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/clock_div.sv Line: 5
Warning (10230): Verilog HDL assignment warning at clock_div.sv(9): truncated value with size 32 to match size of target (2) File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/clock_div.sv Line: 9
Info (12128): Elaborating entity "counter" for hierarchy "counter:counter_pause" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/main.sv Line: 34
Warning (10230): Verilog HDL assignment warning at counter.sv(18): truncated value with size 32 to match size of target (24) File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/counter.sv Line: 18
Info (12128): Elaborating entity "seven_segment_driver" for hierarchy "seven_segment_driver:seg0" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/main.sv Line: 45
Info (12128): Elaborating entity "BinToBCD" for hierarchy "BinToBCD:res_converter" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/main.sv Line: 48
Warning (10230): Verilog HDL assignment warning at BinToBCD.sv(24): truncated value with size 32 to match size of target (4) File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/BinToBCD.sv Line: 24
Info (12128): Elaborating entity "timer" for hierarchy "timer:timer_count" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/main.sv Line: 58
Info (12128): Elaborating entity "counter" for hierarchy "timer:timer_count|counter:second" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/timer.sv Line: 8
Warning (10230): Verilog HDL assignment warning at counter.sv(18): truncated value with size 32 to match size of target (25) File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/counter.sv Line: 18
Info (12128): Elaborating entity "screen_drawer" for hierarchy "screen_drawer:screen" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/main.sv Line: 71
Info (12128): Elaborating entity "counter" for hierarchy "screen_drawer:screen|counter:counter_x" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/screen_drawer.sv Line: 14
Warning (10230): Verilog HDL assignment warning at counter.sv(18): truncated value with size 32 to match size of target (10) File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/counter.sv Line: 18
Info (12128): Elaborating entity "sprites" for hierarchy "screen_drawer:screen|sprites:sprites" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/screen_drawer.sv Line: 55
Info (12128): Elaborating entity "color_decoder" for hierarchy "screen_drawer:screen|color_decoder:decoder" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/screen_drawer.sv Line: 62
Info (12128): Elaborating entity "vga_driver" for hierarchy "vga_driver:driver" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/main.sv Line: 83
Info (12128): Elaborating entity "video_sync_generator" for hierarchy "vga_driver:driver|video_sync_generator:video_sync" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/vga_driver.sv Line: 19
Warning (10230): Verilog HDL assignment warning at video_sync_generator.sv(38): truncated value with size 32 to match size of target (10) File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/video_sync_generator.sv Line: 38
Warning (10230): Verilog HDL assignment warning at video_sync_generator.sv(41): truncated value with size 32 to match size of target (11) File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/video_sync_generator.sv Line: 41
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/main.sv Line: 8
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/main.sv Line: 8
    Warning (13410): Pin "HEX1[6]" is stuck at VCC File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/main.sv Line: 8
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/output_files/Proyecto2.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/main.sv Line: 3
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/main.sv Line: 3
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/main.sv Line: 3
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/main.sv Line: 3
    Warning (15610): No output dependent on input pin "serial_in" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/main.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/main.sv Line: 5
Info (21057): Implemented 3064 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 42 output pins
    Info (21061): Implemented 3001 logic cells
    Info (21062): Implemented 5 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 6092 megabytes
    Info: Processing ended: Mon Jun 16 13:48:48 2025
    Info: Elapsed time: 00:00:42
    Info: Total CPU time (on all processors): 00:00:52


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/output_files/Proyecto2.map.smsg.


