$date
	Wed Jun 11 19:49:11 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module pri_enc_8to3_tb $end
$var wire 1 ! q2 $end
$var wire 1 " q1 $end
$var wire 1 # q0 $end
$var reg 1 $ d0 $end
$var reg 1 % d1 $end
$var reg 1 & d2 $end
$var reg 1 ' d3 $end
$var reg 1 ( d4 $end
$var reg 1 ) d5 $end
$var reg 1 * d6 $end
$var reg 1 + d7 $end
$scope module uut $end
$var wire 1 $ d0 $end
$var wire 1 % d1 $end
$var wire 1 & d2 $end
$var wire 1 ' d3 $end
$var wire 1 ( d4 $end
$var wire 1 ) d5 $end
$var wire 1 * d6 $end
$var wire 1 + d7 $end
$var reg 1 # q0 $end
$var reg 1 " q1 $end
$var reg 1 ! q2 $end
$upscope $end
$scope task init_inputs_test $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0+
0*
0)
0(
0'
0&
0%
1$
0#
0"
0!
$end
#5
1#
1%
x$
#10
1"
0#
1&
x%
#15
1#
1'
x&
#20
1!
0"
0#
1(
x'
#25
1#
1)
x(
#30
1"
0#
1*
x)
#35
1#
1+
x*
#40
