Generating HDL for page 17.11.07.1 EDIT TRANSLATOR at 10/6/2020 8:07:58 PM
Note: DOT Function at 1F has input level(s) of S, and output level(s) of S, Logic Function set to OR
Generating Statement for block at 3B with output pin(s) of OUT_3B_C, OUT_3B_C
	and inputs of PS_B_CH_B_AND_NOT_A_BIT,PS_B_CH_8_AND_NOT_1_BIT,PS_B_CH_4_AND_NOT_2_BIT
	and logic function of NAND
Generating Statement for block at 1B with output pin(s) of OUT_1B_C
	and inputs of OUT_3B_C
	and logic function of NAND
Generating Statement for block at 1C with output pin(s) of OUT_1C_C
	and inputs of OUT_3B_C,OUT_3D_D
	and logic function of NAND
Generating Statement for block at 3D with output pin(s) of OUT_3D_D, OUT_3D_D
	and inputs of PS_B_CH_B_AND_NOT_A_BIT,PS_B_CH_8_AND_1_BIT,PS_B_CH_NOT_4_AND_2_BIT
	and logic function of NAND
Generating Statement for block at 1D with output pin(s) of OUT_1D_R
	and inputs of OUT_3D_D
	and logic function of NAND
Generating Statement for block at 3F with output pin(s) of OUT_3F_G
	and inputs of PS_E_OP_DOT_B_CYCLE_1,PS_B_CH_B_AND_A_BIT
	and logic function of NAND
Generating Statement for block at 3H with output pin(s) of OUT_3H_G
	and inputs of PS_B_CH_NOT_8_AND_NOT_1_BIT,PS_B_CH_NOT_4_AND_NOT_2_BIT,PS_1ST_SCAN
	and logic function of NAND
Generating Statement for block at 1F with output pin(s) of OUT_DOT_1F
	and inputs of OUT_3F_G,OUT_3H_G
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_ASTERISK
	from gate output OUT_1B_C
Generating output sheet edge signal assignment to 
	signal PS_ASTERISK_OR_DOLLAR_SIGN
	from gate output OUT_1C_C
Generating output sheet edge signal assignment to 
	signal PS_DOLLAR_SIGN
	from gate output OUT_1D_R
Generating output sheet edge signal assignment to 
	signal MS_SPACE
	from gate output OUT_DOT_1F
