// Seed: 1113847182
module module_1 (
    output tri id_0,
    input tri1 id_1,
    output tri0 id_2,
    output supply1 id_3,
    input tri0 id_4,
    input supply0 id_5,
    input supply1 id_6,
    output wor module_0,
    input tri0 id_8,
    input uwire id_9,
    input tri1 id_10
);
  wire  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ;
endmodule
module module_1 (
    output uwire id_0,
    input  wand  id_1,
    input  uwire id_2,
    input  wand  id_3
);
  wire id_5;
  module_0(
      id_0, id_3, id_0, id_0, id_3, id_1, id_2, id_0, id_3, id_2, id_2
  );
endmodule
