<stg><name>Axi2AxiStream_Pipeline_VITIS_LOOP_1022_1</name>


<trans_list>

<trans id="36" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="33" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %c_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="c_V"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty_14, i32 0, i32 0, void @empty_31, i32 64, i32 0, void @empty_30, void @empty_29, void @empty_31, i32 16, i32 16, i32 16, i32 16, void @empty_31, void @empty_31, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ldata, void @empty_16, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:3 %mul_ln1022_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %mul_ln1022

]]></Node>
<StgValue><ssdm name="mul_ln1022_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:4 %din_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %din

]]></Node>
<StgValue><ssdm name="din_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i24 0, i24 %c_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
for.inc.i:0 %c_V_1 = load i24 %c_V

]]></Node>
<StgValue><ssdm name="c_V_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i:1 %gmem0_addr = getelementptr i8 %gmem0, i64 %din_read

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc.i:2 %icmp_ln1022 = icmp_eq  i24 %c_V_1, i24 %mul_ln1022_read

]]></Node>
<StgValue><ssdm name="icmp_ln1022"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc.i:3 %c_V_2 = add i24 %c_V_1, i24 1

]]></Node>
<StgValue><ssdm name="c_V_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:4 %br_ln1022 = br i1 %icmp_ln1022, void %for.inc.split.i, void %Axi2AxiStream.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln1022"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1022" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split.i:5 %store_ln1022 = store i24 %c_V_2, i24 %c_V

]]></Node>
<StgValue><ssdm name="store_ln1022"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="19" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split.i:3 %gmem0_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1022" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0">
<![CDATA[
Axi2AxiStream.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split.i:0 %specpipeline_ln1025 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_31

]]></Node>
<StgValue><ssdm name="specpipeline_ln1025"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split.i:1 %speclooptripcount_ln1024 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 3840, i64 1920

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln1024"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split.i:2 %specloopname_ln1016 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln1016"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc.split.i:4 %write_ln1027 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %ldata, i8 %gmem0_addr_read

]]></Node>
<StgValue><ssdm name="write_ln1027"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split.i:6 %br_ln1022 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln1022"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="37" name="gmem0" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem0"/></StgValue>
</port>
<port id="38" name="din" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="din"/></StgValue>
</port>
<port id="39" name="mul_ln1022" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mul_ln1022"/></StgValue>
</port>
<port id="40" name="ldata" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="ldata"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="42" from="StgValue_41" to="c_V" fromId="41" toId="6">
</dataflow>
<dataflow id="44" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="43" toId="7">
</dataflow>
<dataflow id="45" from="gmem0" to="specinterface_ln0" fromId="37" toId="7">
</dataflow>
<dataflow id="47" from="empty_14" to="specinterface_ln0" fromId="46" toId="7">
</dataflow>
<dataflow id="49" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="7">
</dataflow>
<dataflow id="50" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="7">
</dataflow>
<dataflow id="52" from="empty_31" to="specinterface_ln0" fromId="51" toId="7">
</dataflow>
<dataflow id="54" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="55" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="7">
</dataflow>
<dataflow id="57" from="empty_30" to="specinterface_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="59" from="empty_29" to="specinterface_ln0" fromId="58" toId="7">
</dataflow>
<dataflow id="60" from="empty_31" to="specinterface_ln0" fromId="51" toId="7">
</dataflow>
<dataflow id="62" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="7">
</dataflow>
<dataflow id="63" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="7">
</dataflow>
<dataflow id="64" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="7">
</dataflow>
<dataflow id="65" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="7">
</dataflow>
<dataflow id="66" from="empty_31" to="specinterface_ln0" fromId="51" toId="7">
</dataflow>
<dataflow id="67" from="empty_31" to="specinterface_ln0" fromId="51" toId="7">
</dataflow>
<dataflow id="69" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="7">
</dataflow>
<dataflow id="70" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="7">
</dataflow>
<dataflow id="71" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="43" toId="8">
</dataflow>
<dataflow id="72" from="ldata" to="specinterface_ln0" fromId="40" toId="8">
</dataflow>
<dataflow id="74" from="empty_16" to="specinterface_ln0" fromId="73" toId="8">
</dataflow>
<dataflow id="75" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="8">
</dataflow>
<dataflow id="76" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="8">
</dataflow>
<dataflow id="77" from="empty_31" to="specinterface_ln0" fromId="51" toId="8">
</dataflow>
<dataflow id="78" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="8">
</dataflow>
<dataflow id="79" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="8">
</dataflow>
<dataflow id="80" from="empty_31" to="specinterface_ln0" fromId="51" toId="8">
</dataflow>
<dataflow id="81" from="empty_31" to="specinterface_ln0" fromId="51" toId="8">
</dataflow>
<dataflow id="82" from="empty_31" to="specinterface_ln0" fromId="51" toId="8">
</dataflow>
<dataflow id="83" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="8">
</dataflow>
<dataflow id="84" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="8">
</dataflow>
<dataflow id="85" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="8">
</dataflow>
<dataflow id="86" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="8">
</dataflow>
<dataflow id="87" from="empty_31" to="specinterface_ln0" fromId="51" toId="8">
</dataflow>
<dataflow id="88" from="empty_31" to="specinterface_ln0" fromId="51" toId="8">
</dataflow>
<dataflow id="89" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="8">
</dataflow>
<dataflow id="90" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="8">
</dataflow>
<dataflow id="92" from="_ssdm_op_Read.ap_auto.i24" to="mul_ln1022_read" fromId="91" toId="9">
</dataflow>
<dataflow id="93" from="mul_ln1022" to="mul_ln1022_read" fromId="39" toId="9">
</dataflow>
<dataflow id="95" from="_ssdm_op_Read.ap_auto.i64" to="din_read" fromId="94" toId="10">
</dataflow>
<dataflow id="96" from="din" to="din_read" fromId="38" toId="10">
</dataflow>
<dataflow id="98" from="StgValue_97" to="store_ln0" fromId="97" toId="11">
</dataflow>
<dataflow id="99" from="c_V" to="store_ln0" fromId="6" toId="11">
</dataflow>
<dataflow id="100" from="c_V" to="c_V_1" fromId="6" toId="13">
</dataflow>
<dataflow id="101" from="gmem0" to="gmem0_addr" fromId="37" toId="14">
</dataflow>
<dataflow id="102" from="din_read" to="gmem0_addr" fromId="10" toId="14">
</dataflow>
<dataflow id="103" from="c_V_1" to="icmp_ln1022" fromId="13" toId="15">
</dataflow>
<dataflow id="104" from="mul_ln1022_read" to="icmp_ln1022" fromId="9" toId="15">
</dataflow>
<dataflow id="105" from="c_V_1" to="c_V_2" fromId="13" toId="16">
</dataflow>
<dataflow id="107" from="StgValue_106" to="c_V_2" fromId="106" toId="16">
</dataflow>
<dataflow id="108" from="icmp_ln1022" to="br_ln1022" fromId="15" toId="17">
</dataflow>
<dataflow id="109" from="c_V_2" to="store_ln1022" fromId="16" toId="18">
</dataflow>
<dataflow id="110" from="c_V" to="store_ln1022" fromId="6" toId="18">
</dataflow>
<dataflow id="112" from="_ssdm_op_Read.m_axi.p1i8" to="gmem0_addr_read" fromId="111" toId="19">
</dataflow>
<dataflow id="113" from="gmem0_addr" to="gmem0_addr_read" fromId="14" toId="19">
</dataflow>
<dataflow id="115" from="_ssdm_op_SpecPipeline" to="specpipeline_ln1025" fromId="114" toId="20">
</dataflow>
<dataflow id="116" from="StgValue_41" to="specpipeline_ln1025" fromId="41" toId="20">
</dataflow>
<dataflow id="117" from="StgValue_48" to="specpipeline_ln1025" fromId="48" toId="20">
</dataflow>
<dataflow id="118" from="StgValue_48" to="specpipeline_ln1025" fromId="48" toId="20">
</dataflow>
<dataflow id="119" from="StgValue_48" to="specpipeline_ln1025" fromId="48" toId="20">
</dataflow>
<dataflow id="120" from="empty_31" to="specpipeline_ln1025" fromId="51" toId="20">
</dataflow>
<dataflow id="122" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln1024" fromId="121" toId="21">
</dataflow>
<dataflow id="124" from="StgValue_123" to="speclooptripcount_ln1024" fromId="123" toId="21">
</dataflow>
<dataflow id="126" from="StgValue_125" to="speclooptripcount_ln1024" fromId="125" toId="21">
</dataflow>
<dataflow id="128" from="StgValue_127" to="speclooptripcount_ln1024" fromId="127" toId="21">
</dataflow>
<dataflow id="130" from="_ssdm_op_SpecLoopName" to="specloopname_ln1016" fromId="129" toId="22">
</dataflow>
<dataflow id="132" from="empty_17" to="specloopname_ln1016" fromId="131" toId="22">
</dataflow>
<dataflow id="134" from="_ssdm_op_Write.ap_fifo.volatile.i8P0A" to="write_ln1027" fromId="133" toId="23">
</dataflow>
<dataflow id="135" from="ldata" to="write_ln1027" fromId="40" toId="23">
</dataflow>
<dataflow id="136" from="gmem0_addr_read" to="write_ln1027" fromId="19" toId="23">
</dataflow>
<dataflow id="137" from="icmp_ln1022" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="138" from="icmp_ln1022" to="StgValue_3" fromId="15" toId="3">
</dataflow>
</dataflows>


</stg>
