Analysis & Synthesis report for HLSTM_FIXED
Wed Jun 05 14:41:32 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component|altsyncram_los3:auto_generated
 13. Parameter Settings for User Entity Instance: counter:c0
 14. Parameter Settings for User Entity Instance: counter:c0|lpm_counter:LPM_COUNTER_component
 15. Parameter Settings for User Entity Instance: LSTM_cell2:u0|nReg:r0
 16. Parameter Settings for User Entity Instance: LSTM_cell2:u0|nReg:r1
 17. Parameter Settings for User Entity Instance: LSTM_cell2:u0|nReg:r2
 18. Parameter Settings for User Entity Instance: LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: LSTM_cell2:u0|flip_flop_chain:f0
 20. Parameter Settings for User Entity Instance: LSTM_cell2:u0|nReg:r3
 21. Parameter Settings for User Entity Instance: LSTM_cell2:u0|nReg:r4
 22. Parameter Settings for User Entity Instance: LSTM_cell2:u0|nReg:r5
 23. Parameter Settings for User Entity Instance: LSTM_cell2:u0|nReg:r6
 24. Parameter Settings for User Entity Instance: LSTM_cell2:u0|nReg:r7
 25. Parameter Settings for User Entity Instance: LSTM_cell2:u0|nReg:r8
 26. Parameter Settings for User Entity Instance: LSTM_cell2:u0|flip_flop_chain:f1
 27. Parameter Settings for User Entity Instance: nReg:r0
 28. Parameter Settings for User Entity Instance: output_layer:u1|nReg:r1a
 29. Parameter Settings for User Entity Instance: output_layer:u1|nReg:r1b
 30. Parameter Settings for User Entity Instance: output_layer:u1|nReg:r1c
 31. Parameter Settings for User Entity Instance: output_layer:u1|nReg:r1d
 32. Parameter Settings for User Entity Instance: output_layer:u1|nReg:r2
 33. Parameter Settings for User Entity Instance: output_layer:u1|nReg:r3
 34. Parameter Settings for User Entity Instance: output_layer:u1|nReg:r4
 35. Parameter Settings for User Entity Instance: output_layer:u1|nReg:r5
 36. Parameter Settings for User Entity Instance: output_layer:u1|flip_flop_chain:ff0
 37. Parameter Settings for User Entity Instance: flip_flop_chain:ff0
 38. Parameter Settings for User Entity Instance: flip_flop_chain:ff1
 39. Parameter Settings for Inferred Entity Instance: output_layer:u1|mac_pe:u5|lpm_mult:Mult0
 40. Parameter Settings for Inferred Entity Instance: output_layer:u1|mac_pe:u4|lpm_mult:Mult0
 41. Parameter Settings for Inferred Entity Instance: output_layer:u1|mac_pe:u1d|lpm_mult:Mult0
 42. Parameter Settings for Inferred Entity Instance: output_layer:u1|mac_pe:u3|lpm_mult:Mult0
 43. Parameter Settings for Inferred Entity Instance: output_layer:u1|mac_pe:u1c|lpm_mult:Mult0
 44. Parameter Settings for Inferred Entity Instance: LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0
 45. Parameter Settings for Inferred Entity Instance: output_layer:u1|mac_pe:u2|lpm_mult:Mult0
 46. Parameter Settings for Inferred Entity Instance: output_layer:u1|mac_pe:u1b|lpm_mult:Mult0
 47. Parameter Settings for Inferred Entity Instance: output_layer:u1|mac_pe:u1a|lpm_mult:Mult0
 48. Parameter Settings for Inferred Entity Instance: LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0
 49. Parameter Settings for Inferred Entity Instance: LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0
 50. Parameter Settings for Inferred Entity Instance: LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0
 51. altsyncram Parameter Settings by Entity Instance
 52. lpm_mult Parameter Settings by Entity Instance
 53. Port Connectivity Checks: "flip_flop_chain:ff0"
 54. Port Connectivity Checks: "output_layer:u1|flip_flop_chain:ff0"
 55. Port Connectivity Checks: "output_layer:u1|mac_pe:u5"
 56. Port Connectivity Checks: "output_layer:u1|mac_pe:u4"
 57. Port Connectivity Checks: "output_layer:u1|mac_pe:u3"
 58. Port Connectivity Checks: "output_layer:u1|mac_pe:u2"
 59. Port Connectivity Checks: "output_layer:u1|mac_pe:u1d"
 60. Port Connectivity Checks: "output_layer:u1|mac_pe:u1c"
 61. Port Connectivity Checks: "output_layer:u1|mac_pe:u1b"
 62. Port Connectivity Checks: "output_layer:u1|mac_pe:u1a"
 63. Port Connectivity Checks: "LSTM_cell2:u0|flip_flop_chain:f1"
 64. Port Connectivity Checks: "LSTM_cell2:u0|flip_flop_chain:f0"
 65. Port Connectivity Checks: "LSTM_cell2:u0|lut:m0"
 66. Port Connectivity Checks: "shiftReg:l0"
 67. Post-Synthesis Netlist Statistics for Top Partition
 68. Elapsed Time Per Partition
 69. Analysis & Synthesis Equations
 70. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jun 05 14:41:32 2024       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; HLSTM_FIXED                                 ;
; Top-level Entity Name              ; network                                     ;
; Family                             ; Cyclone 10 LP                               ;
; Total logic elements               ; 1,662                                       ;
;     Total combinational functions  ; 1,283                                       ;
;     Dedicated logic registers      ; 692                                         ;
; Total registers                    ; 692                                         ;
; Total pins                         ; 112                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 8,192                                       ;
; Embedded Multiplier 9-bit elements ; 8                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                  ;
+--------------------------------------------------------------------------------+
Option        : Top-level entity name
Setting       : network
Default Value : HLSTM_FIXED

Option        : Family name
Setting       : Cyclone 10 LP
Default Value : Cyclone V

Option        : Use smart compilation
Setting       : On
Default Value : Off

Option        : VHDL Show LMF Mapping Messages
Setting       : Off
Default Value : 

Option        : VHDL Version
Setting       : VHDL_2008
Default Value : VHDL_1993

Option        : Optimization Technique
Setting       : Area
Default Value : Balanced

Option        : Perform WYSIWYG Primitive Resynthesis
Setting       : On
Default Value : Off

Option        : Auto RAM Replacement
Setting       : Off
Default Value : On

Option        : Auto Shift Register Replacement
Setting       : Off
Default Value : Auto

Option        : Allow Shift Register Merging across Hierarchies
Setting       : Always
Default Value : Auto

Option        : Enable parallel Assembler and Timing Analyzer during compilation
Setting       : On
Default Value : On

Option        : Enable compact report table
Setting       : Off
Default Value : Off

Option        : Restructure Multiplexers
Setting       : Auto
Default Value : Auto

Option        : Create Debugging Nodes for IP Cores
Setting       : Off
Default Value : Off

Option        : Preserve fewer node names
Setting       : On
Default Value : On

Option        : Intel FPGA IP Evaluation Mode
Setting       : Enable
Default Value : Enable

Option        : Verilog Version
Setting       : Verilog_2001
Default Value : Verilog_2001

Option        : State Machine Processing
Setting       : Auto
Default Value : Auto

Option        : Safe State Machine
Setting       : Off
Default Value : Off

Option        : Extract Verilog State Machines
Setting       : On
Default Value : On

Option        : Extract VHDL State Machines
Setting       : On
Default Value : On

Option        : Ignore Verilog initial constructs
Setting       : Off
Default Value : Off

Option        : Iteration limit for constant Verilog loops
Setting       : 5000
Default Value : 5000

Option        : Iteration limit for non-constant Verilog loops
Setting       : 250
Default Value : 250

Option        : Add Pass-Through Logic to Inferred RAMs
Setting       : On
Default Value : On

Option        : Infer RAMs from Raw Logic
Setting       : On
Default Value : On

Option        : Parallel Synthesis
Setting       : On
Default Value : On

Option        : DSP Block Balancing
Setting       : Auto
Default Value : Auto

Option        : NOT Gate Push-Back
Setting       : On
Default Value : On

Option        : Power-Up Don't Care
Setting       : On
Default Value : On

Option        : Remove Redundant Logic Cells
Setting       : Off
Default Value : Off

Option        : Remove Duplicate Registers
Setting       : On
Default Value : On

Option        : Ignore CARRY Buffers
Setting       : Off
Default Value : Off

Option        : Ignore CASCADE Buffers
Setting       : Off
Default Value : Off

Option        : Ignore GLOBAL Buffers
Setting       : Off
Default Value : Off

Option        : Ignore ROW GLOBAL Buffers
Setting       : Off
Default Value : Off

Option        : Ignore LCELL Buffers
Setting       : Off
Default Value : Off

Option        : Ignore SOFT Buffers
Setting       : On
Default Value : On

Option        : Limit AHDL Integers to 32 Bits
Setting       : Off
Default Value : Off

Option        : Carry Chain Length
Setting       : 70
Default Value : 70

Option        : Auto Carry Chains
Setting       : On
Default Value : On

Option        : Auto Open-Drain Pins
Setting       : On
Default Value : On

Option        : Auto ROM Replacement
Setting       : On
Default Value : On

Option        : Auto DSP Block Replacement
Setting       : On
Default Value : On

Option        : Auto Clock Enable Replacement
Setting       : On
Default Value : On

Option        : Strict RAM Replacement
Setting       : Off
Default Value : Off

Option        : Allow Synchronous Control Signals
Setting       : On
Default Value : On

Option        : Force Use of Synchronous Clear Signals
Setting       : Off
Default Value : Off

Option        : Auto RAM Block Balancing
Setting       : On
Default Value : On

Option        : Auto RAM to Logic Cell Conversion
Setting       : Off
Default Value : Off

Option        : Auto Resource Sharing
Setting       : Off
Default Value : Off

Option        : Allow Any RAM Size For Recognition
Setting       : Off
Default Value : Off

Option        : Allow Any ROM Size For Recognition
Setting       : Off
Default Value : Off

Option        : Allow Any Shift Register Size For Recognition
Setting       : Off
Default Value : Off

Option        : Use LogicLock Constraints during Resource Balancing
Setting       : On
Default Value : On

Option        : Ignore translate_off and synthesis_off directives
Setting       : Off
Default Value : Off

Option        : Timing-Driven Synthesis
Setting       : On
Default Value : On

Option        : Report Parameter Settings
Setting       : On
Default Value : On

Option        : Report Source Assignments
Setting       : On
Default Value : On

Option        : Report Connectivity Checks
Setting       : On
Default Value : On

Option        : Ignore Maximum Fan-Out Assignments
Setting       : Off
Default Value : Off

Option        : Synchronization Register Chain Length
Setting       : 2
Default Value : 2

Option        : Power Optimization During Synthesis
Setting       : Normal compilation
Default Value : Normal compilation

Option        : HDL message level
Setting       : Level2
Default Value : Level2

Option        : Suppress Register Optimization Related Messages
Setting       : Off
Default Value : Off

Option        : Number of Removed Registers Reported in Synthesis Report
Setting       : 5000
Default Value : 5000

Option        : Number of Swept Nodes Reported in Synthesis Report
Setting       : 5000
Default Value : 5000

Option        : Number of Inverted Registers Reported in Synthesis Report
Setting       : 100
Default Value : 100

Option        : Clock MUX Protection
Setting       : On
Default Value : On

Option        : Auto Gated Clock Conversion
Setting       : Off
Default Value : Off

Option        : Block Design Naming
Setting       : Auto
Default Value : Auto

Option        : SDC constraint protection
Setting       : Off
Default Value : Off

Option        : Synthesis Effort
Setting       : Auto
Default Value : Auto

Option        : Shift Register Replacement - Allow Asynchronous Clear Signal
Setting       : On
Default Value : On

Option        : Pre-Mapping Resynthesis Optimization
Setting       : Off
Default Value : Off

Option        : Analysis & Synthesis Message Level
Setting       : Medium
Default Value : Medium

Option        : Disable Register Merging Across Hierarchies
Setting       : Auto
Default Value : Auto

Option        : Resource Aware Inference For Block RAM
Setting       : On
Default Value : On
+--------------------------------------------------------------------------------+



+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                         ;
+--------------------------------------------------------------------------------+
File Name with User-Entered Path : src/mytypes.vhd
Used in Netlist                  : yes
File Type                        : User VHDL File 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mytypes.vhd
Library                          : 

File Name with User-Entered Path : src/network.vhd
Used in Netlist                  : yes
File Type                        : User VHDL File 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd
Library                          : 

File Name with User-Entered Path : src/mac_pe.vhd
Used in Netlist                  : yes
File Type                        : User VHDL File 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd
Library                          : 

File Name with User-Entered Path : src/fixed_multiplier.vhd
Used in Netlist                  : yes
File Type                        : User VHDL File 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd
Library                          : 

File Name with User-Entered Path : src/fixed_adder.vhd
Used in Netlist                  : yes
File Type                        : User VHDL File 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_adder.vhd
Library                          : 

File Name with User-Entered Path : src/output_layer.vhd
Used in Netlist                  : yes
File Type                        : User VHDL File 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/output_layer.vhd
Library                          : 

File Name with User-Entered Path : src/lut.vhd
Used in Netlist                  : yes
File Type                        : User Wizard-Generated File 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/lut.vhd
Library                          : 

File Name with User-Entered Path : src/nReg.vhd
Used in Netlist                  : yes
File Type                        : User VHDL File 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/nReg.vhd
Library                          : 

File Name with User-Entered Path : src/shiftReg.vhd
Used in Netlist                  : yes
File Type                        : User VHDL File 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/shiftReg.vhd
Library                          : 

File Name with User-Entered Path : src/counter.vhd
Used in Netlist                  : yes
File Type                        : User Wizard-Generated File 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/counter.vhd
Library                          : 

File Name with User-Entered Path : src/d_flip_flop.vhd
Used in Netlist                  : yes
File Type                        : User VHDL File 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/d_flip_flop.vhd
Library                          : 

File Name with User-Entered Path : src/flip_flop_chain.vhd
Used in Netlist                  : yes
File Type                        : User VHDL File 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/flip_flop_chain.vhd
Library                          : 

File Name with User-Entered Path : src/LSTM_cell2.vhd
Used in Netlist                  : yes
File Type                        : User VHDL File 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_cell2.vhd
Library                          : 

File Name with User-Entered Path : lpm_counter.tdf
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf
Library                          : 

File Name with User-Entered Path : lpm_constant.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc
Library                          : 

File Name with User-Entered Path : lpm_decode.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc
Library                          : 

File Name with User-Entered Path : lpm_add_sub.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc
Library                          : 

File Name with User-Entered Path : cmpconst.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cmpconst.inc
Library                          : 

File Name with User-Entered Path : lpm_compare.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc
Library                          : 

File Name with User-Entered Path : lpm_counter.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc
Library                          : 

File Name with User-Entered Path : dffeea.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffeea.inc
Library                          : 

File Name with User-Entered Path : alt_counter_stratix.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc
Library                          : 

File Name with User-Entered Path : aglobal201.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
Library                          : 

File Name with User-Entered Path : db/cntr_gaj.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/cntr_gaj.tdf
Library                          : 

File Name with User-Entered Path : altsyncram.tdf
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf
Library                          : 

File Name with User-Entered Path : stratix_ram_block.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc
Library                          : 

File Name with User-Entered Path : lpm_mux.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc
Library                          : 

File Name with User-Entered Path : a_rdenreg.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc
Library                          : 

File Name with User-Entered Path : altrom.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc
Library                          : 

File Name with User-Entered Path : altram.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc
Library                          : 

File Name with User-Entered Path : altdpram.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc
Library                          : 

File Name with User-Entered Path : db/altsyncram_los3.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/altsyncram_los3.tdf
Library                          : 

File Name with User-Entered Path : ./init/tanh_lut.mif
Used in Netlist                  : yes
File Type                        : Auto-Found Memory Initialization File 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/init/tanh_lut.mif
Library                          : 

File Name with User-Entered Path : lpm_mult.tdf
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf
Library                          : 

File Name with User-Entered Path : multcore.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.inc
Library                          : 

File Name with User-Entered Path : bypassff.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc
Library                          : 

File Name with User-Entered Path : altshift.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc
Library                          : 

File Name with User-Entered Path : multcore.tdf
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf
Library                          : 

File Name with User-Entered Path : csa_add.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/csa_add.inc
Library                          : 

File Name with User-Entered Path : mpar_add.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.inc
Library                          : 

File Name with User-Entered Path : muleabz.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/muleabz.inc
Library                          : 

File Name with User-Entered Path : mul_lfrg.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mul_lfrg.inc
Library                          : 

File Name with User-Entered Path : mul_boothc.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mul_boothc.inc
Library                          : 

File Name with User-Entered Path : alt_ded_mult.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_ded_mult.inc
Library                          : 

File Name with User-Entered Path : alt_ded_mult_y.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc
Library                          : 

File Name with User-Entered Path : dffpipe.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffpipe.inc
Library                          : 

File Name with User-Entered Path : mpar_add.tdf
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf
Library                          : 

File Name with User-Entered Path : lpm_add_sub.tdf
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf
Library                          : 

File Name with User-Entered Path : addcore.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/addcore.inc
Library                          : 

File Name with User-Entered Path : look_add.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/look_add.inc
Library                          : 

File Name with User-Entered Path : alt_stratix_add_sub.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
Library                          : 

File Name with User-Entered Path : db/add_sub_ckh.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_ckh.tdf
Library                          : 

File Name with User-Entered Path : db/add_sub_i9h.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_i9h.tdf
Library                          : 

File Name with User-Entered Path : db/add_sub_7kh.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_7kh.tdf
Library                          : 

File Name with User-Entered Path : altshift.tdf
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.tdf
Library                          : 

File Name with User-Entered Path : db/add_sub_fkh.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_fkh.tdf
Library                          : 

File Name with User-Entered Path : db/add_sub_c9h.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_c9h.tdf
Library                          : 

File Name with User-Entered Path : db/add_sub_akh.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_akh.tdf
Library                          : 

File Name with User-Entered Path : db/add_sub_g9h.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_g9h.tdf
Library                          : 

File Name with User-Entered Path : db/add_sub_5kh.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_5kh.tdf
Library                          : 

File Name with User-Entered Path : db/add_sub_bkh.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_bkh.tdf
Library                          : 

File Name with User-Entered Path : db/add_sub_h9h.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_h9h.tdf
Library                          : 

File Name with User-Entered Path : db/add_sub_6kh.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_6kh.tdf
Library                          : 

File Name with User-Entered Path : db/mult_s5t.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/mult_s5t.tdf
Library                          : 
+--------------------------------------------------------------------------------+



+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 1,662       ;
;                                             ;             ;
; Total combinational functions               ; 1283        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 409         ;
;     -- 3 input functions                    ; 546         ;
;     -- <=2 input functions                  ; 328         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 717         ;
;     -- arithmetic mode                      ; 566         ;
;                                             ;             ;
; Total registers                             ; 692         ;
;     -- Dedicated logic registers            ; 692         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 112         ;
; Total memory bits                           ; 8192        ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 8           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 708         ;
; Total fan-out                               ; 6908        ;
; Average fan-out                             ; 3.11        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                            ;
+--------------------------------------------------------------------------------+
Compilation Hierarchy Node : |network
Combinational ALUTs        : 1283 (117)
Dedicated Logic Registers  : 692 (0)
Memory Bits                : 8192
DSP Elements               : 8
DSP 9x9                    : 0
DSP 18x18                  : 4
Pins                       : 112
Virtual Pins               : 0
Full Hierarchy Name        : |network
Entity Name                : network
Library Name               : work

Compilation Hierarchy Node :    |LSTM_cell2:u0|
Combinational ALUTs        : 270 (116)
Dedicated Logic Registers  : 244 (0)
Memory Bits                : 8192
DSP Elements               : 8
DSP 9x9                    : 0
DSP 18x18                  : 4
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0
Entity Name                : LSTM_cell2
Library Name               : work

Compilation Hierarchy Node :       |fixed_adder:u2|
Combinational ALUTs        : 16 (16)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|fixed_adder:u2
Entity Name                : fixed_adder
Library Name               : work

Compilation Hierarchy Node :       |fixed_multiplier:u3|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 2
DSP 9x9                    : 0
DSP 18x18                  : 1
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|fixed_multiplier:u3
Entity Name                : fixed_multiplier
Library Name               : work

Compilation Hierarchy Node :          |lpm_mult:Mult0|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 2
DSP 9x9                    : 0
DSP 18x18                  : 1
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0
Entity Name                : lpm_mult
Library Name               : work

Compilation Hierarchy Node :             |mult_s5t:auto_generated|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 2
DSP 9x9                    : 0
DSP 18x18                  : 1
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated
Entity Name                : mult_s5t
Library Name               : work

Compilation Hierarchy Node :       |flip_flop_chain:f0|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 2 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f0
Entity Name                : flip_flop_chain
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:0:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f0|d_flip_flop:\gen_ff:0:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:1:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f0|d_flip_flop:\gen_ff:1:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :       |flip_flop_chain:f1|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 18 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1
Entity Name                : flip_flop_chain
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:0:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:0:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:10:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:10:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:11:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:11:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:12:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:12:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:13:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:13:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:14:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:14:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:15:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:15:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:16:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:16:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:17:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:17:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:1:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:1:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:2:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:2:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:3:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:3:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:4:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:4:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:5:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:5:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:6:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:6:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:7:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:7:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:8:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:8:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:9:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:9:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :       |lut:m0|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 8192
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|lut:m0
Entity Name                : lut
Library Name               : work

Compilation Hierarchy Node :          |altsyncram:altsyncram_component|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 8192
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component
Entity Name                : altsyncram
Library Name               : work

Compilation Hierarchy Node :             |altsyncram_los3:auto_generated|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 8192
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component|altsyncram_los3:auto_generated
Entity Name                : altsyncram_los3
Library Name               : work

Compilation Hierarchy Node :       |mac_pe:u0|
Combinational ALUTs        : 16 (16)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 2
DSP 9x9                    : 0
DSP 18x18                  : 1
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|mac_pe:u0
Entity Name                : mac_pe
Library Name               : work

Compilation Hierarchy Node :          |lpm_mult:Mult0|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 2
DSP 9x9                    : 0
DSP 18x18                  : 1
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0
Entity Name                : lpm_mult
Library Name               : work

Compilation Hierarchy Node :             |mult_s5t:auto_generated|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 2
DSP 9x9                    : 0
DSP 18x18                  : 1
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated
Entity Name                : mult_s5t
Library Name               : work

Compilation Hierarchy Node :       |mac_pe:u1|
Combinational ALUTs        : 16 (16)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 2
DSP 9x9                    : 0
DSP 18x18                  : 1
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|mac_pe:u1
Entity Name                : mac_pe
Library Name               : work

Compilation Hierarchy Node :          |lpm_mult:Mult0|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 2
DSP 9x9                    : 0
DSP 18x18                  : 1
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0
Entity Name                : lpm_mult
Library Name               : work

Compilation Hierarchy Node :             |mult_s5t:auto_generated|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 2
DSP 9x9                    : 0
DSP 18x18                  : 1
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated
Entity Name                : mult_s5t
Library Name               : work

Compilation Hierarchy Node :       |mac_pe:u4|
Combinational ALUTs        : 16 (16)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 2
DSP 9x9                    : 0
DSP 18x18                  : 1
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|mac_pe:u4
Entity Name                : mac_pe
Library Name               : work

Compilation Hierarchy Node :          |lpm_mult:Mult0|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 2
DSP 9x9                    : 0
DSP 18x18                  : 1
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0
Entity Name                : lpm_mult
Library Name               : work

Compilation Hierarchy Node :             |mult_s5t:auto_generated|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 2
DSP 9x9                    : 0
DSP 18x18                  : 1
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated
Entity Name                : mult_s5t
Library Name               : work

Compilation Hierarchy Node :       |nReg:r0|
Combinational ALUTs        : 2 (2)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|nReg:r0
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r1|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|nReg:r1
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r2|
Combinational ALUTs        : 18 (18)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|nReg:r2
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r3|
Combinational ALUTs        : 17 (17)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|nReg:r3
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r4|
Combinational ALUTs        : 17 (17)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|nReg:r4
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r5|
Combinational ALUTs        : 1 (1)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|nReg:r5
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r6|
Combinational ALUTs        : 1 (1)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|nReg:r6
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r7|
Combinational ALUTs        : 17 (17)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|nReg:r7
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r8|
Combinational ALUTs        : 17 (17)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|nReg:r8
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :    |counter:c0|
Combinational ALUTs        : 4 (0)
Dedicated Logic Registers  : 4 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|counter:c0
Entity Name                : counter
Library Name               : work

Compilation Hierarchy Node :       |lpm_counter:LPM_COUNTER_component|
Combinational ALUTs        : 4 (0)
Dedicated Logic Registers  : 4 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|counter:c0|lpm_counter:LPM_COUNTER_component
Entity Name                : lpm_counter
Library Name               : work

Compilation Hierarchy Node :          |cntr_gaj:auto_generated|
Combinational ALUTs        : 4 (4)
Dedicated Logic Registers  : 4 (4)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated
Entity Name                : cntr_gaj
Library Name               : work

Compilation Hierarchy Node :    |flip_flop_chain:ff0|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|flip_flop_chain:ff0
Entity Name                : flip_flop_chain
Library Name               : work

Compilation Hierarchy Node :       |d_flip_flop:\gen_ff:0:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|flip_flop_chain:ff0|d_flip_flop:\gen_ff:0:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :    |flip_flop_chain:ff1|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|flip_flop_chain:ff1
Entity Name                : flip_flop_chain
Library Name               : work

Compilation Hierarchy Node :       |d_flip_flop:\gen_ff:0:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|flip_flop_chain:ff1|d_flip_flop:\gen_ff:0:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :    |nReg:r0|
Combinational ALUTs        : 17 (17)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|nReg:r0
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :    |output_layer:u1|
Combinational ALUTs        : 875 (37)
Dedicated Logic Registers  : 266 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1
Entity Name                : output_layer
Library Name               : work

Compilation Hierarchy Node :       |flip_flop_chain:ff0|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 10 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|flip_flop_chain:ff0
Entity Name                : flip_flop_chain
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:0:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:0:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:1:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:1:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:2:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:2:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:3:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:3:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:4:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:4:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:5:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:5:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:6:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:6:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:7:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:7:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:8:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:8:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:9:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:9:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :       |mac_pe:u1a|
Combinational ALUTs        : 78 (14)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1a
Entity Name                : mac_pe
Library Name               : work

Compilation Hierarchy Node :          |lpm_mult:Mult0|
Combinational ALUTs        : 64 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1a|lpm_mult:Mult0
Entity Name                : lpm_mult
Library Name               : work

Compilation Hierarchy Node :             |multcore:mult_core|
Combinational ALUTs        : 64 (19)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core
Entity Name                : multcore
Library Name               : work

Compilation Hierarchy Node :                |mpar_add:padder|
Combinational ALUTs        : 45 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[0]|
Combinational ALUTs        : 15 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_i9h:auto_generated|
Combinational ALUTs        : 15 (15)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated
Entity Name                : add_sub_i9h
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[1]|
Combinational ALUTs        : 13 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_ckh:auto_generated|
Combinational ALUTs        : 13 (13)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated
Entity Name                : add_sub_ckh
Library Name               : work

Compilation Hierarchy Node :                   |mpar_add:sub_par_add|
Combinational ALUTs        : 17 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                      |lpm_add_sub:adder[0]|
Combinational ALUTs        : 17 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                         |add_sub_7kh:auto_generated|
Combinational ALUTs        : 17 (17)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated
Entity Name                : add_sub_7kh
Library Name               : work

Compilation Hierarchy Node :       |mac_pe:u1b|
Combinational ALUTs        : 80 (14)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1b
Entity Name                : mac_pe
Library Name               : work

Compilation Hierarchy Node :          |lpm_mult:Mult0|
Combinational ALUTs        : 66 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1b|lpm_mult:Mult0
Entity Name                : lpm_mult
Library Name               : work

Compilation Hierarchy Node :             |multcore:mult_core|
Combinational ALUTs        : 66 (17)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core
Entity Name                : multcore
Library Name               : work

Compilation Hierarchy Node :                |mpar_add:padder|
Combinational ALUTs        : 49 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[0]|
Combinational ALUTs        : 15 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_g9h:auto_generated|
Combinational ALUTs        : 15 (15)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated
Entity Name                : add_sub_g9h
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[1]|
Combinational ALUTs        : 15 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_akh:auto_generated|
Combinational ALUTs        : 15 (15)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated
Entity Name                : add_sub_akh
Library Name               : work

Compilation Hierarchy Node :                   |mpar_add:sub_par_add|
Combinational ALUTs        : 19 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                      |lpm_add_sub:adder[0]|
Combinational ALUTs        : 19 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                         |add_sub_5kh:auto_generated|
Combinational ALUTs        : 19 (19)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated
Entity Name                : add_sub_5kh
Library Name               : work

Compilation Hierarchy Node :       |mac_pe:u1c|
Combinational ALUTs        : 90 (16)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1c
Entity Name                : mac_pe
Library Name               : work

Compilation Hierarchy Node :          |lpm_mult:Mult0|
Combinational ALUTs        : 74 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1c|lpm_mult:Mult0
Entity Name                : lpm_mult
Library Name               : work

Compilation Hierarchy Node :             |multcore:mult_core|
Combinational ALUTs        : 74 (33)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core
Entity Name                : multcore
Library Name               : work

Compilation Hierarchy Node :                |mpar_add:padder|
Combinational ALUTs        : 41 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[0]|
Combinational ALUTs        : 13 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_h9h:auto_generated|
Combinational ALUTs        : 13 (13)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h9h:auto_generated
Entity Name                : add_sub_h9h
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[1]|
Combinational ALUTs        : 12 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_bkh:auto_generated|
Combinational ALUTs        : 12 (12)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_bkh:auto_generated
Entity Name                : add_sub_bkh
Library Name               : work

Compilation Hierarchy Node :                   |mpar_add:sub_par_add|
Combinational ALUTs        : 16 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                      |lpm_add_sub:adder[0]|
Combinational ALUTs        : 16 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                         |add_sub_6kh:auto_generated|
Combinational ALUTs        : 16 (16)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6kh:auto_generated
Entity Name                : add_sub_6kh
Library Name               : work

Compilation Hierarchy Node :       |mac_pe:u1d|
Combinational ALUTs        : 128 (15)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1d
Entity Name                : mac_pe
Library Name               : work

Compilation Hierarchy Node :          |lpm_mult:Mult0|
Combinational ALUTs        : 113 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1d|lpm_mult:Mult0
Entity Name                : lpm_mult
Library Name               : work

Compilation Hierarchy Node :             |multcore:mult_core|
Combinational ALUTs        : 113 (59)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core
Entity Name                : multcore
Library Name               : work

Compilation Hierarchy Node :                |mpar_add:padder|
Combinational ALUTs        : 54 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[0]|
Combinational ALUTs        : 18 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_i9h:auto_generated|
Combinational ALUTs        : 18 (18)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated
Entity Name                : add_sub_i9h
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[1]|
Combinational ALUTs        : 16 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_ckh:auto_generated|
Combinational ALUTs        : 16 (16)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated
Entity Name                : add_sub_ckh
Library Name               : work

Compilation Hierarchy Node :                   |mpar_add:sub_par_add|
Combinational ALUTs        : 20 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                      |lpm_add_sub:adder[0]|
Combinational ALUTs        : 20 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                         |add_sub_7kh:auto_generated|
Combinational ALUTs        : 20 (20)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated
Entity Name                : add_sub_7kh
Library Name               : work

Compilation Hierarchy Node :       |mac_pe:u2|
Combinational ALUTs        : 137 (15)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u2
Entity Name                : mac_pe
Library Name               : work

Compilation Hierarchy Node :          |lpm_mult:Mult0|
Combinational ALUTs        : 122 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u2|lpm_mult:Mult0
Entity Name                : lpm_mult
Library Name               : work

Compilation Hierarchy Node :             |multcore:mult_core|
Combinational ALUTs        : 122 (68)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core
Entity Name                : multcore
Library Name               : work

Compilation Hierarchy Node :                |mpar_add:padder|
Combinational ALUTs        : 54 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[0]|
Combinational ALUTs        : 18 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_i9h:auto_generated|
Combinational ALUTs        : 18 (18)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated
Entity Name                : add_sub_i9h
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[1]|
Combinational ALUTs        : 16 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_ckh:auto_generated|
Combinational ALUTs        : 16 (16)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated
Entity Name                : add_sub_ckh
Library Name               : work

Compilation Hierarchy Node :                   |mpar_add:sub_par_add|
Combinational ALUTs        : 20 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                      |lpm_add_sub:adder[0]|
Combinational ALUTs        : 20 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                         |add_sub_7kh:auto_generated|
Combinational ALUTs        : 20 (20)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated
Entity Name                : add_sub_7kh
Library Name               : work

Compilation Hierarchy Node :       |mac_pe:u3|
Combinational ALUTs        : 121 (16)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u3
Entity Name                : mac_pe
Library Name               : work

Compilation Hierarchy Node :          |lpm_mult:Mult0|
Combinational ALUTs        : 105 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u3|lpm_mult:Mult0
Entity Name                : lpm_mult
Library Name               : work

Compilation Hierarchy Node :             |multcore:mult_core|
Combinational ALUTs        : 105 (56)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core
Entity Name                : multcore
Library Name               : work

Compilation Hierarchy Node :                |mpar_add:padder|
Combinational ALUTs        : 49 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[0]|
Combinational ALUTs        : 15 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_g9h:auto_generated|
Combinational ALUTs        : 15 (15)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated
Entity Name                : add_sub_g9h
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[1]|
Combinational ALUTs        : 15 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_akh:auto_generated|
Combinational ALUTs        : 15 (15)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated
Entity Name                : add_sub_akh
Library Name               : work

Compilation Hierarchy Node :                   |mpar_add:sub_par_add|
Combinational ALUTs        : 19 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                      |lpm_add_sub:adder[0]|
Combinational ALUTs        : 19 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                         |add_sub_5kh:auto_generated|
Combinational ALUTs        : 19 (19)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated
Entity Name                : add_sub_5kh
Library Name               : work

Compilation Hierarchy Node :       |mac_pe:u4|
Combinational ALUTs        : 73 (16)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u4
Entity Name                : mac_pe
Library Name               : work

Compilation Hierarchy Node :          |lpm_mult:Mult0|
Combinational ALUTs        : 57 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u4|lpm_mult:Mult0
Entity Name                : lpm_mult
Library Name               : work

Compilation Hierarchy Node :             |multcore:mult_core|
Combinational ALUTs        : 57 (30)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core
Entity Name                : multcore
Library Name               : work

Compilation Hierarchy Node :                |mpar_add:padder|
Combinational ALUTs        : 27 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[0]|
Combinational ALUTs        : 8 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_c9h:auto_generated|
Combinational ALUTs        : 8 (8)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_c9h:auto_generated
Entity Name                : add_sub_c9h
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[1]|
Combinational ALUTs        : 7 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_fkh:auto_generated|
Combinational ALUTs        : 7 (7)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_fkh:auto_generated
Entity Name                : add_sub_fkh
Library Name               : work

Compilation Hierarchy Node :                   |mpar_add:sub_par_add|
Combinational ALUTs        : 12 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                      |lpm_add_sub:adder[0]|
Combinational ALUTs        : 12 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                         |add_sub_akh:auto_generated|
Combinational ALUTs        : 12 (12)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_akh:auto_generated
Entity Name                : add_sub_akh
Library Name               : work

Compilation Hierarchy Node :       |mac_pe:u5|
Combinational ALUTs        : 126 (16)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u5
Entity Name                : mac_pe
Library Name               : work

Compilation Hierarchy Node :          |lpm_mult:Mult0|
Combinational ALUTs        : 110 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u5|lpm_mult:Mult0
Entity Name                : lpm_mult
Library Name               : work

Compilation Hierarchy Node :             |multcore:mult_core|
Combinational ALUTs        : 110 (53)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core
Entity Name                : multcore
Library Name               : work

Compilation Hierarchy Node :                |mpar_add:padder|
Combinational ALUTs        : 57 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[0]|
Combinational ALUTs        : 19 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_i9h:auto_generated|
Combinational ALUTs        : 19 (19)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated
Entity Name                : add_sub_i9h
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[1]|
Combinational ALUTs        : 17 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_ckh:auto_generated|
Combinational ALUTs        : 17 (17)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated
Entity Name                : add_sub_ckh
Library Name               : work

Compilation Hierarchy Node :                   |mpar_add:sub_par_add|
Combinational ALUTs        : 21 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                      |lpm_add_sub:adder[0]|
Combinational ALUTs        : 21 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                         |add_sub_7kh:auto_generated|
Combinational ALUTs        : 21 (21)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated
Entity Name                : add_sub_7kh
Library Name               : work

Compilation Hierarchy Node :       |nReg:r1a|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|nReg:r1a
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r1b|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|nReg:r1b
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r1c|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|nReg:r1c
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r1d|
Combinational ALUTs        : 1 (1)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|nReg:r1d
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r2|
Combinational ALUTs        : 1 (1)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|nReg:r2
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r3|
Combinational ALUTs        : 1 (1)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|nReg:r3
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r4|
Combinational ALUTs        : 1 (1)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|nReg:r4
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r5|
Combinational ALUTs        : 1 (1)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|nReg:r5
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :    |shiftReg:l0|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 160 (160)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|shiftReg:l0
Entity Name                : shiftReg
Library Name               : work
+--------------------------------------------------------------------------------+

Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                               ;
+--------------------------------------------------------------------------------+
Name         : LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component|altsyncram_los3:auto_generated|ALTSYNCRAM
Type         : AUTO
Mode         : Single Port
Port A Depth : 512
Port A Width : 16
Port B Depth : --
Port B Width : --
Size         : 8192
MIF          : ./init/tanh_lut.mif
+--------------------------------------------------------------------------------+



+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 4           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 692   ;
; Number of registers using Synchronous Clear  ; 224   ;
; Number of registers using Synchronous Load   ; 4     ;
; Number of registers using Asynchronous Clear ; 484   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 452   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                 ;
+--------------------------------------------------------------------------------+
Multiplexer Inputs         : 3:1
Bus Width                  : 16 bits
Baseline Area              : 32 LEs
Area if Restructured       : 0 LEs
Saving if Restructured     : 32 LEs
Registered                 : Yes
Example Multiplexer Output : |network|output_layer:u1|nReg:r5|Q[0]

Multiplexer Inputs         : 3:1
Bus Width                  : 16 bits
Baseline Area              : 32 LEs
Area if Restructured       : 0 LEs
Saving if Restructured     : 32 LEs
Registered                 : Yes
Example Multiplexer Output : |network|output_layer:u1|nReg:r4|Q[3]

Multiplexer Inputs         : 3:1
Bus Width                  : 64 bits
Baseline Area              : 128 LEs
Area if Restructured       : 0 LEs
Saving if Restructured     : 128 LEs
Registered                 : Yes
Example Multiplexer Output : |network|output_layer:u1|nReg:r1d|Q[15]

Multiplexer Inputs         : 3:1
Bus Width                  : 16 bits
Baseline Area              : 32 LEs
Area if Restructured       : 0 LEs
Saving if Restructured     : 32 LEs
Registered                 : Yes
Example Multiplexer Output : |network|output_layer:u1|nReg:r3|Q[15]

Multiplexer Inputs         : 3:1
Bus Width                  : 16 bits
Baseline Area              : 32 LEs
Area if Restructured       : 0 LEs
Saving if Restructured     : 32 LEs
Registered                 : Yes
Example Multiplexer Output : |network|output_layer:u1|nReg:r2|Q[13]

Multiplexer Inputs         : 3:1
Bus Width                  : 16 bits
Baseline Area              : 32 LEs
Area if Restructured       : 0 LEs
Saving if Restructured     : 32 LEs
Registered                 : Yes
Example Multiplexer Output : |network|LSTM_cell2:u0|nReg:r6|Q[14]

Multiplexer Inputs         : 3:1
Bus Width                  : 16 bits
Baseline Area              : 32 LEs
Area if Restructured       : 0 LEs
Saving if Restructured     : 32 LEs
Registered                 : Yes
Example Multiplexer Output : |network|LSTM_cell2:u0|nReg:r5|Q[15]

Multiplexer Inputs         : 3:1
Bus Width                  : 32 bits
Baseline Area              : 64 LEs
Area if Restructured       : 0 LEs
Saving if Restructured     : 64 LEs
Registered                 : Yes
Example Multiplexer Output : |network|LSTM_cell2:u0|nReg:r0|Q[6]

Multiplexer Inputs         : 4:1
Bus Width                  : 16 bits
Baseline Area              : 32 LEs
Area if Restructured       : 16 LEs
Saving if Restructured     : 16 LEs
Registered                 : Yes
Example Multiplexer Output : |network|LSTM_cell2:u0|nReg:r4|Q[14]

Multiplexer Inputs         : 4:1
Bus Width                  : 16 bits
Baseline Area              : 32 LEs
Area if Restructured       : 16 LEs
Saving if Restructured     : 16 LEs
Registered                 : Yes
Example Multiplexer Output : |network|LSTM_cell2:u0|nReg:r2|Q[11]

Multiplexer Inputs         : 3:1
Bus Width                  : 16 bits
Baseline Area              : 32 LEs
Area if Restructured       : 16 LEs
Saving if Restructured     : 16 LEs
Registered                 : Yes
Example Multiplexer Output : |network|nReg:r0|Q[14]

Multiplexer Inputs         : 3:1
Bus Width                  : 16 bits
Baseline Area              : 32 LEs
Area if Restructured       : 16 LEs
Saving if Restructured     : 16 LEs
Registered                 : Yes
Example Multiplexer Output : |network|LSTM_cell2:u0|nReg:r7|Q[13]

Multiplexer Inputs         : 3:1
Bus Width                  : 16 bits
Baseline Area              : 32 LEs
Area if Restructured       : 16 LEs
Saving if Restructured     : 16 LEs
Registered                 : Yes
Example Multiplexer Output : |network|LSTM_cell2:u0|nReg:r8|Q[8]

Multiplexer Inputs         : 3:1
Bus Width                  : 16 bits
Baseline Area              : 32 LEs
Area if Restructured       : 16 LEs
Saving if Restructured     : 16 LEs
Registered                 : Yes
Example Multiplexer Output : |network|LSTM_cell2:u0|nReg:r3|Q[9]

Multiplexer Inputs         : 4:1
Bus Width                  : 4 bits
Baseline Area              : 8 LEs
Area if Restructured       : 8 LEs
Saving if Restructured     : 0 LEs
Registered                 : No
Example Multiplexer Output : |network|LSTM_cell2:u0|w_ad[1]

Multiplexer Inputs         : 16:1
Bus Width                  : 16 bits
Baseline Area              : 160 LEs
Area if Restructured       : 112 LEs
Saving if Restructured     : 48 LEs
Registered                 : No
Example Multiplexer Output : |network|Mux11
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component|altsyncram_los3:auto_generated ;
+--------------------------------------------------------------------------------+
Assignment : OPTIMIZE_POWER_DURING_SYNTHESIS
Value      : NORMAL_COMPILATION
From       : -
To         : -
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter:c0                        ;
+--------------------------------------------------------------------------------+
Parameter Name : n
Value          : 4
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter:c0|lpm_counter:LPM_COUNTER_component ;
+--------------------------------------------------------------------------------+
Parameter Name : AUTO_CARRY_CHAINS
Value          : ON
Type           : AUTO_CARRY

Parameter Name : IGNORE_CARRY_BUFFERS
Value          : OFF
Type           : IGNORE_CARRY

Parameter Name : AUTO_CASCADE_CHAINS
Value          : ON
Type           : AUTO_CASCADE

Parameter Name : IGNORE_CASCADE_BUFFERS
Value          : OFF
Type           : IGNORE_CASCADE

Parameter Name : LPM_WIDTH
Value          : 4
Type           : Signed Integer

Parameter Name : LPM_DIRECTION
Value          : UP
Type           : Untyped

Parameter Name : LPM_MODULUS
Value          : 0
Type           : Untyped

Parameter Name : LPM_AVALUE
Value          : UNUSED
Type           : Untyped

Parameter Name : LPM_SVALUE
Value          : UNUSED
Type           : Untyped

Parameter Name : LPM_PORT_UPDOWN
Value          : PORT_UNUSED
Type           : Untyped

Parameter Name : DEVICE_FAMILY
Value          : Cyclone 10 LP
Type           : Untyped

Parameter Name : CARRY_CHAIN
Value          : MANUAL
Type           : Untyped

Parameter Name : CARRY_CHAIN_LENGTH
Value          : 48
Type           : CARRY_CHAIN_LENGTH

Parameter Name : NOT_GATE_PUSH_BACK
Value          : ON
Type           : NOT_GATE_PUSH_BACK

Parameter Name : CARRY_CNT_EN
Value          : SMART
Type           : Untyped

Parameter Name : LABWIDE_SCLR
Value          : ON
Type           : Untyped

Parameter Name : USE_NEW_VERSION
Value          : TRUE
Type           : Untyped

Parameter Name : CBXI_PARAMETER
Value          : cntr_gaj
Type           : Untyped
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LSTM_cell2:u0|nReg:r0             ;
+--------------------------------------------------------------------------------+
Parameter Name : n
Value          : 16
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LSTM_cell2:u0|nReg:r1             ;
+--------------------------------------------------------------------------------+
Parameter Name : n
Value          : 16
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LSTM_cell2:u0|nReg:r2             ;
+--------------------------------------------------------------------------------+
Parameter Name : n
Value          : 16
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component ;
+--------------------------------------------------------------------------------+
Parameter Name : BYTE_SIZE_BLOCK
Value          : 8
Type           : Untyped

Parameter Name : AUTO_CARRY_CHAINS
Value          : ON
Type           : AUTO_CARRY

Parameter Name : IGNORE_CARRY_BUFFERS
Value          : OFF
Type           : IGNORE_CARRY

Parameter Name : AUTO_CASCADE_CHAINS
Value          : ON
Type           : AUTO_CASCADE

Parameter Name : IGNORE_CASCADE_BUFFERS
Value          : OFF
Type           : IGNORE_CASCADE

Parameter Name : WIDTH_BYTEENA
Value          : 1
Type           : Untyped

Parameter Name : OPERATION_MODE
Value          : SINGLE_PORT
Type           : Untyped

Parameter Name : WIDTH_A
Value          : 16
Type           : Signed Integer

Parameter Name : WIDTHAD_A
Value          : 9
Type           : Signed Integer

Parameter Name : NUMWORDS_A
Value          : 512
Type           : Signed Integer

Parameter Name : OUTDATA_REG_A
Value          : CLOCK0
Type           : Untyped

Parameter Name : ADDRESS_ACLR_A
Value          : NONE
Type           : Untyped

Parameter Name : OUTDATA_ACLR_A
Value          : NONE
Type           : Untyped

Parameter Name : WRCONTROL_ACLR_A
Value          : NONE
Type           : Untyped

Parameter Name : INDATA_ACLR_A
Value          : NONE
Type           : Untyped

Parameter Name : BYTEENA_ACLR_A
Value          : NONE
Type           : Untyped

Parameter Name : WIDTH_B
Value          : 1
Type           : Signed Integer

Parameter Name : WIDTHAD_B
Value          : 1
Type           : Signed Integer

Parameter Name : NUMWORDS_B
Value          : 0
Type           : Signed Integer

Parameter Name : INDATA_REG_B
Value          : CLOCK1
Type           : Untyped

Parameter Name : WRCONTROL_WRADDRESS_REG_B
Value          : CLOCK1
Type           : Untyped

Parameter Name : RDCONTROL_REG_B
Value          : CLOCK1
Type           : Untyped

Parameter Name : ADDRESS_REG_B
Value          : CLOCK1
Type           : Untyped

Parameter Name : OUTDATA_REG_B
Value          : UNREGISTERED
Type           : Untyped

Parameter Name : BYTEENA_REG_B
Value          : CLOCK1
Type           : Untyped

Parameter Name : INDATA_ACLR_B
Value          : NONE
Type           : Untyped

Parameter Name : WRCONTROL_ACLR_B
Value          : NONE
Type           : Untyped

Parameter Name : ADDRESS_ACLR_B
Value          : NONE
Type           : Untyped

Parameter Name : OUTDATA_ACLR_B
Value          : NONE
Type           : Untyped

Parameter Name : RDCONTROL_ACLR_B
Value          : NONE
Type           : Untyped

Parameter Name : BYTEENA_ACLR_B
Value          : NONE
Type           : Untyped

Parameter Name : WIDTH_BYTEENA_A
Value          : 1
Type           : Signed Integer

Parameter Name : WIDTH_BYTEENA_B
Value          : 1
Type           : Signed Integer

Parameter Name : RAM_BLOCK_TYPE
Value          : AUTO
Type           : Untyped

Parameter Name : BYTE_SIZE
Value          : 8
Type           : Signed Integer

Parameter Name : READ_DURING_WRITE_MODE_MIXED_PORTS
Value          : DONT_CARE
Type           : Untyped

Parameter Name : READ_DURING_WRITE_MODE_PORT_A
Value          : NEW_DATA_NO_NBE_READ
Type           : Untyped

Parameter Name : READ_DURING_WRITE_MODE_PORT_B
Value          : NEW_DATA_NO_NBE_READ
Type           : Untyped

Parameter Name : INIT_FILE
Value          : ./init/tanh_lut.mif
Type           : Untyped

Parameter Name : INIT_FILE_LAYOUT
Value          : PORT_A
Type           : Untyped

Parameter Name : MAXIMUM_DEPTH
Value          : 0
Type           : Signed Integer

Parameter Name : CLOCK_ENABLE_INPUT_A
Value          : BYPASS
Type           : Untyped

Parameter Name : CLOCK_ENABLE_INPUT_B
Value          : NORMAL
Type           : Untyped

Parameter Name : CLOCK_ENABLE_OUTPUT_A
Value          : BYPASS
Type           : Untyped

Parameter Name : CLOCK_ENABLE_OUTPUT_B
Value          : NORMAL
Type           : Untyped

Parameter Name : CLOCK_ENABLE_CORE_A
Value          : USE_INPUT_CLKEN
Type           : Untyped

Parameter Name : CLOCK_ENABLE_CORE_B
Value          : USE_INPUT_CLKEN
Type           : Untyped

Parameter Name : ENABLE_ECC
Value          : FALSE
Type           : Untyped

Parameter Name : ECC_PIPELINE_STAGE_ENABLED
Value          : FALSE
Type           : Untyped

Parameter Name : WIDTH_ECCSTATUS
Value          : 3
Type           : Signed Integer

Parameter Name : DEVICE_FAMILY
Value          : Cyclone 10 LP
Type           : Untyped

Parameter Name : CBXI_PARAMETER
Value          : altsyncram_los3
Type           : Untyped
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LSTM_cell2:u0|flip_flop_chain:f0  ;
+--------------------------------------------------------------------------------+
Parameter Name : n
Value          : 2
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LSTM_cell2:u0|nReg:r3             ;
+--------------------------------------------------------------------------------+
Parameter Name : n
Value          : 16
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LSTM_cell2:u0|nReg:r4             ;
+--------------------------------------------------------------------------------+
Parameter Name : n
Value          : 16
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LSTM_cell2:u0|nReg:r5             ;
+--------------------------------------------------------------------------------+
Parameter Name : n
Value          : 16
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LSTM_cell2:u0|nReg:r6             ;
+--------------------------------------------------------------------------------+
Parameter Name : n
Value          : 16
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LSTM_cell2:u0|nReg:r7             ;
+--------------------------------------------------------------------------------+
Parameter Name : n
Value          : 16
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LSTM_cell2:u0|nReg:r8             ;
+--------------------------------------------------------------------------------+
Parameter Name : n
Value          : 16
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LSTM_cell2:u0|flip_flop_chain:f1  ;
+--------------------------------------------------------------------------------+
Parameter Name : n
Value          : 18
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nReg:r0                           ;
+--------------------------------------------------------------------------------+
Parameter Name : n
Value          : 16
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: output_layer:u1|nReg:r1a          ;
+--------------------------------------------------------------------------------+
Parameter Name : n
Value          : 16
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: output_layer:u1|nReg:r1b          ;
+--------------------------------------------------------------------------------+
Parameter Name : n
Value          : 16
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: output_layer:u1|nReg:r1c          ;
+--------------------------------------------------------------------------------+
Parameter Name : n
Value          : 16
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: output_layer:u1|nReg:r1d          ;
+--------------------------------------------------------------------------------+
Parameter Name : n
Value          : 16
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: output_layer:u1|nReg:r2           ;
+--------------------------------------------------------------------------------+
Parameter Name : n
Value          : 16
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: output_layer:u1|nReg:r3           ;
+--------------------------------------------------------------------------------+
Parameter Name : n
Value          : 16
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: output_layer:u1|nReg:r4           ;
+--------------------------------------------------------------------------------+
Parameter Name : n
Value          : 16
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: output_layer:u1|nReg:r5           ;
+--------------------------------------------------------------------------------+
Parameter Name : n
Value          : 16
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: output_layer:u1|flip_flop_chain:ff0 ;
+--------------------------------------------------------------------------------+
Parameter Name : n
Value          : 10
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flip_flop_chain:ff0               ;
+--------------------------------------------------------------------------------+
Parameter Name : n
Value          : 11
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flip_flop_chain:ff1               ;
+--------------------------------------------------------------------------------+
Parameter Name : n
Value          : 1
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: output_layer:u1|mac_pe:u5|lpm_mult:Mult0 ;
+--------------------------------------------------------------------------------+
Parameter Name : AUTO_CARRY_CHAINS
Value          : ON
Type           : AUTO_CARRY

Parameter Name : IGNORE_CARRY_BUFFERS
Value          : OFF
Type           : IGNORE_CARRY

Parameter Name : AUTO_CASCADE_CHAINS
Value          : ON
Type           : AUTO_CASCADE

Parameter Name : IGNORE_CASCADE_BUFFERS
Value          : OFF
Type           : IGNORE_CASCADE

Parameter Name : LPM_WIDTHA
Value          : 16
Type           : Untyped

Parameter Name : LPM_WIDTHB
Value          : 15
Type           : Untyped

Parameter Name : LPM_WIDTHP
Value          : 31
Type           : Untyped

Parameter Name : LPM_WIDTHR
Value          : 31
Type           : Untyped

Parameter Name : LPM_WIDTHS
Value          : 1
Type           : Untyped

Parameter Name : LPM_REPRESENTATION
Value          : SIGNED
Type           : Untyped

Parameter Name : LPM_PIPELINE
Value          : 0
Type           : Untyped

Parameter Name : LATENCY
Value          : 0
Type           : Untyped

Parameter Name : INPUT_A_IS_CONSTANT
Value          : NO
Type           : Untyped

Parameter Name : INPUT_B_IS_CONSTANT
Value          : YES
Type           : Untyped

Parameter Name : USE_EAB
Value          : OFF
Type           : Untyped

Parameter Name : MAXIMIZE_SPEED
Value          : 5
Type           : Untyped

Parameter Name : DEVICE_FAMILY
Value          : Cyclone 10 LP
Type           : Untyped

Parameter Name : CARRY_CHAIN
Value          : MANUAL
Type           : Untyped

Parameter Name : APEX20K_TECHNOLOGY_MAPPER
Value          : LUT
Type           : TECH_MAPPER_APEX20K

Parameter Name : DEDICATED_MULTIPLIER_CIRCUITRY
Value          : AUTO
Type           : Untyped

Parameter Name : DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO
Value          : 0
Type           : Untyped

Parameter Name : DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO
Value          : 0
Type           : Untyped

Parameter Name : CBXI_PARAMETER
Value          : NOTHING
Type           : Untyped

Parameter Name : INPUT_A_FIXED_VALUE
Value          : Bx
Type           : Untyped

Parameter Name : INPUT_B_FIXED_VALUE
Value          : Bx
Type           : Untyped

Parameter Name : USE_AHDL_IMPLEMENTATION
Value          : OFF
Type           : Untyped
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: output_layer:u1|mac_pe:u4|lpm_mult:Mult0 ;
+--------------------------------------------------------------------------------+
Parameter Name : AUTO_CARRY_CHAINS
Value          : ON
Type           : AUTO_CARRY

Parameter Name : IGNORE_CARRY_BUFFERS
Value          : OFF
Type           : IGNORE_CARRY

Parameter Name : AUTO_CASCADE_CHAINS
Value          : ON
Type           : AUTO_CASCADE

Parameter Name : IGNORE_CASCADE_BUFFERS
Value          : OFF
Type           : IGNORE_CASCADE

Parameter Name : LPM_WIDTHA
Value          : 16
Type           : Untyped

Parameter Name : LPM_WIDTHB
Value          : 9
Type           : Untyped

Parameter Name : LPM_WIDTHP
Value          : 25
Type           : Untyped

Parameter Name : LPM_WIDTHR
Value          : 25
Type           : Untyped

Parameter Name : LPM_WIDTHS
Value          : 1
Type           : Untyped

Parameter Name : LPM_REPRESENTATION
Value          : SIGNED
Type           : Untyped

Parameter Name : LPM_PIPELINE
Value          : 0
Type           : Untyped

Parameter Name : LATENCY
Value          : 0
Type           : Untyped

Parameter Name : INPUT_A_IS_CONSTANT
Value          : NO
Type           : Untyped

Parameter Name : INPUT_B_IS_CONSTANT
Value          : YES
Type           : Untyped

Parameter Name : USE_EAB
Value          : OFF
Type           : Untyped

Parameter Name : MAXIMIZE_SPEED
Value          : 5
Type           : Untyped

Parameter Name : DEVICE_FAMILY
Value          : Cyclone 10 LP
Type           : Untyped

Parameter Name : CARRY_CHAIN
Value          : MANUAL
Type           : Untyped

Parameter Name : APEX20K_TECHNOLOGY_MAPPER
Value          : LUT
Type           : TECH_MAPPER_APEX20K

Parameter Name : DEDICATED_MULTIPLIER_CIRCUITRY
Value          : AUTO
Type           : Untyped

Parameter Name : DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO
Value          : 0
Type           : Untyped

Parameter Name : DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO
Value          : 0
Type           : Untyped

Parameter Name : CBXI_PARAMETER
Value          : NOTHING
Type           : Untyped

Parameter Name : INPUT_A_FIXED_VALUE
Value          : Bx
Type           : Untyped

Parameter Name : INPUT_B_FIXED_VALUE
Value          : Bx
Type           : Untyped

Parameter Name : USE_AHDL_IMPLEMENTATION
Value          : OFF
Type           : Untyped
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: output_layer:u1|mac_pe:u1d|lpm_mult:Mult0 ;
+--------------------------------------------------------------------------------+
Parameter Name : AUTO_CARRY_CHAINS
Value          : ON
Type           : AUTO_CARRY

Parameter Name : IGNORE_CARRY_BUFFERS
Value          : OFF
Type           : IGNORE_CARRY

Parameter Name : AUTO_CASCADE_CHAINS
Value          : ON
Type           : AUTO_CASCADE

Parameter Name : IGNORE_CASCADE_BUFFERS
Value          : OFF
Type           : IGNORE_CASCADE

Parameter Name : LPM_WIDTHA
Value          : 16
Type           : Untyped

Parameter Name : LPM_WIDTHB
Value          : 15
Type           : Untyped

Parameter Name : LPM_WIDTHP
Value          : 31
Type           : Untyped

Parameter Name : LPM_WIDTHR
Value          : 31
Type           : Untyped

Parameter Name : LPM_WIDTHS
Value          : 1
Type           : Untyped

Parameter Name : LPM_REPRESENTATION
Value          : SIGNED
Type           : Untyped

Parameter Name : LPM_PIPELINE
Value          : 0
Type           : Untyped

Parameter Name : LATENCY
Value          : 0
Type           : Untyped

Parameter Name : INPUT_A_IS_CONSTANT
Value          : NO
Type           : Untyped

Parameter Name : INPUT_B_IS_CONSTANT
Value          : YES
Type           : Untyped

Parameter Name : USE_EAB
Value          : OFF
Type           : Untyped

Parameter Name : MAXIMIZE_SPEED
Value          : 5
Type           : Untyped

Parameter Name : DEVICE_FAMILY
Value          : Cyclone 10 LP
Type           : Untyped

Parameter Name : CARRY_CHAIN
Value          : MANUAL
Type           : Untyped

Parameter Name : APEX20K_TECHNOLOGY_MAPPER
Value          : LUT
Type           : TECH_MAPPER_APEX20K

Parameter Name : DEDICATED_MULTIPLIER_CIRCUITRY
Value          : AUTO
Type           : Untyped

Parameter Name : DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO
Value          : 0
Type           : Untyped

Parameter Name : DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO
Value          : 0
Type           : Untyped

Parameter Name : CBXI_PARAMETER
Value          : NOTHING
Type           : Untyped

Parameter Name : INPUT_A_FIXED_VALUE
Value          : Bx
Type           : Untyped

Parameter Name : INPUT_B_FIXED_VALUE
Value          : Bx
Type           : Untyped

Parameter Name : USE_AHDL_IMPLEMENTATION
Value          : OFF
Type           : Untyped
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: output_layer:u1|mac_pe:u3|lpm_mult:Mult0 ;
+--------------------------------------------------------------------------------+
Parameter Name : AUTO_CARRY_CHAINS
Value          : ON
Type           : AUTO_CARRY

Parameter Name : IGNORE_CARRY_BUFFERS
Value          : OFF
Type           : IGNORE_CARRY

Parameter Name : AUTO_CASCADE_CHAINS
Value          : ON
Type           : AUTO_CASCADE

Parameter Name : IGNORE_CASCADE_BUFFERS
Value          : OFF
Type           : IGNORE_CASCADE

Parameter Name : LPM_WIDTHA
Value          : 16
Type           : Untyped

Parameter Name : LPM_WIDTHB
Value          : 13
Type           : Untyped

Parameter Name : LPM_WIDTHP
Value          : 29
Type           : Untyped

Parameter Name : LPM_WIDTHR
Value          : 29
Type           : Untyped

Parameter Name : LPM_WIDTHS
Value          : 1
Type           : Untyped

Parameter Name : LPM_REPRESENTATION
Value          : SIGNED
Type           : Untyped

Parameter Name : LPM_PIPELINE
Value          : 0
Type           : Untyped

Parameter Name : LATENCY
Value          : 0
Type           : Untyped

Parameter Name : INPUT_A_IS_CONSTANT
Value          : NO
Type           : Untyped

Parameter Name : INPUT_B_IS_CONSTANT
Value          : YES
Type           : Untyped

Parameter Name : USE_EAB
Value          : OFF
Type           : Untyped

Parameter Name : MAXIMIZE_SPEED
Value          : 5
Type           : Untyped

Parameter Name : DEVICE_FAMILY
Value          : Cyclone 10 LP
Type           : Untyped

Parameter Name : CARRY_CHAIN
Value          : MANUAL
Type           : Untyped

Parameter Name : APEX20K_TECHNOLOGY_MAPPER
Value          : LUT
Type           : TECH_MAPPER_APEX20K

Parameter Name : DEDICATED_MULTIPLIER_CIRCUITRY
Value          : AUTO
Type           : Untyped

Parameter Name : DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO
Value          : 0
Type           : Untyped

Parameter Name : DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO
Value          : 0
Type           : Untyped

Parameter Name : CBXI_PARAMETER
Value          : NOTHING
Type           : Untyped

Parameter Name : INPUT_A_FIXED_VALUE
Value          : Bx
Type           : Untyped

Parameter Name : INPUT_B_FIXED_VALUE
Value          : Bx
Type           : Untyped

Parameter Name : USE_AHDL_IMPLEMENTATION
Value          : OFF
Type           : Untyped
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: output_layer:u1|mac_pe:u1c|lpm_mult:Mult0 ;
+--------------------------------------------------------------------------------+
Parameter Name : AUTO_CARRY_CHAINS
Value          : ON
Type           : AUTO_CARRY

Parameter Name : IGNORE_CARRY_BUFFERS
Value          : OFF
Type           : IGNORE_CARRY

Parameter Name : AUTO_CASCADE_CHAINS
Value          : ON
Type           : AUTO_CASCADE

Parameter Name : IGNORE_CASCADE_BUFFERS
Value          : OFF
Type           : IGNORE_CASCADE

Parameter Name : LPM_WIDTHA
Value          : 16
Type           : Untyped

Parameter Name : LPM_WIDTHB
Value          : 14
Type           : Untyped

Parameter Name : LPM_WIDTHP
Value          : 30
Type           : Untyped

Parameter Name : LPM_WIDTHR
Value          : 30
Type           : Untyped

Parameter Name : LPM_WIDTHS
Value          : 1
Type           : Untyped

Parameter Name : LPM_REPRESENTATION
Value          : SIGNED
Type           : Untyped

Parameter Name : LPM_PIPELINE
Value          : 0
Type           : Untyped

Parameter Name : LATENCY
Value          : 0
Type           : Untyped

Parameter Name : INPUT_A_IS_CONSTANT
Value          : NO
Type           : Untyped

Parameter Name : INPUT_B_IS_CONSTANT
Value          : YES
Type           : Untyped

Parameter Name : USE_EAB
Value          : OFF
Type           : Untyped

Parameter Name : MAXIMIZE_SPEED
Value          : 5
Type           : Untyped

Parameter Name : DEVICE_FAMILY
Value          : Cyclone 10 LP
Type           : Untyped

Parameter Name : CARRY_CHAIN
Value          : MANUAL
Type           : Untyped

Parameter Name : APEX20K_TECHNOLOGY_MAPPER
Value          : LUT
Type           : TECH_MAPPER_APEX20K

Parameter Name : DEDICATED_MULTIPLIER_CIRCUITRY
Value          : AUTO
Type           : Untyped

Parameter Name : DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO
Value          : 0
Type           : Untyped

Parameter Name : DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO
Value          : 0
Type           : Untyped

Parameter Name : CBXI_PARAMETER
Value          : NOTHING
Type           : Untyped

Parameter Name : INPUT_A_FIXED_VALUE
Value          : Bx
Type           : Untyped

Parameter Name : INPUT_B_FIXED_VALUE
Value          : Bx
Type           : Untyped

Parameter Name : USE_AHDL_IMPLEMENTATION
Value          : OFF
Type           : Untyped
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0 ;
+--------------------------------------------------------------------------------+
Parameter Name : AUTO_CARRY_CHAINS
Value          : ON
Type           : AUTO_CARRY

Parameter Name : IGNORE_CARRY_BUFFERS
Value          : OFF
Type           : IGNORE_CARRY

Parameter Name : AUTO_CASCADE_CHAINS
Value          : ON
Type           : AUTO_CASCADE

Parameter Name : IGNORE_CASCADE_BUFFERS
Value          : OFF
Type           : IGNORE_CASCADE

Parameter Name : LPM_WIDTHA
Value          : 16
Type           : Untyped

Parameter Name : LPM_WIDTHB
Value          : 16
Type           : Untyped

Parameter Name : LPM_WIDTHP
Value          : 32
Type           : Untyped

Parameter Name : LPM_WIDTHR
Value          : 32
Type           : Untyped

Parameter Name : LPM_WIDTHS
Value          : 1
Type           : Untyped

Parameter Name : LPM_REPRESENTATION
Value          : SIGNED
Type           : Untyped

Parameter Name : LPM_PIPELINE
Value          : 0
Type           : Untyped

Parameter Name : LATENCY
Value          : 0
Type           : Untyped

Parameter Name : INPUT_A_IS_CONSTANT
Value          : NO
Type           : Untyped

Parameter Name : INPUT_B_IS_CONSTANT
Value          : NO
Type           : Untyped

Parameter Name : USE_EAB
Value          : OFF
Type           : Untyped

Parameter Name : MAXIMIZE_SPEED
Value          : 5
Type           : Untyped

Parameter Name : DEVICE_FAMILY
Value          : Cyclone 10 LP
Type           : Untyped

Parameter Name : CARRY_CHAIN
Value          : MANUAL
Type           : Untyped

Parameter Name : APEX20K_TECHNOLOGY_MAPPER
Value          : LUT
Type           : TECH_MAPPER_APEX20K

Parameter Name : DEDICATED_MULTIPLIER_CIRCUITRY
Value          : AUTO
Type           : Untyped

Parameter Name : DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO
Value          : 0
Type           : Untyped

Parameter Name : DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO
Value          : 0
Type           : Untyped

Parameter Name : CBXI_PARAMETER
Value          : mult_s5t
Type           : Untyped

Parameter Name : INPUT_A_FIXED_VALUE
Value          : Bx
Type           : Untyped

Parameter Name : INPUT_B_FIXED_VALUE
Value          : Bx
Type           : Untyped

Parameter Name : USE_AHDL_IMPLEMENTATION
Value          : OFF
Type           : Untyped
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: output_layer:u1|mac_pe:u2|lpm_mult:Mult0 ;
+--------------------------------------------------------------------------------+
Parameter Name : AUTO_CARRY_CHAINS
Value          : ON
Type           : AUTO_CARRY

Parameter Name : IGNORE_CARRY_BUFFERS
Value          : OFF
Type           : IGNORE_CARRY

Parameter Name : AUTO_CASCADE_CHAINS
Value          : ON
Type           : AUTO_CASCADE

Parameter Name : IGNORE_CASCADE_BUFFERS
Value          : OFF
Type           : IGNORE_CASCADE

Parameter Name : LPM_WIDTHA
Value          : 16
Type           : Untyped

Parameter Name : LPM_WIDTHB
Value          : 15
Type           : Untyped

Parameter Name : LPM_WIDTHP
Value          : 31
Type           : Untyped

Parameter Name : LPM_WIDTHR
Value          : 31
Type           : Untyped

Parameter Name : LPM_WIDTHS
Value          : 1
Type           : Untyped

Parameter Name : LPM_REPRESENTATION
Value          : SIGNED
Type           : Untyped

Parameter Name : LPM_PIPELINE
Value          : 0
Type           : Untyped

Parameter Name : LATENCY
Value          : 0
Type           : Untyped

Parameter Name : INPUT_A_IS_CONSTANT
Value          : NO
Type           : Untyped

Parameter Name : INPUT_B_IS_CONSTANT
Value          : YES
Type           : Untyped

Parameter Name : USE_EAB
Value          : OFF
Type           : Untyped

Parameter Name : MAXIMIZE_SPEED
Value          : 5
Type           : Untyped

Parameter Name : DEVICE_FAMILY
Value          : Cyclone 10 LP
Type           : Untyped

Parameter Name : CARRY_CHAIN
Value          : MANUAL
Type           : Untyped

Parameter Name : APEX20K_TECHNOLOGY_MAPPER
Value          : LUT
Type           : TECH_MAPPER_APEX20K

Parameter Name : DEDICATED_MULTIPLIER_CIRCUITRY
Value          : AUTO
Type           : Untyped

Parameter Name : DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO
Value          : 0
Type           : Untyped

Parameter Name : DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO
Value          : 0
Type           : Untyped

Parameter Name : CBXI_PARAMETER
Value          : NOTHING
Type           : Untyped

Parameter Name : INPUT_A_FIXED_VALUE
Value          : Bx
Type           : Untyped

Parameter Name : INPUT_B_FIXED_VALUE
Value          : Bx
Type           : Untyped

Parameter Name : USE_AHDL_IMPLEMENTATION
Value          : OFF
Type           : Untyped
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: output_layer:u1|mac_pe:u1b|lpm_mult:Mult0 ;
+--------------------------------------------------------------------------------+
Parameter Name : AUTO_CARRY_CHAINS
Value          : ON
Type           : AUTO_CARRY

Parameter Name : IGNORE_CARRY_BUFFERS
Value          : OFF
Type           : IGNORE_CARRY

Parameter Name : AUTO_CASCADE_CHAINS
Value          : ON
Type           : AUTO_CASCADE

Parameter Name : IGNORE_CASCADE_BUFFERS
Value          : OFF
Type           : IGNORE_CASCADE

Parameter Name : LPM_WIDTHA
Value          : 16
Type           : Untyped

Parameter Name : LPM_WIDTHB
Value          : 13
Type           : Untyped

Parameter Name : LPM_WIDTHP
Value          : 29
Type           : Untyped

Parameter Name : LPM_WIDTHR
Value          : 29
Type           : Untyped

Parameter Name : LPM_WIDTHS
Value          : 1
Type           : Untyped

Parameter Name : LPM_REPRESENTATION
Value          : SIGNED
Type           : Untyped

Parameter Name : LPM_PIPELINE
Value          : 0
Type           : Untyped

Parameter Name : LATENCY
Value          : 0
Type           : Untyped

Parameter Name : INPUT_A_IS_CONSTANT
Value          : NO
Type           : Untyped

Parameter Name : INPUT_B_IS_CONSTANT
Value          : YES
Type           : Untyped

Parameter Name : USE_EAB
Value          : OFF
Type           : Untyped

Parameter Name : MAXIMIZE_SPEED
Value          : 5
Type           : Untyped

Parameter Name : DEVICE_FAMILY
Value          : Cyclone 10 LP
Type           : Untyped

Parameter Name : CARRY_CHAIN
Value          : MANUAL
Type           : Untyped

Parameter Name : APEX20K_TECHNOLOGY_MAPPER
Value          : LUT
Type           : TECH_MAPPER_APEX20K

Parameter Name : DEDICATED_MULTIPLIER_CIRCUITRY
Value          : AUTO
Type           : Untyped

Parameter Name : DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO
Value          : 0
Type           : Untyped

Parameter Name : DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO
Value          : 0
Type           : Untyped

Parameter Name : CBXI_PARAMETER
Value          : NOTHING
Type           : Untyped

Parameter Name : INPUT_A_FIXED_VALUE
Value          : Bx
Type           : Untyped

Parameter Name : INPUT_B_FIXED_VALUE
Value          : Bx
Type           : Untyped

Parameter Name : USE_AHDL_IMPLEMENTATION
Value          : OFF
Type           : Untyped
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: output_layer:u1|mac_pe:u1a|lpm_mult:Mult0 ;
+--------------------------------------------------------------------------------+
Parameter Name : AUTO_CARRY_CHAINS
Value          : ON
Type           : AUTO_CARRY

Parameter Name : IGNORE_CARRY_BUFFERS
Value          : OFF
Type           : IGNORE_CARRY

Parameter Name : AUTO_CASCADE_CHAINS
Value          : ON
Type           : AUTO_CASCADE

Parameter Name : IGNORE_CASCADE_BUFFERS
Value          : OFF
Type           : IGNORE_CASCADE

Parameter Name : LPM_WIDTHA
Value          : 16
Type           : Untyped

Parameter Name : LPM_WIDTHB
Value          : 15
Type           : Untyped

Parameter Name : LPM_WIDTHP
Value          : 31
Type           : Untyped

Parameter Name : LPM_WIDTHR
Value          : 31
Type           : Untyped

Parameter Name : LPM_WIDTHS
Value          : 1
Type           : Untyped

Parameter Name : LPM_REPRESENTATION
Value          : SIGNED
Type           : Untyped

Parameter Name : LPM_PIPELINE
Value          : 0
Type           : Untyped

Parameter Name : LATENCY
Value          : 0
Type           : Untyped

Parameter Name : INPUT_A_IS_CONSTANT
Value          : NO
Type           : Untyped

Parameter Name : INPUT_B_IS_CONSTANT
Value          : YES
Type           : Untyped

Parameter Name : USE_EAB
Value          : OFF
Type           : Untyped

Parameter Name : MAXIMIZE_SPEED
Value          : 5
Type           : Untyped

Parameter Name : DEVICE_FAMILY
Value          : Cyclone 10 LP
Type           : Untyped

Parameter Name : CARRY_CHAIN
Value          : MANUAL
Type           : Untyped

Parameter Name : APEX20K_TECHNOLOGY_MAPPER
Value          : LUT
Type           : TECH_MAPPER_APEX20K

Parameter Name : DEDICATED_MULTIPLIER_CIRCUITRY
Value          : AUTO
Type           : Untyped

Parameter Name : DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO
Value          : 0
Type           : Untyped

Parameter Name : DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO
Value          : 0
Type           : Untyped

Parameter Name : CBXI_PARAMETER
Value          : NOTHING
Type           : Untyped

Parameter Name : INPUT_A_FIXED_VALUE
Value          : Bx
Type           : Untyped

Parameter Name : INPUT_B_FIXED_VALUE
Value          : Bx
Type           : Untyped

Parameter Name : USE_AHDL_IMPLEMENTATION
Value          : OFF
Type           : Untyped
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0 ;
+--------------------------------------------------------------------------------+
Parameter Name : AUTO_CARRY_CHAINS
Value          : ON
Type           : AUTO_CARRY

Parameter Name : IGNORE_CARRY_BUFFERS
Value          : OFF
Type           : IGNORE_CARRY

Parameter Name : AUTO_CASCADE_CHAINS
Value          : ON
Type           : AUTO_CASCADE

Parameter Name : IGNORE_CASCADE_BUFFERS
Value          : OFF
Type           : IGNORE_CASCADE

Parameter Name : LPM_WIDTHA
Value          : 16
Type           : Untyped

Parameter Name : LPM_WIDTHB
Value          : 16
Type           : Untyped

Parameter Name : LPM_WIDTHP
Value          : 32
Type           : Untyped

Parameter Name : LPM_WIDTHR
Value          : 32
Type           : Untyped

Parameter Name : LPM_WIDTHS
Value          : 1
Type           : Untyped

Parameter Name : LPM_REPRESENTATION
Value          : SIGNED
Type           : Untyped

Parameter Name : LPM_PIPELINE
Value          : 0
Type           : Untyped

Parameter Name : LATENCY
Value          : 0
Type           : Untyped

Parameter Name : INPUT_A_IS_CONSTANT
Value          : NO
Type           : Untyped

Parameter Name : INPUT_B_IS_CONSTANT
Value          : NO
Type           : Untyped

Parameter Name : USE_EAB
Value          : OFF
Type           : Untyped

Parameter Name : MAXIMIZE_SPEED
Value          : 5
Type           : Untyped

Parameter Name : DEVICE_FAMILY
Value          : Cyclone 10 LP
Type           : Untyped

Parameter Name : CARRY_CHAIN
Value          : MANUAL
Type           : Untyped

Parameter Name : APEX20K_TECHNOLOGY_MAPPER
Value          : LUT
Type           : TECH_MAPPER_APEX20K

Parameter Name : DEDICATED_MULTIPLIER_CIRCUITRY
Value          : AUTO
Type           : Untyped

Parameter Name : DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO
Value          : 0
Type           : Untyped

Parameter Name : DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO
Value          : 0
Type           : Untyped

Parameter Name : CBXI_PARAMETER
Value          : mult_s5t
Type           : Untyped

Parameter Name : INPUT_A_FIXED_VALUE
Value          : Bx
Type           : Untyped

Parameter Name : INPUT_B_FIXED_VALUE
Value          : Bx
Type           : Untyped

Parameter Name : USE_AHDL_IMPLEMENTATION
Value          : OFF
Type           : Untyped
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0 ;
+--------------------------------------------------------------------------------+
Parameter Name : AUTO_CARRY_CHAINS
Value          : ON
Type           : AUTO_CARRY

Parameter Name : IGNORE_CARRY_BUFFERS
Value          : OFF
Type           : IGNORE_CARRY

Parameter Name : AUTO_CASCADE_CHAINS
Value          : ON
Type           : AUTO_CASCADE

Parameter Name : IGNORE_CASCADE_BUFFERS
Value          : OFF
Type           : IGNORE_CASCADE

Parameter Name : LPM_WIDTHA
Value          : 16
Type           : Untyped

Parameter Name : LPM_WIDTHB
Value          : 16
Type           : Untyped

Parameter Name : LPM_WIDTHP
Value          : 32
Type           : Untyped

Parameter Name : LPM_WIDTHR
Value          : 32
Type           : Untyped

Parameter Name : LPM_WIDTHS
Value          : 1
Type           : Untyped

Parameter Name : LPM_REPRESENTATION
Value          : SIGNED
Type           : Untyped

Parameter Name : LPM_PIPELINE
Value          : 0
Type           : Untyped

Parameter Name : LATENCY
Value          : 0
Type           : Untyped

Parameter Name : INPUT_A_IS_CONSTANT
Value          : NO
Type           : Untyped

Parameter Name : INPUT_B_IS_CONSTANT
Value          : NO
Type           : Untyped

Parameter Name : USE_EAB
Value          : OFF
Type           : Untyped

Parameter Name : MAXIMIZE_SPEED
Value          : 5
Type           : Untyped

Parameter Name : DEVICE_FAMILY
Value          : Cyclone 10 LP
Type           : Untyped

Parameter Name : CARRY_CHAIN
Value          : MANUAL
Type           : Untyped

Parameter Name : APEX20K_TECHNOLOGY_MAPPER
Value          : LUT
Type           : TECH_MAPPER_APEX20K

Parameter Name : DEDICATED_MULTIPLIER_CIRCUITRY
Value          : AUTO
Type           : Untyped

Parameter Name : DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO
Value          : 0
Type           : Untyped

Parameter Name : DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO
Value          : 0
Type           : Untyped

Parameter Name : CBXI_PARAMETER
Value          : mult_s5t
Type           : Untyped

Parameter Name : INPUT_A_FIXED_VALUE
Value          : Bx
Type           : Untyped

Parameter Name : INPUT_B_FIXED_VALUE
Value          : Bx
Type           : Untyped

Parameter Name : USE_AHDL_IMPLEMENTATION
Value          : OFF
Type           : Untyped
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0 ;
+--------------------------------------------------------------------------------+
Parameter Name : AUTO_CARRY_CHAINS
Value          : ON
Type           : AUTO_CARRY

Parameter Name : IGNORE_CARRY_BUFFERS
Value          : OFF
Type           : IGNORE_CARRY

Parameter Name : AUTO_CASCADE_CHAINS
Value          : ON
Type           : AUTO_CASCADE

Parameter Name : IGNORE_CASCADE_BUFFERS
Value          : OFF
Type           : IGNORE_CASCADE

Parameter Name : LPM_WIDTHA
Value          : 16
Type           : Untyped

Parameter Name : LPM_WIDTHB
Value          : 16
Type           : Untyped

Parameter Name : LPM_WIDTHP
Value          : 32
Type           : Untyped

Parameter Name : LPM_WIDTHR
Value          : 32
Type           : Untyped

Parameter Name : LPM_WIDTHS
Value          : 1
Type           : Untyped

Parameter Name : LPM_REPRESENTATION
Value          : SIGNED
Type           : Untyped

Parameter Name : LPM_PIPELINE
Value          : 0
Type           : Untyped

Parameter Name : LATENCY
Value          : 0
Type           : Untyped

Parameter Name : INPUT_A_IS_CONSTANT
Value          : NO
Type           : Untyped

Parameter Name : INPUT_B_IS_CONSTANT
Value          : NO
Type           : Untyped

Parameter Name : USE_EAB
Value          : OFF
Type           : Untyped

Parameter Name : MAXIMIZE_SPEED
Value          : 5
Type           : Untyped

Parameter Name : DEVICE_FAMILY
Value          : Cyclone 10 LP
Type           : Untyped

Parameter Name : CARRY_CHAIN
Value          : MANUAL
Type           : Untyped

Parameter Name : APEX20K_TECHNOLOGY_MAPPER
Value          : LUT
Type           : TECH_MAPPER_APEX20K

Parameter Name : DEDICATED_MULTIPLIER_CIRCUITRY
Value          : AUTO
Type           : Untyped

Parameter Name : DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO
Value          : 0
Type           : Untyped

Parameter Name : DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO
Value          : 0
Type           : Untyped

Parameter Name : CBXI_PARAMETER
Value          : mult_s5t
Type           : Untyped

Parameter Name : INPUT_A_FIXED_VALUE
Value          : Bx
Type           : Untyped

Parameter Name : INPUT_B_FIXED_VALUE
Value          : Bx
Type           : Untyped

Parameter Name : USE_AHDL_IMPLEMENTATION
Value          : OFF
Type           : Untyped
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                 ;
+-------------------------------------------+------------------------------------------------------+
; Name                                      ; Value                                                ;
+-------------------------------------------+------------------------------------------------------+
; Number of entity instances                ; 1                                                    ;
; Entity Instance                           ; LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                          ;
;     -- WIDTH_A                            ; 16                                                   ;
;     -- NUMWORDS_A                         ; 512                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                               ;
;     -- WIDTH_B                            ; 1                                                    ;
;     -- NUMWORDS_B                         ; 0                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
+-------------------------------------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                           ;
+---------------------------------------+--------------------------------------------------+
; Name                                  ; Value                                            ;
+---------------------------------------+--------------------------------------------------+
; Number of entity instances            ; 12                                               ;
; Entity Instance                       ; output_layer:u1|mac_pe:u5|lpm_mult:Mult0         ;
;     -- LPM_WIDTHA                     ; 16                                               ;
;     -- LPM_WIDTHB                     ; 15                                               ;
;     -- LPM_WIDTHP                     ; 31                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                              ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
; Entity Instance                       ; output_layer:u1|mac_pe:u4|lpm_mult:Mult0         ;
;     -- LPM_WIDTHA                     ; 16                                               ;
;     -- LPM_WIDTHB                     ; 9                                                ;
;     -- LPM_WIDTHP                     ; 25                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                              ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
; Entity Instance                       ; output_layer:u1|mac_pe:u1d|lpm_mult:Mult0        ;
;     -- LPM_WIDTHA                     ; 16                                               ;
;     -- LPM_WIDTHB                     ; 15                                               ;
;     -- LPM_WIDTHP                     ; 31                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                              ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
; Entity Instance                       ; output_layer:u1|mac_pe:u3|lpm_mult:Mult0         ;
;     -- LPM_WIDTHA                     ; 16                                               ;
;     -- LPM_WIDTHB                     ; 13                                               ;
;     -- LPM_WIDTHP                     ; 29                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                              ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
; Entity Instance                       ; output_layer:u1|mac_pe:u1c|lpm_mult:Mult0        ;
;     -- LPM_WIDTHA                     ; 16                                               ;
;     -- LPM_WIDTHB                     ; 14                                               ;
;     -- LPM_WIDTHP                     ; 30                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                              ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
; Entity Instance                       ; LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                               ;
;     -- LPM_WIDTHB                     ; 16                                               ;
;     -- LPM_WIDTHP                     ; 32                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                               ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
; Entity Instance                       ; output_layer:u1|mac_pe:u2|lpm_mult:Mult0         ;
;     -- LPM_WIDTHA                     ; 16                                               ;
;     -- LPM_WIDTHB                     ; 15                                               ;
;     -- LPM_WIDTHP                     ; 31                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                              ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
; Entity Instance                       ; output_layer:u1|mac_pe:u1b|lpm_mult:Mult0        ;
;     -- LPM_WIDTHA                     ; 16                                               ;
;     -- LPM_WIDTHB                     ; 13                                               ;
;     -- LPM_WIDTHP                     ; 29                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                              ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
; Entity Instance                       ; output_layer:u1|mac_pe:u1a|lpm_mult:Mult0        ;
;     -- LPM_WIDTHA                     ; 16                                               ;
;     -- LPM_WIDTHB                     ; 15                                               ;
;     -- LPM_WIDTHP                     ; 31                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                              ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
; Entity Instance                       ; LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0           ;
;     -- LPM_WIDTHA                     ; 16                                               ;
;     -- LPM_WIDTHB                     ; 16                                               ;
;     -- LPM_WIDTHP                     ; 32                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                               ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
; Entity Instance                       ; LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0           ;
;     -- LPM_WIDTHA                     ; 16                                               ;
;     -- LPM_WIDTHB                     ; 16                                               ;
;     -- LPM_WIDTHP                     ; 32                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                               ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
; Entity Instance                       ; LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0           ;
;     -- LPM_WIDTHA                     ; 16                                               ;
;     -- LPM_WIDTHB                     ; 16                                               ;
;     -- LPM_WIDTHP                     ; 32                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                               ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
+---------------------------------------+--------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "flip_flop_chain:ff0"                                ;
+--------------------------------------------------------------------------------+
Port     : q[10..1]
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "output_layer:u1|flip_flop_chain:ff0"                ;
+--------------------------------------------------------------------------------+
Port     : q[7]
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : q[5]
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : q[3]
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : q[1]
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "output_layer:u1|mac_pe:u5"                          ;
+--------------------------------------------------------------------------------+
Port     : in_a[15]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[4..3]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_b[15..14]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[12..10]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[6..5]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[2..1]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[13]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_b[9]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_b[8]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[7]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_b[0]
Type     : Input
Severity : Info
Details  : Stuck at VCC
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "output_layer:u1|mac_pe:u4"                          ;
+--------------------------------------------------------------------------------+
Port     : in_a[15]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[7..5]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_b[15..8]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[4..0]
Type     : Input
Severity : Info
Details  : Stuck at GND
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "output_layer:u1|mac_pe:u3"                          ;
+--------------------------------------------------------------------------------+
Port     : in_a[15]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[15..12]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_b[7..5]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_b[11..10]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[4..3]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[1..0]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[9]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_b[8]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[2]
Type     : Input
Severity : Info
Details  : Stuck at VCC
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "output_layer:u1|mac_pe:u2"                          ;
+--------------------------------------------------------------------------------+
Port     : in_a[15]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[11..10]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_b[15..14]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[5..4]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[13]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_b[12]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[9]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[8]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_b[7]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[6]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_b[3]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_b[2]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[1]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_b[0]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_c[11..7]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_c[4..3]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_c[6..5]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_c[15]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_c[14]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_c[13]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_c[12]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_c[2]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_c[1]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_c[0]
Type     : Input
Severity : Info
Details  : Stuck at GND
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "output_layer:u1|mac_pe:u1d"                         ;
+--------------------------------------------------------------------------------+
Port     : in_b[13..10]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_b[3..1]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_b[15..14]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[9..7]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[5..4]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[6]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_b[0]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_c[3..1]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_c[15..13]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_c[11..10]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_c[8..7]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_c[5..4]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_c[12]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_c[9]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_c[6]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_c[0]
Type     : Input
Severity : Info
Details  : Stuck at GND
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "output_layer:u1|mac_pe:u1c"                         ;
+--------------------------------------------------------------------------------+
Port     : in_b[15..13]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_b[9..7]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_b[12..10]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[4..0]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[6]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[5]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_c[15..13]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_c[4..3]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_c[1..0]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_c[12..10]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_c[6..5]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_c[9]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_c[8]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_c[7]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_c[2]
Type     : Input
Severity : Info
Details  : Stuck at GND
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "output_layer:u1|mac_pe:u1b"                         ;
+--------------------------------------------------------------------------------+
Port     : in_b[8..7]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_b[4..2]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_b[15..12]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[10..9]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[6..5]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[1..0]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[11]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_c[15..12]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_c[5..2]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_c[11..8]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_c[1..0]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_c[7]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_c[6]
Type     : Input
Severity : Info
Details  : Stuck at GND
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "output_layer:u1|mac_pe:u1a"                         ;
+--------------------------------------------------------------------------------+
Port     : in_b[13..9]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_b[5..4]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_b[15..14]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[8..6]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[3..0]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_c[7..6]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_c[15..13]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_c[11..10]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_c[1..0]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_c[12]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_c[9]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_c[8]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_c[5]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_c[4]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_c[3]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_c[2]
Type     : Input
Severity : Info
Details  : Stuck at VCC
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "LSTM_cell2:u0|flip_flop_chain:f1"                   ;
+--------------------------------------------------------------------------------+
Port     : q[14]
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : q[11]
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "LSTM_cell2:u0|flip_flop_chain:f0"                   ;
+--------------------------------------------------------------------------------+
Port     : q[0]
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "LSTM_cell2:u0|lut:m0"                               ;
+--------------------------------------------------------------------------------+
Port     : data
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : wren
Type     : Input
Severity : Info
Details  : Stuck at GND
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "shiftReg:l0"                                        ;
+--------------------------------------------------------------------------------+
Port     : output
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 112                         ;
; cycloneiii_ff         ; 692                         ;
;     CLR               ; 32                          ;
;     ENA CLR           ; 224                         ;
;     ENA CLR SCLR      ; 224                         ;
;     ENA CLR SLD       ; 4                           ;
;     plain             ; 208                         ;
; cycloneiii_lcell_comb ; 1283                        ;
;     arith             ; 566                         ;
;         2 data inputs ; 146                         ;
;         3 data inputs ; 420                         ;
;     normal            ; 717                         ;
;         0 data inputs ; 9                           ;
;         1 data inputs ; 15                          ;
;         2 data inputs ; 158                         ;
;         3 data inputs ; 126                         ;
;         4 data inputs ; 409                         ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 7.30                        ;
; Average LUT depth     ; 4.04                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+--------------------------------+
; Analysis & Synthesis Equations ;
+--------------------------------+
The equations can be found in C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/output_files/HLSTM_FIXED.map.eqn.


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Jun 05 14:41:00 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HLSTM_FIXED -c HLSTM_FIXED
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 1 design units, including 0 entities, in source file src/mytypes.vhd
    Info (12022): Found design unit 1: myTypes File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mytypes.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/network.vhd
    Info (12022): Found design unit 1: network-rtl File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 25
    Info (12023): Found entity 1: network File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file src/lstm_cell.vhd
    Info (12022): Found design unit 1: LSTM_cell-rtl File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_cell.vhd Line: 24
    Info (12023): Found entity 1: LSTM_cell File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_cell.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file src/lstm_gate.vhd
    Info (12022): Found design unit 1: LSTM_gate-rtl File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_gate.vhd Line: 29
    Info (12023): Found entity 1: LSTM_gate File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_gate.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file src/mac_pe.vhd
    Info (12022): Found design unit 1: mac_pe-rtl File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 19
    Info (12023): Found entity 1: mac_pe File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file src/fixed_multiplier.vhd
    Info (12022): Found design unit 1: fixed_multiplier-rtl File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd Line: 18
    Info (12023): Found entity 1: fixed_multiplier File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file src/fixed_adder.vhd
    Info (12022): Found design unit 1: fixed_adder-rtl File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_adder.vhd Line: 18
    Info (12023): Found entity 1: fixed_adder File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_adder.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file src/output_layer.vhd
    Info (12022): Found design unit 1: output_layer-rtl File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/output_layer.vhd Line: 21
    Info (12023): Found entity 1: output_layer File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/output_layer.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file src/in_ram.vhd
    Info (12022): Found design unit 1: IN_RAM-SYN File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/in_RAM.vhd Line: 57
    Info (12023): Found entity 1: IN_RAM File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/in_RAM.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file src/wb_ram.vhd
    Info (12022): Found design unit 1: wb_ram-SYN File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/wb_RAM.vhd Line: 57
    Info (12023): Found entity 1: wb_RAM File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/wb_RAM.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file src/lut.vhd
    Info (12022): Found design unit 1: lut-SYN File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/lut.vhd Line: 56
    Info (12023): Found entity 1: lut File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/lut.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file src/nreg.vhd
    Info (12022): Found design unit 1: nReg-rtl File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/nReg.vhd Line: 18
    Info (12023): Found entity 1: nReg File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/nReg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/shiftreg.vhd
    Info (12022): Found design unit 1: shiftReg-rtl File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/shiftReg.vhd Line: 26
    Info (12023): Found entity 1: shiftReg File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/shiftReg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/counter.vhd
    Info (12022): Found design unit 1: counter-SYN File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/counter.vhd Line: 56
    Info (12023): Found entity 1: counter File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/counter.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file src/d_flip_flop.vhd
    Info (12022): Found design unit 1: d_flip_flop-Behavioral File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/d_flip_flop.vhd Line: 11
    Info (12023): Found entity 1: d_flip_flop File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/d_flip_flop.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file src/flip_flop_chain.vhd
    Info (12022): Found design unit 1: flip_flop_chain-rtl File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/flip_flop_chain.vhd Line: 17
    Info (12023): Found entity 1: flip_flop_chain File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/flip_flop_chain.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/lstm_cell2.vhd
    Info (12022): Found design unit 1: LSTM_cell2-rtl File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_cell2.vhd Line: 24
    Info (12023): Found entity 1: LSTM_cell2 File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_cell2.vhd Line: 8
Info (12127): Elaborating entity "network" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at network.vhd(164): signal "x0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 164
Warning (10492): VHDL Process Statement warning at network.vhd(165): signal "x1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 165
Warning (10492): VHDL Process Statement warning at network.vhd(166): signal "x2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 166
Warning (10492): VHDL Process Statement warning at network.vhd(167): signal "x3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 167
Warning (10492): VHDL Process Statement warning at network.vhd(168): signal "x4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 168
Warning (10492): VHDL Process Statement warning at network.vhd(169): signal "x5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 169
Warning (10492): VHDL Process Statement warning at network.vhd(170): signal "x6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 170
Warning (10492): VHDL Process Statement warning at network.vhd(171): signal "x7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 171
Warning (10492): VHDL Process Statement warning at network.vhd(172): signal "x8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 172
Warning (10492): VHDL Process Statement warning at network.vhd(173): signal "x9" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 173
Info (12128): Elaborating entity "counter" for hierarchy "counter:c0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 133
Info (12128): Elaborating entity "lpm_counter" for hierarchy "counter:c0|lpm_counter:LPM_COUNTER_component" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/counter.vhd Line: 81
Info (12130): Elaborated megafunction instantiation "counter:c0|lpm_counter:LPM_COUNTER_component" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/counter.vhd Line: 81
Info (12133): Instantiated megafunction "counter:c0|lpm_counter:LPM_COUNTER_component" with the following parameter: File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/counter.vhd Line: 81
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gaj.tdf
    Info (12023): Found entity 1: cntr_gaj File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/cntr_gaj.tdf Line: 26
Info (12128): Elaborating entity "cntr_gaj" for hierarchy "counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "shiftReg" for hierarchy "shiftReg:l0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 142
Info (12128): Elaborating entity "LSTM_cell2" for hierarchy "LSTM_cell2:u0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 178
Warning (10036): Verilog HDL or VHDL warning at LSTM_cell2.vhd(117): object "lut_ce" assigned a value but never read File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_cell2.vhd Line: 117
Info (12128): Elaborating entity "mac_pe" for hierarchy "LSTM_cell2:u0|mac_pe:u0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_cell2.vhd Line: 143
Info (12128): Elaborating entity "nReg" for hierarchy "LSTM_cell2:u0|nReg:r0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_cell2.vhd Line: 154
Info (12128): Elaborating entity "fixed_adder" for hierarchy "LSTM_cell2:u0|fixed_adder:u2" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_cell2.vhd Line: 185
Info (12128): Elaborating entity "lut" for hierarchy "LSTM_cell2:u0|lut:m0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_cell2.vhd Line: 208
Info (12128): Elaborating entity "altsyncram" for hierarchy "LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/lut.vhd Line: 63
Info (12130): Elaborated megafunction instantiation "LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/lut.vhd Line: 63
Info (12133): Instantiated megafunction "LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/lut.vhd Line: 63
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./init/tanh_lut.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_los3.tdf
    Info (12023): Found entity 1: altsyncram_los3 File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/altsyncram_los3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_los3" for hierarchy "LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component|altsyncram_los3:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "flip_flop_chain" for hierarchy "LSTM_cell2:u0|flip_flop_chain:f0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_cell2.vhd Line: 218
Info (12128): Elaborating entity "d_flip_flop" for hierarchy "LSTM_cell2:u0|flip_flop_chain:f0|d_flip_flop:\gen_ff:0:ff" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/flip_flop_chain.vhd Line: 34
Info (12128): Elaborating entity "fixed_multiplier" for hierarchy "LSTM_cell2:u0|fixed_multiplier:u3" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_cell2.vhd Line: 284
Info (12128): Elaborating entity "flip_flop_chain" for hierarchy "LSTM_cell2:u0|flip_flop_chain:f1" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_cell2.vhd Line: 327
Info (12128): Elaborating entity "output_layer" for hierarchy "output_layer:u1" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 202
Info (12128): Elaborating entity "flip_flop_chain" for hierarchy "output_layer:u1|flip_flop_chain:ff0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/output_layer.vhd Line: 268
Info (12128): Elaborating entity "flip_flop_chain" for hierarchy "flip_flop_chain:ff0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 213
Info (12128): Elaborating entity "flip_flop_chain" for hierarchy "flip_flop_chain:ff1" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 222
Info (278001): Inferred 12 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "output_layer:u1|mac_pe:u5|Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "output_layer:u1|mac_pe:u4|Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "output_layer:u1|mac_pe:u1d|Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "output_layer:u1|mac_pe:u3|Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "output_layer:u1|mac_pe:u1c|Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "LSTM_cell2:u0|fixed_multiplier:u3|Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd Line: 27
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "output_layer:u1|mac_pe:u2|Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "output_layer:u1|mac_pe:u1b|Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "output_layer:u1|mac_pe:u1a|Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "LSTM_cell2:u0|mac_pe:u4|Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "LSTM_cell2:u0|mac_pe:u1|Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "LSTM_cell2:u0|mac_pe:u0|Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
Info (12130): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u5|lpm_mult:Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
Info (12133): Instantiated megafunction "output_layer:u1|mac_pe:u5|lpm_mult:Mult0" with the following parameter: File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "15"
    Info (12134): Parameter "LPM_WIDTHP" = "31"
    Info (12134): Parameter "LPM_WIDTHR" = "31"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "output_layer:u1|mac_pe:u5|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "output_layer:u1|mac_pe:u5|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "output_layer:u1|mac_pe:u5|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ckh.tdf
    Info (12023): Found entity 1: add_sub_ckh File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_ckh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "output_layer:u1|mac_pe:u5|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_i9h.tdf
    Info (12023): Found entity 1: add_sub_i9h File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_i9h.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "output_layer:u1|mac_pe:u5|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "output_layer:u1|mac_pe:u5|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7kh.tdf
    Info (12023): Found entity 1: add_sub_7kh File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_7kh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u5|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "output_layer:u1|mac_pe:u5|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u4|lpm_mult:Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
Info (12133): Instantiated megafunction "output_layer:u1|mac_pe:u4|lpm_mult:Mult0" with the following parameter: File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "25"
    Info (12134): Parameter "LPM_WIDTHR" = "25"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "output_layer:u1|mac_pe:u4|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "output_layer:u1|mac_pe:u4|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "output_layer:u1|mac_pe:u4|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_fkh.tdf
    Info (12023): Found entity 1: add_sub_fkh File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_fkh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "output_layer:u1|mac_pe:u4|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_c9h.tdf
    Info (12023): Found entity 1: add_sub_c9h File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_c9h.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "output_layer:u1|mac_pe:u4|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "output_layer:u1|mac_pe:u4|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_akh.tdf
    Info (12023): Found entity 1: add_sub_akh File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_akh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u4|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "output_layer:u1|mac_pe:u4|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u1d|lpm_mult:Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
Info (12133): Instantiated megafunction "output_layer:u1|mac_pe:u1d|lpm_mult:Mult0" with the following parameter: File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "15"
    Info (12134): Parameter "LPM_WIDTHP" = "31"
    Info (12134): Parameter "LPM_WIDTHR" = "31"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u3|lpm_mult:Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
Info (12133): Instantiated megafunction "output_layer:u1|mac_pe:u3|lpm_mult:Mult0" with the following parameter: File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "29"
    Info (12134): Parameter "LPM_WIDTHR" = "29"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "output_layer:u1|mac_pe:u3|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "output_layer:u1|mac_pe:u3|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "output_layer:u1|mac_pe:u3|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_g9h.tdf
    Info (12023): Found entity 1: add_sub_g9h File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_g9h.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "output_layer:u1|mac_pe:u3|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "output_layer:u1|mac_pe:u3|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_5kh.tdf
    Info (12023): Found entity 1: add_sub_5kh File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_5kh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u3|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "output_layer:u1|mac_pe:u3|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u1c|lpm_mult:Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
Info (12133): Instantiated megafunction "output_layer:u1|mac_pe:u1c|lpm_mult:Mult0" with the following parameter: File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "30"
    Info (12134): Parameter "LPM_WIDTHR" = "30"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "output_layer:u1|mac_pe:u1c|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "output_layer:u1|mac_pe:u1c|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "output_layer:u1|mac_pe:u1c|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bkh.tdf
    Info (12023): Found entity 1: add_sub_bkh File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_bkh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "output_layer:u1|mac_pe:u1c|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_h9h.tdf
    Info (12023): Found entity 1: add_sub_h9h File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_h9h.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "output_layer:u1|mac_pe:u1c|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "output_layer:u1|mac_pe:u1c|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_6kh.tdf
    Info (12023): Found entity 1: add_sub_6kh File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_6kh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "output_layer:u1|mac_pe:u1c|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd Line: 27
Info (12133): Instantiated megafunction "LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0" with the following parameter: File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd Line: 27
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_s5t.tdf
    Info (12023): Found entity 1: mult_s5t File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/mult_s5t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u2|lpm_mult:Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
Info (12133): Instantiated megafunction "output_layer:u1|mac_pe:u2|lpm_mult:Mult0" with the following parameter: File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "15"
    Info (12134): Parameter "LPM_WIDTHP" = "31"
    Info (12134): Parameter "LPM_WIDTHR" = "31"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u1b|lpm_mult:Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
Info (12133): Instantiated megafunction "output_layer:u1|mac_pe:u1b|lpm_mult:Mult0" with the following parameter: File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "29"
    Info (12134): Parameter "LPM_WIDTHR" = "29"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u1a|lpm_mult:Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
Info (12133): Instantiated megafunction "output_layer:u1|mac_pe:u1a|lpm_mult:Mult0" with the following parameter: File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "15"
    Info (12134): Parameter "LPM_WIDTHP" = "31"
    Info (12134): Parameter "LPM_WIDTHR" = "31"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "area" technology mapper which leaves 4 WYSIWYG logic cells and I/Os untouched
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1816 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 89 input pins
    Info (21059): Implemented 23 output pins
    Info (21061): Implemented 1680 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4848 megabytes
    Info: Processing ended: Wed Jun 05 14:41:33 2024
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:00:16


