;redcode
;assert 1
	SPL 0, <792
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	JMN @300, 90
	MOV #16, @400
	ADD @80, -79
	CMP -0, 300
	CMP @127, 106
	SLT 121, 0
	MOV #16, @400
	MOV #16, @400
	MOV <-21, @-0
	SUB #12, @200
	SPL -7, @-20
	JMP @16, #400
	SPL @100, 23
	SUB 816, @616
	CMP @127, 106
	SUB @121, 103
	CMP @127, 106
	MOV <-21, @-0
	JMN @111, 129
	JMN @111, 129
	SUB @121, 106
	SPL -7, @-20
	MOV -7, <-20
	SPL <-1, #-18
	SPL <-1, #-18
	SLT 0, 990
	ADD 270, 60
	ADD 270, 60
	MOV #16, @420
	SLT 20, @12
	MOV -1, <-20
	DJN 0, #-1
	JMP -30, 9
	SUB @127, 106
	MOV #16, @420
	SUB @127, 106
	JMN @111, 129
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, <792
	JMZ 110, 290
	JMZ 110, 290
	DJN -1, @-20
