// Seed: 1486939588
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    output logic id_3,
    input id_4,
    output id_5,
    output reg id_6,
    input id_7
);
  always @(negedge 1 or negedge id_4 - 1) #(id_2) id_6 <= id_2;
endmodule
