vhdl xil_defaultlib  \
"../../../bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_dma_0_0/sim/CUSTOM_AXIS_IP_RM_axi_dma_0_0.vhd" \
"../../../bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_rst_ps8_0_99M_0/sim/CUSTOM_AXIS_IP_RM_rst_ps8_0_99M_0.vhd" \
"../../../bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_1/sim/bd_f701_psr_aclk_0.vhd" \

# Do not sort compile order
nosort
