.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000000000
000010110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000000000
000011110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 5
010000000000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 5
010001000000010000000000001000011110101000000000000000
001000000000100000000000001101010000010100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000111100000001110000010100000000000
001000000000001111100000000101000000000001010000000100
000000000000000000000011101000001010000001000000000000
001000000000000000000100000111011010000010000000000001
000000000010000000000000000111111110101000000000000000
001000000000000000000000000000100000101000000000000010
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000000111101010000000000000000000
001000000000010001000000001101000000101000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000111000011110000000000000000000000000000

.logic_tile 7 5
010000000000001000000000001011001100110110100000000000
001000000000000001000010011001011001110100010000000000
000000100000000001100000011111000000101001010000100000
000001000000001101000010100011100000000000000000000000
000000000000001000000110100000000000000000000000000000
001000000000000101000000000000000000000000000000000000
000000000000000000000000000001101010000010100000000001
001000000000000000000000000000010000000010100000000000
000000000000000101000010101101011000000000100000000100
001000000000000000100010011011001000000010110000000000
000000000000000111000000011000011110000010000000000000
001000000000000000000010001111011101000001000000000000
000000000000000000000010100000011110101000000000000000
001000000000000000000100001011010000010100000000000000
000000000000000000000010100000000000000000000000000000
001000000110000000000111000000000000000000000000000000

.logic_tile 8 5
110000000000000000000000000011111110000010100000000000
001000000000000000000000000000110000000010100000000100
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000011010001100110100000000
101000000000000000000000000000001101110011000000000000
000000000000001000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000000000010101100000010110100100000000
001000000000000000000010000000000000010110100000000000
000001000000000000000110110000000000000000000000000000
001010100000000000000010100000000000000000000000000000
000000000000000000000000001011111111000000100000000010
001000000000000000000000000111101101000000000000000000
010000000000001101100000010000000000000000000000000000
101000000000000101000010100000000000000000000000000000

.logic_tile 9 5
110000000000000000000110010101100000000000001000000000
001000000000000000000010000000000000000000000000001000
011000000000001000000110000000000000000000001000000000
100000000000000001000000000000001011000000000000000000
110000000000000000000000010000001000001100111100000000
101000000000000000000010100000001001110011000000000000
000000000000001001100000000000001000001100111100000000
001000000000000101000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
001000000000000000000000000000001000110011000000000001
000000000000000000000000000101101000001100111100000100
001000000000000000000000000000000000110011000000000000
000000000000000000000000000111101000001100111100000000
001000000000000000000000000000100000110011000000000000
010000000000000000000000010000001001001100111100000000
101000000000000000000010000000001001110011000000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011000000010110100000000000
000000000000000000000000001111000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 6 6
000000000000000000000000000101100000100000010000000000
000000000000001101000000000000101000100000010010000010
000000000000000001100000000000000000100000010010100000
000000000000000000000011110011001111010000100000000000
000000000000000000000110000101000001100000010000000000
000000000000010000000110101101101011000000000000000000
000000000001001111000010101001000000000000000010000000
000000000000100001100110111101000000101001010000000001
000000000000000011100000000011111111001111100000000001
000010000000000000100000000000101101001111100000000000
000010100000000000000111010101101110000010100000000000
000001000000000000000111000000000000000010100000000000
000000000000000001000011111001111011001000000000000000
000000000000000000000011011111001001000000000000000000
000000000000000011100110001111101110111111100000000000
000000000000000111100000001011011100111101000000000000

.logic_tile 7 6
000000000000001101000110010111101010010100000000000000
000000000000010101100010101101001111000100000010000001
000000000000000000000110101000000000100000010000000000
000000000000000000000010101001001000010000100000000001
000000000000000101000110101111011100000000000000000000
000000000000001101000011110101111101100000000000000100
000000000000001011100010100101100000100000010000000000
000000001010000001100110111101101111000000000000000000
000000000000000000000110100000000000100000010000000000
000000000000000000000010001111001000010000100000000000
000010100000000000000110101101011110000001000000000010
000001000000000000000100001111101101000000000000000000
000000000000000000000111000101101000101000000000000010
000000000000000000000010001001110000000000000000000000
000000000000001011000000010001101011010111100000000000
000000000000001001000011001011101010001011000000100000

.logic_tile 8 6
000000000000000001100110000000000000000110000000000000
000000000000000000000110101001001011001001000000000100
000000000000000011100000001011101101000100000000000000
000000000000000101100000001011101110000000000000000000
000000000000000000000110011101011011000000000000000000
000000000000000101000110011011001111001000000000000100
000000000000000000000011100101100001000110000000000000
000000000000001101000010100000101000000110000000000000
000000000000001000000000011011111111000000100000000000
000000000000000101000010100111101101000000000000000000
000000000000001000000110110001111100100000000000000000
000000000000000101000010101101001111000000000000000000
000000000000000000000110100001011010100000000000000100
000000000000000000000010101111011101000000000000000000
000000000000001101100110100001101000000010000000000000
000000000000000101000000001101011001000000000000000000

.logic_tile 9 6
100000000000000000000000000111001000001100111100000000
000000000000000000000000000000000000110011000000010000
011000000000000000000000010101001000001100111100000000
100000000000000000000010000000000000110011000000000000
110000000000000001100000000000001000001100111100000000
100000000000000000000000000000001101110011000000000101
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000001
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001100110011000000000000
000000000000001000000000000111101000001100111100000000
000000000000000001000000000000000000110011000000000000
000000000000001000000110000000001001001100111100000000
000000000000000001000000000000001001110011000000000000
010000000000000001100110000111101000001100111100000000
100000000000100000000000000000100000110011000000000000

.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 7
100000000000000000000000010101000000000000001000000000
000000000000000000000010000000100000000000000000001000
011000000000000001100000010011000000000000001000000000
100000000000000000000010000000100000000000000000000000
010000000000000000000110100000001000001100111100000000
110000000000000000000110010000001001110011000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000010100000000000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
010000000000001000000110000111101000001100111100000000
000000000000000001000000000000100000110011000000000000

.logic_tile 5 7
100000000000000000000000000001111011100000000000000001
000000000000000001000010110011011011000000000000000000
011000000000000101100010100101001110101000000000000000
100000000000000000000110010000000000101000000010000001
000000000000000101000110111111101101111111100100000000
000000000000000000000010100011011111111111110000100000
000000000000001000000110110001100000100000010000000000
000000000000000101000010100000101100100000010010000000
000000000000000001000110001111101111000110100000000000
000000000000001101100000001011101110000111110000000000
000000000000000000000000011101001000100000000000000000
000000000000000001000010100101111011000000000000000000
000000000000001101000000000011001110101000000001000111
000000000000000101000010000000110000101000000000000100
000000000000001001000111000001011001111111010000000000
000000000000000001000110000011011001111101010000000001

.logic_tile 6 7
100000000000001101000010001011101111111111110100000000
000000000000000001100100000101001110011111110000000101
011000000000000111000110011101001010000000000000000000
100000000000001101100010000011011011010000000000000000
110000000000000101100110010011111110101111010000000000
110000000000000101000010000011111110010111100000000001
000010100000000001000111100000000001010000100000000000
000001000000000000000110101001001001100000010000000000
000000000000001001100010101001101100000001010000000000
000000000000000011100000001111100000101001010000000000
000000000000000101100010100011111100010111100000000000
000000000000001101000110101011011010000111010000000000
000000000000000011100010100101111001011111110100000001
000000000000001001100100001101101011111111110000000100
010000000000000001000010110001011000101111110000000000
010000000000000000100011001011011000101101010000000000

.logic_tile 7 7
000010100000001001100110010101101110000111110010000000
000000000000000101000011100000001110000111110000000000
000000000000001101100010101001001011010111100000000000
000000000000000001000100001001011011110111110001000010
000000000001011101000010101000000001001001000010000000
000000000100000001000100000011001101000110000000000000
000000000000000000000000011111000000010110100000000000
000000000000001101000010101001101100011111100000000010
000000000000001101000000000101111010111111110000000000
000000000000000001100000000001101011001011100000000000
000000100000000000000000000011011000100000000000000000
000001000000000111000011111001001000000000000000000000
000000000100001101000110001111011000100000000000000000
000000000000001001100111100001101010000000000000000000
000000000000001000000000000011101001000000000000000000
000000000000001011000000000101111110000100000000000000

.logic_tile 8 7
000000100000001001100010100001100000100000010000000000
000001000000001001100100000000101110100000010000000000
000000000000000101000010100011111110001000000000000000
000000000000000101000000001001011000000000000000000000
000000000000001000000110001001100000100000010000000000
000000000000001011000100000111001110000000000000000000
000000000000000001100000000001011110000000000000000000
000000000000000000100000000001011010010000000000000000
000000000000000000000110111111000000010110100000000000
000000000000000000000010100101000000000000000000000000
000000000000001000000000000001001010000000100000000000
000000000000000001000000000000011000000000100000000000
000010000000000101000000000001100001100000010000000000
000000001010000101000000000111101000000000000000000000
000000000001010001100110000000001100000011000000000000
000000000000000000000000000000011101000011000000000000

.logic_tile 9 7
100000000000001000000000010000001000001100111100000000
000000000000000001000010000000001000110011000000010100
011000000000000000000000000101001000001100111100000000
100000000000000000000000000000000000110011000000000000
110000000000000001100110000000001000001100111100000000
100000000000000000000000000000001001110011000000000000
000000100000000001100000010101001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000110000101101000001100111100000000
000000000010000000000000000000000000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000100000110011000000000000
010000000000001000000000000000001001001100111100000000
100000000000000001000000000000001101110011000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000010000000000010
000111110000000000
000000000000000000
000000000000000001
000000000000000110
000000000000011100
001100000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001110000000001
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000010100000000000000000000000000000
000000000000010000000110110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101111001000010000000000000
000000000000000000000000000001101011000000000000100000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 8
100000000000001000000000000000001000001100111100000000
000000000000000001000010010000001000110011000000010000
011000000000000001100110010111001000001100111100000000
100000000000000000000010000000000000110011000000000000
010000000000000000000000000000001000001100111100000000
010000000000000000000000000000001101110011000010000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000000000110010000001001001100111100000000
000000000000000000000010000000001100110011000000000000
000000000000001000000000000000001001001100111100000000
000000000000000001000000000000001000110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
010000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000

.logic_tile 5 8
100000000000000111100000001101011111000000000000000000
000000000000001101100010001001011100001000000000000001
011000000000001101100111011111111010101000000000000000
100000000000010101000110010111000000000000000000000000
110000000000001101100000000000011000001100110100000000
110000000000001001000010110000011101110011000000000000
000000000000000101000000001001001000000100000000000000
000000000000000001000000001011011011000000000000000000
000000000000000000000000011101011111000100000000000000
000000000000000000000010000011011001000000000000000010
000000000000000001100011100001101011000000000000000000
000000000000000101000000000001001000000000010000000000
000000000000000001100011000011111010100000000010000000
000000000000000000000000000000001110100000000000000000
010000000000000101000000010001111101000000000000000000
000000000000001101100010100101101111000000010000000011

.logic_tile 6 8
100000000000000101000010101001001010000010100000000000
000000000000001101000110111101101000100011010000000000
011000000000000101000010000001011001000001000000000001
100000000000001101000100001001001011000000000000000010
010000000000001001000110101001100000100000010000000000
110000000000000101000000001111001001000000000000000000
000000000000001101000110110111111010101000000000000000
000000000000000101000010000111100000000000000000000000
000000100001000111000000011001011000100000000000000000
000000000110000000000010001011011101000000000000000000
000000000000001000000000000001000000100000010000000100
000000000000000001000010110000001001100000010000100000
000000000000001000000000000111101100111111100100000000
000000000000100001000000001011001010111111110000000000
110010000000001000000110001001011010010010100000000000
010001000000000011000000000101011001111001110000000000

.logic_tile 7 8
000000000000000000000010110001101100000100000000000000
000000000000000000000111000000101010000100000000000000
000000000000000000000011100101101000000000000000000000
000000000110000000000000001001111101000000100000000000
000000000000000101100110100111100001100000010010000001
000010001100000000000010101101001010000000000000000100
000000000001000101000011110111011101000000000010100000
000000000000100000000010100111101011000010000000000000
000000000000000001000010000101101111000000000000000000
000000000000001101000000001111101100000010000000100000
000000000000000000000000000101011011011111110000000001
000000000000001101000000001101101110111111110000000001
000000000000000000000010100000000000001001000000000000
000000000000001101000100001111001100000110000010000010
000000000000001000000000001011101110000010000000000000
000000000000001001000000001101011110000000000010000000

.logic_tile 8 8
000000000000001001100110001101011010100000000000000000
000000000000001011100110101011001010000000000010000000
000010000000001000000000001001011010000001000000000000
000001000000001011000000001111011000000000000000000000
000000000000000101000000010011111101100000000000000000
000000000000000101000010011111101010000000000000000000
000000000000000101000010010111100000100000010000000000
000000000000000111000011100000001000100000010000000000
000000000000001001100000000011000001100000010000000000
000000000000000101000000001001001000000000000000000000
000000000000000001100110100011101100000000000000000000
000000000000000001000110111101001001000000100000000000
000000000000000101000110001101101010001001010000000000
000000000000001101100000001011001010010110100000000000
000000000000000001000000011111011100111111010001000000
000000000000000000000010101101011110111111000000000000

.logic_tile 9 8
100000000000000000000011110000001000001100110100000000
000000000000000101000010100000001100110011000000010000
011000000000000000000010101001111011000010000000000000
100000000000000101000000001001001011000000000000000000
110000000000000101000010100101011011000000100000000000
100000000000000101000000000011001100000000000000000000
000000000000000101000111000111011111100000000000000000
000000000000000001000010101111111111000000000000000000
000000000000001000000000001011111100001000000000000000
000000000000000001000000001101101010000000000000000000
000000000000001001000010000000001001100000000000000000
000000000000000001000000001001011111010000000000000000
000000000000000000000110010101111100001000000000000000
000000000000000000000110000001001011000000000000000000
010000000000000000000010010111101111001001010000000000
100000000000000000000010011111111111101001010000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000110000000000

.io_tile 0 9
000000000000000000
000000000000000000
000001111000000000
000000000000000000
000000000000001100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000000000000010000000000000000001000000000
000000000000000000000010000000001111000000000000001000
111000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
010000000000000000000110000000001000001100111100000000
100000000000000000000000000000001001110011000000000100
000010000000000000000000000101001000001100111100000000
000000000000000000000000000000100000110011000000000100
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000001100010010000001001001100111100000000
000000000000000000000110000000001100110011000000000000
000000000000000000000010000000001001001100111100000000
000000000000000000000100000000001101110011000000000000
000000000000001000000110000111101000001100111100000000
000000000000000001000000000000100000110011000000000000

.logic_tile 2 9
000000000001000000000000000000000001000000001000000000
000000000000100000000000000000001001000000000000001000
000000000000000000000110000111011110000011111000000000
000000000000000000000011110000010000000011110000000000
000000000000000000000110110000001010000011111000000000
000000000000000000000010100000011101000011110000000000
000000000000001101100110110111001010000011111000000000
000000000000000101000010100000110000000011110000000000
000000000000000000000000010000011011000011111000000000
000010000000000000000010000000001100000011110000000000
000000000000001000000000010111111010000011111000000000
000000000000000001000010000000000000000011110000000000
000000000000000001100110000000011011000011111000000000
000000000000000000000000000000011101000011110000000000
000000000000100001100111000000011011000011111000000000
000000000001010000000100000000011001000011110000000000

.ramb_tile 3 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
100000000000000000000000000101001000001100111100000000
000000000000000000000000000000000000110011000000010000
011000000000000000000000000000001000001100111100000000
100000000000000000000000000000001100110011000000000000
110000000000001000000010110101001000001100111100000000
010000000000000001000010000000100000110011000000000000
000000000000000000000010100111001000001100110100000000
000000000000000000000010100000100000110011000000000000
000000000000000001100000010011001010000000100000000000
000000000000000000000011101111011110000000000000000000
000000000000000000000000000101011011000010000000000000
000000000000000000000000000101111011000000000000000000
000000000000000101100110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 9
100000000000000000000010010111101001000110100000000000
000000000000000000000011101101111000001111100000000000
011000000000001000000000010000000000001111000100100000
100000000000000111000010010000001100001111000000000000
010000000000000001100011100111011011000000100000000000
010000000000000000100000000000011010000000100000000000
000000000000000001000000001001101101000000000000000000
000000000000000001000010100111101010100000000000000000
000000000000000001100110100111111011000000000000000000
000000000000000001000000000011001001000001000000000011
000000000000001000000000000000011011010000000000000000
000000000000000001000000000111001011100000000001000000
000000001110001000000110001011001110000111110000000000
000000000000000101000000000011101111101011110000000000
010000000000001000000000001101001100000001010000000000
000000000000000101000010010101000000000000000000000000

.logic_tile 6 9
100000000000001000000000000011001111011110100100100000
000000000000001001000010000101111101111111111000000100
011000000000000101000110000101101010101000000000000000
100000000000000101000010110000110000101000000000000000
110000000000100001000011100111101010000001010000000001
110000000001011101000000000000100000000001010000000000
000000000000000111000110011001011001000000000100100000
000000000000000000000110011001011100100000001000000100
000000000000000000000010100001111101111111010100000000
000000000000000000000100001001111010111111000000000000
000000000000000001000010110000000001100000010000000000
000000001000000000000110010111001000010000100010000000
000000000000001000000110010000011001110000000000000001
000000000000001001000111000000001111110000000000100000
010000000010000000000110001000000000100000010000000001
010000000000000000000110101101001110010000100000000000

.logic_tile 7 9
000001000000001111000011101101011110000010100000000100
000010100000000011000010100101000000000000000000000000
000000000000000011100010100011101000010111110000000000
000000000000000101000010100000010000010111110010000000
000000000000001011100000011111001101010100110000000000
000000000000001111100011001111101000000000010000000000
000000000000001101100110101101111110000000100000000000
000000000000000101000000000011101001000000000000000000
000000000000000001000000011001100000001001000010000000
000000000000000000100010000001001010000000000000100000
000000000000000001100000010000000001100000010000000000
000000000000001101000010011101001001010000100000000001
000001000000100000000000001001011011000000010000000000
000000100001010000000011101011001001000000000000000100
000000000000001111000010000001001100000111110000000000
000000000000000001000100000011011000011111110000000000

.logic_tile 8 9
000000000000000000000000000000011100000100000000000000
000000000000001001000000000000000000000000000000000000
000000000010001001100110001001001110001001010000000001
000000000000001111100010101001001110000100000000000010
000000000000000000000000001101101101101000000000000000
000000000000000000000000000001111010100000010000000000
000000000000001111100110010111011001010011000000000000
000000000000000101000111110011101101110010010000000000
000000000000000011100110001101101100111000010000000000
000000000000000000100100001111101111010000000000000000
000000000000000001100111011011111000010110100000000100
000000000000000000100010000111101101010110000000000000
000000000000000001100111001011011111100000000000000000
000000000000001101100000000101011111000100000000000000
000000000000001000000111001101111001100010110000000000
000000000000000001000010000101111000010000100000000000

.logic_tile 9 9
100000000000001000000010100011111110101000000000000000
000000000000000101000000000000100000101000000000000000
011000000000000101000000000001000000000000000100000000
100000000000000000000000000000000000000001000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000001000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000100000000000000111000000001101000010000000000001
000001000000000000000000001001001000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001000000001010000100000000000
000000000000001001000000000111001101100000010000000010

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000001111000000101001010010000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000101110
000000000000110100
001100111000000000
000000001000000000
000000000000000000
000100000000000000
000001110000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001100110011000000010100
111000000000000000000110000111001000001100111100000000
000000000000000000000000000000000000110011000000000001
010000000000000000000110010101001000001100111100000000
100000000000000000000010000000100000110011000000000100
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000100000110011000000000001
000000000000001000000000000111101000001100111100000000
000000000000000001000000000000000000110011000000000001
000000000000000001100000010000001001001100111100000000
000000000000000000000010000000001100110011000000000100
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001101110011000000000100
000000000000001000000000000000001001001100111100000001
000000000000000001000000000000001001110011000000000000

.logic_tile 2 10
000000000000000000000110010111001010000011111000000000
000000000000000000000010000000000000000011110000010000
000000000000000000000110000000001010000011111000000000
000000000000000000000000000000001100000011110000000000
000000000000001101100110110000001010000011111000000000
000000000000000101000010100000011001000011110000000000
000000000000001101100110110000001010000011111000000000
000000000000000101000010100000011001000011110000000000
000000000000000001100000000000011011000011111000000000
000000000000000000000000000000001100000011110000000000
000000000000001000000000010111111010000011111000000000
000000000000000001000010000000000000000011110000000000
000000000000001000000000000000011011000011111000000000
000000000000000001000000000000011101000011110000000000
000000000000000001100000000000011011000011111000000000
000000000000000000000000000000011001000011110000000000

.ramt_tile 3 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 10
100000000000001001100010100111001000010110100000000000
000000000000101001000110010111110000101011110000000000
011000000000000000000010110101011110010100000000000001
100000000000000101000010010000110000010100000000000000
000000000000000001100110001001011010011111110100000000
000000000000000000100100000111101100101111010000000000
000000000000001000000111001101001101010000000000000000
000000000000000111000000000111011111000000000000000000
000000100000001001000010100011000000000000000010000000
000000000000000001000010000001001011001001000000000000
000000000000000000000000000011101000101110010000000000
000000000000000000000010001001111101101001010000000000
000000000000000001100000011001011001000010000000000000
000000000000000000000011001001011011000000000000000000
000000000000001001100110010001011000101000000000000000
000000000000000001000010000000000000101000000000000000

.logic_tile 6 10
100000000001000101000010100001000000000000000000100000
000000000000000101100000000101101000010000100000000110
011000000000001011100010100000011111001000000000000000
100000000000000101000010100101001011000100000000000000
110000000000001011100010101011111000000010100000100000
010000000000001001100010110001110000101001010000000010
000000000000000000000000010001100001000110000000000000
000000000000000000000010011101001001000000000000000010
000000000000000000000110000111101100110111110000000000
000000000000000000000111100001011011110010110000100011
000000000000000000000110011001001010010110100000000000
000000000000000000000010100111011101101001000000000000
000000000000000000000000001001011001000000000000000000
000000000000000000000000001011001001000010000000000000
000000000000001001100000011000000000000000000100000000
000000000000001001000011111111000000000010000000000010

.logic_tile 7 10
100000000000000000000011101101100000000000000000000000
000000000000000000000010110001100000101001010000000000
011000000000000101000010101000001110000000010000000000
100001000000000101000010101001011001000000100000000000
010000000000000101100110110101011011010000100010000000
110000000000000000000111110101101011000000100001000000
000000000000001001100110010011001110100000010000000000
000000000000001011000110001011101111010100100000000000
000000000000000000000110110111111001000000010001000000
000000000000000000000011000000101010000000010000000000
000000000000000001100000010111111100000010100010000000
000000000000000000100010010000110000000010100000000000
000000000000001001100110010011100001000110000000000000
000000000000000101100010110000001001000110000000000000
000000000000001101000110001111101000111111110100000000
000000000000001101000110000111011110011111110000000010

.logic_tile 8 10
100000000000000000000111000011101010000001000000000000
000000000000000000000010111101111001001001000000000000
011000000000001001100110000000001111000100100100000000
100000000000000101000000001111001001001000010000000000
110000000000000000000010101101111001000000100000000000
110000000000000000000010101101001010000010100001000000
000000000000001101100010101011011110101000000000000000
000000000000000001000110111001100000000000000000000000
000000000000000000000110000101111100010100000000000000
000000000000000000000010100000100000010100000000000000
000000000000000001100010100011100000010110100000000000
000000000000000000100110001011100000000000000000000000
000000000000000001100111111101101000110100000001000000
000000000000000000000110000111011101010100000000000000
010000000000000101000000001101111101010110100100000000
010000000000000000000000001001011010100001010000000000

.logic_tile 9 10
100000000000000000000000010001100000000000001000000000
000000000000000000000010100000100000000000000000001000
011000000000001000000110100101000000000000001000000000
100000000000001101000000000000000000000000000000000000
110000000000000101100110010000001000000100101100000000
110000000000000000000010101001001101001000010000000000
000000000000000001100000000101001000010100001100000000
000000000000000000000000001101100000000001010000000000
000000000000000000000000010111101000010100001100000000
000000000000000000000010001001000000000001010000000000
000001000000000000000110000101101000010100001100000000
000000000000000000000000001101000000000001010000000000
000000000000000000000011100111101000010100001100000000
000000000000000000000000001001100000000001010000000000
010000000000001000000000011001001000010100000100000000
010000000000000001000010001011100000000010100000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000001001100000000000001000001100111100000000
000000000000000001000000000000001000110011000000010000
111000000000000001100000000000001000001100111100000000
000000000000000000000000000000001000110011000000000000
010000000000000000000110000000001000001100111100000000
100000000000000000000000000000001101110011000000000000
000000000000001000000000000101001000001100111100000000
000000000000000001000000000000100000110011000000000000
000000000000000000000000010101101000001100111100000000
000000000000000000000010000000000000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000110010111101000001100110100000000
000000000000000000000010000000100000110011000000000000

.logic_tile 2 11
000000000000001001100110000000001010000011111000000000
000000000000000001000000000000001000000011110000010000
000000000000000000000010100000001010000011111000000000
000000000000000000000100000000001000000011110000000000
000000000000001101100110110000001010000011111000000000
000000000000000101000010100000011101000011110000000000
000000000000001001100110110101101010000011111000000000
000000000000000101000010100000011001000011110000000000
000000000000000000000000010011111011000011111000000000
000000000000000000000010000000001100000011110000000000
000000000000001001100000010101100001000010101000000000
000000000000000001000010000000001001000001010010000001
000000000000000000000000000011111011000011111000000000
000000000000000000000000000000011101000011110000000000
000000000000000000000110000111111010000011111000000000
000000000000000000000000000000110000000011110000000000

.ramb_tile 3 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000101000000000000000001000000001000000000
000000000000000000100010100000001110000000000000001000
000000000000000000000000010011111111001100111000000000
000000000000000000000010000000101101110011000010000000
000000000000000101000000000011101001001100111000000000
000000000000000000000000000000101001110011000010000000
000000000000000000000000010001001001001100111000000000
000000000000000000000011100000101101110011000000000000
000000000000000000000000000011101001001100110000000000
000000000000000000000000000000101111110011000000000000
000000000000000000000111110101000000000000000000000000
000000000000000000000110100001000000101001010000100000
000000000000000000000000000101100000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000101100110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 11
100000000000000000000000010000001101110000000000000000
000000000000000000000011010000001001110000000000100000
011000000000000000000111010000001011110000000000100000
100000000000000000000011000000001001110000000000000000
000000000000001111000000010101000000101001010000100001
000000000000001011000010011001000000000000000000000000
000000000000001101100011110111101110000000000010000001
000000000000000101000111011011101111000100000000100000
000000000000000101000110100101011010000000010000000000
000000000000000000100000000000011001000000010000000010
000000000000000000000000010000011010000011110000000000
000000000000000000000010100000010000000011110000000000
000000000000000101000000010000011110000011110000000000
000000000000000000000010010000000000000011110000000000
000000000000001000000110001101111100101001010100000000
000000001000000101000000000101011011010110000000000000

.logic_tile 7 11
100000000000001101000000000011111010000110000000000000
000000000000000101100000001101011000000010000000000000
011000000000001011100010111001011000000100000110000100
100000000000001011000111100011011100000000000000100010
000000000000000101100110101101011001000000010000000000
000000000000001111000000000001001010010000100000000000
000000000000001101000000000011011001001000000100000001
000000000000000001100010000000011110001000000001000010
000000001100001001100110000111000001000000000100000000
000000000000000001000011111011001001100000010000000010
000000000000000001000000000000000000100000010000000000
000000000000000000000000001011001000010000100000100000
000000000000001000000000000000011010001100000000000000
000000000000000001000000000000011011001100000000000000
000000000000000011100000001101011111011111110000000000
000000000000001111100000000101001001001111100000000000

.logic_tile 8 11
000000000000001001100010110011100000101001010000000000
000000000000000001000011111011000000000000000000000000
000000000000001101000011101001001100000000000000000000
000000000000000101000000000101100000000001010000000000
000000000000000101100011100001111101100000010000000000
000000000000000000000011100001011010101000000000000000
000000000000000101000010111101011001010110010000000000
000000000000001101100010001101001001000010000000000000
000000000000101000000000010001101000100000010000000000
000000000001010101000010101101111111000000100000000000
000000000000001101100110000111011100000000000000000000
000000000000000001000100000001001011000000010000000000
000000000000000001100110001011100001000000000000000000
000000000000000000100000001101001111100000010000000000
000000000000000000000110100111111011100000000000000000
000000000000000000000000000000111100100000000000000000

.logic_tile 9 11
000000000000000000000010100101100001000110000000000000
000000000000000000000010100101101011001111000000000000
000000000000000101000010101000011010011100000000000000
000000000000000101000010100011001111101100000000000000
000000000000000001100000000001000000000110000000000000
000000000000000000000000000111101001000000000000000000
000000000000000111100110110000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000000101000000001011011010111001010010000000
000000000000000000100000001101011010100001010000000000
000000000000000001100110001001111001000010000000000000
000000000000000000000000000001101001000000000000000000
000000000000010001100000011111011101001111100000000000
000000000000100000100010001111111110011111110000000000
000000000000000001100110000001001110010100000000000000
000000000000000000000100001001100000000000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000001000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000010000000010010
000000110000010000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000001011100110010001001101100000000000000000
001000000000001011000011100000101111100000000000000000
111000000000001000000010100111011011000010000000000000
000000000000001011000010101101011010000000000000000000
010000000000000101000111010111011011100000000000000000
001000000000000101000011000000011101100000000000000000
000000000000001001100010011001011000000010000000000000
001000000000000011000011011011001101000000000000000000
000000000000000001100010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000010010101101000001100110100000000
001000000000000000000010000000010000110011000000000000
000000000100001001000110100001001110000010000000000000
001000000000000001000010001111011011000000000000000000
110000000000000000000110000101011001000100000000000000
001000000000000000000000000101011001000000000000000000

.logic_tile 2 12
010000000000000000000000000101001000010100000000000001
001000000000000000000000001011100000111100000000110000
111000000000000000000000010000001010001100110100100000
000000000000000000000010000000001101110011000000100000
010000000000000001100000010111011111000000000000000000
101000000000000000000010101111101110010000000000000000
000000000000000000000000000000011000000100000100100000
001000000000000000000000000000010000000000000000000000
000000000000000000000110011111011110000010000000000000
001000000000000000000010000111101111000000000000000000
000000000000000001100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000000000000110010000001100000011110000000000
001000000000000000000110010000010000000011110000100000
000000000000001001100000001000000000010110100000000000
001000000000001001100000000011000000101001010000000000

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000000000000000000011101110011000100100000
000000000000000000000000000000001010110011000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
001000000000000000000000000011000000000010000000000000
000000000000001000000000000111100000000000000100000000
001000000000000101000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000100000000000000000000000000000000

.logic_tile 6 12
110000000000100000000110000000000000000000000000000000
001000000001010000000100000000000000000000000000000000
011000000000000101100000001001101010100001010000000000
100000000000000101000000000101001001000000010000000010
010000000000000001100111100000000000000000000000000000
111000000000000000100000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000001001000000000000000000000000000000000000
000000000000000000000000000000011110000011110100000000
001000000000000000000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000100000000000000000011000000100000100000000
001000000001010000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000

.logic_tile 7 12
010000000000000111000010100001001001000100100000000000
001000000000000000000000000101011000000100000000000000
000000000000000011100000000101000001100000010000100000
000000000000000101000000000000001010100000010000000000
000000000000000101000111000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000111110000000000000000000000000000
001000000000000101000010100000000000000000000000000000
000000000000000000000000001101101000100001000000000000
001000000000000000000000001101011010000100000000000000
000000000000001000000000000101011101000010000000000000
001000000000000001000000000111101111000000000000000000
000000000000001000000000001001101000001001010000000000
001000000000000001000000000001011010100000000000000000
000000000000000000000000010101011001101000010000000000
001000000000000000000010001001001011111100010000000000

.logic_tile 8 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000001111011010111000000000000000
000000000000000000000000000111111100101001100000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000001100000000011011111010000000000000000
001000000000000000100000001111001011000000010000000000
000000000000000000000000001111000000001111000000000000
001000000000000000000000000111101100001001000000000000
000000000000000000000110000000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000001001000000000000000000000000000000000000

.logic_tile 9 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000100000010
000100000100000000
000001110100000000
000000001100000001
000010000100010010
000010110100010000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 13
010000000000000000000110000000000001000000001000000000
001000000000000000000000000000001111000000000000001000
111000000000000101000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
010000000000000000000000000111001000001100111100000000
001000000000000000000000000000100000110011000000000000
000000000000000000000000010000001000001100111100000000
001000000000000000000010000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
001000000000000000000000000000001100110011000000000000
000000000000001000000110000111101000001100111100000000
001000000000000001000000000000000000110011000000000000
000000000000000000000000010101101000001100111100000000
001000000000000000000010000000100000110011000000000000
110000000000000001100011100000001001001100111100000000
001000000000000000000000000000001101110011000000000000

.logic_tile 2 13
010000000000000000000110100101101010101000000000000000
001000000000000000000010011011000000000000000000000001
111000000000001101100110110000000000000000000000000000
000000000000000101000010100000000000000000000000000000
010000000000000000000000010000000000000000100100000000
011000000000000101000010100000001111000000000001000000
000001000000000000000000001000011110000001000000000000
001000100000000101000000000011001011000010000000000000
000000000000000000000000010000000000000000000000000000
001000000000001101000010010000000000000000000000000000
000000000000000001100000001001111000000010000000000000
001000000000000000000000000001101001000000000000000000
000000000001010101000010000001101110000010000000000000
001000000000000000100010110111111100000000000000000000
000000000000000001100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000001110000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000001000000000010110100001000000
001000000000000000000000001101000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
001000000000000000000000000000001101000000000000000001
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000000000110011000000010000
111000000000000000000000010000001000001100111100000000
000000000000000000000010000000001100110011000000000000
010000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000001100110000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000001001100110000000001001001100111100000000
000000000000000001000000000000001100110011000000000000
000000000000001000000000010000001001001100111100000000
000000000000000001000010000000001001110011000000000000
110000000000000000000000000000001001001100111100000000
000000000000000000000000000000001101110011000000000000

.logic_tile 2 14
000000000000000101000010100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101100000010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000000101111011000010000000000000
000000000000000000000000001101101010000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001111100100000000000000011
000000000000000000000000000001101001000000000000000100

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000000000110011000000010000
111000000000000000000110000000001000001100111100000000
000000000000000000000000000000001100110011000000000000
010000000000000000000000010101001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000000000000000010000001000001100111100000000
000000000000000000000010000000001101110011000000000000
000000000000000001100110000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000001000000000000101101000001100111100000000
000000000000000001000000000000100000110011000000000000
110000000000001001100000000000001001001100111100000000
000000000000000001000000000000001001110011000000000000

.logic_tile 2 15
000000000000000000000110111001101001000010000000000000
000000000000000000000010101001011000000000000000000000
000000000000001101100000010111101100101000000000000000
000000000000000101000010101111100000000000000000000000
000000000000001101100000000011101010000010000000000000
000000000000000101000000000101101001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000111001000001100110100000000
000000000000000000000000000000000000110011000000010000
111000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000011110100000000
000000000000000000000000000000000000000011110000100000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000000000000001000011010000100000000000000
000000000000000000000000001001001110001000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000001000000100100000000
000000000000000000000000000000001101000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000011000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000011110000000000
000000000000000000000000000000000000000011110000100000

.ramt_tile 3 16
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000001000000000000111100000111001110000000000
000000000000001011000000000000001000111001110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000011110000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000010000000000000
000100010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 1 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]_$glb_sr
.sym 2 enable_SB_LUT4_I3_O_$glb_ce
.sym 3 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I3_O[1]_$glb_sr
.sym 4 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O_$glb_ce
.sym 5 enable_SB_LUT4_I3_I2[0]_$glb_sr
.sym 6 spi_clk$SB_IO_OUT_$glb_clk
.sym 7 clk$SB_IO_IN_$glb_clk
.sym 8 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_$glb_ce
.sym 753 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 830 clk$SB_IO_IN
.sym 833 spi_dc$SB_IO_OUT
.sym 836 clk$SB_IO_IN
.sym 844 spi_dc$SB_IO_OUT
.sym 856 clk$SB_IO_IN
.sym 862 delay_counter[2]
.sym 863 delay_counter[3]
.sym 864 delay_counter[4]
.sym 865 delay_counter[5]
.sym 866 delay_counter[6]
.sym 867 delay_counter[7]
.sym 905 clk$SB_IO_IN
.sym 927 spi_dc$SB_IO_OUT
.sym 944 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 961 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 974 delay_counter[8]
.sym 975 delay_counter[9]
.sym 976 delay_counter[10]
.sym 977 delay_counter[11]
.sym 978 delay_counter[12]
.sym 979 delay_counter[13]
.sym 980 delay_counter[14]
.sym 981 delay_counter[15]
.sym 1035 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 1088 delay_counter[16]
.sym 1089 delay_counter[17]
.sym 1090 delay_counter[18]
.sym 1091 delay_counter[19]
.sym 1092 delay_counter[20]
.sym 1093 delay_counter[21]
.sym 1094 delay_counter[22]
.sym 1095 delay_counter[23]
.sym 1202 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 1203 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[2]
.sym 1204 reset_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 1205 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[1]
.sym 1207 clk_counter_tx[1]
.sym 1208 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 1209 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[0]
.sym 1318 clk_counter_tx[2]
.sym 1319 clk_counter_tx[3]
.sym 1320 clk_counter_tx[4]
.sym 1321 clk_counter_tx[5]
.sym 1322 clk_counter_tx[6]
.sym 1323 clk_counter_tx[7]
.sym 1403 reset$SB_IO_OUT
.sym 1408 spi_clk$SB_IO_OUT
.sym 1417 spi_clk$SB_IO_OUT
.sym 1418 reset$SB_IO_OUT
.sym 1430 clk_counter_tx[8]
.sym 1431 clk_counter_tx[9]
.sym 1432 clk_counter_tx[10]
.sym 1433 clk_counter_tx[11]
.sym 1434 clk_counter_tx[12]
.sym 1435 clk_counter_tx[13]
.sym 1436 clk_counter_tx[14]
.sym 1437 clk_counter_tx[15]
.sym 1438 enable_SB_DFFE_Q_E
.sym 1466 reset$SB_IO_OUT
.sym 1482 spi_clk$SB_IO_OUT
.sym 1544 clk_counter_tx[16]
.sym 1545 clk_counter_tx[17]
.sym 1546 clk_counter_tx[18]
.sym 1547 clk_counter_tx[19]
.sym 1548 clk_counter_tx[20]
.sym 1549 clk_counter_tx[21]
.sym 1550 clk_counter_tx[22]
.sym 1551 clk_counter_tx[23]
.sym 1658 clk_counter_tx[24]
.sym 1663 clk_counter_tx[0]
.sym 1665 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 2677 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 2801 spi_clk$SB_IO_OUT
.sym 2966 delay_counter[4]
.sym 2967 delay_counter[5]
.sym 2976 delay_counter[6]
.sym 2977 delay_counter[7]
.sym 3037 delay_counter[5]
.sym 3038 delay_counter[7]
.sym 3039 delay_counter[6]
.sym 3040 delay_counter[4]
.sym 3045 delay_counter_SB_DFFE_Q_23_D[1]
.sym 3046 delay_counter_SB_DFFE_Q_23_D[2]
.sym 3047 delay_counter_SB_DFFE_Q_23_D[3]
.sym 3048 delay_counter_SB_DFFE_Q_23_D[4]
.sym 3049 delay_counter_SB_DFFE_Q_23_D[5]
.sym 3050 delay_counter_SB_DFFE_Q_23_D[6]
.sym 3051 delay_counter_SB_DFFE_Q_23_D[7]
.sym 3060 spi_dc$SB_IO_OUT
.sym 3080 delay_counter[2]
.sym 3082 delay_counter[3]
.sym 3083 delay_counter[13]
.sym 3085 delay_counter[14]
.sym 3089 delay_counter[8]
.sym 3099 delay_counter[2]
.sym 3108 delay_counter[3]
.sym 3118 delay_counter[5]
.sym 3119 delay_counter[6]
.sym 3120 delay_counter[1]
.sym 3124 delay_counter[0]
.sym 3125 delay_counter[4]
.sym 3128 delay_counter[7]
.sym 3129 $nextpnr_ICESTORM_LC_4$O
.sym 3132 delay_counter[0]
.sym 3135 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 3138 delay_counter[1]
.sym 3141 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 3144 delay_counter[2]
.sym 3145 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 3147 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 3149 delay_counter[3]
.sym 3151 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 3153 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 3155 delay_counter[4]
.sym 3157 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 3159 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 3162 delay_counter[5]
.sym 3163 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 3165 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 3168 delay_counter[6]
.sym 3169 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 3171 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 3173 delay_counter[7]
.sym 3175 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 3176 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O_$glb_ce
.sym 3177 clk$SB_IO_IN_$glb_clk
.sym 3179 delay_counter_SB_DFFE_Q_23_D[8]
.sym 3180 delay_counter_SB_DFFE_Q_23_D[9]
.sym 3181 delay_counter_SB_DFFE_Q_23_D[10]
.sym 3182 delay_counter_SB_DFFE_Q_23_D[11]
.sym 3183 delay_counter_SB_DFFE_Q_23_D[12]
.sym 3184 delay_counter_SB_DFFE_Q_23_D[13]
.sym 3185 delay_counter_SB_DFFE_Q_23_D[14]
.sym 3186 delay_counter_SB_DFFE_Q_23_D[15]
.sym 3206 delay_counter[1]
.sym 3209 delay_counter[15]
.sym 3210 delay_counter[0]
.sym 3213 delay_counter[9]
.sym 3215 delay_counter[10]
.sym 3217 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 3227 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 3239 delay_counter[15]
.sym 3242 delay_counter[10]
.sym 3243 delay_counter[11]
.sym 3248 delay_counter[8]
.sym 3253 delay_counter[13]
.sym 3254 delay_counter[14]
.sym 3257 delay_counter[9]
.sym 3260 delay_counter[12]
.sym 3264 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 3267 delay_counter[8]
.sym 3268 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 3270 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[10]
.sym 3272 delay_counter[9]
.sym 3274 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 3276 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[11]
.sym 3278 delay_counter[10]
.sym 3280 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[10]
.sym 3282 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[12]
.sym 3284 delay_counter[11]
.sym 3286 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[11]
.sym 3288 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[13]
.sym 3290 delay_counter[12]
.sym 3292 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[12]
.sym 3294 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[14]
.sym 3297 delay_counter[13]
.sym 3298 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[13]
.sym 3300 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[15]
.sym 3303 delay_counter[14]
.sym 3304 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[14]
.sym 3306 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[16]
.sym 3309 delay_counter[15]
.sym 3310 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[15]
.sym 3311 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O_$glb_ce
.sym 3312 clk$SB_IO_IN_$glb_clk
.sym 3314 delay_counter_SB_DFFE_Q_23_D[16]
.sym 3315 delay_counter_SB_DFFE_Q_23_D[17]
.sym 3316 delay_counter_SB_DFFE_Q_23_D[18]
.sym 3317 delay_counter_SB_DFFE_Q_23_D[19]
.sym 3318 delay_counter_SB_DFFE_Q_23_D[20]
.sym 3319 $PACKER_VCC_NET
.sym 3320 delay_counter_SB_DFFE_Q_23_D[22]
.sym 3321 delay_counter_SB_DFFE_Q_23_D[23]
.sym 3338 delay_counter_SB_DFFE_Q_23_D[0]
.sym 3341 delay_counter[11]
.sym 3342 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 3343 delay_counter[12]
.sym 3344 delay_counter[1]
.sym 3348 spi_clk$SB_IO_OUT
.sym 3362 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[16]
.sym 3367 delay_counter[16]
.sym 3368 delay_counter[17]
.sym 3372 delay_counter[21]
.sym 3378 delay_counter[19]
.sym 3379 delay_counter[20]
.sym 3385 delay_counter[18]
.sym 3397 delay_counter[22]
.sym 3398 delay_counter[23]
.sym 3399 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[17]
.sym 3402 delay_counter[16]
.sym 3403 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[16]
.sym 3405 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[18]
.sym 3408 delay_counter[17]
.sym 3409 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[17]
.sym 3411 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[19]
.sym 3414 delay_counter[18]
.sym 3415 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[18]
.sym 3417 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[20]
.sym 3419 delay_counter[19]
.sym 3421 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[19]
.sym 3423 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[21]
.sym 3425 delay_counter[20]
.sym 3427 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[20]
.sym 3429 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[22]
.sym 3432 delay_counter[21]
.sym 3433 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[21]
.sym 3435 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[23]
.sym 3437 delay_counter[22]
.sym 3439 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[22]
.sym 3443 delay_counter[23]
.sym 3445 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[23]
.sym 3446 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O_$glb_ce
.sym 3447 clk$SB_IO_IN_$glb_clk
.sym 3449 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 3450 delay_counter[1]
.sym 3451 reset_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 3452 delay_counter[0]
.sym 3453 reset_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 3455 delay_counter_SB_DFFE_Q_23_D[0]
.sym 3456 delay_counter_SB_DFFE_Q_23_D[21]
.sym 3502 delay_counter[8]
.sym 3503 delay_counter[2]
.sym 3504 clk_counter_tx[0]
.sym 3505 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[1]
.sym 3506 delay_counter[10]
.sym 3508 delay_counter[22]
.sym 3509 delay_counter[23]
.sym 3510 delay_counter[16]
.sym 3511 delay_counter[17]
.sym 3512 delay_counter[13]
.sym 3513 delay_counter[3]
.sym 3514 delay_counter[14]
.sym 3515 clk_counter_tx[1]
.sym 3516 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 3517 delay_counter[15]
.sym 3519 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[2]
.sym 3521 delay_counter[9]
.sym 3524 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 3525 delay_counter[11]
.sym 3526 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 3527 delay_counter[12]
.sym 3528 delay_counter[1]
.sym 3529 delay_counter[0]
.sym 3533 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[0]
.sym 3536 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[1]
.sym 3537 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[0]
.sym 3538 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[2]
.sym 3541 delay_counter[13]
.sym 3542 delay_counter[12]
.sym 3543 delay_counter[14]
.sym 3544 delay_counter[15]
.sym 3548 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 3549 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 3550 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 3553 delay_counter[11]
.sym 3554 delay_counter[8]
.sym 3555 delay_counter[9]
.sym 3556 delay_counter[10]
.sym 3566 clk_counter_tx[1]
.sym 3568 clk_counter_tx[0]
.sym 3571 delay_counter[0]
.sym 3572 delay_counter[2]
.sym 3573 delay_counter[3]
.sym 3574 delay_counter[1]
.sym 3577 delay_counter[16]
.sym 3578 delay_counter[17]
.sym 3579 delay_counter[23]
.sym 3580 delay_counter[22]
.sym 3581 enable_SB_LUT4_I3_O_$glb_ce
.sym 3582 clk$SB_IO_IN_$glb_clk
.sym 3583 enable_SB_LUT4_I3_I2[0]_$glb_sr
.sym 3584 reset_SB_DFFE_Q_E
.sym 3586 reset$SB_IO_OUT
.sym 3587 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0[1]
.sym 3589 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 3590 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0[3]
.sym 3598 clk_counter_tx[0]
.sym 3631 clk_counter_tx[0]
.sym 3640 clk_counter_tx[3]
.sym 3642 clk_counter_tx[1]
.sym 3651 clk_counter_tx[6]
.sym 3657 clk_counter_tx[4]
.sym 3660 clk_counter_tx[7]
.sym 3663 clk_counter_tx[2]
.sym 3666 clk_counter_tx[5]
.sym 3668 clk_counter_tx[0]
.sym 3669 $nextpnr_ICESTORM_LC_1$O
.sym 3672 clk_counter_tx[0]
.sym 3675 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 3678 clk_counter_tx[1]
.sym 3681 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 3683 clk_counter_tx[2]
.sym 3685 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 3687 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 3690 clk_counter_tx[3]
.sym 3691 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 3693 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 3696 clk_counter_tx[4]
.sym 3697 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 3699 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 3701 clk_counter_tx[5]
.sym 3703 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 3705 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 3707 clk_counter_tx[6]
.sym 3709 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 3711 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 3714 clk_counter_tx[7]
.sym 3715 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 3716 enable_SB_LUT4_I3_O_$glb_ce
.sym 3717 clk$SB_IO_IN_$glb_clk
.sym 3718 enable_SB_LUT4_I3_I2[0]_$glb_sr
.sym 3723 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0[2]
.sym 3726 enable_SB_LUT4_I3_I2[0]
.sym 3750 enable_SB_LUT4_I3_I2[0]
.sym 3767 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 3778 clk_counter_tx[14]
.sym 3789 clk_counter_tx[9]
.sym 3791 clk_counter_tx[11]
.sym 3792 clk_counter_tx[12]
.sym 3793 clk_counter_tx[13]
.sym 3795 clk_counter_tx[15]
.sym 3796 clk_counter_tx[8]
.sym 3798 clk_counter_tx[10]
.sym 3804 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 3806 clk_counter_tx[8]
.sym 3808 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 3810 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 3813 clk_counter_tx[9]
.sym 3814 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 3816 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 3818 clk_counter_tx[10]
.sym 3820 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 3822 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 3825 clk_counter_tx[11]
.sym 3826 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 3828 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 3831 clk_counter_tx[12]
.sym 3832 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 3834 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 3837 clk_counter_tx[13]
.sym 3838 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 3840 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 3843 clk_counter_tx[14]
.sym 3844 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 3846 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 3849 clk_counter_tx[15]
.sym 3850 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 3851 enable_SB_LUT4_I3_O_$glb_ce
.sym 3852 clk$SB_IO_IN_$glb_clk
.sym 3853 enable_SB_LUT4_I3_I2[0]_$glb_sr
.sym 3854 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 3855 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 3856 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 3880 spi_clk$SB_IO_OUT
.sym 3902 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 3914 clk_counter_tx[23]
.sym 3917 clk_counter_tx[18]
.sym 3921 clk_counter_tx[22]
.sym 3924 clk_counter_tx[17]
.sym 3926 clk_counter_tx[19]
.sym 3931 clk_counter_tx[16]
.sym 3935 clk_counter_tx[20]
.sym 3936 clk_counter_tx[21]
.sym 3939 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 3941 clk_counter_tx[16]
.sym 3943 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 3945 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 3948 clk_counter_tx[17]
.sym 3949 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 3951 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 3953 clk_counter_tx[18]
.sym 3955 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 3957 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 3960 clk_counter_tx[19]
.sym 3961 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 3963 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 3965 clk_counter_tx[20]
.sym 3967 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 3969 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 3971 clk_counter_tx[21]
.sym 3973 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 3975 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 3977 clk_counter_tx[22]
.sym 3979 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 3981 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 3984 clk_counter_tx[23]
.sym 3985 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 3986 enable_SB_LUT4_I3_O_$glb_ce
.sym 3987 clk$SB_IO_IN_$glb_clk
.sym 3988 enable_SB_LUT4_I3_I2[0]_$glb_sr
.sym 3990 spi_clk_SB_LUT4_O_I3
.sym 3996 spi_clk$SB_IO_OUT
.sym 4037 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 4049 clk_counter_tx[23]
.sym 4055 clk_counter_tx[0]
.sym 4066 clk_counter_tx[24]
.sym 4076 clk_counter_tx[24]
.sym 4078 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 4108 clk_counter_tx[0]
.sym 4117 clk_counter_tx[23]
.sym 4119 clk_counter_tx[24]
.sym 4120 clk_counter_tx[0]
.sym 4121 enable_SB_LUT4_I3_O_$glb_ce
.sym 4122 clk$SB_IO_IN_$glb_clk
.sym 4123 enable_SB_LUT4_I3_I2[0]_$glb_sr
.sym 4909 spi_clk$SB_IO_OUT
.sym 5309 delay_counter_SB_DFFE_Q_23_D[0]
.sym 5310 delay_counter_SB_DFFE_Q_23_D[7]
.sym 5313 delay_counter[2]
.sym 5314 delay_counter[3]
.sym 5315 delay_counter[4]
.sym 5316 delay_counter[5]
.sym 5317 delay_counter[6]
.sym 5318 delay_counter[7]
.sym 5321 delay_counter_SB_DFFE_Q_23_D[2]
.sym 5323 delay_counter_SB_DFFE_Q_23_D[4]
.sym 5325 delay_counter_SB_DFFE_Q_23_D[6]
.sym 5328 delay_counter_SB_DFFE_Q_23_D[1]
.sym 5330 delay_counter_SB_DFFE_Q_23_D[3]
.sym 5332 delay_counter_SB_DFFE_Q_23_D[5]
.sym 5334 delay_counter[1]
.sym 5335 $nextpnr_ICESTORM_LC_2$O
.sym 5338 delay_counter_SB_DFFE_Q_23_D[0]
.sym 5341 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_I3[1]
.sym 5343 delay_counter_SB_DFFE_Q_23_D[1]
.sym 5345 delay_counter[1]
.sym 5347 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 5350 delay_counter_SB_DFFE_Q_23_D[2]
.sym 5351 delay_counter[2]
.sym 5353 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_I3[3]
.sym 5355 delay_counter_SB_DFFE_Q_23_D[3]
.sym 5357 delay_counter[3]
.sym 5359 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_I3[4]
.sym 5362 delay_counter_SB_DFFE_Q_23_D[4]
.sym 5363 delay_counter[4]
.sym 5365 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_I3[5]
.sym 5367 delay_counter_SB_DFFE_Q_23_D[5]
.sym 5369 delay_counter[5]
.sym 5371 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_I3[6]
.sym 5374 delay_counter_SB_DFFE_Q_23_D[6]
.sym 5375 delay_counter[6]
.sym 5377 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_I3[7]
.sym 5380 delay_counter_SB_DFFE_Q_23_D[7]
.sym 5381 delay_counter[7]
.sym 5395 enable_SB_LUT4_I3_I2[0]
.sym 5399 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 5405 delay_counter_SB_DFFE_Q_23_D[0]
.sym 5406 is_init_SB_DFFNE_Q_E
.sym 5421 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_I3[7]
.sym 5428 delay_counter_SB_DFFE_Q_23_D[10]
.sym 5429 delay_counter_SB_DFFE_Q_23_D[11]
.sym 5433 delay_counter_SB_DFFE_Q_23_D[15]
.sym 5434 delay_counter[8]
.sym 5435 delay_counter[9]
.sym 5436 delay_counter[10]
.sym 5437 delay_counter[11]
.sym 5438 delay_counter[12]
.sym 5439 delay_counter[13]
.sym 5440 delay_counter[14]
.sym 5441 delay_counter[15]
.sym 5443 delay_counter_SB_DFFE_Q_23_D[9]
.sym 5446 delay_counter_SB_DFFE_Q_23_D[12]
.sym 5448 delay_counter_SB_DFFE_Q_23_D[14]
.sym 5450 delay_counter_SB_DFFE_Q_23_D[8]
.sym 5455 delay_counter_SB_DFFE_Q_23_D[13]
.sym 5458 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_I3[8]
.sym 5460 delay_counter_SB_DFFE_Q_23_D[8]
.sym 5462 delay_counter[8]
.sym 5464 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_I3[9]
.sym 5467 delay_counter_SB_DFFE_Q_23_D[9]
.sym 5468 delay_counter[9]
.sym 5470 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_I3[10]
.sym 5473 delay_counter_SB_DFFE_Q_23_D[10]
.sym 5474 delay_counter[10]
.sym 5476 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_I3[11]
.sym 5479 delay_counter_SB_DFFE_Q_23_D[11]
.sym 5480 delay_counter[11]
.sym 5482 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_I3[12]
.sym 5485 delay_counter_SB_DFFE_Q_23_D[12]
.sym 5486 delay_counter[12]
.sym 5488 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_I3[13]
.sym 5490 delay_counter_SB_DFFE_Q_23_D[13]
.sym 5492 delay_counter[13]
.sym 5494 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_I3[14]
.sym 5497 delay_counter_SB_DFFE_Q_23_D[14]
.sym 5498 delay_counter[14]
.sym 5500 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_I3[15]
.sym 5503 delay_counter_SB_DFFE_Q_23_D[15]
.sym 5504 delay_counter[15]
.sym 5537 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 5544 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_I3[15]
.sym 5549 delay_counter_SB_DFFE_Q_23_D[16]
.sym 5550 delay_counter_SB_DFFE_Q_23_D[17]
.sym 5552 delay_counter_SB_DFFE_Q_23_D[19]
.sym 5556 delay_counter_SB_DFFE_Q_23_D[21]
.sym 5557 delay_counter[16]
.sym 5558 delay_counter[17]
.sym 5559 delay_counter[18]
.sym 5560 delay_counter[19]
.sym 5561 delay_counter[20]
.sym 5562 $PACKER_VCC_NET
.sym 5563 delay_counter[22]
.sym 5564 delay_counter[23]
.sym 5567 delay_counter_SB_DFFE_Q_23_D[18]
.sym 5569 delay_counter_SB_DFFE_Q_23_D[20]
.sym 5570 $PACKER_VCC_NET
.sym 5571 delay_counter_SB_DFFE_Q_23_D[22]
.sym 5580 delay_counter_SB_DFFE_Q_23_D[23]
.sym 5581 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_I3[16]
.sym 5584 delay_counter_SB_DFFE_Q_23_D[16]
.sym 5585 delay_counter[16]
.sym 5587 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_I3[17]
.sym 5590 delay_counter_SB_DFFE_Q_23_D[17]
.sym 5591 delay_counter[17]
.sym 5593 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_I3[18]
.sym 5596 delay_counter_SB_DFFE_Q_23_D[18]
.sym 5597 delay_counter[18]
.sym 5599 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_I3[19]
.sym 5601 $PACKER_VCC_NET
.sym 5602 delay_counter_SB_DFFE_Q_23_D[19]
.sym 5603 delay_counter[19]
.sym 5605 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_I3[20]
.sym 5607 $PACKER_VCC_NET
.sym 5608 delay_counter_SB_DFFE_Q_23_D[20]
.sym 5609 delay_counter[20]
.sym 5611 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_I3[21]
.sym 5613 $PACKER_VCC_NET
.sym 5614 delay_counter_SB_DFFE_Q_23_D[21]
.sym 5617 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_I3[22]
.sym 5619 $PACKER_VCC_NET
.sym 5620 delay_counter_SB_DFFE_Q_23_D[22]
.sym 5621 delay_counter[22]
.sym 5623 reset_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 5625 delay_counter_SB_DFFE_Q_23_D[23]
.sym 5627 delay_counter[23]
.sym 5645 $PACKER_VCC_NET
.sym 5662 $PACKER_VCC_NET
.sym 5667 reset_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 5678 delay_counter_SB_DFFE_Q_23_D[0]
.sym 5681 delay_counter[1]
.sym 5682 reset_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 5690 reset_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 5691 delay_counter[0]
.sym 5693 delay_counter[21]
.sym 5698 delay_counter[18]
.sym 5699 delay_counter[19]
.sym 5700 delay_counter[20]
.sym 5701 delay_counter[21]
.sym 5705 reset_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 5706 reset_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 5708 reset_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 5713 delay_counter[0]
.sym 5714 delay_counter[1]
.sym 5717 delay_counter[19]
.sym 5718 delay_counter[18]
.sym 5719 delay_counter[21]
.sym 5720 delay_counter[20]
.sym 5726 delay_counter_SB_DFFE_Q_23_D[0]
.sym 5729 delay_counter[21]
.sym 5730 delay_counter[18]
.sym 5731 delay_counter[19]
.sym 5732 delay_counter[20]
.sym 5744 delay_counter[0]
.sym 5747 delay_counter[21]
.sym 5751 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O_$glb_ce
.sym 5752 clk$SB_IO_IN_$glb_clk
.sym 5786 reset_SB_DFFE_Q_E
.sym 5797 reset_SB_DFFE_Q_E
.sym 5798 clk_counter_tx[3]
.sym 5799 clk_counter_tx[4]
.sym 5800 clk_counter_tx[5]
.sym 5801 clk_counter_tx[6]
.sym 5802 clk_counter_tx[7]
.sym 5803 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 5805 clk_counter_tx[2]
.sym 5807 reset_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 5811 clk_counter_tx[8]
.sym 5813 reset_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 5816 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 5820 clk_counter_tx[9]
.sym 5821 clk_counter_tx[10]
.sym 5822 $PACKER_VCC_NET
.sym 5824 clk_counter_tx[1]
.sym 5828 reset_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 5829 reset_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 5831 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 5842 $PACKER_VCC_NET
.sym 5846 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 5848 clk_counter_tx[2]
.sym 5849 clk_counter_tx[1]
.sym 5858 clk_counter_tx[5]
.sym 5859 clk_counter_tx[6]
.sym 5860 clk_counter_tx[3]
.sym 5861 clk_counter_tx[4]
.sym 5864 clk_counter_tx[9]
.sym 5865 clk_counter_tx[7]
.sym 5866 clk_counter_tx[8]
.sym 5867 clk_counter_tx[10]
.sym 5874 reset_SB_DFFE_Q_E
.sym 5875 clk$SB_IO_IN_$glb_clk
.sym 5907 enable_SB_LUT4_I3_I2[0]
.sym 5919 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 5921 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0[1]
.sym 5924 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0[3]
.sym 5929 clk_counter_tx[11]
.sym 5930 clk_counter_tx[12]
.sym 5931 clk_counter_tx[13]
.sym 5932 clk_counter_tx[14]
.sym 5938 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0[2]
.sym 5975 clk_counter_tx[11]
.sym 5976 clk_counter_tx[14]
.sym 5977 clk_counter_tx[13]
.sym 5978 clk_counter_tx[12]
.sym 5993 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 5994 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0[3]
.sym 5995 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0[1]
.sym 5996 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0[2]
.sym 6043 clk_counter_tx[18]
.sym 6044 clk_counter_tx[19]
.sym 6045 clk_counter_tx[20]
.sym 6046 clk_counter_tx[21]
.sym 6047 clk_counter_tx[22]
.sym 6049 clk_counter_tx[16]
.sym 6050 clk_counter_tx[17]
.sym 6057 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 6064 clk_counter_tx[15]
.sym 6067 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 6072 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 6074 clk_counter_tx[22]
.sym 6075 clk_counter_tx[21]
.sym 6076 clk_counter_tx[20]
.sym 6077 clk_counter_tx[19]
.sym 6080 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 6081 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 6083 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 6086 clk_counter_tx[17]
.sym 6087 clk_counter_tx[15]
.sym 6088 clk_counter_tx[18]
.sym 6089 clk_counter_tx[16]
.sym 6182 enable_SB_LUT4_I3_I2[0]
.sym 6187 spi_clk$SB_IO_OUT
.sym 6189 spi_clk_SB_LUT4_O_I3
.sym 6205 spi_clk$SB_IO_OUT
.sym 6242 spi_clk_SB_LUT4_O_I3
.sym 6243 enable_SB_LUT4_I3_I2[0]
.sym 6244 clk$SB_IO_IN_$glb_clk
.sym 6262 enable_SB_LUT4_I3_I2[0]
.sym 6970 current_pixel[2]
.sym 6971 current_pixel[3]
.sym 6972 current_pixel[4]
.sym 6973 current_pixel[5]
.sym 6974 current_pixel[6]
.sym 6975 current_pixel[7]
.sym 7070 current_pixel[8]
.sym 7071 current_pixel[9]
.sym 7072 current_pixel[10]
.sym 7073 current_pixel[11]
.sym 7074 current_pixel[12]
.sym 7075 current_pixel[13]
.sym 7076 current_pixel[14]
.sym 7077 current_pixel[15]
.sym 7108 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 7172 current_pixel[16]
.sym 7173 current_pixel[17]
.sym 7174 current_pixel[18]
.sym 7175 current_pixel[19]
.sym 7176 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 7177 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 7220 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 7418 is_init_SB_LUT4_I0_I1[0]
.sym 7421 $PACKER_VCC_NET
.sym 7580 enable_SB_DFFE_Q_E
.sym 7726 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 8027 enable_SB_LUT4_I3_I2[0]
.sym 8775 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 8794 is_init_SB_LUT4_I0_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 8806 spi_dc$SB_IO_OUT
.sym 8897 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 8898 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 8899 spi_dc$SB_IO_OUT
.sym 8900 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_1_O[0]
.sym 8901 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_1_O[2]
.sym 8902 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 8903 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 8904 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 8924 current_pixel[0]
.sym 8926 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 8940 current_pixel[2]
.sym 8943 current_pixel[5]
.sym 8944 current_pixel[6]
.sym 8948 current_pixel[0]
.sym 8949 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 8956 current_pixel[1]
.sym 8965 current_pixel[3]
.sym 8966 current_pixel[4]
.sym 8969 current_pixel[7]
.sym 8970 $nextpnr_ICESTORM_LC_5$O
.sym 8972 current_pixel[0]
.sym 8976 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[2]
.sym 8978 current_pixel[1]
.sym 8982 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[3]
.sym 8985 current_pixel[2]
.sym 8986 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[2]
.sym 8988 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[4]
.sym 8990 current_pixel[3]
.sym 8992 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[3]
.sym 8994 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[5]
.sym 8996 current_pixel[4]
.sym 8998 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[4]
.sym 9000 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[6]
.sym 9003 current_pixel[5]
.sym 9004 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[5]
.sym 9006 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[7]
.sym 9009 current_pixel[6]
.sym 9010 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[6]
.sym 9012 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[8]
.sym 9014 current_pixel[7]
.sym 9016 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[7]
.sym 9017 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 9018 spi_clk$SB_IO_OUT_$glb_clk
.sym 9019 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]_$glb_sr
.sym 9020 is_init_SB_LUT4_I0_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 9021 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 9022 current_pixel[1]
.sym 9023 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_I1_O
.sym 9024 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 9025 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 9026 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 9027 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFNESS_D_Q[0]
.sym 9047 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_1_O[1]
.sym 9050 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_I2[1]
.sym 9051 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 9052 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 9056 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[8]
.sym 9061 current_pixel[8]
.sym 9063 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 9066 current_pixel[13]
.sym 9067 current_pixel[14]
.sym 9068 current_pixel[15]
.sym 9079 current_pixel[10]
.sym 9080 current_pixel[11]
.sym 9081 current_pixel[12]
.sym 9086 current_pixel[9]
.sym 9093 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[9]
.sym 9096 current_pixel[8]
.sym 9097 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[8]
.sym 9099 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[10]
.sym 9101 current_pixel[9]
.sym 9103 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[9]
.sym 9105 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[11]
.sym 9108 current_pixel[10]
.sym 9109 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[10]
.sym 9111 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[12]
.sym 9114 current_pixel[11]
.sym 9115 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[11]
.sym 9117 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[13]
.sym 9120 current_pixel[12]
.sym 9121 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[12]
.sym 9123 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[14]
.sym 9126 current_pixel[13]
.sym 9127 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[13]
.sym 9129 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[15]
.sym 9132 current_pixel[14]
.sym 9133 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[14]
.sym 9135 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[16]
.sym 9138 current_pixel[15]
.sym 9139 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[15]
.sym 9140 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 9141 spi_clk$SB_IO_OUT_$glb_clk
.sym 9142 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]_$glb_sr
.sym 9143 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_I1_I0[0]
.sym 9144 current_pixel[0]
.sym 9145 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_I1_I0[2]
.sym 9146 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 9147 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
.sym 9148 is_init_SB_DFFNE_Q_E
.sym 9149 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 9150 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_I2[2]
.sym 9161 current_pixel[10]
.sym 9178 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I0[1]
.sym 9179 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[16]
.sym 9192 current_pixel[16]
.sym 9194 current_pixel[18]
.sym 9195 current_pixel[11]
.sym 9198 current_pixel[14]
.sym 9199 current_pixel[15]
.sym 9201 current_pixel[17]
.sym 9202 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 9209 current_pixel[0]
.sym 9211 current_pixel[19]
.sym 9216 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[17]
.sym 9218 current_pixel[16]
.sym 9220 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[16]
.sym 9222 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[18]
.sym 9225 current_pixel[17]
.sym 9226 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[17]
.sym 9228 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[19]
.sym 9230 current_pixel[18]
.sym 9232 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[18]
.sym 9236 current_pixel[19]
.sym 9238 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[19]
.sym 9241 current_pixel[19]
.sym 9242 current_pixel[17]
.sym 9243 current_pixel[0]
.sym 9244 current_pixel[18]
.sym 9247 current_pixel[16]
.sym 9248 current_pixel[11]
.sym 9249 current_pixel[14]
.sym 9250 current_pixel[15]
.sym 9263 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 9264 spi_clk$SB_IO_OUT_$glb_clk
.sym 9265 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]_$glb_sr
.sym 9266 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[3]
.sym 9267 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[2]
.sym 9268 current_byte_pos[3]
.sym 9269 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 9270 is_init_SB_LUT4_I0_I1[0]
.sym 9271 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[2]
.sym 9272 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 9273 is_init_SB_LUT4_I0_I2[1]
.sym 9279 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 9293 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[1]
.sym 9390 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O[0]
.sym 9391 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFN_D_Q[2]
.sym 9392 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.sym 9393 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I0[3]
.sym 9394 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I0[1]
.sym 9395 current_byte_pos[2]
.sym 9402 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I0[2]
.sym 9513 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[1]
.sym 9516 advertise_pixel_consume_buffer
.sym 9517 buffer_pixel_write[10]
.sym 9529 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 9641 enable
.sym 9691 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 9709 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 10365 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 10380 spi_clk$SB_IO_OUT
.sym 10540 spi_clk$SB_IO_OUT
.sym 10663 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_I2[1]
.sym 10759 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 10761 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_1_O[3]
.sym 10762 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 10763 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 10765 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 10882 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 10883 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_I2[1]
.sym 10884 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1[1]
.sym 10885 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 10886 is_init_SB_LUT4_I0_O_SB_LUT4_O_3_I2[2]
.sym 10887 is_init_SB_LUT4_I0_O_SB_LUT4_O_3_I2[3]
.sym 10888 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 10889 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 10906 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_1_O[3]
.sym 10911 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 10912 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 10913 is_init_SB_LUT4_I0_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 10914 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 10915 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 10916 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 10917 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 10939 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 10953 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 10962 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 10963 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 11005 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 11006 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 11007 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 11008 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 11009 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1[1]
.sym 11010 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[3]
.sym 11011 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 11012 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2]
.sym 11020 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 11026 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_I2[1]
.sym 11030 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 11032 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFNESS_D_Q[0]
.sym 11033 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 11034 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 11036 is_init_SB_LUT4_I0_I2[0]
.sym 11037 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
.sym 11038 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 11039 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 11046 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 11048 current_pixel[1]
.sym 11051 current_pixel[5]
.sym 11052 is_init_SB_LUT4_I0_I2[0]
.sym 11053 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFNESS_D_Q[0]
.sym 11055 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 11056 current_pixel[2]
.sym 11057 current_pixel[3]
.sym 11058 current_pixel[4]
.sym 11060 current_pixel[6]
.sym 11061 current_pixel[7]
.sym 11062 current_pixel[8]
.sym 11063 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
.sym 11065 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_1_O[0]
.sym 11066 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_1_O[3]
.sym 11068 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 11070 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 11071 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 11072 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 11074 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_1_O[2]
.sym 11075 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 11076 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 11077 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_1_O[1]
.sym 11079 current_pixel[8]
.sym 11080 current_pixel[5]
.sym 11081 current_pixel[7]
.sym 11082 current_pixel[6]
.sym 11086 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 11088 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 11091 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_1_O[3]
.sym 11092 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_1_O[2]
.sym 11093 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_1_O[1]
.sym 11094 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_1_O[0]
.sym 11098 is_init_SB_LUT4_I0_I2[0]
.sym 11099 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
.sym 11103 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 11104 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 11105 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 11106 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 11109 current_pixel[4]
.sym 11110 current_pixel[3]
.sym 11111 current_pixel[2]
.sym 11112 current_pixel[1]
.sym 11116 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_1_O[0]
.sym 11118 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 11121 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
.sym 11122 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 11123 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFNESS_D_Q[0]
.sym 11124 is_init_SB_LUT4_I0_I2[0]
.sym 11126 spi_clk$SB_IO_OUT_$glb_clk
.sym 11128 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 11129 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 11130 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 11131 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1[2]
.sym 11132 state_SB_DFFNESR_Q_R
.sym 11133 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 11134 state[4]
.sym 11135 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 11142 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 11144 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 11148 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_1_O[0]
.sym 11152 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 11153 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_I3[0]
.sym 11155 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I0[2]
.sym 11156 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_I2[1]
.sym 11157 is_init_SB_LUT4_I1_O[1]
.sym 11159 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 11160 is_init_SB_LUT4_I0_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 11161 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[2]
.sym 11163 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 11169 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_I1_I0[0]
.sym 11170 current_pixel[10]
.sym 11171 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I0[2]
.sym 11173 current_pixel[12]
.sym 11174 current_pixel[13]
.sym 11175 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 11176 current_pixel[0]
.sym 11177 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 11178 current_pixel[9]
.sym 11179 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_I1_I0[2]
.sym 11181 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 11182 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 11187 current_pixel[1]
.sym 11189 state[5]
.sym 11190 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 11192 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I0[1]
.sym 11194 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 11196 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 11197 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 11198 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 11199 state[4]
.sym 11202 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 11203 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 11204 state[5]
.sym 11205 state[4]
.sym 11208 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 11209 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 11211 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 11216 current_pixel[1]
.sym 11217 current_pixel[0]
.sym 11220 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I0[1]
.sym 11221 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_I1_I0[0]
.sym 11222 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_I1_I0[2]
.sym 11223 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I0[2]
.sym 11226 state[5]
.sym 11227 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 11228 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 11229 state[4]
.sym 11232 current_pixel[10]
.sym 11233 current_pixel[12]
.sym 11234 current_pixel[13]
.sym 11235 current_pixel[9]
.sym 11239 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 11240 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 11241 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 11244 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 11245 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 11246 state[4]
.sym 11247 state[5]
.sym 11248 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 11249 spi_clk$SB_IO_OUT_$glb_clk
.sym 11250 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]_$glb_sr
.sym 11251 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 11252 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 11253 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 11254 is_init_SB_LUT4_I0_I2[0]
.sym 11255 state[5]
.sym 11256 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_1_O[0]
.sym 11257 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 11258 is_init_SB_LUT4_I0_I1[1]
.sym 11260 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O
.sym 11277 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 11278 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 11280 is_init_SB_LUT4_I0_I1[2]
.sym 11281 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 11282 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[2]
.sym 11284 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 11286 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFNESS_D_Q[0]
.sym 11294 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 11295 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 11296 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 11298 state[4]
.sym 11301 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 11303 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 11304 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 11305 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 11306 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 11308 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 11309 current_pixel[0]
.sym 11311 is_init_SB_LUT4_I0_I2[0]
.sym 11312 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
.sym 11316 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 11319 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 11320 state[5]
.sym 11322 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 11325 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 11326 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 11327 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 11328 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 11333 current_pixel[0]
.sym 11338 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 11339 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 11340 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 11343 state[5]
.sym 11344 state[4]
.sym 11345 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 11346 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 11349 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 11350 state[5]
.sym 11351 state[4]
.sym 11352 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 11355 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 11357 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 11358 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 11361 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
.sym 11362 is_init_SB_LUT4_I0_I2[0]
.sym 11363 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 11364 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 11367 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 11368 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 11370 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 11371 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 11372 spi_clk$SB_IO_OUT_$glb_clk
.sym 11373 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]_$glb_sr
.sym 11374 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_I3[0]
.sym 11375 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 11376 is_init_SB_LUT4_I1_O[1]
.sym 11377 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 11378 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[2]
.sym 11379 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 11380 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 11381 is_init
.sym 11386 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 11388 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 11400 is_init_SB_LUT4_I0_I2[0]
.sym 11402 pixel_display_SB_DFFNE_Q_E[3]
.sym 11403 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
.sym 11406 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 11407 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_I3[0]
.sym 11408 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 11415 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 11416 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[2]
.sym 11417 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 11418 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.sym 11419 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
.sym 11421 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 11422 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_I2[2]
.sym 11424 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 11426 is_init_SB_LUT4_I0_I2[0]
.sym 11427 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I0[2]
.sym 11430 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_I2[1]
.sym 11431 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[3]
.sym 11432 is_init_SB_LUT4_I0_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 11433 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 11434 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 11437 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 11440 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[2]
.sym 11441 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[1]
.sym 11443 is_init_SB_LUT4_I0_I1[0]
.sym 11444 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[2]
.sym 11445 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 11446 is_init_SB_LUT4_I0_I2[1]
.sym 11448 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[2]
.sym 11449 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[1]
.sym 11451 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.sym 11455 is_init_SB_LUT4_I0_I2[0]
.sym 11457 is_init_SB_LUT4_I0_I2[1]
.sym 11460 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[2]
.sym 11461 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.sym 11462 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[3]
.sym 11463 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I0[2]
.sym 11466 is_init_SB_LUT4_I0_I1[0]
.sym 11467 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 11468 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 11469 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 11472 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 11473 is_init_SB_LUT4_I0_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 11474 is_init_SB_LUT4_I0_I2[0]
.sym 11478 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.sym 11479 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 11480 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 11481 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 11484 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 11485 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[2]
.sym 11486 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_I2[1]
.sym 11487 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_I2[2]
.sym 11491 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 11493 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
.sym 11495 spi_clk$SB_IO_OUT_$glb_clk
.sym 11497 pixel_display_SB_DFFNE_Q_E[3]
.sym 11498 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 11499 is_init_SB_LUT4_I0_I1[2]
.sym 11500 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 11501 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[3]
.sym 11502 current_byte_pos[0]
.sym 11503 current_byte_pos[1]
.sym 11504 current_byte_pos[4]
.sym 11510 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 11513 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_1_O[1]
.sym 11517 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 11527 is_init_SB_DFFNE_Q_E
.sym 11539 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[1]
.sym 11540 current_byte_pos[3]
.sym 11544 current_byte_pos[2]
.sym 11547 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[2]
.sym 11552 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 11560 current_byte_pos[1]
.sym 11561 $PACKER_VCC_NET
.sym 11567 current_byte_pos[0]
.sym 11569 current_byte_pos[4]
.sym 11570 $nextpnr_ICESTORM_LC_6$O
.sym 11573 current_byte_pos[0]
.sym 11576 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFN_D_Q_SB_LUT4_O_I3[2]
.sym 11578 current_byte_pos[1]
.sym 11579 $PACKER_VCC_NET
.sym 11580 current_byte_pos[0]
.sym 11582 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFN_D_Q_SB_LUT4_O_I3[3]
.sym 11584 $PACKER_VCC_NET
.sym 11585 current_byte_pos[2]
.sym 11586 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFN_D_Q_SB_LUT4_O_I3[2]
.sym 11588 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFN_D_Q_SB_LUT4_O_I3[4]
.sym 11590 current_byte_pos[3]
.sym 11591 $PACKER_VCC_NET
.sym 11592 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFN_D_Q_SB_LUT4_O_I3[3]
.sym 11596 $PACKER_VCC_NET
.sym 11597 current_byte_pos[4]
.sym 11598 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFN_D_Q_SB_LUT4_O_I3[4]
.sym 11601 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[1]
.sym 11602 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[2]
.sym 11608 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 11621 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O[3]
.sym 11624 advertise_pixel_consume
.sym 11626 pixel_display[10]
.sym 11635 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 11636 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O[0]
.sym 11638 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFN_D_Q[2]
.sym 11673 advertise_pixel_consume_buffer
.sym 11681 advertise_pixel_consume
.sym 11692 $PACKER_VCC_NET
.sym 11702 advertise_pixel_consume_buffer
.sym 11703 advertise_pixel_consume
.sym 11718 advertise_pixel_consume
.sym 11725 $PACKER_VCC_NET
.sym 11741 clk$SB_IO_IN_$glb_clk
.sym 11778 $PACKER_VCC_NET
.sym 11795 enable_SB_DFFE_Q_E
.sym 11802 $PACKER_VCC_NET
.sym 11855 $PACKER_VCC_NET
.sym 11863 enable_SB_DFFE_Q_E
.sym 11864 clk$SB_IO_IN_$glb_clk
.sym 11899 enable
.sym 12112 enable_SB_LUT4_I3_O
.sym 12309 spi_clk$SB_IO_OUT
.sym 12329 spi_clk$SB_IO_OUT
.sym 12524 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 12649 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 12654 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 12769 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 12868 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 12869 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 12871 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1]
.sym 12872 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I1[2]
.sym 12873 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 12874 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 12893 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 12894 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O[1]
.sym 12896 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[3]
.sym 12897 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 12917 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 12918 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_I2[1]
.sym 12920 is_init_SB_LUT4_I0_I2[0]
.sym 12924 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFNESS_D_Q[0]
.sym 12933 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 12937 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 12939 is_init_SB_LUT4_I0_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 12942 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFNESS_D_Q[0]
.sym 12945 is_init_SB_LUT4_I0_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 12954 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_I2[1]
.sym 12957 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 12960 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 12962 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 12963 is_init_SB_LUT4_I0_I2[0]
.sym 12967 is_init_SB_LUT4_I0_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 12969 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 12978 is_init_SB_LUT4_I0_I2[0]
.sym 12979 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 12981 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 12991 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 12992 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 12993 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 12994 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1[2]
.sym 12995 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 12996 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_I1[2]
.sym 12997 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 12998 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O[1]
.sym 13003 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 13006 is_init_SB_LUT4_I0_I2[0]
.sym 13012 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFNESS_D_Q[0]
.sym 13015 is_init_SB_LUT4_I0_O_SB_LUT4_O_3_I2[2]
.sym 13017 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 13018 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 13019 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I1[2]
.sym 13020 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 13022 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 13024 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 13032 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 13037 is_init_SB_LUT4_I0_O_SB_LUT4_O_3_I2[3]
.sym 13038 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 13042 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_1_O[3]
.sym 13043 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1]
.sym 13044 is_init_SB_LUT4_I0_O_SB_LUT4_O_3_I2[2]
.sym 13045 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_I3[0]
.sym 13046 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 13047 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2]
.sym 13049 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 13054 is_init_SB_LUT4_I0_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 13055 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFNESS_D_Q[0]
.sym 13057 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 13058 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 13059 is_init_SB_LUT4_I0_I2[0]
.sym 13060 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
.sym 13061 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 13063 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 13066 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 13067 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 13071 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 13073 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 13077 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1]
.sym 13078 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_1_O[3]
.sym 13079 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2]
.sym 13083 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 13084 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 13090 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFNESS_D_Q[0]
.sym 13091 is_init_SB_LUT4_I0_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 13092 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
.sym 13096 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_I3[0]
.sym 13098 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 13101 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 13102 is_init_SB_LUT4_I0_O_SB_LUT4_O_3_I2[3]
.sym 13103 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 13104 is_init_SB_LUT4_I0_O_SB_LUT4_O_3_I2[2]
.sym 13107 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFNESS_D_Q[0]
.sym 13108 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 13109 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 13110 is_init_SB_LUT4_I0_I2[0]
.sym 13114 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 13115 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 13116 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 13117 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[1]
.sym 13118 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[2]
.sym 13119 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1[0]
.sym 13120 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 13121 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 13126 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 13133 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_I3[0]
.sym 13134 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 13138 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 13139 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 13141 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 13142 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 13145 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 13146 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 13147 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 13149 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 13155 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 13156 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 13158 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 13159 state_SB_DFFNESR_Q_R
.sym 13160 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 13161 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 13162 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2]
.sym 13163 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 13164 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 13165 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 13166 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 13168 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[3]
.sym 13169 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 13170 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 13171 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 13172 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 13174 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 13175 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 13176 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1[0]
.sym 13177 is_init_SB_LUT4_I0_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 13178 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFNESS_D_Q[0]
.sym 13179 is_init_SB_LUT4_I1_O[1]
.sym 13180 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
.sym 13182 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_I1_O
.sym 13184 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 13185 is_init_SB_LUT4_I0_I2[0]
.sym 13186 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 13188 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[3]
.sym 13189 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1[0]
.sym 13190 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 13191 is_init_SB_LUT4_I1_O[1]
.sym 13194 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1[0]
.sym 13195 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 13196 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 13197 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 13200 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 13201 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFNESS_D_Q[0]
.sym 13202 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
.sym 13203 is_init_SB_LUT4_I0_I2[0]
.sym 13206 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 13208 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2]
.sym 13212 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 13213 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2]
.sym 13215 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 13218 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 13219 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 13220 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 13221 is_init_SB_LUT4_I0_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 13224 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 13225 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 13226 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 13227 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 13230 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 13231 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 13232 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 13233 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 13234 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_I1_O
.sym 13235 spi_clk$SB_IO_OUT_$glb_clk
.sym 13236 state_SB_DFFNESR_Q_R
.sym 13237 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 13238 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[2]
.sym 13239 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 13240 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 13241 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 13242 pixel_display_SB_DFFNE_Q_E[1]
.sym 13243 is_init_SB_LUT4_I0_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 13244 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 13256 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 13260 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 13261 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_I3[0]
.sym 13262 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 13265 is_init_SB_LUT4_I1_O[1]
.sym 13266 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 13267 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 13268 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 13269 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[2]
.sym 13270 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 13278 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 13279 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 13280 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 13281 is_init_SB_LUT4_I0_I2[0]
.sym 13282 state[5]
.sym 13283 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[3]
.sym 13285 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 13286 is_init_SB_LUT4_I0_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 13287 is_init_SB_LUT4_I0_O_SB_LUT4_O_3_I2[2]
.sym 13289 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_I1_O
.sym 13290 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 13291 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[3]
.sym 13292 state[4]
.sym 13293 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFNESS_D_Q[0]
.sym 13295 is_init_SB_LUT4_I0_I1[2]
.sym 13296 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 13298 state_SB_DFFNESR_Q_R
.sym 13300 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 13302 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 13306 is_init_SB_LUT4_I1_O[1]
.sym 13309 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 13311 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFNESS_D_Q[0]
.sym 13312 is_init_SB_LUT4_I0_I2[0]
.sym 13313 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 13314 is_init_SB_LUT4_I0_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 13317 is_init_SB_LUT4_I0_I2[0]
.sym 13318 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 13319 state[4]
.sym 13320 state[5]
.sym 13323 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 13324 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[3]
.sym 13325 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 13329 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 13330 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 13332 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[3]
.sym 13335 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 13336 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 13337 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 13338 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 13342 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 13343 is_init_SB_LUT4_I0_I2[0]
.sym 13347 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 13348 is_init_SB_LUT4_I1_O[1]
.sym 13349 is_init_SB_LUT4_I0_O_SB_LUT4_O_3_I2[2]
.sym 13350 is_init_SB_LUT4_I0_I1[2]
.sym 13353 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 13354 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 13355 is_init_SB_LUT4_I0_I2[0]
.sym 13356 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFNESS_D_Q[0]
.sym 13357 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_I1_O
.sym 13358 spi_clk$SB_IO_OUT_$glb_clk
.sym 13359 state_SB_DFFNESR_Q_R
.sym 13360 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 13361 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 13362 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 13363 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 13364 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 13365 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 13366 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 13367 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
.sym 13373 is_init_SB_LUT4_I0_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 13375 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 13377 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 13383 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 13384 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 13387 is_init
.sym 13388 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 13389 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 13390 is_init_SB_LUT4_I0_I1[1]
.sym 13391 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O[1]
.sym 13392 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[3]
.sym 13395 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_I0_SB_LUT4_I2_O[2]
.sym 13401 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 13403 is_init
.sym 13405 state_SB_DFFNESR_Q_R
.sym 13406 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 13407 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 13408 is_init_SB_LUT4_I0_I1[1]
.sym 13409 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_I3[0]
.sym 13410 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 13412 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 13414 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[2]
.sym 13415 is_init_SB_LUT4_I0_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 13416 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 13420 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 13422 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 13423 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 13424 is_init_SB_LUT4_I0_I2[1]
.sym 13425 is_init_SB_LUT4_I0_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 13427 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 13428 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_I1_O
.sym 13431 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 13432 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFNESS_D_Q[0]
.sym 13434 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 13435 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 13436 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 13437 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 13441 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 13443 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 13447 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 13449 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_I3[0]
.sym 13452 is_init_SB_LUT4_I0_I1[1]
.sym 13453 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 13454 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 13455 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 13458 is_init
.sym 13459 is_init_SB_LUT4_I0_I1[1]
.sym 13460 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[2]
.sym 13461 is_init_SB_LUT4_I0_I2[1]
.sym 13464 is_init_SB_LUT4_I0_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 13466 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 13472 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFNESS_D_Q[0]
.sym 13473 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 13476 is_init_SB_LUT4_I0_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 13478 is_init_SB_LUT4_I0_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 13480 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_I1_O
.sym 13481 spi_clk$SB_IO_OUT_$glb_clk
.sym 13482 state_SB_DFFNESR_Q_R
.sym 13483 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]
.sym 13484 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I0_O[3]
.sym 13485 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I0[2]
.sym 13486 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O[0]
.sym 13487 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 13488 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_1_O[1]
.sym 13489 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 13490 spi_mosi$SB_IO_OUT
.sym 13497 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_1_O[0]
.sym 13502 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 13507 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I1[2]
.sym 13509 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O[3]
.sym 13510 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_I0[2]
.sym 13511 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 13513 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 13516 is_init_SB_LUT4_I0_I1[2]
.sym 13518 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 13524 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 13525 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 13527 is_init_SB_LUT4_I0_I2[0]
.sym 13528 is_init_SB_LUT4_I0_I1[0]
.sym 13529 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_I2[1]
.sym 13530 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 13531 is_init_SB_LUT4_I0_I1[1]
.sym 13532 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 13533 is_init_SB_LUT4_I0_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 13534 is_init_SB_LUT4_I0_I1[2]
.sym 13535 is_init_SB_LUT4_I0_I2[0]
.sym 13538 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 13542 is_init_SB_DFFNE_Q_E
.sym 13543 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 13546 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 13547 is_init
.sym 13552 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
.sym 13553 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 13554 $PACKER_VCC_NET
.sym 13557 is_init_SB_LUT4_I0_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 13558 is_init_SB_LUT4_I0_I2[0]
.sym 13559 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 13563 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 13565 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 13566 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 13569 is_init_SB_LUT4_I0_I1[0]
.sym 13570 is_init
.sym 13572 is_init_SB_LUT4_I0_I1[1]
.sym 13575 is_init_SB_LUT4_I0_I1[2]
.sym 13576 is_init_SB_LUT4_I0_I1[0]
.sym 13577 is_init_SB_LUT4_I0_I1[1]
.sym 13581 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 13582 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
.sym 13583 is_init_SB_LUT4_I0_I2[0]
.sym 13584 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 13587 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
.sym 13588 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 13589 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 13590 is_init_SB_LUT4_I0_I2[0]
.sym 13593 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 13594 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 13595 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 13596 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_I2[1]
.sym 13599 $PACKER_VCC_NET
.sym 13603 is_init_SB_DFFNE_Q_E
.sym 13604 spi_clk$SB_IO_OUT_$glb_clk
.sym 13606 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O[1]
.sym 13607 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 13608 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 13609 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 13610 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 13611 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_I0_SB_LUT4_I2_O[2]
.sym 13612 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I0[0]
.sym 13613 spi_mosi_SB_LUT4_I0_O[3]
.sym 13614 spi_mosi_SB_DFFNE_Q_E
.sym 13627 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 13629 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I0[2]
.sym 13635 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[2]
.sym 13649 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFNESS_D_Q[0]
.sym 13653 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[2]
.sym 13654 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 13655 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 13656 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
.sym 13657 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I0[2]
.sym 13659 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I0[3]
.sym 13660 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I0[1]
.sym 13661 is_init_SB_LUT4_I0_I2[0]
.sym 13662 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 13664 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[1]
.sym 13666 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 13669 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I0[0]
.sym 13672 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_I0[2]
.sym 13673 current_byte_pos[3]
.sym 13675 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 13678 current_byte_pos[4]
.sym 13682 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[2]
.sym 13683 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[1]
.sym 13688 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 13689 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
.sym 13692 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFNESS_D_Q[0]
.sym 13693 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 13698 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 13699 current_byte_pos[4]
.sym 13700 current_byte_pos[3]
.sym 13701 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_I0[2]
.sym 13705 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 13706 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFNESS_D_Q[0]
.sym 13707 is_init_SB_LUT4_I0_I2[0]
.sym 13713 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 13719 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 13722 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I0[3]
.sym 13723 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I0[1]
.sym 13724 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I0[2]
.sym 13725 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I0[0]
.sym 13727 spi_clk$SB_IO_OUT_$glb_clk
.sym 13729 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O[2]
.sym 13730 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_I0[2]
.sym 13733 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O[0]
.sym 13734 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I1[3]
.sym 13735 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O[1]
.sym 13736 pixel_display_SB_LUT4_I0_O[3]
.sym 13746 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O[2]
.sym 13750 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 13754 is_init_SB_LUT4_I0_I1[0]
.sym 13773 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 13774 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[3]
.sym 13775 buffer_pixel_write[10]
.sym 13779 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 13781 pixel_display_SB_DFFNE_Q_E[3]
.sym 13782 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 13798 advertise_pixel_consume
.sym 13809 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 13810 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[3]
.sym 13811 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 13812 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 13830 advertise_pixel_consume
.sym 13842 buffer_pixel_write[10]
.sym 13849 pixel_display_SB_DFFNE_Q_E[3]
.sym 13850 spi_clk$SB_IO_OUT_$glb_clk
.sym 13867 pixel_display_SB_DFFNE_Q_E[3]
.sym 13868 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_I3[0]
.sym 14262 enable
.sym 14290 enable_SB_LUT4_I3_I2[0]
.sym 14296 enable_SB_LUT4_I3_I2[0]
.sym 14297 enable
.sym 14386 enable_SB_LUT4_I3_I2[0]
.sym 14388 enable_SB_LUT4_I3_I2[0]
.sym 14412 enable_SB_LUT4_I3_I2[0]
.sym 14418 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 14438 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 14460 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 14466 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_I1[2]
.sym 14467 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 14468 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 14889 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1]
.sym 14977 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 14979 counter_send_interval[1]
.sym 14981 counter_send_interval[0]
.sym 14983 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I0[0]
.sym 15002 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 15003 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 15007 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[1]
.sym 15009 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 15010 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 15012 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 15018 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 15020 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 15022 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 15023 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 15024 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 15026 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 15029 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 15035 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_I2[1]
.sym 15036 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 15037 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 15039 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 15040 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 15045 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 15048 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 15049 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 15051 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 15052 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_I2[1]
.sym 15053 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 15054 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 15057 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 15058 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 15070 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 15072 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 15075 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 15076 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 15077 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 15078 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 15081 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 15083 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 15084 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 15087 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 15090 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 15100 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 15101 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 15102 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 15103 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 15104 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 15105 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 15106 pixel_display_SB_DFFNE_Q_E_SB_LUT4_O_I1[0]
.sym 15107 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 15132 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 15133 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 15134 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 15141 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 15142 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 15143 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1[1]
.sym 15144 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1[2]
.sym 15147 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 15148 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 15149 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 15150 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 15151 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[2]
.sym 15152 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 15153 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 15154 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 15155 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 15156 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 15159 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1]
.sym 15160 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 15164 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 15167 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[1]
.sym 15168 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 15169 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 15170 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 15171 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 15174 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 15175 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 15176 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 15177 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 15180 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 15182 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 15186 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 15187 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[1]
.sym 15188 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1]
.sym 15189 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 15192 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[2]
.sym 15193 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 15194 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[1]
.sym 15198 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 15200 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 15204 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 15205 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 15206 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 15207 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 15210 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1[1]
.sym 15211 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 15213 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1[2]
.sym 15216 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 15217 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 15218 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 15219 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 15223 pixel_display_SB_DFFNE_Q_E_SB_LUT4_O_I1[1]
.sym 15224 pixel_display_SB_DFFNE_Q_E_SB_LUT4_O_I1[2]
.sym 15225 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 15226 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O[2]
.sym 15227 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I1[2]
.sym 15228 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3[1]
.sym 15229 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]
.sym 15230 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 15235 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 15239 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[2]
.sym 15247 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 15248 is_init_SB_LUT4_I0_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 15255 pixel_display_SB_DFFNE_Q_E_SB_LUT4_O_I1[0]
.sym 15256 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 15264 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 15265 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 15266 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_I0_SB_LUT4_I2_O[2]
.sym 15267 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[1]
.sym 15268 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[2]
.sym 15269 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[3]
.sym 15271 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 15272 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 15273 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 15275 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 15276 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 15278 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 15280 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 15281 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 15284 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[2]
.sym 15286 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_1_O[0]
.sym 15288 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 15289 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 15290 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 15291 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 15292 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_I3[0]
.sym 15298 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 15299 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 15300 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 15303 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 15304 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 15305 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 15306 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 15309 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[2]
.sym 15311 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_1_O[0]
.sym 15315 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 15316 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 15317 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 15321 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 15322 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 15323 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 15324 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 15327 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[1]
.sym 15328 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 15329 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 15330 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[2]
.sym 15333 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[2]
.sym 15334 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 15335 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 15336 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[3]
.sym 15339 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 15340 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_1_O[0]
.sym 15341 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_I3[0]
.sym 15342 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_I0_SB_LUT4_I2_O[2]
.sym 15346 pixel_display_SB_DFFNE_Q_E[2]
.sym 15347 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]
.sym 15348 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_2_I3[2]
.sym 15349 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I1[1]
.sym 15350 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 15351 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I2[2]
.sym 15352 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 15353 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O
.sym 15360 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_I0_SB_LUT4_I2_O[2]
.sym 15372 pixel_display_SB_DFFNE_Q_E[1]
.sym 15389 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 15390 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 15394 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 15396 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 15397 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 15398 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1[2]
.sym 15400 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1[0]
.sym 15401 state[4]
.sym 15402 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 15403 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 15404 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 15406 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 15407 state[5]
.sym 15411 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 15414 is_init_SB_LUT4_I0_I2[0]
.sym 15415 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1[1]
.sym 15421 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 15422 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 15423 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 15426 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 15427 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 15428 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 15429 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 15432 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1[2]
.sym 15433 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1[1]
.sym 15434 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1[0]
.sym 15438 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 15439 is_init_SB_LUT4_I0_I2[0]
.sym 15440 state[4]
.sym 15441 state[5]
.sym 15444 is_init_SB_LUT4_I0_I2[0]
.sym 15445 state[4]
.sym 15446 state[5]
.sym 15447 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 15450 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 15451 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1[2]
.sym 15452 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1[1]
.sym 15453 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1[0]
.sym 15456 is_init_SB_LUT4_I0_I2[0]
.sym 15458 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 15462 state[4]
.sym 15463 state[5]
.sym 15464 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 15465 is_init_SB_LUT4_I0_I2[0]
.sym 15469 pixel_display_SB_DFFNE_Q_E[1]
.sym 15470 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 15471 spi_mosi_SB_LUT4_I0_O[0]
.sym 15472 spi_mosi_SB_LUT4_I0_O[1]
.sym 15473 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 15474 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 15475 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 15476 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[3]
.sym 15486 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 15495 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 15496 spi_mosi$SB_IO_OUT
.sym 15499 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 15500 pixel_display_SB_DFFNE_Q_E[1]
.sym 15501 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 15503 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 15510 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 15511 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 15512 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 15513 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 15514 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 15515 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 15516 is_init_SB_LUT4_I0_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 15517 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 15518 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 15519 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 15520 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 15522 state[5]
.sym 15523 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_1_O[0]
.sym 15525 is_init_SB_LUT4_I0_I1[1]
.sym 15527 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 15528 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 15530 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[2]
.sym 15531 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 15532 state[4]
.sym 15536 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 15538 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 15539 is_init_SB_LUT4_I0_I1[2]
.sym 15541 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 15543 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_1_O[0]
.sym 15544 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 15546 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 15550 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[2]
.sym 15552 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 15555 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 15556 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 15557 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 15558 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 15561 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 15562 is_init_SB_LUT4_I0_I1[1]
.sym 15563 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 15564 is_init_SB_LUT4_I0_I1[2]
.sym 15567 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 15568 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 15569 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 15573 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 15575 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 15579 state[4]
.sym 15580 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 15581 is_init_SB_LUT4_I0_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 15582 state[5]
.sym 15585 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 15586 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 15587 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 15588 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 15592 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 15593 counter_current_param[1]
.sym 15594 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 15595 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 15596 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2[0]
.sym 15597 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_O[3]
.sym 15598 spi_mosi_SB_DFFNE_Q_E
.sym 15599 counter_current_param[0]
.sym 15604 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 15607 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 15608 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 15615 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 15617 pixel_display_SB_DFFNE_Q_E[2]
.sym 15622 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 15623 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 15627 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 15635 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 15636 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O[1]
.sym 15637 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 15638 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 15639 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 15640 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
.sym 15642 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 15643 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 15644 spi_mosi_SB_DFFNE_Q_E
.sym 15645 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 15646 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_1_O[1]
.sym 15647 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 15648 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[3]
.sym 15651 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_I0[2]
.sym 15652 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 15654 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_1_O[0]
.sym 15655 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 15657 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 15658 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 15659 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_I1[2]
.sym 15660 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O[0]
.sym 15661 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 15662 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 15663 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 15664 is_init_SB_LUT4_I0_I1[1]
.sym 15666 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 15667 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 15672 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
.sym 15674 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O[1]
.sym 15675 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O[0]
.sym 15678 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 15679 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 15680 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[3]
.sym 15681 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 15684 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 15685 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_I0[2]
.sym 15686 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_I1[2]
.sym 15687 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 15691 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 15692 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_1_O[1]
.sym 15693 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 15697 is_init_SB_LUT4_I0_I1[1]
.sym 15699 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 15703 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_1_O[0]
.sym 15704 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 15708 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 15709 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 15710 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 15711 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 15712 spi_mosi_SB_DFFNE_Q_E
.sym 15713 spi_clk$SB_IO_OUT_$glb_clk
.sym 15715 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_O[2]
.sym 15716 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 15717 spi_mosi_SB_LUT4_I0_O[2]
.sym 15718 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 15719 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 15720 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 15721 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 15722 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFN_D_Q[1]
.sym 15723 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 15756 pixel_display_SB_DFFNE_Q_E[3]
.sym 15757 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_I0[2]
.sym 15760 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I1[2]
.sym 15761 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 15762 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O[2]
.sym 15763 pixel_display_SB_LUT4_I0_O[3]
.sym 15764 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I1[1]
.sym 15765 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 15767 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 15768 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 15769 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I1[3]
.sym 15770 pixel_display_SB_DFFNE_Q_E[1]
.sym 15772 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O[1]
.sym 15773 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 15774 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O[0]
.sym 15775 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 15777 pixel_display_SB_DFFNE_Q_E[2]
.sym 15780 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O[1]
.sym 15784 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFN_D_Q[2]
.sym 15785 is_init_SB_LUT4_I0_I1[0]
.sym 15789 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 15790 pixel_display_SB_DFFNE_Q_E[2]
.sym 15791 pixel_display_SB_DFFNE_Q_E[3]
.sym 15792 pixel_display_SB_DFFNE_Q_E[1]
.sym 15795 pixel_display_SB_DFFNE_Q_E[2]
.sym 15796 pixel_display_SB_DFFNE_Q_E[3]
.sym 15797 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 15798 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O[2]
.sym 15801 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I1[2]
.sym 15802 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I1[1]
.sym 15803 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I1[3]
.sym 15804 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 15808 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O[1]
.sym 15809 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFN_D_Q[2]
.sym 15810 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O[2]
.sym 15813 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O[0]
.sym 15814 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O[1]
.sym 15815 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O[2]
.sym 15819 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 15821 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_I0[2]
.sym 15827 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 15828 pixel_display_SB_DFFNE_Q_E[1]
.sym 15831 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 15832 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 15833 pixel_display_SB_LUT4_I0_O[3]
.sym 15834 is_init_SB_LUT4_I0_I1[0]
.sym 15836 spi_clk$SB_IO_OUT_$glb_clk
.sym 15839 spi_mosi_SB_LUT4_I3_O[1]
.sym 15842 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[1]
.sym 15843 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_O[1]
.sym 15850 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I1[1]
.sym 15859 is_init_SB_LUT4_I0_I1[1]
.sym 15880 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[2]
.sym 15882 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 15883 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 15884 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 15888 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 15890 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O[3]
.sym 15891 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 15893 pixel_display[10]
.sym 15894 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_I3[0]
.sym 15899 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O[0]
.sym 15903 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O[2]
.sym 15909 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O[1]
.sym 15912 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 15913 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[2]
.sym 15914 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 15915 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 15919 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 15920 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 15936 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_I3[0]
.sym 15937 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 15938 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 15939 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 15942 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O[2]
.sym 15943 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O[3]
.sym 15944 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O[1]
.sym 15945 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O[0]
.sym 15948 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 15949 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 15950 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 15951 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 15954 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 15955 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 15956 pixel_display[10]
.sym 15957 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 16497 enable_SB_LUT4_I3_O
.sym 16515 enable_SB_LUT4_I3_O
.sym 16574 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I0[0]
.sym 17088 counter_send_interval[2]
.sym 17089 counter_send_interval[3]
.sym 17090 counter_send_interval[4]
.sym 17091 counter_send_interval[5]
.sym 17092 counter_send_interval[6]
.sym 17093 counter_send_interval[7]
.sym 17139 counter_send_interval[0]
.sym 17145 counter_send_interval[1]
.sym 17149 counter_send_interval[6]
.sym 17150 counter_send_interval[7]
.sym 17155 counter_send_interval[4]
.sym 17156 counter_send_interval[5]
.sym 17157 counter_send_interval[6]
.sym 17161 counter_send_interval[7]
.sym 17163 counter_send_interval[6]
.sym 17174 counter_send_interval[1]
.sym 17175 counter_send_interval[0]
.sym 17185 counter_send_interval[0]
.sym 17196 counter_send_interval[5]
.sym 17197 counter_send_interval[7]
.sym 17198 counter_send_interval[6]
.sym 17199 counter_send_interval[4]
.sym 17206 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_$glb_ce
.sym 17207 spi_clk$SB_IO_OUT_$glb_clk
.sym 17208 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I3_O[1]_$glb_sr
.sym 17209 counter_send_interval[8]
.sym 17210 counter_send_interval[9]
.sym 17211 counter_send_interval[10]
.sym 17212 counter_send_interval[11]
.sym 17213 counter_send_interval[12]
.sym 17214 counter_send_interval[13]
.sym 17215 counter_send_interval[14]
.sym 17216 counter_send_interval[15]
.sym 17239 counter_send_interval[5]
.sym 17251 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 17252 counter_send_interval[1]
.sym 17253 counter_send_interval[3]
.sym 17254 counter_send_interval[0]
.sym 17255 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 17258 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 17260 counter_send_interval[2]
.sym 17261 counter_send_interval[3]
.sym 17262 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I1[2]
.sym 17264 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I0[0]
.sym 17265 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 17266 counter_send_interval[8]
.sym 17268 counter_send_interval[10]
.sym 17270 counter_send_interval[12]
.sym 17272 counter_send_interval[14]
.sym 17273 counter_send_interval[15]
.sym 17276 counter_send_interval[18]
.sym 17277 counter_send_interval[11]
.sym 17278 counter_send_interval[12]
.sym 17279 counter_send_interval[13]
.sym 17281 counter_send_interval[15]
.sym 17283 counter_send_interval[1]
.sym 17285 counter_send_interval[3]
.sym 17289 counter_send_interval[15]
.sym 17290 counter_send_interval[14]
.sym 17291 counter_send_interval[12]
.sym 17292 counter_send_interval[8]
.sym 17295 counter_send_interval[14]
.sym 17296 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 17297 counter_send_interval[15]
.sym 17298 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I1[2]
.sym 17302 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 17303 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 17307 counter_send_interval[13]
.sym 17308 counter_send_interval[15]
.sym 17309 counter_send_interval[14]
.sym 17310 counter_send_interval[12]
.sym 17313 counter_send_interval[2]
.sym 17314 counter_send_interval[0]
.sym 17315 counter_send_interval[18]
.sym 17316 counter_send_interval[12]
.sym 17319 counter_send_interval[11]
.sym 17320 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 17321 counter_send_interval[10]
.sym 17322 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I0[0]
.sym 17325 counter_send_interval[2]
.sym 17326 counter_send_interval[0]
.sym 17327 counter_send_interval[3]
.sym 17328 counter_send_interval[1]
.sym 17332 counter_send_interval[16]
.sym 17333 counter_send_interval[17]
.sym 17334 counter_send_interval[18]
.sym 17335 counter_send_interval[19]
.sym 17336 counter_send_interval[20]
.sym 17337 counter_send_interval[21]
.sym 17338 counter_send_interval[22]
.sym 17339 counter_send_interval[23]
.sym 17356 counter_send_interval[10]
.sym 17358 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 17363 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 17365 counter_send_interval[16]
.sym 17373 counter_send_interval[8]
.sym 17374 counter_send_interval[9]
.sym 17376 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I1[1]
.sym 17377 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 17378 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 17380 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 17381 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 17384 counter_send_interval[11]
.sym 17386 counter_send_interval[13]
.sym 17391 counter_send_interval[18]
.sym 17392 counter_send_interval[19]
.sym 17393 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I1[2]
.sym 17397 counter_send_interval[24]
.sym 17398 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 17402 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3[1]
.sym 17404 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 17407 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 17408 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 17412 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I1[1]
.sym 17413 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I1[2]
.sym 17414 counter_send_interval[9]
.sym 17415 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 17418 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3[1]
.sym 17419 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 17420 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 17424 counter_send_interval[9]
.sym 17425 counter_send_interval[8]
.sym 17426 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 17427 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 17430 counter_send_interval[13]
.sym 17431 counter_send_interval[24]
.sym 17437 counter_send_interval[8]
.sym 17438 counter_send_interval[9]
.sym 17439 counter_send_interval[11]
.sym 17442 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 17443 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 17444 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 17450 counter_send_interval[19]
.sym 17451 counter_send_interval[18]
.sym 17455 counter_send_interval[24]
.sym 17456 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 17457 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O[0]
.sym 17458 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 17459 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 17460 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 17461 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 17462 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 17486 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 17489 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 17496 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 17497 counter_send_interval[17]
.sym 17498 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 17499 counter_send_interval[19]
.sym 17500 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 17504 pixel_display_SB_DFFNE_Q_E_SB_LUT4_O_I1[1]
.sym 17505 pixel_display_SB_DFFNE_Q_E_SB_LUT4_O_I1[2]
.sym 17506 counter_send_interval[18]
.sym 17508 pixel_display_SB_DFFNE_Q_E_SB_LUT4_O_I1[0]
.sym 17509 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3[1]
.sym 17510 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 17511 counter_send_interval[5]
.sym 17512 counter_send_interval[24]
.sym 17513 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]
.sym 17516 counter_send_interval[10]
.sym 17517 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I2[2]
.sym 17518 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 17519 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I0[0]
.sym 17520 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 17521 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 17523 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I1[1]
.sym 17525 counter_send_interval[16]
.sym 17526 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 17529 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 17530 pixel_display_SB_DFFNE_Q_E_SB_LUT4_O_I1[1]
.sym 17531 pixel_display_SB_DFFNE_Q_E_SB_LUT4_O_I1[2]
.sym 17532 pixel_display_SB_DFFNE_Q_E_SB_LUT4_O_I1[0]
.sym 17535 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 17536 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 17537 counter_send_interval[17]
.sym 17538 counter_send_interval[5]
.sym 17541 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I1[1]
.sym 17542 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I0[0]
.sym 17543 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3[1]
.sym 17544 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I2[2]
.sym 17548 counter_send_interval[16]
.sym 17549 counter_send_interval[17]
.sym 17553 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 17554 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]
.sym 17555 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 17559 counter_send_interval[18]
.sym 17560 counter_send_interval[10]
.sym 17561 counter_send_interval[19]
.sym 17562 counter_send_interval[24]
.sym 17565 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 17566 pixel_display_SB_DFFNE_Q_E_SB_LUT4_O_I1[0]
.sym 17567 pixel_display_SB_DFFNE_Q_E_SB_LUT4_O_I1[2]
.sym 17568 pixel_display_SB_DFFNE_Q_E_SB_LUT4_O_I1[1]
.sym 17571 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 17572 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 17573 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 17574 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 17578 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 17579 spi_cs_SB_LUT4_O_I3
.sym 17583 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O[2]
.sym 17585 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 17590 pixel_display_SB_DFFNE_Q_E[2]
.sym 17604 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 17608 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 17612 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 17619 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 17623 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 17624 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 17625 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 17626 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[3]
.sym 17631 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 17632 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 17633 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 17634 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 17636 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 17638 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 17640 pixel_display_SB_DFFNE_Q_E[1]
.sym 17641 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 17642 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 17643 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]
.sym 17644 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[2]
.sym 17646 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 17647 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 17649 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 17650 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 17655 pixel_display_SB_DFFNE_Q_E[1]
.sym 17658 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[3]
.sym 17659 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 17660 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]
.sym 17661 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[2]
.sym 17664 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 17665 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 17666 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 17667 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 17670 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 17671 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 17672 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 17673 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 17676 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 17677 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 17678 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 17679 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 17682 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 17683 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 17684 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 17685 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 17688 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 17689 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 17690 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 17691 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 17694 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 17695 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 17696 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 17697 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 17703 counter_current_param[2]
.sym 17704 counter_current_param[3]
.sym 17705 counter_current_param[4]
.sym 17706 counter_current_param[5]
.sym 17707 counter_current_param[6]
.sym 17708 counter_current_param[7]
.sym 17744 spi_mosi_SB_LUT4_I0_O[2]
.sym 17745 pixel_display_SB_DFFNE_Q_E[1]
.sym 17746 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 17747 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_O[3]
.sym 17749 counter_current_param[0]
.sym 17752 spi_mosi_SB_LUT4_I0_O[0]
.sym 17753 spi_mosi_SB_LUT4_I0_O[1]
.sym 17754 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2[0]
.sym 17755 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_1_O[1]
.sym 17756 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 17757 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFN_D_Q[1]
.sym 17760 spi_mosi_SB_LUT4_I3_I1[0]
.sym 17761 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 17763 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 17764 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 17765 spi_mosi_SB_LUT4_I0_O[3]
.sym 17767 counter_current_param[1]
.sym 17768 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 17769 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 17771 spi_mosi_SB_LUT4_I3_I1[1]
.sym 17775 spi_mosi_SB_LUT4_I0_O[1]
.sym 17776 spi_mosi_SB_LUT4_I0_O[3]
.sym 17777 spi_mosi_SB_LUT4_I0_O[2]
.sym 17778 spi_mosi_SB_LUT4_I0_O[0]
.sym 17781 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 17783 counter_current_param[0]
.sym 17784 counter_current_param[1]
.sym 17787 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFN_D_Q[1]
.sym 17788 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2[0]
.sym 17789 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_1_O[1]
.sym 17790 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_O[3]
.sym 17793 counter_current_param[0]
.sym 17794 spi_mosi_SB_LUT4_I3_I1[0]
.sym 17796 spi_mosi_SB_LUT4_I3_I1[1]
.sym 17800 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 17802 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 17805 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 17806 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 17811 spi_mosi_SB_LUT4_I3_I1[1]
.sym 17812 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2[0]
.sym 17813 spi_mosi_SB_LUT4_I3_I1[0]
.sym 17814 pixel_display_SB_DFFNE_Q_E[1]
.sym 17817 counter_current_param[0]
.sym 17818 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_1_O[1]
.sym 17819 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2[0]
.sym 17820 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 17821 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 17822 spi_clk$SB_IO_OUT_$glb_clk
.sym 17823 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 17824 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 17825 spi_mosi_SB_LUT4_I3_O[0]
.sym 17826 spi_mosi_SB_LUT4_I3_I1[0]
.sym 17828 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I1[1]
.sym 17829 spi_mosi_SB_LUT4_I3_I1[1]
.sym 17830 spi_mosi_SB_LUT4_I3_O[3]
.sym 17831 spi_mosi_SB_LUT4_I3_I2[1]
.sym 17855 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 17865 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_O[2]
.sym 17866 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 17867 is_init_SB_LUT4_I0_I1[1]
.sym 17868 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 17869 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 17870 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_O[3]
.sym 17872 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 17874 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 17875 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 17876 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 17877 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[1]
.sym 17878 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_O[1]
.sym 17879 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 17880 counter_current_param[0]
.sym 17881 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 17883 spi_mosi_SB_LUT4_I3_I1[0]
.sym 17885 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 17886 spi_mosi_SB_LUT4_I3_I1[1]
.sym 17888 spi_mosi$SB_IO_OUT
.sym 17890 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I0_O[3]
.sym 17892 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 17896 spi_mosi_SB_LUT4_I3_I2[1]
.sym 17898 spi_mosi_SB_LUT4_I3_I1[0]
.sym 17899 spi_mosi_SB_LUT4_I3_I1[1]
.sym 17904 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[1]
.sym 17905 is_init_SB_LUT4_I0_I1[1]
.sym 17907 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 17910 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_O[2]
.sym 17911 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_O[3]
.sym 17912 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_O[1]
.sym 17913 spi_mosi$SB_IO_OUT
.sym 17916 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 17917 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 17918 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 17919 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 17922 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 17923 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 17924 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 17925 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 17928 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 17929 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I0_O[3]
.sym 17930 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 17931 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 17934 counter_current_param[0]
.sym 17935 spi_mosi_SB_LUT4_I3_I1[1]
.sym 17936 spi_mosi_SB_LUT4_I3_I2[1]
.sym 17941 spi_mosi_SB_LUT4_I3_I2[1]
.sym 17942 spi_mosi_SB_LUT4_I3_I1[1]
.sym 17943 counter_current_param[0]
.sym 17969 spi_mosi$SB_IO_OUT
.sym 18003 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFN_D_Q[1]
.sym 18005 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 18015 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 18016 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 18027 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 18028 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 18029 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 18030 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFN_D_Q[1]
.sym 18045 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 18046 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 18047 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFN_D_Q[1]
.sym 18048 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 18051 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 18052 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 18053 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 19237 counter_send_interval[2]
.sym 19238 counter_send_interval[3]
.sym 19239 counter_send_interval[4]
.sym 19242 counter_send_interval[7]
.sym 19245 counter_send_interval[1]
.sym 19247 counter_send_interval[0]
.sym 19248 counter_send_interval[5]
.sym 19265 counter_send_interval[6]
.sym 19267 $nextpnr_ICESTORM_LC_0$O
.sym 19269 counter_send_interval[0]
.sym 19273 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[2]
.sym 19276 counter_send_interval[1]
.sym 19279 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[3]
.sym 19282 counter_send_interval[2]
.sym 19283 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[2]
.sym 19285 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[4]
.sym 19288 counter_send_interval[3]
.sym 19289 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[3]
.sym 19291 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[5]
.sym 19294 counter_send_interval[4]
.sym 19295 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[4]
.sym 19297 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[6]
.sym 19299 counter_send_interval[5]
.sym 19301 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[5]
.sym 19303 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[7]
.sym 19305 counter_send_interval[6]
.sym 19307 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[6]
.sym 19309 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[8]
.sym 19312 counter_send_interval[7]
.sym 19313 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[7]
.sym 19314 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_$glb_ce
.sym 19315 spi_clk$SB_IO_OUT_$glb_clk
.sym 19316 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I3_O[1]_$glb_sr
.sym 19346 counter_send_interval[4]
.sym 19353 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[8]
.sym 19364 counter_send_interval[14]
.sym 19367 counter_send_interval[9]
.sym 19376 counter_send_interval[10]
.sym 19378 counter_send_interval[12]
.sym 19382 counter_send_interval[8]
.sym 19385 counter_send_interval[11]
.sym 19387 counter_send_interval[13]
.sym 19389 counter_send_interval[15]
.sym 19390 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[9]
.sym 19392 counter_send_interval[8]
.sym 19394 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[8]
.sym 19396 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[10]
.sym 19398 counter_send_interval[9]
.sym 19400 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[9]
.sym 19402 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[11]
.sym 19405 counter_send_interval[10]
.sym 19406 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[10]
.sym 19408 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[12]
.sym 19410 counter_send_interval[11]
.sym 19412 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[11]
.sym 19414 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[13]
.sym 19417 counter_send_interval[12]
.sym 19418 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[12]
.sym 19420 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[14]
.sym 19422 counter_send_interval[13]
.sym 19424 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[13]
.sym 19426 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[15]
.sym 19429 counter_send_interval[14]
.sym 19430 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[14]
.sym 19432 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[16]
.sym 19434 counter_send_interval[15]
.sym 19436 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[15]
.sym 19437 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_$glb_ce
.sym 19438 spi_clk$SB_IO_OUT_$glb_clk
.sym 19439 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I3_O[1]_$glb_sr
.sym 19465 counter_send_interval[10]
.sym 19467 counter_send_interval[11]
.sym 19475 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_1_O[0]
.sym 19476 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[16]
.sym 19481 counter_send_interval[16]
.sym 19483 counter_send_interval[18]
.sym 19490 counter_send_interval[17]
.sym 19492 counter_send_interval[19]
.sym 19494 counter_send_interval[21]
.sym 19495 counter_send_interval[22]
.sym 19504 counter_send_interval[23]
.sym 19509 counter_send_interval[20]
.sym 19513 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[17]
.sym 19516 counter_send_interval[16]
.sym 19517 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[16]
.sym 19519 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[18]
.sym 19521 counter_send_interval[17]
.sym 19523 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[17]
.sym 19525 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[19]
.sym 19528 counter_send_interval[18]
.sym 19529 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[18]
.sym 19531 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[20]
.sym 19533 counter_send_interval[19]
.sym 19535 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[19]
.sym 19537 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[21]
.sym 19539 counter_send_interval[20]
.sym 19541 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[20]
.sym 19543 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[22]
.sym 19545 counter_send_interval[21]
.sym 19547 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[21]
.sym 19549 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[23]
.sym 19551 counter_send_interval[22]
.sym 19553 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[22]
.sym 19555 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[24]
.sym 19558 counter_send_interval[23]
.sym 19559 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[23]
.sym 19560 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_$glb_ce
.sym 19561 spi_clk$SB_IO_OUT_$glb_clk
.sym 19562 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I3_O[1]_$glb_sr
.sym 19590 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 19599 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[24]
.sym 19604 counter_send_interval[16]
.sym 19606 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_2_I3[2]
.sym 19607 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 19608 counter_send_interval[20]
.sym 19611 counter_send_interval[23]
.sym 19612 counter_send_interval[16]
.sym 19613 counter_send_interval[17]
.sym 19615 counter_send_interval[19]
.sym 19616 counter_send_interval[4]
.sym 19617 counter_send_interval[21]
.sym 19618 counter_send_interval[22]
.sym 19619 counter_send_interval[5]
.sym 19620 counter_send_interval[24]
.sym 19624 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 19625 counter_send_interval[10]
.sym 19627 counter_send_interval[11]
.sym 19630 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O[0]
.sym 19631 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O[2]
.sym 19634 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]
.sym 19635 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_1_O[0]
.sym 19639 counter_send_interval[24]
.sym 19640 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[24]
.sym 19643 counter_send_interval[23]
.sym 19644 counter_send_interval[20]
.sym 19645 counter_send_interval[22]
.sym 19646 counter_send_interval[21]
.sym 19649 counter_send_interval[24]
.sym 19650 counter_send_interval[16]
.sym 19651 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 19652 counter_send_interval[4]
.sym 19655 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O[0]
.sym 19656 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O[2]
.sym 19657 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]
.sym 19658 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_1_O[0]
.sym 19661 counter_send_interval[5]
.sym 19662 counter_send_interval[11]
.sym 19663 counter_send_interval[17]
.sym 19664 counter_send_interval[10]
.sym 19667 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 19669 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]
.sym 19670 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_2_I3[2]
.sym 19673 counter_send_interval[16]
.sym 19674 counter_send_interval[4]
.sym 19675 counter_send_interval[19]
.sym 19676 counter_send_interval[10]
.sym 19679 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O[0]
.sym 19680 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_1_O[0]
.sym 19681 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]
.sym 19682 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O[2]
.sym 19683 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_$glb_ce
.sym 19684 spi_clk$SB_IO_OUT_$glb_clk
.sym 19685 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I3_O[1]_$glb_sr
.sym 19712 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O[2]
.sym 19727 pixel_display_SB_DFFNE_Q_E[1]
.sym 19730 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 19732 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 19743 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 19750 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 19755 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 19761 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 19763 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 19767 pixel_display_SB_DFFNE_Q_E[1]
.sym 19790 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 19792 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 19793 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 19802 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 19804 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 19807 spi_clk$SB_IO_OUT_$glb_clk
.sym 19825 spi_cs_SB_LUT4_O_I3
.sym 19852 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 19854 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 19857 counter_current_param[0]
.sym 19859 counter_current_param[1]
.sym 19860 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 19861 counter_current_param[3]
.sym 19863 counter_current_param[5]
.sym 19868 counter_current_param[2]
.sym 19873 counter_current_param[7]
.sym 19877 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 19878 counter_current_param[4]
.sym 19880 counter_current_param[6]
.sym 19882 $nextpnr_ICESTORM_LC_3$O
.sym 19884 counter_current_param[0]
.sym 19888 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 19890 counter_current_param[1]
.sym 19894 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I3[3]
.sym 19895 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 19897 counter_current_param[2]
.sym 19898 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 19900 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I3[4]
.sym 19901 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 19902 counter_current_param[3]
.sym 19904 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I3[3]
.sym 19906 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I3[5]
.sym 19907 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 19908 counter_current_param[4]
.sym 19910 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I3[4]
.sym 19912 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I3[6]
.sym 19913 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 19914 counter_current_param[5]
.sym 19916 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I3[5]
.sym 19918 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I3[7]
.sym 19919 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 19920 counter_current_param[6]
.sym 19922 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I3[6]
.sym 19925 counter_current_param[7]
.sym 19926 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 19928 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I3[7]
.sym 19929 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 19930 spi_clk$SB_IO_OUT_$glb_clk
.sym 19931 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 19975 counter_current_param[2]
.sym 19976 counter_current_param[3]
.sym 19977 counter_current_param[4]
.sym 19978 counter_current_param[5]
.sym 19979 counter_current_param[6]
.sym 19980 counter_current_param[7]
.sym 19982 spi_mosi_SB_LUT4_I3_O[0]
.sym 19986 spi_mosi$SB_IO_OUT
.sym 19987 spi_mosi_SB_LUT4_I3_O[3]
.sym 19988 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFN_D_Q[1]
.sym 19990 spi_mosi_SB_LUT4_I3_O[1]
.sym 19994 spi_mosi_SB_LUT4_I3_I1[1]
.sym 19996 spi_mosi_SB_LUT4_I3_I2[1]
.sym 19998 counter_current_param[1]
.sym 19999 spi_mosi_SB_LUT4_I3_I1[0]
.sym 20002 spi_mosi_SB_LUT4_I3_I1[1]
.sym 20004 counter_current_param[0]
.sym 20006 spi_mosi_SB_LUT4_I3_O[0]
.sym 20007 spi_mosi_SB_LUT4_I3_O[3]
.sym 20008 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFN_D_Q[1]
.sym 20012 spi_mosi_SB_LUT4_I3_I1[1]
.sym 20014 spi_mosi_SB_LUT4_I3_I1[0]
.sym 20015 spi_mosi$SB_IO_OUT
.sym 20018 counter_current_param[1]
.sym 20019 counter_current_param[3]
.sym 20020 counter_current_param[2]
.sym 20030 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFN_D_Q[1]
.sym 20031 spi_mosi_SB_LUT4_I3_O[1]
.sym 20032 spi_mosi_SB_LUT4_I3_O[0]
.sym 20033 spi_mosi_SB_LUT4_I3_O[3]
.sym 20036 counter_current_param[5]
.sym 20037 counter_current_param[6]
.sym 20038 counter_current_param[7]
.sym 20039 counter_current_param[4]
.sym 20042 counter_current_param[0]
.sym 20043 spi_mosi_SB_LUT4_I3_I1[0]
.sym 20044 spi_mosi_SB_LUT4_I3_I1[1]
.sym 20045 spi_mosi_SB_LUT4_I3_I2[1]
.sym 20048 counter_current_param[3]
.sym 20049 counter_current_param[2]
.sym 20051 counter_current_param[1]
.sym 21603 spi_cs$SB_IO_OUT
.sym 21745 spi_cs$SB_IO_OUT
.sym 23634 spi_cs_SB_LUT4_O_I3
.sym 23683 spi_cs_SB_LUT4_O_I3
.sym 23706 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 26343 spi_mosi$SB_IO_OUT
.sym 27429 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O
.sym 27453 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O
.sym 27459 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 27460 spi_cs$SB_IO_OUT
.sym 27476 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 27480 spi_cs$SB_IO_OUT
.sym 27519 spi_mosi$SB_IO_OUT
.sym 27532 spi_mosi$SB_IO_OUT
.sym 27934 delay_counter[4]
.sym 27935 delay_counter[5]
.sym 27936 delay_counter[6]
.sym 27937 delay_counter[7]
.sym 27939 delay_counter[0]
.sym 27944 delay_counter[1]
.sym 27948 delay_counter[2]
.sym 27949 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 27952 delay_counter[3]
.sym 27953 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 27956 delay_counter[4]
.sym 27957 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 27960 delay_counter[5]
.sym 27961 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 27964 delay_counter[6]
.sym 27965 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 27968 delay_counter[7]
.sym 27969 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 27972 delay_counter[8]
.sym 27973 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 27976 delay_counter[9]
.sym 27977 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 27980 delay_counter[10]
.sym 27981 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[10]
.sym 27984 delay_counter[11]
.sym 27985 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[11]
.sym 27988 delay_counter[12]
.sym 27989 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[12]
.sym 27992 delay_counter[13]
.sym 27993 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[13]
.sym 27996 delay_counter[14]
.sym 27997 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[14]
.sym 28000 delay_counter[15]
.sym 28001 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[15]
.sym 28004 delay_counter[16]
.sym 28005 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[16]
.sym 28008 delay_counter[17]
.sym 28009 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[17]
.sym 28012 delay_counter[18]
.sym 28013 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[18]
.sym 28016 delay_counter[19]
.sym 28017 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[19]
.sym 28020 delay_counter[20]
.sym 28021 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[20]
.sym 28024 delay_counter[21]
.sym 28025 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[21]
.sym 28028 delay_counter[22]
.sym 28029 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[22]
.sym 28032 delay_counter[23]
.sym 28033 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[23]
.sym 28035 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[0]
.sym 28036 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[1]
.sym 28037 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[2]
.sym 28038 delay_counter[12]
.sym 28039 delay_counter[13]
.sym 28040 delay_counter[14]
.sym 28041 delay_counter[15]
.sym 28043 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 28044 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 28045 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 28046 delay_counter[8]
.sym 28047 delay_counter[9]
.sym 28048 delay_counter[10]
.sym 28049 delay_counter[11]
.sym 28056 clk_counter_tx[1]
.sym 28057 clk_counter_tx[0]
.sym 28058 delay_counter[0]
.sym 28059 delay_counter[1]
.sym 28060 delay_counter[2]
.sym 28061 delay_counter[3]
.sym 28062 delay_counter[16]
.sym 28063 delay_counter[17]
.sym 28064 delay_counter[23]
.sym 28065 delay_counter[22]
.sym 28067 clk_counter_tx[0]
.sym 28072 clk_counter_tx[1]
.sym 28076 clk_counter_tx[2]
.sym 28077 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 28080 clk_counter_tx[3]
.sym 28081 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 28084 clk_counter_tx[4]
.sym 28085 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 28088 clk_counter_tx[5]
.sym 28089 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 28092 clk_counter_tx[6]
.sym 28093 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 28096 clk_counter_tx[7]
.sym 28097 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 28100 clk_counter_tx[8]
.sym 28101 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 28104 clk_counter_tx[9]
.sym 28105 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 28108 clk_counter_tx[10]
.sym 28109 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 28112 clk_counter_tx[11]
.sym 28113 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 28116 clk_counter_tx[12]
.sym 28117 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 28120 clk_counter_tx[13]
.sym 28121 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 28124 clk_counter_tx[14]
.sym 28125 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 28128 clk_counter_tx[15]
.sym 28129 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 28132 clk_counter_tx[16]
.sym 28133 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 28136 clk_counter_tx[17]
.sym 28137 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 28140 clk_counter_tx[18]
.sym 28141 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 28144 clk_counter_tx[19]
.sym 28145 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 28148 clk_counter_tx[20]
.sym 28149 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 28152 clk_counter_tx[21]
.sym 28153 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 28156 clk_counter_tx[22]
.sym 28157 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 28160 clk_counter_tx[23]
.sym 28161 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 28164 clk_counter_tx[24]
.sym 28165 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 28185 clk_counter_tx[0]
.sym 28191 clk_counter_tx[23]
.sym 28192 clk_counter_tx[24]
.sym 28193 clk_counter_tx[0]
.sym 28451 delay_counter_SB_DFFE_Q_23_D[0]
.sym 28456 delay_counter_SB_DFFE_Q_23_D[1]
.sym 28457 delay_counter[1]
.sym 28460 delay_counter_SB_DFFE_Q_23_D[2]
.sym 28461 delay_counter[2]
.sym 28464 delay_counter_SB_DFFE_Q_23_D[3]
.sym 28465 delay_counter[3]
.sym 28468 delay_counter_SB_DFFE_Q_23_D[4]
.sym 28469 delay_counter[4]
.sym 28472 delay_counter_SB_DFFE_Q_23_D[5]
.sym 28473 delay_counter[5]
.sym 28476 delay_counter_SB_DFFE_Q_23_D[6]
.sym 28477 delay_counter[6]
.sym 28480 delay_counter_SB_DFFE_Q_23_D[7]
.sym 28481 delay_counter[7]
.sym 28484 delay_counter_SB_DFFE_Q_23_D[8]
.sym 28485 delay_counter[8]
.sym 28488 delay_counter_SB_DFFE_Q_23_D[9]
.sym 28489 delay_counter[9]
.sym 28492 delay_counter_SB_DFFE_Q_23_D[10]
.sym 28493 delay_counter[10]
.sym 28496 delay_counter_SB_DFFE_Q_23_D[11]
.sym 28497 delay_counter[11]
.sym 28500 delay_counter_SB_DFFE_Q_23_D[12]
.sym 28501 delay_counter[12]
.sym 28504 delay_counter_SB_DFFE_Q_23_D[13]
.sym 28505 delay_counter[13]
.sym 28508 delay_counter_SB_DFFE_Q_23_D[14]
.sym 28509 delay_counter[14]
.sym 28512 delay_counter_SB_DFFE_Q_23_D[15]
.sym 28513 delay_counter[15]
.sym 28516 delay_counter_SB_DFFE_Q_23_D[16]
.sym 28517 delay_counter[16]
.sym 28520 delay_counter_SB_DFFE_Q_23_D[17]
.sym 28521 delay_counter[17]
.sym 28524 delay_counter_SB_DFFE_Q_23_D[18]
.sym 28525 delay_counter[18]
.sym 28527 $PACKER_VCC_NET
.sym 28528 delay_counter_SB_DFFE_Q_23_D[19]
.sym 28529 delay_counter[19]
.sym 28531 $PACKER_VCC_NET
.sym 28532 delay_counter_SB_DFFE_Q_23_D[20]
.sym 28533 delay_counter[20]
.sym 28535 $PACKER_VCC_NET
.sym 28536 delay_counter_SB_DFFE_Q_23_D[21]
.sym 28539 $PACKER_VCC_NET
.sym 28540 delay_counter_SB_DFFE_Q_23_D[22]
.sym 28541 delay_counter[22]
.sym 28544 delay_counter_SB_DFFE_Q_23_D[23]
.sym 28545 delay_counter[23]
.sym 28547 reset_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 28548 reset_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 28549 reset_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 28552 delay_counter[1]
.sym 28553 delay_counter[0]
.sym 28554 delay_counter[18]
.sym 28555 delay_counter[19]
.sym 28556 delay_counter[20]
.sym 28557 delay_counter[21]
.sym 28558 delay_counter_SB_DFFE_Q_23_D[0]
.sym 28562 delay_counter[18]
.sym 28563 delay_counter[19]
.sym 28564 delay_counter[20]
.sym 28565 delay_counter[21]
.sym 28573 delay_counter[0]
.sym 28577 delay_counter[21]
.sym 28579 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 28580 reset_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 28581 reset_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 28586 $PACKER_VCC_NET
.sym 28591 clk_counter_tx[1]
.sym 28592 clk_counter_tx[2]
.sym 28593 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 28598 clk_counter_tx[3]
.sym 28599 clk_counter_tx[4]
.sym 28600 clk_counter_tx[5]
.sym 28601 clk_counter_tx[6]
.sym 28602 clk_counter_tx[7]
.sym 28603 clk_counter_tx[8]
.sym 28604 clk_counter_tx[9]
.sym 28605 clk_counter_tx[10]
.sym 28626 clk_counter_tx[11]
.sym 28627 clk_counter_tx[12]
.sym 28628 clk_counter_tx[13]
.sym 28629 clk_counter_tx[14]
.sym 28638 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 28639 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0[1]
.sym 28640 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0[2]
.sym 28641 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0[3]
.sym 28642 clk_counter_tx[19]
.sym 28643 clk_counter_tx[20]
.sym 28644 clk_counter_tx[21]
.sym 28645 clk_counter_tx[22]
.sym 28647 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 28648 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 28649 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 28650 clk_counter_tx[15]
.sym 28651 clk_counter_tx[16]
.sym 28652 clk_counter_tx[17]
.sym 28653 clk_counter_tx[18]
.sym 28678 spi_clk$SB_IO_OUT
.sym 28705 spi_clk_SB_LUT4_O_I3
.sym 28899 current_pixel[0]
.sym 28904 current_pixel[1]
.sym 28908 current_pixel[2]
.sym 28909 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[2]
.sym 28912 current_pixel[3]
.sym 28913 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[3]
.sym 28916 current_pixel[4]
.sym 28917 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[4]
.sym 28920 current_pixel[5]
.sym 28921 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[5]
.sym 28924 current_pixel[6]
.sym 28925 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[6]
.sym 28928 current_pixel[7]
.sym 28929 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[7]
.sym 28932 current_pixel[8]
.sym 28933 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[8]
.sym 28936 current_pixel[9]
.sym 28937 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[9]
.sym 28940 current_pixel[10]
.sym 28941 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[10]
.sym 28944 current_pixel[11]
.sym 28945 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[11]
.sym 28948 current_pixel[12]
.sym 28949 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[12]
.sym 28952 current_pixel[13]
.sym 28953 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[13]
.sym 28956 current_pixel[14]
.sym 28957 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[14]
.sym 28960 current_pixel[15]
.sym 28961 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[15]
.sym 28964 current_pixel[16]
.sym 28965 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[16]
.sym 28968 current_pixel[17]
.sym 28969 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[17]
.sym 28972 current_pixel[18]
.sym 28973 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[18]
.sym 28976 current_pixel[19]
.sym 28977 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[19]
.sym 28978 current_pixel[17]
.sym 28979 current_pixel[18]
.sym 28980 current_pixel[19]
.sym 28981 current_pixel[0]
.sym 28982 current_pixel[11]
.sym 28983 current_pixel[14]
.sym 28984 current_pixel[15]
.sym 28985 current_pixel[16]
.sym 29093 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 29384 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 29385 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 29410 current_pixel[5]
.sym 29411 current_pixel[6]
.sym 29412 current_pixel[7]
.sym 29413 current_pixel[8]
.sym 29416 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 29417 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 29418 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_1_O[0]
.sym 29419 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_1_O[1]
.sym 29420 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_1_O[2]
.sym 29421 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_1_O[3]
.sym 29424 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
.sym 29425 is_init_SB_LUT4_I0_I2[0]
.sym 29426 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 29427 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 29428 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 29429 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 29430 current_pixel[1]
.sym 29431 current_pixel[2]
.sym 29432 current_pixel[3]
.sym 29433 current_pixel[4]
.sym 29436 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_1_O[0]
.sym 29437 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 29438 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
.sym 29439 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFNESS_D_Q[0]
.sym 29440 is_init_SB_LUT4_I0_I2[0]
.sym 29441 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 29442 state[5]
.sym 29443 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 29444 state[4]
.sym 29445 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 29447 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 29448 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 29449 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 29452 current_pixel[1]
.sym 29453 current_pixel[0]
.sym 29454 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_I1_I0[0]
.sym 29455 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I0[1]
.sym 29456 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_I1_I0[2]
.sym 29457 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I0[2]
.sym 29458 state[5]
.sym 29459 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 29460 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 29461 state[4]
.sym 29462 current_pixel[9]
.sym 29463 current_pixel[10]
.sym 29464 current_pixel[12]
.sym 29465 current_pixel[13]
.sym 29467 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 29468 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 29469 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 29470 state[5]
.sym 29471 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 29472 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 29473 state[4]
.sym 29474 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 29475 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 29476 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 29477 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 29481 current_pixel[0]
.sym 29483 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 29484 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 29485 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 29486 state[5]
.sym 29487 state[4]
.sym 29488 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 29489 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 29490 state[4]
.sym 29491 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 29492 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 29493 state[5]
.sym 29495 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 29496 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 29497 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 29498 is_init_SB_LUT4_I0_I2[0]
.sym 29499 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 29500 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
.sym 29501 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 29503 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 29504 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 29505 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 29507 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.sym 29508 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[1]
.sym 29509 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[2]
.sym 29512 is_init_SB_LUT4_I0_I2[0]
.sym 29513 is_init_SB_LUT4_I0_I2[1]
.sym 29514 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I0[2]
.sym 29515 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.sym 29516 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[2]
.sym 29517 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[3]
.sym 29518 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 29519 is_init_SB_LUT4_I0_I1[0]
.sym 29520 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 29521 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 29523 is_init_SB_LUT4_I0_I2[0]
.sym 29524 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 29525 is_init_SB_LUT4_I0_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 29526 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 29527 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.sym 29528 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 29529 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 29530 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[2]
.sym 29531 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_I2[1]
.sym 29532 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_I2[2]
.sym 29533 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 29536 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
.sym 29537 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 29539 current_byte_pos[0]
.sym 29543 current_byte_pos[1]
.sym 29544 $PACKER_VCC_NET
.sym 29545 current_byte_pos[0]
.sym 29547 current_byte_pos[2]
.sym 29548 $PACKER_VCC_NET
.sym 29549 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFN_D_Q_SB_LUT4_O_I3[2]
.sym 29551 current_byte_pos[3]
.sym 29552 $PACKER_VCC_NET
.sym 29553 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFN_D_Q_SB_LUT4_O_I3[3]
.sym 29555 current_byte_pos[4]
.sym 29556 $PACKER_VCC_NET
.sym 29557 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFN_D_Q_SB_LUT4_O_I3[4]
.sym 29560 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[1]
.sym 29561 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[2]
.sym 29565 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 29576 advertise_pixel_consume
.sym 29577 advertise_pixel_consume_buffer
.sym 29586 advertise_pixel_consume
.sym 29590 $PACKER_VCC_NET
.sym 29626 $PACKER_VCC_NET
.sym 29860 is_init_SB_LUT4_I0_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 29861 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFNESS_D_Q[0]
.sym 29868 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_I2[1]
.sym 29869 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 29871 is_init_SB_LUT4_I0_I2[0]
.sym 29872 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 29873 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 29876 is_init_SB_LUT4_I0_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 29877 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 29883 is_init_SB_LUT4_I0_I2[0]
.sym 29884 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 29885 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 29892 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 29893 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 29896 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 29897 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 29899 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_1_O[3]
.sym 29900 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1]
.sym 29901 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2]
.sym 29904 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 29905 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 29907 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFNESS_D_Q[0]
.sym 29908 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
.sym 29909 is_init_SB_LUT4_I0_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 29912 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_I3[0]
.sym 29913 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 29914 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 29915 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 29916 is_init_SB_LUT4_I0_O_SB_LUT4_O_3_I2[2]
.sym 29917 is_init_SB_LUT4_I0_O_SB_LUT4_O_3_I2[3]
.sym 29918 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 29919 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFNESS_D_Q[0]
.sym 29920 is_init_SB_LUT4_I0_I2[0]
.sym 29921 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 29922 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[3]
.sym 29923 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1[0]
.sym 29924 is_init_SB_LUT4_I1_O[1]
.sym 29925 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 29926 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 29927 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1[0]
.sym 29928 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 29929 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 29930 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFNESS_D_Q[0]
.sym 29931 is_init_SB_LUT4_I0_I2[0]
.sym 29932 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
.sym 29933 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 29936 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 29937 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2]
.sym 29939 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 29940 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 29941 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2]
.sym 29942 is_init_SB_LUT4_I0_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 29943 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 29944 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 29945 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 29946 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 29947 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 29948 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 29949 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 29950 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 29951 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 29952 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 29953 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 29954 is_init_SB_LUT4_I0_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 29955 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFNESS_D_Q[0]
.sym 29956 is_init_SB_LUT4_I0_I2[0]
.sym 29957 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 29958 state[4]
.sym 29959 state[5]
.sym 29960 is_init_SB_LUT4_I0_I2[0]
.sym 29961 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 29963 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 29964 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 29965 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[3]
.sym 29967 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 29968 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[3]
.sym 29969 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 29970 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 29971 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 29972 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 29973 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 29976 is_init_SB_LUT4_I0_I2[0]
.sym 29977 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 29978 is_init_SB_LUT4_I0_I1[2]
.sym 29979 is_init_SB_LUT4_I1_O[1]
.sym 29980 is_init_SB_LUT4_I0_O_SB_LUT4_O_3_I2[2]
.sym 29981 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 29982 is_init_SB_LUT4_I0_I2[0]
.sym 29983 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFNESS_D_Q[0]
.sym 29984 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 29985 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 29986 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 29987 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 29988 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 29989 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 29992 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 29993 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 29996 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_I3[0]
.sym 29997 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 29998 is_init_SB_LUT4_I0_I1[1]
.sym 29999 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 30000 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 30001 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 30002 is_init
.sym 30003 is_init_SB_LUT4_I0_I1[1]
.sym 30004 is_init_SB_LUT4_I0_I2[1]
.sym 30005 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[2]
.sym 30008 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 30009 is_init_SB_LUT4_I0_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 30012 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 30013 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFNESS_D_Q[0]
.sym 30016 is_init_SB_LUT4_I0_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 30017 is_init_SB_LUT4_I0_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 30019 is_init_SB_LUT4_I0_I2[0]
.sym 30020 is_init_SB_LUT4_I0_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 30021 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 30023 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 30024 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 30025 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 30027 is_init
.sym 30028 is_init_SB_LUT4_I0_I1[1]
.sym 30029 is_init_SB_LUT4_I0_I1[0]
.sym 30031 is_init_SB_LUT4_I0_I1[0]
.sym 30032 is_init_SB_LUT4_I0_I1[1]
.sym 30033 is_init_SB_LUT4_I0_I1[2]
.sym 30034 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 30035 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
.sym 30036 is_init_SB_LUT4_I0_I2[0]
.sym 30037 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 30038 is_init_SB_LUT4_I0_I2[0]
.sym 30039 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 30040 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 30041 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
.sym 30042 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_I2[1]
.sym 30043 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 30044 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 30045 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 30046 $PACKER_VCC_NET
.sym 30052 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[2]
.sym 30053 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[1]
.sym 30056 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 30057 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
.sym 30060 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFNESS_D_Q[0]
.sym 30061 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 30062 current_byte_pos[3]
.sym 30063 current_byte_pos[4]
.sym 30064 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_I0[2]
.sym 30065 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 30067 is_init_SB_LUT4_I0_I2[0]
.sym 30068 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFNESS_D_Q[0]
.sym 30069 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 30073 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 30077 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 30078 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I0[0]
.sym 30079 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I0[1]
.sym 30080 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I0[2]
.sym 30081 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I0[3]
.sym 30086 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 30087 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 30088 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 30089 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[3]
.sym 30101 advertise_pixel_consume
.sym 30106 buffer_pixel_write[10]
.sym 30212 enable_SB_LUT4_I3_I2[0]
.sym 30213 enable
.sym 30370 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 30371 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 30372 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 30373 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_I2[1]
.sym 30376 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 30377 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 30384 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 30385 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 30386 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 30387 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 30388 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 30389 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 30391 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 30392 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 30393 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 30396 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 30397 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 30402 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 30403 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 30404 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 30405 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 30408 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 30409 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 30410 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 30411 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1]
.sym 30412 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[1]
.sym 30413 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 30415 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 30416 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[1]
.sym 30417 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[2]
.sym 30420 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 30421 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 30422 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 30423 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 30424 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 30425 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 30427 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 30428 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1[1]
.sym 30429 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1[2]
.sym 30430 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 30431 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 30432 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 30433 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 30435 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 30436 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 30437 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 30438 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 30439 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 30440 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 30441 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 30444 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_1_O[0]
.sym 30445 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[2]
.sym 30447 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 30448 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 30449 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 30450 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 30451 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 30452 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 30453 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 30454 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 30455 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 30456 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[1]
.sym 30457 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[2]
.sym 30458 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 30459 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 30460 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[2]
.sym 30461 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[3]
.sym 30462 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_I3[0]
.sym 30463 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_1_O[0]
.sym 30464 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_I0_SB_LUT4_I2_O[2]
.sym 30465 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 30467 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 30468 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 30469 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 30470 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 30471 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 30472 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 30473 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 30475 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1[0]
.sym 30476 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1[1]
.sym 30477 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1[2]
.sym 30478 is_init_SB_LUT4_I0_I2[0]
.sym 30479 state[4]
.sym 30480 state[5]
.sym 30481 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 30482 state[4]
.sym 30483 state[5]
.sym 30484 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 30485 is_init_SB_LUT4_I0_I2[0]
.sym 30486 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1[0]
.sym 30487 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1[1]
.sym 30488 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1[2]
.sym 30489 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 30492 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 30493 is_init_SB_LUT4_I0_I2[0]
.sym 30494 is_init_SB_LUT4_I0_I2[0]
.sym 30495 state[4]
.sym 30496 state[5]
.sym 30497 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 30499 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_1_O[0]
.sym 30500 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 30501 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 30504 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 30505 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[2]
.sym 30506 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 30507 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 30508 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 30509 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 30510 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 30511 is_init_SB_LUT4_I0_I1[1]
.sym 30512 is_init_SB_LUT4_I0_I1[2]
.sym 30513 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 30515 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 30516 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 30517 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 30520 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 30521 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 30522 state[5]
.sym 30523 is_init_SB_LUT4_I0_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 30524 state[4]
.sym 30525 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 30526 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 30527 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 30528 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 30529 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 30532 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 30533 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 30535 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O[0]
.sym 30536 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O[1]
.sym 30537 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
.sym 30538 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 30539 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 30540 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 30541 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[3]
.sym 30542 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_I0[2]
.sym 30543 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 30544 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_I1[2]
.sym 30545 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 30547 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 30548 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 30549 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_1_O[1]
.sym 30552 is_init_SB_LUT4_I0_I1[1]
.sym 30553 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 30556 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_1_O[0]
.sym 30557 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 30558 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 30559 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 30560 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 30561 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 30562 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 30563 pixel_display_SB_DFFNE_Q_E[1]
.sym 30564 pixel_display_SB_DFFNE_Q_E[2]
.sym 30565 pixel_display_SB_DFFNE_Q_E[3]
.sym 30566 pixel_display_SB_DFFNE_Q_E[3]
.sym 30567 pixel_display_SB_DFFNE_Q_E[2]
.sym 30568 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 30569 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O[2]
.sym 30570 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 30571 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I1[1]
.sym 30572 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I1[2]
.sym 30573 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I1[3]
.sym 30575 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFN_D_Q[2]
.sym 30576 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O[1]
.sym 30577 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O[2]
.sym 30579 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O[0]
.sym 30580 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O[1]
.sym 30581 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O[2]
.sym 30584 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I3_I0[2]
.sym 30585 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 30588 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 30589 pixel_display_SB_DFFNE_Q_E[1]
.sym 30590 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 30591 is_init_SB_LUT4_I0_I1[0]
.sym 30592 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 30593 pixel_display_SB_LUT4_I0_O[3]
.sym 30594 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 30595 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[2]
.sym 30596 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 30597 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 30600 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 30601 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 30610 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 30611 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 30612 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 30613 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_I3[0]
.sym 30614 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O[0]
.sym 30615 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O[1]
.sym 30616 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O[2]
.sym 30617 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O[3]
.sym 30618 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 30619 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 30620 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 30621 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 30622 pixel_display[10]
.sym 30623 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 30624 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 30625 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 30884 counter_send_interval[6]
.sym 30885 counter_send_interval[7]
.sym 30892 counter_send_interval[1]
.sym 30893 counter_send_interval[0]
.sym 30901 counter_send_interval[0]
.sym 30906 counter_send_interval[5]
.sym 30907 counter_send_interval[4]
.sym 30908 counter_send_interval[7]
.sym 30909 counter_send_interval[6]
.sym 30916 counter_send_interval[1]
.sym 30917 counter_send_interval[3]
.sym 30918 counter_send_interval[15]
.sym 30919 counter_send_interval[12]
.sym 30920 counter_send_interval[14]
.sym 30921 counter_send_interval[8]
.sym 30922 counter_send_interval[15]
.sym 30923 counter_send_interval[14]
.sym 30924 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I1[2]
.sym 30925 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 30928 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 30929 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 30930 counter_send_interval[13]
.sym 30931 counter_send_interval[15]
.sym 30932 counter_send_interval[12]
.sym 30933 counter_send_interval[14]
.sym 30934 counter_send_interval[0]
.sym 30935 counter_send_interval[2]
.sym 30936 counter_send_interval[12]
.sym 30937 counter_send_interval[18]
.sym 30938 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I0[0]
.sym 30939 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 30940 counter_send_interval[11]
.sym 30941 counter_send_interval[10]
.sym 30942 counter_send_interval[1]
.sym 30943 counter_send_interval[3]
.sym 30944 counter_send_interval[0]
.sym 30945 counter_send_interval[2]
.sym 30948 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 30949 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 30950 counter_send_interval[9]
.sym 30951 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I1[1]
.sym 30952 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I1[2]
.sym 30953 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 30955 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 30956 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3[1]
.sym 30957 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 30958 counter_send_interval[8]
.sym 30959 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 30960 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 30961 counter_send_interval[9]
.sym 30964 counter_send_interval[13]
.sym 30965 counter_send_interval[24]
.sym 30967 counter_send_interval[11]
.sym 30968 counter_send_interval[8]
.sym 30969 counter_send_interval[9]
.sym 30971 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 30972 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 30973 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 30976 counter_send_interval[19]
.sym 30977 counter_send_interval[18]
.sym 30978 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 30979 pixel_display_SB_DFFNE_Q_E_SB_LUT4_O_I1[1]
.sym 30980 pixel_display_SB_DFFNE_Q_E_SB_LUT4_O_I1[2]
.sym 30981 pixel_display_SB_DFFNE_Q_E_SB_LUT4_O_I1[0]
.sym 30982 counter_send_interval[5]
.sym 30983 counter_send_interval[17]
.sym 30984 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 30985 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 30986 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I0[0]
.sym 30987 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I1[1]
.sym 30988 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I2[2]
.sym 30989 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3[1]
.sym 30992 counter_send_interval[17]
.sym 30993 counter_send_interval[16]
.sym 30995 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 30996 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 30997 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]
.sym 30998 counter_send_interval[24]
.sym 30999 counter_send_interval[10]
.sym 31000 counter_send_interval[19]
.sym 31001 counter_send_interval[18]
.sym 31002 pixel_display_SB_DFFNE_Q_E_SB_LUT4_O_I1[0]
.sym 31003 pixel_display_SB_DFFNE_Q_E_SB_LUT4_O_I1[1]
.sym 31004 pixel_display_SB_DFFNE_Q_E_SB_LUT4_O_I1[2]
.sym 31005 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 31006 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 31007 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 31008 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 31009 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 31013 pixel_display_SB_DFFNE_Q_E[1]
.sym 31014 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 31015 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]
.sym 31016 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[2]
.sym 31017 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[3]
.sym 31018 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 31019 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 31020 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 31021 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 31022 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 31023 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 31024 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 31025 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 31026 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 31027 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 31028 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 31029 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 31030 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 31031 spi_mosi_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 31032 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 31033 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 31034 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 31035 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 31036 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 31037 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 31038 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 31039 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 31040 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 31041 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 31042 spi_mosi_SB_LUT4_I0_O[0]
.sym 31043 spi_mosi_SB_LUT4_I0_O[1]
.sym 31044 spi_mosi_SB_LUT4_I0_O[2]
.sym 31045 spi_mosi_SB_LUT4_I0_O[3]
.sym 31046 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 31048 counter_current_param[1]
.sym 31049 counter_current_param[0]
.sym 31050 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFN_D_Q[1]
.sym 31051 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_1_O[1]
.sym 31052 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2[0]
.sym 31053 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_O[3]
.sym 31055 spi_mosi_SB_LUT4_I3_I1[1]
.sym 31056 spi_mosi_SB_LUT4_I3_I1[0]
.sym 31057 counter_current_param[0]
.sym 31060 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 31061 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 31064 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 31065 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 31066 spi_mosi_SB_LUT4_I3_I1[1]
.sym 31067 spi_mosi_SB_LUT4_I3_I1[0]
.sym 31068 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2[0]
.sym 31069 pixel_display_SB_DFFNE_Q_E[1]
.sym 31070 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2[0]
.sym 31071 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 31072 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I3_1_O[1]
.sym 31073 counter_current_param[0]
.sym 31076 spi_mosi_SB_LUT4_I3_I1[0]
.sym 31077 spi_mosi_SB_LUT4_I3_I1[1]
.sym 31079 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 31080 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[1]
.sym 31081 is_init_SB_LUT4_I0_I1[1]
.sym 31082 spi_mosi$SB_IO_OUT
.sym 31083 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_O[1]
.sym 31084 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_O[2]
.sym 31085 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_O[3]
.sym 31086 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 31087 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 31088 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 31089 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 31090 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 31091 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 31092 pixel_display_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 31093 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 31094 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 31095 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 31096 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 31097 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_1_O_SB_LUT4_I0_O[3]
.sym 31099 counter_current_param[0]
.sym 31100 spi_mosi_SB_LUT4_I3_I2[1]
.sym 31101 spi_mosi_SB_LUT4_I3_I1[1]
.sym 31103 spi_mosi_SB_LUT4_I3_I1[1]
.sym 31104 spi_mosi_SB_LUT4_I3_I2[1]
.sym 31105 counter_current_param[0]
.sym 31110 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 31111 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFN_D_Q[1]
.sym 31112 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 31113 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 31122 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 31123 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 31124 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 31125 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFN_D_Q[1]
.sym 31127 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 31128 is_init_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 31129 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 31395 counter_send_interval[0]
.sym 31400 counter_send_interval[1]
.sym 31404 counter_send_interval[2]
.sym 31405 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[2]
.sym 31408 counter_send_interval[3]
.sym 31409 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[3]
.sym 31412 counter_send_interval[4]
.sym 31413 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[4]
.sym 31416 counter_send_interval[5]
.sym 31417 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[5]
.sym 31420 counter_send_interval[6]
.sym 31421 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[6]
.sym 31424 counter_send_interval[7]
.sym 31425 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[7]
.sym 31428 counter_send_interval[8]
.sym 31429 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[8]
.sym 31432 counter_send_interval[9]
.sym 31433 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[9]
.sym 31436 counter_send_interval[10]
.sym 31437 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[10]
.sym 31440 counter_send_interval[11]
.sym 31441 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[11]
.sym 31444 counter_send_interval[12]
.sym 31445 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[12]
.sym 31448 counter_send_interval[13]
.sym 31449 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[13]
.sym 31452 counter_send_interval[14]
.sym 31453 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[14]
.sym 31456 counter_send_interval[15]
.sym 31457 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[15]
.sym 31460 counter_send_interval[16]
.sym 31461 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[16]
.sym 31464 counter_send_interval[17]
.sym 31465 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[17]
.sym 31468 counter_send_interval[18]
.sym 31469 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[18]
.sym 31472 counter_send_interval[19]
.sym 31473 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[19]
.sym 31476 counter_send_interval[20]
.sym 31477 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[20]
.sym 31480 counter_send_interval[21]
.sym 31481 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[21]
.sym 31484 counter_send_interval[22]
.sym 31485 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[22]
.sym 31488 counter_send_interval[23]
.sym 31489 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[23]
.sym 31492 counter_send_interval[24]
.sym 31493 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[24]
.sym 31494 counter_send_interval[20]
.sym 31495 counter_send_interval[21]
.sym 31496 counter_send_interval[22]
.sym 31497 counter_send_interval[23]
.sym 31498 counter_send_interval[24]
.sym 31499 counter_send_interval[4]
.sym 31500 counter_send_interval[16]
.sym 31501 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 31502 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_1_O[0]
.sym 31503 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]
.sym 31504 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O[2]
.sym 31505 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O[0]
.sym 31506 counter_send_interval[17]
.sym 31507 counter_send_interval[11]
.sym 31508 counter_send_interval[5]
.sym 31509 counter_send_interval[10]
.sym 31511 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 31512 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]
.sym 31513 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_2_I3[2]
.sym 31514 counter_send_interval[19]
.sym 31515 counter_send_interval[10]
.sym 31516 counter_send_interval[4]
.sym 31517 counter_send_interval[16]
.sym 31518 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O[0]
.sym 31519 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]
.sym 31520 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O[2]
.sym 31521 pixel_display_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_1_O[0]
.sym 31524 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 31525 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 31526 pixel_display_SB_DFFNE_Q_E[1]
.sym 31543 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 31544 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 31545 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 31552 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 31553 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 31555 counter_current_param[0]
.sym 31560 counter_current_param[1]
.sym 31562 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 31564 counter_current_param[2]
.sym 31565 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 31566 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 31568 counter_current_param[3]
.sym 31569 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I3[3]
.sym 31570 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 31572 counter_current_param[4]
.sym 31573 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I3[4]
.sym 31574 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 31576 counter_current_param[5]
.sym 31577 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I3[5]
.sym 31578 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 31580 counter_current_param[6]
.sym 31581 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I3[6]
.sym 31582 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 31584 counter_current_param[7]
.sym 31585 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I3[7]
.sym 31587 spi_mosi_SB_LUT4_I3_O[0]
.sym 31588 spi_mosi_SB_LUT4_I3_O[3]
.sym 31589 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFN_D_Q[1]
.sym 31591 spi_mosi_SB_LUT4_I3_I1[0]
.sym 31592 spi_mosi_SB_LUT4_I3_I1[1]
.sym 31593 spi_mosi$SB_IO_OUT
.sym 31595 counter_current_param[1]
.sym 31596 counter_current_param[2]
.sym 31597 counter_current_param[3]
.sym 31602 spi_mosi_SB_LUT4_I3_O[0]
.sym 31603 spi_mosi_SB_LUT4_I3_O[1]
.sym 31604 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFN_D_Q[1]
.sym 31605 spi_mosi_SB_LUT4_I3_O[3]
.sym 31606 counter_current_param[4]
.sym 31607 counter_current_param[5]
.sym 31608 counter_current_param[6]
.sym 31609 counter_current_param[7]
.sym 31610 spi_mosi_SB_LUT4_I3_I2[1]
.sym 31611 spi_mosi_SB_LUT4_I3_I1[0]
.sym 31612 counter_current_param[0]
.sym 31613 spi_mosi_SB_LUT4_I3_I1[1]
.sym 31615 counter_current_param[2]
.sym 31616 counter_current_param[3]
.sym 31617 counter_current_param[1]
.sym 32065 spi_cs_SB_LUT4_O_I3
