<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Ecompass: PLL Configuration</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Ecompass
   &#160;<span id="projectnumber">version1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">PLL Configuration<div class="ingroups"><a class="el" href="group___s_t_m32_l1xx___h_a_l___driver.html">STM32L1xx_HAL_Driver</a> &raquo; <a class="el" href="group___r_c_c.html">RCC</a> &raquo; <a class="el" href="group___r_c_c___exported___macros.html">RCC Exported Macros</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaaf196a2df41b0bcbc32745c2b218e696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___configuration.html#gaaf196a2df41b0bcbc32745c2b218e696">__HAL_RCC_PLL_ENABLE</a>()&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#ga0b0a8f171b66cc0d767716ba23ad3c6f">RCC_CR_PLLON_BB</a> = <a class="el" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>)</td></tr>
<tr class="memdesc:gaaf196a2df41b0bcbc32745c2b218e696"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to enable the main PLL.  <a href="#gaaf196a2df41b0bcbc32745c2b218e696">More...</a><br /></td></tr>
<tr class="separator:gaaf196a2df41b0bcbc32745c2b218e696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga718a6afcb1492cc2796be78445a7d5ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___configuration.html#ga718a6afcb1492cc2796be78445a7d5ab">__HAL_RCC_PLL_DISABLE</a>()&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#ga0b0a8f171b66cc0d767716ba23ad3c6f">RCC_CR_PLLON_BB</a> = <a class="el" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</td></tr>
<tr class="memdesc:ga718a6afcb1492cc2796be78445a7d5ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to disable the main PLL.  <a href="#ga718a6afcb1492cc2796be78445a7d5ab">More...</a><br /></td></tr>
<tr class="separator:ga718a6afcb1492cc2796be78445a7d5ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2145b44e05d90ad3ff43653ee98cbba7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___configuration.html#ga2145b44e05d90ad3ff43653ee98cbba7">__HAL_RCC_PLL_CONFIG</a>(__RCC_PLLSOURCE__,  __PLLMUL__,  __PLLDIV__)&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, (<a class="el" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga538fd5df8d890696483a0e901d739309">RCC_CFGR_PLLMUL</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gad6d1731e7b6bfda6962dcef892cfdede">RCC_CFGR_PLLDIV</a>),((__RCC_PLLSOURCE__) | (__PLLMUL__) | (__PLLDIV__)))</td></tr>
<tr class="memdesc:ga2145b44e05d90ad3ff43653ee98cbba7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the main PLL clock source, multiplication and division factors.  <a href="#ga2145b44e05d90ad3ff43653ee98cbba7">More...</a><br /></td></tr>
<tr class="separator:ga2145b44e05d90ad3ff43653ee98cbba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ea1390f8124e2b3b8d53e95541d6e53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___configuration.html#ga3ea1390f8124e2b3b8d53e95541d6e53">__HAL_RCC_GET_PLL_OSCSOURCE</a>()&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a>)))</td></tr>
<tr class="memdesc:ga3ea1390f8124e2b3b8d53e95541d6e53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get oscillator clock selected as PLL input clock.  <a href="#ga3ea1390f8124e2b3b8d53e95541d6e53">More...</a><br /></td></tr>
<tr class="separator:ga3ea1390f8124e2b3b8d53e95541d6e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga3ea1390f8124e2b3b8d53e95541d6e53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ea1390f8124e2b3b8d53e95541d6e53">&#9670;&nbsp;</a></span>__HAL_RCC_GET_PLL_OSCSOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_PLL_OSCSOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get oscillator clock selected as PLL input clock. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source used for PLL entry. The returned value can be one of the following: <ul>
<li><a class="el" href="group___r_c_c___p_l_l___clock___source.html#ga0e07703f1ccb3d60f8a47a2dc631c218">RCC_PLLSOURCE_HSI</a> HSI oscillator clock selected as PLL input clock </li>
<li><a class="el" href="group___r_c_c___p_l_l___clock___source.html#ga197cea7fe5c2db26fe7fcdb0f99dd4d7">RCC_PLLSOURCE_HSE</a> HSE oscillator clock selected as PLL input clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2145b44e05d90ad3ff43653ee98cbba7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2145b44e05d90ad3ff43653ee98cbba7">&#9670;&nbsp;</a></span>__HAL_RCC_PLL_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__RCC_PLLSOURCE__, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLMUL__, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLDIV__&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, (<a class="el" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga538fd5df8d890696483a0e901d739309">RCC_CFGR_PLLMUL</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gad6d1731e7b6bfda6962dcef892cfdede">RCC_CFGR_PLLDIV</a>),((__RCC_PLLSOURCE__) | (__PLLMUL__) | (__PLLDIV__)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the main PLL clock source, multiplication and division factors. </p>
<dl class="section note"><dt>Note</dt><dd>This function must be used only when the main PLL is disabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__RCC_PLLSOURCE__</td><td>specifies the PLL entry clock source. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c___p_l_l___clock___source.html#ga0e07703f1ccb3d60f8a47a2dc631c218">RCC_PLLSOURCE_HSI</a> HSI oscillator clock selected as PLL clock entry </li>
<li><a class="el" href="group___r_c_c___p_l_l___clock___source.html#ga197cea7fe5c2db26fe7fcdb0f99dd4d7">RCC_PLLSOURCE_HSE</a> HSE oscillator clock selected as PLL clock entry </li>
</ul>
</td></tr>
    <tr><td class="paramname">__PLLMUL__</td><td>specifies the multiplication factor for PLL VCO output clock This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#ga4ee529382af73885706795fd81538781">RCC_PLL_MUL3</a> PLLVCO = PLL clock entry x 3 </li>
<li><a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#ga2aedc8bc6552d98fb748b58a2379820b">RCC_PLL_MUL4</a> PLLVCO = PLL clock entry x 4 </li>
<li><a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#gae2f8dd748556470dcac6901ac7a3e650">RCC_PLL_MUL6</a> PLLVCO = PLL clock entry x 6 </li>
<li><a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#gaddfa6ebdecba8c5951a774b271fa82eb">RCC_PLL_MUL8</a> PLLVCO = PLL clock entry x 8 </li>
<li><a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#gaca5a5ddd829f682dd9a211e6a9be452a">RCC_PLL_MUL12</a> PLLVCO = PLL clock entry x 12 </li>
<li><a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#ga39bd735dbbdf7f4bbc122b833d2c92f3">RCC_PLL_MUL16</a> PLLVCO = PLL clock entry x 16 </li>
<li><a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#gaee672b4272b1054bb53278972bbd1c76">RCC_PLL_MUL24</a> PLLVCO = PLL clock entry x 24 </li>
<li><a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#gae37615feccd4bdf924c05c6d6576acc2">RCC_PLL_MUL32</a> PLLVCO = PLL clock entry x 32 </li>
<li><a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#gadd0f597bce64d1db8ad83fdfd15ed518">RCC_PLL_MUL48</a> PLLVCO = PLL clock entry x 48 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>The PLL VCO clock frequency must not exceed 96 MHz when the product is in Range 1, 48 MHz when the product is in Range 2 and 24 MHz when the product is in Range 3.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__PLLDIV__</td><td>specifies the division factor for PLL VCO input clock This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c___p_l_l___division___factor.html#gaa99ce6d8bb2024b91859445ea6dd6e8f">RCC_PLL_DIV2</a> PLL clock output = PLLVCO / 2 </li>
<li><a class="el" href="group___r_c_c___p_l_l___division___factor.html#ga08f44363e494f7ab9259e1c64b981dd2">RCC_PLL_DIV3</a> PLL clock output = PLLVCO / 3 </li>
<li><a class="el" href="group___r_c_c___p_l_l___division___factor.html#ga2632cb3df857c806ea08a4482df5daa6">RCC_PLL_DIV4</a> PLL clock output = PLLVCO / 4 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga718a6afcb1492cc2796be78445a7d5ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga718a6afcb1492cc2796be78445a7d5ab">&#9670;&nbsp;</a></span>__HAL_RCC_PLL_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#ga0b0a8f171b66cc0d767716ba23ad3c6f">RCC_CR_PLLON_BB</a> = <a class="el" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to disable the main PLL. </p>
<dl class="section note"><dt>Note</dt><dd>The main PLL can not be disabled if it is used as system clock source </dd></dl>

</div>
</div>
<a id="gaaf196a2df41b0bcbc32745c2b218e696"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf196a2df41b0bcbc32745c2b218e696">&#9670;&nbsp;</a></span>__HAL_RCC_PLL_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#ga0b0a8f171b66cc0d767716ba23ad3c6f">RCC_CR_PLLON_BB</a> = <a class="el" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to enable the main PLL. </p>
<dl class="section note"><dt>Note</dt><dd>After enabling the main PLL, the application software should wait on PLLRDY flag to be set indicating that PLL clock is stable and can be used as system clock source. </dd>
<dd>
The main PLL is disabled by hardware when entering STOP and STANDBY modes. </dd></dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
