$comment
	File created using the following command:
		vcd file lab10_task3.msim.vcd -direction
$end
$date
	Tue Dec 12 13:00:41 2017
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module traffi_vhd_vec_tst $end
$var wire 1 ! car_ew $end
$var wire 1 " car_ns $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var wire 1 % ryg_ew [2] $end
$var wire 1 & ryg_ew [1] $end
$var wire 1 ' ryg_ew [0] $end
$var wire 1 ( ryg_ns [2] $end
$var wire 1 ) ryg_ns [1] $end
$var wire 1 * ryg_ns [0] $end

$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var wire 1 . devoe $end
$var wire 1 / devclrn $end
$var wire 1 0 devpor $end
$var wire 1 1 ww_devoe $end
$var wire 1 2 ww_devclrn $end
$var wire 1 3 ww_devpor $end
$var wire 1 4 ww_rst $end
$var wire 1 5 ww_clk $end
$var wire 1 6 ww_car_ew $end
$var wire 1 7 ww_car_ns $end
$var wire 1 8 ww_ryg_ew [2] $end
$var wire 1 9 ww_ryg_ew [1] $end
$var wire 1 : ww_ryg_ew [0] $end
$var wire 1 ; ww_ryg_ns [2] $end
$var wire 1 < ww_ryg_ns [1] $end
$var wire 1 = ww_ryg_ns [0] $end
$var wire 1 > \ryg_ew[0]~output_o\ $end
$var wire 1 ? \ryg_ew[1]~output_o\ $end
$var wire 1 @ \ryg_ew[2]~output_o\ $end
$var wire 1 A \ryg_ns[0]~output_o\ $end
$var wire 1 B \ryg_ns[1]~output_o\ $end
$var wire 1 C \ryg_ns[2]~output_o\ $end
$var wire 1 D \clk~input_o\ $end
$var wire 1 E \car_ns~input_o\ $end
$var wire 1 F \present_state.GREEN_NS0~0_combout\ $end
$var wire 1 G \rst~input_o\ $end
$var wire 1 H \present_state.GREEN_NS0~q\ $end
$var wire 1 I \present_state.GREEN_NS1~0_combout\ $end
$var wire 1 J \present_state.GREEN_NS1~q\ $end
$var wire 1 K \present_state.GREEN_NS2~q\ $end
$var wire 1 L \present_state.GREEN_NS3~q\ $end
$var wire 1 M \car_ew~input_o\ $end
$var wire 1 N \Selector0~0_combout\ $end
$var wire 1 O \present_state.GREEN_NS4~q\ $end
$var wire 1 P \next_state.YELLOW_NS~0_combout\ $end
$var wire 1 Q \present_state.YELLOW_NS~q\ $end
$var wire 1 R \present_state.GREEN_EW0~q\ $end
$var wire 1 S \present_state.GREEN_EW1~q\ $end
$var wire 1 T \Selector1~0_combout\ $end
$var wire 1 U \present_state.GREEN_EW2~q\ $end
$var wire 1 V \Selector2~0_combout\ $end
$var wire 1 W \present_state.YELLOW_EW~q\ $end
$var wire 1 X \ryg_ns~2_combout\ $end
$var wire 1 Y \ALT_INV_rst~input_o\ $end
$var wire 1 Z \ALT_INV_present_state.YELLOW_EW~q\ $end
$var wire 1 [ \ALT_INV_ryg_ns~2_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
1$
0+
1,
x-
1.
1/
10
11
12
13
14
05
06
07
1>
1?
0@
0A
1B
1C
0D
0E
1F
1G
0H
1I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
1Z
1[
08
19
1:
1;
1<
0=
0%
1&
1'
1(
1)
0*
$end
#12500
1#
15
1D
#25000
0#
0$
05
04
0G
0D
1Y
#37500
1#
15
1D
1H
1J
0I
#50000
0#
05
0D
#62500
1#
15
1D
0J
1K
#75000
0#
05
0D
#87500
1#
15
1D
0K
1L
1N
#100000
0#
05
0D
#112500
1#
15
1D
0L
1O
1X
0[
1A
0B
1=
0<
1*
0)
#125000
0#
05
0D
#137500
1#
15
1D
#150000
0#
1"
05
17
1E
0D
#162500
1#
15
1D
#175000
0#
1!
05
16
1M
0D
0N
1P
#187500
1#
15
1D
0O
1Q
0P
#200000
0#
0!
0"
05
06
07
0E
0M
0D
#212500
1#
15
1D
0Q
1R
0X
1[
0A
1B
0=
1<
0*
1)
#225000
0#
05
0D
#237500
1#
15
1D
0R
1S
1T
#250000
0#
1!
05
16
1M
0D
#262500
1#
15
1D
0S
1U
#275000
0#
05
0D
#287500
1#
15
1D
#300000
0#
05
0D
#312500
1#
15
1D
#325000
0#
05
0D
#337500
1#
15
1D
#350000
0#
05
0D
#362500
1#
15
1D
#375000
0#
05
0D
#387500
1#
15
1D
#400000
0#
05
0D
#412500
1#
15
1D
#425000
0#
0!
05
06
0M
0D
#437500
1#
15
1D
#450000
0#
05
0D
#462500
1#
15
1D
#475000
0#
1!
1"
05
16
17
1E
1M
0D
0T
1V
#487500
1#
15
1D
0U
1W
0Z
0F
0V
1@
0?
18
09
1%
0&
#500000
0#
05
0D
#512500
1#
15
1D
0H
0W
1Z
1F
1I
0@
1?
08
19
0%
1&
#525000
0#
05
0D
#537500
1#
15
1D
1H
1J
0I
#550000
0#
05
0D
#562500
1#
15
1D
0J
1K
#575000
0#
05
0D
#587500
1#
15
1D
0K
1L
1N
#600000
0#
05
0D
#612500
1#
15
1D
0L
1O
1P
1X
0N
0[
1A
0B
1=
0<
1*
0)
#625000
0#
0!
05
06
0M
0D
1N
0P
#637500
1#
15
1D
#650000
0#
05
0D
#662500
1#
15
1D
#675000
0#
05
0D
#687500
1#
15
1D
#700000
0#
05
0D
#712500
1#
15
1D
#725000
0#
05
0D
#737500
1#
15
1D
#750000
0#
05
0D
#762500
1#
15
1D
#775000
0#
1$
05
14
1G
0D
0Y
0H
0O
0N
0X
1I
1[
0A
1B
0=
1<
0*
1)
#787500
1#
15
1D
#800000
