<?xml version="1.0" encoding="utf-8" ?>

<module name="GENERAL" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="CONTROL_PADCONF_OFF" acronym="CONTROL_PADCONF_OFF" offset="0x0" width="32" description="Off mode pad configuration register">
		<bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000000" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="WKUPCTRLCLOCKDIV" width="1" begin="2" end="2" resetval="0x0" description="Wkup_ctrl module clock divider" range="" rwaccess="R/W"/>
		<bitfield id="STARTSAVE" width="1" begin="1" end="1" resetval="0x0" description="Start pad configuration registers save mechanism" range="" rwaccess="R/W"/>
		<bitfield id="FORCEOFFMODEEN" width="1" begin="0" end="0" resetval="0x0" description="Force OFF mode active" range="" rwaccess="R/W"/>
	</register>
	<register id="CONTROL_DEVCONF0" acronym="CONTROL_DEVCONF0" offset="0x4" width="32" description="Static device configuration register-0. Module dedicated functions">
		<bitfield id="SPARE0" width="5" begin="31" end="27" resetval="0x00" description="Spare bits" range="" rwaccess="R/W"/>
		<bitfield id="SPARE1" width="1" begin="26" end="26" resetval="0x1" description="Spare bit" range="" rwaccess="R/W"/>
		<bitfield id="SPARE2" width="1" begin="25" end="25" resetval="0x0" description="Spare bit" range="" rwaccess="R/W"/>
		<bitfield id="RESERVED" width="18" begin="24" end="7" resetval="0x000" description="Read returns reset value" range="" rwaccess="R"/>
		<bitfield id="MCBSP2_CLKS" width="1" begin="6" end="6" resetval="0x0" description="Select the CLKS input for the module McBSP2Note : There are no external pins McBSP2_CLKR and McBSP2_FSR for the module McBSP2. For this module, CLKR input is from the pin McBSP2_CLKX and FSR input is from the pin McBSP2_FSX ." range="" rwaccess="R/W"/>
		<bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="MCBSP1_FSR" width="1" begin="4" end="4" resetval="0x0" description="Select the FSR input for the module McBSP1" range="" rwaccess="R/W"/>
		<bitfield id="MCBSP1_CLKR" width="1" begin="3" end="3" resetval="0x0" description="Select the CLKR input for the module McBSP1" range="" rwaccess="R/W"/>
		<bitfield id="MCBSP1_CLKS" width="1" begin="2" end="2" resetval="0x0" description="Select the CLKS input for the module McBSP1" range="" rwaccess="R/W"/>
		<bitfield id="SENSDMAREQ1" width="1" begin="1" end="1" resetval="0x0" description="Set sensitivity on SYS.DMAREQ1 input pin" range="" rwaccess="R/W"/>
		<bitfield id="SENSDMAREQ0" width="1" begin="0" end="0" resetval="0x0" description="Set sensitivity on SYS.DMAREQ0 input pin" range="" rwaccess="R/W"/>
	</register>
	<register id="CONTROL_MSUSPENDMUX_0" acronym="CONTROL_MSUSPENDMUX_0" offset="0x20" width="32" description="MSuspend Control register: control the use of MSuspend signals at module level">
		<bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="MCBSP2MSCTRL" width="3" begin="23" end="21" resetval="0x0" description="Control McBSP_2 sensitivity to MCU and/or DSP MSuspend signals" range="" rwaccess="RW"/>
		<bitfield id="MCBSP1MSCTRL" width="3" begin="20" end="18" resetval="0x0" description="Control McBSP_1 sensitivity to MCU and/or DSP MSuspend signals" range="" rwaccess="RW"/>
		<bitfield id="I2C2MSCTRL" width="3" begin="17" end="15" resetval="0x0" description="Control I2C_2 sensitivity to MCU and/or DSP MSuspend signals" range="" rwaccess="RW"/>
		<bitfield id="I2C1MSCTRL" width="3" begin="14" end="12" resetval="0x0" description="Control I2C_1 sensitivity to MCU and/or DSP MSuspend signals" range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="12" begin="11" end="0" resetval="0x00" description="Read returns reset value." range="" rwaccess="R"/>
	</register>
	<register id="CONTROL_MSUSPENDMUX_1" acronym="CONTROL_MSUSPENDMUX_1" offset="0x24" width="32" description="MSuspend Control register : control the use of MSuspend signals at module level">
		<bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="GPTM7MSCTRL" width="3" begin="29" end="27" resetval="0x0" description="Control General Purpose Timer 7 sensitivity to MCU and/or DSP MSuspend signals" range="" rwaccess="RW"/>
		<bitfield id="GPTM6MSCTRL" width="3" begin="26" end="24" resetval="0x0" description="Control General Purpose Timer 6 sensitivity to MCU and/or DSP MSuspend signals" range="" rwaccess="RW"/>
		<bitfield id="GPTM5MSCTRL" width="3" begin="23" end="21" resetval="0x0" description="Control General Purpose Timer 5 sensitivity to MCU and/or DSP MSuspend signals" range="" rwaccess="RW"/>
		<bitfield id="GPTM4MSCTRL" width="3" begin="20" end="18" resetval="0x0" description="Control General Purpose Timer 4 sensitivity to MCU and/or DSP MSuspend signals" range="" rwaccess="RW"/>
		<bitfield id="GPTM3MSCTRL" width="3" begin="17" end="15" resetval="0x0" description="Control General Purpose Timer 3 sensitivity to MCU and/or DSP MSuspend signals" range="" rwaccess="RW"/>
		<bitfield id="GPTM2MSCTRL" width="3" begin="14" end="12" resetval="0x0" description="Control General Purpose Timer 2 sensitivity to MCU and/or DSP MSuspend signals" range="" rwaccess="RW"/>
		<bitfield id="GPTM1MSCTRL" width="3" begin="11" end="9" resetval="0x0" description="Control General Purpose Timer 1 sensitivity to MCU and/or DSP MSuspend signals" range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="9" begin="8" end="0" resetval="0x00" description="Read returns reset value." range="" rwaccess="R"/>
	</register>
	<register id="CONTROL_MSUSPENDMUX_2" acronym="CONTROL_MSUSPENDMUX_2" offset="0x28" width="32" description="MSuspend Control register : control the use of MSuspend signals at module level">
		<bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="SYNCTMMSCTRL" width="3" begin="29" end="27" resetval="0x0" description="Control Sync Timer32K sensitivity to MCU and/or DSP MSuspend signals" range="" rwaccess="R/W"/>
		<bitfield id="RESERVED" width="3" begin="26" end="24" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="WD3MSCTRL" width="3" begin="23" end="21" resetval="0x1" description="Control Watch Dog 4 sensitivity to MCU and/or DSP MSuspend signals" range="" rwaccess="R/W"/>
		<bitfield id="WD2MSCTRL" width="3" begin="20" end="18" resetval="0x1" description="Control Watch Dog 2 sensitivity to MCU and/or DSP MSuspend signals" range="" rwaccess="R/W"/>
		<bitfield id="RESERVED" width="6" begin="17" end="12" resetval="0x8" description="Reserved. Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="GPTM11MSCTRL" width="3" begin="11" end="9" resetval="0x0" description="Control General Purpose Timer 11 sensitivity to MCU and/or DSP MSuspend signals" range="" rwaccess="R/W"/>
		<bitfield id="GPTM10MSCTRL" width="3" begin="8" end="6" resetval="0x0" description="Control General Purpose Timer 10 sensitivity to MCU and/or DSP MSuspend signals" range="" rwaccess="R/W"/>
		<bitfield id="GPTM9MSCTRL" width="3" begin="5" end="3" resetval="0x0" description="Control General Purpose Timer 9 sensitivity to MCU and/or DSP MSuspend signals" range="" rwaccess="R/W"/>
		<bitfield id="GPTM8MSCTRL" width="3" begin="2" end="0" resetval="0x0" description="Control General Purpose Timer 8 sensitivity to MCU and/or DSP MSuspend signals" range="" rwaccess="R/W"/>
	</register>
	<register id="CONTROL_MSUSPENDMUX_3" acronym="CONTROL_MSUSPENDMUX_3" offset="0x2C" width="32" description="MSuspend Control register : control the use of MSuspend signals at module level">
		<bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
	</register>
	<register id="CONTROL_MSUSPENDMUX_4" acronym="CONTROL_MSUSPENDMUX_4" offset="0x30" width="32" description="MSuspend Control register: control the use of MSuspend signals at module level">
		<bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="DMAMSCTRL" width="3" begin="29" end="27" resetval="0x0" description="Control DMA sensitivity to MCU and/or DSP MSuspend signals" range="" rwaccess="R/W"/>
		<bitfield id="RESERVED" width="27" begin="26" end="0" resetval="0x0000000" description="Read returns reset value." range="" rwaccess="R"/>
	</register>
	<register id="CONTROL_MSUSPENDMUX_5" acronym="CONTROL_MSUSPENDMUX_5" offset="0x34" width="32" description="MSuspend Control register: control the use of MSuspend signals at module levelNot used">
		<bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="I2C3MSCTRL" width="3" begin="23" end="21" resetval="0x0" description="Control I2C-3 Sensitivity to MCU and/or DSP MSuspend Signals" range="" rwaccess="R/W"/>
		<bitfield id="RESERVED" width="12" begin="20" end="9" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="MCBSP5MSCTRL" width="3" begin="8" end="6" resetval="0x0" description="Control McBSP-5 Sensitivity to MCU and/or DSP MSuspend Signals" range="" rwaccess="R/W"/>
		<bitfield id="MCBSP4MSCTRL" width="3" begin="5" end="3" resetval="0x0" description="Control McBSP-4 Sensitivity to MCU and/or DSP MSuspend Signals" range="" rwaccess="R/W"/>
		<bitfield id="MCBSP3MSCTRL" width="3" begin="2" end="0" resetval="0x0" description="Control McBSP-3 Sensitivity to MCU and/or DSP MSuspend Signals" range="" rwaccess="R/W"/>
	</register>
	<register id="CONTROL_PROT_CTRL" acronym="CONTROL_PROT_CTRL" offset="0x40" width="32" description="Control register">
		<bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Read returns reset value" range="" rwaccess="R"/>
		<bitfield id="OBSERVABILITYDISABLE" width="1" begin="5" end="5" resetval="0x0" description="Control the observability feature" range="" rwaccess="R/OCO"/>
		<bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
	</register>
	<register id="CONTROL_DEVCONF1" acronym="CONTROL_DEVCONF1" offset="0x68" width="32" description="Static device configuration register-1. Module dedicated functions">
		<bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Read returns reset value" range="" rwaccess="R"/>
		<bitfield id="SENSDMAREQ6" width="1" begin="23" end="23" resetval="0x0" description="Set sensitivity on SYS.nDMAREQ6 input pin" range="" rwaccess="R/W"/>
		<bitfield id="SENSDMAREQ5" width="1" begin="22" end="22" resetval="0x0" description="Set sensitivity on SYS.nDMAREQ5 input pin" range="" rwaccess="R/W"/>
		<bitfield id="SENSDMAREQ4" width="1" begin="21" end="21" resetval="0x0" description="Set sensitivity on SYS.nDMAREQ4 input pin" range="" rwaccess="R/W"/>
		<bitfield id="CARKITHSUSB0DATA1AUTOEN" width="1" begin="20" end="20" resetval="0x0" description="Enable force from HSUB0 DATA1 pad configuration MuxMode when CARKITEN is generated:" range="" rwaccess="R/W"/>
		<bitfield id="CARKITHSUSB0DATA0AUTOEN" width="1" begin="19" end="19" resetval="0x0" description="Enable force from HSUB0 DATA0 pad configuration MuxMode when CARKITEN is generated" range="" rwaccess="R/W"/>
		<bitfield id="TVOUTBYPASS" width="1" begin="18" end="18" resetval="0x0" description="Active high enable Dual 10-bit video DAC TV out bypass" range="" rwaccess="R/W"/>
		<bitfield id="RESERVED" width="3" begin="17" end="15" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="I2C3HSMASTER" width="1" begin="14" end="14" resetval="0x0" description="Active-high enable of I2C3 I/O internal pull-up (used for master component)" range="" rwaccess="R/W"/>
		<bitfield id="I2C2HSMASTER" width="1" begin="13" end="13" resetval="0x0" description="Active-high enable of I2C2 I/O internal pull-up (used for master component)" range="" rwaccess="R/W"/>
		<bitfield id="I2C1HSMASTER" width="1" begin="12" end="12" resetval="0x0" description="Active-high enable of I2C1 I/O internal pull-up (used for master component)" range="" rwaccess="R/W"/>
		<bitfield id="TVACEN" width="1" begin="11" end="11" resetval="0x0" description="TV AC coupled load enable for TV output" range="" rwaccess="R/W"/>
		<bitfield id="RESERVED" width="1" begin="10" end="10" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="MPUFORCEWRNP" width="1" begin="9" end="9" resetval="0x0" description="Force MPU writes to others to be non posted" range="" rwaccess="R/W"/>
		<bitfield id="SENSDMAREQ3" width="1" begin="8" end="8" resetval="0x0" description="Set sensitivity on SYS.nDMAREQ3 input pin" range="" rwaccess="R/W"/>
		<bitfield id="SENSDMAREQ2" width="1" begin="7" end="7" resetval="0x0" description="Set sensitivity on SYS.nDMAREQ2 input pin" range="" rwaccess="R/W"/>
		<bitfield id="MMCSDIO2ADPCLKISEL" width="1" begin="6" end="6" resetval="0x0" description="MMC/SDIO2 Module Input Clock selection" range="" rwaccess="R/W"/>
		<bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="MCBSP5_CLKS" width="1" begin="4" end="4" resetval="0x0" description="Select the CLKS input for the module McBSP5" range="" rwaccess="R/W"/>
		<bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="MCBSP4_CLKS" width="1" begin="2" end="2" resetval="0x0" description="Select the CLKS input for the module McBSP4" range="" rwaccess="R/W"/>
		<bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="MCBSP3_CLKS" width="1" begin="0" end="0" resetval="0x0" description="Select the CLKS input for the module McBSP3" range="" rwaccess="R/W"/>
	</register>
	<register id="CONTROL_CSIRXFE" acronym="CONTROL_CSIRXFE" offset="0x6C" width="32" description="This register makes possible to control some settings of CSIRXFE cells used in the design">
		<bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="CSIB_RESET" width="1" begin="13" end="13" resetval="0x0" description="Active Low asynchronous reset signal for CSIb_interface" range="" rwaccess="R/W"/>
		<bitfield id="CSIB_PWRDNZ" width="1" begin="12" end="12" resetval="0x0" description="Power Down control for CSIb_interface0: CSIb differential transceiver is powered down1: CSIb differential transceiver is active" range="" rwaccess="R/W"/>
		<bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="CSIB_SELFORM" width="1" begin="10" end="10" resetval="0x0" description="CSI receiver transmission format selection for CSIb_interface0: Data/clock transmission format.1: Data/Strobe transmission format" range="" rwaccess="R/W"/>
		<bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="CSIB_RESENABLE" width="1" begin="8" end="8" resetval="0x0" description="Enable resistor for CSIb_interface0: CSIb internal resistor is disconnected (use external termination resistor)1: CSIb internal resistor is enabled" range="" rwaccess="R/W"/>
		<bitfield id="CSIB_INV" width="1" begin="7" end="7" resetval="0x0" description="Strobe/Clock inversion control for CSIb_interface0: CSIb internal data latched on rising edge of clock1: CSIb internal data latched on falling edge of clock" range="" rwaccess="R/W"/>
		<bitfield id="RESERVED" width="7" begin="6" end="0" resetval="0x0" description="Read returns reset value." range="" rwaccess="R/W"/>
	</register>
	<register id="CONTROL_PROT_ERR_STATUS" acronym="CONTROL_PROT_ERR_STATUS" offset="0x74" width="32" description="Protection error status register">
		<bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="L4EMUFWERROR" width="1" begin="17" end="17" resetval="0x0" description="L4 Emulation Firewall Error" range="" rwaccess="R">
			<bitenum value="0" token="L4EMUFWERROR_0" description="No L4 Emulation interconnect firewall error"/>
			<bitenum value="1" token="L4EMUFWERROR_1" description="L4 Emulation interconnect firewall error"/>
		</bitfield>
		<bitfield id="L4PERIPHFWERROR" width="1" begin="16" end="16" resetval="0x0" description="L4 Peripheral Firewall Error" range="" rwaccess="R">
			<bitenum value="0" token="L4PERIPHFWERROR_0" description="No L4 Peripheral interconnect firewall error"/>
			<bitenum value="1" token="L4PERIPHFWERROR_1" description="L4 Peripheral interconnect firewall error"/>
		</bitfield>
		<bitfield id="D2DFWERROR" width="1" begin="15" end="15" resetval="0x0" description="D2D Firewalll error" range="" rwaccess="R">
			<bitenum value="0" token="D2DFWERROR_0" description="No D2D firewall error"/>
			<bitenum value="1" token="D2DFWERROR_1" description="D2D firewall error"/>
		</bitfield>
		<bitfield id="RESERVED" width="2" begin="14" end="13" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="SMXAPERTFWERROR" width="1" begin="12" end="12" resetval="0x0" description="L3 Register target Firewall error" range="" rwaccess="R">
			<bitenum value="0" token="SMXAPERTFWERROR_0" description="No L3 Register Target firewall error"/>
			<bitenum value="1" token="SMXAPERTFWERROR_1" description="L3 Register Target firewall error"/>
		</bitfield>
		<bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved for non GRP-devices" range="" rwaccess="R"/>
		<bitfield id="DISPDMAACCERROR" width="1" begin="10" end="10" resetval="0x0" description="Disp Dma Access Error" range="" rwaccess="R">
			<bitenum value="0" token="DISPDMAACCERROR_0" description="No access error to DISP DMA protection channels"/>
			<bitenum value="1" token="DISPDMAACCERROR_1" description="Unauthorized access to a DISP DMA protection channel"/>
		</bitfield>
		<bitfield id="CAMERADMAACCERROR" width="1" begin="9" end="9" resetval="0x0" description="Camera Dma Access Error" range="" rwaccess="R">
			<bitenum value="0" token="CAMERADMAACCERROR_0" description="No access error to Camera DMA protection channels"/>
			<bitenum value="1" token="CAMERADMAACCERROR_1" description="Unauthorized access to a Camera DMA protection channel"/>
		</bitfield>
		<bitfield id="SYSDMAACCERROR" width="1" begin="8" end="8" resetval="0x0" description="sDma Access Error" range="" rwaccess="R">
			<bitenum value="0" token="SYSDMAACCERROR_0" description="No access error to sDMA protection channels"/>
			<bitenum value="1" token="SYSDMAACCERROR_1" description="Unauthorized access to a sDMA protection channel"/>
		</bitfield>
		<bitfield id="L4COREFWERROR" width="1" begin="7" end="7" resetval="0x0" description="L4 Protection Firewall Error" range="" rwaccess="R">
			<bitenum value="0" token="L4COREFWERROR_0" description="No error from L4 Core protection firewall"/>
			<bitenum value="1" token="L4COREFWERROR_1" description="Error from L4 Core protection firewall"/>
		</bitfield>
		<bitfield id="IVA2FWERROR" width="1" begin="6" end="6" resetval="0x0" description="IVA2 Protection Firewall Error" range="" rwaccess="R">
			<bitenum value="0" token="IVA2FWERROR_0" description="No error from IVA2 protection firewall"/>
			<bitenum value="1" token="IVA2FWERROR_1" description="Error from IVA2 protection firewall"/>
		</bitfield>
		<bitfield id="MAD2DFWERROR" width="1" begin="5" end="5" resetval="0x0" description="MAD2D Firewall Error" range="" rwaccess="R">
			<bitenum value="0" token="MAD2DFWERROR_0" description="No MAD2D functional firewall error"/>
			<bitenum value="0" token="MAD2DFWERROR_0" description="No MAD2D functional firewall error"/>
		</bitfield>
		<bitfield id="SMSFWERROR" width="1" begin="4" end="4" resetval="0x0" description="SMS Firewall Error" range="" rwaccess="R">
			<bitenum value="0" token="SMSFWERROR_0" description="No SMS firewall error"/>
			<bitenum value="1" token="SMSFWERROR_1" description="SMS firewall error"/>
		</bitfield>
		<bitfield id="SMSFUNCFWERROR" width="1" begin="3" end="3" resetval="0x0" description="SMS Functional Firewall Error" range="" rwaccess="R">
			<bitenum value="0" token="SMSFUNCFWERROR_0" description="No SMS functional firewall error"/>
			<bitenum value="1" token="SMSFUNCFWERROR_1" description="SMS functional firewall error"/>
		</bitfield>
		<bitfield id="GPMCFWERROR" width="1" begin="2" end="2" resetval="0x0" description="GPMC Firewall Error" range="" rwaccess="R">
			<bitenum value="0" token="GPMCFWERROR_0" description="No error from GPMC protection firewall"/>
			<bitenum value="1" token="GPMCFWERROR_1" description="Error from GPMC protection firewall"/>
		</bitfield>
		<bitfield id="OCMRAMFWERROR" width="1" begin="1" end="1" resetval="0x0" description="On Chip Ram Firewall Error" range="" rwaccess="R">
			<bitenum value="0" token="OCMRAMFWERROR_0" description="No error from On Chip RAM protection firewall"/>
			<bitenum value="1" token="OCMRAMFWERROR_1" description="Error from On Chip RAM protectionfirewall"/>
		</bitfield>
		<bitfield id="OCMROMFWERROR" width="1" begin="0" end="0" resetval="0x0" description="On Chip Rom Firewall Error" range="" rwaccess="R">
			<bitenum value="0" token="OCMROMFWERROR_0" description="No error from On Chip ROM protection firewall"/>
			<bitenum value="1" token="OCMROMFWERROR_1" description="Error from On Chip ROM protection firewall"/>
		</bitfield>
	</register>
	<register id="CONTROL_PROT_ERR_STATUS_DEBUG" acronym="CONTROL_PROT_ERR_STATUS_DEBUG" offset="0x78" width="32" description="Protection Error Status Debug Register">
		<bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Read returns reset value" range="" rwaccess="R"/>
		<bitfield id="L4EMUDBGFWERROR" width="1" begin="17" end="17" resetval="0x0" description="L4 Emulation Debug Firewall Error" range="" rwaccess="R"/>
		<bitfield id="L4PERIPHERALDBGFWERROR" width="1" begin="16" end="16" resetval="0x0" description="L4 Peripheral Debug Firewall Error" range="" rwaccess="R"/>
		<bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Read returns reset value" range="" rwaccess="R"/>
		<bitfield id="SMXAPERTDBGFWERROR" width="1" begin="12" end="12" resetval="0x0" description="L3 Register target Debug Firewall error" range="" rwaccess="R"/>
		<bitfield id="RESERVED" width="4" begin="11" end="8" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="L4COREDBGFWERROR" width="1" begin="7" end="7" resetval="0x0" description="L4 Core Debug Firewall Error" range="" rwaccess="R"/>
		<bitfield id="IVA2DBGFWERROR" width="1" begin="6" end="6" resetval="0x0" description="IVA2 Debug Firewall Error" range="" rwaccess="R"/>
		<bitfield id="MAD2D2DBGFWERROR" width="1" begin="5" end="5" resetval="0x0" description="MAD2D Debug Firewall Error" range="" rwaccess="R"/>
		<bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="SMSDBGFWERROR" width="1" begin="3" end="3" resetval="0x0" description="SMS Debug Firewall Error" range="" rwaccess="R"/>
		<bitfield id="GPMCDBGFWERROR" width="1" begin="2" end="2" resetval="0x0" description="GPMC Debug Firewall Error" range="" rwaccess="R"/>
		<bitfield id="OCMRAMDBGFWERROR" width="1" begin="1" end="1" resetval="0x0" description="On Chip Ram Debug Firewall Error" range="" rwaccess="R"/>
		<bitfield id="OCMROMDBGFWERROR" width="1" begin="0" end="0" resetval="0x0" description="On Chip Rom Debug Firewall Error" range="" rwaccess="R"/>
	</register>
	<register id="CONTROL_STATUS" acronym="CONTROL_STATUS" offset="0x80" width="32" description="Control Module Status register: latches system information at reset time">
		<bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x-" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="DEVICETYPE" width="3" begin="10" end="8" resetval="0x-" description="Device type captured at reset timeOther values: Reserved ." range="" rwaccess="R">
			<bitenum value="3" token="DEVICETYPE_3" description="GP device"/>
		</bitfield>
		<bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x-" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="SYS_BOOT" width="6" begin="5" end="0" resetval="0x-" description="sys_boot[5:0] pin values sampled at power-on reset" range="" rwaccess="R"/>
	</register>
	<register id="CONTROL_GENERAL_PURPOSE_STATUS" acronym="CONTROL_GENERAL_PURPOSE_STATUS" offset="0x84" width="32" description="Status bits reflecting chip internal states">
		<bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved. Read returns reset value" range="" rwaccess="R"/>
		<bitfield id="RESERVED" width="30" begin="30" end="1" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="SAVEDONE" width="1" begin="0" end="0" resetval="0x0" description="Pad configuration save status" range="" rwaccess="R"/>
	</register>
	<register id="CONTROL_RPUB_KEY_H_0" acronym="CONTROL_RPUB_KEY_H_0" offset="0x90" width="32" description="Root_public_key_hash; B-field">
		<bitfield id="RPKH_0" width="32" begin="31" end="0" resetval="0x00000000" description="Root_public_key_hash 0" range="" rwaccess="R"/>
	</register>
	<register id="CONTROL_RPUB_KEY_H_1" acronym="CONTROL_RPUB_KEY_H_1" offset="0x94" width="32" description="Root_public_key_hash; B-field">
		<bitfield id="RPKH_1" width="32" begin="31" end="0" resetval="0x00000000" description="Root_public_key_hash 1" range="" rwaccess="R"/>
	</register>
	<register id="CONTROL_RPUB_KEY_H_2" acronym="CONTROL_RPUB_KEY_H_2" offset="0x98" width="32" description="Root_public_key_hash; B-field">
		<bitfield id="RPKH_2" width="32" begin="31" end="0" resetval="0x00000000" description="Root_public_key_hash 2" range="" rwaccess="R"/>
	</register>
	<register id="CONTROL_RPUB_KEY_H_3" acronym="CONTROL_RPUB_KEY_H_3" offset="0x9C" width="32" description="Root_public_key_hash; B-field">
		<bitfield id="RPKH_3" width="32" begin="31" end="0" resetval="0x00000000" description="Root_public_key_hash 3" range="" rwaccess="R"/>
	</register>
	<register id="CONTROL_RPUB_KEY_H_4" acronym="CONTROL_RPUB_KEY_H_4" offset="0xA0" width="32" description="Root_public_key_hash; B-field">
		<bitfield id="RPKH_4" width="32" begin="31" end="0" resetval="0x00000000" description="Root_public_key_hash 4" range="" rwaccess="R"/>
	</register>
	<register id="CONTROL_USB_CONF_0" acronym="CONTROL_USB_CONF_0" offset="0x100" width="32" description="USB Fuse conf [31:0],USB Product ID [31:16] Vendor ID [15:0]">
		<bitfield id="USB_PROD_ID" width="16" begin="31" end="16" resetval="0x0000" description="USB Product ID [31:16]" range="" rwaccess="R"/>
		<bitfield id="USB_VENDOR_ID" width="16" begin="15" end="0" resetval="0x0000" description="Vendor ID [15:0]" range="" rwaccess="R"/>
	</register>
	<register id="CONTROL_USB_CONF_1" acronym="CONTROL_USB_CONF_1" offset="0x104" width="32" description="USB Fuse conf 1, SEQ_DISADAPTCLK[1], USB PHY detection mode [0]">
		<bitfield id="USB_CONF_1" width="32" begin="31" end="0" resetval="0x00000000" description="USB Fuse conf 1" range="" rwaccess="R"/>
	</register>
	<register id="CONTROL_FUSE_OPP1_VDD1" acronym="CONTROL_FUSE_OPP1_VDD1" offset="0x110" width="32" description="Standard Fuse OPP1 VDD1 [23:0]">
		<bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00000000" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="FUSE_OPP1_VDD1" width="24" begin="23" end="0" resetval="0x&#8211;" description="value for OPP1 VDD1" range="" rwaccess="R"/>
	</register>
	<register id="CONTROL_FUSE_OPP2_VDD1" acronym="CONTROL_FUSE_OPP2_VDD1" offset="0x114" width="32" description="Standard Fuse OPP2 VDD1 [23:0]">
		<bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00000000" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="FUSE_OPP2_VDD1" width="24" begin="23" end="0" resetval="0x&#8211;" description="value for OPP2_VDD1" range="" rwaccess="R"/>
	</register>
	<register id="CONTROL_FUSE_OPP3_VDD1" acronym="CONTROL_FUSE_OPP3_VDD1" offset="0x118" width="32" description="Standard Fuse OPP3 VDD1 [23:0]">
		<bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00000000" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="FUSE_OPP3_VDD1" width="24" begin="23" end="0" resetval="0x&#8211;" description="value for OPP3 VDD1" range="" rwaccess="R"/>
	</register>
	<register id="CONTROL_FUSE_OPP4_VDD1" acronym="CONTROL_FUSE_OPP4_VDD1" offset="0x11C" width="32" description="Standard Fuse OPP4 VDD1 [23:0]">
		<bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00000000" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="FUSE_OPP4_VDD1" width="24" begin="23" end="0" resetval="0x&#8211;" description="value for OPP4 VDD1" range="" rwaccess="R"/>
	</register>
	<register id="CONTROL_FUSE_OPP5_VDD1" acronym="CONTROL_FUSE_OPP5_VDD1" offset="0x120" width="32" description="Standard Fuse OPP5 VDD1 [23:0]">
		<bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00000000" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="FUSE_OPP5_VDD1" width="24" begin="23" end="0" resetval="0x&#8211;" description="value for OPP5 VDD1" range="" rwaccess="R"/>
	</register>
	<register id="CONTROL_FUSE_OPP1_VDD2" acronym="CONTROL_FUSE_OPP1_VDD2" offset="0x124" width="32" description="Standard Fuse OPP1 VDD2 [23:0]">
		<bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00000000" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="FUSE_OPP1_VDD2" width="24" begin="23" end="0" resetval="0x&#8211;" description="value for OPP1 VDD2" range="" rwaccess="R"/>
	</register>
	<register id="CONTROL_FUSE_OPP2_VDD2" acronym="CONTROL_FUSE_OPP2_VDD2" offset="0x128" width="32" description="Standard Fuse OPP2 VDD2 [23:0]">
		<bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00000000" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="FUSE_OPP2_VDD2" width="24" begin="23" end="0" resetval="0x&#8211;" description="value for OPP2 VDD2" range="" rwaccess="R"/>
	</register>
	<register id="CONTROL_FUSE_OPP3_VDD2" acronym="CONTROL_FUSE_OPP3_VDD2" offset="0x12C" width="32" description="Standard Fuse OPP3 VDD2 [23:0]">
		<bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00000000" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="FUSE_OPP3_VDD2" width="24" begin="23" end="0" resetval="0x&#8211;" description="value for OPP3 VDD2" range="" rwaccess="R"/>
	</register>
	<register id="CONTROL_IVA2_BOOTADDR" acronym="CONTROL_IVA2_BOOTADDR" offset="0x190" width="32" description="This register defines the physical address of the IVA2 boot loader">
		<bitfield id="BOOTLOADADDR" width="22" begin="31" end="10" resetval="0x0" description="Physical Address of the IVA2 boot loader. This is an index to a 4kByte page" range="" rwaccess="R/W"/>
		<bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved. Write 0's for compatibility." range="" rwaccess="R"/>
	</register>
	<register id="CONTROL_IVA2_BOOTMOD" acronym="CONTROL_IVA2_BOOTMOD" offset="0x194" width="32" description="This register defines the IVA2 bootmode">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="BOOTMODE" width="4" begin="3" end="0" resetval="0x0" description="Boot mode of the IVA2" range="" rwaccess="R/W"/>
	</register>
	<register id="CONTROL_DEBOBS_0" acronym="CONTROL_DEBOBS_0" offset="0x1B0" width="32" description="Select the set of signals to be observed for hw_dbg0, hw_dbg1">
		<bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x00" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="OBSMUX0" width="7" begin="22" end="16" resetval="0x000" description="Select the set of signals to be exported for WKUPOBSMUX0" range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="9" begin="15" end="7" resetval="0x00" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="OBSMUX1" width="7" begin="6" end="0" resetval="0x000" description="Select the set of signals to be exported for WKUPOBSMUX1" range="" rwaccess="RW"/>
	</register>
	<register id="CONTROL_DEBOBS_1" acronym="CONTROL_DEBOBS_1" offset="0x1B4" width="32" description="Select the set of signals to be observed for hw_dbg2, hw_dbg3">
		<bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x00" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="OBSMUX2" width="7" begin="22" end="16" resetval="0x000" description="Select the set of signals to be exported for WKUPOBSMUX2" range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="9" begin="15" end="7" resetval="0x00" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="OBSMUX3" width="7" begin="6" end="0" resetval="0x000" description="Select the set of signals to be exported for WKUPOBSMUX3" range="" rwaccess="RW"/>
	</register>
	<register id="CONTROL_DEBOBS_2" acronym="CONTROL_DEBOBS_2" offset="0x1B8" width="32" description="Select the set of signals to be observed for hw_dbg4, hw_dbg5">
		<bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x00" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="OBSMUX4" width="7" begin="22" end="16" resetval="0x000" description="Select the set of signals to be exported for WKUPOBSMUX4" range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="9" begin="15" end="7" resetval="0x00" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="OBSMUX5" width="7" begin="6" end="0" resetval="0x000" description="Select the set of signals to be exported for WKUPOBSMUX5" range="" rwaccess="RW"/>
	</register>
	<register id="CONTROL_DEBOBS_3" acronym="CONTROL_DEBOBS_3" offset="0x1BC" width="32" description="Select the set of signals to be observed for hw_dbg6, hw_dbg7">
		<bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x00" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="OBSMUX6" width="7" begin="22" end="16" resetval="0x000" description="Select the set of signals to be exported for WKUPOBSMUX6" range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="9" begin="15" end="7" resetval="0x00" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="OBSMUX7" width="7" begin="6" end="0" resetval="0x000" description="Select the set of signals to be exported for WKUPOBSMUX7" range="" rwaccess="RW"/>
	</register>
	<register id="CONTROL_DEBOBS_4" acronym="CONTROL_DEBOBS_4" offset="0x1C0" width="32" description="Select the set of signals to be observed for hw_dbg8, hw_dbg9">
		<bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x00" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="OBSMUX8" width="7" begin="22" end="16" resetval="0x000" description="Select the set of signals to be exported for WKUPOBSMUX8" range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="9" begin="15" end="7" resetval="0x00" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="OBSMUX9" width="7" begin="6" end="0" resetval="0x000" description="Select the set of signals to be exported for WKUPOBSMUX9" range="" rwaccess="RW"/>
	</register>
	<register id="CONTROL_DEBOBS_5" acronym="CONTROL_DEBOBS_5" offset="0x1C4" width="32" description="Select the set of signals to be observed for hw_dbg10, hw_dbg11">
		<bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x00" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="OBSMUX10" width="7" begin="22" end="16" resetval="0x000" description="Select the set of signals to be exported for WKUPOBSMUX10" range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="9" begin="15" end="7" resetval="0x00" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="OBSMUX11" width="7" begin="6" end="0" resetval="0x000" description="Select the set of signals to be exported for WKUPOBSMUX11" range="" rwaccess="RW"/>
	</register>
	<register id="CONTROL_DEBOBS_6" acronym="CONTROL_DEBOBS_6" offset="0x1C8" width="32" description="Select the set of signals to be observed for hw_dbg12, hw_dbg13">
		<bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x00" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="OBSMUX12" width="7" begin="22" end="16" resetval="0x000" description="Select the set of signals to be exported for WKUPOBSMUX12" range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="9" begin="15" end="7" resetval="0x00" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="OBSMUX13" width="7" begin="6" end="0" resetval="0x000" description="Select the set of signals to be exported for WKUPOBSMUX13" range="" rwaccess="RW"/>
	</register>
	<register id="CONTROL_DEBOBS_7" acronym="CONTROL_DEBOBS_7" offset="0x1CC" width="32" description="Select the set of signals to be observed for hw_dbg14, hw_dbg15">
		<bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x00" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="OBSMUX14" width="7" begin="22" end="16" resetval="0x000" description="Select the set of signals to be exported for WKUPOBSMUX14" range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="9" begin="15" end="7" resetval="0x00" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="OBSMUX15" width="7" begin="6" end="0" resetval="0x000" description="Select the set of signals to be exported for WKUPOBSMUX15" range="" rwaccess="RW"/>
	</register>
	<register id="CONTROL_DEBOBS_8" acronym="CONTROL_DEBOBS_8" offset="0x1D0" width="32" description="Select the set of signals to be observed for hw_dbg16, hw_dbg17">
		<bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x00" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="OBSMUX16" width="7" begin="22" end="16" resetval="0x000" description="Select the set of signals to be exported for WKUPOBSMUX16" range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="9" begin="15" end="7" resetval="0x00" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="OBSMUX17" width="7" begin="6" end="0" resetval="0x000" description="Select the set of signals to be exported for WKUPOBSMUX17" range="" rwaccess="RW"/>
	</register>
	<register id="CONTROL_PROG_IO0" acronym="CONTROL_PROG_IO0" offset="0x1D4" width="32" description="Configure drive strength of I/O cells">
		<bitfield id="SDRC_LOWDATA" width="1" begin="31" end="31" resetval="0x0" description="Drive strength for output load:0x0: Drive strength set to low 2-6 pF 0x1: Drive strength set to high 6-12 pF" range="" rwaccess="R/W"/>
		<bitfield id="SDRC_HIGHDATA" width="1" begin="30" end="30" resetval="0x0" description="Drive strength for output load:0x0: Drive strength set to low 2-6 pF 0x1: Drive strength set to high 6-12 pF" range="" rwaccess="R/W"/>
		<bitfield id="SDRC_ADDRCTR" width="1" begin="29" end="29" resetval="0x0" description="Drive strength for output load:0x0: Drive strength set to low 2-6 pF 0x1: Drive strength set to high 6-12 pF" range="" rwaccess="R/W"/>
		<bitfield id="SDRC_NCS0" width="1" begin="28" end="28" resetval="0x0" description="Drive strength for output load:0x0: Drive strength set to low 2-6 pF 0x1: Drive strength set to high 6-12 pF" range="" rwaccess="R/W"/>
		<bitfield id="SDRC_NCS1" width="1" begin="27" end="27" resetval="0x0" description="Drive strength for output load:0x0: Drive strength set to low 2-6 pF 0x1: Drive strength set to high 6-12 pF" range="" rwaccess="R/W"/>
		<bitfield id="GPMC_A1" width="1" begin="26" end="26" resetval="0x0" description="Drive strength for output load:0x0: Drive strength set to low 2-6 pF 0x1: Drive strength set to high 6-12 pF" range="" rwaccess="R/W"/>
		<bitfield id="GPMC_A2" width="1" begin="25" end="25" resetval="0x0" description="Drive strength for output load:0x0: Drive strength set to low 2-6 pF 0x1: Drive strength set to high 6-12 pF" range="" rwaccess="R/W"/>
		<bitfield id="GPMC_A3" width="1" begin="24" end="24" resetval="0x0" description="Drive strength for output load:0x0: Drive strength set to low 2-6 pF 0x1: Drive strength set to high 6-12 pF" range="" rwaccess="R/W"/>
		<bitfield id="GPMC_A4" width="1" begin="23" end="23" resetval="0x0" description="Drive strength for output load:0x0: Drive strength set to low 2-6 pF 0x1: Drive strength set to high 6-12 pF" range="" rwaccess="R/W"/>
		<bitfield id="GPMC_A5" width="1" begin="22" end="22" resetval="0x0" description="Drive strength for output load:0x0: Drive strength set to low 2-6 pF 0x1: Drive strength set to high 6-12 pF" range="" rwaccess="R/W"/>
		<bitfield id="GPMC_A6" width="1" begin="21" end="21" resetval="0x0" description="Drive strength for output load:0x0: Drive strength set to low 2-6 pF 0x1: Drive strength set to high 6-12 pF" range="" rwaccess="R/W"/>
		<bitfield id="GPMC_A7" width="1" begin="20" end="20" resetval="0x0" description="Drive strength for output load:0x0: Drive strength set to low 2-6 pF 0x1: Drive strength set to high 6-12 pF" range="" rwaccess="R/W"/>
		<bitfield id="GPMC_A8" width="1" begin="19" end="19" resetval="0x0" description="Drive strength for output load:0x0: Drive strength set to low 2-6 pF 0x1: Drive strength set to high 6-12 pF" range="" rwaccess="R/W"/>
		<bitfield id="GPMC_A9" width="1" begin="18" end="18" resetval="0x0" description="Drive strength for output load:0x0: Drive strength set to low 2-6 pF 0x1: Drive strength set to high 6-12 pF" range="" rwaccess="R/W"/>
		<bitfield id="GPMC_A10" width="1" begin="17" end="17" resetval="0x0" description="Drive strength for output load:0x0: Drive strength set to low 2-6 pF 0x1: Drive strength set to high 6-12 pF" range="" rwaccess="R/W"/>
		<bitfield id="GPMC_MIN_CFG" width="1" begin="16" end="16" resetval="0x0" description="Drive strength for output load:0x0: Drive strength set to low 2-6 pF 0x1: Drive strength set to high 6-12 pF" range="" rwaccess="R/W"/>
		<bitfield id="GPMC_D8_D15" width="1" begin="15" end="15" resetval="0x0" description="Drive strength for output load:0x0: Drive strength set to low 2-6 pF 0x1: Drive strength set to high 6-12 pF" range="" rwaccess="R/W"/>
		<bitfield id="GPMC_NCS0" width="1" begin="14" end="14" resetval="0x1" description="Drive strength for output load:0x0: Drive strength set to low 2-6 pF 0x1: Drive strength set to high 6-12 pF" range="" rwaccess="R/W"/>
		<bitfield id="GPMC_NCS1" width="1" begin="13" end="13" resetval="0x1" description="Drive strength for output load:0x0: Drive strength set to low 2-6 pF 0x1: Drive strength set to high 6-12 pF" range="" rwaccess="R/W"/>
		<bitfield id="GPMC_NCS2" width="1" begin="12" end="12" resetval="0x1" description="Drive strength for output load:0x0: Drive strength set to low 2-6 pF 0x1: Drive strength set to high 6-12 pF" range="" rwaccess="R/W"/>
		<bitfield id="GPMC_NCS3" width="1" begin="11" end="11" resetval="0x1" description="Drive strength for output load:0x0: Drive strength set to low 2-6 pF 0x1: Drive strength set to high 6-12 pF" range="" rwaccess="R/W"/>
		<bitfield id="GPMC_NCS4" width="1" begin="10" end="10" resetval="0x1" description="Drive strength for output load:0x0: Drive strength set to low 2-6 pF 0x1: Drive strength set to high 6-12 pF" range="" rwaccess="R/W"/>
		<bitfield id="GPMC_NCS5" width="1" begin="9" end="9" resetval="0x1" description="Drive strength for output load:0x0: Drive strength set to low 2-6 pF 0x1: Drive strength set to high 6-12 pF" range="" rwaccess="R/W"/>
		<bitfield id="GPMC_NCS6" width="1" begin="8" end="8" resetval="0x1" description="Drive strength for output load:0x0: Drive strength set to low 2-6 pF 0x1: Drive strength set to high 6-12 pF" range="" rwaccess="R/W"/>
		<bitfield id="GPMC_NCS7" width="1" begin="7" end="7" resetval="0x1" description="Drive strength for output load:0x0: Drive strength set to low 2-6 pF 0x1: Drive strength set to high 6-12 pF" range="" rwaccess="R/W"/>
		<bitfield id="GPMC_CLK" width="1" begin="6" end="6" resetval="0x1" description="Drive strength for output load:0x0: Drive strength set to low 2-6 pF 0x1: Drive strength set to high 6-12 pF" range="" rwaccess="R/W"/>
		<bitfield id="GPMC_NBE0_CLE" width="1" begin="5" end="5" resetval="0x0" description="Drive strength for output load:0x0: Drive strength set to low 2-6 pF 0x1: Drive strength set to high 6-12 pF" range="" rwaccess="R/W"/>
		<bitfield id="GPMC_NBE1" width="1" begin="4" end="4" resetval="0x0" description="Drive strength for output load:0x0: Drive strength set to low 2-6 pF 0x1: Drive strength set to high 6-12 pF" range="" rwaccess="R/W"/>
		<bitfield id="GPMC_NWP" width="1" begin="3" end="3" resetval="0x0" description="Drive strength for output load:0x0: Drive strength set to low 2-6 pF 0x1: Drive strength set to high 6-12 pF" range="" rwaccess="R/W"/>
		<bitfield id="GPMC_WAIT1" width="1" begin="2" end="2" resetval="0x0" description="Drive strength for output load:0x0: Drive strength set to low 2-6 pF 0x1: Drive strength set to high 6-12 pF" range="" rwaccess="R/W"/>
		<bitfield id="GPMC_WAIT2" width="1" begin="1" end="1" resetval="0x0" description="Drive strength for output load:0x0: Drive strength set to low 2-6 pF 0x1: Drive strength set to high 6-12 pF" range="" rwaccess="R/W"/>
		<bitfield id="GPMC_WAIT3" width="1" begin="0" end="0" resetval="0x0" description="Drive strength for output load:0x0: Drive strength set to low 2-6 pF 0x1: Drive strength set to high 6-12 pF" range="" rwaccess="R/W"/>
	</register>
	<register id="CONTROL_PROG_IO1" acronym="CONTROL_PROG_IO1" offset="0x1D8" width="32" description="Configure drive strength of I/O cells">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Read returns reset value" range="" rwaccess="R"/>
		<bitfield id="MCBSP2_MIN_CTL" width="2" begin="7" end="6" resetval="0x2" description="Drive strength for impedance and current output:0x0: Drive strength set to 20 &#8486;, 8 mA 0x2: Drive strength set to 25 &#8486;, 6 mA 0x1: Drive strength set to 40 &#8486;, 4 mA 0x3: Drive strength set to 65 &#8486;, 2 mA" range="" rwaccess="R/W"/>
		<bitfield id="MCSPI1_MIN_CTRL" width="2" begin="5" end="4" resetval="0x2" description="Drive strength for impedance and current output:0x0: Drive strength set to 20 &#8486;, 8 mA 0x2: Drive strength set to 25 &#8486;, 6 mA 0x1: Drive strength set to 40 &#8486;, 4 mA 0x3: Drive strength set to 65 &#8486;, 2 mA" range="" rwaccess="R/W"/>
		<bitfield id="MCSP1_CS1" width="2" begin="3" end="2" resetval="0x2" description="Drive strength for impedance and current output:0x0: Drive strength set to 20 &#8486;, 8 mA 0x2: Drive strength set to 25 &#8486;, 6 mA 0x1: Drive strength set to 40 &#8486;, 4 mA 0x3: Drive strength set to 65 &#8486;, 2 mA" range="" rwaccess="R/W"/>
		<bitfield id="MCSP1_CS2" width="2" begin="1" end="0" resetval="0x2" description="Drive strength for impedance and current output:0x0: Drive strength set to 20 &#8486;, 8 mA 0x2: Drive strength set to 25 &#8486;, 6 mA 0x1: Drive strength set to 40 &#8486;, 4 mA 0x3: Drive strength set to 65 &#8486;, 2 mA" range="" rwaccess="R/W"/>
	</register>
	<register id="CONTROL_DSS_DPLL_SPREADING" acronym="CONTROL_DSS_DPLL_SPREADING" offset="0x1E0" width="32" description="This register controls the EMI Reduction feature for Display_SS/DSI DPLL">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reads return zero" range="" rwaccess="R"/>
		<bitfield id="DSS_SPREADING_ENABLE_STATUS" width="1" begin="7" end="7" resetval="-" description="Indicates the status of the SSC feature" range="" rwaccess="R"/>
		<bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reads return zero" range="" rwaccess="R"/>
		<bitfield id="DSS_SPREADING_ENABLE" width="1" begin="4" end="4" resetval="0x0" description="Enables/disables EMI Reduction feature (Spreading):" range="" rwaccess="RW">
			<bitenum value="0" token="DSS_SPREADING_ENABLE_0" description="Modulation stops at the end of the current modulation cycle."/>
			<bitenum value="1" token="DSS_SPREADING_ENABLE_1" description="Modulation cycle is started."/>
		</bitfield>
		<bitfield id="DSS_SPREADING_AMPLITUDE" width="2" begin="3" end="2" resetval="0x0" description="Controls the modulation index.This index (K) is a ratio of Frequency spread (&#916;f) and spreading rate (f) ." range="" rwaccess="RW">
			<bitenum value="0" token="DSS_SPREADING_AMPLITUDE_0" description="K = 4"/>
			<bitenum value="1" token="DSS_SPREADING_AMPLITUDE_1" description="K = 6"/>
			<bitenum value="10" token="DSS_SPREADING_AMPLITUDE_10" description="K = 8"/>
			<bitenum value="11" token="DSS_SPREADING_AMPLITUDE_11" description="K = 10"/>
		</bitfield>
		<bitfield id="DSS_SPREADING_RATE" width="2" begin="1" end="0" resetval="0x0" description="Controls the rate of frequency modulation:" range="" rwaccess="RW">
			<bitenum value="0" token="DSS_SPREADING_RATE_0" description="62.5 to 125 KHz"/>
			<bitenum value="1" token="DSS_SPREADING_RATE_1" description="125 to 250 KHz"/>
			<bitenum value="10" token="DSS_SPREADING_RATE_10" description="250 to 500 KHz"/>
			<bitenum value="11" token="DSS_SPREADING_RATE_11" description="500 to 1000 KHz"/>
		</bitfield>
	</register>
	<register id="CONTROL_CORE_DPLL_SPREADING" acronym="CONTROL_CORE_DPLL_SPREADING" offset="0x1E4" width="32" description="This register controls the EMI Reduction feature for CORE domain DPLL">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reads return zero" range="" rwaccess="R"/>
		<bitfield id="CORE_SPREADING_ENABLE_STATUS" width="1" begin="7" end="7" resetval="-" description="Indicates the status of the SSC feature" range="" rwaccess="R"/>
		<bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reads return zero" range="" rwaccess="R"/>
		<bitfield id="CORE_SPREADING_ENABLE" width="1" begin="4" end="4" resetval="0x0" description="Enables/disables EMI Reduction feature (Spreading):" range="" rwaccess="RW">
			<bitenum value="0" token="CORE_SPREADING_ENABLE_0" description="Modulation stops at the end of the current modulation cycle."/>
			<bitenum value="1" token="CORE_SPREADING_ENABLE_1" description="Modulation cycle is started."/>
		</bitfield>
		<bitfield id="CORE_SPREADING_AMPLITUDE" width="2" begin="3" end="2" resetval="0x0" description="Controls the modulation index.This index (K) is a ratio of Frequency spread (&#916;f) and spreading rate (f) ." range="" rwaccess="RW">
			<bitenum value="0" token="CORE_SPREADING_AMPLITUDE_0" description="K = 4"/>
			<bitenum value="1" token="CORE_SPREADING_AMPLITUDE_1" description="K = 6"/>
			<bitenum value="10" token="CORE_SPREADING_AMPLITUDE_10" description="K = 8"/>
			<bitenum value="11" token="CORE_SPREADING_AMPLITUDE_11" description="K = 10"/>
		</bitfield>
		<bitfield id="CORE_SPREADING_RATE" width="2" begin="1" end="0" resetval="0x0" description="Controls the rate of frequency modulation:" range="" rwaccess="RW">
			<bitenum value="0" token="CORE_SPREADING_RATE_0" description="62.5 to 125 KHz"/>
			<bitenum value="1" token="CORE_SPREADING_RATE_1" description="125 to 250 KHz"/>
			<bitenum value="10" token="CORE_SPREADING_RATE_10" description="250 to 500 KHz"/>
			<bitenum value="11" token="CORE_SPREADING_RATE_11" description="500 to 1000 KHz"/>
		</bitfield>
	</register>
	<register id="CONTROL_PER_DPLL_SPREADING" acronym="CONTROL_PER_DPLL_SPREADING" offset="0x1E8" width="32" description="This register controls the EMI Reduction feature for PER domain DPLL">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reads return 0" range="" rwaccess="R"/>
		<bitfield id="PER_SPREADING_ENABLE_STATUS" width="1" begin="7" end="7" resetval="-" description="Indicates the status of the Spreading feature" range="" rwaccess="R"/>
		<bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reads return 0" range="" rwaccess="R"/>
		<bitfield id="PER_SPREADING_ENABLE" width="1" begin="4" end="4" resetval="0x0" description="Enables/disables EMI Reduction feature (Spreading):" range="" rwaccess="RW">
			<bitenum value="0" token="PER_SPREADING_ENABLE_0" description="Modulation stops at the end of the current modulation cycle."/>
			<bitenum value="1" token="PER_SPREADING_ENABLE_1" description="Modulation cycle is started."/>
		</bitfield>
		<bitfield id="PER_SPREADING_AMPLITUDE" width="2" begin="3" end="2" resetval="0x0" description="Controls the modulation index.This index (K) is a ratio of the spreading frequency (&#916;f) and spreading rate (f) ." range="" rwaccess="RW">
			<bitenum value="0" token="PER_SPREADING_AMPLITUDE_0" description="K = 4"/>
			<bitenum value="1" token="PER_SPREADING_AMPLITUDE_1" description="K = 6"/>
			<bitenum value="10" token="PER_SPREADING_AMPLITUDE_10" description="K = 8"/>
			<bitenum value="11" token="PER_SPREADING_AMPLITUDE_11" description="K = 10"/>
		</bitfield>
		<bitfield id="PER_SPREADING_RATE" width="2" begin="1" end="0" resetval="0x0" description="Controls the rate of frequency modulation:" range="" rwaccess="RW">
			<bitenum value="0" token="PER_SPREADING_RATE_0" description="62.5 to 125 KHz"/>
			<bitenum value="1" token="PER_SPREADING_RATE_1" description="125 to 250 KHz"/>
			<bitenum value="10" token="PER_SPREADING_RATE_10" description="250 to 500 KHz"/>
			<bitenum value="11" token="PER_SPREADING_RATE_11" description="500 to 1000 KHz"/>
		</bitfield>
	</register>
	<register id="CONTROL_USBHOST_DPLL_SPREADING" acronym="CONTROL_USBHOST_DPLL_SPREADING" offset="0x1EC" width="32" description="This register controls the EMI Reduction feature for USBHOST DPLL">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reads return zero" range="" rwaccess="R"/>
		<bitfield id="USBHOST_SPREADING_ENABLE_STATUS" width="1" begin="7" end="7" resetval="-" description="Indicates the status of the Spreading feature" range="" rwaccess="R"/>
		<bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reads return zero" range="" rwaccess="R"/>
		<bitfield id="USBHOST_SPREADING_ENABLE" width="1" begin="4" end="4" resetval="0x0" description="Enables/disables EMI Reduction feature (Spreading):" range="" rwaccess="RW">
			<bitenum value="0" token="USBHOST_SPREADING_ENABLE_0" description="Modulation stops at the end of the current modulation cycle."/>
			<bitenum value="1" token="USBHOST_SPREADING_ENABLE_1" description="Modulation cycle is started."/>
		</bitfield>
		<bitfield id="USBHOST_SPREADING_AMPLITUDE" width="2" begin="3" end="2" resetval="0x0" description="Controls the modulation index.This index (K) is a ratio of Frequency spread (&#916;f) and spreading rate (f) ." range="" rwaccess="RW">
			<bitenum value="0" token="USBHOST_SPREADING_AMPLITUDE_0" description="K = 4"/>
			<bitenum value="1" token="USBHOST_SPREADING_AMPLITUDE_1" description="K = 6"/>
			<bitenum value="10" token="USBHOST_SPREADING_AMPLITUDE_10" description="K = 8"/>
			<bitenum value="11" token="USBHOST_SPREADING_AMPLITUDE_11" description="K = 10"/>
		</bitfield>
		<bitfield id="USBHOST_SPREADING_RATE" width="2" begin="1" end="0" resetval="0x0" description="Controls the rate of frequency modulation:" range="" rwaccess="RW">
			<bitenum value="0" token="USBHOST_SPREADING_RATE_0" description="62.5 to 125 KHz"/>
			<bitenum value="1" token="USBHOST_SPREADING_RATE_1" description="125 to 250 KHz"/>
			<bitenum value="10" token="USBHOST_SPREADING_RATE_10" description="250 to 500 KHz"/>
			<bitenum value="11" token="USBHOST_SPREADING_RATE_11" description="500 to 1000 KHz"/>
		</bitfield>
	</register>
	<register id="CONTROL_SDRC_SHARING" acronym="CONTROL_SDRC_SHARING" offset="0x1F0" width="32" description="SDRC Sharing configuration register">
		<bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved for non-GP devices" range="" rwaccess="Reserved"/>
		<bitfield id="SDRCSHARINGLOCK" width="1" begin="30" end="30" resetval="0x0" description="Exported value to SDRC.SDRC_SHARING[30]For more information, see ," range="" rwaccess="R/W"/>
		<bitfield id="SDRCSHARING" width="30" begin="29" end="0" resetval="0x00002700" description="Exported value to SDRC.SDRC_SHARING[29:0]For more information, see ," range="" rwaccess="R/W"/>
	</register>
	<register id="CONTROL_SDRC_MCFG0" acronym="CONTROL_SDRC_MCFG0" offset="0x1F4" width="32" description="SDRC MCFG Configuration register-0">
		<bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved for non-GP devices" range="" rwaccess="Reserved"/>
		<bitfield id="SDRCMCFG0LOCK" width="1" begin="30" end="30" resetval="0x0" description="Exported value to SDRC.SDRC_MCFG_0[30]For more information, see ," range="" rwaccess="R/W"/>
		<bitfield id="SDRCMCFG0" width="30" begin="29" end="0" resetval="0x00300000" description="Exported value to SDRC.SDRC_MCFG_0[29:0]For more information, see ," range="" rwaccess="R/W"/>
	</register>
	<register id="CONTROL_SDRC_MCFG1" acronym="CONTROL_SDRC_MCFG1" offset="0x1F8" width="32" description="SDRC MCFG Configuration register-1">
		<bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved for non-GP devices" range="" rwaccess="Reserved"/>
		<bitfield id="SDRCMCFG1LOCK" width="1" begin="30" end="30" resetval="0x0" description="Exported value to SDRC.SDRC_MCFG_1[30]For more information, see ," range="" rwaccess="R/W"/>
		<bitfield id="SDRCMCFG1" width="30" begin="29" end="0" resetval="0x00300000" description="Exported value to SDRC.SDRC_MCFG_1[29:0]For more information, see ," range="" rwaccess="R/W"/>
	</register>
	<register id="CONTROL_MODEM_FW_CONFIGURATION_LOCK" acronym="CONTROL_MODEM_FW_CONFIGURATION_LOCK" offset="0x1FC" width="32" description="Allows locking of the modem isolation registers in the SCM until the next battery removal.">
		<bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x00000000" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="FWCONFIGURATIONLOCK" width="1" begin="0" end="0" resetval="0x0" description="Allows locking of the modem isolation registers in the SCM until the next battery removal." range="" rwaccess="Refer to"/>
	</register>
	<register id="CONTROL_MODEM_MEMORY_RESOURCES_CONF" acronym="CONTROL_MODEM_MEMORY_RESOURCES_CONF" offset="0x200" width="32" description="Modem Memory Resources Conf">
		<bitfield id="CMDWTOCMRAMSWITCH" width="1" begin="31" end="31" resetval="0x0" description="Select if CMDWT or OCMRAM is accessible by the Modem" range="" rwaccess="Refer to"/>
		<bitfield id="MODEMSTACKMEMORYSIZE" width="4" begin="30" end="27" resetval="0x0" description="Configuration of the modem stack memory size" range="" rwaccess="Refer to"/>
		<bitfield id="MODEMSMSMEMORYSIZE" width="5" begin="26" end="22" resetval="0x00" description="Configuration of the SMS modem memory" range="" rwaccess="Refer to"/>
		<bitfield id="MODEMGPMCRESERVEDS2SIZE" width="5" begin="21" end="17" resetval="0x00" description="Configuration of the GPMC modem shared section size" range="" rwaccess="Refer to"/>
		<bitfield id="MODEMGPMCRESERVEDS1SIZE" width="5" begin="16" end="12" resetval="0x00" description="Configuration of the GPMC modem reserved section size" range="" rwaccess="Refer to"/>
		<bitfield id="MODEMGPMCRESERVEDBASEADDR" width="12" begin="11" end="0" resetval="0x000" description="Configuration of the GPMC base address of the modem reserved section. This base address is configurable in 1Mbyte step." range="" rwaccess="Refer to"/>
	</register>
	<register id="CONTROL_MODEM_GPMC_DT_FW_REQ_INFO" acronym="CONTROL_MODEM_GPMC_DT_FW_REQ_INFO" offset="0x204" width="32" description="Modem GPMC Default firewall request info register">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="MODEMGPMCDTFWREQINFO" width="16" begin="15" end="0" resetval="0xFFFF" description="Exported values to the GPMC firewall region1 REQ_INFO_PERMISSION field" range="" rwaccess="Refer to"/>
	</register>
	<register id="CONTROL_MODEM_GPMC_DT_FW_RD" acronym="CONTROL_MODEM_GPMC_DT_FW_RD" offset="0x208" width="32" description="Modem GPMC Default firewall read permission register">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="MODEMGPMCDTFWRD" width="16" begin="15" end="0" resetval="0xFFFF" description="Exported values to the GPMC firewall region1 READ_PERMISSION field" range="" rwaccess="Refer to"/>
	</register>
	<register id="CONTROL_MODEM_GPMC_DT_FW_WR" acronym="CONTROL_MODEM_GPMC_DT_FW_WR" offset="0x20C" width="32" description="Modem GPMC Default firewall write permission register">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="MODEMGPMCDTFWWR" width="16" begin="15" end="0" resetval="0xFFFF" description="Exported values to the GPMC firewall region1 WRITE_PERMISSION field" range="" rwaccess="Refer to"/>
	</register>
	<register id="CONTROL_MODEM_GPMC_BOOT_CODE" acronym="CONTROL_MODEM_GPMC_BOOT_CODE" offset="0x210" width="32" description="GPMC Flash Boot Code protection register">
		<bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0000000" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="GPMCBOOTCODEWRITEPROTECTED" width="1" begin="5" end="5" resetval="0" description="When set HIGH the Flash boot code area is write protected." range="" rwaccess="See"/>
		<bitfield id="GPMCBOOTCODESIZE" width="5" begin="4" end="0" resetval="0x00" description="Size of the Flash boot code to protect" range="" rwaccess="See"/>
	</register>
	<register id="CONTROL_MODEM_SMS_RG_ATT1" acronym="CONTROL_MODEM_SMS_RG_ATT1" offset="0x214" width="32" description="Modem SMS Default firewall register">
		<bitfield id="SMSRGATT1" width="32" begin="31" end="0" resetval="0xFFFF FFFF" description="Exported values to the SMS firewall region1 SMS_RG_ATT1 field" range="" rwaccess="Refer to"/>
	</register>
	<register id="CONTROL_MODEM_SMS_RG_RDPERM1" acronym="CONTROL_MODEM_SMS_RG_RDPERM1" offset="0x218" width="32" description="Modem SMS Default firewall read permission register">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="SMSRGRDPERM1" width="16" begin="15" end="0" resetval="0xFFFF" description="Exported values to the SMS firewall region1 SMS_RG_RDPERM1 field" range="" rwaccess="Refer to"/>
	</register>
	<register id="CONTROL_MODEM_SMS_RG_WRPERM1" acronym="CONTROL_MODEM_SMS_RG_WRPERM1" offset="0x21C" width="32" description="Modem SMS Default firewall write permission register">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="SMSRGWRPERM1" width="16" begin="15" end="0" resetval="0xFFFF" description="Exported values to the SMS firewall region1 SMS_RG_WRPERM1 field" range="" rwaccess="Refer to"/>
	</register>
	<register id="CONTROL_MODEM_D2D_FW_DEBUG_MODE" acronym="CONTROL_MODEM_D2D_FW_DEBUG_MODE" offset="0x220" width="32" description="D2D firewall debug mode register">
		<bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x00000000" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="D2DFWDEBUGMODE" width="1" begin="0" end="0" resetval="0x0" description="When set to high the L3-D2D FW is in debug mode." range="" rwaccess="Refer to"/>
	</register>
	<register id="CONTROL_DPF_OCM_RAM_FW_ADDR_MATCH" acronym="CONTROL_DPF_OCM_RAM_FW_ADDR_MATCH" offset="0x228" width="32" description="OCM RAM Dynamic Power Framework Handing">
		<bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x00" description="Read returns reset value" range="" rwaccess="R"/>
		<bitfield id="REGIONOCMRAMFWADDRMATCH" width="20" begin="19" end="0" resetval="0x000000" description="Refer to L3 FW addr_match field" range="" rwaccess="R"/>
	</register>
	<register id="CONTROL_DPF_OCM_RAM_FW_REQINFO" acronym="CONTROL_DPF_OCM_RAM_FW_REQINFO" offset="0x22C" width="32" description="OCM RAM Dynamic Power Framework Handing">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x00" description="Read returns reset value" range="" rwaccess="R"/>
		<bitfield id="REGIONOCMRAMFWREQINFO" width="16" begin="15" end="0" resetval="0xFFFF" description="Refer to L3 FW REQINFO permission field" range="" rwaccess="R"/>
	</register>
	<register id="CONTROL_DPF_OCM_RAM_FW_WR" acronym="CONTROL_DPF_OCM_RAM_FW_WR" offset="0x230" width="32" description="OCM RAM Dynamic Power Framework Handing">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x00000" description="Read returns reset value" range="" rwaccess="R"/>
		<bitfield id="REGIONOCMRAMFWWR" width="16" begin="15" end="0" resetval="0xFFFF" description="Refer to L3 FW WR permission field" range="" rwaccess="R"/>
	</register>
	<register id="CONTROL_DPF_REGION4_GPMC_FW_ADDR_MATCH" acronym="CONTROL_DPF_REGION4_GPMC_FW_ADDR_MATCH" offset="0x234" width="32" description="GPMC Dynamic Power Framework Handing">
		<bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x00000000" description="Read returns reset value" range="" rwaccess="R"/>
		<bitfield id="REGION4GPMCFWADDRMATCH" width="30" begin="29" end="0" resetval="0x00000000" description="Exported value to L3 FW region 4 GPMC ADDR_MATCH4 field" range="" rwaccess="R"/>
	</register>
	<register id="CONTROL_DPF_REGION4_GPMC_FW_REQINFO" acronym="CONTROL_DPF_REGION4_GPMC_FW_REQINFO" offset="0x238" width="32" description="GPMC Dynamic Power Framework Handing">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="REGION4GPMCFWREQINFO" width="16" begin="15" end="0" resetval="0xFFFF" description="Exported value to L3 FW region 4 GPMC REQINFO_PERMISSION_4 field" range="" rwaccess="R"/>
	</register>
	<register id="CONTROL_DPF_REGION4_GPMC_FW_WR" acronym="CONTROL_DPF_REGION4_GPMC_FW_WR" offset="0x23C" width="32" description="GPMC Dynamic Power Framework Handing">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="REGION4GPMCFWWR" width="16" begin="15" end="0" resetval="0xFFFF" description="Exported value to L3 FW region 4 GPMC WRITE_PERMISSION_4 field" range="" rwaccess="R"/>
	</register>
	<register id="CONTROL_DPF_REGION1_IVA2_FW_ADDR_MATCH" acronym="CONTROL_DPF_REGION1_IVA2_FW_ADDR_MATCH" offset="0x240" width="32" description="IVA2 Dynamic Power Framework Handing">
		<bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Read returns reset value" range="" rwaccess="R"/>
		<bitfield id="REGION1IVA2FWADDRMATCH" width="24" begin="23" end="0" resetval="0x0" description="Exported value to L3 FW region 1 IVA2 ADDR_MATCH1 field" range="" rwaccess="R"/>
	</register>
	<register id="CONTROL_DPF_REGION1_IVA2_FW_REQINFO" acronym="CONTROL_DPF_REGION1_IVA2_FW_REQINFO" offset="0x244" width="32" description="IVA2 Dynamic Power Framework Handing">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="REGION1IVA2FWREQINFO" width="16" begin="15" end="0" resetval="0xFFFF FFFF" description="Exported value to L3 FW region 1 IVA2 REQINFO_PERMISSION_1 field" range="" rwaccess="R"/>
	</register>
	<register id="CONTROL_DPF_REGION1_IVA2_FW_WR" acronym="CONTROL_DPF_REGION1_IVA2_FW_WR" offset="0x248" width="32" description="IVA2 Dynamic Power Framework Handing">
		<bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="REGION1IVA2FWWR" width="13" begin="12" end="0" resetval="0x1FFF" description="Exported value to L3 FW region 1 IVA2 WRITE_PERMISSION_1 field" range="" rwaccess="R"/>
	</register>
	<register id="CONTROL_PBIAS_LITE" acronym="CONTROL_PBIAS_LITE" offset="0x2B0" width="32" description="This register controls the settings for PBIAS LITE MMC/SD/SDIO1 pins">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000000" description="Reserved for future use" range="" rwaccess="R"/>
		<bitfield id="PBIASLITESUPPLYHIGH1" width="1" begin="15" end="15" resetval="0" description="Status indicating whether PBIAS1 is supplied by 1.8 V or 3.0 V SIM_VDDS" range="" rwaccess="R">
			<bitenum value="1" token="PBIASLITESUPPLYHIGH1_1" description="SIM_VDDS = 3.0 V"/>
			<bitenum value="0" token="PBIASLITESUPPLYHIGH1_0" description="SIM_VDDS = 1.8 V"/>
		</bitfield>
		<bitfield id="RESERVED" width="3" begin="14" end="12" resetval="0" description="Reserved for future use" range="" rwaccess="R"/>
		<bitfield id="PBIASLITEVMODEERROR1" width="1" begin="11" end="11" resetval="0x0" description="Status indicating if the software programmed VMODE level matches the SUPPLY_HI output signal0b0 =&amp;gt; VMODE Level same or VMODE level not considered . 0b1 =&amp;gt; Indicates VMODE_LEVEL not same as SUPPLY_HI_OUT ." range="" rwaccess="R"/>
		<bitfield id="PBIASSPEEDCTRL1" width="1" begin="10" end="10" resetval="0x0" description="Speed control for PBIAS1 associated I/O cell0b0 =&amp;gt; 26 MHz I/O max speed . 0b1 =&amp;gt; 52 MHz I/O max speed ." range="" rwaccess="RW"/>
		<bitfield id="PBIASLITEPWRDNZ1" width="1" begin="9" end="9" resetval="0x0" description="Input signal referenced to VDD2. Software must keep this signal low when SIM_VDDS is ramping up.0b0 =&amp;gt; SIM_VDDS ramping up . 0b1 =&amp;gt; SIM_VDDS stable ." range="" rwaccess="RW"/>
		<bitfield id="PBIASLITEVMODE1" width="1" begin="8" end="8" resetval="0x1" description="SIM_VDDS voltage level information control from software0b0 =&amp;gt; SIM_VDDS = 1.8 V . 0b1 =&amp;gt; SIM_VDDS = 3.0 V ." range="" rwaccess="RW"/>
		<bitfield id="PBIASLITESUPPLYHIGH0" width="1" begin="7" end="7" resetval="0x0" description="Status indicating if PBIAS0 is supplied by 1.8 V or 3.0 V MMC1_VDDS0b0 =&amp;gt; PBIAS0 is supplied by MMC1_VDDS = 1.8 V . 0b1 =&amp;gt; PBIAS0 is supplied by MMC1_VDDS = 3.0 V ." range="" rwaccess="R"/>
		<bitfield id="RESERVED" width="3" begin="6" end="4" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="PBIASLITEVMODEERROR0" width="1" begin="3" end="3" resetval="0x0" description="Status indicating if the software programmed VMODE level matches the SUPPLY_HI output signal0b0 =&amp;gt; VMODE Level same or VMODE level not considered . 0b1 =&amp;gt; Indicates VMODE_LEVEL not same as SUPPLY_HI_OUT ." range="" rwaccess="R"/>
		<bitfield id="PBIASSPEEDCTRL0" width="1" begin="2" end="2" resetval="0x0" description="Speed control for MMC I/O0b0 =&amp;gt; 26 MHz I/O max speed . 0b1 =&amp;gt; 52 MHz I/O max speed ." range="" rwaccess="RW"/>
		<bitfield id="PBIASLITEPWRDNZ0" width="1" begin="1" end="1" resetval="0x0" description="Input signal referenced to VDD2. Software must keep this signal low when MMC1_VDDS is ramping up.0b0 =&amp;gt; MMC1_VDDS ramping up . 0b1 =&amp;gt; MMC1_VDDS stable ." range="" rwaccess="RW"/>
		<bitfield id="PBIASLITEVMODE0" width="1" begin="0" end="0" resetval="0x1" description="MMC1_VDDS voltage level information control from software0b0 =&amp;gt; MMC1_VDDS = 1.8 V . 0b1 =&amp;gt; MMC1_VDDS = 3.0 V ." range="" rwaccess="RW"/>
	</register>
	<register id="CONTROL_TEMP_SENSOR" acronym="CONTROL_TEMP_SENSOR" offset="0x2B4" width="32" description="temperature sensor register">
		<bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="CONTCONV" width="1" begin="9" end="9" resetval="0x0" description="VDD level digital inputs. When high the ADC is in continuous conversion mode0 : ADC Single Conversion Mode;1 : ADC Continuous Conversion Mode" range="" rwaccess="RW"/>
		<bitfield id="SOC" width="1" begin="8" end="8" resetval="0x0" description="ADC Start of Conversion. A transition to high starts a new ADC conversion cycle" range="" rwaccess="RW"/>
		<bitfield id="EOCZ" width="1" begin="7" end="7" resetval="0x0" description="ADC End of Conversion. Active low, when CTRL_ TEMP[6:0] is valid" range="" rwaccess="R"/>
		<bitfield id="TEMP" width="7" begin="6" end="0" resetval="0x0" description="Temperature data from the ADC. Valid if EOCZ is low" range="" rwaccess="R"/>
	</register>
	<register id="CONTROL_CSI" acronym="CONTROL_CSI" offset="0x2C0" width="32" description="Controls CSIb reciever trimming setting">
		<bitfield id="CSI_B_MUX_CTRL" width="1" begin="31" end="31" resetval="0x0" description="Override CSIb reciever trimming Fuse setting" range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="5" begin="30" end="26" resetval="0x0-" description="Read returns reset value." range="" rwaccess="R"/>
		<bitfield id="CSI_B_TRIM_FUSE" width="5" begin="25" end="21" resetval="0x--" description="CSIb reciever trimming Fuse value" range="" rwaccess="R"/>
		<bitfield id="CSI_B_TRIM_REG" width="5" begin="20" end="16" resetval="0x00" description="CSIb reciever trimming Register control" range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0-" description="Read returns reset value." range="" rwaccess="R"/>
	</register>
	<register id="CONTROL_DPF_MAD2D_FW_ADDR_MATCH" acronym="CONTROL_DPF_MAD2D_FW_ADDR_MATCH" offset="0x2C8" width="32" description="MAD2D Dynamic Power Framework Handing">
		<bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="Read returns reset value" range="" rwaccess="R"/>
		<bitfield id="REGIONMAD2DFWADDRMATCH" width="27" begin="26" end="0" resetval="0x000000" description="Refer to L3 FW addr match field" range="" rwaccess="R"/>
	</register>
	<register id="CONTROL_DPF_MAD2D_FW_REQINFO" acronym="CONTROL_DPF_MAD2D_FW_REQINFO" offset="0x2CC" width="32" description="MAD2D Dynamic Power Framework Handing">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x00" description="Read returns reset value" range="" rwaccess="R"/>
		<bitfield id="MAD2DFWREQINFO" width="16" begin="15" end="0" resetval="0xFFFF" description="Refer to L3 FW REQINFO permission field" range="" rwaccess="R"/>
	</register>
	<register id="CONTROL_DPF_MAD2D_FW_WR" acronym="CONTROL_DPF_MAD2D_FW_WR" offset="0x2D0" width="32" description="MAD2D Dynamic Power Framework Handing">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x00000" description="Read returns reset value" range="" rwaccess="R"/>
		<bitfield id="REGIONMAD2DFWWR" width="16" begin="15" end="0" resetval="0xFFFF" description="Refer to L3 FW WR permission field" range="" rwaccess="R"/>
	</register>
	<register id="CONTROL_IDCODE" acronym="CONTROL_IDCODE" offset="0x307F94" width="32" description="Device IDCODE">
		<bitfield id="VERSION" width="4" begin="31" end="28" resetval="0x-" description="Revision number" range="" rwaccess="R"/>
		<bitfield id="HAWKEYE" width="16" begin="27" end="12" resetval="0x-" description="Hawkeye number" range="" rwaccess="R"/>
		<bitfield id="TI_IDM" width="11" begin="11" end="1" resetval="0x17" description="Manufacturer identity (TI)" range="" rwaccess="R"/>
		<bitfield id="_8211" width="1" begin="0" end="0" resetval="0x1" description="&#8211;" range="" rwaccess="R"/>
	</register>
</module>
