

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Tue Jul 18 01:40:03 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        cct_test.prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.256 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  56641561|  56641561| 0.566 sec | 0.566 sec |  56641561|  56641561|   none  |
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+----------+----------+----------+-----------+-----------+------+----------+
        |          |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+----------+----------+----------+-----------+-----------+------+----------+
        |- l_B_x   |  56641560|  56641560|   4720130|          -|          -|    12|    no    |
        | + l_y    |   4720128|   4720128|      6146|          -|          -|   768|    no    |
        |  ++ l_r  |      6144|      6144|        16|          -|          -|   384|    no    |
        +----------+----------+----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([294912 x float]* %v1_1), !map !7"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([294912 x float]* %v1_0), !map !14"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4608 x float]* %v0_1), !map !20"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4608 x float]* %v0_0), !map !26"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9216 x float]* %v2), !map !31"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @top_str) nounwind"   --->   Operation 25 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:25]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.81>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%x_0 = phi i4 [ 0, %0 ], [ %x, %l_B_x_end ]"   --->   Operation 27 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.30ns)   --->   "%icmp_ln25 = icmp eq i4 %x_0, -4" [kernel.cpp:25]   --->   Operation 28 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12) nounwind"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.73ns)   --->   "%x = add i4 %x_0, 1" [kernel.cpp:25]   --->   Operation 30 'add' 'x' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %5, label %l_B_x_begin" [kernel.cpp:25]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [kernel.cpp:25]   --->   Operation 32 'specloopname' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str2) nounwind" [kernel.cpp:25]   --->   Operation 33 'specregionbegin' 'tmp' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_2 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i9(i4 %x_0, i9 0)" [kernel.cpp:33]   --->   Operation 34 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i13 %tmp_2 to i14" [kernel.cpp:33]   --->   Operation 35 'zext' 'zext_ln33' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_3 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %x_0, i7 0)" [kernel.cpp:33]   --->   Operation 36 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i11 %tmp_3 to i14" [kernel.cpp:33]   --->   Operation 37 'zext' 'zext_ln33_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.67ns)   --->   "%sub_ln33 = sub i14 %zext_ln33, %zext_ln33_1" [kernel.cpp:33]   --->   Operation 38 'sub' 'sub_ln33' <Predicate = (!icmp_ln25)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_4 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_0, i10 0)" [kernel.cpp:42]   --->   Operation 39 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i14 %tmp_4 to i15" [kernel.cpp:42]   --->   Operation 40 'zext' 'zext_ln42' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_5 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_0, i8 0)" [kernel.cpp:42]   --->   Operation 41 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i12 %tmp_5 to i15" [kernel.cpp:42]   --->   Operation 42 'zext' 'zext_ln42_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.81ns)   --->   "%sub_ln42 = sub i15 %zext_ln42, %zext_ln42_1" [kernel.cpp:42]   --->   Operation 43 'sub' 'sub_ln42' <Predicate = (!icmp_ln25)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:26]   --->   Operation 44 'br' <Predicate = (!icmp_ln25)> <Delay = 1.76>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:45]   --->   Operation 45 'ret' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.16>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%y_0 = phi i10 [ 0, %l_B_x_begin ], [ %y, %l_y_end ]"   --->   Operation 46 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.77ns)   --->   "%icmp_ln26 = icmp eq i10 %y_0, -256" [kernel.cpp:26]   --->   Operation 47 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 48 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.73ns)   --->   "%y = add i10 %y_0, 1" [kernel.cpp:26]   --->   Operation 49 'add' 'y' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %l_B_x_end, label %l_y_begin" [kernel.cpp:26]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str3) nounwind" [kernel.cpp:26]   --->   Operation 51 'specloopname' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str3) nounwind" [kernel.cpp:26]   --->   Operation 52 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i10 %y_0 to i15" [kernel.cpp:34]   --->   Operation 53 'zext' 'zext_ln34' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_6 = call i19 @_ssdm_op_BitConcatenate.i19.i10.i9(i10 %y_0, i9 0)" [kernel.cpp:34]   --->   Operation 54 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i19 %tmp_6 to i20" [kernel.cpp:34]   --->   Operation 55 'zext' 'zext_ln34_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_7 = call i17 @_ssdm_op_BitConcatenate.i17.i10.i7(i10 %y_0, i7 0)" [kernel.cpp:34]   --->   Operation 56 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln34_2 = zext i17 %tmp_7 to i20" [kernel.cpp:34]   --->   Operation 57 'zext' 'zext_ln34_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (2.16ns)   --->   "%sub_ln34 = sub i20 %zext_ln34_1, %zext_ln34_2" [kernel.cpp:34]   --->   Operation 58 'sub' 'sub_ln34' <Predicate = (!icmp_ln26)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.94ns)   --->   "%add_ln42 = add i15 %sub_ln42, %zext_ln34" [kernel.cpp:42]   --->   Operation 59 'add' 'add_ln42' <Predicate = (!icmp_ln26)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i15 %add_ln42 to i64" [kernel.cpp:42]   --->   Operation 60 'sext' 'sext_ln42' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%v2_addr = getelementptr [9216 x float]* %v2, i64 0, i64 %sext_ln42" [kernel.cpp:42]   --->   Operation 61 'getelementptr' 'v2_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.76ns)   --->   "br label %3" [kernel.cpp:30]   --->   Operation 62 'br' <Predicate = (!icmp_ln26)> <Delay = 1.76>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str2, i32 %tmp) nounwind" [kernel.cpp:44]   --->   Operation 63 'specregionend' 'empty_7' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:25]   --->   Operation 64 'br' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.44>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%v11_0 = phi float [ 0.000000e+00, %l_y_begin ], [ %v12_1, %4 ]" [kernel.cpp:37]   --->   Operation 65 'phi' 'v11_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%r_0_0 = phi i10 [ 0, %l_y_begin ], [ %add_ln30, %4 ]" [kernel.cpp:30]   --->   Operation 66 'phi' 'r_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 384, i64 384, i64 384) nounwind"   --->   Operation 67 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (1.77ns)   --->   "%icmp_ln30 = icmp eq i10 %r_0_0, -256" [kernel.cpp:30]   --->   Operation 68 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %l_y_end, label %4" [kernel.cpp:30]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_8 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %r_0_0, i32 1, i32 9)" [kernel.cpp:33]   --->   Operation 70 'partselect' 'tmp_8' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln33_2 = zext i9 %tmp_8 to i20" [kernel.cpp:33]   --->   Operation 71 'zext' 'zext_ln33_2' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln33_3 = zext i9 %tmp_8 to i14" [kernel.cpp:33]   --->   Operation 72 'zext' 'zext_ln33_3' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.81ns)   --->   "%add_ln33 = add i14 %zext_ln33_3, %sub_ln33" [kernel.cpp:33]   --->   Operation 73 'add' 'add_ln33' <Predicate = (!icmp_ln30)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i14 %add_ln33 to i64" [kernel.cpp:33]   --->   Operation 74 'sext' 'sext_ln33' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%v0_0_addr = getelementptr [4608 x float]* %v0_0, i64 0, i64 %sext_ln33" [kernel.cpp:33]   --->   Operation 75 'getelementptr' 'v0_0_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%v0_1_addr = getelementptr [4608 x float]* %v0_1, i64 0, i64 %sext_ln33" [kernel.cpp:33]   --->   Operation 76 'getelementptr' 'v0_1_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (2.19ns)   --->   "%add_ln34 = add i20 %zext_ln33_2, %sub_ln34" [kernel.cpp:34]   --->   Operation 77 'add' 'add_ln34' <Predicate = (!icmp_ln30)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i20 %add_ln34 to i64" [kernel.cpp:34]   --->   Operation 78 'sext' 'sext_ln34' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%v1_0_addr = getelementptr [294912 x float]* %v1_0, i64 0, i64 %sext_ln34" [kernel.cpp:34]   --->   Operation 79 'getelementptr' 'v1_0_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%v1_1_addr = getelementptr [294912 x float]* %v1_1, i64 0, i64 %sext_ln34" [kernel.cpp:34]   --->   Operation 80 'getelementptr' 'v1_1_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 81 [2/2] (3.25ns)   --->   "%v0_0_load = load float* %v0_0_addr, align 4" [kernel.cpp:33]   --->   Operation 81 'load' 'v0_0_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_4 : Operation 82 [2/2] (3.25ns)   --->   "%v1_0_load = load float* %v1_0_addr, align 4" [kernel.cpp:34]   --->   Operation 82 'load' 'v1_0_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_4 : Operation 83 [2/2] (3.25ns)   --->   "%v0_1_load = load float* %v0_1_addr, align 4" [kernel.cpp:33]   --->   Operation 83 'load' 'v0_1_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_4 : Operation 84 [2/2] (3.25ns)   --->   "%v1_1_load = load float* %v1_1_addr, align 4" [kernel.cpp:34]   --->   Operation 84 'load' 'v1_1_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_4 : Operation 85 [1/1] (1.73ns)   --->   "%add_ln30 = add i10 %r_0_0, 2" [kernel.cpp:30]   --->   Operation 85 'add' 'add_ln30' <Predicate = (!icmp_ln30)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (3.25ns)   --->   "store float %v11_0, float* %v2_addr, align 4" [kernel.cpp:42]   --->   Operation 86 'store' <Predicate = (icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str3, i32 %tmp_1) nounwind" [kernel.cpp:43]   --->   Operation 87 'specregionend' 'empty_6' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:26]   --->   Operation 88 'br' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 89 [1/2] (3.25ns)   --->   "%v0_0_load = load float* %v0_0_addr, align 4" [kernel.cpp:33]   --->   Operation 89 'load' 'v0_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_5 : Operation 90 [1/2] (3.25ns)   --->   "%v1_0_load = load float* %v1_0_addr, align 4" [kernel.cpp:34]   --->   Operation 90 'load' 'v1_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_5 : Operation 91 [1/2] (3.25ns)   --->   "%v0_1_load = load float* %v0_1_addr, align 4" [kernel.cpp:33]   --->   Operation 91 'load' 'v0_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_5 : Operation 92 [1/2] (3.25ns)   --->   "%v1_1_load = load float* %v1_1_addr, align 4" [kernel.cpp:34]   --->   Operation 92 'load' 'v1_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 93 [4/4] (5.70ns)   --->   "%v = fmul float %v0_0_load, %v1_0_load" [kernel.cpp:35]   --->   Operation 93 'fmul' 'v' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [4/4] (5.70ns)   --->   "%v10_1 = fmul float %v0_1_load, %v1_1_load" [kernel.cpp:35]   --->   Operation 94 'fmul' 'v10_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 95 [3/4] (5.70ns)   --->   "%v = fmul float %v0_0_load, %v1_0_load" [kernel.cpp:35]   --->   Operation 95 'fmul' 'v' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [3/4] (5.70ns)   --->   "%v10_1 = fmul float %v0_1_load, %v1_1_load" [kernel.cpp:35]   --->   Operation 96 'fmul' 'v10_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 97 [2/4] (5.70ns)   --->   "%v = fmul float %v0_0_load, %v1_0_load" [kernel.cpp:35]   --->   Operation 97 'fmul' 'v' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [2/4] (5.70ns)   --->   "%v10_1 = fmul float %v0_1_load, %v1_1_load" [kernel.cpp:35]   --->   Operation 98 'fmul' 'v10_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 99 [1/4] (5.70ns)   --->   "%v = fmul float %v0_0_load, %v1_0_load" [kernel.cpp:35]   --->   Operation 99 'fmul' 'v' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/4] (5.70ns)   --->   "%v10_1 = fmul float %v0_1_load, %v1_1_load" [kernel.cpp:35]   --->   Operation 100 'fmul' 'v10_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 101 [5/5] (7.25ns)   --->   "%v1 = fadd float %v, %v11_0" [kernel.cpp:37]   --->   Operation 101 'fadd' 'v1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 102 [4/5] (7.25ns)   --->   "%v1 = fadd float %v, %v11_0" [kernel.cpp:37]   --->   Operation 102 'fadd' 'v1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 103 [3/5] (7.25ns)   --->   "%v1 = fadd float %v, %v11_0" [kernel.cpp:37]   --->   Operation 103 'fadd' 'v1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 104 [2/5] (7.25ns)   --->   "%v1 = fadd float %v, %v11_0" [kernel.cpp:37]   --->   Operation 104 'fadd' 'v1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 105 [1/5] (7.25ns)   --->   "%v1 = fadd float %v, %v11_0" [kernel.cpp:37]   --->   Operation 105 'fadd' 'v1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 106 [5/5] (7.25ns)   --->   "%v12_1 = fadd float %v10_1, %v1" [kernel.cpp:37]   --->   Operation 106 'fadd' 'v12_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 107 [4/5] (7.25ns)   --->   "%v12_1 = fadd float %v10_1, %v1" [kernel.cpp:37]   --->   Operation 107 'fadd' 'v12_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 108 [3/5] (7.25ns)   --->   "%v12_1 = fadd float %v10_1, %v1" [kernel.cpp:37]   --->   Operation 108 'fadd' 'v12_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 109 [2/5] (7.25ns)   --->   "%v12_1 = fadd float %v10_1, %v1" [kernel.cpp:37]   --->   Operation 109 'fadd' 'v12_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str4) nounwind" [kernel.cpp:30]   --->   Operation 110 'specloopname' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 111 [1/5] (7.25ns)   --->   "%v12_1 = fadd float %v10_1, %v1" [kernel.cpp:37]   --->   Operation 111 'fadd' 'v12_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 112 [1/1] (0.00ns)   --->   "br label %3" [kernel.cpp:30]   --->   Operation 112 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('x') with incoming values : ('x', kernel.cpp:25) [14]  (1.77 ns)

 <State 2>: 1.81ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', kernel.cpp:25) [14]  (0 ns)
	'sub' operation ('sub_ln42', kernel.cpp:42) [31]  (1.81 ns)

 <State 3>: 2.17ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', kernel.cpp:26) [34]  (0 ns)
	'sub' operation ('sub_ln34', kernel.cpp:34) [47]  (2.17 ns)

 <State 4>: 5.45ns
The critical path consists of the following:
	'phi' operation ('r_0_0', kernel.cpp:30) with incoming values : ('add_ln30', kernel.cpp:30) [54]  (0 ns)
	'add' operation ('add_ln34', kernel.cpp:34) [67]  (2.2 ns)
	'getelementptr' operation ('v1_0_addr', kernel.cpp:34) [69]  (0 ns)
	'load' operation ('v1_0_load', kernel.cpp:34) on array 'v1_0' [72]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('v0_0_load', kernel.cpp:33) on array 'v0_0' [71]  (3.25 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v', kernel.cpp:35) [73]  (5.7 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v', kernel.cpp:35) [73]  (5.7 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v', kernel.cpp:35) [73]  (5.7 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v', kernel.cpp:35) [73]  (5.7 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v1', kernel.cpp:37) [74]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v1', kernel.cpp:37) [74]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v1', kernel.cpp:37) [74]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v1', kernel.cpp:37) [74]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v1', kernel.cpp:37) [74]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v12_1', kernel.cpp:37) [78]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v12_1', kernel.cpp:37) [78]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v12_1', kernel.cpp:37) [78]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v12_1', kernel.cpp:37) [78]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v12_1', kernel.cpp:37) [78]  (7.26 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
