###################################################################################
#
#                      R E L E A S E   H I S T O R Y
#
# PN557
#
# 20190711 : Sample version for FW 12.01.01
#
#
###################################################################################


## This file is used by NFC NXP NCI HAL(external/libnfc-nci/halimpl/pn547)
## and NFC Service Java Native Interface Extensions (packages/apps/Nfc/nci/jni/extns/pn547)

###############################################################################
# Application options
# Logging Levels
# NXPLOG_DEFAULT_LOGLEVEL    0x01
# ANDROID_LOG_DEBUG          0x03
# ANDROID_LOG_WARN           0x02
# ANDROID_LOG_ERROR          0x01
# ANDROID_LOG_SILENT         0x00
#
NXPLOG_EXTNS_LOGLEVEL=0x03
NXPLOG_NCIHAL_LOGLEVEL=0x03
NXPLOG_NCIX_LOGLEVEL=0x03
NXPLOG_NCIR_LOGLEVEL=0x03
NXPLOG_FWDNLD_LOGLEVEL=0x03
NXPLOG_TML_LOGLEVEL=0x03

###############################################################################
# Nfc Device Node name
NXP_NFC_DEV_NODE="/dev/pn547"

###############################################################################
# File name for Firmware
#NXP_FW_NAME="libpn557_fw.so"

###############################################################################
# System clock source selection configuration
#    CLK_SRC_XTAL     - 0x01
#    CLK_SRC_PLL      - 0x02
NXP_SYS_CLK_SRC_SEL=0x01

###############################################################################
# System clock frequency selection configuration for PLL
#    CLK_FREQ_13MHZ   - 0x01
#    CLK_FREQ_19_2MHZ - 0x02
#    CLK_FREQ_24MHZ   - 0x03
#    CLK_FREQ_26MHZ   - 0x04
#    CLK_FREQ_38_4MHZ - 0x05
#    CLK_FREQ_52MHZ   - 0x06
NXP_SYS_CLK_FREQ_SEL=0x00

###############################################################################
# The timeout value to be used for clock request acknowledgment
# min value = 0x01 to max = 0x06
NXP_SYS_CLOCK_TO_CFG=0x06

###############################################################################
# NXP TVDD configurations settings
# Allow NFCC to configure External TVDD, two configurations (1 and 2) supported,
# out of them only one can be configured at a time.
NXP_EXT_TVDD_CFG=0x01


################################################################################
#  NXP RF Eval1_SLALM_CFG1_EFM_40x20 configuration settings for FW Version = 12.01.01
################################################################################
# A0, 35, 01, 00,                       RF_CLIF_CFG_BOOT
# A0, 0D, 03, 00, 43, A0,               RF_CLIF_CFG_BOOT  CLIF_ANA_PBF_CONTROL_REG
# A0, 0D, 04, 00, 42, FF, FF,           RF_CLIF_CFG_BOOT  CLIF_ANA_TX_AMPLITUDE_REG
# A0, 0D, 06, 04, 44, 00, 08, F6, 00,   RF_CLIF_CFG_IDLE  CLIF_ANA_RX_REG
# A0, 0D, 06, 04, 45, 80, 40, 00, 00,   RF_CLIF_CFG_IDLE  CLIF_ANA_CM_CONFIG_REG
# A0, 0D, 06, 04, 4A, 00, 00, 00, 00,   RF_CLIF_CFG_IDLE  CLIF_ANA_TX_SHAPE_CONTROL_REG
# A0, 0D, 03, 04, 47, 00,               RF_CLIF_CFG_IDLE  CLIF_ANA_AGC_REG
# A0, 0D, 06, 04, 35, 00, 3E, 00, 00,   RF_CLIF_CFG_IDLE  CLIF_AGC_INPUT_REG
# A0, 0D, 06, 04, 33, 0F, 40, 04, 00,   RF_CLIF_CFG_IDLE  CLIF_AGC_CONFIG0_REG
# A0, 0D, 03, 04, 40, 00,               RF_CLIF_CFG_IDLE  CLIF_ANA_NFCLD_REG
# A0, 0D, 06, 06, 35, F5, 05, 80, 01,   RF_CLIF_CFG_INITIATOR  CLIF_AGC_INPUT_REG
# A0, 0D, 06, 06, 42, F8, 40, FF, FF,   RF_CLIF_CFG_INITIATOR  CLIF_ANA_TX_AMPLITUDE_REG
# A0, 0D, 06, C2, 35, 00, 3E, 00, 03,   RF_CLIF_EXT_FIELD_ON  CLIF_AGC_INPUT_REG
# A0, 0D, 06, C2, 34, F7, 7F, 10, 08,   RF_CLIF_EXT_FIELD_ON  CLIF_AGC_CONFIG1_REG
# A0, 0D, 06, C2, 33, 03, 40, 04, 80,   RF_CLIF_EXT_FIELD_ON  CLIF_AGC_CONFIG0_REG
# A0, 0D, 06, 08, 2D, 0D, 25, 2C, 01,   RF_CLIF_CFG_TARGET  CLIF_SIGPRO_RM_CONFIG1_REG
# A0, 0D, 06, 08, 44, 04, 04, C4, 00,   RF_CLIF_CFG_TARGET  CLIF_ANA_RX_REG
# A0, 0D, 06, 08, 30, 70, 00, 18, 00,   RF_CLIF_CFG_TARGET  CLIF_SIGPRO_ADCBCM_THRESHOLD_REG
# A0, 0D, 06, 08, 45, 83, 60, 40, 05,   RF_CLIF_CFG_TARGET  CLIF_ANA_CM_CONFIG_REG
# A0, 0D, 06, 08, 42, 00, 02, FF, FF,   RF_CLIF_CFG_TARGET  CLIF_ANA_TX_AMPLITUDE_REG
# A0, 0D, 06, 08, 16, AE, 00, 1F, 00,   RF_CLIF_CFG_TARGET  CLIF_TX_UNDERSHOOT_CONFIG_REG
# A0, 0D, 03, 08, 15, 00,               RF_CLIF_CFG_TARGET  CLIF_TX_OVERSHOOT_CONFIG_REG
# A0, 0D, 06, 08, 37, 08, 76, 00, 00,   RF_CLIF_CFG_TARGET  CLIF_TX_CONTROL_REG
# A0, 0D, 06, 09, 30, 00, 00, 00, 00,   RF_CLIF_CFG_TARGET  CLIF_SIGPRO_ADCBCM_THRESHOLD_REG
# A0, 0D, 06, 09, 37, 00, 00, 00, 00,   RF_CLIF_CFG_TARGET  CLIF_TX_CONTROL_REG
# A0, 0D, 06, 09, 42, 01, 10, FF, FF,   RF_CLIF_CFG_TARGET  CLIF_ANA_TX_AMPLITUDE_REG
# A0, 0D, 03, 72, 03, 3D,               RF_CLIF_CFG_BR_106_I_TXA  CLIF_TRANSCEIVE_CONTROL_REG
# A0, 0D, 04, 72, 42, F8, 40,           RF_CLIF_CFG_BR_106_I_TXA  CLIF_ANA_TX_AMPLITUDE_REG
# A0, 0D, 03, 72, 16, 01,               RF_CLIF_CFG_BR_106_I_TXA  CLIF_TX_UNDERSHOOT_CONFIG_REG
# A0, 0D, 03, 72, 15, 01,               RF_CLIF_CFG_BR_106_I_TXA  CLIF_TX_OVERSHOOT_CONFIG_REG
# A0, 0D, 06, 72, 4A, 53, 07, 00, 1B,   RF_CLIF_CFG_BR_106_I_TXA  CLIF_ANA_TX_SHAPE_CONTROL_REG
# A0, 0D, 03, 72, 0D, 26,               RF_CLIF_CFG_BR_106_I_TXA  CLIF_TX_DATA_MOD_REG
# A0, 0D, 03, 72, 14, 26,               RF_CLIF_CFG_BR_106_I_TXA  CLIF_TX_SYMBOL23_MOD_REG
# A0, 0D, 06, 3C, 2D, DC, 40, 04, 00,   RF_CLIF_CFG_BR_106_I_RXA_P  CLIF_SIGPRO_RM_CONFIG1_REG
# A0, 0D, 06, 3C, 44, 66, 0A, 00, 00,   RF_CLIF_CFG_BR_106_I_RXA_P  CLIF_ANA_RX_REG
# A0, 0D, 06, 74, 4A, 56, 07, 01, 1B,   RF_CLIF_CFG_BR_212_I_TXA  CLIF_ANA_TX_SHAPE_CONTROL_REG
# A0, 0D, 04, 74, 42, 68, 40,           RF_CLIF_CFG_BR_212_I_TXA  CLIF_ANA_TX_AMPLITUDE_REG
# A0, 0D, 03, 74, 16, 00,               RF_CLIF_CFG_BR_212_I_TXA  CLIF_TX_UNDERSHOOT_CONFIG_REG
# A0, 0D, 03, 74, 15, 00,               RF_CLIF_CFG_BR_212_I_TXA  CLIF_TX_OVERSHOOT_CONFIG_REG
# A0, 0D, 03, 74, 0D, 11,               RF_CLIF_CFG_BR_212_I_TXA  CLIF_TX_DATA_MOD_REG
# A0, 0D, 03, 74, 14, 11,               RF_CLIF_CFG_BR_212_I_TXA  CLIF_TX_SYMBOL23_MOD_REG
# A0, 0D, 06, 3E, 2D, 05, 35, 1E, 01,   RF_CLIF_CFG_BR_212_I_RXA  CLIF_SIGPRO_RM_CONFIG1_REG
# A0, 0D, 06, 3E, 44, 65, 09, 00, 00,   RF_CLIF_CFG_BR_212_I_RXA  CLIF_ANA_RX_REG
# A0, 0D, 06, 76, 4A, 56, 07, 01, 1B,   RF_CLIF_CFG_BR_424_I_TXA  CLIF_ANA_TX_SHAPE_CONTROL_REG
# A0, 0D, 04, 76, 42, 68, 40,           RF_CLIF_CFG_BR_424_I_TXA  CLIF_ANA_TX_AMPLITUDE_REG
# A0, 0D, 03, 76, 16, 00,               RF_CLIF_CFG_BR_424_I_TXA  CLIF_TX_UNDERSHOOT_CONFIG_REG
# A0, 0D, 03, 76, 15, 00,               RF_CLIF_CFG_BR_424_I_TXA  CLIF_TX_OVERSHOOT_CONFIG_REG
# A0, 0D, 03, 76, 0D, 08,               RF_CLIF_CFG_BR_424_I_TXA  CLIF_TX_DATA_MOD_REG
# A0, 0D, 03, 76, 14, 08,               RF_CLIF_CFG_BR_424_I_TXA  CLIF_TX_SYMBOL23_MOD_REG
# A0, 0D, 06, 40, 2D, 05, 45, 1E, 01,   RF_CLIF_CFG_BR_424_I_RXA  CLIF_SIGPRO_RM_CONFIG1_REG
# A0, 0D, 06, 40, 44, 65, 09, 00, 00,   RF_CLIF_CFG_BR_424_I_RXA  CLIF_ANA_RX_REG
# A0, 0D, 04, 78, 42, F0, 40,           RF_CLIF_CFG_BR_848_I_TXA  CLIF_ANA_TX_AMPLITUDE_REG
# A0, 0D, 06, 78, 4A, 11, 07, 01, 1B,   RF_CLIF_CFG_BR_848_I_TXA  CLIF_ANA_TX_SHAPE_CONTROL_REG
# A0, 0D, 03, 78, 16, 00,               RF_CLIF_CFG_BR_848_I_TXA  CLIF_TX_UNDERSHOOT_CONFIG_REG
# A0, 0D, 03, 78, 15, 00,               RF_CLIF_CFG_BR_848_I_TXA  CLIF_TX_OVERSHOOT_CONFIG_REG
# A0, 0D, 03, 78, 0D, 04,               RF_CLIF_CFG_BR_848_I_TXA  CLIF_TX_DATA_MOD_REG
# A0, 0D, 03, 78, 14, 04,               RF_CLIF_CFG_BR_848_I_TXA  CLIF_TX_SYMBOL23_MOD_REG
# A0, 0D, 06, 4C, 44, 65, 0A, 00, 00,   RF_CLIF_CFG_BR_106_I_RXB  CLIF_ANA_RX_REG
# A0, 0D, 06, 4C, 2D, 15, 34, 1F, 01,   RF_CLIF_CFG_BR_106_I_RXB  CLIF_SIGPRO_RM_CONFIG1_REG
# A0, 0D, 06, 82, 4A, 34, 07, 00, 07,   RF_CLIF_CFG_BR_106_I_TXB  CLIF_ANA_TX_SHAPE_CONTROL_REG
# A0, 0D, 04, 82, 42, 70, 40,           RF_CLIF_CFG_BR_106_I_TXB  CLIF_ANA_TX_AMPLITUDE_REG
# A0, 0D, 06, 82, 0F, 6C, 01, 04, 00,   RF_CLIF_CFG_BR_106_I_TXB  CLIF_TX_SYMBOL_CONFIG_REG
# A0, 0D, 03, 82, 16, 00,               RF_CLIF_CFG_BR_106_I_TXB  CLIF_TX_UNDERSHOOT_CONFIG_REG
# A0, 0D, 03, 82, 15, 00,               RF_CLIF_CFG_BR_106_I_TXB  CLIF_TX_OVERSHOOT_CONFIG_REG
# A0, 0D, 06, 4E, 44, 65, 09, 00, 00,   RF_CLIF_CFG_BR_212_I_RXB  CLIF_ANA_RX_REG
# A0, 0D, 06, 4E, 2D, 05, 35, 1E, 01,   RF_CLIF_CFG_BR_212_I_RXB  CLIF_SIGPRO_RM_CONFIG1_REG
# A0, 0D, 06, 84, 4A, 43, 07, 01, 07,   RF_CLIF_CFG_BR_212_I_TXB  CLIF_ANA_TX_SHAPE_CONTROL_REG
# A0, 0D, 04, 84, 42, 70, 40,           RF_CLIF_CFG_BR_212_I_TXB  CLIF_ANA_TX_AMPLITUDE_REG
# A0, 0D, 03, 84, 16, 00,               RF_CLIF_CFG_BR_212_I_TXB  CLIF_TX_UNDERSHOOT_CONFIG_REG
# A0, 0D, 03, 84, 15, 00,               RF_CLIF_CFG_BR_212_I_TXB  CLIF_TX_OVERSHOOT_CONFIG_REG
# A0, 0D, 06, 50, 44, 65, 09, 00, 00,   RF_CLIF_CFG_BR_424_I_RXB  CLIF_ANA_RX_REG
# A0, 0D, 06, 50, 2D, 05, 35, 1E, 01,   RF_CLIF_CFG_BR_424_I_RXB  CLIF_SIGPRO_RM_CONFIG1_REG
# A0, 0D, 06, 86, 4A, 32, 07, 01, 07,   RF_CLIF_CFG_BR_424_I_TXB  CLIF_ANA_TX_SHAPE_CONTROL_REG
# A0, 0D, 04, 86, 42, 70, 40,           RF_CLIF_CFG_BR_424_I_TXB  CLIF_ANA_TX_AMPLITUDE_REG
# A0, 0D, 03, 86, 16, 00,               RF_CLIF_CFG_BR_424_I_TXB  CLIF_TX_UNDERSHOOT_CONFIG_REG
# A0, 0D, 03, 86, 15, 00,               RF_CLIF_CFG_BR_424_I_TXB  CLIF_TX_OVERSHOOT_CONFIG_REG
# A0, 0D, 06, 5E, 2D, 0D, 48, 0C, 01,   RF_CLIF_CFG_BR_212_I_RXF_P  CLIF_SIGPRO_RM_CONFIG1_REG
# A0, 0D, 06, 5E, 44, 55, 08, 00, 00,   RF_CLIF_CFG_BR_212_I_RXF_P  CLIF_ANA_RX_REG
# A0, 0D, 06, 60, 2D, 0D, 5A, 0C, 01,   RF_CLIF_CFG_BR_424_I_RXF_P  CLIF_SIGPRO_RM_CONFIG1_REG
# A0, 0D, 06, 60, 44, 55, 08, 00, 00,   RF_CLIF_CFG_BR_424_I_RXF_P  CLIF_ANA_RX_REG
# A0, 0D, 04, 94, 42, 78, 40,           RF_CLIF_CFG_BR_212_I_TXF  CLIF_ANA_TX_AMPLITUDE_REG
# A0, 0D, 06, 94, 4A, 43, 07, 00, 07,   RF_CLIF_CFG_BR_212_I_TXF  CLIF_ANA_TX_SHAPE_CONTROL_REG
# A0, 0D, 03, 94, 16, 00,               RF_CLIF_CFG_BR_212_I_TXF  CLIF_TX_UNDERSHOOT_CONFIG_REG
# A0, 0D, 03, 94, 15, 00,               RF_CLIF_CFG_BR_212_I_TXF  CLIF_TX_OVERSHOOT_CONFIG_REG
# A0, 0D, 04, 96, 42, 88, 40,           RF_CLIF_CFG_BR_424_I_TXF  CLIF_ANA_TX_AMPLITUDE_REG
# A0, 0D, 06, 96, 4A, 11, 07, 01, 07,   RF_CLIF_CFG_BR_424_I_TXF  CLIF_ANA_TX_SHAPE_CONTROL_REG
# A0, 0D, 03, 96, 16, 00,               RF_CLIF_CFG_BR_424_I_TXF  CLIF_TX_UNDERSHOOT_CONFIG_REG
# A0, 0D, 03, 96, 15, 00,               RF_CLIF_CFG_BR_424_I_TXF  CLIF_TX_OVERSHOOT_CONFIG_REG
# A0, 0D, 06, 1C, 44, 05, 04, C4, 00,   RF_CLIF_CFG_TECHNO_T_RXF  CLIF_ANA_RX_REG
# A0, 0D, 03, 24, 03, 7F,               RF_CLIF_CFG_TECHNO_T_TXA_P  CLIF_TRANSCEIVE_CONTROL_REG
# A0, 0D, 06, 70, 16, 8E, 00, 1F, 00,   RF_CLIF_CFG_BR_848_T_TXA  CLIF_TX_UNDERSHOOT_CONFIG_REG
# A0, 0D, 03, 28, 16, 00,               RF_CLIF_CFG_TECHNO_T_TXB  CLIF_TX_UNDERSHOOT_CONFIG_REG
# A0, 0D, 03, 2C, 16, 00,               RF_CLIF_CFG_TECHNO_T_TXF_P  CLIF_TX_UNDERSHOOT_CONFIG_REG
# A0, 0D, 06, 34, 44, 04, 04, C4, 00,   RF_CLIF_CFG_BR_106_T_RXA  CLIF_ANA_RX_REG
# A0, 0D, 06, 36, 30, E0, 00, 30, 00,   RF_CLIF_CFG_BR_212_T_RXA  CLIF_SIGPRO_ADCBCM_THRESHOLD_REG
# A0, 0D, 03, 36, 45, 70,               RF_CLIF_CFG_BR_212_T_RXA  CLIF_ANA_CM_CONFIG_REG
# A0, 0D, 03, 37, 45, 60,               RF_CLIF_CFG_BR_212_T_RXA  CLIF_ANA_CM_CONFIG_REG
# A0, 0D, 06, 38, 30, 40, 00, 20, 00,   RF_CLIF_CFG_BR_424_T_RXA  CLIF_SIGPRO_ADCBCM_THRESHOLD_REG
# A0, 0D, 06, 38, 44, 02, 04, C4, 00,   RF_CLIF_CFG_BR_424_T_RXA  CLIF_ANA_RX_REG
# A0, 0D, 06, 3A, 30, 26, 00, 08, 00,   RF_CLIF_CFG_BR_848_T_RXA  CLIF_SIGPRO_ADCBCM_THRESHOLD_REG
# A0, 0D, 06, 3A, 44, 11, 00, C4, 00,   RF_CLIF_CFG_BR_848_T_RXA  CLIF_ANA_RX_REG
# A0, 0D, 06, 44, 30, 70, 00, 18, 00,   RF_CLIF_CFG_BR_106_T_RXB  CLIF_SIGPRO_ADCBCM_THRESHOLD_REG
# A0, 0D, 06, 44, 44, 04, 04, C4, 00,   RF_CLIF_CFG_BR_106_T_RXB  CLIF_ANA_RX_REG
# A0, 0D, 06, 46, 30, B0, 00, 45, 00,   RF_CLIF_CFG_BR_212_T_RXB  CLIF_SIGPRO_ADCBCM_THRESHOLD_REG
# A0, 0D, 06, 48, 30, B0, 00, 45, 00,   RF_CLIF_CFG_BR_424_T_RXB  CLIF_SIGPRO_ADCBCM_THRESHOLD_REG
# A0, 0D, 06, 4A, 30, 70, 00, 18, 00,   RF_CLIF_CFG_BR_848_T_RXB  CLIF_SIGPRO_ADCBCM_THRESHOLD_REG
# A0, 0D, 03, 56, 30, 00,               RF_CLIF_CFG_BR_212_T_RXF  CLIF_SIGPRO_ADCBCM_THRESHOLD_REG
# A0, 0D, 06, 0C, 45, C3, 82, 71, 05,   RF_CLIF_CFG_I_PASSIVE  CLIF_ANA_CM_CONFIG_REG
# A0, 0D, 03, 10, 44, 60,               RF_CLIF_CFG_I_ACTIVE  CLIF_ANA_RX_REG
# A0, 0D, 06, 10, 30, 70, 00, 18, 00,   RF_CLIF_CFG_I_ACTIVE  CLIF_SIGPRO_ADCBCM_THRESHOLD_REG
# A0, 0D, 03, 10, 48, 10,               RF_CLIF_CFG_I_ACTIVE  CLIF_ANA_CLK_MAN_REG
# A0, 0D, 06, 10, 45, 80, 40, 00, 00,   RF_CLIF_CFG_I_ACTIVE  CLIF_ANA_CM_CONFIG_REG
# A0, 0D, 06, 10, 2D, 0D, 25, 2C, 01,   RF_CLIF_CFG_I_ACTIVE  CLIF_SIGPRO_RM_CONFIG1_REG
# A0, 0D, 03, 10, 35, 0C,               RF_CLIF_CFG_I_ACTIVE  CLIF_AGC_INPUT_REG
# A0, 0D, 06, 11, 30, 00, 00, 00, 00,   RF_CLIF_CFG_I_ACTIVE  CLIF_SIGPRO_ADCBCM_THRESHOLD_REG
# A0, 0D, 03, 11, 48, 00,               RF_CLIF_CFG_I_ACTIVE  CLIF_ANA_CLK_MAN_REG
# A0, 0D, 06, 11, 85, 00, 00, 00, 00,   RF_CLIF_CFG_I_ACTIVE  CLIF_BBA_CONTROL_REG
# A0, 0D, 06, 22, 44, 05, 04, C4, 00,   RF_CLIF_CFG_TECHNO_I_RXF_A  CLIF_ANA_RX_REG
# A0, 0D, 06, 62, 44, 04, 04, C4, 00,   RF_CLIF_CFG_BR_106_I_RXA_A  CLIF_ANA_RX_REG
# A0, 0D, 03, 12, 16, 00,               RF_CLIF_CFG_T_ACTIVE  CLIF_TX_UNDERSHOOT_CONFIG_REG
# A0, 0D, 06, 12, 37, 00, 00, 00, 00,   RF_CLIF_CFG_T_ACTIVE  CLIF_TX_CONTROL_REG
# A0, 0D, 03, 12, 35, 0C,               RF_CLIF_CFG_T_ACTIVE  CLIF_AGC_INPUT_REG
# A0, 0D, 06, CC, 42, F8, 40, FF, FF,   RF_CLIF_WL_106_T_TXA_A  CLIF_ANA_TX_AMPLITUDE_REG
# A0, 0D, 06, CC, 4A, 53, 07, 00, 1B,   RF_CLIF_WL_106_T_TXA_A  CLIF_ANA_TX_SHAPE_CONTROL_REG
# A0, 0D, 06, CE, 42, 78, 40, FF, FF,   RF_CLIF_WL_212_T_TXF_A  CLIF_ANA_TX_AMPLITUDE_REG
# A0, 0D, 06, CE, 4A, 43, 07, 00, 07,   RF_CLIF_WL_212_T_TXF_A  CLIF_ANA_TX_SHAPE_CONTROL_REG
# A0, 0D, 06, D0, 42, 88, 40, FF, FF,   RF_CLIF_WL_424_T_TXF_A  CLIF_ANA_TX_AMPLITUDE_REG
# A0, 0D, 06, D0, 4A, 11, 07, 01, 07,   RF_CLIF_WL_424_T_TXF_A  CLIF_ANA_TX_SHAPE_CONTROL_REG
# A0, 0D, 03, 98, 16, 01,               RF_CLIF_CFG_BR_106_T_TXA_A  CLIF_TX_UNDERSHOOT_CONFIG_REG
# A0, 0D, 03, 98, 15, 01,               RF_CLIF_CFG_BR_106_T_TXA_A  CLIF_TX_OVERSHOOT_CONFIG_REG
# A0, 0D, 03, 9A, 16, 00,               RF_CLIF_CFG_BR_212_T_TXF_A  CLIF_TX_UNDERSHOOT_CONFIG_REG
# A0, 0D, 03, 9A, 15, 00,               RF_CLIF_CFG_BR_212_T_TXF_A  CLIF_TX_OVERSHOOT_CONFIG_REG
# A0, 0D, 03, 9C, 16, 00,               RF_CLIF_CFG_BR_424_T_TXF_A  CLIF_TX_UNDERSHOOT_CONFIG_REG
# A0, 0D, 03, 9C, 15, 00,               RF_CLIF_CFG_BR_424_T_TXF_A  CLIF_TX_OVERSHOOT_CONFIG_REG
# A0, 0D, 04, CA, 42, 70, 40,           RF_CLIF_CFG_STAG  CLIF_ANA_TX_AMPLITUDE_REG
# A0, 0D, 06, CA, 44, 65, 0A, 00, 00,   RF_CLIF_CFG_STAG  CLIF_ANA_RX_REG
# A0, 0D, 06, CA, 2D, 15, 34, 1F, 01,   RF_CLIF_CFG_STAG  CLIF_SIGPRO_RM_CONFIG1_REG

##############################################################################################################
# Please be noticed that below registers has to be set as same value !!!!!
# x value should be set to 0x0
# y value should be set as same value.
#       A0, 0D, 06, 06, 42, 00, 0x, Fy, F3,
#       A0, 0D, 06, 24, 42, 00, 0x, Fy, F3,
#       A0, 0D, 06, 98, 42, 00, 0x, Fy, F3,
#       A0, 0D, 06, 9A, 42, 00, 0x, Fy, F3,
##############################################################################################################
# Register set summary
# A0, 0D, 06, 08, 37, 08, 76, 00, 00,   RF_CLIF_CFG_TARGET      CLIF_TX_CONTROL_REG
# A0, 0D, 06, 08, 42, 00, 02, FF, FF,   RF_CLIF_CFG_TARGET      CLIF_ANA_TX_AMPLITUDE_REG
# A0, 0D, 06, 3C, 2D, DC, 40, 04, 00,   RF_CLIF_CFG_BR_106_I_RXA_P    CLIF_SIGPRO_RM_CONFIG1_REG
# A0, 0D, 06, 3C, 44, 66, 0A, 00, 00,   RF_CLIF_CFG_BR_106_I_RXA_P    CLIF_ANA_RX_REG
# A0, 0D, 06, 4C, 2D, 15, 34, 1F, 01,   RF_CLIF_CFG_BR_106_I_RXB    CLIF_SIGPRO_RM_CONFIG1_REG
# A0, 0D, 06, 4C, 44, 65, 0A, 00, 00,   RF_CLIF_CFG_BR_106_I_RXB    CLIF_ANA_RX_REG
# A0, 0D, 06, 5E, 2D, 0D, 48, 0C, 01,   RF_CLIF_CFG_BR_212_I_RXF_P    CLIF_SIGPRO_RM_CONFIG1_REG
# A0, 0D, 06, 5E, 44, 55, 08, 00, 00,   RF_CLIF_CFG_BR_212_I_RXF_P    CLIF_ANA_RX_REG
# A0, 0D, 06, 60, 2D, 0D, 5A, 0C, 01,   RF_CLIF_CFG_BR_424_I_RXF_P    CLIF_SIGPRO_RM_CONFIG1_REG
# A0, 0D, 06, 60, 44, 55, 08, 00, 00,   RF_CLIF_CFG_BR_424_I_RXF_P    CLIF_ANA_RX_REG
# A0, 0D, 06, 06, 42, F8, 40, FF, FF,   RF_CLIF_CFG_INITIATOR     CLIF_ANA_TX_AMPLITUDE_REG
# A0, 0D, 04, 72, 42, F8, 40,           RF_CLIF_CFG_BR_106_I_TXA    CLIF_ANA_TX_AMPLITUDE_REG
# A0, 0D, 04, 82, 42, 70, 40,           RF_CLIF_CFG_BR_106_I_TXB    CLIF_ANA_TX_AMPLITUDE_REG
# A0, 0D, 04, 94, 42, 78, 40,           RF_CLIF_CFG_BR_212_I_TXF    CLIF_ANA_TX_AMPLITUDE_REG
# A0, 0D, 04, 96, 42, 88, 40,           RF_CLIF_CFG_BR_424_I_TXF    CLIF_ANA_TX_AMPLITUDE_REG
# A0, 38, 04, 14, 0B, 0B, 00,           CLIF_ANA_NFCLD_REG
# A0, 0D, 03, 24, 03, 7F,               RF_CLIF_CFG_TECHNO_T_TXA_P    CLIF_TRANSCEIVE_CONTROL_REG
# A0, 0D, 06, C2, 35, 00, 3E, 00, 03,   RF_CLIF_EXT_FIELD_ON      CLIF_AGC_INPUT_REG
# A0, 0D, 06, 06, 35, F5, 05, 80, 01,   RF_CLIF_CFG_INITIATOR     CLIF_AGC_INPUT_REG
# A0, 0D, 06, 08, 44, 04, 04, C4, 00,   RF_CLIF_CFG_TARGET      CLIF_ANA_RX_REG
# A0, 0D, 06, 20, 44, 55, 0A, 00, 00,   RF_CLIF_CFG_TECHNO_I_RX15693  CLIF_ANA_RX_REG
# A0, 0D, 06, 20, 2D, 50, 44, 0C, 00,   RF_CLIF_CFG_TECHNO_I_RX15693    CLIF_SIGPRO_RM_CONFIG1_REG

##############################################################################################################
NXP_RF_CONF_BLK_1={20, 02, 9F, 13,
  A0, 0D, 06, 08, 37, 08, 76, 00, 00,
  A0, 38, 04, 2F, 0B, 0B, 00,
  A0, 0D, 03, 24, 03, 81,
  A0, 0D, 06, 08, 42, 00, 00, F2, F2,
  A0, 0D, 06, 06, 42, F8, 40, FF, FF,
  A0, 0D, 04, 72, 42, FC, 40,
  A0, 0D, 04, 82, 42, 68, 40,
  A0, 0D, 04, 94, 42, 78, 40,
  A0, 0D, 04, 96, 42, 80, 40,
  A0, 0D, 06, 3C, 44, 66, 0A, 00, 00,
  A0, 0D, 06, 4C, 44, 65, 0A, 00, 00,
  A0, 0D, 06, 5E, 44, 55, 08, 00, 00,
  A0, 0D, 06, 3C, 2D, DC, 20, 04, 00,
  A0, 0D, 06, 4C, 2D, 15, 34, 1F, 01,
  A0, 0D, 06, 5E, 2D, 0D, 48, 0C, 01,
  A0, 0D, 06, C2, 35, 00, 3E, 00, 03,
  A0, 0D, 06, 06, 35, F5, 05, 80, 01,
  A0, 0D, 06, 20, 44, 55, 0A, 00, 00,
  A0, 0D, 06, 20, 2D, 50, 44, 0C, 00
}

###############################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
# CLK_MAN & PHONE OFF SETTING
NXP_RF_CONF_BLK_2={20, 02, 26, 02,
  A0, 3A, 08, 46, 00, 46, 00, 46, 00, 46, 00,
  A0, 29, 17, 1C, 02, 00, 1F, 00, 02, 00, 1F, 00, 02, 00, 40, F3, F3, 00, 43, F3, F3, 38, 70, 00, 00, 01
}

###############################################################################
# DLMA/ISO SETTING
# A0, AF... : Enable/Diable DLMA 0x83(Enable), 0x03(Disable), FW default is Enable
NXP_RF_CONF_BLK_3={20, 02, 10, 01,
  A0, AF, 0C, 03, C0, 80, A0, 00, 03, 80, 80, A0, 00, 11, 08
}

###############################################################################
# DLMA/ISO SETTING
# A0, 34... : DLMA RSSI table for All type
NXP_RF_CONF_BLK_4={20, 02, 98, 01,
  A0, 34, 94, 23, 04, 18, 35, 00, 00, 4B, 00, 00, 71, 00, 00, 71, 00, 00, 96, 00, 00, BC, 00, 00, BC, 00, 00, E1, 00, 00, 07, 01, 00, 07, 01, 00, 2C, 01, 00, 2C, 01, 00, 52, 01, 00, 52, 01, 00, 77, 01, 00, 77, 01, 00, C2, 01, 00, C2, 01, 00, 0D, 02, 00, 0D, 02, 00, 58, 02, 00, 58, 02, 00, EE, 02, 00, EE, 02, 00, 18, BC, 00, 00, BC, 00, 00, BC, 00, 00, BC, 00, 00, E1, 00, 00, E1, 00, 00, 2C, 01, 00, 2C, 01, 00, 2C, 01, 00, 2C, 01, 00, 2C, 01, 00, DC, 05, 00, DC, 05, 00, DC, 05, 00, DC, 05, 00, DC, 05, 00, DC, 05, 00, DC, 05, 00, DC, 05, 00, DC, 05, 00, DC, 05, 00, DC, 05, 00, DC, 05, 00, DC, 05, 00
}

###############################################################################
# DLMA/ISO SETTING
# A0, A9... : DLMA TX Set
NXP_RF_CONF_BLK_5={20, 02, A4, 01,
  A0, A9, A0, 00, C1, 00, 0A, 01, 80, 41, 0A, 02, 81, 83, 0A, 03, C0, 42, 06, 04, 80, 46, 06, 05, C3, 01, 03, 06, C2, 05, 03, 07, C2, 4A, 03, 07, 81, 01, 01, 08, C3, 8B, 03, 08, C3, 05, 01, 09, C3, 92, 03, 09, C6, 84, 01, 0A, C4, CC, 03, 0A, C6, 89, 01, 0B, C5, D4, 03, 0B, C7, 92, 01, 0C, 44, 00, 03, 0C, C7, C6, 01, 0D, 42, 04, 03, 0D, C9, CE, 01, 0E, 42, 48, 03, 0E, 03, 00, 01, 0F, 43, 50, 03, 0F, 43, 04, 01, 10, 43, 91, 03, 10, 45, 0A, 01, 11, 44, 95, 03, 11, 46, 11, 01, 12, 46, 8E, 01, 13, 47, C5, 01, 14, 48, CC, 01, 15, 4B, D4, 01, 16, 4E, D7, 01, 17, 45, A2, 01, 18, 46, A6, 01, 19, 46, AE, 01, 1A, 47, B4, 01, 1B, 48, EA, 01, 1C, 49, F0, 01
}

###############################################################################
# DPC SETTING
# 0xF1=All mode enalbe, 0x11=All mode disable
NXP_RF_CONF_BLK_6={20, 02, 5B, 01,
  A0, 0B, 57, 11, 11, 90, 5A, 0F, 4E, 00, 47, 15, B7, AA, 47, 9F, A7, 99, 5C, 9F, 97, 99, 67, 9F, 97, 99, 69, 9F, 97, 00, 73, 9F, 07, 00, 75, 9F, 07, 00, 80, 9F, 07, 00, 84, 9F, 07, 00, 8D, 9F, 07, 00, 8F, 9F, 07, 00, 99, 9F, 04, 00, 9B, 9F, 04, 00, A6, 9F, 04, 00, A8, 9F, 04, 00, B2, 9F, 02, 00, BB, 9F, 00, 00, C1, 9F, 00, 00, CC, 1F, 00, 00, D6, 1F, 00, 00
}

###############################################################################
# Core configuration extensions
# It includes
# A002      - Clock Request
#             0x00 - Disabled
#             0x01 - Enabled
# A003      - Clock Selection
#             Please refer to User Manual
# A004      - Clock Time Out
#             Defined in ms
# A006      - Vbat Monitor
#             0x00 - Enable
#             0x01 - Set Threshold, 1 : 2.3v, 0 : 2.75
# A00E      - Load Modulation Mode
#             0x00 - PLM
#             0x01 - ALM
# A012      - SWP interface 2 configuration
#             0x00 - SWP
#             0x02 - DWP
#             Please refer to User Manual
# A040-A043 - Ultra Low Power Tag Detector
#             Please refer to Application Note of ULPTD
# A05E      - Jewel Reader
#             Please refer to User Manual
# A080      - Restart polling Time Out
#             Defined in ms
#             0x01 - Set Threshold, 1 : 2.3v, 0 : 2
# A0CD      - SWP S1 line behavior
#             Defined S1 High time out during Activation sequence
# A0EC      - SWP1 interface
#             0x00 - Disabled
#             0x01 - Enabled
# A0ED      - SWP2 interface
#             0x00 - Disabled
#             0x01 - Enabled
# A09A      - LG Gemalto Issue enable
#             0x00 - Disabled
#             0x01 - Enabled
# A0F7      - Delay before Sending RSET (1.19us per 1 step)

NXP_CORE_CONF_EXTN_PM={20, 02, 4A, 0F,
    A0, 03, 01, 11,
    A0, 04, 01, 06,
    A0, 06, 01, 01,
    A0, 80, 02, E8, 03,
    A0, 11, 04, CD, 67, 22, 01,
    A0, 5E, 01, 01,
    A0, CD, 01, 1F,
    A0, EC, 01, 01,
    A0, ED, 01, 00,
    A0, CB, 01, 0F,
    A0, 68, 01, 01,
    A0, C3, 01, 02,
    A0, 69, 09, 02, CC, 80, 00, 00, 07, 40, 00, 00,
    A0, 9A, 01, 01,
    A0, F7, 02, C8, 02
}

NXP_CORE_CONF_EXTN_XTAL={20, 02, 51, 11,
    A0, 02, 01, 01,
    A0, 03, 01, 08,
    A0, 04, 01, 06,
    A0, 06, 01, 03,
    A0, 11, 04, 14, B8, 0B, 14,
    A0, 12, 01, 02,
    A0, 37, 01, 35,
    A0, 5E, 01, 01,
    A0, 69, 09, 02, CF, 80, 00, 00, 07, 40, 00, 00,
    A0, 80, 02, E8, 03,
    A0, C3, 01, 02,
    A0, CB, 01, 0F,
    A0, EC, 01, 01,
    A0, ED, 01, 00,
    A0, 7B, 01, 07,
    A0, 84, 01, 01,
    A0, 86, 01, 77
}

NXP_CORE_CONF_EXTN={20, 02, 25, 09,
    A0, EC, 01, 01,
    A0, ED, 01, 01,
    A0, 5E, 01, 01,
    A0, 12, 01, 02,
    A0, 40, 01, 01,
    A0, DD, 01, 2D,
    A0, D1, 01, 02,
    A0, D4, 01, 01,
    A0, 37, 01, 11
}

###############################################################################
# apply Low Power Polling(LPM) Algorithm, detecting RF field using short-term single carrier
# NORMAL Polling : {20, 02, 11, 04, A0, 40, 01, 00, A0, 41, 01, 04, A0, 42, 01, 19, A0, 43, 01, 50}
# LPM Polling    : {20, 02, 11, 04, A0, 40, 01, 01, A0, 41, 01, 04, A0, 42, 01, 19, A0, 43, 01, 00}
# HYBRID Polling : {20, 02, 11, 04, A0, 40, 01, 01, A0, 41, 01, 04, A0, 42, 01, 19, A0, 43, 01, 04}
# ADVANCED LPCD Polling : {20, 02, 11, 04, A0, 40, 01, 05, A0, 41, 01, 04, A0, 42, 01, 19, A0, 43, 01, 04}

NXP_POLLING_MODE={20, 02, 11, 04,
    A0, 40, 01, 01,
    A0, 41, 01, 05,
    A0, 42, 01, 19,
    A0, 43, 01, 04
}

###############################################################################
# Core configuration settings
# It includes
# 18        - Poll Mode NFC-F:   PF_BIT_RATE
# 21        - Poll Mode ISO-DEP: PI_BIT_RATE
# 28        - Poll Mode NFC-DEP: PN_NFC_DEP_SPEED
# 30        - Lis. Mode NFC-A:   LA_BIT_FRAME_SDD
# 31        - Lis. Mode NFC-A:   LA_PLATFORM_CONFIG
# 33        - Lis. Mode NFC-A:   LA_SEL_INFO
# 50        - Lis. Mode NFC-F:   LF_PROTOCOL_TYPE
# 54        - Lis. Mode NFC-F:   LF_CON_BITR_F
# 5B        - Lis. Mode ISO-DEP: LI_BIT_RATE # 106 KBPS : 00 default :02
# 60        - Lis. Mode NFC-DEP: LN_WT
# 68        - Act Poll mode param : PACM_BIT_RATE
# 80        - Other Param.:      RF_FIELD_INFO
# 81        - Other Param.:      RF_NFCEE_ACTION
# 82        - Other Param.:      NFCDEP_OP
# 85        - NFCC_CONFIG_CONTROL
# ADD : 58, 01, 07 because FWI default value set as 7 as PICS
NXP_CORE_CONF={ 20, 02, 31, 0F,
    28, 01, 00,
    21, 01, 00,
    30, 01, 08,
    31, 01, 03,
    32, 01, 20,
    38, 01, 01,
    33, 04, 01, 02, 03, 04,
    54, 01, 06,
    50, 01, 02,
    5B, 01, 00,
    80, 01, 01,
    81, 01, 01,
    82, 01, 0E,
    18, 01, 01,
    85, 01, 01
}

###############################################################################
# Default SE Options
# No secure element 0x00
# eSE               0x01
# UICC              0x02
# UICC2             0x04
NXP_DEFAULT_SE=0x02

###############################################################################
#Enable SWP full power mode when phone is power off
NXP_SWP_FULL_PWR_ON=0x00

###############################################################################
#Set the default AID route Location :
#This settings will be used when application does not set this parameter
# host  0x00
# eSE   0x01
# UICC  0x02
# UICC2 0x04
DEFAULT_AID_ROUTE=0x02

###############################################################################
#Set the Mifare Desfire route Location :
#This settings will be used when application does not set this parameter
# host  0x00
# eSE   0x01
# UICC  0x02
# UICC2 0x04
DEFAULT_DESFIRE_ROUTE=0x02

###############################################################################
#Set the Mifare CLT route Location :
#This settings will be used when application does not set this parameter
# host  0x00
# eSE   0x01
# UICC  0x02
# UICC2 0x04
DEFAULT_MIFARE_CLT_ROUTE=0x02

###############################################################################
#Set the Felica CLT route Location :
#This settings will be used when application does not set this parameter
# eSE  0x01
# UICC 0x02
# UICC2 0x04
DEFAULT_FELICA_CLT_ROUTE=0x02

