// Seed: 326780287
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  assign module_1.id_1 = 0;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_8 = id_8;
  rtran (-1, 1'b0);
endmodule
module module_1 #(
    parameter id_8 = 32'd26
) (
    output supply1 id_0,
    input supply0 id_1,
    input supply0 id_2,
    input wor id_3,
    output wor id_4,
    input wire id_5,
    output wire id_6,
    input tri0 id_7,
    input tri0 _id_8,
    input tri0 id_9,
    output tri id_10
);
  parameter id_12 = 1;
  wire id_13[1 : id_8  *  -1 'b0];
  supply1 [id_8 : 1] id_14 = -1'b0;
  wire id_15, id_16;
  module_0 modCall_1 (
      id_14,
      id_12,
      id_12,
      id_14,
      id_16,
      id_16,
      id_16
  );
  wire id_17;
  assign id_4 = 1;
endmodule
