

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Tue Apr  4 19:42:21 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul
* Solution:       matrixmul_6b
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.52|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   88|   88|   89|   89|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L_col   |   86|   86|        27|          4|          1|    16|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   2023|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    473|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    288|
|Register         |        -|      -|    1177|    102|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    1525|   2886|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       1|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |matrixmul_fadd_32bkb_U1  |matrixmul_fadd_32bkb  |        0|      2|  205|  205|
    |matrixmul_fmul_32cud_U2  |matrixmul_fmul_32cud  |        0|      3|  143|  140|
    |matrixmul_mux_42_dEe_U3  |matrixmul_mux_42_dEe  |        0|      0|    0|   32|
    |matrixmul_mux_42_dEe_U4  |matrixmul_mux_42_dEe  |        0|      0|    0|   32|
    |matrixmul_mux_42_dEe_U5  |matrixmul_mux_42_dEe  |        0|      0|    0|   32|
    |matrixmul_mux_42_dEe_U6  |matrixmul_mux_42_dEe  |        0|      0|    0|   32|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      5|  348|  473|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_429_p2                  |     +    |      0|  0|   3|           1|           3|
    |indvar_flatten_next_fu_423_p2  |     +    |      0|  0|   5|           5|           1|
    |j_1_fu_752_p2                  |     +    |      0|  0|   3|           3|           1|
    |tmp_21_fu_592_p2               |     +    |      0|  0|   4|           3|           4|
    |tmp_22_fu_1240_p2              |     +    |      0|  0|   4|           4|           4|
    |sel_tmp1_fu_811_p2             |    and   |      0|  0|   1|           1|           1|
    |cond_fu_411_p2                 |   icmp   |      0|  0|   2|           4|           5|
    |cond_mid1_fu_533_p2            |   icmp   |      0|  0|   2|           4|           5|
    |exitcond_flatten_fu_417_p2     |   icmp   |      0|  0|   3|           5|           6|
    |exitcond_fu_435_p2             |   icmp   |      0|  0|   2|           3|           4|
    |icmp8_fu_493_p2                |   icmp   |      0|  0|   1|           2|           1|
    |icmp_fu_379_p2                 |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp5_fu_604_p2             |   icmp   |      0|  0|   2|           2|           3|
    |sel_tmp7_fu_617_p2             |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp9_fu_630_p2             |   icmp   |      0|  0|   1|           2|           1|
    |tmp_5_fu_584_p2                |   icmp   |      0|  0|   2|           3|           1|
    |tmp_fu_363_p2                  |   icmp   |      0|  0|   2|           3|           1|
    |tmp_mid1_fu_449_p2             |   icmp   |      0|  0|   2|           3|           1|
    |arrayNo92_mask_fu_405_p2       |    or    |      0|  0|   6|           4|           5|
    |arrayNo92_mask_mid1_fu_527_p2  |    or    |      0|  0|   6|           4|           5|
    |tmp_14_fu_569_p2               |    or    |      0|  0|   3|           3|           1|
    |tmp_16_fu_796_p2               |    or    |      0|  0|   3|           3|           2|
    |tmp_18_fu_1210_p2              |    or    |      0|  0|   3|           3|           2|
    |a_row_load_1_fu_1232_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_2_fu_1277_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_3_fu_1263_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_fu_822_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_14_fu_675_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_15_fu_683_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_16_fu_698_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_17_fu_705_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_18_fu_712_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_2_fu_635_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_3_fu_691_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_4_fu_622_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_5_fu_643_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_6_fu_651_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_7_fu_659_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_9_fu_667_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_fu_609_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_14_fu_880_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_15_fu_887_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_16_fu_1079_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_17_fu_1086_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_18_fu_1093_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_2_fu_845_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_3_fu_1072_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_4_fu_838_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_5_fu_852_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_6_fu_859_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_7_fu_866_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_9_fu_873_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_fu_831_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_14_fu_940_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_15_fu_947_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_16_fu_1051_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_17_fu_1058_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_18_fu_1065_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_2_fu_907_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_3_fu_1044_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_4_fu_900_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_5_fu_914_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_6_fu_920_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_7_fu_927_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_9_fu_934_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_fu_894_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_14_fu_1002_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_15_fu_1009_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_16_fu_1023_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_17_fu_1030_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_18_fu_1037_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_2_fu_967_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_3_fu_1016_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_4_fu_960_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_5_fu_974_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_6_fu_981_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_7_fu_988_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_9_fu_995_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_fu_953_p3           |  select  |      0|  0|  32|           1|          32|
    |cond1_mid2_fu_499_p3           |  select  |      0|  0|   1|           1|           1|
    |cond_mid2_fu_539_p3            |  select  |      0|  0|   1|           1|           1|
    |grp_fu_352_p3                  |  select  |      0|  0|  32|           1|          32|
    |j_mid2_fu_441_p3               |  select  |      0|  0|   3|           1|           1|
    |newIndex1_mid2_v_v_fu_463_p3   |  select  |      0|  0|   3|           1|           3|
    |sel_tmp2_fu_1270_p3            |  select  |      0|  0|  32|           1|          32|
    |sel_tmp3_fu_1225_p3            |  select  |      0|  0|  32|           1|          32|
    |sel_tmp4_fu_815_p3             |  select  |      0|  0|  32|           1|          32|
    |sel_tmp_fu_1256_p3             |  select  |      0|  0|  32|           1|          32|
    |tmp_mid2_fu_455_p3             |  select  |      0|  0|   1|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|2023|         135|        2018|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |a_0_Addr_A_orig               |  32|          5|   32|        160|
    |a_1_Addr_A_orig               |  32|          5|   32|        160|
    |a_2_Addr_A_orig               |  32|          3|   32|         96|
    |a_3_Addr_A_orig               |  32|          3|   32|         96|
    |a_4_WEN_A                     |   4|          2|    4|          8|
    |a_5_WEN_A                     |   4|          2|    4|          8|
    |ap_NS_fsm                     |   1|          7|    1|          7|
    |ap_enable_reg_pp0_iter6       |   1|          2|    1|          2|
    |grp_fu_343_p0                 |  32|          5|   32|        160|
    |grp_fu_343_p1                 |  32|          5|   32|        160|
    |grp_fu_348_p0                 |  32|          5|   32|        160|
    |grp_fu_348_p1                 |  32|          5|   32|        160|
    |i_phi_fu_325_p4               |   3|          2|    3|          6|
    |i_reg_321                     |   3|          2|    3|          6|
    |indvar_flatten_phi_fu_314_p4  |   5|          2|    5|         10|
    |indvar_flatten_reg_310        |   5|          2|    5|         10|
    |j_phi_fu_336_p4               |   3|          2|    3|          6|
    |j_reg_332                     |   3|          2|    3|          6|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 288|         61|  288|       1221|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |a_row_load_3_reg_1658         |  32|   0|   32|          0|
    |a_row_load_7_fu_106           |  32|   0|   32|          0|
    |a_row_load_8_fu_102           |  32|   0|   32|          0|
    |a_row_load_9_fu_98            |  32|   0|   32|          0|
    |a_row_load_s_fu_94            |  32|   0|   32|          0|
    |ap_CS_fsm                     |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6       |   1|   0|    1|          0|
    |b_copy_0_3_11_fu_110          |  32|   0|   32|          0|
    |b_copy_0_3_12_fu_118          |  32|   0|   32|          0|
    |b_copy_0_3_1_fu_122           |  32|   0|   32|          0|
    |b_copy_0_3_8_fu_114           |  32|   0|   32|          0|
    |b_copy_1_3_11_fu_126          |  32|   0|   32|          0|
    |b_copy_1_3_12_fu_134          |  32|   0|   32|          0|
    |b_copy_1_3_1_fu_138           |  32|   0|   32|          0|
    |b_copy_1_3_8_fu_130           |  32|   0|   32|          0|
    |b_copy_2_3_11_fu_142          |  32|   0|   32|          0|
    |b_copy_2_3_12_fu_150          |  32|   0|   32|          0|
    |b_copy_2_3_19_reg_1583        |  32|   0|   32|          0|
    |b_copy_2_3_1_fu_154           |  32|   0|   32|          0|
    |b_copy_2_3_8_fu_146           |  32|   0|   32|          0|
    |b_copy_3_3_11_fu_158          |  32|   0|   32|          0|
    |b_copy_3_3_12_fu_166          |  32|   0|   32|          0|
    |b_copy_3_3_1_fu_170           |  32|   0|   32|          0|
    |b_copy_3_3_8_fu_162           |  32|   0|   32|          0|
    |cond1_mid2_reg_1479           |   1|   0|    1|          0|
    |cond_mid2_reg_1485            |   1|   0|    1|          0|
    |exitcond_flatten_reg_1420     |   1|   0|    1|          0|
    |i_reg_321                     |   3|   0|    3|          0|
    |indvar_flatten_next_reg_1424  |   5|   0|    5|          0|
    |indvar_flatten_reg_310        |   5|   0|    5|          0|
    |j_1_reg_1596                  |   3|   0|    3|          0|
    |j_mid2_reg_1429               |   3|   0|    3|          0|
    |j_reg_332                     |   3|   0|    3|          0|
    |newIndex1_mid2_v_v_reg_1456   |   3|   0|    3|          0|
    |reg_359                       |  32|   0|   32|          0|
    |sel_tmp1_reg_1611             |   1|   0|    1|          0|
    |sel_tmp5_reg_1544             |   1|   0|    1|          0|
    |sel_tmp7_reg_1554             |   1|   0|    1|          0|
    |sel_tmp9_reg_1567             |   1|   0|    1|          0|
    |tmp_10_reg_1633               |  32|   0|   32|          0|
    |tmp_11_1_reg_1673             |  32|   0|   32|          0|
    |tmp_11_2_reg_1678             |  32|   0|   32|          0|
    |tmp_11_3_reg_1683             |  32|   0|   32|          0|
    |tmp_12_1_reg_1693             |  32|   0|   32|          0|
    |tmp_12_2_reg_1698             |  32|   0|   32|          0|
    |tmp_12_3_reg_1703             |  32|   0|   32|          0|
    |tmp_12_reg_1461               |   1|   0|    3|          2|
    |tmp_22_reg_1653               |   4|   0|    4|          0|
    |tmp_24_reg_1499               |   2|   0|    2|          0|
    |tmp_2_reg_1688                |  32|   0|   32|          0|
    |tmp_5_reg_1520                |   1|   0|    1|          0|
    |tmp_6_reg_1591                |  32|   0|   32|          0|
    |tmp_7_reg_1623                |  32|   0|   32|          0|
    |tmp_8_cast_reg_1529           |   3|   0|    4|          1|
    |tmp_9_reg_1628                |  32|   0|   32|          0|
    |tmp_mid2_reg_1436             |   1|   0|    1|          0|
    |tmp_s_reg_1668                |  32|   0|   32|          0|
    |cond_mid2_reg_1485            |   0|   1|    1|          0|
    |exitcond_flatten_reg_1420     |   0|   1|    1|          0|
    |tmp_11_1_reg_1673             |   0|  32|   32|          0|
    |tmp_11_2_reg_1678             |   0|  32|   32|          0|
    |tmp_11_3_reg_1683             |   0|  32|   32|          0|
    |tmp_22_reg_1653               |   0|   4|    4|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |1177| 102| 1282|          3|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_done     | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|a_0_Addr_A  | out |   32|    bram    |      a_0     |     array    |
|a_0_EN_A    | out |    1|    bram    |      a_0     |     array    |
|a_0_WEN_A   | out |    4|    bram    |      a_0     |     array    |
|a_0_Din_A   | out |   32|    bram    |      a_0     |     array    |
|a_0_Dout_A  |  in |   32|    bram    |      a_0     |     array    |
|a_0_Clk_A   | out |    1|    bram    |      a_0     |     array    |
|a_0_Rst_A   | out |    1|    bram    |      a_0     |     array    |
|a_1_Addr_A  | out |   32|    bram    |      a_1     |     array    |
|a_1_EN_A    | out |    1|    bram    |      a_1     |     array    |
|a_1_WEN_A   | out |    4|    bram    |      a_1     |     array    |
|a_1_Din_A   | out |   32|    bram    |      a_1     |     array    |
|a_1_Dout_A  |  in |   32|    bram    |      a_1     |     array    |
|a_1_Clk_A   | out |    1|    bram    |      a_1     |     array    |
|a_1_Rst_A   | out |    1|    bram    |      a_1     |     array    |
|a_2_Addr_A  | out |   32|    bram    |      a_2     |     array    |
|a_2_EN_A    | out |    1|    bram    |      a_2     |     array    |
|a_2_WEN_A   | out |    4|    bram    |      a_2     |     array    |
|a_2_Din_A   | out |   32|    bram    |      a_2     |     array    |
|a_2_Dout_A  |  in |   32|    bram    |      a_2     |     array    |
|a_2_Clk_A   | out |    1|    bram    |      a_2     |     array    |
|a_2_Rst_A   | out |    1|    bram    |      a_2     |     array    |
|a_3_Addr_A  | out |   32|    bram    |      a_3     |     array    |
|a_3_EN_A    | out |    1|    bram    |      a_3     |     array    |
|a_3_WEN_A   | out |    4|    bram    |      a_3     |     array    |
|a_3_Din_A   | out |   32|    bram    |      a_3     |     array    |
|a_3_Dout_A  |  in |   32|    bram    |      a_3     |     array    |
|a_3_Clk_A   | out |    1|    bram    |      a_3     |     array    |
|a_3_Rst_A   | out |    1|    bram    |      a_3     |     array    |
|a_4_Addr_A  | out |   32|    bram    |      a_4     |     array    |
|a_4_EN_A    | out |    1|    bram    |      a_4     |     array    |
|a_4_WEN_A   | out |    4|    bram    |      a_4     |     array    |
|a_4_Din_A   | out |   32|    bram    |      a_4     |     array    |
|a_4_Dout_A  |  in |   32|    bram    |      a_4     |     array    |
|a_4_Clk_A   | out |    1|    bram    |      a_4     |     array    |
|a_4_Rst_A   | out |    1|    bram    |      a_4     |     array    |
|a_5_Addr_A  | out |   32|    bram    |      a_5     |     array    |
|a_5_EN_A    | out |    1|    bram    |      a_5     |     array    |
|a_5_WEN_A   | out |    4|    bram    |      a_5     |     array    |
|a_5_Din_A   | out |   32|    bram    |      a_5     |     array    |
|a_5_Dout_A  |  in |   32|    bram    |      a_5     |     array    |
|a_5_Clk_A   | out |    1|    bram    |      a_5     |     array    |
|a_5_Rst_A   | out |    1|    bram    |      a_5     |     array    |
+------------+-----+-----+------------+--------------+--------------+

