# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do DUT_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/DigitalLabExptsHws/Project/DUT.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:45 on Oct 14,2024
# vcom -reportprogress 300 -93 -work work D:/DigitalLabExptsHws/Project/DUT.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DUT
# -- Compiling architecture Behavioral of DUT
# End time: 20:25:45 on Oct 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/DigitalLabExptsHws/Project/FSM_Controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:45 on Oct 14,2024
# vcom -reportprogress 300 -93 -work work D:/DigitalLabExptsHws/Project/FSM_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier_4bit_fsm
# -- Compiling architecture Behavioral of multiplier_4bit_fsm
# End time: 20:25:45 on Oct 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/DigitalLabExptsHws/Project/DATAPATH_VHDL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:45 on Oct 14,2024
# vcom -reportprogress 300 -93 -work work D:/DigitalLabExptsHws/Project/DATAPATH_VHDL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier_4bit_datapath
# -- Compiling architecture Behavioral of multiplier_4bit_datapath
# End time: 20:25:45 on Oct 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/DigitalLabExptsHws/Project/Testbench.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:45 on Oct 14,2024
# vcom -reportprogress 300 -93 -work work D:/DigitalLabExptsHws/Project/Testbench.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier_4bit_tb
# -- Compiling architecture Behavioral of multiplier_4bit_tb
# End time: 20:25:45 on Oct 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  multiplier_4bit_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" multiplier_4bit_tb 
# Start time: 20:25:45 on Oct 14,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.multiplier_4bit_tb(behavioral)
# Loading work.dut(behavioral)
# Loading work.multiplier_4bit_fsm(behavioral)
# Loading work.multiplier_4bit_datapath(behavioral)
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: pavit  Hostname: DOOMTOHELL  ProcessID: 24864
#           Attempting to use alternate WLF file "./wlfttsfkbm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfttsfkbm
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: Loading multiplicand and multiplier
#    Time: 35 ns  Iteration: 1  Instance: /multiplier_4bit_tb/uut/datapath_inst
# ** Note: Adding 
#    Time: 45 ns  Iteration: 1  Instance: /multiplier_4bit_tb/uut/datapath_inst
# ** Note: Current product: 000000000
#    Time: 45 ns  Iteration: 1  Instance: /multiplier_4bit_tb/uut/datapath_inst
# ** Note: Multiplicand: 1100
#    Time: 45 ns  Iteration: 1  Instance: /multiplier_4bit_tb/uut/datapath_inst
# ** Note: Multiplier: 1101
#    Time: 45 ns  Iteration: 1  Instance: /multiplier_4bit_tb/uut/datapath_inst
# ** Note: Shifting
#    Time: 55 ns  Iteration: 1  Instance: /multiplier_4bit_tb/uut/datapath_inst
# ** Note: Current product: 011000000
#    Time: 55 ns  Iteration: 1  Instance: /multiplier_4bit_tb/uut/datapath_inst
# ** Note: Multiplicand: 1100
#    Time: 55 ns  Iteration: 1  Instance: /multiplier_4bit_tb/uut/datapath_inst
# ** Note: Multiplier: 1101
#    Time: 55 ns  Iteration: 1  Instance: /multiplier_4bit_tb/uut/datapath_inst
# ** Note: Shifting
#    Time: 75 ns  Iteration: 1  Instance: /multiplier_4bit_tb/uut/datapath_inst
# ** Note: Current product: 001100000
#    Time: 75 ns  Iteration: 1  Instance: /multiplier_4bit_tb/uut/datapath_inst
# ** Note: Multiplicand: 1100
#    Time: 75 ns  Iteration: 1  Instance: /multiplier_4bit_tb/uut/datapath_inst
# ** Note: Multiplier: 0110
#    Time: 75 ns  Iteration: 1  Instance: /multiplier_4bit_tb/uut/datapath_inst
# ** Note: Adding 
#    Time: 85 ns  Iteration: 1  Instance: /multiplier_4bit_tb/uut/datapath_inst
# ** Note: Current product: 000110000
#    Time: 85 ns  Iteration: 1  Instance: /multiplier_4bit_tb/uut/datapath_inst
# ** Note: Multiplicand: 1100
#    Time: 85 ns  Iteration: 1  Instance: /multiplier_4bit_tb/uut/datapath_inst
# ** Note: Multiplier: 0011
#    Time: 85 ns  Iteration: 1  Instance: /multiplier_4bit_tb/uut/datapath_inst
# ** Note: Shifting
#    Time: 95 ns  Iteration: 1  Instance: /multiplier_4bit_tb/uut/datapath_inst
# ** Note: Current product: 011110000
#    Time: 95 ns  Iteration: 1  Instance: /multiplier_4bit_tb/uut/datapath_inst
# ** Note: Multiplicand: 1100
#    Time: 95 ns  Iteration: 1  Instance: /multiplier_4bit_tb/uut/datapath_inst
# ** Note: Multiplier: 0011
#    Time: 95 ns  Iteration: 1  Instance: /multiplier_4bit_tb/uut/datapath_inst
# ** Note: Adding 
#    Time: 105 ns  Iteration: 1  Instance: /multiplier_4bit_tb/uut/datapath_inst
# ** Note: Current product: 001111000
#    Time: 105 ns  Iteration: 1  Instance: /multiplier_4bit_tb/uut/datapath_inst
# ** Note: Multiplicand: 1100
#    Time: 105 ns  Iteration: 1  Instance: /multiplier_4bit_tb/uut/datapath_inst
# ** Note: Multiplier: 0001
#    Time: 105 ns  Iteration: 1  Instance: /multiplier_4bit_tb/uut/datapath_inst
# ** Note: Shifting
#    Time: 115 ns  Iteration: 1  Instance: /multiplier_4bit_tb/uut/datapath_inst
# ** Note: Current product: 100111000
#    Time: 115 ns  Iteration: 1  Instance: /multiplier_4bit_tb/uut/datapath_inst
# ** Note: Multiplicand: 1100
#    Time: 115 ns  Iteration: 1  Instance: /multiplier_4bit_tb/uut/datapath_inst
# ** Note: Multiplier: 0001
#    Time: 115 ns  Iteration: 1  Instance: /multiplier_4bit_tb/uut/datapath_inst
# ** Note: Test case 1: Success!
#    Time: 135 ns  Iteration: 3  Instance: /multiplier_4bit_tb
# Break key hit
# Break in Process clk_process at D:/DigitalLabExptsHws/Project/Testbench.vhdl line 41
# End time: 20:28:50 on Oct 14,2024, Elapsed time: 0:03:05
# Errors: 0, Warnings: 2
