{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701648722762 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701648722762 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 21:12:02 2023 " "Processing started: Sun Dec 03 21:12:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701648722762 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648722762 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lot -c Lot " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lot -c Lot" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648722762 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701648723227 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701648723227 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Lot.v(36) " "Verilog HDL information at Lot.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701648733424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lot.v 1 1 " "Found 1 design units, including 1 entities, in source file lot.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lot " "Found entity 1: Lot" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701648733424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648733424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lot_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file lot_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lot_tb " "Found entity 1: lot_tb" {  } { { "lot_tb.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/lot_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701648733424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648733424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701648733439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648733439 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Top Top.v(3) " "Verilog Module Declaration warning at Top.v(3): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Top\"" {  } { { "Top.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Top.v" 3 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701648733439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701648733439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648733439 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701648733486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lot Lot:lt " "Elaborating entity \"Lot\" for hierarchy \"Lot:lt\"" {  } { { "Top.v" "lt" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Top.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701648733486 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Lot.v(51) " "Verilog HDL assignment warning at Lot.v(51): truncated value with size 32 to match size of target (5)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Lot:lt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Lot.v(56) " "Verilog HDL assignment warning at Lot.v(56): truncated value with size 32 to match size of target (5)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Lot:lt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lot.v(76) " "Verilog HDL assignment warning at Lot.v(76): truncated value with size 32 to match size of target (4)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Lot:lt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lot.v(88) " "Verilog HDL assignment warning at Lot.v(88): truncated value with size 32 to match size of target (4)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Lot:lt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lot.v(99) " "Verilog HDL assignment warning at Lot.v(99): truncated value with size 32 to match size of target (4)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Lot:lt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lot.v(118) " "Verilog HDL assignment warning at Lot.v(118): truncated value with size 32 to match size of target (4)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Lot:lt"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "premio Lot.v(36) " "Verilog HDL Always Construct warning at Lot.v(36): inferring latch(es) for variable \"premio\", which holds its previous value in one or more paths through the always construct" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Lot:lt"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "p1 Lot.v(36) " "Verilog HDL Always Construct warning at Lot.v(36): inferring latch(es) for variable \"p1\", which holds its previous value in one or more paths through the always construct" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Lot:lt"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "p2 Lot.v(36) " "Verilog HDL Always Construct warning at Lot.v(36): inferring latch(es) for variable \"p2\", which holds its previous value in one or more paths through the always construct" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Lot:lt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2\[4\] Lot.v(36) " "Inferred latch for \"p2\[4\]\" at Lot.v(36)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Lot:lt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2\[3\] Lot.v(36) " "Inferred latch for \"p2\[3\]\" at Lot.v(36)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Lot:lt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2\[2\] Lot.v(36) " "Inferred latch for \"p2\[2\]\" at Lot.v(36)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Lot:lt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2\[1\] Lot.v(36) " "Inferred latch for \"p2\[1\]\" at Lot.v(36)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Lot:lt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2\[0\] Lot.v(36) " "Inferred latch for \"p2\[0\]\" at Lot.v(36)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Lot:lt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1\[4\] Lot.v(36) " "Inferred latch for \"p1\[4\]\" at Lot.v(36)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Lot:lt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1\[3\] Lot.v(36) " "Inferred latch for \"p1\[3\]\" at Lot.v(36)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Lot:lt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1\[2\] Lot.v(36) " "Inferred latch for \"p1\[2\]\" at Lot.v(36)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Lot:lt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1\[1\] Lot.v(36) " "Inferred latch for \"p1\[1\]\" at Lot.v(36)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Lot:lt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1\[0\] Lot.v(36) " "Inferred latch for \"p1\[0\]\" at Lot.v(36)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Lot:lt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "premio\[1\] Lot.v(43) " "Inferred latch for \"premio\[1\]\" at Lot.v(43)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Lot:lt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "premio\[0\] Lot.v(43) " "Inferred latch for \"premio\[0\]\" at Lot.v(43)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Lot:lt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Display:ds " "Elaborating entity \"Display\" for hierarchy \"Display:ds\"" {  } { { "Top.v" "ds" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Top.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Display.v(46) " "Verilog HDL Case Statement warning at Display.v(46): incomplete case statement has no default case item" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 46 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Display:ds"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Display.v(46) " "Verilog HDL Case Statement information at Display.v(46): all case item expressions in this case statement are onehot" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 46 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Display:ds"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex7 Display.v(46) " "Verilog HDL Always Construct warning at Display.v(46): inferring latch(es) for variable \"hex7\", which holds its previous value in one or more paths through the always construct" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Display:ds"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex6 Display.v(46) " "Verilog HDL Always Construct warning at Display.v(46): inferring latch(es) for variable \"hex6\", which holds its previous value in one or more paths through the always construct" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Display:ds"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex4 Display.v(46) " "Verilog HDL Always Construct warning at Display.v(46): inferring latch(es) for variable \"hex4\", which holds its previous value in one or more paths through the always construct" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Display:ds"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex5 Display.v(46) " "Verilog HDL Always Construct warning at Display.v(46): inferring latch(es) for variable \"hex5\", which holds its previous value in one or more paths through the always construct" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Display:ds"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sled Display.v(143) " "Verilog HDL Always Construct warning at Display.v(143): variable \"sled\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 143 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex5\[6\] Display.v(46) " "Inferred latch for \"hex5\[6\]\" at Display.v(46)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex5\[5\] Display.v(46) " "Inferred latch for \"hex5\[5\]\" at Display.v(46)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex5\[4\] Display.v(46) " "Inferred latch for \"hex5\[4\]\" at Display.v(46)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex5\[3\] Display.v(46) " "Inferred latch for \"hex5\[3\]\" at Display.v(46)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex5\[2\] Display.v(46) " "Inferred latch for \"hex5\[2\]\" at Display.v(46)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex5\[1\] Display.v(46) " "Inferred latch for \"hex5\[1\]\" at Display.v(46)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex5\[0\] Display.v(46) " "Inferred latch for \"hex5\[0\]\" at Display.v(46)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[6\] Display.v(46) " "Inferred latch for \"hex4\[6\]\" at Display.v(46)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[5\] Display.v(46) " "Inferred latch for \"hex4\[5\]\" at Display.v(46)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[4\] Display.v(46) " "Inferred latch for \"hex4\[4\]\" at Display.v(46)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[3\] Display.v(46) " "Inferred latch for \"hex4\[3\]\" at Display.v(46)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[2\] Display.v(46) " "Inferred latch for \"hex4\[2\]\" at Display.v(46)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[1\] Display.v(46) " "Inferred latch for \"hex4\[1\]\" at Display.v(46)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[0\] Display.v(46) " "Inferred latch for \"hex4\[0\]\" at Display.v(46)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex6\[6\] Display.v(46) " "Inferred latch for \"hex6\[6\]\" at Display.v(46)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex6\[5\] Display.v(46) " "Inferred latch for \"hex6\[5\]\" at Display.v(46)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex6\[4\] Display.v(46) " "Inferred latch for \"hex6\[4\]\" at Display.v(46)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex6\[3\] Display.v(46) " "Inferred latch for \"hex6\[3\]\" at Display.v(46)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex6\[2\] Display.v(46) " "Inferred latch for \"hex6\[2\]\" at Display.v(46)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex6\[1\] Display.v(46) " "Inferred latch for \"hex6\[1\]\" at Display.v(46)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex6\[0\] Display.v(46) " "Inferred latch for \"hex6\[0\]\" at Display.v(46)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex7\[6\] Display.v(46) " "Inferred latch for \"hex7\[6\]\" at Display.v(46)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex7\[5\] Display.v(46) " "Inferred latch for \"hex7\[5\]\" at Display.v(46)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex7\[4\] Display.v(46) " "Inferred latch for \"hex7\[4\]\" at Display.v(46)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex7\[3\] Display.v(46) " "Inferred latch for \"hex7\[3\]\" at Display.v(46)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex7\[2\] Display.v(46) " "Inferred latch for \"hex7\[2\]\" at Display.v(46)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex7\[1\] Display.v(46) " "Inferred latch for \"hex7\[1\]\" at Display.v(46)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex7\[0\] Display.v(46) " "Inferred latch for \"hex7\[0\]\" at Display.v(46)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648733502 "|Top|Display:ds"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701648734025 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:ds\|hex7\[0\] Display:ds\|hex7\[5\] " "Duplicate LATCH primitive \"Display:ds\|hex7\[0\]\" merged with LATCH primitive \"Display:ds\|hex7\[5\]\"" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 46 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701648734041 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:ds\|hex7\[1\] Display:ds\|hex7\[5\] " "Duplicate LATCH primitive \"Display:ds\|hex7\[1\]\" merged with LATCH primitive \"Display:ds\|hex7\[5\]\"" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 46 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701648734041 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:ds\|hex7\[2\] Display:ds\|hex7\[5\] " "Duplicate LATCH primitive \"Display:ds\|hex7\[2\]\" merged with LATCH primitive \"Display:ds\|hex7\[5\]\"" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 46 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701648734041 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:ds\|hex7\[3\] Display:ds\|hex7\[5\] " "Duplicate LATCH primitive \"Display:ds\|hex7\[3\]\" merged with LATCH primitive \"Display:ds\|hex7\[5\]\"" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 46 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701648734041 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:ds\|hex7\[4\] Display:ds\|hex7\[5\] " "Duplicate LATCH primitive \"Display:ds\|hex7\[4\]\" merged with LATCH primitive \"Display:ds\|hex7\[5\]\"" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 46 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701648734041 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:ds\|hex4\[0\] Display:ds\|hex4\[5\] " "Duplicate LATCH primitive \"Display:ds\|hex4\[0\]\" merged with LATCH primitive \"Display:ds\|hex4\[5\]\"" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 46 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701648734041 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:ds\|hex4\[1\] Display:ds\|hex4\[5\] " "Duplicate LATCH primitive \"Display:ds\|hex4\[1\]\" merged with LATCH primitive \"Display:ds\|hex4\[5\]\"" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 46 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701648734041 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:ds\|hex4\[2\] Display:ds\|hex4\[5\] " "Duplicate LATCH primitive \"Display:ds\|hex4\[2\]\" merged with LATCH primitive \"Display:ds\|hex4\[5\]\"" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 46 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701648734041 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:ds\|hex4\[3\] Display:ds\|hex4\[5\] " "Duplicate LATCH primitive \"Display:ds\|hex4\[3\]\" merged with LATCH primitive \"Display:ds\|hex4\[5\]\"" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 46 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701648734041 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:ds\|hex4\[4\] Display:ds\|hex4\[5\] " "Duplicate LATCH primitive \"Display:ds\|hex4\[4\]\" merged with LATCH primitive \"Display:ds\|hex4\[5\]\"" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 46 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701648734041 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1701648734041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lot:lt\|premio\[0\] " "Latch Lot:lt\|premio\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lot:lt\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal Lot:lt\|state\[0\]" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701648734041 ""}  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701648734041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lot:lt\|premio\[1\] " "Latch Lot:lt\|premio\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lot:lt\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal Lot:lt\|state\[0\]" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701648734041 ""}  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701648734041 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Lot:lt\|state\[0\] Lot:lt\|state\[0\]~_emulated Lot:lt\|state\[0\]~1 " "Register \"Lot:lt\|state\[0\]\" is converted into an equivalent circuit using register \"Lot:lt\|state\[0\]~_emulated\" and latch \"Lot:lt\|state\[0\]~1\"" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 72 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701648734041 "|Top|Lot:lt|state[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Lot:lt\|state\[1\] Lot:lt\|state\[1\]~_emulated Lot:lt\|state\[1\]~6 " "Register \"Lot:lt\|state\[1\]\" is converted into an equivalent circuit using register \"Lot:lt\|state\[1\]~_emulated\" and latch \"Lot:lt\|state\[1\]~6\"" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 72 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701648734041 "|Top|Lot:lt|state[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Lot:lt\|state\[2\] Lot:lt\|state\[2\]~_emulated Lot:lt\|state\[2\]~11 " "Register \"Lot:lt\|state\[2\]\" is converted into an equivalent circuit using register \"Lot:lt\|state\[2\]~_emulated\" and latch \"Lot:lt\|state\[2\]~11\"" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 72 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701648734041 "|Top|Lot:lt|state[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Lot:lt\|state\[3\] Lot:lt\|state\[3\]~_emulated Lot:lt\|state\[3\]~16 " "Register \"Lot:lt\|state\[3\]\" is converted into an equivalent circuit using register \"Lot:lt\|state\[3\]~_emulated\" and latch \"Lot:lt\|state\[3\]~16\"" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 72 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701648734041 "|Top|Lot:lt|state[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1701648734041 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ledp1\[1\] GND " "Pin \"ledp1\[1\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701648734088 "|Top|ledp1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledp1\[0\] GND " "Pin \"ledp1\[0\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701648734088 "|Top|ledp1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledp2\[1\] GND " "Pin \"ledp2\[1\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701648734088 "|Top|ledp2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledp2\[0\] GND " "Pin \"ledp2\[0\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701648734088 "|Top|ledp2[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701648734088 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701648734188 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/output_files/Lot.map.smsg " "Generated suppressed messages file C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/output_files/Lot.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648734705 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701648734843 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701648734843 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sled\[3\] " "No output dependent on input pin \"sled\[3\]\"" {  } { { "Top.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648734890 "|Top|sled[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sled\[2\] " "No output dependent on input pin \"sled\[2\]\"" {  } { { "Top.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648734890 "|Top|sled[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sled\[1\] " "No output dependent on input pin \"sled\[1\]\"" {  } { { "Top.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648734890 "|Top|sled[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sled\[0\] " "No output dependent on input pin \"sled\[0\]\"" {  } { { "Top.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648734890 "|Top|sled[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701648734890 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "188 " "Implemented 188 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701648734890 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701648734890 ""} { "Info" "ICUT_CUT_TM_LCELLS" "138 " "Implemented 138 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701648734890 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701648734890 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4752 " "Peak virtual memory: 4752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701648734943 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 03 21:12:14 2023 " "Processing ended: Sun Dec 03 21:12:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701648734943 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701648734943 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701648734943 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701648734943 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1701648736395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701648736395 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 21:12:15 2023 " "Processing started: Sun Dec 03 21:12:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701648736395 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1701648736395 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lot -c Lot " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lot -c Lot" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1701648736395 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1701648736533 ""}
{ "Info" "0" "" "Project  = Lot" {  } {  } 0 0 "Project  = Lot" 0 0 "Fitter" 0 0 1701648736533 ""}
{ "Info" "0" "" "Revision = Lot" {  } {  } 0 0 "Revision = Lot" 0 0 "Fitter" 0 0 1701648736533 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1701648736595 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1701648736595 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lot EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Lot\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701648736595 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701648736664 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701648736664 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701648736981 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701648736981 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701648737134 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701648737134 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701648737134 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701648737134 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701648737134 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701648737134 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701648737134 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701648737134 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701648737134 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1701648737134 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701648737134 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/" { { 0 { 0 ""} 0 325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701648737134 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/" { { 0 { 0 ""} 0 327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701648737134 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701648737134 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/" { { 0 { 0 ""} 0 331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701648737134 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1701648737134 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701648737150 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 50 " "No exact pin location assignment(s) for 4 pins of 50 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1701648737915 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1701648738115 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lot.sdc " "Synopsys Design Constraints File file not found: 'Lot.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1701648738115 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1701648738115 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lt\|p2\[4\]~0\|combout " "Node \"lt\|p2\[4\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648738115 ""} { "Warning" "WSTA_SCC_NODE" "lt\|p2\[4\]~0\|datab " "Node \"lt\|p2\[4\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648738115 ""}  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1701648738115 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lt\|p1\[4\]~0\|combout " "Node \"lt\|p1\[4\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648738115 ""} { "Warning" "WSTA_SCC_NODE" "lt\|p1\[4\]~0\|datab " "Node \"lt\|p1\[4\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648738115 ""}  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1701648738115 ""}
{ "Warning" "WSTA_SCC_LOOP" "26 " "Found combinational loop of 26 nodes" { { "Warning" "WSTA_SCC_NODE" "lt\|state\[1\]~7\|combout " "Node \"lt\|state\[1\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648738115 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~46\|datac " "Node \"lt\|state~46\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648738115 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~46\|combout " "Node \"lt\|state~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648738115 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state\[3\]~17\|datac " "Node \"lt\|state\[3\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648738115 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state\[3\]~17\|combout " "Node \"lt\|state\[3\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648738115 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~46\|dataa " "Node \"lt\|state~46\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648738115 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~47\|dataa " "Node \"lt\|state~47\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648738115 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~47\|combout " "Node \"lt\|state~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648738115 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state\[0\]~2\|datac " "Node \"lt\|state\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648738115 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state\[0\]~2\|combout " "Node \"lt\|state\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648738115 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~48\|datad " "Node \"lt\|state~48\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648738115 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~48\|combout " "Node \"lt\|state~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648738115 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state\[2\]~12\|datac " "Node \"lt\|state\[2\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648738115 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state\[2\]~12\|combout " "Node \"lt\|state\[2\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648738115 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~47\|datab " "Node \"lt\|state~47\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648738115 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~48\|datab " "Node \"lt\|state~48\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648738115 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~45\|datab " "Node \"lt\|state~45\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648738115 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~45\|combout " "Node \"lt\|state~45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648738115 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state\[1\]~7\|datac " "Node \"lt\|state\[1\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648738115 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~45\|datad " "Node \"lt\|state~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648738115 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~47\|datad " "Node \"lt\|state~47\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648738115 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~46\|datad " "Node \"lt\|state~46\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648738115 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~45\|dataa " "Node \"lt\|state~45\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648738115 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~48\|datac " "Node \"lt\|state~48\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648738115 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~45\|datac " "Node \"lt\|state~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648738115 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~47\|datac " "Node \"lt\|state~47\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648738115 ""}  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 72 -1 0 } } { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1701648738115 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: lt\|state\[0\]~2\|datab  to: lt\|state~45\|combout " "From: lt\|state\[0\]~2\|datab  to: lt\|state~45\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701648738131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: lt\|state\[1\]~7\|datab  to: lt\|state~45\|combout " "From: lt\|state\[1\]~7\|datab  to: lt\|state~45\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701648738131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: lt\|state\[2\]~12\|datab  to: lt\|state~45\|combout " "From: lt\|state\[2\]~12\|datab  to: lt\|state~45\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701648738131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: lt\|state\[3\]~17\|datab  to: lt\|state~45\|combout " "From: lt\|state\[3\]~17\|datab  to: lt\|state~45\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701648738131 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1701648738131 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1701648738131 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1701648738131 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1701648738131 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Display:ds\|Equal0~0  " "Automatically promoted node Display:ds\|Equal0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701648738138 ""}  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701648738138 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Display:ds\|Equal1~0  " "Automatically promoted node Display:ds\|Equal1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701648738138 ""}  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701648738138 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Lot:lt\|Decoder0~1  " "Automatically promoted node Lot:lt\|Decoder0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701648738138 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Lot:lt\|p1\[4\]~0 " "Destination node Lot:lt\|p1\[4\]~0" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701648738138 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701648738138 ""}  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701648738138 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Lot:lt\|Decoder0~3  " "Automatically promoted node Lot:lt\|Decoder0~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701648738138 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Lot:lt\|p2\[4\]~0 " "Destination node Lot:lt\|p2\[4\]~0" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701648738138 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701648738138 ""}  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701648738138 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Lot:lt\|premio\[0\]~1  " "Automatically promoted node Lot:lt\|premio\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701648738138 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Lot:lt\|state\[0\]~0 " "Destination node Lot:lt\|state\[0\]~0" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701648738138 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Lot:lt\|state\[0\]~2 " "Destination node Lot:lt\|state\[0\]~2" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701648738138 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Lot:lt\|state\[1\]~7 " "Destination node Lot:lt\|state\[1\]~7" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701648738138 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Lot:lt\|state\[2\]~12 " "Destination node Lot:lt\|state\[2\]~12" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701648738138 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Lot:lt\|state\[3\]~17 " "Destination node Lot:lt\|state\[3\]~17" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701648738138 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Lot:lt\|premio\[1\] " "Destination node Lot:lt\|premio\[1\]" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701648738138 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Lot:lt\|premio\[0\] " "Destination node Lot:lt\|premio\[0\]" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701648738138 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Lot:lt\|state\[1\]~6 " "Destination node Lot:lt\|state\[1\]~6" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701648738138 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Lot:lt\|state\[3\]~16 " "Destination node Lot:lt\|state\[3\]~16" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701648738138 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Lot:lt\|state\[0\]~1 " "Destination node Lot:lt\|state\[0\]~1" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701648738138 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1701648738138 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701648738138 ""}  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701648738138 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701648738369 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701648738369 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701648738369 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701648738369 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701648738369 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1701648738369 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1701648738369 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701648738369 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701648738369 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1701648738369 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701648738369 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 2.5V 4 0 0 " "Number of I/O pins in group: 4 (unused VREF, 2.5V VCCIO, 4 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1701648738385 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1701648738385 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1701648738385 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701648738385 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701648738385 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 72 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701648738385 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 27 44 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 27 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701648738385 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 8 57 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701648738385 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701648738385 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 10 62 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 10 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701648738385 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701648738385 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1701648738385 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1701648738385 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701648738438 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1701648738438 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701648742559 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701648742728 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701648742775 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1701648749608 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701648749608 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1701648749861 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X92_Y24 X103_Y36 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X92_Y24 to location X103_Y36" {  } { { "loc" "" { Generic "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X92_Y24 to location X103_Y36"} { { 12 { 0 ""} 92 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1701648753586 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1701648753586 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1701648755402 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1701648755402 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701648755402 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.68 " "Total time spent on timing analysis during the Fitter is 0.68 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1701648755559 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701648755575 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701648755960 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701648755960 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701648756276 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701648757110 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/output_files/Lot.fit.smsg " "Generated suppressed messages file C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/output_files/Lot.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701648757580 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 39 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5430 " "Peak virtual memory: 5430 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701648757962 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 03 21:12:37 2023 " "Processing ended: Sun Dec 03 21:12:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701648757962 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701648757962 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701648757962 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701648757962 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1701648759464 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701648759464 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 21:12:39 2023 " "Processing started: Sun Dec 03 21:12:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701648759464 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1701648759464 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lot -c Lot " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lot -c Lot" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1701648759464 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1701648759903 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1701648762695 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1701648762795 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4689 " "Peak virtual memory: 4689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701648763081 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 03 21:12:43 2023 " "Processing ended: Sun Dec 03 21:12:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701648763081 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701648763081 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701648763081 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1701648763081 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1701648763714 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1701648764385 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701648764385 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 21:12:44 2023 " "Processing started: Sun Dec 03 21:12:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701648764385 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1701648764385 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lot -c Lot " "Command: quartus_sta Lot -c Lot" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1701648764385 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1701648764516 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1701648764717 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1701648764717 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701648764764 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701648764764 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1701648765165 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lot.sdc " "Synopsys Design Constraints File file not found: 'Lot.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1701648765180 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701648765180 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fim fim " "create_clock -period 1.000 -name fim fim" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701648765187 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701648765187 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Lot:lt\|premio\[0\] Lot:lt\|premio\[0\] " "create_clock -period 1.000 -name Lot:lt\|premio\[0\] Lot:lt\|premio\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701648765187 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701648765187 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lt\|p2\[4\]~0\|combout " "Node \"lt\|p2\[4\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648765187 ""} { "Warning" "WSTA_SCC_NODE" "lt\|p2\[4\]~0\|datac " "Node \"lt\|p2\[4\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648765187 ""}  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1701648765187 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lt\|p1\[4\]~0\|combout " "Node \"lt\|p1\[4\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648765187 ""} { "Warning" "WSTA_SCC_NODE" "lt\|p1\[4\]~0\|datac " "Node \"lt\|p1\[4\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648765187 ""}  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1701648765187 ""}
{ "Warning" "WSTA_SCC_LOOP" "26 " "Found combinational loop of 26 nodes" { { "Warning" "WSTA_SCC_NODE" "lt\|state\[0\]~2\|combout " "Node \"lt\|state\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648765187 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~46\|dataa " "Node \"lt\|state~46\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648765187 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~46\|combout " "Node \"lt\|state~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648765187 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state\[3\]~17\|datab " "Node \"lt\|state\[3\]~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648765187 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state\[3\]~17\|combout " "Node \"lt\|state\[3\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648765187 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~45\|datab " "Node \"lt\|state~45\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648765187 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~45\|combout " "Node \"lt\|state~45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648765187 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state\[1\]~7\|datab " "Node \"lt\|state\[1\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648765187 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state\[1\]~7\|combout " "Node \"lt\|state\[1\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648765187 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~45\|dataa " "Node \"lt\|state~45\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648765187 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~47\|dataa " "Node \"lt\|state~47\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648765187 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~47\|combout " "Node \"lt\|state~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648765187 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state\[0\]~2\|datab " "Node \"lt\|state\[0\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648765187 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~48\|datac " "Node \"lt\|state~48\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648765187 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~48\|combout " "Node \"lt\|state~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648765187 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state\[2\]~12\|datab " "Node \"lt\|state\[2\]~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648765187 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state\[2\]~12\|combout " "Node \"lt\|state\[2\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648765187 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~47\|datad " "Node \"lt\|state~47\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648765187 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~48\|datad " "Node \"lt\|state~48\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648765187 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~45\|datad " "Node \"lt\|state~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648765187 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~46\|datac " "Node \"lt\|state~46\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648765187 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~47\|datab " "Node \"lt\|state~47\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648765187 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~46\|datad " "Node \"lt\|state~46\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648765187 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~45\|datac " "Node \"lt\|state~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648765187 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~47\|datac " "Node \"lt\|state~47\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648765187 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~48\|dataa " "Node \"lt\|state~48\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701648765187 ""}  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 72 -1 0 } } { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1701648765187 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: lt\|state\[0\]~2\|datad  to: lt\|state\[2\]~12\|combout " "From: lt\|state\[0\]~2\|datad  to: lt\|state\[2\]~12\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701648765187 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: lt\|state\[1\]~7\|datad  to: lt\|state\[2\]~12\|combout " "From: lt\|state\[1\]~7\|datad  to: lt\|state\[2\]~12\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701648765187 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: lt\|state\[2\]~12\|datad  to: lt\|state~48\|combout " "From: lt\|state\[2\]~12\|datad  to: lt\|state~48\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701648765187 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: lt\|state\[3\]~17\|datac  to: lt\|state\[2\]~12\|combout " "From: lt\|state\[3\]~17\|datac  to: lt\|state\[2\]~12\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701648765187 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701648765187 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1701648765187 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701648765187 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1701648765187 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701648765203 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701648765234 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701648765234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.719 " "Worst-case setup slack is -13.719" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648765234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648765234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.719            -173.882 fim  " "  -13.719            -173.882 fim " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648765234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.929            -205.047 Lot:lt\|premio\[0\]  " "  -11.929            -205.047 Lot:lt\|premio\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648765234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.645             -67.089 clk  " "   -8.645             -67.089 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648765234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701648765234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.736 " "Worst-case hold slack is -2.736" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648765249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648765249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.736             -21.192 fim  " "   -2.736             -21.192 fim " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648765249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clk  " "    0.402               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648765249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.473               0.000 Lot:lt\|premio\[0\]  " "    1.473               0.000 Lot:lt\|premio\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648765249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701648765249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.805 " "Worst-case recovery slack is -1.805" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648765249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648765249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.805              -7.100 clk  " "   -1.805              -7.100 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648765249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701648765249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.613 " "Worst-case removal slack is 1.613" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648765303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648765303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.613               0.000 clk  " "    1.613               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648765303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701648765303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -6.856 " "Worst-case minimum pulse width slack is -6.856" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648765303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648765303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.856            -743.673 fim  " "   -6.856            -743.673 fim " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648765303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.280 clk  " "   -3.000             -13.280 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648765303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 Lot:lt\|premio\[0\]  " "    0.414               0.000 Lot:lt\|premio\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648765303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701648765303 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701648765419 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701648765434 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701648765704 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: lt\|state\[0\]~2\|datad  to: lt\|state\[2\]~12\|combout " "From: lt\|state\[0\]~2\|datad  to: lt\|state\[2\]~12\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701648765751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: lt\|state\[1\]~7\|datad  to: lt\|state\[2\]~12\|combout " "From: lt\|state\[1\]~7\|datad  to: lt\|state\[2\]~12\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701648765751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: lt\|state\[2\]~12\|datad  to: lt\|state~48\|combout " "From: lt\|state\[2\]~12\|datad  to: lt\|state~48\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701648765751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: lt\|state\[3\]~17\|datac  to: lt\|state\[2\]~12\|combout " "From: lt\|state\[3\]~17\|datac  to: lt\|state\[2\]~12\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701648765751 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701648765751 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701648765751 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701648765751 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701648765751 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.862 " "Worst-case setup slack is -12.862" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648765767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648765767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.862            -162.165 fim  " "  -12.862            -162.165 fim " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648765767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.938            -188.032 Lot:lt\|premio\[0\]  " "  -10.938            -188.032 Lot:lt\|premio\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648765767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.876             -60.782 clk  " "   -7.876             -60.782 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648765767 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701648765767 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.578 " "Worst-case hold slack is -2.578" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648765782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648765782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.578             -19.481 fim  " "   -2.578             -19.481 fim " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648765782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.284               0.000 clk  " "    0.284               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648765782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.401               0.000 Lot:lt\|premio\[0\]  " "    1.401               0.000 Lot:lt\|premio\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648765782 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701648765782 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.448 " "Worst-case recovery slack is -1.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648765789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648765789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.448              -5.674 clk  " "   -1.448              -5.674 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648765789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701648765789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.513 " "Worst-case removal slack is 1.513" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648765804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648765804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.513               0.000 clk  " "    1.513               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648765804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701648765804 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -6.189 " "Worst-case minimum pulse width slack is -6.189" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648765820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648765820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.189            -671.027 fim  " "   -6.189            -671.027 fim " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648765820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.280 clk  " "   -3.000             -13.280 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648765820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 Lot:lt\|premio\[0\]  " "    0.353               0.000 Lot:lt\|premio\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648765820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701648765820 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701648765967 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: lt\|state\[0\]~2\|datad  to: lt\|state\[2\]~12\|combout " "From: lt\|state\[0\]~2\|datad  to: lt\|state\[2\]~12\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701648766052 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: lt\|state\[1\]~7\|datad  to: lt\|state\[2\]~12\|combout " "From: lt\|state\[1\]~7\|datad  to: lt\|state\[2\]~12\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701648766052 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: lt\|state\[2\]~12\|datad  to: lt\|state~48\|combout " "From: lt\|state\[2\]~12\|datad  to: lt\|state~48\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701648766052 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: lt\|state\[3\]~17\|datac  to: lt\|state\[2\]~12\|combout " "From: lt\|state\[3\]~17\|datac  to: lt\|state\[2\]~12\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701648766052 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701648766052 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701648766052 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701648766052 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701648766052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.316 " "Worst-case setup slack is -6.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648766067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648766067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.316             -78.496 fim  " "   -6.316             -78.496 fim " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648766067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.959            -100.760 Lot:lt\|premio\[0\]  " "   -5.959            -100.760 Lot:lt\|premio\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648766067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.256             -33.368 clk  " "   -4.256             -33.368 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648766067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701648766067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.304 " "Worst-case hold slack is -1.304" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648766083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648766083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.304             -11.327 fim  " "   -1.304             -11.327 fim " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648766083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 clk  " "    0.201               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648766083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.791               0.000 Lot:lt\|premio\[0\]  " "    0.791               0.000 Lot:lt\|premio\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648766083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701648766083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.123 " "Worst-case recovery slack is -1.123" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648766089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648766089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.123              -4.448 clk  " "   -1.123              -4.448 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648766089 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701648766089 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.662 " "Worst-case removal slack is 0.662" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648766089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648766089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.662               0.000 clk  " "    0.662               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648766089 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701648766089 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.519 " "Worst-case minimum pulse width slack is -3.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648766105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648766105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.519            -319.382 fim  " "   -3.519            -319.382 fim " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648766105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.632 clk  " "   -3.000             -13.632 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648766105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 Lot:lt\|premio\[0\]  " "    0.348               0.000 Lot:lt\|premio\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701648766105 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701648766105 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701648766754 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701648766754 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 39 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4821 " "Peak virtual memory: 4821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701648766892 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 03 21:12:46 2023 " "Processing ended: Sun Dec 03 21:12:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701648766892 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701648766892 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701648766892 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701648766892 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1701648768211 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701648768211 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 21:12:48 2023 " "Processing started: Sun Dec 03 21:12:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701648768211 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701648768211 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Lot -c Lot " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Lot -c Lot" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701648768211 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1701648768891 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lot.vo C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/simulation/modelsim/ simulation " "Generated file Lot.vo in folder \"C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1701648768960 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4647 " "Peak virtual memory: 4647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701648768998 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 03 21:12:48 2023 " "Processing ended: Sun Dec 03 21:12:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701648768998 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701648768998 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701648768998 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701648768998 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 117 s " "Quartus Prime Full Compilation was successful. 0 errors, 117 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701648769663 ""}
