xst -intstyle ise -ifn "C:/Users/Alessandro/Documents/GitHub/MyDLX/DLX_plus_memories/ControlUnit.xst" -ofn "C:/Users/Alessandro/Documents/GitHub/MyDLX/DLX_plus_memories/ControlUnit.syr" 
xst -intstyle ise -ifn "C:/Users/Alessandro/Documents/GitHub/MyDLX/DLX_plus_memories/ControlUnit.xst" -ofn "C:/Users/Alessandro/Documents/GitHub/MyDLX/DLX_plus_memories/ControlUnit.syr" 
xst -intstyle ise -ifn "C:/Users/Alessandro/Documents/GitHub/MyDLX/DLX_plus_memories/ControlUnit.xst" -ofn "C:/Users/Alessandro/Documents/GitHub/MyDLX/DLX_plus_memories/ControlUnit.syr" 
xst -intstyle ise -ifn "C:/Users/Alessandro/Documents/GitHub/MyDLX/DLX_plus_memories/ControlUnit.xst" -ofn "C:/Users/Alessandro/Documents/GitHub/MyDLX/DLX_plus_memories/ControlUnit.syr" 
xst -intstyle ise -ifn "C:/Users/Alessandro/Documents/GitHub/MyDLX/DLX_plus_memories/ControlUnit.xst" -ofn "C:/Users/Alessandro/Documents/GitHub/MyDLX/DLX_plus_memories/ControlUnit.syr" 
xst -intstyle ise -ifn "C:/Users/Alessandro/Documents/GitHub/MyDLX/DLX_plus_memories/ControlUnit.xst" -ofn "C:/Users/Alessandro/Documents/GitHub/MyDLX/DLX_plus_memories/ControlUnit.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc7a100t-csg324-3 ControlUnit.ngc ControlUnit.ngd  
netgen -intstyle ise -insert_glbl true -w -dir netgen/translate -ofmt verilog -sim ControlUnit.ngd ControlUnit_translate.v 
