
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.122887                       # Number of seconds simulated
sim_ticks                                122886542380                       # Number of ticks simulated
final_tick                               1180745363693                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  46753                       # Simulator instruction rate (inst/s)
host_op_rate                                    60157                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1328792                       # Simulator tick rate (ticks/s)
host_mem_usage                               16928456                       # Number of bytes of host memory used
host_seconds                                 92479.86                       # Real time elapsed on the host
sim_insts                                  4323721865                       # Number of instructions simulated
sim_ops                                    5563273918                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      4093568                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2475392                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      4372992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1048448                       # Number of bytes read from this memory
system.physmem.bytes_read::total             11997184                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2258304                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2258304                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        31981                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        19339                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        34164                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         8191                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 93728                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           17643                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                17643                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10416                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     33311768                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14583                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     20143719                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        13541                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     35585605                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        16666                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      8531837                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                97628135                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10416                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14583                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        13541                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        16666                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              55205                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          18377147                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               18377147                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          18377147                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10416                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     33311768                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14583                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     20143719                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        13541                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     35585605                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        16666                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      8531837                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              116005282                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               147522861                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23192488                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19099402                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1934132                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9403012                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8676505                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2438128                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87626                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104541711                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128125120                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23192488                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11114633                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27206739                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6271839                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6652033                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12111184                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1573948                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    142706250                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.093607                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.536060                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       115499511     80.94%     80.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2784463      1.95%     82.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2365826      1.66%     84.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2382969      1.67%     86.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2267921      1.59%     87.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1125924      0.79%     88.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          779916      0.55%     89.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1979023      1.39%     90.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13520697      9.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    142706250                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.157213                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.868510                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103358213                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      8081215                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26857285                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       110233                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4299295                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3733662                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6473                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154530863                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51250                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4299295                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103876699                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        5254108                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1641189                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26440038                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1194913                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153066595                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         4376                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        401265                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       627101                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        41340                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214157424                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713440344                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713440344                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45898199                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33633                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17611                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3826425                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15192535                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7900711                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       310612                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1698997                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149197581                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33633                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139244699                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108703                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25239166                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57222157                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1589                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    142706250                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.975744                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.577982                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     85285464     59.76%     59.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23748339     16.64%     76.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11973167      8.39%     84.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7811958      5.47%     90.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6908862      4.84%     95.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2700059      1.89%     97.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3065947      2.15%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1116905      0.78%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95549      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    142706250                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         977183     74.94%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        155140     11.90%     86.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       171580     13.16%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    115006720     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013530      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14364796     10.32%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7843631      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139244699                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.943886                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1303903                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009364                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    422608254                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174471052                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135127280                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140548602                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       201771                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2980406                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1007                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          683                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       159041                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          588                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4299295                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        4508461                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       263982                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149231214                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1166329                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15192535                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7900711                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17611                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        210913                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13086                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          683                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1151073                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1085808                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2236881                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136867620                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14114066                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2377079                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21955858                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19300841                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7841792                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.927772                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135132694                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135127280                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81550732                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221226365                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.915975                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368630                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26820135                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1959067                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    138406955                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.884507                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.703852                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     89299879     64.52%     64.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22515500     16.27%     80.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10808844      7.81%     88.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4816096      3.48%     92.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3764008      2.72%     94.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1537484      1.11%     95.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1564985      1.13%     97.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1094194      0.79%     97.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3005965      2.17%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    138406955                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3005965                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           284643041                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302783599                       # The number of ROB writes
system.switch_cpus0.timesIdled                  59849                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                4816611                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.475229                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.475229                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.677861                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.677861                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618490113                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186457507                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145898956                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               147522861                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21341665                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18703717                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1662516                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10589968                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10305828                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1484522                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        52179                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    112558874                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             118639323                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21341665                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11790350                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24134788                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5447208                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2284643                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12828667                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1048455                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    142753260                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.945080                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.314063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       118618472     83.09%     83.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1213399      0.85%     83.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2224653      1.56%     85.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1862035      1.30%     86.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3420714      2.40%     89.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3696823      2.59%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          804108      0.56%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          631613      0.44%     92.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10281443      7.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    142753260                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.144667                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.804210                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       111616359                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3411016                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23931953                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23931                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3770000                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2290955                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4961                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     133867815                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3770000                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       112067852                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1801059                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       767561                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23492843                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       853944                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     132923641                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           23                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         84274                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       535641                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    176506736                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    603101220                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    603101220                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    142339120                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        34167534                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18965                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9491                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2630941                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     22150551                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4294641                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        77228                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       954842                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         131384434                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18963                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        123436068                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        99528                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21856671                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46765935                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    142753260                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.864681                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.476702                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     91360021     64.00%     64.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20946346     14.67%     78.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10512657      7.36%     86.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6880940      4.82%     90.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7179915      5.03%     95.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3711310      2.60%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1667964      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       415262      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        78845      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    142753260                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         309720     59.82%     59.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        131052     25.31%     85.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        77022     14.88%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     97421661     78.92%     78.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1033047      0.84%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9474      0.01%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20709161     16.78%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4262725      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     123436068                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.836725                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             517794                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004195                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    390242718                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    153260382                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    120645182                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     123953862                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       229838                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      4026785                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           75                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          314                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       133825                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3770000                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1264068                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        51262                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    131403397                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        46016                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     22150551                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4294641                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9491                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32631                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          211                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          314                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       803735                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       988421                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1792156                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    122111511                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20390109                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1324557                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24652634                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18810189                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4262525                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.827746                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             120753953                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            120645182                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         69672709                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        165359670                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.817807                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421340                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95634084                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    108631438                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22772909                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18944                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1667062                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    138983260                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.781615                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.658406                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     98645812     70.98%     70.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15652640     11.26%     82.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11309405      8.14%     90.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2532478      1.82%     92.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2880582      2.07%     94.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1023909      0.74%     95.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4263890      3.07%     98.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       859011      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1815533      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    138983260                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95634084                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     108631438                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              22284525                       # Number of memory references committed
system.switch_cpus1.commit.loads             18123735                       # Number of loads committed
system.switch_cpus1.commit.membars               9472                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17011458                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         94828038                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1468098                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1815533                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           268572074                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          266578880                       # The number of ROB writes
system.switch_cpus1.timesIdled                  43399                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                4769601                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95634084                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            108631438                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95634084                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.542576                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.542576                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.648266                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.648266                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       564973205                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      158472563                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      140459861                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18944                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               147522861                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23777479                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19271162                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2062585                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9555457                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9120436                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2542035                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        91445                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    103658895                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             130895447                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23777479                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11662471                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28596280                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6706131                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3730194                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12098572                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1664515                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    140583801                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.137004                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.551817                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       111987521     79.66%     79.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2691811      1.91%     81.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2048314      1.46%     83.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         5030259      3.58%     86.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1132150      0.81%     87.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1627621      1.16%     88.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1228326      0.87%     89.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          773889      0.55%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14063910     10.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    140583801                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.161178                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.887289                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       102428572                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5330160                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28153835                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       114701                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4556524                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4102277                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        41913                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     157933999                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        77845                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4556524                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       103298275                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1519320                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2302075                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27387769                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1519830                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     156305861                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        30228                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        278169                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       610388                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents       191659                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    219610850                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    728006781                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    728006781                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173177615                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46433023                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37399                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        20625                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5080445                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15095562                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7351266                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       123960                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1635356                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         153523075                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        37380                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        142543046                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       196828                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     28062392                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     61003849                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         3832                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    140583801                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.013936                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.563034                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     80875877     57.53%     57.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     25090088     17.85%     75.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11728570      8.34%     83.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8599254      6.12%     89.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7637568      5.43%     95.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3033896      2.16%     97.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3002156      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       465768      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       150624      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    140583801                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         574696     68.79%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        117186     14.03%     82.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       143500     17.18%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119647614     83.94%     83.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2141944      1.50%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16774      0.01%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13455143      9.44%     94.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7281571      5.11%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     142543046                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.966244                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             835382                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005861                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    426702103                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    181623270                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    138955477                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143378428                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       351061                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3698246                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1041                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          423                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       223333                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4556524                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         879151                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        93792                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    153560455                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        53335                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15095562                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7351266                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        20606                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         81540                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          423                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1121697                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1177949                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2299646                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    139973150                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12929286                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2569896                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20209160                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19881179                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7279874                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.948823                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             139138704                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            138955477                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         83353234                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        230950421                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.941925                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.360914                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101453719                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124594869                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     28967333                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33548                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2065525                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    136027277                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.915955                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.690807                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     84933344     62.44%     62.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23905839     17.57%     80.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10532429      7.74%     87.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5517852      4.06%     91.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4399524      3.23%     95.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1579895      1.16%     96.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1345215      0.99%     97.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1003677      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2809502      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    136027277                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101453719                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124594869                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18525226                       # Number of memory references committed
system.switch_cpus2.commit.loads             11397296                       # Number of loads committed
system.switch_cpus2.commit.membars              16774                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17901918                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112264457                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2536535                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2809502                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           286779977                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          311681334                       # The number of ROB writes
system.switch_cpus2.timesIdled                  77913                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                6939060                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101453719                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124594869                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101453719                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.454090                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.454090                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.687715                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.687715                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       631149001                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      193562796                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      147708412                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33548                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               147522861                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        24561467                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     20121278                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2081094                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     10058198                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         9708379                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2512432                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        95741                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    109007650                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             131836443                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           24561467                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     12220811                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             28556937                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6220026                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5263016                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12751992                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1625862                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    146948599                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.097469                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.523047                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       118391662     80.57%     80.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2305962      1.57%     82.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3914561      2.66%     84.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2277766      1.55%     86.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1782361      1.21%     87.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1565388      1.07%     88.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          961722      0.65%     89.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2417022      1.64%     90.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        13332155      9.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    146948599                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.166493                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.893668                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       108316261                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6483191                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         27954553                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        73871                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4120717                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4027066                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     158865561                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1633                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4120717                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       108863923                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         620614                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      4926454                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         27463034                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       953852                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     157788898                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents         96885                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       550439                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    222814477                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    734071715                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    734071715                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    178499218                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        44315256                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        35513                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17782                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2771122                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     14629858                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7496116                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        72549                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1697277                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         152618939                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        35514                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        143328824                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        90321                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     22628823                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     50088925                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           50                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    146948599                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.975367                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.542092                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     88458704     60.20%     60.20% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22457323     15.28%     75.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12085273      8.22%     83.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8981267      6.11%     89.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8750691      5.95%     95.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3237412      2.20%     97.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2463529      1.68%     99.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       329044      0.22%     99.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       185356      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    146948599                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         127587     28.04%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        169939     37.34%     65.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       157563     34.62%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    120977173     84.41%     84.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1939876      1.35%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17731      0.01%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12923837      9.02%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7470207      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     143328824                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.971570                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             455089                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.003175                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    434151657                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    175283517                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    140270636                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     143783913                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       292638                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      3031227                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          241                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       120543                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4120717                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         415090                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        55603                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    152654453                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       792534                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     14629858                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7496116                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17782                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         45021                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          241                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1198147                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1104673                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2302820                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    141093668                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12600314                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2235156                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20070318                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19970128                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7470004                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.956419                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             140270696                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            140270636                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         82926822                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        229696093                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.950840                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.361028                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    103784131                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    127928530                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     24726174                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        35464                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2098597                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    142827881                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.895683                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.707402                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     91090938     63.78%     63.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24931354     17.46%     81.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9750272      6.83%     88.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5134110      3.59%     91.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4366908      3.06%     94.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2103980      1.47%     96.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       982508      0.69%     96.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1530766      1.07%     97.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2937045      2.06%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    142827881                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    103784131                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     127928530                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18974203                       # Number of memory references committed
system.switch_cpus3.commit.loads             11598630                       # Number of loads committed
system.switch_cpus3.commit.membars              17732                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18561069                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        115168581                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2645906                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2937045                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           292545540                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          309431848                       # The number of ROB writes
system.switch_cpus3.timesIdled                  24358                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 574262                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          103784131                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            127928530                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    103784131                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.421439                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.421439                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.703512                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.703512                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       634508130                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      195859697                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      148366473                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         35464                       # number of misc regfile writes
system.l20.replacements                         31991                       # number of replacements
system.l20.tagsinuse                             2048                       # Cycle average of tags in use
system.l20.total_refs                          359161                       # Total number of references to valid blocks.
system.l20.sampled_refs                         34039                       # Sample count of references to valid blocks.
system.l20.avg_refs                         10.551456                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            2.146208                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.421687                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1692.045016                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           353.387089                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001048                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000206                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.826194                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.172552                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        66909                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  66909                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10884                       # number of Writeback hits
system.l20.Writeback_hits::total                10884                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        66909                       # number of demand (read+write) hits
system.l20.demand_hits::total                   66909                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        66909                       # number of overall hits
system.l20.overall_hits::total                  66909                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        31981                       # number of ReadReq misses
system.l20.ReadReq_misses::total                31991                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        31981                       # number of demand (read+write) misses
system.l20.demand_misses::total                 31991                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        31981                       # number of overall misses
system.l20.overall_misses::total                31991                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2661443                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   9726044738                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     9728706181                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2661443                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   9726044738                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      9728706181                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2661443                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   9726044738                       # number of overall miss cycles
system.l20.overall_miss_latency::total     9728706181                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        98890                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              98900                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10884                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10884                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        98890                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               98900                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        98890                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              98900                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.323400                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.323468                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.323400                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.323468                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.323400                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.323468                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 266144.300000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 304119.468997                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 304107.598418                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 266144.300000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 304119.468997                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 304107.598418                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 266144.300000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 304119.468997                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 304107.598418                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5382                       # number of writebacks
system.l20.writebacks::total                     5382                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        31981                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           31991                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        31981                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            31991                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        31981                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           31991                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2021089                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   7683310156                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   7685331245                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2021089                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   7683310156                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   7685331245                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2021089                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   7683310156                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   7685331245                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.323400                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.323468                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.323400                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.323468                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.323400                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.323468                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 202108.900000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 240246.088490                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 240234.167266                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 202108.900000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 240246.088490                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 240234.167266                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 202108.900000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 240246.088490                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 240234.167266                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         19355                       # number of replacements
system.l21.tagsinuse                             2048                       # Cycle average of tags in use
system.l21.total_refs                          111285                       # Total number of references to valid blocks.
system.l21.sampled_refs                         21403                       # Sample count of references to valid blocks.
system.l21.avg_refs                          5.199505                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           28.751914                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     1.163949                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1726.143421                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           291.940717                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.014039                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000568                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.842843                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.142549                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        28036                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  28036                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            6743                       # number of Writeback hits
system.l21.Writeback_hits::total                 6743                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        28036                       # number of demand (read+write) hits
system.l21.demand_hits::total                   28036                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        28036                       # number of overall hits
system.l21.overall_hits::total                  28036                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        19340                       # number of ReadReq misses
system.l21.ReadReq_misses::total                19354                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        19340                       # number of demand (read+write) misses
system.l21.demand_misses::total                 19354                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        19340                       # number of overall misses
system.l21.overall_misses::total                19354                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4332504                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   6352805301                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     6357137805                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4332504                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   6352805301                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      6357137805                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4332504                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   6352805301                       # number of overall miss cycles
system.l21.overall_miss_latency::total     6357137805                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        47376                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              47390                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         6743                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             6743                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        47376                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               47390                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        47376                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              47390                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.408224                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.408398                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.408224                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.408398                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.408224                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.408398                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 309464.571429                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 328480.108635                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 328466.353467                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 309464.571429                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 328480.108635                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 328466.353467                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 309464.571429                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 328480.108635                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 328466.353467                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2870                       # number of writebacks
system.l21.writebacks::total                     2870                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        19340                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           19354                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        19340                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            19354                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        19340                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           19354                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3438431                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   5115878736                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   5119317167                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3438431                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   5115878736                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   5119317167                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3438431                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   5115878736                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   5119317167                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.408224                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.408398                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.408224                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.408398                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.408224                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.408398                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 245602.214286                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 264523.202482                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 264509.515707                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 245602.214286                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 264523.202482                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 264509.515707                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 245602.214286                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 264523.202482                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 264509.515707                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         34178                       # number of replacements
system.l22.tagsinuse                             2048                       # Cycle average of tags in use
system.l22.total_refs                          149898                       # Total number of references to valid blocks.
system.l22.sampled_refs                         36226                       # Sample count of references to valid blocks.
system.l22.avg_refs                          4.137857                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks            5.033579                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     0.780346                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1689.104667                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data           353.081408                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002458                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000381                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.824758                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.172403                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        40011                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  40011                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            8659                       # number of Writeback hits
system.l22.Writeback_hits::total                 8659                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        40011                       # number of demand (read+write) hits
system.l22.demand_hits::total                   40011                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        40011                       # number of overall hits
system.l22.overall_hits::total                  40011                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        34165                       # number of ReadReq misses
system.l22.ReadReq_misses::total                34178                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        34165                       # number of demand (read+write) misses
system.l22.demand_misses::total                 34178                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        34165                       # number of overall misses
system.l22.overall_misses::total                34178                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3146570                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data  10343044545                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total    10346191115                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3146570                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data  10343044545                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total     10346191115                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3146570                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data  10343044545                       # number of overall miss cycles
system.l22.overall_miss_latency::total    10346191115                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        74176                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              74189                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         8659                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             8659                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        74176                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               74189                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        74176                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              74189                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.460594                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.460688                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.460594                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.460688                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.460594                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.460688                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 242043.846154                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 302738.022684                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 302714.936948                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 242043.846154                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 302738.022684                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 302714.936948                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 242043.846154                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 302738.022684                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 302714.936948                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4934                       # number of writebacks
system.l22.writebacks::total                     4934                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        34165                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           34178                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        34165                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            34178                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        34165                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           34178                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2315525                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   8160302801                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   8162618326                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2315525                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   8160302801                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   8162618326                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2315525                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   8160302801                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   8162618326                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.460594                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.460688                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.460594                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.460688                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.460594                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.460688                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 178117.307692                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 238849.781970                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 238826.681667                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 178117.307692                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 238849.781970                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 238826.681667                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 178117.307692                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 238849.781970                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 238826.681667                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          8207                       # number of replacements
system.l23.tagsinuse                             2048                       # Cycle average of tags in use
system.l23.total_refs                          199640                       # Total number of references to valid blocks.
system.l23.sampled_refs                         10255                       # Sample count of references to valid blocks.
system.l23.avg_refs                         19.467577                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           35.575970                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     2.281760                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1393.444243                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data           616.698027                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.017371                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001114                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.680393                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.301122                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        25962                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  25962                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            8362                       # number of Writeback hits
system.l23.Writeback_hits::total                 8362                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        25962                       # number of demand (read+write) hits
system.l23.demand_hits::total                   25962                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        25962                       # number of overall hits
system.l23.overall_hits::total                  25962                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         8191                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 8207                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         8191                       # number of demand (read+write) misses
system.l23.demand_misses::total                  8207                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         8191                       # number of overall misses
system.l23.overall_misses::total                 8207                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      5051342                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   2765474853                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     2770526195                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      5051342                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   2765474853                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      2770526195                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      5051342                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   2765474853                       # number of overall miss cycles
system.l23.overall_miss_latency::total     2770526195                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           16                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        34153                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              34169                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         8362                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             8362                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           16                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        34153                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               34169                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           16                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        34153                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              34169                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.239833                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.240188                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.239833                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.240188                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.239833                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.240188                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 315708.875000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 337623.593334                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 337580.869380                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 315708.875000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 337623.593334                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 337580.869380                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 315708.875000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 337623.593334                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 337580.869380                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                4457                       # number of writebacks
system.l23.writebacks::total                     4457                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         8191                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            8207                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         8191                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             8207                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         8191                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            8207                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      4027134                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   2241972992                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   2246000126                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      4027134                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   2241972992                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   2246000126                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      4027134                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   2241972992                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   2246000126                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.239833                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.240188                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.239833                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.240188                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.239833                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.240188                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 251695.875000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 273711.755830                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 273668.834653                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 251695.875000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 273711.755830                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 273668.834653                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 251695.875000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 273711.755830                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 273668.834653                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.994323                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012118835                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840216.063636                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.994323                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016017                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881401                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12111174                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12111174                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12111174                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12111174                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12111174                       # number of overall hits
system.cpu0.icache.overall_hits::total       12111174                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2849443                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2849443                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2849443                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2849443                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2849443                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2849443                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12111184                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12111184                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12111184                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12111184                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12111184                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12111184                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 284944.300000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 284944.300000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 284944.300000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 284944.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 284944.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 284944.300000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2744443                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2744443                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2744443                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2744443                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2744443                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2744443                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 274444.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 274444.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 274444.300000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 274444.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 274444.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 274444.300000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 98890                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191219812                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 99146                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1928.668953                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.511578                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.488422                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916061                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083939                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10955351                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10955351                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709420                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709420                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17197                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17197                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18664771                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18664771                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18664771                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18664771                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       412471                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       412471                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          105                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       412576                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        412576                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       412576                       # number of overall misses
system.cpu0.dcache.overall_misses::total       412576                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  57150889748                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  57150889748                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     15549004                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     15549004                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  57166438752                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  57166438752                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  57166438752                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  57166438752                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11367822                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11367822                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19077347                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19077347                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19077347                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19077347                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036284                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021626                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021626                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021626                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021626                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 138557.352512                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 138557.352512                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 148085.752381                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 148085.752381                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 138559.777476                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 138559.777476                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 138559.777476                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 138559.777476                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10884                       # number of writebacks
system.cpu0.dcache.writebacks::total            10884                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       313581                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       313581                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       313686                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       313686                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       313686                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       313686                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        98890                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        98890                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        98890                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        98890                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        98890                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        98890                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  14393194266                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  14393194266                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  14393194266                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  14393194266                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  14393194266                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  14393194266                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008699                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008699                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005184                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005184                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005184                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005184                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 145547.520133                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 145547.520133                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 145547.520133                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 145547.520133                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 145547.520133                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 145547.520133                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.995594                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924294641                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708492.866913                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995594                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866980                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12828651                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12828651                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12828651                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12828651                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12828651                       # number of overall hits
system.cpu1.icache.overall_hits::total       12828651                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5117755                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5117755                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5117755                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5117755                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5117755                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5117755                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12828667                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12828667                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12828667                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12828667                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12828667                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12828667                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 319859.687500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 319859.687500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 319859.687500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 319859.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 319859.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 319859.687500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4448704                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4448704                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4448704                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4448704                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4448704                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4448704                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 317764.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 317764.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 317764.571429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 317764.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 317764.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 317764.571429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 47375                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227572862                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 47631                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4777.830866                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.391816                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.608184                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.829656                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.170344                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18442865                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18442865                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4141830                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4141830                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9491                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9491                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9472                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9472                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22584695                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22584695                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22584695                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22584695                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       186046                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       186046                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       186046                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        186046                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       186046                       # number of overall misses
system.cpu1.dcache.overall_misses::total       186046                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  38478366541                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  38478366541                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  38478366541                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  38478366541                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  38478366541                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  38478366541                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18628911                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18628911                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4141830                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4141830                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9491                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9491                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9472                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9472                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22770741                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22770741                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22770741                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22770741                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009987                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009987                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008170                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008170                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008170                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008170                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 206821.788918                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 206821.788918                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 206821.788918                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 206821.788918                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 206821.788918                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 206821.788918                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         6743                       # number of writebacks
system.cpu1.dcache.writebacks::total             6743                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       138670                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       138670                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       138670                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       138670                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       138670                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       138670                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        47376                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        47376                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        47376                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        47376                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        47376                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        47376                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8341395154                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8341395154                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   8341395154                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8341395154                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   8341395154                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8341395154                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002543                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002543                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002081                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002081                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002081                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002081                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 176067.949046                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 176067.949046                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 176067.949046                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 176067.949046                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 176067.949046                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 176067.949046                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996171                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1017179310                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2050764.737903                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996171                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020827                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12098555                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12098555                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12098555                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12098555                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12098555                       # number of overall hits
system.cpu2.icache.overall_hits::total       12098555                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4224826                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4224826                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4224826                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4224826                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4224826                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4224826                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12098572                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12098572                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12098572                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12098572                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12098572                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12098572                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 248519.176471                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 248519.176471                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 248519.176471                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 248519.176471                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 248519.176471                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 248519.176471                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3254470                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3254470                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3254470                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3254470                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3254470                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3254470                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 250343.846154                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 250343.846154                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 250343.846154                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 250343.846154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 250343.846154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 250343.846154                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 74175                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180596272                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 74431                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2426.358265                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.734854                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.265146                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901308                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098692                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9731183                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9731183                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7094382                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7094382                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        20373                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        20373                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16774                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16774                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16825565                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16825565                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16825565                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16825565                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       181564                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       181564                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       181564                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        181564                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       181564                       # number of overall misses
system.cpu2.dcache.overall_misses::total       181564                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  32366517509                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  32366517509                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  32366517509                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  32366517509                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  32366517509                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  32366517509                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9912747                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9912747                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7094382                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7094382                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        20373                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        20373                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16774                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16774                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17007129                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17007129                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17007129                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17007129                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018316                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018316                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010676                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010676                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010676                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010676                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 178265.060855                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 178265.060855                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 178265.060855                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 178265.060855                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 178265.060855                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 178265.060855                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8659                       # number of writebacks
system.cpu2.dcache.writebacks::total             8659                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       107388                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       107388                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       107388                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       107388                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       107388                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       107388                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        74176                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        74176                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        74176                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        74176                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        74176                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        74176                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  13239166750                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  13239166750                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  13239166750                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  13239166750                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  13239166750                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  13239166750                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007483                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007483                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004361                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004361                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004361                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004361                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 178483.158299                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 178483.158299                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 178483.158299                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 178483.158299                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 178483.158299                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 178483.158299                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               461.031687                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1019102540                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2205849.653680                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    15.031687                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.024089                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.738833                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12751975                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12751975                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12751975                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12751975                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12751975                       # number of overall hits
system.cpu3.icache.overall_hits::total       12751975                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5522967                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5522967                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5522967                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5522967                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5522967                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5522967                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12751992                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12751992                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12751992                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12751992                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12751992                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12751992                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 324880.411765                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 324880.411765                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 324880.411765                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 324880.411765                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 324880.411765                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 324880.411765                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            1                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            1                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5184142                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5184142                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5184142                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5184142                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5184142                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5184142                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 324008.875000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 324008.875000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 324008.875000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 324008.875000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 324008.875000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 324008.875000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 34153                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               163912779                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 34409                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4763.660060                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.054089                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.945911                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902555                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097445                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9396482                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9396482                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7340110                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7340110                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17753                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17753                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17732                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17732                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16736592                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16736592                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16736592                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16736592                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        87456                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        87456                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        87456                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         87456                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        87456                       # number of overall misses
system.cpu3.dcache.overall_misses::total        87456                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  11216509219                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  11216509219                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  11216509219                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  11216509219                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  11216509219                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  11216509219                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9483938                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9483938                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7340110                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7340110                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17732                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17732                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16824048                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16824048                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16824048                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16824048                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009221                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009221                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005198                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005198                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005198                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005198                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 128253.169811                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 128253.169811                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 128253.169811                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 128253.169811                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 128253.169811                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 128253.169811                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8362                       # number of writebacks
system.cpu3.dcache.writebacks::total             8362                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        53303                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        53303                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        53303                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        53303                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        53303                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        53303                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        34153                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        34153                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        34153                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        34153                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        34153                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        34153                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   4525620135                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4525620135                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   4525620135                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4525620135                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   4525620135                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4525620135                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003601                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003601                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002030                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002030                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002030                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002030                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 132510.178754                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 132510.178754                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 132510.178754                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 132510.178754                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 132510.178754                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 132510.178754                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
