Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 29d5efb214844846ada3d02260d9030c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L secureip --snapshot top_tb_func_synth xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'add_pipe' does not have a parameter named width [D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/add_tree_new.sv:99]
WARNING: [VRFC 10-2861] module 'ff' does not have a parameter named width [D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/add_tree_new.sv:109]
WARNING: [VRFC 10-2861] module 'ff' does not have a parameter named width [D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/add_tree_new.sv:116]
WARNING: [VRFC 10-2861] module 'ff' does not have a parameter named width [D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/add_tree_new.sv:123]
WARNING: [VRFC 10-2861] module 'ff' does not have a parameter named width [D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/add_tree_new.sv:130]
WARNING: [VRFC 10-2861] module 'add_pipe' does not have a parameter named width [D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/add_tree_new.sv:54]
WARNING: [VRFC 10-2861] module 'add_pipe' does not have a parameter named width [D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/add_tree_new.sv:70]
WARNING: [VRFC 10-2861] module 'add_pipe' does not have a parameter named width [D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/add_tree_new.sv:86]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 20 for port 'ff_input' [D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/add_tree_new.sv:113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 20 for port 'ff_output' [D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/add_tree_new.sv:114]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 20 for port 'ff_input' [D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/add_tree_new.sv:120]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 20 for port 'ff_output' [D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/add_tree_new.sv:121]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 20 for port 'ff_input' [D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/add_tree_new.sv:127]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 20 for port 'ff_output' [D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/add_tree_new.sv:128]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 20 for port 'ff_input' [D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/add_tree_new.sv:134]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 20 for port 'ff_output' [D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/add_tree_new.sv:135]
WARNING: [VRFC 10-3091] actual bit length 20 differs from formal bit length 16 for port 'freq' [D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/sensor_adder.sv:61]
WARNING: [VRFC 10-5021] port 'sl_iport0' is not connected on this instance [D:/xvp/project_1.xpr/project_1/project_1.srcs/sim_1/new/top_tb.sv:75]
WARNING: [VRFC 10-5021] port 'sl_iport0' is not connected on this instance [D:/xvp/project_1.xpr/project_1/project_1.srcs/sim_1/new/top_tb.sv:94]
WARNING: [VRFC 10-3823] variable 'rst_process' might have multiple concurrent drivers [D:/xvp/project_1.xpr/project_1/project_1.srcs/sim_1/new/top_tb.sv:145]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sim_1/new/top_tb.sv" Line 48. Module top_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/top_risc.sv" Line 24. Module top_risc has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/components/control_unit/control_unit.sv" Line 3. Module control_unit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/components/program_counter/program_counter.sv" Line 3. Module program_counter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/components/instruction_memory/instruction_memory.sv" Line 3. Module instruction_memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/components/register_file/register_file.sv" Line 3. Module register_file has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/components/imm_generator/imm_generator.sv" Line 3. Module imm_generator has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/components/data_memory/data_memory.sv" Line 3. Module data_memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/sensor_adder.sv" Line 44. Module sensor_adder_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.sim/sim_1/synth/func/xsim/top_tb_func_synth.v" Line 258265. Module ro_sensor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.sim/sim_1/synth/func/xsim/top_tb_func_synth.v" Line 29796. Module c_counter_binary_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.sim/sim_1/synth/func/xsim/top_tb_func_synth.v" Line 345176. Module c_counter_binary_0_c_counter_binary_v12_0_14 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/GND.v" Line 24. Module GND has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.sim/sim_1/synth/func/xsim/top_tb_func_synth.v" Line 345176. Module c_counter_binary_0_c_counter_binary_v12_0_14_viv has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/GND.v" Line 24. Module GND has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.sim/sim_1/synth/func/xsim/top_tb_func_synth.v" Line 345176. Module c_counter_binary_0_c_counter_binary_v12_0_14_legacy has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.sim/sim_1/synth/func/xsim/top_tb_func_synth.v" Line 357798. Module c_counter_binary_0_c_addsub_v12_0_14_legacy has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.sim/sim_1/synth/func/xsim/top_tb_func_synth.v" Line 289413. Module c_counter_binary_0_c_addsub_v12_0_14_fabric_legacy has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.sim/sim_1/synth/func/xsim/top_tb_func_synth.v" Line 345176. Module c_counter_binary_0_c_addsub_v12_0_14_lut6_legacy has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.sim/sim_1/synth/func/xsim/top_tb_func_synth.v" Line 345176. Module c_counter_binary_0_c_reg_fd_v12_0_6_viv has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/LUT1.v" Line 27. Module LUT1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/LUT1.v" Line 62. Module x_lut1_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/CARRY4.v" Line 32. Module CARRY4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/CARRY4.v" Line 32. Module CARRY4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/CARRY4.v" Line 32. Module CARRY4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/CARRY4.v" Line 32. Module CARRY4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.sim/sim_1/synth/func/xsim/top_tb_func_synth.v" Line 257905. Module ring_oscillator__16 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/LUT2.v" Line 28. Module LUT2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/LUT2.v" Line 65. Module x_lut2_mux4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/LUT1.v" Line 27. Module LUT1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/LUT1.v" Line 62. Module x_lut1_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.sim/sim_1/synth/func/xsim/top_tb_func_synth.v" Line 26601. Module async_up_counter__16 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/LUT1.v" Line 27. Module LUT1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/LUT1.v" Line 62. Module x_lut1_mux2 has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.common_pkg
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.imm_generator
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.top_risc
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.c_counter_binary_0_c_addsub_v12_...
Compiling module xil_defaultlib.c_counter_binary_0
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.ring_oscillator__16
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.async_up_counter__16
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.ro_sensor
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.ff_2
Compiling module xil_defaultlib.add_pipe_2
Compiling module xil_defaultlib.ff
Compiling module xil_defaultlib.add_pipe
Compiling module xil_defaultlib.add_tree_new_default
Compiling module xil_defaultlib.sensor_adder_default
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,RAM...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,RAM...
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.SRLC32E_default
Compiling module unisims_ver.SRLC16E_default
Compiling module unisims_ver.CFGLUT5_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.AES_Comp_GFinvComp
Compiling module xil_defaultlib.AES_Comp_SboxComp
Compiling module xil_defaultlib.AES_Comp_SubBytesComp
Compiling module xil_defaultlib.AES_Comp_MixColumns
Compiling module xil_defaultlib.AES_Comp_EncCore
Compiling module xil_defaultlib.AES_Comp_ENC
Compiling module xil_defaultlib.AES_top
Compiling module xil_defaultlib.vio_0_vio_v3_0_20_decoder
Compiling module xil_defaultlib.vio_0
Compiling module xil_defaultlib.top_tb
Built simulation snapshot top_tb_func_synth
