../../../../design/synth_Default_RTL_Group/RTLDB/RhinoDb/Gate/e2e_edc32_1stg_qual_chk_wrap_0000.db