//! Automatically rewritten from C Header to Rust Module
//! Source: sound/soc/codecs/wm2200.h
#![no_std]
#![allow(non_camel_case_types)]
#![allow(non_snake_case)]
#![allow(non_upper_case_globals)]
#![allow(dead_code)]
#![allow(unused_variables)]
#![allow(unused_mut)]

use core::ffi::*;

// --- Linux Kernel Primitives Prelude ---
pub type uid_t = u32;
pub type gid_t = u32;
pub type uid16_t = u16;
pub type gid16_t = u16;
pub type pid_t = i32;
pub type mode_t = u32;
pub type umode_t = u16;
pub type nlink_t = u32;
pub type off_t = i64;
pub type loff_t = i64;
pub type dev_t = u32;
pub type ino_t = u64;
pub type size_t = usize;
pub type ssize_t = isize;
pub type uintptr_t = usize;
pub type intptr_t = isize;
pub type ptrdiff_t = isize;
pub type clockid_t = i32;
pub type timer_t = i32;
pub type time64_t = i64;
pub type atomic_t = core::sync::atomic::AtomicI32;
pub type atomic64_t = core::sync::atomic::AtomicI64;
// ---------------------------------------


// SPDX-License-Identifier: GPL-2.0-or-later
//
// wm2200.h - WM2200 audio codec interface
//
// Copyright 2012 Wolfson Microelectronics PLC.
// Author: Mark Brown <broonie@opensource.wolfsonmicro.com>
//
pub const WM2200_CLK_SYSCLK: c_int = 1;
pub const WM2200_CLKSRC_MCLK1: c_int = 0;
pub const WM2200_CLKSRC_MCLK2: c_int = 1;
pub const WM2200_CLKSRC_FLL: c_int = 4;
pub const WM2200_CLKSRC_BCLK1: c_int = 8;
pub const WM2200_FLL_SRC_MCLK1: c_int = 0;
pub const WM2200_FLL_SRC_MCLK2: c_int = 1;
pub const WM2200_FLL_SRC_BCLK: c_int = 2;
//
// Register values.
//
pub const WM2200_SOFTWARE_RESET: c_uint = 0x00;
pub const WM2200_DEVICE_REVISION: c_uint = 0x01;
pub const WM2200_TONE_GENERATOR_1: c_uint = 0x0B;
pub const WM2200_CLOCKING_3: c_uint = 0x102;
pub const WM2200_CLOCKING_4: c_uint = 0x103;
pub const WM2200_FLL_CONTROL_1: c_uint = 0x111;
pub const WM2200_FLL_CONTROL_2: c_uint = 0x112;
pub const WM2200_FLL_CONTROL_3: c_uint = 0x113;
pub const WM2200_FLL_CONTROL_4: c_uint = 0x114;
pub const WM2200_FLL_CONTROL_6: c_uint = 0x116;
pub const WM2200_FLL_CONTROL_7: c_uint = 0x117;
pub const WM2200_FLL_EFS_1: c_uint = 0x119;
pub const WM2200_FLL_EFS_2: c_uint = 0x11A;
pub const WM2200_MIC_CHARGE_PUMP_1: c_uint = 0x200;
pub const WM2200_MIC_CHARGE_PUMP_2: c_uint = 0x201;
pub const WM2200_DM_CHARGE_PUMP_1: c_uint = 0x202;
pub const WM2200_MIC_BIAS_CTRL_1: c_uint = 0x20C;
pub const WM2200_MIC_BIAS_CTRL_2: c_uint = 0x20D;
pub const WM2200_EAR_PIECE_CTRL_1: c_uint = 0x20F;
pub const WM2200_EAR_PIECE_CTRL_2: c_uint = 0x210;
pub const WM2200_INPUT_ENABLES: c_uint = 0x301;
pub const WM2200_IN1L_CONTROL: c_uint = 0x302;
pub const WM2200_IN1R_CONTROL: c_uint = 0x303;
pub const WM2200_IN2L_CONTROL: c_uint = 0x304;
pub const WM2200_IN2R_CONTROL: c_uint = 0x305;
pub const WM2200_IN3L_CONTROL: c_uint = 0x306;
pub const WM2200_IN3R_CONTROL: c_uint = 0x307;
pub const WM2200_RXANC_SRC: c_uint = 0x30A;
pub const WM2200_INPUT_VOLUME_RAMP: c_uint = 0x30B;
pub const WM2200_ADC_DIGITAL_VOLUME_1L: c_uint = 0x30C;
pub const WM2200_ADC_DIGITAL_VOLUME_1R: c_uint = 0x30D;
pub const WM2200_ADC_DIGITAL_VOLUME_2L: c_uint = 0x30E;
pub const WM2200_ADC_DIGITAL_VOLUME_2R: c_uint = 0x30F;
pub const WM2200_ADC_DIGITAL_VOLUME_3L: c_uint = 0x310;
pub const WM2200_ADC_DIGITAL_VOLUME_3R: c_uint = 0x311;
pub const WM2200_OUTPUT_ENABLES: c_uint = 0x400;
pub const WM2200_DAC_VOLUME_LIMIT_1L: c_uint = 0x401;
pub const WM2200_DAC_VOLUME_LIMIT_1R: c_uint = 0x402;
pub const WM2200_DAC_VOLUME_LIMIT_2L: c_uint = 0x403;
pub const WM2200_DAC_VOLUME_LIMIT_2R: c_uint = 0x404;
pub const WM2200_DAC_AEC_CONTROL_1: c_uint = 0x409;
pub const WM2200_OUTPUT_VOLUME_RAMP: c_uint = 0x40A;
pub const WM2200_DAC_DIGITAL_VOLUME_1L: c_uint = 0x40B;
pub const WM2200_DAC_DIGITAL_VOLUME_1R: c_uint = 0x40C;
pub const WM2200_DAC_DIGITAL_VOLUME_2L: c_uint = 0x40D;
pub const WM2200_DAC_DIGITAL_VOLUME_2R: c_uint = 0x40E;
pub const WM2200_PDM_1: c_uint = 0x417;
pub const WM2200_PDM_2: c_uint = 0x418;
pub const WM2200_AUDIO_IF_1_1: c_uint = 0x500;
pub const WM2200_AUDIO_IF_1_2: c_uint = 0x501;
pub const WM2200_AUDIO_IF_1_3: c_uint = 0x502;
pub const WM2200_AUDIO_IF_1_4: c_uint = 0x503;
pub const WM2200_AUDIO_IF_1_5: c_uint = 0x504;
pub const WM2200_AUDIO_IF_1_6: c_uint = 0x505;
pub const WM2200_AUDIO_IF_1_7: c_uint = 0x506;
pub const WM2200_AUDIO_IF_1_8: c_uint = 0x507;
pub const WM2200_AUDIO_IF_1_9: c_uint = 0x508;
pub const WM2200_AUDIO_IF_1_10: c_uint = 0x509;
pub const WM2200_AUDIO_IF_1_11: c_uint = 0x50A;
pub const WM2200_AUDIO_IF_1_12: c_uint = 0x50B;
pub const WM2200_AUDIO_IF_1_13: c_uint = 0x50C;
pub const WM2200_AUDIO_IF_1_14: c_uint = 0x50D;
pub const WM2200_AUDIO_IF_1_15: c_uint = 0x50E;
pub const WM2200_AUDIO_IF_1_16: c_uint = 0x50F;
pub const WM2200_AUDIO_IF_1_17: c_uint = 0x510;
pub const WM2200_AUDIO_IF_1_18: c_uint = 0x511;
pub const WM2200_AUDIO_IF_1_19: c_uint = 0x512;
pub const WM2200_AUDIO_IF_1_20: c_uint = 0x513;
pub const WM2200_AUDIO_IF_1_21: c_uint = 0x514;
pub const WM2200_AUDIO_IF_1_22: c_uint = 0x515;
pub const WM2200_OUT1LMIX_INPUT_1_SOURCE: c_uint = 0x600;
pub const WM2200_OUT1LMIX_INPUT_1_VOLUME: c_uint = 0x601;
pub const WM2200_OUT1LMIX_INPUT_2_SOURCE: c_uint = 0x602;
pub const WM2200_OUT1LMIX_INPUT_2_VOLUME: c_uint = 0x603;
pub const WM2200_OUT1LMIX_INPUT_3_SOURCE: c_uint = 0x604;
pub const WM2200_OUT1LMIX_INPUT_3_VOLUME: c_uint = 0x605;
pub const WM2200_OUT1LMIX_INPUT_4_SOURCE: c_uint = 0x606;
pub const WM2200_OUT1LMIX_INPUT_4_VOLUME: c_uint = 0x607;
pub const WM2200_OUT1RMIX_INPUT_1_SOURCE: c_uint = 0x608;
pub const WM2200_OUT1RMIX_INPUT_1_VOLUME: c_uint = 0x609;
pub const WM2200_OUT1RMIX_INPUT_2_SOURCE: c_uint = 0x60A;
pub const WM2200_OUT1RMIX_INPUT_2_VOLUME: c_uint = 0x60B;
pub const WM2200_OUT1RMIX_INPUT_3_SOURCE: c_uint = 0x60C;
pub const WM2200_OUT1RMIX_INPUT_3_VOLUME: c_uint = 0x60D;
pub const WM2200_OUT1RMIX_INPUT_4_SOURCE: c_uint = 0x60E;
pub const WM2200_OUT1RMIX_INPUT_4_VOLUME: c_uint = 0x60F;
pub const WM2200_OUT2LMIX_INPUT_1_SOURCE: c_uint = 0x610;
pub const WM2200_OUT2LMIX_INPUT_1_VOLUME: c_uint = 0x611;
pub const WM2200_OUT2LMIX_INPUT_2_SOURCE: c_uint = 0x612;
pub const WM2200_OUT2LMIX_INPUT_2_VOLUME: c_uint = 0x613;
pub const WM2200_OUT2LMIX_INPUT_3_SOURCE: c_uint = 0x614;
pub const WM2200_OUT2LMIX_INPUT_3_VOLUME: c_uint = 0x615;
pub const WM2200_OUT2LMIX_INPUT_4_SOURCE: c_uint = 0x616;
pub const WM2200_OUT2LMIX_INPUT_4_VOLUME: c_uint = 0x617;
pub const WM2200_OUT2RMIX_INPUT_1_SOURCE: c_uint = 0x618;
pub const WM2200_OUT2RMIX_INPUT_1_VOLUME: c_uint = 0x619;
pub const WM2200_OUT2RMIX_INPUT_2_SOURCE: c_uint = 0x61A;
pub const WM2200_OUT2RMIX_INPUT_2_VOLUME: c_uint = 0x61B;
pub const WM2200_OUT2RMIX_INPUT_3_SOURCE: c_uint = 0x61C;
pub const WM2200_OUT2RMIX_INPUT_3_VOLUME: c_uint = 0x61D;
pub const WM2200_OUT2RMIX_INPUT_4_SOURCE: c_uint = 0x61E;
pub const WM2200_OUT2RMIX_INPUT_4_VOLUME: c_uint = 0x61F;
pub const WM2200_AIF1TX1MIX_INPUT_1_SOURCE: c_uint = 0x620;
pub const WM2200_AIF1TX1MIX_INPUT_1_VOLUME: c_uint = 0x621;
pub const WM2200_AIF1TX1MIX_INPUT_2_SOURCE: c_uint = 0x622;
pub const WM2200_AIF1TX1MIX_INPUT_2_VOLUME: c_uint = 0x623;
pub const WM2200_AIF1TX1MIX_INPUT_3_SOURCE: c_uint = 0x624;
pub const WM2200_AIF1TX1MIX_INPUT_3_VOLUME: c_uint = 0x625;
pub const WM2200_AIF1TX1MIX_INPUT_4_SOURCE: c_uint = 0x626;
pub const WM2200_AIF1TX1MIX_INPUT_4_VOLUME: c_uint = 0x627;
pub const WM2200_AIF1TX2MIX_INPUT_1_SOURCE: c_uint = 0x628;
pub const WM2200_AIF1TX2MIX_INPUT_1_VOLUME: c_uint = 0x629;
pub const WM2200_AIF1TX2MIX_INPUT_2_SOURCE: c_uint = 0x62A;
pub const WM2200_AIF1TX2MIX_INPUT_2_VOLUME: c_uint = 0x62B;
pub const WM2200_AIF1TX2MIX_INPUT_3_SOURCE: c_uint = 0x62C;
pub const WM2200_AIF1TX2MIX_INPUT_3_VOLUME: c_uint = 0x62D;
pub const WM2200_AIF1TX2MIX_INPUT_4_SOURCE: c_uint = 0x62E;
pub const WM2200_AIF1TX2MIX_INPUT_4_VOLUME: c_uint = 0x62F;
pub const WM2200_AIF1TX3MIX_INPUT_1_SOURCE: c_uint = 0x630;
pub const WM2200_AIF1TX3MIX_INPUT_1_VOLUME: c_uint = 0x631;
pub const WM2200_AIF1TX3MIX_INPUT_2_SOURCE: c_uint = 0x632;
pub const WM2200_AIF1TX3MIX_INPUT_2_VOLUME: c_uint = 0x633;
pub const WM2200_AIF1TX3MIX_INPUT_3_SOURCE: c_uint = 0x634;
pub const WM2200_AIF1TX3MIX_INPUT_3_VOLUME: c_uint = 0x635;
pub const WM2200_AIF1TX3MIX_INPUT_4_SOURCE: c_uint = 0x636;
pub const WM2200_AIF1TX3MIX_INPUT_4_VOLUME: c_uint = 0x637;
pub const WM2200_AIF1TX4MIX_INPUT_1_SOURCE: c_uint = 0x638;
pub const WM2200_AIF1TX4MIX_INPUT_1_VOLUME: c_uint = 0x639;
pub const WM2200_AIF1TX4MIX_INPUT_2_SOURCE: c_uint = 0x63A;
pub const WM2200_AIF1TX4MIX_INPUT_2_VOLUME: c_uint = 0x63B;
pub const WM2200_AIF1TX4MIX_INPUT_3_SOURCE: c_uint = 0x63C;
pub const WM2200_AIF1TX4MIX_INPUT_3_VOLUME: c_uint = 0x63D;
pub const WM2200_AIF1TX4MIX_INPUT_4_SOURCE: c_uint = 0x63E;
pub const WM2200_AIF1TX4MIX_INPUT_4_VOLUME: c_uint = 0x63F;
pub const WM2200_AIF1TX5MIX_INPUT_1_SOURCE: c_uint = 0x640;
pub const WM2200_AIF1TX5MIX_INPUT_1_VOLUME: c_uint = 0x641;
pub const WM2200_AIF1TX5MIX_INPUT_2_SOURCE: c_uint = 0x642;
pub const WM2200_AIF1TX5MIX_INPUT_2_VOLUME: c_uint = 0x643;
pub const WM2200_AIF1TX5MIX_INPUT_3_SOURCE: c_uint = 0x644;
pub const WM2200_AIF1TX5MIX_INPUT_3_VOLUME: c_uint = 0x645;
pub const WM2200_AIF1TX5MIX_INPUT_4_SOURCE: c_uint = 0x646;
pub const WM2200_AIF1TX5MIX_INPUT_4_VOLUME: c_uint = 0x647;
pub const WM2200_AIF1TX6MIX_INPUT_1_SOURCE: c_uint = 0x648;
pub const WM2200_AIF1TX6MIX_INPUT_1_VOLUME: c_uint = 0x649;
pub const WM2200_AIF1TX6MIX_INPUT_2_SOURCE: c_uint = 0x64A;
pub const WM2200_AIF1TX6MIX_INPUT_2_VOLUME: c_uint = 0x64B;
pub const WM2200_AIF1TX6MIX_INPUT_3_SOURCE: c_uint = 0x64C;
pub const WM2200_AIF1TX6MIX_INPUT_3_VOLUME: c_uint = 0x64D;
pub const WM2200_AIF1TX6MIX_INPUT_4_SOURCE: c_uint = 0x64E;
pub const WM2200_AIF1TX6MIX_INPUT_4_VOLUME: c_uint = 0x64F;
pub const WM2200_EQLMIX_INPUT_1_SOURCE: c_uint = 0x650;
pub const WM2200_EQLMIX_INPUT_1_VOLUME: c_uint = 0x651;
pub const WM2200_EQLMIX_INPUT_2_SOURCE: c_uint = 0x652;
pub const WM2200_EQLMIX_INPUT_2_VOLUME: c_uint = 0x653;
pub const WM2200_EQLMIX_INPUT_3_SOURCE: c_uint = 0x654;
pub const WM2200_EQLMIX_INPUT_3_VOLUME: c_uint = 0x655;
pub const WM2200_EQLMIX_INPUT_4_SOURCE: c_uint = 0x656;
pub const WM2200_EQLMIX_INPUT_4_VOLUME: c_uint = 0x657;
pub const WM2200_EQRMIX_INPUT_1_SOURCE: c_uint = 0x658;
pub const WM2200_EQRMIX_INPUT_1_VOLUME: c_uint = 0x659;
pub const WM2200_EQRMIX_INPUT_2_SOURCE: c_uint = 0x65A;
pub const WM2200_EQRMIX_INPUT_2_VOLUME: c_uint = 0x65B;
pub const WM2200_EQRMIX_INPUT_3_SOURCE: c_uint = 0x65C;
pub const WM2200_EQRMIX_INPUT_3_VOLUME: c_uint = 0x65D;
pub const WM2200_EQRMIX_INPUT_4_SOURCE: c_uint = 0x65E;
pub const WM2200_EQRMIX_INPUT_4_VOLUME: c_uint = 0x65F;
pub const WM2200_LHPF1MIX_INPUT_1_SOURCE: c_uint = 0x660;
pub const WM2200_LHPF1MIX_INPUT_1_VOLUME: c_uint = 0x661;
pub const WM2200_LHPF1MIX_INPUT_2_SOURCE: c_uint = 0x662;
pub const WM2200_LHPF1MIX_INPUT_2_VOLUME: c_uint = 0x663;
pub const WM2200_LHPF1MIX_INPUT_3_SOURCE: c_uint = 0x664;
pub const WM2200_LHPF1MIX_INPUT_3_VOLUME: c_uint = 0x665;
pub const WM2200_LHPF1MIX_INPUT_4_SOURCE: c_uint = 0x666;
pub const WM2200_LHPF1MIX_INPUT_4_VOLUME: c_uint = 0x667;
pub const WM2200_LHPF2MIX_INPUT_1_SOURCE: c_uint = 0x668;
pub const WM2200_LHPF2MIX_INPUT_1_VOLUME: c_uint = 0x669;
pub const WM2200_LHPF2MIX_INPUT_2_SOURCE: c_uint = 0x66A;
pub const WM2200_LHPF2MIX_INPUT_2_VOLUME: c_uint = 0x66B;
pub const WM2200_LHPF2MIX_INPUT_3_SOURCE: c_uint = 0x66C;
pub const WM2200_LHPF2MIX_INPUT_3_VOLUME: c_uint = 0x66D;
pub const WM2200_LHPF2MIX_INPUT_4_SOURCE: c_uint = 0x66E;
pub const WM2200_LHPF2MIX_INPUT_4_VOLUME: c_uint = 0x66F;
pub const WM2200_DSP1LMIX_INPUT_1_SOURCE: c_uint = 0x670;
pub const WM2200_DSP1LMIX_INPUT_1_VOLUME: c_uint = 0x671;
pub const WM2200_DSP1LMIX_INPUT_2_SOURCE: c_uint = 0x672;
pub const WM2200_DSP1LMIX_INPUT_2_VOLUME: c_uint = 0x673;
pub const WM2200_DSP1LMIX_INPUT_3_SOURCE: c_uint = 0x674;
pub const WM2200_DSP1LMIX_INPUT_3_VOLUME: c_uint = 0x675;
pub const WM2200_DSP1LMIX_INPUT_4_SOURCE: c_uint = 0x676;
pub const WM2200_DSP1LMIX_INPUT_4_VOLUME: c_uint = 0x677;
pub const WM2200_DSP1RMIX_INPUT_1_SOURCE: c_uint = 0x678;
pub const WM2200_DSP1RMIX_INPUT_1_VOLUME: c_uint = 0x679;
pub const WM2200_DSP1RMIX_INPUT_2_SOURCE: c_uint = 0x67A;
pub const WM2200_DSP1RMIX_INPUT_2_VOLUME: c_uint = 0x67B;
pub const WM2200_DSP1RMIX_INPUT_3_SOURCE: c_uint = 0x67C;
pub const WM2200_DSP1RMIX_INPUT_3_VOLUME: c_uint = 0x67D;
pub const WM2200_DSP1RMIX_INPUT_4_SOURCE: c_uint = 0x67E;
pub const WM2200_DSP1RMIX_INPUT_4_VOLUME: c_uint = 0x67F;
pub const WM2200_DSP1AUX1MIX_INPUT_1_SOURCE: c_uint = 0x680;
pub const WM2200_DSP1AUX2MIX_INPUT_1_SOURCE: c_uint = 0x681;
pub const WM2200_DSP1AUX3MIX_INPUT_1_SOURCE: c_uint = 0x682;
pub const WM2200_DSP1AUX4MIX_INPUT_1_SOURCE: c_uint = 0x683;
pub const WM2200_DSP1AUX5MIX_INPUT_1_SOURCE: c_uint = 0x684;
pub const WM2200_DSP1AUX6MIX_INPUT_1_SOURCE: c_uint = 0x685;
pub const WM2200_DSP2LMIX_INPUT_1_SOURCE: c_uint = 0x686;
pub const WM2200_DSP2LMIX_INPUT_1_VOLUME: c_uint = 0x687;
pub const WM2200_DSP2LMIX_INPUT_2_SOURCE: c_uint = 0x688;
pub const WM2200_DSP2LMIX_INPUT_2_VOLUME: c_uint = 0x689;
pub const WM2200_DSP2LMIX_INPUT_3_SOURCE: c_uint = 0x68A;
pub const WM2200_DSP2LMIX_INPUT_3_VOLUME: c_uint = 0x68B;
pub const WM2200_DSP2LMIX_INPUT_4_SOURCE: c_uint = 0x68C;
pub const WM2200_DSP2LMIX_INPUT_4_VOLUME: c_uint = 0x68D;
pub const WM2200_DSP2RMIX_INPUT_1_SOURCE: c_uint = 0x68E;
pub const WM2200_DSP2RMIX_INPUT_1_VOLUME: c_uint = 0x68F;
pub const WM2200_DSP2RMIX_INPUT_2_SOURCE: c_uint = 0x690;
pub const WM2200_DSP2RMIX_INPUT_2_VOLUME: c_uint = 0x691;
pub const WM2200_DSP2RMIX_INPUT_3_SOURCE: c_uint = 0x692;
pub const WM2200_DSP2RMIX_INPUT_3_VOLUME: c_uint = 0x693;
pub const WM2200_DSP2RMIX_INPUT_4_SOURCE: c_uint = 0x694;
pub const WM2200_DSP2RMIX_INPUT_4_VOLUME: c_uint = 0x695;
pub const WM2200_DSP2AUX1MIX_INPUT_1_SOURCE: c_uint = 0x696;
pub const WM2200_DSP2AUX2MIX_INPUT_1_SOURCE: c_uint = 0x697;
pub const WM2200_DSP2AUX3MIX_INPUT_1_SOURCE: c_uint = 0x698;
pub const WM2200_DSP2AUX4MIX_INPUT_1_SOURCE: c_uint = 0x699;
pub const WM2200_DSP2AUX5MIX_INPUT_1_SOURCE: c_uint = 0x69A;
pub const WM2200_DSP2AUX6MIX_INPUT_1_SOURCE: c_uint = 0x69B;
pub const WM2200_GPIO_CTRL_1: c_uint = 0x700;
pub const WM2200_GPIO_CTRL_2: c_uint = 0x701;
pub const WM2200_GPIO_CTRL_3: c_uint = 0x702;
pub const WM2200_GPIO_CTRL_4: c_uint = 0x703;
pub const WM2200_ADPS1_IRQ0: c_uint = 0x707;
pub const WM2200_ADPS1_IRQ1: c_uint = 0x708;
pub const WM2200_MISC_PAD_CTRL_1: c_uint = 0x709;
pub const WM2200_INTERRUPT_STATUS_1: c_uint = 0x800;
pub const WM2200_INTERRUPT_STATUS_1_MASK: c_uint = 0x801;
pub const WM2200_INTERRUPT_STATUS_2: c_uint = 0x802;
pub const WM2200_INTERRUPT_RAW_STATUS_2: c_uint = 0x803;
pub const WM2200_INTERRUPT_STATUS_2_MASK: c_uint = 0x804;
pub const WM2200_INTERRUPT_CONTROL: c_uint = 0x808;
pub const WM2200_EQL_1: c_uint = 0x900;
pub const WM2200_EQL_2: c_uint = 0x901;
pub const WM2200_EQL_3: c_uint = 0x902;
pub const WM2200_EQL_4: c_uint = 0x903;
pub const WM2200_EQL_5: c_uint = 0x904;
pub const WM2200_EQL_6: c_uint = 0x905;
pub const WM2200_EQL_7: c_uint = 0x906;
pub const WM2200_EQL_8: c_uint = 0x907;
pub const WM2200_EQL_9: c_uint = 0x908;
pub const WM2200_EQL_10: c_uint = 0x909;
pub const WM2200_EQL_11: c_uint = 0x90A;
pub const WM2200_EQL_12: c_uint = 0x90B;
pub const WM2200_EQL_13: c_uint = 0x90C;
pub const WM2200_EQL_14: c_uint = 0x90D;
pub const WM2200_EQL_15: c_uint = 0x90E;
pub const WM2200_EQL_16: c_uint = 0x90F;
pub const WM2200_EQL_17: c_uint = 0x910;
pub const WM2200_EQL_18: c_uint = 0x911;
pub const WM2200_EQL_19: c_uint = 0x912;
pub const WM2200_EQL_20: c_uint = 0x913;
pub const WM2200_EQR_1: c_uint = 0x916;
pub const WM2200_EQR_2: c_uint = 0x917;
pub const WM2200_EQR_3: c_uint = 0x918;
pub const WM2200_EQR_4: c_uint = 0x919;
pub const WM2200_EQR_5: c_uint = 0x91A;
pub const WM2200_EQR_6: c_uint = 0x91B;
pub const WM2200_EQR_7: c_uint = 0x91C;
pub const WM2200_EQR_8: c_uint = 0x91D;
pub const WM2200_EQR_9: c_uint = 0x91E;
pub const WM2200_EQR_10: c_uint = 0x91F;
pub const WM2200_EQR_11: c_uint = 0x920;
pub const WM2200_EQR_12: c_uint = 0x921;
pub const WM2200_EQR_13: c_uint = 0x922;
pub const WM2200_EQR_14: c_uint = 0x923;
pub const WM2200_EQR_15: c_uint = 0x924;
pub const WM2200_EQR_16: c_uint = 0x925;
pub const WM2200_EQR_17: c_uint = 0x926;
pub const WM2200_EQR_18: c_uint = 0x927;
pub const WM2200_EQR_19: c_uint = 0x928;
pub const WM2200_EQR_20: c_uint = 0x929;
pub const WM2200_HPLPF1_1: c_uint = 0x93E;
pub const WM2200_HPLPF1_2: c_uint = 0x93F;
pub const WM2200_HPLPF2_1: c_uint = 0x942;
pub const WM2200_HPLPF2_2: c_uint = 0x943;
pub const WM2200_DSP1_CONTROL_1: c_uint = 0xA00;
pub const WM2200_DSP1_CONTROL_2: c_uint = 0xA02;
pub const WM2200_DSP1_CONTROL_3: c_uint = 0xA03;
pub const WM2200_DSP1_CONTROL_4: c_uint = 0xA04;
pub const WM2200_DSP1_CONTROL_5: c_uint = 0xA06;
pub const WM2200_DSP1_CONTROL_6: c_uint = 0xA07;
pub const WM2200_DSP1_CONTROL_7: c_uint = 0xA08;
pub const WM2200_DSP1_CONTROL_8: c_uint = 0xA09;
pub const WM2200_DSP1_CONTROL_9: c_uint = 0xA0A;
pub const WM2200_DSP1_CONTROL_10: c_uint = 0xA0B;
pub const WM2200_DSP1_CONTROL_11: c_uint = 0xA0C;
pub const WM2200_DSP1_CONTROL_12: c_uint = 0xA0D;
pub const WM2200_DSP1_CONTROL_13: c_uint = 0xA0F;
pub const WM2200_DSP1_CONTROL_14: c_uint = 0xA10;
pub const WM2200_DSP1_CONTROL_15: c_uint = 0xA11;
pub const WM2200_DSP1_CONTROL_16: c_uint = 0xA12;
pub const WM2200_DSP1_CONTROL_17: c_uint = 0xA13;
pub const WM2200_DSP1_CONTROL_18: c_uint = 0xA14;
pub const WM2200_DSP1_CONTROL_19: c_uint = 0xA16;
pub const WM2200_DSP1_CONTROL_20: c_uint = 0xA17;
pub const WM2200_DSP1_CONTROL_21: c_uint = 0xA18;
pub const WM2200_DSP1_CONTROL_22: c_uint = 0xA1A;
pub const WM2200_DSP1_CONTROL_23: c_uint = 0xA1B;
pub const WM2200_DSP1_CONTROL_24: c_uint = 0xA1C;
pub const WM2200_DSP1_CONTROL_25: c_uint = 0xA1E;
pub const WM2200_DSP1_CONTROL_26: c_uint = 0xA20;
pub const WM2200_DSP1_CONTROL_27: c_uint = 0xA21;
pub const WM2200_DSP1_CONTROL_28: c_uint = 0xA22;
pub const WM2200_DSP1_CONTROL_29: c_uint = 0xA23;
pub const WM2200_DSP1_CONTROL_30: c_uint = 0xA24;
pub const WM2200_DSP1_CONTROL_31: c_uint = 0xA26;
pub const WM2200_DSP2_CONTROL_1: c_uint = 0xB00;
pub const WM2200_DSP2_CONTROL_2: c_uint = 0xB02;
pub const WM2200_DSP2_CONTROL_3: c_uint = 0xB03;
pub const WM2200_DSP2_CONTROL_4: c_uint = 0xB04;
pub const WM2200_DSP2_CONTROL_5: c_uint = 0xB06;
pub const WM2200_DSP2_CONTROL_6: c_uint = 0xB07;
pub const WM2200_DSP2_CONTROL_7: c_uint = 0xB08;
pub const WM2200_DSP2_CONTROL_8: c_uint = 0xB09;
pub const WM2200_DSP2_CONTROL_9: c_uint = 0xB0A;
pub const WM2200_DSP2_CONTROL_10: c_uint = 0xB0B;
pub const WM2200_DSP2_CONTROL_11: c_uint = 0xB0C;
pub const WM2200_DSP2_CONTROL_12: c_uint = 0xB0D;
pub const WM2200_DSP2_CONTROL_13: c_uint = 0xB0F;
pub const WM2200_DSP2_CONTROL_14: c_uint = 0xB10;
pub const WM2200_DSP2_CONTROL_15: c_uint = 0xB11;
pub const WM2200_DSP2_CONTROL_16: c_uint = 0xB12;
pub const WM2200_DSP2_CONTROL_17: c_uint = 0xB13;
pub const WM2200_DSP2_CONTROL_18: c_uint = 0xB14;
pub const WM2200_DSP2_CONTROL_19: c_uint = 0xB16;
pub const WM2200_DSP2_CONTROL_20: c_uint = 0xB17;
pub const WM2200_DSP2_CONTROL_21: c_uint = 0xB18;
pub const WM2200_DSP2_CONTROL_22: c_uint = 0xB1A;
pub const WM2200_DSP2_CONTROL_23: c_uint = 0xB1B;
pub const WM2200_DSP2_CONTROL_24: c_uint = 0xB1C;
pub const WM2200_DSP2_CONTROL_25: c_uint = 0xB1E;
pub const WM2200_DSP2_CONTROL_26: c_uint = 0xB20;
pub const WM2200_DSP2_CONTROL_27: c_uint = 0xB21;
pub const WM2200_DSP2_CONTROL_28: c_uint = 0xB22;
pub const WM2200_DSP2_CONTROL_29: c_uint = 0xB23;
pub const WM2200_DSP2_CONTROL_30: c_uint = 0xB24;
pub const WM2200_DSP2_CONTROL_31: c_uint = 0xB26;
pub const WM2200_ANC_CTRL1: c_uint = 0xD00;
pub const WM2200_ANC_CTRL2: c_uint = 0xD01;
pub const WM2200_ANC_CTRL3: c_uint = 0xD02;
pub const WM2200_ANC_CTRL7: c_uint = 0xD08;
pub const WM2200_ANC_CTRL8: c_uint = 0xD09;
pub const WM2200_ANC_CTRL9: c_uint = 0xD0A;
pub const WM2200_ANC_CTRL10: c_uint = 0xD0B;
pub const WM2200_ANC_CTRL11: c_uint = 0xD0C;
pub const WM2200_ANC_CTRL12: c_uint = 0xD0D;
pub const WM2200_ANC_CTRL13: c_uint = 0xD0E;
pub const WM2200_ANC_CTRL14: c_uint = 0xD0F;
pub const WM2200_ANC_CTRL15: c_uint = 0xD10;
pub const WM2200_ANC_CTRL16: c_uint = 0xD11;
pub const WM2200_ANC_CTRL17: c_uint = 0xD12;
pub const WM2200_ANC_CTRL18: c_uint = 0xD15;
pub const WM2200_ANC_CTRL19: c_uint = 0xD16;
pub const WM2200_ANC_CTRL20: c_uint = 0xD17;
pub const WM2200_ANC_CTRL21: c_uint = 0xD18;
pub const WM2200_ANC_CTRL22: c_uint = 0xD19;
pub const WM2200_ANC_CTRL23: c_uint = 0xD1A;
pub const WM2200_ANC_CTRL24: c_uint = 0xD1B;
pub const WM2200_ANC_CTRL25: c_uint = 0xD1C;
pub const WM2200_ANC_CTRL26: c_uint = 0xD1D;
pub const WM2200_ANC_CTRL27: c_uint = 0xD1E;
pub const WM2200_ANC_CTRL28: c_uint = 0xD1F;
pub const WM2200_ANC_CTRL29: c_uint = 0xD20;
pub const WM2200_ANC_CTRL30: c_uint = 0xD21;
pub const WM2200_ANC_CTRL31: c_uint = 0xD23;
pub const WM2200_ANC_CTRL32: c_uint = 0xD24;
pub const WM2200_ANC_CTRL33: c_uint = 0xD25;
pub const WM2200_ANC_CTRL34: c_uint = 0xD27;
pub const WM2200_ANC_CTRL35: c_uint = 0xD28;
pub const WM2200_ANC_CTRL36: c_uint = 0xD29;
pub const WM2200_ANC_CTRL37: c_uint = 0xD2A;
pub const WM2200_ANC_CTRL38: c_uint = 0xD2B;
pub const WM2200_ANC_CTRL39: c_uint = 0xD2C;
pub const WM2200_ANC_CTRL40: c_uint = 0xD2D;
pub const WM2200_ANC_CTRL41: c_uint = 0xD2E;
pub const WM2200_ANC_CTRL42: c_uint = 0xD2F;
pub const WM2200_ANC_CTRL43: c_uint = 0xD30;
pub const WM2200_ANC_CTRL44: c_uint = 0xD31;
pub const WM2200_ANC_CTRL45: c_uint = 0xD32;
pub const WM2200_ANC_CTRL46: c_uint = 0xD33;
pub const WM2200_ANC_CTRL47: c_uint = 0xD34;
pub const WM2200_ANC_CTRL48: c_uint = 0xD35;
pub const WM2200_ANC_CTRL49: c_uint = 0xD36;
pub const WM2200_ANC_CTRL50: c_uint = 0xD37;
pub const WM2200_ANC_CTRL51: c_uint = 0xD38;
pub const WM2200_ANC_CTRL52: c_uint = 0xD39;
pub const WM2200_ANC_CTRL53: c_uint = 0xD3A;
pub const WM2200_ANC_CTRL54: c_uint = 0xD3B;
pub const WM2200_ANC_CTRL55: c_uint = 0xD3C;
pub const WM2200_ANC_CTRL56: c_uint = 0xD3D;
pub const WM2200_ANC_CTRL57: c_uint = 0xD3E;
pub const WM2200_ANC_CTRL58: c_uint = 0xD3F;
pub const WM2200_ANC_CTRL59: c_uint = 0xD40;
pub const WM2200_ANC_CTRL60: c_uint = 0xD41;
pub const WM2200_ANC_CTRL61: c_uint = 0xD42;
pub const WM2200_ANC_CTRL62: c_uint = 0xD43;
pub const WM2200_ANC_CTRL63: c_uint = 0xD44;
pub const WM2200_ANC_CTRL64: c_uint = 0xD45;
pub const WM2200_ANC_CTRL65: c_uint = 0xD46;
pub const WM2200_ANC_CTRL66: c_uint = 0xD47;
pub const WM2200_ANC_CTRL67: c_uint = 0xD48;
pub const WM2200_ANC_CTRL68: c_uint = 0xD49;
pub const WM2200_ANC_CTRL69: c_uint = 0xD4A;
pub const WM2200_ANC_CTRL70: c_uint = 0xD4B;
pub const WM2200_ANC_CTRL71: c_uint = 0xD4C;
pub const WM2200_ANC_CTRL72: c_uint = 0xD4D;
pub const WM2200_ANC_CTRL73: c_uint = 0xD4E;
pub const WM2200_ANC_CTRL74: c_uint = 0xD4F;
pub const WM2200_ANC_CTRL75: c_uint = 0xD50;
pub const WM2200_ANC_CTRL76: c_uint = 0xD51;
pub const WM2200_ANC_CTRL77: c_uint = 0xD52;
pub const WM2200_ANC_CTRL78: c_uint = 0xD53;
pub const WM2200_ANC_CTRL79: c_uint = 0xD54;
pub const WM2200_ANC_CTRL80: c_uint = 0xD55;
pub const WM2200_ANC_CTRL81: c_uint = 0xD56;
pub const WM2200_ANC_CTRL82: c_uint = 0xD57;
pub const WM2200_ANC_CTRL83: c_uint = 0xD58;
pub const WM2200_ANC_CTRL84: c_uint = 0xD5B;
pub const WM2200_ANC_CTRL85: c_uint = 0xD5C;
pub const WM2200_ANC_CTRL86: c_uint = 0xD5F;
pub const WM2200_ANC_CTRL87: c_uint = 0xD60;
pub const WM2200_ANC_CTRL88: c_uint = 0xD61;
pub const WM2200_ANC_CTRL89: c_uint = 0xD62;
pub const WM2200_ANC_CTRL90: c_uint = 0xD63;
pub const WM2200_ANC_CTRL91: c_uint = 0xD64;
pub const WM2200_ANC_CTRL92: c_uint = 0xD65;
pub const WM2200_ANC_CTRL93: c_uint = 0xD66;
pub const WM2200_ANC_CTRL94: c_uint = 0xD67;
pub const WM2200_ANC_CTRL95: c_uint = 0xD68;
pub const WM2200_ANC_CTRL96: c_uint = 0xD69;
pub const WM2200_DSP1_DM_0: c_uint = 0x3000;
pub const WM2200_DSP1_DM_1: c_uint = 0x3001;
pub const WM2200_DSP1_DM_2: c_uint = 0x3002;
pub const WM2200_DSP1_DM_3: c_uint = 0x3003;
pub const WM2200_DSP1_DM_2044: c_uint = 0x37FC;
pub const WM2200_DSP1_DM_2045: c_uint = 0x37FD;
pub const WM2200_DSP1_DM_2046: c_uint = 0x37FE;
pub const WM2200_DSP1_DM_2047: c_uint = 0x37FF;
pub const WM2200_DSP1_PM_0: c_uint = 0x3800;
pub const WM2200_DSP1_PM_1: c_uint = 0x3801;
pub const WM2200_DSP1_PM_2: c_uint = 0x3802;
pub const WM2200_DSP1_PM_3: c_uint = 0x3803;
pub const WM2200_DSP1_PM_4: c_uint = 0x3804;
pub const WM2200_DSP1_PM_5: c_uint = 0x3805;
pub const WM2200_DSP1_PM_762: c_uint = 0x3AFA;
pub const WM2200_DSP1_PM_763: c_uint = 0x3AFB;
pub const WM2200_DSP1_PM_764: c_uint = 0x3AFC;
pub const WM2200_DSP1_PM_765: c_uint = 0x3AFD;
pub const WM2200_DSP1_PM_766: c_uint = 0x3AFE;
pub const WM2200_DSP1_PM_767: c_uint = 0x3AFF;
pub const WM2200_DSP1_ZM_0: c_uint = 0x3C00;
pub const WM2200_DSP1_ZM_1: c_uint = 0x3C01;
pub const WM2200_DSP1_ZM_2: c_uint = 0x3C02;
pub const WM2200_DSP1_ZM_3: c_uint = 0x3C03;
pub const WM2200_DSP1_ZM_1020: c_uint = 0x3FFC;
pub const WM2200_DSP1_ZM_1021: c_uint = 0x3FFD;
pub const WM2200_DSP1_ZM_1022: c_uint = 0x3FFE;
pub const WM2200_DSP1_ZM_1023: c_uint = 0x3FFF;
pub const WM2200_DSP2_DM_0: c_uint = 0x4000;
pub const WM2200_DSP2_DM_1: c_uint = 0x4001;
pub const WM2200_DSP2_DM_2: c_uint = 0x4002;
pub const WM2200_DSP2_DM_3: c_uint = 0x4003;
pub const WM2200_DSP2_DM_2044: c_uint = 0x47FC;
pub const WM2200_DSP2_DM_2045: c_uint = 0x47FD;
pub const WM2200_DSP2_DM_2046: c_uint = 0x47FE;
pub const WM2200_DSP2_DM_2047: c_uint = 0x47FF;
pub const WM2200_DSP2_PM_0: c_uint = 0x4800;
pub const WM2200_DSP2_PM_1: c_uint = 0x4801;
pub const WM2200_DSP2_PM_2: c_uint = 0x4802;
pub const WM2200_DSP2_PM_3: c_uint = 0x4803;
pub const WM2200_DSP2_PM_4: c_uint = 0x4804;
pub const WM2200_DSP2_PM_5: c_uint = 0x4805;
pub const WM2200_DSP2_PM_762: c_uint = 0x4AFA;
pub const WM2200_DSP2_PM_763: c_uint = 0x4AFB;
pub const WM2200_DSP2_PM_764: c_uint = 0x4AFC;
pub const WM2200_DSP2_PM_765: c_uint = 0x4AFD;
pub const WM2200_DSP2_PM_766: c_uint = 0x4AFE;
pub const WM2200_DSP2_PM_767: c_uint = 0x4AFF;
pub const WM2200_DSP2_ZM_0: c_uint = 0x4C00;
pub const WM2200_DSP2_ZM_1: c_uint = 0x4C01;
pub const WM2200_DSP2_ZM_2: c_uint = 0x4C02;
pub const WM2200_DSP2_ZM_3: c_uint = 0x4C03;
pub const WM2200_DSP2_ZM_1020: c_uint = 0x4FFC;
pub const WM2200_DSP2_ZM_1021: c_uint = 0x4FFD;
pub const WM2200_DSP2_ZM_1022: c_uint = 0x4FFE;
pub const WM2200_DSP2_ZM_1023: c_uint = 0x4FFF;
pub const WM2200_REGISTER_COUNT: c_int = 494;
pub const WM2200_MAX_REGISTER: c_uint = 0x4FFF;
//
// Field Definitions.
//
// R0 (0x00) - software reset
//
pub const WM2200_SW_RESET_CHIP_ID1_MASK: c_uint = 0xFFFF  /* SW_RESET_CHIP_ID1 - [15:0] */;

//
// R1 (0x01) - Device Revision
//
pub const WM2200_DEVICE_REVISION_MASK: c_uint = 0x000F  /* DEVICE_REVISION - [3:0] */;

//
// R11 (0x0B) - Tone Generator 1
//
pub const WM2200_TONE_ENA: c_uint = 0x0001  /* TONE_ENA */;
pub const WM2200_TONE_ENA_MASK: c_uint = 0x0001  /* TONE_ENA */;

//
// R258 (0x102) - Clocking 3
//
pub const WM2200_SYSCLK_FREQ_MASK: c_uint = 0x0700  /* SYSCLK_FREQ - [10:8] */;

pub const WM2200_SYSCLK_ENA: c_uint = 0x0040  /* SYSCLK_ENA */;
pub const WM2200_SYSCLK_ENA_MASK: c_uint = 0x0040  /* SYSCLK_ENA */;

pub const WM2200_SYSCLK_SRC_MASK: c_uint = 0x000F  /* SYSCLK_SRC - [3:0] */;

//
// R259 (0x103) - Clocking 4
//
pub const WM2200_SAMPLE_RATE_1_MASK: c_uint = 0x001F  /* SAMPLE_RATE_1 - [4:0] */;

//
// R273 (0x111) - FLL Control 1
//
pub const WM2200_FLL_ENA: c_uint = 0x0001  /* FLL_ENA */;
pub const WM2200_FLL_ENA_MASK: c_uint = 0x0001  /* FLL_ENA */;

//
// R274 (0x112) - FLL Control 2
//
pub const WM2200_FLL_OUTDIV_MASK: c_uint = 0x3F00  /* FLL_OUTDIV - [13:8] */;

pub const WM2200_FLL_FRATIO_MASK: c_uint = 0x0007  /* FLL_FRATIO - [2:0] */;

//
// R275 (0x113) - FLL Control 3
//
pub const WM2200_FLL_FRACN_ENA: c_uint = 0x0001  /* FLL_FRACN_ENA */;
pub const WM2200_FLL_FRACN_ENA_MASK: c_uint = 0x0001  /* FLL_FRACN_ENA */;

//
// R276 (0x114) - FLL Control 4
//
pub const WM2200_FLL_THETA_MASK: c_uint = 0xFFFF  /* FLL_THETA - [15:0] */;

//
// R278 (0x116) - FLL Control 6
//
pub const WM2200_FLL_N_MASK: c_uint = 0x03FF  /* FLL_N - [9:0] */;

//
// R279 (0x117) - FLL Control 7
//
pub const WM2200_FLL_CLK_REF_DIV_MASK: c_uint = 0x0030  /* FLL_CLK_REF_DIV - [5:4] */;

pub const WM2200_FLL_CLK_REF_SRC_MASK: c_uint = 0x0003  /* FLL_CLK_REF_SRC - [1:0] */;

//
// R281 (0x119) - FLL EFS 1
//
pub const WM2200_FLL_LAMBDA_MASK: c_uint = 0xFFFF  /* FLL_LAMBDA - [15:0] */;

//
// R282 (0x11A) - FLL EFS 2
//
pub const WM2200_FLL_EFS_ENA: c_uint = 0x0001  /* FLL_EFS_ENA */;
pub const WM2200_FLL_EFS_ENA_MASK: c_uint = 0x0001  /* FLL_EFS_ENA */;

//
// R512 (0x200) - Mic Charge Pump 1
//
pub const WM2200_CPMIC_BYPASS_MODE: c_uint = 0x0020  /* CPMIC_BYPASS_MODE */;
pub const WM2200_CPMIC_BYPASS_MODE_MASK: c_uint = 0x0020  /* CPMIC_BYPASS_MODE */;

pub const WM2200_CPMIC_ENA: c_uint = 0x0001  /* CPMIC_ENA */;
pub const WM2200_CPMIC_ENA_MASK: c_uint = 0x0001  /* CPMIC_ENA */;

//
// R513 (0x201) - Mic Charge Pump 2
//
pub const WM2200_CPMIC_LDO_VSEL_OVERRIDE_MASK: c_uint = 0xF800  /* CPMIC_LDO_VSEL_OVERRIDE - [15:11] */;

//
// R514 (0x202) - DM Charge Pump 1
//
pub const WM2200_CPDM_ENA: c_uint = 0x0001  /* CPDM_ENA */;
pub const WM2200_CPDM_ENA_MASK: c_uint = 0x0001  /* CPDM_ENA */;

//
// R524 (0x20C) - Mic Bias Ctrl 1
//
pub const WM2200_MICB1_DISCH: c_uint = 0x0040  /* MICB1_DISCH */;
pub const WM2200_MICB1_DISCH_MASK: c_uint = 0x0040  /* MICB1_DISCH */;

pub const WM2200_MICB1_RATE: c_uint = 0x0020  /* MICB1_RATE */;
pub const WM2200_MICB1_RATE_MASK: c_uint = 0x0020  /* MICB1_RATE */;

pub const WM2200_MICB1_LVL_MASK: c_uint = 0x001C  /* MICB1_LVL - [4:2] */;

pub const WM2200_MICB1_MODE: c_uint = 0x0002  /* MICB1_MODE */;
pub const WM2200_MICB1_MODE_MASK: c_uint = 0x0002  /* MICB1_MODE */;

pub const WM2200_MICB1_ENA: c_uint = 0x0001  /* MICB1_ENA */;
pub const WM2200_MICB1_ENA_MASK: c_uint = 0x0001  /* MICB1_ENA */;

//
// R525 (0x20D) - Mic Bias Ctrl 2
//
pub const WM2200_MICB2_DISCH: c_uint = 0x0040  /* MICB2_DISCH */;
pub const WM2200_MICB2_DISCH_MASK: c_uint = 0x0040  /* MICB2_DISCH */;

pub const WM2200_MICB2_RATE: c_uint = 0x0020  /* MICB2_RATE */;
pub const WM2200_MICB2_RATE_MASK: c_uint = 0x0020  /* MICB2_RATE */;

pub const WM2200_MICB2_LVL_MASK: c_uint = 0x001C  /* MICB2_LVL - [4:2] */;

pub const WM2200_MICB2_MODE: c_uint = 0x0002  /* MICB2_MODE */;
pub const WM2200_MICB2_MODE_MASK: c_uint = 0x0002  /* MICB2_MODE */;

pub const WM2200_MICB2_ENA: c_uint = 0x0001  /* MICB2_ENA */;
pub const WM2200_MICB2_ENA_MASK: c_uint = 0x0001  /* MICB2_ENA */;

//
// R527 (0x20F) - Ear Piece Ctrl 1
//
pub const WM2200_EPD_LP_ENA: c_uint = 0x4000  /* EPD_LP_ENA */;
pub const WM2200_EPD_LP_ENA_MASK: c_uint = 0x4000  /* EPD_LP_ENA */;

pub const WM2200_EPD_OUTP_LP_ENA: c_uint = 0x2000  /* EPD_OUTP_LP_ENA */;
pub const WM2200_EPD_OUTP_LP_ENA_MASK: c_uint = 0x2000  /* EPD_OUTP_LP_ENA */;

pub const WM2200_EPD_RMV_SHRT_LP: c_uint = 0x1000  /* EPD_RMV_SHRT_LP */;
pub const WM2200_EPD_RMV_SHRT_LP_MASK: c_uint = 0x1000  /* EPD_RMV_SHRT_LP */;

pub const WM2200_EPD_LN_ENA: c_uint = 0x0800  /* EPD_LN_ENA */;
pub const WM2200_EPD_LN_ENA_MASK: c_uint = 0x0800  /* EPD_LN_ENA */;

pub const WM2200_EPD_OUTP_LN_ENA: c_uint = 0x0400  /* EPD_OUTP_LN_ENA */;
pub const WM2200_EPD_OUTP_LN_ENA_MASK: c_uint = 0x0400  /* EPD_OUTP_LN_ENA */;

pub const WM2200_EPD_RMV_SHRT_LN: c_uint = 0x0200  /* EPD_RMV_SHRT_LN */;
pub const WM2200_EPD_RMV_SHRT_LN_MASK: c_uint = 0x0200  /* EPD_RMV_SHRT_LN */;

//
// R528 (0x210) - Ear Piece Ctrl 2
//
pub const WM2200_EPD_RP_ENA: c_uint = 0x4000  /* EPD_RP_ENA */;
pub const WM2200_EPD_RP_ENA_MASK: c_uint = 0x4000  /* EPD_RP_ENA */;

pub const WM2200_EPD_OUTP_RP_ENA: c_uint = 0x2000  /* EPD_OUTP_RP_ENA */;
pub const WM2200_EPD_OUTP_RP_ENA_MASK: c_uint = 0x2000  /* EPD_OUTP_RP_ENA */;

pub const WM2200_EPD_RMV_SHRT_RP: c_uint = 0x1000  /* EPD_RMV_SHRT_RP */;
pub const WM2200_EPD_RMV_SHRT_RP_MASK: c_uint = 0x1000  /* EPD_RMV_SHRT_RP */;

pub const WM2200_EPD_RN_ENA: c_uint = 0x0800  /* EPD_RN_ENA */;
pub const WM2200_EPD_RN_ENA_MASK: c_uint = 0x0800  /* EPD_RN_ENA */;

pub const WM2200_EPD_OUTP_RN_ENA: c_uint = 0x0400  /* EPD_OUTP_RN_ENA */;
pub const WM2200_EPD_OUTP_RN_ENA_MASK: c_uint = 0x0400  /* EPD_OUTP_RN_ENA */;

pub const WM2200_EPD_RMV_SHRT_RN: c_uint = 0x0200  /* EPD_RMV_SHRT_RN */;
pub const WM2200_EPD_RMV_SHRT_RN_MASK: c_uint = 0x0200  /* EPD_RMV_SHRT_RN */;

//
// R769 (0x301) - Input Enables
//
pub const WM2200_IN3L_ENA: c_uint = 0x0020  /* IN3L_ENA */;
pub const WM2200_IN3L_ENA_MASK: c_uint = 0x0020  /* IN3L_ENA */;

pub const WM2200_IN3R_ENA: c_uint = 0x0010  /* IN3R_ENA */;
pub const WM2200_IN3R_ENA_MASK: c_uint = 0x0010  /* IN3R_ENA */;

pub const WM2200_IN2L_ENA: c_uint = 0x0008  /* IN2L_ENA */;
pub const WM2200_IN2L_ENA_MASK: c_uint = 0x0008  /* IN2L_ENA */;

pub const WM2200_IN2R_ENA: c_uint = 0x0004  /* IN2R_ENA */;
pub const WM2200_IN2R_ENA_MASK: c_uint = 0x0004  /* IN2R_ENA */;

pub const WM2200_IN1L_ENA: c_uint = 0x0002  /* IN1L_ENA */;
pub const WM2200_IN1L_ENA_MASK: c_uint = 0x0002  /* IN1L_ENA */;

pub const WM2200_IN1R_ENA: c_uint = 0x0001  /* IN1R_ENA */;
pub const WM2200_IN1R_ENA_MASK: c_uint = 0x0001  /* IN1R_ENA */;

//
// R770 (0x302) - IN1L Control
//
pub const WM2200_IN1_OSR: c_uint = 0x2000  /* IN1_OSR */;
pub const WM2200_IN1_OSR_MASK: c_uint = 0x2000  /* IN1_OSR */;

pub const WM2200_IN1_DMIC_SUP_MASK: c_uint = 0x1800  /* IN1_DMIC_SUP - [12:11] */;

pub const WM2200_IN1_MODE_MASK: c_uint = 0x0600  /* IN1_MODE - [10:9] */;

pub const WM2200_IN1L_PGA_VOL_MASK: c_uint = 0x00FE  /* IN1L_PGA_VOL - [7:1] */;

//
// R771 (0x303) - IN1R Control
//
pub const WM2200_IN1R_PGA_VOL_MASK: c_uint = 0x00FE  /* IN1R_PGA_VOL - [7:1] */;

//
// R772 (0x304) - IN2L Control
//
pub const WM2200_IN2_OSR: c_uint = 0x2000  /* IN2_OSR */;
pub const WM2200_IN2_OSR_MASK: c_uint = 0x2000  /* IN2_OSR */;

pub const WM2200_IN2_DMIC_SUP_MASK: c_uint = 0x1800  /* IN2_DMIC_SUP - [12:11] */;

pub const WM2200_IN2_MODE_MASK: c_uint = 0x0600  /* IN2_MODE - [10:9] */;

pub const WM2200_IN2L_PGA_VOL_MASK: c_uint = 0x00FE  /* IN2L_PGA_VOL - [7:1] */;

//
// R773 (0x305) - IN2R Control
//
pub const WM2200_IN2R_PGA_VOL_MASK: c_uint = 0x00FE  /* IN2R_PGA_VOL - [7:1] */;

//
// R774 (0x306) - IN3L Control
//
pub const WM2200_IN3_OSR: c_uint = 0x2000  /* IN3_OSR */;
pub const WM2200_IN3_OSR_MASK: c_uint = 0x2000  /* IN3_OSR */;

pub const WM2200_IN3_DMIC_SUP_MASK: c_uint = 0x1800  /* IN3_DMIC_SUP - [12:11] */;

pub const WM2200_IN3_MODE_MASK: c_uint = 0x0600  /* IN3_MODE - [10:9] */;

pub const WM2200_IN3L_PGA_VOL_MASK: c_uint = 0x00FE  /* IN3L_PGA_VOL - [7:1] */;

//
// R775 (0x307) - IN3R Control
//
pub const WM2200_IN3R_PGA_VOL_MASK: c_uint = 0x00FE  /* IN3R_PGA_VOL - [7:1] */;

//
// R778 (0x30A) - RXANC_SRC
//
pub const WM2200_IN_RXANC_SEL_MASK: c_uint = 0x0007  /* IN_RXANC_SEL - [2:0] */;

//
// R779 (0x30B) - Input Volume Ramp
//
pub const WM2200_IN_VD_RAMP_MASK: c_uint = 0x0070  /* IN_VD_RAMP - [6:4] */;

pub const WM2200_IN_VI_RAMP_MASK: c_uint = 0x0007  /* IN_VI_RAMP - [2:0] */;

//
// R780 (0x30C) - ADC Digital Volume 1L
//
pub const WM2200_IN_VU: c_uint = 0x0200  /* IN_VU */;
pub const WM2200_IN_VU_MASK: c_uint = 0x0200  /* IN_VU */;

pub const WM2200_IN1L_MUTE: c_uint = 0x0100  /* IN1L_MUTE */;
pub const WM2200_IN1L_MUTE_MASK: c_uint = 0x0100  /* IN1L_MUTE */;

pub const WM2200_IN1L_DIG_VOL_MASK: c_uint = 0x00FF  /* IN1L_DIG_VOL - [7:0] */;

//
// R781 (0x30D) - ADC Digital Volume 1R
//
pub const WM2200_IN_VU: c_uint = 0x0200  /* IN_VU */;
pub const WM2200_IN_VU_MASK: c_uint = 0x0200  /* IN_VU */;

pub const WM2200_IN1R_MUTE: c_uint = 0x0100  /* IN1R_MUTE */;
pub const WM2200_IN1R_MUTE_MASK: c_uint = 0x0100  /* IN1R_MUTE */;

pub const WM2200_IN1R_DIG_VOL_MASK: c_uint = 0x00FF  /* IN1R_DIG_VOL - [7:0] */;

//
// R782 (0x30E) - ADC Digital Volume 2L
//
pub const WM2200_IN_VU: c_uint = 0x0200  /* IN_VU */;
pub const WM2200_IN_VU_MASK: c_uint = 0x0200  /* IN_VU */;

pub const WM2200_IN2L_MUTE: c_uint = 0x0100  /* IN2L_MUTE */;
pub const WM2200_IN2L_MUTE_MASK: c_uint = 0x0100  /* IN2L_MUTE */;

pub const WM2200_IN2L_DIG_VOL_MASK: c_uint = 0x00FF  /* IN2L_DIG_VOL - [7:0] */;

//
// R783 (0x30F) - ADC Digital Volume 2R
//
pub const WM2200_IN_VU: c_uint = 0x0200  /* IN_VU */;
pub const WM2200_IN_VU_MASK: c_uint = 0x0200  /* IN_VU */;

pub const WM2200_IN2R_MUTE: c_uint = 0x0100  /* IN2R_MUTE */;
pub const WM2200_IN2R_MUTE_MASK: c_uint = 0x0100  /* IN2R_MUTE */;

pub const WM2200_IN2R_DIG_VOL_MASK: c_uint = 0x00FF  /* IN2R_DIG_VOL - [7:0] */;

//
// R784 (0x310) - ADC Digital Volume 3L
//
pub const WM2200_IN_VU: c_uint = 0x0200  /* IN_VU */;
pub const WM2200_IN_VU_MASK: c_uint = 0x0200  /* IN_VU */;

pub const WM2200_IN3L_MUTE: c_uint = 0x0100  /* IN3L_MUTE */;
pub const WM2200_IN3L_MUTE_MASK: c_uint = 0x0100  /* IN3L_MUTE */;

pub const WM2200_IN3L_DIG_VOL_MASK: c_uint = 0x00FF  /* IN3L_DIG_VOL - [7:0] */;

//
// R785 (0x311) - ADC Digital Volume 3R
//
pub const WM2200_IN_VU: c_uint = 0x0200  /* IN_VU */;
pub const WM2200_IN_VU_MASK: c_uint = 0x0200  /* IN_VU */;

pub const WM2200_IN3R_MUTE: c_uint = 0x0100  /* IN3R_MUTE */;
pub const WM2200_IN3R_MUTE_MASK: c_uint = 0x0100  /* IN3R_MUTE */;

pub const WM2200_IN3R_DIG_VOL_MASK: c_uint = 0x00FF  /* IN3R_DIG_VOL - [7:0] */;

//
// R1024 (0x400) - Output Enables
//
pub const WM2200_OUT2L_ENA: c_uint = 0x0008  /* OUT2L_ENA */;
pub const WM2200_OUT2L_ENA_MASK: c_uint = 0x0008  /* OUT2L_ENA */;

pub const WM2200_OUT2R_ENA: c_uint = 0x0004  /* OUT2R_ENA */;
pub const WM2200_OUT2R_ENA_MASK: c_uint = 0x0004  /* OUT2R_ENA */;

pub const WM2200_OUT1L_ENA: c_uint = 0x0002  /* OUT1L_ENA */;
pub const WM2200_OUT1L_ENA_MASK: c_uint = 0x0002  /* OUT1L_ENA */;

pub const WM2200_OUT1R_ENA: c_uint = 0x0001  /* OUT1R_ENA */;
pub const WM2200_OUT1R_ENA_MASK: c_uint = 0x0001  /* OUT1R_ENA */;

//
// R1025 (0x401) - DAC Volume Limit 1L
//
pub const WM2200_OUT1_OSR: c_uint = 0x2000  /* OUT1_OSR */;
pub const WM2200_OUT1_OSR_MASK: c_uint = 0x2000  /* OUT1_OSR */;

pub const WM2200_OUT1L_ANC_SRC: c_uint = 0x0800  /* OUT1L_ANC_SRC */;
pub const WM2200_OUT1L_ANC_SRC_MASK: c_uint = 0x0800  /* OUT1L_ANC_SRC */;

pub const WM2200_OUT1L_PGA_VOL_MASK: c_uint = 0x00FE  /* OUT1L_PGA_VOL - [7:1] */;

//
// R1026 (0x402) - DAC Volume Limit 1R
//
pub const WM2200_OUT1R_ANC_SRC: c_uint = 0x0800  /* OUT1R_ANC_SRC */;
pub const WM2200_OUT1R_ANC_SRC_MASK: c_uint = 0x0800  /* OUT1R_ANC_SRC */;

pub const WM2200_OUT1R_PGA_VOL_MASK: c_uint = 0x00FE  /* OUT1R_PGA_VOL - [7:1] */;

//
// R1027 (0x403) - DAC Volume Limit 2L
//
pub const WM2200_OUT2_OSR: c_uint = 0x2000  /* OUT2_OSR */;
pub const WM2200_OUT2_OSR_MASK: c_uint = 0x2000  /* OUT2_OSR */;

pub const WM2200_OUT2L_ANC_SRC: c_uint = 0x0800  /* OUT2L_ANC_SRC */;
pub const WM2200_OUT2L_ANC_SRC_MASK: c_uint = 0x0800  /* OUT2L_ANC_SRC */;

//
// R1028 (0x404) - DAC Volume Limit 2R
//
pub const WM2200_OUT2R_ANC_SRC: c_uint = 0x0800  /* OUT2R_ANC_SRC */;
pub const WM2200_OUT2R_ANC_SRC_MASK: c_uint = 0x0800  /* OUT2R_ANC_SRC */;

//
// R1033 (0x409) - DAC AEC Control 1
//
pub const WM2200_AEC_LOOPBACK_ENA: c_uint = 0x0004  /* AEC_LOOPBACK_ENA */;
pub const WM2200_AEC_LOOPBACK_ENA_MASK: c_uint = 0x0004  /* AEC_LOOPBACK_ENA */;

pub const WM2200_AEC_LOOPBACK_SRC_MASK: c_uint = 0x0003  /* AEC_LOOPBACK_SRC - [1:0] */;

//
// R1034 (0x40A) - Output Volume Ramp
//
pub const WM2200_OUT_VD_RAMP_MASK: c_uint = 0x0070  /* OUT_VD_RAMP - [6:4] */;

pub const WM2200_OUT_VI_RAMP_MASK: c_uint = 0x0007  /* OUT_VI_RAMP - [2:0] */;

//
// R1035 (0x40B) - DAC Digital Volume 1L
//
pub const WM2200_OUT_VU: c_uint = 0x0200  /* OUT_VU */;
pub const WM2200_OUT_VU_MASK: c_uint = 0x0200  /* OUT_VU */;

pub const WM2200_OUT1L_MUTE: c_uint = 0x0100  /* OUT1L_MUTE */;
pub const WM2200_OUT1L_MUTE_MASK: c_uint = 0x0100  /* OUT1L_MUTE */;

pub const WM2200_OUT1L_VOL_MASK: c_uint = 0x00FF  /* OUT1L_VOL - [7:0] */;

//
// R1036 (0x40C) - DAC Digital Volume 1R
//
pub const WM2200_OUT_VU: c_uint = 0x0200  /* OUT_VU */;
pub const WM2200_OUT_VU_MASK: c_uint = 0x0200  /* OUT_VU */;

pub const WM2200_OUT1R_MUTE: c_uint = 0x0100  /* OUT1R_MUTE */;
pub const WM2200_OUT1R_MUTE_MASK: c_uint = 0x0100  /* OUT1R_MUTE */;

pub const WM2200_OUT1R_VOL_MASK: c_uint = 0x00FF  /* OUT1R_VOL - [7:0] */;

//
// R1037 (0x40D) - DAC Digital Volume 2L
//
pub const WM2200_OUT_VU: c_uint = 0x0200  /* OUT_VU */;
pub const WM2200_OUT_VU_MASK: c_uint = 0x0200  /* OUT_VU */;

pub const WM2200_OUT2L_MUTE: c_uint = 0x0100  /* OUT2L_MUTE */;
pub const WM2200_OUT2L_MUTE_MASK: c_uint = 0x0100  /* OUT2L_MUTE */;

pub const WM2200_OUT2L_VOL_MASK: c_uint = 0x00FF  /* OUT2L_VOL - [7:0] */;

//
// R1038 (0x40E) - DAC Digital Volume 2R
//
pub const WM2200_OUT_VU: c_uint = 0x0200  /* OUT_VU */;
pub const WM2200_OUT_VU_MASK: c_uint = 0x0200  /* OUT_VU */;

pub const WM2200_OUT2R_MUTE: c_uint = 0x0100  /* OUT2R_MUTE */;
pub const WM2200_OUT2R_MUTE_MASK: c_uint = 0x0100  /* OUT2R_MUTE */;

pub const WM2200_OUT2R_VOL_MASK: c_uint = 0x00FF  /* OUT2R_VOL - [7:0] */;

//
// R1047 (0x417) - PDM 1
//
pub const WM2200_SPK1R_MUTE: c_uint = 0x2000  /* SPK1R_MUTE */;
pub const WM2200_SPK1R_MUTE_MASK: c_uint = 0x2000  /* SPK1R_MUTE */;

pub const WM2200_SPK1L_MUTE: c_uint = 0x1000  /* SPK1L_MUTE */;
pub const WM2200_SPK1L_MUTE_MASK: c_uint = 0x1000  /* SPK1L_MUTE */;

pub const WM2200_SPK1_MUTE_ENDIAN: c_uint = 0x0100  /* SPK1_MUTE_ENDIAN */;
pub const WM2200_SPK1_MUTE_ENDIAN_MASK: c_uint = 0x0100  /* SPK1_MUTE_ENDIAN */;

pub const WM2200_SPK1_MUTE_SEQL_MASK: c_uint = 0x00FF  /* SPK1_MUTE_SEQL - [7:0] */;

//
// R1048 (0x418) - PDM 2
//
pub const WM2200_SPK1_FMT: c_uint = 0x0001  /* SPK1_FMT */;
pub const WM2200_SPK1_FMT_MASK: c_uint = 0x0001  /* SPK1_FMT */;

//
// R1280 (0x500) - Audio IF 1_1
//
pub const WM2200_AIF1_BCLK_INV: c_uint = 0x0040  /* AIF1_BCLK_INV */;
pub const WM2200_AIF1_BCLK_INV_MASK: c_uint = 0x0040  /* AIF1_BCLK_INV */;

pub const WM2200_AIF1_BCLK_FRC: c_uint = 0x0020  /* AIF1_BCLK_FRC */;
pub const WM2200_AIF1_BCLK_FRC_MASK: c_uint = 0x0020  /* AIF1_BCLK_FRC */;

pub const WM2200_AIF1_BCLK_MSTR: c_uint = 0x0010  /* AIF1_BCLK_MSTR */;
pub const WM2200_AIF1_BCLK_MSTR_MASK: c_uint = 0x0010  /* AIF1_BCLK_MSTR */;

pub const WM2200_AIF1_BCLK_DIV_MASK: c_uint = 0x000F  /* AIF1_BCLK_DIV - [3:0] */;

//
// R1281 (0x501) - Audio IF 1_2
//
pub const WM2200_AIF1TX_DAT_TRI: c_uint = 0x0020  /* AIF1TX_DAT_TRI */;
pub const WM2200_AIF1TX_DAT_TRI_MASK: c_uint = 0x0020  /* AIF1TX_DAT_TRI */;

pub const WM2200_AIF1TX_LRCLK_SRC: c_uint = 0x0008  /* AIF1TX_LRCLK_SRC */;
pub const WM2200_AIF1TX_LRCLK_SRC_MASK: c_uint = 0x0008  /* AIF1TX_LRCLK_SRC */;

pub const WM2200_AIF1TX_LRCLK_INV: c_uint = 0x0004  /* AIF1TX_LRCLK_INV */;
pub const WM2200_AIF1TX_LRCLK_INV_MASK: c_uint = 0x0004  /* AIF1TX_LRCLK_INV */;

pub const WM2200_AIF1TX_LRCLK_FRC: c_uint = 0x0002  /* AIF1TX_LRCLK_FRC */;
pub const WM2200_AIF1TX_LRCLK_FRC_MASK: c_uint = 0x0002  /* AIF1TX_LRCLK_FRC */;

pub const WM2200_AIF1TX_LRCLK_MSTR: c_uint = 0x0001  /* AIF1TX_LRCLK_MSTR */;
pub const WM2200_AIF1TX_LRCLK_MSTR_MASK: c_uint = 0x0001  /* AIF1TX_LRCLK_MSTR */;

//
// R1282 (0x502) - Audio IF 1_3
//
pub const WM2200_AIF1RX_LRCLK_INV: c_uint = 0x0004  /* AIF1RX_LRCLK_INV */;
pub const WM2200_AIF1RX_LRCLK_INV_MASK: c_uint = 0x0004  /* AIF1RX_LRCLK_INV */;

pub const WM2200_AIF1RX_LRCLK_FRC: c_uint = 0x0002  /* AIF1RX_LRCLK_FRC */;
pub const WM2200_AIF1RX_LRCLK_FRC_MASK: c_uint = 0x0002  /* AIF1RX_LRCLK_FRC */;

pub const WM2200_AIF1RX_LRCLK_MSTR: c_uint = 0x0001  /* AIF1RX_LRCLK_MSTR */;
pub const WM2200_AIF1RX_LRCLK_MSTR_MASK: c_uint = 0x0001  /* AIF1RX_LRCLK_MSTR */;

//
// R1283 (0x503) - Audio IF 1_4
//
pub const WM2200_AIF1_TRI: c_uint = 0x0040  /* AIF1_TRI */;
pub const WM2200_AIF1_TRI_MASK: c_uint = 0x0040  /* AIF1_TRI */;

//
// R1284 (0x504) - Audio IF 1_5
//
pub const WM2200_AIF1_FMT_MASK: c_uint = 0x0007  /* AIF1_FMT - [2:0] */;

//
// R1285 (0x505) - Audio IF 1_6
//
pub const WM2200_AIF1TX_BCPF_MASK: c_uint = 0x07FF  /* AIF1TX_BCPF - [10:0] */;

//
// R1286 (0x506) - Audio IF 1_7
//
pub const WM2200_AIF1RX_BCPF_MASK: c_uint = 0x07FF  /* AIF1RX_BCPF - [10:0] */;

//
// R1287 (0x507) - Audio IF 1_8
//
pub const WM2200_AIF1TX_WL_MASK: c_uint = 0x3F00  /* AIF1TX_WL - [13:8] */;

pub const WM2200_AIF1TX_SLOT_LEN_MASK: c_uint = 0x00FF  /* AIF1TX_SLOT_LEN - [7:0] */;

//
// R1288 (0x508) - Audio IF 1_9
//
pub const WM2200_AIF1RX_WL_MASK: c_uint = 0x3F00  /* AIF1RX_WL - [13:8] */;

pub const WM2200_AIF1RX_SLOT_LEN_MASK: c_uint = 0x00FF  /* AIF1RX_SLOT_LEN - [7:0] */;

//
// R1289 (0x509) - Audio IF 1_10
//
pub const WM2200_AIF1TX1_SLOT_MASK: c_uint = 0x003F  /* AIF1TX1_SLOT - [5:0] */;

//
// R1290 (0x50A) - Audio IF 1_11
//
pub const WM2200_AIF1TX2_SLOT_MASK: c_uint = 0x003F  /* AIF1TX2_SLOT - [5:0] */;

//
// R1291 (0x50B) - Audio IF 1_12
//
pub const WM2200_AIF1TX3_SLOT_MASK: c_uint = 0x003F  /* AIF1TX3_SLOT - [5:0] */;

//
// R1292 (0x50C) - Audio IF 1_13
//
pub const WM2200_AIF1TX4_SLOT_MASK: c_uint = 0x003F  /* AIF1TX4_SLOT - [5:0] */;

//
// R1293 (0x50D) - Audio IF 1_14
//
pub const WM2200_AIF1TX5_SLOT_MASK: c_uint = 0x003F  /* AIF1TX5_SLOT - [5:0] */;

//
// R1294 (0x50E) - Audio IF 1_15
//
pub const WM2200_AIF1TX6_SLOT_MASK: c_uint = 0x003F  /* AIF1TX6_SLOT - [5:0] */;

//
// R1295 (0x50F) - Audio IF 1_16
//
pub const WM2200_AIF1RX1_SLOT_MASK: c_uint = 0x003F  /* AIF1RX1_SLOT - [5:0] */;

//
// R1296 (0x510) - Audio IF 1_17
//
pub const WM2200_AIF1RX2_SLOT_MASK: c_uint = 0x003F  /* AIF1RX2_SLOT - [5:0] */;

//
// R1297 (0x511) - Audio IF 1_18
//
pub const WM2200_AIF1RX3_SLOT_MASK: c_uint = 0x003F  /* AIF1RX3_SLOT - [5:0] */;

//
// R1298 (0x512) - Audio IF 1_19
//
pub const WM2200_AIF1RX4_SLOT_MASK: c_uint = 0x003F  /* AIF1RX4_SLOT - [5:0] */;

//
// R1299 (0x513) - Audio IF 1_20
//
pub const WM2200_AIF1RX5_SLOT_MASK: c_uint = 0x003F  /* AIF1RX5_SLOT - [5:0] */;

//
// R1300 (0x514) - Audio IF 1_21
//
pub const WM2200_AIF1RX6_SLOT_MASK: c_uint = 0x003F  /* AIF1RX6_SLOT - [5:0] */;

//
// R1301 (0x515) - Audio IF 1_22
//
pub const WM2200_AIF1RX6_ENA: c_uint = 0x0800  /* AIF1RX6_ENA */;
pub const WM2200_AIF1RX6_ENA_MASK: c_uint = 0x0800  /* AIF1RX6_ENA */;

pub const WM2200_AIF1RX5_ENA: c_uint = 0x0400  /* AIF1RX5_ENA */;
pub const WM2200_AIF1RX5_ENA_MASK: c_uint = 0x0400  /* AIF1RX5_ENA */;

pub const WM2200_AIF1RX4_ENA: c_uint = 0x0200  /* AIF1RX4_ENA */;
pub const WM2200_AIF1RX4_ENA_MASK: c_uint = 0x0200  /* AIF1RX4_ENA */;

pub const WM2200_AIF1RX3_ENA: c_uint = 0x0100  /* AIF1RX3_ENA */;
pub const WM2200_AIF1RX3_ENA_MASK: c_uint = 0x0100  /* AIF1RX3_ENA */;

pub const WM2200_AIF1RX2_ENA: c_uint = 0x0080  /* AIF1RX2_ENA */;
pub const WM2200_AIF1RX2_ENA_MASK: c_uint = 0x0080  /* AIF1RX2_ENA */;

pub const WM2200_AIF1RX1_ENA: c_uint = 0x0040  /* AIF1RX1_ENA */;
pub const WM2200_AIF1RX1_ENA_MASK: c_uint = 0x0040  /* AIF1RX1_ENA */;

pub const WM2200_AIF1TX6_ENA: c_uint = 0x0020  /* AIF1TX6_ENA */;
pub const WM2200_AIF1TX6_ENA_MASK: c_uint = 0x0020  /* AIF1TX6_ENA */;

pub const WM2200_AIF1TX5_ENA: c_uint = 0x0010  /* AIF1TX5_ENA */;
pub const WM2200_AIF1TX5_ENA_MASK: c_uint = 0x0010  /* AIF1TX5_ENA */;

pub const WM2200_AIF1TX4_ENA: c_uint = 0x0008  /* AIF1TX4_ENA */;
pub const WM2200_AIF1TX4_ENA_MASK: c_uint = 0x0008  /* AIF1TX4_ENA */;

pub const WM2200_AIF1TX3_ENA: c_uint = 0x0004  /* AIF1TX3_ENA */;
pub const WM2200_AIF1TX3_ENA_MASK: c_uint = 0x0004  /* AIF1TX3_ENA */;

pub const WM2200_AIF1TX2_ENA: c_uint = 0x0002  /* AIF1TX2_ENA */;
pub const WM2200_AIF1TX2_ENA_MASK: c_uint = 0x0002  /* AIF1TX2_ENA */;

pub const WM2200_AIF1TX1_ENA: c_uint = 0x0001  /* AIF1TX1_ENA */;
pub const WM2200_AIF1TX1_ENA_MASK: c_uint = 0x0001  /* AIF1TX1_ENA */;

//
// R1536 (0x600) - OUT1LMIX Input 1 Source
//
pub const WM2200_OUT1LMIX_SRC1_MASK: c_uint = 0x007F  /* OUT1LMIX_SRC1 - [6:0] */;

//
// R1537 (0x601) - OUT1LMIX Input 1 Volume
//
pub const WM2200_OUT1LMIX_VOL1_MASK: c_uint = 0x00FE  /* OUT1LMIX_VOL1 - [7:1] */;

//
// R1538 (0x602) - OUT1LMIX Input 2 Source
//
pub const WM2200_OUT1LMIX_SRC2_MASK: c_uint = 0x007F  /* OUT1LMIX_SRC2 - [6:0] */;

//
// R1539 (0x603) - OUT1LMIX Input 2 Volume
//
pub const WM2200_OUT1LMIX_VOL2_MASK: c_uint = 0x00FE  /* OUT1LMIX_VOL2 - [7:1] */;

//
// R1540 (0x604) - OUT1LMIX Input 3 Source
//
pub const WM2200_OUT1LMIX_SRC3_MASK: c_uint = 0x007F  /* OUT1LMIX_SRC3 - [6:0] */;

//
// R1541 (0x605) - OUT1LMIX Input 3 Volume
//
pub const WM2200_OUT1LMIX_VOL3_MASK: c_uint = 0x00FE  /* OUT1LMIX_VOL3 - [7:1] */;

//
// R1542 (0x606) - OUT1LMIX Input 4 Source
//
pub const WM2200_OUT1LMIX_SRC4_MASK: c_uint = 0x007F  /* OUT1LMIX_SRC4 - [6:0] */;

//
// R1543 (0x607) - OUT1LMIX Input 4 Volume
//
pub const WM2200_OUT1LMIX_VOL4_MASK: c_uint = 0x00FE  /* OUT1LMIX_VOL4 - [7:1] */;

//
// R1544 (0x608) - OUT1RMIX Input 1 Source
//
pub const WM2200_OUT1RMIX_SRC1_MASK: c_uint = 0x007F  /* OUT1RMIX_SRC1 - [6:0] */;

//
// R1545 (0x609) - OUT1RMIX Input 1 Volume
//
pub const WM2200_OUT1RMIX_VOL1_MASK: c_uint = 0x00FE  /* OUT1RMIX_VOL1 - [7:1] */;

//
// R1546 (0x60A) - OUT1RMIX Input 2 Source
//
pub const WM2200_OUT1RMIX_SRC2_MASK: c_uint = 0x007F  /* OUT1RMIX_SRC2 - [6:0] */;

//
// R1547 (0x60B) - OUT1RMIX Input 2 Volume
//
pub const WM2200_OUT1RMIX_VOL2_MASK: c_uint = 0x00FE  /* OUT1RMIX_VOL2 - [7:1] */;

//
// R1548 (0x60C) - OUT1RMIX Input 3 Source
//
pub const WM2200_OUT1RMIX_SRC3_MASK: c_uint = 0x007F  /* OUT1RMIX_SRC3 - [6:0] */;

//
// R1549 (0x60D) - OUT1RMIX Input 3 Volume
//
pub const WM2200_OUT1RMIX_VOL3_MASK: c_uint = 0x00FE  /* OUT1RMIX_VOL3 - [7:1] */;

//
// R1550 (0x60E) - OUT1RMIX Input 4 Source
//
pub const WM2200_OUT1RMIX_SRC4_MASK: c_uint = 0x007F  /* OUT1RMIX_SRC4 - [6:0] */;

//
// R1551 (0x60F) - OUT1RMIX Input 4 Volume
//
pub const WM2200_OUT1RMIX_VOL4_MASK: c_uint = 0x00FE  /* OUT1RMIX_VOL4 - [7:1] */;

//
// R1552 (0x610) - OUT2LMIX Input 1 Source
//
pub const WM2200_OUT2LMIX_SRC1_MASK: c_uint = 0x007F  /* OUT2LMIX_SRC1 - [6:0] */;

//
// R1553 (0x611) - OUT2LMIX Input 1 Volume
//
pub const WM2200_OUT2LMIX_VOL1_MASK: c_uint = 0x00FE  /* OUT2LMIX_VOL1 - [7:1] */;

//
// R1554 (0x612) - OUT2LMIX Input 2 Source
//
pub const WM2200_OUT2LMIX_SRC2_MASK: c_uint = 0x007F  /* OUT2LMIX_SRC2 - [6:0] */;

//
// R1555 (0x613) - OUT2LMIX Input 2 Volume
//
pub const WM2200_OUT2LMIX_VOL2_MASK: c_uint = 0x00FE  /* OUT2LMIX_VOL2 - [7:1] */;

//
// R1556 (0x614) - OUT2LMIX Input 3 Source
//
pub const WM2200_OUT2LMIX_SRC3_MASK: c_uint = 0x007F  /* OUT2LMIX_SRC3 - [6:0] */;

//
// R1557 (0x615) - OUT2LMIX Input 3 Volume
//
pub const WM2200_OUT2LMIX_VOL3_MASK: c_uint = 0x00FE  /* OUT2LMIX_VOL3 - [7:1] */;

//
// R1558 (0x616) - OUT2LMIX Input 4 Source
//
pub const WM2200_OUT2LMIX_SRC4_MASK: c_uint = 0x007F  /* OUT2LMIX_SRC4 - [6:0] */;

//
// R1559 (0x617) - OUT2LMIX Input 4 Volume
//
pub const WM2200_OUT2LMIX_VOL4_MASK: c_uint = 0x00FE  /* OUT2LMIX_VOL4 - [7:1] */;

//
// R1560 (0x618) - OUT2RMIX Input 1 Source
//
pub const WM2200_OUT2RMIX_SRC1_MASK: c_uint = 0x007F  /* OUT2RMIX_SRC1 - [6:0] */;

//
// R1561 (0x619) - OUT2RMIX Input 1 Volume
//
pub const WM2200_OUT2RMIX_VOL1_MASK: c_uint = 0x00FE  /* OUT2RMIX_VOL1 - [7:1] */;

//
// R1562 (0x61A) - OUT2RMIX Input 2 Source
//
pub const WM2200_OUT2RMIX_SRC2_MASK: c_uint = 0x007F  /* OUT2RMIX_SRC2 - [6:0] */;

//
// R1563 (0x61B) - OUT2RMIX Input 2 Volume
//
pub const WM2200_OUT2RMIX_VOL2_MASK: c_uint = 0x00FE  /* OUT2RMIX_VOL2 - [7:1] */;

//
// R1564 (0x61C) - OUT2RMIX Input 3 Source
//
pub const WM2200_OUT2RMIX_SRC3_MASK: c_uint = 0x007F  /* OUT2RMIX_SRC3 - [6:0] */;

//
// R1565 (0x61D) - OUT2RMIX Input 3 Volume
//
pub const WM2200_OUT2RMIX_VOL3_MASK: c_uint = 0x00FE  /* OUT2RMIX_VOL3 - [7:1] */;

//
// R1566 (0x61E) - OUT2RMIX Input 4 Source
//
pub const WM2200_OUT2RMIX_SRC4_MASK: c_uint = 0x007F  /* OUT2RMIX_SRC4 - [6:0] */;

//
// R1567 (0x61F) - OUT2RMIX Input 4 Volume
//
pub const WM2200_OUT2RMIX_VOL4_MASK: c_uint = 0x00FE  /* OUT2RMIX_VOL4 - [7:1] */;

//
// R1568 (0x620) - AIF1TX1MIX Input 1 Source
//
pub const WM2200_AIF1TX1MIX_SRC1_MASK: c_uint = 0x007F  /* AIF1TX1MIX_SRC1 - [6:0] */;

//
// R1569 (0x621) - AIF1TX1MIX Input 1 Volume
//
pub const WM2200_AIF1TX1MIX_VOL1_MASK: c_uint = 0x00FE  /* AIF1TX1MIX_VOL1 - [7:1] */;

//
// R1570 (0x622) - AIF1TX1MIX Input 2 Source
//
pub const WM2200_AIF1TX1MIX_SRC2_MASK: c_uint = 0x007F  /* AIF1TX1MIX_SRC2 - [6:0] */;

//
// R1571 (0x623) - AIF1TX1MIX Input 2 Volume
//
pub const WM2200_AIF1TX1MIX_VOL2_MASK: c_uint = 0x00FE  /* AIF1TX1MIX_VOL2 - [7:1] */;

//
// R1572 (0x624) - AIF1TX1MIX Input 3 Source
//
pub const WM2200_AIF1TX1MIX_SRC3_MASK: c_uint = 0x007F  /* AIF1TX1MIX_SRC3 - [6:0] */;

//
// R1573 (0x625) - AIF1TX1MIX Input 3 Volume
//
pub const WM2200_AIF1TX1MIX_VOL3_MASK: c_uint = 0x00FE  /* AIF1TX1MIX_VOL3 - [7:1] */;

//
// R1574 (0x626) - AIF1TX1MIX Input 4 Source
//
pub const WM2200_AIF1TX1MIX_SRC4_MASK: c_uint = 0x007F  /* AIF1TX1MIX_SRC4 - [6:0] */;

//
// R1575 (0x627) - AIF1TX1MIX Input 4 Volume
//
pub const WM2200_AIF1TX1MIX_VOL4_MASK: c_uint = 0x00FE  /* AIF1TX1MIX_VOL4 - [7:1] */;

//
// R1576 (0x628) - AIF1TX2MIX Input 1 Source
//
pub const WM2200_AIF1TX2MIX_SRC1_MASK: c_uint = 0x007F  /* AIF1TX2MIX_SRC1 - [6:0] */;

//
// R1577 (0x629) - AIF1TX2MIX Input 1 Volume
//
pub const WM2200_AIF1TX2MIX_VOL1_MASK: c_uint = 0x00FE  /* AIF1TX2MIX_VOL1 - [7:1] */;

//
// R1578 (0x62A) - AIF1TX2MIX Input 2 Source
//
pub const WM2200_AIF1TX2MIX_SRC2_MASK: c_uint = 0x007F  /* AIF1TX2MIX_SRC2 - [6:0] */;

//
// R1579 (0x62B) - AIF1TX2MIX Input 2 Volume
//
pub const WM2200_AIF1TX2MIX_VOL2_MASK: c_uint = 0x00FE  /* AIF1TX2MIX_VOL2 - [7:1] */;

//
// R1580 (0x62C) - AIF1TX2MIX Input 3 Source
//
pub const WM2200_AIF1TX2MIX_SRC3_MASK: c_uint = 0x007F  /* AIF1TX2MIX_SRC3 - [6:0] */;

//
// R1581 (0x62D) - AIF1TX2MIX Input 3 Volume
//
pub const WM2200_AIF1TX2MIX_VOL3_MASK: c_uint = 0x00FE  /* AIF1TX2MIX_VOL3 - [7:1] */;

//
// R1582 (0x62E) - AIF1TX2MIX Input 4 Source
//
pub const WM2200_AIF1TX2MIX_SRC4_MASK: c_uint = 0x007F  /* AIF1TX2MIX_SRC4 - [6:0] */;

//
// R1583 (0x62F) - AIF1TX2MIX Input 4 Volume
//
pub const WM2200_AIF1TX2MIX_VOL4_MASK: c_uint = 0x00FE  /* AIF1TX2MIX_VOL4 - [7:1] */;

//
// R1584 (0x630) - AIF1TX3MIX Input 1 Source
//
pub const WM2200_AIF1TX3MIX_SRC1_MASK: c_uint = 0x007F  /* AIF1TX3MIX_SRC1 - [6:0] */;

//
// R1585 (0x631) - AIF1TX3MIX Input 1 Volume
//
pub const WM2200_AIF1TX3MIX_VOL1_MASK: c_uint = 0x00FE  /* AIF1TX3MIX_VOL1 - [7:1] */;

//
// R1586 (0x632) - AIF1TX3MIX Input 2 Source
//
pub const WM2200_AIF1TX3MIX_SRC2_MASK: c_uint = 0x007F  /* AIF1TX3MIX_SRC2 - [6:0] */;

//
// R1587 (0x633) - AIF1TX3MIX Input 2 Volume
//
pub const WM2200_AIF1TX3MIX_VOL2_MASK: c_uint = 0x00FE  /* AIF1TX3MIX_VOL2 - [7:1] */;

//
// R1588 (0x634) - AIF1TX3MIX Input 3 Source
//
pub const WM2200_AIF1TX3MIX_SRC3_MASK: c_uint = 0x007F  /* AIF1TX3MIX_SRC3 - [6:0] */;

//
// R1589 (0x635) - AIF1TX3MIX Input 3 Volume
//
pub const WM2200_AIF1TX3MIX_VOL3_MASK: c_uint = 0x00FE  /* AIF1TX3MIX_VOL3 - [7:1] */;

//
// R1590 (0x636) - AIF1TX3MIX Input 4 Source
//
pub const WM2200_AIF1TX3MIX_SRC4_MASK: c_uint = 0x007F  /* AIF1TX3MIX_SRC4 - [6:0] */;

//
// R1591 (0x637) - AIF1TX3MIX Input 4 Volume
//
pub const WM2200_AIF1TX3MIX_VOL4_MASK: c_uint = 0x00FE  /* AIF1TX3MIX_VOL4 - [7:1] */;

//
// R1592 (0x638) - AIF1TX4MIX Input 1 Source
//
pub const WM2200_AIF1TX4MIX_SRC1_MASK: c_uint = 0x007F  /* AIF1TX4MIX_SRC1 - [6:0] */;

//
// R1593 (0x639) - AIF1TX4MIX Input 1 Volume
//
pub const WM2200_AIF1TX4MIX_VOL1_MASK: c_uint = 0x00FE  /* AIF1TX4MIX_VOL1 - [7:1] */;

//
// R1594 (0x63A) - AIF1TX4MIX Input 2 Source
//
pub const WM2200_AIF1TX4MIX_SRC2_MASK: c_uint = 0x007F  /* AIF1TX4MIX_SRC2 - [6:0] */;

//
// R1595 (0x63B) - AIF1TX4MIX Input 2 Volume
//
pub const WM2200_AIF1TX4MIX_VOL2_MASK: c_uint = 0x00FE  /* AIF1TX4MIX_VOL2 - [7:1] */;

//
// R1596 (0x63C) - AIF1TX4MIX Input 3 Source
//
pub const WM2200_AIF1TX4MIX_SRC3_MASK: c_uint = 0x007F  /* AIF1TX4MIX_SRC3 - [6:0] */;

//
// R1597 (0x63D) - AIF1TX4MIX Input 3 Volume
//
pub const WM2200_AIF1TX4MIX_VOL3_MASK: c_uint = 0x00FE  /* AIF1TX4MIX_VOL3 - [7:1] */;

//
// R1598 (0x63E) - AIF1TX4MIX Input 4 Source
//
pub const WM2200_AIF1TX4MIX_SRC4_MASK: c_uint = 0x007F  /* AIF1TX4MIX_SRC4 - [6:0] */;

//
// R1599 (0x63F) - AIF1TX4MIX Input 4 Volume
//
pub const WM2200_AIF1TX4MIX_VOL4_MASK: c_uint = 0x00FE  /* AIF1TX4MIX_VOL4 - [7:1] */;

//
// R1600 (0x640) - AIF1TX5MIX Input 1 Source
//
pub const WM2200_AIF1TX5MIX_SRC1_MASK: c_uint = 0x007F  /* AIF1TX5MIX_SRC1 - [6:0] */;

//
// R1601 (0x641) - AIF1TX5MIX Input 1 Volume
//
pub const WM2200_AIF1TX5MIX_VOL1_MASK: c_uint = 0x00FE  /* AIF1TX5MIX_VOL1 - [7:1] */;

//
// R1602 (0x642) - AIF1TX5MIX Input 2 Source
//
pub const WM2200_AIF1TX5MIX_SRC2_MASK: c_uint = 0x007F  /* AIF1TX5MIX_SRC2 - [6:0] */;

//
// R1603 (0x643) - AIF1TX5MIX Input 2 Volume
//
pub const WM2200_AIF1TX5MIX_VOL2_MASK: c_uint = 0x00FE  /* AIF1TX5MIX_VOL2 - [7:1] */;

//
// R1604 (0x644) - AIF1TX5MIX Input 3 Source
//
pub const WM2200_AIF1TX5MIX_SRC3_MASK: c_uint = 0x007F  /* AIF1TX5MIX_SRC3 - [6:0] */;

//
// R1605 (0x645) - AIF1TX5MIX Input 3 Volume
//
pub const WM2200_AIF1TX5MIX_VOL3_MASK: c_uint = 0x00FE  /* AIF1TX5MIX_VOL3 - [7:1] */;

//
// R1606 (0x646) - AIF1TX5MIX Input 4 Source
//
pub const WM2200_AIF1TX5MIX_SRC4_MASK: c_uint = 0x007F  /* AIF1TX5MIX_SRC4 - [6:0] */;

//
// R1607 (0x647) - AIF1TX5MIX Input 4 Volume
//
pub const WM2200_AIF1TX5MIX_VOL4_MASK: c_uint = 0x00FE  /* AIF1TX5MIX_VOL4 - [7:1] */;

//
// R1608 (0x648) - AIF1TX6MIX Input 1 Source
//
pub const WM2200_AIF1TX6MIX_SRC1_MASK: c_uint = 0x007F  /* AIF1TX6MIX_SRC1 - [6:0] */;

//
// R1609 (0x649) - AIF1TX6MIX Input 1 Volume
//
pub const WM2200_AIF1TX6MIX_VOL1_MASK: c_uint = 0x00FE  /* AIF1TX6MIX_VOL1 - [7:1] */;

//
// R1610 (0x64A) - AIF1TX6MIX Input 2 Source
//
pub const WM2200_AIF1TX6MIX_SRC2_MASK: c_uint = 0x007F  /* AIF1TX6MIX_SRC2 - [6:0] */;

//
// R1611 (0x64B) - AIF1TX6MIX Input 2 Volume
//
pub const WM2200_AIF1TX6MIX_VOL2_MASK: c_uint = 0x00FE  /* AIF1TX6MIX_VOL2 - [7:1] */;

//
// R1612 (0x64C) - AIF1TX6MIX Input 3 Source
//
pub const WM2200_AIF1TX6MIX_SRC3_MASK: c_uint = 0x007F  /* AIF1TX6MIX_SRC3 - [6:0] */;

//
// R1613 (0x64D) - AIF1TX6MIX Input 3 Volume
//
pub const WM2200_AIF1TX6MIX_VOL3_MASK: c_uint = 0x00FE  /* AIF1TX6MIX_VOL3 - [7:1] */;

//
// R1614 (0x64E) - AIF1TX6MIX Input 4 Source
//
pub const WM2200_AIF1TX6MIX_SRC4_MASK: c_uint = 0x007F  /* AIF1TX6MIX_SRC4 - [6:0] */;

//
// R1615 (0x64F) - AIF1TX6MIX Input 4 Volume
//
pub const WM2200_AIF1TX6MIX_VOL4_MASK: c_uint = 0x00FE  /* AIF1TX6MIX_VOL4 - [7:1] */;

//
// R1616 (0x650) - EQLMIX Input 1 Source
//
pub const WM2200_EQLMIX_SRC1_MASK: c_uint = 0x007F  /* EQLMIX_SRC1 - [6:0] */;

//
// R1617 (0x651) - EQLMIX Input 1 Volume
//
pub const WM2200_EQLMIX_VOL1_MASK: c_uint = 0x00FE  /* EQLMIX_VOL1 - [7:1] */;

//
// R1618 (0x652) - EQLMIX Input 2 Source
//
pub const WM2200_EQLMIX_SRC2_MASK: c_uint = 0x007F  /* EQLMIX_SRC2 - [6:0] */;

//
// R1619 (0x653) - EQLMIX Input 2 Volume
//
pub const WM2200_EQLMIX_VOL2_MASK: c_uint = 0x00FE  /* EQLMIX_VOL2 - [7:1] */;

//
// R1620 (0x654) - EQLMIX Input 3 Source
//
pub const WM2200_EQLMIX_SRC3_MASK: c_uint = 0x007F  /* EQLMIX_SRC3 - [6:0] */;

//
// R1621 (0x655) - EQLMIX Input 3 Volume
//
pub const WM2200_EQLMIX_VOL3_MASK: c_uint = 0x00FE  /* EQLMIX_VOL3 - [7:1] */;

//
// R1622 (0x656) - EQLMIX Input 4 Source
//
pub const WM2200_EQLMIX_SRC4_MASK: c_uint = 0x007F  /* EQLMIX_SRC4 - [6:0] */;

//
// R1623 (0x657) - EQLMIX Input 4 Volume
//
pub const WM2200_EQLMIX_VOL4_MASK: c_uint = 0x00FE  /* EQLMIX_VOL4 - [7:1] */;

//
// R1624 (0x658) - EQRMIX Input 1 Source
//
pub const WM2200_EQRMIX_SRC1_MASK: c_uint = 0x007F  /* EQRMIX_SRC1 - [6:0] */;

//
// R1625 (0x659) - EQRMIX Input 1 Volume
//
pub const WM2200_EQRMIX_VOL1_MASK: c_uint = 0x00FE  /* EQRMIX_VOL1 - [7:1] */;

//
// R1626 (0x65A) - EQRMIX Input 2 Source
//
pub const WM2200_EQRMIX_SRC2_MASK: c_uint = 0x007F  /* EQRMIX_SRC2 - [6:0] */;

//
// R1627 (0x65B) - EQRMIX Input 2 Volume
//
pub const WM2200_EQRMIX_VOL2_MASK: c_uint = 0x00FE  /* EQRMIX_VOL2 - [7:1] */;

//
// R1628 (0x65C) - EQRMIX Input 3 Source
//
pub const WM2200_EQRMIX_SRC3_MASK: c_uint = 0x007F  /* EQRMIX_SRC3 - [6:0] */;

//
// R1629 (0x65D) - EQRMIX Input 3 Volume
//
pub const WM2200_EQRMIX_VOL3_MASK: c_uint = 0x00FE  /* EQRMIX_VOL3 - [7:1] */;

//
// R1630 (0x65E) - EQRMIX Input 4 Source
//
pub const WM2200_EQRMIX_SRC4_MASK: c_uint = 0x007F  /* EQRMIX_SRC4 - [6:0] */;

//
// R1631 (0x65F) - EQRMIX Input 4 Volume
//
pub const WM2200_EQRMIX_VOL4_MASK: c_uint = 0x00FE  /* EQRMIX_VOL4 - [7:1] */;

//
// R1632 (0x660) - LHPF1MIX Input 1 Source
//
pub const WM2200_LHPF1MIX_SRC1_MASK: c_uint = 0x007F  /* LHPF1MIX_SRC1 - [6:0] */;

//
// R1633 (0x661) - LHPF1MIX Input 1 Volume
//
pub const WM2200_LHPF1MIX_VOL1_MASK: c_uint = 0x00FE  /* LHPF1MIX_VOL1 - [7:1] */;

//
// R1634 (0x662) - LHPF1MIX Input 2 Source
//
pub const WM2200_LHPF1MIX_SRC2_MASK: c_uint = 0x007F  /* LHPF1MIX_SRC2 - [6:0] */;

//
// R1635 (0x663) - LHPF1MIX Input 2 Volume
//
pub const WM2200_LHPF1MIX_VOL2_MASK: c_uint = 0x00FE  /* LHPF1MIX_VOL2 - [7:1] */;

//
// R1636 (0x664) - LHPF1MIX Input 3 Source
//
pub const WM2200_LHPF1MIX_SRC3_MASK: c_uint = 0x007F  /* LHPF1MIX_SRC3 - [6:0] */;

//
// R1637 (0x665) - LHPF1MIX Input 3 Volume
//
pub const WM2200_LHPF1MIX_VOL3_MASK: c_uint = 0x00FE  /* LHPF1MIX_VOL3 - [7:1] */;

//
// R1638 (0x666) - LHPF1MIX Input 4 Source
//
pub const WM2200_LHPF1MIX_SRC4_MASK: c_uint = 0x007F  /* LHPF1MIX_SRC4 - [6:0] */;

//
// R1639 (0x667) - LHPF1MIX Input 4 Volume
//
pub const WM2200_LHPF1MIX_VOL4_MASK: c_uint = 0x00FE  /* LHPF1MIX_VOL4 - [7:1] */;

//
// R1640 (0x668) - LHPF2MIX Input 1 Source
//
pub const WM2200_LHPF2MIX_SRC1_MASK: c_uint = 0x007F  /* LHPF2MIX_SRC1 - [6:0] */;

//
// R1641 (0x669) - LHPF2MIX Input 1 Volume
//
pub const WM2200_LHPF2MIX_VOL1_MASK: c_uint = 0x00FE  /* LHPF2MIX_VOL1 - [7:1] */;

//
// R1642 (0x66A) - LHPF2MIX Input 2 Source
//
pub const WM2200_LHPF2MIX_SRC2_MASK: c_uint = 0x007F  /* LHPF2MIX_SRC2 - [6:0] */;

//
// R1643 (0x66B) - LHPF2MIX Input 2 Volume
//
pub const WM2200_LHPF2MIX_VOL2_MASK: c_uint = 0x00FE  /* LHPF2MIX_VOL2 - [7:1] */;

//
// R1644 (0x66C) - LHPF2MIX Input 3 Source
//
pub const WM2200_LHPF2MIX_SRC3_MASK: c_uint = 0x007F  /* LHPF2MIX_SRC3 - [6:0] */;

//
// R1645 (0x66D) - LHPF2MIX Input 3 Volume
//
pub const WM2200_LHPF2MIX_VOL3_MASK: c_uint = 0x00FE  /* LHPF2MIX_VOL3 - [7:1] */;

//
// R1646 (0x66E) - LHPF2MIX Input 4 Source
//
pub const WM2200_LHPF2MIX_SRC4_MASK: c_uint = 0x007F  /* LHPF2MIX_SRC4 - [6:0] */;

//
// R1647 (0x66F) - LHPF2MIX Input 4 Volume
//
pub const WM2200_LHPF2MIX_VOL4_MASK: c_uint = 0x00FE  /* LHPF2MIX_VOL4 - [7:1] */;

//
// R1648 (0x670) - DSP1LMIX Input 1 Source
//
pub const WM2200_DSP1LMIX_SRC1_MASK: c_uint = 0x007F  /* DSP1LMIX_SRC1 - [6:0] */;

//
// R1649 (0x671) - DSP1LMIX Input 1 Volume
//
pub const WM2200_DSP1LMIX_VOL1_MASK: c_uint = 0x00FE  /* DSP1LMIX_VOL1 - [7:1] */;

//
// R1650 (0x672) - DSP1LMIX Input 2 Source
//
pub const WM2200_DSP1LMIX_SRC2_MASK: c_uint = 0x007F  /* DSP1LMIX_SRC2 - [6:0] */;

//
// R1651 (0x673) - DSP1LMIX Input 2 Volume
//
pub const WM2200_DSP1LMIX_VOL2_MASK: c_uint = 0x00FE  /* DSP1LMIX_VOL2 - [7:1] */;

//
// R1652 (0x674) - DSP1LMIX Input 3 Source
//
pub const WM2200_DSP1LMIX_SRC3_MASK: c_uint = 0x007F  /* DSP1LMIX_SRC3 - [6:0] */;

//
// R1653 (0x675) - DSP1LMIX Input 3 Volume
//
pub const WM2200_DSP1LMIX_VOL3_MASK: c_uint = 0x00FE  /* DSP1LMIX_VOL3 - [7:1] */;

//
// R1654 (0x676) - DSP1LMIX Input 4 Source
//
pub const WM2200_DSP1LMIX_SRC4_MASK: c_uint = 0x007F  /* DSP1LMIX_SRC4 - [6:0] */;

//
// R1655 (0x677) - DSP1LMIX Input 4 Volume
//
pub const WM2200_DSP1LMIX_VOL4_MASK: c_uint = 0x00FE  /* DSP1LMIX_VOL4 - [7:1] */;

//
// R1656 (0x678) - DSP1RMIX Input 1 Source
//
pub const WM2200_DSP1RMIX_SRC1_MASK: c_uint = 0x007F  /* DSP1RMIX_SRC1 - [6:0] */;

//
// R1657 (0x679) - DSP1RMIX Input 1 Volume
//
pub const WM2200_DSP1RMIX_VOL1_MASK: c_uint = 0x00FE  /* DSP1RMIX_VOL1 - [7:1] */;

//
// R1658 (0x67A) - DSP1RMIX Input 2 Source
//
pub const WM2200_DSP1RMIX_SRC2_MASK: c_uint = 0x007F  /* DSP1RMIX_SRC2 - [6:0] */;

//
// R1659 (0x67B) - DSP1RMIX Input 2 Volume
//
pub const WM2200_DSP1RMIX_VOL2_MASK: c_uint = 0x00FE  /* DSP1RMIX_VOL2 - [7:1] */;

//
// R1660 (0x67C) - DSP1RMIX Input 3 Source
//
pub const WM2200_DSP1RMIX_SRC3_MASK: c_uint = 0x007F  /* DSP1RMIX_SRC3 - [6:0] */;

//
// R1661 (0x67D) - DSP1RMIX Input 3 Volume
//
pub const WM2200_DSP1RMIX_VOL3_MASK: c_uint = 0x00FE  /* DSP1RMIX_VOL3 - [7:1] */;

//
// R1662 (0x67E) - DSP1RMIX Input 4 Source
//
pub const WM2200_DSP1RMIX_SRC4_MASK: c_uint = 0x007F  /* DSP1RMIX_SRC4 - [6:0] */;

//
// R1663 (0x67F) - DSP1RMIX Input 4 Volume
//
pub const WM2200_DSP1RMIX_VOL4_MASK: c_uint = 0x00FE  /* DSP1RMIX_VOL4 - [7:1] */;

//
// R1664 (0x680) - DSP1AUX1MIX Input 1 Source
//
pub const WM2200_DSP1AUX1MIX_SRC1_MASK: c_uint = 0x007F  /* DSP1AUX1MIX_SRC1 - [6:0] */;

//
// R1665 (0x681) - DSP1AUX2MIX Input 1 Source
//
pub const WM2200_DSP1AUX2MIX_SRC1_MASK: c_uint = 0x007F  /* DSP1AUX2MIX_SRC1 - [6:0] */;

//
// R1666 (0x682) - DSP1AUX3MIX Input 1 Source
//
pub const WM2200_DSP1AUX3MIX_SRC1_MASK: c_uint = 0x007F  /* DSP1AUX3MIX_SRC1 - [6:0] */;

//
// R1667 (0x683) - DSP1AUX4MIX Input 1 Source
//
pub const WM2200_DSP1AUX4MIX_SRC1_MASK: c_uint = 0x007F  /* DSP1AUX4MIX_SRC1 - [6:0] */;

//
// R1668 (0x684) - DSP1AUX5MIX Input 1 Source
//
pub const WM2200_DSP1AUX5MIX_SRC1_MASK: c_uint = 0x007F  /* DSP1AUX5MIX_SRC1 - [6:0] */;

//
// R1669 (0x685) - DSP1AUX6MIX Input 1 Source
//
pub const WM2200_DSP1AUX6MIX_SRC1_MASK: c_uint = 0x007F  /* DSP1AUX6MIX_SRC1 - [6:0] */;

//
// R1670 (0x686) - DSP2LMIX Input 1 Source
//
pub const WM2200_DSP2LMIX_SRC1_MASK: c_uint = 0x007F  /* DSP2LMIX_SRC1 - [6:0] */;

//
// R1671 (0x687) - DSP2LMIX Input 1 Volume
//
pub const WM2200_DSP2LMIX_VOL1_MASK: c_uint = 0x00FE  /* DSP2LMIX_VOL1 - [7:1] */;

//
// R1672 (0x688) - DSP2LMIX Input 2 Source
//
pub const WM2200_DSP2LMIX_SRC2_MASK: c_uint = 0x007F  /* DSP2LMIX_SRC2 - [6:0] */;

//
// R1673 (0x689) - DSP2LMIX Input 2 Volume
//
pub const WM2200_DSP2LMIX_VOL2_MASK: c_uint = 0x00FE  /* DSP2LMIX_VOL2 - [7:1] */;

//
// R1674 (0x68A) - DSP2LMIX Input 3 Source
//
pub const WM2200_DSP2LMIX_SRC3_MASK: c_uint = 0x007F  /* DSP2LMIX_SRC3 - [6:0] */;

//
// R1675 (0x68B) - DSP2LMIX Input 3 Volume
//
pub const WM2200_DSP2LMIX_VOL3_MASK: c_uint = 0x00FE  /* DSP2LMIX_VOL3 - [7:1] */;

//
// R1676 (0x68C) - DSP2LMIX Input 4 Source
//
pub const WM2200_DSP2LMIX_SRC4_MASK: c_uint = 0x007F  /* DSP2LMIX_SRC4 - [6:0] */;

//
// R1677 (0x68D) - DSP2LMIX Input 4 Volume
//
pub const WM2200_DSP2LMIX_VOL4_MASK: c_uint = 0x00FE  /* DSP2LMIX_VOL4 - [7:1] */;

//
// R1678 (0x68E) - DSP2RMIX Input 1 Source
//
pub const WM2200_DSP2RMIX_SRC1_MASK: c_uint = 0x007F  /* DSP2RMIX_SRC1 - [6:0] */;

//
// R1679 (0x68F) - DSP2RMIX Input 1 Volume
//
pub const WM2200_DSP2RMIX_VOL1_MASK: c_uint = 0x00FE  /* DSP2RMIX_VOL1 - [7:1] */;

//
// R1680 (0x690) - DSP2RMIX Input 2 Source
//
pub const WM2200_DSP2RMIX_SRC2_MASK: c_uint = 0x007F  /* DSP2RMIX_SRC2 - [6:0] */;

//
// R1681 (0x691) - DSP2RMIX Input 2 Volume
//
pub const WM2200_DSP2RMIX_VOL2_MASK: c_uint = 0x00FE  /* DSP2RMIX_VOL2 - [7:1] */;

//
// R1682 (0x692) - DSP2RMIX Input 3 Source
//
pub const WM2200_DSP2RMIX_SRC3_MASK: c_uint = 0x007F  /* DSP2RMIX_SRC3 - [6:0] */;

//
// R1683 (0x693) - DSP2RMIX Input 3 Volume
//
pub const WM2200_DSP2RMIX_VOL3_MASK: c_uint = 0x00FE  /* DSP2RMIX_VOL3 - [7:1] */;

//
// R1684 (0x694) - DSP2RMIX Input 4 Source
//
pub const WM2200_DSP2RMIX_SRC4_MASK: c_uint = 0x007F  /* DSP2RMIX_SRC4 - [6:0] */;

//
// R1685 (0x695) - DSP2RMIX Input 4 Volume
//
pub const WM2200_DSP2RMIX_VOL4_MASK: c_uint = 0x00FE  /* DSP2RMIX_VOL4 - [7:1] */;

//
// R1686 (0x696) - DSP2AUX1MIX Input 1 Source
//
pub const WM2200_DSP2AUX1MIX_SRC1_MASK: c_uint = 0x007F  /* DSP2AUX1MIX_SRC1 - [6:0] */;

//
// R1687 (0x697) - DSP2AUX2MIX Input 1 Source
//
pub const WM2200_DSP2AUX2MIX_SRC1_MASK: c_uint = 0x007F  /* DSP2AUX2MIX_SRC1 - [6:0] */;

//
// R1688 (0x698) - DSP2AUX3MIX Input 1 Source
//
pub const WM2200_DSP2AUX3MIX_SRC1_MASK: c_uint = 0x007F  /* DSP2AUX3MIX_SRC1 - [6:0] */;

//
// R1689 (0x699) - DSP2AUX4MIX Input 1 Source
//
pub const WM2200_DSP2AUX4MIX_SRC1_MASK: c_uint = 0x007F  /* DSP2AUX4MIX_SRC1 - [6:0] */;

//
// R1690 (0x69A) - DSP2AUX5MIX Input 1 Source
//
pub const WM2200_DSP2AUX5MIX_SRC1_MASK: c_uint = 0x007F  /* DSP2AUX5MIX_SRC1 - [6:0] */;

//
// R1691 (0x69B) - DSP2AUX6MIX Input 1 Source
//
pub const WM2200_DSP2AUX6MIX_SRC1_MASK: c_uint = 0x007F  /* DSP2AUX6MIX_SRC1 - [6:0] */;

//
// R1792 (0x700) - GPIO CTRL 1
//
pub const WM2200_GP1_DIR: c_uint = 0x8000  /* GP1_DIR */;
pub const WM2200_GP1_DIR_MASK: c_uint = 0x8000  /* GP1_DIR */;

pub const WM2200_GP1_PU: c_uint = 0x4000  /* GP1_PU */;
pub const WM2200_GP1_PU_MASK: c_uint = 0x4000  /* GP1_PU */;

pub const WM2200_GP1_PD: c_uint = 0x2000  /* GP1_PD */;
pub const WM2200_GP1_PD_MASK: c_uint = 0x2000  /* GP1_PD */;

pub const WM2200_GP1_POL: c_uint = 0x0400  /* GP1_POL */;
pub const WM2200_GP1_POL_MASK: c_uint = 0x0400  /* GP1_POL */;

pub const WM2200_GP1_OP_CFG: c_uint = 0x0200  /* GP1_OP_CFG */;
pub const WM2200_GP1_OP_CFG_MASK: c_uint = 0x0200  /* GP1_OP_CFG */;

pub const WM2200_GP1_DB: c_uint = 0x0100  /* GP1_DB */;
pub const WM2200_GP1_DB_MASK: c_uint = 0x0100  /* GP1_DB */;

pub const WM2200_GP1_LVL: c_uint = 0x0040  /* GP1_LVL */;
pub const WM2200_GP1_LVL_MASK: c_uint = 0x0040  /* GP1_LVL */;

pub const WM2200_GP1_FN_MASK: c_uint = 0x003F  /* GP1_FN - [5:0] */;

//
// R1793 (0x701) - GPIO CTRL 2
//
pub const WM2200_GP2_DIR: c_uint = 0x8000  /* GP2_DIR */;
pub const WM2200_GP2_DIR_MASK: c_uint = 0x8000  /* GP2_DIR */;

pub const WM2200_GP2_PU: c_uint = 0x4000  /* GP2_PU */;
pub const WM2200_GP2_PU_MASK: c_uint = 0x4000  /* GP2_PU */;

pub const WM2200_GP2_PD: c_uint = 0x2000  /* GP2_PD */;
pub const WM2200_GP2_PD_MASK: c_uint = 0x2000  /* GP2_PD */;

pub const WM2200_GP2_POL: c_uint = 0x0400  /* GP2_POL */;
pub const WM2200_GP2_POL_MASK: c_uint = 0x0400  /* GP2_POL */;

pub const WM2200_GP2_OP_CFG: c_uint = 0x0200  /* GP2_OP_CFG */;
pub const WM2200_GP2_OP_CFG_MASK: c_uint = 0x0200  /* GP2_OP_CFG */;

pub const WM2200_GP2_DB: c_uint = 0x0100  /* GP2_DB */;
pub const WM2200_GP2_DB_MASK: c_uint = 0x0100  /* GP2_DB */;

pub const WM2200_GP2_LVL: c_uint = 0x0040  /* GP2_LVL */;
pub const WM2200_GP2_LVL_MASK: c_uint = 0x0040  /* GP2_LVL */;

pub const WM2200_GP2_FN_MASK: c_uint = 0x003F  /* GP2_FN - [5:0] */;

//
// R1794 (0x702) - GPIO CTRL 3
//
pub const WM2200_GP3_DIR: c_uint = 0x8000  /* GP3_DIR */;
pub const WM2200_GP3_DIR_MASK: c_uint = 0x8000  /* GP3_DIR */;

pub const WM2200_GP3_PU: c_uint = 0x4000  /* GP3_PU */;
pub const WM2200_GP3_PU_MASK: c_uint = 0x4000  /* GP3_PU */;

pub const WM2200_GP3_PD: c_uint = 0x2000  /* GP3_PD */;
pub const WM2200_GP3_PD_MASK: c_uint = 0x2000  /* GP3_PD */;

pub const WM2200_GP3_POL: c_uint = 0x0400  /* GP3_POL */;
pub const WM2200_GP3_POL_MASK: c_uint = 0x0400  /* GP3_POL */;

pub const WM2200_GP3_OP_CFG: c_uint = 0x0200  /* GP3_OP_CFG */;
pub const WM2200_GP3_OP_CFG_MASK: c_uint = 0x0200  /* GP3_OP_CFG */;

pub const WM2200_GP3_DB: c_uint = 0x0100  /* GP3_DB */;
pub const WM2200_GP3_DB_MASK: c_uint = 0x0100  /* GP3_DB */;

pub const WM2200_GP3_LVL: c_uint = 0x0040  /* GP3_LVL */;
pub const WM2200_GP3_LVL_MASK: c_uint = 0x0040  /* GP3_LVL */;

pub const WM2200_GP3_FN_MASK: c_uint = 0x003F  /* GP3_FN - [5:0] */;

//
// R1795 (0x703) - GPIO CTRL 4
//
pub const WM2200_GP4_DIR: c_uint = 0x8000  /* GP4_DIR */;
pub const WM2200_GP4_DIR_MASK: c_uint = 0x8000  /* GP4_DIR */;

pub const WM2200_GP4_PU: c_uint = 0x4000  /* GP4_PU */;
pub const WM2200_GP4_PU_MASK: c_uint = 0x4000  /* GP4_PU */;

pub const WM2200_GP4_PD: c_uint = 0x2000  /* GP4_PD */;
pub const WM2200_GP4_PD_MASK: c_uint = 0x2000  /* GP4_PD */;

pub const WM2200_GP4_POL: c_uint = 0x0400  /* GP4_POL */;
pub const WM2200_GP4_POL_MASK: c_uint = 0x0400  /* GP4_POL */;

pub const WM2200_GP4_OP_CFG: c_uint = 0x0200  /* GP4_OP_CFG */;
pub const WM2200_GP4_OP_CFG_MASK: c_uint = 0x0200  /* GP4_OP_CFG */;

pub const WM2200_GP4_DB: c_uint = 0x0100  /* GP4_DB */;
pub const WM2200_GP4_DB_MASK: c_uint = 0x0100  /* GP4_DB */;

pub const WM2200_GP4_LVL: c_uint = 0x0040  /* GP4_LVL */;
pub const WM2200_GP4_LVL_MASK: c_uint = 0x0040  /* GP4_LVL */;

pub const WM2200_GP4_FN_MASK: c_uint = 0x003F  /* GP4_FN - [5:0] */;

//
// R1799 (0x707) - ADPS1 IRQ0
//
pub const WM2200_DSP_IRQ1: c_uint = 0x0002  /* DSP_IRQ1 */;
pub const WM2200_DSP_IRQ1_MASK: c_uint = 0x0002  /* DSP_IRQ1 */;

pub const WM2200_DSP_IRQ0: c_uint = 0x0001  /* DSP_IRQ0 */;
pub const WM2200_DSP_IRQ0_MASK: c_uint = 0x0001  /* DSP_IRQ0 */;

//
// R1800 (0x708) - ADPS1 IRQ1
//
pub const WM2200_DSP_IRQ3: c_uint = 0x0002  /* DSP_IRQ3 */;
pub const WM2200_DSP_IRQ3_MASK: c_uint = 0x0002  /* DSP_IRQ3 */;

pub const WM2200_DSP_IRQ2: c_uint = 0x0001  /* DSP_IRQ2 */;
pub const WM2200_DSP_IRQ2_MASK: c_uint = 0x0001  /* DSP_IRQ2 */;

//
// R1801 (0x709) - Misc Pad Ctrl 1
//
pub const WM2200_LDO1ENA_PD: c_uint = 0x8000  /* LDO1ENA_PD */;
pub const WM2200_LDO1ENA_PD_MASK: c_uint = 0x8000  /* LDO1ENA_PD */;

pub const WM2200_MCLK2_PD: c_uint = 0x2000  /* MCLK2_PD */;
pub const WM2200_MCLK2_PD_MASK: c_uint = 0x2000  /* MCLK2_PD */;

pub const WM2200_MCLK1_PD: c_uint = 0x1000  /* MCLK1_PD */;
pub const WM2200_MCLK1_PD_MASK: c_uint = 0x1000  /* MCLK1_PD */;

pub const WM2200_DACLRCLK1_PU: c_uint = 0x0400  /* DACLRCLK1_PU */;
pub const WM2200_DACLRCLK1_PU_MASK: c_uint = 0x0400  /* DACLRCLK1_PU */;

pub const WM2200_DACLRCLK1_PD: c_uint = 0x0200  /* DACLRCLK1_PD */;
pub const WM2200_DACLRCLK1_PD_MASK: c_uint = 0x0200  /* DACLRCLK1_PD */;

pub const WM2200_BCLK1_PU: c_uint = 0x0100  /* BCLK1_PU */;
pub const WM2200_BCLK1_PU_MASK: c_uint = 0x0100  /* BCLK1_PU */;

pub const WM2200_BCLK1_PD: c_uint = 0x0080  /* BCLK1_PD */;
pub const WM2200_BCLK1_PD_MASK: c_uint = 0x0080  /* BCLK1_PD */;

pub const WM2200_DACDAT1_PU: c_uint = 0x0040  /* DACDAT1_PU */;
pub const WM2200_DACDAT1_PU_MASK: c_uint = 0x0040  /* DACDAT1_PU */;

pub const WM2200_DACDAT1_PD: c_uint = 0x0020  /* DACDAT1_PD */;
pub const WM2200_DACDAT1_PD_MASK: c_uint = 0x0020  /* DACDAT1_PD */;

pub const WM2200_DMICDAT3_PD: c_uint = 0x0010  /* DMICDAT3_PD */;
pub const WM2200_DMICDAT3_PD_MASK: c_uint = 0x0010  /* DMICDAT3_PD */;

pub const WM2200_DMICDAT2_PD: c_uint = 0x0008  /* DMICDAT2_PD */;
pub const WM2200_DMICDAT2_PD_MASK: c_uint = 0x0008  /* DMICDAT2_PD */;

pub const WM2200_DMICDAT1_PD: c_uint = 0x0004  /* DMICDAT1_PD */;
pub const WM2200_DMICDAT1_PD_MASK: c_uint = 0x0004  /* DMICDAT1_PD */;

pub const WM2200_RSTB_PU: c_uint = 0x0002  /* RSTB_PU */;
pub const WM2200_RSTB_PU_MASK: c_uint = 0x0002  /* RSTB_PU */;

pub const WM2200_ADDR_PD: c_uint = 0x0001  /* ADDR_PD */;
pub const WM2200_ADDR_PD_MASK: c_uint = 0x0001  /* ADDR_PD */;

//
// R2048 (0x800) - Interrupt Status 1
//
pub const WM2200_DSP_IRQ0_EINT: c_uint = 0x0080  /* DSP_IRQ0_EINT */;
pub const WM2200_DSP_IRQ0_EINT_MASK: c_uint = 0x0080  /* DSP_IRQ0_EINT */;

pub const WM2200_DSP_IRQ1_EINT: c_uint = 0x0040  /* DSP_IRQ1_EINT */;
pub const WM2200_DSP_IRQ1_EINT_MASK: c_uint = 0x0040  /* DSP_IRQ1_EINT */;

pub const WM2200_DSP_IRQ2_EINT: c_uint = 0x0020  /* DSP_IRQ2_EINT */;
pub const WM2200_DSP_IRQ2_EINT_MASK: c_uint = 0x0020  /* DSP_IRQ2_EINT */;

pub const WM2200_DSP_IRQ3_EINT: c_uint = 0x0010  /* DSP_IRQ3_EINT */;
pub const WM2200_DSP_IRQ3_EINT_MASK: c_uint = 0x0010  /* DSP_IRQ3_EINT */;

pub const WM2200_GP4_EINT: c_uint = 0x0008  /* GP4_EINT */;
pub const WM2200_GP4_EINT_MASK: c_uint = 0x0008  /* GP4_EINT */;

pub const WM2200_GP3_EINT: c_uint = 0x0004  /* GP3_EINT */;
pub const WM2200_GP3_EINT_MASK: c_uint = 0x0004  /* GP3_EINT */;

pub const WM2200_GP2_EINT: c_uint = 0x0002  /* GP2_EINT */;
pub const WM2200_GP2_EINT_MASK: c_uint = 0x0002  /* GP2_EINT */;

pub const WM2200_GP1_EINT: c_uint = 0x0001  /* GP1_EINT */;
pub const WM2200_GP1_EINT_MASK: c_uint = 0x0001  /* GP1_EINT */;

//
// R2049 (0x801) - Interrupt Status 1 Mask
//
pub const WM2200_IM_DSP_IRQ0_EINT: c_uint = 0x0080  /* IM_DSP_IRQ0_EINT */;
pub const WM2200_IM_DSP_IRQ0_EINT_MASK: c_uint = 0x0080  /* IM_DSP_IRQ0_EINT */;

pub const WM2200_IM_DSP_IRQ1_EINT: c_uint = 0x0040  /* IM_DSP_IRQ1_EINT */;
pub const WM2200_IM_DSP_IRQ1_EINT_MASK: c_uint = 0x0040  /* IM_DSP_IRQ1_EINT */;

pub const WM2200_IM_DSP_IRQ2_EINT: c_uint = 0x0020  /* IM_DSP_IRQ2_EINT */;
pub const WM2200_IM_DSP_IRQ2_EINT_MASK: c_uint = 0x0020  /* IM_DSP_IRQ2_EINT */;

pub const WM2200_IM_DSP_IRQ3_EINT: c_uint = 0x0010  /* IM_DSP_IRQ3_EINT */;
pub const WM2200_IM_DSP_IRQ3_EINT_MASK: c_uint = 0x0010  /* IM_DSP_IRQ3_EINT */;

pub const WM2200_IM_GP4_EINT: c_uint = 0x0008  /* IM_GP4_EINT */;
pub const WM2200_IM_GP4_EINT_MASK: c_uint = 0x0008  /* IM_GP4_EINT */;

pub const WM2200_IM_GP3_EINT: c_uint = 0x0004  /* IM_GP3_EINT */;
pub const WM2200_IM_GP3_EINT_MASK: c_uint = 0x0004  /* IM_GP3_EINT */;

pub const WM2200_IM_GP2_EINT: c_uint = 0x0002  /* IM_GP2_EINT */;
pub const WM2200_IM_GP2_EINT_MASK: c_uint = 0x0002  /* IM_GP2_EINT */;

pub const WM2200_IM_GP1_EINT: c_uint = 0x0001  /* IM_GP1_EINT */;
pub const WM2200_IM_GP1_EINT_MASK: c_uint = 0x0001  /* IM_GP1_EINT */;

//
// R2050 (0x802) - Interrupt Status 2
//
pub const WM2200_WSEQ_BUSY_EINT: c_uint = 0x0100  /* WSEQ_BUSY_EINT */;
pub const WM2200_WSEQ_BUSY_EINT_MASK: c_uint = 0x0100  /* WSEQ_BUSY_EINT */;

pub const WM2200_FLL_LOCK_EINT: c_uint = 0x0002  /* FLL_LOCK_EINT */;
pub const WM2200_FLL_LOCK_EINT_MASK: c_uint = 0x0002  /* FLL_LOCK_EINT */;

pub const WM2200_CLKGEN_EINT: c_uint = 0x0001  /* CLKGEN_EINT */;
pub const WM2200_CLKGEN_EINT_MASK: c_uint = 0x0001  /* CLKGEN_EINT */;

//
// R2051 (0x803) - Interrupt Raw Status 2
//
pub const WM2200_WSEQ_BUSY_STS: c_uint = 0x0100  /* WSEQ_BUSY_STS */;
pub const WM2200_WSEQ_BUSY_STS_MASK: c_uint = 0x0100  /* WSEQ_BUSY_STS */;

pub const WM2200_FLL_LOCK_STS: c_uint = 0x0002  /* FLL_LOCK_STS */;
pub const WM2200_FLL_LOCK_STS_MASK: c_uint = 0x0002  /* FLL_LOCK_STS */;

pub const WM2200_CLKGEN_STS: c_uint = 0x0001  /* CLKGEN_STS */;
pub const WM2200_CLKGEN_STS_MASK: c_uint = 0x0001  /* CLKGEN_STS */;

//
// R2052 (0x804) - Interrupt Status 2 Mask
//
pub const WM2200_IM_WSEQ_BUSY_EINT: c_uint = 0x0100  /* IM_WSEQ_BUSY_EINT */;
pub const WM2200_IM_WSEQ_BUSY_EINT_MASK: c_uint = 0x0100  /* IM_WSEQ_BUSY_EINT */;

pub const WM2200_IM_FLL_LOCK_EINT: c_uint = 0x0002  /* IM_FLL_LOCK_EINT */;
pub const WM2200_IM_FLL_LOCK_EINT_MASK: c_uint = 0x0002  /* IM_FLL_LOCK_EINT */;

pub const WM2200_IM_CLKGEN_EINT: c_uint = 0x0001  /* IM_CLKGEN_EINT */;
pub const WM2200_IM_CLKGEN_EINT_MASK: c_uint = 0x0001  /* IM_CLKGEN_EINT */;

//
// R2056 (0x808) - Interrupt Control
//
pub const WM2200_IM_IRQ: c_uint = 0x0001  /* IM_IRQ */;
pub const WM2200_IM_IRQ_MASK: c_uint = 0x0001  /* IM_IRQ */;

//
// R2304 (0x900) - EQL_1
//
pub const WM2200_EQL_B1_GAIN_MASK: c_uint = 0xF800  /* EQL_B1_GAIN - [15:11] */;

pub const WM2200_EQL_B2_GAIN_MASK: c_uint = 0x07C0  /* EQL_B2_GAIN - [10:6] */;

pub const WM2200_EQL_B3_GAIN_MASK: c_uint = 0x003E  /* EQL_B3_GAIN - [5:1] */;

pub const WM2200_EQL_ENA: c_uint = 0x0001  /* EQL_ENA */;
pub const WM2200_EQL_ENA_MASK: c_uint = 0x0001  /* EQL_ENA */;

//
// R2305 (0x901) - EQL_2
//
pub const WM2200_EQL_B4_GAIN_MASK: c_uint = 0xF800  /* EQL_B4_GAIN - [15:11] */;

pub const WM2200_EQL_B5_GAIN_MASK: c_uint = 0x07C0  /* EQL_B5_GAIN - [10:6] */;

//
// R2306 (0x902) - EQL_3
//
pub const WM2200_EQL_B1_A_MASK: c_uint = 0xFFFF  /* EQL_B1_A - [15:0] */;

//
// R2307 (0x903) - EQL_4
//
pub const WM2200_EQL_B1_B_MASK: c_uint = 0xFFFF  /* EQL_B1_B - [15:0] */;

//
// R2308 (0x904) - EQL_5
//
pub const WM2200_EQL_B1_PG_MASK: c_uint = 0xFFFF  /* EQL_B1_PG - [15:0] */;

//
// R2309 (0x905) - EQL_6
//
pub const WM2200_EQL_B2_A_MASK: c_uint = 0xFFFF  /* EQL_B2_A - [15:0] */;

//
// R2310 (0x906) - EQL_7
//
pub const WM2200_EQL_B2_B_MASK: c_uint = 0xFFFF  /* EQL_B2_B - [15:0] */;

//
// R2311 (0x907) - EQL_8
//
pub const WM2200_EQL_B2_C_MASK: c_uint = 0xFFFF  /* EQL_B2_C - [15:0] */;

//
// R2312 (0x908) - EQL_9
//
pub const WM2200_EQL_B2_PG_MASK: c_uint = 0xFFFF  /* EQL_B2_PG - [15:0] */;

//
// R2313 (0x909) - EQL_10
//
pub const WM2200_EQL_B3_A_MASK: c_uint = 0xFFFF  /* EQL_B3_A - [15:0] */;

//
// R2314 (0x90A) - EQL_11
//
pub const WM2200_EQL_B3_B_MASK: c_uint = 0xFFFF  /* EQL_B3_B - [15:0] */;

//
// R2315 (0x90B) - EQL_12
//
pub const WM2200_EQL_B3_C_MASK: c_uint = 0xFFFF  /* EQL_B3_C - [15:0] */;

//
// R2316 (0x90C) - EQL_13
//
pub const WM2200_EQL_B3_PG_MASK: c_uint = 0xFFFF  /* EQL_B3_PG - [15:0] */;

//
// R2317 (0x90D) - EQL_14
//
pub const WM2200_EQL_B4_A_MASK: c_uint = 0xFFFF  /* EQL_B4_A - [15:0] */;

//
// R2318 (0x90E) - EQL_15
//
pub const WM2200_EQL_B4_B_MASK: c_uint = 0xFFFF  /* EQL_B4_B - [15:0] */;

//
// R2319 (0x90F) - EQL_16
//
pub const WM2200_EQL_B4_C_MASK: c_uint = 0xFFFF  /* EQL_B4_C - [15:0] */;

//
// R2320 (0x910) - EQL_17
//
pub const WM2200_EQL_B4_PG_MASK: c_uint = 0xFFFF  /* EQL_B4_PG - [15:0] */;

//
// R2321 (0x911) - EQL_18
//
pub const WM2200_EQL_B5_A_MASK: c_uint = 0xFFFF  /* EQL_B5_A - [15:0] */;

//
// R2322 (0x912) - EQL_19
//
pub const WM2200_EQL_B5_B_MASK: c_uint = 0xFFFF  /* EQL_B5_B - [15:0] */;

//
// R2323 (0x913) - EQL_20
//
pub const WM2200_EQL_B5_PG_MASK: c_uint = 0xFFFF  /* EQL_B5_PG - [15:0] */;

//
// R2326 (0x916) - EQR_1
//
pub const WM2200_EQR_B1_GAIN_MASK: c_uint = 0xF800  /* EQR_B1_GAIN - [15:11] */;

pub const WM2200_EQR_B2_GAIN_MASK: c_uint = 0x07C0  /* EQR_B2_GAIN - [10:6] */;

pub const WM2200_EQR_B3_GAIN_MASK: c_uint = 0x003E  /* EQR_B3_GAIN - [5:1] */;

pub const WM2200_EQR_ENA: c_uint = 0x0001  /* EQR_ENA */;
pub const WM2200_EQR_ENA_MASK: c_uint = 0x0001  /* EQR_ENA */;

//
// R2327 (0x917) - EQR_2
//
pub const WM2200_EQR_B4_GAIN_MASK: c_uint = 0xF800  /* EQR_B4_GAIN - [15:11] */;

pub const WM2200_EQR_B5_GAIN_MASK: c_uint = 0x07C0  /* EQR_B5_GAIN - [10:6] */;

//
// R2328 (0x918) - EQR_3
//
pub const WM2200_EQR_B1_A_MASK: c_uint = 0xFFFF  /* EQR_B1_A - [15:0] */;

//
// R2329 (0x919) - EQR_4
//
pub const WM2200_EQR_B1_B_MASK: c_uint = 0xFFFF  /* EQR_B1_B - [15:0] */;

//
// R2330 (0x91A) - EQR_5
//
pub const WM2200_EQR_B1_PG_MASK: c_uint = 0xFFFF  /* EQR_B1_PG - [15:0] */;

//
// R2331 (0x91B) - EQR_6
//
pub const WM2200_EQR_B2_A_MASK: c_uint = 0xFFFF  /* EQR_B2_A - [15:0] */;

//
// R2332 (0x91C) - EQR_7
//
pub const WM2200_EQR_B2_B_MASK: c_uint = 0xFFFF  /* EQR_B2_B - [15:0] */;

//
// R2333 (0x91D) - EQR_8
//
pub const WM2200_EQR_B2_C_MASK: c_uint = 0xFFFF  /* EQR_B2_C - [15:0] */;

//
// R2334 (0x91E) - EQR_9
//
pub const WM2200_EQR_B2_PG_MASK: c_uint = 0xFFFF  /* EQR_B2_PG - [15:0] */;

//
// R2335 (0x91F) - EQR_10
//
pub const WM2200_EQR_B3_A_MASK: c_uint = 0xFFFF  /* EQR_B3_A - [15:0] */;

//
// R2336 (0x920) - EQR_11
//
pub const WM2200_EQR_B3_B_MASK: c_uint = 0xFFFF  /* EQR_B3_B - [15:0] */;

//
// R2337 (0x921) - EQR_12
//
pub const WM2200_EQR_B3_C_MASK: c_uint = 0xFFFF  /* EQR_B3_C - [15:0] */;

//
// R2338 (0x922) - EQR_13
//
pub const WM2200_EQR_B3_PG_MASK: c_uint = 0xFFFF  /* EQR_B3_PG - [15:0] */;

//
// R2339 (0x923) - EQR_14
//
pub const WM2200_EQR_B4_A_MASK: c_uint = 0xFFFF  /* EQR_B4_A - [15:0] */;

//
// R2340 (0x924) - EQR_15
//
pub const WM2200_EQR_B4_B_MASK: c_uint = 0xFFFF  /* EQR_B4_B - [15:0] */;

//
// R2341 (0x925) - EQR_16
//
pub const WM2200_EQR_B4_C_MASK: c_uint = 0xFFFF  /* EQR_B4_C - [15:0] */;

//
// R2342 (0x926) - EQR_17
//
pub const WM2200_EQR_B4_PG_MASK: c_uint = 0xFFFF  /* EQR_B4_PG - [15:0] */;

//
// R2343 (0x927) - EQR_18
//
pub const WM2200_EQR_B5_A_MASK: c_uint = 0xFFFF  /* EQR_B5_A - [15:0] */;

//
// R2344 (0x928) - EQR_19
//
pub const WM2200_EQR_B5_B_MASK: c_uint = 0xFFFF  /* EQR_B5_B - [15:0] */;

//
// R2345 (0x929) - EQR_20
//
pub const WM2200_EQR_B5_PG_MASK: c_uint = 0xFFFF  /* EQR_B5_PG - [15:0] */;

//
// R2366 (0x93E) - HPLPF1_1
//
pub const WM2200_LHPF1_MODE: c_uint = 0x0002  /* LHPF1_MODE */;
pub const WM2200_LHPF1_MODE_MASK: c_uint = 0x0002  /* LHPF1_MODE */;

pub const WM2200_LHPF1_ENA: c_uint = 0x0001  /* LHPF1_ENA */;
pub const WM2200_LHPF1_ENA_MASK: c_uint = 0x0001  /* LHPF1_ENA */;

//
// R2367 (0x93F) - HPLPF1_2
//
pub const WM2200_LHPF1_COEFF_MASK: c_uint = 0xFFFF  /* LHPF1_COEFF - [15:0] */;

//
// R2370 (0x942) - HPLPF2_1
//
pub const WM2200_LHPF2_MODE: c_uint = 0x0002  /* LHPF2_MODE */;
pub const WM2200_LHPF2_MODE_MASK: c_uint = 0x0002  /* LHPF2_MODE */;

pub const WM2200_LHPF2_ENA: c_uint = 0x0001  /* LHPF2_ENA */;
pub const WM2200_LHPF2_ENA_MASK: c_uint = 0x0001  /* LHPF2_ENA */;

//
// R2371 (0x943) - HPLPF2_2
//
pub const WM2200_LHPF2_COEFF_MASK: c_uint = 0xFFFF  /* LHPF2_COEFF - [15:0] */;

//
// R2560 (0xA00) - DSP1 Control 1
//
pub const WM2200_DSP1_RW_SEQUENCE_ENA: c_uint = 0x0001  /* DSP1_RW_SEQUENCE_ENA */;
pub const WM2200_DSP1_RW_SEQUENCE_ENA_MASK: c_uint = 0x0001  /* DSP1_RW_SEQUENCE_ENA */;

//
// R2562 (0xA02) - DSP1 Control 2
//
pub const WM2200_DSP1_PAGE_BASE_PM_0_MASK: c_uint = 0xFF00  /* DSP1_PAGE_BASE_PM - [15:8] */;

//
// R2563 (0xA03) - DSP1 Control 3
//
pub const WM2200_DSP1_PAGE_BASE_DM_0_MASK: c_uint = 0xFF00  /* DSP1_PAGE_BASE_DM - [15:8] */;

//
// R2564 (0xA04) - DSP1 Control 4
//
pub const WM2200_DSP1_PAGE_BASE_ZM_0_MASK: c_uint = 0xFF00  /* DSP1_PAGE_BASE_ZM - [15:8] */;

//
// R2566 (0xA06) - DSP1 Control 5
//
pub const WM2200_DSP1_START_ADDRESS_WDMA_BUFFER_0_MASK: c_uint = 0x3FFF  /* DSP1_START_ADDRESS_WDMA_BUFFER_0 - [13:0] */;

//
// R2567 (0xA07) - DSP1 Control 6
//
pub const WM2200_DSP1_START_ADDRESS_WDMA_BUFFER_1_MASK: c_uint = 0x3FFF  /* DSP1_START_ADDRESS_WDMA_BUFFER_1 - [13:0] */;

//
// R2568 (0xA08) - DSP1 Control 7
//
pub const WM2200_DSP1_START_ADDRESS_WDMA_BUFFER_2_MASK: c_uint = 0x3FFF  /* DSP1_START_ADDRESS_WDMA_BUFFER_2 - [13:0] */;

//
// R2569 (0xA09) - DSP1 Control 8
//
pub const WM2200_DSP1_START_ADDRESS_WDMA_BUFFER_3_MASK: c_uint = 0x3FFF  /* DSP1_START_ADDRESS_WDMA_BUFFER_3 - [13:0] */;

//
// R2570 (0xA0A) - DSP1 Control 9
//
pub const WM2200_DSP1_START_ADDRESS_WDMA_BUFFER_4_MASK: c_uint = 0x3FFF  /* DSP1_START_ADDRESS_WDMA_BUFFER_4 - [13:0] */;

//
// R2571 (0xA0B) - DSP1 Control 10
//
pub const WM2200_DSP1_START_ADDRESS_WDMA_BUFFER_5_MASK: c_uint = 0x3FFF  /* DSP1_START_ADDRESS_WDMA_BUFFER_5 - [13:0] */;

//
// R2572 (0xA0C) - DSP1 Control 11
//
pub const WM2200_DSP1_START_ADDRESS_WDMA_BUFFER_6_MASK: c_uint = 0x3FFF  /* DSP1_START_ADDRESS_WDMA_BUFFER_6 - [13:0] */;

//
// R2573 (0xA0D) - DSP1 Control 12
//
pub const WM2200_DSP1_START_ADDRESS_WDMA_BUFFER_7_MASK: c_uint = 0x3FFF  /* DSP1_START_ADDRESS_WDMA_BUFFER_7 - [13:0] */;

//
// R2575 (0xA0F) - DSP1 Control 13
//
pub const WM2200_DSP1_START_ADDRESS_RDMA_BUFFER_0_MASK: c_uint = 0x3FFF  /* DSP1_START_ADDRESS_RDMA_BUFFER_0 - [13:0] */;

//
// R2576 (0xA10) - DSP1 Control 14
//
pub const WM2200_DSP1_START_ADDRESS_RDMA_BUFFER_1_MASK: c_uint = 0x3FFF  /* DSP1_START_ADDRESS_RDMA_BUFFER_1 - [13:0] */;

//
// R2577 (0xA11) - DSP1 Control 15
//
pub const WM2200_DSP1_START_ADDRESS_RDMA_BUFFER_2_MASK: c_uint = 0x3FFF  /* DSP1_START_ADDRESS_RDMA_BUFFER_2 - [13:0] */;

//
// R2578 (0xA12) - DSP1 Control 16
//
pub const WM2200_DSP1_START_ADDRESS_RDMA_BUFFER_3_MASK: c_uint = 0x3FFF  /* DSP1_START_ADDRESS_RDMA_BUFFER_3 - [13:0] */;

//
// R2579 (0xA13) - DSP1 Control 17
//
pub const WM2200_DSP1_START_ADDRESS_RDMA_BUFFER_4_MASK: c_uint = 0x3FFF  /* DSP1_START_ADDRESS_RDMA_BUFFER_4 - [13:0] */;

//
// R2580 (0xA14) - DSP1 Control 18
//
pub const WM2200_DSP1_START_ADDRESS_RDMA_BUFFER_5_MASK: c_uint = 0x3FFF  /* DSP1_START_ADDRESS_RDMA_BUFFER_5 - [13:0] */;

//
// R2582 (0xA16) - DSP1 Control 19
//
pub const WM2200_DSP1_WDMA_BUFFER_LENGTH_MASK: c_uint = 0x00FF  /* DSP1_WDMA_BUFFER_LENGTH - [7:0] */;

//
// R2583 (0xA17) - DSP1 Control 20
//
pub const WM2200_DSP1_WDMA_CHANNEL_ENABLE_MASK: c_uint = 0x00FF  /* DSP1_WDMA_CHANNEL_ENABLE - [7:0] */;

//
// R2584 (0xA18) - DSP1 Control 21
//
pub const WM2200_DSP1_RDMA_CHANNEL_ENABLE_MASK: c_uint = 0x003F  /* DSP1_RDMA_CHANNEL_ENABLE - [5:0] */;

//
// R2586 (0xA1A) - DSP1 Control 22
//
pub const WM2200_DSP1_DM_SIZE_MASK: c_uint = 0xFFFF  /* DSP1_DM_SIZE - [15:0] */;

//
// R2587 (0xA1B) - DSP1 Control 23
//
pub const WM2200_DSP1_PM_SIZE_MASK: c_uint = 0xFFFF  /* DSP1_PM_SIZE - [15:0] */;

//
// R2588 (0xA1C) - DSP1 Control 24
//
pub const WM2200_DSP1_ZM_SIZE_MASK: c_uint = 0xFFFF  /* DSP1_ZM_SIZE - [15:0] */;

//
// R2590 (0xA1E) - DSP1 Control 25
//
pub const WM2200_DSP1_PING_FULL: c_uint = 0x8000  /* DSP1_PING_FULL */;
pub const WM2200_DSP1_PING_FULL_MASK: c_uint = 0x8000  /* DSP1_PING_FULL */;

pub const WM2200_DSP1_PONG_FULL: c_uint = 0x4000  /* DSP1_PONG_FULL */;
pub const WM2200_DSP1_PONG_FULL_MASK: c_uint = 0x4000  /* DSP1_PONG_FULL */;

pub const WM2200_DSP1_WDMA_ACTIVE_CHANNELS_MASK: c_uint = 0x00FF  /* DSP1_WDMA_ACTIVE_CHANNELS - [7:0] */;

//
// R2592 (0xA20) - DSP1 Control 26
//
pub const WM2200_DSP1_SCRATCH_0_MASK: c_uint = 0xFFFF  /* DSP1_SCRATCH_0 - [15:0] */;

//
// R2593 (0xA21) - DSP1 Control 27
//
pub const WM2200_DSP1_SCRATCH_1_MASK: c_uint = 0xFFFF  /* DSP1_SCRATCH_1 - [15:0] */;

//
// R2594 (0xA22) - DSP1 Control 28
//
pub const WM2200_DSP1_SCRATCH_2_MASK: c_uint = 0xFFFF  /* DSP1_SCRATCH_2 - [15:0] */;

//
// R2595 (0xA23) - DSP1 Control 29
//
pub const WM2200_DSP1_SCRATCH_3_MASK: c_uint = 0xFFFF  /* DSP1_SCRATCH_3 - [15:0] */;

//
// R2596 (0xA24) - DSP1 Control 30
//
pub const WM2200_DSP1_DBG_CLK_ENA: c_uint = 0x0008  /* DSP1_DBG_CLK_ENA */;
pub const WM2200_DSP1_DBG_CLK_ENA_MASK: c_uint = 0x0008  /* DSP1_DBG_CLK_ENA */;

pub const WM2200_DSP1_SYS_ENA: c_uint = 0x0004  /* DSP1_SYS_ENA */;
pub const WM2200_DSP1_SYS_ENA_MASK: c_uint = 0x0004  /* DSP1_SYS_ENA */;

pub const WM2200_DSP1_CORE_ENA: c_uint = 0x0002  /* DSP1_CORE_ENA */;
pub const WM2200_DSP1_CORE_ENA_MASK: c_uint = 0x0002  /* DSP1_CORE_ENA */;

pub const WM2200_DSP1_START: c_uint = 0x0001  /* DSP1_START */;
pub const WM2200_DSP1_START_MASK: c_uint = 0x0001  /* DSP1_START */;

//
// R2598 (0xA26) - DSP1 Control 31
//
pub const WM2200_DSP1_CLK_RATE_MASK: c_uint = 0x0018  /* DSP1_CLK_RATE - [4:3] */;

pub const WM2200_DSP1_CLK_AVAIL: c_uint = 0x0004  /* DSP1_CLK_AVAIL */;
pub const WM2200_DSP1_CLK_AVAIL_MASK: c_uint = 0x0004  /* DSP1_CLK_AVAIL */;

pub const WM2200_DSP1_CLK_REQ_MASK: c_uint = 0x0003  /* DSP1_CLK_REQ - [1:0] */;

//
// R2816 (0xB00) - DSP2 Control 1
//
pub const WM2200_DSP2_RW_SEQUENCE_ENA: c_uint = 0x0001  /* DSP2_RW_SEQUENCE_ENA */;
pub const WM2200_DSP2_RW_SEQUENCE_ENA_MASK: c_uint = 0x0001  /* DSP2_RW_SEQUENCE_ENA */;

//
// R2818 (0xB02) - DSP2 Control 2
//
pub const WM2200_DSP2_PAGE_BASE_PM_0_MASK: c_uint = 0xFF00  /* DSP2_PAGE_BASE_PM - [15:8] */;

//
// R2819 (0xB03) - DSP2 Control 3
//
pub const WM2200_DSP2_PAGE_BASE_DM_0_MASK: c_uint = 0xFF00  /* DSP2_PAGE_BASE_DM - [15:8] */;

//
// R2820 (0xB04) - DSP2 Control 4
//
pub const WM2200_DSP2_PAGE_BASE_ZM_0_MASK: c_uint = 0xFF00  /* DSP2_PAGE_BASE_ZM - [15:8] */;

//
// R2822 (0xB06) - DSP2 Control 5
//
pub const WM2200_DSP2_START_ADDRESS_WDMA_BUFFER_0_MASK: c_uint = 0x3FFF  /* DSP2_START_ADDRESS_WDMA_BUFFER_0 - [13:0] */;

//
// R2823 (0xB07) - DSP2 Control 6
//
pub const WM2200_DSP2_START_ADDRESS_WDMA_BUFFER_1_MASK: c_uint = 0x3FFF  /* DSP2_START_ADDRESS_WDMA_BUFFER_1 - [13:0] */;

//
// R2824 (0xB08) - DSP2 Control 7
//
pub const WM2200_DSP2_START_ADDRESS_WDMA_BUFFER_2_MASK: c_uint = 0x3FFF  /* DSP2_START_ADDRESS_WDMA_BUFFER_2 - [13:0] */;

//
// R2825 (0xB09) - DSP2 Control 8
//
pub const WM2200_DSP2_START_ADDRESS_WDMA_BUFFER_3_MASK: c_uint = 0x3FFF  /* DSP2_START_ADDRESS_WDMA_BUFFER_3 - [13:0] */;

//
// R2826 (0xB0A) - DSP2 Control 9
//
pub const WM2200_DSP2_START_ADDRESS_WDMA_BUFFER_4_MASK: c_uint = 0x3FFF  /* DSP2_START_ADDRESS_WDMA_BUFFER_4 - [13:0] */;

//
// R2827 (0xB0B) - DSP2 Control 10
//
pub const WM2200_DSP2_START_ADDRESS_WDMA_BUFFER_5_MASK: c_uint = 0x3FFF  /* DSP2_START_ADDRESS_WDMA_BUFFER_5 - [13:0] */;

//
// R2828 (0xB0C) - DSP2 Control 11
//
pub const WM2200_DSP2_START_ADDRESS_WDMA_BUFFER_6_MASK: c_uint = 0x3FFF  /* DSP2_START_ADDRESS_WDMA_BUFFER_6 - [13:0] */;

//
// R2829 (0xB0D) - DSP2 Control 12
//
pub const WM2200_DSP2_START_ADDRESS_WDMA_BUFFER_7_MASK: c_uint = 0x3FFF  /* DSP2_START_ADDRESS_WDMA_BUFFER_7 - [13:0] */;

//
// R2831 (0xB0F) - DSP2 Control 13
//
pub const WM2200_DSP2_START_ADDRESS_RDMA_BUFFER_0_MASK: c_uint = 0x3FFF  /* DSP2_START_ADDRESS_RDMA_BUFFER_0 - [13:0] */;

//
// R2832 (0xB10) - DSP2 Control 14
//
pub const WM2200_DSP2_START_ADDRESS_RDMA_BUFFER_1_MASK: c_uint = 0x3FFF  /* DSP2_START_ADDRESS_RDMA_BUFFER_1 - [13:0] */;

//
// R2833 (0xB11) - DSP2 Control 15
//
pub const WM2200_DSP2_START_ADDRESS_RDMA_BUFFER_2_MASK: c_uint = 0x3FFF  /* DSP2_START_ADDRESS_RDMA_BUFFER_2 - [13:0] */;

//
// R2834 (0xB12) - DSP2 Control 16
//
pub const WM2200_DSP2_START_ADDRESS_RDMA_BUFFER_3_MASK: c_uint = 0x3FFF  /* DSP2_START_ADDRESS_RDMA_BUFFER_3 - [13:0] */;

//
// R2835 (0xB13) - DSP2 Control 17
//
pub const WM2200_DSP2_START_ADDRESS_RDMA_BUFFER_4_MASK: c_uint = 0x3FFF  /* DSP2_START_ADDRESS_RDMA_BUFFER_4 - [13:0] */;

//
// R2836 (0xB14) - DSP2 Control 18
//
pub const WM2200_DSP2_START_ADDRESS_RDMA_BUFFER_5_MASK: c_uint = 0x3FFF  /* DSP2_START_ADDRESS_RDMA_BUFFER_5 - [13:0] */;

//
// R2838 (0xB16) - DSP2 Control 19
//
pub const WM2200_DSP2_WDMA_BUFFER_LENGTH_MASK: c_uint = 0x00FF  /* DSP2_WDMA_BUFFER_LENGTH - [7:0] */;

//
// R2839 (0xB17) - DSP2 Control 20
//
pub const WM2200_DSP2_WDMA_CHANNEL_ENABLE_MASK: c_uint = 0x00FF  /* DSP2_WDMA_CHANNEL_ENABLE - [7:0] */;

//
// R2840 (0xB18) - DSP2 Control 21
//
pub const WM2200_DSP2_RDMA_CHANNEL_ENABLE_MASK: c_uint = 0x003F  /* DSP2_RDMA_CHANNEL_ENABLE - [5:0] */;

//
// R2842 (0xB1A) - DSP2 Control 22
//
pub const WM2200_DSP2_DM_SIZE_MASK: c_uint = 0xFFFF  /* DSP2_DM_SIZE - [15:0] */;

//
// R2843 (0xB1B) - DSP2 Control 23
//
pub const WM2200_DSP2_PM_SIZE_MASK: c_uint = 0xFFFF  /* DSP2_PM_SIZE - [15:0] */;

//
// R2844 (0xB1C) - DSP2 Control 24
//
pub const WM2200_DSP2_ZM_SIZE_MASK: c_uint = 0xFFFF  /* DSP2_ZM_SIZE - [15:0] */;

//
// R2846 (0xB1E) - DSP2 Control 25
//
pub const WM2200_DSP2_PING_FULL: c_uint = 0x8000  /* DSP2_PING_FULL */;
pub const WM2200_DSP2_PING_FULL_MASK: c_uint = 0x8000  /* DSP2_PING_FULL */;

pub const WM2200_DSP2_PONG_FULL: c_uint = 0x4000  /* DSP2_PONG_FULL */;
pub const WM2200_DSP2_PONG_FULL_MASK: c_uint = 0x4000  /* DSP2_PONG_FULL */;

pub const WM2200_DSP2_WDMA_ACTIVE_CHANNELS_MASK: c_uint = 0x00FF  /* DSP2_WDMA_ACTIVE_CHANNELS - [7:0] */;

//
// R2848 (0xB20) - DSP2 Control 26
//
pub const WM2200_DSP2_SCRATCH_0_MASK: c_uint = 0xFFFF  /* DSP2_SCRATCH_0 - [15:0] */;

//
// R2849 (0xB21) - DSP2 Control 27
//
pub const WM2200_DSP2_SCRATCH_1_MASK: c_uint = 0xFFFF  /* DSP2_SCRATCH_1 - [15:0] */;

//
// R2850 (0xB22) - DSP2 Control 28
//
pub const WM2200_DSP2_SCRATCH_2_MASK: c_uint = 0xFFFF  /* DSP2_SCRATCH_2 - [15:0] */;

//
// R2851 (0xB23) - DSP2 Control 29
//
pub const WM2200_DSP2_SCRATCH_3_MASK: c_uint = 0xFFFF  /* DSP2_SCRATCH_3 - [15:0] */;

//
// R2852 (0xB24) - DSP2 Control 30
//
pub const WM2200_DSP2_DBG_CLK_ENA: c_uint = 0x0008  /* DSP2_DBG_CLK_ENA */;
pub const WM2200_DSP2_DBG_CLK_ENA_MASK: c_uint = 0x0008  /* DSP2_DBG_CLK_ENA */;

pub const WM2200_DSP2_SYS_ENA: c_uint = 0x0004  /* DSP2_SYS_ENA */;
pub const WM2200_DSP2_SYS_ENA_MASK: c_uint = 0x0004  /* DSP2_SYS_ENA */;

pub const WM2200_DSP2_CORE_ENA: c_uint = 0x0002  /* DSP2_CORE_ENA */;
pub const WM2200_DSP2_CORE_ENA_MASK: c_uint = 0x0002  /* DSP2_CORE_ENA */;

pub const WM2200_DSP2_START: c_uint = 0x0001  /* DSP2_START */;
pub const WM2200_DSP2_START_MASK: c_uint = 0x0001  /* DSP2_START */;

//
// R2854 (0xB26) - DSP2 Control 31
//
pub const WM2200_DSP2_CLK_RATE_MASK: c_uint = 0x0018  /* DSP2_CLK_RATE - [4:3] */;

pub const WM2200_DSP2_CLK_AVAIL: c_uint = 0x0004  /* DSP2_CLK_AVAIL */;
pub const WM2200_DSP2_CLK_AVAIL_MASK: c_uint = 0x0004  /* DSP2_CLK_AVAIL */;

pub const WM2200_DSP2_CLK_REQ_MASK: c_uint = 0x0003  /* DSP2_CLK_REQ - [1:0] */;

