# compile verilog/system verilog design source files
sv xil_defaultlib  "../../../Lab6_Dataflow.srcs/sources_1/new/SevenSegment.sv"
sv xil_defaultlib  "../../../Lab6_Dataflow.srcs/sources_1/new/Dataflow.sv"
verilog xil_defaultlib  "../../../Lab6_Dataflow.srcs/sim_1/imports/Lab6_Dataflow/tb_dataflow.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
