#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_026fa970 .scope module, "control_signals_tb" "control_signals_tb" 2 4;
 .timescale 0 0;
v00107ed0_0 .net "alu_function", 5 0, v00108558_0;  1 drivers
v00107e20_0 .net "alu_op", 5 0, v00108c90_0;  1 drivers
v00108818_0 .net "alu_src", 0 0, v001088c8_0;  1 drivers
v001087c0_0 .net "branch", 0 0, v00108b30_0;  1 drivers
v001082f0_0 .net "cs", 0 0, v00108b88_0;  1 drivers
v00108608_0 .net "jump", 0 0, v00108ce8_0;  1 drivers
v001083a0_0 .net "jump_reg", 0 0, v00108920_0;  1 drivers
v001083f8_0 .net "mem_to_reg", 0 0, v00108be0_0;  1 drivers
v001080e0_0 .net "oe", 0 0, v001089d0_0;  1 drivers
v00107f28_0 .net "op_code", 5 0, v00108710_0;  1 drivers
v00108138_0 .net "reg_dst", 0 0, v00108500_0;  1 drivers
v001084a8_0 .net "reg_write", 0 0, v00107fd8_0;  1 drivers
v00108660_0 .net "rw", 0 0, v00108348_0;  1 drivers
S_026faa40 .scope module, "signals" "control_signals" 2 10, 3 1 0, S_026fa970;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op_code"
    .port_info 1 /INPUT 6 "alu_function"
    .port_info 2 /OUTPUT 1 "reg_dst"
    .port_info 3 /OUTPUT 1 "jump"
    .port_info 4 /OUTPUT 1 "jump_reg"
    .port_info 5 /OUTPUT 1 "branch"
    .port_info 6 /OUTPUT 1 "cs"
    .port_info 7 /OUTPUT 1 "oe"
    .port_info 8 /OUTPUT 1 "rw"
    .port_info 9 /OUTPUT 1 "mem_to_reg"
    .port_info 10 /OUTPUT 1 "alu_src"
    .port_info 11 /OUTPUT 1 "reg_write"
    .port_info 12 /OUTPUT 6 "alu_op"
P_026eadb0 .param/l "ADD" 0 3 36, C4<100000>;
P_026eadd0 .param/l "AND" 0 3 38, C4<100100>;
P_026eadf0 .param/l "IADD" 0 3 24, C4<001000>;
P_026eae10 .param/l "IAND" 0 3 26, C4<001100>;
P_026eae30 .param/l "IBGT" 0 3 23, C4<000111>;
P_026eae50 .param/l "ILW" 0 3 30, C4<100011>;
P_026eae70 .param/l "IOR" 0 3 27, C4<001101>;
P_026eae90 .param/l "ISLL" 0 3 29, C4<001111>;
P_026eaeb0 .param/l "ISLT" 0 3 25, C4<001010>;
P_026eaed0 .param/l "ISW" 0 3 31, C4<101011>;
P_026eaef0 .param/l "IXOR" 0 3 28, C4<001110>;
P_026eaf10 .param/l "JR" 0 3 35, C4<001000>;
P_026eaf30 .param/l "JUMP" 0 3 22, C4<000010>;
P_026eaf50 .param/l "NOP" 0 3 33, C4<000000>;
P_026eaf70 .param/l "OR" 0 3 39, C4<100101>;
P_026eaf90 .param/l "REG" 0 3 21, C4<000000>;
P_026eafb0 .param/l "SLLV" 0 3 34, C4<000100>;
P_026eafd0 .param/l "SLT" 0 3 41, C4<101010>;
P_026eaff0 .param/l "SUB" 0 3 37, C4<100010>;
P_026eb010 .param/l "XOR" 0 3 40, C4<100110>;
v00108a80_0 .net "alu_function", 5 0, v00108558_0;  alias, 1 drivers
v00108c90_0 .var "alu_op", 5 0;
v001088c8_0 .var "alu_src", 0 0;
v00108b30_0 .var "branch", 0 0;
v00108b88_0 .var "cs", 0 0;
v00108ce8_0 .var "jump", 0 0;
v00108920_0 .var "jump_reg", 0 0;
v00108be0_0 .var "mem_to_reg", 0 0;
v001089d0_0 .var "oe", 0 0;
v00108a28_0 .net "op_code", 5 0, v00108710_0;  alias, 1 drivers
v00108500_0 .var "reg_dst", 0 0;
v00107fd8_0 .var "reg_write", 0 0;
v00108348_0 .var "rw", 0 0;
E_026e6448/0 .event edge, v00108a28_0, v00108a80_0, v001089d0_0, v00108348_0;
E_026e6448/1 .event edge, v00108500_0, v00108be0_0, v00108c90_0, v001088c8_0;
E_026e6448/2 .event edge, v00108920_0;
E_026e6448 .event/or E_026e6448/0, E_026e6448/1, E_026e6448/2;
S_02700c00 .scope module, "tester" "control_signals_tester" 2 26, 4 1 0, S_026fa970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "op_code"
    .port_info 1 /OUTPUT 6 "alu_function"
    .port_info 2 /INPUT 1 "reg_dst"
    .port_info 3 /INPUT 1 "jump"
    .port_info 4 /INPUT 1 "jump_reg"
    .port_info 5 /INPUT 1 "branch"
    .port_info 6 /INPUT 1 "cs"
    .port_info 7 /INPUT 1 "oe"
    .port_info 8 /INPUT 1 "rw"
    .port_info 9 /INPUT 1 "mem_to_reg"
    .port_info 10 /INPUT 1 "alu_src"
    .port_info 11 /INPUT 1 "reg_write"
    .port_info 12 /INPUT 6 "alu_op"
P_001052d8 .param/l "ADD" 0 4 46, C4<100000>;
P_001052f8 .param/l "AND" 0 4 48, C4<100100>;
P_00105318 .param/l "IADD" 0 4 34, C4<001000>;
P_00105338 .param/l "IAND" 0 4 36, C4<001100>;
P_00105358 .param/l "IBGT" 0 4 33, C4<000111>;
P_00105378 .param/l "ILW" 0 4 40, C4<100011>;
P_00105398 .param/l "IOR" 0 4 37, C4<001101>;
P_001053b8 .param/l "ISLL" 0 4 39, C4<001111>;
P_001053d8 .param/l "ISLT" 0 4 35, C4<001010>;
P_001053f8 .param/l "ISW" 0 4 41, C4<101011>;
P_00105418 .param/l "IXOR" 0 4 38, C4<001110>;
P_00105438 .param/l "JR" 0 4 45, C4<001000>;
P_00105458 .param/l "JUMP" 0 4 32, C4<000010>;
P_00105478 .param/l "NOP" 0 4 43, C4<000000>;
P_00105498 .param/l "OR" 0 4 49, C4<100101>;
P_001054b8 .param/l "REG" 0 4 31, C4<000000>;
P_001054d8 .param/l "SLLV" 0 4 44, C4<000100>;
P_001054f8 .param/l "SLT" 0 4 51, C4<101010>;
P_00105518 .param/l "SUB" 0 4 47, C4<100010>;
P_00105538 .param/l "XOR" 0 4 50, C4<100110>;
P_00105558 .param/l "delay" 0 4 54, +C4<00000000000000000000000000001010>;
v00108558_0 .var "alu_function", 5 0;
v001085b0_0 .net "alu_op", 5 0, v00108c90_0;  alias, 1 drivers
v00108190_0 .net "alu_src", 0 0, v001088c8_0;  alias, 1 drivers
v00107d70_0 .net "branch", 0 0, v00108b30_0;  alias, 1 drivers
v00108030_0 .net "cs", 0 0, v00108b88_0;  alias, 1 drivers
v001081e8_0 .net "jump", 0 0, v00108ce8_0;  alias, 1 drivers
v00107e78_0 .net "jump_reg", 0 0, v00108920_0;  alias, 1 drivers
v00108298_0 .net "mem_to_reg", 0 0, v00108be0_0;  alias, 1 drivers
v00107dc8_0 .net "oe", 0 0, v001089d0_0;  alias, 1 drivers
v00108710_0 .var "op_code", 5 0;
v00108450_0 .net "reg_dst", 0 0, v00108500_0;  alias, 1 drivers
v00108768_0 .net "reg_write", 0 0, v00107fd8_0;  alias, 1 drivers
v00108088_0 .net "rw", 0 0, v00108348_0;  alias, 1 drivers
    .scope S_026faa40;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108ce8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108b88_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v001089d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108348_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108be0_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00108c90_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v001088c8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00107fd8_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_026faa40;
T_1 ;
    %wait E_026e6448;
    %load/vec4 v00108a28_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %jmp T_1.11;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00108500_0, 0, 1;
    %load/vec4 v00108a80_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_1.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00108ce8_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00108920_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00108c90_0, 0, 6;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108ce8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108920_0, 0, 1;
    %load/vec4 v00108a80_0;
    %store/vec4 v00108c90_0, 0, 6;
T_1.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00108b88_0, 0, 1;
    %load/vec4 v001089d0_0;
    %store/vec4 v001089d0_0, 0, 1;
    %load/vec4 v00108348_0;
    %store/vec4 v00108348_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v001088c8_0, 0, 1;
    %load/vec4 v00108a80_0;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v00108a80_0;
    %cmpi/e 8, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00107fd8_0, 0, 1;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00107fd8_0, 0, 1;
T_1.15 ;
    %jmp T_1.11;
T_1.1 ;
    %load/vec4 v00108500_0;
    %store/vec4 v00108500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00108ce8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00108b88_0, 0, 1;
    %load/vec4 v001089d0_0;
    %store/vec4 v001089d0_0, 0, 1;
    %load/vec4 v00108348_0;
    %store/vec4 v00108348_0, 0, 1;
    %load/vec4 v00108be0_0;
    %store/vec4 v00108be0_0, 0, 1;
    %load/vec4 v00108c90_0;
    %store/vec4 v00108c90_0, 0, 6;
    %load/vec4 v001088c8_0;
    %store/vec4 v001088c8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00107fd8_0, 0, 1;
    %jmp T_1.11;
T_1.2 ;
    %load/vec4 v00108500_0;
    %store/vec4 v00108500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00108ce8_0, 0, 1;
    %load/vec4 v00108920_0;
    %store/vec4 v00108920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00108b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00108b88_0, 0, 1;
    %load/vec4 v001089d0_0;
    %store/vec4 v001089d0_0, 0, 1;
    %load/vec4 v00108348_0;
    %store/vec4 v00108348_0, 0, 1;
    %load/vec4 v00108be0_0;
    %store/vec4 v00108be0_0, 0, 1;
    %pushi/vec4 34, 0, 6;
    %store/vec4 v00108c90_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v001088c8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00107fd8_0, 0, 1;
    %jmp T_1.11;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108ce8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00108b88_0, 0, 1;
    %load/vec4 v001089d0_0;
    %store/vec4 v001089d0_0, 0, 1;
    %load/vec4 v00108348_0;
    %store/vec4 v00108348_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108be0_0, 0, 1;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v00108c90_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v001088c8_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00107fd8_0, 0, 1;
    %jmp T_1.11;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108ce8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00108b88_0, 0, 1;
    %load/vec4 v001089d0_0;
    %store/vec4 v001089d0_0, 0, 1;
    %load/vec4 v00108348_0;
    %store/vec4 v00108348_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108be0_0, 0, 1;
    %pushi/vec4 42, 0, 6;
    %store/vec4 v00108c90_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v001088c8_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00107fd8_0, 0, 1;
    %jmp T_1.11;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108ce8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00108b88_0, 0, 1;
    %load/vec4 v001089d0_0;
    %store/vec4 v001089d0_0, 0, 1;
    %load/vec4 v00108348_0;
    %store/vec4 v00108348_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108be0_0, 0, 1;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v00108c90_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v001088c8_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00107fd8_0, 0, 1;
    %jmp T_1.11;
T_1.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108ce8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00108b88_0, 0, 1;
    %load/vec4 v001089d0_0;
    %store/vec4 v001089d0_0, 0, 1;
    %load/vec4 v00108348_0;
    %store/vec4 v00108348_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108be0_0, 0, 1;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v00108c90_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v001088c8_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00107fd8_0, 0, 1;
    %jmp T_1.11;
T_1.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108ce8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00108b88_0, 0, 1;
    %load/vec4 v001089d0_0;
    %store/vec4 v001089d0_0, 0, 1;
    %load/vec4 v00108348_0;
    %store/vec4 v00108348_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108be0_0, 0, 1;
    %pushi/vec4 38, 0, 6;
    %store/vec4 v00108c90_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v001088c8_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00107fd8_0, 0, 1;
    %jmp T_1.11;
T_1.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108ce8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00108b88_0, 0, 1;
    %load/vec4 v001089d0_0;
    %store/vec4 v001089d0_0, 0, 1;
    %load/vec4 v00108348_0;
    %store/vec4 v00108348_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108be0_0, 0, 1;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v00108c90_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v001088c8_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00107fd8_0, 0, 1;
    %jmp T_1.11;
T_1.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108ce8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108b88_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v001089d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108348_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00108be0_0, 0, 1;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v00108c90_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v001088c8_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00107fd8_0, 0, 1;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v00108500_0;
    %store/vec4 v00108500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108ce8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108b88_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v001089d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00108348_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00108be0_0, 0, 1;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v00108c90_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v001088c8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00107fd8_0, 0, 1;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_02700c00;
T_2 ;
    %vpi_call 4 25 "$display", "\011op_code alu_op \011alu_function \011reg_dst jump \011jump_reg \011branch \011\011cs \011oe \011rw \011mem_to_reg alu_src \011reg_write \011time" {0 0 0};
    %vpi_call 4 26 "$monitor", "\011%h \011%h \011%h \011\011%b \011%b \011%b  \011\011%b \011\011%b \011%b \011%b \011%b \011\011%b \011%b \011%g", v00108710_0, v001085b0_0, v00108558_0, v00108450_0, v001081e8_0, v00107e78_0, v00107d70_0, v00108030_0, v00107dc8_0, v00108088_0, v00108298_0, v00108190_0, v00108768_0, $time {0 0 0};
    %end;
    .thread T_2;
    .scope S_02700c00;
T_3 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00108710_0, 0, 6;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v00108558_0, 0, 6;
    %delay 10, 0;
    %delay 10, 0;
    %delay 10, 0;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v00108558_0, 0, 6;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v00108710_0, 0, 6;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v00108710_0, 0, 6;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v00108710_0, 0, 6;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v00108710_0, 0, 6;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v00108710_0, 0, 6;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v00108710_0, 0, 6;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v00108710_0, 0, 6;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v00108710_0, 0, 6;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v00108710_0, 0, 6;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 43, 0, 6;
    %store/vec4 v00108710_0, 0, 6;
    %delay 10, 0;
    %delay 10, 0;
    %end;
    .thread T_3;
    .scope S_026fa970;
T_4 ;
    %vpi_call 2 43 "$dumpfile", "control_signals.vcd" {0 0 0};
    %vpi_call 2 44 "$dumpvars", 32'sb00000000000000000000000000000001, S_026faa40 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "control_signals_tb.v";
    "./control_signals.v";
    "./control_signals_tester.v";
