{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 03 20:34:25 2006 " "Info: Processing started: Tue Oct 03 20:34:25 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off I2C -c I2C --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off I2C -c I2C --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "i2c_slave:comb_28\|main_out\[0\] " "Warning: Node \"i2c_slave:comb_28\|main_out\[0\]\" is a latch" {  } { { "i2c_slave.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/i2c_slave.v" 279 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "I2C.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/I2C.v" 33 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "i2c_slave:comb_28\|cyc_cnt\[1\] " "Info: Detected ripple clock \"i2c_slave:comb_28\|cyc_cnt\[1\]\" as buffer" {  } { { "i2c_slave.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/i2c_slave.v" 207 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "i2c_slave:comb_28\|cyc_cnt\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "i2c_slave:comb_28\|cyc_cnt\[2\] " "Info: Detected ripple clock \"i2c_slave:comb_28\|cyc_cnt\[2\]\" as buffer" {  } { { "i2c_slave.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/i2c_slave.v" 207 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "i2c_slave:comb_28\|cyc_cnt\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "i2c_slave:comb_28\|Decoder1~25 " "Info: Detected gated clock \"i2c_slave:comb_28\|Decoder1~25\" as buffer" {  } { { "i2c_slave.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/i2c_slave.v" 268 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "i2c_slave:comb_28\|Decoder1~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "deglitch:deglitch_sda\|out " "Info: Detected ripple clock \"deglitch:deglitch_sda\|out\" as buffer" {  } { { "deglitch.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/deglitch.v" 34 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "deglitch:deglitch_sda\|out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "deglitch:deglitch_scl\|out " "Info: Detected ripple clock \"deglitch:deglitch_scl\|out\" as buffer" {  } { { "deglitch.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/deglitch.v" 34 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "deglitch:deglitch_scl\|out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register i2c_slave:comb_28\|rcv_cntr\[2\] register i2c_slave:comb_28\|int_reg0\[0\] 110.5 MHz 9.05 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 110.5 MHz between source register \"i2c_slave:comb_28\|rcv_cntr\[2\]\" and destination register \"i2c_slave:comb_28\|int_reg0\[0\]\" (period= 9.05 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.275 ns + Longest register register " "Info: + Longest register to register delay is 4.275 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns i2c_slave:comb_28\|rcv_cntr\[2\] 1 REG LCFF_X14_Y2_N27 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y2_N27; Fanout = 7; REG Node = 'i2c_slave:comb_28\|rcv_cntr\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { i2c_slave:comb_28|rcv_cntr[2] } "NODE_NAME" } } { "i2c_slave.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/i2c_slave.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.796 ns) + CELL(0.370 ns) 1.166 ns i2c_slave:comb_28\|Equal1~38 2 COMB LCCOMB_X14_Y2_N12 8 " "Info: 2: + IC(0.796 ns) + CELL(0.370 ns) = 1.166 ns; Loc. = LCCOMB_X14_Y2_N12; Fanout = 8; COMB Node = 'i2c_slave:comb_28\|Equal1~38'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.166 ns" { i2c_slave:comb_28|rcv_cntr[2] i2c_slave:comb_28|Equal1~38 } "NODE_NAME" } } { "i2c_slave.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/i2c_slave.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.206 ns) 1.772 ns i2c_slave:comb_28\|ack~18 3 COMB LCCOMB_X14_Y2_N2 3 " "Info: 3: + IC(0.400 ns) + CELL(0.206 ns) = 1.772 ns; Loc. = LCCOMB_X14_Y2_N2; Fanout = 3; COMB Node = 'i2c_slave:comb_28\|ack~18'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.606 ns" { i2c_slave:comb_28|Equal1~38 i2c_slave:comb_28|ack~18 } "NODE_NAME" } } { "i2c_slave.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/i2c_slave.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 2.363 ns i2c_slave:comb_28\|int_reg0\[0\]~313 4 COMB LCCOMB_X14_Y2_N16 8 " "Info: 4: + IC(0.385 ns) + CELL(0.206 ns) = 2.363 ns; Loc. = LCCOMB_X14_Y2_N16; Fanout = 8; COMB Node = 'i2c_slave:comb_28\|int_reg0\[0\]~313'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.591 ns" { i2c_slave:comb_28|ack~18 i2c_slave:comb_28|int_reg0[0]~313 } "NODE_NAME" } } { "i2c_slave.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/i2c_slave.v" 261 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.057 ns) + CELL(0.855 ns) 4.275 ns i2c_slave:comb_28\|int_reg0\[0\] 5 REG LCFF_X13_Y1_N9 1 " "Info: 5: + IC(1.057 ns) + CELL(0.855 ns) = 4.275 ns; Loc. = LCFF_X13_Y1_N9; Fanout = 1; REG Node = 'i2c_slave:comb_28\|int_reg0\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.912 ns" { i2c_slave:comb_28|int_reg0[0]~313 i2c_slave:comb_28|int_reg0[0] } "NODE_NAME" } } { "i2c_slave.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/i2c_slave.v" 261 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.637 ns ( 38.29 % ) " "Info: Total cell delay = 1.637 ns ( 38.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.638 ns ( 61.71 % ) " "Info: Total interconnect delay = 2.638 ns ( 61.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.275 ns" { i2c_slave:comb_28|rcv_cntr[2] i2c_slave:comb_28|Equal1~38 i2c_slave:comb_28|ack~18 i2c_slave:comb_28|int_reg0[0]~313 i2c_slave:comb_28|int_reg0[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.275 ns" { i2c_slave:comb_28|rcv_cntr[2] i2c_slave:comb_28|Equal1~38 i2c_slave:comb_28|ack~18 i2c_slave:comb_28|int_reg0[0]~313 i2c_slave:comb_28|int_reg0[0] } { 0.000ns 0.796ns 0.400ns 0.385ns 1.057ns } { 0.000ns 0.370ns 0.206ns 0.206ns 0.855ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.014 ns - Smallest " "Info: - Smallest clock skew is 0.014 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 5.771 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 5.771 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns CLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "I2C.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/I2C.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.270 ns CLK~clkctrl 2 COMB CLKCTRL_G2 15 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 15; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.140 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "I2C.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/I2C.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.970 ns) 3.067 ns deglitch:deglitch_scl\|out 3 REG LCFF_X27_Y6_N21 4 " "Info: 3: + IC(0.827 ns) + CELL(0.970 ns) = 3.067 ns; Loc. = LCFF_X27_Y6_N21; Fanout = 4; REG Node = 'deglitch:deglitch_scl\|out'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.797 ns" { CLK~clkctrl deglitch:deglitch_scl|out } "NODE_NAME" } } { "deglitch.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/deglitch.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.186 ns) + CELL(0.000 ns) 4.253 ns deglitch:deglitch_scl\|out~clkctrl 4 COMB CLKCTRL_G4 28 " "Info: 4: + IC(1.186 ns) + CELL(0.000 ns) = 4.253 ns; Loc. = CLKCTRL_G4; Fanout = 28; COMB Node = 'deglitch:deglitch_scl\|out~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.186 ns" { deglitch:deglitch_scl|out deglitch:deglitch_scl|out~clkctrl } "NODE_NAME" } } { "deglitch.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/deglitch.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.666 ns) 5.771 ns i2c_slave:comb_28\|int_reg0\[0\] 5 REG LCFF_X13_Y1_N9 1 " "Info: 5: + IC(0.852 ns) + CELL(0.666 ns) = 5.771 ns; Loc. = LCFF_X13_Y1_N9; Fanout = 1; REG Node = 'i2c_slave:comb_28\|int_reg0\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.518 ns" { deglitch:deglitch_scl|out~clkctrl i2c_slave:comb_28|int_reg0[0] } "NODE_NAME" } } { "i2c_slave.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/i2c_slave.v" 261 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.766 ns ( 47.93 % ) " "Info: Total cell delay = 2.766 ns ( 47.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.005 ns ( 52.07 % ) " "Info: Total interconnect delay = 3.005 ns ( 52.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.771 ns" { CLK CLK~clkctrl deglitch:deglitch_scl|out deglitch:deglitch_scl|out~clkctrl i2c_slave:comb_28|int_reg0[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.771 ns" { CLK CLK~combout CLK~clkctrl deglitch:deglitch_scl|out deglitch:deglitch_scl|out~clkctrl i2c_slave:comb_28|int_reg0[0] } { 0.000ns 0.000ns 0.140ns 0.827ns 1.186ns 0.852ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 5.757 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 5.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns CLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "I2C.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/I2C.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.270 ns CLK~clkctrl 2 COMB CLKCTRL_G2 15 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 15; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.140 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "I2C.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/I2C.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.970 ns) 3.067 ns deglitch:deglitch_scl\|out 3 REG LCFF_X27_Y6_N21 4 " "Info: 3: + IC(0.827 ns) + CELL(0.970 ns) = 3.067 ns; Loc. = LCFF_X27_Y6_N21; Fanout = 4; REG Node = 'deglitch:deglitch_scl\|out'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.797 ns" { CLK~clkctrl deglitch:deglitch_scl|out } "NODE_NAME" } } { "deglitch.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/deglitch.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.186 ns) + CELL(0.000 ns) 4.253 ns deglitch:deglitch_scl\|out~clkctrl 4 COMB CLKCTRL_G4 28 " "Info: 4: + IC(1.186 ns) + CELL(0.000 ns) = 4.253 ns; Loc. = CLKCTRL_G4; Fanout = 28; COMB Node = 'deglitch:deglitch_scl\|out~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.186 ns" { deglitch:deglitch_scl|out deglitch:deglitch_scl|out~clkctrl } "NODE_NAME" } } { "deglitch.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/deglitch.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.666 ns) 5.757 ns i2c_slave:comb_28\|rcv_cntr\[2\] 5 REG LCFF_X14_Y2_N27 7 " "Info: 5: + IC(0.838 ns) + CELL(0.666 ns) = 5.757 ns; Loc. = LCFF_X14_Y2_N27; Fanout = 7; REG Node = 'i2c_slave:comb_28\|rcv_cntr\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.504 ns" { deglitch:deglitch_scl|out~clkctrl i2c_slave:comb_28|rcv_cntr[2] } "NODE_NAME" } } { "i2c_slave.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/i2c_slave.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.766 ns ( 48.05 % ) " "Info: Total cell delay = 2.766 ns ( 48.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.991 ns ( 51.95 % ) " "Info: Total interconnect delay = 2.991 ns ( 51.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.757 ns" { CLK CLK~clkctrl deglitch:deglitch_scl|out deglitch:deglitch_scl|out~clkctrl i2c_slave:comb_28|rcv_cntr[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.757 ns" { CLK CLK~combout CLK~clkctrl deglitch:deglitch_scl|out deglitch:deglitch_scl|out~clkctrl i2c_slave:comb_28|rcv_cntr[2] } { 0.000ns 0.000ns 0.140ns 0.827ns 1.186ns 0.838ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.771 ns" { CLK CLK~clkctrl deglitch:deglitch_scl|out deglitch:deglitch_scl|out~clkctrl i2c_slave:comb_28|int_reg0[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.771 ns" { CLK CLK~combout CLK~clkctrl deglitch:deglitch_scl|out deglitch:deglitch_scl|out~clkctrl i2c_slave:comb_28|int_reg0[0] } { 0.000ns 0.000ns 0.140ns 0.827ns 1.186ns 0.852ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.757 ns" { CLK CLK~clkctrl deglitch:deglitch_scl|out deglitch:deglitch_scl|out~clkctrl i2c_slave:comb_28|rcv_cntr[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.757 ns" { CLK CLK~combout CLK~clkctrl deglitch:deglitch_scl|out deglitch:deglitch_scl|out~clkctrl i2c_slave:comb_28|rcv_cntr[2] } { 0.000ns 0.000ns 0.140ns 0.827ns 1.186ns 0.838ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "i2c_slave.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/i2c_slave.v" 113 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "i2c_slave.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/i2c_slave.v" 261 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two" {  } { { "i2c_slave.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/i2c_slave.v" 113 -1 0 } } { "i2c_slave.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/i2c_slave.v" 261 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.275 ns" { i2c_slave:comb_28|rcv_cntr[2] i2c_slave:comb_28|Equal1~38 i2c_slave:comb_28|ack~18 i2c_slave:comb_28|int_reg0[0]~313 i2c_slave:comb_28|int_reg0[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.275 ns" { i2c_slave:comb_28|rcv_cntr[2] i2c_slave:comb_28|Equal1~38 i2c_slave:comb_28|ack~18 i2c_slave:comb_28|int_reg0[0]~313 i2c_slave:comb_28|int_reg0[0] } { 0.000ns 0.796ns 0.400ns 0.385ns 1.057ns } { 0.000ns 0.370ns 0.206ns 0.206ns 0.855ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.771 ns" { CLK CLK~clkctrl deglitch:deglitch_scl|out deglitch:deglitch_scl|out~clkctrl i2c_slave:comb_28|int_reg0[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.771 ns" { CLK CLK~combout CLK~clkctrl deglitch:deglitch_scl|out deglitch:deglitch_scl|out~clkctrl i2c_slave:comb_28|int_reg0[0] } { 0.000ns 0.000ns 0.140ns 0.827ns 1.186ns 0.852ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.757 ns" { CLK CLK~clkctrl deglitch:deglitch_scl|out deglitch:deglitch_scl|out~clkctrl i2c_slave:comb_28|rcv_cntr[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.757 ns" { CLK CLK~combout CLK~clkctrl deglitch:deglitch_scl|out deglitch:deglitch_scl|out~clkctrl i2c_slave:comb_28|rcv_cntr[2] } { 0.000ns 0.000ns 0.140ns 0.827ns 1.186ns 0.838ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 3 " "Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "deglitch:deglitch_scl\|out i2c_slave:comb_28\|start CLK 1.343 ns " "Info: Found hold time violation between source  pin or register \"deglitch:deglitch_scl\|out\" and destination pin or register \"i2c_slave:comb_28\|start\" for clock \"CLK\" (Hold time is 1.343 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.598 ns + Largest " "Info: + Largest clock skew is 2.598 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 5.361 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 5.361 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns CLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "I2C.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/I2C.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.270 ns CLK~clkctrl 2 COMB CLKCTRL_G2 15 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 15; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.140 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "I2C.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/I2C.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.970 ns) 3.052 ns deglitch:deglitch_sda\|out 3 REG LCFF_X1_Y6_N17 8 " "Info: 3: + IC(0.812 ns) + CELL(0.970 ns) = 3.052 ns; Loc. = LCFF_X1_Y6_N17; Fanout = 8; REG Node = 'deglitch:deglitch_sda\|out'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.782 ns" { CLK~clkctrl deglitch:deglitch_sda|out } "NODE_NAME" } } { "deglitch.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/deglitch.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(0.000 ns) 3.868 ns deglitch:deglitch_sda\|out~clkctrl 4 COMB CLKCTRL_G0 2 " "Info: 4: + IC(0.816 ns) + CELL(0.000 ns) = 3.868 ns; Loc. = CLKCTRL_G0; Fanout = 2; COMB Node = 'deglitch:deglitch_sda\|out~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.816 ns" { deglitch:deglitch_sda|out deglitch:deglitch_sda|out~clkctrl } "NODE_NAME" } } { "deglitch.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/deglitch.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 5.361 ns i2c_slave:comb_28\|start 5 REG LCFF_X27_Y6_N13 7 " "Info: 5: + IC(0.827 ns) + CELL(0.666 ns) = 5.361 ns; Loc. = LCFF_X27_Y6_N13; Fanout = 7; REG Node = 'i2c_slave:comb_28\|start'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.493 ns" { deglitch:deglitch_sda|out~clkctrl i2c_slave:comb_28|start } "NODE_NAME" } } { "i2c_slave.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/i2c_slave.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.766 ns ( 51.59 % ) " "Info: Total cell delay = 2.766 ns ( 51.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.595 ns ( 48.41 % ) " "Info: Total interconnect delay = 2.595 ns ( 48.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.361 ns" { CLK CLK~clkctrl deglitch:deglitch_sda|out deglitch:deglitch_sda|out~clkctrl i2c_slave:comb_28|start } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.361 ns" { CLK CLK~combout CLK~clkctrl deglitch:deglitch_sda|out deglitch:deglitch_sda|out~clkctrl i2c_slave:comb_28|start } { 0.000ns 0.000ns 0.140ns 0.812ns 0.816ns 0.827ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.763 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 2.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns CLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "I2C.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/I2C.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.270 ns CLK~clkctrl 2 COMB CLKCTRL_G2 15 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 15; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.140 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "I2C.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/I2C.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 2.763 ns deglitch:deglitch_scl\|out 3 REG LCFF_X27_Y6_N21 4 " "Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.763 ns; Loc. = LCFF_X27_Y6_N21; Fanout = 4; REG Node = 'deglitch:deglitch_scl\|out'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.493 ns" { CLK~clkctrl deglitch:deglitch_scl|out } "NODE_NAME" } } { "deglitch.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/deglitch.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 65.00 % ) " "Info: Total cell delay = 1.796 ns ( 65.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.967 ns ( 35.00 % ) " "Info: Total interconnect delay = 0.967 ns ( 35.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.763 ns" { CLK CLK~clkctrl deglitch:deglitch_scl|out } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.763 ns" { CLK CLK~combout CLK~clkctrl deglitch:deglitch_scl|out } { 0.000ns 0.000ns 0.140ns 0.827ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.361 ns" { CLK CLK~clkctrl deglitch:deglitch_sda|out deglitch:deglitch_sda|out~clkctrl i2c_slave:comb_28|start } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.361 ns" { CLK CLK~combout CLK~clkctrl deglitch:deglitch_sda|out deglitch:deglitch_sda|out~clkctrl i2c_slave:comb_28|start } { 0.000ns 0.000ns 0.140ns 0.812ns 0.816ns 0.827ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.763 ns" { CLK CLK~clkctrl deglitch:deglitch_scl|out } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.763 ns" { CLK CLK~combout CLK~clkctrl deglitch:deglitch_scl|out } { 0.000ns 0.000ns 0.140ns 0.827ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "deglitch.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/deglitch.v" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.257 ns - Shortest register register " "Info: - Shortest register to register delay is 1.257 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns deglitch:deglitch_scl\|out 1 REG LCFF_X27_Y6_N21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y6_N21; Fanout = 4; REG Node = 'deglitch:deglitch_scl\|out'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { deglitch:deglitch_scl|out } "NODE_NAME" } } { "deglitch.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/deglitch.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.402 ns) + CELL(0.855 ns) 1.257 ns i2c_slave:comb_28\|start 2 REG LCFF_X27_Y6_N13 7 " "Info: 2: + IC(0.402 ns) + CELL(0.855 ns) = 1.257 ns; Loc. = LCFF_X27_Y6_N13; Fanout = 7; REG Node = 'i2c_slave:comb_28\|start'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.257 ns" { deglitch:deglitch_scl|out i2c_slave:comb_28|start } "NODE_NAME" } } { "i2c_slave.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/i2c_slave.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.855 ns ( 68.02 % ) " "Info: Total cell delay = 0.855 ns ( 68.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.402 ns ( 31.98 % ) " "Info: Total interconnect delay = 0.402 ns ( 31.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.257 ns" { deglitch:deglitch_scl|out i2c_slave:comb_28|start } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.257 ns" { deglitch:deglitch_scl|out i2c_slave:comb_28|start } { 0.000ns 0.402ns } { 0.000ns 0.855ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "i2c_slave.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/i2c_slave.v" 90 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two" {  } { { "deglitch.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/deglitch.v" 34 -1 0 } } { "i2c_slave.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/i2c_slave.v" 90 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.361 ns" { CLK CLK~clkctrl deglitch:deglitch_sda|out deglitch:deglitch_sda|out~clkctrl i2c_slave:comb_28|start } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.361 ns" { CLK CLK~combout CLK~clkctrl deglitch:deglitch_sda|out deglitch:deglitch_sda|out~clkctrl i2c_slave:comb_28|start } { 0.000ns 0.000ns 0.140ns 0.812ns 0.816ns 0.827ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.763 ns" { CLK CLK~clkctrl deglitch:deglitch_scl|out } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.763 ns" { CLK CLK~combout CLK~clkctrl deglitch:deglitch_scl|out } { 0.000ns 0.000ns 0.140ns 0.827ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.257 ns" { deglitch:deglitch_scl|out i2c_slave:comb_28|start } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.257 ns" { deglitch:deglitch_scl|out i2c_slave:comb_28|start } { 0.000ns 0.402ns } { 0.000ns 0.855ns } } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "deglitch:deglitch_sda\|out sda CLK 5.735 ns register " "Info: tsu for register \"deglitch:deglitch_sda\|out\" (data pin = \"sda\", clock pin = \"CLK\") is 5.735 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.523 ns + Longest pin register " "Info: + Longest pin to register delay is 8.523 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sda 1 PIN PIN_116 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_116; Fanout = 1; PIN Node = 'sda'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { sda } "NODE_NAME" } } { "I2C.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/I2C.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns sda~2 2 COMB IOC_X28_Y4_N0 2 " "Info: 2: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = IOC_X28_Y4_N0; Fanout = 2; COMB Node = 'sda~2'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.995 ns" { sda sda~2 } "NODE_NAME" } } { "I2C.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/I2C.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.796 ns) + CELL(0.624 ns) 8.415 ns deglitch:deglitch_sda\|out~89 3 COMB LCCOMB_X1_Y6_N16 1 " "Info: 3: + IC(6.796 ns) + CELL(0.624 ns) = 8.415 ns; Loc. = LCCOMB_X1_Y6_N16; Fanout = 1; COMB Node = 'deglitch:deglitch_sda\|out~89'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.420 ns" { sda~2 deglitch:deglitch_sda|out~89 } "NODE_NAME" } } { "deglitch.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/deglitch.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.523 ns deglitch:deglitch_sda\|out 4 REG LCFF_X1_Y6_N17 8 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 8.523 ns; Loc. = LCFF_X1_Y6_N17; Fanout = 8; REG Node = 'deglitch:deglitch_sda\|out'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.108 ns" { deglitch:deglitch_sda|out~89 deglitch:deglitch_sda|out } "NODE_NAME" } } { "deglitch.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/deglitch.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.727 ns ( 20.26 % ) " "Info: Total cell delay = 1.727 ns ( 20.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.796 ns ( 79.74 % ) " "Info: Total interconnect delay = 6.796 ns ( 79.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.523 ns" { sda sda~2 deglitch:deglitch_sda|out~89 deglitch:deglitch_sda|out } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.523 ns" { sda sda~2 deglitch:deglitch_sda|out~89 deglitch:deglitch_sda|out } { 0.000ns 0.000ns 6.796ns 0.000ns } { 0.000ns 0.995ns 0.624ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "deglitch.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/deglitch.v" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.748 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns CLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "I2C.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/I2C.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.270 ns CLK~clkctrl 2 COMB CLKCTRL_G2 15 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 15; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.140 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "I2C.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/I2C.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.666 ns) 2.748 ns deglitch:deglitch_sda\|out 3 REG LCFF_X1_Y6_N17 8 " "Info: 3: + IC(0.812 ns) + CELL(0.666 ns) = 2.748 ns; Loc. = LCFF_X1_Y6_N17; Fanout = 8; REG Node = 'deglitch:deglitch_sda\|out'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.478 ns" { CLK~clkctrl deglitch:deglitch_sda|out } "NODE_NAME" } } { "deglitch.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/deglitch.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 65.36 % ) " "Info: Total cell delay = 1.796 ns ( 65.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.952 ns ( 34.64 % ) " "Info: Total interconnect delay = 0.952 ns ( 34.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.748 ns" { CLK CLK~clkctrl deglitch:deglitch_sda|out } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.748 ns" { CLK CLK~combout CLK~clkctrl deglitch:deglitch_sda|out } { 0.000ns 0.000ns 0.140ns 0.812ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.523 ns" { sda sda~2 deglitch:deglitch_sda|out~89 deglitch:deglitch_sda|out } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.523 ns" { sda sda~2 deglitch:deglitch_sda|out~89 deglitch:deglitch_sda|out } { 0.000ns 0.000ns 6.796ns 0.000ns } { 0.000ns 0.995ns 0.624ns 0.108ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.748 ns" { CLK CLK~clkctrl deglitch:deglitch_sda|out } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.748 ns" { CLK CLK~combout CLK~clkctrl deglitch:deglitch_sda|out } { 0.000ns 0.000ns 0.140ns 0.812ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK sda i2c_slave:comb_28\|i2c_sm\[1\] 14.455 ns register " "Info: tco from clock \"CLK\" to destination pin \"sda\" through register \"i2c_slave:comb_28\|i2c_sm\[1\]\" is 14.455 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 5.757 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 5.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns CLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "I2C.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/I2C.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.270 ns CLK~clkctrl 2 COMB CLKCTRL_G2 15 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 15; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.140 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "I2C.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/I2C.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.970 ns) 3.067 ns deglitch:deglitch_scl\|out 3 REG LCFF_X27_Y6_N21 4 " "Info: 3: + IC(0.827 ns) + CELL(0.970 ns) = 3.067 ns; Loc. = LCFF_X27_Y6_N21; Fanout = 4; REG Node = 'deglitch:deglitch_scl\|out'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.797 ns" { CLK~clkctrl deglitch:deglitch_scl|out } "NODE_NAME" } } { "deglitch.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/deglitch.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.186 ns) + CELL(0.000 ns) 4.253 ns deglitch:deglitch_scl\|out~clkctrl 4 COMB CLKCTRL_G4 28 " "Info: 4: + IC(1.186 ns) + CELL(0.000 ns) = 4.253 ns; Loc. = CLKCTRL_G4; Fanout = 28; COMB Node = 'deglitch:deglitch_scl\|out~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.186 ns" { deglitch:deglitch_scl|out deglitch:deglitch_scl|out~clkctrl } "NODE_NAME" } } { "deglitch.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/deglitch.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.666 ns) 5.757 ns i2c_slave:comb_28\|i2c_sm\[1\] 5 REG LCFF_X14_Y2_N7 9 " "Info: 5: + IC(0.838 ns) + CELL(0.666 ns) = 5.757 ns; Loc. = LCFF_X14_Y2_N7; Fanout = 9; REG Node = 'i2c_slave:comb_28\|i2c_sm\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.504 ns" { deglitch:deglitch_scl|out~clkctrl i2c_slave:comb_28|i2c_sm[1] } "NODE_NAME" } } { "i2c_slave.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/i2c_slave.v" 195 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.766 ns ( 48.05 % ) " "Info: Total cell delay = 2.766 ns ( 48.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.991 ns ( 51.95 % ) " "Info: Total interconnect delay = 2.991 ns ( 51.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.757 ns" { CLK CLK~clkctrl deglitch:deglitch_scl|out deglitch:deglitch_scl|out~clkctrl i2c_slave:comb_28|i2c_sm[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.757 ns" { CLK CLK~combout CLK~clkctrl deglitch:deglitch_scl|out deglitch:deglitch_scl|out~clkctrl i2c_slave:comb_28|i2c_sm[1] } { 0.000ns 0.000ns 0.140ns 0.827ns 1.186ns 0.838ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "i2c_slave.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/i2c_slave.v" 195 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.394 ns + Longest register pin " "Info: + Longest register to pin delay is 8.394 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns i2c_slave:comb_28\|i2c_sm\[1\] 1 REG LCFF_X14_Y2_N7 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y2_N7; Fanout = 9; REG Node = 'i2c_slave:comb_28\|i2c_sm\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { i2c_slave:comb_28|i2c_sm[1] } "NODE_NAME" } } { "i2c_slave.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/i2c_slave.v" 195 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.616 ns) + CELL(0.604 ns) 2.220 ns i2c_slave:comb_28\|sda_out~34 2 COMB LCCOMB_X14_Y3_N24 1 " "Info: 2: + IC(1.616 ns) + CELL(0.604 ns) = 2.220 ns; Loc. = LCCOMB_X14_Y3_N24; Fanout = 1; COMB Node = 'i2c_slave:comb_28\|sda_out~34'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.220 ns" { i2c_slave:comb_28|i2c_sm[1] i2c_slave:comb_28|sda_out~34 } "NODE_NAME" } } { "i2c_slave.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/i2c_slave.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.651 ns) 3.264 ns sda~0 3 COMB LCCOMB_X14_Y3_N0 1 " "Info: 3: + IC(0.393 ns) + CELL(0.651 ns) = 3.264 ns; Loc. = LCCOMB_X14_Y3_N0; Fanout = 1; COMB Node = 'sda~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.044 ns" { i2c_slave:comb_28|sda_out~34 sda~0 } "NODE_NAME" } } { "I2C.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/I2C.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.024 ns) + CELL(3.106 ns) 8.394 ns sda 4 PIN PIN_116 0 " "Info: 4: + IC(2.024 ns) + CELL(3.106 ns) = 8.394 ns; Loc. = PIN_116; Fanout = 0; PIN Node = 'sda'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.130 ns" { sda~0 sda } "NODE_NAME" } } { "I2C.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/I2C.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.361 ns ( 51.95 % ) " "Info: Total cell delay = 4.361 ns ( 51.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.033 ns ( 48.05 % ) " "Info: Total interconnect delay = 4.033 ns ( 48.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.394 ns" { i2c_slave:comb_28|i2c_sm[1] i2c_slave:comb_28|sda_out~34 sda~0 sda } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.394 ns" { i2c_slave:comb_28|i2c_sm[1] i2c_slave:comb_28|sda_out~34 sda~0 sda } { 0.000ns 1.616ns 0.393ns 2.024ns } { 0.000ns 0.604ns 0.651ns 3.106ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.757 ns" { CLK CLK~clkctrl deglitch:deglitch_scl|out deglitch:deglitch_scl|out~clkctrl i2c_slave:comb_28|i2c_sm[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.757 ns" { CLK CLK~combout CLK~clkctrl deglitch:deglitch_scl|out deglitch:deglitch_scl|out~clkctrl i2c_slave:comb_28|i2c_sm[1] } { 0.000ns 0.000ns 0.140ns 0.827ns 1.186ns 0.838ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.394 ns" { i2c_slave:comb_28|i2c_sm[1] i2c_slave:comb_28|sda_out~34 sda~0 sda } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.394 ns" { i2c_slave:comb_28|i2c_sm[1] i2c_slave:comb_28|sda_out~34 sda~0 sda } { 0.000ns 1.616ns 0.393ns 2.024ns } { 0.000ns 0.604ns 0.651ns 3.106ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "deglitch:deglitch_scl\|in_n1 scl CLK -4.010 ns register " "Info: th for register \"deglitch:deglitch_scl\|in_n1\" (data pin = \"scl\", clock pin = \"CLK\") is -4.010 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.763 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns CLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "I2C.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/I2C.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.270 ns CLK~clkctrl 2 COMB CLKCTRL_G2 15 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 15; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.140 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "I2C.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/I2C.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 2.763 ns deglitch:deglitch_scl\|in_n1 3 REG LCFF_X27_Y6_N9 2 " "Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.763 ns; Loc. = LCFF_X27_Y6_N9; Fanout = 2; REG Node = 'deglitch:deglitch_scl\|in_n1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.493 ns" { CLK~clkctrl deglitch:deglitch_scl|in_n1 } "NODE_NAME" } } { "deglitch.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/deglitch.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 65.00 % ) " "Info: Total cell delay = 1.796 ns ( 65.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.967 ns ( 35.00 % ) " "Info: Total interconnect delay = 0.967 ns ( 35.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.763 ns" { CLK CLK~clkctrl deglitch:deglitch_scl|in_n1 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.763 ns" { CLK CLK~combout CLK~clkctrl deglitch:deglitch_scl|in_n1 } { 0.000ns 0.000ns 0.140ns 0.827ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "deglitch.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/deglitch.v" 38 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.079 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.079 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns scl 1 PIN PIN_117 2 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_117; Fanout = 2; PIN Node = 'scl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { scl } "NODE_NAME" } } { "I2C.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/I2C.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.624 ns) + CELL(0.460 ns) 7.079 ns deglitch:deglitch_scl\|in_n1 2 REG LCFF_X27_Y6_N9 2 " "Info: 2: + IC(5.624 ns) + CELL(0.460 ns) = 7.079 ns; Loc. = LCFF_X27_Y6_N9; Fanout = 2; REG Node = 'deglitch:deglitch_scl\|in_n1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.084 ns" { scl deglitch:deglitch_scl|in_n1 } "NODE_NAME" } } { "deglitch.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/deglitch.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.455 ns ( 20.55 % ) " "Info: Total cell delay = 1.455 ns ( 20.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.624 ns ( 79.45 % ) " "Info: Total interconnect delay = 5.624 ns ( 79.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.079 ns" { scl deglitch:deglitch_scl|in_n1 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.079 ns" { scl scl~combout deglitch:deglitch_scl|in_n1 } { 0.000ns 0.000ns 5.624ns } { 0.000ns 0.995ns 0.460ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.763 ns" { CLK CLK~clkctrl deglitch:deglitch_scl|in_n1 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.763 ns" { CLK CLK~combout CLK~clkctrl deglitch:deglitch_scl|in_n1 } { 0.000ns 0.000ns 0.140ns 0.827ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.079 ns" { scl deglitch:deglitch_scl|in_n1 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.079 ns" { scl scl~combout deglitch:deglitch_scl|in_n1 } { 0.000ns 0.000ns 5.624ns } { 0.000ns 0.995ns 0.460ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 03 20:34:26 2006 " "Info: Processing ended: Tue Oct 03 20:34:26 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
