// Seed: 715193459
module module_0 (
    output tri  id_0,
    input  tri  id_1,
    input  wire id_2,
    input  tri0 id_3,
    output tri1 id_4,
    output tri1 id_5
);
  logic id_7;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output wand  id_0,
    output wire  id_1,
    input  wire  id_2,
    input  uwire id_3,
    output wire  id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_3,
      id_0,
      id_1
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd24,
    parameter id_2 = 32'd95
) (
    _id_1,
    _id_2
);
  input wire _id_2;
  input wire _id_1;
  logic [7:0][id_2 : id_1] id_3;
  assign id_3[id_1<<id_2] = -1;
  wire id_4;
endmodule
module module_3 #(
    parameter id_10 = 32'd15,
    parameter id_11 = 32'd87,
    parameter id_3  = 32'd34,
    parameter id_4  = 32'd32,
    parameter id_6  = 32'd90,
    parameter id_8  = 32'd50
) (
    id_1,
    id_2,
    _id_3,
    _id_4,
    id_5
);
  output wire id_5;
  output wire _id_4;
  output wire _id_3;
  inout logic [7:0] id_2;
  output tri id_1;
  assign id_5 = id_2[-1'b0];
  localparam id_6 = 1;
  logic id_7 = 1'h0;
  assign id_1 = 1;
  parameter id_8 = 1'b0;
  logic [7:0] id_9;
  wire [1 : id_6] _id_10;
  wire _id_11;
  module_2 modCall_1 (
      id_6,
      id_8
  );
  wire [id_10  .  id_11  -  id_8 : 1] id_12;
  wire id_13 = id_2[-1], id_14;
endmodule
