#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Mar  9 16:11:52 2024
# Process ID: 57800
# Current directory: D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.runs/impl_1
# Command line: vivado.exe -log bidirec.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source bidirec.tcl -notrace
# Log file: D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.runs/impl_1/bidirec.vdi
# Journal file: D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.runs/impl_1\vivado.jou
# Running On: DESKTOP-T2LGR09, OS: Windows, CPU Frequency: 3394 MHz, CPU Physical cores: 16, Host memory: 34282 MB
#-----------------------------------------------------------
Sourcing tcl script 'E:/Xilinx/Vivado/2022.2/scripts/Vivado_init.tcl'
source bidirec.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/PSU/Winter_2024/544/P1/IP/ece544ip_w24'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top bidirec -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1413.855 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn0'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn1'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn2'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn3'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB0_Red'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB0_Green'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB0_Blue'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB1_Red'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB1_Green'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB1_Blue'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CA'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CB'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CC'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CD'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CE'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CF'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CG'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DP'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CA_1'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CB_1'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CC_1'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CD_1'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CE_1'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CF_1'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CG_1'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DP_1'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sclk_io'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sda_io'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sclk_io'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sda_io'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ble_uart_tx'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ble_uart_rx'. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.srcs/constrs_1/imports/Proj2_rel/booleanfpga.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Memdata 28-146] Could not find a netlist instance for the specified SCOPED_TO_REF value of: embsys
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1530.496 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

10 Infos, 74 Warnings, 73 Critical Warnings and 0 Errors encountered.
link_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.357 . Memory (MB): peak = 1546.539 ; gain = 16.043

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b9a934f8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1949.953 ; gain = 403.414

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b9a934f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2288.371 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1b9a934f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2288.371 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b9a934f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2288.371 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1b9a934f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2288.371 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1b9a934f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2288.371 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1b9a934f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2288.371 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2288.371 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1b9a934f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2288.371 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b9a934f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2288.371 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b9a934f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2288.371 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2288.371 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1b9a934f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2288.371 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 74 Warnings, 73 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2288.371 ; gain = 757.875
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.runs/impl_1/bidirec_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bidirec_drc_opted.rpt -pb bidirec_drc_opted.pb -rpx bidirec_drc_opted.rpx
Command: report_drc -file bidirec_drc_opted.rpt -pb bidirec_drc_opted.pb -rpx bidirec_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.runs/impl_1/bidirec_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2291.082 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e2d8987e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2291.082 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2291.082 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 19c941552

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.083 . Memory (MB): peak = 2291.082 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 23d9269ee

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.139 . Memory (MB): peak = 2291.082 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 23d9269ee

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.148 . Memory (MB): peak = 2291.082 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 23d9269ee

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.148 . Memory (MB): peak = 2291.082 ; gain = 0.000

Phase 2 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2291.082 ; gain = 0.000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.149 . Memory (MB): peak = 2291.082 ; gain = 0.000
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 19c941552

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.149 . Memory (MB): peak = 2291.082 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 74 Warnings, 73 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2291.082 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.runs/impl_1/bidirec_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bidirec_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2291.082 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file bidirec_utilization_placed.rpt -pb bidirec_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bidirec_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2291.082 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2291.082 ; gain = 0.000
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 74 Warnings, 73 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2306.367 ; gain = 15.285
INFO: [Common 17-1381] The checkpoint 'D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.runs/impl_1/bidirec_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: b9bb7cd4 ConstDB: 0 ShapeSum: e2d8987e RouteDB: 0
Post Restoration Checksum: NetGraph: e79b3b79 NumContArr: 602c5547 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 147c790c0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 2380.629 ; gain = 50.109

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 147c790c0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 2409.961 ; gain = 79.441

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 147c790c0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 2409.961 ; gain = 79.441

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 147c790c0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 2420.574 ; gain = 90.055

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 147c790c0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 2420.574 ; gain = 90.055
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 14593c4e5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 2420.574 ; gain = 90.055

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 14593c4e5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 2420.574 ; gain = 90.055
Phase 4 Rip-up And Reroute | Checksum: 14593c4e5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 2420.574 ; gain = 90.055

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 14593c4e5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 2420.574 ; gain = 90.055

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 14593c4e5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 2420.574 ; gain = 90.055
Phase 6 Post Hold Fix | Checksum: 14593c4e5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 2420.574 ; gain = 90.055

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0174599 %
  Global Horizontal Routing Utilization  = 0.000520562 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 14593c4e5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 2420.574 ; gain = 90.055

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14593c4e5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 2421.238 ; gain = 90.719

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14593c4e5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 2421.238 ; gain = 90.719
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 2421.238 ; gain = 90.719

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 74 Warnings, 73 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 2421.238 ; gain = 114.871
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2421.238 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.runs/impl_1/bidirec_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bidirec_drc_routed.rpt -pb bidirec_drc_routed.pb -rpx bidirec_drc_routed.rpx
Command: report_drc -file bidirec_drc_routed.rpt -pb bidirec_drc_routed.pb -rpx bidirec_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.runs/impl_1/bidirec_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bidirec_methodology_drc_routed.rpt -pb bidirec_methodology_drc_routed.pb -rpx bidirec_methodology_drc_routed.rpx
Command: report_methodology -file bidirec_methodology_drc_routed.rpt -pb bidirec_methodology_drc_routed.pb -rpx bidirec_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/PSU/Winter_2024/544/fp/ROM_sensor/vivado/project_2/project_2.runs/impl_1/bidirec_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bidirec_power_routed.rpt -pb bidirec_power_summary_routed.pb -rpx bidirec_power_routed.rpx
Command: report_power -file bidirec_power_routed.rpt -pb bidirec_power_summary_routed.pb -rpx bidirec_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
79 Infos, 75 Warnings, 73 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bidirec_route_status.rpt -pb bidirec_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file bidirec_timing_summary_routed.rpt -pb bidirec_timing_summary_routed.pb -rpx bidirec_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file bidirec_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bidirec_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bidirec_bus_skew_routed.rpt -pb bidirec_bus_skew_routed.pb -rpx bidirec_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Mar  9 16:12:33 2024...
