[
	{
		"original_line": "parameter real amp3 = 1 from [0:inf);", 
		"bug_line": "parameter real amp3 = 1 form [0:inf);",
		"error_description": "Misspelled keyword 'from' as 'form', causing a syntax error as 'form' is not a valid Verilog-A keyword for parameter range constraints"
	},
	{
		"original_line": "                amp4 * sin( 2 * `M_PI * freq4 * $abstime );", 
		"bug_line": "                amp4 * sin( 2 * `M_PI * freq4 * $abstime ;",
		"error_description": "Missing closing parenthesis for the sin function call, resulting in unmatched parentheses and invalid expression syntax."
	},
	{
		"original_line": "parameter real freq3 = 2003 from (0:inf);", 
		"bug_line": "parameter real freq3 = 2003 from (0:inf;",
		"error_description": "Missing closing parenthesis for the range expression. The correct syntax requires matching parentheses around the range (e.g., '(0:inf)'), but the closing ')' was omitted."
	},
	{
		"original_line": "parameter real freq1 = 40   from (0:inf);", 
		"bug_line": "parameter real freq1 = 40   frm (0:inf);",
		"error_description": "Misspelled keyword 'from' as 'frm'"
	},
	{
		"original_line": "electrical vout;", 
		"bug_line": "electrical vout",
		"error_description": "Missing semicolon at the end of the port declaration statement"
	},
	{
		"original_line": "                amp4 * sin( 2 * `M_PI * freq4 * $abstime );", 
		"bug_line": "                amp4 sin( 2 * `M_PI * freq4 * $abstime );",
		"error_description": "Missing multiplication operator between 'amp4' and 'sin', creating invalid consecutive identifiers without operator separation."
	},
	{
		"original_line": "V(vout) <+ amp1 * sin( 2 * `M_PI * freq1 * $abstime ) +", 
		"bug_line": "V(vout) <+ amp1 * sin( 2 * `M_PI * freq1 * $abstime  +",
		"error_description": "Missing closing parenthesis for the sin() function call. The expression ends with an operator without a following term, causing unbalanced parentheses."
	},
	{
		"original_line": "          max_freq = freq1;", 
		"bug_line": "          max_freq = freq1",
		"error_description": "Missing semicolon at the end of the assignment statement, causing a syntax error since VerilogA requires statements to end with semicolons."
	},
	{
		"original_line": "   analog begin", 
		"bug_line": "   analog begn",
		"error_description": "Misspelled keyword 'begn' instead of 'begin' causes syntax error as 'begn' is not a valid Verilog-A keyword"
	},
	{
		"original_line": "parameter real freq2 = 311  from (0:inf);", 
		"bug_line": "parameter real freq2 = 311  from (0:inf)",
		"error_description": "Missing semicolon at the end of the parameter declaration, causing syntax error due to unterminated statement before the next parameter declaration."
	},
	{
		"original_line": "                amp2 * sin( 2 * `M_PI * freq2 * $abstime ) +", 
		"bug_line": "                amp2 * sin( 2 * `M_PI  freq2 * $abstime ) +",
		"error_description": "Missing multiplication operator between `M_PI and freq2 creates adjacent tokens without operator"
	},
	{
		"original_line": "electrical vout;", 
		"bug_line": "electrical vout",
		"error_description": "Missing semicolon at the end of the port declaration statement"
	},
	{
		"original_line": "          max_freq = max( max_freq, freq4 );", 
		"bug_line": "          max_freq = max( max_freq, freq4 ;",
		"error_description": "Missing closing parenthesis for the max function call. The comma after max_freq now appears to separate arguments incorrectly without closing the parentheses."
	},
	{
		"original_line": "                amp2 * sin( 2 * `M_PI * freq2 * $abstime ) +", 
		"bug_line": "                amp2 * sin( 2 `M_PI * freq2 * $abstime ) +",
		"error_description": "Missing multiplication operator (*) between '2' and '`M_PI', creating adjacent expressions without an operator - invalid syntax."
	},
	{
		"original_line": "          max_freq = max( max_freq, freq2 );", 
		"bug_line": "          max_freq = max( max_freq, freq2 ;",
		"error_description": "Missing closing parenthesis in function call"
	},
	{
		"original_line": "parameter real freq4 = 5454 from (0:inf);", 
		"bug_line": "parameter real freq4 = 5454 from (0:inf};",
		"error_description": "Mismatched parentheses: used closing curly brace '}' instead of closing parenthesis ')' for the range specification"
	},
	{
		"original_line": "          max_freq = max( max_freq, freq3 );", 
		"bug_line": "          max_freq = max( max_freq, freq3 )",
		"error_description": "Missing semicolon at the end of the statement"
	},
	{
		"original_line": "max_freq = max( max_freq, freq2 );", 
		"bug_line": "max_freq = max( max_freq freq2 );",
		"error_description": "Missing comma between function arguments causes syntax error in function call"
	},
	{
		"original_line": "          max_freq = max( max_freq, freq2 );", 
		"bug_line": "          max_freq = max( max_freq, freq2 ;",
		"error_description": "Missing closing parenthesis ')' for the max function call, causing unbalanced parentheses syntax error"
	},
	{
		"original_line": "V(vout) <+ amp1 * sin( 2 * `M_PI * freq1 * $abstime ) +", 
		"bug_line": "V(vout) <+ amp1 * sin( 2 * `M_PI * freq1 * $abstime +",
		"error_description": "Missing closing parenthesis for sin function call before the '+' operator, resulting in unbalanced parentheses."
	}
]