CAPI=2:

name : ::verilog-axis:0

filesets:
  rtl:
    files:
      - rtl/arbiter.v
      - rtl/priority_encoder.v
      - rtl/axis_arb_mux.v
    file_type : verilogSource

targets:
  default:
    filesets : [rtl]

generators:
  axis_arb_mux:
    interpreter: python
    command: rtl/axis_arb_mux_gen.py
    description : Generate a parametrized AXI Stream arbiter

  
