#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x120e0b240 .scope module, "adder_test" "adder_test" 2 4;
 .timescale -12 -12;
v0x6000032b3180_0 .var "a", 3 0;
v0x6000032b3210_0 .var "b", 3 0;
v0x6000032b32a0_0 .var "ci", 0 0;
v0x6000032b3330_0 .net "co", 0 0, L_0x600002bb1f10;  1 drivers
v0x6000032b33c0_0 .net "s", 3 0, L_0x6000031b05a0;  1 drivers
S_0x120e0b3b0 .scope module, "uut" "adder" 2 12, 3 4 0, S_0x120e0b240;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 4 "s";
    .port_info 1 /OUTPUT 1 "co";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /INPUT 1 "ci";
v0x6000032b2e20_0 .net "a", 3 0, v0x6000032b3180_0;  1 drivers
v0x6000032b2eb0_0 .net "b", 3 0, v0x6000032b3210_0;  1 drivers
v0x6000032b2f40_0 .net "c", 2 0, L_0x6000031b0320;  1 drivers
v0x6000032b2fd0_0 .net "ci", 0 0, v0x6000032b32a0_0;  1 drivers
v0x6000032b3060_0 .net "co", 0 0, L_0x600002bb1f10;  alias, 1 drivers
v0x6000032b30f0_0 .net "s", 3 0, L_0x6000031b05a0;  alias, 1 drivers
L_0x6000031b0000 .part v0x6000032b3180_0, 0, 1;
L_0x6000031b00a0 .part v0x6000032b3210_0, 0, 1;
L_0x6000031b0140 .part v0x6000032b3180_0, 1, 1;
L_0x6000031b01e0 .part v0x6000032b3210_0, 1, 1;
L_0x6000031b0280 .part L_0x6000031b0320, 0, 1;
L_0x6000031b0320 .concat8 [ 1 1 1 0], L_0x600002bb15e0, L_0x600002bb18f0, L_0x600002bb1c00;
L_0x6000031b03c0 .part v0x6000032b3180_0, 2, 1;
L_0x6000031b0460 .part v0x6000032b3210_0, 2, 1;
L_0x6000031b0500 .part L_0x6000031b0320, 1, 1;
L_0x6000031b05a0 .concat8 [ 1 1 1 1], L_0x600002bb13b0, L_0x600002bb16c0, L_0x600002bb19d0, L_0x600002bb1ce0;
L_0x6000031b0640 .part v0x6000032b3180_0, 3, 1;
L_0x6000031b06e0 .part v0x6000032b3210_0, 3, 1;
L_0x6000031b0780 .part L_0x6000031b0320, 2, 1;
S_0x120e084c0 .scope module, "add1" "full_adder" 3 13, 4 3 0, S_0x120e0b3b0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "co";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_0x600002bb1340 .functor XOR 1, L_0x6000031b0000, L_0x6000031b00a0, C4<0>, C4<0>;
L_0x600002bb13b0 .functor XOR 1, L_0x600002bb1340, v0x6000032b32a0_0, C4<0>, C4<0>;
L_0x600002bb1420 .functor AND 1, L_0x6000031b0000, L_0x6000031b00a0, C4<1>, C4<1>;
L_0x600002bb1490 .functor AND 1, L_0x6000031b00a0, v0x6000032b32a0_0, C4<1>, C4<1>;
L_0x600002bb1500 .functor OR 1, L_0x600002bb1420, L_0x600002bb1490, C4<0>, C4<0>;
L_0x600002bb1570 .functor AND 1, L_0x6000031b0000, v0x6000032b32a0_0, C4<1>, C4<1>;
L_0x600002bb15e0 .functor OR 1, L_0x600002bb1500, L_0x600002bb1570, C4<0>, C4<0>;
v0x6000032b03f0_0 .net *"_ivl_0", 0 0, L_0x600002bb1340;  1 drivers
v0x6000032b1830_0 .net *"_ivl_10", 0 0, L_0x600002bb1570;  1 drivers
v0x6000032b18c0_0 .net *"_ivl_4", 0 0, L_0x600002bb1420;  1 drivers
v0x6000032b1950_0 .net *"_ivl_6", 0 0, L_0x600002bb1490;  1 drivers
v0x6000032b19e0_0 .net *"_ivl_8", 0 0, L_0x600002bb1500;  1 drivers
v0x6000032b1a70_0 .net "a", 0 0, L_0x6000031b0000;  1 drivers
v0x6000032b1b00_0 .net "b", 0 0, L_0x6000031b00a0;  1 drivers
v0x6000032b1b90_0 .net "c", 0 0, v0x6000032b32a0_0;  alias, 1 drivers
v0x6000032b1c20_0 .net "co", 0 0, L_0x600002bb15e0;  1 drivers
v0x6000032b1cb0_0 .net "s", 0 0, L_0x600002bb13b0;  1 drivers
S_0x120e08630 .scope module, "add2" "full_adder" 3 14, 4 3 0, S_0x120e0b3b0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "co";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_0x600002bb1650 .functor XOR 1, L_0x6000031b0140, L_0x6000031b01e0, C4<0>, C4<0>;
L_0x600002bb16c0 .functor XOR 1, L_0x600002bb1650, L_0x6000031b0280, C4<0>, C4<0>;
L_0x600002bb1730 .functor AND 1, L_0x6000031b0140, L_0x6000031b01e0, C4<1>, C4<1>;
L_0x600002bb17a0 .functor AND 1, L_0x6000031b01e0, L_0x6000031b0280, C4<1>, C4<1>;
L_0x600002bb1810 .functor OR 1, L_0x600002bb1730, L_0x600002bb17a0, C4<0>, C4<0>;
L_0x600002bb1880 .functor AND 1, L_0x6000031b0140, L_0x6000031b0280, C4<1>, C4<1>;
L_0x600002bb18f0 .functor OR 1, L_0x600002bb1810, L_0x600002bb1880, C4<0>, C4<0>;
v0x6000032b1d40_0 .net *"_ivl_0", 0 0, L_0x600002bb1650;  1 drivers
v0x6000032b1dd0_0 .net *"_ivl_10", 0 0, L_0x600002bb1880;  1 drivers
v0x6000032b1e60_0 .net *"_ivl_4", 0 0, L_0x600002bb1730;  1 drivers
v0x6000032b1ef0_0 .net *"_ivl_6", 0 0, L_0x600002bb17a0;  1 drivers
v0x6000032b1f80_0 .net *"_ivl_8", 0 0, L_0x600002bb1810;  1 drivers
v0x6000032b2010_0 .net "a", 0 0, L_0x6000031b0140;  1 drivers
v0x6000032b20a0_0 .net "b", 0 0, L_0x6000031b01e0;  1 drivers
v0x6000032b2130_0 .net "c", 0 0, L_0x6000031b0280;  1 drivers
v0x6000032b21c0_0 .net "co", 0 0, L_0x600002bb18f0;  1 drivers
v0x6000032b2250_0 .net "s", 0 0, L_0x600002bb16c0;  1 drivers
S_0x120e087a0 .scope module, "add3" "full_adder" 3 15, 4 3 0, S_0x120e0b3b0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "co";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_0x600002bb1960 .functor XOR 1, L_0x6000031b03c0, L_0x6000031b0460, C4<0>, C4<0>;
L_0x600002bb19d0 .functor XOR 1, L_0x600002bb1960, L_0x6000031b0500, C4<0>, C4<0>;
L_0x600002bb1a40 .functor AND 1, L_0x6000031b03c0, L_0x6000031b0460, C4<1>, C4<1>;
L_0x600002bb1ab0 .functor AND 1, L_0x6000031b0460, L_0x6000031b0500, C4<1>, C4<1>;
L_0x600002bb1b20 .functor OR 1, L_0x600002bb1a40, L_0x600002bb1ab0, C4<0>, C4<0>;
L_0x600002bb1b90 .functor AND 1, L_0x6000031b03c0, L_0x6000031b0500, C4<1>, C4<1>;
L_0x600002bb1c00 .functor OR 1, L_0x600002bb1b20, L_0x600002bb1b90, C4<0>, C4<0>;
v0x6000032b22e0_0 .net *"_ivl_0", 0 0, L_0x600002bb1960;  1 drivers
v0x6000032b2370_0 .net *"_ivl_10", 0 0, L_0x600002bb1b90;  1 drivers
v0x6000032b2400_0 .net *"_ivl_4", 0 0, L_0x600002bb1a40;  1 drivers
v0x6000032b2490_0 .net *"_ivl_6", 0 0, L_0x600002bb1ab0;  1 drivers
v0x6000032b2520_0 .net *"_ivl_8", 0 0, L_0x600002bb1b20;  1 drivers
v0x6000032b25b0_0 .net "a", 0 0, L_0x6000031b03c0;  1 drivers
v0x6000032b2640_0 .net "b", 0 0, L_0x6000031b0460;  1 drivers
v0x6000032b26d0_0 .net "c", 0 0, L_0x6000031b0500;  1 drivers
v0x6000032b2760_0 .net "co", 0 0, L_0x600002bb1c00;  1 drivers
v0x6000032b27f0_0 .net "s", 0 0, L_0x600002bb19d0;  1 drivers
S_0x120e0a9f0 .scope module, "add4" "full_adder" 3 16, 4 3 0, S_0x120e0b3b0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "co";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_0x600002bb1c70 .functor XOR 1, L_0x6000031b0640, L_0x6000031b06e0, C4<0>, C4<0>;
L_0x600002bb1ce0 .functor XOR 1, L_0x600002bb1c70, L_0x6000031b0780, C4<0>, C4<0>;
L_0x600002bb1d50 .functor AND 1, L_0x6000031b0640, L_0x6000031b06e0, C4<1>, C4<1>;
L_0x600002bb1dc0 .functor AND 1, L_0x6000031b06e0, L_0x6000031b0780, C4<1>, C4<1>;
L_0x600002bb1e30 .functor OR 1, L_0x600002bb1d50, L_0x600002bb1dc0, C4<0>, C4<0>;
L_0x600002bb1ea0 .functor AND 1, L_0x6000031b0640, L_0x6000031b0780, C4<1>, C4<1>;
L_0x600002bb1f10 .functor OR 1, L_0x600002bb1e30, L_0x600002bb1ea0, C4<0>, C4<0>;
v0x6000032b2880_0 .net *"_ivl_0", 0 0, L_0x600002bb1c70;  1 drivers
v0x6000032b2910_0 .net *"_ivl_10", 0 0, L_0x600002bb1ea0;  1 drivers
v0x6000032b29a0_0 .net *"_ivl_4", 0 0, L_0x600002bb1d50;  1 drivers
v0x6000032b2a30_0 .net *"_ivl_6", 0 0, L_0x600002bb1dc0;  1 drivers
v0x6000032b2ac0_0 .net *"_ivl_8", 0 0, L_0x600002bb1e30;  1 drivers
v0x6000032b2b50_0 .net "a", 0 0, L_0x6000031b0640;  1 drivers
v0x6000032b2be0_0 .net "b", 0 0, L_0x6000031b06e0;  1 drivers
v0x6000032b2c70_0 .net "c", 0 0, L_0x6000031b0780;  1 drivers
v0x6000032b2d00_0 .net "co", 0 0, L_0x600002bb1f10;  alias, 1 drivers
v0x6000032b2d90_0 .net "s", 0 0, L_0x600002bb1ce0;  1 drivers
    .scope S_0x120e0b240;
T_0 ;
    %vpi_call 2 21 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x120e0b240 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000032b3180_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000032b3210_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000032b32a0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x120e0b240;
T_1 ;
    %delay 1, 0;
    %load/vec4 v0x6000032b3210_0;
    %addi 1, 0, 4;
    %store/vec4 v0x6000032b3210_0, 0, 4;
    %jmp T_1;
    .thread T_1;
    .scope S_0x120e0b240;
T_2 ;
    %delay 2, 0;
    %load/vec4 v0x6000032b3180_0;
    %addi 1, 0, 4;
    %store/vec4 v0x6000032b3180_0, 0, 4;
    %jmp T_2;
    .thread T_2;
    .scope S_0x120e0b240;
T_3 ;
    %vpi_call 2 32 "$monitor", $time, "a=%b,b=%b,ci=%b | s=%b,co=%b,", v0x6000032b3180_0, v0x6000032b3210_0, v0x6000032b32a0_0, v0x6000032b33c0_0, v0x6000032b3330_0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x120e0b240;
T_4 ;
    %delay 100, 0;
    %vpi_call 2 33 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "adder_test.v";
    "./adder.v";
    "./full_adder.v";
