# 16_BIT_RISC_PROCESSOR
Design of custom 16 Bit RISC Processor using Verilog

The proposed solution is implemented using XILINX Vivado Software. Individual blocks are separately coded and instantiated to a top module with necessary timing delays to achieve the desired processor and performance.
