<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="spi_efb" module="spi_efb" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2024 01 09 22:37:21.332" version="1.2" type="Module" synthesis="lse" source_format="Verilog HDL">
  <Package>
		<File name="spi_efb.lpc" type="lpc" modified="2024 01 09 22:37:19.000"/>
		<File name="spi_efb.v" type="top_level_verilog" modified="2024 01 09 22:37:19.000"/>
		<File name="spi_efb_tmpl.v" type="template_verilog" modified="2024 01 09 22:37:19.000"/>
  </Package>
</DiamondModule>
