--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

d:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf

Design file:              CPU.ncd
Physical constraint file: CPU.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9360 paths analyzed, 509 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.878ns.
--------------------------------------------------------------------------------

Paths for end point peri1/TX_DATA_2 (SLICE_X23Y32.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          peri1/TX_DATA_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.977ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.431 - 0.445)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to peri1/TX_DATA_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y25.DMUX    Tshcko                0.461   d1/key_m
                                                       d1/key_o_temp
    SLICE_X21Y32.B5      net (fanout=849)      1.331   d1/key_o_temp
    SLICE_X21Y32.B       Tilo                  0.259   peri1/_n0320_inv
                                                       peri1/_n0320_inv1
    SLICE_X23Y32.CE      net (fanout=2)        0.586   peri1/_n0320_inv
    SLICE_X23Y32.CLK     Tceck                 0.340   peri1/TX_DATA<3>
                                                       peri1/TX_DATA_2
    -------------------------------------------------  ---------------------------
    Total                                      2.977ns (1.060ns logic, 1.917ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               peri1/se/enable (FF)
  Destination:          peri1/TX_DATA_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.609ns (Levels of Logic = 1)
  Clock Path Skew:      -0.043ns (0.254 - 0.297)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: peri1/se/enable to peri1/TX_DATA_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y33.DMUX    Tshcko                0.488   peri1/se/count<10>
                                                       peri1/se/enable
    SLICE_X21Y32.B6      net (fanout=16)       0.936   peri1/se/enable
    SLICE_X21Y32.B       Tilo                  0.259   peri1/_n0320_inv
                                                       peri1/_n0320_inv1
    SLICE_X23Y32.CE      net (fanout=2)        0.586   peri1/_n0320_inv
    SLICE_X23Y32.CLK     Tceck                 0.340   peri1/TX_DATA<3>
                                                       peri1/TX_DATA_2
    -------------------------------------------------  ---------------------------
    Total                                      2.609ns (1.087ns logic, 1.522ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               peri1/TX_buf_out_tag_0 (FF)
  Destination:          peri1/TX_DATA_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.418ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.431 - 0.446)
  Source Clock:         clk_BUFGP falling at 5.000ns
  Destination Clock:    clk_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: peri1/TX_buf_out_tag_0 to peri1/TX_DATA_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.AQ      Tcko                  0.408   peri1/TX_buf_out_tag<3>
                                                       peri1/TX_buf_out_tag_0
    SLICE_X16Y31.C1      net (fanout=10)       0.635   peri1/TX_buf_out_tag<0>
    SLICE_X16Y31.C       Tilo                  0.205   peri1/Msub_TX_buf_num_cy<2>
                                                       peri1/Msub_TX_buf_num_cy<2>11
    SLICE_X21Y32.B4      net (fanout=3)        0.985   peri1/Msub_TX_buf_num_cy<2>
    SLICE_X21Y32.B       Tilo                  0.259   peri1/_n0320_inv
                                                       peri1/_n0320_inv1
    SLICE_X23Y32.CE      net (fanout=2)        0.586   peri1/_n0320_inv
    SLICE_X23Y32.CLK     Tceck                 0.340   peri1/TX_DATA<3>
                                                       peri1/TX_DATA_2
    -------------------------------------------------  ---------------------------
    Total                                      3.418ns (1.212ns logic, 2.206ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Paths for end point peri1/TX_DATA_1 (SLICE_X23Y32.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          peri1/TX_DATA_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.961ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.431 - 0.445)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to peri1/TX_DATA_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y25.DMUX    Tshcko                0.461   d1/key_m
                                                       d1/key_o_temp
    SLICE_X21Y32.B5      net (fanout=849)      1.331   d1/key_o_temp
    SLICE_X21Y32.B       Tilo                  0.259   peri1/_n0320_inv
                                                       peri1/_n0320_inv1
    SLICE_X23Y32.CE      net (fanout=2)        0.586   peri1/_n0320_inv
    SLICE_X23Y32.CLK     Tceck                 0.324   peri1/TX_DATA<3>
                                                       peri1/TX_DATA_1
    -------------------------------------------------  ---------------------------
    Total                                      2.961ns (1.044ns logic, 1.917ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               peri1/se/enable (FF)
  Destination:          peri1/TX_DATA_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.593ns (Levels of Logic = 1)
  Clock Path Skew:      -0.043ns (0.254 - 0.297)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: peri1/se/enable to peri1/TX_DATA_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y33.DMUX    Tshcko                0.488   peri1/se/count<10>
                                                       peri1/se/enable
    SLICE_X21Y32.B6      net (fanout=16)       0.936   peri1/se/enable
    SLICE_X21Y32.B       Tilo                  0.259   peri1/_n0320_inv
                                                       peri1/_n0320_inv1
    SLICE_X23Y32.CE      net (fanout=2)        0.586   peri1/_n0320_inv
    SLICE_X23Y32.CLK     Tceck                 0.324   peri1/TX_DATA<3>
                                                       peri1/TX_DATA_1
    -------------------------------------------------  ---------------------------
    Total                                      2.593ns (1.071ns logic, 1.522ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               peri1/TX_buf_out_tag_0 (FF)
  Destination:          peri1/TX_DATA_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.402ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.431 - 0.446)
  Source Clock:         clk_BUFGP falling at 5.000ns
  Destination Clock:    clk_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: peri1/TX_buf_out_tag_0 to peri1/TX_DATA_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.AQ      Tcko                  0.408   peri1/TX_buf_out_tag<3>
                                                       peri1/TX_buf_out_tag_0
    SLICE_X16Y31.C1      net (fanout=10)       0.635   peri1/TX_buf_out_tag<0>
    SLICE_X16Y31.C       Tilo                  0.205   peri1/Msub_TX_buf_num_cy<2>
                                                       peri1/Msub_TX_buf_num_cy<2>11
    SLICE_X21Y32.B4      net (fanout=3)        0.985   peri1/Msub_TX_buf_num_cy<2>
    SLICE_X21Y32.B       Tilo                  0.259   peri1/_n0320_inv
                                                       peri1/_n0320_inv1
    SLICE_X23Y32.CE      net (fanout=2)        0.586   peri1/_n0320_inv
    SLICE_X23Y32.CLK     Tceck                 0.324   peri1/TX_DATA<3>
                                                       peri1/TX_DATA_1
    -------------------------------------------------  ---------------------------
    Total                                      3.402ns (1.196ns logic, 2.206ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Paths for end point peri1/TX_DATA_3 (SLICE_X23Y32.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          peri1/TX_DATA_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.953ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.431 - 0.445)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to peri1/TX_DATA_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y25.DMUX    Tshcko                0.461   d1/key_m
                                                       d1/key_o_temp
    SLICE_X21Y32.B5      net (fanout=849)      1.331   d1/key_o_temp
    SLICE_X21Y32.B       Tilo                  0.259   peri1/_n0320_inv
                                                       peri1/_n0320_inv1
    SLICE_X23Y32.CE      net (fanout=2)        0.586   peri1/_n0320_inv
    SLICE_X23Y32.CLK     Tceck                 0.316   peri1/TX_DATA<3>
                                                       peri1/TX_DATA_3
    -------------------------------------------------  ---------------------------
    Total                                      2.953ns (1.036ns logic, 1.917ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               peri1/se/enable (FF)
  Destination:          peri1/TX_DATA_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.585ns (Levels of Logic = 1)
  Clock Path Skew:      -0.043ns (0.254 - 0.297)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: peri1/se/enable to peri1/TX_DATA_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y33.DMUX    Tshcko                0.488   peri1/se/count<10>
                                                       peri1/se/enable
    SLICE_X21Y32.B6      net (fanout=16)       0.936   peri1/se/enable
    SLICE_X21Y32.B       Tilo                  0.259   peri1/_n0320_inv
                                                       peri1/_n0320_inv1
    SLICE_X23Y32.CE      net (fanout=2)        0.586   peri1/_n0320_inv
    SLICE_X23Y32.CLK     Tceck                 0.316   peri1/TX_DATA<3>
                                                       peri1/TX_DATA_3
    -------------------------------------------------  ---------------------------
    Total                                      2.585ns (1.063ns logic, 1.522ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               peri1/TX_buf_out_tag_0 (FF)
  Destination:          peri1/TX_DATA_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.394ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.431 - 0.446)
  Source Clock:         clk_BUFGP falling at 5.000ns
  Destination Clock:    clk_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: peri1/TX_buf_out_tag_0 to peri1/TX_DATA_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.AQ      Tcko                  0.408   peri1/TX_buf_out_tag<3>
                                                       peri1/TX_buf_out_tag_0
    SLICE_X16Y31.C1      net (fanout=10)       0.635   peri1/TX_buf_out_tag<0>
    SLICE_X16Y31.C       Tilo                  0.205   peri1/Msub_TX_buf_num_cy<2>
                                                       peri1/Msub_TX_buf_num_cy<2>11
    SLICE_X21Y32.B4      net (fanout=3)        0.985   peri1/Msub_TX_buf_num_cy<2>
    SLICE_X21Y32.B       Tilo                  0.259   peri1/_n0320_inv
                                                       peri1/_n0320_inv1
    SLICE_X23Y32.CE      net (fanout=2)        0.586   peri1/_n0320_inv
    SLICE_X23Y32.CLK     Tceck                 0.316   peri1/TX_DATA<3>
                                                       peri1/TX_DATA_3
    -------------------------------------------------  ---------------------------
    Total                                      3.394ns (1.188ns logic, 2.206ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point peri1/Mram_RX_buffer22/DP (SLICE_X26Y15.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.222ns (requirement - (clock path skew + uncertainty - data path))
  Source:               peri1/RX_buf_in_tag_0 (FF)
  Destination:          peri1/Mram_RX_buffer22/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.224ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clk_BUFGP falling at 15.000ns
  Destination Clock:    clk_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: peri1/RX_buf_in_tag_0 to peri1/Mram_RX_buffer22/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y15.AQ      Tcko                  0.198   peri1/RX_buf_in_tag<3>
                                                       peri1/RX_buf_in_tag_0
    SLICE_X26Y15.D3      net (fanout=8)        0.198   peri1/RX_buf_in_tag<0>
    SLICE_X26Y15.CLK     Tah         (-Th)     0.172   peri1/_n0243<6>
                                                       peri1/Mram_RX_buffer22/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.224ns (0.026ns logic, 0.198ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------

Paths for end point peri1/Mram_RX_buffer21/DP (SLICE_X26Y15.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.222ns (requirement - (clock path skew + uncertainty - data path))
  Source:               peri1/RX_buf_in_tag_0 (FF)
  Destination:          peri1/Mram_RX_buffer21/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.224ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clk_BUFGP falling at 15.000ns
  Destination Clock:    clk_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: peri1/RX_buf_in_tag_0 to peri1/Mram_RX_buffer21/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y15.AQ      Tcko                  0.198   peri1/RX_buf_in_tag<3>
                                                       peri1/RX_buf_in_tag_0
    SLICE_X26Y15.D3      net (fanout=8)        0.198   peri1/RX_buf_in_tag<0>
    SLICE_X26Y15.CLK     Tah         (-Th)     0.172   peri1/_n0243<6>
                                                       peri1/Mram_RX_buffer21/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.224ns (0.026ns logic, 0.198ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------

Paths for end point peri1/Mram_RX_buffer22/SP (SLICE_X26Y15.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.222ns (requirement - (clock path skew + uncertainty - data path))
  Source:               peri1/RX_buf_in_tag_0 (FF)
  Destination:          peri1/Mram_RX_buffer22/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.224ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clk_BUFGP falling at 15.000ns
  Destination Clock:    clk_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: peri1/RX_buf_in_tag_0 to peri1/Mram_RX_buffer22/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y15.AQ      Tcko                  0.198   peri1/RX_buf_in_tag<3>
                                                       peri1/RX_buf_in_tag_0
    SLICE_X26Y15.D3      net (fanout=8)        0.198   peri1/RX_buf_in_tag<0>
    SLICE_X26Y15.CLK     Tah         (-Th)     0.172   peri1/_n0243<6>
                                                       peri1/Mram_RX_buffer22/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.224ns (0.026ns logic, 0.198ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.962ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: peri1/_n0243<5>/CLK
  Logical resource: peri1/Mram_RX_buffer1_RAMA/CLK
  Location pin: SLICE_X26Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.962ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: peri1/_n0243<5>/CLK
  Logical resource: peri1/Mram_RX_buffer1_RAMA_D1/CLK
  Location pin: SLICE_X26Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.878|    1.961|    3.026|    3.468|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 9360 paths, 0 nets, and 707 connections

Design statistics:
   Minimum period:   6.878ns{1}   (Maximum frequency: 145.391MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jul 22 00:56:01 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 267 MB



