{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707930378552 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707930378552 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 14 12:06:18 2024 " "Processing started: Wed Feb 14 12:06:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707930378552 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707930378552 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MACs_with_memory -c MACs_with_memory " "Command: quartus_map --read_settings_files=on --write_settings_files=off MACs_with_memory -c MACs_with_memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707930378552 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1707930378891 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707930378891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs_with_memory/src/MACs_with_memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/juanfelipe/Documents/universidad/tesis/hardware/MACs_with_memory/src/MACs_with_memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MACs_with_memory-rtl " "Found design unit 1: MACs_with_memory-rtl" {  } { { "../src/MACs_with_memory.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs_with_memory/src/MACs_with_memory.vhdl" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707930391489 ""} { "Info" "ISGN_ENTITY_NAME" "1 MACs_with_memory " "Found entity 1: MACs_with_memory" {  } { { "../src/MACs_with_memory.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs_with_memory/src/MACs_with_memory.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707930391489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707930391489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs_with_memory/src/single_memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/juanfelipe/Documents/universidad/tesis/hardware/MACs_with_memory/src/single_memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_memory-rtl " "Found design unit 1: single_memory-rtl" {  } { { "../src/single_memory.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs_with_memory/src/single_memory.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707930391491 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_memory " "Found entity 1: single_memory" {  } { { "../src/single_memory.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs_with_memory/src/single_memory.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707930391491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707930391491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs_with_memory/src/memory/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/juanfelipe/Documents/universidad/tesis/hardware/MACs_with_memory/src/memory/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-SYN " "Found design unit 1: memory-SYN" {  } { { "../src/memory/memory.vhd" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs_with_memory/src/memory/memory.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707930391492 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../src/memory/memory.vhd" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs_with_memory/src/memory/memory.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707930391492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707930391492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs_with_memory/src/MACs_tb.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/juanfelipe/Documents/universidad/tesis/hardware/MACs_with_memory/src/MACs_tb.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MACs_testbench-testbench " "Found design unit 1: MACs_testbench-testbench" {  } { { "../src/MACs_tb.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs_with_memory/src/MACs_tb.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707930391492 ""} { "Info" "ISGN_ENTITY_NAME" "1 MACs_testbench " "Found entity 1: MACs_testbench" {  } { { "../src/MACs_tb.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs_with_memory/src/MACs_tb.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707930391492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707930391492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs_with_memory/src/MACs.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/juanfelipe/Documents/universidad/tesis/hardware/MACs_with_memory/src/MACs.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MACs-rtl " "Found design unit 1: MACs-rtl" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs_with_memory/src/MACs.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707930391493 ""} { "Info" "ISGN_ENTITY_NAME" "1 MACs " "Found entity 1: MACs" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs_with_memory/src/MACs.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707930391493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707930391493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs_with_memory/src/sub_add/sub_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/juanfelipe/Documents/universidad/tesis/hardware/MACs_with_memory/src/sub_add/sub_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sub_adder-SYN " "Found design unit 1: sub_adder-SYN" {  } { { "../src/sub_add/sub_adder.vhd" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs_with_memory/src/sub_add/sub_adder.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707930391494 ""} { "Info" "ISGN_ENTITY_NAME" "1 sub_adder " "Found entity 1: sub_adder" {  } { { "../src/sub_add/sub_adder.vhd" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs_with_memory/src/sub_add/sub_adder.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707930391494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707930391494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs_with_memory/src/multiplier.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/juanfelipe/Documents/universidad/tesis/hardware/MACs_with_memory/src/multiplier.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier-rtl " "Found design unit 1: multiplier-rtl" {  } { { "../src/multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs_with_memory/src/multiplier.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707930391495 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "../src/multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs_with_memory/src/multiplier.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707930391495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707930391495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs_with_memory/src/parallel_add/parallel_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/juanfelipe/Documents/universidad/tesis/hardware/MACs_with_memory/src/parallel_add/parallel_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parallel_adder-SYN " "Found design unit 1: parallel_adder-SYN" {  } { { "../src/parallel_add/parallel_adder.vhd" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs_with_memory/src/parallel_add/parallel_adder.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707930391497 ""} { "Info" "ISGN_ENTITY_NAME" "1 parallel_adder " "Found entity 1: parallel_adder" {  } { { "../src/parallel_add/parallel_adder.vhd" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs_with_memory/src/parallel_add/parallel_adder.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707930391497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707930391497 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "rd_clk MACs_with_memory.vhdl(50) " "VHDL error at MACs_with_memory.vhdl(50): object \"rd_clk\" is used but not declared" {  } { { "../src/MACs_with_memory.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs_with_memory/src/MACs_with_memory.vhdl" 50 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1707930391497 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "459 " "Peak virtual memory: 459 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707930391597 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 14 12:06:31 2024 " "Processing ended: Wed Feb 14 12:06:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707930391597 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707930391597 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707930391597 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707930391597 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707930392282 ""}
