Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,2115
design__instance__area,14614
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,7
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,6
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.00040423861355520785
power__switching__total,0.00022875895956531167
power__leakage__total,1.7322166812050455E-8
power__total,0.0006330149481073022
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.25611977152941773
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.25586902765221464
timing__hold__ws__corner:nom_tt_025C_1v80,0.3192360355311346
timing__setup__ws__corner:nom_tt_025C_1v80,13.792444909899293
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.319236
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,13.792445
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,88
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,6
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.2575032204795298
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.2572678531916526
timing__hold__ws__corner:nom_ss_100C_1v60,0.868934393477928
timing__setup__ws__corner:nom_ss_100C_1v60,8.039722004587663
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.868934
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,8.039722
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,6
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.255385386733434
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.2551282313180823
timing__hold__ws__corner:nom_ff_n40C_1v95,0.10714990309418056
timing__setup__ws__corner:nom_ff_n40C_1v95,14.757244732796511
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.107150
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,18.990265
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,113
design__max_fanout_violation__count,6
design__max_cap_violation__count,1
clock__skew__worst_hold,-0.2543987037479687
clock__skew__worst_setup,0.25419519986179945
timing__hold__ws,0.10547235605652767
timing__setup__ws,7.831384651321682
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.105472
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,7.831385
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,2115
design__instance__area__stdcell,14614
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.42662
design__instance__utilization__stdcell,0.42662
design__instance__count__class:buffer,2
design__instance__count__class:inverter,36
design__instance__count__class:sequential_cell,103
design__instance__count__class:multi_input_combinational_cell,1282
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,2497
design__instance__count__class:tap_cell,456
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,51145.3
design__violations,0
design__instance__count__class:timing_repair_buffer,208
design__instance__count__class:clock_buffer,11
design__instance__count__class:clock_inverter,5
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,72
antenna__violating__nets,5
antenna__violating__pins,5
route__antenna_violation__count,5
antenna_diodes_count,12
design__instance__count__class:antenna_cell,12
route__net,1659
route__net__special,2
route__drc_errors__iter:1,1422
route__wirelength__iter:1,67631
route__drc_errors__iter:2,834
route__wirelength__iter:2,66941
route__drc_errors__iter:3,781
route__wirelength__iter:3,66668
route__drc_errors__iter:4,197
route__wirelength__iter:4,66709
route__drc_errors__iter:5,0
route__wirelength__iter:5,66658
route__drc_errors,0
route__wirelength,66658
route__vias,14432
route__vias__singlecut,14432
route__vias__multicut,0
design__disconnected_pin__count,12
design__critical_disconnected_pin__count,0
route__wirelength__max,457.14
timing__unannotated_net__count__corner:nom_tt_025C_1v80,35
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,35
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,35
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,6
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2550658922934866
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2548667737883886
timing__hold__ws__corner:min_tt_025C_1v80,0.3172251995320632
timing__setup__ws__corner:min_tt_025C_1v80,13.948085747855687
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.317225
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,13.948086
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,35
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,48
design__max_fanout_violation__count__corner:min_ss_100C_1v60,6
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.25630590042476026
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2561138873472208
timing__hold__ws__corner:min_ss_100C_1v60,0.8622189872789532
timing__setup__ws__corner:min_ss_100C_1v60,8.197752042560623
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.862219
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,8.197752
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,35
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,6
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2543987037479687
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.25419519986179945
timing__hold__ws__corner:min_ff_n40C_1v95,0.10547235605652767
timing__setup__ws__corner:min_ff_n40C_1v95,14.785918685709065
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.105472
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,19.008585
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,35
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,7
design__max_fanout_violation__count__corner:max_tt_025C_1v80,6
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.25871303054367956
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.258387568654806
timing__hold__ws__corner:max_tt_025C_1v80,0.3219850033290038
timing__setup__ws__corner:max_tt_025C_1v80,13.634971759811235
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.321985
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,13.634972
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,35
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,113
design__max_fanout_violation__count__corner:max_ss_100C_1v60,6
design__max_cap_violation__count__corner:max_ss_100C_1v60,1
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.2602661215767521
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.25995936694637256
timing__hold__ws__corner:max_ss_100C_1v60,0.8786812637313776
timing__setup__ws__corner:max_ss_100C_1v60,7.831384651321682
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.878681
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,7.831385
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,35
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,6
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.257896766797314
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.25755023842595237
timing__hold__ws__corner:max_ff_n40C_1v95,0.10909079504072243
timing__setup__ws__corner:max_ff_n40C_1v95,14.720910240797389
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.109091
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,18.971962
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,35
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,35
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79993
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000661415
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000570133
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000536222
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000570133
design_powergrid__voltage__worst,0.0000570133
design_powergrid__voltage__worst__net:VPWR,1.79993
design_powergrid__drop__worst,0.0000661415
design_powergrid__drop__worst__net:VPWR,0.0000661415
design_powergrid__voltage__worst__net:VGND,0.0000570133
design_powergrid__drop__worst__net:VGND,0.0000570133
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00000545000000000000033571236068841159294606768526136875152587890625
ir__drop__worst,0.000066099999999999993938355757894242969996412284672260284423828125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
