Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\Uni\Year-2\InfoProc\Group_Proj\group_proj\unsaved.qsys --block-symbol-file --output-directory=D:\Uni\Year-2\InfoProc\Group_Proj\group_proj\unsaved --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading group_proj/unsaved.qsys
Progress: Reading input file
Progress: Adding atan2_a [altera_avalon_pio 18.1]
Progress: Parameterizing module atan2_a
Progress: Adding atan2_b [altera_avalon_pio 18.1]
Progress: Parameterizing module atan2_b
Progress: Adding atan2_q [altera_avalon_pio 18.1]
Progress: Parameterizing module atan2_q
Progress: Adding clk [clock_source 18.1]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding i2c_busy [altera_avalon_pio 18.1]
Progress: Parameterizing module i2c_busy
Progress: Adding i2c_dev_addr [altera_avalon_pio 18.1]
Progress: Parameterizing module i2c_dev_addr
Progress: Adding i2c_en [altera_avalon_pio 18.1]
Progress: Parameterizing module i2c_en
Progress: Adding i2c_miso [altera_avalon_pio 18.1]
Progress: Parameterizing module i2c_miso
Progress: Adding i2c_mosi [altera_avalon_pio 18.1]
Progress: Parameterizing module i2c_mosi
Progress: Adding i2c_reg_addr [altera_avalon_pio 18.1]
Progress: Parameterizing module i2c_reg_addr
Progress: Adding i2c_rst [altera_avalon_pio 18.1]
Progress: Parameterizing module i2c_rst
Progress: Adding i2c_rw [altera_avalon_pio 18.1]
Progress: Parameterizing module i2c_rw
Progress: Adding in_H [altera_avalon_pio 18.1]
Progress: Parameterizing module in_H
Progress: Adding in_L [altera_avalon_pio 18.1]
Progress: Parameterizing module in_L
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led [altera_avalon_pio 18.1]
Progress: Parameterizing module led
Progress: Adding nios_custom_instr_floating_point_0 [altera_nios_custom_instr_floating_point 18.1]
Progress: Parameterizing module nios_custom_instr_floating_point_0
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory
Progress: Adding out0 [altera_avalon_pio 18.1]
Progress: Parameterizing module out0
Progress: Adding out1 [altera_avalon_pio 18.1]
Progress: Parameterizing module out1
Progress: Adding sample_clk [altera_avalon_pio 18.1]
Progress: Parameterizing module sample_clk
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: unsaved.atan2_q: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: unsaved.i2c_busy: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: unsaved.i2c_miso: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: unsaved.in_H: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: unsaved.in_L: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: unsaved.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: unsaved.in_H: in_H.external_connection must be exported, or connected to a matching conduit.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Uni\Year-2\InfoProc\Group_Proj\group_proj\unsaved.qsys --synthesis=VERILOG --output-directory=D:\Uni\Year-2\InfoProc\Group_Proj\group_proj\unsaved\synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading group_proj/unsaved.qsys
Progress: Reading input file
Progress: Adding atan2_a [altera_avalon_pio 18.1]
Progress: Parameterizing module atan2_a
Progress: Adding atan2_b [altera_avalon_pio 18.1]
Progress: Parameterizing module atan2_b
Progress: Adding atan2_q [altera_avalon_pio 18.1]
Progress: Parameterizing module atan2_q
Progress: Adding clk [clock_source 18.1]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding i2c_busy [altera_avalon_pio 18.1]
Progress: Parameterizing module i2c_busy
Progress: Adding i2c_dev_addr [altera_avalon_pio 18.1]
Progress: Parameterizing module i2c_dev_addr
Progress: Adding i2c_en [altera_avalon_pio 18.1]
Progress: Parameterizing module i2c_en
Progress: Adding i2c_miso [altera_avalon_pio 18.1]
Progress: Parameterizing module i2c_miso
Progress: Adding i2c_mosi [altera_avalon_pio 18.1]
Progress: Parameterizing module i2c_mosi
Progress: Adding i2c_reg_addr [altera_avalon_pio 18.1]
Progress: Parameterizing module i2c_reg_addr
Progress: Adding i2c_rst [altera_avalon_pio 18.1]
Progress: Parameterizing module i2c_rst
Progress: Adding i2c_rw [altera_avalon_pio 18.1]
Progress: Parameterizing module i2c_rw
Progress: Adding in_H [altera_avalon_pio 18.1]
Progress: Parameterizing module in_H
Progress: Adding in_L [altera_avalon_pio 18.1]
Progress: Parameterizing module in_L
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led [altera_avalon_pio 18.1]
Progress: Parameterizing module led
Progress: Adding nios_custom_instr_floating_point_0 [altera_nios_custom_instr_floating_point 18.1]
Progress: Parameterizing module nios_custom_instr_floating_point_0
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory
Progress: Adding out0 [altera_avalon_pio 18.1]
Progress: Parameterizing module out0
Progress: Adding out1 [altera_avalon_pio 18.1]
Progress: Parameterizing module out1
Progress: Adding sample_clk [altera_avalon_pio 18.1]
Progress: Parameterizing module sample_clk
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: unsaved.atan2_q: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: unsaved.i2c_busy: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: unsaved.i2c_miso: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: unsaved.in_H: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: unsaved.in_L: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: unsaved.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: unsaved.in_H: in_H.external_connection must be exported, or connected to a matching conduit.
Info: unsaved: Generating unsaved "unsaved" for QUARTUS_SYNTH
Info: atan2_a: Starting RTL generation for module 'unsaved_atan2_a'
Info: atan2_a:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_atan2_a --dir=C:/Users/rahul/AppData/Local/Temp/alt9794_6154012106720449275.dir/0226_atan2_a_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/rahul/AppData/Local/Temp/alt9794_6154012106720449275.dir/0226_atan2_a_gen//unsaved_atan2_a_component_configuration.pl  --do_build_sim=0  ]
Info: atan2_a: Done RTL generation for module 'unsaved_atan2_a'
Info: atan2_a: "unsaved" instantiated altera_avalon_pio "atan2_a"
Info: atan2_q: Starting RTL generation for module 'unsaved_atan2_q'
Info: atan2_q:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_atan2_q --dir=C:/Users/rahul/AppData/Local/Temp/alt9794_6154012106720449275.dir/0227_atan2_q_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/rahul/AppData/Local/Temp/alt9794_6154012106720449275.dir/0227_atan2_q_gen//unsaved_atan2_q_component_configuration.pl  --do_build_sim=0  ]
Info: atan2_q: Done RTL generation for module 'unsaved_atan2_q'
Info: atan2_q: "unsaved" instantiated altera_avalon_pio "atan2_q"
Info: cpu: "unsaved" instantiated altera_nios2_gen2 "cpu"
Info: i2c_busy: Starting RTL generation for module 'unsaved_i2c_busy'
Info: i2c_busy:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_i2c_busy --dir=C:/Users/rahul/AppData/Local/Temp/alt9794_6154012106720449275.dir/0228_i2c_busy_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/rahul/AppData/Local/Temp/alt9794_6154012106720449275.dir/0228_i2c_busy_gen//unsaved_i2c_busy_component_configuration.pl  --do_build_sim=0  ]
Info: i2c_busy: Done RTL generation for module 'unsaved_i2c_busy'
Info: i2c_busy: "unsaved" instantiated altera_avalon_pio "i2c_busy"
Info: i2c_dev_addr: Starting RTL generation for module 'unsaved_i2c_dev_addr'
Info: i2c_dev_addr:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_i2c_dev_addr --dir=C:/Users/rahul/AppData/Local/Temp/alt9794_6154012106720449275.dir/0229_i2c_dev_addr_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/rahul/AppData/Local/Temp/alt9794_6154012106720449275.dir/0229_i2c_dev_addr_gen//unsaved_i2c_dev_addr_component_configuration.pl  --do_build_sim=0  ]
Info: i2c_dev_addr: Done RTL generation for module 'unsaved_i2c_dev_addr'
Info: i2c_dev_addr: "unsaved" instantiated altera_avalon_pio "i2c_dev_addr"
Info: i2c_en: Starting RTL generation for module 'unsaved_i2c_en'
Info: i2c_en:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_i2c_en --dir=C:/Users/rahul/AppData/Local/Temp/alt9794_6154012106720449275.dir/0230_i2c_en_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/rahul/AppData/Local/Temp/alt9794_6154012106720449275.dir/0230_i2c_en_gen//unsaved_i2c_en_component_configuration.pl  --do_build_sim=0  ]
Info: i2c_en: Done RTL generation for module 'unsaved_i2c_en'
Info: i2c_en: "unsaved" instantiated altera_avalon_pio "i2c_en"
Info: i2c_miso: Starting RTL generation for module 'unsaved_i2c_miso'
Info: i2c_miso:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_i2c_miso --dir=C:/Users/rahul/AppData/Local/Temp/alt9794_6154012106720449275.dir/0231_i2c_miso_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/rahul/AppData/Local/Temp/alt9794_6154012106720449275.dir/0231_i2c_miso_gen//unsaved_i2c_miso_component_configuration.pl  --do_build_sim=0  ]
Info: i2c_miso: Done RTL generation for module 'unsaved_i2c_miso'
Info: i2c_miso: "unsaved" instantiated altera_avalon_pio "i2c_miso"
Info: jtag_uart: Starting RTL generation for module 'unsaved_jtag_uart'
Info: jtag_uart:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=unsaved_jtag_uart --dir=C:/Users/rahul/AppData/Local/Temp/alt9794_6154012106720449275.dir/0232_jtag_uart_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/rahul/AppData/Local/Temp/alt9794_6154012106720449275.dir/0232_jtag_uart_gen//unsaved_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'unsaved_jtag_uart'
Info: jtag_uart: "unsaved" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: led: Starting RTL generation for module 'unsaved_led'
Info: led:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_led --dir=C:/Users/rahul/AppData/Local/Temp/alt9794_6154012106720449275.dir/0233_led_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/rahul/AppData/Local/Temp/alt9794_6154012106720449275.dir/0233_led_gen//unsaved_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'unsaved_led'
Info: led: "unsaved" instantiated altera_avalon_pio "led"
Info: onchip_memory: Starting RTL generation for module 'unsaved_onchip_memory'
Info: onchip_memory:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=unsaved_onchip_memory --dir=C:/Users/rahul/AppData/Local/Temp/alt9794_6154012106720449275.dir/0234_onchip_memory_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/rahul/AppData/Local/Temp/alt9794_6154012106720449275.dir/0234_onchip_memory_gen//unsaved_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'unsaved_onchip_memory'
Info: onchip_memory: "unsaved" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "unsaved" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "unsaved" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "unsaved" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'unsaved_cpu_cpu'
Info: cpu:   Generation command is [exec D:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I D:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=unsaved_cpu_cpu --dir=C:/Users/rahul/AppData/Local/Temp/alt9794_6154012106720449275.dir/0237_cpu_gen/ --quartus_bindir=D:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/rahul/AppData/Local/Temp/alt9794_6154012106720449275.dir/0237_cpu_gen//unsaved_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.03.13 00:31:52 (*) Starting Nios II generation
Info: cpu: # 2024.03.13 00:31:52 (*)   Checking for plaintext license.
Info: cpu: # 2024.03.13 00:31:52 (*)   Couldn't query license setup in Quartus directory D:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2024.03.13 00:31:52 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.03.13 00:31:52 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.03.13 00:31:52 (*)   Plaintext license not found.
Info: cpu: # 2024.03.13 00:31:52 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2024.03.13 00:31:52 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.03.13 00:31:52 (*)   Creating all objects for CPU
Info: cpu: # 2024.03.13 00:31:53 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.03.13 00:31:53 (*)   Creating plain-text RTL
Info: cpu: # 2024.03.13 00:31:54 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'unsaved_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: unsaved: Done "unsaved" with 33 modules, 45 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
