<module name="CORTEXA9_WUGEN" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="WKG_CONTROL_0" acronym="WKG_CONTROL_0" offset="0x0" width="32" description="Wake-up generator status register for CPU0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DOMAIN_RST" width="1" begin="15" end="15" resetval="0" description="MPU always-on power domain (PD_ALWON_MPU) reset status bit. It shows if the reset occurred previously. 0x0: no reset occur 0x1: reset occur" range="" rwaccess="R"/>
    <bitfield id="CORTEXA9_WARM_RST" width="1" begin="14" end="14" resetval="0" description="This bit is set when the CORTEXA9_RSTN signal is asserted. 0x0: CORTEXA9_RSTN reset signal has not been asserted 0x1: CORTEXA9_RSTN reset request has been asserted" range="" rwaccess="R"/>
    <bitfield id="CORTEXA9_COLD_RST" width="1" begin="13" end="13" resetval="0" description="This bit is set when the CORTEXA9_PWRON_RSTN signal is asserted. 0x0: CORTEXA9_PWRON_RSTN reset signal has not been asserted 0x1: CORTEXA9_PWRON_RSTN reset request has been asserted" range="" rwaccess="R"/>
    <bitfield id="WDT_RST" width="1" begin="12" end="12" resetval="0" description="This bit is set when the WD timer Reset Request signal from the SCU is asserted. 0x0: WDT reset request has not been asserted 0x1: WDT reset request has been asserted" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EVENTO" width="1" begin="10" end="10" resetval="0" description="EVENTO status bit. The event output signal is active, when one SEV instruction is executed. This bit is set when a rising edge of EVENTO from CPU is detected. 0x0: Rising edge of EVENTO is not detected 0x1: Rising edge of EVENTO is detected" range="" rwaccess="R"/>
    <bitfield id="STANDBYWFE" width="1" begin="9" end="9" resetval="0" description="This bit gives software the visibility to track whether WFE mode have been entered. 0x0: WFE mode has not been entered 0x1: WFE mode has been entered" range="" rwaccess="R"/>
    <bitfield id="STANDBYWFI" width="1" begin="8" end="8" resetval="0" description="This bit gives software the visibility to track whether WFI mode have been entered. 0x0: WFI mode has not been entered 0x1: WFI mode has been entered" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="WKG_ENB_A_0" acronym="WKG_ENB_A_0" offset="0x10" width="32" description="This register enables the interrupts (for CPU0) from MA_IRQ_0 to MA_IRQ_31 write 0x0: disable interrupt write 0x1: enable interrupt">
    <bitfield id="WKG_ENB_FOR_INTR31" width="1" begin="31" end="31" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR30" width="1" begin="30" end="30" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR29" width="1" begin="29" end="29" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR28" width="1" begin="28" end="28" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR27" width="1" begin="27" end="27" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR26" width="1" begin="26" end="26" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR25" width="1" begin="25" end="25" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR24" width="1" begin="24" end="24" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR23" width="1" begin="23" end="23" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR22" width="1" begin="22" end="22" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR21" width="1" begin="21" end="21" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR20" width="1" begin="20" end="20" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR19" width="1" begin="19" end="19" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR18" width="1" begin="18" end="18" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR17" width="1" begin="17" end="17" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR16" width="1" begin="16" end="16" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR15" width="1" begin="15" end="15" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR14" width="1" begin="14" end="14" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR13" width="1" begin="13" end="13" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR12" width="1" begin="12" end="12" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR11" width="1" begin="11" end="11" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR10" width="1" begin="10" end="10" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR9" width="1" begin="9" end="9" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="WKG_ENB_FOR_INTR7" width="1" begin="7" end="7" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR6" width="1" begin="6" end="6" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="WKG_ENB_FOR_INTR4" width="1" begin="4" end="4" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="WKG_ENB_FOR_INTR2" width="1" begin="2" end="2" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR1" width="1" begin="1" end="1" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR0" width="1" begin="0" end="0" resetval="1" description="" range="" rwaccess="RW"/>
  </register>
  <register id="WKG_ENB_B_0" acronym="WKG_ENB_B_0" offset="0x14" width="32" description="This register enables the interrupts (for CPU0) from MA_IRQ_32 to MA_IRQ_63 write 0x0: disable interrupt write 0x1: enable interrupt">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="WKG_ENB_FOR_INTR62" width="1" begin="30" end="30" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR61" width="1" begin="29" end="29" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="28" end="28" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="WKG_ENB_FOR_INTR59" width="1" begin="27" end="27" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR58" width="1" begin="26" end="26" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR57" width="1" begin="25" end="25" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR56" width="1" begin="24" end="24" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="22" end="22" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="WKG_ENB_FOR_INTR53" width="1" begin="21" end="21" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="20" end="20" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="17" end="17" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="WKG_ENB_FOR_INTR48" width="1" begin="16" end="16" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR47" width="1" begin="15" end="15" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR46" width="1" begin="14" end="14" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR45" width="1" begin="13" end="13" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR44" width="1" begin="12" end="12" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR43" width="1" begin="11" end="11" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR42" width="1" begin="10" end="10" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR41" width="1" begin="9" end="9" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR40" width="1" begin="8" end="8" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR39" width="1" begin="7" end="7" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR38" width="1" begin="6" end="6" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR37" width="1" begin="5" end="5" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR36" width="1" begin="4" end="4" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="WKG_ENB_FOR_INTR34" width="1" begin="2" end="2" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR33" width="1" begin="1" end="1" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR32" width="1" begin="0" end="0" resetval="1" description="" range="" rwaccess="RW"/>
  </register>
  <register id="WKG_ENB_C_0" acronym="WKG_ENB_C_0" offset="0x18" width="32" description="This register enables the interrupts (for CPU0) from MA_IRQ_64 to MA_IRQ_95 write 0x0: disable interrupt write 0x1: enable interrupt">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="WKG_ENB_FOR_INTR94" width="1" begin="30" end="30" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR93" width="1" begin="29" end="29" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR92" width="1" begin="28" end="28" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR91" width="1" begin="27" end="27" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR90" width="1" begin="26" end="26" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR89" width="1" begin="25" end="25" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR88" width="1" begin="24" end="24" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR87" width="1" begin="23" end="23" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR86" width="1" begin="22" end="22" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="WKG_ENB_FOR_INTR84" width="1" begin="20" end="20" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR83" width="1" begin="19" end="19" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="17" end="17" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="WKG_ENB_FOR_INTR80" width="1" begin="16" end="16" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="WKG_ENB_FOR_INTR78" width="1" begin="14" end="14" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR77" width="1" begin="13" end="13" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR76" width="1" begin="12" end="12" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR75" width="1" begin="11" end="11" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR74" width="1" begin="10" end="10" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR73" width="1" begin="9" end="9" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR72" width="1" begin="8" end="8" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR71" width="1" begin="7" end="7" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR70" width="1" begin="6" end="6" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR69" width="1" begin="5" end="5" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR68" width="1" begin="4" end="4" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR67" width="1" begin="3" end="3" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR66" width="1" begin="2" end="2" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR65" width="1" begin="1" end="1" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="1" description="" range="" rwaccess="R"/>
  </register>
  <register id="WKG_ENB_D_0" acronym="WKG_ENB_D_0" offset="0x1C" width="32" description="This register enables the interrupts (for CPU0) from MA_IRQ_96 to MA_IRQ_127 write 0x0: disable interrupt write 0x1: enable interrupt">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="29" end="29" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="28" end="28" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="26" end="26" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="25" end="25" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="WKG_ENB_FOR_INTR120" width="1" begin="24" end="24" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR119" width="1" begin="23" end="23" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="22" end="22" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="20" end="20" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="WKG_ENB_FOR_INTR114" width="1" begin="18" end="18" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR113" width="1" begin="17" end="17" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR112" width="1" begin="16" end="16" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR111" width="1" begin="15" end="15" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR110" width="1" begin="14" end="14" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR109" width="1" begin="13" end="13" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="12" end="12" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="WKG_ENB_FOR_INTR107" width="1" begin="11" end="11" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="10" end="10" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="WKG_ENB_FOR_INTR104" width="1" begin="8" end="8" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR103" width="1" begin="7" end="7" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR102" width="1" begin="6" end="6" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR101" width="1" begin="5" end="5" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR100" width="1" begin="4" end="4" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR99" width="1" begin="3" end="3" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR98" width="1" begin="2" end="2" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR97" width="1" begin="1" end="1" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR96" width="1" begin="0" end="0" resetval="1" description="" range="" rwaccess="RW"/>
  </register>
  <register id="WKG_CONTROL_1" acronym="WKG_CONTROL_1" offset="0x400" width="32" description="Wake-up generator status register for CPU1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="DOMAIN_RST" width="1" begin="15" end="15" resetval="0" description="MPU always-on power domain (PD_ALWON_MPU) reset status bit. It shows if the reset occurred previously. 0x0: no reset occur 0x1: reset occur" range="" rwaccess="R"/>
    <bitfield id="CORTEXA9_WARM_RST" width="1" begin="14" end="14" resetval="0" description="This bit is set when the CORTEXA9_RSTN signal is asserted. 0x0: CORTEXA9_RSTN reset signal has not been asserted 0x1: CORTEXA9_RSTN reset request has been asserted" range="" rwaccess="R"/>
    <bitfield id="CORTEXA9_COLD_RST" width="1" begin="13" end="13" resetval="0" description="This bit is set when the CORTEXA9_PWRON_RSTN signal is asserted. 0x0: CORTEXA9_PWRON_RSTN reset signal has not been asserted 0x1: CORTEXA9_PWRON_RSTN reset request has been asserted" range="" rwaccess="R"/>
    <bitfield id="WDT_RST" width="1" begin="12" end="12" resetval="0" description="This bit is set when the WD timer Reset Request signal from the SCU is asserted. 0x0: WDT reset request has not been asserted 0x1: WDT reset request has been asserted" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EVENTO" width="1" begin="10" end="10" resetval="0" description="EVENTO status bit. The event output signal is active, when one SEV instruction is executed. This bit is set when a rising edge of EVENTO from CPU is detected. 0x0: Rising edge of EVENTO is not detected 0x1: Rising edge of EVENTO is detected" range="" rwaccess="R"/>
    <bitfield id="STANDBYWFE" width="1" begin="9" end="9" resetval="0" description="This bit gives software the visibility to track whether WFE mode have been entered. 0x0: WFE mode has not been entered 0x1: WFE mode has been entered" range="" rwaccess="R"/>
    <bitfield id="STANDBYWFI" width="1" begin="8" end="8" resetval="0" description="This bit gives software the visibility to track whether WFI mode have been entered. 0x0: WFI mode has not been entered 0x1: WFI mode has been entered" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="WKG_ENB_A_1" acronym="WKG_ENB_A_1" offset="0x410" width="32" description="This register enables the interrupts (for CPU1) from MA_IRQ_0 to MA_IRQ_31 write 0x0: disable interrupt write 0x1: enable interrupt">
    <bitfield id="WKG_ENB_FOR_INTR31" width="1" begin="31" end="31" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR30" width="1" begin="30" end="30" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR29" width="1" begin="29" end="29" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR28" width="1" begin="28" end="28" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR27" width="1" begin="27" end="27" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR26" width="1" begin="26" end="26" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR25" width="1" begin="25" end="25" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR24" width="1" begin="24" end="24" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR23" width="1" begin="23" end="23" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR22" width="1" begin="22" end="22" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR21" width="1" begin="21" end="21" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR20" width="1" begin="20" end="20" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR19" width="1" begin="19" end="19" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR18" width="1" begin="18" end="18" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR17" width="1" begin="17" end="17" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR16" width="1" begin="16" end="16" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR15" width="1" begin="15" end="15" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR14" width="1" begin="14" end="14" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR13" width="1" begin="13" end="13" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR12" width="1" begin="12" end="12" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR11" width="1" begin="11" end="11" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR10" width="1" begin="10" end="10" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR9" width="1" begin="9" end="9" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="WKG_ENB_FOR_INTR7" width="1" begin="7" end="7" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR6" width="1" begin="6" end="6" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="WKG_ENB_FOR_INTR4" width="1" begin="4" end="4" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="WKG_ENB_FOR_INTR2" width="1" begin="2" end="2" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR1" width="1" begin="1" end="1" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR0" width="1" begin="0" end="0" resetval="1" description="" range="" rwaccess="RW"/>
  </register>
  <register id="WKG_ENB_B_1" acronym="WKG_ENB_B_1" offset="0x414" width="32" description="This register enables the interrupts (for CPU1) from MA_IRQ_32 to MA_IRQ_63 write 0x0: disable interrupt write 0x1: enable interrupt">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="WKG_ENB_FOR_INTR62" width="1" begin="30" end="30" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR61" width="1" begin="29" end="29" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="28" end="28" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="WKG_ENB_FOR_INTR59" width="1" begin="27" end="27" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR58" width="1" begin="26" end="26" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR57" width="1" begin="25" end="25" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR56" width="1" begin="24" end="24" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="22" end="22" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="WKG_ENB_FOR_INTR53" width="1" begin="21" end="21" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="20" end="20" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="17" end="17" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="WKG_ENB_FOR_INTR48" width="1" begin="16" end="16" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR47" width="1" begin="15" end="15" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR46" width="1" begin="14" end="14" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR45" width="1" begin="13" end="13" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR44" width="1" begin="12" end="12" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR43" width="1" begin="11" end="11" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR42" width="1" begin="10" end="10" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR41" width="1" begin="9" end="9" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR40" width="1" begin="8" end="8" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR39" width="1" begin="7" end="7" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR38" width="1" begin="6" end="6" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR37" width="1" begin="5" end="5" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR36" width="1" begin="4" end="4" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="WKG_ENB_FOR_INTR34" width="1" begin="2" end="2" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR33" width="1" begin="1" end="1" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR32" width="1" begin="0" end="0" resetval="1" description="" range="" rwaccess="RW"/>
  </register>
  <register id="WKG_ENB_C_1" acronym="WKG_ENB_C_1" offset="0x418" width="32" description="This register enables the interrupts (for CPU1) from MA_IRQ_64 to MA_IRQ_95 write 0x0: disable interrupt write 0x1: enable interrupt">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="WKG_ENB_FOR_INTR94" width="1" begin="30" end="30" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR93" width="1" begin="29" end="29" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR92" width="1" begin="28" end="28" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR91" width="1" begin="27" end="27" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR90" width="1" begin="26" end="26" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR89" width="1" begin="25" end="25" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR88" width="1" begin="24" end="24" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR87" width="1" begin="23" end="23" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR86" width="1" begin="22" end="22" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="WKG_ENB_FOR_INTR84" width="1" begin="20" end="20" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR83" width="1" begin="19" end="19" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="17" end="17" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="WKG_ENB_FOR_INTR80" width="1" begin="16" end="16" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="WKG_ENB_FOR_INTR78" width="1" begin="14" end="14" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR77" width="1" begin="13" end="13" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR76" width="1" begin="12" end="12" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR75" width="1" begin="11" end="11" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR74" width="1" begin="10" end="10" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR73" width="1" begin="9" end="9" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR72" width="1" begin="8" end="8" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR71" width="1" begin="7" end="7" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR70" width="1" begin="6" end="6" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR69" width="1" begin="5" end="5" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR68" width="1" begin="4" end="4" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR67" width="1" begin="3" end="3" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR66" width="1" begin="2" end="2" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR65" width="1" begin="1" end="1" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="1" description="" range="" rwaccess="R"/>
  </register>
  <register id="WKG_ENB_D_1" acronym="WKG_ENB_D_1" offset="0x41C" width="32" description="This register enables the interrupts (for CPU1) from MA_IRQ_96 to MA_IRQ_127 write 0x0: disable interrupt write 0x1: enable interrupt">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="29" end="29" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="28" end="28" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="26" end="26" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="25" end="25" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="WKG_ENB_FOR_INTR120" width="1" begin="24" end="24" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR119" width="1" begin="23" end="23" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="22" end="22" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="20" end="20" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="WKG_ENB_FOR_INTR114" width="1" begin="18" end="18" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR113" width="1" begin="17" end="17" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR112" width="1" begin="16" end="16" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR111" width="1" begin="15" end="15" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR110" width="1" begin="14" end="14" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR109" width="1" begin="13" end="13" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="12" end="12" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="WKG_ENB_FOR_INTR107" width="1" begin="11" end="11" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="10" end="10" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="WKG_ENB_FOR_INTR104" width="1" begin="8" end="8" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR103" width="1" begin="7" end="7" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR102" width="1" begin="6" end="6" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR101" width="1" begin="5" end="5" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR100" width="1" begin="4" end="4" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR99" width="1" begin="3" end="3" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR98" width="1" begin="2" end="2" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR97" width="1" begin="1" end="1" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="WKG_ENB_FOR_INTR96" width="1" begin="0" end="0" resetval="1" description="" range="" rwaccess="RW"/>
  </register>
  <register id="AUX_CORE_BOOT_0" acronym="AUX_CORE_BOOT_0" offset="0x800" width="32" description="This register is used by the ROM code and OS during SMP boot, it is intended to store execution start address of CPU1. When needed, the SMP OS (executing on the CPU0) wakes up CPU1 by executing a SEV command. CPU0 needs to communicate some start-up information (e.g. starting address) to CPU1.">
    <bitfield id="AUX_CORE_BOOT_0" width="32" begin="31" end="0" resetval="0x00000000" description="SMP boot register" range="" rwaccess="RW"/>
  </register>
  <register id="AUX_CORE_BOOT_1" acronym="AUX_CORE_BOOT_1" offset="0x804" width="32" description="This register is used by the ROM code and OS during SMP boot, used to indicate boot status to either CPUs. When CPU1 received an event (caused by the SEV command), it continues execution in the ROM which set up the code to branch to the address signaled by CPU0.">
    <bitfield id="AUX_CORE_BOOT_1" width="32" begin="31" end="0" resetval="0x00000000" description="SMP boot register" range="" rwaccess="RW"/>
  </register>
</module>
