lib_name: adc_sar_templates
cell_name: salatch_pmos_bak170318
pins: [ "VSS", "INP", "INM", "OSM", "INTP", "OUTP", "OUTM", "VDD", "OSP", "INTM", "CLKB" ]
instances:
  IBUFN0:
    lib_name: BAG_prim
    cell_name: nmos4_fast
    instpins:
      S:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "OUTP"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "OM"
        num_bits: 1
  IBUFN1:
    lib_name: BAG_prim
    cell_name: nmos4_fast
    instpins:
      S:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "OUTM"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "OP"
        num_bits: 1
  IRST1:
    lib_name: BAG_prim
    cell_name: nmos4_fast
    instpins:
      S:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "INTP"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "CLKB"
        num_bits: 1
  IRST3:
    lib_name: BAG_prim
    cell_name: nmos4_fast
    instpins:
      S:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "OP"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "CLKB"
        num_bits: 1
  IRST0:
    lib_name: BAG_prim
    cell_name: nmos4_fast
    instpins:
      S:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "INTM"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "CLKB"
        num_bits: 1
  IRST2:
    lib_name: BAG_prim
    cell_name: nmos4_fast
    instpins:
      S:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "OM"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "CLKB"
        num_bits: 1
  IRGNNDM0:
    lib_name: BAG_prim
    cell_name: nmos4_fast
    instpins:
      S:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
  IRGNN0:
    lib_name: BAG_prim
    cell_name: nmos4_fast
    instpins:
      S:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "OM"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "OP"
        num_bits: 1
  IRGNN1:
    lib_name: BAG_prim
    cell_name: nmos4_fast
    instpins:
      S:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "OP"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "OM"
        num_bits: 1
  IBUFP0:
    lib_name: BAG_prim
    cell_name: pmos4_fast
    instpins:
      S:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "OUTP"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "OM"
        num_bits: 1
  IBUFP1:
    lib_name: BAG_prim
    cell_name: pmos4_fast
    instpins:
      S:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "OUTM"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "OP"
        num_bits: 1
  IRGNPDM2:
    lib_name: BAG_prim
    cell_name: pmos4_fast
    instpins:
      S:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "INTP"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
  IRGNPDM1:
    lib_name: BAG_prim
    cell_name: pmos4_fast
    instpins:
      S:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "INTM"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
  IRGNPDM0:
    lib_name: BAG_prim
    cell_name: pmos4_fast
    instpins:
      S:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
  IRGNP1:
    lib_name: BAG_prim
    cell_name: pmos4_fast
    instpins:
      S:
        direction: inputOutput
        net_name: "INTP"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "OP"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "OM"
        num_bits: 1
  IRGNP0:
    lib_name: BAG_prim
    cell_name: pmos4_fast
    instpins:
      S:
        direction: inputOutput
        net_name: "INTM"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "OM"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "OP"
        num_bits: 1
  IOSDM1:
    lib_name: BAG_prim
    cell_name: pmos4_fast
    instpins:
      S:
        direction: inputOutput
        net_name: "TAIL_OS"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
  IOSDM0:
    lib_name: BAG_prim
    cell_name: pmos4_fast
    instpins:
      S:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
  IOSM0:
    lib_name: BAG_prim
    cell_name: pmos4_fast
    instpins:
      S:
        direction: inputOutput
        net_name: "TAIL_OS"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "INTP"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "OSM"
        num_bits: 1
  IOSP0:
    lib_name: BAG_prim
    cell_name: pmos4_fast
    instpins:
      S:
        direction: inputOutput
        net_name: "TAIL_OS"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "INTM"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "OSP"
        num_bits: 1
  ICKPDM1:
    lib_name: BAG_prim
    cell_name: pmos4_fast
    instpins:
      S:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
  ICKP1:
    lib_name: BAG_prim
    cell_name: pmos4_fast
    instpins:
      S:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "TAIL_OS"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "CLKB"
        num_bits: 1
  IINDM1:
    lib_name: BAG_prim
    cell_name: pmos4_fast
    instpins:
      S:
        direction: inputOutput
        net_name: "TAIL"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
  IINDM0:
    lib_name: BAG_prim
    cell_name: pmos4_fast
    instpins:
      S:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
  ICKPDM0:
    lib_name: BAG_prim
    cell_name: pmos4_fast
    instpins:
      S:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
  ICKP0:
    lib_name: BAG_prim
    cell_name: pmos4_fast
    instpins:
      S:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "TAIL"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "CLKB"
        num_bits: 1
  IINM0:
    lib_name: BAG_prim
    cell_name: pmos4_fast
    instpins:
      S:
        direction: inputOutput
        net_name: "TAIL"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "INTP"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "INM"
        num_bits: 1
  IINP0:
    lib_name: BAG_prim
    cell_name: pmos4_fast
    instpins:
      S:
        direction: inputOutput
        net_name: "TAIL"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "INTM"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "INP"
        num_bits: 1
