[#Zces]
==== Zces 0.51

This document is in the Stable state. Assume anything could still change, but limited change should be expected. For more information see:
https://riscv.org/spec-state

Zces is the set of sequenced or more complex instuctions for code-size reduction.

All 16-bit encodings are currently reserved for all architectures, and have no conflicts with any existing extensions. 

*All 32-bit encodings have yet to be allocated.*

tblj, tbljal, tbljalm all require <<#csrs-tbljalvec>>.

[%header,cols="^1,^1,^1,4,8"]
|===
|RV 32
|RV 64
|RV 128
|Mnemonic
|Instruction

|&#10003;
|&#10003;
|&#10003;
|c.push {reg_list}, {areg_list}, -sp_adj
|<<#insns-c_push_areg_list>> 

|&#10003;
|&#10003;
|&#10003;
|push {reg_list}, {areg_list}, -sp_adj
|<<#insns-push_areg_list>> 

|&#10003;
|&#10003;
|&#10003;
|c.pop {reg_list}, sp_adjustment
|<<#insns-c_pop>> 

|&#10003;
|&#10003;
|&#10003;
|pop {reg_list}, sp_adjustment
|<<#insns-pop>> 

|&#10003;
|&#10003;
|&#10003;
|c.popret {reg_list}, {ret_val}, sp_adj
|<<#insns-c_popret>> 

|&#10003;
|&#10003;
|&#10003;
|popret {reg_list}, {ret_val}, sp_adj
|<<#insns-popret>> 

|&#10003;
|&#10003;
|&#10003;
|tblj #index
|<<#insns-c_tblj>> 

|&#10003;
|&#10003;
|&#10003;
|tbljal #index
|<<#insns-c_tbljal>> 

|&#10003;
|&#10003;
|&#10003;
|tbljalm #index
|<<#insns-c_tbljalm>> 

|&#10003;
|&#10003;
|&#10003;
|c.mva01s07 sreg1, sreg2
|<<#insns-c_mva01s07>> 

|===

include::c_push_areg_list.adoc[]
include::push_areg_list.adoc[]
include::c_popret.adoc[]
include::popret.adoc[]
include::c_pop.adoc[]
include::pop.adoc[]
include::c_tblj.adoc[]
include::c_tbljal.adoc[]
include::c_tbljalm.adoc[]
include::tbljalvec_csr.adoc[]
include::c_mva01s07.adoc[]
include::c_mvs07a01.adoc[]
include::pushpop_areg.adoc[]
include::tablejump.adoc[]
