{"vcs1":{"timestamp_begin":1738063967.926597297, "rt":0.25, "ut":0.12, "st":0.09}}
{"vcselab":{"timestamp_begin":1738063968.246175090, "rt":0.26, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1738063968.557048194, "rt":0.15, "ut":0.06, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1738063967.718021079}
{"VCS_COMP_START_TIME": 1738063967.718021079}
{"VCS_COMP_END_TIME": 1738063968.768446986}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265412}}
{"vcselab": {"peak_mem": 150344}}
