// Seed: 2478089657
module module_0 #(
    parameter id_9 = 32'd18
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout tri0 id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5 = 1'b0 * 1;
  wire [1 : -1] id_7, id_8;
  assign id_5 = id_7;
  parameter id_9 = -1 | 1;
  logic id_10 = id_7;
  wire [id_9 : 1] id_11;
  wire id_12, id_13;
  assign module_1.id_1 = 0;
endmodule
module module_1;
  id_1 :
  assert property (@(id_1 or posedge {-1{(1)}}) -1)
  else;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
