// Mem file initialization records.
//
// SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
// Vivado v2023.1 (64-bit)
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// Created on Friday July 21, 2023 - 05:07:42 pm, from:
//
//     Map file     - c:\v23.1\FEB_test\FEB_test.gen\sources_1\bd\Test_DDR\Test_DDR.bmm
//     Data file(s) - c:/v23.1/FEB_test/FEB_test.gen/sources_1/bd/Test_DDR/ip/Test_DDR_microblaze_0_0/data/mb_bootloop_le.elf
//
// Address space 'Test_DDR_microblaze_0.Test_DDR_microblaze_0_local_memory_lmb_bram_64K_5_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.

@00000000
    B8000000
