Release 14.4 ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx9csg324-2 -nt timestamp -bm system.bmm
M:/Git_projects/FPGA/MIMTLU_StandAlone/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"M:/Git_projects/FPGA/MIMTLU_StandAlone/implementation/system.ngc" ...
Loading design module
"M:/Git_projects/FPGA/MIMTLU_StandAlone/implementation/system_ethernet_mac_wrapp
er.ngc"...
Loading design module
"M:/Git_projects/FPGA/MIMTLU_StandAlone/implementation/system_dip_switches_4bits
_wrapper.ngc"...
Loading design module
"M:/Git_projects/FPGA/MIMTLU_StandAlone/implementation/system_usb_uart_wrapper.n
gc"...
Loading design module
"M:/Git_projects/FPGA/MIMTLU_StandAlone/implementation/system_clock_generator_0_
wrapper.ngc"...
Loading design module
"M:/Git_projects/FPGA/MIMTLU_StandAlone/implementation/system_mimtlu_0_wrapper.n
gc"...
Loading design module
"M:/Git_projects/FPGA/MIMTLU_StandAlone/implementation/system_mcb3_lpddr_wrapper
.ngc"...
Loading design module
"M:/Git_projects/FPGA/MIMTLU_StandAlone/implementation/system_proc_sys_reset_0_w
rapper.ngc"...
Loading design module
"M:/Git_projects/FPGA/MIMTLU_StandAlone/implementation/system_axi4lite_0_wrapper
.ngc"...
Loading design module
"M:/Git_projects/FPGA/MIMTLU_StandAlone/implementation/system_microblaze_0_intc_
wrapper.ngc"...
Loading design module
"M:/Git_projects/FPGA/MIMTLU_StandAlone/implementation/system_axi4_0_wrapper.ngc
"...
Loading design module
"M:/Git_projects/FPGA/MIMTLU_StandAlone/implementation/system_microblaze_0_ilmb_
wrapper.ngc"...
Loading design module
"M:/Git_projects/FPGA/MIMTLU_StandAlone/implementation/system_microblaze_0_i_bra
m_ctrl_wrapper.ngc"...
Loading design module
"M:/Git_projects/FPGA/MIMTLU_StandAlone/implementation/system_microblaze_0_dlmb_
wrapper.ngc"...
Loading design module
"M:/Git_projects/FPGA/MIMTLU_StandAlone/implementation/system_microblaze_0_d_bra
m_ctrl_wrapper.ngc"...
Loading design module
"M:/Git_projects/FPGA/MIMTLU_StandAlone/implementation/system_microblaze_0_wrapp
er.ngc"...
Loading design module
"M:/Git_projects/FPGA/MIMTLU_StandAlone/implementation/system_debug_module_wrapp
er.ngc"...
Loading design module
"M:/Git_projects/FPGA/MIMTLU_StandAlone/implementation/system_axi_timer_0_wrappe
r.ngc"...
Loading design module
"M:/Git_projects/FPGA/MIMTLU_StandAlone/implementation/system_leds_4bits_wrapper
.ngc"...
Loading design module
"M:/Git_projects/FPGA/MIMTLU_StandAlone/implementation/system_microblaze_0_bram_
block_wrapper.ngc"...
Applying constraints in
"M:/Git_projects/FPGA/MIMTLU_StandAlone/implementation/system_ethernet_mac_wrapp
er.ncf" to module "Ethernet_MAC"...
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6.000 BEFORE 
   "PHY_rx_clk";>
   [M:/Git_projects/FPGA/MIMTLU_StandAlone/implementation/system_ethernet_mac_wr
   apper.ncf(4)], is specified without a duration.  This will result in a lack
   of hold time checks in timing reports.  If hold time checks are desired a
   duration value should be specified following the 'VALID' keyword.

Checking Constraint Associations...
Applying constraints in
"M:/Git_projects/FPGA/MIMTLU_StandAlone/implementation/system_mcb3_lpddr_wrapper
.ncf" to module "MCB3_LPDDR"...
Checking Constraint Associations...
Applying constraints in
"M:/Git_projects/FPGA/MIMTLU_StandAlone/implementation/system_axi4lite_0_wrapper
.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"M:/Git_projects/FPGA/MIMTLU_StandAlone/implementation/system_microblaze_0_intc_
wrapper.ncf" to module "microblaze_0_intc"...
Checking Constraint Associations...
Applying constraints in
"M:/Git_projects/FPGA/MIMTLU_StandAlone/implementation/system_axi4_0_wrapper.ncf
" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"M:/Git_projects/FPGA/MIMTLU_StandAlone/implementation/system_microblaze_0_ilmb_
wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"M:/Git_projects/FPGA/MIMTLU_StandAlone/implementation/system_microblaze_0_dlmb_
wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"M:/Git_projects/FPGA/MIMTLU_StandAlone/implementation/system_microblaze_0_wrapp
er.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnec
   t_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/int
   erconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_400_0000MHz180PLL0_nobuf = PERIOD
   "clk_400_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 1.2500125 ns HIGH
   50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_400_0000MHzPLL0_nobuf = PERIOD
   "clk_400_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50%>

WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6000.000000000 pS
   BEFORE Ethernet_MAC/PHY_rx_clk;>, is specified without a duration.  This will
   result in a lack of hold time checks in timing reports.  If hold time checks
   are desired a duration value should be specified following the 'VALID'
   keyword.

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = "3.3" ;>
   [system.ucf(42)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (15) was
   detected for the CLKIN1_PERIOD attribute on PLL
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst".  This does not
   match the PERIOD constraint value (66666 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/COLLISION_SYNC_2' has unconnected
   output pin
WARNING:NgdBuild:452 - logical net 'N22' has no driver
WARNING:NgdBuild:452 - logical net 'N23' has no driver
WARNING:NgdBuild:452 - logical net 'N24' has no driver
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:478 - clock net clock_generator_0/CLKOUT3 with clock driver
   clock_generator_0/clock_generator_0/PLL0_CLKOUT3_BUFG_INST drives no clock
   pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  31

Total memory usage is 244560 kilobytes

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  0 sec
Total CPU time to NGDBUILD completion:  1 min  0 sec

Writing NGDBUILD log file "system.bld"...
