Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win32) Build 1071353 Tue Nov 18 18:06:20 MST 2014
| Date         : Sat Apr 09 11:22:23 2016
| Host         : user-PC running 32-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file my_uart_top_control_sets_placed.rpt
| Design       : my_uart_top
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     6 |
| Minimum Number of register sites lost to control set restrictions |    16 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |              46 |           16 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              24 |            6 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------+------------------+------------------+----------------+
|  Clock Signal  |          Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+---------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                 |                  |                2 |              2 |
|  clk_IBUF_BUFG | my_uart_rx/n_0_num[3]_i_1       | rst_IBUF         |                1 |              4 |
|  clk_IBUF_BUFG | my_uart_tx/n_0_num[3]_i_1__0    | rst_IBUF         |                1 |              4 |
|  clk_IBUF_BUFG | my_uart_rx/n_0_rx_data_r[7]_i_1 | rst_IBUF         |                2 |              8 |
|  clk_IBUF_BUFG | my_uart_tx/neg_rx_int           | rst_IBUF         |                2 |              8 |
|  clk_IBUF_BUFG |                                 | rst_IBUF         |               16 |             46 |
+----------------+---------------------------------+------------------+------------------+----------------+


