{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555605346107 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555605346115 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 09:35:45 2019 " "Processing started: Thu Apr 18 09:35:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555605346115 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555605346115 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555605346115 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1555605346907 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1555605346908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/DE1_SoC.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555605361724 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_testbench " "Found entity 2: DE1_SoC_testbench" {  } { { "DE1_SoC.sv" "" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/DE1_SoC.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555605361724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555605361724 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "seg7.sv(17) " "Verilog HDL warning at seg7.sv(17): extended using \"x\" or \"z\"" {  } { { "seg7.sv" "" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/seg7.sv" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1555605361727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.sv 1 1 " "Found 1 design units, including 1 entities, in source file seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.sv" "" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/seg7.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555605361728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555605361728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "combine.sv 1 1 " "Found 1 design units, including 1 entities, in source file combine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 combine " "Found entity 1: combine" {  } { { "combine.sv" "" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/combine.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555605361728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555605361728 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "myDesign.sv(19) " "Verilog HDL warning at myDesign.sv(19): extended using \"x\" or \"z\"" {  } { { "myDesign.sv" "" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/myDesign.sv" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1555605361734 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "myDesign.sv(35) " "Verilog HDL warning at myDesign.sv(35): extended using \"x\" or \"z\"" {  } { { "myDesign.sv" "" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/myDesign.sv" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1555605361734 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "myDesign.sv(51) " "Verilog HDL warning at myDesign.sv(51): extended using \"x\" or \"z\"" {  } { { "myDesign.sv" "" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/myDesign.sv" 51 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1555605361734 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "myDesign.sv(67) " "Verilog HDL warning at myDesign.sv(67): extended using \"x\" or \"z\"" {  } { { "myDesign.sv" "" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/myDesign.sv" 67 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1555605361734 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "myDesign.sv(83) " "Verilog HDL warning at myDesign.sv(83): extended using \"x\" or \"z\"" {  } { { "myDesign.sv" "" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/myDesign.sv" 83 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1555605361734 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "myDesign.sv(99) " "Verilog HDL warning at myDesign.sv(99): extended using \"x\" or \"z\"" {  } { { "myDesign.sv" "" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/myDesign.sv" 99 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1555605361734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mydesign.sv 1 1 " "Found 1 design units, including 1 entities, in source file mydesign.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myDesign " "Found entity 1: myDesign" {  } { { "myDesign.sv" "" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/myDesign.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555605361735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555605361735 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1555605361849 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..2\] DE1_SoC.sv(5) " "Output port \"LEDR\[9..2\]\" at DE1_SoC.sv(5) has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/DE1_SoC.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1555605361860 "|DE1_SoC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myDesign myDesign:dut " "Elaborating entity \"myDesign\" for hierarchy \"myDesign:dut\"" {  } { { "DE1_SoC.sv" "dut" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/DE1_SoC.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555605361901 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX1\[6\] HEX1\[6\] " "Net \"HEX1\[6\]\", which fans out to \"HEX1\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362024 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "myDesign:dut\|HEX1\[6\] " "Net is fed by \"myDesign:dut\|HEX1\[6\]\"" {  } { { "myDesign.sv" "HEX1\[6\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/myDesign.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362024 ""}  } { { "DE1_SoC.sv" "HEX1\[6\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/DE1_SoC.sv" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1555605362024 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX1\[5\] HEX1\[5\] " "Net \"HEX1\[5\]\", which fans out to \"HEX1\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362024 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "myDesign:dut\|HEX1\[5\] " "Net is fed by \"myDesign:dut\|HEX1\[5\]\"" {  } { { "myDesign.sv" "HEX1\[5\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/myDesign.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362024 ""}  } { { "DE1_SoC.sv" "HEX1\[5\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/DE1_SoC.sv" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1555605362024 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX1\[4\] HEX1\[4\] " "Net \"HEX1\[4\]\", which fans out to \"HEX1\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362024 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "myDesign:dut\|HEX1\[4\] " "Net is fed by \"myDesign:dut\|HEX1\[4\]\"" {  } { { "myDesign.sv" "HEX1\[4\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/myDesign.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362024 ""}  } { { "DE1_SoC.sv" "HEX1\[4\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/DE1_SoC.sv" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1555605362024 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX1\[3\] HEX1\[3\] " "Net \"HEX1\[3\]\", which fans out to \"HEX1\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362024 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "myDesign:dut\|HEX1\[3\] " "Net is fed by \"myDesign:dut\|HEX1\[3\]\"" {  } { { "myDesign.sv" "HEX1\[3\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/myDesign.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362024 ""}  } { { "DE1_SoC.sv" "HEX1\[3\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/DE1_SoC.sv" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1555605362024 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX1\[2\] HEX1\[2\] " "Net \"HEX1\[2\]\", which fans out to \"HEX1\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362024 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "myDesign:dut\|HEX1\[2\] " "Net is fed by \"myDesign:dut\|HEX1\[2\]\"" {  } { { "myDesign.sv" "HEX1\[2\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/myDesign.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362024 ""}  } { { "DE1_SoC.sv" "HEX1\[2\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/DE1_SoC.sv" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1555605362024 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX1\[1\] HEX1\[1\] " "Net \"HEX1\[1\]\", which fans out to \"HEX1\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362024 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "myDesign:dut\|HEX1\[1\] " "Net is fed by \"myDesign:dut\|HEX1\[1\]\"" {  } { { "myDesign.sv" "HEX1\[1\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/myDesign.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362024 ""}  } { { "DE1_SoC.sv" "HEX1\[1\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/DE1_SoC.sv" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1555605362024 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX1\[0\] HEX1\[0\] " "Net \"HEX1\[0\]\", which fans out to \"HEX1\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362032 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "myDesign:dut\|HEX1\[0\] " "Net is fed by \"myDesign:dut\|HEX1\[0\]\"" {  } { { "myDesign.sv" "HEX1\[0\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/myDesign.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362032 ""}  } { { "DE1_SoC.sv" "HEX1\[0\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/DE1_SoC.sv" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1555605362032 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX2\[6\] HEX2\[6\] " "Net \"HEX2\[6\]\", which fans out to \"HEX2\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362032 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "myDesign:dut\|HEX2\[6\] " "Net is fed by \"myDesign:dut\|HEX2\[6\]\"" {  } { { "myDesign.sv" "HEX2\[6\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/myDesign.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362032 ""}  } { { "DE1_SoC.sv" "HEX2\[6\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/DE1_SoC.sv" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1555605362032 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX2\[5\] HEX2\[5\] " "Net \"HEX2\[5\]\", which fans out to \"HEX2\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362034 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "myDesign:dut\|HEX2\[5\] " "Net is fed by \"myDesign:dut\|HEX2\[5\]\"" {  } { { "myDesign.sv" "HEX2\[5\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/myDesign.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362034 ""}  } { { "DE1_SoC.sv" "HEX2\[5\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/DE1_SoC.sv" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1555605362034 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX2\[4\] HEX2\[4\] " "Net \"HEX2\[4\]\", which fans out to \"HEX2\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362035 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "myDesign:dut\|HEX2\[4\] " "Net is fed by \"myDesign:dut\|HEX2\[4\]\"" {  } { { "myDesign.sv" "HEX2\[4\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/myDesign.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362035 ""}  } { { "DE1_SoC.sv" "HEX2\[4\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/DE1_SoC.sv" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1555605362035 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX2\[3\] HEX2\[3\] " "Net \"HEX2\[3\]\", which fans out to \"HEX2\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362035 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "myDesign:dut\|HEX2\[3\] " "Net is fed by \"myDesign:dut\|HEX2\[3\]\"" {  } { { "myDesign.sv" "HEX2\[3\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/myDesign.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362035 ""}  } { { "DE1_SoC.sv" "HEX2\[3\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/DE1_SoC.sv" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1555605362035 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX2\[2\] HEX2\[2\] " "Net \"HEX2\[2\]\", which fans out to \"HEX2\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362037 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "myDesign:dut\|HEX2\[2\] " "Net is fed by \"myDesign:dut\|HEX2\[2\]\"" {  } { { "myDesign.sv" "HEX2\[2\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/myDesign.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362037 ""}  } { { "DE1_SoC.sv" "HEX2\[2\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/DE1_SoC.sv" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1555605362037 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX2\[1\] HEX2\[1\] " "Net \"HEX2\[1\]\", which fans out to \"HEX2\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362038 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "myDesign:dut\|HEX2\[1\] " "Net is fed by \"myDesign:dut\|HEX2\[1\]\"" {  } { { "myDesign.sv" "HEX2\[1\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/myDesign.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362038 ""}  } { { "DE1_SoC.sv" "HEX2\[1\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/DE1_SoC.sv" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1555605362038 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX2\[0\] HEX2\[0\] " "Net \"HEX2\[0\]\", which fans out to \"HEX2\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362039 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "myDesign:dut\|HEX2\[0\] " "Net is fed by \"myDesign:dut\|HEX2\[0\]\"" {  } { { "myDesign.sv" "HEX2\[0\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/myDesign.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362039 ""}  } { { "DE1_SoC.sv" "HEX2\[0\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/DE1_SoC.sv" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1555605362039 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX3\[6\] HEX3\[6\] " "Net \"HEX3\[6\]\", which fans out to \"HEX3\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362039 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "myDesign:dut\|HEX3\[6\] " "Net is fed by \"myDesign:dut\|HEX3\[6\]\"" {  } { { "myDesign.sv" "HEX3\[6\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/myDesign.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362039 ""}  } { { "DE1_SoC.sv" "HEX3\[6\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/DE1_SoC.sv" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1555605362039 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX3\[5\] HEX3\[5\] " "Net \"HEX3\[5\]\", which fans out to \"HEX3\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362040 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "myDesign:dut\|HEX3\[5\] " "Net is fed by \"myDesign:dut\|HEX3\[5\]\"" {  } { { "myDesign.sv" "HEX3\[5\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/myDesign.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362040 ""}  } { { "DE1_SoC.sv" "HEX3\[5\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/DE1_SoC.sv" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1555605362040 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX3\[4\] HEX3\[4\] " "Net \"HEX3\[4\]\", which fans out to \"HEX3\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362040 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "myDesign:dut\|HEX3\[4\] " "Net is fed by \"myDesign:dut\|HEX3\[4\]\"" {  } { { "myDesign.sv" "HEX3\[4\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/myDesign.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362040 ""}  } { { "DE1_SoC.sv" "HEX3\[4\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/DE1_SoC.sv" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1555605362040 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX3\[3\] HEX3\[3\] " "Net \"HEX3\[3\]\", which fans out to \"HEX3\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362040 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "myDesign:dut\|HEX3\[3\] " "Net is fed by \"myDesign:dut\|HEX3\[3\]\"" {  } { { "myDesign.sv" "HEX3\[3\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/myDesign.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362040 ""}  } { { "DE1_SoC.sv" "HEX3\[3\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/DE1_SoC.sv" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1555605362040 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX3\[2\] HEX3\[2\] " "Net \"HEX3\[2\]\", which fans out to \"HEX3\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362041 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "myDesign:dut\|HEX3\[2\] " "Net is fed by \"myDesign:dut\|HEX3\[2\]\"" {  } { { "myDesign.sv" "HEX3\[2\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/myDesign.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362041 ""}  } { { "DE1_SoC.sv" "HEX3\[2\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/DE1_SoC.sv" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1555605362041 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX3\[1\] HEX3\[1\] " "Net \"HEX3\[1\]\", which fans out to \"HEX3\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362041 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "myDesign:dut\|HEX3\[1\] " "Net is fed by \"myDesign:dut\|HEX3\[1\]\"" {  } { { "myDesign.sv" "HEX3\[1\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/myDesign.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362041 ""}  } { { "DE1_SoC.sv" "HEX3\[1\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/DE1_SoC.sv" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1555605362041 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX3\[0\] HEX3\[0\] " "Net \"HEX3\[0\]\", which fans out to \"HEX3\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362041 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "myDesign:dut\|HEX3\[0\] " "Net is fed by \"myDesign:dut\|HEX3\[0\]\"" {  } { { "myDesign.sv" "HEX3\[0\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/myDesign.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362041 ""}  } { { "DE1_SoC.sv" "HEX3\[0\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/DE1_SoC.sv" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1555605362041 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX4\[6\] HEX4\[6\] " "Net \"HEX4\[6\]\", which fans out to \"HEX4\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362041 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "myDesign:dut\|HEX4\[6\] " "Net is fed by \"myDesign:dut\|HEX4\[6\]\"" {  } { { "myDesign.sv" "HEX4\[6\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/myDesign.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362041 ""}  } { { "DE1_SoC.sv" "HEX4\[6\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/DE1_SoC.sv" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1555605362041 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX4\[5\] HEX4\[5\] " "Net \"HEX4\[5\]\", which fans out to \"HEX4\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362041 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "myDesign:dut\|HEX4\[5\] " "Net is fed by \"myDesign:dut\|HEX4\[5\]\"" {  } { { "myDesign.sv" "HEX4\[5\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/myDesign.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362041 ""}  } { { "DE1_SoC.sv" "HEX4\[5\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/DE1_SoC.sv" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1555605362041 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX4\[4\] HEX4\[4\] " "Net \"HEX4\[4\]\", which fans out to \"HEX4\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362041 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "myDesign:dut\|HEX4\[4\] " "Net is fed by \"myDesign:dut\|HEX4\[4\]\"" {  } { { "myDesign.sv" "HEX4\[4\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/myDesign.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362041 ""}  } { { "DE1_SoC.sv" "HEX4\[4\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/DE1_SoC.sv" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1555605362041 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX4\[3\] HEX4\[3\] " "Net \"HEX4\[3\]\", which fans out to \"HEX4\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362041 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "myDesign:dut\|HEX4\[3\] " "Net is fed by \"myDesign:dut\|HEX4\[3\]\"" {  } { { "myDesign.sv" "HEX4\[3\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/myDesign.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362041 ""}  } { { "DE1_SoC.sv" "HEX4\[3\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/DE1_SoC.sv" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1555605362041 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX4\[2\] HEX4\[2\] " "Net \"HEX4\[2\]\", which fans out to \"HEX4\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362042 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "myDesign:dut\|HEX4\[2\] " "Net is fed by \"myDesign:dut\|HEX4\[2\]\"" {  } { { "myDesign.sv" "HEX4\[2\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/myDesign.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362042 ""}  } { { "DE1_SoC.sv" "HEX4\[2\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/DE1_SoC.sv" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1555605362042 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX4\[1\] HEX4\[1\] " "Net \"HEX4\[1\]\", which fans out to \"HEX4\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362042 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "myDesign:dut\|HEX4\[1\] " "Net is fed by \"myDesign:dut\|HEX4\[1\]\"" {  } { { "myDesign.sv" "HEX4\[1\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/myDesign.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362042 ""}  } { { "DE1_SoC.sv" "HEX4\[1\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/DE1_SoC.sv" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1555605362042 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX4\[0\] HEX4\[0\] " "Net \"HEX4\[0\]\", which fans out to \"HEX4\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362042 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "myDesign:dut\|HEX4\[0\] " "Net is fed by \"myDesign:dut\|HEX4\[0\]\"" {  } { { "myDesign.sv" "HEX4\[0\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/myDesign.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362042 ""}  } { { "DE1_SoC.sv" "HEX4\[0\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/DE1_SoC.sv" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1555605362042 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX5\[6\] HEX5\[6\] " "Net \"HEX5\[6\]\", which fans out to \"HEX5\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362042 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "myDesign:dut\|HEX5\[6\] " "Net is fed by \"myDesign:dut\|HEX5\[6\]\"" {  } { { "myDesign.sv" "HEX5\[6\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/myDesign.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362042 ""}  } { { "DE1_SoC.sv" "HEX5\[6\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/DE1_SoC.sv" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1555605362042 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX5\[5\] HEX5\[5\] " "Net \"HEX5\[5\]\", which fans out to \"HEX5\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362042 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "myDesign:dut\|HEX5\[5\] " "Net is fed by \"myDesign:dut\|HEX5\[5\]\"" {  } { { "myDesign.sv" "HEX5\[5\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/myDesign.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362042 ""}  } { { "DE1_SoC.sv" "HEX5\[5\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/DE1_SoC.sv" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1555605362042 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX5\[4\] HEX5\[4\] " "Net \"HEX5\[4\]\", which fans out to \"HEX5\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362042 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "myDesign:dut\|HEX5\[4\] " "Net is fed by \"myDesign:dut\|HEX5\[4\]\"" {  } { { "myDesign.sv" "HEX5\[4\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/myDesign.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362042 ""}  } { { "DE1_SoC.sv" "HEX5\[4\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/DE1_SoC.sv" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1555605362042 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX5\[3\] HEX5\[3\] " "Net \"HEX5\[3\]\", which fans out to \"HEX5\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362042 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "myDesign:dut\|HEX5\[3\] " "Net is fed by \"myDesign:dut\|HEX5\[3\]\"" {  } { { "myDesign.sv" "HEX5\[3\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/myDesign.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362042 ""}  } { { "DE1_SoC.sv" "HEX5\[3\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/DE1_SoC.sv" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1555605362042 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX5\[2\] HEX5\[2\] " "Net \"HEX5\[2\]\", which fans out to \"HEX5\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362042 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "myDesign:dut\|HEX5\[2\] " "Net is fed by \"myDesign:dut\|HEX5\[2\]\"" {  } { { "myDesign.sv" "HEX5\[2\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/myDesign.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362042 ""}  } { { "DE1_SoC.sv" "HEX5\[2\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/DE1_SoC.sv" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1555605362042 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX5\[1\] HEX5\[1\] " "Net \"HEX5\[1\]\", which fans out to \"HEX5\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362042 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "myDesign:dut\|HEX5\[1\] " "Net is fed by \"myDesign:dut\|HEX5\[1\]\"" {  } { { "myDesign.sv" "HEX5\[1\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/myDesign.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362042 ""}  } { { "DE1_SoC.sv" "HEX5\[1\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/DE1_SoC.sv" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1555605362042 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX5\[0\] HEX5\[0\] " "Net \"HEX5\[0\]\", which fans out to \"HEX5\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362043 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "myDesign:dut\|HEX5\[0\] " "Net is fed by \"myDesign:dut\|HEX5\[0\]\"" {  } { { "myDesign.sv" "HEX5\[0\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/myDesign.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1555605362043 ""}  } { { "DE1_SoC.sv" "HEX5\[0\]" { Text "C:/intelFPGA_lite/17.0/EE 271/lab2d/DE1_SoC.sv" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1555605362043 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/17.0/EE 271/lab2d/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/17.0/EE 271/lab2d/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555605362094 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 105 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 105 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555605362237 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 18 09:36:02 2019 " "Processing ended: Thu Apr 18 09:36:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555605362237 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555605362237 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555605362237 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555605362237 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 107 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 107 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555605363148 ""}
