
MC_SVPWM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000045e0  08000190  08000190  00010190  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000410  08004770  08004770  00014770  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004b80  08004b80  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08004b80  08004b80  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004b80  08004b80  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004b80  08004b80  00014b80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004b84  08004b84  00014b84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08004b88  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000140  2000000c  08004b94  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000014c  08004b94  0002014c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d136  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001ae0  00000000  00000000  0002d172  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000b40  00000000  00000000  0002ec58  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000a58  00000000  00000000  0002f798  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000204b5  00000000  00000000  000301f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00009d38  00000000  00000000  000506a5  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c51f1  00000000  00000000  0005a3dd  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0011f5ce  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003030  00000000  00000000  0011f64c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000000c 	.word	0x2000000c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004758 	.word	0x08004758

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000010 	.word	0x20000010
 80001cc:	08004758 	.word	0x08004758

080001d0 <__aeabi_drsub>:
 80001d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001d4:	e002      	b.n	80001dc <__adddf3>
 80001d6:	bf00      	nop

080001d8 <__aeabi_dsub>:
 80001d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001dc <__adddf3>:
 80001dc:	b530      	push	{r4, r5, lr}
 80001de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001e6:	ea94 0f05 	teq	r4, r5
 80001ea:	bf08      	it	eq
 80001ec:	ea90 0f02 	teqeq	r0, r2
 80001f0:	bf1f      	itttt	ne
 80001f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000202:	f000 80e2 	beq.w	80003ca <__adddf3+0x1ee>
 8000206:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800020a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800020e:	bfb8      	it	lt
 8000210:	426d      	neglt	r5, r5
 8000212:	dd0c      	ble.n	800022e <__adddf3+0x52>
 8000214:	442c      	add	r4, r5
 8000216:	ea80 0202 	eor.w	r2, r0, r2
 800021a:	ea81 0303 	eor.w	r3, r1, r3
 800021e:	ea82 0000 	eor.w	r0, r2, r0
 8000222:	ea83 0101 	eor.w	r1, r3, r1
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	2d36      	cmp	r5, #54	; 0x36
 8000230:	bf88      	it	hi
 8000232:	bd30      	pophi	{r4, r5, pc}
 8000234:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000238:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800023c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000240:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000244:	d002      	beq.n	800024c <__adddf3+0x70>
 8000246:	4240      	negs	r0, r0
 8000248:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800024c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000250:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000254:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000258:	d002      	beq.n	8000260 <__adddf3+0x84>
 800025a:	4252      	negs	r2, r2
 800025c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000260:	ea94 0f05 	teq	r4, r5
 8000264:	f000 80a7 	beq.w	80003b6 <__adddf3+0x1da>
 8000268:	f1a4 0401 	sub.w	r4, r4, #1
 800026c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000270:	db0d      	blt.n	800028e <__adddf3+0xb2>
 8000272:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000276:	fa22 f205 	lsr.w	r2, r2, r5
 800027a:	1880      	adds	r0, r0, r2
 800027c:	f141 0100 	adc.w	r1, r1, #0
 8000280:	fa03 f20e 	lsl.w	r2, r3, lr
 8000284:	1880      	adds	r0, r0, r2
 8000286:	fa43 f305 	asr.w	r3, r3, r5
 800028a:	4159      	adcs	r1, r3
 800028c:	e00e      	b.n	80002ac <__adddf3+0xd0>
 800028e:	f1a5 0520 	sub.w	r5, r5, #32
 8000292:	f10e 0e20 	add.w	lr, lr, #32
 8000296:	2a01      	cmp	r2, #1
 8000298:	fa03 fc0e 	lsl.w	ip, r3, lr
 800029c:	bf28      	it	cs
 800029e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	18c0      	adds	r0, r0, r3
 80002a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b0:	d507      	bpl.n	80002c2 <__adddf3+0xe6>
 80002b2:	f04f 0e00 	mov.w	lr, #0
 80002b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002be:	eb6e 0101 	sbc.w	r1, lr, r1
 80002c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002c6:	d31b      	bcc.n	8000300 <__adddf3+0x124>
 80002c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002cc:	d30c      	bcc.n	80002e8 <__adddf3+0x10c>
 80002ce:	0849      	lsrs	r1, r1, #1
 80002d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d8:	f104 0401 	add.w	r4, r4, #1
 80002dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002e4:	f080 809a 	bcs.w	800041c <__adddf3+0x240>
 80002e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ec:	bf08      	it	eq
 80002ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002f2:	f150 0000 	adcs.w	r0, r0, #0
 80002f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002fa:	ea41 0105 	orr.w	r1, r1, r5
 80002fe:	bd30      	pop	{r4, r5, pc}
 8000300:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000304:	4140      	adcs	r0, r0
 8000306:	eb41 0101 	adc.w	r1, r1, r1
 800030a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800030e:	f1a4 0401 	sub.w	r4, r4, #1
 8000312:	d1e9      	bne.n	80002e8 <__adddf3+0x10c>
 8000314:	f091 0f00 	teq	r1, #0
 8000318:	bf04      	itt	eq
 800031a:	4601      	moveq	r1, r0
 800031c:	2000      	moveq	r0, #0
 800031e:	fab1 f381 	clz	r3, r1
 8000322:	bf08      	it	eq
 8000324:	3320      	addeq	r3, #32
 8000326:	f1a3 030b 	sub.w	r3, r3, #11
 800032a:	f1b3 0220 	subs.w	r2, r3, #32
 800032e:	da0c      	bge.n	800034a <__adddf3+0x16e>
 8000330:	320c      	adds	r2, #12
 8000332:	dd08      	ble.n	8000346 <__adddf3+0x16a>
 8000334:	f102 0c14 	add.w	ip, r2, #20
 8000338:	f1c2 020c 	rsb	r2, r2, #12
 800033c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000340:	fa21 f102 	lsr.w	r1, r1, r2
 8000344:	e00c      	b.n	8000360 <__adddf3+0x184>
 8000346:	f102 0214 	add.w	r2, r2, #20
 800034a:	bfd8      	it	le
 800034c:	f1c2 0c20 	rsble	ip, r2, #32
 8000350:	fa01 f102 	lsl.w	r1, r1, r2
 8000354:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000358:	bfdc      	itt	le
 800035a:	ea41 010c 	orrle.w	r1, r1, ip
 800035e:	4090      	lslle	r0, r2
 8000360:	1ae4      	subs	r4, r4, r3
 8000362:	bfa2      	ittt	ge
 8000364:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000368:	4329      	orrge	r1, r5
 800036a:	bd30      	popge	{r4, r5, pc}
 800036c:	ea6f 0404 	mvn.w	r4, r4
 8000370:	3c1f      	subs	r4, #31
 8000372:	da1c      	bge.n	80003ae <__adddf3+0x1d2>
 8000374:	340c      	adds	r4, #12
 8000376:	dc0e      	bgt.n	8000396 <__adddf3+0x1ba>
 8000378:	f104 0414 	add.w	r4, r4, #20
 800037c:	f1c4 0220 	rsb	r2, r4, #32
 8000380:	fa20 f004 	lsr.w	r0, r0, r4
 8000384:	fa01 f302 	lsl.w	r3, r1, r2
 8000388:	ea40 0003 	orr.w	r0, r0, r3
 800038c:	fa21 f304 	lsr.w	r3, r1, r4
 8000390:	ea45 0103 	orr.w	r1, r5, r3
 8000394:	bd30      	pop	{r4, r5, pc}
 8000396:	f1c4 040c 	rsb	r4, r4, #12
 800039a:	f1c4 0220 	rsb	r2, r4, #32
 800039e:	fa20 f002 	lsr.w	r0, r0, r2
 80003a2:	fa01 f304 	lsl.w	r3, r1, r4
 80003a6:	ea40 0003 	orr.w	r0, r0, r3
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	fa21 f004 	lsr.w	r0, r1, r4
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f094 0f00 	teq	r4, #0
 80003ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003be:	bf06      	itte	eq
 80003c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003c4:	3401      	addeq	r4, #1
 80003c6:	3d01      	subne	r5, #1
 80003c8:	e74e      	b.n	8000268 <__adddf3+0x8c>
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf18      	it	ne
 80003d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d4:	d029      	beq.n	800042a <__adddf3+0x24e>
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	d005      	beq.n	80003ee <__adddf3+0x212>
 80003e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003e6:	bf04      	itt	eq
 80003e8:	4619      	moveq	r1, r3
 80003ea:	4610      	moveq	r0, r2
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	ea91 0f03 	teq	r1, r3
 80003f2:	bf1e      	ittt	ne
 80003f4:	2100      	movne	r1, #0
 80003f6:	2000      	movne	r0, #0
 80003f8:	bd30      	popne	{r4, r5, pc}
 80003fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003fe:	d105      	bne.n	800040c <__adddf3+0x230>
 8000400:	0040      	lsls	r0, r0, #1
 8000402:	4149      	adcs	r1, r1
 8000404:	bf28      	it	cs
 8000406:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800040a:	bd30      	pop	{r4, r5, pc}
 800040c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000410:	bf3c      	itt	cc
 8000412:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000416:	bd30      	popcc	{r4, r5, pc}
 8000418:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800041c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000420:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000424:	f04f 0000 	mov.w	r0, #0
 8000428:	bd30      	pop	{r4, r5, pc}
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf1a      	itte	ne
 8000430:	4619      	movne	r1, r3
 8000432:	4610      	movne	r0, r2
 8000434:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000438:	bf1c      	itt	ne
 800043a:	460b      	movne	r3, r1
 800043c:	4602      	movne	r2, r0
 800043e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000442:	bf06      	itte	eq
 8000444:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000448:	ea91 0f03 	teqeq	r1, r3
 800044c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000450:	bd30      	pop	{r4, r5, pc}
 8000452:	bf00      	nop

08000454 <__aeabi_ui2d>:
 8000454:	f090 0f00 	teq	r0, #0
 8000458:	bf04      	itt	eq
 800045a:	2100      	moveq	r1, #0
 800045c:	4770      	bxeq	lr
 800045e:	b530      	push	{r4, r5, lr}
 8000460:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000464:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000468:	f04f 0500 	mov.w	r5, #0
 800046c:	f04f 0100 	mov.w	r1, #0
 8000470:	e750      	b.n	8000314 <__adddf3+0x138>
 8000472:	bf00      	nop

08000474 <__aeabi_i2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800048c:	bf48      	it	mi
 800048e:	4240      	negmi	r0, r0
 8000490:	f04f 0100 	mov.w	r1, #0
 8000494:	e73e      	b.n	8000314 <__adddf3+0x138>
 8000496:	bf00      	nop

08000498 <__aeabi_f2d>:
 8000498:	0042      	lsls	r2, r0, #1
 800049a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800049e:	ea4f 0131 	mov.w	r1, r1, rrx
 80004a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004a6:	bf1f      	itttt	ne
 80004a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004b4:	4770      	bxne	lr
 80004b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004ba:	bf08      	it	eq
 80004bc:	4770      	bxeq	lr
 80004be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004c2:	bf04      	itt	eq
 80004c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e71c      	b.n	8000314 <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aed8 	beq.w	80002c2 <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6bd      	b.n	80002c2 <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__aeabi_d2f>:
 8000548:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800054c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000550:	bf24      	itt	cs
 8000552:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000556:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800055a:	d90d      	bls.n	8000578 <__aeabi_d2f+0x30>
 800055c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000560:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000564:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000568:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 800056c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000570:	bf08      	it	eq
 8000572:	f020 0001 	biceq.w	r0, r0, #1
 8000576:	4770      	bx	lr
 8000578:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 800057c:	d121      	bne.n	80005c2 <__aeabi_d2f+0x7a>
 800057e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000582:	bfbc      	itt	lt
 8000584:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000588:	4770      	bxlt	lr
 800058a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000592:	f1c2 0218 	rsb	r2, r2, #24
 8000596:	f1c2 0c20 	rsb	ip, r2, #32
 800059a:	fa10 f30c 	lsls.w	r3, r0, ip
 800059e:	fa20 f002 	lsr.w	r0, r0, r2
 80005a2:	bf18      	it	ne
 80005a4:	f040 0001 	orrne.w	r0, r0, #1
 80005a8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80005ac:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80005b0:	fa03 fc0c 	lsl.w	ip, r3, ip
 80005b4:	ea40 000c 	orr.w	r0, r0, ip
 80005b8:	fa23 f302 	lsr.w	r3, r3, r2
 80005bc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80005c0:	e7cc      	b.n	800055c <__aeabi_d2f+0x14>
 80005c2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80005c6:	d107      	bne.n	80005d8 <__aeabi_d2f+0x90>
 80005c8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80005cc:	bf1e      	ittt	ne
 80005ce:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80005d2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80005d6:	4770      	bxne	lr
 80005d8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80005dc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80005e0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop

080005e8 <PIDController_Init>:
#include "PID.h"

void PIDController_Init(PIDController *pid, float Kp, float Ki, float LimMin, float LimMax, float LimMinInt, float LimMaxInt, float T) {
 80005e8:	b480      	push	{r7}
 80005ea:	b089      	sub	sp, #36	; 0x24
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	61f8      	str	r0, [r7, #28]
 80005f0:	ed87 0a06 	vstr	s0, [r7, #24]
 80005f4:	edc7 0a05 	vstr	s1, [r7, #20]
 80005f8:	ed87 1a04 	vstr	s2, [r7, #16]
 80005fc:	edc7 1a03 	vstr	s3, [r7, #12]
 8000600:	ed87 2a02 	vstr	s4, [r7, #8]
 8000604:	edc7 2a01 	vstr	s5, [r7, #4]
 8000608:	ed87 3a00 	vstr	s6, [r7]
	/* Clear controller variables */
	pid->Integrator = 0.0f;
 800060c:	69fb      	ldr	r3, [r7, #28]
 800060e:	f04f 0200 	mov.w	r2, #0
 8000612:	61da      	str	r2, [r3, #28]
	pid->PrevError  = 0.0f;
 8000614:	69fb      	ldr	r3, [r7, #28]
 8000616:	f04f 0200 	mov.w	r2, #0
 800061a:	621a      	str	r2, [r3, #32]
	pid->Out = 0.0f;
 800061c:	69fb      	ldr	r3, [r7, #28]
 800061e:	f04f 0200 	mov.w	r2, #0
 8000622:	625a      	str	r2, [r3, #36]	; 0x24
	pid->Kp = Kp;
 8000624:	69fb      	ldr	r3, [r7, #28]
 8000626:	69ba      	ldr	r2, [r7, #24]
 8000628:	601a      	str	r2, [r3, #0]
	pid->Ki = Ki;
 800062a:	69fb      	ldr	r3, [r7, #28]
 800062c:	697a      	ldr	r2, [r7, #20]
 800062e:	605a      	str	r2, [r3, #4]
	pid->LimMin = LimMin;
 8000630:	69fb      	ldr	r3, [r7, #28]
 8000632:	693a      	ldr	r2, [r7, #16]
 8000634:	609a      	str	r2, [r3, #8]
	pid->LimMax = LimMax;
 8000636:	69fb      	ldr	r3, [r7, #28]
 8000638:	68fa      	ldr	r2, [r7, #12]
 800063a:	60da      	str	r2, [r3, #12]
	pid->LimMinInt = LimMinInt;
 800063c:	69fb      	ldr	r3, [r7, #28]
 800063e:	68ba      	ldr	r2, [r7, #8]
 8000640:	611a      	str	r2, [r3, #16]
	pid->LimMaxInt = LimMaxInt;
 8000642:	69fb      	ldr	r3, [r7, #28]
 8000644:	687a      	ldr	r2, [r7, #4]
 8000646:	615a      	str	r2, [r3, #20]
}
 8000648:	bf00      	nop
 800064a:	3724      	adds	r7, #36	; 0x24
 800064c:	46bd      	mov	sp, r7
 800064e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000652:	4770      	bx	lr

08000654 <SVPWM_Init>:
 *      Author: Chawthri
 */
#include "SVPWM.h"
#include "math.h"

void SVPWM_Init(SVPWM *svm, float SwitchFreq) {
 8000654:	b480      	push	{r7}
 8000656:	b083      	sub	sp, #12
 8000658:	af00      	add	r7, sp, #0
 800065a:	6078      	str	r0, [r7, #4]
 800065c:	ed87 0a00 	vstr	s0, [r7]
	svm->ModIndex = 0;
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	f04f 0200 	mov.w	r2, #0
 8000666:	601a      	str	r2, [r3, #0]
	svm->Freq = 0;
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	f04f 0200 	mov.w	r2, #0
 800066e:	605a      	str	r2, [r3, #4]
	svm->SwitchFreq = SwitchFreq;
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	683a      	ldr	r2, [r7, #0]
 8000674:	609a      	str	r2, [r3, #8]
	svm->Alpha = 0;
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	f04f 0200 	mov.w	r2, #0
 800067c:	60da      	str	r2, [r3, #12]
	svm->NewEntry = 0;
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	f04f 0200 	mov.w	r2, #0
 8000684:	611a      	str	r2, [r3, #16]
	svm->SectorPointer = 0;
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	f04f 0200 	mov.w	r2, #0
 800068c:	615a      	str	r2, [r3, #20]
	svm->U = 0;
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	f04f 0200 	mov.w	r2, #0
 8000694:	619a      	str	r2, [r3, #24]
	svm->V = 0;
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	f04f 0200 	mov.w	r2, #0
 800069c:	61da      	str	r2, [r3, #28]
	svm->W = 0;
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	f04f 0200 	mov.w	r2, #0
 80006a4:	621a      	str	r2, [r3, #32]
	svm->StepAngle = 0;
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	f04f 0200 	mov.w	r2, #0
 80006ac:	625a      	str	r2, [r3, #36]	; 0x24
	svm->EntryOld = 0;
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	f04f 0200 	mov.w	r2, #0
 80006b4:	629a      	str	r2, [r3, #40]	; 0x28
	svm->ta = 0;
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	f04f 0200 	mov.w	r2, #0
 80006bc:	62da      	str	r2, [r3, #44]	; 0x2c
	svm->tb = 0;
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	f04f 0200 	mov.w	r2, #0
 80006c4:	631a      	str	r2, [r3, #48]	; 0x30
	svm->to = 0;
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	f04f 0200 	mov.w	r2, #0
 80006cc:	635a      	str	r2, [r3, #52]	; 0x34
}
 80006ce:	bf00      	nop
 80006d0:	370c      	adds	r7, #12
 80006d2:	46bd      	mov	sp, r7
 80006d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d8:	4770      	bx	lr
	...

080006dc <SVPWM_Update>:

void SVPWM_Update(SVPWM *svm, VHZPROFILE *vhz, TIM_HandleTypeDef *htim) {
 80006dc:	b580      	push	{r7, lr}
 80006de:	b084      	sub	sp, #16
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	60f8      	str	r0, [r7, #12]
 80006e4:	60b9      	str	r1, [r7, #8]
 80006e6:	607a      	str	r2, [r7, #4]
	svm->ModIndex = 0.9; /*vhz->Volt / vhz->VoltRated;*/
 80006e8:	68fb      	ldr	r3, [r7, #12]
 80006ea:	4aba      	ldr	r2, [pc, #744]	; (80009d4 <SVPWM_Update+0x2f8>)
 80006ec:	601a      	str	r2, [r3, #0]
	svm->Freq = 0.01; /*vhz->Freq;*/
 80006ee:	68fb      	ldr	r3, [r7, #12]
 80006f0:	4ab9      	ldr	r2, [pc, #740]	; (80009d8 <SVPWM_Update+0x2fc>)
 80006f2:	605a      	str	r2, [r3, #4]
	svm->StepAngle = (RADIANS * svm->Freq) / svm->SwitchFreq;
 80006f4:	68fb      	ldr	r3, [r7, #12]
 80006f6:	edd3 7a01 	vldr	s15, [r3, #4]
 80006fa:	ed9f 7ab8 	vldr	s14, [pc, #736]	; 80009dc <SVPWM_Update+0x300>
 80006fe:	ee67 6a87 	vmul.f32	s13, s15, s14
 8000702:	68fb      	ldr	r3, [r7, #12]
 8000704:	ed93 7a02 	vldr	s14, [r3, #8]
 8000708:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800070c:	68fb      	ldr	r3, [r7, #12]
 800070e:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
    svm->EntryOld = svm->NewEntry;
 8000712:	68fb      	ldr	r3, [r7, #12]
 8000714:	691a      	ldr	r2, [r3, #16]
 8000716:	68fb      	ldr	r3, [r7, #12]
 8000718:	629a      	str	r2, [r3, #40]	; 0x28
    svm->Alpha = svm->Alpha + svm->StepAngle;
 800071a:	68fb      	ldr	r3, [r7, #12]
 800071c:	ed93 7a03 	vldr	s14, [r3, #12]
 8000720:	68fb      	ldr	r3, [r7, #12]
 8000722:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8000726:	ee77 7a27 	vadd.f32	s15, s14, s15
 800072a:	68fb      	ldr	r3, [r7, #12]
 800072c:	edc3 7a03 	vstr	s15, [r3, #12]

	if (svm->Alpha >= PI_THIRD) {
 8000730:	68fb      	ldr	r3, [r7, #12]
 8000732:	edd3 7a03 	vldr	s15, [r3, #12]
 8000736:	ed9f 7aaa 	vldr	s14, [pc, #680]	; 80009e0 <SVPWM_Update+0x304>
 800073a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800073e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000742:	db09      	blt.n	8000758 <SVPWM_Update+0x7c>
		svm->Alpha = svm->Alpha-PI_THIRD;
 8000744:	68fb      	ldr	r3, [r7, #12]
 8000746:	edd3 7a03 	vldr	s15, [r3, #12]
 800074a:	ed9f 7aa5 	vldr	s14, [pc, #660]	; 80009e0 <SVPWM_Update+0x304>
 800074e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000752:	68fb      	ldr	r3, [r7, #12]
 8000754:	edc3 7a03 	vstr	s15, [r3, #12]
	}

	svm->NewEntry = svm->Alpha;
 8000758:	68fb      	ldr	r3, [r7, #12]
 800075a:	68da      	ldr	r2, [r3, #12]
 800075c:	68fb      	ldr	r3, [r7, #12]
 800075e:	611a      	str	r2, [r3, #16]
	svm->ta = sinf(PI_THIRD - svm->NewEntry) * svm->ModIndex * svm->SwitchFreq;
 8000760:	68fb      	ldr	r3, [r7, #12]
 8000762:	edd3 7a04 	vldr	s15, [r3, #16]
 8000766:	ed9f 7a9e 	vldr	s14, [pc, #632]	; 80009e0 <SVPWM_Update+0x304>
 800076a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800076e:	eeb0 0a67 	vmov.f32	s0, s15
 8000772:	f003 faa5 	bl	8003cc0 <sinf>
 8000776:	eeb0 7a40 	vmov.f32	s14, s0
 800077a:	68fb      	ldr	r3, [r7, #12]
 800077c:	edd3 7a00 	vldr	s15, [r3]
 8000780:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000784:	68fb      	ldr	r3, [r7, #12]
 8000786:	edd3 7a02 	vldr	s15, [r3, #8]
 800078a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800078e:	68fb      	ldr	r3, [r7, #12]
 8000790:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
	svm->tb = sinf(svm->NewEntry) * svm->ModIndex * svm->SwitchFreq;
 8000794:	68fb      	ldr	r3, [r7, #12]
 8000796:	edd3 7a04 	vldr	s15, [r3, #16]
 800079a:	eeb0 0a67 	vmov.f32	s0, s15
 800079e:	f003 fa8f 	bl	8003cc0 <sinf>
 80007a2:	eeb0 7a40 	vmov.f32	s14, s0
 80007a6:	68fb      	ldr	r3, [r7, #12]
 80007a8:	edd3 7a00 	vldr	s15, [r3]
 80007ac:	ee27 7a27 	vmul.f32	s14, s14, s15
 80007b0:	68fb      	ldr	r3, [r7, #12]
 80007b2:	edd3 7a02 	vldr	s15, [r3, #8]
 80007b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80007ba:	68fb      	ldr	r3, [r7, #12]
 80007bc:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
	svm->to = (svm->SwitchFreq - svm->ta - svm->tb) / 2;
 80007c0:	68fb      	ldr	r3, [r7, #12]
 80007c2:	ed93 7a02 	vldr	s14, [r3, #8]
 80007c6:	68fb      	ldr	r3, [r7, #12]
 80007c8:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 80007cc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80007d0:	68fb      	ldr	r3, [r7, #12]
 80007d2:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 80007d6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80007da:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80007de:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80007e2:	68fb      	ldr	r3, [r7, #12]
 80007e4:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34

    if (svm->NewEntry - svm->EntryOld < 0) {
 80007e8:	68fb      	ldr	r3, [r7, #12]
 80007ea:	ed93 7a04 	vldr	s14, [r3, #16]
 80007ee:	68fb      	ldr	r3, [r7, #12]
 80007f0:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80007f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80007f8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80007fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000800:	d518      	bpl.n	8000834 <SVPWM_Update+0x158>
      	if (svm->SectorPointer == 5){
 8000802:	68fb      	ldr	r3, [r7, #12]
 8000804:	edd3 7a05 	vldr	s15, [r3, #20]
 8000808:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 800080c:	eef4 7a47 	vcmp.f32	s15, s14
 8000810:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000814:	d104      	bne.n	8000820 <SVPWM_Update+0x144>
         	svm->SectorPointer = 0;
 8000816:	68fb      	ldr	r3, [r7, #12]
 8000818:	f04f 0200 	mov.w	r2, #0
 800081c:	615a      	str	r2, [r3, #20]
 800081e:	e009      	b.n	8000834 <SVPWM_Update+0x158>
      	}
      	else {
         	svm->SectorPointer = svm->SectorPointer + 1;
 8000820:	68fb      	ldr	r3, [r7, #12]
 8000822:	edd3 7a05 	vldr	s15, [r3, #20]
 8000826:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800082a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800082e:	68fb      	ldr	r3, [r7, #12]
 8000830:	edc3 7a05 	vstr	s15, [r3, #20]
      	}
    }


	if (svm->SectorPointer==0){
 8000834:	68fb      	ldr	r3, [r7, #12]
 8000836:	edd3 7a05 	vldr	s15, [r3, #20]
 800083a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800083e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000842:	d11f      	bne.n	8000884 <SVPWM_Update+0x1a8>
		svm->U = svm->ta + svm->tb + svm->to;
 8000844:	68fb      	ldr	r3, [r7, #12]
 8000846:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 800084a:	68fb      	ldr	r3, [r7, #12]
 800084c:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8000850:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000854:	68fb      	ldr	r3, [r7, #12]
 8000856:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 800085a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800085e:	68fb      	ldr	r3, [r7, #12]
 8000860:	edc3 7a06 	vstr	s15, [r3, #24]
		svm->V = svm->tb + svm->to;
 8000864:	68fb      	ldr	r3, [r7, #12]
 8000866:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 800086a:	68fb      	ldr	r3, [r7, #12]
 800086c:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8000870:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000874:	68fb      	ldr	r3, [r7, #12]
 8000876:	edc3 7a07 	vstr	s15, [r3, #28]
		svm->W = svm->to;
 800087a:	68fb      	ldr	r3, [r7, #12]
 800087c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800087e:	68fb      	ldr	r3, [r7, #12]
 8000880:	621a      	str	r2, [r3, #32]
 8000882:	e0d8      	b.n	8000a36 <SVPWM_Update+0x35a>
	}

	else if (svm->SectorPointer==1){
 8000884:	68fb      	ldr	r3, [r7, #12]
 8000886:	edd3 7a05 	vldr	s15, [r3, #20]
 800088a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800088e:	eef4 7a47 	vcmp.f32	s15, s14
 8000892:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000896:	d11f      	bne.n	80008d8 <SVPWM_Update+0x1fc>
    	svm->U= svm->ta + svm->to;
 8000898:	68fb      	ldr	r3, [r7, #12]
 800089a:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 800089e:	68fb      	ldr	r3, [r7, #12]
 80008a0:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 80008a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80008a8:	68fb      	ldr	r3, [r7, #12]
 80008aa:	edc3 7a06 	vstr	s15, [r3, #24]
    	svm->V = svm->ta + svm->tb + svm->to;
 80008ae:	68fb      	ldr	r3, [r7, #12]
 80008b0:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 80008b4:	68fb      	ldr	r3, [r7, #12]
 80008b6:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 80008ba:	ee37 7a27 	vadd.f32	s14, s14, s15
 80008be:	68fb      	ldr	r3, [r7, #12]
 80008c0:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 80008c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80008c8:	68fb      	ldr	r3, [r7, #12]
 80008ca:	edc3 7a07 	vstr	s15, [r3, #28]
    	svm->W = svm->to;
 80008ce:	68fb      	ldr	r3, [r7, #12]
 80008d0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80008d2:	68fb      	ldr	r3, [r7, #12]
 80008d4:	621a      	str	r2, [r3, #32]
 80008d6:	e0ae      	b.n	8000a36 <SVPWM_Update+0x35a>
    }

    else if (svm->SectorPointer==2){
 80008d8:	68fb      	ldr	r3, [r7, #12]
 80008da:	edd3 7a05 	vldr	s15, [r3, #20]
 80008de:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 80008e2:	eef4 7a47 	vcmp.f32	s15, s14
 80008e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80008ea:	d11f      	bne.n	800092c <SVPWM_Update+0x250>
    	svm->U = svm->to;
 80008ec:	68fb      	ldr	r3, [r7, #12]
 80008ee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80008f0:	68fb      	ldr	r3, [r7, #12]
 80008f2:	619a      	str	r2, [r3, #24]
    	svm->V = svm->ta + svm->tb + svm->to;
 80008f4:	68fb      	ldr	r3, [r7, #12]
 80008f6:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 80008fa:	68fb      	ldr	r3, [r7, #12]
 80008fc:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8000900:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000904:	68fb      	ldr	r3, [r7, #12]
 8000906:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 800090a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800090e:	68fb      	ldr	r3, [r7, #12]
 8000910:	edc3 7a07 	vstr	s15, [r3, #28]
    	svm->W = svm->tb + svm->to;
 8000914:	68fb      	ldr	r3, [r7, #12]
 8000916:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 800091a:	68fb      	ldr	r3, [r7, #12]
 800091c:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8000920:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000924:	68fb      	ldr	r3, [r7, #12]
 8000926:	edc3 7a08 	vstr	s15, [r3, #32]
 800092a:	e084      	b.n	8000a36 <SVPWM_Update+0x35a>
    }

    else if (svm->SectorPointer==3){
 800092c:	68fb      	ldr	r3, [r7, #12]
 800092e:	edd3 7a05 	vldr	s15, [r3, #20]
 8000932:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8000936:	eef4 7a47 	vcmp.f32	s15, s14
 800093a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800093e:	d11f      	bne.n	8000980 <SVPWM_Update+0x2a4>
    	svm->U = svm->to;
 8000940:	68fb      	ldr	r3, [r7, #12]
 8000942:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000944:	68fb      	ldr	r3, [r7, #12]
 8000946:	619a      	str	r2, [r3, #24]
    	svm->V = svm->ta + svm->to;
 8000948:	68fb      	ldr	r3, [r7, #12]
 800094a:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 800094e:	68fb      	ldr	r3, [r7, #12]
 8000950:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8000954:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000958:	68fb      	ldr	r3, [r7, #12]
 800095a:	edc3 7a07 	vstr	s15, [r3, #28]
    	svm->W = svm->ta + svm->tb + svm->to;
 800095e:	68fb      	ldr	r3, [r7, #12]
 8000960:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8000964:	68fb      	ldr	r3, [r7, #12]
 8000966:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 800096a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800096e:	68fb      	ldr	r3, [r7, #12]
 8000970:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8000974:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000978:	68fb      	ldr	r3, [r7, #12]
 800097a:	edc3 7a08 	vstr	s15, [r3, #32]
 800097e:	e05a      	b.n	8000a36 <SVPWM_Update+0x35a>
    }

    else if (svm->SectorPointer==4){
 8000980:	68fb      	ldr	r3, [r7, #12]
 8000982:	edd3 7a05 	vldr	s15, [r3, #20]
 8000986:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 800098a:	eef4 7a47 	vcmp.f32	s15, s14
 800098e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000992:	d127      	bne.n	80009e4 <SVPWM_Update+0x308>
    	svm->U = svm->tb + svm->to;
 8000994:	68fb      	ldr	r3, [r7, #12]
 8000996:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 800099a:	68fb      	ldr	r3, [r7, #12]
 800099c:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 80009a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80009a4:	68fb      	ldr	r3, [r7, #12]
 80009a6:	edc3 7a06 	vstr	s15, [r3, #24]
    	svm->V = svm->to;
 80009aa:	68fb      	ldr	r3, [r7, #12]
 80009ac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80009ae:	68fb      	ldr	r3, [r7, #12]
 80009b0:	61da      	str	r2, [r3, #28]
    	svm->W = svm->ta + svm->tb + svm->to;
 80009b2:	68fb      	ldr	r3, [r7, #12]
 80009b4:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 80009be:	ee37 7a27 	vadd.f32	s14, s14, s15
 80009c2:	68fb      	ldr	r3, [r7, #12]
 80009c4:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 80009c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80009cc:	68fb      	ldr	r3, [r7, #12]
 80009ce:	edc3 7a08 	vstr	s15, [r3, #32]
 80009d2:	e030      	b.n	8000a36 <SVPWM_Update+0x35a>
 80009d4:	3f666666 	.word	0x3f666666
 80009d8:	3c23d70a 	.word	0x3c23d70a
 80009dc:	40c90fdb 	.word	0x40c90fdb
 80009e0:	3f860a92 	.word	0x3f860a92
    }

    else if (svm->SectorPointer==5){
 80009e4:	68fb      	ldr	r3, [r7, #12]
 80009e6:	edd3 7a05 	vldr	s15, [r3, #20]
 80009ea:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 80009ee:	eef4 7a47 	vcmp.f32	s15, s14
 80009f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009f6:	d11e      	bne.n	8000a36 <SVPWM_Update+0x35a>
    	svm->U = svm->ta + svm->tb + svm->to;
 80009f8:	68fb      	ldr	r3, [r7, #12]
 80009fa:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 80009fe:	68fb      	ldr	r3, [r7, #12]
 8000a00:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8000a04:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000a08:	68fb      	ldr	r3, [r7, #12]
 8000a0a:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8000a0e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000a12:	68fb      	ldr	r3, [r7, #12]
 8000a14:	edc3 7a06 	vstr	s15, [r3, #24]
    	svm->V = svm->to;
 8000a18:	68fb      	ldr	r3, [r7, #12]
 8000a1a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a1c:	68fb      	ldr	r3, [r7, #12]
 8000a1e:	61da      	str	r2, [r3, #28]
    	svm->W = svm->ta + svm->to;
 8000a20:	68fb      	ldr	r3, [r7, #12]
 8000a22:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8000a26:	68fb      	ldr	r3, [r7, #12]
 8000a28:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8000a2c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000a30:	68fb      	ldr	r3, [r7, #12]
 8000a32:	edc3 7a08 	vstr	s15, [r3, #32]
    }

	TIM1->CCR1 = (svm->U/svm->SwitchFreq)*(TIM1->ARR+1);
 8000a36:	68fb      	ldr	r3, [r7, #12]
 8000a38:	edd3 6a06 	vldr	s13, [r3, #24]
 8000a3c:	68fb      	ldr	r3, [r7, #12]
 8000a3e:	edd3 7a02 	vldr	s15, [r3, #8]
 8000a42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000a46:	4b20      	ldr	r3, [pc, #128]	; (8000ac8 <SVPWM_Update+0x3ec>)
 8000a48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a4a:	3301      	adds	r3, #1
 8000a4c:	ee07 3a90 	vmov	s15, r3
 8000a50:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000a54:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a58:	4b1b      	ldr	r3, [pc, #108]	; (8000ac8 <SVPWM_Update+0x3ec>)
 8000a5a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000a5e:	ee17 2a90 	vmov	r2, s15
 8000a62:	635a      	str	r2, [r3, #52]	; 0x34
	TIM1->CCR2 = (svm->V/svm->SwitchFreq)*(TIM1->ARR+1);
 8000a64:	68fb      	ldr	r3, [r7, #12]
 8000a66:	edd3 6a07 	vldr	s13, [r3, #28]
 8000a6a:	68fb      	ldr	r3, [r7, #12]
 8000a6c:	edd3 7a02 	vldr	s15, [r3, #8]
 8000a70:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000a74:	4b14      	ldr	r3, [pc, #80]	; (8000ac8 <SVPWM_Update+0x3ec>)
 8000a76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a78:	3301      	adds	r3, #1
 8000a7a:	ee07 3a90 	vmov	s15, r3
 8000a7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000a82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a86:	4b10      	ldr	r3, [pc, #64]	; (8000ac8 <SVPWM_Update+0x3ec>)
 8000a88:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000a8c:	ee17 2a90 	vmov	r2, s15
 8000a90:	639a      	str	r2, [r3, #56]	; 0x38
	TIM1->CCR3 = (svm->W/svm->SwitchFreq)*(TIM1->ARR+1);
 8000a92:	68fb      	ldr	r3, [r7, #12]
 8000a94:	edd3 6a08 	vldr	s13, [r3, #32]
 8000a98:	68fb      	ldr	r3, [r7, #12]
 8000a9a:	edd3 7a02 	vldr	s15, [r3, #8]
 8000a9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000aa2:	4b09      	ldr	r3, [pc, #36]	; (8000ac8 <SVPWM_Update+0x3ec>)
 8000aa4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000aa6:	3301      	adds	r3, #1
 8000aa8:	ee07 3a90 	vmov	s15, r3
 8000aac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000ab0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ab4:	4b04      	ldr	r3, [pc, #16]	; (8000ac8 <SVPWM_Update+0x3ec>)
 8000ab6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000aba:	ee17 2a90 	vmov	r2, s15
 8000abe:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8000ac0:	bf00      	nop
 8000ac2:	3710      	adds	r7, #16
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	bd80      	pop	{r7, pc}
 8000ac8:	40012c00 	.word	0x40012c00

08000acc <VHZ_Init>:
 */

#include "VHZ.h"
#include "math.h"

void VHZ_Init(VHZPROFILE *vhz, float FreqMin, float FreqRated, float VoltMin, float VoltRated) {
 8000acc:	b480      	push	{r7}
 8000ace:	b087      	sub	sp, #28
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	6178      	str	r0, [r7, #20]
 8000ad4:	ed87 0a04 	vstr	s0, [r7, #16]
 8000ad8:	edc7 0a03 	vstr	s1, [r7, #12]
 8000adc:	ed87 1a02 	vstr	s2, [r7, #8]
 8000ae0:	edc7 1a01 	vstr	s3, [r7, #4]
	vhz->FreqMin = FreqMin;
 8000ae4:	697b      	ldr	r3, [r7, #20]
 8000ae6:	693a      	ldr	r2, [r7, #16]
 8000ae8:	601a      	str	r2, [r3, #0]
	vhz->FreqRated = FreqRated;
 8000aea:	697b      	ldr	r3, [r7, #20]
 8000aec:	68fa      	ldr	r2, [r7, #12]
 8000aee:	605a      	str	r2, [r3, #4]
	vhz->VoltMin = VoltMin;
 8000af0:	697b      	ldr	r3, [r7, #20]
 8000af2:	68ba      	ldr	r2, [r7, #8]
 8000af4:	609a      	str	r2, [r3, #8]
	vhz->VoltRated = VoltRated;
 8000af6:	697b      	ldr	r3, [r7, #20]
 8000af8:	687a      	ldr	r2, [r7, #4]
 8000afa:	60da      	str	r2, [r3, #12]
	vhz->VfSlope = (VoltRated - VoltMin) / (FreqRated - FreqMin);
 8000afc:	ed97 7a01 	vldr	s14, [r7, #4]
 8000b00:	edd7 7a02 	vldr	s15, [r7, #8]
 8000b04:	ee77 6a67 	vsub.f32	s13, s14, s15
 8000b08:	ed97 7a03 	vldr	s14, [r7, #12]
 8000b0c:	edd7 7a04 	vldr	s15, [r7, #16]
 8000b10:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000b14:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000b18:	697b      	ldr	r3, [r7, #20]
 8000b1a:	edc3 7a04 	vstr	s15, [r3, #16]
	vhz->Volt = 0;
 8000b1e:	697b      	ldr	r3, [r7, #20]
 8000b20:	f04f 0200 	mov.w	r2, #0
 8000b24:	615a      	str	r2, [r3, #20]
	vhz->Freq = FreqMin;
 8000b26:	697b      	ldr	r3, [r7, #20]
 8000b28:	693a      	ldr	r2, [r7, #16]
 8000b2a:	619a      	str	r2, [r3, #24]
}
 8000b2c:	bf00      	nop
 8000b2e:	371c      	adds	r7, #28
 8000b30:	46bd      	mov	sp, r7
 8000b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b36:	4770      	bx	lr

08000b38 <VHZ_Update>:

void VHZ_Update(VHZPROFILE *vhz){
 8000b38:	b480      	push	{r7}
 8000b3a:	b083      	sub	sp, #12
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
	if (vhz->Freq <= vhz->FreqMin){
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	ed93 7a06 	vldr	s14, [r3, #24]
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	edd3 7a00 	vldr	s15, [r3]
 8000b4c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000b50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b54:	d804      	bhi.n	8000b60 <VHZ_Update+0x28>
		vhz->Volt = vhz->VoltMin;
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	689a      	ldr	r2, [r3, #8]
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	615a      	str	r2, [r3, #20]
    }

	else if ((vhz->Freq > vhz->FreqRated)){
       	vhz->Volt = vhz->VoltRated;
    }
}
 8000b5e:	e03b      	b.n	8000bd8 <VHZ_Update+0xa0>
	else if ((vhz->Freq > vhz->FreqMin) && (vhz->Freq <= vhz->FreqRated)){
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	ed93 7a06 	vldr	s14, [r3, #24]
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	edd3 7a00 	vldr	s15, [r3]
 8000b6c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000b70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b74:	dd20      	ble.n	8000bb8 <VHZ_Update+0x80>
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	ed93 7a06 	vldr	s14, [r3, #24]
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	edd3 7a01 	vldr	s15, [r3, #4]
 8000b82:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000b86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b8a:	d815      	bhi.n	8000bb8 <VHZ_Update+0x80>
		vhz->Volt = vhz->VoltMin + vhz->VfSlope * (vhz->Freq - vhz->FreqMin);
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	ed93 7a02 	vldr	s14, [r3, #8]
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	edd3 6a04 	vldr	s13, [r3, #16]
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	ed93 6a06 	vldr	s12, [r3, #24]
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	edd3 7a00 	vldr	s15, [r3]
 8000ba4:	ee76 7a67 	vsub.f32	s15, s12, s15
 8000ba8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000bac:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	edc3 7a05 	vstr	s15, [r3, #20]
}
 8000bb6:	e00f      	b.n	8000bd8 <VHZ_Update+0xa0>
	else if ((vhz->Freq > vhz->FreqRated)){
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	ed93 7a06 	vldr	s14, [r3, #24]
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	edd3 7a01 	vldr	s15, [r3, #4]
 8000bc4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000bc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000bcc:	dc00      	bgt.n	8000bd0 <VHZ_Update+0x98>
}
 8000bce:	e003      	b.n	8000bd8 <VHZ_Update+0xa0>
       	vhz->Volt = vhz->VoltRated;
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	68da      	ldr	r2, [r3, #12]
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	615a      	str	r2, [r3, #20]
}
 8000bd8:	bf00      	nop
 8000bda:	370c      	adds	r7, #12
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be2:	4770      	bx	lr
 8000be4:	0000      	movs	r0, r0
	...

08000be8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000be8:	b598      	push	{r3, r4, r7, lr}
 8000bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  SVPWM_Init(&svpwm1, 10000);
 8000bec:	ed9f 0a38 	vldr	s0, [pc, #224]	; 8000cd0 <main+0xe8>
 8000bf0:	4838      	ldr	r0, [pc, #224]	; (8000cd4 <main+0xec>)
 8000bf2:	f7ff fd2f 	bl	8000654 <SVPWM_Init>
  VHZ_Init(&vhz1, 0.01, 0.1, 10, 100);
 8000bf6:	eddf 1a38 	vldr	s3, [pc, #224]	; 8000cd8 <main+0xf0>
 8000bfa:	eeb2 1a04 	vmov.f32	s2, #36	; 0x41200000  10.0
 8000bfe:	eddf 0a37 	vldr	s1, [pc, #220]	; 8000cdc <main+0xf4>
 8000c02:	ed9f 0a37 	vldr	s0, [pc, #220]	; 8000ce0 <main+0xf8>
 8000c06:	4837      	ldr	r0, [pc, #220]	; (8000ce4 <main+0xfc>)
 8000c08:	f7ff ff60 	bl	8000acc <VHZ_Init>
  PIDController_Init(&slip, 5, 0, -500, 500, 0, 0, 10000);
 8000c0c:	ed9f 3a30 	vldr	s6, [pc, #192]	; 8000cd0 <main+0xe8>
 8000c10:	eddf 2a35 	vldr	s5, [pc, #212]	; 8000ce8 <main+0x100>
 8000c14:	ed9f 2a34 	vldr	s4, [pc, #208]	; 8000ce8 <main+0x100>
 8000c18:	eddf 1a34 	vldr	s3, [pc, #208]	; 8000cec <main+0x104>
 8000c1c:	ed9f 1a34 	vldr	s2, [pc, #208]	; 8000cf0 <main+0x108>
 8000c20:	eddf 0a31 	vldr	s1, [pc, #196]	; 8000ce8 <main+0x100>
 8000c24:	eeb1 0a04 	vmov.f32	s0, #20	; 0x40a00000  5.0
 8000c28:	4832      	ldr	r0, [pc, #200]	; (8000cf4 <main+0x10c>)
 8000c2a:	f7ff fcdd 	bl	80005e8 <PIDController_Init>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c2e:	f000 fb8e 	bl	800134e <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c32:	f000 f867 	bl	8000d04 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c36:	f000 f9e5 	bl	8001004 <MX_GPIO_Init>
  MX_TIM1_Init();
 8000c3a:	f000 f8b7 	bl	8000dac <MX_TIM1_Init>
  MX_TIM15_Init();
 8000c3e:	f000 f98f 	bl	8000f60 <MX_TIM15_Init>
  /* USER CODE BEGIN 2 */


  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000c42:	2100      	movs	r1, #0
 8000c44:	482c      	ldr	r0, [pc, #176]	; (8000cf8 <main+0x110>)
 8000c46:	f001 fdf3 	bl	8002830 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8000c4a:	2100      	movs	r1, #0
 8000c4c:	482a      	ldr	r0, [pc, #168]	; (8000cf8 <main+0x110>)
 8000c4e:	f002 fe4b 	bl	80038e8 <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000c52:	2104      	movs	r1, #4
 8000c54:	4828      	ldr	r0, [pc, #160]	; (8000cf8 <main+0x110>)
 8000c56:	f001 fdeb 	bl	8002830 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8000c5a:	2104      	movs	r1, #4
 8000c5c:	4826      	ldr	r0, [pc, #152]	; (8000cf8 <main+0x110>)
 8000c5e:	f002 fe43 	bl	80038e8 <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8000c62:	2108      	movs	r1, #8
 8000c64:	4824      	ldr	r0, [pc, #144]	; (8000cf8 <main+0x110>)
 8000c66:	f001 fde3 	bl	8002830 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 8000c6a:	2108      	movs	r1, #8
 8000c6c:	4822      	ldr	r0, [pc, #136]	; (8000cf8 <main+0x110>)
 8000c6e:	f002 fe3b 	bl	80038e8 <HAL_TIMEx_PWMN_Start>
  HAL_TIM_Base_Start_IT(&htim15);
 8000c72:	4822      	ldr	r0, [pc, #136]	; (8000cfc <main+0x114>)
 8000c74:	f001 fd26 	bl	80026c4 <HAL_TIM_Base_Start_IT>
		vhz1.Freq = 0.01;
	}
	else{
		vhz1.Freq += 0.001;
	}*/
	if(a >= 10){
 8000c78:	4b21      	ldr	r3, [pc, #132]	; (8000d00 <main+0x118>)
 8000c7a:	edd3 7a00 	vldr	s15, [r3]
 8000c7e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8000c82:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000c86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c8a:	db04      	blt.n	8000c96 <main+0xae>
		a = 0;
 8000c8c:	4b1c      	ldr	r3, [pc, #112]	; (8000d00 <main+0x118>)
 8000c8e:	f04f 0200 	mov.w	r2, #0
 8000c92:	601a      	str	r2, [r3, #0]
 8000c94:	e012      	b.n	8000cbc <main+0xd4>
	}
	else{
		a += 0.001;
 8000c96:	4b1a      	ldr	r3, [pc, #104]	; (8000d00 <main+0x118>)
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	f7ff fbfc 	bl	8000498 <__aeabi_f2d>
 8000ca0:	a309      	add	r3, pc, #36	; (adr r3, 8000cc8 <main+0xe0>)
 8000ca2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ca6:	f7ff fa99 	bl	80001dc <__adddf3>
 8000caa:	4603      	mov	r3, r0
 8000cac:	460c      	mov	r4, r1
 8000cae:	4618      	mov	r0, r3
 8000cb0:	4621      	mov	r1, r4
 8000cb2:	f7ff fc49 	bl	8000548 <__aeabi_d2f>
 8000cb6:	4602      	mov	r2, r0
 8000cb8:	4b11      	ldr	r3, [pc, #68]	; (8000d00 <main+0x118>)
 8000cba:	601a      	str	r2, [r3, #0]
	}
	HAL_Delay(1);
 8000cbc:	2001      	movs	r0, #1
 8000cbe:	f000 fbbb 	bl	8001438 <HAL_Delay>
	if(a >= 10){
 8000cc2:	e7d9      	b.n	8000c78 <main+0x90>
 8000cc4:	f3af 8000 	nop.w
 8000cc8:	d2f1a9fc 	.word	0xd2f1a9fc
 8000ccc:	3f50624d 	.word	0x3f50624d
 8000cd0:	461c4000 	.word	0x461c4000
 8000cd4:	2000010c 	.word	0x2000010c
 8000cd8:	42c80000 	.word	0x42c80000
 8000cdc:	3dcccccd 	.word	0x3dcccccd
 8000ce0:	3c23d70a 	.word	0x3c23d70a
 8000ce4:	200000a4 	.word	0x200000a4
 8000ce8:	00000000 	.word	0x00000000
 8000cec:	43fa0000 	.word	0x43fa0000
 8000cf0:	c3fa0000 	.word	0xc3fa0000
 8000cf4:	2000007c 	.word	0x2000007c
 8000cf8:	200000c0 	.word	0x200000c0
 8000cfc:	20000030 	.word	0x20000030
 8000d00:	20000144 	.word	0x20000144

08000d04 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b096      	sub	sp, #88	; 0x58
 8000d08:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d0a:	f107 0314 	add.w	r3, r7, #20
 8000d0e:	2244      	movs	r2, #68	; 0x44
 8000d10:	2100      	movs	r1, #0
 8000d12:	4618      	mov	r0, r3
 8000d14:	f002 ffcc 	bl	8003cb0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d18:	463b      	mov	r3, r7
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	601a      	str	r2, [r3, #0]
 8000d1e:	605a      	str	r2, [r3, #4]
 8000d20:	609a      	str	r2, [r3, #8]
 8000d22:	60da      	str	r2, [r3, #12]
 8000d24:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d26:	2302      	movs	r3, #2
 8000d28:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d2a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000d2e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d30:	2340      	movs	r3, #64	; 0x40
 8000d32:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d34:	2302      	movs	r3, #2
 8000d36:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000d38:	2302      	movs	r3, #2
 8000d3a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000d3c:	2301      	movs	r3, #1
 8000d3e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000d40:	230a      	movs	r3, #10
 8000d42:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000d44:	2307      	movs	r3, #7
 8000d46:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000d48:	2302      	movs	r3, #2
 8000d4a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000d4c:	2302      	movs	r3, #2
 8000d4e:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d50:	f107 0314 	add.w	r3, r7, #20
 8000d54:	4618      	mov	r0, r3
 8000d56:	f000 fe71 	bl	8001a3c <HAL_RCC_OscConfig>
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d001      	beq.n	8000d64 <SystemClock_Config+0x60>
  {
    Error_Handler();
 8000d60:	f000 f996 	bl	8001090 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d64:	230f      	movs	r3, #15
 8000d66:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d68:	2303      	movs	r3, #3
 8000d6a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000d70:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8000d74:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000d76:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d7a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000d7c:	463b      	mov	r3, r7
 8000d7e:	2104      	movs	r1, #4
 8000d80:	4618      	mov	r0, r3
 8000d82:	f001 fa7b 	bl	800227c <HAL_RCC_ClockConfig>
 8000d86:	4603      	mov	r3, r0
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d001      	beq.n	8000d90 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000d8c:	f000 f980 	bl	8001090 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000d90:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000d94:	f000 fdfc 	bl	8001990 <HAL_PWREx_ControlVoltageScaling>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d001      	beq.n	8000da2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000d9e:	f000 f977 	bl	8001090 <Error_Handler>
  }
}
 8000da2:	bf00      	nop
 8000da4:	3758      	adds	r7, #88	; 0x58
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bd80      	pop	{r7, pc}
	...

08000dac <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b09e      	sub	sp, #120	; 0x78
 8000db0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000db2:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8000db6:	2200      	movs	r2, #0
 8000db8:	601a      	str	r2, [r3, #0]
 8000dba:	605a      	str	r2, [r3, #4]
 8000dbc:	609a      	str	r2, [r3, #8]
 8000dbe:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000dc0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	601a      	str	r2, [r3, #0]
 8000dc8:	605a      	str	r2, [r3, #4]
 8000dca:	609a      	str	r2, [r3, #8]
 8000dcc:	60da      	str	r2, [r3, #12]
 8000dce:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000dd0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	601a      	str	r2, [r3, #0]
 8000dd8:	605a      	str	r2, [r3, #4]
 8000dda:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ddc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000de0:	2200      	movs	r2, #0
 8000de2:	601a      	str	r2, [r3, #0]
 8000de4:	605a      	str	r2, [r3, #4]
 8000de6:	609a      	str	r2, [r3, #8]
 8000de8:	60da      	str	r2, [r3, #12]
 8000dea:	611a      	str	r2, [r3, #16]
 8000dec:	615a      	str	r2, [r3, #20]
 8000dee:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000df0:	463b      	mov	r3, r7
 8000df2:	222c      	movs	r2, #44	; 0x2c
 8000df4:	2100      	movs	r1, #0
 8000df6:	4618      	mov	r0, r3
 8000df8:	f002 ff5a 	bl	8003cb0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000dfc:	4b56      	ldr	r3, [pc, #344]	; (8000f58 <MX_TIM1_Init+0x1ac>)
 8000dfe:	4a57      	ldr	r2, [pc, #348]	; (8000f5c <MX_TIM1_Init+0x1b0>)
 8000e00:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 80-1;
 8000e02:	4b55      	ldr	r3, [pc, #340]	; (8000f58 <MX_TIM1_Init+0x1ac>)
 8000e04:	224f      	movs	r2, #79	; 0x4f
 8000e06:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED3;
 8000e08:	4b53      	ldr	r3, [pc, #332]	; (8000f58 <MX_TIM1_Init+0x1ac>)
 8000e0a:	2260      	movs	r2, #96	; 0x60
 8000e0c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 8000e0e:	4b52      	ldr	r3, [pc, #328]	; (8000f58 <MX_TIM1_Init+0x1ac>)
 8000e10:	2263      	movs	r2, #99	; 0x63
 8000e12:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e14:	4b50      	ldr	r3, [pc, #320]	; (8000f58 <MX_TIM1_Init+0x1ac>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000e1a:	4b4f      	ldr	r3, [pc, #316]	; (8000f58 <MX_TIM1_Init+0x1ac>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e20:	4b4d      	ldr	r3, [pc, #308]	; (8000f58 <MX_TIM1_Init+0x1ac>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000e26:	484c      	ldr	r0, [pc, #304]	; (8000f58 <MX_TIM1_Init+0x1ac>)
 8000e28:	f001 fbf4 	bl	8002614 <HAL_TIM_Base_Init>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d001      	beq.n	8000e36 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8000e32:	f000 f92d 	bl	8001090 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e36:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e3a:	66bb      	str	r3, [r7, #104]	; 0x68
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000e3c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8000e40:	4619      	mov	r1, r3
 8000e42:	4845      	ldr	r0, [pc, #276]	; (8000f58 <MX_TIM1_Init+0x1ac>)
 8000e44:	f002 f802 	bl	8002e4c <HAL_TIM_ConfigClockSource>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d001      	beq.n	8000e52 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8000e4e:	f000 f91f 	bl	8001090 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000e52:	4841      	ldr	r0, [pc, #260]	; (8000f58 <MX_TIM1_Init+0x1ac>)
 8000e54:	f001 fc8a 	bl	800276c <HAL_TIM_PWM_Init>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d001      	beq.n	8000e62 <MX_TIM1_Init+0xb6>
  {
    Error_Handler();
 8000e5e:	f000 f917 	bl	8001090 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8000e62:	2300      	movs	r3, #0
 8000e64:	657b      	str	r3, [r7, #84]	; 0x54
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8000e66:	2300      	movs	r3, #0
 8000e68:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8000e6a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000e6e:	4619      	mov	r1, r3
 8000e70:	4839      	ldr	r0, [pc, #228]	; (8000f58 <MX_TIM1_Init+0x1ac>)
 8000e72:	f002 f8a4 	bl	8002fbe <HAL_TIM_SlaveConfigSynchro>
 8000e76:	4603      	mov	r3, r0
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d001      	beq.n	8000e80 <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 8000e7c:	f000 f908 	bl	8001090 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e80:	2300      	movs	r3, #0
 8000e82:	64bb      	str	r3, [r7, #72]	; 0x48
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000e84:	2300      	movs	r3, #0
 8000e86:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000e8c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000e90:	4619      	mov	r1, r3
 8000e92:	4831      	ldr	r0, [pc, #196]	; (8000f58 <MX_TIM1_Init+0x1ac>)
 8000e94:	f002 fdc6 	bl	8003a24 <HAL_TIMEx_MasterConfigSynchronization>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d001      	beq.n	8000ea2 <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 8000e9e:	f000 f8f7 	bl	8001090 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000ea2:	2360      	movs	r3, #96	; 0x60
 8000ea4:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.Pulse = 0;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000ebe:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	4619      	mov	r1, r3
 8000ec6:	4824      	ldr	r0, [pc, #144]	; (8000f58 <MX_TIM1_Init+0x1ac>)
 8000ec8:	f001 feb0 	bl	8002c2c <HAL_TIM_PWM_ConfigChannel>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d001      	beq.n	8000ed6 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8000ed2:	f000 f8dd 	bl	8001090 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000ed6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000eda:	2204      	movs	r2, #4
 8000edc:	4619      	mov	r1, r3
 8000ede:	481e      	ldr	r0, [pc, #120]	; (8000f58 <MX_TIM1_Init+0x1ac>)
 8000ee0:	f001 fea4 	bl	8002c2c <HAL_TIM_PWM_ConfigChannel>
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d001      	beq.n	8000eee <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8000eea:	f000 f8d1 	bl	8001090 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000eee:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000ef2:	2208      	movs	r2, #8
 8000ef4:	4619      	mov	r1, r3
 8000ef6:	4818      	ldr	r0, [pc, #96]	; (8000f58 <MX_TIM1_Init+0x1ac>)
 8000ef8:	f001 fe98 	bl	8002c2c <HAL_TIM_PWM_ConfigChannel>
 8000efc:	4603      	mov	r3, r0
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d001      	beq.n	8000f06 <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 8000f02:	f000 f8c5 	bl	8001090 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000f06:	2300      	movs	r3, #0
 8000f08:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 100;
 8000f12:	2364      	movs	r3, #100	; 0x64
 8000f14:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000f16:	2300      	movs	r3, #0
 8000f18:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000f1a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f1e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000f20:	2300      	movs	r3, #0
 8000f22:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000f24:	2300      	movs	r3, #0
 8000f26:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000f28:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000f2c:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000f32:	2300      	movs	r3, #0
 8000f34:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000f36:	463b      	mov	r3, r7
 8000f38:	4619      	mov	r1, r3
 8000f3a:	4807      	ldr	r0, [pc, #28]	; (8000f58 <MX_TIM1_Init+0x1ac>)
 8000f3c:	f002 fdd8 	bl	8003af0 <HAL_TIMEx_ConfigBreakDeadTime>
 8000f40:	4603      	mov	r3, r0
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d001      	beq.n	8000f4a <MX_TIM1_Init+0x19e>
  {
    Error_Handler();
 8000f46:	f000 f8a3 	bl	8001090 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000f4a:	4803      	ldr	r0, [pc, #12]	; (8000f58 <MX_TIM1_Init+0x1ac>)
 8000f4c:	f000 f90e 	bl	800116c <HAL_TIM_MspPostInit>

}
 8000f50:	bf00      	nop
 8000f52:	3778      	adds	r7, #120	; 0x78
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bd80      	pop	{r7, pc}
 8000f58:	200000c0 	.word	0x200000c0
 8000f5c:	40012c00 	.word	0x40012c00

08000f60 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b088      	sub	sp, #32
 8000f64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000f66:	f107 030c 	add.w	r3, r7, #12
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	601a      	str	r2, [r3, #0]
 8000f6e:	605a      	str	r2, [r3, #4]
 8000f70:	609a      	str	r2, [r3, #8]
 8000f72:	60da      	str	r2, [r3, #12]
 8000f74:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f76:	463b      	mov	r3, r7
 8000f78:	2200      	movs	r2, #0
 8000f7a:	601a      	str	r2, [r3, #0]
 8000f7c:	605a      	str	r2, [r3, #4]
 8000f7e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8000f80:	4b1e      	ldr	r3, [pc, #120]	; (8000ffc <MX_TIM15_Init+0x9c>)
 8000f82:	4a1f      	ldr	r2, [pc, #124]	; (8001000 <MX_TIM15_Init+0xa0>)
 8000f84:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 80-1;
 8000f86:	4b1d      	ldr	r3, [pc, #116]	; (8000ffc <MX_TIM15_Init+0x9c>)
 8000f88:	224f      	movs	r2, #79	; 0x4f
 8000f8a:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f8c:	4b1b      	ldr	r3, [pc, #108]	; (8000ffc <MX_TIM15_Init+0x9c>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 100-1;
 8000f92:	4b1a      	ldr	r3, [pc, #104]	; (8000ffc <MX_TIM15_Init+0x9c>)
 8000f94:	2263      	movs	r2, #99	; 0x63
 8000f96:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f98:	4b18      	ldr	r3, [pc, #96]	; (8000ffc <MX_TIM15_Init+0x9c>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8000f9e:	4b17      	ldr	r3, [pc, #92]	; (8000ffc <MX_TIM15_Init+0x9c>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fa4:	4b15      	ldr	r3, [pc, #84]	; (8000ffc <MX_TIM15_Init+0x9c>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8000faa:	4814      	ldr	r0, [pc, #80]	; (8000ffc <MX_TIM15_Init+0x9c>)
 8000fac:	f001 fb32 	bl	8002614 <HAL_TIM_Base_Init>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d001      	beq.n	8000fba <MX_TIM15_Init+0x5a>
  {
    Error_Handler();
 8000fb6:	f000 f86b 	bl	8001090 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim15, &sSlaveConfig) != HAL_OK)
 8000fc2:	f107 030c 	add.w	r3, r7, #12
 8000fc6:	4619      	mov	r1, r3
 8000fc8:	480c      	ldr	r0, [pc, #48]	; (8000ffc <MX_TIM15_Init+0x9c>)
 8000fca:	f001 fff8 	bl	8002fbe <HAL_TIM_SlaveConfigSynchro>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d001      	beq.n	8000fd8 <MX_TIM15_Init+0x78>
  {
    Error_Handler();
 8000fd4:	f000 f85c 	bl	8001090 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8000fe0:	463b      	mov	r3, r7
 8000fe2:	4619      	mov	r1, r3
 8000fe4:	4805      	ldr	r0, [pc, #20]	; (8000ffc <MX_TIM15_Init+0x9c>)
 8000fe6:	f002 fd1d 	bl	8003a24 <HAL_TIMEx_MasterConfigSynchronization>
 8000fea:	4603      	mov	r3, r0
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d001      	beq.n	8000ff4 <MX_TIM15_Init+0x94>
  {
    Error_Handler();
 8000ff0:	f000 f84e 	bl	8001090 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 8000ff4:	bf00      	nop
 8000ff6:	3720      	adds	r7, #32
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bd80      	pop	{r7, pc}
 8000ffc:	20000030 	.word	0x20000030
 8001000:	40014000 	.word	0x40014000

08001004 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001004:	b480      	push	{r7}
 8001006:	b083      	sub	sp, #12
 8001008:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800100a:	4b0f      	ldr	r3, [pc, #60]	; (8001048 <MX_GPIO_Init+0x44>)
 800100c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800100e:	4a0e      	ldr	r2, [pc, #56]	; (8001048 <MX_GPIO_Init+0x44>)
 8001010:	f043 0301 	orr.w	r3, r3, #1
 8001014:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001016:	4b0c      	ldr	r3, [pc, #48]	; (8001048 <MX_GPIO_Init+0x44>)
 8001018:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800101a:	f003 0301 	and.w	r3, r3, #1
 800101e:	607b      	str	r3, [r7, #4]
 8001020:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001022:	4b09      	ldr	r3, [pc, #36]	; (8001048 <MX_GPIO_Init+0x44>)
 8001024:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001026:	4a08      	ldr	r2, [pc, #32]	; (8001048 <MX_GPIO_Init+0x44>)
 8001028:	f043 0302 	orr.w	r3, r3, #2
 800102c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800102e:	4b06      	ldr	r3, [pc, #24]	; (8001048 <MX_GPIO_Init+0x44>)
 8001030:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001032:	f003 0302 	and.w	r3, r3, #2
 8001036:	603b      	str	r3, [r7, #0]
 8001038:	683b      	ldr	r3, [r7, #0]

}
 800103a:	bf00      	nop
 800103c:	370c      	adds	r7, #12
 800103e:	46bd      	mov	sp, r7
 8001040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001044:	4770      	bx	lr
 8001046:	bf00      	nop
 8001048:	40021000 	.word	0x40021000

0800104c <HAL_TIM_PeriodElapsedCallback>:

}
#endif


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
	OldSector = svpwm1.SectorPointer;
 8001054:	4b0a      	ldr	r3, [pc, #40]	; (8001080 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001056:	edd3 7a05 	vldr	s15, [r3, #20]
 800105a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800105e:	ee17 2a90 	vmov	r2, s15
 8001062:	4b08      	ldr	r3, [pc, #32]	; (8001084 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8001064:	601a      	str	r2, [r3, #0]
	VHZ_Update(&vhz1);
 8001066:	4808      	ldr	r0, [pc, #32]	; (8001088 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001068:	f7ff fd66 	bl	8000b38 <VHZ_Update>
	SVPWM_Update(&svpwm1, &vhz1, &htim1);
 800106c:	4a07      	ldr	r2, [pc, #28]	; (800108c <HAL_TIM_PeriodElapsedCallback+0x40>)
 800106e:	4906      	ldr	r1, [pc, #24]	; (8001088 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001070:	4803      	ldr	r0, [pc, #12]	; (8001080 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001072:	f7ff fb33 	bl	80006dc <SVPWM_Update>
	//Count_Up(&svpwm1, OldSector);

}
 8001076:	bf00      	nop
 8001078:	3708      	adds	r7, #8
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	2000010c 	.word	0x2000010c
 8001084:	20000028 	.word	0x20000028
 8001088:	200000a4 	.word	0x200000a4
 800108c:	200000c0 	.word	0x200000c0

08001090 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001090:	b480      	push	{r7}
 8001092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001094:	bf00      	nop
 8001096:	46bd      	mov	sp, r7
 8001098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109c:	4770      	bx	lr
	...

080010a0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010a0:	b480      	push	{r7}
 80010a2:	b083      	sub	sp, #12
 80010a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010a6:	4b0f      	ldr	r3, [pc, #60]	; (80010e4 <HAL_MspInit+0x44>)
 80010a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80010aa:	4a0e      	ldr	r2, [pc, #56]	; (80010e4 <HAL_MspInit+0x44>)
 80010ac:	f043 0301 	orr.w	r3, r3, #1
 80010b0:	6613      	str	r3, [r2, #96]	; 0x60
 80010b2:	4b0c      	ldr	r3, [pc, #48]	; (80010e4 <HAL_MspInit+0x44>)
 80010b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80010b6:	f003 0301 	and.w	r3, r3, #1
 80010ba:	607b      	str	r3, [r7, #4]
 80010bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010be:	4b09      	ldr	r3, [pc, #36]	; (80010e4 <HAL_MspInit+0x44>)
 80010c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010c2:	4a08      	ldr	r2, [pc, #32]	; (80010e4 <HAL_MspInit+0x44>)
 80010c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010c8:	6593      	str	r3, [r2, #88]	; 0x58
 80010ca:	4b06      	ldr	r3, [pc, #24]	; (80010e4 <HAL_MspInit+0x44>)
 80010cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010d2:	603b      	str	r3, [r7, #0]
 80010d4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010d6:	bf00      	nop
 80010d8:	370c      	adds	r7, #12
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr
 80010e2:	bf00      	nop
 80010e4:	40021000 	.word	0x40021000

080010e8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b084      	sub	sp, #16
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	4a1a      	ldr	r2, [pc, #104]	; (8001160 <HAL_TIM_Base_MspInit+0x78>)
 80010f6:	4293      	cmp	r3, r2
 80010f8:	d114      	bne.n	8001124 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80010fa:	4b1a      	ldr	r3, [pc, #104]	; (8001164 <HAL_TIM_Base_MspInit+0x7c>)
 80010fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80010fe:	4a19      	ldr	r2, [pc, #100]	; (8001164 <HAL_TIM_Base_MspInit+0x7c>)
 8001100:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001104:	6613      	str	r3, [r2, #96]	; 0x60
 8001106:	4b17      	ldr	r3, [pc, #92]	; (8001164 <HAL_TIM_Base_MspInit+0x7c>)
 8001108:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800110a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800110e:	60fb      	str	r3, [r7, #12]
 8001110:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8001112:	2200      	movs	r2, #0
 8001114:	2100      	movs	r1, #0
 8001116:	2018      	movs	r0, #24
 8001118:	f000 fa8b 	bl	8001632 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 800111c:	2018      	movs	r0, #24
 800111e:	f000 faa4 	bl	800166a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 8001122:	e018      	b.n	8001156 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM15)
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	4a0f      	ldr	r2, [pc, #60]	; (8001168 <HAL_TIM_Base_MspInit+0x80>)
 800112a:	4293      	cmp	r3, r2
 800112c:	d113      	bne.n	8001156 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM15_CLK_ENABLE();
 800112e:	4b0d      	ldr	r3, [pc, #52]	; (8001164 <HAL_TIM_Base_MspInit+0x7c>)
 8001130:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001132:	4a0c      	ldr	r2, [pc, #48]	; (8001164 <HAL_TIM_Base_MspInit+0x7c>)
 8001134:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001138:	6613      	str	r3, [r2, #96]	; 0x60
 800113a:	4b0a      	ldr	r3, [pc, #40]	; (8001164 <HAL_TIM_Base_MspInit+0x7c>)
 800113c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800113e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001142:	60bb      	str	r3, [r7, #8]
 8001144:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8001146:	2200      	movs	r2, #0
 8001148:	2100      	movs	r1, #0
 800114a:	2018      	movs	r0, #24
 800114c:	f000 fa71 	bl	8001632 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8001150:	2018      	movs	r0, #24
 8001152:	f000 fa8a 	bl	800166a <HAL_NVIC_EnableIRQ>
}
 8001156:	bf00      	nop
 8001158:	3710      	adds	r7, #16
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	40012c00 	.word	0x40012c00
 8001164:	40021000 	.word	0x40021000
 8001168:	40014000 	.word	0x40014000

0800116c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b08a      	sub	sp, #40	; 0x28
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001174:	f107 0314 	add.w	r3, r7, #20
 8001178:	2200      	movs	r2, #0
 800117a:	601a      	str	r2, [r3, #0]
 800117c:	605a      	str	r2, [r3, #4]
 800117e:	609a      	str	r2, [r3, #8]
 8001180:	60da      	str	r2, [r3, #12]
 8001182:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	4a20      	ldr	r2, [pc, #128]	; (800120c <HAL_TIM_MspPostInit+0xa0>)
 800118a:	4293      	cmp	r3, r2
 800118c:	d139      	bne.n	8001202 <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800118e:	4b20      	ldr	r3, [pc, #128]	; (8001210 <HAL_TIM_MspPostInit+0xa4>)
 8001190:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001192:	4a1f      	ldr	r2, [pc, #124]	; (8001210 <HAL_TIM_MspPostInit+0xa4>)
 8001194:	f043 0301 	orr.w	r3, r3, #1
 8001198:	64d3      	str	r3, [r2, #76]	; 0x4c
 800119a:	4b1d      	ldr	r3, [pc, #116]	; (8001210 <HAL_TIM_MspPostInit+0xa4>)
 800119c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800119e:	f003 0301 	and.w	r3, r3, #1
 80011a2:	613b      	str	r3, [r7, #16]
 80011a4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011a6:	4b1a      	ldr	r3, [pc, #104]	; (8001210 <HAL_TIM_MspPostInit+0xa4>)
 80011a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011aa:	4a19      	ldr	r2, [pc, #100]	; (8001210 <HAL_TIM_MspPostInit+0xa4>)
 80011ac:	f043 0302 	orr.w	r3, r3, #2
 80011b0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011b2:	4b17      	ldr	r3, [pc, #92]	; (8001210 <HAL_TIM_MspPostInit+0xa4>)
 80011b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011b6:	f003 0302 	and.w	r3, r3, #2
 80011ba:	60fb      	str	r3, [r7, #12]
 80011bc:	68fb      	ldr	r3, [r7, #12]
    PB1     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 80011be:	f44f 63f0 	mov.w	r3, #1920	; 0x780
 80011c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011c4:	2302      	movs	r3, #2
 80011c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c8:	2300      	movs	r3, #0
 80011ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011cc:	2300      	movs	r3, #0
 80011ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80011d0:	2301      	movs	r3, #1
 80011d2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011d4:	f107 0314 	add.w	r3, r7, #20
 80011d8:	4619      	mov	r1, r3
 80011da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011de:	f000 fa5f 	bl	80016a0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80011e2:	2303      	movs	r3, #3
 80011e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011e6:	2302      	movs	r3, #2
 80011e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ea:	2300      	movs	r3, #0
 80011ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ee:	2300      	movs	r3, #0
 80011f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80011f2:	2301      	movs	r3, #1
 80011f4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011f6:	f107 0314 	add.w	r3, r7, #20
 80011fa:	4619      	mov	r1, r3
 80011fc:	4805      	ldr	r0, [pc, #20]	; (8001214 <HAL_TIM_MspPostInit+0xa8>)
 80011fe:	f000 fa4f 	bl	80016a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001202:	bf00      	nop
 8001204:	3728      	adds	r7, #40	; 0x28
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	40012c00 	.word	0x40012c00
 8001210:	40021000 	.word	0x40021000
 8001214:	48000400 	.word	0x48000400

08001218 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001218:	b480      	push	{r7}
 800121a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800121c:	bf00      	nop
 800121e:	46bd      	mov	sp, r7
 8001220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001224:	4770      	bx	lr

08001226 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001226:	b480      	push	{r7}
 8001228:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800122a:	e7fe      	b.n	800122a <HardFault_Handler+0x4>

0800122c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800122c:	b480      	push	{r7}
 800122e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001230:	e7fe      	b.n	8001230 <MemManage_Handler+0x4>

08001232 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001232:	b480      	push	{r7}
 8001234:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001236:	e7fe      	b.n	8001236 <BusFault_Handler+0x4>

08001238 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001238:	b480      	push	{r7}
 800123a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800123c:	e7fe      	b.n	800123c <UsageFault_Handler+0x4>

0800123e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800123e:	b480      	push	{r7}
 8001240:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001242:	bf00      	nop
 8001244:	46bd      	mov	sp, r7
 8001246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124a:	4770      	bx	lr

0800124c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800124c:	b480      	push	{r7}
 800124e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001250:	bf00      	nop
 8001252:	46bd      	mov	sp, r7
 8001254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001258:	4770      	bx	lr

0800125a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800125a:	b480      	push	{r7}
 800125c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800125e:	bf00      	nop
 8001260:	46bd      	mov	sp, r7
 8001262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001266:	4770      	bx	lr

08001268 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800126c:	f000 f8c4 	bl	80013f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001270:	bf00      	nop
 8001272:	bd80      	pop	{r7, pc}

08001274 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001278:	4803      	ldr	r0, [pc, #12]	; (8001288 <TIM1_BRK_TIM15_IRQHandler+0x14>)
 800127a:	f001 fbb7 	bl	80029ec <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim15);
 800127e:	4803      	ldr	r0, [pc, #12]	; (800128c <TIM1_BRK_TIM15_IRQHandler+0x18>)
 8001280:	f001 fbb4 	bl	80029ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8001284:	bf00      	nop
 8001286:	bd80      	pop	{r7, pc}
 8001288:	200000c0 	.word	0x200000c0
 800128c:	20000030 	.word	0x20000030

08001290 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001290:	b480      	push	{r7}
 8001292:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001294:	4b17      	ldr	r3, [pc, #92]	; (80012f4 <SystemInit+0x64>)
 8001296:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800129a:	4a16      	ldr	r2, [pc, #88]	; (80012f4 <SystemInit+0x64>)
 800129c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80012a0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80012a4:	4b14      	ldr	r3, [pc, #80]	; (80012f8 <SystemInit+0x68>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	4a13      	ldr	r2, [pc, #76]	; (80012f8 <SystemInit+0x68>)
 80012aa:	f043 0301 	orr.w	r3, r3, #1
 80012ae:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80012b0:	4b11      	ldr	r3, [pc, #68]	; (80012f8 <SystemInit+0x68>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80012b6:	4b10      	ldr	r3, [pc, #64]	; (80012f8 <SystemInit+0x68>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	4a0f      	ldr	r2, [pc, #60]	; (80012f8 <SystemInit+0x68>)
 80012bc:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80012c0:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80012c4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80012c6:	4b0c      	ldr	r3, [pc, #48]	; (80012f8 <SystemInit+0x68>)
 80012c8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80012cc:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80012ce:	4b0a      	ldr	r3, [pc, #40]	; (80012f8 <SystemInit+0x68>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	4a09      	ldr	r2, [pc, #36]	; (80012f8 <SystemInit+0x68>)
 80012d4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012d8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80012da:	4b07      	ldr	r3, [pc, #28]	; (80012f8 <SystemInit+0x68>)
 80012dc:	2200      	movs	r2, #0
 80012de:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80012e0:	4b04      	ldr	r3, [pc, #16]	; (80012f4 <SystemInit+0x64>)
 80012e2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80012e6:	609a      	str	r2, [r3, #8]
#endif
}
 80012e8:	bf00      	nop
 80012ea:	46bd      	mov	sp, r7
 80012ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	e000ed00 	.word	0xe000ed00
 80012f8:	40021000 	.word	0x40021000

080012fc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80012fc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001334 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001300:	f7ff ffc6 	bl	8001290 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001304:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001306:	e003      	b.n	8001310 <LoopCopyDataInit>

08001308 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001308:	4b0b      	ldr	r3, [pc, #44]	; (8001338 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800130a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800130c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800130e:	3104      	adds	r1, #4

08001310 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001310:	480a      	ldr	r0, [pc, #40]	; (800133c <LoopForever+0xa>)
	ldr	r3, =_edata
 8001312:	4b0b      	ldr	r3, [pc, #44]	; (8001340 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001314:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001316:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001318:	d3f6      	bcc.n	8001308 <CopyDataInit>
	ldr	r2, =_sbss
 800131a:	4a0a      	ldr	r2, [pc, #40]	; (8001344 <LoopForever+0x12>)
	b	LoopFillZerobss
 800131c:	e002      	b.n	8001324 <LoopFillZerobss>

0800131e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800131e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001320:	f842 3b04 	str.w	r3, [r2], #4

08001324 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001324:	4b08      	ldr	r3, [pc, #32]	; (8001348 <LoopForever+0x16>)
	cmp	r2, r3
 8001326:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001328:	d3f9      	bcc.n	800131e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800132a:	f002 fc9d 	bl	8003c68 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800132e:	f7ff fc5b 	bl	8000be8 <main>

08001332 <LoopForever>:

LoopForever:
    b LoopForever
 8001332:	e7fe      	b.n	8001332 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001334:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 8001338:	08004b88 	.word	0x08004b88
	ldr	r0, =_sdata
 800133c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001340:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 8001344:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8001348:	2000014c 	.word	0x2000014c

0800134c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800134c:	e7fe      	b.n	800134c <ADC1_IRQHandler>

0800134e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800134e:	b580      	push	{r7, lr}
 8001350:	b082      	sub	sp, #8
 8001352:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001354:	2300      	movs	r3, #0
 8001356:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001358:	2003      	movs	r0, #3
 800135a:	f000 f95f 	bl	800161c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800135e:	2000      	movs	r0, #0
 8001360:	f000 f80e 	bl	8001380 <HAL_InitTick>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d002      	beq.n	8001370 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800136a:	2301      	movs	r3, #1
 800136c:	71fb      	strb	r3, [r7, #7]
 800136e:	e001      	b.n	8001374 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001370:	f7ff fe96 	bl	80010a0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001374:	79fb      	ldrb	r3, [r7, #7]
}
 8001376:	4618      	mov	r0, r3
 8001378:	3708      	adds	r7, #8
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
	...

08001380 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b084      	sub	sp, #16
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001388:	2300      	movs	r3, #0
 800138a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800138c:	4b17      	ldr	r3, [pc, #92]	; (80013ec <HAL_InitTick+0x6c>)
 800138e:	781b      	ldrb	r3, [r3, #0]
 8001390:	2b00      	cmp	r3, #0
 8001392:	d023      	beq.n	80013dc <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001394:	4b16      	ldr	r3, [pc, #88]	; (80013f0 <HAL_InitTick+0x70>)
 8001396:	681a      	ldr	r2, [r3, #0]
 8001398:	4b14      	ldr	r3, [pc, #80]	; (80013ec <HAL_InitTick+0x6c>)
 800139a:	781b      	ldrb	r3, [r3, #0]
 800139c:	4619      	mov	r1, r3
 800139e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80013a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80013aa:	4618      	mov	r0, r3
 80013ac:	f000 f96b 	bl	8001686 <HAL_SYSTICK_Config>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d10f      	bne.n	80013d6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	2b0f      	cmp	r3, #15
 80013ba:	d809      	bhi.n	80013d0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013bc:	2200      	movs	r2, #0
 80013be:	6879      	ldr	r1, [r7, #4]
 80013c0:	f04f 30ff 	mov.w	r0, #4294967295
 80013c4:	f000 f935 	bl	8001632 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80013c8:	4a0a      	ldr	r2, [pc, #40]	; (80013f4 <HAL_InitTick+0x74>)
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	6013      	str	r3, [r2, #0]
 80013ce:	e007      	b.n	80013e0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80013d0:	2301      	movs	r3, #1
 80013d2:	73fb      	strb	r3, [r7, #15]
 80013d4:	e004      	b.n	80013e0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80013d6:	2301      	movs	r3, #1
 80013d8:	73fb      	strb	r3, [r7, #15]
 80013da:	e001      	b.n	80013e0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80013dc:	2301      	movs	r3, #1
 80013de:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80013e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80013e2:	4618      	mov	r0, r3
 80013e4:	3710      	adds	r7, #16
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	20000008 	.word	0x20000008
 80013f0:	20000000 	.word	0x20000000
 80013f4:	20000004 	.word	0x20000004

080013f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013f8:	b480      	push	{r7}
 80013fa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80013fc:	4b06      	ldr	r3, [pc, #24]	; (8001418 <HAL_IncTick+0x20>)
 80013fe:	781b      	ldrb	r3, [r3, #0]
 8001400:	461a      	mov	r2, r3
 8001402:	4b06      	ldr	r3, [pc, #24]	; (800141c <HAL_IncTick+0x24>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	4413      	add	r3, r2
 8001408:	4a04      	ldr	r2, [pc, #16]	; (800141c <HAL_IncTick+0x24>)
 800140a:	6013      	str	r3, [r2, #0]
}
 800140c:	bf00      	nop
 800140e:	46bd      	mov	sp, r7
 8001410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001414:	4770      	bx	lr
 8001416:	bf00      	nop
 8001418:	20000008 	.word	0x20000008
 800141c:	20000148 	.word	0x20000148

08001420 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0
  return uwTick;
 8001424:	4b03      	ldr	r3, [pc, #12]	; (8001434 <HAL_GetTick+0x14>)
 8001426:	681b      	ldr	r3, [r3, #0]
}
 8001428:	4618      	mov	r0, r3
 800142a:	46bd      	mov	sp, r7
 800142c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001430:	4770      	bx	lr
 8001432:	bf00      	nop
 8001434:	20000148 	.word	0x20000148

08001438 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b084      	sub	sp, #16
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001440:	f7ff ffee 	bl	8001420 <HAL_GetTick>
 8001444:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001450:	d005      	beq.n	800145e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001452:	4b09      	ldr	r3, [pc, #36]	; (8001478 <HAL_Delay+0x40>)
 8001454:	781b      	ldrb	r3, [r3, #0]
 8001456:	461a      	mov	r2, r3
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	4413      	add	r3, r2
 800145c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800145e:	bf00      	nop
 8001460:	f7ff ffde 	bl	8001420 <HAL_GetTick>
 8001464:	4602      	mov	r2, r0
 8001466:	68bb      	ldr	r3, [r7, #8]
 8001468:	1ad3      	subs	r3, r2, r3
 800146a:	68fa      	ldr	r2, [r7, #12]
 800146c:	429a      	cmp	r2, r3
 800146e:	d8f7      	bhi.n	8001460 <HAL_Delay+0x28>
  {
  }
}
 8001470:	bf00      	nop
 8001472:	3710      	adds	r7, #16
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}
 8001478:	20000008 	.word	0x20000008

0800147c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800147c:	b480      	push	{r7}
 800147e:	b085      	sub	sp, #20
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	f003 0307 	and.w	r3, r3, #7
 800148a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800148c:	4b0c      	ldr	r3, [pc, #48]	; (80014c0 <__NVIC_SetPriorityGrouping+0x44>)
 800148e:	68db      	ldr	r3, [r3, #12]
 8001490:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001492:	68ba      	ldr	r2, [r7, #8]
 8001494:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001498:	4013      	ands	r3, r2
 800149a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014a0:	68bb      	ldr	r3, [r7, #8]
 80014a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80014a4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80014a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80014ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014ae:	4a04      	ldr	r2, [pc, #16]	; (80014c0 <__NVIC_SetPriorityGrouping+0x44>)
 80014b0:	68bb      	ldr	r3, [r7, #8]
 80014b2:	60d3      	str	r3, [r2, #12]
}
 80014b4:	bf00      	nop
 80014b6:	3714      	adds	r7, #20
 80014b8:	46bd      	mov	sp, r7
 80014ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014be:	4770      	bx	lr
 80014c0:	e000ed00 	.word	0xe000ed00

080014c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014c4:	b480      	push	{r7}
 80014c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014c8:	4b04      	ldr	r3, [pc, #16]	; (80014dc <__NVIC_GetPriorityGrouping+0x18>)
 80014ca:	68db      	ldr	r3, [r3, #12]
 80014cc:	0a1b      	lsrs	r3, r3, #8
 80014ce:	f003 0307 	and.w	r3, r3, #7
}
 80014d2:	4618      	mov	r0, r3
 80014d4:	46bd      	mov	sp, r7
 80014d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014da:	4770      	bx	lr
 80014dc:	e000ed00 	.word	0xe000ed00

080014e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014e0:	b480      	push	{r7}
 80014e2:	b083      	sub	sp, #12
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	4603      	mov	r3, r0
 80014e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	db0b      	blt.n	800150a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014f2:	79fb      	ldrb	r3, [r7, #7]
 80014f4:	f003 021f 	and.w	r2, r3, #31
 80014f8:	4907      	ldr	r1, [pc, #28]	; (8001518 <__NVIC_EnableIRQ+0x38>)
 80014fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014fe:	095b      	lsrs	r3, r3, #5
 8001500:	2001      	movs	r0, #1
 8001502:	fa00 f202 	lsl.w	r2, r0, r2
 8001506:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800150a:	bf00      	nop
 800150c:	370c      	adds	r7, #12
 800150e:	46bd      	mov	sp, r7
 8001510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001514:	4770      	bx	lr
 8001516:	bf00      	nop
 8001518:	e000e100 	.word	0xe000e100

0800151c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800151c:	b480      	push	{r7}
 800151e:	b083      	sub	sp, #12
 8001520:	af00      	add	r7, sp, #0
 8001522:	4603      	mov	r3, r0
 8001524:	6039      	str	r1, [r7, #0]
 8001526:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001528:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800152c:	2b00      	cmp	r3, #0
 800152e:	db0a      	blt.n	8001546 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	b2da      	uxtb	r2, r3
 8001534:	490c      	ldr	r1, [pc, #48]	; (8001568 <__NVIC_SetPriority+0x4c>)
 8001536:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800153a:	0112      	lsls	r2, r2, #4
 800153c:	b2d2      	uxtb	r2, r2
 800153e:	440b      	add	r3, r1
 8001540:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001544:	e00a      	b.n	800155c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	b2da      	uxtb	r2, r3
 800154a:	4908      	ldr	r1, [pc, #32]	; (800156c <__NVIC_SetPriority+0x50>)
 800154c:	79fb      	ldrb	r3, [r7, #7]
 800154e:	f003 030f 	and.w	r3, r3, #15
 8001552:	3b04      	subs	r3, #4
 8001554:	0112      	lsls	r2, r2, #4
 8001556:	b2d2      	uxtb	r2, r2
 8001558:	440b      	add	r3, r1
 800155a:	761a      	strb	r2, [r3, #24]
}
 800155c:	bf00      	nop
 800155e:	370c      	adds	r7, #12
 8001560:	46bd      	mov	sp, r7
 8001562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001566:	4770      	bx	lr
 8001568:	e000e100 	.word	0xe000e100
 800156c:	e000ed00 	.word	0xe000ed00

08001570 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001570:	b480      	push	{r7}
 8001572:	b089      	sub	sp, #36	; 0x24
 8001574:	af00      	add	r7, sp, #0
 8001576:	60f8      	str	r0, [r7, #12]
 8001578:	60b9      	str	r1, [r7, #8]
 800157a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	f003 0307 	and.w	r3, r3, #7
 8001582:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001584:	69fb      	ldr	r3, [r7, #28]
 8001586:	f1c3 0307 	rsb	r3, r3, #7
 800158a:	2b04      	cmp	r3, #4
 800158c:	bf28      	it	cs
 800158e:	2304      	movcs	r3, #4
 8001590:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001592:	69fb      	ldr	r3, [r7, #28]
 8001594:	3304      	adds	r3, #4
 8001596:	2b06      	cmp	r3, #6
 8001598:	d902      	bls.n	80015a0 <NVIC_EncodePriority+0x30>
 800159a:	69fb      	ldr	r3, [r7, #28]
 800159c:	3b03      	subs	r3, #3
 800159e:	e000      	b.n	80015a2 <NVIC_EncodePriority+0x32>
 80015a0:	2300      	movs	r3, #0
 80015a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015a4:	f04f 32ff 	mov.w	r2, #4294967295
 80015a8:	69bb      	ldr	r3, [r7, #24]
 80015aa:	fa02 f303 	lsl.w	r3, r2, r3
 80015ae:	43da      	mvns	r2, r3
 80015b0:	68bb      	ldr	r3, [r7, #8]
 80015b2:	401a      	ands	r2, r3
 80015b4:	697b      	ldr	r3, [r7, #20]
 80015b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015b8:	f04f 31ff 	mov.w	r1, #4294967295
 80015bc:	697b      	ldr	r3, [r7, #20]
 80015be:	fa01 f303 	lsl.w	r3, r1, r3
 80015c2:	43d9      	mvns	r1, r3
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015c8:	4313      	orrs	r3, r2
         );
}
 80015ca:	4618      	mov	r0, r3
 80015cc:	3724      	adds	r7, #36	; 0x24
 80015ce:	46bd      	mov	sp, r7
 80015d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d4:	4770      	bx	lr
	...

080015d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b082      	sub	sp, #8
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	3b01      	subs	r3, #1
 80015e4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80015e8:	d301      	bcc.n	80015ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015ea:	2301      	movs	r3, #1
 80015ec:	e00f      	b.n	800160e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015ee:	4a0a      	ldr	r2, [pc, #40]	; (8001618 <SysTick_Config+0x40>)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	3b01      	subs	r3, #1
 80015f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015f6:	210f      	movs	r1, #15
 80015f8:	f04f 30ff 	mov.w	r0, #4294967295
 80015fc:	f7ff ff8e 	bl	800151c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001600:	4b05      	ldr	r3, [pc, #20]	; (8001618 <SysTick_Config+0x40>)
 8001602:	2200      	movs	r2, #0
 8001604:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001606:	4b04      	ldr	r3, [pc, #16]	; (8001618 <SysTick_Config+0x40>)
 8001608:	2207      	movs	r2, #7
 800160a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800160c:	2300      	movs	r3, #0
}
 800160e:	4618      	mov	r0, r3
 8001610:	3708      	adds	r7, #8
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	e000e010 	.word	0xe000e010

0800161c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b082      	sub	sp, #8
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001624:	6878      	ldr	r0, [r7, #4]
 8001626:	f7ff ff29 	bl	800147c <__NVIC_SetPriorityGrouping>
}
 800162a:	bf00      	nop
 800162c:	3708      	adds	r7, #8
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}

08001632 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001632:	b580      	push	{r7, lr}
 8001634:	b086      	sub	sp, #24
 8001636:	af00      	add	r7, sp, #0
 8001638:	4603      	mov	r3, r0
 800163a:	60b9      	str	r1, [r7, #8]
 800163c:	607a      	str	r2, [r7, #4]
 800163e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001640:	2300      	movs	r3, #0
 8001642:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001644:	f7ff ff3e 	bl	80014c4 <__NVIC_GetPriorityGrouping>
 8001648:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800164a:	687a      	ldr	r2, [r7, #4]
 800164c:	68b9      	ldr	r1, [r7, #8]
 800164e:	6978      	ldr	r0, [r7, #20]
 8001650:	f7ff ff8e 	bl	8001570 <NVIC_EncodePriority>
 8001654:	4602      	mov	r2, r0
 8001656:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800165a:	4611      	mov	r1, r2
 800165c:	4618      	mov	r0, r3
 800165e:	f7ff ff5d 	bl	800151c <__NVIC_SetPriority>
}
 8001662:	bf00      	nop
 8001664:	3718      	adds	r7, #24
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}

0800166a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800166a:	b580      	push	{r7, lr}
 800166c:	b082      	sub	sp, #8
 800166e:	af00      	add	r7, sp, #0
 8001670:	4603      	mov	r3, r0
 8001672:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001674:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001678:	4618      	mov	r0, r3
 800167a:	f7ff ff31 	bl	80014e0 <__NVIC_EnableIRQ>
}
 800167e:	bf00      	nop
 8001680:	3708      	adds	r7, #8
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}

08001686 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001686:	b580      	push	{r7, lr}
 8001688:	b082      	sub	sp, #8
 800168a:	af00      	add	r7, sp, #0
 800168c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800168e:	6878      	ldr	r0, [r7, #4]
 8001690:	f7ff ffa2 	bl	80015d8 <SysTick_Config>
 8001694:	4603      	mov	r3, r0
}
 8001696:	4618      	mov	r0, r3
 8001698:	3708      	adds	r7, #8
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
	...

080016a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80016a0:	b480      	push	{r7}
 80016a2:	b087      	sub	sp, #28
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
 80016a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80016aa:	2300      	movs	r3, #0
 80016ac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016ae:	e148      	b.n	8001942 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	681a      	ldr	r2, [r3, #0]
 80016b4:	2101      	movs	r1, #1
 80016b6:	697b      	ldr	r3, [r7, #20]
 80016b8:	fa01 f303 	lsl.w	r3, r1, r3
 80016bc:	4013      	ands	r3, r2
 80016be:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	f000 813a 	beq.w	800193c <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80016c8:	683b      	ldr	r3, [r7, #0]
 80016ca:	685b      	ldr	r3, [r3, #4]
 80016cc:	2b01      	cmp	r3, #1
 80016ce:	d00b      	beq.n	80016e8 <HAL_GPIO_Init+0x48>
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	685b      	ldr	r3, [r3, #4]
 80016d4:	2b02      	cmp	r3, #2
 80016d6:	d007      	beq.n	80016e8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80016dc:	2b11      	cmp	r3, #17
 80016de:	d003      	beq.n	80016e8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	685b      	ldr	r3, [r3, #4]
 80016e4:	2b12      	cmp	r3, #18
 80016e6:	d130      	bne.n	800174a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	689b      	ldr	r3, [r3, #8]
 80016ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80016ee:	697b      	ldr	r3, [r7, #20]
 80016f0:	005b      	lsls	r3, r3, #1
 80016f2:	2203      	movs	r2, #3
 80016f4:	fa02 f303 	lsl.w	r3, r2, r3
 80016f8:	43db      	mvns	r3, r3
 80016fa:	693a      	ldr	r2, [r7, #16]
 80016fc:	4013      	ands	r3, r2
 80016fe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001700:	683b      	ldr	r3, [r7, #0]
 8001702:	68da      	ldr	r2, [r3, #12]
 8001704:	697b      	ldr	r3, [r7, #20]
 8001706:	005b      	lsls	r3, r3, #1
 8001708:	fa02 f303 	lsl.w	r3, r2, r3
 800170c:	693a      	ldr	r2, [r7, #16]
 800170e:	4313      	orrs	r3, r2
 8001710:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	693a      	ldr	r2, [r7, #16]
 8001716:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	685b      	ldr	r3, [r3, #4]
 800171c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800171e:	2201      	movs	r2, #1
 8001720:	697b      	ldr	r3, [r7, #20]
 8001722:	fa02 f303 	lsl.w	r3, r2, r3
 8001726:	43db      	mvns	r3, r3
 8001728:	693a      	ldr	r2, [r7, #16]
 800172a:	4013      	ands	r3, r2
 800172c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	685b      	ldr	r3, [r3, #4]
 8001732:	091b      	lsrs	r3, r3, #4
 8001734:	f003 0201 	and.w	r2, r3, #1
 8001738:	697b      	ldr	r3, [r7, #20]
 800173a:	fa02 f303 	lsl.w	r3, r2, r3
 800173e:	693a      	ldr	r2, [r7, #16]
 8001740:	4313      	orrs	r3, r2
 8001742:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	693a      	ldr	r2, [r7, #16]
 8001748:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	68db      	ldr	r3, [r3, #12]
 800174e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001750:	697b      	ldr	r3, [r7, #20]
 8001752:	005b      	lsls	r3, r3, #1
 8001754:	2203      	movs	r2, #3
 8001756:	fa02 f303 	lsl.w	r3, r2, r3
 800175a:	43db      	mvns	r3, r3
 800175c:	693a      	ldr	r2, [r7, #16]
 800175e:	4013      	ands	r3, r2
 8001760:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001762:	683b      	ldr	r3, [r7, #0]
 8001764:	689a      	ldr	r2, [r3, #8]
 8001766:	697b      	ldr	r3, [r7, #20]
 8001768:	005b      	lsls	r3, r3, #1
 800176a:	fa02 f303 	lsl.w	r3, r2, r3
 800176e:	693a      	ldr	r2, [r7, #16]
 8001770:	4313      	orrs	r3, r2
 8001772:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	693a      	ldr	r2, [r7, #16]
 8001778:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800177a:	683b      	ldr	r3, [r7, #0]
 800177c:	685b      	ldr	r3, [r3, #4]
 800177e:	2b02      	cmp	r3, #2
 8001780:	d003      	beq.n	800178a <HAL_GPIO_Init+0xea>
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	685b      	ldr	r3, [r3, #4]
 8001786:	2b12      	cmp	r3, #18
 8001788:	d123      	bne.n	80017d2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800178a:	697b      	ldr	r3, [r7, #20]
 800178c:	08da      	lsrs	r2, r3, #3
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	3208      	adds	r2, #8
 8001792:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001796:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001798:	697b      	ldr	r3, [r7, #20]
 800179a:	f003 0307 	and.w	r3, r3, #7
 800179e:	009b      	lsls	r3, r3, #2
 80017a0:	220f      	movs	r2, #15
 80017a2:	fa02 f303 	lsl.w	r3, r2, r3
 80017a6:	43db      	mvns	r3, r3
 80017a8:	693a      	ldr	r2, [r7, #16]
 80017aa:	4013      	ands	r3, r2
 80017ac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	691a      	ldr	r2, [r3, #16]
 80017b2:	697b      	ldr	r3, [r7, #20]
 80017b4:	f003 0307 	and.w	r3, r3, #7
 80017b8:	009b      	lsls	r3, r3, #2
 80017ba:	fa02 f303 	lsl.w	r3, r2, r3
 80017be:	693a      	ldr	r2, [r7, #16]
 80017c0:	4313      	orrs	r3, r2
 80017c2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80017c4:	697b      	ldr	r3, [r7, #20]
 80017c6:	08da      	lsrs	r2, r3, #3
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	3208      	adds	r2, #8
 80017cc:	6939      	ldr	r1, [r7, #16]
 80017ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80017d8:	697b      	ldr	r3, [r7, #20]
 80017da:	005b      	lsls	r3, r3, #1
 80017dc:	2203      	movs	r2, #3
 80017de:	fa02 f303 	lsl.w	r3, r2, r3
 80017e2:	43db      	mvns	r3, r3
 80017e4:	693a      	ldr	r2, [r7, #16]
 80017e6:	4013      	ands	r3, r2
 80017e8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	685b      	ldr	r3, [r3, #4]
 80017ee:	f003 0203 	and.w	r2, r3, #3
 80017f2:	697b      	ldr	r3, [r7, #20]
 80017f4:	005b      	lsls	r3, r3, #1
 80017f6:	fa02 f303 	lsl.w	r3, r2, r3
 80017fa:	693a      	ldr	r2, [r7, #16]
 80017fc:	4313      	orrs	r3, r2
 80017fe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	693a      	ldr	r2, [r7, #16]
 8001804:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	685b      	ldr	r3, [r3, #4]
 800180a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800180e:	2b00      	cmp	r3, #0
 8001810:	f000 8094 	beq.w	800193c <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001814:	4b52      	ldr	r3, [pc, #328]	; (8001960 <HAL_GPIO_Init+0x2c0>)
 8001816:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001818:	4a51      	ldr	r2, [pc, #324]	; (8001960 <HAL_GPIO_Init+0x2c0>)
 800181a:	f043 0301 	orr.w	r3, r3, #1
 800181e:	6613      	str	r3, [r2, #96]	; 0x60
 8001820:	4b4f      	ldr	r3, [pc, #316]	; (8001960 <HAL_GPIO_Init+0x2c0>)
 8001822:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001824:	f003 0301 	and.w	r3, r3, #1
 8001828:	60bb      	str	r3, [r7, #8]
 800182a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800182c:	4a4d      	ldr	r2, [pc, #308]	; (8001964 <HAL_GPIO_Init+0x2c4>)
 800182e:	697b      	ldr	r3, [r7, #20]
 8001830:	089b      	lsrs	r3, r3, #2
 8001832:	3302      	adds	r3, #2
 8001834:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001838:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800183a:	697b      	ldr	r3, [r7, #20]
 800183c:	f003 0303 	and.w	r3, r3, #3
 8001840:	009b      	lsls	r3, r3, #2
 8001842:	220f      	movs	r2, #15
 8001844:	fa02 f303 	lsl.w	r3, r2, r3
 8001848:	43db      	mvns	r3, r3
 800184a:	693a      	ldr	r2, [r7, #16]
 800184c:	4013      	ands	r3, r2
 800184e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001856:	d00d      	beq.n	8001874 <HAL_GPIO_Init+0x1d4>
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	4a43      	ldr	r2, [pc, #268]	; (8001968 <HAL_GPIO_Init+0x2c8>)
 800185c:	4293      	cmp	r3, r2
 800185e:	d007      	beq.n	8001870 <HAL_GPIO_Init+0x1d0>
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	4a42      	ldr	r2, [pc, #264]	; (800196c <HAL_GPIO_Init+0x2cc>)
 8001864:	4293      	cmp	r3, r2
 8001866:	d101      	bne.n	800186c <HAL_GPIO_Init+0x1cc>
 8001868:	2302      	movs	r3, #2
 800186a:	e004      	b.n	8001876 <HAL_GPIO_Init+0x1d6>
 800186c:	2307      	movs	r3, #7
 800186e:	e002      	b.n	8001876 <HAL_GPIO_Init+0x1d6>
 8001870:	2301      	movs	r3, #1
 8001872:	e000      	b.n	8001876 <HAL_GPIO_Init+0x1d6>
 8001874:	2300      	movs	r3, #0
 8001876:	697a      	ldr	r2, [r7, #20]
 8001878:	f002 0203 	and.w	r2, r2, #3
 800187c:	0092      	lsls	r2, r2, #2
 800187e:	4093      	lsls	r3, r2
 8001880:	693a      	ldr	r2, [r7, #16]
 8001882:	4313      	orrs	r3, r2
 8001884:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001886:	4937      	ldr	r1, [pc, #220]	; (8001964 <HAL_GPIO_Init+0x2c4>)
 8001888:	697b      	ldr	r3, [r7, #20]
 800188a:	089b      	lsrs	r3, r3, #2
 800188c:	3302      	adds	r3, #2
 800188e:	693a      	ldr	r2, [r7, #16]
 8001890:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001894:	4b36      	ldr	r3, [pc, #216]	; (8001970 <HAL_GPIO_Init+0x2d0>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	43db      	mvns	r3, r3
 800189e:	693a      	ldr	r2, [r7, #16]
 80018a0:	4013      	ands	r3, r2
 80018a2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d003      	beq.n	80018b8 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 80018b0:	693a      	ldr	r2, [r7, #16]
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	4313      	orrs	r3, r2
 80018b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80018b8:	4a2d      	ldr	r2, [pc, #180]	; (8001970 <HAL_GPIO_Init+0x2d0>)
 80018ba:	693b      	ldr	r3, [r7, #16]
 80018bc:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80018be:	4b2c      	ldr	r3, [pc, #176]	; (8001970 <HAL_GPIO_Init+0x2d0>)
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	43db      	mvns	r3, r3
 80018c8:	693a      	ldr	r2, [r7, #16]
 80018ca:	4013      	ands	r3, r2
 80018cc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80018ce:	683b      	ldr	r3, [r7, #0]
 80018d0:	685b      	ldr	r3, [r3, #4]
 80018d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d003      	beq.n	80018e2 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 80018da:	693a      	ldr	r2, [r7, #16]
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	4313      	orrs	r3, r2
 80018e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80018e2:	4a23      	ldr	r2, [pc, #140]	; (8001970 <HAL_GPIO_Init+0x2d0>)
 80018e4:	693b      	ldr	r3, [r7, #16]
 80018e6:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80018e8:	4b21      	ldr	r3, [pc, #132]	; (8001970 <HAL_GPIO_Init+0x2d0>)
 80018ea:	689b      	ldr	r3, [r3, #8]
 80018ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	43db      	mvns	r3, r3
 80018f2:	693a      	ldr	r2, [r7, #16]
 80018f4:	4013      	ands	r3, r2
 80018f6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	685b      	ldr	r3, [r3, #4]
 80018fc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001900:	2b00      	cmp	r3, #0
 8001902:	d003      	beq.n	800190c <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8001904:	693a      	ldr	r2, [r7, #16]
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	4313      	orrs	r3, r2
 800190a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800190c:	4a18      	ldr	r2, [pc, #96]	; (8001970 <HAL_GPIO_Init+0x2d0>)
 800190e:	693b      	ldr	r3, [r7, #16]
 8001910:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001912:	4b17      	ldr	r3, [pc, #92]	; (8001970 <HAL_GPIO_Init+0x2d0>)
 8001914:	68db      	ldr	r3, [r3, #12]
 8001916:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	43db      	mvns	r3, r3
 800191c:	693a      	ldr	r2, [r7, #16]
 800191e:	4013      	ands	r3, r2
 8001920:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	685b      	ldr	r3, [r3, #4]
 8001926:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800192a:	2b00      	cmp	r3, #0
 800192c:	d003      	beq.n	8001936 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 800192e:	693a      	ldr	r2, [r7, #16]
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	4313      	orrs	r3, r2
 8001934:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001936:	4a0e      	ldr	r2, [pc, #56]	; (8001970 <HAL_GPIO_Init+0x2d0>)
 8001938:	693b      	ldr	r3, [r7, #16]
 800193a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800193c:	697b      	ldr	r3, [r7, #20]
 800193e:	3301      	adds	r3, #1
 8001940:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	681a      	ldr	r2, [r3, #0]
 8001946:	697b      	ldr	r3, [r7, #20]
 8001948:	fa22 f303 	lsr.w	r3, r2, r3
 800194c:	2b00      	cmp	r3, #0
 800194e:	f47f aeaf 	bne.w	80016b0 <HAL_GPIO_Init+0x10>
  }
}
 8001952:	bf00      	nop
 8001954:	371c      	adds	r7, #28
 8001956:	46bd      	mov	sp, r7
 8001958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195c:	4770      	bx	lr
 800195e:	bf00      	nop
 8001960:	40021000 	.word	0x40021000
 8001964:	40010000 	.word	0x40010000
 8001968:	48000400 	.word	0x48000400
 800196c:	48000800 	.word	0x48000800
 8001970:	40010400 	.word	0x40010400

08001974 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001974:	b480      	push	{r7}
 8001976:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001978:	4b04      	ldr	r3, [pc, #16]	; (800198c <HAL_PWREx_GetVoltageRange+0x18>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001980:	4618      	mov	r0, r3
 8001982:	46bd      	mov	sp, r7
 8001984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001988:	4770      	bx	lr
 800198a:	bf00      	nop
 800198c:	40007000 	.word	0x40007000

08001990 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001990:	b480      	push	{r7}
 8001992:	b085      	sub	sp, #20
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800199e:	d130      	bne.n	8001a02 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80019a0:	4b23      	ldr	r3, [pc, #140]	; (8001a30 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80019a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80019ac:	d038      	beq.n	8001a20 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80019ae:	4b20      	ldr	r3, [pc, #128]	; (8001a30 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80019b6:	4a1e      	ldr	r2, [pc, #120]	; (8001a30 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80019b8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80019bc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80019be:	4b1d      	ldr	r3, [pc, #116]	; (8001a34 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	2232      	movs	r2, #50	; 0x32
 80019c4:	fb02 f303 	mul.w	r3, r2, r3
 80019c8:	4a1b      	ldr	r2, [pc, #108]	; (8001a38 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80019ca:	fba2 2303 	umull	r2, r3, r2, r3
 80019ce:	0c9b      	lsrs	r3, r3, #18
 80019d0:	3301      	adds	r3, #1
 80019d2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80019d4:	e002      	b.n	80019dc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	3b01      	subs	r3, #1
 80019da:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80019dc:	4b14      	ldr	r3, [pc, #80]	; (8001a30 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80019de:	695b      	ldr	r3, [r3, #20]
 80019e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80019e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80019e8:	d102      	bne.n	80019f0 <HAL_PWREx_ControlVoltageScaling+0x60>
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d1f2      	bne.n	80019d6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80019f0:	4b0f      	ldr	r3, [pc, #60]	; (8001a30 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80019f2:	695b      	ldr	r3, [r3, #20]
 80019f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80019f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80019fc:	d110      	bne.n	8001a20 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80019fe:	2303      	movs	r3, #3
 8001a00:	e00f      	b.n	8001a22 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001a02:	4b0b      	ldr	r3, [pc, #44]	; (8001a30 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001a0a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a0e:	d007      	beq.n	8001a20 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001a10:	4b07      	ldr	r3, [pc, #28]	; (8001a30 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001a18:	4a05      	ldr	r2, [pc, #20]	; (8001a30 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a1a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001a1e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001a20:	2300      	movs	r3, #0
}
 8001a22:	4618      	mov	r0, r3
 8001a24:	3714      	adds	r7, #20
 8001a26:	46bd      	mov	sp, r7
 8001a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2c:	4770      	bx	lr
 8001a2e:	bf00      	nop
 8001a30:	40007000 	.word	0x40007000
 8001a34:	20000000 	.word	0x20000000
 8001a38:	431bde83 	.word	0x431bde83

08001a3c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b088      	sub	sp, #32
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d102      	bne.n	8001a50 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	f000 bc11 	b.w	8002272 <HAL_RCC_OscConfig+0x836>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a50:	4ba0      	ldr	r3, [pc, #640]	; (8001cd4 <HAL_RCC_OscConfig+0x298>)
 8001a52:	689b      	ldr	r3, [r3, #8]
 8001a54:	f003 030c 	and.w	r3, r3, #12
 8001a58:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001a5a:	4b9e      	ldr	r3, [pc, #632]	; (8001cd4 <HAL_RCC_OscConfig+0x298>)
 8001a5c:	68db      	ldr	r3, [r3, #12]
 8001a5e:	f003 0303 	and.w	r3, r3, #3
 8001a62:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f003 0310 	and.w	r3, r3, #16
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	f000 80e4 	beq.w	8001c3a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001a72:	69bb      	ldr	r3, [r7, #24]
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d007      	beq.n	8001a88 <HAL_RCC_OscConfig+0x4c>
 8001a78:	69bb      	ldr	r3, [r7, #24]
 8001a7a:	2b0c      	cmp	r3, #12
 8001a7c:	f040 808b 	bne.w	8001b96 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001a80:	697b      	ldr	r3, [r7, #20]
 8001a82:	2b01      	cmp	r3, #1
 8001a84:	f040 8087 	bne.w	8001b96 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001a88:	4b92      	ldr	r3, [pc, #584]	; (8001cd4 <HAL_RCC_OscConfig+0x298>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f003 0302 	and.w	r3, r3, #2
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d005      	beq.n	8001aa0 <HAL_RCC_OscConfig+0x64>
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	699b      	ldr	r3, [r3, #24]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d101      	bne.n	8001aa0 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	e3e8      	b.n	8002272 <HAL_RCC_OscConfig+0x836>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	6a1a      	ldr	r2, [r3, #32]
 8001aa4:	4b8b      	ldr	r3, [pc, #556]	; (8001cd4 <HAL_RCC_OscConfig+0x298>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f003 0308 	and.w	r3, r3, #8
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d004      	beq.n	8001aba <HAL_RCC_OscConfig+0x7e>
 8001ab0:	4b88      	ldr	r3, [pc, #544]	; (8001cd4 <HAL_RCC_OscConfig+0x298>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001ab8:	e005      	b.n	8001ac6 <HAL_RCC_OscConfig+0x8a>
 8001aba:	4b86      	ldr	r3, [pc, #536]	; (8001cd4 <HAL_RCC_OscConfig+0x298>)
 8001abc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ac0:	091b      	lsrs	r3, r3, #4
 8001ac2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001ac6:	4293      	cmp	r3, r2
 8001ac8:	d223      	bcs.n	8001b12 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	6a1b      	ldr	r3, [r3, #32]
 8001ace:	4618      	mov	r0, r3
 8001ad0:	f000 fd40 	bl	8002554 <RCC_SetFlashLatencyFromMSIRange>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d001      	beq.n	8001ade <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8001ada:	2301      	movs	r3, #1
 8001adc:	e3c9      	b.n	8002272 <HAL_RCC_OscConfig+0x836>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001ade:	4b7d      	ldr	r3, [pc, #500]	; (8001cd4 <HAL_RCC_OscConfig+0x298>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	4a7c      	ldr	r2, [pc, #496]	; (8001cd4 <HAL_RCC_OscConfig+0x298>)
 8001ae4:	f043 0308 	orr.w	r3, r3, #8
 8001ae8:	6013      	str	r3, [r2, #0]
 8001aea:	4b7a      	ldr	r3, [pc, #488]	; (8001cd4 <HAL_RCC_OscConfig+0x298>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	6a1b      	ldr	r3, [r3, #32]
 8001af6:	4977      	ldr	r1, [pc, #476]	; (8001cd4 <HAL_RCC_OscConfig+0x298>)
 8001af8:	4313      	orrs	r3, r2
 8001afa:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001afc:	4b75      	ldr	r3, [pc, #468]	; (8001cd4 <HAL_RCC_OscConfig+0x298>)
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	69db      	ldr	r3, [r3, #28]
 8001b08:	021b      	lsls	r3, r3, #8
 8001b0a:	4972      	ldr	r1, [pc, #456]	; (8001cd4 <HAL_RCC_OscConfig+0x298>)
 8001b0c:	4313      	orrs	r3, r2
 8001b0e:	604b      	str	r3, [r1, #4]
 8001b10:	e025      	b.n	8001b5e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001b12:	4b70      	ldr	r3, [pc, #448]	; (8001cd4 <HAL_RCC_OscConfig+0x298>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	4a6f      	ldr	r2, [pc, #444]	; (8001cd4 <HAL_RCC_OscConfig+0x298>)
 8001b18:	f043 0308 	orr.w	r3, r3, #8
 8001b1c:	6013      	str	r3, [r2, #0]
 8001b1e:	4b6d      	ldr	r3, [pc, #436]	; (8001cd4 <HAL_RCC_OscConfig+0x298>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	6a1b      	ldr	r3, [r3, #32]
 8001b2a:	496a      	ldr	r1, [pc, #424]	; (8001cd4 <HAL_RCC_OscConfig+0x298>)
 8001b2c:	4313      	orrs	r3, r2
 8001b2e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001b30:	4b68      	ldr	r3, [pc, #416]	; (8001cd4 <HAL_RCC_OscConfig+0x298>)
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	69db      	ldr	r3, [r3, #28]
 8001b3c:	021b      	lsls	r3, r3, #8
 8001b3e:	4965      	ldr	r1, [pc, #404]	; (8001cd4 <HAL_RCC_OscConfig+0x298>)
 8001b40:	4313      	orrs	r3, r2
 8001b42:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001b44:	69bb      	ldr	r3, [r7, #24]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d109      	bne.n	8001b5e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	6a1b      	ldr	r3, [r3, #32]
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f000 fd00 	bl	8002554 <RCC_SetFlashLatencyFromMSIRange>
 8001b54:	4603      	mov	r3, r0
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d001      	beq.n	8001b5e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	e389      	b.n	8002272 <HAL_RCC_OscConfig+0x836>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001b5e:	f000 fc6f 	bl	8002440 <HAL_RCC_GetSysClockFreq>
 8001b62:	4601      	mov	r1, r0
 8001b64:	4b5b      	ldr	r3, [pc, #364]	; (8001cd4 <HAL_RCC_OscConfig+0x298>)
 8001b66:	689b      	ldr	r3, [r3, #8]
 8001b68:	091b      	lsrs	r3, r3, #4
 8001b6a:	f003 030f 	and.w	r3, r3, #15
 8001b6e:	4a5a      	ldr	r2, [pc, #360]	; (8001cd8 <HAL_RCC_OscConfig+0x29c>)
 8001b70:	5cd3      	ldrb	r3, [r2, r3]
 8001b72:	f003 031f 	and.w	r3, r3, #31
 8001b76:	fa21 f303 	lsr.w	r3, r1, r3
 8001b7a:	4a58      	ldr	r2, [pc, #352]	; (8001cdc <HAL_RCC_OscConfig+0x2a0>)
 8001b7c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001b7e:	4b58      	ldr	r3, [pc, #352]	; (8001ce0 <HAL_RCC_OscConfig+0x2a4>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	4618      	mov	r0, r3
 8001b84:	f7ff fbfc 	bl	8001380 <HAL_InitTick>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001b8c:	7bfb      	ldrb	r3, [r7, #15]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d052      	beq.n	8001c38 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8001b92:	7bfb      	ldrb	r3, [r7, #15]
 8001b94:	e36d      	b.n	8002272 <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	699b      	ldr	r3, [r3, #24]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d032      	beq.n	8001c04 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001b9e:	4b4d      	ldr	r3, [pc, #308]	; (8001cd4 <HAL_RCC_OscConfig+0x298>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4a4c      	ldr	r2, [pc, #304]	; (8001cd4 <HAL_RCC_OscConfig+0x298>)
 8001ba4:	f043 0301 	orr.w	r3, r3, #1
 8001ba8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001baa:	f7ff fc39 	bl	8001420 <HAL_GetTick>
 8001bae:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001bb0:	e008      	b.n	8001bc4 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001bb2:	f7ff fc35 	bl	8001420 <HAL_GetTick>
 8001bb6:	4602      	mov	r2, r0
 8001bb8:	693b      	ldr	r3, [r7, #16]
 8001bba:	1ad3      	subs	r3, r2, r3
 8001bbc:	2b02      	cmp	r3, #2
 8001bbe:	d901      	bls.n	8001bc4 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8001bc0:	2303      	movs	r3, #3
 8001bc2:	e356      	b.n	8002272 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001bc4:	4b43      	ldr	r3, [pc, #268]	; (8001cd4 <HAL_RCC_OscConfig+0x298>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f003 0302 	and.w	r3, r3, #2
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d0f0      	beq.n	8001bb2 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001bd0:	4b40      	ldr	r3, [pc, #256]	; (8001cd4 <HAL_RCC_OscConfig+0x298>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a3f      	ldr	r2, [pc, #252]	; (8001cd4 <HAL_RCC_OscConfig+0x298>)
 8001bd6:	f043 0308 	orr.w	r3, r3, #8
 8001bda:	6013      	str	r3, [r2, #0]
 8001bdc:	4b3d      	ldr	r3, [pc, #244]	; (8001cd4 <HAL_RCC_OscConfig+0x298>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	6a1b      	ldr	r3, [r3, #32]
 8001be8:	493a      	ldr	r1, [pc, #232]	; (8001cd4 <HAL_RCC_OscConfig+0x298>)
 8001bea:	4313      	orrs	r3, r2
 8001bec:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001bee:	4b39      	ldr	r3, [pc, #228]	; (8001cd4 <HAL_RCC_OscConfig+0x298>)
 8001bf0:	685b      	ldr	r3, [r3, #4]
 8001bf2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	69db      	ldr	r3, [r3, #28]
 8001bfa:	021b      	lsls	r3, r3, #8
 8001bfc:	4935      	ldr	r1, [pc, #212]	; (8001cd4 <HAL_RCC_OscConfig+0x298>)
 8001bfe:	4313      	orrs	r3, r2
 8001c00:	604b      	str	r3, [r1, #4]
 8001c02:	e01a      	b.n	8001c3a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001c04:	4b33      	ldr	r3, [pc, #204]	; (8001cd4 <HAL_RCC_OscConfig+0x298>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4a32      	ldr	r2, [pc, #200]	; (8001cd4 <HAL_RCC_OscConfig+0x298>)
 8001c0a:	f023 0301 	bic.w	r3, r3, #1
 8001c0e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001c10:	f7ff fc06 	bl	8001420 <HAL_GetTick>
 8001c14:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001c16:	e008      	b.n	8001c2a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001c18:	f7ff fc02 	bl	8001420 <HAL_GetTick>
 8001c1c:	4602      	mov	r2, r0
 8001c1e:	693b      	ldr	r3, [r7, #16]
 8001c20:	1ad3      	subs	r3, r2, r3
 8001c22:	2b02      	cmp	r3, #2
 8001c24:	d901      	bls.n	8001c2a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8001c26:	2303      	movs	r3, #3
 8001c28:	e323      	b.n	8002272 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001c2a:	4b2a      	ldr	r3, [pc, #168]	; (8001cd4 <HAL_RCC_OscConfig+0x298>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f003 0302 	and.w	r3, r3, #2
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d1f0      	bne.n	8001c18 <HAL_RCC_OscConfig+0x1dc>
 8001c36:	e000      	b.n	8001c3a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001c38:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f003 0301 	and.w	r3, r3, #1
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d073      	beq.n	8001d2e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001c46:	69bb      	ldr	r3, [r7, #24]
 8001c48:	2b08      	cmp	r3, #8
 8001c4a:	d005      	beq.n	8001c58 <HAL_RCC_OscConfig+0x21c>
 8001c4c:	69bb      	ldr	r3, [r7, #24]
 8001c4e:	2b0c      	cmp	r3, #12
 8001c50:	d10e      	bne.n	8001c70 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001c52:	697b      	ldr	r3, [r7, #20]
 8001c54:	2b03      	cmp	r3, #3
 8001c56:	d10b      	bne.n	8001c70 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c58:	4b1e      	ldr	r3, [pc, #120]	; (8001cd4 <HAL_RCC_OscConfig+0x298>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d063      	beq.n	8001d2c <HAL_RCC_OscConfig+0x2f0>
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d15f      	bne.n	8001d2c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	e300      	b.n	8002272 <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	685b      	ldr	r3, [r3, #4]
 8001c74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c78:	d106      	bne.n	8001c88 <HAL_RCC_OscConfig+0x24c>
 8001c7a:	4b16      	ldr	r3, [pc, #88]	; (8001cd4 <HAL_RCC_OscConfig+0x298>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	4a15      	ldr	r2, [pc, #84]	; (8001cd4 <HAL_RCC_OscConfig+0x298>)
 8001c80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c84:	6013      	str	r3, [r2, #0]
 8001c86:	e01d      	b.n	8001cc4 <HAL_RCC_OscConfig+0x288>
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001c90:	d10c      	bne.n	8001cac <HAL_RCC_OscConfig+0x270>
 8001c92:	4b10      	ldr	r3, [pc, #64]	; (8001cd4 <HAL_RCC_OscConfig+0x298>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	4a0f      	ldr	r2, [pc, #60]	; (8001cd4 <HAL_RCC_OscConfig+0x298>)
 8001c98:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c9c:	6013      	str	r3, [r2, #0]
 8001c9e:	4b0d      	ldr	r3, [pc, #52]	; (8001cd4 <HAL_RCC_OscConfig+0x298>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	4a0c      	ldr	r2, [pc, #48]	; (8001cd4 <HAL_RCC_OscConfig+0x298>)
 8001ca4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ca8:	6013      	str	r3, [r2, #0]
 8001caa:	e00b      	b.n	8001cc4 <HAL_RCC_OscConfig+0x288>
 8001cac:	4b09      	ldr	r3, [pc, #36]	; (8001cd4 <HAL_RCC_OscConfig+0x298>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	4a08      	ldr	r2, [pc, #32]	; (8001cd4 <HAL_RCC_OscConfig+0x298>)
 8001cb2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001cb6:	6013      	str	r3, [r2, #0]
 8001cb8:	4b06      	ldr	r3, [pc, #24]	; (8001cd4 <HAL_RCC_OscConfig+0x298>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4a05      	ldr	r2, [pc, #20]	; (8001cd4 <HAL_RCC_OscConfig+0x298>)
 8001cbe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001cc2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d01b      	beq.n	8001d04 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ccc:	f7ff fba8 	bl	8001420 <HAL_GetTick>
 8001cd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001cd2:	e010      	b.n	8001cf6 <HAL_RCC_OscConfig+0x2ba>
 8001cd4:	40021000 	.word	0x40021000
 8001cd8:	08004770 	.word	0x08004770
 8001cdc:	20000000 	.word	0x20000000
 8001ce0:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ce4:	f7ff fb9c 	bl	8001420 <HAL_GetTick>
 8001ce8:	4602      	mov	r2, r0
 8001cea:	693b      	ldr	r3, [r7, #16]
 8001cec:	1ad3      	subs	r3, r2, r3
 8001cee:	2b64      	cmp	r3, #100	; 0x64
 8001cf0:	d901      	bls.n	8001cf6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001cf2:	2303      	movs	r3, #3
 8001cf4:	e2bd      	b.n	8002272 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001cf6:	4baf      	ldr	r3, [pc, #700]	; (8001fb4 <HAL_RCC_OscConfig+0x578>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d0f0      	beq.n	8001ce4 <HAL_RCC_OscConfig+0x2a8>
 8001d02:	e014      	b.n	8001d2e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d04:	f7ff fb8c 	bl	8001420 <HAL_GetTick>
 8001d08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001d0a:	e008      	b.n	8001d1e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d0c:	f7ff fb88 	bl	8001420 <HAL_GetTick>
 8001d10:	4602      	mov	r2, r0
 8001d12:	693b      	ldr	r3, [r7, #16]
 8001d14:	1ad3      	subs	r3, r2, r3
 8001d16:	2b64      	cmp	r3, #100	; 0x64
 8001d18:	d901      	bls.n	8001d1e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001d1a:	2303      	movs	r3, #3
 8001d1c:	e2a9      	b.n	8002272 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001d1e:	4ba5      	ldr	r3, [pc, #660]	; (8001fb4 <HAL_RCC_OscConfig+0x578>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d1f0      	bne.n	8001d0c <HAL_RCC_OscConfig+0x2d0>
 8001d2a:	e000      	b.n	8001d2e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f003 0302 	and.w	r3, r3, #2
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d060      	beq.n	8001dfc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001d3a:	69bb      	ldr	r3, [r7, #24]
 8001d3c:	2b04      	cmp	r3, #4
 8001d3e:	d005      	beq.n	8001d4c <HAL_RCC_OscConfig+0x310>
 8001d40:	69bb      	ldr	r3, [r7, #24]
 8001d42:	2b0c      	cmp	r3, #12
 8001d44:	d119      	bne.n	8001d7a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001d46:	697b      	ldr	r3, [r7, #20]
 8001d48:	2b02      	cmp	r3, #2
 8001d4a:	d116      	bne.n	8001d7a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001d4c:	4b99      	ldr	r3, [pc, #612]	; (8001fb4 <HAL_RCC_OscConfig+0x578>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d005      	beq.n	8001d64 <HAL_RCC_OscConfig+0x328>
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	68db      	ldr	r3, [r3, #12]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d101      	bne.n	8001d64 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001d60:	2301      	movs	r3, #1
 8001d62:	e286      	b.n	8002272 <HAL_RCC_OscConfig+0x836>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d64:	4b93      	ldr	r3, [pc, #588]	; (8001fb4 <HAL_RCC_OscConfig+0x578>)
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	691b      	ldr	r3, [r3, #16]
 8001d70:	061b      	lsls	r3, r3, #24
 8001d72:	4990      	ldr	r1, [pc, #576]	; (8001fb4 <HAL_RCC_OscConfig+0x578>)
 8001d74:	4313      	orrs	r3, r2
 8001d76:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001d78:	e040      	b.n	8001dfc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	68db      	ldr	r3, [r3, #12]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d023      	beq.n	8001dca <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d82:	4b8c      	ldr	r3, [pc, #560]	; (8001fb4 <HAL_RCC_OscConfig+0x578>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	4a8b      	ldr	r2, [pc, #556]	; (8001fb4 <HAL_RCC_OscConfig+0x578>)
 8001d88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d8c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d8e:	f7ff fb47 	bl	8001420 <HAL_GetTick>
 8001d92:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d94:	e008      	b.n	8001da8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d96:	f7ff fb43 	bl	8001420 <HAL_GetTick>
 8001d9a:	4602      	mov	r2, r0
 8001d9c:	693b      	ldr	r3, [r7, #16]
 8001d9e:	1ad3      	subs	r3, r2, r3
 8001da0:	2b02      	cmp	r3, #2
 8001da2:	d901      	bls.n	8001da8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001da4:	2303      	movs	r3, #3
 8001da6:	e264      	b.n	8002272 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001da8:	4b82      	ldr	r3, [pc, #520]	; (8001fb4 <HAL_RCC_OscConfig+0x578>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d0f0      	beq.n	8001d96 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001db4:	4b7f      	ldr	r3, [pc, #508]	; (8001fb4 <HAL_RCC_OscConfig+0x578>)
 8001db6:	685b      	ldr	r3, [r3, #4]
 8001db8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	691b      	ldr	r3, [r3, #16]
 8001dc0:	061b      	lsls	r3, r3, #24
 8001dc2:	497c      	ldr	r1, [pc, #496]	; (8001fb4 <HAL_RCC_OscConfig+0x578>)
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	604b      	str	r3, [r1, #4]
 8001dc8:	e018      	b.n	8001dfc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001dca:	4b7a      	ldr	r3, [pc, #488]	; (8001fb4 <HAL_RCC_OscConfig+0x578>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4a79      	ldr	r2, [pc, #484]	; (8001fb4 <HAL_RCC_OscConfig+0x578>)
 8001dd0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001dd4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dd6:	f7ff fb23 	bl	8001420 <HAL_GetTick>
 8001dda:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001ddc:	e008      	b.n	8001df0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001dde:	f7ff fb1f 	bl	8001420 <HAL_GetTick>
 8001de2:	4602      	mov	r2, r0
 8001de4:	693b      	ldr	r3, [r7, #16]
 8001de6:	1ad3      	subs	r3, r2, r3
 8001de8:	2b02      	cmp	r3, #2
 8001dea:	d901      	bls.n	8001df0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001dec:	2303      	movs	r3, #3
 8001dee:	e240      	b.n	8002272 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001df0:	4b70      	ldr	r3, [pc, #448]	; (8001fb4 <HAL_RCC_OscConfig+0x578>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d1f0      	bne.n	8001dde <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f003 0308 	and.w	r3, r3, #8
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d03c      	beq.n	8001e82 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	695b      	ldr	r3, [r3, #20]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d01c      	beq.n	8001e4a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e10:	4b68      	ldr	r3, [pc, #416]	; (8001fb4 <HAL_RCC_OscConfig+0x578>)
 8001e12:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e16:	4a67      	ldr	r2, [pc, #412]	; (8001fb4 <HAL_RCC_OscConfig+0x578>)
 8001e18:	f043 0301 	orr.w	r3, r3, #1
 8001e1c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e20:	f7ff fafe 	bl	8001420 <HAL_GetTick>
 8001e24:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001e26:	e008      	b.n	8001e3a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e28:	f7ff fafa 	bl	8001420 <HAL_GetTick>
 8001e2c:	4602      	mov	r2, r0
 8001e2e:	693b      	ldr	r3, [r7, #16]
 8001e30:	1ad3      	subs	r3, r2, r3
 8001e32:	2b02      	cmp	r3, #2
 8001e34:	d901      	bls.n	8001e3a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001e36:	2303      	movs	r3, #3
 8001e38:	e21b      	b.n	8002272 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001e3a:	4b5e      	ldr	r3, [pc, #376]	; (8001fb4 <HAL_RCC_OscConfig+0x578>)
 8001e3c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e40:	f003 0302 	and.w	r3, r3, #2
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d0ef      	beq.n	8001e28 <HAL_RCC_OscConfig+0x3ec>
 8001e48:	e01b      	b.n	8001e82 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e4a:	4b5a      	ldr	r3, [pc, #360]	; (8001fb4 <HAL_RCC_OscConfig+0x578>)
 8001e4c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e50:	4a58      	ldr	r2, [pc, #352]	; (8001fb4 <HAL_RCC_OscConfig+0x578>)
 8001e52:	f023 0301 	bic.w	r3, r3, #1
 8001e56:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e5a:	f7ff fae1 	bl	8001420 <HAL_GetTick>
 8001e5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001e60:	e008      	b.n	8001e74 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e62:	f7ff fadd 	bl	8001420 <HAL_GetTick>
 8001e66:	4602      	mov	r2, r0
 8001e68:	693b      	ldr	r3, [r7, #16]
 8001e6a:	1ad3      	subs	r3, r2, r3
 8001e6c:	2b02      	cmp	r3, #2
 8001e6e:	d901      	bls.n	8001e74 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001e70:	2303      	movs	r3, #3
 8001e72:	e1fe      	b.n	8002272 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001e74:	4b4f      	ldr	r3, [pc, #316]	; (8001fb4 <HAL_RCC_OscConfig+0x578>)
 8001e76:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e7a:	f003 0302 	and.w	r3, r3, #2
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d1ef      	bne.n	8001e62 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f003 0304 	and.w	r3, r3, #4
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	f000 80a6 	beq.w	8001fdc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e90:	2300      	movs	r3, #0
 8001e92:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001e94:	4b47      	ldr	r3, [pc, #284]	; (8001fb4 <HAL_RCC_OscConfig+0x578>)
 8001e96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d10d      	bne.n	8001ebc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ea0:	4b44      	ldr	r3, [pc, #272]	; (8001fb4 <HAL_RCC_OscConfig+0x578>)
 8001ea2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ea4:	4a43      	ldr	r2, [pc, #268]	; (8001fb4 <HAL_RCC_OscConfig+0x578>)
 8001ea6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001eaa:	6593      	str	r3, [r2, #88]	; 0x58
 8001eac:	4b41      	ldr	r3, [pc, #260]	; (8001fb4 <HAL_RCC_OscConfig+0x578>)
 8001eae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001eb0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001eb4:	60bb      	str	r3, [r7, #8]
 8001eb6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001eb8:	2301      	movs	r3, #1
 8001eba:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001ebc:	4b3e      	ldr	r3, [pc, #248]	; (8001fb8 <HAL_RCC_OscConfig+0x57c>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d118      	bne.n	8001efa <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001ec8:	4b3b      	ldr	r3, [pc, #236]	; (8001fb8 <HAL_RCC_OscConfig+0x57c>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	4a3a      	ldr	r2, [pc, #232]	; (8001fb8 <HAL_RCC_OscConfig+0x57c>)
 8001ece:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ed2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ed4:	f7ff faa4 	bl	8001420 <HAL_GetTick>
 8001ed8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001eda:	e008      	b.n	8001eee <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001edc:	f7ff faa0 	bl	8001420 <HAL_GetTick>
 8001ee0:	4602      	mov	r2, r0
 8001ee2:	693b      	ldr	r3, [r7, #16]
 8001ee4:	1ad3      	subs	r3, r2, r3
 8001ee6:	2b02      	cmp	r3, #2
 8001ee8:	d901      	bls.n	8001eee <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001eea:	2303      	movs	r3, #3
 8001eec:	e1c1      	b.n	8002272 <HAL_RCC_OscConfig+0x836>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001eee:	4b32      	ldr	r3, [pc, #200]	; (8001fb8 <HAL_RCC_OscConfig+0x57c>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d0f0      	beq.n	8001edc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	689b      	ldr	r3, [r3, #8]
 8001efe:	2b01      	cmp	r3, #1
 8001f00:	d108      	bne.n	8001f14 <HAL_RCC_OscConfig+0x4d8>
 8001f02:	4b2c      	ldr	r3, [pc, #176]	; (8001fb4 <HAL_RCC_OscConfig+0x578>)
 8001f04:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f08:	4a2a      	ldr	r2, [pc, #168]	; (8001fb4 <HAL_RCC_OscConfig+0x578>)
 8001f0a:	f043 0301 	orr.w	r3, r3, #1
 8001f0e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001f12:	e024      	b.n	8001f5e <HAL_RCC_OscConfig+0x522>
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	689b      	ldr	r3, [r3, #8]
 8001f18:	2b05      	cmp	r3, #5
 8001f1a:	d110      	bne.n	8001f3e <HAL_RCC_OscConfig+0x502>
 8001f1c:	4b25      	ldr	r3, [pc, #148]	; (8001fb4 <HAL_RCC_OscConfig+0x578>)
 8001f1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f22:	4a24      	ldr	r2, [pc, #144]	; (8001fb4 <HAL_RCC_OscConfig+0x578>)
 8001f24:	f043 0304 	orr.w	r3, r3, #4
 8001f28:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001f2c:	4b21      	ldr	r3, [pc, #132]	; (8001fb4 <HAL_RCC_OscConfig+0x578>)
 8001f2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f32:	4a20      	ldr	r2, [pc, #128]	; (8001fb4 <HAL_RCC_OscConfig+0x578>)
 8001f34:	f043 0301 	orr.w	r3, r3, #1
 8001f38:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001f3c:	e00f      	b.n	8001f5e <HAL_RCC_OscConfig+0x522>
 8001f3e:	4b1d      	ldr	r3, [pc, #116]	; (8001fb4 <HAL_RCC_OscConfig+0x578>)
 8001f40:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f44:	4a1b      	ldr	r2, [pc, #108]	; (8001fb4 <HAL_RCC_OscConfig+0x578>)
 8001f46:	f023 0301 	bic.w	r3, r3, #1
 8001f4a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001f4e:	4b19      	ldr	r3, [pc, #100]	; (8001fb4 <HAL_RCC_OscConfig+0x578>)
 8001f50:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f54:	4a17      	ldr	r2, [pc, #92]	; (8001fb4 <HAL_RCC_OscConfig+0x578>)
 8001f56:	f023 0304 	bic.w	r3, r3, #4
 8001f5a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	689b      	ldr	r3, [r3, #8]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d016      	beq.n	8001f94 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f66:	f7ff fa5b 	bl	8001420 <HAL_GetTick>
 8001f6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f6c:	e00a      	b.n	8001f84 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f6e:	f7ff fa57 	bl	8001420 <HAL_GetTick>
 8001f72:	4602      	mov	r2, r0
 8001f74:	693b      	ldr	r3, [r7, #16]
 8001f76:	1ad3      	subs	r3, r2, r3
 8001f78:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f7c:	4293      	cmp	r3, r2
 8001f7e:	d901      	bls.n	8001f84 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8001f80:	2303      	movs	r3, #3
 8001f82:	e176      	b.n	8002272 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f84:	4b0b      	ldr	r3, [pc, #44]	; (8001fb4 <HAL_RCC_OscConfig+0x578>)
 8001f86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f8a:	f003 0302 	and.w	r3, r3, #2
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d0ed      	beq.n	8001f6e <HAL_RCC_OscConfig+0x532>
 8001f92:	e01a      	b.n	8001fca <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f94:	f7ff fa44 	bl	8001420 <HAL_GetTick>
 8001f98:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001f9a:	e00f      	b.n	8001fbc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f9c:	f7ff fa40 	bl	8001420 <HAL_GetTick>
 8001fa0:	4602      	mov	r2, r0
 8001fa2:	693b      	ldr	r3, [r7, #16]
 8001fa4:	1ad3      	subs	r3, r2, r3
 8001fa6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d906      	bls.n	8001fbc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001fae:	2303      	movs	r3, #3
 8001fb0:	e15f      	b.n	8002272 <HAL_RCC_OscConfig+0x836>
 8001fb2:	bf00      	nop
 8001fb4:	40021000 	.word	0x40021000
 8001fb8:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001fbc:	4baa      	ldr	r3, [pc, #680]	; (8002268 <HAL_RCC_OscConfig+0x82c>)
 8001fbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fc2:	f003 0302 	and.w	r3, r3, #2
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d1e8      	bne.n	8001f9c <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001fca:	7ffb      	ldrb	r3, [r7, #31]
 8001fcc:	2b01      	cmp	r3, #1
 8001fce:	d105      	bne.n	8001fdc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001fd0:	4ba5      	ldr	r3, [pc, #660]	; (8002268 <HAL_RCC_OscConfig+0x82c>)
 8001fd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fd4:	4aa4      	ldr	r2, [pc, #656]	; (8002268 <HAL_RCC_OscConfig+0x82c>)
 8001fd6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001fda:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f003 0320 	and.w	r3, r3, #32
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d03c      	beq.n	8002062 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d01c      	beq.n	800202a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001ff0:	4b9d      	ldr	r3, [pc, #628]	; (8002268 <HAL_RCC_OscConfig+0x82c>)
 8001ff2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001ff6:	4a9c      	ldr	r2, [pc, #624]	; (8002268 <HAL_RCC_OscConfig+0x82c>)
 8001ff8:	f043 0301 	orr.w	r3, r3, #1
 8001ffc:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002000:	f7ff fa0e 	bl	8001420 <HAL_GetTick>
 8002004:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002006:	e008      	b.n	800201a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002008:	f7ff fa0a 	bl	8001420 <HAL_GetTick>
 800200c:	4602      	mov	r2, r0
 800200e:	693b      	ldr	r3, [r7, #16]
 8002010:	1ad3      	subs	r3, r2, r3
 8002012:	2b02      	cmp	r3, #2
 8002014:	d901      	bls.n	800201a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002016:	2303      	movs	r3, #3
 8002018:	e12b      	b.n	8002272 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800201a:	4b93      	ldr	r3, [pc, #588]	; (8002268 <HAL_RCC_OscConfig+0x82c>)
 800201c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002020:	f003 0302 	and.w	r3, r3, #2
 8002024:	2b00      	cmp	r3, #0
 8002026:	d0ef      	beq.n	8002008 <HAL_RCC_OscConfig+0x5cc>
 8002028:	e01b      	b.n	8002062 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800202a:	4b8f      	ldr	r3, [pc, #572]	; (8002268 <HAL_RCC_OscConfig+0x82c>)
 800202c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002030:	4a8d      	ldr	r2, [pc, #564]	; (8002268 <HAL_RCC_OscConfig+0x82c>)
 8002032:	f023 0301 	bic.w	r3, r3, #1
 8002036:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800203a:	f7ff f9f1 	bl	8001420 <HAL_GetTick>
 800203e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002040:	e008      	b.n	8002054 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002042:	f7ff f9ed 	bl	8001420 <HAL_GetTick>
 8002046:	4602      	mov	r2, r0
 8002048:	693b      	ldr	r3, [r7, #16]
 800204a:	1ad3      	subs	r3, r2, r3
 800204c:	2b02      	cmp	r3, #2
 800204e:	d901      	bls.n	8002054 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002050:	2303      	movs	r3, #3
 8002052:	e10e      	b.n	8002272 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002054:	4b84      	ldr	r3, [pc, #528]	; (8002268 <HAL_RCC_OscConfig+0x82c>)
 8002056:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800205a:	f003 0302 	and.w	r3, r3, #2
 800205e:	2b00      	cmp	r3, #0
 8002060:	d1ef      	bne.n	8002042 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002066:	2b00      	cmp	r3, #0
 8002068:	f000 8102 	beq.w	8002270 <HAL_RCC_OscConfig+0x834>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002070:	2b02      	cmp	r3, #2
 8002072:	f040 80c5 	bne.w	8002200 <HAL_RCC_OscConfig+0x7c4>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002076:	4b7c      	ldr	r3, [pc, #496]	; (8002268 <HAL_RCC_OscConfig+0x82c>)
 8002078:	68db      	ldr	r3, [r3, #12]
 800207a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800207c:	697b      	ldr	r3, [r7, #20]
 800207e:	f003 0203 	and.w	r2, r3, #3
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002086:	429a      	cmp	r2, r3
 8002088:	d12c      	bne.n	80020e4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800208a:	697b      	ldr	r3, [r7, #20]
 800208c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002094:	3b01      	subs	r3, #1
 8002096:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002098:	429a      	cmp	r2, r3
 800209a:	d123      	bne.n	80020e4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800209c:	697b      	ldr	r3, [r7, #20]
 800209e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020a6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80020a8:	429a      	cmp	r2, r3
 80020aa:	d11b      	bne.n	80020e4 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020b6:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80020b8:	429a      	cmp	r2, r3
 80020ba:	d113      	bne.n	80020e4 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80020bc:	697b      	ldr	r3, [r7, #20]
 80020be:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020c6:	085b      	lsrs	r3, r3, #1
 80020c8:	3b01      	subs	r3, #1
 80020ca:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80020cc:	429a      	cmp	r2, r3
 80020ce:	d109      	bne.n	80020e4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80020d0:	697b      	ldr	r3, [r7, #20]
 80020d2:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020da:	085b      	lsrs	r3, r3, #1
 80020dc:	3b01      	subs	r3, #1
 80020de:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80020e0:	429a      	cmp	r2, r3
 80020e2:	d067      	beq.n	80021b4 <HAL_RCC_OscConfig+0x778>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80020e4:	69bb      	ldr	r3, [r7, #24]
 80020e6:	2b0c      	cmp	r3, #12
 80020e8:	d062      	beq.n	80021b0 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80020ea:	4b5f      	ldr	r3, [pc, #380]	; (8002268 <HAL_RCC_OscConfig+0x82c>)
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d001      	beq.n	80020fa <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 80020f6:	2301      	movs	r3, #1
 80020f8:	e0bb      	b.n	8002272 <HAL_RCC_OscConfig+0x836>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80020fa:	4b5b      	ldr	r3, [pc, #364]	; (8002268 <HAL_RCC_OscConfig+0x82c>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4a5a      	ldr	r2, [pc, #360]	; (8002268 <HAL_RCC_OscConfig+0x82c>)
 8002100:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002104:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002106:	f7ff f98b 	bl	8001420 <HAL_GetTick>
 800210a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800210c:	e008      	b.n	8002120 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800210e:	f7ff f987 	bl	8001420 <HAL_GetTick>
 8002112:	4602      	mov	r2, r0
 8002114:	693b      	ldr	r3, [r7, #16]
 8002116:	1ad3      	subs	r3, r2, r3
 8002118:	2b02      	cmp	r3, #2
 800211a:	d901      	bls.n	8002120 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 800211c:	2303      	movs	r3, #3
 800211e:	e0a8      	b.n	8002272 <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002120:	4b51      	ldr	r3, [pc, #324]	; (8002268 <HAL_RCC_OscConfig+0x82c>)
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002128:	2b00      	cmp	r3, #0
 800212a:	d1f0      	bne.n	800210e <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800212c:	4b4e      	ldr	r3, [pc, #312]	; (8002268 <HAL_RCC_OscConfig+0x82c>)
 800212e:	68da      	ldr	r2, [r3, #12]
 8002130:	4b4e      	ldr	r3, [pc, #312]	; (800226c <HAL_RCC_OscConfig+0x830>)
 8002132:	4013      	ands	r3, r2
 8002134:	687a      	ldr	r2, [r7, #4]
 8002136:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002138:	687a      	ldr	r2, [r7, #4]
 800213a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800213c:	3a01      	subs	r2, #1
 800213e:	0112      	lsls	r2, r2, #4
 8002140:	4311      	orrs	r1, r2
 8002142:	687a      	ldr	r2, [r7, #4]
 8002144:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002146:	0212      	lsls	r2, r2, #8
 8002148:	4311      	orrs	r1, r2
 800214a:	687a      	ldr	r2, [r7, #4]
 800214c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800214e:	0852      	lsrs	r2, r2, #1
 8002150:	3a01      	subs	r2, #1
 8002152:	0552      	lsls	r2, r2, #21
 8002154:	4311      	orrs	r1, r2
 8002156:	687a      	ldr	r2, [r7, #4]
 8002158:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800215a:	0852      	lsrs	r2, r2, #1
 800215c:	3a01      	subs	r2, #1
 800215e:	0652      	lsls	r2, r2, #25
 8002160:	4311      	orrs	r1, r2
 8002162:	687a      	ldr	r2, [r7, #4]
 8002164:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002166:	06d2      	lsls	r2, r2, #27
 8002168:	430a      	orrs	r2, r1
 800216a:	493f      	ldr	r1, [pc, #252]	; (8002268 <HAL_RCC_OscConfig+0x82c>)
 800216c:	4313      	orrs	r3, r2
 800216e:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002170:	4b3d      	ldr	r3, [pc, #244]	; (8002268 <HAL_RCC_OscConfig+0x82c>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4a3c      	ldr	r2, [pc, #240]	; (8002268 <HAL_RCC_OscConfig+0x82c>)
 8002176:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800217a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800217c:	4b3a      	ldr	r3, [pc, #232]	; (8002268 <HAL_RCC_OscConfig+0x82c>)
 800217e:	68db      	ldr	r3, [r3, #12]
 8002180:	4a39      	ldr	r2, [pc, #228]	; (8002268 <HAL_RCC_OscConfig+0x82c>)
 8002182:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002186:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002188:	f7ff f94a 	bl	8001420 <HAL_GetTick>
 800218c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800218e:	e008      	b.n	80021a2 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002190:	f7ff f946 	bl	8001420 <HAL_GetTick>
 8002194:	4602      	mov	r2, r0
 8002196:	693b      	ldr	r3, [r7, #16]
 8002198:	1ad3      	subs	r3, r2, r3
 800219a:	2b02      	cmp	r3, #2
 800219c:	d901      	bls.n	80021a2 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800219e:	2303      	movs	r3, #3
 80021a0:	e067      	b.n	8002272 <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021a2:	4b31      	ldr	r3, [pc, #196]	; (8002268 <HAL_RCC_OscConfig+0x82c>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d0f0      	beq.n	8002190 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80021ae:	e05f      	b.n	8002270 <HAL_RCC_OscConfig+0x834>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80021b0:	2301      	movs	r3, #1
 80021b2:	e05e      	b.n	8002272 <HAL_RCC_OscConfig+0x836>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021b4:	4b2c      	ldr	r3, [pc, #176]	; (8002268 <HAL_RCC_OscConfig+0x82c>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d157      	bne.n	8002270 <HAL_RCC_OscConfig+0x834>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80021c0:	4b29      	ldr	r3, [pc, #164]	; (8002268 <HAL_RCC_OscConfig+0x82c>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4a28      	ldr	r2, [pc, #160]	; (8002268 <HAL_RCC_OscConfig+0x82c>)
 80021c6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80021ca:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80021cc:	4b26      	ldr	r3, [pc, #152]	; (8002268 <HAL_RCC_OscConfig+0x82c>)
 80021ce:	68db      	ldr	r3, [r3, #12]
 80021d0:	4a25      	ldr	r2, [pc, #148]	; (8002268 <HAL_RCC_OscConfig+0x82c>)
 80021d2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80021d6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80021d8:	f7ff f922 	bl	8001420 <HAL_GetTick>
 80021dc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021de:	e008      	b.n	80021f2 <HAL_RCC_OscConfig+0x7b6>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021e0:	f7ff f91e 	bl	8001420 <HAL_GetTick>
 80021e4:	4602      	mov	r2, r0
 80021e6:	693b      	ldr	r3, [r7, #16]
 80021e8:	1ad3      	subs	r3, r2, r3
 80021ea:	2b02      	cmp	r3, #2
 80021ec:	d901      	bls.n	80021f2 <HAL_RCC_OscConfig+0x7b6>
            {
              return HAL_TIMEOUT;
 80021ee:	2303      	movs	r3, #3
 80021f0:	e03f      	b.n	8002272 <HAL_RCC_OscConfig+0x836>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021f2:	4b1d      	ldr	r3, [pc, #116]	; (8002268 <HAL_RCC_OscConfig+0x82c>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d0f0      	beq.n	80021e0 <HAL_RCC_OscConfig+0x7a4>
 80021fe:	e037      	b.n	8002270 <HAL_RCC_OscConfig+0x834>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002200:	69bb      	ldr	r3, [r7, #24]
 8002202:	2b0c      	cmp	r3, #12
 8002204:	d02d      	beq.n	8002262 <HAL_RCC_OscConfig+0x826>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002206:	4b18      	ldr	r3, [pc, #96]	; (8002268 <HAL_RCC_OscConfig+0x82c>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4a17      	ldr	r2, [pc, #92]	; (8002268 <HAL_RCC_OscConfig+0x82c>)
 800220c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002210:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#elif defined(RCC_PLLSAI1_SUPPORT)
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002212:	4b15      	ldr	r3, [pc, #84]	; (8002268 <HAL_RCC_OscConfig+0x82c>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800221a:	2b00      	cmp	r3, #0
 800221c:	d105      	bne.n	800222a <HAL_RCC_OscConfig+0x7ee>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800221e:	4b12      	ldr	r3, [pc, #72]	; (8002268 <HAL_RCC_OscConfig+0x82c>)
 8002220:	68db      	ldr	r3, [r3, #12]
 8002222:	4a11      	ldr	r2, [pc, #68]	; (8002268 <HAL_RCC_OscConfig+0x82c>)
 8002224:	f023 0303 	bic.w	r3, r3, #3
 8002228:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800222a:	4b0f      	ldr	r3, [pc, #60]	; (8002268 <HAL_RCC_OscConfig+0x82c>)
 800222c:	68db      	ldr	r3, [r3, #12]
 800222e:	4a0e      	ldr	r2, [pc, #56]	; (8002268 <HAL_RCC_OscConfig+0x82c>)
 8002230:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002234:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002238:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800223a:	f7ff f8f1 	bl	8001420 <HAL_GetTick>
 800223e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002240:	e008      	b.n	8002254 <HAL_RCC_OscConfig+0x818>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002242:	f7ff f8ed 	bl	8001420 <HAL_GetTick>
 8002246:	4602      	mov	r2, r0
 8002248:	693b      	ldr	r3, [r7, #16]
 800224a:	1ad3      	subs	r3, r2, r3
 800224c:	2b02      	cmp	r3, #2
 800224e:	d901      	bls.n	8002254 <HAL_RCC_OscConfig+0x818>
          {
            return HAL_TIMEOUT;
 8002250:	2303      	movs	r3, #3
 8002252:	e00e      	b.n	8002272 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002254:	4b04      	ldr	r3, [pc, #16]	; (8002268 <HAL_RCC_OscConfig+0x82c>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800225c:	2b00      	cmp	r3, #0
 800225e:	d1f0      	bne.n	8002242 <HAL_RCC_OscConfig+0x806>
 8002260:	e006      	b.n	8002270 <HAL_RCC_OscConfig+0x834>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002262:	2301      	movs	r3, #1
 8002264:	e005      	b.n	8002272 <HAL_RCC_OscConfig+0x836>
 8002266:	bf00      	nop
 8002268:	40021000 	.word	0x40021000
 800226c:	019d808c 	.word	0x019d808c
      }
    }
  }
  return HAL_OK;
 8002270:	2300      	movs	r3, #0
}
 8002272:	4618      	mov	r0, r3
 8002274:	3720      	adds	r7, #32
 8002276:	46bd      	mov	sp, r7
 8002278:	bd80      	pop	{r7, pc}
 800227a:	bf00      	nop

0800227c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b084      	sub	sp, #16
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
 8002284:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	2b00      	cmp	r3, #0
 800228a:	d101      	bne.n	8002290 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800228c:	2301      	movs	r3, #1
 800228e:	e0c8      	b.n	8002422 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002290:	4b66      	ldr	r3, [pc, #408]	; (800242c <HAL_RCC_ClockConfig+0x1b0>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f003 0307 	and.w	r3, r3, #7
 8002298:	683a      	ldr	r2, [r7, #0]
 800229a:	429a      	cmp	r2, r3
 800229c:	d910      	bls.n	80022c0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800229e:	4b63      	ldr	r3, [pc, #396]	; (800242c <HAL_RCC_ClockConfig+0x1b0>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f023 0207 	bic.w	r2, r3, #7
 80022a6:	4961      	ldr	r1, [pc, #388]	; (800242c <HAL_RCC_ClockConfig+0x1b0>)
 80022a8:	683b      	ldr	r3, [r7, #0]
 80022aa:	4313      	orrs	r3, r2
 80022ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80022ae:	4b5f      	ldr	r3, [pc, #380]	; (800242c <HAL_RCC_ClockConfig+0x1b0>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f003 0307 	and.w	r3, r3, #7
 80022b6:	683a      	ldr	r2, [r7, #0]
 80022b8:	429a      	cmp	r2, r3
 80022ba:	d001      	beq.n	80022c0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80022bc:	2301      	movs	r3, #1
 80022be:	e0b0      	b.n	8002422 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f003 0301 	and.w	r3, r3, #1
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d04c      	beq.n	8002366 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	2b03      	cmp	r3, #3
 80022d2:	d107      	bne.n	80022e4 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80022d4:	4b56      	ldr	r3, [pc, #344]	; (8002430 <HAL_RCC_ClockConfig+0x1b4>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d121      	bne.n	8002324 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80022e0:	2301      	movs	r3, #1
 80022e2:	e09e      	b.n	8002422 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	2b02      	cmp	r3, #2
 80022ea:	d107      	bne.n	80022fc <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80022ec:	4b50      	ldr	r3, [pc, #320]	; (8002430 <HAL_RCC_ClockConfig+0x1b4>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d115      	bne.n	8002324 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80022f8:	2301      	movs	r3, #1
 80022fa:	e092      	b.n	8002422 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	685b      	ldr	r3, [r3, #4]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d107      	bne.n	8002314 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002304:	4b4a      	ldr	r3, [pc, #296]	; (8002430 <HAL_RCC_ClockConfig+0x1b4>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f003 0302 	and.w	r3, r3, #2
 800230c:	2b00      	cmp	r3, #0
 800230e:	d109      	bne.n	8002324 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002310:	2301      	movs	r3, #1
 8002312:	e086      	b.n	8002422 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002314:	4b46      	ldr	r3, [pc, #280]	; (8002430 <HAL_RCC_ClockConfig+0x1b4>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800231c:	2b00      	cmp	r3, #0
 800231e:	d101      	bne.n	8002324 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002320:	2301      	movs	r3, #1
 8002322:	e07e      	b.n	8002422 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002324:	4b42      	ldr	r3, [pc, #264]	; (8002430 <HAL_RCC_ClockConfig+0x1b4>)
 8002326:	689b      	ldr	r3, [r3, #8]
 8002328:	f023 0203 	bic.w	r2, r3, #3
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	493f      	ldr	r1, [pc, #252]	; (8002430 <HAL_RCC_ClockConfig+0x1b4>)
 8002332:	4313      	orrs	r3, r2
 8002334:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002336:	f7ff f873 	bl	8001420 <HAL_GetTick>
 800233a:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800233c:	e00a      	b.n	8002354 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800233e:	f7ff f86f 	bl	8001420 <HAL_GetTick>
 8002342:	4602      	mov	r2, r0
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	1ad3      	subs	r3, r2, r3
 8002348:	f241 3288 	movw	r2, #5000	; 0x1388
 800234c:	4293      	cmp	r3, r2
 800234e:	d901      	bls.n	8002354 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8002350:	2303      	movs	r3, #3
 8002352:	e066      	b.n	8002422 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002354:	4b36      	ldr	r3, [pc, #216]	; (8002430 <HAL_RCC_ClockConfig+0x1b4>)
 8002356:	689b      	ldr	r3, [r3, #8]
 8002358:	f003 020c 	and.w	r2, r3, #12
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	009b      	lsls	r3, r3, #2
 8002362:	429a      	cmp	r2, r3
 8002364:	d1eb      	bne.n	800233e <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f003 0302 	and.w	r3, r3, #2
 800236e:	2b00      	cmp	r3, #0
 8002370:	d008      	beq.n	8002384 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002372:	4b2f      	ldr	r3, [pc, #188]	; (8002430 <HAL_RCC_ClockConfig+0x1b4>)
 8002374:	689b      	ldr	r3, [r3, #8]
 8002376:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	689b      	ldr	r3, [r3, #8]
 800237e:	492c      	ldr	r1, [pc, #176]	; (8002430 <HAL_RCC_ClockConfig+0x1b4>)
 8002380:	4313      	orrs	r3, r2
 8002382:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002384:	4b29      	ldr	r3, [pc, #164]	; (800242c <HAL_RCC_ClockConfig+0x1b0>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f003 0307 	and.w	r3, r3, #7
 800238c:	683a      	ldr	r2, [r7, #0]
 800238e:	429a      	cmp	r2, r3
 8002390:	d210      	bcs.n	80023b4 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002392:	4b26      	ldr	r3, [pc, #152]	; (800242c <HAL_RCC_ClockConfig+0x1b0>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f023 0207 	bic.w	r2, r3, #7
 800239a:	4924      	ldr	r1, [pc, #144]	; (800242c <HAL_RCC_ClockConfig+0x1b0>)
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	4313      	orrs	r3, r2
 80023a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80023a2:	4b22      	ldr	r3, [pc, #136]	; (800242c <HAL_RCC_ClockConfig+0x1b0>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f003 0307 	and.w	r3, r3, #7
 80023aa:	683a      	ldr	r2, [r7, #0]
 80023ac:	429a      	cmp	r2, r3
 80023ae:	d001      	beq.n	80023b4 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80023b0:	2301      	movs	r3, #1
 80023b2:	e036      	b.n	8002422 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f003 0304 	and.w	r3, r3, #4
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d008      	beq.n	80023d2 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80023c0:	4b1b      	ldr	r3, [pc, #108]	; (8002430 <HAL_RCC_ClockConfig+0x1b4>)
 80023c2:	689b      	ldr	r3, [r3, #8]
 80023c4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	68db      	ldr	r3, [r3, #12]
 80023cc:	4918      	ldr	r1, [pc, #96]	; (8002430 <HAL_RCC_ClockConfig+0x1b4>)
 80023ce:	4313      	orrs	r3, r2
 80023d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f003 0308 	and.w	r3, r3, #8
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d009      	beq.n	80023f2 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80023de:	4b14      	ldr	r3, [pc, #80]	; (8002430 <HAL_RCC_ClockConfig+0x1b4>)
 80023e0:	689b      	ldr	r3, [r3, #8]
 80023e2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	691b      	ldr	r3, [r3, #16]
 80023ea:	00db      	lsls	r3, r3, #3
 80023ec:	4910      	ldr	r1, [pc, #64]	; (8002430 <HAL_RCC_ClockConfig+0x1b4>)
 80023ee:	4313      	orrs	r3, r2
 80023f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80023f2:	f000 f825 	bl	8002440 <HAL_RCC_GetSysClockFreq>
 80023f6:	4601      	mov	r1, r0
 80023f8:	4b0d      	ldr	r3, [pc, #52]	; (8002430 <HAL_RCC_ClockConfig+0x1b4>)
 80023fa:	689b      	ldr	r3, [r3, #8]
 80023fc:	091b      	lsrs	r3, r3, #4
 80023fe:	f003 030f 	and.w	r3, r3, #15
 8002402:	4a0c      	ldr	r2, [pc, #48]	; (8002434 <HAL_RCC_ClockConfig+0x1b8>)
 8002404:	5cd3      	ldrb	r3, [r2, r3]
 8002406:	f003 031f 	and.w	r3, r3, #31
 800240a:	fa21 f303 	lsr.w	r3, r1, r3
 800240e:	4a0a      	ldr	r2, [pc, #40]	; (8002438 <HAL_RCC_ClockConfig+0x1bc>)
 8002410:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002412:	4b0a      	ldr	r3, [pc, #40]	; (800243c <HAL_RCC_ClockConfig+0x1c0>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	4618      	mov	r0, r3
 8002418:	f7fe ffb2 	bl	8001380 <HAL_InitTick>
 800241c:	4603      	mov	r3, r0
 800241e:	72fb      	strb	r3, [r7, #11]

  return status;
 8002420:	7afb      	ldrb	r3, [r7, #11]
}
 8002422:	4618      	mov	r0, r3
 8002424:	3710      	adds	r7, #16
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop
 800242c:	40022000 	.word	0x40022000
 8002430:	40021000 	.word	0x40021000
 8002434:	08004770 	.word	0x08004770
 8002438:	20000000 	.word	0x20000000
 800243c:	20000004 	.word	0x20000004

08002440 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002440:	b480      	push	{r7}
 8002442:	b089      	sub	sp, #36	; 0x24
 8002444:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002446:	2300      	movs	r3, #0
 8002448:	61fb      	str	r3, [r7, #28]
 800244a:	2300      	movs	r3, #0
 800244c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800244e:	4b3d      	ldr	r3, [pc, #244]	; (8002544 <HAL_RCC_GetSysClockFreq+0x104>)
 8002450:	689b      	ldr	r3, [r3, #8]
 8002452:	f003 030c 	and.w	r3, r3, #12
 8002456:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002458:	4b3a      	ldr	r3, [pc, #232]	; (8002544 <HAL_RCC_GetSysClockFreq+0x104>)
 800245a:	68db      	ldr	r3, [r3, #12]
 800245c:	f003 0303 	and.w	r3, r3, #3
 8002460:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002462:	693b      	ldr	r3, [r7, #16]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d005      	beq.n	8002474 <HAL_RCC_GetSysClockFreq+0x34>
 8002468:	693b      	ldr	r3, [r7, #16]
 800246a:	2b0c      	cmp	r3, #12
 800246c:	d121      	bne.n	80024b2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	2b01      	cmp	r3, #1
 8002472:	d11e      	bne.n	80024b2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002474:	4b33      	ldr	r3, [pc, #204]	; (8002544 <HAL_RCC_GetSysClockFreq+0x104>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f003 0308 	and.w	r3, r3, #8
 800247c:	2b00      	cmp	r3, #0
 800247e:	d107      	bne.n	8002490 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002480:	4b30      	ldr	r3, [pc, #192]	; (8002544 <HAL_RCC_GetSysClockFreq+0x104>)
 8002482:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002486:	0a1b      	lsrs	r3, r3, #8
 8002488:	f003 030f 	and.w	r3, r3, #15
 800248c:	61fb      	str	r3, [r7, #28]
 800248e:	e005      	b.n	800249c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002490:	4b2c      	ldr	r3, [pc, #176]	; (8002544 <HAL_RCC_GetSysClockFreq+0x104>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	091b      	lsrs	r3, r3, #4
 8002496:	f003 030f 	and.w	r3, r3, #15
 800249a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800249c:	4a2a      	ldr	r2, [pc, #168]	; (8002548 <HAL_RCC_GetSysClockFreq+0x108>)
 800249e:	69fb      	ldr	r3, [r7, #28]
 80024a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024a4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80024a6:	693b      	ldr	r3, [r7, #16]
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d10d      	bne.n	80024c8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80024ac:	69fb      	ldr	r3, [r7, #28]
 80024ae:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80024b0:	e00a      	b.n	80024c8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80024b2:	693b      	ldr	r3, [r7, #16]
 80024b4:	2b04      	cmp	r3, #4
 80024b6:	d102      	bne.n	80024be <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80024b8:	4b24      	ldr	r3, [pc, #144]	; (800254c <HAL_RCC_GetSysClockFreq+0x10c>)
 80024ba:	61bb      	str	r3, [r7, #24]
 80024bc:	e004      	b.n	80024c8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80024be:	693b      	ldr	r3, [r7, #16]
 80024c0:	2b08      	cmp	r3, #8
 80024c2:	d101      	bne.n	80024c8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80024c4:	4b22      	ldr	r3, [pc, #136]	; (8002550 <HAL_RCC_GetSysClockFreq+0x110>)
 80024c6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80024c8:	693b      	ldr	r3, [r7, #16]
 80024ca:	2b0c      	cmp	r3, #12
 80024cc:	d133      	bne.n	8002536 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80024ce:	4b1d      	ldr	r3, [pc, #116]	; (8002544 <HAL_RCC_GetSysClockFreq+0x104>)
 80024d0:	68db      	ldr	r3, [r3, #12]
 80024d2:	f003 0303 	and.w	r3, r3, #3
 80024d6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80024d8:	68bb      	ldr	r3, [r7, #8]
 80024da:	2b02      	cmp	r3, #2
 80024dc:	d002      	beq.n	80024e4 <HAL_RCC_GetSysClockFreq+0xa4>
 80024de:	2b03      	cmp	r3, #3
 80024e0:	d003      	beq.n	80024ea <HAL_RCC_GetSysClockFreq+0xaa>
 80024e2:	e005      	b.n	80024f0 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80024e4:	4b19      	ldr	r3, [pc, #100]	; (800254c <HAL_RCC_GetSysClockFreq+0x10c>)
 80024e6:	617b      	str	r3, [r7, #20]
      break;
 80024e8:	e005      	b.n	80024f6 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80024ea:	4b19      	ldr	r3, [pc, #100]	; (8002550 <HAL_RCC_GetSysClockFreq+0x110>)
 80024ec:	617b      	str	r3, [r7, #20]
      break;
 80024ee:	e002      	b.n	80024f6 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80024f0:	69fb      	ldr	r3, [r7, #28]
 80024f2:	617b      	str	r3, [r7, #20]
      break;
 80024f4:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80024f6:	4b13      	ldr	r3, [pc, #76]	; (8002544 <HAL_RCC_GetSysClockFreq+0x104>)
 80024f8:	68db      	ldr	r3, [r3, #12]
 80024fa:	091b      	lsrs	r3, r3, #4
 80024fc:	f003 0307 	and.w	r3, r3, #7
 8002500:	3301      	adds	r3, #1
 8002502:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002504:	4b0f      	ldr	r3, [pc, #60]	; (8002544 <HAL_RCC_GetSysClockFreq+0x104>)
 8002506:	68db      	ldr	r3, [r3, #12]
 8002508:	0a1b      	lsrs	r3, r3, #8
 800250a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800250e:	697a      	ldr	r2, [r7, #20]
 8002510:	fb02 f203 	mul.w	r2, r2, r3
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	fbb2 f3f3 	udiv	r3, r2, r3
 800251a:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800251c:	4b09      	ldr	r3, [pc, #36]	; (8002544 <HAL_RCC_GetSysClockFreq+0x104>)
 800251e:	68db      	ldr	r3, [r3, #12]
 8002520:	0e5b      	lsrs	r3, r3, #25
 8002522:	f003 0303 	and.w	r3, r3, #3
 8002526:	3301      	adds	r3, #1
 8002528:	005b      	lsls	r3, r3, #1
 800252a:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800252c:	697a      	ldr	r2, [r7, #20]
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	fbb2 f3f3 	udiv	r3, r2, r3
 8002534:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002536:	69bb      	ldr	r3, [r7, #24]
}
 8002538:	4618      	mov	r0, r3
 800253a:	3724      	adds	r7, #36	; 0x24
 800253c:	46bd      	mov	sp, r7
 800253e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002542:	4770      	bx	lr
 8002544:	40021000 	.word	0x40021000
 8002548:	08004780 	.word	0x08004780
 800254c:	00f42400 	.word	0x00f42400
 8002550:	007a1200 	.word	0x007a1200

08002554 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b086      	sub	sp, #24
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800255c:	2300      	movs	r3, #0
 800255e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002560:	4b2a      	ldr	r3, [pc, #168]	; (800260c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002562:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002564:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002568:	2b00      	cmp	r3, #0
 800256a:	d003      	beq.n	8002574 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800256c:	f7ff fa02 	bl	8001974 <HAL_PWREx_GetVoltageRange>
 8002570:	6178      	str	r0, [r7, #20]
 8002572:	e014      	b.n	800259e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002574:	4b25      	ldr	r3, [pc, #148]	; (800260c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002576:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002578:	4a24      	ldr	r2, [pc, #144]	; (800260c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800257a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800257e:	6593      	str	r3, [r2, #88]	; 0x58
 8002580:	4b22      	ldr	r3, [pc, #136]	; (800260c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002582:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002584:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002588:	60fb      	str	r3, [r7, #12]
 800258a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800258c:	f7ff f9f2 	bl	8001974 <HAL_PWREx_GetVoltageRange>
 8002590:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002592:	4b1e      	ldr	r3, [pc, #120]	; (800260c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002594:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002596:	4a1d      	ldr	r2, [pc, #116]	; (800260c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002598:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800259c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800259e:	697b      	ldr	r3, [r7, #20]
 80025a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80025a4:	d10b      	bne.n	80025be <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2b80      	cmp	r3, #128	; 0x80
 80025aa:	d919      	bls.n	80025e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2ba0      	cmp	r3, #160	; 0xa0
 80025b0:	d902      	bls.n	80025b8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80025b2:	2302      	movs	r3, #2
 80025b4:	613b      	str	r3, [r7, #16]
 80025b6:	e013      	b.n	80025e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80025b8:	2301      	movs	r3, #1
 80025ba:	613b      	str	r3, [r7, #16]
 80025bc:	e010      	b.n	80025e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	2b80      	cmp	r3, #128	; 0x80
 80025c2:	d902      	bls.n	80025ca <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80025c4:	2303      	movs	r3, #3
 80025c6:	613b      	str	r3, [r7, #16]
 80025c8:	e00a      	b.n	80025e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2b80      	cmp	r3, #128	; 0x80
 80025ce:	d102      	bne.n	80025d6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80025d0:	2302      	movs	r3, #2
 80025d2:	613b      	str	r3, [r7, #16]
 80025d4:	e004      	b.n	80025e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2b70      	cmp	r3, #112	; 0x70
 80025da:	d101      	bne.n	80025e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80025dc:	2301      	movs	r3, #1
 80025de:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80025e0:	4b0b      	ldr	r3, [pc, #44]	; (8002610 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f023 0207 	bic.w	r2, r3, #7
 80025e8:	4909      	ldr	r1, [pc, #36]	; (8002610 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80025ea:	693b      	ldr	r3, [r7, #16]
 80025ec:	4313      	orrs	r3, r2
 80025ee:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80025f0:	4b07      	ldr	r3, [pc, #28]	; (8002610 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f003 0307 	and.w	r3, r3, #7
 80025f8:	693a      	ldr	r2, [r7, #16]
 80025fa:	429a      	cmp	r2, r3
 80025fc:	d001      	beq.n	8002602 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80025fe:	2301      	movs	r3, #1
 8002600:	e000      	b.n	8002604 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002602:	2300      	movs	r3, #0
}
 8002604:	4618      	mov	r0, r3
 8002606:	3718      	adds	r7, #24
 8002608:	46bd      	mov	sp, r7
 800260a:	bd80      	pop	{r7, pc}
 800260c:	40021000 	.word	0x40021000
 8002610:	40022000 	.word	0x40022000

08002614 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b082      	sub	sp, #8
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d101      	bne.n	8002626 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002622:	2301      	movs	r3, #1
 8002624:	e049      	b.n	80026ba <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800262c:	b2db      	uxtb	r3, r3
 800262e:	2b00      	cmp	r3, #0
 8002630:	d106      	bne.n	8002640 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	2200      	movs	r2, #0
 8002636:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800263a:	6878      	ldr	r0, [r7, #4]
 800263c:	f7fe fd54 	bl	80010e8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2202      	movs	r2, #2
 8002644:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681a      	ldr	r2, [r3, #0]
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	3304      	adds	r3, #4
 8002650:	4619      	mov	r1, r3
 8002652:	4610      	mov	r0, r2
 8002654:	f000 fd1e 	bl	8003094 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2201      	movs	r2, #1
 800265c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2201      	movs	r2, #1
 8002664:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2201      	movs	r2, #1
 800266c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2201      	movs	r2, #1
 8002674:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2201      	movs	r2, #1
 800267c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2201      	movs	r2, #1
 8002684:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2201      	movs	r2, #1
 800268c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2201      	movs	r2, #1
 8002694:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2201      	movs	r2, #1
 800269c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2201      	movs	r2, #1
 80026a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2201      	movs	r2, #1
 80026ac:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2201      	movs	r2, #1
 80026b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80026b8:	2300      	movs	r3, #0
}
 80026ba:	4618      	mov	r0, r3
 80026bc:	3708      	adds	r7, #8
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}
	...

080026c4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b085      	sub	sp, #20
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80026d2:	b2db      	uxtb	r3, r3
 80026d4:	2b01      	cmp	r3, #1
 80026d6:	d001      	beq.n	80026dc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80026d8:	2301      	movs	r3, #1
 80026da:	e03b      	b.n	8002754 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2202      	movs	r2, #2
 80026e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	68da      	ldr	r2, [r3, #12]
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f042 0201 	orr.w	r2, r2, #1
 80026f2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4a19      	ldr	r2, [pc, #100]	; (8002760 <HAL_TIM_Base_Start_IT+0x9c>)
 80026fa:	4293      	cmp	r3, r2
 80026fc:	d009      	beq.n	8002712 <HAL_TIM_Base_Start_IT+0x4e>
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002706:	d004      	beq.n	8002712 <HAL_TIM_Base_Start_IT+0x4e>
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a15      	ldr	r2, [pc, #84]	; (8002764 <HAL_TIM_Base_Start_IT+0xa0>)
 800270e:	4293      	cmp	r3, r2
 8002710:	d115      	bne.n	800273e <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	689a      	ldr	r2, [r3, #8]
 8002718:	4b13      	ldr	r3, [pc, #76]	; (8002768 <HAL_TIM_Base_Start_IT+0xa4>)
 800271a:	4013      	ands	r3, r2
 800271c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	2b06      	cmp	r3, #6
 8002722:	d015      	beq.n	8002750 <HAL_TIM_Base_Start_IT+0x8c>
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800272a:	d011      	beq.n	8002750 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	681a      	ldr	r2, [r3, #0]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f042 0201 	orr.w	r2, r2, #1
 800273a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800273c:	e008      	b.n	8002750 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	681a      	ldr	r2, [r3, #0]
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f042 0201 	orr.w	r2, r2, #1
 800274c:	601a      	str	r2, [r3, #0]
 800274e:	e000      	b.n	8002752 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002750:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002752:	2300      	movs	r3, #0
}
 8002754:	4618      	mov	r0, r3
 8002756:	3714      	adds	r7, #20
 8002758:	46bd      	mov	sp, r7
 800275a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275e:	4770      	bx	lr
 8002760:	40012c00 	.word	0x40012c00
 8002764:	40014000 	.word	0x40014000
 8002768:	00010007 	.word	0x00010007

0800276c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b082      	sub	sp, #8
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d101      	bne.n	800277e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800277a:	2301      	movs	r3, #1
 800277c:	e049      	b.n	8002812 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002784:	b2db      	uxtb	r3, r3
 8002786:	2b00      	cmp	r3, #0
 8002788:	d106      	bne.n	8002798 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	2200      	movs	r2, #0
 800278e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002792:	6878      	ldr	r0, [r7, #4]
 8002794:	f000 f841 	bl	800281a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	2202      	movs	r2, #2
 800279c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681a      	ldr	r2, [r3, #0]
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	3304      	adds	r3, #4
 80027a8:	4619      	mov	r1, r3
 80027aa:	4610      	mov	r0, r2
 80027ac:	f000 fc72 	bl	8003094 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2201      	movs	r2, #1
 80027b4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2201      	movs	r2, #1
 80027bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2201      	movs	r2, #1
 80027c4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2201      	movs	r2, #1
 80027cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2201      	movs	r2, #1
 80027d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2201      	movs	r2, #1
 80027dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2201      	movs	r2, #1
 80027e4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2201      	movs	r2, #1
 80027ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2201      	movs	r2, #1
 80027f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2201      	movs	r2, #1
 80027fc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2201      	movs	r2, #1
 8002804:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2201      	movs	r2, #1
 800280c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002810:	2300      	movs	r3, #0
}
 8002812:	4618      	mov	r0, r3
 8002814:	3708      	adds	r7, #8
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}

0800281a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800281a:	b480      	push	{r7}
 800281c:	b083      	sub	sp, #12
 800281e:	af00      	add	r7, sp, #0
 8002820:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002822:	bf00      	nop
 8002824:	370c      	adds	r7, #12
 8002826:	46bd      	mov	sp, r7
 8002828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282c:	4770      	bx	lr
	...

08002830 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b084      	sub	sp, #16
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
 8002838:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d109      	bne.n	8002854 <HAL_TIM_PWM_Start+0x24>
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002846:	b2db      	uxtb	r3, r3
 8002848:	2b01      	cmp	r3, #1
 800284a:	bf14      	ite	ne
 800284c:	2301      	movne	r3, #1
 800284e:	2300      	moveq	r3, #0
 8002850:	b2db      	uxtb	r3, r3
 8002852:	e03c      	b.n	80028ce <HAL_TIM_PWM_Start+0x9e>
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	2b04      	cmp	r3, #4
 8002858:	d109      	bne.n	800286e <HAL_TIM_PWM_Start+0x3e>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002860:	b2db      	uxtb	r3, r3
 8002862:	2b01      	cmp	r3, #1
 8002864:	bf14      	ite	ne
 8002866:	2301      	movne	r3, #1
 8002868:	2300      	moveq	r3, #0
 800286a:	b2db      	uxtb	r3, r3
 800286c:	e02f      	b.n	80028ce <HAL_TIM_PWM_Start+0x9e>
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	2b08      	cmp	r3, #8
 8002872:	d109      	bne.n	8002888 <HAL_TIM_PWM_Start+0x58>
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800287a:	b2db      	uxtb	r3, r3
 800287c:	2b01      	cmp	r3, #1
 800287e:	bf14      	ite	ne
 8002880:	2301      	movne	r3, #1
 8002882:	2300      	moveq	r3, #0
 8002884:	b2db      	uxtb	r3, r3
 8002886:	e022      	b.n	80028ce <HAL_TIM_PWM_Start+0x9e>
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	2b0c      	cmp	r3, #12
 800288c:	d109      	bne.n	80028a2 <HAL_TIM_PWM_Start+0x72>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002894:	b2db      	uxtb	r3, r3
 8002896:	2b01      	cmp	r3, #1
 8002898:	bf14      	ite	ne
 800289a:	2301      	movne	r3, #1
 800289c:	2300      	moveq	r3, #0
 800289e:	b2db      	uxtb	r3, r3
 80028a0:	e015      	b.n	80028ce <HAL_TIM_PWM_Start+0x9e>
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	2b10      	cmp	r3, #16
 80028a6:	d109      	bne.n	80028bc <HAL_TIM_PWM_Start+0x8c>
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80028ae:	b2db      	uxtb	r3, r3
 80028b0:	2b01      	cmp	r3, #1
 80028b2:	bf14      	ite	ne
 80028b4:	2301      	movne	r3, #1
 80028b6:	2300      	moveq	r3, #0
 80028b8:	b2db      	uxtb	r3, r3
 80028ba:	e008      	b.n	80028ce <HAL_TIM_PWM_Start+0x9e>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80028c2:	b2db      	uxtb	r3, r3
 80028c4:	2b01      	cmp	r3, #1
 80028c6:	bf14      	ite	ne
 80028c8:	2301      	movne	r3, #1
 80028ca:	2300      	moveq	r3, #0
 80028cc:	b2db      	uxtb	r3, r3
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d001      	beq.n	80028d6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80028d2:	2301      	movs	r3, #1
 80028d4:	e07e      	b.n	80029d4 <HAL_TIM_PWM_Start+0x1a4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d104      	bne.n	80028e6 <HAL_TIM_PWM_Start+0xb6>
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2202      	movs	r2, #2
 80028e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80028e4:	e023      	b.n	800292e <HAL_TIM_PWM_Start+0xfe>
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	2b04      	cmp	r3, #4
 80028ea:	d104      	bne.n	80028f6 <HAL_TIM_PWM_Start+0xc6>
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2202      	movs	r2, #2
 80028f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80028f4:	e01b      	b.n	800292e <HAL_TIM_PWM_Start+0xfe>
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	2b08      	cmp	r3, #8
 80028fa:	d104      	bne.n	8002906 <HAL_TIM_PWM_Start+0xd6>
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2202      	movs	r2, #2
 8002900:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002904:	e013      	b.n	800292e <HAL_TIM_PWM_Start+0xfe>
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	2b0c      	cmp	r3, #12
 800290a:	d104      	bne.n	8002916 <HAL_TIM_PWM_Start+0xe6>
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2202      	movs	r2, #2
 8002910:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002914:	e00b      	b.n	800292e <HAL_TIM_PWM_Start+0xfe>
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	2b10      	cmp	r3, #16
 800291a:	d104      	bne.n	8002926 <HAL_TIM_PWM_Start+0xf6>
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2202      	movs	r2, #2
 8002920:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002924:	e003      	b.n	800292e <HAL_TIM_PWM_Start+0xfe>
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	2202      	movs	r2, #2
 800292a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	2201      	movs	r2, #1
 8002934:	6839      	ldr	r1, [r7, #0]
 8002936:	4618      	mov	r0, r3
 8002938:	f000 ffb0 	bl	800389c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4a26      	ldr	r2, [pc, #152]	; (80029dc <HAL_TIM_PWM_Start+0x1ac>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d009      	beq.n	800295a <HAL_TIM_PWM_Start+0x12a>
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	4a25      	ldr	r2, [pc, #148]	; (80029e0 <HAL_TIM_PWM_Start+0x1b0>)
 800294c:	4293      	cmp	r3, r2
 800294e:	d004      	beq.n	800295a <HAL_TIM_PWM_Start+0x12a>
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	4a23      	ldr	r2, [pc, #140]	; (80029e4 <HAL_TIM_PWM_Start+0x1b4>)
 8002956:	4293      	cmp	r3, r2
 8002958:	d101      	bne.n	800295e <HAL_TIM_PWM_Start+0x12e>
 800295a:	2301      	movs	r3, #1
 800295c:	e000      	b.n	8002960 <HAL_TIM_PWM_Start+0x130>
 800295e:	2300      	movs	r3, #0
 8002960:	2b00      	cmp	r3, #0
 8002962:	d007      	beq.n	8002974 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002972:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	4a18      	ldr	r2, [pc, #96]	; (80029dc <HAL_TIM_PWM_Start+0x1ac>)
 800297a:	4293      	cmp	r3, r2
 800297c:	d009      	beq.n	8002992 <HAL_TIM_PWM_Start+0x162>
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002986:	d004      	beq.n	8002992 <HAL_TIM_PWM_Start+0x162>
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a14      	ldr	r2, [pc, #80]	; (80029e0 <HAL_TIM_PWM_Start+0x1b0>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d115      	bne.n	80029be <HAL_TIM_PWM_Start+0x18e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	689a      	ldr	r2, [r3, #8]
 8002998:	4b13      	ldr	r3, [pc, #76]	; (80029e8 <HAL_TIM_PWM_Start+0x1b8>)
 800299a:	4013      	ands	r3, r2
 800299c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	2b06      	cmp	r3, #6
 80029a2:	d015      	beq.n	80029d0 <HAL_TIM_PWM_Start+0x1a0>
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029aa:	d011      	beq.n	80029d0 <HAL_TIM_PWM_Start+0x1a0>
    {
      __HAL_TIM_ENABLE(htim);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	681a      	ldr	r2, [r3, #0]
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f042 0201 	orr.w	r2, r2, #1
 80029ba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029bc:	e008      	b.n	80029d0 <HAL_TIM_PWM_Start+0x1a0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	681a      	ldr	r2, [r3, #0]
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f042 0201 	orr.w	r2, r2, #1
 80029cc:	601a      	str	r2, [r3, #0]
 80029ce:	e000      	b.n	80029d2 <HAL_TIM_PWM_Start+0x1a2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029d0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80029d2:	2300      	movs	r3, #0
}
 80029d4:	4618      	mov	r0, r3
 80029d6:	3710      	adds	r7, #16
 80029d8:	46bd      	mov	sp, r7
 80029da:	bd80      	pop	{r7, pc}
 80029dc:	40012c00 	.word	0x40012c00
 80029e0:	40014000 	.word	0x40014000
 80029e4:	40014400 	.word	0x40014400
 80029e8:	00010007 	.word	0x00010007

080029ec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b082      	sub	sp, #8
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	691b      	ldr	r3, [r3, #16]
 80029fa:	f003 0302 	and.w	r3, r3, #2
 80029fe:	2b02      	cmp	r3, #2
 8002a00:	d122      	bne.n	8002a48 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	68db      	ldr	r3, [r3, #12]
 8002a08:	f003 0302 	and.w	r3, r3, #2
 8002a0c:	2b02      	cmp	r3, #2
 8002a0e:	d11b      	bne.n	8002a48 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f06f 0202 	mvn.w	r2, #2
 8002a18:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2201      	movs	r2, #1
 8002a1e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	699b      	ldr	r3, [r3, #24]
 8002a26:	f003 0303 	and.w	r3, r3, #3
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d003      	beq.n	8002a36 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002a2e:	6878      	ldr	r0, [r7, #4]
 8002a30:	f000 fb11 	bl	8003056 <HAL_TIM_IC_CaptureCallback>
 8002a34:	e005      	b.n	8002a42 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a36:	6878      	ldr	r0, [r7, #4]
 8002a38:	f000 fb03 	bl	8003042 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a3c:	6878      	ldr	r0, [r7, #4]
 8002a3e:	f000 fb14 	bl	800306a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2200      	movs	r2, #0
 8002a46:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	691b      	ldr	r3, [r3, #16]
 8002a4e:	f003 0304 	and.w	r3, r3, #4
 8002a52:	2b04      	cmp	r3, #4
 8002a54:	d122      	bne.n	8002a9c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	68db      	ldr	r3, [r3, #12]
 8002a5c:	f003 0304 	and.w	r3, r3, #4
 8002a60:	2b04      	cmp	r3, #4
 8002a62:	d11b      	bne.n	8002a9c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f06f 0204 	mvn.w	r2, #4
 8002a6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	2202      	movs	r2, #2
 8002a72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	699b      	ldr	r3, [r3, #24]
 8002a7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d003      	beq.n	8002a8a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a82:	6878      	ldr	r0, [r7, #4]
 8002a84:	f000 fae7 	bl	8003056 <HAL_TIM_IC_CaptureCallback>
 8002a88:	e005      	b.n	8002a96 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a8a:	6878      	ldr	r0, [r7, #4]
 8002a8c:	f000 fad9 	bl	8003042 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a90:	6878      	ldr	r0, [r7, #4]
 8002a92:	f000 faea 	bl	800306a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	2200      	movs	r2, #0
 8002a9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	691b      	ldr	r3, [r3, #16]
 8002aa2:	f003 0308 	and.w	r3, r3, #8
 8002aa6:	2b08      	cmp	r3, #8
 8002aa8:	d122      	bne.n	8002af0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	68db      	ldr	r3, [r3, #12]
 8002ab0:	f003 0308 	and.w	r3, r3, #8
 8002ab4:	2b08      	cmp	r3, #8
 8002ab6:	d11b      	bne.n	8002af0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f06f 0208 	mvn.w	r2, #8
 8002ac0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	2204      	movs	r2, #4
 8002ac6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	69db      	ldr	r3, [r3, #28]
 8002ace:	f003 0303 	and.w	r3, r3, #3
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d003      	beq.n	8002ade <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ad6:	6878      	ldr	r0, [r7, #4]
 8002ad8:	f000 fabd 	bl	8003056 <HAL_TIM_IC_CaptureCallback>
 8002adc:	e005      	b.n	8002aea <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ade:	6878      	ldr	r0, [r7, #4]
 8002ae0:	f000 faaf 	bl	8003042 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ae4:	6878      	ldr	r0, [r7, #4]
 8002ae6:	f000 fac0 	bl	800306a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2200      	movs	r2, #0
 8002aee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	691b      	ldr	r3, [r3, #16]
 8002af6:	f003 0310 	and.w	r3, r3, #16
 8002afa:	2b10      	cmp	r3, #16
 8002afc:	d122      	bne.n	8002b44 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	68db      	ldr	r3, [r3, #12]
 8002b04:	f003 0310 	and.w	r3, r3, #16
 8002b08:	2b10      	cmp	r3, #16
 8002b0a:	d11b      	bne.n	8002b44 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f06f 0210 	mvn.w	r2, #16
 8002b14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2208      	movs	r2, #8
 8002b1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	69db      	ldr	r3, [r3, #28]
 8002b22:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d003      	beq.n	8002b32 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b2a:	6878      	ldr	r0, [r7, #4]
 8002b2c:	f000 fa93 	bl	8003056 <HAL_TIM_IC_CaptureCallback>
 8002b30:	e005      	b.n	8002b3e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b32:	6878      	ldr	r0, [r7, #4]
 8002b34:	f000 fa85 	bl	8003042 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b38:	6878      	ldr	r0, [r7, #4]
 8002b3a:	f000 fa96 	bl	800306a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	2200      	movs	r2, #0
 8002b42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	691b      	ldr	r3, [r3, #16]
 8002b4a:	f003 0301 	and.w	r3, r3, #1
 8002b4e:	2b01      	cmp	r3, #1
 8002b50:	d10e      	bne.n	8002b70 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	68db      	ldr	r3, [r3, #12]
 8002b58:	f003 0301 	and.w	r3, r3, #1
 8002b5c:	2b01      	cmp	r3, #1
 8002b5e:	d107      	bne.n	8002b70 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f06f 0201 	mvn.w	r2, #1
 8002b68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002b6a:	6878      	ldr	r0, [r7, #4]
 8002b6c:	f7fe fa6e 	bl	800104c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	691b      	ldr	r3, [r3, #16]
 8002b76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b7a:	2b80      	cmp	r3, #128	; 0x80
 8002b7c:	d10e      	bne.n	8002b9c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	68db      	ldr	r3, [r3, #12]
 8002b84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b88:	2b80      	cmp	r3, #128	; 0x80
 8002b8a:	d107      	bne.n	8002b9c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002b94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002b96:	6878      	ldr	r0, [r7, #4]
 8002b98:	f001 f82c 	bl	8003bf4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	691b      	ldr	r3, [r3, #16]
 8002ba2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ba6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002baa:	d10e      	bne.n	8002bca <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	68db      	ldr	r3, [r3, #12]
 8002bb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002bb6:	2b80      	cmp	r3, #128	; 0x80
 8002bb8:	d107      	bne.n	8002bca <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002bc2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002bc4:	6878      	ldr	r0, [r7, #4]
 8002bc6:	f001 f81f 	bl	8003c08 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	691b      	ldr	r3, [r3, #16]
 8002bd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bd4:	2b40      	cmp	r3, #64	; 0x40
 8002bd6:	d10e      	bne.n	8002bf6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	68db      	ldr	r3, [r3, #12]
 8002bde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002be2:	2b40      	cmp	r3, #64	; 0x40
 8002be4:	d107      	bne.n	8002bf6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002bee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002bf0:	6878      	ldr	r0, [r7, #4]
 8002bf2:	f000 fa44 	bl	800307e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	691b      	ldr	r3, [r3, #16]
 8002bfc:	f003 0320 	and.w	r3, r3, #32
 8002c00:	2b20      	cmp	r3, #32
 8002c02:	d10e      	bne.n	8002c22 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	68db      	ldr	r3, [r3, #12]
 8002c0a:	f003 0320 	and.w	r3, r3, #32
 8002c0e:	2b20      	cmp	r3, #32
 8002c10:	d107      	bne.n	8002c22 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f06f 0220 	mvn.w	r2, #32
 8002c1a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002c1c:	6878      	ldr	r0, [r7, #4]
 8002c1e:	f000 ffdf 	bl	8003be0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002c22:	bf00      	nop
 8002c24:	3708      	adds	r7, #8
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bd80      	pop	{r7, pc}
	...

08002c2c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b084      	sub	sp, #16
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	60f8      	str	r0, [r7, #12]
 8002c34:	60b9      	str	r1, [r7, #8]
 8002c36:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c3e:	2b01      	cmp	r3, #1
 8002c40:	d101      	bne.n	8002c46 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8002c42:	2302      	movs	r3, #2
 8002c44:	e0fd      	b.n	8002e42 <HAL_TIM_PWM_ConfigChannel+0x216>
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	2201      	movs	r2, #1
 8002c4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	2b14      	cmp	r3, #20
 8002c52:	f200 80f0 	bhi.w	8002e36 <HAL_TIM_PWM_ConfigChannel+0x20a>
 8002c56:	a201      	add	r2, pc, #4	; (adr r2, 8002c5c <HAL_TIM_PWM_ConfigChannel+0x30>)
 8002c58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c5c:	08002cb1 	.word	0x08002cb1
 8002c60:	08002e37 	.word	0x08002e37
 8002c64:	08002e37 	.word	0x08002e37
 8002c68:	08002e37 	.word	0x08002e37
 8002c6c:	08002cf1 	.word	0x08002cf1
 8002c70:	08002e37 	.word	0x08002e37
 8002c74:	08002e37 	.word	0x08002e37
 8002c78:	08002e37 	.word	0x08002e37
 8002c7c:	08002d33 	.word	0x08002d33
 8002c80:	08002e37 	.word	0x08002e37
 8002c84:	08002e37 	.word	0x08002e37
 8002c88:	08002e37 	.word	0x08002e37
 8002c8c:	08002d73 	.word	0x08002d73
 8002c90:	08002e37 	.word	0x08002e37
 8002c94:	08002e37 	.word	0x08002e37
 8002c98:	08002e37 	.word	0x08002e37
 8002c9c:	08002db5 	.word	0x08002db5
 8002ca0:	08002e37 	.word	0x08002e37
 8002ca4:	08002e37 	.word	0x08002e37
 8002ca8:	08002e37 	.word	0x08002e37
 8002cac:	08002df5 	.word	0x08002df5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	68b9      	ldr	r1, [r7, #8]
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	f000 fa50 	bl	800315c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	699a      	ldr	r2, [r3, #24]
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f042 0208 	orr.w	r2, r2, #8
 8002cca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	699a      	ldr	r2, [r3, #24]
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f022 0204 	bic.w	r2, r2, #4
 8002cda:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	6999      	ldr	r1, [r3, #24]
 8002ce2:	68bb      	ldr	r3, [r7, #8]
 8002ce4:	691a      	ldr	r2, [r3, #16]
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	430a      	orrs	r2, r1
 8002cec:	619a      	str	r2, [r3, #24]
      break;
 8002cee:	e0a3      	b.n	8002e38 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	68b9      	ldr	r1, [r7, #8]
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	f000 faac 	bl	8003254 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	699a      	ldr	r2, [r3, #24]
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002d0a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	699a      	ldr	r2, [r3, #24]
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d1a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	6999      	ldr	r1, [r3, #24]
 8002d22:	68bb      	ldr	r3, [r7, #8]
 8002d24:	691b      	ldr	r3, [r3, #16]
 8002d26:	021a      	lsls	r2, r3, #8
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	430a      	orrs	r2, r1
 8002d2e:	619a      	str	r2, [r3, #24]
      break;
 8002d30:	e082      	b.n	8002e38 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	68b9      	ldr	r1, [r7, #8]
 8002d38:	4618      	mov	r0, r3
 8002d3a:	f000 fb05 	bl	8003348 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	69da      	ldr	r2, [r3, #28]
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f042 0208 	orr.w	r2, r2, #8
 8002d4c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	69da      	ldr	r2, [r3, #28]
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f022 0204 	bic.w	r2, r2, #4
 8002d5c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	69d9      	ldr	r1, [r3, #28]
 8002d64:	68bb      	ldr	r3, [r7, #8]
 8002d66:	691a      	ldr	r2, [r3, #16]
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	430a      	orrs	r2, r1
 8002d6e:	61da      	str	r2, [r3, #28]
      break;
 8002d70:	e062      	b.n	8002e38 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	68b9      	ldr	r1, [r7, #8]
 8002d78:	4618      	mov	r0, r3
 8002d7a:	f000 fb5d 	bl	8003438 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	69da      	ldr	r2, [r3, #28]
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002d8c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	69da      	ldr	r2, [r3, #28]
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d9c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	69d9      	ldr	r1, [r3, #28]
 8002da4:	68bb      	ldr	r3, [r7, #8]
 8002da6:	691b      	ldr	r3, [r3, #16]
 8002da8:	021a      	lsls	r2, r3, #8
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	430a      	orrs	r2, r1
 8002db0:	61da      	str	r2, [r3, #28]
      break;
 8002db2:	e041      	b.n	8002e38 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	68b9      	ldr	r1, [r7, #8]
 8002dba:	4618      	mov	r0, r3
 8002dbc:	f000 fb9a 	bl	80034f4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f042 0208 	orr.w	r2, r2, #8
 8002dce:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f022 0204 	bic.w	r2, r2, #4
 8002dde:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8002de6:	68bb      	ldr	r3, [r7, #8]
 8002de8:	691a      	ldr	r2, [r3, #16]
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	430a      	orrs	r2, r1
 8002df0:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8002df2:	e021      	b.n	8002e38 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	68b9      	ldr	r1, [r7, #8]
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	f000 fbd2 	bl	80035a4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002e0e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e1e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8002e26:	68bb      	ldr	r3, [r7, #8]
 8002e28:	691b      	ldr	r3, [r3, #16]
 8002e2a:	021a      	lsls	r2, r3, #8
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	430a      	orrs	r2, r1
 8002e32:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8002e34:	e000      	b.n	8002e38 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 8002e36:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002e40:	2300      	movs	r3, #0
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	3710      	adds	r7, #16
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}
 8002e4a:	bf00      	nop

08002e4c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b084      	sub	sp, #16
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
 8002e54:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e5c:	2b01      	cmp	r3, #1
 8002e5e:	d101      	bne.n	8002e64 <HAL_TIM_ConfigClockSource+0x18>
 8002e60:	2302      	movs	r3, #2
 8002e62:	e0a8      	b.n	8002fb6 <HAL_TIM_ConfigClockSource+0x16a>
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2201      	movs	r2, #1
 8002e68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2202      	movs	r2, #2
 8002e70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	689b      	ldr	r3, [r3, #8]
 8002e7a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e82:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002e86:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002e8e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	68fa      	ldr	r2, [r7, #12]
 8002e96:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	2b40      	cmp	r3, #64	; 0x40
 8002e9e:	d067      	beq.n	8002f70 <HAL_TIM_ConfigClockSource+0x124>
 8002ea0:	2b40      	cmp	r3, #64	; 0x40
 8002ea2:	d80b      	bhi.n	8002ebc <HAL_TIM_ConfigClockSource+0x70>
 8002ea4:	2b10      	cmp	r3, #16
 8002ea6:	d073      	beq.n	8002f90 <HAL_TIM_ConfigClockSource+0x144>
 8002ea8:	2b10      	cmp	r3, #16
 8002eaa:	d802      	bhi.n	8002eb2 <HAL_TIM_ConfigClockSource+0x66>
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d06f      	beq.n	8002f90 <HAL_TIM_ConfigClockSource+0x144>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002eb0:	e078      	b.n	8002fa4 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8002eb2:	2b20      	cmp	r3, #32
 8002eb4:	d06c      	beq.n	8002f90 <HAL_TIM_ConfigClockSource+0x144>
 8002eb6:	2b30      	cmp	r3, #48	; 0x30
 8002eb8:	d06a      	beq.n	8002f90 <HAL_TIM_ConfigClockSource+0x144>
      break;
 8002eba:	e073      	b.n	8002fa4 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8002ebc:	2b70      	cmp	r3, #112	; 0x70
 8002ebe:	d00d      	beq.n	8002edc <HAL_TIM_ConfigClockSource+0x90>
 8002ec0:	2b70      	cmp	r3, #112	; 0x70
 8002ec2:	d804      	bhi.n	8002ece <HAL_TIM_ConfigClockSource+0x82>
 8002ec4:	2b50      	cmp	r3, #80	; 0x50
 8002ec6:	d033      	beq.n	8002f30 <HAL_TIM_ConfigClockSource+0xe4>
 8002ec8:	2b60      	cmp	r3, #96	; 0x60
 8002eca:	d041      	beq.n	8002f50 <HAL_TIM_ConfigClockSource+0x104>
      break;
 8002ecc:	e06a      	b.n	8002fa4 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8002ece:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ed2:	d066      	beq.n	8002fa2 <HAL_TIM_ConfigClockSource+0x156>
 8002ed4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002ed8:	d017      	beq.n	8002f0a <HAL_TIM_ConfigClockSource+0xbe>
      break;
 8002eda:	e063      	b.n	8002fa4 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6818      	ldr	r0, [r3, #0]
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	6899      	ldr	r1, [r3, #8]
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	685a      	ldr	r2, [r3, #4]
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	68db      	ldr	r3, [r3, #12]
 8002eec:	f000 fcb6 	bl	800385c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	689b      	ldr	r3, [r3, #8]
 8002ef6:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002efe:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	68fa      	ldr	r2, [r7, #12]
 8002f06:	609a      	str	r2, [r3, #8]
      break;
 8002f08:	e04c      	b.n	8002fa4 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6818      	ldr	r0, [r3, #0]
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	6899      	ldr	r1, [r3, #8]
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	685a      	ldr	r2, [r3, #4]
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	68db      	ldr	r3, [r3, #12]
 8002f1a:	f000 fc9f 	bl	800385c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	689a      	ldr	r2, [r3, #8]
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002f2c:	609a      	str	r2, [r3, #8]
      break;
 8002f2e:	e039      	b.n	8002fa4 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6818      	ldr	r0, [r3, #0]
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	6859      	ldr	r1, [r3, #4]
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	68db      	ldr	r3, [r3, #12]
 8002f3c:	461a      	mov	r2, r3
 8002f3e:	f000 fc13 	bl	8003768 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	2150      	movs	r1, #80	; 0x50
 8002f48:	4618      	mov	r0, r3
 8002f4a:	f000 fc6c 	bl	8003826 <TIM_ITRx_SetConfig>
      break;
 8002f4e:	e029      	b.n	8002fa4 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6818      	ldr	r0, [r3, #0]
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	6859      	ldr	r1, [r3, #4]
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	68db      	ldr	r3, [r3, #12]
 8002f5c:	461a      	mov	r2, r3
 8002f5e:	f000 fc32 	bl	80037c6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	2160      	movs	r1, #96	; 0x60
 8002f68:	4618      	mov	r0, r3
 8002f6a:	f000 fc5c 	bl	8003826 <TIM_ITRx_SetConfig>
      break;
 8002f6e:	e019      	b.n	8002fa4 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6818      	ldr	r0, [r3, #0]
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	6859      	ldr	r1, [r3, #4]
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	68db      	ldr	r3, [r3, #12]
 8002f7c:	461a      	mov	r2, r3
 8002f7e:	f000 fbf3 	bl	8003768 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	2140      	movs	r1, #64	; 0x40
 8002f88:	4618      	mov	r0, r3
 8002f8a:	f000 fc4c 	bl	8003826 <TIM_ITRx_SetConfig>
      break;
 8002f8e:	e009      	b.n	8002fa4 <HAL_TIM_ConfigClockSource+0x158>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681a      	ldr	r2, [r3, #0]
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	4619      	mov	r1, r3
 8002f9a:	4610      	mov	r0, r2
 8002f9c:	f000 fc43 	bl	8003826 <TIM_ITRx_SetConfig>
        break;
 8002fa0:	e000      	b.n	8002fa4 <HAL_TIM_ConfigClockSource+0x158>
      break;
 8002fa2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2201      	movs	r2, #1
 8002fa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2200      	movs	r2, #0
 8002fb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002fb4:	2300      	movs	r3, #0
}
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	3710      	adds	r7, #16
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	bd80      	pop	{r7, pc}

08002fbe <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8002fbe:	b580      	push	{r7, lr}
 8002fc0:	b082      	sub	sp, #8
 8002fc2:	af00      	add	r7, sp, #0
 8002fc4:	6078      	str	r0, [r7, #4]
 8002fc6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002fce:	2b01      	cmp	r3, #1
 8002fd0:	d101      	bne.n	8002fd6 <HAL_TIM_SlaveConfigSynchro+0x18>
 8002fd2:	2302      	movs	r3, #2
 8002fd4:	e031      	b.n	800303a <HAL_TIM_SlaveConfigSynchro+0x7c>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2201      	movs	r2, #1
 8002fda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	2202      	movs	r2, #2
 8002fe2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8002fe6:	6839      	ldr	r1, [r7, #0]
 8002fe8:	6878      	ldr	r0, [r7, #4]
 8002fea:	f000 fb35 	bl	8003658 <TIM_SlaveTimer_SetConfig>
 8002fee:	4603      	mov	r3, r0
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d009      	beq.n	8003008 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2201      	movs	r2, #1
 8002ff8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2200      	movs	r2, #0
 8003000:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8003004:	2301      	movs	r3, #1
 8003006:	e018      	b.n	800303a <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	68da      	ldr	r2, [r3, #12]
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003016:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	68da      	ldr	r2, [r3, #12]
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003026:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2201      	movs	r2, #1
 800302c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2200      	movs	r2, #0
 8003034:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003038:	2300      	movs	r3, #0
}
 800303a:	4618      	mov	r0, r3
 800303c:	3708      	adds	r7, #8
 800303e:	46bd      	mov	sp, r7
 8003040:	bd80      	pop	{r7, pc}

08003042 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003042:	b480      	push	{r7}
 8003044:	b083      	sub	sp, #12
 8003046:	af00      	add	r7, sp, #0
 8003048:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800304a:	bf00      	nop
 800304c:	370c      	adds	r7, #12
 800304e:	46bd      	mov	sp, r7
 8003050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003054:	4770      	bx	lr

08003056 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003056:	b480      	push	{r7}
 8003058:	b083      	sub	sp, #12
 800305a:	af00      	add	r7, sp, #0
 800305c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800305e:	bf00      	nop
 8003060:	370c      	adds	r7, #12
 8003062:	46bd      	mov	sp, r7
 8003064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003068:	4770      	bx	lr

0800306a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800306a:	b480      	push	{r7}
 800306c:	b083      	sub	sp, #12
 800306e:	af00      	add	r7, sp, #0
 8003070:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003072:	bf00      	nop
 8003074:	370c      	adds	r7, #12
 8003076:	46bd      	mov	sp, r7
 8003078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307c:	4770      	bx	lr

0800307e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800307e:	b480      	push	{r7}
 8003080:	b083      	sub	sp, #12
 8003082:	af00      	add	r7, sp, #0
 8003084:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003086:	bf00      	nop
 8003088:	370c      	adds	r7, #12
 800308a:	46bd      	mov	sp, r7
 800308c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003090:	4770      	bx	lr
	...

08003094 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003094:	b480      	push	{r7}
 8003096:	b085      	sub	sp, #20
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
 800309c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	4a2a      	ldr	r2, [pc, #168]	; (8003150 <TIM_Base_SetConfig+0xbc>)
 80030a8:	4293      	cmp	r3, r2
 80030aa:	d003      	beq.n	80030b4 <TIM_Base_SetConfig+0x20>
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80030b2:	d108      	bne.n	80030c6 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80030ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	68fa      	ldr	r2, [r7, #12]
 80030c2:	4313      	orrs	r3, r2
 80030c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	4a21      	ldr	r2, [pc, #132]	; (8003150 <TIM_Base_SetConfig+0xbc>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d00b      	beq.n	80030e6 <TIM_Base_SetConfig+0x52>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80030d4:	d007      	beq.n	80030e6 <TIM_Base_SetConfig+0x52>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	4a1e      	ldr	r2, [pc, #120]	; (8003154 <TIM_Base_SetConfig+0xc0>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d003      	beq.n	80030e6 <TIM_Base_SetConfig+0x52>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	4a1d      	ldr	r2, [pc, #116]	; (8003158 <TIM_Base_SetConfig+0xc4>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d108      	bne.n	80030f8 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80030ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	68db      	ldr	r3, [r3, #12]
 80030f2:	68fa      	ldr	r2, [r7, #12]
 80030f4:	4313      	orrs	r3, r2
 80030f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	695b      	ldr	r3, [r3, #20]
 8003102:	4313      	orrs	r3, r2
 8003104:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	68fa      	ldr	r2, [r7, #12]
 800310a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	689a      	ldr	r2, [r3, #8]
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	681a      	ldr	r2, [r3, #0]
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	4a0c      	ldr	r2, [pc, #48]	; (8003150 <TIM_Base_SetConfig+0xbc>)
 8003120:	4293      	cmp	r3, r2
 8003122:	d007      	beq.n	8003134 <TIM_Base_SetConfig+0xa0>
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	4a0b      	ldr	r2, [pc, #44]	; (8003154 <TIM_Base_SetConfig+0xc0>)
 8003128:	4293      	cmp	r3, r2
 800312a:	d003      	beq.n	8003134 <TIM_Base_SetConfig+0xa0>
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	4a0a      	ldr	r2, [pc, #40]	; (8003158 <TIM_Base_SetConfig+0xc4>)
 8003130:	4293      	cmp	r3, r2
 8003132:	d103      	bne.n	800313c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	691a      	ldr	r2, [r3, #16]
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2201      	movs	r2, #1
 8003140:	615a      	str	r2, [r3, #20]
}
 8003142:	bf00      	nop
 8003144:	3714      	adds	r7, #20
 8003146:	46bd      	mov	sp, r7
 8003148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314c:	4770      	bx	lr
 800314e:	bf00      	nop
 8003150:	40012c00 	.word	0x40012c00
 8003154:	40014000 	.word	0x40014000
 8003158:	40014400 	.word	0x40014400

0800315c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800315c:	b480      	push	{r7}
 800315e:	b087      	sub	sp, #28
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
 8003164:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6a1b      	ldr	r3, [r3, #32]
 800316a:	f023 0201 	bic.w	r2, r3, #1
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6a1b      	ldr	r3, [r3, #32]
 8003176:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	699b      	ldr	r3, [r3, #24]
 8003182:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800318a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800318e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	f023 0303 	bic.w	r3, r3, #3
 8003196:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	68fa      	ldr	r2, [r7, #12]
 800319e:	4313      	orrs	r3, r2
 80031a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80031a2:	697b      	ldr	r3, [r7, #20]
 80031a4:	f023 0302 	bic.w	r3, r3, #2
 80031a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	689b      	ldr	r3, [r3, #8]
 80031ae:	697a      	ldr	r2, [r7, #20]
 80031b0:	4313      	orrs	r3, r2
 80031b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	4a24      	ldr	r2, [pc, #144]	; (8003248 <TIM_OC1_SetConfig+0xec>)
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d007      	beq.n	80031cc <TIM_OC1_SetConfig+0x70>
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	4a23      	ldr	r2, [pc, #140]	; (800324c <TIM_OC1_SetConfig+0xf0>)
 80031c0:	4293      	cmp	r3, r2
 80031c2:	d003      	beq.n	80031cc <TIM_OC1_SetConfig+0x70>
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	4a22      	ldr	r2, [pc, #136]	; (8003250 <TIM_OC1_SetConfig+0xf4>)
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d10c      	bne.n	80031e6 <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80031cc:	697b      	ldr	r3, [r7, #20]
 80031ce:	f023 0308 	bic.w	r3, r3, #8
 80031d2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	68db      	ldr	r3, [r3, #12]
 80031d8:	697a      	ldr	r2, [r7, #20]
 80031da:	4313      	orrs	r3, r2
 80031dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80031de:	697b      	ldr	r3, [r7, #20]
 80031e0:	f023 0304 	bic.w	r3, r3, #4
 80031e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	4a17      	ldr	r2, [pc, #92]	; (8003248 <TIM_OC1_SetConfig+0xec>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d007      	beq.n	80031fe <TIM_OC1_SetConfig+0xa2>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	4a16      	ldr	r2, [pc, #88]	; (800324c <TIM_OC1_SetConfig+0xf0>)
 80031f2:	4293      	cmp	r3, r2
 80031f4:	d003      	beq.n	80031fe <TIM_OC1_SetConfig+0xa2>
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	4a15      	ldr	r2, [pc, #84]	; (8003250 <TIM_OC1_SetConfig+0xf4>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d111      	bne.n	8003222 <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80031fe:	693b      	ldr	r3, [r7, #16]
 8003200:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003204:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003206:	693b      	ldr	r3, [r7, #16]
 8003208:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800320c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	695b      	ldr	r3, [r3, #20]
 8003212:	693a      	ldr	r2, [r7, #16]
 8003214:	4313      	orrs	r3, r2
 8003216:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	699b      	ldr	r3, [r3, #24]
 800321c:	693a      	ldr	r2, [r7, #16]
 800321e:	4313      	orrs	r3, r2
 8003220:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	693a      	ldr	r2, [r7, #16]
 8003226:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	68fa      	ldr	r2, [r7, #12]
 800322c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	685a      	ldr	r2, [r3, #4]
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	697a      	ldr	r2, [r7, #20]
 800323a:	621a      	str	r2, [r3, #32]
}
 800323c:	bf00      	nop
 800323e:	371c      	adds	r7, #28
 8003240:	46bd      	mov	sp, r7
 8003242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003246:	4770      	bx	lr
 8003248:	40012c00 	.word	0x40012c00
 800324c:	40014000 	.word	0x40014000
 8003250:	40014400 	.word	0x40014400

08003254 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003254:	b480      	push	{r7}
 8003256:	b087      	sub	sp, #28
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
 800325c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6a1b      	ldr	r3, [r3, #32]
 8003262:	f023 0210 	bic.w	r2, r3, #16
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6a1b      	ldr	r3, [r3, #32]
 800326e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	699b      	ldr	r3, [r3, #24]
 800327a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003282:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003286:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800328e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	021b      	lsls	r3, r3, #8
 8003296:	68fa      	ldr	r2, [r7, #12]
 8003298:	4313      	orrs	r3, r2
 800329a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800329c:	697b      	ldr	r3, [r7, #20]
 800329e:	f023 0320 	bic.w	r3, r3, #32
 80032a2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	689b      	ldr	r3, [r3, #8]
 80032a8:	011b      	lsls	r3, r3, #4
 80032aa:	697a      	ldr	r2, [r7, #20]
 80032ac:	4313      	orrs	r3, r2
 80032ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	4a22      	ldr	r2, [pc, #136]	; (800333c <TIM_OC2_SetConfig+0xe8>)
 80032b4:	4293      	cmp	r3, r2
 80032b6:	d10d      	bne.n	80032d4 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80032b8:	697b      	ldr	r3, [r7, #20]
 80032ba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80032be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	68db      	ldr	r3, [r3, #12]
 80032c4:	011b      	lsls	r3, r3, #4
 80032c6:	697a      	ldr	r2, [r7, #20]
 80032c8:	4313      	orrs	r3, r2
 80032ca:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80032cc:	697b      	ldr	r3, [r7, #20]
 80032ce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80032d2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	4a19      	ldr	r2, [pc, #100]	; (800333c <TIM_OC2_SetConfig+0xe8>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d007      	beq.n	80032ec <TIM_OC2_SetConfig+0x98>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	4a18      	ldr	r2, [pc, #96]	; (8003340 <TIM_OC2_SetConfig+0xec>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d003      	beq.n	80032ec <TIM_OC2_SetConfig+0x98>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	4a17      	ldr	r2, [pc, #92]	; (8003344 <TIM_OC2_SetConfig+0xf0>)
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d113      	bne.n	8003314 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80032ec:	693b      	ldr	r3, [r7, #16]
 80032ee:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80032f2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80032f4:	693b      	ldr	r3, [r7, #16]
 80032f6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80032fa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	695b      	ldr	r3, [r3, #20]
 8003300:	009b      	lsls	r3, r3, #2
 8003302:	693a      	ldr	r2, [r7, #16]
 8003304:	4313      	orrs	r3, r2
 8003306:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	699b      	ldr	r3, [r3, #24]
 800330c:	009b      	lsls	r3, r3, #2
 800330e:	693a      	ldr	r2, [r7, #16]
 8003310:	4313      	orrs	r3, r2
 8003312:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	693a      	ldr	r2, [r7, #16]
 8003318:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	68fa      	ldr	r2, [r7, #12]
 800331e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003320:	683b      	ldr	r3, [r7, #0]
 8003322:	685a      	ldr	r2, [r3, #4]
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	697a      	ldr	r2, [r7, #20]
 800332c:	621a      	str	r2, [r3, #32]
}
 800332e:	bf00      	nop
 8003330:	371c      	adds	r7, #28
 8003332:	46bd      	mov	sp, r7
 8003334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003338:	4770      	bx	lr
 800333a:	bf00      	nop
 800333c:	40012c00 	.word	0x40012c00
 8003340:	40014000 	.word	0x40014000
 8003344:	40014400 	.word	0x40014400

08003348 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003348:	b480      	push	{r7}
 800334a:	b087      	sub	sp, #28
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
 8003350:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6a1b      	ldr	r3, [r3, #32]
 8003356:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6a1b      	ldr	r3, [r3, #32]
 8003362:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	69db      	ldr	r3, [r3, #28]
 800336e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003376:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800337a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	f023 0303 	bic.w	r3, r3, #3
 8003382:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	68fa      	ldr	r2, [r7, #12]
 800338a:	4313      	orrs	r3, r2
 800338c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800338e:	697b      	ldr	r3, [r7, #20]
 8003390:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003394:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	689b      	ldr	r3, [r3, #8]
 800339a:	021b      	lsls	r3, r3, #8
 800339c:	697a      	ldr	r2, [r7, #20]
 800339e:	4313      	orrs	r3, r2
 80033a0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	4a21      	ldr	r2, [pc, #132]	; (800342c <TIM_OC3_SetConfig+0xe4>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d10d      	bne.n	80033c6 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80033aa:	697b      	ldr	r3, [r7, #20]
 80033ac:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80033b0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	68db      	ldr	r3, [r3, #12]
 80033b6:	021b      	lsls	r3, r3, #8
 80033b8:	697a      	ldr	r2, [r7, #20]
 80033ba:	4313      	orrs	r3, r2
 80033bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80033be:	697b      	ldr	r3, [r7, #20]
 80033c0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80033c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	4a18      	ldr	r2, [pc, #96]	; (800342c <TIM_OC3_SetConfig+0xe4>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d007      	beq.n	80033de <TIM_OC3_SetConfig+0x96>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	4a17      	ldr	r2, [pc, #92]	; (8003430 <TIM_OC3_SetConfig+0xe8>)
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d003      	beq.n	80033de <TIM_OC3_SetConfig+0x96>
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	4a16      	ldr	r2, [pc, #88]	; (8003434 <TIM_OC3_SetConfig+0xec>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d113      	bne.n	8003406 <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80033de:	693b      	ldr	r3, [r7, #16]
 80033e0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80033e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80033e6:	693b      	ldr	r3, [r7, #16]
 80033e8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80033ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	695b      	ldr	r3, [r3, #20]
 80033f2:	011b      	lsls	r3, r3, #4
 80033f4:	693a      	ldr	r2, [r7, #16]
 80033f6:	4313      	orrs	r3, r2
 80033f8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	699b      	ldr	r3, [r3, #24]
 80033fe:	011b      	lsls	r3, r3, #4
 8003400:	693a      	ldr	r2, [r7, #16]
 8003402:	4313      	orrs	r3, r2
 8003404:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	693a      	ldr	r2, [r7, #16]
 800340a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	68fa      	ldr	r2, [r7, #12]
 8003410:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	685a      	ldr	r2, [r3, #4]
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	697a      	ldr	r2, [r7, #20]
 800341e:	621a      	str	r2, [r3, #32]
}
 8003420:	bf00      	nop
 8003422:	371c      	adds	r7, #28
 8003424:	46bd      	mov	sp, r7
 8003426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342a:	4770      	bx	lr
 800342c:	40012c00 	.word	0x40012c00
 8003430:	40014000 	.word	0x40014000
 8003434:	40014400 	.word	0x40014400

08003438 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003438:	b480      	push	{r7}
 800343a:	b087      	sub	sp, #28
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
 8003440:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6a1b      	ldr	r3, [r3, #32]
 8003446:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6a1b      	ldr	r3, [r3, #32]
 8003452:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	69db      	ldr	r3, [r3, #28]
 800345e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003466:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800346a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003472:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	021b      	lsls	r3, r3, #8
 800347a:	68fa      	ldr	r2, [r7, #12]
 800347c:	4313      	orrs	r3, r2
 800347e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003480:	693b      	ldr	r3, [r7, #16]
 8003482:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003486:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	689b      	ldr	r3, [r3, #8]
 800348c:	031b      	lsls	r3, r3, #12
 800348e:	693a      	ldr	r2, [r7, #16]
 8003490:	4313      	orrs	r3, r2
 8003492:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	4a14      	ldr	r2, [pc, #80]	; (80034e8 <TIM_OC4_SetConfig+0xb0>)
 8003498:	4293      	cmp	r3, r2
 800349a:	d007      	beq.n	80034ac <TIM_OC4_SetConfig+0x74>
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	4a13      	ldr	r2, [pc, #76]	; (80034ec <TIM_OC4_SetConfig+0xb4>)
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d003      	beq.n	80034ac <TIM_OC4_SetConfig+0x74>
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	4a12      	ldr	r2, [pc, #72]	; (80034f0 <TIM_OC4_SetConfig+0xb8>)
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d109      	bne.n	80034c0 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80034ac:	697b      	ldr	r3, [r7, #20]
 80034ae:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80034b2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	695b      	ldr	r3, [r3, #20]
 80034b8:	019b      	lsls	r3, r3, #6
 80034ba:	697a      	ldr	r2, [r7, #20]
 80034bc:	4313      	orrs	r3, r2
 80034be:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	697a      	ldr	r2, [r7, #20]
 80034c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	68fa      	ldr	r2, [r7, #12]
 80034ca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	685a      	ldr	r2, [r3, #4]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	693a      	ldr	r2, [r7, #16]
 80034d8:	621a      	str	r2, [r3, #32]
}
 80034da:	bf00      	nop
 80034dc:	371c      	adds	r7, #28
 80034de:	46bd      	mov	sp, r7
 80034e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e4:	4770      	bx	lr
 80034e6:	bf00      	nop
 80034e8:	40012c00 	.word	0x40012c00
 80034ec:	40014000 	.word	0x40014000
 80034f0:	40014400 	.word	0x40014400

080034f4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80034f4:	b480      	push	{r7}
 80034f6:	b087      	sub	sp, #28
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
 80034fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6a1b      	ldr	r3, [r3, #32]
 8003502:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6a1b      	ldr	r3, [r3, #32]
 800350e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	685b      	ldr	r3, [r3, #4]
 8003514:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800351a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003522:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003526:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	68fa      	ldr	r2, [r7, #12]
 800352e:	4313      	orrs	r3, r2
 8003530:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003532:	693b      	ldr	r3, [r7, #16]
 8003534:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8003538:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	689b      	ldr	r3, [r3, #8]
 800353e:	041b      	lsls	r3, r3, #16
 8003540:	693a      	ldr	r2, [r7, #16]
 8003542:	4313      	orrs	r3, r2
 8003544:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	4a13      	ldr	r2, [pc, #76]	; (8003598 <TIM_OC5_SetConfig+0xa4>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d007      	beq.n	800355e <TIM_OC5_SetConfig+0x6a>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	4a12      	ldr	r2, [pc, #72]	; (800359c <TIM_OC5_SetConfig+0xa8>)
 8003552:	4293      	cmp	r3, r2
 8003554:	d003      	beq.n	800355e <TIM_OC5_SetConfig+0x6a>
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	4a11      	ldr	r2, [pc, #68]	; (80035a0 <TIM_OC5_SetConfig+0xac>)
 800355a:	4293      	cmp	r3, r2
 800355c:	d109      	bne.n	8003572 <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800355e:	697b      	ldr	r3, [r7, #20]
 8003560:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003564:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	695b      	ldr	r3, [r3, #20]
 800356a:	021b      	lsls	r3, r3, #8
 800356c:	697a      	ldr	r2, [r7, #20]
 800356e:	4313      	orrs	r3, r2
 8003570:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	697a      	ldr	r2, [r7, #20]
 8003576:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	68fa      	ldr	r2, [r7, #12]
 800357c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	685a      	ldr	r2, [r3, #4]
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	693a      	ldr	r2, [r7, #16]
 800358a:	621a      	str	r2, [r3, #32]
}
 800358c:	bf00      	nop
 800358e:	371c      	adds	r7, #28
 8003590:	46bd      	mov	sp, r7
 8003592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003596:	4770      	bx	lr
 8003598:	40012c00 	.word	0x40012c00
 800359c:	40014000 	.word	0x40014000
 80035a0:	40014400 	.word	0x40014400

080035a4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80035a4:	b480      	push	{r7}
 80035a6:	b087      	sub	sp, #28
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
 80035ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6a1b      	ldr	r3, [r3, #32]
 80035b2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6a1b      	ldr	r3, [r3, #32]
 80035be:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	685b      	ldr	r3, [r3, #4]
 80035c4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80035d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80035d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	021b      	lsls	r3, r3, #8
 80035de:	68fa      	ldr	r2, [r7, #12]
 80035e0:	4313      	orrs	r3, r2
 80035e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80035e4:	693b      	ldr	r3, [r7, #16]
 80035e6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80035ea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	689b      	ldr	r3, [r3, #8]
 80035f0:	051b      	lsls	r3, r3, #20
 80035f2:	693a      	ldr	r2, [r7, #16]
 80035f4:	4313      	orrs	r3, r2
 80035f6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	4a14      	ldr	r2, [pc, #80]	; (800364c <TIM_OC6_SetConfig+0xa8>)
 80035fc:	4293      	cmp	r3, r2
 80035fe:	d007      	beq.n	8003610 <TIM_OC6_SetConfig+0x6c>
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	4a13      	ldr	r2, [pc, #76]	; (8003650 <TIM_OC6_SetConfig+0xac>)
 8003604:	4293      	cmp	r3, r2
 8003606:	d003      	beq.n	8003610 <TIM_OC6_SetConfig+0x6c>
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	4a12      	ldr	r2, [pc, #72]	; (8003654 <TIM_OC6_SetConfig+0xb0>)
 800360c:	4293      	cmp	r3, r2
 800360e:	d109      	bne.n	8003624 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003610:	697b      	ldr	r3, [r7, #20]
 8003612:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003616:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	695b      	ldr	r3, [r3, #20]
 800361c:	029b      	lsls	r3, r3, #10
 800361e:	697a      	ldr	r2, [r7, #20]
 8003620:	4313      	orrs	r3, r2
 8003622:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	697a      	ldr	r2, [r7, #20]
 8003628:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	68fa      	ldr	r2, [r7, #12]
 800362e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	685a      	ldr	r2, [r3, #4]
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	693a      	ldr	r2, [r7, #16]
 800363c:	621a      	str	r2, [r3, #32]
}
 800363e:	bf00      	nop
 8003640:	371c      	adds	r7, #28
 8003642:	46bd      	mov	sp, r7
 8003644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003648:	4770      	bx	lr
 800364a:	bf00      	nop
 800364c:	40012c00 	.word	0x40012c00
 8003650:	40014000 	.word	0x40014000
 8003654:	40014400 	.word	0x40014400

08003658 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b086      	sub	sp, #24
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
 8003660:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	689b      	ldr	r3, [r3, #8]
 8003668:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800366a:	697b      	ldr	r3, [r7, #20]
 800366c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003670:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	697a      	ldr	r2, [r7, #20]
 8003678:	4313      	orrs	r3, r2
 800367a:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800367c:	697b      	ldr	r3, [r7, #20]
 800367e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003682:	f023 0307 	bic.w	r3, r3, #7
 8003686:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	697a      	ldr	r2, [r7, #20]
 800368e:	4313      	orrs	r3, r2
 8003690:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	697a      	ldr	r2, [r7, #20]
 8003698:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	2b30      	cmp	r3, #48	; 0x30
 80036a0:	d05c      	beq.n	800375c <TIM_SlaveTimer_SetConfig+0x104>
 80036a2:	2b30      	cmp	r3, #48	; 0x30
 80036a4:	d806      	bhi.n	80036b4 <TIM_SlaveTimer_SetConfig+0x5c>
 80036a6:	2b10      	cmp	r3, #16
 80036a8:	d058      	beq.n	800375c <TIM_SlaveTimer_SetConfig+0x104>
 80036aa:	2b20      	cmp	r3, #32
 80036ac:	d056      	beq.n	800375c <TIM_SlaveTimer_SetConfig+0x104>
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d054      	beq.n	800375c <TIM_SlaveTimer_SetConfig+0x104>
        assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
        break;
      }

    default:
      break;
 80036b2:	e054      	b.n	800375e <TIM_SlaveTimer_SetConfig+0x106>
  switch (sSlaveConfig->InputTrigger)
 80036b4:	2b50      	cmp	r3, #80	; 0x50
 80036b6:	d03d      	beq.n	8003734 <TIM_SlaveTimer_SetConfig+0xdc>
 80036b8:	2b50      	cmp	r3, #80	; 0x50
 80036ba:	d802      	bhi.n	80036c2 <TIM_SlaveTimer_SetConfig+0x6a>
 80036bc:	2b40      	cmp	r3, #64	; 0x40
 80036be:	d010      	beq.n	80036e2 <TIM_SlaveTimer_SetConfig+0x8a>
      break;
 80036c0:	e04d      	b.n	800375e <TIM_SlaveTimer_SetConfig+0x106>
  switch (sSlaveConfig->InputTrigger)
 80036c2:	2b60      	cmp	r3, #96	; 0x60
 80036c4:	d040      	beq.n	8003748 <TIM_SlaveTimer_SetConfig+0xf0>
 80036c6:	2b70      	cmp	r3, #112	; 0x70
 80036c8:	d000      	beq.n	80036cc <TIM_SlaveTimer_SetConfig+0x74>
      break;
 80036ca:	e048      	b.n	800375e <TIM_SlaveTimer_SetConfig+0x106>
      TIM_ETR_SetConfig(htim->Instance,
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6818      	ldr	r0, [r3, #0]
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	68d9      	ldr	r1, [r3, #12]
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	689a      	ldr	r2, [r3, #8]
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	691b      	ldr	r3, [r3, #16]
 80036dc:	f000 f8be 	bl	800385c <TIM_ETR_SetConfig>
      break;
 80036e0:	e03d      	b.n	800375e <TIM_SlaveTimer_SetConfig+0x106>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	2b05      	cmp	r3, #5
 80036e8:	d101      	bne.n	80036ee <TIM_SlaveTimer_SetConfig+0x96>
        return HAL_ERROR;
 80036ea:	2301      	movs	r3, #1
 80036ec:	e038      	b.n	8003760 <TIM_SlaveTimer_SetConfig+0x108>
      tmpccer = htim->Instance->CCER;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	6a1b      	ldr	r3, [r3, #32]
 80036f4:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	6a1a      	ldr	r2, [r3, #32]
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f022 0201 	bic.w	r2, r2, #1
 8003704:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	699b      	ldr	r3, [r3, #24]
 800370c:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003714:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	691b      	ldr	r3, [r3, #16]
 800371a:	011b      	lsls	r3, r3, #4
 800371c:	68fa      	ldr	r2, [r7, #12]
 800371e:	4313      	orrs	r3, r2
 8003720:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	68fa      	ldr	r2, [r7, #12]
 8003728:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	693a      	ldr	r2, [r7, #16]
 8003730:	621a      	str	r2, [r3, #32]
      break;
 8003732:	e014      	b.n	800375e <TIM_SlaveTimer_SetConfig+0x106>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6818      	ldr	r0, [r3, #0]
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	6899      	ldr	r1, [r3, #8]
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	691b      	ldr	r3, [r3, #16]
 8003740:	461a      	mov	r2, r3
 8003742:	f000 f811 	bl	8003768 <TIM_TI1_ConfigInputStage>
      break;
 8003746:	e00a      	b.n	800375e <TIM_SlaveTimer_SetConfig+0x106>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6818      	ldr	r0, [r3, #0]
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	6899      	ldr	r1, [r3, #8]
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	691b      	ldr	r3, [r3, #16]
 8003754:	461a      	mov	r2, r3
 8003756:	f000 f836 	bl	80037c6 <TIM_TI2_ConfigInputStage>
      break;
 800375a:	e000      	b.n	800375e <TIM_SlaveTimer_SetConfig+0x106>
        break;
 800375c:	bf00      	nop
  }
  return HAL_OK;
 800375e:	2300      	movs	r3, #0
}
 8003760:	4618      	mov	r0, r3
 8003762:	3718      	adds	r7, #24
 8003764:	46bd      	mov	sp, r7
 8003766:	bd80      	pop	{r7, pc}

08003768 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003768:	b480      	push	{r7}
 800376a:	b087      	sub	sp, #28
 800376c:	af00      	add	r7, sp, #0
 800376e:	60f8      	str	r0, [r7, #12]
 8003770:	60b9      	str	r1, [r7, #8]
 8003772:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	6a1b      	ldr	r3, [r3, #32]
 8003778:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	6a1b      	ldr	r3, [r3, #32]
 800377e:	f023 0201 	bic.w	r2, r3, #1
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	699b      	ldr	r3, [r3, #24]
 800378a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800378c:	693b      	ldr	r3, [r7, #16]
 800378e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003792:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	011b      	lsls	r3, r3, #4
 8003798:	693a      	ldr	r2, [r7, #16]
 800379a:	4313      	orrs	r3, r2
 800379c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800379e:	697b      	ldr	r3, [r7, #20]
 80037a0:	f023 030a 	bic.w	r3, r3, #10
 80037a4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80037a6:	697a      	ldr	r2, [r7, #20]
 80037a8:	68bb      	ldr	r3, [r7, #8]
 80037aa:	4313      	orrs	r3, r2
 80037ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	693a      	ldr	r2, [r7, #16]
 80037b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	697a      	ldr	r2, [r7, #20]
 80037b8:	621a      	str	r2, [r3, #32]
}
 80037ba:	bf00      	nop
 80037bc:	371c      	adds	r7, #28
 80037be:	46bd      	mov	sp, r7
 80037c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c4:	4770      	bx	lr

080037c6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80037c6:	b480      	push	{r7}
 80037c8:	b087      	sub	sp, #28
 80037ca:	af00      	add	r7, sp, #0
 80037cc:	60f8      	str	r0, [r7, #12]
 80037ce:	60b9      	str	r1, [r7, #8]
 80037d0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	6a1b      	ldr	r3, [r3, #32]
 80037d6:	f023 0210 	bic.w	r2, r3, #16
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	699b      	ldr	r3, [r3, #24]
 80037e2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	6a1b      	ldr	r3, [r3, #32]
 80037e8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80037ea:	697b      	ldr	r3, [r7, #20]
 80037ec:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80037f0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	031b      	lsls	r3, r3, #12
 80037f6:	697a      	ldr	r2, [r7, #20]
 80037f8:	4313      	orrs	r3, r2
 80037fa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80037fc:	693b      	ldr	r3, [r7, #16]
 80037fe:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003802:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003804:	68bb      	ldr	r3, [r7, #8]
 8003806:	011b      	lsls	r3, r3, #4
 8003808:	693a      	ldr	r2, [r7, #16]
 800380a:	4313      	orrs	r3, r2
 800380c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	697a      	ldr	r2, [r7, #20]
 8003812:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	693a      	ldr	r2, [r7, #16]
 8003818:	621a      	str	r2, [r3, #32]
}
 800381a:	bf00      	nop
 800381c:	371c      	adds	r7, #28
 800381e:	46bd      	mov	sp, r7
 8003820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003824:	4770      	bx	lr

08003826 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003826:	b480      	push	{r7}
 8003828:	b085      	sub	sp, #20
 800382a:	af00      	add	r7, sp, #0
 800382c:	6078      	str	r0, [r7, #4]
 800382e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	689b      	ldr	r3, [r3, #8]
 8003834:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800383c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800383e:	683a      	ldr	r2, [r7, #0]
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	4313      	orrs	r3, r2
 8003844:	f043 0307 	orr.w	r3, r3, #7
 8003848:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	68fa      	ldr	r2, [r7, #12]
 800384e:	609a      	str	r2, [r3, #8]
}
 8003850:	bf00      	nop
 8003852:	3714      	adds	r7, #20
 8003854:	46bd      	mov	sp, r7
 8003856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385a:	4770      	bx	lr

0800385c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800385c:	b480      	push	{r7}
 800385e:	b087      	sub	sp, #28
 8003860:	af00      	add	r7, sp, #0
 8003862:	60f8      	str	r0, [r7, #12]
 8003864:	60b9      	str	r1, [r7, #8]
 8003866:	607a      	str	r2, [r7, #4]
 8003868:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	689b      	ldr	r3, [r3, #8]
 800386e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003870:	697b      	ldr	r3, [r7, #20]
 8003872:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003876:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003878:	683b      	ldr	r3, [r7, #0]
 800387a:	021a      	lsls	r2, r3, #8
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	431a      	orrs	r2, r3
 8003880:	68bb      	ldr	r3, [r7, #8]
 8003882:	4313      	orrs	r3, r2
 8003884:	697a      	ldr	r2, [r7, #20]
 8003886:	4313      	orrs	r3, r2
 8003888:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	697a      	ldr	r2, [r7, #20]
 800388e:	609a      	str	r2, [r3, #8]
}
 8003890:	bf00      	nop
 8003892:	371c      	adds	r7, #28
 8003894:	46bd      	mov	sp, r7
 8003896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389a:	4770      	bx	lr

0800389c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800389c:	b480      	push	{r7}
 800389e:	b087      	sub	sp, #28
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	60f8      	str	r0, [r7, #12]
 80038a4:	60b9      	str	r1, [r7, #8]
 80038a6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80038a8:	68bb      	ldr	r3, [r7, #8]
 80038aa:	f003 031f 	and.w	r3, r3, #31
 80038ae:	2201      	movs	r2, #1
 80038b0:	fa02 f303 	lsl.w	r3, r2, r3
 80038b4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	6a1a      	ldr	r2, [r3, #32]
 80038ba:	697b      	ldr	r3, [r7, #20]
 80038bc:	43db      	mvns	r3, r3
 80038be:	401a      	ands	r2, r3
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	6a1a      	ldr	r2, [r3, #32]
 80038c8:	68bb      	ldr	r3, [r7, #8]
 80038ca:	f003 031f 	and.w	r3, r3, #31
 80038ce:	6879      	ldr	r1, [r7, #4]
 80038d0:	fa01 f303 	lsl.w	r3, r1, r3
 80038d4:	431a      	orrs	r2, r3
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	621a      	str	r2, [r3, #32]
}
 80038da:	bf00      	nop
 80038dc:	371c      	adds	r7, #28
 80038de:	46bd      	mov	sp, r7
 80038e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e4:	4770      	bx	lr
	...

080038e8 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b084      	sub	sp, #16
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
 80038f0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d109      	bne.n	800390c <HAL_TIMEx_PWMN_Start+0x24>
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80038fe:	b2db      	uxtb	r3, r3
 8003900:	2b01      	cmp	r3, #1
 8003902:	bf14      	ite	ne
 8003904:	2301      	movne	r3, #1
 8003906:	2300      	moveq	r3, #0
 8003908:	b2db      	uxtb	r3, r3
 800390a:	e022      	b.n	8003952 <HAL_TIMEx_PWMN_Start+0x6a>
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	2b04      	cmp	r3, #4
 8003910:	d109      	bne.n	8003926 <HAL_TIMEx_PWMN_Start+0x3e>
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003918:	b2db      	uxtb	r3, r3
 800391a:	2b01      	cmp	r3, #1
 800391c:	bf14      	ite	ne
 800391e:	2301      	movne	r3, #1
 8003920:	2300      	moveq	r3, #0
 8003922:	b2db      	uxtb	r3, r3
 8003924:	e015      	b.n	8003952 <HAL_TIMEx_PWMN_Start+0x6a>
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	2b08      	cmp	r3, #8
 800392a:	d109      	bne.n	8003940 <HAL_TIMEx_PWMN_Start+0x58>
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8003932:	b2db      	uxtb	r3, r3
 8003934:	2b01      	cmp	r3, #1
 8003936:	bf14      	ite	ne
 8003938:	2301      	movne	r3, #1
 800393a:	2300      	moveq	r3, #0
 800393c:	b2db      	uxtb	r3, r3
 800393e:	e008      	b.n	8003952 <HAL_TIMEx_PWMN_Start+0x6a>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8003946:	b2db      	uxtb	r3, r3
 8003948:	2b01      	cmp	r3, #1
 800394a:	bf14      	ite	ne
 800394c:	2301      	movne	r3, #1
 800394e:	2300      	moveq	r3, #0
 8003950:	b2db      	uxtb	r3, r3
 8003952:	2b00      	cmp	r3, #0
 8003954:	d001      	beq.n	800395a <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8003956:	2301      	movs	r3, #1
 8003958:	e05a      	b.n	8003a10 <HAL_TIMEx_PWMN_Start+0x128>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	2b00      	cmp	r3, #0
 800395e:	d104      	bne.n	800396a <HAL_TIMEx_PWMN_Start+0x82>
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2202      	movs	r2, #2
 8003964:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003968:	e013      	b.n	8003992 <HAL_TIMEx_PWMN_Start+0xaa>
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	2b04      	cmp	r3, #4
 800396e:	d104      	bne.n	800397a <HAL_TIMEx_PWMN_Start+0x92>
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2202      	movs	r2, #2
 8003974:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003978:	e00b      	b.n	8003992 <HAL_TIMEx_PWMN_Start+0xaa>
 800397a:	683b      	ldr	r3, [r7, #0]
 800397c:	2b08      	cmp	r3, #8
 800397e:	d104      	bne.n	800398a <HAL_TIMEx_PWMN_Start+0xa2>
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2202      	movs	r2, #2
 8003984:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003988:	e003      	b.n	8003992 <HAL_TIMEx_PWMN_Start+0xaa>
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2202      	movs	r2, #2
 800398e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	2204      	movs	r2, #4
 8003998:	6839      	ldr	r1, [r7, #0]
 800399a:	4618      	mov	r0, r3
 800399c:	f000 f93e 	bl	8003c1c <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80039ae:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	4a18      	ldr	r2, [pc, #96]	; (8003a18 <HAL_TIMEx_PWMN_Start+0x130>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d009      	beq.n	80039ce <HAL_TIMEx_PWMN_Start+0xe6>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039c2:	d004      	beq.n	80039ce <HAL_TIMEx_PWMN_Start+0xe6>
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	4a14      	ldr	r2, [pc, #80]	; (8003a1c <HAL_TIMEx_PWMN_Start+0x134>)
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d115      	bne.n	80039fa <HAL_TIMEx_PWMN_Start+0x112>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	689a      	ldr	r2, [r3, #8]
 80039d4:	4b12      	ldr	r3, [pc, #72]	; (8003a20 <HAL_TIMEx_PWMN_Start+0x138>)
 80039d6:	4013      	ands	r3, r2
 80039d8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	2b06      	cmp	r3, #6
 80039de:	d015      	beq.n	8003a0c <HAL_TIMEx_PWMN_Start+0x124>
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039e6:	d011      	beq.n	8003a0c <HAL_TIMEx_PWMN_Start+0x124>
    {
      __HAL_TIM_ENABLE(htim);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	681a      	ldr	r2, [r3, #0]
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f042 0201 	orr.w	r2, r2, #1
 80039f6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039f8:	e008      	b.n	8003a0c <HAL_TIMEx_PWMN_Start+0x124>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	681a      	ldr	r2, [r3, #0]
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f042 0201 	orr.w	r2, r2, #1
 8003a08:	601a      	str	r2, [r3, #0]
 8003a0a:	e000      	b.n	8003a0e <HAL_TIMEx_PWMN_Start+0x126>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a0c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003a0e:	2300      	movs	r3, #0
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	3710      	adds	r7, #16
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bd80      	pop	{r7, pc}
 8003a18:	40012c00 	.word	0x40012c00
 8003a1c:	40014000 	.word	0x40014000
 8003a20:	00010007 	.word	0x00010007

08003a24 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003a24:	b480      	push	{r7}
 8003a26:	b085      	sub	sp, #20
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
 8003a2c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a34:	2b01      	cmp	r3, #1
 8003a36:	d101      	bne.n	8003a3c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003a38:	2302      	movs	r3, #2
 8003a3a:	e04f      	b.n	8003adc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2201      	movs	r2, #1
 8003a40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2202      	movs	r2, #2
 8003a48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	685b      	ldr	r3, [r3, #4]
 8003a52:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	689b      	ldr	r3, [r3, #8]
 8003a5a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4a21      	ldr	r2, [pc, #132]	; (8003ae8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8003a62:	4293      	cmp	r3, r2
 8003a64:	d108      	bne.n	8003a78 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8003a6c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	685b      	ldr	r3, [r3, #4]
 8003a72:	68fa      	ldr	r2, [r7, #12]
 8003a74:	4313      	orrs	r3, r2
 8003a76:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a7e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	68fa      	ldr	r2, [r7, #12]
 8003a86:	4313      	orrs	r3, r2
 8003a88:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	68fa      	ldr	r2, [r7, #12]
 8003a90:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	4a14      	ldr	r2, [pc, #80]	; (8003ae8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8003a98:	4293      	cmp	r3, r2
 8003a9a:	d009      	beq.n	8003ab0 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003aa4:	d004      	beq.n	8003ab0 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	4a10      	ldr	r2, [pc, #64]	; (8003aec <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003aac:	4293      	cmp	r3, r2
 8003aae:	d10c      	bne.n	8003aca <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003ab0:	68bb      	ldr	r3, [r7, #8]
 8003ab2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003ab6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	689b      	ldr	r3, [r3, #8]
 8003abc:	68ba      	ldr	r2, [r7, #8]
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	68ba      	ldr	r2, [r7, #8]
 8003ac8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2201      	movs	r2, #1
 8003ace:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003ada:	2300      	movs	r3, #0
}
 8003adc:	4618      	mov	r0, r3
 8003ade:	3714      	adds	r7, #20
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae6:	4770      	bx	lr
 8003ae8:	40012c00 	.word	0x40012c00
 8003aec:	40014000 	.word	0x40014000

08003af0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003af0:	b480      	push	{r7}
 8003af2:	b085      	sub	sp, #20
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
 8003af8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003afa:	2300      	movs	r3, #0
 8003afc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b04:	2b01      	cmp	r3, #1
 8003b06:	d101      	bne.n	8003b0c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003b08:	2302      	movs	r3, #2
 8003b0a:	e060      	b.n	8003bce <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2201      	movs	r2, #1
 8003b10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	68db      	ldr	r3, [r3, #12]
 8003b1e:	4313      	orrs	r3, r2
 8003b20:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003b28:	683b      	ldr	r3, [r7, #0]
 8003b2a:	689b      	ldr	r3, [r3, #8]
 8003b2c:	4313      	orrs	r3, r2
 8003b2e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4313      	orrs	r3, r2
 8003b4a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	691b      	ldr	r3, [r3, #16]
 8003b56:	4313      	orrs	r3, r2
 8003b58:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	695b      	ldr	r3, [r3, #20]
 8003b64:	4313      	orrs	r3, r2
 8003b66:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b72:	4313      	orrs	r3, r2
 8003b74:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	699b      	ldr	r3, [r3, #24]
 8003b80:	041b      	lsls	r3, r3, #16
 8003b82:	4313      	orrs	r3, r2
 8003b84:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	4a14      	ldr	r2, [pc, #80]	; (8003bdc <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	d115      	bne.n	8003bbc <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b9a:	051b      	lsls	r3, r3, #20
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	69db      	ldr	r3, [r3, #28]
 8003baa:	4313      	orrs	r3, r2
 8003bac:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	6a1b      	ldr	r3, [r3, #32]
 8003bb8:	4313      	orrs	r3, r2
 8003bba:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	68fa      	ldr	r2, [r7, #12]
 8003bc2:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003bcc:	2300      	movs	r3, #0
}
 8003bce:	4618      	mov	r0, r3
 8003bd0:	3714      	adds	r7, #20
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd8:	4770      	bx	lr
 8003bda:	bf00      	nop
 8003bdc:	40012c00 	.word	0x40012c00

08003be0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003be0:	b480      	push	{r7}
 8003be2:	b083      	sub	sp, #12
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003be8:	bf00      	nop
 8003bea:	370c      	adds	r7, #12
 8003bec:	46bd      	mov	sp, r7
 8003bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf2:	4770      	bx	lr

08003bf4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	b083      	sub	sp, #12
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003bfc:	bf00      	nop
 8003bfe:	370c      	adds	r7, #12
 8003c00:	46bd      	mov	sp, r7
 8003c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c06:	4770      	bx	lr

08003c08 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003c08:	b480      	push	{r7}
 8003c0a:	b083      	sub	sp, #12
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003c10:	bf00      	nop
 8003c12:	370c      	adds	r7, #12
 8003c14:	46bd      	mov	sp, r7
 8003c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1a:	4770      	bx	lr

08003c1c <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	b087      	sub	sp, #28
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	60f8      	str	r0, [r7, #12]
 8003c24:	60b9      	str	r1, [r7, #8]
 8003c26:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003c28:	68bb      	ldr	r3, [r7, #8]
 8003c2a:	f003 031f 	and.w	r3, r3, #31
 8003c2e:	2204      	movs	r2, #4
 8003c30:	fa02 f303 	lsl.w	r3, r2, r3
 8003c34:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	6a1a      	ldr	r2, [r3, #32]
 8003c3a:	697b      	ldr	r3, [r7, #20]
 8003c3c:	43db      	mvns	r3, r3
 8003c3e:	401a      	ands	r2, r3
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	6a1a      	ldr	r2, [r3, #32]
 8003c48:	68bb      	ldr	r3, [r7, #8]
 8003c4a:	f003 031f 	and.w	r3, r3, #31
 8003c4e:	6879      	ldr	r1, [r7, #4]
 8003c50:	fa01 f303 	lsl.w	r3, r1, r3
 8003c54:	431a      	orrs	r2, r3
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	621a      	str	r2, [r3, #32]
}
 8003c5a:	bf00      	nop
 8003c5c:	371c      	adds	r7, #28
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c64:	4770      	bx	lr
	...

08003c68 <__libc_init_array>:
 8003c68:	b570      	push	{r4, r5, r6, lr}
 8003c6a:	4e0d      	ldr	r6, [pc, #52]	; (8003ca0 <__libc_init_array+0x38>)
 8003c6c:	4c0d      	ldr	r4, [pc, #52]	; (8003ca4 <__libc_init_array+0x3c>)
 8003c6e:	1ba4      	subs	r4, r4, r6
 8003c70:	10a4      	asrs	r4, r4, #2
 8003c72:	2500      	movs	r5, #0
 8003c74:	42a5      	cmp	r5, r4
 8003c76:	d109      	bne.n	8003c8c <__libc_init_array+0x24>
 8003c78:	4e0b      	ldr	r6, [pc, #44]	; (8003ca8 <__libc_init_array+0x40>)
 8003c7a:	4c0c      	ldr	r4, [pc, #48]	; (8003cac <__libc_init_array+0x44>)
 8003c7c:	f000 fd6c 	bl	8004758 <_init>
 8003c80:	1ba4      	subs	r4, r4, r6
 8003c82:	10a4      	asrs	r4, r4, #2
 8003c84:	2500      	movs	r5, #0
 8003c86:	42a5      	cmp	r5, r4
 8003c88:	d105      	bne.n	8003c96 <__libc_init_array+0x2e>
 8003c8a:	bd70      	pop	{r4, r5, r6, pc}
 8003c8c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003c90:	4798      	blx	r3
 8003c92:	3501      	adds	r5, #1
 8003c94:	e7ee      	b.n	8003c74 <__libc_init_array+0xc>
 8003c96:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003c9a:	4798      	blx	r3
 8003c9c:	3501      	adds	r5, #1
 8003c9e:	e7f2      	b.n	8003c86 <__libc_init_array+0x1e>
 8003ca0:	08004b80 	.word	0x08004b80
 8003ca4:	08004b80 	.word	0x08004b80
 8003ca8:	08004b80 	.word	0x08004b80
 8003cac:	08004b84 	.word	0x08004b84

08003cb0 <memset>:
 8003cb0:	4402      	add	r2, r0
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d100      	bne.n	8003cba <memset+0xa>
 8003cb8:	4770      	bx	lr
 8003cba:	f803 1b01 	strb.w	r1, [r3], #1
 8003cbe:	e7f9      	b.n	8003cb4 <memset+0x4>

08003cc0 <sinf>:
 8003cc0:	ee10 3a10 	vmov	r3, s0
 8003cc4:	b507      	push	{r0, r1, r2, lr}
 8003cc6:	4a1d      	ldr	r2, [pc, #116]	; (8003d3c <sinf+0x7c>)
 8003cc8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	dc05      	bgt.n	8003cdc <sinf+0x1c>
 8003cd0:	eddf 0a1b 	vldr	s1, [pc, #108]	; 8003d40 <sinf+0x80>
 8003cd4:	2000      	movs	r0, #0
 8003cd6:	f000 fc41 	bl	800455c <__kernel_sinf>
 8003cda:	e004      	b.n	8003ce6 <sinf+0x26>
 8003cdc:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8003ce0:	db04      	blt.n	8003cec <sinf+0x2c>
 8003ce2:	ee30 0a40 	vsub.f32	s0, s0, s0
 8003ce6:	b003      	add	sp, #12
 8003ce8:	f85d fb04 	ldr.w	pc, [sp], #4
 8003cec:	4668      	mov	r0, sp
 8003cee:	f000 f829 	bl	8003d44 <__ieee754_rem_pio2f>
 8003cf2:	f000 0003 	and.w	r0, r0, #3
 8003cf6:	2801      	cmp	r0, #1
 8003cf8:	d008      	beq.n	8003d0c <sinf+0x4c>
 8003cfa:	2802      	cmp	r0, #2
 8003cfc:	d00d      	beq.n	8003d1a <sinf+0x5a>
 8003cfe:	b9b0      	cbnz	r0, 8003d2e <sinf+0x6e>
 8003d00:	2001      	movs	r0, #1
 8003d02:	eddd 0a01 	vldr	s1, [sp, #4]
 8003d06:	ed9d 0a00 	vldr	s0, [sp]
 8003d0a:	e7e4      	b.n	8003cd6 <sinf+0x16>
 8003d0c:	eddd 0a01 	vldr	s1, [sp, #4]
 8003d10:	ed9d 0a00 	vldr	s0, [sp]
 8003d14:	f000 f942 	bl	8003f9c <__kernel_cosf>
 8003d18:	e7e5      	b.n	8003ce6 <sinf+0x26>
 8003d1a:	2001      	movs	r0, #1
 8003d1c:	eddd 0a01 	vldr	s1, [sp, #4]
 8003d20:	ed9d 0a00 	vldr	s0, [sp]
 8003d24:	f000 fc1a 	bl	800455c <__kernel_sinf>
 8003d28:	eeb1 0a40 	vneg.f32	s0, s0
 8003d2c:	e7db      	b.n	8003ce6 <sinf+0x26>
 8003d2e:	eddd 0a01 	vldr	s1, [sp, #4]
 8003d32:	ed9d 0a00 	vldr	s0, [sp]
 8003d36:	f000 f931 	bl	8003f9c <__kernel_cosf>
 8003d3a:	e7f5      	b.n	8003d28 <sinf+0x68>
 8003d3c:	3f490fd8 	.word	0x3f490fd8
 8003d40:	00000000 	.word	0x00000000

08003d44 <__ieee754_rem_pio2f>:
 8003d44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d46:	ee10 6a10 	vmov	r6, s0
 8003d4a:	4b86      	ldr	r3, [pc, #536]	; (8003f64 <__ieee754_rem_pio2f+0x220>)
 8003d4c:	f026 4400 	bic.w	r4, r6, #2147483648	; 0x80000000
 8003d50:	429c      	cmp	r4, r3
 8003d52:	b087      	sub	sp, #28
 8003d54:	4605      	mov	r5, r0
 8003d56:	dc05      	bgt.n	8003d64 <__ieee754_rem_pio2f+0x20>
 8003d58:	2300      	movs	r3, #0
 8003d5a:	ed85 0a00 	vstr	s0, [r5]
 8003d5e:	6043      	str	r3, [r0, #4]
 8003d60:	2000      	movs	r0, #0
 8003d62:	e020      	b.n	8003da6 <__ieee754_rem_pio2f+0x62>
 8003d64:	4b80      	ldr	r3, [pc, #512]	; (8003f68 <__ieee754_rem_pio2f+0x224>)
 8003d66:	429c      	cmp	r4, r3
 8003d68:	dc38      	bgt.n	8003ddc <__ieee754_rem_pio2f+0x98>
 8003d6a:	2e00      	cmp	r6, #0
 8003d6c:	f024 040f 	bic.w	r4, r4, #15
 8003d70:	ed9f 7a7e 	vldr	s14, [pc, #504]	; 8003f6c <__ieee754_rem_pio2f+0x228>
 8003d74:	4b7e      	ldr	r3, [pc, #504]	; (8003f70 <__ieee754_rem_pio2f+0x22c>)
 8003d76:	dd18      	ble.n	8003daa <__ieee754_rem_pio2f+0x66>
 8003d78:	429c      	cmp	r4, r3
 8003d7a:	ee70 7a47 	vsub.f32	s15, s0, s14
 8003d7e:	bf09      	itett	eq
 8003d80:	ed9f 7a7c 	vldreq	s14, [pc, #496]	; 8003f74 <__ieee754_rem_pio2f+0x230>
 8003d84:	ed9f 7a7c 	vldrne	s14, [pc, #496]	; 8003f78 <__ieee754_rem_pio2f+0x234>
 8003d88:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8003d8c:	ed9f 7a7b 	vldreq	s14, [pc, #492]	; 8003f7c <__ieee754_rem_pio2f+0x238>
 8003d90:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8003d94:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8003d98:	edc0 6a00 	vstr	s13, [r0]
 8003d9c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003da0:	edc0 7a01 	vstr	s15, [r0, #4]
 8003da4:	2001      	movs	r0, #1
 8003da6:	b007      	add	sp, #28
 8003da8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003daa:	429c      	cmp	r4, r3
 8003dac:	ee70 7a07 	vadd.f32	s15, s0, s14
 8003db0:	bf09      	itett	eq
 8003db2:	ed9f 7a70 	vldreq	s14, [pc, #448]	; 8003f74 <__ieee754_rem_pio2f+0x230>
 8003db6:	ed9f 7a70 	vldrne	s14, [pc, #448]	; 8003f78 <__ieee754_rem_pio2f+0x234>
 8003dba:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8003dbe:	ed9f 7a6f 	vldreq	s14, [pc, #444]	; 8003f7c <__ieee754_rem_pio2f+0x238>
 8003dc2:	ee77 6a87 	vadd.f32	s13, s15, s14
 8003dc6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8003dca:	edc0 6a00 	vstr	s13, [r0]
 8003dce:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003dd2:	edc0 7a01 	vstr	s15, [r0, #4]
 8003dd6:	f04f 30ff 	mov.w	r0, #4294967295
 8003dda:	e7e4      	b.n	8003da6 <__ieee754_rem_pio2f+0x62>
 8003ddc:	4b68      	ldr	r3, [pc, #416]	; (8003f80 <__ieee754_rem_pio2f+0x23c>)
 8003dde:	429c      	cmp	r4, r3
 8003de0:	dc71      	bgt.n	8003ec6 <__ieee754_rem_pio2f+0x182>
 8003de2:	f000 fc03 	bl	80045ec <fabsf>
 8003de6:	ed9f 7a67 	vldr	s14, [pc, #412]	; 8003f84 <__ieee754_rem_pio2f+0x240>
 8003dea:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8003dee:	eee0 7a07 	vfma.f32	s15, s0, s14
 8003df2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003df6:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8003dfa:	ee17 0a90 	vmov	r0, s15
 8003dfe:	eddf 7a5b 	vldr	s15, [pc, #364]	; 8003f6c <__ieee754_rem_pio2f+0x228>
 8003e02:	eeb1 7a46 	vneg.f32	s14, s12
 8003e06:	eea7 0a27 	vfma.f32	s0, s14, s15
 8003e0a:	281f      	cmp	r0, #31
 8003e0c:	eddf 7a5a 	vldr	s15, [pc, #360]	; 8003f78 <__ieee754_rem_pio2f+0x234>
 8003e10:	ee66 7a27 	vmul.f32	s15, s12, s15
 8003e14:	ee70 6a67 	vsub.f32	s13, s0, s15
 8003e18:	ee16 3a90 	vmov	r3, s13
 8003e1c:	dc1c      	bgt.n	8003e58 <__ieee754_rem_pio2f+0x114>
 8003e1e:	1e47      	subs	r7, r0, #1
 8003e20:	4959      	ldr	r1, [pc, #356]	; (8003f88 <__ieee754_rem_pio2f+0x244>)
 8003e22:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 8003e26:	f024 02ff 	bic.w	r2, r4, #255	; 0xff
 8003e2a:	428a      	cmp	r2, r1
 8003e2c:	d014      	beq.n	8003e58 <__ieee754_rem_pio2f+0x114>
 8003e2e:	602b      	str	r3, [r5, #0]
 8003e30:	ed95 7a00 	vldr	s14, [r5]
 8003e34:	ee30 0a47 	vsub.f32	s0, s0, s14
 8003e38:	2e00      	cmp	r6, #0
 8003e3a:	ee30 0a67 	vsub.f32	s0, s0, s15
 8003e3e:	ed85 0a01 	vstr	s0, [r5, #4]
 8003e42:	dab0      	bge.n	8003da6 <__ieee754_rem_pio2f+0x62>
 8003e44:	eeb1 7a47 	vneg.f32	s14, s14
 8003e48:	eeb1 0a40 	vneg.f32	s0, s0
 8003e4c:	ed85 7a00 	vstr	s14, [r5]
 8003e50:	ed85 0a01 	vstr	s0, [r5, #4]
 8003e54:	4240      	negs	r0, r0
 8003e56:	e7a6      	b.n	8003da6 <__ieee754_rem_pio2f+0x62>
 8003e58:	15e4      	asrs	r4, r4, #23
 8003e5a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8003e5e:	1aa2      	subs	r2, r4, r2
 8003e60:	2a08      	cmp	r2, #8
 8003e62:	dde4      	ble.n	8003e2e <__ieee754_rem_pio2f+0xea>
 8003e64:	eddf 7a43 	vldr	s15, [pc, #268]	; 8003f74 <__ieee754_rem_pio2f+0x230>
 8003e68:	eef0 6a40 	vmov.f32	s13, s0
 8003e6c:	eee7 6a27 	vfma.f32	s13, s14, s15
 8003e70:	ee30 0a66 	vsub.f32	s0, s0, s13
 8003e74:	eea7 0a27 	vfma.f32	s0, s14, s15
 8003e78:	eddf 7a40 	vldr	s15, [pc, #256]	; 8003f7c <__ieee754_rem_pio2f+0x238>
 8003e7c:	ee96 0a27 	vfnms.f32	s0, s12, s15
 8003e80:	ee76 5ac0 	vsub.f32	s11, s13, s0
 8003e84:	eef0 7a40 	vmov.f32	s15, s0
 8003e88:	ee15 3a90 	vmov	r3, s11
 8003e8c:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8003e90:	1aa4      	subs	r4, r4, r2
 8003e92:	2c19      	cmp	r4, #25
 8003e94:	dc04      	bgt.n	8003ea0 <__ieee754_rem_pio2f+0x15c>
 8003e96:	edc5 5a00 	vstr	s11, [r5]
 8003e9a:	eeb0 0a66 	vmov.f32	s0, s13
 8003e9e:	e7c7      	b.n	8003e30 <__ieee754_rem_pio2f+0xec>
 8003ea0:	eddf 5a3a 	vldr	s11, [pc, #232]	; 8003f8c <__ieee754_rem_pio2f+0x248>
 8003ea4:	eeb0 0a66 	vmov.f32	s0, s13
 8003ea8:	eea7 0a25 	vfma.f32	s0, s14, s11
 8003eac:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8003eb0:	eee7 7a25 	vfma.f32	s15, s14, s11
 8003eb4:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8003f90 <__ieee754_rem_pio2f+0x24c>
 8003eb8:	eed6 7a07 	vfnms.f32	s15, s12, s14
 8003ebc:	ee30 7a67 	vsub.f32	s14, s0, s15
 8003ec0:	ed85 7a00 	vstr	s14, [r5]
 8003ec4:	e7b4      	b.n	8003e30 <__ieee754_rem_pio2f+0xec>
 8003ec6:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8003eca:	db06      	blt.n	8003eda <__ieee754_rem_pio2f+0x196>
 8003ecc:	ee70 7a40 	vsub.f32	s15, s0, s0
 8003ed0:	edc0 7a01 	vstr	s15, [r0, #4]
 8003ed4:	edc0 7a00 	vstr	s15, [r0]
 8003ed8:	e742      	b.n	8003d60 <__ieee754_rem_pio2f+0x1c>
 8003eda:	15e2      	asrs	r2, r4, #23
 8003edc:	3a86      	subs	r2, #134	; 0x86
 8003ede:	eba4 53c2 	sub.w	r3, r4, r2, lsl #23
 8003ee2:	ee07 3a90 	vmov	s15, r3
 8003ee6:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8003eea:	eddf 6a2a 	vldr	s13, [pc, #168]	; 8003f94 <__ieee754_rem_pio2f+0x250>
 8003eee:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003ef2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003ef6:	ed8d 7a03 	vstr	s14, [sp, #12]
 8003efa:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003efe:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8003f02:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003f06:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003f0a:	ed8d 7a04 	vstr	s14, [sp, #16]
 8003f0e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003f12:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003f16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f1a:	edcd 7a05 	vstr	s15, [sp, #20]
 8003f1e:	d11e      	bne.n	8003f5e <__ieee754_rem_pio2f+0x21a>
 8003f20:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8003f24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f28:	bf0c      	ite	eq
 8003f2a:	2301      	moveq	r3, #1
 8003f2c:	2302      	movne	r3, #2
 8003f2e:	491a      	ldr	r1, [pc, #104]	; (8003f98 <__ieee754_rem_pio2f+0x254>)
 8003f30:	9101      	str	r1, [sp, #4]
 8003f32:	2102      	movs	r1, #2
 8003f34:	9100      	str	r1, [sp, #0]
 8003f36:	a803      	add	r0, sp, #12
 8003f38:	4629      	mov	r1, r5
 8003f3a:	f000 f88d 	bl	8004058 <__kernel_rem_pio2f>
 8003f3e:	2e00      	cmp	r6, #0
 8003f40:	f6bf af31 	bge.w	8003da6 <__ieee754_rem_pio2f+0x62>
 8003f44:	edd5 7a00 	vldr	s15, [r5]
 8003f48:	eef1 7a67 	vneg.f32	s15, s15
 8003f4c:	edc5 7a00 	vstr	s15, [r5]
 8003f50:	edd5 7a01 	vldr	s15, [r5, #4]
 8003f54:	eef1 7a67 	vneg.f32	s15, s15
 8003f58:	edc5 7a01 	vstr	s15, [r5, #4]
 8003f5c:	e77a      	b.n	8003e54 <__ieee754_rem_pio2f+0x110>
 8003f5e:	2303      	movs	r3, #3
 8003f60:	e7e5      	b.n	8003f2e <__ieee754_rem_pio2f+0x1ea>
 8003f62:	bf00      	nop
 8003f64:	3f490fd8 	.word	0x3f490fd8
 8003f68:	4016cbe3 	.word	0x4016cbe3
 8003f6c:	3fc90f80 	.word	0x3fc90f80
 8003f70:	3fc90fd0 	.word	0x3fc90fd0
 8003f74:	37354400 	.word	0x37354400
 8003f78:	37354443 	.word	0x37354443
 8003f7c:	2e85a308 	.word	0x2e85a308
 8003f80:	43490f80 	.word	0x43490f80
 8003f84:	3f22f984 	.word	0x3f22f984
 8003f88:	080047b0 	.word	0x080047b0
 8003f8c:	2e85a300 	.word	0x2e85a300
 8003f90:	248d3132 	.word	0x248d3132
 8003f94:	43800000 	.word	0x43800000
 8003f98:	08004830 	.word	0x08004830

08003f9c <__kernel_cosf>:
 8003f9c:	ee10 3a10 	vmov	r3, s0
 8003fa0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003fa4:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8003fa8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003fac:	da05      	bge.n	8003fba <__kernel_cosf+0x1e>
 8003fae:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8003fb2:	ee17 2a90 	vmov	r2, s15
 8003fb6:	2a00      	cmp	r2, #0
 8003fb8:	d03b      	beq.n	8004032 <__kernel_cosf+0x96>
 8003fba:	ee20 6a00 	vmul.f32	s12, s0, s0
 8003fbe:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8003fc2:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8004038 <__kernel_cosf+0x9c>
 8003fc6:	4a1d      	ldr	r2, [pc, #116]	; (800403c <__kernel_cosf+0xa0>)
 8003fc8:	ee66 7a07 	vmul.f32	s15, s12, s14
 8003fcc:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8004040 <__kernel_cosf+0xa4>
 8003fd0:	eea6 7a25 	vfma.f32	s14, s12, s11
 8003fd4:	4293      	cmp	r3, r2
 8003fd6:	eddf 5a1b 	vldr	s11, [pc, #108]	; 8004044 <__kernel_cosf+0xa8>
 8003fda:	eee7 5a06 	vfma.f32	s11, s14, s12
 8003fde:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8004048 <__kernel_cosf+0xac>
 8003fe2:	eea5 7a86 	vfma.f32	s14, s11, s12
 8003fe6:	eddf 5a19 	vldr	s11, [pc, #100]	; 800404c <__kernel_cosf+0xb0>
 8003fea:	eee7 5a06 	vfma.f32	s11, s14, s12
 8003fee:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8004050 <__kernel_cosf+0xb4>
 8003ff2:	eea5 7a86 	vfma.f32	s14, s11, s12
 8003ff6:	ee60 0ac0 	vnmul.f32	s1, s1, s0
 8003ffa:	ee27 7a06 	vmul.f32	s14, s14, s12
 8003ffe:	eee6 0a07 	vfma.f32	s1, s12, s14
 8004002:	dc04      	bgt.n	800400e <__kernel_cosf+0x72>
 8004004:	ee77 0ae0 	vsub.f32	s1, s15, s1
 8004008:	ee36 0ae0 	vsub.f32	s0, s13, s1
 800400c:	4770      	bx	lr
 800400e:	4a11      	ldr	r2, [pc, #68]	; (8004054 <__kernel_cosf+0xb8>)
 8004010:	4293      	cmp	r3, r2
 8004012:	bfda      	itte	le
 8004014:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 8004018:	ee07 3a10 	vmovle	s14, r3
 800401c:	eeb5 7a02 	vmovgt.f32	s14, #82	; 0x3e900000  0.2812500
 8004020:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004024:	ee36 0ac7 	vsub.f32	s0, s13, s14
 8004028:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800402c:	ee30 0a67 	vsub.f32	s0, s0, s15
 8004030:	4770      	bx	lr
 8004032:	eeb0 0a66 	vmov.f32	s0, s13
 8004036:	4770      	bx	lr
 8004038:	ad47d74e 	.word	0xad47d74e
 800403c:	3e999999 	.word	0x3e999999
 8004040:	310f74f6 	.word	0x310f74f6
 8004044:	b493f27c 	.word	0xb493f27c
 8004048:	37d00d01 	.word	0x37d00d01
 800404c:	bab60b61 	.word	0xbab60b61
 8004050:	3d2aaaab 	.word	0x3d2aaaab
 8004054:	3f480000 	.word	0x3f480000

08004058 <__kernel_rem_pio2f>:
 8004058:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800405c:	ed2d 8b04 	vpush	{d8-d9}
 8004060:	b0d7      	sub	sp, #348	; 0x15c
 8004062:	469b      	mov	fp, r3
 8004064:	460e      	mov	r6, r1
 8004066:	4bbe      	ldr	r3, [pc, #760]	; (8004360 <__kernel_rem_pio2f+0x308>)
 8004068:	9964      	ldr	r1, [sp, #400]	; 0x190
 800406a:	9002      	str	r0, [sp, #8]
 800406c:	f853 9021 	ldr.w	r9, [r3, r1, lsl #2]
 8004070:	9865      	ldr	r0, [sp, #404]	; 0x194
 8004072:	ed9f 7abf 	vldr	s14, [pc, #764]	; 8004370 <__kernel_rem_pio2f+0x318>
 8004076:	1ed1      	subs	r1, r2, #3
 8004078:	2308      	movs	r3, #8
 800407a:	fb91 f1f3 	sdiv	r1, r1, r3
 800407e:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
 8004082:	f10b 3aff 	add.w	sl, fp, #4294967295
 8004086:	1c4c      	adds	r4, r1, #1
 8004088:	eba2 04c4 	sub.w	r4, r2, r4, lsl #3
 800408c:	eba1 050a 	sub.w	r5, r1, sl
 8004090:	aa1a      	add	r2, sp, #104	; 0x68
 8004092:	eb09 070a 	add.w	r7, r9, sl
 8004096:	eb00 0c85 	add.w	ip, r0, r5, lsl #2
 800409a:	4696      	mov	lr, r2
 800409c:	2300      	movs	r3, #0
 800409e:	42bb      	cmp	r3, r7
 80040a0:	dd0f      	ble.n	80040c2 <__kernel_rem_pio2f+0x6a>
 80040a2:	af42      	add	r7, sp, #264	; 0x108
 80040a4:	2200      	movs	r2, #0
 80040a6:	454a      	cmp	r2, r9
 80040a8:	dc27      	bgt.n	80040fa <__kernel_rem_pio2f+0xa2>
 80040aa:	f10d 0c68 	add.w	ip, sp, #104	; 0x68
 80040ae:	eb0b 0302 	add.w	r3, fp, r2
 80040b2:	eb0c 0383 	add.w	r3, ip, r3, lsl #2
 80040b6:	9d02      	ldr	r5, [sp, #8]
 80040b8:	eddf 7aad 	vldr	s15, [pc, #692]	; 8004370 <__kernel_rem_pio2f+0x318>
 80040bc:	f04f 0c00 	mov.w	ip, #0
 80040c0:	e015      	b.n	80040ee <__kernel_rem_pio2f+0x96>
 80040c2:	42dd      	cmn	r5, r3
 80040c4:	bf5d      	ittte	pl
 80040c6:	f85c 2023 	ldrpl.w	r2, [ip, r3, lsl #2]
 80040ca:	ee07 2a90 	vmovpl	s15, r2
 80040ce:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 80040d2:	eef0 7a47 	vmovmi.f32	s15, s14
 80040d6:	ecee 7a01 	vstmia	lr!, {s15}
 80040da:	3301      	adds	r3, #1
 80040dc:	e7df      	b.n	800409e <__kernel_rem_pio2f+0x46>
 80040de:	ecf5 6a01 	vldmia	r5!, {s13}
 80040e2:	ed33 7a01 	vldmdb	r3!, {s14}
 80040e6:	eee6 7a87 	vfma.f32	s15, s13, s14
 80040ea:	f10c 0c01 	add.w	ip, ip, #1
 80040ee:	45d4      	cmp	ip, sl
 80040f0:	ddf5      	ble.n	80040de <__kernel_rem_pio2f+0x86>
 80040f2:	ece7 7a01 	vstmia	r7!, {s15}
 80040f6:	3201      	adds	r2, #1
 80040f8:	e7d5      	b.n	80040a6 <__kernel_rem_pio2f+0x4e>
 80040fa:	ab06      	add	r3, sp, #24
 80040fc:	eb03 0389 	add.w	r3, r3, r9, lsl #2
 8004100:	9304      	str	r3, [sp, #16]
 8004102:	eddf 8a9a 	vldr	s17, [pc, #616]	; 800436c <__kernel_rem_pio2f+0x314>
 8004106:	ed9f 9a98 	vldr	s18, [pc, #608]	; 8004368 <__kernel_rem_pio2f+0x310>
 800410a:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 800410e:	9303      	str	r3, [sp, #12]
 8004110:	464d      	mov	r5, r9
 8004112:	ab56      	add	r3, sp, #344	; 0x158
 8004114:	f105 4780 	add.w	r7, r5, #1073741824	; 0x40000000
 8004118:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 800411c:	3f01      	subs	r7, #1
 800411e:	ed13 0a14 	vldr	s0, [r3, #-80]	; 0xffffffb0
 8004122:	00bf      	lsls	r7, r7, #2
 8004124:	ab56      	add	r3, sp, #344	; 0x158
 8004126:	19da      	adds	r2, r3, r7
 8004128:	3a4c      	subs	r2, #76	; 0x4c
 800412a:	2300      	movs	r3, #0
 800412c:	1ae9      	subs	r1, r5, r3
 800412e:	2900      	cmp	r1, #0
 8004130:	dc4c      	bgt.n	80041cc <__kernel_rem_pio2f+0x174>
 8004132:	4620      	mov	r0, r4
 8004134:	f000 faa4 	bl	8004680 <scalbnf>
 8004138:	eeb0 8a40 	vmov.f32	s16, s0
 800413c:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 8004140:	ee28 0a00 	vmul.f32	s0, s16, s0
 8004144:	f000 fa5a 	bl	80045fc <floorf>
 8004148:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 800414c:	eea0 8a67 	vfms.f32	s16, s0, s15
 8004150:	2c00      	cmp	r4, #0
 8004152:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8004156:	edcd 7a01 	vstr	s15, [sp, #4]
 800415a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800415e:	ee38 8a67 	vsub.f32	s16, s16, s15
 8004162:	dd48      	ble.n	80041f6 <__kernel_rem_pio2f+0x19e>
 8004164:	1e69      	subs	r1, r5, #1
 8004166:	ab06      	add	r3, sp, #24
 8004168:	f1c4 0008 	rsb	r0, r4, #8
 800416c:	f853 c021 	ldr.w	ip, [r3, r1, lsl #2]
 8004170:	9a01      	ldr	r2, [sp, #4]
 8004172:	fa4c f300 	asr.w	r3, ip, r0
 8004176:	441a      	add	r2, r3
 8004178:	4083      	lsls	r3, r0
 800417a:	9201      	str	r2, [sp, #4]
 800417c:	ebac 0203 	sub.w	r2, ip, r3
 8004180:	ab06      	add	r3, sp, #24
 8004182:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 8004186:	f1c4 0307 	rsb	r3, r4, #7
 800418a:	fa42 f803 	asr.w	r8, r2, r3
 800418e:	f1b8 0f00 	cmp.w	r8, #0
 8004192:	dd41      	ble.n	8004218 <__kernel_rem_pio2f+0x1c0>
 8004194:	9b01      	ldr	r3, [sp, #4]
 8004196:	2000      	movs	r0, #0
 8004198:	3301      	adds	r3, #1
 800419a:	9301      	str	r3, [sp, #4]
 800419c:	4601      	mov	r1, r0
 800419e:	4285      	cmp	r5, r0
 80041a0:	dc6d      	bgt.n	800427e <__kernel_rem_pio2f+0x226>
 80041a2:	2c00      	cmp	r4, #0
 80041a4:	dd04      	ble.n	80041b0 <__kernel_rem_pio2f+0x158>
 80041a6:	2c01      	cmp	r4, #1
 80041a8:	d07e      	beq.n	80042a8 <__kernel_rem_pio2f+0x250>
 80041aa:	2c02      	cmp	r4, #2
 80041ac:	f000 8086 	beq.w	80042bc <__kernel_rem_pio2f+0x264>
 80041b0:	f1b8 0f02 	cmp.w	r8, #2
 80041b4:	d130      	bne.n	8004218 <__kernel_rem_pio2f+0x1c0>
 80041b6:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80041ba:	ee30 8a48 	vsub.f32	s16, s0, s16
 80041be:	b359      	cbz	r1, 8004218 <__kernel_rem_pio2f+0x1c0>
 80041c0:	4620      	mov	r0, r4
 80041c2:	f000 fa5d 	bl	8004680 <scalbnf>
 80041c6:	ee38 8a40 	vsub.f32	s16, s16, s0
 80041ca:	e025      	b.n	8004218 <__kernel_rem_pio2f+0x1c0>
 80041cc:	ee60 7a28 	vmul.f32	s15, s0, s17
 80041d0:	a806      	add	r0, sp, #24
 80041d2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80041d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80041da:	eea7 0ac9 	vfms.f32	s0, s15, s18
 80041de:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80041e2:	ee10 1a10 	vmov	r1, s0
 80041e6:	ed32 0a01 	vldmdb	r2!, {s0}
 80041ea:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
 80041ee:	ee37 0a80 	vadd.f32	s0, s15, s0
 80041f2:	3301      	adds	r3, #1
 80041f4:	e79a      	b.n	800412c <__kernel_rem_pio2f+0xd4>
 80041f6:	d106      	bne.n	8004206 <__kernel_rem_pio2f+0x1ae>
 80041f8:	1e6b      	subs	r3, r5, #1
 80041fa:	aa06      	add	r2, sp, #24
 80041fc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004200:	ea4f 2822 	mov.w	r8, r2, asr #8
 8004204:	e7c3      	b.n	800418e <__kernel_rem_pio2f+0x136>
 8004206:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800420a:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800420e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004212:	da31      	bge.n	8004278 <__kernel_rem_pio2f+0x220>
 8004214:	f04f 0800 	mov.w	r8, #0
 8004218:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800421c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004220:	f040 80a8 	bne.w	8004374 <__kernel_rem_pio2f+0x31c>
 8004224:	1e6b      	subs	r3, r5, #1
 8004226:	4618      	mov	r0, r3
 8004228:	2200      	movs	r2, #0
 800422a:	4548      	cmp	r0, r9
 800422c:	da4d      	bge.n	80042ca <__kernel_rem_pio2f+0x272>
 800422e:	2a00      	cmp	r2, #0
 8004230:	f000 8087 	beq.w	8004342 <__kernel_rem_pio2f+0x2ea>
 8004234:	aa06      	add	r2, sp, #24
 8004236:	3c08      	subs	r4, #8
 8004238:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800423c:	2900      	cmp	r1, #0
 800423e:	f000 808d 	beq.w	800435c <__kernel_rem_pio2f+0x304>
 8004242:	4620      	mov	r0, r4
 8004244:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8004248:	9302      	str	r3, [sp, #8]
 800424a:	f000 fa19 	bl	8004680 <scalbnf>
 800424e:	9b02      	ldr	r3, [sp, #8]
 8004250:	ed9f 7a46 	vldr	s14, [pc, #280]	; 800436c <__kernel_rem_pio2f+0x314>
 8004254:	0099      	lsls	r1, r3, #2
 8004256:	aa42      	add	r2, sp, #264	; 0x108
 8004258:	1850      	adds	r0, r2, r1
 800425a:	1d05      	adds	r5, r0, #4
 800425c:	461c      	mov	r4, r3
 800425e:	2c00      	cmp	r4, #0
 8004260:	f280 80b8 	bge.w	80043d4 <__kernel_rem_pio2f+0x37c>
 8004264:	2500      	movs	r5, #0
 8004266:	1b5c      	subs	r4, r3, r5
 8004268:	2c00      	cmp	r4, #0
 800426a:	f2c0 80d8 	blt.w	800441e <__kernel_rem_pio2f+0x3c6>
 800426e:	4f3d      	ldr	r7, [pc, #244]	; (8004364 <__kernel_rem_pio2f+0x30c>)
 8004270:	eddf 7a3f 	vldr	s15, [pc, #252]	; 8004370 <__kernel_rem_pio2f+0x318>
 8004274:	2400      	movs	r4, #0
 8004276:	e0c6      	b.n	8004406 <__kernel_rem_pio2f+0x3ae>
 8004278:	f04f 0802 	mov.w	r8, #2
 800427c:	e78a      	b.n	8004194 <__kernel_rem_pio2f+0x13c>
 800427e:	ab06      	add	r3, sp, #24
 8004280:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8004284:	b949      	cbnz	r1, 800429a <__kernel_rem_pio2f+0x242>
 8004286:	b12b      	cbz	r3, 8004294 <__kernel_rem_pio2f+0x23c>
 8004288:	aa06      	add	r2, sp, #24
 800428a:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 800428e:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 8004292:	2301      	movs	r3, #1
 8004294:	3001      	adds	r0, #1
 8004296:	4619      	mov	r1, r3
 8004298:	e781      	b.n	800419e <__kernel_rem_pio2f+0x146>
 800429a:	aa06      	add	r2, sp, #24
 800429c:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 80042a0:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 80042a4:	460b      	mov	r3, r1
 80042a6:	e7f5      	b.n	8004294 <__kernel_rem_pio2f+0x23c>
 80042a8:	1e68      	subs	r0, r5, #1
 80042aa:	ab06      	add	r3, sp, #24
 80042ac:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80042b0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80042b4:	aa06      	add	r2, sp, #24
 80042b6:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 80042ba:	e779      	b.n	80041b0 <__kernel_rem_pio2f+0x158>
 80042bc:	1e68      	subs	r0, r5, #1
 80042be:	ab06      	add	r3, sp, #24
 80042c0:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80042c4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80042c8:	e7f4      	b.n	80042b4 <__kernel_rem_pio2f+0x25c>
 80042ca:	a906      	add	r1, sp, #24
 80042cc:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 80042d0:	3801      	subs	r0, #1
 80042d2:	430a      	orrs	r2, r1
 80042d4:	e7a9      	b.n	800422a <__kernel_rem_pio2f+0x1d2>
 80042d6:	f10c 0c01 	add.w	ip, ip, #1
 80042da:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80042de:	2a00      	cmp	r2, #0
 80042e0:	d0f9      	beq.n	80042d6 <__kernel_rem_pio2f+0x27e>
 80042e2:	eb0b 0305 	add.w	r3, fp, r5
 80042e6:	aa1a      	add	r2, sp, #104	; 0x68
 80042e8:	009b      	lsls	r3, r3, #2
 80042ea:	1898      	adds	r0, r3, r2
 80042ec:	3004      	adds	r0, #4
 80042ee:	1c69      	adds	r1, r5, #1
 80042f0:	3704      	adds	r7, #4
 80042f2:	2200      	movs	r2, #0
 80042f4:	4465      	add	r5, ip
 80042f6:	9005      	str	r0, [sp, #20]
 80042f8:	428d      	cmp	r5, r1
 80042fa:	f6ff af0a 	blt.w	8004112 <__kernel_rem_pio2f+0xba>
 80042fe:	a81a      	add	r0, sp, #104	; 0x68
 8004300:	eb02 0c03 	add.w	ip, r2, r3
 8004304:	4484      	add	ip, r0
 8004306:	9803      	ldr	r0, [sp, #12]
 8004308:	f8dd e008 	ldr.w	lr, [sp, #8]
 800430c:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
 8004310:	9001      	str	r0, [sp, #4]
 8004312:	ee07 0a90 	vmov	s15, r0
 8004316:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800431a:	9805      	ldr	r0, [sp, #20]
 800431c:	edcc 7a00 	vstr	s15, [ip]
 8004320:	eddf 7a13 	vldr	s15, [pc, #76]	; 8004370 <__kernel_rem_pio2f+0x318>
 8004324:	eb00 0802 	add.w	r8, r0, r2
 8004328:	f04f 0c00 	mov.w	ip, #0
 800432c:	45d4      	cmp	ip, sl
 800432e:	dd0c      	ble.n	800434a <__kernel_rem_pio2f+0x2f2>
 8004330:	eb02 0c07 	add.w	ip, r2, r7
 8004334:	a842      	add	r0, sp, #264	; 0x108
 8004336:	4484      	add	ip, r0
 8004338:	edcc 7a01 	vstr	s15, [ip, #4]
 800433c:	3101      	adds	r1, #1
 800433e:	3204      	adds	r2, #4
 8004340:	e7da      	b.n	80042f8 <__kernel_rem_pio2f+0x2a0>
 8004342:	9b04      	ldr	r3, [sp, #16]
 8004344:	f04f 0c01 	mov.w	ip, #1
 8004348:	e7c7      	b.n	80042da <__kernel_rem_pio2f+0x282>
 800434a:	ecfe 6a01 	vldmia	lr!, {s13}
 800434e:	ed38 7a01 	vldmdb	r8!, {s14}
 8004352:	f10c 0c01 	add.w	ip, ip, #1
 8004356:	eee6 7a87 	vfma.f32	s15, s13, s14
 800435a:	e7e7      	b.n	800432c <__kernel_rem_pio2f+0x2d4>
 800435c:	3b01      	subs	r3, #1
 800435e:	e769      	b.n	8004234 <__kernel_rem_pio2f+0x1dc>
 8004360:	08004b74 	.word	0x08004b74
 8004364:	08004b48 	.word	0x08004b48
 8004368:	43800000 	.word	0x43800000
 800436c:	3b800000 	.word	0x3b800000
 8004370:	00000000 	.word	0x00000000
 8004374:	4260      	negs	r0, r4
 8004376:	eeb0 0a48 	vmov.f32	s0, s16
 800437a:	f000 f981 	bl	8004680 <scalbnf>
 800437e:	ed1f 7a06 	vldr	s14, [pc, #-24]	; 8004368 <__kernel_rem_pio2f+0x310>
 8004382:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8004386:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800438a:	db1a      	blt.n	80043c2 <__kernel_rem_pio2f+0x36a>
 800438c:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 800436c <__kernel_rem_pio2f+0x314>
 8004390:	ee60 7a27 	vmul.f32	s15, s0, s15
 8004394:	aa06      	add	r2, sp, #24
 8004396:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800439a:	a906      	add	r1, sp, #24
 800439c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80043a0:	3408      	adds	r4, #8
 80043a2:	eea7 0ac7 	vfms.f32	s0, s15, s14
 80043a6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80043aa:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80043ae:	ee10 3a10 	vmov	r3, s0
 80043b2:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 80043b6:	1c6b      	adds	r3, r5, #1
 80043b8:	ee17 2a90 	vmov	r2, s15
 80043bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80043c0:	e73f      	b.n	8004242 <__kernel_rem_pio2f+0x1ea>
 80043c2:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80043c6:	aa06      	add	r2, sp, #24
 80043c8:	ee10 3a10 	vmov	r3, s0
 80043cc:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 80043d0:	462b      	mov	r3, r5
 80043d2:	e736      	b.n	8004242 <__kernel_rem_pio2f+0x1ea>
 80043d4:	aa06      	add	r2, sp, #24
 80043d6:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
 80043da:	9202      	str	r2, [sp, #8]
 80043dc:	ee07 2a90 	vmov	s15, r2
 80043e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80043e4:	3c01      	subs	r4, #1
 80043e6:	ee67 7a80 	vmul.f32	s15, s15, s0
 80043ea:	ee20 0a07 	vmul.f32	s0, s0, s14
 80043ee:	ed65 7a01 	vstmdb	r5!, {s15}
 80043f2:	e734      	b.n	800425e <__kernel_rem_pio2f+0x206>
 80043f4:	eb00 0c84 	add.w	ip, r0, r4, lsl #2
 80043f8:	ecf7 6a01 	vldmia	r7!, {s13}
 80043fc:	ed9c 7a00 	vldr	s14, [ip]
 8004400:	eee6 7a87 	vfma.f32	s15, s13, s14
 8004404:	3401      	adds	r4, #1
 8004406:	454c      	cmp	r4, r9
 8004408:	dc01      	bgt.n	800440e <__kernel_rem_pio2f+0x3b6>
 800440a:	42a5      	cmp	r5, r4
 800440c:	daf2      	bge.n	80043f4 <__kernel_rem_pio2f+0x39c>
 800440e:	aa56      	add	r2, sp, #344	; 0x158
 8004410:	eb02 0485 	add.w	r4, r2, r5, lsl #2
 8004414:	ed44 7a28 	vstr	s15, [r4, #-160]	; 0xffffff60
 8004418:	3501      	adds	r5, #1
 800441a:	3804      	subs	r0, #4
 800441c:	e723      	b.n	8004266 <__kernel_rem_pio2f+0x20e>
 800441e:	9a64      	ldr	r2, [sp, #400]	; 0x190
 8004420:	2a03      	cmp	r2, #3
 8004422:	d84d      	bhi.n	80044c0 <__kernel_rem_pio2f+0x468>
 8004424:	e8df f002 	tbb	[pc, r2]
 8004428:	021f1f3e 	.word	0x021f1f3e
 800442c:	aa56      	add	r2, sp, #344	; 0x158
 800442e:	4411      	add	r1, r2
 8004430:	399c      	subs	r1, #156	; 0x9c
 8004432:	4608      	mov	r0, r1
 8004434:	461c      	mov	r4, r3
 8004436:	2c00      	cmp	r4, #0
 8004438:	dc5f      	bgt.n	80044fa <__kernel_rem_pio2f+0x4a2>
 800443a:	4608      	mov	r0, r1
 800443c:	461c      	mov	r4, r3
 800443e:	2c01      	cmp	r4, #1
 8004440:	dc6b      	bgt.n	800451a <__kernel_rem_pio2f+0x4c2>
 8004442:	ed5f 7a35 	vldr	s15, [pc, #-212]	; 8004370 <__kernel_rem_pio2f+0x318>
 8004446:	2b01      	cmp	r3, #1
 8004448:	dc77      	bgt.n	800453a <__kernel_rem_pio2f+0x4e2>
 800444a:	eddd 6a2e 	vldr	s13, [sp, #184]	; 0xb8
 800444e:	ed9d 7a2f 	vldr	s14, [sp, #188]	; 0xbc
 8004452:	f1b8 0f00 	cmp.w	r8, #0
 8004456:	d176      	bne.n	8004546 <__kernel_rem_pio2f+0x4ee>
 8004458:	edc6 6a00 	vstr	s13, [r6]
 800445c:	ed86 7a01 	vstr	s14, [r6, #4]
 8004460:	edc6 7a02 	vstr	s15, [r6, #8]
 8004464:	e02c      	b.n	80044c0 <__kernel_rem_pio2f+0x468>
 8004466:	aa56      	add	r2, sp, #344	; 0x158
 8004468:	4411      	add	r1, r2
 800446a:	ed1f 7a3f 	vldr	s14, [pc, #-252]	; 8004370 <__kernel_rem_pio2f+0x318>
 800446e:	399c      	subs	r1, #156	; 0x9c
 8004470:	4618      	mov	r0, r3
 8004472:	2800      	cmp	r0, #0
 8004474:	da32      	bge.n	80044dc <__kernel_rem_pio2f+0x484>
 8004476:	f1b8 0f00 	cmp.w	r8, #0
 800447a:	d035      	beq.n	80044e8 <__kernel_rem_pio2f+0x490>
 800447c:	eef1 7a47 	vneg.f32	s15, s14
 8004480:	edc6 7a00 	vstr	s15, [r6]
 8004484:	eddd 7a2e 	vldr	s15, [sp, #184]	; 0xb8
 8004488:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800448c:	a82f      	add	r0, sp, #188	; 0xbc
 800448e:	2101      	movs	r1, #1
 8004490:	428b      	cmp	r3, r1
 8004492:	da2c      	bge.n	80044ee <__kernel_rem_pio2f+0x496>
 8004494:	f1b8 0f00 	cmp.w	r8, #0
 8004498:	d001      	beq.n	800449e <__kernel_rem_pio2f+0x446>
 800449a:	eef1 7a67 	vneg.f32	s15, s15
 800449e:	edc6 7a01 	vstr	s15, [r6, #4]
 80044a2:	e00d      	b.n	80044c0 <__kernel_rem_pio2f+0x468>
 80044a4:	aa56      	add	r2, sp, #344	; 0x158
 80044a6:	4411      	add	r1, r2
 80044a8:	ed5f 7a4f 	vldr	s15, [pc, #-316]	; 8004370 <__kernel_rem_pio2f+0x318>
 80044ac:	399c      	subs	r1, #156	; 0x9c
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	da0e      	bge.n	80044d0 <__kernel_rem_pio2f+0x478>
 80044b2:	f1b8 0f00 	cmp.w	r8, #0
 80044b6:	d001      	beq.n	80044bc <__kernel_rem_pio2f+0x464>
 80044b8:	eef1 7a67 	vneg.f32	s15, s15
 80044bc:	edc6 7a00 	vstr	s15, [r6]
 80044c0:	9b01      	ldr	r3, [sp, #4]
 80044c2:	f003 0007 	and.w	r0, r3, #7
 80044c6:	b057      	add	sp, #348	; 0x15c
 80044c8:	ecbd 8b04 	vpop	{d8-d9}
 80044cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044d0:	ed31 7a01 	vldmdb	r1!, {s14}
 80044d4:	3b01      	subs	r3, #1
 80044d6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80044da:	e7e8      	b.n	80044ae <__kernel_rem_pio2f+0x456>
 80044dc:	ed71 7a01 	vldmdb	r1!, {s15}
 80044e0:	3801      	subs	r0, #1
 80044e2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80044e6:	e7c4      	b.n	8004472 <__kernel_rem_pio2f+0x41a>
 80044e8:	eef0 7a47 	vmov.f32	s15, s14
 80044ec:	e7c8      	b.n	8004480 <__kernel_rem_pio2f+0x428>
 80044ee:	ecb0 7a01 	vldmia	r0!, {s14}
 80044f2:	3101      	adds	r1, #1
 80044f4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80044f8:	e7ca      	b.n	8004490 <__kernel_rem_pio2f+0x438>
 80044fa:	ed50 7a02 	vldr	s15, [r0, #-8]
 80044fe:	ed70 6a01 	vldmdb	r0!, {s13}
 8004502:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8004506:	3c01      	subs	r4, #1
 8004508:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800450c:	ed00 7a01 	vstr	s14, [r0, #-4]
 8004510:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004514:	edc0 7a00 	vstr	s15, [r0]
 8004518:	e78d      	b.n	8004436 <__kernel_rem_pio2f+0x3de>
 800451a:	ed50 7a02 	vldr	s15, [r0, #-8]
 800451e:	ed70 6a01 	vldmdb	r0!, {s13}
 8004522:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8004526:	3c01      	subs	r4, #1
 8004528:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800452c:	ed00 7a01 	vstr	s14, [r0, #-4]
 8004530:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004534:	edc0 7a00 	vstr	s15, [r0]
 8004538:	e781      	b.n	800443e <__kernel_rem_pio2f+0x3e6>
 800453a:	ed31 7a01 	vldmdb	r1!, {s14}
 800453e:	3b01      	subs	r3, #1
 8004540:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004544:	e77f      	b.n	8004446 <__kernel_rem_pio2f+0x3ee>
 8004546:	eef1 6a66 	vneg.f32	s13, s13
 800454a:	eeb1 7a47 	vneg.f32	s14, s14
 800454e:	edc6 6a00 	vstr	s13, [r6]
 8004552:	ed86 7a01 	vstr	s14, [r6, #4]
 8004556:	eef1 7a67 	vneg.f32	s15, s15
 800455a:	e781      	b.n	8004460 <__kernel_rem_pio2f+0x408>

0800455c <__kernel_sinf>:
 800455c:	ee10 3a10 	vmov	r3, s0
 8004560:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004564:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8004568:	da04      	bge.n	8004574 <__kernel_sinf+0x18>
 800456a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800456e:	ee17 3a90 	vmov	r3, s15
 8004572:	b35b      	cbz	r3, 80045cc <__kernel_sinf+0x70>
 8004574:	ee20 7a00 	vmul.f32	s14, s0, s0
 8004578:	eddf 7a15 	vldr	s15, [pc, #84]	; 80045d0 <__kernel_sinf+0x74>
 800457c:	ed9f 6a15 	vldr	s12, [pc, #84]	; 80045d4 <__kernel_sinf+0x78>
 8004580:	eea7 6a27 	vfma.f32	s12, s14, s15
 8004584:	eddf 7a14 	vldr	s15, [pc, #80]	; 80045d8 <__kernel_sinf+0x7c>
 8004588:	eee6 7a07 	vfma.f32	s15, s12, s14
 800458c:	ed9f 6a13 	vldr	s12, [pc, #76]	; 80045dc <__kernel_sinf+0x80>
 8004590:	eea7 6a87 	vfma.f32	s12, s15, s14
 8004594:	eddf 7a12 	vldr	s15, [pc, #72]	; 80045e0 <__kernel_sinf+0x84>
 8004598:	ee60 6a07 	vmul.f32	s13, s0, s14
 800459c:	eee6 7a07 	vfma.f32	s15, s12, s14
 80045a0:	b930      	cbnz	r0, 80045b0 <__kernel_sinf+0x54>
 80045a2:	ed9f 6a10 	vldr	s12, [pc, #64]	; 80045e4 <__kernel_sinf+0x88>
 80045a6:	eea7 6a27 	vfma.f32	s12, s14, s15
 80045aa:	eea6 0a26 	vfma.f32	s0, s12, s13
 80045ae:	4770      	bx	lr
 80045b0:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 80045b4:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 80045b8:	eee0 7a86 	vfma.f32	s15, s1, s12
 80045bc:	eed7 0a87 	vfnms.f32	s1, s15, s14
 80045c0:	eddf 7a09 	vldr	s15, [pc, #36]	; 80045e8 <__kernel_sinf+0x8c>
 80045c4:	eee6 0aa7 	vfma.f32	s1, s13, s15
 80045c8:	ee30 0a60 	vsub.f32	s0, s0, s1
 80045cc:	4770      	bx	lr
 80045ce:	bf00      	nop
 80045d0:	2f2ec9d3 	.word	0x2f2ec9d3
 80045d4:	b2d72f34 	.word	0xb2d72f34
 80045d8:	3638ef1b 	.word	0x3638ef1b
 80045dc:	b9500d01 	.word	0xb9500d01
 80045e0:	3c088889 	.word	0x3c088889
 80045e4:	be2aaaab 	.word	0xbe2aaaab
 80045e8:	3e2aaaab 	.word	0x3e2aaaab

080045ec <fabsf>:
 80045ec:	ee10 3a10 	vmov	r3, s0
 80045f0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80045f4:	ee00 3a10 	vmov	s0, r3
 80045f8:	4770      	bx	lr
	...

080045fc <floorf>:
 80045fc:	ee10 3a10 	vmov	r3, s0
 8004600:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8004604:	0dca      	lsrs	r2, r1, #23
 8004606:	3a7f      	subs	r2, #127	; 0x7f
 8004608:	2a16      	cmp	r2, #22
 800460a:	dc2a      	bgt.n	8004662 <floorf+0x66>
 800460c:	2a00      	cmp	r2, #0
 800460e:	da11      	bge.n	8004634 <floorf+0x38>
 8004610:	eddf 7a18 	vldr	s15, [pc, #96]	; 8004674 <floorf+0x78>
 8004614:	ee30 0a27 	vadd.f32	s0, s0, s15
 8004618:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800461c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004620:	dd05      	ble.n	800462e <floorf+0x32>
 8004622:	2b00      	cmp	r3, #0
 8004624:	da23      	bge.n	800466e <floorf+0x72>
 8004626:	4a14      	ldr	r2, [pc, #80]	; (8004678 <floorf+0x7c>)
 8004628:	2900      	cmp	r1, #0
 800462a:	bf18      	it	ne
 800462c:	4613      	movne	r3, r2
 800462e:	ee00 3a10 	vmov	s0, r3
 8004632:	4770      	bx	lr
 8004634:	4911      	ldr	r1, [pc, #68]	; (800467c <floorf+0x80>)
 8004636:	4111      	asrs	r1, r2
 8004638:	420b      	tst	r3, r1
 800463a:	d0fa      	beq.n	8004632 <floorf+0x36>
 800463c:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8004674 <floorf+0x78>
 8004640:	ee30 0a27 	vadd.f32	s0, s0, s15
 8004644:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8004648:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800464c:	ddef      	ble.n	800462e <floorf+0x32>
 800464e:	2b00      	cmp	r3, #0
 8004650:	bfbe      	ittt	lt
 8004652:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 8004656:	fa40 f202 	asrlt.w	r2, r0, r2
 800465a:	189b      	addlt	r3, r3, r2
 800465c:	ea23 0301 	bic.w	r3, r3, r1
 8004660:	e7e5      	b.n	800462e <floorf+0x32>
 8004662:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8004666:	d3e4      	bcc.n	8004632 <floorf+0x36>
 8004668:	ee30 0a00 	vadd.f32	s0, s0, s0
 800466c:	4770      	bx	lr
 800466e:	2300      	movs	r3, #0
 8004670:	e7dd      	b.n	800462e <floorf+0x32>
 8004672:	bf00      	nop
 8004674:	7149f2ca 	.word	0x7149f2ca
 8004678:	bf800000 	.word	0xbf800000
 800467c:	007fffff 	.word	0x007fffff

08004680 <scalbnf>:
 8004680:	b508      	push	{r3, lr}
 8004682:	ee10 2a10 	vmov	r2, s0
 8004686:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 800468a:	ed2d 8b02 	vpush	{d8}
 800468e:	eef0 0a40 	vmov.f32	s1, s0
 8004692:	d004      	beq.n	800469e <scalbnf+0x1e>
 8004694:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8004698:	d306      	bcc.n	80046a8 <scalbnf+0x28>
 800469a:	ee70 0a00 	vadd.f32	s1, s0, s0
 800469e:	ecbd 8b02 	vpop	{d8}
 80046a2:	eeb0 0a60 	vmov.f32	s0, s1
 80046a6:	bd08      	pop	{r3, pc}
 80046a8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80046ac:	d21c      	bcs.n	80046e8 <scalbnf+0x68>
 80046ae:	4b1f      	ldr	r3, [pc, #124]	; (800472c <scalbnf+0xac>)
 80046b0:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8004730 <scalbnf+0xb0>
 80046b4:	4298      	cmp	r0, r3
 80046b6:	ee60 0a27 	vmul.f32	s1, s0, s15
 80046ba:	db10      	blt.n	80046de <scalbnf+0x5e>
 80046bc:	ee10 2a90 	vmov	r2, s1
 80046c0:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 80046c4:	3b19      	subs	r3, #25
 80046c6:	4403      	add	r3, r0
 80046c8:	2bfe      	cmp	r3, #254	; 0xfe
 80046ca:	dd0f      	ble.n	80046ec <scalbnf+0x6c>
 80046cc:	ed9f 8a19 	vldr	s16, [pc, #100]	; 8004734 <scalbnf+0xb4>
 80046d0:	eeb0 0a48 	vmov.f32	s0, s16
 80046d4:	f000 f834 	bl	8004740 <copysignf>
 80046d8:	ee60 0a08 	vmul.f32	s1, s0, s16
 80046dc:	e7df      	b.n	800469e <scalbnf+0x1e>
 80046de:	eddf 7a16 	vldr	s15, [pc, #88]	; 8004738 <scalbnf+0xb8>
 80046e2:	ee60 0aa7 	vmul.f32	s1, s1, s15
 80046e6:	e7da      	b.n	800469e <scalbnf+0x1e>
 80046e8:	0ddb      	lsrs	r3, r3, #23
 80046ea:	e7ec      	b.n	80046c6 <scalbnf+0x46>
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	dd06      	ble.n	80046fe <scalbnf+0x7e>
 80046f0:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 80046f4:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 80046f8:	ee00 3a90 	vmov	s1, r3
 80046fc:	e7cf      	b.n	800469e <scalbnf+0x1e>
 80046fe:	f113 0f16 	cmn.w	r3, #22
 8004702:	da06      	bge.n	8004712 <scalbnf+0x92>
 8004704:	f24c 3350 	movw	r3, #50000	; 0xc350
 8004708:	4298      	cmp	r0, r3
 800470a:	dcdf      	bgt.n	80046cc <scalbnf+0x4c>
 800470c:	ed9f 8a0a 	vldr	s16, [pc, #40]	; 8004738 <scalbnf+0xb8>
 8004710:	e7de      	b.n	80046d0 <scalbnf+0x50>
 8004712:	3319      	adds	r3, #25
 8004714:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 8004718:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800471c:	eddf 7a07 	vldr	s15, [pc, #28]	; 800473c <scalbnf+0xbc>
 8004720:	ee07 3a10 	vmov	s14, r3
 8004724:	ee67 0a27 	vmul.f32	s1, s14, s15
 8004728:	e7b9      	b.n	800469e <scalbnf+0x1e>
 800472a:	bf00      	nop
 800472c:	ffff3cb0 	.word	0xffff3cb0
 8004730:	4c000000 	.word	0x4c000000
 8004734:	7149f2ca 	.word	0x7149f2ca
 8004738:	0da24260 	.word	0x0da24260
 800473c:	33000000 	.word	0x33000000

08004740 <copysignf>:
 8004740:	ee10 3a10 	vmov	r3, s0
 8004744:	ee10 2a90 	vmov	r2, s1
 8004748:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800474c:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8004750:	4313      	orrs	r3, r2
 8004752:	ee00 3a10 	vmov	s0, r3
 8004756:	4770      	bx	lr

08004758 <_init>:
 8004758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800475a:	bf00      	nop
 800475c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800475e:	bc08      	pop	{r3}
 8004760:	469e      	mov	lr, r3
 8004762:	4770      	bx	lr

08004764 <_fini>:
 8004764:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004766:	bf00      	nop
 8004768:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800476a:	bc08      	pop	{r3}
 800476c:	469e      	mov	lr, r3
 800476e:	4770      	bx	lr
