C. Scott Ananian , Krste Asanovic , Bradley C. Kuszmaul , Charles E. Leiserson , Sean Lie, Unbounded Transactional Memory, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.316-327, February 12-16, 2005[doi>10.1109/HPCA.2005.41]
Nathan Binkert , Bradford Beckmann , Gabriel Black , Steven K. Reinhardt , Ali Saidi , Arkaprava Basu , Joel Hestness , Derek R. Hower , Tushar Krishna , Somayeh Sardashti , Rathijit Sen , Korey Sewell , Muhammad Shoaib , Nilay Vaish , Mark D. Hill , David A. Wood, The gem5 simulator, ACM SIGARCH Computer Architecture News, v.39 n.2, May 2011[doi>10.1145/2024716.2024718]
Geoffrey Blake , Ronald G. Dreslinski , Trevor Mudge, Proactive transaction scheduling for contention management, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669133]
Burton H. Bloom, Space/time trade-offs in hash coding with allowable errors, Communications of the ACM, v.13 n.7, p.422-426, July 1970[doi>10.1145/362686.362692]
Colin Blundell , Arun Raghavan , Milo M.K. Martin, RETCON: transactional repair without replay, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815995]
Jayaram Bobba , Kevin E. Moore , Haris Volos , Luke Yen , Mark D. Hill , Michael M. Swift , David A. Wood, Performance pathologies in hardware transactional memory, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250674]
Cao Minh, C., Chung, J., Kozyrakis, C., and Olukotun, K. 2008. STAMP: Stanford transactional applications for multi-processing. In Proceedings of the IEEE International Symposium on Workload Characterization.
Dave Christie , Jae-Woong Chung , Stephan Diestelhorst , Michael Hohmuth , Martin Pohlack , Christof Fetzer , Martin Nowack , Torvald Riegel , Pascal Felber , Patrick Marlier , Etienne Rivière, Evaluation of AMD's advanced synchronization facility within a complete transactional memory stack, Proceedings of the 5th European conference on Computer systems, April 13-16, 2010, Paris, France[doi>10.1145/1755913.1755918]
Jaewoong Chung , Luke Yen , Stephan Diestelhorst , Martin Pohlack , Michael Hohmuth , David Christie , Dan Grossman, ASF: AMD64 Extension for Lock-Free Data Structures and Transactional Memory, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.39-50, December 04-08, 2010[doi>10.1109/MICRO.2010.40]
Click, C. 2009. Azul’s experiences with hardware transactional memory. HP Labs, Bay Area Workshop on Transactional Memory.
Luke Dalessandro , François Carouge , Sean White , Yossi Lev , Mark Moir , Michael L. Scott , Michael F. Spear, Hybrid NOrec: a case study in the effectiveness of best effort hardware transactional memory, Proceedings of the sixteenth international conference on Architectural support for programming languages and operating systems, March 05-11, 2011, Newport Beach, California, USA[doi>10.1145/1950365.1950373]
Shlomi Dolev , Danny Hendler , Adi Suissa, CAR-STM: scheduling-based collision avoidance and resolution for software transactional memory, Proceedings of the twenty-seventh ACM symposium on Principles of distributed computing, August 18-21, 2008, Toronto, Canada[doi>10.1145/1400751.1400769]
Aleksandar Dragojević , Rachid Guerraoui , Anmol V. Singh , Vasu Singh, Preventing versus curing: avoiding conflicts in transactional memories, Proceedings of the 28th ACM symposium on Principles of distributed computing, August 10-12, 2009, Calgary, AB, Canada[doi>10.1145/1582716.1582725]
Pascal Felber , Christof Fetzer , Patrick Marlier , Torvald Riegel, Time-Based Software Transactional Memory, IEEE Transactions on Parallel and Distributed Systems, v.21 n.12, p.1793-1807, December 2010[doi>10.1109/TPDS.2010.49]
Kourosh Gharachorloo , Daniel Lenoski , James Laudon , Phillip Gibbons , Anoop Gupta , John Hennessy, Memory consistency and event ordering in scalable shared-memory multiprocessors, Proceedings of the 17th annual international symposium on Computer Architecture, p.15-26, May 28-31, 1990, Seattle, Washington, USA[doi>10.1145/325164.325102]
Lance Hammond , Vicky Wong , Mike Chen , Brian D. Carlstrom , John D. Davis , Ben Hertzberg , Manohar K. Prabhu , Honggo Wijaya , Christos Kozyrakis , Kunle Olukotun, Transactional Memory Coherence and Consistency, Proceedings of the 31st annual international symposium on Computer architecture, p.102, June 19-23, 2004, München, Germany
Tim Harris , James Larus , Ravi Rajwar, Transactional Memory, 2nd Edition, Morgan and Claypool Publishers, 2010
Maurice Herlihy , J. Eliot B. Moss, Transactional memory: architectural support for lock-free data structures, Proceedings of the 20th annual international symposium on computer architecture, p.289-300, May 16-19, 1993, San Diego, California, USA[doi>10.1145/165123.165164]
Intel Corporation. 2012. Transaction Synchronization Extensions (TSX). In Intel Architecture Instruction Set Extensions Programming Reference. 506--529. Retrieved from http://software.intel.com/file/41604.
Syed Ali Raza Jafri , Gwendolyn Voskuilen , T. N. Vijaykumar, Wait-n-GoTM: improving HTM performance by serializing cyclic dependencies, Proceedings of the eighteenth international conference on Architectural support for programming languages and operating systems, March 16-20, 2013, Houston, Texas, USA[doi>10.1145/2451116.2451173]
Liu, Y. and Spear, M. 2011. Toxic transactions. In Proceedings of the 6th Workshop on Transactional Computing.
Marc Lupon , Grigorios Magklis , Antonio Gonzalez, A Dynamically Adaptable Hardware Transactional Memory, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.27-38, December 04-08, 2010[doi>10.1109/MICRO.2010.23]
Milo M. K. Martin , Daniel J. Sorin , Bradford M. Beckmann , Michael R. Marty , Min Xu , Alaa R. Alameldeen , Kevin E. Moore , Mark D. Hill , David A. Wood, Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset, ACM SIGARCH Computer Architecture News, v.33 n.4, November 2005[doi>10.1145/1105734.1105747]
Moore, K. E., Bobba, J., Moravan, M. J., Hill, M. D., and Wood, D. A. 2006. LogTM: Log-based transactional memory. In Proceedings of the 12th International Symposium on High-Performance Computer Architecture.
Anurag Negi , Adrià Armejach , Adrián Cristal , Osman S. Unsal , Per Stenstrom, Transactional prefetching: narrowing the window of contention in hardware transactional memory, Proceedings of the 21st international conference on Parallel architectures and compilation techniques, September 19-23, 2012, Minneapolis, Minnesota, USA[doi>10.1145/2370816.2370844]
Anurag Negi , Ruben Titos-Gil , Manuel E. Acacio , Jose M. Garcia , Per Stenstrom, Eager Meets Lazy: The Impact of Write-Buffering on Hardware Transactional Memory, Proceedings of the 2011 International Conference on Parallel Processing, p.73-82, September 13-16, 2011[doi>10.1109/ICPP.2011.63]
Anurag Negi , Ruben Titos-Gil , Manuel E. Acacio , Jose M. Garcia , Per Stenstrom, p-TM: Pessimistic invalidation for scalable lazy hardware transactional memory, Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture, p.1-12, February 25-29, 2012[doi>10.1109/HPCA.2012.6168951]
Hany E. Ramadan , Christopher J. Rossbach , Emmett Witchel, Dependence-aware transactional memory for increased concurrency, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.246-257, November 08-12, 2008[doi>10.1109/MICRO.2008.4771795]
William N. Scherer, III , Michael L. Scott, Advanced contention management for dynamic software transactional memory, Proceedings of the twenty-fourth annual ACM symposium on Principles of distributed computing, July 17-20, 2005, Las Vegas, NV, USA[doi>10.1145/1073814.1073861]
Arrvindh Shriraman , Sandhya Dwarkadas, Refereeing conflicts in hardware transactional memory, Proceedings of the 23rd international conference on Supercomputing, June 08-12, 2009, Yorktown Heights, NY, USA[doi>10.1145/1542275.1542299]
Arrvindh Shriraman , Sandhya Dwarkadas , Michael L. Scott, Flexible Decoupled Transactional Memory Support, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.139-150, June 21-25, 2008[doi>10.1109/ISCA.2008.17]
Ruben Titos , Manuel E. Acacio , Jose M. Garcia, Speculation-based conflict resolution in hardware transactional memory, Proceedings of the 2009 IEEE International Symposium on Parallel&Distributed; Processing, p.1-12, May 23-29, 2009[doi>10.1109/IPDPS.2009.5161021]
Rubén Titos-Gil , Anurag Negi , Manuel E. Acacio , José M. García , Per Stenstrom, ZEBRA: a data-centric, hybrid-policy hardware transactional memory design, Proceedings of the international conference on Supercomputing, May 31-June 04, 2011, Tucson, Arizona, USA[doi>10.1145/1995896.1995906]
Ruben Titos-Gil , Anurag Negi , Manuel E. Acacio , Jose M. Garcia , Per Stenstrom, Eager Beats Lazy: Improving Store Management in Eager Hardware Transactional Memory, IEEE Transactions on Parallel and Distributed Systems, v.24 n.11, p.2192-2201, November 2013[doi>10.1109/TPDS.2012.315]
Saša Tomić , Cristian Perfumo , Chinmay Kulkarni , Adrià Armejach , Adrián Cristal , Osman Unsal , Tim Harris , Mateo Valero, EazyHTM: eager-lazy hardware transactional memory, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669132]
Waliullah, M. and Stenstrom, P. 2012. Removal of conflicts in hardware transactional emory systems. International Journal of Parallel Programming. http://link.springer.com/article/10.1007&percnt;2Fs10766-012-0210-0.
Amy Wang , Matthew Gaudet , Peng Wu , José Nelson Amaral , Martin Ohmacht , Christopher Barton , Raul Silvera , Maged Michael, Evaluation of Blue Gene/Q hardware support for transactional memories, Proceedings of the 21st international conference on Parallel architectures and compilation techniques, September 19-23, 2012, Minneapolis, Minnesota, USA[doi>10.1145/2370816.2370836]
Adam Welc , Bratin Saha , Ali-Reza Adl-Tabatabai, Irrevocable transactions and their applications, Proceedings of the twentieth annual symposium on Parallelism in algorithms and architectures, June 14-16, 2008, Munich, Germany[doi>10.1145/1378533.1378584]
Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh , Anoop Gupta, The SPLASH-2 programs: characterization and methodological considerations, Proceedings of the 22nd annual international symposium on Computer architecture, p.24-36, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.223990]
Luke Yen , Jayaram Bobba , Michael R. Marty , Kevin E. Moore , Haris Volos , Mark D. Hill , Michael M. Swift , David A. Wood, LogTM-SE: Decoupling Hardware Transactional Memory from Caches, Proceedings of the 2007 IEEE 13th International Symposium on High Performance Computer Architecture, p.261-272, February 10-14, 2007[doi>10.1109/HPCA.2007.346204]
Richard M. Yoo , Hsien-Hsin S. Lee, Adaptive transaction scheduling for transactional memory systems, Proceedings of the twentieth annual symposium on Parallelism in algorithms and architectures, June 14-16, 2008, Munich, Germany[doi>10.1145/1378533.1378564]
