{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 01 01:20:15 2011 " "Info: Processing started: Sat Jan 01 01:20:15 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off fsm -c fsm --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off fsm -c fsm --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "fsm.vhd" "" { Text "D:/bao3/fsm.vhd" 9 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register STATE\[0\] STATE\[3\] 450.05 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 450.05 MHz between source register \"STATE\[0\]\" and destination register \"STATE\[3\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.272 ns + Longest register register " "Info: + Longest register to register delay is 1.272 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns STATE\[0\] 1 REG LCFF_X9_Y4_N21 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y4_N21; Fanout = 12; REG Node = 'STATE\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { STATE[0] } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/bao3/fsm.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.436 ns) 0.780 ns Mux0~61 2 COMB LCCOMB_X9_Y4_N2 1 " "Info: 2: + IC(0.344 ns) + CELL(0.436 ns) = 0.780 ns; Loc. = LCCOMB_X9_Y4_N2; Fanout = 1; COMB Node = 'Mux0~61'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.780 ns" { STATE[0] Mux0~61 } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/bao3/fsm.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 1.188 ns Mux0~62 3 COMB LCCOMB_X9_Y4_N28 1 " "Info: 3: + IC(0.258 ns) + CELL(0.150 ns) = 1.188 ns; Loc. = LCCOMB_X9_Y4_N28; Fanout = 1; COMB Node = 'Mux0~62'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { Mux0~61 Mux0~62 } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/bao3/fsm.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.272 ns STATE\[3\] 4 REG LCFF_X9_Y4_N29 6 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.272 ns; Loc. = LCFF_X9_Y4_N29; Fanout = 6; REG Node = 'STATE\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Mux0~62 STATE[3] } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/bao3/fsm.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.670 ns ( 52.67 % ) " "Info: Total cell delay = 0.670 ns ( 52.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 47.33 % ) " "Info: Total interconnect delay = 0.602 ns ( 47.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { STATE[0] Mux0~61 Mux0~62 STATE[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.272 ns" { STATE[0] {} Mux0~61 {} Mux0~62 {} STATE[3] {} } { 0.000ns 0.344ns 0.258ns 0.000ns } { 0.000ns 0.436ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 4.711 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 4.711 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CLK 1 CLK PIN_T29 4 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 4; CLK Node = 'CLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/bao3/fsm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.332 ns) + CELL(0.537 ns) 4.711 ns STATE\[3\] 2 REG LCFF_X9_Y4_N29 6 " "Info: 2: + IC(3.332 ns) + CELL(0.537 ns) = 4.711 ns; Loc. = LCFF_X9_Y4_N29; Fanout = 6; REG Node = 'STATE\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.869 ns" { CLK STATE[3] } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/bao3/fsm.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 29.27 % ) " "Info: Total cell delay = 1.379 ns ( 29.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.332 ns ( 70.73 % ) " "Info: Total interconnect delay = 3.332 ns ( 70.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.711 ns" { CLK STATE[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.711 ns" { CLK {} CLK~combout {} STATE[3] {} } { 0.000ns 0.000ns 3.332ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 4.711 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 4.711 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CLK 1 CLK PIN_T29 4 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 4; CLK Node = 'CLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/bao3/fsm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.332 ns) + CELL(0.537 ns) 4.711 ns STATE\[0\] 2 REG LCFF_X9_Y4_N21 12 " "Info: 2: + IC(3.332 ns) + CELL(0.537 ns) = 4.711 ns; Loc. = LCFF_X9_Y4_N21; Fanout = 12; REG Node = 'STATE\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.869 ns" { CLK STATE[0] } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/bao3/fsm.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 29.27 % ) " "Info: Total cell delay = 1.379 ns ( 29.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.332 ns ( 70.73 % ) " "Info: Total interconnect delay = 3.332 ns ( 70.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.711 ns" { CLK STATE[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.711 ns" { CLK {} CLK~combout {} STATE[0] {} } { 0.000ns 0.000ns 3.332ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.711 ns" { CLK STATE[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.711 ns" { CLK {} CLK~combout {} STATE[3] {} } { 0.000ns 0.000ns 3.332ns } { 0.000ns 0.842ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.711 ns" { CLK STATE[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.711 ns" { CLK {} CLK~combout {} STATE[0] {} } { 0.000ns 0.000ns 3.332ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "fsm.vhd" "" { Text "D:/bao3/fsm.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "fsm.vhd" "" { Text "D:/bao3/fsm.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { STATE[0] Mux0~61 Mux0~62 STATE[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.272 ns" { STATE[0] {} Mux0~61 {} Mux0~62 {} STATE[3] {} } { 0.000ns 0.344ns 0.258ns 0.000ns } { 0.000ns 0.436ns 0.150ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.711 ns" { CLK STATE[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.711 ns" { CLK {} CLK~combout {} STATE[3] {} } { 0.000ns 0.000ns 3.332ns } { 0.000ns 0.842ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.711 ns" { CLK STATE[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.711 ns" { CLK {} CLK~combout {} STATE[0] {} } { 0.000ns 0.000ns 3.332ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { STATE[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { STATE[3] {} } {  } {  } "" } } { "fsm.vhd" "" { Text "D:/bao3/fsm.vhd" 21 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "STATE\[1\] W CLK 4.165 ns register " "Info: tsu for register \"STATE\[1\]\" (data pin = \"W\", clock pin = \"CLK\") is 4.165 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.912 ns + Longest pin register " "Info: + Longest pin to register delay is 8.912 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns W 1 PIN PIN_AB26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AB26; Fanout = 4; PIN Node = 'W'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { W } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/bao3/fsm.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.185 ns) + CELL(0.420 ns) 8.437 ns Mux2~149 2 COMB LCCOMB_X9_Y4_N0 1 " "Info: 2: + IC(7.185 ns) + CELL(0.420 ns) = 8.437 ns; Loc. = LCCOMB_X9_Y4_N0; Fanout = 1; COMB Node = 'Mux2~149'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.605 ns" { W Mux2~149 } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/bao3/fsm.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.150 ns) 8.828 ns Mux2~150 3 COMB LCCOMB_X9_Y4_N22 1 " "Info: 3: + IC(0.241 ns) + CELL(0.150 ns) = 8.828 ns; Loc. = LCCOMB_X9_Y4_N22; Fanout = 1; COMB Node = 'Mux2~150'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.391 ns" { Mux2~149 Mux2~150 } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/bao3/fsm.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.912 ns STATE\[1\] 4 REG LCFF_X9_Y4_N23 13 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 8.912 ns; Loc. = LCFF_X9_Y4_N23; Fanout = 13; REG Node = 'STATE\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Mux2~150 STATE[1] } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/bao3/fsm.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 16.67 % ) " "Info: Total cell delay = 1.486 ns ( 16.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.426 ns ( 83.33 % ) " "Info: Total interconnect delay = 7.426 ns ( 83.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.912 ns" { W Mux2~149 Mux2~150 STATE[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.912 ns" { W {} W~combout {} Mux2~149 {} Mux2~150 {} STATE[1] {} } { 0.000ns 0.000ns 7.185ns 0.241ns 0.000ns } { 0.000ns 0.832ns 0.420ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "fsm.vhd" "" { Text "D:/bao3/fsm.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 4.711 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 4.711 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CLK 1 CLK PIN_T29 4 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 4; CLK Node = 'CLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/bao3/fsm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.332 ns) + CELL(0.537 ns) 4.711 ns STATE\[1\] 2 REG LCFF_X9_Y4_N23 13 " "Info: 2: + IC(3.332 ns) + CELL(0.537 ns) = 4.711 ns; Loc. = LCFF_X9_Y4_N23; Fanout = 13; REG Node = 'STATE\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.869 ns" { CLK STATE[1] } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/bao3/fsm.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 29.27 % ) " "Info: Total cell delay = 1.379 ns ( 29.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.332 ns ( 70.73 % ) " "Info: Total interconnect delay = 3.332 ns ( 70.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.711 ns" { CLK STATE[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.711 ns" { CLK {} CLK~combout {} STATE[1] {} } { 0.000ns 0.000ns 3.332ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.912 ns" { W Mux2~149 Mux2~150 STATE[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.912 ns" { W {} W~combout {} Mux2~149 {} Mux2~150 {} STATE[1] {} } { 0.000ns 0.000ns 7.185ns 0.241ns 0.000ns } { 0.000ns 0.832ns 0.420ns 0.150ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.711 ns" { CLK STATE[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.711 ns" { CLK {} CLK~combout {} STATE[1] {} } { 0.000ns 0.000ns 3.332ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Z STATE\[0\] 10.637 ns register " "Info: tco from clock \"CLK\" to destination pin \"Z\" through register \"STATE\[0\]\" is 10.637 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 4.711 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 4.711 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CLK 1 CLK PIN_T29 4 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 4; CLK Node = 'CLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/bao3/fsm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.332 ns) + CELL(0.537 ns) 4.711 ns STATE\[0\] 2 REG LCFF_X9_Y4_N21 12 " "Info: 2: + IC(3.332 ns) + CELL(0.537 ns) = 4.711 ns; Loc. = LCFF_X9_Y4_N21; Fanout = 12; REG Node = 'STATE\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.869 ns" { CLK STATE[0] } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/bao3/fsm.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 29.27 % ) " "Info: Total cell delay = 1.379 ns ( 29.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.332 ns ( 70.73 % ) " "Info: Total interconnect delay = 3.332 ns ( 70.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.711 ns" { CLK STATE[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.711 ns" { CLK {} CLK~combout {} STATE[0] {} } { 0.000ns 0.000ns 3.332ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "fsm.vhd" "" { Text "D:/bao3/fsm.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.676 ns + Longest register pin " "Info: + Longest register to pin delay is 5.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns STATE\[0\] 1 REG LCFF_X9_Y4_N21 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y4_N21; Fanout = 12; REG Node = 'STATE\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { STATE[0] } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/bao3/fsm.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(0.275 ns) 1.093 ns Z~0 2 COMB LCCOMB_X9_Y4_N12 1 " "Info: 2: + IC(0.818 ns) + CELL(0.275 ns) = 1.093 ns; Loc. = LCCOMB_X9_Y4_N12; Fanout = 1; COMB Node = 'Z~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.093 ns" { STATE[0] Z~0 } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/bao3/fsm.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.835 ns) + CELL(2.748 ns) 5.676 ns Z 3 PIN PIN_AC14 0 " "Info: 3: + IC(1.835 ns) + CELL(2.748 ns) = 5.676 ns; Loc. = PIN_AC14; Fanout = 0; PIN Node = 'Z'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.583 ns" { Z~0 Z } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/bao3/fsm.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.023 ns ( 53.26 % ) " "Info: Total cell delay = 3.023 ns ( 53.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.653 ns ( 46.74 % ) " "Info: Total interconnect delay = 2.653 ns ( 46.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.676 ns" { STATE[0] Z~0 Z } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.676 ns" { STATE[0] {} Z~0 {} Z {} } { 0.000ns 0.818ns 1.835ns } { 0.000ns 0.275ns 2.748ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.711 ns" { CLK STATE[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.711 ns" { CLK {} CLK~combout {} STATE[0] {} } { 0.000ns 0.000ns 3.332ns } { 0.000ns 0.842ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.676 ns" { STATE[0] Z~0 Z } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.676 ns" { STATE[0] {} Z~0 {} Z {} } { 0.000ns 0.818ns 1.835ns } { 0.000ns 0.275ns 2.748ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "STATE\[3\] W CLK -3.130 ns register " "Info: th for register \"STATE\[3\]\" (data pin = \"W\", clock pin = \"CLK\") is -3.130 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 4.711 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 4.711 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CLK 1 CLK PIN_T29 4 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 4; CLK Node = 'CLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/bao3/fsm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.332 ns) + CELL(0.537 ns) 4.711 ns STATE\[3\] 2 REG LCFF_X9_Y4_N29 6 " "Info: 2: + IC(3.332 ns) + CELL(0.537 ns) = 4.711 ns; Loc. = LCFF_X9_Y4_N29; Fanout = 6; REG Node = 'STATE\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.869 ns" { CLK STATE[3] } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/bao3/fsm.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 29.27 % ) " "Info: Total cell delay = 1.379 ns ( 29.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.332 ns ( 70.73 % ) " "Info: Total interconnect delay = 3.332 ns ( 70.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.711 ns" { CLK STATE[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.711 ns" { CLK {} CLK~combout {} STATE[3] {} } { 0.000ns 0.000ns 3.332ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "fsm.vhd" "" { Text "D:/bao3/fsm.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.107 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.107 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns W 1 PIN PIN_AB26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AB26; Fanout = 4; PIN Node = 'W'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { W } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/bao3/fsm.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.920 ns) + CELL(0.271 ns) 8.023 ns Mux0~62 2 COMB LCCOMB_X9_Y4_N28 1 " "Info: 2: + IC(6.920 ns) + CELL(0.271 ns) = 8.023 ns; Loc. = LCCOMB_X9_Y4_N28; Fanout = 1; COMB Node = 'Mux0~62'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.191 ns" { W Mux0~62 } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/bao3/fsm.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.107 ns STATE\[3\] 3 REG LCFF_X9_Y4_N29 6 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 8.107 ns; Loc. = LCFF_X9_Y4_N29; Fanout = 6; REG Node = 'STATE\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Mux0~62 STATE[3] } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/bao3/fsm.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.187 ns ( 14.64 % ) " "Info: Total cell delay = 1.187 ns ( 14.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.920 ns ( 85.36 % ) " "Info: Total interconnect delay = 6.920 ns ( 85.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.107 ns" { W Mux0~62 STATE[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.107 ns" { W {} W~combout {} Mux0~62 {} STATE[3] {} } { 0.000ns 0.000ns 6.920ns 0.000ns } { 0.000ns 0.832ns 0.271ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.711 ns" { CLK STATE[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.711 ns" { CLK {} CLK~combout {} STATE[3] {} } { 0.000ns 0.000ns 3.332ns } { 0.000ns 0.842ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.107 ns" { W Mux0~62 STATE[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.107 ns" { W {} W~combout {} Mux0~62 {} STATE[3] {} } { 0.000ns 0.000ns 6.920ns 0.000ns } { 0.000ns 0.832ns 0.271ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "118 " "Info: Allocated 118 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 01 01:20:16 2011 " "Info: Processing ended: Sat Jan 01 01:20:16 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
