<stg><name>simulation</name>


<trans_list>

<trans id="115" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
entry:0 %add484_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="add484_i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
entry:1 %add48_15_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="add48_15_i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
entry:2 %add48_26_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="add48_26_i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
entry:3 %add48_37_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="add48_37_i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="9" op_0_bw="32">
<![CDATA[
entry:4 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:5 %this_vol_correlation_val8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %this_vol_correlation_val8

]]></Node>
<StgValue><ssdm name="this_vol_correlation_val8_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6 %this_vol_initValue_val7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %this_vol_initValue_val7

]]></Node>
<StgValue><ssdm name="this_vol_initValue_val7_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:7 %p_read_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %this_vol_kappa_val6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %this_vol_kappa_val6

]]></Node>
<StgValue><ssdm name="this_vol_kappa_val6_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:9 %this_vol_expect_val5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %this_vol_expect_val5

]]></Node>
<StgValue><ssdm name="this_vol_expect_val5_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:10 %this_data_strikePrice_val4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %this_data_strikePrice_val4

]]></Node>
<StgValue><ssdm name="this_data_strikePrice_val4_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:11 %this_data_initPrice_val3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %this_data_initPrice_val3

]]></Node>
<StgValue><ssdm name="this_data_initPrice_val3_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12 %this_data_freeRate_val2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %this_data_freeRate_val2

]]></Node>
<StgValue><ssdm name="this_data_freeRate_val2_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:13 %this_data_timeT_val1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %this_data_timeT_val1

]]></Node>
<StgValue><ssdm name="this_data_timeT_val1_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="64">
<![CDATA[
entry:14 %mt_rng_mt_e = alloca i64 1

]]></Node>
<StgValue><ssdm name="mt_rng_mt_e"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="64">
<![CDATA[
entry:15 %mt_rng_mt_e_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mt_rng_mt_e_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="64">
<![CDATA[
entry:16 %mt_rng_mt_e_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mt_rng_mt_e_2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="64">
<![CDATA[
entry:17 %mt_rng_mt_e_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mt_rng_mt_e_3"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="64">
<![CDATA[
entry:18 %mt_rng_mt_o = alloca i64 1

]]></Node>
<StgValue><ssdm name="mt_rng_mt_o"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="64">
<![CDATA[
entry:19 %mt_rng_mt_o_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mt_rng_mt_o_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="64">
<![CDATA[
entry:20 %mt_rng_mt_o_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mt_rng_mt_o_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="64">
<![CDATA[
entry:21 %mt_rng_mt_o_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mt_rng_mt_o_3"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:22 %store_ln64 = store i9 0, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:23 %store_ln0 = store i32 3, i32 %add48_37_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:24 %store_ln0 = store i32 2, i32 %add48_26_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:25 %store_ln0 = store i32 1, i32 %add48_15_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:26 %store_ln0 = store i32 0, i32 %add484_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
entry:27 %br_ln64 = br void %loop_group_init.i

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
loop_group_init.i:0 %i_1 = load i9 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
loop_group_init.i:1 %icmp_ln64 = icmp_eq  i9 %i_1, i9 312

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loop_group_init.i:2 %add_ln64 = add i9 %i_1, i9 1

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop_group_init.i:3 %br_ln64 = br i1 %icmp_ln64, void %loop_group_init.i.split, void %_ZN3RNG10init_arrayEPS_Pji.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
loop_group_init.i.split:0 %add484_i_load = load i32 %add484_i

]]></Node>
<StgValue><ssdm name="add484_i_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
loop_group_init.i.split:1 %add48_15_i_load = load i32 %add48_15_i

]]></Node>
<StgValue><ssdm name="add48_15_i_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
loop_group_init.i.split:2 %add48_26_i_load = load i32 %add48_26_i

]]></Node>
<StgValue><ssdm name="add48_26_i_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
loop_group_init.i.split:3 %add48_37_i_load = load i32 %add48_37_i

]]></Node>
<StgValue><ssdm name="add48_37_i_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="9">
<![CDATA[
loop_group_init.i.split:4 %zext_ln64 = zext i9 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln64"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_group_init.i.split:7 %mt_rng_mt_e_addr = getelementptr i32 %mt_rng_mt_e, i64 0, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="mt_rng_mt_e_addr"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_group_init.i.split:8 %mt_rng_mt_e_1_addr = getelementptr i32 %mt_rng_mt_e_1, i64 0, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="mt_rng_mt_e_1_addr"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_group_init.i.split:9 %mt_rng_mt_e_2_addr = getelementptr i32 %mt_rng_mt_e_2, i64 0, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="mt_rng_mt_e_2_addr"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_group_init.i.split:10 %mt_rng_mt_e_3_addr = getelementptr i32 %mt_rng_mt_e_3, i64 0, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="mt_rng_mt_e_3_addr"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop_group_init.i.split:11 %lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %add484_i_load, i32 30, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="2">
<![CDATA[
loop_group_init.i.split:12 %zext_ln70_1 = zext i2 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln70_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
loop_group_init.i.split:13 %shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %i_1, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_group_init.i.split:14 %or_ln70 = or i10 %shl_ln, i10 1

]]></Node>
<StgValue><ssdm name="or_ln70"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="10">
<![CDATA[
loop_group_init.i.split:15 %zext_ln70 = zext i10 %or_ln70

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_group_init.i.split:16 %xor_ln70 = xor i32 %zext_ln70_1, i32 %add484_i_load

]]></Node>
<StgValue><ssdm name="xor_ln70"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_group_init.i.split:17 %mul_ln70 = mul i32 %xor_ln70, i32 1812433253

]]></Node>
<StgValue><ssdm name="mul_ln70"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_group_init.i.split:18 %add_ln70 = add i32 %mul_ln70, i32 %zext_ln70

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_group_init.i.split:19 %mt_rng_mt_o_addr = getelementptr i32 %mt_rng_mt_o, i64 0, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="mt_rng_mt_o_addr"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_group_init.i.split:20 %mt_rng_mt_o_1_addr = getelementptr i32 %mt_rng_mt_o_1, i64 0, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="mt_rng_mt_o_1_addr"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_group_init.i.split:21 %mt_rng_mt_o_2_addr = getelementptr i32 %mt_rng_mt_o_2, i64 0, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="mt_rng_mt_o_2_addr"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_group_init.i.split:22 %mt_rng_mt_o_3_addr = getelementptr i32 %mt_rng_mt_o_3, i64 0, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="mt_rng_mt_o_3_addr"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop_group_init.i.split:23 %lshr_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %add_ln70, i32 30, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="2">
<![CDATA[
loop_group_init.i.split:24 %zext_ln72_1 = zext i2 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln72_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_group_init.i.split:27 %xor_ln72 = xor i32 %zext_ln72_1, i32 %add_ln70

]]></Node>
<StgValue><ssdm name="xor_ln72"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop_group_init.i.split:30 %lshr_ln70_1 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %add48_15_i_load, i32 30, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln70_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="2">
<![CDATA[
loop_group_init.i.split:31 %zext_ln70_2 = zext i2 %lshr_ln70_1

]]></Node>
<StgValue><ssdm name="zext_ln70_2"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_group_init.i.split:32 %xor_ln70_1 = xor i32 %zext_ln70_2, i32 %add48_15_i_load

]]></Node>
<StgValue><ssdm name="xor_ln70_1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_group_init.i.split:33 %mul_ln70_1 = mul i32 %xor_ln70_1, i32 1812433253

]]></Node>
<StgValue><ssdm name="mul_ln70_1"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_group_init.i.split:34 %add_ln70_1 = add i32 %mul_ln70_1, i32 %zext_ln70

]]></Node>
<StgValue><ssdm name="add_ln70_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop_group_init.i.split:35 %lshr_ln72_1 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %add_ln70_1, i32 30, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln72_1"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="2">
<![CDATA[
loop_group_init.i.split:36 %zext_ln72_2 = zext i2 %lshr_ln72_1

]]></Node>
<StgValue><ssdm name="zext_ln72_2"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_group_init.i.split:37 %xor_ln72_1 = xor i32 %zext_ln72_2, i32 %add_ln70_1

]]></Node>
<StgValue><ssdm name="xor_ln72_1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop_group_init.i.split:40 %lshr_ln70_2 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %add48_26_i_load, i32 30, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln70_2"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="2">
<![CDATA[
loop_group_init.i.split:41 %zext_ln70_3 = zext i2 %lshr_ln70_2

]]></Node>
<StgValue><ssdm name="zext_ln70_3"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_group_init.i.split:42 %xor_ln70_2 = xor i32 %zext_ln70_3, i32 %add48_26_i_load

]]></Node>
<StgValue><ssdm name="xor_ln70_2"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_group_init.i.split:43 %mul_ln70_2 = mul i32 %xor_ln70_2, i32 1812433253

]]></Node>
<StgValue><ssdm name="mul_ln70_2"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_group_init.i.split:44 %add_ln70_2 = add i32 %mul_ln70_2, i32 %zext_ln70

]]></Node>
<StgValue><ssdm name="add_ln70_2"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop_group_init.i.split:45 %lshr_ln72_2 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %add_ln70_2, i32 30, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln72_2"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="2">
<![CDATA[
loop_group_init.i.split:46 %zext_ln72_3 = zext i2 %lshr_ln72_2

]]></Node>
<StgValue><ssdm name="zext_ln72_3"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_group_init.i.split:47 %xor_ln72_2 = xor i32 %zext_ln72_3, i32 %add_ln70_2

]]></Node>
<StgValue><ssdm name="xor_ln72_2"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
loop_group_init.i.split:50 %store_ln69 = store i32 %add484_i_load, i9 %mt_rng_mt_e_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
loop_group_init.i.split:51 %store_ln69 = store i32 %add48_15_i_load, i9 %mt_rng_mt_e_1_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
loop_group_init.i.split:52 %store_ln69 = store i32 %add48_26_i_load, i9 %mt_rng_mt_e_2_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
loop_group_init.i.split:53 %store_ln69 = store i32 %add48_37_i_load, i9 %mt_rng_mt_e_3_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop_group_init.i.split:54 %lshr_ln70_3 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %add48_37_i_load, i32 30, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln70_3"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="2">
<![CDATA[
loop_group_init.i.split:55 %zext_ln70_4 = zext i2 %lshr_ln70_3

]]></Node>
<StgValue><ssdm name="zext_ln70_4"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_group_init.i.split:56 %xor_ln70_3 = xor i32 %zext_ln70_4, i32 %add48_37_i_load

]]></Node>
<StgValue><ssdm name="xor_ln70_3"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_group_init.i.split:57 %mul_ln70_3 = mul i32 %xor_ln70_3, i32 1812433253

]]></Node>
<StgValue><ssdm name="mul_ln70_3"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_group_init.i.split:58 %add_ln70_3 = add i32 %mul_ln70_3, i32 %zext_ln70

]]></Node>
<StgValue><ssdm name="add_ln70_3"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
loop_group_init.i.split:59 %store_ln71 = store i32 %add_ln70, i9 %mt_rng_mt_o_addr

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
loop_group_init.i.split:60 %store_ln71 = store i32 %add_ln70_1, i9 %mt_rng_mt_o_1_addr

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
loop_group_init.i.split:61 %store_ln71 = store i32 %add_ln70_2, i9 %mt_rng_mt_o_2_addr

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
loop_group_init.i.split:62 %store_ln71 = store i32 %add_ln70_3, i9 %mt_rng_mt_o_3_addr

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop_group_init.i.split:63 %lshr_ln72_3 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %add_ln70_3, i32 30, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln72_3"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="2">
<![CDATA[
loop_group_init.i.split:64 %zext_ln72_4 = zext i2 %lshr_ln72_3

]]></Node>
<StgValue><ssdm name="zext_ln72_4"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_group_init.i.split:65 %xor_ln72_3 = xor i32 %zext_ln72_4, i32 %add_ln70_3

]]></Node>
<StgValue><ssdm name="xor_ln72_3"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
loop_group_init.i.split:68 %store_ln64 = store i9 %add_ln64, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
loop_group_init.i.split:5 %speclooptripcount_ln64 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 312, i64 312, i64 312

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln64"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
loop_group_init.i.split:6 %specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln64"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_group_init.i.split:25 %add_ln72 = add i10 %shl_ln, i10 2

]]></Node>
<StgValue><ssdm name="add_ln72"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="10">
<![CDATA[
loop_group_init.i.split:26 %zext_ln72 = zext i10 %add_ln72

]]></Node>
<StgValue><ssdm name="zext_ln72"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_group_init.i.split:28 %mul_ln72 = mul i32 %xor_ln72, i32 1812433253

]]></Node>
<StgValue><ssdm name="mul_ln72"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_group_init.i.split:29 %add_ln72_1 = add i32 %mul_ln72, i32 %zext_ln72

]]></Node>
<StgValue><ssdm name="add_ln72_1"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_group_init.i.split:38 %mul_ln72_1 = mul i32 %xor_ln72_1, i32 1812433253

]]></Node>
<StgValue><ssdm name="mul_ln72_1"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_group_init.i.split:39 %add_ln72_2 = add i32 %mul_ln72_1, i32 %zext_ln72

]]></Node>
<StgValue><ssdm name="add_ln72_2"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_group_init.i.split:48 %mul_ln72_2 = mul i32 %xor_ln72_2, i32 1812433253

]]></Node>
<StgValue><ssdm name="mul_ln72_2"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_group_init.i.split:49 %add_ln72_3 = add i32 %mul_ln72_2, i32 %zext_ln72

]]></Node>
<StgValue><ssdm name="add_ln72_3"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_group_init.i.split:66 %mul_ln72_3 = mul i32 %xor_ln72_3, i32 1812433253

]]></Node>
<StgValue><ssdm name="mul_ln72_3"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_group_init.i.split:67 %add_ln72_4 = add i32 %mul_ln72_3, i32 %zext_ln72

]]></Node>
<StgValue><ssdm name="add_ln72_4"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
loop_group_init.i.split:69 %store_ln72 = store i32 %add_ln72_4, i32 %add48_37_i

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
loop_group_init.i.split:70 %store_ln72 = store i32 %add_ln72_3, i32 %add48_26_i

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
loop_group_init.i.split:71 %store_ln72 = store i32 %add_ln72_2, i32 %add48_15_i

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
loop_group_init.i.split:72 %store_ln72 = store i32 %add_ln72_1, i32 %add484_i

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
loop_group_init.i.split:73 %br_ln64 = br void %loop_group_init.i

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="112" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="100" op_19_bw="30" op_20_bw="23" op_21_bw="15">
<![CDATA[
_ZN3RNG10init_arrayEPS_Pji.exit:0 %call_ret = call i64 @sampleSIM, i32 %this_data_timeT_val1_read, i32 %this_data_freeRate_val2_read, i32 %this_data_initPrice_val3_read, i32 %this_data_strikePrice_val4_read, i32 %this_vol_expect_val5_read, i32 %this_vol_kappa_val6_read, i32 %p_read_1, i32 %this_vol_initValue_val7_read, i32 %this_vol_correlation_val8_read, i32 %mt_rng_mt_e, i32 %mt_rng_mt_e_1, i32 %mt_rng_mt_e_2, i32 %mt_rng_mt_e_3, i32 %mt_rng_mt_o, i32 %mt_rng_mt_o_1, i32 %mt_rng_mt_o_2, i32 %mt_rng_mt_o_3, i100 %ref_4oPi_table_100, i30 %second_order_float_sin_cos_K0, i23 %second_order_float_sin_cos_K1, i15 %second_order_float_sin_cos_K2

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="113" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="100" op_19_bw="30" op_20_bw="23" op_21_bw="15">
<![CDATA[
_ZN3RNG10init_arrayEPS_Pji.exit:0 %call_ret = call i64 @sampleSIM, i32 %this_data_timeT_val1_read, i32 %this_data_freeRate_val2_read, i32 %this_data_initPrice_val3_read, i32 %this_data_strikePrice_val4_read, i32 %this_vol_expect_val5_read, i32 %this_vol_kappa_val6_read, i32 %p_read_1, i32 %this_vol_initValue_val7_read, i32 %this_vol_correlation_val8_read, i32 %mt_rng_mt_e, i32 %mt_rng_mt_e_1, i32 %mt_rng_mt_e_2, i32 %mt_rng_mt_e_3, i32 %mt_rng_mt_o, i32 %mt_rng_mt_o_1, i32 %mt_rng_mt_o_2, i32 %mt_rng_mt_o_3, i100 %ref_4oPi_table_100, i30 %second_order_float_sin_cos_K0, i23 %second_order_float_sin_cos_K1, i15 %second_order_float_sin_cos_K2

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="64">
<![CDATA[
_ZN3RNG10init_arrayEPS_Pji.exit:1 %ret_ln68 = ret i64 %call_ret

]]></Node>
<StgValue><ssdm name="ret_ln68"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
