Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Nov 10 11:31:41 2025
| Host         : DJJ running 64-bit major release  (build 9200)
| Command      : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
| Design       : design_1_wrapper
| Device       : xczu3eg-sbva484-2-i
| Speed File   : -2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 867
+----------+----------+---------------------------------------------------------------------+--------+
| Rule     | Severity | Description                                                         | Checks |
+----------+----------+---------------------------------------------------------------------+--------+
| DPIP-2   | Warning  | Input pipelining                                                    | 318    |
| DPOP-3   | Warning  | PREG Output pipelining                                              | 247    |
| DPOP-4   | Warning  | MREG Output pipelining                                              | 129    |
| DPREG-7  | Warning  | DSP48E2_PregDynOpmodeZmuxP:                                         | 28     |
| AVAL-155 | Advisory | enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND | 115    |
| AVAL-156 | Advisory | enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND    | 30     |
+----------+----------+---------------------------------------------------------------------+--------+

2. REPORT DETAILS
-----------------
DPIP-2#1 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U347/forward_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U347/forward_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#2 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U347/forward_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U347/forward_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#3 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U347/forward_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U347/forward_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#4 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U347/forward_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U347/forward_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#5 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U347/forward_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U347/forward_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#6 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U347/forward_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U347/forward_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#7 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U348/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U348/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#8 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U348/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U348/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#9 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U348/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U348/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#10 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U348/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U348/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#11 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_846/mac_muladd_7ns_7ns_7ns_14_4_1_U223/forward_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_0_U/p input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_846/mac_muladd_7ns_7ns_7ns_14_4_1_U223/forward_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#12 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U117/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U117/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#13 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U117/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U117/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#14 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U117/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U117/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#15 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U117/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U117/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#16 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U117/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U117/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#17 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U118/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U118/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#18 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U118/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U118/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#19 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U118/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U118/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#20 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U118/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U118/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#21 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U118/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U118/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#22 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U118/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U118/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#23 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U119/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U119/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#24 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U119/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U119/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#25 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U119/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U119/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#26 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U119/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U119/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#27 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U119/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U119/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#28 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U119/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U119/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#29 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U120/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U120/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#30 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U120/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U120/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#31 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U120/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U120/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#32 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U120/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U120/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#33 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U120/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U120/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#34 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U120/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U120/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#35 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U121/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U121/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#36 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U121/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U121/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#37 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U121/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U121/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#38 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U121/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U121/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#39 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U121/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U121/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#40 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U121/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U121/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#41 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U122/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U122/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#42 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U122/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U122/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#43 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U122/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U122/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#44 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U122/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U122/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#45 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U122/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U122/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#46 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U122/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U122/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#47 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U123/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U123/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#48 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U123/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U123/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#49 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U123/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U123/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#50 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U123/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U123/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#51 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U123/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U123/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#52 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U123/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U123/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#53 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U124/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U124/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#54 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U124/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U124/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#55 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U124/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U124/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#56 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U124/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U124/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#57 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U124/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U124/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#58 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U124/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U124/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#59 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U125/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U125/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#60 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U125/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U125/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#61 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U125/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U125/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#62 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U125/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U125/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#63 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U125/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U125/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#64 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U125/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U125/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#65 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U126/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U126/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#66 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U126/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U126/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#67 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U126/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U126/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#68 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U126/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U126/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#69 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U126/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U126/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#70 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U126/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U126/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#71 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U127/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U127/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#72 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U127/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U127/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#73 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U127/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U127/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#74 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U127/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U127/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#75 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U127/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U127/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#76 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U127/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U127/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#77 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U128/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U128/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#78 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U128/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U128/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#79 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U128/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U128/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#80 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U128/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U128/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#81 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U128/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U128/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#82 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U128/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U128/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#83 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U129/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U129/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#84 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U129/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U129/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#85 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U129/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U129/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#86 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U129/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U129/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#87 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U129/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U129/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#88 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U129/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U129/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#89 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U130/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U130/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#90 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U130/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U130/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#91 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U130/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U130/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#92 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U130/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U130/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#93 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U130/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U130/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#94 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U130/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U130/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#95 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U131/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U131/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#96 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U131/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U131/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#97 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U131/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U131/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#98 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U131/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U131/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#99 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U131/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U131/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#100 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U131/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U131/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#101 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U132/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U132/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#102 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U132/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U132/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#103 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U132/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U132/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#104 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U132/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U132/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#105 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U132/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U132/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#106 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U132/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U132/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#107 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U133/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U133/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#108 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U133/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U133/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#109 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U133/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U133/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#110 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U133/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U133/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#111 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U133/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U133/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#112 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U133/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U133/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#113 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U134/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U134/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#114 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U134/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U134/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#115 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U134/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U134/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#116 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U134/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U134/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#117 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U134/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U134/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#118 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U134/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U134/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#119 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U135/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U135/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#120 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U135/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U135/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#121 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U135/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U135/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#122 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U135/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U135/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#123 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U135/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U135/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#124 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U135/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U135/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#125 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U136/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U136/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#126 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U136/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U136/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#127 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U136/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U136/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#128 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U136/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U136/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#129 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U136/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U136/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#130 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U136/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U136/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#131 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U137/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U137/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#132 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U137/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U137/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#133 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U137/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U137/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#134 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U137/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U137/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#135 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U137/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U137/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#136 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U137/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U137/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#137 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U138/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U138/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#138 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U138/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U138/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#139 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U138/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U138/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#140 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U138/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U138/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#141 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U138/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U138/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#142 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U138/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U138/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#143 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U139/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U139/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#144 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U139/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U139/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#145 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U139/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U139/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#146 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U139/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U139/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#147 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U139/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U139/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#148 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U139/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U139/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#149 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U140/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U140/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#150 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U140/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U140/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#151 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U140/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U140/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#152 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U140/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U140/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#153 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U140/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U140/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#154 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U140/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U140/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#155 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U141/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U141/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#156 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U141/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U141/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#157 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U141/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U141/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#158 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U141/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U141/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#159 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U141/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U141/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#160 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U141/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U141/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#161 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U142/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U142/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#162 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U142/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U142/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#163 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U142/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U142/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#164 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U142/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U142/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#165 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U143/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U143/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#166 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U143/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U143/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#167 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U143/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U143/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#168 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U143/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U143/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#169 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U144/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U144/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#170 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U144/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U144/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#171 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U144/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U144/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#172 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U144/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U144/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#173 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U145/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U145/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#174 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U145/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U145/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#175 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U145/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U145/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#176 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U145/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U145/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#177 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U146/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U146/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#178 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U146/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U146/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#179 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U146/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U146/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#180 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U146/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U146/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#181 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U147/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U147/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#182 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U147/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U147/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#183 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U147/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U147/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#184 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U147/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U147/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#185 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U148/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U148/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#186 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U148/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U148/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#187 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U148/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U148/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#188 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U148/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U148/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#189 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U149/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U149/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#190 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U149/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U149/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#191 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U149/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U149/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#192 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U149/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U149/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#193 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U150/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U150/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#194 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U150/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U150/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#195 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U150/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U150/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#196 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U150/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U150/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#197 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U151/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U151/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#198 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U151/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U151/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#199 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U151/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U151/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#200 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U151/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U151/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#201 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U152/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U152/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#202 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U152/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U152/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#203 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U152/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U152/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#204 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U152/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U152/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#205 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U153/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U153/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#206 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U153/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U153/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#207 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U153/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U153/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#208 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U153/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U153/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#209 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U154/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U154/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#210 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U154/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U154/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#211 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U154/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U154/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#212 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U154/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U154/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#213 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U155/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U155/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#214 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U155/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U155/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#215 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U155/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U155/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#216 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U155/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U155/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#217 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U156/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U156/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#218 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U156/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U156/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#219 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U156/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U156/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#220 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U156/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U156/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#221 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U157/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U157/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#222 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U157/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U157/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#223 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U157/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U157/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#224 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U157/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U157/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#225 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U158/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U158/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#226 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U158/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U158/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#227 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U158/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U158/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#228 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U158/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U158/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#229 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U159/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U159/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#230 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U159/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U159/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#231 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U159/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U159/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#232 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U159/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U159/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#233 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U160/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U160/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#234 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U160/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U160/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#235 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U160/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U160/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#236 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U160/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U160/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#237 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U161/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U161/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#238 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U161/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U161/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#239 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U161/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U161/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#240 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U161/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U161/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#241 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U162/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U162/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#242 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U162/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U162/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#243 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U162/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U162/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#244 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U162/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U162/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#245 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U163/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U163/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#246 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U163/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U163/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#247 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U163/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U163/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#248 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U163/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U163/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#249 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U164/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U164/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#250 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U164/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U164/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#251 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U164/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U164/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#252 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U164/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U164/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#253 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U165/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U165/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#254 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U165/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U165/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#255 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U165/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U165/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#256 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U165/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U165/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#257 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U166/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U166/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#258 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U166/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U166/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#259 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U166/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U166/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#260 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U166/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U166/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#261 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/dadd_64ns_64ns_64_5_full_dsp_1_U262/forward_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/dadd_64ns_64ns_64_5_full_dsp_1_U262/forward_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#262 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/dadd_64ns_64ns_64_5_full_dsp_1_U262/forward_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/dadd_64ns_64ns_64_5_full_dsp_1_U262/forward_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#263 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/dadd_64ns_64ns_64_5_full_dsp_1_U262/forward_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/dadd_64ns_64ns_64_5_full_dsp_1_U262/forward_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#264 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/dadd_64ns_64ns_64_5_full_dsp_1_U262/forward_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/dadd_64ns_64ns_64_5_full_dsp_1_U262/forward_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#265 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/dadd_64ns_64ns_64_5_full_dsp_1_U262/forward_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/dadd_64ns_64ns_64_5_full_dsp_1_U262/forward_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#266 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/dadd_64ns_64ns_64_5_full_dsp_1_U262/forward_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/dadd_64ns_64ns_64_5_full_dsp_1_U262/forward_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#267 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/dadd_64ns_64ns_64_5_full_dsp_1_U262/forward_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/dadd_64ns_64ns_64_5_full_dsp_1_U262/forward_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#268 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U252/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U252/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#269 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U252/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U252/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#270 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U252/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U252/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#271 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U252/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U252/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#272 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U252/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U252/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#273 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U252/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U252/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#274 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U254/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U254/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#275 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U254/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U254/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#276 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U254/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U254/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#277 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U254/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U254/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#278 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U254/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U254/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#279 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U255/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U255/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#280 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U255/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U255/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#281 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U255/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U255/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#282 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U255/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U255/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#283 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U255/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U255/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#284 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U255/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U255/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#285 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fmul_32ns_32ns_32_3_max_dsp_1_x_U257/forward_fmul_32ns_32ns_32_3_max_dsp_1_x_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fmul_32ns_32ns_32_3_max_dsp_1_x_U257/forward_fmul_32ns_32ns_32_3_max_dsp_1_x_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#286 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fmul_32ns_32ns_32_3_max_dsp_1_x_U257/forward_fmul_32ns_32ns_32_3_max_dsp_1_x_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fmul_32ns_32ns_32_3_max_dsp_1_x_U257/forward_fmul_32ns_32ns_32_3_max_dsp_1_x_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#287 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fmul_32ns_32ns_32_3_max_dsp_1_x_U257/forward_fmul_32ns_32ns_32_3_max_dsp_1_x_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fmul_32ns_32ns_32_3_max_dsp_1_x_U257/forward_fmul_32ns_32ns_32_3_max_dsp_1_x_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#288 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fmul_32ns_32ns_32_3_max_dsp_1_x_U257/forward_fmul_32ns_32ns_32_3_max_dsp_1_x_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fmul_32ns_32ns_32_3_max_dsp_1_x_U257/forward_fmul_32ns_32ns_32_3_max_dsp_1_x_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#289 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fsub_32ns_32ns_32_4_full_dsp_1_U253/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fsub_32ns_32ns_32_4_full_dsp_1_U253/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#290 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fsub_32ns_32ns_32_4_full_dsp_1_U253/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fsub_32ns_32ns_32_4_full_dsp_1_U253/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#291 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fsub_32ns_32ns_32_4_full_dsp_1_U253/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fsub_32ns_32ns_32_4_full_dsp_1_U253/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#292 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fsub_32ns_32ns_32_4_full_dsp_1_U253/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fsub_32ns_32ns_32_4_full_dsp_1_U253/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#293 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fsub_32ns_32ns_32_4_full_dsp_1_U253/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fsub_32ns_32ns_32_4_full_dsp_1_U253/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#294 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fsub_32ns_32ns_32_4_full_dsp_1_U256/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fsub_32ns_32ns_32_4_full_dsp_1_U256/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#295 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fsub_32ns_32ns_32_4_full_dsp_1_U256/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fsub_32ns_32ns_32_4_full_dsp_1_U256/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#296 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fsub_32ns_32ns_32_4_full_dsp_1_U256/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fsub_32ns_32ns_32_4_full_dsp_1_U256/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#297 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fsub_32ns_32ns_32_4_full_dsp_1_U256/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fsub_32ns_32ns_32_4_full_dsp_1_U256/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#298 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fsub_32ns_32ns_32_4_full_dsp_1_U256/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fsub_32ns_32ns_32_4_full_dsp_1_U256/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#299 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fsub_32ns_32ns_32_4_full_dsp_1_U256/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fsub_32ns_32ns_32_4_full_dsp_1_U256/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#300 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mac_muladd_16s_15ns_19s_31_4_0_U241/forward_mac_muladd_16s_15ns_19s_31_4_0_DSP48_0_U/p_reg_reg input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mac_muladd_16s_15ns_19s_31_4_0_U241/forward_mac_muladd_16s_15ns_19s_31_4_0_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#301 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_43ns_36ns_79_1_0_U237/tmp_product input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_43ns_36ns_79_1_0_U237/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#302 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_43ns_36ns_79_1_0_U237/tmp_product__0 input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_43ns_36ns_79_1_0_U237/tmp_product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#303 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_43ns_36ns_79_1_0_U237/tmp_product__0 input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_43ns_36ns_79_1_0_U237/tmp_product__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#304 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_43ns_36ns_79_1_0_U237/tmp_product__1 input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_43ns_36ns_79_1_0_U237/tmp_product__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#305 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_43ns_36ns_79_1_0_U237/tmp_product__1 input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_43ns_36ns_79_1_0_U237/tmp_product__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#306 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_43ns_36ns_79_1_0_U237/tmp_product__2 input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_43ns_36ns_79_1_0_U237/tmp_product__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#307 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_43ns_36ns_79_1_0_U237/tmp_product__2 input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_43ns_36ns_79_1_0_U237/tmp_product__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#308 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_43ns_36ns_79_1_0_U237/tmp_product__3 input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_43ns_36ns_79_1_0_U237/tmp_product__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#309 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_43ns_36ns_79_1_0_U237/tmp_product__3 input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_43ns_36ns_79_1_0_U237/tmp_product__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#310 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#311 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__0 input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#312 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1 input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#313 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2 input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#314 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__3 input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#315 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4 input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#316 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__5 input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#317 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__6 input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#318 Warning
Input pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__7 input design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-3#1 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U347/forward_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U347/forward_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#2 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U347/forward_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U347/forward_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#3 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U347/forward_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U347/forward_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#4 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U348/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U348/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#5 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U348/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U348/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#6 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U348/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U348/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#7 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U348/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U348/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#8 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U348/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U348/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#9 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_846/mac_muladd_7ns_7ns_7ns_14_4_1_U223/forward_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_0_U/p output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_846/mac_muladd_7ns_7ns_7ns_14_4_1_U223/forward_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#10 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U117/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U117/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#11 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U117/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U117/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#12 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U117/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U117/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#13 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U118/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U118/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#14 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U118/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U118/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#15 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U118/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U118/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#16 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U119/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U119/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#17 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U119/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U119/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#18 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U119/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U119/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#19 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U120/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U120/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#20 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U120/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U120/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#21 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U120/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U120/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#22 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U121/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U121/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#23 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U121/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U121/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#24 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U121/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U121/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#25 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U122/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U122/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#26 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U122/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U122/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#27 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U122/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U122/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#28 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U123/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U123/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#29 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U123/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U123/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#30 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U123/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U123/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#31 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U124/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U124/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#32 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U124/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U124/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#33 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U124/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U124/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#34 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U125/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U125/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#35 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U125/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U125/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#36 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U125/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U125/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#37 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U126/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U126/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#38 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U126/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U126/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#39 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U126/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U126/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#40 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U127/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U127/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#41 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U127/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U127/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#42 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U127/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U127/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#43 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U128/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U128/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#44 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U128/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U128/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#45 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U128/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U128/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#46 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U129/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U129/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#47 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U129/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U129/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#48 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U129/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U129/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#49 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U130/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U130/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#50 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U130/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U130/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#51 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U130/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U130/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#52 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U131/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U131/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#53 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U131/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U131/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#54 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U131/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U131/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#55 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U132/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U132/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#56 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U132/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U132/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#57 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U132/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U132/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#58 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U133/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U133/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#59 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U133/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U133/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#60 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U133/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U133/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#61 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U134/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U134/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#62 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U134/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U134/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#63 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U134/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U134/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#64 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U135/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U135/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#65 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U135/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U135/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#66 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U135/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U135/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#67 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U136/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U136/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#68 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U136/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U136/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#69 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U136/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U136/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#70 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U137/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U137/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#71 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U137/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U137/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#72 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U137/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U137/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#73 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U138/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U138/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#74 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U138/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U138/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#75 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U138/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U138/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#76 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U139/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U139/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#77 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U139/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U139/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#78 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U139/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U139/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#79 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U140/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U140/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#80 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U140/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U140/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#81 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U140/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U140/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#82 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U141/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U141/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#83 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U141/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U141/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#84 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U141/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U141/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#85 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U142/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U142/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#86 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U142/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U142/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#87 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U142/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U142/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#88 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U142/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U142/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#89 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U142/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U142/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#90 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U143/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U143/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#91 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U143/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U143/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#92 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U143/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U143/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#93 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U143/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U143/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#94 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U143/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U143/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#95 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U144/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U144/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#96 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U144/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U144/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#97 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U144/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U144/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#98 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U144/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U144/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#99 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U144/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U144/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#100 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U145/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U145/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#101 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U145/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U145/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#102 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U145/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U145/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#103 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U145/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U145/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#104 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U145/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U145/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#105 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U146/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U146/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#106 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U146/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U146/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#107 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U146/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U146/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#108 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U146/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U146/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#109 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U146/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U146/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#110 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U147/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U147/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#111 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U147/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U147/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#112 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U147/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U147/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#113 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U147/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U147/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#114 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U147/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U147/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#115 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U148/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U148/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#116 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U148/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U148/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#117 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U148/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U148/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#118 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U148/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U148/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#119 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U148/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U148/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#120 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U149/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U149/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#121 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U149/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U149/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#122 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U149/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U149/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#123 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U149/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U149/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#124 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U149/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U149/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#125 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U150/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U150/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#126 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U150/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U150/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#127 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U150/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U150/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#128 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U150/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U150/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#129 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U150/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U150/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#130 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U151/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U151/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#131 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U151/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U151/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#132 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U151/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U151/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#133 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U151/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U151/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#134 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U151/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U151/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#135 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U152/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U152/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#136 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U152/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U152/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#137 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U152/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U152/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#138 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U152/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U152/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#139 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U152/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U152/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#140 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U153/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U153/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#141 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U153/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U153/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#142 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U153/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U153/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#143 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U153/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U153/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#144 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U153/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U153/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#145 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U154/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U154/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#146 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U154/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U154/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#147 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U154/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U154/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#148 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U154/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U154/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#149 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U154/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U154/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#150 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U155/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U155/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#151 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U155/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U155/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#152 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U155/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U155/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#153 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U155/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U155/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#154 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U155/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U155/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#155 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U156/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U156/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#156 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U156/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U156/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#157 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U156/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U156/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#158 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U156/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U156/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#159 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U156/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U156/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#160 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U157/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U157/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#161 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U157/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U157/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#162 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U157/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U157/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#163 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U157/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U157/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#164 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U157/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U157/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#165 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U158/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U158/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#166 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U158/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U158/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#167 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U158/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U158/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#168 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U158/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U158/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#169 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U158/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U158/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#170 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U159/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U159/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#171 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U159/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U159/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#172 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U159/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U159/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#173 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U159/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U159/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#174 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U159/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U159/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#175 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U160/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U160/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#176 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U160/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U160/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#177 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U160/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U160/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#178 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U160/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U160/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#179 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U160/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U160/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#180 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U161/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U161/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#181 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U161/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U161/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#182 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U161/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U161/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#183 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U161/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U161/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#184 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U161/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U161/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#185 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U162/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U162/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#186 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U162/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U162/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#187 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U162/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U162/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#188 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U162/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U162/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#189 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U162/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U162/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#190 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U163/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U163/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#191 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U163/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U163/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#192 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U163/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U163/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#193 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U163/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U163/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#194 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U163/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U163/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#195 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U164/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U164/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#196 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U164/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U164/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#197 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U164/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U164/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#198 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U164/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U164/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#199 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U164/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U164/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#200 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U165/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U165/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#201 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U165/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U165/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#202 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U165/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U165/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#203 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U165/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U165/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#204 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U165/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U165/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#205 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U166/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U166/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#206 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U166/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U166/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#207 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U166/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U166/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#208 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U166/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U166/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#209 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U166/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U166/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#210 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/dadd_64ns_64ns_64_5_full_dsp_1_U262/forward_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/dadd_64ns_64ns_64_5_full_dsp_1_U262/forward_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#211 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U252/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U252/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#212 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U252/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U252/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#213 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U252/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U252/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#214 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U254/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U254/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#215 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U254/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U254/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#216 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U254/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U254/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#217 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U255/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U255/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#218 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U255/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U255/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#219 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U255/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U255/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#220 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fmul_32ns_32ns_32_3_max_dsp_1_x_U257/forward_fmul_32ns_32ns_32_3_max_dsp_1_x_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fmul_32ns_32ns_32_3_max_dsp_1_x_U257/forward_fmul_32ns_32ns_32_3_max_dsp_1_x_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#221 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fmul_32ns_32ns_32_3_max_dsp_1_x_U257/forward_fmul_32ns_32ns_32_3_max_dsp_1_x_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fmul_32ns_32ns_32_3_max_dsp_1_x_U257/forward_fmul_32ns_32ns_32_3_max_dsp_1_x_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#222 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fmul_32ns_32ns_32_3_max_dsp_1_x_U257/forward_fmul_32ns_32ns_32_3_max_dsp_1_x_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fmul_32ns_32ns_32_3_max_dsp_1_x_U257/forward_fmul_32ns_32ns_32_3_max_dsp_1_x_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#223 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fmul_32ns_32ns_32_3_max_dsp_1_x_U257/forward_fmul_32ns_32ns_32_3_max_dsp_1_x_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fmul_32ns_32ns_32_3_max_dsp_1_x_U257/forward_fmul_32ns_32ns_32_3_max_dsp_1_x_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#224 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fmul_32ns_32ns_32_3_max_dsp_1_x_U257/forward_fmul_32ns_32ns_32_3_max_dsp_1_x_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fmul_32ns_32ns_32_3_max_dsp_1_x_U257/forward_fmul_32ns_32ns_32_3_max_dsp_1_x_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#225 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fsub_32ns_32ns_32_4_full_dsp_1_U253/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fsub_32ns_32ns_32_4_full_dsp_1_U253/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#226 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fsub_32ns_32ns_32_4_full_dsp_1_U253/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fsub_32ns_32ns_32_4_full_dsp_1_U253/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#227 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fsub_32ns_32ns_32_4_full_dsp_1_U253/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fsub_32ns_32ns_32_4_full_dsp_1_U253/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#228 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fsub_32ns_32ns_32_4_full_dsp_1_U256/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fsub_32ns_32ns_32_4_full_dsp_1_U256/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#229 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fsub_32ns_32ns_32_4_full_dsp_1_U256/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fsub_32ns_32ns_32_4_full_dsp_1_U256/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#230 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fsub_32ns_32ns_32_4_full_dsp_1_U256/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fsub_32ns_32ns_32_4_full_dsp_1_U256/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#231 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#232 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__0 output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#233 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1 output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#234 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2 output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#235 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_43ns_36ns_79_1_0_U237/tmp_product output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_43ns_36ns_79_1_0_U237/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#236 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_43ns_36ns_79_1_0_U237/tmp_product__0 output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_43ns_36ns_79_1_0_U237/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#237 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_43ns_36ns_79_1_0_U237/tmp_product__1 output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_43ns_36ns_79_1_0_U237/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#238 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_43ns_36ns_79_1_0_U237/tmp_product__2 output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_43ns_36ns_79_1_0_U237/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#239 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_43ns_36ns_79_1_0_U237/tmp_product__3 output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_43ns_36ns_79_1_0_U237/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#240 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__0 output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#241 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1 output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#242 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4 output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#243 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__7 output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#244 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__0 output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#245 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__1 output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#246 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__4 output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#247 Warning
PREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7 output design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-4#1 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U347/forward_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U347/forward_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#2 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U348/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U348/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#3 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U348/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U348/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#4 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U348/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U348/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#5 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U117/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U117/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#6 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U118/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U118/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#7 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U119/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U119/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#8 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U120/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U120/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#9 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U121/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U121/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#10 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U122/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U122/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#11 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U123/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U123/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#12 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U124/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U124/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#13 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U125/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U125/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#14 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U126/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U126/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#15 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U127/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U127/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#16 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U128/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U128/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#17 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U129/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U129/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#18 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U130/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U130/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#19 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U131/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U131/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#20 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U132/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U132/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#21 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U133/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U133/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#22 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U134/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U134/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#23 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U135/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U135/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#24 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U136/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U136/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#25 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U137/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U137/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#26 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U138/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U138/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#27 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U139/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U139/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#28 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U140/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U140/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#29 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U141/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U141/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#30 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U142/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U142/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#31 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U142/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U142/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#32 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U142/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U142/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#33 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U143/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U143/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#34 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U143/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U143/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#35 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U143/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U143/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#36 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U144/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U144/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#37 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U144/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U144/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#38 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U144/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U144/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#39 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U145/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U145/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#40 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U145/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U145/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#41 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U145/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U145/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#42 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U146/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U146/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#43 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U146/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U146/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#44 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U146/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U146/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#45 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U147/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U147/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#46 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U147/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U147/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#47 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U147/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U147/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#48 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U148/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U148/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#49 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U148/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U148/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#50 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U148/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U148/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#51 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U149/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U149/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#52 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U149/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U149/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#53 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U149/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U149/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#54 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U150/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U150/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#55 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U150/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U150/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#56 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U150/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U150/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#57 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U151/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U151/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#58 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U151/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U151/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#59 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U151/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U151/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#60 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U152/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U152/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#61 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U152/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U152/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#62 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U152/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U152/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#63 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U153/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U153/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#64 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U153/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U153/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#65 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U153/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U153/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#66 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U154/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U154/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#67 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U154/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U154/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#68 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U154/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U154/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#69 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U155/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U155/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#70 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U155/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U155/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#71 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U155/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U155/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#72 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U156/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U156/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#73 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U156/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U156/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#74 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U156/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U156/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#75 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U157/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U157/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#76 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U157/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U157/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#77 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U157/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U157/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#78 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U158/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U158/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#79 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U158/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U158/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#80 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U158/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U158/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#81 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U159/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U159/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#82 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U159/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U159/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#83 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U159/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U159/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#84 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U160/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U160/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#85 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U160/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U160/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#86 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U160/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U160/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#87 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U161/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U161/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#88 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U161/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U161/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#89 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U161/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U161/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#90 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U162/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U162/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#91 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U162/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U162/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#92 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U162/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U162/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#93 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U163/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U163/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#94 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U163/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U163/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#95 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U163/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U163/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#96 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U164/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U164/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#97 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U164/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U164/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#98 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U164/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U164/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#99 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U165/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U165/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#100 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U165/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U165/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#101 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U165/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U165/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#102 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U166/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U166/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#103 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U166/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U166/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#104 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U166/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U166/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#105 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U252/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U252/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#106 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U254/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U254/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#107 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U255/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U255/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#108 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fmul_32ns_32ns_32_3_max_dsp_1_x_U257/forward_fmul_32ns_32ns_32_3_max_dsp_1_x_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fmul_32ns_32ns_32_3_max_dsp_1_x_U257/forward_fmul_32ns_32ns_32_3_max_dsp_1_x_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#109 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fmul_32ns_32ns_32_3_max_dsp_1_x_U257/forward_fmul_32ns_32ns_32_3_max_dsp_1_x_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fmul_32ns_32ns_32_3_max_dsp_1_x_U257/forward_fmul_32ns_32ns_32_3_max_dsp_1_x_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#110 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fmul_32ns_32ns_32_3_max_dsp_1_x_U257/forward_fmul_32ns_32ns_32_3_max_dsp_1_x_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fmul_32ns_32ns_32_3_max_dsp_1_x_U257/forward_fmul_32ns_32ns_32_3_max_dsp_1_x_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#111 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fsub_32ns_32ns_32_4_full_dsp_1_U253/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fsub_32ns_32ns_32_4_full_dsp_1_U253/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#112 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fsub_32ns_32ns_32_4_full_dsp_1_U256/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fsub_32ns_32ns_32_4_full_dsp_1_U256/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#113 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#114 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__0 multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#115 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1 multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#116 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2 multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_13s_71s_71_1_0_U236/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#117 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_43ns_36ns_79_1_0_U237/tmp_product multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_43ns_36ns_79_1_0_U237/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#118 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_43ns_36ns_79_1_0_U237/tmp_product__0 multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_43ns_36ns_79_1_0_U237/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#119 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_43ns_36ns_79_1_0_U237/tmp_product__1 multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_43ns_36ns_79_1_0_U237/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#120 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_43ns_36ns_79_1_0_U237/tmp_product__2 multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_43ns_36ns_79_1_0_U237/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#121 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_43ns_36ns_79_1_0_U237/tmp_product__3 multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_43ns_36ns_79_1_0_U237/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#122 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__0 multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#123 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1 multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#124 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4 multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#125 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__7 multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_49ns_44ns_93_1_0_U238/tmp_product__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#126 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__0 multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#127 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__1 multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#128 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__4 multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#129 Warning
MREG Output pipelining  
DSP design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7 multiplier stage design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/mul_50ns_50ns_99_1_0_U239/tmp_product__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPREG-7#1 Warning
DSP48E2_PregDynOpmodeZmuxP:  
The DSP48E2 cell design_1_i/forward_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U347/forward_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-7#2 Warning
DSP48E2_PregDynOpmodeZmuxP:  
The DSP48E2 cell design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U117/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-7#3 Warning
DSP48E2_PregDynOpmodeZmuxP:  
The DSP48E2 cell design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U118/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-7#4 Warning
DSP48E2_PregDynOpmodeZmuxP:  
The DSP48E2 cell design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U119/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-7#5 Warning
DSP48E2_PregDynOpmodeZmuxP:  
The DSP48E2 cell design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U120/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-7#6 Warning
DSP48E2_PregDynOpmodeZmuxP:  
The DSP48E2 cell design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U121/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-7#7 Warning
DSP48E2_PregDynOpmodeZmuxP:  
The DSP48E2 cell design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U122/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-7#8 Warning
DSP48E2_PregDynOpmodeZmuxP:  
The DSP48E2 cell design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U123/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-7#9 Warning
DSP48E2_PregDynOpmodeZmuxP:  
The DSP48E2 cell design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U124/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-7#10 Warning
DSP48E2_PregDynOpmodeZmuxP:  
The DSP48E2 cell design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U125/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-7#11 Warning
DSP48E2_PregDynOpmodeZmuxP:  
The DSP48E2 cell design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U126/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-7#12 Warning
DSP48E2_PregDynOpmodeZmuxP:  
The DSP48E2 cell design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U127/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-7#13 Warning
DSP48E2_PregDynOpmodeZmuxP:  
The DSP48E2 cell design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U128/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-7#14 Warning
DSP48E2_PregDynOpmodeZmuxP:  
The DSP48E2 cell design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U129/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-7#15 Warning
DSP48E2_PregDynOpmodeZmuxP:  
The DSP48E2 cell design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U130/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-7#16 Warning
DSP48E2_PregDynOpmodeZmuxP:  
The DSP48E2 cell design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U131/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-7#17 Warning
DSP48E2_PregDynOpmodeZmuxP:  
The DSP48E2 cell design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U132/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-7#18 Warning
DSP48E2_PregDynOpmodeZmuxP:  
The DSP48E2 cell design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U133/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-7#19 Warning
DSP48E2_PregDynOpmodeZmuxP:  
The DSP48E2 cell design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U134/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-7#20 Warning
DSP48E2_PregDynOpmodeZmuxP:  
The DSP48E2 cell design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U135/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-7#21 Warning
DSP48E2_PregDynOpmodeZmuxP:  
The DSP48E2 cell design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U136/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-7#22 Warning
DSP48E2_PregDynOpmodeZmuxP:  
The DSP48E2 cell design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U137/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-7#23 Warning
DSP48E2_PregDynOpmodeZmuxP:  
The DSP48E2 cell design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U138/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-7#24 Warning
DSP48E2_PregDynOpmodeZmuxP:  
The DSP48E2 cell design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U139/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-7#25 Warning
DSP48E2_PregDynOpmodeZmuxP:  
The DSP48E2 cell design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U140/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-7#26 Warning
DSP48E2_PregDynOpmodeZmuxP:  
The DSP48E2 cell design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U141/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-7#27 Warning
DSP48E2_PregDynOpmodeZmuxP:  
The DSP48E2 cell design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U254/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-7#28 Warning
DSP48E2_PregDynOpmodeZmuxP:  
The DSP48E2 cell design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fsub_32ns_32ns_32_4_full_dsp_1_U253/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

AVAL-155#1 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U347/forward_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#2 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U348/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#3 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U348/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#4 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U348/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#5 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U117/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#6 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U118/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#7 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U119/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#8 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U120/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#9 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U121/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#10 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U122/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#11 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U123/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#12 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U124/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#13 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U125/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#14 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U126/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#15 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U127/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#16 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U128/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#17 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U129/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#18 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U130/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#19 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U131/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#20 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U132/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#21 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U133/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#22 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U134/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#23 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U135/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#24 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U136/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#25 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U137/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#26 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U138/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#27 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U139/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#28 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U140/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#29 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fadd_32ns_32ns_32_4_full_dsp_1_U141/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#30 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U142/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#31 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U142/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#32 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U142/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#33 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U143/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#34 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U143/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#35 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U143/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#36 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U144/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#37 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U144/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#38 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U144/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#39 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U145/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#40 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U145/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#41 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U145/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#42 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U146/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#43 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U146/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#44 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U146/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#45 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U147/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#46 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U147/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#47 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U147/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#48 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U148/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#49 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U148/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#50 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U148/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#51 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U149/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#52 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U149/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#53 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U149/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#54 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U150/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#55 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U150/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#56 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U150/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#57 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U151/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#58 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U151/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#59 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U151/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#60 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U152/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#61 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U152/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#62 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U152/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#63 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U153/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#64 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U153/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#65 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U153/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#66 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U154/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#67 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U154/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#68 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U154/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#69 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U155/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#70 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U155/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#71 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U155/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#72 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U156/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#73 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U156/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#74 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U156/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#75 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U157/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#76 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U157/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#77 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U157/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#78 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U158/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#79 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U158/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#80 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U158/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#81 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U159/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#82 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U159/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#83 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U159/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#84 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U160/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#85 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U160/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#86 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U160/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#87 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U161/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#88 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U161/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#89 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U161/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#90 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U162/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#91 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U162/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#92 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U162/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#93 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U163/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#94 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U163/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#95 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U163/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#96 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U164/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#97 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U164/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#98 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U164/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#99 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U165/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#100 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U165/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#101 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U165/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#102 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U166/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#103 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U166/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#104 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U166/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#105 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/dadd_64ns_64ns_64_5_full_dsp_1_U262/forward_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#106 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/dadd_64ns_64ns_64_5_full_dsp_1_U262/forward_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#107 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/dadd_64ns_64ns_64_5_full_dsp_1_U262/forward_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#108 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U252/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#109 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U254/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#110 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U255/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#111 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fmul_32ns_32ns_32_3_max_dsp_1_x_U257/forward_fmul_32ns_32ns_32_3_max_dsp_1_x_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#112 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fmul_32ns_32ns_32_3_max_dsp_1_x_U257/forward_fmul_32ns_32ns_32_3_max_dsp_1_x_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#113 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fmul_32ns_32ns_32_3_max_dsp_1_x_U257/forward_fmul_32ns_32ns_32_3_max_dsp_1_x_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#114 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fsub_32ns_32ns_32_4_full_dsp_1_U253/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#115 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fsub_32ns_32ns_32_4_full_dsp_1_U256/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#1 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U348/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#2 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U142/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#3 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U143/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#4 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U144/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#5 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U145/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#6 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U146/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#7 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U147/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#8 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U148/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#9 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U149/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#10 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U150/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#11 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U151/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#12 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U152/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#13 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U153/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#14 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U154/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#15 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U155/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#16 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U156/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#17 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U157/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#18 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U158/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#19 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U159/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#20 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U160/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#21 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U161/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#22 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U162/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#23 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U163/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#24 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U164/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#25 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U165/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#26 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_41_2_fu_765/fmul_32ns_32ns_32_3_max_dsp_1_U166/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#27 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/dadd_64ns_64ns_64_5_full_dsp_1_U262/forward_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#28 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/dadd_64ns_64ns_64_5_full_dsp_1_U262/forward_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#29 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/dadd_64ns_64ns_64_5_full_dsp_1_U262/forward_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#30 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/forward_0/inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fmul_32ns_32ns_32_3_max_dsp_1_x_U257/forward_fmul_32ns_32ns_32_3_max_dsp_1_x_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>


