

================================================================
== Vitis HLS Report for 'Kernel_Connector'
================================================================
* Date:           Thu Jun 12 16:07:03 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        KernelConnector
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.713 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |                                                    |                                          |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
        |                      Instance                      |                  Module                  |   min   |   max   |    min   |    max   | min | max |                      Type                     |
        +----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |grp_Kernel_Connector_Pipeline_VITIS_LOOP_6_1_fu_46  |Kernel_Connector_Pipeline_VITIS_LOOP_6_1  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_Kernel_Connector_Pipeline_VITIS_LOOP_8_1_fu_53  |Kernel_Connector_Pipeline_VITIS_LOOP_8_1  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        -|        -|     -|
|FIFO                 |        -|      -|        5|       26|     -|
|Instance             |        -|      3|       38|      167|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       73|     -|
|Register             |        -|      -|        8|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      3|       51|      266|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+------------------------------------------+---------+----+----+-----+-----+
    |                      Instance                      |                  Module                  | BRAM_18K| DSP| FF | LUT | URAM|
    +----------------------------------------------------+------------------------------------------+---------+----+----+-----+-----+
    |grp_Kernel_Connector_Pipeline_VITIS_LOOP_6_1_fu_46  |Kernel_Connector_Pipeline_VITIS_LOOP_6_1  |        0|   3|   3|   65|    0|
    |grp_Kernel_Connector_Pipeline_VITIS_LOOP_8_1_fu_53  |Kernel_Connector_Pipeline_VITIS_LOOP_8_1  |        0|   0|  35|  102|    0|
    +----------------------------------------------------+------------------------------------------+---------+----+----+-----+-----+
    |Total                                               |                                          |        0|   3|  38|  167|    0|
    +----------------------------------------------------+------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------------------+---------+---+----+-----+------+-----+---------+
    |            Name           | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +---------------------------+---------+---+----+-----+------+-----+---------+
    |intermediateStream_fifo_U  |        0|  5|   0|    -|     3|   32|       96|
    +---------------------------+---------+---+----+-----+------+-----+---------+
    |Total                      |        0|  5|   0|    0|     3|   32|       96|
    +---------------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |InputStream_TREADY_int_regslice  |   9|          2|    1|          2|
    |OutStream_write                  |   9|          2|    1|          2|
    |ap_NS_fsm                        |  37|          7|    1|          7|
    |intermediateStream_read          |   9|          2|    1|          2|
    |intermediateStream_write         |   9|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  73|         15|    5|         15|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+---+----+-----+-----------+
    |                               Name                              | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                        |  6|   0|    6|          0|
    |grp_Kernel_Connector_Pipeline_VITIS_LOOP_6_1_fu_46_ap_start_reg  |  1|   0|    1|          0|
    |grp_Kernel_Connector_Pipeline_VITIS_LOOP_8_1_fu_53_ap_start_reg  |  1|   0|    1|          0|
    +-----------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                            |  8|   0|    8|          0|
    +-----------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+--------------------+-----+-----+------------+------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  Kernel_Connector|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|  Kernel_Connector|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  Kernel_Connector|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  Kernel_Connector|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  Kernel_Connector|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  Kernel_Connector|  return value|
|InputStream_TDATA   |   in|   32|        axis|       InputStream|       pointer|
|InputStream_TVALID  |   in|    1|        axis|       InputStream|       pointer|
|InputStream_TREADY  |  out|    1|        axis|       InputStream|       pointer|
|OutStream_din       |  out|   32|     ap_fifo|         OutStream|       pointer|
|OutStream_full_n    |   in|    1|     ap_fifo|         OutStream|       pointer|
|OutStream_write     |  out|    1|     ap_fifo|         OutStream|       pointer|
+--------------------+-----+-----+------------+------------------+--------------+

