

Microchip MPLAB XC8 Assembler V2.46 build 20240104201356 
                                                                                               Sat Jul 06 06:43:14 2024

Microchip MPLAB XC8 C Compiler v2.46 (Free license) build 20240104201356 Og9 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13   000000                     
    14                           ; Generated 05/01/2024 GMT
    15                           ; 
    16                           ; Copyright Â© 2024, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48   000000                     _LATE	set	3981
    49   000000                     _TRISE	set	3990
    50                           
    51                           ; #config settings
    52                           
    53                           	psect	cinit
    54   00081C                     __pcinit:
    55                           	callstack 0
    56   00081C                     start_initialization:
    57                           	callstack 0
    58   00081C                     __initialization:
    59                           	callstack 0
    60   00081C                     end_of_initialization:
    61                           	callstack 0
    62   00081C                     __end_of__initialization:
    63                           	callstack 0
    64   00081C  0100               	movlb	0
    65   00081E  EF01  F004         	goto	_main	;jump to C main() function
    66                           
    67                           	psect	cstackCOMRAM
    68   000001                     __pcstackCOMRAM:
    69                           	callstack 0
    70   000001                     ??_main:
    71                           
    72                           ; 1 bytes @ 0x0
    73   000001                     	ds	1
    74                           
    75 ;;
    76 ;;Main: autosize = 0, tempsize = 1, incstack = 0, save=0
    77 ;;
    78 ;; *************** function _main *****************
    79 ;; Defined at:
    80 ;;		line 6 in file "Laboratorio03.c"
    81 ;; Parameters:    Size  Location     Type
    82 ;;		None
    83 ;; Auto vars:     Size  Location     Type
    84 ;;		None
    85 ;; Return value:  Size  Location     Type
    86 ;;                  1    wreg      void 
    87 ;; Registers used:
    88 ;;		wreg, status,2, status,0
    89 ;; Tracked objects:
    90 ;;		On entry : 0/0
    91 ;;		On exit  : 0/0
    92 ;;		Unchanged: 0/0
    93 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    94 ;;      Params:         0       0       0       0       0       0       0       0       0
    95 ;;      Locals:         0       0       0       0       0       0       0       0       0
    96 ;;      Temps:          1       0       0       0       0       0       0       0       0
    97 ;;      Totals:         1       0       0       0       0       0       0       0       0
    98 ;;Total ram usage:        1 bytes
    99 ;; This function calls:
   100 ;;		Nothing
   101 ;; This function is called by:
   102 ;;		Startup code after reset
   103 ;; This function uses a non-reentrant model
   104 ;;
   105                           
   106                           	psect	text0
   107   000802                     __ptext0:
   108                           	callstack 0
   109   000802                     _main:
   110                           	callstack 31
   111                           
   112                           ;Laboratorio03.c: 7: TRISE=0b00000111;
   113                           
   114                           ;incstack = 0
   115   000802  0E07               	movlw	7
   116   000804  6E96               	movwf	150,c	;volatile
   117   000806                     l11:
   118                           
   119                           ;Laboratorio03.c: 9: LATE = 0b00000001;
   120   000806  0E01               	movlw	1
   121   000808  6E8D               	movwf	141,c	;volatile
   122                           
   123                           ;Laboratorio03.c: 12: _delay((unsigned long)((10)*(1000000/4000.0)));
   124   00080A  0E04               	movlw	4
   125   00080C  6E01               	movwf	??_main^0,c
   126   00080E  0E3E               	movlw	62
   127   000810                     u17:
   128   000810  2EE8               	decfsz	wreg,f,c
   129   000812  D7FE               	bra	u17
   130   000814  2E01               	decfsz	??_main^0,f,c
   131   000816  D7FC               	bra	u17
   132                           
   133                           ;Laboratorio03.c: 13: LATE++;
   134   000818  2A8D               	incf	141,f,c	;volatile
   135   00081A  D7F5               	goto	l11
   136   00081C                     __end_of_main:
   137                           	callstack 0
   138                           
   139                           	psect	smallconst
   140   000800                     __psmallconst:
   141                           	callstack 0
   142   000800  00                 	db	0
   143   000801  00                 	db	0	; dummy byte at the end
   144   000000                     
   145                           	psect	rparam
   146   000000                     
   147                           	psect	idloc
   148                           
   149                           ;Config register IDLOC0 @ 0x200000
   150                           ;	unspecified, using default values
   151   200000                     	org	2097152
   152   200000  FF                 	db	255
   153                           
   154                           ;Config register IDLOC1 @ 0x200001
   155                           ;	unspecified, using default values
   156   200001                     	org	2097153
   157   200001  FF                 	db	255
   158                           
   159                           ;Config register IDLOC2 @ 0x200002
   160                           ;	unspecified, using default values
   161   200002                     	org	2097154
   162   200002  FF                 	db	255
   163                           
   164                           ;Config register IDLOC3 @ 0x200003
   165                           ;	unspecified, using default values
   166   200003                     	org	2097155
   167   200003  FF                 	db	255
   168                           
   169                           ;Config register IDLOC4 @ 0x200004
   170                           ;	unspecified, using default values
   171   200004                     	org	2097156
   172   200004  FF                 	db	255
   173                           
   174                           ;Config register IDLOC5 @ 0x200005
   175                           ;	unspecified, using default values
   176   200005                     	org	2097157
   177   200005  FF                 	db	255
   178                           
   179                           ;Config register IDLOC6 @ 0x200006
   180                           ;	unspecified, using default values
   181   200006                     	org	2097158
   182   200006  FF                 	db	255
   183                           
   184                           ;Config register IDLOC7 @ 0x200007
   185                           ;	unspecified, using default values
   186   200007                     	org	2097159
   187   200007  FF                 	db	255
   188                           
   189                           	psect	config
   190                           
   191                           ;Config register CONFIG1L @ 0x300000
   192                           ;	unspecified, using default values
   193                           ;	PLL Prescaler Selection bits
   194                           ;	PLLDIV = 0x0, unprogrammed default
   195                           ;	System Clock Postscaler Selection bits
   196                           ;	CPUDIV = 0x0, unprogrammed default
   197                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   198                           ;	USBDIV = 0x0, unprogrammed default
   199   300000                     	org	3145728
   200   300000  00                 	db	0
   201                           
   202                           ;Config register CONFIG1H @ 0x300001
   203                           ;	Oscillator Selection bits
   204                           ;	FOSC = INTOSC_EC, Internal oscillator, CLKO function on RA6, EC used by USB (INTCKO)
   205                           ;	Fail-Safe Clock Monitor Enable bit
   206                           ;	FCMEN = 0x0, unprogrammed default
   207                           ;	Internal/External Oscillator Switchover bit
   208                           ;	IESO = 0x0, unprogrammed default
   209   300001                     	org	3145729
   210   300001  09                 	db	9
   211                           
   212                           ;Config register CONFIG2L @ 0x300002
   213                           ;	unspecified, using default values
   214                           ;	Power-up Timer Enable bit
   215                           ;	PWRT = 0x1, unprogrammed default
   216                           ;	Brown-out Reset Enable bits
   217                           ;	BOR = 0x3, unprogrammed default
   218                           ;	Brown-out Reset Voltage bits
   219                           ;	BORV = 0x3, unprogrammed default
   220                           ;	USB Voltage Regulator Enable bit
   221                           ;	VREGEN = 0x0, unprogrammed default
   222   300002                     	org	3145730
   223   300002  1F                 	db	31
   224                           
   225                           ;Config register CONFIG2H @ 0x300003
   226                           ;	Watchdog Timer Enable bit
   227                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   228                           ;	Watchdog Timer Postscale Select bits
   229                           ;	WDTPS = 0xF, unprogrammed default
   230   300003                     	org	3145731
   231   300003  1E                 	db	30
   232                           
   233                           ; Padding undefined space
   234   300004                     	org	3145732
   235   300004  FF                 	db	255
   236                           
   237                           ;Config register CONFIG3H @ 0x300005
   238                           ;	unspecified, using default values
   239                           ;	CCP2 MUX bit
   240                           ;	CCP2MX = 0x1, unprogrammed default
   241                           ;	PORTB A/D Enable bit
   242                           ;	PBADEN = 0x1, unprogrammed default
   243                           ;	Low-Power Timer 1 Oscillator Enable bit
   244                           ;	LPT1OSC = 0x0, unprogrammed default
   245                           ;	MCLR Pin Enable bit
   246                           ;	MCLRE = 0x1, unprogrammed default
   247   300005                     	org	3145733
   248   300005  83                 	db	131
   249                           
   250                           ;Config register CONFIG4L @ 0x300006
   251                           ;	Stack Full/Underflow Reset Enable bit
   252                           ;	STVREN = 0x1, unprogrammed default
   253                           ;	Single-Supply ICSP Enable bit
   254                           ;	LVP = OFF, Single-Supply ICSP disabled
   255                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   256                           ;	ICPRT = 0x0, unprogrammed default
   257                           ;	Extended Instruction Set Enable bit
   258                           ;	XINST = 0x0, unprogrammed default
   259                           ;	Background Debugger Enable bit
   260                           ;	DEBUG = 0x1, unprogrammed default
   261   300006                     	org	3145734
   262   300006  81                 	db	129
   263                           
   264                           ; Padding undefined space
   265   300007                     	org	3145735
   266   300007  FF                 	db	255
   267                           
   268                           ;Config register CONFIG5L @ 0x300008
   269                           ;	unspecified, using default values
   270                           ;	Code Protection bit
   271                           ;	CP0 = 0x1, unprogrammed default
   272                           ;	Code Protection bit
   273                           ;	CP1 = 0x1, unprogrammed default
   274                           ;	Code Protection bit
   275                           ;	CP2 = 0x1, unprogrammed default
   276                           ;	Code Protection bit
   277                           ;	CP3 = 0x1, unprogrammed default
   278   300008                     	org	3145736
   279   300008  0F                 	db	15
   280                           
   281                           ;Config register CONFIG5H @ 0x300009
   282                           ;	unspecified, using default values
   283                           ;	Boot Block Code Protection bit
   284                           ;	CPB = 0x1, unprogrammed default
   285                           ;	Data EEPROM Code Protection bit
   286                           ;	CPD = 0x1, unprogrammed default
   287   300009                     	org	3145737
   288   300009  C0                 	db	192
   289                           
   290                           ;Config register CONFIG6L @ 0x30000A
   291                           ;	unspecified, using default values
   292                           ;	Write Protection bit
   293                           ;	WRT0 = 0x1, unprogrammed default
   294                           ;	Write Protection bit
   295                           ;	WRT1 = 0x1, unprogrammed default
   296                           ;	Write Protection bit
   297                           ;	WRT2 = 0x1, unprogrammed default
   298                           ;	Write Protection bit
   299                           ;	WRT3 = 0x1, unprogrammed default
   300   30000A                     	org	3145738
   301   30000A  0F                 	db	15
   302                           
   303                           ;Config register CONFIG6H @ 0x30000B
   304                           ;	unspecified, using default values
   305                           ;	Configuration Register Write Protection bit
   306                           ;	WRTC = 0x1, unprogrammed default
   307                           ;	Boot Block Write Protection bit
   308                           ;	WRTB = 0x1, unprogrammed default
   309                           ;	Data EEPROM Write Protection bit
   310                           ;	WRTD = 0x1, unprogrammed default
   311   30000B                     	org	3145739
   312   30000B  E0                 	db	224
   313                           
   314                           ;Config register CONFIG7L @ 0x30000C
   315                           ;	unspecified, using default values
   316                           ;	Table Read Protection bit
   317                           ;	EBTR0 = 0x1, unprogrammed default
   318                           ;	Table Read Protection bit
   319                           ;	EBTR1 = 0x1, unprogrammed default
   320                           ;	Table Read Protection bit
   321                           ;	EBTR2 = 0x1, unprogrammed default
   322                           ;	Table Read Protection bit
   323                           ;	EBTR3 = 0x1, unprogrammed default
   324   30000C                     	org	3145740
   325   30000C  0F                 	db	15
   326                           
   327                           ;Config register CONFIG7H @ 0x30000D
   328                           ;	unspecified, using default values
   329                           ;	Boot Block Table Read Protection bit
   330                           ;	EBTRB = 0x1, unprogrammed default
   331   30000D                     	org	3145741
   332   30000D  40                 	db	64
   333                           tosu	equ	0xFFF
   334                           tosh	equ	0xFFE
   335                           tosl	equ	0xFFD
   336                           stkptr	equ	0xFFC
   337                           pclatu	equ	0xFFB
   338                           pclath	equ	0xFFA
   339                           pcl	equ	0xFF9
   340                           tblptru	equ	0xFF8
   341                           tblptrh	equ	0xFF7
   342                           tblptrl	equ	0xFF6
   343                           tablat	equ	0xFF5
   344                           prodh	equ	0xFF4
   345                           prodl	equ	0xFF3
   346                           indf0	equ	0xFEF
   347                           postinc0	equ	0xFEE
   348                           postdec0	equ	0xFED
   349                           preinc0	equ	0xFEC
   350                           plusw0	equ	0xFEB
   351                           fsr0h	equ	0xFEA
   352                           fsr0l	equ	0xFE9
   353                           wreg	equ	0xFE8
   354                           indf1	equ	0xFE7
   355                           postinc1	equ	0xFE6
   356                           postdec1	equ	0xFE5
   357                           preinc1	equ	0xFE4
   358                           plusw1	equ	0xFE3
   359                           fsr1h	equ	0xFE2
   360                           fsr1l	equ	0xFE1
   361                           bsr	equ	0xFE0
   362                           indf2	equ	0xFDF
   363                           postinc2	equ	0xFDE
   364                           postdec2	equ	0xFDD
   365                           preinc2	equ	0xFDC
   366                           plusw2	equ	0xFDB
   367                           fsr2h	equ	0xFDA
   368                           fsr2l	equ	0xFD9
   369                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      1       1
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 1     1      0       0
                                              0 COMRAM     1     1      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      1       1       1        1.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
ABS                  0      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBIGSFRh          69      0       0      21        0.0%
BITBIGSFRlh          8      0       0      22        0.0%
BITBIGSFRll         2D      0       0      23        0.0%
BIGRAM             7FF      0       0      24        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.46 build 20240104201356 
Symbol Table                                                                                   Sat Jul 06 06:43:14 2024

                     l11 0806                       u17 0810                      wreg 0FE8  
                   _LATE 0F8D                     _main 0802                     start 0000  
           ___param_bank 0000                    ?_main 0001                    _TRISE 0F96  
        __initialization 081C             __end_of_main 081C                   ??_main 0001  
          __activetblptr 0000                   isa$std 0001             __mediumconst 0000  
             __accesstop 0060  __end_of__initialization 081C            ___rparam_used 0001  
         __pcstackCOMRAM 0001                  __Hparam 0000                  __Lparam 0000  
           __psmallconst 0800                  __pcinit 081C                  __ramtop 0800  
                __ptext0 0802     end_of_initialization 081C      start_initialization 081C  
            __smallconst 0800                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 0000  
