{"vcs1":{"timestamp_begin":1700153459.076650990, "rt":9.01, "ut":8.17, "st":0.55}}
{"vcselab":{"timestamp_begin":1700153468.165353756, "rt":1.15, "ut":0.40, "st":0.17}}
{"link":{"timestamp_begin":1700153469.391189823, "rt":0.33, "ut":0.11, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700153458.440662208}
{"VCS_COMP_START_TIME": 1700153458.440662208}
{"VCS_COMP_END_TIME": 1700153477.978676725}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 370316}}
{"stitch_vcselab": {"peak_mem": 240020}}
