iverilog -o compiled_router_benchmark ./SRC/router_benchmark_include_netlists.v -s router_benchmark_top_formal_verification_random_tb -I ./SRC
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:24: error: error is not a valid l-value in router_benchmark_top_formal_verification_random_tb.FPGA_DUT.U0_formal_verification.grid_router_2__1_.logical_tile_router_mode_router__0.logical_tile_router_mode_router_slice__router_slice_0.router_slice_0_.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:16:      : error is declared here as wire.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:25: error: channel_out_op is not a valid l-value in router_benchmark_top_formal_verification_random_tb.FPGA_DUT.U0_formal_verification.grid_router_2__1_.logical_tile_router_mode_router__0.logical_tile_router_mode_router_slice__router_slice_0.router_slice_0_.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:17:      : channel_out_op is declared here as wire.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:26: error: flow_ctrl_out_ip is not a valid l-value in router_benchmark_top_formal_verification_random_tb.FPGA_DUT.U0_formal_verification.grid_router_2__1_.logical_tile_router_mode_router__0.logical_tile_router_mode_router_slice__router_slice_0.router_slice_0_.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:18:      : flow_ctrl_out_ip is declared here as wire.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:28: error: error is not a valid l-value in router_benchmark_top_formal_verification_random_tb.FPGA_DUT.U0_formal_verification.grid_router_2__1_.logical_tile_router_mode_router__0.logical_tile_router_mode_router_slice__router_slice_0.router_slice_0_.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:16:      : error is declared here as wire.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:29: error: channel_out_op is not a valid l-value in router_benchmark_top_formal_verification_random_tb.FPGA_DUT.U0_formal_verification.grid_router_2__1_.logical_tile_router_mode_router__0.logical_tile_router_mode_router_slice__router_slice_0.router_slice_0_.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:17:      : channel_out_op is declared here as wire.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:30: error: flow_ctrl_out_ip is not a valid l-value in router_benchmark_top_formal_verification_random_tb.FPGA_DUT.U0_formal_verification.grid_router_2__1_.logical_tile_router_mode_router__0.logical_tile_router_mode_router_slice__router_slice_0.router_slice_0_.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:18:      : flow_ctrl_out_ip is declared here as wire.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:24: error: error is not a valid l-value in router_benchmark_top_formal_verification_random_tb.FPGA_DUT.U0_formal_verification.grid_router_5__1_.logical_tile_router_mode_router__0.logical_tile_router_mode_router_slice__router_slice_0.router_slice_0_.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:16:      : error is declared here as wire.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:25: error: channel_out_op is not a valid l-value in router_benchmark_top_formal_verification_random_tb.FPGA_DUT.U0_formal_verification.grid_router_5__1_.logical_tile_router_mode_router__0.logical_tile_router_mode_router_slice__router_slice_0.router_slice_0_.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:17:      : channel_out_op is declared here as wire.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:26: error: flow_ctrl_out_ip is not a valid l-value in router_benchmark_top_formal_verification_random_tb.FPGA_DUT.U0_formal_verification.grid_router_5__1_.logical_tile_router_mode_router__0.logical_tile_router_mode_router_slice__router_slice_0.router_slice_0_.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:18:      : flow_ctrl_out_ip is declared here as wire.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:28: error: error is not a valid l-value in router_benchmark_top_formal_verification_random_tb.FPGA_DUT.U0_formal_verification.grid_router_5__1_.logical_tile_router_mode_router__0.logical_tile_router_mode_router_slice__router_slice_0.router_slice_0_.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:16:      : error is declared here as wire.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:29: error: channel_out_op is not a valid l-value in router_benchmark_top_formal_verification_random_tb.FPGA_DUT.U0_formal_verification.grid_router_5__1_.logical_tile_router_mode_router__0.logical_tile_router_mode_router_slice__router_slice_0.router_slice_0_.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:17:      : channel_out_op is declared here as wire.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:30: error: flow_ctrl_out_ip is not a valid l-value in router_benchmark_top_formal_verification_random_tb.FPGA_DUT.U0_formal_verification.grid_router_5__1_.logical_tile_router_mode_router__0.logical_tile_router_mode_router_slice__router_slice_0.router_slice_0_.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:18:      : flow_ctrl_out_ip is declared here as wire.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:24: error: error is not a valid l-value in router_benchmark_top_formal_verification_random_tb.FPGA_DUT.U0_formal_verification.grid_router_8__1_.logical_tile_router_mode_router__0.logical_tile_router_mode_router_slice__router_slice_0.router_slice_0_.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:16:      : error is declared here as wire.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:25: error: channel_out_op is not a valid l-value in router_benchmark_top_formal_verification_random_tb.FPGA_DUT.U0_formal_verification.grid_router_8__1_.logical_tile_router_mode_router__0.logical_tile_router_mode_router_slice__router_slice_0.router_slice_0_.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:17:      : channel_out_op is declared here as wire.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:26: error: flow_ctrl_out_ip is not a valid l-value in router_benchmark_top_formal_verification_random_tb.FPGA_DUT.U0_formal_verification.grid_router_8__1_.logical_tile_router_mode_router__0.logical_tile_router_mode_router_slice__router_slice_0.router_slice_0_.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:18:      : flow_ctrl_out_ip is declared here as wire.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:28: error: error is not a valid l-value in router_benchmark_top_formal_verification_random_tb.FPGA_DUT.U0_formal_verification.grid_router_8__1_.logical_tile_router_mode_router__0.logical_tile_router_mode_router_slice__router_slice_0.router_slice_0_.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:16:      : error is declared here as wire.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:29: error: channel_out_op is not a valid l-value in router_benchmark_top_formal_verification_random_tb.FPGA_DUT.U0_formal_verification.grid_router_8__1_.logical_tile_router_mode_router__0.logical_tile_router_mode_router_slice__router_slice_0.router_slice_0_.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:17:      : channel_out_op is declared here as wire.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:30: error: flow_ctrl_out_ip is not a valid l-value in router_benchmark_top_formal_verification_random_tb.FPGA_DUT.U0_formal_verification.grid_router_8__1_.logical_tile_router_mode_router__0.logical_tile_router_mode_router_slice__router_slice_0.router_slice_0_.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:18:      : flow_ctrl_out_ip is declared here as wire.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:24: error: error is not a valid l-value in router_benchmark_top_formal_verification_random_tb.FPGA_DUT.U0_formal_verification.grid_router_11__1_.logical_tile_router_mode_router__0.logical_tile_router_mode_router_slice__router_slice_0.router_slice_0_.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:16:      : error is declared here as wire.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:25: error: channel_out_op is not a valid l-value in router_benchmark_top_formal_verification_random_tb.FPGA_DUT.U0_formal_verification.grid_router_11__1_.logical_tile_router_mode_router__0.logical_tile_router_mode_router_slice__router_slice_0.router_slice_0_.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:17:      : channel_out_op is declared here as wire.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:26: error: flow_ctrl_out_ip is not a valid l-value in router_benchmark_top_formal_verification_random_tb.FPGA_DUT.U0_formal_verification.grid_router_11__1_.logical_tile_router_mode_router__0.logical_tile_router_mode_router_slice__router_slice_0.router_slice_0_.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:18:      : flow_ctrl_out_ip is declared here as wire.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:28: error: error is not a valid l-value in router_benchmark_top_formal_verification_random_tb.FPGA_DUT.U0_formal_verification.grid_router_11__1_.logical_tile_router_mode_router__0.logical_tile_router_mode_router_slice__router_slice_0.router_slice_0_.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:16:      : error is declared here as wire.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:29: error: channel_out_op is not a valid l-value in router_benchmark_top_formal_verification_random_tb.FPGA_DUT.U0_formal_verification.grid_router_11__1_.logical_tile_router_mode_router__0.logical_tile_router_mode_router_slice__router_slice_0.router_slice_0_.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:17:      : channel_out_op is declared here as wire.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:30: error: flow_ctrl_out_ip is not a valid l-value in router_benchmark_top_formal_verification_random_tb.FPGA_DUT.U0_formal_verification.grid_router_11__1_.logical_tile_router_mode_router__0.logical_tile_router_mode_router_slice__router_slice_0.router_slice_0_.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:18:      : flow_ctrl_out_ip is declared here as wire.
././SRC/router_benchmark_formal_random_top_tb.v:323: error: Wrong number of ports. Expecting 147, got 75.
25 error(s) during elaboration.
25