Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Nov 29 16:48:42 2020
| Host         : DESKTOP-TF4Q9RE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a15t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (10)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (10)
5. checking no_input_delay (0)
6. checking no_output_delay (5)
7. checking multiple_clock (48)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10)
-------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: vga_driver/vsync_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (10)
-------------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (48)
-------------------------------
 There are 48 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.456     -196.646                     75                   75        0.073        0.000                      0                   75       16.667        0.000                       0                    54  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
sys_clk_pin             {0.000 41.660}     83.330          12.000          
  clk_out1_clk_wiz_0_1  {0.000 19.999}     39.998          25.001          
  clkfbout_clk_wiz_0_1  {0.000 41.665}     83.330          12.000          
sysclk                  {0.000 41.666}     83.333          12.000          
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 41.666}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                              16.670        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       36.564        0.000                      0                   75        0.368        0.000                      0                   75       19.499        0.000                       0                    50  
  clkfbout_clk_wiz_0_1                                                                                                                                                   16.670        0.000                       0                     3  
sysclk                                                                                                                                                                   16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0         36.543        0.000                      0                   75        0.368        0.000                      0                   75       19.500        0.000                       0                    50  
  clkfbout_clk_wiz_0                                                                                                                                                     16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       35.106        0.000                      0                   75        0.073        0.000                      0                   75  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         -3.456     -196.646                     75                   75        0.073        0.000                      0                   75  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       36.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.368ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.499ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.564ns  (required time - arrival time)
  Source:                 vga_driver/pixel_row_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/green_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.998ns  (clk_out1_clk_wiz_0_1 rise@39.998ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 1.374ns (44.327%)  route 1.726ns (55.673%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.520 - 39.998 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.612    -0.881    vga_driver/CLK
    SLICE_X58Y79         FDRE                                         r  vga_driver/pixel_row_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  vga_driver/pixel_row_reg[8]/Q
                         net (fo=4, routed)           0.526     0.101    add_ball/leqOp_inferred__0/i__carry__0_1[6]
    SLICE_X58Y79         LUT6 (Prop_lut6_I3_O)        0.124     0.225 r  add_ball/i__carry__0_i_2/O
                         net (fo=1, routed)           0.568     0.793    add_ball/i__carry__0_i_2_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     1.258 f  add_ball/geqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.439     1.697    vga_driver/CO[0]
    SLICE_X59Y81         LUT6 (Prop_lut6_I3_O)        0.329     2.026 r  vga_driver/green_out_i_1/O
                         net (fo=2, routed)           0.193     2.218    vga_driver/green_out0
    SLICE_X58Y81         FDRE                                         r  vga_driver/green_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.404 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.344 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.931    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.498    38.520    vga_driver/CLK
    SLICE_X58Y81         FDRE                                         r  vga_driver/green_out_reg/C
                         clock pessimism              0.575    39.095    
                         clock uncertainty           -0.273    38.822    
    SLICE_X58Y81         FDRE (Setup_fdre_C_D)       -0.040    38.782    vga_driver/green_out_reg
  -------------------------------------------------------------------
                         required time                         38.782    
                         arrival time                          -2.218    
  -------------------------------------------------------------------
                         slack                                 36.564    

Slack (MET) :             36.693ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.998ns  (clk_out1_clk_wiz_0_1 rise@39.998ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.842ns (32.617%)  route 1.739ns (67.383%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.520 - 39.998 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.612    -0.881    vga_driver/CLK
    SLICE_X62Y78         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.462 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=8, routed)           0.883     0.421    vga_driver/h_cnt_reg[9]
    SLICE_X63Y77         LUT6 (Prop_lut6_I3_O)        0.299     0.720 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=2, routed)           0.526     1.246    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I2_O)        0.124     1.370 r  vga_driver/v_cnt[9]_i_1_rewire_comp/O
                         net (fo=6, routed)           0.330     1.700    vga_driver/v_cnt0
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.404 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.344 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.931    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.498    38.520    vga_driver/CLK
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[3]/C
                         clock pessimism              0.575    39.095    
                         clock uncertainty           -0.273    38.822    
    SLICE_X65Y79         FDRE (Setup_fdre_C_R)       -0.429    38.393    vga_driver/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.393    
                         arrival time                          -1.700    
  -------------------------------------------------------------------
                         slack                                 36.693    

Slack (MET) :             36.693ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.998ns  (clk_out1_clk_wiz_0_1 rise@39.998ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.842ns (32.617%)  route 1.739ns (67.383%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.520 - 39.998 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.612    -0.881    vga_driver/CLK
    SLICE_X62Y78         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.462 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=8, routed)           0.883     0.421    vga_driver/h_cnt_reg[9]
    SLICE_X63Y77         LUT6 (Prop_lut6_I3_O)        0.299     0.720 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=2, routed)           0.526     1.246    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I2_O)        0.124     1.370 r  vga_driver/v_cnt[9]_i_1_rewire_comp/O
                         net (fo=6, routed)           0.330     1.700    vga_driver/v_cnt0
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.404 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.344 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.931    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.498    38.520    vga_driver/CLK
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
                         clock pessimism              0.575    39.095    
                         clock uncertainty           -0.273    38.822    
    SLICE_X65Y79         FDRE (Setup_fdre_C_R)       -0.429    38.393    vga_driver/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.393    
                         arrival time                          -1.700    
  -------------------------------------------------------------------
                         slack                                 36.693    

Slack (MET) :             36.693ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.998ns  (clk_out1_clk_wiz_0_1 rise@39.998ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.842ns (32.617%)  route 1.739ns (67.383%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.520 - 39.998 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.612    -0.881    vga_driver/CLK
    SLICE_X62Y78         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.462 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=8, routed)           0.883     0.421    vga_driver/h_cnt_reg[9]
    SLICE_X63Y77         LUT6 (Prop_lut6_I3_O)        0.299     0.720 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=2, routed)           0.526     1.246    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I2_O)        0.124     1.370 r  vga_driver/v_cnt[9]_i_1_rewire_comp/O
                         net (fo=6, routed)           0.330     1.700    vga_driver/v_cnt0
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.404 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.344 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.931    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.498    38.520    vga_driver/CLK
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism              0.575    39.095    
                         clock uncertainty           -0.273    38.822    
    SLICE_X65Y79         FDRE (Setup_fdre_C_R)       -0.429    38.393    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         38.393    
                         arrival time                          -1.700    
  -------------------------------------------------------------------
                         slack                                 36.693    

Slack (MET) :             36.693ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.998ns  (clk_out1_clk_wiz_0_1 rise@39.998ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.842ns (32.617%)  route 1.739ns (67.383%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.520 - 39.998 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.612    -0.881    vga_driver/CLK
    SLICE_X62Y78         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.462 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=8, routed)           0.883     0.421    vga_driver/h_cnt_reg[9]
    SLICE_X63Y77         LUT6 (Prop_lut6_I3_O)        0.299     0.720 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=2, routed)           0.526     1.246    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I2_O)        0.124     1.370 r  vga_driver/v_cnt[9]_i_1_rewire_comp/O
                         net (fo=6, routed)           0.330     1.700    vga_driver/v_cnt0
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.404 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.344 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.931    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.498    38.520    vga_driver/CLK
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
                         clock pessimism              0.575    39.095    
                         clock uncertainty           -0.273    38.822    
    SLICE_X65Y79         FDRE (Setup_fdre_C_R)       -0.429    38.393    vga_driver/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         38.393    
                         arrival time                          -1.700    
  -------------------------------------------------------------------
                         slack                                 36.693    

Slack (MET) :             36.693ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.998ns  (clk_out1_clk_wiz_0_1 rise@39.998ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.842ns (32.617%)  route 1.739ns (67.383%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.520 - 39.998 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.612    -0.881    vga_driver/CLK
    SLICE_X62Y78         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.462 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=8, routed)           0.883     0.421    vga_driver/h_cnt_reg[9]
    SLICE_X63Y77         LUT6 (Prop_lut6_I3_O)        0.299     0.720 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=2, routed)           0.526     1.246    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I2_O)        0.124     1.370 r  vga_driver/v_cnt[9]_i_1_rewire_comp/O
                         net (fo=6, routed)           0.330     1.700    vga_driver/v_cnt0
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.404 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.344 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.931    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.498    38.520    vga_driver/CLK
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[8]/C
                         clock pessimism              0.575    39.095    
                         clock uncertainty           -0.273    38.822    
    SLICE_X65Y79         FDRE (Setup_fdre_C_R)       -0.429    38.393    vga_driver/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         38.393    
                         arrival time                          -1.700    
  -------------------------------------------------------------------
                         slack                                 36.693    

Slack (MET) :             36.693ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.998ns  (clk_out1_clk_wiz_0_1 rise@39.998ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.842ns (32.617%)  route 1.739ns (67.383%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.520 - 39.998 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.612    -0.881    vga_driver/CLK
    SLICE_X62Y78         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.462 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=8, routed)           0.883     0.421    vga_driver/h_cnt_reg[9]
    SLICE_X63Y77         LUT6 (Prop_lut6_I3_O)        0.299     0.720 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=2, routed)           0.526     1.246    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I2_O)        0.124     1.370 r  vga_driver/v_cnt[9]_i_1_rewire_comp/O
                         net (fo=6, routed)           0.330     1.700    vga_driver/v_cnt0
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.404 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.344 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.931    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.498    38.520    vga_driver/CLK
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[9]/C
                         clock pessimism              0.575    39.095    
                         clock uncertainty           -0.273    38.822    
    SLICE_X65Y79         FDRE (Setup_fdre_C_R)       -0.429    38.393    vga_driver/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         38.393    
                         arrival time                          -1.700    
  -------------------------------------------------------------------
                         slack                                 36.693    

Slack (MET) :             36.755ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/hsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.998ns  (clk_out1_clk_wiz_0_1 rise@39.998ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.704ns (28.120%)  route 1.800ns (71.880%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.518 - 39.998 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.612    -0.881    vga_driver/CLK
    SLICE_X63Y78         FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.425 f  vga_driver/h_cnt_reg[8]/Q
                         net (fo=9, routed)           1.159     0.734    vga_driver/h_cnt_reg[8]
    SLICE_X60Y78         LUT6 (Prop_lut6_I0_O)        0.124     0.858 r  vga_driver/hsync_i_4/O
                         net (fo=1, routed)           0.292     1.150    vga_driver/hsync_i_4_n_0
    SLICE_X61Y79         LUT6 (Prop_lut6_I5_O)        0.124     1.274 r  vga_driver/hsync_i_1/O
                         net (fo=1, routed)           0.348     1.622    vga_driver/hsync0
    SLICE_X61Y78         FDRE                                         r  vga_driver/hsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.404 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.344 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.931    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.496    38.518    vga_driver/CLK
    SLICE_X61Y78         FDRE                                         r  vga_driver/hsync_reg/C
                         clock pessimism              0.561    39.079    
                         clock uncertainty           -0.273    38.806    
    SLICE_X61Y78         FDRE (Setup_fdre_C_R)       -0.429    38.377    vga_driver/hsync_reg
  -------------------------------------------------------------------
                         required time                         38.377    
                         arrival time                          -1.622    
  -------------------------------------------------------------------
                         slack                                 36.755    

Slack (MET) :             36.806ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.998ns  (clk_out1_clk_wiz_0_1 rise@39.998ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.842ns (31.271%)  route 1.851ns (68.729%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.520 - 39.998 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.612    -0.881    vga_driver/CLK
    SLICE_X62Y78         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.462 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=8, routed)           0.883     0.421    vga_driver/h_cnt_reg[9]
    SLICE_X63Y77         LUT6 (Prop_lut6_I3_O)        0.299     0.720 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=2, routed)           0.576     1.296    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X64Y79         LUT6 (Prop_lut6_I5_O)        0.124     1.420 r  vga_driver/v_cnt[10]_i_1_replica/O
                         net (fo=10, routed)          0.391     1.811    vga_driver/v_cnt[10]_i_1_n_0_repN
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.404 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.344 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.931    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.498    38.520    vga_driver/CLK
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[3]/C
                         clock pessimism              0.575    39.095    
                         clock uncertainty           -0.273    38.822    
    SLICE_X65Y79         FDRE (Setup_fdre_C_CE)      -0.205    38.617    vga_driver/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.617    
                         arrival time                          -1.811    
  -------------------------------------------------------------------
                         slack                                 36.806    

Slack (MET) :             36.806ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.998ns  (clk_out1_clk_wiz_0_1 rise@39.998ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.842ns (31.271%)  route 1.851ns (68.729%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.520 - 39.998 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.612    -0.881    vga_driver/CLK
    SLICE_X62Y78         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.462 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=8, routed)           0.883     0.421    vga_driver/h_cnt_reg[9]
    SLICE_X63Y77         LUT6 (Prop_lut6_I3_O)        0.299     0.720 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=2, routed)           0.576     1.296    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X64Y79         LUT6 (Prop_lut6_I5_O)        0.124     1.420 r  vga_driver/v_cnt[10]_i_1_replica/O
                         net (fo=10, routed)          0.391     1.811    vga_driver/v_cnt[10]_i_1_n_0_repN
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.404 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.344 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.931    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.498    38.520    vga_driver/CLK
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
                         clock pessimism              0.575    39.095    
                         clock uncertainty           -0.273    38.822    
    SLICE_X65Y79         FDRE (Setup_fdre_C_CE)      -0.205    38.617    vga_driver/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.617    
                         arrival time                          -1.811    
  -------------------------------------------------------------------
                         slack                                 36.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_row_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.478%)  route 0.298ns (64.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.584    -0.580    vga_driver/CLK
    SLICE_X64Y79         FDRE                                         r  vga_driver/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  vga_driver/v_cnt_reg[0]/Q
                         net (fo=11, routed)          0.298    -0.118    vga_driver/v_cnt_reg[0]
    SLICE_X58Y78         FDRE                                         r  vga_driver/pixel_row_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.850    -0.821    vga_driver/CLK
    SLICE_X58Y78         FDRE                                         r  vga_driver/pixel_row_reg[0]/C
                         clock pessimism              0.273    -0.548    
    SLICE_X58Y78         FDRE (Hold_fdre_C_D)         0.062    -0.486    vga_driver/pixel_row_reg[0]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_col_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.582%)  route 0.336ns (70.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.583    -0.581    vga_driver/CLK
    SLICE_X63Y78         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=12, routed)          0.336    -0.104    vga_driver/h_cnt_reg[4]
    SLICE_X58Y81         FDRE                                         r  vga_driver/pixel_col_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.853    -0.818    vga_driver/CLK
    SLICE_X58Y81         FDRE                                         r  vga_driver/pixel_col_reg[4]/C
                         clock pessimism              0.273    -0.545    
    SLICE_X58Y81         FDRE (Hold_fdre_C_D)         0.070    -0.475    vga_driver/pixel_col_reg[4]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_col_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.500%)  route 0.273ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.582    -0.582    vga_driver/CLK
    SLICE_X60Y77         FDRE                                         r  vga_driver/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  vga_driver/h_cnt_reg[2]/Q
                         net (fo=9, routed)           0.273    -0.144    vga_driver/h_cnt_reg[2]
    SLICE_X59Y79         FDRE                                         r  vga_driver/pixel_col_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.850    -0.820    vga_driver/CLK
    SLICE_X59Y79         FDRE                                         r  vga_driver/pixel_col_reg[2]/C
                         clock pessimism              0.253    -0.567    
    SLICE_X59Y79         FDRE (Hold_fdre_C_D)         0.051    -0.516    vga_driver/pixel_col_reg[2]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.202%)  route 0.342ns (70.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.584    -0.580    vga_driver/CLK
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  vga_driver/v_cnt_reg[5]/Q
                         net (fo=7, routed)           0.342    -0.097    vga_driver/v_cnt_reg[5]
    SLICE_X59Y78         FDRE                                         r  vga_driver/pixel_row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.850    -0.821    vga_driver/CLK
    SLICE_X59Y78         FDRE                                         r  vga_driver/pixel_row_reg[5]/C
                         clock pessimism              0.273    -0.548    
    SLICE_X59Y78         FDRE (Hold_fdre_C_D)         0.070    -0.478    vga_driver/pixel_row_reg[5]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.141ns (28.847%)  route 0.348ns (71.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.584    -0.580    vga_driver/CLK
    SLICE_X62Y79         FDRE                                         r  vga_driver/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  vga_driver/v_cnt_reg[6]/Q
                         net (fo=6, routed)           0.348    -0.091    vga_driver/v_cnt_reg[6]
    SLICE_X59Y77         FDRE                                         r  vga_driver/pixel_row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.849    -0.822    vga_driver/CLK
    SLICE_X59Y77         FDRE                                         r  vga_driver/pixel_row_reg[6]/C
                         clock pessimism              0.273    -0.549    
    SLICE_X59Y77         FDRE (Hold_fdre_C_D)         0.072    -0.477    vga_driver/pixel_row_reg[6]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_col_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.090%)  route 0.344ns (70.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.583    -0.581    vga_driver/CLK
    SLICE_X63Y78         FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  vga_driver/h_cnt_reg[8]/Q
                         net (fo=9, routed)           0.344    -0.096    vga_driver/h_cnt_reg[8]
    SLICE_X60Y79         FDRE                                         r  vga_driver/pixel_col_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.850    -0.820    vga_driver/CLK
    SLICE_X60Y79         FDRE                                         r  vga_driver/pixel_col_reg[8]/C
                         clock pessimism              0.273    -0.547    
    SLICE_X60Y79         FDRE (Hold_fdre_C_D)         0.063    -0.484    vga_driver/pixel_col_reg[8]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_row_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.128ns (29.498%)  route 0.306ns (70.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.584    -0.580    vga_driver/CLK
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.128    -0.452 r  vga_driver/v_cnt_reg[3]/Q
                         net (fo=8, routed)           0.306    -0.146    vga_driver/v_cnt_reg[3]
    SLICE_X61Y77         FDRE                                         r  vga_driver/pixel_row_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.849    -0.822    vga_driver/CLK
    SLICE_X61Y77         FDRE                                         r  vga_driver/pixel_row_reg[3]/C
                         clock pessimism              0.273    -0.549    
    SLICE_X61Y77         FDRE (Hold_fdre_C_D)         0.012    -0.537    vga_driver/pixel_row_reg[3]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_row_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.802%)  route 0.349ns (71.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.584    -0.580    vga_driver/CLK
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  vga_driver/v_cnt_reg[7]/Q
                         net (fo=5, routed)           0.349    -0.090    vga_driver/v_cnt_reg[7]
    SLICE_X59Y78         FDRE                                         r  vga_driver/pixel_row_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.850    -0.821    vga_driver/CLK
    SLICE_X59Y78         FDRE                                         r  vga_driver/pixel_row_reg[7]/C
                         clock pessimism              0.273    -0.548    
    SLICE_X59Y78         FDRE (Hold_fdre_C_D)         0.066    -0.482    vga_driver/pixel_row_reg[7]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_col_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.517%)  route 0.353ns (71.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.583    -0.581    vga_driver/CLK
    SLICE_X63Y78         FDRE                                         r  vga_driver/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  vga_driver/h_cnt_reg[0]/Q
                         net (fo=10, routed)          0.353    -0.086    vga_driver/h_cnt_reg[0]
    SLICE_X59Y81         FDRE                                         r  vga_driver/pixel_col_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.853    -0.818    vga_driver/CLK
    SLICE_X59Y81         FDRE                                         r  vga_driver/pixel_col_reg[0]/C
                         clock pessimism              0.273    -0.545    
    SLICE_X59Y81         FDRE (Hold_fdre_C_D)         0.066    -0.479    vga_driver/pixel_col_reg[0]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 vga_driver/pixel_col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/green_out_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.231ns (45.538%)  route 0.276ns (54.462%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.585    -0.579    vga_driver/CLK
    SLICE_X58Y81         FDRE                                         r  vga_driver/pixel_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  vga_driver/pixel_col_reg[4]/Q
                         net (fo=1, routed)           0.054    -0.384    vga_driver/S_pixel_col[4]
    SLICE_X59Y81         LUT5 (Prop_lut5_I4_O)        0.045    -0.339 r  vga_driver/green_out_i_2/O
                         net (fo=1, routed)           0.222    -0.116    vga_driver/green_out_i_2_n_0
    SLICE_X59Y81         LUT6 (Prop_lut6_I1_O)        0.045    -0.071 r  vga_driver/green_out_i_1/O
                         net (fo=2, routed)           0.000    -0.071    vga_driver/green_out0
    SLICE_X59Y81         FDRE                                         r  vga_driver/green_out_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.853    -0.818    vga_driver/CLK
    SLICE_X59Y81         FDRE                                         r  vga_driver/green_out_reg_lopt_replica/C
                         clock pessimism              0.252    -0.566    
    SLICE_X59Y81         FDRE (Hold_fdre_C_D)         0.092    -0.474    vga_driver/green_out_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.402    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 19.999 }
Period(ns):         39.998
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.998      37.843     BUFGCTRL_X0Y0    clk_wiz_0_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.998      38.749     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.998      38.998     SLICE_X58Y81     vga_driver/green_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         39.998      38.998     SLICE_X59Y81     vga_driver/green_out_reg_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         39.998      38.998     SLICE_X63Y78     vga_driver/h_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.998      38.998     SLICE_X62Y78     vga_driver/h_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.998      38.998     SLICE_X60Y77     vga_driver/h_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.998      38.998     SLICE_X60Y77     vga_driver/h_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.998      38.998     SLICE_X62Y78     vga_driver/h_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.998      38.998     SLICE_X63Y78     vga_driver/h_cnt_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.998      173.362    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X58Y82     vga_driver/red_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X64Y79     vga_driver/v_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X64Y79     vga_driver/v_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X64Y79     vga_driver/v_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X65Y79     vga_driver/v_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X65Y79     vga_driver/v_cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X65Y79     vga_driver/v_cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X62Y79     vga_driver/v_cnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X65Y79     vga_driver/v_cnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X65Y79     vga_driver/v_cnt_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X58Y81     vga_driver/green_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X59Y81     vga_driver/green_out_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X63Y78     vga_driver/h_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X62Y78     vga_driver/h_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X60Y77     vga_driver/h_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X60Y77     vga_driver/h_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X62Y78     vga_driver/h_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X63Y78     vga_driver/h_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X62Y78     vga_driver/h_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X63Y78     vga_driver/h_cnt_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1    clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.543ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.368ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.543ns  (required time - arrival time)
  Source:                 vga_driver/pixel_row_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/green_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 1.374ns (44.327%)  route 1.726ns (55.673%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.612    -0.881    vga_driver/CLK
    SLICE_X58Y79         FDRE                                         r  vga_driver/pixel_row_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  vga_driver/pixel_row_reg[8]/Q
                         net (fo=4, routed)           0.526     0.101    add_ball/leqOp_inferred__0/i__carry__0_1[6]
    SLICE_X58Y79         LUT6 (Prop_lut6_I3_O)        0.124     0.225 r  add_ball/i__carry__0_i_2/O
                         net (fo=1, routed)           0.568     0.793    add_ball/i__carry__0_i_2_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     1.258 f  add_ball/geqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.439     1.697    vga_driver/CO[0]
    SLICE_X59Y81         LUT6 (Prop_lut6_I3_O)        0.329     2.026 r  vga_driver/green_out_i_1/O
                         net (fo=2, routed)           0.193     2.218    vga_driver/green_out0
    SLICE_X58Y81         FDRE                                         r  vga_driver/green_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.498    38.522    vga_driver/CLK
    SLICE_X58Y81         FDRE                                         r  vga_driver/green_out_reg/C
                         clock pessimism              0.575    39.097    
                         clock uncertainty           -0.295    38.801    
    SLICE_X58Y81         FDRE (Setup_fdre_C_D)       -0.040    38.761    vga_driver/green_out_reg
  -------------------------------------------------------------------
                         required time                         38.761    
                         arrival time                          -2.218    
  -------------------------------------------------------------------
                         slack                                 36.543    

Slack (MET) :             36.672ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.842ns (32.617%)  route 1.739ns (67.383%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.612    -0.881    vga_driver/CLK
    SLICE_X62Y78         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.462 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=8, routed)           0.883     0.421    vga_driver/h_cnt_reg[9]
    SLICE_X63Y77         LUT6 (Prop_lut6_I3_O)        0.299     0.720 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=2, routed)           0.526     1.246    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I2_O)        0.124     1.370 r  vga_driver/v_cnt[9]_i_1_rewire_comp/O
                         net (fo=6, routed)           0.330     1.700    vga_driver/v_cnt0
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.498    38.522    vga_driver/CLK
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[3]/C
                         clock pessimism              0.575    39.097    
                         clock uncertainty           -0.295    38.801    
    SLICE_X65Y79         FDRE (Setup_fdre_C_R)       -0.429    38.372    vga_driver/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.372    
                         arrival time                          -1.700    
  -------------------------------------------------------------------
                         slack                                 36.672    

Slack (MET) :             36.672ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.842ns (32.617%)  route 1.739ns (67.383%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.612    -0.881    vga_driver/CLK
    SLICE_X62Y78         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.462 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=8, routed)           0.883     0.421    vga_driver/h_cnt_reg[9]
    SLICE_X63Y77         LUT6 (Prop_lut6_I3_O)        0.299     0.720 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=2, routed)           0.526     1.246    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I2_O)        0.124     1.370 r  vga_driver/v_cnt[9]_i_1_rewire_comp/O
                         net (fo=6, routed)           0.330     1.700    vga_driver/v_cnt0
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.498    38.522    vga_driver/CLK
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
                         clock pessimism              0.575    39.097    
                         clock uncertainty           -0.295    38.801    
    SLICE_X65Y79         FDRE (Setup_fdre_C_R)       -0.429    38.372    vga_driver/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.372    
                         arrival time                          -1.700    
  -------------------------------------------------------------------
                         slack                                 36.672    

Slack (MET) :             36.672ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.842ns (32.617%)  route 1.739ns (67.383%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.612    -0.881    vga_driver/CLK
    SLICE_X62Y78         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.462 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=8, routed)           0.883     0.421    vga_driver/h_cnt_reg[9]
    SLICE_X63Y77         LUT6 (Prop_lut6_I3_O)        0.299     0.720 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=2, routed)           0.526     1.246    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I2_O)        0.124     1.370 r  vga_driver/v_cnt[9]_i_1_rewire_comp/O
                         net (fo=6, routed)           0.330     1.700    vga_driver/v_cnt0
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.498    38.522    vga_driver/CLK
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism              0.575    39.097    
                         clock uncertainty           -0.295    38.801    
    SLICE_X65Y79         FDRE (Setup_fdre_C_R)       -0.429    38.372    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         38.372    
                         arrival time                          -1.700    
  -------------------------------------------------------------------
                         slack                                 36.672    

Slack (MET) :             36.672ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.842ns (32.617%)  route 1.739ns (67.383%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.612    -0.881    vga_driver/CLK
    SLICE_X62Y78         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.462 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=8, routed)           0.883     0.421    vga_driver/h_cnt_reg[9]
    SLICE_X63Y77         LUT6 (Prop_lut6_I3_O)        0.299     0.720 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=2, routed)           0.526     1.246    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I2_O)        0.124     1.370 r  vga_driver/v_cnt[9]_i_1_rewire_comp/O
                         net (fo=6, routed)           0.330     1.700    vga_driver/v_cnt0
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.498    38.522    vga_driver/CLK
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
                         clock pessimism              0.575    39.097    
                         clock uncertainty           -0.295    38.801    
    SLICE_X65Y79         FDRE (Setup_fdre_C_R)       -0.429    38.372    vga_driver/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         38.372    
                         arrival time                          -1.700    
  -------------------------------------------------------------------
                         slack                                 36.672    

Slack (MET) :             36.672ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.842ns (32.617%)  route 1.739ns (67.383%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.612    -0.881    vga_driver/CLK
    SLICE_X62Y78         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.462 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=8, routed)           0.883     0.421    vga_driver/h_cnt_reg[9]
    SLICE_X63Y77         LUT6 (Prop_lut6_I3_O)        0.299     0.720 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=2, routed)           0.526     1.246    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I2_O)        0.124     1.370 r  vga_driver/v_cnt[9]_i_1_rewire_comp/O
                         net (fo=6, routed)           0.330     1.700    vga_driver/v_cnt0
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.498    38.522    vga_driver/CLK
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[8]/C
                         clock pessimism              0.575    39.097    
                         clock uncertainty           -0.295    38.801    
    SLICE_X65Y79         FDRE (Setup_fdre_C_R)       -0.429    38.372    vga_driver/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         38.372    
                         arrival time                          -1.700    
  -------------------------------------------------------------------
                         slack                                 36.672    

Slack (MET) :             36.672ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.842ns (32.617%)  route 1.739ns (67.383%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.612    -0.881    vga_driver/CLK
    SLICE_X62Y78         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.462 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=8, routed)           0.883     0.421    vga_driver/h_cnt_reg[9]
    SLICE_X63Y77         LUT6 (Prop_lut6_I3_O)        0.299     0.720 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=2, routed)           0.526     1.246    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I2_O)        0.124     1.370 r  vga_driver/v_cnt[9]_i_1_rewire_comp/O
                         net (fo=6, routed)           0.330     1.700    vga_driver/v_cnt0
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.498    38.522    vga_driver/CLK
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[9]/C
                         clock pessimism              0.575    39.097    
                         clock uncertainty           -0.295    38.801    
    SLICE_X65Y79         FDRE (Setup_fdre_C_R)       -0.429    38.372    vga_driver/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         38.372    
                         arrival time                          -1.700    
  -------------------------------------------------------------------
                         slack                                 36.672    

Slack (MET) :             36.734ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/hsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.704ns (28.120%)  route 1.800ns (71.880%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.612    -0.881    vga_driver/CLK
    SLICE_X63Y78         FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.425 f  vga_driver/h_cnt_reg[8]/Q
                         net (fo=9, routed)           1.159     0.734    vga_driver/h_cnt_reg[8]
    SLICE_X60Y78         LUT6 (Prop_lut6_I0_O)        0.124     0.858 r  vga_driver/hsync_i_4/O
                         net (fo=1, routed)           0.292     1.150    vga_driver/hsync_i_4_n_0
    SLICE_X61Y79         LUT6 (Prop_lut6_I5_O)        0.124     1.274 r  vga_driver/hsync_i_1/O
                         net (fo=1, routed)           0.348     1.622    vga_driver/hsync0
    SLICE_X61Y78         FDRE                                         r  vga_driver/hsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.496    38.520    vga_driver/CLK
    SLICE_X61Y78         FDRE                                         r  vga_driver/hsync_reg/C
                         clock pessimism              0.561    39.081    
                         clock uncertainty           -0.295    38.785    
    SLICE_X61Y78         FDRE (Setup_fdre_C_R)       -0.429    38.356    vga_driver/hsync_reg
  -------------------------------------------------------------------
                         required time                         38.356    
                         arrival time                          -1.622    
  -------------------------------------------------------------------
                         slack                                 36.734    

Slack (MET) :             36.785ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.842ns (31.271%)  route 1.851ns (68.729%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.612    -0.881    vga_driver/CLK
    SLICE_X62Y78         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.462 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=8, routed)           0.883     0.421    vga_driver/h_cnt_reg[9]
    SLICE_X63Y77         LUT6 (Prop_lut6_I3_O)        0.299     0.720 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=2, routed)           0.576     1.296    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X64Y79         LUT6 (Prop_lut6_I5_O)        0.124     1.420 r  vga_driver/v_cnt[10]_i_1_replica/O
                         net (fo=10, routed)          0.391     1.811    vga_driver/v_cnt[10]_i_1_n_0_repN
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.498    38.522    vga_driver/CLK
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[3]/C
                         clock pessimism              0.575    39.097    
                         clock uncertainty           -0.295    38.801    
    SLICE_X65Y79         FDRE (Setup_fdre_C_CE)      -0.205    38.596    vga_driver/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.596    
                         arrival time                          -1.811    
  -------------------------------------------------------------------
                         slack                                 36.785    

Slack (MET) :             36.785ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.842ns (31.271%)  route 1.851ns (68.729%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.612    -0.881    vga_driver/CLK
    SLICE_X62Y78         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.462 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=8, routed)           0.883     0.421    vga_driver/h_cnt_reg[9]
    SLICE_X63Y77         LUT6 (Prop_lut6_I3_O)        0.299     0.720 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=2, routed)           0.576     1.296    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X64Y79         LUT6 (Prop_lut6_I5_O)        0.124     1.420 r  vga_driver/v_cnt[10]_i_1_replica/O
                         net (fo=10, routed)          0.391     1.811    vga_driver/v_cnt[10]_i_1_n_0_repN
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.498    38.522    vga_driver/CLK
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
                         clock pessimism              0.575    39.097    
                         clock uncertainty           -0.295    38.801    
    SLICE_X65Y79         FDRE (Setup_fdre_C_CE)      -0.205    38.596    vga_driver/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.596    
                         arrival time                          -1.811    
  -------------------------------------------------------------------
                         slack                                 36.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_row_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.478%)  route 0.298ns (64.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.584    -0.580    vga_driver/CLK
    SLICE_X64Y79         FDRE                                         r  vga_driver/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  vga_driver/v_cnt_reg[0]/Q
                         net (fo=11, routed)          0.298    -0.118    vga_driver/v_cnt_reg[0]
    SLICE_X58Y78         FDRE                                         r  vga_driver/pixel_row_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.850    -0.821    vga_driver/CLK
    SLICE_X58Y78         FDRE                                         r  vga_driver/pixel_row_reg[0]/C
                         clock pessimism              0.273    -0.548    
    SLICE_X58Y78         FDRE (Hold_fdre_C_D)         0.062    -0.486    vga_driver/pixel_row_reg[0]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_col_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.582%)  route 0.336ns (70.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.583    -0.581    vga_driver/CLK
    SLICE_X63Y78         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=12, routed)          0.336    -0.104    vga_driver/h_cnt_reg[4]
    SLICE_X58Y81         FDRE                                         r  vga_driver/pixel_col_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.853    -0.818    vga_driver/CLK
    SLICE_X58Y81         FDRE                                         r  vga_driver/pixel_col_reg[4]/C
                         clock pessimism              0.273    -0.545    
    SLICE_X58Y81         FDRE (Hold_fdre_C_D)         0.070    -0.475    vga_driver/pixel_col_reg[4]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_col_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.500%)  route 0.273ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.582    -0.582    vga_driver/CLK
    SLICE_X60Y77         FDRE                                         r  vga_driver/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  vga_driver/h_cnt_reg[2]/Q
                         net (fo=9, routed)           0.273    -0.144    vga_driver/h_cnt_reg[2]
    SLICE_X59Y79         FDRE                                         r  vga_driver/pixel_col_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.850    -0.820    vga_driver/CLK
    SLICE_X59Y79         FDRE                                         r  vga_driver/pixel_col_reg[2]/C
                         clock pessimism              0.253    -0.567    
    SLICE_X59Y79         FDRE (Hold_fdre_C_D)         0.051    -0.516    vga_driver/pixel_col_reg[2]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.202%)  route 0.342ns (70.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.584    -0.580    vga_driver/CLK
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  vga_driver/v_cnt_reg[5]/Q
                         net (fo=7, routed)           0.342    -0.097    vga_driver/v_cnt_reg[5]
    SLICE_X59Y78         FDRE                                         r  vga_driver/pixel_row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.850    -0.821    vga_driver/CLK
    SLICE_X59Y78         FDRE                                         r  vga_driver/pixel_row_reg[5]/C
                         clock pessimism              0.273    -0.548    
    SLICE_X59Y78         FDRE (Hold_fdre_C_D)         0.070    -0.478    vga_driver/pixel_row_reg[5]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.141ns (28.847%)  route 0.348ns (71.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.584    -0.580    vga_driver/CLK
    SLICE_X62Y79         FDRE                                         r  vga_driver/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  vga_driver/v_cnt_reg[6]/Q
                         net (fo=6, routed)           0.348    -0.091    vga_driver/v_cnt_reg[6]
    SLICE_X59Y77         FDRE                                         r  vga_driver/pixel_row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.849    -0.822    vga_driver/CLK
    SLICE_X59Y77         FDRE                                         r  vga_driver/pixel_row_reg[6]/C
                         clock pessimism              0.273    -0.549    
    SLICE_X59Y77         FDRE (Hold_fdre_C_D)         0.072    -0.477    vga_driver/pixel_row_reg[6]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_col_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.090%)  route 0.344ns (70.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.583    -0.581    vga_driver/CLK
    SLICE_X63Y78         FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  vga_driver/h_cnt_reg[8]/Q
                         net (fo=9, routed)           0.344    -0.096    vga_driver/h_cnt_reg[8]
    SLICE_X60Y79         FDRE                                         r  vga_driver/pixel_col_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.850    -0.820    vga_driver/CLK
    SLICE_X60Y79         FDRE                                         r  vga_driver/pixel_col_reg[8]/C
                         clock pessimism              0.273    -0.547    
    SLICE_X60Y79         FDRE (Hold_fdre_C_D)         0.063    -0.484    vga_driver/pixel_col_reg[8]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_row_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.128ns (29.498%)  route 0.306ns (70.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.584    -0.580    vga_driver/CLK
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.128    -0.452 r  vga_driver/v_cnt_reg[3]/Q
                         net (fo=8, routed)           0.306    -0.146    vga_driver/v_cnt_reg[3]
    SLICE_X61Y77         FDRE                                         r  vga_driver/pixel_row_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.849    -0.822    vga_driver/CLK
    SLICE_X61Y77         FDRE                                         r  vga_driver/pixel_row_reg[3]/C
                         clock pessimism              0.273    -0.549    
    SLICE_X61Y77         FDRE (Hold_fdre_C_D)         0.012    -0.537    vga_driver/pixel_row_reg[3]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_row_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.802%)  route 0.349ns (71.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.584    -0.580    vga_driver/CLK
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  vga_driver/v_cnt_reg[7]/Q
                         net (fo=5, routed)           0.349    -0.090    vga_driver/v_cnt_reg[7]
    SLICE_X59Y78         FDRE                                         r  vga_driver/pixel_row_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.850    -0.821    vga_driver/CLK
    SLICE_X59Y78         FDRE                                         r  vga_driver/pixel_row_reg[7]/C
                         clock pessimism              0.273    -0.548    
    SLICE_X59Y78         FDRE (Hold_fdre_C_D)         0.066    -0.482    vga_driver/pixel_row_reg[7]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_col_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.517%)  route 0.353ns (71.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.583    -0.581    vga_driver/CLK
    SLICE_X63Y78         FDRE                                         r  vga_driver/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  vga_driver/h_cnt_reg[0]/Q
                         net (fo=10, routed)          0.353    -0.086    vga_driver/h_cnt_reg[0]
    SLICE_X59Y81         FDRE                                         r  vga_driver/pixel_col_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.853    -0.818    vga_driver/CLK
    SLICE_X59Y81         FDRE                                         r  vga_driver/pixel_col_reg[0]/C
                         clock pessimism              0.273    -0.545    
    SLICE_X59Y81         FDRE (Hold_fdre_C_D)         0.066    -0.479    vga_driver/pixel_col_reg[0]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 vga_driver/pixel_col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/green_out_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.231ns (45.538%)  route 0.276ns (54.462%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.585    -0.579    vga_driver/CLK
    SLICE_X58Y81         FDRE                                         r  vga_driver/pixel_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  vga_driver/pixel_col_reg[4]/Q
                         net (fo=1, routed)           0.054    -0.384    vga_driver/S_pixel_col[4]
    SLICE_X59Y81         LUT5 (Prop_lut5_I4_O)        0.045    -0.339 r  vga_driver/green_out_i_2/O
                         net (fo=1, routed)           0.222    -0.116    vga_driver/green_out_i_2_n_0
    SLICE_X59Y81         LUT6 (Prop_lut6_I1_O)        0.045    -0.071 r  vga_driver/green_out_i_1/O
                         net (fo=2, routed)           0.000    -0.071    vga_driver/green_out0
    SLICE_X59Y81         FDRE                                         r  vga_driver/green_out_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.853    -0.818    vga_driver/CLK
    SLICE_X59Y81         FDRE                                         r  vga_driver/green_out_reg_lopt_replica/C
                         clock pessimism              0.252    -0.566    
    SLICE_X59Y81         FDRE (Hold_fdre_C_D)         0.092    -0.474    vga_driver/green_out_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.402    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clk_wiz_0_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X58Y81     vga_driver/green_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X59Y81     vga_driver/green_out_reg_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y78     vga_driver/h_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y78     vga_driver/h_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X60Y77     vga_driver/h_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X60Y77     vga_driver/h_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y78     vga_driver/h_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y78     vga_driver/h_cnt_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y81     vga_driver/green_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y81     vga_driver/green_out_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y77     vga_driver/h_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y77     vga_driver/h_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y78     vga_driver/hsync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y81     vga_driver/pixel_col_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y81     vga_driver/pixel_col_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y81     vga_driver/pixel_col_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y81     vga_driver/pixel_col_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y81     vga_driver/pixel_col_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y81     vga_driver/green_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y81     vga_driver/green_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y81     vga_driver/green_out_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y81     vga_driver/green_out_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y78     vga_driver/h_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y78     vga_driver/h_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y78     vga_driver/h_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y78     vga_driver/h_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y77     vga_driver/h_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y77     vga_driver/h_cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.106ns  (required time - arrival time)
  Source:                 vga_driver/pixel_row_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/green_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.563ns  (clk_out1_clk_wiz_0_1 rise@39918.402ns - clk_out1_clk_wiz_0 rise@39879.840ns)
  Data Path Delay:        3.100ns  (logic 1.374ns (44.327%)  route 1.726ns (55.673%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 39916.926 - 39918.402 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 39878.957 - 39879.840 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  39879.840 39879.840 r  
    L17                                               0.000 39879.840 r  sysclk (IN)
                         net (fo=0)                   0.000 39879.840    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 39881.316 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 39882.551    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 39875.586 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 39877.254    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 39877.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.612 39878.965    vga_driver/CLK
    SLICE_X58Y79         FDRE                                         r  vga_driver/pixel_row_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456 39879.422 r  vga_driver/pixel_row_reg[8]/Q
                         net (fo=4, routed)           0.526 39879.949    add_ball/leqOp_inferred__0/i__carry__0_1[6]
    SLICE_X58Y79         LUT6 (Prop_lut6_I3_O)        0.124 39880.074 r  add_ball/i__carry__0_i_2/O
                         net (fo=1, routed)           0.568 39880.641    add_ball/i__carry__0_i_2_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465 39881.105 f  add_ball/geqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.439 39881.543    vga_driver/CO[0]
    SLICE_X59Y81         LUT6 (Prop_lut6_I3_O)        0.329 39881.871 r  vga_driver/green_out_i_1/O
                         net (fo=2, routed)           0.193 39882.062    vga_driver/green_out0
    SLICE_X58Y81         FDRE                                         r  vga_driver/green_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  39918.402 39918.402 r  
    L17                                               0.000 39918.402 r  sysclk (IN)
                         net (fo=0)                   0.000 39918.402    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 39919.809 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 39920.969    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 39913.746 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 39915.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 39915.422 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.498 39916.918    vga_driver/CLK
    SLICE_X58Y81         FDRE                                         r  vga_driver/green_out_reg/C
                         clock pessimism              0.575 39917.492    
                         clock uncertainty           -0.295 39917.195    
    SLICE_X58Y81         FDRE (Setup_fdre_C_D)       -0.040 39917.156    vga_driver/green_out_reg
  -------------------------------------------------------------------
                         required time                      39917.164    
                         arrival time                       -39882.059    
  -------------------------------------------------------------------
                         slack                                 35.106    

Slack (MET) :             35.235ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.563ns  (clk_out1_clk_wiz_0_1 rise@39918.402ns - clk_out1_clk_wiz_0 rise@39879.840ns)
  Data Path Delay:        2.581ns  (logic 0.842ns (32.617%)  route 1.739ns (67.383%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 39916.926 - 39918.402 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 39878.957 - 39879.840 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  39879.840 39879.840 r  
    L17                                               0.000 39879.840 r  sysclk (IN)
                         net (fo=0)                   0.000 39879.840    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 39881.316 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 39882.551    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 39875.586 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 39877.254    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 39877.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.612 39878.965    vga_driver/CLK
    SLICE_X62Y78         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.419 39879.383 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=8, routed)           0.883 39880.266    vga_driver/h_cnt_reg[9]
    SLICE_X63Y77         LUT6 (Prop_lut6_I3_O)        0.299 39880.566 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=2, routed)           0.526 39881.094    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I2_O)        0.124 39881.219 r  vga_driver/v_cnt[9]_i_1_rewire_comp/O
                         net (fo=6, routed)           0.330 39881.551    vga_driver/v_cnt0
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  39918.402 39918.402 r  
    L17                                               0.000 39918.402 r  sysclk (IN)
                         net (fo=0)                   0.000 39918.402    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 39919.809 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 39920.969    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 39913.746 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 39915.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 39915.422 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.498 39916.918    vga_driver/CLK
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[3]/C
                         clock pessimism              0.575 39917.492    
                         clock uncertainty           -0.295 39917.195    
    SLICE_X65Y79         FDRE (Setup_fdre_C_R)       -0.429 39916.766    vga_driver/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                      39916.777    
                         arrival time                       -39881.539    
  -------------------------------------------------------------------
                         slack                                 35.235    

Slack (MET) :             35.235ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.563ns  (clk_out1_clk_wiz_0_1 rise@39918.402ns - clk_out1_clk_wiz_0 rise@39879.840ns)
  Data Path Delay:        2.581ns  (logic 0.842ns (32.617%)  route 1.739ns (67.383%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 39916.926 - 39918.402 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 39878.957 - 39879.840 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  39879.840 39879.840 r  
    L17                                               0.000 39879.840 r  sysclk (IN)
                         net (fo=0)                   0.000 39879.840    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 39881.316 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 39882.551    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 39875.586 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 39877.254    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 39877.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.612 39878.965    vga_driver/CLK
    SLICE_X62Y78         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.419 39879.383 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=8, routed)           0.883 39880.266    vga_driver/h_cnt_reg[9]
    SLICE_X63Y77         LUT6 (Prop_lut6_I3_O)        0.299 39880.566 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=2, routed)           0.526 39881.094    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I2_O)        0.124 39881.219 r  vga_driver/v_cnt[9]_i_1_rewire_comp/O
                         net (fo=6, routed)           0.330 39881.551    vga_driver/v_cnt0
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  39918.402 39918.402 r  
    L17                                               0.000 39918.402 r  sysclk (IN)
                         net (fo=0)                   0.000 39918.402    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 39919.809 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 39920.969    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 39913.746 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 39915.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 39915.422 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.498 39916.918    vga_driver/CLK
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
                         clock pessimism              0.575 39917.492    
                         clock uncertainty           -0.295 39917.195    
    SLICE_X65Y79         FDRE (Setup_fdre_C_R)       -0.429 39916.766    vga_driver/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                      39916.777    
                         arrival time                       -39881.539    
  -------------------------------------------------------------------
                         slack                                 35.235    

Slack (MET) :             35.235ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.563ns  (clk_out1_clk_wiz_0_1 rise@39918.402ns - clk_out1_clk_wiz_0 rise@39879.840ns)
  Data Path Delay:        2.581ns  (logic 0.842ns (32.617%)  route 1.739ns (67.383%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 39916.926 - 39918.402 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 39878.957 - 39879.840 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  39879.840 39879.840 r  
    L17                                               0.000 39879.840 r  sysclk (IN)
                         net (fo=0)                   0.000 39879.840    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 39881.316 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 39882.551    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 39875.586 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 39877.254    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 39877.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.612 39878.965    vga_driver/CLK
    SLICE_X62Y78         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.419 39879.383 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=8, routed)           0.883 39880.266    vga_driver/h_cnt_reg[9]
    SLICE_X63Y77         LUT6 (Prop_lut6_I3_O)        0.299 39880.566 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=2, routed)           0.526 39881.094    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I2_O)        0.124 39881.219 r  vga_driver/v_cnt[9]_i_1_rewire_comp/O
                         net (fo=6, routed)           0.330 39881.551    vga_driver/v_cnt0
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  39918.402 39918.402 r  
    L17                                               0.000 39918.402 r  sysclk (IN)
                         net (fo=0)                   0.000 39918.402    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 39919.809 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 39920.969    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 39913.746 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 39915.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 39915.422 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.498 39916.918    vga_driver/CLK
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism              0.575 39917.492    
                         clock uncertainty           -0.295 39917.195    
    SLICE_X65Y79         FDRE (Setup_fdre_C_R)       -0.429 39916.766    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                      39916.777    
                         arrival time                       -39881.539    
  -------------------------------------------------------------------
                         slack                                 35.235    

Slack (MET) :             35.235ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.563ns  (clk_out1_clk_wiz_0_1 rise@39918.402ns - clk_out1_clk_wiz_0 rise@39879.840ns)
  Data Path Delay:        2.581ns  (logic 0.842ns (32.617%)  route 1.739ns (67.383%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 39916.926 - 39918.402 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 39878.957 - 39879.840 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  39879.840 39879.840 r  
    L17                                               0.000 39879.840 r  sysclk (IN)
                         net (fo=0)                   0.000 39879.840    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 39881.316 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 39882.551    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 39875.586 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 39877.254    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 39877.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.612 39878.965    vga_driver/CLK
    SLICE_X62Y78         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.419 39879.383 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=8, routed)           0.883 39880.266    vga_driver/h_cnt_reg[9]
    SLICE_X63Y77         LUT6 (Prop_lut6_I3_O)        0.299 39880.566 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=2, routed)           0.526 39881.094    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I2_O)        0.124 39881.219 r  vga_driver/v_cnt[9]_i_1_rewire_comp/O
                         net (fo=6, routed)           0.330 39881.551    vga_driver/v_cnt0
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  39918.402 39918.402 r  
    L17                                               0.000 39918.402 r  sysclk (IN)
                         net (fo=0)                   0.000 39918.402    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 39919.809 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 39920.969    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 39913.746 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 39915.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 39915.422 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.498 39916.918    vga_driver/CLK
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
                         clock pessimism              0.575 39917.492    
                         clock uncertainty           -0.295 39917.195    
    SLICE_X65Y79         FDRE (Setup_fdre_C_R)       -0.429 39916.766    vga_driver/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                      39916.777    
                         arrival time                       -39881.539    
  -------------------------------------------------------------------
                         slack                                 35.235    

Slack (MET) :             35.235ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.563ns  (clk_out1_clk_wiz_0_1 rise@39918.402ns - clk_out1_clk_wiz_0 rise@39879.840ns)
  Data Path Delay:        2.581ns  (logic 0.842ns (32.617%)  route 1.739ns (67.383%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 39916.926 - 39918.402 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 39878.957 - 39879.840 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  39879.840 39879.840 r  
    L17                                               0.000 39879.840 r  sysclk (IN)
                         net (fo=0)                   0.000 39879.840    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 39881.316 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 39882.551    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 39875.586 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 39877.254    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 39877.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.612 39878.965    vga_driver/CLK
    SLICE_X62Y78         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.419 39879.383 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=8, routed)           0.883 39880.266    vga_driver/h_cnt_reg[9]
    SLICE_X63Y77         LUT6 (Prop_lut6_I3_O)        0.299 39880.566 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=2, routed)           0.526 39881.094    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I2_O)        0.124 39881.219 r  vga_driver/v_cnt[9]_i_1_rewire_comp/O
                         net (fo=6, routed)           0.330 39881.551    vga_driver/v_cnt0
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  39918.402 39918.402 r  
    L17                                               0.000 39918.402 r  sysclk (IN)
                         net (fo=0)                   0.000 39918.402    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 39919.809 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 39920.969    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 39913.746 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 39915.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 39915.422 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.498 39916.918    vga_driver/CLK
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[8]/C
                         clock pessimism              0.575 39917.492    
                         clock uncertainty           -0.295 39917.195    
    SLICE_X65Y79         FDRE (Setup_fdre_C_R)       -0.429 39916.766    vga_driver/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                      39916.777    
                         arrival time                       -39881.539    
  -------------------------------------------------------------------
                         slack                                 35.235    

Slack (MET) :             35.235ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.563ns  (clk_out1_clk_wiz_0_1 rise@39918.402ns - clk_out1_clk_wiz_0 rise@39879.840ns)
  Data Path Delay:        2.581ns  (logic 0.842ns (32.617%)  route 1.739ns (67.383%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 39916.926 - 39918.402 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 39878.957 - 39879.840 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  39879.840 39879.840 r  
    L17                                               0.000 39879.840 r  sysclk (IN)
                         net (fo=0)                   0.000 39879.840    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 39881.316 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 39882.551    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 39875.586 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 39877.254    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 39877.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.612 39878.965    vga_driver/CLK
    SLICE_X62Y78         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.419 39879.383 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=8, routed)           0.883 39880.266    vga_driver/h_cnt_reg[9]
    SLICE_X63Y77         LUT6 (Prop_lut6_I3_O)        0.299 39880.566 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=2, routed)           0.526 39881.094    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I2_O)        0.124 39881.219 r  vga_driver/v_cnt[9]_i_1_rewire_comp/O
                         net (fo=6, routed)           0.330 39881.551    vga_driver/v_cnt0
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  39918.402 39918.402 r  
    L17                                               0.000 39918.402 r  sysclk (IN)
                         net (fo=0)                   0.000 39918.402    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 39919.809 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 39920.969    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 39913.746 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 39915.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 39915.422 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.498 39916.918    vga_driver/CLK
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[9]/C
                         clock pessimism              0.575 39917.492    
                         clock uncertainty           -0.295 39917.195    
    SLICE_X65Y79         FDRE (Setup_fdre_C_R)       -0.429 39916.766    vga_driver/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                      39916.777    
                         arrival time                       -39881.539    
  -------------------------------------------------------------------
                         slack                                 35.235    

Slack (MET) :             35.297ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/hsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.563ns  (clk_out1_clk_wiz_0_1 rise@39918.402ns - clk_out1_clk_wiz_0 rise@39879.840ns)
  Data Path Delay:        2.504ns  (logic 0.704ns (28.120%)  route 1.800ns (71.880%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 39916.922 - 39918.402 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 39878.957 - 39879.840 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  39879.840 39879.840 r  
    L17                                               0.000 39879.840 r  sysclk (IN)
                         net (fo=0)                   0.000 39879.840    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 39881.316 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 39882.551    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 39875.586 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 39877.254    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 39877.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.612 39878.965    vga_driver/CLK
    SLICE_X63Y78         FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.456 39879.422 f  vga_driver/h_cnt_reg[8]/Q
                         net (fo=9, routed)           1.159 39880.582    vga_driver/h_cnt_reg[8]
    SLICE_X60Y78         LUT6 (Prop_lut6_I0_O)        0.124 39880.707 r  vga_driver/hsync_i_4/O
                         net (fo=1, routed)           0.292 39881.000    vga_driver/hsync_i_4_n_0
    SLICE_X61Y79         LUT6 (Prop_lut6_I5_O)        0.124 39881.125 r  vga_driver/hsync_i_1/O
                         net (fo=1, routed)           0.348 39881.473    vga_driver/hsync0
    SLICE_X61Y78         FDRE                                         r  vga_driver/hsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  39918.402 39918.402 r  
    L17                                               0.000 39918.402 r  sysclk (IN)
                         net (fo=0)                   0.000 39918.402    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 39919.809 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 39920.969    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 39913.746 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 39915.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 39915.422 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.496 39916.918    vga_driver/CLK
    SLICE_X61Y78         FDRE                                         r  vga_driver/hsync_reg/C
                         clock pessimism              0.561 39917.480    
                         clock uncertainty           -0.295 39917.184    
    SLICE_X61Y78         FDRE (Setup_fdre_C_R)       -0.429 39916.754    vga_driver/hsync_reg
  -------------------------------------------------------------------
                         required time                      39916.758    
                         arrival time                       -39881.461    
  -------------------------------------------------------------------
                         slack                                 35.297    

Slack (MET) :             35.348ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.563ns  (clk_out1_clk_wiz_0_1 rise@39918.402ns - clk_out1_clk_wiz_0 rise@39879.840ns)
  Data Path Delay:        2.693ns  (logic 0.842ns (31.271%)  route 1.851ns (68.729%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 39916.926 - 39918.402 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 39878.957 - 39879.840 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  39879.840 39879.840 r  
    L17                                               0.000 39879.840 r  sysclk (IN)
                         net (fo=0)                   0.000 39879.840    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 39881.316 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 39882.551    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 39875.586 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 39877.254    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 39877.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.612 39878.965    vga_driver/CLK
    SLICE_X62Y78         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.419 39879.383 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=8, routed)           0.883 39880.266    vga_driver/h_cnt_reg[9]
    SLICE_X63Y77         LUT6 (Prop_lut6_I3_O)        0.299 39880.566 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=2, routed)           0.576 39881.145    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X64Y79         LUT6 (Prop_lut6_I5_O)        0.124 39881.270 r  vga_driver/v_cnt[10]_i_1_replica/O
                         net (fo=10, routed)          0.391 39881.660    vga_driver/v_cnt[10]_i_1_n_0_repN
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  39918.402 39918.402 r  
    L17                                               0.000 39918.402 r  sysclk (IN)
                         net (fo=0)                   0.000 39918.402    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 39919.809 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 39920.969    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 39913.746 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 39915.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 39915.422 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.498 39916.918    vga_driver/CLK
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[3]/C
                         clock pessimism              0.575 39917.492    
                         clock uncertainty           -0.295 39917.195    
    SLICE_X65Y79         FDRE (Setup_fdre_C_CE)      -0.205 39916.992    vga_driver/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                      39917.000    
                         arrival time                       -39881.652    
  -------------------------------------------------------------------
                         slack                                 35.348    

Slack (MET) :             35.348ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.563ns  (clk_out1_clk_wiz_0_1 rise@39918.402ns - clk_out1_clk_wiz_0 rise@39879.840ns)
  Data Path Delay:        2.693ns  (logic 0.842ns (31.271%)  route 1.851ns (68.729%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 39916.926 - 39918.402 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 39878.957 - 39879.840 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  39879.840 39879.840 r  
    L17                                               0.000 39879.840 r  sysclk (IN)
                         net (fo=0)                   0.000 39879.840    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 39881.316 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 39882.551    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 39875.586 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 39877.254    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 39877.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.612 39878.965    vga_driver/CLK
    SLICE_X62Y78         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.419 39879.383 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=8, routed)           0.883 39880.266    vga_driver/h_cnt_reg[9]
    SLICE_X63Y77         LUT6 (Prop_lut6_I3_O)        0.299 39880.566 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=2, routed)           0.576 39881.145    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X64Y79         LUT6 (Prop_lut6_I5_O)        0.124 39881.270 r  vga_driver/v_cnt[10]_i_1_replica/O
                         net (fo=10, routed)          0.391 39881.660    vga_driver/v_cnt[10]_i_1_n_0_repN
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  39918.402 39918.402 r  
    L17                                               0.000 39918.402 r  sysclk (IN)
                         net (fo=0)                   0.000 39918.402    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 39919.809 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 39920.969    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 39913.746 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 39915.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 39915.422 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.498 39916.918    vga_driver/CLK
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
                         clock pessimism              0.575 39917.492    
                         clock uncertainty           -0.295 39917.195    
    SLICE_X65Y79         FDRE (Setup_fdre_C_CE)      -0.205 39916.992    vga_driver/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                      39917.000    
                         arrival time                       -39881.652    
  -------------------------------------------------------------------
                         slack                                 35.348    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_row_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.478%)  route 0.298ns (64.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.584    -0.580    vga_driver/CLK
    SLICE_X64Y79         FDRE                                         r  vga_driver/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  vga_driver/v_cnt_reg[0]/Q
                         net (fo=11, routed)          0.298    -0.118    vga_driver/v_cnt_reg[0]
    SLICE_X58Y78         FDRE                                         r  vga_driver/pixel_row_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.850    -0.821    vga_driver/CLK
    SLICE_X58Y78         FDRE                                         r  vga_driver/pixel_row_reg[0]/C
                         clock pessimism              0.273    -0.548    
                         clock uncertainty            0.295    -0.252    
    SLICE_X58Y78         FDRE (Hold_fdre_C_D)         0.062    -0.190    vga_driver/pixel_row_reg[0]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_col_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.582%)  route 0.336ns (70.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.583    -0.581    vga_driver/CLK
    SLICE_X63Y78         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=12, routed)          0.336    -0.104    vga_driver/h_cnt_reg[4]
    SLICE_X58Y81         FDRE                                         r  vga_driver/pixel_col_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.853    -0.818    vga_driver/CLK
    SLICE_X58Y81         FDRE                                         r  vga_driver/pixel_col_reg[4]/C
                         clock pessimism              0.273    -0.545    
                         clock uncertainty            0.295    -0.249    
    SLICE_X58Y81         FDRE (Hold_fdre_C_D)         0.070    -0.179    vga_driver/pixel_col_reg[4]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_col_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.500%)  route 0.273ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.582    -0.582    vga_driver/CLK
    SLICE_X60Y77         FDRE                                         r  vga_driver/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  vga_driver/h_cnt_reg[2]/Q
                         net (fo=9, routed)           0.273    -0.144    vga_driver/h_cnt_reg[2]
    SLICE_X59Y79         FDRE                                         r  vga_driver/pixel_col_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.850    -0.820    vga_driver/CLK
    SLICE_X59Y79         FDRE                                         r  vga_driver/pixel_col_reg[2]/C
                         clock pessimism              0.253    -0.567    
                         clock uncertainty            0.295    -0.271    
    SLICE_X59Y79         FDRE (Hold_fdre_C_D)         0.051    -0.220    vga_driver/pixel_col_reg[2]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.202%)  route 0.342ns (70.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.584    -0.580    vga_driver/CLK
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  vga_driver/v_cnt_reg[5]/Q
                         net (fo=7, routed)           0.342    -0.097    vga_driver/v_cnt_reg[5]
    SLICE_X59Y78         FDRE                                         r  vga_driver/pixel_row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.850    -0.821    vga_driver/CLK
    SLICE_X59Y78         FDRE                                         r  vga_driver/pixel_row_reg[5]/C
                         clock pessimism              0.273    -0.548    
                         clock uncertainty            0.295    -0.252    
    SLICE_X59Y78         FDRE (Hold_fdre_C_D)         0.070    -0.182    vga_driver/pixel_row_reg[5]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.141ns (28.847%)  route 0.348ns (71.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.584    -0.580    vga_driver/CLK
    SLICE_X62Y79         FDRE                                         r  vga_driver/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  vga_driver/v_cnt_reg[6]/Q
                         net (fo=6, routed)           0.348    -0.091    vga_driver/v_cnt_reg[6]
    SLICE_X59Y77         FDRE                                         r  vga_driver/pixel_row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.849    -0.822    vga_driver/CLK
    SLICE_X59Y77         FDRE                                         r  vga_driver/pixel_row_reg[6]/C
                         clock pessimism              0.273    -0.549    
                         clock uncertainty            0.295    -0.253    
    SLICE_X59Y77         FDRE (Hold_fdre_C_D)         0.072    -0.181    vga_driver/pixel_row_reg[6]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_col_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.090%)  route 0.344ns (70.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.583    -0.581    vga_driver/CLK
    SLICE_X63Y78         FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  vga_driver/h_cnt_reg[8]/Q
                         net (fo=9, routed)           0.344    -0.096    vga_driver/h_cnt_reg[8]
    SLICE_X60Y79         FDRE                                         r  vga_driver/pixel_col_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.850    -0.820    vga_driver/CLK
    SLICE_X60Y79         FDRE                                         r  vga_driver/pixel_col_reg[8]/C
                         clock pessimism              0.273    -0.547    
                         clock uncertainty            0.295    -0.251    
    SLICE_X60Y79         FDRE (Hold_fdre_C_D)         0.063    -0.188    vga_driver/pixel_col_reg[8]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_row_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.128ns (29.498%)  route 0.306ns (70.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.584    -0.580    vga_driver/CLK
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.128    -0.452 r  vga_driver/v_cnt_reg[3]/Q
                         net (fo=8, routed)           0.306    -0.146    vga_driver/v_cnt_reg[3]
    SLICE_X61Y77         FDRE                                         r  vga_driver/pixel_row_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.849    -0.822    vga_driver/CLK
    SLICE_X61Y77         FDRE                                         r  vga_driver/pixel_row_reg[3]/C
                         clock pessimism              0.273    -0.549    
                         clock uncertainty            0.295    -0.253    
    SLICE_X61Y77         FDRE (Hold_fdre_C_D)         0.012    -0.241    vga_driver/pixel_row_reg[3]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_row_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.802%)  route 0.349ns (71.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.584    -0.580    vga_driver/CLK
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  vga_driver/v_cnt_reg[7]/Q
                         net (fo=5, routed)           0.349    -0.090    vga_driver/v_cnt_reg[7]
    SLICE_X59Y78         FDRE                                         r  vga_driver/pixel_row_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.850    -0.821    vga_driver/CLK
    SLICE_X59Y78         FDRE                                         r  vga_driver/pixel_row_reg[7]/C
                         clock pessimism              0.273    -0.548    
                         clock uncertainty            0.295    -0.252    
    SLICE_X59Y78         FDRE (Hold_fdre_C_D)         0.066    -0.186    vga_driver/pixel_row_reg[7]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_col_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.517%)  route 0.353ns (71.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.583    -0.581    vga_driver/CLK
    SLICE_X63Y78         FDRE                                         r  vga_driver/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  vga_driver/h_cnt_reg[0]/Q
                         net (fo=10, routed)          0.353    -0.086    vga_driver/h_cnt_reg[0]
    SLICE_X59Y81         FDRE                                         r  vga_driver/pixel_col_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.853    -0.818    vga_driver/CLK
    SLICE_X59Y81         FDRE                                         r  vga_driver/pixel_col_reg[0]/C
                         clock pessimism              0.273    -0.545    
                         clock uncertainty            0.295    -0.249    
    SLICE_X59Y81         FDRE (Hold_fdre_C_D)         0.066    -0.183    vga_driver/pixel_col_reg[0]
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 vga_driver/pixel_col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/green_out_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.231ns (45.538%)  route 0.276ns (54.462%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.585    -0.579    vga_driver/CLK
    SLICE_X58Y81         FDRE                                         r  vga_driver/pixel_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  vga_driver/pixel_col_reg[4]/Q
                         net (fo=1, routed)           0.054    -0.384    vga_driver/S_pixel_col[4]
    SLICE_X59Y81         LUT5 (Prop_lut5_I4_O)        0.045    -0.339 r  vga_driver/green_out_i_2/O
                         net (fo=1, routed)           0.222    -0.116    vga_driver/green_out_i_2_n_0
    SLICE_X59Y81         LUT6 (Prop_lut6_I1_O)        0.045    -0.071 r  vga_driver/green_out_i_1/O
                         net (fo=2, routed)           0.000    -0.071    vga_driver/green_out0
    SLICE_X59Y81         FDRE                                         r  vga_driver/green_out_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.853    -0.818    vga_driver/CLK
    SLICE_X59Y81         FDRE                                         r  vga_driver/green_out_reg_lopt_replica/C
                         clock pessimism              0.252    -0.566    
                         clock uncertainty            0.295    -0.270    
    SLICE_X59Y81         FDRE (Hold_fdre_C_D)         0.092    -0.178    vga_driver/green_out_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.107    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :           75  Failing Endpoints,  Worst Slack       -3.456ns,  Total Violation     -196.646ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.456ns  (required time - arrival time)
  Source:                 vga_driver/pixel_row_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/green_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@39.998ns)
  Data Path Delay:        3.100ns  (logic 1.374ns (44.327%)  route 1.726ns (55.673%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 39.117 - 39.998 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    41.474 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.708    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    35.743 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    37.409    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.505 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.612    39.117    vga_driver/CLK
    SLICE_X58Y79         FDRE                                         r  vga_driver/pixel_row_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    39.573 r  vga_driver/pixel_row_reg[8]/Q
                         net (fo=4, routed)           0.526    40.099    add_ball/leqOp_inferred__0/i__carry__0_1[6]
    SLICE_X58Y79         LUT6 (Prop_lut6_I3_O)        0.124    40.223 r  add_ball/i__carry__0_i_2/O
                         net (fo=1, routed)           0.568    40.791    add_ball/i__carry__0_i_2_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    41.256 f  add_ball/geqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.439    41.695    vga_driver/CO[0]
    SLICE_X59Y81         LUT6 (Prop_lut6_I3_O)        0.329    42.024 r  vga_driver/green_out_i_1/O
                         net (fo=2, routed)           0.193    42.217    vga_driver/green_out0
    SLICE_X58Y81         FDRE                                         r  vga_driver/green_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.498    38.522    vga_driver/CLK
    SLICE_X58Y81         FDRE                                         r  vga_driver/green_out_reg/C
                         clock pessimism              0.575    39.097    
                         clock uncertainty           -0.295    38.801    
    SLICE_X58Y81         FDRE (Setup_fdre_C_D)       -0.040    38.761    vga_driver/green_out_reg
  -------------------------------------------------------------------
                         required time                         38.761    
                         arrival time                         -42.217    
  -------------------------------------------------------------------
                         slack                                 -3.456    

Slack (VIOLATED) :        -3.326ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@39.998ns)
  Data Path Delay:        2.581ns  (logic 0.842ns (32.617%)  route 1.739ns (67.383%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 39.117 - 39.998 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    41.474 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.708    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    35.743 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    37.409    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.505 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.612    39.117    vga_driver/CLK
    SLICE_X62Y78         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.419    39.536 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=8, routed)           0.883    40.420    vga_driver/h_cnt_reg[9]
    SLICE_X63Y77         LUT6 (Prop_lut6_I3_O)        0.299    40.719 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=2, routed)           0.526    41.244    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I2_O)        0.124    41.368 r  vga_driver/v_cnt[9]_i_1_rewire_comp/O
                         net (fo=6, routed)           0.330    41.699    vga_driver/v_cnt0
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.498    38.522    vga_driver/CLK
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[3]/C
                         clock pessimism              0.575    39.097    
                         clock uncertainty           -0.295    38.801    
    SLICE_X65Y79         FDRE (Setup_fdre_C_R)       -0.429    38.372    vga_driver/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.372    
                         arrival time                         -41.699    
  -------------------------------------------------------------------
                         slack                                 -3.326    

Slack (VIOLATED) :        -3.326ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@39.998ns)
  Data Path Delay:        2.581ns  (logic 0.842ns (32.617%)  route 1.739ns (67.383%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 39.117 - 39.998 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    41.474 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.708    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    35.743 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    37.409    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.505 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.612    39.117    vga_driver/CLK
    SLICE_X62Y78         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.419    39.536 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=8, routed)           0.883    40.420    vga_driver/h_cnt_reg[9]
    SLICE_X63Y77         LUT6 (Prop_lut6_I3_O)        0.299    40.719 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=2, routed)           0.526    41.244    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I2_O)        0.124    41.368 r  vga_driver/v_cnt[9]_i_1_rewire_comp/O
                         net (fo=6, routed)           0.330    41.699    vga_driver/v_cnt0
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.498    38.522    vga_driver/CLK
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
                         clock pessimism              0.575    39.097    
                         clock uncertainty           -0.295    38.801    
    SLICE_X65Y79         FDRE (Setup_fdre_C_R)       -0.429    38.372    vga_driver/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.372    
                         arrival time                         -41.699    
  -------------------------------------------------------------------
                         slack                                 -3.326    

Slack (VIOLATED) :        -3.326ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@39.998ns)
  Data Path Delay:        2.581ns  (logic 0.842ns (32.617%)  route 1.739ns (67.383%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 39.117 - 39.998 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    41.474 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.708    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    35.743 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    37.409    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.505 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.612    39.117    vga_driver/CLK
    SLICE_X62Y78         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.419    39.536 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=8, routed)           0.883    40.420    vga_driver/h_cnt_reg[9]
    SLICE_X63Y77         LUT6 (Prop_lut6_I3_O)        0.299    40.719 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=2, routed)           0.526    41.244    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I2_O)        0.124    41.368 r  vga_driver/v_cnt[9]_i_1_rewire_comp/O
                         net (fo=6, routed)           0.330    41.699    vga_driver/v_cnt0
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.498    38.522    vga_driver/CLK
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism              0.575    39.097    
                         clock uncertainty           -0.295    38.801    
    SLICE_X65Y79         FDRE (Setup_fdre_C_R)       -0.429    38.372    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         38.372    
                         arrival time                         -41.699    
  -------------------------------------------------------------------
                         slack                                 -3.326    

Slack (VIOLATED) :        -3.326ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@39.998ns)
  Data Path Delay:        2.581ns  (logic 0.842ns (32.617%)  route 1.739ns (67.383%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 39.117 - 39.998 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    41.474 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.708    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    35.743 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    37.409    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.505 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.612    39.117    vga_driver/CLK
    SLICE_X62Y78         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.419    39.536 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=8, routed)           0.883    40.420    vga_driver/h_cnt_reg[9]
    SLICE_X63Y77         LUT6 (Prop_lut6_I3_O)        0.299    40.719 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=2, routed)           0.526    41.244    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I2_O)        0.124    41.368 r  vga_driver/v_cnt[9]_i_1_rewire_comp/O
                         net (fo=6, routed)           0.330    41.699    vga_driver/v_cnt0
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.498    38.522    vga_driver/CLK
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
                         clock pessimism              0.575    39.097    
                         clock uncertainty           -0.295    38.801    
    SLICE_X65Y79         FDRE (Setup_fdre_C_R)       -0.429    38.372    vga_driver/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         38.372    
                         arrival time                         -41.699    
  -------------------------------------------------------------------
                         slack                                 -3.326    

Slack (VIOLATED) :        -3.326ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@39.998ns)
  Data Path Delay:        2.581ns  (logic 0.842ns (32.617%)  route 1.739ns (67.383%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 39.117 - 39.998 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    41.474 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.708    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    35.743 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    37.409    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.505 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.612    39.117    vga_driver/CLK
    SLICE_X62Y78         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.419    39.536 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=8, routed)           0.883    40.420    vga_driver/h_cnt_reg[9]
    SLICE_X63Y77         LUT6 (Prop_lut6_I3_O)        0.299    40.719 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=2, routed)           0.526    41.244    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I2_O)        0.124    41.368 r  vga_driver/v_cnt[9]_i_1_rewire_comp/O
                         net (fo=6, routed)           0.330    41.699    vga_driver/v_cnt0
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.498    38.522    vga_driver/CLK
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[8]/C
                         clock pessimism              0.575    39.097    
                         clock uncertainty           -0.295    38.801    
    SLICE_X65Y79         FDRE (Setup_fdre_C_R)       -0.429    38.372    vga_driver/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         38.372    
                         arrival time                         -41.699    
  -------------------------------------------------------------------
                         slack                                 -3.326    

Slack (VIOLATED) :        -3.326ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@39.998ns)
  Data Path Delay:        2.581ns  (logic 0.842ns (32.617%)  route 1.739ns (67.383%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 39.117 - 39.998 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    41.474 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.708    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    35.743 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    37.409    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.505 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.612    39.117    vga_driver/CLK
    SLICE_X62Y78         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.419    39.536 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=8, routed)           0.883    40.420    vga_driver/h_cnt_reg[9]
    SLICE_X63Y77         LUT6 (Prop_lut6_I3_O)        0.299    40.719 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=2, routed)           0.526    41.244    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I2_O)        0.124    41.368 r  vga_driver/v_cnt[9]_i_1_rewire_comp/O
                         net (fo=6, routed)           0.330    41.699    vga_driver/v_cnt0
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.498    38.522    vga_driver/CLK
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[9]/C
                         clock pessimism              0.575    39.097    
                         clock uncertainty           -0.295    38.801    
    SLICE_X65Y79         FDRE (Setup_fdre_C_R)       -0.429    38.372    vga_driver/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         38.372    
                         arrival time                         -41.699    
  -------------------------------------------------------------------
                         slack                                 -3.326    

Slack (VIOLATED) :        -3.264ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/hsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@39.998ns)
  Data Path Delay:        2.504ns  (logic 0.704ns (28.120%)  route 1.800ns (71.880%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 39.117 - 39.998 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    41.474 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.708    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    35.743 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    37.409    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.505 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.612    39.117    vga_driver/CLK
    SLICE_X63Y78         FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.456    39.573 f  vga_driver/h_cnt_reg[8]/Q
                         net (fo=9, routed)           1.159    40.732    vga_driver/h_cnt_reg[8]
    SLICE_X60Y78         LUT6 (Prop_lut6_I0_O)        0.124    40.856 r  vga_driver/hsync_i_4/O
                         net (fo=1, routed)           0.292    41.148    vga_driver/hsync_i_4_n_0
    SLICE_X61Y79         LUT6 (Prop_lut6_I5_O)        0.124    41.272 r  vga_driver/hsync_i_1/O
                         net (fo=1, routed)           0.348    41.621    vga_driver/hsync0
    SLICE_X61Y78         FDRE                                         r  vga_driver/hsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.496    38.520    vga_driver/CLK
    SLICE_X61Y78         FDRE                                         r  vga_driver/hsync_reg/C
                         clock pessimism              0.561    39.081    
                         clock uncertainty           -0.295    38.785    
    SLICE_X61Y78         FDRE (Setup_fdre_C_R)       -0.429    38.356    vga_driver/hsync_reg
  -------------------------------------------------------------------
                         required time                         38.356    
                         arrival time                         -41.621    
  -------------------------------------------------------------------
                         slack                                 -3.264    

Slack (VIOLATED) :        -3.213ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@39.998ns)
  Data Path Delay:        2.693ns  (logic 0.842ns (31.271%)  route 1.851ns (68.729%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 39.117 - 39.998 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    41.474 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.708    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    35.743 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    37.409    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.505 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.612    39.117    vga_driver/CLK
    SLICE_X62Y78         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.419    39.536 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=8, routed)           0.883    40.420    vga_driver/h_cnt_reg[9]
    SLICE_X63Y77         LUT6 (Prop_lut6_I3_O)        0.299    40.719 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=2, routed)           0.576    41.295    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X64Y79         LUT6 (Prop_lut6_I5_O)        0.124    41.419 r  vga_driver/v_cnt[10]_i_1_replica/O
                         net (fo=10, routed)          0.391    41.810    vga_driver/v_cnt[10]_i_1_n_0_repN
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.498    38.522    vga_driver/CLK
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[3]/C
                         clock pessimism              0.575    39.097    
                         clock uncertainty           -0.295    38.801    
    SLICE_X65Y79         FDRE (Setup_fdre_C_CE)      -0.205    38.596    vga_driver/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.596    
                         arrival time                         -41.810    
  -------------------------------------------------------------------
                         slack                                 -3.213    

Slack (VIOLATED) :        -3.213ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@39.998ns)
  Data Path Delay:        2.693ns  (logic 0.842ns (31.271%)  route 1.851ns (68.729%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 39.117 - 39.998 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    41.474 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.708    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    35.743 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    37.409    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.505 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.612    39.117    vga_driver/CLK
    SLICE_X62Y78         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.419    39.536 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=8, routed)           0.883    40.420    vga_driver/h_cnt_reg[9]
    SLICE_X63Y77         LUT6 (Prop_lut6_I3_O)        0.299    40.719 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=2, routed)           0.576    41.295    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X64Y79         LUT6 (Prop_lut6_I5_O)        0.124    41.419 r  vga_driver/v_cnt[10]_i_1_replica/O
                         net (fo=10, routed)          0.391    41.810    vga_driver/v_cnt[10]_i_1_n_0_repN
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.498    38.522    vga_driver/CLK
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
                         clock pessimism              0.575    39.097    
                         clock uncertainty           -0.295    38.801    
    SLICE_X65Y79         FDRE (Setup_fdre_C_CE)      -0.205    38.596    vga_driver/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.596    
                         arrival time                         -41.810    
  -------------------------------------------------------------------
                         slack                                 -3.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_row_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.478%)  route 0.298ns (64.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.584    -0.580    vga_driver/CLK
    SLICE_X64Y79         FDRE                                         r  vga_driver/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  vga_driver/v_cnt_reg[0]/Q
                         net (fo=11, routed)          0.298    -0.118    vga_driver/v_cnt_reg[0]
    SLICE_X58Y78         FDRE                                         r  vga_driver/pixel_row_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.850    -0.821    vga_driver/CLK
    SLICE_X58Y78         FDRE                                         r  vga_driver/pixel_row_reg[0]/C
                         clock pessimism              0.273    -0.548    
                         clock uncertainty            0.295    -0.252    
    SLICE_X58Y78         FDRE (Hold_fdre_C_D)         0.062    -0.190    vga_driver/pixel_row_reg[0]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_col_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.582%)  route 0.336ns (70.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.583    -0.581    vga_driver/CLK
    SLICE_X63Y78         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=12, routed)          0.336    -0.104    vga_driver/h_cnt_reg[4]
    SLICE_X58Y81         FDRE                                         r  vga_driver/pixel_col_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.853    -0.818    vga_driver/CLK
    SLICE_X58Y81         FDRE                                         r  vga_driver/pixel_col_reg[4]/C
                         clock pessimism              0.273    -0.545    
                         clock uncertainty            0.295    -0.249    
    SLICE_X58Y81         FDRE (Hold_fdre_C_D)         0.070    -0.179    vga_driver/pixel_col_reg[4]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_col_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.500%)  route 0.273ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.582    -0.582    vga_driver/CLK
    SLICE_X60Y77         FDRE                                         r  vga_driver/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  vga_driver/h_cnt_reg[2]/Q
                         net (fo=9, routed)           0.273    -0.144    vga_driver/h_cnt_reg[2]
    SLICE_X59Y79         FDRE                                         r  vga_driver/pixel_col_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.850    -0.820    vga_driver/CLK
    SLICE_X59Y79         FDRE                                         r  vga_driver/pixel_col_reg[2]/C
                         clock pessimism              0.253    -0.567    
                         clock uncertainty            0.295    -0.271    
    SLICE_X59Y79         FDRE (Hold_fdre_C_D)         0.051    -0.220    vga_driver/pixel_col_reg[2]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.202%)  route 0.342ns (70.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.584    -0.580    vga_driver/CLK
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  vga_driver/v_cnt_reg[5]/Q
                         net (fo=7, routed)           0.342    -0.097    vga_driver/v_cnt_reg[5]
    SLICE_X59Y78         FDRE                                         r  vga_driver/pixel_row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.850    -0.821    vga_driver/CLK
    SLICE_X59Y78         FDRE                                         r  vga_driver/pixel_row_reg[5]/C
                         clock pessimism              0.273    -0.548    
                         clock uncertainty            0.295    -0.252    
    SLICE_X59Y78         FDRE (Hold_fdre_C_D)         0.070    -0.182    vga_driver/pixel_row_reg[5]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.141ns (28.847%)  route 0.348ns (71.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.584    -0.580    vga_driver/CLK
    SLICE_X62Y79         FDRE                                         r  vga_driver/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  vga_driver/v_cnt_reg[6]/Q
                         net (fo=6, routed)           0.348    -0.091    vga_driver/v_cnt_reg[6]
    SLICE_X59Y77         FDRE                                         r  vga_driver/pixel_row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.849    -0.822    vga_driver/CLK
    SLICE_X59Y77         FDRE                                         r  vga_driver/pixel_row_reg[6]/C
                         clock pessimism              0.273    -0.549    
                         clock uncertainty            0.295    -0.253    
    SLICE_X59Y77         FDRE (Hold_fdre_C_D)         0.072    -0.181    vga_driver/pixel_row_reg[6]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_col_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.090%)  route 0.344ns (70.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.583    -0.581    vga_driver/CLK
    SLICE_X63Y78         FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  vga_driver/h_cnt_reg[8]/Q
                         net (fo=9, routed)           0.344    -0.096    vga_driver/h_cnt_reg[8]
    SLICE_X60Y79         FDRE                                         r  vga_driver/pixel_col_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.850    -0.820    vga_driver/CLK
    SLICE_X60Y79         FDRE                                         r  vga_driver/pixel_col_reg[8]/C
                         clock pessimism              0.273    -0.547    
                         clock uncertainty            0.295    -0.251    
    SLICE_X60Y79         FDRE (Hold_fdre_C_D)         0.063    -0.188    vga_driver/pixel_col_reg[8]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_row_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.128ns (29.498%)  route 0.306ns (70.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.584    -0.580    vga_driver/CLK
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.128    -0.452 r  vga_driver/v_cnt_reg[3]/Q
                         net (fo=8, routed)           0.306    -0.146    vga_driver/v_cnt_reg[3]
    SLICE_X61Y77         FDRE                                         r  vga_driver/pixel_row_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.849    -0.822    vga_driver/CLK
    SLICE_X61Y77         FDRE                                         r  vga_driver/pixel_row_reg[3]/C
                         clock pessimism              0.273    -0.549    
                         clock uncertainty            0.295    -0.253    
    SLICE_X61Y77         FDRE (Hold_fdre_C_D)         0.012    -0.241    vga_driver/pixel_row_reg[3]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_row_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.802%)  route 0.349ns (71.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.584    -0.580    vga_driver/CLK
    SLICE_X65Y79         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  vga_driver/v_cnt_reg[7]/Q
                         net (fo=5, routed)           0.349    -0.090    vga_driver/v_cnt_reg[7]
    SLICE_X59Y78         FDRE                                         r  vga_driver/pixel_row_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.850    -0.821    vga_driver/CLK
    SLICE_X59Y78         FDRE                                         r  vga_driver/pixel_row_reg[7]/C
                         clock pessimism              0.273    -0.548    
                         clock uncertainty            0.295    -0.252    
    SLICE_X59Y78         FDRE (Hold_fdre_C_D)         0.066    -0.186    vga_driver/pixel_row_reg[7]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_col_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.517%)  route 0.353ns (71.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.583    -0.581    vga_driver/CLK
    SLICE_X63Y78         FDRE                                         r  vga_driver/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  vga_driver/h_cnt_reg[0]/Q
                         net (fo=10, routed)          0.353    -0.086    vga_driver/h_cnt_reg[0]
    SLICE_X59Y81         FDRE                                         r  vga_driver/pixel_col_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.853    -0.818    vga_driver/CLK
    SLICE_X59Y81         FDRE                                         r  vga_driver/pixel_col_reg[0]/C
                         clock pessimism              0.273    -0.545    
                         clock uncertainty            0.295    -0.249    
    SLICE_X59Y81         FDRE (Hold_fdre_C_D)         0.066    -0.183    vga_driver/pixel_col_reg[0]
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 vga_driver/pixel_col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/green_out_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.231ns (45.538%)  route 0.276ns (54.462%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.585    -0.579    vga_driver/CLK
    SLICE_X58Y81         FDRE                                         r  vga_driver/pixel_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  vga_driver/pixel_col_reg[4]/Q
                         net (fo=1, routed)           0.054    -0.384    vga_driver/S_pixel_col[4]
    SLICE_X59Y81         LUT5 (Prop_lut5_I4_O)        0.045    -0.339 r  vga_driver/green_out_i_2/O
                         net (fo=1, routed)           0.222    -0.116    vga_driver/green_out_i_2_n_0
    SLICE_X59Y81         LUT6 (Prop_lut6_I1_O)        0.045    -0.071 r  vga_driver/green_out_i_1/O
                         net (fo=2, routed)           0.000    -0.071    vga_driver/green_out0
    SLICE_X59Y81         FDRE                                         r  vga_driver/green_out_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.853    -0.818    vga_driver/CLK
    SLICE_X59Y81         FDRE                                         r  vga_driver/green_out_reg_lopt_replica/C
                         clock pessimism              0.252    -0.566    
                         clock uncertainty            0.295    -0.270    
    SLICE_X59Y81         FDRE (Hold_fdre_C_D)         0.092    -0.178    vga_driver/green_out_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.107    





