# pipelined-aes-128-fpga
Two-stage pipelined AES-128 encryption core implemented in Verilog with FPGA deployment and Vitis-based host integration.
