Revisiting automated physical synthesis of high-performance clock networks