// Seed: 231591495
module module_0 #(
    parameter id_2 = 32'd96
) (
    output supply0 id_0
);
  logic _id_2;
  ;
  supply0 ["" : id_2] id_3;
  assign module_1.id_10 = 0;
  wire id_4;
  assign id_3 = -1;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input tri0 id_2,
    input uwire id_3,
    input wand id_4,
    input supply1 id_5,
    input tri0 id_6,
    input uwire id_7,
    input tri1 id_8,
    output tri1 id_9,
    input wor id_10,
    input supply0 id_11
);
  assign id_9 = id_4;
  module_0 modCall_1 (id_9);
endmodule
