0.7
2020.2
May 22 2025
00:13:55
C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,,,,,,,
C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sim_1/new/tb_top.v,1766671964,verilog,,,,tb_top,,,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones.v,1766611566,verilog,,C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones_32.v,,count_ones,,,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/count_ones_32.v,1766613836,verilog,,C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/data_mux_4x1.v,,count_ones_32,,,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/data_mux_4x1.v,1766895166,verilog,,C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle4_part1.v,,data_mux_4x1,,,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/puzzle4_part1.v,1767038840,verilog,,C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v,,puzzle4_part1,,,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/ring_row_index.v,1766895397,verilog,,C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v,,ring_row_index,,,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/row_reg.v,1766671598,verilog,,C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v,,row_reg,,,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sources_1/new/word_index_counter.v,1766671494,verilog,,C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sim_1/new/tb_top.v,,word_index_counter,,,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
