\hypertarget{stm32h7xx__hal__pwr_8c_source}{}\doxysection{stm32h7xx\+\_\+hal\+\_\+pwr.\+c}
\label{stm32h7xx__hal__pwr_8c_source}\index{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Drivers/STM32H7xx\_HAL\_Driver/Src/stm32h7xx\_hal\_pwr.c@{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Drivers/STM32H7xx\_HAL\_Driver/Src/stm32h7xx\_hal\_pwr.c}}
\mbox{\hyperlink{stm32h7xx__hal__pwr_8c}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00146}00146\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00147}00147\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32h7xx__hal_8h}{stm32h7xx\_hal.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00148}00148\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00158}00158\ \textcolor{preprocessor}{\#ifdef\ HAL\_PWR\_MODULE\_ENABLED}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00159}00159\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00160}00160\ \textcolor{comment}{/*\ Private\ typedef\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00161}00161\ \textcolor{comment}{/*\ Private\ define\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00162}00162\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00170}00170\ \textcolor{preprocessor}{\#if\ !defined\ (DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00171}00171\ \textcolor{preprocessor}{\#define\ PVD\_MODE\_IT\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00010000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00172}00172\ \textcolor{preprocessor}{\#define\ PVD\_MODE\_EVT\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00020000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00173}00173\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ !defined\ (DUAL\_CORE)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00174}00174\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00175}00175\ \textcolor{preprocessor}{\#define\ PVD\_RISING\_EDGE\ \ \ \ \ \ \ \ \ \ (0x00000001U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00176}00176\ \textcolor{preprocessor}{\#define\ PVD\_FALLING\_EDGE\ \ \ \ \ \ \ \ \ (0x00000002U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00177}00177\ \textcolor{preprocessor}{\#define\ PVD\_RISING\_FALLING\_EDGE\ \ (0x00000003U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00186}00186\ \textcolor{comment}{/*\ Private\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00187}00187\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00188}00188\ \textcolor{comment}{/*\ Private\ function\ prototypes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00189}00189\ \textcolor{comment}{/*\ Private\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00190}00190\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00226}00226\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r___exported___functions___group1_ga7edb99b94a46448c34f0301b0a077ff5}{HAL\_PWR\_DeInit}}\ (\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00227}00227\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00228}00228\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00229}00229\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00237}00237\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r___exported___functions___group1_ga3d07cef39bf294db4aed7e06e5dbf9af}{HAL\_PWR\_EnableBkUpAccess}}\ (\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00238}00238\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00239}00239\ \ \ \textcolor{comment}{/*\ Enable\ access\ to\ RTC\ and\ backup\ registers\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00240}00240\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09950f76d292eb9d01f72dd825082f1b}{PWR\_CR1\_DBP}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00241}00241\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00242}00242\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00250}00250\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r___exported___functions___group1_ga1513de5f2e4b72e094fb04bab786fec8}{HAL\_PWR\_DisableBkUpAccess}}\ (\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00251}00251\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00252}00252\ \ \ \textcolor{comment}{/*\ Disable\ access\ to\ RTC\ and\ backup\ registers\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00253}00253\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09950f76d292eb9d01f72dd825082f1b}{PWR\_CR1\_DBP}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00254}00254\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00416}00416\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga87e59191de350b0942847624ddbe6d9d}{HAL\_PWR\_ConfigPVD}}\ (\mbox{\hyperlink{struct_p_w_r___p_v_d_type_def}{PWR\_PVDTypeDef}}\ *sConfigPVD)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00417}00417\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00418}00418\ \ \ \textcolor{comment}{/*\ Check\ the\ PVD\ configuration\ parameter\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00419}00419\ \ \ \textcolor{keywordflow}{if}\ (sConfigPVD\ ==\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00420}00420\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00421}00421\ \ \ \ \ \textcolor{keywordflow}{return};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00422}00422\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00423}00423\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00424}00424\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00425}00425\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}\ (\mbox{\hyperlink{group___p_w_r___i_s___p_w_r___definitions_gabac4485a57abc97aad91eaa0b65ae927}{IS\_PWR\_PVD\_LEVEL}}\ (sConfigPVD-\/>\mbox{\hyperlink{struct_p_w_r___p_v_d_type_def_abf0db5c2b84ba24ffeedab5cf06bad31}{PVDLevel}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00426}00426\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}\ (\mbox{\hyperlink{group___p_w_r___i_s___p_w_r___definitions_ga8edfbbba20e58a9281408c23dc6ff7ef}{IS\_PWR\_PVD\_MODE}}\ (sConfigPVD-\/>\mbox{\hyperlink{struct_p_w_r___p_v_d_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00427}00427\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00428}00428\ \ \ \textcolor{comment}{/*\ Set\ PLS[7:5]\ bits\ according\ to\ PVDLevel\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00429}00429\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8de82702acc1034f6061ed9d70ec67f}{PWR\_CR1\_PLS}},\ sConfigPVD-\/>\mbox{\hyperlink{struct_p_w_r___p_v_d_type_def_abf0db5c2b84ba24ffeedab5cf06bad31}{PVDLevel}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00430}00430\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00431}00431\ \ \ \textcolor{comment}{/*\ Clear\ previous\ config\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00432}00432\ \textcolor{preprocessor}{\#if\ !defined\ (DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00433}00433\ \ \ \mbox{\hyperlink{group___p_w_r___exported___macro_ga8bd379e960497722450c7cea474a7e7a}{\_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_EVENT}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00434}00434\ \ \ \mbox{\hyperlink{group___p_w_r___exported___macro_gad240d7bf8f15191b068497b9aead1f1f}{\_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_IT}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00435}00435\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ !defined\ (DUAL\_CORE)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00436}00436\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00437}00437\ \ \ \mbox{\hyperlink{group___p_w_r___exported___macro_ga1ca8fd7f3286a176f6be540c75a004c6}{\_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_RISING\_EDGE}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00438}00438\ \ \ \mbox{\hyperlink{group___p_w_r___exported___macro_ga1ca57168205f8cd8d1014e6eb9465f2d}{\_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_FALLING\_EDGE}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00439}00439\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00440}00440\ \textcolor{preprocessor}{\#if\ !defined\ (DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00441}00441\ \ \ \textcolor{comment}{/*\ Interrupt\ mode\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00442}00442\ \ \ \textcolor{keywordflow}{if}\ ((sConfigPVD-\/>\mbox{\hyperlink{struct_p_w_r___p_v_d_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}}\ \&\ PVD\_MODE\_IT)\ ==\ PVD\_MODE\_IT)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00443}00443\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00444}00444\ \ \ \ \ \mbox{\hyperlink{group___p_w_r___exported___macro_ga3180f039cf14ef78a64089f387f8f9c2}{\_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_IT}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00445}00445\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00446}00446\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00447}00447\ \ \ \textcolor{comment}{/*\ Event\ mode\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00448}00448\ \ \ \textcolor{keywordflow}{if}\ ((sConfigPVD-\/>\mbox{\hyperlink{struct_p_w_r___p_v_d_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}}\ \&\ PVD\_MODE\_EVT)\ ==\ PVD\_MODE\_EVT)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00449}00449\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00450}00450\ \ \ \ \ \mbox{\hyperlink{group___p_w_r___exported___macro_gae5ba5672fe8cb7c1686c7f2cc211b128}{\_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_EVENT}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00451}00451\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00452}00452\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ !defined\ (DUAL\_CORE)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00453}00453\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00454}00454\ \ \ \textcolor{comment}{/*\ Rising\ edge\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00455}00455\ \ \ \textcolor{keywordflow}{if}\ ((sConfigPVD-\/>\mbox{\hyperlink{struct_p_w_r___p_v_d_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}}\ \&\ PVD\_RISING\_EDGE)\ ==\ PVD\_RISING\_EDGE)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00456}00456\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00457}00457\ \ \ \ \ \mbox{\hyperlink{group___p_w_r___exported___macro_ga7bef3f30c9fe267c99d5240fbf3f878c}{\_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_RISING\_EDGE}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00458}00458\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00459}00459\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00460}00460\ \ \ \textcolor{comment}{/*\ Falling\ edge\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00461}00461\ \ \ \textcolor{keywordflow}{if}\ ((sConfigPVD-\/>\mbox{\hyperlink{struct_p_w_r___p_v_d_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}}\ \&\ PVD\_FALLING\_EDGE)\ ==\ PVD\_FALLING\_EDGE)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00462}00462\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00463}00463\ \ \ \ \ \mbox{\hyperlink{group___p_w_r___exported___macro_ga5b971478563a00e1ee1a9d8ca8054e08}{\_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_FALLING\_EDGE}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00464}00464\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00465}00465\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00466}00466\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00471}00471\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga729c254eac1847073d8a55621384107d}{HAL\_PWR\_EnablePVD}}\ (\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00472}00472\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00473}00473\ \ \ \textcolor{comment}{/*\ Enable\ the\ power\ voltage\ detector\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00474}00474\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8d2a44a38ed8ca33fdf883344065bd2}{PWR\_CR1\_PVDEN}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00475}00475\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00476}00476\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00481}00481\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga3a843cc2fd1a1bb02c7f2dfa355bf9ec}{HAL\_PWR\_DisablePVD}}\ (\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00482}00482\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00483}00483\ \ \ \textcolor{comment}{/*\ Disable\ the\ power\ voltage\ detector\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00484}00484\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8d2a44a38ed8ca33fdf883344065bd2}{PWR\_CR1\_PVDEN}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00485}00485\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00486}00486\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00508}00508\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r___exported___functions___group2_gab821ac9058a5feb78491bff15d9ae591}{HAL\_PWR\_EnableWakeUpPin}}\ (uint32\_t\ WakeUpPinPolarity)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00509}00509\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00510}00510\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00511}00511\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}\ (\mbox{\hyperlink{group___p_w_r_ex___i_s___p_w_r___definitions_gac6fcc59d6ff95b8feda1b228517f9c3f}{IS\_PWR\_WAKEUP\_PIN}}\ (WakeUpPinPolarity));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00512}00512\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00513}00513\ \ \ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00514}00514\ \textcolor{comment}{\ \ \ \ \ Enable\ and\ Specify\ the\ Wake-\/Up\ pin\ polarity\ and\ the\ pull\ configuration}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00515}00515\ \textcolor{comment}{\ \ \ \ \ for\ the\ event\ detection\ (rising\ or\ falling\ edge).}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00516}00516\ \textcolor{comment}{\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00517}00517\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>WKUPEPR,\ \mbox{\hyperlink{group___p_w_r___e_n_a_b_l_e___w_u_p___mask_ga8a0584fff1740c175eb201c2d92afe1a}{PWR\_EWUP\_MASK}},\ WakeUpPinPolarity);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00518}00518\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00519}00519\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00537}00537\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r___exported___functions___group2_gab12ca816929e23e36f5ed8f4ccdb1472}{HAL\_PWR\_DisableWakeUpPin}}\ (uint32\_t\ WakeUpPinx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00538}00538\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00539}00539\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00540}00540\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}\ (\mbox{\hyperlink{group___p_w_r_ex___i_s___p_w_r___definitions_gac6fcc59d6ff95b8feda1b228517f9c3f}{IS\_PWR\_WAKEUP\_PIN}}\ (WakeUpPinx));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00541}00541\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00542}00542\ \ \ \textcolor{comment}{/*\ Disable\ the\ wake\ up\ pin\ selected\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00543}00543\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>WKUPEPR,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51971fa9a6969571e2a0279398f9ba3b}{PWR\_WKUPEPR\_WKUPEN}}\ \&\ WakeUpPinx));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00544}00544\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00545}00545\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00565}00565\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga5c84f4e046525c22d233c8a3443fab5f}{HAL\_PWR\_EnterSLEEPMode}}\ (uint32\_t\ Regulator,\ uint8\_t\ SLEEPEntry)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00566}00566\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00567}00567\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00568}00568\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}\ (\mbox{\hyperlink{group___p_w_r___i_s___p_w_r___definitions_ga03c105070272141c0bab5f2b74469072}{IS\_PWR\_REGULATOR}}\ (Regulator));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00569}00569\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}\ (\mbox{\hyperlink{group___p_w_r___i_s___p_w_r___definitions_ga9b36a9c213a77d36340788b2e7e277ff}{IS\_PWR\_SLEEP\_ENTRY}}\ (SLEEPEntry));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00570}00570\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00571}00571\ \ \ \textcolor{comment}{/*\ Clear\ SLEEPDEEP\ bit\ of\ Cortex\ System\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00572}00572\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}\ (\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SCR,\ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga77c06a69c63f4b3f6ec1032e911e18e7}{SCB\_SCR\_SLEEPDEEP\_Msk}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00573}00573\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00574}00574\ \ \ \textcolor{comment}{/*\ Select\ SLEEP\ mode\ entry\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00575}00575\ \ \ \textcolor{keywordflow}{if}\ (SLEEPEntry\ ==\ \mbox{\hyperlink{group___p_w_r___s_l_e_e_p__mode__entry_ga4f0f99a3526c57efb3501b016639fa45}{PWR\_SLEEPENTRY\_WFI}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00576}00576\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00577}00577\ \ \ \ \ \textcolor{comment}{/*\ Request\ Wait\ For\ Interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00578}00578\ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gad23bf2b78a9a4524157c9de0d30b7448}{\_\_WFI}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00579}00579\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00580}00580\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00581}00581\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00582}00582\ \ \ \ \ \textcolor{comment}{/*\ Request\ Wait\ For\ Event\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00583}00583\ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaac6cc7dd4325d9cb40d3290fa5244b3d}{\_\_WFE}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00584}00584\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00585}00585\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00586}00586\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00616}00616\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r___exported___functions___group2_gacfca5f1062274423e08317c0a5a225fa}{HAL\_PWR\_EnterSTOPMode}}\ (uint32\_t\ Regulator,\ uint8\_t\ STOPEntry)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00617}00617\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00618}00618\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00619}00619\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}\ (\mbox{\hyperlink{group___p_w_r___i_s___p_w_r___definitions_ga03c105070272141c0bab5f2b74469072}{IS\_PWR\_REGULATOR}}\ (Regulator));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00620}00620\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}\ (\mbox{\hyperlink{group___p_w_r___i_s___p_w_r___definitions_ga4a94eb1f400dec6e486fbc229cbea8a0}{IS\_PWR\_STOP\_ENTRY}}\ (STOPEntry));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00621}00621\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00622}00622\ \ \ \textcolor{comment}{/*\ Select\ the\ regulator\ state\ in\ STOP\ mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00623}00623\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc60f674740c4000a25b0e3e50ede47d}{PWR\_CR1\_LPDS}},\ Regulator);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00624}00624\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00625}00625\ \ \ \textcolor{comment}{/*\ Configure\ the\ PWR\ mode\ for\ the\ different\ Domains\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00626}00626\ \textcolor{preprocessor}{\#if\ defined\ (DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00627}00627\ \ \ \textcolor{comment}{/*\ Check\ CPU\ ID\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00628}00628\ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga45f6b3911259c42d3bf93d18259b4818}{HAL\_GetCurrentCPUID}}\ ()\ ==\ \mbox{\hyperlink{group___c_o_r_t_e_x___c_p_u___identifier_gaa2b743173fe9c5c1350f8920afca34b8}{CM7\_CPUID}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00629}00629\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00630}00630\ \ \ \ \ \textcolor{comment}{/*\ Keep\ DSTOP\ mode\ when\ Cortex-\/M7\ enters\ DEEP-\/SLEEP\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00631}00631\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CPUCR,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49eefe139ecdaf7012ae122292f9f2b2}{PWR\_CPUCR\_PDDS\_D1}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7939570e266aa5f257e8314f14154bb7}{PWR\_CPUCR\_PDDS\_D3}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00632}00632\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00633}00633\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00634}00634\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00635}00635\ \ \ \ \ \textcolor{comment}{/*\ Keep\ DSTOP\ mode\ when\ Cortex-\/M4\ enters\ DEEP-\/SLEEP\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00636}00636\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CPUCR,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d847c56f1d197f0f0520b432a90ffb9}{PWR\_CPUCR\_PDDS\_D2}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7939570e266aa5f257e8314f14154bb7}{PWR\_CPUCR\_PDDS\_D3}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00637}00637\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00638}00638\ \textcolor{preprocessor}{\#else\ }\textcolor{comment}{/*\ Single\ core\ devices\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00639}00639\ \ \ \textcolor{comment}{/*\ Keep\ DSTOP\ mode\ when\ Cortex-\/M7\ enter\ in\ DEEP-\/SLEEP\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00640}00640\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CPUCR,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49eefe139ecdaf7012ae122292f9f2b2}{PWR\_CPUCR\_PDDS\_D1}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7939570e266aa5f257e8314f14154bb7}{PWR\_CPUCR\_PDDS\_D3}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00641}00641\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00642}00642\ \textcolor{preprocessor}{\#if\ defined\ (PWR\_CPUCR\_PDDS\_D2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00643}00643\ \ \ \textcolor{comment}{/*\ Keep\ DSTOP\ mode\ when\ Cortex-\/M7\ enter\ in\ DEEP-\/SLEEP\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00644}00644\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CPUCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d847c56f1d197f0f0520b432a90ffb9}{PWR\_CPUCR\_PDDS\_D2}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00645}00645\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CPUCR\_PDDS\_D2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00646}00646\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (DUAL\_CORE)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00647}00647\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00648}00648\ \ \ \textcolor{comment}{/*\ Set\ SLEEPDEEP\ bit\ of\ Cortex\ System\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00649}00649\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}\ (\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SCR,\ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga77c06a69c63f4b3f6ec1032e911e18e7}{SCB\_SCR\_SLEEPDEEP\_Msk}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00650}00650\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00651}00651\ \ \ \textcolor{comment}{/*\ Ensure\ that\ all\ instructions\ are\ done\ before\ entering\ STOP\ mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00652}00652\ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00653}00653\ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaad233022e850a009fc6f7602be1182f6}{\_\_ISB}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00654}00654\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00655}00655\ \ \ \textcolor{comment}{/*\ Select\ STOP\ mode\ entry\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00656}00656\ \ \ \textcolor{keywordflow}{if}\ (STOPEntry\ ==\ \mbox{\hyperlink{group___p_w_r___s_t_o_p__mode__entry_ga3bdb1a9c9b421b73ab148d45eb90fa9b}{PWR\_STOPENTRY\_WFI}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00657}00657\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00658}00658\ \ \ \ \ \textcolor{comment}{/*\ Request\ Wait\ For\ Interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00659}00659\ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gad23bf2b78a9a4524157c9de0d30b7448}{\_\_WFI}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00660}00660\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00661}00661\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00662}00662\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00663}00663\ \ \ \ \ \textcolor{comment}{/*\ Request\ Wait\ For\ Event\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00664}00664\ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaac6cc7dd4325d9cb40d3290fa5244b3d}{\_\_WFE}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00665}00665\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00666}00666\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00667}00667\ \ \ \textcolor{comment}{/*\ Clear\ SLEEPDEEP\ bit\ of\ Cortex-\/Mx\ in\ the\ System\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00668}00668\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}\ (\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SCR,\ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga77c06a69c63f4b3f6ec1032e911e18e7}{SCB\_SCR\_SLEEPDEEP\_Msk}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00669}00669\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00670}00670\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00687}00687\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga40736f74c169077fcd08f34470559aa2}{HAL\_PWR\_EnterSTANDBYMode}}\ (\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00688}00688\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00689}00689\ \ \ \textcolor{comment}{/*\ Configure\ the\ PWR\ mode\ for\ the\ different\ Domains\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00690}00690\ \textcolor{preprocessor}{\#if\ defined\ (DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00691}00691\ \ \ \textcolor{comment}{/*\ Check\ CPU\ ID\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00692}00692\ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga45f6b3911259c42d3bf93d18259b4818}{HAL\_GetCurrentCPUID}}\ ()\ ==\ \mbox{\hyperlink{group___c_o_r_t_e_x___c_p_u___identifier_gaa2b743173fe9c5c1350f8920afca34b8}{CM7\_CPUID}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00693}00693\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00694}00694\ \ \ \ \ \textcolor{comment}{/*\ Enter\ DSTANDBY\ mode\ when\ Cortex-\/M7\ enters\ DEEP-\/SLEEP\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00695}00695\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CPUCR,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49eefe139ecdaf7012ae122292f9f2b2}{PWR\_CPUCR\_PDDS\_D1}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7939570e266aa5f257e8314f14154bb7}{PWR\_CPUCR\_PDDS\_D3}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00696}00696\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CPU2CR,\ (PWR\_CPU2CR\_PDDS\_D1\ |\ PWR\_CPU2CR\_PDDS\_D3));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00697}00697\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00698}00698\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00699}00699\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00700}00700\ \ \ \ \ \textcolor{comment}{/*\ Enter\ DSTANDBY\ mode\ when\ Cortex-\/M4\ enters\ DEEP-\/SLEEP\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00701}00701\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CPUCR,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d847c56f1d197f0f0520b432a90ffb9}{PWR\_CPUCR\_PDDS\_D2}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7939570e266aa5f257e8314f14154bb7}{PWR\_CPUCR\_PDDS\_D3}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00702}00702\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CPU2CR,\ (PWR\_CPU2CR\_PDDS\_D2\ |\ PWR\_CPU2CR\_PDDS\_D3));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00703}00703\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00704}00704\ \textcolor{preprocessor}{\#else\ }\textcolor{comment}{/*\ Single\ core\ devices\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00705}00705\ \ \ \textcolor{comment}{/*\ Enter\ DSTANDBY\ mode\ when\ Cortex-\/M7\ enters\ DEEP-\/SLEEP\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00706}00706\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CPUCR,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49eefe139ecdaf7012ae122292f9f2b2}{PWR\_CPUCR\_PDDS\_D1}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7939570e266aa5f257e8314f14154bb7}{PWR\_CPUCR\_PDDS\_D3}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00707}00707\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00708}00708\ \textcolor{preprocessor}{\#if\ defined\ (PWR\_CPUCR\_PDDS\_D2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00709}00709\ \ \ \textcolor{comment}{/*\ Enter\ DSTANDBY\ mode\ when\ Cortex-\/M7\ enters\ DEEP-\/SLEEP\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00710}00710\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CPUCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d847c56f1d197f0f0520b432a90ffb9}{PWR\_CPUCR\_PDDS\_D2}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00711}00711\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CPUCR\_PDDS\_D2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00712}00712\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (DUAL\_CORE)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00713}00713\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00714}00714\ \ \ \textcolor{comment}{/*\ Set\ SLEEPDEEP\ bit\ of\ Cortex\ System\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00715}00715\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}\ (\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SCR,\ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga77c06a69c63f4b3f6ec1032e911e18e7}{SCB\_SCR\_SLEEPDEEP\_Msk}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00716}00716\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00717}00717\ \ \ \textcolor{comment}{/*\ Ensure\ that\ all\ instructions\ are\ done\ before\ entering\ STOP\ mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00718}00718\ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00719}00719\ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaad233022e850a009fc6f7602be1182f6}{\_\_ISB}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00720}00720\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00721}00721\ \ \ \textcolor{comment}{/*\ This\ option\ is\ used\ to\ ensure\ that\ store\ operations\ are\ completed\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00722}00722\ \textcolor{preprocessor}{\#if\ defined\ (\_\_CC\_ARM)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00723}00723\ \ \ \_\_force\_stores();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00724}00724\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (\_\_CC\_ARM)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00725}00725\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00726}00726\ \ \ \textcolor{comment}{/*\ Request\ Wait\ For\ Interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00727}00727\ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gad23bf2b78a9a4524157c9de0d30b7448}{\_\_WFI}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00728}00728\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00729}00729\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00739}00739\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga85d0154c96068b286072a64fca4c7e6a}{HAL\_PWR\_EnableSleepOnExit}}\ (\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00740}00740\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00741}00741\ \ \ \textcolor{comment}{/*\ Set\ SLEEPONEXIT\ bit\ of\ Cortex-\/Mx\ System\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00742}00742\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}\ (\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SCR,\ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga50a243e317b9a70781b02758d45b05ee}{SCB\_SCR\_SLEEPONEXIT\_Msk}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00743}00743\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00744}00744\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00752}00752\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga1da299e8186a3e08a694865bd41c3bb0}{HAL\_PWR\_DisableSleepOnExit}}\ (\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00753}00753\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00754}00754\ \ \ \textcolor{comment}{/*\ Clear\ SLEEPONEXIT\ bit\ of\ Cortex-\/Mx\ System\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00755}00755\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}\ (\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SCR,\ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga50a243e317b9a70781b02758d45b05ee}{SCB\_SCR\_SLEEPONEXIT\_Msk}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00756}00756\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00757}00757\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00765}00765\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga6f33b1c8c8cc85129c68ac302a281033}{HAL\_PWR\_EnableSEVOnPend}}\ (\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00766}00766\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00767}00767\ \ \ \textcolor{comment}{/*\ Set\ SEVONPEND\ bit\ of\ Cortex-\/Mx\ System\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00768}00768\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}\ (\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SCR,\ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gafb98656644a14342e467505f69a997c9}{SCB\_SCR\_SEVONPEND\_Msk}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00769}00769\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00770}00770\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00777}00777\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga7811014def9b864dd490a63ada4bab68}{HAL\_PWR\_DisableSEVOnPend}}\ (\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00778}00778\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00779}00779\ \ \ \textcolor{comment}{/*\ Clear\ SEVONPEND\ bit\ of\ Cortex\ System\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00780}00780\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}\ (\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SCR,\ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gafb98656644a14342e467505f69a997c9}{SCB\_SCR\_SEVONPEND\_Msk}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00781}00781\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00806}00806\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r___exported___functions___group2_gae3403237bde597d72b32f0434932a047}{HAL\_PWR\_PVD\_IRQHandler}}\ (\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00807}00807\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00808}00808\ \textcolor{preprocessor}{\#if\ defined\ (DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00809}00809\ \ \ \textcolor{comment}{/*\ Check\ Cortex-\/Mx\ ID\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00810}00810\ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga45f6b3911259c42d3bf93d18259b4818}{HAL\_GetCurrentCPUID}}\ ()\ ==\ \mbox{\hyperlink{group___c_o_r_t_e_x___c_p_u___identifier_gaa2b743173fe9c5c1350f8920afca34b8}{CM7\_CPUID}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00811}00811\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00812}00812\ \ \ \ \ \textcolor{comment}{/*\ Check\ PWR\ EXTI\ D1\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00813}00813\ \ \ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___p_w_r___exported___macro_ga5e66fa75359b51066e0731ac1e5ae438}{\_\_HAL\_PWR\_PVD\_EXTI\_GET\_FLAG}}\ ()\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00814}00814\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00815}00815\ \ \ \ \ \ \ \textcolor{comment}{/*\ Clear\ PWR\ EXTI\ D1\ pending\ bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00816}00816\ \ \ \ \ \ \ \mbox{\hyperlink{group___p_w_r___exported___macro_gac0fb2218bc050f5d8fdb1a3f28590352}{\_\_HAL\_PWR\_PVD\_EXTI\_CLEAR\_FLAG}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00817}00817\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00818}00818\ \ \ \ \ \ \ \textcolor{comment}{/*\ PWR\ PVD\ interrupt\ user\ callback\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00819}00819\ \ \ \ \ \ \ \mbox{\hyperlink{group___p_w_r___exported___functions___group2_gaa4843b3eb7989f5b95e1218af4086940}{HAL\_PWR\_PVDCallback}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00820}00820\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00821}00821\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00822}00822\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00823}00823\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00824}00824\ \ \ \ \ \textcolor{comment}{/*\ Check\ PWR\ EXTI\ D2\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00825}00825\ \ \ \ \ \textcolor{keywordflow}{if}\ (\_\_HAL\_PWR\_PVD\_EXTID2\_GET\_FLAG\ ()\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00826}00826\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00827}00827\ \ \ \ \ \ \ \textcolor{comment}{/*\ Clear\ PWR\ EXTI\ D2\ pending\ bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00828}00828\ \ \ \ \ \ \ \_\_HAL\_PWR\_PVD\_EXTID2\_CLEAR\_FLAG\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00829}00829\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00830}00830\ \ \ \ \ \ \ \textcolor{comment}{/*\ PWR\ PVD\ interrupt\ user\ callback\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00831}00831\ \ \ \ \ \ \ \mbox{\hyperlink{group___p_w_r___exported___functions___group2_gaa4843b3eb7989f5b95e1218af4086940}{HAL\_PWR\_PVDCallback}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00832}00832\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00833}00833\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00834}00834\ \textcolor{preprocessor}{\#else\ }\textcolor{comment}{/*\ Single\ core\ devices\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00835}00835\ \ \ \textcolor{comment}{/*\ PVD\ EXTI\ line\ interrupt\ detected\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00836}00836\ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group___p_w_r___exported___macro_ga5e66fa75359b51066e0731ac1e5ae438}{\_\_HAL\_PWR\_PVD\_EXTI\_GET\_FLAG}}\ ()\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00837}00837\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00838}00838\ \ \ \ \ \textcolor{comment}{/*\ Clear\ PWR\ EXTI\ pending\ bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00839}00839\ \ \ \ \ \mbox{\hyperlink{group___p_w_r___exported___macro_gac0fb2218bc050f5d8fdb1a3f28590352}{\_\_HAL\_PWR\_PVD\_EXTI\_CLEAR\_FLAG}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00840}00840\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00841}00841\ \ \ \ \ \textcolor{comment}{/*\ PWR\ PVD\ interrupt\ user\ callback\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00842}00842\ \ \ \ \ \mbox{\hyperlink{group___p_w_r___exported___functions___group2_gaa4843b3eb7989f5b95e1218af4086940}{HAL\_PWR\_PVDCallback}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00843}00843\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00844}00844\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (DUAL\_CORE)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00845}00845\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00846}00846\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00851}00851\ \_\_weak\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r___exported___functions___group2_gaa4843b3eb7989f5b95e1218af4086940}{HAL\_PWR\_PVDCallback}}\ (\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00852}00852\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00853}00853\ \ \ \textcolor{comment}{/*\ NOTE\ :\ This\ function\ should\ not\ be\ modified,\ when\ the\ callback\ is\ needed,}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00854}00854\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ the\ HAL\_PWR\_PVDCallback\ can\ be\ implemented\ in\ the\ user\ file}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00855}00855\ \textcolor{comment}{\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00856}00856\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00857}00857\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00866}00866\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HAL\_PWR\_MODULE\_ENABLED\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8c_source_l00875}00875\ \textcolor{comment}{/************************\ (C)\ COPYRIGHT\ STMicroelectronics\ *****END\ OF\ FILE****/}}

\end{DoxyCode}
