\chapter{Designs}
This appendix holds the VHDL description of all hardware designs relevant to the report.
\section{AND-gate}
\subsection{Combinatorial}
\lstinputlisting[style=vhdl, caption={Combinatorial AND-gate VHDL description downloaded from \cite{teahlab}}, label={appendix:andgate:combinatorial}]{./code/vhdl/andgate.vhd}\newpage
\subsection{Timed or sequential}
\lstinputlisting[style=vhdl, caption={Sequential AND-gate adapted from \ref{appendix:andgate:combinatorial}}, label={appendix:andgate:sequential}]{./code/vhdl/andgate_timed.vhd}\newpage
\section{Shift register}
\lstinputlisting[style=vhdl, caption={Shift register VHDL description downloaded from \cite{esd}}, label={appendix:shifter}]{./code/vhdl/shifter.vhd}\newpage
\section{Uart tx line}
\lstinputlisting[style=vhdl, caption={UART transmit line VHDL description available in the vunit repository}, label={appendix:shifter}]{./code/vhdl/uart_tx.vhd}\newpage
\section{SPI master}
\lstinputlisting[style=vhdl, caption={SPI master VHDL description downloaded from \cite{spi}}, label={appendix:shifter}]{./code/vhdl/spi_master.vhd}\newpage