{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79981,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79992,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000192128,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000110835,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 3.15145e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000110835,
	"finish__design__instance__count__class:buffer": 23,
	"finish__design__instance__area__class:buffer": 137.632,
	"finish__design__instance__count__class:clock_buffer": 6,
	"finish__design__instance__area__class:clock_buffer": 72.5696,
	"finish__design__instance__count__class:timing_repair_buffer": 52,
	"finish__design__instance__area__class:timing_repair_buffer": 230.221,
	"finish__design__instance__count__class:inverter": 15,
	"finish__design__instance__area__class:inverter": 63.8112,
	"finish__design__instance__count__class:clock_inverter": 2,
	"finish__design__instance__area__class:clock_inverter": 7.5072,
	"finish__design__instance__count__class:sequential_cell": 39,
	"finish__design__instance__area__class:sequential_cell": 999.709,
	"finish__design__instance__count__class:multi_input_combinational_cell": 235,
	"finish__design__instance__area__class:multi_input_combinational_cell": 1720.4,
	"finish__design__instance__count": 372,
	"finish__design__instance__area": 3231.85,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 2.41911,
	"finish__clock__skew__setup": 0.00635331,
	"finish__clock__skew__hold": 0.00635331,
	"finish__timing__drv__max_slew_limit": 0.672572,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.812457,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000419616,
	"finish__power__switching__total": 0.000116986,
	"finish__power__leakage__total": 1.34913e-09,
	"finish__power__total": 0.000536604,
	"finish__design__io": 53,
	"finish__design__die__area": 5317.33,
	"finish__design__core__area": 4785.84,
	"finish__design__instance__count": 439,
	"finish__design__instance__area": 3315.68,
	"finish__design__instance__count__stdcell": 439,
	"finish__design__instance__area__stdcell": 3315.68,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.69281,
	"finish__design__instance__utilization__stdcell": 0.69281,
	"finish__design__rows": 25,
	"finish__design__rows:unithd": 25,
	"finish__design__sites": 3825,
	"finish__design__sites:unithd": 3825,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}