
address decoding

FEDCBA98 76543210
00xxxxxx xxxxxxxx - selected memory bank mapped to $0000 - $3FFF
01xxxxxx xxxxxxxx - RAM $4000 - RAM $7FFF mapped to $4000 - $7FFF
10xxxxxx xxxxxxxx - RAM $8000 - RAM $BEFF mapped to $8000 - $BEFF
10111111 110xxxxx - Marta register
10111111 111xxRRR - Frida registers or external device
11xxxxxx xxxxxxxx - 16KB ROM - mapped to $C100 - $FFFF


Video modes

mode  memory resolution  buffers  colors  
0     6912   128*96      2        16 of 16 (each pixel) 
1     6912   256*192     2        16 of 16 (each group of 8*8 pixels displays 2 colors selected from 16 color palete) 
2     6912   128*192     2        16 of 16 (each group of 4*8 pixels displays 2 colors selected from 16 color and 2 global colors selected from 16, extra color 0,1) 
3     12288  256*192     1        4 of 16  (extra color 0-3)
4     12288  512*192     1        2 of 16  (extra color 0,1)

Colors:

 0-Black    00 00 00 (6bit RGB)
 1-Magenta  AA 00 AA
 2-Red      FF 00 00
 3-Blue     00 55 FF
 4-DkGray   55 55 55
 5-Green    00 AA 00
 6-Brown    AA 55 00
 7-LtBlue   55 AA FF
 8-LtGray   AA AA AA
 9-Orange   FF AA 00
10-LtGreen  55 FF 55
11-Pink     FF AA AA
12-Cyan     55 FF FF
13-Yellow   FF FF 00
14-Tan      FF FF AA
15-White    FF FF FF




memory map

BUILT-IN                   
                              
$FFFF +-------+             
      | ROM   |
$C000 +-------+ 
      | MAIN  |
$4000 +-------+ +-------+
      | BANK0 | | BANK1 |
$0000 +-------+ +-------+



Marta registers
port $BFC0 - register (mapped $BFC0 - $ BFDF)
write 0xxRRRRR -> select register RRRRR
write 1VVVVVVV -> write register

registers:
00     - 1xRRGGBB -> BORDERCOL (border color)
01     - 1TTTTTTT -> FIRQTIMER (every 1-127 line, 0-never)
02     - 1xxBPMMM -> MAP (B..RAM bank at $0000-$3FFF,  P..page used for video buffer i.e. bank 0/1, MMM..video mode)
04     - 1xxxCCCC -> XCOLOR0 
05     - 1xxxCCCC -> XCOLOR1
06     - 1xxxCCCC -> XCOLOR2
07     - 1xxxCCCC -> XCOLOR3
16..31 - 1xRRGGBB -> COLOR0..COLORF (pallette entries)

Pins:
0-6   Out: Red0,Red1,Green0,Green1,Blue0,Blue1,Sync (RGB video + sync)
7-8   Out: CAS,RAS (DRAM timing + DRAM refresh), delayed RAS is also used to switch address bus decoder (row/collumn)
9     Out: WE (DRAM read/write)
10-17 Out: RA0-RA7 (DRAM adressing)
18    Out: IRQ (IRQ signal when starting frame)
19    Out: FIRQ (FIRQ signal at the end of pixel area)
20-27 In:  D0-D7 (data in)
28-29 Out: Q,E (6809 clock), E is also used to switch address bus decoder (Marta/6809)
30    In:  RW (6809 read/write)
31    In:  Clock (17.734475 MHz main clock)
32    In:  A15
33    In:  A14
34    In:  /IO (octal NAND A13, A12, A11, A10, A9, A8, A7, A6)
35    In:  Marta/Frida select (A5)
36    Out: /ROMCS (can be overriden from external bus)
37    Out: /FRIDACS (can be overriden from external bus)
38,39 In:  Vss, Vcc (ground, 5V)

