<<<<<<< HEAD
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jordy/KU/Digitale-synthese/Digitale-synthese.srcs/sim_1/new/TB_EDGEDETECT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EDGEDETECT_tb'
=======
>>>>>>> master
