
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17720 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 283.652 ; gain = 73.684
---------------------------------------------------------------------------------
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/LEDaansturing.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/top.vhd:47]
INFO: [Synth 8-3491] module 'gameTicksClockDiv' declared at 'C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/gameTicksClockDiv.vhd:37' bound to instance 'ticks' of component 'gameTicksClockDiv' [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/top.vhd:158]
INFO: [Synth 8-638] synthesizing module 'gameTicksClockDiv' [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/gameTicksClockDiv.vhd:43]
WARNING: [Synth 8-614] signal 'q' is read in the process but is not in the sensitivity list [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/gameTicksClockDiv.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'gameTicksClockDiv' (1#1343) [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/gameTicksClockDiv.vhd:43]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.runs/synth_1/.Xil/Vivado-19132-LAPTOP-E82C7PBC/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'clocks' of component 'clk_wiz_0' [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/top.vhd:160]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.runs/synth_1/.Xil/Vivado-19132-LAPTOP-E82C7PBC/realtime/clk_wiz_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'DebouncerForControls' declared at 'C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/DebouncerForControls.vhd:36' bound to instance 'debC' of component 'DebouncerForControls' [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/top.vhd:162]
INFO: [Synth 8-638] synthesizing module 'DebouncerForControls' [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/DebouncerForControls.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'DebouncerForControls' (2#1343) [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/DebouncerForControls.vhd:43]
INFO: [Synth 8-3491] module 'DebouncerForControls' declared at 'C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/DebouncerForControls.vhd:36' bound to instance 'debR' of component 'DebouncerForControls' [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/top.vhd:164]
INFO: [Synth 8-3491] module 'DebouncerForControls' declared at 'C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/DebouncerForControls.vhd:36' bound to instance 'debL' of component 'DebouncerForControls' [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/top.vhd:166]
INFO: [Synth 8-3491] module 'vga_640x480' declared at 'C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/vga_640x480.vhd:35' bound to instance 'Vga_controller' of component 'vga_640x480' [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/top.vhd:168]
INFO: [Synth 8-638] synthesizing module 'vga_640x480' [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/vga_640x480.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'vga_640x480' (3#1343) [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/vga_640x480.vhd:45]
INFO: [Synth 8-3491] module 'vga_beeld' declared at 'C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/vga_beeld.vhd:36' bound to instance 'Vga_tekenaar' of component 'vga_beeld' [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/top.vhd:178]
INFO: [Synth 8-638] synthesizing module 'vga_beeld' [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/vga_beeld.vhd:59]
INFO: [Synth 8-226] default block is never used [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/vga_beeld.vhd:104]
WARNING: [Synth 8-614] signal 'ticks' is read in the process but is not in the sensitivity list [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/vga_beeld.vhd:96]
WARNING: [Synth 8-614] signal 'ticks' is read in the process but is not in the sensitivity list [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/vga_beeld.vhd:166]
WARNING: [Synth 8-614] signal 'ticks' is read in the process but is not in the sensitivity list [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/vga_beeld.vhd:204]
WARNING: [Synth 8-614] signal 'spriteon' is read in the process but is not in the sensitivity list [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/vga_beeld.vhd:461]
WARNING: [Synth 8-614] signal 'spriteon_bullet' is read in the process but is not in the sensitivity list [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/vga_beeld.vhd:461]
WARNING: [Synth 8-614] signal 'spriteon_alien' is read in the process but is not in the sensitivity list [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/vga_beeld.vhd:461]
INFO: [Synth 8-256] done synthesizing module 'vga_beeld' (4#1343) [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/vga_beeld.vhd:59]
INFO: [Synth 8-3491] module 'LEDaansturing' declared at 'C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/LEDaansturing.vhd:34' bound to instance 'LEDS' of component 'LEDaansturing' [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/top.vhd:200]
INFO: [Synth 8-638] synthesizing module 'LEDaansturing' [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/LEDaansturing.vhd:41]
INFO: [Synth 8-4471] merging register 'scoreuit_reg[15:0]' into 'leduit_reg[15:0]' [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/LEDaansturing.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'LEDaansturing' (5#1343) [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/LEDaansturing.vhd:41]
INFO: [Synth 8-3491] module 'blk_mem_gen_1' declared at 'C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.runs/synth_1/.Xil/Vivado-19132-LAPTOP-E82C7PBC/realtime/blk_mem_gen_1_stub.vhdl:5' bound to instance 'tank_sprite_Memory' of component 'blk_mem_gen_1' [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/top.vhd:207]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_1' [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.runs/synth_1/.Xil/Vivado-19132-LAPTOP-E82C7PBC/realtime/blk_mem_gen_1_stub.vhdl:14]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.runs/synth_1/.Xil/Vivado-19132-LAPTOP-E82C7PBC/realtime/blk_mem_gen_0_stub.vhdl:5' bound to instance 'bullet_sprite_Memory' of component 'blk_mem_gen_0' [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/top.vhd:213]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.runs/synth_1/.Xil/Vivado-19132-LAPTOP-E82C7PBC/realtime/blk_mem_gen_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'blk_mem_gen_2' declared at 'C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.runs/synth_1/.Xil/Vivado-19132-LAPTOP-E82C7PBC/realtime/blk_mem_gen_2_stub.vhdl:5' bound to instance 'alien_sprite_Memory' of component 'blk_mem_gen_2' [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/top.vhd:218]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_2' [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.runs/synth_1/.Xil/Vivado-19132-LAPTOP-E82C7PBC/realtime/blk_mem_gen_2_stub.vhdl:14]
WARNING: [Synth 8-3848] Net clr in module/entity Top does not have driver. [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/top.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'Top' (6#1343) [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/top.vhd:47]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 320.059 ; gain = 110.090
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ticks:clr to constant 0 [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/top.vhd:158]
WARNING: [Synth 8-3295] tying undriven pin Vga_controller:clr to constant 0 [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/top.vhd:168]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 320.059 ; gain = 110.090
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_gen_0' instantiated as 'bullet_sprite_Memory' [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/top.vhd:213]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_gen_1' instantiated as 'tank_sprite_Memory' [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/top.vhd:207]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_gen_2' instantiated as 'alien_sprite_Memory' [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/top.vhd:218]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'clocks' [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/top.vhd:160]
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.runs/synth_1/.Xil/Vivado-19132-LAPTOP-E82C7PBC/dcp/blk_mem_gen_0_in_context.xdc] for cell 'bullet_sprite_Memory'
Finished Parsing XDC File [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.runs/synth_1/.Xil/Vivado-19132-LAPTOP-E82C7PBC/dcp/blk_mem_gen_0_in_context.xdc] for cell 'bullet_sprite_Memory'
Parsing XDC File [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.runs/synth_1/.Xil/Vivado-19132-LAPTOP-E82C7PBC/dcp_2/blk_mem_gen_1_in_context.xdc] for cell 'tank_sprite_Memory'
Finished Parsing XDC File [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.runs/synth_1/.Xil/Vivado-19132-LAPTOP-E82C7PBC/dcp_2/blk_mem_gen_1_in_context.xdc] for cell 'tank_sprite_Memory'
Parsing XDC File [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.runs/synth_1/.Xil/Vivado-19132-LAPTOP-E82C7PBC/dcp_3/blk_mem_gen_2_in_context.xdc] for cell 'alien_sprite_Memory'
Finished Parsing XDC File [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.runs/synth_1/.Xil/Vivado-19132-LAPTOP-E82C7PBC/dcp_3/blk_mem_gen_2_in_context.xdc] for cell 'alien_sprite_Memory'
Parsing XDC File [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.runs/synth_1/.Xil/Vivado-19132-LAPTOP-E82C7PBC/dcp_4/clk_wiz_0_in_context.xdc] for cell 'clocks'
Finished Parsing XDC File [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.runs/synth_1/.Xil/Vivado-19132-LAPTOP-E82C7PBC/dcp_4/clk_wiz_0_in_context.xdc] for cell 'clocks'
Parsing XDC File [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/constrs_1/imports/Digitale Elektronica/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/constrs_1/imports/Digitale Elektronica/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/constrs_1/imports/Digitale Elektronica/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 621.859 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'alien_sprite_Memory' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'bullet_sprite_Memory' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'tank_sprite_Memory' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 621.859 ; gain = 411.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 621.859 ; gain = 411.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.runs/synth_1/.Xil/Vivado-19132-LAPTOP-E82C7PBC/dcp_4/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.runs/synth_1/.Xil/Vivado-19132-LAPTOP-E82C7PBC/dcp_4/clk_wiz_0_in_context.xdc, line 5).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 621.859 ; gain = 411.891
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "gameTicks" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/vga_beeld.vhd:104]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/vga_beeld.vhd:94]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/vga_beeld.vhd:93]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/vga_beeld.vhd:93]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/vga_beeld.vhd:94]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/vga_beeld.vhd:92]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/vga_beeld.vhd:94]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/vga_beeld.vhd:93]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/vga_beeld.vhd:93]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/vga_beeld.vhd:94]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/vga_beeld.vhd:92]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/vga_beeld.vhd:94]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/vga_beeld.vhd:93]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/vga_beeld.vhd:93]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/vga_beeld.vhd:94]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.srcs/sources_1/new/vga_beeld.vhd:92]
INFO: [Synth 8-5545] ROM "speed4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "gearshift_h" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "gearshift_h2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "gearshift_v" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "gearshift_v2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "godown" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "godown2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "R" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 621.859 ; gain = 411.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
	   3 Input     12 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 16    
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 7     
	   3 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	  25 Input     11 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 13    
	  25 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module gameTicksClockDiv 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DebouncerForControls 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module vga_640x480 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module vga_beeld 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
	   3 Input     12 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 16    
	   3 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 7     
	   3 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 5     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	  25 Input     11 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
	  25 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
Module LEDaansturing 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "gearshift_v2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "gearshift_v" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "gearshift_h2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "godown2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "godown" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gearshift_h" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "speed4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "ticks/gameTicks" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Vga_tekenaar/up_down_bullet0_inferred/\up_down_bullet_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Vga_tekenaar/up_down_bullet0_inferred/\up_down_bullet_reg[1] )
INFO: [Synth 8-3886] merging instance 'Vga_tekenaar/blue_reg[0]' (FD) to 'Vga_tekenaar/blue_reg[1]'
INFO: [Synth 8-3886] merging instance 'Vga_tekenaar/blue_reg[1]' (FD) to 'Vga_tekenaar/blue_reg[2]'
INFO: [Synth 8-3886] merging instance 'Vga_tekenaar/blue_reg[2]' (FD) to 'Vga_tekenaar/blue_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Vga_tekenaar/\green_reg[0] )
INFO: [Synth 8-3886] merging instance 'Vga_tekenaar/green_reg[1]' (FD) to 'Vga_tekenaar/green_reg[2]'
INFO: [Synth 8-3886] merging instance 'Vga_tekenaar/green_reg[2]' (FD) to 'Vga_tekenaar/green_reg[3]'
INFO: [Synth 8-3886] merging instance 'Vga_tekenaar/red_reg[0]' (FD) to 'Vga_tekenaar/red_reg[1]'
INFO: [Synth 8-3886] merging instance 'Vga_tekenaar/red_reg[1]' (FD) to 'Vga_tekenaar/red_reg[2]'
INFO: [Synth 8-3886] merging instance 'Vga_tekenaar/red_reg[2]' (FD) to 'Vga_tekenaar/red_reg[3]'
WARNING: [Synth 8-3332] Sequential element (up_down_bullet_reg[1]) is unused and will be removed from module vga_beeld.
WARNING: [Synth 8-3332] Sequential element (up_down_bullet_reg[0]) is unused and will be removed from module vga_beeld.
WARNING: [Synth 8-3332] Sequential element (green_reg[0]) is unused and will be removed from module vga_beeld.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 621.859 ; gain = 411.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clocks/MHz25' to pin 'clocks/bbstub_MHz25/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clocks/MHz6' to pin 'clocks/bbstub_MHz6/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 650.492 ; gain = 440.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:08 . Memory (MB): peak = 770.609 ; gain = 560.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:02 ; elapsed = 00:01:09 . Memory (MB): peak = 770.609 ; gain = 560.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:02 ; elapsed = 00:01:10 . Memory (MB): peak = 770.609 ; gain = 560.641
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:02 ; elapsed = 00:01:10 . Memory (MB): peak = 770.609 ; gain = 560.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:03 ; elapsed = 00:01:10 . Memory (MB): peak = 770.609 ; gain = 560.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:03 ; elapsed = 00:01:10 . Memory (MB): peak = 770.609 ; gain = 560.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:03 ; elapsed = 00:01:10 . Memory (MB): peak = 770.609 ; gain = 560.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:03 ; elapsed = 00:01:10 . Memory (MB): peak = 770.609 ; gain = 560.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |blk_mem_gen_1 |         1|
|3     |blk_mem_gen_0 |         1|
|4     |blk_mem_gen_2 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_gen_0_bbox |     1|
|2     |blk_mem_gen_1_bbox |     1|
|3     |blk_mem_gen_2_bbox |     1|
|4     |clk_wiz_0_bbox     |     1|
|5     |BUFG               |     1|
|6     |CARRY4             |   291|
|7     |LUT1               |   225|
|8     |LUT2               |   239|
|9     |LUT3               |   358|
|10    |LUT4               |   340|
|11    |LUT5               |   269|
|12    |LUT6               |   804|
|13    |MUXF7              |    42|
|14    |MUXF8              |    12|
|15    |FDRE               |   233|
|16    |FDSE               |     9|
|17    |IBUF               |     3|
|18    |OBUF               |    30|
+------+-------------------+------+

Report Instance Areas: 
+------+-----------------+-----------------------+------+
|      |Instance         |Module                 |Cells |
+------+-----------------+-----------------------+------+
|1     |top              |                       |  3123|
|2     |  LEDS           |LEDaansturing          |    31|
|3     |  Vga_controller |vga_640x480            |   115|
|4     |  Vga_tekenaar   |vga_beeld              |  1796|
|5     |  debC           |DebouncerForControls   |     4|
|6     |  debL           |DebouncerForControls_0 |   375|
|7     |  debR           |DebouncerForControls_1 |     4|
|8     |  ticks          |gameTicksClockDiv      |   129|
+------+-----------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:03 ; elapsed = 00:01:10 . Memory (MB): peak = 770.609 ; gain = 560.641
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 770.609 ; gain = 254.285
Synthesis Optimization Complete : Time (s): cpu = 00:01:03 ; elapsed = 00:01:11 . Memory (MB): peak = 770.609 ; gain = 560.641
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 294 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
95 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 770.609 ; gain = 560.641
INFO: [Common 17-1381] The checkpoint 'C:/Users/larsl/Documents/E-ICT/digitale2/space_invaders_V4/space_invaders_V4.runs/synth_1/top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 770.609 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec 30 18:26:31 2016...
