
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.10-p004_1, built Tue May 18 11:58:29 PDT 2021
Options:	
Date:		Fri Jan 31 18:22:54 2025
Host:		vlsicadclient05 (x86_64 w/Linux 3.10.0-1160.95.1.el7.x86_64) (6cores*12cpus*Intel(R) Core(TM) i7-8700 CPU @ 3.20GHz 12288KB)
OS:		Red Hat Enterprise Linux Workstation release 7.9 (Maipo)

License:
		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
[INFO] Loading PVS 21.12 fill procedures
<CMD> win
**WARN: (IMPOAX-793):	Problem in processing library definition file /home/vlsiuser/cds.lib - Unable to open library umc110ae at path /home/vlsiuser/umc110ae: Invalid Lib Path..
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set dbgDualViewAwareXTree 1
<CMD> set dcgHonorSignalNetNDR 1
<CMD> set defHierChar /
Set Default Input Pin Transition as 0.1 ps.
<CMD> set delaycal_input_transition_delay 0.1ps
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set enable_ilm_dual_view_gui_and_attribute 1
<CMD> set enc_enable_print_mode_command_reset_options 1
<CMD> set floorplan_default_site CoreSite
<CMD> set fpIsMaxIoHeight 0
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file {../lef/gsclib045_tech.lef ../lef/gsclib045_macro.lef}
<CMD> set init_mmmc_file ../../../../counter1.view
<CMD> set init_original_verilog_files ../synthesis/reports/hdl_synthesis.v
<CMD> set init_pwr_net VDD
<CMD> set init_verilog ../synthesis/reports/hdl_synthesis.v
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_total_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} show_label_every {!!int 10} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} show_label_every {!!int 10} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} title {!!str {Worst Setup Paths}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str path_depth} type {!!str section} title {!!str {Path Depth Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str path_depth_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.path_depth.min} title {!!str min} group {!!str {Path Depth}}}} {!!map {metric {!!str timing.setup.path_depth.max} title {!!str max} group {!!str {Path Depth}}}} {!!map {metric {!!str timing.setup.path_depth.mean} title {!!str mean} group {!!str {Path Depth}}}} {!!map {metric {!!str timing.setup.path_depth.std_dev} title {!!str std_dev} group {!!str {Path Depth}}}} {!!map {metric {!!str timing.setup.cell_depth.min} title {!!str min} group {!!str {Cell Depth}}}} {!!map {metric {!!str timing.setup.cell_depth.max} title {!!str max} group {!!str {Cell Depth}}}} {!!map {metric {!!str timing.setup.cell_depth.mean} title {!!str mean} group {!!str {Cell Depth}}}} {!!map {metric {!!str timing.setup.cell_depth.std_dev} title {!!str std_dev} group {!!str {Cell Depth}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}} {!!map {id {!!str path_depth_histogram} type {!!str histogram} title {!!str {Path Depth}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.path_depth.histogram}}}}} show_label_every {!!int 5}}} {!!map {id {!!str cell_depth_histogram} type {!!str histogram} title {!!str {Cell Depth}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.cell_depth.histogram}}}}} show_label_every {!!int 5}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} show_label_every {!!int 10} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} show_label_every {!!int 10} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} title {!!str {Worst Hold Paths}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} auto_hide {!!true 1} hierarchical_separator {!!str /} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution} graph_type {!!str histogram}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} auto_hide {!!true 1} hierarchical_separator {!!str /} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} auto_hide {!!true 1} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} auto_hide {!!true 1} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}} link_file_metric {!!str rail.worstivreport.name:%.type:%}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} auto_hide {!!true 1} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> set pegEnableDualViewForTQuantus 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set spgUnflattenIlmInCheckPlace 2
<CMD> set init_verilog_tolerate_port_mismatch 0
<CMD> set load_netlist_ignore_undefined_cell 1
<CMD> init_design
#% Begin Load MMMC data ... (date=01/31 18:23:30, mem=708.4M)
#% End Load MMMC data ... (date=01/31 18:23:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=708.6M, current mem=708.6M)
rccorners

Loading LEF file ../lef/gsclib045_tech.lef ...

Loading LEF file ../lef/gsclib045_macro.lef ...
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Fri Jan 31 18:23:30 2025
viaInitial ends at Fri Jan 31 18:23:30 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from ../../../../counter1.view
Reading max_timing timing library '/home/vlsiuser/Desktop/team_friday_week2/Cadence_design_database_45nm/Cadence_design_database_45nm/lib/slow_vdd1v0_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/vlsiuser/Desktop/team_friday_week2/Cadence_design_database_45nm/Cadence_design_database_45nm/lib/slow_vdd1v0_basicCells.lib)
Read 480 cells in library 'slow_vdd1v0' 
Reading min_timing timing library '/home/vlsiuser/Desktop/team_friday_week2/Cadence_design_database_45nm/Cadence_design_database_45nm/lib/fast_vdd1v0_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/vlsiuser/Desktop/team_friday_week2/Cadence_design_database_45nm/Cadence_design_database_45nm/lib/fast_vdd1v0_basicCells.lib)
Read 480 cells in library 'fast_vdd1v0' 
*** End library_loading (cpu=0.01min, real=0.02min, mem=15.9M, fe_cpu=0.33min, fe_real=0.62min, fe_mem=836.7M) ***
#% Begin Load netlist data ... (date=01/31 18:23:31, mem=726.6M)
*** Begin netlist parsing (mem=836.7M) ***
Created 480 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../synthesis/reports/hdl_synthesis.v'

*** Memory Usage v#1 (Current mem = 836.664M, initial mem = 316.848M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=836.7M) ***
#% End Load netlist data ... (date=01/31 18:23:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=736.3M, current mem=736.3M)
Top level cell is t1c_riscv_cpu.
Hooked 960 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell t1c_riscv_cpu ...
*** Netlist is unique.
** info: there are 1055 modules.
** info: there are 4409 stdCell insts.

*** Memory Usage v#1 (Current mem = 894.090M, initial mem = 316.848M) ***
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Capacitance Table File ../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl ...
Cap table was created using Encounter 10.10-b056_1.
Process name: cln28hpl_1p10m+alrdl_5x2yu2yz_typical.
Set Shrink Factor to 0.90000
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: wc
    RC-Corner Name        : rccorners
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '../QRC_Tech/gpdk045.tch'
 
 Analysis View: bc
    RC-Corner Name        : rccorners
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '../QRC_Tech/gpdk045.tch'
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
*Info: initialize multi-corner CTS.
Reading timing constraints file 'counter_sdc.sdc' ...
Current (total cpu=0:00:20.5, real=0:00:38.0, peak res=1024.4M, current mem=1024.4M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File counter_sdc.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File counter_sdc.sdc, Line 10).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'counter' (File counter_sdc.sdc, Line 13).

**ERROR: (TCLCMD-917):	Cannot find 'designs' that match 'counter' (File counter_sdc.sdc, Line 13).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'rst' (File counter_sdc.sdc, Line 18).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'rst' (File counter_sdc.sdc, Line 18).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File counter_sdc.sdc, Line 18).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File counter_sdc.sdc, Line 18).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'count[7]' (File counter_sdc.sdc, Line 19).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'count[7]' (File counter_sdc.sdc, Line 19).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File counter_sdc.sdc, Line 19).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File counter_sdc.sdc, Line 19).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'count[6]' (File counter_sdc.sdc, Line 20).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'count[6]' (File counter_sdc.sdc, Line 20).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File counter_sdc.sdc, Line 20).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File counter_sdc.sdc, Line 20).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'count[5]' (File counter_sdc.sdc, Line 21).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'count[5]' (File counter_sdc.sdc, Line 21).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File counter_sdc.sdc, Line 21).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File counter_sdc.sdc, Line 21).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'count[4]' (File counter_sdc.sdc, Line 22).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'count[4]' (File counter_sdc.sdc, Line 22).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File counter_sdc.sdc, Line 22).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File counter_sdc.sdc, Line 22).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'count[3]' (File counter_sdc.sdc, Line 23).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'count[3]' (File counter_sdc.sdc, Line 23).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File counter_sdc.sdc, Line 23).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File counter_sdc.sdc, Line 23).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'count[2]' (File counter_sdc.sdc, Line 24).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'count[2]' (File counter_sdc.sdc, Line 24).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File counter_sdc.sdc, Line 24).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File counter_sdc.sdc, Line 24).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'count[1]' (File counter_sdc.sdc, Line 25).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'count[1]' (File counter_sdc.sdc, Line 25).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File counter_sdc.sdc, Line 25).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File counter_sdc.sdc, Line 25).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'count[0]' (File counter_sdc.sdc, Line 26).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'count[0]' (File counter_sdc.sdc, Line 26).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File counter_sdc.sdc, Line 26).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File counter_sdc.sdc, Line 26).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'rst' (File counter_sdc.sdc, Line 27).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'rst' (File counter_sdc.sdc, Line 27).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match '' (File counter_sdc.sdc, Line 27).

Message <TCLCMD-513> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit. (File counter_sdc.sdc, Line 28).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'SE' (File counter_sdc.sdc, Line 28).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match '' (File counter_sdc.sdc, Line 28).

INFO (CTE): Reading of timing constraints file counter_sdc.sdc completed, with 22 Warnings and 23 Errors.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1044.0M, current mem=1044.0M)
Current (total cpu=0:00:20.5, real=0:00:38.0, peak res=1044.0M, current mem=1044.0M)
Total number of combinational cells: 318
Total number of sequential cells: 152
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
WARNING   TCLCMD-513          21  The software could not find a matching o...
ERROR     TCLCMD-917          14  Cannot find '%s' that match '%s'         
WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
ERROR     TCLNL-312            9  %s: Invalid list of pins: '%s'           
WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
*** Message Summary: 29 warning(s), 23 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 1 0.699992 10.0 10.0 10.0 10.0
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 0.998688915375 0.699533 10.0 10.07 10.0 10.07
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.75 bottom 0.75 left 0.75 right 0.75} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1352.1M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal10|        4       |       NA       |
|  Via10 |        8       |        0       |
| Metal11|        4       |       NA       |
+--------+----------------+----------------+
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.75 bottom 0.75 left 0.75 right 0.75} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1352.1M)
Ring generation is complete.
<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VDD -type tiehi -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VSS -type tielo -instanceBasename * -hierarchicalInstance {}
<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VDD -type tiehi -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VSS -type tielo -instanceBasename * -hierarchicalInstance {}
<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VDD -type tiehi -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VSS -type tielo -instanceBasename * -hierarchicalInstance {}
<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VDD -type tiehi -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VSS -type tielo -instanceBasename * -hierarchicalInstance {}
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
*** Begin SPECIAL ROUTE on Fri Jan 31 18:33:06 2025 ***
SPECIAL ROUTE ran on directory: /home/vlsiuser/Desktop/team_friday_week2/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design
SPECIAL ROUTE ran on machine: vlsicadclient05 (Linux 3.10.0-1160.95.1.el7.x86_64 x86_64 900Mhz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 11
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 11
srouteTopTargetLayerLimit set to 11
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2654.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 24 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 574 macros, 37 used
Read in 37 components
  37 core components: 37 unplaced, 0 placed, 0 fixed
Read in 228 logical pins
Read in 196 nets
Read in 2 special nets, 2 routed
Read in 74 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 196
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 98
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2690.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 294 wires.
ViaGen created 1764 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |       294      |       NA       |
|  Via1  |       196      |        0       |
|  Via2  |       196      |        0       |
|  Via3  |       196      |        0       |
|  Via4  |       196      |        0       |
|  Via5  |       196      |        0       |
|  Via6  |       196      |        0       |
|  Via7  |       196      |        0       |
|  Via8  |       196      |        0       |
|  Via9  |       196      |        0       |
+--------+----------------+----------------+
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
*** Begin SPECIAL ROUTE on Fri Jan 31 18:33:07 2025 ***
SPECIAL ROUTE ran on directory: /home/vlsiuser/Desktop/team_friday_week2/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design
SPECIAL ROUTE ran on machine: vlsicadclient05 (Linux 3.10.0-1160.95.1.el7.x86_64 x86_64 900Mhz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 11
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 11
srouteTopTargetLayerLimit set to 11
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2690.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 24 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 574 macros, 37 used
Read in 37 components
  37 core components: 37 unplaced, 0 placed, 0 fixed
Read in 228 logical pins
Read in 196 nets
Read in 2 special nets, 2 routed
Read in 74 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2693.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...
sroute created 0 wire.
ViaGen created 0 via, deleted 0 via to avoid violation.
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal10 -direction vertical -width 3 -spacing 0.75 -number_of_sets 2 -start_from left -start_offset 1 -stop_offset 1 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1402.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1402.0M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1402.0M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1402.0M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1402.0M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 4 wires.
ViaGen created 1772 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via1  |       196      |        0       |
|  Via2  |       196      |        0       |
|  Via3  |       196      |        0       |
|  Via4  |       196      |        0       |
|  Via5  |       196      |        0       |
|  Via6  |       196      |        0       |
|  Via7  |       196      |        0       |
|  Via8  |       196      |        0       |
|  Via9  |       196      |        0       |
| Metal10|        4       |       NA       |
|  Via10 |        8       |        0       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal10 -direction vertical -width 3 -spacing 0.75 -number_of_sets 2 -start_from left -start_offset 1 -stop_offset 1 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1402.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1402.0M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1402.0M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1402.0M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1402.0M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-170):	The power planner failed to create a wire at (12.500000, 5.270000) (12.500000, 180.740005) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (173.350006, 5.270000) (173.350006, 180.740005) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (16.250000, 1.520000) (16.250000, 184.490005) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (177.100006, 1.520000) (177.100006, 184.490005) because same wire already exists.
Stripe generation is complete.
<CMD> saveDesign 6_35save.enc
#% Begin save design ... (date=01/31 18:36:12, mem=1202.6M)
% Begin Save ccopt configuration ... (date=01/31 18:36:12, mem=1202.6M)
% End Save ccopt configuration ... (date=01/31 18:36:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1203.5M, current mem=1203.5M)
% Begin Save netlist data ... (date=01/31 18:36:12, mem=1203.6M)
Writing Binary DB to 6_35save.enc.dat/t1c_riscv_cpu.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/31 18:36:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1203.6M, current mem=1203.6M)
Saving symbol-table file ...
Saving congestion map file 6_35save.enc.dat/t1c_riscv_cpu.route.congmap.gz ...
% Begin Save AAE data ... (date=01/31 18:36:12, mem=1203.8M)
Saving AAE Data ...
% End Save AAE data ... (date=01/31 18:36:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1203.8M, current mem=1203.8M)
Saving preference file 6_35save.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/31 18:36:12, mem=1205.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=01/31 18:36:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1205.8M, current mem=1205.8M)
Saving PG file 6_35save.enc.dat/t1c_riscv_cpu.pg.gz, version#2, (Created by Innovus v21.10-p004_1 on Fri Jan 31 18:36:12 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1386.5M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=01/31 18:36:12, mem=1206.0M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=01/31 18:36:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1206.0M, current mem=1206.0M)
% Begin Save routing data ... (date=01/31 18:36:12, mem=1206.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1386.5M) ***
% End Save routing data ... (date=01/31 18:36:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1206.1M, current mem=1206.1M)
Saving property file 6_35save.enc.dat/t1c_riscv_cpu.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1389.5M) ***
% Begin Save power constraints data ... (date=01/31 18:36:12, mem=1206.7M)
% End Save power constraints data ... (date=01/31 18:36:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1206.8M, current mem=1206.8M)
rccorners
rccorners
rccorners
Generated self-contained design 6_35save.enc.dat
#% End save design ... (date=01/31 18:36:13, total cpu=0:00:00.3, real=0:00:01.0, peak res=1237.6M, current mem=1207.9M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFSpecialRouteSpec
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X4 DLY4X1 DLY3X4 DLY3X1 DLY2X4 DLY2X1 DLY1X4 DLY1X1 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 INVXL INVX8 INVX6 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -maxRouteLayer 6 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X4 DLY4X1 DLY3X4 DLY3X1 DLY2X4 DLY2X1 DLY1X4 DLY1X1 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 INVXL INVX8 INVX6 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
<CMD> setPlaceMode -fp false
<CMD> place_design
**WARN: (IMPSP-9525):	setPlaceMode -maxRouteLayer will overwrite setTrialRouteMode -maxRouteLayer inside placeDesign.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 66 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.2) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.15386 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=1479.6 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1479.6)
Total number of fetched objects 4410
End delay calculation. (MEM=1538.81 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1521.27 CPU=0:00:00.4 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#2 (mem=1511.8M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.9 mem=1519.8M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.0 mem=1519.8M) ***
No user-set net weight.
Net fanout histogram:
2		: 1520 (34.5%) nets
3		: 2072 (47.0%) nets
4     -	14	: 789 (17.9%) nets
15    -	39	: 15 (0.3%) nets
40    -	79	: 5 (0.1%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 8 (0.2%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 1 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=4343 (0 fixed + 4343 movable) #buf cell=0 #inv cell=117 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=4410 #term=20014 #term/net=4.54, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=226
stdCell: 4343 single + 0 double + 0 multi
Total standard cell length = 11.3552 (mm), area = 0.0194 (mm^2)
Estimated cell power/ground rail width = 0.160 um
Average module density = 0.732.
Density for the design = 0.732.
       = stdcell_area 56776 sites (19417 um^2) / alloc_area 77616 sites (26545 um^2).
Pin Density = 0.2433.
            = total # of pins 20014 / total area 82256.
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 7.269e-09 (2.69e-09 4.58e-09)
              Est.  stn bbox = 7.558e-09 (2.82e-09 4.74e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1582.0M
Iteration  2: Total net bbox = 7.269e-09 (2.69e-09 4.58e-09)
              Est.  stn bbox = 7.558e-09 (2.82e-09 4.74e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1582.0M
Iteration  3: Total net bbox = 2.280e+02 (6.90e+01 1.59e+02)
              Est.  stn bbox = 3.242e+02 (9.58e+01 2.28e+02)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1591.8M
Active setup views:
    wc
Iteration  4: Total net bbox = 4.528e+04 (2.06e+04 2.47e+04)
              Est.  stn bbox = 5.579e+04 (2.56e+04 3.02e+04)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 1591.8M
Iteration  5: Total net bbox = 4.745e+04 (2.15e+04 2.59e+04)
              Est.  stn bbox = 6.069e+04 (2.79e+04 3.28e+04)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 1591.8M
Iteration  6: Total net bbox = 5.647e+04 (2.67e+04 2.98e+04)
              Est.  stn bbox = 7.210e+04 (3.44e+04 3.77e+04)
              cpu = 0:00:02.2 real = 0:00:02.0 mem = 1595.1M
Iteration  7: Total net bbox = 6.734e+04 (3.42e+04 3.31e+04)
              Est.  stn bbox = 8.360e+04 (4.20e+04 4.16e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1601.5M
Iteration  8: Total net bbox = 6.734e+04 (3.42e+04 3.31e+04)
              Est.  stn bbox = 8.360e+04 (4.20e+04 4.16e+04)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 1601.5M
Iteration  9: Total net bbox = 6.876e+04 (3.23e+04 3.64e+04)
              Est.  stn bbox = 8.579e+04 (4.06e+04 4.52e+04)
              cpu = 0:00:01.9 real = 0:00:02.0 mem = 1595.5M
Iteration 10: Total net bbox = 6.741e+04 (3.14e+04 3.60e+04)
              Est.  stn bbox = 8.430e+04 (3.96e+04 4.47e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 1597.5M
Iteration 11: Total net bbox = 7.348e+04 (3.70e+04 3.65e+04)
              Est.  stn bbox = 9.067e+04 (4.52e+04 4.55e+04)
              cpu = 0:00:05.1 real = 0:00:05.0 mem = 1597.5M
Iteration 12: Total net bbox = 7.348e+04 (3.70e+04 3.65e+04)
              Est.  stn bbox = 9.067e+04 (4.52e+04 4.55e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1597.5M
Iteration 13: Total net bbox = 7.348e+04 (3.70e+04 3.65e+04)
              Est.  stn bbox = 9.067e+04 (4.52e+04 4.55e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1597.5M
*** cost = 7.348e+04 (3.70e+04 3.65e+04) (cpu for global=0:00:10.0) real=0:00:11.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/3
Solver runtime cpu: 0:00:08.6 real: 0:00:08.5
Core Placement runtime cpu: 0:00:08.9 real: 0:00:10.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:04:23 mem=1605.5M) ***
Total net bbox length = 7.365e+04 (3.711e+04 3.654e+04) (ext = 3.935e+03)
Move report: Detail placement moves 4343 insts, mean move: 0.87 um, max move: 16.62 um 
	Max move on inst (g101875): (108.68, 150.28) --> (123.60, 148.58)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1605.5MB
Summary Report:
Instances move: 4343 (out of 4343 movable)
Instances flipped: 0
Mean displacement: 0.87 um
Max displacement: 16.62 um (Instance: g101875) (108.683, 150.281) -> (123.6, 148.58)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NAND2X1
Total net bbox length = 7.359e+04 (3.714e+04 3.645e+04) (ext = 3.918e+03)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1605.5MB
*** Finished refinePlace (0:04:24 mem=1605.5M) ***
*** End of Placement (cpu=0:00:11.9, real=0:00:12.0, mem=1598.5M) ***
default core: bins with density > 0.750 = 36.00 % ( 36 / 100 )
Density distribution unevenness ratio = 5.401%
*** Free Virtual Timing Model ...(mem=1598.5M)
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.15386 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1589.01)
Total number of fetched objects 4410
End delay calculation. (MEM=1624.21 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1624.21 CPU=0:00:00.4 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 3920 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3920
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 4410 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 4410
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4410 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.570015e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.08 seconds, mem = 1622.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  19788 
[NR-eGR]  Metal2   (2V)         38746  31277 
[NR-eGR]  Metal3   (3H)         45732   1552 
[NR-eGR]  Metal4   (4V)         12759    302 
[NR-eGR]  Metal5   (5H)          4236     40 
[NR-eGR]  Metal6   (6V)           284     19 
[NR-eGR]  Metal7   (7H)             0     10 
[NR-eGR]  Metal8   (8V)             0      8 
[NR-eGR]  Metal9   (9H)             0      2 
[NR-eGR]  Metal10  (10V)            0      2 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       101756  53000 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 73462um
[NR-eGR] Total length: 101756um, number of vias: 53000
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7054um, number of vias: 6103
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.09 seconds, mem = 1562.7M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:15, real = 0: 0:15, mem = 1562.7M **
Tdgp not successfully inited but do clear! skip clearing
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPSP-9526):	Restoring setTrialRouteMode -maxRouteLayer after placeDesign. Use 'setTrialRouteMode -maxRoutingLayer N' to set maximum routing layer.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9525           1  setPlaceMode -maxRouteLayer will overwri...
WARNING   IMPSP-9526           1  Restoring setTrialRouteMode -maxRouteLay...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
*** Message Summary: 8 warning(s), 0 error(s)

<CMD> zoomBox -39.90100 65.82400 220.00900 191.48100
<CMD> zoomBox 18.74200 122.97350 154.41700 188.56750
<CMD> zoomBox 49.35400 152.80550 120.17800 187.04650
<CMD> zoomBox 58.63050 161.84600 109.80150 186.58550
<CMD> zoomBox 62.25300 165.37700 105.74900 186.40550
<CMD> zoomBox 65.33300 168.37800 102.30450 186.25250
<CMD> zoomBox 70.17500 173.09750 96.88750 186.01200
<CMD> zoomBox 72.06600 174.94050 94.77200 185.91800
<CMD> zoomBox 70.18600 173.09950 96.89950 186.01450
<CMD> zoomBox 68.36550 172.50400 99.79400 187.69850
<CMD> zoomBox 63.76700 171.25250 107.26700 192.28300
<CMD> zoomBox 76.72500 177.01300 103.43950 189.92850
<CMD> zoomBox 69.64750 172.82950 106.62350 190.70600
<CMD> zoomBox 65.14650 170.16900 108.64800 191.20050
<CMD> zoomBox 59.85150 167.03900 111.03000 191.78200
<CMD> zoomBox 46.30500 159.02500 117.14100 193.27150
<CMD> zoomBox 27.57300 147.93250 125.61550 195.33250
<CMD> zoomBox 15.66000 140.87850 131.00500 196.64350
<CMD> zoomBox 1.64550 132.58000 137.34550 198.18600
<CMD> zoomBox -14.84250 122.81700 144.80450 200.00050
<CMD> zoomBox -31.79300 82.70400 228.16700 208.38500
<CMD> zoomBox -39.54450 64.35950 266.29050 212.21950
<CMD> zoomBox -47.75550 42.35550 312.05050 216.30850
<CMD> zoomBox -170.24550 -0.77350 327.75600 239.99200
<CMD> zoomBox -248.14000 -27.98900 337.74400 255.26450
<CMD> zoomBox -330.70400 -30.47600 358.57150 302.76350
<CMD> zoomBox -260.01500 -26.87050 325.86950 256.38350
<CMD> zoomBox -105.30900 -20.61750 254.49850 153.33650
<CMD> zoomBox 14.34150 -15.02650 202.16450 75.77900
<CMD> zoomBox -62.62100 -19.30500 243.21750 128.55700
<CMD> zoomBox -98.45150 -21.80400 261.35950 152.15150
<CMD> zoomBox -71.62450 37.90950 116.20050 128.71600
<CMD> zoomBox -60.35500 55.22550 75.34850 120.83300
<CMD> zoomBox -54.90800 61.32100 60.44000 117.08750
<CMD> zoomBox -50.05950 66.41900 47.98600 113.82050
<CMD> zoomBox -36.99500 72.79300 33.84400 107.04100
<CMD> zoomBox -31.34650 75.25900 28.86650 104.37000
<CMD> zoomBox -18.42700 80.92500 18.55200 98.80300
<CMD> zoomBox -22.40700 76.33850 28.77500 101.08300
<CMD> zoomBox -34.97750 60.66850 63.07350 108.07250
<CMD> zoomBox -59.05700 29.51650 128.77800 120.32800
<CMD> zoomBox -70.05000 8.39800 235.80850 156.26950
<CMD> zoomBox -80.71750 -10.60450 342.61650 194.06200
<CMD> zoomBox -145.72050 -35.08700 352.31950 205.69700
<CMD> zoomBox -41.18400 72.03250 218.79650 197.72350
<CMD> zoomBox 3.63650 117.39600 163.29750 194.58650
<CMD> zoomBox 37.82400 151.86000 121.16950 192.15450
<CMD> zoomBox 52.23150 166.38350 103.41650 191.12950
<CMD> zoomBox 61.65250 174.84900 93.08650 190.04600
<CMD> zoomBox 47.90950 162.52550 108.12700 191.63850
<CMD> zoomBox 29.84450 146.32600 127.89850 193.73150
<CMD> zoomBox 0.42750 119.94750 160.09300 197.14000
<CMD> zoomBox -28.85350 93.69150 192.13850 200.53300
<CMD> zoomBox -69.37900 57.35100 236.49200 205.22850
<CMD> zoomBox -78.04500 37.00000 281.80300 210.97350
<CMD> zoomBox -124.36450 12.25550 298.98700 216.93050
<CMD> zoomBox -154.06000 -13.35150 344.00150 227.44300
<CMD> zoomBox -221.55250 -48.81550 364.40250 234.47250
<CMD> zoomBox -175.57150 -18.58400 322.49100 222.21100
<CMD> zoomBox -225.04100 -27.14600 360.91450 256.14200
<CMD> zoomBox -175.57150 1.65800 322.49100 242.45300
<CMD> zoomBox -135.04950 2.87050 288.30350 207.54650
<CMD> zoomBox -100.60650 3.90150 259.24400 177.87600
<CMD> zoomBox -135.92850 -17.40650 287.42500 187.26950
<CMD> zoomBox -100.72100 -2.81950 259.12950 171.15500
<CMD> zoomBox -136.99750 -24.85300 286.35600 179.82300
<CMD> zoomBox -103.08850 -16.60500 256.76200 157.36950
<CMD> zoomBox -74.55800 -11.12000 231.31500 136.75850
<CMD> zoomBox -103.08900 -16.60550 256.76250 157.36950
<CMD> zoomBox -176.14300 -30.65150 321.92150 210.14450
<CMD> zoomBox -135.30650 -6.43700 288.04850 198.23950
<CMD> zoomBox -101.13000 -2.08400 258.72150 171.89100
<CMD> zoomBox -138.59050 -15.79300 284.76450 188.88350
<CMD> checkPlace
Begin checking placement ... (start mem=1578.3M, init mem=1602.3M)
*info: Placed = 4343          
*info: Unplaced = 0           
Placement Density:69.02%(19417/28132)
Placement Density (including fixed std cells):69.02%(19417/28132)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1602.3M)
<CMD> report_timing
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Extraction called for design 't1c_riscv_cpu' of instances=4343 and nets=4473 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1600.316M)
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1602.32)
Total number of fetched objects 4410
End delay calculation. (MEM=1629.52 CPU=0:00:00.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1629.52 CPU=0:00:00.6 REAL=0:00:01.0)
Path 1: MET Setup Check with Pin datamem_data_ram_reg[15][1]/CK 
Endpoint:   datamem_data_ram_reg[15][1]/SE (^) checked with  leading edge of 
'clk'
Beginpoint: reset                          (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: wc
Other End Arrival Time          0.000
- Setup                         0.760
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                 9.140
- Arrival Time                  4.334
= Slack Time                    4.806
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                             |             |         |       |  Time   |   Time   | 
     |-----------------------------+-------------+---------+-------+---------+----------| 
     |                             | reset ^     |         |       |   0.000 |    4.806 | 
     | g145084                     | B ^ -> Y v  | NAND2X1 | 0.383 |   0.383 |    5.189 | 
     | g102117                     | B v -> Y ^  | NOR2XL  | 0.513 |   0.897 |    5.702 | 
     | g102059                     | AN ^ -> Y ^ | NOR2BX1 | 1.281 |   2.178 |    6.984 | 
     | g102049                     | A ^ -> Y v  | INVX1   | 1.232 |   3.410 |    8.216 | 
     | g101838                     | A v -> Y ^  | NOR2XL  | 0.921 |   4.331 |    9.137 | 
     | datamem_data_ram_reg[15][1] | SE ^        | SDFFQX1 | 0.003 |   4.334 |    9.140 | 
     +----------------------------------------------------------------------------------+ 

<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1349.8M, totSessionCpu=0:06:25 **
Executing: place_opt_design -opt
**INFO: User settings:
setExtractRCMode -engine                            preRoute
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -maxSkew                          false
setUsefulSkewMode -noBoundary                       false
setUsefulSkewMode -useCells                         {BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX12 INVX16 INVX2 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL}
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setPlaceMode -maxRouteLayer                         6
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       bcwc
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   sdcControl
setAnalysisMode -virtualIPO                         false
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

*** place_opt_design #1 [begin] : totSession cpu/real = 0:06:24.6/0:21:02.5 (0.3), mem = 1584.5M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
*** GlobalPlace #1 [begin] : totSession cpu/real = 0:06:24.6/0:21:02.6 (0.3), mem = 1616.5M
*** GlobalPlace #1 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:24.6/0:21:02.6 (0.3), mem = 1616.5M
Enable CTE adjustment.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1352.5M, totSessionCpu=0:06:25 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
*** InitOpt #1 [begin] : totSession cpu/real = 0:06:24.6/0:21:02.6 (0.3), mem = 1616.5M
GigaOpt running with 1 threads.
AAE DB initialization (MEM=1605.5 CPU=0:00:00.0 REAL=0:00:00.0) 
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1327.5M, totSessionCpu=0:06:25 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1595.50 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 6708 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6708
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 4410 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 4410
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4410 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.710748e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  19788 
[NR-eGR]  Metal2   (2V)         39263  31305 
[NR-eGR]  Metal3   (3H)         46281   1639 
[NR-eGR]  Metal4   (4V)         13175    312 
[NR-eGR]  Metal5   (5H)          4133     40 
[NR-eGR]  Metal6   (6V)           256     19 
[NR-eGR]  Metal7   (7H)           107     10 
[NR-eGR]  Metal8   (8V)             1      8 
[NR-eGR]  Metal9   (9H)           109      6 
[NR-eGR]  Metal10  (10V)            1      2 
[NR-eGR]  Metal11  (11H)            1      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       103327  53129 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 73462um
[NR-eGR] Total length: 103327um, number of vias: 53129
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7298um, number of vias: 6024
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 1596.88 MB )
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Extraction called for design 't1c_riscv_cpu' of instances=4343 and nets=4473 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1596.875M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1604.17)
Total number of fetched objects 4410
End delay calculation. (MEM=1658.44 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1640.9 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:06:27 mem=1640.9M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.750  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  6204   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -0.029   |      7 (7)       |
|   max_tran     |   1200 (9054)    |   -4.000   |   1200 (9062)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.024%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1367.7M, totSessionCpu=0:06:27 **
*** InitOpt #1 [finish] : cpu/real = 0:00:02.6/0:00:02.7 (1.0), totSession cpu/real = 0:06:27.2/0:21:05.3 (0.3), mem = 1614.2M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1614.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1614.2M) ***
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] : totSession cpu/real = 0:06:27.3/0:21:05.3 (0.3), mem = 1614.2M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:06:27.4/0:21:05.5 (0.3), mem = 1793.9M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay set by user is: 1
*** SimplifyNetlist #1 [begin] : totSession cpu/real = 0:06:27.6/0:21:05.6 (0.3), mem = 1793.9M
Info: 1 clock net  excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 10 candidate Buffer cells
*info: There are 12 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:06:28.9/0:21:07.0 (0.3), mem = 1713.9M
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] : totSession cpu/real = 0:06:29.0/0:21:07.0 (0.3), mem = 1713.9M
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt #1 [finish] : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:06:30.2/0:21:08.3 (0.3), mem = 1714.0M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] : totSession cpu/real = 0:06:30.2/0:21:08.3 (0.3), mem = 1714.0M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  1462|  9666|    -4.06|     8|     8|    -0.08|     0|     0|     0|     0|     4.75|     0.00|       0|       0|       0| 69.02%|          |         |
|    22|    57|    -0.05|     0|     0|     0.00|     0|     0|     0|     0|     5.27|     0.00|    1022|      99|     370| 76.40%| 0:00:03.0|  1844.0M|
|     7|    14|    -0.05|     0|     0|     0.00|     0|     0|     0|     0|     5.27|     0.00|       9|       0|      13| 76.46%| 0:00:00.0|  1844.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 7 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.


*** Finish DRV Fixing (cpu=0:00:03.9 real=0:00:03.0 mem=1844.0M) ***

*** DrvOpt #2 [finish] : cpu/real = 0:00:04.8/0:00:04.7 (1.0), totSession cpu/real = 0:06:35.0/0:21:13.0 (0.3), mem = 1755.9M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1475.8M, totSessionCpu=0:06:35 **

Active setup views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] : totSession cpu/real = 0:06:35.1/0:21:13.1 (0.3), mem = 1794.1M
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 63 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|            End Point            |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|   0.000|   0.000|   76.46%|   0:00:00.0| 1813.2M|        wc|       NA| NA                              |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1813.2M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1813.2M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:06:36.5/0:21:14.5 (0.3), mem = 1754.1M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] : totSession cpu/real = 0:06:36.5/0:21:14.5 (0.3), mem = 1811.3M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 76.46
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   76.46%|        -|   0.000|   0.000|   0:00:00.0| 1813.3M|
|   76.46%|        0|   0.000|   0.000|   0:00:00.0| 1813.3M|
|   76.39%|       11|   0.000|   0.000|   0:00:01.0| 1836.9M|
|   76.29%|       58|   0.000|   0.000|   0:00:00.0| 1836.9M|
|   76.28%|        4|   0.000|   0.000|   0:00:00.0| 1836.9M|
|   76.28%|        0|   0.000|   0.000|   0:00:00.0| 1836.9M|
|   76.28%|        0|   0.000|   0.000|   0:00:00.0| 1836.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 76.28
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:02.0) (real = 0:00:02.0) **
*** AreaOpt #1 [finish] : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:06:38.5/0:21:16.5 (0.3), mem = 1836.9M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1756.84M, totSessionCpu=0:06:39).
*** IncrReplace #1 [begin] : totSession cpu/real = 0:06:38.6/0:21:16.6 (0.3), mem = 1756.8M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  wc
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 6708 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6708
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5529 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5529
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5529 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.791973e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         2( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.09 seconds, mem = 1756.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.3, real=0:00:01.0)***
Iteration  6: Total net bbox = 6.641e+04 (3.16e+04 3.48e+04)
              Est.  stn bbox = 8.391e+04 (4.02e+04 4.37e+04)
              cpu = 0:00:00.7 real = 0:00:00.0 mem = 1775.8M
Iteration  7: Total net bbox = 6.949e+04 (3.30e+04 3.65e+04)
              Est.  stn bbox = 8.768e+04 (4.19e+04 4.58e+04)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 1770.8M
Iteration  8: Total net bbox = 7.036e+04 (3.34e+04 3.70e+04)
              Est.  stn bbox = 8.873e+04 (4.24e+04 4.63e+04)
              cpu = 0:00:01.7 real = 0:00:01.0 mem = 1768.8M
Iteration  9: Total net bbox = 7.315e+04 (3.47e+04 3.84e+04)
              Est.  stn bbox = 9.141e+04 (4.37e+04 4.77e+04)
              cpu = 0:00:02.1 real = 0:00:03.0 mem = 1768.8M
Iteration 10: Total net bbox = 7.257e+04 (3.45e+04 3.81e+04)
              Est.  stn bbox = 9.068e+04 (4.34e+04 4.73e+04)
              cpu = 0:00:00.9 real = 0:00:00.0 mem = 1768.8M
Move report: Timing Driven Placement moves 5462 insts, mean move: 5.48 um, max move: 53.69 um 
	Max move on inst (g145084): (100.20, 63.08) --> (100.88, 10.07)

Finished Incremental Placement (cpu=0:00:07.3, real=0:00:07.0, mem=1768.8M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:06:46 mem=1769.6M) ***
Total net bbox length = 7.911e+04 (4.005e+04 3.907e+04) (ext = 3.515e+03)
Move report: Detail placement moves 5462 insts, mean move: 0.74 um, max move: 19.60 um 
	Max move on inst (FE_OFC703_n_1647): (77.34, 126.34) --> (88.40, 117.80)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1775.3MB
Summary Report:
Instances move: 5462 (out of 5462 movable)
Instances flipped: 0
Mean displacement: 0.74 um
Max displacement: 19.60 um (Instance: FE_OFC703_n_1647) (77.337, 126.34) -> (88.4, 117.8)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 8.123e+04 (4.076e+04 4.047e+04) (ext = 3.483e+03)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1775.3MB
*** Finished refinePlace (0:06:46 mem=1775.3M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 6708 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6708
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5529 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5529
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5529 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 9.859689e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.09 seconds, mem = 1756.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  22026 
[NR-eGR]  Metal2   (2V)         39505  33690 
[NR-eGR]  Metal3   (3H)         46795   1848 
[NR-eGR]  Metal4   (4V)         13815    339 
[NR-eGR]  Metal5   (5H)          4440     35 
[NR-eGR]  Metal6   (6V)            61     23 
[NR-eGR]  Metal7   (7H)           122     10 
[NR-eGR]  Metal8   (8V)            17      8 
[NR-eGR]  Metal9   (9H)            53      4 
[NR-eGR]  Metal10  (10V)            1      2 
[NR-eGR]  Metal11  (11H)            1      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       104808  57985 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 81233um
[NR-eGR] Total length: 104808um, number of vias: 57985
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6688um, number of vias: 5863
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.10 seconds, mem = 1756.3M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:08.0, real=0:00:08.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1744.3M)
Extraction called for design 't1c_riscv_cpu' of instances=5462 and nets=5592 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1744.316M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:22, real = 0:00:22, mem = 1453.7M, totSessionCpu=0:06:47 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1740.42)
Total number of fetched objects 5529
End delay calculation. (MEM=1775.62 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1775.62 CPU=0:00:00.6 REAL=0:00:00.0)
*** IncrReplace #1 [finish] : cpu/real = 0:00:09.3/0:00:09.3 (1.0), totSession cpu/real = 0:06:47.9/0:21:25.9 (0.3), mem = 1775.6M
Begin: GigaOpt DRV Optimization
*** DrvOpt #3 [begin] : totSession cpu/real = 0:06:48.1/0:21:26.0 (0.3), mem = 1791.6M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   371|   848|    -0.33|     0|     0|     0.00|     0|     0|     0|     0|     5.25|     0.00|       0|       0|       0| 76.28%|          |         |
|    25|    50|    -0.05|     0|     0|     0.00|     0|     0|     0|     0|     5.25|     0.00|     247|       0|     142| 77.83%| 0:00:01.0|  1855.4M|
|     8|    16|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     5.25|     0.00|       8|       0|      15| 77.89%| 0:00:00.0|  1855.4M|
|     5|    10|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     5.25|     0.00|       3|       0|       3| 77.91%| 0:00:00.0|  1855.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 5 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     5 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=1855.4M) ***

*** Starting refinePlace (0:06:50 mem=1868.4M) ***
Total net bbox length = 8.170e+04 (4.096e+04 4.074e+04) (ext = 3.484e+03)
Move report: Detail placement moves 794 insts, mean move: 3.46 um, max move: 27.48 um 
	Max move on inst (FE_OFC1163_n_1829): (74.60, 141.74) --> (88.40, 155.42)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1871.4MB
Summary Report:
Instances move: 794 (out of 5720 movable)
Instances flipped: 0
Mean displacement: 3.46 um
Max displacement: 27.48 um (Instance: FE_OFC1163_n_1829) (74.6, 141.74) -> (88.4, 155.42)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 8.438e+04 (4.255e+04 4.183e+04) (ext = 3.482e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1871.4MB
*** Finished refinePlace (0:06:51 mem=1871.4M) ***
*** maximum move = 27.48 um ***
*** Finished re-routing un-routed nets (1868.4M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1868.4M) ***
*** DrvOpt #3 [finish] : cpu/real = 0:00:02.7/0:00:02.7 (1.0), totSession cpu/real = 0:06:50.8/0:21:28.7 (0.3), mem = 1769.3M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.05min real=0.05min mem=1769.3M)
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.247  |  5.247  |  7.991  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     17 (34)      |   -0.735   |     17 (34)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.914%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:26, real = 0:00:26, mem = 1498.5M, totSessionCpu=0:06:51 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] : totSession cpu/real = 0:06:51.1/0:21:29.0 (0.3), mem = 1826.7M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 77.91
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   77.91%|        -|   0.000|   0.000|   0:00:00.0| 1826.7M|
|   75.65%|      539|   0.000|   0.000|   0:00:10.0| 1985.7M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 75.65
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:10.2) (real = 0:00:11.0) **
*** AreaOpt #2 [finish] : cpu/real = 0:00:10.2/0:00:10.2 (1.0), totSession cpu/real = 0:07:01.3/0:21:39.2 (0.3), mem = 1985.7M
End: Area Reclaim Optimization (cpu=0:00:10, real=0:00:11, mem=1827.60M, totSessionCpu=0:07:01).
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] : totSession cpu/real = 0:07:01.3/0:21:39.3 (0.3), mem = 1884.8M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 75.65
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   75.65%|        -|   0.000|   0.000|   0:00:00.0| 1884.8M|
|   75.65%|        0|   0.000|   0.000|   0:00:00.0| 1884.8M|
|   75.59%|       10|   0.000|   0.000|   0:00:01.0| 1903.9M|
|   75.25%|       89|   0.000|   0.000|   0:00:00.0| 1908.4M|
|   75.25%|        1|   0.000|   0.000|   0:00:00.0| 1908.4M|
|   75.25%|        0|   0.000|   0.000|   0:00:00.0| 1908.4M|
|   75.25%|        0|   0.000|   0.000|   0:00:00.0| 1908.4M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 75.25
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.4) (real = 0:00:01.0) **
*** Starting refinePlace (0:07:03 mem=1908.4M) ***
Total net bbox length = 8.240e+04 (4.160e+04 4.080e+04) (ext = 3.482e+03)
Move report: Detail placement moves 280 insts, mean move: 1.32 um, max move: 6.02 um 
	Max move on inst (FE_OFC1396_n_1909): (150.40, 56.24) --> (147.80, 52.82)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1911.5MB
Summary Report:
Instances move: 280 (out of 5266 movable)
Instances flipped: 0
Mean displacement: 1.32 um
Max displacement: 6.02 um (Instance: FE_OFC1396_n_1909) (150.4, 56.24) -> (147.8, 52.82)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 8.254e+04 (4.169e+04 4.085e+04) (ext = 3.482e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1911.5MB
*** Finished refinePlace (0:07:03 mem=1911.5M) ***
*** maximum move = 6.02 um ***
*** Finished re-routing un-routed nets (1908.5M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1908.5M) ***
*** AreaOpt #3 [finish] : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:07:02.9/0:21:40.9 (0.3), mem = 1908.5M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=1827.41M, totSessionCpu=0:07:03).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] : totSession cpu/real = 0:07:03.0/0:21:40.9 (0.3), mem = 1827.4M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    39|   273|    -0.48|     0|     0|     0.00|     0|     0|     0|     0|     5.25|     0.00|       0|       0|       0| 75.25%|          |         |
|     9|    18|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     5.25|     0.00|      26|       0|      15| 75.42%| 0:00:00.0|  1951.0M|
|     5|    10|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     5.25|     0.00|       4|       0|       4| 75.45%| 0:00:00.0|  1951.0M|
|     4|     8|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     5.25|     0.00|       3|       0|       1| 75.47%| 0:00:00.0|  1951.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 4 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     4 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=1951.0M) ***

*** Starting refinePlace (0:07:04 mem=1913.0M) ***
Total net bbox length = 8.271e+04 (4.178e+04 4.092e+04) (ext = 3.482e+03)
Move report: Detail placement moves 56 insts, mean move: 2.70 um, max move: 12.62 um 
	Max move on inst (FE_OFC1552_n_2061): (127.20, 117.80) --> (136.40, 114.38)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1916.0MB
Summary Report:
Instances move: 56 (out of 5299 movable)
Instances flipped: 0
Mean displacement: 2.70 um
Max displacement: 12.62 um (Instance: FE_OFC1552_n_2061) (127.2, 117.8) -> (136.4, 114.38)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 8.285e+04 (4.186e+04 4.099e+04) (ext = 3.482e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1916.0MB
*** Finished refinePlace (0:07:04 mem=1916.0M) ***
*** maximum move = 12.62 um ***
*** Finished re-routing un-routed nets (1913.0M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1913.0M) ***
*** DrvOpt #4 [finish] : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:07:04.5/0:21:42.4 (0.3), mem = 1828.9M
End: GigaOpt postEco DRV Optimization
Register exp ratio and priority group on 0 nets on 5366 nets : 

Active setup views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 't1c_riscv_cpu' of instances=5299 and nets=5429 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1813.578M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1809.6)
Total number of fetched objects 5366
End delay calculation. (MEM=1836.8 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1836.8 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:07:06 mem=1836.8M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 6708 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6708
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5366 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5366
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5366 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 9.967590e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         4( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         4( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1844.81 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:41, real = 0:00:41, mem = 1541.7M, totSessionCpu=0:07:06 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.247  |  5.247  |  7.945  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.468%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:41, real = 0:00:42, mem = 1542.8M, totSessionCpu=0:07:06 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Disable CTE adjustment.
**place_opt_design ... cpu = 0:00:41, real = 0:00:42, mem = 1729.2M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
*** Message Summary: 6 warning(s), 0 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:00:41.5/0:00:42.1 (1.0), totSession cpu/real = 0:07:06.1/0:21:44.6 (0.3), mem = 1729.2M
<CMD> zoomBox -1440.99450 -405.48650 2678.50300 1586.14050
<CMD> zoomBox -1852.78450 -554.11550 2993.68350 1788.97550
<CMD> zoomBox -2337.24300 -728.97350 3364.48450 2027.60450
<CMD> zoomBox -1090.97500 -279.15300 2410.59950 1413.73100
<CMD> zoomBox -1647.21900 -402.51500 2472.28050 1589.11300
<CMD> zoomBox -883.50000 -210.69750 1266.90600 828.94550
<CMD> zoomBox -538.38700 -123.79100 782.23200 514.68000
<CMD> zoomBox -302.91050 -62.11300 508.11550 329.98850
<CMD> zoomBox -157.06600 -23.72300 341.00600 217.07650
<CMD> zoomBox -122.24900 -14.55850 301.11250 190.12150
<CMD> timeDesign -preCTS
*** timeDesign #1 [begin] : totSession cpu/real = 0:07:18.1/0:22:25.2 (0.3), mem = 1741.4M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1730.4M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.247  |  5.247  |  7.945  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.468%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.56 sec
Total Real time: 1.0 sec
Total Memory Usage: 1746.621094 Mbytes
*** timeDesign #1 [finish] : cpu/real = 0:00:00.6/0:00:01.2 (0.5), totSession cpu/real = 0:07:18.6/0:22:26.4 (0.3), mem = 1746.6M
<CMD> report_timing
Path 1: MET Setup Check with Pin rvcpu_dp_pcreg_q_reg[31]/CK 
Endpoint:   rvcpu_dp_pcreg_q_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: rvcpu_dp_pcreg_q_reg[2]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: wc
Other End Arrival Time          0.000
- Setup                         0.096
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                 9.804
- Arrival Time                  4.557
= Slack Time                    5.247
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                               |             |          |       |  Time   |   Time   | 
     |-------------------------------+-------------+----------+-------+---------+----------| 
     | rvcpu_dp_pcreg_q_reg[2]       | CK ^        |          |       |   0.000 |    5.247 | 
     | rvcpu_dp_pcreg_q_reg[2]       | CK ^ -> Q ^ | DFFRHQX1 | 0.315 |   0.315 |    5.562 | 
     | rvcpu_dp_pcadd4_add_9_16_g395 | A ^ -> Y ^  | AND2XL   | 0.173 |   0.488 |    5.735 | 
     | rvcpu_dp_pcadd4_add_9_16_g393 | B ^ -> Y ^  | AND2XL   | 0.150 |   0.637 |    5.885 | 
     | rvcpu_dp_pcadd4_add_9_16_g391 | B ^ -> Y ^  | AND2XL   | 0.137 |   0.775 |    6.022 | 
     | rvcpu_dp_pcadd4_add_9_16_g389 | B ^ -> Y ^  | AND2XL   | 0.142 |   0.917 |    6.164 | 
     | rvcpu_dp_pcadd4_add_9_16_g387 | B ^ -> Y ^  | AND2XL   | 0.143 |   1.060 |    6.307 | 
     | rvcpu_dp_pcadd4_add_9_16_g385 | B ^ -> Y ^  | AND2XL   | 0.143 |   1.203 |    6.450 | 
     | rvcpu_dp_pcadd4_add_9_16_g383 | B ^ -> Y ^  | AND2XL   | 0.148 |   1.351 |    6.598 | 
     | rvcpu_dp_pcadd4_add_9_16_g381 | B ^ -> Y ^  | AND2XL   | 0.144 |   1.495 |    6.742 | 
     | rvcpu_dp_pcadd4_add_9_16_g379 | B ^ -> Y ^  | AND2XL   | 0.149 |   1.644 |    6.891 | 
     | rvcpu_dp_pcadd4_add_9_16_g377 | B ^ -> Y ^  | AND2XL   | 0.152 |   1.795 |    7.043 | 
     | rvcpu_dp_pcadd4_add_9_16_g375 | B ^ -> Y ^  | AND2XL   | 0.148 |   1.944 |    7.191 | 
     | rvcpu_dp_pcadd4_add_9_16_g373 | B ^ -> Y ^  | AND2XL   | 0.145 |   2.088 |    7.336 | 
     | rvcpu_dp_pcadd4_add_9_16_g371 | B ^ -> Y ^  | AND2XL   | 0.145 |   2.234 |    7.481 | 
     | rvcpu_dp_pcadd4_add_9_16_g369 | B ^ -> Y ^  | AND2XL   | 0.145 |   2.379 |    7.626 | 
     | rvcpu_dp_pcadd4_add_9_16_g367 | B ^ -> Y ^  | AND2XL   | 0.144 |   2.523 |    7.770 | 
     | rvcpu_dp_pcadd4_add_9_16_g365 | B ^ -> Y ^  | AND2XL   | 0.146 |   2.669 |    7.916 | 
     | rvcpu_dp_pcadd4_add_9_16_g363 | B ^ -> Y ^  | AND2XL   | 0.157 |   2.826 |    8.074 | 
     | rvcpu_dp_pcadd4_add_9_16_g361 | B ^ -> Y ^  | AND2XL   | 0.156 |   2.983 |    8.230 | 
     | rvcpu_dp_pcadd4_add_9_16_g359 | B ^ -> Y ^  | AND2XL   | 0.144 |   3.127 |    8.374 | 
     | rvcpu_dp_pcadd4_add_9_16_g357 | B ^ -> Y ^  | AND2XL   | 0.143 |   3.270 |    8.517 | 
     | rvcpu_dp_pcadd4_add_9_16_g355 | B ^ -> Y ^  | AND2XL   | 0.142 |   3.413 |    8.660 | 
     | rvcpu_dp_pcadd4_add_9_16_g353 | B ^ -> Y ^  | AND2XL   | 0.141 |   3.554 |    8.801 | 
     | rvcpu_dp_pcadd4_add_9_16_g351 | B ^ -> Y ^  | AND2XL   | 0.141 |   3.695 |    8.943 | 
     | rvcpu_dp_pcadd4_add_9_16_g349 | B ^ -> Y ^  | AND2XL   | 0.144 |   3.839 |    9.087 | 
     | rvcpu_dp_pcadd4_add_9_16_g347 | B ^ -> Y ^  | AND2XL   | 0.145 |   3.984 |    9.232 | 
     | rvcpu_dp_pcadd4_add_9_16_g345 | B ^ -> Y ^  | AND2XL   | 0.142 |   4.127 |    9.374 | 
     | rvcpu_dp_pcadd4_add_9_16_g343 | B ^ -> Y ^  | AND2XL   | 0.145 |   4.271 |    9.519 | 
     | rvcpu_dp_pcadd4_add_9_16_g341 | B ^ -> Y v  | NAND2X1  | 0.097 |   4.368 |    9.616 | 
     | rvcpu_dp_pcadd4_add_9_16_g339 | B v -> Y ^  | XNOR2X1  | 0.189 |   4.557 |    9.804 | 
     | rvcpu_dp_pcreg_q_reg[31]      | D ^         | DFFRHQX1 | 0.000 |   4.557 |    9.804 | 
     +-------------------------------------------------------------------------------------+ 

<CMD> saveDesign 6_46.enc
#% Begin save design ... (date=01/31 18:46:59, mem=1452.2M)
% Begin Save ccopt configuration ... (date=01/31 18:46:59, mem=1452.2M)
% End Save ccopt configuration ... (date=01/31 18:46:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1452.4M, current mem=1452.4M)
% Begin Save netlist data ... (date=01/31 18:46:59, mem=1452.4M)
Writing Binary DB to 6_46.enc.dat/t1c_riscv_cpu.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/31 18:46:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1452.4M, current mem=1452.4M)
Saving symbol-table file ...
Saving congestion map file 6_46.enc.dat/t1c_riscv_cpu.route.congmap.gz ...
% Begin Save AAE data ... (date=01/31 18:47:00, mem=1452.6M)
Saving AAE Data ...
% End Save AAE data ... (date=01/31 18:47:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1452.6M, current mem=1452.6M)
Saving preference file 6_46.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/31 18:47:00, mem=1453.0M)
Saving floorplan file ...
% End Save floorplan data ... (date=01/31 18:47:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1453.0M, current mem=1453.0M)
Saving PG file 6_46.enc.dat/t1c_riscv_cpu.pg.gz, version#2, (Created by Innovus v21.10-p004_1 on Fri Jan 31 18:47:00 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1747.2M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=01/31 18:47:00, mem=1453.0M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=01/31 18:47:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1453.0M, current mem=1453.0M)
% Begin Save routing data ... (date=01/31 18:47:00, mem=1453.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1747.2M) ***
% End Save routing data ... (date=01/31 18:47:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1453.1M, current mem=1453.1M)
Saving property file 6_46.enc.dat/t1c_riscv_cpu.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1750.2M) ***
Saving rc congestion map 6_46.enc.dat/t1c_riscv_cpu.congmap.gz ...
% Begin Save power constraints data ... (date=01/31 18:47:00, mem=1453.1M)
% End Save power constraints data ... (date=01/31 18:47:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1453.1M, current mem=1453.1M)
rccorners
rccorners
rccorners
Generated self-contained design 6_46.enc.dat
#% End save design ... (date=01/31 18:47:01, total cpu=0:00:00.3, real=0:00:02.0, peak res=1454.3M, current mem=1454.3M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> getCTSMode -engine -quiet
<CMD> create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): sdc_cons
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 2078 sinks and 0 clock gates.
Extracting original clock gating for clk done.
The skew group clk/sdc_cons was created. It contains 2078 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> ctd_win -side none -id ctd_window
Clock tree timing engine global stage delay update for max_delay:setup.late...
Turning off fast DC mode.
Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
<CMD> set_ccopt_property buffer_cells {buAX* buBX*}
<CMD> set_ccopt_property buffer_cells {buAX* buBX*}
<CMD> create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): sdc_cons
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
**ERROR: (IMPCCOPT-2048):	Clock tree extraction failed. Reason Cannot run automatic clock tree extraction as clock trees are already defined..

<CMD> get_ccopt_clock_trees *
<CMD> ccopt_design
#% Begin ccopt_design (date=01/31 18:49:04, mem=1429.0M)
*** ccopt_design #1 [begin] : totSession cpu/real = 0:08:18.7/0:26:08.9 (0.3), mem = 1752.2M
Runtime...
**INFO: User's settings:
setNanoRouteMode -droutePostRouteSpreadWire         1
setNanoRouteMode -droutePostRouteWidenWireRule      LEFSpecialRouteSpec
setNanoRouteMode -extractThirdPartyCompatible       false
setNanoRouteMode -grouteExpTdStdDelay               38.8
setNanoRouteMode -timingEngine                      {}
setExtractRCMode -engine                            preRoute
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -activeHoldViews                         { bc }
setOptMode -activeSetupViews                        { wc }
setOptMode -autoSetupViews                          { wc}
setOptMode -autoTDGRSetupViews                      { wc}
setOptMode -drcMargin                               0
setOptMode -fixDrc                                  true
setOptMode -optimizeFF                              true
setOptMode -preserveAllSequential                   true
setOptMode -setupTargetSlack                        0
setPlaceMode -maxRouteLayer                         6
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1752.2M, init mem=1744.9M)
*info: Placed = 5299          
*info: Unplaced = 0           
Placement Density:75.47%(21230/28132)
Placement Density (including fixed std cells):75.47%(21230/28132)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1744.9M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.0)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.1)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 2078 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 2078 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1744.90 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 6708 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6708
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5366 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5366
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5366 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 9.967590e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         4( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         4( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  21700 
[NR-eGR]  Metal2   (2V)         39750  33441 
[NR-eGR]  Metal3   (3H)         47327   1862 
[NR-eGR]  Metal4   (4V)         13847    347 
[NR-eGR]  Metal5   (5H)          4594     31 
[NR-eGR]  Metal6   (6V)            85     23 
[NR-eGR]  Metal7   (7H)           123     10 
[NR-eGR]  Metal8   (8V)            17      8 
[NR-eGR]  Metal9   (9H)            53      4 
[NR-eGR]  Metal10  (10V)            1      2 
[NR-eGR]  Metal11  (11H)            1      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       105797  57428 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 82850um
[NR-eGR] Total length: 105797um, number of vias: 57428
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6699um, number of vias: 5887
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 1744.90 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.2 real=0:00:00.2)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    buffer_cells is set for at least one object
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    route_type is set for at least one object
    target_max_trans_sdc is set for at least one object
  No private non-default CCOpt properties
Route type trimming info:
  No route type modifications were made.
**WARN: (IMPCCOPT-1286):	The pattern 'buAX*' specified in the buffer_cells property does not match any lib cells.  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
**WARN: (IMPCCOPT-1286):	The pattern 'buBX*' specified in the buffer_cells property does not match any lib cells.  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
**WARN: (IMPCCOPT-1284):	None of the library cells specified in the buffer_cells property are usable. It will not be possible to add cells of this type while balancing -clock_tree clk -power_domain auto-default.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2}
  Inverters:   {INVX3 INVX2 INVX1 INVXL}
  Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 28131.552um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner max_delay:setup, late and power domain auto-default:
  Slew time target (leaf):    0.100ns
  Slew time target (trunk):   0.100ns
  Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.102ns
  Buffer max distance: 77.500um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=77.500um, saturatedSlew=0.090ns, speed=530.458um per ns, cellArea=30.890um^2 per 1000um}
  Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=50.494um, saturatedSlew=0.088ns, speed=597.916um per ns, cellArea=27.092um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=275.102um, saturatedSlew=0.093ns, speed=768.442um per ns, cellArea=54.700um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=275.102um, saturatedSlew=0.093ns, speed=768.656um per ns, cellArea=49.727um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/sdc_cons:
  Sources:                     pin clk
  Total number of sinks:       2078
  Delay constrained sinks:     2078
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner max_delay:setup.late:
  Skew target:                 0.102ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Type 'man IMPCCOPT-1361' for more detail.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Type 'man IMPCCOPT-1361' for more detail.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Type 'man IMPCCOPT-1361' for more detail.
Primary reporting skew groups are:
skew_group clk/sdc_cons with 2078 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:00.6 real=0:00:00.6)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.9 real=0:00:00.9)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing optimal clock node locations...
    Computing optimal clock node locations done.
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clk...
          Clock tree timing engine global stage delay update for max_delay:setup.late...
          Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
      Clustering clock_tree clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
      misc counts      : r=1, pp=0
      cell areas       : b=343.368um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=343.368um^2
      hp wire lengths  : top=0.000um, trunk=907.520um, leaf=3608.275um, total=4515.795um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUFX4: 134 CLKBUFX3: 11 
    Bottom-up phase done. (took cpu=0:00:01.3 real=0:00:01.3)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:08:21 mem=1749.7M) ***
Total net bbox length = 8.734e+04 (4.409e+04 4.325e+04) (ext = 3.484e+03)
Move report: Detail placement moves 669 insts, mean move: 1.60 um, max move: 12.02 um 
	Max move on inst (FE_OFC1555_n_1842): (76.40, 52.82) --> (67.80, 56.24)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1752.7MB
Summary Report:
Instances move: 669 (out of 5444 movable)
Instances flipped: 0
Mean displacement: 1.60 um
Max displacement: 12.02 um (Instance: FE_OFC1555_n_1842) (76.4, 52.82) -> (67.8, 56.24)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 8.797e+04 (4.439e+04 4.358e+04) (ext = 3.484e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1752.7MB
*** Finished refinePlace (0:08:21 mem=1752.7M) ***
    ClockRefiner summary
    All clock instances: Moved 283, flipped 94 and cell swapped 0 (out of a total of 2223).
    The largest move was 4.11 um for datamem_data_ram_reg[27][14].
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for max_delay:setup.late...
    Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [0.6,0.95)              1
    [0.95,1.3)              2
    [1.3,1.65)              0
    [1.65,2)               14
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    -------------------------------------------------------------------------------------------------------------------------------------------------------
          2          (99.600,54.530)      (97.600,54.530)      CTS_ccl_a_buf_00140 (a lib_cell CLKBUFX4) at (97.600,54.530), in power domain auto-default
          2          (94.200,30.590)      (92.200,30.590)      CTS_ccl_a_buf_00139 (a lib_cell CLKBUFX4) at (92.200,30.590), in power domain auto-default
          2          (112.000,143.450)    (110.000,143.450)    CTS_ccl_a_buf_00137 (a lib_cell CLKBUFX4) at (110.000,143.450), in power domain auto-default
          2          (58.600,162.260)     (56.600,162.260)     CTS_ccl_a_buf_00136 (a lib_cell CLKBUFX4) at (56.600,162.260), in power domain auto-default
          2          (83.800,116.090)     (81.800,116.090)     CTS_ccl_a_buf_00135 (a lib_cell CLKBUFX4) at (81.800,116.090), in power domain auto-default
          2          (93.000,92.150)      (91.000,92.150)      CTS_ccl_a_buf_00133 (a lib_cell CLKBUFX4) at (91.000,92.150), in power domain auto-default
          2          (18.400,85.310)      (16.400,85.310)      CTS_ccl_a_buf_00130 (a lib_cell CLKBUFX4) at (16.400,85.310), in power domain auto-default
          2          (46.400,57.950)      (44.400,57.950)      CTS_ccl_a_buf_00128 (a lib_cell CLKBUFX4) at (44.400,57.950), in power domain auto-default
          2          (11.400,119.510)     (13.400,119.510)     CTS_ccl_a_buf_00126 (a lib_cell CLKBUFX4) at (13.400,119.510), in power domain auto-default
          2          (38.600,116.090)     (36.600,116.090)     CTS_ccl_a_buf_00125 (a lib_cell CLKBUFX4) at (36.600,116.090), in power domain auto-default
    -------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.4 real=0:00:00.4)
    Clock DAG stats after 'Clustering':
      cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
      misc counts      : r=1, pp=0
      cell areas       : b=343.368um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=343.368um^2
      cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.245pF, leaf=0.974pF, total=1.218pF
      wire lengths     : top=0.000um, trunk=1784.374um, leaf=6498.190um, total=8282.565um
      hp wire lengths  : top=0.000um, trunk=929.540um, leaf=3639.080um, total=4568.620um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=4, worst=[0.005ns, 0.002ns, 0.002ns, 0.000ns]} avg=0.002ns sd=0.002ns sum=0.009ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.100ns count=23 avg=0.076ns sd=0.013ns min=0.041ns max=0.097ns {2 <= 0.060ns, 9 <= 0.080ns, 10 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.004ns min=0.081ns max=0.105ns {0 <= 0.060ns, 0 <= 0.080ns, 40 <= 0.090ns, 57 <= 0.095ns, 22 <= 0.100ns} {4 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUFX4: 134 CLKBUFX3: 11 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/sdc_cons: insertion delay [min=0.227, max=0.281, avg=0.256, sd=0.014], skew [0.054 vs 0.102], 100% {0.227, 0.281} (wid=0.023 ws=0.021) (gid=0.260 gs=0.037)
    Skew group summary after 'Clustering':
      skew_group clk/sdc_cons: insertion delay [min=0.227, max=0.281, avg=0.256, sd=0.014], skew [0.054 vs 0.102], 100% {0.227, 0.281} (wid=0.023 ws=0.021) (gid=0.260 gs=0.037)
    Legalizer API calls during this step: 3273 succeeded with high effort: 3273 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:01.7 real=0:00:01.7)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:       146 (unrouted=146, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5428 (unrouted=63, trialRouted=5365, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=63, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 146 nets for routing of which 146 have one or more fixed wires.
(ccopt eGR): Start to route 146 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7704 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7704
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5511 nets ( ignored 5365 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 146 clock nets ( 146 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 146
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 146 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.023320e+03um
[NR-eGR] Create a new net group with 11 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 11 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.443980e+03um
[NR-eGR] Create a new net group with 11 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 11 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.876610e+03um
[NR-eGR] Create a new net group with 11 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 11 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 9.307530e+03um
[NR-eGR] Create a new net group with 11 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 11 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.740160e+03um
[NR-eGR] Create a new net group with 9 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 9 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.061226e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  21990 
[NR-eGR]  Metal2   (2V)         39188  32685 
[NR-eGR]  Metal3   (3H)         48163   2440 
[NR-eGR]  Metal4   (4V)         15285    347 
[NR-eGR]  Metal5   (5H)          4594     31 
[NR-eGR]  Metal6   (6V)            85     23 
[NR-eGR]  Metal7   (7H)           123     10 
[NR-eGR]  Metal8   (8V)            17      8 
[NR-eGR]  Metal9   (9H)            53      4 
[NR-eGR]  Metal10  (10V)            1      2 
[NR-eGR]  Metal11  (11H)            1      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       107509  57540 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 87975um
[NR-eGR] Total length: 107509um, number of vias: 57540
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8412um, number of vias: 5999
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  2368 
[NR-eGR]  Metal2   (2V)          3089  3029 
[NR-eGR]  Metal3   (3H)          3878   602 
[NR-eGR]  Metal4   (4V)          1444     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         8412  5999 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 4885um
[NR-eGR] Total length: 8412um, number of vias: 5999
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 8412um, number of vias: 5999
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1749.98 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
    Routing using eGR only done.
Net route status summary:
  Clock:       146 (unrouted=0, trialRouted=0, noStatus=0, routed=146, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5428 (unrouted=63, trialRouted=5365, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=63, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #2 [begin] : totSession cpu/real = 0:08:21.8/0:26:12.0 (0.3), mem = 1750.0M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 6708 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6708
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 146  Num Prerouted Wires = 7172
[NR-eGR] Read 5511 nets ( ignored 146 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 5365
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5365 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 9.431676e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         4( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)         2( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         6( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.09 seconds, mem = 1750.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  21990 
[NR-eGR]  Metal2   (2V)         35201  32041 
[NR-eGR]  Metal3   (3H)         43684   3581 
[NR-eGR]  Metal4   (4V)         17874    904 
[NR-eGR]  Metal5   (5H)          9337    101 
[NR-eGR]  Metal6   (6V)          1635     25 
[NR-eGR]  Metal7   (7H)           124     10 
[NR-eGR]  Metal8   (8V)            16      8 
[NR-eGR]  Metal9   (9H)            53      4 
[NR-eGR]  Metal10  (10V)            1      2 
[NR-eGR]  Metal11  (11H)            1      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       107924  58666 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 87975um
[NR-eGR] Total length: 107924um, number of vias: 58666
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.09 seconds, mem = 1750.0M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.2, real=0:00:01.0)
*** IncrReplace #2 [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:08:22.0/0:26:12.2 (0.3), mem = 1750.0M
    Congestion Repair done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt: Starting congestion repair using flow wrapper done.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.5 real=0:00:00.5)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 't1c_riscv_cpu' of instances=5444 and nets=5574 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1749.980M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for max_delay:setup.late...
  Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
    misc counts      : r=1, pp=0
    cell areas       : b=343.368um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=343.368um^2
    cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
    sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.245pF, leaf=0.978pF, total=1.223pF
    wire lengths     : top=0.000um, trunk=1784.374um, leaf=6498.190um, total=8282.565um
    hp wire lengths  : top=0.000um, trunk=929.540um, leaf=3639.080um, total=4568.620um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=4, worst=[0.005ns, 0.005ns, 0.003ns, 0.000ns]} avg=0.003ns sd=0.002ns sum=0.014ns
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.100ns count=23 avg=0.076ns sd=0.013ns min=0.040ns max=0.098ns {2 <= 0.060ns, 10 <= 0.080ns, 9 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
    Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.004ns min=0.080ns max=0.105ns {0 <= 0.060ns, 1 <= 0.080ns, 35 <= 0.090ns, 57 <= 0.095ns, 26 <= 0.100ns} {3 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CLKBUFX4: 134 CLKBUFX3: 11 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/sdc_cons: insertion delay [min=0.224, max=0.280, avg=0.256, sd=0.014], skew [0.056 vs 0.102], 100% {0.224, 0.280} (wid=0.023 ws=0.021) (gid=0.259 gs=0.038)
  Skew group summary after clustering cong repair call:
    skew_group clk/sdc_cons: insertion delay [min=0.224, max=0.280, avg=0.256, sd=0.014], skew [0.056 vs 0.102], 100% {0.224, 0.280} (wid=0.023 ws=0.021) (gid=0.259 gs=0.038)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.7 real=0:00:00.7)
  Stage::Clustering done. (took cpu=0:00:02.5 real=0:00:02.5)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
      misc counts      : r=1, pp=0
      cell areas       : b=344.394um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=344.394um^2
      cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.246pF, leaf=0.978pF, total=1.223pF
      wire lengths     : top=0.000um, trunk=1792.639um, leaf=6495.531um, total=8288.170um
      hp wire lengths  : top=0.000um, trunk=935.940um, leaf=3640.385um, total=4576.325um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.100ns count=23 avg=0.076ns sd=0.013ns min=0.040ns max=0.098ns {2 <= 0.060ns, 10 <= 0.080ns, 9 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.004ns min=0.080ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 38 <= 0.090ns, 57 <= 0.095ns, 27 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUFX4: 137 CLKBUFX3: 8 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/sdc_cons: insertion delay [min=0.229, max=0.280], skew [0.050 vs 0.102]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/sdc_cons: insertion delay [min=0.229, max=0.280], skew [0.050 vs 0.102]
    Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
      misc counts      : r=1, pp=0
      cell areas       : b=344.394um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=344.394um^2
      cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.246pF, leaf=0.978pF, total=1.223pF
      wire lengths     : top=0.000um, trunk=1792.639um, leaf=6495.531um, total=8288.170um
      hp wire lengths  : top=0.000um, trunk=935.940um, leaf=3640.385um, total=4576.325um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.100ns count=23 avg=0.076ns sd=0.013ns min=0.040ns max=0.098ns {2 <= 0.060ns, 10 <= 0.080ns, 9 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.004ns min=0.080ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 38 <= 0.090ns, 57 <= 0.095ns, 27 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUFX4: 137 CLKBUFX3: 8 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/sdc_cons: insertion delay [min=0.229, max=0.280, avg=0.256, sd=0.014], skew [0.050 vs 0.102], 100% {0.229, 0.280} (wid=0.023 ws=0.021) (gid=0.259 gs=0.034)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/sdc_cons: insertion delay [min=0.229, max=0.280, avg=0.256, sd=0.014], skew [0.050 vs 0.102], 100% {0.229, 0.280} (wid=0.023 ws=0.021) (gid=0.259 gs=0.034)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
      misc counts      : r=1, pp=0
      cell areas       : b=344.394um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=344.394um^2
      cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.246pF, leaf=0.978pF, total=1.223pF
      wire lengths     : top=0.000um, trunk=1792.639um, leaf=6495.531um, total=8288.170um
      hp wire lengths  : top=0.000um, trunk=935.940um, leaf=3640.385um, total=4576.325um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.100ns count=23 avg=0.076ns sd=0.013ns min=0.040ns max=0.098ns {2 <= 0.060ns, 10 <= 0.080ns, 9 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.004ns min=0.080ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 38 <= 0.090ns, 57 <= 0.095ns, 27 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUFX4: 137 CLKBUFX3: 8 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/sdc_cons: insertion delay [min=0.229, max=0.280], skew [0.050 vs 0.102]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/sdc_cons: insertion delay [min=0.229, max=0.280], skew [0.050 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
      misc counts      : r=1, pp=0
      cell areas       : b=344.394um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=344.394um^2
      cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.246pF, leaf=0.978pF, total=1.223pF
      wire lengths     : top=0.000um, trunk=1792.639um, leaf=6495.531um, total=8288.170um
      hp wire lengths  : top=0.000um, trunk=935.940um, leaf=3640.385um, total=4576.325um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.100ns count=23 avg=0.076ns sd=0.013ns min=0.040ns max=0.098ns {2 <= 0.060ns, 10 <= 0.080ns, 9 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.004ns min=0.080ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 38 <= 0.090ns, 57 <= 0.095ns, 27 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUFX4: 137 CLKBUFX3: 8 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/sdc_cons: insertion delay [min=0.229, max=0.280], skew [0.050 vs 0.102]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/sdc_cons: insertion delay [min=0.229, max=0.280], skew [0.050 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
      misc counts      : r=1, pp=0
      cell areas       : b=344.394um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=344.394um^2
      cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.246pF, leaf=0.978pF, total=1.223pF
      wire lengths     : top=0.000um, trunk=1792.639um, leaf=6495.531um, total=8288.170um
      hp wire lengths  : top=0.000um, trunk=935.940um, leaf=3640.385um, total=4576.325um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.100ns count=23 avg=0.076ns sd=0.013ns min=0.040ns max=0.098ns {2 <= 0.060ns, 10 <= 0.080ns, 9 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.004ns min=0.080ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 38 <= 0.090ns, 57 <= 0.095ns, 27 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUFX4: 137 CLKBUFX3: 8 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/sdc_cons: insertion delay [min=0.229, max=0.280], skew [0.050 vs 0.102]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/sdc_cons: insertion delay [min=0.229, max=0.280], skew [0.050 vs 0.102]
    Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
      misc counts      : r=1, pp=0
      cell areas       : b=344.394um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=344.394um^2
      cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.246pF, leaf=0.978pF, total=1.223pF
      wire lengths     : top=0.000um, trunk=1792.639um, leaf=6495.531um, total=8288.170um
      hp wire lengths  : top=0.000um, trunk=935.940um, leaf=3640.385um, total=4576.325um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.100ns count=23 avg=0.076ns sd=0.013ns min=0.040ns max=0.098ns {2 <= 0.060ns, 10 <= 0.080ns, 9 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.004ns min=0.080ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 38 <= 0.090ns, 57 <= 0.095ns, 27 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUFX4: 137 CLKBUFX3: 8 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/sdc_cons: insertion delay [min=0.229, max=0.280], skew [0.050 vs 0.102]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/sdc_cons: insertion delay [min=0.229, max=0.280], skew [0.050 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
      misc counts      : r=1, pp=0
      cell areas       : b=344.394um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=344.394um^2
      cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.239pF, leaf=0.979pF, total=1.218pF
      wire lengths     : top=0.000um, trunk=1747.248um, leaf=6505.131um, total=8252.379um
      hp wire lengths  : top=0.000um, trunk=941.070um, leaf=3651.090um, total=4592.160um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.100ns count=23 avg=0.075ns sd=0.013ns min=0.039ns max=0.098ns {2 <= 0.060ns, 12 <= 0.080ns, 8 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.004ns min=0.080ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 38 <= 0.090ns, 56 <= 0.095ns, 28 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUFX4: 137 CLKBUFX3: 8 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/sdc_cons: insertion delay [min=0.229, max=0.273, avg=0.254, sd=0.012], skew [0.044 vs 0.102], 100% {0.229, 0.273} (wid=0.024 ws=0.021) (gid=0.253 gs=0.028)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/sdc_cons: insertion delay [min=0.229, max=0.273, avg=0.254, sd=0.012], skew [0.044 vs 0.102], 100% {0.229, 0.273} (wid=0.024 ws=0.021) (gid=0.253 gs=0.028)
    Legalizer API calls during this step: 170 succeeded with high effort: 170 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.4 real=0:00:00.4)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.6 real=0:00:00.6)
  CCOpt::Phase::Construction done. (took cpu=0:00:03.2 real=0:00:03.2)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
      misc counts      : r=1, pp=0
      cell areas       : b=344.394um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=344.394um^2
      cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.239pF, leaf=0.979pF, total=1.218pF
      wire lengths     : top=0.000um, trunk=1747.248um, leaf=6505.131um, total=8252.379um
      hp wire lengths  : top=0.000um, trunk=941.070um, leaf=3651.090um, total=4592.160um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.100ns count=23 avg=0.075ns sd=0.013ns min=0.039ns max=0.098ns {2 <= 0.060ns, 12 <= 0.080ns, 8 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.004ns min=0.080ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 38 <= 0.090ns, 56 <= 0.095ns, 28 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUFX4: 137 CLKBUFX3: 8 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/sdc_cons: insertion delay [min=0.229, max=0.273], skew [0.044 vs 0.102]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/sdc_cons: insertion delay [min=0.229, max=0.273], skew [0.044 vs 0.102]
    Legalizer API calls during this step: 81 succeeded with high effort: 81 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
      misc counts      : r=1, pp=0
      cell areas       : b=338.580um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=338.580um^2
      cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.240pF, leaf=0.979pF, total=1.218pF
      wire lengths     : top=0.000um, trunk=1748.538um, leaf=6504.686um, total=8253.225um
      hp wire lengths  : top=0.000um, trunk=941.070um, leaf=3651.090um, total=4592.160um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.100ns count=23 avg=0.085ns sd=0.013ns min=0.039ns max=0.099ns {1 <= 0.060ns, 4 <= 0.080ns, 10 <= 0.090ns, 3 <= 0.095ns, 5 <= 0.100ns}
      Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.004ns min=0.085ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 37 <= 0.090ns, 56 <= 0.095ns, 30 <= 0.100ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: CLKBUFX4: 121 CLKBUFX3: 23 CLKBUFX2: 1 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group clk/sdc_cons: insertion delay [min=0.231, max=0.286], skew [0.054 vs 0.102]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group clk/sdc_cons: insertion delay [min=0.231, max=0.286], skew [0.054 vs 0.102]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
      misc counts      : r=1, pp=0
      cell areas       : b=338.580um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=338.580um^2
      cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.240pF, leaf=0.979pF, total=1.218pF
      wire lengths     : top=0.000um, trunk=1748.538um, leaf=6504.686um, total=8253.225um
      hp wire lengths  : top=0.000um, trunk=941.070um, leaf=3651.090um, total=4592.160um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.100ns count=23 avg=0.085ns sd=0.013ns min=0.039ns max=0.099ns {1 <= 0.060ns, 4 <= 0.080ns, 10 <= 0.090ns, 3 <= 0.095ns, 5 <= 0.100ns}
      Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.004ns min=0.085ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 37 <= 0.090ns, 56 <= 0.095ns, 30 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUFX4: 121 CLKBUFX3: 23 CLKBUFX2: 1 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/sdc_cons: insertion delay [min=0.231, max=0.286], skew [0.054 vs 0.102]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/sdc_cons: insertion delay [min=0.231, max=0.286], skew [0.054 vs 0.102]
    Legalizer API calls during this step: 602 succeeded with high effort: 602 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.4 real=0:00:00.4)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
      misc counts      : r=1, pp=0
      cell areas       : b=338.580um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=338.580um^2
      cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.240pF, leaf=0.979pF, total=1.218pF
      wire lengths     : top=0.000um, trunk=1748.538um, leaf=6504.686um, total=8253.225um
      hp wire lengths  : top=0.000um, trunk=941.070um, leaf=3651.090um, total=4592.160um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.100ns count=23 avg=0.085ns sd=0.013ns min=0.039ns max=0.099ns {1 <= 0.060ns, 4 <= 0.080ns, 10 <= 0.090ns, 3 <= 0.095ns, 5 <= 0.100ns}
      Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.004ns min=0.085ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 37 <= 0.090ns, 56 <= 0.095ns, 30 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUFX4: 121 CLKBUFX3: 23 CLKBUFX2: 1 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/sdc_cons: insertion delay [min=0.231, max=0.286, avg=0.258, sd=0.014], skew [0.054 vs 0.102], 100% {0.231, 0.286} (wid=0.024 ws=0.021) (gid=0.265 gs=0.039)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/sdc_cons: insertion delay [min=0.231, max=0.286, avg=0.258, sd=0.014], skew [0.054 vs 0.102], 100% {0.231, 0.286} (wid=0.024 ws=0.021) (gid=0.265 gs=0.039)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 147 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
          misc counts      : r=1, pp=0
          cell areas       : b=338.580um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=338.580um^2
          cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.240pF, leaf=0.979pF, total=1.218pF
          wire lengths     : top=0.000um, trunk=1748.538um, leaf=6504.686um, total=8253.225um
          hp wire lengths  : top=0.000um, trunk=941.070um, leaf=3651.090um, total=4592.160um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.100ns count=23 avg=0.085ns sd=0.013ns min=0.039ns max=0.099ns {1 <= 0.060ns, 4 <= 0.080ns, 10 <= 0.090ns, 3 <= 0.095ns, 5 <= 0.100ns}
          Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.004ns min=0.085ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 37 <= 0.090ns, 56 <= 0.095ns, 30 <= 0.100ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBUFX4: 121 CLKBUFX3: 23 CLKBUFX2: 1 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
          misc counts      : r=1, pp=0
          cell areas       : b=338.580um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=338.580um^2
          cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.240pF, leaf=0.979pF, total=1.218pF
          wire lengths     : top=0.000um, trunk=1748.538um, leaf=6504.686um, total=8253.225um
          hp wire lengths  : top=0.000um, trunk=941.070um, leaf=3651.090um, total=4592.160um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.100ns count=23 avg=0.085ns sd=0.013ns min=0.039ns max=0.099ns {1 <= 0.060ns, 4 <= 0.080ns, 10 <= 0.090ns, 3 <= 0.095ns, 5 <= 0.100ns}
          Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.004ns min=0.085ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 37 <= 0.090ns, 56 <= 0.095ns, 30 <= 0.100ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBUFX4: 121 CLKBUFX3: 23 CLKBUFX2: 1 
        Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.1)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
          misc counts      : r=1, pp=0
          cell areas       : b=338.580um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=338.580um^2
          cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.240pF, leaf=0.979pF, total=1.218pF
          wire lengths     : top=0.000um, trunk=1748.538um, leaf=6504.686um, total=8253.225um
          hp wire lengths  : top=0.000um, trunk=941.070um, leaf=3651.090um, total=4592.160um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.100ns count=23 avg=0.085ns sd=0.013ns min=0.039ns max=0.099ns {1 <= 0.060ns, 4 <= 0.080ns, 10 <= 0.090ns, 3 <= 0.095ns, 5 <= 0.100ns}
          Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.004ns min=0.085ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 37 <= 0.090ns, 56 <= 0.095ns, 30 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX4: 121 CLKBUFX3: 23 CLKBUFX2: 1 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
      misc counts      : r=1, pp=0
      cell areas       : b=338.580um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=338.580um^2
      cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.240pF, leaf=0.979pF, total=1.218pF
      wire lengths     : top=0.000um, trunk=1748.538um, leaf=6504.686um, total=8253.225um
      hp wire lengths  : top=0.000um, trunk=941.070um, leaf=3651.090um, total=4592.160um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.100ns count=23 avg=0.085ns sd=0.013ns min=0.039ns max=0.099ns {1 <= 0.060ns, 4 <= 0.080ns, 10 <= 0.090ns, 3 <= 0.095ns, 5 <= 0.100ns}
      Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.004ns min=0.085ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 37 <= 0.090ns, 56 <= 0.095ns, 30 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBUFX4: 121 CLKBUFX3: 23 CLKBUFX2: 1 
    Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
    misc counts      : r=1, pp=0
    cell areas       : b=338.580um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=338.580um^2
    cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
    sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.240pF, leaf=0.979pF, total=1.218pF
    wire lengths     : top=0.000um, trunk=1748.538um, leaf=6504.686um, total=8253.225um
    hp wire lengths  : top=0.000um, trunk=941.070um, leaf=3651.090um, total=4592.160um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.100ns count=23 avg=0.085ns sd=0.013ns min=0.039ns max=0.099ns {1 <= 0.060ns, 4 <= 0.080ns, 10 <= 0.090ns, 3 <= 0.095ns, 5 <= 0.100ns}
    Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.004ns min=0.085ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 37 <= 0.090ns, 56 <= 0.095ns, 30 <= 0.100ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBUFX4: 121 CLKBUFX3: 23 CLKBUFX2: 1 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/sdc_cons: insertion delay [min=0.231, max=0.286], skew [0.054 vs 0.102]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/sdc_cons: insertion delay [min=0.231, max=0.286], skew [0.054 vs 0.102]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
      misc counts      : r=1, pp=0
      cell areas       : b=338.580um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=338.580um^2
      cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.240pF, leaf=0.979pF, total=1.218pF
      wire lengths     : top=0.000um, trunk=1748.538um, leaf=6504.686um, total=8253.225um
      hp wire lengths  : top=0.000um, trunk=941.070um, leaf=3651.090um, total=4592.160um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.100ns count=23 avg=0.085ns sd=0.013ns min=0.039ns max=0.099ns {1 <= 0.060ns, 4 <= 0.080ns, 10 <= 0.090ns, 3 <= 0.095ns, 5 <= 0.100ns}
      Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.004ns min=0.085ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 37 <= 0.090ns, 56 <= 0.095ns, 30 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBUFX4: 121 CLKBUFX3: 23 CLKBUFX2: 1 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/sdc_cons: insertion delay [min=0.231, max=0.286], skew [0.054 vs 0.102]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/sdc_cons: insertion delay [min=0.231, max=0.286], skew [0.054 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
          misc counts      : r=1, pp=0
          cell areas       : b=338.580um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=338.580um^2
          cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.240pF, leaf=0.979pF, total=1.218pF
          wire lengths     : top=0.000um, trunk=1748.538um, leaf=6504.686um, total=8253.225um
          hp wire lengths  : top=0.000um, trunk=941.070um, leaf=3651.090um, total=4592.160um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.100ns count=23 avg=0.085ns sd=0.013ns min=0.039ns max=0.099ns {1 <= 0.060ns, 4 <= 0.080ns, 10 <= 0.090ns, 3 <= 0.095ns, 5 <= 0.100ns}
          Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.004ns min=0.085ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 37 <= 0.090ns, 56 <= 0.095ns, 30 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX4: 121 CLKBUFX3: 23 CLKBUFX2: 1 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
      misc counts      : r=1, pp=0
      cell areas       : b=338.580um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=338.580um^2
      cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.240pF, leaf=0.979pF, total=1.218pF
      wire lengths     : top=0.000um, trunk=1748.538um, leaf=6504.686um, total=8253.225um
      hp wire lengths  : top=0.000um, trunk=941.070um, leaf=3651.090um, total=4592.160um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.100ns count=23 avg=0.085ns sd=0.013ns min=0.039ns max=0.099ns {1 <= 0.060ns, 4 <= 0.080ns, 10 <= 0.090ns, 3 <= 0.095ns, 5 <= 0.100ns}
      Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.004ns min=0.085ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 37 <= 0.090ns, 56 <= 0.095ns, 30 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUFX4: 121 CLKBUFX3: 23 CLKBUFX2: 1 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/sdc_cons: insertion delay [min=0.231, max=0.286], skew [0.054 vs 0.102]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/sdc_cons: insertion delay [min=0.231, max=0.286], skew [0.054 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
      misc counts      : r=1, pp=0
      cell areas       : b=338.580um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=338.580um^2
      cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.240pF, leaf=0.979pF, total=1.218pF
      wire lengths     : top=0.000um, trunk=1748.538um, leaf=6504.686um, total=8253.225um
      hp wire lengths  : top=0.000um, trunk=941.070um, leaf=3651.090um, total=4592.160um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.100ns count=23 avg=0.085ns sd=0.013ns min=0.039ns max=0.099ns {1 <= 0.060ns, 4 <= 0.080ns, 10 <= 0.090ns, 3 <= 0.095ns, 5 <= 0.100ns}
      Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.004ns min=0.085ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 37 <= 0.090ns, 56 <= 0.095ns, 30 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUFX4: 121 CLKBUFX3: 23 CLKBUFX2: 1 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/sdc_cons: insertion delay [min=0.231, max=0.286], skew [0.054 vs 0.102]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/sdc_cons: insertion delay [min=0.231, max=0.286], skew [0.054 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
      misc counts      : r=1, pp=0
      cell areas       : b=338.580um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=338.580um^2
      cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.240pF, leaf=0.979pF, total=1.218pF
      wire lengths     : top=0.000um, trunk=1748.538um, leaf=6504.686um, total=8253.225um
      hp wire lengths  : top=0.000um, trunk=941.070um, leaf=3651.090um, total=4592.160um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.100ns count=23 avg=0.085ns sd=0.013ns min=0.039ns max=0.099ns {1 <= 0.060ns, 4 <= 0.080ns, 10 <= 0.090ns, 3 <= 0.095ns, 5 <= 0.100ns}
      Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.004ns min=0.085ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 37 <= 0.090ns, 56 <= 0.095ns, 30 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUFX4: 121 CLKBUFX3: 23 CLKBUFX2: 1 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/sdc_cons: insertion delay [min=0.231, max=0.286, avg=0.258, sd=0.014], skew [0.054 vs 0.102], 100% {0.231, 0.286} (wid=0.024 ws=0.021) (gid=0.265 gs=0.039)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/sdc_cons: insertion delay [min=0.231, max=0.286, avg=0.258, sd=0.014], skew [0.054 vs 0.102], 100% {0.231, 0.286} (wid=0.024 ws=0.021) (gid=0.265 gs=0.039)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.6 real=0:00:00.6)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for max_delay:setup.late...
  Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats before polishing:
    cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
    misc counts      : r=1, pp=0
    cell areas       : b=338.580um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=338.580um^2
    cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
    sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.240pF, leaf=0.979pF, total=1.218pF
    wire lengths     : top=0.000um, trunk=1748.538um, leaf=6504.686um, total=8253.225um
    hp wire lengths  : top=0.000um, trunk=941.070um, leaf=3651.090um, total=4592.160um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.100ns count=23 avg=0.085ns sd=0.013ns min=0.039ns max=0.099ns {1 <= 0.060ns, 4 <= 0.080ns, 10 <= 0.090ns, 3 <= 0.095ns, 5 <= 0.100ns}
    Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.004ns min=0.085ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 37 <= 0.090ns, 56 <= 0.095ns, 30 <= 0.100ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: CLKBUFX4: 121 CLKBUFX3: 23 CLKBUFX2: 1 
  Primary reporting skew groups before polishing:
    skew_group clk/sdc_cons: insertion delay [min=0.230, max=0.286], skew [0.056 vs 0.102]
  Skew group summary before polishing:
    skew_group clk/sdc_cons: insertion delay [min=0.230, max=0.286], skew [0.056 vs 0.102]
  Merging balancing drivers for power...
    Tried: 147 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
      misc counts      : r=1, pp=0
      cell areas       : b=338.580um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=338.580um^2
      cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.240pF, leaf=0.979pF, total=1.218pF
      wire lengths     : top=0.000um, trunk=1748.538um, leaf=6504.686um, total=8253.225um
      hp wire lengths  : top=0.000um, trunk=941.070um, leaf=3651.090um, total=4592.160um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.100ns count=23 avg=0.085ns sd=0.013ns min=0.039ns max=0.099ns {1 <= 0.060ns, 4 <= 0.080ns, 10 <= 0.090ns, 3 <= 0.095ns, 5 <= 0.100ns}
      Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.004ns min=0.085ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 37 <= 0.090ns, 56 <= 0.095ns, 30 <= 0.100ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUFX4: 121 CLKBUFX3: 23 CLKBUFX2: 1 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/sdc_cons: insertion delay [min=0.230, max=0.286], skew [0.056 vs 0.102]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/sdc_cons: insertion delay [min=0.230, max=0.286], skew [0.056 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
      misc counts      : r=1, pp=0
      cell areas       : b=338.580um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=338.580um^2
      cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.240pF, leaf=0.979pF, total=1.218pF
      wire lengths     : top=0.000um, trunk=1748.538um, leaf=6504.686um, total=8253.225um
      hp wire lengths  : top=0.000um, trunk=941.070um, leaf=3651.090um, total=4592.160um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.100ns count=23 avg=0.085ns sd=0.013ns min=0.039ns max=0.099ns {1 <= 0.060ns, 4 <= 0.080ns, 10 <= 0.090ns, 3 <= 0.095ns, 5 <= 0.100ns}
      Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.004ns min=0.085ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 37 <= 0.090ns, 56 <= 0.095ns, 30 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUFX4: 121 CLKBUFX3: 23 CLKBUFX2: 1 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/sdc_cons: insertion delay [min=0.230, max=0.286, avg=0.258, sd=0.014], skew [0.056 vs 0.102], 100% {0.230, 0.286} (wid=0.024 ws=0.021) (gid=0.265 gs=0.041)
    Skew group summary after 'Improving clock skew':
      skew_group clk/sdc_cons: insertion delay [min=0.230, max=0.286, avg=0.258, sd=0.014], skew [0.056 vs 0.102], 100% {0.230, 0.286} (wid=0.024 ws=0.021) (gid=0.265 gs=0.041)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 978 succeeded with high effort: 978 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.4 real=0:00:00.4)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 2030 succeeded with high effort: 2030 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:01.4 real=0:00:01.4)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 880 succeeded with high effort: 880 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.4 real=0:00:00.4)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 2030 succeeded with high effort: 2030 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:01.2 real=0:00:01.2)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
      misc counts      : r=1, pp=0
      cell areas       : b=338.580um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=338.580um^2
      cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.207pF, leaf=0.972pF, total=1.179pF
      wire lengths     : top=0.000um, trunk=1499.873um, leaf=6451.743um, total=7951.616um
      hp wire lengths  : top=0.000um, trunk=821.830um, leaf=3704.750um, total=4526.580um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.100ns count=23 avg=0.076ns sd=0.011ns min=0.039ns max=0.096ns {1 <= 0.060ns, 13 <= 0.080ns, 7 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.003ns min=0.082ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 48 <= 0.090ns, 55 <= 0.095ns, 20 <= 0.100ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CLKBUFX4: 121 CLKBUFX3: 23 CLKBUFX2: 1 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/sdc_cons: insertion delay [min=0.221, max=0.278, avg=0.250, sd=0.012], skew [0.057 vs 0.102], 100% {0.221, 0.278} (wid=0.023 ws=0.021) (gid=0.254 gs=0.039)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/sdc_cons: insertion delay [min=0.221, max=0.278, avg=0.250, sd=0.012], skew [0.057 vs 0.102], 100% {0.221, 0.278} (wid=0.023 ws=0.021) (gid=0.254 gs=0.039)
    Legalizer API calls during this step: 5918 succeeded with high effort: 5918 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:03.5 real=0:00:03.5)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=0.493pF fall=0.436pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=0.493pF fall=0.436pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
      misc counts      : r=1, pp=0
      cell areas       : b=335.844um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=335.844um^2
      cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.207pF, leaf=0.973pF, total=1.180pF
      wire lengths     : top=0.000um, trunk=1501.323um, leaf=6455.553um, total=7956.876um
      hp wire lengths  : top=0.000um, trunk=823.540um, leaf=3704.750um, total=4528.290um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.100ns count=23 avg=0.082ns sd=0.012ns min=0.039ns max=0.100ns {1 <= 0.060ns, 7 <= 0.080ns, 10 <= 0.090ns, 2 <= 0.095ns, 3 <= 0.100ns}
      Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.003ns min=0.085ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 46 <= 0.090ns, 53 <= 0.095ns, 24 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUFX4: 115 CLKBUFX3: 27 CLKBUFX2: 1 BUFX2: 2 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/sdc_cons: insertion delay [min=0.227, max=0.278, avg=0.254, sd=0.009], skew [0.050 vs 0.102], 100% {0.227, 0.278} (wid=0.023 ws=0.021) (gid=0.257 gs=0.035)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/sdc_cons: insertion delay [min=0.227, max=0.278, avg=0.254, sd=0.009], skew [0.050 vs 0.102], 100% {0.227, 0.278} (wid=0.023 ws=0.021) (gid=0.257 gs=0.035)
    Legalizer API calls during this step: 303 succeeded with high effort: 303 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.3 real=0:00:00.3)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
      misc counts      : r=1, pp=0
      cell areas       : b=335.844um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=335.844um^2
      cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.207pF, leaf=0.973pF, total=1.180pF
      wire lengths     : top=0.000um, trunk=1501.323um, leaf=6455.553um, total=7956.876um
      hp wire lengths  : top=0.000um, trunk=823.540um, leaf=3704.750um, total=4528.290um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.100ns count=23 avg=0.082ns sd=0.012ns min=0.039ns max=0.100ns {1 <= 0.060ns, 7 <= 0.080ns, 10 <= 0.090ns, 2 <= 0.095ns, 3 <= 0.100ns}
      Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.003ns min=0.085ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 46 <= 0.090ns, 53 <= 0.095ns, 24 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUFX4: 115 CLKBUFX3: 27 CLKBUFX2: 1 BUFX2: 2 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/sdc_cons: insertion delay [min=0.227, max=0.278, avg=0.254, sd=0.009], skew [0.050 vs 0.102], 100% {0.227, 0.278} (wid=0.023 ws=0.021) (gid=0.257 gs=0.035)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/sdc_cons: insertion delay [min=0.227, max=0.278, avg=0.254, sd=0.009], skew [0.050 vs 0.102], 100% {0.227, 0.278} (wid=0.023 ws=0.021) (gid=0.257 gs=0.035)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 113 succeeded with high effort: 113 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=146, filtered=146, permitted=145, cannotCompute=12, computed=133, moveTooSmall=289, resolved=0, predictFail=37, currentlyIllegal=0, legalizationFail=8, legalizedMoveTooSmall=81, ignoredLeafDriver=0, worse=280, accepted=15
        Max accepted move=12.260um, total accepted move=86.500um, average move=5.766um
        Move for wirelength. considered=146, filtered=146, permitted=145, cannotCompute=14, computed=131, moveTooSmall=311, resolved=0, predictFail=44, currentlyIllegal=0, legalizationFail=9, legalizedMoveTooSmall=89, ignoredLeafDriver=0, worse=286, accepted=1
        Max accepted move=2.600um, total accepted move=2.600um, average move=2.600um
        Move for wirelength. considered=146, filtered=146, permitted=145, cannotCompute=14, computed=131, moveTooSmall=314, resolved=0, predictFail=44, currentlyIllegal=0, legalizationFail=9, legalizedMoveTooSmall=89, ignoredLeafDriver=0, worse=286, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 1278 succeeded with high effort: 1278 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.9 real=0:00:00.9)
      Global shorten wires A1...
        Legalizer API calls during this step: 115 succeeded with high effort: 115 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=146, filtered=146, permitted=145, cannotCompute=133, computed=12, moveTooSmall=247, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=12, ignoredLeafDriver=0, worse=3, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 719 succeeded with high effort: 719 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - branch...
        Move for wirelength. considered=146, filtered=146, permitted=145, cannotCompute=0, computed=145, moveTooSmall=0, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=139, accepted=9
        Max accepted move=1.600um, total accepted move=5.600um, average move=0.622um
        Move for wirelength. considered=146, filtered=146, permitted=145, cannotCompute=135, computed=10, moveTooSmall=0, resolved=0, predictFail=241, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=9, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 160 succeeded with high effort: 160 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
        misc counts      : r=1, pp=0
        cell areas       : b=335.844um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=335.844um^2
        cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
        sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.204pF, leaf=0.972pF, total=1.176pF
        wire lengths     : top=0.000um, trunk=1477.203um, leaf=6451.424um, total=7928.627um
        hp wire lengths  : top=0.000um, trunk=826.630um, leaf=3704.945um, total=4531.575um
      Clock DAG net violations after 'Wire Reduction extra effort':
        Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.100ns count=23 avg=0.081ns sd=0.012ns min=0.038ns max=0.102ns {1 <= 0.060ns, 7 <= 0.080ns, 11 <= 0.090ns, 2 <= 0.095ns, 1 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
        Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.003ns min=0.085ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 47 <= 0.090ns, 53 <= 0.095ns, 23 <= 0.100ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CLKBUFX4: 115 CLKBUFX3: 27 CLKBUFX2: 1 BUFX2: 2 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/sdc_cons: insertion delay [min=0.227, max=0.277, avg=0.253, sd=0.010], skew [0.050 vs 0.102], 100% {0.227, 0.277} (wid=0.023 ws=0.021) (gid=0.259 gs=0.037)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/sdc_cons: insertion delay [min=0.227, max=0.277, avg=0.253, sd=0.010], skew [0.050 vs 0.102], 100% {0.227, 0.277} (wid=0.023 ws=0.021) (gid=0.259 gs=0.037)
      Legalizer API calls during this step: 2401 succeeded with high effort: 2401 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:01.2 real=0:00:01.2)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 147 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 145 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
      misc counts      : r=1, pp=0
      cell areas       : b=335.844um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=335.844um^2
      cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.204pF, leaf=0.972pF, total=1.176pF
      wire lengths     : top=0.000um, trunk=1477.203um, leaf=6451.424um, total=7928.627um
      hp wire lengths  : top=0.000um, trunk=826.630um, leaf=3704.945um, total=4531.575um
    Clock DAG net violations after 'Wire Opt OverFix':
      Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.100ns count=23 avg=0.081ns sd=0.012ns min=0.038ns max=0.102ns {1 <= 0.060ns, 7 <= 0.080ns, 11 <= 0.090ns, 2 <= 0.095ns, 1 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.003ns min=0.085ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 47 <= 0.090ns, 53 <= 0.095ns, 23 <= 0.100ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CLKBUFX4: 115 CLKBUFX3: 27 CLKBUFX2: 1 BUFX2: 2 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/sdc_cons: insertion delay [min=0.227, max=0.277, avg=0.253, sd=0.010], skew [0.050 vs 0.102], 100% {0.227, 0.277} (wid=0.023 ws=0.021) (gid=0.259 gs=0.037)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/sdc_cons: insertion delay [min=0.227, max=0.277, avg=0.253, sd=0.010], skew [0.050 vs 0.102], 100% {0.227, 0.277} (wid=0.023 ws=0.021) (gid=0.259 gs=0.037)
    Legalizer API calls during this step: 2401 succeeded with high effort: 2401 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:01.4 real=0:00:01.4)
  Total capacitance is (rise=1.669pF fall=1.612pF), of which (rise=1.176pF fall=1.176pF) is wire, and (rise=0.493pF fall=0.436pF) is gate.
  Stage::Polishing done. (took cpu=0:00:05.4 real=0:00:05.4)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 145 clock instances.
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:08:29 mem=1750.2M) ***
Total net bbox length = 8.790e+04 (4.435e+04 4.355e+04) (ext = 3.487e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1750.2MB
Summary Report:
Instances move: 0 (out of 5444 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.790e+04 (4.435e+04 4.355e+04) (ext = 3.487e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1750.2MB
*** Finished refinePlace (0:08:29 mem=1750.2M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2223).
  Restoring pStatusCts on 145 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Implementation done. (took cpu=0:00:06.5 real=0:00:06.5)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       146 (unrouted=146, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5428 (unrouted=63, trialRouted=5365, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=63, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 146 nets for routing of which 146 have one or more fixed wires.
(ccopt eGR): Start to route 146 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7704 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7704
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5511 nets ( ignored 5365 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 146 clock nets ( 146 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 146
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 146 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.766820e+03um
[NR-eGR] Create a new net group with 14 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 14 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.272980e+03um
[NR-eGR] Create a new net group with 14 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 14 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.789400e+03um
[NR-eGR] Create a new net group with 14 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 14 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 9.305820e+03um
[NR-eGR] Create a new net group with 14 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 14 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.822240e+03um
[NR-eGR] Create a new net group with 12 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 12 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.089612e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  21990 
[NR-eGR]  Metal2   (2V)         35145  32034 
[NR-eGR]  Metal3   (3H)         43499   3611 
[NR-eGR]  Metal4   (4V)         17838    904 
[NR-eGR]  Metal5   (5H)          9337    101 
[NR-eGR]  Metal6   (6V)          1635     25 
[NR-eGR]  Metal7   (7H)           124     10 
[NR-eGR]  Metal8   (8V)            16      8 
[NR-eGR]  Metal9   (9H)            53      4 
[NR-eGR]  Metal10  (10V)            1      2 
[NR-eGR]  Metal11  (11H)            1      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       107647  58689 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 87901um
[NR-eGR] Total length: 107647um, number of vias: 58689
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8135um, number of vias: 6022
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  2368 
[NR-eGR]  Metal2   (2V)          3033  3022 
[NR-eGR]  Metal3   (3H)          3693   632 
[NR-eGR]  Metal4   (4V)          1409     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         8135  6022 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 4811um
[NR-eGR] Total length: 8135um, number of vias: 6022
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 8135um, number of vias: 6022
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1750.19 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
      Routing using eGR only done.
Net route status summary:
  Clock:       146 (unrouted=0, trialRouted=0, noStatus=0, routed=146, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5428 (unrouted=63, trialRouted=5365, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=63, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.2 real=0:00:00.2)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 't1c_riscv_cpu' of instances=5444 and nets=5574 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1750.191M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for max_delay:setup.late...
        Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
          misc counts      : r=1, pp=0
          cell areas       : b=335.844um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=335.844um^2
          cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.209pF, leaf=1.019pF, total=1.228pF
          wire lengths     : top=0.000um, trunk=1501.140um, leaf=6633.700um, total=8134.840um
          hp wire lengths  : top=0.000um, trunk=826.630um, leaf=3704.945um, total=4531.575um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=14, worst=[0.012ns, 0.007ns, 0.006ns, 0.005ns, 0.004ns, 0.003ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, ...]} avg=0.003ns sd=0.003ns sum=0.043ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.100ns count=23 avg=0.083ns sd=0.013ns min=0.034ns max=0.105ns {1 <= 0.060ns, 6 <= 0.080ns, 11 <= 0.090ns, 2 <= 0.095ns, 2 <= 0.100ns} {0 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
          Leaf  : target=0.100ns count=123 avg=0.094ns sd=0.004ns min=0.086ns max=0.112ns {0 <= 0.060ns, 0 <= 0.080ns, 20 <= 0.090ns, 58 <= 0.095ns, 32 <= 0.100ns} {10 <= 0.105ns, 2 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUFX4: 115 CLKBUFX3: 27 CLKBUFX2: 1 BUFX2: 2 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/sdc_cons: insertion delay [min=0.227, max=0.275, avg=0.252, sd=0.009], skew [0.049 vs 0.102], 100% {0.227, 0.275} (wid=0.021 ws=0.019) (gid=0.265 gs=0.045)
        Skew group summary eGRPC initial state:
          skew_group clk/sdc_cons: insertion delay [min=0.227, max=0.275, avg=0.252, sd=0.009], skew [0.049 vs 0.102], 100% {0.227, 0.275} (wid=0.021 ws=0.019) (gid=0.265 gs=0.045)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
          
            Nodes to move:         1
            Processed:             1
            Moved (slew improved): 0
            Moved (slew fixed):    0
            Not moved:             1
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
            misc counts      : r=1, pp=0
            cell areas       : b=335.844um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=335.844um^2
            cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
            sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.209pF, leaf=1.019pF, total=1.228pF
            wire lengths     : top=0.000um, trunk=1501.140um, leaf=6633.700um, total=8134.840um
            hp wire lengths  : top=0.000um, trunk=826.630um, leaf=3704.945um, total=4531.575um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Remaining Transition : {count=14, worst=[0.012ns, 0.007ns, 0.006ns, 0.005ns, 0.004ns, 0.003ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, ...]} avg=0.003ns sd=0.003ns sum=0.043ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.100ns count=23 avg=0.083ns sd=0.013ns min=0.034ns max=0.105ns {1 <= 0.060ns, 6 <= 0.080ns, 11 <= 0.090ns, 2 <= 0.095ns, 2 <= 0.100ns} {0 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
            Leaf  : target=0.100ns count=123 avg=0.094ns sd=0.004ns min=0.086ns max=0.112ns {0 <= 0.060ns, 0 <= 0.080ns, 20 <= 0.090ns, 58 <= 0.095ns, 32 <= 0.100ns} {10 <= 0.105ns, 2 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CLKBUFX4: 115 CLKBUFX3: 27 CLKBUFX2: 1 BUFX2: 2 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/sdc_cons: insertion delay [min=0.227, max=0.275], skew [0.049 vs 0.102]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/sdc_cons: insertion delay [min=0.227, max=0.275], skew [0.049 vs 0.102]
          Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Artificially shortened 39 long paths. The largest offset applied was 0.005ns.
            
            
            Skew Group Offsets:
            
            ------------------------------------------------------------------------------------------
            Skew Group      Num.     Num.       Offset        Max        Previous Max.    Current Max.
                            Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
            ------------------------------------------------------------------------------------------
            clk/sdc_cons    2078       39         1.877%      0.005ns       0.275ns         0.270ns
            ------------------------------------------------------------------------------------------
            
            Offsets Histogram:
            
            -------------------------------
            From (ns)    To (ns)      Count
            -------------------------------
            below          0.003        2
              0.003      and above     37
            -------------------------------
            
            Mean=0.004ns Median=0.004ns Std.Dev=0.001ns
            
            
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 5, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 139, numSkippedDueToCloseToSkewTarget = 2
          CCOpt-eGRPC Downsizing: considered: 5, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 5, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Reverting Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
            misc counts      : r=1, pp=0
            cell areas       : b=335.844um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=335.844um^2
            cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
            sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.209pF, leaf=1.019pF, total=1.228pF
            wire lengths     : top=0.000um, trunk=1501.140um, leaf=6633.700um, total=8134.840um
            hp wire lengths  : top=0.000um, trunk=826.630um, leaf=3704.945um, total=4531.575um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Remaining Transition : {count=14, worst=[0.012ns, 0.007ns, 0.006ns, 0.005ns, 0.004ns, 0.003ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, ...]} avg=0.003ns sd=0.003ns sum=0.043ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.100ns count=23 avg=0.083ns sd=0.013ns min=0.034ns max=0.105ns {1 <= 0.060ns, 6 <= 0.080ns, 11 <= 0.090ns, 2 <= 0.095ns, 2 <= 0.100ns} {0 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
            Leaf  : target=0.100ns count=123 avg=0.094ns sd=0.004ns min=0.086ns max=0.112ns {0 <= 0.060ns, 0 <= 0.080ns, 20 <= 0.090ns, 58 <= 0.095ns, 32 <= 0.100ns} {10 <= 0.105ns, 2 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CLKBUFX4: 115 CLKBUFX3: 27 CLKBUFX2: 1 BUFX2: 2 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/sdc_cons: insertion delay [min=0.227, max=0.275], skew [0.049 vs 0.102]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/sdc_cons: insertion delay [min=0.227, max=0.275], skew [0.049 vs 0.102]
          Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.1 real=0:00:00.1)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 146, tested: 146, violation detected: 13, violation ignored (due to small violation): 6, cannot run: 0, attempted: 7, unsuccessful: 0, sized: 4
          
          PRO Statistics: Fix DRVs (cell sizing):
          =======================================
          
          Cell changes by Net Type:
          
          -----------------------------------------------------------------------------------------------------------------------------
          Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
          -----------------------------------------------------------------------------------------------------------------------------
          top                0                    0                    0            0                    0                    0
          trunk              1 [14.3%]            1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
          leaf               6 [85.7%]            3 (50.0%)            0            0                    3 (50.0%)            3 (50.0%)
          -----------------------------------------------------------------------------------------------------------------------------
          Total              7 [100.0%]           4 (57.1%)            0            0                    4 (57.1%)            3 (42.9%)
          -----------------------------------------------------------------------------------------------------------------------------
          
          Upsized: 4, Downsized: 0, Sized but same area: 0, Unchanged: 3, Area change: 1.368um^2 (0.407%)
          Max. move: 0.200um (CTS_ccl_a_buf_00037 and 4 others), Min. move: 0.000um, Avg. move: 0.029um
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
            misc counts      : r=1, pp=0
            cell areas       : b=337.212um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=337.212um^2
            cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
            sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.209pF, leaf=1.019pF, total=1.228pF
            wire lengths     : top=0.000um, trunk=1501.140um, leaf=6633.700um, total=8134.840um
            hp wire lengths  : top=0.000um, trunk=826.630um, leaf=3704.945um, total=4531.575um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Remaining Transition : {count=9, worst=[0.007ns, 0.005ns, 0.003ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns]} avg=0.002ns sd=0.002ns sum=0.019ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.100ns count=23 avg=0.081ns sd=0.013ns min=0.034ns max=0.097ns {1 <= 0.060ns, 7 <= 0.080ns, 11 <= 0.090ns, 2 <= 0.095ns, 2 <= 0.100ns}
            Leaf  : target=0.100ns count=123 avg=0.094ns sd=0.004ns min=0.085ns max=0.107ns {0 <= 0.060ns, 0 <= 0.080ns, 22 <= 0.090ns, 59 <= 0.095ns, 33 <= 0.100ns} {7 <= 0.105ns, 2 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CLKBUFX4: 118 CLKBUFX3: 25 BUFX2: 2 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/sdc_cons: insertion delay [min=0.224, max=0.275], skew [0.051 vs 0.102]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/sdc_cons: insertion delay [min=0.224, max=0.275], skew [0.051 vs 0.102]
          Legalizer API calls during this step: 11 succeeded with high effort: 11 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Moving clock insts towards fanout...
        Move to sink centre: considered=9, unsuccessful=0, alreadyClose=0, noImprovementFound=8, degradedSlew=0, degradedSkew=0, insufficientImprovement=1, accepted=0
        Moving clock insts towards fanout done. (took cpu=0:00:00.1 real=0:00:00.1)
        Cloning clock nodes to reduce slew violations....
        Cloning results : Attempted = 2 , succeeded = 2 , unsuccessful = 0 , skipped = 0 , ignored = 0
        Fanout results : attempted = 36 ,succeeded = 36 ,unsuccessful = 0 ,skipped = 0
        Cloning clock nodes to reduce slew violations. done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=147, i=0, icg=0, nicg=0, l=0, total=147
          misc counts      : r=1, pp=0
          cell areas       : b=342.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=342.000um^2
          cell capacitance : b=0.057pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.057pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.209pF, leaf=1.020pF, total=1.229pF
          wire lengths     : top=0.000um, trunk=1502.035um, leaf=6647.671um, total=8149.706um
          hp wire lengths  : top=0.000um, trunk=828.830um, leaf=3736.505um, total=4565.335um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=7, worst=[0.003ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.007ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.100ns count=23 avg=0.082ns sd=0.013ns min=0.034ns max=0.099ns {1 <= 0.060ns, 7 <= 0.080ns, 11 <= 0.090ns, 2 <= 0.095ns, 2 <= 0.100ns}
          Leaf  : target=0.100ns count=125 avg=0.093ns sd=0.006ns min=0.059ns max=0.103ns {1 <= 0.060ns, 3 <= 0.080ns, 22 <= 0.090ns, 59 <= 0.095ns, 33 <= 0.100ns} {7 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUFX4: 120 CLKBUFX3: 25 BUFX2: 2 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/sdc_cons: insertion delay [min=0.213, max=0.275, avg=0.251, sd=0.010], skew [0.063 vs 0.102], 100% {0.213, 0.275} (wid=0.021 ws=0.019) (gid=0.254 gs=0.045)
        Skew group summary before routing clock trees:
          skew_group clk/sdc_cons: insertion delay [min=0.213, max=0.275, avg=0.251, sd=0.010], skew [0.063 vs 0.102], 100% {0.213, 0.275} (wid=0.021 ws=0.019) (gid=0.254 gs=0.045)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 147 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:08:30 mem=1788.4M) ***
Total net bbox length = 8.794e+04 (4.437e+04 4.357e+04) (ext = 3.487e+03)
Move report: Detail placement moves 267 insts, mean move: 1.52 um, max move: 12.66 um 
	Max move on inst (FE_OFC818_n_1846): (50.60, 134.90) --> (53.00, 124.64)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1788.4MB
Summary Report:
Instances move: 267 (out of 5446 movable)
Instances flipped: 0
Mean displacement: 1.52 um
Max displacement: 12.66 um (Instance: FE_OFC818_n_1846) (50.6, 134.9) -> (53, 124.64)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 8.827e+04 (4.457e+04 4.371e+04) (ext = 3.486e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1788.4MB
*** Finished refinePlace (0:08:30 mem=1788.4M) ***
  ClockRefiner summary
  All clock instances: Moved 57, flipped 4 and cell swapped 0 (out of a total of 2225).
  The largest move was 3.31 um for datamem_data_ram_reg[11][27].
  Restoring pStatusCts on 147 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:01.0 real=0:00:01.0)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       148 (unrouted=0, trialRouted=0, noStatus=0, routed=148, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5428 (unrouted=63, trialRouted=5365, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=63, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 148 nets for routing of which 148 have one or more fixed wires.
(ccopt eGR): Start to route 148 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7704 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7704
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5513 nets ( ignored 5365 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 148 clock nets ( 148 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 148
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 148 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.807860e+03um
[NR-eGR] Create a new net group with 12 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 12 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.209710e+03um
[NR-eGR] Create a new net group with 12 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 12 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.623530e+03um
[NR-eGR] Create a new net group with 12 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 12 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 9.037350e+03um
[NR-eGR] Create a new net group with 12 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 12 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.451170e+03um
[NR-eGR] Create a new net group with 10 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 10 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.030275e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  21994 
[NR-eGR]  Metal2   (2V)         35171  32064 
[NR-eGR]  Metal3   (3H)         43511   3595 
[NR-eGR]  Metal4   (4V)         17829    904 
[NR-eGR]  Metal5   (5H)          9337    101 
[NR-eGR]  Metal6   (6V)          1635     25 
[NR-eGR]  Metal7   (7H)           124     10 
[NR-eGR]  Metal8   (8V)            16      8 
[NR-eGR]  Metal9   (9H)            53      4 
[NR-eGR]  Metal10  (10V)            1      2 
[NR-eGR]  Metal11  (11H)            1      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       107676  58707 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 88273um
[NR-eGR] Total length: 107676um, number of vias: 58707
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8164um, number of vias: 6040
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  2372 
[NR-eGR]  Metal2   (2V)          3059  3052 
[NR-eGR]  Metal3   (3H)          3705   616 
[NR-eGR]  Metal4   (4V)          1399     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         8164  6040 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 4849um
[NR-eGR] Total length: 8164um, number of vias: 6040
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 8164um, number of vias: 6040
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1749.40 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.2 real=0:00:00.2)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 148 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
-droutePostRouteSpreadWire auto
-droutePostRouteWidenWireRule ""
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=01/31 18:49:16, mem=1431.9M)

globalDetailRoute

#Start globalDetailRoute on Fri Jan 31 18:49:16 2025
#
#num needed restored net=0
#need_extraction net=0 (total=5576)
#NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 148
#Total wire length = 8164 um.
#Total half perimeter of net bounding box = 4957 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 3059 um.
#Total wire length on LAYER Metal3 = 3705 um.
#Total wire length on LAYER Metal4 = 1399 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 6040
#Up-Via Summary (total 6040):
#           
#-----------------------
# Metal1           2372
# Metal2           3052
# Metal3            616
#-----------------------
#                  6040 
#
#Start routing data preparation on Fri Jan 31 18:49:17 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 5572 nets.
#Voltage range [0.000 - 0.000] has 3 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1438.61 (MB), peak = 1659.11 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1443.72 (MB), peak = 1659.11 (MB)
#Data initialization: cpu:00:00:02, real:00:00:02, mem:1.4 GB, peak:1.6 GB
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
#Successfully loaded pre-route RC model
#Enabled timing driven Line Assignment.
#
#Begin Line Assignment ...
#
#Begin build data ...
#
#Distribution of nets:
#       61 ( 0         pin),      2 ( 1         pin),   2379 ( 2         pin),
#     2104 ( 3         pin),     76 ( 4         pin),    101 ( 5         pin),
#       86 ( 6         pin),     23 ( 7         pin),    254 ( 8         pin),
#      267 ( 9         pin),    155 (10-19      pin),     26 (20-29      pin),
#       14 (30-39      pin),      7 (40-49      pin),      5 (50-59      pin),
#       12 (60-69      pin),      4 (70-79      pin),      0 (>=2000     pin).
#Total: 5576 nets, 148 fully global routed, 148 clocks, 148 nets have extra space,
#       148 nets have layer range, 148 nets have weight,
#       148 nets have avoid detour, 148 nets have priority.
#
#Nets in 1 layer range:
#   (Metal3, Metal4) :      148 ( 2.7%)
#
#Nets in 1 priority group:
#  clock:      148 ( 2.7%)
#
#148 nets selected.
#
#End build data: cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
#
#Net length summary:
#Layer     H-Len   V-Len         Total       #Up-Via
#---------------------------------------------------
#Metal1        0       0       0(  0%)    2372( 23%)
#Metal2        0    3033    3033( 37%)    7496( 71%)
#Metal3     3731       0    3731( 46%)     616(  6%)
#Metal4        0    1399    1399( 17%)       0(  0%)
#Metal5        0       0       0(  0%)       0(  0%)
#Metal6        0       0       0(  0%)       0(  0%)
#Metal7        0       0       0(  0%)       0(  0%)
#Metal8        0       0       0(  0%)       0(  0%)
#Metal9        0       0       0(  0%)       0(  0%)
#Metal10       0       0       0(  0%)       0(  0%)
#Metal11       0       0       0(  0%)       0(  0%)
#---------------------------------------------------
#           3731    4432    8163         10484      
#
#Net length and overlap summary:
#Layer     H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
#-----------------------------------------------------------------------------------------------
#Metal1        1       0       1(  0%)    2372( 38%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal2        0    3667    3667( 43%)    3496( 56%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal3     3593       0    3593( 42%)     375(  6%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal4        0    1287    1287( 15%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal5        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal6        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal7        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal8        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal9        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal10       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal11       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#-----------------------------------------------------------------------------------------------
#           3594    4954    8549          6243             0            0              0        
#
#Line Assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.56 (MB)
#Total memory = 1446.70 (MB)
#Peak memory = 1659.11 (MB)
#End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
#
#Begin assignment summary ...
#
#  Total number of segments             = 1540
#  Total number of overlap segments     =    0 (  0.0%)
#  Total number of assigned segments    = 1540 (100.0%)
#  Total number of shifted segments     =   99 (  6.4%)
#  Average movement of shifted segments =    5.39 tracks
#
#  Total number of overlaps             =    0
#  Total length of overlaps             =    0 um
#
#End assignment summary.
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 148
#Total wire length = 7827 um.
#Total half perimeter of net bounding box = 4957 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 2946 um.
#Total wire length on LAYER Metal3 = 3593 um.
#Total wire length on LAYER Metal4 = 1287 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 6243
#Up-Via Summary (total 6243):
#           
#-----------------------
# Metal1           2372
# Metal2           3496
# Metal3            375
#-----------------------
#                  6243 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 12.54 (MB)
#Total memory = 1445.45 (MB)
#Peak memory = 1659.11 (MB)
#Skip comparing routing design signature in db-snapshot flow
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1448.31 (MB), peak = 1659.11 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 148
#Total wire length = 8792 um.
#Total half perimeter of net bounding box = 4957 um.
#Total wire length on LAYER Metal1 = 1 um.
#Total wire length on LAYER Metal2 = 2035 um.
#Total wire length on LAYER Metal3 = 4432 um.
#Total wire length on LAYER Metal4 = 2325 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 5696
#Total number of multi-cut vias = 4 (  0.1%)
#Total number of single cut vias = 5692 ( 99.9%)
#Up-Via Summary (total 5696):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1          2369 ( 99.8%)         4 (  0.2%)       2373
# Metal2          2174 (100.0%)         0 (  0.0%)       2174
# Metal3          1149 (100.0%)         0 (  0.0%)       1149
#-----------------------------------------------------------
#                 5692 ( 99.9%)         4 (  0.1%)       5696 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 2.88 (MB)
#Total memory = 1448.33 (MB)
#Peak memory = 1659.11 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 2.89 (MB)
#Total memory = 1448.34 (MB)
#Peak memory = 1659.11 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 20.57 (MB)
#Total memory = 1452.58 (MB)
#Peak memory = 1659.11 (MB)
#Number of warnings = 0
#Total number of warnings = 17
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Jan 31 18:49:25 2025
#
% End globalDetailRoute (date=01/31 18:49:25, total cpu=0:00:09.0, real=0:00:09.0, peak res=1452.3M, current mem=1452.3M)
        NanoRoute done. (took cpu=0:00:09.0 real=0:00:09.0)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 148 net(s)
Set FIXED placed status on 147 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1758.74 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 6708 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6708
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 148  Num Prerouted Wires = 5992
[NR-eGR] Read 5513 nets ( ignored 148 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 5365
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5365 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 9.468783e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         4( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         4( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  21995 
[NR-eGR]  Metal2   (2V)         35158  31275 
[NR-eGR]  Metal3   (3H)         43865   4054 
[NR-eGR]  Metal4   (4V)         17714   1073 
[NR-eGR]  Metal5   (5H)          9929    126 
[NR-eGR]  Metal6   (6V)          1815     23 
[NR-eGR]  Metal7   (7H)           124     10 
[NR-eGR]  Metal8   (8V)            16      8 
[NR-eGR]  Metal9   (9H)            53      4 
[NR-eGR]  Metal10  (10V)            1      2 
[NR-eGR]  Metal11  (11H)            1      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       108674  58570 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 88273um
[NR-eGR] Total length: 108674um, number of vias: 58570
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 1758.74 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.2 real=0:00:00.2)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       148 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=148, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5428 (unrouted=63, trialRouted=5365, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=63, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:09.5 real=0:00:09.5)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 't1c_riscv_cpu' of instances=5446 and nets=5576 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1758.738M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for max_delay:setup.late...
  Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=147, i=0, icg=0, nicg=0, l=0, total=147
    misc counts      : r=1, pp=0
    cell areas       : b=342.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=342.000um^2
    cell capacitance : b=0.057pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.057pF
    sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.211pF, leaf=1.053pF, total=1.265pF
    wire lengths     : top=0.000um, trunk=1538.800um, leaf=7252.980um, total=8791.780um
    hp wire lengths  : top=0.000um, trunk=828.830um, leaf=3739.905um, total=4568.735um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=22, worst=[0.011ns, 0.008ns, 0.007ns, 0.006ns, 0.006ns, 0.006ns, 0.006ns, 0.005ns, 0.004ns, 0.003ns, ...]} avg=0.004ns sd=0.003ns sum=0.078ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.100ns count=23 avg=0.083ns sd=0.013ns min=0.034ns max=0.100ns {1 <= 0.060ns, 4 <= 0.080ns, 13 <= 0.090ns, 3 <= 0.095ns, 1 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Leaf  : target=0.100ns count=125 avg=0.094ns sd=0.007ns min=0.060ns max=0.111ns {0 <= 0.060ns, 4 <= 0.080ns, 21 <= 0.090ns, 33 <= 0.095ns, 46 <= 0.100ns} {14 <= 0.105ns, 6 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUFX4: 120 CLKBUFX3: 25 BUFX2: 2 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/sdc_cons: insertion delay [min=0.214, max=0.276, avg=0.253, sd=0.011], skew [0.061 vs 0.102], 100% {0.214, 0.276} (wid=0.021 ws=0.019) (gid=0.255 gs=0.044)
  Skew group summary after routing clock trees:
    skew_group clk/sdc_cons: insertion delay [min=0.214, max=0.276, avg=0.253, sd=0.011], skew [0.061 vs 0.102], 100% {0.214, 0.276} (wid=0.021 ws=0.019) (gid=0.255 gs=0.044)
  CCOpt::Phase::Routing done. (took cpu=0:00:09.7 real=0:00:09.7)
  CCOpt::Phase::PostConditioning...
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 148, tested: 148, violation detected: 22, violation ignored (due to small violation): 0, cannot run: 0, attempted: 22, unsuccessful: 0, sized: 6
      
      PRO Statistics: Fix DRVs (initial upsizing):
      ============================================
      
      Cell changes by Net Type:
      
      -----------------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
      -----------------------------------------------------------------------------------------------------------------------------
      top                0                    0                    0            0                    0                    0
      trunk              1 [4.5%]             1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
      leaf              21 [95.5%]            5 (23.8%)            0            0                    5 (23.8%)           16 (76.2%)
      -----------------------------------------------------------------------------------------------------------------------------
      Total             22 [100.0%]           6 (27.3%)            0            0                    6 (27.3%)           16 (72.7%)
      -----------------------------------------------------------------------------------------------------------------------------
      
      Upsized: 6, Downsized: 0, Sized but same area: 0, Unchanged: 16, Area change: 2.052um^2 (0.600%)
      Max. move: 0.200um (CTS_ccl_a_buf_00126), Min. move: 0.000um, Avg. move: 0.009um
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=147, i=0, icg=0, nicg=0, l=0, total=147
        misc counts      : r=1, pp=0
        cell areas       : b=344.052um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=344.052um^2
        cell capacitance : b=0.057pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.057pF
        sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.211pF, leaf=1.053pF, total=1.265pF
        wire lengths     : top=0.000um, trunk=1538.800um, leaf=7252.980um, total=8791.780um
        hp wire lengths  : top=0.000um, trunk=828.830um, leaf=3739.905um, total=4568.735um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Remaining Transition : {count=16, worst=[0.008ns, 0.007ns, 0.006ns, 0.006ns, 0.006ns, 0.005ns, 0.004ns, 0.003ns, 0.003ns, 0.002ns, ...]} avg=0.003ns sd=0.003ns sum=0.054ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.100ns count=23 avg=0.082ns sd=0.012ns min=0.034ns max=0.099ns {1 <= 0.060ns, 4 <= 0.080ns, 14 <= 0.090ns, 3 <= 0.095ns, 1 <= 0.100ns}
        Leaf  : target=0.100ns count=125 avg=0.094ns sd=0.007ns min=0.060ns max=0.108ns {0 <= 0.060ns, 4 <= 0.080ns, 25 <= 0.090ns, 35 <= 0.095ns, 45 <= 0.100ns} {11 <= 0.105ns, 5 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: CLKBUFX4: 126 CLKBUFX3: 19 BUFX2: 2 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/sdc_cons: insertion delay [min=0.214, max=0.276], skew [0.061 vs 0.102]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/sdc_cons: insertion delay [min=0.214, max=0.276], skew [0.061 vs 0.102]
      Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 148, tested: 148, violation detected: 16, violation ignored (due to small violation): 0, cannot run: 0, attempted: 16, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              0                    0           0            0                    0                  0
      leaf              16 [100.0%]           0           0            0                    0 (0.0%)          16 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total             16 [100.0%]           0           0            0                    0 (0.0%)          16 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 16, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=147, i=0, icg=0, nicg=0, l=0, total=147
        misc counts      : r=1, pp=0
        cell areas       : b=344.052um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=344.052um^2
        cell capacitance : b=0.057pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.057pF
        sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.211pF, leaf=1.053pF, total=1.265pF
        wire lengths     : top=0.000um, trunk=1538.800um, leaf=7252.980um, total=8791.780um
        hp wire lengths  : top=0.000um, trunk=828.830um, leaf=3739.905um, total=4568.735um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Remaining Transition : {count=16, worst=[0.008ns, 0.007ns, 0.006ns, 0.006ns, 0.006ns, 0.005ns, 0.004ns, 0.003ns, 0.003ns, 0.002ns, ...]} avg=0.003ns sd=0.003ns sum=0.054ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.100ns count=23 avg=0.082ns sd=0.012ns min=0.034ns max=0.099ns {1 <= 0.060ns, 4 <= 0.080ns, 14 <= 0.090ns, 3 <= 0.095ns, 1 <= 0.100ns}
        Leaf  : target=0.100ns count=125 avg=0.094ns sd=0.007ns min=0.060ns max=0.108ns {0 <= 0.060ns, 4 <= 0.080ns, 25 <= 0.090ns, 35 <= 0.095ns, 45 <= 0.100ns} {11 <= 0.105ns, 5 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: CLKBUFX4: 126 CLKBUFX3: 19 BUFX2: 2 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/sdc_cons: insertion delay [min=0.214, max=0.276], skew [0.061 vs 0.102]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/sdc_cons: insertion delay [min=0.214, max=0.276], skew [0.061 vs 0.102]
      Legalizer API calls during this step: 52 succeeded with high effort: 52 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 148, nets tested: 148, nets violation detected: 16, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 16, nets unsuccessful: 16, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=147, i=0, icg=0, nicg=0, l=0, total=147
      misc counts      : r=1, pp=0
      cell areas       : b=344.052um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=344.052um^2
      cell capacitance : b=0.057pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.057pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.211pF, leaf=1.053pF, total=1.265pF
      wire lengths     : top=0.000um, trunk=1538.800um, leaf=7252.980um, total=8791.780um
      hp wire lengths  : top=0.000um, trunk=828.830um, leaf=3739.905um, total=4568.735um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Remaining Transition : {count=16, worst=[0.008ns, 0.007ns, 0.006ns, 0.006ns, 0.006ns, 0.005ns, 0.004ns, 0.003ns, 0.003ns, 0.002ns, ...]} avg=0.003ns sd=0.003ns sum=0.054ns
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.100ns count=23 avg=0.082ns sd=0.012ns min=0.034ns max=0.099ns {1 <= 0.060ns, 4 <= 0.080ns, 14 <= 0.090ns, 3 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=125 avg=0.094ns sd=0.007ns min=0.060ns max=0.108ns {0 <= 0.060ns, 4 <= 0.080ns, 25 <= 0.090ns, 35 <= 0.095ns, 45 <= 0.100ns} {11 <= 0.105ns, 5 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBUFX4: 126 CLKBUFX3: 19 BUFX2: 2 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/sdc_cons: insertion delay [min=0.214, max=0.276, avg=0.252, sd=0.011], skew [0.061 vs 0.102], 100% {0.214, 0.276} (wid=0.021 ws=0.019) (gid=0.255 gs=0.044)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/sdc_cons: insertion delay [min=0.214, max=0.276, avg=0.252, sd=0.011], skew [0.061 vs 0.102], 100% {0.214, 0.276} (wid=0.021 ws=0.019) (gid=0.255 gs=0.044)
    Buffering to fix DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      PRO Statistics: Fix Skew (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=147, i=0, icg=0, nicg=0, l=0, total=147
        misc counts      : r=1, pp=0
        cell areas       : b=344.052um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=344.052um^2
        cell capacitance : b=0.057pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.057pF
        sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.211pF, leaf=1.053pF, total=1.265pF
        wire lengths     : top=0.000um, trunk=1538.800um, leaf=7252.980um, total=8791.780um
        hp wire lengths  : top=0.000um, trunk=828.830um, leaf=3739.905um, total=4568.735um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
        Remaining Transition : {count=16, worst=[0.008ns, 0.007ns, 0.006ns, 0.006ns, 0.006ns, 0.005ns, 0.004ns, 0.003ns, 0.003ns, 0.002ns, ...]} avg=0.003ns sd=0.003ns sum=0.054ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.100ns count=23 avg=0.082ns sd=0.012ns min=0.034ns max=0.099ns {1 <= 0.060ns, 4 <= 0.080ns, 14 <= 0.090ns, 3 <= 0.095ns, 1 <= 0.100ns}
        Leaf  : target=0.100ns count=125 avg=0.094ns sd=0.007ns min=0.060ns max=0.108ns {0 <= 0.060ns, 4 <= 0.080ns, 25 <= 0.090ns, 35 <= 0.095ns, 45 <= 0.100ns} {11 <= 0.105ns, 5 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: CLKBUFX4: 126 CLKBUFX3: 19 BUFX2: 2 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/sdc_cons: insertion delay [min=0.214, max=0.276, avg=0.252, sd=0.011], skew [0.061 vs 0.102], 100% {0.214, 0.276} (wid=0.021 ws=0.019) (gid=0.255 gs=0.044)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/sdc_cons: insertion delay [min=0.214, max=0.276, avg=0.252, sd=0.011], skew [0.061 vs 0.102], 100% {0.214, 0.276} (wid=0.021 ws=0.019) (gid=0.255 gs=0.044)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
    Leaving CCOpt scope - ClockRefiner...
    Soft fixed 147 clock instances.
    Performing Single Pass Refine Place.
*** Starting refinePlace (0:08:41 mem=1759.0M) ***
Total net bbox length = 8.827e+04 (4.457e+04 4.371e+04) (ext = 3.486e+03)
Move report: Detail placement moves 1 insts, mean move: 0.20 um, max move: 0.20 um 
	Max move on inst (g143663__1666): (165.00, 54.53) --> (165.20, 54.53)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1759.0MB
Summary Report:
Instances move: 1 (out of 5446 movable)
Instances flipped: 0
Mean displacement: 0.20 um
Max displacement: 0.20 um (Instance: g143663__1666) (165, 54.53) -> (165.2, 54.53)
	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: AOI22XL
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 8.827e+04 (4.457e+04 4.371e+04) (ext = 3.486e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1759.0MB
*** Finished refinePlace (0:08:41 mem=1759.0M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2225).
    Restoring pStatusCts on 147 clock instances.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  PostConditioning done.
Net route status summary:
  Clock:       148 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=148, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5428 (unrouted=63, trialRouted=5365, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=63, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for max_delay:setup.late...
  Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=147, i=0, icg=0, nicg=0, l=0, total=147
    misc counts      : r=1, pp=0
    cell areas       : b=344.052um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=344.052um^2
    cell capacitance : b=0.057pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.057pF
    sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.211pF, leaf=1.053pF, total=1.265pF
    wire lengths     : top=0.000um, trunk=1538.800um, leaf=7252.980um, total=8791.780um
    hp wire lengths  : top=0.000um, trunk=828.830um, leaf=3739.905um, total=4568.735um
  Clock DAG net violations after post-conditioning:
    Remaining Transition : {count=16, worst=[0.008ns, 0.007ns, 0.006ns, 0.006ns, 0.006ns, 0.005ns, 0.004ns, 0.003ns, 0.003ns, 0.002ns, ...]} avg=0.003ns sd=0.003ns sum=0.054ns
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.100ns count=23 avg=0.082ns sd=0.012ns min=0.034ns max=0.099ns {1 <= 0.060ns, 4 <= 0.080ns, 14 <= 0.090ns, 3 <= 0.095ns, 1 <= 0.100ns}
    Leaf  : target=0.100ns count=125 avg=0.094ns sd=0.007ns min=0.060ns max=0.108ns {0 <= 0.060ns, 4 <= 0.080ns, 25 <= 0.090ns, 35 <= 0.095ns, 45 <= 0.100ns} {11 <= 0.105ns, 5 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLKBUFX4: 126 CLKBUFX3: 19 BUFX2: 2 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/sdc_cons: insertion delay [min=0.214, max=0.276, avg=0.252, sd=0.011], skew [0.061 vs 0.102], 100% {0.214, 0.276} (wid=0.021 ws=0.019) (gid=0.255 gs=0.044)
  Skew group summary after post-conditioning:
    skew_group clk/sdc_cons: insertion delay [min=0.214, max=0.276, avg=0.252, sd=0.011], skew [0.061 vs 0.102], 100% {0.214, 0.276} (wid=0.021 ws=0.019) (gid=0.255 gs=0.044)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.9 real=0:00:00.9)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------------------------------------
  Cell type                     Count    Area       Capacitance
  -------------------------------------------------------------
  Buffers                        147     344.052       0.057
  Inverters                        0       0.000       0.000
  Integrated Clock Gates           0       0.000       0.000
  Non-Integrated Clock Gates       0       0.000       0.000
  Clock Logic                      0       0.000       0.000
  All                            147     344.052       0.057
  -------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk     1538.800
  Leaf      7252.980
  Total     8791.780
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk        828.830
  Leaf        3739.905
  Total       4568.735
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.057    0.211    0.268
  Leaf     0.437    1.053    1.490
  Total    0.494    1.265    1.759
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  2078     0.437     0.000       0.000      0.000    0.000
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  Remaining Transition    ns        16       0.003       0.003      0.054    [0.008, 0.007, 0.006, 0.006, 0.006, 0.005, 0.004, 0.003, 0.003, 0.002, ...]
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                 Over Target
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.100       23      0.082       0.012      0.034    0.099    {1 <= 0.060ns, 4 <= 0.080ns, 14 <= 0.090ns, 3 <= 0.095ns, 1 <= 0.100ns}                                        -
  Leaf        0.100      125      0.094       0.007      0.060    0.108    {0 <= 0.060ns, 4 <= 0.080ns, 25 <= 0.090ns, 35 <= 0.095ns, 45 <= 0.100ns}    {11 <= 0.105ns, 5 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -----------------------------------------
  Name        Type      Inst     Inst Area 
                        Count    (um^2)
  -----------------------------------------
  CLKBUFX4    buffer     126      301.644
  CLKBUFX3    buffer      19       38.988
  BUFX2       buffer       2        3.420
  -----------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner             Skew Group      Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  max_delay:setup.late    clk/sdc_cons    0.214     0.276     0.061       0.102         0.019           0.001           0.252        0.011     100% {0.214, 0.276}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner             Skew Group      Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  max_delay:setup.late    clk/sdc_cons    0.214     0.276     0.061       0.102         0.019           0.001           0.252        0.011     100% {0.214, 0.276}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 299 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 10 violating pins:
  ======================================================================
  
  Target and measured clock slews (in ns):
  
  ----------------------------------------------------------------------------------------------------------------
  Half corner           Violation  Slew    Slew      Dont   Ideal  Target          Pin
                        amount     target  achieved  touch  net?   source          
                                                     net?                          
  ----------------------------------------------------------------------------------------------------------------
  max_delay:setup.late    0.008    0.100    0.108    N      N      auto extracted  datamem_data_ram_reg[51][10]/CK
  max_delay:setup.late    0.008    0.100    0.108    N      N      auto extracted  datamem_data_ram_reg[51][12]/CK
  max_delay:setup.late    0.008    0.100    0.108    N      N      auto extracted  datamem_data_ram_reg[51][15]/CK
  max_delay:setup.late    0.008    0.100    0.108    N      N      auto extracted  datamem_data_ram_reg[52][23]/CK
  max_delay:setup.late    0.008    0.100    0.108    N      N      auto extracted  datamem_data_ram_reg[53][23]/CK
  max_delay:setup.late    0.008    0.100    0.108    N      N      auto extracted  datamem_data_ram_reg[54][10]/CK
  max_delay:setup.late    0.008    0.100    0.108    N      N      auto extracted  datamem_data_ram_reg[54][13]/CK
  max_delay:setup.late    0.008    0.100    0.108    N      N      auto extracted  datamem_data_ram_reg[55][10]/CK
  max_delay:setup.late    0.008    0.100    0.108    N      N      auto extracted  datamem_data_ram_reg[55][13]/CK
  max_delay:setup.late    0.008    0.100    0.108    N      N      auto extracted  CTS_ccl_a_buf_00033/Y
  ----------------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1812.7)
Total number of fetched objects 5513
Total number of fetched objects 5513
End delay calculation. (MEM=1839.99 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1839.99 CPU=0:00:00.5 REAL=0:00:01.0)
	Clock: clk, View: wc, Ideal Latency: 0, Propagated Latency: 0.252156
	 Executing: set_clock_latency -source -early -max -rise -0.252156 [get_pins clk]
	Clock: clk, View: wc, Ideal Latency: 0, Propagated Latency: 0.252156
	 Executing: set_clock_latency -source -late -max -rise -0.252156 [get_pins clk]
	Clock: clk, View: wc, Ideal Latency: 0, Propagated Latency: 0.260875
	 Executing: set_clock_latency -source -early -max -fall -0.260875 [get_pins clk]
	Clock: clk, View: wc, Ideal Latency: 0, Propagated Latency: 0.260875
	 Executing: set_clock_latency -source -late -max -fall -0.260875 [get_pins clk]
	Clock: clk, View: bc, Ideal Latency: 0, Propagated Latency: 0.081548
	 Executing: set_clock_latency -source -early -min -rise -0.081548 [get_pins clk]
	Clock: clk, View: bc, Ideal Latency: 0, Propagated Latency: 0.081548
	 Executing: set_clock_latency -source -late -min -rise -0.081548 [get_pins clk]
	Clock: clk, View: bc, Ideal Latency: 0, Propagated Latency: 0.0846249
	 Executing: set_clock_latency -source -early -min -fall -0.0846249 [get_pins clk]
	Clock: clk, View: bc, Ideal Latency: 0, Propagated Latency: 0.0846249
	 Executing: set_clock_latency -source -late -min -fall -0.0846249 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:00.9 real=0:00:00.9)
Clock DAG stats after update timingGraph:
  cell counts      : b=147, i=0, icg=0, nicg=0, l=0, total=147
  misc counts      : r=1, pp=0
  cell areas       : b=344.052um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=344.052um^2
  cell capacitance : b=0.057pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.057pF
  sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
  wire capacitance : top=0.000pF, trunk=0.211pF, leaf=1.053pF, total=1.265pF
  wire lengths     : top=0.000um, trunk=1538.800um, leaf=7252.980um, total=8791.780um
  hp wire lengths  : top=0.000um, trunk=828.830um, leaf=3739.905um, total=4568.735um
Clock DAG net violations after update timingGraph:
  Remaining Transition : {count=16, worst=[0.008ns, 0.007ns, 0.006ns, 0.006ns, 0.006ns, 0.005ns, 0.004ns, 0.003ns, 0.003ns, 0.002ns, ...]} avg=0.003ns sd=0.003ns sum=0.054ns
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.100ns count=23 avg=0.082ns sd=0.012ns min=0.034ns max=0.099ns {1 <= 0.060ns, 4 <= 0.080ns, 14 <= 0.090ns, 3 <= 0.095ns, 1 <= 0.100ns}
  Leaf  : target=0.100ns count=125 avg=0.094ns sd=0.007ns min=0.060ns max=0.108ns {0 <= 0.060ns, 4 <= 0.080ns, 25 <= 0.090ns, 35 <= 0.095ns, 45 <= 0.100ns} {11 <= 0.105ns, 5 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUFX4: 126 CLKBUFX3: 19 BUFX2: 2 
Primary reporting skew groups after update timingGraph:
  skew_group clk/sdc_cons: insertion delay [min=0.214, max=0.276, avg=0.252, sd=0.011], skew [0.061 vs 0.102], 100% {0.214, 0.276} (wid=0.021 ws=0.019) (gid=0.255 gs=0.044)
Skew group summary after update timingGraph:
  skew_group clk/sdc_cons: insertion delay [min=0.214, max=0.276, avg=0.252, sd=0.011], skew [0.061 vs 0.102], 100% {0.214, 0.276} (wid=0.021 ws=0.019) (gid=0.255 gs=0.044)
Logging CTS constraint violations...
  Clock tree clk has 12 slew violations.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 20 slew violations below cell CTS_ccl_a_buf_00033 (a lib_cell CLKBUFX4) at (38.600,119.510), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00033/Y with a slew time target of 0.100ns. Achieved a slew time of 0.108ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 20 slew violations below cell CTS_ccl_a_buf_00046 (a lib_cell CLKBUFX4) at (68.000,47.690), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00046/Y with a slew time target of 0.100ns. Achieved a slew time of 0.107ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 20 slew violations below cell CTS_ccl_a_buf_00039 (a lib_cell CLKBUFX4) at (22.000,160.550), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00039/Y with a slew time target of 0.100ns. Achieved a slew time of 0.106ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 20 slew violations below cell CTS_ccl_a_buf_00059 (a lib_cell CLKBUFX4) at (20.400,54.530), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00059/Y with a slew time target of 0.100ns. Achieved a slew time of 0.106ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 17 slew violations below cell CTS_ccl_a_buf_00016 (a lib_cell CLKBUFX4) at (92.600,85.310), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00016/Y with a slew time target of 0.100ns. Achieved a slew time of 0.106ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 18 slew violations below cell CTS_ccl_a_buf_00029 (a lib_cell CLKBUFX4) at (20.400,85.310), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00029/Y with a slew time target of 0.100ns. Achieved a slew time of 0.105ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 17 slew violations below cell CTS_ccl_a_buf_00122 (a lib_cell CLKBUFX4) at (155.600,81.890), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00122/Y with a slew time target of 0.100ns. Achieved a slew time of 0.104ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 18 slew violations below cell CTS_ccl_a_buf_00078 (a lib_cell CLKBUFX4) at (112.800,126.350), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00078/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 19 slew violations below cell CTS_ccl_a_buf_00010 (a lib_cell CLKBUFX4) at (52.200,140.030), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00010/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 17 slew violations below cell CTS_ccl_a_buf_00073 (a lib_cell CLKBUFX4) at (128.400,104.120), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00073/Y with a slew time target of 0.100ns. Achieved a slew time of 0.102ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 19 slew violations below cell CTS_ccl_a_buf_00036 (a lib_cell CLKBUFX4) at (38.800,85.310), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00036/Y with a slew time target of 0.100ns. Achieved a slew time of 0.101ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 18 slew violations below cell CTS_ccl_a_buf_00007 (a lib_cell CLKBUFX4) at (89.800,116.090), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00007/Y with a slew time target of 0.100ns. Achieved a slew time of 0.101ns.

Type 'man IMPCCOPT-1007' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:01.0 real=0:00:01.0)
Runtime done. (took cpu=0:00:23.5 real=0:00:23.4)
Runtime Summary
===============
Clock Runtime:  (49%) Core CTS          11.50 (Init 0.76, Construction 2.40, Implementation 6.46, eGRPC 0.58, PostConditioning 0.78, Other 0.51)
Clock Runtime:  (44%) CTS services      10.36 (RefinePlace 0.56, EarlyGlobalClock 0.50, NanoRoute 9.02, ExtractRC 0.28, TimingAnalysis 0.00)
Clock Runtime:   (6%) Other CTS          1.57 (Init 0.26, CongRepair/EGR-DP 0.39, TimingUpdate 0.93, Other 0.00)
Clock Runtime: (100%) Total             23.43

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1449.8M, totSessionCpu=0:08:42 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
*** InitOpt #2 [begin] : totSession cpu/real = 0:08:42.3/0:26:32.5 (0.3), mem = 1729.9M
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1473.7M, totSessionCpu=0:08:43 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1746.9M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1760.91)
Total number of fetched objects 5513
End delay calculation. (MEM=1788.1 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1788.1 CPU=0:00:00.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:08:44 mem=1788.1M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.186  |  5.186  |  7.870  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    129 (258)     |   -0.340   |    129 (258)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.691%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1481.7M, totSessionCpu=0:08:44 **
*** InitOpt #2 [finish] : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:08:44.2/0:26:34.4 (0.3), mem = 1754.4M
** INFO : this run is activating low effort ccoptDesign flow
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] : totSession cpu/real = 0:08:44.3/0:26:34.5 (0.3), mem = 1758.4M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        148 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:08:44.9/0:26:35.2 (0.3), mem = 1958.5M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 1958.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1958.5M) ***
*** Starting optimizing excluded clock nets MEM= 1958.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1958.5M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #5 [begin] : totSession cpu/real = 0:08:45.0/0:26:35.2 (0.3), mem = 1958.5M
Info: 148 nets with fixed/cover wires excluded.
Info: 148 clock nets excluded from IPO operation.
*** DrvOpt #5 [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:08:45.8/0:26:36.0 (0.3), mem = 1865.5M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #6 [begin] : totSession cpu/real = 0:08:45.9/0:26:36.1 (0.3), mem = 1865.5M
Info: 148 nets with fixed/cover wires excluded.
Info: 148 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   253|   541|    -0.40|     0|     0|     0.00|     0|     0|     0|     0|     5.19|     0.00|       0|       0|       0| 76.69%|          |         |
|   128|   256|    -0.03|     0|     0|     0.00|     0|     0|     0|     0|     5.19|     0.00|     214|       0|      55| 78.00%| 0:00:00.0|  1954.5M|
|    24|    48|    -0.03|     0|     0|     0.00|     0|     0|     0|     0|     5.19|     0.00|      11|       0|     116| 78.26%| 0:00:01.0|  1954.5M|
|    10|    20|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     5.19|     0.00|      17|       0|       6| 78.37%| 0:00:00.0|  1954.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        148 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 10 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    10 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=1954.5M) ***

*** Starting refinePlace (0:08:48 mem=1951.5M) ***
Total net bbox length = 8.857e+04 (4.467e+04 4.390e+04) (ext = 3.486e+03)
Move report: Detail placement moves 593 insts, mean move: 3.65 um, max move: 25.54 um 
	Max move on inst (FE_OFC1629_n_1839): (73.60, 131.48) --> (75.20, 107.54)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1954.5MB
Summary Report:
Instances move: 593 (out of 5541 movable)
Instances flipped: 0
Mean displacement: 3.65 um
Max displacement: 25.54 um (Instance: FE_OFC1629_n_1839) (73.6, 131.48) -> (75.2, 107.54)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 9.035e+04 (4.565e+04 4.470e+04) (ext = 3.484e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1954.5MB
*** Finished refinePlace (0:08:49 mem=1954.5M) ***
*** maximum move = 25.54 um ***
*** Finished re-routing un-routed nets (1951.5M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1951.5M) ***
*** DrvOpt #6 [finish] : cpu/real = 0:00:02.8/0:00:02.8 (1.0), totSession cpu/real = 0:08:48.6/0:26:38.9 (0.3), mem = 1868.4M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1574.4M, totSessionCpu=0:08:49 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 148 nets with fixed/cover wires excluded.
Info: 148 clock nets excluded from IPO operation.
*** GlobalOpt #2 [begin] : totSession cpu/real = 0:08:48.7/0:26:38.9 (0.3), mem = 1868.4M
*info: 148 clock nets excluded
*info: 2 special nets excluded.
*info: 63 no-driver nets excluded.
*info: 148 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|            End Point            |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|   0.000|   0.000|   78.37%|   0:00:00.0| 1925.7M|        wc|       NA| NA                              |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1925.7M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1925.7M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        148 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #2 [finish] : cpu/real = 0:00:01.5/0:00:01.4 (1.0), totSession cpu/real = 0:08:50.1/0:26:40.3 (0.3), mem = 1866.6M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 148 nets with fixed/cover wires excluded.
Info: 148 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #4 [begin] : totSession cpu/real = 0:08:50.2/0:26:40.4 (0.3), mem = 1923.8M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 78.37
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   78.37%|        -|   0.100|   0.000|   0:00:00.0| 1925.8M|
|   78.37%|        0|   0.100|   0.000|   0:00:00.0| 1925.8M|
|   78.37%|        0|   0.100|   0.000|   0:00:00.0| 1925.8M|
|   76.89%|      242|   0.100|   0.000|   0:00:01.0| 1949.4M|
|   76.84%|       13|   0.100|   0.000|   0:00:00.0| 1949.4M|
|   76.84%|        0|   0.100|   0.000|   0:00:00.0| 1949.4M|
|   76.84%|        0|   0.100|   0.000|   0:00:00.0| 1949.4M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 76.84
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        148 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:02.0) (real = 0:00:02.0) **
*** AreaOpt #4 [finish] : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:08:52.2/0:26:42.4 (0.3), mem = 1949.4M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1868.36M, totSessionCpu=0:08:52).
Begin: GigaOpt DRV Optimization
*** DrvOpt #7 [begin] : totSession cpu/real = 0:08:52.3/0:26:42.5 (0.3), mem = 1868.4M
Info: 148 nets with fixed/cover wires excluded.
Info: 148 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    19|    38|    -0.47|     0|     0|     0.00|     0|     0|     0|     0|     5.19|     0.00|       0|       0|       0| 76.84%|          |         |
|    16|    32|    -0.03|     0|     0|     0.00|     0|     0|     0|     0|     5.19|     0.00|      18|       0|       5| 76.95%| 0:00:00.0|  1955.3M|
|    13|    26|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     5.19|     0.00|      12|       0|       3| 77.02%| 0:00:00.0|  1955.3M|
|    11|    22|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     5.19|     0.00|      10|       0|       2| 77.09%| 0:00:01.0|  1955.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        148 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 11 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    11 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=1955.3M) ***

*** Starting refinePlace (0:08:54 mem=1952.3M) ***
Total net bbox length = 8.832e+04 (4.454e+04 4.378e+04) (ext = 3.485e+03)
Move report: Detail placement moves 57 insts, mean move: 4.57 um, max move: 15.08 um 
	Max move on inst (FE_OFC1821_n_1842): (77.60, 52.82) --> (76.20, 66.50)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1955.4MB
Summary Report:
Instances move: 57 (out of 5339 movable)
Instances flipped: 0
Mean displacement: 4.57 um
Max displacement: 15.08 um (Instance: FE_OFC1821_n_1842) (77.6, 52.82) -> (76.2, 66.5)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 8.855e+04 (4.467e+04 4.388e+04) (ext = 3.485e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1955.4MB
*** Finished refinePlace (0:08:54 mem=1955.4M) ***
*** maximum move = 15.08 um ***
*** Finished re-routing un-routed nets (1952.4M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1952.4M) ***
*** DrvOpt #7 [finish] : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:08:54.2/0:26:44.4 (0.3), mem = 1868.3M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.03min real=0.03min mem=1868.3M)
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.186  |  5.186  |  7.870  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      2 (4)       |   -0.147   |      2 (4)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.086%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 1574.3M, totSessionCpu=0:08:54 **
Info: 148 nets with fixed/cover wires excluded.
Info: 148 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #5 [begin] : totSession cpu/real = 0:08:54.5/0:26:44.7 (0.3), mem = 1919.7M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 77.09
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   77.09%|        -|   0.000|   0.000|   0:00:00.0| 1925.7M|
|   76.57%|      131|   0.000|   0.000|   0:00:09.0| 2071.7M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 76.57
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        148 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:09.6) (real = 0:00:10.0) **
*** AreaOpt #5 [finish] : cpu/real = 0:00:09.6/0:00:09.6 (1.0), totSession cpu/real = 0:09:04.1/0:26:54.3 (0.3), mem = 2071.7M
End: Area Reclaim Optimization (cpu=0:00:10, real=0:00:10, mem=1918.57M, totSessionCpu=0:09:04).
Info: 148 nets with fixed/cover wires excluded.
Info: 148 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #6 [begin] : totSession cpu/real = 0:09:04.1/0:26:54.4 (0.3), mem = 1975.8M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.078  TNS Slack 0.000 Density 76.57
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   76.57%|        -|   0.078|   0.000|   0:00:00.0| 1975.8M|
|   76.57%|        0|   0.078|   0.000|   0:00:00.0| 1975.8M|
|   76.57%|        0|   0.078|   0.000|   0:00:00.0| 1975.8M|
|   76.56%|        2|   0.078|   0.000|   0:00:01.0| 1994.9M|
|   76.55%|        8|   0.078|   0.000|   0:00:00.0| 1999.4M|
|   76.55%|        0|   0.078|   0.000|   0:00:00.0| 1999.4M|
|   76.55%|        0|   0.078|   0.000|   0:00:00.0| 1999.4M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.078  TNS Slack 0.000 Density 76.55
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        148 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.3) (real = 0:00:01.0) **
*** Starting refinePlace (0:09:05 mem=1999.4M) ***
Total net bbox length = 8.759e+04 (4.424e+04 4.335e+04) (ext = 3.485e+03)
Move report: Detail placement moves 104 insts, mean move: 1.91 um, max move: 12.20 um 
	Max move on inst (FE_OFC1845_n_1846): (52.00, 141.74) --> (39.80, 141.74)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2002.5MB
Summary Report:
Instances move: 104 (out of 5246 movable)
Instances flipped: 0
Mean displacement: 1.91 um
Max displacement: 12.20 um (Instance: FE_OFC1845_n_1846) (52, 141.74) -> (39.8, 141.74)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 8.770e+04 (4.432e+04 4.339e+04) (ext = 3.484e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2002.5MB
*** Finished refinePlace (0:09:06 mem=2002.5M) ***
*** maximum move = 12.20 um ***
*** Finished re-routing un-routed nets (1999.5M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1999.5M) ***
*** AreaOpt #6 [finish] : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:09:05.6/0:26:55.9 (0.3), mem = 1999.5M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=1919.39M, totSessionCpu=0:09:06).
Starting local wire reclaim
*** Starting refinePlace (0:09:06 mem=1919.4M) ***
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:01.0)***
Timing cost in AAE based: 440.3680170355219161
Move report: Detail placement moves 1724 insts, mean move: 4.44 um, max move: 32.12 um 
	Max move on inst (FE_OFC958_n_1863): (78.60, 25.46) --> (90.20, 45.98)
	Runtime: CPU: 0:00:02.9 REAL: 0:00:03.0 MEM: 1926.4MB
Summary Report:
Instances move: 1724 (out of 5246 movable)
Instances flipped: 0
Mean displacement: 4.44 um
Max displacement: 32.12 um (Instance: FE_OFC958_n_1863) (78.6, 25.46) -> (90.2, 45.98)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:02.9 REAL: 0:00:03.0 MEM: 1926.4MB
*** Finished refinePlace (0:09:09 mem=1926.4M) ***
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 6708 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6708
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 148  Num Prerouted Wires = 6055
[NR-eGR] Read 5460 nets ( ignored 148 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5312
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5312 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 9.251784e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         8( 0.07%)   ( 0.07%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         8( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  21889 
[NR-eGR]  Metal2   (2V)         35497  30890 
[NR-eGR]  Metal3   (3H)         43455   4005 
[NR-eGR]  Metal4   (4V)         17530    993 
[NR-eGR]  Metal5   (5H)          9102     88 
[NR-eGR]  Metal6   (6V)           831     21 
[NR-eGR]  Metal7   (7H)           121     10 
[NR-eGR]  Metal8   (8V)            17      8 
[NR-eGR]  Metal9   (9H)            52      4 
[NR-eGR]  Metal10  (10V)            1      2 
[NR-eGR]  Metal11  (11H)            1      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       106607  57910 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 86018um
[NR-eGR] Total length: 106607um, number of vias: 57910
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.21 sec, Real: 0.22 sec, Curr Mem: 1905.89 MB )
Extraction called for design 't1c_riscv_cpu' of instances=5393 and nets=5523 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1905.887M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #3 [begin] : totSession cpu/real = 0:09:09.1/0:26:59.3 (0.3), mem = 1925.0M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        148 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #3 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.9), totSession cpu/real = 0:09:09.1/0:26:59.3 (0.3), mem = 1925.0M
End: GigaOpt Route Type Constraints Refinement
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1914.96)
Total number of fetched objects 5460
End delay calculation. (MEM=1933.37 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1933.37 CPU=0:00:00.6 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #8 [begin] : totSession cpu/real = 0:09:10.0/0:27:00.2 (0.3), mem = 1933.4M
Info: 148 nets with fixed/cover wires excluded.
Info: 148 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   256|   701|    -0.76|     0|     0|     0.00|     0|     0|     0|     0|     5.19|     0.00|       0|       0|       0| 76.55%|          |         |
|    10|    20|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     5.19|     0.00|     211|       2|     137| 77.77%| 0:00:00.0|  2037.9M|
|     2|     4|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|     5.19|     0.00|       1|       0|       8| 77.78%| 0:00:00.0|  2037.9M|
|     1|     2|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|     5.19|     0.00|       0|       0|       1| 77.78%| 0:00:00.0|  2037.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        148 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=2037.9M) ***

*** DrvOpt #8 [finish] : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:09:11.8/0:27:02.0 (0.3), mem = 1919.8M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:09:12 mem=1919.8M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 4.657%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1919.8M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 559 insts, mean move: 3.02 um, max move: 26.26 um 
	Max move on inst (FE_OFC2044_n_1340): (75.20, 90.44) --> (91.20, 100.70)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1922.9MB
Summary Report:
Instances move: 559 (out of 5460 movable)
Instances flipped: 0
Mean displacement: 3.02 um
Max displacement: 26.26 um (Instance: FE_OFC2044_n_1340) (75.2, 90.44) -> (91.2, 100.7)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1922.9MB
*** Finished refinePlace (0:09:12 mem=1922.9M) ***
Begin checking placement ... (start mem=1919.9M, init mem=1919.9M)
*info: Placed = 5607           (Fixed = 147)
*info: Unplaced = 0           
Placement Density:77.78%(21882/28132)
Placement Density (including fixed std cells):77.78%(21882/28132)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1919.9M)
Register exp ratio and priority group on 0 nets on 5674 nets : 

Active setup views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 't1c_riscv_cpu' of instances=5607 and nets=5737 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1904.492M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1908.52)
Total number of fetched objects 5674
End delay calculation. (MEM=1928.45 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1928.45 CPU=0:00:00.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:09:13 mem=1928.5M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 6708 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6708
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 148  Num Prerouted Wires = 6055
[NR-eGR] Read 5674 nets ( ignored 148 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5526
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5526 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 9.435267e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         6( 0.05%)   ( 0.05%) 
[NR-eGR]  Metal3 ( 3)         3( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         9( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1936.46 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:31, real = 0:00:31, mem = 1609.2M, totSessionCpu=0:09:13 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.191  |  5.191  |  7.921  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.783%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:31, real = 0:00:32, mem = 1611.1M, totSessionCpu=0:09:14 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
WARNING   IMPSP-105           18  'setPlaceMode -maxRouteLayer' will becom...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1284        1  None of the library cells specified in %...
WARNING   IMPCCOPT-1286        2  The pattern '%s' specified in %s does no...
WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-1007       12  Did not meet the max transition constrai...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 43 warning(s), 0 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:00:55.0/0:00:55.7 (1.0), totSession cpu/real = 0:09:13.7/0:27:04.7 (0.3), mem = 1917.9M
#% End ccopt_design (date=01/31 18:50:00, total cpu=0:00:55.0, real=0:00:56.0, peak res=1720.0M, current mem=1518.6M)
<CMD> ctd_win
Clock tree timing engine global stage delay update for max_delay:setup.late...
Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
invalid command name "ccopt_deisgn"
<CMD> ccopt_design
#% Begin ccopt_design (date=01/31 18:54:22, mem=1524.1M)
*** ccopt_design #2 [begin] : totSession cpu/real = 0:10:26.6/0:31:26.4 (0.3), mem = 1870.3M
Runtime...
**INFO: User's settings:
setNanoRouteMode -droutePostRouteSpreadWire         1
setNanoRouteMode -droutePostRouteWidenWireRule      LEFSpecialRouteSpec
setNanoRouteMode -extractThirdPartyCompatible       false
setNanoRouteMode -grouteExpTdStdDelay               38.8
setNanoRouteMode -timingEngine                      {}
setExtractRCMode -engine                            preRoute
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -activeSetupViews                        { wc }
setOptMode -autoSetupViews                          { wc}
setOptMode -autoTDGRSetupViews                      { wc}
setOptMode -drcMargin                               0
setOptMode -fixDrc                                  true
setOptMode -optimizeFF                              true
setOptMode -preserveAllSequential                   true
setOptMode -setupTargetSlack                        0
setPlaceMode -maxRouteLayer                         6
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Not setting up route_type 'default_route_type_nonleaf' from CTS mode settings, as it has already been done
Not setting up route_type 'default_route_type_leaf' from CTS mode settings, as it has already been done
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
**WARN: (IMPCCOPT-5046):	Net 'clk' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_5' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_6' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_7' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_1' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_2' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_3' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_4' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_13' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_14' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_15' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_8' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_9' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_10' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_11' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_12' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_20' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_21' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_22' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_16' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (EMS-27):	Message (IMPCCOPT-5046) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPCCOPT-5047):	Found 148 clock net(s) with existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5047' for more detail.
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1870.3M, init mem=1863.0M)
*info: Placed = 5607           (Fixed = 147)
*info: Unplaced = 0           
Placement Density:77.78%(21882/28132)
Placement Density (including fixed std cells):77.78%(21882/28132)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1863.0M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * There are 2 clocks in propagated mode.

Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.1)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 2078 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 2078 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1824.99 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 6708 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6708
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 148  Num Prerouted Wires = 6055
[NR-eGR] Read 5674 nets ( ignored 148 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5526
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5526 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 9.435267e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         6( 0.05%)   ( 0.05%) 
[NR-eGR]  Metal3 ( 3)         3( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         9( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  22317 
[NR-eGR]  Metal2   (2V)         35497  31388 
[NR-eGR]  Metal3   (3H)         44075   4159 
[NR-eGR]  Metal4   (4V)         18117   1053 
[NR-eGR]  Metal5   (5H)          9467     92 
[NR-eGR]  Metal6   (6V)          1114     21 
[NR-eGR]  Metal7   (7H)           121     10 
[NR-eGR]  Metal8   (8V)            17      8 
[NR-eGR]  Metal9   (9H)            52      4 
[NR-eGR]  Metal10  (10V)            1      2 
[NR-eGR]  Metal11  (11H)            1      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       108463  59054 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 88022um
[NR-eGR] Total length: 108463um, number of vias: 59054
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.21 sec, Real: 0.20 sec, Curr Mem: 1807.48 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.2 real=0:00:00.2)
Legalization setup...
Using cell based legalization.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    buffer_cells is set for at least one object
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    original_names is set for at least one object
    route_type is set for at least one object
    target_insertion_delay is set for at least one object
    target_max_trans_sdc is set for at least one object
    target_skew is set for at least one object
    target_skew_wire is set for at least one object
  Private non-default CCOpt properties:
    clock_nets_detailed_routed: 1 (default: false)
Route type trimming info:
  No route type modifications were made.
**WARN: (IMPCCOPT-1286):	The pattern 'buAX*' specified in the buffer_cells property does not match any lib cells.  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
**WARN: (IMPCCOPT-1286):	The pattern 'buBX*' specified in the buffer_cells property does not match any lib cells.  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
**WARN: (IMPCCOPT-1284):	None of the library cells specified in the buffer_cells property are usable. It will not be possible to add cells of this type while balancing -clock_tree clk -power_domain auto-default.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2}
  Inverters:   {INVX3 INVX2 INVX1 INVXL}
  Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 28131.552um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner max_delay:setup, late and power domain auto-default:
  Slew time target (leaf):    0.100ns
  Slew time target (trunk):   0.100ns
  Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.102ns
  Buffer max distance: 77.500um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=77.500um, saturatedSlew=0.090ns, speed=530.458um per ns, cellArea=30.890um^2 per 1000um}
  Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=50.494um, saturatedSlew=0.088ns, speed=597.916um per ns, cellArea=27.092um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=275.102um, saturatedSlew=0.093ns, speed=768.442um per ns, cellArea=54.700um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=275.102um, saturatedSlew=0.093ns, speed=768.656um per ns, cellArea=49.727um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/sdc_cons:
  Sources:                     pin clk
  Total number of sinks:       2078
  Delay constrained sinks:     2078
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner max_delay:setup.late:
  Skew target:                 0.102ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Type 'man IMPCCOPT-1361' for more detail.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Type 'man IMPCCOPT-1361' for more detail.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Type 'man IMPCCOPT-1361' for more detail.
Primary reporting skew groups are:
skew_group clk/sdc_cons with 2078 clock sinks

Clock DAG stats initial state:
  cell counts      : b=147, i=0, icg=0, nicg=0, l=0, total=147
  misc counts      : r=1, pp=0
  cell areas       : b=344.052um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=344.052um^2
  hp wire lengths  : top=0.000um, trunk=828.830um, leaf=3739.905um, total=4568.735um
Clock DAG library cell distribution initial state {count}:
   Bufs: CLKBUFX4: 126 CLKBUFX3: 19 BUFX2: 2 
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:00.6 real=0:00:00.6)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
  Closing all CTD windows due to a clock object being deleted
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.9 real=0:00:00.9)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing optimal clock node locations...
    Computing optimal clock node locations done.
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clk...
          Clock tree timing engine global stage delay update for max_delay:setup.late...
          Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
      Clustering clock_tree clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=149, i=0, icg=0, nicg=0, l=0, total=149
      misc counts      : r=1, pp=0
      cell areas       : b=348.498um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=348.498um^2
      hp wire lengths  : top=0.000um, trunk=884.520um, leaf=3737.215um, total=4621.735um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUFX4: 126 CLKBUFX3: 22 BUFX2: 1 
    Bottom-up phase done. (took cpu=0:00:01.6 real=0:00:01.6)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:10:29 mem=1808.0M) ***
Total net bbox length = 8.812e+04 (4.436e+04 4.376e+04) (ext = 3.431e+03)
Move report: Detail placement moves 823 insts, mean move: 2.11 um, max move: 26.90 um 
	Max move on inst (FE_OFC1831_n_1839): (76.20, 121.22) --> (66.40, 104.12)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1811.1MB
Summary Report:
Instances move: 823 (out of 5609 movable)
Instances flipped: 0
Mean displacement: 2.11 um
Max displacement: 26.90 um (Instance: FE_OFC1831_n_1839) (76.2, 121.22) -> (66.4, 104.12)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 8.929e+04 (4.493e+04 4.436e+04) (ext = 3.430e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1811.1MB
*** Finished refinePlace (0:10:30 mem=1811.1M) ***
    ClockRefiner summary
    All clock instances: Moved 322, flipped 112 and cell swapped 0 (out of a total of 2227).
    The largest move was 4.62 um for datamem_data_ram_reg[3][18].
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for max_delay:setup.late...
    Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------------
    Movement (um)          Number of cells
    --------------------------------------
    [0.2,0.457143)                1
    [0.457143,0.714286)           0
    [0.714286,0.971429)           1
    [0.971429,1.22857)            2
    [1.22857,1.48571)             0
    [1.48571,1.74286)             7
    [1.74286,2)                  13
    --------------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    -------------------------------------------------------------------------------------------------------------------------------------------------------
          2          (160.400,116.090)    (158.400,116.090)    CTS_ccl_a_buf_00363 (a lib_cell CLKBUFX4) at (158.400,116.090), in power domain auto-default
          2          (133.800,71.630)     (131.800,71.630)     CTS_ccl_a_buf_00361 (a lib_cell CLKBUFX4) at (131.800,71.630), in power domain auto-default
          2          (94.800,40.850)      (92.800,40.850)      CTS_ccl_a_buf_00360 (a lib_cell CLKBUFX4) at (92.800,40.850), in power domain auto-default
          2          (97.400,157.130)     (95.400,157.130)     CTS_ccl_a_buf_00356 (a lib_cell CLKBUFX4) at (95.400,157.130), in power domain auto-default
          2          (107.200,112.670)    (105.200,112.670)    CTS_ccl_a_buf_00352 (a lib_cell CLKBUFX4) at (105.200,112.670), in power domain auto-default
          2          (24.400,93.860)      (22.400,93.860)      CTS_ccl_a_buf_00351 (a lib_cell CLKBUFX4) at (22.400,93.860), in power domain auto-default
          2          (52.600,81.890)      (50.600,81.890)      CTS_ccl_a_buf_00348 (a lib_cell CLKBUFX4) at (50.600,81.890), in power domain auto-default
          2          (51.400,40.850)      (49.400,40.850)      CTS_ccl_a_buf_00347 (a lib_cell CLKBUFX4) at (49.400,40.850), in power domain auto-default
          2          (73.800,61.370)      (71.800,61.370)      CTS_ccl_a_buf_00346 (a lib_cell CLKBUFX4) at (71.800,61.370), in power domain auto-default
          2          (49.400,157.130)     (47.400,157.130)     CTS_ccl_a_buf_00342 (a lib_cell CLKBUFX4) at (47.400,157.130), in power domain auto-default
    -------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.4 real=0:00:00.4)
    Clock DAG stats after 'Clustering':
      cell counts      : b=149, i=0, icg=0, nicg=0, l=0, total=149
      misc counts      : r=1, pp=0
      cell areas       : b=348.498um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=348.498um^2
      cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.251pF, leaf=0.985pF, total=1.236pF
      wire lengths     : top=0.000um, trunk=1828.390um, leaf=6540.885um, total=8369.275um
      hp wire lengths  : top=0.000um, trunk=910.430um, leaf=3772.520um, total=4682.950um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=7, worst=[0.004ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns]} avg=0.002ns sd=0.001ns sum=0.013ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.100ns count=24 avg=0.072ns sd=0.012ns min=0.042ns max=0.095ns {4 <= 0.060ns, 14 <= 0.080ns, 4 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=126 avg=0.092ns sd=0.005ns min=0.073ns max=0.104ns {0 <= 0.060ns, 1 <= 0.080ns, 42 <= 0.090ns, 37 <= 0.095ns, 39 <= 0.100ns} {7 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUFX4: 126 CLKBUFX3: 22 BUFX2: 1 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/sdc_cons: insertion delay [min=0.222, max=0.282, avg=0.254, sd=0.014], skew [0.060 vs 0.102], 100% {0.222, 0.282} (wid=0.023 ws=0.021) (gid=0.262 gs=0.044)
    Skew group summary after 'Clustering':
      skew_group clk/sdc_cons: insertion delay [min=0.222, max=0.282, avg=0.254, sd=0.014], skew [0.060 vs 0.102], 100% {0.222, 0.282} (wid=0.023 ws=0.021) (gid=0.262 gs=0.044)
    Legalizer API calls during this step: 3547 succeeded with high effort: 3547 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:02.0 real=0:00:02.0)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:       150 (unrouted=150, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5589 (unrouted=63, trialRouted=5526, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=63, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 150 nets for routing of which 150 have one or more fixed wires.
(ccopt eGR): Start to route 150 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7704 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7704
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5676 nets ( ignored 5526 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 150 clock nets ( 150 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 150
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 150 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.062650e+03um
[NR-eGR] Create a new net group with 10 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 10 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.512380e+03um
[NR-eGR] Create a new net group with 10 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 10 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.970660e+03um
[NR-eGR] Create a new net group with 10 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 10 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 9.428940e+03um
[NR-eGR] Create a new net group with 10 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 10 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.887220e+03um
[NR-eGR] Create a new net group with 10 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 10 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.082088e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  22320 
[NR-eGR]  Metal2   (2V)         36604  32248 
[NR-eGR]  Metal3   (3H)         43498   3619 
[NR-eGR]  Metal4   (4V)         17255   1053 
[NR-eGR]  Metal5   (5H)          9467     92 
[NR-eGR]  Metal6   (6V)          1114     21 
[NR-eGR]  Metal7   (7H)           121     10 
[NR-eGR]  Metal8   (8V)            17      8 
[NR-eGR]  Metal9   (9H)            52      4 
[NR-eGR]  Metal10  (10V)            1      2 
[NR-eGR]  Metal11  (11H)            1      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       108131  59377 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 89288um
[NR-eGR] Total length: 108131um, number of vias: 59377
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8459um, number of vias: 6019
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  2376 
[NR-eGR]  Metal2   (2V)          3142  3034 
[NR-eGR]  Metal3   (3H)          3855   609 
[NR-eGR]  Metal4   (4V)          1463     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         8459  6019 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 5000um
[NR-eGR] Total length: 8459um, number of vias: 6019
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 8459um, number of vias: 6019
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1808.29 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
    Routing using eGR only done.
Net route status summary:
  Clock:       150 (unrouted=0, trialRouted=0, noStatus=0, routed=150, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5589 (unrouted=63, trialRouted=5526, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=63, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #3 [begin] : totSession cpu/real = 0:10:30.0/0:31:29.8 (0.3), mem = 1808.3M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 6708 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6708
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 150  Num Prerouted Wires = 7193
[NR-eGR] Read 5676 nets ( ignored 150 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 5526
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5526 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 9.557361e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         6( 0.05%)   ( 0.05%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         6( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.09 seconds, mem = 1808.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  22320 
[NR-eGR]  Metal2   (2V)         35946  32037 
[NR-eGR]  Metal3   (3H)         44523   3796 
[NR-eGR]  Metal4   (4V)         18778    981 
[NR-eGR]  Metal5   (5H)          9049     78 
[NR-eGR]  Metal6   (6V)           867     21 
[NR-eGR]  Metal7   (7H)           122     10 
[NR-eGR]  Metal8   (8V)            17      8 
[NR-eGR]  Metal9   (9H)            52      4 
[NR-eGR]  Metal10  (10V)            1      2 
[NR-eGR]  Metal11  (11H)            1      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       109355  59257 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 89288um
[NR-eGR] Total length: 109355um, number of vias: 59257
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.10 seconds, mem = 1808.3M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
*** IncrReplace #3 [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:10:30.2/0:31:30.0 (0.3), mem = 1808.3M
    Congestion Repair done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt: Starting congestion repair using flow wrapper done.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.5 real=0:00:00.5)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 't1c_riscv_cpu' of instances=5609 and nets=5739 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1808.289M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for max_delay:setup.late...
  Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=149, i=0, icg=0, nicg=0, l=0, total=149
    misc counts      : r=1, pp=0
    cell areas       : b=348.498um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=348.498um^2
    cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
    sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.251pF, leaf=0.985pF, total=1.236pF
    wire lengths     : top=0.000um, trunk=1828.390um, leaf=6540.885um, total=8369.275um
    hp wire lengths  : top=0.000um, trunk=910.430um, leaf=3772.520um, total=4682.950um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=7, worst=[0.004ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.002ns sd=0.001ns sum=0.015ns
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.100ns count=24 avg=0.072ns sd=0.013ns min=0.042ns max=0.095ns {4 <= 0.060ns, 14 <= 0.080ns, 4 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
    Leaf  : target=0.100ns count=126 avg=0.092ns sd=0.005ns min=0.072ns max=0.104ns {0 <= 0.060ns, 1 <= 0.080ns, 44 <= 0.090ns, 37 <= 0.095ns, 37 <= 0.100ns} {7 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CLKBUFX4: 126 CLKBUFX3: 22 BUFX2: 1 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/sdc_cons: insertion delay [min=0.222, max=0.282, avg=0.253, sd=0.014], skew [0.061 vs 0.102], 100% {0.222, 0.282} (wid=0.023 ws=0.021) (gid=0.262 gs=0.044)
  Skew group summary after clustering cong repair call:
    skew_group clk/sdc_cons: insertion delay [min=0.222, max=0.282, avg=0.253, sd=0.014], skew [0.061 vs 0.102], 100% {0.222, 0.282} (wid=0.023 ws=0.021) (gid=0.262 gs=0.044)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.7 real=0:00:00.7)
  Stage::Clustering done. (took cpu=0:00:02.8 real=0:00:02.8)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=151, i=0, icg=0, nicg=0, l=0, total=151
      misc counts      : r=1, pp=0
      cell areas       : b=352.944um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=352.944um^2
      cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.257pF, leaf=0.983pF, total=1.240pF
      wire lengths     : top=0.000um, trunk=1870.915um, leaf=6523.660um, total=8394.575um
      hp wire lengths  : top=0.000um, trunk=946.950um, leaf=3781.235um, total=4728.185um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.100ns count=25 avg=0.071ns sd=0.014ns min=0.038ns max=0.095ns {4 <= 0.060ns, 13 <= 0.080ns, 6 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=127 avg=0.092ns sd=0.005ns min=0.072ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 47 <= 0.090ns, 37 <= 0.095ns, 42 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUFX4: 129 CLKBUFX3: 19 BUFX2: 3 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/sdc_cons: insertion delay [min=0.222, max=0.327], skew [0.106 vs 0.102*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/sdc_cons: insertion delay [min=0.222, max=0.327], skew [0.106 vs 0.102*]
    Legalizer API calls during this step: 153 succeeded with high effort: 153 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.2 real=0:00:00.2)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=151, i=0, icg=0, nicg=0, l=0, total=151
      misc counts      : r=1, pp=0
      cell areas       : b=352.944um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=352.944um^2
      cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.257pF, leaf=0.983pF, total=1.240pF
      wire lengths     : top=0.000um, trunk=1870.915um, leaf=6523.660um, total=8394.575um
      hp wire lengths  : top=0.000um, trunk=946.950um, leaf=3781.235um, total=4728.185um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.100ns count=25 avg=0.071ns sd=0.014ns min=0.038ns max=0.095ns {4 <= 0.060ns, 13 <= 0.080ns, 6 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=127 avg=0.092ns sd=0.005ns min=0.072ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 47 <= 0.090ns, 37 <= 0.095ns, 42 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUFX4: 129 CLKBUFX3: 19 BUFX2: 3 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/sdc_cons: insertion delay [min=0.222, max=0.327, avg=0.255, sd=0.015], skew [0.106 vs 0.102*], 99.4% {0.227, 0.327} (wid=0.023 ws=0.021) (gid=0.323 gs=0.105)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/sdc_cons: insertion delay [min=0.222, max=0.327, avg=0.255, sd=0.015], skew [0.106 vs 0.102*], 99.4% {0.227, 0.327} (wid=0.023 ws=0.021) (gid=0.323 gs=0.105)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=151, i=0, icg=0, nicg=0, l=0, total=151
      misc counts      : r=1, pp=0
      cell areas       : b=352.944um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=352.944um^2
      cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.257pF, leaf=0.983pF, total=1.240pF
      wire lengths     : top=0.000um, trunk=1870.915um, leaf=6523.660um, total=8394.575um
      hp wire lengths  : top=0.000um, trunk=946.950um, leaf=3781.235um, total=4728.185um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.100ns count=25 avg=0.071ns sd=0.014ns min=0.038ns max=0.095ns {4 <= 0.060ns, 13 <= 0.080ns, 6 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=127 avg=0.092ns sd=0.005ns min=0.072ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 47 <= 0.090ns, 37 <= 0.095ns, 42 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUFX4: 129 CLKBUFX3: 19 BUFX2: 3 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/sdc_cons: insertion delay [min=0.222, max=0.327], skew [0.106 vs 0.102*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/sdc_cons: insertion delay [min=0.222, max=0.327], skew [0.106 vs 0.102*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=151, i=0, icg=0, nicg=0, l=0, total=151
      misc counts      : r=1, pp=0
      cell areas       : b=352.944um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=352.944um^2
      cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.257pF, leaf=0.983pF, total=1.240pF
      wire lengths     : top=0.000um, trunk=1870.915um, leaf=6523.660um, total=8394.575um
      hp wire lengths  : top=0.000um, trunk=946.950um, leaf=3781.235um, total=4728.185um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.100ns count=25 avg=0.071ns sd=0.014ns min=0.038ns max=0.095ns {4 <= 0.060ns, 13 <= 0.080ns, 6 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=127 avg=0.092ns sd=0.005ns min=0.072ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 47 <= 0.090ns, 37 <= 0.095ns, 42 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUFX4: 129 CLKBUFX3: 19 BUFX2: 3 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/sdc_cons: insertion delay [min=0.222, max=0.327], skew [0.106 vs 0.102*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/sdc_cons: insertion delay [min=0.222, max=0.327], skew [0.106 vs 0.102*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=151, i=0, icg=0, nicg=0, l=0, total=151
      misc counts      : r=1, pp=0
      cell areas       : b=352.944um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=352.944um^2
      cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.257pF, leaf=0.983pF, total=1.240pF
      wire lengths     : top=0.000um, trunk=1870.915um, leaf=6523.660um, total=8394.575um
      hp wire lengths  : top=0.000um, trunk=946.950um, leaf=3781.235um, total=4728.185um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.100ns count=25 avg=0.071ns sd=0.014ns min=0.038ns max=0.095ns {4 <= 0.060ns, 13 <= 0.080ns, 6 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=127 avg=0.092ns sd=0.005ns min=0.072ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 47 <= 0.090ns, 37 <= 0.095ns, 42 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUFX4: 129 CLKBUFX3: 19 BUFX2: 3 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/sdc_cons: insertion delay [min=0.222, max=0.327], skew [0.106 vs 0.102*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/sdc_cons: insertion delay [min=0.222, max=0.327], skew [0.106 vs 0.102*]
    Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=150, i=0, icg=0, nicg=0, l=0, total=150
      misc counts      : r=1, pp=0
      cell areas       : b=351.918um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=351.918um^2
      cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.255pF, leaf=0.984pF, total=1.239pF
      wire lengths     : top=0.000um, trunk=1859.205um, leaf=6526.980um, total=8386.185um
      hp wire lengths  : top=0.000um, trunk=934.330um, leaf=3781.540um, total=4715.870um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.100ns count=24 avg=0.073ns sd=0.013ns min=0.042ns max=0.095ns {3 <= 0.060ns, 13 <= 0.080ns, 6 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=127 avg=0.091ns sd=0.006ns min=0.056ns max=0.100ns {1 <= 0.060ns, 2 <= 0.080ns, 47 <= 0.090ns, 36 <= 0.095ns, 41 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUFX4: 130 CLKBUFX3: 19 BUFX2: 1 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/sdc_cons: insertion delay [min=0.218, max=0.282], skew [0.064 vs 0.102]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/sdc_cons: insertion delay [min=0.218, max=0.282], skew [0.064 vs 0.102]
    Legalizer API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=150, i=0, icg=0, nicg=0, l=0, total=150
      misc counts      : r=1, pp=0
      cell areas       : b=351.918um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=351.918um^2
      cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.255pF, leaf=0.984pF, total=1.239pF
      wire lengths     : top=0.000um, trunk=1860.570um, leaf=6526.980um, total=8387.549um
      hp wire lengths  : top=0.000um, trunk=937.750um, leaf=3781.540um, total=4719.290um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.100ns count=24 avg=0.073ns sd=0.013ns min=0.042ns max=0.095ns {3 <= 0.060ns, 13 <= 0.080ns, 6 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=127 avg=0.091ns sd=0.006ns min=0.056ns max=0.100ns {1 <= 0.060ns, 2 <= 0.080ns, 47 <= 0.090ns, 36 <= 0.095ns, 41 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUFX4: 130 CLKBUFX3: 19 BUFX2: 1 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/sdc_cons: insertion delay [min=0.218, max=0.279, avg=0.254, sd=0.014], skew [0.060 vs 0.102], 100% {0.218, 0.279} (wid=0.022 ws=0.020) (gid=0.262 gs=0.047)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/sdc_cons: insertion delay [min=0.218, max=0.279, avg=0.254, sd=0.014], skew [0.060 vs 0.102], 100% {0.218, 0.279} (wid=0.022 ws=0.020) (gid=0.262 gs=0.047)
    Legalizer API calls during this step: 104 succeeded with high effort: 104 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.6 real=0:00:00.6)
  CCOpt::Phase::Construction done. (took cpu=0:00:03.6 real=0:00:03.6)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=150, i=0, icg=0, nicg=0, l=0, total=150
      misc counts      : r=1, pp=0
      cell areas       : b=351.918um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=351.918um^2
      cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.250pF, leaf=0.984pF, total=1.234pF
      wire lengths     : top=0.000um, trunk=1824.668um, leaf=6526.980um, total=8351.648um
      hp wire lengths  : top=0.000um, trunk=937.750um, leaf=3781.540um, total=4719.290um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.100ns count=24 avg=0.073ns sd=0.012ns min=0.048ns max=0.095ns {3 <= 0.060ns, 13 <= 0.080ns, 6 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=127 avg=0.091ns sd=0.006ns min=0.056ns max=0.100ns {1 <= 0.060ns, 2 <= 0.080ns, 47 <= 0.090ns, 36 <= 0.095ns, 41 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUFX4: 130 CLKBUFX3: 19 BUFX2: 1 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/sdc_cons: insertion delay [min=0.220, max=0.292], skew [0.072 vs 0.102]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/sdc_cons: insertion delay [min=0.220, max=0.292], skew [0.072 vs 0.102]
    Legalizer API calls during this step: 76 succeeded with high effort: 76 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=150, i=0, icg=0, nicg=0, l=0, total=150
      misc counts      : r=1, pp=0
      cell areas       : b=343.026um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=343.026um^2
      cell capacitance : b=0.057pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.057pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.251pF, leaf=0.983pF, total=1.234pF
      wire lengths     : top=0.000um, trunk=1827.668um, leaf=6523.855um, total=8351.523um
      hp wire lengths  : top=0.000um, trunk=939.660um, leaf=3781.540um, total=4721.200um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.100ns count=24 avg=0.085ns sd=0.012ns min=0.048ns max=0.100ns {1 <= 0.060ns, 7 <= 0.080ns, 7 <= 0.090ns, 4 <= 0.095ns, 5 <= 0.100ns}
      Leaf  : target=0.100ns count=127 avg=0.092ns sd=0.005ns min=0.073ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 45 <= 0.090ns, 35 <= 0.095ns, 46 <= 0.100ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: CLKBUFX4: 109 CLKBUFX3: 35 CLKBUFX2: 2 BUFX2: 4 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group clk/sdc_cons: insertion delay [min=0.226, max=0.290], skew [0.063 vs 0.102]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group clk/sdc_cons: insertion delay [min=0.226, max=0.290], skew [0.063 vs 0.102]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=150, i=0, icg=0, nicg=0, l=0, total=150
      misc counts      : r=1, pp=0
      cell areas       : b=343.026um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=343.026um^2
      cell capacitance : b=0.057pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.057pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.251pF, leaf=0.983pF, total=1.234pF
      wire lengths     : top=0.000um, trunk=1827.668um, leaf=6523.855um, total=8351.523um
      hp wire lengths  : top=0.000um, trunk=939.660um, leaf=3781.540um, total=4721.200um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.100ns count=24 avg=0.085ns sd=0.012ns min=0.048ns max=0.100ns {1 <= 0.060ns, 7 <= 0.080ns, 7 <= 0.090ns, 4 <= 0.095ns, 5 <= 0.100ns}
      Leaf  : target=0.100ns count=127 avg=0.092ns sd=0.005ns min=0.073ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 45 <= 0.090ns, 35 <= 0.095ns, 46 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUFX4: 109 CLKBUFX3: 35 CLKBUFX2: 2 BUFX2: 4 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/sdc_cons: insertion delay [min=0.226, max=0.290], skew [0.063 vs 0.102]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/sdc_cons: insertion delay [min=0.226, max=0.290], skew [0.063 vs 0.102]
    Legalizer API calls during this step: 637 succeeded with high effort: 637 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.4 real=0:00:00.4)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=150, i=0, icg=0, nicg=0, l=0, total=150
      misc counts      : r=1, pp=0
      cell areas       : b=343.026um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=343.026um^2
      cell capacitance : b=0.057pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.057pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.251pF, leaf=0.983pF, total=1.234pF
      wire lengths     : top=0.000um, trunk=1827.668um, leaf=6523.855um, total=8351.523um
      hp wire lengths  : top=0.000um, trunk=939.660um, leaf=3781.540um, total=4721.200um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.100ns count=24 avg=0.085ns sd=0.012ns min=0.048ns max=0.100ns {1 <= 0.060ns, 7 <= 0.080ns, 7 <= 0.090ns, 4 <= 0.095ns, 5 <= 0.100ns}
      Leaf  : target=0.100ns count=127 avg=0.092ns sd=0.005ns min=0.073ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 45 <= 0.090ns, 35 <= 0.095ns, 46 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUFX4: 109 CLKBUFX3: 35 CLKBUFX2: 2 BUFX2: 4 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/sdc_cons: insertion delay [min=0.226, max=0.290, avg=0.262, sd=0.016], skew [0.063 vs 0.102], 100% {0.226, 0.290} (wid=0.026 ws=0.023) (gid=0.272 gs=0.051)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/sdc_cons: insertion delay [min=0.226, max=0.290, avg=0.262, sd=0.016], skew [0.063 vs 0.102], 100% {0.226, 0.290} (wid=0.026 ws=0.023) (gid=0.272 gs=0.051)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.6 real=0:00:00.6)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 152 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=150, i=0, icg=0, nicg=0, l=0, total=150
          misc counts      : r=1, pp=0
          cell areas       : b=343.026um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=343.026um^2
          cell capacitance : b=0.057pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.057pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.251pF, leaf=0.983pF, total=1.234pF
          wire lengths     : top=0.000um, trunk=1827.668um, leaf=6523.855um, total=8351.523um
          hp wire lengths  : top=0.000um, trunk=939.660um, leaf=3781.540um, total=4721.200um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.100ns count=24 avg=0.085ns sd=0.012ns min=0.048ns max=0.100ns {1 <= 0.060ns, 7 <= 0.080ns, 7 <= 0.090ns, 4 <= 0.095ns, 5 <= 0.100ns}
          Leaf  : target=0.100ns count=127 avg=0.092ns sd=0.005ns min=0.073ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 45 <= 0.090ns, 35 <= 0.095ns, 46 <= 0.100ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBUFX4: 109 CLKBUFX3: 35 CLKBUFX2: 2 BUFX2: 4 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=150, i=0, icg=0, nicg=0, l=0, total=150
          misc counts      : r=1, pp=0
          cell areas       : b=343.026um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=343.026um^2
          cell capacitance : b=0.057pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.057pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.251pF, leaf=0.983pF, total=1.234pF
          wire lengths     : top=0.000um, trunk=1827.668um, leaf=6523.855um, total=8351.523um
          hp wire lengths  : top=0.000um, trunk=939.660um, leaf=3781.540um, total=4721.200um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.100ns count=24 avg=0.085ns sd=0.012ns min=0.048ns max=0.100ns {1 <= 0.060ns, 7 <= 0.080ns, 7 <= 0.090ns, 4 <= 0.095ns, 5 <= 0.100ns}
          Leaf  : target=0.100ns count=127 avg=0.092ns sd=0.005ns min=0.073ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 45 <= 0.090ns, 35 <= 0.095ns, 46 <= 0.100ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBUFX4: 109 CLKBUFX3: 35 CLKBUFX2: 2 BUFX2: 4 
        Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.2 real=0:00:00.2)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=150, i=0, icg=0, nicg=0, l=0, total=150
          misc counts      : r=1, pp=0
          cell areas       : b=343.026um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=343.026um^2
          cell capacitance : b=0.057pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.057pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.251pF, leaf=0.983pF, total=1.234pF
          wire lengths     : top=0.000um, trunk=1827.668um, leaf=6523.855um, total=8351.523um
          hp wire lengths  : top=0.000um, trunk=939.660um, leaf=3781.540um, total=4721.200um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.100ns count=24 avg=0.085ns sd=0.012ns min=0.048ns max=0.100ns {1 <= 0.060ns, 7 <= 0.080ns, 7 <= 0.090ns, 4 <= 0.095ns, 5 <= 0.100ns}
          Leaf  : target=0.100ns count=127 avg=0.092ns sd=0.005ns min=0.073ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 45 <= 0.090ns, 35 <= 0.095ns, 46 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX4: 109 CLKBUFX3: 35 CLKBUFX2: 2 BUFX2: 4 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=150, i=0, icg=0, nicg=0, l=0, total=150
      misc counts      : r=1, pp=0
      cell areas       : b=343.026um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=343.026um^2
      cell capacitance : b=0.057pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.057pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.251pF, leaf=0.983pF, total=1.234pF
      wire lengths     : top=0.000um, trunk=1827.668um, leaf=6523.855um, total=8351.523um
      hp wire lengths  : top=0.000um, trunk=939.660um, leaf=3781.540um, total=4721.200um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.100ns count=24 avg=0.085ns sd=0.012ns min=0.048ns max=0.100ns {1 <= 0.060ns, 7 <= 0.080ns, 7 <= 0.090ns, 4 <= 0.095ns, 5 <= 0.100ns}
      Leaf  : target=0.100ns count=127 avg=0.092ns sd=0.005ns min=0.073ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 45 <= 0.090ns, 35 <= 0.095ns, 46 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBUFX4: 109 CLKBUFX3: 35 CLKBUFX2: 2 BUFX2: 4 
    Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=150, i=0, icg=0, nicg=0, l=0, total=150
    misc counts      : r=1, pp=0
    cell areas       : b=343.026um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=343.026um^2
    cell capacitance : b=0.057pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.057pF
    sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.251pF, leaf=0.983pF, total=1.234pF
    wire lengths     : top=0.000um, trunk=1827.668um, leaf=6523.855um, total=8351.523um
    hp wire lengths  : top=0.000um, trunk=939.660um, leaf=3781.540um, total=4721.200um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.100ns count=24 avg=0.085ns sd=0.012ns min=0.048ns max=0.100ns {1 <= 0.060ns, 7 <= 0.080ns, 7 <= 0.090ns, 4 <= 0.095ns, 5 <= 0.100ns}
    Leaf  : target=0.100ns count=127 avg=0.092ns sd=0.005ns min=0.073ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 45 <= 0.090ns, 35 <= 0.095ns, 46 <= 0.100ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBUFX4: 109 CLKBUFX3: 35 CLKBUFX2: 2 BUFX2: 4 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/sdc_cons: insertion delay [min=0.226, max=0.290], skew [0.063 vs 0.102]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/sdc_cons: insertion delay [min=0.226, max=0.290], skew [0.063 vs 0.102]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=150, i=0, icg=0, nicg=0, l=0, total=150
      misc counts      : r=1, pp=0
      cell areas       : b=343.026um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=343.026um^2
      cell capacitance : b=0.057pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.057pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.251pF, leaf=0.983pF, total=1.234pF
      wire lengths     : top=0.000um, trunk=1827.668um, leaf=6523.855um, total=8351.523um
      hp wire lengths  : top=0.000um, trunk=939.660um, leaf=3781.540um, total=4721.200um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.100ns count=24 avg=0.085ns sd=0.012ns min=0.048ns max=0.100ns {1 <= 0.060ns, 7 <= 0.080ns, 7 <= 0.090ns, 4 <= 0.095ns, 5 <= 0.100ns}
      Leaf  : target=0.100ns count=127 avg=0.092ns sd=0.005ns min=0.073ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 45 <= 0.090ns, 35 <= 0.095ns, 46 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBUFX4: 109 CLKBUFX3: 35 CLKBUFX2: 2 BUFX2: 4 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/sdc_cons: insertion delay [min=0.226, max=0.290], skew [0.063 vs 0.102]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/sdc_cons: insertion delay [min=0.226, max=0.290], skew [0.063 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=150, i=0, icg=0, nicg=0, l=0, total=150
          misc counts      : r=1, pp=0
          cell areas       : b=343.026um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=343.026um^2
          cell capacitance : b=0.057pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.057pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.251pF, leaf=0.983pF, total=1.234pF
          wire lengths     : top=0.000um, trunk=1827.668um, leaf=6523.855um, total=8351.523um
          hp wire lengths  : top=0.000um, trunk=939.660um, leaf=3781.540um, total=4721.200um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.100ns count=24 avg=0.085ns sd=0.012ns min=0.048ns max=0.100ns {1 <= 0.060ns, 7 <= 0.080ns, 7 <= 0.090ns, 4 <= 0.095ns, 5 <= 0.100ns}
          Leaf  : target=0.100ns count=127 avg=0.092ns sd=0.005ns min=0.073ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 45 <= 0.090ns, 35 <= 0.095ns, 46 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX4: 109 CLKBUFX3: 35 CLKBUFX2: 2 BUFX2: 4 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=150, i=0, icg=0, nicg=0, l=0, total=150
      misc counts      : r=1, pp=0
      cell areas       : b=343.026um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=343.026um^2
      cell capacitance : b=0.057pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.057pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.251pF, leaf=0.983pF, total=1.234pF
      wire lengths     : top=0.000um, trunk=1827.668um, leaf=6523.855um, total=8351.523um
      hp wire lengths  : top=0.000um, trunk=939.660um, leaf=3781.540um, total=4721.200um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.100ns count=24 avg=0.085ns sd=0.012ns min=0.048ns max=0.100ns {1 <= 0.060ns, 7 <= 0.080ns, 7 <= 0.090ns, 4 <= 0.095ns, 5 <= 0.100ns}
      Leaf  : target=0.100ns count=127 avg=0.092ns sd=0.005ns min=0.073ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 45 <= 0.090ns, 35 <= 0.095ns, 46 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUFX4: 109 CLKBUFX3: 35 CLKBUFX2: 2 BUFX2: 4 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/sdc_cons: insertion delay [min=0.226, max=0.290], skew [0.063 vs 0.102]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/sdc_cons: insertion delay [min=0.226, max=0.290], skew [0.063 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=150, i=0, icg=0, nicg=0, l=0, total=150
      misc counts      : r=1, pp=0
      cell areas       : b=343.026um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=343.026um^2
      cell capacitance : b=0.057pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.057pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.251pF, leaf=0.983pF, total=1.234pF
      wire lengths     : top=0.000um, trunk=1827.668um, leaf=6523.855um, total=8351.523um
      hp wire lengths  : top=0.000um, trunk=939.660um, leaf=3781.540um, total=4721.200um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.100ns count=24 avg=0.085ns sd=0.012ns min=0.048ns max=0.100ns {1 <= 0.060ns, 7 <= 0.080ns, 7 <= 0.090ns, 4 <= 0.095ns, 5 <= 0.100ns}
      Leaf  : target=0.100ns count=127 avg=0.092ns sd=0.005ns min=0.073ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 45 <= 0.090ns, 35 <= 0.095ns, 46 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUFX4: 109 CLKBUFX3: 35 CLKBUFX2: 2 BUFX2: 4 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/sdc_cons: insertion delay [min=0.226, max=0.290], skew [0.063 vs 0.102]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/sdc_cons: insertion delay [min=0.226, max=0.290], skew [0.063 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=150, i=0, icg=0, nicg=0, l=0, total=150
      misc counts      : r=1, pp=0
      cell areas       : b=343.026um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=343.026um^2
      cell capacitance : b=0.057pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.057pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.251pF, leaf=0.983pF, total=1.234pF
      wire lengths     : top=0.000um, trunk=1827.668um, leaf=6523.855um, total=8351.523um
      hp wire lengths  : top=0.000um, trunk=939.660um, leaf=3781.540um, total=4721.200um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.100ns count=24 avg=0.085ns sd=0.012ns min=0.048ns max=0.100ns {1 <= 0.060ns, 7 <= 0.080ns, 7 <= 0.090ns, 4 <= 0.095ns, 5 <= 0.100ns}
      Leaf  : target=0.100ns count=127 avg=0.092ns sd=0.005ns min=0.073ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 45 <= 0.090ns, 35 <= 0.095ns, 46 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUFX4: 109 CLKBUFX3: 35 CLKBUFX2: 2 BUFX2: 4 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/sdc_cons: insertion delay [min=0.226, max=0.290, avg=0.262, sd=0.016], skew [0.063 vs 0.102], 100% {0.226, 0.290} (wid=0.026 ws=0.023) (gid=0.272 gs=0.051)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/sdc_cons: insertion delay [min=0.226, max=0.290, avg=0.262, sd=0.016], skew [0.063 vs 0.102], 100% {0.226, 0.290} (wid=0.026 ws=0.023) (gid=0.272 gs=0.051)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.6 real=0:00:00.6)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for max_delay:setup.late...
  Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats before polishing:
    cell counts      : b=150, i=0, icg=0, nicg=0, l=0, total=150
    misc counts      : r=1, pp=0
    cell areas       : b=343.026um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=343.026um^2
    cell capacitance : b=0.057pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.057pF
    sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.251pF, leaf=0.983pF, total=1.234pF
    wire lengths     : top=0.000um, trunk=1827.668um, leaf=6523.855um, total=8351.523um
    hp wire lengths  : top=0.000um, trunk=939.660um, leaf=3781.540um, total=4721.200um
  Clock DAG net violations before polishing:
    Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.100ns count=24 avg=0.085ns sd=0.012ns min=0.048ns max=0.100ns {1 <= 0.060ns, 7 <= 0.080ns, 7 <= 0.090ns, 4 <= 0.095ns, 4 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Leaf  : target=0.100ns count=127 avg=0.092ns sd=0.005ns min=0.073ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 45 <= 0.090ns, 35 <= 0.095ns, 46 <= 0.100ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: CLKBUFX4: 109 CLKBUFX3: 35 CLKBUFX2: 2 BUFX2: 4 
  Primary reporting skew groups before polishing:
    skew_group clk/sdc_cons: insertion delay [min=0.226, max=0.291], skew [0.064 vs 0.102]
  Skew group summary before polishing:
    skew_group clk/sdc_cons: insertion delay [min=0.226, max=0.291], skew [0.064 vs 0.102]
  Merging balancing drivers for power...
    Tried: 152 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=150, i=0, icg=0, nicg=0, l=0, total=150
      misc counts      : r=1, pp=0
      cell areas       : b=343.026um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=343.026um^2
      cell capacitance : b=0.057pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.057pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.251pF, leaf=0.983pF, total=1.234pF
      wire lengths     : top=0.000um, trunk=1827.668um, leaf=6523.855um, total=8351.523um
      hp wire lengths  : top=0.000um, trunk=939.660um, leaf=3781.540um, total=4721.200um
    Clock DAG net violations after 'Merging balancing drivers for power':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.100ns count=24 avg=0.085ns sd=0.012ns min=0.048ns max=0.100ns {1 <= 0.060ns, 7 <= 0.080ns, 7 <= 0.090ns, 4 <= 0.095ns, 4 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Leaf  : target=0.100ns count=127 avg=0.092ns sd=0.005ns min=0.073ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 45 <= 0.090ns, 35 <= 0.095ns, 46 <= 0.100ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUFX4: 109 CLKBUFX3: 35 CLKBUFX2: 2 BUFX2: 4 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/sdc_cons: insertion delay [min=0.226, max=0.291], skew [0.064 vs 0.102]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/sdc_cons: insertion delay [min=0.226, max=0.291], skew [0.064 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=150, i=0, icg=0, nicg=0, l=0, total=150
      misc counts      : r=1, pp=0
      cell areas       : b=343.026um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=343.026um^2
      cell capacitance : b=0.057pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.057pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.251pF, leaf=0.983pF, total=1.234pF
      wire lengths     : top=0.000um, trunk=1827.668um, leaf=6523.855um, total=8351.523um
      hp wire lengths  : top=0.000um, trunk=939.660um, leaf=3781.540um, total=4721.200um
    Clock DAG net violations after 'Improving clock skew':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.100ns count=24 avg=0.085ns sd=0.012ns min=0.048ns max=0.100ns {1 <= 0.060ns, 7 <= 0.080ns, 7 <= 0.090ns, 4 <= 0.095ns, 4 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Leaf  : target=0.100ns count=127 avg=0.092ns sd=0.005ns min=0.073ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 45 <= 0.090ns, 35 <= 0.095ns, 46 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUFX4: 109 CLKBUFX3: 35 CLKBUFX2: 2 BUFX2: 4 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/sdc_cons: insertion delay [min=0.226, max=0.291, avg=0.262, sd=0.016], skew [0.064 vs 0.102], 100% {0.226, 0.291} (wid=0.027 ws=0.023) (gid=0.273 gs=0.051)
    Skew group summary after 'Improving clock skew':
      skew_group clk/sdc_cons: insertion delay [min=0.226, max=0.291, avg=0.262, sd=0.016], skew [0.064 vs 0.102], 100% {0.226, 0.291} (wid=0.027 ws=0.023) (gid=0.273 gs=0.051)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 1001 succeeded with high effort: 1001 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.3 real=0:00:00.3)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 2100 succeeded with high effort: 2100 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:01.5 real=0:00:01.5)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 908 succeeded with high effort: 908 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.4 real=0:00:00.4)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 2100 succeeded with high effort: 2100 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:01.2 real=0:00:01.2)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=150, i=0, icg=0, nicg=0, l=0, total=150
      misc counts      : r=1, pp=0
      cell areas       : b=343.026um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=343.026um^2
      cell capacitance : b=0.057pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.057pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.218pF, leaf=0.977pF, total=1.194pF
      wire lengths     : top=0.000um, trunk=1577.393um, leaf=6479.481um, total=8056.874um
      hp wire lengths  : top=0.000um, trunk=826.390um, leaf=3819.655um, total=4646.045um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.100ns count=24 avg=0.078ns sd=0.012ns min=0.047ns max=0.094ns {3 <= 0.060ns, 12 <= 0.080ns, 5 <= 0.090ns, 4 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=127 avg=0.092ns sd=0.005ns min=0.072ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 46 <= 0.090ns, 39 <= 0.095ns, 41 <= 0.100ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CLKBUFX4: 109 CLKBUFX3: 35 CLKBUFX2: 2 BUFX2: 4 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/sdc_cons: insertion delay [min=0.223, max=0.290, avg=0.260, sd=0.016], skew [0.067 vs 0.102], 100% {0.223, 0.290} (wid=0.025 ws=0.023) (gid=0.271 gs=0.052)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/sdc_cons: insertion delay [min=0.223, max=0.290, avg=0.260, sd=0.016], skew [0.067 vs 0.102], 100% {0.223, 0.290} (wid=0.025 ws=0.023) (gid=0.271 gs=0.052)
    Legalizer API calls during this step: 6109 succeeded with high effort: 6109 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:03.5 real=0:00:03.5)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=0.494pF fall=0.437pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=0.494pF fall=0.436pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=150, i=0, icg=0, nicg=0, l=0, total=150
      misc counts      : r=1, pp=0
      cell areas       : b=339.264um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=339.264um^2
      cell capacitance : b=0.057pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.057pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.220pF, leaf=0.977pF, total=1.197pF
      wire lengths     : top=0.000um, trunk=1592.443um, leaf=6481.276um, total=8073.719um
      hp wire lengths  : top=0.000um, trunk=827.700um, leaf=3819.655um, total=4647.355um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.100ns count=24 avg=0.084ns sd=0.012ns min=0.041ns max=0.098ns {1 <= 0.060ns, 7 <= 0.080ns, 7 <= 0.090ns, 7 <= 0.095ns, 2 <= 0.100ns}
      Leaf  : target=0.100ns count=127 avg=0.092ns sd=0.004ns min=0.083ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 45 <= 0.090ns, 39 <= 0.095ns, 43 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUFX4: 102 CLKBUFX3: 38 CLKBUFX2: 2 BUFX2: 8 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/sdc_cons: insertion delay [min=0.231, max=0.292, avg=0.258, sd=0.015], skew [0.061 vs 0.102], 100% {0.231, 0.292} (wid=0.024 ws=0.021) (gid=0.271 gs=0.048)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/sdc_cons: insertion delay [min=0.231, max=0.292, avg=0.258, sd=0.015], skew [0.061 vs 0.102], 100% {0.231, 0.292} (wid=0.024 ws=0.021) (gid=0.271 gs=0.048)
    Legalizer API calls during this step: 316 succeeded with high effort: 316 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.3 real=0:00:00.3)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=150, i=0, icg=0, nicg=0, l=0, total=150
      misc counts      : r=1, pp=0
      cell areas       : b=339.264um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=339.264um^2
      cell capacitance : b=0.057pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.057pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.220pF, leaf=0.977pF, total=1.197pF
      wire lengths     : top=0.000um, trunk=1592.443um, leaf=6481.276um, total=8073.719um
      hp wire lengths  : top=0.000um, trunk=827.700um, leaf=3819.655um, total=4647.355um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.100ns count=24 avg=0.084ns sd=0.012ns min=0.041ns max=0.098ns {1 <= 0.060ns, 7 <= 0.080ns, 7 <= 0.090ns, 7 <= 0.095ns, 2 <= 0.100ns}
      Leaf  : target=0.100ns count=127 avg=0.092ns sd=0.004ns min=0.083ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 45 <= 0.090ns, 39 <= 0.095ns, 43 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUFX4: 102 CLKBUFX3: 38 CLKBUFX2: 2 BUFX2: 8 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/sdc_cons: insertion delay [min=0.231, max=0.292, avg=0.258, sd=0.015], skew [0.061 vs 0.102], 100% {0.231, 0.292} (wid=0.024 ws=0.021) (gid=0.271 gs=0.048)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/sdc_cons: insertion delay [min=0.231, max=0.292, avg=0.258, sd=0.015], skew [0.061 vs 0.102], 100% {0.231, 0.292} (wid=0.024 ws=0.021) (gid=0.271 gs=0.048)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 119 succeeded with high effort: 119 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=151, filtered=151, permitted=150, cannotCompute=18, computed=132, moveTooSmall=308, resolved=0, predictFail=30, currentlyIllegal=0, legalizationFail=5, legalizedMoveTooSmall=94, ignoredLeafDriver=0, worse=272, accepted=12
        Max accepted move=16.040um, total accepted move=66.050um, average move=5.504um
        Move for wirelength. considered=151, filtered=151, permitted=150, cannotCompute=19, computed=131, moveTooSmall=313, resolved=0, predictFail=39, currentlyIllegal=0, legalizationFail=7, legalizedMoveTooSmall=101, ignoredLeafDriver=0, worse=283, accepted=3
        Max accepted move=10.950um, total accepted move=15.460um, average move=5.153um
        Move for wirelength. considered=151, filtered=151, permitted=150, cannotCompute=20, computed=130, moveTooSmall=314, resolved=0, predictFail=38, currentlyIllegal=0, legalizationFail=9, legalizedMoveTooSmall=97, ignoredLeafDriver=0, worse=288, accepted=1
        Max accepted move=4.620um, total accepted move=4.620um, average move=4.620um
        Legalizer API calls during this step: 1279 succeeded with high effort: 1279 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.9 real=0:00:00.9)
      Global shorten wires A1...
        Legalizer API calls during this step: 115 succeeded with high effort: 115 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=151, filtered=151, permitted=150, cannotCompute=137, computed=13, moveTooSmall=253, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=4, ignoredLeafDriver=0, worse=7, accepted=2
        Max accepted move=5.600um, total accepted move=7.600um, average move=3.800um
        Move for wirelength. considered=151, filtered=151, permitted=150, cannotCompute=139, computed=11, moveTooSmall=253, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=4, ignoredLeafDriver=0, worse=7, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 24 succeeded with high effort: 24 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires B...
        Legalizer API calls during this step: 731 succeeded with high effort: 731 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.2 real=0:00:00.2)
      Move For Wirelength - branch...
        Move for wirelength. considered=151, filtered=151, permitted=150, cannotCompute=0, computed=150, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=153, accepted=5
        Max accepted move=0.800um, total accepted move=2.200um, average move=0.440um
        Move for wirelength. considered=151, filtered=151, permitted=150, cannotCompute=145, computed=5, moveTooSmall=0, resolved=0, predictFail=254, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=6, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 164 succeeded with high effort: 164 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=150, i=0, icg=0, nicg=0, l=0, total=150
        misc counts      : r=1, pp=0
        cell areas       : b=339.264um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=339.264um^2
        cell capacitance : b=0.057pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.057pF
        sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.213pF, leaf=0.976pF, total=1.189pF
        wire lengths     : top=0.000um, trunk=1539.818um, leaf=6474.501um, total=8014.320um
        hp wire lengths  : top=0.000um, trunk=838.820um, leaf=3823.055um, total=4661.875um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.100ns count=24 avg=0.083ns sd=0.012ns min=0.040ns max=0.097ns {1 <= 0.060ns, 6 <= 0.080ns, 8 <= 0.090ns, 7 <= 0.095ns, 2 <= 0.100ns}
        Leaf  : target=0.100ns count=127 avg=0.092ns sd=0.004ns min=0.083ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 46 <= 0.090ns, 39 <= 0.095ns, 42 <= 0.100ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CLKBUFX4: 102 CLKBUFX3: 38 CLKBUFX2: 2 BUFX2: 8 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/sdc_cons: insertion delay [min=0.231, max=0.289, avg=0.258, sd=0.014], skew [0.059 vs 0.102], 100% {0.231, 0.289} (wid=0.023 ws=0.020) (gid=0.269 gs=0.047)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/sdc_cons: insertion delay [min=0.231, max=0.289, avg=0.258, sd=0.014], skew [0.059 vs 0.102], 100% {0.231, 0.289} (wid=0.023 ws=0.020) (gid=0.269 gs=0.047)
      Legalizer API calls during this step: 2432 succeeded with high effort: 2432 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:01.4 real=0:00:01.4)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 152 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 150 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=150, i=0, icg=0, nicg=0, l=0, total=150
      misc counts      : r=1, pp=0
      cell areas       : b=339.264um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=339.264um^2
      cell capacitance : b=0.057pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.057pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.213pF, leaf=0.976pF, total=1.189pF
      wire lengths     : top=0.000um, trunk=1539.818um, leaf=6474.501um, total=8014.320um
      hp wire lengths  : top=0.000um, trunk=838.820um, leaf=3823.055um, total=4661.875um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.100ns count=24 avg=0.083ns sd=0.012ns min=0.040ns max=0.097ns {1 <= 0.060ns, 6 <= 0.080ns, 8 <= 0.090ns, 7 <= 0.095ns, 2 <= 0.100ns}
      Leaf  : target=0.100ns count=127 avg=0.092ns sd=0.004ns min=0.083ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 46 <= 0.090ns, 39 <= 0.095ns, 42 <= 0.100ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CLKBUFX4: 102 CLKBUFX3: 38 CLKBUFX2: 2 BUFX2: 8 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/sdc_cons: insertion delay [min=0.231, max=0.289, avg=0.258, sd=0.014], skew [0.059 vs 0.102], 100% {0.231, 0.289} (wid=0.023 ws=0.020) (gid=0.269 gs=0.047)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/sdc_cons: insertion delay [min=0.231, max=0.289, avg=0.258, sd=0.014], skew [0.059 vs 0.102], 100% {0.231, 0.289} (wid=0.023 ws=0.020) (gid=0.269 gs=0.047)
    Legalizer API calls during this step: 2432 succeeded with high effort: 2432 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:01.5 real=0:00:01.5)
  Total capacitance is (rise=1.682pF fall=1.625pF), of which (rise=1.189pF fall=1.189pF) is wire, and (rise=0.494pF fall=0.436pF) is gate.
  Stage::Polishing done. (took cpu=0:00:05.5 real=0:00:05.5)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 150 clock instances.
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:10:38 mem=1808.5M) ***
Total net bbox length = 8.922e+04 (4.490e+04 4.433e+04) (ext = 3.440e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1808.5MB
Summary Report:
Instances move: 0 (out of 5610 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.922e+04 (4.490e+04 4.433e+04) (ext = 3.440e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1808.5MB
*** Finished refinePlace (0:10:38 mem=1808.5M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2228).
  Restoring pStatusCts on 150 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Implementation done. (took cpu=0:00:06.8 real=0:00:06.8)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       151 (unrouted=151, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5589 (unrouted=63, trialRouted=5526, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=63, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 151 nets for routing of which 151 have one or more fixed wires.
(ccopt eGR): Start to route 151 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7704 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7704
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5677 nets ( ignored 5526 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 151 clock nets ( 151 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 151
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 151 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.811280e+03um
[NR-eGR] Create a new net group with 10 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 10 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.250750e+03um
[NR-eGR] Create a new net group with 10 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 10 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.703900e+03um
[NR-eGR] Create a new net group with 10 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 10 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 9.157050e+03um
[NR-eGR] Create a new net group with 10 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 10 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.610200e+03um
[NR-eGR] Create a new net group with 10 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 10 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.055583e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  22322 
[NR-eGR]  Metal2   (2V)         35827  32038 
[NR-eGR]  Metal3   (3H)         44483   3815 
[NR-eGR]  Metal4   (4V)         18663    981 
[NR-eGR]  Metal5   (5H)          9049     78 
[NR-eGR]  Metal6   (6V)           867     21 
[NR-eGR]  Metal7   (7H)           122     10 
[NR-eGR]  Metal8   (8V)            17      8 
[NR-eGR]  Metal9   (9H)            52      4 
[NR-eGR]  Metal10  (10V)            1      2 
[NR-eGR]  Metal11  (11H)            1      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       109080  59279 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 89224um
[NR-eGR] Total length: 109080um, number of vias: 59279
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8184um, number of vias: 6041
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  2378 
[NR-eGR]  Metal2   (2V)          3022  3035 
[NR-eGR]  Metal3   (3H)          3814   628 
[NR-eGR]  Metal4   (4V)          1347     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         8184  6041 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 4936um
[NR-eGR] Total length: 8184um, number of vias: 6041
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 8184um, number of vias: 6041
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1808.50 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
      Routing using eGR only done.
Net route status summary:
  Clock:       151 (unrouted=0, trialRouted=0, noStatus=0, routed=151, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5589 (unrouted=63, trialRouted=5526, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=63, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.2 real=0:00:00.2)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 't1c_riscv_cpu' of instances=5610 and nets=5740 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1808.500M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for max_delay:setup.late...
        Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=150, i=0, icg=0, nicg=0, l=0, total=150
          misc counts      : r=1, pp=0
          cell areas       : b=339.264um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=339.264um^2
          cell capacitance : b=0.057pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.057pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.216pF, leaf=1.022pF, total=1.238pF
          wire lengths     : top=0.000um, trunk=1545.895um, leaf=6638.080um, total=8183.975um
          hp wire lengths  : top=0.000um, trunk=838.820um, leaf=3823.055um, total=4661.875um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=18, worst=[0.005ns, 0.005ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, ...]} avg=0.002ns sd=0.002ns sum=0.039ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.100ns count=24 avg=0.085ns sd=0.013ns min=0.039ns max=0.099ns {1 <= 0.060ns, 6 <= 0.080ns, 7 <= 0.090ns, 6 <= 0.095ns, 4 <= 0.100ns}
          Leaf  : target=0.100ns count=127 avg=0.095ns sd=0.005ns min=0.085ns max=0.105ns {0 <= 0.060ns, 0 <= 0.080ns, 25 <= 0.090ns, 42 <= 0.095ns, 42 <= 0.100ns} {17 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUFX4: 102 CLKBUFX3: 38 CLKBUFX2: 2 BUFX2: 8 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/sdc_cons: insertion delay [min=0.234, max=0.291, avg=0.260, sd=0.014], skew [0.056 vs 0.102], 100% {0.234, 0.291} (wid=0.023 ws=0.020) (gid=0.269 gs=0.045)
        Skew group summary eGRPC initial state:
          skew_group clk/sdc_cons: insertion delay [min=0.234, max=0.291, avg=0.260, sd=0.014], skew [0.056 vs 0.102], 100% {0.234, 0.291} (wid=0.023 ws=0.020) (gid=0.269 gs=0.045)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=150, i=0, icg=0, nicg=0, l=0, total=150
            misc counts      : r=1, pp=0
            cell areas       : b=339.264um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=339.264um^2
            cell capacitance : b=0.057pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.057pF
            sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.216pF, leaf=1.022pF, total=1.238pF
            wire lengths     : top=0.000um, trunk=1545.895um, leaf=6638.080um, total=8183.975um
            hp wire lengths  : top=0.000um, trunk=838.820um, leaf=3823.055um, total=4661.875um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Remaining Transition : {count=18, worst=[0.005ns, 0.005ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, ...]} avg=0.002ns sd=0.002ns sum=0.039ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.100ns count=24 avg=0.085ns sd=0.013ns min=0.039ns max=0.099ns {1 <= 0.060ns, 6 <= 0.080ns, 7 <= 0.090ns, 6 <= 0.095ns, 4 <= 0.100ns}
            Leaf  : target=0.100ns count=127 avg=0.095ns sd=0.005ns min=0.085ns max=0.105ns {0 <= 0.060ns, 0 <= 0.080ns, 25 <= 0.090ns, 42 <= 0.095ns, 42 <= 0.100ns} {17 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CLKBUFX4: 102 CLKBUFX3: 38 CLKBUFX2: 2 BUFX2: 8 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/sdc_cons: insertion delay [min=0.234, max=0.291], skew [0.056 vs 0.102]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/sdc_cons: insertion delay [min=0.234, max=0.291], skew [0.056 vs 0.102]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Artificially shortened 49 long paths. The largest offset applied was 0.003ns.
            
            
            Skew Group Offsets:
            
            ------------------------------------------------------------------------------------------
            Skew Group      Num.     Num.       Offset        Max        Previous Max.    Current Max.
                            Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
            ------------------------------------------------------------------------------------------
            clk/sdc_cons    2078       49         2.358%      0.003ns       0.291ns         0.287ns
            ------------------------------------------------------------------------------------------
            
            Offsets Histogram:
            
            -------------------------------
            From (ns)    To (ns)      Count
            -------------------------------
            below          0.000        4
              0.000      and above     45
            -------------------------------
            
            Mean=0.001ns Median=0.001ns Std.Dev=0.001ns
            
            
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 5, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 144, numSkippedDueToCloseToSkewTarget = 2
          CCOpt-eGRPC Downsizing: considered: 5, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 5, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Reverting Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=150, i=0, icg=0, nicg=0, l=0, total=150
            misc counts      : r=1, pp=0
            cell areas       : b=339.264um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=339.264um^2
            cell capacitance : b=0.057pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.057pF
            sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.216pF, leaf=1.022pF, total=1.238pF
            wire lengths     : top=0.000um, trunk=1545.895um, leaf=6638.080um, total=8183.975um
            hp wire lengths  : top=0.000um, trunk=838.820um, leaf=3823.055um, total=4661.875um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Remaining Transition : {count=18, worst=[0.005ns, 0.005ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, ...]} avg=0.002ns sd=0.002ns sum=0.039ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.100ns count=24 avg=0.085ns sd=0.013ns min=0.039ns max=0.099ns {1 <= 0.060ns, 6 <= 0.080ns, 7 <= 0.090ns, 6 <= 0.095ns, 4 <= 0.100ns}
            Leaf  : target=0.100ns count=127 avg=0.095ns sd=0.005ns min=0.085ns max=0.105ns {0 <= 0.060ns, 0 <= 0.080ns, 25 <= 0.090ns, 42 <= 0.095ns, 42 <= 0.100ns} {17 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CLKBUFX4: 102 CLKBUFX3: 38 CLKBUFX2: 2 BUFX2: 8 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/sdc_cons: insertion delay [min=0.234, max=0.291], skew [0.056 vs 0.102]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/sdc_cons: insertion delay [min=0.234, max=0.291], skew [0.056 vs 0.102]
          Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.1 real=0:00:00.1)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 151, tested: 151, violation detected: 18, violation ignored (due to small violation): 9, cannot run: 0, attempted: 9, unsuccessful: 0, sized: 5
          
          PRO Statistics: Fix DRVs (cell sizing):
          =======================================
          
          Cell changes by Net Type:
          
          ---------------------------------------------------------------------------------------------------------------------------
          Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
          ---------------------------------------------------------------------------------------------------------------------------
          top                0                    0                   0            0                    0                   0
          trunk              0                    0                   0            0                    0                   0
          leaf               9 [100.0%]           5 (55.6%)           0            0                    5 (55.6%)           4 (44.4%)
          ---------------------------------------------------------------------------------------------------------------------------
          Total              9 [100.0%]           5 (55.6%)           0            0                    5 (55.6%)           4 (44.4%)
          ---------------------------------------------------------------------------------------------------------------------------
          
          Upsized: 5, Downsized: 0, Sized but same area: 0, Unchanged: 4, Area change: 1.710um^2 (0.504%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=150, i=0, icg=0, nicg=0, l=0, total=150
            misc counts      : r=1, pp=0
            cell areas       : b=340.974um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=340.974um^2
            cell capacitance : b=0.057pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.057pF
            sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.216pF, leaf=1.022pF, total=1.238pF
            wire lengths     : top=0.000um, trunk=1545.895um, leaf=6638.080um, total=8183.975um
            hp wire lengths  : top=0.000um, trunk=838.820um, leaf=3823.055um, total=4661.875um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Remaining Transition : {count=13, worst=[0.005ns, 0.004ns, 0.003ns, 0.003ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns, ...]} avg=0.002ns sd=0.002ns sum=0.022ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.100ns count=24 avg=0.085ns sd=0.013ns min=0.039ns max=0.099ns {1 <= 0.060ns, 6 <= 0.080ns, 7 <= 0.090ns, 6 <= 0.095ns, 4 <= 0.100ns}
            Leaf  : target=0.100ns count=127 avg=0.094ns sd=0.005ns min=0.076ns max=0.105ns {0 <= 0.060ns, 1 <= 0.080ns, 29 <= 0.090ns, 42 <= 0.095ns, 42 <= 0.100ns} {12 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CLKBUFX4: 106 CLKBUFX3: 35 CLKBUFX2: 2 BUFX2: 7 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/sdc_cons: insertion delay [min=0.233, max=0.291], skew [0.057 vs 0.102]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/sdc_cons: insertion delay [min=0.233, max=0.291], skew [0.057 vs 0.102]
          Legalizer API calls during this step: 15 succeeded with high effort: 15 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Moving clock insts towards fanout...
        Move to sink centre: considered=13, unsuccessful=0, alreadyClose=0, noImprovementFound=12, degradedSlew=0, degradedSkew=0, insufficientImprovement=1, accepted=0
        Moving clock insts towards fanout done. (took cpu=0:00:00.1 real=0:00:00.1)
        Cloning clock nodes to reduce slew violations....
        Cloning results : Attempted = 1 , succeeded = 1 , unsuccessful = 0 , skipped = 0 , ignored = 0
        Fanout results : attempted = 18 ,succeeded = 18 ,unsuccessful = 0 ,skipped = 0
        Cloning clock nodes to reduce slew violations. done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=151, i=0, icg=0, nicg=0, l=0, total=151
          misc counts      : r=1, pp=0
          cell areas       : b=343.368um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=343.368um^2
          cell capacitance : b=0.057pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.057pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.217pF, leaf=1.022pF, total=1.239pF
          wire lengths     : top=0.000um, trunk=1548.775um, leaf=6638.205um, total=8186.980um
          hp wire lengths  : top=0.000um, trunk=840.530um, leaf=3837.990um, total=4678.520um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=12, worst=[0.004ns, 0.003ns, 0.003ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, ...]} avg=0.001ns sd=0.001ns sum=0.017ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.100ns count=24 avg=0.085ns sd=0.013ns min=0.039ns max=0.099ns {1 <= 0.060ns, 6 <= 0.080ns, 7 <= 0.090ns, 6 <= 0.095ns, 4 <= 0.100ns}
          Leaf  : target=0.100ns count=128 avg=0.093ns sd=0.006ns min=0.056ns max=0.104ns {1 <= 0.060ns, 2 <= 0.080ns, 29 <= 0.090ns, 42 <= 0.095ns, 42 <= 0.100ns} {12 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUFX4: 107 CLKBUFX3: 35 CLKBUFX2: 2 BUFX2: 7 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/sdc_cons: insertion delay [min=0.234, max=0.291, avg=0.260, sd=0.014], skew [0.056 vs 0.102], 100% {0.234, 0.291} (wid=0.023 ws=0.020) (gid=0.269 gs=0.045)
        Skew group summary before routing clock trees:
          skew_group clk/sdc_cons: insertion delay [min=0.234, max=0.291, avg=0.260, sd=0.014], skew [0.056 vs 0.102], 100% {0.234, 0.291} (wid=0.023 ws=0.020) (gid=0.269 gs=0.045)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 151 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:10:39 mem=1846.7M) ***
Total net bbox length = 8.924e+04 (4.491e+04 4.433e+04) (ext = 3.440e+03)
Move report: Detail placement moves 350 insts, mean move: 2.17 um, max move: 19.80 um 
	Max move on inst (FE_OFC1929_n_1829): (78.00, 152.00) --> (58.20, 152.00)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1846.7MB
Summary Report:
Instances move: 350 (out of 5611 movable)
Instances flipped: 0
Mean displacement: 2.17 um
Max displacement: 19.80 um (Instance: FE_OFC1929_n_1829) (78, 152) -> (58.2, 152)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 8.992e+04 (4.539e+04 4.453e+04) (ext = 3.443e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1846.7MB
*** Finished refinePlace (0:10:39 mem=1846.7M) ***
  ClockRefiner summary
  All clock instances: Moved 61, flipped 7 and cell swapped 0 (out of a total of 2229).
  The largest move was 3.51 um for datamem_data_ram_reg[29][11].
  Restoring pStatusCts on 151 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:01.1 real=0:00:01.1)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       152 (unrouted=0, trialRouted=0, noStatus=0, routed=152, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5589 (unrouted=63, trialRouted=5526, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=63, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 152 nets for routing of which 152 have one or more fixed wires.
(ccopt eGR): Start to route 152 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7704 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7704
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5678 nets ( ignored 5526 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 152 clock nets ( 152 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 152
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 152 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.818120e+03um
[NR-eGR] Create a new net group with 9 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 9 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.211420e+03um
[NR-eGR] Create a new net group with 9 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 9 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.613270e+03um
[NR-eGR] Create a new net group with 9 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 9 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 9.015120e+03um
[NR-eGR] Create a new net group with 9 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 9 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.416970e+03um
[NR-eGR] Create a new net group with 9 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 9 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.026000e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  22324 
[NR-eGR]  Metal2   (2V)         35850  32039 
[NR-eGR]  Metal3   (3H)         44482   3806 
[NR-eGR]  Metal4   (4V)         18660    981 
[NR-eGR]  Metal5   (5H)          9049     78 
[NR-eGR]  Metal6   (6V)           867     21 
[NR-eGR]  Metal7   (7H)           122     10 
[NR-eGR]  Metal8   (8V)            17      8 
[NR-eGR]  Metal9   (9H)            52      4 
[NR-eGR]  Metal10  (10V)            1      2 
[NR-eGR]  Metal11  (11H)            1      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       109099  59273 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 89916um
[NR-eGR] Total length: 109099um, number of vias: 59273
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8203um, number of vias: 6035
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  2380 
[NR-eGR]  Metal2   (2V)          3045  3036 
[NR-eGR]  Metal3   (3H)          3813   619 
[NR-eGR]  Metal4   (4V)          1345     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         8203  6035 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 4953um
[NR-eGR] Total length: 8203um, number of vias: 6035
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 8203um, number of vias: 6035
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1808.71 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.2 real=0:00:00.2)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 152 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
-droutePostRouteSpreadWire auto
-droutePostRouteWidenWireRule ""
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=01/31 18:54:35, mem=1488.8M)

globalDetailRoute

#Start globalDetailRoute on Fri Jan 31 18:54:35 2025
#
#num needed restored net=0
#need_extraction net=0 (total=5741)
#NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 152
#Total wire length = 8203 um.
#Total half perimeter of net bounding box = 5059 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 3045 um.
#Total wire length on LAYER Metal3 = 3813 um.
#Total wire length on LAYER Metal4 = 1345 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 6035
#Up-Via Summary (total 6035):
#           
#-----------------------
# Metal1           2380
# Metal2           3036
# Metal3            619
#-----------------------
#                  6035 
#
#Start routing data preparation on Fri Jan 31 18:54:35 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 5737 nets.
#Voltage range [0.000 - 0.000] has 3 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1493.25 (MB), peak = 1719.96 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1497.81 (MB), peak = 1719.96 (MB)
#Data initialization: cpu:00:00:01, real:00:00:01, mem:1.5 GB, peak:1.7 GB
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
#Successfully loaded pre-route RC model
#Enabled timing driven Line Assignment.
#
#Begin Line Assignment ...
#
#Begin build data ...
#
#Distribution of nets:
#       61 ( 0         pin),      2 ( 1         pin),   2531 ( 2         pin),
#     2112 ( 3         pin),     80 ( 4         pin),     94 ( 5         pin),
#       89 ( 6         pin),     26 ( 7         pin),    253 ( 8         pin),
#      267 ( 9         pin),    158 (10-19      pin),     29 (20-29      pin),
#       12 (30-39      pin),      6 (40-49      pin),      6 (50-59      pin),
#       11 (60-69      pin),      4 (70-79      pin),      0 (>=2000     pin).
#Total: 5741 nets, 152 fully global routed, 152 clocks, 152 nets have extra space,
#       152 nets have layer range, 152 nets have weight,
#       152 nets have avoid detour, 152 nets have priority.
#
#Nets in 1 layer range:
#   (Metal3, Metal4) :      152 ( 2.6%)
#
#Nets in 1 priority group:
#  clock:      152 ( 2.6%)
#
#152 nets selected.
#
#End build data: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
#
#Net length summary:
#Layer     H-Len   V-Len         Total       #Up-Via
#---------------------------------------------------
#Metal1        0       0       0(  0%)    2380( 23%)
#Metal2        0    3019    3019( 37%)    7448( 71%)
#Metal3     3838       0    3838( 47%)     619(  6%)
#Metal4        0    1344    1344( 16%)       0(  0%)
#Metal5        0       0       0(  0%)       0(  0%)
#Metal6        0       0       0(  0%)       0(  0%)
#Metal7        0       0       0(  0%)       0(  0%)
#Metal8        0       0       0(  0%)       0(  0%)
#Metal9        0       0       0(  0%)       0(  0%)
#Metal10       0       0       0(  0%)       0(  0%)
#Metal11       0       0       0(  0%)       0(  0%)
#---------------------------------------------------
#           3838    4364    8202         10447      
#
#Net length and overlap summary:
#Layer     H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
#-----------------------------------------------------------------------------------------------
#Metal1        1       0       1(  0%)    2380( 38%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal2        0    3617    3617( 42%)    3532( 56%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal3     3744       0    3744( 44%)     402(  6%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal4        0    1230    1230( 14%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal5        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal6        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal7        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal8        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal9        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal10       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal11       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#-----------------------------------------------------------------------------------------------
#           3745    4847    8593          6314             0            0              0        
#
#Line Assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.21 (MB)
#Total memory = 1499.72 (MB)
#Peak memory = 1719.96 (MB)
#End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
#
#Begin assignment summary ...
#
#  Total number of segments             = 1565
#  Total number of overlap segments     =    0 (  0.0%)
#  Total number of assigned segments    = 1565 (100.0%)
#  Total number of shifted segments     =  105 (  6.7%)
#  Average movement of shifted segments =    5.79 tracks
#
#  Total number of overlaps             =    0
#  Total length of overlaps             =    0 um
#
#End assignment summary.
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 152
#Total wire length = 7844 um.
#Total half perimeter of net bounding box = 5059 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 2869 um.
#Total wire length on LAYER Metal3 = 3744 um.
#Total wire length on LAYER Metal4 = 1231 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 6314
#Up-Via Summary (total 6314):
#           
#-----------------------
# Metal1           2380
# Metal2           3532
# Metal3            402
#-----------------------
#                  6314 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 9.00 (MB)
#Total memory = 1498.46 (MB)
#Peak memory = 1719.96 (MB)
#Skip comparing routing design signature in db-snapshot flow
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1497.88 (MB), peak = 1719.96 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 152
#Total wire length = 8756 um.
#Total half perimeter of net bounding box = 5059 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 1823 um.
#Total wire length on LAYER Metal3 = 4571 um.
#Total wire length on LAYER Metal4 = 2362 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 5928
#Total number of multi-cut vias = 1 (  0.0%)
#Total number of single cut vias = 5927 (100.0%)
#Up-Via Summary (total 5928):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1          2381 (100.0%)         1 (  0.0%)       2382
# Metal2          2276 (100.0%)         0 (  0.0%)       2276
# Metal3          1270 (100.0%)         0 (  0.0%)       1270
#-----------------------------------------------------------
#                 5927 (100.0%)         1 (  0.0%)       5928 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = -0.58 (MB)
#Total memory = 1497.88 (MB)
#Peak memory = 1719.96 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = -0.58 (MB)
#Total memory = 1497.88 (MB)
#Peak memory = 1719.96 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 1.77 (MB)
#Total memory = 1490.62 (MB)
#Peak memory = 1719.96 (MB)
#Number of warnings = 0
#Total number of warnings = 17
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Jan 31 18:54:42 2025
#
% End globalDetailRoute (date=01/31 18:54:42, total cpu=0:00:07.1, real=0:00:07.0, peak res=1490.4M, current mem=1490.4M)
        NanoRoute done. (took cpu=0:00:07.1 real=0:00:07.1)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 152 net(s)
Set FIXED placed status on 151 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1816.00 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 6708 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6708
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 152  Num Prerouted Wires = 6248
[NR-eGR] Read 5678 nets ( ignored 152 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 5526
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5526 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 9.625761e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         8( 0.07%)   ( 0.07%) 
[NR-eGR]  Metal3 ( 3)         3( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        11( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  22326 
[NR-eGR]  Metal2   (2V)         35528  31599 
[NR-eGR]  Metal3   (3H)         44143   4350 
[NR-eGR]  Metal4   (4V)         18383   1241 
[NR-eGR]  Metal5   (5H)         10624    103 
[NR-eGR]  Metal6   (6V)          1361     23 
[NR-eGR]  Metal7   (7H)           193     10 
[NR-eGR]  Metal8   (8V)            17      8 
[NR-eGR]  Metal9   (9H)            52      4 
[NR-eGR]  Metal10  (10V)            1      2 
[NR-eGR]  Metal11  (11H)            1      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       110302  59666 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 89916um
[NR-eGR] Total length: 110302um, number of vias: 59666
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1816.00 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.2 real=0:00:00.2)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       152 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=152, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5589 (unrouted=63, trialRouted=5526, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=63, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:07.6 real=0:00:07.6)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 't1c_riscv_cpu' of instances=5611 and nets=5741 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1816.004M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for max_delay:setup.late...
  Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=151, i=0, icg=0, nicg=0, l=0, total=151
    misc counts      : r=1, pp=0
    cell areas       : b=343.368um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=343.368um^2
    cell capacitance : b=0.057pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.057pF
    sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.218pF, leaf=1.047pF, total=1.265pF
    wire lengths     : top=0.000um, trunk=1581.995um, leaf=7174.350um, total=8756.345um
    hp wire lengths  : top=0.000um, trunk=840.530um, leaf=3838.175um, total=4678.705um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=24, worst=[0.014ns, 0.013ns, 0.008ns, 0.008ns, 0.007ns, 0.007ns, 0.006ns, 0.006ns, 0.006ns, 0.006ns, ...]} avg=0.005ns sd=0.003ns sum=0.122ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.100ns count=24 avg=0.086ns sd=0.014ns min=0.036ns max=0.104ns {1 <= 0.060ns, 5 <= 0.080ns, 8 <= 0.090ns, 4 <= 0.095ns, 5 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Leaf  : target=0.100ns count=128 avg=0.095ns sd=0.008ns min=0.057ns max=0.114ns {1 <= 0.060ns, 2 <= 0.080ns, 23 <= 0.090ns, 42 <= 0.095ns, 37 <= 0.100ns} {12 <= 0.105ns, 9 <= 0.110ns, 2 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUFX4: 107 CLKBUFX3: 35 CLKBUFX2: 2 BUFX2: 7 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/sdc_cons: insertion delay [min=0.232, max=0.289, avg=0.259, sd=0.014], skew [0.056 vs 0.102], 100% {0.232, 0.289} (wid=0.021 ws=0.019) (gid=0.271 gs=0.047)
  Skew group summary after routing clock trees:
    skew_group clk/sdc_cons: insertion delay [min=0.232, max=0.289, avg=0.259, sd=0.014], skew [0.056 vs 0.102], 100% {0.232, 0.289} (wid=0.021 ws=0.019) (gid=0.271 gs=0.047)
  CCOpt::Phase::Routing done. (took cpu=0:00:07.8 real=0:00:07.8)
  CCOpt::Phase::PostConditioning...
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 152, tested: 152, violation detected: 24, violation ignored (due to small violation): 0, cannot run: 0, attempted: 24, unsuccessful: 0, sized: 9
      
      PRO Statistics: Fix DRVs (initial upsizing):
      ============================================
      
      Cell changes by Net Type:
      
      -----------------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
      -----------------------------------------------------------------------------------------------------------------------------
      top                0                    0                    0            0                    0                    0
      trunk              1 [4.2%]             1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
      leaf              23 [95.8%]            8 (34.8%)            0            0                    8 (34.8%)           15 (65.2%)
      -----------------------------------------------------------------------------------------------------------------------------
      Total             24 [100.0%]           9 (37.5%)            0            0                    9 (37.5%)           15 (62.5%)
      -----------------------------------------------------------------------------------------------------------------------------
      
      Upsized: 9, Downsized: 0, Sized but same area: 0, Unchanged: 15, Area change: 3.078um^2 (0.896%)
      Max. move: 0.200um (CTS_ccl_a_buf_00230 and 20 others), Min. move: 0.000um, Avg. move: 0.042um
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=151, i=0, icg=0, nicg=0, l=0, total=151
        misc counts      : r=1, pp=0
        cell areas       : b=346.446um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=346.446um^2
        cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
        sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.218pF, leaf=1.047pF, total=1.265pF
        wire lengths     : top=0.000um, trunk=1581.995um, leaf=7174.350um, total=8756.345um
        hp wire lengths  : top=0.000um, trunk=840.330um, leaf=3838.375um, total=4678.705um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Remaining Transition : {count=15, worst=[0.013ns, 0.007ns, 0.007ns, 0.006ns, 0.006ns, 0.005ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, ...]} avg=0.005ns sd=0.003ns sum=0.068ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.100ns count=24 avg=0.085ns sd=0.013ns min=0.036ns max=0.099ns {1 <= 0.060ns, 6 <= 0.080ns, 8 <= 0.090ns, 4 <= 0.095ns, 5 <= 0.100ns}
        Leaf  : target=0.100ns count=128 avg=0.094ns sd=0.007ns min=0.057ns max=0.113ns {1 <= 0.060ns, 2 <= 0.080ns, 31 <= 0.090ns, 42 <= 0.095ns, 37 <= 0.100ns} {9 <= 0.105ns, 5 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: CLKBUFX4: 114 CLKBUFX3: 30 CLKBUFX2: 2 BUFX2: 5 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/sdc_cons: insertion delay [min=0.232, max=0.289], skew [0.056 vs 0.102]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/sdc_cons: insertion delay [min=0.232, max=0.289], skew [0.056 vs 0.102]
      Legalizer API calls during this step: 37 succeeded with high effort: 37 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 152, tested: 152, violation detected: 15, violation ignored (due to small violation): 0, cannot run: 0, attempted: 15, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              0                    0           0            0                    0                  0
      leaf              15 [100.0%]           0           0            0                    0 (0.0%)          15 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total             15 [100.0%]           0           0            0                    0 (0.0%)          15 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 15, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=151, i=0, icg=0, nicg=0, l=0, total=151
        misc counts      : r=1, pp=0
        cell areas       : b=346.446um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=346.446um^2
        cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
        sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.218pF, leaf=1.047pF, total=1.265pF
        wire lengths     : top=0.000um, trunk=1581.995um, leaf=7174.350um, total=8756.345um
        hp wire lengths  : top=0.000um, trunk=840.330um, leaf=3838.375um, total=4678.705um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Remaining Transition : {count=15, worst=[0.013ns, 0.007ns, 0.007ns, 0.006ns, 0.006ns, 0.005ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, ...]} avg=0.005ns sd=0.003ns sum=0.068ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.100ns count=24 avg=0.085ns sd=0.013ns min=0.036ns max=0.099ns {1 <= 0.060ns, 6 <= 0.080ns, 8 <= 0.090ns, 4 <= 0.095ns, 5 <= 0.100ns}
        Leaf  : target=0.100ns count=128 avg=0.094ns sd=0.007ns min=0.057ns max=0.113ns {1 <= 0.060ns, 2 <= 0.080ns, 31 <= 0.090ns, 42 <= 0.095ns, 37 <= 0.100ns} {9 <= 0.105ns, 5 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: CLKBUFX4: 114 CLKBUFX3: 30 CLKBUFX2: 2 BUFX2: 5 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/sdc_cons: insertion delay [min=0.232, max=0.289], skew [0.056 vs 0.102]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/sdc_cons: insertion delay [min=0.232, max=0.289], skew [0.056 vs 0.102]
      Legalizer API calls during this step: 57 succeeded with high effort: 57 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 152, nets tested: 152, nets violation detected: 15, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 15, nets unsuccessful: 15, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=151, i=0, icg=0, nicg=0, l=0, total=151
      misc counts      : r=1, pp=0
      cell areas       : b=346.446um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=346.446um^2
      cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.218pF, leaf=1.047pF, total=1.265pF
      wire lengths     : top=0.000um, trunk=1581.995um, leaf=7174.350um, total=8756.345um
      hp wire lengths  : top=0.000um, trunk=840.330um, leaf=3838.375um, total=4678.705um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Remaining Transition : {count=15, worst=[0.013ns, 0.007ns, 0.007ns, 0.006ns, 0.006ns, 0.005ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, ...]} avg=0.005ns sd=0.003ns sum=0.068ns
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.100ns count=24 avg=0.085ns sd=0.013ns min=0.036ns max=0.099ns {1 <= 0.060ns, 6 <= 0.080ns, 8 <= 0.090ns, 4 <= 0.095ns, 5 <= 0.100ns}
      Leaf  : target=0.100ns count=128 avg=0.094ns sd=0.007ns min=0.057ns max=0.113ns {1 <= 0.060ns, 2 <= 0.080ns, 31 <= 0.090ns, 42 <= 0.095ns, 37 <= 0.100ns} {9 <= 0.105ns, 5 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBUFX4: 114 CLKBUFX3: 30 CLKBUFX2: 2 BUFX2: 5 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/sdc_cons: insertion delay [min=0.232, max=0.289, avg=0.257, sd=0.013], skew [0.056 vs 0.102], 100% {0.232, 0.289} (wid=0.021 ws=0.019) (gid=0.269 gs=0.045)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/sdc_cons: insertion delay [min=0.232, max=0.289, avg=0.257, sd=0.013], skew [0.056 vs 0.102], 100% {0.232, 0.289} (wid=0.021 ws=0.019) (gid=0.269 gs=0.045)
    Buffering to fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      PRO Statistics: Fix Skew (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=151, i=0, icg=0, nicg=0, l=0, total=151
        misc counts      : r=1, pp=0
        cell areas       : b=346.446um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=346.446um^2
        cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
        sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.218pF, leaf=1.047pF, total=1.265pF
        wire lengths     : top=0.000um, trunk=1581.995um, leaf=7174.350um, total=8756.345um
        hp wire lengths  : top=0.000um, trunk=840.330um, leaf=3838.375um, total=4678.705um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
        Remaining Transition : {count=15, worst=[0.013ns, 0.007ns, 0.007ns, 0.006ns, 0.006ns, 0.005ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, ...]} avg=0.005ns sd=0.003ns sum=0.068ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.100ns count=24 avg=0.085ns sd=0.013ns min=0.036ns max=0.099ns {1 <= 0.060ns, 6 <= 0.080ns, 8 <= 0.090ns, 4 <= 0.095ns, 5 <= 0.100ns}
        Leaf  : target=0.100ns count=128 avg=0.094ns sd=0.007ns min=0.057ns max=0.113ns {1 <= 0.060ns, 2 <= 0.080ns, 31 <= 0.090ns, 42 <= 0.095ns, 37 <= 0.100ns} {9 <= 0.105ns, 5 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: CLKBUFX4: 114 CLKBUFX3: 30 CLKBUFX2: 2 BUFX2: 5 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/sdc_cons: insertion delay [min=0.232, max=0.289, avg=0.257, sd=0.013], skew [0.056 vs 0.102], 100% {0.232, 0.289} (wid=0.021 ws=0.019) (gid=0.269 gs=0.045)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/sdc_cons: insertion delay [min=0.232, max=0.289, avg=0.257, sd=0.013], skew [0.056 vs 0.102], 100% {0.232, 0.289} (wid=0.021 ws=0.019) (gid=0.269 gs=0.045)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
    Leaving CCOpt scope - ClockRefiner...
    Soft fixed 151 clock instances.
    Performing Single Pass Refine Place.
*** Starting refinePlace (0:10:48 mem=1816.2M) ***
Total net bbox length = 8.992e+04 (4.539e+04 4.453e+04) (ext = 3.443e+03)
Move report: Detail placement moves 4 insts, mean move: 0.25 um, max move: 0.40 um 
	Max move on inst (g143551__1666): (122.80, 37.43) --> (123.20, 37.43)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1816.2MB
Summary Report:
Instances move: 4 (out of 5611 movable)
Instances flipped: 0
Mean displacement: 0.25 um
Max displacement: 0.40 um (Instance: g143551__1666) (122.8, 37.43) -> (123.2, 37.43)
	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: NAND4XL
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 8.992e+04 (4.539e+04 4.453e+04) (ext = 3.443e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1816.2MB
*** Finished refinePlace (0:10:48 mem=1816.2M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2229).
    Restoring pStatusCts on 151 clock instances.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  PostConditioning done.
Net route status summary:
  Clock:       152 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=152, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5589 (unrouted=63, trialRouted=5526, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=63, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for max_delay:setup.late...
  Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=151, i=0, icg=0, nicg=0, l=0, total=151
    misc counts      : r=1, pp=0
    cell areas       : b=346.446um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=346.446um^2
    cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
    sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.218pF, leaf=1.047pF, total=1.265pF
    wire lengths     : top=0.000um, trunk=1581.995um, leaf=7174.350um, total=8756.345um
    hp wire lengths  : top=0.000um, trunk=840.330um, leaf=3838.375um, total=4678.705um
  Clock DAG net violations after post-conditioning:
    Remaining Transition : {count=15, worst=[0.013ns, 0.007ns, 0.007ns, 0.006ns, 0.006ns, 0.005ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, ...]} avg=0.005ns sd=0.003ns sum=0.068ns
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.100ns count=24 avg=0.085ns sd=0.013ns min=0.036ns max=0.099ns {1 <= 0.060ns, 6 <= 0.080ns, 8 <= 0.090ns, 4 <= 0.095ns, 5 <= 0.100ns}
    Leaf  : target=0.100ns count=128 avg=0.094ns sd=0.007ns min=0.057ns max=0.113ns {1 <= 0.060ns, 2 <= 0.080ns, 31 <= 0.090ns, 42 <= 0.095ns, 37 <= 0.100ns} {9 <= 0.105ns, 5 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLKBUFX4: 114 CLKBUFX3: 30 CLKBUFX2: 2 BUFX2: 5 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/sdc_cons: insertion delay [min=0.232, max=0.289, avg=0.257, sd=0.013], skew [0.056 vs 0.102], 100% {0.232, 0.289} (wid=0.021 ws=0.019) (gid=0.269 gs=0.045)
  Skew group summary after post-conditioning:
    skew_group clk/sdc_cons: insertion delay [min=0.232, max=0.289, avg=0.257, sd=0.013], skew [0.056 vs 0.102], 100% {0.232, 0.289} (wid=0.021 ws=0.019) (gid=0.269 gs=0.045)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.9 real=0:00:00.9)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------------------------------------
  Cell type                     Count    Area       Capacitance
  -------------------------------------------------------------
  Buffers                        151     346.446       0.058
  Inverters                        0       0.000       0.000
  Integrated Clock Gates           0       0.000       0.000
  Non-Integrated Clock Gates       0       0.000       0.000
  Clock Logic                      0       0.000       0.000
  All                            151     346.446       0.058
  -------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk     1581.995
  Leaf      7174.350
  Total     8756.345
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk        840.330
  Leaf        3838.375
  Total       4678.705
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.058    0.218    0.276
  Leaf     0.437    1.047    1.484
  Total    0.495    1.265    1.760
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  2078     0.437     0.000       0.000      0.000    0.000
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  Remaining Transition    ns        15       0.005       0.003      0.068    [0.013, 0.007, 0.007, 0.006, 0.006, 0.005, 0.004, 0.004, 0.003, 0.003, ...]
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                 Over Target
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.100       24      0.085       0.013      0.036    0.099    {1 <= 0.060ns, 6 <= 0.080ns, 8 <= 0.090ns, 4 <= 0.095ns, 5 <= 0.100ns}                                         -
  Leaf        0.100      128      0.094       0.007      0.057    0.113    {1 <= 0.060ns, 2 <= 0.080ns, 31 <= 0.090ns, 42 <= 0.095ns, 37 <= 0.100ns}    {9 <= 0.105ns, 5 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -----------------------------------------
  Name        Type      Inst     Inst Area 
                        Count    (um^2)
  -----------------------------------------
  CLKBUFX4    buffer     114      272.916
  CLKBUFX3    buffer      30       61.560
  CLKBUFX2    buffer       2        3.420
  BUFX2       buffer       5        8.550
  -----------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner             Skew Group      Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  max_delay:setup.late    clk/sdc_cons    0.232     0.289     0.056       0.102         0.019           0.001           0.257        0.013     100% {0.232, 0.289}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner             Skew Group      Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  max_delay:setup.late    clk/sdc_cons    0.232     0.289     0.056       0.102         0.019           0.001           0.257        0.013     100% {0.232, 0.289}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 291 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 10 violating pins:
  ======================================================================
  
  Target and measured clock slews (in ns):
  
  ---------------------------------------------------------------------------------------------------------------
  Half corner           Violation  Slew    Slew      Dont   Ideal  Target          Pin
                        amount     target  achieved  touch  net?   source          
                                                     net?                          
  ---------------------------------------------------------------------------------------------------------------
  max_delay:setup.late    0.013    0.100    0.113    N      N      auto extracted  datamem_data_ram_reg[29][5]/CK
  max_delay:setup.late    0.013    0.100    0.113    N      N      auto extracted  datamem_data_ram_reg[29][7]/CK
  max_delay:setup.late    0.013    0.100    0.113    N      N      auto extracted  datamem_data_ram_reg[30][2]/CK
  max_delay:setup.late    0.013    0.100    0.113    N      N      auto extracted  datamem_data_ram_reg[30][4]/CK
  max_delay:setup.late    0.013    0.100    0.113    N      N      auto extracted  datamem_data_ram_reg[30][5]/CK
  max_delay:setup.late    0.013    0.100    0.113    N      N      auto extracted  datamem_data_ram_reg[31][2]/CK
  max_delay:setup.late    0.013    0.100    0.113    N      N      auto extracted  datamem_data_ram_reg[31][4]/CK
  max_delay:setup.late    0.013    0.100    0.113    N      N      auto extracted  datamem_data_ram_reg[31][5]/CK
  max_delay:setup.late    0.013    0.100    0.113    N      N      auto extracted  datamem_data_ram_reg[31][6]/CK
  max_delay:setup.late    0.013    0.100    0.113    N      N      auto extracted  CTS_ccl_a_buf_00291/Y
  ---------------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * The following are in propagated mode:
   - Root pin clk of SDC clock clk in view wc
   - Root pin clk of SDC clock clk in view bc

Setting all clocks to propagated mode.
sdc_cons
External - Set all clocks to propagated mode done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock DAG stats after update timingGraph:
  cell counts      : b=151, i=0, icg=0, nicg=0, l=0, total=151
  misc counts      : r=1, pp=0
  cell areas       : b=346.446um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=346.446um^2
  cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
  sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
  wire capacitance : top=0.000pF, trunk=0.218pF, leaf=1.047pF, total=1.265pF
  wire lengths     : top=0.000um, trunk=1581.995um, leaf=7174.350um, total=8756.345um
  hp wire lengths  : top=0.000um, trunk=840.330um, leaf=3838.375um, total=4678.705um
Clock DAG net violations after update timingGraph:
  Remaining Transition : {count=15, worst=[0.013ns, 0.007ns, 0.007ns, 0.006ns, 0.006ns, 0.005ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, ...]} avg=0.005ns sd=0.003ns sum=0.068ns
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.100ns count=24 avg=0.085ns sd=0.013ns min=0.036ns max=0.099ns {1 <= 0.060ns, 6 <= 0.080ns, 8 <= 0.090ns, 4 <= 0.095ns, 5 <= 0.100ns}
  Leaf  : target=0.100ns count=128 avg=0.094ns sd=0.007ns min=0.057ns max=0.113ns {1 <= 0.060ns, 2 <= 0.080ns, 31 <= 0.090ns, 42 <= 0.095ns, 37 <= 0.100ns} {9 <= 0.105ns, 5 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUFX4: 114 CLKBUFX3: 30 CLKBUFX2: 2 BUFX2: 5 
Primary reporting skew groups after update timingGraph:
  skew_group clk/sdc_cons: insertion delay [min=0.232, max=0.289, avg=0.257, sd=0.013], skew [0.056 vs 0.102], 100% {0.232, 0.289} (wid=0.021 ws=0.019) (gid=0.269 gs=0.045)
Skew group summary after update timingGraph:
  skew_group clk/sdc_cons: insertion delay [min=0.232, max=0.289, avg=0.257, sd=0.013], skew [0.056 vs 0.102], 100% {0.232, 0.289} (wid=0.021 ws=0.019) (gid=0.269 gs=0.045)
Logging CTS constraint violations...
  Clock tree clk has 15 slew violations.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 20 slew violations below cell CTS_ccl_a_buf_00291 (a lib_cell CLKBUFX4) at (107.400,112.670), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00291/Y with a slew time target of 0.100ns. Achieved a slew time of 0.113ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 20 slew violations below cell CTS_ccl_a_buf_00237 (a lib_cell CLKBUFX4) at (90.800,85.310), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00237/Y with a slew time target of 0.100ns. Achieved a slew time of 0.107ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 20 slew violations below cell CTS_ccl_a_buf_00279 (a lib_cell CLKBUFX4) at (25.600,23.750), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00279/Y with a slew time target of 0.100ns. Achieved a slew time of 0.107ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 19 slew violations below cell CTS_ccl_a_buf_00264 (a lib_cell CLKBUFX4) at (52.000,68.210), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00264/Y with a slew time target of 0.100ns. Achieved a slew time of 0.106ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 20 slew violations below cell CTS_ccl_a_buf_00229 (a lib_cell CLKBUFX4) at (68.800,163.970), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00229/Y with a slew time target of 0.100ns. Achieved a slew time of 0.106ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 20 slew violations below cell CTS_ccl_a_buf_00266 (a lib_cell CLKBUFX4) at (57.800,25.460), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00266/Y with a slew time target of 0.100ns. Achieved a slew time of 0.105ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 21 slew violations below cell CTS_ccl_a_buf_00281 (a lib_cell CLKBUFX4) at (36.000,83.600), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00281/Y with a slew time target of 0.100ns. Achieved a slew time of 0.104ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 21 slew violations below cell CTS_ccl_a_buf_00216 (a lib_cell CLKBUFX4) at (153.200,20.330), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00216/Y with a slew time target of 0.100ns. Achieved a slew time of 0.104ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 19 slew violations below cell CTS_ccl_a_buf_00226 (a lib_cell CLKBUFX4) at (60.600,160.550), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00226/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 18 slew violations below cell CTS_ccl_a_buf_00282 (a lib_cell CLKBUFX4) at (107.600,90.440), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00282/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 19 slew violations below cell CTS_ccl_a_buf_00260 (a lib_cell CLKBUFX4) at (66.800,37.430), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00260/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 19 slew violations below cell CTS_ccl_a_buf_00300 (a lib_cell CLKBUFX4) at (143.200,136.610), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00300/Y with a slew time target of 0.100ns. Achieved a slew time of 0.102ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 18 slew violations below cell CTS_ccl_a_buf_00296 (a lib_cell CLKBUFX4) at (112.600,75.050), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00296/Y with a slew time target of 0.100ns. Achieved a slew time of 0.102ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 17 slew violations below cell CTS_ccl_a_buf_00297 (a lib_cell CLKBUFX4) at (133.800,71.630), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00297/Y with a slew time target of 0.100ns. Achieved a slew time of 0.101ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 20 slew violations below cell CTS_ccl_a_buf_00238 (a lib_cell CLKBUFX4) at (39.400,160.550), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00238/Y with a slew time target of 0.100ns. Achieved a slew time of 0.101ns.

Type 'man IMPCCOPT-1007' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.2 real=0:00:00.2)
Runtime done. (took cpu=0:00:21.5 real=0:00:21.5)
Runtime Summary
===============
Clock Runtime:  (56%) Core CTS          12.20 (Init 0.78, Construction 2.79, Implementation 6.75, eGRPC 0.63, PostConditioning 0.75, Other 0.50)
Clock Runtime:  (39%) CTS services       8.46 (RefinePlace 0.57, EarlyGlobalClock 0.50, NanoRoute 7.10, ExtractRC 0.29, TimingAnalysis 0.00)
Clock Runtime:   (3%) Other CTS          0.78 (Init 0.28, CongRepair/EGR-DP 0.40, TimingUpdate 0.11, Other 0.00)
Clock Runtime: (100%) Total             21.44

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1505.0M, totSessionCpu=0:10:48 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
*** InitOpt #3 [begin] : totSession cpu/real = 0:10:48.1/0:31:47.9 (0.3), mem = 1821.9M
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1509.8M, totSessionCpu=0:10:49 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1823.9M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1821.95)
Total number of fetched objects 5678
End delay calculation. (MEM=1849.15 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1849.15 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:10:50 mem=1849.1M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.188  |  5.188  |  7.756  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    120 (240)     |   -0.686   |    120 (240)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.791%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1518.2M, totSessionCpu=0:10:50 **
*** InitOpt #3 [finish] : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:10:50.0/0:31:49.8 (0.3), mem = 1813.4M
** INFO : this run is activating low effort ccoptDesign flow
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #4 [begin] : totSession cpu/real = 0:10:50.1/0:31:49.9 (0.3), mem = 1817.4M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        152 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #4 [finish] : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:10:50.7/0:31:50.5 (0.3), mem = 2017.6M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 2017.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2017.6M) ***
*** Starting optimizing excluded clock nets MEM= 2017.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2017.6M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #9 [begin] : totSession cpu/real = 0:10:50.8/0:31:50.5 (0.3), mem = 2017.6M
Info: 152 nets with fixed/cover wires excluded.
Info: 152 clock nets excluded from IPO operation.
*** DrvOpt #9 [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:10:51.6/0:31:51.4 (0.3), mem = 1924.6M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #10 [begin] : totSession cpu/real = 0:10:51.7/0:31:51.4 (0.3), mem = 1924.6M
Info: 152 nets with fixed/cover wires excluded.
Info: 152 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   216|   519|    -0.74|     0|     0|     0.00|     0|     0|     0|     0|     5.19|     0.00|       0|       0|       0| 77.79%|          |         |
|   104|   208|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     5.19|     0.00|     192|       0|      40| 78.96%| 0:00:01.0|  2013.5M|
|    22|    44|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     5.19|     0.00|       9|       0|      94| 79.16%| 0:00:00.0|  2013.5M|
|     9|    18|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     5.19|     0.00|      14|       0|       7| 79.25%| 0:00:00.0|  2013.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        152 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 9 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     9 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=2013.5M) ***

*** Starting refinePlace (0:10:54 mem=2010.5M) ***
Total net bbox length = 9.027e+04 (4.551e+04 4.476e+04) (ext = 3.443e+03)
Move report: Detail placement moves 878 insts, mean move: 5.98 um, max move: 52.04 um 
	Max move on inst (FE_OFC2178_n_195): (72.60, 131.48) --> (83.60, 172.52)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2013.6MB
Summary Report:
Instances move: 878 (out of 5675 movable)
Instances flipped: 0
Mean displacement: 5.98 um
Max displacement: 52.04 um (Instance: FE_OFC2178_n_195) (72.6, 131.48) -> (83.6, 172.52)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 9.525e+04 (4.864e+04 4.661e+04) (ext = 3.436e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2013.6MB
*** Finished refinePlace (0:10:54 mem=2013.6M) ***
*** maximum move = 52.04 um ***
*** Finished re-routing un-routed nets (2010.6M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=2010.6M) ***
*** DrvOpt #10 [finish] : cpu/real = 0:00:02.7/0:00:02.7 (1.0), totSession cpu/real = 0:10:54.3/0:31:54.1 (0.3), mem = 1927.5M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1612.4M, totSessionCpu=0:10:54 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 152 nets with fixed/cover wires excluded.
Info: 152 clock nets excluded from IPO operation.
*** GlobalOpt #3 [begin] : totSession cpu/real = 0:10:54.3/0:31:54.1 (0.3), mem = 1927.5M
*info: 152 clock nets excluded
*info: 2 special nets excluded.
*info: 63 no-driver nets excluded.
*info: 152 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|            End Point            |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|   0.000|   0.000|   79.25%|   0:00:00.0| 1984.7M|        wc|       NA| NA                              |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1984.7M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1984.7M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        152 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #3 [finish] : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:10:55.8/0:31:55.6 (0.3), mem = 1925.6M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 152 nets with fixed/cover wires excluded.
Info: 152 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #7 [begin] : totSession cpu/real = 0:10:55.9/0:31:55.7 (0.3), mem = 1980.9M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 79.25
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   79.25%|        -|   0.100|   0.000|   0:00:00.0| 1984.9M|
|   79.25%|        0|   0.100|   0.000|   0:00:00.0| 1984.9M|
|   79.25%|        0|   0.100|   0.000|   0:00:00.0| 1984.9M|
|   76.94%|      381|   0.100|   0.000|   0:00:01.0| 2008.5M|
|   76.87%|       27|   0.100|   0.000|   0:00:00.0| 2008.5M|
|   76.87%|        1|   0.100|   0.000|   0:00:00.0| 2008.5M|
|   76.87%|        0|   0.100|   0.000|   0:00:00.0| 2008.5M|
|   76.87%|        0|   0.100|   0.000|   0:00:00.0| 2008.5M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 76.87
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        152 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:02.1) (real = 0:00:02.0) **
*** AreaOpt #7 [finish] : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:10:58.0/0:31:57.8 (0.3), mem = 2008.5M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1927.42M, totSessionCpu=0:10:58).
Begin: GigaOpt DRV Optimization
*** DrvOpt #11 [begin] : totSession cpu/real = 0:10:58.1/0:31:57.9 (0.3), mem = 1927.4M
Info: 152 nets with fixed/cover wires excluded.
Info: 152 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    60|   120|    -1.10|     0|     0|     0.00|     0|     0|     0|     0|     5.19|     0.00|       0|       0|       0| 76.87%|          |         |
|    29|    58|    -0.05|     0|     0|     0.00|     0|     0|     0|     0|     5.19|     0.00|      58|       0|      16| 77.20%| 0:00:00.0|  2014.4M|
|    10|    20|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     5.19|     0.00|       9|       0|      19| 77.28%| 0:00:00.0|  2014.4M|
|     9|    18|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     5.19|     0.00|       8|       0|       1| 77.33%| 0:00:00.0|  2014.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        152 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 9 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     9 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=2014.4M) ***

*** Starting refinePlace (0:11:00 mem=2011.4M) ***
Total net bbox length = 9.165e+04 (4.662e+04 4.504e+04) (ext = 3.435e+03)
Move report: Detail placement moves 104 insts, mean move: 4.73 um, max move: 17.44 um 
	Max move on inst (FE_OFC2307_n_1839): (73.80, 131.48) --> (84.40, 124.64)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2014.4MB
Summary Report:
Instances move: 104 (out of 5369 movable)
Instances flipped: 0
Mean displacement: 4.73 um
Max displacement: 17.44 um (Instance: FE_OFC2307_n_1839) (73.8, 131.48) -> (84.4, 124.64)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 9.207e+04 (4.680e+04 4.527e+04) (ext = 3.435e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2014.4MB
*** Finished refinePlace (0:11:00 mem=2014.4M) ***
*** maximum move = 17.44 um ***
*** Finished re-routing un-routed nets (2011.4M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=2011.4M) ***
*** DrvOpt #11 [finish] : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:11:00.1/0:31:59.8 (0.3), mem = 1928.3M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.03min real=0.03min mem=1928.3M)
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.188  |  5.188  |  7.888  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      5 (10)      |   -0.303   |      5 (10)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.334%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 1610.2M, totSessionCpu=0:11:00 **
Info: 152 nets with fixed/cover wires excluded.
Info: 152 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #8 [begin] : totSession cpu/real = 0:11:00.4/0:32:00.1 (0.3), mem = 1979.7M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 77.33
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   77.33%|        -|   0.000|   0.000|   0:00:00.0| 1985.8M|
|   76.50%|      187|   0.000|   0.000|   0:00:08.0| 2129.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 76.50
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        152 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:09.6) (real = 0:00:09.0) **
*** AreaOpt #8 [finish] : cpu/real = 0:00:09.6/0:00:09.6 (1.0), totSession cpu/real = 0:11:10.0/0:32:09.8 (0.3), mem = 2129.3M
End: Area Reclaim Optimization (cpu=0:00:10, real=0:00:09, mem=1959.21M, totSessionCpu=0:11:10).
Info: 152 nets with fixed/cover wires excluded.
Info: 152 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #9 [begin] : totSession cpu/real = 0:11:10.1/0:32:09.9 (0.3), mem = 2016.4M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.078  TNS Slack 0.000 Density 76.50
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   76.50%|        -|   0.078|   0.000|   0:00:00.0| 2016.4M|
|   76.50%|        0|   0.078|   0.000|   0:00:00.0| 2016.4M|
|   76.50%|        0|   0.078|   0.000|   0:00:00.0| 2016.4M|
|   76.47%|        5|   0.078|   0.000|   0:00:00.0| 2040.0M|
|   76.44%|       17|   0.078|   0.000|   0:00:01.0| 2040.0M|
|   76.44%|        0|   0.078|   0.000|   0:00:00.0| 2040.0M|
|   76.44%|        0|   0.078|   0.000|   0:00:00.0| 2040.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.078  TNS Slack 0.000 Density 76.44
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        152 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.3) (real = 0:00:02.0) **
*** Starting refinePlace (0:11:11 mem=2040.0M) ***
Total net bbox length = 8.933e+04 (4.528e+04 4.405e+04) (ext = 3.435e+03)
Move report: Detail placement moves 102 insts, mean move: 1.92 um, max move: 7.82 um 
	Max move on inst (FE_OFC2188_n_1905): (165.80, 45.98) --> (170.20, 42.56)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2043.1MB
Summary Report:
Instances move: 102 (out of 5215 movable)
Instances flipped: 0
Mean displacement: 1.92 um
Max displacement: 7.82 um (Instance: FE_OFC2188_n_1905) (165.8, 45.98) -> (170.2, 42.56)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 8.944e+04 (4.535e+04 4.409e+04) (ext = 3.435e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2043.1MB
*** Finished refinePlace (0:11:12 mem=2043.1M) ***
*** maximum move = 7.82 um ***
*** Finished re-routing un-routed nets (2040.1M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2040.1M) ***
*** AreaOpt #9 [finish] : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:11:11.6/0:32:11.4 (0.3), mem = 2040.1M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1960.02M, totSessionCpu=0:11:12).
Starting local wire reclaim
*** Starting refinePlace (0:11:12 mem=1960.0M) ***
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
Timing cost in AAE based: 440.4092583286728768
Move report: Detail placement moves 1628 insts, mean move: 5.27 um, max move: 34.32 um 
	Max move on inst (FE_OFC1082_n_1964): (86.60, 49.40) --> (100.40, 28.88)
	Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 1965.4MB
Summary Report:
Instances move: 1628 (out of 5215 movable)
Instances flipped: 0
Mean displacement: 5.27 um
Max displacement: 34.32 um (Instance: FE_OFC1082_n_1964) (86.6, 49.4) -> (100.4, 28.88)
	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: INVX3
Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 1965.4MB
*** Finished refinePlace (0:11:15 mem=1965.4M) ***
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 6708 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6708
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 152  Num Prerouted Wires = 6350
[NR-eGR] Read 5433 nets ( ignored 152 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5281
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5281 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 9.359343e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         9( 0.08%)   ( 0.08%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         9( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  21836 
[NR-eGR]  Metal2   (2V)         35047  30890 
[NR-eGR]  Metal3   (3H)         43511   4147 
[NR-eGR]  Metal4   (4V)         17958   1097 
[NR-eGR]  Metal5   (5H)          9847     99 
[NR-eGR]  Metal6   (6V)           950     21 
[NR-eGR]  Metal7   (7H)           122     10 
[NR-eGR]  Metal8   (8V)            16      8 
[NR-eGR]  Metal9   (9H)            52      4 
[NR-eGR]  Metal10  (10V)            0      2 
[NR-eGR]  Metal11  (11H)            1      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       107504  58114 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 87103um
[NR-eGR] Total length: 107504um, number of vias: 58114
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.23 sec, Real: 0.22 sec, Curr Mem: 1945.89 MB )
Extraction called for design 't1c_riscv_cpu' of instances=5366 and nets=5496 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1945.895M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #5 [begin] : totSession cpu/real = 0:11:15.2/0:32:14.9 (0.3), mem = 1965.0M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        152 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #5 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (1.0), totSession cpu/real = 0:11:15.2/0:32:14.9 (0.3), mem = 1965.0M
End: GigaOpt Route Type Constraints Refinement
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1954.97)
Total number of fetched objects 5433
End delay calculation. (MEM=1973.38 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1973.38 CPU=0:00:00.6 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #12 [begin] : totSession cpu/real = 0:11:16.1/0:32:15.9 (0.3), mem = 1973.4M
Info: 152 nets with fixed/cover wires excluded.
Info: 152 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   264|   894|    -0.71|     0|     0|     0.00|     0|     0|     0|     0|     5.19|     0.00|       0|       0|       0| 76.44%|          |         |
|    11|    22|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     5.19|     0.00|     226|       0|     127| 77.71%| 0:00:01.0|  2097.0M|
|     3|     6|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     5.19|     0.00|       3|       0|       8| 77.74%| 0:00:00.0|  2097.0M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     5.19|     0.00|       1|       0|       2| 77.75%| 0:00:00.0|  2097.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        152 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=2097.0M) ***

*** DrvOpt #12 [finish] : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:11:17.9/0:32:17.7 (0.3), mem = 1961.9M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:11:18 mem=1961.9M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 4.605%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1961.9M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 586 insts, mean move: 3.42 um, max move: 22.28 um 
	Max move on inst (FE_OFC2394_n_774): (75.60, 117.80) --> (67.00, 104.12)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1964.9MB
Summary Report:
Instances move: 586 (out of 5445 movable)
Instances flipped: 0
Mean displacement: 3.42 um
Max displacement: 22.28 um (Instance: FE_OFC2394_n_774) (75.6, 117.8) -> (67, 104.12)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1964.9MB
*** Finished refinePlace (0:11:18 mem=1964.9M) ***
Begin checking placement ... (start mem=1961.9M, init mem=1961.9M)
*info: Placed = 5596           (Fixed = 151)
*info: Unplaced = 0           
Placement Density:77.75%(21872/28132)
Placement Density (including fixed std cells):77.75%(21872/28132)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1961.9M)
Register exp ratio and priority group on 0 nets on 5663 nets : 

Active setup views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 't1c_riscv_cpu' of instances=5596 and nets=5726 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1946.578M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1950.6)
Total number of fetched objects 5663
End delay calculation. (MEM=1970.54 CPU=0:00:00.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1970.54 CPU=0:00:00.7 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:00.0 totSessionCpu=0:11:19 mem=1970.5M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 6708 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6708
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 152  Num Prerouted Wires = 6350
[NR-eGR] Read 5663 nets ( ignored 152 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5511
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5511 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 9.568134e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         8( 0.07%)   ( 0.07%) 
[NR-eGR]  Metal3 ( 3)         2( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        10( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1978.54 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:31, real = 0:00:32, mem = 1634.6M, totSessionCpu=0:11:19 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.187  |  5.187  |  7.856  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.750%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:32, real = 0:00:33, mem = 1636.4M, totSessionCpu=0:11:20 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
WARNING   IMPSP-105           18  'setPlaceMode -maxRouteLayer' will becom...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1284        1  None of the library cells specified in %...
WARNING   IMPCCOPT-1286        2  The pattern '%s' specified in %s does no...
WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-5046      148  Net '%s' in clock tree '%s' has existing...
WARNING   IMPCCOPT-5047        1  Found %d clock net(s) with existing rout...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPCCOPT-1007       15  Did not meet the max transition constrai...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 197 warning(s), 0 error(s)

*** ccopt_design #2 [finish] : cpu/real = 0:00:53.2/0:00:54.0 (1.0), totSession cpu/real = 0:11:19.8/0:32:20.4 (0.4), mem = 1963.0M
#% End ccopt_design (date=01/31 18:55:16, total cpu=0:00:53.2, real=0:00:54.0, peak res=1759.4M, current mem=1543.9M)
<CMD> timeDesign -postCTS
*** timeDesign #2 [begin] : totSession cpu/real = 0:11:24.7/0:32:38.5 (0.3), mem = 1887.2M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1877.2M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.187  |  5.187  |  7.856  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.750%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.56 sec
Total Real time: 1.0 sec
Total Memory Usage: 1877.347656 Mbytes
*** timeDesign #2 [finish] : cpu/real = 0:00:00.6/0:00:01.2 (0.5), totSession cpu/real = 0:11:25.3/0:32:39.6 (0.3), mem = 1877.3M
<CMD> report_timing > post_cts.txt
<CMD> saveDesign 6_57post_cts.enc
#% Begin save design ... (date=01/31 18:58:00, mem=1545.4M)
% Begin Save ccopt configuration ... (date=01/31 18:58:00, mem=1545.4M)
% End Save ccopt configuration ... (date=01/31 18:58:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=1546.1M, current mem=1546.1M)
% Begin Save netlist data ... (date=01/31 18:58:00, mem=1546.1M)
Writing Binary DB to 6_57post_cts.enc.dat/t1c_riscv_cpu.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/31 18:58:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1546.1M, current mem=1546.1M)
Saving symbol-table file ...
Saving congestion map file 6_57post_cts.enc.dat/t1c_riscv_cpu.route.congmap.gz ...
% Begin Save AAE data ... (date=01/31 18:58:01, mem=1546.4M)
Saving AAE Data ...
% End Save AAE data ... (date=01/31 18:58:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1546.4M, current mem=1546.4M)
Saving preference file 6_57post_cts.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/31 18:58:01, mem=1546.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=01/31 18:58:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1546.4M, current mem=1546.4M)
Saving PG file 6_57post_cts.enc.dat/t1c_riscv_cpu.pg.gz, version#2, (Created by Innovus v21.10-p004_1 on Fri Jan 31 18:58:01 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1878.1M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=01/31 18:58:01, mem=1546.4M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=01/31 18:58:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1546.4M, current mem=1546.4M)
% Begin Save routing data ... (date=01/31 18:58:01, mem=1546.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1878.1M) ***
% End Save routing data ... (date=01/31 18:58:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1546.5M, current mem=1546.5M)
Saving property file 6_57post_cts.enc.dat/t1c_riscv_cpu.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1881.1M) ***
#Saving pin access data to file 6_57post_cts.enc.dat/t1c_riscv_cpu.apa ...
#
Saving rc congestion map 6_57post_cts.enc.dat/t1c_riscv_cpu.congmap.gz ...
% Begin Save power constraints data ... (date=01/31 18:58:02, mem=1546.6M)
% End Save power constraints data ... (date=01/31 18:58:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1546.6M, current mem=1546.6M)
rccorners
rccorners
rccorners
Generated self-contained design 6_57post_cts.enc.dat
#% End save design ... (date=01/31 18:58:02, total cpu=0:00:00.5, real=0:00:02.0, peak res=1547.3M, current mem=1547.3M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 6
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1547.31 (MB), peak = 1759.36 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -droutePostRouteSpreadWire     1
setNanoRouteMode -droutePostRouteWidenWireRule  LEFSpecialRouteSpec
setNanoRouteMode -extractThirdPartyCompatible   false
setNanoRouteMode -grouteExpTdStdDelay           38.8
setNanoRouteMode -routeBottomRoutingLayer       1
setNanoRouteMode -routeTopRoutingLayer          6
setNanoRouteMode -routeWithSiDriven             false
setNanoRouteMode -routeWithTimingDriven         false
setNanoRouteMode -timingEngine                  {}
setExtractRCMode -engine                        preRoute
setDelayCalMode -enable_high_fanout             true
setDelayCalMode -engine                         aae
setDelayCalMode -ignoreNetLoad                  false
setDelayCalMode -socv_accuracy_mode             low
setSIMode -separate_delta_delay_on_data         true

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1883.3M, init mem=1876.1M)
*info: Placed = 5596           (Fixed = 151)
*info: Unplaced = 0           
Placement Density:77.75%(21872/28132)
Placement Density (including fixed std cells):77.75%(21872/28132)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1876.1M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (152) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1876.1M) ***

globalDetailRoute

#Start globalDetailRoute on Fri Jan 31 18:58:14 2025
#
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#num needed restored net=0
#need_extraction net=0 (total=5726)
#NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
#Total number of trivial nets (e.g. < 2 pins) = 63 (skipped).
#Total number of routable nets = 5663.
#Total number of nets in the design = 5726.
#5540 routable nets do not have any wires.
#123 routable nets have routed wires.
#5540 nets will be global routed.
#29 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#123 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Fri Jan 31 18:58:14 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 5722 nets.
#Voltage range [0.000 - 0.000] has 3 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1549.41 (MB), peak = 1759.36 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1553.98 (MB), peak = 1759.36 (MB)
#
#Finished routing data preparation on Fri Jan 31 18:58:17 2025
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 8.55 (MB)
#Total memory = 1554.04 (MB)
#Peak memory = 1759.36 (MB)
#
#
#Start global routing on Fri Jan 31 18:58:17 2025
#
#
#Start global routing initialization on Fri Jan 31 18:58:17 2025
#
#Number of eco nets is 29
#
#Start global routing data preparation on Fri Jan 31 18:58:17 2025
#
#Start routing resource analysis on Fri Jan 31 18:58:17 2025
#
#Routing resource analysis is done on Fri Jan 31 18:58:17 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         219         760        4355    64.89%
#  Metal2         V         812         136        4355     2.25%
#  Metal3         H         918          61        4355     0.00%
#  Metal4         V         833         115        4355     2.25%
#  Metal5         H         953          26        4355     0.00%
#  Metal6         V         848         100        4355     2.25%
#  Metal7         H         954          25        4355     0.00%
#  Metal8         V         848         100        4355     2.25%
#  Metal9         H         929          50        4355     0.00%
#  Metal10        V         310          68        4355    14.65%
#  Metal11        H         355          36        4355     7.42%
#  --------------------------------------------------------------
#  Total                   7982      15.31%       47905     8.72%
#
#  152 nets (2.65%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Fri Jan 31 18:58:17 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1555.48 (MB), peak = 1759.36 (MB)
#
#
#Global routing initialization is done on Fri Jan 31 18:58:17 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1555.54 (MB), peak = 1759.36 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1555.39 (MB), peak = 1759.36 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1554.57 (MB), peak = 1759.36 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 63 (skipped).
#Total number of routable nets = 5663.
#Total number of nets in the design = 5726.
#
#5663 routable nets have routed wires.
#29 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#123 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 29            5511  
#------------------------------------------------
#        Total                 29            5511  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                152            5511  
#------------------------------------------------
#        Total                152            5511  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)           (5)   OverCon
#  ------------------------------------------------------------
#  Metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal2       87(2.00%)     18(0.41%)      1(0.02%)   (2.43%)
#  Metal3        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     87(0.35%)     18(0.07%)      1(0.00%)   (0.43%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
#  Overflow after GR: 0.00% H + 0.43% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(H)    |              2.00 |              7.00 |    82.08    20.52    88.92    34.20 |
[hotspot] |   Metal2(V)    |              2.00 |              9.00 |   171.00    61.55   177.84    75.23 |
[hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (Metal1)     2.00 | (Metal2)     9.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 152
#Total wire length = 102966 um.
#Total half perimeter of net bounding box = 93186 um.
#Total wire length on LAYER Metal1 = 40 um.
#Total wire length on LAYER Metal2 = 29026 um.
#Total wire length on LAYER Metal3 = 44095 um.
#Total wire length on LAYER Metal4 = 21429 um.
#Total wire length on LAYER Metal5 = 8273 um.
#Total wire length on LAYER Metal6 = 103 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 43287
#Total number of multi-cut vias = 1 (  0.0%)
#Total number of single cut vias = 43286 (100.0%)
#Up-Via Summary (total 43287):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         22246 (100.0%)         1 (  0.0%)      22247
# Metal2         16952 (100.0%)         0 (  0.0%)      16952
# Metal3          3499 (100.0%)         0 (  0.0%)       3499
# Metal4           520 (100.0%)         0 (  0.0%)        520
# Metal5            28 (100.0%)         0 (  0.0%)         28
# Metal6            19 (100.0%)         0 (  0.0%)         19
# Metal7            10 (100.0%)         0 (  0.0%)         10
# Metal8             8 (100.0%)         0 (  0.0%)          8
# Metal9             2 (100.0%)         0 (  0.0%)          2
# Metal10            2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                43286 (100.0%)         1 (  0.0%)      43287 
#
#Max overcon = 5 tracks.
#Total overcon = 0.43%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 0.72 (MB)
#Total memory = 1554.75 (MB)
#Peak memory = 1759.36 (MB)
#
#Finished global routing on Fri Jan 31 18:58:19 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1553.54 (MB), peak = 1759.36 (MB)
#Start Track Assignment.
#Done with 10178 horizontal wires in 3 hboxes and 8639 vertical wires in 3 hboxes.
#Done with 2405 horizontal wires in 3 hboxes and 2187 vertical wires in 3 hboxes.
#Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1        57.12 	  0.00%  	  0.00% 	  0.00%
# Metal2     26877.10 	  0.09%  	  0.00% 	  0.01%
# Metal3     39163.43 	  0.19%  	  0.00% 	  0.02%
# Metal4     18947.72 	  0.01%  	  0.00% 	  0.00%
# Metal5      8288.47 	  0.00%  	  0.00% 	  0.00%
# Metal6       105.44 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       93439.26  	  0.11% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 152
#Total wire length = 101836 um.
#Total half perimeter of net bounding box = 93186 um.
#Total wire length on LAYER Metal1 = 36 um.
#Total wire length on LAYER Metal2 = 28474 um.
#Total wire length on LAYER Metal3 = 43675 um.
#Total wire length on LAYER Metal4 = 21271 um.
#Total wire length on LAYER Metal5 = 8276 um.
#Total wire length on LAYER Metal6 = 103 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 43287
#Total number of multi-cut vias = 1 (  0.0%)
#Total number of single cut vias = 43286 (100.0%)
#Up-Via Summary (total 43287):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         22246 (100.0%)         1 (  0.0%)      22247
# Metal2         16952 (100.0%)         0 (  0.0%)      16952
# Metal3          3499 (100.0%)         0 (  0.0%)       3499
# Metal4           520 (100.0%)         0 (  0.0%)        520
# Metal5            28 (100.0%)         0 (  0.0%)         28
# Metal6            19 (100.0%)         0 (  0.0%)         19
# Metal7            10 (100.0%)         0 (  0.0%)         10
# Metal8             8 (100.0%)         0 (  0.0%)          8
# Metal9             2 (100.0%)         0 (  0.0%)          2
# Metal10            2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                43286 (100.0%)         1 (  0.0%)      43287 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1553.95 (MB), peak = 1759.36 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 8.46 (MB)
#Total memory = 1553.95 (MB)
#Peak memory = 1759.36 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 81
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort      Mar   Totals
#	Metal1        0        1       47        0        0       48
#	Metal2        0        0       18        0        0       18
#	Metal3        0        0        0        0        0        0
#	Metal4        0        0        0        0        0        0
#	Metal5        0        0        0        0        0        0
#	Metal6        0        0        4        2        1        7
#	Metal7        2        1        2        0        1        6
#	Metal8        0        0        0        0        0        0
#	Metal9        0        0        2        0        0        2
#	Totals        2        2       73        2        2       81
#2313 out of 5596 instances (41.3%) need to be verified(marked ipoed), dirty area = 12.1%.
#   number of violations = 81
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort      Mar   Totals
#	Metal1        0        1       47        0        0       48
#	Metal2        0        0       18        0        0       18
#	Metal3        0        0        0        0        0        0
#	Metal4        0        0        0        0        0        0
#	Metal5        0        0        0        0        0        0
#	Metal6        0        0        4        2        1        7
#	Metal7        2        1        2        0        1        6
#	Metal8        0        0        0        0        0        0
#	Metal9        0        0        2        0        0        2
#	Totals        2        2       73        2        2       81
#cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1554.04 (MB), peak = 1759.36 (MB)
#start 1st optimization iteration ...
#   number of violations = 13
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort   Totals
#	Metal1        0        0        0        0        0
#	Metal2        0        0        0        0        0
#	Metal3        0        0        0        0        0
#	Metal4        0        0        0        0        0
#	Metal5        0        0        0        0        0
#	Metal6        0        0        4        2        6
#	Metal7        2        1        2        0        5
#	Metal8        0        0        0        0        0
#	Metal9        0        0        2        0        2
#	Totals        2        1        8        2       13
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1555.34 (MB), peak = 1759.36 (MB)
#start 2nd optimization iteration ...
#   number of violations = 13
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort   Totals
#	Metal1        0        0        0        0        0
#	Metal2        0        0        0        0        0
#	Metal3        0        0        0        0        0
#	Metal4        0        0        0        0        0
#	Metal5        0        0        0        0        0
#	Metal6        0        0        4        2        6
#	Metal7        2        1        2        0        5
#	Metal8        0        0        0        0        0
#	Metal9        0        0        2        0        2
#	Totals        2        1        8        2       13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1555.16 (MB), peak = 1759.36 (MB)
#start 3rd optimization iteration ...
#   number of violations = 13
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort   Totals
#	Metal1        0        0        0        0        0
#	Metal2        0        0        0        0        0
#	Metal3        0        0        0        0        0
#	Metal4        0        0        0        0        0
#	Metal5        0        0        0        0        0
#	Metal6        0        0        4        2        6
#	Metal7        2        1        2        0        5
#	Metal8        0        0        0        0        0
#	Metal9        0        0        2        0        2
#	Totals        2        1        8        2       13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1554.74 (MB), peak = 1759.36 (MB)
#start 4th optimization iteration ...
#   number of violations = 13
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort   Totals
#	Metal1        0        0        0        0        0
#	Metal2        0        0        0        0        0
#	Metal3        0        0        0        0        0
#	Metal4        0        0        0        0        0
#	Metal5        0        0        0        0        0
#	Metal6        0        0        4        2        6
#	Metal7        2        1        2        0        5
#	Metal8        0        0        0        0        0
#	Metal9        0        0        2        0        2
#	Totals        2        1        8        2       13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1558.16 (MB), peak = 1759.36 (MB)
#start 5th optimization iteration ...
#   number of violations = 13
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort   Totals
#	Metal1        0        0        0        0        0
#	Metal2        0        0        0        0        0
#	Metal3        0        0        0        0        0
#	Metal4        0        0        0        0        0
#	Metal5        0        0        0        0        0
#	Metal6        0        0        4        2        6
#	Metal7        2        1        2        0        5
#	Metal8        0        0        0        0        0
#	Metal9        0        0        2        0        2
#	Totals        2        1        8        2       13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1557.99 (MB), peak = 1759.36 (MB)
#start 6th optimization iteration ...
#   number of violations = 15
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort      Mar   Totals
#	Metal1        0        0        0        0        0        0
#	Metal2        0        0        0        0        0        0
#	Metal3        0        0        0        0        0        0
#	Metal4        0        0        0        0        0        0
#	Metal5        0        0        0        0        0        0
#	Metal6        0        0        4        2        0        6
#	Metal7        2        1        2        0        2        7
#	Metal8        0        0        0        0        0        0
#	Metal9        0        0        2        0        0        2
#	Totals        2        1        8        2        2       15
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1557.22 (MB), peak = 1759.36 (MB)
#start 7th optimization iteration ...
#   number of violations = 15
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort      Mar   Totals
#	Metal1        0        0        0        0        0        0
#	Metal2        0        0        0        0        0        0
#	Metal3        0        0        0        0        0        0
#	Metal4        0        0        0        0        0        0
#	Metal5        0        0        0        0        0        0
#	Metal6        0        0        4        2        0        6
#	Metal7        2        1        2        0        2        7
#	Metal8        0        0        0        0        0        0
#	Metal9        0        0        2        0        0        2
#	Totals        2        1        8        2        2       15
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1557.37 (MB), peak = 1759.36 (MB)
#start 8th optimization iteration ...
#   number of violations = 15
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort      Mar   Totals
#	Metal1        0        0        0        0        0        0
#	Metal2        0        0        0        0        0        0
#	Metal3        0        0        0        0        0        0
#	Metal4        0        0        0        0        0        0
#	Metal5        0        0        0        0        0        0
#	Metal6        0        0        4        2        0        6
#	Metal7        2        1        2        0        2        7
#	Metal8        0        0        0        0        0        0
#	Metal9        0        0        2        0        0        2
#	Totals        2        1        8        2        2       15
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1557.29 (MB), peak = 1759.36 (MB)
#start 9th optimization iteration ...
#   number of violations = 13
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort   Totals
#	Metal1        0        0        0        0        0
#	Metal2        0        0        0        0        0
#	Metal3        0        0        0        0        0
#	Metal4        0        0        0        0        0
#	Metal5        0        0        0        0        0
#	Metal6        0        0        4        2        6
#	Metal7        2        1        2        0        5
#	Metal8        0        0        0        0        0
#	Metal9        0        0        2        0        2
#	Totals        2        1        8        2       13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1556.68 (MB), peak = 1759.36 (MB)
#start 10th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort      Mar   Totals
#	Metal1        0        0        0        0        0        0
#	Metal2        0        0        0        0        0        0
#	Metal3        0        0        0        0        0        0
#	Metal4        0        0        0        0        0        0
#	Metal5        0        0        0        0        0        0
#	Metal6        0        0        4        2        0        6
#	Metal7        2        1        2        0        1        6
#	Metal8        0        0        0        0        0        0
#	Metal9        0        0        2        0        0        2
#	Totals        2        1        8        2        1       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1556.02 (MB), peak = 1759.36 (MB)
#start 11th optimization iteration ...
#   number of violations = 15
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort      Mar   Totals
#	Metal1        0        0        0        0        0        0
#	Metal2        0        0        0        0        0        0
#	Metal3        0        0        0        0        0        0
#	Metal4        0        0        0        0        0        0
#	Metal5        0        0        0        0        0        0
#	Metal6        0        0        4        2        0        6
#	Metal7        2        1        2        0        2        7
#	Metal8        0        0        0        0        0        0
#	Metal9        0        0        2        0        0        2
#	Totals        2        1        8        2        2       15
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1556.30 (MB), peak = 1759.36 (MB)
#start 12th optimization iteration ...
#   number of violations = 15
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort      Mar   Totals
#	Metal1        0        0        0        0        0        0
#	Metal2        0        0        0        0        0        0
#	Metal3        0        0        0        0        0        0
#	Metal4        0        0        0        0        0        0
#	Metal5        0        0        0        0        0        0
#	Metal6        0        0        4        2        0        6
#	Metal7        2        1        2        0        2        7
#	Metal8        0        0        0        0        0        0
#	Metal9        0        0        2        0        0        2
#	Totals        2        1        8        2        2       15
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1555.95 (MB), peak = 1759.36 (MB)
#start 13th optimization iteration ...
#   number of violations = 15
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort      Mar   Totals
#	Metal1        0        0        0        0        0        0
#	Metal2        0        0        0        0        0        0
#	Metal3        0        0        0        0        0        0
#	Metal4        0        0        0        0        0        0
#	Metal5        0        0        0        0        0        0
#	Metal6        0        0        4        2        0        6
#	Metal7        2        1        2        0        2        7
#	Metal8        0        0        0        0        0        0
#	Metal9        0        0        2        0        0        2
#	Totals        2        1        8        2        2       15
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1556.01 (MB), peak = 1759.36 (MB)
#start 14th optimization iteration ...
#   number of violations = 15
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort      Mar   Totals
#	Metal1        0        0        0        0        0        0
#	Metal2        0        0        0        0        0        0
#	Metal3        0        0        0        0        0        0
#	Metal4        0        0        0        0        0        0
#	Metal5        0        0        0        0        0        0
#	Metal6        0        0        4        2        0        6
#	Metal7        2        1        2        0        2        7
#	Metal8        0        0        0        0        0        0
#	Metal9        0        0        2        0        0        2
#	Totals        2        1        8        2        2       15
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1556.87 (MB), peak = 1759.36 (MB)
#start 15th optimization iteration ...
#   number of violations = 15
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort      Mar   Totals
#	Metal1        0        0        0        0        0        0
#	Metal2        0        0        0        0        0        0
#	Metal3        0        0        0        0        0        0
#	Metal4        0        0        0        0        0        0
#	Metal5        0        0        0        0        0        0
#	Metal6        0        0        4        2        0        6
#	Metal7        2        1        2        0        2        7
#	Metal8        0        0        0        0        0        0
#	Metal9        0        0        2        0        0        2
#	Totals        2        1        8        2        2       15
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1556.93 (MB), peak = 1759.36 (MB)
#start 16th optimization iteration ...
#   number of violations = 15
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort      Mar   Totals
#	Metal1        0        0        0        0        0        0
#	Metal2        0        0        0        0        0        0
#	Metal3        0        0        0        0        0        0
#	Metal4        0        0        0        0        0        0
#	Metal5        0        0        0        0        0        0
#	Metal6        0        0        4        2        0        6
#	Metal7        2        1        2        0        2        7
#	Metal8        0        0        0        0        0        0
#	Metal9        0        0        2        0        0        2
#	Totals        2        1        8        2        2       15
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1556.88 (MB), peak = 1759.36 (MB)
#start 17th optimization iteration ...
#   number of violations = 15
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort      Mar   Totals
#	Metal1        0        0        0        0        0        0
#	Metal2        0        0        0        0        0        0
#	Metal3        0        0        0        0        0        0
#	Metal4        0        0        0        0        0        0
#	Metal5        0        0        0        0        0        0
#	Metal6        0        0        4        2        0        6
#	Metal7        2        1        2        0        2        7
#	Metal8        0        0        0        0        0        0
#	Metal9        0        0        2        0        0        2
#	Totals        2        1        8        2        2       15
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1556.88 (MB), peak = 1759.36 (MB)
#start 18th optimization iteration ...
#   number of violations = 15
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort      Mar   Totals
#	Metal1        0        0        0        0        0        0
#	Metal2        0        0        0        0        0        0
#	Metal3        0        0        0        0        0        0
#	Metal4        0        0        0        0        0        0
#	Metal5        0        0        0        0        0        0
#	Metal6        0        0        4        2        0        6
#	Metal7        2        1        2        0        2        7
#	Metal8        0        0        0        0        0        0
#	Metal9        0        0        2        0        0        2
#	Totals        2        1        8        2        2       15
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1557.14 (MB), peak = 1759.36 (MB)
#start 19th optimization iteration ...
#   number of violations = 16
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort      Mar   Totals
#	Metal1        0        0        0        0        0        0
#	Metal2        0        0        0        0        0        0
#	Metal3        0        0        0        0        0        0
#	Metal4        0        0        0        0        0        0
#	Metal5        0        0        0        0        0        0
#	Metal6        0        0        4        2        1        7
#	Metal7        2        1        2        0        2        7
#	Metal8        0        0        0        0        0        0
#	Metal9        0        0        2        0        0        2
#	Totals        2        1        8        2        3       16
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1556.88 (MB), peak = 1759.36 (MB)
#start 20th optimization iteration ...
#   number of violations = 13
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort   Totals
#	Metal1        0        0        0        0        0
#	Metal2        0        0        0        0        0
#	Metal3        0        0        0        0        0
#	Metal4        0        0        0        0        0
#	Metal5        0        0        0        0        0
#	Metal6        0        0        4        2        6
#	Metal7        2        1        2        0        5
#	Metal8        0        0        0        0        0
#	Metal9        0        0        2        0        2
#	Totals        2        1        8        2       13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1558.70 (MB), peak = 1759.36 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 152
#Total wire length = 109640 um.
#Total half perimeter of net bounding box = 93186 um.
#Total wire length on LAYER Metal1 = 1535 um.
#Total wire length on LAYER Metal2 = 31651 um.
#Total wire length on LAYER Metal3 = 44296 um.
#Total wire length on LAYER Metal4 = 23634 um.
#Total wire length on LAYER Metal5 = 8427 um.
#Total wire length on LAYER Metal6 = 98 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 47036
#Total number of multi-cut vias = 2 (  0.0%)
#Total number of single cut vias = 47034 (100.0%)
#Up-Via Summary (total 47036):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         22436 (100.0%)         2 (  0.0%)      22438
# Metal2         19583 (100.0%)         0 (  0.0%)      19583
# Metal3          4386 (100.0%)         0 (  0.0%)       4386
# Metal4           561 (100.0%)         0 (  0.0%)        561
# Metal5            27 (100.0%)         0 (  0.0%)         27
# Metal6            19 (100.0%)         0 (  0.0%)         19
# Metal7            10 (100.0%)         0 (  0.0%)         10
# Metal8             8 (100.0%)         0 (  0.0%)          8
# Metal9             2 (100.0%)         0 (  0.0%)          2
# Metal10            2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                47034 (100.0%)         2 (  0.0%)      47036 
#
#Total number of DRC violations = 13
#Total number of violations on LAYER Metal1 = 0
#Total number of violations on LAYER Metal2 = 0
#Total number of violations on LAYER Metal3 = 0
#Total number of violations on LAYER Metal4 = 0
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER Metal6 = 6
#Total number of violations on LAYER Metal7 = 5
#Total number of violations on LAYER Metal8 = 0
#Total number of violations on LAYER Metal9 = 2
#Total number of violations on LAYER Metal10 = 0
#Total number of violations on LAYER Metal11 = 0
#Cpu time = 00:00:28
#Elapsed time = 00:00:28
#Increased memory = 4.75 (MB)
#Total memory = 1558.70 (MB)
#Peak memory = 1759.36 (MB)
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort   Totals
#	Metal1        0        0        0        0        0
#	Metal2        0        0        0        0        0
#	Metal3        0        0        0        0        0
#	Metal4        0        0        0        0        0
#	Metal5        0        0        0        0        0
#	Metal6        0        0        4        2        6
#	Metal7        2        1        2        0        5
#	Metal8        0        0        0        0        0
#	Metal9        0        0        2        0        2
#	Totals        2        1        8        2       13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1558.73 (MB), peak = 1759.36 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 152
#Total wire length = 109640 um.
#Total half perimeter of net bounding box = 93186 um.
#Total wire length on LAYER Metal1 = 1535 um.
#Total wire length on LAYER Metal2 = 31651 um.
#Total wire length on LAYER Metal3 = 44296 um.
#Total wire length on LAYER Metal4 = 23634 um.
#Total wire length on LAYER Metal5 = 8427 um.
#Total wire length on LAYER Metal6 = 98 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 47036
#Total number of multi-cut vias = 2 (  0.0%)
#Total number of single cut vias = 47034 (100.0%)
#Up-Via Summary (total 47036):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         22436 (100.0%)         2 (  0.0%)      22438
# Metal2         19583 (100.0%)         0 (  0.0%)      19583
# Metal3          4386 (100.0%)         0 (  0.0%)       4386
# Metal4           561 (100.0%)         0 (  0.0%)        561
# Metal5            27 (100.0%)         0 (  0.0%)         27
# Metal6            19 (100.0%)         0 (  0.0%)         19
# Metal7            10 (100.0%)         0 (  0.0%)         10
# Metal8             8 (100.0%)         0 (  0.0%)          8
# Metal9             2 (100.0%)         0 (  0.0%)          2
# Metal10            2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                47034 (100.0%)         2 (  0.0%)      47036 
#
#Total number of DRC violations = 13
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#Total number of violations on LAYER Metal1 = 0
#Total number of violations on LAYER Metal2 = 0
#Total number of violations on LAYER Metal3 = 0
#Total number of violations on LAYER Metal4 = 0
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER Metal6 = 6
#Total number of violations on LAYER Metal7 = 5
#Total number of violations on LAYER Metal8 = 0
#Total number of violations on LAYER Metal9 = 2
#Total number of violations on LAYER Metal10 = 0
#Total number of violations on LAYER Metal11 = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 152
#Total wire length = 109640 um.
#Total half perimeter of net bounding box = 93186 um.
#Total wire length on LAYER Metal1 = 1535 um.
#Total wire length on LAYER Metal2 = 31651 um.
#Total wire length on LAYER Metal3 = 44296 um.
#Total wire length on LAYER Metal4 = 23634 um.
#Total wire length on LAYER Metal5 = 8427 um.
#Total wire length on LAYER Metal6 = 98 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 47036
#Total number of multi-cut vias = 2 (  0.0%)
#Total number of single cut vias = 47034 (100.0%)
#Up-Via Summary (total 47036):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         22436 (100.0%)         2 (  0.0%)      22438
# Metal2         19583 (100.0%)         0 (  0.0%)      19583
# Metal3          4386 (100.0%)         0 (  0.0%)       4386
# Metal4           561 (100.0%)         0 (  0.0%)        561
# Metal5            27 (100.0%)         0 (  0.0%)         27
# Metal6            19 (100.0%)         0 (  0.0%)         19
# Metal7            10 (100.0%)         0 (  0.0%)         10
# Metal8             8 (100.0%)         0 (  0.0%)          8
# Metal9             2 (100.0%)         0 (  0.0%)          2
# Metal10            2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                47034 (100.0%)         2 (  0.0%)      47036 
#
#Total number of DRC violations = 13
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#Total number of violations on LAYER Metal1 = 0
#Total number of violations on LAYER Metal2 = 0
#Total number of violations on LAYER Metal3 = 0
#Total number of violations on LAYER Metal4 = 0
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER Metal6 = 6
#Total number of violations on LAYER Metal7 = 5
#Total number of violations on LAYER Metal8 = 0
#Total number of violations on LAYER Metal9 = 2
#Total number of violations on LAYER Metal10 = 0
#Total number of violations on LAYER Metal11 = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:28
#Elapsed time = 00:00:28
#Increased memory = 4.80 (MB)
#Total memory = 1558.75 (MB)
#Peak memory = 1759.36 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:34
#Elapsed time = 00:00:34
#Increased memory = -26.50 (MB)
#Total memory = 1520.91 (MB)
#Peak memory = 1759.36 (MB)
#Number of warnings = 1
#Total number of warnings = 21
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Jan 31 18:58:48 2025
#
#Default setup view is reset to wc.
#Default setup view is reset to wc.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:34, elapsed time = 00:00:34, memory = 1503.78 (MB), peak = 1759.36 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1504.13 (MB), peak = 1759.36 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -droutePostRouteWidenWireRule                  LEFSpecialRouteSpec
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           38.8
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeTopRoutingLayer                          6
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setExtractRCMode -engine                                        preRoute
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -socv_accuracy_mode                             low
setSIMode -separate_delta_delay_on_data                         true

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1844.3M, init mem=1844.3M)
*info: Placed = 5596           (Fixed = 151)
*info: Unplaced = 0           
Placement Density:77.75%(21872/28132)
Placement Density (including fixed std cells):77.75%(21872/28132)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1844.3M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1844.3M) ***

globalDetailRoute

#Start globalDetailRoute on Fri Jan 31 18:59:05 2025
#
#Warning: design is detail-routed. Trial route is skipped!
#num needed restored net=0
#need_extraction net=0 (total=5726)
#NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
#Total number of trivial nets (e.g. < 2 pins) = 63 (skipped).
#Total number of routable nets = 5663.
#Total number of nets in the design = 5726.
#5663 routable nets have routed wires.
#152 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#No nets have been global routed.
#Start routing data preparation on Fri Jan 31 18:59:06 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 5722 nets.
#Voltage range [0.000 - 0.000] has 3 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1508.36 (MB), peak = 1759.36 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1512.92 (MB), peak = 1759.36 (MB)
#
#Finished routing data preparation on Fri Jan 31 18:59:08 2025
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 8.33 (MB)
#Total memory = 1512.92 (MB)
#Peak memory = 1759.36 (MB)
#
#
#Start global routing on Fri Jan 31 18:59:08 2025
#
#
#Start global routing initialization on Fri Jan 31 18:59:08 2025
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 8.33 (MB)
#Total memory = 1512.92 (MB)
#Peak memory = 1759.36 (MB)
#
#Start Detail Routing..
#start 1st optimization iteration ...
#   number of violations = 13
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort   Totals
#	Metal1        0        0        0        0        0
#	Metal2        0        0        0        0        0
#	Metal3        0        0        0        0        0
#	Metal4        0        0        0        0        0
#	Metal5        0        0        0        0        0
#	Metal6        0        0        4        2        6
#	Metal7        2        1        2        0        5
#	Metal8        0        0        0        0        0
#	Metal9        0        0        2        0        2
#	Totals        2        1        8        2       13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1510.95 (MB), peak = 1759.36 (MB)
#start 2nd optimization iteration ...
#   number of violations = 13
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort   Totals
#	Metal1        0        0        0        0        0
#	Metal2        0        0        0        0        0
#	Metal3        0        0        0        0        0
#	Metal4        0        0        0        0        0
#	Metal5        0        0        0        0        0
#	Metal6        0        0        4        2        6
#	Metal7        2        1        2        0        5
#	Metal8        0        0        0        0        0
#	Metal9        0        0        2        0        2
#	Totals        2        1        8        2       13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1511.05 (MB), peak = 1759.36 (MB)
#start 3rd optimization iteration ...
#   number of violations = 13
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort   Totals
#	Metal1        0        0        0        0        0
#	Metal2        0        0        0        0        0
#	Metal3        0        0        0        0        0
#	Metal4        0        0        0        0        0
#	Metal5        0        0        0        0        0
#	Metal6        0        0        4        2        6
#	Metal7        2        1        2        0        5
#	Metal8        0        0        0        0        0
#	Metal9        0        0        2        0        2
#	Totals        2        1        8        2       13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1510.62 (MB), peak = 1759.36 (MB)
#start 4th optimization iteration ...
#   number of violations = 13
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort   Totals
#	Metal1        0        0        0        0        0
#	Metal2        0        0        0        0        0
#	Metal3        0        0        0        0        0
#	Metal4        0        0        0        0        0
#	Metal5        0        0        0        0        0
#	Metal6        0        0        4        2        6
#	Metal7        2        1        2        0        5
#	Metal8        0        0        0        0        0
#	Metal9        0        0        2        0        2
#	Totals        2        1        8        2       13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1510.53 (MB), peak = 1759.36 (MB)
#start 5th optimization iteration ...
#   number of violations = 13
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort   Totals
#	Metal1        0        0        0        0        0
#	Metal2        0        0        0        0        0
#	Metal3        0        0        0        0        0
#	Metal4        0        0        0        0        0
#	Metal5        0        0        0        0        0
#	Metal6        0        0        4        2        6
#	Metal7        2        1        2        0        5
#	Metal8        0        0        0        0        0
#	Metal9        0        0        2        0        2
#	Totals        2        1        8        2       13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1511.03 (MB), peak = 1759.36 (MB)
#start 6th optimization iteration ...
#   number of violations = 15
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort      Mar   Totals
#	Metal1        0        0        0        0        0        0
#	Metal2        0        0        0        0        0        0
#	Metal3        0        0        0        0        0        0
#	Metal4        0        0        0        0        0        0
#	Metal5        0        0        0        0        0        0
#	Metal6        0        0        4        2        0        6
#	Metal7        2        1        2        0        2        7
#	Metal8        0        0        0        0        0        0
#	Metal9        0        0        2        0        0        2
#	Totals        2        1        8        2        2       15
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1511.21 (MB), peak = 1759.36 (MB)
#start 7th optimization iteration ...
#   number of violations = 15
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort      Mar   Totals
#	Metal1        0        0        0        0        0        0
#	Metal2        0        0        0        0        0        0
#	Metal3        0        0        0        0        0        0
#	Metal4        0        0        0        0        0        0
#	Metal5        0        0        0        0        0        0
#	Metal6        0        0        4        2        0        6
#	Metal7        2        1        2        0        2        7
#	Metal8        0        0        0        0        0        0
#	Metal9        0        0        2        0        0        2
#	Totals        2        1        8        2        2       15
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1510.91 (MB), peak = 1759.36 (MB)
#start 8th optimization iteration ...
#   number of violations = 15
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort      Mar   Totals
#	Metal1        0        0        0        0        0        0
#	Metal2        0        0        0        0        0        0
#	Metal3        0        0        0        0        0        0
#	Metal4        0        0        0        0        0        0
#	Metal5        0        0        0        0        0        0
#	Metal6        0        0        4        2        0        6
#	Metal7        2        1        2        0        2        7
#	Metal8        0        0        0        0        0        0
#	Metal9        0        0        2        0        0        2
#	Totals        2        1        8        2        2       15
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1511.11 (MB), peak = 1759.36 (MB)
#start 9th optimization iteration ...
#   number of violations = 13
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort   Totals
#	Metal1        0        0        0        0        0
#	Metal2        0        0        0        0        0
#	Metal3        0        0        0        0        0
#	Metal4        0        0        0        0        0
#	Metal5        0        0        0        0        0
#	Metal6        0        0        4        2        6
#	Metal7        2        1        2        0        5
#	Metal8        0        0        0        0        0
#	Metal9        0        0        2        0        2
#	Totals        2        1        8        2       13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1512.02 (MB), peak = 1759.36 (MB)
#start 10th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort      Mar   Totals
#	Metal1        0        0        0        0        0        0
#	Metal2        0        0        0        0        0        0
#	Metal3        0        0        0        0        0        0
#	Metal4        0        0        0        0        0        0
#	Metal5        0        0        0        0        0        0
#	Metal6        0        0        4        2        0        6
#	Metal7        2        1        2        0        1        6
#	Metal8        0        0        0        0        0        0
#	Metal9        0        0        2        0        0        2
#	Totals        2        1        8        2        1       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1511.80 (MB), peak = 1759.36 (MB)
#start 11th optimization iteration ...
#   number of violations = 15
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort      Mar   Totals
#	Metal1        0        0        0        0        0        0
#	Metal2        0        0        0        0        0        0
#	Metal3        0        0        0        0        0        0
#	Metal4        0        0        0        0        0        0
#	Metal5        0        0        0        0        0        0
#	Metal6        0        0        4        2        0        6
#	Metal7        2        1        2        0        2        7
#	Metal8        0        0        0        0        0        0
#	Metal9        0        0        2        0        0        2
#	Totals        2        1        8        2        2       15
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1512.30 (MB), peak = 1759.36 (MB)
#start 12th optimization iteration ...
#   number of violations = 15
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort      Mar   Totals
#	Metal1        0        0        0        0        0        0
#	Metal2        0        0        0        0        0        0
#	Metal3        0        0        0        0        0        0
#	Metal4        0        0        0        0        0        0
#	Metal5        0        0        0        0        0        0
#	Metal6        0        0        4        2        0        6
#	Metal7        2        1        2        0        2        7
#	Metal8        0        0        0        0        0        0
#	Metal9        0        0        2        0        0        2
#	Totals        2        1        8        2        2       15
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1512.16 (MB), peak = 1759.36 (MB)
#start 13th optimization iteration ...
#   number of violations = 15
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort      Mar   Totals
#	Metal1        0        0        0        0        0        0
#	Metal2        0        0        0        0        0        0
#	Metal3        0        0        0        0        0        0
#	Metal4        0        0        0        0        0        0
#	Metal5        0        0        0        0        0        0
#	Metal6        0        0        4        2        0        6
#	Metal7        2        1        2        0        2        7
#	Metal8        0        0        0        0        0        0
#	Metal9        0        0        2        0        0        2
#	Totals        2        1        8        2        2       15
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1512.09 (MB), peak = 1759.36 (MB)
#start 14th optimization iteration ...
#   number of violations = 15
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort      Mar   Totals
#	Metal1        0        0        0        0        0        0
#	Metal2        0        0        0        0        0        0
#	Metal3        0        0        0        0        0        0
#	Metal4        0        0        0        0        0        0
#	Metal5        0        0        0        0        0        0
#	Metal6        0        0        4        2        0        6
#	Metal7        2        1        2        0        2        7
#	Metal8        0        0        0        0        0        0
#	Metal9        0        0        2        0        0        2
#	Totals        2        1        8        2        2       15
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1512.85 (MB), peak = 1759.36 (MB)
#start 15th optimization iteration ...
#   number of violations = 15
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort      Mar   Totals
#	Metal1        0        0        0        0        0        0
#	Metal2        0        0        0        0        0        0
#	Metal3        0        0        0        0        0        0
#	Metal4        0        0        0        0        0        0
#	Metal5        0        0        0        0        0        0
#	Metal6        0        0        4        2        0        6
#	Metal7        2        1        2        0        2        7
#	Metal8        0        0        0        0        0        0
#	Metal9        0        0        2        0        0        2
#	Totals        2        1        8        2        2       15
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1512.68 (MB), peak = 1759.36 (MB)
#start 16th optimization iteration ...
#   number of violations = 15
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort      Mar   Totals
#	Metal1        0        0        0        0        0        0
#	Metal2        0        0        0        0        0        0
#	Metal3        0        0        0        0        0        0
#	Metal4        0        0        0        0        0        0
#	Metal5        0        0        0        0        0        0
#	Metal6        0        0        4        2        0        6
#	Metal7        2        1        2        0        2        7
#	Metal8        0        0        0        0        0        0
#	Metal9        0        0        2        0        0        2
#	Totals        2        1        8        2        2       15
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1512.28 (MB), peak = 1759.36 (MB)
#start 17th optimization iteration ...
#   number of violations = 15
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort      Mar   Totals
#	Metal1        0        0        0        0        0        0
#	Metal2        0        0        0        0        0        0
#	Metal3        0        0        0        0        0        0
#	Metal4        0        0        0        0        0        0
#	Metal5        0        0        0        0        0        0
#	Metal6        0        0        4        2        0        6
#	Metal7        2        1        2        0        2        7
#	Metal8        0        0        0        0        0        0
#	Metal9        0        0        2        0        0        2
#	Totals        2        1        8        2        2       15
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1511.93 (MB), peak = 1759.36 (MB)
#start 18th optimization iteration ...
#   number of violations = 15
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort      Mar   Totals
#	Metal1        0        0        0        0        0        0
#	Metal2        0        0        0        0        0        0
#	Metal3        0        0        0        0        0        0
#	Metal4        0        0        0        0        0        0
#	Metal5        0        0        0        0        0        0
#	Metal6        0        0        4        2        0        6
#	Metal7        2        1        2        0        2        7
#	Metal8        0        0        0        0        0        0
#	Metal9        0        0        2        0        0        2
#	Totals        2        1        8        2        2       15
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1512.62 (MB), peak = 1759.36 (MB)
#start 19th optimization iteration ...
#   number of violations = 16
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort      Mar   Totals
#	Metal1        0        0        0        0        0        0
#	Metal2        0        0        0        0        0        0
#	Metal3        0        0        0        0        0        0
#	Metal4        0        0        0        0        0        0
#	Metal5        0        0        0        0        0        0
#	Metal6        0        0        4        2        1        7
#	Metal7        2        1        2        0        2        7
#	Metal8        0        0        0        0        0        0
#	Metal9        0        0        2        0        0        2
#	Totals        2        1        8        2        3       16
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1512.70 (MB), peak = 1759.36 (MB)
#start 20th optimization iteration ...
#   number of violations = 13
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort   Totals
#	Metal1        0        0        0        0        0
#	Metal2        0        0        0        0        0
#	Metal3        0        0        0        0        0
#	Metal4        0        0        0        0        0
#	Metal5        0        0        0        0        0
#	Metal6        0        0        4        2        6
#	Metal7        2        1        2        0        5
#	Metal8        0        0        0        0        0
#	Metal9        0        0        2        0        2
#	Totals        2        1        8        2       13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1513.41 (MB), peak = 1759.36 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 152
#Total wire length = 109640 um.
#Total half perimeter of net bounding box = 93186 um.
#Total wire length on LAYER Metal1 = 1535 um.
#Total wire length on LAYER Metal2 = 31651 um.
#Total wire length on LAYER Metal3 = 44296 um.
#Total wire length on LAYER Metal4 = 23634 um.
#Total wire length on LAYER Metal5 = 8427 um.
#Total wire length on LAYER Metal6 = 98 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 47036
#Total number of multi-cut vias = 2 (  0.0%)
#Total number of single cut vias = 47034 (100.0%)
#Up-Via Summary (total 47036):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         22436 (100.0%)         2 (  0.0%)      22438
# Metal2         19583 (100.0%)         0 (  0.0%)      19583
# Metal3          4386 (100.0%)         0 (  0.0%)       4386
# Metal4           561 (100.0%)         0 (  0.0%)        561
# Metal5            27 (100.0%)         0 (  0.0%)         27
# Metal6            19 (100.0%)         0 (  0.0%)         19
# Metal7            10 (100.0%)         0 (  0.0%)         10
# Metal8             8 (100.0%)         0 (  0.0%)          8
# Metal9             2 (100.0%)         0 (  0.0%)          2
# Metal10            2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                47034 (100.0%)         2 (  0.0%)      47036 
#
#Total number of DRC violations = 13
#Total number of violations on LAYER Metal1 = 0
#Total number of violations on LAYER Metal2 = 0
#Total number of violations on LAYER Metal3 = 0
#Total number of violations on LAYER Metal4 = 0
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER Metal6 = 6
#Total number of violations on LAYER Metal7 = 5
#Total number of violations on LAYER Metal8 = 0
#Total number of violations on LAYER Metal9 = 2
#Total number of violations on LAYER Metal10 = 0
#Total number of violations on LAYER Metal11 = 0
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 0.49 (MB)
#Total memory = 1513.41 (MB)
#Peak memory = 1759.36 (MB)
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort   Totals
#	Metal1        0        0        0        0        0
#	Metal2        0        0        0        0        0
#	Metal3        0        0        0        0        0
#	Metal4        0        0        0        0        0
#	Metal5        0        0        0        0        0
#	Metal6        0        0        4        2        6
#	Metal7        2        1        2        0        5
#	Metal8        0        0        0        0        0
#	Metal9        0        0        2        0        2
#	Totals        2        1        8        2       13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1513.66 (MB), peak = 1759.36 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 152
#Total wire length = 109640 um.
#Total half perimeter of net bounding box = 93186 um.
#Total wire length on LAYER Metal1 = 1535 um.
#Total wire length on LAYER Metal2 = 31651 um.
#Total wire length on LAYER Metal3 = 44296 um.
#Total wire length on LAYER Metal4 = 23634 um.
#Total wire length on LAYER Metal5 = 8427 um.
#Total wire length on LAYER Metal6 = 98 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 47036
#Total number of multi-cut vias = 2 (  0.0%)
#Total number of single cut vias = 47034 (100.0%)
#Up-Via Summary (total 47036):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         22436 (100.0%)         2 (  0.0%)      22438
# Metal2         19583 (100.0%)         0 (  0.0%)      19583
# Metal3          4386 (100.0%)         0 (  0.0%)       4386
# Metal4           561 (100.0%)         0 (  0.0%)        561
# Metal5            27 (100.0%)         0 (  0.0%)         27
# Metal6            19 (100.0%)         0 (  0.0%)         19
# Metal7            10 (100.0%)         0 (  0.0%)         10
# Metal8             8 (100.0%)         0 (  0.0%)          8
# Metal9             2 (100.0%)         0 (  0.0%)          2
# Metal10            2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                47034 (100.0%)         2 (  0.0%)      47036 
#
#Total number of DRC violations = 13
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#Total number of violations on LAYER Metal1 = 0
#Total number of violations on LAYER Metal2 = 0
#Total number of violations on LAYER Metal3 = 0
#Total number of violations on LAYER Metal4 = 0
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER Metal6 = 6
#Total number of violations on LAYER Metal7 = 5
#Total number of violations on LAYER Metal8 = 0
#Total number of violations on LAYER Metal9 = 2
#Total number of violations on LAYER Metal10 = 0
#Total number of violations on LAYER Metal11 = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 152
#Total wire length = 109640 um.
#Total half perimeter of net bounding box = 93186 um.
#Total wire length on LAYER Metal1 = 1535 um.
#Total wire length on LAYER Metal2 = 31651 um.
#Total wire length on LAYER Metal3 = 44296 um.
#Total wire length on LAYER Metal4 = 23634 um.
#Total wire length on LAYER Metal5 = 8427 um.
#Total wire length on LAYER Metal6 = 98 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 47036
#Total number of multi-cut vias = 2 (  0.0%)
#Total number of single cut vias = 47034 (100.0%)
#Up-Via Summary (total 47036):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         22436 (100.0%)         2 (  0.0%)      22438
# Metal2         19583 (100.0%)         0 (  0.0%)      19583
# Metal3          4386 (100.0%)         0 (  0.0%)       4386
# Metal4           561 (100.0%)         0 (  0.0%)        561
# Metal5            27 (100.0%)         0 (  0.0%)         27
# Metal6            19 (100.0%)         0 (  0.0%)         19
# Metal7            10 (100.0%)         0 (  0.0%)         10
# Metal8             8 (100.0%)         0 (  0.0%)          8
# Metal9             2 (100.0%)         0 (  0.0%)          2
# Metal10            2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                47034 (100.0%)         2 (  0.0%)      47036 
#
#Total number of DRC violations = 13
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#Total number of violations on LAYER Metal1 = 0
#Total number of violations on LAYER Metal2 = 0
#Total number of violations on LAYER Metal3 = 0
#Total number of violations on LAYER Metal4 = 0
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER Metal6 = 6
#Total number of violations on LAYER Metal7 = 5
#Total number of violations on LAYER Metal8 = 0
#Total number of violations on LAYER Metal9 = 2
#Total number of violations on LAYER Metal10 = 0
#Total number of violations on LAYER Metal11 = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 0.74 (MB)
#Total memory = 1513.66 (MB)
#Peak memory = 1759.36 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 2.27 (MB)
#Total memory = 1506.43 (MB)
#Peak memory = 1759.36 (MB)
#Number of warnings = 1
#Total number of warnings = 23
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Jan 31 18:59:13 2025
#
#Default setup view is reset to wc.
#Default setup view is reset to wc.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1505.82 (MB), peak = 1759.36 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> zoomBox -38.65150 62.85050 221.34550 188.54950
<CMD> zoomBox -18.69500 81.33000 202.30300 188.17450
<CMD> zoomBox 35.80550 132.08350 151.16900 187.85750
<CMD> zoomBox 64.25550 158.57750 124.47650 187.69200
<CMD> zoomBox 79.10600 172.40750 110.54250 187.60600
<CMD> zoomBox 86.66650 179.35850 103.07700 187.29250
<CMD> zoomBox 90.51950 182.70250 99.08700 186.84450
<CMD> zoomBox 85.22900 178.16150 104.53850 187.49700
<CMD> zoomBox 73.30500 167.92700 116.82550 188.96750
<CMD> zoomBox 46.43250 144.86000 144.51800 192.28100
<CMD> zoomBox -14.13250 92.87400 206.93050 199.75000
<CMD> zoomBox -113.82400 7.30350 309.66400 212.04450
<CMD> zoomBox -150.62900 -24.28850 347.59250 216.58350
<CMD> zoomBox -116.74550 -7.16700 306.74350 197.57450
<CMD> zoomBox -87.94400 7.38650 272.02150 181.41650
<CMD> saveDesign 7_00route.enc
#% Begin save design ... (date=01/31 19:00:55, mem=1505.8M)
% Begin Save ccopt configuration ... (date=01/31 19:00:55, mem=1505.8M)
% End Save ccopt configuration ... (date=01/31 19:00:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1505.9M, current mem=1505.9M)
% Begin Save netlist data ... (date=01/31 19:00:55, mem=1505.9M)
Writing Binary DB to 7_00route.enc.dat/t1c_riscv_cpu.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/31 19:00:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1505.9M, current mem=1505.9M)
Saving symbol-table file ...
Saving congestion map file 7_00route.enc.dat/t1c_riscv_cpu.route.congmap.gz ...
% Begin Save AAE data ... (date=01/31 19:00:55, mem=1505.9M)
Saving AAE Data ...
AAE DB initialization (MEM=1861.79 CPU=0:00:00.0 REAL=0:00:00.0) 
% End Save AAE data ... (date=01/31 19:00:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1507.6M, current mem=1507.6M)
Saving preference file 7_00route.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/31 19:00:55, mem=1507.9M)
Saving floorplan file ...
% End Save floorplan data ... (date=01/31 19:00:56, total cpu=0:00:00.0, real=0:00:01.0, peak res=1507.9M, current mem=1507.9M)
Saving PG file 7_00route.enc.dat/t1c_riscv_cpu.pg.gz, version#2, (Created by Innovus v21.10-p004_1 on Fri Jan 31 19:00:56 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1861.3M) ***
Saving Drc markers ...
... 13 markers are saved ...
... 13 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=01/31 19:00:56, mem=1507.9M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=01/31 19:00:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1507.9M, current mem=1507.9M)
% Begin Save routing data ... (date=01/31 19:00:56, mem=1507.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1861.3M) ***
% End Save routing data ... (date=01/31 19:00:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1508.0M, current mem=1508.0M)
Saving property file 7_00route.enc.dat/t1c_riscv_cpu.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1864.3M) ***
#Saving pin access data to file 7_00route.enc.dat/t1c_riscv_cpu.apa ...
#
% Begin Save power constraints data ... (date=01/31 19:00:56, mem=1508.0M)
% End Save power constraints data ... (date=01/31 19:00:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1508.0M, current mem=1508.0M)
rccorners
rccorners
rccorners
Generated self-contained design 7_00route.enc.dat
#% End save design ... (date=01/31 19:00:56, total cpu=0:00:00.5, real=0:00:01.0, peak res=1508.7M, current mem=1508.7M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> timeDesign -postRoute
Switching SI Aware to true by default in postroute mode   
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware

**ERROR: (IMPOPT-7027):	The analysis mode needs to be set to 'OCV' in post route stage for post route timing & optimization. To avoid this message & allow post route steps to proceed set 'setAnalysisMode -analysisType onChipVariation'. It is also recommended to set '-cppr both' alongside this to remove clock re-convergence pessimism for both setup and hold modes.

<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> timeDesign -postRoute
*** timeDesign #3 [begin] : totSession cpu/real = 0:13:38.1/0:38:56.6 (0.4), mem = 1855.3M
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 't1c_riscv_cpu' of instances=5596 and nets=5726 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: rccorners
Metal density calculation for erosion effect completed (CPU=0:00:00.1  MEM=1855.33M)
extractDetailRC Option : -outfile /tmp/innovus_temp_15386_vlsicadclient05_vlsiuser_QUsB7n/t1c_riscv_cpu_15386_9Rd8iD.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1855.3M)
Extracted 10.0029% (CPU Time= 0:00:00.1  MEM= 1889.6M)
Extracted 20.0039% (CPU Time= 0:00:00.2  MEM= 1889.6M)
Extracted 30.0029% (CPU Time= 0:00:00.2  MEM= 1889.6M)
Extracted 40.0039% (CPU Time= 0:00:00.2  MEM= 1889.6M)
Extracted 50.0029% (CPU Time= 0:00:00.3  MEM= 1889.6M)
Extracted 60.0039% (CPU Time= 0:00:00.3  MEM= 1889.6M)
Extracted 70.0029% (CPU Time= 0:00:00.3  MEM= 1889.6M)
Extracted 80.0039% (CPU Time= 0:00:00.4  MEM= 1889.6M)
Extracted 90.0029% (CPU Time= 0:00:00.4  MEM= 1889.6M)
Extracted 100% (CPU Time= 0:00:00.6  MEM= 1889.6M)
Number of Extracted Resistors     : 103332
Number of Extracted Ground Cap.   : 104103
Number of Extracted Coupling Cap. : 174024
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: rccorners
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1873.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:01.0  MEM: 1873.547M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=1881.09 CPU=0:00:00.0 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1881.09)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Total number of fetched objects 5663
AAE_INFO-618: Total number of nets in the design is 5726,  98.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1935.45 CPU=0:00:00.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1917.91 CPU=0:00:00.9 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1917.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1917.9M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1869.03)
Glitch Analysis: View wc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View wc -- Total Number of Nets Analyzed = 5663. 
Total number of fetched objects 5663
AAE_INFO-618: Total number of nets in the design is 5726,  2.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1913.72 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1913.72 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:02.0 totSessionCpu=0:13:41 mem=1913.7M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.439  |  5.439  |  8.179  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     84 (168)     |   -0.342   |     84 (168)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.750%
Total number of glitch violations: 0
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 3.09 sec
Total Real time: 4.0 sec
Total Memory Usage: 1910.160156 Mbytes
Reset AAE Options
*** timeDesign #3 [finish] : cpu/real = 0:00:03.1/0:00:04.0 (0.8), totSession cpu/real = 0:13:41.2/0:39:00.6 (0.4), mem = 1910.2M
<CMD> extractRC
Extraction called for design 't1c_riscv_cpu' of instances=5596 and nets=5726 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: rccorners
Metal density calculation for erosion effect completed (CPU=0:00:00.1  MEM=1910.16M)
extractDetailRC Option : -outfile /tmp/innovus_temp_15386_vlsicadclient05_vlsiuser_QUsB7n/t1c_riscv_cpu_15386_9Rd8iD.rcdb.d -maxResLength 222.222  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1908.2M)
Extracted 10.0029% (CPU Time= 0:00:00.1  MEM= 1950.8M)
Extracted 20.0039% (CPU Time= 0:00:00.2  MEM= 1950.8M)
Extracted 30.0029% (CPU Time= 0:00:00.2  MEM= 1950.8M)
Extracted 40.0039% (CPU Time= 0:00:00.2  MEM= 1950.8M)
Extracted 50.0029% (CPU Time= 0:00:00.3  MEM= 1950.8M)
Extracted 60.0039% (CPU Time= 0:00:00.3  MEM= 1950.8M)
Extracted 70.0029% (CPU Time= 0:00:00.3  MEM= 1950.8M)
Extracted 80.0039% (CPU Time= 0:00:00.4  MEM= 1950.8M)
Extracted 90.0029% (CPU Time= 0:00:00.4  MEM= 1950.8M)
Extracted 100% (CPU Time= 0:00:00.6  MEM= 1950.8M)
Number of Extracted Resistors     : 103332
Number of Extracted Ground Cap.   : 104103
Number of Extracted Coupling Cap. : 174024
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: rccorners
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1927.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:02.0  MEM: 1927.555M)
<CMD> rcOut -spef report/new_parasitics.spef
RC Out has the following PVT Info:
   RC-typical 
Dumping Spef file.....
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:00.4  MEM= 1909.8M)
<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1520.6M, totSessionCpu=0:14:03 **
**INFO: User settings:
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -droutePostRouteWidenWireRule                  LEFSpecialRouteSpec
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           38.8
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeTopRoutingLayer                          6
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setExtractRCMode -coupled                                       true
setExtractRCMode -engine                                        postRoute
setUsefulSkewMode -ecoRoute                                     false
setUsefulSkewMode -maxAllowedDelay                              1
setUsefulSkewMode -maxSkew                                      false
setUsefulSkewMode -noBoundary                                   false
setUsefulSkewMode -useCells                                     {BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX12 INVX16 INVX2 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL}
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeSetupViews                                    { wc }
setOptMode -autoSetupViews                                      { wc}
setOptMode -autoTDGRSetupViews                                  { wc}
setOptMode -drcMargin                                           0
setOptMode -fixDrc                                              true
setOptMode -optimizeFF                                          true
setOptMode -preserveAllSequential                               false
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -maxRouteLayer                                     6
setPlaceMode -place_design_floorplan_mode                       false
setPlaceMode -place_detail_check_route                          false
setPlaceMode -place_detail_preserve_routing                     true
setPlaceMode -place_detail_remove_affected_routing              false
setPlaceMode -place_detail_swap_eeq_cells                       false
setPlaceMode -place_global_clock_gate_aware                     true
setPlaceMode -place_global_cong_effort                          auto
setPlaceMode -place_global_ignore_scan                          true
setPlaceMode -place_global_ignore_spare                         false
setPlaceMode -place_global_module_aware_spare                   false
setPlaceMode -place_global_place_io_pins                        true
setPlaceMode -place_global_reorder_scan                         true
setPlaceMode -powerDriven                                       false
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -skew                                           true
setAnalysisMode -usefulSkew                                     true
setAnalysisMode -virtualIPO                                     false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
*** optDesign #1 [begin] : totSession cpu/real = 0:14:03.3/0:40:20.4 (0.3), mem = 1882.9M
*** InitOpt #4 [begin] : totSession cpu/real = 0:14:03.3/0:40:20.4 (0.3), mem = 1882.9M
GigaOpt running with 1 threads.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1543.3M, totSessionCpu=0:14:04 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=1888.9M, init mem=1888.9M)
*info: Placed = 5596           (Fixed = 151)
*info: Unplaced = 0           
Placement Density:77.75%(21872/28132)
Placement Density (including fixed std cells):77.75%(21872/28132)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:01.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1888.9M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
*** InitOpt #4 [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:14:04.1/0:40:21.2 (0.3), mem = 1890.9M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary
Extraction called for design 't1c_riscv_cpu' of instances=5596 and nets=5726 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: rccorners
Metal density calculation for erosion effect completed (CPU=0:00:00.1  MEM=1890.88M)
extractDetailRC Option : -outfile /tmp/innovus_temp_15386_vlsicadclient05_vlsiuser_QUsB7n/t1c_riscv_cpu_15386_9Rd8iD.rcdb.d -maxResLength 222.222  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1880.9M)
Extracted 10.0029% (CPU Time= 0:00:00.1  MEM= 1923.6M)
Extracted 20.0039% (CPU Time= 0:00:00.2  MEM= 1923.6M)
Extracted 30.0029% (CPU Time= 0:00:00.2  MEM= 1923.6M)
Extracted 40.0039% (CPU Time= 0:00:00.2  MEM= 1923.6M)
Extracted 50.0029% (CPU Time= 0:00:00.3  MEM= 1923.6M)
Extracted 60.0039% (CPU Time= 0:00:00.3  MEM= 1923.6M)
Extracted 70.0029% (CPU Time= 0:00:00.3  MEM= 1923.6M)
Extracted 80.0039% (CPU Time= 0:00:00.4  MEM= 1923.6M)
Extracted 90.0029% (CPU Time= 0:00:00.5  MEM= 1923.6M)
Extracted 100% (CPU Time= 0:00:00.6  MEM= 1923.6M)
Number of Extracted Resistors     : 103332
Number of Extracted Ground Cap.   : 104103
Number of Extracted Coupling Cap. : 174024
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: rccorners
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1907.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:01.0  MEM: 1911.539M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
*** BuildHoldData #1 [begin] : totSession cpu/real = 0:14:05.3/0:40:22.7 (0.3), mem = 1911.5M
AAE_INFO: switching -siAware from true to false ...
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1909.54)
*** Calculating scaling factor for min_timing libraries using the default operating condition of each library.
Glitch Analysis: View bc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View bc -- Total Number of Nets Analyzed = 5663. 
Total number of fetched objects 5663
End delay calculation. (MEM=1944.95 CPU=0:00:00.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1944.95 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:14:06 mem=1944.9M)
Done building cte hold timing graph (HoldAware) cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:14:06 mem=1944.9M ***
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1940.48)
*** Calculating scaling factor for max_timing libraries using the default operating condition of each library.
Total number of fetched objects 5663
AAE_INFO-618: Total number of nets in the design is 5726,  98.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1936.83 CPU=0:00:00.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1936.83 CPU=0:00:00.8 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1936.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1936.8M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1873.95)
Glitch Analysis: View wc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View wc -- Total Number of Nets Analyzed = 5663. 
Total number of fetched objects 5663
AAE_INFO-618: Total number of nets in the design is 5726,  2.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1917.63 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1917.63 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:02.0 totSessionCpu=0:14:08 mem=1917.6M)

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.439  |  5.439  |  8.179  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     84 (168)     |   -0.342   |     84 (168)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.750%
Total number of glitch violations: 0
------------------------------------------------------------------
*** BuildHoldData #1 [finish] : cpu/real = 0:00:02.8/0:00:02.8 (1.0), totSession cpu/real = 0:14:08.2/0:40:25.5 (0.3), mem = 1932.9M
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1562.7M, totSessionCpu=0:14:08 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #2 OptimizationPass1
Glitch fixing enabled
*** ClockDrv #1 [begin] : totSession cpu/real = 0:14:08.3/0:40:25.7 (0.3), mem = 1919.5M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       152 (unrouted=0, trialRouted=0, noStatus=0, routed=152, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5574 (unrouted=63, trialRouted=0, noStatus=0, routed=5511, fixed=0, [crossesIlmBoundary=0, tooFewTerms=63, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 151 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        adjacent_rows_legal: true (default: false)
        buffer_cells is set for at least one object
        cell_density is set for at least one object
        cell_halo_rows: 0 (default: 1)
        cell_halo_sites: 0 (default: 4)
        original_names is set for at least one object
        primary_delay_corner: max_delay (default: )
        route_type is set for at least one object
        target_insertion_delay is set for at least one object
        target_max_trans_sdc is set for at least one object
        target_skew is set for at least one object
        target_skew_wire is set for at least one object
      Private non-default CCOpt properties:
        allow_non_fterm_identical_swaps: 0 (default: true)
        clock_nets_detailed_routed: 1 (default: false)
        force_design_routing_status: 1 (default: auto)
        pro_enable_post_commit_delay_update: 1 (default: false)
    Route type trimming info:
      No route type modifications were made.
**WARN: (IMPCCOPT-1286):	The pattern 'buAX*' specified in the buffer_cells property does not match any lib cells.  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
**WARN: (IMPCCOPT-1286):	The pattern 'buBX*' specified in the buffer_cells property does not match any lib cells.  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
**WARN: (IMPCCOPT-1284):	None of the library cells specified in the buffer_cells property are usable. It will not be possible to add cells of this type while balancing -clock_tree clk -power_domain auto-default.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        cell_density: 1 (default: 0.75)
        route_type (leaf): default_route_type_leaf (default: default)
        route_type (top): default_route_type_nonleaf (default: default)
        route_type (trunk): default_route_type_nonleaf (default: default)
      No private non-default CCOpt properties
    For power domain auto-default:
      Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2}
      Inverters:   {INVX3 INVX2 INVX1 INVXL}
      Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
      Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 28131.552um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner max_delay:setup, late and power domain auto-default:
      Slew time target (leaf):    0.100ns
      Slew time target (trunk):   0.100ns
      Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.101ns
      Buffer max distance: 77.794um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=77.794um, saturatedSlew=0.090ns, speed=532.106um per ns, cellArea=30.774um^2 per 1000um}
      Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=50.687um, saturatedSlew=0.088ns, speed=599.846um per ns, cellArea=26.989um^2 per 1000um}
      Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=275.510um, saturatedSlew=0.093ns, speed=769.581um per ns, cellArea=54.619um^2 per 1000um}
      Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=275.510um, saturatedSlew=0.093ns, speed=769.796um per ns, cellArea=49.653um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/sdc_cons:
      Sources:                     pin clk
      Total number of sinks:       2078
      Delay constrained sinks:     2078
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner max_delay:setup.late:
      Skew target:                 0.101ns
    Primary reporting skew groups are:
    skew_group clk/sdc_cons with 2078 clock sinks
    
    Clock DAG stats initial state:
      cell counts      : b=151, i=0, icg=0, nicg=0, l=0, total=151
      misc counts      : r=1, pp=0
      cell areas       : b=346.446um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=346.446um^2
      hp wire lengths  : top=0.000um, trunk=840.330um, leaf=3838.375um, total=4678.705um
    Clock DAG library cell distribution initial state {count}:
       Bufs: CLKBUFX4: 114 CLKBUFX3: 30 CLKBUFX2: 2 BUFX2: 5 
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    No dont_touch hpins found in the clock network.
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:00.6 real=0:00:00.6)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for max_delay:setup.late...
  Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats PRO initial state:
    cell counts      : b=151, i=0, icg=0, nicg=0, l=0, total=151
    misc counts      : r=1, pp=0
    cell areas       : b=346.446um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=346.446um^2
    cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
    sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.175pF, leaf=0.839pF, total=1.014pF
    wire lengths     : top=0.000um, trunk=1582.905um, leaf=7169.790um, total=8752.695um
    hp wire lengths  : top=0.000um, trunk=840.330um, leaf=3838.375um, total=4678.705um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.100ns count=24 avg=0.074ns sd=0.012ns min=0.027ns max=0.087ns {1 <= 0.060ns, 15 <= 0.080ns, 8 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Leaf  : target=0.100ns count=128 avg=0.083ns sd=0.007ns min=0.050ns max=0.100ns {1 <= 0.060ns, 40 <= 0.080ns, 77 <= 0.090ns, 7 <= 0.095ns, 3 <= 0.100ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: CLKBUFX4: 114 CLKBUFX3: 30 CLKBUFX2: 2 BUFX2: 5 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk/sdc_cons: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/sdc_cons: insertion delay [min=0.213, max=0.265, avg=0.237, sd=0.012], skew [0.052 vs 0.102], 100% {0.213, 0.265} (wid=0.016 ws=0.014) (gid=0.250 gs=0.044)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 152, tested: 152, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=151, i=0, icg=0, nicg=0, l=0, total=151
      misc counts      : r=1, pp=0
      cell areas       : b=346.446um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=346.446um^2
      cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.175pF, leaf=0.839pF, total=1.014pF
      wire lengths     : top=0.000um, trunk=1582.905um, leaf=7169.790um, total=8752.695um
      hp wire lengths  : top=0.000um, trunk=840.330um, leaf=3838.375um, total=4678.705um
    Clock DAG net violations after 'PRO Fixing DRVs': none
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Trunk : target=0.100ns count=24 avg=0.074ns sd=0.012ns min=0.027ns max=0.087ns {1 <= 0.060ns, 15 <= 0.080ns, 8 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=128 avg=0.083ns sd=0.007ns min=0.050ns max=0.100ns {1 <= 0.060ns, 40 <= 0.080ns, 77 <= 0.090ns, 7 <= 0.095ns, 3 <= 0.100ns}
    Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
       Bufs: CLKBUFX4: 114 CLKBUFX3: 30 CLKBUFX2: 2 BUFX2: 5 
    Primary reporting skew groups after 'PRO Fixing DRVs':
      skew_group default.clk/sdc_cons: unconstrained
    Skew group summary after 'PRO Fixing DRVs':
      skew_group clk/sdc_cons: insertion delay [min=0.213, max=0.265], skew [0.052 vs 0.101]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for max_delay:setup.late...
  Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats PRO final:
    cell counts      : b=151, i=0, icg=0, nicg=0, l=0, total=151
    misc counts      : r=1, pp=0
    cell areas       : b=346.446um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=346.446um^2
    cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
    sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.175pF, leaf=0.839pF, total=1.014pF
    wire lengths     : top=0.000um, trunk=1582.905um, leaf=7169.790um, total=8752.695um
    hp wire lengths  : top=0.000um, trunk=840.330um, leaf=3838.375um, total=4678.705um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.100ns count=24 avg=0.074ns sd=0.012ns min=0.027ns max=0.087ns {1 <= 0.060ns, 15 <= 0.080ns, 8 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Leaf  : target=0.100ns count=128 avg=0.083ns sd=0.007ns min=0.050ns max=0.100ns {1 <= 0.060ns, 40 <= 0.080ns, 77 <= 0.090ns, 7 <= 0.095ns, 3 <= 0.100ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: CLKBUFX4: 114 CLKBUFX3: 30 CLKBUFX2: 2 BUFX2: 5 
  Primary reporting skew groups PRO final:
    skew_group default.clk/sdc_cons: unconstrained
  Skew group summary PRO final:
    skew_group clk/sdc_cons: insertion delay [min=0.213, max=0.265, avg=0.237, sd=0.012], skew [0.052 vs 0.101], 100% {0.213, 0.265} (wid=0.016 ws=0.014) (gid=0.250 gs=0.044)
PRO done.
Net route status summary:
  Clock:       152 (unrouted=0, trialRouted=0, noStatus=0, routed=152, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5574 (unrouted=63, trialRouted=0, noStatus=0, routed=5511, fixed=0, [crossesIlmBoundary=0, tooFewTerms=63, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:01.0 real=0:00:01.0)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
*** ClockDrv #1 [finish] : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:14:09.4/0:40:26.7 (0.4), mem = 1921.8M
**INFO: Start fixing DRV (Mem = 1921.77M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #13 [begin] : totSession cpu/real = 0:14:09.5/0:40:26.8 (0.4), mem = 1921.8M
Info: 152 clock nets excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    91|   182|    -0.35|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     5.44|     0.00|       0|       0|       0| 77.75%|          |         |
|     1|     2|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     5.44|     0.00|       0|       0|      91| 77.99%| 0:00:01.0|  2093.5M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     5.44|     0.00|       1|       0|       0| 78.00%| 0:00:00.0|  2098.0M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     5.44|     0.00|       0|       0|       0| 78.00%| 0:00:00.0|  2098.0M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=2098.0M) ***

*** DrvOpt #13 [finish] : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:14:10.8/0:40:28.2 (0.4), mem = 2012.0M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:14:11 mem=2012.0M) ***
Move report: Detail placement moves 3 insts, mean move: 10.57 um, max move: 20.46 um 
	Max move on inst (FE_OFC2516_n_2005): (78.00, 152.00) --> (88.20, 162.26)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2015.1MB
Summary Report:
Instances move: 3 (out of 5446 movable)
Instances flipped: 0
Mean displacement: 10.57 um
Max displacement: 20.46 um (Instance: FE_OFC2516_n_2005) (78, 152) -> (88.2, 162.26)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2015.1MB
*** Finished refinePlace (0:14:11 mem=2015.1M) ***
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1631.5M, totSessionCpu=0:14:11 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:02, Mem = 2012.08M).

------------------------------------------------------------------
     SI Timing Summary (cpu=0.03min real=0.03min mem=2012.1M)
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.439  |  5.439  |  8.179  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.996%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1629.7M, totSessionCpu=0:14:11 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
**INFO: flowCheckPoint #3 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1625.8M, totSessionCpu=0:14:11 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1984.10M, totSessionCpu=0:14:11).
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1625.9M, totSessionCpu=0:14:11 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup"
Worst Slack : 5.439 ns

Start Layer Assignment ...
WNS(5.439ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)

Select 0 cadidates out of 5727.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup"
Worst Slack : 5.439 ns

Start Layer Assignment ...
WNS(5.439ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)

Select 0 cadidates out of 5727.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.439  |  5.439  |  8.179  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.996%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:08, mem = 1580.7M, totSessionCpu=0:14:12 **
**INFO: flowCheckPoint #4 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 2
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 2
*** EcoRoute #1 [begin] : totSession cpu/real = 0:14:11.7/0:40:29.0 (0.4), mem = 1941.0M

globalDetailRoute

#Start globalDetailRoute on Fri Jan 31 19:03:24 2025
#
#num needed restored net=0
#need_extraction net=0 (total=5727)
#NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 63 (skipped).
#Total number of routable nets = 5664.
#Total number of nets in the design = 5727.
#391 routable nets do not have any wires.
#5273 routable nets have routed wires.
#391 nets will be global routed.
#152 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Fri Jan 31 19:03:25 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 5723 nets.
#Voltage range [0.000 - 0.000] has 3 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1578.79 (MB), peak = 1759.36 (MB)
#Processed 121/0 dirty instances, 4/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(93 insts marked dirty, reset pre-exisiting dirty flag on 94 insts, 0 nets marked need extraction)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1583.37 (MB), peak = 1759.36 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Fri Jan 31 19:03:25 2025
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 8.35 (MB)
#Total memory = 1583.37 (MB)
#Peak memory = 1759.36 (MB)
#
#
#Start global routing on Fri Jan 31 19:03:25 2025
#
#
#Start global routing initialization on Fri Jan 31 19:03:25 2025
#
#Number of eco nets is 391
#
#Start global routing data preparation on Fri Jan 31 19:03:25 2025
#
#Start routing resource analysis on Fri Jan 31 19:03:25 2025
#
#Routing resource analysis is done on Fri Jan 31 19:03:26 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         216         763        4355    65.17%
#  Metal2         V         420         528        4355     2.25%
#  Metal3         H         591         388        4355     0.00%
#  Metal4         V         692         256        4355     2.25%
#  Metal5         H         906          73        4355     0.00%
#  Metal6         V         847         101        4355     2.25%
#  Metal7         H         953          26        4355     0.00%
#  Metal8         V         848         100        4355     2.25%
#  Metal9         H         929          50        4355     0.00%
#  Metal10        V         310          68        4355    14.65%
#  Metal11        H         355          36        4355     7.42%
#  --------------------------------------------------------------
#  Total                   7070      23.95%       47905     8.75%
#
#  152 nets (2.65%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Fri Jan 31 19:03:26 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1584.63 (MB), peak = 1759.36 (MB)
#
#
#Global routing initialization is done on Fri Jan 31 19:03:26 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1584.63 (MB), peak = 1759.36 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1585.01 (MB), peak = 1759.36 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1585.01 (MB), peak = 1759.36 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 63 (skipped).
#Total number of routable nets = 5664.
#Total number of nets in the design = 5727.
#
#5664 routable nets have routed wires.
#152 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             391  
#-----------------------------
#        Total             391  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                152            5512  
#------------------------------------------------
#        Total                152            5512  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  Metal1        0(0.00%)      0(0.00%)   (0.00%)
#  Metal2        0(0.00%)      1(0.02%)   (0.02%)
#  Metal3        0(0.00%)      0(0.00%)   (0.00%)
#  Metal4        0(0.00%)      0(0.00%)   (0.00%)
#  Metal5        0(0.00%)      0(0.00%)   (0.00%)
#  Metal6        0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      0(0.00%)      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 152
#Total wire length = 109846 um.
#Total half perimeter of net bounding box = 93441 um.
#Total wire length on LAYER Metal1 = 1530 um.
#Total wire length on LAYER Metal2 = 31772 um.
#Total wire length on LAYER Metal3 = 44391 um.
#Total wire length on LAYER Metal4 = 23628 um.
#Total wire length on LAYER Metal5 = 8427 um.
#Total wire length on LAYER Metal6 = 98 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 47025
#Total number of multi-cut vias = 2 (  0.0%)
#Total number of single cut vias = 47023 (100.0%)
#Up-Via Summary (total 47025):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         22405 (100.0%)         2 (  0.0%)      22407
# Metal2         19603 (100.0%)         0 (  0.0%)      19603
# Metal3          4386 (100.0%)         0 (  0.0%)       4386
# Metal4           561 (100.0%)         0 (  0.0%)        561
# Metal5            27 (100.0%)         0 (  0.0%)         27
# Metal6            19 (100.0%)         0 (  0.0%)         19
# Metal7            10 (100.0%)         0 (  0.0%)         10
# Metal8             8 (100.0%)         0 (  0.0%)          8
# Metal9             2 (100.0%)         0 (  0.0%)          2
# Metal10            2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                47023 (100.0%)         2 (  0.0%)      47025 
#
#Max overcon = 2 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.64 (MB)
#Total memory = 1585.01 (MB)
#Peak memory = 1759.36 (MB)
#
#Finished global routing on Fri Jan 31 19:03:26 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1583.75 (MB), peak = 1759.36 (MB)
#Start Track Assignment.
#Done with 43 horizontal wires in 3 hboxes and 54 vertical wires in 3 hboxes.
#Done with 0 horizontal wires in 3 hboxes and 9 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 152
#Total wire length = 109848 um.
#Total half perimeter of net bounding box = 93441 um.
#Total wire length on LAYER Metal1 = 1530 um.
#Total wire length on LAYER Metal2 = 31774 um.
#Total wire length on LAYER Metal3 = 44390 um.
#Total wire length on LAYER Metal4 = 23628 um.
#Total wire length on LAYER Metal5 = 8427 um.
#Total wire length on LAYER Metal6 = 98 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 47025
#Total number of multi-cut vias = 2 (  0.0%)
#Total number of single cut vias = 47023 (100.0%)
#Up-Via Summary (total 47025):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         22405 (100.0%)         2 (  0.0%)      22407
# Metal2         19603 (100.0%)         0 (  0.0%)      19603
# Metal3          4386 (100.0%)         0 (  0.0%)       4386
# Metal4           561 (100.0%)         0 (  0.0%)        561
# Metal5            27 (100.0%)         0 (  0.0%)         27
# Metal6            19 (100.0%)         0 (  0.0%)         19
# Metal7            10 (100.0%)         0 (  0.0%)         10
# Metal8             8 (100.0%)         0 (  0.0%)          8
# Metal9             2 (100.0%)         0 (  0.0%)          2
# Metal10            2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                47023 (100.0%)         2 (  0.0%)      47025 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1583.75 (MB), peak = 1759.36 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 8.73 (MB)
#Total memory = 1583.75 (MB)
#Peak memory = 1759.36 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 14.0% of the total area was rechecked for DRC, and 48.8% required routing.
#   number of violations = 18
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort   Totals
#	Metal1        0        0        3        0        3
#	Metal2        0        0        2        0        2
#	Metal3        0        0        0        0        0
#	Metal4        0        0        0        0        0
#	Metal5        0        0        0        0        0
#	Metal6        0        0        4        2        6
#	Metal7        2        1        2        0        5
#	Metal8        0        0        0        0        0
#	Metal9        0        0        2        0        2
#	Totals        2        1       13        2       18
#93 out of 5597 instances (1.7%) need to be verified(marked ipoed), dirty area = 0.7%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 18
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort   Totals
#	Metal1        0        0        3        0        3
#	Metal2        0        0        2        0        2
#	Metal3        0        0        0        0        0
#	Metal4        0        0        0        0        0
#	Metal5        0        0        0        0        0
#	Metal6        0        0        4        2        6
#	Metal7        2        1        2        0        5
#	Metal8        0        0        0        0        0
#	Metal9        0        0        2        0        2
#	Totals        2        1       13        2       18
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1586.43 (MB), peak = 1759.36 (MB)
#start 1st optimization iteration ...
#   number of violations = 13
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort   Totals
#	Metal1        0        0        0        0        0
#	Metal2        0        0        0        0        0
#	Metal3        0        0        0        0        0
#	Metal4        0        0        0        0        0
#	Metal5        0        0        0        0        0
#	Metal6        0        0        4        2        6
#	Metal7        2        1        2        0        5
#	Metal8        0        0        0        0        0
#	Metal9        0        0        2        0        2
#	Totals        2        1        8        2       13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1586.41 (MB), peak = 1759.36 (MB)
#start 2nd optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort      Mar   Totals
#	Metal1        0        0        0        0        0        0
#	Metal2        0        0        0        0        0        0
#	Metal3        0        0        0        0        0        0
#	Metal4        0        0        0        0        0        0
#	Metal5        0        0        0        0        0        0
#	Metal6        0        0        4        2        1        7
#	Metal7        2        1        2        0        0        5
#	Metal8        0        0        0        0        0        0
#	Metal9        0        0        2        0        0        2
#	Totals        2        1        8        2        1       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1586.39 (MB), peak = 1759.36 (MB)
#start 3rd optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort      Mar   Totals
#	Metal1        0        0        0        0        0        0
#	Metal2        0        0        0        0        0        0
#	Metal3        0        0        0        0        0        0
#	Metal4        0        0        0        0        0        0
#	Metal5        0        0        0        0        0        0
#	Metal6        0        0        4        2        1        7
#	Metal7        2        1        2        0        0        5
#	Metal8        0        0        0        0        0        0
#	Metal9        0        0        2        0        0        2
#	Totals        2        1        8        2        1       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1585.69 (MB), peak = 1759.36 (MB)
#start 4th optimization iteration ...
#   number of violations = 13
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort   Totals
#	Metal1        0        0        0        0        0
#	Metal2        0        0        0        0        0
#	Metal3        0        0        0        0        0
#	Metal4        0        0        0        0        0
#	Metal5        0        0        0        0        0
#	Metal6        0        0        4        2        6
#	Metal7        2        1        2        0        5
#	Metal8        0        0        0        0        0
#	Metal9        0        0        2        0        2
#	Totals        2        1        8        2       13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1587.45 (MB), peak = 1759.36 (MB)
#start 5th optimization iteration ...
#   number of violations = 13
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort   Totals
#	Metal1        0        0        0        0        0
#	Metal2        0        0        0        0        0
#	Metal3        0        0        0        0        0
#	Metal4        0        0        0        0        0
#	Metal5        0        0        0        0        0
#	Metal6        0        0        4        2        6
#	Metal7        2        1        2        0        5
#	Metal8        0        0        0        0        0
#	Metal9        0        0        2        0        2
#	Totals        2        1        8        2       13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1588.22 (MB), peak = 1759.36 (MB)
#start 6th optimization iteration ...
#   number of violations = 15
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort      Mar   Totals
#	Metal1        0        0        0        0        0        0
#	Metal2        0        0        0        0        0        0
#	Metal3        0        0        0        0        0        0
#	Metal4        0        0        0        0        0        0
#	Metal5        0        0        0        0        0        0
#	Metal6        0        0        4        2        0        6
#	Metal7        2        1        2        0        2        7
#	Metal8        0        0        0        0        0        0
#	Metal9        0        0        2        0        0        2
#	Totals        2        1        8        2        2       15
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1587.72 (MB), peak = 1759.36 (MB)
#start 7th optimization iteration ...
#   number of violations = 16
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort      Mar   Totals
#	Metal1        0        0        0        0        0        0
#	Metal2        0        0        0        0        0        0
#	Metal3        0        0        0        0        0        0
#	Metal4        0        0        0        0        0        0
#	Metal5        0        0        0        0        0        0
#	Metal6        0        0        4        2        1        7
#	Metal7        2        1        2        0        2        7
#	Metal8        0        0        0        0        0        0
#	Metal9        0        0        2        0        0        2
#	Totals        2        1        8        2        3       16
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1587.41 (MB), peak = 1759.36 (MB)
#start 8th optimization iteration ...
#   number of violations = 15
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort      Mar   Totals
#	Metal1        0        0        0        0        0        0
#	Metal2        0        0        0        0        0        0
#	Metal3        0        0        0        0        0        0
#	Metal4        0        0        0        0        0        0
#	Metal5        0        0        0        0        0        0
#	Metal6        0        0        4        2        0        6
#	Metal7        2        1        2        0        2        7
#	Metal8        0        0        0        0        0        0
#	Metal9        0        0        2        0        0        2
#	Totals        2        1        8        2        2       15
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1587.50 (MB), peak = 1759.36 (MB)
#start 9th optimization iteration ...
#   number of violations = 13
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort   Totals
#	Metal1        0        0        0        0        0
#	Metal2        0        0        0        0        0
#	Metal3        0        0        0        0        0
#	Metal4        0        0        0        0        0
#	Metal5        0        0        0        0        0
#	Metal6        0        0        4        2        6
#	Metal7        2        1        2        0        5
#	Metal8        0        0        0        0        0
#	Metal9        0        0        2        0        2
#	Totals        2        1        8        2       13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1588.53 (MB), peak = 1759.36 (MB)
#start 10th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort      Mar   Totals
#	Metal1        0        0        0        0        0        0
#	Metal2        0        0        0        0        0        0
#	Metal3        0        0        0        0        0        0
#	Metal4        0        0        0        0        0        0
#	Metal5        0        0        0        0        0        0
#	Metal6        0        0        4        2        0        6
#	Metal7        2        1        2        0        1        6
#	Metal8        0        0        0        0        0        0
#	Metal9        0        0        2        0        0        2
#	Totals        2        1        8        2        1       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1588.18 (MB), peak = 1759.36 (MB)
#start 11th optimization iteration ...
#   number of violations = 15
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort      Mar   Totals
#	Metal1        0        0        0        0        0        0
#	Metal2        0        0        0        0        0        0
#	Metal3        0        0        0        0        0        0
#	Metal4        0        0        0        0        0        0
#	Metal5        0        0        0        0        0        0
#	Metal6        0        0        4        2        0        6
#	Metal7        2        1        2        0        2        7
#	Metal8        0        0        0        0        0        0
#	Metal9        0        0        2        0        0        2
#	Totals        2        1        8        2        2       15
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1588.19 (MB), peak = 1759.36 (MB)
#start 12th optimization iteration ...
#   number of violations = 15
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort      Mar   Totals
#	Metal1        0        0        0        0        0        0
#	Metal2        0        0        0        0        0        0
#	Metal3        0        0        0        0        0        0
#	Metal4        0        0        0        0        0        0
#	Metal5        0        0        0        0        0        0
#	Metal6        0        0        4        2        0        6
#	Metal7        2        1        2        0        2        7
#	Metal8        0        0        0        0        0        0
#	Metal9        0        0        2        0        0        2
#	Totals        2        1        8        2        2       15
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1588.34 (MB), peak = 1759.36 (MB)
#start 13th optimization iteration ...
#   number of violations = 15
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort      Mar   Totals
#	Metal1        0        0        0        0        0        0
#	Metal2        0        0        0        0        0        0
#	Metal3        0        0        0        0        0        0
#	Metal4        0        0        0        0        0        0
#	Metal5        0        0        0        0        0        0
#	Metal6        0        0        4        2        0        6
#	Metal7        2        1        2        0        2        7
#	Metal8        0        0        0        0        0        0
#	Metal9        0        0        2        0        0        2
#	Totals        2        1        8        2        2       15
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1588.34 (MB), peak = 1759.36 (MB)
#start 14th optimization iteration ...
#   number of violations = 15
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort      Mar   Totals
#	Metal1        0        0        0        0        0        0
#	Metal2        0        0        0        0        0        0
#	Metal3        0        0        0        0        0        0
#	Metal4        0        0        0        0        0        0
#	Metal5        0        0        0        0        0        0
#	Metal6        0        0        4        2        0        6
#	Metal7        2        1        2        0        2        7
#	Metal8        0        0        0        0        0        0
#	Metal9        0        0        2        0        0        2
#	Totals        2        1        8        2        2       15
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1589.44 (MB), peak = 1759.36 (MB)
#start 15th optimization iteration ...
#   number of violations = 16
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort      Mar   Totals
#	Metal1        0        0        0        0        0        0
#	Metal2        0        0        0        0        0        0
#	Metal3        0        0        0        0        0        0
#	Metal4        0        0        0        0        0        0
#	Metal5        0        0        0        0        0        0
#	Metal6        0        0        4        2        1        7
#	Metal7        2        1        2        0        2        7
#	Metal8        0        0        0        0        0        0
#	Metal9        0        0        2        0        0        2
#	Totals        2        1        8        2        3       16
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1589.38 (MB), peak = 1759.36 (MB)
#start 16th optimization iteration ...
#   number of violations = 15
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort      Mar   Totals
#	Metal1        0        0        0        0        0        0
#	Metal2        0        0        0        0        0        0
#	Metal3        0        0        0        0        0        0
#	Metal4        0        0        0        0        0        0
#	Metal5        0        0        0        0        0        0
#	Metal6        0        0        4        2        0        6
#	Metal7        2        1        2        0        2        7
#	Metal8        0        0        0        0        0        0
#	Metal9        0        0        2        0        0        2
#	Totals        2        1        8        2        2       15
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1592.59 (MB), peak = 1759.36 (MB)
#start 17th optimization iteration ...
#   number of violations = 16
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort      Mar   Totals
#	Metal1        0        0        0        0        0        0
#	Metal2        0        0        0        0        0        0
#	Metal3        0        0        0        0        0        0
#	Metal4        0        0        0        0        0        0
#	Metal5        0        0        0        0        0        0
#	Metal6        0        0        4        2        1        7
#	Metal7        2        1        2        0        2        7
#	Metal8        0        0        0        0        0        0
#	Metal9        0        0        2        0        0        2
#	Totals        2        1        8        2        3       16
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1592.40 (MB), peak = 1759.36 (MB)
#start 18th optimization iteration ...
#   number of violations = 15
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort      Mar   Totals
#	Metal1        0        0        0        0        0        0
#	Metal2        0        0        0        0        0        0
#	Metal3        0        0        0        0        0        0
#	Metal4        0        0        0        0        0        0
#	Metal5        0        0        0        0        0        0
#	Metal6        0        0        4        2        0        6
#	Metal7        2        1        2        0        2        7
#	Metal8        0        0        0        0        0        0
#	Metal9        0        0        2        0        0        2
#	Totals        2        1        8        2        2       15
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1592.58 (MB), peak = 1759.36 (MB)
#start 19th optimization iteration ...
#   number of violations = 16
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort      Mar   Totals
#	Metal1        0        0        0        0        0        0
#	Metal2        0        0        0        0        0        0
#	Metal3        0        0        0        0        0        0
#	Metal4        0        0        0        0        0        0
#	Metal5        0        0        0        0        0        0
#	Metal6        0        0        4        2        1        7
#	Metal7        2        1        2        0        2        7
#	Metal8        0        0        0        0        0        0
#	Metal9        0        0        2        0        0        2
#	Totals        2        1        8        2        3       16
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1592.69 (MB), peak = 1759.36 (MB)
#start 20th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort      Mar   Totals
#	Metal1        0        0        0        0        0        0
#	Metal2        0        0        0        0        0        0
#	Metal3        0        0        0        0        0        0
#	Metal4        0        0        0        0        0        0
#	Metal5        0        0        0        0        0        0
#	Metal6        0        0        4        2        1        7
#	Metal7        2        1        2        0        0        5
#	Metal8        0        0        0        0        0        0
#	Metal9        0        0        2        0        0        2
#	Totals        2        1        8        2        1       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1593.48 (MB), peak = 1759.36 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 152
#Total wire length = 109765 um.
#Total half perimeter of net bounding box = 93441 um.
#Total wire length on LAYER Metal1 = 1468 um.
#Total wire length on LAYER Metal2 = 31670 um.
#Total wire length on LAYER Metal3 = 44439 um.
#Total wire length on LAYER Metal4 = 23642 um.
#Total wire length on LAYER Metal5 = 8448 um.
#Total wire length on LAYER Metal6 = 97 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 47214
#Total number of multi-cut vias = 2 (  0.0%)
#Total number of single cut vias = 47212 (100.0%)
#Up-Via Summary (total 47214):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         22430 (100.0%)         2 (  0.0%)      22432
# Metal2         19730 (100.0%)         0 (  0.0%)      19730
# Metal3          4415 (100.0%)         0 (  0.0%)       4415
# Metal4           567 (100.0%)         0 (  0.0%)        567
# Metal5            29 (100.0%)         0 (  0.0%)         29
# Metal6            19 (100.0%)         0 (  0.0%)         19
# Metal7            10 (100.0%)         0 (  0.0%)         10
# Metal8             8 (100.0%)         0 (  0.0%)          8
# Metal9             2 (100.0%)         0 (  0.0%)          2
# Metal10            2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                47212 (100.0%)         2 (  0.0%)      47214 
#
#Total number of DRC violations = 14
#Total number of violations on LAYER Metal1 = 0
#Total number of violations on LAYER Metal2 = 0
#Total number of violations on LAYER Metal3 = 0
#Total number of violations on LAYER Metal4 = 0
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER Metal6 = 7
#Total number of violations on LAYER Metal7 = 5
#Total number of violations on LAYER Metal8 = 0
#Total number of violations on LAYER Metal9 = 2
#Total number of violations on LAYER Metal10 = 0
#Total number of violations on LAYER Metal11 = 0
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 9.73 (MB)
#Total memory = 1593.48 (MB)
#Peak memory = 1759.36 (MB)
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort      Mar   Totals
#	Metal1        0        0        0        0        0        0
#	Metal2        0        0        0        0        0        0
#	Metal3        0        0        0        0        0        0
#	Metal4        0        0        0        0        0        0
#	Metal5        0        0        0        0        0        0
#	Metal6        0        0        4        2        1        7
#	Metal7        2        1        2        0        0        5
#	Metal8        0        0        0        0        0        0
#	Metal9        0        0        2        0        0        2
#	Totals        2        1        8        2        1       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1593.48 (MB), peak = 1759.36 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 152
#Total wire length = 109765 um.
#Total half perimeter of net bounding box = 93441 um.
#Total wire length on LAYER Metal1 = 1468 um.
#Total wire length on LAYER Metal2 = 31670 um.
#Total wire length on LAYER Metal3 = 44439 um.
#Total wire length on LAYER Metal4 = 23642 um.
#Total wire length on LAYER Metal5 = 8448 um.
#Total wire length on LAYER Metal6 = 97 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 47214
#Total number of multi-cut vias = 2 (  0.0%)
#Total number of single cut vias = 47212 (100.0%)
#Up-Via Summary (total 47214):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         22430 (100.0%)         2 (  0.0%)      22432
# Metal2         19730 (100.0%)         0 (  0.0%)      19730
# Metal3          4415 (100.0%)         0 (  0.0%)       4415
# Metal4           567 (100.0%)         0 (  0.0%)        567
# Metal5            29 (100.0%)         0 (  0.0%)         29
# Metal6            19 (100.0%)         0 (  0.0%)         19
# Metal7            10 (100.0%)         0 (  0.0%)         10
# Metal8             8 (100.0%)         0 (  0.0%)          8
# Metal9             2 (100.0%)         0 (  0.0%)          2
# Metal10            2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                47212 (100.0%)         2 (  0.0%)      47214 
#
#Total number of DRC violations = 14
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#Total number of violations on LAYER Metal1 = 0
#Total number of violations on LAYER Metal2 = 0
#Total number of violations on LAYER Metal3 = 0
#Total number of violations on LAYER Metal4 = 0
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER Metal6 = 7
#Total number of violations on LAYER Metal7 = 5
#Total number of violations on LAYER Metal8 = 0
#Total number of violations on LAYER Metal9 = 2
#Total number of violations on LAYER Metal10 = 0
#Total number of violations on LAYER Metal11 = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 152
#Total wire length = 109765 um.
#Total half perimeter of net bounding box = 93441 um.
#Total wire length on LAYER Metal1 = 1468 um.
#Total wire length on LAYER Metal2 = 31670 um.
#Total wire length on LAYER Metal3 = 44439 um.
#Total wire length on LAYER Metal4 = 23642 um.
#Total wire length on LAYER Metal5 = 8448 um.
#Total wire length on LAYER Metal6 = 97 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 47214
#Total number of multi-cut vias = 2 (  0.0%)
#Total number of single cut vias = 47212 (100.0%)
#Up-Via Summary (total 47214):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         22430 (100.0%)         2 (  0.0%)      22432
# Metal2         19730 (100.0%)         0 (  0.0%)      19730
# Metal3          4415 (100.0%)         0 (  0.0%)       4415
# Metal4           567 (100.0%)         0 (  0.0%)        567
# Metal5            29 (100.0%)         0 (  0.0%)         29
# Metal6            19 (100.0%)         0 (  0.0%)         19
# Metal7            10 (100.0%)         0 (  0.0%)         10
# Metal8             8 (100.0%)         0 (  0.0%)          8
# Metal9             2 (100.0%)         0 (  0.0%)          2
# Metal10            2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                47212 (100.0%)         2 (  0.0%)      47214 
#
#Total number of DRC violations = 14
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#Total number of violations on LAYER Metal1 = 0
#Total number of violations on LAYER Metal2 = 0
#Total number of violations on LAYER Metal3 = 0
#Total number of violations on LAYER Metal4 = 0
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER Metal6 = 7
#Total number of violations on LAYER Metal7 = 5
#Total number of violations on LAYER Metal8 = 0
#Total number of violations on LAYER Metal9 = 2
#Total number of violations on LAYER Metal10 = 0
#Total number of violations on LAYER Metal11 = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 9.73 (MB)
#Total memory = 1593.48 (MB)
#Peak memory = 1759.36 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = -37.45 (MB)
#Total memory = 1543.23 (MB)
#Peak memory = 1759.36 (MB)
#Number of warnings = 0
#Total number of warnings = 23
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Jan 31 19:03:35 2025
#
*** EcoRoute #1 [finish] : cpu/real = 0:00:10.2/0:00:10.2 (1.0), totSession cpu/real = 0:14:21.8/0:40:39.2 (0.4), mem = 1925.0M
**optDesign ... cpu = 0:00:19, real = 0:00:19, mem = 1542.6M, totSessionCpu=0:14:22 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
Extraction called for design 't1c_riscv_cpu' of instances=5597 and nets=5727 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: rccorners
Metal density calculation for erosion effect completed (CPU=0:00:00.1  MEM=1925M)
extractDetailRC Option : -outfile /tmp/innovus_temp_15386_vlsicadclient05_vlsiuser_QUsB7n/t1c_riscv_cpu_15386_9Rd8iD.rcdb.d -maxResLength 222.222  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1925.0M)
Extracted 10.0021% (CPU Time= 0:00:00.1  MEM= 1983.7M)
Extracted 20.0023% (CPU Time= 0:00:00.2  MEM= 1983.7M)
Extracted 30.0025% (CPU Time= 0:00:00.2  MEM= 1983.7M)
Extracted 40.0027% (CPU Time= 0:00:00.2  MEM= 1983.7M)
Extracted 50.0029% (CPU Time= 0:00:00.3  MEM= 1983.7M)
Extracted 60.0031% (CPU Time= 0:00:00.3  MEM= 1983.7M)
Extracted 70.0033% (CPU Time= 0:00:00.3  MEM= 1983.7M)
Extracted 80.0035% (CPU Time= 0:00:00.4  MEM= 1983.7M)
Extracted 90.0037% (CPU Time= 0:00:00.4  MEM= 1983.7M)
Extracted 100% (CPU Time= 0:00:00.6  MEM= 1983.7M)
Number of Extracted Resistors     : 103455
Number of Extracted Ground Cap.   : 104141
Number of Extracted Coupling Cap. : 174636
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: rccorners
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1952.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:01.0  MEM: 1954.406M)
**optDesign ... cpu = 0:00:20, real = 0:00:20, mem = 1543.9M, totSessionCpu=0:14:23 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1921.43)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Total number of fetched objects 5664
AAE_INFO-618: Total number of nets in the design is 5727,  98.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1948.72 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1948.72 CPU=0:00:00.9 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1948.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1948.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1910.84)
Glitch Analysis: View wc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View wc -- Total Number of Nets Analyzed = 5664. 
Total number of fetched objects 5664
AAE_INFO-618: Total number of nets in the design is 5727,  2.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1954.52 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1954.52 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.6 real=0:00:02.0 totSessionCpu=0:14:25 mem=1954.5M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.439  |  5.439  |  8.178  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      6 (12)      |   -0.070   |      6 (12)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.996%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:22, real = 0:00:22, mem = 1584.2M, totSessionCpu=0:14:25 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #5 OptimizationRecovery
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:22, real = 0:00:22, mem = 1584.2M, totSessionCpu=0:14:25 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1926.94M, totSessionCpu=0:14:25).
**optDesign ... cpu = 0:00:22, real = 0:00:22, mem = 1584.2M, totSessionCpu=0:14:25 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #6 FinalSummary
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:22, real = 0:00:22, mem = 1584.2M, totSessionCpu=0:14:25 **

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.439  |  5.439  |  8.178  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      6 (12)      |   -0.070   |      6 (12)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.996%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:22, real = 0:00:23, mem = 1584.3M, totSessionCpu=0:14:25 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #1 [finish] : cpu/real = 0:00:22.0/0:00:23.3 (0.9), totSession cpu/real = 0:14:25.3/0:40:43.7 (0.4), mem = 1927.1M
<CMD> extractRC
Extraction called for design 't1c_riscv_cpu' of instances=5597 and nets=5727 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: rccorners
Metal density calculation for erosion effect completed (CPU=0:00:00.1  MEM=1932.2M)
extractDetailRC Option : -outfile /tmp/innovus_temp_15386_vlsicadclient05_vlsiuser_QUsB7n/t1c_riscv_cpu_15386_9Rd8iD.rcdb.d -maxResLength 222.222  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1918.2M)
Extracted 10.0021% (CPU Time= 0:00:00.2  MEM= 1984.9M)
Extracted 20.0023% (CPU Time= 0:00:00.2  MEM= 1984.9M)
Extracted 30.0025% (CPU Time= 0:00:00.2  MEM= 1984.9M)
Extracted 40.0027% (CPU Time= 0:00:00.2  MEM= 1984.9M)
Extracted 50.0029% (CPU Time= 0:00:00.3  MEM= 1984.9M)
Extracted 60.0031% (CPU Time= 0:00:00.3  MEM= 1984.9M)
Extracted 70.0033% (CPU Time= 0:00:00.3  MEM= 1984.9M)
Extracted 80.0035% (CPU Time= 0:00:00.4  MEM= 1984.9M)
Extracted 90.0037% (CPU Time= 0:00:00.5  MEM= 1984.9M)
Extracted 100% (CPU Time= 0:00:00.6  MEM= 1984.9M)
Number of Extracted Resistors     : 103455
Number of Extracted Ground Cap.   : 104141
Number of Extracted Coupling Cap. : 174636
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: rccorners
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1961.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:02.0  MEM: 1965.609M)
<CMD> rcOut -spef report/new_parasitics.spef
RC Out has the following PVT Info:
   RC-typical 
Dumping Spef file.....
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:00.4  MEM= 1947.9M)
<CMD> report_power > post_power_cts.txt

Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
Using Power View: wc.
AAE_INFO: opIsDesignInPostRouteState() is 1
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1945.88)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Total number of fetched objects 5664
AAE_INFO-618: Total number of nets in the design is 5727,  98.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1973.17 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1973.17 CPU=0:00:00.9 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1973.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1973.2M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1908.29)
Glitch Analysis: View wc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View wc -- Total Number of Nets Analyzed = 5664. 
Total number of fetched objects 5664
AAE_INFO-618: Total number of nets in the design is 5727,  2.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1953.98 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1953.98 CPU=0:00:00.1 REAL=0:00:00.0)

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1576.67MB/unknown/unknown)

Begin Processing Timing Window Data for Power Calculation

clk(100MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1577.02MB/unknown/unknown)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1577.07MB/unknown/unknown)

Begin Processing Signal Activity


Starting Levelizing
2025-Jan-31 19:04:58 (2025-Jan-31 13:34:58 GMT)
2025-Jan-31 19:04:58 (2025-Jan-31 13:34:58 GMT): 10%
2025-Jan-31 19:04:58 (2025-Jan-31 13:34:58 GMT): 20%
2025-Jan-31 19:04:58 (2025-Jan-31 13:34:58 GMT): 30%
2025-Jan-31 19:04:58 (2025-Jan-31 13:34:58 GMT): 40%
2025-Jan-31 19:04:58 (2025-Jan-31 13:34:58 GMT): 50%
2025-Jan-31 19:04:58 (2025-Jan-31 13:34:58 GMT): 60%
2025-Jan-31 19:04:58 (2025-Jan-31 13:34:58 GMT): 70%
2025-Jan-31 19:04:58 (2025-Jan-31 13:34:58 GMT): 80%
2025-Jan-31 19:04:58 (2025-Jan-31 13:34:58 GMT): 90%

Finished Levelizing
2025-Jan-31 19:04:58 (2025-Jan-31 13:34:58 GMT)

Starting Activity Propagation
2025-Jan-31 19:04:58 (2025-Jan-31 13:34:58 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Jan-31 19:04:58 (2025-Jan-31 13:34:58 GMT): 10%
2025-Jan-31 19:04:58 (2025-Jan-31 13:34:58 GMT): 20%

Finished Activity Propagation
2025-Jan-31 19:04:58 (2025-Jan-31 13:34:58 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1577.30MB/unknown/unknown)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Jan-31 19:04:58 (2025-Jan-31 13:34:58 GMT)
 ... Calculating switching power
2025-Jan-31 19:04:58 (2025-Jan-31 13:34:58 GMT): 10%
2025-Jan-31 19:04:58 (2025-Jan-31 13:34:58 GMT): 20%
2025-Jan-31 19:04:58 (2025-Jan-31 13:34:58 GMT): 30%
2025-Jan-31 19:04:58 (2025-Jan-31 13:34:58 GMT): 40%
2025-Jan-31 19:04:58 (2025-Jan-31 13:34:58 GMT): 50%
 ... Calculating internal and leakage power
2025-Jan-31 19:04:58 (2025-Jan-31 13:34:58 GMT): 60%
2025-Jan-31 19:04:58 (2025-Jan-31 13:34:58 GMT): 70%
2025-Jan-31 19:04:58 (2025-Jan-31 13:34:58 GMT): 80%
2025-Jan-31 19:04:58 (2025-Jan-31 13:34:58 GMT): 90%

Finished Calculating power
2025-Jan-31 19:04:58 (2025-Jan-31 13:34:58 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1578.42MB/unknown/unknown)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1578.42MB/unknown/unknown)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1578.47MB/unknown/unknown)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1578.49MB/unknown/unknown)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.10-p004_1 (64bit) 05/18/2021 11:58 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Jan-31 19:04:58 (2025-Jan-31 13:34:58 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: t1c_riscv_cpu
*
*	Liberty Libraries used:
*	        wc: ../lib/slow_vdd1v0_basicCells.lib
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.48728420 	   73.5654%
Total Switching Power:       0.17467837 	   26.3712%
Total Leakage Power:         0.00041989 	    0.0634%
Total Power:                 0.66238246
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.4195     0.02378   0.0002484      0.4435       66.96
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                    0.01496     0.03444   0.0001554     0.04956       7.481
Clock (Combinational)            0.05283      0.1165   1.612e-05      0.1693       25.56
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                             0.4873      0.1747   0.0004199      0.6624         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.4873      0.1747   0.0004199      0.6624         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                              0.05283      0.1165   1.612e-05      0.1693       25.56
-----------------------------------------------------------------------------------------
Total                            0.05283      0.1165   1.612e-05      0.1693       25.56
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.010000 usec 
Clock Toggle Rate:   200.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_00291 (CLKBUFX4):         0.001429
*              Highest Leakage Power: FE_OFC2448_FE_OFN91_WriteData_6 (BUFX12):        3.689e-07
*                Total Cap:      1.748e-11 F
*                Total instances in design:  5597
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1580.10MB/unknown/unknown)

<CMD> report_power
Using Power View: wc.
Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1583.96MB/unknown/unknown)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.10-p004_1 (64bit) 05/18/2021 11:58 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Jan-31 19:05:09 (2025-Jan-31 13:35:09 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: t1c_riscv_cpu
*
*	Liberty Libraries used:
*	        wc: ../lib/slow_vdd1v0_basicCells.lib
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.48728420 	   73.5654%
Total Switching Power:       0.17467837 	   26.3712%
Total Leakage Power:         0.00041989 	    0.0634%
Total Power:                 0.66238246
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.4195     0.02378   0.0002484      0.4435       66.96
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                    0.01496     0.03444   0.0001554     0.04956       7.481
Clock (Combinational)            0.05283      0.1165   1.612e-05      0.1693       25.56
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                             0.4873      0.1747   0.0004199      0.6624         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.4873      0.1747   0.0004199      0.6624         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                              0.05283      0.1165   1.612e-05      0.1693       25.56
-----------------------------------------------------------------------------------------
Total                            0.05283      0.1165   1.612e-05      0.1693       25.56
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.010000 usec 
Clock Toggle Rate:   200.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_00291 (CLKBUFX4):         0.001429
*              Highest Leakage Power: FE_OFC2448_FE_OFN91_WriteData_6 (BUFX12):        3.689e-07
*                Total Cap:      1.748e-11 F
*                Total instances in design:  5597
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1583.96MB/unknown/unknown)

<CMD> getMultiCpuUsage -localCpu
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> zoomBox -30.79300 31.89300 229.28200 157.63000
<CMD> zoomBox -88.21750 6.79800 271.74900 180.82850
<CMD> zoomBox -218.24000 -50.18900 367.90550 233.19100
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Jan 31 19:06:15 2025

Design Name: t1c_riscv_cpu
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (189.6000, 186.0100)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 19:06:15 **** Processed 5000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Jan 31 19:06:15 2025
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.2  MEM: 0.000M)

<CMD> getCTSMode -engine -quiet
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report t1c_riscv_cpu.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report t1c_riscv_cpu.drc.rpt           # string, default="", user setting
 *** Starting Verify DRC (MEM: 1962.0) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 14 Viols.

 Violation Summary By Layer and Type:

	          Short   MetSpc   CShort   EOLSpc      Mar   Totals
	Metal6        4        0        0        0        1        5
	Via6          0        0        2        0        0        2
	Metal7        2        2        0        1        0        5
	Metal9        2        0        0        0        0        2
	Totals        8        2        2        1        1       14

 *** End Verify DRC (CPU: 0:00:01.4  ELAPSED TIME: 1.00  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> zoomBox -126.92100 -8.78200 296.56900 195.96000
<CMD> set init_verilog ../../../../PIPELINEDteam_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/synthesis/reports/hdl_synthesis.v
<CMD> set init_design_settop 0
<CMD> init_design
**ERROR: **ERROR: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.


*** Memory Usage v#1 (Current mem = 1929.992M, initial mem = 316.848M) ***
*** Message Summary: 317 warning(s), 26 error(s)

--- Ending "Innovus" (totcpu=0:19:06, real=0:56:27, mem=1930.0M) ---
