0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.srcs/sim_1/new/ALU32Bit_tb.v,1633293172,verilog,,,,ALU32Bit_tb,,,,,,,,
C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.srcs/sim_1/new/Controller_tb.v,1633638258,verilog,,,,Controller_tb,,,,,,,,
C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.srcs/sim_1/new/DataMemory_tb.v,1632423786,verilog,,,,DataMemory_tb,,,,,,,,
C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.srcs/sources_1/new/ALU32Bit.v,1632976215,verilog,,C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.srcs/sim_1/new/ALU32Bit_tb.v,,ALU32Bit,,,,,,,,
C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.srcs/sources_1/new/Controller.v,1633638169,verilog,,C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.srcs/sim_1/new/Controller_tb.v,,Controller,,,,,,,,
C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.srcs/sources_1/new/DataMemory.v,1633379955,verilog,,C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.srcs/sim_1/new/DataMemory_tb.v,,DataMemory,,,,,,,,
C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.srcs/sources_1/new/InstructionMemory.v,1633579944,verilog,,C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.srcs/sim_1/new/Controller_tb.v,,InstructionMemory,,,,,,,,
