
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /data/tools/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/data/tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'htsoi' on host 'uwlogin.cern.ch' (Linux_x86_64 version 3.10.0-1160.36.2.el7.x86_64) on Sun Feb 26 15:57:23 EST 2023
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core) "
INFO: [HLS 200-10] In directory '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-10] Creating and opening project '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj'.
INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-10] Creating and opening solution '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flga2577-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
***** C/RTL SYNTHESIS *****
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 1653.012 ; gain = 1227.961 ; free physical = 37520 ; free virtual = 84133
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 1653.012 ; gain = 1227.961 ; free physical = 37521 ; free virtual = 84134
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:13 ; elapsed = 00:01:18 . Memory (MB): peak = 1653.012 ; gain = 1227.961 ; free physical = 37424 ; free virtual = 84045
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'cordic_apfixed::circ_range_redux<16, 6, 17>' into 'cordic_apfixed::generic_sincos<16, 6>' (/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:243) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sin<16, 6>' into 'myproject' (firmware/myproject.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cos<16, 6>' into 'myproject' (firmware/myproject.cpp:50) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:13 ; elapsed = 00:01:19 . Memory (MB): peak = 1653.012 ; gain = 1227.961 ; free physical = 37362 ; free virtual = 83995
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'cordic_apfixed::cordic_circ_apfixed<18, 3, 0>' (/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:78).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:87) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:87) in function 'cordic_apfixed::cordic_circ_apfixed<18, 3, 0>' completely with a factor of 18.
INFO: [XFORM 203-131] Reshaping array 'x.V' (firmware/myproject.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.V' (firmware/myproject.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'cordic_apfixed::circ_range_redux<16, 6, 17>' into 'cordic_apfixed::generic_sincos<16, 6>' (/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:243) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sin<16, 6>' into 'myproject' (firmware/myproject.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cos<16, 6>' into 'myproject' (firmware/myproject.cpp:50) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:230:25) to (/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:293:3) in function 'cordic_apfixed::generic_sincos<16, 6>'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'cordic_apfixed::cordic_circ_apfixed<18, 3, 0>'... converting 52 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:14 ; elapsed = 00:01:20 . Memory (MB): peak = 1653.012 ; gain = 1227.961 ; free physical = 37291 ; free virtual = 83917
WARNING: [XFORM 203-631] Renaming function 'cordic_apfixed::generic_sincos<16, 6>' to 'generic_sincos<16, 6>' (/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:64:3)
WARNING: [XFORM 203-631] Renaming function 'cordic_apfixed::cordic_circ_apfixed<18, 3, 0>' to 'cordic_circ_apfixed<18, 3, 0>' (/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:79)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:15 ; elapsed = 00:01:21 . Memory (MB): peak = 1653.012 ; gain = 1227.961 ; free physical = 37252 ; free virtual = 83885
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
WARNING: [SYN 201-103] Legalizing function name 'cordic_circ_apfixed<18, 3, 0>' to 'cordic_circ_apfixed_18_3_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_sincos<16, 6>' to 'generic_sincos_16_6_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic_circ_apfixed_18_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'cordic_circ_apfixed<18, 3, 0>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 81.34 seconds; current allocated memory: 379.259 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 380.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_sincos_16_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_sincos<16, 6>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 380.606 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 380.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'myproject'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.36 seconds; current allocated memory: 382.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.27 seconds; current allocated memory: 384.308 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic_circ_apfixed_18_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic_circ_apfixed_18_3_0_s'.
INFO: [HLS 200-111]  Elapsed time: 5.15 seconds; current allocated memory: 388.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_sincos_16_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_mulsub_19ns_6ns_23ns_25_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_24ns_16ns_39_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_sincos_16_6_s'.
INFO: [HLS 200-111]  Elapsed time: 1.35 seconds; current allocated memory: 393.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/x_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/y_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/y_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/y_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/y_3_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/y_4_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_mul_sub_17s_12s_22s_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_muladd_11ns_16s_26s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_muladd_11s_26s_36ns_36_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_muladd_13ns_16s_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_muladd_13ns_16s_21ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_muladd_13ns_16s_24ns_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_muladd_14ns_16s_26ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_muladd_16s_12s_26s_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_muladd_20s_12s_23s_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_mulsub_18s_18s_26ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_mulsub_20s_12s_23s_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_68s_24s_86_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_69s_24s_76_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_72s_12s_76_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_80s_24s_96_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_10ns_16s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_11s_16s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_12s_12s_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_13s_13s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_16s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_18s_18s_36_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_28s_16s_36_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_7ns_16s_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_8ns_16s_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_9ns_17s_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 397.897 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 229.28 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_69s_24s_76_2_1_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_72s_12s_76_2_1_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_80s_24s_96_2_1_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_68s_24s_86_2_1_MulnS_3'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:29 ; elapsed = 00:01:52 . Memory (MB): peak = 1653.012 ; gain = 1227.961 ; free physical = 37221 ; free virtual = 83855
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
***** C/RTL SYNTHESIS COMPLETED IN 0h1m49s *****
***** VIVADO SYNTHESIS *****

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "myproject"
## variable backend
## set backend "vivado"
## variable part
## set part "xcvu9p-flga2577-2-e"
## variable clock_period
## set clock_period 5
# add_files ${project_name}_prj/solution1/syn/vhdl
# synth_design -top ${project_name} -part $part
Command: synth_design -top myproject -part xcvu9p-flga2577-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2021.02' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1848178
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2145.406 ; gain = 0.000 ; free physical = 36578 ; free virtual = 83212
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myproject' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:35]
INFO: [Synth 8-3491] module 'generic_sincos_16_6_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/generic_sincos_16_6_s.vhd:12' bound to instance 'grp_generic_sincos_16_6_s_fu_231' of component 'generic_sincos_16_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1310]
INFO: [Synth 8-638] synthesizing module 'generic_sincos_16_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/generic_sincos_16_6_s.vhd:23]
INFO: [Synth 8-3491] module 'cordic_circ_apfixed_18_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/cordic_circ_apfixed_18_3_0_s.vhd:12' bound to instance 'grp_cordic_circ_apfixed_18_3_0_s_fu_70' of component 'cordic_circ_apfixed_18_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/generic_sincos_16_6_s.vhd:194]
INFO: [Synth 8-638] synthesizing module 'cordic_circ_apfixed_18_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/cordic_circ_apfixed_18_3_0_s.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'cordic_circ_apfixed_18_3_0_s' (1#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/cordic_circ_apfixed_18_3_0_s.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 39 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_24ns_16ns_39_1_0' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_24ns_16ns_39_1_0.vhd:31' bound to instance 'myproject_mul_mul_24ns_16ns_39_1_0_U2' of component 'myproject_mul_mul_24ns_16ns_39_1_0' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/generic_sincos_16_6_s.vhd:203]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_24ns_16ns_39_1_0' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_24ns_16ns_39_1_0.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 39 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_24ns_16ns_39_1_0_DSP48_0' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_24ns_16ns_39_1_0.vhd:6' bound to instance 'myproject_mul_mul_24ns_16ns_39_1_0_DSP48_0_U' of component 'myproject_mul_mul_24ns_16ns_39_1_0_DSP48_0' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_24ns_16ns_39_1_0.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_24ns_16ns_39_1_0_DSP48_0' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_24ns_16ns_39_1_0.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_24ns_16ns_39_1_0_DSP48_0' (2#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_24ns_16ns_39_1_0.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_24ns_16ns_39_1_0' (3#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_24ns_16ns_39_1_0.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 19 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter din2_WIDTH bound to: 23 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_mulsub_19ns_6ns_23ns_25_1_0' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_19ns_6ns_23ns_25_1_0.vhd:38' bound to instance 'myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_U3' of component 'myproject_mac_mulsub_19ns_6ns_23ns_25_1_0' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/generic_sincos_16_6_s.vhd:215]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_mulsub_19ns_6ns_23ns_25_1_0' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_19ns_6ns_23ns_25_1_0.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 19 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter din2_WIDTH bound to: 23 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_DSP48_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_19ns_6ns_23ns_25_1_0.vhd:9' bound to instance 'myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_DSP48_1_U' of component 'myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_DSP48_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_19ns_6ns_23ns_25_1_0.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_DSP48_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_19ns_6ns_23ns_25_1_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_DSP48_1' (4#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_19ns_6ns_23ns_25_1_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_mulsub_19ns_6ns_23ns_25_1_0' (5#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_19ns_6ns_23ns_25_1_0.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'generic_sincos_16_6_s' (6#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/generic_sincos_16_6_s.vhd:23]
INFO: [Synth 8-3491] module 'generic_sincos_16_6_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/generic_sincos_16_6_s.vhd:12' bound to instance 'grp_generic_sincos_16_6_s_fu_236' of component 'generic_sincos_16_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1319]
INFO: [Synth 8-3491] module 'generic_sincos_16_6_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/generic_sincos_16_6_s.vhd:12' bound to instance 'grp_generic_sincos_16_6_s_fu_241' of component 'generic_sincos_16_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1328]
INFO: [Synth 8-3491] module 'generic_sincos_16_6_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/generic_sincos_16_6_s.vhd:12' bound to instance 'grp_generic_sincos_16_6_s_fu_246' of component 'generic_sincos_16_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1337]
INFO: [Synth 8-3491] module 'generic_sincos_16_6_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/generic_sincos_16_6_s.vhd:12' bound to instance 'grp_generic_sincos_16_6_s_fu_251' of component 'generic_sincos_16_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1346]
INFO: [Synth 8-3491] module 'generic_sincos_16_6_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/generic_sincos_16_6_s.vhd:12' bound to instance 'grp_generic_sincos_16_6_s_fu_256' of component 'generic_sincos_16_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1355]
INFO: [Synth 8-3491] module 'generic_sincos_16_6_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/generic_sincos_16_6_s.vhd:12' bound to instance 'grp_generic_sincos_16_6_s_fu_261' of component 'generic_sincos_16_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1364]
INFO: [Synth 8-3491] module 'generic_sincos_16_6_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/generic_sincos_16_6_s.vhd:12' bound to instance 'grp_generic_sincos_16_6_s_fu_266' of component 'generic_sincos_16_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1373]
INFO: [Synth 8-3491] module 'generic_sincos_16_6_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/generic_sincos_16_6_s.vhd:12' bound to instance 'grp_generic_sincos_16_6_s_fu_271' of component 'generic_sincos_16_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1382]
INFO: [Synth 8-3491] module 'generic_sincos_16_6_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/generic_sincos_16_6_s.vhd:12' bound to instance 'grp_generic_sincos_16_6_s_fu_276' of component 'generic_sincos_16_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1391]
INFO: [Synth 8-3491] module 'generic_sincos_16_6_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/generic_sincos_16_6_s.vhd:12' bound to instance 'grp_generic_sincos_16_6_s_fu_281' of component 'generic_sincos_16_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1400]
INFO: [Synth 8-3491] module 'generic_sincos_16_6_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/generic_sincos_16_6_s.vhd:12' bound to instance 'grp_generic_sincos_16_6_s_fu_286' of component 'generic_sincos_16_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1409]
INFO: [Synth 8-3491] module 'generic_sincos_16_6_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/generic_sincos_16_6_s.vhd:12' bound to instance 'grp_generic_sincos_16_6_s_fu_291' of component 'generic_sincos_16_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1418]
INFO: [Synth 8-3491] module 'generic_sincos_16_6_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/generic_sincos_16_6_s.vhd:12' bound to instance 'grp_generic_sincos_16_6_s_fu_296' of component 'generic_sincos_16_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1427]
INFO: [Synth 8-3491] module 'generic_sincos_16_6_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/generic_sincos_16_6_s.vhd:12' bound to instance 'grp_generic_sincos_16_6_s_fu_301' of component 'generic_sincos_16_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1436]
INFO: [Synth 8-3491] module 'generic_sincos_16_6_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/generic_sincos_16_6_s.vhd:12' bound to instance 'grp_generic_sincos_16_6_s_fu_306' of component 'generic_sincos_16_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1445]
INFO: [Synth 8-3491] module 'generic_sincos_16_6_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/generic_sincos_16_6_s.vhd:12' bound to instance 'grp_generic_sincos_16_6_s_fu_311' of component 'generic_sincos_16_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1454]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 69 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 76 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_69s_24s_76_2_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_69s_24s_76_2_1.vhd:43' bound to instance 'myproject_mul_69s_24s_76_2_1_U7' of component 'myproject_mul_69s_24s_76_2_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1463]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_69s_24s_76_2_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_69s_24s_76_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 69 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 76 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_69s_24s_76_2_1_MulnS_0' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_69s_24s_76_2_1.vhd:9' bound to instance 'myproject_mul_69s_24s_76_2_1_MulnS_0_U' of component 'myproject_mul_69s_24s_76_2_1_MulnS_0' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_69s_24s_76_2_1.vhd:72]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_69s_24s_76_2_1_MulnS_0' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_69s_24s_76_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_69s_24s_76_2_1_MulnS_0' (7#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_69s_24s_76_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_69s_24s_76_2_1' (8#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_69s_24s_76_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 72 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 76 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_72s_12s_76_2_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_72s_12s_76_2_1.vhd:43' bound to instance 'myproject_mul_72s_12s_76_2_1_U8' of component 'myproject_mul_72s_12s_76_2_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1478]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_72s_12s_76_2_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_72s_12s_76_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 72 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 76 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_72s_12s_76_2_1_MulnS_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_72s_12s_76_2_1.vhd:9' bound to instance 'myproject_mul_72s_12s_76_2_1_MulnS_1_U' of component 'myproject_mul_72s_12s_76_2_1_MulnS_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_72s_12s_76_2_1.vhd:72]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_72s_12s_76_2_1_MulnS_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_72s_12s_76_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_72s_12s_76_2_1_MulnS_1' (9#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_72s_12s_76_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_72s_12s_76_2_1' (10#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_72s_12s_76_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 80 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 96 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_80s_24s_96_2_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_80s_24s_96_2_1.vhd:43' bound to instance 'myproject_mul_80s_24s_96_2_1_U9' of component 'myproject_mul_80s_24s_96_2_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1493]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_80s_24s_96_2_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_80s_24s_96_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 80 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 96 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_80s_24s_96_2_1_MulnS_2' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_80s_24s_96_2_1.vhd:9' bound to instance 'myproject_mul_80s_24s_96_2_1_MulnS_2_U' of component 'myproject_mul_80s_24s_96_2_1_MulnS_2' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_80s_24s_96_2_1.vhd:72]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_80s_24s_96_2_1_MulnS_2' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_80s_24s_96_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_80s_24s_96_2_1_MulnS_2' (11#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_80s_24s_96_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_80s_24s_96_2_1' (12#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_80s_24s_96_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 68 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 86 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_68s_24s_86_2_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_68s_24s_86_2_1.vhd:43' bound to instance 'myproject_mul_68s_24s_86_2_1_U10' of component 'myproject_mul_68s_24s_86_2_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1508]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_68s_24s_86_2_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_68s_24s_86_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 68 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 86 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_68s_24s_86_2_1_MulnS_3' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_68s_24s_86_2_1.vhd:9' bound to instance 'myproject_mul_68s_24s_86_2_1_MulnS_3_U' of component 'myproject_mul_68s_24s_86_2_1_MulnS_3' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_68s_24s_86_2_1.vhd:72]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_68s_24s_86_2_1_MulnS_3' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_68s_24s_86_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_68s_24s_86_2_1_MulnS_3' (13#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_68s_24s_86_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_68s_24s_86_2_1' (14#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_68s_24s_86_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_11s_16s_26_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_11s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_11s_16s_26_1_1_U11' of component 'myproject_mul_mul_11s_16s_26_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1523]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_11s_16s_26_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_11s_16s_26_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_11s_16s_26_1_1_DSP48_2' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_11s_16s_26_1_1.vhd:6' bound to instance 'myproject_mul_mul_11s_16s_26_1_1_DSP48_2_U' of component 'myproject_mul_mul_11s_16s_26_1_1_DSP48_2' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_11s_16s_26_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_11s_16s_26_1_1_DSP48_2' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_11s_16s_26_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_11s_16s_26_1_1_DSP48_2' (15#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_11s_16s_26_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_11s_16s_26_1_1' (16#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_11s_16s_26_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_10ns_16s_26_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_10ns_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_10ns_16s_26_1_1_U12' of component 'myproject_mul_mul_10ns_16s_26_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1535]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_10ns_16s_26_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_10ns_16s_26_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_10ns_16s_26_1_1_DSP48_3' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_10ns_16s_26_1_1.vhd:6' bound to instance 'myproject_mul_mul_10ns_16s_26_1_1_DSP48_3_U' of component 'myproject_mul_mul_10ns_16s_26_1_1_DSP48_3' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_10ns_16s_26_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_10ns_16s_26_1_1_DSP48_3' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_10ns_16s_26_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_10ns_16s_26_1_1_DSP48_3' (17#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_10ns_16s_26_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_10ns_16s_26_1_1' (18#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_10ns_16s_26_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_14ns_16s_26ns_26_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14ns_16s_26ns_26_1_1.vhd:38' bound to instance 'myproject_mac_muladd_14ns_16s_26ns_26_1_1_U13' of component 'myproject_mac_muladd_14ns_16s_26ns_26_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1547]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_14ns_16s_26ns_26_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14ns_16s_26ns_26_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_14ns_16s_26ns_26_1_1_DSP48_4' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14ns_16s_26ns_26_1_1.vhd:9' bound to instance 'myproject_mac_muladd_14ns_16s_26ns_26_1_1_DSP48_4_U' of component 'myproject_mac_muladd_14ns_16s_26ns_26_1_1_DSP48_4' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14ns_16s_26ns_26_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_14ns_16s_26ns_26_1_1_DSP48_4' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14ns_16s_26ns_26_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_14ns_16s_26ns_26_1_1_DSP48_4' (19#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14ns_16s_26ns_26_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_14ns_16s_26ns_26_1_1' (20#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14ns_16s_26ns_26_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_11ns_16s_26s_26_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_11ns_16s_26s_26_1_1.vhd:38' bound to instance 'myproject_mac_muladd_11ns_16s_26s_26_1_1_U14' of component 'myproject_mac_muladd_11ns_16s_26s_26_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1561]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_11ns_16s_26s_26_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_11ns_16s_26s_26_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_11ns_16s_26s_26_1_1_DSP48_5' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_11ns_16s_26s_26_1_1.vhd:9' bound to instance 'myproject_mac_muladd_11ns_16s_26s_26_1_1_DSP48_5_U' of component 'myproject_mac_muladd_11ns_16s_26s_26_1_1_DSP48_5' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_11ns_16s_26s_26_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_11ns_16s_26s_26_1_1_DSP48_5' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_11ns_16s_26s_26_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_11ns_16s_26s_26_1_1_DSP48_5' (21#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_11ns_16s_26s_26_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_11ns_16s_26s_26_1_1' (22#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_11ns_16s_26s_26_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_13ns_16s_21ns_26_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_13ns_16s_21ns_26_1_1.vhd:38' bound to instance 'myproject_mac_muladd_13ns_16s_21ns_26_1_1_U15' of component 'myproject_mac_muladd_13ns_16s_21ns_26_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1575]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_13ns_16s_21ns_26_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_13ns_16s_21ns_26_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_13ns_16s_21ns_26_1_1_DSP48_6' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_13ns_16s_21ns_26_1_1.vhd:9' bound to instance 'myproject_mac_muladd_13ns_16s_21ns_26_1_1_DSP48_6_U' of component 'myproject_mac_muladd_13ns_16s_21ns_26_1_1_DSP48_6' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_13ns_16s_21ns_26_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_13ns_16s_21ns_26_1_1_DSP48_6' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_13ns_16s_21ns_26_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_13ns_16s_21ns_26_1_1_DSP48_6' (23#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_13ns_16s_21ns_26_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_13ns_16s_21ns_26_1_1' (24#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_13ns_16s_21ns_26_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_13ns_16s_24ns_28_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_13ns_16s_24ns_28_1_1.vhd:38' bound to instance 'myproject_mac_muladd_13ns_16s_24ns_28_1_1_U16' of component 'myproject_mac_muladd_13ns_16s_24ns_28_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1589]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_13ns_16s_24ns_28_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_13ns_16s_24ns_28_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_13ns_16s_24ns_28_1_1_DSP48_7' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_13ns_16s_24ns_28_1_1.vhd:9' bound to instance 'myproject_mac_muladd_13ns_16s_24ns_28_1_1_DSP48_7_U' of component 'myproject_mac_muladd_13ns_16s_24ns_28_1_1_DSP48_7' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_13ns_16s_24ns_28_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_13ns_16s_24ns_28_1_1_DSP48_7' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_13ns_16s_24ns_28_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_13ns_16s_24ns_28_1_1_DSP48_7' (25#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_13ns_16s_24ns_28_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_13ns_16s_24ns_28_1_1' (26#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_13ns_16s_24ns_28_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 19 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_13ns_16s_19ns_26_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_13ns_16s_19ns_26_1_1.vhd:38' bound to instance 'myproject_mac_muladd_13ns_16s_19ns_26_1_1_U17' of component 'myproject_mac_muladd_13ns_16s_19ns_26_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1603]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_13ns_16s_19ns_26_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_13ns_16s_19ns_26_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 19 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_13ns_16s_19ns_26_1_1_DSP48_8' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_13ns_16s_19ns_26_1_1.vhd:9' bound to instance 'myproject_mac_muladd_13ns_16s_19ns_26_1_1_DSP48_8_U' of component 'myproject_mac_muladd_13ns_16s_19ns_26_1_1_DSP48_8' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_13ns_16s_19ns_26_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_13ns_16s_19ns_26_1_1_DSP48_8' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_13ns_16s_19ns_26_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_13ns_16s_19ns_26_1_1_DSP48_8' (27#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_13ns_16s_19ns_26_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_13ns_16s_19ns_26_1_1' (28#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_13ns_16s_19ns_26_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_mulsub_18s_18s_26ns_26_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_18s_18s_26ns_26_1_1.vhd:38' bound to instance 'myproject_mac_mulsub_18s_18s_26ns_26_1_1_U18' of component 'myproject_mac_mulsub_18s_18s_26ns_26_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1617]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_mulsub_18s_18s_26ns_26_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_18s_18s_26ns_26_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_mulsub_18s_18s_26ns_26_1_1_DSP48_9' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_18s_18s_26ns_26_1_1.vhd:9' bound to instance 'myproject_mac_mulsub_18s_18s_26ns_26_1_1_DSP48_9_U' of component 'myproject_mac_mulsub_18s_18s_26ns_26_1_1_DSP48_9' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_18s_18s_26ns_26_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_mulsub_18s_18s_26ns_26_1_1_DSP48_9' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_18s_18s_26ns_26_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_mulsub_18s_18s_26ns_26_1_1_DSP48_9' (29#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_18s_18s_26ns_26_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_mulsub_18s_18s_26ns_26_1_1' (30#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_18s_18s_26ns_26_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_28s_16s_36_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_28s_16s_36_1_1.vhd:31' bound to instance 'myproject_mul_mul_28s_16s_36_1_1_U19' of component 'myproject_mul_mul_28s_16s_36_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1631]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_28s_16s_36_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_28s_16s_36_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_28s_16s_36_1_1_DSP48_10' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_28s_16s_36_1_1.vhd:6' bound to instance 'myproject_mul_mul_28s_16s_36_1_1_DSP48_10_U' of component 'myproject_mul_mul_28s_16s_36_1_1_DSP48_10' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_28s_16s_36_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_28s_16s_36_1_1_DSP48_10' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_28s_16s_36_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_28s_16s_36_1_1_DSP48_10' (31#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_28s_16s_36_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_28s_16s_36_1_1' (32#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_28s_16s_36_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter din3_WIDTH bound to: 20 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1.vhd:43' bound to instance 'myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_U20' of component 'myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1643]
INFO: [Synth 8-638] synthesizing module 'myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter din3_WIDTH bound to: 20 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_DSP48_11' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1.vhd:9' bound to instance 'myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_DSP48_11_U' of component 'myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_DSP48_11' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1.vhd:73]
INFO: [Synth 8-638] synthesizing module 'myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_DSP48_11' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_DSP48_11' (33#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1' (34#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_32_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_32_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_32_1_1_U21' of component 'myproject_mul_mul_16s_16s_32_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1659]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_16s_32_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_32_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_32_1_1_DSP48_12' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_32_1_1.vhd:6' bound to instance 'myproject_mul_mul_16s_16s_32_1_1_DSP48_12_U' of component 'myproject_mul_mul_16s_16s_32_1_1_DSP48_12' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_32_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_16s_32_1_1_DSP48_12' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_32_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_16s_32_1_1_DSP48_12' (35#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_32_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_16s_32_1_1' (36#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_32_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_8ns_16s_23_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_8ns_16s_23_1_1.vhd:31' bound to instance 'myproject_mul_mul_8ns_16s_23_1_1_U22' of component 'myproject_mul_mul_8ns_16s_23_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1671]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_8ns_16s_23_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_8ns_16s_23_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_8ns_16s_23_1_1_DSP48_13' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_8ns_16s_23_1_1.vhd:6' bound to instance 'myproject_mul_mul_8ns_16s_23_1_1_DSP48_13_U' of component 'myproject_mul_mul_8ns_16s_23_1_1_DSP48_13' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_8ns_16s_23_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_8ns_16s_23_1_1_DSP48_13' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_8ns_16s_23_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_8ns_16s_23_1_1_DSP48_13' (37#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_8ns_16s_23_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_8ns_16s_23_1_1' (38#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_8ns_16s_23_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_18s_18s_36_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_18s_18s_36_1_1.vhd:31' bound to instance 'myproject_mul_mul_18s_18s_36_1_1_U23' of component 'myproject_mul_mul_18s_18s_36_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1683]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_18s_18s_36_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_18s_18s_36_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_18s_18s_36_1_1_DSP48_14' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_18s_18s_36_1_1.vhd:6' bound to instance 'myproject_mul_mul_18s_18s_36_1_1_DSP48_14_U' of component 'myproject_mul_mul_18s_18s_36_1_1_DSP48_14' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_18s_18s_36_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_18s_18s_36_1_1_DSP48_14' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_18s_18s_36_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_18s_18s_36_1_1_DSP48_14' (39#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_18s_18s_36_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_18s_18s_36_1_1' (40#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_18s_18s_36_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 23 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_20s_12s_23s_23_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_20s_12s_23s_23_1_1.vhd:38' bound to instance 'myproject_mac_muladd_20s_12s_23s_23_1_1_U24' of component 'myproject_mac_muladd_20s_12s_23s_23_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1695]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_20s_12s_23s_23_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_20s_12s_23s_23_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 23 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_20s_12s_23s_23_1_1_DSP48_15' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_20s_12s_23s_23_1_1.vhd:9' bound to instance 'myproject_mac_muladd_20s_12s_23s_23_1_1_DSP48_15_U' of component 'myproject_mac_muladd_20s_12s_23s_23_1_1_DSP48_15' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_20s_12s_23s_23_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_20s_12s_23s_23_1_1_DSP48_15' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_20s_12s_23s_23_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_20s_12s_23s_23_1_1_DSP48_15' (41#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_20s_12s_23s_23_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_20s_12s_23s_23_1_1' (42#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_20s_12s_23s_23_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_mul_sub_17s_12s_22s_28_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mul_sub_17s_12s_22s_28_1_1.vhd:38' bound to instance 'myproject_mac_mul_sub_17s_12s_22s_28_1_1_U25' of component 'myproject_mac_mul_sub_17s_12s_22s_28_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1709]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_mul_sub_17s_12s_22s_28_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mul_sub_17s_12s_22s_28_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_mul_sub_17s_12s_22s_28_1_1_DSP48_16' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mul_sub_17s_12s_22s_28_1_1.vhd:9' bound to instance 'myproject_mac_mul_sub_17s_12s_22s_28_1_1_DSP48_16_U' of component 'myproject_mac_mul_sub_17s_12s_22s_28_1_1_DSP48_16' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mul_sub_17s_12s_22s_28_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_mul_sub_17s_12s_22s_28_1_1_DSP48_16' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mul_sub_17s_12s_22s_28_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_mul_sub_17s_12s_22s_28_1_1_DSP48_16' (43#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mul_sub_17s_12s_22s_28_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_mul_sub_17s_12s_22s_28_1_1' (44#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mul_sub_17s_12s_22s_28_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_12s_12s_24_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_12s_24_1_1.vhd:31' bound to instance 'myproject_mul_mul_12s_12s_24_1_1_U26' of component 'myproject_mul_mul_12s_12s_24_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1723]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_12s_12s_24_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_12s_24_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_12s_12s_24_1_1_DSP48_17' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_12s_24_1_1.vhd:6' bound to instance 'myproject_mul_mul_12s_12s_24_1_1_DSP48_17_U' of component 'myproject_mul_mul_12s_12s_24_1_1_DSP48_17' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_12s_24_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_12s_12s_24_1_1_DSP48_17' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_12s_24_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_12s_12s_24_1_1_DSP48_17' (45#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_12s_24_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_12s_12s_24_1_1' (46#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_12s_24_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_32_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_32_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_32_1_1_U27' of component 'myproject_mul_mul_16s_16s_32_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1735]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_32_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_32_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_32_1_1_U28' of component 'myproject_mul_mul_16s_16s_32_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1747]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_12s_12s_24_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_12s_24_1_1.vhd:31' bound to instance 'myproject_mul_mul_12s_12s_24_1_1_U29' of component 'myproject_mul_mul_12s_12s_24_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1759]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_11s_16s_26_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_11s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_11s_16s_26_1_1_U30' of component 'myproject_mul_mul_11s_16s_26_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1771]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_13s_13s_26_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_13s_13s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_13s_13s_26_1_1_U31' of component 'myproject_mul_mul_13s_13s_26_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1783]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_13s_13s_26_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_13s_13s_26_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_13s_13s_26_1_1_DSP48_18' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_13s_13s_26_1_1.vhd:6' bound to instance 'myproject_mul_mul_13s_13s_26_1_1_DSP48_18_U' of component 'myproject_mul_mul_13s_13s_26_1_1_DSP48_18' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_13s_13s_26_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_13s_13s_26_1_1_DSP48_18' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_13s_13s_26_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_13s_13s_26_1_1_DSP48_18' (47#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_13s_13s_26_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_13s_13s_26_1_1' (48#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_13s_13s_26_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_9ns_17s_25_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_9ns_17s_25_1_1.vhd:31' bound to instance 'myproject_mul_mul_9ns_17s_25_1_1_U32' of component 'myproject_mul_mul_9ns_17s_25_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1795]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_9ns_17s_25_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_9ns_17s_25_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_9ns_17s_25_1_1_DSP48_19' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_9ns_17s_25_1_1.vhd:6' bound to instance 'myproject_mul_mul_9ns_17s_25_1_1_DSP48_19_U' of component 'myproject_mul_mul_9ns_17s_25_1_1_DSP48_19' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_9ns_17s_25_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_9ns_17s_25_1_1_DSP48_19' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_9ns_17s_25_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_9ns_17s_25_1_1_DSP48_19' (49#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_9ns_17s_25_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_9ns_17s_25_1_1' (50#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_9ns_17s_25_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 23 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_mulsub_20s_12s_23s_23_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_20s_12s_23s_23_1_1.vhd:38' bound to instance 'myproject_mac_mulsub_20s_12s_23s_23_1_1_U33' of component 'myproject_mac_mulsub_20s_12s_23s_23_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1807]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_mulsub_20s_12s_23s_23_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_20s_12s_23s_23_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 23 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_mulsub_20s_12s_23s_23_1_1_DSP48_20' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_20s_12s_23s_23_1_1.vhd:9' bound to instance 'myproject_mac_mulsub_20s_12s_23s_23_1_1_DSP48_20_U' of component 'myproject_mac_mulsub_20s_12s_23s_23_1_1_DSP48_20' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_20s_12s_23s_23_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_mulsub_20s_12s_23s_23_1_1_DSP48_20' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_20s_12s_23s_23_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_mulsub_20s_12s_23s_23_1_1_DSP48_20' (51#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_20s_12s_23s_23_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_mulsub_20s_12s_23s_23_1_1' (52#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_20s_12s_23s_23_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_7ns_16s_22_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_7ns_16s_22_1_1.vhd:31' bound to instance 'myproject_mul_mul_7ns_16s_22_1_1_U34' of component 'myproject_mul_mul_7ns_16s_22_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1821]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_7ns_16s_22_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_7ns_16s_22_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_7ns_16s_22_1_1_DSP48_21' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_7ns_16s_22_1_1.vhd:6' bound to instance 'myproject_mul_mul_7ns_16s_22_1_1_DSP48_21_U' of component 'myproject_mul_mul_7ns_16s_22_1_1_DSP48_21' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_7ns_16s_22_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_7ns_16s_22_1_1_DSP48_21' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_7ns_16s_22_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_7ns_16s_22_1_1_DSP48_21' (53#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_7ns_16s_22_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_7ns_16s_22_1_1' (54#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_7ns_16s_22_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_16s_12s_26s_28_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_16s_12s_26s_28_1_1.vhd:38' bound to instance 'myproject_mac_muladd_16s_12s_26s_28_1_1_U35' of component 'myproject_mac_muladd_16s_12s_26s_28_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1833]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_16s_12s_26s_28_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_16s_12s_26s_28_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_16s_12s_26s_28_1_1_DSP48_22' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_16s_12s_26s_28_1_1.vhd:9' bound to instance 'myproject_mac_muladd_16s_12s_26s_28_1_1_DSP48_22_U' of component 'myproject_mac_muladd_16s_12s_26s_28_1_1_DSP48_22' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_16s_12s_26s_28_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_16s_12s_26s_28_1_1_DSP48_22' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_16s_12s_26s_28_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_16s_12s_26s_28_1_1_DSP48_22' (55#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_16s_12s_26s_28_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_16s_12s_26s_28_1_1' (56#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_16s_12s_26s_28_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 26 - type: integer 
	Parameter din2_WIDTH bound to: 36 - type: integer 
	Parameter dout_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_11s_26s_36ns_36_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_11s_26s_36ns_36_1_1.vhd:38' bound to instance 'myproject_mac_muladd_11s_26s_36ns_36_1_1_U36' of component 'myproject_mac_muladd_11s_26s_36ns_36_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1847]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_11s_26s_36ns_36_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_11s_26s_36ns_36_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 26 - type: integer 
	Parameter din2_WIDTH bound to: 36 - type: integer 
	Parameter dout_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_11s_26s_36ns_36_1_1_DSP48_23' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_11s_26s_36ns_36_1_1.vhd:9' bound to instance 'myproject_mac_muladd_11s_26s_36ns_36_1_1_DSP48_23_U' of component 'myproject_mac_muladd_11s_26s_36ns_36_1_1_DSP48_23' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_11s_26s_36ns_36_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_11s_26s_36ns_36_1_1_DSP48_23' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_11s_26s_36ns_36_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_11s_26s_36ns_36_1_1_DSP48_23' (57#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_11s_26s_36ns_36_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_11s_26s_36ns_36_1_1' (58#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_11s_26s_36ns_36_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_13s_13s_26_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_13s_13s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_13s_13s_26_1_1_U37' of component 'myproject_mul_mul_13s_13s_26_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1861]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_12s_12s_24_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_12s_24_1_1.vhd:31' bound to instance 'myproject_mul_mul_12s_12s_24_1_1_U38' of component 'myproject_mul_mul_12s_12s_24_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1873]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 22 - type: integer 
	Parameter din1_WIDTH bound to: 23 - type: integer 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter din3_WIDTH bound to: 35 - type: integer 
	Parameter dout_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-3491] module 'myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1.vhd:43' bound to instance 'myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_U39' of component 'myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1885]
INFO: [Synth 8-638] synthesizing module 'myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 22 - type: integer 
	Parameter din1_WIDTH bound to: 23 - type: integer 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter din3_WIDTH bound to: 35 - type: integer 
	Parameter dout_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-3491] module 'myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_DSP48_24' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1.vhd:9' bound to instance 'myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_DSP48_24_U' of component 'myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_DSP48_24' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1.vhd:73]
INFO: [Synth 8-638] synthesizing module 'myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_DSP48_24' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_DSP48_24' (59#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1' (60#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_12s_12s_24_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_12s_24_1_1.vhd:31' bound to instance 'myproject_mul_mul_12s_12s_24_1_1_U40' of component 'myproject_mul_mul_12s_12s_24_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1901]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_12s_12s_24_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_12s_24_1_1.vhd:31' bound to instance 'myproject_mul_mul_12s_12s_24_1_1_U41' of component 'myproject_mul_mul_12s_12s_24_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1913]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_12s_12s_24_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_12s_24_1_1.vhd:31' bound to instance 'myproject_mul_mul_12s_12s_24_1_1_U42' of component 'myproject_mul_mul_12s_12s_24_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1925]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_12s_12s_24_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_12s_24_1_1.vhd:31' bound to instance 'myproject_mul_mul_12s_12s_24_1_1_U43' of component 'myproject_mul_mul_12s_12s_24_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1937]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_12s_12s_24_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_12s_24_1_1.vhd:31' bound to instance 'myproject_mul_mul_12s_12s_24_1_1_U44' of component 'myproject_mul_mul_12s_12s_24_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1949]
INFO: [Synth 8-256] done synthesizing module 'myproject' (61#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:35]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2145.406 ; gain = 0.000 ; free physical = 36599 ; free virtual = 83236
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2145.406 ; gain = 0.000 ; free physical = 36600 ; free virtual = 83236
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-flga2577-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcvu9p-flga2577-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2153.352 ; gain = 7.945 ; free physical = 36600 ; free virtual = 83236
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2153.355 ; gain = 7.949 ; free physical = 36572 ; free virtual = 83185
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   96 Bit       Adders := 1     
	   2 Input   86 Bit       Adders := 1     
	   2 Input   76 Bit       Adders := 1     
	   4 Input   76 Bit       Adders := 1     
	   3 Input   56 Bit       Adders := 1     
	   2 Input   36 Bit       Adders := 4     
	   2 Input   26 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 36    
	   3 Input   18 Bit       Adders := 289   
	   4 Input   18 Bit       Adders := 68    
	   5 Input   18 Bit       Adders := 68    
	   6 Input   18 Bit       Adders := 34    
	   3 Input   17 Bit       Adders := 309   
	   3 Input   16 Bit       Adders := 19    
	   2 Input   16 Bit       Adders := 20    
	   2 Input   13 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 17    
+---XORs : 
	   2 Input      1 Bit         XORs := 34    
+---Registers : 
	              256 Bit    Registers := 1     
	               96 Bit    Registers := 2     
	               86 Bit    Registers := 2     
	               80 Bit    Registers := 1     
	               76 Bit    Registers := 4     
	               72 Bit    Registers := 1     
	               69 Bit    Registers := 1     
	               68 Bit    Registers := 1     
	               61 Bit    Registers := 1     
	               58 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               39 Bit    Registers := 2     
	               36 Bit    Registers := 3     
	               32 Bit    Registers := 3     
	               28 Bit    Registers := 2     
	               26 Bit    Registers := 3     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 7     
	               23 Bit    Registers := 3     
	               18 Bit    Registers := 104   
	               17 Bit    Registers := 139   
	               16 Bit    Registers := 108   
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 139   
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 17    
	                9 Bit    Registers := 17    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 34    
	                5 Bit    Registers := 17    
	                2 Bit    Registers := 153   
	                1 Bit    Registers := 375   
+---Multipliers : 
	              24x80  Multipliers := 1     
	              24x68  Multipliers := 1     
	              24x58  Multipliers := 1     
	              24x69  Multipliers := 1     
	              12x72  Multipliers := 1     
	              12x61  Multipliers := 1     
	              36x39  Multipliers := 1     
	              24x50  Multipliers := 1     
	              12x50  Multipliers := 1     
	              24x36  Multipliers := 1     
	              28x39  Multipliers := 1     
	               7x32  Multipliers := 3     
+---Muxes : 
	   2 Input  256 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 442   
	   2 Input   17 Bit        Muxes := 595   
	   4 Input   16 Bit        Muxes := 17    
	   2 Input   16 Bit        Muxes := 51    
	   4 Input   15 Bit        Muxes := 17    
	   2 Input   12 Bit        Muxes := 136   
	   2 Input    1 Bit        Muxes := 87    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP myproject_mul_mul_24ns_16ns_39_1_0_U2/myproject_mul_mul_24ns_16ns_39_1_0_DSP48_0_U/p_cvt, operation Mode is: (A:0x517cc1)*B.
DSP Report: operator myproject_mul_mul_24ns_16ns_39_1_0_U2/myproject_mul_mul_24ns_16ns_39_1_0_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_24ns_16ns_39_1_0_U2/myproject_mul_mul_24ns_16ns_39_1_0_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_U3/myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_DSP48_1_U/p, operation Mode is: C'-(A:0x3243f)*B2.
DSP Report: register myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_U3/myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_U3/myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_DSP48_1_U/p.
DSP Report: register myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_U3/myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_U3/myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_DSP48_1_U/p.
DSP Report: operator myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_U3/myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_U3/myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_DSP48_1_U/p.
DSP Report: operator myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_U3/myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_DSP48_1_U/m is absorbed into DSP myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_U3/myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_DSP48_1_U/p.
DSP Report: Generating DSP ret_V_22_reg_1517_reg, operation Mode is: (C:0x46b400)+A2*(B:0x973).
DSP Report: register p_Val2_9_reg_1421_reg is absorbed into DSP ret_V_22_reg_1517_reg.
DSP Report: register ret_V_22_reg_1517_reg is absorbed into DSP ret_V_22_reg_1517_reg.
DSP Report: operator myproject_mac_muladd_13ns_16s_24ns_28_1_1_U16/myproject_mac_muladd_13ns_16s_24ns_28_1_1_DSP48_7_U/p is absorbed into DSP ret_V_22_reg_1517_reg.
DSP Report: operator myproject_mac_muladd_13ns_16s_24ns_28_1_1_U16/myproject_mac_muladd_13ns_16s_24ns_28_1_1_DSP48_7_U/m is absorbed into DSP ret_V_22_reg_1517_reg.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B''.
DSP Report: register p_Val2_9_reg_1421_reg is absorbed into DSP p_1_out.
DSP Report: register p_Val2_9_reg_1421_pp0_iter1_reg_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator myproject_mul_mul_28s_16s_36_1_1_U19/myproject_mul_mul_28s_16s_36_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator myproject_mul_mul_28s_16s_36_1_1_U19/myproject_mul_mul_28s_16s_36_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP ret_V_30_reg_1681_reg, operation Mode is: (A''*(B:0xbb))'.
DSP Report: register ret_V_37_reg_1567_reg is absorbed into DSP ret_V_30_reg_1681_reg.
DSP Report: register ret_V_37_reg_1567_pp0_iter10_reg_reg is absorbed into DSP ret_V_30_reg_1681_reg.
DSP Report: register ret_V_30_reg_1681_reg is absorbed into DSP ret_V_30_reg_1681_reg.
DSP Report: operator myproject_mul_mul_9ns_17s_25_1_1_U32/myproject_mul_mul_9ns_17s_25_1_1_DSP48_19_U/p_cvt is absorbed into DSP ret_V_30_reg_1681_reg.
DSP Report: Generating DSP mul_ln703_reg_1572_reg, operation Mode is: (A''*(B:0x5b))'.
DSP Report: register p_Val2_1_reg_1437_pp0_iter7_reg_reg is absorbed into DSP mul_ln703_reg_1572_reg.
DSP Report: register p_Val2_1_reg_1437_pp0_iter8_reg_reg is absorbed into DSP mul_ln703_reg_1572_reg.
DSP Report: register mul_ln703_reg_1572_reg is absorbed into DSP mul_ln703_reg_1572_reg.
DSP Report: operator myproject_mul_mul_8ns_16s_23_1_1_U22/myproject_mul_mul_8ns_16s_23_1_1_DSP48_13_U/p_cvt is absorbed into DSP mul_ln703_reg_1572_reg.
DSP Report: Generating DSP ret_V_31_reg_1620_reg, operation Mode is: PCIN+A2*(B:0x5b).
DSP Report: register outsin_V_reg_1577_reg is absorbed into DSP ret_V_31_reg_1620_reg.
DSP Report: register ret_V_31_reg_1620_reg is absorbed into DSP ret_V_31_reg_1620_reg.
DSP Report: operator myproject_mac_muladd_20s_12s_23s_23_1_1_U24/myproject_mac_muladd_20s_12s_23s_23_1_1_DSP48_15_U/p is absorbed into DSP ret_V_31_reg_1620_reg.
DSP Report: operator myproject_mac_muladd_20s_12s_23s_23_1_1_U24/myproject_mac_muladd_20s_12s_23s_23_1_1_DSP48_15_U/m is absorbed into DSP ret_V_31_reg_1620_reg.
DSP Report: Generating DSP ret_V_32_reg_1686_reg, operation Mode is: PCIN-A2*(B:0x5b).
DSP Report: register outcos_V_reg_1625_reg is absorbed into DSP ret_V_32_reg_1686_reg.
DSP Report: register ret_V_32_reg_1686_reg is absorbed into DSP ret_V_32_reg_1686_reg.
DSP Report: operator myproject_mac_mulsub_20s_12s_23s_23_1_1_U33/myproject_mac_mulsub_20s_12s_23s_23_1_1_DSP48_20_U/p is absorbed into DSP ret_V_32_reg_1686_reg.
DSP Report: operator myproject_mac_mulsub_20s_12s_23s_23_1_1_U33/myproject_mac_mulsub_20s_12s_23s_23_1_1_DSP48_20_U/m is absorbed into DSP ret_V_32_reg_1686_reg.
DSP Report: Generating DSP myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_U39/myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_DSP48_24_U/p, operation Mode is: C+((D:0x7ec8c00)+A)*B2.
DSP Report: register outsin_V_1_reg_1691_reg is absorbed into DSP myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_U39/myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_DSP48_24_U/p.
DSP Report: operator myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_U39/myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_DSP48_24_U/p is absorbed into DSP myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_U39/myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_DSP48_24_U/p.
DSP Report: operator myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_U39/myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_DSP48_24_U/m is absorbed into DSP myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_U39/myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_DSP48_24_U/p.
DSP Report: operator myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_U39/myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_DSP48_24_U/ad is absorbed into DSP myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_U39/myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_DSP48_24_U/p.
DSP Report: Generating DSP myproject_mul_mul_12s_12s_24_1_1_U40/myproject_mul_mul_12s_12s_24_1_1_DSP48_17_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register outsin_V_2_reg_1696_reg is absorbed into DSP myproject_mul_mul_12s_12s_24_1_1_U40/myproject_mul_mul_12s_12s_24_1_1_DSP48_17_U/p_cvt.
DSP Report: register outsin_V_2_reg_1696_reg is absorbed into DSP myproject_mul_mul_12s_12s_24_1_1_U40/myproject_mul_mul_12s_12s_24_1_1_DSP48_17_U/p_cvt.
DSP Report: operator myproject_mul_mul_12s_12s_24_1_1_U40/myproject_mul_mul_12s_12s_24_1_1_DSP48_17_U/p_cvt is absorbed into DSP myproject_mul_mul_12s_12s_24_1_1_U40/myproject_mul_mul_12s_12s_24_1_1_DSP48_17_U/p_cvt.
DSP Report: Generating DSP r_V_51_reg_1640_reg, operation Mode is: (A2*B2)'.
DSP Report: register outcos_V_10_reg_1593_reg is absorbed into DSP r_V_51_reg_1640_reg.
DSP Report: register outcos_V_10_reg_1593_reg is absorbed into DSP r_V_51_reg_1640_reg.
DSP Report: register r_V_51_reg_1640_reg is absorbed into DSP r_V_51_reg_1640_reg.
DSP Report: operator myproject_mul_mul_12s_12s_24_1_1_U26/myproject_mul_mul_12s_12s_24_1_1_DSP48_17_U/p_cvt is absorbed into DSP r_V_51_reg_1640_reg.
DSP Report: Generating DSP myproject_mac_mul_sub_17s_12s_22s_28_1_1_U25/myproject_mac_mul_sub_17s_12s_22s_28_1_1_DSP48_16_U/p, operation Mode is: -C+A2*B2+1-1.
DSP Report: register outcos_V_2_reg_1588_reg is absorbed into DSP myproject_mac_mul_sub_17s_12s_22s_28_1_1_U25/myproject_mac_mul_sub_17s_12s_22s_28_1_1_DSP48_16_U/p.
DSP Report: register ret_V_reg_1583_reg is absorbed into DSP myproject_mac_mul_sub_17s_12s_22s_28_1_1_U25/myproject_mac_mul_sub_17s_12s_22s_28_1_1_DSP48_16_U/p.
DSP Report: operator myproject_mac_mul_sub_17s_12s_22s_28_1_1_U25/myproject_mac_mul_sub_17s_12s_22s_28_1_1_DSP48_16_U/p is absorbed into DSP myproject_mac_mul_sub_17s_12s_22s_28_1_1_U25/myproject_mac_mul_sub_17s_12s_22s_28_1_1_DSP48_16_U/p.
DSP Report: operator myproject_mac_mul_sub_17s_12s_22s_28_1_1_U25/myproject_mac_mul_sub_17s_12s_22s_28_1_1_DSP48_16_U/m is absorbed into DSP myproject_mac_mul_sub_17s_12s_22s_28_1_1_U25/myproject_mac_mul_sub_17s_12s_22s_28_1_1_DSP48_16_U/p.
DSP Report: Generating DSP r_V_11_fu_772_p2, operation Mode is: A*B2.
DSP Report: register r_V_11_fu_772_p2 is absorbed into DSP r_V_11_fu_772_p2.
DSP Report: operator r_V_11_fu_772_p2 is absorbed into DSP r_V_11_fu_772_p2.
DSP Report: operator r_V_11_fu_772_p2 is absorbed into DSP r_V_11_fu_772_p2.
DSP Report: Generating DSP r_V_11_reg_1701_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register ret_V_8_reg_1630_reg is absorbed into DSP r_V_11_reg_1701_reg.
DSP Report: register r_V_11_reg_1701_reg is absorbed into DSP r_V_11_reg_1701_reg.
DSP Report: operator r_V_11_fu_772_p2 is absorbed into DSP r_V_11_reg_1701_reg.
DSP Report: operator r_V_11_fu_772_p2 is absorbed into DSP r_V_11_reg_1701_reg.
DSP Report: Generating DSP r_V_12_reg_1766_reg, operation Mode is: (A*B2)'.
DSP Report: register outsin_V_5_reg_1706_reg is absorbed into DSP r_V_12_reg_1766_reg.
DSP Report: register r_V_12_reg_1766_reg is absorbed into DSP r_V_12_reg_1766_reg.
DSP Report: operator r_V_12_fu_932_p2 is absorbed into DSP r_V_12_reg_1766_reg.
DSP Report: operator r_V_12_fu_932_p2 is absorbed into DSP r_V_12_reg_1766_reg.
DSP Report: Generating DSP r_V_12_fu_932_p2, operation Mode is: A2*B2.
DSP Report: register outsin_V_5_reg_1706_reg is absorbed into DSP r_V_12_fu_932_p2.
DSP Report: register r_V_12_fu_932_p2 is absorbed into DSP r_V_12_fu_932_p2.
DSP Report: operator r_V_12_fu_932_p2 is absorbed into DSP r_V_12_fu_932_p2.
DSP Report: operator r_V_12_fu_932_p2 is absorbed into DSP r_V_12_fu_932_p2.
DSP Report: Generating DSP r_V_12_reg_1766_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register outsin_V_5_reg_1706_reg is absorbed into DSP r_V_12_reg_1766_reg.
DSP Report: register r_V_12_reg_1766_reg is absorbed into DSP r_V_12_reg_1766_reg.
DSP Report: operator r_V_12_fu_932_p2 is absorbed into DSP r_V_12_reg_1766_reg.
DSP Report: operator r_V_12_fu_932_p2 is absorbed into DSP r_V_12_reg_1766_reg.
DSP Report: Generating DSP r_V_13_reg_1821_reg, operation Mode is: (A*B2)'.
DSP Report: register outsin_V_6_reg_1771_reg is absorbed into DSP r_V_13_reg_1821_reg.
DSP Report: register r_V_13_reg_1821_reg is absorbed into DSP r_V_13_reg_1821_reg.
DSP Report: operator r_V_13_fu_1021_p2 is absorbed into DSP r_V_13_reg_1821_reg.
DSP Report: operator r_V_13_fu_1021_p2 is absorbed into DSP r_V_13_reg_1821_reg.
DSP Report: Generating DSP r_V_13_fu_1021_p2, operation Mode is: A*B2.
DSP Report: register outsin_V_6_reg_1771_reg is absorbed into DSP r_V_13_fu_1021_p2.
DSP Report: operator r_V_13_fu_1021_p2 is absorbed into DSP r_V_13_fu_1021_p2.
DSP Report: operator r_V_13_fu_1021_p2 is absorbed into DSP r_V_13_fu_1021_p2.
DSP Report: Generating DSP r_V_13_reg_1821_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register outsin_V_6_reg_1771_reg is absorbed into DSP r_V_13_reg_1821_reg.
DSP Report: register r_V_13_reg_1821_reg is absorbed into DSP r_V_13_reg_1821_reg.
DSP Report: operator r_V_13_fu_1021_p2 is absorbed into DSP r_V_13_reg_1821_reg.
DSP Report: operator r_V_13_fu_1021_p2 is absorbed into DSP r_V_13_reg_1821_reg.
DSP Report: Generating DSP myproject_mul_72s_12s_76_2_1_U8/myproject_mul_72s_12s_76_2_1_MulnS_1_U/tmp_product, operation Mode is: A*B''.
DSP Report: register outcos_V_4_reg_1599_pp0_iter12_reg_reg is absorbed into DSP myproject_mul_72s_12s_76_2_1_U8/myproject_mul_72s_12s_76_2_1_MulnS_1_U/tmp_product.
DSP Report: register outcos_V_4_reg_1599_pp0_iter13_reg_reg is absorbed into DSP myproject_mul_72s_12s_76_2_1_U8/myproject_mul_72s_12s_76_2_1_MulnS_1_U/tmp_product.
DSP Report: operator myproject_mul_72s_12s_76_2_1_U8/myproject_mul_72s_12s_76_2_1_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_72s_12s_76_2_1_U8/myproject_mul_72s_12s_76_2_1_MulnS_1_U/tmp_product.
DSP Report: operator myproject_mul_72s_12s_76_2_1_U8/myproject_mul_72s_12s_76_2_1_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_72s_12s_76_2_1_U8/myproject_mul_72s_12s_76_2_1_MulnS_1_U/tmp_product.
DSP Report: Generating DSP myproject_mul_72s_12s_76_2_1_U8/myproject_mul_72s_12s_76_2_1_MulnS_1_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*BCIN2.
DSP Report: register outcos_V_4_reg_1599_pp0_iter13_reg_reg is absorbed into DSP myproject_mul_72s_12s_76_2_1_U8/myproject_mul_72s_12s_76_2_1_MulnS_1_U/p_tmp_reg.
DSP Report: register myproject_mul_72s_12s_76_2_1_U8/myproject_mul_72s_12s_76_2_1_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_mul_72s_12s_76_2_1_U8/myproject_mul_72s_12s_76_2_1_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_mul_72s_12s_76_2_1_U8/myproject_mul_72s_12s_76_2_1_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_72s_12s_76_2_1_U8/myproject_mul_72s_12s_76_2_1_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_mul_72s_12s_76_2_1_U8/myproject_mul_72s_12s_76_2_1_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_72s_12s_76_2_1_U8/myproject_mul_72s_12s_76_2_1_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_mul_72s_12s_76_2_1_U8/myproject_mul_72s_12s_76_2_1_MulnS_1_U/tmp_product, operation Mode is: A*B''.
DSP Report: register outcos_V_4_reg_1599_pp0_iter12_reg_reg is absorbed into DSP myproject_mul_72s_12s_76_2_1_U8/myproject_mul_72s_12s_76_2_1_MulnS_1_U/tmp_product.
DSP Report: register outcos_V_4_reg_1599_pp0_iter13_reg_reg is absorbed into DSP myproject_mul_72s_12s_76_2_1_U8/myproject_mul_72s_12s_76_2_1_MulnS_1_U/tmp_product.
DSP Report: operator myproject_mul_72s_12s_76_2_1_U8/myproject_mul_72s_12s_76_2_1_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_72s_12s_76_2_1_U8/myproject_mul_72s_12s_76_2_1_MulnS_1_U/tmp_product.
DSP Report: operator myproject_mul_72s_12s_76_2_1_U8/myproject_mul_72s_12s_76_2_1_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_72s_12s_76_2_1_U8/myproject_mul_72s_12s_76_2_1_MulnS_1_U/tmp_product.
DSP Report: Generating DSP myproject_mul_72s_12s_76_2_1_U8/myproject_mul_72s_12s_76_2_1_MulnS_1_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register outcos_V_4_reg_1599_pp0_iter12_reg_reg is absorbed into DSP myproject_mul_72s_12s_76_2_1_U8/myproject_mul_72s_12s_76_2_1_MulnS_1_U/p_tmp_reg.
DSP Report: register outcos_V_4_reg_1599_pp0_iter13_reg_reg is absorbed into DSP myproject_mul_72s_12s_76_2_1_U8/myproject_mul_72s_12s_76_2_1_MulnS_1_U/p_tmp_reg.
DSP Report: register myproject_mul_72s_12s_76_2_1_U8/myproject_mul_72s_12s_76_2_1_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_mul_72s_12s_76_2_1_U8/myproject_mul_72s_12s_76_2_1_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_mul_72s_12s_76_2_1_U8/myproject_mul_72s_12s_76_2_1_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_72s_12s_76_2_1_U8/myproject_mul_72s_12s_76_2_1_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_mul_72s_12s_76_2_1_U8/myproject_mul_72s_12s_76_2_1_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_72s_12s_76_2_1_U8/myproject_mul_72s_12s_76_2_1_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_mul_mul_18s_18s_36_1_1_U23/myproject_mul_mul_18s_18s_36_1_1_DSP48_14_U/p_cvt, operation Mode is: A*B.
DSP Report: operator myproject_mul_mul_18s_18s_36_1_1_U23/myproject_mul_mul_18s_18s_36_1_1_DSP48_14_U/p_cvt is absorbed into DSP myproject_mul_mul_18s_18s_36_1_1_U23/myproject_mul_mul_18s_18s_36_1_1_DSP48_14_U/p_cvt.
DSP Report: Generating DSP r_V_22_reg_1562_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_Val2_20_reg_1482_pp0_iter6_reg_reg is absorbed into DSP r_V_22_reg_1562_reg.
DSP Report: register p_Val2_20_reg_1482_pp0_iter7_reg_reg is absorbed into DSP r_V_22_reg_1562_reg.
DSP Report: register p_Val2_20_reg_1482_pp0_iter6_reg_reg is absorbed into DSP r_V_22_reg_1562_reg.
DSP Report: register p_Val2_20_reg_1482_pp0_iter7_reg_reg is absorbed into DSP r_V_22_reg_1562_reg.
DSP Report: register r_V_22_reg_1562_reg is absorbed into DSP r_V_22_reg_1562_reg.
DSP Report: operator myproject_mul_mul_16s_16s_32_1_1_U21/myproject_mul_mul_16s_16s_32_1_1_DSP48_12_U/p_cvt is absorbed into DSP r_V_22_reg_1562_reg.
DSP Report: Generating DSP r_V_26_fu_716_p2, operation Mode is: A2*B2.
DSP Report: register r_V_26_fu_716_p2 is absorbed into DSP r_V_26_fu_716_p2.
DSP Report: register r_V_23_reg_1605_reg is absorbed into DSP r_V_26_fu_716_p2.
DSP Report: operator r_V_26_fu_716_p2 is absorbed into DSP r_V_26_fu_716_p2.
DSP Report: operator r_V_26_fu_716_p2 is absorbed into DSP r_V_26_fu_716_p2.
DSP Report: Generating DSP r_V_26_reg_1656_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register r_V_26_reg_1656_reg is absorbed into DSP r_V_26_reg_1656_reg.
DSP Report: register r_V_25_reg_1610_reg is absorbed into DSP r_V_26_reg_1656_reg.
DSP Report: register r_V_26_reg_1656_reg is absorbed into DSP r_V_26_reg_1656_reg.
DSP Report: operator r_V_26_fu_716_p2 is absorbed into DSP r_V_26_reg_1656_reg.
DSP Report: operator r_V_26_fu_716_p2 is absorbed into DSP r_V_26_reg_1656_reg.
DSP Report: Generating DSP r_V_26_fu_716_p2, operation Mode is: A2*B2.
DSP Report: register r_V_26_fu_716_p2 is absorbed into DSP r_V_26_fu_716_p2.
DSP Report: register r_V_26_fu_716_p2 is absorbed into DSP r_V_26_fu_716_p2.
DSP Report: operator r_V_26_fu_716_p2 is absorbed into DSP r_V_26_fu_716_p2.
DSP Report: operator r_V_26_fu_716_p2 is absorbed into DSP r_V_26_fu_716_p2.
DSP Report: Generating DSP r_V_26_reg_1656_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register r_V_26_reg_1656_reg is absorbed into DSP r_V_26_reg_1656_reg.
DSP Report: register r_V_25_reg_1610_reg is absorbed into DSP r_V_26_reg_1656_reg.
DSP Report: register r_V_26_reg_1656_reg is absorbed into DSP r_V_26_reg_1656_reg.
DSP Report: operator r_V_26_fu_716_p2 is absorbed into DSP r_V_26_reg_1656_reg.
DSP Report: operator r_V_26_fu_716_p2 is absorbed into DSP r_V_26_reg_1656_reg.
DSP Report: Generating DSP r_V_28_reg_1661_reg, operation Mode is: (A2*B2)'.
DSP Report: register outsin_V_reg_1577_reg is absorbed into DSP r_V_28_reg_1661_reg.
DSP Report: register outsin_V_reg_1577_reg is absorbed into DSP r_V_28_reg_1661_reg.
DSP Report: register r_V_28_reg_1661_reg is absorbed into DSP r_V_28_reg_1661_reg.
DSP Report: operator myproject_mul_mul_12s_12s_24_1_1_U29/myproject_mul_mul_12s_12s_24_1_1_DSP48_17_U/p_cvt is absorbed into DSP r_V_28_reg_1661_reg.
DSP Report: Generating DSP myproject_mul_69s_24s_76_2_1_U7/myproject_mul_69s_24s_76_2_1_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator myproject_mul_69s_24s_76_2_1_U7/myproject_mul_69s_24s_76_2_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_69s_24s_76_2_1_U7/myproject_mul_69s_24s_76_2_1_MulnS_0_U/tmp_product.
DSP Report: operator myproject_mul_69s_24s_76_2_1_U7/myproject_mul_69s_24s_76_2_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_69s_24s_76_2_1_U7/myproject_mul_69s_24s_76_2_1_MulnS_0_U/tmp_product.
DSP Report: Generating DSP myproject_mul_69s_24s_76_2_1_U7/myproject_mul_69s_24s_76_2_1_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register myproject_mul_69s_24s_76_2_1_U7/myproject_mul_69s_24s_76_2_1_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_mul_69s_24s_76_2_1_U7/myproject_mul_69s_24s_76_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_mul_69s_24s_76_2_1_U7/myproject_mul_69s_24s_76_2_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_69s_24s_76_2_1_U7/myproject_mul_69s_24s_76_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_mul_69s_24s_76_2_1_U7/myproject_mul_69s_24s_76_2_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_69s_24s_76_2_1_U7/myproject_mul_69s_24s_76_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_mul_69s_24s_76_2_1_U7/myproject_mul_69s_24s_76_2_1_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator myproject_mul_69s_24s_76_2_1_U7/myproject_mul_69s_24s_76_2_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_69s_24s_76_2_1_U7/myproject_mul_69s_24s_76_2_1_MulnS_0_U/tmp_product.
DSP Report: operator myproject_mul_69s_24s_76_2_1_U7/myproject_mul_69s_24s_76_2_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_69s_24s_76_2_1_U7/myproject_mul_69s_24s_76_2_1_MulnS_0_U/tmp_product.
DSP Report: Generating DSP myproject_mul_69s_24s_76_2_1_U7/myproject_mul_69s_24s_76_2_1_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register myproject_mul_69s_24s_76_2_1_U7/myproject_mul_69s_24s_76_2_1_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_mul_69s_24s_76_2_1_U7/myproject_mul_69s_24s_76_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_mul_69s_24s_76_2_1_U7/myproject_mul_69s_24s_76_2_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_69s_24s_76_2_1_U7/myproject_mul_69s_24s_76_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_mul_69s_24s_76_2_1_U7/myproject_mul_69s_24s_76_2_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_69s_24s_76_2_1_U7/myproject_mul_69s_24s_76_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP r_V_17_reg_1651_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_Val2_2_reg_1452_pp0_iter8_reg_reg is absorbed into DSP r_V_17_reg_1651_reg.
DSP Report: register p_Val2_2_reg_1452_pp0_iter9_reg_reg is absorbed into DSP r_V_17_reg_1651_reg.
DSP Report: register p_Val2_2_reg_1452_pp0_iter8_reg_reg is absorbed into DSP r_V_17_reg_1651_reg.
DSP Report: register p_Val2_2_reg_1452_pp0_iter9_reg_reg is absorbed into DSP r_V_17_reg_1651_reg.
DSP Report: register r_V_17_reg_1651_reg is absorbed into DSP r_V_17_reg_1651_reg.
DSP Report: operator myproject_mul_mul_16s_16s_32_1_1_U28/myproject_mul_mul_16s_16s_32_1_1_DSP48_12_U/p_cvt is absorbed into DSP r_V_17_reg_1651_reg.
DSP Report: Generating DSP myproject_mac_muladd_16s_12s_26s_28_1_1_U35/myproject_mac_muladd_16s_12s_26s_28_1_1_DSP48_22_U/p, operation Mode is: C'+A''*B''.
DSP Report: register outcos_V_4_reg_1599_reg is absorbed into DSP myproject_mac_muladd_16s_12s_26s_28_1_1_U35/myproject_mac_muladd_16s_12s_26s_28_1_1_DSP48_22_U/p.
DSP Report: register outcos_V_4_reg_1599_pp0_iter10_reg_reg is absorbed into DSP myproject_mac_muladd_16s_12s_26s_28_1_1_U35/myproject_mac_muladd_16s_12s_26s_28_1_1_DSP48_22_U/p.
DSP Report: register p_Val2_3_reg_1430_pp0_iter9_reg_reg is absorbed into DSP myproject_mac_muladd_16s_12s_26s_28_1_1_U35/myproject_mac_muladd_16s_12s_26s_28_1_1_DSP48_22_U/p.
DSP Report: register p_Val2_3_reg_1430_pp0_iter10_reg_reg is absorbed into DSP myproject_mac_muladd_16s_12s_26s_28_1_1_U35/myproject_mac_muladd_16s_12s_26s_28_1_1_DSP48_22_U/p.
DSP Report: register myproject_mac_muladd_16s_12s_26s_28_1_1_U35/myproject_mac_muladd_16s_12s_26s_28_1_1_DSP48_22_U/p is absorbed into DSP myproject_mac_muladd_16s_12s_26s_28_1_1_U35/myproject_mac_muladd_16s_12s_26s_28_1_1_DSP48_22_U/p.
DSP Report: operator myproject_mac_muladd_16s_12s_26s_28_1_1_U35/myproject_mac_muladd_16s_12s_26s_28_1_1_DSP48_22_U/p is absorbed into DSP myproject_mac_muladd_16s_12s_26s_28_1_1_U35/myproject_mac_muladd_16s_12s_26s_28_1_1_DSP48_22_U/p.
DSP Report: operator myproject_mac_muladd_16s_12s_26s_28_1_1_U35/myproject_mac_muladd_16s_12s_26s_28_1_1_DSP48_22_U/m is absorbed into DSP myproject_mac_muladd_16s_12s_26s_28_1_1_U35/myproject_mac_muladd_16s_12s_26s_28_1_1_DSP48_22_U/p.
DSP Report: Generating DSP mul_ln700_1_fu_948_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln700_1_fu_948_p2 is absorbed into DSP mul_ln700_1_fu_948_p2.
DSP Report: register r_V_18_reg_1716_reg is absorbed into DSP mul_ln700_1_fu_948_p2.
DSP Report: operator mul_ln700_1_fu_948_p2 is absorbed into DSP mul_ln700_1_fu_948_p2.
DSP Report: operator mul_ln700_1_fu_948_p2 is absorbed into DSP mul_ln700_1_fu_948_p2.
DSP Report: Generating DSP mul_ln700_1_fu_948_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register ret_V_11_reg_1721_reg is absorbed into DSP mul_ln700_1_fu_948_p2.
DSP Report: register r_V_18_reg_1716_reg is absorbed into DSP mul_ln700_1_fu_948_p2.
DSP Report: operator mul_ln700_1_fu_948_p2 is absorbed into DSP mul_ln700_1_fu_948_p2.
DSP Report: operator mul_ln700_1_fu_948_p2 is absorbed into DSP mul_ln700_1_fu_948_p2.
DSP Report: Generating DSP mul_ln700_1_fu_948_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln700_1_fu_948_p2 is absorbed into DSP mul_ln700_1_fu_948_p2.
DSP Report: register mul_ln700_1_fu_948_p2 is absorbed into DSP mul_ln700_1_fu_948_p2.
DSP Report: operator mul_ln700_1_fu_948_p2 is absorbed into DSP mul_ln700_1_fu_948_p2.
DSP Report: operator mul_ln700_1_fu_948_p2 is absorbed into DSP mul_ln700_1_fu_948_p2.
DSP Report: Generating DSP mul_ln700_1_fu_948_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register ret_V_11_reg_1721_reg is absorbed into DSP mul_ln700_1_fu_948_p2.
DSP Report: register mul_ln700_1_fu_948_p2 is absorbed into DSP mul_ln700_1_fu_948_p2.
DSP Report: operator mul_ln700_1_fu_948_p2 is absorbed into DSP mul_ln700_1_fu_948_p2.
DSP Report: operator mul_ln700_1_fu_948_p2 is absorbed into DSP mul_ln700_1_fu_948_p2.
DSP Report: Generating DSP r_V_15_reg_1646_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_Val2_1_reg_1437_pp0_iter8_reg_reg is absorbed into DSP r_V_15_reg_1646_reg.
DSP Report: register p_Val2_1_reg_1437_pp0_iter9_reg_reg is absorbed into DSP r_V_15_reg_1646_reg.
DSP Report: register p_Val2_1_reg_1437_pp0_iter8_reg_reg is absorbed into DSP r_V_15_reg_1646_reg.
DSP Report: register p_Val2_1_reg_1437_pp0_iter9_reg_reg is absorbed into DSP r_V_15_reg_1646_reg.
DSP Report: register r_V_15_reg_1646_reg is absorbed into DSP r_V_15_reg_1646_reg.
DSP Report: operator myproject_mul_mul_16s_16s_32_1_1_U27/myproject_mul_mul_16s_16s_32_1_1_DSP48_12_U/p_cvt is absorbed into DSP r_V_15_reg_1646_reg.
DSP Report: Generating DSP myproject_mul_mul_7ns_16s_22_1_1_U34/myproject_mul_mul_7ns_16s_22_1_1_DSP48_21_U/p_cvt, operation Mode is: A''*(B:0x32).
DSP Report: register p_Val2_1_reg_1437_pp0_iter9_reg_reg is absorbed into DSP myproject_mul_mul_7ns_16s_22_1_1_U34/myproject_mul_mul_7ns_16s_22_1_1_DSP48_21_U/p_cvt.
DSP Report: register p_Val2_1_reg_1437_pp0_iter10_reg_reg is absorbed into DSP myproject_mul_mul_7ns_16s_22_1_1_U34/myproject_mul_mul_7ns_16s_22_1_1_DSP48_21_U/p_cvt.
DSP Report: operator myproject_mul_mul_7ns_16s_22_1_1_U34/myproject_mul_mul_7ns_16s_22_1_1_DSP48_21_U/p_cvt is absorbed into DSP myproject_mul_mul_7ns_16s_22_1_1_U34/myproject_mul_mul_7ns_16s_22_1_1_DSP48_21_U/p_cvt.
DSP Report: Generating DSP mul_ln728_1_reg_1666_reg, operation Mode is: (A''*(B:0x3fd45))'.
DSP Report: register p_Val2_1_reg_1437_pp0_iter8_reg_reg is absorbed into DSP mul_ln728_1_reg_1666_reg.
DSP Report: register p_Val2_1_reg_1437_pp0_iter9_reg_reg is absorbed into DSP mul_ln728_1_reg_1666_reg.
DSP Report: register mul_ln728_1_reg_1666_reg is absorbed into DSP mul_ln728_1_reg_1666_reg.
DSP Report: operator myproject_mul_mul_11s_16s_26_1_1_U30/myproject_mul_mul_11s_16s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP mul_ln728_1_reg_1666_reg.
DSP Report: Generating DSP r_V_29_reg_1671_reg, operation Mode is: (A2*B2)'.
DSP Report: register ret_V_18_reg_1615_reg is absorbed into DSP r_V_29_reg_1671_reg.
DSP Report: register ret_V_18_reg_1615_reg is absorbed into DSP r_V_29_reg_1671_reg.
DSP Report: register r_V_29_reg_1671_reg is absorbed into DSP r_V_29_reg_1671_reg.
DSP Report: operator myproject_mul_mul_13s_13s_26_1_1_U31/myproject_mul_mul_13s_13s_26_1_1_DSP48_18_U/p_cvt is absorbed into DSP r_V_29_reg_1671_reg.
DSP Report: Generating DSP ret_V_41_reg_1736_reg, operation Mode is: C+A*(B:0x3fd45).
DSP Report: register ret_V_41_reg_1736_reg is absorbed into DSP ret_V_41_reg_1736_reg.
DSP Report: operator myproject_mac_muladd_11s_26s_36ns_36_1_1_U36/myproject_mac_muladd_11s_26s_36ns_36_1_1_DSP48_23_U/p is absorbed into DSP ret_V_41_reg_1736_reg.
DSP Report: operator myproject_mac_muladd_11s_26s_36ns_36_1_1_U36/myproject_mac_muladd_11s_26s_36ns_36_1_1_DSP48_23_U/m is absorbed into DSP ret_V_41_reg_1736_reg.
DSP Report: Generating DSP r_V_30_fu_983_p2, operation Mode is: A2*B.
DSP Report: register r_V_51_reg_1640_pp0_iter11_reg_reg is absorbed into DSP r_V_30_fu_983_p2.
DSP Report: operator r_V_30_fu_983_p2 is absorbed into DSP r_V_30_fu_983_p2.
DSP Report: operator r_V_30_fu_983_p2 is absorbed into DSP r_V_30_fu_983_p2.
DSP Report: Generating DSP r_V_30_reg_1791_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register r_V_51_reg_1640_pp0_iter11_reg_reg is absorbed into DSP r_V_30_reg_1791_reg.
DSP Report: register r_V_30_reg_1791_reg is absorbed into DSP r_V_30_reg_1791_reg.
DSP Report: operator r_V_30_fu_983_p2 is absorbed into DSP r_V_30_reg_1791_reg.
DSP Report: operator r_V_30_fu_983_p2 is absorbed into DSP r_V_30_reg_1791_reg.
DSP Report: Generating DSP r_V_32_reg_1796_reg, operation Mode is: (A2*B2)'.
DSP Report: register outcos_V_5_reg_1741_reg is absorbed into DSP r_V_32_reg_1796_reg.
DSP Report: register outcos_V_5_reg_1741_reg is absorbed into DSP r_V_32_reg_1796_reg.
DSP Report: register r_V_32_reg_1796_reg is absorbed into DSP r_V_32_reg_1796_reg.
DSP Report: operator myproject_mul_mul_12s_12s_24_1_1_U41/myproject_mul_mul_12s_12s_24_1_1_DSP48_17_U/p_cvt is absorbed into DSP r_V_32_reg_1796_reg.
DSP Report: Generating DSP r_V_33_fu_1072_p2, operation Mode is: A*B.
DSP Report: operator r_V_33_fu_1072_p2 is absorbed into DSP r_V_33_fu_1072_p2.
DSP Report: operator r_V_33_fu_1072_p2 is absorbed into DSP r_V_33_fu_1072_p2.
DSP Report: Generating DSP r_V_33_reg_1831_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register r_V_33_reg_1831_reg is absorbed into DSP r_V_33_reg_1831_reg.
DSP Report: operator r_V_33_fu_1072_p2 is absorbed into DSP r_V_33_reg_1831_reg.
DSP Report: operator r_V_33_fu_1072_p2 is absorbed into DSP r_V_33_reg_1831_reg.
DSP Report: Generating DSP r_V_33_fu_1072_p2, operation Mode is: A*B.
DSP Report: operator r_V_33_fu_1072_p2 is absorbed into DSP r_V_33_fu_1072_p2.
DSP Report: operator r_V_33_fu_1072_p2 is absorbed into DSP r_V_33_fu_1072_p2.
DSP Report: Generating DSP r_V_33_reg_1831_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register r_V_33_reg_1831_reg is absorbed into DSP r_V_33_reg_1831_reg.
DSP Report: operator r_V_33_fu_1072_p2 is absorbed into DSP r_V_33_reg_1831_reg.
DSP Report: operator r_V_33_fu_1072_p2 is absorbed into DSP r_V_33_reg_1831_reg.
DSP Report: Generating DSP r_V_35_reg_1836_reg, operation Mode is: (A2*B2)'.
DSP Report: register outcos_V_6_reg_1801_reg is absorbed into DSP r_V_35_reg_1836_reg.
DSP Report: register outcos_V_6_reg_1801_reg is absorbed into DSP r_V_35_reg_1836_reg.
DSP Report: register r_V_35_reg_1836_reg is absorbed into DSP r_V_35_reg_1836_reg.
DSP Report: operator myproject_mul_mul_12s_12s_24_1_1_U43/myproject_mul_mul_12s_12s_24_1_1_DSP48_17_U/p_cvt is absorbed into DSP r_V_35_reg_1836_reg.
DSP Report: Generating DSP myproject_mul_80s_24s_96_2_1_U9/myproject_mul_80s_24s_96_2_1_MulnS_2_U/p_tmp_reg, operation Mode is: (A*B)'.
DSP Report: register myproject_mul_80s_24s_96_2_1_U9/myproject_mul_80s_24s_96_2_1_MulnS_2_U/p_tmp_reg is absorbed into DSP myproject_mul_80s_24s_96_2_1_U9/myproject_mul_80s_24s_96_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: operator myproject_mul_80s_24s_96_2_1_U9/myproject_mul_80s_24s_96_2_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_mul_80s_24s_96_2_1_U9/myproject_mul_80s_24s_96_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: operator myproject_mul_80s_24s_96_2_1_U9/myproject_mul_80s_24s_96_2_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_mul_80s_24s_96_2_1_U9/myproject_mul_80s_24s_96_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: Generating DSP myproject_mul_80s_24s_96_2_1_U9/myproject_mul_80s_24s_96_2_1_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator myproject_mul_80s_24s_96_2_1_U9/myproject_mul_80s_24s_96_2_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_mul_80s_24s_96_2_1_U9/myproject_mul_80s_24s_96_2_1_MulnS_2_U/tmp_product.
DSP Report: operator myproject_mul_80s_24s_96_2_1_U9/myproject_mul_80s_24s_96_2_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_mul_80s_24s_96_2_1_U9/myproject_mul_80s_24s_96_2_1_MulnS_2_U/tmp_product.
DSP Report: Generating DSP myproject_mul_80s_24s_96_2_1_U9/myproject_mul_80s_24s_96_2_1_MulnS_2_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register myproject_mul_80s_24s_96_2_1_U9/myproject_mul_80s_24s_96_2_1_MulnS_2_U/p_tmp_reg is absorbed into DSP myproject_mul_80s_24s_96_2_1_U9/myproject_mul_80s_24s_96_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: operator myproject_mul_80s_24s_96_2_1_U9/myproject_mul_80s_24s_96_2_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_mul_80s_24s_96_2_1_U9/myproject_mul_80s_24s_96_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: operator myproject_mul_80s_24s_96_2_1_U9/myproject_mul_80s_24s_96_2_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_mul_80s_24s_96_2_1_U9/myproject_mul_80s_24s_96_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: Generating DSP myproject_mul_80s_24s_96_2_1_U9/myproject_mul_80s_24s_96_2_1_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator myproject_mul_80s_24s_96_2_1_U9/myproject_mul_80s_24s_96_2_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_mul_80s_24s_96_2_1_U9/myproject_mul_80s_24s_96_2_1_MulnS_2_U/tmp_product.
DSP Report: operator myproject_mul_80s_24s_96_2_1_U9/myproject_mul_80s_24s_96_2_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_mul_80s_24s_96_2_1_U9/myproject_mul_80s_24s_96_2_1_MulnS_2_U/tmp_product.
DSP Report: Generating DSP myproject_mul_80s_24s_96_2_1_U9/myproject_mul_80s_24s_96_2_1_MulnS_2_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register myproject_mul_80s_24s_96_2_1_U9/myproject_mul_80s_24s_96_2_1_MulnS_2_U/p_tmp_reg is absorbed into DSP myproject_mul_80s_24s_96_2_1_U9/myproject_mul_80s_24s_96_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: operator myproject_mul_80s_24s_96_2_1_U9/myproject_mul_80s_24s_96_2_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_mul_80s_24s_96_2_1_U9/myproject_mul_80s_24s_96_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: operator myproject_mul_80s_24s_96_2_1_U9/myproject_mul_80s_24s_96_2_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_mul_80s_24s_96_2_1_U9/myproject_mul_80s_24s_96_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: Generating DSP r_V_36_reg_1746_reg, operation Mode is: (A*B)'.
DSP Report: register r_V_36_reg_1746_reg is absorbed into DSP r_V_36_reg_1746_reg.
DSP Report: operator myproject_mul_mul_13s_13s_26_1_1_U37/myproject_mul_mul_13s_13s_26_1_1_DSP48_18_U/p_cvt is absorbed into DSP r_V_36_reg_1746_reg.
DSP Report: Generating DSP myproject_mul_mul_12s_12s_24_1_1_U38/myproject_mul_mul_12s_12s_24_1_1_DSP48_17_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register outsin_V_9_reg_1676_reg is absorbed into DSP myproject_mul_mul_12s_12s_24_1_1_U38/myproject_mul_mul_12s_12s_24_1_1_DSP48_17_U/p_cvt.
DSP Report: register outsin_V_9_reg_1676_reg is absorbed into DSP myproject_mul_mul_12s_12s_24_1_1_U38/myproject_mul_mul_12s_12s_24_1_1_DSP48_17_U/p_cvt.
DSP Report: operator myproject_mul_mul_12s_12s_24_1_1_U38/myproject_mul_mul_12s_12s_24_1_1_DSP48_17_U/p_cvt is absorbed into DSP myproject_mul_mul_12s_12s_24_1_1_U38/myproject_mul_mul_12s_12s_24_1_1_DSP48_17_U/p_cvt.
DSP Report: Generating DSP r_V_39_fu_1002_p2, operation Mode is: A*B2.
DSP Report: register r_V_39_fu_1002_p2 is absorbed into DSP r_V_39_fu_1002_p2.
DSP Report: operator r_V_39_fu_1002_p2 is absorbed into DSP r_V_39_fu_1002_p2.
DSP Report: operator r_V_39_fu_1002_p2 is absorbed into DSP r_V_39_fu_1002_p2.
DSP Report: Generating DSP r_V_39_reg_1806_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register r_V_38_reg_1751_reg is absorbed into DSP r_V_39_reg_1806_reg.
DSP Report: register r_V_39_reg_1806_reg is absorbed into DSP r_V_39_reg_1806_reg.
DSP Report: operator r_V_39_fu_1002_p2 is absorbed into DSP r_V_39_reg_1806_reg.
DSP Report: operator r_V_39_fu_1002_p2 is absorbed into DSP r_V_39_reg_1806_reg.
DSP Report: Generating DSP r_V_41_reg_1811_reg, operation Mode is: (A2*B2)'.
DSP Report: register outcos_V_7_reg_1756_reg is absorbed into DSP r_V_41_reg_1811_reg.
DSP Report: register outcos_V_7_reg_1756_reg is absorbed into DSP r_V_41_reg_1811_reg.
DSP Report: register r_V_41_reg_1811_reg is absorbed into DSP r_V_41_reg_1811_reg.
DSP Report: operator myproject_mul_mul_12s_12s_24_1_1_U42/myproject_mul_mul_12s_12s_24_1_1_DSP48_17_U/p_cvt is absorbed into DSP r_V_41_reg_1811_reg.
DSP Report: Generating DSP r_V_42_reg_1841_reg, operation Mode is: (A*B)'.
DSP Report: register r_V_42_reg_1841_reg is absorbed into DSP r_V_42_reg_1841_reg.
DSP Report: operator r_V_42_fu_1087_p2 is absorbed into DSP r_V_42_reg_1841_reg.
DSP Report: operator r_V_42_fu_1087_p2 is absorbed into DSP r_V_42_reg_1841_reg.
DSP Report: Generating DSP r_V_42_fu_1087_p2, operation Mode is: A*B2.
DSP Report: register r_V_42_fu_1087_p2 is absorbed into DSP r_V_42_fu_1087_p2.
DSP Report: operator r_V_42_fu_1087_p2 is absorbed into DSP r_V_42_fu_1087_p2.
DSP Report: operator r_V_42_fu_1087_p2 is absorbed into DSP r_V_42_fu_1087_p2.
DSP Report: Generating DSP r_V_42_reg_1841_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register r_V_42_reg_1841_reg is absorbed into DSP r_V_42_reg_1841_reg.
DSP Report: operator r_V_42_fu_1087_p2 is absorbed into DSP r_V_42_reg_1841_reg.
DSP Report: operator r_V_42_fu_1087_p2 is absorbed into DSP r_V_42_reg_1841_reg.
DSP Report: Generating DSP r_V_44_reg_1846_reg, operation Mode is: (A2*B2)'.
DSP Report: register outcos_V_8_reg_1816_reg is absorbed into DSP r_V_44_reg_1846_reg.
DSP Report: register outcos_V_8_reg_1816_reg is absorbed into DSP r_V_44_reg_1846_reg.
DSP Report: register r_V_44_reg_1846_reg is absorbed into DSP r_V_44_reg_1846_reg.
DSP Report: operator myproject_mul_mul_12s_12s_24_1_1_U44/myproject_mul_mul_12s_12s_24_1_1_DSP48_17_U/p_cvt is absorbed into DSP r_V_44_reg_1846_reg.
DSP Report: Generating DSP myproject_mul_68s_24s_86_2_1_U10/myproject_mul_68s_24s_86_2_1_MulnS_3_U/tmp_product, operation Mode is: A*B.
DSP Report: operator myproject_mul_68s_24s_86_2_1_U10/myproject_mul_68s_24s_86_2_1_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_68s_24s_86_2_1_U10/myproject_mul_68s_24s_86_2_1_MulnS_3_U/tmp_product.
DSP Report: operator myproject_mul_68s_24s_86_2_1_U10/myproject_mul_68s_24s_86_2_1_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_68s_24s_86_2_1_U10/myproject_mul_68s_24s_86_2_1_MulnS_3_U/tmp_product.
DSP Report: Generating DSP myproject_mul_68s_24s_86_2_1_U10/myproject_mul_68s_24s_86_2_1_MulnS_3_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register myproject_mul_68s_24s_86_2_1_U10/myproject_mul_68s_24s_86_2_1_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_mul_68s_24s_86_2_1_U10/myproject_mul_68s_24s_86_2_1_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_mul_68s_24s_86_2_1_U10/myproject_mul_68s_24s_86_2_1_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_68s_24s_86_2_1_U10/myproject_mul_68s_24s_86_2_1_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_mul_68s_24s_86_2_1_U10/myproject_mul_68s_24s_86_2_1_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_68s_24s_86_2_1_U10/myproject_mul_68s_24s_86_2_1_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_mul_68s_24s_86_2_1_U10/myproject_mul_68s_24s_86_2_1_MulnS_3_U/tmp_product, operation Mode is: A*B.
DSP Report: operator myproject_mul_68s_24s_86_2_1_U10/myproject_mul_68s_24s_86_2_1_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_68s_24s_86_2_1_U10/myproject_mul_68s_24s_86_2_1_MulnS_3_U/tmp_product.
DSP Report: operator myproject_mul_68s_24s_86_2_1_U10/myproject_mul_68s_24s_86_2_1_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_68s_24s_86_2_1_U10/myproject_mul_68s_24s_86_2_1_MulnS_3_U/tmp_product.
DSP Report: Generating DSP myproject_mul_68s_24s_86_2_1_U10/myproject_mul_68s_24s_86_2_1_MulnS_3_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register myproject_mul_68s_24s_86_2_1_U10/myproject_mul_68s_24s_86_2_1_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_mul_68s_24s_86_2_1_U10/myproject_mul_68s_24s_86_2_1_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_mul_68s_24s_86_2_1_U10/myproject_mul_68s_24s_86_2_1_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_68s_24s_86_2_1_U10/myproject_mul_68s_24s_86_2_1_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_mul_68s_24s_86_2_1_U10/myproject_mul_68s_24s_86_2_1_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_68s_24s_86_2_1_U10/myproject_mul_68s_24s_86_2_1_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_mac_mulsub_18s_18s_26ns_26_1_1_U18/myproject_mac_mulsub_18s_18s_26ns_26_1_1_DSP48_9_U/p, operation Mode is: C'-A*B.
DSP Report: register myproject_mac_mulsub_18s_18s_26ns_26_1_1_U18/myproject_mac_mulsub_18s_18s_26ns_26_1_1_DSP48_9_U/p is absorbed into DSP myproject_mac_mulsub_18s_18s_26ns_26_1_1_U18/myproject_mac_mulsub_18s_18s_26ns_26_1_1_DSP48_9_U/p.
DSP Report: operator myproject_mac_mulsub_18s_18s_26ns_26_1_1_U18/myproject_mac_mulsub_18s_18s_26ns_26_1_1_DSP48_9_U/p is absorbed into DSP myproject_mac_mulsub_18s_18s_26ns_26_1_1_U18/myproject_mac_mulsub_18s_18s_26ns_26_1_1_DSP48_9_U/p.
DSP Report: operator myproject_mac_mulsub_18s_18s_26ns_26_1_1_U18/myproject_mac_mulsub_18s_18s_26ns_26_1_1_DSP48_9_U/m is absorbed into DSP myproject_mac_mulsub_18s_18s_26ns_26_1_1_U18/myproject_mac_mulsub_18s_18s_26ns_26_1_1_DSP48_9_U/p.
DSP Report: Generating DSP mul_ln1192_1_reg_1462_reg, operation Mode is: (A*(B:0x3fd2b))'.
DSP Report: register mul_ln1192_1_reg_1462_reg is absorbed into DSP mul_ln1192_1_reg_1462_reg.
DSP Report: operator myproject_mul_mul_11s_16s_26_1_1_U11/myproject_mul_mul_11s_16s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP mul_ln1192_1_reg_1462_reg.
DSP Report: Generating DSP myproject_mac_muladd_11ns_16s_26s_26_1_1_U14/myproject_mac_muladd_11ns_16s_26s_26_1_1_DSP48_5_U/p, operation Mode is: PCIN+A2*(B:0x2d5).
DSP Report: register p_Val2_2_reg_1452_reg is absorbed into DSP myproject_mac_muladd_11ns_16s_26s_26_1_1_U14/myproject_mac_muladd_11ns_16s_26s_26_1_1_DSP48_5_U/p.
DSP Report: operator myproject_mac_muladd_11ns_16s_26s_26_1_1_U14/myproject_mac_muladd_11ns_16s_26s_26_1_1_DSP48_5_U/p is absorbed into DSP myproject_mac_muladd_11ns_16s_26s_26_1_1_U14/myproject_mac_muladd_11ns_16s_26s_26_1_1_DSP48_5_U/p.
DSP Report: operator myproject_mac_muladd_11ns_16s_26s_26_1_1_U14/myproject_mac_muladd_11ns_16s_26s_26_1_1_DSP48_5_U/m is absorbed into DSP myproject_mac_muladd_11ns_16s_26s_26_1_1_U14/myproject_mac_muladd_11ns_16s_26s_26_1_1_DSP48_5_U/p.
DSP Report: Generating DSP trunc_ln708_2_reg_1477_reg, operation Mode is: (A*(B:0x18b))'.
DSP Report: register trunc_ln708_2_reg_1477_reg is absorbed into DSP trunc_ln708_2_reg_1477_reg.
DSP Report: operator myproject_mul_mul_10ns_16s_26_1_1_U12/myproject_mul_mul_10ns_16s_26_1_1_DSP48_3_U/p_cvt is absorbed into DSP trunc_ln708_2_reg_1477_reg.
DSP Report: Generating DSP myproject_mac_muladd_13ns_16s_21ns_26_1_1_U15/myproject_mac_muladd_13ns_16s_21ns_26_1_1_DSP48_6_U/p, operation Mode is: (C:0xda800)+A2*(B:0x973).
DSP Report: register p_Val2_20_reg_1482_reg is absorbed into DSP myproject_mac_muladd_13ns_16s_21ns_26_1_1_U15/myproject_mac_muladd_13ns_16s_21ns_26_1_1_DSP48_6_U/p.
DSP Report: operator myproject_mac_muladd_13ns_16s_21ns_26_1_1_U15/myproject_mac_muladd_13ns_16s_21ns_26_1_1_DSP48_6_U/p is absorbed into DSP myproject_mac_muladd_13ns_16s_21ns_26_1_1_U15/myproject_mac_muladd_13ns_16s_21ns_26_1_1_DSP48_6_U/p.
DSP Report: operator myproject_mac_muladd_13ns_16s_21ns_26_1_1_U15/myproject_mac_muladd_13ns_16s_21ns_26_1_1_DSP48_6_U/m is absorbed into DSP myproject_mac_muladd_13ns_16s_21ns_26_1_1_U15/myproject_mac_muladd_13ns_16s_21ns_26_1_1_DSP48_6_U/p.
DSP Report: Generating DSP myproject_mac_muladd_13ns_16s_19ns_26_1_1_U17/myproject_mac_muladd_13ns_16s_19ns_26_1_1_DSP48_8_U/p, operation Mode is: (C:0x2c800)+A2*(B:0xb77).
DSP Report: register p_Val2_20_reg_1482_reg is absorbed into DSP myproject_mac_muladd_13ns_16s_19ns_26_1_1_U17/myproject_mac_muladd_13ns_16s_19ns_26_1_1_DSP48_8_U/p.
DSP Report: operator myproject_mac_muladd_13ns_16s_19ns_26_1_1_U17/myproject_mac_muladd_13ns_16s_19ns_26_1_1_DSP48_8_U/p is absorbed into DSP myproject_mac_muladd_13ns_16s_19ns_26_1_1_U17/myproject_mac_muladd_13ns_16s_19ns_26_1_1_DSP48_8_U/p.
DSP Report: operator myproject_mac_muladd_13ns_16s_19ns_26_1_1_U17/myproject_mac_muladd_13ns_16s_19ns_26_1_1_DSP48_8_U/m is absorbed into DSP myproject_mac_muladd_13ns_16s_19ns_26_1_1_U17/myproject_mac_muladd_13ns_16s_19ns_26_1_1_DSP48_8_U/p.
DSP Report: Generating DSP myproject_mac_muladd_14ns_16s_26ns_26_1_1_U13/myproject_mac_muladd_14ns_16s_26ns_26_1_1_DSP48_4_U/p, operation Mode is: C+A*(B:0x138c).
DSP Report: operator myproject_mac_muladd_14ns_16s_26ns_26_1_1_U13/myproject_mac_muladd_14ns_16s_26ns_26_1_1_DSP48_4_U/p is absorbed into DSP myproject_mac_muladd_14ns_16s_26ns_26_1_1_U13/myproject_mac_muladd_14ns_16s_26ns_26_1_1_DSP48_4_U/p.
DSP Report: operator myproject_mac_muladd_14ns_16s_26ns_26_1_1_U13/myproject_mac_muladd_14ns_16s_26ns_26_1_1_DSP48_4_U/m is absorbed into DSP myproject_mac_muladd_14ns_16s_26ns_26_1_1_U13/myproject_mac_muladd_14ns_16s_26ns_26_1_1_DSP48_4_U/p.
DSP Report: Generating DSP myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_U20/myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_DSP48_11_U/p, operation Mode is: (C:0x62400)+(D'+A'')*(B:0x1c4).
DSP Report: register p_Val2_1_reg_1437_reg is absorbed into DSP myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_U20/myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_DSP48_11_U/p.
DSP Report: register p_Val2_1_reg_1437_pp0_iter1_reg_reg is absorbed into DSP myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_U20/myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_DSP48_11_U/p.
DSP Report: register p_Val2_20_reg_1482_pp0_iter1_reg_reg is absorbed into DSP myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_U20/myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_DSP48_11_U/p.
DSP Report: operator myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_U20/myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_DSP48_11_U/p is absorbed into DSP myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_U20/myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_DSP48_11_U/p.
DSP Report: operator myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_U20/myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_DSP48_11_U/m is absorbed into DSP myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_U20/myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_DSP48_11_U/p.
DSP Report: operator myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_U20/myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_DSP48_11_U/ad is absorbed into DSP myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_U20/myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_DSP48_11_U/p.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:01:01 . Memory (MB): peak = 2781.297 ; gain = 635.891 ; free physical = 35716 ; free virtual = 82316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+--------------------------------------------------+--------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                       | DSP Mapping                    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------+--------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|myproject_mul_mul_24ns_16ns_39_1_0_DSP48_0        | (A:0x517cc1)*B                 | 23     | 16     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|generic_sincos_16_6_s                             | C'-(A:0x3243f)*B2              | 18     | 7      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject                                         | (C:0x46b400)+A2*(B:0x973)      | 16     | 13     | 24     | -      | 28     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|myproject                                         | (C' or 0)+A*B''                | 27     | 16     | 15     | -      | 43     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|myproject                                         | (A''*(B:0xbb))'                | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                         | (A''*(B:0x5b))'                | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                         | PCIN+A2*(B:0x5b)               | 12     | 8      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myproject                                         | PCIN-A2*(B:0x5b)               | 12     | 8      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myproject                                         | C+((D:0x7ec8c00)+A)*B2         | 23     | 12     | 35     | 22     | 36     | 0    | 1    | 0    | 0    | 0     | 0    | 0    | 
|myproject                                         | A2*B2                          | 12     | 12     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (A2*B2)'                       | 12     | 12     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|myproject                                         | -C+A2*B2+1-1                   | 17     | 12     | 28     | -      | 28     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|myproject                                         | A*B2                           | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (PCIN>>17)+A*B2                | 24     | 11     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|myproject                                         | (A*B2)'                        | 16     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|myproject                                         | A2*B2                          | 18     | 12     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (PCIN>>17)+A*B2                | 18     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|myproject                                         | (A*B2)'                        | 27     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|myproject                                         | A*B2                           | 18     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (PCIN>>17)+A*B2                | 18     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|myproject                                         | A*B''                          | 18     | 12     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (PCIN>>17)+A*BCIN2             | 21     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|myproject                                         | A*B''                          | 18     | 12     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (PCIN>>17)+A*B''               | 18     | 12     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|myproject_mul_mul_18s_18s_36_1_1_DSP48_14         | A*B                            | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (A''*B'')'                     | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|myproject                                         | A2*B2                          | 22     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (PCIN>>17)+A2*B2               | 19     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|myproject                                         | A2*B2                          | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (PCIN>>17)+A2*B2               | 19     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|myproject                                         | (A2*B2)'                       | 12     | 12     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|myproject                                         | A*B                            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (PCIN>>17)+A*B                 | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|myproject                                         | A*B                            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (PCIN>>17)+A*B                 | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|myproject                                         | (A''*B'')'                     | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|myproject                                         | C'+A''*B''                     | 16     | 12     | 26     | -      | 28     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|myproject                                         | A2*B2                          | 22     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (PCIN>>17)+A2*B2               | 22     | 11     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                         | A2*B2                          | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (PCIN>>17)+A2*B2               | 18     | 11     | -      | -      | 39     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (A''*B'')'                     | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|myproject                                         | A''*(B:0x32)                   | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (A''*(B:0x3fd45))'             | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                         | (A2*B2)'                       | 13     | 13     | -      | -      | 26     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|myproject                                         | C+A*(B:0x3fd45)                | 26     | 11     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|myproject                                         | A2*B                           | 24     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (PCIN>>17)+A2*B                | 24     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myproject                                         | (A2*B2)'                       | 12     | 12     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|myproject                                         | A*B                            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (PCIN>>17)+A*B                 | 24     | 7      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|myproject                                         | A*B                            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (PCIN>>17)+A*B                 | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|myproject                                         | (A2*B2)'                       | 12     | 12     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|myproject                                         | (A*B)'                         | 24     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                         | A*B                            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (PCIN>>17)+A*B                 | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|myproject                                         | A*B                            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (PCIN>>17)+A*B                 | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|myproject                                         | (A*B)'                         | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                         | A2*B2                          | 12     | 12     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                         | A*B2                           | 26     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (PCIN>>17)+A*B2                | 26     | 7      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|myproject                                         | (A2*B2)'                       | 12     | 12     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|myproject                                         | (A*B)'                         | 24     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                         | A*B2                           | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (PCIN>>17)+A*B                 | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|myproject                                         | (A2*B2)'                       | 12     | 12     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|myproject                                         | A*B                            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (PCIN>>17)+A*B                 | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|myproject                                         | A*B                            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (PCIN>>17)+A*B                 | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|myproject                                         | C'-A*B                         | 18     | 18     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|myproject                                         | (A*(B:0x3fd2b))'               | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                         | PCIN+A2*(B:0x2d5)              | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (A*(B:0x18b))'                 | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                         | (C:0xda800)+A2*(B:0x973)       | 16     | 13     | 21     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject                                         | (C:0x2c800)+A2*(B:0xb77)       | 16     | 13     | 19     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_14ns_16s_26ns_26_1_1_DSP48_4 | C+A*(B:0x138c)                 | 16     | 14     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject                                         | (C:0x62400)+(D'+A'')*(B:0x1c4) | 16     | 10     | 20     | 16     | 26     | 2    | 0    | 0    | 1    | 0     | 0    | 0    | 
+--------------------------------------------------+--------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:01:02 . Memory (MB): peak = 2787.230 ; gain = 641.824 ; free physical = 35717 ; free virtual = 82317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:01:05 . Memory (MB): peak = 2809.027 ; gain = 663.621 ; free physical = 35698 ; free virtual = 82297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:01:09 . Memory (MB): peak = 2820.395 ; gain = 674.988 ; free physical = 35691 ; free virtual = 82290
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:01:09 . Memory (MB): peak = 2820.395 ; gain = 674.988 ; free physical = 35691 ; free virtual = 82290
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:01:10 . Memory (MB): peak = 2820.395 ; gain = 674.988 ; free physical = 35685 ; free virtual = 82285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:01:10 . Memory (MB): peak = 2820.395 ; gain = 674.988 ; free physical = 35685 ; free virtual = 82285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:01:11 . Memory (MB): peak = 2820.395 ; gain = 674.988 ; free physical = 35686 ; free virtual = 82286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:01:11 . Memory (MB): peak = 2820.395 ; gain = 674.988 ; free physical = 35686 ; free virtual = 82286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|myproject   | grp_generic_sincos_16_6_s_fu_231/k_V_reg_394_pp0_iter7_reg_reg[1]        | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | grp_generic_sincos_16_6_s_fu_231/icmp_ln879_reg_402_pp0_iter7_reg_reg[0] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_16_6_s_fu_231/sign0_V_reg_379_pp0_iter7_reg_reg[0]    | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_16_6_s_fu_236/k_V_reg_394_pp0_iter7_reg_reg[1]        | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | grp_generic_sincos_16_6_s_fu_236/icmp_ln879_reg_402_pp0_iter7_reg_reg[0] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_16_6_s_fu_241/k_V_reg_394_pp0_iter7_reg_reg[1]        | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | grp_generic_sincos_16_6_s_fu_241/icmp_ln879_reg_402_pp0_iter7_reg_reg[0] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_16_6_s_fu_246/k_V_reg_394_pp0_iter7_reg_reg[1]        | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | grp_generic_sincos_16_6_s_fu_246/icmp_ln879_reg_402_pp0_iter7_reg_reg[0] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_16_6_s_fu_246/sign0_V_reg_379_pp0_iter7_reg_reg[0]    | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_16_6_s_fu_251/k_V_reg_394_pp0_iter7_reg_reg[1]        | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | grp_generic_sincos_16_6_s_fu_251/icmp_ln879_reg_402_pp0_iter7_reg_reg[0] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_16_6_s_fu_256/k_V_reg_394_pp0_iter7_reg_reg[1]        | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | grp_generic_sincos_16_6_s_fu_256/icmp_ln879_reg_402_pp0_iter7_reg_reg[0] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_16_6_s_fu_256/sign0_V_reg_379_pp0_iter7_reg_reg[0]    | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_16_6_s_fu_261/k_V_reg_394_pp0_iter7_reg_reg[1]        | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | grp_generic_sincos_16_6_s_fu_261/icmp_ln879_reg_402_pp0_iter7_reg_reg[0] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_16_6_s_fu_261/sign0_V_reg_379_pp0_iter7_reg_reg[0]    | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_16_6_s_fu_266/k_V_reg_394_pp0_iter7_reg_reg[1]        | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | grp_generic_sincos_16_6_s_fu_266/icmp_ln879_reg_402_pp0_iter7_reg_reg[0] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_16_6_s_fu_266/sign0_V_reg_379_pp0_iter7_reg_reg[0]    | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_16_6_s_fu_271/k_V_reg_394_pp0_iter7_reg_reg[1]        | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | grp_generic_sincos_16_6_s_fu_271/icmp_ln879_reg_402_pp0_iter7_reg_reg[0] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_16_6_s_fu_271/sign0_V_reg_379_pp0_iter7_reg_reg[0]    | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_16_6_s_fu_276/k_V_reg_394_pp0_iter7_reg_reg[1]        | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | grp_generic_sincos_16_6_s_fu_276/icmp_ln879_reg_402_pp0_iter7_reg_reg[0] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_16_6_s_fu_276/sign0_V_reg_379_pp0_iter7_reg_reg[0]    | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_16_6_s_fu_281/k_V_reg_394_pp0_iter7_reg_reg[1]        | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | grp_generic_sincos_16_6_s_fu_281/icmp_ln879_reg_402_pp0_iter7_reg_reg[0] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_16_6_s_fu_281/sign0_V_reg_379_pp0_iter7_reg_reg[0]    | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_16_6_s_fu_286/k_V_reg_394_pp0_iter7_reg_reg[1]        | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | grp_generic_sincos_16_6_s_fu_286/icmp_ln879_reg_402_pp0_iter7_reg_reg[0] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_16_6_s_fu_291/k_V_reg_394_pp0_iter7_reg_reg[1]        | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | grp_generic_sincos_16_6_s_fu_291/icmp_ln879_reg_402_pp0_iter7_reg_reg[0] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_16_6_s_fu_296/k_V_reg_394_pp0_iter7_reg_reg[1]        | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | grp_generic_sincos_16_6_s_fu_296/icmp_ln879_reg_402_pp0_iter7_reg_reg[0] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_16_6_s_fu_296/sign0_V_reg_379_pp0_iter7_reg_reg[0]    | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_16_6_s_fu_301/k_V_reg_394_pp0_iter7_reg_reg[1]        | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | grp_generic_sincos_16_6_s_fu_301/icmp_ln879_reg_402_pp0_iter7_reg_reg[0] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_16_6_s_fu_301/sign0_V_reg_379_pp0_iter7_reg_reg[0]    | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_16_6_s_fu_306/k_V_reg_394_pp0_iter7_reg_reg[1]        | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | grp_generic_sincos_16_6_s_fu_306/icmp_ln879_reg_402_pp0_iter7_reg_reg[0] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_16_6_s_fu_311/k_V_reg_394_pp0_iter7_reg_reg[1]        | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | grp_generic_sincos_16_6_s_fu_311/icmp_ln879_reg_402_pp0_iter7_reg_reg[0] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | p_Val2_3_reg_1430_pp0_iter8_reg_reg[15]                                  | 8      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myproject   | lhs_V_3_reg_1527_pp0_iter8_reg_reg[15]                                   | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myproject   | p_Val2_1_reg_1437_pp0_iter6_reg_reg[15]                                  | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myproject   | trunc_ln708_1_reg_1761_pp0_iter15_reg_reg[15]                            | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | outcos_V_4_reg_1599_pp0_iter11_reg_reg[11]                               | 3      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|myproject   | p_Val2_20_reg_1482_pp0_iter5_reg_reg[15]                                 | 3      | 13    | NO           | NO                 | YES               | 13     | 0       | 
|myproject   | p_Val2_2_reg_1452_pp0_iter7_reg_reg[15]                                  | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | 
+------------+--------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          |  2593|
|3     |DSP48E2         |    36|
|4     |DSP_ALU         |    76|
|5     |DSP_A_B_DATA    |    76|
|6     |DSP_C_DATA      |    76|
|7     |DSP_MULTIPLIER  |    76|
|8     |DSP_M_DATA      |    76|
|9     |DSP_OUTPUT      |    76|
|10    |DSP_PREADD      |    76|
|11    |DSP_PREADD_DATA |    76|
|12    |LUT1            |  1034|
|13    |LUT2            |  5849|
|14    |LUT3            |  9129|
|15    |LUT4            |  7576|
|16    |LUT5            |   848|
|17    |LUT6            |   662|
|18    |SRL16E          |   166|
|19    |FDRE            |  5898|
|20    |IBUF            |   100|
|21    |OBUF            |    88|
+------+----------------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------+
|      |Instance                                                        |Module                                                                                                                      |Cells |
+------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------+
|1     |top                                                             |                                                                                                                            | 34588|
|2     |  ret_V_30_reg_1681_reg                                         |mul_ln703_reg_1572_reg_funnel__2                                                                                            |     8|
|3     |  mul_ln703_reg_1572_reg                                        |mul_ln703_reg_1572_reg_funnel                                                                                               |     8|
|4     |  ret_V_31_reg_1620_reg                                         |ret_V_31_reg_1620_reg_funnel                                                                                                |     8|
|5     |  ret_V_32_reg_1686_reg                                         |ret_V_31_reg_1620_reg_funnel__1                                                                                             |     8|
|6     |  r_V_51_reg_1640_reg                                           |r_V_41_reg_1811_reg_funnel__5                                                                                               |     8|
|7     |  r_V_11_fu_772_p2                                              |r_V_33_fu_1072_p2__0_funnel__5                                                                                              |     8|
|8     |  r_V_11_reg_1701_reg                                           |r_V_39_reg_1806_reg_funnel__1                                                                                               |     8|
|9     |  r_V_12_reg_1766_reg                                           |r_V_13_reg_1821_reg_funnel__1                                                                                               |     8|
|10    |  r_V_12_fu_932_p2                                              |r_V_26_fu_716_p2__0_funnel__8                                                                                               |     8|
|11    |  r_V_12_reg_1766_reg__0                                        |r_V_39_reg_1806_reg_funnel__2                                                                                               |     8|
|12    |  r_V_13_reg_1821_reg                                           |r_V_13_reg_1821_reg_funnel                                                                                                  |     8|
|13    |  r_V_13_fu_1021_p2                                             |r_V_26_fu_716_p2__0_funnel__7                                                                                               |     8|
|14    |  r_V_13_reg_1821_reg__0                                        |r_V_39_reg_1806_reg_funnel__3                                                                                               |     8|
|15    |  r_V_22_reg_1562_reg                                           |r_V_15_reg_1646_reg_funnel__1                                                                                               |     8|
|16    |  r_V_26_fu_716_p2                                              |r_V_26_fu_716_p2__0_funnel__5                                                                                               |     8|
|17    |  r_V_26_reg_1656_reg                                           |r_V_26_reg_1656_reg_funnel                                                                                                  |     8|
|18    |  r_V_26_fu_716_p2__0                                           |r_V_26_fu_716_p2__0_funnel                                                                                                  |     8|
|19    |  r_V_26_reg_1656_reg__0                                        |r_V_26_reg_1656_reg_funnel__1                                                                                               |     8|
|20    |  r_V_28_reg_1661_reg                                           |r_V_41_reg_1811_reg_funnel__4                                                                                               |     8|
|21    |  r_V_17_reg_1651_reg                                           |r_V_15_reg_1646_reg_funnel__2                                                                                               |     8|
|22    |  mul_ln700_1_fu_948_p2                                         |r_V_26_fu_716_p2__0_funnel__4                                                                                               |     8|
|23    |  mul_ln700_1_fu_948_p2__0                                      |r_V_26_fu_716_p2__0_funnel__3                                                                                               |     8|
|24    |  mul_ln700_1_fu_948_p2__1                                      |r_V_26_fu_716_p2__0_funnel__2                                                                                               |     8|
|25    |  mul_ln700_1_fu_948_p2__2                                      |r_V_26_fu_716_p2__0_funnel__1                                                                                               |     8|
|26    |  r_V_15_reg_1646_reg                                           |r_V_15_reg_1646_reg_funnel                                                                                                  |     8|
|27    |  mul_ln728_1_reg_1666_reg                                      |mul_ln703_reg_1572_reg_funnel__1                                                                                            |     8|
|28    |  r_V_29_reg_1671_reg                                           |r_V_41_reg_1811_reg_funnel__2                                                                                               |     8|
|29    |  ret_V_41_reg_1736_reg                                         |r_V_42_reg_1841_reg_funnel__2                                                                                               |     8|
|30    |  r_V_30_fu_983_p2                                              |\myproject_mac_muladd_11ns_16s_26s_26_1_1_U14/myproject_mac_muladd_11ns_16s_26s_26_1_1_DSP48_5_U/p_funnel__1                |     8|
|31    |  r_V_30_reg_1791_reg                                           |r_V_30_reg_1791_reg_funnel                                                                                                  |     8|
|32    |  r_V_32_reg_1796_reg                                           |r_V_41_reg_1811_reg_funnel__1                                                                                               |     8|
|33    |  r_V_33_fu_1072_p2                                             |\myproject_mul_69s_24s_76_2_1_U7/myproject_mul_69s_24s_76_2_1_MulnS_0_U/tmp_product__0_funnel__1                            |     8|
|34    |  r_V_33_reg_1831_reg                                           |r_V_33_reg_1831_reg__0_funnel__1                                                                                            |     8|
|35    |  r_V_33_fu_1072_p2__0                                          |r_V_33_fu_1072_p2__0_funnel                                                                                                 |     8|
|36    |  r_V_33_reg_1831_reg__0                                        |r_V_33_reg_1831_reg__0_funnel                                                                                               |     8|
|37    |  r_V_35_reg_1836_reg                                           |r_V_41_reg_1811_reg_funnel__3                                                                                               |     8|
|38    |  r_V_36_reg_1746_reg                                           |r_V_42_reg_1841_reg_funnel__1                                                                                               |     8|
|39    |  r_V_39_fu_1002_p2                                             |r_V_33_fu_1072_p2__0_funnel__3                                                                                              |     8|
|40    |  r_V_39_reg_1806_reg                                           |r_V_39_reg_1806_reg_funnel                                                                                                  |     8|
|41    |  r_V_41_reg_1811_reg                                           |r_V_41_reg_1811_reg_funnel                                                                                                  |     8|
|42    |  r_V_42_reg_1841_reg                                           |r_V_42_reg_1841_reg_funnel                                                                                                  |     8|
|43    |  r_V_42_fu_1087_p2                                             |r_V_33_fu_1072_p2__0_funnel__2                                                                                              |     8|
|44    |  r_V_42_reg_1841_reg__0                                        |r_V_33_reg_1831_reg__0_funnel__5                                                                                            |     8|
|45    |  r_V_44_reg_1846_reg                                           |r_V_41_reg_1811_reg_funnel__6                                                                                               |     8|
|46    |  mul_ln1192_1_reg_1462_reg                                     |r_V_42_reg_1841_reg_funnel__5                                                                                               |     8|
|47    |  trunc_ln708_2_reg_1477_reg                                    |trunc_ln708_2_reg_1477_reg_funnel                                                                                           |     8|
|48    |  grp_generic_sincos_16_6_s_fu_231                              |generic_sincos_16_6_s                                                                                                       |  1518|
|49    |    grp_cordic_circ_apfixed_18_3_0_s_fu_70                      |cordic_circ_apfixed_18_3_0_s_93                                                                                             |  1238|
|50    |    myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_U3                |myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_94                                                                                |    61|
|51    |      myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_DSP48_1_U       |myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_DSP48_1_97                                                                        |    61|
|52    |    myproject_mul_mul_24ns_16ns_39_1_0_U2                       |myproject_mul_mul_24ns_16ns_39_1_0_95                                                                                       |     8|
|53    |      myproject_mul_mul_24ns_16ns_39_1_0_DSP48_0_U              |myproject_mul_mul_24ns_16ns_39_1_0_DSP48_0_96                                                                               |     8|
|54    |  grp_generic_sincos_16_6_s_fu_236                              |generic_sincos_16_6_s_0                                                                                                     |  1451|
|55    |    grp_cordic_circ_apfixed_18_3_0_s_fu_70                      |cordic_circ_apfixed_18_3_0_s_88                                                                                             |  1217|
|56    |    myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_U3                |myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_89                                                                                |    61|
|57    |      myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_DSP48_1_U       |myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_DSP48_1_92                                                                        |    61|
|58    |    myproject_mul_mul_24ns_16ns_39_1_0_U2                       |myproject_mul_mul_24ns_16ns_39_1_0_90                                                                                       |     8|
|59    |      myproject_mul_mul_24ns_16ns_39_1_0_DSP48_0_U              |myproject_mul_mul_24ns_16ns_39_1_0_DSP48_0_91                                                                               |     8|
|60    |  grp_generic_sincos_16_6_s_fu_241                              |generic_sincos_16_6_s_1                                                                                                     |  1444|
|61    |    grp_cordic_circ_apfixed_18_3_0_s_fu_70                      |cordic_circ_apfixed_18_3_0_s_83                                                                                             |  1217|
|62    |    myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_U3                |myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_84                                                                                |    61|
|63    |      myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_DSP48_1_U       |myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_DSP48_1_87                                                                        |    61|
|64    |    myproject_mul_mul_24ns_16ns_39_1_0_U2                       |myproject_mul_mul_24ns_16ns_39_1_0_85                                                                                       |     8|
|65    |      myproject_mul_mul_24ns_16ns_39_1_0_DSP48_0_U              |myproject_mul_mul_24ns_16ns_39_1_0_DSP48_0_86                                                                               |     8|
|66    |  grp_generic_sincos_16_6_s_fu_246                              |generic_sincos_16_6_s_2                                                                                                     |  1526|
|67    |    grp_cordic_circ_apfixed_18_3_0_s_fu_70                      |cordic_circ_apfixed_18_3_0_s_78                                                                                             |  1238|
|68    |    myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_U3                |myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_79                                                                                |    61|
|69    |      myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_DSP48_1_U       |myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_DSP48_1_82                                                                        |    61|
|70    |    myproject_mul_mul_24ns_16ns_39_1_0_U2                       |myproject_mul_mul_24ns_16ns_39_1_0_80                                                                                       |     8|
|71    |      myproject_mul_mul_24ns_16ns_39_1_0_DSP48_0_U              |myproject_mul_mul_24ns_16ns_39_1_0_DSP48_0_81                                                                               |     8|
|72    |  grp_generic_sincos_16_6_s_fu_251                              |generic_sincos_16_6_s_3                                                                                                     |  1429|
|73    |    grp_cordic_circ_apfixed_18_3_0_s_fu_70                      |cordic_circ_apfixed_18_3_0_s_73                                                                                             |  1217|
|74    |    myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_U3                |myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_74                                                                                |    61|
|75    |      myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_DSP48_1_U       |myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_DSP48_1_77                                                                        |    61|
|76    |    myproject_mul_mul_24ns_16ns_39_1_0_U2                       |myproject_mul_mul_24ns_16ns_39_1_0_75                                                                                       |     8|
|77    |      myproject_mul_mul_24ns_16ns_39_1_0_DSP48_0_U              |myproject_mul_mul_24ns_16ns_39_1_0_DSP48_0_76                                                                               |     8|
|78    |  grp_generic_sincos_16_6_s_fu_256                              |generic_sincos_16_6_s_4                                                                                                     |  1446|
|79    |    grp_cordic_circ_apfixed_18_3_0_s_fu_70                      |cordic_circ_apfixed_18_3_0_s_68                                                                                             |  1217|
|80    |    myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_U3                |myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_69                                                                                |    61|
|81    |      myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_DSP48_1_U       |myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_DSP48_1_72                                                                        |    61|
|82    |    myproject_mul_mul_24ns_16ns_39_1_0_U2                       |myproject_mul_mul_24ns_16ns_39_1_0_70                                                                                       |     8|
|83    |      myproject_mul_mul_24ns_16ns_39_1_0_DSP48_0_U              |myproject_mul_mul_24ns_16ns_39_1_0_DSP48_0_71                                                                               |     8|
|84    |  grp_generic_sincos_16_6_s_fu_261                              |generic_sincos_16_6_s_5                                                                                                     |  1430|
|85    |    grp_cordic_circ_apfixed_18_3_0_s_fu_70                      |cordic_circ_apfixed_18_3_0_s_63                                                                                             |  1217|
|86    |    myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_U3                |myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_64                                                                                |    61|
|87    |      myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_DSP48_1_U       |myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_DSP48_1_67                                                                        |    61|
|88    |    myproject_mul_mul_24ns_16ns_39_1_0_U2                       |myproject_mul_mul_24ns_16ns_39_1_0_65                                                                                       |     8|
|89    |      myproject_mul_mul_24ns_16ns_39_1_0_DSP48_0_U              |myproject_mul_mul_24ns_16ns_39_1_0_DSP48_0_66                                                                               |     8|
|90    |  grp_generic_sincos_16_6_s_fu_266                              |generic_sincos_16_6_s_6                                                                                                     |  1432|
|91    |    grp_cordic_circ_apfixed_18_3_0_s_fu_70                      |cordic_circ_apfixed_18_3_0_s_58                                                                                             |  1217|
|92    |    myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_U3                |myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_59                                                                                |    61|
|93    |      myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_DSP48_1_U       |myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_DSP48_1_62                                                                        |    61|
|94    |    myproject_mul_mul_24ns_16ns_39_1_0_U2                       |myproject_mul_mul_24ns_16ns_39_1_0_60                                                                                       |     8|
|95    |      myproject_mul_mul_24ns_16ns_39_1_0_DSP48_0_U              |myproject_mul_mul_24ns_16ns_39_1_0_DSP48_0_61                                                                               |     8|
|96    |  grp_generic_sincos_16_6_s_fu_271                              |generic_sincos_16_6_s_7                                                                                                     |  1432|
|97    |    grp_cordic_circ_apfixed_18_3_0_s_fu_70                      |cordic_circ_apfixed_18_3_0_s_53                                                                                             |  1217|
|98    |    myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_U3                |myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_54                                                                                |    61|
|99    |      myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_DSP48_1_U       |myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_DSP48_1_57                                                                        |    61|
|100   |    myproject_mul_mul_24ns_16ns_39_1_0_U2                       |myproject_mul_mul_24ns_16ns_39_1_0_55                                                                                       |     8|
|101   |      myproject_mul_mul_24ns_16ns_39_1_0_DSP48_0_U              |myproject_mul_mul_24ns_16ns_39_1_0_DSP48_0_56                                                                               |     8|
|102   |  grp_generic_sincos_16_6_s_fu_276                              |generic_sincos_16_6_s_8                                                                                                     |  1465|
|103   |    grp_cordic_circ_apfixed_18_3_0_s_fu_70                      |cordic_circ_apfixed_18_3_0_s_48                                                                                             |  1217|
|104   |    myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_U3                |myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_49                                                                                |    61|
|105   |      myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_DSP48_1_U       |myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_DSP48_1_52                                                                        |    61|
|106   |    myproject_mul_mul_24ns_16ns_39_1_0_U2                       |myproject_mul_mul_24ns_16ns_39_1_0_50                                                                                       |     8|
|107   |      myproject_mul_mul_24ns_16ns_39_1_0_DSP48_0_U              |myproject_mul_mul_24ns_16ns_39_1_0_DSP48_0_51                                                                               |     8|
|108   |  grp_generic_sincos_16_6_s_fu_281                              |generic_sincos_16_6_s_9                                                                                                     |  1416|
|109   |    grp_cordic_circ_apfixed_18_3_0_s_fu_70                      |cordic_circ_apfixed_18_3_0_s_43                                                                                             |  1217|
|110   |    myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_U3                |myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_44                                                                                |    61|
|111   |      myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_DSP48_1_U       |myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_DSP48_1_47                                                                        |    61|
|112   |    myproject_mul_mul_24ns_16ns_39_1_0_U2                       |myproject_mul_mul_24ns_16ns_39_1_0_45                                                                                       |     8|
|113   |      myproject_mul_mul_24ns_16ns_39_1_0_DSP48_0_U              |myproject_mul_mul_24ns_16ns_39_1_0_DSP48_0_46                                                                               |     8|
|114   |  grp_generic_sincos_16_6_s_fu_286                              |generic_sincos_16_6_s_10                                                                                                    |  1411|
|115   |    grp_cordic_circ_apfixed_18_3_0_s_fu_70                      |cordic_circ_apfixed_18_3_0_s_38                                                                                             |  1217|
|116   |    myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_U3                |myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_39                                                                                |    61|
|117   |      myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_DSP48_1_U       |myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_DSP48_1_42                                                                        |    61|
|118   |    myproject_mul_mul_24ns_16ns_39_1_0_U2                       |myproject_mul_mul_24ns_16ns_39_1_0_40                                                                                       |     8|
|119   |      myproject_mul_mul_24ns_16ns_39_1_0_DSP48_0_U              |myproject_mul_mul_24ns_16ns_39_1_0_DSP48_0_41                                                                               |     8|
|120   |  grp_generic_sincos_16_6_s_fu_291                              |generic_sincos_16_6_s_11                                                                                                    |  1411|
|121   |    grp_cordic_circ_apfixed_18_3_0_s_fu_70                      |cordic_circ_apfixed_18_3_0_s_33                                                                                             |  1217|
|122   |    myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_U3                |myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_34                                                                                |    61|
|123   |      myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_DSP48_1_U       |myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_DSP48_1_37                                                                        |    61|
|124   |    myproject_mul_mul_24ns_16ns_39_1_0_U2                       |myproject_mul_mul_24ns_16ns_39_1_0_35                                                                                       |     8|
|125   |      myproject_mul_mul_24ns_16ns_39_1_0_DSP48_0_U              |myproject_mul_mul_24ns_16ns_39_1_0_DSP48_0_36                                                                               |     8|
|126   |  grp_generic_sincos_16_6_s_fu_296                              |generic_sincos_16_6_s_12                                                                                                    |  1444|
|127   |    grp_cordic_circ_apfixed_18_3_0_s_fu_70                      |cordic_circ_apfixed_18_3_0_s_28                                                                                             |  1217|
|128   |    myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_U3                |myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_29                                                                                |    61|
|129   |      myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_DSP48_1_U       |myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_DSP48_1_32                                                                        |    61|
|130   |    myproject_mul_mul_24ns_16ns_39_1_0_U2                       |myproject_mul_mul_24ns_16ns_39_1_0_30                                                                                       |     8|
|131   |      myproject_mul_mul_24ns_16ns_39_1_0_DSP48_0_U              |myproject_mul_mul_24ns_16ns_39_1_0_DSP48_0_31                                                                               |     8|
|132   |  grp_generic_sincos_16_6_s_fu_301                              |generic_sincos_16_6_s_13                                                                                                    |  1432|
|133   |    grp_cordic_circ_apfixed_18_3_0_s_fu_70                      |cordic_circ_apfixed_18_3_0_s_23                                                                                             |  1217|
|134   |    myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_U3                |myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_24                                                                                |    61|
|135   |      myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_DSP48_1_U       |myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_DSP48_1_27                                                                        |    61|
|136   |    myproject_mul_mul_24ns_16ns_39_1_0_U2                       |myproject_mul_mul_24ns_16ns_39_1_0_25                                                                                       |     8|
|137   |      myproject_mul_mul_24ns_16ns_39_1_0_DSP48_0_U              |myproject_mul_mul_24ns_16ns_39_1_0_DSP48_0_26                                                                               |     8|
|138   |  grp_generic_sincos_16_6_s_fu_306                              |generic_sincos_16_6_s_14                                                                                                    |  1411|
|139   |    grp_cordic_circ_apfixed_18_3_0_s_fu_70                      |cordic_circ_apfixed_18_3_0_s_18                                                                                             |  1217|
|140   |    myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_U3                |myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_19                                                                                |    61|
|141   |      myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_DSP48_1_U       |myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_DSP48_1_22                                                                        |    61|
|142   |    myproject_mul_mul_24ns_16ns_39_1_0_U2                       |myproject_mul_mul_24ns_16ns_39_1_0_20                                                                                       |     8|
|143   |      myproject_mul_mul_24ns_16ns_39_1_0_DSP48_0_U              |myproject_mul_mul_24ns_16ns_39_1_0_DSP48_0_21                                                                               |     8|
|144   |  grp_generic_sincos_16_6_s_fu_311                              |generic_sincos_16_6_s_15                                                                                                    |  1411|
|145   |    grp_cordic_circ_apfixed_18_3_0_s_fu_70                      |cordic_circ_apfixed_18_3_0_s                                                                                                |  1217|
|146   |    myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_U3                |myproject_mac_mulsub_19ns_6ns_23ns_25_1_0                                                                                   |    61|
|147   |      myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_DSP48_1_U       |myproject_mac_mulsub_19ns_6ns_23ns_25_1_0_DSP48_1                                                                           |    61|
|148   |    myproject_mul_mul_24ns_16ns_39_1_0_U2                       |myproject_mul_mul_24ns_16ns_39_1_0                                                                                          |     8|
|149   |      myproject_mul_mul_24ns_16ns_39_1_0_DSP48_0_U              |myproject_mul_mul_24ns_16ns_39_1_0_DSP48_0                                                                                  |     8|
|150   |  myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_U20          |myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1                                                                            |    24|
|151   |    myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_DSP48_11_U |myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_DSP48_11                                                                   |    24|
|152   |      p                                                         |\myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_U20/myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_DSP48_11_U/p_funnel  |     8|
|153   |  myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_U39            |myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1                                                                              |    13|
|154   |    myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_DSP48_24_U   |myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_DSP48_24                                                                     |    13|
|155   |      p                                                         |\myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_U39/myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_DSP48_24_U/p_funnel      |     8|
|156   |  myproject_mac_mul_sub_17s_12s_22s_28_1_1_U25                  |myproject_mac_mul_sub_17s_12s_22s_28_1_1                                                                                    |    13|
|157   |    myproject_mac_mul_sub_17s_12s_22s_28_1_1_DSP48_16_U         |myproject_mac_mul_sub_17s_12s_22s_28_1_1_DSP48_16                                                                           |    13|
|158   |      p                                                         |\myproject_mac_mul_sub_17s_12s_22s_28_1_1_U25/myproject_mac_mul_sub_17s_12s_22s_28_1_1_DSP48_16_U/p_funnel                  |     8|
|159   |  myproject_mac_muladd_11ns_16s_26s_26_1_1_U14                  |myproject_mac_muladd_11ns_16s_26s_26_1_1                                                                                    |    29|
|160   |    myproject_mac_muladd_11ns_16s_26s_26_1_1_DSP48_5_U          |myproject_mac_muladd_11ns_16s_26s_26_1_1_DSP48_5                                                                            |    29|
|161   |      p                                                         |\myproject_mac_muladd_11ns_16s_26s_26_1_1_U14/myproject_mac_muladd_11ns_16s_26s_26_1_1_DSP48_5_U/p_funnel                   |     8|
|162   |  myproject_mac_muladd_13ns_16s_19ns_26_1_1_U17                 |myproject_mac_muladd_13ns_16s_19ns_26_1_1                                                                                   |     8|
|163   |    myproject_mac_muladd_13ns_16s_19ns_26_1_1_DSP48_8_U         |myproject_mac_muladd_13ns_16s_19ns_26_1_1_DSP48_8                                                                           |     8|
|164   |      p                                                         |\myproject_mac_muladd_13ns_16s_19ns_26_1_1_U17/myproject_mac_muladd_13ns_16s_19ns_26_1_1_DSP48_8_U/p_funnel                 |     8|
|165   |  myproject_mac_muladd_13ns_16s_21ns_26_1_1_U15                 |myproject_mac_muladd_13ns_16s_21ns_26_1_1                                                                                   |     8|
|166   |    myproject_mac_muladd_13ns_16s_21ns_26_1_1_DSP48_6_U         |myproject_mac_muladd_13ns_16s_21ns_26_1_1_DSP48_6                                                                           |     8|
|167   |      p                                                         |\myproject_mac_muladd_13ns_16s_19ns_26_1_1_U17/myproject_mac_muladd_13ns_16s_19ns_26_1_1_DSP48_8_U/p_funnel__1              |     8|
|168   |  myproject_mac_muladd_14ns_16s_26ns_26_1_1_U13                 |myproject_mac_muladd_14ns_16s_26ns_26_1_1                                                                                   |    40|
|169   |    myproject_mac_muladd_14ns_16s_26ns_26_1_1_DSP48_4_U         |myproject_mac_muladd_14ns_16s_26ns_26_1_1_DSP48_4                                                                           |    40|
|170   |      p                                                         |r_V_42_reg_1841_reg_funnel__3                                                                                               |     8|
|171   |  myproject_mac_muladd_16s_12s_26s_28_1_1_U35                   |myproject_mac_muladd_16s_12s_26s_28_1_1                                                                                     |     8|
|172   |    myproject_mac_muladd_16s_12s_26s_28_1_1_DSP48_22_U          |myproject_mac_muladd_16s_12s_26s_28_1_1_DSP48_22                                                                            |     8|
|173   |      p                                                         |\myproject_mac_muladd_16s_12s_26s_28_1_1_U35/myproject_mac_muladd_16s_12s_26s_28_1_1_DSP48_22_U/p_funnel                    |     8|
|174   |  myproject_mac_mulsub_18s_18s_26ns_26_1_1_U18                  |myproject_mac_mulsub_18s_18s_26ns_26_1_1                                                                                    |    16|
|175   |    myproject_mac_mulsub_18s_18s_26ns_26_1_1_DSP48_9_U          |myproject_mac_mulsub_18s_18s_26ns_26_1_1_DSP48_9                                                                            |    16|
|176   |      p                                                         |r_V_33_reg_1831_reg__0_funnel__8                                                                                            |     8|
|177   |  myproject_mul_68s_24s_86_2_1_U10                              |myproject_mul_68s_24s_86_2_1                                                                                                |   149|
|178   |    myproject_mul_68s_24s_86_2_1_MulnS_3_U                      |myproject_mul_68s_24s_86_2_1_MulnS_3                                                                                        |   149|
|179   |      tmp_product                                               |\myproject_mul_69s_24s_76_2_1_U7/myproject_mul_69s_24s_76_2_1_MulnS_0_U/tmp_product__0_funnel__5                            |     8|
|180   |      p_tmp_reg                                                 |r_V_33_reg_1831_reg__0_funnel__7                                                                                            |     8|
|181   |      tmp_product__0                                            |r_V_33_fu_1072_p2__0_funnel__4                                                                                              |     8|
|182   |      p_tmp_reg__0                                              |r_V_33_reg_1831_reg__0_funnel__6                                                                                            |     8|
|183   |  myproject_mul_69s_24s_76_2_1_U7                               |myproject_mul_69s_24s_76_2_1                                                                                                |   191|
|184   |    myproject_mul_69s_24s_76_2_1_MulnS_0_U                      |myproject_mul_69s_24s_76_2_1_MulnS_0                                                                                        |   191|
|185   |      tmp_product                                               |\myproject_mul_69s_24s_76_2_1_U7/myproject_mul_69s_24s_76_2_1_MulnS_0_U/tmp_product__0_funnel__4                            |     8|
|186   |      p_tmp_reg                                                 |r_V_33_reg_1831_reg__0_funnel__2                                                                                            |     8|
|187   |      tmp_product__0                                            |\myproject_mul_69s_24s_76_2_1_U7/myproject_mul_69s_24s_76_2_1_MulnS_0_U/tmp_product__0_funnel                               |     8|
|188   |      p_tmp_reg__0                                              |r_V_33_reg_1831_reg__0_funnel__9                                                                                            |     8|
|189   |  myproject_mul_72s_12s_76_2_1_U8                               |myproject_mul_72s_12s_76_2_1                                                                                                |   142|
|190   |    myproject_mul_72s_12s_76_2_1_MulnS_1_U                      |myproject_mul_72s_12s_76_2_1_MulnS_1                                                                                        |   142|
|191   |      tmp_product                                               |\myproject_mul_72s_12s_76_2_1_U8/myproject_mul_72s_12s_76_2_1_MulnS_1_U/tmp_product_funnel                                  |     8|
|192   |      p_tmp_reg                                                 |\myproject_mul_72s_12s_76_2_1_U8/myproject_mul_72s_12s_76_2_1_MulnS_1_U/p_tmp_reg_funnel                                    |     8|
|193   |      tmp_product__0                                            |\myproject_mul_72s_12s_76_2_1_U8/myproject_mul_72s_12s_76_2_1_MulnS_1_U/tmp_product__0_funnel                               |     8|
|194   |      p_tmp_reg__0                                              |\myproject_mul_72s_12s_76_2_1_U8/myproject_mul_72s_12s_76_2_1_MulnS_1_U/p_tmp_reg__0_funnel                                 |     8|
|195   |  myproject_mul_80s_24s_96_2_1_U9                               |myproject_mul_80s_24s_96_2_1                                                                                                |   207|
|196   |    myproject_mul_80s_24s_96_2_1_MulnS_2_U                      |myproject_mul_80s_24s_96_2_1_MulnS_2                                                                                        |   207|
|197   |      p_tmp_reg                                                 |r_V_42_reg_1841_reg_funnel__4                                                                                               |     8|
|198   |      tmp_product                                               |\myproject_mul_69s_24s_76_2_1_U7/myproject_mul_69s_24s_76_2_1_MulnS_0_U/tmp_product__0_funnel__3                            |     8|
|199   |      p_tmp_reg__0                                              |r_V_33_reg_1831_reg__0_funnel__4                                                                                            |     8|
|200   |      tmp_product__0                                            |r_V_33_fu_1072_p2__0_funnel__1                                                                                              |     8|
|201   |      p_tmp_reg__1                                              |r_V_33_reg_1831_reg__0_funnel__3                                                                                            |     8|
|202   |  myproject_mul_mul_12s_12s_24_1_1_U38                          |myproject_mul_mul_12s_12s_24_1_1                                                                                            |     8|
|203   |    myproject_mul_mul_12s_12s_24_1_1_DSP48_17_U                 |myproject_mul_mul_12s_12s_24_1_1_DSP48_17_17                                                                                |     8|
|204   |      p_cvt                                                     |r_V_26_fu_716_p2__0_funnel__6                                                                                               |     8|
|205   |  myproject_mul_mul_12s_12s_24_1_1_U40                          |myproject_mul_mul_12s_12s_24_1_1_16                                                                                         |    34|
|206   |    myproject_mul_mul_12s_12s_24_1_1_DSP48_17_U                 |myproject_mul_mul_12s_12s_24_1_1_DSP48_17                                                                                   |    34|
|207   |      p_cvt                                                     |r_V_26_fu_716_p2__0_funnel__9                                                                                               |     8|
|208   |  myproject_mul_mul_18s_18s_36_1_1_U23                          |myproject_mul_mul_18s_18s_36_1_1                                                                                            |    15|
|209   |    myproject_mul_mul_18s_18s_36_1_1_DSP48_14_U                 |myproject_mul_mul_18s_18s_36_1_1_DSP48_14                                                                                   |    15|
|210   |      p_cvt                                                     |\myproject_mul_69s_24s_76_2_1_U7/myproject_mul_69s_24s_76_2_1_MulnS_0_U/tmp_product__0_funnel__2                            |     8|
|211   |  myproject_mul_mul_7ns_16s_22_1_1_U34                          |myproject_mul_mul_7ns_16s_22_1_1                                                                                            |    34|
|212   |    myproject_mul_mul_7ns_16s_22_1_1_DSP48_21_U                 |myproject_mul_mul_7ns_16s_22_1_1_DSP48_21                                                                                   |    34|
|213   |      p_cvt                                                     |\myproject_mul_mul_7ns_16s_22_1_1_U34/myproject_mul_mul_7ns_16s_22_1_1_DSP48_21_U/p_cvt_funnel                              |     8|
+------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:01:11 . Memory (MB): peak = 2820.395 ; gain = 674.988 ; free physical = 35686 ; free virtual = 82286
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:01:11 . Memory (MB): peak = 2820.395 ; gain = 674.988 ; free physical = 35686 ; free virtual = 82285
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:01:11 . Memory (MB): peak = 2820.398 ; gain = 674.988 ; free physical = 35736 ; free virtual = 82336
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2830.301 ; gain = 0.000 ; free physical = 35727 ; free virtual = 82327
INFO: [Netlist 29-17] Analyzing 2806 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3039.734 ; gain = 0.000 ; free physical = 35598 ; free virtual = 82197
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 213 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 112 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 100 instances

INFO: [Common 17-83] Releasing license: Synthesis
223 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:28 . Memory (MB): peak = 3039.734 ; gain = 902.602 ; free physical = 35754 ; free virtual = 82353
# report_utilization -file vivado_synth.rpt
INFO: [Common 17-206] Exiting Vivado at Sun Feb 26 16:00:54 2023...
***** VIVADO SYNTHESIS COMPLETED IN 0h1m50s *****
INFO: [HLS 200-112] Total elapsed time: 222.35 seconds; peak allocated memory: 397.897 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Feb 26 16:01:05 2023...
