{#-
  inst vd, vs2, rs1, vm; vm mask is optional

  eew(vd, vs2) = 2*sew, eew(src1) = sew,
  src1 is sign-extended/truncated from X[rs1]

  NOTE: truncation from X[rs1] is actually impossible

  NOTE: it computes vd[i] = op(vs2[i], X[rs1])
  the order of rs1/vs2 is swapped compared to ordinary riscv inst.
-#}
{%- macro vwop_wx_body(name, compute) %}
  if !isEnabled_VS() then
    return IllegalInstruction();
  end
  if VTYPE.ill then
    return IllegalInstruction();
  end
  if !IsZero(VSTART) then
    return IllegalInstruction();
  end

  let vd: VRegIdx = UInt(GetRD(instruction));
  let vs2: VRegIdx = UInt(GetRS2(instruction));
  let rs1: XRegIdx = UInt(GetRS1(instruction));
  let vm: bit = GetVM(instruction);

  let vl: integer = VL;
  let sew: integer{8, 16, 32, 64} = VTYPE.sew;
  let (vreg_w_align: integer{1, 2, 4, 8}, valid: boolean) = getAlignWiden(VTYPE);

  if sew >= 64 then
    // 2*sew is too large
    return IllegalInstruction();
  end

  if vm == '0' && vd == 0 then
    // overlap with mask
    return IllegalInstruction();
  end
  if !valid then
    // 2*lmul is too large
    return IllegalInstruction();
  end
  if vd MOD vreg_w_align != 0 then
    // vd is not aligned with 2*lmul group
    return IllegalInstruction();
  end
  if vs2 MOD vreg_w_align != 0 then
    // vs2 is not aligned with lmul group
    return IllegalInstruction();
  end

  case sew of
    when 8 => begin
      let SEW = 8;
      let src1 : bits(8) = SInt(X[rs1])[7:0];
      for idx = 0 to vl - 1 do
        if vm != '0' || V0_MASK[idx] then
          let src2 : bits(16) = VRF_16[vs2, idx];
          let res : bits(16) = {{compute}};
          VRF_16[vd, idx] = res;
        end
      end
    end

    when 16 => begin
      let SEW = 16;
      let src1 : bits(16) = SInt(X[rs1])[15:0];
      for idx = 0 to vl - 1 do
        if vm != '0' || V0_MASK[idx] then
          let src2 : bits(32) = VRF_32[vs2, idx];
          let res : bits(32) = {{compute}};
          VRF_32[vd, idx] = res;
        end
      end
    end

    when 32 => Todo("support sew=64");

    otherwise => Unreachable();
  end

  logWrite_VREG_elmul(vd, vreg_w_align);

  makeDirty_VS();
  clear_VSTART();
  PC = PC + 4;
  return Retired();
{% endmacro -%}

func Execute_VWADD_WX(instruction: bits(32)) => Result
begin
{{- vwop_wx_body("vwadd_wx", "src2 + SignExtend(src1, 2*SEW)") -}}
end

func Execute_VWADDU_WX(instruction: bits(32)) => Result
begin
{{- vwop_wx_body("vwaddu_wx", "src2 + ZeroExtend(src1, 2*SEW)") -}}
end

func Execute_VWSUB_WX(instruction: bits(32)) => Result
begin
{{- vwop_wx_body("vwsub_wx", "src2 - SignExtend(src1, 2*SEW)") -}}
end

func Execute_VWSUBU_WX(instruction: bits(32)) => Result
begin
{{- vwop_wx_body("vwsubu_wx", "src2 - ZeroExtend(src1, 2*SEW)") -}}
end
