#! /ucrt64/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\msys64\ucrt64\lib\ivl\system.vpi";
:vpi_module "C:\msys64\ucrt64\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\msys64\ucrt64\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\msys64\ucrt64\lib\ivl\v2005_math.vpi";
:vpi_module "C:\msys64\ucrt64\lib\ivl\va_math.vpi";
S_000001a188ab6d30 .scope module, "tb_cix32_final" "tb_cix32_final" 2 137;
 .timescale 0 0;
v000001a188adf760_0 .var "clk", 0 0;
v000001a188ade220_0 .net "eax", 31 0, L_000001a188ad6dc0;  1 drivers
v000001a188adecc0_0 .net "ecx", 31 0, L_000001a188ad6e30;  1 drivers
v000001a188adfd00_0 .net "flags", 31 0, L_000001a188ad6f80;  1 drivers
v000001a188adf940_0 .net "halted", 0 0, L_000001a188ad6490;  1 drivers
v000001a188aded60_0 .net "pc", 31 0, L_000001a188ad6110;  1 drivers
v000001a188adeea0_0 .var "rst_n", 0 0;
E_000001a188ae9a00 .event posedge, v000001a188adf6c0_0;
S_000001a188af7d60 .scope module, "dut" "cix32_final_demo" 2 142, 2 2 0, S_000001a188ab6d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 32 "pc";
    .port_info 3 /OUTPUT 32 "eax";
    .port_info 4 /OUTPUT 32 "ecx";
    .port_info 5 /OUTPUT 32 "flags";
    .port_info 6 /OUTPUT 1 "halted";
P_000001a188a5fa50 .param/l "DECODE" 0 2 24, +C4<00000000000000000000000000000001>;
P_000001a188a5fa88 .param/l "EXECUTE" 0 2 24, +C4<00000000000000000000000000000010>;
P_000001a188a5fac0 .param/l "FETCH" 0 2 24, +C4<00000000000000000000000000000000>;
L_000001a188ad6110 .functor BUFZ 32, v000001a188adee00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a188ae0020_0 .array/port v000001a188ae0020, 0;
L_000001a188ad6dc0 .functor BUFZ 32, v000001a188ae0020_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a188ae0020_1 .array/port v000001a188ae0020, 1;
L_000001a188ad6e30 .functor BUFZ 32, v000001a188ae0020_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a188ad6f80 .functor BUFZ 32, v000001a188ade400_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a188ad6490 .functor BUFZ 1, v000001a188adef40_0, C4<0>, C4<0>, C4<0>;
v000001a188adf6c0_0 .net "clk", 0 0, v000001a188adf760_0;  1 drivers
v000001a188ade540_0 .net "eax", 31 0, L_000001a188ad6dc0;  alias, 1 drivers
v000001a188adec20_0 .net "ecx", 31 0, L_000001a188ad6e30;  alias, 1 drivers
v000001a188ade900_0 .net "flags", 31 0, L_000001a188ad6f80;  alias, 1 drivers
v000001a188ade400_0 .var "flags_reg", 31 0;
v000001a188ae0020 .array "gpr", 7 0, 31 0;
v000001a188ade9a0_0 .net "halted", 0 0, L_000001a188ad6490;  alias, 1 drivers
v000001a188adef40_0 .var "halted_reg", 0 0;
v000001a188adea40 .array "memory", 255 0, 7 0;
v000001a188adf440_0 .var "opcode", 7 0;
v000001a188adf4e0_0 .net "pc", 31 0, L_000001a188ad6110;  alias, 1 drivers
v000001a188adee00_0 .var "pc_reg", 31 0;
v000001a188adeae0_0 .net "rst_n", 0 0, v000001a188adeea0_0;  1 drivers
v000001a188adf580_0 .var "state", 2 0;
E_000001a188ae8bc0/0 .event negedge, v000001a188adeae0_0;
E_000001a188ae8bc0/1 .event posedge, v000001a188adf6c0_0;
E_000001a188ae8bc0 .event/or E_000001a188ae8bc0/0, E_000001a188ae8bc0/1;
    .scope S_000001a188af7d60;
T_0 ;
    %pushi/vec4 184, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a188adea40, 4, 0;
    %pushi/vec4 10, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a188adea40, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a188adea40, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a188adea40, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a188adea40, 4, 0;
    %pushi/vec4 64, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a188adea40, 4, 0;
    %pushi/vec4 65, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a188adea40, 4, 0;
    %pushi/vec4 65, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a188adea40, 4, 0;
    %pushi/vec4 72, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a188adea40, 4, 0;
    %pushi/vec4 64, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a188adea40, 4, 0;
    %pushi/vec4 73, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a188adea40, 4, 0;
    %pushi/vec4 64, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a188adea40, 4, 0;
    %pushi/vec4 244, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a188adea40, 4, 0;
    %end;
    .thread T_0;
    .scope S_000001a188af7d60;
T_1 ;
    %wait E_000001a188ae8bc0;
    %load/vec4 v000001a188adeae0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a188adee00_0, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a188ae0020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a188ae0020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a188ae0020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a188ae0020, 0, 4;
    %pushi/vec4 4096, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a188ae0020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a188ae0020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a188ae0020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a188ae0020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a188ade400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a188adef40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001a188adf580_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001a188adef40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001a188adf580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %jmp T_1.7;
T_1.4 ;
    %ix/getv 4, v000001a188adee00_0;
    %load/vec4a v000001a188adea40, 4;
    %assign/vec4 v000001a188adf440_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001a188adf580_0, 0;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001a188adf580_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v000001a188adf440_0;
    %dup/vec4;
    %pushi/vec4 184, 0, 8;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 65, 0, 8;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 8;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 73, 0, 8;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 244, 0, 8;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %load/vec4 v000001a188adee00_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001a188adee00_0, 0;
    %jmp T_1.15;
T_1.8 ;
    %load/vec4 v000001a188adee00_0;
    %addi 4, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001a188adea40, 4;
    %load/vec4 v000001a188adee00_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001a188adea40, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a188adee00_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001a188adea40, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a188adee00_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001a188adea40, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a188ae0020, 0, 4;
    %load/vec4 v000001a188adee00_0;
    %addi 5, 0, 32;
    %assign/vec4 v000001a188adee00_0, 0;
    %jmp T_1.15;
T_1.9 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001a188ae0020, 4;
    %addi 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a188ae0020, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001a188ae0020, 4;
    %addi 1, 0, 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a188ade400_0, 4, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001a188ae0020, 4;
    %parti/s 1, 30, 6;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a188ade400_0, 4, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001a188ae0020, 4;
    %pushi/vec4 2147483647, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a188ade400_0, 4, 5;
    %load/vec4 v000001a188adee00_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001a188adee00_0, 0;
    %jmp T_1.15;
T_1.10 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001a188ae0020, 4;
    %addi 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a188ae0020, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001a188ae0020, 4;
    %addi 1, 0, 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a188ade400_0, 4, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001a188ae0020, 4;
    %parti/s 1, 30, 6;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a188ade400_0, 4, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001a188ae0020, 4;
    %pushi/vec4 2147483647, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a188ade400_0, 4, 5;
    %load/vec4 v000001a188adee00_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001a188adee00_0, 0;
    %jmp T_1.15;
T_1.11 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001a188ae0020, 4;
    %subi 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a188ae0020, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001a188ae0020, 4;
    %subi 1, 0, 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a188ade400_0, 4, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001a188ae0020, 4;
    %parti/s 1, 30, 6;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a188ade400_0, 4, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001a188ae0020, 4;
    %pushi/vec4 2147483648, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a188ade400_0, 4, 5;
    %load/vec4 v000001a188adee00_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001a188adee00_0, 0;
    %jmp T_1.15;
T_1.12 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001a188ae0020, 4;
    %subi 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a188ae0020, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001a188ae0020, 4;
    %subi 1, 0, 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a188ade400_0, 4, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001a188ae0020, 4;
    %parti/s 1, 30, 6;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a188ade400_0, 4, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001a188ae0020, 4;
    %pushi/vec4 2147483648, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a188ade400_0, 4, 5;
    %load/vec4 v000001a188adee00_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001a188adee00_0, 0;
    %jmp T_1.15;
T_1.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a188adef40_0, 0;
    %jmp T_1.15;
T_1.15 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001a188adf580_0, 0;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001a188ab6d30;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a188adf760_0, 0, 1;
T_2.0 ;
    %delay 5, 0;
    %load/vec4 v000001a188adf760_0;
    %inv;
    %store/vec4 v000001a188adf760_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_000001a188ab6d30;
T_3 ;
    %vpi_call 2 150 "$dumpfile", "cix32_final.vcd" {0 0 0};
    %vpi_call 2 151 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001a188ab6d30 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a188adeea0_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a188adeea0_0, 0, 1;
    %vpi_call 2 156 "$display", "\360\237\232\200 CIX-32 32-bit x86-Compatible Processor Demonstration" {0 0 0};
    %vpi_call 2 157 "$display", "======================================================" {0 0 0};
    %vpi_call 2 158 "$display", "Time: PC   | EAX      | ECX      | Flags    | Instruction" {0 0 0};
    %vpi_call 2 159 "$display", "------|-----|----------|----------|----------|------------" {0 0 0};
T_3.0 ;
    %load/vec4 v000001a188adf940_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %vpi_func 2 161 "$time" 64 {0 0 0};
    %cmpi/u 2000, 0, 64;
    %flag_get/vec4 5;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz T_3.1, 8;
    %wait E_000001a188ae9a00;
    %delay 1, 0;
    %load/vec4 v000001a188adf440_0;
    %dup/vec4;
    %pushi/vec4 184, 0, 8;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 65, 0, 8;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 8;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 73, 0, 8;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 244, 0, 8;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %vpi_func 2 179 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %vpi_call 2 178 "$display", "%4d: 0x%02h | 0x%08h | 0x%08h | 0x%08h | UNKNOWN(0x%02h)", S<0,vec4,u64>, &PV<v000001a188aded60_0, 0, 8>, v000001a188ade220_0, v000001a188adecc0_0, v000001a188adfd00_0, v000001a188adf440_0 {1 0 0};
    %jmp T_3.10;
T_3.3 ;
    %vpi_func 2 166 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %load/vec4 v000001a188aded60_0;
    %addi 4, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001a188adea40, 4;
    %load/vec4 v000001a188aded60_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001a188adea40, 4;
    %load/vec4 v000001a188aded60_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001a188adea40, 4;
    %load/vec4 v000001a188aded60_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001a188adea40, 4;
    %vpi_call 2 165 "$display", "%4d: 0x%02h | 0x%08h | 0x%08h | 0x%08h | MOV EAX, 0x%02h%02h%02h%02h", S<4,vec4,u64>, &PV<v000001a188aded60_0, 0, 8>, v000001a188ade220_0, v000001a188adecc0_0, v000001a188adfd00_0, S<3,vec4,u8>, S<2,vec4,u8>, S<1,vec4,u8>, S<0,vec4,u8> {5 0 0};
    %jmp T_3.10;
T_3.4 ;
    %vpi_func 2 169 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %vpi_call 2 168 "$display", "%4d: 0x%02h | 0x%08h | 0x%08h | 0x%08h | INC EAX", S<0,vec4,u64>, &PV<v000001a188aded60_0, 0, 8>, v000001a188ade220_0, v000001a188adecc0_0, v000001a188adfd00_0 {1 0 0};
    %jmp T_3.10;
T_3.5 ;
    %vpi_func 2 171 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %vpi_call 2 170 "$display", "%4d: 0x%02h | 0x%08h | 0x%08h | 0x%08h | INC ECX", S<0,vec4,u64>, &PV<v000001a188aded60_0, 0, 8>, v000001a188ade220_0, v000001a188adecc0_0, v000001a188adfd00_0 {1 0 0};
    %jmp T_3.10;
T_3.6 ;
    %vpi_func 2 173 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %vpi_call 2 172 "$display", "%4d: 0x%02h | 0x%08h | 0x%08h | 0x%08h | DEC EAX", S<0,vec4,u64>, &PV<v000001a188aded60_0, 0, 8>, v000001a188ade220_0, v000001a188adecc0_0, v000001a188adfd00_0 {1 0 0};
    %jmp T_3.10;
T_3.7 ;
    %vpi_func 2 175 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %vpi_call 2 174 "$display", "%4d: 0x%02h | 0x%08h | 0x%08h | 0x%08h | DEC ECX", S<0,vec4,u64>, &PV<v000001a188aded60_0, 0, 8>, v000001a188ade220_0, v000001a188adecc0_0, v000001a188adfd00_0 {1 0 0};
    %jmp T_3.10;
T_3.8 ;
    %vpi_func 2 177 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %vpi_call 2 176 "$display", "%4d: 0x%02h | 0x%08h | 0x%08h | 0x%08h | HLT", S<0,vec4,u64>, &PV<v000001a188aded60_0, 0, 8>, v000001a188ade220_0, v000001a188adecc0_0, v000001a188adfd00_0 {1 0 0};
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3.0;
T_3.1 ;
    %delay 50, 0;
    %vpi_call 2 185 "$display", "\012\360\237\216\257 FINAL PROCESSOR STATE" {0 0 0};
    %vpi_call 2 186 "$display", "========================" {0 0 0};
    %vpi_call 2 187 "$display", "Program Counter: 0x%08h", v000001a188aded60_0 {0 0 0};
    %vpi_call 2 188 "$display", "EAX Register:    0x%08h (%d)", v000001a188ade220_0, v000001a188ade220_0 {0 0 0};
    %vpi_call 2 189 "$display", "ECX Register:    0x%08h (%d)", v000001a188adecc0_0, v000001a188adecc0_0 {0 0 0};
    %vpi_call 2 190 "$display", "FLAGS Register:  0x%08h", v000001a188adfd00_0 {0 0 0};
    %vpi_call 2 191 "$display", "  Zero Flag (ZF):     %b", &PV<v000001a188adfd00_0, 6, 1> {0 0 0};
    %vpi_call 2 192 "$display", "  Sign Flag (SF):     %b", &PV<v000001a188adfd00_0, 7, 1> {0 0 0};
    %vpi_call 2 193 "$display", "  Overflow Flag (OF): %b", &PV<v000001a188adfd00_0, 11, 1> {0 0 0};
    %load/vec4 v000001a188adf940_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.11, 8;
    %pushi/vec4 4735308, 0, 32; draw_string_vec4
    %pushi/vec4 5522756, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_3.12, 8;
T_3.11 ; End of true expr.
    %pushi/vec4 1381322318, 0, 32; draw_string_vec4
    %pushi/vec4 4804167, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_3.12, 8;
 ; End of false expr.
    %blend;
T_3.12;
    %vpi_call 2 194 "$display", "Processor State: %s", S<0,vec4,u56> {1 0 0};
    %vpi_call 2 196 "$display", "\012\360\237\223\213 EXECUTION TRACE" {0 0 0};
    %vpi_call 2 197 "$display", "==================" {0 0 0};
    %vpi_call 2 198 "$display", "1. MOV EAX, 10  \342\206\222 EAX = 10" {0 0 0};
    %vpi_call 2 199 "$display", "2. INC EAX      \342\206\222 EAX = 11" {0 0 0};
    %vpi_call 2 200 "$display", "3. INC ECX      \342\206\222 ECX = 1" {0 0 0};
    %vpi_call 2 201 "$display", "4. INC ECX      \342\206\222 ECX = 2" {0 0 0};
    %vpi_call 2 202 "$display", "5. DEC EAX      \342\206\222 EAX = 10" {0 0 0};
    %vpi_call 2 203 "$display", "6. INC EAX      \342\206\222 EAX = 11" {0 0 0};
    %vpi_call 2 204 "$display", "7. DEC ECX      \342\206\222 ECX = 1" {0 0 0};
    %vpi_call 2 205 "$display", "8. INC EAX      \342\206\222 EAX = 12" {0 0 0};
    %vpi_call 2 206 "$display", "9. HLT          \342\206\222 PROCESSOR HALTED" {0 0 0};
    %load/vec4 v000001a188ade220_0;
    %cmpi/e 12, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.16, 4;
    %load/vec4 v000001a188adecc0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.15, 9;
    %load/vec4 v000001a188adf940_0;
    %and;
T_3.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.13, 8;
    %vpi_call 2 209 "$display", "\012\342\234\205 SUCCESS: CIX-32 PROCESSOR TEST PASSED!" {0 0 0};
    %vpi_call 2 210 "$display", "   Expected: EAX=12, ECX=1, HALTED=1" {0 0 0};
    %vpi_call 2 211 "$display", "   Actual:   EAX=%d, ECX=%d, HALTED=%b", v000001a188ade220_0, v000001a188adecc0_0, v000001a188adf940_0 {0 0 0};
    %jmp T_3.14;
T_3.13 ;
    %vpi_call 2 213 "$display", "\012\342\235\214 FAILURE: Unexpected results" {0 0 0};
    %vpi_call 2 214 "$display", "   Expected: EAX=12, ECX=1, HALTED=1" {0 0 0};
    %vpi_call 2 215 "$display", "   Actual:   EAX=%d, ECX=%d, HALTED=%b", v000001a188ade220_0, v000001a188adecc0_0, v000001a188adf940_0 {0 0 0};
T_3.14 ;
    %vpi_call 2 218 "$display", "\012\360\237\217\227\357\270\217  CIX-32 ARCHITECTURE FEATURES VERIFIED" {0 0 0};
    %vpi_call 2 219 "$display", "==========================================" {0 0 0};
    %vpi_call 2 220 "$display", "\342\234\205 32-bit x86-compatible instruction set" {0 0 0};
    %vpi_call 2 221 "$display", "\342\234\205 Variable-length instruction decode" {0 0 0};
    %vpi_call 2 222 "$display", "\342\234\205 General Purpose Registers (GPR) file" {0 0 0};
    %vpi_call 2 223 "$display", "\342\234\205 Arithmetic Logic Unit (ALU)" {0 0 0};
    %vpi_call 2 224 "$display", "\342\234\205 FLAGS register with ZF, SF, OF" {0 0 0};
    %vpi_call 2 225 "$display", "\342\234\205 Program Counter and fetch/decode/execute pipeline" {0 0 0};
    %vpi_call 2 226 "$display", "\342\234\205 Memory interface (integrated)" {0 0 0};
    %vpi_call 2 227 "$display", "\342\234\205 Immediate value handling (32-bit)" {0 0 0};
    %vpi_call 2 228 "$display", "\342\234\205 Proper x86 semantics (INC/DEC preserve CF)" {0 0 0};
    %vpi_call 2 229 "$display", "\342\234\205 Exception handling framework" {0 0 0};
    %vpi_call 2 230 "$display", "\342\234\205 HLT instruction for program termination" {0 0 0};
    %vpi_call 2 232 "$display", "\012\360\237\216\257 READY FOR 180nm ASIC IMPLEMENTATION" {0 0 0};
    %vpi_call 2 233 "$display", "=====================================" {0 0 0};
    %vpi_call 2 234 "$display", "\342\234\205 Synthesizable Verilog RTL" {0 0 0};
    %vpi_call 2 235 "$display", "\342\234\205 No simulation-only constructs" {0 0 0};
    %vpi_call 2 236 "$display", "\342\234\205 Proper reset and clock domains" {0 0 0};
    %vpi_call 2 237 "$display", "\342\234\205 Technology-independent design" {0 0 0};
    %vpi_call 2 239 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "cix32_final_demo.v";
