From ffad9d35cf50b67fd89e295729c270278ae28e66 Mon Sep 17 00:00:00 2001
From: Hien Huynh <hien.huynh.px@renesas.com>
Date: Mon, 15 May 2023 19:49:02 +0700
Subject: [PATCH 1/6] Fixed an issue that caused flicker when outputting the
 screen

This commit is created to fix flickerring issue.

Signed-off-by: Hien Huynh <hien.huynh.px@renesas.com>
---
 drivers/gpu/drm/bridge/adv7511/adv7533.c | 28 +++++++++++++-----------
 drivers/gpu/drm/rcar-du/rzg2l_mipi_dsi.c |  3 +++
 2 files changed, 18 insertions(+), 13 deletions(-)

diff --git a/drivers/gpu/drm/bridge/adv7511/adv7533.c b/drivers/gpu/drm/bridge/adv7511/adv7533.c
index f304a5ff8e59..5cfbea763154 100644
--- a/drivers/gpu/drm/bridge/adv7511/adv7533.c
+++ b/drivers/gpu/drm/bridge/adv7511/adv7533.c
@@ -106,19 +106,21 @@ enum drm_mode_status adv7533_mode_valid(struct adv7511 *adv,
 	int lanes;
 	struct mipi_dsi_device *dsi = adv->dsi;
 
-	if (mode->clock > 80000)
-		lanes = 4;
-	else
-		lanes = 3;
-
-	/*
-	 * TODO: add support for dynamic switching of lanes
-	 * by using the bridge pre_enable() op . Till then filter
-	 * out the modes which shall need different number of lanes
-	 * than what was configured in the device tree.
-	 */
-	if (lanes != dsi->lanes)
-		return MODE_BAD;
+	if (adv->type != ADV7535) {
+		if (mode->clock > 80000)
+			lanes = 4;
+		else
+			lanes = 3;
+
+		/*
+		 * TODO: add support for dynamic switching of lanes
+		 * by using the bridge pre_enable() op . Till then filter
+		 * out the modes which shall need different number of lanes
+		 * than what was configured in the device tree.
+		 */
+		if (lanes != dsi->lanes)
+			return MODE_BAD;
+	}
 
 	return MODE_OK;
 }
diff --git a/drivers/gpu/drm/rcar-du/rzg2l_mipi_dsi.c b/drivers/gpu/drm/rcar-du/rzg2l_mipi_dsi.c
index 65c1f11080f6..5fb33977d122 100644
--- a/drivers/gpu/drm/rcar-du/rzg2l_mipi_dsi.c
+++ b/drivers/gpu/drm/rcar-du/rzg2l_mipi_dsi.c
@@ -186,6 +186,9 @@ static int rzg2l_mipi_dsi_startup(struct rzg2l_mipi_dsi *mipi_dsi)
 		timings.ths_zero = 23;
 	}
 
+	if (IS_ENABLED(CONFIG_DRM_I2C_ADV7511))
+		timings.ths_zero = 25;
+
 	dphytim0 = DSIDPHYTIM0_TCLK_MISS(timings.tclk_miss) |
 		   DSIDPHYTIM0_T_INIT(timings.t_init);
 	dphytim1 = DSIDPHYTIM1_THS_PREPARE(timings.ths_prepare) |
-- 
2.34.1

