

================================================================
== Vivado HLS Report for 'xfMat2axis'
================================================================
* Date:           Thu Apr 23 12:11:04 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fast
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.947 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+-----------+-----------+-----+----------+---------+
    |  Latency (cycles)  |   Latency (absolute)  |    Interval    | Pipeline|
    |   min   |    max   |    min    |    max    | min |    max   |   Type  |
    +---------+----------+-----------+-----------+-----+----------+---------+
    |        1|  16785406| 10.000 ns | 0.168 sec |    1|  16785406|   none  |
    +---------+----------+-----------+-----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+----------+----------+-----------+-----------+----------+----------+
        |             |  Latency (cycles)  | Iteration|  Initiation Interval  |   Trip   |          |
        |  Loop Name  |   min   |    max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------+---------+----------+----------+-----------+-----------+----------+----------+
        |- Loop 1     |        0|  16785405| 3 ~ 4099 |          -|          -| 0 ~ 4095 |    no    |
        | + Loop 1.1  |        0|      4096|         3|          1|          1| 0 ~ 4095 |    yes   |
        +-------------+---------+----------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     91|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     31|    -|
|Register         |        -|      -|      98|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      98|    122|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln29_1_fu_126_p2              |     +    |      0|  0|  13|          13|           2|
    |add_ln29_fu_116_p2                |     +    |      0|  0|  13|          13|           2|
    |i_fu_141_p2                       |     +    |      0|  0|  12|          12|           1|
    |j_fu_161_p2                       |     +    |      0|  0|  12|          12|           1|
    |and_ln29_fu_172_p2                |    and   |      0|  0|   1|           1|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   1|           1|           1|
    |ap_block_state4_io                |    and   |      0|  0|   1|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   1|           1|           1|
    |ap_block_state5_io                |    and   |      0|  0|   1|           1|           1|
    |icmp_ln24_fu_136_p2               |   icmp   |      0|  0|   5|          12|          12|
    |icmp_ln25_fu_156_p2               |   icmp   |      0|  0|   5|          12|          12|
    |icmp_ln29_1_fu_167_p2             |   icmp   |      0|  0|   6|          13|          13|
    |icmp_ln29_fu_147_p2               |   icmp   |      0|  0|   6|          13|          13|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   1|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   1|           1|           1|
    |dst_TDATA_int                     |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  91|         111|          74|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |   4|          5|    1|          5|
    |ap_done                   |   3|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   3|          2|    1|          2|
    |ap_enable_reg_pp0_iter2   |   3|          2|    1|          2|
    |dst_TDATA_blk_n           |   3|          2|    1|          2|
    |i_0_i_i_reg_90            |   3|          2|   12|         24|
    |j_0_i_i_reg_101           |   3|          2|   12|         24|
    |p_dst_data_V_blk_n        |   3|          2|    1|          2|
    |src_cols_cast2_loc_blk_n  |   3|          2|    1|          2|
    |src_rows_cast1_loc_blk_n  |   3|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  31|         23|   32|         67|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln29_1_reg_201               |  13|   0|   13|          0|
    |add_ln29_reg_196                 |  13|   0|   13|          0|
    |and_ln29_reg_229                 |   1|   0|    1|          0|
    |ap_CS_fsm                        |   4|   0|    4|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |i_0_i_i_reg_90                   |  12|   0|   12|          0|
    |i_reg_210                        |  12|   0|   12|          0|
    |icmp_ln25_reg_220                |   1|   0|    1|          0|
    |icmp_ln25_reg_220_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln29_reg_215                |   1|   0|    1|          0|
    |j_0_i_i_reg_101                  |  12|   0|   12|          0|
    |src_cols_cast2_loc_r_reg_191     |  12|   0|   12|          0|
    |src_rows_cast1_loc_r_reg_186     |  12|   0|   12|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  98|   0|   98|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |     xfMat2axis     | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |     xfMat2axis     | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |     xfMat2axis     | return value |
|ap_done                     | out |    1| ap_ctrl_hs |     xfMat2axis     | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs |     xfMat2axis     | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |     xfMat2axis     | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |     xfMat2axis     | return value |
|p_dst_data_V_dout           |  in |    1|   ap_fifo  |    p_dst_data_V    |    pointer   |
|p_dst_data_V_empty_n        |  in |    1|   ap_fifo  |    p_dst_data_V    |    pointer   |
|p_dst_data_V_read           | out |    1|   ap_fifo  |    p_dst_data_V    |    pointer   |
|dst_TDATA                   | out |   24|    axis    |     dst_data_V     |    pointer   |
|dst_TVALID                  | out |    1|    axis    |     dst_last_V     |    pointer   |
|dst_TREADY                  |  in |    1|    axis    |     dst_last_V     |    pointer   |
|dst_TLAST                   | out |    1|    axis    |     dst_last_V     |    pointer   |
|src_rows_cast1_loc_dout     |  in |   12|   ap_fifo  | src_rows_cast1_loc |    pointer   |
|src_rows_cast1_loc_empty_n  |  in |    1|   ap_fifo  | src_rows_cast1_loc |    pointer   |
|src_rows_cast1_loc_read     | out |    1|   ap_fifo  | src_rows_cast1_loc |    pointer   |
|src_cols_cast2_loc_dout     |  in |   12|   ap_fifo  | src_cols_cast2_loc |    pointer   |
|src_cols_cast2_loc_empty_n  |  in |    1|   ap_fifo  | src_cols_cast2_loc |    pointer   |
|src_cols_cast2_loc_read     | out |    1|   ap_fifo  | src_cols_cast2_loc |    pointer   |
+----------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.94>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %p_dst_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %dst_data_V, i1* %dst_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %dst_data_V, i1* %dst_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %src_rows_cast1_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %src_cols_cast2_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (3.40ns)   --->   "%src_rows_cast1_loc_r = call i12 @_ssdm_op_Read.ap_fifo.i12P(i12* %src_rows_cast1_loc)" [xf_fast_accel.cpp:71]   --->   Operation 12 'read' 'src_rows_cast1_loc_r' <Predicate = true> <Delay = 3.40> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 0> <FIFO>
ST_1 : Operation 13 [1/1] (3.40ns)   --->   "%src_cols_cast2_loc_r = call i12 @_ssdm_op_Read.ap_fifo.i12P(i12* %src_cols_cast2_loc)" [xf_fast_accel.cpp:71]   --->   Operation 13 'read' 'src_cols_cast2_loc_r' <Predicate = true> <Delay = 3.40> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 0> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %dst_data_V, i1* %dst_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i12 %src_rows_cast1_loc_r to i13" [xf_fast_accel.cpp:29->xf_fast_accel.cpp:71]   --->   Operation 15 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.54ns)   --->   "%add_ln29 = add i13 %zext_ln29, -1" [xf_fast_accel.cpp:29->xf_fast_accel.cpp:71]   --->   Operation 16 'add' 'add_ln29' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i12 %src_cols_cast2_loc_r to i13" [xf_fast_accel.cpp:29->xf_fast_accel.cpp:71]   --->   Operation 17 'zext' 'zext_ln29_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.54ns)   --->   "%add_ln29_1 = add i13 %zext_ln29_1, -1" [xf_fast_accel.cpp:29->xf_fast_accel.cpp:71]   --->   Operation 18 'add' 'add_ln29_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.46ns)   --->   "br label %.loopexit" [xf_fast_accel.cpp:24->xf_fast_accel.cpp:71]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.62>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i12 [ 0, %entry ], [ %i, %.loopexit.loopexit ]"   --->   Operation 20 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i12 %i_0_i_i to i13" [xf_fast_accel.cpp:24->xf_fast_accel.cpp:71]   --->   Operation 21 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 4095, i64 0)"   --->   Operation 22 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.82ns)   --->   "%icmp_ln24 = icmp eq i12 %i_0_i_i, %src_rows_cast1_loc_r" [xf_fast_accel.cpp:24->xf_fast_accel.cpp:71]   --->   Operation 23 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.54ns)   --->   "%i = add i12 %i_0_i_i, 1" [xf_fast_accel.cpp:24->xf_fast_accel.cpp:71]   --->   Operation 24 'add' 'i' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %.exit, label %.preheader.preheader.i.i" [xf_fast_accel.cpp:24->xf_fast_accel.cpp:71]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.90ns)   --->   "%icmp_ln29 = icmp eq i13 %zext_ln24, %add_ln29" [xf_fast_accel.cpp:29->xf_fast_accel.cpp:71]   --->   Operation 26 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln24)> <Delay = 1.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.46ns)   --->   "br label %.preheader.i.i" [xf_fast_accel.cpp:25->xf_fast_accel.cpp:71]   --->   Operation 27 'br' <Predicate = (!icmp_ln24)> <Delay = 0.46>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 28 'ret' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.70>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%j_0_i_i = phi i12 [ %j, %hls_label_1 ], [ 0, %.preheader.preheader.i.i ]"   --->   Operation 29 'phi' 'j_0_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i12 %j_0_i_i to i13" [xf_fast_accel.cpp:25->xf_fast_accel.cpp:71]   --->   Operation 30 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 4095, i64 0)"   --->   Operation 31 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.82ns)   --->   "%icmp_ln25 = icmp eq i12 %j_0_i_i, %src_cols_cast2_loc_r" [xf_fast_accel.cpp:25->xf_fast_accel.cpp:71]   --->   Operation 32 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (1.54ns)   --->   "%j = add i12 %j_0_i_i, 1" [xf_fast_accel.cpp:25->xf_fast_accel.cpp:71]   --->   Operation 33 'add' 'j' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %.loopexit.loopexit, label %hls_label_1" [xf_fast_accel.cpp:25->xf_fast_accel.cpp:71]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.90ns)   --->   "%icmp_ln29_1 = icmp eq i13 %zext_ln25, %add_ln29_1" [xf_fast_accel.cpp:29->xf_fast_accel.cpp:71]   --->   Operation 35 'icmp' 'icmp_ln29_1' <Predicate = (!icmp_ln25)> <Delay = 1.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.80ns)   --->   "%and_ln29 = and i1 %icmp_ln29, %icmp_ln29_1" [xf_fast_accel.cpp:29->xf_fast_accel.cpp:71]   --->   Operation 36 'and' 'and_ln29' <Predicate = (!icmp_ln25)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.12>
ST_4 : Operation 37 [1/1] (3.40ns)   --->   "%p_dst_data_V_read = call i1 @_ssdm_op_Read.ap_fifo.volatile.i1P(i1* %p_dst_data_V)" [xf_fast_accel.cpp:33->xf_fast_accel.cpp:71]   --->   Operation 37 'read' 'p_dst_data_V_read' <Predicate = (!icmp_ln25)> <Delay = 3.40> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 0> <FIFO>
ST_4 : Operation 38 [1/1] (0.72ns)   --->   "%select_ln209 = select i1 %p_dst_data_V_read, i24 255, i24 0" [xf_fast_accel.cpp:33->xf_fast_accel.cpp:71]   --->   Operation 38 'select' 'select_ln209' <Predicate = (!icmp_ln25)> <Delay = 0.72> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 39 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i1P(i24* %dst_data_V, i1* %dst_last_V, i24 %select_ln209, i1 %and_ln29)" [xf_fast_accel.cpp:20->xf_fast_accel.cpp:71]   --->   Operation 39 'write' <Predicate = (!icmp_ln25)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [xf_fast_accel.cpp:25->xf_fast_accel.cpp:71]   --->   Operation 40 'specregionbegin' 'tmp_i_i' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [xf_fast_accel.cpp:26->xf_fast_accel.cpp:71]   --->   Operation 41 'specpipeline' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 42 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i1P(i24* %dst_data_V, i1* %dst_last_V, i24 %select_ln209, i1 %and_ln29)" [xf_fast_accel.cpp:20->xf_fast_accel.cpp:71]   --->   Operation 42 'write' <Predicate = (!icmp_ln25)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_i_i)" [xf_fast_accel.cpp:34->xf_fast_accel.cpp:71]   --->   Operation 43 'specregionend' 'empty' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "br label %.preheader.i.i" [xf_fast_accel.cpp:25->xf_fast_accel.cpp:71]   --->   Operation 44 'br' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_dst_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_rows_cast1_loc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_cols_cast2_loc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface    ) [ 0000000]
specinterface_ln0     (specinterface    ) [ 0000000]
specinterface_ln0     (specinterface    ) [ 0000000]
specinterface_ln0     (specinterface    ) [ 0000000]
specinterface_ln0     (specinterface    ) [ 0000000]
src_rows_cast1_loc_r  (read             ) [ 0011111]
src_cols_cast2_loc_r  (read             ) [ 0011111]
specinterface_ln0     (specinterface    ) [ 0000000]
zext_ln29             (zext             ) [ 0000000]
add_ln29              (add              ) [ 0011111]
zext_ln29_1           (zext             ) [ 0000000]
add_ln29_1            (add              ) [ 0011111]
br_ln24               (br               ) [ 0111111]
i_0_i_i               (phi              ) [ 0010000]
zext_ln24             (zext             ) [ 0000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000]
icmp_ln24             (icmp             ) [ 0011111]
i                     (add              ) [ 0111111]
br_ln24               (br               ) [ 0000000]
icmp_ln29             (icmp             ) [ 0001110]
br_ln25               (br               ) [ 0011111]
ret_ln0               (ret              ) [ 0000000]
j_0_i_i               (phi              ) [ 0001000]
zext_ln25             (zext             ) [ 0000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000]
icmp_ln25             (icmp             ) [ 0011111]
j                     (add              ) [ 0011111]
br_ln25               (br               ) [ 0000000]
icmp_ln29_1           (icmp             ) [ 0000000]
and_ln29              (and              ) [ 0001110]
p_dst_data_V_read     (read             ) [ 0000000]
select_ln209          (select           ) [ 0001010]
tmp_i_i               (specregionbegin  ) [ 0000000]
specpipeline_ln26     (specpipeline     ) [ 0000000]
write_ln20            (write            ) [ 0000000]
empty                 (specregionend    ) [ 0000000]
br_ln25               (br               ) [ 0011111]
br_ln0                (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_dst_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dst_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dst_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src_rows_cast1_loc">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_rows_cast1_loc"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="src_cols_cast2_loc">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_cols_cast2_loc"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i12P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i24P.i1P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="src_rows_cast1_loc_r_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="12" slack="0"/>
<pin id="64" dir="0" index="1" bw="12" slack="0"/>
<pin id="65" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_rows_cast1_loc_r/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="src_cols_cast2_loc_r_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="12" slack="0"/>
<pin id="70" dir="0" index="1" bw="12" slack="0"/>
<pin id="71" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_cols_cast2_loc_r/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="p_dst_data_V_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_dst_data_V_read/4 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="24" slack="0"/>
<pin id="83" dir="0" index="2" bw="1" slack="0"/>
<pin id="84" dir="0" index="3" bw="9" slack="0"/>
<pin id="85" dir="0" index="4" bw="1" slack="1"/>
<pin id="86" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln20/4 "/>
</bind>
</comp>

<comp id="90" class="1005" name="i_0_i_i_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="12" slack="1"/>
<pin id="92" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="94" class="1004" name="i_0_i_i_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="1"/>
<pin id="96" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="12" slack="0"/>
<pin id="98" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i_i/2 "/>
</bind>
</comp>

<comp id="101" class="1005" name="j_0_i_i_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="12" slack="1"/>
<pin id="103" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="j_0_i_i_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="12" slack="0"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="1" slack="1"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i_i/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="zext_ln29_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="12" slack="0"/>
<pin id="114" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="add_ln29_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="12" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="zext_ln29_1_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="12" slack="0"/>
<pin id="124" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_1/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="add_ln29_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="12" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_1/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="zext_ln24_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="12" slack="0"/>
<pin id="134" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln24_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="12" slack="0"/>
<pin id="138" dir="0" index="1" bw="12" slack="1"/>
<pin id="139" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="i_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="12" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="icmp_ln29_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="13" slack="0"/>
<pin id="149" dir="0" index="1" bw="13" slack="1"/>
<pin id="150" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln25_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="12" slack="0"/>
<pin id="154" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="icmp_ln25_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="12" slack="0"/>
<pin id="158" dir="0" index="1" bw="12" slack="2"/>
<pin id="159" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="j_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="12" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="icmp_ln29_1_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="13" slack="0"/>
<pin id="169" dir="0" index="1" bw="13" slack="2"/>
<pin id="170" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_1/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="and_ln29_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="select_ln209_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="24" slack="0"/>
<pin id="180" dir="0" index="2" bw="24" slack="0"/>
<pin id="181" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln209/4 "/>
</bind>
</comp>

<comp id="186" class="1005" name="src_rows_cast1_loc_r_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="12" slack="1"/>
<pin id="188" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="src_rows_cast1_loc_r "/>
</bind>
</comp>

<comp id="191" class="1005" name="src_cols_cast2_loc_r_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="12" slack="2"/>
<pin id="193" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="src_cols_cast2_loc_r "/>
</bind>
</comp>

<comp id="196" class="1005" name="add_ln29_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="13" slack="1"/>
<pin id="198" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln29 "/>
</bind>
</comp>

<comp id="201" class="1005" name="add_ln29_1_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="13" slack="2"/>
<pin id="203" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="add_ln29_1 "/>
</bind>
</comp>

<comp id="206" class="1005" name="icmp_ln24_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln24 "/>
</bind>
</comp>

<comp id="210" class="1005" name="i_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="12" slack="0"/>
<pin id="212" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="215" class="1005" name="icmp_ln29_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln29 "/>
</bind>
</comp>

<comp id="220" class="1005" name="icmp_ln25_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="224" class="1005" name="j_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="12" slack="0"/>
<pin id="226" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="229" class="1005" name="and_ln29_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="1"/>
<pin id="231" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln29 "/>
</bind>
</comp>

<comp id="234" class="1005" name="select_ln209_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="24" slack="1"/>
<pin id="236" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="select_ln209 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="30" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="30" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="44" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="87"><net_src comp="50" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="93"><net_src comp="34" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="90" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="34" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="101" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="115"><net_src comp="62" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="112" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="32" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="125"><net_src comp="68" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="32" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="135"><net_src comp="94" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="94" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="94" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="42" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="132" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="105" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="105" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="105" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="42" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="152" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="167" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="74" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="46" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="48" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="185"><net_src comp="177" pin="3"/><net_sink comp="80" pin=3"/></net>

<net id="189"><net_src comp="62" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="194"><net_src comp="68" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="199"><net_src comp="116" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="204"><net_src comp="126" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="209"><net_src comp="136" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="141" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="218"><net_src comp="147" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="223"><net_src comp="156" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="161" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="232"><net_src comp="172" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="80" pin=4"/></net>

<net id="237"><net_src comp="177" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="80" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_data_V | {5 }
	Port: dst_last_V | {5 }
 - Input state : 
	Port: xfMat2axis : p_dst_data_V | {4 }
	Port: xfMat2axis : dst_data_V | {}
	Port: xfMat2axis : dst_last_V | {}
	Port: xfMat2axis : src_rows_cast1_loc | {1 }
	Port: xfMat2axis : src_cols_cast2_loc | {1 }
  - Chain level:
	State 1
		add_ln29 : 1
		add_ln29_1 : 1
	State 2
		zext_ln24 : 1
		icmp_ln24 : 1
		i : 1
		br_ln24 : 2
		icmp_ln29 : 2
	State 3
		zext_ln25 : 1
		icmp_ln25 : 1
		j : 1
		br_ln25 : 2
		icmp_ln29_1 : 2
		and_ln29 : 3
	State 4
		write_ln20 : 1
	State 5
		empty : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |         add_ln29_fu_116         |    0    |    12   |
|    add   |        add_ln29_1_fu_126        |    0    |    12   |
|          |             i_fu_141            |    0    |    12   |
|          |             j_fu_161            |    0    |    12   |
|----------|---------------------------------|---------|---------|
|  select  |       select_ln209_fu_177       |    0    |    24   |
|----------|---------------------------------|---------|---------|
|          |         icmp_ln24_fu_136        |    0    |    5    |
|   icmp   |         icmp_ln29_fu_147        |    0    |    6    |
|          |         icmp_ln25_fu_156        |    0    |    5    |
|          |        icmp_ln29_1_fu_167       |    0    |    6    |
|----------|---------------------------------|---------|---------|
|    and   |         and_ln29_fu_172         |    0    |    1    |
|----------|---------------------------------|---------|---------|
|          | src_rows_cast1_loc_r_read_fu_62 |    0    |    0    |
|   read   | src_cols_cast2_loc_r_read_fu_68 |    0    |    0    |
|          |   p_dst_data_V_read_read_fu_74  |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   write  |         grp_write_fu_80         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |         zext_ln29_fu_112        |    0    |    0    |
|   zext   |        zext_ln29_1_fu_122       |    0    |    0    |
|          |         zext_ln24_fu_132        |    0    |    0    |
|          |         zext_ln25_fu_152        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |    95   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     add_ln29_1_reg_201     |   13   |
|      add_ln29_reg_196      |   13   |
|      and_ln29_reg_229      |    1   |
|       i_0_i_i_reg_90       |   12   |
|          i_reg_210         |   12   |
|      icmp_ln24_reg_206     |    1   |
|      icmp_ln25_reg_220     |    1   |
|      icmp_ln29_reg_215     |    1   |
|       j_0_i_i_reg_101      |   12   |
|          j_reg_224         |   12   |
|    select_ln209_reg_234    |   24   |
|src_cols_cast2_loc_r_reg_191|   12   |
|src_rows_cast1_loc_r_reg_186|   12   |
+----------------------------+--------+
|            Total           |   126  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_80 |  p3  |   2  |   9  |   18   ||    3    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   18   ||  0.466  ||    3    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   95   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    3   |
|  Register |    -   |   126  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   126  |   98   |
+-----------+--------+--------+--------+
