// Seed: 335884445
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_9;
endmodule
module module_1 (
    input  uwire id_0,
    output wor   id_1,
    input  tri0  id_2,
    output tri   id_3
);
  tran (1, id_1);
  tri id_5, id_6;
  tri0 id_7;
  wire id_8;
  tri1 id_9 = 1 - id_2 & id_7 == 1;
  assign id_5 = id_9;
  assign id_5 = id_6;
  module_0(
      id_5, id_9, id_5, id_9, id_6, id_6, id_7, id_7
  );
  wire id_10;
  assign id_3 = 1;
  always $display;
  assign id_1 = 1'd0;
  wire id_11;
  wire id_12;
  wire id_13;
endmodule
