0.6
2019.1
May 24 2019
15:06:07
X:/Documents/ec311/lab1/lab_1/lab_1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
X:/Documents/ec311/lab1/lab_1/lab_1.srcs/sim_1/new/ALU_testbench.v,1695940097,verilog,,,,ALU_testbench,,,,,,,,
X:/Documents/ec311/lab1/lab_1/lab_1.srcs/sim_1/new/full_adder_testbench.v,1695245527,verilog,,X:/Documents/ec311/lab1/lab_1/lab_1.srcs/sources_1/new/half_adder.v,,full_adder_testbench,,,,,,,,
X:/Documents/ec311/lab1/lab_1/lab_1.srcs/sim_1/new/half_adder_testbench.v,1695245506,verilog,,X:/Documents/ec311/lab1/lab_1/lab_1.srcs/sources_1/new/ripple_adder.v,,half_adder_testbench,,,,,,,,
X:/Documents/ec311/lab1/lab_1/lab_1.srcs/sim_1/new/ripple_adder_testbench.v,1695853231,verilog,,X:/Documents/ec311/lab1/lab_1/lab_1.srcs/sources_1/new/subtractor.v,,ripple_adder_testbench,,,,,,,,
X:/Documents/ec311/lab1/lab_1/lab_1.srcs/sources_1/new/ALU.v,1695997382,verilog,,X:/Documents/ec311/lab1/lab_1/lab_1.srcs/sources_1/new/full_adder.v,,ALU,,,,,,,,
X:/Documents/ec311/lab1/lab_1/lab_1.srcs/sources_1/new/full_adder.v,1695244258,verilog,,X:/Documents/ec311/lab1/lab_1/lab_1.srcs/sources_1/new/half_adder.v,,full_adder,,,,,,,,
X:/Documents/ec311/lab1/lab_1/lab_1.srcs/sources_1/new/half_adder.v,1695242974,verilog,,X:/Documents/ec311/lab1/lab_1/lab_1.srcs/sources_1/new/ripple_adder.v,,half_adder,,,,,,,,
X:/Documents/ec311/lab1/lab_1/lab_1.srcs/sources_1/new/ripple_adder.v,1695851822,verilog,,X:/Documents/ec311/lab1/lab_1/lab_1.srcs/sources_1/new/subtractor.v,,ripple_adder,,,,,,,,
X:/Documents/ec311/lab1/lab_1/lab_1.srcs/sources_1/new/subtractor.v,1695852470,verilog,,X:/Documents/ec311/lab1/lab_1/lab_1.srcs/sim_1/new/ALU_testbench.v,,subtractor,,,,,,,,
