<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='691' u='r' c='_ZNK4llvm18TargetLoweringBase17getRepRegClassForENS_3MVTE'/>
<dec f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2738' type='const llvm::TargetRegisterClass *[123]'/>
<offset>10816</offset>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2732'>/// This indicates the &quot;representative&quot; register class to use for each
  /// ValueType the target supports natively. This information is used by the
  /// scheduler to track register pressure. By default, the representative
  /// register class is the largest legal super-reg register class of the
  /// register class of the specified type. e.g. On x86, i8, i16, and i32&apos;s
  /// representative class would be GR32.</doc>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='1314' u='w' c='_ZN4llvm18TargetLoweringBase25computeRegisterPropertiesEPKNS_18TargetRegisterInfoE'/>
