\doxysection{C\+:/\+ALL/\+STM32/\+Projekty/\+Oczko\+Gierka/\+Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32f4xx\+\_\+hal\+\_\+pwr.h File Reference}
\label{stm32f4xx__hal__pwr_8h}\index{C:/ALL/STM32/Projekty/OczkoGierka/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_pwr.h@{C:/ALL/STM32/Projekty/OczkoGierka/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_pwr.h}}


Header file of PWR HAL module.  


{\ttfamily \#include \char`\"{}stm32f4xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f4xx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h\char`\"{}}\newline
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \textbf{ PWR\+\_\+\+PVDType\+Def}
\begin{DoxyCompactList}\small\item\em PWR PVD configuration structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ PWR\+\_\+\+WAKEUP\+\_\+\+PIN1}~0x00000100U
\item 
\#define \textbf{ PWR\+\_\+\+PVDLEVEL\+\_\+0}~\textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV0}
\item 
\#define \textbf{ PWR\+\_\+\+PVDLEVEL\+\_\+1}~\textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV1}
\item 
\#define \textbf{ PWR\+\_\+\+PVDLEVEL\+\_\+2}~\textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV2}
\item 
\#define \textbf{ PWR\+\_\+\+PVDLEVEL\+\_\+3}~\textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV3}
\item 
\#define \textbf{ PWR\+\_\+\+PVDLEVEL\+\_\+4}~\textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV4}
\item 
\#define \textbf{ PWR\+\_\+\+PVDLEVEL\+\_\+5}~\textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV5}
\item 
\#define \textbf{ PWR\+\_\+\+PVDLEVEL\+\_\+6}~\textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV6}
\item 
\#define \textbf{ PWR\+\_\+\+PVDLEVEL\+\_\+7}
\item 
\#define \textbf{ PWR\+\_\+\+PVD\+\_\+\+MODE\+\_\+\+NORMAL}~0x00000000U
\item 
\#define \textbf{ PWR\+\_\+\+PVD\+\_\+\+MODE\+\_\+\+IT\+\_\+\+RISING}~0x00010001U
\item 
\#define \textbf{ PWR\+\_\+\+PVD\+\_\+\+MODE\+\_\+\+IT\+\_\+\+FALLING}~0x00010002U
\item 
\#define \textbf{ PWR\+\_\+\+PVD\+\_\+\+MODE\+\_\+\+IT\+\_\+\+RISING\+\_\+\+FALLING}~0x00010003U
\item 
\#define \textbf{ PWR\+\_\+\+PVD\+\_\+\+MODE\+\_\+\+EVENT\+\_\+\+RISING}~0x00020001U
\item 
\#define \textbf{ PWR\+\_\+\+PVD\+\_\+\+MODE\+\_\+\+EVENT\+\_\+\+FALLING}~0x00020002U
\item 
\#define \textbf{ PWR\+\_\+\+PVD\+\_\+\+MODE\+\_\+\+EVENT\+\_\+\+RISING\+\_\+\+FALLING}~0x00020003U
\item 
\#define \textbf{ PWR\+\_\+\+MAINREGULATOR\+\_\+\+ON}~0x00000000U
\item 
\#define \textbf{ PWR\+\_\+\+LOWPOWERREGULATOR\+\_\+\+ON}~\textbf{ PWR\+\_\+\+CR\+\_\+\+LPDS}
\item 
\#define \textbf{ PWR\+\_\+\+SLEEPENTRY\+\_\+\+WFI}~((uint8\+\_\+t)0x01)
\item 
\#define \textbf{ PWR\+\_\+\+SLEEPENTRY\+\_\+\+WFE}~((uint8\+\_\+t)0x02)
\item 
\#define \textbf{ PWR\+\_\+\+STOPENTRY\+\_\+\+WFI}~((uint8\+\_\+t)0x01)
\item 
\#define \textbf{ PWR\+\_\+\+STOPENTRY\+\_\+\+WFE}~((uint8\+\_\+t)0x02)
\item 
\#define \textbf{ PWR\+\_\+\+FLAG\+\_\+\+WU}~\textbf{ PWR\+\_\+\+CSR\+\_\+\+WUF}
\item 
\#define \textbf{ PWR\+\_\+\+FLAG\+\_\+\+SB}~\textbf{ PWR\+\_\+\+CSR\+\_\+\+SBF}
\item 
\#define \textbf{ PWR\+\_\+\+FLAG\+\_\+\+PVDO}~\textbf{ PWR\+\_\+\+CSR\+\_\+\+PVDO}
\item 
\#define \textbf{ PWR\+\_\+\+FLAG\+\_\+\+BRR}~\textbf{ PWR\+\_\+\+CSR\+\_\+\+BRR}
\item 
\#define \textbf{ PWR\+\_\+\+FLAG\+\_\+\+VOSRDY}~\textbf{ PWR\+\_\+\+CSR\+\_\+\+VOSRDY}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+GET\+\_\+\+FLAG}(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~((\textbf{ PWR}-\/$>$CSR \& (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Check PWR flag is set or not. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+CLEAR\+\_\+\+FLAG}(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~(\textbf{ PWR}-\/$>$CR $\vert$=  (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+) $<$$<$ 2U)
\begin{DoxyCompactList}\small\item\em Clear the PWR\textquotesingle{}s pending flags. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+IT}()~(\textbf{ EXTI}-\/$>$IMR $\vert$= (\textbf{ PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD}))
\begin{DoxyCompactList}\small\item\em Enable the PVD Exti Line 16. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+IT}()~(\textbf{ EXTI}-\/$>$IMR \&= $\sim$(\textbf{ PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD}))
\begin{DoxyCompactList}\small\item\em Disable the PVD EXTI Line 16. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+EVENT}()~(\textbf{ EXTI}-\/$>$EMR $\vert$= (\textbf{ PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD}))
\begin{DoxyCompactList}\small\item\em Enable event on PVD Exti Line 16. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+EVENT}()~(\textbf{ EXTI}-\/$>$EMR \&= $\sim$(\textbf{ PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD}))
\begin{DoxyCompactList}\small\item\em Disable event on PVD Exti Line 16. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+RISING\+\_\+\+EDGE}()~\textbf{ SET\+\_\+\+BIT}(\textbf{ EXTI}-\/$>$RTSR, \textbf{ PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD})
\begin{DoxyCompactList}\small\item\em Enable the PVD Extended Interrupt Rising Trigger. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+RISING\+\_\+\+EDGE}()~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ EXTI}-\/$>$RTSR, \textbf{ PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD})
\begin{DoxyCompactList}\small\item\em Disable the PVD Extended Interrupt Rising Trigger. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+FALLING\+\_\+\+EDGE}()~\textbf{ SET\+\_\+\+BIT}(\textbf{ EXTI}-\/$>$FTSR, \textbf{ PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD})
\begin{DoxyCompactList}\small\item\em Enable the PVD Extended Interrupt Falling Trigger. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+FALLING\+\_\+\+EDGE}()~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ EXTI}-\/$>$FTSR, \textbf{ PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD})
\begin{DoxyCompactList}\small\item\em Disable the PVD Extended Interrupt Falling Trigger. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+RISING\+\_\+\+FALLING\+\_\+\+EDGE}()
\begin{DoxyCompactList}\small\item\em PVD EXTI line configuration\+: set rising \& falling edge trigger. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+RISING\+\_\+\+FALLING\+\_\+\+EDGE}()
\begin{DoxyCompactList}\small\item\em Disable the PVD Extended Interrupt Rising \& Falling Trigger. This parameter can be\+: \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+GET\+\_\+\+FLAG}()~(\textbf{ EXTI}-\/$>$PR \& (\textbf{ PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD}))
\begin{DoxyCompactList}\small\item\em checks whether the specified PVD Exti interrupt flag is set or not. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+CLEAR\+\_\+\+FLAG}()~(\textbf{ EXTI}-\/$>$PR = (\textbf{ PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD}))
\begin{DoxyCompactList}\small\item\em Clear the PVD Exti flag. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+GENERATE\+\_\+\+SWIT}()~(\textbf{ EXTI}-\/$>$SWIER $\vert$= (\textbf{ PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD}))
\begin{DoxyCompactList}\small\item\em Generates a Software interrupt on PVD EXTI line. \end{DoxyCompactList}\item 
\#define \textbf{ PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD}~((uint32\+\_\+t)\textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR16})
\item 
\#define \textbf{ PWR\+\_\+\+OFFSET}~(\textbf{ PWR\+\_\+\+BASE} -\/ \textbf{ PERIPH\+\_\+\+BASE})
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+OFFSET}~0x00U
\item 
\#define \textbf{ PWR\+\_\+\+CSR\+\_\+\+OFFSET}~0x04U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB}~(\textbf{ PWR\+\_\+\+OFFSET} + \textbf{ PWR\+\_\+\+CR\+\_\+\+OFFSET})
\item 
\#define \textbf{ PWR\+\_\+\+CSR\+\_\+\+OFFSET\+\_\+\+BB}~(\textbf{ PWR\+\_\+\+OFFSET} + \textbf{ PWR\+\_\+\+CSR\+\_\+\+OFFSET})
\item 
\#define \textbf{ DBP\+\_\+\+BIT\+\_\+\+NUMBER}~\textbf{ PWR\+\_\+\+CR\+\_\+\+DBP\+\_\+\+Pos}
\item 
\#define \textbf{ CR\+\_\+\+DBP\+\_\+\+BB}~(uint32\+\_\+t)(\textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE} + (\textbf{ PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB} $\ast$ 32U) + (\textbf{ DBP\+\_\+\+BIT\+\_\+\+NUMBER} $\ast$ 4U))
\item 
\#define \textbf{ PVDE\+\_\+\+BIT\+\_\+\+NUMBER}~\textbf{ PWR\+\_\+\+CR\+\_\+\+PVDE\+\_\+\+Pos}
\item 
\#define \textbf{ CR\+\_\+\+PVDE\+\_\+\+BB}~(uint32\+\_\+t)(\textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE} + (\textbf{ PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB} $\ast$ 32U) + (\textbf{ PVDE\+\_\+\+BIT\+\_\+\+NUMBER} $\ast$ 4U))
\item 
\#define \textbf{ VOS\+\_\+\+BIT\+\_\+\+NUMBER}~\textbf{ PWR\+\_\+\+CR\+\_\+\+VOS\+\_\+\+Pos}
\item 
\#define \textbf{ CR\+\_\+\+VOS\+\_\+\+BB}~(uint32\+\_\+t)(\textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE} + (\textbf{ PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB} $\ast$ 32U) + (\textbf{ VOS\+\_\+\+BIT\+\_\+\+NUMBER} $\ast$ 4U))
\item 
\#define \textbf{ EWUP\+\_\+\+BIT\+\_\+\+NUMBER}~\textbf{ PWR\+\_\+\+CSR\+\_\+\+EWUP\+\_\+\+Pos}
\item 
\#define \textbf{ CSR\+\_\+\+EWUP\+\_\+\+BB}~(\textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE} + (\textbf{ PWR\+\_\+\+CSR\+\_\+\+OFFSET\+\_\+\+BB} $\ast$ 32U) + (\textbf{ EWUP\+\_\+\+BIT\+\_\+\+NUMBER} $\ast$ 4U))
\item 
\#define \textbf{ IS\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+LEVEL}(LEVEL)
\item 
\#define \textbf{ IS\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+MODE}(MODE)
\item 
\#define \textbf{ IS\+\_\+\+PWR\+\_\+\+REGULATOR}(REGULATOR)
\item 
\#define \textbf{ IS\+\_\+\+PWR\+\_\+\+SLEEP\+\_\+\+ENTRY}(ENTRY)~(((ENTRY) == \textbf{ PWR\+\_\+\+SLEEPENTRY\+\_\+\+WFI}) $\vert$$\vert$ ((ENTRY) == \textbf{ PWR\+\_\+\+SLEEPENTRY\+\_\+\+WFE}))
\item 
\#define \textbf{ IS\+\_\+\+PWR\+\_\+\+STOP\+\_\+\+ENTRY}(ENTRY)~(((ENTRY) == \textbf{ PWR\+\_\+\+STOPENTRY\+\_\+\+WFI}) $\vert$$\vert$ ((ENTRY) == \textbf{ PWR\+\_\+\+STOPENTRY\+\_\+\+WFE}))
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \textbf{ HAL\+\_\+\+PWR\+\_\+\+De\+Init} (void)
\item 
void \textbf{ HAL\+\_\+\+PWR\+\_\+\+Enable\+Bk\+Up\+Access} (void)
\item 
void \textbf{ HAL\+\_\+\+PWR\+\_\+\+Disable\+Bk\+Up\+Access} (void)
\item 
void \textbf{ HAL\+\_\+\+PWR\+\_\+\+Config\+PVD} (\textbf{ PWR\+\_\+\+PVDType\+Def} $\ast$s\+Config\+PVD)
\item 
void \textbf{ HAL\+\_\+\+PWR\+\_\+\+Enable\+PVD} (void)
\item 
void \textbf{ HAL\+\_\+\+PWR\+\_\+\+Disable\+PVD} (void)
\item 
void \textbf{ HAL\+\_\+\+PWR\+\_\+\+Enable\+Wake\+Up\+Pin} (uint32\+\_\+t Wake\+Up\+Pinx)
\item 
void \textbf{ HAL\+\_\+\+PWR\+\_\+\+Disable\+Wake\+Up\+Pin} (uint32\+\_\+t Wake\+Up\+Pinx)
\item 
void \textbf{ HAL\+\_\+\+PWR\+\_\+\+Enter\+STOPMode} (uint32\+\_\+t Regulator, uint8\+\_\+t STOPEntry)
\item 
void \textbf{ HAL\+\_\+\+PWR\+\_\+\+Enter\+SLEEPMode} (uint32\+\_\+t Regulator, uint8\+\_\+t SLEEPEntry)
\item 
void \textbf{ HAL\+\_\+\+PWR\+\_\+\+Enter\+STANDBYMode} (void)
\item 
void \textbf{ HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+IRQHandler} (void)
\item 
void \textbf{ HAL\+\_\+\+PWR\+\_\+\+PVDCallback} (void)
\item 
void \textbf{ HAL\+\_\+\+PWR\+\_\+\+Enable\+Sleep\+On\+Exit} (void)
\item 
void \textbf{ HAL\+\_\+\+PWR\+\_\+\+Disable\+Sleep\+On\+Exit} (void)
\item 
void \textbf{ HAL\+\_\+\+PWR\+\_\+\+Enable\+SEVOn\+Pend} (void)
\item 
void \textbf{ HAL\+\_\+\+PWR\+\_\+\+Disable\+SEVOn\+Pend} (void)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of PWR HAL module. 

\begin{DoxyAuthor}{Author}
MCD Application Team
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} Copyright (c) 2017 STMicroelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under BSD 3-\/Clause license, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: opensource.\+org/licenses/\+BSD-\/3-\/\+Clause 