DMA_DEV_TO_MEM,VAR_0
DMA_FROM_DEVICE,VAR_1
DMA_PREP_INTERRUPT,VAR_2
DMA_SLAVE_BUSWIDTH_4_BYTES,VAR_3
EBUSY,VAR_4
EINVAL,VAR_5
ENODEV,VAR_6
ENOMEM,VAR_7
ETIMEDOUT,VAR_8
FIELD_PREP,FUNC_0
STM32_TIMERS_DMA_CH1,VAR_9
STM32_TIMERS_MAX_DMAS,VAR_10
STM32_TIMERS_MAX_REGISTERS,VAR_11
TIM_DCR,VAR_12
TIM_DCR_DBA,VAR_13
TIM_DCR_DBL,VAR_14
TIM_DIER,VAR_15
TIM_DMAR,VAR_16
TIM_SR,VAR_17
dev_get_drvdata,FUNC_1
dma_async_issue_pending,FUNC_2
dma_map_single,FUNC_3
dma_mapping_error,FUNC_4
dma_submit_error,FUNC_5
dma_unmap_single,FUNC_6
dmaengine_prep_slave_single,FUNC_7
dmaengine_slave_config,FUNC_8
dmaengine_submit,FUNC_9
dmaengine_terminate_all,FUNC_10
memset,FUNC_11
msecs_to_jiffies,FUNC_12
mutex_lock,FUNC_13
mutex_unlock,FUNC_14
regmap_update_bits,FUNC_15
regmap_write,FUNC_16
reinit_completion,FUNC_17
stm32_timers_dier_dmaen,VAR_18
stm32_timers_dma_done,VAR_19
wait_for_completion_interruptible_timeout,FUNC_18
stm32_timers_dma_burst_read,FUNC_19
dev,VAR_20
buf,VAR_21
id,VAR_22
reg,VAR_23
num_reg,VAR_24
bursts,VAR_25
tmo_ms,VAR_26
ddata,VAR_27
timeout,VAR_28
regmap,VAR_29
dma,VAR_30
len,VAR_31
desc,VAR_32
config,VAR_33
cookie,VAR_34
dma_buf,VAR_35
dbl,VAR_36
dba,VAR_37
err,VAR_38
ret,VAR_39
