# MIPS-Arch-Pipeline
> Single Cycle CPU for MIPS

    Support the instructions below:

    add
    sub
    and
    or
    srl
    addi
    andi
    ori
    lw
    lui
    sw
    slt
    slti
    beq
    bne
    j
    jal
    jr
    nor
    sll
    xor
    xori
    jarl
    
> Multi-Cycle CPU for MIPS

    Support the instructions above.

> The Project for course

    MicroProgramming for Single-Cycle with Pipeline CPU
    
MIPS CPU with pipeline( overcome data hazard, structure hazard, control hazard )
![pic](https://github.com/BestOreo/Pic-for-README.md/blob/master/pipline/1.png)
