Jasper Apps 2024.06p002 64 bits 2024.09.02 16:28:38 UTC

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2024 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /users/rompel/jasper_executions/safety/jgprojects/vga_3/sessionLogs/session_0

WARNING (WG017): [session]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
WARNING (WG017): [jg_console]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
INFO: successfully checked out license "jasper_fao".
INFO: reading configuration file "/users/rompel/.config/cadence/jasper.conf".
% analyze -sv09 ../vga_3.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence2425/JASPER/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../vga_3.sv'
% elaborate -bbox_mul 1000000 -bbox_div 1000000 -bbox_mod 1000000 -bbox_a 1000000
[INFO (HIER-8002)] ../vga_3.sv(64): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../vga_3.sv(1): compiling module 'VGA'
[WARN (VERI-1209)] ../vga_3.sv(33): expression size 32 truncated to fit in target size 8
[WARN (VERI-1209)] ../vga_3.sv(37): expression size 32 truncated to fit in target size 7
[INFO (VERI-8005)] ../vga_3.sv(17): Unintentional sequential element inferred for h_cnt read before write using blocking assignment
[INFO (VERI-8005)] ../vga_3.sv(18): Unintentional sequential element inferred for v_cnt read before write using blocking assignment
[INFO (VERI-8005)] ../vga_3.sv(19): Unintentional sequential element inferred for h_sync read before write using blocking assignment
[INFO (VERI-8005)] ../vga_3.sv(20): Unintentional sequential element inferred for v_sync read before write using blocking assignment
[INFO (VERI-8005)] ../vga_3.sv(1): Unintentional sequential element inferred for disp_ena read before write using blocking assignment
[INFO (VERI-8005)] ../vga_3.sv(1): Unintentional sequential element inferred for col read before write using blocking assignment
[INFO (VERI-8005)] ../vga_3.sv(1): Unintentional sequential element inferred for row read before write using blocking assignment
INFO (ISW003): Top module name is "VGA".
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          1 (0 packages)
  Single run mode                         On
  Pipeline                                On (1 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      1 (1 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
VGA
[<embedded>] % reset rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
[<embedded>] % clock clk
[<embedded>] % prove -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3Nm7hPr1Vp3Di1Ra2USNIGL4JypRnLKLAdF6JAyuavO2JfGCiY9OZJhcAcOUnLx5xwNdhILGrAWX9s+z2WDkKwNR7tAfClBEjRFVQeq6DU54boFgEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
Mpcustom4: Custom engine code is hT3NZbhP9fmY2AbBQnsjfOxn6c+6e6yL+/e8fZFmaQrnlgEA
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 31 of 33 design flops, 0 of 0 design latches, 3 of 3 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
AMcustom5: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
0: Using multistage preprocessing
Ncustom6: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
0: Starting reduce
ADcustom7: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Tricustom8: Custom engine code is hT3Nu7hPt1752DvFRa0kNDiyIV97VyejwM9C/jCLJjdPvusZONHY42VYUy0Q1ZotnhcVtNc56tJ5wbxv6V2+XpdsaSlHck5vfnbYjdwj1OECy9U+7oSQ0SZE3g5ayD+Phuh4odCJTjeKa2k4elM9ldQfkAEA
Gcustom9: Custom engine code is hT3NibhPDfeYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncipMGcUXqAadachREE9F2PwhBUZUNw5kHnd4JdXkamORRgEA
C2custom10: Custom engine code is hT3NirhPjfWYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncgkrYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuG86XYVV00BAA
AGcustom11: Custom engine code is hT3NirhP/fmYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInnckcwYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuHEZnZByh0BAA
Bcustom12: Custom engine code is hT3NjrhPDfiYQADBZnYcglOvK9PfWxFtenjIyBqfrgr7if/jL/yPOuK1BAflEcW0DxNH2eDIoezN2gxlQFg81RZtiWXh7aiTAidvAQA
Ncustom13: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
0: Finished reduce in 0s
Tricustom14: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.00 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 1
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 9604@vlsi-ria85(local) jg_9510_vlsi-ria85_1
0.0.N: Proofgrid shell started at 9603@vlsi-ria85(local) jg_9510_vlsi-ria85_1
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Last scan. Per property time limit: 0s
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: Trace Attempt  2	[0.00 s]
0.0.Hp: Trace Attempt  3	[0.00 s]
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "VGA.p1"	[0.00 s].
0.0.Hp: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.Hp: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Ht: Proofgrid shell started at 9655@vlsi-ria85(local) jg_9510_vlsi-ria85_1
0.0.Oh: Proofgrid shell started at 9656@vlsi-ria85(local) jg_9510_vlsi-ria85_1
0.0.B: Proofgrid shell started at 9657@vlsi-ria85(local) jg_9510_vlsi-ria85_1
0.0.AM: Proofgrid shell started at 9658@vlsi-ria85(local) jg_9510_vlsi-ria85_1
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Oh: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Last scan. Per property time limit: 0s
0.0.Oh: Reached length limit (2147483647) [0.00 s]
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "VGA.p1"	[0.00 s].
0.0.AM: Last scan. Per property time limit: 0s
0.0.AM: Starting proof for property "VGA.p1"	[0.00 s].
0.0.Ht: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.00 s]
0.0.Ht: Trace Attempt  3	[0.00 s]
0.0.Ht: Trace Attempt  4	[0.00 s]
0.0.Ht: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.Oh: Exited with Success (@ 0.04 s)
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  1	[0.08 s]
0.0.N: Trace Attempt  2	[0.09 s]
0.0.N: Trace Attempt  3	[0.09 s]
0.0.N: Trace Attempt  4	[0.09 s]
0.0.N: Trace Attempt  5	[0.09 s]
0.0.N: Trace Attempt  1	[0.22 s]
0.0.N: Trace Attempt  2	[0.23 s]
0.0.N: Trace Attempt  3	[0.23 s]
0.0.N: Trace Attempt  4	[0.23 s]
0.0.N: Trace Attempt  5	[0.23 s]
0.0.N: Trace Attempt  1	[0.67 s]
0.0.N: Trace Attempt  2	[0.67 s]
0.0.N: Trace Attempt  3	[0.67 s]
0.0.N: Trace Attempt  4	[0.67 s]
0.0.N: Trace Attempt  5	[0.67 s]
0.0.AM: Trace Attempt  1	[0.82 s]
0.0.AM: Trace Attempt  2	[0.82 s]
0.0.AM: Trace Attempt  3	[0.82 s]
0.0.AM: Trace Attempt  4	[0.83 s]
0.0.AM: Trace Attempt  5	[0.83 s]
0.0.N: Trace Attempt  1	[1.12 s]
0.0.N: Trace Attempt  2	[1.12 s]
0.0.N: Trace Attempt  3	[1.12 s]
0.0.N: Trace Attempt  4	[1.12 s]
0.0.N: Trace Attempt  5	[1.12 s]
0.0.N: Trace Attempt  1	[1.59 s]
0.0.N: Trace Attempt  2	[1.59 s]
0.0.N: Trace Attempt  3	[1.59 s]
0.0.N: Trace Attempt  4	[1.59 s]
0.0.N: Trace Attempt  5	[1.59 s]
0.0.AM: Trace Attempt  1	[2.34 s]
0.0.AM: Trace Attempt  2	[2.34 s]
0.0.AM: Trace Attempt  3	[2.34 s]
0.0.AM: Trace Attempt  4	[2.34 s]
0.0.AM: Trace Attempt  5	[2.35 s]
0.0.N: Trace Attempt  1	[2.77 s]
0.0.N: Trace Attempt  2	[2.77 s]
0.0.N: Trace Attempt  3	[2.77 s]
0.0.N: Trace Attempt  4	[2.77 s]
0.0.N: Trace Attempt  5	[2.77 s]
0.0.Hp: Trace Attempt 519	[4.00 s]
0.0.N: Trace Attempt  1	[4.02 s]
0.0.N: Trace Attempt  2	[4.02 s]
0.0.N: Trace Attempt  3	[4.02 s]
0.0.N: Trace Attempt  4	[4.03 s]
0.0.N: Trace Attempt  5	[4.03 s]
0.0.Ht: Trace Attempt 1869	[4.00 s]
0.0.B: Trace Attempt 1926	[4.00 s]
0.0.AM: Trace Attempt  1	[4.04 s]
0.0.AM: Trace Attempt  2	[4.04 s]
0.0.AM: Trace Attempt  3	[4.04 s]
0.0.AM: Trace Attempt  4	[4.04 s]
0.0.AM: Trace Attempt  5	[4.04 s]
0.0.N: Trace Attempt  1	[5.26 s]
0.0.N: Trace Attempt  2	[5.26 s]
0.0.N: Trace Attempt  3	[5.26 s]
0.0.N: Trace Attempt  4	[5.26 s]
0.0.N: Trace Attempt  5	[5.26 s]
0.0.N: Trace Attempt  1	[6.50 s]
0.0.N: Trace Attempt  2	[6.50 s]
0.0.N: Trace Attempt  3	[6.50 s]
0.0.N: Trace Attempt  4	[6.50 s]
0.0.N: Trace Attempt  5	[6.50 s]
0.0.N: Trace Attempt  1	[7.91 s]
0.0.N: Trace Attempt  2	[7.91 s]
0.0.N: Trace Attempt  3	[7.91 s]
0.0.N: Trace Attempt  4	[7.91 s]
0.0.N: Trace Attempt  5	[7.91 s]
0.0.Hp: Trace Attempt 729	[8.00 s]
0.0.Ht: Trace Attempt 2546	[8.00 s]
0.0.B: Trace Attempt 2703	[8.01 s]
0.0.AM: Trace Attempt 278	[8.08 s]
0.0.Hp: Trace Attempt 894	[12.02 s]
0.0.Ht: Trace Attempt 3053	[12.00 s]
0.0.B: Trace Attempt 3302	[12.01 s]
0.0.N: Trace Attempt 298	[12.09 s]
0.0.AM: Trace Attempt 335	[12.12 s]
0.0.Hp: Trace Attempt 1026	[16.04 s]
0.0.Ht: Trace Attempt 3442	[16.00 s]
0.0.B: Trace Attempt 3779	[16.02 s]
0.0.N: Trace Attempt 342	[16.14 s]
0.0.AM: Trace Attempt 397	[16.80 s]
0.0.AM: Trace Attempt  1	[16.87 s]
0.0.AM: Trace Attempt  2	[16.87 s]
0.0.AM: Trace Attempt  3	[16.87 s]
0.0.AM: Trace Attempt  4	[16.88 s]
0.0.AM: Trace Attempt  5	[16.88 s]
0.0.N: Trace Attempt  1	[19.46 s]
0.0.N: Trace Attempt  2	[19.46 s]
0.0.N: Trace Attempt  3	[19.46 s]
0.0.N: Trace Attempt  4	[19.47 s]
0.0.N: Trace Attempt  5	[19.47 s]
0.0.Ht: Trace Attempt 3808	[20.01 s]
0.0.B: Trace Attempt 4224	[20.02 s]
0.0.Hp: Trace Attempt 1070	[20.69 s]
0.0.AM: Trace Attempt 301	[21.00 s]
0.0.N: Trace Attempt 270	[23.48 s]
0.0.Ht: Trace Attempt 4149	[24.01 s]
0.0.B: Trace Attempt 4625	[24.03 s]
0.0.Hp: Trace Attempt 1207	[24.71 s]
0.0.AM: Trace Attempt 378	[25.03 s]
0.0.Ht: Trace Attempt 4458	[28.01 s]
0.0.B: Trace Attempt 4993	[28.04 s]
0.0.N: Trace Attempt 349	[28.46 s]
0.0.Hp: Trace Attempt 1327	[28.74 s]
0.0.AM: Trace Attempt 445	[29.11 s]
0.0.Ht: Trace Attempt 4744	[32.02 s]
0.0.B: Trace Attempt 5332	[32.04 s]
0.0.Hp: Trace Attempt 1439	[32.77 s]
0.0.AM: Trace Attempt 489	[33.26 s]
0.0.N: Trace Attempt 356	[33.48 s]
0.0.Ht: Trace Attempt 5009	[36.02 s]
0.0.B: Trace Attempt 5648	[36.04 s]
0.0.Hp: Trace Attempt 1543	[36.79 s]
0.0.AM: Trace Attempt 551	[37.28 s]
0.0.N: Trace Attempt 359	[38.59 s]
0.0.Ht: Trace Attempt 5264	[40.02 s]
0.0.B: Trace Attempt 5948	[40.05 s]
0.0.AM: Trace Attempt 640	[41.34 s]
0.0.N: Trace Attempt  1	[41.77 s]
0.0.N: Trace Attempt  2	[41.78 s]
0.0.N: Trace Attempt  3	[41.78 s]
0.0.N: Trace Attempt  4	[41.78 s]
0.0.N: Trace Attempt  5	[41.78 s]
0.0.Hp: Trace Attempt 1619	[41.99 s]
0.0.Ht: Trace Attempt 5500	[44.03 s]
0.0.B: Trace Attempt 6236	[44.06 s]
0.0.AM: Trace Attempt 679	[45.39 s]
0.0.N: Trace Attempt 270	[45.80 s]
0.0.Hp: Trace Attempt 1692	[46.04 s]
0.0.Ht: Trace Attempt 5726	[48.03 s]
0.0.B: Trace Attempt 6516	[48.07 s]
0.0.AM: Trace Attempt 399	[49.44 s]
0.0.Hp: Trace Attempt 1761	[50.08 s]
0.0.N: Trace Attempt 349	[50.76 s]
0.0.Ht: Trace Attempt 5929	[52.04 s]
0.0.B: Trace Attempt 6768	[52.08 s]
0.0.Hp: Trace Attempt 1827	[54.12 s]
0.0.AM: Trace Attempt 401	[54.19 s]
0.0.N: Trace Attempt 356	[55.73 s]
0.0.Ht: Trace Attempt 6124	[56.06 s]
0.0.B: Trace Attempt 7007	[56.09 s]
0.0.Hp: Trace Attempt 1889	[58.13 s]
0.0.AM: Trace Attempt 629	[58.20 s]
0.0.Ht: Trace Attempt 6310	[60.08 s]
0.0.B: Trace Attempt 7233	[60.10 s]
0.0.N: Trace Attempt 359	[60.78 s]
0.0.Hp: Trace Attempt 1949	[62.18 s]
0.0.AM: Trace Attempt 783	[62.22 s]
0.0.AM: Trace Attempt  1	[63.59 s]
0.0.AM: Trace Attempt  2	[63.59 s]
0.0.AM: Trace Attempt  3	[63.59 s]
0.0.AM: Trace Attempt  4	[63.59 s]
0.0.AM: Trace Attempt  5	[63.59 s]
0.0.Ht: Trace Attempt 6469	[64.09 s]
0.0.B: Trace Attempt 7446	[64.10 s]
0.0.N: Trace Attempt  1	[64.48 s]
0.0.N: Trace Attempt  2	[64.48 s]
0.0.N: Trace Attempt  3	[64.48 s]
0.0.N: Trace Attempt  4	[64.48 s]
0.0.N: Trace Attempt  5	[64.48 s]
0.0.Hp: Trace Attempt 2011	[66.22 s]
0.0.AM: Trace Attempt 341	[67.73 s]
0.0.Ht: Trace Attempt 6640	[68.09 s]
0.0.B: Trace Attempt 7683	[68.12 s]
0.0.N: Trace Attempt 270	[68.54 s]
0.0.Hp: Trace Attempt 2069	[70.26 s]
0.0.AM: Trace Attempt 405	[71.75 s]
0.0.Ht: Trace Attempt 6808	[72.10 s]
0.0.B: Trace Attempt 7913	[72.12 s]
0.0.N: Trace Attempt 349	[73.51 s]
0.0.Hp: Trace Attempt 2140	[74.31 s]
0.0.AM: Trace Attempt 477	[75.84 s]
0.0.Ht: Trace Attempt 6975	[76.11 s]
0.0.B: Trace Attempt 8131	[76.13 s]
0.0.Hp: Trace Attempt 2205	[78.34 s]
0.0.N: Trace Attempt 356	[78.44 s]
0.0.AM: Trace Attempt 516	[79.86 s]
0.0.Ht: Trace Attempt 7144	[80.13 s]
0.0.B: Trace Attempt 8343	[80.14 s]
0.0.Hp: Trace Attempt 2272	[82.39 s]
0.0.N: Trace Attempt 359	[83.47 s]
0.0.AM: Trace Attempt 573	[84.08 s]
0.0.B: Trace Attempt 8550	[84.14 s]
0.0.Ht: Trace Attempt 7306	[84.14 s]
0.0.Hp: Trace Attempt 2336	[86.41 s]
0.0.N: Trace Attempt  1	[86.78 s]
0.0.N: Trace Attempt  2	[86.78 s]
0.0.N: Trace Attempt  3	[86.78 s]
0.0.N: Trace Attempt  4	[86.78 s]
0.0.N: Trace Attempt  5	[86.78 s]
0.0.AM: Trace Attempt 636	[88.12 s]
0.0.B: Trace Attempt 8747	[88.15 s]
0.0.Ht: Trace Attempt 7465	[88.16 s]
0.0.Hp: Trace Attempt 2399	[90.45 s]
0.0.N: Trace Attempt 281	[90.83 s]
0.0.B: Trace Attempt 8939	[92.16 s]
0.0.Ht: Trace Attempt 7626	[92.17 s]
0.0.AM: Trace Attempt 685	[92.26 s]
0.0.Hp: Trace Attempt 2460	[94.52 s]
0.0.N: Trace Attempt 359	[94.89 s]
0.0.B: Trace Attempt 9127	[96.18 s]
0.0.Ht: Trace Attempt 7784	[96.20 s]
0.0.AM: Trace Attempt 709	[96.28 s]
0.0.N: Trace Attempt  1	[98.02 s]
0.0.N: Trace Attempt  2	[98.02 s]
0.0.N: Trace Attempt  3	[98.02 s]
0.0.N: Trace Attempt  4	[98.02 s]
0.0.N: Trace Attempt  5	[98.02 s]
0.0.Hp: Trace Attempt 2519	[98.58 s]
0.0.B: Trace Attempt 9309	[100.18 s]
0.0.Ht: Trace Attempt 7940	[100.22 s]
0.0.AM: Trace Attempt 736	[100.36 s]
0.0.N: Trace Attempt 281	[102.06 s]
0.0.Hp: Trace Attempt 2577	[102.60 s]
0.0.B: Trace Attempt 9496	[104.19 s]
0.0.Ht: Trace Attempt 8086	[104.23 s]
0.0.AM: Trace Attempt 767	[104.50 s]
0.0.N: Trace Attempt 359	[106.09 s]
0.0.Hp: Trace Attempt 2633	[106.66 s]
0.0.B: Trace Attempt 9672	[108.20 s]
0.0.Ht: Trace Attempt 8232	[108.25 s]
0.0.AM: Trace Attempt 802	[108.69 s]
0.0.N: Trace Attempt  1	[109.72 s]
0.0.N: Trace Attempt  2	[109.73 s]
0.0.N: Trace Attempt  3	[109.73 s]
0.0.N: Trace Attempt  4	[109.73 s]
0.0.N: Trace Attempt  5	[109.73 s]
0.0.Hp: Trace Attempt 2687	[110.71 s]
0.0.B: Trace Attempt 9842	[112.21 s]
0.0.Ht: Trace Attempt 8375	[112.25 s]
0.0.AM: Trace Attempt 828	[112.73 s]
0.0.N: Trace Attempt 270	[113.75 s]
0.0.Hp: Trace Attempt 2741	[114.75 s]
0.0.B: Trace Attempt 10013	[116.22 s]
0.0.Ht: Trace Attempt 8520	[116.25 s]
0.0.AM: Trace Attempt 854	[116.83 s]
0.0.N: Trace Attempt 349	[118.68 s]
0.0.Hp: Trace Attempt 2794	[118.82 s]
0.0.B: Trace Attempt 10180	[120.23 s]
0.0.Ht: Trace Attempt 8662	[120.27 s]
0.0.AM: Trace Attempt 887	[120.99 s]
0.0.Hp: Trace Attempt 2846	[122.89 s]
0.0.N: Trace Attempt 356	[123.59 s]
0.0.B: Trace Attempt 10344	[124.24 s]
0.0.Ht: Trace Attempt 8804	[124.30 s]
0.0.AM: Trace Attempt 915	[125.31 s]
0.0.Hp: Trace Attempt 2897	[126.94 s]
0.0.B: Trace Attempt 10504	[128.25 s]
0.0.Ht: Trace Attempt 8944	[128.31 s]
0.0.N: Trace Attempt 359	[128.60 s]
0.0.AM: Trace Attempt 942	[129.45 s]
0.0.Hp: Trace Attempt 2947	[130.98 s]
0.0.N: Trace Attempt  1	[131.74 s]
0.0.N: Trace Attempt  2	[131.74 s]
0.0.N: Trace Attempt  3	[131.74 s]
0.0.N: Trace Attempt  4	[131.74 s]
0.0.N: Trace Attempt  5	[131.74 s]
0.0.B: Trace Attempt 10660	[132.26 s]
0.0.Ht: Trace Attempt 9081	[132.31 s]
0.0.AM: Trace Attempt 969	[133.57 s]
0.0.Hp: Trace Attempt 2995	[134.98 s]
0.0.N: Trace Attempt 270	[135.74 s]
0.0.B: Trace Attempt 10814	[136.27 s]
0.0.Ht: Trace Attempt 9218	[136.31 s]
0.0.AM: Trace Attempt 994	[137.59 s]
0.0.Hp: Trace Attempt 3043	[139.06 s]
0.0.B: Trace Attempt 10963	[140.28 s]
0.0.Ht: Trace Attempt 9353	[140.33 s]
0.0.N: Trace Attempt 349	[140.68 s]
0.0.AM: Trace Attempt 1027	[141.92 s]
0.0.Hp: Trace Attempt 3090	[143.11 s]
0.0.B: Trace Attempt 11112	[144.28 s]
0.0.Ht: Trace Attempt 9488	[144.35 s]
0.0.N: Trace Attempt 356	[145.58 s]
0.0.AM: Trace Attempt 1058	[145.93 s]
0.0.Hp: Trace Attempt 3136	[147.12 s]
0.0.B: Trace Attempt 11255	[148.31 s]
0.0.Ht: Trace Attempt 9612	[148.37 s]
0.0.AM: Trace Attempt 1091	[149.99 s]
0.0.N: Trace Attempt 359	[150.58 s]
0.0.Hp: Trace Attempt 3182	[151.16 s]
0.0.B: Trace Attempt 11397	[152.31 s]
0.0.Ht: Trace Attempt 9737	[152.39 s]
0.0.N: Trace Attempt  1	[153.95 s]
0.0.N: Trace Attempt  2	[153.95 s]
0.0.N: Trace Attempt  3	[153.95 s]
0.0.N: Trace Attempt  4	[153.95 s]
0.0.N: Trace Attempt  5	[153.95 s]
0.0.AM: Trace Attempt 1123	[154.14 s]
0.0.Hp: Trace Attempt 3222	[155.24 s]
0.0.B: Trace Attempt 11535	[156.31 s]
0.0.Ht: Trace Attempt 9858	[156.41 s]
0.0.N: Trace Attempt 281	[157.98 s]
0.0.AM: Trace Attempt 1149	[158.18 s]
0.0.Hp: Trace Attempt 3268	[159.27 s]
0.0.B: Trace Attempt 11675	[160.32 s]
0.0.Ht: Trace Attempt 9981	[160.43 s]
0.0.N: Trace Attempt 359	[162.00 s]
0.0.Hp: Trace Attempt 3312	[163.31 s]
0.0.B: Trace Attempt 11811	[164.35 s]
0.0.Ht: Trace Attempt 10102	[164.45 s]
0.0.N: Trace Attempt  1	[165.33 s]
0.0.N: Trace Attempt  2	[165.34 s]
0.0.N: Trace Attempt  3	[165.34 s]
0.0.N: Trace Attempt  4	[165.34 s]
0.0.N: Trace Attempt  5	[165.34 s]
0.0.AM: Trace Attempt 1167	[165.88 s]
0.0.Hp: Trace Attempt 3354	[167.39 s]
0.0.B: Trace Attempt 11951	[168.37 s]
0.0.Ht: Trace Attempt 10221	[168.47 s]
0.0.N: Trace Attempt 281	[169.36 s]
0.0.AM: Trace Attempt 1189	[170.05 s]
0.0.Hp: Trace Attempt 3396	[171.42 s]
0.0.B: Trace Attempt 12088	[172.38 s]
0.0.Ht: Trace Attempt 10340	[172.48 s]
0.0.N: Trace Attempt 359	[173.42 s]
0.0.AM: Trace Attempt 1217	[174.13 s]
0.0.Hp: Trace Attempt 3436	[175.48 s]
0.0.B: Trace Attempt 12219	[176.38 s]
0.0.Ht: Trace Attempt 10452	[176.48 s]
0.0.N: Trace Attempt  1	[177.04 s]
0.0.N: Trace Attempt  2	[177.04 s]
0.0.N: Trace Attempt  3	[177.04 s]
0.0.N: Trace Attempt  4	[177.04 s]
0.0.N: Trace Attempt  5	[177.04 s]
0.0.AM: Trace Attempt 1248	[178.25 s]
0.0.Hp: Trace Attempt 3476	[179.56 s]
0.0.B: Trace Attempt 12351	[180.40 s]
0.0.Ht: Trace Attempt 10568	[180.49 s]
0.0.N: Trace Attempt 269	[180.94 s]
0.0.N: Stopped processing property "VGA.p1"	[181.03 s].
0.0.N: Morphing to Ncustom1
0.0.N: All properties determined. [0.00 s]
0.0.N: Exited with Success (@ 0.00 s)
0.0.Ncustom1: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ncustom1: Starting proof for property "VGA.p1"	[0.00 s].
0.0.Ncustom1: Trace Attempt 375	[0.03 s]
0.0.Tri: Proofgrid shell started at 14509@vlsi-ria85(local) jg_9510_vlsi-ria85_1
0.0.Tri: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "VGA.p1"	[0.00 s].
0.0.Tri: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt 12370	[180.98 s]
0.0.B: Stopped processing property "VGA.p1"	[181.10 s].
0.0.B: Morphing to Bcustom2
0.0.B: All properties determined. [0.00 s]
0.0.B: Exited with Success (@ 0.00 s)
0.0.Bcustom2: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bcustom2: Starting proof for property "VGA.p1"	[0.00 s].
0.0.Bcustom2: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  2	[0.00 s]
0.0.Bcustom2: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  2	[0.00 s]
0.0.Bcustom2: Trace Attempt  3	[0.00 s]
0.0.Bcustom2: Trace Attempt  4	[0.00 s]
0.0.Bcustom2: Trace Attempt  5	[0.00 s]
0.0.Bcustom2: Trace Attempt  1	[0.01 s]
0.0.Tri:    0.00" ---- Launching main thread ----
0.0.Bcustom2: Trace Attempt  2	[0.01 s]
0.0.Bcustom2: Trace Attempt  3	[0.01 s]
0.0.Bcustom2: Trace Attempt  4	[0.01 s]
0.0.Bcustom2: Trace Attempt  5	[0.01 s]
0.0.Bcustom2: Trace Attempt  1	[0.03 s]
0.0.Bcustom2: Trace Attempt  2	[0.03 s]
0.0.Bcustom2: Trace Attempt  3	[0.03 s]
0.0.Bcustom2: Trace Attempt  4	[0.03 s]
0.0.Bcustom2: Trace Attempt  5	[0.03 s]
0.0.Tri:    0.04" ---- Launching abstraction thread ----
0.0.Tri:    0.05" ---- Launching multi-phase simplification thread ----
0.0.Tri:    0.09" ---- Launching liveness simplification thread ----
0.0.AM: Trace Attempt 1267	[180.86 s]
0.0.AM: Stopped processing property "VGA.p1"	[181.21 s].
0.0.AM: Morphing to AMcustom3
0.0.AM: All properties determined. [0.00 s]
0.0.AM: Exited with Success (@ 0.00 s)
0.0.AMcustom3: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AMcustom3: Starting proof for property "VGA.p1"	[0.00 s].
0.0.AMcustom3: Trace Attempt  1	[0.00 s]
0.0.AMcustom3: Trace Attempt  2	[0.00 s]
0.0.AMcustom3: Trace Attempt  3	[0.00 s]
0.0.AMcustom3: Trace Attempt  4	[0.00 s]
0.0.AMcustom3: Trace Attempt  5	[0.00 s]
0.0.AMcustom3: Trace Attempt  1	[0.00 s]
0.0.AMcustom3: Trace Attempt  2	[0.00 s]
0.0.AMcustom3: Trace Attempt  3	[0.00 s]
0.0.AMcustom3: Trace Attempt  4	[0.00 s]
0.0.AMcustom3: Trace Attempt  1	[0.01 s]
0.0.AMcustom3: Trace Attempt  2	[0.01 s]
0.0.AMcustom3: Trace Attempt  3	[0.01 s]
0.0.AMcustom3: Trace Attempt  4	[0.02 s]
0.0.Tri:    0.90" Simplification phase 1 complete
0.0.AMcustom3: Trace Attempt 150	[0.77 s]
0.0.AMcustom3: Stopped processing property "VGA.p1"	[0.78 s].
0.0.AMcustom3: Morphing to M
0.0.AMcustom3: All properties determined. [0.00 s]
0.0.AMcustom3: Exited with Success (@ 0.00 s)
0.0.Bcustom2: Trace Attempt 622	[0.92 s]
0.0.Bcustom2: Stopped processing property "VGA.p1"	[0.94 s].
0.0.Bcustom2: Morphing to D
0.0.Bcustom2: All properties determined. [0.00 s]
0.0.Bcustom2: Exited with Success (@ 0.00 s)
0.0.M: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.M: Starting proof for property "VGA.p1"	[0.00 s].
0.0.M: Trace Attempt  1	[0.00 s]
0.0.M: Trace Attempt  2	[0.00 s]
0.0.M: Trace Attempt  3	[0.00 s]
0.0.M: Trace Attempt  4	[0.00 s]
0.0.M: Trace Attempt  5	[0.00 s]
0.0.D: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.D: Starting proof for property "VGA.p1"	[0.00 s].
0.0.D: Trace Attempt  1	[0.00 s]
0.0.D: Trace Attempt  2	[0.00 s]
0.0.D: Trace Attempt  4	[0.00 s]
0.0.Ncustom1: Requesting engine job to terminate
0.0.D: Requesting engine job to terminate
0.0.M: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [182.10 s]
0.0.Tri: A proof was found: No trace exists. [0.99 s]
INFO (IPF057): 0.0.Tri: The property "VGA.p1" was proven in 1.00 s.
0.0.M: Trace Attempt 16	[0.03 s]
0.0.M: Stopped processing property "VGA.p1"	[0.02 s].
0.0.M: All properties determined. [0.03 s]
0.0.Hp: Trace Attempt 3500	[182.01 s]
0.0.Hp: All properties determined. [182.10 s]
0.0.D: Trace Attempt  8	[0.01 s]
0.0.D: Stopped processing property "VGA.p1"	[0.01 s].
0.0.D: All properties determined. [0.02 s]
0.0.M: Exited with Success (@ 182.11 s)
0: ProofGrid usable level: 0
0.0.Tri: Stopped processing property "VGA.p1"	[1.01 s].
0.0.Ncustom1: Stopped processing property "VGA.p1"	[1.07 s].
0.0.Ncustom1: All properties determined. [1.07 s]
0.0.Tri: Morphing to AMcustom5
0.0.Tri: Preventing job from starting because proof is shutting down.
0.0.Tri: Requesting engine job to terminate
0.0.Tri: Interrupted. [0.00 s]
0.0.Tri: Exited with Success (@ 182.11 s)
0.0.Ncustom1: Exited with Success (@ 182.12 s)
0.0.Ht: Trace Attempt 10612	[182.06 s]
0.0.Ht: All properties determined. [182.09 s]
0.0.D: Exited with Success (@ 182.15 s)
0.0.Ht: Exited with Success (@ 182.22 s)
0.0.Hp: Exited with Success (@ 182.38 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 99.97 %)
--------------------------------------------------------------
     engines started                               :    13
     engine jobs started                           :     7

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
     Hp        0.03      182.10        0.00       99.98 %
     Ht        0.04      182.06        0.00       99.98 %
     Oh        0.04        0.00        0.00        3.28 %
    Ncustom1        0.03      182.08        0.00       99.98 %
      D        0.04      181.92        0.00       99.98 %
      M        0.04      181.79        0.00       99.98 %
    AMcustom5        0.07        0.96        0.00       93.36 %
    all        0.04      130.13        0.00       99.97 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.29      910.93        0.00

    Data read    : 10.27 MiB
    Data written : 4.97 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 1
                 assertions                   : 1
                  - proven                    : 1 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
proven
[<embedded>] % exit -force
[<embedded>] % INFO (IPL005): Received request to exit from the console.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 1.895 GB.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
Finished vga_3.tcl successfully
