
---------- Begin Simulation Statistics ----------
final_tick                                65395630500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 363964                       # Simulator instruction rate (inst/s)
host_mem_usage                                 683340                       # Number of bytes of host memory used
host_op_rate                                   398293                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   274.75                       # Real time elapsed on the host
host_tick_rate                              238016645                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431937                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.065396                       # Number of seconds simulated
sim_ticks                                 65395630500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             88.088144                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8691525                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9866850                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                345                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            142503                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16342525                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             300025                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          434104                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           134079                       # Number of indirect misses.
system.cpu.branchPred.lookups                20405390                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050672                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1038                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431937                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.307913                       # CPI: cycles per instruction
system.cpu.discardedOps                        690942                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49596725                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17142163                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          9894425                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        14575860                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.764577                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        130791261                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955303     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646465     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534197     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431937                       # Class of committed instruction
system.cpu.tickCycles                       116215401                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        37681                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         83966                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           29                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       722971                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          509                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1447357                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            516                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  65395630500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7477                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        37428                       # Transaction distribution
system.membus.trans_dist::CleanEvict              249                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38812                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38812                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7477                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       130255                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 130255                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5357888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5357888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             46289                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   46289    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               46289                       # Request fanout histogram
system.membus.respLayer1.occupancy          248556250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           243981500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  65395630500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            685454                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        87937                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       668515                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4636                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            38935                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           38935                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        668914                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        16541                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2006342                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       165404                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2171746                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     85595392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      6783040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               92378432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           38121                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2395392                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           762511                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000729                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027331                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 761962     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    542      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             762511                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1442702500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          83216495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1003369999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  65395630500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               668401                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 9694                       # number of demand (read+write) hits
system.l2.demand_hits::total                   678095                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              668401                       # number of overall hits
system.l2.overall_hits::.cpu.data                9694                       # number of overall hits
system.l2.overall_hits::total                  678095                       # number of overall hits
system.l2.demand_misses::.cpu.inst                513                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              45782                       # number of demand (read+write) misses
system.l2.demand_misses::total                  46295                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               513                       # number of overall misses
system.l2.overall_misses::.cpu.data             45782                       # number of overall misses
system.l2.overall_misses::total                 46295                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     39202000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3784160500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3823362500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     39202000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3784160500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3823362500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           668914                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            55476                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               724390                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          668914                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           55476                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              724390                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000767                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.825258                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.063909                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000767                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.825258                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.063909                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76417.153996                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82656.076624                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82586.942434                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76417.153996                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82656.076624                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82586.942434                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               37428                       # number of writebacks
system.l2.writebacks::total                     37428                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           512                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         45777                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             46289                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          512                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        45777                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            46289                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     34017500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3326063500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3360081000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     34017500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3326063500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3360081000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000765                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.825168                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.063901                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000765                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.825168                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.063901                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66440.429688                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72657.961422                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72589.189656                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66440.429688                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72657.961422                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72589.189656                       # average overall mshr miss latency
system.l2.replacements                          38121                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        50509                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            50509                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        50509                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        50509                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       668504                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           668504                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       668504                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       668504                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           72                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            72                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               123                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   123                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38812                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38812                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3156449500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3156449500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         38935                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             38935                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.996841                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.996841                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81326.638668                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81326.638668                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2768329500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2768329500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.996841                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.996841                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71326.638668                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71326.638668                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         668401                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             668401                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          513                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              513                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     39202000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39202000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       668914                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         668914                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000767                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000767                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76417.153996                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76417.153996                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          512                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          512                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     34017500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34017500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000765                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000765                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66440.429688                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66440.429688                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          9571                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9571                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6970                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6970                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    627711000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    627711000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        16541                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         16541                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.421377                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.421377                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90058.967001                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90058.967001                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6965                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6965                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    557734000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    557734000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.421075                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.421075                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80076.669060                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80076.669060                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  65395630500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7995.799574                       # Cycle average of tags in use
system.l2.tags.total_refs                     1447250                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     46313                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     31.249325                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       4.979515                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        44.540422                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7946.279637                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000608                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005437                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.970005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976050                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          464                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4190                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3504                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5835625                       # Number of tag accesses
system.l2.tags.data_accesses                  5835625                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  65395630500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          32768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2929728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2962496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2395392                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2395392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             512                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           45777                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               46289                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        37428                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              37428                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            501073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          44800057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              45301131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       501073                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           501073                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       36629236                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             36629236                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       36629236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           501073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         44800057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             81930367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     37428.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       512.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     45757.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002422350500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2100                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2100                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              146077                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              35388                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       46289                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      37428                       # Number of write requests accepted
system.mem_ctrls.readBursts                     46289                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    37428                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     20                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2313                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    590568000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  231345000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1458111750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12763.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31513.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    26113                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   26433                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 56.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.62                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 46289                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                37428                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   43877                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        31130                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    172.026984                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   124.302670                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   177.818576                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14247     45.77%     45.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11089     35.62%     81.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2771      8.90%     90.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          995      3.20%     93.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          803      2.58%     96.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          306      0.98%     97.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          313      1.01%     98.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          270      0.87%     98.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          336      1.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        31130                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2100                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.030476                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.157706                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    124.122003                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2097     99.86%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2100                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2100                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.813333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.796439                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.758885                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              273     13.00%     13.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               18      0.86%     13.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1637     77.95%     91.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              172      8.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2100                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2961216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2394112                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2962496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2395392                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        45.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        36.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     45.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     36.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   65394964000                       # Total gap between requests
system.mem_ctrls.avgGap                     781143.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        32768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2928448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2394112                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 501073.233019750507                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 44780484.225165471435                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 36609663.087505519390                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          512                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        45777                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        37428                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13053250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1445058500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1496551246000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25494.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31567.35                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  39984804.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    62.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            110013120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             58473360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           165219600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           97572240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5161746720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      17827822740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10099019040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        33519866820                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        512.570436                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  26075464250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2183480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  37136686250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            112262220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             59664990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           165141060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           97697520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5161746720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      17827443120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      10099338720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        33523294350                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        512.622848                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  26078514250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2183480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  37133636250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     65395630500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  65395630500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     27659874                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27659874                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27659874                       # number of overall hits
system.cpu.icache.overall_hits::total        27659874                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       668914                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         668914                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       668914                       # number of overall misses
system.cpu.icache.overall_misses::total        668914                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   8729712500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   8729712500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   8729712500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   8729712500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28328788                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28328788                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28328788                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28328788                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.023613                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.023613                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.023613                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.023613                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13050.575261                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13050.575261                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13050.575261                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13050.575261                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       668515                       # number of writebacks
system.cpu.icache.writebacks::total            668515                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       668914                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       668914                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       668914                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       668914                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   8060799500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   8060799500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   8060799500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   8060799500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.023613                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.023613                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.023613                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.023613                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12050.576756                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12050.576756                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12050.576756                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12050.576756                       # average overall mshr miss latency
system.cpu.icache.replacements                 668515                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27659874                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27659874                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       668914                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        668914                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   8729712500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   8729712500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28328788                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28328788                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.023613                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.023613                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13050.575261                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13050.575261                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       668914                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       668914                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   8060799500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   8060799500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.023613                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.023613                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12050.576756                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12050.576756                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  65395630500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           397.679252                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28328787                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            668913                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             42.350481                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   397.679252                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.776717                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.776717                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          398                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          383                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          57326489                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         57326489                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  65395630500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  65395630500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  65395630500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     35656670                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35656670                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35659996                       # number of overall hits
system.cpu.dcache.overall_hits::total        35659996                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        75305                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          75305                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        75340                       # number of overall misses
system.cpu.dcache.overall_misses::total         75340                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5193215000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5193215000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5193215000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5193215000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35731975                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35731975                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35735336                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35735336                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002107                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002107                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002108                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002108                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 68962.419494                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68962.419494                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 68930.382267                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68930.382267                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        50509                       # number of writebacks
system.cpu.dcache.writebacks::total             50509                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        19858                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        19858                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        19858                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        19858                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        55447                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        55447                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        55476                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        55476                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3967794500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3967794500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3969175500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3969175500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001552                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001552                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001552                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001552                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71560.129493                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71560.129493                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71547.615185                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71547.615185                       # average overall mshr miss latency
system.cpu.dcache.replacements                  54452                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21457486                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21457486                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        19738                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         19738                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    826889000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    826889000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21477224                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21477224                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000919                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000919                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41893.251596                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41893.251596                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3226                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3226                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        16512                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        16512                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    751651000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    751651000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000769                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000769                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45521.499516                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45521.499516                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14199184                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14199184                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        55567                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        55567                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4366326000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4366326000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254751                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254751                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003898                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003898                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78577.680998                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78577.680998                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16632                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16632                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        38935                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38935                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3216143500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3216143500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002731                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002731                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82602.889431                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82602.889431                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3326                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3326                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           35                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           35                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.010414                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.010414                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           29                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           29                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1381000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1381000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.008628                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.008628                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 47620.689655                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 47620.689655                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  65395630500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.474883                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35893636                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             55476                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            647.011969                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            195500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.474883                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996558                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996558                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          449                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          482                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          71882476                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         71882476                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  65395630500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  65395630500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
