

================================================================
== Vitis HLS Report for 'dut_Pipeline_Output_loop'
================================================================
* Date:           Sun Nov 13 17:17:51 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        betweenness.prj
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.431 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3537|     3537|  11.778 us|  11.778 us|  3537|  3537|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Output_loop  |     3535|     3535|         3|          1|          1|  3534|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       57|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|       52|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       52|      102|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln300_fu_117_p2        |         +|   0|  0|  19|          12|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io         |       and|   0|  0|   2|           1|           1|
    |icmp_ln300_fu_111_p2       |      icmp|   0|  0|  12|          12|          11|
    |icmp_ln304_fu_132_p2       |      icmp|   0|  0|  20|          32|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  57|          59|          48|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|   12|         24|
    |gmem3_blk_n_W            |   9|          2|    1|          2|
    |i_fu_62                  |   9|          2|   12|         24|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   27|         54|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |btwn_buf_load_reg_182             |  32|   0|   32|          0|
    |i_fu_62                           |  12|   0|   12|          0|
    |icmp_ln300_reg_164                |   1|   0|    1|          0|
    |icmp_ln304_reg_168                |   1|   0|    1|          0|
    |icmp_ln304_reg_168_pp0_iter1_reg  |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  52|   0|   52|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+----------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  dut_Pipeline_Output_loop|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  dut_Pipeline_Output_loop|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  dut_Pipeline_Output_loop|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  dut_Pipeline_Output_loop|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  dut_Pipeline_Output_loop|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  dut_Pipeline_Output_loop|  return value|
|m_axi_gmem3_AWVALID   |  out|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_AWREADY   |   in|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_AWADDR    |  out|   64|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_AWID      |  out|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_AWLEN     |  out|   32|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_AWSIZE    |  out|    3|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_AWBURST   |  out|    2|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_AWLOCK    |  out|    2|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_AWCACHE   |  out|    4|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_AWPROT    |  out|    3|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_AWQOS     |  out|    4|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_AWREGION  |  out|    4|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_AWUSER    |  out|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_WVALID    |  out|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_WREADY    |   in|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_WDATA     |  out|   32|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_WSTRB     |  out|    4|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_WLAST     |  out|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_WID       |  out|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_WUSER     |  out|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_ARVALID   |  out|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_ARREADY   |   in|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_ARADDR    |  out|   64|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_ARID      |  out|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_ARLEN     |  out|   32|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_ARSIZE    |  out|    3|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_ARBURST   |  out|    2|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_ARLOCK    |  out|    2|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_ARCACHE   |  out|    4|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_ARPROT    |  out|    3|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_ARQOS     |  out|    4|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_ARREGION  |  out|    4|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_ARUSER    |  out|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_RVALID    |   in|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_RREADY    |  out|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_RDATA     |   in|   32|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_RLAST     |   in|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_RID       |   in|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_RFIFONUM  |   in|   13|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_RUSER     |   in|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_RRESP     |   in|    2|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_BVALID    |   in|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_BREADY    |  out|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_BRESP     |   in|    2|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_BID       |   in|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_BUSER     |   in|    1|       m_axi|                     gmem3|       pointer|
|sext_ln300            |   in|   62|     ap_none|                sext_ln300|        scalar|
|numVert               |   in|   32|     ap_none|                   numVert|        scalar|
|btwn_buf_address0     |  out|   12|   ap_memory|                  btwn_buf|         array|
|btwn_buf_ce0          |  out|    1|   ap_memory|                  btwn_buf|         array|
|btwn_buf_q0           |   in|   32|   ap_memory|                  btwn_buf|         array|
+----------------------+-----+-----+------------+--------------------------+--------------+

