{"vcs1":{"timestamp_begin":1681681840.600920928, "rt":0.73, "ut":0.22, "st":0.12}}
{"vcselab":{"timestamp_begin":1681681841.366860365, "rt":0.96, "ut":0.20, "st":0.13}}
{"link":{"timestamp_begin":1681681842.345946416, "rt":0.69, "ut":0.06, "st":0.35}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681681840.307158668}
{"VCS_COMP_START_TIME": 1681681840.307158668}
{"VCS_COMP_END_TIME": 1681681843.638312077}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338284}}
{"stitch_vcselab": {"peak_mem": 222604}}
