Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Dec  8 18:24:47 2022
| Host         : CSE-P07-2165-51 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    62 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              30 |           11 |
| No           | No                    | Yes                    |              37 |           14 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              32 |           11 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+--------------------------------------+------------------+------------------+----------------+--------------+
|    Clock Signal   |             Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+--------------------------------------+------------------+------------------+----------------+--------------+
|  Select/DUUT/CLK  |                                      | rst_IBUF         |                1 |              2 |         2.00 |
|  clk_divided_BUFG |                                      | rst_IBUF         |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG    |                                      |                  |                2 |              2 |         1.00 |
|  clk_divided_BUFG | HelpMe/Select_Adjust/out_reg[0]_0[0] | rst_IBUF         |                2 |              4 |         2.00 |
|  clk_divided_BUFG | HelpMe/Select_Adjust/out_reg[1]_0[0] | rst_IBUF         |                1 |              4 |         4.00 |
|  clk_divided_BUFG | HelpMe/Select_Adjust/out_reg[0]_1[0] | rst_IBUF         |                1 |              4 |         4.00 |
|  clk_divided_BUFG | HelpMe/Select_Adjust/out_reg[0]_3[0] | rst_IBUF         |                1 |              4 |         4.00 |
|  clk_divided_BUFG | HelpMe/Select_Adjust/out_reg[0]_2[0] | rst_IBUF         |                1 |              4 |         4.00 |
|  clk_divided_BUFG | HelpMe/Select_Adjust/out_reg[1]_1[0] | rst_IBUF         |                2 |              4 |         2.00 |
|  clk_divided_BUFG | HelpMe/Select_Adjust/E[0]            | rst_IBUF         |                2 |              4 |         2.00 |
|  clk_divided_BUFG | HelpMe/Select_Adjust/out_reg[0]_4[0] | rst_IBUF         |                1 |              4 |         4.00 |
|  clk_divided_BUFG |                                      |                  |                9 |             28 |         3.11 |
|  clk_IBUF_BUFG    |                                      | OneHz/clk_out    |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG    |                                      | rst_IBUF         |               12 |             33 |         2.75 |
+-------------------+--------------------------------------+------------------+------------------+----------------+--------------+


