#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed May 29 14:48:50 2024
# Process ID: 84498
# Current directory: /home/rosario/Documents/CR/cr-hardware-acceleration/hardwareAcceleration/hardwareAcceleration.tmp/ConvolutionCop_v1_0_project/ConvolutionCop_v1_0_project.runs/synth_1
# Command line: vivado -log ConvolutionCop_v1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ConvolutionCop_v1_0.tcl
# Log file: /home/rosario/Documents/CR/cr-hardware-acceleration/hardwareAcceleration/hardwareAcceleration.tmp/ConvolutionCop_v1_0_project/ConvolutionCop_v1_0_project.runs/synth_1/ConvolutionCop_v1_0.vds
# Journal file: /home/rosario/Documents/CR/cr-hardware-acceleration/hardwareAcceleration/hardwareAcceleration.tmp/ConvolutionCop_v1_0_project/ConvolutionCop_v1_0_project.runs/synth_1/vivado.jou
# Running On: fedora, OS: Linux, CPU Frequency: 2400.103 MHz, CPU Physical cores: 4, Host memory: 8233 MB
#-----------------------------------------------------------
source ConvolutionCop_v1_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1456.762 ; gain = 0.023 ; free physical = 157 ; free virtual = 6559
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rosario/Documents/CR/cr-hardware-acceleration/ip_repo/ConvolutionCop_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
Command: synth_design -top ConvolutionCop_v1_0 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 84706
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1854.344 ; gain = 382.738 ; free physical = 207 ; free virtual = 5911
Synthesis current peak Physical Memory [PSS] (MB): peak = 1252.455; parent = 960.296; children = 292.159
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3394.266; parent = 1854.348; children = 1539.918
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ConvolutionCop_v1_0' [/home/rosario/Documents/CR/cr-hardware-acceleration/ip_repo/ConvolutionCop_1_0/hdl/ConvolutionCop_v1_0.vhd:49]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ConvolutionCop_v1_0_S00_AXI' declared at '/home/rosario/Documents/CR/cr-hardware-acceleration/ip_repo/ConvolutionCop_1_0/hdl/ConvolutionCop_v1_0_S00_AXI.vhd:5' bound to instance 'ConvolutionCop_v1_0_S00_AXI_inst' of component 'ConvolutionCop_v1_0_S00_AXI' [/home/rosario/Documents/CR/cr-hardware-acceleration/ip_repo/ConvolutionCop_1_0/hdl/ConvolutionCop_v1_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'ConvolutionCop_v1_0_S00_AXI' [/home/rosario/Documents/CR/cr-hardware-acceleration/ip_repo/ConvolutionCop_1_0/hdl/ConvolutionCop_v1_0_S00_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/rosario/Documents/CR/cr-hardware-acceleration/ip_repo/ConvolutionCop_1_0/hdl/ConvolutionCop_v1_0_S00_AXI.vhd:229]
INFO: [Synth 8-226] default block is never used [/home/rosario/Documents/CR/cr-hardware-acceleration/ip_repo/ConvolutionCop_1_0/hdl/ConvolutionCop_v1_0_S00_AXI.vhd:359]
WARNING: [Synth 8-614] signal 'slv_convolResult' is read in the process but is not in the sensitivity list [/home/rosario/Documents/CR/cr-hardware-acceleration/ip_repo/ConvolutionCop_1_0/hdl/ConvolutionCop_v1_0_S00_AXI.vhd:354]
INFO: [Synth 8-256] done synthesizing module 'ConvolutionCop_v1_0_S00_AXI' (0#1) [/home/rosario/Documents/CR/cr-hardware-acceleration/ip_repo/ConvolutionCop_1_0/hdl/ConvolutionCop_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'ConvolutionCop_v1_0' (0#1) [/home/rosario/Documents/CR/cr-hardware-acceleration/ip_repo/ConvolutionCop_1_0/hdl/ConvolutionCop_v1_0.vhd:49]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module ConvolutionCop_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module ConvolutionCop_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module ConvolutionCop_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module ConvolutionCop_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module ConvolutionCop_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module ConvolutionCop_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1924.312 ; gain = 452.707 ; free physical = 583 ; free virtual = 5964
Synthesis current peak Physical Memory [PSS] (MB): peak = 1252.455; parent = 960.296; children = 292.159
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3524.719; parent = 1924.316; children = 1600.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1942.125 ; gain = 470.520 ; free physical = 554 ; free virtual = 5938
Synthesis current peak Physical Memory [PSS] (MB): peak = 1252.455; parent = 960.296; children = 292.159
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3542.531; parent = 1942.129; children = 1600.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1950.129 ; gain = 478.523 ; free physical = 550 ; free virtual = 5934
Synthesis current peak Physical Memory [PSS] (MB): peak = 1252.455; parent = 960.296; children = 292.159
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3550.535; parent = 1950.133; children = 1600.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1950.129 ; gain = 478.523 ; free physical = 533 ; free virtual = 5919
Synthesis current peak Physical Memory [PSS] (MB): peak = 1252.455; parent = 960.296; children = 292.159
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3550.535; parent = 1950.133; children = 1600.402
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Multipliers : 
	              32x32  Multipliers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0, operation Mode is: A*B.
DSP Report: operator ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0 is absorbed into DSP ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0.
DSP Report: operator ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0 is absorbed into DSP ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0.
DSP Report: Generating DSP ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0 is absorbed into DSP ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0.
DSP Report: operator ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0 is absorbed into DSP ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0.
DSP Report: Generating DSP ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0, operation Mode is: A*B.
DSP Report: operator ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0 is absorbed into DSP ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0.
DSP Report: operator ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0 is absorbed into DSP ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0.
DSP Report: Generating DSP ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0 is absorbed into DSP ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0.
DSP Report: operator ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0 is absorbed into DSP ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0.
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module ConvolutionCop_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module ConvolutionCop_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module ConvolutionCop_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module ConvolutionCop_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module ConvolutionCop_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module ConvolutionCop_v1_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 2113.246 ; gain = 641.641 ; free physical = 203 ; free virtual = 5613
Synthesis current peak Physical Memory [PSS] (MB): peak = 1451.082; parent = 1205.751; children = 292.159
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3713.652; parent = 2113.250; children = 1600.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name         | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ConvolutionCop_v1_0 | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ConvolutionCop_v1_0 | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ConvolutionCop_v1_0 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ConvolutionCop_v1_0 | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2113.246 ; gain = 641.641 ; free physical = 196 ; free virtual = 5606
Synthesis current peak Physical Memory [PSS] (MB): peak = 1453.688; parent = 1208.356; children = 292.159
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3713.652; parent = 2113.250; children = 1600.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2113.246 ; gain = 641.641 ; free physical = 180 ; free virtual = 5590
Synthesis current peak Physical Memory [PSS] (MB): peak = 1455.605; parent = 1210.274; children = 292.159
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3713.652; parent = 2113.250; children = 1600.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 2113.246 ; gain = 641.641 ; free physical = 165 ; free virtual = 5616
Synthesis current peak Physical Memory [PSS] (MB): peak = 1455.766; parent = 1210.435; children = 292.159
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3713.652; parent = 2113.250; children = 1600.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 2113.246 ; gain = 641.641 ; free physical = 165 ; free virtual = 5616
Synthesis current peak Physical Memory [PSS] (MB): peak = 1455.766; parent = 1210.435; children = 292.159
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3713.652; parent = 2113.250; children = 1600.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 2113.246 ; gain = 641.641 ; free physical = 164 ; free virtual = 5617
Synthesis current peak Physical Memory [PSS] (MB): peak = 1455.766; parent = 1210.435; children = 292.159
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3713.652; parent = 2113.250; children = 1600.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 2113.246 ; gain = 641.641 ; free physical = 164 ; free virtual = 5617
Synthesis current peak Physical Memory [PSS] (MB): peak = 1455.766; parent = 1210.435; children = 292.159
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3713.652; parent = 2113.250; children = 1600.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 2113.246 ; gain = 641.641 ; free physical = 163 ; free virtual = 5617
Synthesis current peak Physical Memory [PSS] (MB): peak = 1455.766; parent = 1210.435; children = 292.159
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3713.652; parent = 2113.250; children = 1600.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 2113.246 ; gain = 641.641 ; free physical = 159 ; free virtual = 5617
Synthesis current peak Physical Memory [PSS] (MB): peak = 1455.766; parent = 1210.435; children = 292.159
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3713.652; parent = 2113.250; children = 1600.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name         | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ConvolutionCop_v1_0 | A*B          | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ConvolutionCop_v1_0 | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ConvolutionCop_v1_0 | PCIN>>17+A*B | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    18|
|3     |DSP48E1 |     3|
|4     |LUT1    |     1|
|5     |LUT2    |    81|
|6     |LUT3    |     1|
|7     |LUT4    |    24|
|8     |LUT5    |     4|
|9     |LUT6    |    67|
|10    |FDRE    |   232|
|11    |FDSE    |     3|
|12    |IBUF    |    47|
|13    |OBUF    |    41|
+------+--------+------+

Report Instance Areas: 
+------+-----------------------------------+----------------------------+------+
|      |Instance                           |Module                      |Cells |
+------+-----------------------------------+----------------------------+------+
|1     |top                                |                            |   523|
|2     |  ConvolutionCop_v1_0_S00_AXI_inst |ConvolutionCop_v1_0_S00_AXI |   434|
+------+-----------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 2113.246 ; gain = 641.641 ; free physical = 159 ; free virtual = 5618
Synthesis current peak Physical Memory [PSS] (MB): peak = 1455.766; parent = 1210.435; children = 292.159
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3713.652; parent = 2113.250; children = 1600.402
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 2113.246 ; gain = 641.641 ; free physical = 160 ; free virtual = 5619
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 2113.254 ; gain = 641.641 ; free physical = 160 ; free virtual = 5620
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2113.254 ; gain = 0.000 ; free physical = 219 ; free virtual = 5592
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2238.957 ; gain = 0.000 ; free physical = 237 ; free virtual = 5546
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: aeb5682c
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 2238.957 ; gain = 773.289 ; free physical = 444 ; free virtual = 5753
INFO: [Common 17-1381] The checkpoint '/home/rosario/Documents/CR/cr-hardware-acceleration/hardwareAcceleration/hardwareAcceleration.tmp/ConvolutionCop_v1_0_project/ConvolutionCop_v1_0_project.runs/synth_1/ConvolutionCop_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ConvolutionCop_v1_0_utilization_synth.rpt -pb ConvolutionCop_v1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 29 14:49:59 2024...
