/*
 * CAUTION: This file is automatically generated by Xilinx.
 * Version: HSM 2014.2
 * Today is: Wed Oct  1 19:37:47 2014
*/

	&ps7_axi_interconnect_0 {
		ranges;
		axi_dma_0: axi-dma@40400000 {
			compatible = "xlnx,axi-dma";
			interrupt-parent = <&ps7_scugic_0>;
			interrupts = <0 29 4>, <0 30 4>;
			reg = <0x40400000 0x10000>;
      xlnx,include-sg = <0x01>;
      xlnx,sg-include-stscntrl-strm = <0x00>;
			dma-channel@40400000 {
				compatible = "xlnx,axi-dma-mm2s-channel";
				interrupts = <0 29 4>;
				xlnx,datawidth = <0x20>;
				xlnx,device-id = <0x0>;
        xlnx,include-dre = <0x0>;
			} ;
			dma-channel@40400030 {
				compatible = "xlnx,axi-dma-s2mm-channel";
				interrupts = <0 30 4>;
				xlnx,datawidth = <0x20>;
				xlnx,device-id = <0x0>;
        xlnx,include-dre = <0x0>;
			} ;
		} ;
		rxMapleBus_0: rxMapleBus@43c00000 {
			compatible = "ismell.org,rxMapleBus-1.0";
			reg = <0x43c00000 0x10000>;
			ismell.org,axis-tdata-width = <0x8>;
			ismell.org,s-axi-crtl-addr-width = <0x5>;
			ismell.org,s-axi-crtl-data-width = <0x20>;
		} ;
	} ;
