

================================================================
== Synthesis Summary Report of 'matrix_mult_3x3'
================================================================
+ General Information: 
    * Date:           Fri Dec 12 21:09:04 2025
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        trabalho2SD
    * Solution:       solution_array_partition (Vivado IP Flow Target)
    * Product family: kintexuplus
    * Target device:  xcau25p-sfvb784-2-i
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |                  Modules                 | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |         |           |           |     |
    |                  & Loops                 | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +------------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ matrix_mult_3x3                         |     -|  4.53|       29|  290.000|         -|       30|     -|        no|     -|  6 (~0%)|  288 (~0%)|  646 (~0%)|    -|
    | + matrix_mult_3x3_Pipeline_coluna_loop   |     -|  4.53|        8|   80.000|         -|        8|     -|        no|     -|  2 (~0%)|   93 (~0%)|  169 (~0%)|    -|
    |  o coluna_loop                           |     -|  7.30|        6|   60.000|         5|        1|     3|       yes|     -|        -|          -|          -|    -|
    | + matrix_mult_3x3_Pipeline_coluna_loop1  |     -|  4.53|        8|   80.000|         -|        8|     -|        no|     -|  2 (~0%)|   93 (~0%)|  179 (~0%)|    -|
    |  o coluna_loop                           |     -|  7.30|        6|   60.000|         5|        1|     3|       yes|     -|        -|          -|          -|    -|
    | + matrix_mult_3x3_Pipeline_coluna_loop2  |     -|  4.53|        8|   80.000|         -|        8|     -|        no|     -|  2 (~0%)|   93 (~0%)|  181 (~0%)|    -|
    |  o coluna_loop                           |     -|  7.30|        6|   60.000|         5|        1|     3|       yes|     -|        -|          -|          -|    -|
    +------------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------+----------+
| Interface  | Bitwidth |
+------------+----------+
| R_address0 | 4        |
| R_d0       | 16       |
+------------+----------+

* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| A_0_0     | ap_none | 8        |
| A_0_1     | ap_none | 8        |
| A_0_2     | ap_none | 8        |
| A_1_0     | ap_none | 8        |
| A_1_1     | ap_none | 8        |
| A_1_2     | ap_none | 8        |
| A_2_0     | ap_none | 8        |
| A_2_1     | ap_none | 8        |
| A_2_2     | ap_none | 8        |
| B_0_0     | ap_none | 8        |
| B_0_1     | ap_none | 8        |
| B_0_2     | ap_none | 8        |
| B_1_0     | ap_none | 8        |
| B_1_1     | ap_none | 8        |
| B_1_2     | ap_none | 8        |
| B_2_0     | ap_none | 8        |
| B_2_1     | ap_none | 8        |
| B_2_2     | ap_none | 8        |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-----------------+
| Argument | Direction | Datatype        |
+----------+-----------+-----------------+
| A        | in        | unsigned char*  |
| B        | in        | unsigned char*  |
| R        | out       | unsigned short* |
+----------+-----------+-----------------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| A        | A_0_0        | port    |          |
| A        | A_0_1        | port    |          |
| A        | A_0_2        | port    |          |
| A        | A_1_0        | port    |          |
| A        | A_1_1        | port    |          |
| A        | A_1_2        | port    |          |
| A        | A_2_0        | port    |          |
| A        | A_2_1        | port    |          |
| A        | A_2_2        | port    |          |
| B        | B_0_0        | port    |          |
| B        | B_0_1        | port    |          |
| B        | B_0_2        | port    |          |
| B        | B_1_0        | port    |          |
| B        | B_1_1        | port    |          |
| B        | B_1_2        | port    |          |
| B        | B_2_0        | port    |          |
| B        | B_2_1        | port    |          |
| B        | B_2_2        | port    |          |
| R        | R_address0   | port    | offset   |
| R        | R_ce0        | port    |          |
| R        | R_we0        | port    |          |
| R        | R_d0         | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+------------------------------------------+-----+--------+------------+-----+--------+---------+
| Name                                     | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+------------------------------------------+-----+--------+------------+-----+--------+---------+
| + matrix_mult_3x3                        | 6   |        |            |     |        |         |
|  + matrix_mult_3x3_Pipeline_coluna_loop  | 2   |        |            |     |        |         |
|    add_ln34_fu_177_p2                    | -   |        | add_ln34   | add | fabric | 0       |
|    mul_8ns_8ns_16_1_1_U4                 | -   |        | mul_ln40   | mul | auto   | 0       |
|    mac_muladd_8ns_8ns_16ns_16_4_1_U6     | 1   |        | mul_ln40_1 | mul | dsp48  | 3       |
|    mac_muladd_8ns_8ns_16ns_16_4_1_U5     | 1   |        | mul_ln40_2 | mul | dsp48  | 3       |
|    mac_muladd_8ns_8ns_16ns_16_4_1_U5     | 1   |        | add_ln40   | add | dsp48  | 3       |
|    mac_muladd_8ns_8ns_16ns_16_4_1_U6     | 1   |        | add_ln40_1 | add | dsp48  | 3       |
|  + matrix_mult_3x3_Pipeline_coluna_loop1 | 2   |        |            |     |        |         |
|    add_ln34_fu_179_p2                    | -   |        | add_ln34   | add | fabric | 0       |
|    add_ln43_fu_238_p2                    | -   |        | add_ln43   | add | fabric | 0       |
|    mul_8ns_8ns_16_1_1_U26                | -   |        | mul_ln40   | mul | auto   | 0       |
|    mac_muladd_8ns_8ns_16ns_16_4_1_U28    | 1   |        | mul_ln40_3 | mul | dsp48  | 3       |
|    mac_muladd_8ns_8ns_16ns_16_4_1_U27    | 1   |        | mul_ln40_4 | mul | dsp48  | 3       |
|    mac_muladd_8ns_8ns_16ns_16_4_1_U27    | 1   |        | add_ln40   | add | dsp48  | 3       |
|    mac_muladd_8ns_8ns_16ns_16_4_1_U28    | 1   |        | add_ln40_2 | add | dsp48  | 3       |
|  + matrix_mult_3x3_Pipeline_coluna_loop2 | 2   |        |            |     |        |         |
|    add_ln34_fu_179_p2                    | -   |        | add_ln34   | add | fabric | 0       |
|    add_ln43_fu_238_p2                    | -   |        | add_ln43   | add | fabric | 0       |
|    mul_8ns_8ns_16_1_1_U45                | -   |        | mul_ln40   | mul | auto   | 0       |
|    mac_muladd_8ns_8ns_16ns_16_4_1_U47    | 1   |        | mul_ln40_1 | mul | dsp48  | 3       |
|    mac_muladd_8ns_8ns_16ns_16_4_1_U46    | 1   |        | mul_ln40_2 | mul | dsp48  | 3       |
|    mac_muladd_8ns_8ns_16ns_16_4_1_U46    | 1   |        | add_ln40   | add | dsp48  | 3       |
|    mac_muladd_8ns_8ns_16ns_16_4_1_U47    | 1   |        | add_ln40_1 | add | dsp48  | 3       |
+------------------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+---------------------------+-----------------------------------------------------------------------------+
| Type            | Options                   | Location                                                                    |
+-----------------+---------------------------+-----------------------------------------------------------------------------+
| array_partition | complete dim=0 variable=A | trabalho2SD/solution_array_partition/directives.tcl:7 in matrix_mult_3x3, A |
| array_partition | complete dim=0 variable=B | trabalho2SD/solution_array_partition/directives.tcl:9 in matrix_mult_3x3, B |
| unroll          |                           | trabalho2SD/solution_array_partition/directives.tcl:8 in matrix_mult_3x3    |
+-----------------+---------------------------+-----------------------------------------------------------------------------+


