<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\wks\ework\FPGA\TangNano\console\TangConsoleDCJ11MEM\TangConsoleDCJ11MEM_project\impl\gwsynthesis\TangConsoleDCJ11MEM.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\wks\ework\FPGA\TangNano\console\TangConsoleDCJ11MEM\TangConsoleDCJ11MEM_project\src\tc138k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\wks\ework\FPGA\TangNano\console\TangConsoleDCJ11MEM\TangConsoleDCJ11MEM_project\src\TangConsoleDCJ11MEM.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.02 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138PG484AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Sep 22 15:02:58 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>26698</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>22027</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>1848</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>2</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk50</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>sys_clk50 </td>
</tr>
<tr>
<td>2</td>
<td>CLK2</td>
<td>Base</td>
<td>55.556</td>
<td>18.000
<td>0.000</td>
<td>27.778</td>
<td></td>
<td></td>
<td>CLK2 </td>
</tr>
<tr>
<td>3</td>
<td>ALE</td>
<td>Base</td>
<td>55.556</td>
<td>18.000
<td>0.000</td>
<td>27.778</td>
<td></td>
<td></td>
<td>ALE_n </td>
</tr>
<tr>
<td>4</td>
<td>SCTL</td>
<td>Base</td>
<td>55.556</td>
<td>18.000
<td>0.000</td>
<td>27.778</td>
<td></td>
<td></td>
<td>SCTL_n </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk50</td>
<td>50.000(MHz)</td>
<td>117.759(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>CLK2</td>
<td>18.000(MHz)</td>
<td>26.620(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>ALE</td>
<td>18.000(MHz)</td>
<td>280.307(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of SCTL!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk50</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk50</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLK2</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLK2</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ALE</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ALE</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SCTL</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SCTL</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>8.996</td>
<td>sdhd_inst/state_4_s0/Q</td>
<td>mem_lo_mem_lo_4_1_s/ADB[6]</td>
<td>CLK2:[R]</td>
<td>CLK2:[F]</td>
<td>27.778</td>
<td>0.500</td>
<td>18.355</td>
</tr>
<tr>
<td>2</td>
<td>9.121</td>
<td>sdhd_inst/state_4_s0/Q</td>
<td>mem_lo_mem_lo_2_1_s/ADB[6]</td>
<td>CLK2:[R]</td>
<td>CLK2:[F]</td>
<td>27.778</td>
<td>0.490</td>
<td>18.239</td>
</tr>
<tr>
<td>3</td>
<td>9.540</td>
<td>sdhd_inst/state_4_s0/Q</td>
<td>mem_lo_mem_lo_4_1_s/ADB[0]</td>
<td>CLK2:[R]</td>
<td>CLK2:[F]</td>
<td>27.778</td>
<td>0.500</td>
<td>17.811</td>
</tr>
<tr>
<td>4</td>
<td>9.540</td>
<td>sdhd_inst/state_4_s0/Q</td>
<td>mem_lo_mem_lo_2_1_s/ADB[0]</td>
<td>CLK2:[R]</td>
<td>CLK2:[F]</td>
<td>27.778</td>
<td>0.490</td>
<td>17.820</td>
</tr>
<tr>
<td>5</td>
<td>9.633</td>
<td>sdhd_inst/state_4_s0/Q</td>
<td>mem_lo_mem_lo_4_3_s/ADB[0]</td>
<td>CLK2:[R]</td>
<td>CLK2:[F]</td>
<td>27.778</td>
<td>0.500</td>
<td>17.718</td>
</tr>
<tr>
<td>6</td>
<td>9.788</td>
<td>sdhd_inst/state_4_s0/Q</td>
<td>mem_lo_mem_lo_4_1_s/ADB[3]</td>
<td>CLK2:[R]</td>
<td>CLK2:[F]</td>
<td>27.778</td>
<td>0.500</td>
<td>17.562</td>
</tr>
<tr>
<td>7</td>
<td>9.876</td>
<td>sdhd_inst/state_4_s0/Q</td>
<td>mem_lo_mem_lo_5_3_s/ADB[6]</td>
<td>CLK2:[R]</td>
<td>CLK2:[F]</td>
<td>27.778</td>
<td>0.490</td>
<td>17.484</td>
</tr>
<tr>
<td>8</td>
<td>10.133</td>
<td>sdhd_inst/state_4_s0/Q</td>
<td>mem_lo_mem_lo_4_6_s/ADB[3]</td>
<td>CLK2:[R]</td>
<td>CLK2:[F]</td>
<td>27.778</td>
<td>0.490</td>
<td>17.228</td>
</tr>
<tr>
<td>9</td>
<td>10.196</td>
<td>sdhd_inst/state_4_s0/Q</td>
<td>mem_lo_mem_lo_2_1_s/ADB[3]</td>
<td>CLK2:[R]</td>
<td>CLK2:[F]</td>
<td>27.778</td>
<td>0.490</td>
<td>17.164</td>
</tr>
<tr>
<td>10</td>
<td>10.240</td>
<td>sdhd_inst/state_4_s0/Q</td>
<td>mem_lo_mem_lo_4_4_s/ADB[3]</td>
<td>CLK2:[R]</td>
<td>CLK2:[F]</td>
<td>27.778</td>
<td>0.490</td>
<td>17.120</td>
</tr>
<tr>
<td>11</td>
<td>10.333</td>
<td>sdhd_inst/state_4_s0/Q</td>
<td>mem_lo_mem_lo_4_0_s/ADB[6]</td>
<td>CLK2:[R]</td>
<td>CLK2:[F]</td>
<td>27.778</td>
<td>0.500</td>
<td>17.017</td>
</tr>
<tr>
<td>12</td>
<td>10.351</td>
<td>sdhd_inst/state_4_s0/Q</td>
<td>mem_hi_mem_hi_3_1_s/ADB[6]</td>
<td>CLK2:[R]</td>
<td>CLK2:[F]</td>
<td>27.778</td>
<td>0.526</td>
<td>16.974</td>
</tr>
<tr>
<td>13</td>
<td>10.396</td>
<td>sdhd_inst/state_4_s0/Q</td>
<td>mem_lo_mem_lo_2_3_s/ADB[0]</td>
<td>CLK2:[R]</td>
<td>CLK2:[F]</td>
<td>27.778</td>
<td>0.481</td>
<td>16.974</td>
</tr>
<tr>
<td>14</td>
<td>10.420</td>
<td>sdhd_inst/state_4_s0/Q</td>
<td>mem_lo_mem_lo_5_3_s/ADB[0]</td>
<td>CLK2:[R]</td>
<td>CLK2:[F]</td>
<td>27.778</td>
<td>0.490</td>
<td>16.940</td>
</tr>
<tr>
<td>15</td>
<td>10.426</td>
<td>sdhd_inst/state_4_s0/Q</td>
<td>mem_lo_mem_lo_2_0_s/ADB[6]</td>
<td>CLK2:[R]</td>
<td>CLK2:[F]</td>
<td>27.778</td>
<td>0.535</td>
<td>16.889</td>
</tr>
<tr>
<td>16</td>
<td>10.536</td>
<td>sdhd_inst/state_4_s0/Q</td>
<td>mem_lo_mem_lo_5_0_s/ADB[6]</td>
<td>CLK2:[R]</td>
<td>CLK2:[F]</td>
<td>27.778</td>
<td>0.472</td>
<td>16.842</td>
</tr>
<tr>
<td>17</td>
<td>10.626</td>
<td>sdhd_inst/state_4_s0/Q</td>
<td>mem_lo_mem_lo_4_0_s/ADB[0]</td>
<td>CLK2:[R]</td>
<td>CLK2:[F]</td>
<td>27.778</td>
<td>0.500</td>
<td>16.725</td>
</tr>
<tr>
<td>18</td>
<td>10.749</td>
<td>sdhd_inst/state_4_s0/Q</td>
<td>mem_lo_mem_lo_5_3_s/ADB[3]</td>
<td>CLK2:[R]</td>
<td>CLK2:[F]</td>
<td>27.778</td>
<td>0.490</td>
<td>16.611</td>
</tr>
<tr>
<td>19</td>
<td>10.774</td>
<td>sdhd_inst/state_4_s0/Q</td>
<td>mem_lo_mem_lo_0_3_s/ADB[3]</td>
<td>CLK2:[R]</td>
<td>CLK2:[F]</td>
<td>27.778</td>
<td>0.490</td>
<td>16.586</td>
</tr>
<tr>
<td>20</td>
<td>10.840</td>
<td>sdhd_inst/state_4_s0/Q</td>
<td>mem_lo_mem_lo_3_0_s/ADB[6]</td>
<td>CLK2:[R]</td>
<td>CLK2:[F]</td>
<td>27.778</td>
<td>0.545</td>
<td>16.466</td>
</tr>
<tr>
<td>21</td>
<td>10.843</td>
<td>sdhd_inst/state_4_s0/Q</td>
<td>mem_hi_mem_hi_3_1_s/ADB[0]</td>
<td>CLK2:[R]</td>
<td>CLK2:[F]</td>
<td>27.778</td>
<td>0.526</td>
<td>16.481</td>
</tr>
<tr>
<td>22</td>
<td>10.873</td>
<td>sdhd_inst/state_4_s0/Q</td>
<td>mem_lo_mem_lo_2_0_s/ADB[0]</td>
<td>CLK2:[R]</td>
<td>CLK2:[F]</td>
<td>27.778</td>
<td>0.535</td>
<td>16.443</td>
</tr>
<tr>
<td>23</td>
<td>11.043</td>
<td>sdhd_inst/state_4_s0/Q</td>
<td>mem_lo_mem_lo_2_3_s/ADB[3]</td>
<td>CLK2:[R]</td>
<td>CLK2:[F]</td>
<td>27.778</td>
<td>0.481</td>
<td>16.326</td>
</tr>
<tr>
<td>24</td>
<td>11.089</td>
<td>sdhd_inst/state_4_s0/Q</td>
<td>mem_lo_mem_lo_7_4_s/ADB[0]</td>
<td>CLK2:[R]</td>
<td>CLK2:[F]</td>
<td>27.778</td>
<td>0.490</td>
<td>16.271</td>
</tr>
<tr>
<td>25</td>
<td>11.101</td>
<td>sdhd_inst/state_4_s0/Q</td>
<td>mem_lo_mem_lo_5_0_s/ADB[0]</td>
<td>CLK2:[R]</td>
<td>CLK2:[F]</td>
<td>27.778</td>
<td>0.472</td>
<td>16.278</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.122</td>
<td>SCTL_n0_s0/D</td>
<td>SCTL_n0_s0/D</td>
<td>SCTL:[F]</td>
<td>CLK2:[F]</td>
<td>0.000</td>
<td>-3.011</td>
<td>1.966</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.163</td>
<td>ALE_n0_s0/D</td>
<td>ALE_n0_s0/D</td>
<td>ALE:[F]</td>
<td>CLK2:[F]</td>
<td>0.000</td>
<td>-3.001</td>
<td>2.823</td>
</tr>
<tr>
<td>3</td>
<td>0.075</td>
<td>ALE_monitor_s1/Q</td>
<td>led_array_b_38_s0/D</td>
<td>ALE:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>-0.300</td>
<td>0.435</td>
</tr>
<tr>
<td>4</td>
<td>0.198</td>
<td>uart_tx_inst/tx_tail_9_s0/Q</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/ADA[12]</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>-0.009</td>
<td>0.244</td>
</tr>
<tr>
<td>5</td>
<td>0.213</td>
<td>uart_tx_inst/tx_tail_7_s0/Q</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/ADA[10]</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>0.264</td>
</tr>
<tr>
<td>6</td>
<td>0.247</td>
<td>sdtape_inst/read_buf_5_s0/Q</td>
<td>sdtape_inst/mem_readbuf_mem_readbuf_0_0_s/DI[5]</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>-0.018</td>
<td>0.302</td>
</tr>
<tr>
<td>7</td>
<td>0.247</td>
<td>sdtape_inst/read_buf_3_s0/Q</td>
<td>sdtape_inst/mem_readbuf_mem_readbuf_0_0_s/DI[3]</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>-0.018</td>
<td>0.302</td>
</tr>
<tr>
<td>8</td>
<td>0.253</td>
<td>sdtape_inst/read_buf_7_s0/Q</td>
<td>sdtape_inst/mem_readbuf_mem_readbuf_0_0_s/DI[7]</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>-0.009</td>
<td>0.299</td>
</tr>
<tr>
<td>9</td>
<td>0.256</td>
<td>sdtape_inst/read_buf_1_s0/Q</td>
<td>sdtape_inst/mem_readbuf_mem_readbuf_0_0_s/DI[1]</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>-0.009</td>
<td>0.302</td>
</tr>
<tr>
<td>10</td>
<td>0.258</td>
<td>uart_tx_inst/tx_tail_8_s0/Q</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/ADA[11]</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>0.309</td>
</tr>
<tr>
<td>11</td>
<td>0.258</td>
<td>uart_tx_inst/tx_tail_6_s0/Q</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/ADA[9]</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>0.305</td>
</tr>
<tr>
<td>12</td>
<td>0.261</td>
<td>uart_tx_inst/tx_head_3_s0/Q</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/ADB[6]</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>0.310</td>
</tr>
<tr>
<td>13</td>
<td>0.266</td>
<td>tx_data_7_s0/Q</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/DI[7]</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>0.294</td>
</tr>
<tr>
<td>14</td>
<td>0.266</td>
<td>tx_data_3_s0/Q</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/DI[3]</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.288</td>
</tr>
<tr>
<td>15</td>
<td>0.269</td>
<td>tx_data_1_s0/Q</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/DI[1]</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>0.297</td>
</tr>
<tr>
<td>16</td>
<td>0.269</td>
<td>uart_tx_inst_dbg/tx_tail_3_s0/Q</td>
<td>uart_tx_inst_dbg/tx_buf_tx_buf_0_0_s/ADA[6]</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>0.297</td>
</tr>
<tr>
<td>17</td>
<td>0.272</td>
<td>sdhd_inst/read_dma_cnt_6_s0/Q</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/ADA[9]</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>0.020</td>
<td>0.289</td>
</tr>
<tr>
<td>18</td>
<td>0.272</td>
<td>sdhd_inst/read_dma_cnt_5_s0/Q</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/ADA[8]</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>0.020</td>
<td>0.289</td>
</tr>
<tr>
<td>19</td>
<td>0.275</td>
<td>ws2812_inst/clk_cnt_25_s1/Q</td>
<td>ws2812_inst/clk_cnt_25_s1/D</td>
<td>clk50:[R]</td>
<td>clk50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>20</td>
<td>0.275</td>
<td>ws2812_inst/led_cnt_7_s0/Q</td>
<td>ws2812_inst/led_cnt_7_s0/D</td>
<td>clk50:[R]</td>
<td>clk50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>21</td>
<td>0.275</td>
<td>sdtape_inst/write_bit_cnt_3_s0/Q</td>
<td>sdtape_inst/write_bit_cnt_3_s0/D</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>22</td>
<td>0.275</td>
<td>sdtape_inst/r1_bit_cnt_1_s0/Q</td>
<td>sdtape_inst/r1_bit_cnt_1_s0/D</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>23</td>
<td>0.275</td>
<td>sdtape_inst/reset_cnt_0_s0/Q</td>
<td>sdtape_inst/reset_cnt_0_s0/D</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>24</td>
<td>0.275</td>
<td>sdhd_inst/dma_start_address_13_s0/Q</td>
<td>sdhd_inst/dma_start_address_13_s0/D</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>25</td>
<td>0.275</td>
<td>uart_tx_inst/cycle_cnt_17_s0/Q</td>
<td>uart_tx_inst/cycle_cnt_17_s0/D</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>6.836</td>
<td>7.086</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk50</td>
<td>ws2812_inst/r_buf_284_s0</td>
</tr>
<tr>
<td>2</td>
<td>6.837</td>
<td>7.087</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk50</td>
<td>ws2812_inst/data_13_s0</td>
</tr>
<tr>
<td>3</td>
<td>6.837</td>
<td>7.087</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk50</td>
<td>ws2812_inst/data_12_s0</td>
</tr>
<tr>
<td>4</td>
<td>6.837</td>
<td>7.087</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk50</td>
<td>ws2812_inst/r_buf_276_s0</td>
</tr>
<tr>
<td>5</td>
<td>6.837</td>
<td>7.087</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk50</td>
<td>ws2812_inst/clk_cnt_4_s1</td>
</tr>
<tr>
<td>6</td>
<td>6.837</td>
<td>7.087</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk50</td>
<td>ws2812_inst/clk_cnt_1_s1</td>
</tr>
<tr>
<td>7</td>
<td>6.838</td>
<td>7.088</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk50</td>
<td>ws2812_inst/data_21_s0</td>
</tr>
<tr>
<td>8</td>
<td>6.838</td>
<td>7.088</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk50</td>
<td>ws2812_inst/data_22_s0</td>
</tr>
<tr>
<td>9</td>
<td>6.838</td>
<td>7.088</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk50</td>
<td>ws2812_inst/data_4_s0</td>
</tr>
<tr>
<td>10</td>
<td>6.838</td>
<td>7.088</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk50</td>
<td>ws2812_inst/data_9_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.996</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.012</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_lo_mem_lo_4_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>6.657</td>
<td>5.974</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C46[2][B]</td>
<td>sdhd_inst/state_4_s0/CLK</td>
</tr>
<tr>
<td>7.039</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>83</td>
<td>R65C46[2][B]</td>
<td style=" font-weight:bold;">sdhd_inst/state_4_s0/Q</td>
</tr>
<tr>
<td>10.262</td>
<td>3.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C51[0][A]</td>
<td>sdhd_inst/sd_mosi_d_s0/I0</td>
</tr>
<tr>
<td>10.551</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R52C51[0][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/sd_mosi_d_s0/F</td>
</tr>
<tr>
<td>11.374</td>
<td>0.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C53[2][A]</td>
<td>n2553_s3/I0</td>
</tr>
<tr>
<td>11.882</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C53[2][A]</td>
<td style=" background: #97FFFF;">n2553_s3/F</td>
</tr>
<tr>
<td>12.263</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C55[1][B]</td>
<td>n2553_s2/I0</td>
</tr>
<tr>
<td>12.842</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>R48C55[1][B]</td>
<td style=" background: #97FFFF;">n2553_s2/F</td>
</tr>
<tr>
<td>25.012</td>
<td>12.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13][B]</td>
<td style=" font-weight:bold;">mem_lo_mem_lo_4_1_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>28.465</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>33.935</td>
<td>5.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[13][B]</td>
<td>mem_lo_mem_lo_4_1_s/CLKB</td>
</tr>
<tr>
<td>34.008</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13][B]</td>
<td>mem_lo_mem_lo_4_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.500</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.253%; route: 5.974, 89.747%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.375, 7.491%; route: 16.597, 90.425%; tC2Q: 0.382, 2.084%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 11.166%; route: 5.470, 88.834%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_lo_mem_lo_2_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>6.657</td>
<td>5.974</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C46[2][B]</td>
<td>sdhd_inst/state_4_s0/CLK</td>
</tr>
<tr>
<td>7.039</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>83</td>
<td>R65C46[2][B]</td>
<td style=" font-weight:bold;">sdhd_inst/state_4_s0/Q</td>
</tr>
<tr>
<td>10.262</td>
<td>3.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C51[0][A]</td>
<td>sdhd_inst/sd_mosi_d_s0/I0</td>
</tr>
<tr>
<td>10.551</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R52C51[0][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/sd_mosi_d_s0/F</td>
</tr>
<tr>
<td>11.374</td>
<td>0.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C53[2][A]</td>
<td>n2553_s3/I0</td>
</tr>
<tr>
<td>11.882</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C53[2][A]</td>
<td style=" background: #97FFFF;">n2553_s3/F</td>
</tr>
<tr>
<td>12.263</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C55[1][B]</td>
<td>n2553_s2/I0</td>
</tr>
<tr>
<td>12.842</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>R48C55[1][B]</td>
<td style=" background: #97FFFF;">n2553_s2/F</td>
</tr>
<tr>
<td>24.896</td>
<td>12.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">mem_lo_mem_lo_2_1_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>28.465</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>33.945</td>
<td>5.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>mem_lo_mem_lo_2_1_s/CLKB</td>
</tr>
<tr>
<td>34.017</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>mem_lo_mem_lo_2_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.490</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.253%; route: 5.974, 89.747%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.375, 7.539%; route: 16.481, 90.364%; tC2Q: 0.382, 2.097%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 11.149%; route: 5.479, 88.851%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.540</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_lo_mem_lo_4_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>6.657</td>
<td>5.974</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C46[2][B]</td>
<td>sdhd_inst/state_4_s0/CLK</td>
</tr>
<tr>
<td>7.039</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>83</td>
<td>R65C46[2][B]</td>
<td style=" font-weight:bold;">sdhd_inst/state_4_s0/Q</td>
</tr>
<tr>
<td>10.262</td>
<td>3.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C51[0][A]</td>
<td>sdhd_inst/sd_mosi_d_s0/I0</td>
</tr>
<tr>
<td>10.551</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R52C51[0][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/sd_mosi_d_s0/F</td>
</tr>
<tr>
<td>11.734</td>
<td>1.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C53[3][B]</td>
<td>n2559_s3/I0</td>
</tr>
<tr>
<td>12.282</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C53[3][B]</td>
<td style=" background: #97FFFF;">n2559_s3/F</td>
</tr>
<tr>
<td>13.117</td>
<td>0.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C70[1][B]</td>
<td>n2559_s2/I0</td>
</tr>
<tr>
<td>13.534</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>129</td>
<td>R48C70[1][B]</td>
<td style=" background: #97FFFF;">n2559_s2/F</td>
</tr>
<tr>
<td>24.468</td>
<td>10.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[13][B]</td>
<td style=" font-weight:bold;">mem_lo_mem_lo_4_1_s/ADB[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>28.465</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>33.935</td>
<td>5.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[13][B]</td>
<td>mem_lo_mem_lo_4_1_s/CLKB</td>
</tr>
<tr>
<td>34.008</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13][B]</td>
<td>mem_lo_mem_lo_4_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.500</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.253%; route: 5.974, 89.747%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.254, 7.039%; route: 16.175, 90.813%; tC2Q: 0.382, 2.148%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 11.166%; route: 5.470, 88.834%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.540</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_lo_mem_lo_2_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>6.657</td>
<td>5.974</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C46[2][B]</td>
<td>sdhd_inst/state_4_s0/CLK</td>
</tr>
<tr>
<td>7.039</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>83</td>
<td>R65C46[2][B]</td>
<td style=" font-weight:bold;">sdhd_inst/state_4_s0/Q</td>
</tr>
<tr>
<td>10.262</td>
<td>3.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C51[0][A]</td>
<td>sdhd_inst/sd_mosi_d_s0/I0</td>
</tr>
<tr>
<td>10.551</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R52C51[0][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/sd_mosi_d_s0/F</td>
</tr>
<tr>
<td>11.734</td>
<td>1.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C53[3][B]</td>
<td>n2559_s3/I0</td>
</tr>
<tr>
<td>12.282</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C53[3][B]</td>
<td style=" background: #97FFFF;">n2559_s3/F</td>
</tr>
<tr>
<td>13.117</td>
<td>0.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C70[1][B]</td>
<td>n2559_s2/I0</td>
</tr>
<tr>
<td>13.534</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>129</td>
<td>R48C70[1][B]</td>
<td style=" background: #97FFFF;">n2559_s2/F</td>
</tr>
<tr>
<td>24.477</td>
<td>10.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">mem_lo_mem_lo_2_1_s/ADB[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>28.465</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>33.945</td>
<td>5.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>mem_lo_mem_lo_2_1_s/CLKB</td>
</tr>
<tr>
<td>34.017</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>mem_lo_mem_lo_2_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.490</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.253%; route: 5.974, 89.747%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.254, 7.036%; route: 16.184, 90.818%; tC2Q: 0.382, 2.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 11.149%; route: 5.479, 88.851%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_lo_mem_lo_4_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>6.657</td>
<td>5.974</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C46[2][B]</td>
<td>sdhd_inst/state_4_s0/CLK</td>
</tr>
<tr>
<td>7.039</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>83</td>
<td>R65C46[2][B]</td>
<td style=" font-weight:bold;">sdhd_inst/state_4_s0/Q</td>
</tr>
<tr>
<td>10.262</td>
<td>3.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C51[0][A]</td>
<td>sdhd_inst/sd_mosi_d_s0/I0</td>
</tr>
<tr>
<td>10.551</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R52C51[0][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/sd_mosi_d_s0/F</td>
</tr>
<tr>
<td>11.734</td>
<td>1.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C53[3][B]</td>
<td>n2559_s3/I0</td>
</tr>
<tr>
<td>12.282</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C53[3][B]</td>
<td style=" background: #97FFFF;">n2559_s3/F</td>
</tr>
<tr>
<td>13.117</td>
<td>0.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C70[1][B]</td>
<td>n2559_s2/I0</td>
</tr>
<tr>
<td>13.534</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>129</td>
<td>R48C70[1][B]</td>
<td style=" background: #97FFFF;">n2559_s2/F</td>
</tr>
<tr>
<td>24.374</td>
<td>10.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[16]</td>
<td style=" font-weight:bold;">mem_lo_mem_lo_4_3_s/ADB[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>28.465</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>33.935</td>
<td>5.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[16]</td>
<td>mem_lo_mem_lo_4_3_s/CLKB</td>
</tr>
<tr>
<td>34.008</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[16]</td>
<td>mem_lo_mem_lo_4_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.500</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.253%; route: 5.974, 89.747%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.254, 7.076%; route: 16.081, 90.765%; tC2Q: 0.382, 2.159%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 11.166%; route: 5.470, 88.834%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_lo_mem_lo_4_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>6.657</td>
<td>5.974</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C46[2][B]</td>
<td>sdhd_inst/state_4_s0/CLK</td>
</tr>
<tr>
<td>7.039</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>83</td>
<td>R65C46[2][B]</td>
<td style=" font-weight:bold;">sdhd_inst/state_4_s0/Q</td>
</tr>
<tr>
<td>10.262</td>
<td>3.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C51[0][A]</td>
<td>sdhd_inst/sd_mosi_d_s0/I0</td>
</tr>
<tr>
<td>10.551</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R52C51[0][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/sd_mosi_d_s0/F</td>
</tr>
<tr>
<td>10.976</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C51[1][B]</td>
<td>n2556_s3/I0</td>
</tr>
<tr>
<td>11.264</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C51[1][B]</td>
<td style=" background: #97FFFF;">n2556_s3/F</td>
</tr>
<tr>
<td>12.347</td>
<td>1.083</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C70[3][B]</td>
<td>n2556_s2/I0</td>
</tr>
<tr>
<td>12.768</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>129</td>
<td>R48C70[3][B]</td>
<td style=" background: #97FFFF;">n2556_s2/F</td>
</tr>
<tr>
<td>24.219</td>
<td>11.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[13][B]</td>
<td style=" font-weight:bold;">mem_lo_mem_lo_4_1_s/ADB[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>28.465</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>33.935</td>
<td>5.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[13][B]</td>
<td>mem_lo_mem_lo_4_1_s/CLKB</td>
</tr>
<tr>
<td>34.008</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13][B]</td>
<td>mem_lo_mem_lo_4_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.500</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.253%; route: 5.974, 89.747%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.999, 5.687%; route: 16.181, 92.135%; tC2Q: 0.382, 2.178%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 11.166%; route: 5.470, 88.834%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.876</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.141</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_lo_mem_lo_5_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>6.657</td>
<td>5.974</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C46[2][B]</td>
<td>sdhd_inst/state_4_s0/CLK</td>
</tr>
<tr>
<td>7.039</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>83</td>
<td>R65C46[2][B]</td>
<td style=" font-weight:bold;">sdhd_inst/state_4_s0/Q</td>
</tr>
<tr>
<td>10.262</td>
<td>3.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C51[0][A]</td>
<td>sdhd_inst/sd_mosi_d_s0/I0</td>
</tr>
<tr>
<td>10.551</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R52C51[0][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/sd_mosi_d_s0/F</td>
</tr>
<tr>
<td>11.374</td>
<td>0.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C53[2][A]</td>
<td>n2553_s3/I0</td>
</tr>
<tr>
<td>11.882</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C53[2][A]</td>
<td style=" background: #97FFFF;">n2553_s3/F</td>
</tr>
<tr>
<td>12.263</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C55[1][B]</td>
<td>n2553_s2/I0</td>
</tr>
<tr>
<td>12.842</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>R48C55[1][B]</td>
<td style=" background: #97FFFF;">n2553_s2/F</td>
</tr>
<tr>
<td>24.141</td>
<td>11.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[17][A]</td>
<td style=" font-weight:bold;">mem_lo_mem_lo_5_3_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>28.465</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>33.945</td>
<td>5.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[17][A]</td>
<td>mem_lo_mem_lo_5_3_s/CLKB</td>
</tr>
<tr>
<td>34.017</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[17][A]</td>
<td>mem_lo_mem_lo_5_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.490</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.253%; route: 5.974, 89.747%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.375, 7.864%; route: 15.726, 89.948%; tC2Q: 0.382, 2.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 11.149%; route: 5.479, 88.851%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.133</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_lo_mem_lo_4_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>6.657</td>
<td>5.974</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C46[2][B]</td>
<td>sdhd_inst/state_4_s0/CLK</td>
</tr>
<tr>
<td>7.039</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>83</td>
<td>R65C46[2][B]</td>
<td style=" font-weight:bold;">sdhd_inst/state_4_s0/Q</td>
</tr>
<tr>
<td>10.262</td>
<td>3.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C51[0][A]</td>
<td>sdhd_inst/sd_mosi_d_s0/I0</td>
</tr>
<tr>
<td>10.551</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R52C51[0][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/sd_mosi_d_s0/F</td>
</tr>
<tr>
<td>10.976</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C51[1][B]</td>
<td>n2556_s3/I0</td>
</tr>
<tr>
<td>11.264</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C51[1][B]</td>
<td style=" background: #97FFFF;">n2556_s3/F</td>
</tr>
<tr>
<td>12.347</td>
<td>1.083</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C70[3][B]</td>
<td>n2556_s2/I0</td>
</tr>
<tr>
<td>12.768</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>129</td>
<td>R48C70[3][B]</td>
<td style=" background: #97FFFF;">n2556_s2/F</td>
</tr>
<tr>
<td>23.884</td>
<td>11.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[14][B]</td>
<td style=" font-weight:bold;">mem_lo_mem_lo_4_6_s/ADB[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>28.465</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>33.945</td>
<td>5.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[14][B]</td>
<td>mem_lo_mem_lo_4_6_s/CLKB</td>
</tr>
<tr>
<td>34.017</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[14][B]</td>
<td>mem_lo_mem_lo_4_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.490</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.253%; route: 5.974, 89.747%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.999, 5.797%; route: 15.846, 91.982%; tC2Q: 0.382, 2.220%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 11.149%; route: 5.479, 88.851%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.821</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_lo_mem_lo_2_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>6.657</td>
<td>5.974</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C46[2][B]</td>
<td>sdhd_inst/state_4_s0/CLK</td>
</tr>
<tr>
<td>7.039</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>83</td>
<td>R65C46[2][B]</td>
<td style=" font-weight:bold;">sdhd_inst/state_4_s0/Q</td>
</tr>
<tr>
<td>10.262</td>
<td>3.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C51[0][A]</td>
<td>sdhd_inst/sd_mosi_d_s0/I0</td>
</tr>
<tr>
<td>10.551</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R52C51[0][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/sd_mosi_d_s0/F</td>
</tr>
<tr>
<td>10.976</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C51[1][B]</td>
<td>n2556_s3/I0</td>
</tr>
<tr>
<td>11.264</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C51[1][B]</td>
<td style=" background: #97FFFF;">n2556_s3/F</td>
</tr>
<tr>
<td>12.347</td>
<td>1.083</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C70[3][B]</td>
<td>n2556_s2/I0</td>
</tr>
<tr>
<td>12.768</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>129</td>
<td>R48C70[3][B]</td>
<td style=" background: #97FFFF;">n2556_s2/F</td>
</tr>
<tr>
<td>23.821</td>
<td>11.052</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">mem_lo_mem_lo_2_1_s/ADB[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>28.465</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>33.945</td>
<td>5.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>mem_lo_mem_lo_2_1_s/CLKB</td>
</tr>
<tr>
<td>34.017</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>mem_lo_mem_lo_2_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.490</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.253%; route: 5.974, 89.747%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.999, 5.819%; route: 15.782, 91.953%; tC2Q: 0.382, 2.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 11.149%; route: 5.479, 88.851%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.777</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_lo_mem_lo_4_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>6.657</td>
<td>5.974</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C46[2][B]</td>
<td>sdhd_inst/state_4_s0/CLK</td>
</tr>
<tr>
<td>7.039</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>83</td>
<td>R65C46[2][B]</td>
<td style=" font-weight:bold;">sdhd_inst/state_4_s0/Q</td>
</tr>
<tr>
<td>10.262</td>
<td>3.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C51[0][A]</td>
<td>sdhd_inst/sd_mosi_d_s0/I0</td>
</tr>
<tr>
<td>10.551</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R52C51[0][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/sd_mosi_d_s0/F</td>
</tr>
<tr>
<td>10.976</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C51[1][B]</td>
<td>n2556_s3/I0</td>
</tr>
<tr>
<td>11.264</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C51[1][B]</td>
<td style=" background: #97FFFF;">n2556_s3/F</td>
</tr>
<tr>
<td>12.347</td>
<td>1.083</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C70[3][B]</td>
<td>n2556_s2/I0</td>
</tr>
<tr>
<td>12.768</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>129</td>
<td>R48C70[3][B]</td>
<td style=" background: #97FFFF;">n2556_s2/F</td>
</tr>
<tr>
<td>23.777</td>
<td>11.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[15][B]</td>
<td style=" font-weight:bold;">mem_lo_mem_lo_4_4_s/ADB[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>28.465</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>33.945</td>
<td>5.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[15][B]</td>
<td>mem_lo_mem_lo_4_4_s/CLKB</td>
</tr>
<tr>
<td>34.017</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[15][B]</td>
<td>mem_lo_mem_lo_4_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.490</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.253%; route: 5.974, 89.747%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.999, 5.834%; route: 15.739, 91.932%; tC2Q: 0.382, 2.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 11.149%; route: 5.479, 88.851%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_lo_mem_lo_4_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>6.657</td>
<td>5.974</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C46[2][B]</td>
<td>sdhd_inst/state_4_s0/CLK</td>
</tr>
<tr>
<td>7.039</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>83</td>
<td>R65C46[2][B]</td>
<td style=" font-weight:bold;">sdhd_inst/state_4_s0/Q</td>
</tr>
<tr>
<td>10.262</td>
<td>3.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C51[0][A]</td>
<td>sdhd_inst/sd_mosi_d_s0/I0</td>
</tr>
<tr>
<td>10.551</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R52C51[0][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/sd_mosi_d_s0/F</td>
</tr>
<tr>
<td>11.374</td>
<td>0.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C53[2][A]</td>
<td>n2553_s3/I0</td>
</tr>
<tr>
<td>11.882</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C53[2][A]</td>
<td style=" background: #97FFFF;">n2553_s3/F</td>
</tr>
<tr>
<td>12.263</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C55[1][B]</td>
<td>n2553_s2/I0</td>
</tr>
<tr>
<td>12.842</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>R48C55[1][B]</td>
<td style=" background: #97FFFF;">n2553_s2/F</td>
</tr>
<tr>
<td>23.674</td>
<td>10.832</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[19][A]</td>
<td style=" font-weight:bold;">mem_lo_mem_lo_4_0_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>28.465</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>33.935</td>
<td>5.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[19][A]</td>
<td>mem_lo_mem_lo_4_0_s/CLKB</td>
</tr>
<tr>
<td>34.008</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[19][A]</td>
<td>mem_lo_mem_lo_4_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.500</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.253%; route: 5.974, 89.747%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.375, 8.080%; route: 15.260, 89.672%; tC2Q: 0.382, 2.248%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 11.166%; route: 5.470, 88.834%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.351</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.981</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_hi_mem_hi_3_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>6.657</td>
<td>5.974</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C46[2][B]</td>
<td>sdhd_inst/state_4_s0/CLK</td>
</tr>
<tr>
<td>7.039</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>83</td>
<td>R65C46[2][B]</td>
<td style=" font-weight:bold;">sdhd_inst/state_4_s0/Q</td>
</tr>
<tr>
<td>10.262</td>
<td>3.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C51[0][A]</td>
<td>sdhd_inst/sd_mosi_d_s0/I0</td>
</tr>
<tr>
<td>10.551</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R52C51[0][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/sd_mosi_d_s0/F</td>
</tr>
<tr>
<td>11.374</td>
<td>0.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C53[2][A]</td>
<td>n2553_s3/I0</td>
</tr>
<tr>
<td>11.882</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C53[2][A]</td>
<td style=" background: #97FFFF;">n2553_s3/F</td>
</tr>
<tr>
<td>12.263</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C55[1][B]</td>
<td>n2553_s2/I0</td>
</tr>
<tr>
<td>12.842</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>R48C55[1][B]</td>
<td style=" background: #97FFFF;">n2553_s2/F</td>
</tr>
<tr>
<td>23.631</td>
<td>10.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[20][A]</td>
<td style=" font-weight:bold;">mem_hi_mem_hi_3_1_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>28.465</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>33.909</td>
<td>5.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[20][A]</td>
<td>mem_hi_mem_hi_3_1_s/CLKB</td>
</tr>
<tr>
<td>33.981</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[20][A]</td>
<td>mem_hi_mem_hi_3_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.526</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.253%; route: 5.974, 89.747%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.375, 8.101%; route: 15.216, 89.646%; tC2Q: 0.382, 2.253%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 11.214%; route: 5.443, 88.786%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_lo_mem_lo_2_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>6.657</td>
<td>5.974</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C46[2][B]</td>
<td>sdhd_inst/state_4_s0/CLK</td>
</tr>
<tr>
<td>7.039</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>83</td>
<td>R65C46[2][B]</td>
<td style=" font-weight:bold;">sdhd_inst/state_4_s0/Q</td>
</tr>
<tr>
<td>10.262</td>
<td>3.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C51[0][A]</td>
<td>sdhd_inst/sd_mosi_d_s0/I0</td>
</tr>
<tr>
<td>10.551</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R52C51[0][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/sd_mosi_d_s0/F</td>
</tr>
<tr>
<td>11.734</td>
<td>1.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C53[3][B]</td>
<td>n2559_s3/I0</td>
</tr>
<tr>
<td>12.282</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C53[3][B]</td>
<td style=" background: #97FFFF;">n2559_s3/F</td>
</tr>
<tr>
<td>13.117</td>
<td>0.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C70[1][B]</td>
<td>n2559_s2/I0</td>
</tr>
<tr>
<td>13.534</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>129</td>
<td>R48C70[1][B]</td>
<td style=" background: #97FFFF;">n2559_s2/F</td>
</tr>
<tr>
<td>23.631</td>
<td>10.096</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[17][B]</td>
<td style=" font-weight:bold;">mem_lo_mem_lo_2_3_s/ADB[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>28.465</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>33.954</td>
<td>5.488</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[17][B]</td>
<td>mem_lo_mem_lo_2_3_s/CLKB</td>
</tr>
<tr>
<td>34.026</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[17][B]</td>
<td>mem_lo_mem_lo_2_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.481</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.253%; route: 5.974, 89.747%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.254, 7.386%; route: 15.338, 90.360%; tC2Q: 0.382, 2.253%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 11.132%; route: 5.488, 88.868%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_lo_mem_lo_5_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>6.657</td>
<td>5.974</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C46[2][B]</td>
<td>sdhd_inst/state_4_s0/CLK</td>
</tr>
<tr>
<td>7.039</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>83</td>
<td>R65C46[2][B]</td>
<td style=" font-weight:bold;">sdhd_inst/state_4_s0/Q</td>
</tr>
<tr>
<td>10.262</td>
<td>3.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C51[0][A]</td>
<td>sdhd_inst/sd_mosi_d_s0/I0</td>
</tr>
<tr>
<td>10.551</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R52C51[0][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/sd_mosi_d_s0/F</td>
</tr>
<tr>
<td>11.734</td>
<td>1.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C53[3][B]</td>
<td>n2559_s3/I0</td>
</tr>
<tr>
<td>12.282</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C53[3][B]</td>
<td style=" background: #97FFFF;">n2559_s3/F</td>
</tr>
<tr>
<td>13.117</td>
<td>0.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C70[1][B]</td>
<td>n2559_s2/I0</td>
</tr>
<tr>
<td>13.534</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>129</td>
<td>R48C70[1][B]</td>
<td style=" background: #97FFFF;">n2559_s2/F</td>
</tr>
<tr>
<td>23.597</td>
<td>10.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[17][A]</td>
<td style=" font-weight:bold;">mem_lo_mem_lo_5_3_s/ADB[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>28.465</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>33.945</td>
<td>5.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[17][A]</td>
<td>mem_lo_mem_lo_5_3_s/CLKB</td>
</tr>
<tr>
<td>34.017</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[17][A]</td>
<td>mem_lo_mem_lo_5_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.490</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.253%; route: 5.974, 89.747%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.254, 7.401%; route: 15.304, 90.341%; tC2Q: 0.382, 2.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 11.149%; route: 5.479, 88.851%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.546</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_lo_mem_lo_2_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>6.657</td>
<td>5.974</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C46[2][B]</td>
<td>sdhd_inst/state_4_s0/CLK</td>
</tr>
<tr>
<td>7.039</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>83</td>
<td>R65C46[2][B]</td>
<td style=" font-weight:bold;">sdhd_inst/state_4_s0/Q</td>
</tr>
<tr>
<td>10.262</td>
<td>3.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C51[0][A]</td>
<td>sdhd_inst/sd_mosi_d_s0/I0</td>
</tr>
<tr>
<td>10.551</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R52C51[0][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/sd_mosi_d_s0/F</td>
</tr>
<tr>
<td>11.374</td>
<td>0.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C53[2][A]</td>
<td>n2553_s3/I0</td>
</tr>
<tr>
<td>11.882</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C53[2][A]</td>
<td style=" background: #97FFFF;">n2553_s3/F</td>
</tr>
<tr>
<td>12.263</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C55[1][B]</td>
<td>n2553_s2/I0</td>
</tr>
<tr>
<td>12.842</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>R48C55[1][B]</td>
<td style=" background: #97FFFF;">n2553_s2/F</td>
</tr>
<tr>
<td>23.546</td>
<td>10.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[20][B]</td>
<td style=" font-weight:bold;">mem_lo_mem_lo_2_0_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>28.465</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>33.900</td>
<td>5.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[20][B]</td>
<td>mem_lo_mem_lo_2_0_s/CLKB</td>
</tr>
<tr>
<td>33.972</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[20][B]</td>
<td>mem_lo_mem_lo_2_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.535</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.253%; route: 5.974, 89.747%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.375, 8.142%; route: 15.131, 89.594%; tC2Q: 0.382, 2.265%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 11.231%; route: 5.434, 88.769%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.036</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_lo_mem_lo_5_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>6.657</td>
<td>5.974</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C46[2][B]</td>
<td>sdhd_inst/state_4_s0/CLK</td>
</tr>
<tr>
<td>7.039</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>83</td>
<td>R65C46[2][B]</td>
<td style=" font-weight:bold;">sdhd_inst/state_4_s0/Q</td>
</tr>
<tr>
<td>10.262</td>
<td>3.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C51[0][A]</td>
<td>sdhd_inst/sd_mosi_d_s0/I0</td>
</tr>
<tr>
<td>10.551</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R52C51[0][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/sd_mosi_d_s0/F</td>
</tr>
<tr>
<td>11.374</td>
<td>0.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C53[2][A]</td>
<td>n2553_s3/I0</td>
</tr>
<tr>
<td>11.882</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C53[2][A]</td>
<td style=" background: #97FFFF;">n2553_s3/F</td>
</tr>
<tr>
<td>12.263</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C55[1][B]</td>
<td>n2553_s2/I0</td>
</tr>
<tr>
<td>12.842</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>R48C55[1][B]</td>
<td style=" background: #97FFFF;">n2553_s2/F</td>
</tr>
<tr>
<td>23.499</td>
<td>10.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[19][B]</td>
<td style=" font-weight:bold;">mem_lo_mem_lo_5_0_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>28.465</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>33.963</td>
<td>5.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[19][B]</td>
<td>mem_lo_mem_lo_5_0_s/CLKB</td>
</tr>
<tr>
<td>34.036</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[19][B]</td>
<td>mem_lo_mem_lo_5_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.472</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.253%; route: 5.974, 89.747%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.375, 8.164%; route: 15.085, 89.565%; tC2Q: 0.382, 2.271%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 11.115%; route: 5.498, 88.885%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.626</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_lo_mem_lo_4_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>6.657</td>
<td>5.974</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C46[2][B]</td>
<td>sdhd_inst/state_4_s0/CLK</td>
</tr>
<tr>
<td>7.039</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>83</td>
<td>R65C46[2][B]</td>
<td style=" font-weight:bold;">sdhd_inst/state_4_s0/Q</td>
</tr>
<tr>
<td>10.262</td>
<td>3.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C51[0][A]</td>
<td>sdhd_inst/sd_mosi_d_s0/I0</td>
</tr>
<tr>
<td>10.551</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R52C51[0][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/sd_mosi_d_s0/F</td>
</tr>
<tr>
<td>11.734</td>
<td>1.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C53[3][B]</td>
<td>n2559_s3/I0</td>
</tr>
<tr>
<td>12.282</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C53[3][B]</td>
<td style=" background: #97FFFF;">n2559_s3/F</td>
</tr>
<tr>
<td>13.117</td>
<td>0.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C70[1][B]</td>
<td>n2559_s2/I0</td>
</tr>
<tr>
<td>13.534</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>129</td>
<td>R48C70[1][B]</td>
<td style=" background: #97FFFF;">n2559_s2/F</td>
</tr>
<tr>
<td>23.382</td>
<td>9.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[19][A]</td>
<td style=" font-weight:bold;">mem_lo_mem_lo_4_0_s/ADB[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>28.465</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>33.935</td>
<td>5.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[19][A]</td>
<td>mem_lo_mem_lo_4_0_s/CLKB</td>
</tr>
<tr>
<td>34.008</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[19][A]</td>
<td>mem_lo_mem_lo_4_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.500</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.253%; route: 5.974, 89.747%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.254, 7.496%; route: 15.089, 90.217%; tC2Q: 0.382, 2.287%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 11.166%; route: 5.470, 88.834%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.749</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_lo_mem_lo_5_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>6.657</td>
<td>5.974</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C46[2][B]</td>
<td>sdhd_inst/state_4_s0/CLK</td>
</tr>
<tr>
<td>7.039</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>83</td>
<td>R65C46[2][B]</td>
<td style=" font-weight:bold;">sdhd_inst/state_4_s0/Q</td>
</tr>
<tr>
<td>10.262</td>
<td>3.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C51[0][A]</td>
<td>sdhd_inst/sd_mosi_d_s0/I0</td>
</tr>
<tr>
<td>10.551</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R52C51[0][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/sd_mosi_d_s0/F</td>
</tr>
<tr>
<td>10.976</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C51[1][B]</td>
<td>n2556_s3/I0</td>
</tr>
<tr>
<td>11.264</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C51[1][B]</td>
<td style=" background: #97FFFF;">n2556_s3/F</td>
</tr>
<tr>
<td>12.347</td>
<td>1.083</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C70[3][B]</td>
<td>n2556_s2/I0</td>
</tr>
<tr>
<td>12.768</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>129</td>
<td>R48C70[3][B]</td>
<td style=" background: #97FFFF;">n2556_s2/F</td>
</tr>
<tr>
<td>23.268</td>
<td>10.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[17][A]</td>
<td style=" font-weight:bold;">mem_lo_mem_lo_5_3_s/ADB[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>28.465</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>33.945</td>
<td>5.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[17][A]</td>
<td>mem_lo_mem_lo_5_3_s/CLKB</td>
</tr>
<tr>
<td>34.017</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[17][A]</td>
<td>mem_lo_mem_lo_5_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.490</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.253%; route: 5.974, 89.747%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.999, 6.012%; route: 15.230, 91.685%; tC2Q: 0.382, 2.303%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 11.149%; route: 5.479, 88.851%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_lo_mem_lo_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>6.657</td>
<td>5.974</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C46[2][B]</td>
<td>sdhd_inst/state_4_s0/CLK</td>
</tr>
<tr>
<td>7.039</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>83</td>
<td>R65C46[2][B]</td>
<td style=" font-weight:bold;">sdhd_inst/state_4_s0/Q</td>
</tr>
<tr>
<td>10.262</td>
<td>3.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C51[0][A]</td>
<td>sdhd_inst/sd_mosi_d_s0/I0</td>
</tr>
<tr>
<td>10.551</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R52C51[0][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/sd_mosi_d_s0/F</td>
</tr>
<tr>
<td>10.976</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C51[1][B]</td>
<td>n2556_s3/I0</td>
</tr>
<tr>
<td>11.264</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C51[1][B]</td>
<td style=" background: #97FFFF;">n2556_s3/F</td>
</tr>
<tr>
<td>12.347</td>
<td>1.083</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C70[3][B]</td>
<td>n2556_s2/I0</td>
</tr>
<tr>
<td>12.768</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>129</td>
<td>R48C70[3][B]</td>
<td style=" background: #97FFFF;">n2556_s2/F</td>
</tr>
<tr>
<td>23.243</td>
<td>10.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[16][A]</td>
<td style=" font-weight:bold;">mem_lo_mem_lo_0_3_s/ADB[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>28.465</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>33.945</td>
<td>5.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[16][A]</td>
<td>mem_lo_mem_lo_0_3_s/CLKB</td>
</tr>
<tr>
<td>34.017</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[16][A]</td>
<td>mem_lo_mem_lo_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.490</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.253%; route: 5.974, 89.747%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.999, 6.022%; route: 15.205, 91.672%; tC2Q: 0.382, 2.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 11.149%; route: 5.479, 88.851%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.840</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.123</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_lo_mem_lo_3_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>6.657</td>
<td>5.974</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C46[2][B]</td>
<td>sdhd_inst/state_4_s0/CLK</td>
</tr>
<tr>
<td>7.039</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>83</td>
<td>R65C46[2][B]</td>
<td style=" font-weight:bold;">sdhd_inst/state_4_s0/Q</td>
</tr>
<tr>
<td>10.262</td>
<td>3.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C51[0][A]</td>
<td>sdhd_inst/sd_mosi_d_s0/I0</td>
</tr>
<tr>
<td>10.551</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R52C51[0][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/sd_mosi_d_s0/F</td>
</tr>
<tr>
<td>11.374</td>
<td>0.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C53[2][A]</td>
<td>n2553_s3/I0</td>
</tr>
<tr>
<td>11.882</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C53[2][A]</td>
<td style=" background: #97FFFF;">n2553_s3/F</td>
</tr>
<tr>
<td>12.263</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C55[1][B]</td>
<td>n2553_s2/I0</td>
</tr>
<tr>
<td>12.842</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>R48C55[1][B]</td>
<td style=" background: #97FFFF;">n2553_s2/F</td>
</tr>
<tr>
<td>23.123</td>
<td>10.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[21]</td>
<td style=" font-weight:bold;">mem_lo_mem_lo_3_0_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>28.465</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>33.890</td>
<td>5.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[21]</td>
<td>mem_lo_mem_lo_3_0_s/CLKB</td>
</tr>
<tr>
<td>33.963</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[21]</td>
<td>mem_lo_mem_lo_3_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.545</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.253%; route: 5.974, 89.747%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.375, 8.350%; route: 14.709, 89.327%; tC2Q: 0.382, 2.323%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 11.248%; route: 5.425, 88.752%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.843</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.981</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_hi_mem_hi_3_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>6.657</td>
<td>5.974</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C46[2][B]</td>
<td>sdhd_inst/state_4_s0/CLK</td>
</tr>
<tr>
<td>7.039</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>83</td>
<td>R65C46[2][B]</td>
<td style=" font-weight:bold;">sdhd_inst/state_4_s0/Q</td>
</tr>
<tr>
<td>10.262</td>
<td>3.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C51[0][A]</td>
<td>sdhd_inst/sd_mosi_d_s0/I0</td>
</tr>
<tr>
<td>10.551</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R52C51[0][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/sd_mosi_d_s0/F</td>
</tr>
<tr>
<td>11.734</td>
<td>1.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C53[3][B]</td>
<td>n2559_s3/I0</td>
</tr>
<tr>
<td>12.282</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C53[3][B]</td>
<td style=" background: #97FFFF;">n2559_s3/F</td>
</tr>
<tr>
<td>13.117</td>
<td>0.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C70[1][B]</td>
<td>n2559_s2/I0</td>
</tr>
<tr>
<td>13.534</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>129</td>
<td>R48C70[1][B]</td>
<td style=" background: #97FFFF;">n2559_s2/F</td>
</tr>
<tr>
<td>23.138</td>
<td>9.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[20][A]</td>
<td style=" font-weight:bold;">mem_hi_mem_hi_3_1_s/ADB[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>28.465</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>33.909</td>
<td>5.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[20][A]</td>
<td>mem_hi_mem_hi_3_1_s/CLKB</td>
</tr>
<tr>
<td>33.981</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[20][A]</td>
<td>mem_hi_mem_hi_3_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.526</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.253%; route: 5.974, 89.747%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.254, 7.607%; route: 14.845, 90.072%; tC2Q: 0.382, 2.321%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 11.214%; route: 5.443, 88.786%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.099</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_lo_mem_lo_2_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>6.657</td>
<td>5.974</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C46[2][B]</td>
<td>sdhd_inst/state_4_s0/CLK</td>
</tr>
<tr>
<td>7.039</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>83</td>
<td>R65C46[2][B]</td>
<td style=" font-weight:bold;">sdhd_inst/state_4_s0/Q</td>
</tr>
<tr>
<td>10.262</td>
<td>3.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C51[0][A]</td>
<td>sdhd_inst/sd_mosi_d_s0/I0</td>
</tr>
<tr>
<td>10.551</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R52C51[0][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/sd_mosi_d_s0/F</td>
</tr>
<tr>
<td>11.734</td>
<td>1.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C53[3][B]</td>
<td>n2559_s3/I0</td>
</tr>
<tr>
<td>12.282</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C53[3][B]</td>
<td style=" background: #97FFFF;">n2559_s3/F</td>
</tr>
<tr>
<td>13.117</td>
<td>0.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C70[1][B]</td>
<td>n2559_s2/I0</td>
</tr>
<tr>
<td>13.534</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>129</td>
<td>R48C70[1][B]</td>
<td style=" background: #97FFFF;">n2559_s2/F</td>
</tr>
<tr>
<td>23.099</td>
<td>9.565</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[20][B]</td>
<td style=" font-weight:bold;">mem_lo_mem_lo_2_0_s/ADB[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>28.465</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>33.900</td>
<td>5.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[20][B]</td>
<td>mem_lo_mem_lo_2_0_s/CLKB</td>
</tr>
<tr>
<td>33.972</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[20][B]</td>
<td>mem_lo_mem_lo_2_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.535</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.253%; route: 5.974, 89.747%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.254, 7.625%; route: 14.806, 90.049%; tC2Q: 0.382, 2.326%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 11.231%; route: 5.434, 88.769%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.043</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_lo_mem_lo_2_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>6.657</td>
<td>5.974</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C46[2][B]</td>
<td>sdhd_inst/state_4_s0/CLK</td>
</tr>
<tr>
<td>7.039</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>83</td>
<td>R65C46[2][B]</td>
<td style=" font-weight:bold;">sdhd_inst/state_4_s0/Q</td>
</tr>
<tr>
<td>10.262</td>
<td>3.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C51[0][A]</td>
<td>sdhd_inst/sd_mosi_d_s0/I0</td>
</tr>
<tr>
<td>10.551</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R52C51[0][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/sd_mosi_d_s0/F</td>
</tr>
<tr>
<td>10.976</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C51[1][B]</td>
<td>n2556_s3/I0</td>
</tr>
<tr>
<td>11.264</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C51[1][B]</td>
<td style=" background: #97FFFF;">n2556_s3/F</td>
</tr>
<tr>
<td>12.347</td>
<td>1.083</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C70[3][B]</td>
<td>n2556_s2/I0</td>
</tr>
<tr>
<td>12.768</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>129</td>
<td>R48C70[3][B]</td>
<td style=" background: #97FFFF;">n2556_s2/F</td>
</tr>
<tr>
<td>22.983</td>
<td>10.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[17][B]</td>
<td style=" font-weight:bold;">mem_lo_mem_lo_2_3_s/ADB[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>28.465</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>33.954</td>
<td>5.488</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[17][B]</td>
<td>mem_lo_mem_lo_2_3_s/CLKB</td>
</tr>
<tr>
<td>34.026</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[17][B]</td>
<td>mem_lo_mem_lo_2_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.481</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.253%; route: 5.974, 89.747%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.999, 6.117%; route: 14.945, 91.540%; tC2Q: 0.382, 2.343%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 11.132%; route: 5.488, 88.868%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_lo_mem_lo_7_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>6.657</td>
<td>5.974</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C46[2][B]</td>
<td>sdhd_inst/state_4_s0/CLK</td>
</tr>
<tr>
<td>7.039</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>83</td>
<td>R65C46[2][B]</td>
<td style=" font-weight:bold;">sdhd_inst/state_4_s0/Q</td>
</tr>
<tr>
<td>10.262</td>
<td>3.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C51[0][A]</td>
<td>sdhd_inst/sd_mosi_d_s0/I0</td>
</tr>
<tr>
<td>10.551</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R52C51[0][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/sd_mosi_d_s0/F</td>
</tr>
<tr>
<td>11.734</td>
<td>1.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C53[3][B]</td>
<td>n2559_s3/I0</td>
</tr>
<tr>
<td>12.282</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C53[3][B]</td>
<td style=" background: #97FFFF;">n2559_s3/F</td>
</tr>
<tr>
<td>13.117</td>
<td>0.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C70[1][B]</td>
<td>n2559_s2/I0</td>
</tr>
<tr>
<td>13.684</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>R48C70[1][B]</td>
<td style=" background: #97FFFF;">n2559_s2/F</td>
</tr>
<tr>
<td>22.928</td>
<td>9.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10][B]</td>
<td style=" font-weight:bold;">mem_lo_mem_lo_7_4_s/ADB[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>28.465</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>33.945</td>
<td>5.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[10][B]</td>
<td>mem_lo_mem_lo_7_4_s/CLKB</td>
</tr>
<tr>
<td>34.017</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10][B]</td>
<td>mem_lo_mem_lo_7_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.490</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.253%; route: 5.974, 89.747%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.404, 8.627%; route: 14.485, 89.022%; tC2Q: 0.382, 2.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 11.149%; route: 5.479, 88.851%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.101</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.934</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.036</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_lo_mem_lo_5_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>6.657</td>
<td>5.974</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C46[2][B]</td>
<td>sdhd_inst/state_4_s0/CLK</td>
</tr>
<tr>
<td>7.039</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>83</td>
<td>R65C46[2][B]</td>
<td style=" font-weight:bold;">sdhd_inst/state_4_s0/Q</td>
</tr>
<tr>
<td>10.262</td>
<td>3.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C51[0][A]</td>
<td>sdhd_inst/sd_mosi_d_s0/I0</td>
</tr>
<tr>
<td>10.551</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R52C51[0][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/sd_mosi_d_s0/F</td>
</tr>
<tr>
<td>11.734</td>
<td>1.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C53[3][B]</td>
<td>n2559_s3/I0</td>
</tr>
<tr>
<td>12.282</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C53[3][B]</td>
<td style=" background: #97FFFF;">n2559_s3/F</td>
</tr>
<tr>
<td>13.117</td>
<td>0.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C70[1][B]</td>
<td>n2559_s2/I0</td>
</tr>
<tr>
<td>13.534</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>129</td>
<td>R48C70[1][B]</td>
<td style=" background: #97FFFF;">n2559_s2/F</td>
</tr>
<tr>
<td>22.934</td>
<td>9.400</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[19][B]</td>
<td style=" font-weight:bold;">mem_lo_mem_lo_5_0_s/ADB[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>28.465</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>33.963</td>
<td>5.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[19][B]</td>
<td>mem_lo_mem_lo_5_0_s/CLKB</td>
</tr>
<tr>
<td>34.036</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[19][B]</td>
<td>mem_lo_mem_lo_5_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.472</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.253%; route: 5.974, 89.747%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.254, 7.702%; route: 14.641, 89.948%; tC2Q: 0.382, 2.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 11.115%; route: 5.498, 88.885%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.122</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.421</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.543</td>
</tr>
<tr>
<td class="label">From</td>
<td>SCTL_n0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SCTL_n0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCTL:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB116[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>28.455</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>IOB116[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>30.421</td>
<td>1.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C105[0][A]</td>
<td style=" font-weight:bold;">SCTL_n0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>28.455</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>31.466</td>
<td>3.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C105[0][A]</td>
<td>SCTL_n0_s0/CLK</td>
</tr>
<tr>
<td>31.501</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n0_s0</td>
</tr>
<tr>
<td>31.543</td>
<td>0.042</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C105[0][A]</td>
<td>SCTL_n0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.678, 18.368%; route: 3.011, 81.632%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.441</td>
</tr>
<tr>
<td class="label">From</td>
<td>ALE_n0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ALE_n0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB108[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>28.455</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>IOB108[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>31.278</td>
<td>2.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C111[0][A]</td>
<td style=" font-weight:bold;">ALE_n0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>28.455</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>31.456</td>
<td>3.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C111[0][A]</td>
<td>ALE_n0_s0/CLK</td>
</tr>
<tr>
<td>31.491</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ALE_n0_s0</td>
</tr>
<tr>
<td>31.441</td>
<td>-0.050</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C111[0][A]</td>
<td>ALE_n0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.823, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.678, 18.418%; route: 3.001, 81.582%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>ALE_monitor_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_array_b_38_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB108[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOB108[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>2.776</td>
<td>2.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C103[0][A]</td>
<td>ALE_monitor_s1/CLK</td>
</tr>
<tr>
<td>2.918</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R47C103[0][A]</td>
<td style=" font-weight:bold;">ALE_monitor_s1/Q</td>
</tr>
<tr>
<td>3.211</td>
<td>0.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C103[2][B]</td>
<td style=" font-weight:bold;">led_array_b_38_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.076</td>
<td>2.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C103[2][B]</td>
<td>led_array_b_38_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>led_array_b_38_s0</td>
</tr>
<tr>
<td>3.137</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C103[2][B]</td>
<td>led_array_b_38_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.300</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.329%; route: 2.101, 75.671%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.294, 67.586%; tC2Q: 0.141, 32.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.957%; route: 2.401, 78.043%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/tx_tail_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.076</td>
<td>2.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C111[0][B]</td>
<td>uart_tx_inst/tx_tail_9_s0/CLK</td>
</tr>
<tr>
<td>3.217</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R65C111[0][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_tail_9_s0/Q</td>
</tr>
<tr>
<td>3.320</td>
<td>0.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R64[23][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_buf_tx_buf_0_0_s/ADA[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.086</td>
<td>2.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[23][A]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.122</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[23][A]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.957%; route: 2.401, 78.043%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.103, 42.213%; tC2Q: 0.141, 57.787%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.893%; route: 2.410, 78.107%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/tx_tail_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.072</td>
<td>2.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C110[1][B]</td>
<td>uart_tx_inst/tx_tail_7_s0/CLK</td>
</tr>
<tr>
<td>3.213</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R66C110[1][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_tail_7_s0/Q</td>
</tr>
<tr>
<td>3.336</td>
<td>0.123</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R64[23][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_buf_tx_buf_0_0_s/ADA[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.086</td>
<td>2.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[23][A]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.122</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[23][A]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.993%; route: 2.396, 78.007%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.123, 46.591%; tC2Q: 0.141, 53.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.893%; route: 2.410, 78.107%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.126</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdtape_inst/read_buf_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdtape_inst/mem_readbuf_mem_readbuf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.072</td>
<td>2.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C138[1][B]</td>
<td>sdtape_inst/read_buf_5_s0/CLK</td>
</tr>
<tr>
<td>3.213</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R48C138[1][B]</td>
<td style=" font-weight:bold;">sdtape_inst/read_buf_5_s0/Q</td>
</tr>
<tr>
<td>3.374</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[29][A]</td>
<td style=" font-weight:bold;">sdtape_inst/mem_readbuf_mem_readbuf_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.089</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[29][A]</td>
<td>sdtape_inst/mem_readbuf_mem_readbuf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.126</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[29][A]</td>
<td>sdtape_inst/mem_readbuf_mem_readbuf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.993%; route: 2.396, 78.007%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.161, 53.311%; tC2Q: 0.141, 46.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.864%; route: 2.414, 78.136%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.126</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdtape_inst/read_buf_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdtape_inst/mem_readbuf_mem_readbuf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.072</td>
<td>2.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C138[0][B]</td>
<td>sdtape_inst/read_buf_3_s0/CLK</td>
</tr>
<tr>
<td>3.213</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R48C138[0][B]</td>
<td style=" font-weight:bold;">sdtape_inst/read_buf_3_s0/Q</td>
</tr>
<tr>
<td>3.374</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[29][A]</td>
<td style=" font-weight:bold;">sdtape_inst/mem_readbuf_mem_readbuf_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.089</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[29][A]</td>
<td>sdtape_inst/mem_readbuf_mem_readbuf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.126</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[29][A]</td>
<td>sdtape_inst/mem_readbuf_mem_readbuf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.993%; route: 2.396, 78.007%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.161, 53.311%; tC2Q: 0.141, 46.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.864%; route: 2.414, 78.136%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.126</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdtape_inst/read_buf_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdtape_inst/mem_readbuf_mem_readbuf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.081</td>
<td>2.405</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C138[2][B]</td>
<td>sdtape_inst/read_buf_7_s0/CLK</td>
</tr>
<tr>
<td>3.222</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R47C138[2][B]</td>
<td style=" font-weight:bold;">sdtape_inst/read_buf_7_s0/Q</td>
</tr>
<tr>
<td>3.380</td>
<td>0.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[29][A]</td>
<td style=" font-weight:bold;">sdtape_inst/mem_readbuf_mem_readbuf_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.089</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[29][A]</td>
<td>sdtape_inst/mem_readbuf_mem_readbuf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.126</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[29][A]</td>
<td>sdtape_inst/mem_readbuf_mem_readbuf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.928%; route: 2.405, 78.072%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.158, 52.843%; tC2Q: 0.141, 47.157%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.864%; route: 2.414, 78.136%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.256</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.126</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdtape_inst/read_buf_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdtape_inst/mem_readbuf_mem_readbuf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.081</td>
<td>2.405</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C138[2][A]</td>
<td>sdtape_inst/read_buf_1_s0/CLK</td>
</tr>
<tr>
<td>3.222</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R47C138[2][A]</td>
<td style=" font-weight:bold;">sdtape_inst/read_buf_1_s0/Q</td>
</tr>
<tr>
<td>3.383</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[29][A]</td>
<td style=" font-weight:bold;">sdtape_inst/mem_readbuf_mem_readbuf_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.089</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[29][A]</td>
<td>sdtape_inst/mem_readbuf_mem_readbuf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.126</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[29][A]</td>
<td>sdtape_inst/mem_readbuf_mem_readbuf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.928%; route: 2.405, 78.072%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.161, 53.311%; tC2Q: 0.141, 46.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.864%; route: 2.414, 78.136%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/tx_tail_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.072</td>
<td>2.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C110[0][B]</td>
<td>uart_tx_inst/tx_tail_8_s0/CLK</td>
</tr>
<tr>
<td>3.213</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R66C110[0][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_tail_8_s0/Q</td>
</tr>
<tr>
<td>3.381</td>
<td>0.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R64[23][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_buf_tx_buf_0_0_s/ADA[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.086</td>
<td>2.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[23][A]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.122</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[23][A]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.993%; route: 2.396, 78.007%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.168, 54.369%; tC2Q: 0.141, 45.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.893%; route: 2.410, 78.107%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/tx_tail_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.076</td>
<td>2.400</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C110[1][A]</td>
<td>uart_tx_inst/tx_tail_6_s0/CLK</td>
</tr>
<tr>
<td>3.217</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R67C110[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_tail_6_s0/Q</td>
</tr>
<tr>
<td>3.381</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R64[23][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_buf_tx_buf_0_0_s/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.086</td>
<td>2.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[23][A]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.122</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[23][A]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.964%; route: 2.400, 78.036%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.164, 53.770%; tC2Q: 0.141, 46.230%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.893%; route: 2.410, 78.107%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.261</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.117</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/tx_head_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.068</td>
<td>2.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C111[1][A]</td>
<td>uart_tx_inst/tx_head_3_s0/CLK</td>
</tr>
<tr>
<td>3.209</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R66C111[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_head_3_s0/Q</td>
</tr>
<tr>
<td>3.378</td>
<td>0.169</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R64[23][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_buf_tx_buf_0_0_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.082</td>
<td>2.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[23][A]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.117</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[23][A]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.021%; route: 2.392, 77.979%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.169, 54.516%; tC2Q: 0.141, 45.484%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.921%; route: 2.406, 78.079%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.388</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_data_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.094</td>
<td>2.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C109[2][A]</td>
<td>tx_data_7_s0/CLK</td>
</tr>
<tr>
<td>3.238</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R63C109[2][A]</td>
<td style=" font-weight:bold;">tx_data_7_s0/Q</td>
</tr>
<tr>
<td>3.388</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[23][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_buf_tx_buf_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.086</td>
<td>2.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[23][A]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.122</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[23][A]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.829%; route: 2.419, 78.171%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.150, 51.020%; tC2Q: 0.144, 48.980%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.893%; route: 2.410, 78.107%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.388</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_data_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.100</td>
<td>2.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C110[1][A]</td>
<td>tx_data_3_s0/CLK</td>
</tr>
<tr>
<td>3.244</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R61C110[1][A]</td>
<td style=" font-weight:bold;">tx_data_3_s0/Q</td>
</tr>
<tr>
<td>3.388</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[23][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_buf_tx_buf_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.086</td>
<td>2.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[23][A]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.122</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[23][A]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.787%; route: 2.425, 78.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.144, 50.000%; tC2Q: 0.144, 50.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.893%; route: 2.410, 78.107%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.269</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.094</td>
<td>2.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C109[1][A]</td>
<td>tx_data_1_s0/CLK</td>
</tr>
<tr>
<td>3.235</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R63C109[1][A]</td>
<td style=" font-weight:bold;">tx_data_1_s0/Q</td>
</tr>
<tr>
<td>3.391</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R64[23][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_buf_tx_buf_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.086</td>
<td>2.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[23][A]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.122</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[23][A]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.829%; route: 2.419, 78.171%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.156, 52.525%; tC2Q: 0.141, 47.475%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.893%; route: 2.410, 78.107%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.269</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.388</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.118</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst_dbg/tx_tail_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst_dbg/tx_buf_tx_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.090</td>
<td>2.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C118[2][B]</td>
<td>uart_tx_inst_dbg/tx_tail_3_s0/CLK</td>
</tr>
<tr>
<td>3.234</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R63C118[2][B]</td>
<td style=" font-weight:bold;">uart_tx_inst_dbg/tx_tail_3_s0/Q</td>
</tr>
<tr>
<td>3.387</td>
<td>0.153</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td style=" font-weight:bold;">uart_tx_inst_dbg/tx_buf_tx_buf_0_0_s/ADA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.082</td>
<td>2.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>uart_tx_inst_dbg/tx_buf_tx_buf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.118</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>uart_tx_inst_dbg/tx_buf_tx_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.857%; route: 2.415, 78.143%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.153, 51.515%; tC2Q: 0.144, 48.485%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.921%; route: 2.406, 78.079%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.272</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.392</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.119</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/read_dma_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.103</td>
<td>2.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C47[1][A]</td>
<td>sdhd_inst/read_dma_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>3.244</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R58C47[1][A]</td>
<td style=" font-weight:bold;">sdhd_inst/read_dma_cnt_6_s0/Q</td>
</tr>
<tr>
<td>3.392</td>
<td>0.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R64[9]</td>
<td style=" font-weight:bold;">sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.082</td>
<td>2.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[9]</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.119</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[9]</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.771%; route: 2.427, 78.229%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.148, 51.211%; tC2Q: 0.141, 48.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.914%; route: 2.407, 78.086%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.272</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.392</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.119</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/read_dma_cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.103</td>
<td>2.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C47[1][B]</td>
<td>sdhd_inst/read_dma_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>3.244</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R58C47[1][B]</td>
<td style=" font-weight:bold;">sdhd_inst/read_dma_cnt_5_s0/Q</td>
</tr>
<tr>
<td>3.392</td>
<td>0.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R64[9]</td>
<td style=" font-weight:bold;">sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.082</td>
<td>2.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[9]</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.119</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[9]</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.771%; route: 2.427, 78.229%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.148, 51.211%; tC2Q: 0.141, 48.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.914%; route: 2.407, 78.086%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.908</td>
</tr>
<tr>
<td class="label">From</td>
<td>ws2812_inst/clk_cnt_25_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ws2812_inst/clk_cnt_25_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>sys_clk50_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOB104[B]</td>
<td>sys_clk50_ibuf/O</td>
</tr>
<tr>
<td>2.883</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C108[1][A]</td>
<td>ws2812_inst/clk_cnt_25_s1/CLK</td>
</tr>
<tr>
<td>3.024</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R44C108[1][A]</td>
<td style=" font-weight:bold;">ws2812_inst/clk_cnt_25_s1/Q</td>
</tr>
<tr>
<td>3.030</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C108[1][A]</td>
<td>ws2812_inst/n1386_s12/I3</td>
</tr>
<tr>
<td>3.183</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C108[1][A]</td>
<td style=" background: #97FFFF;">ws2812_inst/n1386_s12/F</td>
</tr>
<tr>
<td>3.183</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C108[1][A]</td>
<td style=" font-weight:bold;">ws2812_inst/clk_cnt_25_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>sys_clk50_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOB104[B]</td>
<td>sys_clk50_ibuf/O</td>
</tr>
<tr>
<td>2.883</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C108[1][A]</td>
<td>ws2812_inst/clk_cnt_25_s1/CLK</td>
</tr>
<tr>
<td>2.908</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C108[1][A]</td>
<td>ws2812_inst/clk_cnt_25_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.426%; route: 2.208, 76.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.426%; route: 2.208, 76.574%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.894</td>
</tr>
<tr>
<td class="label">From</td>
<td>ws2812_inst/led_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ws2812_inst/led_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>sys_clk50_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOB104[B]</td>
<td>sys_clk50_ibuf/O</td>
</tr>
<tr>
<td>2.868</td>
<td>2.193</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C102[1][A]</td>
<td>ws2812_inst/led_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>3.010</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R47C102[1][A]</td>
<td style=" font-weight:bold;">ws2812_inst/led_cnt_7_s0/Q</td>
</tr>
<tr>
<td>3.016</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C102[1][A]</td>
<td>ws2812_inst/n1028_s1/I2</td>
</tr>
<tr>
<td>3.168</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C102[1][A]</td>
<td style=" background: #97FFFF;">ws2812_inst/n1028_s1/F</td>
</tr>
<tr>
<td>3.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C102[1][A]</td>
<td style=" font-weight:bold;">ws2812_inst/led_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>sys_clk50_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOB104[B]</td>
<td>sys_clk50_ibuf/O</td>
</tr>
<tr>
<td>2.868</td>
<td>2.193</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C102[1][A]</td>
<td>ws2812_inst/led_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>2.894</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C102[1][A]</td>
<td>ws2812_inst/led_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.549%; route: 2.193, 76.451%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.549%; route: 2.193, 76.451%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.125</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdtape_inst/write_bit_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdtape_inst/write_bit_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.100</td>
<td>2.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C140[0][A]</td>
<td>sdtape_inst/write_bit_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>3.241</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R61C140[0][A]</td>
<td style=" font-weight:bold;">sdtape_inst/write_bit_cnt_3_s0/Q</td>
</tr>
<tr>
<td>3.247</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C140[0][A]</td>
<td>sdtape_inst/n1377_s2/I3</td>
</tr>
<tr>
<td>3.400</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C140[0][A]</td>
<td style=" background: #97FFFF;">sdtape_inst/n1377_s2/F</td>
</tr>
<tr>
<td>3.400</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C140[0][A]</td>
<td style=" font-weight:bold;">sdtape_inst/write_bit_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.100</td>
<td>2.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C140[0][A]</td>
<td>sdtape_inst/write_bit_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>3.125</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C140[0][A]</td>
<td>sdtape_inst/write_bit_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.787%; route: 2.425, 78.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.787%; route: 2.425, 78.213%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.115</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdtape_inst/r1_bit_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdtape_inst/r1_bit_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.090</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C137[1][A]</td>
<td>sdtape_inst/r1_bit_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>3.231</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R53C137[1][A]</td>
<td style=" font-weight:bold;">sdtape_inst/r1_bit_cnt_1_s0/Q</td>
</tr>
<tr>
<td>3.237</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C137[1][A]</td>
<td>sdtape_inst/n660_s0/I1</td>
</tr>
<tr>
<td>3.390</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C137[1][A]</td>
<td style=" background: #97FFFF;">sdtape_inst/n660_s0/F</td>
</tr>
<tr>
<td>3.390</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C137[1][A]</td>
<td style=" font-weight:bold;">sdtape_inst/r1_bit_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.090</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C137[1][A]</td>
<td>sdtape_inst/r1_bit_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>3.115</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C137[1][A]</td>
<td>sdtape_inst/r1_bit_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.861%; route: 2.414, 78.139%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.861%; route: 2.414, 78.139%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.105</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdtape_inst/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdtape_inst/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.079</td>
<td>2.404</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C134[1][A]</td>
<td>sdtape_inst/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R50C134[1][A]</td>
<td style=" font-weight:bold;">sdtape_inst/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.227</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C134[1][A]</td>
<td>sdtape_inst/n143_s2/I0</td>
</tr>
<tr>
<td>3.379</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C134[1][A]</td>
<td style=" background: #97FFFF;">sdtape_inst/n143_s2/F</td>
</tr>
<tr>
<td>3.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C134[1][A]</td>
<td style=" font-weight:bold;">sdtape_inst/reset_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.079</td>
<td>2.404</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C134[1][A]</td>
<td>sdtape_inst/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C134[1][A]</td>
<td>sdtape_inst/reset_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.935%; route: 2.404, 78.065%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.935%; route: 2.404, 78.065%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.098</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/dma_start_address_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdhd_inst/dma_start_address_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.072</td>
<td>2.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C56[0][A]</td>
<td>sdhd_inst/dma_start_address_13_s0/CLK</td>
</tr>
<tr>
<td>3.214</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R48C56[0][A]</td>
<td style=" font-weight:bold;">sdhd_inst/dma_start_address_13_s0/Q</td>
</tr>
<tr>
<td>3.220</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C56[0][A]</td>
<td>sdhd_inst/n3138_s40/I1</td>
</tr>
<tr>
<td>3.372</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C56[0][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/n3138_s40/F</td>
</tr>
<tr>
<td>3.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C56[0][A]</td>
<td style=" font-weight:bold;">sdhd_inst/dma_start_address_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.072</td>
<td>2.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C56[0][A]</td>
<td>sdhd_inst/dma_start_address_13_s0/CLK</td>
</tr>
<tr>
<td>3.098</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C56[0][A]</td>
<td>sdhd_inst/dma_start_address_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.985%; route: 2.397, 78.015%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.985%; route: 2.397, 78.015%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.097</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/cycle_cnt_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/cycle_cnt_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.072</td>
<td>2.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C114[1][A]</td>
<td>uart_tx_inst/cycle_cnt_17_s0/CLK</td>
</tr>
<tr>
<td>3.213</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R66C114[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/cycle_cnt_17_s0/Q</td>
</tr>
<tr>
<td>3.219</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C114[1][A]</td>
<td>uart_tx_inst/n388_s5/I0</td>
</tr>
<tr>
<td>3.372</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R66C114[1][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n388_s5/F</td>
</tr>
<tr>
<td>3.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C114[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/cycle_cnt_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5521</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.072</td>
<td>2.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C114[1][A]</td>
<td>uart_tx_inst/cycle_cnt_17_s0/CLK</td>
</tr>
<tr>
<td>3.097</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C114[1][A]</td>
<td>uart_tx_inst/cycle_cnt_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.993%; route: 2.396, 78.007%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.993%; route: 2.396, 78.007%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.836</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.086</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk50</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ws2812_inst/r_buf_284_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk50_ibuf/O</td>
</tr>
<tr>
<td>6.236</td>
<td>5.554</td>
<td>tNET</td>
<td>RR</td>
<td>ws2812_inst/r_buf_284_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk50_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk50_ibuf/O</td>
</tr>
<tr>
<td>13.322</td>
<td>2.645</td>
<td>tNET</td>
<td>FF</td>
<td>ws2812_inst/r_buf_284_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.837</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.087</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk50</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ws2812_inst/data_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk50_ibuf/O</td>
</tr>
<tr>
<td>6.231</td>
<td>5.549</td>
<td>tNET</td>
<td>RR</td>
<td>ws2812_inst/data_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk50_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk50_ibuf/O</td>
</tr>
<tr>
<td>13.318</td>
<td>2.641</td>
<td>tNET</td>
<td>FF</td>
<td>ws2812_inst/data_13_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.837</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.087</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk50</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ws2812_inst/data_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk50_ibuf/O</td>
</tr>
<tr>
<td>6.231</td>
<td>5.549</td>
<td>tNET</td>
<td>RR</td>
<td>ws2812_inst/data_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk50_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk50_ibuf/O</td>
</tr>
<tr>
<td>13.318</td>
<td>2.641</td>
<td>tNET</td>
<td>FF</td>
<td>ws2812_inst/data_12_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.837</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.087</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk50</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ws2812_inst/r_buf_276_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk50_ibuf/O</td>
</tr>
<tr>
<td>6.231</td>
<td>5.549</td>
<td>tNET</td>
<td>RR</td>
<td>ws2812_inst/r_buf_276_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk50_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk50_ibuf/O</td>
</tr>
<tr>
<td>13.318</td>
<td>2.641</td>
<td>tNET</td>
<td>FF</td>
<td>ws2812_inst/r_buf_276_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.837</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.087</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk50</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ws2812_inst/clk_cnt_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk50_ibuf/O</td>
</tr>
<tr>
<td>6.231</td>
<td>5.549</td>
<td>tNET</td>
<td>RR</td>
<td>ws2812_inst/clk_cnt_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk50_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk50_ibuf/O</td>
</tr>
<tr>
<td>13.318</td>
<td>2.641</td>
<td>tNET</td>
<td>FF</td>
<td>ws2812_inst/clk_cnt_4_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.837</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.087</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk50</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ws2812_inst/clk_cnt_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk50_ibuf/O</td>
</tr>
<tr>
<td>6.231</td>
<td>5.549</td>
<td>tNET</td>
<td>RR</td>
<td>ws2812_inst/clk_cnt_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk50_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk50_ibuf/O</td>
</tr>
<tr>
<td>13.318</td>
<td>2.641</td>
<td>tNET</td>
<td>FF</td>
<td>ws2812_inst/clk_cnt_1_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.838</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.088</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk50</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ws2812_inst/data_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk50_ibuf/O</td>
</tr>
<tr>
<td>6.229</td>
<td>5.546</td>
<td>tNET</td>
<td>RR</td>
<td>ws2812_inst/data_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk50_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk50_ibuf/O</td>
</tr>
<tr>
<td>13.316</td>
<td>2.639</td>
<td>tNET</td>
<td>FF</td>
<td>ws2812_inst/data_21_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.838</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.088</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk50</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ws2812_inst/data_22_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk50_ibuf/O</td>
</tr>
<tr>
<td>6.229</td>
<td>5.546</td>
<td>tNET</td>
<td>RR</td>
<td>ws2812_inst/data_22_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk50_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk50_ibuf/O</td>
</tr>
<tr>
<td>13.316</td>
<td>2.639</td>
<td>tNET</td>
<td>FF</td>
<td>ws2812_inst/data_22_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.838</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.088</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk50</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ws2812_inst/data_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk50_ibuf/O</td>
</tr>
<tr>
<td>6.229</td>
<td>5.546</td>
<td>tNET</td>
<td>RR</td>
<td>ws2812_inst/data_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk50_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk50_ibuf/O</td>
</tr>
<tr>
<td>13.316</td>
<td>2.639</td>
<td>tNET</td>
<td>FF</td>
<td>ws2812_inst/data_4_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.838</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.088</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk50</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ws2812_inst/data_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk50_ibuf/O</td>
</tr>
<tr>
<td>6.229</td>
<td>5.546</td>
<td>tNET</td>
<td>RR</td>
<td>ws2812_inst/data_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk50_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk50_ibuf/O</td>
</tr>
<tr>
<td>13.316</td>
<td>2.639</td>
<td>tNET</td>
<td>FF</td>
<td>ws2812_inst/data_9_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>5521</td>
<td>CLK2_d</td>
<td>8.996</td>
<td>6.044</td>
</tr>
<tr>
<td>384</td>
<td>n8525_3</td>
<td>22.404</td>
<td>2.589</td>
</tr>
<tr>
<td>272</td>
<td>sys_clk50_d</td>
<td>11.508</td>
<td>5.554</td>
</tr>
<tr>
<td>138</td>
<td>sdhd_inst/newstate</td>
<td>48.492</td>
<td>3.803</td>
</tr>
<tr>
<td>132</td>
<td>wa[12]</td>
<td>17.271</td>
<td>10.675</td>
</tr>
<tr>
<td>129</td>
<td>n2547</td>
<td>15.801</td>
<td>5.085</td>
</tr>
<tr>
<td>129</td>
<td>n2548</td>
<td>14.394</td>
<td>5.817</td>
</tr>
<tr>
<td>129</td>
<td>n2549</td>
<td>15.118</td>
<td>5.202</td>
</tr>
<tr>
<td>129</td>
<td>n2551</td>
<td>14.210</td>
<td>5.984</td>
</tr>
<tr>
<td>129</td>
<td>n2553</td>
<td>8.996</td>
<td>12.170</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C8</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C16</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C32</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C64</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C128</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C76</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C152</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C124</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk50 -period 20 -waveform {0 10} [get_ports {sys_clk50}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name CLK2 -period 55.556 -waveform {0 27.778} [get_ports {CLK2}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name ALE -period 55.556 -waveform {0 27.778} [get_ports {ALE_n}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name SCTL -period 55.556 -waveform {0 27.778} [get_ports {SCTL_n}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
