

================================================================
== Vitis HLS Report for 'PE_wrapper7'
================================================================
* Date:           Sat Oct 15 11:10:38 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.423 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32775|    32775|  0.164 ms|  0.164 ms|  32775|  32775|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------+-------+---------+---------+----------+----------+-------+-------+---------+
        |              |       |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |   Instance   | Module|   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +--------------+-------+---------+---------+----------+----------+-------+-------+---------+
        |grp_PE_fu_28  |PE     |    32774|    32774|  0.164 ms|  0.164 ms|  32774|  32774|       no|
        +--------------+-------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        1|     2|      268|      677|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       77|    -|
|Register             |        -|     -|        5|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        1|     2|      273|      756|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------+-------+---------+----+-----+-----+-----+
    |   Instance   | Module| BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------+-------+---------+----+-----+-----+-----+
    |grp_PE_fu_28  |PE     |        1|   2|  268|  677|    0|
    +--------------+-------+---------+----+-----+-----+-----+
    |Total         |       |        1|   2|  268|  677|    0|
    +--------------+-------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  14|          3|    1|          3|
    |ap_done                      |   9|          2|    1|          2|
    |fifo_A_PE_0_076_read         |   9|          2|    1|          2|
    |fifo_A_PE_0_177_write        |   9|          2|    1|          2|
    |fifo_B_PE_0_082_read         |   9|          2|    1|          2|
    |fifo_B_PE_1_083_write        |   9|          2|    1|          2|
    |fifo_C_drain_PE_0_088_write  |   9|          2|    1|          2|
    |real_start                   |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  77|         17|    8|         17|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+---+----+-----+-----------+
    |            Name           | FF| LUT| Bits| Const Bits|
    +---------------------------+---+----+-----+-----------+
    |ap_CS_fsm                  |  2|   0|    2|          0|
    |ap_done_reg                |  1|   0|    1|          0|
    |grp_PE_fu_28_ap_start_reg  |  1|   0|    1|          0|
    |start_once_reg             |  1|   0|    1|          0|
    +---------------------------+---+----+-----+-----------+
    |Total                      |  5|   0|    5|          0|
    +---------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|            PE_wrapper7|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|            PE_wrapper7|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|            PE_wrapper7|  return value|
|start_full_n                  |   in|    1|  ap_ctrl_hs|            PE_wrapper7|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|            PE_wrapper7|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|            PE_wrapper7|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|            PE_wrapper7|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|            PE_wrapper7|  return value|
|start_out                     |  out|    1|  ap_ctrl_hs|            PE_wrapper7|  return value|
|start_write                   |  out|    1|  ap_ctrl_hs|            PE_wrapper7|  return value|
|fifo_A_PE_0_076_dout          |   in|   32|     ap_fifo|        fifo_A_PE_0_076|       pointer|
|fifo_A_PE_0_076_empty_n       |   in|    1|     ap_fifo|        fifo_A_PE_0_076|       pointer|
|fifo_A_PE_0_076_read          |  out|    1|     ap_fifo|        fifo_A_PE_0_076|       pointer|
|fifo_A_PE_0_177_din           |  out|   32|     ap_fifo|        fifo_A_PE_0_177|       pointer|
|fifo_A_PE_0_177_full_n        |   in|    1|     ap_fifo|        fifo_A_PE_0_177|       pointer|
|fifo_A_PE_0_177_write         |  out|    1|     ap_fifo|        fifo_A_PE_0_177|       pointer|
|fifo_B_PE_0_082_dout          |   in|   32|     ap_fifo|        fifo_B_PE_0_082|       pointer|
|fifo_B_PE_0_082_empty_n       |   in|    1|     ap_fifo|        fifo_B_PE_0_082|       pointer|
|fifo_B_PE_0_082_read          |  out|    1|     ap_fifo|        fifo_B_PE_0_082|       pointer|
|fifo_B_PE_1_083_din           |  out|   32|     ap_fifo|        fifo_B_PE_1_083|       pointer|
|fifo_B_PE_1_083_full_n        |   in|    1|     ap_fifo|        fifo_B_PE_1_083|       pointer|
|fifo_B_PE_1_083_write         |  out|    1|     ap_fifo|        fifo_B_PE_1_083|       pointer|
|fifo_C_drain_PE_0_088_din     |  out|   16|     ap_fifo|  fifo_C_drain_PE_0_088|       pointer|
|fifo_C_drain_PE_0_088_full_n  |   in|    1|     ap_fifo|  fifo_C_drain_PE_0_088|       pointer|
|fifo_C_drain_PE_0_088_write   |  out|    1|     ap_fifo|  fifo_C_drain_PE_0_088|       pointer|
+------------------------------+-----+-----+------------+-----------------------+--------------+

