ram_r_50.v,verilog,xil_defaultlib,../../../../ldpc_decoder.srcs/sources_1/ip/ram_r_50/sim/ram_r_50.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
