Classic Timing Analyzer report for labwork3
Mon Oct 11 18:10:22 2021
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                          ;
+------------------------------+-------+---------------+-------------+--------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From                                                                                 ; To                                                                                                            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+--------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.231 ns    ; address[1]                                                                           ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg1 ; --         ; write    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.670 ns    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[1] ; data[1]                                                                                                       ; read       ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.146 ns   ; address[3]                                                                           ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg3 ; --         ; write    ; 0            ;
; Total number of failed paths ;       ;               ;             ;                                                                                      ;                                                                                                               ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+--------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; read            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; write           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                       ;
+-------+--------------+------------+------------+---------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                                                                            ; To Clock ;
+-------+--------------+------------+------------+---------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 3.231 ns   ; address[1] ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg1 ; write    ;
; N/A   ; None         ; 2.823 ns   ; address[0] ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg0 ; write    ;
; N/A   ; None         ; 2.512 ns   ; address[4] ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg4 ; write    ;
; N/A   ; None         ; 2.510 ns   ; address[2] ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg2 ; write    ;
; N/A   ; None         ; 2.371 ns   ; address[3] ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg3 ; write    ;
+-------+--------------+------------+------------+---------------------------------------------------------------------------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                             ;
+-------+--------------+------------+--------------------------------------------------------------------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                 ; To      ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------+---------+------------+
; N/A   ; None         ; 6.670 ns   ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[1] ; data[1] ; read       ;
; N/A   ; None         ; 6.644 ns   ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[0] ; data[0] ; read       ;
; N/A   ; None         ; 6.599 ns   ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[2] ; data[2] ; read       ;
; N/A   ; None         ; 5.711 ns   ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[3] ; data[3] ; read       ;
; N/A   ; None         ; 5.226 ns   ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[4] ; data[4] ; read       ;
+-------+--------------+------------+--------------------------------------------------------------------------------------+---------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                              ;
+---------------+-------------+-----------+------------+---------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                                                                            ; To Clock ;
+---------------+-------------+-----------+------------+---------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -2.146 ns ; address[3] ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg3 ; write    ;
; N/A           ; None        ; -2.285 ns ; address[2] ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg2 ; write    ;
; N/A           ; None        ; -2.287 ns ; address[4] ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg4 ; write    ;
; N/A           ; None        ; -2.598 ns ; address[0] ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg0 ; write    ;
; N/A           ; None        ; -3.006 ns ; address[1] ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg1 ; write    ;
+---------------+-------------+-----------+------------+---------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Mon Oct 11 18:10:21 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off labwork3 -c labwork3 --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "read" is an undefined clock
    Info: Assuming node "write" is an undefined clock
Info: No valid register-to-register data paths exist for clock "read"
Info: No valid register-to-register data paths exist for clock "write"
Info: tsu for memory "lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg1" (data pin = "address[1]", clock pin = "write") is 3.231 ns
    Info: + Longest pin to memory delay is 5.548 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_Y18; Fanout = 1; PIN Node = 'address[1]'
        Info: 2: + IC(4.560 ns) + CELL(0.131 ns) = 5.548 ns; Loc. = M512_X24_Y3; Fanout = 5; MEM Node = 'lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg1'
        Info: Total cell delay = 0.988 ns ( 17.81 % )
        Info: Total interconnect delay = 4.560 ns ( 82.19 % )
    Info: + Micro setup delay of destination is 0.022 ns
    Info: - Shortest clock path from clock "write" to destination memory is 2.339 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'write'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 5; COMB Node = 'write~clkctrl'
        Info: 3: + IC(0.674 ns) + CELL(0.458 ns) = 2.339 ns; Loc. = M512_X24_Y3; Fanout = 5; MEM Node = 'lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg1'
        Info: Total cell delay = 1.322 ns ( 56.52 % )
        Info: Total interconnect delay = 1.017 ns ( 43.48 % )
Info: tco from clock "read" to destination pin "data[1]" through memory "lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[1]" is 6.670 ns
    Info: + Longest clock path from clock "read" to source memory is 2.284 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'read'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'read~clkctrl'
        Info: 3: + IC(0.674 ns) + CELL(0.413 ns) = 2.284 ns; Loc. = M512_X24_Y3; Fanout = 1; MEM Node = 'lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[1]'
        Info: Total cell delay = 1.267 ns ( 55.47 % )
        Info: Total interconnect delay = 1.017 ns ( 44.53 % )
    Info: + Micro clock to output delay of source is 0.140 ns
    Info: + Longest memory to pin delay is 4.246 ns
        Info: 1: + IC(0.000 ns) + CELL(0.065 ns) = 0.065 ns; Loc. = M512_X24_Y3; Fanout = 1; MEM Node = 'lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[1]'
        Info: 2: + IC(2.145 ns) + CELL(2.036 ns) = 4.246 ns; Loc. = PIN_C10; Fanout = 0; PIN Node = 'data[1]'
        Info: Total cell delay = 2.101 ns ( 49.48 % )
        Info: Total interconnect delay = 2.145 ns ( 50.52 % )
Info: th for memory "lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg3" (data pin = "address[3]", clock pin = "write") is -2.146 ns
    Info: + Longest clock path from clock "write" to destination memory is 2.339 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'write'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 5; COMB Node = 'write~clkctrl'
        Info: 3: + IC(0.674 ns) + CELL(0.458 ns) = 2.339 ns; Loc. = M512_X24_Y3; Fanout = 5; MEM Node = 'lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg3'
        Info: Total cell delay = 1.322 ns ( 56.52 % )
        Info: Total interconnect delay = 1.017 ns ( 43.48 % )
    Info: + Micro hold delay of destination is 0.203 ns
    Info: - Shortest pin to memory delay is 4.688 ns
        Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AA9; Fanout = 1; PIN Node = 'address[3]'
        Info: 2: + IC(3.785 ns) + CELL(0.131 ns) = 4.688 ns; Loc. = M512_X24_Y3; Fanout = 5; MEM Node = 'lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg3'
        Info: Total cell delay = 0.903 ns ( 19.26 % )
        Info: Total interconnect delay = 3.785 ns ( 80.74 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 0 megabytes
    Info: Processing ended: Mon Oct 11 18:10:22 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


