Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Aug 31 09:39:39 2016
| Host         : lapte24154 running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : upgrade_ip
| Device       : xc7z030ffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_design_fasec_hwtest_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_design_fasec_hwtest_0_0 from user.org:user:fasec_hwtest:2.2 (Rev. 5) to user.org:user:fasec_hwtest:2.2.1 (Rev. 6)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Aug 31 09:31:13 2016
| Host         : lapte24154 running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : upgrade_ip
| Device       : xc7z030ffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_design_fasec_hwtest_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_design_fasec_hwtest_0_0 from user.org:user:fasec_hwtest:2.1 (Rev. 4) to user.org:user:fasec_hwtest:2.2 (Rev. 5)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Tue Aug 30 11:30:50 2016
| Host         : lapte24154 running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : upgrade_ip
| Device       : xc7z030ffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_design_fasec_hwtest_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_design_fasec_hwtest_0_0 from user.org:user:fasec_hwtest:2.0 (Rev. 3) to user.org:user:fasec_hwtest:2.1 (Rev. 4)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_design_fasec_hwtest_0_0'. These changes may impact your design.


-Upgrade has removed port 'FMC1_CLK0C2M_N'

-Upgrade has removed port 'FMC1_CLK0C2M_P'

-Upgrade has removed port 'FMC1_CLK0M2C_N'

-Upgrade has removed port 'FMC1_CLK0M2C_P'

-Upgrade has removed port 'FMC1_PRSNTM2C_n'

-Upgrade has removed port 'FMC2_CLK0C2M_N'

-Upgrade has removed port 'FMC2_CLK0C2M_P'

-Upgrade has removed port 'FMC2_CLK0M2C_N'

-Upgrade has removed port 'FMC2_CLK0M2C_P'

-Upgrade has removed port 'FMC2_PRSNTM2C_n'

-Upgrade has added port 'FMC1_CLK0C2M_N_o'

-Upgrade has added port 'FMC1_CLK0C2M_P_o'

-Upgrade has added port 'FMC1_CLK0M2C_N_i'

-Upgrade has added port 'FMC1_CLK0M2C_P_i'

-Upgrade has added port 'FMC1_PRSNTM2C_n_i'

-Upgrade has added port 'FMC2_CLK0C2M_N_o'

-Upgrade has added port 'FMC2_CLK0C2M_P_o'

-Upgrade has added port 'FMC2_CLK0M2C_N_i'

-Upgrade has added port 'FMC2_CLK0M2C_P_i'

-Upgrade has added port 'FMC2_PRSNTM2C_n_i'







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Mon Aug 29 11:14:55 2016
| Host         : lapte24154 running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : upgrade_ip
| Device       : xc7z030ffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_design_fasec_hwtest_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_design_fasec_hwtest_0_0 from user.org:user:fasec_hwtest:1.0 (Rev. 2) to user.org:user:fasec_hwtest:2.0 (Rev. 3)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'system_design_fasec_hwtest_0_0'.


-Upgrade has added interface 'S00_AXI' (xilinx.com:interface:aximm:1.0)

-Upgrade has added interface 's00_axi_aclk' (xilinx.com:signal:clock:1.0)

-Upgrade has added interface 's00_axi_aresetn' (xilinx.com:signal:reset:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_design_fasec_hwtest_0_0'. These changes may impact your design.


-Upgrade has removed port 'clk_i'

-Upgrade has added port 'FMC1_CLK0C2M_N'

-Upgrade has added port 'FMC1_CLK0C2M_P'

-Upgrade has added port 'FMC1_CLK0M2C_N'

-Upgrade has added port 'FMC1_CLK0M2C_P'

-Upgrade has added port 'FMC1_LA_N_b'

-Upgrade has added port 'FMC1_LA_P_b'

-Upgrade has added port 'FMC1_PRSNTM2C_n'

-Upgrade has added port 'FMC2_CLK0C2M_N'

-Upgrade has added port 'FMC2_CLK0C2M_P'

-Upgrade has added port 'FMC2_CLK0M2C_N'

-Upgrade has added port 'FMC2_CLK0M2C_P'

-Upgrade has added port 'FMC2_LA_N_b'

-Upgrade has added port 'FMC2_LA_P_b'

-Upgrade has added port 'FMC2_PRSNTM2C_n'

-Upgrade has added port 'osc100_clk_i'

-Upgrade has added port 'ps_clk_i'

-Upgrade has added port 's00_axi_aclk'

-Upgrade has added port 's00_axi_araddr'

-Upgrade has added port 's00_axi_aresetn'

-Upgrade has added port 's00_axi_arprot'

-Upgrade has added port 's00_axi_arready'

-Upgrade has added port 's00_axi_arvalid'

-Upgrade has added port 's00_axi_awaddr'

-Upgrade has added port 's00_axi_awprot'

-Upgrade has added port 's00_axi_awready'

-Upgrade has added port 's00_axi_awvalid'

-Upgrade has added port 's00_axi_bready'

-Upgrade has added port 's00_axi_bresp'

-Upgrade has added port 's00_axi_bvalid'

-Upgrade has added port 's00_axi_rdata'

-Upgrade has added port 's00_axi_rready'

-Upgrade has added port 's00_axi_rresp'

-Upgrade has added port 's00_axi_rvalid'

-Upgrade has added port 's00_axi_wdata'

-Upgrade has added port 's00_axi_wready'

-Upgrade has added port 's00_axi_wstrb'

-Upgrade has added port 's00_axi_wvalid'







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Fri Aug 26 17:54:55 2016
| Host         : lapte24154 running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : upgrade_ip
| Device       : xc7z030ffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_design_fasec_hwtest_0_0'

1. Summary
----------

SUCCESS in the update of system_design_fasec_hwtest_0_0 (user.org:user:fasec_hwtest:1.0 (Rev. 2)) to current project options.






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Fri Aug 26 17:54:55 2016
| Host         : lapte24154 running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : upgrade_ip
| Device       : xc7z030ffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_design_axi_wb_i2c_master_1_0'

1. Summary
----------

SUCCESS in the update of system_design_axi_wb_i2c_master_1_0 (user.org:user:axi_wb_i2c_master:2.3 (Rev. 6)) to current project options.






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Fri Aug 26 17:54:55 2016
| Host         : lapte24154 running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : upgrade_ip
| Device       : xc7z030ffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_design_axi_wb_i2c_master_0_0'

1. Summary
----------

SUCCESS in the update of system_design_axi_wb_i2c_master_0_0 (user.org:user:axi_wb_i2c_master:2.3 (Rev. 6)) to current project options.






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Fri Aug 26 17:47:30 2016
| Host         : lapte24154 running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : upgrade_ip
| Device       : xc7z030ffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_design_axi_wb_i2c_master_1_0'

1. Summary
----------

SUCCESS in the upgrade of system_design_axi_wb_i2c_master_1_0 from user.org:user:axi_wb_i2c_master:2.2 (Rev. 5) to user.org:user:axi_wb_i2c_master:2.3 (Rev. 6)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Fri Aug 26 17:47:30 2016
| Host         : lapte24154 running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : upgrade_ip
| Device       : xc7z030ffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_design_axi_wb_i2c_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_design_axi_wb_i2c_master_0_0 from user.org:user:axi_wb_i2c_master:2.2 (Rev. 5) to user.org:user:axi_wb_i2c_master:2.3 (Rev. 6)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Thu Aug 25 17:51:42 2016
| Host         : lapte24154 running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : upgrade_ip
| Device       : xc7z030ffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_design_axi_wb_i2c_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_design_axi_wb_i2c_master_0_0 from user.org:user:axi_wb_i2c_master:2.1 (Rev. 4) to user.org:user:axi_wb_i2c_master:2.2 (Rev. 5)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Thu Aug 25 16:21:38 2016
| Host         : lapte24154 running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : upgrade_ip
| Device       : xc7z030ffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_design_axi_wb_i2c_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_design_axi_wb_i2c_master_0_0 from user.org:user:axi_wb_i2c_master:2.0 (Rev. 3) to user.org:user:axi_wb_i2c_master:2.1 (Rev. 4)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Thu Aug 25 08:52:29 2016
| Host         : lapte24154 running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : upgrade_ip
| Device       : xc7z030ffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_design_axi_wb_i2c_master_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_design_axi_wb_i2c_master_0_0 from user.org:user:axi_wb_i2c_master:1.0 (Rev. 2) to user.org:user:axi_wb_i2c_master:2.0 (Rev. 3)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_design_axi_wb_i2c_master_0_0'. These changes may impact your design.


-Upgrade has removed port 'i2c_scl_i'

-Upgrade has removed port 'i2c_scl_o'

-Upgrade has removed port 'i2c_sda_i'

-Upgrade has removed port 'i2c_sda_o'

-Upgrade has added port 'i2c_scl_io'

-Upgrade has added port 'i2c_sda_io'


